
---------- Begin Simulation Statistics ----------
final_tick                               19790315268939                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 144807                       # Simulator instruction rate (inst/s)
host_mem_usage                               17063512                       # Number of bytes of host memory used
host_op_rate                                   283414                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  6905.73                       # Real time elapsed on the host
host_tick_rate                                6874031                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   999995343                       # Number of instructions simulated
sim_ops                                    1957182334                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.047470                       # Number of seconds simulated
sim_ticks                                 47470220262                       # Number of ticks simulated
system.cpu0.committedInsts                         14                       # Number of instructions committed
system.cpu0.committedOps                           24                       # Number of ops (including micro ops) committed
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.l2bus.snoop_filter.hit_multi_requests            2                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.l2bus.snoop_filter.hit_single_requests         6273                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu0.l2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu0.l2bus.snoop_filter.tot_requests        13357                       # Total number of requests made to the snoop filter.
system.cpu0.l2bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu0.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu0.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.numCycles                              32                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.num_busy_cycles                        32                       # Number of busy cycles
system.cpu0.num_cc_register_writes                  3                       # number of times the CC registers were written
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_int_alu_accesses                   24                       # Number of integer alu accesses
system.cpu0.num_int_insts                          24                       # number of integer instructions
system.cpu0.num_int_register_reads                 52                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                25                       # number of times the integer registers were written
system.cpu0.num_load_insts                          2                       # Number of load instructions
system.cpu0.num_mem_refs                            4                       # number of memory refs
system.cpu0.num_store_insts                         2                       # Number of store instructions
system.cpu0.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu0.num_vec_insts                           0                       # number of vector instructions
system.cpu0.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu0.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu0.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::IntAlu                       17     70.83%     70.83% # Class of executed instruction
system.cpu0.op_class::IntMult                       3     12.50%     83.33% # Class of executed instruction
system.cpu0.op_class::IntDiv                        0      0.00%     83.33% # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0      0.00%     83.33% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     83.33% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%     83.33% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     83.33% # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0      0.00%     83.33% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%     83.33% # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0      0.00%     83.33% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     83.33% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     83.33% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     83.33% # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0      0.00%     83.33% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     83.33% # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0      0.00%     83.33% # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0      0.00%     83.33% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     83.33% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     83.33% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     83.33% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     83.33% # Class of executed instruction
system.cpu0.op_class::SimdDiv                       0      0.00%     83.33% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     83.33% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0      0.00%     83.33% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     83.33% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     83.33% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     83.33% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     83.33% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0      0.00%     83.33% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0      0.00%     83.33% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     83.33% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     83.33% # Class of executed instruction
system.cpu0.op_class::SimdReduceAdd                 0      0.00%     83.33% # Class of executed instruction
system.cpu0.op_class::SimdReduceAlu                 0      0.00%     83.33% # Class of executed instruction
system.cpu0.op_class::SimdReduceCmp                 0      0.00%     83.33% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceAdd            0      0.00%     83.33% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceCmp            0      0.00%     83.33% # Class of executed instruction
system.cpu0.op_class::SimdAes                       0      0.00%     83.33% # Class of executed instruction
system.cpu0.op_class::SimdAesMix                    0      0.00%     83.33% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash                  0      0.00%     83.33% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash2                 0      0.00%     83.33% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash                0      0.00%     83.33% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash2               0      0.00%     83.33% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma2                 0      0.00%     83.33% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma3                 0      0.00%     83.33% # Class of executed instruction
system.cpu0.op_class::SimdPredAlu                   0      0.00%     83.33% # Class of executed instruction
system.cpu0.op_class::MemRead                       2      8.33%     91.67% # Class of executed instruction
system.cpu0.op_class::MemWrite                      2      8.33%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatMemRead                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                        24                       # Class of executed instruction
system.cpu0.workload.numSyscalls                    0                       # Number of system calls
system.cpu1.committedInsts                         14                       # Number of instructions committed
system.cpu1.committedOps                           24                       # Number of ops (including micro ops) committed
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.l2bus.snoop_filter.hit_multi_requests            2                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.l2bus.snoop_filter.hit_single_requests         6273                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu1.l2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu1.l2bus.snoop_filter.tot_requests        13357                       # Total number of requests made to the snoop filter.
system.cpu1.l2bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu1.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu1.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.numCycles                              32                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.num_busy_cycles                        32                       # Number of busy cycles
system.cpu1.num_cc_register_writes                  3                       # number of times the CC registers were written
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_int_alu_accesses                   24                       # Number of integer alu accesses
system.cpu1.num_int_insts                          24                       # number of integer instructions
system.cpu1.num_int_register_reads                 52                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                25                       # number of times the integer registers were written
system.cpu1.num_load_insts                          2                       # Number of load instructions
system.cpu1.num_mem_refs                            4                       # number of memory refs
system.cpu1.num_store_insts                         2                       # Number of store instructions
system.cpu1.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu1.num_vec_insts                           0                       # number of vector instructions
system.cpu1.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu1.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu1.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::IntAlu                       17     70.83%     70.83% # Class of executed instruction
system.cpu1.op_class::IntMult                       3     12.50%     83.33% # Class of executed instruction
system.cpu1.op_class::IntDiv                        0      0.00%     83.33% # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0      0.00%     83.33% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     83.33% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%     83.33% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%     83.33% # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0      0.00%     83.33% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0      0.00%     83.33% # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0      0.00%     83.33% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     83.33% # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0      0.00%     83.33% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     83.33% # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0      0.00%     83.33% # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0      0.00%     83.33% # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0      0.00%     83.33% # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0      0.00%     83.33% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     83.33% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     83.33% # Class of executed instruction
system.cpu1.op_class::SimdShift                     0      0.00%     83.33% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     83.33% # Class of executed instruction
system.cpu1.op_class::SimdDiv                       0      0.00%     83.33% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     83.33% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0      0.00%     83.33% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     83.33% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%     83.33% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0      0.00%     83.33% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0      0.00%     83.33% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0      0.00%     83.33% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0      0.00%     83.33% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     83.33% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     83.33% # Class of executed instruction
system.cpu1.op_class::SimdReduceAdd                 0      0.00%     83.33% # Class of executed instruction
system.cpu1.op_class::SimdReduceAlu                 0      0.00%     83.33% # Class of executed instruction
system.cpu1.op_class::SimdReduceCmp                 0      0.00%     83.33% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceAdd            0      0.00%     83.33% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceCmp            0      0.00%     83.33% # Class of executed instruction
system.cpu1.op_class::SimdAes                       0      0.00%     83.33% # Class of executed instruction
system.cpu1.op_class::SimdAesMix                    0      0.00%     83.33% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash                  0      0.00%     83.33% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash2                 0      0.00%     83.33% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash                0      0.00%     83.33% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash2               0      0.00%     83.33% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma2                 0      0.00%     83.33% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma3                 0      0.00%     83.33% # Class of executed instruction
system.cpu1.op_class::SimdPredAlu                   0      0.00%     83.33% # Class of executed instruction
system.cpu1.op_class::MemRead                       2      8.33%     91.67% # Class of executed instruction
system.cpu1.op_class::MemWrite                      2      8.33%    100.00% # Class of executed instruction
system.cpu1.op_class::FloatMemRead                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                        24                       # Class of executed instruction
system.cpu1.workload.numSyscalls                    0                       # Number of system calls
system.cpu2.committedInsts                         14                       # Number of instructions committed
system.cpu2.committedOps                           24                       # Number of ops (including micro ops) committed
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.l2bus.snoop_filter.hit_multi_requests            2                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.l2bus.snoop_filter.hit_single_requests         6272                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu2.l2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu2.l2bus.snoop_filter.tot_requests        13355                       # Total number of requests made to the snoop filter.
system.cpu2.l2bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu2.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu2.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.numCycles                              32                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.num_busy_cycles                        32                       # Number of busy cycles
system.cpu2.num_cc_register_writes                  3                       # number of times the CC registers were written
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_int_alu_accesses                   24                       # Number of integer alu accesses
system.cpu2.num_int_insts                          24                       # number of integer instructions
system.cpu2.num_int_register_reads                 52                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                25                       # number of times the integer registers were written
system.cpu2.num_load_insts                          2                       # Number of load instructions
system.cpu2.num_mem_refs                            4                       # number of memory refs
system.cpu2.num_store_insts                         2                       # Number of store instructions
system.cpu2.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu2.num_vec_insts                           0                       # number of vector instructions
system.cpu2.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu2.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu2.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::IntAlu                       17     70.83%     70.83% # Class of executed instruction
system.cpu2.op_class::IntMult                       3     12.50%     83.33% # Class of executed instruction
system.cpu2.op_class::IntDiv                        0      0.00%     83.33% # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0      0.00%     83.33% # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0      0.00%     83.33% # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0      0.00%     83.33% # Class of executed instruction
system.cpu2.op_class::FloatMult                     0      0.00%     83.33% # Class of executed instruction
system.cpu2.op_class::FloatMultAcc                  0      0.00%     83.33% # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0      0.00%     83.33% # Class of executed instruction
system.cpu2.op_class::FloatMisc                     0      0.00%     83.33% # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0      0.00%     83.33% # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0      0.00%     83.33% # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0      0.00%     83.33% # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0      0.00%     83.33% # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0      0.00%     83.33% # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0      0.00%     83.33% # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0      0.00%     83.33% # Class of executed instruction
system.cpu2.op_class::SimdMult                      0      0.00%     83.33% # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0      0.00%     83.33% # Class of executed instruction
system.cpu2.op_class::SimdShift                     0      0.00%     83.33% # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0      0.00%     83.33% # Class of executed instruction
system.cpu2.op_class::SimdDiv                       0      0.00%     83.33% # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0      0.00%     83.33% # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0      0.00%     83.33% # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0      0.00%     83.33% # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0      0.00%     83.33% # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0      0.00%     83.33% # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0      0.00%     83.33% # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0      0.00%     83.33% # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0      0.00%     83.33% # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0      0.00%     83.33% # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0      0.00%     83.33% # Class of executed instruction
system.cpu2.op_class::SimdReduceAdd                 0      0.00%     83.33% # Class of executed instruction
system.cpu2.op_class::SimdReduceAlu                 0      0.00%     83.33% # Class of executed instruction
system.cpu2.op_class::SimdReduceCmp                 0      0.00%     83.33% # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceAdd            0      0.00%     83.33% # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceCmp            0      0.00%     83.33% # Class of executed instruction
system.cpu2.op_class::SimdAes                       0      0.00%     83.33% # Class of executed instruction
system.cpu2.op_class::SimdAesMix                    0      0.00%     83.33% # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash                  0      0.00%     83.33% # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash2                 0      0.00%     83.33% # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash                0      0.00%     83.33% # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash2               0      0.00%     83.33% # Class of executed instruction
system.cpu2.op_class::SimdShaSigma2                 0      0.00%     83.33% # Class of executed instruction
system.cpu2.op_class::SimdShaSigma3                 0      0.00%     83.33% # Class of executed instruction
system.cpu2.op_class::SimdPredAlu                   0      0.00%     83.33% # Class of executed instruction
system.cpu2.op_class::MemRead                       2      8.33%     91.67% # Class of executed instruction
system.cpu2.op_class::MemWrite                      2      8.33%    100.00% # Class of executed instruction
system.cpu2.op_class::FloatMemRead                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::total                        24                       # Class of executed instruction
system.cpu2.workload.numSyscalls                    0                       # Number of system calls
system.cpu3.committedInsts                         14                       # Number of instructions committed
system.cpu3.committedOps                           24                       # Number of ops (including micro ops) committed
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.l2bus.snoop_filter.hit_multi_requests            2                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.l2bus.snoop_filter.hit_single_requests         6273                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu3.l2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu3.l2bus.snoop_filter.tot_requests        13357                       # Total number of requests made to the snoop filter.
system.cpu3.l2bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu3.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu3.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.numCycles                              32                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.num_busy_cycles                        32                       # Number of busy cycles
system.cpu3.num_cc_register_writes                  3                       # number of times the CC registers were written
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_int_alu_accesses                   24                       # Number of integer alu accesses
system.cpu3.num_int_insts                          24                       # number of integer instructions
system.cpu3.num_int_register_reads                 52                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                25                       # number of times the integer registers were written
system.cpu3.num_load_insts                          2                       # Number of load instructions
system.cpu3.num_mem_refs                            4                       # number of memory refs
system.cpu3.num_store_insts                         2                       # Number of store instructions
system.cpu3.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu3.num_vec_insts                           0                       # number of vector instructions
system.cpu3.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu3.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu3.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu3.op_class::IntAlu                       17     70.83%     70.83% # Class of executed instruction
system.cpu3.op_class::IntMult                       3     12.50%     83.33% # Class of executed instruction
system.cpu3.op_class::IntDiv                        0      0.00%     83.33% # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0      0.00%     83.33% # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0      0.00%     83.33% # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0      0.00%     83.33% # Class of executed instruction
system.cpu3.op_class::FloatMult                     0      0.00%     83.33% # Class of executed instruction
system.cpu3.op_class::FloatMultAcc                  0      0.00%     83.33% # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0      0.00%     83.33% # Class of executed instruction
system.cpu3.op_class::FloatMisc                     0      0.00%     83.33% # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0      0.00%     83.33% # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0      0.00%     83.33% # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0      0.00%     83.33% # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0      0.00%     83.33% # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0      0.00%     83.33% # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0      0.00%     83.33% # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0      0.00%     83.33% # Class of executed instruction
system.cpu3.op_class::SimdMult                      0      0.00%     83.33% # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0      0.00%     83.33% # Class of executed instruction
system.cpu3.op_class::SimdShift                     0      0.00%     83.33% # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0      0.00%     83.33% # Class of executed instruction
system.cpu3.op_class::SimdDiv                       0      0.00%     83.33% # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0      0.00%     83.33% # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0      0.00%     83.33% # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0      0.00%     83.33% # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0      0.00%     83.33% # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0      0.00%     83.33% # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0      0.00%     83.33% # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0      0.00%     83.33% # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0      0.00%     83.33% # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0      0.00%     83.33% # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0      0.00%     83.33% # Class of executed instruction
system.cpu3.op_class::SimdReduceAdd                 0      0.00%     83.33% # Class of executed instruction
system.cpu3.op_class::SimdReduceAlu                 0      0.00%     83.33% # Class of executed instruction
system.cpu3.op_class::SimdReduceCmp                 0      0.00%     83.33% # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceAdd            0      0.00%     83.33% # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceCmp            0      0.00%     83.33% # Class of executed instruction
system.cpu3.op_class::SimdAes                       0      0.00%     83.33% # Class of executed instruction
system.cpu3.op_class::SimdAesMix                    0      0.00%     83.33% # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash                  0      0.00%     83.33% # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash2                 0      0.00%     83.33% # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash                0      0.00%     83.33% # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash2               0      0.00%     83.33% # Class of executed instruction
system.cpu3.op_class::SimdShaSigma2                 0      0.00%     83.33% # Class of executed instruction
system.cpu3.op_class::SimdShaSigma3                 0      0.00%     83.33% # Class of executed instruction
system.cpu3.op_class::SimdPredAlu                   0      0.00%     83.33% # Class of executed instruction
system.cpu3.op_class::MemRead                       2      8.33%     91.67% # Class of executed instruction
system.cpu3.op_class::MemWrite                      2      8.33%    100.00% # Class of executed instruction
system.cpu3.op_class::FloatMemRead                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::total                        24                       # Class of executed instruction
system.cpu3.workload.numSyscalls                    0                       # Number of system calls
system.l3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.tot_requests           6772                       # Total number of requests made to the snoop filter.
system.l3bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          6772                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus0.cc_regfile_reads        236351059                       # number of cc regfile reads
system.switch_cpus0.cc_regfile_writes       244401804                       # number of cc regfile writes
system.switch_cpus0.committedInsts          249998563                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            489295056                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.cpi                      0.570216                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.570216                       # CPI: Total CPI of All Threads
system.switch_cpus0.fp_regfile_reads             6330                       # number of floating regfile reads
system.switch_cpus0.fp_regfile_writes            6395                       # number of floating regfile writes
system.switch_cpus0.idleCycles                 220039                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.iew.branchMispredicts      3090215                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.exec_branches        46285004                       # Number of branches executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_rate            4.128661                       # Inst execution rate
system.switch_cpus0.iew.exec_refs           174193683                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_stores          47231159                       # Number of stores executed
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.iewBlockCycles       18219917                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewDispLoadInsts    138993502                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewDispSquashedInsts        13302                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispStoreInsts     55588761                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispatchedInsts    644098479                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewExecLoadInsts    126962524                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      8552855                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.iewExecutedInsts    588553801                       # Number of executed instructions
system.switch_cpus0.iew.iewIQFullEvents            24                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewLSQFullEvents         3431                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.iewSquashCycles       2516737                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewUnblockCycles         3464                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.memOrderViolationEvents        41485                       # Number of memory order violations
system.switch_cpus0.iew.predictedNotTakenIncorrect      1521997                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.predictedTakenIncorrect      1568218                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.wb_consumers        658615902                       # num instructions consuming a value
system.switch_cpus0.iew.wb_count            584481595                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_fanout            0.668697                       # average fanout of values written-back
system.switch_cpus0.iew.wb_producers        440414647                       # num instructions producing a value
system.switch_cpus0.iew.wb_rate              4.100095                       # insts written-back per cycle
system.switch_cpus0.iew.wb_sent             587263150                       # cumulative count of insts sent to commit
system.switch_cpus0.int_regfile_reads       852602737                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      494134382                       # number of integer regfile writes
system.switch_cpus0.ipc                      1.753721                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.753721                       # IPC: Total IPC of All Threads
system.switch_cpus0.iq.FU_type_0::No_OpClass      1212365      0.20%      0.20% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    413967842     69.33%     69.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      3578806      0.60%     70.13% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv        24111      0.00%     70.14% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     70.14% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     70.14% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     70.14% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     70.14% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMultAcc            0      0.00%     70.14% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     70.14% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMisc            0      0.00%     70.14% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     70.14% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     70.14% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     70.14% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     70.14% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     70.14% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     70.14% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     70.14% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     70.14% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     70.14% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     70.14% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     70.14% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdDiv            0      0.00%     70.14% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     70.14% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     70.14% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     70.14% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     70.14% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     70.14% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     70.14% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc            0      0.00%     70.14% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     70.14% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     70.14% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     70.14% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceAdd            0      0.00%     70.14% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceAlu            0      0.00%     70.14% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceCmp            0      0.00%     70.14% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     70.14% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     70.14% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAes            0      0.00%     70.14% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAesMix            0      0.00%     70.14% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha1Hash            0      0.00%     70.14% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha1Hash2            0      0.00%     70.14% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha256Hash            0      0.00%     70.14% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     70.14% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShaSigma2            0      0.00%     70.14% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShaSigma3            0      0.00%     70.14% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdPredAlu            0      0.00%     70.14% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead    130055339     21.78%     91.92% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite     48255451      8.08%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemRead         6402      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemWrite         6340      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     597106656                       # Type of FU issued
system.switch_cpus0.iq.fp_alu_accesses          18302                       # Number of floating point alu accesses
system.switch_cpus0.iq.fp_inst_queue_reads        31049                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses        12646                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_writes        13390                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fu_busy_cnt           18178891                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.030445                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu       11325413     62.30%     62.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMultAcc            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMisc            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdDiv             0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceAdd            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceAlu            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceCmp            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAes             0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAesMix            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha1Hash            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha1Hash2            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha256Hash            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha256Hash2            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShaSigma2            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShaSigma3            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdPredAlu            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead       5673460     31.21%     93.51% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite      1174458      6.46%     99.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemRead         2368      0.01%     99.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemWrite         3192      0.02%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.int_alu_accesses     614054880                       # Number of integer alu accesses
system.switch_cpus0.iq.int_inst_queue_reads   1356441713                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    584468949                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.int_inst_queue_writes    798928989                       # Number of integer instruction queue writes
system.switch_cpus0.iq.iqInstsAdded         644098479                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqInstsIssued        597106656                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined    154803419                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedInstsIssued      1747416                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedOperandsExamined    202701334                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.issued_per_cycle::samples    142333143                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     4.195134                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     2.863956                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     32379098     22.75%     22.75% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      4836961      3.40%     26.15% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      5978706      4.20%     30.35% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      9476853      6.66%     37.01% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4     13780848      9.68%     46.69% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5     15216353     10.69%     57.38% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6     22250895     15.63%     73.01% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7     20136235     14.15%     87.16% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8     18277194     12.84%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    142333143                       # Number of insts issued each cycle
system.switch_cpus0.iq.rate                  4.188659                       # Inst issue rate
system.switch_cpus0.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus0.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus0.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus0.memDep0.conflictingLoads     28352713                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores     17082090                       # Number of conflicting stores.
system.switch_cpus0.memDep0.insertedLoads    138993502                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores     55588761                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.misc_regfile_reads      282416346                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus0.numCycles               142553182                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.timesIdled                   1168                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.cc_regfile_reads        236351019                       # number of cc regfile reads
system.switch_cpus1.cc_regfile_writes       244401818                       # number of cc regfile writes
system.switch_cpus1.committedInsts          249998557                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            489295042                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.cpi                      0.570216                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.570216                       # CPI: Total CPI of All Threads
system.switch_cpus1.fp_regfile_reads             6330                       # number of floating regfile reads
system.switch_cpus1.fp_regfile_writes            6395                       # number of floating regfile writes
system.switch_cpus1.idleCycles                 220652                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.iew.branchMispredicts      3090186                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.exec_branches        46284954                       # Number of branches executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_rate            4.128659                       # Inst execution rate
system.switch_cpus1.iew.exec_refs           174193513                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_stores          47231152                       # Number of stores executed
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.iewBlockCycles       18219828                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewDispLoadInsts    138993577                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewDispSquashedInsts        13305                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispStoreInsts     55588667                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispatchedInsts    644098438                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewExecLoadInsts    126962361                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      8552902                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.iewExecutedInsts    588553456                       # Number of executed instructions
system.switch_cpus1.iew.iewIQFullEvents            23                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewLSQFullEvents         3278                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.iewSquashCycles       2516736                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewUnblockCycles         3310                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.memOrderViolationEvents        41496                       # Number of memory order violations
system.switch_cpus1.iew.predictedNotTakenIncorrect      1521974                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.predictedTakenIncorrect      1568212                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.wb_consumers        658615908                       # num instructions consuming a value
system.switch_cpus1.iew.wb_count            584481343                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_fanout            0.668697                       # average fanout of values written-back
system.switch_cpus1.iew.wb_producers        440414541                       # num instructions producing a value
system.switch_cpus1.iew.wb_rate              4.100093                       # insts written-back per cycle
system.switch_cpus1.iew.wb_sent             587262883                       # cumulative count of insts sent to commit
system.switch_cpus1.int_regfile_reads       852602091                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      494134184                       # number of integer regfile writes
system.switch_cpus1.ipc                      1.753721                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.753721                       # IPC: Total IPC of All Threads
system.switch_cpus1.iq.FU_type_0::No_OpClass      1212346      0.20%      0.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    413967753     69.33%     69.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      3578802      0.60%     70.13% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv        24111      0.00%     70.14% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     70.14% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     70.14% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     70.14% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     70.14% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMultAcc            0      0.00%     70.14% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     70.14% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMisc            0      0.00%     70.14% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     70.14% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     70.14% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     70.14% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     70.14% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     70.14% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     70.14% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     70.14% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     70.14% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     70.14% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     70.14% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     70.14% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdDiv            0      0.00%     70.14% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     70.14% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     70.14% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     70.14% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     70.14% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     70.14% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     70.14% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc            0      0.00%     70.14% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     70.14% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     70.14% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     70.14% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceAdd            0      0.00%     70.14% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceAlu            0      0.00%     70.14% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceCmp            0      0.00%     70.14% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     70.14% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     70.14% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAes            0      0.00%     70.14% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAesMix            0      0.00%     70.14% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha1Hash            0      0.00%     70.14% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     70.14% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha256Hash            0      0.00%     70.14% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     70.14% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShaSigma2            0      0.00%     70.14% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShaSigma3            0      0.00%     70.14% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdPredAlu            0      0.00%     70.14% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead    130055185     21.78%     91.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite     48255419      8.08%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemRead         6402      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemWrite         6340      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     597106358                       # Type of FU issued
system.switch_cpus1.iq.fp_alu_accesses          18302                       # Number of floating point alu accesses
system.switch_cpus1.iq.fp_inst_queue_reads        31049                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses        12646                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_writes        13390                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fu_busy_cnt           18178755                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.030445                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu       11325370     62.30%     62.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMultAcc            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMisc            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdDiv             0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceAdd            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceAlu            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceCmp            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAes             0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAesMix            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha1Hash            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha1Hash2            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha256Hash            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha256Hash2            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShaSigma2            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShaSigma3            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdPredAlu            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead       5673262     31.21%     93.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite      1174563      6.46%     99.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemRead         2368      0.01%     99.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemWrite         3192      0.02%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.int_alu_accesses     614054465                       # Number of integer alu accesses
system.switch_cpus1.iq.int_inst_queue_reads   1356440305                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    584468697                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.int_inst_queue_writes    798928941                       # Number of integer instruction queue writes
system.switch_cpus1.iq.iqInstsAdded         644098438                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqInstsIssued        597106358                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined    154803396                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedInstsIssued      1747353                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedOperandsExamined    202702289                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples    142332530                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     4.195150                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     2.863947                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     32378477     22.75%     22.75% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      4837013      3.40%     26.15% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      5978665      4.20%     30.35% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      9476575      6.66%     37.01% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4     13781112      9.68%     46.69% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5     15216699     10.69%     57.38% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6     22250694     15.63%     73.01% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7     20136177     14.15%     87.16% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8     18277118     12.84%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    142332530                       # Number of insts issued each cycle
system.switch_cpus1.iq.rate                  4.188657                       # Inst issue rate
system.switch_cpus1.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus1.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus1.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus1.memDep0.conflictingLoads     28352798                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores     17079594                       # Number of conflicting stores.
system.switch_cpus1.memDep0.insertedLoads    138993577                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores     55588667                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.misc_regfile_reads      282416094                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus1.numCycles               142553182                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.timesIdled                   1178                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.cc_regfile_reads        236349523                       # number of cc regfile reads
system.switch_cpus2.cc_regfile_writes       244400300                       # number of cc regfile writes
system.switch_cpus2.committedInsts          249998167                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            489294325                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.cpi                      0.570217                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.570217                       # CPI: Total CPI of All Threads
system.switch_cpus2.fp_regfile_reads             6330                       # number of floating regfile reads
system.switch_cpus2.fp_regfile_writes            6395                       # number of floating regfile writes
system.switch_cpus2.idleCycles                 218346                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.iew.branchMispredicts      3090203                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.exec_branches        46284764                       # Number of branches executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_rate            4.128639                       # Inst execution rate
system.switch_cpus2.iew.exec_refs           174192169                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_stores          47230948                       # Number of stores executed
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.iewBlockCycles       18220384                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewDispLoadInsts    138992792                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewDispSquashedInsts        13296                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispStoreInsts     55588135                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispatchedInsts    644095043                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewExecLoadInsts    126961221                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      8552981                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.iewExecutedInsts    588550637                       # Number of executed instructions
system.switch_cpus2.iew.iewIQFullEvents            24                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewLSQFullEvents         3091                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.iewSquashCycles       2516752                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewUnblockCycles         3124                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.memOrderViolationEvents        41482                       # Number of memory order violations
system.switch_cpus2.iew.predictedNotTakenIncorrect      1521988                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.predictedTakenIncorrect      1568215                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.wb_consumers        658610451                       # num instructions consuming a value
system.switch_cpus2.iew.wb_count            584478591                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_fanout            0.668698                       # average fanout of values written-back
system.switch_cpus2.iew.wb_producers        440411408                       # num instructions producing a value
system.switch_cpus2.iew.wb_rate              4.100074                       # insts written-back per cycle
system.switch_cpus2.iew.wb_sent             587260093                       # cumulative count of insts sent to commit
system.switch_cpus2.int_regfile_reads       852596912                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      494131620                       # number of integer regfile writes
system.switch_cpus2.ipc                      1.753719                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.753719                       # IPC: Total IPC of All Threads
system.switch_cpus2.iq.FU_type_0::No_OpClass      1212448      0.20%      0.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    413966350     69.33%     69.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      3578744      0.60%     70.13% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv        24111      0.00%     70.14% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     70.14% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     70.14% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     70.14% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     70.14% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMultAcc            0      0.00%     70.14% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     70.14% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMisc            0      0.00%     70.14% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     70.14% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     70.14% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     70.14% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     70.14% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     70.14% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     70.14% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     70.14% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     70.14% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     70.14% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     70.14% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     70.14% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdDiv            0      0.00%     70.14% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     70.14% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     70.14% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     70.14% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     70.14% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     70.14% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     70.14% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc            0      0.00%     70.14% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     70.14% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     70.14% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     70.14% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceAdd            0      0.00%     70.14% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceAlu            0      0.00%     70.14% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceCmp            0      0.00%     70.14% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     70.14% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     70.14% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAes            0      0.00%     70.14% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAesMix            0      0.00%     70.14% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha1Hash            0      0.00%     70.14% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha1Hash2            0      0.00%     70.14% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha256Hash            0      0.00%     70.14% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     70.14% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShaSigma2            0      0.00%     70.14% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShaSigma3            0      0.00%     70.14% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdPredAlu            0      0.00%     70.14% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead    130054024     21.78%     91.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite     48255204      8.08%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMemRead         6402      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMemWrite         6340      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     597103623                       # Type of FU issued
system.switch_cpus2.iq.fp_alu_accesses          18302                       # Number of floating point alu accesses
system.switch_cpus2.iq.fp_inst_queue_reads        31049                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses        12646                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_writes        13390                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fu_busy_cnt           18179297                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.030446                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu       11324563     62.29%     62.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     62.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     62.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     62.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     62.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     62.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     62.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMultAcc            0      0.00%     62.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     62.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMisc            0      0.00%     62.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     62.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     62.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     62.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     62.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     62.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     62.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     62.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     62.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     62.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     62.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     62.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdDiv             0      0.00%     62.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     62.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     62.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     62.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     62.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     62.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     62.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     62.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     62.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     62.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     62.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceAdd            0      0.00%     62.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceAlu            0      0.00%     62.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceCmp            0      0.00%     62.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     62.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     62.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAes             0      0.00%     62.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAesMix            0      0.00%     62.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha1Hash            0      0.00%     62.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha1Hash2            0      0.00%     62.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha256Hash            0      0.00%     62.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha256Hash2            0      0.00%     62.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShaSigma2            0      0.00%     62.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShaSigma3            0      0.00%     62.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdPredAlu            0      0.00%     62.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead       5673563     31.21%     93.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite      1175611      6.47%     99.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMemRead         2371      0.01%     99.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMemWrite         3189      0.02%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.int_alu_accesses     614052170                       # Number of integer alu accesses
system.switch_cpus2.iq.int_inst_queue_reads   1356437343                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    584465945                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.int_inst_queue_writes    798922825                       # Number of integer instruction queue writes
system.switch_cpus2.iq.iqInstsAdded         644095043                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqInstsIssued        597103623                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined    154800685                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedInstsIssued      1747018                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedOperandsExamined    202698919                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.issued_per_cycle::samples    142334836                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     4.195063                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     2.863972                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     32380465     22.75%     22.75% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      4837889      3.40%     26.15% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      5978902      4.20%     30.35% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      9476402      6.66%     37.01% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4     13780793      9.68%     46.69% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5     15216315     10.69%     57.38% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6     22250922     15.63%     73.01% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7     20136739     14.15%     87.16% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8     18276409     12.84%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    142334836                       # Number of insts issued each cycle
system.switch_cpus2.iq.rate                  4.188638                       # Inst issue rate
system.switch_cpus2.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus2.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus2.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus2.memDep0.conflictingLoads     28354265                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores     17067064                       # Number of conflicting stores.
system.switch_cpus2.memDep0.insertedLoads    138992792                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores     55588135                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.misc_regfile_reads      282414579                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus2.numCycles               142553182                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.timesIdled                   1171                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.cc_regfile_reads        236352266                       # number of cc regfile reads
system.switch_cpus3.cc_regfile_writes       244403040                       # number of cc regfile writes
system.switch_cpus3.committedInsts          250000000                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            489297815                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.cpi                      0.570213                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.570213                       # CPI: Total CPI of All Threads
system.switch_cpus3.fp_regfile_reads             6330                       # number of floating regfile reads
system.switch_cpus3.fp_regfile_writes            6395                       # number of floating regfile writes
system.switch_cpus3.idleCycles                 219460                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.iew.branchMispredicts      3090203                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.exec_branches        46285206                       # Number of branches executed
system.switch_cpus3.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus3.iew.exec_rate            4.128680                       # Inst execution rate
system.switch_cpus3.iew.exec_refs           174194671                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_stores          47231499                       # Number of stores executed
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.iewBlockCycles       18221255                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewDispLoadInsts    138994191                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewDispSquashedInsts        13297                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispStoreInsts     55589038                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispatchedInsts    644101324                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewExecLoadInsts    126963172                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      8552870                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.iewExecutedInsts    588556518                       # Number of executed instructions
system.switch_cpus3.iew.iewIQFullEvents            25                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewLSQFullEvents         3009                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.iewSquashCycles       2516723                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewUnblockCycles         3045                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.memOrderViolationEvents        41480                       # Number of memory order violations
system.switch_cpus3.iew.predictedNotTakenIncorrect      1521984                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.predictedTakenIncorrect      1568219                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.wb_consumers        658619203                       # num instructions consuming a value
system.switch_cpus3.iew.wb_count            584484374                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_fanout            0.668697                       # average fanout of values written-back
system.switch_cpus3.iew.wb_producers        440416604                       # num instructions producing a value
system.switch_cpus3.iew.wb_rate              4.100115                       # insts written-back per cycle
system.switch_cpus3.iew.wb_sent             587265893                       # cumulative count of insts sent to commit
system.switch_cpus3.int_regfile_reads       852607244                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      494136620                       # number of integer regfile writes
system.switch_cpus3.ipc                      1.753731                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.753731                       # IPC: Total IPC of All Threads
system.switch_cpus3.iq.FU_type_0::No_OpClass      1212345      0.20%      0.20% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    413969643     69.33%     69.53% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      3578828      0.60%     70.13% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv        24111      0.00%     70.14% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     70.14% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     70.14% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     70.14% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     70.14% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMultAcc            0      0.00%     70.14% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     70.14% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMisc            0      0.00%     70.14% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     70.14% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     70.14% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     70.14% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     70.14% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     70.14% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     70.14% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     70.14% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     70.14% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     70.14% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     70.14% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     70.14% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdDiv            0      0.00%     70.14% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     70.14% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     70.14% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     70.14% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     70.14% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     70.14% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     70.14% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc            0      0.00%     70.14% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     70.14% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     70.14% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     70.14% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceAdd            0      0.00%     70.14% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceAlu            0      0.00%     70.14% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceCmp            0      0.00%     70.14% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     70.14% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     70.14% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAes            0      0.00%     70.14% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAesMix            0      0.00%     70.14% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha1Hash            0      0.00%     70.14% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha1Hash2            0      0.00%     70.14% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha256Hash            0      0.00%     70.14% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     70.14% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShaSigma2            0      0.00%     70.14% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShaSigma3            0      0.00%     70.14% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdPredAlu            0      0.00%     70.14% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead    130055902     21.78%     91.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite     48255823      8.08%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMemRead         6402      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMemWrite         6340      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     597109394                       # Type of FU issued
system.switch_cpus3.iq.fp_alu_accesses          18302                       # Number of floating point alu accesses
system.switch_cpus3.iq.fp_inst_queue_reads        31049                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses        12646                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_writes        13390                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fu_busy_cnt           18178587                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.030444                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu       11325310     62.30%     62.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMultAcc            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMisc            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdDiv             0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceAdd            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceAlu            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceCmp            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAes             0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAesMix            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha1Hash            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha1Hash2            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha256Hash            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha256Hash2            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShaSigma2            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShaSigma3            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdPredAlu            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead       5673113     31.21%     93.51% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite      1174604      6.46%     99.97% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMemRead         2368      0.01%     99.98% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMemWrite         3192      0.02%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.int_alu_accesses     614057334                       # Number of integer alu accesses
system.switch_cpus3.iq.int_inst_queue_reads   1356447468                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    584471728                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.int_inst_queue_writes    798931862                       # Number of integer instruction queue writes
system.switch_cpus3.iq.iqInstsAdded         644101324                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqInstsIssued        597109394                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined    154803449                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedInstsIssued      1747426                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedOperandsExamined    202701525                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.issued_per_cycle::samples    142333722                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     4.195137                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     2.863950                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     32379096     22.75%     22.75% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      4837047      3.40%     26.15% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      5978587      4.20%     30.35% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      9476576      6.66%     37.01% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4     13781339      9.68%     46.69% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5     15217114     10.69%     57.38% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6     22250456     15.63%     73.01% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7     20136273     14.15%     87.16% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8     18277234     12.84%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total    142333722                       # Number of insts issued each cycle
system.switch_cpus3.iq.rate                  4.188678                       # Inst issue rate
system.switch_cpus3.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus3.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus3.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus3.memDep0.conflictingLoads     28352805                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores     17079556                       # Number of conflicting stores.
system.switch_cpus3.memDep0.insertedLoads    138994191                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores     55589038                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.misc_regfile_reads      282417731                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus3.numCycles               142553182                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.timesIdled                   1179                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.clk_domain.clock                           333                       # Clock period in ticks
system.cpu0.dcache.demand_hits::.cpu0.data            1                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::.switch_cpus0.data    136551901                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       136551902                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data            1                       # number of overall hits
system.cpu0.dcache.overall_hits::.switch_cpus0.data    156245526                       # number of overall hits
system.cpu0.dcache.overall_hits::total      156245527                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data            3                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::.switch_cpus0.data          522                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total           525                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data            3                       # number of overall misses
system.cpu0.dcache.overall_misses::.switch_cpus0.data          591                       # number of overall misses
system.cpu0.dcache.overall_misses::total          594                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.switch_cpus0.data     52559055                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total     52559055                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.switch_cpus0.data     52559055                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total     52559055                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data            4                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::.switch_cpus0.data    136552423                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    136552427                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data            4                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::.switch_cpus0.data    156246117                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    156246121                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.750000                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::.switch_cpus0.data     0.000004                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.750000                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::.switch_cpus0.data     0.000004                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.switch_cpus0.data 100687.844828                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 100112.485714                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.switch_cpus0.data 88932.411168                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 88483.257576                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets          272                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          272                       # average number of cycles each access was blocked
system.cpu0.dcache.demand_mshr_hits::.switch_cpus0.data          279                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total          279                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.switch_cpus0.data          279                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total          279                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.switch_cpus0.data          243                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total          243                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.switch_cpus0.data          296                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total          296                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.switch_cpus0.data     26452521                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total     26452521                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.switch_cpus0.data     32054913                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total     32054913                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.switch_cpus0.data     0.000002                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.000002                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.switch_cpus0.data     0.000002                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.000002                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.switch_cpus0.data 108858.111111                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 108858.111111                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.switch_cpus0.data 108293.625000                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 108293.625000                       # average overall mshr miss latency
system.cpu0.dcache.replacements                     0                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.switch_cpus0.data     92927589                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       92927589                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data            2                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::.switch_cpus0.data          431                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total          433                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.switch_cpus0.data     43774848                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total     43774848                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data            2                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::.switch_cpus0.data     92928020                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     92928022                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data            1                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::.switch_cpus0.data     0.000005                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.000005                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.switch_cpus0.data 101565.772622                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 101096.646651                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.switch_cpus0.data          278                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total          278                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.switch_cpus0.data          153                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total          153                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.switch_cpus0.data     17735247                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total     17735247                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.switch_cpus0.data     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.data 115916.647059                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 115916.647059                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data            1                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::.switch_cpus0.data     43624312                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      43624313                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data            1                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::.switch_cpus0.data           91                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           92                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.switch_cpus0.data      8784207                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      8784207                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data            2                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::.switch_cpus0.data     43624403                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     43624405                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.500000                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::.switch_cpus0.data     0.000002                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000002                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.switch_cpus0.data 96529.747253                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 95480.510870                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.switch_cpus0.data            1                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total            1                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.switch_cpus0.data           90                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           90                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.switch_cpus0.data      8717274                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total      8717274                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.switch_cpus0.data     0.000002                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus0.data 96858.600000                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 96858.600000                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_hits::.switch_cpus0.data     19693625                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total     19693625                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_misses::.switch_cpus0.data           69                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total           69                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_accesses::.switch_cpus0.data     19693694                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total     19693694                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_miss_rate::.switch_cpus0.data     0.000004                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.000004                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_misses::.switch_cpus0.data           53                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total           53                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus0.data      5602392                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total      5602392                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus0.data     0.000003                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus0.data 105705.509434                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total 105705.509434                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 19790315268939                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse          238.206191                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          156245826                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs              299                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs         522561.290970                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle     19742845049010                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data     3.000000                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::.switch_cpus0.data   235.206191                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.005859                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::.switch_cpus0.data     0.459387                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.465246                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          299                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4          299                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.583984                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       1249969267                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      1249969267                       # Number of data accesses
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 19790315268939                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.rdAccesses                          2                       # TLB accesses on read requests
system.cpu0.dtb.wrAccesses                          2                       # TLB accesses on write requests
system.cpu0.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 19790315268939                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst           20                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::.switch_cpus0.inst     53652375                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        53652395                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst           20                       # number of overall hits
system.cpu0.icache.overall_hits::.switch_cpus0.inst     53652375                       # number of overall hits
system.cpu0.icache.overall_hits::total       53652395                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst            2                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::.switch_cpus0.inst         7746                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total          7748                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst            2                       # number of overall misses
system.cpu0.icache.overall_misses::.switch_cpus0.inst         7746                       # number of overall misses
system.cpu0.icache.overall_misses::total         7748                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.switch_cpus0.inst    180234918                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total    180234918                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.switch_cpus0.inst    180234918                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total    180234918                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst           22                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::.switch_cpus0.inst     53660121                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     53660143                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst           22                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::.switch_cpus0.inst     53660121                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     53660143                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.090909                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::.switch_cpus0.inst     0.000144                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000144                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.090909                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::.switch_cpus0.inst     0.000144                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000144                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.switch_cpus0.inst 23268.127808                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 23262.121580                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.switch_cpus0.inst 23268.127808                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 23262.121580                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks         6273                       # number of writebacks
system.cpu0.icache.writebacks::total             6273                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.switch_cpus0.inst          963                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total          963                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.switch_cpus0.inst          963                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total          963                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.switch_cpus0.inst         6783                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total         6783                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.switch_cpus0.inst         6783                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total         6783                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.switch_cpus0.inst    140835024                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total    140835024                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.switch_cpus0.inst    140835024                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total    140835024                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.switch_cpus0.inst     0.000126                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000126                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.switch_cpus0.inst     0.000126                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000126                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 20762.940292                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 20762.940292                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 20762.940292                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 20762.940292                       # average overall mshr miss latency
system.cpu0.icache.replacements                  6273                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst           20                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::.switch_cpus0.inst     53652375                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       53652395                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst            2                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::.switch_cpus0.inst         7746                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total         7748                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.switch_cpus0.inst    180234918                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total    180234918                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst           22                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::.switch_cpus0.inst     53660121                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     53660143                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.090909                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::.switch_cpus0.inst     0.000144                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000144                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.switch_cpus0.inst 23268.127808                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 23262.121580                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.switch_cpus0.inst          963                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total          963                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.switch_cpus0.inst         6783                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total         6783                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.switch_cpus0.inst    140835024                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total    140835024                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.switch_cpus0.inst     0.000126                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000126                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.inst 20762.940292                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 20762.940292                       # average ReadReq mshr miss latency
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED 19790315268939                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse          321.580556                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           53659180                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs             6785                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs          7908.501105                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle     19742845049010                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst     1.145962                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::.switch_cpus0.inst   320.434594                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.002238                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::.switch_cpus0.inst     0.625849                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.628087                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3          512                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        429287929                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       429287929                       # Number of data accesses
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 19790315268939                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.wrAccesses                         22                       # TLB accesses on write requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 19790315268939                       # Cumulative time (in ticks) in various power states
system.cpu0.l2bus.trans_dist::ReadResp           6993                       # Transaction distribution
system.cpu0.l2bus.trans_dist::WritebackClean         6273                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadExReq            91                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadExResp           91                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadSharedReq         6993                       # Transaction distribution
system.cpu0.l2bus.pkt_count_system.cpu0.icache.mem_side_port::system.cpu0.l2cache.cpu_side_port        19843                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_count_system.cpu0.dcache.mem_side_port::system.cpu0.l2cache.cpu_side_port          598                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_count::total              20441                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size_system.cpu0.icache.mem_side_port::system.cpu0.l2cache.cpu_side_port       835712                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size_system.cpu0.dcache.mem_side_port::system.cpu0.l2cache.cpu_side_port        19136                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size::total              854848                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.snoops                            0                       # Total snoops (count)
system.cpu0.l2bus.snoopTraffic                      0                       # Total snoop traffic (bytes)
system.cpu0.l2bus.snoop_fanout::samples          7084                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::mean         0.000282                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::stdev        0.016801                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::0                7082     99.97%     99.97% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::1                   2      0.03%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::total            7084                       # Request fanout histogram
system.cpu0.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 19790315268939                       # Cumulative time (in ticks) in various power states
system.cpu0.l2bus.reqLayer0.occupancy         8624034                       # Layer occupancy (ticks)
system.cpu0.l2bus.reqLayer0.utilization           0.0                       # Layer utilization (%)
system.cpu0.l2bus.respLayer0.occupancy        6776217                       # Layer occupancy (ticks)
system.cpu0.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu0.l2bus.respLayer1.occupancy         295704                       # Layer occupancy (ticks)
system.cpu0.l2bus.respLayer1.utilization          0.0                       # Layer utilization (%)
system.cpu0.l2cache.demand_hits::.switch_cpus0.inst         5389                       # number of demand (read+write) hits
system.cpu0.l2cache.demand_hits::.switch_cpus0.data            2                       # number of demand (read+write) hits
system.cpu0.l2cache.demand_hits::total           5391                       # number of demand (read+write) hits
system.cpu0.l2cache.overall_hits::.switch_cpus0.inst         5389                       # number of overall hits
system.cpu0.l2cache.overall_hits::.switch_cpus0.data            2                       # number of overall hits
system.cpu0.l2cache.overall_hits::total          5391                       # number of overall hits
system.cpu0.l2cache.demand_misses::.cpu0.inst            2                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.cpu0.data            3                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.switch_cpus0.inst         1394                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.switch_cpus0.data          294                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::total         1693                       # number of demand (read+write) misses
system.cpu0.l2cache.overall_misses::.cpu0.inst            2                       # number of overall misses
system.cpu0.l2cache.overall_misses::.cpu0.data            3                       # number of overall misses
system.cpu0.l2cache.overall_misses::.switch_cpus0.inst         1394                       # number of overall misses
system.cpu0.l2cache.overall_misses::.switch_cpus0.data          294                       # number of overall misses
system.cpu0.l2cache.overall_misses::total         1693                       # number of overall misses
system.cpu0.l2cache.demand_miss_latency::.switch_cpus0.inst    115939944                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::.switch_cpus0.data     31841460                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::total    147781404                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.overall_miss_latency::.switch_cpus0.inst    115939944                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::.switch_cpus0.data     31841460                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::total    147781404                       # number of overall miss cycles
system.cpu0.l2cache.demand_accesses::.cpu0.inst            2                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.cpu0.data            3                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.switch_cpus0.inst         6783                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.switch_cpus0.data          296                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::total         7084                       # number of demand (read+write) accesses
system.cpu0.l2cache.overall_accesses::.cpu0.inst            2                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.cpu0.data            3                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.switch_cpus0.inst         6783                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.switch_cpus0.data          296                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::total         7084                       # number of overall (read+write) accesses
system.cpu0.l2cache.demand_miss_rate::.cpu0.inst            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.cpu0.data            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.switch_cpus0.inst     0.205514                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.switch_cpus0.data     0.993243                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::total     0.238989                       # miss rate for demand accesses
system.cpu0.l2cache.overall_miss_rate::.cpu0.inst            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.cpu0.data            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.switch_cpus0.inst     0.205514                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.switch_cpus0.data     0.993243                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::total     0.238989                       # miss rate for overall accesses
system.cpu0.l2cache.demand_avg_miss_latency::.switch_cpus0.inst 83170.691535                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::.switch_cpus0.data 108304.285714                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::total 87289.665682                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::.switch_cpus0.inst 83170.691535                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::.switch_cpus0.data 108304.285714                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::total 87289.665682                       # average overall miss latency
system.cpu0.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.demand_mshr_misses::.switch_cpus0.inst         1394                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::.switch_cpus0.data          294                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::total         1688                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.overall_mshr_misses::.switch_cpus0.inst         1394                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::.switch_cpus0.data          294                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::total         1688                       # number of overall MSHR misses
system.cpu0.l2cache.demand_mshr_miss_latency::.switch_cpus0.inst    115475742                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::.switch_cpus0.data     31743558                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::total    147219300                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::.switch_cpus0.inst    115475742                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::.switch_cpus0.data     31743558                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::total    147219300                       # number of overall MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_rate::.switch_cpus0.inst     0.205514                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::.switch_cpus0.data     0.993243                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::total     0.238283                       # mshr miss rate for demand accesses
system.cpu0.l2cache.overall_mshr_miss_rate::.switch_cpus0.inst     0.205514                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::.switch_cpus0.data     0.993243                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::total     0.238283                       # mshr miss rate for overall accesses
system.cpu0.l2cache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 82837.691535                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::.switch_cpus0.data 107971.285714                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::total 87215.225118                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 82837.691535                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.switch_cpus0.data 107971.285714                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::total 87215.225118                       # average overall mshr miss latency
system.cpu0.l2cache.replacements                    0                       # number of replacements
system.cpu0.l2cache.WritebackClean_hits::.writebacks         6271                       # number of WritebackClean hits
system.cpu0.l2cache.WritebackClean_hits::total         6271                       # number of WritebackClean hits
system.cpu0.l2cache.WritebackClean_accesses::.writebacks         6271                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_accesses::total         6271                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_misses::.cpu0.data            1                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_misses::.switch_cpus0.data           90                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_misses::total           91                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_miss_latency::.switch_cpus0.data      8657334                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_miss_latency::total      8657334                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_accesses::.cpu0.data            1                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_accesses::.switch_cpus0.data           90                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_accesses::total           91                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_miss_rate::.cpu0.data            1                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_miss_rate::.switch_cpus0.data            1                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_avg_miss_latency::.switch_cpus0.data 96192.600000                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_avg_miss_latency::total 95135.538462                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_mshr_misses::.switch_cpus0.data           90                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_misses::total           90                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus0.data      8627364                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::total      8627364                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus0.data            1                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::total     0.989011                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 95859.600000                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::total 95859.600000                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_hits::.switch_cpus0.inst         5389                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_hits::.switch_cpus0.data            2                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_hits::total         5391                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_misses::.cpu0.inst            2                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.cpu0.data            2                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.switch_cpus0.inst         1394                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.switch_cpus0.data          204                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::total         1602                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_miss_latency::.switch_cpus0.inst    115939944                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::.switch_cpus0.data     23184126                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::total    139124070                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_accesses::.cpu0.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.cpu0.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.switch_cpus0.inst         6783                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.switch_cpus0.data          206                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::total         6993                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_miss_rate::.cpu0.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.cpu0.data            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.switch_cpus0.inst     0.205514                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.switch_cpus0.data     0.990291                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::total     0.229086                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.inst 83170.691535                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 113647.676471                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::total 86843.988764                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_mshr_misses::.switch_cpus0.inst         1394                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::.switch_cpus0.data          204                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::total         1598                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.inst    115475742                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data     23116194                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::total    138591936                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.inst     0.205514                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.990291                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::total     0.228514                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.inst 82837.691535                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 113314.676471                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 86728.370463                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 19790315268939                       # Cumulative time (in ticks) in various power states
system.cpu0.l2cache.tags.tagsinuse         931.317482                       # Cycle average of tags in use
system.cpu0.l2cache.tags.total_refs             13355                       # Total number of references to valid blocks.
system.cpu0.l2cache.tags.sampled_refs            1693                       # Sample count of references to valid blocks.
system.cpu0.l2cache.tags.avg_refs            7.888364                       # Average number of references to valid blocks.
system.cpu0.l2cache.tags.warmup_cycle    19742845049010                       # Cycle when the warmup percentage was hit.
system.cpu0.l2cache.tags.occ_blocks::.cpu0.inst     2.000000                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.cpu0.data     3.000000                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.switch_cpus0.inst   692.536843                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.switch_cpus0.data   233.780639                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_percent::.cpu0.inst     0.000488                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.cpu0.data     0.000732                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.switch_cpus0.inst     0.169076                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.switch_cpus0.data     0.057075                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::total     0.227372                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_task_id_blocks::1024         1693                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::4         1690                       # Occupied blocks per task id
system.cpu0.l2cache.tags.occ_task_id_percent::1024     0.413330                       # Percentage of cache occupancy per task id
system.cpu0.l2cache.tags.tag_accesses          215373                       # Number of tag accesses
system.cpu0.l2cache.tags.data_accesses         215373                       # Number of data accesses
system.cpu0.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 19790315268939                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.mmucache.replacements                   0                       # number of replacements
system.cpu0.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu0.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu0.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 19790315268939                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 19790315268939                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu0.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu0.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu0.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu0.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu0.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu0.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu0.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 19790315268939                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.numTransitions              1                       # Number of power state transitions
system.cpu0.power_state.pwrStateResidencyTicks::ON 19742845059333                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::OFF  47470209606                       # Cumulative time (in ticks) in various power states
system.cpu0.thread29244.numInsts                    0                       # Number of Instructions committed
system.cpu0.thread29244.numOps                      0                       # Number of Ops committed
system.cpu0.thread29244.numMemRefs                  0                       # Number of Memory References
system.cpu1.dcache.demand_hits::.cpu1.data            1                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::.switch_cpus1.data    136551975                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total       136551976                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data            1                       # number of overall hits
system.cpu1.dcache.overall_hits::.switch_cpus1.data    156245581                       # number of overall hits
system.cpu1.dcache.overall_hits::total      156245582                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data            3                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::.switch_cpus1.data          509                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total           512                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data            3                       # number of overall misses
system.cpu1.dcache.overall_misses::.switch_cpus1.data          581                       # number of overall misses
system.cpu1.dcache.overall_misses::total          584                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.switch_cpus1.data     51331950                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total     51331950                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.switch_cpus1.data     51331950                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total     51331950                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data            4                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::.switch_cpus1.data    136552484                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    136552488                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data            4                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::.switch_cpus1.data    156246162                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    156246166                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.750000                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::.switch_cpus1.data     0.000004                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.750000                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::.switch_cpus1.data     0.000004                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.switch_cpus1.data 100848.624754                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 100257.714844                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.switch_cpus1.data 88351.032702                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 87897.174658                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.demand_mshr_hits::.switch_cpus1.data          266                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total          266                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.switch_cpus1.data          266                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total          266                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.switch_cpus1.data          243                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total          243                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.switch_cpus1.data          296                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total          296                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.switch_cpus1.data     26905068                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total     26905068                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.switch_cpus1.data     32179122                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total     32179122                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.switch_cpus1.data     0.000002                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.000002                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.switch_cpus1.data     0.000002                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.000002                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.switch_cpus1.data 110720.444444                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 110720.444444                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.switch_cpus1.data 108713.250000                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 108713.250000                       # average overall mshr miss latency
system.cpu1.dcache.replacements                     0                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.switch_cpus1.data     92927665                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       92927665                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data            2                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::.switch_cpus1.data          418                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total          420                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.switch_cpus1.data     42871086                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total     42871086                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data            2                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::.switch_cpus1.data     92928083                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     92928085                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data            1                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::.switch_cpus1.data     0.000004                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.000005                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.switch_cpus1.data 102562.406699                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 102074.014286                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.switch_cpus1.data          265                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total          265                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.switch_cpus1.data          153                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total          153                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.switch_cpus1.data     18481500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total     18481500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.switch_cpus1.data     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.data 120794.117647                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 120794.117647                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data            1                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::.switch_cpus1.data     43624310                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      43624311                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data            1                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::.switch_cpus1.data           91                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total           92                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.switch_cpus1.data      8460864                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      8460864                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data            2                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::.switch_cpus1.data     43624401                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     43624403                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.500000                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::.switch_cpus1.data     0.000002                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000002                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.switch_cpus1.data 92976.527473                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 91965.913043                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.switch_cpus1.data            1                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total            1                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.switch_cpus1.data           90                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           90                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.switch_cpus1.data      8423568                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      8423568                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.switch_cpus1.data     0.000002                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus1.data 93595.200000                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 93595.200000                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_hits::.switch_cpus1.data     19693606                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total     19693606                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_misses::.switch_cpus1.data           72                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total           72                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_accesses::.switch_cpus1.data     19693678                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total     19693678                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_miss_rate::.switch_cpus1.data     0.000004                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.000004                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_misses::.switch_cpus1.data           53                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total           53                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus1.data      5274054                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total      5274054                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus1.data     0.000003                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus1.data 99510.452830                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total 99510.452830                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 19790315268939                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse          238.206395                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs          156245881                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs              299                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs         522561.474916                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle     19742845049010                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data     3.000000                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::.switch_cpus1.data   235.206395                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.005859                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::.switch_cpus1.data     0.459387                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.465247                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          299                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4          299                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.583984                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses       1249969627                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses      1249969627                       # Number of data accesses
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 19790315268939                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.rdAccesses                          2                       # TLB accesses on read requests
system.cpu1.dtb.wrAccesses                          2                       # TLB accesses on write requests
system.cpu1.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 19790315268939                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst           20                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::.switch_cpus1.inst     53652391                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        53652411                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst           20                       # number of overall hits
system.cpu1.icache.overall_hits::.switch_cpus1.inst     53652391                       # number of overall hits
system.cpu1.icache.overall_hits::total       53652411                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst            2                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::.switch_cpus1.inst         7749                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          7751                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst            2                       # number of overall misses
system.cpu1.icache.overall_misses::.switch_cpus1.inst         7749                       # number of overall misses
system.cpu1.icache.overall_misses::total         7751                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.switch_cpus1.inst    181877940                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    181877940                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.switch_cpus1.inst    181877940                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    181877940                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst           22                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::.switch_cpus1.inst     53660140                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     53660162                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst           22                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::.switch_cpus1.inst     53660140                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     53660162                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.090909                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::.switch_cpus1.inst     0.000144                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000144                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.090909                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::.switch_cpus1.inst     0.000144                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000144                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.switch_cpus1.inst 23471.149826                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 23465.093536                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.switch_cpus1.inst 23471.149826                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 23465.093536                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         6273                       # number of writebacks
system.cpu1.icache.writebacks::total             6273                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.switch_cpus1.inst          966                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          966                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.switch_cpus1.inst          966                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          966                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.switch_cpus1.inst         6783                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         6783                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.switch_cpus1.inst         6783                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         6783                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.switch_cpus1.inst    142185006                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    142185006                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.switch_cpus1.inst    142185006                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    142185006                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.switch_cpus1.inst     0.000126                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000126                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.switch_cpus1.inst     0.000126                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000126                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 20961.964617                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 20961.964617                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 20961.964617                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 20961.964617                       # average overall mshr miss latency
system.cpu1.icache.replacements                  6273                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst           20                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::.switch_cpus1.inst     53652391                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       53652411                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst            2                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::.switch_cpus1.inst         7749                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         7751                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.switch_cpus1.inst    181877940                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    181877940                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst           22                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::.switch_cpus1.inst     53660140                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     53660162                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.090909                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::.switch_cpus1.inst     0.000144                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000144                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.switch_cpus1.inst 23471.149826                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 23465.093536                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.switch_cpus1.inst          966                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          966                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.switch_cpus1.inst         6783                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         6783                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.switch_cpus1.inst    142185006                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    142185006                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.switch_cpus1.inst     0.000126                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000126                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.inst 20961.964617                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 20961.964617                       # average ReadReq mshr miss latency
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED 19790315268939                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse          321.580945                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           53659196                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             6785                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          7908.503464                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle     19742845049010                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst     1.145955                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::.switch_cpus1.inst   320.434990                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.002238                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::.switch_cpus1.inst     0.625850                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.628088                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3          512                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        429288081                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       429288081                       # Number of data accesses
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 19790315268939                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.wrAccesses                         22                       # TLB accesses on write requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 19790315268939                       # Cumulative time (in ticks) in various power states
system.cpu1.l2bus.trans_dist::ReadResp           6993                       # Transaction distribution
system.cpu1.l2bus.trans_dist::WritebackClean         6273                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadExReq            91                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadExResp           91                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadSharedReq         6993                       # Transaction distribution
system.cpu1.l2bus.pkt_count_system.cpu1.icache.mem_side_port::system.cpu1.l2cache.cpu_side_port        19843                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_count_system.cpu1.dcache.mem_side_port::system.cpu1.l2cache.cpu_side_port          598                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_count::total              20441                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size_system.cpu1.icache.mem_side_port::system.cpu1.l2cache.cpu_side_port       835712                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size_system.cpu1.dcache.mem_side_port::system.cpu1.l2cache.cpu_side_port        19136                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size::total              854848                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.snoops                            0                       # Total snoops (count)
system.cpu1.l2bus.snoopTraffic                      0                       # Total snoop traffic (bytes)
system.cpu1.l2bus.snoop_fanout::samples          7084                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::mean         0.000282                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::stdev        0.016801                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::0                7082     99.97%     99.97% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::1                   2      0.03%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::total            7084                       # Request fanout histogram
system.cpu1.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 19790315268939                       # Cumulative time (in ticks) in various power states
system.cpu1.l2bus.reqLayer0.occupancy         8624034                       # Layer occupancy (ticks)
system.cpu1.l2bus.reqLayer0.utilization           0.0                       # Layer utilization (%)
system.cpu1.l2bus.respLayer0.occupancy        6776217                       # Layer occupancy (ticks)
system.cpu1.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu1.l2bus.respLayer1.occupancy         295704                       # Layer occupancy (ticks)
system.cpu1.l2bus.respLayer1.utilization          0.0                       # Layer utilization (%)
system.cpu1.l2cache.demand_hits::.switch_cpus1.inst         5389                       # number of demand (read+write) hits
system.cpu1.l2cache.demand_hits::.switch_cpus1.data            2                       # number of demand (read+write) hits
system.cpu1.l2cache.demand_hits::total           5391                       # number of demand (read+write) hits
system.cpu1.l2cache.overall_hits::.switch_cpus1.inst         5389                       # number of overall hits
system.cpu1.l2cache.overall_hits::.switch_cpus1.data            2                       # number of overall hits
system.cpu1.l2cache.overall_hits::total          5391                       # number of overall hits
system.cpu1.l2cache.demand_misses::.cpu1.inst            2                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.cpu1.data            3                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.switch_cpus1.inst         1394                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.switch_cpus1.data          294                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::total         1693                       # number of demand (read+write) misses
system.cpu1.l2cache.overall_misses::.cpu1.inst            2                       # number of overall misses
system.cpu1.l2cache.overall_misses::.cpu1.data            3                       # number of overall misses
system.cpu1.l2cache.overall_misses::.switch_cpus1.inst         1394                       # number of overall misses
system.cpu1.l2cache.overall_misses::.switch_cpus1.data          294                       # number of overall misses
system.cpu1.l2cache.overall_misses::total         1693                       # number of overall misses
system.cpu1.l2cache.demand_miss_latency::.switch_cpus1.inst    117289926                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::.switch_cpus1.data     31965669                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::total    149255595                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.overall_miss_latency::.switch_cpus1.inst    117289926                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::.switch_cpus1.data     31965669                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::total    149255595                       # number of overall miss cycles
system.cpu1.l2cache.demand_accesses::.cpu1.inst            2                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.cpu1.data            3                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.switch_cpus1.inst         6783                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.switch_cpus1.data          296                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::total         7084                       # number of demand (read+write) accesses
system.cpu1.l2cache.overall_accesses::.cpu1.inst            2                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.cpu1.data            3                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.switch_cpus1.inst         6783                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.switch_cpus1.data          296                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::total         7084                       # number of overall (read+write) accesses
system.cpu1.l2cache.demand_miss_rate::.cpu1.inst            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.cpu1.data            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.switch_cpus1.inst     0.205514                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.switch_cpus1.data     0.993243                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::total     0.238989                       # miss rate for demand accesses
system.cpu1.l2cache.overall_miss_rate::.cpu1.inst            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.cpu1.data            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.switch_cpus1.inst     0.205514                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.switch_cpus1.data     0.993243                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::total     0.238989                       # miss rate for overall accesses
system.cpu1.l2cache.demand_avg_miss_latency::.switch_cpus1.inst 84139.114778                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::.switch_cpus1.data 108726.765306                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::total 88160.422327                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::.switch_cpus1.inst 84139.114778                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::.switch_cpus1.data 108726.765306                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::total 88160.422327                       # average overall miss latency
system.cpu1.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.demand_mshr_misses::.switch_cpus1.inst         1394                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::.switch_cpus1.data          294                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::total         1688                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.overall_mshr_misses::.switch_cpus1.inst         1394                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::.switch_cpus1.data          294                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::total         1688                       # number of overall MSHR misses
system.cpu1.l2cache.demand_mshr_miss_latency::.switch_cpus1.inst    116825724                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::.switch_cpus1.data     31867767                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::total    148693491                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::.switch_cpus1.inst    116825724                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::.switch_cpus1.data     31867767                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::total    148693491                       # number of overall MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_rate::.switch_cpus1.inst     0.205514                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::.switch_cpus1.data     0.993243                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::total     0.238283                       # mshr miss rate for demand accesses
system.cpu1.l2cache.overall_mshr_miss_rate::.switch_cpus1.inst     0.205514                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::.switch_cpus1.data     0.993243                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::total     0.238283                       # mshr miss rate for overall accesses
system.cpu1.l2cache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 83806.114778                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::.switch_cpus1.data 108393.765306                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::total 88088.561019                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 83806.114778                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.switch_cpus1.data 108393.765306                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::total 88088.561019                       # average overall mshr miss latency
system.cpu1.l2cache.replacements                    0                       # number of replacements
system.cpu1.l2cache.WritebackClean_hits::.writebacks         6271                       # number of WritebackClean hits
system.cpu1.l2cache.WritebackClean_hits::total         6271                       # number of WritebackClean hits
system.cpu1.l2cache.WritebackClean_accesses::.writebacks         6271                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_accesses::total         6271                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_misses::.cpu1.data            1                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_misses::.switch_cpus1.data           90                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_misses::total           91                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_miss_latency::.switch_cpus1.data      8363628                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_miss_latency::total      8363628                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_accesses::.cpu1.data            1                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_accesses::.switch_cpus1.data           90                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_accesses::total           91                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_miss_rate::.cpu1.data            1                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_miss_rate::.switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_avg_miss_latency::.switch_cpus1.data 92929.200000                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_avg_miss_latency::total        91908                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_mshr_misses::.switch_cpus1.data           90                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_misses::total           90                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus1.data      8333658                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::total      8333658                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus1.data            1                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::total     0.989011                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 92596.200000                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::total 92596.200000                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_hits::.switch_cpus1.inst         5389                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_hits::.switch_cpus1.data            2                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_hits::total         5391                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_misses::.cpu1.inst            2                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.cpu1.data            2                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.switch_cpus1.inst         1394                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.switch_cpus1.data          204                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::total         1602                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_miss_latency::.switch_cpus1.inst    117289926                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::.switch_cpus1.data     23602041                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::total    140891967                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_accesses::.cpu1.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.cpu1.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.switch_cpus1.inst         6783                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.switch_cpus1.data          206                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::total         6993                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_miss_rate::.cpu1.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.cpu1.data            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.switch_cpus1.inst     0.205514                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.switch_cpus1.data     0.990291                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::total     0.229086                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.inst 84139.114778                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 115696.279412                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::total 87947.544944                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_mshr_misses::.switch_cpus1.inst         1394                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::.switch_cpus1.data          204                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::total         1598                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.inst    116825724                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data     23534109                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::total    140359833                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.inst     0.205514                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.990291                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::total     0.228514                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.inst 83806.114778                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 115363.279412                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 87834.688986                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 19790315268939                       # Cumulative time (in ticks) in various power states
system.cpu1.l2cache.tags.tagsinuse         931.320167                       # Cycle average of tags in use
system.cpu1.l2cache.tags.total_refs             13355                       # Total number of references to valid blocks.
system.cpu1.l2cache.tags.sampled_refs            1693                       # Sample count of references to valid blocks.
system.cpu1.l2cache.tags.avg_refs            7.888364                       # Average number of references to valid blocks.
system.cpu1.l2cache.tags.warmup_cycle    19742845049010                       # Cycle when the warmup percentage was hit.
system.cpu1.l2cache.tags.occ_blocks::.cpu1.inst     2.000000                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.cpu1.data     3.000000                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.switch_cpus1.inst   692.539324                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.switch_cpus1.data   233.780844                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_percent::.cpu1.inst     0.000488                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.cpu1.data     0.000732                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.switch_cpus1.inst     0.169077                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.switch_cpus1.data     0.057075                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::total     0.227373                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_task_id_blocks::1024         1693                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::4         1690                       # Occupied blocks per task id
system.cpu1.l2cache.tags.occ_task_id_percent::1024     0.413330                       # Percentage of cache occupancy per task id
system.cpu1.l2cache.tags.tag_accesses          215373                       # Number of tag accesses
system.cpu1.l2cache.tags.data_accesses         215373                       # Number of data accesses
system.cpu1.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 19790315268939                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.mmucache.replacements                   0                       # number of replacements
system.cpu1.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu1.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu1.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 19790315268939                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 19790315268939                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu1.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu1.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu1.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu1.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu1.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu1.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu1.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 19790315268939                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.numTransitions              1                       # Number of power state transitions
system.cpu1.power_state.pwrStateResidencyTicks::ON 19742845059333                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::OFF  47470209606                       # Cumulative time (in ticks) in various power states
system.cpu1.thread-28842.numInsts                   0                       # Number of Instructions committed
system.cpu1.thread-28842.numOps                     0                       # Number of Ops committed
system.cpu1.thread-28842.numMemRefs                 0                       # Number of Memory References
system.cpu2.dcache.demand_hits::.cpu2.data            1                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::.switch_cpus2.data    136550894                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total       136550895                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data            1                       # number of overall hits
system.cpu2.dcache.overall_hits::.switch_cpus2.data    156244349                       # number of overall hits
system.cpu2.dcache.overall_hits::total      156244350                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data            3                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::.switch_cpus2.data          550                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total           553                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data            3                       # number of overall misses
system.cpu2.dcache.overall_misses::.switch_cpus2.data          619                       # number of overall misses
system.cpu2.dcache.overall_misses::total          622                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.switch_cpus2.data     59936337                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total     59936337                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.switch_cpus2.data     59936337                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total     59936337                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data            4                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::.switch_cpus2.data    136551444                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total    136551448                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data            4                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::.switch_cpus2.data    156244968                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total    156244972                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.750000                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::.switch_cpus2.data     0.000004                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.750000                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::.switch_cpus2.data     0.000004                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.switch_cpus2.data 108975.158182                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 108383.972875                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.switch_cpus2.data 96827.684976                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 96360.670418                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets          272                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          272                       # average number of cycles each access was blocked
system.cpu2.dcache.demand_mshr_hits::.switch_cpus2.data          307                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total          307                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.switch_cpus2.data          307                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total          307                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.switch_cpus2.data          243                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total          243                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.switch_cpus2.data          296                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total          296                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.switch_cpus2.data     27355617                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total     27355617                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.switch_cpus2.data     32031270                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total     32031270                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.switch_cpus2.data     0.000002                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.000002                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.switch_cpus2.data     0.000002                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.000002                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.switch_cpus2.data 112574.555556                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 112574.555556                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.switch_cpus2.data 108213.750000                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 108213.750000                       # average overall mshr miss latency
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.switch_cpus2.data     92926665                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       92926665                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data            2                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::.switch_cpus2.data          459                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total          461                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.switch_cpus2.data     51442506                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total     51442506                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data            2                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::.switch_cpus2.data     92927124                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     92927126                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data            1                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::.switch_cpus2.data     0.000005                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.000005                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.switch_cpus2.data 112075.176471                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 111588.950108                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.switch_cpus2.data          306                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total          306                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.switch_cpus2.data          153                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total          153                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.switch_cpus2.data     18904077                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total     18904077                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.switch_cpus2.data     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.data 123556.058824                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 123556.058824                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data            1                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::.switch_cpus2.data     43624229                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total      43624230                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data            1                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::.switch_cpus2.data           91                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total           92                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.switch_cpus2.data      8493831                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      8493831                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data            2                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::.switch_cpus2.data     43624320                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total     43624322                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.500000                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::.switch_cpus2.data     0.000002                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000002                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.switch_cpus2.data 93338.802198                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 92324.250000                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.switch_cpus2.data            1                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total            1                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.switch_cpus2.data           90                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total           90                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.switch_cpus2.data      8451540                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total      8451540                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.switch_cpus2.data     0.000002                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus2.data        93906                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total        93906                       # average WriteReq mshr miss latency
system.cpu2.dcache.SoftPFReq_hits::.switch_cpus2.data     19693455                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_hits::total     19693455                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_misses::.switch_cpus2.data           69                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_misses::total           69                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_accesses::.switch_cpus2.data     19693524                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::total     19693524                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_miss_rate::.switch_cpus2.data     0.000004                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::total     0.000004                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_misses::.switch_cpus2.data           53                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::total           53                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus2.data      4675653                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::total      4675653                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus2.data     0.000003                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus2.data 88219.867925                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::total 88219.867925                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 19790315268939                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse          238.207043                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs          156244649                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs              299                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs         522557.354515                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle     19742845049010                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data     3.000000                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::.switch_cpus2.data   235.207043                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.005859                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::.switch_cpus2.data     0.459389                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.465248                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          299                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4          299                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.583984                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses       1249960075                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses      1249960075                       # Number of data accesses
system.cpu2.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 19790315268939                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.rdAccesses                          2                       # TLB accesses on read requests
system.cpu2.dtb.wrAccesses                          2                       # TLB accesses on write requests
system.cpu2.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 19790315268939                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst           20                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::.switch_cpus2.inst     53651710                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        53651730                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst           20                       # number of overall hits
system.cpu2.icache.overall_hits::.switch_cpus2.inst     53651710                       # number of overall hits
system.cpu2.icache.overall_hits::total       53651730                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst            2                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::.switch_cpus2.inst         7748                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total          7750                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst            2                       # number of overall misses
system.cpu2.icache.overall_misses::.switch_cpus2.inst         7748                       # number of overall misses
system.cpu2.icache.overall_misses::total         7750                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.switch_cpus2.inst    179325162                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total    179325162                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.switch_cpus2.inst    179325162                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total    179325162                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst           22                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::.switch_cpus2.inst     53659458                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     53659480                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst           22                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::.switch_cpus2.inst     53659458                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     53659480                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.090909                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::.switch_cpus2.inst     0.000144                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000144                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.090909                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::.switch_cpus2.inst     0.000144                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000144                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.switch_cpus2.inst 23144.703407                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 23138.730581                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.switch_cpus2.inst 23144.703407                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 23138.730581                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks         6272                       # number of writebacks
system.cpu2.icache.writebacks::total             6272                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.switch_cpus2.inst          966                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total          966                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.switch_cpus2.inst          966                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total          966                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.switch_cpus2.inst         6782                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total         6782                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.switch_cpus2.inst         6782                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total         6782                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.switch_cpus2.inst    140945247                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    140945247                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.switch_cpus2.inst    140945247                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    140945247                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.switch_cpus2.inst     0.000126                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000126                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.switch_cpus2.inst     0.000126                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000126                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 20782.254055                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 20782.254055                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 20782.254055                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 20782.254055                       # average overall mshr miss latency
system.cpu2.icache.replacements                  6272                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst           20                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::.switch_cpus2.inst     53651710                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       53651730                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst            2                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::.switch_cpus2.inst         7748                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total         7750                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.switch_cpus2.inst    179325162                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total    179325162                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst           22                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::.switch_cpus2.inst     53659458                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     53659480                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.090909                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::.switch_cpus2.inst     0.000144                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000144                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.switch_cpus2.inst 23144.703407                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 23138.730581                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.switch_cpus2.inst          966                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total          966                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.switch_cpus2.inst         6782                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total         6782                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.switch_cpus2.inst    140945247                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    140945247                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.switch_cpus2.inst     0.000126                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000126                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.inst 20782.254055                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 20782.254055                       # average ReadReq mshr miss latency
system.cpu2.icache.power_state.pwrStateResidencyTicks::UNDEFINED 19790315268939                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse          321.581562                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           53658514                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs             6784                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs          7909.568691                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle     19742845049010                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst     1.145955                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::.switch_cpus2.inst   320.435607                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.002238                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::.switch_cpus2.inst     0.625851                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.628089                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3          512                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses        429282624                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses       429282624                       # Number of data accesses
system.cpu2.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 19790315268939                       # Cumulative time (in ticks) in various power states
system.cpu2.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu2.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu2.itb.wrAccesses                         22                       # TLB accesses on write requests
system.cpu2.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 19790315268939                       # Cumulative time (in ticks) in various power states
system.cpu2.l2bus.trans_dist::ReadResp           6992                       # Transaction distribution
system.cpu2.l2bus.trans_dist::WritebackClean         6272                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadExReq            91                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadExResp           91                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadSharedReq         6992                       # Transaction distribution
system.cpu2.l2bus.pkt_count_system.cpu2.icache.mem_side_port::system.cpu2.l2cache.cpu_side_port        19840                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_count_system.cpu2.dcache.mem_side_port::system.cpu2.l2cache.cpu_side_port          598                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_count::total              20438                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size_system.cpu2.icache.mem_side_port::system.cpu2.l2cache.cpu_side_port       835584                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size_system.cpu2.dcache.mem_side_port::system.cpu2.l2cache.cpu_side_port        19136                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size::total              854720                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.snoops                            0                       # Total snoops (count)
system.cpu2.l2bus.snoopTraffic                      0                       # Total snoop traffic (bytes)
system.cpu2.l2bus.snoop_fanout::samples          7083                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::mean         0.000282                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::stdev        0.016803                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::0                7081     99.97%     99.97% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::1                   2      0.03%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::total            7083                       # Request fanout histogram
system.cpu2.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 19790315268939                       # Cumulative time (in ticks) in various power states
system.cpu2.l2bus.reqLayer0.occupancy         8622702                       # Layer occupancy (ticks)
system.cpu2.l2bus.reqLayer0.utilization           0.0                       # Layer utilization (%)
system.cpu2.l2bus.respLayer0.occupancy        6775218                       # Layer occupancy (ticks)
system.cpu2.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu2.l2bus.respLayer1.occupancy         295704                       # Layer occupancy (ticks)
system.cpu2.l2bus.respLayer1.utilization          0.0                       # Layer utilization (%)
system.cpu2.l2cache.demand_hits::.switch_cpus2.inst         5388                       # number of demand (read+write) hits
system.cpu2.l2cache.demand_hits::.switch_cpus2.data            2                       # number of demand (read+write) hits
system.cpu2.l2cache.demand_hits::total           5390                       # number of demand (read+write) hits
system.cpu2.l2cache.overall_hits::.switch_cpus2.inst         5388                       # number of overall hits
system.cpu2.l2cache.overall_hits::.switch_cpus2.data            2                       # number of overall hits
system.cpu2.l2cache.overall_hits::total          5390                       # number of overall hits
system.cpu2.l2cache.demand_misses::.cpu2.inst            2                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.cpu2.data            3                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.switch_cpus2.inst         1394                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.switch_cpus2.data          294                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::total         1693                       # number of demand (read+write) misses
system.cpu2.l2cache.overall_misses::.cpu2.inst            2                       # number of overall misses
system.cpu2.l2cache.overall_misses::.cpu2.data            3                       # number of overall misses
system.cpu2.l2cache.overall_misses::.switch_cpus2.inst         1394                       # number of overall misses
system.cpu2.l2cache.overall_misses::.switch_cpus2.data          294                       # number of overall misses
system.cpu2.l2cache.overall_misses::total         1693                       # number of overall misses
system.cpu2.l2cache.demand_miss_latency::.switch_cpus2.inst    116055162                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::.switch_cpus2.data     31817817                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::total    147872979                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.overall_miss_latency::.switch_cpus2.inst    116055162                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::.switch_cpus2.data     31817817                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::total    147872979                       # number of overall miss cycles
system.cpu2.l2cache.demand_accesses::.cpu2.inst            2                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.cpu2.data            3                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.switch_cpus2.inst         6782                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.switch_cpus2.data          296                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::total         7083                       # number of demand (read+write) accesses
system.cpu2.l2cache.overall_accesses::.cpu2.inst            2                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.cpu2.data            3                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.switch_cpus2.inst         6782                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.switch_cpus2.data          296                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::total         7083                       # number of overall (read+write) accesses
system.cpu2.l2cache.demand_miss_rate::.cpu2.inst            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.cpu2.data            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.switch_cpus2.inst     0.205544                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.switch_cpus2.data     0.993243                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::total     0.239023                       # miss rate for demand accesses
system.cpu2.l2cache.overall_miss_rate::.cpu2.inst            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.cpu2.data            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.switch_cpus2.inst     0.205544                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.switch_cpus2.data     0.993243                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::total     0.239023                       # miss rate for overall accesses
system.cpu2.l2cache.demand_avg_miss_latency::.switch_cpus2.inst 83253.344333                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::.switch_cpus2.data 108223.867347                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::total 87343.756054                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::.switch_cpus2.inst 83253.344333                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::.switch_cpus2.data 108223.867347                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::total 87343.756054                       # average overall miss latency
system.cpu2.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.demand_mshr_misses::.switch_cpus2.inst         1394                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::.switch_cpus2.data          294                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::total         1688                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.overall_mshr_misses::.switch_cpus2.inst         1394                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::.switch_cpus2.data          294                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::total         1688                       # number of overall MSHR misses
system.cpu2.l2cache.demand_mshr_miss_latency::.switch_cpus2.inst    115590960                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::.switch_cpus2.data     31719915                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::total    147310875                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::.switch_cpus2.inst    115590960                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::.switch_cpus2.data     31719915                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::total    147310875                       # number of overall MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_rate::.switch_cpus2.inst     0.205544                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::.switch_cpus2.data     0.993243                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::total     0.238317                       # mshr miss rate for demand accesses
system.cpu2.l2cache.overall_mshr_miss_rate::.switch_cpus2.inst     0.205544                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::.switch_cpus2.data     0.993243                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::total     0.238317                       # mshr miss rate for overall accesses
system.cpu2.l2cache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 82920.344333                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::.switch_cpus2.data 107890.867347                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::total 87269.475711                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 82920.344333                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::.switch_cpus2.data 107890.867347                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::total 87269.475711                       # average overall mshr miss latency
system.cpu2.l2cache.replacements                    0                       # number of replacements
system.cpu2.l2cache.WritebackClean_hits::.writebacks         6270                       # number of WritebackClean hits
system.cpu2.l2cache.WritebackClean_hits::total         6270                       # number of WritebackClean hits
system.cpu2.l2cache.WritebackClean_accesses::.writebacks         6270                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_accesses::total         6270                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_misses::.cpu2.data            1                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_misses::.switch_cpus2.data           90                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_misses::total           91                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_miss_latency::.switch_cpus2.data      8391600                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadExReq_miss_latency::total      8391600                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadExReq_accesses::.cpu2.data            1                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_accesses::.switch_cpus2.data           90                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_accesses::total           91                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_miss_rate::.cpu2.data            1                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_miss_rate::.switch_cpus2.data            1                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_avg_miss_latency::.switch_cpus2.data        93240                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadExReq_avg_miss_latency::total 92215.384615                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadExReq_mshr_misses::.switch_cpus2.data           90                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_misses::total           90                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus2.data      8361630                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::total      8361630                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus2.data            1                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::total     0.989011                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data        92907                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::total        92907                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_hits::.switch_cpus2.inst         5388                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_hits::.switch_cpus2.data            2                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_hits::total         5390                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_misses::.cpu2.inst            2                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.cpu2.data            2                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.switch_cpus2.inst         1394                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.switch_cpus2.data          204                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::total         1602                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_miss_latency::.switch_cpus2.inst    116055162                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::.switch_cpus2.data     23426217                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::total    139481379                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_accesses::.cpu2.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.cpu2.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.switch_cpus2.inst         6782                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.switch_cpus2.data          206                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::total         6992                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_miss_rate::.cpu2.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.cpu2.data            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.switch_cpus2.inst     0.205544                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.switch_cpus2.data     0.990291                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::total     0.229119                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.inst 83253.344333                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.data 114834.397059                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::total 87067.028090                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_mshr_misses::.switch_cpus2.inst         1394                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::.switch_cpus2.data          204                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::total         1598                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.inst    115590960                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data     23358285                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::total    138949245                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.inst     0.205544                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data     0.990291                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::total     0.228547                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.inst 82920.344333                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 114501.397059                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 86951.968085                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 19790315268939                       # Cumulative time (in ticks) in various power states
system.cpu2.l2cache.tags.tagsinuse         931.321958                       # Cycle average of tags in use
system.cpu2.l2cache.tags.total_refs             13353                       # Total number of references to valid blocks.
system.cpu2.l2cache.tags.sampled_refs            1693                       # Sample count of references to valid blocks.
system.cpu2.l2cache.tags.avg_refs            7.887183                       # Average number of references to valid blocks.
system.cpu2.l2cache.tags.warmup_cycle    19742845049010                       # Cycle when the warmup percentage was hit.
system.cpu2.l2cache.tags.occ_blocks::.cpu2.inst     2.000000                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.cpu2.data     3.000000                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.switch_cpus2.inst   692.540469                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.switch_cpus2.data   233.781488                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_percent::.cpu2.inst     0.000488                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.cpu2.data     0.000732                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.switch_cpus2.inst     0.169077                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.switch_cpus2.data     0.057076                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::total     0.227374                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_task_id_blocks::1024         1693                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::4         1690                       # Occupied blocks per task id
system.cpu2.l2cache.tags.occ_task_id_percent::1024     0.413330                       # Percentage of cache occupancy per task id
system.cpu2.l2cache.tags.tag_accesses          215341                       # Number of tag accesses
system.cpu2.l2cache.tags.data_accesses         215341                       # Number of data accesses
system.cpu2.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 19790315268939                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.mmucache.replacements                   0                       # number of replacements
system.cpu2.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu2.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu2.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 19790315268939                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 19790315268939                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu2.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu2.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu2.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu2.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu2.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu2.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu2.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 19790315268939                       # Cumulative time (in ticks) in various power states
system.cpu2.power_state.numTransitions              1                       # Number of power state transitions
system.cpu2.power_state.pwrStateResidencyTicks::ON 19742845059333                       # Cumulative time (in ticks) in various power states
system.cpu2.power_state.pwrStateResidencyTicks::OFF  47470209606                       # Cumulative time (in ticks) in various power states
system.cpu2.thread29244.numInsts                    0                       # Number of Instructions committed
system.cpu2.thread29244.numOps                      0                       # Number of Ops committed
system.cpu2.thread29244.numMemRefs                  0                       # Number of Memory References
system.cpu3.dcache.demand_hits::.cpu3.data            1                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::.switch_cpus3.data    136552750                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total       136552751                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data            1                       # number of overall hits
system.cpu3.dcache.overall_hits::.switch_cpus3.data    156246521                       # number of overall hits
system.cpu3.dcache.overall_hits::total      156246522                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data            3                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::.switch_cpus3.data          567                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total           570                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data            3                       # number of overall misses
system.cpu3.dcache.overall_misses::.switch_cpus3.data          637                       # number of overall misses
system.cpu3.dcache.overall_misses::total          640                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.switch_cpus3.data     61524414                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total     61524414                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.switch_cpus3.data     61524414                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total     61524414                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data            4                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::.switch_cpus3.data    136553317                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total    136553321                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data            4                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::.switch_cpus3.data    156247158                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total    156247162                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.750000                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::.switch_cpus3.data     0.000004                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.750000                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::.switch_cpus3.data     0.000004                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.switch_cpus3.data 108508.666667                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 107937.568421                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.switch_cpus3.data 96584.637363                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 96131.896875                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets          186                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          186                       # average number of cycles each access was blocked
system.cpu3.dcache.demand_mshr_hits::.switch_cpus3.data          324                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total          324                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.switch_cpus3.data          324                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total          324                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.switch_cpus3.data          243                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total          243                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.switch_cpus3.data          296                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total          296                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.switch_cpus3.data     25169805                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total     25169805                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.switch_cpus3.data     29421882                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total     29421882                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.switch_cpus3.data     0.000002                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.000002                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.switch_cpus3.data     0.000002                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.000002                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.switch_cpus3.data 103579.444444                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 103579.444444                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.switch_cpus3.data 99398.250000                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 99398.250000                       # average overall mshr miss latency
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.switch_cpus3.data     92928132                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       92928132                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data            2                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::.switch_cpus3.data          476                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total          478                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.switch_cpus3.data     53498781                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total     53498781                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data            2                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::.switch_cpus3.data     92928608                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     92928610                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data            1                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::.switch_cpus3.data     0.000005                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.000005                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.switch_cpus3.data 112392.397059                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 111922.135983                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.switch_cpus3.data          323                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total          323                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.switch_cpus3.data          153                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total          153                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.switch_cpus3.data     17181468                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total     17181468                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.switch_cpus3.data     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.data 112297.176471                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 112297.176471                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data            1                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::.switch_cpus3.data     43624618                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total      43624619                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data            1                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::.switch_cpus3.data           91                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total           92                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.switch_cpus3.data      8025633                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total      8025633                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data            2                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::.switch_cpus3.data     43624709                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total     43624711                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.500000                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::.switch_cpus3.data     0.000002                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000002                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.switch_cpus3.data 88193.769231                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 87235.141304                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.switch_cpus3.data            1                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total            1                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.switch_cpus3.data           90                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total           90                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.switch_cpus3.data      7988337                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total      7988337                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.switch_cpus3.data     0.000002                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus3.data 88759.300000                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 88759.300000                       # average WriteReq mshr miss latency
system.cpu3.dcache.SoftPFReq_hits::.switch_cpus3.data     19693771                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_hits::total     19693771                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_misses::.switch_cpus3.data           70                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_misses::total           70                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_accesses::.switch_cpus3.data     19693841                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::total     19693841                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_miss_rate::.switch_cpus3.data     0.000004                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::total     0.000004                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_misses::.switch_cpus3.data           53                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::total           53                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus3.data      4252077                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::total      4252077                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus3.data     0.000003                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus3.data 80227.867925                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::total 80227.867925                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 19790315268939                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse          238.207461                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs          156246821                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs              299                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs         522564.618729                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle     19742845049010                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data     3.000000                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::.switch_cpus3.data   235.207461                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.005859                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::.switch_cpus3.data     0.459390                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.465249                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          299                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4          299                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.583984                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses       1249977595                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses      1249977595                       # Number of data accesses
system.cpu3.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 19790315268939                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.rdAccesses                          2                       # TLB accesses on read requests
system.cpu3.dtb.wrAccesses                          2                       # TLB accesses on write requests
system.cpu3.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 19790315268939                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst           20                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::.switch_cpus3.inst     53652554                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        53652574                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst           20                       # number of overall hits
system.cpu3.icache.overall_hits::.switch_cpus3.inst     53652554                       # number of overall hits
system.cpu3.icache.overall_hits::total       53652574                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst            2                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::.switch_cpus3.inst         7751                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          7753                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst            2                       # number of overall misses
system.cpu3.icache.overall_misses::.switch_cpus3.inst         7751                       # number of overall misses
system.cpu3.icache.overall_misses::total         7753                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.switch_cpus3.inst    178049772                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    178049772                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.switch_cpus3.inst    178049772                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    178049772                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst           22                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::.switch_cpus3.inst     53660305                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     53660327                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst           22                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::.switch_cpus3.inst     53660305                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     53660327                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.090909                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::.switch_cpus3.inst     0.000144                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000144                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.090909                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::.switch_cpus3.inst     0.000144                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000144                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.switch_cpus3.inst 22971.200103                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 22965.274345                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.switch_cpus3.inst 22971.200103                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 22965.274345                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks         6273                       # number of writebacks
system.cpu3.icache.writebacks::total             6273                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.switch_cpus3.inst          968                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total          968                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.switch_cpus3.inst          968                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total          968                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.switch_cpus3.inst         6783                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total         6783                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.switch_cpus3.inst         6783                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total         6783                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.switch_cpus3.inst    140381478                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    140381478                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.switch_cpus3.inst    140381478                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    140381478                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.switch_cpus3.inst     0.000126                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000126                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.switch_cpus3.inst     0.000126                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000126                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 20696.075188                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 20696.075188                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 20696.075188                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 20696.075188                       # average overall mshr miss latency
system.cpu3.icache.replacements                  6273                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst           20                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::.switch_cpus3.inst     53652554                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       53652574                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst            2                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::.switch_cpus3.inst         7751                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         7753                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.switch_cpus3.inst    178049772                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    178049772                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst           22                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::.switch_cpus3.inst     53660305                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     53660327                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.090909                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::.switch_cpus3.inst     0.000144                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000144                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.switch_cpus3.inst 22971.200103                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 22965.274345                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.switch_cpus3.inst          968                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total          968                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.switch_cpus3.inst         6783                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total         6783                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.switch_cpus3.inst    140381478                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    140381478                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.switch_cpus3.inst     0.000126                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000126                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.inst 20696.075188                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 20696.075188                       # average ReadReq mshr miss latency
system.cpu3.icache.power_state.pwrStateResidencyTicks::UNDEFINED 19790315268939                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse          321.581796                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           53659359                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             6785                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs          7908.527487                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle     19742845049010                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst     1.145953                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::.switch_cpus3.inst   320.435843                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.002238                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::.switch_cpus3.inst     0.625851                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.628089                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3          512                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses        429289401                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses       429289401                       # Number of data accesses
system.cpu3.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 19790315268939                       # Cumulative time (in ticks) in various power states
system.cpu3.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu3.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu3.itb.wrAccesses                         22                       # TLB accesses on write requests
system.cpu3.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 19790315268939                       # Cumulative time (in ticks) in various power states
system.cpu3.l2bus.trans_dist::ReadResp           6993                       # Transaction distribution
system.cpu3.l2bus.trans_dist::WritebackClean         6273                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadExReq            91                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadExResp           91                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadSharedReq         6993                       # Transaction distribution
system.cpu3.l2bus.pkt_count_system.cpu3.icache.mem_side_port::system.cpu3.l2cache.cpu_side_port        19843                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_count_system.cpu3.dcache.mem_side_port::system.cpu3.l2cache.cpu_side_port          598                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_count::total              20441                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size_system.cpu3.icache.mem_side_port::system.cpu3.l2cache.cpu_side_port       835712                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size_system.cpu3.dcache.mem_side_port::system.cpu3.l2cache.cpu_side_port        19136                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size::total              854848                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.snoops                            0                       # Total snoops (count)
system.cpu3.l2bus.snoopTraffic                      0                       # Total snoop traffic (bytes)
system.cpu3.l2bus.snoop_fanout::samples          7084                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::mean         0.000282                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::stdev        0.016801                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::0                7082     99.97%     99.97% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::1                   2      0.03%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::total            7084                       # Request fanout histogram
system.cpu3.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 19790315268939                       # Cumulative time (in ticks) in various power states
system.cpu3.l2bus.reqLayer0.occupancy         8624034                       # Layer occupancy (ticks)
system.cpu3.l2bus.reqLayer0.utilization           0.0                       # Layer utilization (%)
system.cpu3.l2bus.respLayer0.occupancy        6776217                       # Layer occupancy (ticks)
system.cpu3.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu3.l2bus.respLayer1.occupancy         295704                       # Layer occupancy (ticks)
system.cpu3.l2bus.respLayer1.utilization          0.0                       # Layer utilization (%)
system.cpu3.l2cache.demand_hits::.switch_cpus3.inst         5389                       # number of demand (read+write) hits
system.cpu3.l2cache.demand_hits::.switch_cpus3.data            2                       # number of demand (read+write) hits
system.cpu3.l2cache.demand_hits::total           5391                       # number of demand (read+write) hits
system.cpu3.l2cache.overall_hits::.switch_cpus3.inst         5389                       # number of overall hits
system.cpu3.l2cache.overall_hits::.switch_cpus3.data            2                       # number of overall hits
system.cpu3.l2cache.overall_hits::total          5391                       # number of overall hits
system.cpu3.l2cache.demand_misses::.cpu3.inst            2                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.cpu3.data            3                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.switch_cpus3.inst         1394                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.switch_cpus3.data          294                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::total         1693                       # number of demand (read+write) misses
system.cpu3.l2cache.overall_misses::.cpu3.inst            2                       # number of overall misses
system.cpu3.l2cache.overall_misses::.cpu3.data            3                       # number of overall misses
system.cpu3.l2cache.overall_misses::.switch_cpus3.inst         1394                       # number of overall misses
system.cpu3.l2cache.overall_misses::.switch_cpus3.data          294                       # number of overall misses
system.cpu3.l2cache.overall_misses::total         1693                       # number of overall misses
system.cpu3.l2cache.demand_miss_latency::.switch_cpus3.inst    115486731                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::.switch_cpus3.data     29208429                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::total    144695160                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.overall_miss_latency::.switch_cpus3.inst    115486731                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::.switch_cpus3.data     29208429                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::total    144695160                       # number of overall miss cycles
system.cpu3.l2cache.demand_accesses::.cpu3.inst            2                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.cpu3.data            3                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.switch_cpus3.inst         6783                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.switch_cpus3.data          296                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::total         7084                       # number of demand (read+write) accesses
system.cpu3.l2cache.overall_accesses::.cpu3.inst            2                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.cpu3.data            3                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.switch_cpus3.inst         6783                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.switch_cpus3.data          296                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::total         7084                       # number of overall (read+write) accesses
system.cpu3.l2cache.demand_miss_rate::.cpu3.inst            1                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.cpu3.data            1                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.switch_cpus3.inst     0.205514                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.switch_cpus3.data     0.993243                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::total     0.238989                       # miss rate for demand accesses
system.cpu3.l2cache.overall_miss_rate::.cpu3.inst            1                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.cpu3.data            1                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.switch_cpus3.inst     0.205514                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.switch_cpus3.data     0.993243                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::total     0.238989                       # miss rate for overall accesses
system.cpu3.l2cache.demand_avg_miss_latency::.switch_cpus3.inst 82845.574605                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::.switch_cpus3.data 99348.397959                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::total 85466.721796                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::.switch_cpus3.inst 82845.574605                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::.switch_cpus3.data 99348.397959                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::total 85466.721796                       # average overall miss latency
system.cpu3.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.demand_mshr_misses::.switch_cpus3.inst         1394                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::.switch_cpus3.data          294                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::total         1688                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.overall_mshr_misses::.switch_cpus3.inst         1394                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::.switch_cpus3.data          294                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::total         1688                       # number of overall MSHR misses
system.cpu3.l2cache.demand_mshr_miss_latency::.switch_cpus3.inst    115022529                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::.switch_cpus3.data     29110527                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::total    144133056                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::.switch_cpus3.inst    115022529                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::.switch_cpus3.data     29110527                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::total    144133056                       # number of overall MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_rate::.switch_cpus3.inst     0.205514                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::.switch_cpus3.data     0.993243                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::total     0.238283                       # mshr miss rate for demand accesses
system.cpu3.l2cache.overall_mshr_miss_rate::.switch_cpus3.inst     0.205514                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::.switch_cpus3.data     0.993243                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::total     0.238283                       # mshr miss rate for overall accesses
system.cpu3.l2cache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 82512.574605                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::.switch_cpus3.data 99015.397959                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::total 85386.881517                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 82512.574605                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::.switch_cpus3.data 99015.397959                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::total 85386.881517                       # average overall mshr miss latency
system.cpu3.l2cache.replacements                    0                       # number of replacements
system.cpu3.l2cache.WritebackClean_hits::.writebacks         6271                       # number of WritebackClean hits
system.cpu3.l2cache.WritebackClean_hits::total         6271                       # number of WritebackClean hits
system.cpu3.l2cache.WritebackClean_accesses::.writebacks         6271                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_accesses::total         6271                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_misses::.cpu3.data            1                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_misses::.switch_cpus3.data           90                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_misses::total           91                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_miss_latency::.switch_cpus3.data      7928397                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadExReq_miss_latency::total      7928397                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadExReq_accesses::.cpu3.data            1                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_accesses::.switch_cpus3.data           90                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_accesses::total           91                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_miss_rate::.cpu3.data            1                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_miss_rate::.switch_cpus3.data            1                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_avg_miss_latency::.switch_cpus3.data 88093.300000                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadExReq_avg_miss_latency::total 87125.241758                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadExReq_mshr_misses::.switch_cpus3.data           90                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_misses::total           90                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus3.data      7898427                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::total      7898427                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus3.data            1                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::total     0.989011                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus3.data 87760.300000                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::total 87760.300000                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_hits::.switch_cpus3.inst         5389                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_hits::.switch_cpus3.data            2                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_hits::total         5391                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_misses::.cpu3.inst            2                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.cpu3.data            2                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.switch_cpus3.inst         1394                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.switch_cpus3.data          204                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::total         1602                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_miss_latency::.switch_cpus3.inst    115486731                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::.switch_cpus3.data     21280032                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::total    136766763                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_accesses::.cpu3.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.cpu3.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.switch_cpus3.inst         6783                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.switch_cpus3.data          206                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::total         6993                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_miss_rate::.cpu3.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.cpu3.data            1                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.switch_cpus3.inst     0.205514                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.switch_cpus3.data     0.990291                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::total     0.229086                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.inst 82845.574605                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.data 104313.882353                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::total 85372.511236                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_mshr_misses::.switch_cpus3.inst         1394                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::.switch_cpus3.data          204                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::total         1598                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.inst    115022529                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.data     21212100                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::total    136234629                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.inst     0.205514                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.data     0.990291                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::total     0.228514                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.inst 82512.574605                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.data 103980.882353                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 85253.209637                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 19790315268939                       # Cumulative time (in ticks) in various power states
system.cpu3.l2cache.tags.tagsinuse         931.323695                       # Cycle average of tags in use
system.cpu3.l2cache.tags.total_refs             13355                       # Total number of references to valid blocks.
system.cpu3.l2cache.tags.sampled_refs            1693                       # Sample count of references to valid blocks.
system.cpu3.l2cache.tags.avg_refs            7.888364                       # Average number of references to valid blocks.
system.cpu3.l2cache.tags.warmup_cycle    19742845049010                       # Cycle when the warmup percentage was hit.
system.cpu3.l2cache.tags.occ_blocks::.cpu3.inst     2.000000                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.cpu3.data     3.000000                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.switch_cpus3.inst   692.541789                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.switch_cpus3.data   233.781906                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_percent::.cpu3.inst     0.000488                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.cpu3.data     0.000732                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.switch_cpus3.inst     0.169078                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.switch_cpus3.data     0.057076                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::total     0.227374                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_task_id_blocks::1024         1693                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::4         1690                       # Occupied blocks per task id
system.cpu3.l2cache.tags.occ_task_id_percent::1024     0.413330                       # Percentage of cache occupancy per task id
system.cpu3.l2cache.tags.tag_accesses          215373                       # Number of tag accesses
system.cpu3.l2cache.tags.data_accesses         215373                       # Number of data accesses
system.cpu3.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 19790315268939                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.mmucache.replacements                   0                       # number of replacements
system.cpu3.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu3.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu3.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 19790315268939                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 19790315268939                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu3.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu3.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu3.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu3.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu3.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu3.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu3.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 19790315268939                       # Cumulative time (in ticks) in various power states
system.cpu3.power_state.numTransitions              1                       # Number of power state transitions
system.cpu3.power_state.pwrStateResidencyTicks::ON 19742845059333                       # Cumulative time (in ticks) in various power states
system.cpu3.power_state.pwrStateResidencyTicks::OFF  47470209606                       # Cumulative time (in ticks) in various power states
system.cpu3.thread0.numInsts                        0                       # Number of Instructions committed
system.cpu3.thread0.numOps                          0                       # Number of Ops committed
system.cpu3.thread0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       333                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l3bus.trans_dist::ReadResp                6408                       # Transaction distribution
system.l3bus.trans_dist::ReadExReq                364                       # Transaction distribution
system.l3bus.trans_dist::ReadExResp               364                       # Transaction distribution
system.l3bus.trans_dist::ReadSharedReq           6408                       # Transaction distribution
system.l3bus.pkt_count_system.cpu0.l2cache.mem_side_port::system.l3cache.cpu_side_port         3386                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu1.l2cache.mem_side_port::system.l3cache.cpu_side_port         3386                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu2.l2cache.mem_side_port::system.l3cache.cpu_side_port         3386                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu3.l2cache.mem_side_port::system.l3cache.cpu_side_port         3386                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count::total                   13544                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu0.l2cache.mem_side_port::system.l3cache.cpu_side_port       108352                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu1.l2cache.mem_side_port::system.l3cache.cpu_side_port       108352                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu2.l2cache.mem_side_port::system.l3cache.cpu_side_port       108352                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu3.l2cache.mem_side_port::system.l3cache.cpu_side_port       108352                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size::total                   433408                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.snoops                                 0                       # Total snoops (count)
system.l3bus.snoopTraffic                           0                       # Total snoop traffic (bytes)
system.l3bus.snoop_fanout::samples               6772                       # Request fanout histogram
system.l3bus.snoop_fanout::mean                     0                       # Request fanout histogram
system.l3bus.snoop_fanout::stdev                    0                       # Request fanout histogram
system.l3bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l3bus.snoop_fanout::0                     6772    100.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::1                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::3                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::4                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::max_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::total                 6772                       # Request fanout histogram
system.l3bus.power_state.pwrStateResidencyTicks::UNDEFINED 19790315268939                       # Cumulative time (in ticks) in various power states
system.l3bus.reqLayer0.occupancy              2248416                       # Layer occupancy (ticks)
system.l3bus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.l3bus.respLayer0.occupancy             1124208                       # Layer occupancy (ticks)
system.l3bus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.l3bus.respLayer1.occupancy             1124208                       # Layer occupancy (ticks)
system.l3bus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.l3bus.respLayer2.occupancy             1124208                       # Layer occupancy (ticks)
system.l3bus.respLayer2.utilization               0.0                       # Layer utilization (%)
system.l3bus.respLayer3.occupancy             1124208                       # Layer occupancy (ticks)
system.l3bus.respLayer3.utilization               0.0                       # Layer utilization (%)
system.l3cache.demand_misses::.cpu0.inst            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu0.data            3                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu1.inst            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu1.data            3                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu2.inst            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu2.data            3                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu3.inst            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu3.data            3                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus0.inst         1394                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus0.data          294                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus1.inst         1394                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus1.data          294                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus2.inst         1394                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus2.data          294                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus3.inst         1394                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus3.data          294                       # number of demand (read+write) misses
system.l3cache.demand_misses::total              6772                       # number of demand (read+write) misses
system.l3cache.overall_misses::.cpu0.inst            2                       # number of overall misses
system.l3cache.overall_misses::.cpu0.data            3                       # number of overall misses
system.l3cache.overall_misses::.cpu1.inst            2                       # number of overall misses
system.l3cache.overall_misses::.cpu1.data            3                       # number of overall misses
system.l3cache.overall_misses::.cpu2.inst            2                       # number of overall misses
system.l3cache.overall_misses::.cpu2.data            3                       # number of overall misses
system.l3cache.overall_misses::.cpu3.inst            2                       # number of overall misses
system.l3cache.overall_misses::.cpu3.data            3                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus0.inst         1394                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus0.data          294                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus1.inst         1394                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus1.data          294                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus2.inst         1394                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus2.data          294                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus3.inst         1394                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus3.data          294                       # number of overall misses
system.l3cache.overall_misses::total             6772                       # number of overall misses
system.l3cache.demand_miss_latency::.switch_cpus0.inst    109902654                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus0.data     30567069                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus1.inst    111252636                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus1.data     30691944                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus2.inst    110017539                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus2.data     30544425                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus3.inst    109451439                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus3.data     27935037                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::total    560362743                       # number of demand (read+write) miss cycles
system.l3cache.overall_miss_latency::.switch_cpus0.inst    109902654                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus0.data     30567069                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus1.inst    111252636                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus1.data     30691944                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus2.inst    110017539                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus2.data     30544425                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus3.inst    109451439                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus3.data     27935037                       # number of overall miss cycles
system.l3cache.overall_miss_latency::total    560362743                       # number of overall miss cycles
system.l3cache.demand_accesses::.cpu0.inst            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu0.data            3                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu1.inst            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu1.data            3                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu2.inst            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu2.data            3                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu3.inst            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu3.data            3                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus0.inst         1394                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus0.data          294                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus1.inst         1394                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus1.data          294                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus2.inst         1394                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus2.data          294                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus3.inst         1394                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus3.data          294                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::total            6772                       # number of demand (read+write) accesses
system.l3cache.overall_accesses::.cpu0.inst            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu0.data            3                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu1.inst            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu1.data            3                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu2.inst            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu2.data            3                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu3.inst            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu3.data            3                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus0.inst         1394                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus0.data          294                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus1.inst         1394                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus1.data          294                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus2.inst         1394                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus2.data          294                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus3.inst         1394                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus3.data          294                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::total           6772                       # number of overall (read+write) accesses
system.l3cache.demand_miss_rate::.cpu0.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu0.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu1.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu1.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu2.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu2.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu3.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu3.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus0.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus0.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus1.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus1.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus2.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus2.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus3.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus3.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.l3cache.overall_miss_rate::.cpu0.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu0.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu1.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu1.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu2.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu2.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu3.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu3.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus0.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus0.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus1.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus1.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus2.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus2.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus3.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus3.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.l3cache.demand_avg_miss_latency::.switch_cpus0.inst 78839.780488                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus0.data 103969.622449                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus1.inst 79808.203730                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus1.data 104394.367347                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus2.inst 78922.194405                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus2.data 103892.602041                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus3.inst 78516.096844                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus3.data 95017.132653                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::total 82747.008712                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus0.inst 78839.780488                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus0.data 103969.622449                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus1.inst 79808.203730                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus1.data 104394.367347                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus2.inst 78922.194405                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus2.data 103892.602041                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus3.inst 78516.096844                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus3.data 95017.132653                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::total 82747.008712                       # average overall miss latency
system.l3cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l3cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l3cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l3cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l3cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l3cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3cache.demand_mshr_misses::.switch_cpus0.inst         1394                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus0.data          294                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus1.inst         1394                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus1.data          294                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus2.inst         1394                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus2.data          294                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus3.inst         1394                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus3.data          294                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::total         6752                       # number of demand (read+write) MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus0.inst         1394                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus0.data          294                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus1.inst         1394                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus1.data          294                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus2.inst         1394                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus2.data          294                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus3.inst         1394                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus3.data          294                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::total         6752                       # number of overall MSHR misses
system.l3cache.demand_mshr_miss_latency::.switch_cpus0.inst    100618614                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus0.data     28609029                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus1.inst    101968596                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus1.data     28733904                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus2.inst    100733499                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus2.data     28586385                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus3.inst    100167399                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus3.data     25976997                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::total    515394423                       # number of demand (read+write) MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus0.inst    100618614                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus0.data     28609029                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus1.inst    101968596                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus1.data     28733904                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus2.inst    100733499                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus2.data     28586385                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus3.inst    100167399                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus3.data     25976997                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::total    515394423                       # number of overall MSHR miss cycles
system.l3cache.demand_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus0.data            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus1.data            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus2.data            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus3.data            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::total     0.997047                       # mshr miss rate for demand accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus0.data            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus1.data            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus2.data            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus3.data            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::total     0.997047                       # mshr miss rate for overall accesses
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 72179.780488                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus0.data 97309.622449                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 73148.203730                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus1.data 97734.367347                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 72262.194405                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus2.data 97232.602041                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 71856.096844                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus3.data 88357.132653                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::total 76332.112411                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 72179.780488                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus0.data 97309.622449                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 73148.203730                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus1.data 97734.367347                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 72262.194405                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus2.data 97232.602041                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 71856.096844                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus3.data 88357.132653                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::total 76332.112411                       # average overall mshr miss latency
system.l3cache.replacements                         0                       # number of replacements
system.l3cache.ReadExReq_misses::.cpu0.data            1                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.cpu1.data            1                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.cpu2.data            1                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.cpu3.data            1                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus0.data           90                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus1.data           90                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus2.data           90                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus3.data           90                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::total            364                       # number of ReadExReq misses
system.l3cache.ReadExReq_miss_latency::.switch_cpus0.data      8267058                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus1.data      7973685                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus2.data      8001990                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus3.data      7538454                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::total     31781187                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_accesses::.cpu0.data            1                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.cpu1.data            1                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.cpu2.data            1                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.cpu3.data            1                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus0.data           90                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus1.data           90                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus2.data           90                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus3.data           90                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::total          364                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_miss_rate::.cpu0.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.cpu1.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.cpu2.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.cpu3.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus0.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus2.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus3.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus0.data 91856.200000                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus1.data 88596.500000                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus2.data        88911                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus3.data 83760.600000                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::total 87310.953297                       # average ReadExReq miss latency
system.l3cache.ReadExReq_mshr_misses::.switch_cpus0.data           90                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus1.data           90                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus2.data           90                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus3.data           90                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::total          360                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus0.data      7667658                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus1.data      7374285                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus2.data      7402590                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus3.data      6939054                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::total     29383587                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus0.data            1                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus1.data            1                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus2.data            1                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus3.data            1                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::total     0.989011                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 85196.200000                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 81936.500000                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data        82251                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus3.data 77100.600000                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::total 81621.075000                       # average ReadExReq mshr miss latency
system.l3cache.ReadSharedReq_misses::.cpu0.inst            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu0.data            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu1.inst            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu1.data            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu2.inst            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu2.data            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu3.inst            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu3.data            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus0.inst         1394                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus0.data          204                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus1.inst         1394                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus1.data          204                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus2.inst         1394                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus2.data          204                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus3.inst         1394                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus3.data          204                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::total         6408                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus0.inst    109902654                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus0.data     22300011                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus1.inst    111252636                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus1.data     22718259                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus2.inst    110017539                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus2.data     22542435                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus3.inst    109451439                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus3.data     20396583                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::total    528581556                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_accesses::.cpu0.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu0.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu1.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu1.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu2.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu2.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu3.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu3.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus0.inst         1394                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus0.data          204                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus1.inst         1394                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus1.data          204                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus2.inst         1394                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus2.data          204                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus3.inst         1394                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus3.data          204                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::total         6408                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_miss_rate::.cpu0.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu0.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu1.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu1.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu2.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu2.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu3.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu3.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus0.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus0.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus1.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus1.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus2.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus2.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus3.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus3.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.inst 78839.780488                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 109313.779412                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.inst 79808.203730                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 111364.014706                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.inst 78922.194405                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.data 110502.132353                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.inst 78516.096844                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.data 99983.250000                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::total 82487.758427                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus0.inst         1394                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus0.data          204                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus1.inst         1394                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus1.data          204                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus2.inst         1394                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus2.data          204                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus3.inst         1394                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus3.data          204                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::total         6392                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.inst    100618614                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data     20941371                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.inst    101968596                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data     21359619                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.inst    100733499                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data     21183795                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.inst    100167399                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.data     19037943                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::total    486010836                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::total     0.997503                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.inst 72179.780488                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 102653.779412                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.inst 73148.203730                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 104704.014706                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.inst 72262.194405                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 103842.132353                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.inst 71856.096844                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.data 93323.250000                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::total 76034.235920                       # average ReadSharedReq mshr miss latency
system.l3cache.power_state.pwrStateResidencyTicks::UNDEFINED 19790315268939                       # Cumulative time (in ticks) in various power states
system.l3cache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.l3cache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.l3cache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.l3cache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.l3cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l3cache.tags.tag_accesses               108352                       # Number of tag accesses
system.l3cache.tags.data_accesses              108352                       # Number of data accesses
system.l3cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 19790315268939                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.switch_cpus0.inst::samples      1394.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.data::samples       294.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.inst::samples      1394.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.data::samples       294.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.inst::samples      1394.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.data::samples       294.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.inst::samples      1394.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.data::samples       294.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000017492                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000001731096                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               25195                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        6752                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      6752                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.85                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  6752                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1928                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1788                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1247                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     749                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     323                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                     206                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                     131                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                      85                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      59                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                      53                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     33                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     32                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     23                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     17                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     18                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     13                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::64                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::65                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::66                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::67                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::68                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::69                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::70                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::71                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::72                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::73                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::74                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::75                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::76                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::77                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::78                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::79                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::80                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::81                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::82                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::83                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::84                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::85                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::86                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::87                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::88                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::89                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::90                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::91                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::92                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::93                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::94                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::95                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::96                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::97                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::98                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::99                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::100                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::101                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::102                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::103                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::104                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::105                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::106                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::107                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::108                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::109                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::110                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::111                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::112                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::113                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::114                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::115                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::116                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::117                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::118                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::119                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::120                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::121                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::122                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::123                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::124                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::125                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::126                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::127                     0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                  432128                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                      9.10                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   39259019682                       # Total gap between requests
system.mem_ctrls.avgGap                    5814428.27                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.switch_cpus0.inst        89216                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus0.data        18816                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus1.inst        89216                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus1.data        18816                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus2.inst        89216                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus2.data        18816                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus3.inst        89216                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus3.data        18816                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadRate::.switch_cpus0.inst 1879409.859646629309                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus0.data 396374.819753306336                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus1.inst 1879409.859646629309                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus1.data 396374.819753306336                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus2.inst 1879409.859646629309                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus2.data 396374.819753306336                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus3.inst 1879409.859646629309                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus3.data 396374.819753306336                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.switch_cpus0.inst         1394                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus0.data          294                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus1.inst         1394                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus1.data          294                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus2.inst         1394                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus2.data          294                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus3.inst         1394                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus3.data          294                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.switch_cpus0.inst     48380337                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus0.data     17587807                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus1.inst     49732847                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus1.data     17710463                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus2.inst     48495279                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus2.data     17563662                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus3.inst     47932079                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus3.data     14952970                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus0.inst     34706.12                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus0.data     59822.47                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus1.inst     35676.36                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus1.data     60239.67                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus2.inst     34788.58                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus2.data     59740.35                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus3.inst     34384.56                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus3.data     50860.44                       # Per-requestor read average memory access latency
system.mem_ctrls.rh_rrs_num_accesses             1000                       # RRS memory accesses to defense
system.mem_ctrls.rh_rrs_remapped_row_accessed            0                       # RRS remapped row accessed
system.mem_ctrls.rh_rrs_clean_install               0                       # RRS swaps inserted without eviction
system.mem_ctrls.rh_rrs_only_unswap                 0                       # RRS swaps inserted with eviction
system.mem_ctrls.rh_rrs_clean_reswap                0                       # RRS swaps inserted using re-swap without eviction
system.mem_ctrls.rh_rrs_dirty_reswap                0                       # RRS swaps inserted using re-swap with eviction
system.mem_ctrls.rh_rrs_rand_row_gen_failed            0                       # RRS rand row generation failed for 10 trials
system.mem_ctrls.rh_rrs_num_resets                 66                       # RRS number of total resets
system.mem_ctrls.rh_mg_numUniqRows                  0                       # MG number of unique rows flagged as aggressor
system.mem_ctrls.rh_move_to_qr                      0                       # RQ move from outside to within QR
system.mem_ctrls.rh_move_within_qr                  0                       # RQ move within QR
system.mem_ctrls.rh_move_to_qr_remove               0                       # RQ move from outside to within QR with remove
system.mem_ctrls.rh_move_within_qr_remove            0                       # RQ move within QR with remove
system.mem_ctrls.rh_drain_qr                        0                       # RQ rows drained from QR
system.mem_ctrls.rh_cbf_true_pos                    0                       # RQ CBF true positives
system.mem_ctrls.rh_cbf_false_pos                   0                       # RQ CBF false positives
system.mem_ctrls.rh_cbf_true_neg                    0                       # RQ CBF true negatives
system.mem_ctrls.rh_btv_true_pos                    0                       # RQ BTV true positives
system.mem_ctrls.rh_btv_false_pos                   0                       # RQ BTV false positives
system.mem_ctrls.rh_btv_true_neg                    0                       # RQ BTV true negatives
system.mem_ctrls.rh_btv_occupancy_0                 0                       # RQ BTV with 0 remapped entries
system.mem_ctrls.rh_btv_occupancy_1                 0                       # RQ BTV with 1 remapped entries
system.mem_ctrls.rh_btv_occupancy_2                 0                       # RQ BTV with 2 remapped entries
system.mem_ctrls.rh_btv_occupancy_3                 0                       # RQ BTV with 3+ remapped entries
system.mem_ctrls.rh_cache_hit                       0                       # RQ cache hit
system.mem_ctrls.rh_cache_partial_hit_orr_set            0                       # RQ cache partial hit ORR set
system.mem_ctrls.rh_cache_partial_hit_orr_unset            0                       # RQ cache partial hit ORR unset
system.mem_ctrls.rh_cache_miss                      0                       # RQ cache miss
system.mem_ctrls.rh_cache_miss_entry_inserts            0                       # RQ cache filled with missed entry
system.mem_ctrls.rh_cache_miss_line_entry_inserts            0                       # RQ cache filled with ORR line entry
system.mem_ctrls.rh_cache_clean_evicts              0                       # RQ cache clean evictions
system.mem_ctrls.rh_cache_dirty_evicts              0                       # RQ cache dirty evictions
system.mem_ctrls.rh_rq_occupancy                    0                       # RQ quarantine region occupancy per 64ms
system.mem_ctrls.rh_num_access_to_row_1             0                       # RQ rows with 1 to 10 accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_10            0                       # RQ rows with 10 to 100 accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_100            0                       # RQ rows with 100 to 1K accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_1000            0                       # RQ rows with 1K+ accesses per 64ms
system.mem_ctrls.rh_num_access_over_rh              0                       # RQ rows with RTH+ accesses per 64ms
system.mem_ctrls.rh_num_rfms                       19                       # Number of RFMs issued
system.mem_ctrls.rh_num_mitigs                    112                       # Number of Mitigations issued
system.mem_ctrls.rh_num_access_to_bank_0_2           28                       # Banks with accesses 0->2 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_2_4            2                       # Banks with accesses 2->4 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_4_8            0                       # Banks with accesses 4->8 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_8_16            0                       # Banks with accesses 8->16 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_16_32            0                       # Banks with accesses 16->32 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_32_64            0                       # Banks with accesses 32->64 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_64_128            0                       # Banks with accesses 64->128 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_128_166            0                       # Banks with accesses 128->166 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_166_above            0                       # Banks with accesses 166->above per 7.8us
system.mem_ctrls.rh_num_access_bank_over_rfm_th            0                       # Banks with accesses over RFM threshold per 7.8us
system.mem_ctrls.dram.bytes_read::.cpu0.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu0.data          192                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu1.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu1.data          192                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu2.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu2.data          192                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu3.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu3.data          192                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus0.inst        89216                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus0.data        18816                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus1.inst        89216                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus1.data        18816                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus2.inst        89216                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus2.data        18816                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus3.inst        89216                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus3.data        18816                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total        433408                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu0.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu1.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu2.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu3.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus0.inst        89216                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus1.inst        89216                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus2.inst        89216                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus3.inst        89216                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       357376                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.num_reads::.cpu0.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu0.data            3                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu1.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu1.data            3                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu2.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu2.data            3                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu3.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu3.data            3                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus0.inst         1394                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus0.data          294                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus1.inst         1394                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus1.data          294                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus2.inst         1394                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus2.data          294                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus3.inst         1394                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus3.data          294                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total           6772                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu0.inst         2696                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu0.data         4045                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu1.inst         2696                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu1.data         4045                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu2.inst         2696                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu2.data         4045                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu3.inst         2696                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu3.data         4045                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus0.inst      1879410                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus0.data       396375                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus1.inst      1879410                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus1.data       396375                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus2.inst      1879410                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus2.data       396375                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus3.inst      1879410                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus3.data       396375                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total          9130103                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu0.inst         2696                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu1.inst         2696                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu2.inst         2696                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu3.inst         2696                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus0.inst      1879410                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus1.inst      1879410                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus2.inst      1879410                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus3.inst      1879410                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      7528425                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu0.inst         2696                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu0.data         4045                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu1.inst         2696                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu1.data         4045                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu2.inst         2696                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu2.data         4045                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu3.inst         2696                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu3.data         4045                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus0.inst      1879410                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus0.data       396375                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus1.inst      1879410                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus1.data       396375                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus2.inst      1879410                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus2.data       396375                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus3.inst      1879410                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus3.data       396375                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total         9130103                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                 6752                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                   0                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0           88                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1          119                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2          145                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3          128                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4          129                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5          166                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6          343                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7          364                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8          280                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9          296                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10          245                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11          215                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12          233                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13          317                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14          287                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15          259                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::16          245                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::17          289                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::18          299                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::19          405                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::20          292                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::21          281                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::22          271                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::23          259                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::24          227                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::25          189                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::26          127                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::27           65                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::28           63                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::29            3                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::30          102                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::31           21                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::16            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::17            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::18            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::19            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::20            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::21            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::22            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::23            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::24            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::25            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::26            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::27            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::28            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::29            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::30            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::31            0                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               144249460                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat              22497664                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat          262355444                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                21363.96                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           38855.96                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits                5742                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits                  0                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            85.04                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate             nan                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples         1010                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   427.849505                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   263.668533                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   372.298091                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127          244     24.16%     24.16% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255          205     20.30%     44.46% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          124     12.28%     56.73% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511           69      6.83%     63.56% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639           56      5.54%     69.11% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767           42      4.16%     73.27% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895           36      3.56%     76.83% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023           25      2.48%     79.31% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          209     20.69%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total         1010                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead                432128                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten                  0                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW                9.103139                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW                       0                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    0.05                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.05                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               85.04                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 19790315268939                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy    3149939.520000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy    4187804.208000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy   28401051.033600                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy             0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 16923773093.870733                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 3682689294.816669                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 28158869992.782467                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  48801071176.232368                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower  1028.035491                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  42969660868                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   4275600000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT    224948738                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 19790315268939                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               6408                       # Transaction distribution
system.membus.trans_dist::ReadExReq               364                       # Transaction distribution
system.membus.trans_dist::ReadExResp              364                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           6408                       # Transaction distribution
system.membus.pkt_count_system.l3cache.mem_side_port::system.mem_ctrls.port        13544                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l3cache.mem_side_port::total        13544                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  13544                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l3cache.mem_side_port::system.mem_ctrls.port       433408                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l3cache.mem_side_port::total       433408                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                  433408                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              6772                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    6772    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                6772                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 19790315268939                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer8.occupancy             2248416                       # Layer occupancy (ticks)
system.membus.reqLayer8.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           12323427                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.switch_cpus0.branchPred.lookups       62407921                       # Number of BP lookups
system.switch_cpus0.branchPred.condPredicted     55379637                       # Number of conditional branches predicted
system.switch_cpus0.branchPred.condIncorrect      2493505                       # Number of conditional branches incorrect
system.switch_cpus0.branchPred.BTBLookups     35672458                       # Number of BTB lookups
system.switch_cpus0.branchPred.BTBHits       35582020                       # Number of BTB hits
system.switch_cpus0.branchPred.BTBHitPct    99.746477                       # BTB Hit Percentage
system.switch_cpus0.branchPred.RASUsed         116749                       # Number of times the RAS was used to get a target.
system.switch_cpus0.branchPred.RASIncorrect            6                       # Number of incorrect RAS predictions.
system.switch_cpus0.branchPred.indirectLookups        19981                       # Number of indirect predictor lookups.
system.switch_cpus0.branchPred.indirectHits        16728                       # Number of indirect target hits.
system.switch_cpus0.branchPred.indirectMisses         3253                       # Number of indirect misses.
system.switch_cpus0.branchPred.indirectMispredicted           79                       # Number of mispredicted indirect branches.
system.switch_cpus0.commit.commitSquashedInsts    154803373                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.branchMispredicts      2481573                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.numCommittedDist::samples    121599358                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::mean     4.023829                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::stdev     3.228923                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::0     24256271     19.95%     19.95% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::1     18585580     15.28%     35.23% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::2      7137520      5.87%     41.10% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::3     12687593     10.43%     51.54% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::4      3828167      3.15%     54.68% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::5      7037722      5.79%     60.47% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::6      5889307      4.84%     65.31% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::7      4883047      4.02%     69.33% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::8     37294151     30.67%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::total    121599358                       # Number of insts commited each cycle
system.switch_cpus0.commit.instsCommitted    249998563                       # Number of instructions committed
system.switch_cpus0.commit.opsCommitted     489295056                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.memRefs          144800526                       # Number of memory references committed
system.switch_cpus0.commit.loads            101176143                       # Number of loads committed
system.switch_cpus0.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus0.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          42318564                       # Number of branches committed
system.switch_cpus0.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus0.commit.floating             12358                       # Number of committed floating point instructions.
system.switch_cpus0.commit.integer          486634665                       # Number of committed integer instructions.
system.switch_cpus0.commit.functionCalls        81394                       # Number of function calls committed.
system.switch_cpus0.commit.committedInstType_0::No_OpClass      1018819      0.21%      0.21% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntAlu    339906948     69.47%     69.68% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntMult      3544683      0.72%     70.40% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntDiv        24080      0.00%     70.41% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatAdd            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatCmp            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatCvt            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMult            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMultAcc            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatDiv            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMisc            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatSqrt            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAdd            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAddAcc            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAlu            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdCmp            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdCvt            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMisc            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMult            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMultAcc            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShift            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShiftAcc            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdDiv            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSqrt            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatAdd            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatAlu            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatCmp            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatCvt            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatDiv            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMisc            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMult            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceAdd            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceAlu            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceCmp            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAes            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAesMix            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha1Hash            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha256Hash            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShaSigma2            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShaSigma3            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdPredAlu            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::MemRead    101169979     20.68%     91.08% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::MemWrite     43618189      8.91%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMemRead         6164      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMemWrite         6194      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::total    489295056                       # Class of committed instruction
system.switch_cpus0.commit.commitEligibleSamples     37294151                       # number cycles where commit BW limit reached
system.switch_cpus0.decode.idleCycles        10674858                       # Number of cycles decode is idle
system.switch_cpus0.decode.blockedCycles     28588619                       # Number of cycles decode is blocked
system.switch_cpus0.decode.runCycles         90617598                       # Number of cycles decode is running
system.switch_cpus0.decode.unblockCycles      9935323                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.squashCycles       2516737                       # Number of cycles decode is squashing
system.switch_cpus0.decode.branchResolved     33873875                       # Number of times decode resolved a  branch
system.switch_cpus0.decode.branchMispred        12217                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.decodedInsts     686925333                       # Number of instructions handled by decode
system.switch_cpus0.decode.squashedInsts        53296                       # Number of squashed instructions handled by decode
system.switch_cpus0.dtb.rdAccesses          126962657                       # TLB accesses on read requests
system.switch_cpus0.dtb.wrAccesses           47231179                       # TLB accesses on write requests
system.switch_cpus0.dtb.rdMisses                   29                       # TLB misses on read requests
system.switch_cpus0.dtb.wrMisses                    4                       # TLB misses on write requests
system.switch_cpus0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 19790315268939                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.fetch.icacheStallCycles      2319074                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.insts             369061447                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.branches           62407921                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     35715497                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.cycles            137485400                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.squashCycles        5057338                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.cacheLines         53660121                       # Number of cache lines fetched
system.switch_cpus0.fetch.icacheSquashes         2843                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.nisnDist::samples    142333143                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::mean     5.073140                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::stdev     3.137905                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::0        22004302     15.46%     15.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::1        10286256      7.23%     22.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::2         4711800      3.31%     26.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::3        12622109      8.87%     34.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::4         6487278      4.56%     39.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::5         8877791      6.24%     45.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::6         7505711      5.27%     50.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::7         9575749      6.73%     57.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::8        60262147     42.34%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::total    142333143                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.437787                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.588939                       # Number of inst fetches per cycle
system.switch_cpus0.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus0.itb.wrAccesses           53660121                       # TLB accesses on write requests
system.switch_cpus0.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus0.itb.wrMisses                   32                       # TLB misses on write requests
system.switch_cpus0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 19790315268939                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.lsq0.forwLoads           14340905                       # Number of loads that had data forwarded from stores
system.switch_cpus0.lsq0.squashedLoads       37817359                       # Number of loads squashed
system.switch_cpus0.lsq0.ignoredResponses         4123                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.lsq0.memOrderViolation        41485                       # Number of memory ordering violations
system.switch_cpus0.lsq0.squashedStores      11964378                       # Number of stores squashed
system.switch_cpus0.lsq0.rescheduledLoads           14                       # Number of loads that were rescheduled
system.switch_cpus0.lsq0.blockedByCache             1                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.power_state.pwrStateResidencyTicks::OFF  47470220262                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.rename.squashCycles       2516737                       # Number of cycles rename is squashing
system.switch_cpus0.rename.idleCycles        15404102                       # Number of cycles rename is idle
system.switch_cpus0.rename.blockCycles       18202466                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus0.rename.runCycles         95554161                       # Number of cycles rename is running
system.switch_cpus0.rename.unblockCycles     10655669                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.renamedInsts     671107520                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents        13921                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       1420287                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LQFullEvents       7510556                       # Number of times rename has blocked due to LQ full
system.switch_cpus0.rename.SQFullEvents         35390                       # Number of times rename has blocked due to SQ full
system.switch_cpus0.rename.renamedOperands    847434063                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.lookups         1630592505                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.intLookups      1001211154                       # Number of integer rename lookups
system.switch_cpus0.rename.fpLookups             6530                       # Number of floating rename lookups
system.switch_cpus0.rename.committedMaps    613586903                       # Number of HB maps that are committed
system.switch_cpus0.rename.undoneMaps       233847155                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts         33639698                       # count of insts added to the skid buffer
system.switch_cpus0.rob.reads               728403636                       # The number of ROB reads
system.switch_cpus0.rob.writes             1308975869                       # The number of ROB writes
system.switch_cpus0.thread0.numInsts        249998563                       # Number of Instructions committed
system.switch_cpus0.thread0.numOps          489295056                       # Number of Ops committed
system.switch_cpus0.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus1.branchPred.lookups       62408014                       # Number of BP lookups
system.switch_cpus1.branchPred.condPredicted     55379791                       # Number of conditional branches predicted
system.switch_cpus1.branchPred.condIncorrect      2493498                       # Number of conditional branches incorrect
system.switch_cpus1.branchPred.BTBLookups     35672483                       # Number of BTB lookups
system.switch_cpus1.branchPred.BTBHits       35582046                       # Number of BTB hits
system.switch_cpus1.branchPred.BTBHitPct    99.746480                       # BTB Hit Percentage
system.switch_cpus1.branchPred.RASUsed         116753                       # Number of times the RAS was used to get a target.
system.switch_cpus1.branchPred.RASIncorrect            6                       # Number of incorrect RAS predictions.
system.switch_cpus1.branchPred.indirectLookups        19937                       # Number of indirect predictor lookups.
system.switch_cpus1.branchPred.indirectHits        16732                       # Number of indirect target hits.
system.switch_cpus1.branchPred.indirectMisses         3205                       # Number of indirect misses.
system.switch_cpus1.branchPred.indirectMispredicted           75                       # Number of mispredicted indirect branches.
system.switch_cpus1.commit.commitSquashedInsts    154803398                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.branchMispredicts      2481566                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.numCommittedDist::samples    121598722                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::mean     4.023850                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::stdev     3.228919                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::0     24255428     19.95%     19.95% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::1     18585889     15.28%     35.23% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::2      7137421      5.87%     41.10% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::3     12687642     10.43%     51.54% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::4      3828349      3.15%     54.68% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::5      7037535      5.79%     60.47% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::6      5889385      4.84%     65.31% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::7      4882580      4.02%     69.33% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::8     37294493     30.67%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::total    121598722                       # Number of insts commited each cycle
system.switch_cpus1.commit.instsCommitted    249998557                       # Number of instructions committed
system.switch_cpus1.commit.opsCommitted     489295042                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.memRefs          144800517                       # Number of memory references committed
system.switch_cpus1.commit.loads            101176136                       # Number of loads committed
system.switch_cpus1.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus1.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          42318564                       # Number of branches committed
system.switch_cpus1.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus1.commit.floating             12358                       # Number of committed floating point instructions.
system.switch_cpus1.commit.integer          486634651                       # Number of committed integer instructions.
system.switch_cpus1.commit.functionCalls        81394                       # Number of function calls committed.
system.switch_cpus1.commit.committedInstType_0::No_OpClass      1018819      0.21%      0.21% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntAlu    339906943     69.47%     69.68% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntMult      3544683      0.72%     70.40% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntDiv        24080      0.00%     70.41% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatAdd            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatCmp            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatCvt            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMult            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMultAcc            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatDiv            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMisc            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatSqrt            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAdd            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAddAcc            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAlu            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdCmp            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdCvt            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMisc            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMult            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMultAcc            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShift            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShiftAcc            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdDiv            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSqrt            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatAdd            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatAlu            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatCmp            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatCvt            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatDiv            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMisc            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMult            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceAdd            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceAlu            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceCmp            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAes            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAesMix            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha1Hash            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha256Hash            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShaSigma2            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShaSigma3            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdPredAlu            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::MemRead    101169972     20.68%     91.08% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::MemWrite     43618187      8.91%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMemRead         6164      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMemWrite         6194      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::total    489295042                       # Class of committed instruction
system.switch_cpus1.commit.commitEligibleSamples     37294493                       # number cycles where commit BW limit reached
system.switch_cpus1.decode.idleCycles        10674551                       # Number of cycles decode is idle
system.switch_cpus1.decode.blockedCycles     28588339                       # Number of cycles decode is blocked
system.switch_cpus1.decode.runCycles         90617563                       # Number of cycles decode is running
system.switch_cpus1.decode.unblockCycles      9935333                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.squashCycles       2516736                       # Number of cycles decode is squashing
system.switch_cpus1.decode.branchResolved     33873876                       # Number of times decode resolved a  branch
system.switch_cpus1.decode.branchMispred        12217                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.decodedInsts     686925526                       # Number of instructions handled by decode
system.switch_cpus1.decode.squashedInsts        53296                       # Number of squashed instructions handled by decode
system.switch_cpus1.dtb.rdAccesses          126962494                       # TLB accesses on read requests
system.switch_cpus1.dtb.wrAccesses           47231172                       # TLB accesses on write requests
system.switch_cpus1.dtb.rdMisses                   29                       # TLB misses on read requests
system.switch_cpus1.dtb.wrMisses                    4                       # TLB misses on write requests
system.switch_cpus1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 19790315268939                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.fetch.icacheStallCycles      2318575                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.insts             369061776                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.branches           62408014                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     35715531                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.cycles            137485287                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.squashCycles        5057336                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.cacheLines         53660140                       # Number of cache lines fetched
system.switch_cpus1.fetch.icacheSquashes         2844                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.nisnDist::samples    142332530                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::mean     5.073164                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::stdev     3.137893                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::0        22003671     15.46%     15.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::1        10286195      7.23%     22.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::2         4711776      3.31%     26.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::3        12622092      8.87%     34.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::4         6487324      4.56%     39.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::5         8877857      6.24%     45.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::6         7505712      5.27%     50.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::7         9575762      6.73%     57.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::8        60262141     42.34%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::total    142332530                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.437788                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.588941                       # Number of inst fetches per cycle
system.switch_cpus1.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus1.itb.wrAccesses           53660140                       # TLB accesses on write requests
system.switch_cpus1.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus1.itb.wrMisses                   32                       # TLB misses on write requests
system.switch_cpus1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 19790315268939                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.lsq0.forwLoads           14340705                       # Number of loads that had data forwarded from stores
system.switch_cpus1.lsq0.squashedLoads       37817441                       # Number of loads squashed
system.switch_cpus1.lsq0.ignoredResponses         4125                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.lsq0.memOrderViolation        41496                       # Number of memory ordering violations
system.switch_cpus1.lsq0.squashedStores      11964286                       # Number of stores squashed
system.switch_cpus1.lsq0.rescheduledLoads           14                       # Number of loads that were rescheduled
system.switch_cpus1.lsq0.blockedByCache             0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.power_state.pwrStateResidencyTicks::OFF  47470220262                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.rename.squashCycles       2516736                       # Number of cycles rename is squashing
system.switch_cpus1.rename.idleCycles        15403810                       # Number of cycles rename is idle
system.switch_cpus1.rename.blockCycles       18202115                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus1.rename.runCycles         95554115                       # Number of cycles rename is running
system.switch_cpus1.rename.unblockCycles     10655746                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.renamedInsts     671107677                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents        13921                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       1420333                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LQFullEvents       7510565                       # Number of times rename has blocked due to LQ full
system.switch_cpus1.rename.SQFullEvents         35398                       # Number of times rename has blocked due to SQ full
system.switch_cpus1.rename.renamedOperands    847434440                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.lookups         1630593437                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.intLookups      1001211337                       # Number of integer rename lookups
system.switch_cpus1.rename.fpLookups             6530                       # Number of floating rename lookups
system.switch_cpus1.rename.committedMaps    613586887                       # Number of HB maps that are committed
system.switch_cpus1.rename.undoneMaps       233847553                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts         33639874                       # count of insts added to the skid buffer
system.switch_cpus1.rob.reads               728402669                       # The number of ROB reads
system.switch_cpus1.rob.writes             1308975858                       # The number of ROB writes
system.switch_cpus1.thread0.numInsts        249998557                       # Number of Instructions committed
system.switch_cpus1.thread0.numOps          489295042                       # Number of Ops committed
system.switch_cpus1.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus2.branchPred.lookups       62408219                       # Number of BP lookups
system.switch_cpus2.branchPred.condPredicted     55379060                       # Number of conditional branches predicted
system.switch_cpus2.branchPred.condIncorrect      2493524                       # Number of conditional branches incorrect
system.switch_cpus2.branchPred.BTBLookups     35672510                       # Number of BTB lookups
system.switch_cpus2.branchPred.BTBHits       35582195                       # Number of BTB hits
system.switch_cpus2.branchPred.BTBHitPct    99.746822                       # BTB Hit Percentage
system.switch_cpus2.branchPred.RASUsed         116757                       # Number of times the RAS was used to get a target.
system.switch_cpus2.branchPred.RASIncorrect            6                       # Number of incorrect RAS predictions.
system.switch_cpus2.branchPred.indirectLookups        20531                       # Number of indirect predictor lookups.
system.switch_cpus2.branchPred.indirectHits        16468                       # Number of indirect target hits.
system.switch_cpus2.branchPred.indirectMisses         4063                       # Number of indirect misses.
system.switch_cpus2.branchPred.indirectMispredicted           82                       # Number of mispredicted indirect branches.
system.switch_cpus2.commit.commitSquashedInsts    154800687                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.branchMispredicts      2481591                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.numCommittedDist::samples    121601364                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::mean     4.023757                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::stdev     3.228960                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::0     24258406     19.95%     19.95% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::1     18586556     15.28%     35.23% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::2      7137149      5.87%     41.10% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::3     12687199     10.43%     51.54% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::4      3827754      3.15%     54.68% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::5      7037374      5.79%     60.47% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::6      5889646      4.84%     65.32% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::7      4882128      4.01%     69.33% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::8     37295152     30.67%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::total    121601364                       # Number of insts commited each cycle
system.switch_cpus2.commit.instsCommitted    249998167                       # Number of instructions committed
system.switch_cpus2.commit.opsCommitted     489294325                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.memRefs          144800230                       # Number of memory references committed
system.switch_cpus2.commit.loads            101175930                       # Number of loads committed
system.switch_cpus2.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus2.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          42318520                       # Number of branches committed
system.switch_cpus2.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus2.commit.floating             12358                       # Number of committed floating point instructions.
system.switch_cpus2.commit.integer          486633936                       # Number of committed integer instructions.
system.switch_cpus2.commit.functionCalls        81394                       # Number of function calls committed.
system.switch_cpus2.commit.committedInstType_0::No_OpClass      1018818      0.21%      0.21% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntAlu    339906526     69.47%     69.68% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntMult      3544671      0.72%     70.40% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntDiv        24080      0.00%     70.41% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatAdd            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatCmp            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatCvt            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMult            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMultAcc            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatDiv            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMisc            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatSqrt            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAdd            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAddAcc            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAlu            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdCmp            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdCvt            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMisc            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMult            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMultAcc            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShift            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShiftAcc            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdDiv            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSqrt            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatAdd            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatAlu            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatCmp            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatCvt            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatDiv            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMisc            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMult            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceAdd            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceAlu            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceCmp            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAes            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAesMix            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha1Hash            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha256Hash            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShaSigma2            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShaSigma3            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdPredAlu            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::MemRead    101169766     20.68%     91.08% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::MemWrite     43618106      8.91%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMemRead         6164      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMemWrite         6194      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::total    489294325                       # Class of committed instruction
system.switch_cpus2.commit.commitEligibleSamples     37295152                       # number cycles where commit BW limit reached
system.switch_cpus2.decode.idleCycles        10674900                       # Number of cycles decode is idle
system.switch_cpus2.decode.blockedCycles     28590634                       # Number of cycles decode is blocked
system.switch_cpus2.decode.runCycles         90617293                       # Number of cycles decode is running
system.switch_cpus2.decode.unblockCycles      9935249                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.squashCycles       2516752                       # Number of cycles decode is squashing
system.switch_cpus2.decode.branchResolved     33873952                       # Number of times decode resolved a  branch
system.switch_cpus2.decode.branchMispred        12219                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.decodedInsts     686921579                       # Number of instructions handled by decode
system.switch_cpus2.decode.squashedInsts        53290                       # Number of squashed instructions handled by decode
system.switch_cpus2.dtb.rdAccesses          126961353                       # TLB accesses on read requests
system.switch_cpus2.dtb.wrAccesses           47230968                       # TLB accesses on write requests
system.switch_cpus2.dtb.rdMisses                   29                       # TLB misses on read requests
system.switch_cpus2.dtb.wrMisses                    4                       # TLB misses on write requests
system.switch_cpus2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 19790315268939                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.fetch.icacheStallCycles      2318964                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.insts             369057728                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.branches           62408219                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     35715420                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.cycles            137487186                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.squashCycles        5057372                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.cacheLines         53659458                       # Number of cache lines fetched
system.switch_cpus2.fetch.icacheSquashes         2848                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.nisnDist::samples    142334836                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::mean     5.073049                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::stdev     3.137950                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::0        22006380     15.46%     15.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::1        10286748      7.23%     22.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::2         4711672      3.31%     26.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::3        12621847      8.87%     34.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::4         6487465      4.56%     39.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::5         8877726      6.24%     45.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::6         7505337      5.27%     50.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::7         9575844      6.73%     57.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::8        60261817     42.34%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::total    142334836                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.437789                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.588913                       # Number of inst fetches per cycle
system.switch_cpus2.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus2.itb.wrAccesses           53659458                       # TLB accesses on write requests
system.switch_cpus2.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus2.itb.wrMisses                   32                       # TLB misses on write requests
system.switch_cpus2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 19790315268939                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.lsq0.forwLoads           14340666                       # Number of loads that had data forwarded from stores
system.switch_cpus2.lsq0.squashedLoads       37816856                       # Number of loads squashed
system.switch_cpus2.lsq0.ignoredResponses         4124                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.lsq0.memOrderViolation        41482                       # Number of memory ordering violations
system.switch_cpus2.lsq0.squashedStores      11963831                       # Number of stores squashed
system.switch_cpus2.lsq0.rescheduledLoads           14                       # Number of loads that were rescheduled
system.switch_cpus2.lsq0.blockedByCache             1                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.power_state.pwrStateResidencyTicks::OFF  47470220262                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.rename.squashCycles       2516752                       # Number of cycles rename is squashing
system.switch_cpus2.rename.idleCycles        15403992                       # Number of cycles rename is idle
system.switch_cpus2.rename.blockCycles       18203680                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus2.rename.runCycles         95553909                       # Number of cycles rename is running
system.switch_cpus2.rename.unblockCycles     10656495                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.renamedInsts     671104395                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents        13910                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents       1420799                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LQFullEvents       7510717                       # Number of times rename has blocked due to LQ full
system.switch_cpus2.rename.SQFullEvents         35771                       # Number of times rename has blocked due to SQ full
system.switch_cpus2.rename.renamedOperands    847429357                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.lookups         1630580165                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.intLookups      1001203329                       # Number of integer rename lookups
system.switch_cpus2.rename.fpLookups             6530                       # Number of floating rename lookups
system.switch_cpus2.rename.committedMaps    613586039                       # Number of HB maps that are committed
system.switch_cpus2.rename.undoneMaps       233843256                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts         33639663                       # count of insts added to the skid buffer
system.switch_cpus2.rob.reads               728401224                       # The number of ROB reads
system.switch_cpus2.rob.writes             1308968717                       # The number of ROB writes
system.switch_cpus2.thread0.numInsts        249998167                       # Number of Instructions committed
system.switch_cpus2.thread0.numOps          489294325                       # Number of Ops committed
system.switch_cpus2.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus3.branchPred.lookups       62408128                       # Number of BP lookups
system.switch_cpus3.branchPred.condPredicted     55379952                       # Number of conditional branches predicted
system.switch_cpus3.branchPred.condIncorrect      2493505                       # Number of conditional branches incorrect
system.switch_cpus3.branchPred.BTBLookups     35672540                       # Number of BTB lookups
system.switch_cpus3.branchPred.BTBHits       35582085                       # Number of BTB hits
system.switch_cpus3.branchPred.BTBHitPct    99.746430                       # BTB Hit Percentage
system.switch_cpus3.branchPred.RASUsed         116751                       # Number of times the RAS was used to get a target.
system.switch_cpus3.branchPred.RASIncorrect            6                       # Number of incorrect RAS predictions.
system.switch_cpus3.branchPred.indirectLookups        19909                       # Number of indirect predictor lookups.
system.switch_cpus3.branchPred.indirectHits        16768                       # Number of indirect target hits.
system.switch_cpus3.branchPred.indirectMisses         3141                       # Number of indirect misses.
system.switch_cpus3.branchPred.indirectMispredicted           75                       # Number of mispredicted indirect branches.
system.switch_cpus3.commit.commitSquashedInsts    154803451                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.branchMispredicts      2481571                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.numCommittedDist::samples    121599918                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::mean     4.023833                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::stdev     3.228921                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::0     24256009     19.95%     19.95% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::1     18586002     15.28%     35.23% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::2      7137436      5.87%     41.10% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::3     12687798     10.43%     51.54% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::4      3828488      3.15%     54.68% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::5      7037489      5.79%     60.47% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::6      5889510      4.84%     65.31% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::7      4882398      4.02%     69.33% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::8     37294788     30.67%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::total    121599918                       # Number of insts commited each cycle
system.switch_cpus3.commit.instsCommitted    250000000                       # Number of instructions committed
system.switch_cpus3.commit.opsCommitted     489297815                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.memRefs          144801484                       # Number of memory references committed
system.switch_cpus3.commit.loads            101176795                       # Number of loads committed
system.switch_cpus3.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus3.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          42318774                       # Number of branches committed
system.switch_cpus3.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus3.commit.floating             12358                       # Number of committed floating point instructions.
system.switch_cpus3.commit.integer          486637419                       # Number of committed integer instructions.
system.switch_cpus3.commit.functionCalls        81395                       # Number of function calls committed.
system.switch_cpus3.commit.committedInstType_0::No_OpClass      1018823      0.21%      0.21% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntAlu    339908720     69.47%     69.68% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntMult      3544708      0.72%     70.40% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntDiv        24080      0.00%     70.41% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatAdd            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatCmp            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatCvt            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMult            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMultAcc            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatDiv            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMisc            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatSqrt            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAdd            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAddAcc            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAlu            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdCmp            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdCvt            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMisc            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMult            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMultAcc            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShift            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShiftAcc            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdDiv            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSqrt            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatAdd            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatAlu            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatCmp            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatCvt            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatDiv            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMisc            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMult            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceAdd            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceAlu            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceCmp            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAes            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAesMix            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha1Hash            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha256Hash            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShaSigma2            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShaSigma3            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdPredAlu            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::MemRead    101170631     20.68%     91.08% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::MemWrite     43618495      8.91%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMemRead         6164      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMemWrite         6194      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::total    489297815                       # Class of committed instruction
system.switch_cpus3.commit.commitEligibleSamples     37294788                       # number cycles where commit BW limit reached
system.switch_cpus3.decode.idleCycles        10673589                       # Number of cycles decode is idle
system.switch_cpus3.decode.blockedCycles     28590130                       # Number of cycles decode is blocked
system.switch_cpus3.decode.runCycles         90617870                       # Number of cycles decode is running
system.switch_cpus3.decode.unblockCycles      9935402                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.squashCycles       2516723                       # Number of cycles decode is squashing
system.switch_cpus3.decode.branchResolved     33873913                       # Number of times decode resolved a  branch
system.switch_cpus3.decode.branchMispred        12219                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.decodedInsts     686928178                       # Number of instructions handled by decode
system.switch_cpus3.decode.squashedInsts        53317                       # Number of squashed instructions handled by decode
system.switch_cpus3.dtb.rdAccesses          126963305                       # TLB accesses on read requests
system.switch_cpus3.dtb.wrAccesses           47231519                       # TLB accesses on write requests
system.switch_cpus3.dtb.rdMisses                   29                       # TLB misses on read requests
system.switch_cpus3.dtb.wrMisses                    4                       # TLB misses on write requests
system.switch_cpus3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 19790315268939                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.fetch.icacheStallCycles      2317537                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.insts             369063143                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.branches           62408128                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     35715604                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.cycles            137487528                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.squashCycles        5057314                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.cacheLines         53660305                       # Number of cache lines fetched
system.switch_cpus3.fetch.icacheSquashes         2847                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.nisnDist::samples    142333722                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::mean     5.073139                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::stdev     3.137906                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::0        22004461     15.46%     15.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::1        10286227      7.23%     22.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::2         4711803      3.31%     26.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::3        12622173      8.87%     34.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::4         6487324      4.56%     39.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::5         8877846      6.24%     45.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::6         7505699      5.27%     50.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::7         9575804      6.73%     57.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::8        60262385     42.34%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::total    142333722                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.437788                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               2.588951                       # Number of inst fetches per cycle
system.switch_cpus3.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus3.itb.wrAccesses           53660305                       # TLB accesses on write requests
system.switch_cpus3.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus3.itb.wrMisses                   32                       # TLB misses on write requests
system.switch_cpus3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 19790315268939                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.lsq0.forwLoads           14340818                       # Number of loads that had data forwarded from stores
system.switch_cpus3.lsq0.squashedLoads       37817382                       # Number of loads squashed
system.switch_cpus3.lsq0.ignoredResponses         4128                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.lsq0.memOrderViolation        41480                       # Number of memory ordering violations
system.switch_cpus3.lsq0.squashedStores      11964346                       # Number of stores squashed
system.switch_cpus3.lsq0.rescheduledLoads           14                       # Number of loads that were rescheduled
system.switch_cpus3.lsq0.blockedByCache             1                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.power_state.pwrStateResidencyTicks::OFF  47470220262                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.rename.squashCycles       2516723                       # Number of cycles rename is squashing
system.switch_cpus3.rename.idleCycles        15402885                       # Number of cycles rename is idle
system.switch_cpus3.rename.blockCycles       18203819                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus3.rename.runCycles         95554461                       # Number of cycles rename is running
system.switch_cpus3.rename.unblockCycles     10655826                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.renamedInsts     671110273                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents        13923                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents       1420353                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LQFullEvents       7510738                       # Number of times rename has blocked due to LQ full
system.switch_cpus3.rename.SQFullEvents         35268                       # Number of times rename has blocked due to SQ full
system.switch_cpus3.rename.renamedOperands    847437569                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.lookups         1630600161                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.intLookups      1001215574                       # Number of integer rename lookups
system.switch_cpus3.rename.fpLookups             6530                       # Number of floating rename lookups
system.switch_cpus3.rename.committedMaps    613590271                       # Number of HB maps that are committed
system.switch_cpus3.rename.undoneMaps       233847194                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts         33640478                       # count of insts added to the skid buffer
system.switch_cpus3.rob.reads               728406396                       # The number of ROB reads
system.switch_cpus3.rob.writes             1308981564                       # The number of ROB writes
system.switch_cpus3.thread0.numInsts        250000000                       # Number of Instructions committed
system.switch_cpus3.thread0.numOps          489297815                       # Number of Ops committed
system.switch_cpus3.thread0.numMemRefs              0                       # Number of Memory References
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
