Arvind , Xiaowei Shen, Using Term Rewriting Systems to Design and Verify Processors, IEEE Micro, v.19 n.3, p.36-46, May 1999[doi>10.1109/40.768501]
Tamarah Arons , Amir Pnueli, Verifying Tomasulo's Algoithm by Refinement, Proceedings of the 12th International Conference on VLSI Design - 'VLSI for the Information Appliance', p.306, January 10-13, 1999
Arons, T. and Pnueli, A. 2000. A comparison of two verification methods for speculative instruction execution. In Proceedings of the Conference on Tools and Algorithms for the Construction and Analysis of Systems. Lecture Notes in Computer Science, vol. 1785. Springer-Verlag, Berlin Heidelberg. 487--502.
Arons, T. 2004. Verification of an advanced MIPS-type out-of-order execution algorithm. In Proceedings of the 16th International Conference on Computer Aided Verification. Lecture Notes in Computer Science, vol. 3144. (June). Springer-Verlag, Berlin Heidelberg. 414--426.
Austin, T. M. Simple Scalar toolset. Available at http://www.simplescalar.com.
Austin, T. M. 2000. DIVA: A dynamic approach to microprocessor verification. J. Instruct. Level Parallelism, 2.
Sergey Berezin , Edmund Clarke , Armin Biere , Yunshan Zhu, Verification of Out-Of-Order Processor Designs Using Model Checking and a Light-Weight Completion Function, Formal Methods in System Design, v.20 n.2, p.159-186, March 2002[doi>10.1023/A:1014170513439]
Jerry R. Burch , David L. Dill, Automatic verification of Pipelined Microprocessor Control, Proceedings of the 6th International Conference on Computer Aided Verification, p.68-80, June 21-23, 1994
Burger, D. C. and Austin, T. M. 1997. The SimpleScalar tool set, version 2.0. Tech. Rep. CS-TR-97-1342 (June). University of Wisconsin, Madison, WI.
Werner Damm , Amir Pnueli, Verifying out-of-order executions, Proceedings of the IFIP WG 10.5 International Conference on Correct Hardware Design and Verification Methods: Advances in Hardware Design and Verification, p.23-47, October 16-18, 1997
T. A. Diep, Systematic Validation of Pipeline Interlock for Superscalar Microarchitectures, Proceedings of the Twenty-Fifth International Symposium on Fault-Tolerant Computing, p.100, June 27-30, 1995
Freericks, M. 1993. The nML machine description language formalism. Tech. Rep. 1991/15. Technische Universitat Berlin, Fachbereich Informatik, Berlin.
Aarti Gupta , Sharad Malik , Pranav Ashar, Toward formalizing a validation methodology using simulation coverage, Proceedings of the 34th annual Design Automation Conference, p.740-745, June 09-13, 1997, Anaheim, California, USA[doi>10.1145/266021.266359]
John L. Hennessy , David A. Patterson, Computer architecture: a quantitative approach, Morgan Kaufmann Publishers Inc., San Francisco, CA, 02
A. Hoffmann , A. Nohl , S. Pees , G. Braun , H. Meyr, Generating production quality software development tools using a machine description language, Proceedings of the conference on Design, automation and test in Europe, p.674-678, March 2001, Munich, Germany
Jeremy Levitt , Kunle Olukotun, Verifying correct pipeline implementation for microprocessors, Proceedings of the 1997 IEEE/ACM international conference on Computer-aided design, p.162-169, November 09-13, 1997, San Jose, California, USA
Kenneth L. McMillan, Verification of an Implementation of Tomasulo's Algorithm by Compositional Model Checking, Proceedings of the 10th International Conference on Computer Aided Verification, p.110-121, June 28-July 02, 1998
MiBench. Available at http://www.eecs.umich.edu/mibench/.
Prabhat Mishra , Nikil D. Dutt, Modeling and Verification of Pipelined Embedded Processors in the Presence of Hazards and Exceptions, Proceedings of the IFIP 17th World Computer Congress - TC10 Stream on Distributed and Parallel Embedded Systems: Design and Analysis of Distributed Embedded Systems, p.81-90, August 25-29, 2002
Prabhat Mishra , Nikil Dutt, Modeling and validation of pipeline specifications, ACM Transactions on Embedded Computing Systems (TECS), v.3 n.1, p.114-139, February 2004[doi>10.1145/972627.972633]
Prabhat Mishra , Arun Kejariwal , Nikil Dutt, Rapid Exploration of Pipelined Processors through Automatic Generation of Synthesizable RTL Models, Proceedings of the 14th IEEE International Workshop on Rapid System Prototyping (RSP'03), p.226, June 09-11, 2003
P. Mishra , N. Dutt , A. Nicolau , H. Tomiyama, Automatic Verification of In-Order Execution In Microprocessors with Fragmented Pipelines and Multicycle Functional Units, Proceedings of the conference on Design, automation and test in Europe, p.36, March 04-08, 2002
Maher Mneimneh , Fadi Aloul , Chris Weaver , Saugata Chatterjee , Karem Sakallah , Todd Austin, Scalable hybrid verification of complex microprocessors, Proceedings of the 38th annual Design Automation Conference, p.41-46, June 2001, Las Vegas, Nevada, USA[doi>10.1145/378239.378265]
Rajat Moona, Processor Models for Retargetable Tools, Proceedings of the 11th IEEE International Workshop on Rapid System Prototyping (RSP 2000), p.34, June 21-23, 2000
Jun Sawada , Warren A. Hunt, Jr., Processor Verification with Precise Exeptions and Speculative Execution, Proceedings of the 10th International Conference on Computer Aided Verification, p.135-146, June 28-July 02, 1998
Oliver Schliebusch , Andreas Hoffmann , Achim Nohl , Gunnar Braun , Heinrich Meyr, Architecture Implementation Using the Machine Description Language LISA, Proceedings of the 2002 Asia and South Pacific Design Automation Conference, p.239, January 07-11, 2002
Hazem I. Shehata , Mark D. Aagaard, A general decomposition strategy for verifying register renaming, Proceedings of the 41st annual Design Automation Conference, June 07-11, 2004, San Diego, CA, USA[doi>10.1145/996566.996632]
Noppanunt Utamaphethai , R. D. (Shawn) Blanton , John Paul Shen, A Buffer-Oriented Methodology for Microarchitecture Validation, Journal of Electronic Testing: Theory and Applications, v.16 n.1-2, p.49-65, Feb/April 2000[doi>10.1023/A:1008384521954]
Noppanunt Utamaphethai , R. D.  (Shawn) Blanton , John Paul Shen, Relating Buffer-Oriented Microarchitecture Validation to High-Level Pipeline Functionality, Proceedings of the Sixth IEEE International High-Level Design Validation and Test Workshop (HLDVT'01), p.3, December 07-09, 2001
M. Velev, Using Rewriting Rules and Positive Equality to Formally Verify Wide-Issue Out-of-Order Microprocessors with a Reorder Buffer, Proceedings of the conference on Design, automation and test in Europe, p.28, March 04-08, 2002
