Info: Start Nativelink Simulation process

========= EDA Simulation Settings =====================

Sim Mode              :  Gate
Family                :  cyclonev
Quartus root          :  c:/intelfpga_lite/18.1/quartus/bin64/
Quartus sim root      :  c:/intelfpga_lite/18.1/quartus/eda/sim_lib
Simulation Tool       :  modelsim-altera
Simulation Language   :  verilog
Simulation Mode       :  GUI
Sim Output File       :  wrap.vo
Sim SDF file          :  wrap__verilog.sdo
Sim dir               :  simulation\modelsim

=======================================================

Info: Starting NativeLink simulation with ModelSim-Altera software
Sourced NativeLink script c:/intelfpga_lite/18.1/quartus/common/tcl/internal/nativelink/modelsim.tcl
Warning: File wrap_run_msim_gate_verilog.do already exists - backing up current file as wrap_run_msim_gate_verilog.do.bak
Probing transcript
ModelSim-Altera Info: # Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
ModelSim-Altera Info: # ERROR: No extended dataflow license exists
ModelSim-Altera Info: # do wrap_run_msim_gate_verilog.do
ModelSim-Altera Info: # if {[file exists gate_work]} {
ModelSim-Altera Info: # 	vdel -lib gate_work -all
ModelSim-Altera Info: # }
ModelSim-Altera Info: # vlib gate_work
ModelSim-Altera Info: # vmap work gate_work
ModelSim-Altera Info: # Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
ModelSim-Altera Info: # vmap work gate_work 
ModelSim-Altera Info: # Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
ModelSim-Altera Info: # Modifying modelsim.ini
ModelSim-Altera Info: # 
ModelSim-Altera Info: # vlog -vlog01compat -work work +incdir+. {wrap.vo}
ModelSim-Altera Info: # Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
ModelSim-Altera Info: # Start time: 20:50:16 on Dec 11,2023
ModelSim-Altera Info: # vlog -reportprogress 300 -vlog01compat -work work "+incdir+." wrap.vo 
ModelSim-Altera Info: # -- Compiling module wrap
ModelSim-Altera Info: # 
ModelSim-Altera Info: # Top level modules:
ModelSim-Altera Info: # 	wrap
ModelSim-Altera Info: # End time: 20:50:19 on Dec 11,2023, Elapsed time: 0:00:03
ModelSim-Altera Info: # Errors: 0, Warnings: 0
ModelSim-Altera Info: # 
ModelSim-Altera Info: # vlog -vlog01compat -work work +incdir+D:/STUDY/Hardware\ implementation\ of\ CRYSTALS-Dlithium/Kyber/code/Kyber_QuartusV4 {D:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Kyber/code/Kyber_QuartusV4/Wrap_tb.v}
ModelSim-Altera Info: # Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
ModelSim-Altera Info: # Start time: 20:50:19 on Dec 11,2023
ModelSim-Altera Info: # vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Kyber/code/Kyber_QuartusV4" D:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Kyber/code/Kyber_QuartusV4/Wrap_tb.v 
ModelSim-Altera Info: # -- Compiling module Wrap_tb
ModelSim-Altera Info: # 
ModelSim-Altera Info: # Top level modules:
ModelSim-Altera Info: # 	Wrap_tb
ModelSim-Altera Info: # End time: 20:50:19 on Dec 11,2023, Elapsed time: 0:00:00
ModelSim-Altera Info: # Errors: 0, Warnings: 0
ModelSim-Altera Info: # 
ModelSim-Altera Info: # vsim -t 1ps +transport_int_delays +transport_path_delays -L altera_ver -L altera_lnsim_ver -L cyclonev_ver -L lpm_ver -L sgate_ver -L cyclonev_hssi_ver -L altera_mf_ver -L cyclonev_pcie_hip_ver -L gate_work -L work -voptargs="+acc"  Wrap_tb
ModelSim-Altera Info: # vsim -t 1ps "+transport_int_delays" "+transport_path_delays" -L altera_ver -L altera_lnsim_ver -L cyclonev_ver -L lpm_ver -L sgate_ver -L cyclonev_hssi_ver -L altera_mf_ver -L cyclonev_pcie_hip_ver -L gate_work -L work -voptargs=""+acc"" Wrap_tb 
ModelSim-Altera Info: # Start time: 20:50:19 on Dec 11,2023
ModelSim-Altera Info: # Loading work.Wrap_tb
ModelSim-Altera Info: # Loading work.wrap
ModelSim-Altera Info: # Loading cyclonev_ver.cyclonev_io_obuf
ModelSim-Altera Info: # Loading cyclonev_ver.cyclonev_io_ibuf
ModelSim-Altera Info: # Loading cyclonev_ver.cyclonev_clkena
ModelSim-Altera Info: # Loading cyclonev_ver.cyclonev_lcell_comb
ModelSim-Altera Info: # Loading altera_ver.dffeas
ModelSim-Altera Info: # Loading cyclonev_ver.cyclonev_ram_block
ModelSim-Altera Info: # Loading sv_std.std
ModelSim-Altera Info: # Loading altera_lnsim_ver.generic_m10k
ModelSim-Altera Info: # Loading altera_lnsim_ver.altera_lnsim_functions
ModelSim-Altera Info: # Loading altera_lnsim_ver.common_28nm_ram_block
ModelSim-Altera Info: # Loading altera_lnsim_ver.common_28nm_ram_register
ModelSim-Altera Info: # Loading altera_lnsim_ver.common_28nm_ram_pulse_generator
ModelSim-Altera Info: # Loading cyclonev_ver.cyclonev_mac
ModelSim-Altera Info: # Loading altera_ver.PRIM_GDFF_LOW
ModelSim-Altera Warning: # ** Warning: (vsim-3016) wrap.vo(11959): Port type is incompatible with connection (port 'ax').
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\ibutterfly1|ibarrett|iMULT63|lpm_mult_component|auto_generated|Mult0~8  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v
ModelSim-Altera Warning: # ** Warning: (vsim-3016) wrap.vo(11959): Port type is incompatible with connection (port 'ax').
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\ibutterfly1|ibarrett|iMULT63|lpm_mult_component|auto_generated|Mult0~8  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v
ModelSim-Altera Warning: # ** Warning: (vsim-3016) wrap.vo(11959): Port type is incompatible with connection (port 'ax').
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\ibutterfly1|ibarrett|iMULT63|lpm_mult_component|auto_generated|Mult0~8  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v
ModelSim-Altera Warning: # ** Warning: (vsim-3016) wrap.vo(11959): Port type is incompatible with connection (port 'ax').
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\ibutterfly1|ibarrett|iMULT63|lpm_mult_component|auto_generated|Mult0~8  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v
ModelSim-Altera Warning: # ** Warning: (vsim-3015) wrap.vo(11959): [PCDPC] - Port size (1) does not match connection size (26) for port 'az'. The port definition is at: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4326).
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\ibutterfly1|ibarrett|iMULT63|lpm_mult_component|auto_generated|Mult0~8  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v
ModelSim-Altera Warning: # ** Warning: (vsim-3015) wrap.vo(11959): [PCDPC] - Port size (16) does not match connection size (18) for port 'bx'. The port definition is at: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4328).
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\ibutterfly1|ibarrett|iMULT63|lpm_mult_component|auto_generated|Mult0~8  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v
ModelSim-Altera Warning: # ** Warning: (vsim-3015) wrap.vo(11959): [PCDPC] - Port size (16) does not match connection size (19) for port 'by'. The port definition is at: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4329).
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\ibutterfly1|ibarrett|iMULT63|lpm_mult_component|auto_generated|Mult0~8  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v
ModelSim-Altera Warning: # ** Warning: (vsim-3015) wrap.vo(11959): [PCDPC] - Port size (1) does not match connection size (18) for port 'bz'. The port definition is at: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4330).
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\ibutterfly1|ibarrett|iMULT63|lpm_mult_component|auto_generated|Mult0~8  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v
ModelSim-Altera Warning: # ** Warning: (vsim-3015) wrap.vo(11959): [PCDPC] - Port size (17) does not match connection size (27) for port 'scanin'. The port definition is at: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4332).
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\ibutterfly1|ibarrett|iMULT63|lpm_mult_component|auto_generated|Mult0~8  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v
ModelSim-Altera Warning: # ** Warning: (vsim-3015) wrap.vo(11959): [PCDPC] - Port size (64) does not match connection size (1) for port 'chainin'. The port definition is at: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4333).
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\ibutterfly1|ibarrett|iMULT63|lpm_mult_component|auto_generated|Mult0~8  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v
ModelSim-Altera Warning: # ** Warning: (vsim-3015) <protected>(<protected>): [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /Wrap_tb/dut/\ibutterfly1|ibarrett|iMULT63|lpm_mult_component|auto_generated|Mult0~8 /inst/<protected> File: nofile
ModelSim-Altera Warning: # ** Warning: (vsim-3015) <protected>(<protected>): [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /Wrap_tb/dut/\ibutterfly1|ibarrett|iMULT63|lpm_mult_component|auto_generated|Mult0~8 /inst/<protected> File: nofile
ModelSim-Altera Warning: # ** Warning: (vsim-3015) wrap.vo(16457): [PCDPC] - Port size (1) does not match connection size (26) for port 'az'. The port definition is at: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4326).
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\ibutterfly1|iMULT31|lpm_mult_component|auto_generated|Mult0~mac  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v
ModelSim-Altera Warning: # ** Warning: (vsim-3015) wrap.vo(16457): [PCDPC] - Port size (16) does not match connection size (18) for port 'bx'. The port definition is at: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4328).
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\ibutterfly1|iMULT31|lpm_mult_component|auto_generated|Mult0~mac  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v
ModelSim-Altera Warning: # ** Warning: (vsim-3015) wrap.vo(16457): [PCDPC] - Port size (16) does not match connection size (19) for port 'by'. The port definition is at: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4329).
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\ibutterfly1|iMULT31|lpm_mult_component|auto_generated|Mult0~mac  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v
ModelSim-Altera Warning: # ** Warning: (vsim-3015) wrap.vo(16457): [PCDPC] - Port size (1) does not match connection size (18) for port 'bz'. The port definition is at: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4330).
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\ibutterfly1|iMULT31|lpm_mult_component|auto_generated|Mult0~mac  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v
ModelSim-Altera Warning: # ** Warning: (vsim-3015) wrap.vo(16457): [PCDPC] - Port size (19) does not match connection size (27) for port 'scanin'. The port definition is at: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4332).
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\ibutterfly1|iMULT31|lpm_mult_component|auto_generated|Mult0~mac  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v
ModelSim-Altera Warning: # ** Warning: (vsim-3015) wrap.vo(16457): [PCDPC] - Port size (64) does not match connection size (1) for port 'chainin'. The port definition is at: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4333).
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\ibutterfly1|iMULT31|lpm_mult_component|auto_generated|Mult0~mac  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v
ModelSim-Altera Warning: # ** Warning: (vsim-3015) <protected>(<protected>): [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /Wrap_tb/dut/\ibutterfly1|iMULT31|lpm_mult_component|auto_generated|Mult0~mac /inst/<protected> File: nofile
ModelSim-Altera Warning: # ** Warning: (vsim-3015) <protected>(<protected>): [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /Wrap_tb/dut/\ibutterfly1|iMULT31|lpm_mult_component|auto_generated|Mult0~mac /inst/<protected> File: nofile
ModelSim-Altera Warning: # ** Warning: (vsim-3016) wrap.vo(18430): Port type is incompatible with connection (port 'ax').
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\ibutterfly1|ibarrett|iMULT62|lpm_mult_component|auto_generated|Mult0~377  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v
ModelSim-Altera Warning: # ** Warning: (vsim-3016) wrap.vo(18430): Port type is incompatible with connection (port 'ax').
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\ibutterfly1|ibarrett|iMULT62|lpm_mult_component|auto_generated|Mult0~377  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v
ModelSim-Altera Warning: # ** Warning: (vsim-3016) wrap.vo(18430): Port type is incompatible with connection (port 'ax').
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\ibutterfly1|ibarrett|iMULT62|lpm_mult_component|auto_generated|Mult0~377  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v
ModelSim-Altera Warning: # ** Warning: (vsim-3016) wrap.vo(18430): Port type is incompatible with connection (port 'ax').
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\ibutterfly1|ibarrett|iMULT62|lpm_mult_component|auto_generated|Mult0~377  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v
ModelSim-Altera Warning: # ** Warning: (vsim-3016) wrap.vo(18430): Port type is incompatible with connection (port 'ax').
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\ibutterfly1|ibarrett|iMULT62|lpm_mult_component|auto_generated|Mult0~377  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v
ModelSim-Altera Warning: # ** Warning: (vsim-3016) wrap.vo(18430): Port type is incompatible with connection (port 'ax').
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\ibutterfly1|ibarrett|iMULT62|lpm_mult_component|auto_generated|Mult0~377  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v
ModelSim-Altera Warning: # ** Warning: (vsim-3016) wrap.vo(18430): Port type is incompatible with connection (port 'ax').
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\ibutterfly1|ibarrett|iMULT62|lpm_mult_component|auto_generated|Mult0~377  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v
ModelSim-Altera Warning: # ** Warning: (vsim-3016) wrap.vo(18430): Port type is incompatible with connection (port 'ax').
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\ibutterfly1|ibarrett|iMULT62|lpm_mult_component|auto_generated|Mult0~377  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v
ModelSim-Altera Warning: # ** Warning: (vsim-3016) wrap.vo(18430): Port type is incompatible with connection (port 'ax').
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\ibutterfly1|ibarrett|iMULT62|lpm_mult_component|auto_generated|Mult0~377  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v
ModelSim-Altera Warning: # ** Warning: (vsim-3016) wrap.vo(18430): Port type is incompatible with connection (port 'ax').
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\ibutterfly1|ibarrett|iMULT62|lpm_mult_component|auto_generated|Mult0~377  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v
ModelSim-Altera Warning: # ** Warning: (vsim-3016) wrap.vo(18430): Port type is incompatible with connection (port 'ax').
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\ibutterfly1|ibarrett|iMULT62|lpm_mult_component|auto_generated|Mult0~377  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v
ModelSim-Altera Warning: # ** Warning: (vsim-3015) wrap.vo(18430): [PCDPC] - Port size (1) does not match connection size (26) for port 'az'. The port definition is at: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4326).
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\ibutterfly1|ibarrett|iMULT62|lpm_mult_component|auto_generated|Mult0~377  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v
ModelSim-Altera Warning: # ** Warning: (vsim-3015) wrap.vo(18430): [PCDPC] - Port size (16) does not match connection size (18) for port 'bx'. The port definition is at: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4328).
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\ibutterfly1|ibarrett|iMULT62|lpm_mult_component|auto_generated|Mult0~377  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v
ModelSim-Altera Warning: # ** Warning: (vsim-3015) wrap.vo(18430): [PCDPC] - Port size (16) does not match connection size (19) for port 'by'. The port definition is at: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4329).
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\ibutterfly1|ibarrett|iMULT62|lpm_mult_component|auto_generated|Mult0~377  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v
ModelSim-Altera Warning: # ** Warning: (vsim-3015) wrap.vo(18430): [PCDPC] - Port size (1) does not match connection size (18) for port 'bz'. The port definition is at: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4330).
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\ibutterfly1|ibarrett|iMULT62|lpm_mult_component|auto_generated|Mult0~377  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v
ModelSim-Altera Warning: # ** Warning: (vsim-3015) wrap.vo(18430): [PCDPC] - Port size (18) does not match connection size (27) for port 'scanin'. The port definition is at: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4332).
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\ibutterfly1|ibarrett|iMULT62|lpm_mult_component|auto_generated|Mult0~377  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v
ModelSim-Altera Warning: # ** Warning: (vsim-3015) wrap.vo(18430): [PCDPC] - Port size (64) does not match connection size (1) for port 'chainin'. The port definition is at: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4333).
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\ibutterfly1|ibarrett|iMULT62|lpm_mult_component|auto_generated|Mult0~377  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v
ModelSim-Altera Warning: # ** Warning: (vsim-3015) <protected>(<protected>): [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /Wrap_tb/dut/\ibutterfly1|ibarrett|iMULT62|lpm_mult_component|auto_generated|Mult0~377 /inst/<protected> File: nofile
ModelSim-Altera Warning: # ** Warning: (vsim-3015) <protected>(<protected>): [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /Wrap_tb/dut/\ibutterfly1|ibarrett|iMULT62|lpm_mult_component|auto_generated|Mult0~377 /inst/<protected> File: nofile
ModelSim-Altera Warning: # ** Warning: (vsim-3016) wrap.vo(18990): Port type is incompatible with connection (port 'ay').
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\ibutterfly1|ibarrett|iMULT62|lpm_mult_component|auto_generated|Mult0~36  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v
ModelSim-Altera Warning: # ** Warning: (vsim-3016) wrap.vo(18990): Port type is incompatible with connection (port 'ay').
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\ibutterfly1|ibarrett|iMULT62|lpm_mult_component|auto_generated|Mult0~36  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v
ModelSim-Altera Warning: # ** Warning: (vsim-3016) wrap.vo(18990): Port type is incompatible with connection (port 'ay').
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\ibutterfly1|ibarrett|iMULT62|lpm_mult_component|auto_generated|Mult0~36  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v
ModelSim-Altera Warning: # ** Warning: (vsim-3016) wrap.vo(18990): Port type is incompatible with connection (port 'ay').
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\ibutterfly1|ibarrett|iMULT62|lpm_mult_component|auto_generated|Mult0~36  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v
ModelSim-Altera Warning: # ** Warning: (vsim-3016) wrap.vo(18990): Port type is incompatible with connection (port 'ay').
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\ibutterfly1|ibarrett|iMULT62|lpm_mult_component|auto_generated|Mult0~36  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v
ModelSim-Altera Warning: # ** Warning: (vsim-3016) wrap.vo(18990): Port type is incompatible with connection (port 'ay').
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\ibutterfly1|ibarrett|iMULT62|lpm_mult_component|auto_generated|Mult0~36  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v
ModelSim-Altera Warning: # ** Warning: (vsim-3016) wrap.vo(18990): Port type is incompatible with connection (port 'ay').
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\ibutterfly1|ibarrett|iMULT62|lpm_mult_component|auto_generated|Mult0~36  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v
ModelSim-Altera Warning: # ** Warning: (vsim-3016) wrap.vo(18990): Port type is incompatible with connection (port 'ay').
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\ibutterfly1|ibarrett|iMULT62|lpm_mult_component|auto_generated|Mult0~36  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v
ModelSim-Altera Warning: # ** Warning: (vsim-3016) wrap.vo(18990): Port type is incompatible with connection (port 'ay').
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\ibutterfly1|ibarrett|iMULT62|lpm_mult_component|auto_generated|Mult0~36  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v
ModelSim-Altera Warning: # ** Warning: (vsim-3016) wrap.vo(18990): Port type is incompatible with connection (port 'ay').
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\ibutterfly1|ibarrett|iMULT62|lpm_mult_component|auto_generated|Mult0~36  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v
ModelSim-Altera Warning: # ** Warning: (vsim-3016) wrap.vo(18990): Port type is incompatible with connection (port 'ay').
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\ibutterfly1|ibarrett|iMULT62|lpm_mult_component|auto_generated|Mult0~36  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v
ModelSim-Altera Warning: # ** Warning: (vsim-3015) wrap.vo(18990): [PCDPC] - Port size (1) does not match connection size (26) for port 'az'. The port definition is at: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4326).
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\ibutterfly1|ibarrett|iMULT62|lpm_mult_component|auto_generated|Mult0~36  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v
ModelSim-Altera Warning: # ** Warning: (vsim-3015) wrap.vo(18990): [PCDPC] - Port size (1) does not match connection size (18) for port 'bz'. The port definition is at: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4330).
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\ibutterfly1|ibarrett|iMULT62|lpm_mult_component|auto_generated|Mult0~36  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v
ModelSim-Altera Warning: # ** Warning: (vsim-3015) wrap.vo(18990): [PCDPC] - Port size (17) does not match connection size (27) for port 'scanin'. The port definition is at: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4332).
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\ibutterfly1|ibarrett|iMULT62|lpm_mult_component|auto_generated|Mult0~36  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v
ModelSim-Altera Warning: # ** Warning: (vsim-3015) wrap.vo(18990): [PCDPC] - Port size (64) does not match connection size (1) for port 'chainin'. The port definition is at: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4333).
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\ibutterfly1|ibarrett|iMULT62|lpm_mult_component|auto_generated|Mult0~36  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v
ModelSim-Altera Warning: # ** Warning: (vsim-3015) <protected>(<protected>): [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /Wrap_tb/dut/\ibutterfly1|ibarrett|iMULT62|lpm_mult_component|auto_generated|Mult0~36 /inst/<protected> File: nofile
ModelSim-Altera Warning: # ** Warning: (vsim-3015) <protected>(<protected>): [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /Wrap_tb/dut/\ibutterfly1|ibarrett|iMULT62|lpm_mult_component|auto_generated|Mult0~36 /inst/<protected> File: nofile
ModelSim-Altera Info: # 
ModelSim-Altera Info: # add wave *
ModelSim-Altera Info: # view structure
ModelSim-Altera Info: # .main_pane.structure.interior.cs.body.struct
ModelSim-Altera Info: # view signals
ModelSim-Altera Info: # .main_pane.objects.interior.cs.body.tree
ModelSim-Altera Info: # run -all
ModelSim-Altera Info: # ** Note: $finish    : D:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Kyber/code/Kyber_QuartusV4/Wrap_tb.v(786)
ModelSim-Altera Info: #    Time: 183935 ns  Iteration: 0  Instance: /Wrap_tb
ModelSim-Altera Info: # 1
ModelSim-Altera Info: # Break in Module Wrap_tb at D:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Kyber/code/Kyber_QuartusV4/Wrap_tb.v line 786
ModelSim-Altera Info: # End time: 20:51:40 on Dec 11,2023, Elapsed time: 0:01:21
ModelSim-Altera Info: # Errors: 0, Warnings: 56
Info: NativeLink simulation flow was successful
