name: Ethernet_DMA
description: 'Ethernet: DMA mode register (DMA)'
groupName: Ethernet
source: STM32H742 SVD v2.4
registers:
  - name: DMAMR
    displayName: DMAMR
    description: DMA mode register
    addressOffset: 0
    size: 32
    resetValue: 0
    fields:
      - name: SWR
        description: Software Reset
        bitOffset: 0
        bitWidth: 1
        access: read-write
      - name: DA
        description: "DMA Tx or Rx Arbitration\n              Scheme"
        bitOffset: 1
        bitWidth: 1
        access: read-only
      - name: TXPR
        description: Transmit priority
        bitOffset: 11
        bitWidth: 1
        access: read-only
      - name: PR
        description: Priority ratio
        bitOffset: 12
        bitWidth: 3
        access: read-only
      - name: INTM
        description: Interrupt Mode
        bitOffset: 16
        bitWidth: 1
        access: read-write
  - name: DMASBMR
    displayName: DMASBMR
    description: System bus mode register
    addressOffset: 4
    size: 32
    resetValue: 16842752
    fields:
      - name: FB
        description: Fixed Burst Length
        bitOffset: 0
        bitWidth: 1
        access: read-write
      - name: AAL
        description: Address-Aligned Beats
        bitOffset: 12
        bitWidth: 1
        access: read-write
      - name: MB
        description: Mixed Burst
        bitOffset: 14
        bitWidth: 1
        access: read-only
      - name: RB
        description: Rebuild INCRx Burst
        bitOffset: 15
        bitWidth: 1
        access: read-only
  - name: DMAISR
    displayName: DMAISR
    description: Interrupt status register
    addressOffset: 8
    size: 32
    access: read-only
    resetValue: 0
    fields:
      - name: DC0IS
        description: "DMA Channel Interrupt\n              Status"
        bitOffset: 0
        bitWidth: 1
      - name: MTLIS
        description: MTL Interrupt Status
        bitOffset: 16
        bitWidth: 1
      - name: MACIS
        description: MAC Interrupt Status
        bitOffset: 17
        bitWidth: 1
  - name: DMADSR
    displayName: DMADSR
    description: Debug status register
    addressOffset: 12
    size: 32
    access: read-only
    resetValue: 0
    fields:
      - name: AXWHSTS
        description: AHB Master Write Channel
        bitOffset: 0
        bitWidth: 1
      - name: RPS0
        description: "DMA Channel Receive Process\n              State"
        bitOffset: 8
        bitWidth: 4
      - name: TPS0
        description: "DMA Channel Transmit Process\n              State"
        bitOffset: 12
        bitWidth: 4
  - name: DMACCR
    displayName: DMACCR
    description: Channel control register
    addressOffset: 256
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: MSS
        description: Maximum Segment Size
        bitOffset: 0
        bitWidth: 14
      - name: PBLX8
        description: 8xPBL mode
        bitOffset: 16
        bitWidth: 1
      - name: DSL
        description: Descriptor Skip Length
        bitOffset: 18
        bitWidth: 3
  - name: DMACTxCR
    displayName: DMACTxCR
    description: "Channel transmit control\n          register"
    addressOffset: 260
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: ST
        description: "Start or Stop Transmission\n              Command"
        bitOffset: 0
        bitWidth: 1
      - name: OSF
        description: Operate on Second Packet
        bitOffset: 4
        bitWidth: 1
      - name: TSE
        description: TCP Segmentation Enabled
        bitOffset: 12
        bitWidth: 1
      - name: TXPBL
        description: "Transmit Programmable Burst\n              Length"
        bitOffset: 16
        bitWidth: 6
  - name: DMACRxCR
    displayName: DMACRxCR
    description: "Channel receive control\n          register"
    addressOffset: 264
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: SR
        description: "Start or Stop Receive\n              Command"
        bitOffset: 0
        bitWidth: 1
      - name: RBSZ
        description: Receive Buffer size
        bitOffset: 1
        bitWidth: 14
      - name: RXPBL
        description: RXPBL
        bitOffset: 16
        bitWidth: 6
      - name: RPF
        description: "DMA Rx Channel Packet\n              Flush"
        bitOffset: 31
        bitWidth: 1
  - name: DMACTxDLAR
    displayName: DMACTxDLAR
    description: "Channel Tx descriptor list address\n          register"
    addressOffset: 276
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: TDESLA
        description: Start of Transmit List
        bitOffset: 2
        bitWidth: 30
  - name: DMACRxDLAR
    displayName: DMACRxDLAR
    description: "Channel Rx descriptor list address\n          register"
    addressOffset: 284
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: RDESLA
        description: Start of Receive List
        bitOffset: 2
        bitWidth: 30
  - name: DMACTxDTPR
    displayName: DMACTxDTPR
    description: "Channel Tx descriptor tail pointer\n          register"
    addressOffset: 288
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: TDT
        description: "Transmit Descriptor Tail\n              Pointer"
        bitOffset: 2
        bitWidth: 30
  - name: DMACRxDTPR
    displayName: DMACRxDTPR
    description: "Channel Rx descriptor tail pointer\n          register"
    addressOffset: 296
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: RDT
        description: "Receive Descriptor Tail\n              Pointer"
        bitOffset: 2
        bitWidth: 30
  - name: DMACTxRLR
    displayName: DMACTxRLR
    description: "Channel Tx descriptor ring length\n          register"
    addressOffset: 300
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: TDRL
        description: "Transmit Descriptor Ring\n              Length"
        bitOffset: 0
        bitWidth: 10
  - name: DMACRxRLR
    displayName: DMACRxRLR
    description: "Channel Rx descriptor ring length\n          register"
    addressOffset: 304
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: RDRL
        description: "Receive Descriptor Ring\n              Length"
        bitOffset: 0
        bitWidth: 10
  - name: DMACIER
    displayName: DMACIER
    description: "Channel interrupt enable\n          register"
    addressOffset: 308
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: TIE
        description: Transmit Interrupt Enable
        bitOffset: 0
        bitWidth: 1
      - name: TXSE
        description: Transmit Stopped Enable
        bitOffset: 1
        bitWidth: 1
      - name: TBUE
        description: "Transmit Buffer Unavailable\n              Enable"
        bitOffset: 2
        bitWidth: 1
      - name: RIE
        description: Receive Interrupt Enable
        bitOffset: 6
        bitWidth: 1
      - name: RBUE
        description: "Receive Buffer Unavailable\n              Enable"
        bitOffset: 7
        bitWidth: 1
      - name: RSE
        description: Receive Stopped Enable
        bitOffset: 8
        bitWidth: 1
      - name: RWTE
        description: "Receive Watchdog Timeout\n              Enable"
        bitOffset: 9
        bitWidth: 1
      - name: ETIE
        description: "Early Transmit Interrupt\n              Enable"
        bitOffset: 10
        bitWidth: 1
      - name: ERIE
        description: "Early Receive Interrupt\n              Enable"
        bitOffset: 11
        bitWidth: 1
      - name: FBEE
        description: Fatal Bus Error Enable
        bitOffset: 12
        bitWidth: 1
      - name: CDEE
        description: "Context Descriptor Error\n              Enable"
        bitOffset: 13
        bitWidth: 1
      - name: AIE
        description: "Abnormal Interrupt Summary\n              Enable"
        bitOffset: 14
        bitWidth: 1
      - name: NIE
        description: "Normal Interrupt Summary\n              Enable"
        bitOffset: 15
        bitWidth: 1
  - name: DMACRxIWTR
    displayName: DMACRxIWTR
    description: "Channel Rx interrupt watchdog timer\n          register"
    addressOffset: 312
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: RWT
        description: "Receive Interrupt Watchdog Timer\n              Count"
        bitOffset: 0
        bitWidth: 8
  - name: DMACCATxDR
    displayName: DMACCATxDR
    description: "Channel current application transmit\n          descriptor register"
    addressOffset: 324
    size: 32
    access: read-only
    resetValue: 0
    fields:
      - name: CURTDESAPTR
        description: "Application Transmit Descriptor Address\n              Pointer"
        bitOffset: 0
        bitWidth: 32
  - name: DMACCARxDR
    displayName: DMACCARxDR
    description: "Channel current application receive\n          descriptor register"
    addressOffset: 332
    size: 32
    access: read-only
    resetValue: 0
    fields:
      - name: CURRDESAPTR
        description: "Application Receive Descriptor Address\n              Pointer"
        bitOffset: 0
        bitWidth: 32
  - name: DMACCATxBR
    displayName: DMACCATxBR
    description: "Channel current application transmit buffer\n          register"
    addressOffset: 340
    size: 32
    access: read-only
    resetValue: 0
    fields:
      - name: CURTBUFAPTR
        description: "Application Transmit Buffer Address\n              Pointer"
        bitOffset: 0
        bitWidth: 32
  - name: DMACCARxBR
    displayName: DMACCARxBR
    description: "Channel current application receive buffer\n          register"
    addressOffset: 348
    size: 32
    access: read-only
    resetValue: 0
    fields:
      - name: CURRBUFAPTR
        description: "Application Receive Buffer Address\n              Pointer"
        bitOffset: 0
        bitWidth: 32
  - name: DMACSR
    displayName: DMACSR
    description: Channel status register
    addressOffset: 352
    size: 32
    resetValue: 0
    fields:
      - name: TI
        description: Transmit Interrupt
        bitOffset: 0
        bitWidth: 1
        access: read-write
      - name: TPS
        description: Transmit Process Stopped
        bitOffset: 1
        bitWidth: 1
        access: read-write
      - name: TBU
        description: "Transmit Buffer\n              Unavailable"
        bitOffset: 2
        bitWidth: 1
        access: read-write
      - name: RI
        description: Receive Interrupt
        bitOffset: 6
        bitWidth: 1
        access: read-write
      - name: RBU
        description: Receive Buffer Unavailable
        bitOffset: 7
        bitWidth: 1
        access: read-write
      - name: RPS
        description: Receive Process Stopped
        bitOffset: 8
        bitWidth: 1
        access: read-write
      - name: RWT
        description: Receive Watchdog Timeout
        bitOffset: 9
        bitWidth: 1
        access: read-write
      - name: ET
        description: Early Transmit Interrupt
        bitOffset: 10
        bitWidth: 1
        access: read-write
      - name: ER
        description: Early Receive Interrupt
        bitOffset: 11
        bitWidth: 1
        access: read-write
      - name: FBE
        description: Fatal Bus Error
        bitOffset: 12
        bitWidth: 1
        access: read-write
      - name: CDE
        description: Context Descriptor Error
        bitOffset: 13
        bitWidth: 1
        access: read-write
      - name: AIS
        description: Abnormal Interrupt Summary
        bitOffset: 14
        bitWidth: 1
        access: read-write
      - name: NIS
        description: Normal Interrupt Summary
        bitOffset: 15
        bitWidth: 1
        access: read-write
      - name: TEB
        description: Tx DMA Error Bits
        bitOffset: 16
        bitWidth: 3
        access: read-only
      - name: REB
        description: Rx DMA Error Bits
        bitOffset: 19
        bitWidth: 3
        access: read-only
  - name: DMACMFCR
    displayName: DMACMFCR
    description: "Channel missed frame count\n          register"
    addressOffset: 364
    size: 32
    access: read-only
    resetValue: 0
    fields:
      - name: MFC
        description: Dropped Packet Counters
        bitOffset: 0
        bitWidth: 11
      - name: MFCO
        description: "Overflow status of the MFC\n              Counter"
        bitOffset: 15
        bitWidth: 1
addressBlocks:
  - offset: 0
    size: 1024
    usage: registers
