{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1623651447477 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1623651447477 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 14 00:17:27 2021 " "Processing started: Mon Jun 14 00:17:27 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1623651447477 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623651447477 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Proyecto_cpu -c Proyecto_cpu " "Command: quartus_map --read_settings_files=on --write_settings_files=off Proyecto_cpu -c Proyecto_cpu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623651447477 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1623651448398 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1623651448398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/text-module/font_romv.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga/text-module/font_romv.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Font_Romv " "Found entity 1: Font_Romv" {  } { { "VGA/text-module/Font_Romv.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/text-module/Font_Romv.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623651461438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623651461438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/text-module/pixels.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga/text-module/pixels.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Pixels " "Found entity 1: Pixels" {  } { { "VGA/text-module/Pixels.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/text-module/Pixels.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623651461441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623651461441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/vga.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga/vga.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VGA " "Found entity 1: VGA" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623651461444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623651461444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/sincronizadorv.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga/sincronizadorv.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sincronizadorV " "Found entity 1: sincronizadorV" {  } { { "VGA/sincronizadorV.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/sincronizadorV.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623651461446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623651461446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/sincronizadorh.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga/sincronizadorh.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sincronizadorH " "Found entity 1: sincronizadorH" {  } { { "VGA/sincronizadorH.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/sincronizadorH.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623651461449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623651461449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/controlador_color.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga/controlador_color.sv" { { "Info" "ISGN_ENTITY_NAME" "1 controlador_color " "Found entity 1: controlador_color" {  } { { "VGA/controlador_color.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/controlador_color.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623651461451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623651461451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/clk_mitad_mhz.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga/clk_mitad_mhz.sv" { { "Info" "ISGN_ENTITY_NAME" "1 clk_mitad_MHz " "Found entity 1: clk_mitad_MHz" {  } { { "VGA/clk_mitad_MHz.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/clk_mitad_MHz.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623651461454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623651461454 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Decoder.sv(28) " "Verilog HDL warning at Decoder.sv(28): extended using \"x\" or \"z\"" {  } { { "Decoder.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/Decoder.sv" 28 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1623651461456 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Decoder.sv(45) " "Verilog HDL warning at Decoder.sv(45): extended using \"x\" or \"z\"" {  } { { "Decoder.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/Decoder.sv" 45 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1623651461456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Decoder " "Found entity 1: Decoder" {  } { { "Decoder.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/Decoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623651461457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623651461457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_file.sv 1 1 " "Found 1 design units, including 1 entities, in source file register_file.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Register_File " "Found entity 1: Register_File" {  } { { "Register_File.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/Register_File.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623651461459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623651461459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file instruction_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Instruction_Memory " "Found entity 1: Instruction_Memory" {  } { { "Instruction_Memory.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/Instruction_Memory.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623651461461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623651461461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file control_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Control_Unit " "Found entity 1: Control_Unit" {  } { { "Control_Unit.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/Control_Unit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623651461464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623651461464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "condition_logic.sv 1 1 " "Found 1 design units, including 1 entities, in source file condition_logic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Condition_Logic " "Found entity 1: Condition_Logic" {  } { { "Condition_Logic.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/Condition_Logic.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623651461466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623651461466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/sumador_nb.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/sumador_nb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sumador_nb " "Found entity 1: sumador_nb" {  } { { "ALU/sumador_nb.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/ALU/sumador_nb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623651461469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623651461469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/sumador_1b.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/sumador_1b.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sumador_1b " "Found entity 1: sumador_1b" {  } { { "ALU/sumador_1b.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/ALU/sumador_1b.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623651461471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623651461471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/shiftr.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/shiftr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shiftR " "Found entity 1: shiftR" {  } { { "ALU/shiftR.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/ALU/shiftR.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623651461474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623651461474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/shiftl.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/shiftl.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shiftL " "Found entity 1: shiftL" {  } { { "ALU/shiftL.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/ALU/shiftL.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623651461476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623651461476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/restador_nb_test.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/restador_nb_test.sv" { { "Info" "ISGN_ENTITY_NAME" "1 restador_nb_test " "Found entity 1: restador_nb_test" {  } { { "ALU/restador_nb_test.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/ALU/restador_nb_test.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623651461478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623651461478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/restador_nb.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/restador_nb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 restador_nb " "Found entity 1: restador_nb" {  } { { "ALU/restador_nb.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/ALU/restador_nb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623651461481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623651461481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/negador_nb.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/negador_nb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 negador_nb " "Found entity 1: negador_nb" {  } { { "ALU/negador_nb.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/ALU/negador_nb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623651461483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623651461483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/negador_1b.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/negador_1b.sv" { { "Info" "ISGN_ENTITY_NAME" "1 negador_1b " "Found entity 1: negador_1b" {  } { { "ALU/negador_1b.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/ALU/negador_1b.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623651461486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623651461486 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "Mux ALU/Mux.sv " "Entity \"Mux\" obtained from \"ALU/Mux.sv\" instead of from Quartus Prime megafunction library" {  } { { "ALU/Mux.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/ALU/Mux.sv" 1 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1623651461488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mux " "Found entity 1: Mux" {  } { { "ALU/Mux.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/ALU/Mux.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623651461488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623651461488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/multiplicador.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/multiplicador.sv" { { "Info" "ISGN_ENTITY_NAME" "1 multiplicador " "Found entity 1: multiplicador" {  } { { "ALU/multiplicador.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/ALU/multiplicador.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623651461491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623651461491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/modulo_nb.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/modulo_nb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 modulo_nb " "Found entity 1: modulo_nb" {  } { { "ALU/modulo_nb.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/ALU/modulo_nb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623651461494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623651461494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/flag_overflow.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/flag_overflow.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flag_overflow " "Found entity 1: flag_overflow" {  } { { "ALU/flag_overflow.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/ALU/flag_overflow.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623651461497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623651461497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/flag_negativo.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/flag_negativo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flag_negativo " "Found entity 1: flag_negativo" {  } { { "ALU/flag_negativo.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/ALU/flag_negativo.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623651461499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623651461499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/flag_cero.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/flag_cero.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flag_cero " "Found entity 1: flag_cero" {  } { { "ALU/flag_cero.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/ALU/flag_cero.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623651461502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623651461502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/flag_carry.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/flag_carry.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flag_carry " "Found entity 1: flag_carry" {  } { { "ALU/flag_carry.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/ALU/flag_carry.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623651461504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623651461504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/divisor_nb.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/divisor_nb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 divisor_nb " "Found entity 1: divisor_nb" {  } { { "ALU/divisor_nb.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/ALU/divisor_nb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623651461507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623651461507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/decoc_1b_display_bin.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/decoc_1b_display_bin.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decoc_1b_display_bin " "Found entity 1: decoc_1b_display_bin" {  } { { "ALU/decoc_1b_display_bin.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/ALU/decoc_1b_display_bin.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623651461509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623651461509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/c_xor.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/c_xor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 c_xor " "Found entity 1: c_xor" {  } { { "ALU/c_xor.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/ALU/c_xor.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623651461512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623651461512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/c_or.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/c_or.sv" { { "Info" "ISGN_ENTITY_NAME" "1 c_or " "Found entity 1: c_or" {  } { { "ALU/c_or.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/ALU/c_or.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623651461515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623651461515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/c_and.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/c_and.sv" { { "Info" "ISGN_ENTITY_NAME" "1 c_and " "Found entity 1: c_and" {  } { { "ALU/c_and.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/ALU/c_and.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623651461518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623651461518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/alu_test.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/alu_test.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_test " "Found entity 1: ALU_test" {  } { { "ALU/ALU_test.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/ALU/ALU_test.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623651461522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623651461522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/alu_4b_display.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/alu_4b_display.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Alu_4b_display " "Found entity 1: Alu_4b_display" {  } { { "ALU/Alu_4b_display.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/ALU/Alu_4b_display.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623651461524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623651461524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU/ALU.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/ALU/ALU.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623651461527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623651461527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_management.sv 1 1 " "Found 1 design units, including 1 entities, in source file memory_management.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Memory_Management " "Found entity 1: Memory_Management" {  } { { "Memory_Management.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/Memory_Management.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623651461530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623651461530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ROM " "Found entity 1: ROM" {  } { { "ROM.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/ROM.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623651461532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623651461532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.sv 1 1 " "Found 1 design units, including 1 entities, in source file ram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "RAM.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/RAM.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623651461535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623651461535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux2_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mux2_1 " "Found entity 1: Mux2_1" {  } { { "Mux2_1.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/Mux2_1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623651461537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623651461537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.sv 1 1 " "Found 1 design units, including 1 entities, in source file pc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/PC.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623651461539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623651461539 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Extender.sv(12) " "Verilog HDL warning at Extender.sv(12): extended using \"x\" or \"z\"" {  } { { "Extender.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/Extender.sv" 12 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1623651461542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extender.sv 1 1 " "Found 1 design units, including 1 entities, in source file extender.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Extender " "Found entity 1: Extender" {  } { { "Extender.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/Extender.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623651461542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623651461542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test/memory_management_test.sv 1 1 " "Found 1 design units, including 1 entities, in source file test/memory_management_test.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Memory_Management_test " "Found entity 1: Memory_Management_test" {  } { { "test/Memory_Management_test.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/test/Memory_Management_test.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623651461545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623651461545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test/extender_test.sv 1 1 " "Found 1 design units, including 1 entities, in source file test/extender_test.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Extender_test " "Found entity 1: Extender_test" {  } { { "test/Extender_test.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/test/Extender_test.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623651461547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623651461547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ff_enable.sv 1 1 " "Found 1 design units, including 1 entities, in source file ff_enable.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ff_enable " "Found entity 1: ff_enable" {  } { { "ff_enable.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/ff_enable.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623651461549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623651461549 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "PC pc CPU.sv(5) " "Verilog HDL Declaration information at CPU.sv(5): object \"PC\" differs only in case from object \"pc\" in the same scope" {  } { { "CPU.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/CPU.sv" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1623651461552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "CPU.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/CPU.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623651461552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623651461552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "condition_check.sv 1 1 " "Found 1 design units, including 1 entities, in source file condition_check.sv" { { "Info" "ISGN_ENTITY_NAME" "1 condition_check " "Found entity 1: condition_check" {  } { { "condition_check.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/condition_check.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623651461554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623651461554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/text-module/wrapper.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga/text-module/wrapper.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wrapper-Behavioral " "Found design unit 1: wrapper-Behavioral" {  } { { "VGA/text-module/wrapper.vhd" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/text-module/wrapper.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623651462094 ""} { "Info" "ISGN_ENTITY_NAME" "1 wrapper " "Found entity 1: wrapper" {  } { { "VGA/text-module/wrapper.vhd" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/text-module/wrapper.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623651462094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623651462094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/text-module/pixel_on_text2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga/text-module/pixel_on_text2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Pixel_On_Text2-Behavioral " "Found design unit 1: Pixel_On_Text2-Behavioral" {  } { { "VGA/text-module/Pixel_On_Text2.vhd" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/text-module/Pixel_On_Text2.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623651462097 ""} { "Info" "ISGN_ENTITY_NAME" "1 Pixel_On_Text2 " "Found entity 1: Pixel_On_Text2" {  } { { "VGA/text-module/Pixel_On_Text2.vhd" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/text-module/Pixel_On_Text2.vhd" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623651462097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623651462097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/text-module/pixel_on_text.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga/text-module/pixel_on_text.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Pixel_On_Text-Behavioral " "Found design unit 1: Pixel_On_Text-Behavioral" {  } { { "VGA/text-module/Pixel_On_Text.vhd" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/text-module/Pixel_On_Text.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623651462100 ""} { "Info" "ISGN_ENTITY_NAME" "1 Pixel_On_Text " "Found entity 1: Pixel_On_Text" {  } { { "VGA/text-module/Pixel_On_Text.vhd" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/text-module/Pixel_On_Text.vhd" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623651462100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623651462100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/text-module/font_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga/text-module/font_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Font_Rom-Behavioral " "Found design unit 1: Font_Rom-Behavioral" {  } { { "VGA/text-module/Font_Rom.vhd" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/text-module/Font_Rom.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623651462105 ""} { "Info" "ISGN_ENTITY_NAME" "1 Font_Rom " "Found entity 1: Font_Rom" {  } { { "VGA/text-module/Font_Rom.vhd" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/text-module/Font_Rom.vhd" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623651462105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623651462105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/text-module/commonpak.vhd 2 0 " "Found 2 design units, including 0 entities, in source file vga/text-module/commonpak.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 commonPak " "Found design unit 1: commonPak" {  } { { "VGA/text-module/commonPak.vhd" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/text-module/commonPak.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623651462107 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 commonPak-body " "Found design unit 2: commonPak-body" {  } { { "VGA/text-module/commonPak.vhd" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/text-module/commonPak.vhd" 80 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623651462107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623651462107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_vga.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu_vga.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_VGA " "Found entity 1: CPU_VGA" {  } { { "CPU_VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/CPU_VGA.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623651462110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623651462110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxmov.sv 1 1 " "Found 1 design units, including 1 entities, in source file muxmov.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MuxMOV " "Found entity 1: MuxMOV" {  } { { "MuxMOV.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/MuxMOV.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623651462113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623651462113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imm_rotation.sv 1 1 " "Found 1 design units, including 1 entities, in source file imm_rotation.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Imm_Rotation " "Found entity 1: Imm_Rotation" {  } { { "Imm_Rotation.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/Imm_Rotation.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623651462115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623651462115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test/cpu_vga_test.sv 1 1 " "Found 1 design units, including 1 entities, in source file test/cpu_vga_test.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_VGA_test " "Found entity 1: CPU_VGA_test" {  } { { "test/CPU_VGA_test.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/test/CPU_VGA_test.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623651462117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623651462117 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "asciiwriter.sv(28) " "Verilog HDL information at asciiwriter.sv(28): always construct contains both blocking and non-blocking assignments" {  } { { "asciiwriter.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/asciiwriter.sv" 28 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1623651462120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "asciiwriter.sv 1 1 " "Found 1 design units, including 1 entities, in source file asciiwriter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 asciiwriter " "Found entity 1: asciiwriter" {  } { { "asciiwriter.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/asciiwriter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623651462121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623651462121 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CPU_VGA " "Elaborating entity \"CPU_VGA\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1623651462288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU CPU:arm " "Elaborating entity \"CPU\" for hierarchy \"CPU:arm\"" {  } { { "CPU_VGA.sv" "arm" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/CPU_VGA.sv" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623651462294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Control_Unit CPU:arm\|Control_Unit:c " "Elaborating entity \"Control_Unit\" for hierarchy \"CPU:arm\|Control_Unit:c\"" {  } { { "CPU.sv" "c" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/CPU.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623651462297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder CPU:arm\|Control_Unit:c\|Decoder:dec " "Elaborating entity \"Decoder\" for hierarchy \"CPU:arm\|Control_Unit:c\|Decoder:dec\"" {  } { { "Control_Unit.sv" "dec" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/Control_Unit.sv" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623651462298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Condition_Logic CPU:arm\|Control_Unit:c\|Condition_Logic:cl " "Elaborating entity \"Condition_Logic\" for hierarchy \"CPU:arm\|Control_Unit:c\|Condition_Logic:cl\"" {  } { { "Control_Unit.sv" "cl" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/Control_Unit.sv" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623651462300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ff_enable CPU:arm\|Control_Unit:c\|Condition_Logic:cl\|ff_enable:flagreg1 " "Elaborating entity \"ff_enable\" for hierarchy \"CPU:arm\|Control_Unit:c\|Condition_Logic:cl\|ff_enable:flagreg1\"" {  } { { "Condition_Logic.sv" "flagreg1" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/Condition_Logic.sv" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623651462301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "condition_check CPU:arm\|Control_Unit:c\|Condition_Logic:cl\|condition_check:cc " "Elaborating entity \"condition_check\" for hierarchy \"CPU:arm\|Control_Unit:c\|Condition_Logic:cl\|condition_check:cc\"" {  } { { "Condition_Logic.sv" "cc" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/Condition_Logic.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623651462303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux2_1 CPU:arm\|Mux2_1:pcmux " "Elaborating entity \"Mux2_1\" for hierarchy \"CPU:arm\|Mux2_1:pcmux\"" {  } { { "CPU.sv" "pcmux" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/CPU.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623651462305 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC CPU:arm\|PC:pc " "Elaborating entity \"PC\" for hierarchy \"CPU:arm\|PC:pc\"" {  } { { "CPU.sv" "pc" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/CPU.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623651462307 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sumador_nb CPU:arm\|sumador_nb:sump4 " "Elaborating entity \"sumador_nb\" for hierarchy \"CPU:arm\|sumador_nb:sump4\"" {  } { { "CPU.sv" "sump4" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/CPU.sv" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623651462311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sumador_1b CPU:arm\|sumador_nb:sump4\|sumador_1b:sum1b2 " "Elaborating entity \"sumador_1b\" for hierarchy \"CPU:arm\|sumador_nb:sump4\|sumador_1b:sum1b2\"" {  } { { "ALU/sumador_nb.sv" "sum1b2" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/ALU/sumador_nb.sv" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623651462313 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux2_1 CPU:arm\|Mux2_1:rselector1mux " "Elaborating entity \"Mux2_1\" for hierarchy \"CPU:arm\|Mux2_1:rselector1mux\"" {  } { { "CPU.sv" "rselector1mux" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/CPU.sv" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623651462337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register_File CPU:arm\|Register_File:rf " "Elaborating entity \"Register_File\" for hierarchy \"CPU:arm\|Register_File:rf\"" {  } { { "CPU.sv" "rf" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/CPU.sv" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623651462338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MuxMOV CPU:arm\|MuxMOV:movmox " "Elaborating entity \"MuxMOV\" for hierarchy \"CPU:arm\|MuxMOV:movmox\"" {  } { { "CPU.sv" "movmox" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/CPU.sv" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623651462343 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Extender CPU:arm\|Extender:ext " "Elaborating entity \"Extender\" for hierarchy \"CPU:arm\|Extender:ext\"" {  } { { "CPU.sv" "ext" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/CPU.sv" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623651462345 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Imm_Rotation CPU:arm\|Imm_Rotation:ir " "Elaborating entity \"Imm_Rotation\" for hierarchy \"CPU:arm\|Imm_Rotation:ir\"" {  } { { "CPU.sv" "ir" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/CPU.sv" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623651462346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU CPU:arm\|ALU:uut " "Elaborating entity \"ALU\" for hierarchy \"CPU:arm\|ALU:uut\"" {  } { { "CPU.sv" "uut" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/CPU.sv" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623651462349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "restador_nb CPU:arm\|ALU:uut\|restador_nb:rest " "Elaborating entity \"restador_nb\" for hierarchy \"CPU:arm\|ALU:uut\|restador_nb:rest\"" {  } { { "ALU/ALU.sv" "rest" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/ALU/ALU.sv" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623651462364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "negador_nb CPU:arm\|ALU:uut\|restador_nb:rest\|negador_nb:neg " "Elaborating entity \"negador_nb\" for hierarchy \"CPU:arm\|ALU:uut\|restador_nb:rest\|negador_nb:neg\"" {  } { { "ALU/restador_nb.sv" "neg" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/ALU/restador_nb.sv" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623651462367 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "negador_1b CPU:arm\|ALU:uut\|restador_nb:rest\|negador_nb:neg\|negador_1b:gen_loop\[0\].uut " "Elaborating entity \"negador_1b\" for hierarchy \"CPU:arm\|ALU:uut\|restador_nb:rest\|negador_nb:neg\|negador_1b:gen_loop\[0\].uut\"" {  } { { "ALU/negador_nb.sv" "gen_loop\[0\].uut" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/ALU/negador_nb.sv" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623651462369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplicador CPU:arm\|ALU:uut\|multiplicador:mult " "Elaborating entity \"multiplicador\" for hierarchy \"CPU:arm\|ALU:uut\|multiplicador:mult\"" {  } { { "ALU/ALU.sv" "mult" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/ALU/ALU.sv" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623651462403 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisor_nb CPU:arm\|ALU:uut\|divisor_nb:div " "Elaborating entity \"divisor_nb\" for hierarchy \"CPU:arm\|ALU:uut\|divisor_nb:div\"" {  } { { "ALU/ALU.sv" "div" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/ALU/ALU.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623651462405 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "modulo_nb CPU:arm\|ALU:uut\|modulo_nb:mod " "Elaborating entity \"modulo_nb\" for hierarchy \"CPU:arm\|ALU:uut\|modulo_nb:mod\"" {  } { { "ALU/ALU.sv" "mod" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/ALU/ALU.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623651462407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "c_and CPU:arm\|ALU:uut\|c_and:cand " "Elaborating entity \"c_and\" for hierarchy \"CPU:arm\|ALU:uut\|c_and:cand\"" {  } { { "ALU/ALU.sv" "cand" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/ALU/ALU.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623651462409 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "c_or CPU:arm\|ALU:uut\|c_or:cor " "Elaborating entity \"c_or\" for hierarchy \"CPU:arm\|ALU:uut\|c_or:cor\"" {  } { { "ALU/ALU.sv" "cor" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/ALU/ALU.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623651462411 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "c_xor CPU:arm\|ALU:uut\|c_xor:cxor " "Elaborating entity \"c_xor\" for hierarchy \"CPU:arm\|ALU:uut\|c_xor:cxor\"" {  } { { "ALU/ALU.sv" "cxor" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/ALU/ALU.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623651462413 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shiftL CPU:arm\|ALU:uut\|shiftL:Lshift " "Elaborating entity \"shiftL\" for hierarchy \"CPU:arm\|ALU:uut\|shiftL:Lshift\"" {  } { { "ALU/ALU.sv" "Lshift" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/ALU/ALU.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623651462415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shiftR CPU:arm\|ALU:uut\|shiftR:Rshift " "Elaborating entity \"shiftR\" for hierarchy \"CPU:arm\|ALU:uut\|shiftR:Rshift\"" {  } { { "ALU/ALU.sv" "Rshift" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/ALU/ALU.sv" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623651462416 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux CPU:arm\|ALU:uut\|Mux:m " "Elaborating entity \"Mux\" for hierarchy \"CPU:arm\|ALU:uut\|Mux:m\"" {  } { { "ALU/ALU.sv" "m" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/ALU/ALU.sv" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623651462418 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flag_negativo CPU:arm\|ALU:uut\|flag_negativo:fn " "Elaborating entity \"flag_negativo\" for hierarchy \"CPU:arm\|ALU:uut\|flag_negativo:fn\"" {  } { { "ALU/ALU.sv" "fn" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/ALU/ALU.sv" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623651462420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flag_carry CPU:arm\|ALU:uut\|flag_carry:fC " "Elaborating entity \"flag_carry\" for hierarchy \"CPU:arm\|ALU:uut\|flag_carry:fC\"" {  } { { "ALU/ALU.sv" "fC" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/ALU/ALU.sv" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623651462422 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flag_cero CPU:arm\|ALU:uut\|flag_cero:fz " "Elaborating entity \"flag_cero\" for hierarchy \"CPU:arm\|ALU:uut\|flag_cero:fz\"" {  } { { "ALU/ALU.sv" "fz" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/ALU/ALU.sv" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623651462423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flag_overflow CPU:arm\|ALU:uut\|flag_overflow:fv " "Elaborating entity \"flag_overflow\" for hierarchy \"CPU:arm\|ALU:uut\|flag_overflow:fv\"" {  } { { "ALU/ALU.sv" "fv" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/ALU/ALU.sv" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623651462425 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Instruction_Memory Instruction_Memory:im " "Elaborating entity \"Instruction_Memory\" for hierarchy \"Instruction_Memory:im\"" {  } { { "CPU_VGA.sv" "im" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/CPU_VGA.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623651462428 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "60 0 63 Instruction_Memory.sv(7) " "Verilog HDL warning at Instruction_Memory.sv(7): number of words (60) in memory file does not match the number of elements in the address range \[0:63\]" {  } { { "Instruction_Memory.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/Instruction_Memory.sv" 7 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1623651462429 "|CPU_VGA_test|CPU_VGA:uut|Instruction_Memory:im"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "Instructiondata.data_a 0 Instruction_Memory.sv(3) " "Net \"Instructiondata.data_a\" at Instruction_Memory.sv(3) has no driver or initial value, using a default initial value '0'" {  } { { "Instruction_Memory.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/Instruction_Memory.sv" 3 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1623651462429 "|CPU_VGA_test|CPU_VGA:uut|Instruction_Memory:im"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "Instructiondata.waddr_a 0 Instruction_Memory.sv(3) " "Net \"Instructiondata.waddr_a\" at Instruction_Memory.sv(3) has no driver or initial value, using a default initial value '0'" {  } { { "Instruction_Memory.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/Instruction_Memory.sv" 3 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1623651462430 "|CPU_VGA_test|CPU_VGA:uut|Instruction_Memory:im"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "Instructiondata.we_a 0 Instruction_Memory.sv(3) " "Net \"Instructiondata.we_a\" at Instruction_Memory.sv(3) has no driver or initial value, using a default initial value '0'" {  } { { "Instruction_Memory.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/Instruction_Memory.sv" 3 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1623651462430 "|CPU_VGA_test|CPU_VGA:uut|Instruction_Memory:im"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Memory_Management Memory_Management:mm " "Elaborating entity \"Memory_Management\" for hierarchy \"Memory_Management:mm\"" {  } { { "CPU_VGA.sv" "mm" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/CPU_VGA.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623651462431 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM Memory_Management:mm\|RAM:ram " "Elaborating entity \"RAM\" for hierarchy \"Memory_Management:mm\|RAM:ram\"" {  } { { "Memory_Management.sv" "ram" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/Memory_Management.sv" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623651462438 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM Memory_Management:mm\|ROM:rom " "Elaborating entity \"ROM\" for hierarchy \"Memory_Management:mm\|ROM:rom\"" {  } { { "Memory_Management.sv" "rom" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/Memory_Management.sv" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623651462472 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM.data_a 0 ROM.sv(4) " "Net \"ROM.data_a\" at ROM.sv(4) has no driver or initial value, using a default initial value '0'" {  } { { "ROM.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/ROM.sv" 4 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1623651462473 "|CPU_VGA|Memory_Management:mm|ROM:rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM.waddr_a 0 ROM.sv(4) " "Net \"ROM.waddr_a\" at ROM.sv(4) has no driver or initial value, using a default initial value '0'" {  } { { "ROM.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/ROM.sv" 4 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1623651462473 "|CPU_VGA|Memory_Management:mm|ROM:rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM.we_a 0 ROM.sv(4) " "Net \"ROM.we_a\" at ROM.sv(4) has no driver or initial value, using a default initial value '0'" {  } { { "ROM.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/ROM.sv" 4 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1623651462473 "|CPU_VGA|Memory_Management:mm|ROM:rom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA VGA:vga " "Elaborating entity \"VGA\" for hierarchy \"VGA:vga\"" {  } { { "CPU_VGA.sv" "vga" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/CPU_VGA.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623651462474 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_mitad_MHz VGA:vga\|clk_mitad_MHz:cmh " "Elaborating entity \"clk_mitad_MHz\" for hierarchy \"VGA:vga\|clk_mitad_MHz:cmh\"" {  } { { "VGA/VGA.sv" "cmh" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623651462482 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sincronizadorV VGA:vga\|sincronizadorV:sv " "Elaborating entity \"sincronizadorV\" for hierarchy \"VGA:vga\|sincronizadorV:sv\"" {  } { { "VGA/VGA.sv" "sv" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623651462484 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sincpulsos sincronizadorV.sv(8) " "Verilog HDL or VHDL warning at sincronizadorV.sv(8): object \"sincpulsos\" assigned a value but never read" {  } { { "VGA/sincronizadorV.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/sincronizadorV.sv" 8 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1623651462484 "|CPU_VGA|VGA:vga|sincronizadorV:sv"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sincronizadorH VGA:vga\|sincronizadorH:sh " "Elaborating entity \"sincronizadorH\" for hierarchy \"VGA:vga\|sincronizadorH:sh\"" {  } { { "VGA/VGA.sv" "sh" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623651462486 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sincpulsos sincronizadorH.sv(8) " "Verilog HDL or VHDL warning at sincronizadorH.sv(8): object \"sincpulsos\" assigned a value but never read" {  } { { "VGA/sincronizadorH.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/sincronizadorH.sv" 8 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1623651462487 "|CPU_VGA|VGA:vga|sincronizadorH:sh"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pixels VGA:vga\|Pixels:p " "Elaborating entity \"Pixels\" for hierarchy \"VGA:vga\|Pixels:p\"" {  } { { "VGA/VGA.sv" "p" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623651462488 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Font_Romv VGA:vga\|Pixels:p\|Font_Romv:rom " "Elaborating entity \"Font_Romv\" for hierarchy \"VGA:vga\|Pixels:p\|Font_Romv:rom\"" {  } { { "VGA/text-module/Pixels.sv" "rom" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/text-module/Pixels.sv" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623651462498 ""}
{ "Warning" "WVRFX_VERI_LONG_VEC_WARNING" "16 Font_Romv.sv(10) " "Verilog HDL Declaration warning at Font_Romv.sv(10): vector has more than 2**16 bits" {  } { { "VGA/text-module/Font_Romv.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/text-module/Font_Romv.sv" 10 0 0 } }  } 0 10202 "Verilog HDL Declaration warning at %2!s!: vector has more than 2**%1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1623651462520 "|CPU_VGA|VGA:vga|Pixels:p|Font_Romv:rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "131072 16384 Font_Romv.sv(7) " "Verilog HDL assignment warning at Font_Romv.sv(7): truncated value with size 131072 to match size of target (16384)" {  } { { "VGA/text-module/Font_Romv.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/text-module/Font_Romv.sv" 7 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1623651462642 "|CPU_VGA|VGA:vga|Pixels:p|Font_Romv:rom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controlador_color VGA:vga\|controlador_color:cc " "Elaborating entity \"controlador_color\" for hierarchy \"VGA:vga\|controlador_color:cc\"" {  } { { "VGA/VGA.sv" "cc" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623651462850 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "3 " "Found 3 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "Memory_Management:mm\|ROM:rom\|ROM " "RAM logic \"Memory_Management:mm\|ROM:rom\|ROM\" is uninferred due to asynchronous read logic" {  } { { "ROM.sv" "ROM" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/ROM.sv" 4 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1623651464927 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "Instruction_Memory:im\|Instructiondata " "RAM logic \"Instruction_Memory:im\|Instructiondata\" is uninferred due to inappropriate RAM size" {  } { { "Instruction_Memory.sv" "Instructiondata" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/Instruction_Memory.sv" 3 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1623651464927 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "CPU:arm\|Register_File:rf\|register " "RAM logic \"CPU:arm\|Register_File:rf\|register\" is uninferred due to asynchronous read logic" {  } { { "Register_File.sv" "register" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/Register_File.sv" 7 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1623651464927 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1623651464927 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/db/Proyecto_cpu.ram0_Instruction_Memory_6c21a04c.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/db/Proyecto_cpu.ram0_Instruction_Memory_6c21a04c.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1623651464936 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:arm\|ALU:uut\|Mux:m\|result\[0\] " "Converted tri-state buffer \"CPU:arm\|ALU:uut\|Mux:m\|result\[0\]\" feeding internal logic into a wire" {  } { { "ALU/Mux.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/ALU/Mux.sv" 3 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1623651464961 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:arm\|ALU:uut\|Mux:m\|result\[1\] " "Converted tri-state buffer \"CPU:arm\|ALU:uut\|Mux:m\|result\[1\]\" feeding internal logic into a wire" {  } { { "ALU/Mux.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/ALU/Mux.sv" 3 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1623651464961 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:arm\|ALU:uut\|Mux:m\|result\[2\] " "Converted tri-state buffer \"CPU:arm\|ALU:uut\|Mux:m\|result\[2\]\" feeding internal logic into a wire" {  } { { "ALU/Mux.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/ALU/Mux.sv" 3 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1623651464961 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:arm\|ALU:uut\|Mux:m\|result\[3\] " "Converted tri-state buffer \"CPU:arm\|ALU:uut\|Mux:m\|result\[3\]\" feeding internal logic into a wire" {  } { { "ALU/Mux.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/ALU/Mux.sv" 3 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1623651464961 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:arm\|ALU:uut\|Mux:m\|result\[4\] " "Converted tri-state buffer \"CPU:arm\|ALU:uut\|Mux:m\|result\[4\]\" feeding internal logic into a wire" {  } { { "ALU/Mux.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/ALU/Mux.sv" 3 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1623651464961 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:arm\|ALU:uut\|Mux:m\|result\[5\] " "Converted tri-state buffer \"CPU:arm\|ALU:uut\|Mux:m\|result\[5\]\" feeding internal logic into a wire" {  } { { "ALU/Mux.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/ALU/Mux.sv" 3 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1623651464961 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:arm\|ALU:uut\|Mux:m\|result\[6\] " "Converted tri-state buffer \"CPU:arm\|ALU:uut\|Mux:m\|result\[6\]\" feeding internal logic into a wire" {  } { { "ALU/Mux.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/ALU/Mux.sv" 3 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1623651464961 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:arm\|ALU:uut\|Mux:m\|result\[7\] " "Converted tri-state buffer \"CPU:arm\|ALU:uut\|Mux:m\|result\[7\]\" feeding internal logic into a wire" {  } { { "ALU/Mux.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/ALU/Mux.sv" 3 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1623651464961 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:arm\|ALU:uut\|Mux:m\|result\[8\] " "Converted tri-state buffer \"CPU:arm\|ALU:uut\|Mux:m\|result\[8\]\" feeding internal logic into a wire" {  } { { "ALU/Mux.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/ALU/Mux.sv" 3 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1623651464961 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:arm\|ALU:uut\|Mux:m\|result\[9\] " "Converted tri-state buffer \"CPU:arm\|ALU:uut\|Mux:m\|result\[9\]\" feeding internal logic into a wire" {  } { { "ALU/Mux.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/ALU/Mux.sv" 3 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1623651464961 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:arm\|ALU:uut\|Mux:m\|result\[10\] " "Converted tri-state buffer \"CPU:arm\|ALU:uut\|Mux:m\|result\[10\]\" feeding internal logic into a wire" {  } { { "ALU/Mux.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/ALU/Mux.sv" 3 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1623651464961 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:arm\|ALU:uut\|Mux:m\|result\[11\] " "Converted tri-state buffer \"CPU:arm\|ALU:uut\|Mux:m\|result\[11\]\" feeding internal logic into a wire" {  } { { "ALU/Mux.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/ALU/Mux.sv" 3 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1623651464961 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:arm\|ALU:uut\|Mux:m\|result\[12\] " "Converted tri-state buffer \"CPU:arm\|ALU:uut\|Mux:m\|result\[12\]\" feeding internal logic into a wire" {  } { { "ALU/Mux.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/ALU/Mux.sv" 3 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1623651464961 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:arm\|ALU:uut\|Mux:m\|result\[13\] " "Converted tri-state buffer \"CPU:arm\|ALU:uut\|Mux:m\|result\[13\]\" feeding internal logic into a wire" {  } { { "ALU/Mux.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/ALU/Mux.sv" 3 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1623651464961 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:arm\|ALU:uut\|Mux:m\|result\[14\] " "Converted tri-state buffer \"CPU:arm\|ALU:uut\|Mux:m\|result\[14\]\" feeding internal logic into a wire" {  } { { "ALU/Mux.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/ALU/Mux.sv" 3 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1623651464961 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:arm\|ALU:uut\|Mux:m\|result\[15\] " "Converted tri-state buffer \"CPU:arm\|ALU:uut\|Mux:m\|result\[15\]\" feeding internal logic into a wire" {  } { { "ALU/Mux.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/ALU/Mux.sv" 3 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1623651464961 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:arm\|ALU:uut\|Mux:m\|result\[16\] " "Converted tri-state buffer \"CPU:arm\|ALU:uut\|Mux:m\|result\[16\]\" feeding internal logic into a wire" {  } { { "ALU/Mux.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/ALU/Mux.sv" 3 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1623651464961 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:arm\|ALU:uut\|Mux:m\|result\[17\] " "Converted tri-state buffer \"CPU:arm\|ALU:uut\|Mux:m\|result\[17\]\" feeding internal logic into a wire" {  } { { "ALU/Mux.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/ALU/Mux.sv" 3 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1623651464961 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:arm\|ALU:uut\|Mux:m\|result\[18\] " "Converted tri-state buffer \"CPU:arm\|ALU:uut\|Mux:m\|result\[18\]\" feeding internal logic into a wire" {  } { { "ALU/Mux.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/ALU/Mux.sv" 3 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1623651464961 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:arm\|ALU:uut\|Mux:m\|result\[19\] " "Converted tri-state buffer \"CPU:arm\|ALU:uut\|Mux:m\|result\[19\]\" feeding internal logic into a wire" {  } { { "ALU/Mux.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/ALU/Mux.sv" 3 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1623651464961 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:arm\|ALU:uut\|Mux:m\|result\[20\] " "Converted tri-state buffer \"CPU:arm\|ALU:uut\|Mux:m\|result\[20\]\" feeding internal logic into a wire" {  } { { "ALU/Mux.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/ALU/Mux.sv" 3 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1623651464961 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:arm\|ALU:uut\|Mux:m\|result\[21\] " "Converted tri-state buffer \"CPU:arm\|ALU:uut\|Mux:m\|result\[21\]\" feeding internal logic into a wire" {  } { { "ALU/Mux.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/ALU/Mux.sv" 3 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1623651464961 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:arm\|ALU:uut\|Mux:m\|result\[22\] " "Converted tri-state buffer \"CPU:arm\|ALU:uut\|Mux:m\|result\[22\]\" feeding internal logic into a wire" {  } { { "ALU/Mux.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/ALU/Mux.sv" 3 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1623651464961 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:arm\|ALU:uut\|Mux:m\|result\[23\] " "Converted tri-state buffer \"CPU:arm\|ALU:uut\|Mux:m\|result\[23\]\" feeding internal logic into a wire" {  } { { "ALU/Mux.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/ALU/Mux.sv" 3 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1623651464961 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:arm\|ALU:uut\|Mux:m\|result\[24\] " "Converted tri-state buffer \"CPU:arm\|ALU:uut\|Mux:m\|result\[24\]\" feeding internal logic into a wire" {  } { { "ALU/Mux.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/ALU/Mux.sv" 3 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1623651464961 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:arm\|ALU:uut\|Mux:m\|result\[25\] " "Converted tri-state buffer \"CPU:arm\|ALU:uut\|Mux:m\|result\[25\]\" feeding internal logic into a wire" {  } { { "ALU/Mux.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/ALU/Mux.sv" 3 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1623651464961 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:arm\|ALU:uut\|Mux:m\|result\[26\] " "Converted tri-state buffer \"CPU:arm\|ALU:uut\|Mux:m\|result\[26\]\" feeding internal logic into a wire" {  } { { "ALU/Mux.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/ALU/Mux.sv" 3 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1623651464961 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:arm\|ALU:uut\|Mux:m\|result\[27\] " "Converted tri-state buffer \"CPU:arm\|ALU:uut\|Mux:m\|result\[27\]\" feeding internal logic into a wire" {  } { { "ALU/Mux.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/ALU/Mux.sv" 3 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1623651464961 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:arm\|ALU:uut\|Mux:m\|result\[28\] " "Converted tri-state buffer \"CPU:arm\|ALU:uut\|Mux:m\|result\[28\]\" feeding internal logic into a wire" {  } { { "ALU/Mux.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/ALU/Mux.sv" 3 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1623651464961 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:arm\|ALU:uut\|Mux:m\|result\[29\] " "Converted tri-state buffer \"CPU:arm\|ALU:uut\|Mux:m\|result\[29\]\" feeding internal logic into a wire" {  } { { "ALU/Mux.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/ALU/Mux.sv" 3 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1623651464961 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:arm\|ALU:uut\|Mux:m\|result\[30\] " "Converted tri-state buffer \"CPU:arm\|ALU:uut\|Mux:m\|result\[30\]\" feeding internal logic into a wire" {  } { { "ALU/Mux.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/ALU/Mux.sv" 3 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1623651464961 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:arm\|ALU:uut\|Mux:m\|result\[31\] " "Converted tri-state buffer \"CPU:arm\|ALU:uut\|Mux:m\|result\[31\]\" feeding internal logic into a wire" {  } { { "ALU/Mux.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/ALU/Mux.sv" 3 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1623651464961 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1623651464961 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_ROM_INFERRED" "VGA:vga\|Pixels:p\|Font_Romv:rom\|Mux1_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"VGA:vga\|Pixels:p\|Font_Romv:rom\|Mux1_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1623651477060 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 1 " "Parameter WIDTH_A set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1623651477060 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 12 " "Parameter WIDTHAD_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1623651477060 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 4096 " "Parameter NUMWORDS_A set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1623651477060 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1623651477060 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1623651477060 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE Proyecto_cpu.CPU_VGA0.rtl.mif " "Parameter INIT_FILE set to Proyecto_cpu.CPU_VGA0.rtl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1623651477060 ""}  } {  } 0 276031 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1623651477060 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1623651477060 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "CPU:arm\|ALU:uut\|divisor_nb:div\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"CPU:arm\|ALU:uut\|divisor_nb:div\|Div0\"" {  } { { "ALU/divisor_nb.sv" "Div0" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/ALU/divisor_nb.sv" 4 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1623651477062 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "CPU:arm\|ALU:uut\|modulo_nb:mod\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"CPU:arm\|ALU:uut\|modulo_nb:mod\|Mod0\"" {  } { { "ALU/modulo_nb.sv" "Mod0" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/ALU/modulo_nb.sv" 4 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1623651477062 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1623651477062 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VGA:vga\|Pixels:p\|Font_Romv:rom\|altsyncram:Mux1_rtl_0 " "Elaborated megafunction instantiation \"VGA:vga\|Pixels:p\|Font_Romv:rom\|altsyncram:Mux1_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623651477183 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VGA:vga\|Pixels:p\|Font_Romv:rom\|altsyncram:Mux1_rtl_0 " "Instantiated megafunction \"VGA:vga\|Pixels:p\|Font_Romv:rom\|altsyncram:Mux1_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623651477183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 1 " "Parameter \"WIDTH_A\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623651477183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 12 " "Parameter \"WIDTHAD_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623651477183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 4096 " "Parameter \"NUMWORDS_A\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623651477183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623651477183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623651477183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE Proyecto_cpu.CPU_VGA0.rtl.mif " "Parameter \"INIT_FILE\" = \"Proyecto_cpu.CPU_VGA0.rtl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623651477183 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1623651477183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2e61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2e61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2e61 " "Found entity 1: altsyncram_2e61" {  } { { "db/altsyncram_2e61.tdf" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/db/altsyncram_2e61.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623651477248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623651477248 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CPU:arm\|ALU:uut\|divisor_nb:div\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"CPU:arm\|ALU:uut\|divisor_nb:div\|lpm_divide:Div0\"" {  } { { "ALU/divisor_nb.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/ALU/divisor_nb.sv" 4 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623651477306 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CPU:arm\|ALU:uut\|divisor_nb:div\|lpm_divide:Div0 " "Instantiated megafunction \"CPU:arm\|ALU:uut\|divisor_nb:div\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623651477306 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623651477306 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623651477306 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623651477306 ""}  } { { "ALU/divisor_nb.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/ALU/divisor_nb.sv" 4 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1623651477306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_3dm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_3dm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_3dm " "Found entity 1: lpm_divide_3dm" {  } { { "db/lpm_divide_3dm.tdf" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/db/lpm_divide_3dm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623651477363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623651477363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9nh " "Found entity 1: sign_div_unsign_9nh" {  } { { "db/sign_div_unsign_9nh.tdf" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/db/sign_div_unsign_9nh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623651477385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623651477385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_o2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_o2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_o2f " "Found entity 1: alt_u_div_o2f" {  } { { "db/alt_u_div_o2f.tdf" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/db/alt_u_div_o2f.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623651477483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623651477483 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CPU:arm\|ALU:uut\|modulo_nb:mod\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"CPU:arm\|ALU:uut\|modulo_nb:mod\|lpm_divide:Mod0\"" {  } { { "ALU/modulo_nb.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/ALU/modulo_nb.sv" 4 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623651477524 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CPU:arm\|ALU:uut\|modulo_nb:mod\|lpm_divide:Mod0 " "Instantiated megafunction \"CPU:arm\|ALU:uut\|modulo_nb:mod\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623651477524 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623651477524 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623651477524 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623651477524 ""}  } { { "ALU/modulo_nb.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/ALU/modulo_nb.sv" 4 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1623651477524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_65m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_65m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_65m " "Found entity 1: lpm_divide_65m" {  } { { "db/lpm_divide_65m.tdf" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/db/lpm_divide_65m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623651477579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623651477579 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sync GND " "Pin \"sync\" is stuck at GND" {  } { { "CPU_VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/CPU_VGA.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623651494490 "|CPU_VGA|sync"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1623651494490 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1623651495003 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1623651520027 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/output_files/Proyecto_cpu.map.smsg " "Generated suppressed messages file C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/output_files/Proyecto_cpu.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623651520334 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1623651520880 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623651520880 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "8951 " "Implemented 8951 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1623651521599 ""} { "Info" "ICUT_CUT_TM_OPINS" "29 " "Implemented 29 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1623651521599 ""} { "Info" "ICUT_CUT_TM_LCELLS" "8910 " "Implemented 8910 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1623651521599 ""} { "Info" "ICUT_CUT_TM_RAMS" "1 " "Implemented 1 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1623651521599 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "2 " "Implemented 2 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1623651521599 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1623651521599 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 49 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 49 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4938 " "Peak virtual memory: 4938 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1623651521672 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 14 00:18:41 2021 " "Processing ended: Mon Jun 14 00:18:41 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1623651521672 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:14 " "Elapsed time: 00:01:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1623651521672 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:22 " "Total CPU time (on all processors): 00:01:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1623651521672 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1623651521672 ""}
