Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Tue Aug 25 00:27:35 2020
| Host         : DESKTOP-9GBQU5S running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation
| Design       : au_top_0
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 4 register/latch pins with no clock driven by root clock pin: slowclk/M_ctr_q_reg[25]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 8 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.338        0.000                      0                   55        0.254        0.000                      0                   55        4.500        0.000                       0                    31  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               7.338        0.000                      0                   55        0.254        0.000                      0                   55        4.500        0.000                       0                    31  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        7.338ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.254ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.338ns  (required time - arrival time)
  Source:                 slowclk/M_ctr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowclk/M_ctr_q_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        2.712ns  (logic 2.083ns (76.801%)  route 0.629ns (23.199%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 14.913 - 10.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.624     5.208    slowclk/clk
    SLICE_X64Y90         FDRE                                         r  slowclk/M_ctr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y90         FDRE (Prop_fdre_C_Q)         0.518     5.726 r  slowclk/M_ctr_q_reg[1]/Q
                         net (fo=1, routed)           0.629     6.355    slowclk/M_ctr_q_reg_n_0_[1]
    SLICE_X64Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.012 r  slowclk/M_ctr_q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.012    slowclk/M_ctr_q_reg[0]_i_1_n_0
    SLICE_X64Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.129 r  slowclk/M_ctr_q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.129    slowclk/M_ctr_q_reg[4]_i_1_n_0
    SLICE_X64Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.246 r  slowclk/M_ctr_q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.246    slowclk/M_ctr_q_reg[8]_i_1_n_0
    SLICE_X64Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.363 r  slowclk/M_ctr_q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.363    slowclk/M_ctr_q_reg[12]_i_1_n_0
    SLICE_X64Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.480 r  slowclk/M_ctr_q_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.480    slowclk/M_ctr_q_reg[16]_i_1_n_0
    SLICE_X64Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.597 r  slowclk/M_ctr_q_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.597    slowclk/M_ctr_q_reg[20]_i_1_n_0
    SLICE_X64Y96         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.920 r  slowclk/M_ctr_q_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.920    slowclk/M_ctr_q_reg[24]_i_1_n_6
    SLICE_X64Y96         FDRE                                         r  slowclk/M_ctr_q_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.509    14.913    slowclk/clk
    SLICE_X64Y96         FDRE                                         r  slowclk/M_ctr_q_reg[25]/C
                         clock pessimism              0.272    15.185    
                         clock uncertainty           -0.035    15.150    
    SLICE_X64Y96         FDRE (Setup_fdre_C_D)        0.109    15.259    slowclk/M_ctr_q_reg[25]
  -------------------------------------------------------------------
                         required time                         15.259    
                         arrival time                          -7.920    
  -------------------------------------------------------------------
                         slack                                  7.338    

Slack (MET) :             7.442ns  (required time - arrival time)
  Source:                 slowclk/M_ctr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowclk/M_ctr_q_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        2.608ns  (logic 1.979ns (75.876%)  route 0.629ns (24.124%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 14.913 - 10.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.624     5.208    slowclk/clk
    SLICE_X64Y90         FDRE                                         r  slowclk/M_ctr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y90         FDRE (Prop_fdre_C_Q)         0.518     5.726 r  slowclk/M_ctr_q_reg[1]/Q
                         net (fo=1, routed)           0.629     6.355    slowclk/M_ctr_q_reg_n_0_[1]
    SLICE_X64Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.012 r  slowclk/M_ctr_q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.012    slowclk/M_ctr_q_reg[0]_i_1_n_0
    SLICE_X64Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.129 r  slowclk/M_ctr_q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.129    slowclk/M_ctr_q_reg[4]_i_1_n_0
    SLICE_X64Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.246 r  slowclk/M_ctr_q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.246    slowclk/M_ctr_q_reg[8]_i_1_n_0
    SLICE_X64Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.363 r  slowclk/M_ctr_q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.363    slowclk/M_ctr_q_reg[12]_i_1_n_0
    SLICE_X64Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.480 r  slowclk/M_ctr_q_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.480    slowclk/M_ctr_q_reg[16]_i_1_n_0
    SLICE_X64Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.597 r  slowclk/M_ctr_q_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.597    slowclk/M_ctr_q_reg[20]_i_1_n_0
    SLICE_X64Y96         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.816 r  slowclk/M_ctr_q_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.816    slowclk/M_ctr_q_reg[24]_i_1_n_7
    SLICE_X64Y96         FDRE                                         r  slowclk/M_ctr_q_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.509    14.913    slowclk/clk
    SLICE_X64Y96         FDRE                                         r  slowclk/M_ctr_q_reg[24]/C
                         clock pessimism              0.272    15.185    
                         clock uncertainty           -0.035    15.150    
    SLICE_X64Y96         FDRE (Setup_fdre_C_D)        0.109    15.259    slowclk/M_ctr_q_reg[24]
  -------------------------------------------------------------------
                         required time                         15.259    
                         arrival time                          -7.816    
  -------------------------------------------------------------------
                         slack                                  7.442    

Slack (MET) :             7.455ns  (required time - arrival time)
  Source:                 slowclk/M_ctr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowclk/M_ctr_q_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        2.595ns  (logic 1.966ns (75.755%)  route 0.629ns (24.245%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 14.913 - 10.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.624     5.208    slowclk/clk
    SLICE_X64Y90         FDRE                                         r  slowclk/M_ctr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y90         FDRE (Prop_fdre_C_Q)         0.518     5.726 r  slowclk/M_ctr_q_reg[1]/Q
                         net (fo=1, routed)           0.629     6.355    slowclk/M_ctr_q_reg_n_0_[1]
    SLICE_X64Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.012 r  slowclk/M_ctr_q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.012    slowclk/M_ctr_q_reg[0]_i_1_n_0
    SLICE_X64Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.129 r  slowclk/M_ctr_q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.129    slowclk/M_ctr_q_reg[4]_i_1_n_0
    SLICE_X64Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.246 r  slowclk/M_ctr_q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.246    slowclk/M_ctr_q_reg[8]_i_1_n_0
    SLICE_X64Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.363 r  slowclk/M_ctr_q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.363    slowclk/M_ctr_q_reg[12]_i_1_n_0
    SLICE_X64Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.480 r  slowclk/M_ctr_q_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.480    slowclk/M_ctr_q_reg[16]_i_1_n_0
    SLICE_X64Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.803 r  slowclk/M_ctr_q_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.803    slowclk/M_ctr_q_reg[20]_i_1_n_6
    SLICE_X64Y95         FDRE                                         r  slowclk/M_ctr_q_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.509    14.913    slowclk/clk
    SLICE_X64Y95         FDRE                                         r  slowclk/M_ctr_q_reg[21]/C
                         clock pessimism              0.272    15.185    
                         clock uncertainty           -0.035    15.150    
    SLICE_X64Y95         FDRE (Setup_fdre_C_D)        0.109    15.259    slowclk/M_ctr_q_reg[21]
  -------------------------------------------------------------------
                         required time                         15.259    
                         arrival time                          -7.803    
  -------------------------------------------------------------------
                         slack                                  7.455    

Slack (MET) :             7.463ns  (required time - arrival time)
  Source:                 slowclk/M_ctr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowclk/M_ctr_q_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        2.587ns  (logic 1.958ns (75.680%)  route 0.629ns (24.320%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 14.913 - 10.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.624     5.208    slowclk/clk
    SLICE_X64Y90         FDRE                                         r  slowclk/M_ctr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y90         FDRE (Prop_fdre_C_Q)         0.518     5.726 r  slowclk/M_ctr_q_reg[1]/Q
                         net (fo=1, routed)           0.629     6.355    slowclk/M_ctr_q_reg_n_0_[1]
    SLICE_X64Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.012 r  slowclk/M_ctr_q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.012    slowclk/M_ctr_q_reg[0]_i_1_n_0
    SLICE_X64Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.129 r  slowclk/M_ctr_q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.129    slowclk/M_ctr_q_reg[4]_i_1_n_0
    SLICE_X64Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.246 r  slowclk/M_ctr_q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.246    slowclk/M_ctr_q_reg[8]_i_1_n_0
    SLICE_X64Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.363 r  slowclk/M_ctr_q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.363    slowclk/M_ctr_q_reg[12]_i_1_n_0
    SLICE_X64Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.480 r  slowclk/M_ctr_q_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.480    slowclk/M_ctr_q_reg[16]_i_1_n_0
    SLICE_X64Y95         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.795 r  slowclk/M_ctr_q_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.795    slowclk/M_ctr_q_reg[20]_i_1_n_4
    SLICE_X64Y95         FDRE                                         r  slowclk/M_ctr_q_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.509    14.913    slowclk/clk
    SLICE_X64Y95         FDRE                                         r  slowclk/M_ctr_q_reg[23]/C
                         clock pessimism              0.272    15.185    
                         clock uncertainty           -0.035    15.150    
    SLICE_X64Y95         FDRE (Setup_fdre_C_D)        0.109    15.259    slowclk/M_ctr_q_reg[23]
  -------------------------------------------------------------------
                         required time                         15.259    
                         arrival time                          -7.795    
  -------------------------------------------------------------------
                         slack                                  7.463    

Slack (MET) :             7.539ns  (required time - arrival time)
  Source:                 slowclk/M_ctr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowclk/M_ctr_q_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        2.511ns  (logic 1.882ns (74.944%)  route 0.629ns (25.056%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 14.913 - 10.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.624     5.208    slowclk/clk
    SLICE_X64Y90         FDRE                                         r  slowclk/M_ctr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y90         FDRE (Prop_fdre_C_Q)         0.518     5.726 r  slowclk/M_ctr_q_reg[1]/Q
                         net (fo=1, routed)           0.629     6.355    slowclk/M_ctr_q_reg_n_0_[1]
    SLICE_X64Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.012 r  slowclk/M_ctr_q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.012    slowclk/M_ctr_q_reg[0]_i_1_n_0
    SLICE_X64Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.129 r  slowclk/M_ctr_q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.129    slowclk/M_ctr_q_reg[4]_i_1_n_0
    SLICE_X64Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.246 r  slowclk/M_ctr_q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.246    slowclk/M_ctr_q_reg[8]_i_1_n_0
    SLICE_X64Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.363 r  slowclk/M_ctr_q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.363    slowclk/M_ctr_q_reg[12]_i_1_n_0
    SLICE_X64Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.480 r  slowclk/M_ctr_q_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.480    slowclk/M_ctr_q_reg[16]_i_1_n_0
    SLICE_X64Y95         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.719 r  slowclk/M_ctr_q_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.719    slowclk/M_ctr_q_reg[20]_i_1_n_5
    SLICE_X64Y95         FDRE                                         r  slowclk/M_ctr_q_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.509    14.913    slowclk/clk
    SLICE_X64Y95         FDRE                                         r  slowclk/M_ctr_q_reg[22]/C
                         clock pessimism              0.272    15.185    
                         clock uncertainty           -0.035    15.150    
    SLICE_X64Y95         FDRE (Setup_fdre_C_D)        0.109    15.259    slowclk/M_ctr_q_reg[22]
  -------------------------------------------------------------------
                         required time                         15.259    
                         arrival time                          -7.719    
  -------------------------------------------------------------------
                         slack                                  7.539    

Slack (MET) :             7.559ns  (required time - arrival time)
  Source:                 slowclk/M_ctr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowclk/M_ctr_q_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        2.491ns  (logic 1.862ns (74.743%)  route 0.629ns (25.257%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 14.913 - 10.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.624     5.208    slowclk/clk
    SLICE_X64Y90         FDRE                                         r  slowclk/M_ctr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y90         FDRE (Prop_fdre_C_Q)         0.518     5.726 r  slowclk/M_ctr_q_reg[1]/Q
                         net (fo=1, routed)           0.629     6.355    slowclk/M_ctr_q_reg_n_0_[1]
    SLICE_X64Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.012 r  slowclk/M_ctr_q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.012    slowclk/M_ctr_q_reg[0]_i_1_n_0
    SLICE_X64Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.129 r  slowclk/M_ctr_q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.129    slowclk/M_ctr_q_reg[4]_i_1_n_0
    SLICE_X64Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.246 r  slowclk/M_ctr_q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.246    slowclk/M_ctr_q_reg[8]_i_1_n_0
    SLICE_X64Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.363 r  slowclk/M_ctr_q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.363    slowclk/M_ctr_q_reg[12]_i_1_n_0
    SLICE_X64Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.480 r  slowclk/M_ctr_q_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.480    slowclk/M_ctr_q_reg[16]_i_1_n_0
    SLICE_X64Y95         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.699 r  slowclk/M_ctr_q_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.699    slowclk/M_ctr_q_reg[20]_i_1_n_7
    SLICE_X64Y95         FDRE                                         r  slowclk/M_ctr_q_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.509    14.913    slowclk/clk
    SLICE_X64Y95         FDRE                                         r  slowclk/M_ctr_q_reg[20]/C
                         clock pessimism              0.272    15.185    
                         clock uncertainty           -0.035    15.150    
    SLICE_X64Y95         FDRE (Setup_fdre_C_D)        0.109    15.259    slowclk/M_ctr_q_reg[20]
  -------------------------------------------------------------------
                         required time                         15.259    
                         arrival time                          -7.699    
  -------------------------------------------------------------------
                         slack                                  7.559    

Slack (MET) :             7.572ns  (required time - arrival time)
  Source:                 slowclk/M_ctr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowclk/M_ctr_q_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        2.478ns  (logic 1.849ns (74.610%)  route 0.629ns (25.390%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 14.913 - 10.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.624     5.208    slowclk/clk
    SLICE_X64Y90         FDRE                                         r  slowclk/M_ctr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y90         FDRE (Prop_fdre_C_Q)         0.518     5.726 r  slowclk/M_ctr_q_reg[1]/Q
                         net (fo=1, routed)           0.629     6.355    slowclk/M_ctr_q_reg_n_0_[1]
    SLICE_X64Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.012 r  slowclk/M_ctr_q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.012    slowclk/M_ctr_q_reg[0]_i_1_n_0
    SLICE_X64Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.129 r  slowclk/M_ctr_q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.129    slowclk/M_ctr_q_reg[4]_i_1_n_0
    SLICE_X64Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.246 r  slowclk/M_ctr_q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.246    slowclk/M_ctr_q_reg[8]_i_1_n_0
    SLICE_X64Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.363 r  slowclk/M_ctr_q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.363    slowclk/M_ctr_q_reg[12]_i_1_n_0
    SLICE_X64Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.686 r  slowclk/M_ctr_q_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.686    slowclk/M_ctr_q_reg[16]_i_1_n_6
    SLICE_X64Y94         FDRE                                         r  slowclk/M_ctr_q_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.509    14.913    slowclk/clk
    SLICE_X64Y94         FDRE                                         r  slowclk/M_ctr_q_reg[17]/C
                         clock pessimism              0.272    15.185    
                         clock uncertainty           -0.035    15.150    
    SLICE_X64Y94         FDRE (Setup_fdre_C_D)        0.109    15.259    slowclk/M_ctr_q_reg[17]
  -------------------------------------------------------------------
                         required time                         15.259    
                         arrival time                          -7.686    
  -------------------------------------------------------------------
                         slack                                  7.572    

Slack (MET) :             7.580ns  (required time - arrival time)
  Source:                 slowclk/M_ctr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowclk/M_ctr_q_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        2.470ns  (logic 1.841ns (74.528%)  route 0.629ns (25.472%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 14.913 - 10.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.624     5.208    slowclk/clk
    SLICE_X64Y90         FDRE                                         r  slowclk/M_ctr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y90         FDRE (Prop_fdre_C_Q)         0.518     5.726 r  slowclk/M_ctr_q_reg[1]/Q
                         net (fo=1, routed)           0.629     6.355    slowclk/M_ctr_q_reg_n_0_[1]
    SLICE_X64Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.012 r  slowclk/M_ctr_q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.012    slowclk/M_ctr_q_reg[0]_i_1_n_0
    SLICE_X64Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.129 r  slowclk/M_ctr_q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.129    slowclk/M_ctr_q_reg[4]_i_1_n_0
    SLICE_X64Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.246 r  slowclk/M_ctr_q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.246    slowclk/M_ctr_q_reg[8]_i_1_n_0
    SLICE_X64Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.363 r  slowclk/M_ctr_q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.363    slowclk/M_ctr_q_reg[12]_i_1_n_0
    SLICE_X64Y94         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.678 r  slowclk/M_ctr_q_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.678    slowclk/M_ctr_q_reg[16]_i_1_n_4
    SLICE_X64Y94         FDRE                                         r  slowclk/M_ctr_q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.509    14.913    slowclk/clk
    SLICE_X64Y94         FDRE                                         r  slowclk/M_ctr_q_reg[19]/C
                         clock pessimism              0.272    15.185    
                         clock uncertainty           -0.035    15.150    
    SLICE_X64Y94         FDRE (Setup_fdre_C_D)        0.109    15.259    slowclk/M_ctr_q_reg[19]
  -------------------------------------------------------------------
                         required time                         15.259    
                         arrival time                          -7.678    
  -------------------------------------------------------------------
                         slack                                  7.580    

Slack (MET) :             7.656ns  (required time - arrival time)
  Source:                 slowclk/M_ctr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowclk/M_ctr_q_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        2.394ns  (logic 1.765ns (73.719%)  route 0.629ns (26.281%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 14.913 - 10.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.624     5.208    slowclk/clk
    SLICE_X64Y90         FDRE                                         r  slowclk/M_ctr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y90         FDRE (Prop_fdre_C_Q)         0.518     5.726 r  slowclk/M_ctr_q_reg[1]/Q
                         net (fo=1, routed)           0.629     6.355    slowclk/M_ctr_q_reg_n_0_[1]
    SLICE_X64Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.012 r  slowclk/M_ctr_q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.012    slowclk/M_ctr_q_reg[0]_i_1_n_0
    SLICE_X64Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.129 r  slowclk/M_ctr_q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.129    slowclk/M_ctr_q_reg[4]_i_1_n_0
    SLICE_X64Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.246 r  slowclk/M_ctr_q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.246    slowclk/M_ctr_q_reg[8]_i_1_n_0
    SLICE_X64Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.363 r  slowclk/M_ctr_q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.363    slowclk/M_ctr_q_reg[12]_i_1_n_0
    SLICE_X64Y94         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.602 r  slowclk/M_ctr_q_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.602    slowclk/M_ctr_q_reg[16]_i_1_n_5
    SLICE_X64Y94         FDRE                                         r  slowclk/M_ctr_q_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.509    14.913    slowclk/clk
    SLICE_X64Y94         FDRE                                         r  slowclk/M_ctr_q_reg[18]/C
                         clock pessimism              0.272    15.185    
                         clock uncertainty           -0.035    15.150    
    SLICE_X64Y94         FDRE (Setup_fdre_C_D)        0.109    15.259    slowclk/M_ctr_q_reg[18]
  -------------------------------------------------------------------
                         required time                         15.259    
                         arrival time                          -7.602    
  -------------------------------------------------------------------
                         slack                                  7.656    

Slack (MET) :             7.676ns  (required time - arrival time)
  Source:                 slowclk/M_ctr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowclk/M_ctr_q_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        2.374ns  (logic 1.745ns (73.498%)  route 0.629ns (26.502%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 14.913 - 10.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.624     5.208    slowclk/clk
    SLICE_X64Y90         FDRE                                         r  slowclk/M_ctr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y90         FDRE (Prop_fdre_C_Q)         0.518     5.726 r  slowclk/M_ctr_q_reg[1]/Q
                         net (fo=1, routed)           0.629     6.355    slowclk/M_ctr_q_reg_n_0_[1]
    SLICE_X64Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.012 r  slowclk/M_ctr_q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.012    slowclk/M_ctr_q_reg[0]_i_1_n_0
    SLICE_X64Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.129 r  slowclk/M_ctr_q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.129    slowclk/M_ctr_q_reg[4]_i_1_n_0
    SLICE_X64Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.246 r  slowclk/M_ctr_q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.246    slowclk/M_ctr_q_reg[8]_i_1_n_0
    SLICE_X64Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.363 r  slowclk/M_ctr_q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.363    slowclk/M_ctr_q_reg[12]_i_1_n_0
    SLICE_X64Y94         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.582 r  slowclk/M_ctr_q_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.582    slowclk/M_ctr_q_reg[16]_i_1_n_7
    SLICE_X64Y94         FDRE                                         r  slowclk/M_ctr_q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.509    14.913    slowclk/clk
    SLICE_X64Y94         FDRE                                         r  slowclk/M_ctr_q_reg[16]/C
                         clock pessimism              0.272    15.185    
                         clock uncertainty           -0.035    15.150    
    SLICE_X64Y94         FDRE (Setup_fdre_C_D)        0.109    15.259    slowclk/M_ctr_q_reg[16]
  -------------------------------------------------------------------
                         required time                         15.259    
                         arrival time                          -7.582    
  -------------------------------------------------------------------
                         slack                                  7.676    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 slowclk/M_ctr_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowclk/M_ctr_q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.592     1.536    slowclk/clk
    SLICE_X64Y92         FDRE                                         r  slowclk/M_ctr_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y92         FDRE (Prop_fdre_C_Q)         0.164     1.700 r  slowclk/M_ctr_q_reg[10]/Q
                         net (fo=1, routed)           0.114     1.814    slowclk/M_ctr_q_reg_n_0_[10]
    SLICE_X64Y92         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.924 r  slowclk/M_ctr_q_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.924    slowclk/M_ctr_q_reg[8]_i_1_n_5
    SLICE_X64Y92         FDRE                                         r  slowclk/M_ctr_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.862     2.052    slowclk/clk
    SLICE_X64Y92         FDRE                                         r  slowclk/M_ctr_q_reg[10]/C
                         clock pessimism             -0.517     1.536    
    SLICE_X64Y92         FDRE (Hold_fdre_C_D)         0.134     1.670    slowclk/M_ctr_q_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.670    
                         arrival time                           1.924    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 slowclk/M_ctr_q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowclk/M_ctr_q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.593     1.537    slowclk/clk
    SLICE_X64Y93         FDRE                                         r  slowclk/M_ctr_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y93         FDRE (Prop_fdre_C_Q)         0.164     1.701 r  slowclk/M_ctr_q_reg[14]/Q
                         net (fo=1, routed)           0.114     1.815    slowclk/M_ctr_q_reg_n_0_[14]
    SLICE_X64Y93         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.925 r  slowclk/M_ctr_q_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.925    slowclk/M_ctr_q_reg[12]_i_1_n_5
    SLICE_X64Y93         FDRE                                         r  slowclk/M_ctr_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.863     2.053    slowclk/clk
    SLICE_X64Y93         FDRE                                         r  slowclk/M_ctr_q_reg[14]/C
                         clock pessimism             -0.517     1.537    
    SLICE_X64Y93         FDRE (Hold_fdre_C_D)         0.134     1.671    slowclk/M_ctr_q_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.671    
                         arrival time                           1.925    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 slowclk/M_ctr_q_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowclk/M_ctr_q_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.593     1.537    slowclk/clk
    SLICE_X64Y94         FDRE                                         r  slowclk/M_ctr_q_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y94         FDRE (Prop_fdre_C_Q)         0.164     1.701 r  slowclk/M_ctr_q_reg[18]/Q
                         net (fo=1, routed)           0.114     1.815    slowclk/M_ctr_q_reg_n_0_[18]
    SLICE_X64Y94         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.925 r  slowclk/M_ctr_q_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.925    slowclk/M_ctr_q_reg[16]_i_1_n_5
    SLICE_X64Y94         FDRE                                         r  slowclk/M_ctr_q_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.863     2.053    slowclk/clk
    SLICE_X64Y94         FDRE                                         r  slowclk/M_ctr_q_reg[18]/C
                         clock pessimism             -0.517     1.537    
    SLICE_X64Y94         FDRE (Hold_fdre_C_D)         0.134     1.671    slowclk/M_ctr_q_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.671    
                         arrival time                           1.925    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 slowclk/M_ctr_q_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowclk/M_ctr_q_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.593     1.537    slowclk/clk
    SLICE_X64Y95         FDRE                                         r  slowclk/M_ctr_q_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y95         FDRE (Prop_fdre_C_Q)         0.164     1.701 r  slowclk/M_ctr_q_reg[22]/Q
                         net (fo=1, routed)           0.114     1.815    slowclk/M_ctr_q_reg_n_0_[22]
    SLICE_X64Y95         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.925 r  slowclk/M_ctr_q_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.925    slowclk/M_ctr_q_reg[20]_i_1_n_5
    SLICE_X64Y95         FDRE                                         r  slowclk/M_ctr_q_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.863     2.053    slowclk/clk
    SLICE_X64Y95         FDRE                                         r  slowclk/M_ctr_q_reg[22]/C
                         clock pessimism             -0.517     1.537    
    SLICE_X64Y95         FDRE (Hold_fdre_C_D)         0.134     1.671    slowclk/M_ctr_q_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.671    
                         arrival time                           1.925    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 slowclk/M_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowclk/M_ctr_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.592     1.536    slowclk/clk
    SLICE_X64Y90         FDRE                                         r  slowclk/M_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y90         FDRE (Prop_fdre_C_Q)         0.164     1.700 r  slowclk/M_ctr_q_reg[2]/Q
                         net (fo=1, routed)           0.114     1.814    slowclk/M_ctr_q_reg_n_0_[2]
    SLICE_X64Y90         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.924 r  slowclk/M_ctr_q_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.924    slowclk/M_ctr_q_reg[0]_i_1_n_5
    SLICE_X64Y90         FDRE                                         r  slowclk/M_ctr_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.862     2.052    slowclk/clk
    SLICE_X64Y90         FDRE                                         r  slowclk/M_ctr_q_reg[2]/C
                         clock pessimism             -0.517     1.536    
    SLICE_X64Y90         FDRE (Hold_fdre_C_D)         0.134     1.670    slowclk/M_ctr_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.670    
                         arrival time                           1.924    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 slowclk/M_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowclk/M_ctr_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.592     1.536    slowclk/clk
    SLICE_X64Y91         FDRE                                         r  slowclk/M_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y91         FDRE (Prop_fdre_C_Q)         0.164     1.700 r  slowclk/M_ctr_q_reg[6]/Q
                         net (fo=1, routed)           0.114     1.814    slowclk/M_ctr_q_reg_n_0_[6]
    SLICE_X64Y91         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.924 r  slowclk/M_ctr_q_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.924    slowclk/M_ctr_q_reg[4]_i_1_n_5
    SLICE_X64Y91         FDRE                                         r  slowclk/M_ctr_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.862     2.052    slowclk/clk
    SLICE_X64Y91         FDRE                                         r  slowclk/M_ctr_q_reg[6]/C
                         clock pessimism             -0.517     1.536    
    SLICE_X64Y91         FDRE (Hold_fdre_C_D)         0.134     1.670    slowclk/M_ctr_q_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.670    
                         arrival time                           1.924    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 reset_cond/M_stage_q_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_cond/M_stage_q_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.141ns (41.226%)  route 0.201ns (58.774%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.592     1.536    reset_cond/CLK
    SLICE_X65Y91         FDSE                                         r  reset_cond/M_stage_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y91         FDSE (Prop_fdse_C_Q)         0.141     1.677 r  reset_cond/M_stage_q_reg[2]/Q
                         net (fo=1, routed)           0.201     1.878    reset_cond/M_stage_d[3]
    SLICE_X65Y91         FDSE                                         r  reset_cond/M_stage_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.862     2.052    reset_cond/CLK
    SLICE_X65Y91         FDSE                                         r  reset_cond/M_stage_q_reg[3]/C
                         clock pessimism             -0.517     1.536    
    SLICE_X65Y91         FDSE (Hold_fdse_C_D)         0.072     1.608    reset_cond/M_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 reset_cond/M_stage_q_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_cond/M_stage_q_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.141ns (41.226%)  route 0.201ns (58.774%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.592     1.536    reset_cond/CLK
    SLICE_X65Y91         FDSE                                         r  reset_cond/M_stage_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y91         FDSE (Prop_fdse_C_Q)         0.141     1.677 r  reset_cond/M_stage_q_reg[1]/Q
                         net (fo=1, routed)           0.201     1.878    reset_cond/M_stage_d[2]
    SLICE_X65Y91         FDSE                                         r  reset_cond/M_stage_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.862     2.052    reset_cond/CLK
    SLICE_X65Y91         FDSE                                         r  reset_cond/M_stage_q_reg[2]/C
                         clock pessimism             -0.517     1.536    
    SLICE_X65Y91         FDSE (Hold_fdse_C_D)         0.070     1.606    reset_cond/M_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 reset_cond/M_stage_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_cond/M_stage_q_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.141ns (41.226%)  route 0.201ns (58.774%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.592     1.536    reset_cond/CLK
    SLICE_X65Y91         FDSE                                         r  reset_cond/M_stage_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y91         FDSE (Prop_fdse_C_Q)         0.141     1.677 r  reset_cond/M_stage_q_reg[0]/Q
                         net (fo=1, routed)           0.201     1.878    reset_cond/M_stage_d[1]
    SLICE_X65Y91         FDSE                                         r  reset_cond/M_stage_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.862     2.052    reset_cond/CLK
    SLICE_X65Y91         FDSE                                         r  reset_cond/M_stage_q_reg[1]/C
                         clock pessimism             -0.517     1.536    
    SLICE_X65Y91         FDSE (Hold_fdse_C_D)         0.066     1.602    reset_cond/M_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 slowclk/M_ctr_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowclk/M_ctr_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.592     1.536    slowclk/clk
    SLICE_X64Y92         FDRE                                         r  slowclk/M_ctr_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y92         FDRE (Prop_fdre_C_Q)         0.164     1.700 r  slowclk/M_ctr_q_reg[10]/Q
                         net (fo=1, routed)           0.114     1.814    slowclk/M_ctr_q_reg_n_0_[10]
    SLICE_X64Y92         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.960 r  slowclk/M_ctr_q_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.960    slowclk/M_ctr_q_reg[8]_i_1_n_4
    SLICE_X64Y92         FDRE                                         r  slowclk/M_ctr_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.862     2.052    slowclk/clk
    SLICE_X64Y92         FDRE                                         r  slowclk/M_ctr_q_reg[11]/C
                         clock pessimism             -0.517     1.536    
    SLICE_X64Y92         FDRE (Hold_fdre_C_D)         0.134     1.670    slowclk/M_ctr_q_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.670    
                         arrival time                           1.960    
  -------------------------------------------------------------------
                         slack                                  0.290    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X65Y91   reset_cond/M_stage_q_reg[0]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X65Y91   reset_cond/M_stage_q_reg[1]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X65Y91   reset_cond/M_stage_q_reg[2]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X65Y91   reset_cond/M_stage_q_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y90   slowclk/M_ctr_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y92   slowclk/M_ctr_q_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y92   slowclk/M_ctr_q_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y93   slowclk/M_ctr_q_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y93   slowclk/M_ctr_q_reg[13]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X65Y91   reset_cond/M_stage_q_reg[0]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X65Y91   reset_cond/M_stage_q_reg[1]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X65Y91   reset_cond/M_stage_q_reg[2]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X65Y91   reset_cond/M_stage_q_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y90   slowclk/M_ctr_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y90   slowclk/M_ctr_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y92   slowclk/M_ctr_q_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y92   slowclk/M_ctr_q_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y93   slowclk/M_ctr_q_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y93   slowclk/M_ctr_q_reg[13]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X65Y91   reset_cond/M_stage_q_reg[0]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X65Y91   reset_cond/M_stage_q_reg[1]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X65Y91   reset_cond/M_stage_q_reg[2]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X65Y91   reset_cond/M_stage_q_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y92   slowclk/M_ctr_q_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y92   slowclk/M_ctr_q_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y93   slowclk/M_ctr_q_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y93   slowclk/M_ctr_q_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y93   slowclk/M_ctr_q_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y93   slowclk/M_ctr_q_reg[15]/C



