<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable>
  <columns>
   <connections preferredWidth="95" />
   <irq preferredWidth="34" />
  </columns>
 </systemtable>
 <clocktable>
  <columns>
   <clockname preferredWidth="183" />
   <clocksource preferredWidth="183" />
   <frequency preferredWidth="163" />
  </columns>
 </clocktable>
 <window width="1382" height="754" x="-8" y="-8" />
 <library
   expandedCategories="Library/Qsys Interconnect/Memory-Mapped,Library/Interface Protocols/Ethernet,Library/Memories and Memory Controllers,Library/Interface Protocols,Project,Library/Memories and Memory Controllers/On-Chip,Library/Qsys Interconnect,Library,Library/Interface Protocols/Ethernet/Example" />
 <hdlexample language="VHDL" />
</preferences>
