# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../RISCVrv32IM.srcs/sources_1/imports/RTL/3rd Party IP/uart-debug" --include "../../../../RISCVrv32IM.srcs/sources_1/imports/RTL/Common" \
"../../../../RISCVrv32IM.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_sim_netlist.v" \
"../../../../RISCVrv32IM.srcs/sources_1/imports/RTL/Common/io/buzzer.v" \
"../../../../RISCVrv32IM.srcs/sources_1/imports/Documents/RISC-Vrv32m/PulseGenerator.v" \
"../../../../RISCVrv32IM.srcs/sources_1/imports/RTL/Common/io/SPI_Master.v" \
"../../../../RISCVrv32IM.srcs/sources_1/imports/Documents/RISC-Vrv32m/Start_Div_mul.v" \
"../../../../RISCVrv32IM.srcs/sources_1/imports/RTL/3rd Party IP/uart-debug/UART_RX.v" \
"../../../../RISCVrv32IM.srcs/sources_1/imports/RTL/3rd Party IP/uart-debug/UART_TX.v" \
"../../../../RISCVrv32IM.srcs/sources_1/imports/RTL/3rd Party IP/uart-debug/cmdproc.v" \
"../../../../RISCVrv32IM.srcs/sources_1/imports/RTL/3rd Party IP/uart-debug/debug_control.v" \
"../../../../RISCVrv32IM.srcs/sources_1/imports/Documents/RISC-Vrv32m/dffe.v" \
"../../../../RISCVrv32IM.srcs/sources_1/imports/Documents/RISC-Vrv32m/dffe3.v" \
"../../../../RISCVrv32IM.srcs/sources_1/imports/Documents/RISC-Vrv32m/dffe5.v" \
"../../../../RISCVrv32IM.srcs/sources_1/imports/RTL/Common/io/milliscounter.v" \
"../../../../RISCVrv32IM.srcs/sources_1/imports/Documents/RISC-Vrv32m/mux8x32.v" \
"../../../../RISCVrv32IM.srcs/sources_1/imports/RTL/Common/io/pmod_als_spi_receiver.v" \
"../../../../RISCVrv32IM.srcs/sources_1/imports/Documents/RISC-Vrv32m/sc_cu.v" \
"../../../../RISCVrv32IM.srcs/sources_1/imports/RTL/Common/sevensegdec.v" \
"../../../../RISCVrv32IM.srcs/sources_1/imports/RTL/Common/io/sevensegtimer.v" \
"../../../../RISCVrv32IM.srcs/sources_1/imports/RTL/Common/uram.v" \
"../../../../RISCVrv32IM.srcs/sources_1/imports/Documents/RISC-Vrv32m/Basic_and.v" \
"../../../../RISCVrv32IM.srcs/sources_1/imports/Documents/RISC-Vrv32m/SDivide.v" \
"../../../../RISCVrv32IM.srcs/sources_1/imports/Documents/RISC-Vrv32m/UDivide.v" \
"../../../../RISCVrv32IM.srcs/sources_1/imports/Documents/cod_riscv_cpu/alu.v" \
"../../../../RISCVrv32IM.srcs/sources_1/imports/Documents/cod_riscv_cpu/branch_addr.v" \
"../../../../RISCVrv32IM.srcs/sources_1/imports/RTL/Common/io/cpugpio.v" \
"../../../../RISCVrv32IM.srcs/sources_1/imports/Documents/RISC-Vrv32m/dffe32.v" \
"../../../../RISCVrv32IM.srcs/sources_1/imports/Documents/cod_riscv_cpu/imme.v" \
"../../../../RISCVrv32IM.srcs/sources_1/imports/Documents/cod_riscv_cpu/jal_addr.v" \
"../../../../RISCVrv32IM.srcs/sources_1/imports/Documents/cod_riscv_cpu/jalr_addr.v" \
"../../../../RISCVrv32IM.srcs/sources_1/imports/Documents/RISC-Vrv32m/mul_div.v" \
"../../../../RISCVrv32IM.srcs/sources_1/new/multiplysignedsigned.v" \
"../../../../RISCVrv32IM.srcs/sources_1/new/multiplysignedunsigned.v" \
"../../../../RISCVrv32IM.srcs/sources_1/new/multiplyunsignedunsigned.v" \
"../../../../RISCVrv32IM.srcs/sources_1/imports/Documents/cod_riscv_cpu/mux2x32.v" \
"../../../../RISCVrv32IM.srcs/sources_1/imports/Documents/cod_riscv_cpu/mux4x32.v" \
"../../../../RISCVrv32IM.srcs/sources_1/imports/Documents/cod_riscv_cpu/pc4.v" \
"../../../../RISCVrv32IM.srcs/sources_1/imports/Documents/cod_riscv_cpu/regfile.v" \
"../../../../RISCVrv32IM.srcs/sources_1/imports/Documents/RISC-Vrv32m/rv32m_fuse.v" \
"../../../../RISCVrv32IM.srcs/sources_1/imports/Documents/RISC-Vrv32m/rv32m_fuseALU.v" \
"../../../../RISCVrv32IM.srcs/sources_1/imports/Documents/cod_riscv_cpu/sc_computer.v" \
"../../../../RISCVrv32IM.srcs/sources_1/imports/Documents/cod_riscv_cpu/sccomp_decoder.v" \
"../../../../RISCVrv32IM.srcs/sources_1/imports/Documents/cod_riscv_cpu/sccpu.v" \
"../../../../RISCVrv32IM.srcs/sources_1/imports/Documents/cod_riscv_cpu/mfp_nexys4_ddr.v" \
"../../../../RISCVrv32IM.srcs/sources_1/imports/Documents/cod_riscv_cpu/sc_computer_tb.v" \
"../../../../RISCVrv32IM.srcs/sources_1/imports/RISC-Vrv32m/Start_Div.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
