// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
// Version: 2022.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module ViT_act_patch_embed_output_Pipeline_ln147_for_each_patch_x_ln149_for_block_dim (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        m_axi_weights_AWVALID,
        m_axi_weights_AWREADY,
        m_axi_weights_AWADDR,
        m_axi_weights_AWID,
        m_axi_weights_AWLEN,
        m_axi_weights_AWSIZE,
        m_axi_weights_AWBURST,
        m_axi_weights_AWLOCK,
        m_axi_weights_AWCACHE,
        m_axi_weights_AWPROT,
        m_axi_weights_AWQOS,
        m_axi_weights_AWREGION,
        m_axi_weights_AWUSER,
        m_axi_weights_WVALID,
        m_axi_weights_WREADY,
        m_axi_weights_WDATA,
        m_axi_weights_WSTRB,
        m_axi_weights_WLAST,
        m_axi_weights_WID,
        m_axi_weights_WUSER,
        m_axi_weights_ARVALID,
        m_axi_weights_ARREADY,
        m_axi_weights_ARADDR,
        m_axi_weights_ARID,
        m_axi_weights_ARLEN,
        m_axi_weights_ARSIZE,
        m_axi_weights_ARBURST,
        m_axi_weights_ARLOCK,
        m_axi_weights_ARCACHE,
        m_axi_weights_ARPROT,
        m_axi_weights_ARQOS,
        m_axi_weights_ARREGION,
        m_axi_weights_ARUSER,
        m_axi_weights_RVALID,
        m_axi_weights_RREADY,
        m_axi_weights_RDATA,
        m_axi_weights_RLAST,
        m_axi_weights_RID,
        m_axi_weights_RFIFONUM,
        m_axi_weights_RUSER,
        m_axi_weights_RRESP,
        m_axi_weights_BVALID,
        m_axi_weights_BREADY,
        m_axi_weights_BRESP,
        m_axi_weights_BID,
        m_axi_weights_BUSER,
        m_axi_inout2_AWVALID,
        m_axi_inout2_AWREADY,
        m_axi_inout2_AWADDR,
        m_axi_inout2_AWID,
        m_axi_inout2_AWLEN,
        m_axi_inout2_AWSIZE,
        m_axi_inout2_AWBURST,
        m_axi_inout2_AWLOCK,
        m_axi_inout2_AWCACHE,
        m_axi_inout2_AWPROT,
        m_axi_inout2_AWQOS,
        m_axi_inout2_AWREGION,
        m_axi_inout2_AWUSER,
        m_axi_inout2_WVALID,
        m_axi_inout2_WREADY,
        m_axi_inout2_WDATA,
        m_axi_inout2_WSTRB,
        m_axi_inout2_WLAST,
        m_axi_inout2_WID,
        m_axi_inout2_WUSER,
        m_axi_inout2_ARVALID,
        m_axi_inout2_ARREADY,
        m_axi_inout2_ARADDR,
        m_axi_inout2_ARID,
        m_axi_inout2_ARLEN,
        m_axi_inout2_ARSIZE,
        m_axi_inout2_ARBURST,
        m_axi_inout2_ARLOCK,
        m_axi_inout2_ARCACHE,
        m_axi_inout2_ARPROT,
        m_axi_inout2_ARQOS,
        m_axi_inout2_ARREGION,
        m_axi_inout2_ARUSER,
        m_axi_inout2_RVALID,
        m_axi_inout2_RREADY,
        m_axi_inout2_RDATA,
        m_axi_inout2_RLAST,
        m_axi_inout2_RID,
        m_axi_inout2_RFIFONUM,
        m_axi_inout2_RUSER,
        m_axi_inout2_RRESP,
        m_axi_inout2_BVALID,
        m_axi_inout2_BREADY,
        m_axi_inout2_BRESP,
        m_axi_inout2_BID,
        m_axi_inout2_BUSER,
        sext_ln147_i,
        zext_ln144_i,
        zext_ln147_2_i,
        patches31_address0,
        patches31_ce0,
        patches31_q0,
        pos_embed,
        select_ln813_i,
        icmp_ln813_i
);

parameter    ap_ST_fsm_pp0_stage0 = 2'd1;
parameter    ap_ST_fsm_pp0_stage1 = 2'd2;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output   m_axi_weights_AWVALID;
input   m_axi_weights_AWREADY;
output  [63:0] m_axi_weights_AWADDR;
output  [0:0] m_axi_weights_AWID;
output  [31:0] m_axi_weights_AWLEN;
output  [2:0] m_axi_weights_AWSIZE;
output  [1:0] m_axi_weights_AWBURST;
output  [1:0] m_axi_weights_AWLOCK;
output  [3:0] m_axi_weights_AWCACHE;
output  [2:0] m_axi_weights_AWPROT;
output  [3:0] m_axi_weights_AWQOS;
output  [3:0] m_axi_weights_AWREGION;
output  [0:0] m_axi_weights_AWUSER;
output   m_axi_weights_WVALID;
input   m_axi_weights_WREADY;
output  [255:0] m_axi_weights_WDATA;
output  [31:0] m_axi_weights_WSTRB;
output   m_axi_weights_WLAST;
output  [0:0] m_axi_weights_WID;
output  [0:0] m_axi_weights_WUSER;
output   m_axi_weights_ARVALID;
input   m_axi_weights_ARREADY;
output  [63:0] m_axi_weights_ARADDR;
output  [0:0] m_axi_weights_ARID;
output  [31:0] m_axi_weights_ARLEN;
output  [2:0] m_axi_weights_ARSIZE;
output  [1:0] m_axi_weights_ARBURST;
output  [1:0] m_axi_weights_ARLOCK;
output  [3:0] m_axi_weights_ARCACHE;
output  [2:0] m_axi_weights_ARPROT;
output  [3:0] m_axi_weights_ARQOS;
output  [3:0] m_axi_weights_ARREGION;
output  [0:0] m_axi_weights_ARUSER;
input   m_axi_weights_RVALID;
output   m_axi_weights_RREADY;
input  [255:0] m_axi_weights_RDATA;
input   m_axi_weights_RLAST;
input  [0:0] m_axi_weights_RID;
input  [8:0] m_axi_weights_RFIFONUM;
input  [0:0] m_axi_weights_RUSER;
input  [1:0] m_axi_weights_RRESP;
input   m_axi_weights_BVALID;
output   m_axi_weights_BREADY;
input  [1:0] m_axi_weights_BRESP;
input  [0:0] m_axi_weights_BID;
input  [0:0] m_axi_weights_BUSER;
output   m_axi_inout2_AWVALID;
input   m_axi_inout2_AWREADY;
output  [63:0] m_axi_inout2_AWADDR;
output  [0:0] m_axi_inout2_AWID;
output  [31:0] m_axi_inout2_AWLEN;
output  [2:0] m_axi_inout2_AWSIZE;
output  [1:0] m_axi_inout2_AWBURST;
output  [1:0] m_axi_inout2_AWLOCK;
output  [3:0] m_axi_inout2_AWCACHE;
output  [2:0] m_axi_inout2_AWPROT;
output  [3:0] m_axi_inout2_AWQOS;
output  [3:0] m_axi_inout2_AWREGION;
output  [0:0] m_axi_inout2_AWUSER;
output   m_axi_inout2_WVALID;
input   m_axi_inout2_WREADY;
output  [255:0] m_axi_inout2_WDATA;
output  [31:0] m_axi_inout2_WSTRB;
output   m_axi_inout2_WLAST;
output  [0:0] m_axi_inout2_WID;
output  [0:0] m_axi_inout2_WUSER;
output   m_axi_inout2_ARVALID;
input   m_axi_inout2_ARREADY;
output  [63:0] m_axi_inout2_ARADDR;
output  [0:0] m_axi_inout2_ARID;
output  [31:0] m_axi_inout2_ARLEN;
output  [2:0] m_axi_inout2_ARSIZE;
output  [1:0] m_axi_inout2_ARBURST;
output  [1:0] m_axi_inout2_ARLOCK;
output  [3:0] m_axi_inout2_ARCACHE;
output  [2:0] m_axi_inout2_ARPROT;
output  [3:0] m_axi_inout2_ARQOS;
output  [3:0] m_axi_inout2_ARREGION;
output  [0:0] m_axi_inout2_ARUSER;
input   m_axi_inout2_RVALID;
output   m_axi_inout2_RREADY;
input  [255:0] m_axi_inout2_RDATA;
input   m_axi_inout2_RLAST;
input  [0:0] m_axi_inout2_RID;
input  [8:0] m_axi_inout2_RFIFONUM;
input  [0:0] m_axi_inout2_RUSER;
input  [1:0] m_axi_inout2_RRESP;
input   m_axi_inout2_BVALID;
output   m_axi_inout2_BREADY;
input  [1:0] m_axi_inout2_BRESP;
input  [0:0] m_axi_inout2_BID;
input  [0:0] m_axi_inout2_BUSER;
input  [58:0] sext_ln147_i;
input  [6:0] zext_ln144_i;
input  [7:0] zext_ln147_2_i;
output  [7:0] patches31_address0;
output   patches31_ce0;
input  [511:0] patches31_q0;
input  [63:0] pos_embed;
input  [1:0] select_ln813_i;
input  [0:0] icmp_ln813_i;

reg ap_idle;
reg m_axi_weights_ARVALID;
reg m_axi_weights_RREADY;
reg m_axi_inout2_WVALID;
reg patches31_ce0;

(* fsm_encoding = "none" *) reg   [1:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_idle_pp0;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_state2_pp0_stage1_iter0;
reg   [0:0] icmp_ln147_reg_827;
reg    ap_block_state2_io;
wire    ap_block_state4_pp0_stage1_iter1;
wire    ap_block_state6_pp0_stage1_iter2;
wire    ap_block_state8_pp0_stage1_iter3;
reg   [0:0] icmp_ln147_reg_827_pp0_iter4_reg;
reg    ap_predicate_op111_read_state10;
reg    ap_block_state10_pp0_stage1_iter4;
wire    ap_block_state12_pp0_stage1_iter5;
reg   [0:0] icmp_ln147_reg_827_pp0_iter5_reg;
reg    ap_block_state12_io;
reg    ap_block_pp0_stage1_subdone;
reg    ap_condition_exit_pp0_iter0_stage1;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg    inout2_blk_n_W;
wire    ap_block_pp0_stage1;
reg    weights_blk_n_R;
reg    weights_blk_n_AR;
wire    ap_block_pp0_stage0;
reg   [0:0] icmp_ln147_reg_827_pp0_iter3_reg;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state3_pp0_stage0_iter1;
wire    ap_block_state5_pp0_stage0_iter2;
wire    ap_block_state7_pp0_stage0_iter3;
reg    ap_block_state9_pp0_stage0_iter4;
wire    ap_block_state11_pp0_stage0_iter5;
reg    ap_block_pp0_stage0_11001;
wire   [31:0] select_ln813_i_cast_fu_235_p1;
reg   [31:0] select_ln813_i_cast_reg_812;
wire   [511:0] zext_ln147_2_i_cast_fu_239_p1;
reg   [511:0] zext_ln147_2_i_cast_reg_817;
wire   [0:0] icmp_ln147_fu_316_p2;
reg   [0:0] icmp_ln147_reg_827_pp0_iter1_reg;
reg   [0:0] icmp_ln147_reg_827_pp0_iter2_reg;
wire   [4:0] select_ln147_fu_343_p3;
reg   [4:0] select_ln147_reg_831;
wire   [0:0] trunc_ln147_2_fu_373_p1;
reg   [0:0] trunc_ln147_2_reg_836;
reg   [58:0] trunc_ln813_1_i_reg_846;
wire   [31:0] empty_189_fu_549_p1;
reg   [31:0] empty_189_reg_851;
reg    ap_block_pp0_stage1_11001;
reg   [31:0] empty_189_reg_851_pp0_iter1_reg;
reg   [31:0] empty_189_reg_851_pp0_iter2_reg;
reg   [31:0] empty_189_reg_851_pp0_iter3_reg;
reg   [31:0] empty_189_reg_851_pp0_iter4_reg;
reg   [31:0] p_0_0_1_0_0_0_partselect_i_reg_856;
reg   [31:0] p_0_0_1_0_0_0_partselect_i_reg_856_pp0_iter1_reg;
reg   [31:0] p_0_0_1_0_0_0_partselect_i_reg_856_pp0_iter2_reg;
reg   [31:0] p_0_0_1_0_0_0_partselect_i_reg_856_pp0_iter3_reg;
reg   [31:0] p_0_0_1_0_0_0_partselect_i_reg_856_pp0_iter4_reg;
reg   [31:0] p_0_0_2_0_0_0_partselect_i_reg_861;
reg   [31:0] p_0_0_2_0_0_0_partselect_i_reg_861_pp0_iter1_reg;
reg   [31:0] p_0_0_2_0_0_0_partselect_i_reg_861_pp0_iter2_reg;
reg   [31:0] p_0_0_2_0_0_0_partselect_i_reg_861_pp0_iter3_reg;
reg   [31:0] p_0_0_2_0_0_0_partselect_i_reg_861_pp0_iter4_reg;
reg   [31:0] p_0_0_3_0_0_0_partselect_i_reg_866;
reg   [31:0] p_0_0_3_0_0_0_partselect_i_reg_866_pp0_iter1_reg;
reg   [31:0] p_0_0_3_0_0_0_partselect_i_reg_866_pp0_iter2_reg;
reg   [31:0] p_0_0_3_0_0_0_partselect_i_reg_866_pp0_iter3_reg;
reg   [31:0] p_0_0_3_0_0_0_partselect_i_reg_866_pp0_iter4_reg;
reg   [31:0] p_0_0_4_0_0_0_partselect_i_reg_871;
reg   [31:0] p_0_0_4_0_0_0_partselect_i_reg_871_pp0_iter1_reg;
reg   [31:0] p_0_0_4_0_0_0_partselect_i_reg_871_pp0_iter2_reg;
reg   [31:0] p_0_0_4_0_0_0_partselect_i_reg_871_pp0_iter3_reg;
reg   [31:0] p_0_0_4_0_0_0_partselect_i_reg_871_pp0_iter4_reg;
reg   [31:0] p_0_0_5_0_0_0_partselect_i_reg_876;
reg   [31:0] p_0_0_5_0_0_0_partselect_i_reg_876_pp0_iter1_reg;
reg   [31:0] p_0_0_5_0_0_0_partselect_i_reg_876_pp0_iter2_reg;
reg   [31:0] p_0_0_5_0_0_0_partselect_i_reg_876_pp0_iter3_reg;
reg   [31:0] p_0_0_5_0_0_0_partselect_i_reg_876_pp0_iter4_reg;
reg   [31:0] p_0_0_6_0_0_0_partselect_i_reg_881;
reg   [31:0] p_0_0_6_0_0_0_partselect_i_reg_881_pp0_iter1_reg;
reg   [31:0] p_0_0_6_0_0_0_partselect_i_reg_881_pp0_iter2_reg;
reg   [31:0] p_0_0_6_0_0_0_partselect_i_reg_881_pp0_iter3_reg;
reg   [31:0] p_0_0_6_0_0_0_partselect_i_reg_881_pp0_iter4_reg;
reg   [31:0] p_0_0_7_0_0_0_partselect_i_reg_886;
reg   [31:0] p_0_0_7_0_0_0_partselect_i_reg_886_pp0_iter1_reg;
reg   [31:0] p_0_0_7_0_0_0_partselect_i_reg_886_pp0_iter2_reg;
reg   [31:0] p_0_0_7_0_0_0_partselect_i_reg_886_pp0_iter3_reg;
reg   [31:0] p_0_0_7_0_0_0_partselect_i_reg_886_pp0_iter4_reg;
reg   [255:0] weights_addr_read_reg_897;
wire   [31:0] add_ln813_28_fu_664_p2;
reg   [31:0] add_ln813_28_reg_912;
wire   [31:0] add_ln813_29_fu_679_p2;
reg   [31:0] add_ln813_29_reg_917;
wire   [31:0] add_ln813_30_fu_694_p2;
reg   [31:0] add_ln813_30_reg_922;
wire   [31:0] add_ln813_31_fu_709_p2;
reg   [31:0] add_ln813_31_reg_927;
wire   [31:0] add_ln813_32_fu_724_p2;
reg   [31:0] add_ln813_32_reg_932;
wire   [31:0] add_ln813_33_fu_739_p2;
reg   [31:0] add_ln813_33_reg_937;
wire   [31:0] add_ln813_34_fu_754_p2;
reg   [31:0] add_ln813_34_reg_942;
wire   [31:0] add_ln813_35_fu_769_p2;
reg   [31:0] add_ln813_35_reg_947;
reg    ap_enable_reg_pp0_iter0_reg;
reg    ap_block_pp0_stage0_subdone;
reg    ap_condition_exit_pp0_iter5_stage0;
wire   [255:0] ap_phi_reg_pp0_iter0_empty_reg_224;
reg   [255:0] ap_phi_reg_pp0_iter1_empty_reg_224;
reg   [255:0] ap_phi_reg_pp0_iter2_empty_reg_224;
reg   [255:0] ap_phi_reg_pp0_iter3_empty_reg_224;
reg   [255:0] ap_phi_reg_pp0_iter4_empty_reg_224;
reg   [255:0] ap_phi_reg_pp0_iter5_empty_reg_224;
wire   [63:0] p_cast_fu_479_p1;
wire  signed [63:0] sext_ln813_1_fu_623_p1;
reg    ap_block_pp0_stage1_01001;
reg   [4:0] dim_block_fu_144;
wire   [4:0] add_ln149_fu_633_p2;
wire    ap_loop_init;
reg   [4:0] ap_sig_allocacmp_dim_block_load;
reg   [4:0] patch_x_fu_148;
wire   [4:0] select_ln147_1_fu_365_p3;
reg   [4:0] ap_sig_allocacmp_patch_x_1;
reg   [8:0] indvar_flatten_i_fu_152;
wire   [8:0] add_ln147_fu_322_p2;
reg   [8:0] ap_sig_allocacmp_indvar_flatten_i_load;
wire   [3:0] trunc_ln147_fu_272_p1;
wire   [7:0] zext_ln144_i_cast_fu_243_p1;
wire   [7:0] trunc_ln147_1_cast_i_fu_276_p1;
wire   [7:0] patch_fu_280_p2;
wire   [17:0] shl_ln813_1_i_fu_286_p3;
wire   [15:0] shl_ln813_2_i_fu_298_p3;
wire   [18:0] zext_ln813_fu_294_p1;
wire   [18:0] zext_ln813_11_fu_306_p1;
wire   [0:0] icmp_ln149_fu_337_p2;
wire   [4:0] add_ln147_1_fu_331_p2;
wire   [3:0] trunc_ln147_1_fu_351_p1;
wire   [7:0] trunc_ln147_1_cast_mid1_i_fu_355_p1;
wire   [2:0] tmp_58_i_fu_377_p4;
wire   [2:0] tmp_59_i_fu_387_p4;
wire   [2:0] select_ln147_2_fu_397_p3;
wire   [5:0] tmp_61_i_fu_413_p3;
wire   [7:0] tmp_60_i_fu_405_p3;
wire   [7:0] tmp_61_i_cast_fu_421_p1;
wire   [7:0] patch_mid1_i_fu_359_p2;
wire   [17:0] shl_ln813_1_mid1_i_fu_431_p3;
wire   [15:0] shl_ln813_2_mid1_i_fu_443_p3;
wire   [18:0] zext_ln813_12_fu_439_p1;
wire   [18:0] zext_ln813_13_fu_451_p1;
wire   [18:0] sub_ln813_46_fu_455_p2;
wire   [18:0] sub_ln813_fu_310_p2;
wire   [7:0] empty_185_fu_425_p2;
wire   [7:0] select_ln147_i_cast_fu_469_p1;
wire   [7:0] empty_186_fu_473_p2;
wire   [9:0] shl_ln813_3_i_fu_484_p3;
wire   [18:0] select_ln147_3_fu_461_p3;
wire   [18:0] zext_ln813_14_fu_492_p1;
wire   [18:0] add_ln813_fu_496_p2;
wire  signed [63:0] sext_ln813_fu_502_p1;
wire   [63:0] add_ln813_27_fu_506_p2;
wire   [8:0] p_cast_mid2_v_i_fu_532_p3;
wire   [511:0] empty_187_fu_539_p1;
wire   [511:0] empty_188_fu_543_p2;
wire   [511:0] tmp_i_fu_648_p3;
wire   [511:0] lshr_ln813_fu_655_p2;
wire   [31:0] trunc_ln813_fu_660_p1;
wire   [31:0] trunc_ln813_9_i_fu_669_p4;
wire   [31:0] trunc_ln813_i_fu_684_p4;
wire   [31:0] trunc_ln813_2_i_fu_699_p4;
wire   [31:0] trunc_ln813_3_i_fu_714_p4;
wire   [31:0] trunc_ln813_4_i_fu_729_p4;
wire   [31:0] trunc_ln813_5_i_fu_744_p4;
wire   [31:0] trunc_ln813_6_i_fu_759_p4;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_idle_pp0_0to4;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg    ap_loop_exit_ready_pp0_iter4_reg;
reg    ap_loop_exit_ready_pp0_iter5_reg;
reg   [1:0] ap_NS_fsm;
reg    ap_idle_pp0_1to5;
wire    ap_enable_pp0;
wire    ap_start_int;
reg    ap_condition_367;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 2'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter0_reg = 1'b0;
#0 ap_done_reg = 1'b0;
end

ViT_act_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage1),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready_pp0_iter5_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            ap_enable_reg_pp0_iter0_reg <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone))) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone))) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone))) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter5_stage0)) begin
            ap_enable_reg_pp0_iter5 <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone))) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_idle_pp0_0to4 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter5_stage0))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= 1'b0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_idle_pp0_0to4 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter5_stage0))) begin
        ap_loop_exit_ready_pp0_iter2_reg <= 1'b0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_idle_pp0_0to4 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter5_stage0))) begin
        ap_loop_exit_ready_pp0_iter3_reg <= 1'b0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_idle_pp0_0to4 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter5_stage0))) begin
        ap_loop_exit_ready_pp0_iter4_reg <= 1'b0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_loop_exit_ready_pp0_iter4_reg == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone)) | ((ap_idle_pp0_0to4 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter5_stage0)))) begin
        ap_loop_exit_ready_pp0_iter5_reg <= 1'b0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_367)) begin
        if (((icmp_ln813_i == 1'd1) & (icmp_ln147_reg_827_pp0_iter4_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter5_empty_reg_224 <= m_axi_weights_RDATA;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter5_empty_reg_224 <= ap_phi_reg_pp0_iter4_empty_reg_224;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        dim_block_fu_144 <= 5'd0;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln147_reg_827 == 1'd0))) begin
        dim_block_fu_144 <= add_ln149_fu_633_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if (((icmp_ln147_fu_316_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            indvar_flatten_i_fu_152 <= add_ln147_fu_322_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            indvar_flatten_i_fu_152 <= 9'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if (((icmp_ln147_fu_316_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            patch_x_fu_148 <= select_ln147_1_fu_365_p3;
        end else if ((ap_loop_init == 1'b1)) begin
            patch_x_fu_148 <= 5'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln147_reg_827_pp0_iter4_reg == 1'd0))) begin
        add_ln813_28_reg_912 <= add_ln813_28_fu_664_p2;
        add_ln813_29_reg_917 <= add_ln813_29_fu_679_p2;
        add_ln813_30_reg_922 <= add_ln813_30_fu_694_p2;
        add_ln813_31_reg_927 <= add_ln813_31_fu_709_p2;
        add_ln813_32_reg_932 <= add_ln813_32_fu_724_p2;
        add_ln813_33_reg_937 <= add_ln813_33_fu_739_p2;
        add_ln813_34_reg_942 <= add_ln813_34_fu_754_p2;
        add_ln813_35_reg_947 <= add_ln813_35_fu_769_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        ap_phi_reg_pp0_iter1_empty_reg_224 <= ap_phi_reg_pp0_iter0_empty_reg_224;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        ap_phi_reg_pp0_iter2_empty_reg_224 <= ap_phi_reg_pp0_iter1_empty_reg_224;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        ap_phi_reg_pp0_iter3_empty_reg_224 <= ap_phi_reg_pp0_iter2_empty_reg_224;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        ap_phi_reg_pp0_iter4_empty_reg_224 <= ap_phi_reg_pp0_iter3_empty_reg_224;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln147_reg_827 == 1'd0))) begin
        empty_189_reg_851 <= empty_189_fu_549_p1;
        p_0_0_1_0_0_0_partselect_i_reg_856 <= {{empty_188_fu_543_p2[63:32]}};
        p_0_0_2_0_0_0_partselect_i_reg_861 <= {{empty_188_fu_543_p2[95:64]}};
        p_0_0_3_0_0_0_partselect_i_reg_866 <= {{empty_188_fu_543_p2[127:96]}};
        p_0_0_4_0_0_0_partselect_i_reg_871 <= {{empty_188_fu_543_p2[159:128]}};
        p_0_0_5_0_0_0_partselect_i_reg_876 <= {{empty_188_fu_543_p2[191:160]}};
        p_0_0_6_0_0_0_partselect_i_reg_881 <= {{empty_188_fu_543_p2[223:192]}};
        p_0_0_7_0_0_0_partselect_i_reg_886 <= {{empty_188_fu_543_p2[255:224]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        empty_189_reg_851_pp0_iter1_reg <= empty_189_reg_851;
        empty_189_reg_851_pp0_iter2_reg <= empty_189_reg_851_pp0_iter1_reg;
        empty_189_reg_851_pp0_iter3_reg <= empty_189_reg_851_pp0_iter2_reg;
        empty_189_reg_851_pp0_iter4_reg <= empty_189_reg_851_pp0_iter3_reg;
        p_0_0_1_0_0_0_partselect_i_reg_856_pp0_iter1_reg <= p_0_0_1_0_0_0_partselect_i_reg_856;
        p_0_0_1_0_0_0_partselect_i_reg_856_pp0_iter2_reg <= p_0_0_1_0_0_0_partselect_i_reg_856_pp0_iter1_reg;
        p_0_0_1_0_0_0_partselect_i_reg_856_pp0_iter3_reg <= p_0_0_1_0_0_0_partselect_i_reg_856_pp0_iter2_reg;
        p_0_0_1_0_0_0_partselect_i_reg_856_pp0_iter4_reg <= p_0_0_1_0_0_0_partselect_i_reg_856_pp0_iter3_reg;
        p_0_0_2_0_0_0_partselect_i_reg_861_pp0_iter1_reg <= p_0_0_2_0_0_0_partselect_i_reg_861;
        p_0_0_2_0_0_0_partselect_i_reg_861_pp0_iter2_reg <= p_0_0_2_0_0_0_partselect_i_reg_861_pp0_iter1_reg;
        p_0_0_2_0_0_0_partselect_i_reg_861_pp0_iter3_reg <= p_0_0_2_0_0_0_partselect_i_reg_861_pp0_iter2_reg;
        p_0_0_2_0_0_0_partselect_i_reg_861_pp0_iter4_reg <= p_0_0_2_0_0_0_partselect_i_reg_861_pp0_iter3_reg;
        p_0_0_3_0_0_0_partselect_i_reg_866_pp0_iter1_reg <= p_0_0_3_0_0_0_partselect_i_reg_866;
        p_0_0_3_0_0_0_partselect_i_reg_866_pp0_iter2_reg <= p_0_0_3_0_0_0_partselect_i_reg_866_pp0_iter1_reg;
        p_0_0_3_0_0_0_partselect_i_reg_866_pp0_iter3_reg <= p_0_0_3_0_0_0_partselect_i_reg_866_pp0_iter2_reg;
        p_0_0_3_0_0_0_partselect_i_reg_866_pp0_iter4_reg <= p_0_0_3_0_0_0_partselect_i_reg_866_pp0_iter3_reg;
        p_0_0_4_0_0_0_partselect_i_reg_871_pp0_iter1_reg <= p_0_0_4_0_0_0_partselect_i_reg_871;
        p_0_0_4_0_0_0_partselect_i_reg_871_pp0_iter2_reg <= p_0_0_4_0_0_0_partselect_i_reg_871_pp0_iter1_reg;
        p_0_0_4_0_0_0_partselect_i_reg_871_pp0_iter3_reg <= p_0_0_4_0_0_0_partselect_i_reg_871_pp0_iter2_reg;
        p_0_0_4_0_0_0_partselect_i_reg_871_pp0_iter4_reg <= p_0_0_4_0_0_0_partselect_i_reg_871_pp0_iter3_reg;
        p_0_0_5_0_0_0_partselect_i_reg_876_pp0_iter1_reg <= p_0_0_5_0_0_0_partselect_i_reg_876;
        p_0_0_5_0_0_0_partselect_i_reg_876_pp0_iter2_reg <= p_0_0_5_0_0_0_partselect_i_reg_876_pp0_iter1_reg;
        p_0_0_5_0_0_0_partselect_i_reg_876_pp0_iter3_reg <= p_0_0_5_0_0_0_partselect_i_reg_876_pp0_iter2_reg;
        p_0_0_5_0_0_0_partselect_i_reg_876_pp0_iter4_reg <= p_0_0_5_0_0_0_partselect_i_reg_876_pp0_iter3_reg;
        p_0_0_6_0_0_0_partselect_i_reg_881_pp0_iter1_reg <= p_0_0_6_0_0_0_partselect_i_reg_881;
        p_0_0_6_0_0_0_partselect_i_reg_881_pp0_iter2_reg <= p_0_0_6_0_0_0_partselect_i_reg_881_pp0_iter1_reg;
        p_0_0_6_0_0_0_partselect_i_reg_881_pp0_iter3_reg <= p_0_0_6_0_0_0_partselect_i_reg_881_pp0_iter2_reg;
        p_0_0_6_0_0_0_partselect_i_reg_881_pp0_iter4_reg <= p_0_0_6_0_0_0_partselect_i_reg_881_pp0_iter3_reg;
        p_0_0_7_0_0_0_partselect_i_reg_886_pp0_iter1_reg <= p_0_0_7_0_0_0_partselect_i_reg_886;
        p_0_0_7_0_0_0_partselect_i_reg_886_pp0_iter2_reg <= p_0_0_7_0_0_0_partselect_i_reg_886_pp0_iter1_reg;
        p_0_0_7_0_0_0_partselect_i_reg_886_pp0_iter3_reg <= p_0_0_7_0_0_0_partselect_i_reg_886_pp0_iter2_reg;
        p_0_0_7_0_0_0_partselect_i_reg_886_pp0_iter4_reg <= p_0_0_7_0_0_0_partselect_i_reg_886_pp0_iter3_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        icmp_ln147_reg_827 <= icmp_ln147_fu_316_p2;
        icmp_ln147_reg_827_pp0_iter1_reg <= icmp_ln147_reg_827;
        icmp_ln147_reg_827_pp0_iter2_reg <= icmp_ln147_reg_827_pp0_iter1_reg;
        icmp_ln147_reg_827_pp0_iter3_reg <= icmp_ln147_reg_827_pp0_iter2_reg;
        icmp_ln147_reg_827_pp0_iter4_reg <= icmp_ln147_reg_827_pp0_iter3_reg;
        icmp_ln147_reg_827_pp0_iter5_reg <= icmp_ln147_reg_827_pp0_iter4_reg;
        select_ln813_i_cast_reg_812[1 : 0] <= select_ln813_i_cast_fu_235_p1[1 : 0];
        zext_ln147_2_i_cast_reg_817[7 : 0] <= zext_ln147_2_i_cast_fu_239_p1[7 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln147_fu_316_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        select_ln147_reg_831 <= select_ln147_fu_343_p3;
        trunc_ln147_2_reg_836 <= trunc_ln147_2_fu_373_p1;
        trunc_ln813_1_i_reg_846 <= {{add_ln813_27_fu_506_p2[63:5]}};
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (icmp_ln147_reg_827_pp0_iter3_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        weights_addr_read_reg_897 <= m_axi_weights_RDATA;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone) & (icmp_ln147_reg_827 == 1'd1))) begin
        ap_condition_exit_pp0_iter0_stage1 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone) & (icmp_ln147_reg_827_pp0_iter4_reg == 1'd1))) begin
        ap_condition_exit_pp0_iter5_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter5_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter5_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_enable_reg_pp0_iter0 = ap_start_int;
    end else begin
        ap_enable_reg_pp0_iter0 = ap_enable_reg_pp0_iter0_reg;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0_0to4 = 1'b1;
    end else begin
        ap_idle_pp0_0to4 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0_1to5 = 1'b1;
    end else begin
        ap_idle_pp0_1to5 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_sig_allocacmp_dim_block_load = 5'd0;
    end else begin
        ap_sig_allocacmp_dim_block_load = dim_block_fu_144;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_sig_allocacmp_indvar_flatten_i_load = 9'd0;
    end else begin
        ap_sig_allocacmp_indvar_flatten_i_load = indvar_flatten_i_fu_152;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_sig_allocacmp_patch_x_1 = 5'd0;
    end else begin
        ap_sig_allocacmp_patch_x_1 = patch_x_fu_148;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1) & (icmp_ln147_reg_827_pp0_iter5_reg == 1'd0))) begin
        inout2_blk_n_W = m_axi_inout2_WREADY;
    end else begin
        inout2_blk_n_W = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln147_reg_827_pp0_iter5_reg == 1'd0))) begin
        m_axi_inout2_WVALID = 1'b1;
    end else begin
        m_axi_inout2_WVALID = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln147_reg_827 == 1'd0))) begin
        m_axi_weights_ARVALID = 1'b1;
    end else begin
        m_axi_weights_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_predicate_op111_read_state10 == 1'b1)) | ((ap_enable_reg_pp0_iter4 == 1'b1) & (icmp_ln147_reg_827_pp0_iter3_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        m_axi_weights_RREADY = 1'b1;
    end else begin
        m_axi_weights_RREADY = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        patches31_ce0 = 1'b1;
    end else begin
        patches31_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1) & (icmp_ln147_reg_827 == 1'd0))) begin
        weights_blk_n_AR = m_axi_weights_ARREADY;
    end else begin
        weights_blk_n_AR = 1'b1;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1) & (ap_predicate_op111_read_state10 == 1'b1)) | ((ap_enable_reg_pp0_iter4 == 1'b1) & (icmp_ln147_reg_827_pp0_iter3_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0)))) begin
        weights_blk_n_R = m_axi_weights_RVALID;
    end else begin
        weights_blk_n_R = 1'b1;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            if (((ap_idle_pp0_0to4 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter5_stage0))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((~((ap_start_int == 1'b0) & (ap_idle_pp0_1to5 == 1'b1)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln147_1_fu_331_p2 = (ap_sig_allocacmp_patch_x_1 + 5'd1);

assign add_ln147_fu_322_p2 = (ap_sig_allocacmp_indvar_flatten_i_load + 9'd1);

assign add_ln149_fu_633_p2 = (select_ln147_reg_831 + 5'd1);

assign add_ln813_27_fu_506_p2 = ($signed(sext_ln813_fu_502_p1) + $signed(pos_embed));

assign add_ln813_28_fu_664_p2 = (trunc_ln813_fu_660_p1 + empty_189_reg_851_pp0_iter4_reg);

assign add_ln813_29_fu_679_p2 = (trunc_ln813_9_i_fu_669_p4 + p_0_0_1_0_0_0_partselect_i_reg_856_pp0_iter4_reg);

assign add_ln813_30_fu_694_p2 = (trunc_ln813_i_fu_684_p4 + p_0_0_2_0_0_0_partselect_i_reg_861_pp0_iter4_reg);

assign add_ln813_31_fu_709_p2 = (trunc_ln813_2_i_fu_699_p4 + p_0_0_3_0_0_0_partselect_i_reg_866_pp0_iter4_reg);

assign add_ln813_32_fu_724_p2 = (trunc_ln813_3_i_fu_714_p4 + p_0_0_4_0_0_0_partselect_i_reg_871_pp0_iter4_reg);

assign add_ln813_33_fu_739_p2 = (trunc_ln813_4_i_fu_729_p4 + p_0_0_5_0_0_0_partselect_i_reg_876_pp0_iter4_reg);

assign add_ln813_34_fu_754_p2 = (trunc_ln813_5_i_fu_744_p4 + p_0_0_6_0_0_0_partselect_i_reg_881_pp0_iter4_reg);

assign add_ln813_35_fu_769_p2 = (trunc_ln813_6_i_fu_759_p4 + p_0_0_7_0_0_0_partselect_i_reg_886_pp0_iter4_reg);

assign add_ln813_fu_496_p2 = (select_ln147_3_fu_461_p3 + zext_ln813_14_fu_492_p1);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd1];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((m_axi_weights_RVALID == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (icmp_ln147_reg_827_pp0_iter3_reg == 1'd0));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((m_axi_weights_RVALID == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (icmp_ln147_reg_827_pp0_iter3_reg == 1'd0));
end

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage1_01001 = ((m_axi_weights_RVALID == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (ap_predicate_op111_read_state10 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage1_11001 = (((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_block_state12_io)) | ((m_axi_weights_RVALID == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (ap_predicate_op111_read_state10 == 1'b1)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state2_io)));
end

always @ (*) begin
    ap_block_pp0_stage1_subdone = (((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_block_state12_io)) | ((m_axi_weights_RVALID == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (ap_predicate_op111_read_state10 == 1'b1)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state2_io)));
end

always @ (*) begin
    ap_block_state10_pp0_stage1_iter4 = ((m_axi_weights_RVALID == 1'b0) & (ap_predicate_op111_read_state10 == 1'b1));
end

assign ap_block_state11_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state12_io = ((icmp_ln147_reg_827_pp0_iter5_reg == 1'd0) & (m_axi_inout2_WREADY == 1'b0));
end

assign ap_block_state12_pp0_stage1_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state2_io = ((m_axi_weights_ARREADY == 1'b0) & (icmp_ln147_reg_827 == 1'd0));
end

assign ap_block_state2_pp0_stage1_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage1_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage1_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage1_iter3 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state9_pp0_stage0_iter4 = ((m_axi_weights_RVALID == 1'b0) & (icmp_ln147_reg_827_pp0_iter3_reg == 1'd0));
end

always @ (*) begin
    ap_condition_367 = ((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage1;

assign ap_phi_reg_pp0_iter0_empty_reg_224 = 'bx;

always @ (*) begin
    ap_predicate_op111_read_state10 = ((icmp_ln813_i == 1'd1) & (icmp_ln147_reg_827_pp0_iter4_reg == 1'd0));
end

assign empty_185_fu_425_p2 = (tmp_60_i_fu_405_p3 - tmp_61_i_cast_fu_421_p1);

assign empty_186_fu_473_p2 = (empty_185_fu_425_p2 + select_ln147_i_cast_fu_469_p1);

assign empty_187_fu_539_p1 = p_cast_mid2_v_i_fu_532_p3;

assign empty_188_fu_543_p2 = patches31_q0 >> empty_187_fu_539_p1;

assign empty_189_fu_549_p1 = empty_188_fu_543_p2[31:0];

assign icmp_ln147_fu_316_p2 = ((ap_sig_allocacmp_indvar_flatten_i_load == 9'd384) ? 1'b1 : 1'b0);

assign icmp_ln149_fu_337_p2 = ((ap_sig_allocacmp_dim_block_load == 5'd24) ? 1'b1 : 1'b0);

assign lshr_ln813_fu_655_p2 = tmp_i_fu_648_p3 >> zext_ln147_2_i_cast_reg_817;

assign m_axi_inout2_ARADDR = 64'd0;

assign m_axi_inout2_ARBURST = 2'd0;

assign m_axi_inout2_ARCACHE = 4'd0;

assign m_axi_inout2_ARID = 1'd0;

assign m_axi_inout2_ARLEN = 32'd0;

assign m_axi_inout2_ARLOCK = 2'd0;

assign m_axi_inout2_ARPROT = 3'd0;

assign m_axi_inout2_ARQOS = 4'd0;

assign m_axi_inout2_ARREGION = 4'd0;

assign m_axi_inout2_ARSIZE = 3'd0;

assign m_axi_inout2_ARUSER = 1'd0;

assign m_axi_inout2_ARVALID = 1'b0;

assign m_axi_inout2_AWADDR = 64'd0;

assign m_axi_inout2_AWBURST = 2'd0;

assign m_axi_inout2_AWCACHE = 4'd0;

assign m_axi_inout2_AWID = 1'd0;

assign m_axi_inout2_AWLEN = 32'd0;

assign m_axi_inout2_AWLOCK = 2'd0;

assign m_axi_inout2_AWPROT = 3'd0;

assign m_axi_inout2_AWQOS = 4'd0;

assign m_axi_inout2_AWREGION = 4'd0;

assign m_axi_inout2_AWSIZE = 3'd0;

assign m_axi_inout2_AWUSER = 1'd0;

assign m_axi_inout2_AWVALID = 1'b0;

assign m_axi_inout2_BREADY = 1'b0;

assign m_axi_inout2_RREADY = 1'b0;

assign m_axi_inout2_WDATA = {{{{{{{{add_ln813_35_reg_947}, {add_ln813_34_reg_942}}, {add_ln813_33_reg_937}}, {add_ln813_32_reg_932}}, {add_ln813_31_reg_927}}, {add_ln813_30_reg_922}}, {add_ln813_29_reg_917}}, {add_ln813_28_reg_912}};

assign m_axi_inout2_WID = 1'd0;

assign m_axi_inout2_WLAST = 1'b0;

assign m_axi_inout2_WSTRB = 32'd4294967295;

assign m_axi_inout2_WUSER = 1'd0;

assign m_axi_weights_ARADDR = sext_ln813_1_fu_623_p1;

assign m_axi_weights_ARBURST = 2'd0;

assign m_axi_weights_ARCACHE = 4'd0;

assign m_axi_weights_ARID = 1'd0;

assign m_axi_weights_ARLEN = select_ln813_i_cast_reg_812;

assign m_axi_weights_ARLOCK = 2'd0;

assign m_axi_weights_ARPROT = 3'd0;

assign m_axi_weights_ARQOS = 4'd0;

assign m_axi_weights_ARREGION = 4'd0;

assign m_axi_weights_ARSIZE = 3'd0;

assign m_axi_weights_ARUSER = 1'd0;

assign m_axi_weights_AWADDR = 64'd0;

assign m_axi_weights_AWBURST = 2'd0;

assign m_axi_weights_AWCACHE = 4'd0;

assign m_axi_weights_AWID = 1'd0;

assign m_axi_weights_AWLEN = 32'd0;

assign m_axi_weights_AWLOCK = 2'd0;

assign m_axi_weights_AWPROT = 3'd0;

assign m_axi_weights_AWQOS = 4'd0;

assign m_axi_weights_AWREGION = 4'd0;

assign m_axi_weights_AWSIZE = 3'd0;

assign m_axi_weights_AWUSER = 1'd0;

assign m_axi_weights_AWVALID = 1'b0;

assign m_axi_weights_BREADY = 1'b0;

assign m_axi_weights_WDATA = 256'd0;

assign m_axi_weights_WID = 1'd0;

assign m_axi_weights_WLAST = 1'b0;

assign m_axi_weights_WSTRB = 32'd0;

assign m_axi_weights_WUSER = 1'd0;

assign m_axi_weights_WVALID = 1'b0;

assign p_cast_fu_479_p1 = empty_186_fu_473_p2;

assign p_cast_mid2_v_i_fu_532_p3 = {{trunc_ln147_2_reg_836}, {8'd0}};

assign patch_fu_280_p2 = (zext_ln144_i_cast_fu_243_p1 + trunc_ln147_1_cast_i_fu_276_p1);

assign patch_mid1_i_fu_359_p2 = (zext_ln144_i_cast_fu_243_p1 + trunc_ln147_1_cast_mid1_i_fu_355_p1);

assign patches31_address0 = p_cast_fu_479_p1;

assign select_ln147_1_fu_365_p3 = ((icmp_ln149_fu_337_p2[0:0] == 1'b1) ? add_ln147_1_fu_331_p2 : ap_sig_allocacmp_patch_x_1);

assign select_ln147_2_fu_397_p3 = ((icmp_ln149_fu_337_p2[0:0] == 1'b1) ? tmp_58_i_fu_377_p4 : tmp_59_i_fu_387_p4);

assign select_ln147_3_fu_461_p3 = ((icmp_ln149_fu_337_p2[0:0] == 1'b1) ? sub_ln813_46_fu_455_p2 : sub_ln813_fu_310_p2);

assign select_ln147_fu_343_p3 = ((icmp_ln149_fu_337_p2[0:0] == 1'b1) ? 5'd0 : ap_sig_allocacmp_dim_block_load);

assign select_ln147_i_cast_fu_469_p1 = select_ln147_fu_343_p3;

assign select_ln813_i_cast_fu_235_p1 = select_ln813_i;

assign sext_ln813_1_fu_623_p1 = $signed(trunc_ln813_1_i_reg_846);

assign sext_ln813_fu_502_p1 = $signed(add_ln813_fu_496_p2);

assign shl_ln813_1_i_fu_286_p3 = {{patch_fu_280_p2}, {10'd0}};

assign shl_ln813_1_mid1_i_fu_431_p3 = {{patch_mid1_i_fu_359_p2}, {10'd0}};

assign shl_ln813_2_i_fu_298_p3 = {{patch_fu_280_p2}, {8'd0}};

assign shl_ln813_2_mid1_i_fu_443_p3 = {{patch_mid1_i_fu_359_p2}, {8'd0}};

assign shl_ln813_3_i_fu_484_p3 = {{select_ln147_fu_343_p3}, {5'd0}};

assign sub_ln813_46_fu_455_p2 = (zext_ln813_12_fu_439_p1 - zext_ln813_13_fu_451_p1);

assign sub_ln813_fu_310_p2 = (zext_ln813_fu_294_p1 - zext_ln813_11_fu_306_p1);

assign tmp_58_i_fu_377_p4 = {{add_ln147_1_fu_331_p2[3:1]}};

assign tmp_59_i_fu_387_p4 = {{ap_sig_allocacmp_patch_x_1[3:1]}};

assign tmp_60_i_fu_405_p3 = {{select_ln147_2_fu_397_p3}, {5'd0}};

assign tmp_61_i_cast_fu_421_p1 = tmp_61_i_fu_413_p3;

assign tmp_61_i_fu_413_p3 = {{select_ln147_2_fu_397_p3}, {3'd0}};

assign tmp_i_fu_648_p3 = {{ap_phi_reg_pp0_iter5_empty_reg_224}, {weights_addr_read_reg_897}};

assign trunc_ln147_1_cast_i_fu_276_p1 = trunc_ln147_fu_272_p1;

assign trunc_ln147_1_cast_mid1_i_fu_355_p1 = trunc_ln147_1_fu_351_p1;

assign trunc_ln147_1_fu_351_p1 = add_ln147_1_fu_331_p2[3:0];

assign trunc_ln147_2_fu_373_p1 = select_ln147_1_fu_365_p3[0:0];

assign trunc_ln147_fu_272_p1 = ap_sig_allocacmp_patch_x_1[3:0];

assign trunc_ln813_2_i_fu_699_p4 = {{lshr_ln813_fu_655_p2[127:96]}};

assign trunc_ln813_3_i_fu_714_p4 = {{lshr_ln813_fu_655_p2[159:128]}};

assign trunc_ln813_4_i_fu_729_p4 = {{lshr_ln813_fu_655_p2[191:160]}};

assign trunc_ln813_5_i_fu_744_p4 = {{lshr_ln813_fu_655_p2[223:192]}};

assign trunc_ln813_6_i_fu_759_p4 = {{lshr_ln813_fu_655_p2[255:224]}};

assign trunc_ln813_9_i_fu_669_p4 = {{lshr_ln813_fu_655_p2[63:32]}};

assign trunc_ln813_fu_660_p1 = lshr_ln813_fu_655_p2[31:0];

assign trunc_ln813_i_fu_684_p4 = {{lshr_ln813_fu_655_p2[95:64]}};

assign zext_ln144_i_cast_fu_243_p1 = zext_ln144_i;

assign zext_ln147_2_i_cast_fu_239_p1 = zext_ln147_2_i;

assign zext_ln813_11_fu_306_p1 = shl_ln813_2_i_fu_298_p3;

assign zext_ln813_12_fu_439_p1 = shl_ln813_1_mid1_i_fu_431_p3;

assign zext_ln813_13_fu_451_p1 = shl_ln813_2_mid1_i_fu_443_p3;

assign zext_ln813_14_fu_492_p1 = shl_ln813_3_i_fu_484_p3;

assign zext_ln813_fu_294_p1 = shl_ln813_1_i_fu_286_p3;

always @ (posedge ap_clk) begin
    select_ln813_i_cast_reg_812[31:2] <= 30'b000000000000000000000000000000;
    zext_ln147_2_i_cast_reg_817[511:8] <= 504'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
end

endmodule //ViT_act_patch_embed_output_Pipeline_ln147_for_each_patch_x_ln149_for_block_dim
