
****** PlanAhead v14.7 (64-bit)
  **** Build 321239 by xbuild on Fri Sep 27 19:24:36 MDT 2013
    ** Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.

INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Common 17-86] Your PlanAhead license expires in -570 day(s)
INFO: [Device 21-36] Loading parts and site information from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [/opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [/opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source /home/ise/AN65974/fx3_slavefifo2b_vhdl_proj/pa.fromNetlist.tcl
# create_project -name slavefifo2b_vhdl_feb20 -dir "/home/ise/AN65974/fx3_slavefifo2b_vhdl_proj/planAhead_run_1" -part xc6slx45tfgg484-3
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2628.566 ; gain = 33.223
# set_property design_mode GateLvl [get_property srcset [current_run -impl]]
# set_property edif_top_file "/home/ise/AN65974/fx3_slavefifo2b_vhdl_proj/slaveFIFO2b_fpga_top.ngc" [ get_property srcset [ current_run ] ]
# add_files -norecurse { {/home/ise/AN65974/fx3_slavefifo2b_vhdl_proj} }
# set_property target_constrs_file "/home/ise/AN65974/slaveFIFO2b_fpga_top.ucf" [current_fileset -constrset]
Adding file '/home/ise/AN65974/slaveFIFO2b_fpga_top.ucf' to fileset 'constrs_1'
# add_files [list {/home/ise/AN65974/slaveFIFO2b_fpga_top.ucf}] -fileset [get_property constrset [current_run]]
# link_design
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
Design is defaulting to project part: xc6slx45tfgg484-3
Release 14.7 - ngc2edif P.20160913 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Release 14.7 - ngc2edif P.20160913 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design slaveFIFO2b_fpga_top.ngc ...
WARNING:NetListWriters:298 - No output is written to slaveFIFO2b_fpga_top.xncf,
   ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file slaveFIFO2b_fpga_top.edif ...
ngc2edif: Total memory usage is 105812 kilobytes

Parsing EDIF File [./planAhead_run_1/slavefifo2b_vhdl_feb20.data/cache/slaveFIFO2b_fpga_top_ngc_57d4d93b.edif]
Finished Parsing EDIF File [./planAhead_run_1/slavefifo2b_vhdl_feb20.data/cache/slaveFIFO2b_fpga_top_ngc_57d4d93b.edif]
INFO: [Netlist 29-17] Analyzing 32 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
Loading clock regions from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan6/spartan6lxt/xc6slx45t/ClockRegion.xml
Loading clock buffers from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan6/spartan6lxt/xc6slx45t/ClockBuffers.xml
Loading package pin functions from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan6/PinFunctions.xml...
Loading package from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan6/spartan6lxt/xc6slx45t/fgg484/Package.xml
Loading io standards from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/./parts/xilinx/spartan6/IOStandards.xml
Loading device configuration modes from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan6/ConfigModes.xml
Loading list of drcs for the architecture : /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/./parts/xilinx/spartan6/drc.xml
Parsing UCF File [/home/ise/AN65974/slaveFIFO2b_fpga_top.ucf]
CRITICAL WARNING: [Designutils 20-30] Unrecognized site C10 [/home/ise/AN65974/slaveFIFO2b_fpga_top.ucf:19]
CRITICAL WARNING: [Constraints 18-5] Cannot loc terminal 'fdata[1]' at site C15, Illegal to place instance fdata_1_IOBUF/OBUFT on site C15 [/home/ise/AN65974/slaveFIFO2b_fpga_top.ucf:20]
CRITICAL WARNING: [Designutils 20-30] Unrecognized site A15 [/home/ise/AN65974/slaveFIFO2b_fpga_top.ucf:21]
CRITICAL WARNING: [Constraints 18-5] Cannot loc terminal 'fdata[3]' at site B16, Illegal to place instance fdata_3_IOBUF/OBUFT on site B16 [/home/ise/AN65974/slaveFIFO2b_fpga_top.ucf:22]
CRITICAL WARNING: [Constraints 18-5] Cannot loc terminal 'fdata[4]' at site A16, Illegal to place instance fdata_4_IOBUF/OBUFT on site A16 [/home/ise/AN65974/slaveFIFO2b_fpga_top.ucf:23]
CRITICAL WARNING: [Designutils 20-30] Unrecognized site E7 [/home/ise/AN65974/slaveFIFO2b_fpga_top.ucf:24]
CRITICAL WARNING: [Designutils 20-30] Unrecognized site E8 [/home/ise/AN65974/slaveFIFO2b_fpga_top.ucf:25]
CRITICAL WARNING: [Constraints 18-5] Cannot loc terminal 'fdata[7]' at site B12, Illegal to place instance fdata_7_IOBUF/OBUFT on site B12 [/home/ise/AN65974/slaveFIFO2b_fpga_top.ucf:26]
CRITICAL WARNING: [Constraints 18-5] Cannot loc terminal 'fdata[8]' at site A12, Illegal to place instance fdata_8_IOBUF/OBUFT on site A12 [/home/ise/AN65974/slaveFIFO2b_fpga_top.ucf:27]
CRITICAL WARNING: [Designutils 20-30] Unrecognized site V4 [/home/ise/AN65974/slaveFIFO2b_fpga_top.ucf:33]
CRITICAL WARNING: [Designutils 20-30] Unrecognized site V8 [/home/ise/AN65974/slaveFIFO2b_fpga_top.ucf:35]
CRITICAL WARNING: [Designutils 20-30] Unrecognized site U11 [/home/ise/AN65974/slaveFIFO2b_fpga_top.ucf:36]
CRITICAL WARNING: [Designutils 20-30] Unrecognized site V12 [/home/ise/AN65974/slaveFIFO2b_fpga_top.ucf:39]
CRITICAL WARNING: [Designutils 20-30] Unrecognized site T9 [/home/ise/AN65974/slaveFIFO2b_fpga_top.ucf:42]
CRITICAL WARNING: [Constraints 18-5] Cannot loc terminal 'fdata[25]' at site C13, Illegal to place instance fdata_25_IOBUF/OBUFT on site C13 [/home/ise/AN65974/slaveFIFO2b_fpga_top.ucf:44]
CRITICAL WARNING: [Designutils 20-30] Unrecognized site A13 [/home/ise/AN65974/slaveFIFO2b_fpga_top.ucf:45]
CRITICAL WARNING: [Designutils 20-30] Unrecognized site F11 [/home/ise/AN65974/slaveFIFO2b_fpga_top.ucf:46]
CRITICAL WARNING: [Designutils 20-30] Unrecognized site E11 [/home/ise/AN65974/slaveFIFO2b_fpga_top.ucf:47]
CRITICAL WARNING: [Designutils 20-30] Unrecognized site D6 [/home/ise/AN65974/slaveFIFO2b_fpga_top.ucf:48]
CRITICAL WARNING: [Designutils 20-30] Unrecognized site C6 [/home/ise/AN65974/slaveFIFO2b_fpga_top.ucf:49]
CRITICAL WARNING: [Constraints 18-5] Cannot loc terminal 'fdata[31]' at site C7, Illegal to place instance fdata_31_IOBUF/OBUFT on site C7 [/home/ise/AN65974/slaveFIFO2b_fpga_top.ucf:50]
CRITICAL WARNING: [Designutils 20-30] Unrecognized site N9 [/home/ise/AN65974/slaveFIFO2b_fpga_top.ucf:53]
CRITICAL WARNING: [Designutils 20-30] Unrecognized site M10 [/home/ise/AN65974/slaveFIFO2b_fpga_top.ucf:54]
CRITICAL WARNING: [Designutils 20-30] Unrecognized site V10 [/home/ise/AN65974/slaveFIFO2b_fpga_top.ucf:58]
CRITICAL WARNING: [Constraints 18-5] Cannot loc terminal 'clk_out' at site D9, Illegal shape placement [/home/ise/AN65974/slaveFIFO2b_fpga_top.ucf:59]
CRITICAL WARNING: [Designutils 20-30] Unrecognized site A7 [/home/ise/AN65974/slaveFIFO2b_fpga_top.ucf:61]
CRITICAL WARNING: [Designutils 20-30] Unrecognized site M11 [/home/ise/AN65974/slaveFIFO2b_fpga_top.ucf:67]
CRITICAL WARNING: [Designutils 20-30] Unrecognized site N11 [/home/ise/AN65974/slaveFIFO2b_fpga_top.ucf:68]
CRITICAL WARNING: [Designutils 20-30] Unrecognized site N8 [/home/ise/AN65974/slaveFIFO2b_fpga_top.ucf:69]
CRITICAL WARNING: [Designutils 20-30] Unrecognized site D14 [/home/ise/AN65974/slaveFIFO2b_fpga_top.ucf:73]
CRITICAL WARNING: [Designutils 20-30] Unrecognized site B11 [/home/ise/AN65974/slaveFIFO2b_fpga_top.ucf:86]
Finished Parsing UCF File [/home/ise/AN65974/slaveFIFO2b_fpga_top.ucf]
INFO: [Designutils 20-20] Invalid constraints found, use command 'write_ucf -constraints invalid <file>' to save all the invalid constraints to a file
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 32 instances were transformed.
  IOBUF => IOBUF (OBUFT, IBUF): 32 instances

Phase 0 | Netlist Checksum: 65698052
link_design: Time (s): cpu = 00:00:37 ; elapsed = 00:00:40 . Memory (MB): peak = 2777.668 ; gain = 143.094
exit
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Wed Nov 21 13:54:29 2018...
INFO: [Common 17-83] Releasing license: PlanAhead
