TimeQuest Timing Analyzer report for Display
Tue Jun 06 12:19:47 2023
Quartus II 64-Bit Version 14.1.0 Build 186 12/03/2014 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'clk_50'
 13. Slow 1200mV 85C Model Setup: 'clr'
 14. Slow 1200mV 85C Model Setup: 'clk_400hz:clk_400hz|clk_400hz'
 15. Slow 1200mV 85C Model Setup: 'clock_100hz:clock_100hz|clk_100hz'
 16. Slow 1200mV 85C Model Hold: 'clock_100hz:clock_100hz|clk_100hz'
 17. Slow 1200mV 85C Model Hold: 'clk_50'
 18. Slow 1200mV 85C Model Hold: 'clk_400hz:clk_400hz|clk_400hz'
 19. Slow 1200mV 85C Model Hold: 'clr'
 20. Slow 1200mV 85C Model Recovery: 'clock_100hz:clock_100hz|clk_100hz'
 21. Slow 1200mV 85C Model Removal: 'clock_100hz:clock_100hz|clk_100hz'
 22. Slow 1200mV 85C Model Minimum Pulse Width: 'clk_50'
 23. Slow 1200mV 85C Model Minimum Pulse Width: 'clr'
 24. Slow 1200mV 85C Model Minimum Pulse Width: 'clock_100hz:clock_100hz|clk_100hz'
 25. Slow 1200mV 85C Model Minimum Pulse Width: 'clk_400hz:clk_400hz|clk_400hz'
 26. Setup Times
 27. Hold Times
 28. Clock to Output Times
 29. Minimum Clock to Output Times
 30. MTBF Summary
 31. Synchronizer Summary
 32. Synchronizer Chain #1: Worst-Case MTBF is Not Calculated
 33. Synchronizer Chain #2: Worst-Case MTBF is Not Calculated
 34. Synchronizer Chain #3: Worst-Case MTBF is Not Calculated
 35. Synchronizer Chain #4: Worst-Case MTBF is Not Calculated
 36. Synchronizer Chain #5: Worst-Case MTBF is Not Calculated
 37. Synchronizer Chain #6: Worst-Case MTBF is Not Calculated
 38. Synchronizer Chain #7: Worst-Case MTBF is Not Calculated
 39. Synchronizer Chain #8: Worst-Case MTBF is Not Calculated
 40. Synchronizer Chain #9: Worst-Case MTBF is Not Calculated
 41. Synchronizer Chain #10: Worst-Case MTBF is Not Calculated
 42. Synchronizer Chain #11: Worst-Case MTBF is Not Calculated
 43. Synchronizer Chain #12: Worst-Case MTBF is Not Calculated
 44. Synchronizer Chain #13: Worst-Case MTBF is Not Calculated
 45. Synchronizer Chain #14: Worst-Case MTBF is Not Calculated
 46. Synchronizer Chain #15: Worst-Case MTBF is Not Calculated
 47. Synchronizer Chain #16: Worst-Case MTBF is Not Calculated
 48. Synchronizer Chain #17: Worst-Case MTBF is Not Calculated
 49. Synchronizer Chain #18: Worst-Case MTBF is Not Calculated
 50. Synchronizer Chain #19: Worst-Case MTBF is Not Calculated
 51. Synchronizer Chain #20: Worst-Case MTBF is Not Calculated
 52. Slow 1200mV 0C Model Fmax Summary
 53. Slow 1200mV 0C Model Setup Summary
 54. Slow 1200mV 0C Model Hold Summary
 55. Slow 1200mV 0C Model Recovery Summary
 56. Slow 1200mV 0C Model Removal Summary
 57. Slow 1200mV 0C Model Minimum Pulse Width Summary
 58. Slow 1200mV 0C Model Setup: 'clk_50'
 59. Slow 1200mV 0C Model Setup: 'clr'
 60. Slow 1200mV 0C Model Setup: 'clk_400hz:clk_400hz|clk_400hz'
 61. Slow 1200mV 0C Model Setup: 'clock_100hz:clock_100hz|clk_100hz'
 62. Slow 1200mV 0C Model Hold: 'clock_100hz:clock_100hz|clk_100hz'
 63. Slow 1200mV 0C Model Hold: 'clk_50'
 64. Slow 1200mV 0C Model Hold: 'clk_400hz:clk_400hz|clk_400hz'
 65. Slow 1200mV 0C Model Hold: 'clr'
 66. Slow 1200mV 0C Model Recovery: 'clock_100hz:clock_100hz|clk_100hz'
 67. Slow 1200mV 0C Model Removal: 'clock_100hz:clock_100hz|clk_100hz'
 68. Slow 1200mV 0C Model Minimum Pulse Width: 'clk_50'
 69. Slow 1200mV 0C Model Minimum Pulse Width: 'clr'
 70. Slow 1200mV 0C Model Minimum Pulse Width: 'clock_100hz:clock_100hz|clk_100hz'
 71. Slow 1200mV 0C Model Minimum Pulse Width: 'clk_400hz:clk_400hz|clk_400hz'
 72. Setup Times
 73. Hold Times
 74. Clock to Output Times
 75. Minimum Clock to Output Times
 76. MTBF Summary
 77. Synchronizer Summary
 78. Synchronizer Chain #1: Worst-Case MTBF is Not Calculated
 79. Synchronizer Chain #2: Worst-Case MTBF is Not Calculated
 80. Synchronizer Chain #3: Worst-Case MTBF is Not Calculated
 81. Synchronizer Chain #4: Worst-Case MTBF is Not Calculated
 82. Synchronizer Chain #5: Worst-Case MTBF is Not Calculated
 83. Synchronizer Chain #6: Worst-Case MTBF is Not Calculated
 84. Synchronizer Chain #7: Worst-Case MTBF is Not Calculated
 85. Synchronizer Chain #8: Worst-Case MTBF is Not Calculated
 86. Synchronizer Chain #9: Worst-Case MTBF is Not Calculated
 87. Synchronizer Chain #10: Worst-Case MTBF is Not Calculated
 88. Synchronizer Chain #11: Worst-Case MTBF is Not Calculated
 89. Synchronizer Chain #12: Worst-Case MTBF is Not Calculated
 90. Synchronizer Chain #13: Worst-Case MTBF is Not Calculated
 91. Synchronizer Chain #14: Worst-Case MTBF is Not Calculated
 92. Synchronizer Chain #15: Worst-Case MTBF is Not Calculated
 93. Synchronizer Chain #16: Worst-Case MTBF is Not Calculated
 94. Synchronizer Chain #17: Worst-Case MTBF is Not Calculated
 95. Synchronizer Chain #18: Worst-Case MTBF is Not Calculated
 96. Synchronizer Chain #19: Worst-Case MTBF is Not Calculated
 97. Synchronizer Chain #20: Worst-Case MTBF is Not Calculated
 98. Fast 1200mV 0C Model Setup Summary
 99. Fast 1200mV 0C Model Hold Summary
100. Fast 1200mV 0C Model Recovery Summary
101. Fast 1200mV 0C Model Removal Summary
102. Fast 1200mV 0C Model Minimum Pulse Width Summary
103. Fast 1200mV 0C Model Setup: 'clk_50'
104. Fast 1200mV 0C Model Setup: 'clr'
105. Fast 1200mV 0C Model Setup: 'clk_400hz:clk_400hz|clk_400hz'
106. Fast 1200mV 0C Model Setup: 'clock_100hz:clock_100hz|clk_100hz'
107. Fast 1200mV 0C Model Hold: 'clock_100hz:clock_100hz|clk_100hz'
108. Fast 1200mV 0C Model Hold: 'clk_50'
109. Fast 1200mV 0C Model Hold: 'clk_400hz:clk_400hz|clk_400hz'
110. Fast 1200mV 0C Model Hold: 'clr'
111. Fast 1200mV 0C Model Recovery: 'clock_100hz:clock_100hz|clk_100hz'
112. Fast 1200mV 0C Model Removal: 'clock_100hz:clock_100hz|clk_100hz'
113. Fast 1200mV 0C Model Minimum Pulse Width: 'clk_50'
114. Fast 1200mV 0C Model Minimum Pulse Width: 'clr'
115. Fast 1200mV 0C Model Minimum Pulse Width: 'clock_100hz:clock_100hz|clk_100hz'
116. Fast 1200mV 0C Model Minimum Pulse Width: 'clk_400hz:clk_400hz|clk_400hz'
117. Setup Times
118. Hold Times
119. Clock to Output Times
120. Minimum Clock to Output Times
121. MTBF Summary
122. Synchronizer Summary
123. Synchronizer Chain #1: Worst-Case MTBF is Not Calculated
124. Synchronizer Chain #2: Worst-Case MTBF is Not Calculated
125. Synchronizer Chain #3: Worst-Case MTBF is Not Calculated
126. Synchronizer Chain #4: Worst-Case MTBF is Not Calculated
127. Synchronizer Chain #5: Worst-Case MTBF is Not Calculated
128. Synchronizer Chain #6: Worst-Case MTBF is Not Calculated
129. Synchronizer Chain #7: Worst-Case MTBF is Not Calculated
130. Synchronizer Chain #8: Worst-Case MTBF is Not Calculated
131. Synchronizer Chain #9: Worst-Case MTBF is Not Calculated
132. Synchronizer Chain #10: Worst-Case MTBF is Not Calculated
133. Synchronizer Chain #11: Worst-Case MTBF is Not Calculated
134. Synchronizer Chain #12: Worst-Case MTBF is Not Calculated
135. Synchronizer Chain #13: Worst-Case MTBF is Not Calculated
136. Synchronizer Chain #14: Worst-Case MTBF is Not Calculated
137. Synchronizer Chain #15: Worst-Case MTBF is Not Calculated
138. Synchronizer Chain #16: Worst-Case MTBF is Not Calculated
139. Synchronizer Chain #17: Worst-Case MTBF is Not Calculated
140. Synchronizer Chain #18: Worst-Case MTBF is Not Calculated
141. Synchronizer Chain #19: Worst-Case MTBF is Not Calculated
142. Synchronizer Chain #20: Worst-Case MTBF is Not Calculated
143. Multicorner Timing Analysis Summary
144. Setup Times
145. Hold Times
146. Clock to Output Times
147. Minimum Clock to Output Times
148. Board Trace Model Assignments
149. Input Transition Times
150. Signal Integrity Metrics (Slow 1200mv 0c Model)
151. Signal Integrity Metrics (Slow 1200mv 85c Model)
152. Signal Integrity Metrics (Fast 1200mv 0c Model)
153. Setup Transfers
154. Hold Transfers
155. Recovery Transfers
156. Removal Transfers
157. Report TCCS
158. Report RSKM
159. Unconstrained Paths
160. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                       ;
+--------------------+----------------------------------------------------+
; Quartus II Version ; Version 14.1.0 Build 186 12/03/2014 SJ Web Edition ;
; Revision Name      ; Display                                            ;
; Device Family      ; Cyclone IV E                                       ;
; Device Name        ; EP4CE115F29C7                                      ;
; Timing Models      ; Final                                              ;
; Delay Model        ; Combined                                           ;
; Rise/Fall Delays   ; Enabled                                            ;
+--------------------+----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ; < 0.1%      ;
;     Processors 5-8         ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                               ;
+-----------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------------------------------+
; Clock Name                        ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                               ;
+-----------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------------------------------+
; clk_50                            ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk_50 }                            ;
; clk_400hz:clk_400hz|clk_400hz     ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk_400hz:clk_400hz|clk_400hz }     ;
; clock_100hz:clock_100hz|clk_100hz ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clock_100hz:clock_100hz|clk_100hz } ;
; clr                               ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clr }                               ;
+-----------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------------------------------+


+-------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                      ;
+------------+-----------------+-----------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                        ; Note ;
+------------+-----------------+-----------------------------------+------+
; 229.73 MHz ; 229.73 MHz      ; clk_50                            ;      ;
; 247.1 MHz  ; 247.1 MHz       ; clk_400hz:clk_400hz|clk_400hz     ;      ;
; 263.37 MHz ; 263.37 MHz      ; clock_100hz:clock_100hz|clk_100hz ;      ;
+------------+-----------------+-----------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                        ;
+-----------------------------------+--------+---------------+
; Clock                             ; Slack  ; End Point TNS ;
+-----------------------------------+--------+---------------+
; clk_50                            ; -3.353 ; -134.959      ;
; clr                               ; -3.265 ; -44.096       ;
; clk_400hz:clk_400hz|clk_400hz     ; -3.047 ; -107.675      ;
; clock_100hz:clock_100hz|clk_100hz ; -2.797 ; -98.870       ;
+-----------------------------------+--------+---------------+


+------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                         ;
+-----------------------------------+--------+---------------+
; Clock                             ; Slack  ; End Point TNS ;
+-----------------------------------+--------+---------------+
; clock_100hz:clock_100hz|clk_100hz ; -0.154 ; -0.187        ;
; clk_50                            ; 0.393  ; 0.000         ;
; clk_400hz:clk_400hz|clk_400hz     ; 0.406  ; 0.000         ;
; clr                               ; 2.226  ; 0.000         ;
+-----------------------------------+--------+---------------+


+------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                     ;
+-----------------------------------+--------+---------------+
; Clock                             ; Slack  ; End Point TNS ;
+-----------------------------------+--------+---------------+
; clock_100hz:clock_100hz|clk_100hz ; -0.360 ; -10.804       ;
+-----------------------------------+--------+---------------+


+-----------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                     ;
+-----------------------------------+-------+---------------+
; Clock                             ; Slack ; End Point TNS ;
+-----------------------------------+-------+---------------+
; clock_100hz:clock_100hz|clk_100hz ; 0.133 ; 0.000         ;
+-----------------------------------+-------+---------------+


+------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary          ;
+-----------------------------------+--------+---------------+
; Clock                             ; Slack  ; End Point TNS ;
+-----------------------------------+--------+---------------+
; clk_50                            ; -3.000 ; -101.945      ;
; clr                               ; -3.000 ; -3.000        ;
; clock_100hz:clock_100hz|clk_100hz ; -2.693 ; -126.668      ;
; clk_400hz:clk_400hz|clk_400hz     ; -2.693 ; -86.040       ;
+-----------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk_50'                                                                                                                    ;
+--------+-------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                           ; To Node                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.353 ; clk_400hz:clk_400hz|counter[19]     ; clk_400hz:clk_400hz|clk_400hz       ; clk_50       ; clk_50      ; 1.000        ; -0.081     ; 4.270      ;
; -3.345 ; clk_400hz:clk_400hz|counter[17]     ; clk_400hz:clk_400hz|clk_400hz       ; clk_50       ; clk_50      ; 1.000        ; -0.081     ; 4.262      ;
; -3.326 ; clk_400hz:clk_400hz|counter[23]     ; clk_400hz:clk_400hz|clk_400hz       ; clk_50       ; clk_50      ; 1.000        ; -0.081     ; 4.243      ;
; -3.317 ; clk_400hz:clk_400hz|counter[16]     ; clk_400hz:clk_400hz|clk_400hz       ; clk_50       ; clk_50      ; 1.000        ; -0.081     ; 4.234      ;
; -3.136 ; clk_400hz:clk_400hz|counter[7]      ; clk_400hz:clk_400hz|clk_400hz       ; clk_50       ; clk_50      ; 1.000        ; -0.081     ; 4.053      ;
; -3.118 ; clk_400hz:clk_400hz|counter[4]      ; clk_400hz:clk_400hz|clk_400hz       ; clk_50       ; clk_50      ; 1.000        ; -0.081     ; 4.035      ;
; -3.111 ; clk_400hz:clk_400hz|counter[5]      ; clk_400hz:clk_400hz|clk_400hz       ; clk_50       ; clk_50      ; 1.000        ; -0.081     ; 4.028      ;
; -3.099 ; clk_400hz:clk_400hz|counter[22]     ; clk_400hz:clk_400hz|clk_400hz       ; clk_50       ; clk_50      ; 1.000        ; -0.081     ; 4.016      ;
; -3.087 ; clk_400hz:clk_400hz|counter[1]      ; clock_100hz:clock_100hz|clk_100hz   ; clk_50       ; clk_50      ; 1.000        ; -0.076     ; 4.009      ;
; -3.055 ; clock_100hz:clock_100hz|counter[8]  ; clock_100hz:clock_100hz|clk_100hz   ; clk_50       ; clk_50      ; 1.000        ; -0.078     ; 3.975      ;
; -3.047 ; clk_400hz:clk_400hz|counter[18]     ; clk_400hz:clk_400hz|clk_400hz       ; clk_50       ; clk_50      ; 1.000        ; -0.081     ; 3.964      ;
; -3.012 ; clock_100hz:clock_100hz|counter[10] ; clock_100hz:clock_100hz|clk_100hz   ; clk_50       ; clk_50      ; 1.000        ; -0.078     ; 3.932      ;
; -3.004 ; clock_100hz:clock_100hz|counter[9]  ; clock_100hz:clock_100hz|clk_100hz   ; clk_50       ; clk_50      ; 1.000        ; -0.078     ; 3.924      ;
; -2.991 ; clk_400hz:clk_400hz|counter[6]      ; clk_400hz:clk_400hz|clk_400hz       ; clk_50       ; clk_50      ; 1.000        ; -0.081     ; 3.908      ;
; -2.932 ; clk_400hz:clk_400hz|counter[20]     ; clk_400hz:clk_400hz|clk_400hz       ; clk_50       ; clk_50      ; 1.000        ; -0.081     ; 3.849      ;
; -2.925 ; clk_400hz:clk_400hz|counter[0]      ; clock_100hz:clock_100hz|clk_100hz   ; clk_50       ; clk_50      ; 1.000        ; -0.076     ; 3.847      ;
; -2.914 ; clock_100hz:clock_100hz|counter[18] ; clock_100hz:clock_100hz|clk_100hz   ; clk_50       ; clk_50      ; 1.000        ; -0.078     ; 3.834      ;
; -2.903 ; clk_400hz:clk_400hz|counter[9]      ; clk_400hz:clk_400hz|clk_400hz       ; clk_50       ; clk_50      ; 1.000        ; -0.081     ; 3.820      ;
; -2.898 ; clock_100hz:clock_100hz|counter[7]  ; clock_100hz:clock_100hz|clk_100hz   ; clk_50       ; clk_50      ; 1.000        ; -0.078     ; 3.818      ;
; -2.895 ; clk_400hz:clk_400hz|counter[15]     ; clk_400hz:clk_400hz|clk_400hz       ; clk_50       ; clk_50      ; 1.000        ; -0.081     ; 3.812      ;
; -2.880 ; clk_400hz:clk_400hz|counter[13]     ; clk_400hz:clk_400hz|clk_400hz       ; clk_50       ; clk_50      ; 1.000        ; -0.081     ; 3.797      ;
; -2.865 ; clock_100hz:clock_100hz|counter[14] ; clock_100hz:clock_100hz|clk_100hz   ; clk_50       ; clk_50      ; 1.000        ; -0.078     ; 3.785      ;
; -2.861 ; clock_100hz:clock_100hz|counter[19] ; clock_100hz:clock_100hz|clk_100hz   ; clk_50       ; clk_50      ; 1.000        ; -0.078     ; 3.781      ;
; -2.846 ; clock_100hz:clock_100hz|counter[23] ; clock_100hz:clock_100hz|clk_100hz   ; clk_50       ; clk_50      ; 1.000        ; -0.078     ; 3.766      ;
; -2.828 ; clk_400hz:clk_400hz|counter[1]      ; clk_400hz:clk_400hz|clk_400hz       ; clk_50       ; clk_50      ; 1.000        ; -0.081     ; 3.745      ;
; -2.828 ; clock_100hz:clock_100hz|counter[3]  ; clock_100hz:clock_100hz|clk_100hz   ; clk_50       ; clk_50      ; 1.000        ; -0.078     ; 3.748      ;
; -2.821 ; clk_400hz:clk_400hz|counter[21]     ; clk_400hz:clk_400hz|clk_400hz       ; clk_50       ; clk_50      ; 1.000        ; -0.081     ; 3.738      ;
; -2.797 ; clock_100hz:clock_100hz|counter[16] ; clock_100hz:clock_100hz|clk_100hz   ; clk_50       ; clk_50      ; 1.000        ; -0.078     ; 3.717      ;
; -2.747 ; clk_400hz:clk_400hz|counter[3]      ; clk_400hz:clk_400hz|clk_400hz       ; clk_50       ; clk_50      ; 1.000        ; -0.081     ; 3.664      ;
; -2.741 ; clk_400hz:clk_400hz|counter[2]      ; clk_400hz:clk_400hz|clk_400hz       ; clk_50       ; clk_50      ; 1.000        ; -0.081     ; 3.658      ;
; -2.740 ; clock_100hz:clock_100hz|counter[4]  ; clock_100hz:clock_100hz|clk_100hz   ; clk_50       ; clk_50      ; 1.000        ; -0.078     ; 3.660      ;
; -2.721 ; clock_100hz:clock_100hz|counter[11] ; clock_100hz:clock_100hz|clk_100hz   ; clk_50       ; clk_50      ; 1.000        ; -0.078     ; 3.641      ;
; -2.714 ; clk_400hz:clk_400hz|counter[24]     ; clk_400hz:clk_400hz|clk_400hz       ; clk_50       ; clk_50      ; 1.000        ; -0.081     ; 3.631      ;
; -2.707 ; clock_100hz:clock_100hz|counter[6]  ; clock_100hz:clock_100hz|clk_100hz   ; clk_50       ; clk_50      ; 1.000        ; -0.078     ; 3.627      ;
; -2.693 ; clk_400hz:clk_400hz|counter[8]      ; clk_400hz:clk_400hz|clk_400hz       ; clk_50       ; clk_50      ; 1.000        ; -0.081     ; 3.610      ;
; -2.692 ; clock_100hz:clock_100hz|counter[21] ; clock_100hz:clock_100hz|clk_100hz   ; clk_50       ; clk_50      ; 1.000        ; -0.078     ; 3.612      ;
; -2.678 ; clock_100hz:clock_100hz|counter[17] ; clock_100hz:clock_100hz|clk_100hz   ; clk_50       ; clk_50      ; 1.000        ; -0.080     ; 3.596      ;
; -2.666 ; clock_100hz:clock_100hz|counter[5]  ; clock_100hz:clock_100hz|clk_100hz   ; clk_50       ; clk_50      ; 1.000        ; -0.078     ; 3.586      ;
; -2.666 ; clk_400hz:clk_400hz|counter[0]      ; clk_400hz:clk_400hz|clk_400hz       ; clk_50       ; clk_50      ; 1.000        ; -0.081     ; 3.583      ;
; -2.586 ; clk_400hz:clk_400hz|counter[11]     ; clk_400hz:clk_400hz|clk_400hz       ; clk_50       ; clk_50      ; 1.000        ; -0.081     ; 3.503      ;
; -2.578 ; clock_100hz:clock_100hz|counter[2]  ; clock_100hz:clock_100hz|clk_100hz   ; clk_50       ; clk_50      ; 1.000        ; -0.078     ; 3.498      ;
; -2.537 ; clk_400hz:clk_400hz|counter[10]     ; clk_400hz:clk_400hz|clk_400hz       ; clk_50       ; clk_50      ; 1.000        ; -0.079     ; 3.456      ;
; -2.535 ; clock_100hz:clock_100hz|counter[24] ; clock_100hz:clock_100hz|clk_100hz   ; clk_50       ; clk_50      ; 1.000        ; -0.078     ; 3.455      ;
; -2.524 ; clk_400hz:clk_400hz|counter[19]     ; clk_400hz:clk_400hz|counter[13]     ; clk_50       ; clk_50      ; 1.000        ; -0.080     ; 3.442      ;
; -2.524 ; clk_400hz:clk_400hz|counter[19]     ; clk_400hz:clk_400hz|counter[15]     ; clk_50       ; clk_50      ; 1.000        ; -0.080     ; 3.442      ;
; -2.516 ; clock_100hz:clock_100hz|counter[12] ; clock_100hz:clock_100hz|clk_100hz   ; clk_50       ; clk_50      ; 1.000        ; -0.078     ; 3.436      ;
; -2.516 ; clk_400hz:clk_400hz|counter[17]     ; clk_400hz:clk_400hz|counter[13]     ; clk_50       ; clk_50      ; 1.000        ; -0.080     ; 3.434      ;
; -2.516 ; clk_400hz:clk_400hz|counter[17]     ; clk_400hz:clk_400hz|counter[15]     ; clk_50       ; clk_50      ; 1.000        ; -0.080     ; 3.434      ;
; -2.512 ; clock_100hz:clock_100hz|counter[20] ; clock_100hz:clock_100hz|clk_100hz   ; clk_50       ; clk_50      ; 1.000        ; -0.078     ; 3.432      ;
; -2.508 ; clk_400hz:clk_400hz|counter[25]     ; clk_400hz:clk_400hz|clk_400hz       ; clk_50       ; clk_50      ; 1.000        ; -0.081     ; 3.425      ;
; -2.506 ; clk_400hz:clk_400hz|counter[1]      ; clk_400hz:clk_400hz|counter[14]     ; clk_50       ; clk_50      ; 1.000        ; -0.081     ; 3.423      ;
; -2.503 ; clk_400hz:clk_400hz|counter[14]     ; clk_400hz:clk_400hz|clk_400hz       ; clk_50       ; clk_50      ; 1.000        ; -0.079     ; 3.422      ;
; -2.494 ; clk_400hz:clk_400hz|counter[12]     ; clk_400hz:clk_400hz|clk_400hz       ; clk_50       ; clk_50      ; 1.000        ; -0.079     ; 3.413      ;
; -2.492 ; clock_100hz:clock_100hz|counter[25] ; clock_100hz:clock_100hz|clk_100hz   ; clk_50       ; clk_50      ; 1.000        ; -0.078     ; 3.412      ;
; -2.488 ; clk_400hz:clk_400hz|counter[16]     ; clk_400hz:clk_400hz|counter[13]     ; clk_50       ; clk_50      ; 1.000        ; -0.080     ; 3.406      ;
; -2.488 ; clk_400hz:clk_400hz|counter[16]     ; clk_400hz:clk_400hz|counter[15]     ; clk_50       ; clk_50      ; 1.000        ; -0.080     ; 3.406      ;
; -2.485 ; clk_400hz:clk_400hz|counter[23]     ; clk_400hz:clk_400hz|counter[13]     ; clk_50       ; clk_50      ; 1.000        ; -0.080     ; 3.403      ;
; -2.485 ; clk_400hz:clk_400hz|counter[23]     ; clk_400hz:clk_400hz|counter[15]     ; clk_50       ; clk_50      ; 1.000        ; -0.080     ; 3.403      ;
; -2.461 ; clock_100hz:clock_100hz|counter[13] ; clock_100hz:clock_100hz|clk_100hz   ; clk_50       ; clk_50      ; 1.000        ; -0.080     ; 3.379      ;
; -2.443 ; clk_400hz:clk_400hz|counter[1]      ; clock_100hz:clock_100hz|counter[5]  ; clk_50       ; clk_50      ; 1.000        ; -0.077     ; 3.364      ;
; -2.442 ; clock_100hz:clock_100hz|counter[10] ; clock_100hz:clock_100hz|counter[5]  ; clk_50       ; clk_50      ; 1.000        ; -0.079     ; 3.361      ;
; -2.434 ; clock_100hz:clock_100hz|counter[9]  ; clock_100hz:clock_100hz|counter[5]  ; clk_50       ; clk_50      ; 1.000        ; -0.079     ; 3.353      ;
; -2.426 ; clock_100hz:clock_100hz|counter[8]  ; clock_100hz:clock_100hz|counter[5]  ; clk_50       ; clk_50      ; 1.000        ; -0.079     ; 3.345      ;
; -2.420 ; clk_400hz:clk_400hz|counter[0]      ; clk_400hz:clk_400hz|counter[14]     ; clk_50       ; clk_50      ; 1.000        ; -0.081     ; 3.337      ;
; -2.394 ; transmitter:uart_Tx|data[5]         ; transmitter:uart_Tx|Tx              ; clk_50       ; clk_50      ; 1.000        ; -0.474     ; 2.918      ;
; -2.394 ; clock_100hz:clock_100hz|counter[22] ; clock_100hz:clock_100hz|clk_100hz   ; clk_50       ; clk_50      ; 1.000        ; -0.078     ; 3.314      ;
; -2.362 ; clk_400hz:clk_400hz|counter[19]     ; clk_400hz:clk_400hz|counter[2]      ; clk_50       ; clk_50      ; 1.000        ; -0.079     ; 3.281      ;
; -2.362 ; clk_400hz:clk_400hz|counter[19]     ; clk_400hz:clk_400hz|counter[5]      ; clk_50       ; clk_50      ; 1.000        ; -0.079     ; 3.281      ;
; -2.359 ; clk_400hz:clk_400hz|counter[3]      ; clk_400hz:clk_400hz|counter[14]     ; clk_50       ; clk_50      ; 1.000        ; -0.081     ; 3.276      ;
; -2.355 ; clk_400hz:clk_400hz|counter[1]      ; clock_100hz:clock_100hz|counter[8]  ; clk_50       ; clk_50      ; 1.000        ; -0.077     ; 3.276      ;
; -2.355 ; clk_400hz:clk_400hz|counter[19]     ; clk_400hz:clk_400hz|counter[14]     ; clk_50       ; clk_50      ; 1.000        ; -0.081     ; 3.272      ;
; -2.354 ; clk_400hz:clk_400hz|counter[17]     ; clk_400hz:clk_400hz|counter[2]      ; clk_50       ; clk_50      ; 1.000        ; -0.079     ; 3.273      ;
; -2.354 ; clk_400hz:clk_400hz|counter[17]     ; clk_400hz:clk_400hz|counter[5]      ; clk_50       ; clk_50      ; 1.000        ; -0.079     ; 3.273      ;
; -2.353 ; clk_400hz:clk_400hz|counter[19]     ; clk_400hz:clk_400hz|counter[10]     ; clk_50       ; clk_50      ; 1.000        ; -0.081     ; 3.270      ;
; -2.347 ; clk_400hz:clk_400hz|counter[17]     ; clk_400hz:clk_400hz|counter[14]     ; clk_50       ; clk_50      ; 1.000        ; -0.081     ; 3.264      ;
; -2.345 ; clk_400hz:clk_400hz|counter[17]     ; clk_400hz:clk_400hz|counter[10]     ; clk_50       ; clk_50      ; 1.000        ; -0.081     ; 3.262      ;
; -2.335 ; clk_400hz:clk_400hz|counter[1]      ; clock_100hz:clock_100hz|counter[25] ; clk_50       ; clk_50      ; 1.000        ; -0.078     ; 3.255      ;
; -2.334 ; clk_400hz:clk_400hz|counter[0]      ; clock_100hz:clock_100hz|counter[24] ; clk_50       ; clk_50      ; 1.000        ; -0.078     ; 3.254      ;
; -2.332 ; clock_100hz:clock_100hz|counter[10] ; clock_100hz:clock_100hz|counter[8]  ; clk_50       ; clk_50      ; 1.000        ; -0.079     ; 3.251      ;
; -2.331 ; clk_400hz:clk_400hz|counter[0]      ; clock_100hz:clock_100hz|counter[25] ; clk_50       ; clk_50      ; 1.000        ; -0.078     ; 3.251      ;
; -2.330 ; clock_100hz:clock_100hz|counter[15] ; clock_100hz:clock_100hz|clk_100hz   ; clk_50       ; clk_50      ; 1.000        ; -0.080     ; 3.248      ;
; -2.328 ; clock_100hz:clock_100hz|counter[7]  ; clock_100hz:clock_100hz|counter[5]  ; clk_50       ; clk_50      ; 1.000        ; -0.079     ; 3.247      ;
; -2.326 ; clk_400hz:clk_400hz|counter[16]     ; clk_400hz:clk_400hz|counter[2]      ; clk_50       ; clk_50      ; 1.000        ; -0.079     ; 3.245      ;
; -2.326 ; clk_400hz:clk_400hz|counter[16]     ; clk_400hz:clk_400hz|counter[5]      ; clk_50       ; clk_50      ; 1.000        ; -0.079     ; 3.245      ;
; -2.325 ; clk_400hz:clk_400hz|counter[1]      ; clock_100hz:clock_100hz|counter[15] ; clk_50       ; clk_50      ; 1.000        ; -0.076     ; 3.247      ;
; -2.325 ; clk_400hz:clk_400hz|counter[23]     ; clk_400hz:clk_400hz|counter[14]     ; clk_50       ; clk_50      ; 1.000        ; -0.081     ; 3.242      ;
; -2.324 ; clk_400hz:clk_400hz|counter[1]      ; clock_100hz:clock_100hz|counter[17] ; clk_50       ; clk_50      ; 1.000        ; -0.076     ; 3.246      ;
; -2.324 ; clock_100hz:clock_100hz|counter[9]  ; clock_100hz:clock_100hz|counter[8]  ; clk_50       ; clk_50      ; 1.000        ; -0.079     ; 3.243      ;
; -2.323 ; clk_400hz:clk_400hz|counter[23]     ; clk_400hz:clk_400hz|counter[10]     ; clk_50       ; clk_50      ; 1.000        ; -0.081     ; 3.240      ;
; -2.323 ; clk_400hz:clk_400hz|counter[23]     ; clk_400hz:clk_400hz|counter[2]      ; clk_50       ; clk_50      ; 1.000        ; -0.079     ; 3.242      ;
; -2.323 ; clk_400hz:clk_400hz|counter[23]     ; clk_400hz:clk_400hz|counter[5]      ; clk_50       ; clk_50      ; 1.000        ; -0.079     ; 3.242      ;
; -2.323 ; clock_100hz:clock_100hz|counter[8]  ; clock_100hz:clock_100hz|counter[8]  ; clk_50       ; clk_50      ; 1.000        ; -0.079     ; 3.242      ;
; -2.321 ; clk_400hz:clk_400hz|counter[1]      ; clock_100hz:clock_100hz|counter[24] ; clk_50       ; clk_50      ; 1.000        ; -0.078     ; 3.241      ;
; -2.321 ; clk_400hz:clk_400hz|counter[0]      ; clock_100hz:clock_100hz|counter[15] ; clk_50       ; clk_50      ; 1.000        ; -0.076     ; 3.243      ;
; -2.320 ; clk_400hz:clk_400hz|counter[0]      ; clock_100hz:clock_100hz|counter[17] ; clk_50       ; clk_50      ; 1.000        ; -0.076     ; 3.242      ;
; -2.319 ; clk_400hz:clk_400hz|counter[16]     ; clk_400hz:clk_400hz|counter[14]     ; clk_50       ; clk_50      ; 1.000        ; -0.081     ; 3.236      ;
; -2.317 ; clk_400hz:clk_400hz|counter[16]     ; clk_400hz:clk_400hz|counter[10]     ; clk_50       ; clk_50      ; 1.000        ; -0.081     ; 3.234      ;
; -2.310 ; clk_400hz:clk_400hz|counter[0]      ; clock_100hz:clock_100hz|counter[5]  ; clk_50       ; clk_50      ; 1.000        ; -0.077     ; 3.231      ;
; -2.304 ; clk_400hz:clk_400hz|counter[0]      ; clk_400hz:clk_400hz|counter[25]     ; clk_50       ; clk_50      ; 1.000        ; -0.080     ; 3.222      ;
; -2.303 ; clk_400hz:clk_400hz|counter[1]      ; clock_100hz:clock_100hz|counter[16] ; clk_50       ; clk_50      ; 1.000        ; -0.078     ; 3.223      ;
+--------+-------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clr'                                                                                                              ;
+--------+-----------------+---------------------------+-----------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node       ; To Node                   ; Launch Clock                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------+---------------------------+-----------------------------------+-------------+--------------+------------+------------+
; -3.265 ; lfsr:lfsr|q[13] ; lfsr:lfsr|data_out[20]~61 ; clock_100hz:clock_100hz|clk_100hz ; clr         ; 0.500        ; -1.969     ; 0.753      ;
; -3.127 ; lfsr:lfsr|q[12] ; lfsr:lfsr|data_out[19]~49 ; clock_100hz:clock_100hz|clk_100hz ; clr         ; 0.500        ; -1.881     ; 0.728      ;
; -2.793 ; lfsr:lfsr|q[10] ; lfsr:lfsr|data_out[17]~21 ; clock_100hz:clock_100hz|clk_100hz ; clr         ; 0.500        ; -1.481     ; 0.766      ;
; -2.775 ; lfsr:lfsr|q[11] ; lfsr:lfsr|data_out[18]~9  ; clock_100hz:clock_100hz|clk_100hz ; clr         ; 0.500        ; -1.481     ; 0.754      ;
; -2.742 ; lfsr:lfsr|q[9]  ; lfsr:lfsr|data_out[16]~33 ; clock_100hz:clock_100hz|clk_100hz ; clr         ; 0.500        ; -1.482     ; 0.710      ;
; -2.722 ; lfsr:lfsr|q[4]  ; lfsr:lfsr|data_out[8]~29  ; clock_100hz:clock_100hz|clk_100hz ; clr         ; 0.500        ; -1.478     ; 0.706      ;
; -2.708 ; lfsr:lfsr|q[6]  ; lfsr:lfsr|data_out[10]~5  ; clock_100hz:clock_100hz|clk_100hz ; clr         ; 0.500        ; -1.419     ; 0.746      ;
; -2.703 ; lfsr:lfsr|q[5]  ; lfsr:lfsr|data_out[9]~17  ; clock_100hz:clock_100hz|clk_100hz ; clr         ; 0.500        ; -1.418     ; 0.730      ;
; -2.688 ; lfsr:lfsr|q[2]  ; lfsr:lfsr|data_out[3]~41  ; clock_100hz:clock_100hz|clk_100hz ; clr         ; 0.500        ; -1.398     ; 0.737      ;
; -2.684 ; lfsr:lfsr|q[0]  ; lfsr:lfsr|data_out[1]~13  ; clock_100hz:clock_100hz|clk_100hz ; clr         ; 0.500        ; -1.394     ; 0.746      ;
; -2.673 ; lfsr:lfsr|q[15] ; lfsr:lfsr|data_out[25]~25 ; clock_100hz:clock_100hz|clk_100hz ; clr         ; 0.500        ; -1.352     ; 0.768      ;
; -2.668 ; lfsr:lfsr|q[7]  ; lfsr:lfsr|data_out[11]~45 ; clock_100hz:clock_100hz|clk_100hz ; clr         ; 0.500        ; -1.352     ; 0.763      ;
; -2.651 ; lfsr:lfsr|q[1]  ; lfsr:lfsr|data_out[2]~1   ; clock_100hz:clock_100hz|clk_100hz ; clr         ; 0.500        ; -1.395     ; 0.705      ;
; -2.648 ; lfsr:lfsr|q[3]  ; lfsr:lfsr|data_out[4]~53  ; clock_100hz:clock_100hz|clk_100hz ; clr         ; 0.500        ; -1.397     ; 0.706      ;
; -2.634 ; lfsr:lfsr|q[14] ; lfsr:lfsr|data_out[24]~37 ; clock_100hz:clock_100hz|clk_100hz ; clr         ; 0.500        ; -1.351     ; 0.739      ;
; -2.615 ; lfsr:lfsr|q[8]  ; lfsr:lfsr|data_out[12]~57 ; clock_100hz:clock_100hz|clk_100hz ; clr         ; 0.500        ; -1.351     ; 0.729      ;
+--------+-----------------+---------------------------+-----------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk_400hz:clk_400hz|clk_400hz'                                                                                                                                                                                                                                                                                                                                                            ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                          ; To Node                                                                                                                                          ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; -3.047 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[4]                                                ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.077     ; 3.968      ;
; -3.047 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[1]                                                ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.077     ; 3.968      ;
; -3.047 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[0]                                                ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.077     ; 3.968      ;
; -3.047 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[7]                                                ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.077     ; 3.968      ;
; -3.047 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[6]                                                ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.077     ; 3.968      ;
; -3.047 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[8]                                                ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.077     ; 3.968      ;
; -3.047 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[9]                                                ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.077     ; 3.968      ;
; -3.020 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[8]                  ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.083     ; 3.935      ;
; -3.018 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[9]                  ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.083     ; 3.933      ;
; -2.964 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit0                          ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.082     ; 3.880      ;
; -2.964 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1                          ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.082     ; 3.880      ;
; -2.964 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[2]                                                ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.082     ; 3.880      ;
; -2.964 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[3]                                                ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.082     ; 3.880      ;
; -2.964 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[5]                                                ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.082     ; 3.880      ;
; -2.923 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[4]                           ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.202      ; 4.047      ;
; -2.923 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[5]                           ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.202      ; 4.047      ;
; -2.923 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[6]                           ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.202      ; 4.047      ;
; -2.923 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[7]                           ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.202      ; 4.047      ;
; -2.916 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[0]                           ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.194      ; 4.032      ;
; -2.916 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[1]                           ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.194      ; 4.032      ;
; -2.916 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[2]                           ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.194      ; 4.032      ;
; -2.916 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[3]                           ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.194      ; 4.032      ;
; -2.892 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[5]                  ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.077     ; 3.813      ;
; -2.882 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[4]                                                ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.077     ; 3.803      ;
; -2.882 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[1]                                                ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.077     ; 3.803      ;
; -2.882 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[0]                                                ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.077     ; 3.803      ;
; -2.882 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[7]                                                ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.077     ; 3.803      ;
; -2.882 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[6]                                                ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.077     ; 3.803      ;
; -2.882 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[8]                                                ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.077     ; 3.803      ;
; -2.882 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[9]                                                ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.077     ; 3.803      ;
; -2.855 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[8]                  ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.083     ; 3.770      ;
; -2.853 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[9]                  ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.083     ; 3.768      ;
; -2.815 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[8]                  ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.077     ; 3.736      ;
; -2.812 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[9]                  ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.077     ; 3.733      ;
; -2.799 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit0                          ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.082     ; 3.715      ;
; -2.799 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1                          ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.082     ; 3.715      ;
; -2.799 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[2]                                                ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.082     ; 3.715      ;
; -2.799 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[3]                                                ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.082     ; 3.715      ;
; -2.799 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[5]                                                ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.082     ; 3.715      ;
; -2.781 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[0]                  ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.083     ; 3.696      ;
; -2.781 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|parity5                       ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.083     ; 3.696      ;
; -2.781 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|sub_parity6a2                 ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.083     ; 3.696      ;
; -2.781 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|sub_parity6a1                 ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.083     ; 3.696      ;
; -2.781 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|sub_parity6a0                 ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.083     ; 3.696      ;
; -2.778 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~portb_address_reg0 ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.200      ; 4.016      ;
; -2.759 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~portb_address_reg0 ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.208      ; 4.005      ;
; -2.758 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[4]                           ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.202      ; 3.882      ;
; -2.758 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[5]                           ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.202      ; 3.882      ;
; -2.758 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[6]                           ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.202      ; 3.882      ;
; -2.758 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[7]                           ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.202      ; 3.882      ;
; -2.751 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[0]                           ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.194      ; 3.867      ;
; -2.751 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[1]                           ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.194      ; 3.867      ;
; -2.751 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[2]                           ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.194      ; 3.867      ;
; -2.751 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[3]                           ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.194      ; 3.867      ;
; -2.727 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[5]                  ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.077     ; 3.648      ;
; -2.717 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[9]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[4]                                                ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.077     ; 3.638      ;
; -2.717 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[9]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[1]                                                ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.077     ; 3.638      ;
; -2.717 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[9]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[0]                                                ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.077     ; 3.638      ;
; -2.717 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[9]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[7]                                                ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.077     ; 3.638      ;
; -2.717 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[9]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[6]                                                ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.077     ; 3.638      ;
; -2.717 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[9]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[8]                                                ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.077     ; 3.638      ;
; -2.717 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[9]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[9]                                                ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.077     ; 3.638      ;
; -2.707 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit0                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[8]                  ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.077     ; 3.628      ;
; -2.707 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[4]                                                ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.077     ; 3.628      ;
; -2.707 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[1]                                                ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.077     ; 3.628      ;
; -2.707 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[0]                                                ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.077     ; 3.628      ;
; -2.707 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[7]                                                ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.077     ; 3.628      ;
; -2.707 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[6]                                                ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.077     ; 3.628      ;
; -2.707 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[8]                                                ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.077     ; 3.628      ;
; -2.707 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[9]                                                ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.077     ; 3.628      ;
; -2.705 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit0                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[9]                  ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.077     ; 3.626      ;
; -2.700 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[9]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[8]                  ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.083     ; 3.615      ;
; -2.697 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[9]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[9]                  ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.083     ; 3.612      ;
; -2.687 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[8]                  ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.083     ; 3.602      ;
; -2.684 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[9]                  ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.083     ; 3.599      ;
; -2.653 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[5]                  ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.071     ; 3.580      ;
; -2.651 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[7]                  ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.083     ; 3.566      ;
; -2.649 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[6]                  ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.083     ; 3.564      ;
; -2.643 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[1] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[4]                                                ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.077     ; 3.564      ;
; -2.643 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[1] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[1]                                                ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.077     ; 3.564      ;
; -2.643 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[1] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[0]                                                ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.077     ; 3.564      ;
; -2.643 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[1] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[7]                                                ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.077     ; 3.564      ;
; -2.643 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[1] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[6]                                                ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.077     ; 3.564      ;
; -2.643 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[1] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[8]                                                ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.077     ; 3.564      ;
; -2.643 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[1] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[9]                                                ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.077     ; 3.564      ;
; -2.634 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[9]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit0                          ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.082     ; 3.550      ;
; -2.634 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[9]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1                          ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.082     ; 3.550      ;
; -2.634 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[9]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[2]                                                ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.082     ; 3.550      ;
; -2.634 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[9]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[3]                                                ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.082     ; 3.550      ;
; -2.634 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[9]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[5]                                                ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.082     ; 3.550      ;
; -2.633 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[2]                  ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.083     ; 3.548      ;
; -2.626 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit0                          ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.082     ; 3.542      ;
; -2.626 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1                          ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.082     ; 3.542      ;
; -2.626 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[2]                                                ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.082     ; 3.542      ;
; -2.626 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[3]                                                ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.082     ; 3.542      ;
; -2.626 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[5]                                                ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.082     ; 3.542      ;
; -2.623 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[1] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[8]                  ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.083     ; 3.538      ;
; -2.620 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[1] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[9]                  ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.083     ; 3.535      ;
; -2.616 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[0]                  ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.083     ; 3.531      ;
; -2.616 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|parity5                       ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.083     ; 3.531      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clock_100hz:clock_100hz|clk_100hz'                                                                                                                                                                                                                                                                                                                                                                ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                          ; To Node                                                                                                                                          ; Launch Clock                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; -2.797 ; lfsr:lfsr|q[0]                                                                                                                                     ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.287      ; 4.122      ;
; -2.759 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_address_reg0 ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.275      ; 4.072      ;
; -2.759 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_we_reg       ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.275      ; 4.072      ;
; -2.758 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.281      ; 4.077      ;
; -2.740 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[9]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_address_reg0 ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.275      ; 4.053      ;
; -2.740 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[9]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_we_reg       ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.275      ; 4.053      ;
; -2.738 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[9]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.281      ; 4.057      ;
; -2.726 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_address_reg0 ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.275      ; 4.039      ;
; -2.726 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_we_reg       ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.275      ; 4.039      ;
; -2.724 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.281      ; 4.043      ;
; -2.711 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[4] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_address_reg0 ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.275      ; 4.024      ;
; -2.711 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[4] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_we_reg       ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.275      ; 4.024      ;
; -2.709 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[4] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.281      ; 4.028      ;
; -2.704 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[9] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_address_reg0 ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.275      ; 4.017      ;
; -2.704 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[9] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_we_reg       ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.275      ; 4.017      ;
; -2.702 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[9] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.281      ; 4.021      ;
; -2.610 ; lfsr:lfsr|q[14]                                                                                                                                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.273      ; 3.921      ;
; -2.597 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_address_reg0 ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.275      ; 3.910      ;
; -2.597 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_we_reg       ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.275      ; 3.910      ;
; -2.596 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.281      ; 3.915      ;
; -2.591 ; lfsr:lfsr|q[6]                                                                                                                                     ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.286      ; 3.915      ;
; -2.588 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_address_reg0 ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.274      ; 3.900      ;
; -2.588 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_we_reg       ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.274      ; 3.900      ;
; -2.586 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.280      ; 3.904      ;
; -2.585 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[2]                                                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.077     ; 3.506      ;
; -2.585 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[3]                                                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.077     ; 3.506      ;
; -2.585 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[7]                                                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.077     ; 3.506      ;
; -2.585 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[6]                                                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.077     ; 3.506      ;
; -2.585 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[4]                                                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.077     ; 3.506      ;
; -2.585 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[5]                                                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.077     ; 3.506      ;
; -2.585 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[8]                                                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.077     ; 3.506      ;
; -2.585 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[9]                                                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.077     ; 3.506      ;
; -2.574 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[0] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_address_reg0 ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.274      ; 3.886      ;
; -2.574 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[0] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_we_reg       ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.274      ; 3.886      ;
; -2.572 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[0] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.280      ; 3.890      ;
; -2.558 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[3]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_address_reg0 ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.275      ; 3.871      ;
; -2.558 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[3]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_we_reg       ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.275      ; 3.871      ;
; -2.557 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[3]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.281      ; 3.876      ;
; -2.544 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[9]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[2]                                                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.077     ; 3.465      ;
; -2.544 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[9]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[3]                                                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.077     ; 3.465      ;
; -2.544 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[9]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[7]                                                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.077     ; 3.465      ;
; -2.544 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[9]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[6]                                                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.077     ; 3.465      ;
; -2.544 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[9]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[4]                                                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.077     ; 3.465      ;
; -2.544 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[9]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[5]                                                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.077     ; 3.465      ;
; -2.544 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[9]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[8]                                                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.077     ; 3.465      ;
; -2.544 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[9]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[9]                                                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.077     ; 3.465      ;
; -2.540 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a8                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.300      ; 3.838      ;
; -2.536 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a9                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.300      ; 3.834      ;
; -2.536 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[2]                                                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.077     ; 3.457      ;
; -2.536 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[3]                                                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.077     ; 3.457      ;
; -2.536 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[7]                                                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.077     ; 3.457      ;
; -2.536 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[6]                                                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.077     ; 3.457      ;
; -2.536 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[4]                                                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.077     ; 3.457      ;
; -2.536 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[5]                                                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.077     ; 3.457      ;
; -2.536 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[8]                                                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.077     ; 3.457      ;
; -2.536 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[9]                                                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.077     ; 3.457      ;
; -2.529 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[9]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a8                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.300      ; 3.827      ;
; -2.525 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[9]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a9                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.300      ; 3.823      ;
; -2.516 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[9] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[2]                                                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.077     ; 3.437      ;
; -2.516 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[9] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[3]                                                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.077     ; 3.437      ;
; -2.516 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[9] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[7]                                                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.077     ; 3.437      ;
; -2.516 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[9] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[6]                                                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.077     ; 3.437      ;
; -2.516 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[9] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[4]                                                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.077     ; 3.437      ;
; -2.516 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[9] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[5]                                                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.077     ; 3.437      ;
; -2.516 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[9] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[8]                                                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.077     ; 3.437      ;
; -2.516 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[9] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[9]                                                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.077     ; 3.437      ;
; -2.515 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a8                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.300      ; 3.813      ;
; -2.511 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[0]                                                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.076     ; 3.433      ;
; -2.511 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[1]                                                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.076     ; 3.433      ;
; -2.511 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a0                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.076     ; 3.433      ;
; -2.511 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|parity9                       ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.076     ; 3.433      ;
; -2.511 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|sub_parity10a[1]              ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.076     ; 3.433      ;
; -2.511 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|sub_parity10a[0]              ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.076     ; 3.433      ;
; -2.511 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|sub_parity10a[2]              ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.076     ; 3.433      ;
; -2.511 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a9                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.300      ; 3.809      ;
; -2.504 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[4] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[2]                                                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.077     ; 3.425      ;
; -2.504 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[4] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[3]                                                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.077     ; 3.425      ;
; -2.504 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[4] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[7]                                                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.077     ; 3.425      ;
; -2.504 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[4] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[6]                                                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.077     ; 3.425      ;
; -2.504 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[4] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[4]                                                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.077     ; 3.425      ;
; -2.504 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[4] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[5]                                                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.077     ; 3.425      ;
; -2.504 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[4] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[8]                                                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.077     ; 3.425      ;
; -2.504 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[4] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[9]                                                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.077     ; 3.425      ;
; -2.500 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[4] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a8                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.300      ; 3.798      ;
; -2.496 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[4] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a9                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.300      ; 3.794      ;
; -2.493 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[9] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a8                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.300      ; 3.791      ;
; -2.489 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[9] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a9                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.300      ; 3.787      ;
; -2.470 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[9]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[0]                                                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.076     ; 3.392      ;
; -2.470 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[9]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[1]                                                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.076     ; 3.392      ;
; -2.470 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[9]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a0                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.076     ; 3.392      ;
; -2.470 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[9]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|parity9                       ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.076     ; 3.392      ;
; -2.470 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[9]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|sub_parity10a[1]              ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.076     ; 3.392      ;
; -2.470 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[9]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|sub_parity10a[0]              ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.076     ; 3.392      ;
; -2.470 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[9]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|sub_parity10a[2]              ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.076     ; 3.392      ;
; -2.462 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[0]                                                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.076     ; 3.384      ;
; -2.462 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[1]                                                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.076     ; 3.384      ;
; -2.462 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a0                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.076     ; 3.384      ;
; -2.462 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|parity9                       ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.076     ; 3.384      ;
; -2.462 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|sub_parity10a[1]              ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.076     ; 3.384      ;
; -2.462 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|sub_parity10a[0]              ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.076     ; 3.384      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clock_100hz:clock_100hz|clk_100hz'                                                                                                                                                                                                                                                                                                                                                                   ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                          ; To Node                                                                                                                                            ; Launch Clock                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; -0.154 ; lfsr:lfsr|data_out[20]~61                                                                                                                          ; lfsr:lfsr|data_out[20]~_emulated                                                                                                                   ; clr                               ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 1.969      ; 1.531      ;
; -0.033 ; lfsr:lfsr|data_out[19]~49                                                                                                                          ; lfsr:lfsr|data_out[19]~_emulated                                                                                                                   ; clr                               ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 1.881      ; 1.564      ;
; 0.048  ; lfsr:lfsr|data_out[10]~5                                                                                                                           ; lfsr:lfsr|data_out[10]~_emulated                                                                                                                   ; clr                               ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 1.419      ; 1.183      ;
; 0.058  ; lfsr:lfsr|data_out[17]~21                                                                                                                          ; lfsr:lfsr|data_out[17]~_emulated                                                                                                                   ; clr                               ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 1.481      ; 1.255      ;
; 0.075  ; lfsr:lfsr|data_out[2]~1                                                                                                                            ; lfsr:lfsr|data_out[2]~_emulated                                                                                                                    ; clr                               ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 1.395      ; 1.186      ;
; 0.086  ; lfsr:lfsr|data_out[9]~17                                                                                                                           ; lfsr:lfsr|data_out[9]~_emulated                                                                                                                    ; clr                               ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 1.418      ; 1.220      ;
; 0.090  ; lfsr:lfsr|data_out[3]~41                                                                                                                           ; lfsr:lfsr|data_out[3]~_emulated                                                                                                                    ; clr                               ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 1.398      ; 1.204      ;
; 0.092  ; lfsr:lfsr|data_out[4]~53                                                                                                                           ; lfsr:lfsr|data_out[4]~_emulated                                                                                                                    ; clr                               ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 1.397      ; 1.205      ;
; 0.101  ; lfsr:lfsr|data_out[1]~13                                                                                                                           ; lfsr:lfsr|data_out[1]~_emulated                                                                                                                    ; clr                               ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 1.394      ; 1.211      ;
; 0.124  ; lfsr:lfsr|data_out[8]~29                                                                                                                           ; lfsr:lfsr|data_out[8]~_emulated                                                                                                                    ; clr                               ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 1.478      ; 1.318      ;
; 0.126  ; lfsr:lfsr|data_out[18]~9                                                                                                                           ; lfsr:lfsr|data_out[18]~_emulated                                                                                                                   ; clr                               ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 1.481      ; 1.323      ;
; 0.128  ; lfsr:lfsr|data_out[16]~33                                                                                                                          ; lfsr:lfsr|data_out[16]~_emulated                                                                                                                   ; clr                               ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 1.482      ; 1.326      ;
; 0.199  ; lfsr:lfsr|data_out[11]~45                                                                                                                          ; lfsr:lfsr|data_out[11]~_emulated                                                                                                                   ; clr                               ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 1.352      ; 1.267      ;
; 0.206  ; lfsr:lfsr|data_out[25]~25                                                                                                                          ; lfsr:lfsr|data_out[25]~_emulated                                                                                                                   ; clr                               ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 1.352      ; 1.274      ;
; 0.252  ; lfsr:lfsr|data_out[12]~57                                                                                                                          ; lfsr:lfsr|data_out[12]~_emulated                                                                                                                   ; clr                               ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 1.351      ; 1.319      ;
; 0.257  ; lfsr:lfsr|data_out[24]~37                                                                                                                          ; lfsr:lfsr|data_out[24]~_emulated                                                                                                                   ; clr                               ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 1.351      ; 1.324      ;
; 0.323  ; clr                                                                                                                                                ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_datain_reg0    ; clr                               ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 4.137      ; 4.712      ;
; 0.364  ; clr                                                                                                                                                ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_datain_reg0    ; clr                               ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 4.130      ; 4.746      ;
; 0.372  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_address_reg0   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.432      ; 1.026      ;
; 0.375  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[3]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_address_reg0   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.432      ; 1.029      ;
; 0.381  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_address_reg0   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.432      ; 1.035      ;
; 0.387  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_address_reg0   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.431      ; 1.040      ;
; 0.391  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a5                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a5                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.092      ; 0.669      ;
; 0.391  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a3                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a3                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.092      ; 0.669      ;
; 0.391  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a4                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a4                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.092      ; 0.669      ;
; 0.391  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a6                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a6                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.092      ; 0.669      ;
; 0.391  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a7                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a7                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.092      ; 0.669      ;
; 0.391  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a8                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a8                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.092      ; 0.669      ;
; 0.391  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a9                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a9                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.092      ; 0.669      ;
; 0.396  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_address_reg0   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.425      ; 1.043      ;
; 0.399  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_address_reg0   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.425      ; 1.046      ;
; 0.406  ; lfsr:lfsr|q[15]                                                                                                                                    ; lfsr:lfsr|q[15]                                                                                                                                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.077      ; 0.669      ;
; 0.406  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a2                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a2                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.077      ; 0.669      ;
; 0.406  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a0                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a0                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.077      ; 0.669      ;
; 0.406  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a1                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a1                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.077      ; 0.669      ;
; 0.415  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_address_reg0   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.431      ; 1.068      ;
; 0.426  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|sub_parity10a[1]                ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|parity9                         ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.077      ; 0.689      ;
; 0.432  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[2] ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.077      ; 0.695      ;
; 0.433  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_address_reg0   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.425      ; 1.080      ;
; 0.455  ; lfsr:lfsr|q[0]                                                                                                                                     ; lfsr:lfsr|data_out[1]~_emulated                                                                                                                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.077      ; 0.718      ;
; 0.462  ; lfsr:lfsr|q[8]                                                                                                                                     ; lfsr:lfsr|q[7]                                                                                                                                     ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.077      ; 0.725      ;
; 0.467  ; lfsr:lfsr|q[2]                                                                                                                                     ; lfsr:lfsr|data_out[3]~_emulated                                                                                                                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.077      ; 0.730      ;
; 0.467  ; lfsr:lfsr|q[15]                                                                                                                                    ; lfsr:lfsr|data_out[25]~_emulated                                                                                                                   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.077      ; 0.730      ;
; 0.468  ; lfsr:lfsr|q[10]                                                                                                                                    ; lfsr:lfsr|data_out[17]~_emulated                                                                                                                   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.077      ; 0.731      ;
; 0.468  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a0                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|sub_parity10a[0]                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.077      ; 0.731      ;
; 0.468  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a0                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a1                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.077      ; 0.731      ;
; 0.469  ; lfsr:lfsr|q[15]                                                                                                                                    ; lfsr:lfsr|q[14]                                                                                                                                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.077      ; 0.732      ;
; 0.469  ; lfsr:lfsr|q[10]                                                                                                                                    ; lfsr:lfsr|q[9]                                                                                                                                     ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.077      ; 0.732      ;
; 0.469  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a0                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[0]                                                  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.077      ; 0.732      ;
; 0.476  ; lfsr:lfsr|q[14]                                                                                                                                    ; lfsr:lfsr|data_out[24]~_emulated                                                                                                                   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.077      ; 0.739      ;
; 0.480  ; lfsr:lfsr|q[2]                                                                                                                                     ; lfsr:lfsr|q[1]                                                                                                                                     ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.077      ; 0.743      ;
; 0.542  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[0]                                          ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.468      ; 1.196      ;
; 0.584  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a1                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|sub_parity10a[0]                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.077      ; 0.847      ;
; 0.594  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a1                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[1]                                                  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.077      ; 0.857      ;
; 0.636  ; lfsr:lfsr|data_out[20]~61                                                                                                                          ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_datain_reg0    ; clr                               ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 2.273      ; 2.661      ;
; 0.653  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a5                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a7                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.092      ; 0.931      ;
; 0.658  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a7                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a8                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.092      ; 0.936      ;
; 0.660  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|sub_parity10a[0]                ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|parity9                         ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.077      ; 0.923      ;
; 0.661  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|sub_parity10a[2]                ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|parity9                         ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.077      ; 0.924      ;
; 0.662  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a7                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a9                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.092      ; 0.940      ;
; 0.663  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|parity9                         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a0                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.077      ; 0.926      ;
; 0.675  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a6                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a7                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.092      ; 0.953      ;
; 0.679  ; lfsr:lfsr|q[7]                                                                                                                                     ; lfsr:lfsr|data_out[11]~_emulated                                                                                                                   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.077      ; 0.942      ;
; 0.679  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_address_reg0   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.424      ; 1.325      ;
; 0.681  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_address_reg0   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.424      ; 1.327      ;
; 0.681  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a1                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a2                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.077      ; 0.944      ;
; 0.690  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a2                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|sub_parity10a[0]                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.077      ; 0.953      ;
; 0.691  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_address_reg0   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.432      ; 1.345      ;
; 0.708  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|parity9                         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a1                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.077      ; 0.971      ;
; 0.736  ; lfsr:lfsr|data_out[1]~13                                                                                                                           ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_datain_reg0    ; clr                               ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 1.754      ; 2.242      ;
; 0.759  ; lfsr:lfsr|q[3]                                                                                                                                     ; lfsr:lfsr|data_out[4]~_emulated                                                                                                                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.077      ; 1.022      ;
; 0.766  ; lfsr:lfsr|q[3]                                                                                                                                     ; lfsr:lfsr|q[2]                                                                                                                                     ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.077      ; 1.029      ;
; 0.771  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a2                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a3                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.468      ; 1.425      ;
; 0.773  ; lfsr:lfsr|q[13]                                                                                                                                    ; lfsr:lfsr|q[12]                                                                                                                                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.079      ; 1.038      ;
; 0.779  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a2                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a4                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.468      ; 1.433      ;
; 0.779  ; lfsr:lfsr|data_out[18]~9                                                                                                                           ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_datain_reg0    ; clr                               ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 1.826      ; 2.357      ;
; 0.790  ; lfsr:lfsr|q[1]                                                                                                                                     ; lfsr:lfsr|q[0]                                                                                                                                     ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.077      ; 1.053      ;
; 0.793  ; lfsr:lfsr|data_out[17]~21                                                                                                                          ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_datain_reg0    ; clr                               ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 1.826      ; 2.371      ;
; 0.809  ; lfsr:lfsr|data_out[4]~53                                                                                                                           ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_datain_reg0    ; clr                               ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 1.764      ; 2.325      ;
; 0.826  ; lfsr:lfsr|q[11]                                                                                                                                    ; lfsr:lfsr|q[10]                                                                                                                                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.077      ; 1.089      ;
; 0.832  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a5                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a6                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.092      ; 1.110      ;
; 0.832  ; lfsr:lfsr|data_out[10]~5                                                                                                                           ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_datain_reg0    ; clr                               ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 1.778      ; 2.362      ;
; 0.837  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a3                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a4                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.092      ; 1.115      ;
; 0.844  ; lfsr:lfsr|data_out[2]~1                                                                                                                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_datain_reg0    ; clr                               ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 1.755      ; 2.351      ;
; 0.848  ; clr                                                                                                                                                ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_datain_reg0    ; clr                               ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 4.137      ; 4.737      ;
; 0.849  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a2                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[2]                                                  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.076      ; 1.111      ;
; 0.854  ; lfsr:lfsr|q[12]                                                                                                                                    ; lfsr:lfsr|data_out[19]~_emulated                                                                                                                   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.079      ; 1.119      ;
; 0.871  ; lfsr:lfsr|q[13]                                                                                                                                    ; lfsr:lfsr|data_out[20]~_emulated                                                                                                                   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.079      ; 1.136      ;
; 0.892  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[4] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[4] ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.070      ; 1.148      ;
; 0.901  ; lfsr:lfsr|data_out[19]~49                                                                                                                          ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_datain_reg0    ; clr                               ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 2.178      ; 2.831      ;
; 0.911  ; lfsr:lfsr|q[1]                                                                                                                                     ; lfsr:lfsr|data_out[2]~_emulated                                                                                                                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.077      ; 1.174      ;
; 0.911  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[0] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[0] ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.071      ; 1.168      ;
; 0.915  ; lfsr:lfsr|q[5]                                                                                                                                     ; lfsr:lfsr|data_out[9]~_emulated                                                                                                                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.077      ; 1.178      ;
; 0.915  ; clr                                                                                                                                                ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_datain_reg0    ; clr                               ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 4.130      ; 4.797      ;
; 0.920  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[9] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[9] ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.070      ; 1.176      ;
; 0.923  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_address_reg0   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.432      ; 1.577      ;
; 0.934  ; lfsr:lfsr|data_out[3]~41                                                                                                                           ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_datain_reg0    ; clr                               ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 1.758      ; 2.444      ;
; 0.944  ; lfsr:lfsr|q[4]                                                                                                                                     ; lfsr:lfsr|q[3]                                                                                                                                     ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.062      ; 1.192      ;
; 0.981  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[3]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_address_reg0   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.425      ; 1.628      ;
; 0.993  ; lfsr:lfsr|q[9]                                                                                                                                     ; lfsr:lfsr|data_out[16]~_emulated                                                                                                                   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.077      ; 1.256      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk_50'                                                                                                                                                 ;
+-------+-----------------------------------------+-----------------------------------------+-----------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                               ; To Node                                 ; Launch Clock                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------+-----------------------------------------+-----------------------------------+-------------+--------------+------------+------------+
; 0.393 ; baudrate:uart_baud|tx_acc[8]            ; baudrate:uart_baud|tx_acc[8]            ; clk_50                            ; clk_50      ; 0.000        ; 0.095      ; 0.674      ;
; 0.404 ; transmitter:uart_Tx|bit_pos[0]          ; transmitter:uart_Tx|bit_pos[0]          ; clk_50                            ; clk_50      ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; transmitter:uart_Tx|bit_pos[1]          ; transmitter:uart_Tx|bit_pos[1]          ; clk_50                            ; clk_50      ; 0.000        ; 0.079      ; 0.669      ;
; 0.405 ; transmitter:uart_Tx|state.TX_STATE_DATA ; transmitter:uart_Tx|state.TX_STATE_DATA ; clk_50                            ; clk_50      ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; transmitter:uart_Tx|bit_pos[2]          ; transmitter:uart_Tx|bit_pos[2]          ; clk_50                            ; clk_50      ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; transmitter:uart_Tx|state.TX_STATE_STOP ; transmitter:uart_Tx|state.TX_STATE_STOP ; clk_50                            ; clk_50      ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; transmitter:uart_Tx|state.TX_STATE_IDLE ; transmitter:uart_Tx|state.TX_STATE_IDLE ; clk_50                            ; clk_50      ; 0.000        ; 0.078      ; 0.669      ;
; 0.442 ; clock_100hz:clock_100hz|counter[25]     ; clock_100hz:clock_100hz|counter[25]     ; clk_50                            ; clk_50      ; 0.000        ; 0.080      ; 0.708      ;
; 0.442 ; clk_400hz:clk_400hz|counter[25]         ; clk_400hz:clk_400hz|counter[25]         ; clk_50                            ; clk_50      ; 0.000        ; 0.080      ; 0.708      ;
; 0.568 ; clk_400hz:clk_400hz|clk_400hz           ; clk_400hz:clk_400hz|clk_400hz           ; clk_400hz:clk_400hz|clk_400hz     ; clk_50      ; 0.000        ; 3.046      ; 4.062      ;
; 0.594 ; clock_100hz:clock_100hz|clk_100hz       ; clock_100hz:clock_100hz|clk_100hz       ; clock_100hz:clock_100hz|clk_100hz ; clk_50      ; 0.000        ; 3.052      ; 4.094      ;
; 0.641 ; clock_100hz:clock_100hz|counter[10]     ; clock_100hz:clock_100hz|counter[10]     ; clk_50                            ; clk_50      ; 0.000        ; 0.079      ; 0.906      ;
; 0.643 ; clock_100hz:clock_100hz|counter[2]      ; clock_100hz:clock_100hz|counter[2]      ; clk_50                            ; clk_50      ; 0.000        ; 0.079      ; 0.908      ;
; 0.643 ; clk_400hz:clk_400hz|counter[19]         ; clk_400hz:clk_400hz|counter[19]         ; clk_50                            ; clk_50      ; 0.000        ; 0.080      ; 0.909      ;
; 0.644 ; clk_400hz:clk_400hz|counter[18]         ; clk_400hz:clk_400hz|counter[18]         ; clk_50                            ; clk_50      ; 0.000        ; 0.080      ; 0.910      ;
; 0.644 ; clk_400hz:clk_400hz|counter[17]         ; clk_400hz:clk_400hz|counter[17]         ; clk_50                            ; clk_50      ; 0.000        ; 0.080      ; 0.910      ;
; 0.645 ; clock_100hz:clock_100hz|counter[22]     ; clock_100hz:clock_100hz|counter[22]     ; clk_50                            ; clk_50      ; 0.000        ; 0.080      ; 0.911      ;
; 0.645 ; clock_100hz:clock_100hz|counter[3]      ; clock_100hz:clock_100hz|counter[3]      ; clk_50                            ; clk_50      ; 0.000        ; 0.079      ; 0.910      ;
; 0.646 ; clock_100hz:clock_100hz|counter[20]     ; clock_100hz:clock_100hz|counter[20]     ; clk_50                            ; clk_50      ; 0.000        ; 0.080      ; 0.912      ;
; 0.646 ; clock_100hz:clock_100hz|counter[11]     ; clock_100hz:clock_100hz|counter[11]     ; clk_50                            ; clk_50      ; 0.000        ; 0.079      ; 0.911      ;
; 0.646 ; clock_100hz:clock_100hz|counter[4]      ; clock_100hz:clock_100hz|counter[4]      ; clk_50                            ; clk_50      ; 0.000        ; 0.079      ; 0.911      ;
; 0.647 ; clock_100hz:clock_100hz|counter[9]      ; clock_100hz:clock_100hz|counter[9]      ; clk_50                            ; clk_50      ; 0.000        ; 0.079      ; 0.912      ;
; 0.648 ; clock_100hz:clock_100hz|counter[7]      ; clock_100hz:clock_100hz|counter[7]      ; clk_50                            ; clk_50      ; 0.000        ; 0.079      ; 0.913      ;
; 0.649 ; clock_100hz:clock_100hz|counter[21]     ; clock_100hz:clock_100hz|counter[21]     ; clk_50                            ; clk_50      ; 0.000        ; 0.080      ; 0.915      ;
; 0.656 ; clock_100hz:clock_100hz|counter[12]     ; clock_100hz:clock_100hz|counter[12]     ; clk_50                            ; clk_50      ; 0.000        ; 0.079      ; 0.921      ;
; 0.657 ; clock_100hz:clock_100hz|counter[24]     ; clock_100hz:clock_100hz|counter[24]     ; clk_50                            ; clk_50      ; 0.000        ; 0.080      ; 0.923      ;
; 0.657 ; clock_100hz:clock_100hz|counter[14]     ; clock_100hz:clock_100hz|counter[14]     ; clk_50                            ; clk_50      ; 0.000        ; 0.080      ; 0.923      ;
; 0.657 ; clk_400hz:clk_400hz|counter[3]          ; clk_400hz:clk_400hz|counter[3]          ; clk_50                            ; clk_50      ; 0.000        ; 0.079      ; 0.922      ;
; 0.658 ; baudrate:uart_baud|tx_acc[3]            ; baudrate:uart_baud|tx_acc[3]            ; clk_50                            ; clk_50      ; 0.000        ; 0.078      ; 0.922      ;
; 0.658 ; clk_400hz:clk_400hz|counter[16]         ; clk_400hz:clk_400hz|counter[16]         ; clk_50                            ; clk_50      ; 0.000        ; 0.080      ; 0.924      ;
; 0.658 ; clk_400hz:clk_400hz|counter[11]         ; clk_400hz:clk_400hz|counter[11]         ; clk_50                            ; clk_50      ; 0.000        ; 0.079      ; 0.923      ;
; 0.659 ; clock_100hz:clock_100hz|counter[19]     ; clock_100hz:clock_100hz|counter[19]     ; clk_50                            ; clk_50      ; 0.000        ; 0.080      ; 0.925      ;
; 0.659 ; clock_100hz:clock_100hz|counter[6]      ; clock_100hz:clock_100hz|counter[6]      ; clk_50                            ; clk_50      ; 0.000        ; 0.079      ; 0.924      ;
; 0.659 ; clk_400hz:clk_400hz|counter[24]         ; clk_400hz:clk_400hz|counter[24]         ; clk_50                            ; clk_50      ; 0.000        ; 0.080      ; 0.925      ;
; 0.659 ; clk_400hz:clk_400hz|counter[9]          ; clk_400hz:clk_400hz|counter[9]          ; clk_50                            ; clk_50      ; 0.000        ; 0.079      ; 0.924      ;
; 0.659 ; clk_400hz:clk_400hz|counter[8]          ; clk_400hz:clk_400hz|counter[8]          ; clk_50                            ; clk_50      ; 0.000        ; 0.079      ; 0.924      ;
; 0.659 ; clk_400hz:clk_400hz|counter[7]          ; clk_400hz:clk_400hz|counter[7]          ; clk_50                            ; clk_50      ; 0.000        ; 0.079      ; 0.924      ;
; 0.660 ; baudrate:uart_baud|tx_acc[2]            ; baudrate:uart_baud|tx_acc[2]            ; clk_50                            ; clk_50      ; 0.000        ; 0.078      ; 0.924      ;
; 0.660 ; clk_400hz:clk_400hz|counter[23]         ; clk_400hz:clk_400hz|counter[23]         ; clk_50                            ; clk_50      ; 0.000        ; 0.080      ; 0.926      ;
; 0.660 ; clk_400hz:clk_400hz|counter[21]         ; clk_400hz:clk_400hz|counter[21]         ; clk_50                            ; clk_50      ; 0.000        ; 0.080      ; 0.926      ;
; 0.662 ; clk_400hz:clk_400hz|counter[22]         ; clk_400hz:clk_400hz|counter[22]         ; clk_50                            ; clk_50      ; 0.000        ; 0.080      ; 0.928      ;
; 0.662 ; clk_400hz:clk_400hz|counter[20]         ; clk_400hz:clk_400hz|counter[20]         ; clk_50                            ; clk_50      ; 0.000        ; 0.080      ; 0.928      ;
; 0.662 ; clk_400hz:clk_400hz|counter[6]          ; clk_400hz:clk_400hz|counter[6]          ; clk_50                            ; clk_50      ; 0.000        ; 0.079      ; 0.927      ;
; 0.662 ; clk_400hz:clk_400hz|counter[4]          ; clk_400hz:clk_400hz|counter[4]          ; clk_50                            ; clk_50      ; 0.000        ; 0.079      ; 0.927      ;
; 0.664 ; baudrate:uart_baud|tx_acc[6]            ; baudrate:uart_baud|tx_acc[6]            ; clk_50                            ; clk_50      ; 0.000        ; 0.078      ; 0.928      ;
; 0.667 ; clk_400hz:clk_400hz|counter[1]          ; clk_400hz:clk_400hz|counter[1]          ; clk_50                            ; clk_50      ; 0.000        ; 0.079      ; 0.932      ;
; 0.685 ; clk_400hz:clk_400hz|counter[0]          ; clk_400hz:clk_400hz|counter[0]          ; clk_50                            ; clk_50      ; 0.000        ; 0.079      ; 0.950      ;
; 0.695 ; transmitter:uart_Tx|state.TX_STATE_STOP ; transmitter:uart_Tx|state.TX_STATE_IDLE ; clk_50                            ; clk_50      ; 0.000        ; 0.078      ; 0.959      ;
; 0.729 ; transmitter:uart_Tx|state.TX_STATE_DATA ; transmitter:uart_Tx|bit_pos[2]          ; clk_50                            ; clk_50      ; 0.000        ; 0.078      ; 0.993      ;
; 0.813 ; clock_100hz:clock_100hz|counter[23]     ; clock_100hz:clock_100hz|counter[23]     ; clk_50                            ; clk_50      ; 0.000        ; 0.080      ; 1.079      ;
; 0.891 ; transmitter:uart_Tx|state.TX_STATE_DATA ; transmitter:uart_Tx|bit_pos[1]          ; clk_50                            ; clk_50      ; 0.000        ; 0.079      ; 1.156      ;
; 0.892 ; transmitter:uart_Tx|state.TX_STATE_DATA ; transmitter:uart_Tx|bit_pos[0]          ; clk_50                            ; clk_50      ; 0.000        ; 0.079      ; 1.157      ;
; 0.920 ; transmitter:uart_Tx|Tx                  ; transmitter:uart_Tx|Tx                  ; clk_50                            ; clk_50      ; 0.000        ; 0.078      ; 1.184      ;
; 0.941 ; transmitter:uart_Tx|state.TX_STATE_IDLE ; transmitter:uart_Tx|state.TX_STATE_DATA ; clk_50                            ; clk_50      ; 0.000        ; 0.078      ; 1.205      ;
; 0.956 ; transmitter:uart_Tx|state.TX_STATE_IDLE ; transmitter:uart_Tx|bit_pos[2]          ; clk_50                            ; clk_50      ; 0.000        ; 0.078      ; 1.220      ;
; 0.959 ; clock_100hz:clock_100hz|counter[10]     ; clock_100hz:clock_100hz|counter[11]     ; clk_50                            ; clk_50      ; 0.000        ; 0.079      ; 1.224      ;
; 0.961 ; clk_400hz:clk_400hz|counter[17]         ; clk_400hz:clk_400hz|counter[18]         ; clk_50                            ; clk_50      ; 0.000        ; 0.080      ; 1.227      ;
; 0.961 ; clock_100hz:clock_100hz|counter[2]      ; clock_100hz:clock_100hz|counter[3]      ; clk_50                            ; clk_50      ; 0.000        ; 0.079      ; 1.226      ;
; 0.961 ; clk_400hz:clk_400hz|counter[19]         ; clk_400hz:clk_400hz|counter[20]         ; clk_50                            ; clk_50      ; 0.000        ; 0.080      ; 1.227      ;
; 0.962 ; clock_100hz:clock_100hz|counter[22]     ; clock_100hz:clock_100hz|counter[23]     ; clk_50                            ; clk_50      ; 0.000        ; 0.080      ; 1.228      ;
; 0.963 ; clock_100hz:clock_100hz|counter[20]     ; clock_100hz:clock_100hz|counter[21]     ; clk_50                            ; clk_50      ; 0.000        ; 0.080      ; 1.229      ;
; 0.971 ; clk_400hz:clk_400hz|counter[18]         ; clk_400hz:clk_400hz|counter[19]         ; clk_50                            ; clk_50      ; 0.000        ; 0.080      ; 1.237      ;
; 0.972 ; clock_100hz:clock_100hz|counter[3]      ; clock_100hz:clock_100hz|counter[4]      ; clk_50                            ; clk_50      ; 0.000        ; 0.079      ; 1.237      ;
; 0.973 ; clock_100hz:clock_100hz|counter[11]     ; clock_100hz:clock_100hz|counter[12]     ; clk_50                            ; clk_50      ; 0.000        ; 0.079      ; 1.238      ;
; 0.974 ; clock_100hz:clock_100hz|counter[9]      ; clock_100hz:clock_100hz|counter[10]     ; clk_50                            ; clk_50      ; 0.000        ; 0.079      ; 1.239      ;
; 0.975 ; clock_100hz:clock_100hz|counter[24]     ; clock_100hz:clock_100hz|counter[25]     ; clk_50                            ; clk_50      ; 0.000        ; 0.080      ; 1.241      ;
; 0.975 ; clk_400hz:clk_400hz|counter[3]          ; clk_400hz:clk_400hz|counter[4]          ; clk_50                            ; clk_50      ; 0.000        ; 0.079      ; 1.240      ;
; 0.976 ; clock_100hz:clock_100hz|counter[6]      ; clock_100hz:clock_100hz|counter[7]      ; clk_50                            ; clk_50      ; 0.000        ; 0.079      ; 1.241      ;
; 0.976 ; clk_400hz:clk_400hz|counter[7]          ; clk_400hz:clk_400hz|counter[8]          ; clk_50                            ; clk_50      ; 0.000        ; 0.079      ; 1.241      ;
; 0.976 ; clock_100hz:clock_100hz|counter[21]     ; clock_100hz:clock_100hz|counter[22]     ; clk_50                            ; clk_50      ; 0.000        ; 0.080      ; 1.242      ;
; 0.976 ; clk_400hz:clk_400hz|counter[18]         ; clk_400hz:clk_400hz|counter[20]         ; clk_50                            ; clk_50      ; 0.000        ; 0.080      ; 1.242      ;
; 0.977 ; clock_100hz:clock_100hz|counter[18]     ; clock_100hz:clock_100hz|counter[19]     ; clk_50                            ; clk_50      ; 0.000        ; 0.080      ; 1.243      ;
; 0.977 ; clk_400hz:clk_400hz|counter[23]         ; clk_400hz:clk_400hz|counter[24]         ; clk_50                            ; clk_50      ; 0.000        ; 0.080      ; 1.243      ;
; 0.977 ; clk_400hz:clk_400hz|counter[21]         ; clk_400hz:clk_400hz|counter[22]         ; clk_50                            ; clk_50      ; 0.000        ; 0.080      ; 1.243      ;
; 0.977 ; clk_400hz:clk_400hz|counter[5]          ; clk_400hz:clk_400hz|counter[6]          ; clk_50                            ; clk_50      ; 0.000        ; 0.079      ; 1.242      ;
; 0.978 ; clock_100hz:clock_100hz|counter[8]      ; clock_100hz:clock_100hz|counter[9]      ; clk_50                            ; clk_50      ; 0.000        ; 0.079      ; 1.243      ;
; 0.978 ; clk_400hz:clk_400hz|counter[15]         ; clk_400hz:clk_400hz|counter[16]         ; clk_50                            ; clk_50      ; 0.000        ; 0.080      ; 1.244      ;
; 0.979 ; clock_100hz:clock_100hz|counter[9]      ; clock_100hz:clock_100hz|counter[11]     ; clk_50                            ; clk_50      ; 0.000        ; 0.079      ; 1.244      ;
; 0.980 ; clock_100hz:clock_100hz|counter[7]      ; clock_100hz:clock_100hz|counter[9]      ; clk_50                            ; clk_50      ; 0.000        ; 0.079      ; 1.245      ;
; 0.981 ; clock_100hz:clock_100hz|counter[21]     ; clock_100hz:clock_100hz|counter[23]     ; clk_50                            ; clk_50      ; 0.000        ; 0.080      ; 1.247      ;
; 0.984 ; baudrate:uart_baud|tx_acc[1]            ; baudrate:uart_baud|tx_acc[2]            ; clk_50                            ; clk_50      ; 0.000        ; 0.078      ; 1.248      ;
; 0.985 ; clk_400hz:clk_400hz|counter[16]         ; clk_400hz:clk_400hz|counter[17]         ; clk_50                            ; clk_50      ; 0.000        ; 0.080      ; 1.251      ;
; 0.986 ; clk_400hz:clk_400hz|counter[24]         ; clk_400hz:clk_400hz|counter[25]         ; clk_50                            ; clk_50      ; 0.000        ; 0.080      ; 1.252      ;
; 0.986 ; baudrate:uart_baud|tx_acc[5]            ; baudrate:uart_baud|tx_acc[6]            ; clk_50                            ; clk_50      ; 0.000        ; 0.078      ; 1.250      ;
; 0.986 ; clock_100hz:clock_100hz|counter[19]     ; clock_100hz:clock_100hz|counter[20]     ; clk_50                            ; clk_50      ; 0.000        ; 0.080      ; 1.252      ;
; 0.986 ; clock_100hz:clock_100hz|counter[5]      ; clock_100hz:clock_100hz|counter[6]      ; clk_50                            ; clk_50      ; 0.000        ; 0.079      ; 1.251      ;
; 0.986 ; clk_400hz:clk_400hz|counter[8]          ; clk_400hz:clk_400hz|counter[9]          ; clk_50                            ; clk_50      ; 0.000        ; 0.079      ; 1.251      ;
; 0.987 ; baudrate:uart_baud|tx_acc[2]            ; baudrate:uart_baud|tx_acc[3]            ; clk_50                            ; clk_50      ; 0.000        ; 0.078      ; 1.251      ;
; 0.988 ; clk_400hz:clk_400hz|counter[2]          ; clk_400hz:clk_400hz|counter[3]          ; clk_50                            ; clk_50      ; 0.000        ; 0.079      ; 1.253      ;
; 0.989 ; clk_400hz:clk_400hz|counter[6]          ; clk_400hz:clk_400hz|counter[7]          ; clk_50                            ; clk_50      ; 0.000        ; 0.079      ; 1.254      ;
; 0.989 ; clk_400hz:clk_400hz|counter[22]         ; clk_400hz:clk_400hz|counter[23]         ; clk_50                            ; clk_50      ; 0.000        ; 0.080      ; 1.255      ;
; 0.989 ; clk_400hz:clk_400hz|counter[20]         ; clk_400hz:clk_400hz|counter[21]         ; clk_50                            ; clk_50      ; 0.000        ; 0.080      ; 1.255      ;
; 0.990 ; clk_400hz:clk_400hz|counter[16]         ; clk_400hz:clk_400hz|counter[18]         ; clk_50                            ; clk_50      ; 0.000        ; 0.080      ; 1.256      ;
; 0.991 ; clock_100hz:clock_100hz|counter[19]     ; clock_100hz:clock_100hz|counter[21]     ; clk_50                            ; clk_50      ; 0.000        ; 0.080      ; 1.257      ;
; 0.991 ; clock_100hz:clock_100hz|counter[5]      ; clock_100hz:clock_100hz|counter[7]      ; clk_50                            ; clk_50      ; 0.000        ; 0.079      ; 1.256      ;
; 0.993 ; clk_400hz:clk_400hz|counter[0]          ; clk_400hz:clk_400hz|counter[1]          ; clk_50                            ; clk_50      ; 0.000        ; 0.079      ; 1.258      ;
; 0.993 ; clk_400hz:clk_400hz|counter[2]          ; clk_400hz:clk_400hz|counter[4]          ; clk_50                            ; clk_50      ; 0.000        ; 0.079      ; 1.258      ;
; 0.994 ; clk_400hz:clk_400hz|counter[6]          ; clk_400hz:clk_400hz|counter[8]          ; clk_50                            ; clk_50      ; 0.000        ; 0.079      ; 1.259      ;
; 0.994 ; clk_400hz:clk_400hz|counter[22]         ; clk_400hz:clk_400hz|counter[24]         ; clk_50                            ; clk_50      ; 0.000        ; 0.080      ; 1.260      ;
; 0.994 ; clk_400hz:clk_400hz|counter[20]         ; clk_400hz:clk_400hz|counter[22]         ; clk_50                            ; clk_50      ; 0.000        ; 0.080      ; 1.260      ;
+-------+-----------------------------------------+-----------------------------------------+-----------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk_400hz:clk_400hz|clk_400hz'                                                                                                                                                                                                                                                                                                                                                              ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                          ; To Node                                                                                                                                            ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; 0.406 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[5]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[5]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.077      ; 0.669      ;
; 0.407 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[2]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[2]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.076      ; 0.669      ;
; 0.407 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[1]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[1]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.076      ; 0.669      ;
; 0.407 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[4]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[4]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.076      ; 0.669      ;
; 0.407 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[9]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[9]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.076      ; 0.669      ;
; 0.407 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[8]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[8]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.076      ; 0.669      ;
; 0.407 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[6]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[6]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.076      ; 0.669      ;
; 0.407 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[7]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[7]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.076      ; 0.669      ;
; 0.407 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[3]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[3]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.076      ; 0.669      ;
; 0.433 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[1] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[1] ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.077      ; 0.696      ;
; 0.570 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[0]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|sub_parity6a0                   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.076      ; 0.832      ;
; 0.629 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[0]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[1]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.076      ; 0.891      ;
; 0.636 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[3]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|sub_parity6a0                   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.076      ; 0.898      ;
; 0.662 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1                            ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.076      ; 0.924      ;
; 0.697 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[1]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|sub_parity6a0                   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.076      ; 0.959      ;
; 0.732 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[7]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~portb_address_reg0   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.362      ; 1.316      ;
; 0.732 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[5]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~portb_address_reg0   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.349      ; 1.303      ;
; 0.745 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|sub_parity6a2                   ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|parity5                         ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.076      ; 1.007      ;
; 0.750 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[7]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~portb_address_reg0   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.355      ; 1.327      ;
; 0.753 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~portb_address_reg0   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.361      ; 1.336      ;
; 0.764 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~portb_address_reg0   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.354      ; 1.340      ;
; 0.768 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[4]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|sub_parity6a1                   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.076      ; 1.030      ;
; 0.772 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[4]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~portb_address_reg0   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.362      ; 1.356      ;
; 0.794 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[6] ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.077      ; 1.057      ;
; 0.797 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[3]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~portb_address_reg0   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.355      ; 1.374      ;
; 0.799 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit0                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~portb_address_reg0   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.361      ; 1.382      ;
; 0.800 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[2]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~portb_address_reg0   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.355      ; 1.377      ;
; 0.806 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|sub_parity6a0                   ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|parity5                         ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.076      ; 1.068      ;
; 0.811 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|sub_parity6a1                   ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|parity5                         ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.076      ; 1.073      ;
; 0.818 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[0]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~portb_address_reg0   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.355      ; 1.395      ;
; 0.821 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[3]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~portb_address_reg0   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.362      ; 1.405      ;
; 0.825 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[1]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~portb_address_reg0   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.355      ; 1.402      ;
; 0.825 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[7]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|sub_parity6a1                   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.076      ; 1.087      ;
; 0.826 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[0]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~portb_address_reg0   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.362      ; 1.410      ;
; 0.827 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[7]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[9]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.076      ; 1.089      ;
; 0.828 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[7]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[8]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.076      ; 1.090      ;
; 0.830 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[6]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~portb_address_reg0   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.355      ; 1.407      ;
; 0.832 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[6]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|sub_parity6a1                   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.076      ; 1.094      ;
; 0.834 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[2]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[4]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.076      ; 1.096      ;
; 0.835 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[3]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[3]                                                  ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.077      ; 1.098      ;
; 0.837 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[2]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[3]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.076      ; 1.099      ;
; 0.838 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[2]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|sub_parity6a0                   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.076      ; 1.100      ;
; 0.845 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit0                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~portb_address_reg0   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.354      ; 1.421      ;
; 0.851 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|parity5                         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[1]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.076      ; 1.113      ;
; 0.851 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[6]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[7]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.076      ; 1.113      ;
; 0.875 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[3]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[4]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.076      ; 1.137      ;
; 0.884 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[9]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[9]                                                  ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.083      ; 1.153      ;
; 0.914 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[1]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[1]                                                  ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.083      ; 1.183      ;
; 0.919 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[8]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[8]                                                  ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.083      ; 1.188      ;
; 0.930 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[3]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[6]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.076      ; 1.192      ;
; 0.932 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[3]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[7]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.076      ; 1.194      ;
; 0.960 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[5]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|sub_parity6a1                   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.070      ; 1.216      ;
; 0.963 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit0                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1                            ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.076      ; 1.225      ;
; 0.971 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[0]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[0]                                                  ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.083      ; 1.240      ;
; 0.984 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[5]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~portb_address_reg0   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.356      ; 1.562      ;
; 1.019 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[7] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[7] ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.078      ; 1.283      ;
; 1.028 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[3] ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.078      ; 1.292      ;
; 1.036 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[6]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~portb_address_reg0   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.362      ; 1.620      ;
; 1.042 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[4]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[4]                                                  ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.083      ; 1.311      ;
; 1.051 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|parity5                         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[2]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.076      ; 1.313      ;
; 1.064 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[7]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[7]                                                  ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.083      ; 1.333      ;
; 1.067 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[2] ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.078      ; 1.331      ;
; 1.068 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[9]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~portb_address_reg0   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.362      ; 1.652      ;
; 1.075 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[4]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[6]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.076      ; 1.337      ;
; 1.077 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[4]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[7]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.076      ; 1.339      ;
; 1.078 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[1]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~portb_address_reg0   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.362      ; 1.662      ;
; 1.084 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[4] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[4] ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.078      ; 1.348      ;
; 1.098 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[9] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[9] ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.078      ; 1.362      ;
; 1.106 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[1]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[2]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.076      ; 1.368      ;
; 1.111 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[4]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~portb_address_reg0   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.355      ; 1.688      ;
; 1.120 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[8] ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.071      ; 1.377      ;
; 1.162 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[5]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[7]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.070      ; 1.418      ;
; 1.191 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[5]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[6]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.070      ; 1.447      ;
; 1.209 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[6]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[9]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.076      ; 1.471      ;
; 1.211 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[6]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[8]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.076      ; 1.473      ;
; 1.222 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[2]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[6]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.076      ; 1.484      ;
; 1.223 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[2]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~portb_address_reg0   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.362      ; 1.807      ;
; 1.223 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[6]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[6]                                                  ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.083      ; 1.492      ;
; 1.224 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[2]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[7]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.076      ; 1.486      ;
; 1.231 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[0]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[2]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.076      ; 1.493      ;
; 1.247 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[5] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[5] ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.078      ; 1.511      ;
; 1.267 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit0                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit0                            ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.076      ; 1.529      ;
; 1.282 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[3]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[9]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.076      ; 1.544      ;
; 1.284 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[3]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[8]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.076      ; 1.546      ;
; 1.304 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[8]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~portb_address_reg0   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.362      ; 1.888      ;
; 1.329 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[9]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~portb_address_reg0   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.355      ; 1.906      ;
; 1.364 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|parity5                         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[0]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.076      ; 1.626      ;
; 1.382 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[4]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[5]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.083      ; 1.651      ;
; 1.404 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[9]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|sub_parity6a2                   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.076      ; 1.666      ;
; 1.427 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[4]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[9]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.076      ; 1.689      ;
; 1.429 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[4]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[8]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.076      ; 1.691      ;
; 1.478 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[3]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[5]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.083      ; 1.747      ;
; 1.499 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[2]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[5]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.083      ; 1.768      ;
; 1.506 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[0] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[0] ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; -0.328     ; 1.364      ;
; 1.530 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[5]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[9]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.070      ; 1.786      ;
; 1.532 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[5]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[8]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.070      ; 1.788      ;
; 1.565 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[8]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~portb_address_reg0   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.355      ; 2.142      ;
; 1.574 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[2]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[9]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.076      ; 1.836      ;
; 1.576 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[2]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[8]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.076      ; 1.838      ;
; 1.586 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[5]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[5]                                                  ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.071      ; 1.843      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clr'                                                                                                              ;
+-------+-----------------+---------------------------+-----------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node       ; To Node                   ; Launch Clock                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------+---------------------------+-----------------------------------+-------------+--------------+------------+------------+
; 2.226 ; lfsr:lfsr|q[7]  ; lfsr:lfsr|data_out[11]~45 ; clock_100hz:clock_100hz|clk_100hz ; clr         ; -0.500       ; -1.105     ; 0.651      ;
; 2.230 ; lfsr:lfsr|q[15] ; lfsr:lfsr|data_out[25]~25 ; clock_100hz:clock_100hz|clk_100hz ; clr         ; -0.500       ; -1.105     ; 0.655      ;
; 2.235 ; lfsr:lfsr|q[8]  ; lfsr:lfsr|data_out[12]~57 ; clock_100hz:clock_100hz|clk_100hz ; clr         ; -0.500       ; -1.104     ; 0.661      ;
; 2.251 ; lfsr:lfsr|q[14] ; lfsr:lfsr|data_out[24]~37 ; clock_100hz:clock_100hz|clk_100hz ; clr         ; -0.500       ; -1.104     ; 0.677      ;
; 2.260 ; lfsr:lfsr|q[0]  ; lfsr:lfsr|data_out[1]~13  ; clock_100hz:clock_100hz|clk_100hz ; clr         ; -0.500       ; -1.149     ; 0.641      ;
; 2.266 ; lfsr:lfsr|q[1]  ; lfsr:lfsr|data_out[2]~1   ; clock_100hz:clock_100hz|clk_100hz ; clr         ; -0.500       ; -1.150     ; 0.646      ;
; 2.269 ; lfsr:lfsr|q[3]  ; lfsr:lfsr|data_out[4]~53  ; clock_100hz:clock_100hz|clk_100hz ; clr         ; -0.500       ; -1.152     ; 0.647      ;
; 2.275 ; lfsr:lfsr|q[5]  ; lfsr:lfsr|data_out[9]~17  ; clock_100hz:clock_100hz|clk_100hz ; clr         ; -0.500       ; -1.175     ; 0.630      ;
; 2.286 ; lfsr:lfsr|q[6]  ; lfsr:lfsr|data_out[10]~5  ; clock_100hz:clock_100hz|clk_100hz ; clr         ; -0.500       ; -1.175     ; 0.641      ;
; 2.292 ; lfsr:lfsr|q[2]  ; lfsr:lfsr|data_out[3]~41  ; clock_100hz:clock_100hz|clk_100hz ; clr         ; -0.500       ; -1.154     ; 0.668      ;
; 2.353 ; lfsr:lfsr|q[4]  ; lfsr:lfsr|data_out[8]~29  ; clock_100hz:clock_100hz|clk_100hz ; clr         ; -0.500       ; -1.236     ; 0.647      ;
; 2.360 ; lfsr:lfsr|q[9]  ; lfsr:lfsr|data_out[16]~33 ; clock_100hz:clock_100hz|clk_100hz ; clr         ; -0.500       ; -1.240     ; 0.650      ;
; 2.363 ; lfsr:lfsr|q[10] ; lfsr:lfsr|data_out[17]~21 ; clock_100hz:clock_100hz|clk_100hz ; clr         ; -0.500       ; -1.239     ; 0.654      ;
; 2.364 ; lfsr:lfsr|q[11] ; lfsr:lfsr|data_out[18]~9  ; clock_100hz:clock_100hz|clk_100hz ; clr         ; -0.500       ; -1.240     ; 0.654      ;
; 2.766 ; lfsr:lfsr|q[12] ; lfsr:lfsr|data_out[19]~49 ; clock_100hz:clock_100hz|clk_100hz ; clr         ; -0.500       ; -1.627     ; 0.669      ;
; 2.867 ; lfsr:lfsr|q[13] ; lfsr:lfsr|data_out[20]~61 ; clock_100hz:clock_100hz|clk_100hz ; clr         ; -0.500       ; -1.744     ; 0.653      ;
+-------+-----------------+---------------------------+-----------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'clock_100hz:clock_100hz|clk_100hz'                                                                               ;
+--------+-----------+----------------------------------+--------------+-----------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                          ; Launch Clock ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+----------------------------------+--------------+-----------------------------------+--------------+------------+------------+
; -0.360 ; clr       ; lfsr:lfsr|q[11]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 3.615      ; 4.463      ;
; -0.360 ; clr       ; lfsr:lfsr|q[10]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 3.615      ; 4.463      ;
; -0.360 ; clr       ; lfsr:lfsr|q[9]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 3.615      ; 4.463      ;
; -0.360 ; clr       ; lfsr:lfsr|q[4]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 3.615      ; 4.463      ;
; -0.360 ; clr       ; lfsr:lfsr|data_out[18]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 3.615      ; 4.463      ;
; -0.360 ; clr       ; lfsr:lfsr|data_out[17]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 3.615      ; 4.463      ;
; -0.360 ; clr       ; lfsr:lfsr|data_out[16]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 3.615      ; 4.463      ;
; -0.360 ; clr       ; lfsr:lfsr|data_out[8]~_emulated  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 3.615      ; 4.463      ;
; -0.349 ; clr       ; lfsr:lfsr|q[3]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 3.600      ; 4.437      ;
; -0.349 ; clr       ; lfsr:lfsr|data_out[4]~_emulated  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 3.600      ; 4.437      ;
; -0.349 ; clr       ; lfsr:lfsr|q[2]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 3.600      ; 4.437      ;
; -0.349 ; clr       ; lfsr:lfsr|data_out[3]~_emulated  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 3.600      ; 4.437      ;
; -0.349 ; clr       ; lfsr:lfsr|q[1]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 3.600      ; 4.437      ;
; -0.349 ; clr       ; lfsr:lfsr|data_out[2]~_emulated  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 3.600      ; 4.437      ;
; -0.349 ; clr       ; lfsr:lfsr|q[0]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 3.600      ; 4.437      ;
; -0.349 ; clr       ; lfsr:lfsr|data_out[1]~_emulated  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 3.600      ; 4.437      ;
; -0.332 ; clr       ; lfsr:lfsr|q[6]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 3.601      ; 4.421      ;
; -0.332 ; clr       ; lfsr:lfsr|q[5]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 3.601      ; 4.421      ;
; -0.332 ; clr       ; lfsr:lfsr|data_out[10]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 3.601      ; 4.421      ;
; -0.332 ; clr       ; lfsr:lfsr|data_out[9]~_emulated  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 3.601      ; 4.421      ;
; -0.331 ; clr       ; lfsr:lfsr|q[15]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 3.614      ; 4.433      ;
; -0.331 ; clr       ; lfsr:lfsr|q[14]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 3.614      ; 4.433      ;
; -0.331 ; clr       ; lfsr:lfsr|q[8]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 3.614      ; 4.433      ;
; -0.331 ; clr       ; lfsr:lfsr|data_out[12]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 3.614      ; 4.433      ;
; -0.331 ; clr       ; lfsr:lfsr|q[7]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 3.614      ; 4.433      ;
; -0.331 ; clr       ; lfsr:lfsr|data_out[25]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 3.614      ; 4.433      ;
; -0.331 ; clr       ; lfsr:lfsr|data_out[11]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 3.614      ; 4.433      ;
; -0.331 ; clr       ; lfsr:lfsr|data_out[24]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 3.614      ; 4.433      ;
; -0.289 ; clr       ; lfsr:lfsr|q[12]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 3.661      ; 4.438      ;
; -0.289 ; clr       ; lfsr:lfsr|q[13]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 3.661      ; 4.438      ;
; -0.289 ; clr       ; lfsr:lfsr|data_out[20]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 3.661      ; 4.438      ;
; -0.289 ; clr       ; lfsr:lfsr|data_out[19]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 3.661      ; 4.438      ;
; 0.144  ; clr       ; lfsr:lfsr|q[11]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 3.615      ; 4.459      ;
; 0.144  ; clr       ; lfsr:lfsr|q[10]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 3.615      ; 4.459      ;
; 0.144  ; clr       ; lfsr:lfsr|q[9]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 3.615      ; 4.459      ;
; 0.144  ; clr       ; lfsr:lfsr|q[4]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 3.615      ; 4.459      ;
; 0.144  ; clr       ; lfsr:lfsr|data_out[18]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 3.615      ; 4.459      ;
; 0.144  ; clr       ; lfsr:lfsr|data_out[17]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 3.615      ; 4.459      ;
; 0.144  ; clr       ; lfsr:lfsr|data_out[16]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 3.615      ; 4.459      ;
; 0.144  ; clr       ; lfsr:lfsr|data_out[8]~_emulated  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 3.615      ; 4.459      ;
; 0.162  ; clr       ; lfsr:lfsr|q[3]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 3.600      ; 4.426      ;
; 0.162  ; clr       ; lfsr:lfsr|data_out[4]~_emulated  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 3.600      ; 4.426      ;
; 0.162  ; clr       ; lfsr:lfsr|q[2]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 3.600      ; 4.426      ;
; 0.162  ; clr       ; lfsr:lfsr|data_out[3]~_emulated  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 3.600      ; 4.426      ;
; 0.162  ; clr       ; lfsr:lfsr|q[1]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 3.600      ; 4.426      ;
; 0.162  ; clr       ; lfsr:lfsr|data_out[2]~_emulated  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 3.600      ; 4.426      ;
; 0.162  ; clr       ; lfsr:lfsr|q[0]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 3.600      ; 4.426      ;
; 0.162  ; clr       ; lfsr:lfsr|data_out[1]~_emulated  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 3.600      ; 4.426      ;
; 0.169  ; clr       ; lfsr:lfsr|q[6]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 3.601      ; 4.420      ;
; 0.169  ; clr       ; lfsr:lfsr|q[5]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 3.601      ; 4.420      ;
; 0.169  ; clr       ; lfsr:lfsr|data_out[10]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 3.601      ; 4.420      ;
; 0.169  ; clr       ; lfsr:lfsr|data_out[9]~_emulated  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 3.601      ; 4.420      ;
; 0.181  ; clr       ; lfsr:lfsr|q[15]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 3.614      ; 4.421      ;
; 0.181  ; clr       ; lfsr:lfsr|q[14]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 3.614      ; 4.421      ;
; 0.181  ; clr       ; lfsr:lfsr|q[8]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 3.614      ; 4.421      ;
; 0.181  ; clr       ; lfsr:lfsr|data_out[12]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 3.614      ; 4.421      ;
; 0.181  ; clr       ; lfsr:lfsr|q[7]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 3.614      ; 4.421      ;
; 0.181  ; clr       ; lfsr:lfsr|data_out[25]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 3.614      ; 4.421      ;
; 0.181  ; clr       ; lfsr:lfsr|data_out[11]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 3.614      ; 4.421      ;
; 0.181  ; clr       ; lfsr:lfsr|data_out[24]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 3.614      ; 4.421      ;
; 0.300  ; clr       ; lfsr:lfsr|q[12]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 3.661      ; 4.349      ;
; 0.300  ; clr       ; lfsr:lfsr|q[13]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 3.661      ; 4.349      ;
; 0.300  ; clr       ; lfsr:lfsr|data_out[20]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 3.661      ; 4.349      ;
; 0.300  ; clr       ; lfsr:lfsr|data_out[19]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 3.661      ; 4.349      ;
+--------+-----------+----------------------------------+--------------+-----------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'clock_100hz:clock_100hz|clk_100hz'                                                                               ;
+-------+-----------+----------------------------------+--------------+-----------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                          ; Launch Clock ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+----------------------------------+--------------+-----------------------------------+--------------+------------+------------+
; 0.133 ; clr       ; lfsr:lfsr|q[12]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 3.833      ; 4.182      ;
; 0.133 ; clr       ; lfsr:lfsr|q[13]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 3.833      ; 4.182      ;
; 0.133 ; clr       ; lfsr:lfsr|data_out[20]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 3.833      ; 4.182      ;
; 0.133 ; clr       ; lfsr:lfsr|data_out[19]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 3.833      ; 4.182      ;
; 0.252 ; clr       ; lfsr:lfsr|q[15]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 3.784      ; 4.252      ;
; 0.252 ; clr       ; lfsr:lfsr|q[14]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 3.784      ; 4.252      ;
; 0.252 ; clr       ; lfsr:lfsr|q[8]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 3.784      ; 4.252      ;
; 0.252 ; clr       ; lfsr:lfsr|data_out[12]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 3.784      ; 4.252      ;
; 0.252 ; clr       ; lfsr:lfsr|q[7]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 3.784      ; 4.252      ;
; 0.252 ; clr       ; lfsr:lfsr|data_out[25]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 3.784      ; 4.252      ;
; 0.252 ; clr       ; lfsr:lfsr|data_out[11]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 3.784      ; 4.252      ;
; 0.252 ; clr       ; lfsr:lfsr|data_out[24]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 3.784      ; 4.252      ;
; 0.263 ; clr       ; lfsr:lfsr|q[6]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 3.771      ; 4.250      ;
; 0.263 ; clr       ; lfsr:lfsr|q[5]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 3.771      ; 4.250      ;
; 0.263 ; clr       ; lfsr:lfsr|data_out[10]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 3.771      ; 4.250      ;
; 0.263 ; clr       ; lfsr:lfsr|data_out[9]~_emulated  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 3.771      ; 4.250      ;
; 0.270 ; clr       ; lfsr:lfsr|q[3]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 3.770      ; 4.256      ;
; 0.270 ; clr       ; lfsr:lfsr|data_out[4]~_emulated  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 3.770      ; 4.256      ;
; 0.270 ; clr       ; lfsr:lfsr|q[2]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 3.770      ; 4.256      ;
; 0.270 ; clr       ; lfsr:lfsr|data_out[3]~_emulated  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 3.770      ; 4.256      ;
; 0.270 ; clr       ; lfsr:lfsr|q[1]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 3.770      ; 4.256      ;
; 0.270 ; clr       ; lfsr:lfsr|data_out[2]~_emulated  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 3.770      ; 4.256      ;
; 0.270 ; clr       ; lfsr:lfsr|q[0]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 3.770      ; 4.256      ;
; 0.270 ; clr       ; lfsr:lfsr|data_out[1]~_emulated  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 3.770      ; 4.256      ;
; 0.287 ; clr       ; lfsr:lfsr|q[11]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 3.785      ; 4.288      ;
; 0.287 ; clr       ; lfsr:lfsr|q[10]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 3.785      ; 4.288      ;
; 0.287 ; clr       ; lfsr:lfsr|q[9]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 3.785      ; 4.288      ;
; 0.287 ; clr       ; lfsr:lfsr|q[4]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 3.785      ; 4.288      ;
; 0.287 ; clr       ; lfsr:lfsr|data_out[18]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 3.785      ; 4.288      ;
; 0.287 ; clr       ; lfsr:lfsr|data_out[17]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 3.785      ; 4.288      ;
; 0.287 ; clr       ; lfsr:lfsr|data_out[16]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 3.785      ; 4.288      ;
; 0.287 ; clr       ; lfsr:lfsr|data_out[8]~_emulated  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 3.785      ; 4.288      ;
; 0.724 ; clr       ; lfsr:lfsr|q[12]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 3.833      ; 4.273      ;
; 0.724 ; clr       ; lfsr:lfsr|q[13]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 3.833      ; 4.273      ;
; 0.724 ; clr       ; lfsr:lfsr|data_out[20]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 3.833      ; 4.273      ;
; 0.724 ; clr       ; lfsr:lfsr|data_out[19]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 3.833      ; 4.273      ;
; 0.768 ; clr       ; lfsr:lfsr|q[15]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 3.784      ; 4.268      ;
; 0.768 ; clr       ; lfsr:lfsr|q[14]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 3.784      ; 4.268      ;
; 0.768 ; clr       ; lfsr:lfsr|q[8]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 3.784      ; 4.268      ;
; 0.768 ; clr       ; lfsr:lfsr|data_out[12]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 3.784      ; 4.268      ;
; 0.768 ; clr       ; lfsr:lfsr|q[7]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 3.784      ; 4.268      ;
; 0.768 ; clr       ; lfsr:lfsr|data_out[25]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 3.784      ; 4.268      ;
; 0.768 ; clr       ; lfsr:lfsr|data_out[11]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 3.784      ; 4.268      ;
; 0.768 ; clr       ; lfsr:lfsr|data_out[24]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 3.784      ; 4.268      ;
; 0.769 ; clr       ; lfsr:lfsr|q[6]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 3.771      ; 4.256      ;
; 0.769 ; clr       ; lfsr:lfsr|q[5]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 3.771      ; 4.256      ;
; 0.769 ; clr       ; lfsr:lfsr|data_out[10]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 3.771      ; 4.256      ;
; 0.769 ; clr       ; lfsr:lfsr|data_out[9]~_emulated  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 3.771      ; 4.256      ;
; 0.786 ; clr       ; lfsr:lfsr|q[3]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 3.770      ; 4.272      ;
; 0.786 ; clr       ; lfsr:lfsr|data_out[4]~_emulated  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 3.770      ; 4.272      ;
; 0.786 ; clr       ; lfsr:lfsr|q[2]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 3.770      ; 4.272      ;
; 0.786 ; clr       ; lfsr:lfsr|data_out[3]~_emulated  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 3.770      ; 4.272      ;
; 0.786 ; clr       ; lfsr:lfsr|q[1]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 3.770      ; 4.272      ;
; 0.786 ; clr       ; lfsr:lfsr|data_out[2]~_emulated  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 3.770      ; 4.272      ;
; 0.786 ; clr       ; lfsr:lfsr|q[0]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 3.770      ; 4.272      ;
; 0.786 ; clr       ; lfsr:lfsr|data_out[1]~_emulated  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 3.770      ; 4.272      ;
; 0.796 ; clr       ; lfsr:lfsr|q[11]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 3.785      ; 4.297      ;
; 0.796 ; clr       ; lfsr:lfsr|q[10]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 3.785      ; 4.297      ;
; 0.796 ; clr       ; lfsr:lfsr|q[9]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 3.785      ; 4.297      ;
; 0.796 ; clr       ; lfsr:lfsr|q[4]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 3.785      ; 4.297      ;
; 0.796 ; clr       ; lfsr:lfsr|data_out[18]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 3.785      ; 4.297      ;
; 0.796 ; clr       ; lfsr:lfsr|data_out[17]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 3.785      ; 4.297      ;
; 0.796 ; clr       ; lfsr:lfsr|data_out[16]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 3.785      ; 4.297      ;
; 0.796 ; clr       ; lfsr:lfsr|data_out[8]~_emulated  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 3.785      ; 4.297      ;
+-------+-----------+----------------------------------+--------------+-----------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clk_50'                                                                       ;
+--------+--------------+----------------+-----------------+--------+------------+------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock  ; Clock Edge ; Target                                   ;
+--------+--------------+----------------+-----------------+--------+------------+------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate       ; clk_50 ; Rise       ; clk_50                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; baudrate:uart_baud|tx_acc[0]             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; baudrate:uart_baud|tx_acc[1]             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; baudrate:uart_baud|tx_acc[2]             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; baudrate:uart_baud|tx_acc[3]             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; baudrate:uart_baud|tx_acc[4]             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; baudrate:uart_baud|tx_acc[5]             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; baudrate:uart_baud|tx_acc[6]             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; baudrate:uart_baud|tx_acc[7]             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; baudrate:uart_baud|tx_acc[8]             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clk_400hz:clk_400hz|clk_400hz            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[0]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[10]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[11]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[12]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[13]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[14]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[15]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[16]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[17]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[18]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[19]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[1]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[20]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[21]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[22]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[23]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[24]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[25]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[2]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[3]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[4]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[5]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[6]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[7]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[8]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[9]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clock_100hz:clock_100hz|clk_100hz        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[10]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[11]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[12]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[13]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[14]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[15]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[16]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[17]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[18]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[19]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[20]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[21]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[22]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[23]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[24]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[25]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[2]       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[3]       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[4]       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[5]       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[6]       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[7]       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[8]       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[9]       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; transmitter:uart_Tx|Tx                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; transmitter:uart_Tx|bit_pos[0]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; transmitter:uart_Tx|bit_pos[1]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; transmitter:uart_Tx|bit_pos[2]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; transmitter:uart_Tx|data[0]              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; transmitter:uart_Tx|data[1]              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; transmitter:uart_Tx|data[2]              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; transmitter:uart_Tx|data[3]              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; transmitter:uart_Tx|data[4]              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; transmitter:uart_Tx|data[5]              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; transmitter:uart_Tx|data[6]              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; transmitter:uart_Tx|data[7]              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; transmitter:uart_Tx|state.TX_STATE_DATA  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; transmitter:uart_Tx|state.TX_STATE_IDLE  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; transmitter:uart_Tx|state.TX_STATE_START ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; transmitter:uart_Tx|state.TX_STATE_STOP  ;
; 0.257  ; 0.445        ; 0.188          ; Low Pulse Width ; clk_50 ; Rise       ; clk_400hz:clk_400hz|clk_400hz            ;
; 0.257  ; 0.445        ; 0.188          ; Low Pulse Width ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[0]           ;
; 0.257  ; 0.445        ; 0.188          ; Low Pulse Width ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[10]          ;
; 0.257  ; 0.445        ; 0.188          ; Low Pulse Width ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[11]          ;
; 0.257  ; 0.445        ; 0.188          ; Low Pulse Width ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[12]          ;
; 0.257  ; 0.445        ; 0.188          ; Low Pulse Width ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[14]          ;
; 0.257  ; 0.445        ; 0.188          ; Low Pulse Width ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[1]           ;
; 0.257  ; 0.445        ; 0.188          ; Low Pulse Width ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[2]           ;
; 0.257  ; 0.445        ; 0.188          ; Low Pulse Width ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[3]           ;
; 0.257  ; 0.445        ; 0.188          ; Low Pulse Width ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[4]           ;
; 0.257  ; 0.445        ; 0.188          ; Low Pulse Width ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[5]           ;
; 0.257  ; 0.445        ; 0.188          ; Low Pulse Width ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[6]           ;
; 0.257  ; 0.445        ; 0.188          ; Low Pulse Width ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[7]           ;
; 0.257  ; 0.445        ; 0.188          ; Low Pulse Width ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[8]           ;
; 0.257  ; 0.445        ; 0.188          ; Low Pulse Width ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[9]           ;
; 0.257  ; 0.445        ; 0.188          ; Low Pulse Width ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[10]      ;
; 0.257  ; 0.445        ; 0.188          ; Low Pulse Width ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[11]      ;
; 0.257  ; 0.445        ; 0.188          ; Low Pulse Width ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[12]      ;
; 0.257  ; 0.445        ; 0.188          ; Low Pulse Width ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[2]       ;
; 0.257  ; 0.445        ; 0.188          ; Low Pulse Width ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[3]       ;
; 0.257  ; 0.445        ; 0.188          ; Low Pulse Width ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[4]       ;
; 0.257  ; 0.445        ; 0.188          ; Low Pulse Width ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[5]       ;
+--------+--------------+----------------+-----------------+--------+------------+------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clr'                                                            ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                     ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; clr   ; Rise       ; clr                        ;
; 0.371  ; 0.371        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[16]~33|datac ;
; 0.371  ; 0.371        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[17]~21|datac ;
; 0.371  ; 0.371        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[18]~9|datac  ;
; 0.371  ; 0.371        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[8]~29|datac  ;
; 0.375  ; 0.375        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[16]~33  ;
; 0.375  ; 0.375        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[8]~29   ;
; 0.378  ; 0.378        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[17]~21  ;
; 0.378  ; 0.378        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[18]~9   ;
; 0.388  ; 0.388        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[11]~45|datac ;
; 0.388  ; 0.388        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[12]~57|datac ;
; 0.388  ; 0.388        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[24]~37|datac ;
; 0.388  ; 0.388        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[25]~25|datac ;
; 0.392  ; 0.392        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[12]~57  ;
; 0.392  ; 0.392        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[24]~37  ;
; 0.394  ; 0.394        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; clr~input|o                ;
; 0.395  ; 0.395        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[11]~45  ;
; 0.395  ; 0.395        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[25]~25  ;
; 0.401  ; 0.401        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[1]~13|datac  ;
; 0.401  ; 0.401        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[2]~1|datac   ;
; 0.401  ; 0.401        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[3]~41|datac  ;
; 0.401  ; 0.401        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[4]~53|datac  ;
; 0.405  ; 0.405        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[2]~1    ;
; 0.405  ; 0.405        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[3]~41   ;
; 0.405  ; 0.405        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[4]~53   ;
; 0.406  ; 0.406        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[9]~17|datac  ;
; 0.407  ; 0.407        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[10]~5|datac  ;
; 0.407  ; 0.407        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[19]~49|datab ;
; 0.408  ; 0.408        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[1]~13   ;
; 0.409  ; 0.409        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[20]~61|datac ;
; 0.413  ; 0.413        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[9]~17   ;
; 0.414  ; 0.414        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[10]~5   ;
; 0.414  ; 0.414        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[19]~49  ;
; 0.416  ; 0.416        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[20]~61  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; clr~input|i                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; clr~input|i                ;
; 0.580  ; 0.580        ; 0.000          ; Low Pulse Width  ; clr   ; Fall       ; lfsr:lfsr|data_out[20]~61  ;
; 0.583  ; 0.583        ; 0.000          ; Low Pulse Width  ; clr   ; Fall       ; lfsr:lfsr|data_out[19]~49  ;
; 0.583  ; 0.583        ; 0.000          ; Low Pulse Width  ; clr   ; Fall       ; lfsr:lfsr|data_out[9]~17   ;
; 0.584  ; 0.584        ; 0.000          ; Low Pulse Width  ; clr   ; Fall       ; lfsr:lfsr|data_out[10]~5   ;
; 0.587  ; 0.587        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; lfsr|data_out[20]~61|datac ;
; 0.589  ; 0.589        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; lfsr|data_out[19]~49|datab ;
; 0.590  ; 0.590        ; 0.000          ; Low Pulse Width  ; clr   ; Fall       ; lfsr:lfsr|data_out[1]~13   ;
; 0.590  ; 0.590        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; lfsr|data_out[9]~17|datac  ;
; 0.591  ; 0.591        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; lfsr|data_out[10]~5|datac  ;
; 0.592  ; 0.592        ; 0.000          ; Low Pulse Width  ; clr   ; Fall       ; lfsr:lfsr|data_out[3]~41   ;
; 0.592  ; 0.592        ; 0.000          ; Low Pulse Width  ; clr   ; Fall       ; lfsr:lfsr|data_out[4]~53   ;
; 0.593  ; 0.593        ; 0.000          ; Low Pulse Width  ; clr   ; Fall       ; lfsr:lfsr|data_out[2]~1    ;
; 0.596  ; 0.596        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; lfsr|data_out[3]~41|datac  ;
; 0.596  ; 0.596        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; lfsr|data_out[4]~53|datac  ;
; 0.597  ; 0.597        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; lfsr|data_out[1]~13|datac  ;
; 0.597  ; 0.597        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; lfsr|data_out[2]~1|datac   ;
; 0.602  ; 0.602        ; 0.000          ; Low Pulse Width  ; clr   ; Fall       ; lfsr:lfsr|data_out[25]~25  ;
; 0.603  ; 0.603        ; 0.000          ; Low Pulse Width  ; clr   ; Fall       ; lfsr:lfsr|data_out[11]~45  ;
; 0.605  ; 0.605        ; 0.000          ; Low Pulse Width  ; clr   ; Fall       ; lfsr:lfsr|data_out[24]~37  ;
; 0.606  ; 0.606        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; clr~input|o                ;
; 0.606  ; 0.606        ; 0.000          ; Low Pulse Width  ; clr   ; Fall       ; lfsr:lfsr|data_out[12]~57  ;
; 0.609  ; 0.609        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; lfsr|data_out[24]~37|datac ;
; 0.609  ; 0.609        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; lfsr|data_out[25]~25|datac ;
; 0.610  ; 0.610        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; lfsr|data_out[11]~45|datac ;
; 0.610  ; 0.610        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; lfsr|data_out[12]~57|datac ;
; 0.620  ; 0.620        ; 0.000          ; Low Pulse Width  ; clr   ; Fall       ; lfsr:lfsr|data_out[18]~9   ;
; 0.621  ; 0.621        ; 0.000          ; Low Pulse Width  ; clr   ; Fall       ; lfsr:lfsr|data_out[17]~21  ;
; 0.623  ; 0.623        ; 0.000          ; Low Pulse Width  ; clr   ; Fall       ; lfsr:lfsr|data_out[16]~33  ;
; 0.624  ; 0.624        ; 0.000          ; Low Pulse Width  ; clr   ; Fall       ; lfsr:lfsr|data_out[8]~29   ;
; 0.627  ; 0.627        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; lfsr|data_out[16]~33|datac ;
; 0.627  ; 0.627        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; lfsr|data_out[18]~9|datac  ;
; 0.628  ; 0.628        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; lfsr|data_out[17]~21|datac ;
; 0.628  ; 0.628        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; lfsr|data_out[8]~29|datac  ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clock_100hz:clock_100hz|clk_100hz'                                                                                                                                                                                 ;
+--------+--------------+----------------+-----------------+-----------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock                             ; Clock Edge ; Target                                                                                                                                             ;
+--------+--------------+----------------+-----------------+-----------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; -2.693 ; 1.000        ; 3.693          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_address_reg0   ;
; -2.693 ; 1.000        ; 3.693          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_datain_reg0    ;
; -2.693 ; 1.000        ; 3.693          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_we_reg         ;
; -2.693 ; 1.000        ; 3.693          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_address_reg0   ;
; -2.693 ; 1.000        ; 3.693          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_datain_reg0    ;
; -2.693 ; 1.000        ; 3.693          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_we_reg         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a0                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a1                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a2                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a3                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a4                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a5                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a6                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a7                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a8                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a9                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|parity9                         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|sub_parity10a[0]                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|sub_parity10a[1]                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|sub_parity10a[2]                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[0] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[1] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[2] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[3] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[4] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[5] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[6] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[7] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[8] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[9] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[0] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[1] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[2] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[3] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[4] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[5] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[6] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[7] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[8] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[9] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[0]                                          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[1]                                          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[2]                                          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[3]                                          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[4]                                          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[5]                                          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[6]                                          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[7]                                          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[8]                                          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[9]                                          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[0]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[1]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[2]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[3]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[4]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[5]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[6]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[7]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[8]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[9]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|data_out[10]~_emulated                                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|data_out[11]~_emulated                                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|data_out[12]~_emulated                                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|data_out[16]~_emulated                                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|data_out[17]~_emulated                                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|data_out[18]~_emulated                                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|data_out[19]~_emulated                                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|data_out[1]~_emulated                                                                                                                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|data_out[20]~_emulated                                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|data_out[24]~_emulated                                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|data_out[25]~_emulated                                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|data_out[2]~_emulated                                                                                                                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|data_out[3]~_emulated                                                                                                                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|data_out[4]~_emulated                                                                                                                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|data_out[8]~_emulated                                                                                                                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|data_out[9]~_emulated                                                                                                                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|q[0]                                                                                                                                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|q[10]                                                                                                                                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|q[11]                                                                                                                                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|q[12]                                                                                                                                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|q[13]                                                                                                                                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|q[14]                                                                                                                                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|q[15]                                                                                                                                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|q[1]                                                                                                                                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|q[2]                                                                                                                                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|q[3]                                                                                                                                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|q[4]                                                                                                                                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|q[5]                                                                                                                                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|q[6]                                                                                                                                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|q[7]                                                                                                                                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|q[8]                                                                                                                                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|q[9]                                                                                                                                     ;
; 0.158  ; 0.393        ; 0.235          ; Low Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_address_reg0   ;
; 0.158  ; 0.393        ; 0.235          ; Low Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_we_reg         ;
; 0.160  ; 0.395        ; 0.235          ; Low Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_address_reg0   ;
; 0.160  ; 0.395        ; 0.235          ; Low Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_we_reg         ;
; 0.160  ; 0.395        ; 0.235          ; Low Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_datain_reg0    ;
; 0.162  ; 0.397        ; 0.235          ; Low Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_datain_reg0    ;
; 0.285  ; 0.473        ; 0.188          ; Low Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[3] ;
; 0.285  ; 0.473        ; 0.188          ; Low Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[4] ;
+--------+--------------+----------------+-----------------+-----------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clk_400hz:clk_400hz|clk_400hz'                                                                                                                                                                                  ;
+--------+--------------+----------------+------------------+-------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                         ; Clock Edge ; Target                                                                                                                                             ;
+--------+--------------+----------------+------------------+-------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; -2.693 ; 1.000        ; 3.693          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[0]                             ;
; -2.693 ; 1.000        ; 3.693          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[1]                             ;
; -2.693 ; 1.000        ; 3.693          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[2]                             ;
; -2.693 ; 1.000        ; 3.693          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[3]                             ;
; -2.693 ; 1.000        ; 3.693          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[4]                             ;
; -2.693 ; 1.000        ; 3.693          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[5]                             ;
; -2.693 ; 1.000        ; 3.693          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[6]                             ;
; -2.693 ; 1.000        ; 3.693          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[7]                             ;
; -2.693 ; 1.000        ; 3.693          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~portb_address_reg0   ;
; -2.693 ; 1.000        ; 3.693          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~portb_address_reg0   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[0]                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[1]                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[2]                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[3]                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[4]                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[5]                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[6]                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[7]                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[8]                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[9]                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|parity5                         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|sub_parity6a0                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|sub_parity6a1                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|sub_parity6a2                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[0] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[1] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[2] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[3] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[4] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[5] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[6] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[7] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[8] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[9] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[0] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[1] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[2] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[3] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[4] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[5] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[6] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[7] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[8] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[9] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit0                            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1                            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[0]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[1]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[2]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[3]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[4]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[5]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[6]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[7]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[8]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[9]                                                  ;
; 0.223  ; 0.458        ; 0.235          ; Low Pulse Width  ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[4]                             ;
; 0.223  ; 0.458        ; 0.235          ; Low Pulse Width  ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[5]                             ;
; 0.223  ; 0.458        ; 0.235          ; Low Pulse Width  ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[6]                             ;
; 0.223  ; 0.458        ; 0.235          ; Low Pulse Width  ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[7]                             ;
; 0.224  ; 0.459        ; 0.235          ; Low Pulse Width  ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~portb_address_reg0   ;
; 0.225  ; 0.460        ; 0.235          ; Low Pulse Width  ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[0]                             ;
; 0.225  ; 0.460        ; 0.235          ; Low Pulse Width  ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[1]                             ;
; 0.225  ; 0.460        ; 0.235          ; Low Pulse Width  ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[2]                             ;
; 0.225  ; 0.460        ; 0.235          ; Low Pulse Width  ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[3]                             ;
; 0.226  ; 0.461        ; 0.235          ; Low Pulse Width  ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~portb_address_reg0   ;
; 0.253  ; 0.473        ; 0.220          ; High Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[0]                    ;
; 0.253  ; 0.473        ; 0.220          ; High Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[1]                    ;
; 0.253  ; 0.473        ; 0.220          ; High Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[2]                    ;
; 0.253  ; 0.473        ; 0.220          ; High Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[3]                    ;
; 0.253  ; 0.473        ; 0.220          ; High Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[4]                    ;
; 0.253  ; 0.473        ; 0.220          ; High Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[5]                    ;
; 0.253  ; 0.473        ; 0.220          ; High Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[6]                    ;
; 0.253  ; 0.473        ; 0.220          ; High Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[7]                    ;
; 0.253  ; 0.473        ; 0.220          ; High Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[8]                    ;
; 0.253  ; 0.473        ; 0.220          ; High Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[9]                    ;
; 0.253  ; 0.473        ; 0.220          ; High Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|parity5                         ;
; 0.253  ; 0.473        ; 0.220          ; High Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|sub_parity6a0                   ;
; 0.253  ; 0.473        ; 0.220          ; High Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|sub_parity6a1                   ;
; 0.253  ; 0.473        ; 0.220          ; High Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|sub_parity6a2                   ;
; 0.253  ; 0.473        ; 0.220          ; High Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[1] ;
; 0.253  ; 0.473        ; 0.220          ; High Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[0] ;
; 0.253  ; 0.473        ; 0.220          ; High Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[1] ;
; 0.253  ; 0.473        ; 0.220          ; High Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[2] ;
; 0.253  ; 0.473        ; 0.220          ; High Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[3] ;
; 0.253  ; 0.473        ; 0.220          ; High Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[4] ;
; 0.253  ; 0.473        ; 0.220          ; High Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[5] ;
; 0.253  ; 0.473        ; 0.220          ; High Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[6] ;
; 0.253  ; 0.473        ; 0.220          ; High Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[7] ;
; 0.253  ; 0.473        ; 0.220          ; High Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[8] ;
; 0.253  ; 0.473        ; 0.220          ; High Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[9] ;
; 0.253  ; 0.473        ; 0.220          ; High Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit0                            ;
; 0.253  ; 0.473        ; 0.220          ; High Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1                            ;
; 0.253  ; 0.473        ; 0.220          ; High Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[0]                                                  ;
; 0.253  ; 0.473        ; 0.220          ; High Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[1]                                                  ;
; 0.253  ; 0.473        ; 0.220          ; High Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[2]                                                  ;
; 0.253  ; 0.473        ; 0.220          ; High Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[3]                                                  ;
; 0.253  ; 0.473        ; 0.220          ; High Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[4]                                                  ;
; 0.253  ; 0.473        ; 0.220          ; High Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[5]                                                  ;
; 0.253  ; 0.473        ; 0.220          ; High Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[6]                                                  ;
+--------+--------------+----------------+------------------+-------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                    ;
+-----------+-----------------------------------+-------+-------+------------+-----------------------------------+
; Data Port ; Clock Port                        ; Rise  ; Fall  ; Clock Edge ; Clock Reference                   ;
+-----------+-----------------------------------+-------+-------+------------+-----------------------------------+
; Rdreq     ; clk_400hz:clk_400hz|clk_400hz     ; 2.869 ; 3.297 ; Rise       ; clk_400hz:clk_400hz|clk_400hz     ;
; Wr_en     ; clk_50                            ; 2.837 ; 3.217 ; Rise       ; clk_50                            ;
; Wrreq     ; clock_100hz:clock_100hz|clk_100hz ; 2.621 ; 2.966 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
; clr       ; clock_100hz:clock_100hz|clk_100hz ; 1.522 ; 1.573 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
+-----------+-----------------------------------+-------+-------+------------+-----------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                       ;
+-----------+-----------------------------------+--------+--------+------------+-----------------------------------+
; Data Port ; Clock Port                        ; Rise   ; Fall   ; Clock Edge ; Clock Reference                   ;
+-----------+-----------------------------------+--------+--------+------------+-----------------------------------+
; Rdreq     ; clk_400hz:clk_400hz|clk_400hz     ; -1.228 ; -1.607 ; Rise       ; clk_400hz:clk_400hz|clk_400hz     ;
; Wr_en     ; clk_50                            ; -1.710 ; -2.057 ; Rise       ; clk_50                            ;
; Wrreq     ; clock_100hz:clock_100hz|clk_100hz ; -0.736 ; -1.058 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
; clr       ; clock_100hz:clock_100hz|clk_100hz ; -0.353 ; -0.378 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
+-----------+-----------------------------------+--------+--------+------------+-----------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                             ;
+------------+-----------------------------------+--------+--------+------------+-----------------------------------+
; Data Port  ; Clock Port                        ; Rise   ; Fall   ; Clock Edge ; Clock Reference                   ;
+------------+-----------------------------------+--------+--------+------------+-----------------------------------+
; Fifo_empty ; clk_400hz:clk_400hz|clk_400hz     ; 14.709 ; 14.864 ; Rise       ; clk_400hz:clk_400hz|clk_400hz     ;
; Tx         ; clk_50                            ; 12.579 ; 12.252 ; Rise       ; clk_50                            ;
; Tx_busy    ; clk_50                            ; 7.579  ; 7.497  ; Rise       ; clk_50                            ;
; Fifo_full  ; clock_100hz:clock_100hz|clk_100hz ; 12.099 ; 12.133 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
; out1[*]    ; clock_100hz:clock_100hz|clk_100hz ; 15.166 ; 15.023 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out1[0]   ; clock_100hz:clock_100hz|clk_100hz ; 13.660 ; 13.708 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out1[1]   ; clock_100hz:clock_100hz|clk_100hz ; 13.868 ; 13.867 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out1[2]   ; clock_100hz:clock_100hz|clk_100hz ; 15.166 ; 15.023 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out1[3]   ; clock_100hz:clock_100hz|clk_100hz ; 11.129 ; 11.114 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out1[4]   ; clock_100hz:clock_100hz|clk_100hz ; 11.403 ; 11.367 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out1[5]   ; clock_100hz:clock_100hz|clk_100hz ; 14.113 ; 14.162 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out1[6]   ; clock_100hz:clock_100hz|clk_100hz ; 12.670 ; 12.758 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
; out2[*]    ; clock_100hz:clock_100hz|clk_100hz ; 11.353 ; 11.341 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out2[0]   ; clock_100hz:clock_100hz|clk_100hz ; 10.809 ; 10.741 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out2[1]   ; clock_100hz:clock_100hz|clk_100hz ; 10.253 ; 10.210 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out2[2]   ; clock_100hz:clock_100hz|clk_100hz ; 9.804  ; 9.677  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out2[3]   ; clock_100hz:clock_100hz|clk_100hz ; 9.909  ; 9.813  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out2[4]   ; clock_100hz:clock_100hz|clk_100hz ; 9.368  ; 9.305  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out2[5]   ; clock_100hz:clock_100hz|clk_100hz ; 10.661 ; 10.673 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out2[6]   ; clock_100hz:clock_100hz|clk_100hz ; 11.353 ; 11.341 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
; out3[*]    ; clock_100hz:clock_100hz|clk_100hz ; 9.411  ; 9.366  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out3[0]   ; clock_100hz:clock_100hz|clk_100hz ; 9.323  ; 9.289  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out3[1]   ; clock_100hz:clock_100hz|clk_100hz ; 9.411  ; 9.332  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out3[2]   ; clock_100hz:clock_100hz|clk_100hz ; 9.065  ; 9.003  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out3[3]   ; clock_100hz:clock_100hz|clk_100hz ; 9.030  ; 9.004  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out3[4]   ; clock_100hz:clock_100hz|clk_100hz ; 9.297  ; 9.234  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out3[5]   ; clock_100hz:clock_100hz|clk_100hz ; 9.323  ; 9.252  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out3[6]   ; clock_100hz:clock_100hz|clk_100hz ; 9.336  ; 9.366  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
; out4[*]    ; clock_100hz:clock_100hz|clk_100hz ; 11.424 ; 11.428 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out4[0]   ; clock_100hz:clock_100hz|clk_100hz ; 10.461 ; 10.437 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out4[1]   ; clock_100hz:clock_100hz|clk_100hz ; 10.766 ; 10.686 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out4[2]   ; clock_100hz:clock_100hz|clk_100hz ; 11.424 ; 11.428 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out4[3]   ; clock_100hz:clock_100hz|clk_100hz ; 9.938  ; 9.798  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out4[4]   ; clock_100hz:clock_100hz|clk_100hz ; 9.756  ; 9.758  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out4[5]   ; clock_100hz:clock_100hz|clk_100hz ; 9.544  ; 9.527  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out4[6]   ; clock_100hz:clock_100hz|clk_100hz ; 9.423  ; 9.525  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
+------------+-----------------------------------+--------+--------+------------+-----------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                     ;
+------------+-----------------------------------+--------+--------+------------+-----------------------------------+
; Data Port  ; Clock Port                        ; Rise   ; Fall   ; Clock Edge ; Clock Reference                   ;
+------------+-----------------------------------+--------+--------+------------+-----------------------------------+
; Fifo_empty ; clk_400hz:clk_400hz|clk_400hz     ; 12.943 ; 13.082 ; Rise       ; clk_400hz:clk_400hz|clk_400hz     ;
; Tx         ; clk_50                            ; 12.178 ; 11.862 ; Rise       ; clk_50                            ;
; Tx_busy    ; clk_50                            ; 7.321  ; 7.242  ; Rise       ; clk_50                            ;
; Fifo_full  ; clock_100hz:clock_100hz|clk_100hz ; 10.645 ; 10.722 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
; out1[*]    ; clock_100hz:clock_100hz|clk_100hz ; 9.714  ; 9.686  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out1[0]   ; clock_100hz:clock_100hz|clk_100hz ; 12.189 ; 12.185 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out1[1]   ; clock_100hz:clock_100hz|clk_100hz ; 12.372 ; 12.493 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out1[2]   ; clock_100hz:clock_100hz|clk_100hz ; 13.597 ; 13.470 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out1[3]   ; clock_100hz:clock_100hz|clk_100hz ; 9.714  ; 9.686  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out1[4]   ; clock_100hz:clock_100hz|clk_100hz ; 10.108 ; 9.927  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out1[5]   ; clock_100hz:clock_100hz|clk_100hz ; 12.678 ; 12.658 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out1[6]   ; clock_100hz:clock_100hz|clk_100hz ; 11.212 ; 11.260 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
; out2[*]    ; clock_100hz:clock_100hz|clk_100hz ; 8.439  ; 8.421  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out2[0]   ; clock_100hz:clock_100hz|clk_100hz ; 8.990  ; 8.911  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out2[1]   ; clock_100hz:clock_100hz|clk_100hz ; 8.439  ; 8.421  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out2[2]   ; clock_100hz:clock_100hz|clk_100hz ; 8.937  ; 8.811  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out2[3]   ; clock_100hz:clock_100hz|clk_100hz ; 9.028  ; 8.943  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out2[4]   ; clock_100hz:clock_100hz|clk_100hz ; 8.565  ; 8.476  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out2[5]   ; clock_100hz:clock_100hz|clk_100hz ; 9.847  ; 9.835  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out2[6]   ; clock_100hz:clock_100hz|clk_100hz ; 10.477 ; 10.502 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
; out3[*]    ; clock_100hz:clock_100hz|clk_100hz ; 8.408  ; 8.349  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out3[0]   ; clock_100hz:clock_100hz|clk_100hz ; 8.706  ; 8.642  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out3[1]   ; clock_100hz:clock_100hz|clk_100hz ; 8.750  ; 8.671  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out3[2]   ; clock_100hz:clock_100hz|clk_100hz ; 8.412  ; 8.349  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out3[3]   ; clock_100hz:clock_100hz|clk_100hz ; 8.408  ; 8.349  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out3[4]   ; clock_100hz:clock_100hz|clk_100hz ; 8.703  ; 8.625  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out3[5]   ; clock_100hz:clock_100hz|clk_100hz ; 8.699  ; 8.631  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out3[6]   ; clock_100hz:clock_100hz|clk_100hz ; 8.670  ; 8.739  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
; out4[*]    ; clock_100hz:clock_100hz|clk_100hz ; 8.153  ; 8.194  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out4[0]   ; clock_100hz:clock_100hz|clk_100hz ; 9.093  ; 9.014  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out4[1]   ; clock_100hz:clock_100hz|clk_100hz ; 9.343  ; 9.328  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out4[2]   ; clock_100hz:clock_100hz|clk_100hz ; 10.151 ; 10.095 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out4[3]   ; clock_100hz:clock_100hz|clk_100hz ; 8.592  ; 8.520  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out4[4]   ; clock_100hz:clock_100hz|clk_100hz ; 8.475  ; 8.472  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out4[5]   ; clock_100hz:clock_100hz|clk_100hz ; 8.237  ; 8.219  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out4[6]   ; clock_100hz:clock_100hz|clk_100hz ; 8.153  ; 8.194  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
+------------+-----------------------------------+--------+--------+------------+-----------------------------------+


----------------
; MTBF Summary ;
----------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-------------------------+
; Source Node                                                                                               ; Synchronization Node                                                                                                                               ; Typical MTBF (Years) ; Included in Design MTBF ;
+-----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-------------------------+
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[6]         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[6] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[5]         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[5] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[8] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[2] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[9]         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[9] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[4]         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[4] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[3]         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[3] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[0]         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[0] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[8]         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[8] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[0] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[0] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[1]         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[1] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[6] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[4] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[4] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[9] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[9] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[7]         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[7] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[3] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[5] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[5] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[1] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[1] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[7] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[7] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[2]         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[2] ; Not Calculated       ; Yes                     ;
+-----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-------------------------+


Synchronizer Chain #1: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[6]                                                  ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[6] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -3.543         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clk_400hz:clk_400hz|clk_400hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[6]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[6] ;                ;              ;                  ; -0.784       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[6] ;                ;              ;                  ; -2.759       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #2: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[5]                                                  ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[5] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -3.273         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clk_400hz:clk_400hz|clk_400hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[5]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[5] ;                ;              ;                  ; -0.911       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[5] ;                ;              ;                  ; -2.362       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #3: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[8]                                          ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[8] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -3.145         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clk_400hz:clk_400hz|clk_400hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[8]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[8] ;                ;              ;                  ; -0.551       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[8] ;                ;              ;                  ; -2.594       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #4: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[2]                                          ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[2] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -3.053         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clk_400hz:clk_400hz|clk_400hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[2]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[2] ;                ;              ;                  ; -0.488       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[2] ;                ;              ;                  ; -2.565       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #5: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[9]                                                  ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[9] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -3.052         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clk_400hz:clk_400hz|clk_400hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[9]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[9] ;                ;              ;                  ; -0.348       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[9] ;                ;              ;                  ; -2.704       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #6: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[4]                                                  ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[4] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -3.035         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clk_400hz:clk_400hz|clk_400hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[4]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[4] ;                ;              ;                  ; -0.324       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[4] ;                ;              ;                  ; -2.711       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #7: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[3]                                                  ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[3] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -2.940         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clk_400hz:clk_400hz|clk_400hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[3]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[3] ;                ;              ;                  ; -0.894       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[3] ;                ;              ;                  ; -2.046       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #8: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[0]                                                  ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[0] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -2.910         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clk_400hz:clk_400hz|clk_400hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[0]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[0] ;                ;              ;                  ; -0.336       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[0] ;                ;              ;                  ; -2.574       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #9: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[8]                                                  ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[8] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -2.900         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clk_400hz:clk_400hz|clk_400hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[8]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[8] ;                ;              ;                  ; -0.528       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[8] ;                ;              ;                  ; -2.372       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #10: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[0]                                          ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[0] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -2.827         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clk_400hz:clk_400hz|clk_400hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[0]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[0] ;                ;              ;                  ; -0.958       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[0] ;                ;              ;                  ; -1.869       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #11: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[1]                                                  ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[1] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -2.787         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clk_400hz:clk_400hz|clk_400hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[1]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[1] ;                ;              ;                  ; -0.563       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[1] ;                ;              ;                  ; -2.224       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #12: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[6]                                          ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[6] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -2.776         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clk_400hz:clk_400hz|clk_400hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[6]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[6] ;                ;              ;                  ; -0.212       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[6] ;                ;              ;                  ; -2.564       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #13: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[4]                                          ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[4] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -2.747         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clk_400hz:clk_400hz|clk_400hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[4]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[4] ;                ;              ;                  ; -0.502       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[4] ;                ;              ;                  ; -2.245       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #14: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[9]                                          ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[9] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -2.741         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clk_400hz:clk_400hz|clk_400hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[9]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[9] ;                ;              ;                  ; -0.514       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[9] ;                ;              ;                  ; -2.227       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #15: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[7]                                                  ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[7] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -2.740         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clk_400hz:clk_400hz|clk_400hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[7]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[7] ;                ;              ;                  ; -0.535       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[7] ;                ;              ;                  ; -2.205       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #16: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[3]                                          ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[3] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -2.667         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clk_400hz:clk_400hz|clk_400hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[3]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[3] ;                ;              ;                  ; -0.453       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[3] ;                ;              ;                  ; -2.214       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #17: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[5]                                          ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[5] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -2.545         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clk_400hz:clk_400hz|clk_400hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[5]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[5] ;                ;              ;                  ; -0.643       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[5] ;                ;              ;                  ; -1.902       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #18: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[1]                                          ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[1] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -2.512         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clk_400hz:clk_400hz|clk_400hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[1]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[1] ;                ;              ;                  ; 0.131        ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[1] ;                ;              ;                  ; -2.643       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #19: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[7]                                          ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[7] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -2.486         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clk_400hz:clk_400hz|clk_400hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[7]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[7] ;                ;              ;                  ; -0.430       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[7] ;                ;              ;                  ; -2.056       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #20: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[2]                                                  ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[2] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -2.159         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clk_400hz:clk_400hz|clk_400hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[2]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[2] ;                ;              ;                  ; 0.134        ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[2] ;                ;              ;                  ; -2.293       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



+-------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                 ;
+------------+-----------------+-----------------------------------+------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                        ; Note                                           ;
+------------+-----------------+-----------------------------------+------------------------------------------------+
; 248.45 MHz ; 248.45 MHz      ; clk_50                            ;                                                ;
; 270.49 MHz ; 270.49 MHz      ; clk_400hz:clk_400hz|clk_400hz     ;                                                ;
; 284.74 MHz ; 274.05 MHz      ; clock_100hz:clock_100hz|clk_100hz ; limit due to minimum period restriction (tmin) ;
+------------+-----------------+-----------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                         ;
+-----------------------------------+--------+---------------+
; Clock                             ; Slack  ; End Point TNS ;
+-----------------------------------+--------+---------------+
; clk_50                            ; -3.025 ; -114.691      ;
; clr                               ; -2.900 ; -39.040       ;
; clk_400hz:clk_400hz|clk_400hz     ; -2.697 ; -94.303       ;
; clock_100hz:clock_100hz|clk_100hz ; -2.512 ; -84.228       ;
+-----------------------------------+--------+---------------+


+------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                          ;
+-----------------------------------+--------+---------------+
; Clock                             ; Slack  ; End Point TNS ;
+-----------------------------------+--------+---------------+
; clock_100hz:clock_100hz|clk_100hz ; -0.094 ; -0.094        ;
; clk_50                            ; 0.352  ; 0.000         ;
; clk_400hz:clk_400hz|clk_400hz     ; 0.356  ; 0.000         ;
; clr                               ; 2.056  ; 0.000         ;
+-----------------------------------+--------+---------------+


+------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                      ;
+-----------------------------------+--------+---------------+
; Clock                             ; Slack  ; End Point TNS ;
+-----------------------------------+--------+---------------+
; clock_100hz:clock_100hz|clk_100hz ; -0.277 ; -8.224        ;
+-----------------------------------+--------+---------------+


+-----------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                      ;
+-----------------------------------+-------+---------------+
; Clock                             ; Slack ; End Point TNS ;
+-----------------------------------+-------+---------------+
; clock_100hz:clock_100hz|clk_100hz ; 0.224 ; 0.000         ;
+-----------------------------------+-------+---------------+


+------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary           ;
+-----------------------------------+--------+---------------+
; Clock                             ; Slack  ; End Point TNS ;
+-----------------------------------+--------+---------------+
; clk_50                            ; -3.000 ; -101.945      ;
; clr                               ; -3.000 ; -3.000        ;
; clock_100hz:clock_100hz|clk_100hz ; -2.649 ; -126.404      ;
; clk_400hz:clk_400hz|clk_400hz     ; -2.649 ; -85.600       ;
+-----------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk_50'                                                                                                                     ;
+--------+-------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                           ; To Node                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.025 ; clk_400hz:clk_400hz|counter[19]     ; clk_400hz:clk_400hz|clk_400hz       ; clk_50       ; clk_50      ; 1.000        ; -0.072     ; 3.952      ;
; -3.018 ; clk_400hz:clk_400hz|counter[17]     ; clk_400hz:clk_400hz|clk_400hz       ; clk_50       ; clk_50      ; 1.000        ; -0.072     ; 3.945      ;
; -3.005 ; clk_400hz:clk_400hz|counter[23]     ; clk_400hz:clk_400hz|clk_400hz       ; clk_50       ; clk_50      ; 1.000        ; -0.072     ; 3.932      ;
; -2.996 ; clk_400hz:clk_400hz|counter[16]     ; clk_400hz:clk_400hz|clk_400hz       ; clk_50       ; clk_50      ; 1.000        ; -0.072     ; 3.923      ;
; -2.818 ; clk_400hz:clk_400hz|counter[7]      ; clk_400hz:clk_400hz|clk_400hz       ; clk_50       ; clk_50      ; 1.000        ; -0.073     ; 3.744      ;
; -2.792 ; clk_400hz:clk_400hz|counter[4]      ; clk_400hz:clk_400hz|clk_400hz       ; clk_50       ; clk_50      ; 1.000        ; -0.073     ; 3.718      ;
; -2.768 ; clk_400hz:clk_400hz|counter[22]     ; clk_400hz:clk_400hz|clk_400hz       ; clk_50       ; clk_50      ; 1.000        ; -0.072     ; 3.695      ;
; -2.755 ; clk_400hz:clk_400hz|counter[18]     ; clk_400hz:clk_400hz|clk_400hz       ; clk_50       ; clk_50      ; 1.000        ; -0.072     ; 3.682      ;
; -2.752 ; clk_400hz:clk_400hz|counter[5]      ; clk_400hz:clk_400hz|clk_400hz       ; clk_50       ; clk_50      ; 1.000        ; -0.073     ; 3.678      ;
; -2.718 ; clock_100hz:clock_100hz|counter[8]  ; clock_100hz:clock_100hz|clk_100hz   ; clk_50       ; clk_50      ; 1.000        ; -0.070     ; 3.647      ;
; -2.715 ; clk_400hz:clk_400hz|counter[1]      ; clock_100hz:clock_100hz|clk_100hz   ; clk_50       ; clk_50      ; 1.000        ; -0.068     ; 3.646      ;
; -2.705 ; clock_100hz:clock_100hz|counter[10] ; clock_100hz:clock_100hz|clk_100hz   ; clk_50       ; clk_50      ; 1.000        ; -0.070     ; 3.634      ;
; -2.698 ; clock_100hz:clock_100hz|counter[9]  ; clock_100hz:clock_100hz|clk_100hz   ; clk_50       ; clk_50      ; 1.000        ; -0.070     ; 3.627      ;
; -2.686 ; clk_400hz:clk_400hz|counter[6]      ; clk_400hz:clk_400hz|clk_400hz       ; clk_50       ; clk_50      ; 1.000        ; -0.073     ; 3.612      ;
; -2.622 ; clk_400hz:clk_400hz|counter[20]     ; clk_400hz:clk_400hz|clk_400hz       ; clk_50       ; clk_50      ; 1.000        ; -0.072     ; 3.549      ;
; -2.602 ; clk_400hz:clk_400hz|counter[9]      ; clk_400hz:clk_400hz|clk_400hz       ; clk_50       ; clk_50      ; 1.000        ; -0.073     ; 3.528      ;
; -2.600 ; clk_400hz:clk_400hz|counter[0]      ; clock_100hz:clock_100hz|clk_100hz   ; clk_50       ; clk_50      ; 1.000        ; -0.068     ; 3.531      ;
; -2.590 ; clock_100hz:clock_100hz|counter[7]  ; clock_100hz:clock_100hz|clk_100hz   ; clk_50       ; clk_50      ; 1.000        ; -0.070     ; 3.519      ;
; -2.563 ; clock_100hz:clock_100hz|counter[18] ; clock_100hz:clock_100hz|clk_100hz   ; clk_50       ; clk_50      ; 1.000        ; -0.069     ; 3.493      ;
; -2.553 ; clk_400hz:clk_400hz|counter[15]     ; clk_400hz:clk_400hz|clk_400hz       ; clk_50       ; clk_50      ; 1.000        ; -0.072     ; 3.480      ;
; -2.547 ; clock_100hz:clock_100hz|counter[14] ; clock_100hz:clock_100hz|clk_100hz   ; clk_50       ; clk_50      ; 1.000        ; -0.069     ; 3.477      ;
; -2.543 ; clock_100hz:clock_100hz|counter[19] ; clock_100hz:clock_100hz|clk_100hz   ; clk_50       ; clk_50      ; 1.000        ; -0.069     ; 3.473      ;
; -2.539 ; clk_400hz:clk_400hz|counter[13]     ; clk_400hz:clk_400hz|clk_400hz       ; clk_50       ; clk_50      ; 1.000        ; -0.072     ; 3.466      ;
; -2.528 ; clock_100hz:clock_100hz|counter[23] ; clock_100hz:clock_100hz|clk_100hz   ; clk_50       ; clk_50      ; 1.000        ; -0.069     ; 3.458      ;
; -2.519 ; clk_400hz:clk_400hz|counter[21]     ; clk_400hz:clk_400hz|clk_400hz       ; clk_50       ; clk_50      ; 1.000        ; -0.072     ; 3.446      ;
; -2.504 ; clock_100hz:clock_100hz|counter[3]  ; clock_100hz:clock_100hz|clk_100hz   ; clk_50       ; clk_50      ; 1.000        ; -0.070     ; 3.433      ;
; -2.499 ; clk_400hz:clk_400hz|counter[1]      ; clk_400hz:clk_400hz|clk_400hz       ; clk_50       ; clk_50      ; 1.000        ; -0.073     ; 3.425      ;
; -2.472 ; clk_400hz:clk_400hz|counter[3]      ; clk_400hz:clk_400hz|clk_400hz       ; clk_50       ; clk_50      ; 1.000        ; -0.073     ; 3.398      ;
; -2.469 ; clk_400hz:clk_400hz|counter[2]      ; clk_400hz:clk_400hz|clk_400hz       ; clk_50       ; clk_50      ; 1.000        ; -0.073     ; 3.395      ;
; -2.453 ; clock_100hz:clock_100hz|counter[16] ; clock_100hz:clock_100hz|clk_100hz   ; clk_50       ; clk_50      ; 1.000        ; -0.069     ; 3.383      ;
; -2.445 ; clock_100hz:clock_100hz|counter[11] ; clock_100hz:clock_100hz|clk_100hz   ; clk_50       ; clk_50      ; 1.000        ; -0.070     ; 3.374      ;
; -2.421 ; clock_100hz:clock_100hz|counter[6]  ; clock_100hz:clock_100hz|clk_100hz   ; clk_50       ; clk_50      ; 1.000        ; -0.070     ; 3.350      ;
; -2.413 ; clk_400hz:clk_400hz|counter[8]      ; clk_400hz:clk_400hz|clk_400hz       ; clk_50       ; clk_50      ; 1.000        ; -0.073     ; 3.339      ;
; -2.405 ; clk_400hz:clk_400hz|counter[24]     ; clk_400hz:clk_400hz|clk_400hz       ; clk_50       ; clk_50      ; 1.000        ; -0.072     ; 3.332      ;
; -2.403 ; clock_100hz:clock_100hz|counter[4]  ; clock_100hz:clock_100hz|clk_100hz   ; clk_50       ; clk_50      ; 1.000        ; -0.070     ; 3.332      ;
; -2.397 ; clock_100hz:clock_100hz|counter[21] ; clock_100hz:clock_100hz|clk_100hz   ; clk_50       ; clk_50      ; 1.000        ; -0.069     ; 3.327      ;
; -2.370 ; clock_100hz:clock_100hz|counter[5]  ; clock_100hz:clock_100hz|clk_100hz   ; clk_50       ; clk_50      ; 1.000        ; -0.070     ; 3.299      ;
; -2.353 ; clk_400hz:clk_400hz|counter[0]      ; clk_400hz:clk_400hz|clk_400hz       ; clk_50       ; clk_50      ; 1.000        ; -0.073     ; 3.279      ;
; -2.351 ; clock_100hz:clock_100hz|counter[17] ; clock_100hz:clock_100hz|clk_100hz   ; clk_50       ; clk_50      ; 1.000        ; -0.071     ; 3.279      ;
; -2.313 ; clk_400hz:clk_400hz|counter[11]     ; clk_400hz:clk_400hz|clk_400hz       ; clk_50       ; clk_50      ; 1.000        ; -0.073     ; 3.239      ;
; -2.288 ; clock_100hz:clock_100hz|counter[2]  ; clock_100hz:clock_100hz|clk_100hz   ; clk_50       ; clk_50      ; 1.000        ; -0.070     ; 3.217      ;
; -2.256 ; clock_100hz:clock_100hz|counter[24] ; clock_100hz:clock_100hz|clk_100hz   ; clk_50       ; clk_50      ; 1.000        ; -0.069     ; 3.186      ;
; -2.244 ; clock_100hz:clock_100hz|counter[20] ; clock_100hz:clock_100hz|clk_100hz   ; clk_50       ; clk_50      ; 1.000        ; -0.069     ; 3.174      ;
; -2.239 ; clk_400hz:clk_400hz|counter[19]     ; clk_400hz:clk_400hz|counter[13]     ; clk_50       ; clk_50      ; 1.000        ; -0.071     ; 3.167      ;
; -2.239 ; clk_400hz:clk_400hz|counter[19]     ; clk_400hz:clk_400hz|counter[15]     ; clk_50       ; clk_50      ; 1.000        ; -0.071     ; 3.167      ;
; -2.235 ; clk_400hz:clk_400hz|counter[10]     ; clk_400hz:clk_400hz|clk_400hz       ; clk_50       ; clk_50      ; 1.000        ; -0.071     ; 3.163      ;
; -2.233 ; clk_400hz:clk_400hz|counter[25]     ; clk_400hz:clk_400hz|clk_400hz       ; clk_50       ; clk_50      ; 1.000        ; -0.072     ; 3.160      ;
; -2.232 ; clk_400hz:clk_400hz|counter[17]     ; clk_400hz:clk_400hz|counter[13]     ; clk_50       ; clk_50      ; 1.000        ; -0.071     ; 3.160      ;
; -2.232 ; clk_400hz:clk_400hz|counter[17]     ; clk_400hz:clk_400hz|counter[15]     ; clk_50       ; clk_50      ; 1.000        ; -0.071     ; 3.160      ;
; -2.225 ; clock_100hz:clock_100hz|counter[12] ; clock_100hz:clock_100hz|clk_100hz   ; clk_50       ; clk_50      ; 1.000        ; -0.070     ; 3.154      ;
; -2.223 ; clock_100hz:clock_100hz|counter[25] ; clock_100hz:clock_100hz|clk_100hz   ; clk_50       ; clk_50      ; 1.000        ; -0.069     ; 3.153      ;
; -2.210 ; clk_400hz:clk_400hz|counter[16]     ; clk_400hz:clk_400hz|counter[13]     ; clk_50       ; clk_50      ; 1.000        ; -0.071     ; 3.138      ;
; -2.210 ; clk_400hz:clk_400hz|counter[16]     ; clk_400hz:clk_400hz|counter[15]     ; clk_50       ; clk_50      ; 1.000        ; -0.071     ; 3.138      ;
; -2.203 ; clk_400hz:clk_400hz|counter[14]     ; clk_400hz:clk_400hz|clk_400hz       ; clk_50       ; clk_50      ; 1.000        ; -0.071     ; 3.131      ;
; -2.194 ; clk_400hz:clk_400hz|counter[12]     ; clk_400hz:clk_400hz|clk_400hz       ; clk_50       ; clk_50      ; 1.000        ; -0.071     ; 3.122      ;
; -2.192 ; clock_100hz:clock_100hz|counter[8]  ; clock_100hz:clock_100hz|counter[5]  ; clk_50       ; clk_50      ; 1.000        ; -0.071     ; 3.120      ;
; -2.189 ; clk_400hz:clk_400hz|counter[1]      ; clock_100hz:clock_100hz|counter[5]  ; clk_50       ; clk_50      ; 1.000        ; -0.069     ; 3.119      ;
; -2.179 ; clock_100hz:clock_100hz|counter[10] ; clock_100hz:clock_100hz|counter[5]  ; clk_50       ; clk_50      ; 1.000        ; -0.071     ; 3.107      ;
; -2.172 ; clock_100hz:clock_100hz|counter[9]  ; clock_100hz:clock_100hz|counter[5]  ; clk_50       ; clk_50      ; 1.000        ; -0.071     ; 3.100      ;
; -2.169 ; clk_400hz:clk_400hz|counter[23]     ; clk_400hz:clk_400hz|counter[13]     ; clk_50       ; clk_50      ; 1.000        ; -0.071     ; 3.097      ;
; -2.169 ; clk_400hz:clk_400hz|counter[23]     ; clk_400hz:clk_400hz|counter[15]     ; clk_50       ; clk_50      ; 1.000        ; -0.071     ; 3.097      ;
; -2.167 ; clk_400hz:clk_400hz|counter[1]      ; clk_400hz:clk_400hz|counter[14]     ; clk_50       ; clk_50      ; 1.000        ; -0.073     ; 3.093      ;
; -2.144 ; clock_100hz:clock_100hz|counter[13] ; clock_100hz:clock_100hz|clk_100hz   ; clk_50       ; clk_50      ; 1.000        ; -0.071     ; 3.072      ;
; -2.133 ; clock_100hz:clock_100hz|counter[22] ; clock_100hz:clock_100hz|clk_100hz   ; clk_50       ; clk_50      ; 1.000        ; -0.069     ; 3.063      ;
; -2.092 ; clock_100hz:clock_100hz|counter[8]  ; clock_100hz:clock_100hz|counter[8]  ; clk_50       ; clk_50      ; 1.000        ; -0.071     ; 3.020      ;
; -2.092 ; clk_400hz:clk_400hz|counter[0]      ; clk_400hz:clk_400hz|counter[14]     ; clk_50       ; clk_50      ; 1.000        ; -0.073     ; 3.018      ;
; -2.089 ; clk_400hz:clk_400hz|counter[1]      ; clock_100hz:clock_100hz|counter[8]  ; clk_50       ; clk_50      ; 1.000        ; -0.069     ; 3.019      ;
; -2.085 ; clk_400hz:clk_400hz|counter[19]     ; clk_400hz:clk_400hz|counter[2]      ; clk_50       ; clk_50      ; 1.000        ; -0.070     ; 3.014      ;
; -2.085 ; clk_400hz:clk_400hz|counter[19]     ; clk_400hz:clk_400hz|counter[5]      ; clk_50       ; clk_50      ; 1.000        ; -0.070     ; 3.014      ;
; -2.079 ; clock_100hz:clock_100hz|counter[10] ; clock_100hz:clock_100hz|counter[8]  ; clk_50       ; clk_50      ; 1.000        ; -0.071     ; 3.007      ;
; -2.078 ; clk_400hz:clk_400hz|counter[17]     ; clk_400hz:clk_400hz|counter[2]      ; clk_50       ; clk_50      ; 1.000        ; -0.070     ; 3.007      ;
; -2.078 ; clk_400hz:clk_400hz|counter[17]     ; clk_400hz:clk_400hz|counter[5]      ; clk_50       ; clk_50      ; 1.000        ; -0.070     ; 3.007      ;
; -2.074 ; clk_400hz:clk_400hz|counter[0]      ; clock_100hz:clock_100hz|counter[5]  ; clk_50       ; clk_50      ; 1.000        ; -0.069     ; 3.004      ;
; -2.072 ; clock_100hz:clock_100hz|counter[9]  ; clock_100hz:clock_100hz|counter[8]  ; clk_50       ; clk_50      ; 1.000        ; -0.071     ; 3.000      ;
; -2.068 ; clk_400hz:clk_400hz|counter[19]     ; clk_400hz:clk_400hz|counter[14]     ; clk_50       ; clk_50      ; 1.000        ; -0.072     ; 2.995      ;
; -2.066 ; clk_400hz:clk_400hz|counter[19]     ; clk_400hz:clk_400hz|counter[10]     ; clk_50       ; clk_50      ; 1.000        ; -0.072     ; 2.993      ;
; -2.064 ; clock_100hz:clock_100hz|counter[7]  ; clock_100hz:clock_100hz|counter[5]  ; clk_50       ; clk_50      ; 1.000        ; -0.071     ; 2.992      ;
; -2.061 ; clk_400hz:clk_400hz|counter[17]     ; clk_400hz:clk_400hz|counter[14]     ; clk_50       ; clk_50      ; 1.000        ; -0.072     ; 2.988      ;
; -2.059 ; clk_400hz:clk_400hz|counter[17]     ; clk_400hz:clk_400hz|counter[10]     ; clk_50       ; clk_50      ; 1.000        ; -0.072     ; 2.986      ;
; -2.056 ; transmitter:uart_Tx|data[5]         ; transmitter:uart_Tx|Tx              ; clk_50       ; clk_50      ; 1.000        ; -0.431     ; 2.624      ;
; -2.056 ; clk_400hz:clk_400hz|counter[16]     ; clk_400hz:clk_400hz|counter[2]      ; clk_50       ; clk_50      ; 1.000        ; -0.070     ; 2.985      ;
; -2.056 ; clk_400hz:clk_400hz|counter[16]     ; clk_400hz:clk_400hz|counter[5]      ; clk_50       ; clk_50      ; 1.000        ; -0.070     ; 2.985      ;
; -2.048 ; clk_400hz:clk_400hz|counter[23]     ; clk_400hz:clk_400hz|counter[14]     ; clk_50       ; clk_50      ; 1.000        ; -0.072     ; 2.975      ;
; -2.046 ; clk_400hz:clk_400hz|counter[23]     ; clk_400hz:clk_400hz|counter[10]     ; clk_50       ; clk_50      ; 1.000        ; -0.072     ; 2.973      ;
; -2.039 ; clk_400hz:clk_400hz|counter[16]     ; clk_400hz:clk_400hz|counter[14]     ; clk_50       ; clk_50      ; 1.000        ; -0.072     ; 2.966      ;
; -2.037 ; clk_400hz:clk_400hz|counter[3]      ; clk_400hz:clk_400hz|counter[14]     ; clk_50       ; clk_50      ; 1.000        ; -0.073     ; 2.963      ;
; -2.037 ; clk_400hz:clk_400hz|counter[16]     ; clk_400hz:clk_400hz|counter[10]     ; clk_50       ; clk_50      ; 1.000        ; -0.072     ; 2.964      ;
; -2.030 ; clock_100hz:clock_100hz|counter[15] ; clock_100hz:clock_100hz|clk_100hz   ; clk_50       ; clk_50      ; 1.000        ; -0.071     ; 2.958      ;
; -2.025 ; clock_100hz:clock_100hz|counter[8]  ; clock_100hz:clock_100hz|counter[18] ; clk_50       ; clk_50      ; 1.000        ; -0.072     ; 2.952      ;
; -2.024 ; clock_100hz:clock_100hz|counter[8]  ; clock_100hz:clock_100hz|counter[16] ; clk_50       ; clk_50      ; 1.000        ; -0.072     ; 2.951      ;
; -2.022 ; clk_400hz:clk_400hz|counter[1]      ; clock_100hz:clock_100hz|counter[18] ; clk_50       ; clk_50      ; 1.000        ; -0.070     ; 2.951      ;
; -2.021 ; clk_400hz:clk_400hz|counter[1]      ; clock_100hz:clock_100hz|counter[16] ; clk_50       ; clk_50      ; 1.000        ; -0.070     ; 2.950      ;
; -2.015 ; clk_400hz:clk_400hz|counter[23]     ; clk_400hz:clk_400hz|counter[2]      ; clk_50       ; clk_50      ; 1.000        ; -0.070     ; 2.944      ;
; -2.015 ; clk_400hz:clk_400hz|counter[23]     ; clk_400hz:clk_400hz|counter[5]      ; clk_50       ; clk_50      ; 1.000        ; -0.070     ; 2.944      ;
; -2.012 ; clock_100hz:clock_100hz|counter[10] ; clock_100hz:clock_100hz|counter[18] ; clk_50       ; clk_50      ; 1.000        ; -0.072     ; 2.939      ;
; -2.011 ; clock_100hz:clock_100hz|counter[10] ; clock_100hz:clock_100hz|counter[16] ; clk_50       ; clk_50      ; 1.000        ; -0.072     ; 2.938      ;
; -2.006 ; clock_100hz:clock_100hz|counter[18] ; clock_100hz:clock_100hz|counter[5]  ; clk_50       ; clk_50      ; 1.000        ; -0.070     ; 2.935      ;
; -2.005 ; clock_100hz:clock_100hz|counter[9]  ; clock_100hz:clock_100hz|counter[18] ; clk_50       ; clk_50      ; 1.000        ; -0.072     ; 2.932      ;
; -2.004 ; clock_100hz:clock_100hz|counter[9]  ; clock_100hz:clock_100hz|counter[16] ; clk_50       ; clk_50      ; 1.000        ; -0.072     ; 2.931      ;
; -2.002 ; clock_100hz:clock_100hz|counter[23] ; clock_100hz:clock_100hz|counter[5]  ; clk_50       ; clk_50      ; 1.000        ; -0.070     ; 2.931      ;
+--------+-------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clr'                                                                                                               ;
+--------+-----------------+---------------------------+-----------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node       ; To Node                   ; Launch Clock                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------+---------------------------+-----------------------------------+-------------+--------------+------------+------------+
; -2.900 ; lfsr:lfsr|q[13] ; lfsr:lfsr|data_out[20]~61 ; clock_100hz:clock_100hz|clk_100hz ; clr         ; 0.500        ; -1.769     ; 0.682      ;
; -2.786 ; lfsr:lfsr|q[12] ; lfsr:lfsr|data_out[19]~49 ; clock_100hz:clock_100hz|clk_100hz ; clr         ; 0.500        ; -1.695     ; 0.658      ;
; -2.467 ; lfsr:lfsr|q[10] ; lfsr:lfsr|data_out[17]~21 ; clock_100hz:clock_100hz|clk_100hz ; clr         ; 0.500        ; -1.322     ; 0.693      ;
; -2.451 ; lfsr:lfsr|q[11] ; lfsr:lfsr|data_out[18]~9  ; clock_100hz:clock_100hz|clk_100hz ; clr         ; 0.500        ; -1.322     ; 0.684      ;
; -2.418 ; lfsr:lfsr|q[9]  ; lfsr:lfsr|data_out[16]~33 ; clock_100hz:clock_100hz|clk_100hz ; clr         ; 0.500        ; -1.323     ; 0.642      ;
; -2.401 ; lfsr:lfsr|q[4]  ; lfsr:lfsr|data_out[8]~29  ; clock_100hz:clock_100hz|clk_100hz ; clr         ; 0.500        ; -1.319     ; 0.639      ;
; -2.399 ; lfsr:lfsr|q[6]  ; lfsr:lfsr|data_out[10]~5  ; clock_100hz:clock_100hz|clk_100hz ; clr         ; 0.500        ; -1.272     ; 0.677      ;
; -2.393 ; lfsr:lfsr|q[5]  ; lfsr:lfsr|data_out[9]~17  ; clock_100hz:clock_100hz|clk_100hz ; clr         ; 0.500        ; -1.271     ; 0.662      ;
; -2.378 ; lfsr:lfsr|q[0]  ; lfsr:lfsr|data_out[1]~13  ; clock_100hz:clock_100hz|clk_100hz ; clr         ; 0.500        ; -1.252     ; 0.676      ;
; -2.378 ; lfsr:lfsr|q[2]  ; lfsr:lfsr|data_out[3]~41  ; clock_100hz:clock_100hz|clk_100hz ; clr         ; 0.500        ; -1.256     ; 0.666      ;
; -2.369 ; lfsr:lfsr|q[15] ; lfsr:lfsr|data_out[25]~25 ; clock_100hz:clock_100hz|clk_100hz ; clr         ; 0.500        ; -1.216     ; 0.696      ;
; -2.363 ; lfsr:lfsr|q[7]  ; lfsr:lfsr|data_out[11]~45 ; clock_100hz:clock_100hz|clk_100hz ; clr         ; 0.500        ; -1.216     ; 0.691      ;
; -2.346 ; lfsr:lfsr|q[1]  ; lfsr:lfsr|data_out[2]~1   ; clock_100hz:clock_100hz|clk_100hz ; clr         ; 0.500        ; -1.253     ; 0.638      ;
; -2.345 ; lfsr:lfsr|q[3]  ; lfsr:lfsr|data_out[4]~53  ; clock_100hz:clock_100hz|clk_100hz ; clr         ; 0.500        ; -1.255     ; 0.639      ;
; -2.333 ; lfsr:lfsr|q[14] ; lfsr:lfsr|data_out[24]~37 ; clock_100hz:clock_100hz|clk_100hz ; clr         ; 0.500        ; -1.215     ; 0.668      ;
; -2.313 ; lfsr:lfsr|q[8]  ; lfsr:lfsr|data_out[12]~57 ; clock_100hz:clock_100hz|clk_100hz ; clr         ; 0.500        ; -1.215     ; 0.658      ;
+--------+-----------------+---------------------------+-----------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk_400hz:clk_400hz|clk_400hz'                                                                                                                                                                                                                                                                                                                                                             ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                          ; To Node                                                                                                                                          ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; -2.697 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[4]                                                ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.070     ; 3.626      ;
; -2.697 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[1]                                                ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.070     ; 3.626      ;
; -2.697 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[0]                                                ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.070     ; 3.626      ;
; -2.697 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[7]                                                ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.070     ; 3.626      ;
; -2.697 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[6]                                                ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.070     ; 3.626      ;
; -2.697 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[8]                                                ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.070     ; 3.626      ;
; -2.697 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[9]                                                ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.070     ; 3.626      ;
; -2.673 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[8]                  ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.075     ; 3.597      ;
; -2.671 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[9]                  ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.075     ; 3.595      ;
; -2.633 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit0                          ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.075     ; 3.557      ;
; -2.633 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1                          ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.075     ; 3.557      ;
; -2.633 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[2]                                                ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.075     ; 3.557      ;
; -2.633 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[3]                                                ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.075     ; 3.557      ;
; -2.633 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[5]                                                ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.075     ; 3.557      ;
; -2.566 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[4]                           ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.174      ; 3.671      ;
; -2.566 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[5]                           ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.174      ; 3.671      ;
; -2.566 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[6]                           ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.174      ; 3.671      ;
; -2.566 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[7]                           ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.174      ; 3.671      ;
; -2.559 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[0]                           ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.168      ; 3.658      ;
; -2.559 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[1]                           ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.168      ; 3.658      ;
; -2.559 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[2]                           ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.168      ; 3.658      ;
; -2.559 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[3]                           ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.168      ; 3.658      ;
; -2.557 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[5]                  ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.070     ; 3.486      ;
; -2.550 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[4]                                                ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.070     ; 3.479      ;
; -2.550 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[1]                                                ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.070     ; 3.479      ;
; -2.550 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[0]                                                ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.070     ; 3.479      ;
; -2.550 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[7]                                                ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.070     ; 3.479      ;
; -2.550 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[6]                                                ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.070     ; 3.479      ;
; -2.550 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[8]                                                ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.070     ; 3.479      ;
; -2.550 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[9]                                                ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.070     ; 3.479      ;
; -2.526 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[8]                  ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.075     ; 3.450      ;
; -2.524 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[9]                  ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.075     ; 3.448      ;
; -2.486 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit0                          ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.075     ; 3.410      ;
; -2.486 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1                          ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.075     ; 3.410      ;
; -2.486 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[2]                                                ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.075     ; 3.410      ;
; -2.486 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[3]                                                ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.075     ; 3.410      ;
; -2.486 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[5]                                                ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.075     ; 3.410      ;
; -2.456 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~portb_address_reg0 ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.173      ; 3.659      ;
; -2.455 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[0]                  ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.075     ; 3.379      ;
; -2.455 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|parity5                       ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.075     ; 3.379      ;
; -2.455 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|sub_parity6a2                 ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.075     ; 3.379      ;
; -2.455 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|sub_parity6a1                 ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.075     ; 3.379      ;
; -2.455 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|sub_parity6a0                 ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.075     ; 3.379      ;
; -2.439 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~portb_address_reg0 ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.179      ; 3.648      ;
; -2.419 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[4]                           ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.174      ; 3.524      ;
; -2.419 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[5]                           ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.174      ; 3.524      ;
; -2.419 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[6]                           ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.174      ; 3.524      ;
; -2.419 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[7]                           ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.174      ; 3.524      ;
; -2.412 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[8]                  ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.070     ; 3.341      ;
; -2.412 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[0]                           ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.168      ; 3.511      ;
; -2.412 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[1]                           ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.168      ; 3.511      ;
; -2.412 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[2]                           ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.168      ; 3.511      ;
; -2.412 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[3]                           ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.168      ; 3.511      ;
; -2.411 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[9]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[4]                                                ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.070     ; 3.340      ;
; -2.411 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[9]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[1]                                                ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.070     ; 3.340      ;
; -2.411 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[9]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[0]                                                ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.070     ; 3.340      ;
; -2.411 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[9]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[7]                                                ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.070     ; 3.340      ;
; -2.411 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[9]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[6]                                                ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.070     ; 3.340      ;
; -2.411 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[9]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[8]                                                ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.070     ; 3.340      ;
; -2.411 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[9]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[9]                                                ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.070     ; 3.340      ;
; -2.410 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[5]                  ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.070     ; 3.339      ;
; -2.409 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[9]                  ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.070     ; 3.338      ;
; -2.395 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[8]                  ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.075     ; 3.319      ;
; -2.393 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[9]                  ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.075     ; 3.317      ;
; -2.387 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[9]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[8]                  ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.075     ; 3.311      ;
; -2.385 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[9]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[9]                  ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.075     ; 3.309      ;
; -2.378 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit0                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[8]                  ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.070     ; 3.307      ;
; -2.377 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[4]                                                ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.070     ; 3.306      ;
; -2.377 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[1]                                                ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.070     ; 3.306      ;
; -2.377 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[0]                                                ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.070     ; 3.306      ;
; -2.377 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[7]                                                ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.070     ; 3.306      ;
; -2.377 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[6]                                                ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.070     ; 3.306      ;
; -2.377 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[8]                                                ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.070     ; 3.306      ;
; -2.377 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[9]                                                ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.070     ; 3.306      ;
; -2.376 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit0                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[9]                  ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.070     ; 3.305      ;
; -2.347 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[9]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit0                          ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.075     ; 3.271      ;
; -2.347 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[9]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1                          ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.075     ; 3.271      ;
; -2.347 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[9]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[2]                                                ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.075     ; 3.271      ;
; -2.347 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[9]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[3]                                                ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.075     ; 3.271      ;
; -2.347 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[9]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[5]                                                ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.075     ; 3.271      ;
; -2.336 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[4]                                                ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.065     ; 3.270      ;
; -2.336 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[1]                                                ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.065     ; 3.270      ;
; -2.336 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[0]                                                ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.065     ; 3.270      ;
; -2.336 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[7]                                                ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.065     ; 3.270      ;
; -2.336 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[6]                                                ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.065     ; 3.270      ;
; -2.336 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[8]                                                ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.065     ; 3.270      ;
; -2.336 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[9]                                                ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.065     ; 3.270      ;
; -2.332 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[7]                  ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.075     ; 3.256      ;
; -2.330 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[6]                  ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.075     ; 3.254      ;
; -2.329 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[1] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[8]                  ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.075     ; 3.253      ;
; -2.327 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[1] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[9]                  ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.075     ; 3.251      ;
; -2.319 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[2]                  ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.075     ; 3.243      ;
; -2.313 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit0                          ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.075     ; 3.237      ;
; -2.313 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1                          ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.075     ; 3.237      ;
; -2.313 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[2]                                                ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.075     ; 3.237      ;
; -2.313 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[3]                                                ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.075     ; 3.237      ;
; -2.313 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[5]                                                ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.075     ; 3.237      ;
; -2.312 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[8]                  ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.070     ; 3.241      ;
; -2.311 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[1] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[4]                                                ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.070     ; 3.240      ;
; -2.311 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[1] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[1]                                                ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.070     ; 3.240      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clock_100hz:clock_100hz|clk_100hz'                                                                                                                                                                                                                                                                                                                                                                 ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                          ; To Node                                                                                                                                          ; Launch Clock                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; -2.512 ; lfsr:lfsr|q[0]                                                                                                                                     ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.249      ; 3.791      ;
; -2.437 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.244      ; 3.711      ;
; -2.437 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_address_reg0 ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.239      ; 3.706      ;
; -2.437 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_we_reg       ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.239      ; 3.706      ;
; -2.411 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[9]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.244      ; 3.685      ;
; -2.411 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[9]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_address_reg0 ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.239      ; 3.680      ;
; -2.411 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[9]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_we_reg       ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.239      ; 3.680      ;
; -2.405 ; lfsr:lfsr|q[14]                                                                                                                                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.234      ; 3.669      ;
; -2.405 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.244      ; 3.679      ;
; -2.405 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_address_reg0 ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.239      ; 3.674      ;
; -2.405 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_we_reg       ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.239      ; 3.674      ;
; -2.388 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[9] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.244      ; 3.662      ;
; -2.388 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[9] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_address_reg0 ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.239      ; 3.657      ;
; -2.388 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[9] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_we_reg       ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.239      ; 3.657      ;
; -2.374 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[4] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.244      ; 3.648      ;
; -2.374 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[4] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_address_reg0 ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.239      ; 3.643      ;
; -2.374 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[4] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_we_reg       ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.239      ; 3.643      ;
; -2.325 ; lfsr:lfsr|q[6]                                                                                                                                     ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.248      ; 3.603      ;
; -2.299 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.244      ; 3.573      ;
; -2.299 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_address_reg0 ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.239      ; 3.568      ;
; -2.299 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_we_reg       ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.239      ; 3.568      ;
; -2.282 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[2]                                                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.071     ; 3.210      ;
; -2.282 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[3]                                                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.071     ; 3.210      ;
; -2.282 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[7]                                                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.071     ; 3.210      ;
; -2.282 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[6]                                                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.071     ; 3.210      ;
; -2.282 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[4]                                                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.071     ; 3.210      ;
; -2.282 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[5]                                                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.071     ; 3.210      ;
; -2.282 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[8]                                                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.071     ; 3.210      ;
; -2.282 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[9]                                                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.071     ; 3.210      ;
; -2.269 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.244      ; 3.543      ;
; -2.269 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_address_reg0 ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.239      ; 3.538      ;
; -2.269 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_we_reg       ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.239      ; 3.538      ;
; -2.259 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[3]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.244      ; 3.533      ;
; -2.259 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[3]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_address_reg0 ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.239      ; 3.528      ;
; -2.259 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[3]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_we_reg       ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.239      ; 3.528      ;
; -2.256 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[9]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[2]                                                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.071     ; 3.184      ;
; -2.256 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[9]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[3]                                                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.071     ; 3.184      ;
; -2.256 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[9]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[7]                                                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.071     ; 3.184      ;
; -2.256 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[9]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[6]                                                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.071     ; 3.184      ;
; -2.256 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[9]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[4]                                                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.071     ; 3.184      ;
; -2.256 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[9]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[5]                                                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.071     ; 3.184      ;
; -2.256 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[9]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[8]                                                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.071     ; 3.184      ;
; -2.256 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[9]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[9]                                                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.071     ; 3.184      ;
; -2.251 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a8                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.273      ; 3.523      ;
; -2.250 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[2]                                                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.071     ; 3.178      ;
; -2.250 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[3]                                                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.071     ; 3.178      ;
; -2.250 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[7]                                                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.071     ; 3.178      ;
; -2.250 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[6]                                                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.071     ; 3.178      ;
; -2.250 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[4]                                                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.071     ; 3.178      ;
; -2.250 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[5]                                                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.071     ; 3.178      ;
; -2.250 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[8]                                                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.071     ; 3.178      ;
; -2.250 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[9]                                                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.071     ; 3.178      ;
; -2.247 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a9                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.273      ; 3.519      ;
; -2.240 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[0] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.244      ; 3.514      ;
; -2.240 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[0] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_address_reg0 ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.239      ; 3.509      ;
; -2.240 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[0] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_we_reg       ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.239      ; 3.509      ;
; -2.233 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[9] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[2]                                                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.071     ; 3.161      ;
; -2.233 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[9] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[3]                                                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.071     ; 3.161      ;
; -2.233 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[9] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[7]                                                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.071     ; 3.161      ;
; -2.233 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[9] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[6]                                                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.071     ; 3.161      ;
; -2.233 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[9] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[4]                                                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.071     ; 3.161      ;
; -2.233 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[9] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[5]                                                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.071     ; 3.161      ;
; -2.233 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[9] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[8]                                                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.071     ; 3.161      ;
; -2.233 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[9] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[9]                                                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.071     ; 3.161      ;
; -2.225 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[9]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a8                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.273      ; 3.497      ;
; -2.221 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[9]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a9                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.273      ; 3.493      ;
; -2.219 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a8                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.273      ; 3.491      ;
; -2.219 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[4] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[2]                                                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.071     ; 3.147      ;
; -2.219 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[4] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[3]                                                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.071     ; 3.147      ;
; -2.219 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[4] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[7]                                                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.071     ; 3.147      ;
; -2.219 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[4] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[6]                                                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.071     ; 3.147      ;
; -2.219 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[4] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[4]                                                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.071     ; 3.147      ;
; -2.219 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[4] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[5]                                                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.071     ; 3.147      ;
; -2.219 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[4] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[8]                                                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.071     ; 3.147      ;
; -2.219 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[4] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[9]                                                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.071     ; 3.147      ;
; -2.215 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a9                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.273      ; 3.487      ;
; -2.214 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[0]                                                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.070     ; 3.143      ;
; -2.214 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[1]                                                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.070     ; 3.143      ;
; -2.214 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a0                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.070     ; 3.143      ;
; -2.214 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|parity9                       ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.070     ; 3.143      ;
; -2.214 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|sub_parity10a[1]              ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.070     ; 3.143      ;
; -2.214 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|sub_parity10a[0]              ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.070     ; 3.143      ;
; -2.214 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|sub_parity10a[2]              ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.070     ; 3.143      ;
; -2.202 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[9] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a8                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.273      ; 3.474      ;
; -2.198 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[9] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a9                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.273      ; 3.470      ;
; -2.188 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[4] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a8                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.273      ; 3.460      ;
; -2.188 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[9]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[0]                                                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.070     ; 3.117      ;
; -2.188 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[9]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[1]                                                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.070     ; 3.117      ;
; -2.188 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[9]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a0                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.070     ; 3.117      ;
; -2.188 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[9]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|parity9                       ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.070     ; 3.117      ;
; -2.188 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[9]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|sub_parity10a[1]              ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.070     ; 3.117      ;
; -2.188 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[9]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|sub_parity10a[0]              ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.070     ; 3.117      ;
; -2.188 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[9]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|sub_parity10a[2]              ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.070     ; 3.117      ;
; -2.186 ; lfsr:lfsr|q[9]                                                                                                                                     ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.234      ; 3.450      ;
; -2.185 ; lfsr:lfsr|q[13]                                                                                                                                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.191      ; 3.406      ;
; -2.184 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[4] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a9                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.273      ; 3.456      ;
; -2.182 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[0]                                                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.070     ; 3.111      ;
; -2.182 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[1]                                                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.070     ; 3.111      ;
; -2.182 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a0                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.070     ; 3.111      ;
; -2.182 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|parity9                       ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.070     ; 3.111      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clock_100hz:clock_100hz|clk_100hz'                                                                                                                                                                                                                                                                                                                                                                    ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                          ; To Node                                                                                                                                            ; Launch Clock                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; -0.094 ; lfsr:lfsr|data_out[20]~61                                                                                                                          ; lfsr:lfsr|data_out[20]~_emulated                                                                                                                   ; clr                               ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 1.769      ; 1.376      ;
; 0.011  ; lfsr:lfsr|data_out[19]~49                                                                                                                          ; lfsr:lfsr|data_out[19]~_emulated                                                                                                                   ; clr                               ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 1.695      ; 1.407      ;
; 0.075  ; lfsr:lfsr|data_out[10]~5                                                                                                                           ; lfsr:lfsr|data_out[10]~_emulated                                                                                                                   ; clr                               ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 1.272      ; 1.048      ;
; 0.085  ; lfsr:lfsr|data_out[17]~21                                                                                                                          ; lfsr:lfsr|data_out[17]~_emulated                                                                                                                   ; clr                               ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 1.322      ; 1.108      ;
; 0.098  ; lfsr:lfsr|data_out[2]~1                                                                                                                            ; lfsr:lfsr|data_out[2]~_emulated                                                                                                                    ; clr                               ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 1.253      ; 1.052      ;
; 0.108  ; lfsr:lfsr|data_out[9]~17                                                                                                                           ; lfsr:lfsr|data_out[9]~_emulated                                                                                                                    ; clr                               ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 1.271      ; 1.080      ;
; 0.113  ; lfsr:lfsr|data_out[4]~53                                                                                                                           ; lfsr:lfsr|data_out[4]~_emulated                                                                                                                    ; clr                               ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 1.255      ; 1.069      ;
; 0.115  ; lfsr:lfsr|data_out[3]~41                                                                                                                           ; lfsr:lfsr|data_out[3]~_emulated                                                                                                                    ; clr                               ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 1.256      ; 1.072      ;
; 0.134  ; lfsr:lfsr|data_out[1]~13                                                                                                                           ; lfsr:lfsr|data_out[1]~_emulated                                                                                                                    ; clr                               ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 1.252      ; 1.087      ;
; 0.153  ; lfsr:lfsr|data_out[16]~33                                                                                                                          ; lfsr:lfsr|data_out[16]~_emulated                                                                                                                   ; clr                               ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 1.323      ; 1.177      ;
; 0.184  ; lfsr:lfsr|data_out[18]~9                                                                                                                           ; lfsr:lfsr|data_out[18]~_emulated                                                                                                                   ; clr                               ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 1.322      ; 1.207      ;
; 0.197  ; lfsr:lfsr|data_out[8]~29                                                                                                                           ; lfsr:lfsr|data_out[8]~_emulated                                                                                                                    ; clr                               ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 1.319      ; 1.217      ;
; 0.208  ; lfsr:lfsr|data_out[25]~25                                                                                                                          ; lfsr:lfsr|data_out[25]~_emulated                                                                                                                   ; clr                               ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 1.216      ; 1.125      ;
; 0.208  ; lfsr:lfsr|data_out[11]~45                                                                                                                          ; lfsr:lfsr|data_out[11]~_emulated                                                                                                                   ; clr                               ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 1.216      ; 1.125      ;
; 0.255  ; lfsr:lfsr|data_out[24]~37                                                                                                                          ; lfsr:lfsr|data_out[24]~_emulated                                                                                                                   ; clr                               ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 1.215      ; 1.171      ;
; 0.301  ; lfsr:lfsr|data_out[12]~57                                                                                                                          ; lfsr:lfsr|data_out[12]~_emulated                                                                                                                   ; clr                               ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 1.215      ; 1.217      ;
; 0.341  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a5                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a5                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.085      ; 0.597      ;
; 0.341  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a3                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a3                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.085      ; 0.597      ;
; 0.341  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a4                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a4                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.085      ; 0.597      ;
; 0.341  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a6                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a6                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.085      ; 0.597      ;
; 0.341  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a7                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a7                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.085      ; 0.597      ;
; 0.341  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a8                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a8                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.085      ; 0.597      ;
; 0.341  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a9                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a9                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.085      ; 0.597      ;
; 0.355  ; lfsr:lfsr|q[15]                                                                                                                                    ; lfsr:lfsr|q[15]                                                                                                                                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.071      ; 0.597      ;
; 0.356  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a2                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a2                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.070      ; 0.597      ;
; 0.356  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a0                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a0                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.070      ; 0.597      ;
; 0.356  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a1                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a1                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.070      ; 0.597      ;
; 0.374  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[3]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_address_reg0   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.388      ; 0.963      ;
; 0.375  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_address_reg0   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.388      ; 0.964      ;
; 0.380  ; clr                                                                                                                                                ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_datain_reg0    ; clr                               ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 3.735      ; 4.346      ;
; 0.381  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_address_reg0   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.388      ; 0.970      ;
; 0.385  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|sub_parity10a[1]                ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|parity9                         ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.070      ; 0.626      ;
; 0.389  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_address_reg0   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.382      ; 0.972      ;
; 0.390  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_address_reg0   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.387      ; 0.978      ;
; 0.392  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_address_reg0   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.382      ; 0.975      ;
; 0.397  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[2] ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.070      ; 0.638      ;
; 0.410  ; lfsr:lfsr|q[0]                                                                                                                                     ; lfsr:lfsr|data_out[1]~_emulated                                                                                                                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.070      ; 0.651      ;
; 0.415  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_address_reg0   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.387      ; 1.003      ;
; 0.415  ; clr                                                                                                                                                ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_datain_reg0    ; clr                               ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 3.729      ; 4.375      ;
; 0.416  ; lfsr:lfsr|q[8]                                                                                                                                     ; lfsr:lfsr|q[7]                                                                                                                                     ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.071      ; 0.658      ;
; 0.421  ; lfsr:lfsr|q[2]                                                                                                                                     ; lfsr:lfsr|data_out[3]~_emulated                                                                                                                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.070      ; 0.662      ;
; 0.421  ; lfsr:lfsr|q[15]                                                                                                                                    ; lfsr:lfsr|data_out[25]~_emulated                                                                                                                   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.071      ; 0.663      ;
; 0.422  ; lfsr:lfsr|q[10]                                                                                                                                    ; lfsr:lfsr|data_out[17]~_emulated                                                                                                                   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.070      ; 0.663      ;
; 0.422  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_address_reg0   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.382      ; 1.005      ;
; 0.422  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a0                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|sub_parity10a[0]                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.070      ; 0.663      ;
; 0.422  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a0                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a1                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.070      ; 0.663      ;
; 0.423  ; lfsr:lfsr|q[15]                                                                                                                                    ; lfsr:lfsr|q[14]                                                                                                                                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.071      ; 0.665      ;
; 0.423  ; lfsr:lfsr|q[10]                                                                                                                                    ; lfsr:lfsr|q[9]                                                                                                                                     ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.070      ; 0.664      ;
; 0.423  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a0                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[0]                                                  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.070      ; 0.664      ;
; 0.428  ; lfsr:lfsr|q[14]                                                                                                                                    ; lfsr:lfsr|data_out[24]~_emulated                                                                                                                   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.071      ; 0.670      ;
; 0.441  ; lfsr:lfsr|q[2]                                                                                                                                     ; lfsr:lfsr|q[1]                                                                                                                                     ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.070      ; 0.682      ;
; 0.497  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[0]                                          ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.428      ; 1.096      ;
; 0.528  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a1                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|sub_parity10a[0]                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.070      ; 0.769      ;
; 0.543  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a1                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[1]                                                  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.070      ; 0.784      ;
; 0.594  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a5                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a7                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.085      ; 0.850      ;
; 0.599  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a7                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a8                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.085      ; 0.855      ;
; 0.602  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a7                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a9                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.085      ; 0.858      ;
; 0.604  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|sub_parity10a[0]                ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|parity9                         ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.070      ; 0.845      ;
; 0.606  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|parity9                         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a0                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.070      ; 0.847      ;
; 0.607  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|sub_parity10a[2]                ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|parity9                         ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.070      ; 0.848      ;
; 0.617  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a6                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a7                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.085      ; 0.873      ;
; 0.619  ; lfsr:lfsr|q[7]                                                                                                                                     ; lfsr:lfsr|data_out[11]~_emulated                                                                                                                   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.071      ; 0.861      ;
; 0.621  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a1                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a2                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.070      ; 0.862      ;
; 0.629  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a2                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|sub_parity10a[0]                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.070      ; 0.870      ;
; 0.648  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|parity9                         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a1                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.070      ; 0.889      ;
; 0.649  ; lfsr:lfsr|data_out[20]~61                                                                                                                          ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_datain_reg0    ; clr                               ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 2.032      ; 2.412      ;
; 0.657  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_address_reg0   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.381      ; 1.239      ;
; 0.658  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_address_reg0   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.381      ; 1.240      ;
; 0.662  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_address_reg0   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.388      ; 1.251      ;
; 0.700  ; lfsr:lfsr|q[3]                                                                                                                                     ; lfsr:lfsr|data_out[4]~_emulated                                                                                                                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.070      ; 0.941      ;
; 0.709  ; lfsr:lfsr|q[13]                                                                                                                                    ; lfsr:lfsr|q[12]                                                                                                                                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.073      ; 0.953      ;
; 0.712  ; lfsr:lfsr|q[3]                                                                                                                                     ; lfsr:lfsr|q[2]                                                                                                                                     ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.070      ; 0.953      ;
; 0.718  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a2                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a3                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.428      ; 1.317      ;
; 0.726  ; lfsr:lfsr|q[1]                                                                                                                                     ; lfsr:lfsr|q[0]                                                                                                                                     ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.070      ; 0.967      ;
; 0.728  ; lfsr:lfsr|data_out[1]~13                                                                                                                           ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_datain_reg0    ; clr                               ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 1.573      ; 2.032      ;
; 0.730  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a2                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a4                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.428      ; 1.329      ;
; 0.762  ; lfsr:lfsr|q[11]                                                                                                                                    ; lfsr:lfsr|q[10]                                                                                                                                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.070      ; 1.003      ;
; 0.768  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a5                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a6                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.085      ; 1.024      ;
; 0.773  ; lfsr:lfsr|data_out[18]~9                                                                                                                           ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_datain_reg0    ; clr                               ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 1.628      ; 2.132      ;
; 0.777  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a3                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a4                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.085      ; 1.033      ;
; 0.786  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a2                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[2]                                                  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.070      ; 1.027      ;
; 0.788  ; lfsr:lfsr|q[12]                                                                                                                                    ; lfsr:lfsr|data_out[19]~_emulated                                                                                                                   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.073      ; 1.032      ;
; 0.793  ; lfsr:lfsr|data_out[4]~53                                                                                                                           ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_datain_reg0    ; clr                               ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 1.582      ; 2.106      ;
; 0.793  ; lfsr:lfsr|data_out[17]~21                                                                                                                          ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_datain_reg0    ; clr                               ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 1.628      ; 2.152      ;
; 0.802  ; lfsr:lfsr|q[13]                                                                                                                                    ; lfsr:lfsr|data_out[20]~_emulated                                                                                                                   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.073      ; 1.046      ;
; 0.817  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[4] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[4] ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.062      ; 1.050      ;
; 0.818  ; lfsr:lfsr|q[5]                                                                                                                                     ; lfsr:lfsr|data_out[9]~_emulated                                                                                                                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.070      ; 1.059      ;
; 0.818  ; lfsr:lfsr|data_out[10]~5                                                                                                                           ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_datain_reg0    ; clr                               ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 1.592      ; 2.141      ;
; 0.826  ; clr                                                                                                                                                ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_datain_reg0    ; clr                               ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 3.735      ; 4.292      ;
; 0.828  ; lfsr:lfsr|data_out[2]~1                                                                                                                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_datain_reg0    ; clr                               ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 1.574      ; 2.133      ;
; 0.829  ; lfsr:lfsr|q[1]                                                                                                                                     ; lfsr:lfsr|data_out[2]~_emulated                                                                                                                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.070      ; 1.070      ;
; 0.830  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[0] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[0] ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.062      ; 1.063      ;
; 0.836  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[9] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[9] ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.062      ; 1.069      ;
; 0.848  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_address_reg0   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.388      ; 1.437      ;
; 0.864  ; lfsr:lfsr|q[4]                                                                                                                                     ; lfsr:lfsr|q[3]                                                                                                                                     ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.055      ; 1.090      ;
; 0.886  ; lfsr:lfsr|data_out[19]~49                                                                                                                          ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_datain_reg0    ; clr                               ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 1.952      ; 2.569      ;
; 0.889  ; clr                                                                                                                                                ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_datain_reg0    ; clr                               ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 3.729      ; 4.349      ;
; 0.901  ; lfsr:lfsr|q[9]                                                                                                                                     ; lfsr:lfsr|data_out[16]~_emulated                                                                                                                   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.070      ; 1.142      ;
; 0.909  ; lfsr:lfsr|data_out[3]~41                                                                                                                           ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_datain_reg0    ; clr                               ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 1.577      ; 2.217      ;
; 0.919  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a4                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a5                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.085      ; 1.175      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk_50'                                                                                                                                                  ;
+-------+-----------------------------------------+-----------------------------------------+-----------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                               ; To Node                                 ; Launch Clock                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------+-----------------------------------------+-----------------------------------+-------------+--------------+------------+------------+
; 0.352 ; baudrate:uart_baud|tx_acc[8]            ; baudrate:uart_baud|tx_acc[8]            ; clk_50                            ; clk_50      ; 0.000        ; 0.085      ; 0.608      ;
; 0.356 ; transmitter:uart_Tx|state.TX_STATE_DATA ; transmitter:uart_Tx|state.TX_STATE_DATA ; clk_50                            ; clk_50      ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; transmitter:uart_Tx|bit_pos[2]          ; transmitter:uart_Tx|bit_pos[2]          ; clk_50                            ; clk_50      ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; transmitter:uart_Tx|state.TX_STATE_STOP ; transmitter:uart_Tx|state.TX_STATE_STOP ; clk_50                            ; clk_50      ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; transmitter:uart_Tx|state.TX_STATE_IDLE ; transmitter:uart_Tx|state.TX_STATE_IDLE ; clk_50                            ; clk_50      ; 0.000        ; 0.070      ; 0.597      ;
; 0.357 ; transmitter:uart_Tx|bit_pos[0]          ; transmitter:uart_Tx|bit_pos[0]          ; clk_50                            ; clk_50      ; 0.000        ; 0.069      ; 0.597      ;
; 0.357 ; transmitter:uart_Tx|bit_pos[1]          ; transmitter:uart_Tx|bit_pos[1]          ; clk_50                            ; clk_50      ; 0.000        ; 0.069      ; 0.597      ;
; 0.401 ; clock_100hz:clock_100hz|counter[25]     ; clock_100hz:clock_100hz|counter[25]     ; clk_50                            ; clk_50      ; 0.000        ; 0.071      ; 0.643      ;
; 0.401 ; clk_400hz:clk_400hz|counter[25]         ; clk_400hz:clk_400hz|counter[25]         ; clk_50                            ; clk_50      ; 0.000        ; 0.071      ; 0.643      ;
; 0.586 ; clock_100hz:clock_100hz|counter[10]     ; clock_100hz:clock_100hz|counter[10]     ; clk_50                            ; clk_50      ; 0.000        ; 0.071      ; 0.828      ;
; 0.587 ; clock_100hz:clock_100hz|counter[2]      ; clock_100hz:clock_100hz|counter[2]      ; clk_50                            ; clk_50      ; 0.000        ; 0.071      ; 0.829      ;
; 0.588 ; clk_400hz:clk_400hz|clk_400hz           ; clk_400hz:clk_400hz|clk_400hz           ; clk_400hz:clk_400hz|clk_400hz     ; clk_50      ; 0.000        ; 2.763      ; 3.765      ;
; 0.588 ; clk_400hz:clk_400hz|counter[18]         ; clk_400hz:clk_400hz|counter[18]         ; clk_50                            ; clk_50      ; 0.000        ; 0.071      ; 0.830      ;
; 0.589 ; clock_100hz:clock_100hz|counter[3]      ; clock_100hz:clock_100hz|counter[3]      ; clk_50                            ; clk_50      ; 0.000        ; 0.071      ; 0.831      ;
; 0.589 ; clk_400hz:clk_400hz|counter[19]         ; clk_400hz:clk_400hz|counter[19]         ; clk_50                            ; clk_50      ; 0.000        ; 0.071      ; 0.831      ;
; 0.590 ; clock_100hz:clock_100hz|counter[11]     ; clock_100hz:clock_100hz|counter[11]     ; clk_50                            ; clk_50      ; 0.000        ; 0.071      ; 0.832      ;
; 0.590 ; clk_400hz:clk_400hz|counter[17]         ; clk_400hz:clk_400hz|counter[17]         ; clk_50                            ; clk_50      ; 0.000        ; 0.071      ; 0.832      ;
; 0.591 ; clock_100hz:clock_100hz|counter[22]     ; clock_100hz:clock_100hz|counter[22]     ; clk_50                            ; clk_50      ; 0.000        ; 0.071      ; 0.833      ;
; 0.591 ; clock_100hz:clock_100hz|counter[20]     ; clock_100hz:clock_100hz|counter[20]     ; clk_50                            ; clk_50      ; 0.000        ; 0.071      ; 0.833      ;
; 0.591 ; clock_100hz:clock_100hz|counter[9]      ; clock_100hz:clock_100hz|counter[9]      ; clk_50                            ; clk_50      ; 0.000        ; 0.071      ; 0.833      ;
; 0.591 ; clock_100hz:clock_100hz|counter[4]      ; clock_100hz:clock_100hz|counter[4]      ; clk_50                            ; clk_50      ; 0.000        ; 0.071      ; 0.833      ;
; 0.592 ; clock_100hz:clock_100hz|counter[7]      ; clock_100hz:clock_100hz|counter[7]      ; clk_50                            ; clk_50      ; 0.000        ; 0.071      ; 0.834      ;
; 0.593 ; clock_100hz:clock_100hz|counter[21]     ; clock_100hz:clock_100hz|counter[21]     ; clk_50                            ; clk_50      ; 0.000        ; 0.071      ; 0.835      ;
; 0.596 ; clock_100hz:clock_100hz|clk_100hz       ; clock_100hz:clock_100hz|clk_100hz       ; clock_100hz:clock_100hz|clk_100hz ; clk_50      ; 0.000        ; 2.768      ; 3.778      ;
; 0.599 ; clock_100hz:clock_100hz|counter[12]     ; clock_100hz:clock_100hz|counter[12]     ; clk_50                            ; clk_50      ; 0.000        ; 0.071      ; 0.841      ;
; 0.600 ; clk_400hz:clk_400hz|counter[3]          ; clk_400hz:clk_400hz|counter[3]          ; clk_50                            ; clk_50      ; 0.000        ; 0.071      ; 0.842      ;
; 0.601 ; baudrate:uart_baud|tx_acc[3]            ; baudrate:uart_baud|tx_acc[3]            ; clk_50                            ; clk_50      ; 0.000        ; 0.070      ; 0.842      ;
; 0.601 ; clock_100hz:clock_100hz|counter[24]     ; clock_100hz:clock_100hz|counter[24]     ; clk_50                            ; clk_50      ; 0.000        ; 0.071      ; 0.843      ;
; 0.601 ; clk_400hz:clk_400hz|counter[16]         ; clk_400hz:clk_400hz|counter[16]         ; clk_50                            ; clk_50      ; 0.000        ; 0.071      ; 0.843      ;
; 0.601 ; clk_400hz:clk_400hz|counter[8]          ; clk_400hz:clk_400hz|counter[8]          ; clk_50                            ; clk_50      ; 0.000        ; 0.071      ; 0.843      ;
; 0.602 ; baudrate:uart_baud|tx_acc[2]            ; baudrate:uart_baud|tx_acc[2]            ; clk_50                            ; clk_50      ; 0.000        ; 0.070      ; 0.843      ;
; 0.602 ; clock_100hz:clock_100hz|counter[19]     ; clock_100hz:clock_100hz|counter[19]     ; clk_50                            ; clk_50      ; 0.000        ; 0.071      ; 0.844      ;
; 0.602 ; clk_400hz:clk_400hz|counter[24]         ; clk_400hz:clk_400hz|counter[24]         ; clk_50                            ; clk_50      ; 0.000        ; 0.071      ; 0.844      ;
; 0.602 ; clk_400hz:clk_400hz|counter[11]         ; clk_400hz:clk_400hz|counter[11]         ; clk_50                            ; clk_50      ; 0.000        ; 0.071      ; 0.844      ;
; 0.603 ; clock_100hz:clock_100hz|counter[14]     ; clock_100hz:clock_100hz|counter[14]     ; clk_50                            ; clk_50      ; 0.000        ; 0.071      ; 0.845      ;
; 0.603 ; clock_100hz:clock_100hz|counter[6]      ; clock_100hz:clock_100hz|counter[6]      ; clk_50                            ; clk_50      ; 0.000        ; 0.071      ; 0.845      ;
; 0.603 ; clk_400hz:clk_400hz|counter[9]          ; clk_400hz:clk_400hz|counter[9]          ; clk_50                            ; clk_50      ; 0.000        ; 0.071      ; 0.845      ;
; 0.603 ; clk_400hz:clk_400hz|counter[7]          ; clk_400hz:clk_400hz|counter[7]          ; clk_50                            ; clk_50      ; 0.000        ; 0.071      ; 0.845      ;
; 0.605 ; clk_400hz:clk_400hz|counter[23]         ; clk_400hz:clk_400hz|counter[23]         ; clk_50                            ; clk_50      ; 0.000        ; 0.071      ; 0.847      ;
; 0.605 ; clk_400hz:clk_400hz|counter[21]         ; clk_400hz:clk_400hz|counter[21]         ; clk_50                            ; clk_50      ; 0.000        ; 0.071      ; 0.847      ;
; 0.605 ; clk_400hz:clk_400hz|counter[6]          ; clk_400hz:clk_400hz|counter[6]          ; clk_50                            ; clk_50      ; 0.000        ; 0.071      ; 0.847      ;
; 0.605 ; clk_400hz:clk_400hz|counter[4]          ; clk_400hz:clk_400hz|counter[4]          ; clk_50                            ; clk_50      ; 0.000        ; 0.071      ; 0.847      ;
; 0.606 ; clk_400hz:clk_400hz|counter[20]         ; clk_400hz:clk_400hz|counter[20]         ; clk_50                            ; clk_50      ; 0.000        ; 0.071      ; 0.848      ;
; 0.607 ; baudrate:uart_baud|tx_acc[6]            ; baudrate:uart_baud|tx_acc[6]            ; clk_50                            ; clk_50      ; 0.000        ; 0.070      ; 0.848      ;
; 0.607 ; clk_400hz:clk_400hz|counter[22]         ; clk_400hz:clk_400hz|counter[22]         ; clk_50                            ; clk_50      ; 0.000        ; 0.071      ; 0.849      ;
; 0.610 ; clk_400hz:clk_400hz|counter[1]          ; clk_400hz:clk_400hz|counter[1]          ; clk_50                            ; clk_50      ; 0.000        ; 0.071      ; 0.852      ;
; 0.626 ; clk_400hz:clk_400hz|counter[0]          ; clk_400hz:clk_400hz|counter[0]          ; clk_50                            ; clk_50      ; 0.000        ; 0.071      ; 0.868      ;
; 0.634 ; transmitter:uart_Tx|state.TX_STATE_STOP ; transmitter:uart_Tx|state.TX_STATE_IDLE ; clk_50                            ; clk_50      ; 0.000        ; 0.070      ; 0.875      ;
; 0.668 ; transmitter:uart_Tx|state.TX_STATE_DATA ; transmitter:uart_Tx|bit_pos[2]          ; clk_50                            ; clk_50      ; 0.000        ; 0.070      ; 0.909      ;
; 0.755 ; clock_100hz:clock_100hz|counter[23]     ; clock_100hz:clock_100hz|counter[23]     ; clk_50                            ; clk_50      ; 0.000        ; 0.071      ; 0.997      ;
; 0.819 ; transmitter:uart_Tx|state.TX_STATE_DATA ; transmitter:uart_Tx|bit_pos[1]          ; clk_50                            ; clk_50      ; 0.000        ; 0.070      ; 1.060      ;
; 0.826 ; transmitter:uart_Tx|state.TX_STATE_DATA ; transmitter:uart_Tx|bit_pos[0]          ; clk_50                            ; clk_50      ; 0.000        ; 0.070      ; 1.067      ;
; 0.837 ; transmitter:uart_Tx|Tx                  ; transmitter:uart_Tx|Tx                  ; clk_50                            ; clk_50      ; 0.000        ; 0.070      ; 1.078      ;
; 0.866 ; transmitter:uart_Tx|state.TX_STATE_IDLE ; transmitter:uart_Tx|state.TX_STATE_DATA ; clk_50                            ; clk_50      ; 0.000        ; 0.070      ; 1.107      ;
; 0.872 ; clock_100hz:clock_100hz|counter[10]     ; clock_100hz:clock_100hz|counter[11]     ; clk_50                            ; clk_50      ; 0.000        ; 0.071      ; 1.114      ;
; 0.873 ; transmitter:uart_Tx|state.TX_STATE_IDLE ; transmitter:uart_Tx|bit_pos[2]          ; clk_50                            ; clk_50      ; 0.000        ; 0.070      ; 1.114      ;
; 0.873 ; clock_100hz:clock_100hz|counter[2]      ; clock_100hz:clock_100hz|counter[3]      ; clk_50                            ; clk_50      ; 0.000        ; 0.071      ; 1.115      ;
; 0.875 ; clk_400hz:clk_400hz|counter[19]         ; clk_400hz:clk_400hz|counter[20]         ; clk_50                            ; clk_50      ; 0.000        ; 0.071      ; 1.117      ;
; 0.876 ; clk_400hz:clk_400hz|counter[18]         ; clk_400hz:clk_400hz|counter[19]         ; clk_50                            ; clk_50      ; 0.000        ; 0.071      ; 1.118      ;
; 0.877 ; clk_400hz:clk_400hz|counter[17]         ; clk_400hz:clk_400hz|counter[18]         ; clk_50                            ; clk_50      ; 0.000        ; 0.071      ; 1.119      ;
; 0.877 ; clock_100hz:clock_100hz|counter[3]      ; clock_100hz:clock_100hz|counter[4]      ; clk_50                            ; clk_50      ; 0.000        ; 0.071      ; 1.119      ;
; 0.878 ; clock_100hz:clock_100hz|counter[20]     ; clock_100hz:clock_100hz|counter[21]     ; clk_50                            ; clk_50      ; 0.000        ; 0.071      ; 1.120      ;
; 0.878 ; clock_100hz:clock_100hz|counter[11]     ; clock_100hz:clock_100hz|counter[12]     ; clk_50                            ; clk_50      ; 0.000        ; 0.071      ; 1.120      ;
; 0.878 ; clock_100hz:clock_100hz|counter[22]     ; clock_100hz:clock_100hz|counter[23]     ; clk_50                            ; clk_50      ; 0.000        ; 0.071      ; 1.120      ;
; 0.879 ; clock_100hz:clock_100hz|counter[9]      ; clock_100hz:clock_100hz|counter[10]     ; clk_50                            ; clk_50      ; 0.000        ; 0.071      ; 1.121      ;
; 0.881 ; clock_100hz:clock_100hz|counter[21]     ; clock_100hz:clock_100hz|counter[22]     ; clk_50                            ; clk_50      ; 0.000        ; 0.071      ; 1.123      ;
; 0.886 ; clk_400hz:clk_400hz|counter[3]          ; clk_400hz:clk_400hz|counter[4]          ; clk_50                            ; clk_50      ; 0.000        ; 0.071      ; 1.128      ;
; 0.887 ; clock_100hz:clock_100hz|counter[24]     ; clock_100hz:clock_100hz|counter[25]     ; clk_50                            ; clk_50      ; 0.000        ; 0.071      ; 1.129      ;
; 0.887 ; clk_400hz:clk_400hz|counter[18]         ; clk_400hz:clk_400hz|counter[20]         ; clk_50                            ; clk_50      ; 0.000        ; 0.071      ; 1.129      ;
; 0.889 ; clk_400hz:clk_400hz|counter[16]         ; clk_400hz:clk_400hz|counter[17]         ; clk_50                            ; clk_50      ; 0.000        ; 0.071      ; 1.131      ;
; 0.889 ; clock_100hz:clock_100hz|counter[5]      ; clock_100hz:clock_100hz|counter[6]      ; clk_50                            ; clk_50      ; 0.000        ; 0.071      ; 1.131      ;
; 0.889 ; clk_400hz:clk_400hz|counter[8]          ; clk_400hz:clk_400hz|counter[9]          ; clk_50                            ; clk_50      ; 0.000        ; 0.071      ; 1.131      ;
; 0.890 ; clk_400hz:clk_400hz|counter[24]         ; clk_400hz:clk_400hz|counter[25]         ; clk_50                            ; clk_50      ; 0.000        ; 0.071      ; 1.132      ;
; 0.890 ; clock_100hz:clock_100hz|counter[6]      ; clock_100hz:clock_100hz|counter[7]      ; clk_50                            ; clk_50      ; 0.000        ; 0.071      ; 1.132      ;
; 0.890 ; clk_400hz:clk_400hz|counter[7]          ; clk_400hz:clk_400hz|counter[8]          ; clk_50                            ; clk_50      ; 0.000        ; 0.071      ; 1.132      ;
; 0.890 ; clock_100hz:clock_100hz|counter[19]     ; clock_100hz:clock_100hz|counter[20]     ; clk_50                            ; clk_50      ; 0.000        ; 0.071      ; 1.132      ;
; 0.890 ; baudrate:uart_baud|tx_acc[2]            ; baudrate:uart_baud|tx_acc[3]            ; clk_50                            ; clk_50      ; 0.000        ; 0.070      ; 1.131      ;
; 0.890 ; clock_100hz:clock_100hz|counter[9]      ; clock_100hz:clock_100hz|counter[11]     ; clk_50                            ; clk_50      ; 0.000        ; 0.071      ; 1.132      ;
; 0.891 ; clock_100hz:clock_100hz|counter[7]      ; clock_100hz:clock_100hz|counter[9]      ; clk_50                            ; clk_50      ; 0.000        ; 0.071      ; 1.133      ;
; 0.891 ; clk_400hz:clk_400hz|counter[5]          ; clk_400hz:clk_400hz|counter[6]          ; clk_50                            ; clk_50      ; 0.000        ; 0.071      ; 1.133      ;
; 0.892 ; clock_100hz:clock_100hz|counter[18]     ; clock_100hz:clock_100hz|counter[19]     ; clk_50                            ; clk_50      ; 0.000        ; 0.071      ; 1.134      ;
; 0.892 ; clk_400hz:clk_400hz|counter[23]         ; clk_400hz:clk_400hz|counter[24]         ; clk_50                            ; clk_50      ; 0.000        ; 0.071      ; 1.134      ;
; 0.892 ; clk_400hz:clk_400hz|counter[21]         ; clk_400hz:clk_400hz|counter[22]         ; clk_50                            ; clk_50      ; 0.000        ; 0.071      ; 1.134      ;
; 0.892 ; clk_400hz:clk_400hz|counter[2]          ; clk_400hz:clk_400hz|counter[3]          ; clk_50                            ; clk_50      ; 0.000        ; 0.071      ; 1.134      ;
; 0.892 ; clock_100hz:clock_100hz|counter[21]     ; clock_100hz:clock_100hz|counter[23]     ; clk_50                            ; clk_50      ; 0.000        ; 0.071      ; 1.134      ;
; 0.892 ; clock_100hz:clock_100hz|counter[8]      ; clock_100hz:clock_100hz|counter[9]      ; clk_50                            ; clk_50      ; 0.000        ; 0.071      ; 1.134      ;
; 0.893 ; clk_400hz:clk_400hz|counter[15]         ; clk_400hz:clk_400hz|counter[16]         ; clk_50                            ; clk_50      ; 0.000        ; 0.071      ; 1.135      ;
; 0.893 ; clk_400hz:clk_400hz|counter[6]          ; clk_400hz:clk_400hz|counter[7]          ; clk_50                            ; clk_50      ; 0.000        ; 0.071      ; 1.135      ;
; 0.894 ; clk_400hz:clk_400hz|counter[20]         ; clk_400hz:clk_400hz|counter[21]         ; clk_50                            ; clk_50      ; 0.000        ; 0.071      ; 1.136      ;
; 0.895 ; clk_400hz:clk_400hz|counter[22]         ; clk_400hz:clk_400hz|counter[23]         ; clk_50                            ; clk_50      ; 0.000        ; 0.071      ; 1.137      ;
; 0.895 ; clk_400hz:clk_400hz|counter[0]          ; clk_400hz:clk_400hz|counter[1]          ; clk_50                            ; clk_50      ; 0.000        ; 0.071      ; 1.137      ;
; 0.897 ; baudrate:uart_baud|tx_acc[1]            ; baudrate:uart_baud|tx_acc[2]            ; clk_50                            ; clk_50      ; 0.000        ; 0.070      ; 1.138      ;
; 0.899 ; baudrate:uart_baud|tx_acc[5]            ; baudrate:uart_baud|tx_acc[6]            ; clk_50                            ; clk_50      ; 0.000        ; 0.070      ; 1.140      ;
; 0.900 ; clk_400hz:clk_400hz|counter[16]         ; clk_400hz:clk_400hz|counter[18]         ; clk_50                            ; clk_50      ; 0.000        ; 0.071      ; 1.142      ;
; 0.900 ; clock_100hz:clock_100hz|counter[5]      ; clock_100hz:clock_100hz|counter[7]      ; clk_50                            ; clk_50      ; 0.000        ; 0.071      ; 1.142      ;
; 0.901 ; clock_100hz:clock_100hz|counter[19]     ; clock_100hz:clock_100hz|counter[21]     ; clk_50                            ; clk_50      ; 0.000        ; 0.071      ; 1.143      ;
; 0.903 ; clk_400hz:clk_400hz|counter[2]          ; clk_400hz:clk_400hz|counter[4]          ; clk_50                            ; clk_50      ; 0.000        ; 0.071      ; 1.145      ;
; 0.904 ; clk_400hz:clk_400hz|counter[6]          ; clk_400hz:clk_400hz|counter[8]          ; clk_50                            ; clk_50      ; 0.000        ; 0.071      ; 1.146      ;
; 0.904 ; clk_400hz:clk_400hz|counter[4]          ; clk_400hz:clk_400hz|counter[6]          ; clk_50                            ; clk_50      ; 0.000        ; 0.071      ; 1.146      ;
; 0.904 ; baudrate:uart_baud|tx_acc[0]            ; baudrate:uart_baud|tx_acc[2]            ; clk_50                            ; clk_50      ; 0.000        ; 0.070      ; 1.145      ;
+-------+-----------------------------------------+-----------------------------------------+-----------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk_400hz:clk_400hz|clk_400hz'                                                                                                                                                                                                                                                                                                                                                               ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                          ; To Node                                                                                                                                            ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; 0.356 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[5]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[5]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.070      ; 0.597      ;
; 0.357 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[2]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[2]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.069      ; 0.597      ;
; 0.357 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[1]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[1]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.069      ; 0.597      ;
; 0.357 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[4]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[4]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.069      ; 0.597      ;
; 0.357 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[9]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[9]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.069      ; 0.597      ;
; 0.357 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[8]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[8]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.069      ; 0.597      ;
; 0.357 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[6]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[6]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.069      ; 0.597      ;
; 0.357 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[7]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[7]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.069      ; 0.597      ;
; 0.357 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[3]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[3]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.069      ; 0.597      ;
; 0.399 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[1] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[1] ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.070      ; 0.640      ;
; 0.516 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[0]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|sub_parity6a0                   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.069      ; 0.756      ;
; 0.581 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[0]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[1]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.069      ; 0.821      ;
; 0.586 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[3]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|sub_parity6a0                   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.069      ; 0.826      ;
; 0.604 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1                            ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.070      ; 0.845      ;
; 0.635 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[1]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|sub_parity6a0                   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.069      ; 0.875      ;
; 0.689 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|sub_parity6a2                   ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|parity5                         ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.069      ; 0.929      ;
; 0.705 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[4]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|sub_parity6a1                   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.069      ; 0.945      ;
; 0.707 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[7]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~portb_address_reg0   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.318      ; 1.226      ;
; 0.713 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[5]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~portb_address_reg0   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.307      ; 1.221      ;
; 0.717 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~portb_address_reg0   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.318      ; 1.236      ;
; 0.724 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[7]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~portb_address_reg0   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.312      ; 1.237      ;
; 0.728 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~portb_address_reg0   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.312      ; 1.241      ;
; 0.737 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[6] ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.070      ; 0.978      ;
; 0.739 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[4]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~portb_address_reg0   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.318      ; 1.258      ;
; 0.740 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit0                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~portb_address_reg0   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.318      ; 1.259      ;
; 0.747 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|sub_parity6a0                   ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|parity5                         ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.069      ; 0.987      ;
; 0.754 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|sub_parity6a1                   ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|parity5                         ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.069      ; 0.994      ;
; 0.765 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[3]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~portb_address_reg0   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.312      ; 1.278      ;
; 0.766 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[2]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~portb_address_reg0   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.312      ; 1.279      ;
; 0.766 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[7]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|sub_parity6a1                   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.069      ; 1.006      ;
; 0.767 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[7]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[9]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.069      ; 1.007      ;
; 0.768 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[6]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|sub_parity6a1                   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.069      ; 1.008      ;
; 0.769 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[7]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[8]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.069      ; 1.009      ;
; 0.773 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[3]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[3]                                                  ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.070      ; 1.014      ;
; 0.774 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[0]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~portb_address_reg0   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.312      ; 1.287      ;
; 0.774 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[2]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[4]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.069      ; 1.014      ;
; 0.778 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[2]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[3]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.069      ; 1.018      ;
; 0.778 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[2]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|sub_parity6a0                   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.069      ; 1.018      ;
; 0.780 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[0]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~portb_address_reg0   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.318      ; 1.299      ;
; 0.782 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit0                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~portb_address_reg0   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.312      ; 1.295      ;
; 0.784 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[3]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~portb_address_reg0   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.318      ; 1.303      ;
; 0.786 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|parity5                         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[1]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.069      ; 1.026      ;
; 0.787 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[1]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~portb_address_reg0   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.312      ; 1.300      ;
; 0.787 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[6]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[7]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.069      ; 1.027      ;
; 0.799 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[6]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~portb_address_reg0   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.312      ; 1.312      ;
; 0.804 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[9]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[9]                                                  ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.075      ; 1.050      ;
; 0.811 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[3]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[4]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.069      ; 1.051      ;
; 0.826 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[1]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[1]                                                  ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.075      ; 1.072      ;
; 0.831 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[8]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[8]                                                  ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.075      ; 1.077      ;
; 0.838 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[3]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[6]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.069      ; 1.078      ;
; 0.840 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[3]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[7]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.069      ; 1.080      ;
; 0.873 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[0]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[0]                                                  ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.075      ; 1.119      ;
; 0.873 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit0                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1                            ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.070      ; 1.114      ;
; 0.885 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[5]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|sub_parity6a1                   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.064      ; 1.120      ;
; 0.912 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[5]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~portb_address_reg0   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.313      ; 1.426      ;
; 0.940 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[7] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[7] ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.071      ; 1.182      ;
; 0.954 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[6]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~portb_address_reg0   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.318      ; 1.473      ;
; 0.954 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[3] ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.071      ; 1.196      ;
; 0.957 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|parity5                         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[2]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.069      ; 1.197      ;
; 0.967 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[4]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[4]                                                  ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.075      ; 1.213      ;
; 0.971 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[4]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[6]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.069      ; 1.211      ;
; 0.973 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[4]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[7]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.069      ; 1.213      ;
; 0.983 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[9]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~portb_address_reg0   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.318      ; 1.502      ;
; 0.989 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[7]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[7]                                                  ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.075      ; 1.235      ;
; 0.989 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[2] ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.071      ; 1.231      ;
; 1.000 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[4] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[4] ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.071      ; 1.242      ;
; 1.009 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[1]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~portb_address_reg0   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.318      ; 1.528      ;
; 1.010 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[9] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[9] ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.071      ; 1.252      ;
; 1.017 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[1]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[2]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.069      ; 1.257      ;
; 1.038 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[4]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~portb_address_reg0   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.312      ; 1.551      ;
; 1.043 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[8] ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.064      ; 1.278      ;
; 1.081 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[5]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[7]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.064      ; 1.316      ;
; 1.097 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[5]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[6]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.064      ; 1.332      ;
; 1.102 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[6]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[6]                                                  ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.075      ; 1.348      ;
; 1.106 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[6]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[9]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.069      ; 1.346      ;
; 1.108 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[6]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[8]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.069      ; 1.348      ;
; 1.111 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[2]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~portb_address_reg0   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.318      ; 1.630      ;
; 1.117 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[5] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[5] ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.071      ; 1.359      ;
; 1.123 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[2]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[6]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.069      ; 1.363      ;
; 1.124 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[0]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[2]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.069      ; 1.364      ;
; 1.125 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[2]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[7]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.069      ; 1.365      ;
; 1.153 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[3]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[9]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.069      ; 1.393      ;
; 1.155 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[3]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[8]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.069      ; 1.395      ;
; 1.164 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit0                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit0                            ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.070      ; 1.405      ;
; 1.204 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[8]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~portb_address_reg0   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.318      ; 1.723      ;
; 1.211 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[9]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~portb_address_reg0   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.312      ; 1.724      ;
; 1.243 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|parity5                         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[0]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.069      ; 1.483      ;
; 1.264 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[9]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|sub_parity6a2                   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.069      ; 1.504      ;
; 1.274 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[4]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[5]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.075      ; 1.520      ;
; 1.286 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[4]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[9]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.069      ; 1.526      ;
; 1.288 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[4]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[8]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.069      ; 1.528      ;
; 1.360 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[3]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[5]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.075      ; 1.606      ;
; 1.361 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[2]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[5]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.075      ; 1.607      ;
; 1.396 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[0] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[0] ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; -0.300     ; 1.267      ;
; 1.413 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[5]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[9]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.064      ; 1.648      ;
; 1.415 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[5]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[8]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.064      ; 1.650      ;
; 1.426 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[0] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[3]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.069      ; 1.666      ;
; 1.428 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[0] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[4]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.069      ; 1.668      ;
; 1.432 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[8]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~portb_address_reg0   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.312      ; 1.945      ;
; 1.435 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[5]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[5]                                                  ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.065      ; 1.671      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clr'                                                                                                               ;
+-------+-----------------+---------------------------+-----------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node       ; To Node                   ; Launch Clock                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------+---------------------------+-----------------------------------+-------------+--------------+------------+------------+
; 2.056 ; lfsr:lfsr|q[7]  ; lfsr:lfsr|data_out[11]~45 ; clock_100hz:clock_100hz|clk_100hz ; clr         ; -0.500       ; -0.992     ; 0.594      ;
; 2.061 ; lfsr:lfsr|q[15] ; lfsr:lfsr|data_out[25]~25 ; clock_100hz:clock_100hz|clk_100hz ; clr         ; -0.500       ; -0.992     ; 0.599      ;
; 2.070 ; lfsr:lfsr|q[8]  ; lfsr:lfsr|data_out[12]~57 ; clock_100hz:clock_100hz|clk_100hz ; clr         ; -0.500       ; -0.992     ; 0.608      ;
; 2.082 ; lfsr:lfsr|q[14] ; lfsr:lfsr|data_out[24]~37 ; clock_100hz:clock_100hz|clk_100hz ; clr         ; -0.500       ; -0.991     ; 0.621      ;
; 2.088 ; lfsr:lfsr|q[0]  ; lfsr:lfsr|data_out[1]~13  ; clock_100hz:clock_100hz|clk_100hz ; clr         ; -0.500       ; -1.032     ; 0.586      ;
; 2.098 ; lfsr:lfsr|q[1]  ; lfsr:lfsr|data_out[2]~1   ; clock_100hz:clock_100hz|clk_100hz ; clr         ; -0.500       ; -1.033     ; 0.595      ;
; 2.098 ; lfsr:lfsr|q[5]  ; lfsr:lfsr|data_out[9]~17  ; clock_100hz:clock_100hz|clk_100hz ; clr         ; -0.500       ; -1.052     ; 0.576      ;
; 2.101 ; lfsr:lfsr|q[3]  ; lfsr:lfsr|data_out[4]~53  ; clock_100hz:clock_100hz|clk_100hz ; clr         ; -0.500       ; -1.035     ; 0.596      ;
; 2.108 ; lfsr:lfsr|q[6]  ; lfsr:lfsr|data_out[10]~5  ; clock_100hz:clock_100hz|clk_100hz ; clr         ; -0.500       ; -1.052     ; 0.586      ;
; 2.120 ; lfsr:lfsr|q[2]  ; lfsr:lfsr|data_out[3]~41  ; clock_100hz:clock_100hz|clk_100hz ; clr         ; -0.500       ; -1.036     ; 0.614      ;
; 2.166 ; lfsr:lfsr|q[4]  ; lfsr:lfsr|data_out[8]~29  ; clock_100hz:clock_100hz|clk_100hz ; clr         ; -0.500       ; -1.101     ; 0.595      ;
; 2.170 ; lfsr:lfsr|q[11] ; lfsr:lfsr|data_out[18]~9  ; clock_100hz:clock_100hz|clk_100hz ; clr         ; -0.500       ; -1.104     ; 0.596      ;
; 2.171 ; lfsr:lfsr|q[10] ; lfsr:lfsr|data_out[17]~21 ; clock_100hz:clock_100hz|clk_100hz ; clr         ; -0.500       ; -1.104     ; 0.597      ;
; 2.173 ; lfsr:lfsr|q[9]  ; lfsr:lfsr|data_out[16]~33 ; clock_100hz:clock_100hz|clk_100hz ; clr         ; -0.500       ; -1.105     ; 0.598      ;
; 2.549 ; lfsr:lfsr|q[12] ; lfsr:lfsr|data_out[19]~49 ; clock_100hz:clock_100hz|clk_100hz ; clr         ; -0.500       ; -1.465     ; 0.614      ;
; 2.629 ; lfsr:lfsr|q[13] ; lfsr:lfsr|data_out[20]~61 ; clock_100hz:clock_100hz|clk_100hz ; clr         ; -0.500       ; -1.564     ; 0.595      ;
+-------+-----------------+---------------------------+-----------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'clock_100hz:clock_100hz|clk_100hz'                                                                                ;
+--------+-----------+----------------------------------+--------------+-----------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                          ; Launch Clock ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+----------------------------------+--------------+-----------------------------------+--------------+------------+------------+
; -0.277 ; clr       ; lfsr:lfsr|q[11]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 3.270      ; 4.036      ;
; -0.277 ; clr       ; lfsr:lfsr|q[10]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 3.270      ; 4.036      ;
; -0.277 ; clr       ; lfsr:lfsr|q[9]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 3.270      ; 4.036      ;
; -0.277 ; clr       ; lfsr:lfsr|q[4]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 3.270      ; 4.036      ;
; -0.277 ; clr       ; lfsr:lfsr|data_out[18]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 3.270      ; 4.036      ;
; -0.277 ; clr       ; lfsr:lfsr|data_out[17]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 3.270      ; 4.036      ;
; -0.277 ; clr       ; lfsr:lfsr|data_out[16]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 3.270      ; 4.036      ;
; -0.277 ; clr       ; lfsr:lfsr|data_out[8]~_emulated  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 3.270      ; 4.036      ;
; -0.266 ; clr       ; lfsr:lfsr|q[3]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 3.255      ; 4.010      ;
; -0.266 ; clr       ; lfsr:lfsr|data_out[4]~_emulated  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 3.255      ; 4.010      ;
; -0.266 ; clr       ; lfsr:lfsr|q[2]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 3.255      ; 4.010      ;
; -0.266 ; clr       ; lfsr:lfsr|data_out[3]~_emulated  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 3.255      ; 4.010      ;
; -0.266 ; clr       ; lfsr:lfsr|q[1]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 3.255      ; 4.010      ;
; -0.266 ; clr       ; lfsr:lfsr|data_out[2]~_emulated  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 3.255      ; 4.010      ;
; -0.266 ; clr       ; lfsr:lfsr|q[0]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 3.255      ; 4.010      ;
; -0.266 ; clr       ; lfsr:lfsr|data_out[1]~_emulated  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 3.255      ; 4.010      ;
; -0.252 ; clr       ; lfsr:lfsr|q[15]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 3.269      ; 4.010      ;
; -0.252 ; clr       ; lfsr:lfsr|q[14]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 3.269      ; 4.010      ;
; -0.252 ; clr       ; lfsr:lfsr|q[8]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 3.269      ; 4.010      ;
; -0.252 ; clr       ; lfsr:lfsr|data_out[12]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 3.269      ; 4.010      ;
; -0.252 ; clr       ; lfsr:lfsr|q[7]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 3.269      ; 4.010      ;
; -0.252 ; clr       ; lfsr:lfsr|q[6]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 3.256      ; 3.997      ;
; -0.252 ; clr       ; lfsr:lfsr|q[5]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 3.256      ; 3.997      ;
; -0.252 ; clr       ; lfsr:lfsr|data_out[25]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 3.269      ; 4.010      ;
; -0.252 ; clr       ; lfsr:lfsr|data_out[11]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 3.269      ; 4.010      ;
; -0.252 ; clr       ; lfsr:lfsr|data_out[10]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 3.256      ; 3.997      ;
; -0.252 ; clr       ; lfsr:lfsr|data_out[9]~_emulated  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 3.256      ; 3.997      ;
; -0.252 ; clr       ; lfsr:lfsr|data_out[24]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 3.269      ; 4.010      ;
; -0.214 ; clr       ; lfsr:lfsr|q[12]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 3.316      ; 4.019      ;
; -0.214 ; clr       ; lfsr:lfsr|q[13]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 3.316      ; 4.019      ;
; -0.214 ; clr       ; lfsr:lfsr|data_out[20]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 3.316      ; 4.019      ;
; -0.214 ; clr       ; lfsr:lfsr|data_out[19]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 3.316      ; 4.019      ;
; 0.113  ; clr       ; lfsr:lfsr|q[11]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 3.270      ; 4.146      ;
; 0.113  ; clr       ; lfsr:lfsr|q[10]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 3.270      ; 4.146      ;
; 0.113  ; clr       ; lfsr:lfsr|q[9]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 3.270      ; 4.146      ;
; 0.113  ; clr       ; lfsr:lfsr|q[4]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 3.270      ; 4.146      ;
; 0.113  ; clr       ; lfsr:lfsr|data_out[18]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 3.270      ; 4.146      ;
; 0.113  ; clr       ; lfsr:lfsr|data_out[17]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 3.270      ; 4.146      ;
; 0.113  ; clr       ; lfsr:lfsr|data_out[16]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 3.270      ; 4.146      ;
; 0.113  ; clr       ; lfsr:lfsr|data_out[8]~_emulated  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 3.270      ; 4.146      ;
; 0.123  ; clr       ; lfsr:lfsr|q[3]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 3.255      ; 4.121      ;
; 0.123  ; clr       ; lfsr:lfsr|data_out[4]~_emulated  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 3.255      ; 4.121      ;
; 0.123  ; clr       ; lfsr:lfsr|q[2]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 3.255      ; 4.121      ;
; 0.123  ; clr       ; lfsr:lfsr|data_out[3]~_emulated  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 3.255      ; 4.121      ;
; 0.123  ; clr       ; lfsr:lfsr|q[1]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 3.255      ; 4.121      ;
; 0.123  ; clr       ; lfsr:lfsr|data_out[2]~_emulated  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 3.255      ; 4.121      ;
; 0.123  ; clr       ; lfsr:lfsr|q[0]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 3.255      ; 4.121      ;
; 0.123  ; clr       ; lfsr:lfsr|data_out[1]~_emulated  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 3.255      ; 4.121      ;
; 0.131  ; clr       ; lfsr:lfsr|q[6]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 3.256      ; 4.114      ;
; 0.131  ; clr       ; lfsr:lfsr|q[5]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 3.256      ; 4.114      ;
; 0.131  ; clr       ; lfsr:lfsr|data_out[10]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 3.256      ; 4.114      ;
; 0.131  ; clr       ; lfsr:lfsr|data_out[9]~_emulated  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 3.256      ; 4.114      ;
; 0.145  ; clr       ; lfsr:lfsr|q[15]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 3.269      ; 4.113      ;
; 0.145  ; clr       ; lfsr:lfsr|q[14]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 3.269      ; 4.113      ;
; 0.145  ; clr       ; lfsr:lfsr|q[8]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 3.269      ; 4.113      ;
; 0.145  ; clr       ; lfsr:lfsr|data_out[12]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 3.269      ; 4.113      ;
; 0.145  ; clr       ; lfsr:lfsr|q[7]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 3.269      ; 4.113      ;
; 0.145  ; clr       ; lfsr:lfsr|data_out[25]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 3.269      ; 4.113      ;
; 0.145  ; clr       ; lfsr:lfsr|data_out[11]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 3.269      ; 4.113      ;
; 0.145  ; clr       ; lfsr:lfsr|data_out[24]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 3.269      ; 4.113      ;
; 0.256  ; clr       ; lfsr:lfsr|q[12]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 3.316      ; 4.049      ;
; 0.256  ; clr       ; lfsr:lfsr|q[13]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 3.316      ; 4.049      ;
; 0.256  ; clr       ; lfsr:lfsr|data_out[20]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 3.316      ; 4.049      ;
; 0.256  ; clr       ; lfsr:lfsr|data_out[19]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 3.316      ; 4.049      ;
+--------+-----------+----------------------------------+--------------+-----------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'clock_100hz:clock_100hz|clk_100hz'                                                                                ;
+-------+-----------+----------------------------------+--------------+-----------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                          ; Launch Clock ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+----------------------------------+--------------+-----------------------------------+--------------+------------+------------+
; 0.224 ; clr       ; lfsr:lfsr|q[12]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 3.472      ; 3.897      ;
; 0.224 ; clr       ; lfsr:lfsr|q[13]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 3.472      ; 3.897      ;
; 0.224 ; clr       ; lfsr:lfsr|data_out[20]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 3.472      ; 3.897      ;
; 0.224 ; clr       ; lfsr:lfsr|data_out[19]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 3.472      ; 3.897      ;
; 0.335 ; clr       ; lfsr:lfsr|q[15]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 3.423      ; 3.959      ;
; 0.335 ; clr       ; lfsr:lfsr|q[14]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 3.423      ; 3.959      ;
; 0.335 ; clr       ; lfsr:lfsr|q[8]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 3.423      ; 3.959      ;
; 0.335 ; clr       ; lfsr:lfsr|data_out[12]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 3.423      ; 3.959      ;
; 0.335 ; clr       ; lfsr:lfsr|q[7]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 3.423      ; 3.959      ;
; 0.335 ; clr       ; lfsr:lfsr|data_out[25]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 3.423      ; 3.959      ;
; 0.335 ; clr       ; lfsr:lfsr|data_out[11]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 3.423      ; 3.959      ;
; 0.335 ; clr       ; lfsr:lfsr|data_out[24]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 3.423      ; 3.959      ;
; 0.349 ; clr       ; lfsr:lfsr|q[6]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 3.409      ; 3.959      ;
; 0.349 ; clr       ; lfsr:lfsr|q[5]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 3.409      ; 3.959      ;
; 0.349 ; clr       ; lfsr:lfsr|data_out[10]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 3.409      ; 3.959      ;
; 0.349 ; clr       ; lfsr:lfsr|data_out[9]~_emulated  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 3.409      ; 3.959      ;
; 0.357 ; clr       ; lfsr:lfsr|q[3]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 3.408      ; 3.966      ;
; 0.357 ; clr       ; lfsr:lfsr|data_out[4]~_emulated  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 3.408      ; 3.966      ;
; 0.357 ; clr       ; lfsr:lfsr|q[2]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 3.408      ; 3.966      ;
; 0.357 ; clr       ; lfsr:lfsr|data_out[3]~_emulated  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 3.408      ; 3.966      ;
; 0.357 ; clr       ; lfsr:lfsr|q[1]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 3.408      ; 3.966      ;
; 0.357 ; clr       ; lfsr:lfsr|data_out[2]~_emulated  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 3.408      ; 3.966      ;
; 0.357 ; clr       ; lfsr:lfsr|q[0]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 3.408      ; 3.966      ;
; 0.357 ; clr       ; lfsr:lfsr|data_out[1]~_emulated  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 3.408      ; 3.966      ;
; 0.366 ; clr       ; lfsr:lfsr|q[11]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 3.423      ; 3.990      ;
; 0.366 ; clr       ; lfsr:lfsr|q[10]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 3.423      ; 3.990      ;
; 0.366 ; clr       ; lfsr:lfsr|q[9]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 3.423      ; 3.990      ;
; 0.366 ; clr       ; lfsr:lfsr|q[4]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 3.423      ; 3.990      ;
; 0.366 ; clr       ; lfsr:lfsr|data_out[18]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 3.423      ; 3.990      ;
; 0.366 ; clr       ; lfsr:lfsr|data_out[17]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 3.423      ; 3.990      ;
; 0.366 ; clr       ; lfsr:lfsr|data_out[16]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 3.423      ; 3.990      ;
; 0.366 ; clr       ; lfsr:lfsr|data_out[8]~_emulated  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 3.423      ; 3.990      ;
; 0.696 ; clr       ; lfsr:lfsr|q[12]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 3.472      ; 3.869      ;
; 0.696 ; clr       ; lfsr:lfsr|q[13]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 3.472      ; 3.869      ;
; 0.696 ; clr       ; lfsr:lfsr|data_out[20]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 3.472      ; 3.869      ;
; 0.696 ; clr       ; lfsr:lfsr|data_out[19]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 3.472      ; 3.869      ;
; 0.736 ; clr       ; lfsr:lfsr|q[15]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 3.423      ; 3.860      ;
; 0.736 ; clr       ; lfsr:lfsr|q[14]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 3.423      ; 3.860      ;
; 0.736 ; clr       ; lfsr:lfsr|q[8]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 3.423      ; 3.860      ;
; 0.736 ; clr       ; lfsr:lfsr|data_out[12]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 3.423      ; 3.860      ;
; 0.736 ; clr       ; lfsr:lfsr|q[7]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 3.423      ; 3.860      ;
; 0.736 ; clr       ; lfsr:lfsr|data_out[25]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 3.423      ; 3.860      ;
; 0.736 ; clr       ; lfsr:lfsr|data_out[11]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 3.423      ; 3.860      ;
; 0.736 ; clr       ; lfsr:lfsr|data_out[24]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 3.423      ; 3.860      ;
; 0.738 ; clr       ; lfsr:lfsr|q[6]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 3.409      ; 3.848      ;
; 0.738 ; clr       ; lfsr:lfsr|q[5]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 3.409      ; 3.848      ;
; 0.738 ; clr       ; lfsr:lfsr|data_out[10]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 3.409      ; 3.848      ;
; 0.738 ; clr       ; lfsr:lfsr|data_out[9]~_emulated  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 3.409      ; 3.848      ;
; 0.752 ; clr       ; lfsr:lfsr|q[3]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 3.408      ; 3.861      ;
; 0.752 ; clr       ; lfsr:lfsr|data_out[4]~_emulated  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 3.408      ; 3.861      ;
; 0.752 ; clr       ; lfsr:lfsr|q[2]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 3.408      ; 3.861      ;
; 0.752 ; clr       ; lfsr:lfsr|data_out[3]~_emulated  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 3.408      ; 3.861      ;
; 0.752 ; clr       ; lfsr:lfsr|q[1]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 3.408      ; 3.861      ;
; 0.752 ; clr       ; lfsr:lfsr|data_out[2]~_emulated  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 3.408      ; 3.861      ;
; 0.752 ; clr       ; lfsr:lfsr|q[0]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 3.408      ; 3.861      ;
; 0.752 ; clr       ; lfsr:lfsr|data_out[1]~_emulated  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 3.408      ; 3.861      ;
; 0.761 ; clr       ; lfsr:lfsr|q[11]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 3.423      ; 3.885      ;
; 0.761 ; clr       ; lfsr:lfsr|q[10]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 3.423      ; 3.885      ;
; 0.761 ; clr       ; lfsr:lfsr|q[9]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 3.423      ; 3.885      ;
; 0.761 ; clr       ; lfsr:lfsr|q[4]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 3.423      ; 3.885      ;
; 0.761 ; clr       ; lfsr:lfsr|data_out[18]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 3.423      ; 3.885      ;
; 0.761 ; clr       ; lfsr:lfsr|data_out[17]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 3.423      ; 3.885      ;
; 0.761 ; clr       ; lfsr:lfsr|data_out[16]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 3.423      ; 3.885      ;
; 0.761 ; clr       ; lfsr:lfsr|data_out[8]~_emulated  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 3.423      ; 3.885      ;
+-------+-----------+----------------------------------+--------------+-----------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clk_50'                                                                        ;
+--------+--------------+----------------+-----------------+--------+------------+------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock  ; Clock Edge ; Target                                   ;
+--------+--------------+----------------+-----------------+--------+------------+------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate       ; clk_50 ; Rise       ; clk_50                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; baudrate:uart_baud|tx_acc[0]             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; baudrate:uart_baud|tx_acc[1]             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; baudrate:uart_baud|tx_acc[2]             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; baudrate:uart_baud|tx_acc[3]             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; baudrate:uart_baud|tx_acc[4]             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; baudrate:uart_baud|tx_acc[5]             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; baudrate:uart_baud|tx_acc[6]             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; baudrate:uart_baud|tx_acc[7]             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; baudrate:uart_baud|tx_acc[8]             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clk_400hz:clk_400hz|clk_400hz            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[0]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[10]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[11]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[12]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[13]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[14]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[15]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[16]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[17]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[18]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[19]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[1]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[20]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[21]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[22]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[23]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[24]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[25]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[2]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[3]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[4]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[5]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[6]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[7]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[8]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[9]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clock_100hz:clock_100hz|clk_100hz        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[10]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[11]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[12]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[13]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[14]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[15]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[16]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[17]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[18]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[19]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[20]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[21]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[22]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[23]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[24]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[25]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[2]       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[3]       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[4]       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[5]       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[6]       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[7]       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[8]       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[9]       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; transmitter:uart_Tx|Tx                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; transmitter:uart_Tx|bit_pos[0]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; transmitter:uart_Tx|bit_pos[1]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; transmitter:uart_Tx|bit_pos[2]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; transmitter:uart_Tx|data[0]              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; transmitter:uart_Tx|data[1]              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; transmitter:uart_Tx|data[2]              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; transmitter:uart_Tx|data[3]              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; transmitter:uart_Tx|data[4]              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; transmitter:uart_Tx|data[5]              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; transmitter:uart_Tx|data[6]              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; transmitter:uart_Tx|data[7]              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; transmitter:uart_Tx|state.TX_STATE_DATA  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; transmitter:uart_Tx|state.TX_STATE_IDLE  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; transmitter:uart_Tx|state.TX_STATE_START ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; transmitter:uart_Tx|state.TX_STATE_STOP  ;
; 0.279  ; 0.465        ; 0.186          ; Low Pulse Width ; clk_50 ; Rise       ; clk_400hz:clk_400hz|clk_400hz            ;
; 0.279  ; 0.465        ; 0.186          ; Low Pulse Width ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[0]           ;
; 0.279  ; 0.465        ; 0.186          ; Low Pulse Width ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[10]          ;
; 0.279  ; 0.465        ; 0.186          ; Low Pulse Width ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[11]          ;
; 0.279  ; 0.465        ; 0.186          ; Low Pulse Width ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[12]          ;
; 0.279  ; 0.465        ; 0.186          ; Low Pulse Width ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[13]          ;
; 0.279  ; 0.465        ; 0.186          ; Low Pulse Width ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[14]          ;
; 0.279  ; 0.465        ; 0.186          ; Low Pulse Width ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[15]          ;
; 0.279  ; 0.465        ; 0.186          ; Low Pulse Width ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[16]          ;
; 0.279  ; 0.465        ; 0.186          ; Low Pulse Width ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[17]          ;
; 0.279  ; 0.465        ; 0.186          ; Low Pulse Width ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[18]          ;
; 0.279  ; 0.465        ; 0.186          ; Low Pulse Width ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[19]          ;
; 0.279  ; 0.465        ; 0.186          ; Low Pulse Width ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[1]           ;
; 0.279  ; 0.465        ; 0.186          ; Low Pulse Width ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[20]          ;
; 0.279  ; 0.465        ; 0.186          ; Low Pulse Width ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[21]          ;
; 0.279  ; 0.465        ; 0.186          ; Low Pulse Width ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[22]          ;
; 0.279  ; 0.465        ; 0.186          ; Low Pulse Width ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[23]          ;
; 0.279  ; 0.465        ; 0.186          ; Low Pulse Width ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[24]          ;
; 0.279  ; 0.465        ; 0.186          ; Low Pulse Width ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[25]          ;
; 0.279  ; 0.465        ; 0.186          ; Low Pulse Width ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[2]           ;
; 0.279  ; 0.465        ; 0.186          ; Low Pulse Width ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[3]           ;
; 0.279  ; 0.465        ; 0.186          ; Low Pulse Width ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[4]           ;
+--------+--------------+----------------+-----------------+--------+------------+------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clr'                                                             ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                     ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; clr   ; Rise       ; clr                        ;
; 0.415  ; 0.415        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; clr~input|o                ;
; 0.433  ; 0.433        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[18]~9|datac  ;
; 0.433  ; 0.433        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[8]~29|datac  ;
; 0.434  ; 0.434        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[16]~33|datac ;
; 0.434  ; 0.434        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[17]~21|datac ;
; 0.443  ; 0.443        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[8]~29   ;
; 0.444  ; 0.444        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[16]~33  ;
; 0.446  ; 0.446        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[18]~9   ;
; 0.447  ; 0.447        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[17]~21  ;
; 0.458  ; 0.458        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[20]~61|datac ;
; 0.461  ; 0.461        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[19]~49|datab ;
; 0.471  ; 0.471        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[20]~61  ;
; 0.475  ; 0.475        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[19]~49  ;
; 0.475  ; 0.475        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[11]~45|datac ;
; 0.475  ; 0.475        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[12]~57|datac ;
; 0.475  ; 0.475        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[24]~37|datac ;
; 0.475  ; 0.475        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[25]~25|datac ;
; 0.485  ; 0.485        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[12]~57  ;
; 0.485  ; 0.485        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[24]~37  ;
; 0.488  ; 0.488        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[11]~45  ;
; 0.488  ; 0.488        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[25]~25  ;
; 0.488  ; 0.488        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[1]~13|datac  ;
; 0.488  ; 0.488        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[2]~1|datac   ;
; 0.489  ; 0.489        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[3]~41|datac  ;
; 0.489  ; 0.489        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[4]~53|datac  ;
; 0.491  ; 0.491        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[10]~5|datac  ;
; 0.491  ; 0.491        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[9]~17|datac  ;
; 0.492  ; 0.492        ; 0.000          ; Low Pulse Width  ; clr   ; Fall       ; lfsr:lfsr|data_out[10]~5   ;
; 0.492  ; 0.492        ; 0.000          ; Low Pulse Width  ; clr   ; Fall       ; lfsr:lfsr|data_out[9]~17   ;
; 0.495  ; 0.495        ; 0.000          ; Low Pulse Width  ; clr   ; Fall       ; lfsr:lfsr|data_out[1]~13   ;
; 0.497  ; 0.497        ; 0.000          ; Low Pulse Width  ; clr   ; Fall       ; lfsr:lfsr|data_out[4]~53   ;
; 0.498  ; 0.498        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[2]~1    ;
; 0.498  ; 0.498        ; 0.000          ; Low Pulse Width  ; clr   ; Fall       ; lfsr:lfsr|data_out[2]~1    ;
; 0.498  ; 0.498        ; 0.000          ; Low Pulse Width  ; clr   ; Fall       ; lfsr:lfsr|data_out[3]~41   ;
; 0.499  ; 0.499        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[3]~41   ;
; 0.499  ; 0.499        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[4]~53   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; clr~input|i                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; clr~input|i                ;
; 0.501  ; 0.501        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[1]~13   ;
; 0.504  ; 0.504        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[10]~5   ;
; 0.504  ; 0.504        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[9]~17   ;
; 0.506  ; 0.506        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; lfsr|data_out[10]~5|datac  ;
; 0.506  ; 0.506        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; lfsr|data_out[9]~17|datac  ;
; 0.508  ; 0.508        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; lfsr|data_out[4]~53|datac  ;
; 0.509  ; 0.509        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; lfsr|data_out[1]~13|datac  ;
; 0.509  ; 0.509        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; lfsr|data_out[2]~1|datac   ;
; 0.509  ; 0.509        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; lfsr|data_out[3]~41|datac  ;
; 0.510  ; 0.510        ; 0.000          ; Low Pulse Width  ; clr   ; Fall       ; lfsr:lfsr|data_out[11]~45  ;
; 0.510  ; 0.510        ; 0.000          ; Low Pulse Width  ; clr   ; Fall       ; lfsr:lfsr|data_out[25]~25  ;
; 0.512  ; 0.512        ; 0.000          ; Low Pulse Width  ; clr   ; Fall       ; lfsr:lfsr|data_out[12]~57  ;
; 0.513  ; 0.513        ; 0.000          ; Low Pulse Width  ; clr   ; Fall       ; lfsr:lfsr|data_out[24]~37  ;
; 0.522  ; 0.522        ; 0.000          ; Low Pulse Width  ; clr   ; Fall       ; lfsr:lfsr|data_out[19]~49  ;
; 0.523  ; 0.523        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; lfsr|data_out[12]~57|datac ;
; 0.524  ; 0.524        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; lfsr|data_out[11]~45|datac ;
; 0.524  ; 0.524        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; lfsr|data_out[24]~37|datac ;
; 0.524  ; 0.524        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; lfsr|data_out[25]~25|datac ;
; 0.527  ; 0.527        ; 0.000          ; Low Pulse Width  ; clr   ; Fall       ; lfsr:lfsr|data_out[20]~61  ;
; 0.538  ; 0.538        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; lfsr|data_out[19]~49|datab ;
; 0.541  ; 0.541        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; lfsr|data_out[20]~61|datac ;
; 0.552  ; 0.552        ; 0.000          ; Low Pulse Width  ; clr   ; Fall       ; lfsr:lfsr|data_out[17]~21  ;
; 0.552  ; 0.552        ; 0.000          ; Low Pulse Width  ; clr   ; Fall       ; lfsr:lfsr|data_out[18]~9   ;
; 0.555  ; 0.555        ; 0.000          ; Low Pulse Width  ; clr   ; Fall       ; lfsr:lfsr|data_out[16]~33  ;
; 0.555  ; 0.555        ; 0.000          ; Low Pulse Width  ; clr   ; Fall       ; lfsr:lfsr|data_out[8]~29   ;
; 0.566  ; 0.566        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; lfsr|data_out[16]~33|datac ;
; 0.566  ; 0.566        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; lfsr|data_out[17]~21|datac ;
; 0.566  ; 0.566        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; lfsr|data_out[18]~9|datac  ;
; 0.566  ; 0.566        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; lfsr|data_out[8]~29|datac  ;
; 0.585  ; 0.585        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; clr~input|o                ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clock_100hz:clock_100hz|clk_100hz'                                                                                                                                                                                   ;
+--------+--------------+----------------+------------------+-----------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                             ; Clock Edge ; Target                                                                                                                                             ;
+--------+--------------+----------------+------------------+-----------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_address_reg0   ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_datain_reg0    ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_we_reg         ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_address_reg0   ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_datain_reg0    ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_we_reg         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a0                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a1                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a2                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a3                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a4                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a5                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a6                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a7                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a8                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a9                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|parity9                         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|sub_parity10a[0]                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|sub_parity10a[1]                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|sub_parity10a[2]                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[0] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[1] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[2] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[3] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[4] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[5] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[6] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[7] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[8] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[9] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[0] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[1] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[2] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[3] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[4] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[5] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[6] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[7] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[8] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[9] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[0]                                          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[1]                                          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[2]                                          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[3]                                          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[4]                                          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[5]                                          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[6]                                          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[7]                                          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[8]                                          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[9]                                          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[0]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[1]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[2]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[3]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[4]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[5]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[6]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[7]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[8]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[9]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|data_out[10]~_emulated                                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|data_out[11]~_emulated                                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|data_out[12]~_emulated                                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|data_out[16]~_emulated                                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|data_out[17]~_emulated                                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|data_out[18]~_emulated                                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|data_out[19]~_emulated                                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|data_out[1]~_emulated                                                                                                                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|data_out[20]~_emulated                                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|data_out[24]~_emulated                                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|data_out[25]~_emulated                                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|data_out[2]~_emulated                                                                                                                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|data_out[3]~_emulated                                                                                                                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|data_out[4]~_emulated                                                                                                                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|data_out[8]~_emulated                                                                                                                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|data_out[9]~_emulated                                                                                                                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|q[0]                                                                                                                                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|q[10]                                                                                                                                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|q[11]                                                                                                                                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|q[12]                                                                                                                                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|q[13]                                                                                                                                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|q[14]                                                                                                                                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|q[15]                                                                                                                                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|q[1]                                                                                                                                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|q[2]                                                                                                                                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|q[3]                                                                                                                                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|q[4]                                                                                                                                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|q[5]                                                                                                                                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|q[6]                                                                                                                                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|q[7]                                                                                                                                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|q[8]                                                                                                                                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|q[9]                                                                                                                                     ;
; 0.211  ; 0.444        ; 0.233          ; Low Pulse Width  ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_address_reg0   ;
; 0.211  ; 0.444        ; 0.233          ; Low Pulse Width  ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_we_reg         ;
; 0.212  ; 0.445        ; 0.233          ; Low Pulse Width  ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_datain_reg0    ;
; 0.213  ; 0.446        ; 0.233          ; Low Pulse Width  ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_address_reg0   ;
; 0.213  ; 0.446        ; 0.233          ; Low Pulse Width  ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_we_reg         ;
; 0.214  ; 0.447        ; 0.233          ; Low Pulse Width  ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_datain_reg0    ;
; 0.235  ; 0.453        ; 0.218          ; High Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a3                      ;
; 0.235  ; 0.453        ; 0.218          ; High Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a4                      ;
+--------+--------------+----------------+------------------+-----------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clk_400hz:clk_400hz|clk_400hz'                                                                                                                                                                                   ;
+--------+--------------+----------------+------------------+-------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                         ; Clock Edge ; Target                                                                                                                                             ;
+--------+--------------+----------------+------------------+-------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[0]                             ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[1]                             ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[2]                             ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[3]                             ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[4]                             ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[5]                             ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[6]                             ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[7]                             ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~portb_address_reg0   ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~portb_address_reg0   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[0]                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[1]                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[2]                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[3]                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[4]                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[5]                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[6]                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[7]                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[8]                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[9]                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|parity5                         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|sub_parity6a0                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|sub_parity6a1                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|sub_parity6a2                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[0] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[1] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[2] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[3] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[4] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[5] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[6] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[7] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[8] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[9] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[0] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[1] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[2] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[3] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[4] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[5] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[6] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[7] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[8] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[9] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit0                            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1                            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[0]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[1]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[2]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[3]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[4]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[5]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[6]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[7]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[8]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[9]                                                  ;
; 0.175  ; 0.393        ; 0.218          ; High Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[0] ;
; 0.192  ; 0.410        ; 0.218          ; High Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[0]                    ;
; 0.192  ; 0.410        ; 0.218          ; High Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[1]                    ;
; 0.192  ; 0.410        ; 0.218          ; High Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[2]                    ;
; 0.192  ; 0.410        ; 0.218          ; High Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[3]                    ;
; 0.192  ; 0.410        ; 0.218          ; High Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[4]                    ;
; 0.192  ; 0.410        ; 0.218          ; High Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[6]                    ;
; 0.192  ; 0.410        ; 0.218          ; High Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[7]                    ;
; 0.192  ; 0.410        ; 0.218          ; High Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[8]                    ;
; 0.192  ; 0.410        ; 0.218          ; High Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[9]                    ;
; 0.192  ; 0.410        ; 0.218          ; High Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|parity5                         ;
; 0.192  ; 0.410        ; 0.218          ; High Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|sub_parity6a0                   ;
; 0.192  ; 0.410        ; 0.218          ; High Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|sub_parity6a1                   ;
; 0.192  ; 0.410        ; 0.218          ; High Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|sub_parity6a2                   ;
; 0.192  ; 0.410        ; 0.218          ; High Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[8] ;
; 0.192  ; 0.410        ; 0.218          ; High Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[0] ;
; 0.192  ; 0.410        ; 0.218          ; High Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[2] ;
; 0.192  ; 0.410        ; 0.218          ; High Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[3] ;
; 0.192  ; 0.410        ; 0.218          ; High Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[4] ;
; 0.192  ; 0.410        ; 0.218          ; High Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[5] ;
; 0.192  ; 0.410        ; 0.218          ; High Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[6] ;
; 0.192  ; 0.410        ; 0.218          ; High Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[7] ;
; 0.192  ; 0.410        ; 0.218          ; High Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[8] ;
; 0.192  ; 0.410        ; 0.218          ; High Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[9] ;
; 0.192  ; 0.410        ; 0.218          ; High Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit0                            ;
; 0.192  ; 0.410        ; 0.218          ; High Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1                            ;
; 0.192  ; 0.410        ; 0.218          ; High Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[2]                                                  ;
; 0.192  ; 0.410        ; 0.218          ; High Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[3]                                                  ;
; 0.192  ; 0.410        ; 0.218          ; High Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[5]                                                  ;
; 0.193  ; 0.411        ; 0.218          ; High Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[5]                    ;
; 0.193  ; 0.411        ; 0.218          ; High Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[1] ;
; 0.193  ; 0.411        ; 0.218          ; High Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[2] ;
; 0.193  ; 0.411        ; 0.218          ; High Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[3] ;
; 0.193  ; 0.411        ; 0.218          ; High Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[4] ;
; 0.193  ; 0.411        ; 0.218          ; High Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[5] ;
; 0.193  ; 0.411        ; 0.218          ; High Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[6] ;
; 0.193  ; 0.411        ; 0.218          ; High Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[7] ;
; 0.193  ; 0.411        ; 0.218          ; High Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[9] ;
; 0.193  ; 0.411        ; 0.218          ; High Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[1] ;
; 0.193  ; 0.411        ; 0.218          ; High Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[0]                                                  ;
; 0.193  ; 0.411        ; 0.218          ; High Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[1]                                                  ;
; 0.193  ; 0.411        ; 0.218          ; High Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[4]                                                  ;
; 0.193  ; 0.411        ; 0.218          ; High Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[6]                                                  ;
; 0.193  ; 0.411        ; 0.218          ; High Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[7]                                                  ;
+--------+--------------+----------------+------------------+-------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                    ;
+-----------+-----------------------------------+-------+-------+------------+-----------------------------------+
; Data Port ; Clock Port                        ; Rise  ; Fall  ; Clock Edge ; Clock Reference                   ;
+-----------+-----------------------------------+-------+-------+------------+-----------------------------------+
; Rdreq     ; clk_400hz:clk_400hz|clk_400hz     ; 2.581 ; 2.804 ; Rise       ; clk_400hz:clk_400hz|clk_400hz     ;
; Wr_en     ; clk_50                            ; 2.548 ; 2.745 ; Rise       ; clk_50                            ;
; Wrreq     ; clock_100hz:clock_100hz|clk_100hz ; 2.380 ; 2.525 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
; clr       ; clock_100hz:clock_100hz|clk_100hz ; 1.579 ; 1.522 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
+-----------+-----------------------------------+-------+-------+------------+-----------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                       ;
+-----------+-----------------------------------+--------+--------+------------+-----------------------------------+
; Data Port ; Clock Port                        ; Rise   ; Fall   ; Clock Edge ; Clock Reference                   ;
+-----------+-----------------------------------+--------+--------+------------+-----------------------------------+
; Rdreq     ; clk_400hz:clk_400hz|clk_400hz     ; -1.076 ; -1.279 ; Rise       ; clk_400hz:clk_400hz|clk_400hz     ;
; Wr_en     ; clk_50                            ; -1.515 ; -1.710 ; Rise       ; clk_50                            ;
; Wrreq     ; clock_100hz:clock_100hz|clk_100hz ; -0.625 ; -0.820 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
; clr       ; clock_100hz:clock_100hz|clk_100hz ; -0.410 ; -0.356 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
+-----------+-----------------------------------+--------+--------+------------+-----------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                             ;
+------------+-----------------------------------+--------+--------+------------+-----------------------------------+
; Data Port  ; Clock Port                        ; Rise   ; Fall   ; Clock Edge ; Clock Reference                   ;
+------------+-----------------------------------+--------+--------+------------+-----------------------------------+
; Fifo_empty ; clk_400hz:clk_400hz|clk_400hz     ; 13.274 ; 13.564 ; Rise       ; clk_400hz:clk_400hz|clk_400hz     ;
; Tx         ; clk_50                            ; 11.207 ; 11.164 ; Rise       ; clk_50                            ;
; Tx_busy    ; clk_50                            ; 6.868  ; 6.727  ; Rise       ; clk_50                            ;
; Fifo_full  ; clock_100hz:clock_100hz|clk_100hz ; 10.867 ; 11.015 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
; out1[*]    ; clock_100hz:clock_100hz|clk_100hz ; 13.959 ; 13.591 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out1[0]   ; clock_100hz:clock_100hz|clk_100hz ; 12.525 ; 12.433 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out1[1]   ; clock_100hz:clock_100hz|clk_100hz ; 12.641 ; 12.383 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out1[2]   ; clock_100hz:clock_100hz|clk_100hz ; 13.959 ; 13.591 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out1[3]   ; clock_100hz:clock_100hz|clk_100hz ; 10.143 ; 10.116 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out1[4]   ; clock_100hz:clock_100hz|clk_100hz ; 10.342 ; 10.339 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out1[5]   ; clock_100hz:clock_100hz|clk_100hz ; 12.837 ; 12.799 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out1[6]   ; clock_100hz:clock_100hz|clk_100hz ; 11.525 ; 11.664 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
; out2[*]    ; clock_100hz:clock_100hz|clk_100hz ; 10.123 ; 10.238 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out2[0]   ; clock_100hz:clock_100hz|clk_100hz ; 9.802  ; 9.695  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out2[1]   ; clock_100hz:clock_100hz|clk_100hz ; 9.267  ; 9.214  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out2[2]   ; clock_100hz:clock_100hz|clk_100hz ; 8.861  ; 8.731  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out2[3]   ; clock_100hz:clock_100hz|clk_100hz ; 8.978  ; 8.853  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out2[4]   ; clock_100hz:clock_100hz|clk_100hz ; 8.504  ; 8.336  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out2[5]   ; clock_100hz:clock_100hz|clk_100hz ; 9.613  ; 9.512  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out2[6]   ; clock_100hz:clock_100hz|clk_100hz ; 10.123 ; 10.238 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
; out3[*]    ; clock_100hz:clock_100hz|clk_100hz ; 8.480  ; 8.510  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out3[0]   ; clock_100hz:clock_100hz|clk_100hz ; 8.430  ; 8.375  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out3[1]   ; clock_100hz:clock_100hz|clk_100hz ; 8.480  ; 8.435  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out3[2]   ; clock_100hz:clock_100hz|clk_100hz ; 8.155  ; 8.139  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out3[3]   ; clock_100hz:clock_100hz|clk_100hz ; 8.148  ; 8.119  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out3[4]   ; clock_100hz:clock_100hz|clk_100hz ; 8.443  ; 8.318  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out3[5]   ; clock_100hz:clock_100hz|clk_100hz ; 8.410  ; 8.370  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out3[6]   ; clock_100hz:clock_100hz|clk_100hz ; 8.377  ; 8.510  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
; out4[*]    ; clock_100hz:clock_100hz|clk_100hz ; 10.276 ; 10.233 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out4[0]   ; clock_100hz:clock_100hz|clk_100hz ; 9.516  ; 9.360  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out4[1]   ; clock_100hz:clock_100hz|clk_100hz ; 9.714  ; 9.642  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out4[2]   ; clock_100hz:clock_100hz|clk_100hz ; 10.276 ; 10.233 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out4[3]   ; clock_100hz:clock_100hz|clk_100hz ; 8.946  ; 8.855  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out4[4]   ; clock_100hz:clock_100hz|clk_100hz ; 8.841  ; 8.756  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out4[5]   ; clock_100hz:clock_100hz|clk_100hz ; 8.626  ; 8.554  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out4[6]   ; clock_100hz:clock_100hz|clk_100hz ; 8.520  ; 8.559  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
+------------+-----------------------------------+--------+--------+------------+-----------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                     ;
+------------+-----------------------------------+--------+--------+------------+-----------------------------------+
; Data Port  ; Clock Port                        ; Rise   ; Fall   ; Clock Edge ; Clock Reference                   ;
+------------+-----------------------------------+--------+--------+------------+-----------------------------------+
; Fifo_empty ; clk_400hz:clk_400hz|clk_400hz     ; 11.633 ; 11.929 ; Rise       ; clk_400hz:clk_400hz|clk_400hz     ;
; Tx         ; clk_50                            ; 10.831 ; 10.789 ; Rise       ; clk_50                            ;
; Tx_busy    ; clk_50                            ; 6.621  ; 6.484  ; Rise       ; clk_50                            ;
; Fifo_full  ; clock_100hz:clock_100hz|clk_100hz ; 9.527  ; 9.730  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
; out1[*]    ; clock_100hz:clock_100hz|clk_100hz ; 8.816  ; 8.721  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out1[0]   ; clock_100hz:clock_100hz|clk_100hz ; 11.127 ; 10.992 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out1[1]   ; clock_100hz:clock_100hz|clk_100hz ; 11.236 ; 11.133 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out1[2]   ; clock_100hz:clock_100hz|clk_100hz ; 12.485 ; 12.151 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out1[3]   ; clock_100hz:clock_100hz|clk_100hz ; 8.816  ; 8.721  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out1[4]   ; clock_100hz:clock_100hz|clk_100hz ; 9.062  ; 8.990  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out1[5]   ; clock_100hz:clock_100hz|clk_100hz ; 11.441 ; 11.394 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out1[6]   ; clock_100hz:clock_100hz|clk_100hz ; 10.104 ; 10.260 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
; out2[*]    ; clock_100hz:clock_100hz|clk_100hz ; 7.626  ; 7.529  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out2[0]   ; clock_100hz:clock_100hz|clk_100hz ; 8.108  ; 7.970  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out2[1]   ; clock_100hz:clock_100hz|clk_100hz ; 7.626  ; 7.529  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out2[2]   ; clock_100hz:clock_100hz|clk_100hz ; 8.062  ; 7.915  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out2[3]   ; clock_100hz:clock_100hz|clk_100hz ; 8.171  ; 8.011  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out2[4]   ; clock_100hz:clock_100hz|clk_100hz ; 7.756  ; 7.577  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out2[5]   ; clock_100hz:clock_100hz|clk_100hz ; 8.831  ; 8.742  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out2[6]   ; clock_100hz:clock_100hz|clk_100hz ; 9.322  ; 9.445  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
; out3[*]    ; clock_100hz:clock_100hz|clk_100hz ; 7.555  ; 7.472  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out3[0]   ; clock_100hz:clock_100hz|clk_100hz ; 7.834  ; 7.738  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out3[1]   ; clock_100hz:clock_100hz|clk_100hz ; 7.876  ; 7.762  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out3[2]   ; clock_100hz:clock_100hz|clk_100hz ; 7.558  ; 7.472  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out3[3]   ; clock_100hz:clock_100hz|clk_100hz ; 7.555  ; 7.473  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out3[4]   ; clock_100hz:clock_100hz|clk_100hz ; 7.888  ; 7.722  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out3[5]   ; clock_100hz:clock_100hz|clk_100hz ; 7.824  ; 7.725  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out3[6]   ; clock_100hz:clock_100hz|clk_100hz ; 7.762  ; 7.865  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
; out4[*]    ; clock_100hz:clock_100hz|clk_100hz ; 7.327  ; 7.385  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out4[0]   ; clock_100hz:clock_100hz|clk_100hz ; 8.220  ; 8.101  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out4[1]   ; clock_100hz:clock_100hz|clk_100hz ; 8.456  ; 8.388  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out4[2]   ; clock_100hz:clock_100hz|clk_100hz ; 9.104  ; 9.016  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out4[3]   ; clock_100hz:clock_100hz|clk_100hz ; 7.755  ; 7.654  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out4[4]   ; clock_100hz:clock_100hz|clk_100hz ; 7.645  ; 7.585  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out4[5]   ; clock_100hz:clock_100hz|clk_100hz ; 7.425  ; 7.393  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out4[6]   ; clock_100hz:clock_100hz|clk_100hz ; 7.327  ; 7.385  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
+------------+-----------------------------------+--------+--------+------------+-----------------------------------+


----------------
; MTBF Summary ;
----------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-------------------------+
; Source Node                                                                                               ; Synchronization Node                                                                                                                               ; Typical MTBF (Years) ; Included in Design MTBF ;
+-----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-------------------------+
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[6]         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[6] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[5]         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[5] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[8] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[9]         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[9] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[2] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[4]         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[4] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[3]         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[3] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[0]         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[0] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[8]         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[8] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[0] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[0] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[6] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[1]         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[1] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[4] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[4] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[9] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[9] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[7]         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[7] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[3] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[5] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[5] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[1] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[1] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[7] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[7] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[2]         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[2] ; Not Calculated       ; Yes                     ;
+-----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-------------------------+


Synchronizer Chain #1: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[6]                                                  ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[6] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -3.068         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clk_400hz:clk_400hz|clk_400hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[6]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[6] ;                ;              ;                  ; -0.631       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[6] ;                ;              ;                  ; -2.437       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #2: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[5]                                                  ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[5] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -2.803         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clk_400hz:clk_400hz|clk_400hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[5]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[5] ;                ;              ;                  ; -0.734       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[5] ;                ;              ;                  ; -2.069       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #3: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[8]                                          ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[8] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -2.701         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clk_400hz:clk_400hz|clk_400hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[8]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[8] ;                ;              ;                  ; -0.404       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[8] ;                ;              ;                  ; -2.297       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #4: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[9]                                                  ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[9] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -2.615         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clk_400hz:clk_400hz|clk_400hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[9]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[9] ;                ;              ;                  ; -0.227       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[9] ;                ;              ;                  ; -2.388       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #5: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[2]                                          ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[2] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -2.595         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clk_400hz:clk_400hz|clk_400hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[2]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[2] ;                ;              ;                  ; -0.350       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[2] ;                ;              ;                  ; -2.245       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #6: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[4]                                                  ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[4] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -2.577         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clk_400hz:clk_400hz|clk_400hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[4]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[4] ;                ;              ;                  ; -0.203       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[4] ;                ;              ;                  ; -2.374       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #7: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[3]                                                  ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[3] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -2.526         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clk_400hz:clk_400hz|clk_400hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[3]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[3] ;                ;              ;                  ; -0.722       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[3] ;                ;              ;                  ; -1.804       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #8: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[0]                                                  ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[0] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -2.458         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clk_400hz:clk_400hz|clk_400hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[0]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[0] ;                ;              ;                  ; -0.218       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[0] ;                ;              ;                  ; -2.240       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #9: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[8]                                                  ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[8] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -2.453         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clk_400hz:clk_400hz|clk_400hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[8]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[8] ;                ;              ;                  ; -0.382       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[8] ;                ;              ;                  ; -2.071       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #10: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[0]                                          ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[0] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -2.386         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clk_400hz:clk_400hz|clk_400hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[0]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[0] ;                ;              ;                  ; -0.774       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[0] ;                ;              ;                  ; -1.612       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #11: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[6]                                          ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[6] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -2.360         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clk_400hz:clk_400hz|clk_400hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[6]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[6] ;                ;              ;                  ; -0.096       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[6] ;                ;              ;                  ; -2.264       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #12: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[1]                                                  ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[1] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -2.349         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clk_400hz:clk_400hz|clk_400hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[1]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[1] ;                ;              ;                  ; -0.415       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[1] ;                ;              ;                  ; -1.934       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #13: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[4]                                          ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[4] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -2.340         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clk_400hz:clk_400hz|clk_400hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[4]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[4] ;                ;              ;                  ; -0.361       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[4] ;                ;              ;                  ; -1.979       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #14: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[9]                                          ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[9] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -2.317         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clk_400hz:clk_400hz|clk_400hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[9]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[9] ;                ;              ;                  ; -0.374       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[9] ;                ;              ;                  ; -1.943       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #15: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[7]                                                  ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[7] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -2.312         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clk_400hz:clk_400hz|clk_400hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[7]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[7] ;                ;              ;                  ; -0.390       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[7] ;                ;              ;                  ; -1.922       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #16: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[3]                                          ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[3] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -2.251         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clk_400hz:clk_400hz|clk_400hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[3]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[3] ;                ;              ;                  ; -0.313       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[3] ;                ;              ;                  ; -1.938       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #17: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[5]                                          ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[5] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -2.198         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clk_400hz:clk_400hz|clk_400hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[5]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[5] ;                ;              ;                  ; -0.525       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[5] ;                ;              ;                  ; -1.673       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #18: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[1]                                          ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[1] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -2.111         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clk_400hz:clk_400hz|clk_400hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[1]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[1] ;                ;              ;                  ; 0.218        ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[1] ;                ;              ;                  ; -2.329       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #19: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[7]                                          ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[7] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -2.087         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clk_400hz:clk_400hz|clk_400hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[7]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[7] ;                ;              ;                  ; -0.296       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[7] ;                ;              ;                  ; -1.791       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #20: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[2]                                                  ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[2] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -1.800         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clk_400hz:clk_400hz|clk_400hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[2]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[2] ;                ;              ;                  ; 0.220        ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[2] ;                ;              ;                  ; -2.020       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



+------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                         ;
+-----------------------------------+--------+---------------+
; Clock                             ; Slack  ; End Point TNS ;
+-----------------------------------+--------+---------------+
; clk_50                            ; -1.129 ; -28.074       ;
; clr                               ; -1.128 ; -13.228       ;
; clk_400hz:clk_400hz|clk_400hz     ; -1.010 ; -33.208       ;
; clock_100hz:clock_100hz|clk_100hz ; -0.940 ; -22.062       ;
+-----------------------------------+--------+---------------+


+-----------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                         ;
+-----------------------------------+-------+---------------+
; Clock                             ; Slack ; End Point TNS ;
+-----------------------------------+-------+---------------+
; clock_100hz:clock_100hz|clk_100hz ; 0.010 ; 0.000         ;
; clk_50                            ; 0.045 ; 0.000         ;
; clk_400hz:clk_400hz|clk_400hz     ; 0.184 ; 0.000         ;
; clr                               ; 1.039 ; 0.000         ;
+-----------------------------------+-------+---------------+


+------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                      ;
+-----------------------------------+--------+---------------+
; Clock                             ; Slack  ; End Point TNS ;
+-----------------------------------+--------+---------------+
; clock_100hz:clock_100hz|clk_100hz ; -0.337 ; -10.412       ;
+-----------------------------------+--------+---------------+


+------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                       ;
+-----------------------------------+--------+---------------+
; Clock                             ; Slack  ; End Point TNS ;
+-----------------------------------+--------+---------------+
; clock_100hz:clock_100hz|clk_100hz ; -0.086 ; -1.020        ;
+-----------------------------------+--------+---------------+


+------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary           ;
+-----------------------------------+--------+---------------+
; Clock                             ; Slack  ; End Point TNS ;
+-----------------------------------+--------+---------------+
; clk_50                            ; -3.000 ; -84.789       ;
; clr                               ; -3.000 ; -3.000        ;
; clock_100hz:clock_100hz|clk_100hz ; -1.000 ; -92.000       ;
; clk_400hz:clk_400hz|clk_400hz     ; -1.000 ; -56.000       ;
+-----------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk_50'                                                                                                                     ;
+--------+-------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                           ; To Node                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.129 ; clk_400hz:clk_400hz|counter[19]     ; clk_400hz:clk_400hz|clk_400hz       ; clk_50       ; clk_50      ; 1.000        ; -0.041     ; 2.075      ;
; -1.129 ; clk_400hz:clk_400hz|counter[17]     ; clk_400hz:clk_400hz|clk_400hz       ; clk_50       ; clk_50      ; 1.000        ; -0.041     ; 2.075      ;
; -1.128 ; clk_400hz:clk_400hz|counter[23]     ; clk_400hz:clk_400hz|clk_400hz       ; clk_50       ; clk_50      ; 1.000        ; -0.041     ; 2.074      ;
; -1.121 ; clk_400hz:clk_400hz|counter[16]     ; clk_400hz:clk_400hz|clk_400hz       ; clk_50       ; clk_50      ; 1.000        ; -0.041     ; 2.067      ;
; -1.032 ; clock_100hz:clock_100hz|counter[8]  ; clock_100hz:clock_100hz|clk_100hz   ; clk_50       ; clk_50      ; 1.000        ; -0.039     ; 1.980      ;
; -1.029 ; clk_400hz:clk_400hz|counter[1]      ; clock_100hz:clock_100hz|clk_100hz   ; clk_50       ; clk_50      ; 1.000        ; -0.037     ; 1.979      ;
; -1.015 ; clk_400hz:clk_400hz|counter[5]      ; clk_400hz:clk_400hz|clk_400hz       ; clk_50       ; clk_50      ; 1.000        ; -0.042     ; 1.960      ;
; -1.009 ; clk_400hz:clk_400hz|counter[22]     ; clk_400hz:clk_400hz|clk_400hz       ; clk_50       ; clk_50      ; 1.000        ; -0.041     ; 1.955      ;
; -0.985 ; clk_400hz:clk_400hz|counter[18]     ; clk_400hz:clk_400hz|clk_400hz       ; clk_50       ; clk_50      ; 1.000        ; -0.041     ; 1.931      ;
; -0.985 ; clk_400hz:clk_400hz|counter[7]      ; clk_400hz:clk_400hz|clk_400hz       ; clk_50       ; clk_50      ; 1.000        ; -0.042     ; 1.930      ;
; -0.981 ; clk_400hz:clk_400hz|counter[4]      ; clk_400hz:clk_400hz|clk_400hz       ; clk_50       ; clk_50      ; 1.000        ; -0.042     ; 1.926      ;
; -0.962 ; clock_100hz:clock_100hz|counter[9]  ; clock_100hz:clock_100hz|clk_100hz   ; clk_50       ; clk_50      ; 1.000        ; -0.039     ; 1.910      ;
; -0.961 ; clk_400hz:clk_400hz|counter[15]     ; clk_400hz:clk_400hz|clk_400hz       ; clk_50       ; clk_50      ; 1.000        ; -0.041     ; 1.907      ;
; -0.960 ; clock_100hz:clock_100hz|counter[10] ; clock_100hz:clock_100hz|clk_100hz   ; clk_50       ; clk_50      ; 1.000        ; -0.039     ; 1.908      ;
; -0.957 ; clk_400hz:clk_400hz|counter[0]      ; clock_100hz:clock_100hz|clk_100hz   ; clk_50       ; clk_50      ; 1.000        ; -0.037     ; 1.907      ;
; -0.937 ; clk_400hz:clk_400hz|counter[13]     ; clk_400hz:clk_400hz|clk_400hz       ; clk_50       ; clk_50      ; 1.000        ; -0.041     ; 1.883      ;
; -0.926 ; clk_400hz:clk_400hz|counter[6]      ; clk_400hz:clk_400hz|clk_400hz       ; clk_50       ; clk_50      ; 1.000        ; -0.042     ; 1.871      ;
; -0.920 ; clk_400hz:clk_400hz|counter[20]     ; clk_400hz:clk_400hz|clk_400hz       ; clk_50       ; clk_50      ; 1.000        ; -0.041     ; 1.866      ;
; -0.912 ; clock_100hz:clock_100hz|counter[18] ; clock_100hz:clock_100hz|clk_100hz   ; clk_50       ; clk_50      ; 1.000        ; -0.038     ; 1.861      ;
; -0.906 ; clock_100hz:clock_100hz|counter[3]  ; clock_100hz:clock_100hz|clk_100hz   ; clk_50       ; clk_50      ; 1.000        ; -0.039     ; 1.854      ;
; -0.901 ; clk_400hz:clk_400hz|counter[9]      ; clk_400hz:clk_400hz|clk_400hz       ; clk_50       ; clk_50      ; 1.000        ; -0.042     ; 1.846      ;
; -0.879 ; clk_400hz:clk_400hz|counter[1]      ; clk_400hz:clk_400hz|clk_400hz       ; clk_50       ; clk_50      ; 1.000        ; -0.042     ; 1.824      ;
; -0.878 ; clock_100hz:clock_100hz|counter[7]  ; clock_100hz:clock_100hz|clk_100hz   ; clk_50       ; clk_50      ; 1.000        ; -0.039     ; 1.826      ;
; -0.871 ; clk_400hz:clk_400hz|counter[21]     ; clk_400hz:clk_400hz|clk_400hz       ; clk_50       ; clk_50      ; 1.000        ; -0.041     ; 1.817      ;
; -0.869 ; clock_100hz:clock_100hz|counter[14] ; clock_100hz:clock_100hz|clk_100hz   ; clk_50       ; clk_50      ; 1.000        ; -0.038     ; 1.818      ;
; -0.864 ; clock_100hz:clock_100hz|counter[16] ; clock_100hz:clock_100hz|clk_100hz   ; clk_50       ; clk_50      ; 1.000        ; -0.038     ; 1.813      ;
; -0.857 ; clock_100hz:clock_100hz|counter[4]  ; clock_100hz:clock_100hz|clk_100hz   ; clk_50       ; clk_50      ; 1.000        ; -0.039     ; 1.805      ;
; -0.849 ; clock_100hz:clock_100hz|counter[19] ; clock_100hz:clock_100hz|clk_100hz   ; clk_50       ; clk_50      ; 1.000        ; -0.038     ; 1.798      ;
; -0.846 ; clock_100hz:clock_100hz|counter[23] ; clock_100hz:clock_100hz|clk_100hz   ; clk_50       ; clk_50      ; 1.000        ; -0.038     ; 1.795      ;
; -0.842 ; clk_400hz:clk_400hz|counter[24]     ; clk_400hz:clk_400hz|clk_400hz       ; clk_50       ; clk_50      ; 1.000        ; -0.041     ; 1.788      ;
; -0.827 ; clock_100hz:clock_100hz|counter[11] ; clock_100hz:clock_100hz|clk_100hz   ; clk_50       ; clk_50      ; 1.000        ; -0.039     ; 1.775      ;
; -0.827 ; clk_400hz:clk_400hz|counter[3]      ; clk_400hz:clk_400hz|clk_400hz       ; clk_50       ; clk_50      ; 1.000        ; -0.042     ; 1.772      ;
; -0.819 ; clock_100hz:clock_100hz|counter[6]  ; clock_100hz:clock_100hz|clk_100hz   ; clk_50       ; clk_50      ; 1.000        ; -0.039     ; 1.767      ;
; -0.816 ; clk_400hz:clk_400hz|counter[2]      ; clk_400hz:clk_400hz|clk_400hz       ; clk_50       ; clk_50      ; 1.000        ; -0.042     ; 1.761      ;
; -0.816 ; clock_100hz:clock_100hz|counter[5]  ; clock_100hz:clock_100hz|clk_100hz   ; clk_50       ; clk_50      ; 1.000        ; -0.039     ; 1.764      ;
; -0.807 ; clk_400hz:clk_400hz|counter[0]      ; clk_400hz:clk_400hz|clk_400hz       ; clk_50       ; clk_50      ; 1.000        ; -0.042     ; 1.752      ;
; -0.794 ; clk_400hz:clk_400hz|counter[8]      ; clk_400hz:clk_400hz|clk_400hz       ; clk_50       ; clk_50      ; 1.000        ; -0.042     ; 1.739      ;
; -0.788 ; clock_100hz:clock_100hz|counter[17] ; clock_100hz:clock_100hz|clk_100hz   ; clk_50       ; clk_50      ; 1.000        ; -0.040     ; 1.735      ;
; -0.785 ; clock_100hz:clock_100hz|counter[2]  ; clock_100hz:clock_100hz|clk_100hz   ; clk_50       ; clk_50      ; 1.000        ; -0.039     ; 1.733      ;
; -0.775 ; clock_100hz:clock_100hz|counter[21] ; clock_100hz:clock_100hz|clk_100hz   ; clk_50       ; clk_50      ; 1.000        ; -0.038     ; 1.724      ;
; -0.744 ; clk_400hz:clk_400hz|counter[1]      ; clk_400hz:clk_400hz|counter[14]     ; clk_50       ; clk_50      ; 1.000        ; -0.042     ; 1.689      ;
; -0.744 ; clk_400hz:clk_400hz|counter[10]     ; clk_400hz:clk_400hz|clk_400hz       ; clk_50       ; clk_50      ; 1.000        ; -0.040     ; 1.691      ;
; -0.743 ; clk_400hz:clk_400hz|counter[11]     ; clk_400hz:clk_400hz|clk_400hz       ; clk_50       ; clk_50      ; 1.000        ; -0.042     ; 1.688      ;
; -0.730 ; clk_400hz:clk_400hz|counter[14]     ; clk_400hz:clk_400hz|clk_400hz       ; clk_50       ; clk_50      ; 1.000        ; -0.040     ; 1.677      ;
; -0.726 ; clk_400hz:clk_400hz|counter[25]     ; clk_400hz:clk_400hz|clk_400hz       ; clk_50       ; clk_50      ; 1.000        ; -0.041     ; 1.672      ;
; -0.726 ; clk_400hz:clk_400hz|counter[12]     ; clk_400hz:clk_400hz|clk_400hz       ; clk_50       ; clk_50      ; 1.000        ; -0.040     ; 1.673      ;
; -0.714 ; clock_100hz:clock_100hz|counter[8]  ; clock_100hz:clock_100hz|counter[5]  ; clk_50       ; clk_50      ; 1.000        ; -0.040     ; 1.661      ;
; -0.713 ; clk_400hz:clk_400hz|counter[19]     ; clk_400hz:clk_400hz|counter[13]     ; clk_50       ; clk_50      ; 1.000        ; -0.040     ; 1.660      ;
; -0.713 ; clk_400hz:clk_400hz|counter[19]     ; clk_400hz:clk_400hz|counter[15]     ; clk_50       ; clk_50      ; 1.000        ; -0.040     ; 1.660      ;
; -0.713 ; clk_400hz:clk_400hz|counter[17]     ; clk_400hz:clk_400hz|counter[13]     ; clk_50       ; clk_50      ; 1.000        ; -0.040     ; 1.660      ;
; -0.713 ; clk_400hz:clk_400hz|counter[17]     ; clk_400hz:clk_400hz|counter[15]     ; clk_50       ; clk_50      ; 1.000        ; -0.040     ; 1.660      ;
; -0.711 ; clk_400hz:clk_400hz|counter[1]      ; clock_100hz:clock_100hz|counter[5]  ; clk_50       ; clk_50      ; 1.000        ; -0.038     ; 1.660      ;
; -0.710 ; clock_100hz:clock_100hz|counter[13] ; clock_100hz:clock_100hz|clk_100hz   ; clk_50       ; clk_50      ; 1.000        ; -0.040     ; 1.657      ;
; -0.710 ; clock_100hz:clock_100hz|counter[24] ; clock_100hz:clock_100hz|clk_100hz   ; clk_50       ; clk_50      ; 1.000        ; -0.038     ; 1.659      ;
; -0.709 ; clock_100hz:clock_100hz|counter[12] ; clock_100hz:clock_100hz|clk_100hz   ; clk_50       ; clk_50      ; 1.000        ; -0.039     ; 1.657      ;
; -0.705 ; clk_400hz:clk_400hz|counter[16]     ; clk_400hz:clk_400hz|counter[13]     ; clk_50       ; clk_50      ; 1.000        ; -0.040     ; 1.652      ;
; -0.705 ; clk_400hz:clk_400hz|counter[16]     ; clk_400hz:clk_400hz|counter[15]     ; clk_50       ; clk_50      ; 1.000        ; -0.040     ; 1.652      ;
; -0.694 ; clk_400hz:clk_400hz|counter[23]     ; clk_400hz:clk_400hz|counter[13]     ; clk_50       ; clk_50      ; 1.000        ; -0.040     ; 1.641      ;
; -0.694 ; clk_400hz:clk_400hz|counter[23]     ; clk_400hz:clk_400hz|counter[15]     ; clk_50       ; clk_50      ; 1.000        ; -0.040     ; 1.641      ;
; -0.694 ; clk_400hz:clk_400hz|counter[0]      ; clk_400hz:clk_400hz|counter[14]     ; clk_50       ; clk_50      ; 1.000        ; -0.042     ; 1.639      ;
; -0.693 ; clock_100hz:clock_100hz|counter[25] ; clock_100hz:clock_100hz|clk_100hz   ; clk_50       ; clk_50      ; 1.000        ; -0.038     ; 1.642      ;
; -0.688 ; clock_100hz:clock_100hz|counter[20] ; clock_100hz:clock_100hz|clk_100hz   ; clk_50       ; clk_50      ; 1.000        ; -0.038     ; 1.637      ;
; -0.680 ; clock_100hz:clock_100hz|counter[8]  ; clock_100hz:clock_100hz|counter[8]  ; clk_50       ; clk_50      ; 1.000        ; -0.040     ; 1.627      ;
; -0.677 ; clk_400hz:clk_400hz|counter[1]      ; clock_100hz:clock_100hz|counter[8]  ; clk_50       ; clk_50      ; 1.000        ; -0.038     ; 1.626      ;
; -0.665 ; clk_400hz:clk_400hz|counter[3]      ; clk_400hz:clk_400hz|counter[14]     ; clk_50       ; clk_50      ; 1.000        ; -0.042     ; 1.610      ;
; -0.660 ; clk_400hz:clk_400hz|counter[0]      ; clock_100hz:clock_100hz|counter[25] ; clk_50       ; clk_50      ; 1.000        ; -0.039     ; 1.608      ;
; -0.659 ; clk_400hz:clk_400hz|counter[1]      ; clock_100hz:clock_100hz|counter[25] ; clk_50       ; clk_50      ; 1.000        ; -0.039     ; 1.607      ;
; -0.648 ; clk_400hz:clk_400hz|counter[1]      ; clk_400hz:clk_400hz|counter[25]     ; clk_50       ; clk_50      ; 1.000        ; -0.041     ; 1.594      ;
; -0.645 ; clock_100hz:clock_100hz|counter[8]  ; clock_100hz:clock_100hz|counter[17] ; clk_50       ; clk_50      ; 1.000        ; -0.039     ; 1.593      ;
; -0.644 ; clk_400hz:clk_400hz|counter[1]      ; clk_400hz:clk_400hz|counter[24]     ; clk_50       ; clk_50      ; 1.000        ; -0.041     ; 1.590      ;
; -0.644 ; clock_100hz:clock_100hz|counter[9]  ; clock_100hz:clock_100hz|counter[5]  ; clk_50       ; clk_50      ; 1.000        ; -0.040     ; 1.591      ;
; -0.643 ; clock_100hz:clock_100hz|counter[15] ; clock_100hz:clock_100hz|clk_100hz   ; clk_50       ; clk_50      ; 1.000        ; -0.040     ; 1.590      ;
; -0.642 ; clock_100hz:clock_100hz|counter[8]  ; clock_100hz:clock_100hz|counter[16] ; clk_50       ; clk_50      ; 1.000        ; -0.041     ; 1.588      ;
; -0.642 ; clock_100hz:clock_100hz|counter[8]  ; clock_100hz:clock_100hz|counter[18] ; clk_50       ; clk_50      ; 1.000        ; -0.041     ; 1.588      ;
; -0.642 ; clock_100hz:clock_100hz|counter[10] ; clock_100hz:clock_100hz|counter[5]  ; clk_50       ; clk_50      ; 1.000        ; -0.040     ; 1.589      ;
; -0.642 ; clk_400hz:clk_400hz|counter[1]      ; clock_100hz:clock_100hz|counter[17] ; clk_50       ; clk_50      ; 1.000        ; -0.037     ; 1.592      ;
; -0.641 ; clk_400hz:clk_400hz|counter[0]      ; clock_100hz:clock_100hz|counter[15] ; clk_50       ; clk_50      ; 1.000        ; -0.037     ; 1.591      ;
; -0.640 ; transmitter:uart_Tx|data[5]         ; transmitter:uart_Tx|Tx              ; clk_50       ; clk_50      ; 1.000        ; -0.227     ; 1.400      ;
; -0.640 ; clk_400hz:clk_400hz|counter[1]      ; clock_100hz:clock_100hz|counter[15] ; clk_50       ; clk_50      ; 1.000        ; -0.037     ; 1.590      ;
; -0.639 ; clk_400hz:clk_400hz|counter[0]      ; clock_100hz:clock_100hz|counter[5]  ; clk_50       ; clk_50      ; 1.000        ; -0.038     ; 1.588      ;
; -0.639 ; clk_400hz:clk_400hz|counter[1]      ; clock_100hz:clock_100hz|counter[16] ; clk_50       ; clk_50      ; 1.000        ; -0.039     ; 1.587      ;
; -0.639 ; clk_400hz:clk_400hz|counter[1]      ; clock_100hz:clock_100hz|counter[18] ; clk_50       ; clk_50      ; 1.000        ; -0.039     ; 1.587      ;
; -0.632 ; clk_400hz:clk_400hz|counter[0]      ; clock_100hz:clock_100hz|counter[17] ; clk_50       ; clk_50      ; 1.000        ; -0.037     ; 1.582      ;
; -0.631 ; clk_400hz:clk_400hz|counter[0]      ; clk_400hz:clk_400hz|counter[25]     ; clk_50       ; clk_50      ; 1.000        ; -0.041     ; 1.577      ;
; -0.630 ; clock_100hz:clock_100hz|counter[22] ; clock_100hz:clock_100hz|clk_100hz   ; clk_50       ; clk_50      ; 1.000        ; -0.038     ; 1.579      ;
; -0.629 ; clk_400hz:clk_400hz|counter[19]     ; clk_400hz:clk_400hz|counter[14]     ; clk_50       ; clk_50      ; 1.000        ; -0.041     ; 1.575      ;
; -0.629 ; clk_400hz:clk_400hz|counter[17]     ; clk_400hz:clk_400hz|counter[14]     ; clk_50       ; clk_50      ; 1.000        ; -0.041     ; 1.575      ;
; -0.627 ; clk_400hz:clk_400hz|counter[19]     ; clk_400hz:clk_400hz|counter[10]     ; clk_50       ; clk_50      ; 1.000        ; -0.041     ; 1.573      ;
; -0.627 ; clock_100hz:clock_100hz|counter[2]  ; clock_100hz:clock_100hz|counter[25] ; clk_50       ; clk_50      ; 1.000        ; -0.041     ; 1.573      ;
; -0.627 ; clk_400hz:clk_400hz|counter[17]     ; clk_400hz:clk_400hz|counter[10]     ; clk_50       ; clk_50      ; 1.000        ; -0.041     ; 1.573      ;
; -0.626 ; clk_400hz:clk_400hz|counter[0]      ; clock_100hz:clock_100hz|counter[24] ; clk_50       ; clk_50      ; 1.000        ; -0.039     ; 1.574      ;
; -0.624 ; clk_400hz:clk_400hz|counter[1]      ; clock_100hz:clock_100hz|counter[24] ; clk_50       ; clk_50      ; 1.000        ; -0.039     ; 1.572      ;
; -0.622 ; clk_400hz:clk_400hz|counter[2]      ; clk_400hz:clk_400hz|counter[14]     ; clk_50       ; clk_50      ; 1.000        ; -0.042     ; 1.567      ;
; -0.621 ; clk_400hz:clk_400hz|counter[16]     ; clk_400hz:clk_400hz|counter[14]     ; clk_50       ; clk_50      ; 1.000        ; -0.041     ; 1.567      ;
; -0.619 ; clk_400hz:clk_400hz|counter[23]     ; clk_400hz:clk_400hz|counter[14]     ; clk_50       ; clk_50      ; 1.000        ; -0.041     ; 1.565      ;
; -0.619 ; clk_400hz:clk_400hz|counter[16]     ; clk_400hz:clk_400hz|counter[10]     ; clk_50       ; clk_50      ; 1.000        ; -0.041     ; 1.565      ;
; -0.617 ; clk_400hz:clk_400hz|counter[23]     ; clk_400hz:clk_400hz|counter[10]     ; clk_50       ; clk_50      ; 1.000        ; -0.041     ; 1.563      ;
; -0.610 ; clock_100hz:clock_100hz|counter[9]  ; clock_100hz:clock_100hz|counter[8]  ; clk_50       ; clk_50      ; 1.000        ; -0.040     ; 1.557      ;
; -0.608 ; clk_400hz:clk_400hz|counter[23]     ; clk_400hz:clk_400hz|counter[2]      ; clk_50       ; clk_50      ; 1.000        ; -0.039     ; 1.556      ;
; -0.608 ; clk_400hz:clk_400hz|counter[23]     ; clk_400hz:clk_400hz|counter[5]      ; clk_50       ; clk_50      ; 1.000        ; -0.039     ; 1.556      ;
+--------+-------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clr'                                                                                                               ;
+--------+-----------------+---------------------------+-----------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node       ; To Node                   ; Launch Clock                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------+---------------------------+-----------------------------------+-------------+--------------+------------+------------+
; -1.128 ; lfsr:lfsr|q[13] ; lfsr:lfsr|data_out[20]~61 ; clock_100hz:clock_100hz|clk_100hz ; clr         ; 0.500        ; -0.756     ; 0.354      ;
; -1.056 ; lfsr:lfsr|q[12] ; lfsr:lfsr|data_out[19]~49 ; clock_100hz:clock_100hz|clk_100hz ; clr         ; 0.500        ; -0.708     ; 0.345      ;
; -0.827 ; lfsr:lfsr|q[10] ; lfsr:lfsr|data_out[17]~21 ; clock_100hz:clock_100hz|clk_100hz ; clr         ; 0.500        ; -0.446     ; 0.361      ;
; -0.817 ; lfsr:lfsr|q[11] ; lfsr:lfsr|data_out[18]~9  ; clock_100hz:clock_100hz|clk_100hz ; clr         ; 0.500        ; -0.447     ; 0.355      ;
; -0.805 ; lfsr:lfsr|q[9]  ; lfsr:lfsr|data_out[16]~33 ; clock_100hz:clock_100hz|clk_100hz ; clr         ; 0.500        ; -0.448     ; 0.338      ;
; -0.801 ; lfsr:lfsr|q[6]  ; lfsr:lfsr|data_out[10]~5  ; clock_100hz:clock_100hz|clk_100hz ; clr         ; 0.500        ; -0.430     ; 0.353      ;
; -0.792 ; lfsr:lfsr|q[4]  ; lfsr:lfsr|data_out[8]~29  ; clock_100hz:clock_100hz|clk_100hz ; clr         ; 0.500        ; -0.444     ; 0.333      ;
; -0.792 ; lfsr:lfsr|q[5]  ; lfsr:lfsr|data_out[9]~17  ; clock_100hz:clock_100hz|clk_100hz ; clr         ; 0.500        ; -0.430     ; 0.342      ;
; -0.791 ; lfsr:lfsr|q[2]  ; lfsr:lfsr|data_out[3]~41  ; clock_100hz:clock_100hz|clk_100hz ; clr         ; 0.500        ; -0.419     ; 0.351      ;
; -0.785 ; lfsr:lfsr|q[0]  ; lfsr:lfsr|data_out[1]~13  ; clock_100hz:clock_100hz|clk_100hz ; clr         ; 0.500        ; -0.414     ; 0.353      ;
; -0.782 ; lfsr:lfsr|q[7]  ; lfsr:lfsr|data_out[11]~45 ; clock_100hz:clock_100hz|clk_100hz ; clr         ; 0.500        ; -0.399     ; 0.363      ;
; -0.782 ; lfsr:lfsr|q[15] ; lfsr:lfsr|data_out[25]~25 ; clock_100hz:clock_100hz|clk_100hz ; clr         ; 0.500        ; -0.398     ; 0.364      ;
; -0.772 ; lfsr:lfsr|q[3]  ; lfsr:lfsr|data_out[4]~53  ; clock_100hz:clock_100hz|clk_100hz ; clr         ; 0.500        ; -0.418     ; 0.334      ;
; -0.770 ; lfsr:lfsr|q[1]  ; lfsr:lfsr|data_out[2]~1   ; clock_100hz:clock_100hz|clk_100hz ; clr         ; 0.500        ; -0.416     ; 0.334      ;
; -0.769 ; lfsr:lfsr|q[14] ; lfsr:lfsr|data_out[24]~37 ; clock_100hz:clock_100hz|clk_100hz ; clr         ; 0.500        ; -0.398     ; 0.351      ;
; -0.759 ; lfsr:lfsr|q[8]  ; lfsr:lfsr|data_out[12]~57 ; clock_100hz:clock_100hz|clk_100hz ; clr         ; 0.500        ; -0.399     ; 0.346      ;
+--------+-----------------+---------------------------+-----------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk_400hz:clk_400hz|clk_400hz'                                                                                                                                                                                                                                                                                                                                                             ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                          ; To Node                                                                                                                                          ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; -1.010 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[4]                                                ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.039     ; 1.958      ;
; -1.010 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[1]                                                ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.039     ; 1.958      ;
; -1.010 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[0]                                                ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.039     ; 1.958      ;
; -1.010 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[7]                                                ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.039     ; 1.958      ;
; -1.010 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[6]                                                ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.039     ; 1.958      ;
; -1.010 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[8]                                                ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.039     ; 1.958      ;
; -1.010 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[9]                                                ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.039     ; 1.958      ;
; -1.005 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[8]                  ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.046     ; 1.946      ;
; -1.003 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[9]                  ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.046     ; 1.944      ;
; -0.961 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit0                          ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.045     ; 1.903      ;
; -0.961 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1                          ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.045     ; 1.903      ;
; -0.961 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[2]                                                ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.045     ; 1.903      ;
; -0.961 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[3]                                                ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.045     ; 1.903      ;
; -0.961 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[5]                                                ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.045     ; 1.903      ;
; -0.958 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[0]                           ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.090      ; 2.003      ;
; -0.958 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[1]                           ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.090      ; 2.003      ;
; -0.958 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[2]                           ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.090      ; 2.003      ;
; -0.958 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[3]                           ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.090      ; 2.003      ;
; -0.953 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[4]                           ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.098      ; 2.006      ;
; -0.953 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[5]                           ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.098      ; 2.006      ;
; -0.953 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[6]                           ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.098      ; 2.006      ;
; -0.953 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[7]                           ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.098      ; 2.006      ;
; -0.942 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[5]                  ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.039     ; 1.890      ;
; -0.933 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~portb_address_reg0 ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.090      ; 2.032      ;
; -0.923 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[4]                                                ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.039     ; 1.871      ;
; -0.923 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[1]                                                ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.039     ; 1.871      ;
; -0.923 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[0]                                                ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.039     ; 1.871      ;
; -0.923 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[7]                                                ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.039     ; 1.871      ;
; -0.923 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[6]                                                ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.039     ; 1.871      ;
; -0.923 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[8]                                                ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.039     ; 1.871      ;
; -0.923 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[9]                                                ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.039     ; 1.871      ;
; -0.918 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[8]                  ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.046     ; 1.859      ;
; -0.916 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[9]                  ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.046     ; 1.857      ;
; -0.915 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~portb_address_reg0 ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.098      ; 2.022      ;
; -0.875 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[0]                  ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.046     ; 1.816      ;
; -0.875 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|parity5                       ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.046     ; 1.816      ;
; -0.875 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|sub_parity6a2                 ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.046     ; 1.816      ;
; -0.875 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|sub_parity6a1                 ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.046     ; 1.816      ;
; -0.875 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|sub_parity6a0                 ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.046     ; 1.816      ;
; -0.874 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit0                          ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.045     ; 1.816      ;
; -0.874 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1                          ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.045     ; 1.816      ;
; -0.874 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[2]                                                ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.045     ; 1.816      ;
; -0.874 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[3]                                                ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.045     ; 1.816      ;
; -0.874 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[5]                                                ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.045     ; 1.816      ;
; -0.871 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[0]                           ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.090      ; 1.916      ;
; -0.871 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[1]                           ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.090      ; 1.916      ;
; -0.871 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[2]                           ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.090      ; 1.916      ;
; -0.871 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[3]                           ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.090      ; 1.916      ;
; -0.869 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[4]                                                ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.039     ; 1.817      ;
; -0.869 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[1]                                                ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.039     ; 1.817      ;
; -0.869 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[0]                                                ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.039     ; 1.817      ;
; -0.869 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[7]                                                ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.039     ; 1.817      ;
; -0.869 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[6]                                                ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.039     ; 1.817      ;
; -0.869 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[8]                                                ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.039     ; 1.817      ;
; -0.869 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[9]                                                ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.039     ; 1.817      ;
; -0.869 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[8]                  ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.041     ; 1.815      ;
; -0.867 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[9]                  ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.041     ; 1.813      ;
; -0.866 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[4]                           ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.098      ; 1.919      ;
; -0.866 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[5]                           ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.098      ; 1.919      ;
; -0.866 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[6]                           ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.098      ; 1.919      ;
; -0.866 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[7]                           ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.098      ; 1.919      ;
; -0.859 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[9]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[4]                                                ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.039     ; 1.807      ;
; -0.859 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[9]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[1]                                                ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.039     ; 1.807      ;
; -0.859 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[9]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[0]                                                ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.039     ; 1.807      ;
; -0.859 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[9]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[7]                                                ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.039     ; 1.807      ;
; -0.859 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[9]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[6]                                                ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.039     ; 1.807      ;
; -0.859 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[9]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[8]                                                ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.039     ; 1.807      ;
; -0.859 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[9]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[9]                                                ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.039     ; 1.807      ;
; -0.855 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[5]                  ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.039     ; 1.803      ;
; -0.854 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[9]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[8]                  ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.046     ; 1.795      ;
; -0.852 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[9]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[9]                  ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.046     ; 1.793      ;
; -0.850 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[8]                  ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.046     ; 1.791      ;
; -0.848 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[9]                  ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.046     ; 1.789      ;
; -0.846 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~portb_address_reg0 ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.090      ; 1.945      ;
; -0.836 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[1] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[4]                                                ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.039     ; 1.784      ;
; -0.836 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[1] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[1]                                                ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.039     ; 1.784      ;
; -0.836 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[1] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[0]                                                ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.039     ; 1.784      ;
; -0.836 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[1] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[7]                                                ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.039     ; 1.784      ;
; -0.836 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[1] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[6]                                                ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.039     ; 1.784      ;
; -0.836 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[1] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[8]                                                ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.039     ; 1.784      ;
; -0.836 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[1] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[9]                                                ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.039     ; 1.784      ;
; -0.828 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~portb_address_reg0 ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.098      ; 1.935      ;
; -0.824 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[7]                  ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.046     ; 1.765      ;
; -0.822 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[6]                  ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.046     ; 1.763      ;
; -0.820 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit0                          ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.045     ; 1.762      ;
; -0.820 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1                          ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.045     ; 1.762      ;
; -0.820 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[2]                                                ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.045     ; 1.762      ;
; -0.820 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[3]                                                ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.045     ; 1.762      ;
; -0.820 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[5]                                                ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.045     ; 1.762      ;
; -0.817 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[0]                           ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.090      ; 1.862      ;
; -0.817 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[1]                           ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.090      ; 1.862      ;
; -0.817 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[2]                           ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.090      ; 1.862      ;
; -0.817 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[3]                           ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.090      ; 1.862      ;
; -0.817 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[1] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[8]                  ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.046     ; 1.758      ;
; -0.815 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[1] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[9]                  ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.046     ; 1.756      ;
; -0.812 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[2]                  ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.046     ; 1.753      ;
; -0.812 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[4]                           ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.098      ; 1.865      ;
; -0.812 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[5]                           ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.098      ; 1.865      ;
; -0.812 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[6]                           ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.098      ; 1.865      ;
; -0.812 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[7]                           ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.098      ; 1.865      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clock_100hz:clock_100hz|clk_100hz'                                                                                                                                                                                                                                                                                                                                                                 ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                          ; To Node                                                                                                                                          ; Launch Clock                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; -0.940 ; lfsr:lfsr|q[14]                                                                                                                                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.124      ; 2.073      ;
; -0.920 ; lfsr:lfsr|q[0]                                                                                                                                     ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.138      ; 2.067      ;
; -0.876 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_address_reg0 ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.128      ; 2.013      ;
; -0.876 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_we_reg       ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.128      ; 2.013      ;
; -0.874 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.131      ; 2.014      ;
; -0.868 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[9]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_address_reg0 ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.128      ; 2.005      ;
; -0.868 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[9]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_we_reg       ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.128      ; 2.005      ;
; -0.866 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[9]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.131      ; 2.006      ;
; -0.858 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_address_reg0 ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.128      ; 1.995      ;
; -0.858 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_we_reg       ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.128      ; 1.995      ;
; -0.856 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.131      ; 1.996      ;
; -0.855 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[9] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_address_reg0 ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.128      ; 1.992      ;
; -0.855 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[9] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_we_reg       ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.128      ; 1.992      ;
; -0.854 ; lfsr:lfsr|q[6]                                                                                                                                     ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.137      ; 2.000      ;
; -0.853 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[9] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.131      ; 1.993      ;
; -0.849 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[4] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_address_reg0 ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.128      ; 1.986      ;
; -0.849 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[4] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_we_reg       ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.128      ; 1.986      ;
; -0.847 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[4] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.131      ; 1.987      ;
; -0.845 ; lfsr:lfsr|q[12]                                                                                                                                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.074      ; 1.928      ;
; -0.832 ; lfsr:lfsr|q[9]                                                                                                                                     ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.123      ; 1.964      ;
; -0.814 ; lfsr:lfsr|q[13]                                                                                                                                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.082      ; 1.905      ;
; -0.814 ; clr                                                                                                                                                ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_datain_reg0  ; clr                               ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 2.039      ; 3.352      ;
; -0.803 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_address_reg0 ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.127      ; 1.939      ;
; -0.803 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_we_reg       ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.127      ; 1.939      ;
; -0.801 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.130      ; 1.940      ;
; -0.798 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[0] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_address_reg0 ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.127      ; 1.934      ;
; -0.798 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[0] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_we_reg       ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.127      ; 1.934      ;
; -0.796 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[0] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.130      ; 1.935      ;
; -0.784 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[3]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_address_reg0 ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.128      ; 1.921      ;
; -0.784 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[3]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_we_reg       ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.128      ; 1.921      ;
; -0.782 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[3]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.131      ; 1.922      ;
; -0.781 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_address_reg0 ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.128      ; 1.918      ;
; -0.781 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_we_reg       ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.128      ; 1.918      ;
; -0.779 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.131      ; 1.919      ;
; -0.779 ; lfsr:lfsr|data_out[19]~_emulated                                                                                                                   ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.074      ; 1.862      ;
; -0.770 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a8                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.136      ; 1.893      ;
; -0.766 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a9                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.136      ; 1.889      ;
; -0.762 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[9]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a8                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.136      ; 1.885      ;
; -0.758 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[9]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a9                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.136      ; 1.881      ;
; -0.752 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a8                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.136      ; 1.875      ;
; -0.749 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[9] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a8                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.136      ; 1.872      ;
; -0.748 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a9                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.136      ; 1.871      ;
; -0.745 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[9] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a9                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.136      ; 1.868      ;
; -0.743 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[4] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a8                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.136      ; 1.866      ;
; -0.739 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[4] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a9                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.136      ; 1.862      ;
; -0.737 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[2]                                                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.039     ; 1.685      ;
; -0.737 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[3]                                                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.039     ; 1.685      ;
; -0.737 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[7]                                                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.039     ; 1.685      ;
; -0.737 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[6]                                                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.039     ; 1.685      ;
; -0.737 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[4]                                                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.039     ; 1.685      ;
; -0.737 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[5]                                                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.039     ; 1.685      ;
; -0.737 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[8]                                                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.039     ; 1.685      ;
; -0.737 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[9]                                                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.039     ; 1.685      ;
; -0.729 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[9]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[2]                                                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.039     ; 1.677      ;
; -0.729 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[9]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[3]                                                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.039     ; 1.677      ;
; -0.729 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[9]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[7]                                                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.039     ; 1.677      ;
; -0.729 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[9]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[6]                                                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.039     ; 1.677      ;
; -0.729 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[9]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[4]                                                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.039     ; 1.677      ;
; -0.729 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[9]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[5]                                                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.039     ; 1.677      ;
; -0.729 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[9]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[8]                                                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.039     ; 1.677      ;
; -0.729 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[9]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[9]                                                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.039     ; 1.677      ;
; -0.719 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[2]                                                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.039     ; 1.667      ;
; -0.719 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[3]                                                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.039     ; 1.667      ;
; -0.719 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[7]                                                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.039     ; 1.667      ;
; -0.719 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[6]                                                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.039     ; 1.667      ;
; -0.719 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[4]                                                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.039     ; 1.667      ;
; -0.719 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[5]                                                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.039     ; 1.667      ;
; -0.719 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[8]                                                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.039     ; 1.667      ;
; -0.719 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[9]                                                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.039     ; 1.667      ;
; -0.716 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_address_reg0 ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.128      ; 1.853      ;
; -0.716 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_we_reg       ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.128      ; 1.853      ;
; -0.716 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[9] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[2]                                                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.039     ; 1.664      ;
; -0.716 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[9] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[3]                                                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.039     ; 1.664      ;
; -0.716 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[9] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[7]                                                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.039     ; 1.664      ;
; -0.716 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[9] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[6]                                                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.039     ; 1.664      ;
; -0.716 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[9] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[4]                                                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.039     ; 1.664      ;
; -0.716 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[9] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[5]                                                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.039     ; 1.664      ;
; -0.716 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[9] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[8]                                                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.039     ; 1.664      ;
; -0.716 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[9] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[9]                                                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.039     ; 1.664      ;
; -0.714 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.131      ; 1.854      ;
; -0.710 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_address_reg0 ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.128      ; 1.847      ;
; -0.710 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_we_reg       ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.128      ; 1.847      ;
; -0.710 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[4] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[2]                                                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.039     ; 1.658      ;
; -0.710 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[4] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[3]                                                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.039     ; 1.658      ;
; -0.710 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[4] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[7]                                                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.039     ; 1.658      ;
; -0.710 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[4] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[6]                                                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.039     ; 1.658      ;
; -0.710 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[4] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[4]                                                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.039     ; 1.658      ;
; -0.710 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[4] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[5]                                                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.039     ; 1.658      ;
; -0.710 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[4] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[8]                                                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.039     ; 1.658      ;
; -0.710 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[4] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[9]                                                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.039     ; 1.658      ;
; -0.708 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.131      ; 1.848      ;
; -0.704 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_address_reg0 ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.128      ; 1.841      ;
; -0.704 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_we_reg       ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.128      ; 1.841      ;
; -0.702 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.131      ; 1.842      ;
; -0.700 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_address_reg0 ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.136      ; 1.845      ;
; -0.700 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_we_reg       ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.136      ; 1.845      ;
; -0.699 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[0]                                                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.039     ; 1.647      ;
; -0.699 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[1]                                                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.039     ; 1.647      ;
; -0.699 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a0                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.039     ; 1.647      ;
; -0.699 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|parity9                       ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.039     ; 1.647      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clock_100hz:clock_100hz|clk_100hz'                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                          ; To Node                                                                                                                                            ; Launch Clock                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; 0.010 ; clr                                                                                                                                                ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_datain_reg0    ; clr                               ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 2.135      ; 2.279      ;
; 0.027 ; clr                                                                                                                                                ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_datain_reg0    ; clr                               ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 2.127      ; 2.288      ;
; 0.160 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_address_reg0   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.222      ; 0.486      ;
; 0.160 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[3]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_address_reg0   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.222      ; 0.486      ;
; 0.164 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_address_reg0   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.222      ; 0.490      ;
; 0.165 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_address_reg0   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.222      ; 0.491      ;
; 0.168 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_address_reg0   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.214      ; 0.486      ;
; 0.170 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_address_reg0   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.214      ; 0.488      ;
; 0.176 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a5                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a5                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a3                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a3                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a4                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a4                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a6                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a6                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a7                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a7                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a8                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a8                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a9                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a9                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.047      ; 0.307      ;
; 0.178 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_address_reg0   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.222      ; 0.504      ;
; 0.183 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a2                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a2                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a0                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a0                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a1                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a1                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.040      ; 0.307      ;
; 0.184 ; lfsr:lfsr|q[15]                                                                                                                                    ; lfsr:lfsr|q[15]                                                                                                                                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_address_reg0   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.214      ; 0.502      ;
; 0.189 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[2] ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.040      ; 0.313      ;
; 0.193 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|sub_parity10a[1]                ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|parity9                         ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.040      ; 0.317      ;
; 0.209 ; lfsr:lfsr|q[0]                                                                                                                                     ; lfsr:lfsr|data_out[1]~_emulated                                                                                                                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.038      ; 0.331      ;
; 0.213 ; lfsr:lfsr|q[10]                                                                                                                                    ; lfsr:lfsr|data_out[17]~_emulated                                                                                                                   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.040      ; 0.337      ;
; 0.213 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a0                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|sub_parity10a[0]                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.040      ; 0.337      ;
; 0.213 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a0                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a1                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.040      ; 0.337      ;
; 0.214 ; lfsr:lfsr|q[15]                                                                                                                                    ; lfsr:lfsr|data_out[25]~_emulated                                                                                                                   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.039      ; 0.337      ;
; 0.215 ; lfsr:lfsr|q[2]                                                                                                                                     ; lfsr:lfsr|data_out[3]~_emulated                                                                                                                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.038      ; 0.337      ;
; 0.216 ; lfsr:lfsr|q[8]                                                                                                                                     ; lfsr:lfsr|q[7]                                                                                                                                     ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.039      ; 0.339      ;
; 0.217 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a0                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[0]                                                  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.040      ; 0.341      ;
; 0.218 ; lfsr:lfsr|q[2]                                                                                                                                     ; lfsr:lfsr|q[1]                                                                                                                                     ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.038      ; 0.340      ;
; 0.219 ; lfsr:lfsr|q[14]                                                                                                                                    ; lfsr:lfsr|data_out[24]~_emulated                                                                                                                   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.039      ; 0.342      ;
; 0.219 ; lfsr:lfsr|q[10]                                                                                                                                    ; lfsr:lfsr|q[9]                                                                                                                                     ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.040      ; 0.343      ;
; 0.220 ; lfsr:lfsr|q[15]                                                                                                                                    ; lfsr:lfsr|q[14]                                                                                                                                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.039      ; 0.343      ;
; 0.247 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[0]                                          ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.222      ; 0.553      ;
; 0.268 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a1                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|sub_parity10a[0]                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.040      ; 0.392      ;
; 0.270 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a1                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[1]                                                  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.040      ; 0.394      ;
; 0.297 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a5                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a7                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.047      ; 0.428      ;
; 0.298 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|sub_parity10a[0]                ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|parity9                         ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.040      ; 0.422      ;
; 0.299 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|sub_parity10a[2]                ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|parity9                         ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.040      ; 0.423      ;
; 0.300 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a7                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a8                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.047      ; 0.431      ;
; 0.303 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a7                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a9                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.047      ; 0.434      ;
; 0.306 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|parity9                         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a0                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.040      ; 0.430      ;
; 0.308 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a6                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a7                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.047      ; 0.439      ;
; 0.312 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a1                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a2                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.040      ; 0.436      ;
; 0.313 ; lfsr:lfsr|q[7]                                                                                                                                     ; lfsr:lfsr|data_out[11]~_emulated                                                                                                                   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.039      ; 0.436      ;
; 0.313 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_address_reg0   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.214      ; 0.631      ;
; 0.313 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_address_reg0   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.214      ; 0.631      ;
; 0.316 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a2                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|sub_parity10a[0]                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.040      ; 0.440      ;
; 0.318 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_address_reg0   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.222      ; 0.644      ;
; 0.330 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|parity9                         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a1                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.040      ; 0.454      ;
; 0.344 ; lfsr:lfsr|q[3]                                                                                                                                     ; lfsr:lfsr|q[2]                                                                                                                                     ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.038      ; 0.466      ;
; 0.345 ; lfsr:lfsr|q[3]                                                                                                                                     ; lfsr:lfsr|data_out[4]~_emulated                                                                                                                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.038      ; 0.467      ;
; 0.347 ; lfsr:lfsr|q[13]                                                                                                                                    ; lfsr:lfsr|q[12]                                                                                                                                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.042      ; 0.473      ;
; 0.357 ; lfsr:lfsr|q[1]                                                                                                                                     ; lfsr:lfsr|q[0]                                                                                                                                     ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.038      ; 0.479      ;
; 0.360 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a2                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a3                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.222      ; 0.666      ;
; 0.361 ; lfsr:lfsr|q[11]                                                                                                                                    ; lfsr:lfsr|q[10]                                                                                                                                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.040      ; 0.485      ;
; 0.364 ; lfsr:lfsr|data_out[20]~61                                                                                                                          ; lfsr:lfsr|data_out[20]~_emulated                                                                                                                   ; clr                               ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 0.756      ; 0.734      ;
; 0.366 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a2                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a4                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.222      ; 0.672      ;
; 0.367 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a2                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[2]                                                  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.039      ; 0.490      ;
; 0.374 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a5                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a6                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.047      ; 0.505      ;
; 0.375 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a3                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a4                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.047      ; 0.506      ;
; 0.383 ; lfsr:lfsr|q[12]                                                                                                                                    ; lfsr:lfsr|data_out[19]~_emulated                                                                                                                   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.042      ; 0.509      ;
; 0.390 ; lfsr:lfsr|q[13]                                                                                                                                    ; lfsr:lfsr|data_out[20]~_emulated                                                                                                                   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.042      ; 0.516      ;
; 0.405 ; lfsr:lfsr|q[5]                                                                                                                                     ; lfsr:lfsr|data_out[9]~_emulated                                                                                                                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.039      ; 0.528      ;
; 0.406 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_address_reg0   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.222      ; 0.732      ;
; 0.407 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[4] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[4] ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.033      ; 0.524      ;
; 0.408 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[0] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[0] ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.034      ; 0.526      ;
; 0.410 ; lfsr:lfsr|q[1]                                                                                                                                     ; lfsr:lfsr|data_out[2]~_emulated                                                                                                                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.038      ; 0.532      ;
; 0.413 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[9] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[9] ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.033      ; 0.530      ;
; 0.424 ; lfsr:lfsr|data_out[19]~49                                                                                                                          ; lfsr:lfsr|data_out[19]~_emulated                                                                                                                   ; clr                               ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 0.708      ; 0.746      ;
; 0.440 ; lfsr:lfsr|q[4]                                                                                                                                     ; lfsr:lfsr|q[3]                                                                                                                                     ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.025      ; 0.549      ;
; 0.443 ; lfsr:lfsr|q[9]                                                                                                                                     ; lfsr:lfsr|data_out[16]~_emulated                                                                                                                   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.040      ; 0.567      ;
; 0.453 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_address_reg0   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.222      ; 0.779      ;
; 0.457 ; lfsr:lfsr|q[9]                                                                                                                                     ; lfsr:lfsr|q[8]                                                                                                                                     ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.039      ; 0.580      ;
; 0.458 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[8]                                          ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.040      ; 0.582      ;
; 0.458 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a4                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a5                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.047      ; 0.589      ;
; 0.463 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a0                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a2                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.040      ; 0.587      ;
; 0.468 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[3]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_address_reg0   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.214      ; 0.786      ;
; 0.477 ; lfsr:lfsr|q[4]                                                                                                                                     ; lfsr:lfsr|data_out[8]~_emulated                                                                                                                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.040      ; 0.601      ;
; 0.477 ; lfsr:lfsr|q[8]                                                                                                                                     ; lfsr:lfsr|data_out[12]~_emulated                                                                                                                   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.039      ; 0.600      ;
; 0.479 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a6                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a9                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.047      ; 0.610      ;
; 0.482 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_address_reg0   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.214      ; 0.800      ;
; 0.483 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a6                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a8                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.047      ; 0.614      ;
; 0.485 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[1]                                          ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.046      ; 0.615      ;
; 0.485 ; lfsr:lfsr|q[10]                                                                                                                                    ; lfsr:lfsr|q[15]                                                                                                                                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.039      ; 0.608      ;
; 0.485 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a2                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a5                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.222      ; 0.791      ;
; 0.487 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a3                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a6                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.047      ; 0.618      ;
; 0.487 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a3                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a5                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.047      ; 0.618      ;
; 0.488 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a3                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a7                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.047      ; 0.619      ;
; 0.488 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a4                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a6                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.047      ; 0.619      ;
; 0.489 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a4                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a7                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.047      ; 0.620      ;
; 0.490 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[8] ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.033      ; 0.607      ;
; 0.491 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[7] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[7] ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.033      ; 0.608      ;
; 0.492 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a2                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a6                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.222      ; 0.798      ;
; 0.493 ; lfsr:lfsr|q[6]                                                                                                                                     ; lfsr:lfsr|data_out[10]~_emulated                                                                                                                   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.039      ; 0.616      ;
; 0.493 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|parity9                         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a2                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.040      ; 0.617      ;
; 0.493 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a2                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a7                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.222      ; 0.799      ;
; 0.502 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[1] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[1] ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.034      ; 0.620      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk_50'                                                                                                                                                  ;
+-------+-----------------------------------------+-----------------------------------------+-----------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                               ; To Node                                 ; Launch Clock                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------+-----------------------------------------+-----------------------------------+-------------+--------------+------------+------------+
; 0.045 ; clk_400hz:clk_400hz|clk_400hz           ; clk_400hz:clk_400hz|clk_400hz           ; clk_400hz:clk_400hz|clk_400hz     ; clk_50      ; 0.000        ; 1.614      ; 1.878      ;
; 0.123 ; clock_100hz:clock_100hz|clk_100hz       ; clock_100hz:clock_100hz|clk_100hz       ; clock_100hz:clock_100hz|clk_100hz ; clk_50      ; 0.000        ; 1.619      ; 1.961      ;
; 0.183 ; baudrate:uart_baud|tx_acc[8]            ; baudrate:uart_baud|tx_acc[8]            ; clk_50                            ; clk_50      ; 0.000        ; 0.047      ; 0.314      ;
; 0.184 ; transmitter:uart_Tx|state.TX_STATE_DATA ; transmitter:uart_Tx|state.TX_STATE_DATA ; clk_50                            ; clk_50      ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; transmitter:uart_Tx|bit_pos[2]          ; transmitter:uart_Tx|bit_pos[2]          ; clk_50                            ; clk_50      ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; transmitter:uart_Tx|bit_pos[0]          ; transmitter:uart_Tx|bit_pos[0]          ; clk_50                            ; clk_50      ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; transmitter:uart_Tx|bit_pos[1]          ; transmitter:uart_Tx|bit_pos[1]          ; clk_50                            ; clk_50      ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; transmitter:uart_Tx|state.TX_STATE_STOP ; transmitter:uart_Tx|state.TX_STATE_STOP ; clk_50                            ; clk_50      ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; transmitter:uart_Tx|state.TX_STATE_IDLE ; transmitter:uart_Tx|state.TX_STATE_IDLE ; clk_50                            ; clk_50      ; 0.000        ; 0.039      ; 0.307      ;
; 0.201 ; clock_100hz:clock_100hz|counter[25]     ; clock_100hz:clock_100hz|counter[25]     ; clk_50                            ; clk_50      ; 0.000        ; 0.040      ; 0.325      ;
; 0.201 ; clk_400hz:clk_400hz|counter[25]         ; clk_400hz:clk_400hz|counter[25]         ; clk_50                            ; clk_50      ; 0.000        ; 0.040      ; 0.325      ;
; 0.293 ; clock_100hz:clock_100hz|counter[10]     ; clock_100hz:clock_100hz|counter[10]     ; clk_50                            ; clk_50      ; 0.000        ; 0.040      ; 0.417      ;
; 0.293 ; clock_100hz:clock_100hz|counter[2]      ; clock_100hz:clock_100hz|counter[2]      ; clk_50                            ; clk_50      ; 0.000        ; 0.040      ; 0.417      ;
; 0.294 ; clock_100hz:clock_100hz|counter[11]     ; clock_100hz:clock_100hz|counter[11]     ; clk_50                            ; clk_50      ; 0.000        ; 0.040      ; 0.418      ;
; 0.294 ; clk_400hz:clk_400hz|counter[18]         ; clk_400hz:clk_400hz|counter[18]         ; clk_50                            ; clk_50      ; 0.000        ; 0.040      ; 0.418      ;
; 0.295 ; clock_100hz:clock_100hz|counter[22]     ; clock_100hz:clock_100hz|counter[22]     ; clk_50                            ; clk_50      ; 0.000        ; 0.040      ; 0.419      ;
; 0.295 ; clock_100hz:clock_100hz|counter[20]     ; clock_100hz:clock_100hz|counter[20]     ; clk_50                            ; clk_50      ; 0.000        ; 0.040      ; 0.419      ;
; 0.295 ; clock_100hz:clock_100hz|counter[4]      ; clock_100hz:clock_100hz|counter[4]      ; clk_50                            ; clk_50      ; 0.000        ; 0.040      ; 0.419      ;
; 0.295 ; clock_100hz:clock_100hz|counter[3]      ; clock_100hz:clock_100hz|counter[3]      ; clk_50                            ; clk_50      ; 0.000        ; 0.040      ; 0.419      ;
; 0.295 ; clk_400hz:clk_400hz|counter[19]         ; clk_400hz:clk_400hz|counter[19]         ; clk_50                            ; clk_50      ; 0.000        ; 0.040      ; 0.419      ;
; 0.295 ; clk_400hz:clk_400hz|counter[17]         ; clk_400hz:clk_400hz|counter[17]         ; clk_50                            ; clk_50      ; 0.000        ; 0.040      ; 0.419      ;
; 0.296 ; clock_100hz:clock_100hz|counter[9]      ; clock_100hz:clock_100hz|counter[9]      ; clk_50                            ; clk_50      ; 0.000        ; 0.040      ; 0.420      ;
; 0.296 ; clock_100hz:clock_100hz|counter[7]      ; clock_100hz:clock_100hz|counter[7]      ; clk_50                            ; clk_50      ; 0.000        ; 0.040      ; 0.420      ;
; 0.297 ; clock_100hz:clock_100hz|counter[21]     ; clock_100hz:clock_100hz|counter[21]     ; clk_50                            ; clk_50      ; 0.000        ; 0.040      ; 0.421      ;
; 0.300 ; clock_100hz:clock_100hz|counter[12]     ; clock_100hz:clock_100hz|counter[12]     ; clk_50                            ; clk_50      ; 0.000        ; 0.040      ; 0.424      ;
; 0.300 ; clk_400hz:clk_400hz|counter[3]          ; clk_400hz:clk_400hz|counter[3]          ; clk_50                            ; clk_50      ; 0.000        ; 0.040      ; 0.424      ;
; 0.301 ; clock_100hz:clock_100hz|counter[24]     ; clock_100hz:clock_100hz|counter[24]     ; clk_50                            ; clk_50      ; 0.000        ; 0.040      ; 0.425      ;
; 0.301 ; clock_100hz:clock_100hz|counter[14]     ; clock_100hz:clock_100hz|counter[14]     ; clk_50                            ; clk_50      ; 0.000        ; 0.040      ; 0.425      ;
; 0.301 ; clk_400hz:clk_400hz|counter[11]         ; clk_400hz:clk_400hz|counter[11]         ; clk_50                            ; clk_50      ; 0.000        ; 0.040      ; 0.425      ;
; 0.302 ; baudrate:uart_baud|tx_acc[3]            ; baudrate:uart_baud|tx_acc[3]            ; clk_50                            ; clk_50      ; 0.000        ; 0.039      ; 0.425      ;
; 0.302 ; clock_100hz:clock_100hz|counter[19]     ; clock_100hz:clock_100hz|counter[19]     ; clk_50                            ; clk_50      ; 0.000        ; 0.040      ; 0.426      ;
; 0.302 ; clock_100hz:clock_100hz|counter[6]      ; clock_100hz:clock_100hz|counter[6]      ; clk_50                            ; clk_50      ; 0.000        ; 0.040      ; 0.426      ;
; 0.302 ; clk_400hz:clk_400hz|counter[24]         ; clk_400hz:clk_400hz|counter[24]         ; clk_50                            ; clk_50      ; 0.000        ; 0.040      ; 0.426      ;
; 0.302 ; clk_400hz:clk_400hz|counter[21]         ; clk_400hz:clk_400hz|counter[21]         ; clk_50                            ; clk_50      ; 0.000        ; 0.040      ; 0.426      ;
; 0.302 ; clk_400hz:clk_400hz|counter[16]         ; clk_400hz:clk_400hz|counter[16]         ; clk_50                            ; clk_50      ; 0.000        ; 0.040      ; 0.426      ;
; 0.302 ; clk_400hz:clk_400hz|counter[9]          ; clk_400hz:clk_400hz|counter[9]          ; clk_50                            ; clk_50      ; 0.000        ; 0.040      ; 0.426      ;
; 0.302 ; clk_400hz:clk_400hz|counter[8]          ; clk_400hz:clk_400hz|counter[8]          ; clk_50                            ; clk_50      ; 0.000        ; 0.040      ; 0.426      ;
; 0.302 ; clk_400hz:clk_400hz|counter[7]          ; clk_400hz:clk_400hz|counter[7]          ; clk_50                            ; clk_50      ; 0.000        ; 0.040      ; 0.426      ;
; 0.302 ; clk_400hz:clk_400hz|counter[4]          ; clk_400hz:clk_400hz|counter[4]          ; clk_50                            ; clk_50      ; 0.000        ; 0.040      ; 0.426      ;
; 0.303 ; baudrate:uart_baud|tx_acc[2]            ; baudrate:uart_baud|tx_acc[2]            ; clk_50                            ; clk_50      ; 0.000        ; 0.039      ; 0.426      ;
; 0.303 ; clk_400hz:clk_400hz|counter[23]         ; clk_400hz:clk_400hz|counter[23]         ; clk_50                            ; clk_50      ; 0.000        ; 0.040      ; 0.427      ;
; 0.303 ; clk_400hz:clk_400hz|counter[20]         ; clk_400hz:clk_400hz|counter[20]         ; clk_50                            ; clk_50      ; 0.000        ; 0.040      ; 0.427      ;
; 0.303 ; clk_400hz:clk_400hz|counter[6]          ; clk_400hz:clk_400hz|counter[6]          ; clk_50                            ; clk_50      ; 0.000        ; 0.040      ; 0.427      ;
; 0.304 ; baudrate:uart_baud|tx_acc[6]            ; baudrate:uart_baud|tx_acc[6]            ; clk_50                            ; clk_50      ; 0.000        ; 0.039      ; 0.427      ;
; 0.304 ; clk_400hz:clk_400hz|counter[22]         ; clk_400hz:clk_400hz|counter[22]         ; clk_50                            ; clk_50      ; 0.000        ; 0.040      ; 0.428      ;
; 0.307 ; clk_400hz:clk_400hz|counter[1]          ; clk_400hz:clk_400hz|counter[1]          ; clk_50                            ; clk_50      ; 0.000        ; 0.040      ; 0.431      ;
; 0.315 ; clk_400hz:clk_400hz|counter[0]          ; clk_400hz:clk_400hz|counter[0]          ; clk_50                            ; clk_50      ; 0.000        ; 0.040      ; 0.439      ;
; 0.322 ; transmitter:uart_Tx|state.TX_STATE_STOP ; transmitter:uart_Tx|state.TX_STATE_IDLE ; clk_50                            ; clk_50      ; 0.000        ; 0.039      ; 0.445      ;
; 0.342 ; transmitter:uart_Tx|state.TX_STATE_DATA ; transmitter:uart_Tx|bit_pos[2]          ; clk_50                            ; clk_50      ; 0.000        ; 0.039      ; 0.465      ;
; 0.366 ; clock_100hz:clock_100hz|counter[23]     ; clock_100hz:clock_100hz|counter[23]     ; clk_50                            ; clk_50      ; 0.000        ; 0.040      ; 0.490      ;
; 0.401 ; transmitter:uart_Tx|state.TX_STATE_DATA ; transmitter:uart_Tx|bit_pos[1]          ; clk_50                            ; clk_50      ; 0.000        ; 0.040      ; 0.525      ;
; 0.404 ; transmitter:uart_Tx|state.TX_STATE_DATA ; transmitter:uart_Tx|bit_pos[0]          ; clk_50                            ; clk_50      ; 0.000        ; 0.040      ; 0.528      ;
; 0.425 ; transmitter:uart_Tx|state.TX_STATE_IDLE ; transmitter:uart_Tx|state.TX_STATE_DATA ; clk_50                            ; clk_50      ; 0.000        ; 0.039      ; 0.548      ;
; 0.427 ; transmitter:uart_Tx|Tx                  ; transmitter:uart_Tx|Tx                  ; clk_50                            ; clk_50      ; 0.000        ; 0.039      ; 0.550      ;
; 0.440 ; transmitter:uart_Tx|state.TX_STATE_IDLE ; transmitter:uart_Tx|bit_pos[2]          ; clk_50                            ; clk_50      ; 0.000        ; 0.039      ; 0.563      ;
; 0.442 ; clock_100hz:clock_100hz|counter[10]     ; clock_100hz:clock_100hz|counter[11]     ; clk_50                            ; clk_50      ; 0.000        ; 0.040      ; 0.566      ;
; 0.442 ; clock_100hz:clock_100hz|counter[2]      ; clock_100hz:clock_100hz|counter[3]      ; clk_50                            ; clk_50      ; 0.000        ; 0.040      ; 0.566      ;
; 0.444 ; clk_400hz:clk_400hz|counter[17]         ; clk_400hz:clk_400hz|counter[18]         ; clk_50                            ; clk_50      ; 0.000        ; 0.040      ; 0.568      ;
; 0.444 ; clock_100hz:clock_100hz|counter[20]     ; clock_100hz:clock_100hz|counter[21]     ; clk_50                            ; clk_50      ; 0.000        ; 0.040      ; 0.568      ;
; 0.444 ; clk_400hz:clk_400hz|counter[19]         ; clk_400hz:clk_400hz|counter[20]         ; clk_50                            ; clk_50      ; 0.000        ; 0.040      ; 0.568      ;
; 0.444 ; clock_100hz:clock_100hz|counter[22]     ; clock_100hz:clock_100hz|counter[23]     ; clk_50                            ; clk_50      ; 0.000        ; 0.040      ; 0.568      ;
; 0.445 ; baudrate:uart_baud|tx_acc[4]            ; baudrate:uart_baud|tx_acc[8]            ; clk_50                            ; clk_50      ; 0.000        ; 0.241      ; 0.770      ;
; 0.449 ; clk_400hz:clk_400hz|counter[3]          ; clk_400hz:clk_400hz|counter[4]          ; clk_50                            ; clk_50      ; 0.000        ; 0.040      ; 0.573      ;
; 0.450 ; clock_100hz:clock_100hz|counter[24]     ; clock_100hz:clock_100hz|counter[25]     ; clk_50                            ; clk_50      ; 0.000        ; 0.040      ; 0.574      ;
; 0.451 ; clock_100hz:clock_100hz|counter[6]      ; clock_100hz:clock_100hz|counter[7]      ; clk_50                            ; clk_50      ; 0.000        ; 0.040      ; 0.575      ;
; 0.451 ; clk_400hz:clk_400hz|counter[7]          ; clk_400hz:clk_400hz|counter[8]          ; clk_50                            ; clk_50      ; 0.000        ; 0.040      ; 0.575      ;
; 0.451 ; clk_400hz:clk_400hz|counter[21]         ; clk_400hz:clk_400hz|counter[22]         ; clk_50                            ; clk_50      ; 0.000        ; 0.040      ; 0.575      ;
; 0.452 ; clk_400hz:clk_400hz|counter[18]         ; clk_400hz:clk_400hz|counter[19]         ; clk_50                            ; clk_50      ; 0.000        ; 0.040      ; 0.576      ;
; 0.452 ; clock_100hz:clock_100hz|counter[11]     ; clock_100hz:clock_100hz|counter[12]     ; clk_50                            ; clk_50      ; 0.000        ; 0.040      ; 0.576      ;
; 0.452 ; clk_400hz:clk_400hz|counter[23]         ; clk_400hz:clk_400hz|counter[24]         ; clk_50                            ; clk_50      ; 0.000        ; 0.040      ; 0.576      ;
; 0.452 ; clk_400hz:clk_400hz|counter[5]          ; clk_400hz:clk_400hz|counter[6]          ; clk_50                            ; clk_50      ; 0.000        ; 0.040      ; 0.576      ;
; 0.453 ; clock_100hz:clock_100hz|counter[3]      ; clock_100hz:clock_100hz|counter[4]      ; clk_50                            ; clk_50      ; 0.000        ; 0.040      ; 0.577      ;
; 0.453 ; clock_100hz:clock_100hz|counter[8]      ; clock_100hz:clock_100hz|counter[9]      ; clk_50                            ; clk_50      ; 0.000        ; 0.040      ; 0.577      ;
; 0.453 ; clock_100hz:clock_100hz|counter[18]     ; clock_100hz:clock_100hz|counter[19]     ; clk_50                            ; clk_50      ; 0.000        ; 0.040      ; 0.577      ;
; 0.454 ; clock_100hz:clock_100hz|counter[9]      ; clock_100hz:clock_100hz|counter[10]     ; clk_50                            ; clk_50      ; 0.000        ; 0.040      ; 0.578      ;
; 0.454 ; clk_400hz:clk_400hz|counter[15]         ; clk_400hz:clk_400hz|counter[16]         ; clk_50                            ; clk_50      ; 0.000        ; 0.040      ; 0.578      ;
; 0.455 ; clock_100hz:clock_100hz|counter[5]      ; clock_100hz:clock_100hz|counter[5]      ; clk_50                            ; clk_50      ; 0.000        ; 0.040      ; 0.579      ;
; 0.455 ; clock_100hz:clock_100hz|counter[21]     ; clock_100hz:clock_100hz|counter[22]     ; clk_50                            ; clk_50      ; 0.000        ; 0.040      ; 0.579      ;
; 0.455 ; clk_400hz:clk_400hz|counter[18]         ; clk_400hz:clk_400hz|counter[20]         ; clk_50                            ; clk_50      ; 0.000        ; 0.040      ; 0.579      ;
; 0.456 ; baudrate:uart_baud|tx_acc[1]            ; baudrate:uart_baud|tx_acc[2]            ; clk_50                            ; clk_50      ; 0.000        ; 0.039      ; 0.579      ;
; 0.457 ; clock_100hz:clock_100hz|counter[16]     ; clock_100hz:clock_100hz|counter[16]     ; clk_50                            ; clk_50      ; 0.000        ; 0.040      ; 0.581      ;
; 0.457 ; baudrate:uart_baud|tx_acc[5]            ; baudrate:uart_baud|tx_acc[6]            ; clk_50                            ; clk_50      ; 0.000        ; 0.039      ; 0.580      ;
; 0.457 ; clock_100hz:clock_100hz|counter[9]      ; clock_100hz:clock_100hz|counter[11]     ; clk_50                            ; clk_50      ; 0.000        ; 0.040      ; 0.581      ;
; 0.457 ; clock_100hz:clock_100hz|counter[7]      ; clock_100hz:clock_100hz|counter[9]      ; clk_50                            ; clk_50      ; 0.000        ; 0.040      ; 0.581      ;
; 0.458 ; clock_100hz:clock_100hz|counter[18]     ; clock_100hz:clock_100hz|counter[18]     ; clk_50                            ; clk_50      ; 0.000        ; 0.040      ; 0.582      ;
; 0.458 ; clock_100hz:clock_100hz|counter[21]     ; clock_100hz:clock_100hz|counter[23]     ; clk_50                            ; clk_50      ; 0.000        ; 0.040      ; 0.582      ;
; 0.459 ; transmitter:uart_Tx|bit_pos[1]          ; transmitter:uart_Tx|state.TX_STATE_STOP ; clk_50                            ; clk_50      ; 0.000        ; 0.038      ; 0.581      ;
; 0.460 ; baudrate:uart_baud|tx_acc[5]            ; baudrate:uart_baud|tx_acc[5]            ; clk_50                            ; clk_50      ; 0.000        ; 0.039      ; 0.583      ;
; 0.460 ; baudrate:uart_baud|tx_acc[7]            ; baudrate:uart_baud|tx_acc[7]            ; clk_50                            ; clk_50      ; 0.000        ; 0.039      ; 0.583      ;
; 0.460 ; clk_400hz:clk_400hz|counter[24]         ; clk_400hz:clk_400hz|counter[25]         ; clk_50                            ; clk_50      ; 0.000        ; 0.040      ; 0.584      ;
; 0.460 ; clock_100hz:clock_100hz|counter[19]     ; clock_100hz:clock_100hz|counter[20]     ; clk_50                            ; clk_50      ; 0.000        ; 0.040      ; 0.584      ;
; 0.460 ; clk_400hz:clk_400hz|counter[16]         ; clk_400hz:clk_400hz|counter[17]         ; clk_50                            ; clk_50      ; 0.000        ; 0.040      ; 0.584      ;
; 0.460 ; clock_100hz:clock_100hz|counter[5]      ; clock_100hz:clock_100hz|counter[6]      ; clk_50                            ; clk_50      ; 0.000        ; 0.040      ; 0.584      ;
; 0.460 ; clk_400hz:clk_400hz|counter[8]          ; clk_400hz:clk_400hz|counter[9]          ; clk_50                            ; clk_50      ; 0.000        ; 0.040      ; 0.584      ;
; 0.461 ; clk_400hz:clk_400hz|counter[2]          ; clk_400hz:clk_400hz|counter[3]          ; clk_50                            ; clk_50      ; 0.000        ; 0.040      ; 0.585      ;
; 0.461 ; baudrate:uart_baud|tx_acc[2]            ; baudrate:uart_baud|tx_acc[3]            ; clk_50                            ; clk_50      ; 0.000        ; 0.039      ; 0.584      ;
; 0.461 ; clk_400hz:clk_400hz|counter[20]         ; clk_400hz:clk_400hz|counter[21]         ; clk_50                            ; clk_50      ; 0.000        ; 0.040      ; 0.585      ;
; 0.461 ; clk_400hz:clk_400hz|counter[6]          ; clk_400hz:clk_400hz|counter[7]          ; clk_50                            ; clk_50      ; 0.000        ; 0.040      ; 0.585      ;
; 0.462 ; clk_400hz:clk_400hz|counter[22]         ; clk_400hz:clk_400hz|counter[23]         ; clk_50                            ; clk_50      ; 0.000        ; 0.040      ; 0.586      ;
; 0.463 ; clk_400hz:clk_400hz|counter[16]         ; clk_400hz:clk_400hz|counter[18]         ; clk_50                            ; clk_50      ; 0.000        ; 0.040      ; 0.587      ;
+-------+-----------------------------------------+-----------------------------------------+-----------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk_400hz:clk_400hz|clk_400hz'                                                                                                                                                                                                                                                                                                                                                               ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                          ; To Node                                                                                                                                            ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; 0.184 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[2]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[2]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[1]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[1]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[4]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[4]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[9]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[9]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[8]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[8]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[6]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[6]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[7]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[7]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[3]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[3]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[5]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[5]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.039      ; 0.307      ;
; 0.192 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[1] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[1] ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.039      ; 0.315      ;
; 0.261 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[0]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|sub_parity6a0                   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.039      ; 0.384      ;
; 0.279 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[0]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[1]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.039      ; 0.402      ;
; 0.284 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[3]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|sub_parity6a0                   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.039      ; 0.407      ;
; 0.301 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1                            ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.040      ; 0.425      ;
; 0.320 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[1]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|sub_parity6a0                   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.039      ; 0.443      ;
; 0.331 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|sub_parity6a2                   ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|parity5                         ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.039      ; 0.454      ;
; 0.340 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[7]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~portb_address_reg0   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.182      ; 0.626      ;
; 0.340 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[6] ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.040      ; 0.464      ;
; 0.343 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~portb_address_reg0   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.181      ; 0.628      ;
; 0.345 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[4]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|sub_parity6a1                   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.039      ; 0.468      ;
; 0.354 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[5]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~portb_address_reg0   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.167      ; 0.625      ;
; 0.357 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~portb_address_reg0   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.173      ; 0.634      ;
; 0.357 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[7]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~portb_address_reg0   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.174      ; 0.635      ;
; 0.358 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[4]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~portb_address_reg0   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.182      ; 0.644      ;
; 0.359 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|sub_parity6a0                   ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|parity5                         ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.039      ; 0.482      ;
; 0.361 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[3]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[3]                                                  ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.041      ; 0.486      ;
; 0.362 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|sub_parity6a1                   ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|parity5                         ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.039      ; 0.485      ;
; 0.367 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[0]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~portb_address_reg0   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.182      ; 0.653      ;
; 0.372 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[7]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|sub_parity6a1                   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.039      ; 0.495      ;
; 0.373 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[7]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[9]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.039      ; 0.496      ;
; 0.374 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[0]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~portb_address_reg0   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.174      ; 0.652      ;
; 0.375 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[2]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~portb_address_reg0   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.174      ; 0.653      ;
; 0.375 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[3]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~portb_address_reg0   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.174      ; 0.653      ;
; 0.375 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[7]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[8]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.039      ; 0.498      ;
; 0.377 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[3]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~portb_address_reg0   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.182      ; 0.663      ;
; 0.377 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[2]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[4]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.039      ; 0.500      ;
; 0.378 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[6]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|sub_parity6a1                   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.039      ; 0.501      ;
; 0.381 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|parity5                         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[1]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.039      ; 0.504      ;
; 0.381 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[2]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[3]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.039      ; 0.504      ;
; 0.381 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[2]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|sub_parity6a0                   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.039      ; 0.504      ;
; 0.386 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[6]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[7]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.039      ; 0.509      ;
; 0.391 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[1]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~portb_address_reg0   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.174      ; 0.669      ;
; 0.395 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[6]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~portb_address_reg0   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.174      ; 0.673      ;
; 0.395 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[3]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[4]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.039      ; 0.518      ;
; 0.401 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit0                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~portb_address_reg0   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.181      ; 0.686      ;
; 0.403 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[9]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[9]                                                  ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.046      ; 0.533      ;
; 0.416 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[1]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[1]                                                  ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.046      ; 0.546      ;
; 0.417 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[8]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[8]                                                  ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.046      ; 0.547      ;
; 0.429 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit0                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~portb_address_reg0   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.173      ; 0.706      ;
; 0.437 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[3]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[6]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.039      ; 0.560      ;
; 0.438 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[0]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[0]                                                  ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.046      ; 0.568      ;
; 0.439 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[3]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[7]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.039      ; 0.562      ;
; 0.442 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit0                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1                            ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.040      ; 0.566      ;
; 0.444 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[7] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[7] ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.042      ; 0.570      ;
; 0.446 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[5]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|sub_parity6a1                   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.032      ; 0.562      ;
; 0.450 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[3] ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.042      ; 0.576      ;
; 0.452 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[5]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~portb_address_reg0   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.175      ; 0.731      ;
; 0.468 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[6]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~portb_address_reg0   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.182      ; 0.754      ;
; 0.469 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[2] ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.042      ; 0.595      ;
; 0.469 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[4] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[4] ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.042      ; 0.595      ;
; 0.475 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[9] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[9] ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.042      ; 0.601      ;
; 0.477 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[4]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[4]                                                  ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.046      ; 0.607      ;
; 0.481 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|parity5                         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[2]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.039      ; 0.604      ;
; 0.482 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[7]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[7]                                                  ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.046      ; 0.612      ;
; 0.495 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[1]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[2]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.039      ; 0.618      ;
; 0.502 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[9]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~portb_address_reg0   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.182      ; 0.788      ;
; 0.502 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[8] ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.034      ; 0.620      ;
; 0.504 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[4]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[6]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.039      ; 0.627      ;
; 0.506 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[4]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[7]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.039      ; 0.629      ;
; 0.512 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[1]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~portb_address_reg0   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.182      ; 0.798      ;
; 0.525 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[4]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~portb_address_reg0   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.174      ; 0.803      ;
; 0.540 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[5] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[5] ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.042      ; 0.666      ;
; 0.545 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[5]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[7]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.032      ; 0.661      ;
; 0.552 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[5]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[6]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.032      ; 0.668      ;
; 0.559 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[2]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~portb_address_reg0   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.182      ; 0.845      ;
; 0.564 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[6]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[9]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.039      ; 0.687      ;
; 0.566 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[6]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[6]                                                  ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.046      ; 0.696      ;
; 0.566 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[6]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[8]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.039      ; 0.689      ;
; 0.567 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[2]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[6]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.039      ; 0.690      ;
; 0.568 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[0]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[2]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.039      ; 0.691      ;
; 0.569 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[2]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[7]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.039      ; 0.692      ;
; 0.572 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit0                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit0                            ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.040      ; 0.696      ;
; 0.596 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|parity5                         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[0]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.039      ; 0.719      ;
; 0.607 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[3]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[9]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.039      ; 0.730      ;
; 0.609 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[3]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[8]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.039      ; 0.732      ;
; 0.624 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[8]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~portb_address_reg0   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.182      ; 0.910      ;
; 0.626 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[9]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|sub_parity6a2                   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.039      ; 0.749      ;
; 0.632 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[9]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~portb_address_reg0   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.174      ; 0.910      ;
; 0.633 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[4]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[5]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.046      ; 0.763      ;
; 0.678 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[0] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[0] ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; -0.148     ; 0.614      ;
; 0.678 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[4]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[9]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.039      ; 0.801      ;
; 0.680 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[4]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[8]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.039      ; 0.803      ;
; 0.691 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[3]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[5]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.046      ; 0.821      ;
; 0.699 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[2]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[5]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.046      ; 0.829      ;
; 0.721 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[5]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[5]                                                  ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.034      ; 0.839      ;
; 0.725 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[0] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[3]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.038      ; 0.847      ;
; 0.725 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[5]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[9]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.032      ; 0.841      ;
; 0.727 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[0] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[4]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.038      ; 0.849      ;
; 0.727 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[5]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[8]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.032      ; 0.843      ;
; 0.741 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[2]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[9]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.039      ; 0.864      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clr'                                                                                                               ;
+-------+-----------------+---------------------------+-----------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node       ; To Node                   ; Launch Clock                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------+---------------------------+-----------------------------------+-------------+--------------+------------+------------+
; 1.039 ; lfsr:lfsr|q[8]  ; lfsr:lfsr|data_out[12]~57 ; clock_100hz:clock_100hz|clk_100hz ; clr         ; -0.500       ; -0.268     ; 0.301      ;
; 1.044 ; lfsr:lfsr|q[7]  ; lfsr:lfsr|data_out[11]~45 ; clock_100hz:clock_100hz|clk_100hz ; clr         ; -0.500       ; -0.268     ; 0.306      ;
; 1.045 ; lfsr:lfsr|q[15] ; lfsr:lfsr|data_out[25]~25 ; clock_100hz:clock_100hz|clk_100hz ; clr         ; -0.500       ; -0.268     ; 0.307      ;
; 1.047 ; lfsr:lfsr|q[14] ; lfsr:lfsr|data_out[24]~37 ; clock_100hz:clock_100hz|clk_100hz ; clr         ; -0.500       ; -0.268     ; 0.309      ;
; 1.052 ; lfsr:lfsr|q[1]  ; lfsr:lfsr|data_out[2]~1   ; clock_100hz:clock_100hz|clk_100hz ; clr         ; -0.500       ; -0.288     ; 0.294      ;
; 1.054 ; lfsr:lfsr|q[3]  ; lfsr:lfsr|data_out[4]~53  ; clock_100hz:clock_100hz|clk_100hz ; clr         ; -0.500       ; -0.290     ; 0.294      ;
; 1.055 ; lfsr:lfsr|q[0]  ; lfsr:lfsr|data_out[1]~13  ; clock_100hz:clock_100hz|clk_100hz ; clr         ; -0.500       ; -0.285     ; 0.300      ;
; 1.064 ; lfsr:lfsr|q[5]  ; lfsr:lfsr|data_out[9]~17  ; clock_100hz:clock_100hz|clk_100hz ; clr         ; -0.500       ; -0.301     ; 0.293      ;
; 1.066 ; lfsr:lfsr|q[2]  ; lfsr:lfsr|data_out[3]~41  ; clock_100hz:clock_100hz|clk_100hz ; clr         ; -0.500       ; -0.291     ; 0.305      ;
; 1.071 ; lfsr:lfsr|q[6]  ; lfsr:lfsr|data_out[10]~5  ; clock_100hz:clock_100hz|clk_100hz ; clr         ; -0.500       ; -0.301     ; 0.300      ;
; 1.079 ; lfsr:lfsr|q[4]  ; lfsr:lfsr|data_out[8]~29  ; clock_100hz:clock_100hz|clk_100hz ; clr         ; -0.500       ; -0.315     ; 0.294      ;
; 1.086 ; lfsr:lfsr|q[9]  ; lfsr:lfsr|data_out[16]~33 ; clock_100hz:clock_100hz|clk_100hz ; clr         ; -0.500       ; -0.319     ; 0.297      ;
; 1.091 ; lfsr:lfsr|q[10] ; lfsr:lfsr|data_out[17]~21 ; clock_100hz:clock_100hz|clk_100hz ; clr         ; -0.500       ; -0.317     ; 0.304      ;
; 1.092 ; lfsr:lfsr|q[11] ; lfsr:lfsr|data_out[18]~9  ; clock_100hz:clock_100hz|clk_100hz ; clr         ; -0.500       ; -0.317     ; 0.305      ;
; 1.342 ; lfsr:lfsr|q[12] ; lfsr:lfsr|data_out[19]~49 ; clock_100hz:clock_100hz|clk_100hz ; clr         ; -0.500       ; -0.567     ; 0.305      ;
; 1.410 ; lfsr:lfsr|q[13] ; lfsr:lfsr|data_out[20]~61 ; clock_100hz:clock_100hz|clk_100hz ; clr         ; -0.500       ; -0.636     ; 0.304      ;
+-------+-----------------+---------------------------+-----------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'clock_100hz:clock_100hz|clk_100hz'                                                                                ;
+--------+-----------+----------------------------------+--------------+-----------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                          ; Launch Clock ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+----------------------------------+--------------+-----------------------------------+--------------+------------+------------+
; -0.337 ; clr       ; lfsr:lfsr|q[11]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 1.868      ; 2.682      ;
; -0.337 ; clr       ; lfsr:lfsr|q[10]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 1.868      ; 2.682      ;
; -0.337 ; clr       ; lfsr:lfsr|q[9]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 1.868      ; 2.682      ;
; -0.337 ; clr       ; lfsr:lfsr|q[4]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 1.868      ; 2.682      ;
; -0.337 ; clr       ; lfsr:lfsr|data_out[18]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 1.868      ; 2.682      ;
; -0.337 ; clr       ; lfsr:lfsr|data_out[17]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 1.868      ; 2.682      ;
; -0.337 ; clr       ; lfsr:lfsr|data_out[16]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 1.868      ; 2.682      ;
; -0.337 ; clr       ; lfsr:lfsr|data_out[8]~_emulated  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 1.868      ; 2.682      ;
; -0.333 ; clr       ; lfsr:lfsr|q[3]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 1.855      ; 2.665      ;
; -0.333 ; clr       ; lfsr:lfsr|data_out[4]~_emulated  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 1.855      ; 2.665      ;
; -0.333 ; clr       ; lfsr:lfsr|q[2]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 1.855      ; 2.665      ;
; -0.333 ; clr       ; lfsr:lfsr|data_out[3]~_emulated  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 1.855      ; 2.665      ;
; -0.333 ; clr       ; lfsr:lfsr|q[1]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 1.855      ; 2.665      ;
; -0.333 ; clr       ; lfsr:lfsr|data_out[2]~_emulated  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 1.855      ; 2.665      ;
; -0.333 ; clr       ; lfsr:lfsr|q[0]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 1.855      ; 2.665      ;
; -0.333 ; clr       ; lfsr:lfsr|data_out[1]~_emulated  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 1.855      ; 2.665      ;
; -0.327 ; clr       ; lfsr:lfsr|q[6]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 1.855      ; 2.659      ;
; -0.327 ; clr       ; lfsr:lfsr|q[5]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 1.855      ; 2.659      ;
; -0.327 ; clr       ; lfsr:lfsr|data_out[10]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 1.855      ; 2.659      ;
; -0.327 ; clr       ; lfsr:lfsr|data_out[9]~_emulated  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 1.855      ; 2.659      ;
; -0.323 ; clr       ; lfsr:lfsr|q[15]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 1.868      ; 2.668      ;
; -0.323 ; clr       ; lfsr:lfsr|q[14]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 1.868      ; 2.668      ;
; -0.323 ; clr       ; lfsr:lfsr|q[8]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 1.868      ; 2.668      ;
; -0.323 ; clr       ; lfsr:lfsr|data_out[12]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 1.868      ; 2.668      ;
; -0.323 ; clr       ; lfsr:lfsr|q[7]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 1.868      ; 2.668      ;
; -0.323 ; clr       ; lfsr:lfsr|data_out[25]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 1.868      ; 2.668      ;
; -0.323 ; clr       ; lfsr:lfsr|data_out[11]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 1.868      ; 2.668      ;
; -0.323 ; clr       ; lfsr:lfsr|data_out[24]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 1.868      ; 2.668      ;
; -0.290 ; clr       ; lfsr:lfsr|q[12]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 1.915      ; 2.682      ;
; -0.290 ; clr       ; lfsr:lfsr|q[13]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 1.915      ; 2.682      ;
; -0.290 ; clr       ; lfsr:lfsr|data_out[20]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 1.915      ; 2.682      ;
; -0.290 ; clr       ; lfsr:lfsr|data_out[19]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 1.915      ; 2.682      ;
; 0.710  ; clr       ; lfsr:lfsr|q[3]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 1.855      ; 2.122      ;
; 0.710  ; clr       ; lfsr:lfsr|data_out[4]~_emulated  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 1.855      ; 2.122      ;
; 0.710  ; clr       ; lfsr:lfsr|q[2]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 1.855      ; 2.122      ;
; 0.710  ; clr       ; lfsr:lfsr|data_out[3]~_emulated  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 1.855      ; 2.122      ;
; 0.710  ; clr       ; lfsr:lfsr|q[1]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 1.855      ; 2.122      ;
; 0.710  ; clr       ; lfsr:lfsr|data_out[2]~_emulated  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 1.855      ; 2.122      ;
; 0.710  ; clr       ; lfsr:lfsr|q[0]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 1.855      ; 2.122      ;
; 0.710  ; clr       ; lfsr:lfsr|data_out[1]~_emulated  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 1.855      ; 2.122      ;
; 0.712  ; clr       ; lfsr:lfsr|q[11]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 1.868      ; 2.133      ;
; 0.712  ; clr       ; lfsr:lfsr|q[10]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 1.868      ; 2.133      ;
; 0.712  ; clr       ; lfsr:lfsr|q[9]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 1.868      ; 2.133      ;
; 0.712  ; clr       ; lfsr:lfsr|q[4]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 1.868      ; 2.133      ;
; 0.712  ; clr       ; lfsr:lfsr|data_out[18]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 1.868      ; 2.133      ;
; 0.712  ; clr       ; lfsr:lfsr|data_out[17]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 1.868      ; 2.133      ;
; 0.712  ; clr       ; lfsr:lfsr|data_out[16]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 1.868      ; 2.133      ;
; 0.712  ; clr       ; lfsr:lfsr|data_out[8]~_emulated  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 1.868      ; 2.133      ;
; 0.715  ; clr       ; lfsr:lfsr|q[6]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 1.855      ; 2.117      ;
; 0.715  ; clr       ; lfsr:lfsr|q[5]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 1.855      ; 2.117      ;
; 0.715  ; clr       ; lfsr:lfsr|data_out[10]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 1.855      ; 2.117      ;
; 0.715  ; clr       ; lfsr:lfsr|data_out[9]~_emulated  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 1.855      ; 2.117      ;
; 0.726  ; clr       ; lfsr:lfsr|q[15]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 1.868      ; 2.119      ;
; 0.726  ; clr       ; lfsr:lfsr|q[14]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 1.868      ; 2.119      ;
; 0.726  ; clr       ; lfsr:lfsr|q[8]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 1.868      ; 2.119      ;
; 0.726  ; clr       ; lfsr:lfsr|data_out[12]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 1.868      ; 2.119      ;
; 0.726  ; clr       ; lfsr:lfsr|q[7]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 1.868      ; 2.119      ;
; 0.726  ; clr       ; lfsr:lfsr|data_out[25]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 1.868      ; 2.119      ;
; 0.726  ; clr       ; lfsr:lfsr|data_out[11]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 1.868      ; 2.119      ;
; 0.726  ; clr       ; lfsr:lfsr|data_out[24]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 1.868      ; 2.119      ;
; 0.775  ; clr       ; lfsr:lfsr|q[12]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 1.915      ; 2.117      ;
; 0.775  ; clr       ; lfsr:lfsr|q[13]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 1.915      ; 2.117      ;
; 0.775  ; clr       ; lfsr:lfsr|data_out[20]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 1.915      ; 2.117      ;
; 0.775  ; clr       ; lfsr:lfsr|data_out[19]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 1.915      ; 2.117      ;
+--------+-----------+----------------------------------+--------------+-----------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'clock_100hz:clock_100hz|clk_100hz'                                                                                 ;
+--------+-----------+----------------------------------+--------------+-----------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                          ; Launch Clock ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+----------------------------------+--------------+-----------------------------------+--------------+------------+------------+
; -0.086 ; clr       ; lfsr:lfsr|q[12]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 2.007      ; 2.035      ;
; -0.086 ; clr       ; lfsr:lfsr|q[13]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 2.007      ; 2.035      ;
; -0.086 ; clr       ; lfsr:lfsr|data_out[20]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 2.007      ; 2.035      ;
; -0.086 ; clr       ; lfsr:lfsr|data_out[19]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 2.007      ; 2.035      ;
; -0.034 ; clr       ; lfsr:lfsr|q[15]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 1.957      ; 2.037      ;
; -0.034 ; clr       ; lfsr:lfsr|q[14]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 1.957      ; 2.037      ;
; -0.034 ; clr       ; lfsr:lfsr|q[8]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 1.957      ; 2.037      ;
; -0.034 ; clr       ; lfsr:lfsr|data_out[12]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 1.957      ; 2.037      ;
; -0.034 ; clr       ; lfsr:lfsr|q[7]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 1.957      ; 2.037      ;
; -0.034 ; clr       ; lfsr:lfsr|data_out[25]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 1.957      ; 2.037      ;
; -0.034 ; clr       ; lfsr:lfsr|data_out[11]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 1.957      ; 2.037      ;
; -0.034 ; clr       ; lfsr:lfsr|data_out[24]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 1.957      ; 2.037      ;
; -0.023 ; clr       ; lfsr:lfsr|q[6]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 1.944      ; 2.035      ;
; -0.023 ; clr       ; lfsr:lfsr|q[5]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 1.944      ; 2.035      ;
; -0.023 ; clr       ; lfsr:lfsr|data_out[10]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 1.944      ; 2.035      ;
; -0.023 ; clr       ; lfsr:lfsr|data_out[9]~_emulated  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 1.944      ; 2.035      ;
; -0.022 ; clr       ; lfsr:lfsr|q[11]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 1.958      ; 2.050      ;
; -0.022 ; clr       ; lfsr:lfsr|q[10]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 1.958      ; 2.050      ;
; -0.022 ; clr       ; lfsr:lfsr|q[9]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 1.958      ; 2.050      ;
; -0.022 ; clr       ; lfsr:lfsr|q[4]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 1.958      ; 2.050      ;
; -0.022 ; clr       ; lfsr:lfsr|data_out[18]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 1.958      ; 2.050      ;
; -0.022 ; clr       ; lfsr:lfsr|data_out[17]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 1.958      ; 2.050      ;
; -0.022 ; clr       ; lfsr:lfsr|data_out[16]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 1.958      ; 2.050      ;
; -0.022 ; clr       ; lfsr:lfsr|data_out[8]~_emulated  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 1.958      ; 2.050      ;
; -0.017 ; clr       ; lfsr:lfsr|q[3]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 1.943      ; 2.040      ;
; -0.017 ; clr       ; lfsr:lfsr|data_out[4]~_emulated  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 1.943      ; 2.040      ;
; -0.017 ; clr       ; lfsr:lfsr|q[2]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 1.943      ; 2.040      ;
; -0.017 ; clr       ; lfsr:lfsr|data_out[3]~_emulated  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 1.943      ; 2.040      ;
; -0.017 ; clr       ; lfsr:lfsr|q[1]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 1.943      ; 2.040      ;
; -0.017 ; clr       ; lfsr:lfsr|data_out[2]~_emulated  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 1.943      ; 2.040      ;
; -0.017 ; clr       ; lfsr:lfsr|q[0]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 1.943      ; 2.040      ;
; -0.017 ; clr       ; lfsr:lfsr|data_out[1]~_emulated  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 1.943      ; 2.040      ;
; 0.966  ; clr       ; lfsr:lfsr|q[12]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 2.007      ; 2.587      ;
; 0.966  ; clr       ; lfsr:lfsr|q[13]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 2.007      ; 2.587      ;
; 0.966  ; clr       ; lfsr:lfsr|data_out[20]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 2.007      ; 2.587      ;
; 0.966  ; clr       ; lfsr:lfsr|data_out[19]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 2.007      ; 2.587      ;
; 1.003  ; clr       ; lfsr:lfsr|q[15]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 1.957      ; 2.574      ;
; 1.003  ; clr       ; lfsr:lfsr|q[14]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 1.957      ; 2.574      ;
; 1.003  ; clr       ; lfsr:lfsr|q[8]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 1.957      ; 2.574      ;
; 1.003  ; clr       ; lfsr:lfsr|data_out[12]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 1.957      ; 2.574      ;
; 1.003  ; clr       ; lfsr:lfsr|q[7]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 1.957      ; 2.574      ;
; 1.003  ; clr       ; lfsr:lfsr|data_out[25]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 1.957      ; 2.574      ;
; 1.003  ; clr       ; lfsr:lfsr|data_out[11]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 1.957      ; 2.574      ;
; 1.003  ; clr       ; lfsr:lfsr|data_out[24]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 1.957      ; 2.574      ;
; 1.008  ; clr       ; lfsr:lfsr|q[6]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 1.944      ; 2.566      ;
; 1.008  ; clr       ; lfsr:lfsr|q[5]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 1.944      ; 2.566      ;
; 1.008  ; clr       ; lfsr:lfsr|data_out[10]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 1.944      ; 2.566      ;
; 1.008  ; clr       ; lfsr:lfsr|data_out[9]~_emulated  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 1.944      ; 2.566      ;
; 1.014  ; clr       ; lfsr:lfsr|q[3]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 1.943      ; 2.571      ;
; 1.014  ; clr       ; lfsr:lfsr|data_out[4]~_emulated  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 1.943      ; 2.571      ;
; 1.014  ; clr       ; lfsr:lfsr|q[2]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 1.943      ; 2.571      ;
; 1.014  ; clr       ; lfsr:lfsr|data_out[3]~_emulated  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 1.943      ; 2.571      ;
; 1.014  ; clr       ; lfsr:lfsr|q[1]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 1.943      ; 2.571      ;
; 1.014  ; clr       ; lfsr:lfsr|data_out[2]~_emulated  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 1.943      ; 2.571      ;
; 1.014  ; clr       ; lfsr:lfsr|q[0]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 1.943      ; 2.571      ;
; 1.014  ; clr       ; lfsr:lfsr|data_out[1]~_emulated  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 1.943      ; 2.571      ;
; 1.016  ; clr       ; lfsr:lfsr|q[11]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 1.958      ; 2.588      ;
; 1.016  ; clr       ; lfsr:lfsr|q[10]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 1.958      ; 2.588      ;
; 1.016  ; clr       ; lfsr:lfsr|q[9]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 1.958      ; 2.588      ;
; 1.016  ; clr       ; lfsr:lfsr|q[4]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 1.958      ; 2.588      ;
; 1.016  ; clr       ; lfsr:lfsr|data_out[18]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 1.958      ; 2.588      ;
; 1.016  ; clr       ; lfsr:lfsr|data_out[17]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 1.958      ; 2.588      ;
; 1.016  ; clr       ; lfsr:lfsr|data_out[16]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 1.958      ; 2.588      ;
; 1.016  ; clr       ; lfsr:lfsr|data_out[8]~_emulated  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 1.958      ; 2.588      ;
+--------+-----------+----------------------------------+--------------+-----------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clk_50'                                                                        ;
+--------+--------------+----------------+-----------------+--------+------------+------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock  ; Clock Edge ; Target                                   ;
+--------+--------------+----------------+-----------------+--------+------------+------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate       ; clk_50 ; Rise       ; clk_50                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; baudrate:uart_baud|tx_acc[0]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; baudrate:uart_baud|tx_acc[1]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; baudrate:uart_baud|tx_acc[2]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; baudrate:uart_baud|tx_acc[3]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; baudrate:uart_baud|tx_acc[4]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; baudrate:uart_baud|tx_acc[5]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; baudrate:uart_baud|tx_acc[6]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; baudrate:uart_baud|tx_acc[7]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; baudrate:uart_baud|tx_acc[8]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; clk_400hz:clk_400hz|clk_400hz            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[0]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[10]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[11]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[12]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[13]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[14]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[15]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[16]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[17]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[18]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[19]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[1]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[20]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[21]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[22]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[23]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[24]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[25]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[2]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[3]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[4]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[5]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[6]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[7]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[8]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[9]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; clock_100hz:clock_100hz|clk_100hz        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[10]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[11]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[12]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[13]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[14]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[15]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[16]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[17]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[18]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[19]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[20]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[21]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[22]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[23]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[24]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[25]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[2]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[3]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[4]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[5]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[6]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[7]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[8]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[9]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; transmitter:uart_Tx|Tx                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; transmitter:uart_Tx|bit_pos[0]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; transmitter:uart_Tx|bit_pos[1]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; transmitter:uart_Tx|bit_pos[2]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; transmitter:uart_Tx|data[0]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; transmitter:uart_Tx|data[1]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; transmitter:uart_Tx|data[2]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; transmitter:uart_Tx|data[3]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; transmitter:uart_Tx|data[4]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; transmitter:uart_Tx|data[5]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; transmitter:uart_Tx|data[6]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; transmitter:uart_Tx|data[7]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; transmitter:uart_Tx|state.TX_STATE_DATA  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; transmitter:uart_Tx|state.TX_STATE_IDLE  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; transmitter:uart_Tx|state.TX_STATE_START ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; transmitter:uart_Tx|state.TX_STATE_STOP  ;
; -0.085 ; 0.099        ; 0.184          ; Low Pulse Width ; clk_50 ; Rise       ; baudrate:uart_baud|tx_acc[8]             ;
; -0.074 ; 0.110        ; 0.184          ; Low Pulse Width ; clk_50 ; Rise       ; transmitter:uart_Tx|data[0]              ;
; -0.074 ; 0.110        ; 0.184          ; Low Pulse Width ; clk_50 ; Rise       ; transmitter:uart_Tx|data[1]              ;
; -0.074 ; 0.110        ; 0.184          ; Low Pulse Width ; clk_50 ; Rise       ; transmitter:uart_Tx|data[2]              ;
; -0.074 ; 0.110        ; 0.184          ; Low Pulse Width ; clk_50 ; Rise       ; transmitter:uart_Tx|data[3]              ;
; -0.074 ; 0.110        ; 0.184          ; Low Pulse Width ; clk_50 ; Rise       ; transmitter:uart_Tx|data[4]              ;
; -0.074 ; 0.110        ; 0.184          ; Low Pulse Width ; clk_50 ; Rise       ; transmitter:uart_Tx|data[5]              ;
; -0.074 ; 0.110        ; 0.184          ; Low Pulse Width ; clk_50 ; Rise       ; transmitter:uart_Tx|data[6]              ;
; -0.074 ; 0.110        ; 0.184          ; Low Pulse Width ; clk_50 ; Rise       ; transmitter:uart_Tx|data[7]              ;
; -0.062 ; 0.122        ; 0.184          ; Low Pulse Width ; clk_50 ; Rise       ; baudrate:uart_baud|tx_acc[0]             ;
; -0.062 ; 0.122        ; 0.184          ; Low Pulse Width ; clk_50 ; Rise       ; baudrate:uart_baud|tx_acc[1]             ;
; -0.062 ; 0.122        ; 0.184          ; Low Pulse Width ; clk_50 ; Rise       ; baudrate:uart_baud|tx_acc[2]             ;
; -0.062 ; 0.122        ; 0.184          ; Low Pulse Width ; clk_50 ; Rise       ; baudrate:uart_baud|tx_acc[3]             ;
; -0.062 ; 0.122        ; 0.184          ; Low Pulse Width ; clk_50 ; Rise       ; baudrate:uart_baud|tx_acc[4]             ;
; -0.062 ; 0.122        ; 0.184          ; Low Pulse Width ; clk_50 ; Rise       ; baudrate:uart_baud|tx_acc[5]             ;
; -0.062 ; 0.122        ; 0.184          ; Low Pulse Width ; clk_50 ; Rise       ; baudrate:uart_baud|tx_acc[6]             ;
; -0.062 ; 0.122        ; 0.184          ; Low Pulse Width ; clk_50 ; Rise       ; baudrate:uart_baud|tx_acc[7]             ;
; -0.062 ; 0.122        ; 0.184          ; Low Pulse Width ; clk_50 ; Rise       ; transmitter:uart_Tx|Tx                   ;
; -0.062 ; 0.122        ; 0.184          ; Low Pulse Width ; clk_50 ; Rise       ; transmitter:uart_Tx|bit_pos[0]           ;
; -0.062 ; 0.122        ; 0.184          ; Low Pulse Width ; clk_50 ; Rise       ; transmitter:uart_Tx|bit_pos[1]           ;
; -0.062 ; 0.122        ; 0.184          ; Low Pulse Width ; clk_50 ; Rise       ; transmitter:uart_Tx|bit_pos[2]           ;
; -0.062 ; 0.122        ; 0.184          ; Low Pulse Width ; clk_50 ; Rise       ; transmitter:uart_Tx|state.TX_STATE_DATA  ;
+--------+--------------+----------------+-----------------+--------+------------+------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clr'                                                             ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                     ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; clr   ; Rise       ; clr                        ;
; 0.019  ; 0.019        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[16]~33  ;
; 0.019  ; 0.019        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[17]~21  ;
; 0.019  ; 0.019        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[18]~9   ;
; 0.019  ; 0.019        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[8]~29   ;
; 0.021  ; 0.021        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[11]~45  ;
; 0.021  ; 0.021        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[12]~57  ;
; 0.021  ; 0.021        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[24]~37  ;
; 0.021  ; 0.021        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[25]~25  ;
; 0.022  ; 0.022        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[16]~33|datac ;
; 0.022  ; 0.022        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[17]~21|datac ;
; 0.022  ; 0.022        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[18]~9|datac  ;
; 0.022  ; 0.022        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[8]~29|datac  ;
; 0.024  ; 0.024        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[11]~45|datac ;
; 0.024  ; 0.024        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[12]~57|datac ;
; 0.024  ; 0.024        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[24]~37|datac ;
; 0.024  ; 0.024        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[25]~25|datac ;
; 0.032  ; 0.032        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[1]~13   ;
; 0.033  ; 0.033        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[2]~1    ;
; 0.033  ; 0.033        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[3]~41   ;
; 0.033  ; 0.033        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[4]~53   ;
; 0.035  ; 0.035        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[1]~13|datac  ;
; 0.036  ; 0.036        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[2]~1|datac   ;
; 0.036  ; 0.036        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[3]~41|datac  ;
; 0.036  ; 0.036        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[4]~53|datac  ;
; 0.038  ; 0.038        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[10]~5   ;
; 0.038  ; 0.038        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[9]~17   ;
; 0.041  ; 0.041        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[10]~5|datac  ;
; 0.041  ; 0.041        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[9]~17|datac  ;
; 0.067  ; 0.067        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[19]~49  ;
; 0.077  ; 0.077        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[19]~49|datab ;
; 0.082  ; 0.082        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[20]~61  ;
; 0.085  ; 0.085        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[20]~61|datac ;
; 0.121  ; 0.121        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; clr~input|o                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; clr~input|i                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; clr~input|i                ;
; 0.879  ; 0.879        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; clr~input|o                ;
; 0.914  ; 0.914        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; lfsr|data_out[20]~61|datac ;
; 0.917  ; 0.917        ; 0.000          ; Low Pulse Width  ; clr   ; Fall       ; lfsr:lfsr|data_out[20]~61  ;
; 0.918  ; 0.918        ; 0.000          ; Low Pulse Width  ; clr   ; Fall       ; lfsr:lfsr|data_out[19]~49  ;
; 0.920  ; 0.920        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; lfsr|data_out[19]~49|datab ;
; 0.955  ; 0.955        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; lfsr|data_out[9]~17|datac  ;
; 0.956  ; 0.956        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; lfsr|data_out[10]~5|datac  ;
; 0.958  ; 0.958        ; 0.000          ; Low Pulse Width  ; clr   ; Fall       ; lfsr:lfsr|data_out[9]~17   ;
; 0.959  ; 0.959        ; 0.000          ; Low Pulse Width  ; clr   ; Fall       ; lfsr:lfsr|data_out[10]~5   ;
; 0.960  ; 0.960        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; lfsr|data_out[4]~53|datac  ;
; 0.961  ; 0.961        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; lfsr|data_out[1]~13|datac  ;
; 0.961  ; 0.961        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; lfsr|data_out[2]~1|datac   ;
; 0.961  ; 0.961        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; lfsr|data_out[3]~41|datac  ;
; 0.963  ; 0.963        ; 0.000          ; Low Pulse Width  ; clr   ; Fall       ; lfsr:lfsr|data_out[4]~53   ;
; 0.964  ; 0.964        ; 0.000          ; Low Pulse Width  ; clr   ; Fall       ; lfsr:lfsr|data_out[1]~13   ;
; 0.964  ; 0.964        ; 0.000          ; Low Pulse Width  ; clr   ; Fall       ; lfsr:lfsr|data_out[2]~1    ;
; 0.964  ; 0.964        ; 0.000          ; Low Pulse Width  ; clr   ; Fall       ; lfsr:lfsr|data_out[3]~41   ;
; 0.972  ; 0.972        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; lfsr|data_out[11]~45|datac ;
; 0.972  ; 0.972        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; lfsr|data_out[12]~57|datac ;
; 0.973  ; 0.973        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; lfsr|data_out[24]~37|datac ;
; 0.973  ; 0.973        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; lfsr|data_out[25]~25|datac ;
; 0.974  ; 0.974        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; lfsr|data_out[16]~33|datac ;
; 0.974  ; 0.974        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; lfsr|data_out[17]~21|datac ;
; 0.974  ; 0.974        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; lfsr|data_out[18]~9|datac  ;
; 0.974  ; 0.974        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; lfsr|data_out[8]~29|datac  ;
; 0.975  ; 0.975        ; 0.000          ; Low Pulse Width  ; clr   ; Fall       ; lfsr:lfsr|data_out[11]~45  ;
; 0.975  ; 0.975        ; 0.000          ; Low Pulse Width  ; clr   ; Fall       ; lfsr:lfsr|data_out[12]~57  ;
; 0.976  ; 0.976        ; 0.000          ; Low Pulse Width  ; clr   ; Fall       ; lfsr:lfsr|data_out[24]~37  ;
; 0.976  ; 0.976        ; 0.000          ; Low Pulse Width  ; clr   ; Fall       ; lfsr:lfsr|data_out[25]~25  ;
; 0.977  ; 0.977        ; 0.000          ; Low Pulse Width  ; clr   ; Fall       ; lfsr:lfsr|data_out[16]~33  ;
; 0.977  ; 0.977        ; 0.000          ; Low Pulse Width  ; clr   ; Fall       ; lfsr:lfsr|data_out[17]~21  ;
; 0.977  ; 0.977        ; 0.000          ; Low Pulse Width  ; clr   ; Fall       ; lfsr:lfsr|data_out[18]~9   ;
; 0.977  ; 0.977        ; 0.000          ; Low Pulse Width  ; clr   ; Fall       ; lfsr:lfsr|data_out[8]~29   ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clock_100hz:clock_100hz|clk_100hz'                                                                                                                                                                                  ;
+--------+--------------+----------------+-----------------+-----------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock                             ; Clock Edge ; Target                                                                                                                                             ;
+--------+--------------+----------------+-----------------+-----------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a0                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a1                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a2                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a3                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a4                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a5                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a6                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a7                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a8                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a9                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|parity9                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|sub_parity10a[0]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|sub_parity10a[1]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|sub_parity10a[2]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[6] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[7] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[8] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[9] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[6] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[7] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[8] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[9] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_address_reg0   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_datain_reg0    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_we_reg         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_address_reg0   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_datain_reg0    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_we_reg         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[0]                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[1]                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[2]                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[3]                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[4]                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[5]                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[6]                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[7]                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[8]                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[9]                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[0]                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[1]                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[2]                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[3]                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[4]                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[5]                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[6]                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[7]                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[8]                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[9]                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|data_out[10]~_emulated                                                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|data_out[11]~_emulated                                                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|data_out[12]~_emulated                                                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|data_out[16]~_emulated                                                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|data_out[17]~_emulated                                                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|data_out[18]~_emulated                                                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|data_out[19]~_emulated                                                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|data_out[1]~_emulated                                                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|data_out[20]~_emulated                                                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|data_out[24]~_emulated                                                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|data_out[25]~_emulated                                                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|data_out[2]~_emulated                                                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|data_out[3]~_emulated                                                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|data_out[4]~_emulated                                                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|data_out[8]~_emulated                                                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|data_out[9]~_emulated                                                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|q[0]                                                                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|q[10]                                                                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|q[11]                                                                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|q[12]                                                                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|q[13]                                                                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|q[14]                                                                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|q[15]                                                                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|q[1]                                                                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|q[2]                                                                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|q[3]                                                                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|q[4]                                                                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|q[5]                                                                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|q[6]                                                                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|q[7]                                                                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|q[8]                                                                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|q[9]                                                                                                                                     ;
; 0.134  ; 0.364        ; 0.230          ; Low Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_address_reg0   ;
; 0.134  ; 0.364        ; 0.230          ; Low Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_we_reg         ;
; 0.135  ; 0.365        ; 0.230          ; Low Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_datain_reg0    ;
; 0.135  ; 0.365        ; 0.230          ; Low Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_address_reg0   ;
; 0.135  ; 0.365        ; 0.230          ; Low Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_we_reg         ;
; 0.136  ; 0.366        ; 0.230          ; Low Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_datain_reg0    ;
; 0.180  ; 0.364        ; 0.184          ; Low Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a3                      ;
; 0.180  ; 0.364        ; 0.184          ; Low Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a4                      ;
+--------+--------------+----------------+-----------------+-----------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clk_400hz:clk_400hz|clk_400hz'                                                                                                                                                                                  ;
+--------+--------------+----------------+-----------------+-------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock                         ; Clock Edge ; Target                                                                                                                                             ;
+--------+--------------+----------------+-----------------+-------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[0]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[1]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[2]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[3]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[4]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[5]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[6]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[7]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[8]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[9]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|parity5                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|sub_parity6a0                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|sub_parity6a1                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|sub_parity6a2                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[6] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[7] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[8] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[9] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[6] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[7] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[8] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[9] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[0]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[1]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[2]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[3]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[4]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[5]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[6]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[7]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~portb_address_reg0   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~portb_address_reg0   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit0                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[0]                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[1]                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[2]                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[3]                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[4]                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[5]                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[6]                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[7]                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[8]                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[9]                                                  ;
; 0.144  ; 0.374        ; 0.230          ; Low Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[0]                             ;
; 0.144  ; 0.374        ; 0.230          ; Low Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[1]                             ;
; 0.144  ; 0.374        ; 0.230          ; Low Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[2]                             ;
; 0.144  ; 0.374        ; 0.230          ; Low Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[3]                             ;
; 0.144  ; 0.374        ; 0.230          ; Low Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~portb_address_reg0   ;
; 0.145  ; 0.375        ; 0.230          ; Low Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[4]                             ;
; 0.145  ; 0.375        ; 0.230          ; Low Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[5]                             ;
; 0.145  ; 0.375        ; 0.230          ; Low Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[6]                             ;
; 0.145  ; 0.375        ; 0.230          ; Low Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[7]                             ;
; 0.145  ; 0.375        ; 0.230          ; Low Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~portb_address_reg0   ;
; 0.183  ; 0.367        ; 0.184          ; Low Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[0] ;
; 0.204  ; 0.388        ; 0.184          ; Low Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[0]                    ;
; 0.204  ; 0.388        ; 0.184          ; Low Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[1]                    ;
; 0.204  ; 0.388        ; 0.184          ; Low Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[2]                    ;
; 0.204  ; 0.388        ; 0.184          ; Low Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[3]                    ;
; 0.204  ; 0.388        ; 0.184          ; Low Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[4]                    ;
; 0.204  ; 0.388        ; 0.184          ; Low Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[5]                    ;
; 0.204  ; 0.388        ; 0.184          ; Low Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[6]                    ;
; 0.204  ; 0.388        ; 0.184          ; Low Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[7]                    ;
; 0.204  ; 0.388        ; 0.184          ; Low Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[8]                    ;
; 0.204  ; 0.388        ; 0.184          ; Low Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[9]                    ;
; 0.204  ; 0.388        ; 0.184          ; Low Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|parity5                         ;
; 0.204  ; 0.388        ; 0.184          ; Low Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|sub_parity6a0                   ;
; 0.204  ; 0.388        ; 0.184          ; Low Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|sub_parity6a1                   ;
; 0.204  ; 0.388        ; 0.184          ; Low Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|sub_parity6a2                   ;
; 0.204  ; 0.388        ; 0.184          ; Low Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[1] ;
; 0.204  ; 0.388        ; 0.184          ; Low Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[2] ;
; 0.204  ; 0.388        ; 0.184          ; Low Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[3] ;
; 0.204  ; 0.388        ; 0.184          ; Low Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[4] ;
; 0.204  ; 0.388        ; 0.184          ; Low Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[5] ;
; 0.204  ; 0.388        ; 0.184          ; Low Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[6] ;
; 0.204  ; 0.388        ; 0.184          ; Low Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[7] ;
; 0.204  ; 0.388        ; 0.184          ; Low Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[8] ;
; 0.204  ; 0.388        ; 0.184          ; Low Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[9] ;
; 0.204  ; 0.388        ; 0.184          ; Low Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[0] ;
; 0.204  ; 0.388        ; 0.184          ; Low Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[1] ;
; 0.204  ; 0.388        ; 0.184          ; Low Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[2] ;
; 0.204  ; 0.388        ; 0.184          ; Low Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[3] ;
; 0.204  ; 0.388        ; 0.184          ; Low Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[4] ;
; 0.204  ; 0.388        ; 0.184          ; Low Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[5] ;
; 0.204  ; 0.388        ; 0.184          ; Low Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[6] ;
; 0.204  ; 0.388        ; 0.184          ; Low Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[7] ;
; 0.204  ; 0.388        ; 0.184          ; Low Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[8] ;
; 0.204  ; 0.388        ; 0.184          ; Low Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[9] ;
+--------+--------------+----------------+-----------------+-------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                    ;
+-----------+-----------------------------------+-------+-------+------------+-----------------------------------+
; Data Port ; Clock Port                        ; Rise  ; Fall  ; Clock Edge ; Clock Reference                   ;
+-----------+-----------------------------------+-------+-------+------------+-----------------------------------+
; Rdreq     ; clk_400hz:clk_400hz|clk_400hz     ; 1.322 ; 2.049 ; Rise       ; clk_400hz:clk_400hz|clk_400hz     ;
; Wr_en     ; clk_50                            ; 1.329 ; 2.009 ; Rise       ; clk_50                            ;
; Wrreq     ; clock_100hz:clock_100hz|clk_100hz ; 1.193 ; 1.875 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
; clr       ; clock_100hz:clock_100hz|clk_100hz ; 0.739 ; 1.284 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
+-----------+-----------------------------------+-------+-------+------------+-----------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                       ;
+-----------+-----------------------------------+--------+--------+------------+-----------------------------------+
; Data Port ; Clock Port                        ; Rise   ; Fall   ; Clock Edge ; Clock Reference                   ;
+-----------+-----------------------------------+--------+--------+------------+-----------------------------------+
; Rdreq     ; clk_400hz:clk_400hz|clk_400hz     ; -0.552 ; -1.228 ; Rise       ; clk_400hz:clk_400hz|clk_400hz     ;
; Wr_en     ; clk_50                            ; -0.795 ; -1.422 ; Rise       ; clk_50                            ;
; Wrreq     ; clock_100hz:clock_100hz|clk_100hz ; -0.309 ; -0.903 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
; clr       ; clock_100hz:clock_100hz|clk_100hz ; -0.040 ; -0.512 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
+-----------+-----------------------------------+--------+--------+------------+-----------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                           ;
+------------+-----------------------------------+-------+-------+------------+-----------------------------------+
; Data Port  ; Clock Port                        ; Rise  ; Fall  ; Clock Edge ; Clock Reference                   ;
+------------+-----------------------------------+-------+-------+------------+-----------------------------------+
; Fifo_empty ; clk_400hz:clk_400hz|clk_400hz     ; 7.922 ; 7.574 ; Rise       ; clk_400hz:clk_400hz|clk_400hz     ;
; Tx         ; clk_50                            ; 7.051 ; 6.602 ; Rise       ; clk_50                            ;
; Tx_busy    ; clk_50                            ; 3.965 ; 4.066 ; Rise       ; clk_50                            ;
; Fifo_full  ; clock_100hz:clock_100hz|clk_100hz ; 6.419 ; 6.168 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
; out1[*]    ; clock_100hz:clock_100hz|clk_100hz ; 7.900 ; 8.203 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out1[0]   ; clock_100hz:clock_100hz|clk_100hz ; 7.209 ; 7.442 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out1[1]   ; clock_100hz:clock_100hz|clk_100hz ; 7.388 ; 7.676 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out1[2]   ; clock_100hz:clock_100hz|clk_100hz ; 7.900 ; 8.203 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out1[3]   ; clock_100hz:clock_100hz|clk_100hz ; 5.920 ; 5.966 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out1[4]   ; clock_100hz:clock_100hz|clk_100hz ; 6.066 ; 6.075 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out1[5]   ; clock_100hz:clock_100hz|clk_100hz ; 7.649 ; 7.868 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out1[6]   ; clock_100hz:clock_100hz|clk_100hz ; 6.876 ; 6.727 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
; out2[*]    ; clock_100hz:clock_100hz|clk_100hz ; 6.254 ; 6.089 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out2[0]   ; clock_100hz:clock_100hz|clk_100hz ; 5.607 ; 5.724 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out2[1]   ; clock_100hz:clock_100hz|clk_100hz ; 5.352 ; 5.435 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out2[2]   ; clock_100hz:clock_100hz|clk_100hz ; 5.067 ; 5.168 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out2[3]   ; clock_100hz:clock_100hz|clk_100hz ; 5.147 ; 5.257 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out2[4]   ; clock_100hz:clock_100hz|clk_100hz ; 4.849 ; 4.965 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out2[5]   ; clock_100hz:clock_100hz|clk_100hz ; 5.741 ; 5.868 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out2[6]   ; clock_100hz:clock_100hz|clk_100hz ; 6.254 ; 6.089 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
; out3[*]    ; clock_100hz:clock_100hz|clk_100hz ; 4.992 ; 4.958 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out3[0]   ; clock_100hz:clock_100hz|clk_100hz ; 4.891 ; 4.958 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out3[1]   ; clock_100hz:clock_100hz|clk_100hz ; 4.941 ; 4.933 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out3[2]   ; clock_100hz:clock_100hz|clk_100hz ; 4.771 ; 4.774 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out3[3]   ; clock_100hz:clock_100hz|clk_100hz ; 4.745 ; 4.788 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out3[4]   ; clock_100hz:clock_100hz|clk_100hz ; 4.860 ; 4.921 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out3[5]   ; clock_100hz:clock_100hz|clk_100hz ; 4.891 ; 4.935 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out3[6]   ; clock_100hz:clock_100hz|clk_100hz ; 4.992 ; 4.904 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
; out4[*]    ; clock_100hz:clock_100hz|clk_100hz ; 6.205 ; 6.321 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out4[0]   ; clock_100hz:clock_100hz|clk_100hz ; 5.496 ; 5.633 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out4[1]   ; clock_100hz:clock_100hz|clk_100hz ; 5.615 ; 5.712 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out4[2]   ; clock_100hz:clock_100hz|clk_100hz ; 6.205 ; 6.321 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out4[3]   ; clock_100hz:clock_100hz|clk_100hz ; 5.183 ; 5.220 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out4[4]   ; clock_100hz:clock_100hz|clk_100hz ; 5.073 ; 5.217 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out4[5]   ; clock_100hz:clock_100hz|clk_100hz ; 5.038 ; 5.101 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out4[6]   ; clock_100hz:clock_100hz|clk_100hz ; 5.008 ; 5.019 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
+------------+-----------------------------------+-------+-------+------------+-----------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                   ;
+------------+-----------------------------------+-------+-------+------------+-----------------------------------+
; Data Port  ; Clock Port                        ; Rise  ; Fall  ; Clock Edge ; Clock Reference                   ;
+------------+-----------------------------------+-------+-------+------------+-----------------------------------+
; Fifo_empty ; clk_400hz:clk_400hz|clk_400hz     ; 7.001 ; 6.663 ; Rise       ; clk_400hz:clk_400hz|clk_400hz     ;
; Tx         ; clk_50                            ; 6.835 ; 6.401 ; Rise       ; clk_50                            ;
; Tx_busy    ; clk_50                            ; 3.838 ; 3.936 ; Rise       ; clk_50                            ;
; Fifo_full  ; clock_100hz:clock_100hz|clk_100hz ; 5.686 ; 5.450 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
; out1[*]    ; clock_100hz:clock_100hz|clk_100hz ; 5.001 ; 5.059 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out1[0]   ; clock_100hz:clock_100hz|clk_100hz ; 6.255 ; 6.468 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out1[1]   ; clock_100hz:clock_100hz|clk_100hz ; 6.552 ; 6.774 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out1[2]   ; clock_100hz:clock_100hz|clk_100hz ; 6.923 ; 7.201 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out1[3]   ; clock_100hz:clock_100hz|clk_100hz ; 5.001 ; 5.059 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out1[4]   ; clock_100hz:clock_100hz|clk_100hz ; 5.343 ; 5.202 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out1[5]   ; clock_100hz:clock_100hz|clk_100hz ; 6.724 ; 6.909 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out1[6]   ; clock_100hz:clock_100hz|clk_100hz ; 5.932 ; 5.780 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
; out2[*]    ; clock_100hz:clock_100hz|clk_100hz ; 4.380 ; 4.503 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out2[0]   ; clock_100hz:clock_100hz|clk_100hz ; 4.629 ; 4.770 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out2[1]   ; clock_100hz:clock_100hz|clk_100hz ; 4.380 ; 4.503 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out2[2]   ; clock_100hz:clock_100hz|clk_100hz ; 4.626 ; 4.662 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out2[3]   ; clock_100hz:clock_100hz|clk_100hz ; 4.646 ; 4.754 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out2[4]   ; clock_100hz:clock_100hz|clk_100hz ; 4.394 ; 4.527 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out2[5]   ; clock_100hz:clock_100hz|clk_100hz ; 5.264 ; 5.373 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out2[6]   ; clock_100hz:clock_100hz|clk_100hz ; 5.745 ; 5.597 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
; out3[*]    ; clock_100hz:clock_100hz|clk_100hz ; 4.337 ; 4.380 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out3[0]   ; clock_100hz:clock_100hz|clk_100hz ; 4.488 ; 4.551 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out3[1]   ; clock_100hz:clock_100hz|clk_100hz ; 4.510 ; 4.569 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out3[2]   ; clock_100hz:clock_100hz|clk_100hz ; 4.341 ; 4.382 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out3[3]   ; clock_100hz:clock_100hz|clk_100hz ; 4.337 ; 4.380 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out3[4]   ; clock_100hz:clock_100hz|clk_100hz ; 4.479 ; 4.603 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out3[5]   ; clock_100hz:clock_100hz|clk_100hz ; 4.480 ; 4.541 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out3[6]   ; clock_100hz:clock_100hz|clk_100hz ; 4.570 ; 4.505 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
; out4[*]    ; clock_100hz:clock_100hz|clk_100hz ; 4.307 ; 4.267 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out4[0]   ; clock_100hz:clock_100hz|clk_100hz ; 4.683 ; 4.791 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out4[1]   ; clock_100hz:clock_100hz|clk_100hz ; 4.825 ; 4.965 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out4[2]   ; clock_100hz:clock_100hz|clk_100hz ; 5.520 ; 5.577 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out4[3]   ; clock_100hz:clock_100hz|clk_100hz ; 4.436 ; 4.507 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out4[4]   ; clock_100hz:clock_100hz|clk_100hz ; 4.408 ; 4.528 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out4[5]   ; clock_100hz:clock_100hz|clk_100hz ; 4.307 ; 4.368 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out4[6]   ; clock_100hz:clock_100hz|clk_100hz ; 4.318 ; 4.267 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
+------------+-----------------------------------+-------+-------+------------+-----------------------------------+


----------------
; MTBF Summary ;
----------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-------------------------+
; Source Node                                                                                               ; Synchronization Node                                                                                                                               ; Typical MTBF (Years) ; Included in Design MTBF ;
+-----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-------------------------+
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[6]         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[6] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[5]         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[5] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[9]         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[9] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[8] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[4]         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[4] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[0]         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[0] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[2] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[3]         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[3] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[8]         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[8] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[1]         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[1] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[0] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[0] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[7]         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[7] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[4] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[4] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[9] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[9] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[6] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[3] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[1] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[1] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[5] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[5] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[7] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[7] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[2]         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[2] ; Not Calculated       ; Yes                     ;
+-----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-------------------------+


Synchronizer Chain #1: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[6]                                                  ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[6] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -0.782         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clk_400hz:clk_400hz|clk_400hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[6]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[6] ;                ;              ;                  ; 0.094        ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[6] ;                ;              ;                  ; -0.876       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #2: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[5]                                                  ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[5] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -0.618         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clk_400hz:clk_400hz|clk_400hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[5]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[5] ;                ;              ;                  ; 0.062        ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[5] ;                ;              ;                  ; -0.680       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #3: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[9]                                                  ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[9] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -0.546         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clk_400hz:clk_400hz|clk_400hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[9]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[9] ;                ;              ;                  ; 0.309        ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[9] ;                ;              ;                  ; -0.855       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #4: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[8]                                          ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[8] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -0.536         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clk_400hz:clk_400hz|clk_400hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[8]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[8] ;                ;              ;                  ; 0.224        ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[8] ;                ;              ;                  ; -0.760       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #5: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[4]                                                  ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[4] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -0.530         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clk_400hz:clk_400hz|clk_400hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[4]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[4] ;                ;              ;                  ; 0.319        ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[4] ;                ;              ;                  ; -0.849       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #6: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[0]                                                  ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[0] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -0.487         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clk_400hz:clk_400hz|clk_400hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[0]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[0] ;                ;              ;                  ; 0.311        ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[0] ;                ;              ;                  ; -0.798       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #7: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[2]                                          ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[2] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -0.482         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clk_400hz:clk_400hz|clk_400hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[2]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[2] ;                ;              ;                  ; 0.271        ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[2] ;                ;              ;                  ; -0.753       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #8: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[3]                                                  ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[3] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -0.459         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clk_400hz:clk_400hz|clk_400hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[3]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[3] ;                ;              ;                  ; 0.071        ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[3] ;                ;              ;                  ; -0.530       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #9: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[8]                                                  ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[8] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -0.446         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clk_400hz:clk_400hz|clk_400hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[8]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[8] ;                ;              ;                  ; 0.241        ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[8] ;                ;              ;                  ; -0.687       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #10: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[1]                                                  ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[1] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -0.406         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clk_400hz:clk_400hz|clk_400hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[1]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[1] ;                ;              ;                  ; 0.221        ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[1] ;                ;              ;                  ; -0.627       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #11: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[0]                                          ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[0] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -0.379         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clk_400hz:clk_400hz|clk_400hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[0]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[0] ;                ;              ;                  ; 0.043        ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[0] ;                ;              ;                  ; -0.422       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #12: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[7]                                                  ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[7] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -0.367         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clk_400hz:clk_400hz|clk_400hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[7]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[7] ;                ;              ;                  ; 0.237        ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[7] ;                ;              ;                  ; -0.604       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #13: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[4]                                          ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[4] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -0.334         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clk_400hz:clk_400hz|clk_400hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[4]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[4] ;                ;              ;                  ; 0.267        ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[4] ;                ;              ;                  ; -0.601       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #14: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[9]                                          ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[9] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -0.330         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clk_400hz:clk_400hz|clk_400hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[9]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[9] ;                ;              ;                  ; 0.260        ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[9] ;                ;              ;                  ; -0.590       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #15: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[6]                                          ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[6] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -0.325         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clk_400hz:clk_400hz|clk_400hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[6]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[6] ;                ;              ;                  ; 0.420        ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[6] ;                ;              ;                  ; -0.745       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #16: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[3]                                          ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[3] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -0.288         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clk_400hz:clk_400hz|clk_400hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[3]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[3] ;                ;              ;                  ; 0.293        ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[3] ;                ;              ;                  ; -0.581       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #17: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[1]                                          ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[1] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -0.262         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clk_400hz:clk_400hz|clk_400hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[1]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[1] ;                ;              ;                  ; 0.574        ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[1] ;                ;              ;                  ; -0.836       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #18: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[5]                                          ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[5] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -0.240         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clk_400hz:clk_400hz|clk_400hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[5]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[5] ;                ;              ;                  ; 0.189        ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[5] ;                ;              ;                  ; -0.429       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #19: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[7]                                          ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[7] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -0.195         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clk_400hz:clk_400hz|clk_400hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[7]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[7] ;                ;              ;                  ; 0.307        ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[7] ;                ;              ;                  ; -0.502       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #20: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[2]                                                  ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[2] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -0.066         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clk_400hz:clk_400hz|clk_400hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[2]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[2] ;                ;              ;                  ; 0.575        ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[2] ;                ;              ;                  ; -0.641       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



+---------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                               ;
+------------------------------------+----------+--------+----------+---------+---------------------+
; Clock                              ; Setup    ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------------------------+----------+--------+----------+---------+---------------------+
; Worst-case Slack                   ; -3.353   ; -0.154 ; -0.360   ; -0.086  ; -3.000              ;
;  clk_400hz:clk_400hz|clk_400hz     ; -3.047   ; 0.184  ; N/A      ; N/A     ; -2.693              ;
;  clk_50                            ; -3.353   ; 0.045  ; N/A      ; N/A     ; -3.000              ;
;  clock_100hz:clock_100hz|clk_100hz ; -2.797   ; -0.154 ; -0.360   ; -0.086  ; -2.693              ;
;  clr                               ; -3.265   ; 1.039  ; N/A      ; N/A     ; -3.000              ;
; Design-wide TNS                    ; -385.6   ; -0.187 ; -10.804  ; -1.02   ; -317.653            ;
;  clk_400hz:clk_400hz|clk_400hz     ; -107.675 ; 0.000  ; N/A      ; N/A     ; -86.040             ;
;  clk_50                            ; -134.959 ; 0.000  ; N/A      ; N/A     ; -101.945            ;
;  clock_100hz:clock_100hz|clk_100hz ; -98.870  ; -0.187 ; -10.804  ; -1.020  ; -126.668            ;
;  clr                               ; -44.096  ; 0.000  ; N/A      ; N/A     ; -3.000              ;
+------------------------------------+----------+--------+----------+---------+---------------------+


+----------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                    ;
+-----------+-----------------------------------+-------+-------+------------+-----------------------------------+
; Data Port ; Clock Port                        ; Rise  ; Fall  ; Clock Edge ; Clock Reference                   ;
+-----------+-----------------------------------+-------+-------+------------+-----------------------------------+
; Rdreq     ; clk_400hz:clk_400hz|clk_400hz     ; 2.869 ; 3.297 ; Rise       ; clk_400hz:clk_400hz|clk_400hz     ;
; Wr_en     ; clk_50                            ; 2.837 ; 3.217 ; Rise       ; clk_50                            ;
; Wrreq     ; clock_100hz:clock_100hz|clk_100hz ; 2.621 ; 2.966 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
; clr       ; clock_100hz:clock_100hz|clk_100hz ; 1.579 ; 1.573 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
+-----------+-----------------------------------+-------+-------+------------+-----------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                       ;
+-----------+-----------------------------------+--------+--------+------------+-----------------------------------+
; Data Port ; Clock Port                        ; Rise   ; Fall   ; Clock Edge ; Clock Reference                   ;
+-----------+-----------------------------------+--------+--------+------------+-----------------------------------+
; Rdreq     ; clk_400hz:clk_400hz|clk_400hz     ; -0.552 ; -1.228 ; Rise       ; clk_400hz:clk_400hz|clk_400hz     ;
; Wr_en     ; clk_50                            ; -0.795 ; -1.422 ; Rise       ; clk_50                            ;
; Wrreq     ; clock_100hz:clock_100hz|clk_100hz ; -0.309 ; -0.820 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
; clr       ; clock_100hz:clock_100hz|clk_100hz ; -0.040 ; -0.356 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
+-----------+-----------------------------------+--------+--------+------------+-----------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                             ;
+------------+-----------------------------------+--------+--------+------------+-----------------------------------+
; Data Port  ; Clock Port                        ; Rise   ; Fall   ; Clock Edge ; Clock Reference                   ;
+------------+-----------------------------------+--------+--------+------------+-----------------------------------+
; Fifo_empty ; clk_400hz:clk_400hz|clk_400hz     ; 14.709 ; 14.864 ; Rise       ; clk_400hz:clk_400hz|clk_400hz     ;
; Tx         ; clk_50                            ; 12.579 ; 12.252 ; Rise       ; clk_50                            ;
; Tx_busy    ; clk_50                            ; 7.579  ; 7.497  ; Rise       ; clk_50                            ;
; Fifo_full  ; clock_100hz:clock_100hz|clk_100hz ; 12.099 ; 12.133 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
; out1[*]    ; clock_100hz:clock_100hz|clk_100hz ; 15.166 ; 15.023 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out1[0]   ; clock_100hz:clock_100hz|clk_100hz ; 13.660 ; 13.708 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out1[1]   ; clock_100hz:clock_100hz|clk_100hz ; 13.868 ; 13.867 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out1[2]   ; clock_100hz:clock_100hz|clk_100hz ; 15.166 ; 15.023 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out1[3]   ; clock_100hz:clock_100hz|clk_100hz ; 11.129 ; 11.114 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out1[4]   ; clock_100hz:clock_100hz|clk_100hz ; 11.403 ; 11.367 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out1[5]   ; clock_100hz:clock_100hz|clk_100hz ; 14.113 ; 14.162 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out1[6]   ; clock_100hz:clock_100hz|clk_100hz ; 12.670 ; 12.758 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
; out2[*]    ; clock_100hz:clock_100hz|clk_100hz ; 11.353 ; 11.341 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out2[0]   ; clock_100hz:clock_100hz|clk_100hz ; 10.809 ; 10.741 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out2[1]   ; clock_100hz:clock_100hz|clk_100hz ; 10.253 ; 10.210 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out2[2]   ; clock_100hz:clock_100hz|clk_100hz ; 9.804  ; 9.677  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out2[3]   ; clock_100hz:clock_100hz|clk_100hz ; 9.909  ; 9.813  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out2[4]   ; clock_100hz:clock_100hz|clk_100hz ; 9.368  ; 9.305  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out2[5]   ; clock_100hz:clock_100hz|clk_100hz ; 10.661 ; 10.673 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out2[6]   ; clock_100hz:clock_100hz|clk_100hz ; 11.353 ; 11.341 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
; out3[*]    ; clock_100hz:clock_100hz|clk_100hz ; 9.411  ; 9.366  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out3[0]   ; clock_100hz:clock_100hz|clk_100hz ; 9.323  ; 9.289  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out3[1]   ; clock_100hz:clock_100hz|clk_100hz ; 9.411  ; 9.332  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out3[2]   ; clock_100hz:clock_100hz|clk_100hz ; 9.065  ; 9.003  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out3[3]   ; clock_100hz:clock_100hz|clk_100hz ; 9.030  ; 9.004  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out3[4]   ; clock_100hz:clock_100hz|clk_100hz ; 9.297  ; 9.234  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out3[5]   ; clock_100hz:clock_100hz|clk_100hz ; 9.323  ; 9.252  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out3[6]   ; clock_100hz:clock_100hz|clk_100hz ; 9.336  ; 9.366  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
; out4[*]    ; clock_100hz:clock_100hz|clk_100hz ; 11.424 ; 11.428 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out4[0]   ; clock_100hz:clock_100hz|clk_100hz ; 10.461 ; 10.437 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out4[1]   ; clock_100hz:clock_100hz|clk_100hz ; 10.766 ; 10.686 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out4[2]   ; clock_100hz:clock_100hz|clk_100hz ; 11.424 ; 11.428 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out4[3]   ; clock_100hz:clock_100hz|clk_100hz ; 9.938  ; 9.798  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out4[4]   ; clock_100hz:clock_100hz|clk_100hz ; 9.756  ; 9.758  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out4[5]   ; clock_100hz:clock_100hz|clk_100hz ; 9.544  ; 9.527  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out4[6]   ; clock_100hz:clock_100hz|clk_100hz ; 9.423  ; 9.525  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
+------------+-----------------------------------+--------+--------+------------+-----------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                   ;
+------------+-----------------------------------+-------+-------+------------+-----------------------------------+
; Data Port  ; Clock Port                        ; Rise  ; Fall  ; Clock Edge ; Clock Reference                   ;
+------------+-----------------------------------+-------+-------+------------+-----------------------------------+
; Fifo_empty ; clk_400hz:clk_400hz|clk_400hz     ; 7.001 ; 6.663 ; Rise       ; clk_400hz:clk_400hz|clk_400hz     ;
; Tx         ; clk_50                            ; 6.835 ; 6.401 ; Rise       ; clk_50                            ;
; Tx_busy    ; clk_50                            ; 3.838 ; 3.936 ; Rise       ; clk_50                            ;
; Fifo_full  ; clock_100hz:clock_100hz|clk_100hz ; 5.686 ; 5.450 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
; out1[*]    ; clock_100hz:clock_100hz|clk_100hz ; 5.001 ; 5.059 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out1[0]   ; clock_100hz:clock_100hz|clk_100hz ; 6.255 ; 6.468 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out1[1]   ; clock_100hz:clock_100hz|clk_100hz ; 6.552 ; 6.774 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out1[2]   ; clock_100hz:clock_100hz|clk_100hz ; 6.923 ; 7.201 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out1[3]   ; clock_100hz:clock_100hz|clk_100hz ; 5.001 ; 5.059 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out1[4]   ; clock_100hz:clock_100hz|clk_100hz ; 5.343 ; 5.202 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out1[5]   ; clock_100hz:clock_100hz|clk_100hz ; 6.724 ; 6.909 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out1[6]   ; clock_100hz:clock_100hz|clk_100hz ; 5.932 ; 5.780 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
; out2[*]    ; clock_100hz:clock_100hz|clk_100hz ; 4.380 ; 4.503 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out2[0]   ; clock_100hz:clock_100hz|clk_100hz ; 4.629 ; 4.770 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out2[1]   ; clock_100hz:clock_100hz|clk_100hz ; 4.380 ; 4.503 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out2[2]   ; clock_100hz:clock_100hz|clk_100hz ; 4.626 ; 4.662 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out2[3]   ; clock_100hz:clock_100hz|clk_100hz ; 4.646 ; 4.754 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out2[4]   ; clock_100hz:clock_100hz|clk_100hz ; 4.394 ; 4.527 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out2[5]   ; clock_100hz:clock_100hz|clk_100hz ; 5.264 ; 5.373 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out2[6]   ; clock_100hz:clock_100hz|clk_100hz ; 5.745 ; 5.597 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
; out3[*]    ; clock_100hz:clock_100hz|clk_100hz ; 4.337 ; 4.380 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out3[0]   ; clock_100hz:clock_100hz|clk_100hz ; 4.488 ; 4.551 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out3[1]   ; clock_100hz:clock_100hz|clk_100hz ; 4.510 ; 4.569 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out3[2]   ; clock_100hz:clock_100hz|clk_100hz ; 4.341 ; 4.382 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out3[3]   ; clock_100hz:clock_100hz|clk_100hz ; 4.337 ; 4.380 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out3[4]   ; clock_100hz:clock_100hz|clk_100hz ; 4.479 ; 4.603 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out3[5]   ; clock_100hz:clock_100hz|clk_100hz ; 4.480 ; 4.541 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out3[6]   ; clock_100hz:clock_100hz|clk_100hz ; 4.570 ; 4.505 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
; out4[*]    ; clock_100hz:clock_100hz|clk_100hz ; 4.307 ; 4.267 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out4[0]   ; clock_100hz:clock_100hz|clk_100hz ; 4.683 ; 4.791 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out4[1]   ; clock_100hz:clock_100hz|clk_100hz ; 4.825 ; 4.965 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out4[2]   ; clock_100hz:clock_100hz|clk_100hz ; 5.520 ; 5.577 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out4[3]   ; clock_100hz:clock_100hz|clk_100hz ; 4.436 ; 4.507 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out4[4]   ; clock_100hz:clock_100hz|clk_100hz ; 4.408 ; 4.528 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out4[5]   ; clock_100hz:clock_100hz|clk_100hz ; 4.307 ; 4.368 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out4[6]   ; clock_100hz:clock_100hz|clk_100hz ; 4.318 ; 4.267 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
+------------+-----------------------------------+-------+-------+------------+-----------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Fifo_empty    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Fifo_full     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out1[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out1[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out1[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out1[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out1[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out1[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out1[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out2[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out2[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out2[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out2[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out2[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out2[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out2[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out3[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out3[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out3[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out3[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out3[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out3[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out3[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out4[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out4[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out4[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out4[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out4[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out4[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out4[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Tx            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Tx_busy       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; Rdreq                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Wrreq                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clr                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clk_50                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Wr_en                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Fifo_empty    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Fifo_full     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; out1[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; out1[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; out1[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; out1[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; out1[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; out1[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; out1[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; out2[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; out2[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; out2[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; out2[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; out2[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; out2[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; out2[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; out3[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; out3[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; out3[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; out3[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; out3[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; out3[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; out3[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; out4[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; out4[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; out4[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; out4[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; out4[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; out4[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; out4[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Tx            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; Tx_busy       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.67e-09 V                   ; 2.38 V              ; -0.0485 V           ; 0.167 V                              ; 0.096 V                              ; 2.95e-10 s                  ; 2.73e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.67e-09 V                  ; 2.38 V             ; -0.0485 V          ; 0.167 V                             ; 0.096 V                             ; 2.95e-10 s                 ; 2.73e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Fifo_empty    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Fifo_full     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; out1[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; out1[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; out1[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; out1[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; out1[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; out1[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; out1[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; out2[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; out2[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; out2[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; out2[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; out2[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; out2[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; out2[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; out3[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; out3[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; out3[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; out3[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; out3[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; out3[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; out3[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; out4[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; out4[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; out4[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; out4[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; out4[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; out4[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; out4[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Tx            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; Tx_busy       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.75e-07 V                   ; 2.35 V              ; -0.0109 V           ; 0.084 V                              ; 0.027 V                              ; 4.31e-10 s                  ; 3.61e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.75e-07 V                  ; 2.35 V             ; -0.0109 V          ; 0.084 V                             ; 0.027 V                             ; 4.31e-10 s                 ; 3.61e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Fifo_empty    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Fifo_full     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; out1[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; out1[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; out1[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; out1[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; out1[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; out1[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; out1[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; out2[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; out2[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; out2[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; out2[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; out2[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; out2[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; out2[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; out3[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; out3[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; out3[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; out3[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; out3[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; out3[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; out3[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; out4[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; out4[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; out4[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; out4[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; out4[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; out4[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; out4[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Tx            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; Tx_busy       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                   ;
+-----------------------------------+-----------------------------------+----------+----------+----------+----------+
; From Clock                        ; To Clock                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------+-----------------------------------+----------+----------+----------+----------+
; clk_50                            ; clk_50                            ; 1408     ; 0        ; 0        ; 0        ;
; clk_400hz:clk_400hz|clk_400hz     ; clk_50                            ; 9        ; 1        ; 0        ; 0        ;
; clock_100hz:clock_100hz|clk_100hz ; clk_50                            ; 1        ; 1        ; 0        ; 0        ;
; clk_400hz:clk_400hz|clk_400hz     ; clk_400hz:clk_400hz|clk_400hz     ; 880      ; 0        ; 0        ; 0        ;
; clock_100hz:clock_100hz|clk_100hz ; clk_400hz:clk_400hz|clk_400hz     ; 10       ; 0        ; 0        ; 0        ;
; clk_400hz:clk_400hz|clk_400hz     ; clock_100hz:clock_100hz|clk_100hz ; 10       ; 0        ; 0        ; 0        ;
; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 834      ; 0        ; 0        ; 0        ;
; clr                               ; clock_100hz:clock_100hz|clk_100hz ; 16       ; 48       ; 0        ; 0        ;
; clock_100hz:clock_100hz|clk_100hz ; clr                               ; 0        ; 0        ; 16       ; 0        ;
+-----------------------------------+-----------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                    ;
+-----------------------------------+-----------------------------------+----------+----------+----------+----------+
; From Clock                        ; To Clock                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------+-----------------------------------+----------+----------+----------+----------+
; clk_50                            ; clk_50                            ; 1408     ; 0        ; 0        ; 0        ;
; clk_400hz:clk_400hz|clk_400hz     ; clk_50                            ; 9        ; 1        ; 0        ; 0        ;
; clock_100hz:clock_100hz|clk_100hz ; clk_50                            ; 1        ; 1        ; 0        ; 0        ;
; clk_400hz:clk_400hz|clk_400hz     ; clk_400hz:clk_400hz|clk_400hz     ; 880      ; 0        ; 0        ; 0        ;
; clock_100hz:clock_100hz|clk_100hz ; clk_400hz:clk_400hz|clk_400hz     ; 10       ; 0        ; 0        ; 0        ;
; clk_400hz:clk_400hz|clk_400hz     ; clock_100hz:clock_100hz|clk_100hz ; 10       ; 0        ; 0        ; 0        ;
; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 834      ; 0        ; 0        ; 0        ;
; clr                               ; clock_100hz:clock_100hz|clk_100hz ; 16       ; 48       ; 0        ; 0        ;
; clock_100hz:clock_100hz|clk_100hz ; clr                               ; 0        ; 0        ; 16       ; 0        ;
+-----------------------------------+-----------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+--------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                         ;
+------------+-----------------------------------+----------+----------+----------+----------+
; From Clock ; To Clock                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+-----------------------------------+----------+----------+----------+----------+
; clr        ; clock_100hz:clock_100hz|clk_100hz ; 32       ; 32       ; 0        ; 0        ;
+------------+-----------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+--------------------------------------------------------------------------------------------+
; Removal Transfers                                                                          ;
+------------+-----------------------------------+----------+----------+----------+----------+
; From Clock ; To Clock                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+-----------------------------------+----------+----------+----------+----------+
; clr        ; clock_100hz:clock_100hz|clk_100hz ; 32       ; 32       ; 0        ; 0        ;
+------------+-----------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 3     ; 3    ;
; Unconstrained Input Port Paths  ; 79    ; 79   ;
; Unconstrained Output Ports      ; 32    ; 32   ;
; Unconstrained Output Port Paths ; 154   ; 154  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Warning (125092): Tcl Script File FIFO.qip not found
    Info (125063): set_global_assignment -name QIP_FILE FIFO.qip
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 14.1.0 Build 186 12/03/2014 SJ Web Edition
    Info: Processing started: Tue Jun 06 12:19:43 2023
Info: Command: quartus_sta Display -c Display
Info: qsta_default_script.tcl version: #3
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (21077): Core supply voltage is 1.2V
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 16 combinational loops as latches.
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity dcfifo_hfg1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_b09:dffpipe15|dffe16a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_a09:dffpipe12|dffe13a* 
Critical Warning (332012): Synopsys Design Constraints File file not found: 'Display.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clk_400hz:clk_400hz|clk_400hz clk_400hz:clk_400hz|clk_400hz
    Info (332105): create_clock -period 1.000 -name clk_50 clk_50
    Info (332105): create_clock -period 1.000 -name clock_100hz:clock_100hz|clk_100hz clock_100hz:clock_100hz|clk_100hz
    Info (332105): create_clock -period 1.000 -name clr clr
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -3.353
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.353            -134.959 clk_50 
    Info (332119):    -3.265             -44.096 clr 
    Info (332119):    -3.047            -107.675 clk_400hz:clk_400hz|clk_400hz 
    Info (332119):    -2.797             -98.870 clock_100hz:clock_100hz|clk_100hz 
Info (332146): Worst-case hold slack is -0.154
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.154              -0.187 clock_100hz:clock_100hz|clk_100hz 
    Info (332119):     0.393               0.000 clk_50 
    Info (332119):     0.406               0.000 clk_400hz:clk_400hz|clk_400hz 
    Info (332119):     2.226               0.000 clr 
Info (332146): Worst-case recovery slack is -0.360
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.360             -10.804 clock_100hz:clock_100hz|clk_100hz 
Info (332146): Worst-case removal slack is 0.133
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.133               0.000 clock_100hz:clock_100hz|clk_100hz 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -101.945 clk_50 
    Info (332119):    -3.000              -3.000 clr 
    Info (332119):    -2.693            -126.668 clock_100hz:clock_100hz|clk_100hz 
    Info (332119):    -2.693             -86.040 clk_400hz:clk_400hz|clk_400hz 
Info (332114): Report Metastability: Found 20 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -3.025
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.025            -114.691 clk_50 
    Info (332119):    -2.900             -39.040 clr 
    Info (332119):    -2.697             -94.303 clk_400hz:clk_400hz|clk_400hz 
    Info (332119):    -2.512             -84.228 clock_100hz:clock_100hz|clk_100hz 
Info (332146): Worst-case hold slack is -0.094
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.094              -0.094 clock_100hz:clock_100hz|clk_100hz 
    Info (332119):     0.352               0.000 clk_50 
    Info (332119):     0.356               0.000 clk_400hz:clk_400hz|clk_400hz 
    Info (332119):     2.056               0.000 clr 
Info (332146): Worst-case recovery slack is -0.277
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.277              -8.224 clock_100hz:clock_100hz|clk_100hz 
Info (332146): Worst-case removal slack is 0.224
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.224               0.000 clock_100hz:clock_100hz|clk_100hz 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -101.945 clk_50 
    Info (332119):    -3.000              -3.000 clr 
    Info (332119):    -2.649            -126.404 clock_100hz:clock_100hz|clk_100hz 
    Info (332119):    -2.649             -85.600 clk_400hz:clk_400hz|clk_400hz 
Info (332114): Report Metastability: Found 20 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -1.129
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.129             -28.074 clk_50 
    Info (332119):    -1.128             -13.228 clr 
    Info (332119):    -1.010             -33.208 clk_400hz:clk_400hz|clk_400hz 
    Info (332119):    -0.940             -22.062 clock_100hz:clock_100hz|clk_100hz 
Info (332146): Worst-case hold slack is 0.010
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.010               0.000 clock_100hz:clock_100hz|clk_100hz 
    Info (332119):     0.045               0.000 clk_50 
    Info (332119):     0.184               0.000 clk_400hz:clk_400hz|clk_400hz 
    Info (332119):     1.039               0.000 clr 
Info (332146): Worst-case recovery slack is -0.337
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.337             -10.412 clock_100hz:clock_100hz|clk_100hz 
Info (332146): Worst-case removal slack is -0.086
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.086              -1.020 clock_100hz:clock_100hz|clk_100hz 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -84.789 clk_50 
    Info (332119):    -3.000              -3.000 clr 
    Info (332119):    -1.000             -92.000 clock_100hz:clock_100hz|clk_100hz 
    Info (332119):    -1.000             -56.000 clk_400hz:clk_400hz|clk_400hz 
Info (332114): Report Metastability: Found 20 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 6 warnings
    Info: Peak virtual memory: 4875 megabytes
    Info: Processing ended: Tue Jun 06 12:19:47 2023
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:03


