rm -rf  simulation && mkdir simulation
cp system_tb.v system_conf.v simulation && cd simulation && rm -f system_tb.vvp.list
for i in ../system.v ../rtl/lac/lac.v ../rtl/lac/uart.v ../rtl/lac/dp_ram.v ../rtl/lm32/lm32_cpu.v ../rtl/lm32/lm32_instruction_unit.v ../rtl/lm32/lm32_decoder.v ../rtl/lm32/lm32_simtrace.v ../rtl/lm32/lm32_load_store_unit.v ../rtl/lm32/lm32_adder.v ../rtl/lm32/lm32_addsub.v ../rtl/lm32/lm32_logic_op.v ../rtl/lm32/lm32_shifter.v ../rtl/lm32/lm32_multiplier.v ../rtl/lm32/lm32_mc_arithmetic.v ../rtl/lm32/lm32_interrupt.v ../rtl/lm32/lm32_ram.v ../rtl/wb_bram/wb_bram.v ../rtl/wb_uart/wb_uart.v ../rtl/wb_timer/wb_timer.v ../rtl/wb_gpio/wb_gpio.v ../rtl/wb_spi/wb_spi.v ../rtl/wb_conbus/conbus.v ../rtl/wb_conbus/conbus_arb.v ../rtl/wb_everloop/everloop_bram.v ../rtl/wb_everloop/everloop.v ../rtl/wb_everloop/wb_everloop.v  ../rtl/wb_i2c/i2c_master.v ../rtl/wb_i2c/wb_i2c.v              ../rtl/wb_pwm/pwm.v ../rtl/wb_pwm/wb_pwm.v ; do echo $i >> simulation/system_tb.vvp.list; done
for i in system_tb.v ../sim/sram/sram16.v ../sim/unisims/BUFG.v ../sim/unisims/DCM.v; do echo $i >> simulation/system_tb.vvp.list; done
cd simulation && iverilog -o system_tb.vvp -I../rtl/wb_conbus -I../rtl/lm32 -I../rtl/wb_ddr -c system_tb.vvp.list -s system_tb
cd simulation && vvp system_tb.vvp
VCD info: dumpfile system_tb.vcd opened for output.
 [00000000]	xor     r0, r0, r0
 [00000004]	wcsr    csr0, r0
 [00000008]	orhi    r1, r0, 0x0
 [0000000c]	ori     r1, r1, 0x0
 [00000010]	wcsr    csr7, r1
 [00000014]	calli   0x00000100
 [00000100]	orhi    r28, r0, 0x0
 [00000104]	ori     r28, r28, 0x3ffc
 [00000108]	orhi    r26, r0, 0x0
 [0000010c]	ori     r26, r26, 0x610
 [00000110]	orhi    r1, r0, 0x0
 [00000114]	ori     r1, r1, 0x608
 [00000118]	orhi    r3, r0, 0x0
 [0000011c]	ori     r3, r3, 0x690
 [00000120]	be      r3, r1, 0x00000130
 [00000124]	sw      (r1 + 0x0), r0
 [00000128]	addi    r1, r1, 0x4
 [0000012c]	bi      0x00000120
 [00000120]	be      r3, r1, 0x00000130
 [00000124]	sw      (r1 + 0x0), r0
 [00000128]	addi    r1, r1, 0x4
 [0000012c]	bi      0x00000120
 [00000120]	be      r3, r1, 0x00000130
 [00000124]	sw      (r1 + 0x0), r0
 [00000128]	addi    r1, r1, 0x4
 [0000012c]	bi      0x00000120
 [00000120]	be      r3, r1, 0x00000130
 [00000124]	sw      (r1 + 0x0), r0
 [00000128]	addi    r1, r1, 0x4
 [0000012c]	bi      0x00000120
 [00000120]	be      r3, r1, 0x00000130
 [00000124]	sw      (r1 + 0x0), r0
 [00000128]	addi    r1, r1, 0x4
 [0000012c]	bi      0x00000120
 [00000120]	be      r3, r1, 0x00000130
 [00000124]	sw      (r1 + 0x0), r0
 [00000128]	addi    r1, r1, 0x4
 [0000012c]	bi      0x00000120
 [00000120]	be      r3, r1, 0x00000130
 [00000124]	sw      (r1 + 0x0), r0
 [00000128]	addi    r1, r1, 0x4
 [0000012c]	bi      0x00000120
 [00000120]	be      r3, r1, 0x00000130
 [00000124]	sw      (r1 + 0x0), r0
 [00000128]	addi    r1, r1, 0x4
 [0000012c]	bi      0x00000120
 [00000120]	be      r3, r1, 0x00000130
 [00000124]	sw      (r1 + 0x0), r0
 [00000128]	addi    r1, r1, 0x4
 [0000012c]	bi      0x00000120
 [00000120]	be      r3, r1, 0x00000130
 [00000124]	sw      (r1 + 0x0), r0
 [00000128]	addi    r1, r1, 0x4
 [0000012c]	bi      0x00000120
 [00000120]	be      r3, r1, 0x00000130
 [00000124]	sw      (r1 + 0x0), r0
 [00000128]	addi    r1, r1, 0x4
 [0000012c]	bi      0x00000120
 [00000120]	be      r3, r1, 0x00000130
 [00000124]	sw      (r1 + 0x0), r0
 [00000128]	addi    r1, r1, 0x4
 [0000012c]	bi      0x00000120
 [00000120]	be      r3, r1, 0x00000130
 [00000124]	sw      (r1 + 0x0), r0
 [00000128]	addi    r1, r1, 0x4
 [0000012c]	bi      0x00000120
 [00000120]	be      r3, r1, 0x00000130
 [00000124]	sw      (r1 + 0x0), r0
 [00000128]	addi    r1, r1, 0x4
 [0000012c]	bi      0x00000120
 [00000120]	be      r3, r1, 0x00000130
 [00000124]	sw      (r1 + 0x0), r0
 [00000128]	addi    r1, r1, 0x4
 [0000012c]	bi      0x00000120
 [00000120]	be      r3, r1, 0x00000130
 [00000124]	sw      (r1 + 0x0), r0
 [00000128]	addi    r1, r1, 0x4
 [0000012c]	bi      0x00000120
 [00000120]	be      r3, r1, 0x00000130
 [00000124]	sw      (r1 + 0x0), r0
 [00000128]	addi    r1, r1, 0x4
 [0000012c]	bi      0x00000120
 [00000120]	be      r3, r1, 0x00000130
 [00000124]	sw      (r1 + 0x0), r0
 [00000128]	addi    r1, r1, 0x4
 [0000012c]	bi      0x00000120
 [00000120]	be      r3, r1, 0x00000130
 [00000124]	sw      (r1 + 0x0), r0
 [00000128]	addi    r1, r1, 0x4
 [0000012c]	bi      0x00000120
 [00000120]	be      r3, r1, 0x00000130
 [00000124]	sw      (r1 + 0x0), r0
 [00000128]	addi    r1, r1, 0x4
 [0000012c]	bi      0x00000120
 [00000120]	be      r3, r1, 0x00000130
 [00000124]	sw      (r1 + 0x0), r0
 [00000128]	addi    r1, r1, 0x4
 [0000012c]	bi      0x00000120
 [00000120]	be      r3, r1, 0x00000130
 [00000124]	sw      (r1 + 0x0), r0
 [00000128]	addi    r1, r1, 0x4
 [0000012c]	bi      0x00000120
 [00000120]	be      r3, r1, 0x00000130
 [00000124]	sw      (r1 + 0x0), r0
 [00000128]	addi    r1, r1, 0x4
 [0000012c]	bi      0x00000120
 [00000120]	be      r3, r1, 0x00000130
 [00000124]	sw      (r1 + 0x0), r0
 [00000128]	addi    r1, r1, 0x4
 [0000012c]	bi      0x00000120
 [00000120]	be      r3, r1, 0x00000130
 [00000124]	sw      (r1 + 0x0), r0
 [00000128]	addi    r1, r1, 0x4
 [0000012c]	bi      0x00000120
 [00000120]	be      r3, r1, 0x00000130
 [00000124]	sw      (r1 + 0x0), r0
 [00000128]	addi    r1, r1, 0x4
 [0000012c]	bi      0x00000120
 [00000120]	be      r3, r1, 0x00000130
 [00000124]	sw      (r1 + 0x0), r0
 [00000128]	addi    r1, r1, 0x4
 [0000012c]	bi      0x00000120
 [00000120]	be      r3, r1, 0x00000130
 [00000124]	sw      (r1 + 0x0), r0
 [00000128]	addi    r1, r1, 0x4
 [0000012c]	bi      0x00000120
 [00000120]	be      r3, r1, 0x00000130
 [00000124]	sw      (r1 + 0x0), r0
 [00000128]	addi    r1, r1, 0x4
 [0000012c]	bi      0x00000120
 [00000120]	be      r3, r1, 0x00000130
 [00000124]	sw      (r1 + 0x0), r0
 [00000128]	addi    r1, r1, 0x4
 [0000012c]	bi      0x00000120
 [00000120]	be      r3, r1, 0x00000130
 [00000124]	sw      (r1 + 0x0), r0
 [00000128]	addi    r1, r1, 0x4
 [0000012c]	bi      0x00000120
 [00000120]	be      r3, r1, 0x00000130
 [00000124]	sw      (r1 + 0x0), r0
 [00000128]	addi    r1, r1, 0x4
 [0000012c]	bi      0x00000120
 [00000120]	be      r3, r1, 0x00000130
 [00000124]	sw      (r1 + 0x0), r0
 [00000128]	addi    r1, r1, 0x4
 [0000012c]	bi      0x00000120
 [00000120]	be      r3, r1, 0x00000130
 [00000124]	sw      (r1 + 0x0), r0
 [00000128]	addi    r1, r1, 0x4
 [0000012c]	bi      0x00000120
 [00000120]	be      r3, r1, 0x00000130
 [00000130]	addi    r1, r0, 0x0
 [00000134]	addi    r2, r0, 0x0
 [00000138]	addi    r3, r0, 0x0
 [0000013c]	calli   0x00000208
 [00000208]	addi    r28, r28, 0xfffc
 [0000020c]	sw      (r28 + 0x1d), r4
 [00000210]	addi    r1, r0, 0x20
 [00000214]	calli   0x00000444
 [00000444]	orhi    r2, r0, 0x0
 [00000448]	ori     r2, r2, 0x5f0
 [0000044c]	lw      r2, (r2 + 0x0)
 [00000450]	andi    r3, r1, 0xff
 [00000454]	lw      r1, (r2 + 0x0)
 [00000458]	andi    r1, r1, 0x10
 [0000045c]	bne     r0, r1, 0x00000454
 [00000460]	sw      (r2 + 0x3), r4
 [00000464]	b       r29
 [00000218]	calli   0x000005a4
 [000005a4]	orhi    r1, r0, 0x0
 [000005a8]	ori     r1, r1, 0x604
 [000005ac]	lw      r3, (r1 + 0x0)
 [000005b0]	addi    r2, r0, 0x0
 [000005b4]	sw      (r3 + 0x2), r0
 [000005b8]	sw      (r3 + 0x2), r4
 [000005bc]	b       r29
 [0000021c]	addi    r2, r0, 0x30
 [00000220]	addi    r1, r0, 0x0
 [00000224]	calli   0x000004c4
 [000004c4]	orhi    r3, r0, 0x0
 [000004c8]	andi    r1, r1, 0xff
 [000004cc]	andi    r2, r2, 0xff
 [000004d0]	ori     r3, r3, 0x600
 [000004d4]	lw      r4, (r3 + 0x0)
 [000004d8]	srui    r2, r2, 0x1
 [000004dc]	sli     r1, r1, 0x7
 [000004e0]	or      r2, r2, r1
 [000004e4]	sw      (r4 + 0x2), r8
cd simulation && gtkwave system_tb.vcd system_tb.vcd.save
JUDYMEM | free to non-malloc'd address 0x1009f30 blocked
JUDYMEM | free to non-malloc'd address 0x1045fb0 blocked
JUDYMEM | free to non-malloc'd address 0x1001ed0 blocked
WM Destroy
