{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1472039481143 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1472039481145 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug 24 12:51:20 2016 " "Processing started: Wed Aug 24 12:51:20 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1472039481145 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1472039481145 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE0_NANO -c DE0_NANO " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE0_NANO -c DE0_NANO" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1472039481145 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1472039481412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "InstructionMemory.v 1 1 " "Found 1 design units, including 1 entities, in source file InstructionMemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 TheInstructionMemory " "Found entity 1: TheInstructionMemory" {  } { { "InstructionMemory.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/InstructionMemory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1472039490184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1472039490184 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Fetch.v(98) " "Verilog HDL information at Fetch.v(98): always construct contains both blocking and non-blocking assignments" {  } { { "Fetch.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/Fetch.v" 98 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1472039490185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Fetch.v 1 1 " "Found 1 design units, including 1 entities, in source file Fetch.v" { { "Info" "ISGN_ENTITY_NAME" "1 fetch " "Found entity 1: fetch" {  } { { "Fetch.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/Fetch.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1472039490185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1472039490185 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "execution Execute.v(58) " "Verilog Module Declaration warning at Execute.v(58): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"execution\"" {  } { { "Execute.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/Execute.v" 58 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1472039490187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Execute.v 1 1 " "Found 1 design units, including 1 entities, in source file Execute.v" { { "Info" "ISGN_ENTITY_NAME" "1 execution " "Found entity 1: execution" {  } { { "Execute.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/Execute.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1472039490187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1472039490187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DataMemory.v 1 1 " "Found 1 design units, including 1 entities, in source file DataMemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 TheDataMemory " "Found entity 1: TheDataMemory" {  } { { "DataMemory.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/DataMemory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1472039490187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1472039490187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Clock.v 1 1 " "Found 1 design units, including 1 entities, in source file Clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 Clock " "Found entity 1: Clock" {  } { { "Clock.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/Clock.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1472039490188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1472039490188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "32bitdecoder.v 1 1 " "Found 1 design units, including 1 entities, in source file 32bitdecoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "32bitdecoder.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1472039490189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1472039490189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RegisterFile.v 1 1 " "Found 1 design units, including 1 entities, in source file RegisterFile.v" { { "Info" "ISGN_ENTITY_NAME" "1 registerfile " "Found entity 1: registerfile" {  } { { "RegisterFile.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/RegisterFile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1472039490189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1472039490189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE0_NANO.v 1 1 " "Found 1 design units, including 1 entities, in source file DE0_NANO.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_NANO " "Found entity 1: DE0_NANO" {  } { { "DE0_NANO.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/DE0_NANO.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1472039490191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1472039490191 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "uart.v(103) " "Verilog HDL information at uart.v(103): always construct contains both blocking and non-blocking assignments" {  } { { "uart.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v" 103 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1472039490191 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "uart.v(116) " "Verilog HDL information at uart.v(116): always construct contains both blocking and non-blocking assignments" {  } { { "uart.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v" 116 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1472039490191 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "uart.v(180) " "Verilog HDL information at uart.v(180): always construct contains both blocking and non-blocking assignments" {  } { { "uart.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v" 180 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1472039490191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart.v 1 1 " "Found 1 design units, including 1 entities, in source file uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart " "Found entity 1: uart" {  } { { "uart.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1472039490192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1472039490192 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "carrybit DE0_NANO.v(322) " "Verilog HDL Implicit Net warning at DE0_NANO.v(322): created implicit net for \"carrybit\"" {  } { { "DE0_NANO.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/DE0_NANO.v" 322 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1472039490192 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "carrybit_wr DE0_NANO.v(323) " "Verilog HDL Implicit Net warning at DE0_NANO.v(323): created implicit net for \"carrybit_wr\"" {  } { { "DE0_NANO.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/DE0_NANO.v" 323 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1472039490192 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "carrybit_wr_enable DE0_NANO.v(324) " "Verilog HDL Implicit Net warning at DE0_NANO.v(324): created implicit net for \"carrybit_wr_enable\"" {  } { { "DE0_NANO.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/DE0_NANO.v" 324 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1472039490193 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "nop_stop DE0_NANO.v(353) " "Verilog HDL Implicit Net warning at DE0_NANO.v(353): created implicit net for \"nop_stop\"" {  } { { "DE0_NANO.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/DE0_NANO.v" 353 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1472039490193 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "flush DE0_NANO.v(362) " "Verilog HDL Implicit Net warning at DE0_NANO.v(362): created implicit net for \"flush\"" {  } { { "DE0_NANO.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/DE0_NANO.v" 362 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1472039490193 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "super_duper_a DE0_NANO.v(384) " "Verilog HDL Implicit Net warning at DE0_NANO.v(384): created implicit net for \"super_duper_a\"" {  } { { "DE0_NANO.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/DE0_NANO.v" 384 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1472039490193 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "super_duper_b DE0_NANO.v(385) " "Verilog HDL Implicit Net warning at DE0_NANO.v(385): created implicit net for \"super_duper_b\"" {  } { { "DE0_NANO.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/DE0_NANO.v" 385 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1472039490193 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE0_NANO " "Elaborating entity \"DE0_NANO\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1472039490259 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 DE0_NANO.v(279) " "Verilog HDL assignment warning at DE0_NANO.v(279): truncated value with size 32 to match size of target (1)" {  } { { "DE0_NANO.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/DE0_NANO.v" 279 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039490261 "|DE0_NANO"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TheInstructionMemory TheInstructionMemory:i_TheInstructionMemory " "Elaborating entity \"TheInstructionMemory\" for hierarchy \"TheInstructionMemory:i_TheInstructionMemory\"" {  } { { "DE0_NANO.v" "i_TheInstructionMemory" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/DE0_NANO.v" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1472039490263 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 InstructionMemory.v(71) " "Verilog HDL assignment warning at InstructionMemory.v(71): truncated value with size 32 to match size of target (20)" {  } { { "InstructionMemory.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/InstructionMemory.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039490272 "|DE0_NANO|TheInstructionMemory:i_TheInstructionMemory"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "instructionloopcount InstructionMemory.v(66) " "Verilog HDL Always Construct warning at InstructionMemory.v(66): inferring latch(es) for variable \"instructionloopcount\", which holds its previous value in one or more paths through the always construct" {  } { { "InstructionMemory.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/InstructionMemory.v" 66 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1472039490272 "|DE0_NANO|TheInstructionMemory:i_TheInstructionMemory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registerfile registerfile:i_registerfile " "Elaborating entity \"registerfile\" for hierarchy \"registerfile:i_registerfile\"" {  } { { "DE0_NANO.v" "i_registerfile" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/DE0_NANO.v" 325 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1472039490273 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 RegisterFile.v(85) " "Verilog HDL assignment warning at RegisterFile.v(85): truncated value with size 32 to match size of target (20)" {  } { { "RegisterFile.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/RegisterFile.v" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039490285 "|DE0_NANO|registerfile:i_registerfile"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "registerloopcount RegisterFile.v(79) " "Verilog HDL Always Construct warning at RegisterFile.v(79): inferring latch(es) for variable \"registerloopcount\", which holds its previous value in one or more paths through the always construct" {  } { { "RegisterFile.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/RegisterFile.v" 79 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1472039490285 "|DE0_NANO|registerfile:i_registerfile"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TheDataMemory TheDataMemory:i_TheDataMemory " "Elaborating entity \"TheDataMemory\" for hierarchy \"TheDataMemory:i_TheDataMemory\"" {  } { { "DE0_NANO.v" "i_TheDataMemory" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/DE0_NANO.v" 349 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1472039490286 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 DataMemory.v(83) " "Verilog HDL assignment warning at DataMemory.v(83): truncated value with size 32 to match size of target (20)" {  } { { "DataMemory.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/DataMemory.v" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039490304 "|DE0_NANO|TheDataMemory:i_TheDataMemory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fetch fetch:i_fetch " "Elaborating entity \"fetch\" for hierarchy \"fetch:i_fetch\"" {  } { { "DE0_NANO.v" "i_fetch" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/DE0_NANO.v" 369 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1472039490306 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Fetch.v(130) " "Verilog HDL assignment warning at Fetch.v(130): truncated value with size 32 to match size of target (6)" {  } { { "Fetch.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/Fetch.v" 130 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039490308 "|DE0_NANO|fetch:i_fetch"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Fetch.v(171) " "Verilog HDL assignment warning at Fetch.v(171): truncated value with size 32 to match size of target (6)" {  } { { "Fetch.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/Fetch.v" 171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039490309 "|DE0_NANO|fetch:i_fetch"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Fetch.v(180) " "Verilog HDL assignment warning at Fetch.v(180): truncated value with size 32 to match size of target (6)" {  } { { "Fetch.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/Fetch.v" 180 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039490309 "|DE0_NANO|fetch:i_fetch"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Fetch.v(184) " "Verilog HDL assignment warning at Fetch.v(184): truncated value with size 32 to match size of target (6)" {  } { { "Fetch.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/Fetch.v" 184 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039490309 "|DE0_NANO|fetch:i_fetch"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder decoder:i_decoder " "Elaborating entity \"decoder\" for hierarchy \"decoder:i_decoder\"" {  } { { "DE0_NANO.v" "i_decoder" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/DE0_NANO.v" 386 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1472039490327 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "bit_check 32bitdecoder.v(90) " "Verilog HDL Always Construct warning at 32bitdecoder.v(90): variable \"bit_check\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "32bitdecoder.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v" 90 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1472039490329 "|DE0_NANO|decoder:i_decoder"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "bit_check 32bitdecoder.v(107) " "Verilog HDL Always Construct warning at 32bitdecoder.v(107): variable \"bit_check\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "32bitdecoder.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v" 107 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1472039490329 "|DE0_NANO|decoder:i_decoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 3 32bitdecoder.v(124) " "Verilog HDL assignment warning at 32bitdecoder.v(124): truncated value with size 5 to match size of target (3)" {  } { { "32bitdecoder.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v" 124 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039490329 "|DE0_NANO|decoder:i_decoder"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "opcode 32bitdecoder.v(87) " "Verilog HDL Always Construct warning at 32bitdecoder.v(87): inferring latch(es) for variable \"opcode\", which holds its previous value in one or more paths through the always construct" {  } { { "32bitdecoder.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v" 87 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1472039490329 "|DE0_NANO|decoder:i_decoder"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "destination 32bitdecoder.v(87) " "Verilog HDL Always Construct warning at 32bitdecoder.v(87): inferring latch(es) for variable \"destination\", which holds its previous value in one or more paths through the always construct" {  } { { "32bitdecoder.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v" 87 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1472039490329 "|DE0_NANO|decoder:i_decoder"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "source_1 32bitdecoder.v(87) " "Verilog HDL Always Construct warning at 32bitdecoder.v(87): inferring latch(es) for variable \"source_1\", which holds its previous value in one or more paths through the always construct" {  } { { "32bitdecoder.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v" 87 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1472039490329 "|DE0_NANO|decoder:i_decoder"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "source_2 32bitdecoder.v(87) " "Verilog HDL Always Construct warning at 32bitdecoder.v(87): inferring latch(es) for variable \"source_2\", which holds its previous value in one or more paths through the always construct" {  } { { "32bitdecoder.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v" 87 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1472039490329 "|DE0_NANO|decoder:i_decoder"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "unsigned_1 32bitdecoder.v(87) " "Verilog HDL Always Construct warning at 32bitdecoder.v(87): inferring latch(es) for variable \"unsigned_1\", which holds its previous value in one or more paths through the always construct" {  } { { "32bitdecoder.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v" 87 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1472039490329 "|DE0_NANO|decoder:i_decoder"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "unsigned_2 32bitdecoder.v(87) " "Verilog HDL Always Construct warning at 32bitdecoder.v(87): inferring latch(es) for variable \"unsigned_2\", which holds its previous value in one or more paths through the always construct" {  } { { "32bitdecoder.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v" 87 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1472039490329 "|DE0_NANO|decoder:i_decoder"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "unsigned_3 32bitdecoder.v(87) " "Verilog HDL Always Construct warning at 32bitdecoder.v(87): inferring latch(es) for variable \"unsigned_3\", which holds its previous value in one or more paths through the always construct" {  } { { "32bitdecoder.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v" 87 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1472039490329 "|DE0_NANO|decoder:i_decoder"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "signed_1 32bitdecoder.v(87) " "Verilog HDL Always Construct warning at 32bitdecoder.v(87): inferring latch(es) for variable \"signed_1\", which holds its previous value in one or more paths through the always construct" {  } { { "32bitdecoder.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v" 87 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1472039490329 "|DE0_NANO|decoder:i_decoder"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "signed_2 32bitdecoder.v(87) " "Verilog HDL Always Construct warning at 32bitdecoder.v(87): inferring latch(es) for variable \"signed_2\", which holds its previous value in one or more paths through the always construct" {  } { { "32bitdecoder.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v" 87 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1472039490329 "|DE0_NANO|decoder:i_decoder"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "signed_3 32bitdecoder.v(87) " "Verilog HDL Always Construct warning at 32bitdecoder.v(87): inferring latch(es) for variable \"signed_3\", which holds its previous value in one or more paths through the always construct" {  } { { "32bitdecoder.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v" 87 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1472039490329 "|DE0_NANO|decoder:i_decoder"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "operationnumber 32bitdecoder.v(87) " "Verilog HDL Always Construct warning at 32bitdecoder.v(87): inferring latch(es) for variable \"operationnumber\", which holds its previous value in one or more paths through the always construct" {  } { { "32bitdecoder.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v" 87 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1472039490329 "|DE0_NANO|decoder:i_decoder"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "super_duper_a 32bitdecoder.v(87) " "Verilog HDL Always Construct warning at 32bitdecoder.v(87): inferring latch(es) for variable \"super_duper_a\", which holds its previous value in one or more paths through the always construct" {  } { { "32bitdecoder.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v" 87 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1472039490329 "|DE0_NANO|decoder:i_decoder"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "super_duper_b 32bitdecoder.v(87) " "Verilog HDL Always Construct warning at 32bitdecoder.v(87): inferring latch(es) for variable \"super_duper_b\", which holds its previous value in one or more paths through the always construct" {  } { { "32bitdecoder.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v" 87 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1472039490329 "|DE0_NANO|decoder:i_decoder"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "unsigned_4 32bitdecoder.v(87) " "Verilog HDL Always Construct warning at 32bitdecoder.v(87): inferring latch(es) for variable \"unsigned_4\", which holds its previous value in one or more paths through the always construct" {  } { { "32bitdecoder.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v" 87 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1472039490329 "|DE0_NANO|decoder:i_decoder"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "unsigned_5 32bitdecoder.v(87) " "Verilog HDL Always Construct warning at 32bitdecoder.v(87): inferring latch(es) for variable \"unsigned_5\", which holds its previous value in one or more paths through the always construct" {  } { { "32bitdecoder.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v" 87 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1472039490329 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_5\[0\] 32bitdecoder.v(107) " "Inferred latch for \"unsigned_5\[0\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1472039490329 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_5\[1\] 32bitdecoder.v(107) " "Inferred latch for \"unsigned_5\[1\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1472039490329 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_5\[2\] 32bitdecoder.v(107) " "Inferred latch for \"unsigned_5\[2\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1472039490329 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_5\[3\] 32bitdecoder.v(107) " "Inferred latch for \"unsigned_5\[3\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1472039490329 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_5\[4\] 32bitdecoder.v(107) " "Inferred latch for \"unsigned_5\[4\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1472039490329 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_5\[5\] 32bitdecoder.v(107) " "Inferred latch for \"unsigned_5\[5\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1472039490329 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_5\[6\] 32bitdecoder.v(107) " "Inferred latch for \"unsigned_5\[6\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1472039490330 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_5\[7\] 32bitdecoder.v(107) " "Inferred latch for \"unsigned_5\[7\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1472039490330 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_5\[8\] 32bitdecoder.v(107) " "Inferred latch for \"unsigned_5\[8\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1472039490330 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_4\[0\] 32bitdecoder.v(107) " "Inferred latch for \"unsigned_4\[0\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1472039490330 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_4\[1\] 32bitdecoder.v(107) " "Inferred latch for \"unsigned_4\[1\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1472039490330 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_4\[2\] 32bitdecoder.v(107) " "Inferred latch for \"unsigned_4\[2\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1472039490330 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_4\[3\] 32bitdecoder.v(107) " "Inferred latch for \"unsigned_4\[3\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1472039490330 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_4\[4\] 32bitdecoder.v(107) " "Inferred latch for \"unsigned_4\[4\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1472039490330 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_4\[5\] 32bitdecoder.v(107) " "Inferred latch for \"unsigned_4\[5\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1472039490330 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_4\[6\] 32bitdecoder.v(107) " "Inferred latch for \"unsigned_4\[6\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1472039490330 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_4\[7\] 32bitdecoder.v(107) " "Inferred latch for \"unsigned_4\[7\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1472039490330 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_4\[8\] 32bitdecoder.v(107) " "Inferred latch for \"unsigned_4\[8\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1472039490330 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_4\[9\] 32bitdecoder.v(107) " "Inferred latch for \"unsigned_4\[9\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1472039490330 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "super_duper_b 32bitdecoder.v(107) " "Inferred latch for \"super_duper_b\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1472039490330 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "super_duper_a 32bitdecoder.v(107) " "Inferred latch for \"super_duper_a\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1472039490330 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operationnumber\[0\] 32bitdecoder.v(107) " "Inferred latch for \"operationnumber\[0\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1472039490330 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operationnumber\[1\] 32bitdecoder.v(107) " "Inferred latch for \"operationnumber\[1\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1472039490330 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operationnumber\[2\] 32bitdecoder.v(107) " "Inferred latch for \"operationnumber\[2\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1472039490330 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operationnumber\[3\] 32bitdecoder.v(107) " "Inferred latch for \"operationnumber\[3\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1472039490330 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operationnumber\[4\] 32bitdecoder.v(107) " "Inferred latch for \"operationnumber\[4\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1472039490330 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operationnumber\[5\] 32bitdecoder.v(107) " "Inferred latch for \"operationnumber\[5\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1472039490330 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signed_3\[0\] 32bitdecoder.v(107) " "Inferred latch for \"signed_3\[0\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1472039490330 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signed_3\[1\] 32bitdecoder.v(107) " "Inferred latch for \"signed_3\[1\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1472039490330 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signed_3\[2\] 32bitdecoder.v(107) " "Inferred latch for \"signed_3\[2\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1472039490330 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signed_3\[3\] 32bitdecoder.v(107) " "Inferred latch for \"signed_3\[3\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1472039490330 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signed_3\[4\] 32bitdecoder.v(107) " "Inferred latch for \"signed_3\[4\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1472039490330 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signed_3\[5\] 32bitdecoder.v(107) " "Inferred latch for \"signed_3\[5\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1472039490330 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signed_3\[6\] 32bitdecoder.v(107) " "Inferred latch for \"signed_3\[6\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1472039490330 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signed_3\[7\] 32bitdecoder.v(107) " "Inferred latch for \"signed_3\[7\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1472039490330 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signed_3\[8\] 32bitdecoder.v(107) " "Inferred latch for \"signed_3\[8\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1472039490330 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signed_3\[9\] 32bitdecoder.v(107) " "Inferred latch for \"signed_3\[9\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1472039490330 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signed_2\[0\] 32bitdecoder.v(107) " "Inferred latch for \"signed_2\[0\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1472039490330 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signed_2\[1\] 32bitdecoder.v(107) " "Inferred latch for \"signed_2\[1\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1472039490330 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signed_2\[2\] 32bitdecoder.v(107) " "Inferred latch for \"signed_2\[2\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1472039490330 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signed_2\[3\] 32bitdecoder.v(107) " "Inferred latch for \"signed_2\[3\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1472039490330 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signed_2\[4\] 32bitdecoder.v(107) " "Inferred latch for \"signed_2\[4\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1472039490330 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signed_2\[5\] 32bitdecoder.v(107) " "Inferred latch for \"signed_2\[5\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1472039490330 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signed_2\[6\] 32bitdecoder.v(107) " "Inferred latch for \"signed_2\[6\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1472039490331 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signed_2\[7\] 32bitdecoder.v(107) " "Inferred latch for \"signed_2\[7\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1472039490331 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signed_2\[8\] 32bitdecoder.v(107) " "Inferred latch for \"signed_2\[8\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1472039490331 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signed_2\[9\] 32bitdecoder.v(107) " "Inferred latch for \"signed_2\[9\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1472039490331 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signed_2\[10\] 32bitdecoder.v(107) " "Inferred latch for \"signed_2\[10\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1472039490331 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signed_2\[11\] 32bitdecoder.v(107) " "Inferred latch for \"signed_2\[11\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1472039490331 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signed_2\[12\] 32bitdecoder.v(107) " "Inferred latch for \"signed_2\[12\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1472039490331 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signed_2\[13\] 32bitdecoder.v(107) " "Inferred latch for \"signed_2\[13\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1472039490331 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signed_2\[14\] 32bitdecoder.v(107) " "Inferred latch for \"signed_2\[14\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1472039490331 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signed_2\[15\] 32bitdecoder.v(107) " "Inferred latch for \"signed_2\[15\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1472039490331 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signed_1\[0\] 32bitdecoder.v(107) " "Inferred latch for \"signed_1\[0\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1472039490331 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signed_1\[1\] 32bitdecoder.v(107) " "Inferred latch for \"signed_1\[1\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1472039490331 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signed_1\[2\] 32bitdecoder.v(107) " "Inferred latch for \"signed_1\[2\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1472039490331 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signed_1\[3\] 32bitdecoder.v(107) " "Inferred latch for \"signed_1\[3\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1472039490331 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signed_1\[4\] 32bitdecoder.v(107) " "Inferred latch for \"signed_1\[4\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1472039490331 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signed_1\[5\] 32bitdecoder.v(107) " "Inferred latch for \"signed_1\[5\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1472039490331 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signed_1\[6\] 32bitdecoder.v(107) " "Inferred latch for \"signed_1\[6\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1472039490331 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signed_1\[7\] 32bitdecoder.v(107) " "Inferred latch for \"signed_1\[7\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1472039490331 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signed_1\[8\] 32bitdecoder.v(107) " "Inferred latch for \"signed_1\[8\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1472039490331 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signed_1\[9\] 32bitdecoder.v(107) " "Inferred latch for \"signed_1\[9\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1472039490331 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signed_1\[10\] 32bitdecoder.v(107) " "Inferred latch for \"signed_1\[10\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1472039490331 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signed_1\[11\] 32bitdecoder.v(107) " "Inferred latch for \"signed_1\[11\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1472039490331 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signed_1\[12\] 32bitdecoder.v(107) " "Inferred latch for \"signed_1\[12\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1472039490331 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signed_1\[13\] 32bitdecoder.v(107) " "Inferred latch for \"signed_1\[13\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1472039490331 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signed_1\[14\] 32bitdecoder.v(107) " "Inferred latch for \"signed_1\[14\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1472039490331 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signed_1\[15\] 32bitdecoder.v(107) " "Inferred latch for \"signed_1\[15\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1472039490331 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signed_1\[16\] 32bitdecoder.v(107) " "Inferred latch for \"signed_1\[16\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1472039490331 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signed_1\[17\] 32bitdecoder.v(107) " "Inferred latch for \"signed_1\[17\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1472039490331 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signed_1\[18\] 32bitdecoder.v(107) " "Inferred latch for \"signed_1\[18\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1472039490331 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signed_1\[19\] 32bitdecoder.v(107) " "Inferred latch for \"signed_1\[19\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1472039490331 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signed_1\[20\] 32bitdecoder.v(107) " "Inferred latch for \"signed_1\[20\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1472039490331 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signed_1\[21\] 32bitdecoder.v(107) " "Inferred latch for \"signed_1\[21\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1472039490331 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_3\[0\] 32bitdecoder.v(107) " "Inferred latch for \"unsigned_3\[0\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1472039490331 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_3\[1\] 32bitdecoder.v(107) " "Inferred latch for \"unsigned_3\[1\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1472039490331 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_3\[2\] 32bitdecoder.v(107) " "Inferred latch for \"unsigned_3\[2\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1472039490331 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_3\[3\] 32bitdecoder.v(107) " "Inferred latch for \"unsigned_3\[3\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1472039490331 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_3\[4\] 32bitdecoder.v(107) " "Inferred latch for \"unsigned_3\[4\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1472039490331 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_3\[5\] 32bitdecoder.v(107) " "Inferred latch for \"unsigned_3\[5\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1472039490332 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_3\[6\] 32bitdecoder.v(107) " "Inferred latch for \"unsigned_3\[6\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1472039490332 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_3\[7\] 32bitdecoder.v(107) " "Inferred latch for \"unsigned_3\[7\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1472039490332 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_3\[8\] 32bitdecoder.v(107) " "Inferred latch for \"unsigned_3\[8\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1472039490332 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_2\[0\] 32bitdecoder.v(107) " "Inferred latch for \"unsigned_2\[0\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1472039490332 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_2\[1\] 32bitdecoder.v(107) " "Inferred latch for \"unsigned_2\[1\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1472039490332 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_2\[2\] 32bitdecoder.v(107) " "Inferred latch for \"unsigned_2\[2\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1472039490332 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_2\[3\] 32bitdecoder.v(107) " "Inferred latch for \"unsigned_2\[3\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1472039490332 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_2\[4\] 32bitdecoder.v(107) " "Inferred latch for \"unsigned_2\[4\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1472039490332 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_2\[5\] 32bitdecoder.v(107) " "Inferred latch for \"unsigned_2\[5\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1472039490332 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_2\[6\] 32bitdecoder.v(107) " "Inferred latch for \"unsigned_2\[6\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1472039490332 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_2\[7\] 32bitdecoder.v(107) " "Inferred latch for \"unsigned_2\[7\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1472039490332 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_2\[8\] 32bitdecoder.v(107) " "Inferred latch for \"unsigned_2\[8\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1472039490332 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_2\[9\] 32bitdecoder.v(107) " "Inferred latch for \"unsigned_2\[9\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1472039490332 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_2\[10\] 32bitdecoder.v(107) " "Inferred latch for \"unsigned_2\[10\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1472039490332 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_2\[11\] 32bitdecoder.v(107) " "Inferred latch for \"unsigned_2\[11\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1472039490332 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_2\[12\] 32bitdecoder.v(107) " "Inferred latch for \"unsigned_2\[12\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1472039490332 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_2\[13\] 32bitdecoder.v(107) " "Inferred latch for \"unsigned_2\[13\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1472039490332 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_2\[14\] 32bitdecoder.v(107) " "Inferred latch for \"unsigned_2\[14\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1472039490332 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_2\[15\] 32bitdecoder.v(107) " "Inferred latch for \"unsigned_2\[15\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1472039490332 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_1\[0\] 32bitdecoder.v(107) " "Inferred latch for \"unsigned_1\[0\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1472039490332 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_1\[1\] 32bitdecoder.v(107) " "Inferred latch for \"unsigned_1\[1\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1472039490332 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_1\[2\] 32bitdecoder.v(107) " "Inferred latch for \"unsigned_1\[2\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1472039490332 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_1\[3\] 32bitdecoder.v(107) " "Inferred latch for \"unsigned_1\[3\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1472039490332 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_1\[4\] 32bitdecoder.v(107) " "Inferred latch for \"unsigned_1\[4\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1472039490332 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_1\[5\] 32bitdecoder.v(107) " "Inferred latch for \"unsigned_1\[5\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1472039490332 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_2\[0\] 32bitdecoder.v(107) " "Inferred latch for \"source_2\[0\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1472039490332 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_2\[1\] 32bitdecoder.v(107) " "Inferred latch for \"source_2\[1\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1472039490332 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_2\[2\] 32bitdecoder.v(107) " "Inferred latch for \"source_2\[2\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1472039490332 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_2\[3\] 32bitdecoder.v(107) " "Inferred latch for \"source_2\[3\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1472039490332 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_2\[4\] 32bitdecoder.v(107) " "Inferred latch for \"source_2\[4\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1472039490332 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_2\[5\] 32bitdecoder.v(107) " "Inferred latch for \"source_2\[5\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1472039490332 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_1\[0\] 32bitdecoder.v(107) " "Inferred latch for \"source_1\[0\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1472039490332 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_1\[1\] 32bitdecoder.v(107) " "Inferred latch for \"source_1\[1\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1472039490332 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_1\[2\] 32bitdecoder.v(107) " "Inferred latch for \"source_1\[2\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1472039490332 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_1\[3\] 32bitdecoder.v(107) " "Inferred latch for \"source_1\[3\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1472039490332 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_1\[4\] 32bitdecoder.v(107) " "Inferred latch for \"source_1\[4\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1472039490333 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_1\[5\] 32bitdecoder.v(107) " "Inferred latch for \"source_1\[5\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1472039490333 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "destination\[0\] 32bitdecoder.v(107) " "Inferred latch for \"destination\[0\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1472039490333 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "destination\[1\] 32bitdecoder.v(107) " "Inferred latch for \"destination\[1\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1472039490333 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "destination\[2\] 32bitdecoder.v(107) " "Inferred latch for \"destination\[2\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1472039490333 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "destination\[3\] 32bitdecoder.v(107) " "Inferred latch for \"destination\[3\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1472039490333 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "destination\[4\] 32bitdecoder.v(107) " "Inferred latch for \"destination\[4\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1472039490333 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "destination\[5\] 32bitdecoder.v(107) " "Inferred latch for \"destination\[5\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1472039490333 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "execution execution:i_execuition " "Elaborating entity \"execution\" for hierarchy \"execution:i_execuition\"" {  } { { "DE0_NANO.v" "i_execuition" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/DE0_NANO.v" 436 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1472039490333 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 Execute.v(361) " "Verilog HDL assignment warning at Execute.v(361): truncated value with size 16 to match size of target (8)" {  } { { "Execute.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/Execute.v" 361 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039490338 "|DE0_NANO|execution:i_execuition"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Execute.v(369) " "Verilog HDL assignment warning at Execute.v(369): truncated value with size 32 to match size of target (16)" {  } { { "Execute.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/Execute.v" 369 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039490338 "|DE0_NANO|execution:i_execuition"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 Execute.v(373) " "Verilog HDL assignment warning at Execute.v(373): truncated value with size 16 to match size of target (8)" {  } { { "Execute.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/Execute.v" 373 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039490338 "|DE0_NANO|execution:i_execuition"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 Execute.v(380) " "Verilog HDL assignment warning at Execute.v(380): truncated value with size 16 to match size of target (8)" {  } { { "Execute.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/Execute.v" 380 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039490338 "|DE0_NANO|execution:i_execuition"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Execute.v(385) " "Verilog HDL assignment warning at Execute.v(385): truncated value with size 32 to match size of target (16)" {  } { { "Execute.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/Execute.v" 385 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039490338 "|DE0_NANO|execution:i_execuition"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 Execute.v(391) " "Verilog HDL assignment warning at Execute.v(391): truncated value with size 16 to match size of target (8)" {  } { { "Execute.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/Execute.v" 391 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039490338 "|DE0_NANO|execution:i_execuition"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Execute.v(392) " "Verilog HDL assignment warning at Execute.v(392): truncated value with size 32 to match size of target (8)" {  } { { "Execute.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/Execute.v" 392 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039490338 "|DE0_NANO|execution:i_execuition"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Execute.v(400) " "Verilog HDL assignment warning at Execute.v(400): truncated value with size 32 to match size of target (16)" {  } { { "Execute.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/Execute.v" 400 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039490338 "|DE0_NANO|execution:i_execuition"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 Execute.v(404) " "Verilog HDL assignment warning at Execute.v(404): truncated value with size 16 to match size of target (8)" {  } { { "Execute.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/Execute.v" 404 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039490338 "|DE0_NANO|execution:i_execuition"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Execute.v(405) " "Verilog HDL assignment warning at Execute.v(405): truncated value with size 32 to match size of target (8)" {  } { { "Execute.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/Execute.v" 405 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039490339 "|DE0_NANO|execution:i_execuition"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 Execute.v(413) " "Verilog HDL assignment warning at Execute.v(413): truncated value with size 16 to match size of target (8)" {  } { { "Execute.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/Execute.v" 413 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039490339 "|DE0_NANO|execution:i_execuition"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Execute.v(414) " "Verilog HDL assignment warning at Execute.v(414): truncated value with size 32 to match size of target (8)" {  } { { "Execute.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/Execute.v" 414 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039490339 "|DE0_NANO|execution:i_execuition"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Execute.v(420) " "Verilog HDL assignment warning at Execute.v(420): truncated value with size 32 to match size of target (16)" {  } { { "Execute.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/Execute.v" 420 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039490339 "|DE0_NANO|execution:i_execuition"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 Execute.v(427) " "Verilog HDL assignment warning at Execute.v(427): truncated value with size 16 to match size of target (8)" {  } { { "Execute.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/Execute.v" 427 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039490339 "|DE0_NANO|execution:i_execuition"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Execute.v(434) " "Verilog HDL assignment warning at Execute.v(434): truncated value with size 32 to match size of target (16)" {  } { { "Execute.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/Execute.v" 434 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039490339 "|DE0_NANO|execution:i_execuition"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 Execute.v(438) " "Verilog HDL assignment warning at Execute.v(438): truncated value with size 16 to match size of target (8)" {  } { { "Execute.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/Execute.v" 438 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039490339 "|DE0_NANO|execution:i_execuition"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 Execute.v(445) " "Verilog HDL assignment warning at Execute.v(445): truncated value with size 16 to match size of target (8)" {  } { { "Execute.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/Execute.v" 445 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039490339 "|DE0_NANO|execution:i_execuition"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Execute.v(450) " "Verilog HDL assignment warning at Execute.v(450): truncated value with size 32 to match size of target (16)" {  } { { "Execute.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/Execute.v" 450 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039490339 "|DE0_NANO|execution:i_execuition"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 Execute.v(455) " "Verilog HDL assignment warning at Execute.v(455): truncated value with size 16 to match size of target (8)" {  } { { "Execute.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/Execute.v" 455 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039490339 "|DE0_NANO|execution:i_execuition"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Execute.v(457) " "Verilog HDL assignment warning at Execute.v(457): truncated value with size 32 to match size of target (8)" {  } { { "Execute.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/Execute.v" 457 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039490339 "|DE0_NANO|execution:i_execuition"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Execute.v(465) " "Verilog HDL assignment warning at Execute.v(465): truncated value with size 32 to match size of target (16)" {  } { { "Execute.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/Execute.v" 465 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039490339 "|DE0_NANO|execution:i_execuition"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 Execute.v(469) " "Verilog HDL assignment warning at Execute.v(469): truncated value with size 16 to match size of target (8)" {  } { { "Execute.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/Execute.v" 469 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039490339 "|DE0_NANO|execution:i_execuition"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Execute.v(471) " "Verilog HDL assignment warning at Execute.v(471): truncated value with size 32 to match size of target (8)" {  } { { "Execute.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/Execute.v" 471 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039490339 "|DE0_NANO|execution:i_execuition"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 Execute.v(479) " "Verilog HDL assignment warning at Execute.v(479): truncated value with size 16 to match size of target (8)" {  } { { "Execute.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/Execute.v" 479 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039490339 "|DE0_NANO|execution:i_execuition"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Execute.v(481) " "Verilog HDL assignment warning at Execute.v(481): truncated value with size 32 to match size of target (8)" {  } { { "Execute.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/Execute.v" 481 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039490339 "|DE0_NANO|execution:i_execuition"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Execute.v(487) " "Verilog HDL assignment warning at Execute.v(487): truncated value with size 32 to match size of target (16)" {  } { { "Execute.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/Execute.v" 487 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039490339 "|DE0_NANO|execution:i_execuition"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "22 9 Execute.v(492) " "Verilog HDL assignment warning at Execute.v(492): truncated value with size 22 to match size of target (9)" {  } { { "Execute.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/Execute.v" 492 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039490339 "|DE0_NANO|execution:i_execuition"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 9 Execute.v(496) " "Verilog HDL assignment warning at Execute.v(496): truncated value with size 16 to match size of target (9)" {  } { { "Execute.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/Execute.v" 496 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039490339 "|DE0_NANO|execution:i_execuition"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 9 Execute.v(503) " "Verilog HDL assignment warning at Execute.v(503): truncated value with size 10 to match size of target (9)" {  } { { "Execute.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/Execute.v" 503 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039490339 "|DE0_NANO|execution:i_execuition"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 9 Execute.v(510) " "Verilog HDL assignment warning at Execute.v(510): truncated value with size 10 to match size of target (9)" {  } { { "Execute.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/Execute.v" 510 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039490339 "|DE0_NANO|execution:i_execuition"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 9 Execute.v(516) " "Verilog HDL assignment warning at Execute.v(516): truncated value with size 10 to match size of target (9)" {  } { { "Execute.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/Execute.v" 516 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039490339 "|DE0_NANO|execution:i_execuition"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 9 Execute.v(522) " "Verilog HDL assignment warning at Execute.v(522): truncated value with size 10 to match size of target (9)" {  } { { "Execute.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/Execute.v" 522 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039490339 "|DE0_NANO|execution:i_execuition"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 9 Execute.v(528) " "Verilog HDL assignment warning at Execute.v(528): truncated value with size 10 to match size of target (9)" {  } { { "Execute.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/Execute.v" 528 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039490339 "|DE0_NANO|execution:i_execuition"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 9 Execute.v(534) " "Verilog HDL assignment warning at Execute.v(534): truncated value with size 10 to match size of target (9)" {  } { { "Execute.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/Execute.v" 534 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039490339 "|DE0_NANO|execution:i_execuition"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Execute.v(544) " "Verilog HDL assignment warning at Execute.v(544): truncated value with size 32 to match size of target (6)" {  } { { "Execute.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/Execute.v" 544 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039490339 "|DE0_NANO|execution:i_execuition"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 Execute.v(545) " "Verilog HDL assignment warning at Execute.v(545): truncated value with size 16 to match size of target (8)" {  } { { "Execute.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/Execute.v" 545 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039490339 "|DE0_NANO|execution:i_execuition"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 Execute.v(546) " "Verilog HDL assignment warning at Execute.v(546): truncated value with size 16 to match size of target (8)" {  } { { "Execute.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/Execute.v" 546 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039490339 "|DE0_NANO|execution:i_execuition"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Execute.v(558) " "Verilog HDL assignment warning at Execute.v(558): truncated value with size 32 to match size of target (6)" {  } { { "Execute.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/Execute.v" 558 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039490339 "|DE0_NANO|execution:i_execuition"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 Execute.v(559) " "Verilog HDL assignment warning at Execute.v(559): truncated value with size 16 to match size of target (8)" {  } { { "Execute.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/Execute.v" 559 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039490339 "|DE0_NANO|execution:i_execuition"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 Execute.v(560) " "Verilog HDL assignment warning at Execute.v(560): truncated value with size 16 to match size of target (8)" {  } { { "Execute.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/Execute.v" 560 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039490339 "|DE0_NANO|execution:i_execuition"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Execute.v(580) " "Verilog HDL assignment warning at Execute.v(580): truncated value with size 32 to match size of target (6)" {  } { { "Execute.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/Execute.v" 580 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039490339 "|DE0_NANO|execution:i_execuition"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 Execute.v(581) " "Verilog HDL assignment warning at Execute.v(581): truncated value with size 16 to match size of target (8)" {  } { { "Execute.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/Execute.v" 581 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039490339 "|DE0_NANO|execution:i_execuition"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 Execute.v(582) " "Verilog HDL assignment warning at Execute.v(582): truncated value with size 16 to match size of target (8)" {  } { { "Execute.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/Execute.v" 582 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039490339 "|DE0_NANO|execution:i_execuition"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Execute.v(596) " "Verilog HDL assignment warning at Execute.v(596): truncated value with size 32 to match size of target (6)" {  } { { "Execute.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/Execute.v" 596 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039490340 "|DE0_NANO|execution:i_execuition"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 Execute.v(597) " "Verilog HDL assignment warning at Execute.v(597): truncated value with size 16 to match size of target (8)" {  } { { "Execute.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/Execute.v" 597 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039490340 "|DE0_NANO|execution:i_execuition"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 Execute.v(598) " "Verilog HDL assignment warning at Execute.v(598): truncated value with size 16 to match size of target (8)" {  } { { "Execute.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/Execute.v" 598 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039490340 "|DE0_NANO|execution:i_execuition"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Execute.v(612) " "Verilog HDL assignment warning at Execute.v(612): truncated value with size 32 to match size of target (6)" {  } { { "Execute.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/Execute.v" 612 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039490340 "|DE0_NANO|execution:i_execuition"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 Execute.v(613) " "Verilog HDL assignment warning at Execute.v(613): truncated value with size 16 to match size of target (8)" {  } { { "Execute.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/Execute.v" 613 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039490340 "|DE0_NANO|execution:i_execuition"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 Execute.v(614) " "Verilog HDL assignment warning at Execute.v(614): truncated value with size 16 to match size of target (8)" {  } { { "Execute.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/Execute.v" 614 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039490340 "|DE0_NANO|execution:i_execuition"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Execute.v(628) " "Verilog HDL assignment warning at Execute.v(628): truncated value with size 32 to match size of target (6)" {  } { { "Execute.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/Execute.v" 628 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039490340 "|DE0_NANO|execution:i_execuition"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 Execute.v(629) " "Verilog HDL assignment warning at Execute.v(629): truncated value with size 16 to match size of target (8)" {  } { { "Execute.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/Execute.v" 629 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039490340 "|DE0_NANO|execution:i_execuition"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 Execute.v(630) " "Verilog HDL assignment warning at Execute.v(630): truncated value with size 16 to match size of target (8)" {  } { { "Execute.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/Execute.v" 630 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039490340 "|DE0_NANO|execution:i_execuition"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Execute.v(645) " "Verilog HDL assignment warning at Execute.v(645): truncated value with size 32 to match size of target (6)" {  } { { "Execute.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/Execute.v" 645 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039490340 "|DE0_NANO|execution:i_execuition"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 Execute.v(646) " "Verilog HDL assignment warning at Execute.v(646): truncated value with size 16 to match size of target (8)" {  } { { "Execute.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/Execute.v" 646 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039490340 "|DE0_NANO|execution:i_execuition"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 Execute.v(647) " "Verilog HDL assignment warning at Execute.v(647): truncated value with size 16 to match size of target (8)" {  } { { "Execute.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/Execute.v" 647 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039490340 "|DE0_NANO|execution:i_execuition"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Execute.v(661) " "Verilog HDL assignment warning at Execute.v(661): truncated value with size 32 to match size of target (6)" {  } { { "Execute.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/Execute.v" 661 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039490340 "|DE0_NANO|execution:i_execuition"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 Execute.v(662) " "Verilog HDL assignment warning at Execute.v(662): truncated value with size 16 to match size of target (8)" {  } { { "Execute.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/Execute.v" 662 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039490340 "|DE0_NANO|execution:i_execuition"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 Execute.v(663) " "Verilog HDL assignment warning at Execute.v(663): truncated value with size 16 to match size of target (8)" {  } { { "Execute.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/Execute.v" 663 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039490340 "|DE0_NANO|execution:i_execuition"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "data_rd3 Execute.v(126) " "Output port \"data_rd3\" at Execute.v(126) has no driver" {  } { { "Execute.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/Execute.v" 126 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1472039490340 "|DE0_NANO|execution:i_execuition"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "data_rd4 Execute.v(127) " "Output port \"data_rd4\" at Execute.v(127) has no driver" {  } { { "Execute.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/Execute.v" 127 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1472039490340 "|DE0_NANO|execution:i_execuition"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "data_wr3 Execute.v(131) " "Output port \"data_wr3\" at Execute.v(131) has no driver" {  } { { "Execute.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/Execute.v" 131 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1472039490340 "|DE0_NANO|execution:i_execuition"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "data_wr4 Execute.v(132) " "Output port \"data_wr4\" at Execute.v(132) has no driver" {  } { { "Execute.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/Execute.v" 132 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1472039490340 "|DE0_NANO|execution:i_execuition"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "data_wr3_data Execute.v(135) " "Output port \"data_wr3_data\" at Execute.v(135) has no driver" {  } { { "Execute.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/Execute.v" 135 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1472039490340 "|DE0_NANO|execution:i_execuition"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "data_wr4_data Execute.v(136) " "Output port \"data_wr4_data\" at Execute.v(136) has no driver" {  } { { "Execute.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/Execute.v" 136 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1472039490340 "|DE0_NANO|execution:i_execuition"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart uart:i_uart " "Elaborating entity \"uart\" for hierarchy \"uart:i_uart\"" {  } { { "DE0_NANO.v" "i_uart" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/DE0_NANO.v" 469 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1472039490341 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 uart.v(99) " "Verilog HDL assignment warning at uart.v(99): truncated value with size 32 to match size of target (17)" {  } { { "uart.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039490346 "|DE0_NANO|uart:i_uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 uart.v(143) " "Verilog HDL assignment warning at uart.v(143): truncated value with size 32 to match size of target (4)" {  } { { "uart.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v" 143 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039490346 "|DE0_NANO|uart:i_uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 uart.v(151) " "Verilog HDL assignment warning at uart.v(151): truncated value with size 32 to match size of target (6)" {  } { { "uart.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v" 151 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039490346 "|DE0_NANO|uart:i_uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 uart.v(200) " "Verilog HDL assignment warning at uart.v(200): truncated value with size 32 to match size of target (6)" {  } { { "uart.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v" 200 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039490347 "|DE0_NANO|uart:i_uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 uart.v(206) " "Verilog HDL assignment warning at uart.v(206): truncated value with size 32 to match size of target (16)" {  } { { "uart.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v" 206 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039490347 "|DE0_NANO|uart:i_uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart.v(212) " "Verilog HDL assignment warning at uart.v(212): truncated value with size 32 to match size of target (8)" {  } { { "uart.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v" 212 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039490347 "|DE0_NANO|uart:i_uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart.v(247) " "Verilog HDL assignment warning at uart.v(247): truncated value with size 32 to match size of target (1)" {  } { { "uart.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v" 247 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039490347 "|DE0_NANO|uart:i_uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart.v(248) " "Verilog HDL assignment warning at uart.v(248): truncated value with size 32 to match size of target (1)" {  } { { "uart.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v" 248 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039490347 "|DE0_NANO|uart:i_uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart.v(249) " "Verilog HDL assignment warning at uart.v(249): truncated value with size 32 to match size of target (1)" {  } { { "uart.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v" 249 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039490347 "|DE0_NANO|uart:i_uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart.v(250) " "Verilog HDL assignment warning at uart.v(250): truncated value with size 32 to match size of target (1)" {  } { { "uart.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v" 250 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039490347 "|DE0_NANO|uart:i_uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart.v(251) " "Verilog HDL assignment warning at uart.v(251): truncated value with size 32 to match size of target (1)" {  } { { "uart.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v" 251 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039490347 "|DE0_NANO|uart:i_uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart.v(252) " "Verilog HDL assignment warning at uart.v(252): truncated value with size 32 to match size of target (1)" {  } { { "uart.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v" 252 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039490347 "|DE0_NANO|uart:i_uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart.v(357) " "Verilog HDL assignment warning at uart.v(357): truncated value with size 32 to match size of target (1)" {  } { { "uart.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v" 357 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039490347 "|DE0_NANO|uart:i_uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart.v(358) " "Verilog HDL assignment warning at uart.v(358): truncated value with size 32 to match size of target (1)" {  } { { "uart.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v" 358 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039490347 "|DE0_NANO|uart:i_uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart.v(359) " "Verilog HDL assignment warning at uart.v(359): truncated value with size 32 to match size of target (1)" {  } { { "uart.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v" 359 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039490347 "|DE0_NANO|uart:i_uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart.v(360) " "Verilog HDL assignment warning at uart.v(360): truncated value with size 32 to match size of target (1)" {  } { { "uart.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v" 360 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039490347 "|DE0_NANO|uart:i_uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart.v(361) " "Verilog HDL assignment warning at uart.v(361): truncated value with size 32 to match size of target (1)" {  } { { "uart.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v" 361 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039490347 "|DE0_NANO|uart:i_uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart.v(362) " "Verilog HDL assignment warning at uart.v(362): truncated value with size 32 to match size of target (1)" {  } { { "uart.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v" 362 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039490347 "|DE0_NANO|uart:i_uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart.v(365) " "Verilog HDL assignment warning at uart.v(365): truncated value with size 32 to match size of target (8)" {  } { { "uart.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v" 365 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039490347 "|DE0_NANO|uart:i_uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart.v(366) " "Verilog HDL assignment warning at uart.v(366): truncated value with size 32 to match size of target (8)" {  } { { "uart.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v" 366 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039490347 "|DE0_NANO|uart:i_uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart.v(367) " "Verilog HDL assignment warning at uart.v(367): truncated value with size 32 to match size of target (8)" {  } { { "uart.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v" 367 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039490347 "|DE0_NANO|uart:i_uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart.v(368) " "Verilog HDL assignment warning at uart.v(368): truncated value with size 32 to match size of target (8)" {  } { { "uart.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v" 368 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039490347 "|DE0_NANO|uart:i_uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart.v(369) " "Verilog HDL assignment warning at uart.v(369): truncated value with size 32 to match size of target (8)" {  } { { "uart.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v" 369 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039490347 "|DE0_NANO|uart:i_uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart.v(370) " "Verilog HDL assignment warning at uart.v(370): truncated value with size 32 to match size of target (8)" {  } { { "uart.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v" 370 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039490347 "|DE0_NANO|uart:i_uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart.v(371) " "Verilog HDL assignment warning at uart.v(371): truncated value with size 32 to match size of target (8)" {  } { { "uart.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v" 371 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039490347 "|DE0_NANO|uart:i_uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart.v(372) " "Verilog HDL assignment warning at uart.v(372): truncated value with size 32 to match size of target (8)" {  } { { "uart.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v" 372 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039490347 "|DE0_NANO|uart:i_uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart.v(373) " "Verilog HDL assignment warning at uart.v(373): truncated value with size 32 to match size of target (8)" {  } { { "uart.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v" 373 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039490347 "|DE0_NANO|uart:i_uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart.v(374) " "Verilog HDL assignment warning at uart.v(374): truncated value with size 32 to match size of target (8)" {  } { { "uart.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v" 374 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039490347 "|DE0_NANO|uart:i_uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart.v(375) " "Verilog HDL assignment warning at uart.v(375): truncated value with size 32 to match size of target (8)" {  } { { "uart.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v" 375 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039490347 "|DE0_NANO|uart:i_uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart.v(376) " "Verilog HDL assignment warning at uart.v(376): truncated value with size 32 to match size of target (8)" {  } { { "uart.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v" 376 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039490347 "|DE0_NANO|uart:i_uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart.v(377) " "Verilog HDL assignment warning at uart.v(377): truncated value with size 32 to match size of target (8)" {  } { { "uart.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v" 377 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039490347 "|DE0_NANO|uart:i_uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart.v(378) " "Verilog HDL assignment warning at uart.v(378): truncated value with size 32 to match size of target (8)" {  } { { "uart.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v" 378 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039490347 "|DE0_NANO|uart:i_uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart.v(379) " "Verilog HDL assignment warning at uart.v(379): truncated value with size 32 to match size of target (8)" {  } { { "uart.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v" 379 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039490347 "|DE0_NANO|uart:i_uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart.v(380) " "Verilog HDL assignment warning at uart.v(380): truncated value with size 32 to match size of target (8)" {  } { { "uart.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v" 380 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039490347 "|DE0_NANO|uart:i_uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart.v(388) " "Verilog HDL assignment warning at uart.v(388): truncated value with size 32 to match size of target (1)" {  } { { "uart.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v" 388 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039490347 "|DE0_NANO|uart:i_uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart.v(389) " "Verilog HDL assignment warning at uart.v(389): truncated value with size 32 to match size of target (1)" {  } { { "uart.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v" 389 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039490347 "|DE0_NANO|uart:i_uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart.v(390) " "Verilog HDL assignment warning at uart.v(390): truncated value with size 32 to match size of target (1)" {  } { { "uart.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v" 390 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039490347 "|DE0_NANO|uart:i_uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart.v(391) " "Verilog HDL assignment warning at uart.v(391): truncated value with size 32 to match size of target (1)" {  } { { "uart.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v" 391 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039490348 "|DE0_NANO|uart:i_uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart.v(392) " "Verilog HDL assignment warning at uart.v(392): truncated value with size 32 to match size of target (1)" {  } { { "uart.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v" 392 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039490348 "|DE0_NANO|uart:i_uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart.v(393) " "Verilog HDL assignment warning at uart.v(393): truncated value with size 32 to match size of target (1)" {  } { { "uart.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v" 393 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039490348 "|DE0_NANO|uart:i_uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart.v(395) " "Verilog HDL assignment warning at uart.v(395): truncated value with size 32 to match size of target (1)" {  } { { "uart.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v" 395 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039490348 "|DE0_NANO|uart:i_uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart.v(396) " "Verilog HDL assignment warning at uart.v(396): truncated value with size 32 to match size of target (1)" {  } { { "uart.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v" 396 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039490348 "|DE0_NANO|uart:i_uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart.v(397) " "Verilog HDL assignment warning at uart.v(397): truncated value with size 32 to match size of target (1)" {  } { { "uart.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v" 397 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039490348 "|DE0_NANO|uart:i_uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart.v(398) " "Verilog HDL assignment warning at uart.v(398): truncated value with size 32 to match size of target (1)" {  } { { "uart.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v" 398 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039490348 "|DE0_NANO|uart:i_uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart.v(399) " "Verilog HDL assignment warning at uart.v(399): truncated value with size 32 to match size of target (1)" {  } { { "uart.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v" 399 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039490348 "|DE0_NANO|uart:i_uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart.v(400) " "Verilog HDL assignment warning at uart.v(400): truncated value with size 32 to match size of target (1)" {  } { { "uart.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v" 400 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039490348 "|DE0_NANO|uart:i_uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart.v(401) " "Verilog HDL assignment warning at uart.v(401): truncated value with size 32 to match size of target (1)" {  } { { "uart.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v" 401 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039490348 "|DE0_NANO|uart:i_uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart.v(402) " "Verilog HDL assignment warning at uart.v(402): truncated value with size 32 to match size of target (1)" {  } { { "uart.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v" 402 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039490348 "|DE0_NANO|uart:i_uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart.v(403) " "Verilog HDL assignment warning at uart.v(403): truncated value with size 32 to match size of target (1)" {  } { { "uart.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v" 403 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039490348 "|DE0_NANO|uart:i_uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart.v(404) " "Verilog HDL assignment warning at uart.v(404): truncated value with size 32 to match size of target (1)" {  } { { "uart.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v" 404 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039490348 "|DE0_NANO|uart:i_uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart.v(405) " "Verilog HDL assignment warning at uart.v(405): truncated value with size 32 to match size of target (1)" {  } { { "uart.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v" 405 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039490348 "|DE0_NANO|uart:i_uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart.v(406) " "Verilog HDL assignment warning at uart.v(406): truncated value with size 32 to match size of target (1)" {  } { { "uart.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v" 406 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039490348 "|DE0_NANO|uart:i_uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart.v(407) " "Verilog HDL assignment warning at uart.v(407): truncated value with size 32 to match size of target (1)" {  } { { "uart.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v" 407 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039490348 "|DE0_NANO|uart:i_uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart.v(408) " "Verilog HDL assignment warning at uart.v(408): truncated value with size 32 to match size of target (1)" {  } { { "uart.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v" 408 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039490348 "|DE0_NANO|uart:i_uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart.v(409) " "Verilog HDL assignment warning at uart.v(409): truncated value with size 32 to match size of target (1)" {  } { { "uart.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v" 409 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039490348 "|DE0_NANO|uart:i_uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart.v(410) " "Verilog HDL assignment warning at uart.v(410): truncated value with size 32 to match size of target (1)" {  } { { "uart.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v" 410 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039490348 "|DE0_NANO|uart:i_uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart.v(417) " "Verilog HDL assignment warning at uart.v(417): truncated value with size 32 to match size of target (1)" {  } { { "uart.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v" 417 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039490348 "|DE0_NANO|uart:i_uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart.v(418) " "Verilog HDL assignment warning at uart.v(418): truncated value with size 32 to match size of target (1)" {  } { { "uart.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v" 418 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039490348 "|DE0_NANO|uart:i_uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart.v(419) " "Verilog HDL assignment warning at uart.v(419): truncated value with size 32 to match size of target (1)" {  } { { "uart.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v" 419 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039490348 "|DE0_NANO|uart:i_uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart.v(420) " "Verilog HDL assignment warning at uart.v(420): truncated value with size 32 to match size of target (1)" {  } { { "uart.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v" 420 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039490348 "|DE0_NANO|uart:i_uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart.v(421) " "Verilog HDL assignment warning at uart.v(421): truncated value with size 32 to match size of target (1)" {  } { { "uart.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v" 421 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039490348 "|DE0_NANO|uart:i_uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart.v(422) " "Verilog HDL assignment warning at uart.v(422): truncated value with size 32 to match size of target (1)" {  } { { "uart.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v" 422 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039490348 "|DE0_NANO|uart:i_uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart.v(423) " "Verilog HDL assignment warning at uart.v(423): truncated value with size 32 to match size of target (1)" {  } { { "uart.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v" 423 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039490348 "|DE0_NANO|uart:i_uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart.v(424) " "Verilog HDL assignment warning at uart.v(424): truncated value with size 32 to match size of target (1)" {  } { { "uart.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v" 424 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039490348 "|DE0_NANO|uart:i_uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart.v(427) " "Verilog HDL assignment warning at uart.v(427): truncated value with size 32 to match size of target (8)" {  } { { "uart.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v" 427 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039490348 "|DE0_NANO|uart:i_uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart.v(428) " "Verilog HDL assignment warning at uart.v(428): truncated value with size 32 to match size of target (8)" {  } { { "uart.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v" 428 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039490348 "|DE0_NANO|uart:i_uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart.v(429) " "Verilog HDL assignment warning at uart.v(429): truncated value with size 32 to match size of target (8)" {  } { { "uart.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v" 429 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039490348 "|DE0_NANO|uart:i_uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart.v(430) " "Verilog HDL assignment warning at uart.v(430): truncated value with size 32 to match size of target (8)" {  } { { "uart.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v" 430 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039490348 "|DE0_NANO|uart:i_uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart.v(431) " "Verilog HDL assignment warning at uart.v(431): truncated value with size 32 to match size of target (8)" {  } { { "uart.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v" 431 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039490348 "|DE0_NANO|uart:i_uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart.v(432) " "Verilog HDL assignment warning at uart.v(432): truncated value with size 32 to match size of target (8)" {  } { { "uart.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v" 432 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039490348 "|DE0_NANO|uart:i_uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart.v(433) " "Verilog HDL assignment warning at uart.v(433): truncated value with size 32 to match size of target (8)" {  } { { "uart.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v" 433 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039490348 "|DE0_NANO|uart:i_uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart.v(442) " "Verilog HDL assignment warning at uart.v(442): truncated value with size 32 to match size of target (1)" {  } { { "uart.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v" 442 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039490348 "|DE0_NANO|uart:i_uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart.v(443) " "Verilog HDL assignment warning at uart.v(443): truncated value with size 32 to match size of target (1)" {  } { { "uart.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v" 443 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039490348 "|DE0_NANO|uart:i_uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart.v(444) " "Verilog HDL assignment warning at uart.v(444): truncated value with size 32 to match size of target (1)" {  } { { "uart.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v" 444 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039490349 "|DE0_NANO|uart:i_uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart.v(445) " "Verilog HDL assignment warning at uart.v(445): truncated value with size 32 to match size of target (1)" {  } { { "uart.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v" 445 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039490349 "|DE0_NANO|uart:i_uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart.v(446) " "Verilog HDL assignment warning at uart.v(446): truncated value with size 32 to match size of target (1)" {  } { { "uart.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v" 446 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039490349 "|DE0_NANO|uart:i_uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart.v(447) " "Verilog HDL assignment warning at uart.v(447): truncated value with size 32 to match size of target (1)" {  } { { "uart.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v" 447 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039490349 "|DE0_NANO|uart:i_uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart.v(448) " "Verilog HDL assignment warning at uart.v(448): truncated value with size 32 to match size of target (1)" {  } { { "uart.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v" 448 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039490349 "|DE0_NANO|uart:i_uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart.v(450) " "Verilog HDL assignment warning at uart.v(450): truncated value with size 32 to match size of target (1)" {  } { { "uart.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v" 450 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039490349 "|DE0_NANO|uart:i_uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart.v(451) " "Verilog HDL assignment warning at uart.v(451): truncated value with size 32 to match size of target (1)" {  } { { "uart.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v" 451 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039490349 "|DE0_NANO|uart:i_uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart.v(452) " "Verilog HDL assignment warning at uart.v(452): truncated value with size 32 to match size of target (1)" {  } { { "uart.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v" 452 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039490349 "|DE0_NANO|uart:i_uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart.v(453) " "Verilog HDL assignment warning at uart.v(453): truncated value with size 32 to match size of target (1)" {  } { { "uart.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v" 453 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039490349 "|DE0_NANO|uart:i_uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart.v(454) " "Verilog HDL assignment warning at uart.v(454): truncated value with size 32 to match size of target (1)" {  } { { "uart.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v" 454 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039490349 "|DE0_NANO|uart:i_uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart.v(455) " "Verilog HDL assignment warning at uart.v(455): truncated value with size 32 to match size of target (1)" {  } { { "uart.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v" 455 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039490349 "|DE0_NANO|uart:i_uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart.v(456) " "Verilog HDL assignment warning at uart.v(456): truncated value with size 32 to match size of target (1)" {  } { { "uart.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v" 456 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039490349 "|DE0_NANO|uart:i_uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart.v(457) " "Verilog HDL assignment warning at uart.v(457): truncated value with size 32 to match size of target (1)" {  } { { "uart.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v" 457 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039490349 "|DE0_NANO|uart:i_uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart.v(484) " "Verilog HDL assignment warning at uart.v(484): truncated value with size 32 to match size of target (1)" {  } { { "uart.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v" 484 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039490349 "|DE0_NANO|uart:i_uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart.v(485) " "Verilog HDL assignment warning at uart.v(485): truncated value with size 32 to match size of target (1)" {  } { { "uart.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v" 485 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039490349 "|DE0_NANO|uart:i_uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart.v(486) " "Verilog HDL assignment warning at uart.v(486): truncated value with size 32 to match size of target (1)" {  } { { "uart.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v" 486 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039490349 "|DE0_NANO|uart:i_uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart.v(487) " "Verilog HDL assignment warning at uart.v(487): truncated value with size 32 to match size of target (1)" {  } { { "uart.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v" 487 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039490349 "|DE0_NANO|uart:i_uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart.v(488) " "Verilog HDL assignment warning at uart.v(488): truncated value with size 32 to match size of target (1)" {  } { { "uart.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v" 488 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039490349 "|DE0_NANO|uart:i_uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart.v(489) " "Verilog HDL assignment warning at uart.v(489): truncated value with size 32 to match size of target (1)" {  } { { "uart.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v" 489 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039490349 "|DE0_NANO|uart:i_uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart.v(492) " "Verilog HDL assignment warning at uart.v(492): truncated value with size 32 to match size of target (8)" {  } { { "uart.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v" 492 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039490349 "|DE0_NANO|uart:i_uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart.v(493) " "Verilog HDL assignment warning at uart.v(493): truncated value with size 32 to match size of target (8)" {  } { { "uart.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v" 493 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039490349 "|DE0_NANO|uart:i_uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart.v(494) " "Verilog HDL assignment warning at uart.v(494): truncated value with size 32 to match size of target (8)" {  } { { "uart.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v" 494 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039490349 "|DE0_NANO|uart:i_uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart.v(495) " "Verilog HDL assignment warning at uart.v(495): truncated value with size 32 to match size of target (8)" {  } { { "uart.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v" 495 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039490349 "|DE0_NANO|uart:i_uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart.v(496) " "Verilog HDL assignment warning at uart.v(496): truncated value with size 32 to match size of target (8)" {  } { { "uart.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v" 496 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039490349 "|DE0_NANO|uart:i_uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart.v(497) " "Verilog HDL assignment warning at uart.v(497): truncated value with size 32 to match size of target (8)" {  } { { "uart.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v" 497 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039490349 "|DE0_NANO|uart:i_uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart.v(498) " "Verilog HDL assignment warning at uart.v(498): truncated value with size 32 to match size of target (8)" {  } { { "uart.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v" 498 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039490349 "|DE0_NANO|uart:i_uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart.v(499) " "Verilog HDL assignment warning at uart.v(499): truncated value with size 32 to match size of target (8)" {  } { { "uart.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v" 499 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039490349 "|DE0_NANO|uart:i_uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart.v(500) " "Verilog HDL assignment warning at uart.v(500): truncated value with size 32 to match size of target (8)" {  } { { "uart.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v" 500 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039490349 "|DE0_NANO|uart:i_uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart.v(501) " "Verilog HDL assignment warning at uart.v(501): truncated value with size 32 to match size of target (8)" {  } { { "uart.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v" 501 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039490349 "|DE0_NANO|uart:i_uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart.v(502) " "Verilog HDL assignment warning at uart.v(502): truncated value with size 32 to match size of target (8)" {  } { { "uart.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v" 502 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039490349 "|DE0_NANO|uart:i_uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart.v(503) " "Verilog HDL assignment warning at uart.v(503): truncated value with size 32 to match size of target (8)" {  } { { "uart.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v" 503 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039490349 "|DE0_NANO|uart:i_uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart.v(504) " "Verilog HDL assignment warning at uart.v(504): truncated value with size 32 to match size of target (8)" {  } { { "uart.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v" 504 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039490349 "|DE0_NANO|uart:i_uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart.v(505) " "Verilog HDL assignment warning at uart.v(505): truncated value with size 32 to match size of target (8)" {  } { { "uart.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v" 505 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039490349 "|DE0_NANO|uart:i_uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart.v(506) " "Verilog HDL assignment warning at uart.v(506): truncated value with size 32 to match size of target (8)" {  } { { "uart.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v" 506 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039490349 "|DE0_NANO|uart:i_uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart.v(507) " "Verilog HDL assignment warning at uart.v(507): truncated value with size 32 to match size of target (8)" {  } { { "uart.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v" 507 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039490349 "|DE0_NANO|uart:i_uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart.v(519) " "Verilog HDL assignment warning at uart.v(519): truncated value with size 32 to match size of target (1)" {  } { { "uart.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v" 519 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039490349 "|DE0_NANO|uart:i_uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart.v(520) " "Verilog HDL assignment warning at uart.v(520): truncated value with size 32 to match size of target (1)" {  } { { "uart.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v" 520 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039490350 "|DE0_NANO|uart:i_uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart.v(521) " "Verilog HDL assignment warning at uart.v(521): truncated value with size 32 to match size of target (1)" {  } { { "uart.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v" 521 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039490350 "|DE0_NANO|uart:i_uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart.v(522) " "Verilog HDL assignment warning at uart.v(522): truncated value with size 32 to match size of target (1)" {  } { { "uart.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v" 522 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039490350 "|DE0_NANO|uart:i_uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart.v(523) " "Verilog HDL assignment warning at uart.v(523): truncated value with size 32 to match size of target (1)" {  } { { "uart.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v" 523 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039490350 "|DE0_NANO|uart:i_uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart.v(524) " "Verilog HDL assignment warning at uart.v(524): truncated value with size 32 to match size of target (1)" {  } { { "uart.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v" 524 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039490350 "|DE0_NANO|uart:i_uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart.v(526) " "Verilog HDL assignment warning at uart.v(526): truncated value with size 32 to match size of target (1)" {  } { { "uart.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v" 526 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039490350 "|DE0_NANO|uart:i_uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart.v(527) " "Verilog HDL assignment warning at uart.v(527): truncated value with size 32 to match size of target (1)" {  } { { "uart.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v" 527 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039490350 "|DE0_NANO|uart:i_uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart.v(528) " "Verilog HDL assignment warning at uart.v(528): truncated value with size 32 to match size of target (1)" {  } { { "uart.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v" 528 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039490350 "|DE0_NANO|uart:i_uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart.v(529) " "Verilog HDL assignment warning at uart.v(529): truncated value with size 32 to match size of target (1)" {  } { { "uart.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v" 529 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039490350 "|DE0_NANO|uart:i_uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart.v(530) " "Verilog HDL assignment warning at uart.v(530): truncated value with size 32 to match size of target (1)" {  } { { "uart.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v" 530 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039490350 "|DE0_NANO|uart:i_uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart.v(531) " "Verilog HDL assignment warning at uart.v(531): truncated value with size 32 to match size of target (1)" {  } { { "uart.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v" 531 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039490350 "|DE0_NANO|uart:i_uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart.v(532) " "Verilog HDL assignment warning at uart.v(532): truncated value with size 32 to match size of target (1)" {  } { { "uart.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v" 532 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039490350 "|DE0_NANO|uart:i_uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart.v(533) " "Verilog HDL assignment warning at uart.v(533): truncated value with size 32 to match size of target (1)" {  } { { "uart.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v" 533 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039490350 "|DE0_NANO|uart:i_uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart.v(534) " "Verilog HDL assignment warning at uart.v(534): truncated value with size 32 to match size of target (1)" {  } { { "uart.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v" 534 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039490350 "|DE0_NANO|uart:i_uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart.v(535) " "Verilog HDL assignment warning at uart.v(535): truncated value with size 32 to match size of target (1)" {  } { { "uart.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v" 535 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039490350 "|DE0_NANO|uart:i_uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart.v(536) " "Verilog HDL assignment warning at uart.v(536): truncated value with size 32 to match size of target (1)" {  } { { "uart.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v" 536 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039490350 "|DE0_NANO|uart:i_uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart.v(537) " "Verilog HDL assignment warning at uart.v(537): truncated value with size 32 to match size of target (1)" {  } { { "uart.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v" 537 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039490350 "|DE0_NANO|uart:i_uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart.v(538) " "Verilog HDL assignment warning at uart.v(538): truncated value with size 32 to match size of target (1)" {  } { { "uart.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v" 538 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039490350 "|DE0_NANO|uart:i_uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart.v(539) " "Verilog HDL assignment warning at uart.v(539): truncated value with size 32 to match size of target (1)" {  } { { "uart.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v" 539 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039490350 "|DE0_NANO|uart:i_uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart.v(540) " "Verilog HDL assignment warning at uart.v(540): truncated value with size 32 to match size of target (1)" {  } { { "uart.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v" 540 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039490350 "|DE0_NANO|uart:i_uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart.v(541) " "Verilog HDL assignment warning at uart.v(541): truncated value with size 32 to match size of target (1)" {  } { { "uart.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v" 541 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039490350 "|DE0_NANO|uart:i_uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart.v(545) " "Verilog HDL assignment warning at uart.v(545): truncated value with size 32 to match size of target (8)" {  } { { "uart.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v" 545 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039490350 "|DE0_NANO|uart:i_uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart.v(546) " "Verilog HDL assignment warning at uart.v(546): truncated value with size 32 to match size of target (8)" {  } { { "uart.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v" 546 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039490350 "|DE0_NANO|uart:i_uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart.v(547) " "Verilog HDL assignment warning at uart.v(547): truncated value with size 32 to match size of target (8)" {  } { { "uart.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v" 547 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039490350 "|DE0_NANO|uart:i_uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart.v(548) " "Verilog HDL assignment warning at uart.v(548): truncated value with size 32 to match size of target (8)" {  } { { "uart.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v" 548 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039490350 "|DE0_NANO|uart:i_uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart.v(549) " "Verilog HDL assignment warning at uart.v(549): truncated value with size 32 to match size of target (8)" {  } { { "uart.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v" 549 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039490350 "|DE0_NANO|uart:i_uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart.v(550) " "Verilog HDL assignment warning at uart.v(550): truncated value with size 32 to match size of target (8)" {  } { { "uart.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v" 550 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039490350 "|DE0_NANO|uart:i_uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart.v(552) " "Verilog HDL assignment warning at uart.v(552): truncated value with size 32 to match size of target (8)" {  } { { "uart.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v" 552 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039490350 "|DE0_NANO|uart:i_uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart.v(553) " "Verilog HDL assignment warning at uart.v(553): truncated value with size 32 to match size of target (8)" {  } { { "uart.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v" 553 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039490350 "|DE0_NANO|uart:i_uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart.v(554) " "Verilog HDL assignment warning at uart.v(554): truncated value with size 32 to match size of target (8)" {  } { { "uart.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v" 554 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039490350 "|DE0_NANO|uart:i_uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart.v(555) " "Verilog HDL assignment warning at uart.v(555): truncated value with size 32 to match size of target (8)" {  } { { "uart.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v" 555 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039490350 "|DE0_NANO|uart:i_uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart.v(556) " "Verilog HDL assignment warning at uart.v(556): truncated value with size 32 to match size of target (8)" {  } { { "uart.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v" 556 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039490350 "|DE0_NANO|uart:i_uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart.v(557) " "Verilog HDL assignment warning at uart.v(557): truncated value with size 32 to match size of target (8)" {  } { { "uart.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v" 557 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039490350 "|DE0_NANO|uart:i_uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart.v(558) " "Verilog HDL assignment warning at uart.v(558): truncated value with size 32 to match size of target (8)" {  } { { "uart.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v" 558 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039490350 "|DE0_NANO|uart:i_uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart.v(559) " "Verilog HDL assignment warning at uart.v(559): truncated value with size 32 to match size of target (8)" {  } { { "uart.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v" 559 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039490350 "|DE0_NANO|uart:i_uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart.v(560) " "Verilog HDL assignment warning at uart.v(560): truncated value with size 32 to match size of target (8)" {  } { { "uart.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v" 560 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039490350 "|DE0_NANO|uart:i_uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart.v(561) " "Verilog HDL assignment warning at uart.v(561): truncated value with size 32 to match size of target (8)" {  } { { "uart.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v" 561 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039490351 "|DE0_NANO|uart:i_uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart.v(562) " "Verilog HDL assignment warning at uart.v(562): truncated value with size 32 to match size of target (8)" {  } { { "uart.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v" 562 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039490351 "|DE0_NANO|uart:i_uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart.v(563) " "Verilog HDL assignment warning at uart.v(563): truncated value with size 32 to match size of target (8)" {  } { { "uart.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v" 563 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039490351 "|DE0_NANO|uart:i_uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart.v(564) " "Verilog HDL assignment warning at uart.v(564): truncated value with size 32 to match size of target (8)" {  } { { "uart.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v" 564 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039490351 "|DE0_NANO|uart:i_uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart.v(565) " "Verilog HDL assignment warning at uart.v(565): truncated value with size 32 to match size of target (8)" {  } { { "uart.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v" 565 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039490351 "|DE0_NANO|uart:i_uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart.v(566) " "Verilog HDL assignment warning at uart.v(566): truncated value with size 32 to match size of target (8)" {  } { { "uart.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v" 566 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039490351 "|DE0_NANO|uart:i_uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart.v(567) " "Verilog HDL assignment warning at uart.v(567): truncated value with size 32 to match size of target (8)" {  } { { "uart.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v" 567 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039490351 "|DE0_NANO|uart:i_uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart.v(569) " "Verilog HDL assignment warning at uart.v(569): truncated value with size 32 to match size of target (8)" {  } { { "uart.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v" 569 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039490351 "|DE0_NANO|uart:i_uart"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "transmit_storage\[63..26\] 0 uart.v(174) " "Net \"transmit_storage\[63..26\]\" at uart.v(174) has no driver or initial value, using a default initial value '0'" {  } { { "uart.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v" 174 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1472039490351 "|DE0_NANO|uart:i_uart"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "data_wr3\[0\] uart.v(56) " "Output port \"data_wr3\[0\]\" at uart.v(56) has no driver" {  } { { "uart.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v" 56 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1472039490351 "|DE0_NANO|uart:i_uart"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "UART_GND uart.v(39) " "Output port \"UART_GND\" at uart.v(39) has no driver" {  } { { "uart.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v" 39 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1472039490351 "|DE0_NANO|uart:i_uart"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1472039497118 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "decoder:i_decoder\|unsigned_2\[6\] decoder:i_decoder\|super_duper_a " "Duplicate LATCH primitive \"decoder:i_decoder\|unsigned_2\[6\]\" merged with LATCH primitive \"decoder:i_decoder\|super_duper_a\"" {  } { { "32bitdecoder.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v" 107 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1472039497199 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "decoder:i_decoder\|super_duper_b decoder:i_decoder\|super_duper_a " "Duplicate LATCH primitive \"decoder:i_decoder\|super_duper_b\" merged with LATCH primitive \"decoder:i_decoder\|super_duper_a\"" {  } { { "32bitdecoder.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v" 40 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1472039497199 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "decoder:i_decoder\|source_2\[4\] decoder:i_decoder\|unsigned_1\[4\] " "Duplicate LATCH primitive \"decoder:i_decoder\|source_2\[4\]\" merged with LATCH primitive \"decoder:i_decoder\|unsigned_1\[4\]\"" {  } { { "32bitdecoder.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v" 107 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1472039497199 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "decoder:i_decoder\|unsigned_2\[11\] decoder:i_decoder\|unsigned_1\[4\] " "Duplicate LATCH primitive \"decoder:i_decoder\|unsigned_2\[11\]\" merged with LATCH primitive \"decoder:i_decoder\|unsigned_1\[4\]\"" {  } { { "32bitdecoder.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v" 107 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1472039497199 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "decoder:i_decoder\|source_2\[3\] decoder:i_decoder\|unsigned_1\[3\] " "Duplicate LATCH primitive \"decoder:i_decoder\|source_2\[3\]\" merged with LATCH primitive \"decoder:i_decoder\|unsigned_1\[3\]\"" {  } { { "32bitdecoder.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v" 107 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1472039497199 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "decoder:i_decoder\|unsigned_2\[10\] decoder:i_decoder\|unsigned_1\[3\] " "Duplicate LATCH primitive \"decoder:i_decoder\|unsigned_2\[10\]\" merged with LATCH primitive \"decoder:i_decoder\|unsigned_1\[3\]\"" {  } { { "32bitdecoder.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v" 107 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1472039497199 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "decoder:i_decoder\|source_2\[5\] decoder:i_decoder\|unsigned_1\[5\] " "Duplicate LATCH primitive \"decoder:i_decoder\|source_2\[5\]\" merged with LATCH primitive \"decoder:i_decoder\|unsigned_1\[5\]\"" {  } { { "32bitdecoder.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v" 107 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1472039497199 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "decoder:i_decoder\|unsigned_2\[12\] decoder:i_decoder\|unsigned_1\[5\] " "Duplicate LATCH primitive \"decoder:i_decoder\|unsigned_2\[12\]\" merged with LATCH primitive \"decoder:i_decoder\|unsigned_1\[5\]\"" {  } { { "32bitdecoder.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v" 107 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1472039497199 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "decoder:i_decoder\|unsigned_2\[13\] decoder:i_decoder\|source_1\[3\] " "Duplicate LATCH primitive \"decoder:i_decoder\|unsigned_2\[13\]\" merged with LATCH primitive \"decoder:i_decoder\|source_1\[3\]\"" {  } { { "32bitdecoder.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v" 107 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1472039497199 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "decoder:i_decoder\|unsigned_2\[14\] decoder:i_decoder\|source_1\[4\] " "Duplicate LATCH primitive \"decoder:i_decoder\|unsigned_2\[14\]\" merged with LATCH primitive \"decoder:i_decoder\|source_1\[4\]\"" {  } { { "32bitdecoder.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v" 107 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1472039497199 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "decoder:i_decoder\|unsigned_2\[15\] decoder:i_decoder\|source_1\[5\] " "Duplicate LATCH primitive \"decoder:i_decoder\|unsigned_2\[15\]\" merged with LATCH primitive \"decoder:i_decoder\|source_1\[5\]\"" {  } { { "32bitdecoder.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v" 107 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1472039497199 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1472039497199 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "uart.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v" 38 -1 0 } } { "InstructionMemory.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/InstructionMemory.v" 78 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1472039497236 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1472039497236 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[6\] GND " "Pin \"LED\[6\]\" is stuck at GND" {  } { { "DE0_NANO.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/DE0_NANO.v" 90 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1472039501229 "|DE0_NANO|LED[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[7\] GND " "Pin \"LED\[7\]\" is stuck at GND" {  } { { "DE0_NANO.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/DE0_NANO.v" 90 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1472039501229 "|DE0_NANO|LED[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "UART_GND GND " "Pin \"UART_GND\" is stuck at GND" {  } { { "DE0_NANO.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/DE0_NANO.v" 142 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1472039501229 "|DE0_NANO|UART_GND"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1472039501229 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1472039501531 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/DE0_NANO.map.smsg " "Generated suppressed messages file /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/DE0_NANO.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1472039506356 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1472039506881 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1472039506881 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "DE0_NANO.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/DE0_NANO.v" 93 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1472039507572 "|DE0_NANO|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "DE0_NANO.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/DE0_NANO.v" 93 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1472039507572 "|DE0_NANO|KEY[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1472039507572 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "11799 " "Implemented 11799 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1472039507572 ""} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Implemented 11 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1472039507572 ""} { "Info" "ICUT_CUT_TM_LCELLS" "11784 " "Implemented 11784 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1472039507572 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1472039507572 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 265 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 265 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1380 " "Peak virtual memory: 1380 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1472039507601 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Aug 24 12:51:47 2016 " "Processing ended: Wed Aug 24 12:51:47 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1472039507601 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:27 " "Elapsed time: 00:00:27" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1472039507601 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:34 " "Total CPU time (on all processors): 00:00:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1472039507601 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1472039507601 ""}
