[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 10000000
Simulation Instructions: 40000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000004 cycles: 3678124 heartbeat IPC: 2.719 cumulative IPC: 2.719 (Simulation time: 00 hr 00 min 31 sec)
Warmup finished CPU 0 instructions: 10000004 cycles: 3678124 cumulative IPC: 2.719 (Simulation time: 00 hr 00 min 31 sec)
Warmup complete CPU 0 instructions: 10000004 cycles: 3678124 cumulative IPC: 2.719 (Simulation time: 00 hr 00 min 31 sec)
Heartbeat CPU 0 instructions: 20000007 cycles: 12668770 heartbeat IPC: 1.112 cumulative IPC: 1.112 (Simulation time: 00 hr 01 min 21 sec)
Heartbeat CPU 0 instructions: 30000011 cycles: 22570201 heartbeat IPC: 1.01 cumulative IPC: 1.059 (Simulation time: 00 hr 02 min 14 sec)
Heartbeat CPU 0 instructions: 40000013 cycles: 33574517 heartbeat IPC: 0.9087 cumulative IPC: 1.003 (Simulation time: 00 hr 03 min 12 sec)
Simulation finished CPU 0 instructions: 40000000 cycles: 38753940 cumulative IPC: 1.032 (Simulation time: 00 hr 04 min 01 sec)
Simulation complete CPU 0 instructions: 40000000 cycles: 38753940 cumulative IPC: 1.032 (Simulation time: 00 hr 04 min 01 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs xalancbmk_748B.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.032 instructions: 40000000 cycles: 38753940
CPU 0 Branch Prediction Accuracy: 96.3% MPKI: 10.32 Average ROB Occupancy at Mispredict: 36.6
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.004175
BRANCH_INDIRECT: 0.4708
BRANCH_CONDITIONAL: 5.779
BRANCH_DIRECT_CALL: 0.1179
BRANCH_INDIRECT_CALL: 0.7228
BRANCH_RETURN: 3.228

cpu0->cpu0_STLB TOTAL        ACCESS:     457608 HIT:     419885 MISS:      37723 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:     457608 HIT:     419885 MISS:      37723 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 309.7 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:     685259 HIT:     467162 MISS:     218097 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:     359609 HIT:     291704 MISS:      67905 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:      96882 HIT:       6399 MISS:      90483 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     142912 HIT:     142600 MISS:        312 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      85856 HIT:      26459 MISS:      59397 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 143.7 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    6848363 HIT:    6763469 MISS:      84894 MSHR_MERGE:      27784
cpu0->cpu0_L1I LOAD         ACCESS:    6848363 HIT:    6763469 MISS:      84894 MSHR_MERGE:      27784
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 16.41 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   13116392 HIT:   12102032 MISS:    1014360 MSHR_MERGE:     529114
cpu0->cpu0_L1D LOAD         ACCESS:    8030900 HIT:    7500852 MISS:     530048 MSHR_MERGE:     227543
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    4991870 HIT:    4594947 MISS:     396923 MSHR_MERGE:     300038
cpu0->cpu0_L1D TRANSLATION  ACCESS:      93622 HIT:       6233 MISS:      87389 MSHR_MERGE:       1533
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 72.07 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    5851023 HIT:    5738913 MISS:     112110 MSHR_MERGE:      50938
cpu0->cpu0_ITLB LOAD         ACCESS:    5851023 HIT:    5738913 MISS:     112110 MSHR_MERGE:      50938
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 7.432 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   12414732 HIT:   11694782 MISS:     719950 MSHR_MERGE:     323514
cpu0->cpu0_DTLB LOAD         ACCESS:   12414732 HIT:   11694782 MISS:     719950 MSHR_MERGE:     323514
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 34.19 cycles
cpu0->LLC TOTAL        ACCESS:     335875 HIT:     194370 MISS:     141505 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:      67905 HIT:      36788 MISS:      31117 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      90483 HIT:      10750 MISS:      79733 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     118090 HIT:     118004 MISS:         86 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      59397 HIT:      28828 MISS:      30569 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 197.3 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       1330
  ROW_BUFFER_MISS:     140078
  AVG DBUS CONGESTED CYCLE: 11.43
Channel 0 WQ ROW_BUFFER_HIT:      11194
  ROW_BUFFER_MISS:      73883
  FULL:          0
Channel 0 REFRESHES ISSUED:       3230
