#-----------------------------------------------------------
# Vivado v2017.3.1 (64-bit)
# SW Build 2035080 on Fri Oct 20 14:20:01 MDT 2017
# IP Build 2034413 on Fri Oct 20 15:56:25 MDT 2017
# Start of session at: Tue May 29 22:47:24 2018
# Process ID: 23428
# Current directory: O:/Documents/GameOfLifeDisplay/GameOfLifeDisplay.runs/synth_1
# Command line: vivado.exe -log VGATestTopLevel.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source VGATestTopLevel.tcl
# Log file: O:/Documents/GameOfLifeDisplay/GameOfLifeDisplay.runs/synth_1/VGATestTopLevel.vds
# Journal file: O:/Documents/GameOfLifeDisplay/GameOfLifeDisplay.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source VGATestTopLevel.tcl -notrace
Command: synth_design -top VGATestTopLevel -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 23792 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 379.820 ; gain = 95.586
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'VGATestTopLevel' [O:/Documents/VGATestConsolidated2/VGATestConsolidated2.srcs/sources_1/new/VGATestTopLevel.vhd:40]
INFO: [Synth 8-3491] module 'vga_test_pattern' declared at 'O:/Documents/GameOfLifeDisplay/GameOfLifeDisplay.srcs/sources_1/new/PixelGenerator.vhd:49' bound to instance 'display' of component 'vga_test_pattern' [O:/Documents/VGATestConsolidated2/VGATestConsolidated2.srcs/sources_1/new/VGATestTopLevel.vhd:98]
INFO: [Synth 8-638] synthesizing module 'vga_test_pattern' [O:/Documents/GameOfLifeDisplay/GameOfLifeDisplay.srcs/sources_1/new/PixelGenerator.vhd:61]
WARNING: [Synth 8-614] signal 'data_in' is read in the process but is not in the sensitivity list [O:/Documents/GameOfLifeDisplay/GameOfLifeDisplay.srcs/sources_1/new/PixelGenerator.vhd:82]
INFO: [Synth 8-256] done synthesizing module 'vga_test_pattern' (1#1) [O:/Documents/GameOfLifeDisplay/GameOfLifeDisplay.srcs/sources_1/new/PixelGenerator.vhd:61]
INFO: [Synth 8-3491] module 'VGA' declared at 'O:/Documents/VGATestConsolidated2/VGATestConsolidated2.srcs/sources_1/imports/Desktop/result/design.vhd:8' bound to instance 'timing' of component 'VGA' [O:/Documents/VGATestConsolidated2/VGATestConsolidated2.srcs/sources_1/new/VGATestTopLevel.vhd:107]
INFO: [Synth 8-638] synthesizing module 'VGA' [O:/Documents/VGATestConsolidated2/VGATestConsolidated2.srcs/sources_1/imports/Desktop/result/design.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'VGA' (2#1) [O:/Documents/VGATestConsolidated2/VGATestConsolidated2.srcs/sources_1/imports/Desktop/result/design.vhd:18]
INFO: [Synth 8-3491] module 'old_state_RAM' declared at 'O:/Documents/GameOfLifeDisplay/GameOfLifeDisplay.runs/synth_1/.Xil/Vivado-23428-VLAB-035/realtime/old_state_RAM_stub.v:6' bound to instance 'old_state' of component 'old_state_RAM' [O:/Documents/VGATestConsolidated2/VGATestConsolidated2.srcs/sources_1/new/VGATestTopLevel.vhd:115]
INFO: [Synth 8-638] synthesizing module 'old_state_RAM' [O:/Documents/GameOfLifeDisplay/GameOfLifeDisplay.runs/synth_1/.Xil/Vivado-23428-VLAB-035/realtime/old_state_RAM_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'old_state_RAM' (3#1) [O:/Documents/GameOfLifeDisplay/GameOfLifeDisplay.runs/synth_1/.Xil/Vivado-23428-VLAB-035/realtime/old_state_RAM_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'VGATestTopLevel' (4#1) [O:/Documents/VGATestConsolidated2/VGATestConsolidated2.srcs/sources_1/new/VGATestTopLevel.vhd:40]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:23 ; elapsed = 00:00:28 . Memory (MB): peak = 421.277 ; gain = 137.043
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:23 ; elapsed = 00:00:29 . Memory (MB): peak = 421.277 ; gain = 137.043
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [O:/Documents/GameOfLifeDisplay/GameOfLifeDisplay.runs/synth_1/.Xil/Vivado-23428-VLAB-035/dcp3/old_state_RAM_in_context.xdc] for cell 'old_state'
Finished Parsing XDC File [O:/Documents/GameOfLifeDisplay/GameOfLifeDisplay.runs/synth_1/.Xil/Vivado-23428-VLAB-035/dcp3/old_state_RAM_in_context.xdc] for cell 'old_state'
Parsing XDC File [O:/Documents/VGATestConsolidated2/VGATestConsolidated2.srcs/constrs_1/imports/Desktop/VGAConnections.xdc]
Finished Parsing XDC File [O:/Documents/VGATestConsolidated2/VGATestConsolidated2.srcs/constrs_1/imports/Desktop/VGAConnections.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [O:/Documents/VGATestConsolidated2/VGATestConsolidated2.srcs/constrs_1/imports/Desktop/VGAConnections.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/VGATestTopLevel_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/VGATestTopLevel_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 729.496 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:07 ; elapsed = 00:01:23 . Memory (MB): peak = 729.496 ; gain = 445.262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:07 ; elapsed = 00:01:24 . Memory (MB): peak = 729.496 ; gain = 445.262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for old_state. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:07 ; elapsed = 00:01:24 . Memory (MB): peak = 729.496 ; gain = 445.262
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "h_count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "H_video_on" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "H_Sync_i" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "x_pos" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "x_pos" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "x_pos" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "v_count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "V_video_on" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "V_sync" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "y_pos" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "y_pos" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "y_pos" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-6014] Unused sequential element x_pos_reg was removed.  [O:/Documents/VGATestConsolidated2/VGATestConsolidated2.srcs/sources_1/imports/Desktop/result/design.vhd:102]
WARNING: [Synth 8-6014] Unused sequential element y_pos_reg was removed.  [O:/Documents/VGATestConsolidated2/VGATestConsolidated2.srcs/sources_1/imports/Desktop/result/design.vhd:153]
WARNING: [Synth 8-327] inferring latch for variable 'register_position_reg' [O:/Documents/GameOfLifeDisplay/GameOfLifeDisplay.srcs/sources_1/new/PixelGenerator.vhd:86]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:09 ; elapsed = 00:01:26 . Memory (MB): peak = 729.496 ; gain = 445.262
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   5 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
	   4 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module vga_test_pattern 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      8 Bit        Muxes := 1     
Module VGA 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 10    
	   4 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "timing/h_count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "timing/H_Sync_i" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "timing/v_count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "timing/V_sync" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "timing/V_video_on" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "timing/H_video_on" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "timing/x_pos" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "timing/x_pos" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "timing/y_pos" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "timing/y_pos" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-6014] Unused sequential element timing/x_pos_reg was removed.  [O:/Documents/VGATestConsolidated2/VGATestConsolidated2.srcs/sources_1/imports/Desktop/result/design.vhd:102]
WARNING: [Synth 8-6014] Unused sequential element timing/y_pos_reg was removed.  [O:/Documents/VGATestConsolidated2/VGATestConsolidated2.srcs/sources_1/imports/Desktop/result/design.vhd:153]
WARNING: [Synth 8-3917] design VGATestTopLevel has port R1 driven by constant 0
WARNING: [Synth 8-3917] design VGATestTopLevel has port G1 driven by constant 0
WARNING: [Synth 8-3332] Sequential element (display/register_position_reg[31]) is unused and will be removed from module VGATestTopLevel.
WARNING: [Synth 8-3332] Sequential element (display/register_position_reg[30]) is unused and will be removed from module VGATestTopLevel.
WARNING: [Synth 8-3332] Sequential element (display/register_position_reg[29]) is unused and will be removed from module VGATestTopLevel.
WARNING: [Synth 8-3332] Sequential element (display/register_position_reg[28]) is unused and will be removed from module VGATestTopLevel.
WARNING: [Synth 8-3332] Sequential element (display/register_position_reg[27]) is unused and will be removed from module VGATestTopLevel.
WARNING: [Synth 8-3332] Sequential element (display/register_position_reg[26]) is unused and will be removed from module VGATestTopLevel.
WARNING: [Synth 8-3332] Sequential element (display/register_position_reg[25]) is unused and will be removed from module VGATestTopLevel.
WARNING: [Synth 8-3332] Sequential element (display/register_position_reg[24]) is unused and will be removed from module VGATestTopLevel.
WARNING: [Synth 8-3332] Sequential element (display/register_position_reg[23]) is unused and will be removed from module VGATestTopLevel.
WARNING: [Synth 8-3332] Sequential element (display/register_position_reg[22]) is unused and will be removed from module VGATestTopLevel.
WARNING: [Synth 8-3332] Sequential element (display/register_position_reg[21]) is unused and will be removed from module VGATestTopLevel.
WARNING: [Synth 8-3332] Sequential element (display/register_position_reg[20]) is unused and will be removed from module VGATestTopLevel.
WARNING: [Synth 8-3332] Sequential element (display/register_position_reg[19]) is unused and will be removed from module VGATestTopLevel.
WARNING: [Synth 8-3332] Sequential element (display/register_position_reg[18]) is unused and will be removed from module VGATestTopLevel.
WARNING: [Synth 8-3332] Sequential element (display/register_position_reg[17]) is unused and will be removed from module VGATestTopLevel.
WARNING: [Synth 8-3332] Sequential element (display/register_position_reg[16]) is unused and will be removed from module VGATestTopLevel.
WARNING: [Synth 8-3332] Sequential element (display/register_position_reg[15]) is unused and will be removed from module VGATestTopLevel.
WARNING: [Synth 8-3332] Sequential element (display/register_position_reg[14]) is unused and will be removed from module VGATestTopLevel.
WARNING: [Synth 8-3332] Sequential element (display/register_position_reg[13]) is unused and will be removed from module VGATestTopLevel.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:15 ; elapsed = 00:01:33 . Memory (MB): peak = 729.496 ; gain = 445.262
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:57 ; elapsed = 00:02:20 . Memory (MB): peak = 729.496 ; gain = 445.262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:59 ; elapsed = 00:02:23 . Memory (MB): peak = 729.496 ; gain = 445.262
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:00 ; elapsed = 00:02:24 . Memory (MB): peak = 729.496 ; gain = 445.262
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:04 ; elapsed = 00:02:28 . Memory (MB): peak = 729.496 ; gain = 445.262
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:04 ; elapsed = 00:02:28 . Memory (MB): peak = 729.496 ; gain = 445.262
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:04 ; elapsed = 00:02:28 . Memory (MB): peak = 729.496 ; gain = 445.262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:04 ; elapsed = 00:02:28 . Memory (MB): peak = 729.496 ; gain = 445.262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:04 ; elapsed = 00:02:28 . Memory (MB): peak = 729.496 ; gain = 445.262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:04 ; elapsed = 00:02:28 . Memory (MB): peak = 729.496 ; gain = 445.262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |old_state_RAM |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+--------------+------+
|      |Cell          |Count |
+------+--------------+------+
|1     |old_state_RAM |     1|
|2     |BUFG          |     1|
|3     |CARRY4        |    45|
|4     |LUT1          |     5|
|5     |LUT2          |   170|
|6     |LUT3          |     8|
|7     |LUT4          |    18|
|8     |LUT5          |    10|
|9     |LUT6          |    16|
|10    |FDRE          |    91|
|11    |FDSE          |     1|
|12    |LD            |    13|
|13    |IBUF          |     1|
|14    |OBUF          |    10|
+------+--------------+------+

Report Instance Areas: 
+------+----------+-----------------+------+
|      |Instance  |Module           |Cells |
+------+----------+-----------------+------+
|1     |top       |                 |   393|
|2     |  display |vga_test_pattern |    22|
|3     |  timing  |VGA              |   355|
+------+----------+-----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:04 ; elapsed = 00:02:28 . Memory (MB): peak = 729.496 ; gain = 445.262
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 26 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:20 ; elapsed = 00:02:00 . Memory (MB): peak = 729.496 ; gain = 137.043
Synthesis Optimization Complete : Time (s): cpu = 00:02:04 ; elapsed = 00:02:29 . Memory (MB): peak = 729.496 ; gain = 445.262
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 59 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 13 instances were transformed.
  LD => LDCE: 13 instances

INFO: [Common 17-83] Releasing license: Synthesis
45 Infos, 27 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:10 ; elapsed = 00:02:36 . Memory (MB): peak = 729.496 ; gain = 453.656
INFO: [Common 17-1381] The checkpoint 'O:/Documents/GameOfLifeDisplay/GameOfLifeDisplay.runs/synth_1/VGATestTopLevel.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file VGATestTopLevel_utilization_synth.rpt -pb VGATestTopLevel_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.119 . Memory (MB): peak = 729.496 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue May 29 22:50:34 2018...
