Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date              : Fri May 30 23:23:01 2025
| Host              : gabriel-Inspiron-15-3511 running 64-bit Ubuntu 22.04.5 LTS
| Command           : report_timing_summary -max_paths 10 -report_unconstrained -file bd_0_wrapper_timing_summary_routed.rpt -pb bd_0_wrapper_timing_summary_routed.pb -rpx bd_0_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design            : bd_0_wrapper
| Device            : xcu50-fsvh2104
| Speed File        : -2  PRODUCTION 1.30 05-01-2022
| Design State      : Routed
| Temperature Grade : E
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  561         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (258)
6. checking no_output_delay (303)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (258)
--------------------------------
 There are 258 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (303)
---------------------------------
 There are 303 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.137        0.000                      0                25085        0.041        0.000                      0                25085        3.458        0.000                       0                 13040  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
ap_clk  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              0.137        0.000                      0                25085        0.041        0.000                      0                25085        3.458        0.000                       0                 13040  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        ap_clk                      
(none)                      ap_clk        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.137ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.041ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.458ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.137ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/Ex_1_reg_1725_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/i___252_psdsp_3/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.845ns  (logic 3.791ns (48.323%)  route 4.054ns (51.677%))
  Logic Levels:           22  (CARRY8=6 DSP_A_B_DATA=1 DSP_ALU=3 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=3 DSP_PREADD_DATA=1 LUT3=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns = ( 8.020 - 8.000 ) 
    Source Clock Delay      (SCD):    0.028ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14639, unset)        0.028     0.028    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/ap_clk
    SLICE_X119Y15        FDRE                                         r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/Ex_1_reg_1725_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y15        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     0.107 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/Ex_1_reg_1725_reg[2]/Q
                         net (fo=96, routed)          0.379     0.486    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/Ex_1_reg_1725[2]
    SLICE_X122Y16        LUT3 (Prop_H5LUT_SLICEM_I1_O)
                                                      0.161     0.647 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/i___135_i_1/O
                         net (fo=38, routed)          0.404     1.052    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/zext_ln506_fu_665_p1[2]
    SLICE_X121Y19        LUT6 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.088     1.140 f  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/tmp_product__2_i_113/O
                         net (fo=2, routed)           0.224     1.364    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/tmp_product__2_i_113_n_0
    SLICE_X124Y19        LUT5 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.090     1.454 f  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/tmp_product__2_i_79/O
                         net (fo=2, routed)           0.151     1.605    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/tmp_product__2_i_79_n_0
    SLICE_X125Y18        LUT3 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.122     1.727 f  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/tmp_product__2_i_47/O
                         net (fo=1, routed)           0.185     1.912    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/tmp_product__2_i_47_n_0
    SLICE_X124Y19        LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.090     2.002 f  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/tmp_product__2_i_15/O
                         net (fo=12, routed)          0.538     2.540    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_49ns_98_1_1_U4/tmp_product__5/A[2]
    DSP48E2_X17Y5        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[2]_A2_DATA[2])
                                                      0.192     2.732 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_49ns_98_1_1_U4/tmp_product__5/DSP_A_B_DATA_INST/A2_DATA[2]
                         net (fo=1, routed)           0.000     2.732    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_49ns_98_1_1_U4/tmp_product__5/DSP_A_B_DATA.A2_DATA<2>
    DSP48E2_X17Y5        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[2]_A2A1[2])
                                                      0.076     2.808 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_49ns_98_1_1_U4/tmp_product__5/DSP_PREADD_DATA_INST/A2A1[2]
                         net (fo=1, routed)           0.000     2.808    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_49ns_98_1_1_U4/tmp_product__5/DSP_PREADD_DATA.A2A1<2>
    DSP48E2_X17Y5        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[2]_U[23])
                                                      0.505     3.313 f  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_49ns_98_1_1_U4/tmp_product__5/DSP_MULTIPLIER_INST/U[23]
                         net (fo=1, routed)           0.000     3.313    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_49ns_98_1_1_U4/tmp_product__5/DSP_MULTIPLIER.U<23>
    DSP48E2_X17Y5        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[23]_U_DATA[23])
                                                      0.047     3.360 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_49ns_98_1_1_U4/tmp_product__5/DSP_M_DATA_INST/U_DATA[23]
                         net (fo=1, routed)           0.000     3.360    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_49ns_98_1_1_U4/tmp_product__5/DSP_M_DATA.U_DATA<23>
    DSP48E2_X17Y5        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[23]_ALU_OUT[47])
                                                      0.585     3.945 f  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_49ns_98_1_1_U4/tmp_product__5/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     3.945    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_49ns_98_1_1_U4/tmp_product__5/DSP_ALU.ALU_OUT<47>
    DSP48E2_X17Y5        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     4.067 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_49ns_98_1_1_U4/tmp_product__5/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.073     4.140    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_49ns_98_1_1_U4/tmp_product__6/PCIN[47]
    DSP48E2_X17Y6        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[47])
                                                      0.546     4.686 f  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_49ns_98_1_1_U4/tmp_product__6/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     4.686    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_49ns_98_1_1_U4/tmp_product__6/DSP_ALU.ALU_OUT<47>
    DSP48E2_X17Y6        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     4.808 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_49ns_98_1_1_U4/tmp_product__6/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     4.822    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_49ns_98_1_1_U4/tmp_product__7/PCIN[47]
    DSP48E2_X17Y7        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[35])
                                                      0.546     5.368 f  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_49ns_98_1_1_U4/tmp_product__7/DSP_ALU_INST/ALU_OUT[35]
                         net (fo=1, routed)           0.000     5.368    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_49ns_98_1_1_U4/tmp_product__7/DSP_ALU.ALU_OUT<35>
    DSP48E2_X17Y7        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[35]_P[35])
                                                      0.109     5.477 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_49ns_98_1_1_U4/tmp_product__7/DSP_OUTPUT_INST/P[35]
                         net (fo=4, routed)           0.535     6.013    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_49ns_98_1_1_U4/tmp_product__7_n_70
    SLICE_X123Y23        LUT3 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.035     6.048 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_49ns_98_1_1_U4/tmp_product__2_i_22__0/O
                         net (fo=1, routed)           0.285     6.333    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969_n_748
    SLICE_X122Y22        CARRY8 (Prop_CARRY8_SLICEM_DI[4]_CO[7])
                                                      0.093     6.426 r  bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U4/tmp_product__2_i_2__0/CO[7]
                         net (fo=1, routed)           0.026     6.452    bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U4/tmp_product__2_i_2__0_n_0
    SLICE_X122Y23        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     6.467 r  bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U4/tmp_product__2_i_1__0/CO[7]
                         net (fo=1, routed)           0.026     6.493    bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U4/tmp_product__2_i_1__0_n_0
    SLICE_X122Y24        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     6.508 r  bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U4/tmp_product_i_3__0/CO[7]
                         net (fo=1, routed)           0.026     6.534    bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U4/tmp_product_i_3__0_n_0
    SLICE_X122Y25        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     6.549 r  bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U4/tmp_product_i_2__0/CO[7]
                         net (fo=1, routed)           0.026     6.575    bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U4/tmp_product_i_2__0_n_0
    SLICE_X122Y26        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     6.590 r  bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U4/tmp_product_i_1__0/CO[7]
                         net (fo=1, routed)           0.026     6.616    bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U4/tmp_product_i_1__0_n_0
    SLICE_X122Y27        CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.123     6.739 r  bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U4/tmp_product__0_i_2__0/O[5]
                         net (fo=11, routed)          1.134     7.873    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/DSP_ALU_INST_1[45]
    SLICE_X108Y40        FDRE                                         r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/i___252_psdsp_3/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=14639, unset)        0.020     8.020    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/ap_clk
    SLICE_X108Y40        FDRE                                         r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/i___252_psdsp_3/C
                         clock pessimism              0.000     8.020    
                         clock uncertainty           -0.035     7.985    
    SLICE_X108Y40        FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.025     8.010    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/i___252_psdsp_3
  -------------------------------------------------------------------
                         required time                          8.010    
                         arrival time                          -7.873    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.175ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/Ex_1_reg_1725_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_49ns_98_1_1_U5/i___21_psdsp_6/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.807ns  (logic 3.735ns (47.839%)  route 4.072ns (52.161%))
  Logic Levels:           22  (CARRY8=6 DSP_A_B_DATA=1 DSP_ALU=3 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=3 DSP_PREADD_DATA=1 LUT3=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 8.021 - 8.000 ) 
    Source Clock Delay      (SCD):    0.028ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14639, unset)        0.028     0.028    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/ap_clk
    SLICE_X119Y15        FDRE                                         r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/Ex_1_reg_1725_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y15        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     0.107 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/Ex_1_reg_1725_reg[2]/Q
                         net (fo=96, routed)          0.379     0.486    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/Ex_1_reg_1725[2]
    SLICE_X122Y16        LUT3 (Prop_H5LUT_SLICEM_I1_O)
                                                      0.161     0.647 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/i___135_i_1/O
                         net (fo=38, routed)          0.404     1.052    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/zext_ln506_fu_665_p1[2]
    SLICE_X121Y19        LUT6 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.088     1.140 f  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/tmp_product__2_i_113/O
                         net (fo=2, routed)           0.224     1.364    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/tmp_product__2_i_113_n_0
    SLICE_X124Y19        LUT5 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.090     1.454 f  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/tmp_product__2_i_79/O
                         net (fo=2, routed)           0.151     1.605    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/tmp_product__2_i_79_n_0
    SLICE_X125Y18        LUT3 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.122     1.727 f  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/tmp_product__2_i_47/O
                         net (fo=1, routed)           0.185     1.912    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/tmp_product__2_i_47_n_0
    SLICE_X124Y19        LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.090     2.002 f  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/tmp_product__2_i_15/O
                         net (fo=12, routed)          0.538     2.540    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_49ns_98_1_1_U4/tmp_product__5/A[2]
    DSP48E2_X17Y5        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[2]_A2_DATA[2])
                                                      0.192     2.732 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_49ns_98_1_1_U4/tmp_product__5/DSP_A_B_DATA_INST/A2_DATA[2]
                         net (fo=1, routed)           0.000     2.732    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_49ns_98_1_1_U4/tmp_product__5/DSP_A_B_DATA.A2_DATA<2>
    DSP48E2_X17Y5        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[2]_A2A1[2])
                                                      0.076     2.808 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_49ns_98_1_1_U4/tmp_product__5/DSP_PREADD_DATA_INST/A2A1[2]
                         net (fo=1, routed)           0.000     2.808    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_49ns_98_1_1_U4/tmp_product__5/DSP_PREADD_DATA.A2A1<2>
    DSP48E2_X17Y5        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[2]_U[23])
                                                      0.505     3.313 f  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_49ns_98_1_1_U4/tmp_product__5/DSP_MULTIPLIER_INST/U[23]
                         net (fo=1, routed)           0.000     3.313    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_49ns_98_1_1_U4/tmp_product__5/DSP_MULTIPLIER.U<23>
    DSP48E2_X17Y5        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[23]_U_DATA[23])
                                                      0.047     3.360 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_49ns_98_1_1_U4/tmp_product__5/DSP_M_DATA_INST/U_DATA[23]
                         net (fo=1, routed)           0.000     3.360    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_49ns_98_1_1_U4/tmp_product__5/DSP_M_DATA.U_DATA<23>
    DSP48E2_X17Y5        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[23]_ALU_OUT[47])
                                                      0.585     3.945 f  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_49ns_98_1_1_U4/tmp_product__5/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     3.945    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_49ns_98_1_1_U4/tmp_product__5/DSP_ALU.ALU_OUT<47>
    DSP48E2_X17Y5        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     4.067 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_49ns_98_1_1_U4/tmp_product__5/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.073     4.140    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_49ns_98_1_1_U4/tmp_product__6/PCIN[47]
    DSP48E2_X17Y6        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[47])
                                                      0.546     4.686 f  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_49ns_98_1_1_U4/tmp_product__6/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     4.686    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_49ns_98_1_1_U4/tmp_product__6/DSP_ALU.ALU_OUT<47>
    DSP48E2_X17Y6        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     4.808 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_49ns_98_1_1_U4/tmp_product__6/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     4.822    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_49ns_98_1_1_U4/tmp_product__7/PCIN[47]
    DSP48E2_X17Y7        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[35])
                                                      0.546     5.368 f  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_49ns_98_1_1_U4/tmp_product__7/DSP_ALU_INST/ALU_OUT[35]
                         net (fo=1, routed)           0.000     5.368    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_49ns_98_1_1_U4/tmp_product__7/DSP_ALU.ALU_OUT<35>
    DSP48E2_X17Y7        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[35]_P[35])
                                                      0.109     5.477 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_49ns_98_1_1_U4/tmp_product__7/DSP_OUTPUT_INST/P[35]
                         net (fo=4, routed)           0.535     6.013    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_49ns_98_1_1_U4/tmp_product__7_n_70
    SLICE_X123Y23        LUT3 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.035     6.048 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_49ns_98_1_1_U4/tmp_product__2_i_22__0/O
                         net (fo=1, routed)           0.285     6.333    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969_n_748
    SLICE_X122Y22        CARRY8 (Prop_CARRY8_SLICEM_DI[4]_CO[7])
                                                      0.093     6.426 r  bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U4/tmp_product__2_i_2__0/CO[7]
                         net (fo=1, routed)           0.026     6.452    bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U4/tmp_product__2_i_2__0_n_0
    SLICE_X122Y23        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     6.467 r  bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U4/tmp_product__2_i_1__0/CO[7]
                         net (fo=1, routed)           0.026     6.493    bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U4/tmp_product__2_i_1__0_n_0
    SLICE_X122Y24        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     6.508 r  bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U4/tmp_product_i_3__0/CO[7]
                         net (fo=1, routed)           0.026     6.534    bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U4/tmp_product_i_3__0_n_0
    SLICE_X122Y25        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     6.549 r  bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U4/tmp_product_i_2__0/CO[7]
                         net (fo=1, routed)           0.026     6.575    bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U4/tmp_product_i_2__0_n_0
    SLICE_X122Y26        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     6.590 r  bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U4/tmp_product_i_1__0/CO[7]
                         net (fo=1, routed)           0.026     6.616    bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U4/tmp_product_i_1__0_n_0
    SLICE_X122Y27        CARRY8 (Prop_CARRY8_SLICEM_CI_O[2])
                                                      0.067     6.683 r  bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U4/tmp_product__0_i_2__0/O[2]
                         net (fo=11, routed)          1.152     7.835    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_49ns_98_1_1_U5/DSP_ALU_INST[42]
    SLICE_X109Y40        FDRE                                         r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_49ns_98_1_1_U5/i___21_psdsp_6/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=14639, unset)        0.021     8.021    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_49ns_98_1_1_U5/ap_clk
    SLICE_X109Y40        FDRE                                         r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_49ns_98_1_1_U5/i___21_psdsp_6/C
                         clock pessimism              0.000     8.021    
                         clock uncertainty           -0.035     7.986    
    SLICE_X109Y40        FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.025     8.011    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_49ns_98_1_1_U5/i___21_psdsp_6
  -------------------------------------------------------------------
                         required time                          8.011    
                         arrival time                          -7.835    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.203ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/Ex_1_reg_1725_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/i___378_psdsp_5/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.779ns  (logic 3.750ns (48.204%)  route 4.029ns (51.796%))
  Logic Levels:           22  (CARRY8=6 DSP_A_B_DATA=1 DSP_ALU=3 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=3 DSP_PREADD_DATA=1 LUT3=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 8.021 - 8.000 ) 
    Source Clock Delay      (SCD):    0.028ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14639, unset)        0.028     0.028    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/ap_clk
    SLICE_X119Y15        FDRE                                         r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/Ex_1_reg_1725_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y15        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     0.107 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/Ex_1_reg_1725_reg[2]/Q
                         net (fo=96, routed)          0.379     0.486    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/Ex_1_reg_1725[2]
    SLICE_X122Y16        LUT3 (Prop_H5LUT_SLICEM_I1_O)
                                                      0.161     0.647 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/i___135_i_1/O
                         net (fo=38, routed)          0.404     1.052    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/zext_ln506_fu_665_p1[2]
    SLICE_X121Y19        LUT6 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.088     1.140 f  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/tmp_product__2_i_113/O
                         net (fo=2, routed)           0.224     1.364    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/tmp_product__2_i_113_n_0
    SLICE_X124Y19        LUT5 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.090     1.454 f  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/tmp_product__2_i_79/O
                         net (fo=2, routed)           0.151     1.605    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/tmp_product__2_i_79_n_0
    SLICE_X125Y18        LUT3 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.122     1.727 f  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/tmp_product__2_i_47/O
                         net (fo=1, routed)           0.185     1.912    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/tmp_product__2_i_47_n_0
    SLICE_X124Y19        LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.090     2.002 f  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/tmp_product__2_i_15/O
                         net (fo=12, routed)          0.538     2.540    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_49ns_98_1_1_U4/tmp_product__5/A[2]
    DSP48E2_X17Y5        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[2]_A2_DATA[2])
                                                      0.192     2.732 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_49ns_98_1_1_U4/tmp_product__5/DSP_A_B_DATA_INST/A2_DATA[2]
                         net (fo=1, routed)           0.000     2.732    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_49ns_98_1_1_U4/tmp_product__5/DSP_A_B_DATA.A2_DATA<2>
    DSP48E2_X17Y5        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[2]_A2A1[2])
                                                      0.076     2.808 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_49ns_98_1_1_U4/tmp_product__5/DSP_PREADD_DATA_INST/A2A1[2]
                         net (fo=1, routed)           0.000     2.808    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_49ns_98_1_1_U4/tmp_product__5/DSP_PREADD_DATA.A2A1<2>
    DSP48E2_X17Y5        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[2]_U[23])
                                                      0.505     3.313 f  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_49ns_98_1_1_U4/tmp_product__5/DSP_MULTIPLIER_INST/U[23]
                         net (fo=1, routed)           0.000     3.313    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_49ns_98_1_1_U4/tmp_product__5/DSP_MULTIPLIER.U<23>
    DSP48E2_X17Y5        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[23]_U_DATA[23])
                                                      0.047     3.360 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_49ns_98_1_1_U4/tmp_product__5/DSP_M_DATA_INST/U_DATA[23]
                         net (fo=1, routed)           0.000     3.360    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_49ns_98_1_1_U4/tmp_product__5/DSP_M_DATA.U_DATA<23>
    DSP48E2_X17Y5        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[23]_ALU_OUT[47])
                                                      0.585     3.945 f  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_49ns_98_1_1_U4/tmp_product__5/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     3.945    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_49ns_98_1_1_U4/tmp_product__5/DSP_ALU.ALU_OUT<47>
    DSP48E2_X17Y5        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     4.067 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_49ns_98_1_1_U4/tmp_product__5/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.073     4.140    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_49ns_98_1_1_U4/tmp_product__6/PCIN[47]
    DSP48E2_X17Y6        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[47])
                                                      0.546     4.686 f  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_49ns_98_1_1_U4/tmp_product__6/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     4.686    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_49ns_98_1_1_U4/tmp_product__6/DSP_ALU.ALU_OUT<47>
    DSP48E2_X17Y6        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     4.808 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_49ns_98_1_1_U4/tmp_product__6/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     4.822    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_49ns_98_1_1_U4/tmp_product__7/PCIN[47]
    DSP48E2_X17Y7        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[35])
                                                      0.546     5.368 f  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_49ns_98_1_1_U4/tmp_product__7/DSP_ALU_INST/ALU_OUT[35]
                         net (fo=1, routed)           0.000     5.368    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_49ns_98_1_1_U4/tmp_product__7/DSP_ALU.ALU_OUT<35>
    DSP48E2_X17Y7        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[35]_P[35])
                                                      0.109     5.477 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_49ns_98_1_1_U4/tmp_product__7/DSP_OUTPUT_INST/P[35]
                         net (fo=4, routed)           0.535     6.013    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_49ns_98_1_1_U4/tmp_product__7_n_70
    SLICE_X123Y23        LUT3 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.035     6.048 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_49ns_98_1_1_U4/tmp_product__2_i_22__0/O
                         net (fo=1, routed)           0.285     6.333    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969_n_748
    SLICE_X122Y22        CARRY8 (Prop_CARRY8_SLICEM_DI[4]_CO[7])
                                                      0.093     6.426 r  bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U4/tmp_product__2_i_2__0/CO[7]
                         net (fo=1, routed)           0.026     6.452    bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U4/tmp_product__2_i_2__0_n_0
    SLICE_X122Y23        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     6.467 r  bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U4/tmp_product__2_i_1__0/CO[7]
                         net (fo=1, routed)           0.026     6.493    bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U4/tmp_product__2_i_1__0_n_0
    SLICE_X122Y24        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     6.508 r  bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U4/tmp_product_i_3__0/CO[7]
                         net (fo=1, routed)           0.026     6.534    bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U4/tmp_product_i_3__0_n_0
    SLICE_X122Y25        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     6.549 r  bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U4/tmp_product_i_2__0/CO[7]
                         net (fo=1, routed)           0.026     6.575    bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U4/tmp_product_i_2__0_n_0
    SLICE_X122Y26        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     6.590 r  bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U4/tmp_product_i_1__0/CO[7]
                         net (fo=1, routed)           0.026     6.616    bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U4/tmp_product_i_1__0_n_0
    SLICE_X122Y27        CARRY8 (Prop_CARRY8_SLICEM_CI_O[3])
                                                      0.082     6.698 r  bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U4/tmp_product__0_i_2__0/O[3]
                         net (fo=11, routed)          1.109     7.807    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/DSP_ALU_INST_1[43]
    SLICE_X107Y33        FDRE                                         r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/i___378_psdsp_5/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=14639, unset)        0.021     8.021    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/ap_clk
    SLICE_X107Y33        FDRE                                         r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/i___378_psdsp_5/C
                         clock pessimism              0.000     8.021    
                         clock uncertainty           -0.035     7.986    
    SLICE_X107Y33        FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.025     8.011    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/i___378_psdsp_5
  -------------------------------------------------------------------
                         required time                          8.011    
                         arrival time                          -7.807    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.216ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/Ex_1_reg_1725_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/i___252_psdsp_11/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.767ns  (logic 3.769ns (48.528%)  route 3.998ns (51.472%))
  Logic Levels:           21  (CARRY8=5 DSP_A_B_DATA=1 DSP_ALU=3 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=3 DSP_PREADD_DATA=1 LUT3=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 8.021 - 8.000 ) 
    Source Clock Delay      (SCD):    0.028ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14639, unset)        0.028     0.028    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/ap_clk
    SLICE_X119Y15        FDRE                                         r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/Ex_1_reg_1725_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y15        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     0.107 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/Ex_1_reg_1725_reg[2]/Q
                         net (fo=96, routed)          0.379     0.486    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/Ex_1_reg_1725[2]
    SLICE_X122Y16        LUT3 (Prop_H5LUT_SLICEM_I1_O)
                                                      0.161     0.647 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/i___135_i_1/O
                         net (fo=38, routed)          0.404     1.052    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/zext_ln506_fu_665_p1[2]
    SLICE_X121Y19        LUT6 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.088     1.140 f  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/tmp_product__2_i_113/O
                         net (fo=2, routed)           0.224     1.364    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/tmp_product__2_i_113_n_0
    SLICE_X124Y19        LUT5 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.090     1.454 f  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/tmp_product__2_i_79/O
                         net (fo=2, routed)           0.151     1.605    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/tmp_product__2_i_79_n_0
    SLICE_X125Y18        LUT3 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.122     1.727 f  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/tmp_product__2_i_47/O
                         net (fo=1, routed)           0.185     1.912    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/tmp_product__2_i_47_n_0
    SLICE_X124Y19        LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.090     2.002 f  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/tmp_product__2_i_15/O
                         net (fo=12, routed)          0.538     2.540    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_49ns_98_1_1_U4/tmp_product__5/A[2]
    DSP48E2_X17Y5        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[2]_A2_DATA[2])
                                                      0.192     2.732 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_49ns_98_1_1_U4/tmp_product__5/DSP_A_B_DATA_INST/A2_DATA[2]
                         net (fo=1, routed)           0.000     2.732    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_49ns_98_1_1_U4/tmp_product__5/DSP_A_B_DATA.A2_DATA<2>
    DSP48E2_X17Y5        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[2]_A2A1[2])
                                                      0.076     2.808 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_49ns_98_1_1_U4/tmp_product__5/DSP_PREADD_DATA_INST/A2A1[2]
                         net (fo=1, routed)           0.000     2.808    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_49ns_98_1_1_U4/tmp_product__5/DSP_PREADD_DATA.A2A1<2>
    DSP48E2_X17Y5        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[2]_U[23])
                                                      0.505     3.313 f  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_49ns_98_1_1_U4/tmp_product__5/DSP_MULTIPLIER_INST/U[23]
                         net (fo=1, routed)           0.000     3.313    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_49ns_98_1_1_U4/tmp_product__5/DSP_MULTIPLIER.U<23>
    DSP48E2_X17Y5        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[23]_U_DATA[23])
                                                      0.047     3.360 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_49ns_98_1_1_U4/tmp_product__5/DSP_M_DATA_INST/U_DATA[23]
                         net (fo=1, routed)           0.000     3.360    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_49ns_98_1_1_U4/tmp_product__5/DSP_M_DATA.U_DATA<23>
    DSP48E2_X17Y5        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[23]_ALU_OUT[47])
                                                      0.585     3.945 f  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_49ns_98_1_1_U4/tmp_product__5/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     3.945    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_49ns_98_1_1_U4/tmp_product__5/DSP_ALU.ALU_OUT<47>
    DSP48E2_X17Y5        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     4.067 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_49ns_98_1_1_U4/tmp_product__5/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.073     4.140    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_49ns_98_1_1_U4/tmp_product__6/PCIN[47]
    DSP48E2_X17Y6        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[47])
                                                      0.546     4.686 f  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_49ns_98_1_1_U4/tmp_product__6/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     4.686    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_49ns_98_1_1_U4/tmp_product__6/DSP_ALU.ALU_OUT<47>
    DSP48E2_X17Y6        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     4.808 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_49ns_98_1_1_U4/tmp_product__6/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     4.822    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_49ns_98_1_1_U4/tmp_product__7/PCIN[47]
    DSP48E2_X17Y7        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[35])
                                                      0.546     5.368 f  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_49ns_98_1_1_U4/tmp_product__7/DSP_ALU_INST/ALU_OUT[35]
                         net (fo=1, routed)           0.000     5.368    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_49ns_98_1_1_U4/tmp_product__7/DSP_ALU.ALU_OUT<35>
    DSP48E2_X17Y7        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[35]_P[35])
                                                      0.109     5.477 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_49ns_98_1_1_U4/tmp_product__7/DSP_OUTPUT_INST/P[35]
                         net (fo=4, routed)           0.535     6.013    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_49ns_98_1_1_U4/tmp_product__7_n_70
    SLICE_X123Y23        LUT3 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.035     6.048 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_49ns_98_1_1_U4/tmp_product__2_i_22__0/O
                         net (fo=1, routed)           0.285     6.333    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969_n_748
    SLICE_X122Y22        CARRY8 (Prop_CARRY8_SLICEM_DI[4]_CO[7])
                                                      0.093     6.426 r  bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U4/tmp_product__2_i_2__0/CO[7]
                         net (fo=1, routed)           0.026     6.452    bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U4/tmp_product__2_i_2__0_n_0
    SLICE_X122Y23        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     6.467 r  bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U4/tmp_product__2_i_1__0/CO[7]
                         net (fo=1, routed)           0.026     6.493    bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U4/tmp_product__2_i_1__0_n_0
    SLICE_X122Y24        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     6.508 r  bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U4/tmp_product_i_3__0/CO[7]
                         net (fo=1, routed)           0.026     6.534    bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U4/tmp_product_i_3__0_n_0
    SLICE_X122Y25        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     6.549 r  bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U4/tmp_product_i_2__0/CO[7]
                         net (fo=1, routed)           0.026     6.575    bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U4/tmp_product_i_2__0_n_0
    SLICE_X122Y26        CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.116     6.691 r  bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U4/tmp_product_i_1__0/O[5]
                         net (fo=11, routed)          1.104     7.795    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/DSP_ALU_INST_1[37]
    SLICE_X107Y41        FDRE                                         r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/i___252_psdsp_11/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=14639, unset)        0.021     8.021    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/ap_clk
    SLICE_X107Y41        FDRE                                         r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/i___252_psdsp_11/C
                         clock pessimism              0.000     8.021    
                         clock uncertainty           -0.035     7.986    
    SLICE_X107Y41        FDRE (Setup_AFF_SLICEM_C_D)
                                                      0.025     8.011    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/i___252_psdsp_11
  -------------------------------------------------------------------
                         required time                          8.011    
                         arrival time                          -7.795    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.218ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/Ex_1_reg_1725_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/i___252_psdsp_5/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.765ns  (logic 3.750ns (48.296%)  route 4.015ns (51.704%))
  Logic Levels:           22  (CARRY8=6 DSP_A_B_DATA=1 DSP_ALU=3 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=3 DSP_PREADD_DATA=1 LUT3=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 8.021 - 8.000 ) 
    Source Clock Delay      (SCD):    0.028ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14639, unset)        0.028     0.028    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/ap_clk
    SLICE_X119Y15        FDRE                                         r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/Ex_1_reg_1725_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y15        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     0.107 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/Ex_1_reg_1725_reg[2]/Q
                         net (fo=96, routed)          0.379     0.486    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/Ex_1_reg_1725[2]
    SLICE_X122Y16        LUT3 (Prop_H5LUT_SLICEM_I1_O)
                                                      0.161     0.647 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/i___135_i_1/O
                         net (fo=38, routed)          0.404     1.052    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/zext_ln506_fu_665_p1[2]
    SLICE_X121Y19        LUT6 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.088     1.140 f  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/tmp_product__2_i_113/O
                         net (fo=2, routed)           0.224     1.364    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/tmp_product__2_i_113_n_0
    SLICE_X124Y19        LUT5 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.090     1.454 f  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/tmp_product__2_i_79/O
                         net (fo=2, routed)           0.151     1.605    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/tmp_product__2_i_79_n_0
    SLICE_X125Y18        LUT3 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.122     1.727 f  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/tmp_product__2_i_47/O
                         net (fo=1, routed)           0.185     1.912    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/tmp_product__2_i_47_n_0
    SLICE_X124Y19        LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.090     2.002 f  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/tmp_product__2_i_15/O
                         net (fo=12, routed)          0.538     2.540    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_49ns_98_1_1_U4/tmp_product__5/A[2]
    DSP48E2_X17Y5        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[2]_A2_DATA[2])
                                                      0.192     2.732 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_49ns_98_1_1_U4/tmp_product__5/DSP_A_B_DATA_INST/A2_DATA[2]
                         net (fo=1, routed)           0.000     2.732    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_49ns_98_1_1_U4/tmp_product__5/DSP_A_B_DATA.A2_DATA<2>
    DSP48E2_X17Y5        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[2]_A2A1[2])
                                                      0.076     2.808 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_49ns_98_1_1_U4/tmp_product__5/DSP_PREADD_DATA_INST/A2A1[2]
                         net (fo=1, routed)           0.000     2.808    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_49ns_98_1_1_U4/tmp_product__5/DSP_PREADD_DATA.A2A1<2>
    DSP48E2_X17Y5        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[2]_U[23])
                                                      0.505     3.313 f  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_49ns_98_1_1_U4/tmp_product__5/DSP_MULTIPLIER_INST/U[23]
                         net (fo=1, routed)           0.000     3.313    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_49ns_98_1_1_U4/tmp_product__5/DSP_MULTIPLIER.U<23>
    DSP48E2_X17Y5        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[23]_U_DATA[23])
                                                      0.047     3.360 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_49ns_98_1_1_U4/tmp_product__5/DSP_M_DATA_INST/U_DATA[23]
                         net (fo=1, routed)           0.000     3.360    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_49ns_98_1_1_U4/tmp_product__5/DSP_M_DATA.U_DATA<23>
    DSP48E2_X17Y5        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[23]_ALU_OUT[47])
                                                      0.585     3.945 f  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_49ns_98_1_1_U4/tmp_product__5/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     3.945    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_49ns_98_1_1_U4/tmp_product__5/DSP_ALU.ALU_OUT<47>
    DSP48E2_X17Y5        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     4.067 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_49ns_98_1_1_U4/tmp_product__5/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.073     4.140    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_49ns_98_1_1_U4/tmp_product__6/PCIN[47]
    DSP48E2_X17Y6        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[47])
                                                      0.546     4.686 f  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_49ns_98_1_1_U4/tmp_product__6/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     4.686    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_49ns_98_1_1_U4/tmp_product__6/DSP_ALU.ALU_OUT<47>
    DSP48E2_X17Y6        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     4.808 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_49ns_98_1_1_U4/tmp_product__6/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     4.822    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_49ns_98_1_1_U4/tmp_product__7/PCIN[47]
    DSP48E2_X17Y7        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[35])
                                                      0.546     5.368 f  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_49ns_98_1_1_U4/tmp_product__7/DSP_ALU_INST/ALU_OUT[35]
                         net (fo=1, routed)           0.000     5.368    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_49ns_98_1_1_U4/tmp_product__7/DSP_ALU.ALU_OUT<35>
    DSP48E2_X17Y7        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[35]_P[35])
                                                      0.109     5.477 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_49ns_98_1_1_U4/tmp_product__7/DSP_OUTPUT_INST/P[35]
                         net (fo=4, routed)           0.535     6.013    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_49ns_98_1_1_U4/tmp_product__7_n_70
    SLICE_X123Y23        LUT3 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.035     6.048 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_49ns_98_1_1_U4/tmp_product__2_i_22__0/O
                         net (fo=1, routed)           0.285     6.333    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969_n_748
    SLICE_X122Y22        CARRY8 (Prop_CARRY8_SLICEM_DI[4]_CO[7])
                                                      0.093     6.426 r  bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U4/tmp_product__2_i_2__0/CO[7]
                         net (fo=1, routed)           0.026     6.452    bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U4/tmp_product__2_i_2__0_n_0
    SLICE_X122Y23        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     6.467 r  bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U4/tmp_product__2_i_1__0/CO[7]
                         net (fo=1, routed)           0.026     6.493    bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U4/tmp_product__2_i_1__0_n_0
    SLICE_X122Y24        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     6.508 r  bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U4/tmp_product_i_3__0/CO[7]
                         net (fo=1, routed)           0.026     6.534    bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U4/tmp_product_i_3__0_n_0
    SLICE_X122Y25        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     6.549 r  bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U4/tmp_product_i_2__0/CO[7]
                         net (fo=1, routed)           0.026     6.575    bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U4/tmp_product_i_2__0_n_0
    SLICE_X122Y26        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     6.590 r  bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U4/tmp_product_i_1__0/CO[7]
                         net (fo=1, routed)           0.026     6.616    bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U4/tmp_product_i_1__0_n_0
    SLICE_X122Y27        CARRY8 (Prop_CARRY8_SLICEM_CI_O[3])
                                                      0.082     6.698 r  bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U4/tmp_product__0_i_2__0/O[3]
                         net (fo=11, routed)          1.095     7.793    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/DSP_ALU_INST_1[43]
    SLICE_X109Y40        FDRE                                         r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/i___252_psdsp_5/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=14639, unset)        0.021     8.021    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/ap_clk
    SLICE_X109Y40        FDRE                                         r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/i___252_psdsp_5/C
                         clock pessimism              0.000     8.021    
                         clock uncertainty           -0.035     7.986    
    SLICE_X109Y40        FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.025     8.011    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/i___252_psdsp_5
  -------------------------------------------------------------------
                         required time                          8.011    
                         arrival time                          -7.793    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.223ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/Ex_1_reg_1725_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/i___378_psdsp_7/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.759ns  (logic 3.744ns (48.252%)  route 4.015ns (51.748%))
  Logic Levels:           22  (CARRY8=6 DSP_A_B_DATA=1 DSP_ALU=3 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=3 DSP_PREADD_DATA=1 LUT3=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 8.021 - 8.000 ) 
    Source Clock Delay      (SCD):    0.028ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14639, unset)        0.028     0.028    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/ap_clk
    SLICE_X119Y15        FDRE                                         r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/Ex_1_reg_1725_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y15        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     0.107 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/Ex_1_reg_1725_reg[2]/Q
                         net (fo=96, routed)          0.379     0.486    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/Ex_1_reg_1725[2]
    SLICE_X122Y16        LUT3 (Prop_H5LUT_SLICEM_I1_O)
                                                      0.161     0.647 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/i___135_i_1/O
                         net (fo=38, routed)          0.404     1.052    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/zext_ln506_fu_665_p1[2]
    SLICE_X121Y19        LUT6 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.088     1.140 f  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/tmp_product__2_i_113/O
                         net (fo=2, routed)           0.224     1.364    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/tmp_product__2_i_113_n_0
    SLICE_X124Y19        LUT5 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.090     1.454 f  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/tmp_product__2_i_79/O
                         net (fo=2, routed)           0.151     1.605    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/tmp_product__2_i_79_n_0
    SLICE_X125Y18        LUT3 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.122     1.727 f  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/tmp_product__2_i_47/O
                         net (fo=1, routed)           0.185     1.912    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/tmp_product__2_i_47_n_0
    SLICE_X124Y19        LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.090     2.002 f  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/tmp_product__2_i_15/O
                         net (fo=12, routed)          0.538     2.540    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_49ns_98_1_1_U4/tmp_product__5/A[2]
    DSP48E2_X17Y5        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[2]_A2_DATA[2])
                                                      0.192     2.732 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_49ns_98_1_1_U4/tmp_product__5/DSP_A_B_DATA_INST/A2_DATA[2]
                         net (fo=1, routed)           0.000     2.732    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_49ns_98_1_1_U4/tmp_product__5/DSP_A_B_DATA.A2_DATA<2>
    DSP48E2_X17Y5        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[2]_A2A1[2])
                                                      0.076     2.808 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_49ns_98_1_1_U4/tmp_product__5/DSP_PREADD_DATA_INST/A2A1[2]
                         net (fo=1, routed)           0.000     2.808    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_49ns_98_1_1_U4/tmp_product__5/DSP_PREADD_DATA.A2A1<2>
    DSP48E2_X17Y5        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[2]_U[23])
                                                      0.505     3.313 f  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_49ns_98_1_1_U4/tmp_product__5/DSP_MULTIPLIER_INST/U[23]
                         net (fo=1, routed)           0.000     3.313    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_49ns_98_1_1_U4/tmp_product__5/DSP_MULTIPLIER.U<23>
    DSP48E2_X17Y5        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[23]_U_DATA[23])
                                                      0.047     3.360 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_49ns_98_1_1_U4/tmp_product__5/DSP_M_DATA_INST/U_DATA[23]
                         net (fo=1, routed)           0.000     3.360    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_49ns_98_1_1_U4/tmp_product__5/DSP_M_DATA.U_DATA<23>
    DSP48E2_X17Y5        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[23]_ALU_OUT[47])
                                                      0.585     3.945 f  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_49ns_98_1_1_U4/tmp_product__5/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     3.945    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_49ns_98_1_1_U4/tmp_product__5/DSP_ALU.ALU_OUT<47>
    DSP48E2_X17Y5        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     4.067 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_49ns_98_1_1_U4/tmp_product__5/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.073     4.140    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_49ns_98_1_1_U4/tmp_product__6/PCIN[47]
    DSP48E2_X17Y6        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[47])
                                                      0.546     4.686 f  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_49ns_98_1_1_U4/tmp_product__6/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     4.686    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_49ns_98_1_1_U4/tmp_product__6/DSP_ALU.ALU_OUT<47>
    DSP48E2_X17Y6        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     4.808 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_49ns_98_1_1_U4/tmp_product__6/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     4.822    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_49ns_98_1_1_U4/tmp_product__7/PCIN[47]
    DSP48E2_X17Y7        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[35])
                                                      0.546     5.368 f  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_49ns_98_1_1_U4/tmp_product__7/DSP_ALU_INST/ALU_OUT[35]
                         net (fo=1, routed)           0.000     5.368    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_49ns_98_1_1_U4/tmp_product__7/DSP_ALU.ALU_OUT<35>
    DSP48E2_X17Y7        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[35]_P[35])
                                                      0.109     5.477 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_49ns_98_1_1_U4/tmp_product__7/DSP_OUTPUT_INST/P[35]
                         net (fo=4, routed)           0.535     6.013    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_49ns_98_1_1_U4/tmp_product__7_n_70
    SLICE_X123Y23        LUT3 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.035     6.048 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_49ns_98_1_1_U4/tmp_product__2_i_22__0/O
                         net (fo=1, routed)           0.285     6.333    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969_n_748
    SLICE_X122Y22        CARRY8 (Prop_CARRY8_SLICEM_DI[4]_CO[7])
                                                      0.093     6.426 r  bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U4/tmp_product__2_i_2__0/CO[7]
                         net (fo=1, routed)           0.026     6.452    bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U4/tmp_product__2_i_2__0_n_0
    SLICE_X122Y23        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     6.467 r  bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U4/tmp_product__2_i_1__0/CO[7]
                         net (fo=1, routed)           0.026     6.493    bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U4/tmp_product__2_i_1__0_n_0
    SLICE_X122Y24        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     6.508 r  bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U4/tmp_product_i_3__0/CO[7]
                         net (fo=1, routed)           0.026     6.534    bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U4/tmp_product_i_3__0_n_0
    SLICE_X122Y25        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     6.549 r  bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U4/tmp_product_i_2__0/CO[7]
                         net (fo=1, routed)           0.026     6.575    bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U4/tmp_product_i_2__0_n_0
    SLICE_X122Y26        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     6.590 r  bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U4/tmp_product_i_1__0/CO[7]
                         net (fo=1, routed)           0.026     6.616    bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U4/tmp_product_i_1__0_n_0
    SLICE_X122Y27        CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.076     6.692 r  bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U4/tmp_product__0_i_2__0/O[1]
                         net (fo=11, routed)          1.095     7.787    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/DSP_ALU_INST_1[41]
    SLICE_X107Y33        FDRE                                         r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/i___378_psdsp_7/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=14639, unset)        0.021     8.021    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/ap_clk
    SLICE_X107Y33        FDRE                                         r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/i___378_psdsp_7/C
                         clock pessimism              0.000     8.021    
                         clock uncertainty           -0.035     7.986    
    SLICE_X107Y33        FDRE (Setup_CFF2_SLICEM_C_D)
                                                      0.025     8.011    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/i___378_psdsp_7
  -------------------------------------------------------------------
                         required time                          8.011    
                         arrival time                          -7.787    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.230ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/Ex_1_reg_1725_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_49ns_98_1_1_U5/i___21_psdsp/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.753ns  (logic 3.746ns (48.316%)  route 4.007ns (51.684%))
  Logic Levels:           23  (CARRY8=7 DSP_A_B_DATA=1 DSP_ALU=3 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=3 DSP_PREADD_DATA=1 LUT3=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 8.021 - 8.000 ) 
    Source Clock Delay      (SCD):    0.028ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14639, unset)        0.028     0.028    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/ap_clk
    SLICE_X119Y15        FDRE                                         r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/Ex_1_reg_1725_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y15        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     0.107 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/Ex_1_reg_1725_reg[2]/Q
                         net (fo=96, routed)          0.379     0.486    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/Ex_1_reg_1725[2]
    SLICE_X122Y16        LUT3 (Prop_H5LUT_SLICEM_I1_O)
                                                      0.161     0.647 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/i___135_i_1/O
                         net (fo=38, routed)          0.404     1.052    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/zext_ln506_fu_665_p1[2]
    SLICE_X121Y19        LUT6 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.088     1.140 f  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/tmp_product__2_i_113/O
                         net (fo=2, routed)           0.224     1.364    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/tmp_product__2_i_113_n_0
    SLICE_X124Y19        LUT5 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.090     1.454 f  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/tmp_product__2_i_79/O
                         net (fo=2, routed)           0.151     1.605    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/tmp_product__2_i_79_n_0
    SLICE_X125Y18        LUT3 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.122     1.727 f  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/tmp_product__2_i_47/O
                         net (fo=1, routed)           0.185     1.912    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/tmp_product__2_i_47_n_0
    SLICE_X124Y19        LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.090     2.002 f  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/tmp_product__2_i_15/O
                         net (fo=12, routed)          0.538     2.540    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_49ns_98_1_1_U4/tmp_product__5/A[2]
    DSP48E2_X17Y5        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[2]_A2_DATA[2])
                                                      0.192     2.732 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_49ns_98_1_1_U4/tmp_product__5/DSP_A_B_DATA_INST/A2_DATA[2]
                         net (fo=1, routed)           0.000     2.732    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_49ns_98_1_1_U4/tmp_product__5/DSP_A_B_DATA.A2_DATA<2>
    DSP48E2_X17Y5        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[2]_A2A1[2])
                                                      0.076     2.808 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_49ns_98_1_1_U4/tmp_product__5/DSP_PREADD_DATA_INST/A2A1[2]
                         net (fo=1, routed)           0.000     2.808    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_49ns_98_1_1_U4/tmp_product__5/DSP_PREADD_DATA.A2A1<2>
    DSP48E2_X17Y5        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[2]_U[23])
                                                      0.505     3.313 f  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_49ns_98_1_1_U4/tmp_product__5/DSP_MULTIPLIER_INST/U[23]
                         net (fo=1, routed)           0.000     3.313    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_49ns_98_1_1_U4/tmp_product__5/DSP_MULTIPLIER.U<23>
    DSP48E2_X17Y5        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[23]_U_DATA[23])
                                                      0.047     3.360 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_49ns_98_1_1_U4/tmp_product__5/DSP_M_DATA_INST/U_DATA[23]
                         net (fo=1, routed)           0.000     3.360    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_49ns_98_1_1_U4/tmp_product__5/DSP_M_DATA.U_DATA<23>
    DSP48E2_X17Y5        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[23]_ALU_OUT[47])
                                                      0.585     3.945 f  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_49ns_98_1_1_U4/tmp_product__5/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     3.945    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_49ns_98_1_1_U4/tmp_product__5/DSP_ALU.ALU_OUT<47>
    DSP48E2_X17Y5        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     4.067 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_49ns_98_1_1_U4/tmp_product__5/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.073     4.140    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_49ns_98_1_1_U4/tmp_product__6/PCIN[47]
    DSP48E2_X17Y6        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[47])
                                                      0.546     4.686 f  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_49ns_98_1_1_U4/tmp_product__6/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     4.686    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_49ns_98_1_1_U4/tmp_product__6/DSP_ALU.ALU_OUT<47>
    DSP48E2_X17Y6        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     4.808 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_49ns_98_1_1_U4/tmp_product__6/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     4.822    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_49ns_98_1_1_U4/tmp_product__7/PCIN[47]
    DSP48E2_X17Y7        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[35])
                                                      0.546     5.368 f  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_49ns_98_1_1_U4/tmp_product__7/DSP_ALU_INST/ALU_OUT[35]
                         net (fo=1, routed)           0.000     5.368    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_49ns_98_1_1_U4/tmp_product__7/DSP_ALU.ALU_OUT<35>
    DSP48E2_X17Y7        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[35]_P[35])
                                                      0.109     5.477 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_49ns_98_1_1_U4/tmp_product__7/DSP_OUTPUT_INST/P[35]
                         net (fo=4, routed)           0.535     6.013    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_49ns_98_1_1_U4/tmp_product__7_n_70
    SLICE_X123Y23        LUT3 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.035     6.048 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_49ns_98_1_1_U4/tmp_product__2_i_22__0/O
                         net (fo=1, routed)           0.285     6.333    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969_n_748
    SLICE_X122Y22        CARRY8 (Prop_CARRY8_SLICEM_DI[4]_CO[7])
                                                      0.093     6.426 r  bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U4/tmp_product__2_i_2__0/CO[7]
                         net (fo=1, routed)           0.026     6.452    bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U4/tmp_product__2_i_2__0_n_0
    SLICE_X122Y23        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     6.467 r  bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U4/tmp_product__2_i_1__0/CO[7]
                         net (fo=1, routed)           0.026     6.493    bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U4/tmp_product__2_i_1__0_n_0
    SLICE_X122Y24        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     6.508 r  bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U4/tmp_product_i_3__0/CO[7]
                         net (fo=1, routed)           0.026     6.534    bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U4/tmp_product_i_3__0_n_0
    SLICE_X122Y25        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     6.549 r  bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U4/tmp_product_i_2__0/CO[7]
                         net (fo=1, routed)           0.026     6.575    bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U4/tmp_product_i_2__0_n_0
    SLICE_X122Y26        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     6.590 r  bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U4/tmp_product_i_1__0/CO[7]
                         net (fo=1, routed)           0.026     6.616    bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U4/tmp_product_i_1__0_n_0
    SLICE_X122Y27        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     6.631 r  bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U4/tmp_product__0_i_2__0/CO[7]
                         net (fo=1, routed)           0.026     6.657    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_49ns_98_1_1_U4/DSP_A_B_DATA_INST[0]
    SLICE_X122Y28        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.063     6.720 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_49ns_98_1_1_U4/tmp_product__0_i_1__0/O[0]
                         net (fo=11, routed)          1.061     7.781    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_49ns_98_1_1_U5/B[0]
    SLICE_X115Y41        FDRE                                         r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_49ns_98_1_1_U5/i___21_psdsp/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=14639, unset)        0.021     8.021    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_49ns_98_1_1_U5/ap_clk
    SLICE_X115Y41        FDRE                                         r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_49ns_98_1_1_U5/i___21_psdsp/C
                         clock pessimism              0.000     8.021    
                         clock uncertainty           -0.035     7.986    
    SLICE_X115Y41        FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.025     8.011    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_49ns_98_1_1_U5/i___21_psdsp
  -------------------------------------------------------------------
                         required time                          8.011    
                         arrival time                          -7.781    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.239ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/Ex_1_reg_1725_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/i___252_psdsp_1/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.744ns  (logic 3.791ns (48.956%)  route 3.953ns (51.044%))
  Logic Levels:           22  (CARRY8=6 DSP_A_B_DATA=1 DSP_ALU=3 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=3 DSP_PREADD_DATA=1 LUT3=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 8.021 - 8.000 ) 
    Source Clock Delay      (SCD):    0.028ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14639, unset)        0.028     0.028    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/ap_clk
    SLICE_X119Y15        FDRE                                         r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/Ex_1_reg_1725_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y15        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     0.107 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/Ex_1_reg_1725_reg[2]/Q
                         net (fo=96, routed)          0.379     0.486    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/Ex_1_reg_1725[2]
    SLICE_X122Y16        LUT3 (Prop_H5LUT_SLICEM_I1_O)
                                                      0.161     0.647 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/i___135_i_1/O
                         net (fo=38, routed)          0.404     1.052    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/zext_ln506_fu_665_p1[2]
    SLICE_X121Y19        LUT6 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.088     1.140 f  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/tmp_product__2_i_113/O
                         net (fo=2, routed)           0.224     1.364    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/tmp_product__2_i_113_n_0
    SLICE_X124Y19        LUT5 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.090     1.454 f  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/tmp_product__2_i_79/O
                         net (fo=2, routed)           0.151     1.605    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/tmp_product__2_i_79_n_0
    SLICE_X125Y18        LUT3 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.122     1.727 f  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/tmp_product__2_i_47/O
                         net (fo=1, routed)           0.185     1.912    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/tmp_product__2_i_47_n_0
    SLICE_X124Y19        LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.090     2.002 f  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/tmp_product__2_i_15/O
                         net (fo=12, routed)          0.538     2.540    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_49ns_98_1_1_U4/tmp_product__5/A[2]
    DSP48E2_X17Y5        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[2]_A2_DATA[2])
                                                      0.192     2.732 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_49ns_98_1_1_U4/tmp_product__5/DSP_A_B_DATA_INST/A2_DATA[2]
                         net (fo=1, routed)           0.000     2.732    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_49ns_98_1_1_U4/tmp_product__5/DSP_A_B_DATA.A2_DATA<2>
    DSP48E2_X17Y5        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[2]_A2A1[2])
                                                      0.076     2.808 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_49ns_98_1_1_U4/tmp_product__5/DSP_PREADD_DATA_INST/A2A1[2]
                         net (fo=1, routed)           0.000     2.808    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_49ns_98_1_1_U4/tmp_product__5/DSP_PREADD_DATA.A2A1<2>
    DSP48E2_X17Y5        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[2]_U[23])
                                                      0.505     3.313 f  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_49ns_98_1_1_U4/tmp_product__5/DSP_MULTIPLIER_INST/U[23]
                         net (fo=1, routed)           0.000     3.313    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_49ns_98_1_1_U4/tmp_product__5/DSP_MULTIPLIER.U<23>
    DSP48E2_X17Y5        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[23]_U_DATA[23])
                                                      0.047     3.360 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_49ns_98_1_1_U4/tmp_product__5/DSP_M_DATA_INST/U_DATA[23]
                         net (fo=1, routed)           0.000     3.360    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_49ns_98_1_1_U4/tmp_product__5/DSP_M_DATA.U_DATA<23>
    DSP48E2_X17Y5        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[23]_ALU_OUT[47])
                                                      0.585     3.945 f  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_49ns_98_1_1_U4/tmp_product__5/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     3.945    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_49ns_98_1_1_U4/tmp_product__5/DSP_ALU.ALU_OUT<47>
    DSP48E2_X17Y5        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     4.067 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_49ns_98_1_1_U4/tmp_product__5/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.073     4.140    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_49ns_98_1_1_U4/tmp_product__6/PCIN[47]
    DSP48E2_X17Y6        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[47])
                                                      0.546     4.686 f  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_49ns_98_1_1_U4/tmp_product__6/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     4.686    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_49ns_98_1_1_U4/tmp_product__6/DSP_ALU.ALU_OUT<47>
    DSP48E2_X17Y6        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     4.808 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_49ns_98_1_1_U4/tmp_product__6/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     4.822    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_49ns_98_1_1_U4/tmp_product__7/PCIN[47]
    DSP48E2_X17Y7        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[35])
                                                      0.546     5.368 f  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_49ns_98_1_1_U4/tmp_product__7/DSP_ALU_INST/ALU_OUT[35]
                         net (fo=1, routed)           0.000     5.368    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_49ns_98_1_1_U4/tmp_product__7/DSP_ALU.ALU_OUT<35>
    DSP48E2_X17Y7        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[35]_P[35])
                                                      0.109     5.477 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_49ns_98_1_1_U4/tmp_product__7/DSP_OUTPUT_INST/P[35]
                         net (fo=4, routed)           0.535     6.013    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_49ns_98_1_1_U4/tmp_product__7_n_70
    SLICE_X123Y23        LUT3 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.035     6.048 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_49ns_98_1_1_U4/tmp_product__2_i_22__0/O
                         net (fo=1, routed)           0.285     6.333    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969_n_748
    SLICE_X122Y22        CARRY8 (Prop_CARRY8_SLICEM_DI[4]_CO[7])
                                                      0.093     6.426 r  bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U4/tmp_product__2_i_2__0/CO[7]
                         net (fo=1, routed)           0.026     6.452    bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U4/tmp_product__2_i_2__0_n_0
    SLICE_X122Y23        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     6.467 r  bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U4/tmp_product__2_i_1__0/CO[7]
                         net (fo=1, routed)           0.026     6.493    bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U4/tmp_product__2_i_1__0_n_0
    SLICE_X122Y24        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     6.508 r  bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U4/tmp_product_i_3__0/CO[7]
                         net (fo=1, routed)           0.026     6.534    bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U4/tmp_product_i_3__0_n_0
    SLICE_X122Y25        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     6.549 r  bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U4/tmp_product_i_2__0/CO[7]
                         net (fo=1, routed)           0.026     6.575    bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U4/tmp_product_i_2__0_n_0
    SLICE_X122Y26        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     6.590 r  bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U4/tmp_product_i_1__0/CO[7]
                         net (fo=1, routed)           0.026     6.616    bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U4/tmp_product_i_1__0_n_0
    SLICE_X122Y27        CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.123     6.739 r  bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U4/tmp_product__0_i_2__0/O[7]
                         net (fo=11, routed)          1.033     7.772    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/DSP_ALU_INST_1[47]
    SLICE_X107Y41        FDRE                                         r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/i___252_psdsp_1/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=14639, unset)        0.021     8.021    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/ap_clk
    SLICE_X107Y41        FDRE                                         r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/i___252_psdsp_1/C
                         clock pessimism              0.000     8.021    
                         clock uncertainty           -0.035     7.986    
    SLICE_X107Y41        FDRE (Setup_GFF_SLICEM_C_D)
                                                      0.025     8.011    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/i___252_psdsp_1
  -------------------------------------------------------------------
                         required time                          8.011    
                         arrival time                          -7.772    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.240ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/Ex_1_reg_1725_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/tmp_product_i_1_psdsp_10/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.742ns  (logic 3.739ns (48.293%)  route 4.003ns (51.707%))
  Logic Levels:           19  (CARRY8=3 DSP_A_B_DATA=1 DSP_ALU=3 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=3 DSP_PREADD_DATA=1 LUT3=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 8.021 - 8.000 ) 
    Source Clock Delay      (SCD):    0.028ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14639, unset)        0.028     0.028    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/ap_clk
    SLICE_X119Y15        FDRE                                         r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/Ex_1_reg_1725_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y15        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     0.107 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/Ex_1_reg_1725_reg[2]/Q
                         net (fo=96, routed)          0.379     0.486    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/Ex_1_reg_1725[2]
    SLICE_X122Y16        LUT3 (Prop_H5LUT_SLICEM_I1_O)
                                                      0.161     0.647 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/i___135_i_1/O
                         net (fo=38, routed)          0.404     1.052    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/zext_ln506_fu_665_p1[2]
    SLICE_X121Y19        LUT6 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.088     1.140 f  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/tmp_product__2_i_113/O
                         net (fo=2, routed)           0.224     1.364    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/tmp_product__2_i_113_n_0
    SLICE_X124Y19        LUT5 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.090     1.454 f  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/tmp_product__2_i_79/O
                         net (fo=2, routed)           0.151     1.605    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/tmp_product__2_i_79_n_0
    SLICE_X125Y18        LUT3 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.122     1.727 f  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/tmp_product__2_i_47/O
                         net (fo=1, routed)           0.185     1.912    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/tmp_product__2_i_47_n_0
    SLICE_X124Y19        LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.090     2.002 f  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/tmp_product__2_i_15/O
                         net (fo=12, routed)          0.538     2.540    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_49ns_98_1_1_U4/tmp_product__5/A[2]
    DSP48E2_X17Y5        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[2]_A2_DATA[2])
                                                      0.192     2.732 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_49ns_98_1_1_U4/tmp_product__5/DSP_A_B_DATA_INST/A2_DATA[2]
                         net (fo=1, routed)           0.000     2.732    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_49ns_98_1_1_U4/tmp_product__5/DSP_A_B_DATA.A2_DATA<2>
    DSP48E2_X17Y5        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[2]_A2A1[2])
                                                      0.076     2.808 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_49ns_98_1_1_U4/tmp_product__5/DSP_PREADD_DATA_INST/A2A1[2]
                         net (fo=1, routed)           0.000     2.808    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_49ns_98_1_1_U4/tmp_product__5/DSP_PREADD_DATA.A2A1<2>
    DSP48E2_X17Y5        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[2]_U[23])
                                                      0.505     3.313 f  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_49ns_98_1_1_U4/tmp_product__5/DSP_MULTIPLIER_INST/U[23]
                         net (fo=1, routed)           0.000     3.313    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_49ns_98_1_1_U4/tmp_product__5/DSP_MULTIPLIER.U<23>
    DSP48E2_X17Y5        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[23]_U_DATA[23])
                                                      0.047     3.360 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_49ns_98_1_1_U4/tmp_product__5/DSP_M_DATA_INST/U_DATA[23]
                         net (fo=1, routed)           0.000     3.360    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_49ns_98_1_1_U4/tmp_product__5/DSP_M_DATA.U_DATA<23>
    DSP48E2_X17Y5        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[23]_ALU_OUT[47])
                                                      0.585     3.945 f  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_49ns_98_1_1_U4/tmp_product__5/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     3.945    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_49ns_98_1_1_U4/tmp_product__5/DSP_ALU.ALU_OUT<47>
    DSP48E2_X17Y5        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     4.067 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_49ns_98_1_1_U4/tmp_product__5/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.073     4.140    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_49ns_98_1_1_U4/tmp_product__6/PCIN[47]
    DSP48E2_X17Y6        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[47])
                                                      0.546     4.686 f  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_49ns_98_1_1_U4/tmp_product__6/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     4.686    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_49ns_98_1_1_U4/tmp_product__6/DSP_ALU.ALU_OUT<47>
    DSP48E2_X17Y6        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     4.808 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_49ns_98_1_1_U4/tmp_product__6/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     4.822    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_49ns_98_1_1_U4/tmp_product__7/PCIN[47]
    DSP48E2_X17Y7        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[35])
                                                      0.546     5.368 f  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_49ns_98_1_1_U4/tmp_product__7/DSP_ALU_INST/ALU_OUT[35]
                         net (fo=1, routed)           0.000     5.368    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_49ns_98_1_1_U4/tmp_product__7/DSP_ALU.ALU_OUT<35>
    DSP48E2_X17Y7        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[35]_P[35])
                                                      0.109     5.477 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_49ns_98_1_1_U4/tmp_product__7/DSP_OUTPUT_INST/P[35]
                         net (fo=4, routed)           0.535     6.013    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_49ns_98_1_1_U4/tmp_product__7_n_70
    SLICE_X123Y23        LUT3 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.035     6.048 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_49ns_98_1_1_U4/tmp_product__2_i_22__0/O
                         net (fo=1, routed)           0.285     6.333    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969_n_748
    SLICE_X122Y22        CARRY8 (Prop_CARRY8_SLICEM_DI[4]_CO[7])
                                                      0.093     6.426 r  bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U4/tmp_product__2_i_2__0/CO[7]
                         net (fo=1, routed)           0.026     6.452    bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U4/tmp_product__2_i_2__0_n_0
    SLICE_X122Y23        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     6.467 r  bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U4/tmp_product__2_i_1__0/CO[7]
                         net (fo=1, routed)           0.026     6.493    bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U4/tmp_product__2_i_1__0_n_0
    SLICE_X122Y24        CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.116     6.609 r  bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U4/tmp_product_i_3__0/O[7]
                         net (fo=11, routed)          1.161     7.770    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/DSP_ALU_INST_1[23]
    SLICE_X106Y35        FDRE                                         r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/tmp_product_i_1_psdsp_10/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=14639, unset)        0.021     8.021    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/ap_clk
    SLICE_X106Y35        FDRE                                         r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/tmp_product_i_1_psdsp_10/C
                         clock pessimism              0.000     8.021    
                         clock uncertainty           -0.035     7.986    
    SLICE_X106Y35        FDRE (Setup_FFF2_SLICEM_C_D)
                                                      0.025     8.011    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/tmp_product_i_1_psdsp_10
  -------------------------------------------------------------------
                         required time                          8.011    
                         arrival time                          -7.770    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.249ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/Ex_1_reg_1725_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/i___378_psdsp/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.734ns  (logic 3.746ns (48.435%)  route 3.988ns (51.565%))
  Logic Levels:           23  (CARRY8=7 DSP_A_B_DATA=1 DSP_ALU=3 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=3 DSP_PREADD_DATA=1 LUT3=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 8.021 - 8.000 ) 
    Source Clock Delay      (SCD):    0.028ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14639, unset)        0.028     0.028    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/ap_clk
    SLICE_X119Y15        FDRE                                         r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/Ex_1_reg_1725_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y15        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     0.107 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/Ex_1_reg_1725_reg[2]/Q
                         net (fo=96, routed)          0.379     0.486    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/Ex_1_reg_1725[2]
    SLICE_X122Y16        LUT3 (Prop_H5LUT_SLICEM_I1_O)
                                                      0.161     0.647 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/i___135_i_1/O
                         net (fo=38, routed)          0.404     1.052    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/zext_ln506_fu_665_p1[2]
    SLICE_X121Y19        LUT6 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.088     1.140 f  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/tmp_product__2_i_113/O
                         net (fo=2, routed)           0.224     1.364    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/tmp_product__2_i_113_n_0
    SLICE_X124Y19        LUT5 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.090     1.454 f  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/tmp_product__2_i_79/O
                         net (fo=2, routed)           0.151     1.605    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/tmp_product__2_i_79_n_0
    SLICE_X125Y18        LUT3 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.122     1.727 f  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/tmp_product__2_i_47/O
                         net (fo=1, routed)           0.185     1.912    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/tmp_product__2_i_47_n_0
    SLICE_X124Y19        LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.090     2.002 f  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/tmp_product__2_i_15/O
                         net (fo=12, routed)          0.538     2.540    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_49ns_98_1_1_U4/tmp_product__5/A[2]
    DSP48E2_X17Y5        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[2]_A2_DATA[2])
                                                      0.192     2.732 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_49ns_98_1_1_U4/tmp_product__5/DSP_A_B_DATA_INST/A2_DATA[2]
                         net (fo=1, routed)           0.000     2.732    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_49ns_98_1_1_U4/tmp_product__5/DSP_A_B_DATA.A2_DATA<2>
    DSP48E2_X17Y5        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[2]_A2A1[2])
                                                      0.076     2.808 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_49ns_98_1_1_U4/tmp_product__5/DSP_PREADD_DATA_INST/A2A1[2]
                         net (fo=1, routed)           0.000     2.808    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_49ns_98_1_1_U4/tmp_product__5/DSP_PREADD_DATA.A2A1<2>
    DSP48E2_X17Y5        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[2]_U[23])
                                                      0.505     3.313 f  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_49ns_98_1_1_U4/tmp_product__5/DSP_MULTIPLIER_INST/U[23]
                         net (fo=1, routed)           0.000     3.313    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_49ns_98_1_1_U4/tmp_product__5/DSP_MULTIPLIER.U<23>
    DSP48E2_X17Y5        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[23]_U_DATA[23])
                                                      0.047     3.360 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_49ns_98_1_1_U4/tmp_product__5/DSP_M_DATA_INST/U_DATA[23]
                         net (fo=1, routed)           0.000     3.360    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_49ns_98_1_1_U4/tmp_product__5/DSP_M_DATA.U_DATA<23>
    DSP48E2_X17Y5        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[23]_ALU_OUT[47])
                                                      0.585     3.945 f  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_49ns_98_1_1_U4/tmp_product__5/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     3.945    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_49ns_98_1_1_U4/tmp_product__5/DSP_ALU.ALU_OUT<47>
    DSP48E2_X17Y5        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     4.067 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_49ns_98_1_1_U4/tmp_product__5/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.073     4.140    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_49ns_98_1_1_U4/tmp_product__6/PCIN[47]
    DSP48E2_X17Y6        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[47])
                                                      0.546     4.686 f  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_49ns_98_1_1_U4/tmp_product__6/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     4.686    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_49ns_98_1_1_U4/tmp_product__6/DSP_ALU.ALU_OUT<47>
    DSP48E2_X17Y6        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     4.808 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_49ns_98_1_1_U4/tmp_product__6/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     4.822    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_49ns_98_1_1_U4/tmp_product__7/PCIN[47]
    DSP48E2_X17Y7        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[35])
                                                      0.546     5.368 f  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_49ns_98_1_1_U4/tmp_product__7/DSP_ALU_INST/ALU_OUT[35]
                         net (fo=1, routed)           0.000     5.368    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_49ns_98_1_1_U4/tmp_product__7/DSP_ALU.ALU_OUT<35>
    DSP48E2_X17Y7        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[35]_P[35])
                                                      0.109     5.477 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_49ns_98_1_1_U4/tmp_product__7/DSP_OUTPUT_INST/P[35]
                         net (fo=4, routed)           0.535     6.013    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_49ns_98_1_1_U4/tmp_product__7_n_70
    SLICE_X123Y23        LUT3 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.035     6.048 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_49ns_98_1_1_U4/tmp_product__2_i_22__0/O
                         net (fo=1, routed)           0.285     6.333    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969_n_748
    SLICE_X122Y22        CARRY8 (Prop_CARRY8_SLICEM_DI[4]_CO[7])
                                                      0.093     6.426 r  bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U4/tmp_product__2_i_2__0/CO[7]
                         net (fo=1, routed)           0.026     6.452    bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U4/tmp_product__2_i_2__0_n_0
    SLICE_X122Y23        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     6.467 r  bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U4/tmp_product__2_i_1__0/CO[7]
                         net (fo=1, routed)           0.026     6.493    bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U4/tmp_product__2_i_1__0_n_0
    SLICE_X122Y24        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     6.508 r  bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U4/tmp_product_i_3__0/CO[7]
                         net (fo=1, routed)           0.026     6.534    bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U4/tmp_product_i_3__0_n_0
    SLICE_X122Y25        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     6.549 r  bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U4/tmp_product_i_2__0/CO[7]
                         net (fo=1, routed)           0.026     6.575    bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U4/tmp_product_i_2__0_n_0
    SLICE_X122Y26        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     6.590 r  bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U4/tmp_product_i_1__0/CO[7]
                         net (fo=1, routed)           0.026     6.616    bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U4/tmp_product_i_1__0_n_0
    SLICE_X122Y27        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     6.631 r  bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U4/tmp_product__0_i_2__0/CO[7]
                         net (fo=1, routed)           0.026     6.657    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_49ns_98_1_1_U4/DSP_A_B_DATA_INST[0]
    SLICE_X122Y28        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.063     6.720 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_49ns_98_1_1_U4/tmp_product__0_i_1__0/O[0]
                         net (fo=11, routed)          1.042     7.762    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/I12[48]
    SLICE_X106Y33        FDRE                                         r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/i___378_psdsp/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=14639, unset)        0.021     8.021    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/ap_clk
    SLICE_X106Y33        FDRE                                         r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/i___378_psdsp/C
                         clock pessimism              0.000     8.021    
                         clock uncertainty           -0.035     7.986    
    SLICE_X106Y33        FDRE (Setup_AFF2_SLICEM_C_D)
                                                      0.025     8.011    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/i___378_psdsp
  -------------------------------------------------------------------
                         required time                          8.011    
                         arrival time                          -7.762    
  -------------------------------------------------------------------
                         slack                                  0.249    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_4_max_dsp_1_U64/fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/reg_2247_reg[56]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.095ns  (logic 0.039ns (41.053%)  route 0.056ns (58.947%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14639, unset)        0.012     0.012    bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_4_max_dsp_1_U64/fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/aclk
    SLICE_X105Y107       FDRE                                         r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_4_max_dsp_1_U64/fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y107       FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_4_max_dsp_1_U64/fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[4]/Q
                         net (fo=1, routed)           0.056     0.107    bd_0_i/hls_inst/inst/grp_fu_2067_p2[56]
    SLICE_X105Y106       FDRE                                         r  bd_0_i/hls_inst/inst/reg_2247_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14639, unset)        0.019     0.019    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X105Y106       FDRE                                         r  bd_0_i/hls_inst/inst/reg_2247_reg[56]/C
                         clock pessimism              0.000     0.019    
    SLICE_X105Y106       FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.047     0.066    bd_0_i/hls_inst/inst/reg_2247_reg[56]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.107    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/phi_y_reg_329_reg[58]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/dmul_64ns_64ns_64_4_max_dsp_1_U37/din1_buf1_reg[58]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.097ns  (logic 0.039ns (40.206%)  route 0.058ns (59.794%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14639, unset)        0.012     0.012    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/ap_clk
    SLICE_X103Y42        FDRE                                         r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/phi_y_reg_329_reg[58]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y42        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.051 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/phi_y_reg_329_reg[58]/Q
                         net (fo=1, routed)           0.058     0.109    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/dmul_64ns_64ns_64_4_max_dsp_1_U37/din1_buf1_reg[62]_0[58]
    SLICE_X103Y42        FDRE                                         r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/dmul_64ns_64ns_64_4_max_dsp_1_U37/din1_buf1_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14639, unset)        0.019     0.019    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/dmul_64ns_64ns_64_4_max_dsp_1_U37/ap_clk
    SLICE_X103Y42        FDRE                                         r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/dmul_64ns_64ns_64_4_max_dsp_1_U37/din1_buf1_reg[58]/C
                         clock pessimism              0.000     0.019    
    SLICE_X103Y42        FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.047     0.066    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/dmul_64ns_64ns_64_4_max_dsp_1_U37/din1_buf1_reg[58]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.109    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/phi_x_reg_323_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/dmul_64ns_64ns_64_4_max_dsp_1_U38/din1_buf1_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.097ns  (logic 0.039ns (40.206%)  route 0.058ns (59.794%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14639, unset)        0.012     0.012    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/ap_clk
    SLICE_X82Y72         FDRE                                         r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/phi_x_reg_323_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y72         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.051 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/phi_x_reg_323_reg[32]/Q
                         net (fo=1, routed)           0.058     0.109    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/dmul_64ns_64ns_64_4_max_dsp_1_U38/din1_buf1_reg[62]_0[32]
    SLICE_X82Y72         FDRE                                         r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/dmul_64ns_64ns_64_4_max_dsp_1_U38/din1_buf1_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14639, unset)        0.019     0.019    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/dmul_64ns_64ns_64_4_max_dsp_1_U38/ap_clk
    SLICE_X82Y72         FDRE                                         r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/dmul_64ns_64ns_64_4_max_dsp_1_U38/din1_buf1_reg[32]/C
                         clock pessimism              0.000     0.019    
    SLICE_X82Y72         FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.047     0.066    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/dmul_64ns_64ns_64_4_max_dsp_1_U38/din1_buf1_reg[32]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.109    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_4_max_dsp_1_U62/fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[47]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/reg_2235_reg[47]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.039ns (40.625%)  route 0.057ns (59.375%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14639, unset)        0.013     0.013    bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_4_max_dsp_1_U62/fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/aclk
    SLICE_X103Y100       FDRE                                         r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_4_max_dsp_1_U62/fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y100       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.052 r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_4_max_dsp_1_U62/fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[47]/Q
                         net (fo=1, routed)           0.057     0.109    bd_0_i/hls_inst/inst/grp_fu_2057_p2[47]
    SLICE_X103Y99        FDRE                                         r  bd_0_i/hls_inst/inst/reg_2235_reg[47]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14639, unset)        0.019     0.019    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X103Y99        FDRE                                         r  bd_0_i/hls_inst/inst/reg_2235_reg[47]/C
                         clock pessimism              0.000     0.019    
    SLICE_X103Y99        FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     0.066    bd_0_i/hls_inst/inst/reg_2235_reg[47]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.109    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_4_max_dsp_1_U65/fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/reg_2252_reg[54]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.097ns  (logic 0.039ns (40.206%)  route 0.058ns (59.794%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14639, unset)        0.012     0.012    bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_4_max_dsp_1_U65/fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/aclk
    SLICE_X123Y94        FDRE                                         r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_4_max_dsp_1_U65/fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y94        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.051 r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_4_max_dsp_1_U65/fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[2]/Q
                         net (fo=1, routed)           0.058     0.109    bd_0_i/hls_inst/inst/grp_fu_2072_p2[54]
    SLICE_X122Y93        FDRE                                         r  bd_0_i/hls_inst/inst/reg_2252_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14639, unset)        0.019     0.019    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X122Y93        FDRE                                         r  bd_0_i/hls_inst/inst/reg_2252_reg[54]/C
                         clock pessimism              0.000     0.019    
    SLICE_X122Y93        FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.047     0.066    bd_0_i/hls_inst/inst/reg_2252_reg[54]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.109    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_4_max_dsp_1_U61/fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/reg_2228_reg[54]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.039ns (40.492%)  route 0.057ns (59.508%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14639, unset)        0.013     0.013    bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_4_max_dsp_1_U61/fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/aclk
    SLICE_X123Y96        FDRE                                         r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_4_max_dsp_1_U61/fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y96        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.052 r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_4_max_dsp_1_U61/fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[2]/Q
                         net (fo=2, routed)           0.057     0.109    bd_0_i/hls_inst/inst/grp_fu_2050_p2[54]
    SLICE_X123Y97        FDRE                                         r  bd_0_i/hls_inst/inst/reg_2228_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14639, unset)        0.019     0.019    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X123Y97        FDRE                                         r  bd_0_i/hls_inst/inst/reg_2228_reg[54]/C
                         clock pessimism              0.000     0.019    
    SLICE_X123Y97        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     0.066    bd_0_i/hls_inst/inst/reg_2228_reg[54]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.109    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/dmul_64ns_64ns_64_4_max_dsp_1_U33/fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/dmul_64ns_64ns_64_4_max_dsp_1_U33/dout_r_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.098ns  (logic 0.040ns (40.816%)  route 0.058ns (59.184%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14639, unset)        0.012     0.012    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/dmul_64ns_64ns_64_4_max_dsp_1_U33/fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/aclk
    SLICE_X58Y59         FDRE                                         r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/dmul_64ns_64ns_64_4_max_dsp_1_U33/fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y59         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     0.052 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/dmul_64ns_64ns_64_4_max_dsp_1_U33/fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[32]/Q
                         net (fo=1, routed)           0.058     0.110    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/dmul_64ns_64ns_64_4_max_dsp_1_U33/r_tdata[32]
    SLICE_X58Y60         FDRE                                         r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/dmul_64ns_64ns_64_4_max_dsp_1_U33/dout_r_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14639, unset)        0.019     0.019    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/dmul_64ns_64ns_64_4_max_dsp_1_U33/ap_clk
    SLICE_X58Y60         FDRE                                         r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/dmul_64ns_64ns_64_4_max_dsp_1_U33/dout_r_reg[32]/C
                         clock pessimism              0.000     0.019    
    SLICE_X58Y60         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     0.066    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/dmul_64ns_64ns_64_4_max_dsp_1_U33/dout_r_reg[32]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.110    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_4_max_dsp_1_U62/fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[48]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/reg_2235_reg[48]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.098ns  (logic 0.039ns (39.796%)  route 0.059ns (60.204%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14639, unset)        0.012     0.012    bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_4_max_dsp_1_U62/fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/aclk
    SLICE_X103Y100       FDRE                                         r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_4_max_dsp_1_U62/fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y100       FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.051 r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_4_max_dsp_1_U62/fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[48]/Q
                         net (fo=1, routed)           0.059     0.110    bd_0_i/hls_inst/inst/grp_fu_2057_p2[48]
    SLICE_X103Y100       FDRE                                         r  bd_0_i/hls_inst/inst/reg_2235_reg[48]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14639, unset)        0.019     0.019    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X103Y100       FDRE                                         r  bd_0_i/hls_inst/inst/reg_2235_reg[48]/C
                         clock pessimism              0.000     0.019    
    SLICE_X103Y100       FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     0.066    bd_0_i/hls_inst/inst/reg_2235_reg[48]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.110    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_4_max_dsp_1_U63/fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/reg_2241_reg[55]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.098ns  (logic 0.039ns (39.796%)  route 0.059ns (60.204%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14639, unset)        0.012     0.012    bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_4_max_dsp_1_U63/fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/aclk
    SLICE_X119Y103       FDRE                                         r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_4_max_dsp_1_U63/fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y103       FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.051 r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_4_max_dsp_1_U63/fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[3]/Q
                         net (fo=1, routed)           0.059     0.110    bd_0_i/hls_inst/inst/grp_fu_2062_p2[55]
    SLICE_X119Y103       FDRE                                         r  bd_0_i/hls_inst/inst/reg_2241_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14639, unset)        0.019     0.019    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X119Y103       FDRE                                         r  bd_0_i/hls_inst/inst/reg_2241_reg[55]/C
                         clock pessimism              0.000     0.019    
    SLICE_X119Y103       FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     0.066    bd_0_i/hls_inst/inst/reg_2241_reg[55]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.110    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_4_max_dsp_1_U64/fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/reg_2247_reg[52]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.098ns  (logic 0.039ns (39.796%)  route 0.059ns (60.204%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14639, unset)        0.012     0.012    bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_4_max_dsp_1_U64/fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/aclk
    SLICE_X105Y106       FDRE                                         r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_4_max_dsp_1_U64/fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y106       FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.051 r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_4_max_dsp_1_U64/fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[0]/Q
                         net (fo=1, routed)           0.059     0.110    bd_0_i/hls_inst/inst/grp_fu_2067_p2[52]
    SLICE_X105Y106       FDRE                                         r  bd_0_i/hls_inst/inst/reg_2247_reg[52]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14639, unset)        0.019     0.019    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X105Y106       FDRE                                         r  bd_0_i/hls_inst/inst/reg_2247_reg[52]/C
                         clock pessimism              0.000     0.019    
    SLICE_X105Y106       FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     0.066    bd_0_i/hls_inst/inst/reg_2247_reg[52]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.110    
  -------------------------------------------------------------------
                         slack                                  0.044    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         8.000       6.431      RAMB36_X7Y13  bd_0_i/hls_inst/inst/DATA_x_U/ram_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.569         8.000       6.431      RAMB36_X7Y13  bd_0_i/hls_inst/inst/DATA_x_U/ram_reg_bram_0/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         8.000       6.431      RAMB36_X7Y16  bd_0_i/hls_inst/inst/DATA_x_U/ram_reg_bram_1/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.569         8.000       6.431      RAMB36_X7Y16  bd_0_i/hls_inst/inst/DATA_x_U/ram_reg_bram_1/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         8.000       6.431      RAMB36_X7Y12  bd_0_i/hls_inst/inst/DATA_y_U/ram_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.569         8.000       6.431      RAMB36_X7Y12  bd_0_i/hls_inst/inst/DATA_y_U/ram_reg_bram_0/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         8.000       6.431      RAMB36_X7Y14  bd_0_i/hls_inst/inst/DATA_y_U/ram_reg_bram_1/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.569         8.000       6.431      RAMB36_X7Y14  bd_0_i/hls_inst/inst/DATA_y_U/ram_reg_bram_1/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         8.000       6.431      RAMB36_X6Y12  bd_0_i/hls_inst/inst/data_x_U_x/ram_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.569         8.000       6.431      RAMB36_X6Y12  bd_0_i/hls_inst/inst/data_x_U_x/ram_reg_bram_0/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         4.000       3.458      RAMB36_X7Y13  bd_0_i/hls_inst/inst/DATA_x_U/ram_reg_bram_0/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         4.000       3.458      RAMB36_X7Y13  bd_0_i/hls_inst/inst/DATA_x_U/ram_reg_bram_0/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         4.000       3.458      RAMB36_X7Y13  bd_0_i/hls_inst/inst/DATA_x_U/ram_reg_bram_0/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         4.000       3.458      RAMB36_X7Y13  bd_0_i/hls_inst/inst/DATA_x_U/ram_reg_bram_0/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         4.000       3.458      RAMB36_X7Y16  bd_0_i/hls_inst/inst/DATA_x_U/ram_reg_bram_1/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         4.000       3.458      RAMB36_X7Y16  bd_0_i/hls_inst/inst/DATA_x_U/ram_reg_bram_1/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         4.000       3.458      RAMB36_X7Y16  bd_0_i/hls_inst/inst/DATA_x_U/ram_reg_bram_1/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         4.000       3.458      RAMB36_X7Y16  bd_0_i/hls_inst/inst/DATA_x_U/ram_reg_bram_1/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         4.000       3.458      RAMB36_X7Y12  bd_0_i/hls_inst/inst/DATA_y_U/ram_reg_bram_0/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         4.000       3.458      RAMB36_X7Y12  bd_0_i/hls_inst/inst/DATA_y_U/ram_reg_bram_0/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         4.000       3.458      RAMB36_X7Y13  bd_0_i/hls_inst/inst/DATA_x_U/ram_reg_bram_0/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         4.000       3.458      RAMB36_X7Y13  bd_0_i/hls_inst/inst/DATA_x_U/ram_reg_bram_0/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         4.000       3.458      RAMB36_X7Y13  bd_0_i/hls_inst/inst/DATA_x_U/ram_reg_bram_0/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         4.000       3.458      RAMB36_X7Y13  bd_0_i/hls_inst/inst/DATA_x_U/ram_reg_bram_0/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         4.000       3.458      RAMB36_X7Y16  bd_0_i/hls_inst/inst/DATA_x_U/ram_reg_bram_1/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         4.000       3.458      RAMB36_X7Y16  bd_0_i/hls_inst/inst/DATA_x_U/ram_reg_bram_1/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         4.000       3.458      RAMB36_X7Y16  bd_0_i/hls_inst/inst/DATA_x_U/ram_reg_bram_1/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         4.000       3.458      RAMB36_X7Y16  bd_0_i/hls_inst/inst/DATA_x_U/ram_reg_bram_1/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         4.000       3.458      RAMB36_X7Y12  bd_0_i/hls_inst/inst/DATA_y_U/ram_reg_bram_0/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         4.000       3.458      RAMB36_X7Y12  bd_0_i/hls_inst/inst/DATA_y_U/ram_reg_bram_0/CLKARDCLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ap_ctrl_start
                            (input port)
  Destination:            ap_ctrl_idle
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.145ns  (logic 0.110ns (75.862%)  route 0.035ns (24.138%))
  Logic Levels:           1  (LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_ctrl_start (IN)
                         net (fo=3, unset)            0.000     0.000    bd_0_i/hls_inst/inst/ap_start
    SLICE_X85Y105        LUT2 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.110     0.110 r  bd_0_i/hls_inst/inst/ap_idle_INST_0/O
                         net (fo=0)                   0.035     0.145    ap_ctrl_idle
                                                                      r  ap_ctrl_idle (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ap_ctrl_start
                            (input port)
  Destination:            ap_ctrl_idle
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.059ns  (logic 0.042ns (71.186%)  route 0.017ns (28.814%))
  Logic Levels:           1  (LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_ctrl_start (IN)
                         net (fo=3, unset)            0.000     0.000    bd_0_i/hls_inst/inst/ap_start
    SLICE_X85Y105        LUT2 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.042     0.042 r  bd_0_i/hls_inst/inst/ap_idle_INST_0/O
                         net (fo=0)                   0.017     0.059    ap_ctrl_idle
                                                                      r  ap_ctrl_idle (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  ap_clk
  To Clock:  

Max Delay           303 Endpoints
Min Delay           303 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U53/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            work_y_d1[55]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.827ns  (logic 1.957ns (33.583%)  route 3.870ns (66.417%))
  Logic Levels:           14  (CARRY8=1 DSP_A_B_DATA=1 DSP_ALU=1 DSP_OUTPUT=1 LUT2=2 LUT3=1 LUT4=2 LUT5=2 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14639, unset)        0.030     0.030    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U53/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/aclk
    SLICE_X114Y68        FDRE                                         r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U53/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y68        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.078     0.108 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U53/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/Q
                         net (fo=17, routed)          0.433     0.541    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U53/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/out[0]
    SLICE_X111Y71        LUT4 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.145     0.686 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U53/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/m_axis_result_tdata[52]_INST_0_i_8/O
                         net (fo=2, routed)           0.092     0.778    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U53/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/m_axis_result_tdata[52]_INST_0_i_8_n_0
    SLICE_X111Y71        LUT5 (Prop_G5LUT_SLICEM_I4_O)
                                                      0.068     0.846 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U53/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_5/O
                         net (fo=73, routed)          0.352     1.198    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U53/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[2]_0
    SLICE_X107Y70        LUT2 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.125     1.323 f  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U53/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_8/O
                         net (fo=3, routed)           0.099     1.423    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U53/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[2]_2
    SLICE_X107Y69        LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.101     1.524 f  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U53/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_3__1/O
                         net (fo=1, routed)           0.180     1.704    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U53/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.SPECIAL.RND_CHAIN/NORM_1_OR_0.STRUCT_REQ.SPECIAL.carry
    SLICE_X107Y70        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[0])
                                                      0.107     1.811 f  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U53/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.SPECIAL.RND_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[0]
                         net (fo=1, routed)           0.232     2.043    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U53/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/B[1]
    DSP48E2_X14Y22       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[1]_B_ALU[1])
                                                      0.165     2.208 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U53/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/B_ALU[1]
                         net (fo=1, routed)           0.000     2.208    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U53/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA.B_ALU<1>
    DSP48E2_X14Y22       DSP_ALU (Prop_DSP_ALU_DSP48E2_B_ALU[1]_ALU_OUT[47])
                                                      0.541     2.749 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U53/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     2.749    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U53/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
    DSP48E2_X14Y22       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_P[47])
                                                      0.109     2.858 f  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U53/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[47]
                         net (fo=8, routed)           0.235     3.092    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U53/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP_LOGIC_ADDERS.RND_1/P[0]
    SLICE_X110Y70        LUT2 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.136     3.228 f  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U53/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP_LOGIC_ADDERS.RND_1/m_axis_result_tdata[54]_INST_0_i_2/O
                         net (fo=2, routed)           0.291     3.520    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U53/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/A_Z_DET/i_pipe/reg_2187_reg[54]
    SLICE_X112Y63        LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.123     3.643 f  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U53/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/A_Z_DET/i_pipe/m_axis_result_tdata[54]_INST_0_i_1/O
                         net (fo=3, routed)           0.048     3.691    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U53/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_ADDER_YES.carry_in
    SLICE_X112Y62        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.036     3.727 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U53/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/m_axis_result_tdata[57]_INST_0_i_1/O
                         net (fo=3, routed)           0.301     4.028    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U53/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/m_axis_result_tdata[57]_INST_0_i_1_n_0
    SLICE_X114Y64        LUT4 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.051     4.079 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U53/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/m_axis_result_tdata[55]_INST_0/O
                         net (fo=6, routed)           1.343     5.421    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U55/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/work_y_d0[63][55]
    SLICE_X118Y96        LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.037     5.458 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U55/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/work_y_d1[55]_INST_0_i_1/O
                         net (fo=1, routed)           0.229     5.687    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U55/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/work_y_d1[55]_INST_0_i_1_n_0
    SLICE_X118Y96        LUT3 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.135     5.822 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U55/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/work_y_d1[55]_INST_0/O
                         net (fo=0)                   0.035     5.857    work_y_d1[55]
                                                                      r  work_y_d1[55] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U52/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            work_x_d1[55]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.772ns  (logic 1.922ns (33.299%)  route 3.850ns (66.701%))
  Logic Levels:           14  (CARRY8=1 DSP_A_B_DATA=1 DSP_ALU=1 DSP_OUTPUT=1 LUT2=2 LUT3=1 LUT4=2 LUT5=2 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14639, unset)        0.030     0.030    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U52/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/aclk
    SLICE_X87Y98         FDRE                                         r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U52/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y98         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     0.108 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U52/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[2]/Q
                         net (fo=1, routed)           0.431     0.539    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U52/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/opt_has_pipe.first_q[2]
    SLICE_X88Y98         LUT4 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.053     0.592 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U52/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/m_axis_result_tdata[52]_INST_0_i_10/O
                         net (fo=3, routed)           0.154     0.746    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U52/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/m_axis_result_tdata[52]_INST_0_i_10_n_0
    SLICE_X88Y99         LUT5 (Prop_A5LUT_SLICEM_I4_O)
                                                      0.139     0.885 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U52/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_6/O
                         net (fo=65, routed)          0.144     1.029    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U52/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[2]_1
    SLICE_X88Y98         LUT2 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.100     1.129 f  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U52/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_8/O
                         net (fo=3, routed)           0.348     1.477    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U52/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[2]_2
    SLICE_X88Y90         LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.125     1.602 f  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U52/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_3__1/O
                         net (fo=1, routed)           0.199     1.801    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U52/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.SPECIAL.RND_CHAIN/NORM_1_OR_0.STRUCT_REQ.SPECIAL.carry
    SLICE_X88Y90         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[0])
                                                      0.107     1.908 f  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U52/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.SPECIAL.RND_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[0]
                         net (fo=1, routed)           0.474     2.382    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U52/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/B[1]
    DSP48E2_X12Y29       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[1]_B_ALU[1])
                                                      0.165     2.547 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U52/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/B_ALU[1]
                         net (fo=1, routed)           0.000     2.547    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U52/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA.B_ALU<1>
    DSP48E2_X12Y29       DSP_ALU (Prop_DSP_ALU_DSP48E2_B_ALU[1]_ALU_OUT[47])
                                                      0.541     3.088 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U52/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     3.088    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U52/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
    DSP48E2_X12Y29       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_P[47])
                                                      0.109     3.197 f  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U52/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[47]
                         net (fo=8, routed)           0.459     3.657    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U52/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP_LOGIC_ADDERS.RND_1/P[0]
    SLICE_X90Y91         LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.133     3.790 f  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U52/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP_LOGIC_ADDERS.RND_1/m_axis_result_tdata[54]_INST_0_i_2/O
                         net (fo=2, routed)           0.350     4.140    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U52/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/A_Z_DET/i_pipe/ram_reg_bram_1
    SLICE_X91Y99         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.039     4.179 f  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U52/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/A_Z_DET/i_pipe/m_axis_result_tdata[54]_INST_0_i_1/O
                         net (fo=3, routed)           0.099     4.278    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U52/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_ADDER_YES.carry_in
    SLICE_X92Y99         LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.089     4.367 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U52/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/m_axis_result_tdata[57]_INST_0_i_1/O
                         net (fo=3, routed)           0.088     4.455    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U52/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/m_axis_result_tdata[57]_INST_0_i_1_n_0
    SLICE_X92Y99         LUT4 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.050     4.505 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U52/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/m_axis_result_tdata[55]_INST_0/O
                         net (fo=6, routed)           0.804     5.309    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U54/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/d1[55]
    SLICE_X113Y97        LUT5 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.098     5.407 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U54/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/work_x_d1[55]_INST_0_i_1/O
                         net (fo=1, routed)           0.277     5.684    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U54/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/work_x_d1[55]_INST_0_i_1_n_0
    SLICE_X113Y97        LUT3 (Prop_H5LUT_SLICEL_I2_O)
                                                      0.096     5.780 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U54/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/work_x_d1[55]_INST_0/O
                         net (fo=0)                   0.022     5.802    work_x_d1[55]
                                                                      r  work_x_d1[55] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U55/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            work_y_d1[62]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.755ns  (logic 1.734ns (30.130%)  route 4.021ns (69.870%))
  Logic Levels:           14  (CARRY8=1 DSP_A_B_DATA=1 DSP_ALU=1 DSP_OUTPUT=1 LUT2=2 LUT3=1 LUT4=1 LUT5=3 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14639, unset)        0.029     0.029    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U55/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/aclk
    SLICE_X130Y76        FDRE                                         r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U55/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y76        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     0.108 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U55/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[2]/Q
                         net (fo=1, routed)           0.292     0.400    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U55/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/opt_has_pipe.first_q[2]
    SLICE_X129Y79        LUT4 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.088     0.488 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U55/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/m_axis_result_tdata[52]_INST_0_i_10/O
                         net (fo=3, routed)           0.044     0.532    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U55/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/m_axis_result_tdata[52]_INST_0_i_10_n_0
    SLICE_X129Y79        LUT5 (Prop_B5LUT_SLICEM_I4_O)
                                                      0.103     0.635 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U55/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_6/O
                         net (fo=65, routed)          0.229     0.865    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U55/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[2]_1
    SLICE_X130Y78        LUT2 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.051     0.916 f  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U55/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_8/O
                         net (fo=3, routed)           0.387     1.303    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U55/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[2]_2
    SLICE_X126Y78        LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.052     1.355 f  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U55/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_3__1/O
                         net (fo=1, routed)           0.261     1.616    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U55/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.SPECIAL.RND_CHAIN/NORM_1_OR_0.STRUCT_REQ.SPECIAL.carry
    SLICE_X125Y78        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.105     1.721 f  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U55/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.SPECIAL.RND_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[0]
                         net (fo=1, routed)           0.362     2.083    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U55/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/B[1]
    DSP48E2_X16Y24       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[1]_B_ALU[1])
                                                      0.165     2.248 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U55/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/B_ALU[1]
                         net (fo=1, routed)           0.000     2.248    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U55/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA.B_ALU<1>
    DSP48E2_X16Y24       DSP_ALU (Prop_DSP_ALU_DSP48E2_B_ALU[1]_ALU_OUT[47])
                                                      0.541     2.789 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U55/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     2.789    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U55/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
    DSP48E2_X16Y24       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_P[47])
                                                      0.109     2.898 f  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U55/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[47]
                         net (fo=8, routed)           0.350     3.248    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U55/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP_LOGIC_ADDERS.RND_1/P[0]
    SLICE_X122Y80        LUT2 (Prop_B5LUT_SLICEM_I1_O)
                                                      0.116     3.364 f  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U55/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP_LOGIC_ADDERS.RND_1/m_axis_result_tdata[54]_INST_0_i_2/O
                         net (fo=2, routed)           0.255     3.619    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U55/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/m_axis_result_tdata[59]_INST_0_i_1
    SLICE_X124Y85        LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.037     3.656 f  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U55/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/m_axis_result_tdata[62]_INST_0_i_9/O
                         net (fo=3, routed)           0.234     3.890    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U55/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/opt_has_pipe.first_q_reg[7]
    SLICE_X123Y85        LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.050     3.940 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U55/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/m_axis_result_tdata[62]_INST_0_i_3/O
                         net (fo=2, routed)           0.098     4.037    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U55/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/m_axis_result_tdata[62]_INST_0_i_3_n_0
    SLICE_X123Y86        LUT5 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.089     4.126 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U55/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/m_axis_result_tdata[62]_INST_0/O
                         net (fo=6, routed)           1.206     5.332    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U55/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/dout[62]
    SLICE_X114Y87        LUT5 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.098     5.430 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U55/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/work_y_d1[62]_INST_0_i_1/O
                         net (fo=1, routed)           0.303     5.733    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U55/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/work_y_d1[62]_INST_0_i_1_n_0
    SLICE_X114Y87        LUT3 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.051     5.784 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U55/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/work_y_d1[62]_INST_0/O
                         net (fo=0)                   0.000     5.784    work_y_d1[62]
                                                                      r  work_y_d1[62] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U55/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            work_y_d1[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.649ns  (logic 1.661ns (29.402%)  route 3.988ns (70.598%))
  Logic Levels:           11  (CARRY8=1 DSP_A_B_DATA=1 DSP_ALU=1 DSP_OUTPUT=1 LUT2=1 LUT3=2 LUT4=1 LUT5=2 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14639, unset)        0.029     0.029    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U55/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/aclk
    SLICE_X130Y76        FDRE                                         r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U55/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y76        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     0.108 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U55/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[2]/Q
                         net (fo=1, routed)           0.292     0.400    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U55/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/opt_has_pipe.first_q[2]
    SLICE_X129Y79        LUT4 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.088     0.488 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U55/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/m_axis_result_tdata[52]_INST_0_i_10/O
                         net (fo=3, routed)           0.044     0.532    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U55/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/m_axis_result_tdata[52]_INST_0_i_10_n_0
    SLICE_X129Y79        LUT5 (Prop_B5LUT_SLICEM_I4_O)
                                                      0.103     0.635 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U55/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_6/O
                         net (fo=65, routed)          0.229     0.865    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U55/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[2]_1
    SLICE_X130Y78        LUT2 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.051     0.916 f  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U55/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_8/O
                         net (fo=3, routed)           0.387     1.303    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U55/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[2]_2
    SLICE_X126Y78        LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.052     1.355 f  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U55/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_3__1/O
                         net (fo=1, routed)           0.261     1.616    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U55/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.SPECIAL.RND_CHAIN/NORM_1_OR_0.STRUCT_REQ.SPECIAL.carry
    SLICE_X125Y78        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.105     1.721 f  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U55/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.SPECIAL.RND_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[0]
                         net (fo=1, routed)           0.362     2.083    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U55/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/B[1]
    DSP48E2_X16Y24       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[1]_B_ALU[1])
                                                      0.165     2.248 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U55/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/B_ALU[1]
                         net (fo=1, routed)           0.000     2.248    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U55/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA.B_ALU<1>
    DSP48E2_X16Y24       DSP_ALU (Prop_DSP_ALU_DSP48E2_B_ALU[1]_ALU_OUT[1])
                                                      0.541     2.789 f  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U55/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[1]
                         net (fo=1, routed)           0.000     2.789    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U55/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<1>
    DSP48E2_X16Y24       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[1]_P[1])
                                                      0.109     2.898 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U55/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[1]
                         net (fo=1, routed)           0.309     3.207    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U55/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/P[0]
    SLICE_X121Y68        LUT3 (Prop_C5LUT_SLICEM_I2_O)
                                                      0.099     3.306 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U55/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/mant_op_inferred_i_52/O
                         net (fo=6, routed)           2.000     5.306    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U55/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/dout[0]
    SLICE_X116Y52        LUT5 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.123     5.429 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U55/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/work_y_d1[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.103     5.532    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U55/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/work_y_d1[0]_INST_0_i_1_n_0
    SLICE_X116Y52        LUT3 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.146     5.678 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U55/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/work_y_d1[0]_INST_0/O
                         net (fo=0)                   0.000     5.678    work_y_d1[0]
                                                                      r  work_y_d1[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U52/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            work_x_d1[56]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.557ns  (logic 1.919ns (34.531%)  route 3.638ns (65.469%))
  Logic Levels:           14  (CARRY8=1 DSP_A_B_DATA=1 DSP_ALU=1 DSP_OUTPUT=1 LUT2=2 LUT3=1 LUT4=1 LUT5=3 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14639, unset)        0.030     0.030    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U52/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/aclk
    SLICE_X87Y98         FDRE                                         r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U52/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y98         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     0.108 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U52/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[2]/Q
                         net (fo=1, routed)           0.431     0.539    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U52/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/opt_has_pipe.first_q[2]
    SLICE_X88Y98         LUT4 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.053     0.592 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U52/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/m_axis_result_tdata[52]_INST_0_i_10/O
                         net (fo=3, routed)           0.154     0.746    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U52/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/m_axis_result_tdata[52]_INST_0_i_10_n_0
    SLICE_X88Y99         LUT5 (Prop_A5LUT_SLICEM_I4_O)
                                                      0.139     0.885 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U52/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_6/O
                         net (fo=65, routed)          0.144     1.029    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U52/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[2]_1
    SLICE_X88Y98         LUT2 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.100     1.129 f  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U52/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_8/O
                         net (fo=3, routed)           0.348     1.477    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U52/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[2]_2
    SLICE_X88Y90         LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.125     1.602 f  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U52/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_3__1/O
                         net (fo=1, routed)           0.199     1.801    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U52/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.SPECIAL.RND_CHAIN/NORM_1_OR_0.STRUCT_REQ.SPECIAL.carry
    SLICE_X88Y90         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[0])
                                                      0.107     1.908 f  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U52/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.SPECIAL.RND_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[0]
                         net (fo=1, routed)           0.474     2.382    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U52/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/B[1]
    DSP48E2_X12Y29       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[1]_B_ALU[1])
                                                      0.165     2.547 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U52/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/B_ALU[1]
                         net (fo=1, routed)           0.000     2.547    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U52/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA.B_ALU<1>
    DSP48E2_X12Y29       DSP_ALU (Prop_DSP_ALU_DSP48E2_B_ALU[1]_ALU_OUT[47])
                                                      0.541     3.088 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U52/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     3.088    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U52/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
    DSP48E2_X12Y29       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_P[47])
                                                      0.109     3.197 f  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U52/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[47]
                         net (fo=8, routed)           0.459     3.657    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U52/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP_LOGIC_ADDERS.RND_1/P[0]
    SLICE_X90Y91         LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.133     3.790 f  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U52/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP_LOGIC_ADDERS.RND_1/m_axis_result_tdata[54]_INST_0_i_2/O
                         net (fo=2, routed)           0.350     4.140    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U52/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/A_Z_DET/i_pipe/ram_reg_bram_1
    SLICE_X91Y99         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.039     4.179 f  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U52/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/A_Z_DET/i_pipe/m_axis_result_tdata[54]_INST_0_i_1/O
                         net (fo=3, routed)           0.099     4.278    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U52/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_ADDER_YES.carry_in
    SLICE_X92Y99         LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.089     4.367 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U52/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/m_axis_result_tdata[57]_INST_0_i_1/O
                         net (fo=3, routed)           0.088     4.455    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U52/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/m_axis_result_tdata[57]_INST_0_i_1_n_0
    SLICE_X92Y99         LUT5 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.066     4.521 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U52/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/m_axis_result_tdata[56]_INST_0/O
                         net (fo=6, routed)           0.664     5.185    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U54/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/d1[56]
    SLICE_X107Y95        LUT5 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.124     5.309 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U54/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/work_x_d1[56]_INST_0_i_1/O
                         net (fo=1, routed)           0.227     5.536    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U54/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/work_x_d1[56]_INST_0_i_1_n_0
    SLICE_X107Y95        LUT3 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.051     5.587 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U54/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/work_x_d1[56]_INST_0/O
                         net (fo=0)                   0.000     5.587    work_x_d1[56]
                                                                      r  work_x_d1[56] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U52/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            work_x_d1[61]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.530ns  (logic 1.964ns (35.515%)  route 3.566ns (64.485%))
  Logic Levels:           14  (CARRY8=1 DSP_A_B_DATA=1 DSP_ALU=1 DSP_OUTPUT=1 LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=4)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14639, unset)        0.030     0.030    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U52/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/aclk
    SLICE_X87Y98         FDRE                                         r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U52/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y98         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     0.108 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U52/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[2]/Q
                         net (fo=1, routed)           0.431     0.539    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U52/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/opt_has_pipe.first_q[2]
    SLICE_X88Y98         LUT4 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.053     0.592 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U52/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/m_axis_result_tdata[52]_INST_0_i_10/O
                         net (fo=3, routed)           0.154     0.746    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U52/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/m_axis_result_tdata[52]_INST_0_i_10_n_0
    SLICE_X88Y99         LUT5 (Prop_A5LUT_SLICEM_I4_O)
                                                      0.139     0.885 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U52/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_6/O
                         net (fo=65, routed)          0.144     1.029    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U52/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[2]_1
    SLICE_X88Y98         LUT2 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.100     1.129 f  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U52/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_8/O
                         net (fo=3, routed)           0.348     1.477    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U52/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[2]_2
    SLICE_X88Y90         LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.125     1.602 f  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U52/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_3__1/O
                         net (fo=1, routed)           0.199     1.801    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U52/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.SPECIAL.RND_CHAIN/NORM_1_OR_0.STRUCT_REQ.SPECIAL.carry
    SLICE_X88Y90         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[0])
                                                      0.107     1.908 f  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U52/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.SPECIAL.RND_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[0]
                         net (fo=1, routed)           0.474     2.382    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U52/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/B[1]
    DSP48E2_X12Y29       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[1]_B_ALU[1])
                                                      0.165     2.547 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U52/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/B_ALU[1]
                         net (fo=1, routed)           0.000     2.547    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U52/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA.B_ALU<1>
    DSP48E2_X12Y29       DSP_ALU (Prop_DSP_ALU_DSP48E2_B_ALU[1]_ALU_OUT[47])
                                                      0.541     3.088 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U52/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     3.088    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U52/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
    DSP48E2_X12Y29       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_P[47])
                                                      0.109     3.197 f  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U52/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[47]
                         net (fo=8, routed)           0.459     3.657    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U52/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP_LOGIC_ADDERS.RND_1/P[0]
    SLICE_X90Y91         LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.133     3.790 f  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U52/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP_LOGIC_ADDERS.RND_1/m_axis_result_tdata[54]_INST_0_i_2/O
                         net (fo=2, routed)           0.303     4.093    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U52/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/m_axis_result_tdata[59]_INST_0_i_1
    SLICE_X91Y100        LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.123     4.216 f  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U52/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/m_axis_result_tdata[62]_INST_0_i_9/O
                         net (fo=3, routed)           0.098     4.313    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U52/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/opt_has_pipe.first_q_reg[7]
    SLICE_X92Y100        LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.035     4.348 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U52/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/m_axis_result_tdata[62]_INST_0_i_3/O
                         net (fo=2, routed)           0.043     4.391    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U52/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/m_axis_result_tdata[62]_INST_0_i_3_n_0
    SLICE_X92Y100        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.035     4.426 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U52/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/m_axis_result_tdata[61]_INST_0/O
                         net (fo=6, routed)           0.834     5.260    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U54/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/d1[61]
    SLICE_X111Y97        LUT5 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.124     5.384 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U54/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/work_x_d1[61]_INST_0_i_1/O
                         net (fo=1, routed)           0.044     5.428    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U54/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/work_x_d1[61]_INST_0_i_1_n_0
    SLICE_X111Y97        LUT3 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.097     5.525 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U54/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/work_x_d1[61]_INST_0/O
                         net (fo=0)                   0.035     5.560    work_x_d1[61]
                                                                      r  work_x_d1[61] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U52/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            work_x_d1[60]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.528ns  (logic 1.981ns (35.834%)  route 3.547ns (64.166%))
  Logic Levels:           14  (CARRY8=1 DSP_A_B_DATA=1 DSP_ALU=1 DSP_OUTPUT=1 LUT2=2 LUT3=1 LUT4=1 LUT5=3 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14639, unset)        0.030     0.030    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U52/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/aclk
    SLICE_X87Y98         FDRE                                         r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U52/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y98         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     0.108 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U52/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[2]/Q
                         net (fo=1, routed)           0.431     0.539    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U52/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/opt_has_pipe.first_q[2]
    SLICE_X88Y98         LUT4 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.053     0.592 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U52/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/m_axis_result_tdata[52]_INST_0_i_10/O
                         net (fo=3, routed)           0.154     0.746    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U52/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/m_axis_result_tdata[52]_INST_0_i_10_n_0
    SLICE_X88Y99         LUT5 (Prop_A5LUT_SLICEM_I4_O)
                                                      0.139     0.885 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U52/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_6/O
                         net (fo=65, routed)          0.144     1.029    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U52/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[2]_1
    SLICE_X88Y98         LUT2 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.100     1.129 f  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U52/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_8/O
                         net (fo=3, routed)           0.348     1.477    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U52/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[2]_2
    SLICE_X88Y90         LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.125     1.602 f  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U52/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_3__1/O
                         net (fo=1, routed)           0.199     1.801    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U52/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.SPECIAL.RND_CHAIN/NORM_1_OR_0.STRUCT_REQ.SPECIAL.carry
    SLICE_X88Y90         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[0])
                                                      0.107     1.908 f  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U52/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.SPECIAL.RND_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[0]
                         net (fo=1, routed)           0.474     2.382    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U52/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/B[1]
    DSP48E2_X12Y29       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[1]_B_ALU[1])
                                                      0.165     2.547 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U52/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/B_ALU[1]
                         net (fo=1, routed)           0.000     2.547    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U52/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA.B_ALU<1>
    DSP48E2_X12Y29       DSP_ALU (Prop_DSP_ALU_DSP48E2_B_ALU[1]_ALU_OUT[47])
                                                      0.541     3.088 f  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U52/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     3.088    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U52/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
    DSP48E2_X12Y29       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_P[47])
                                                      0.109     3.197 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U52/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[47]
                         net (fo=8, routed)           0.459     3.657    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U52/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP_LOGIC_ADDERS.RND_1/P[0]
    SLICE_X90Y91         LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.133     3.790 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U52/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP_LOGIC_ADDERS.RND_1/m_axis_result_tdata[54]_INST_0_i_2/O
                         net (fo=2, routed)           0.303     4.093    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U52/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/m_axis_result_tdata[59]_INST_0_i_1
    SLICE_X91Y100        LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.123     4.216 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U52/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/m_axis_result_tdata[62]_INST_0_i_9/O
                         net (fo=3, routed)           0.100     4.315    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U52/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/opt_has_pipe.first_q_reg[7]
    SLICE_X92Y100        LUT5 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.035     4.350 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U52/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/m_axis_result_tdata[60]_INST_0_i_1/O
                         net (fo=1, routed)           0.091     4.441    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U52/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/m_axis_result_tdata[60]_INST_0_i_1_n_0
    SLICE_X92Y100        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.099     4.540 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U52/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/m_axis_result_tdata[60]_INST_0/O
                         net (fo=6, routed)           0.588     5.128    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U54/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/d1[60]
    SLICE_X111Y97        LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.123     5.251 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U54/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/work_x_d1[60]_INST_0_i_1/O
                         net (fo=1, routed)           0.256     5.507    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U54/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/work_x_d1[60]_INST_0_i_1_n_0
    SLICE_X111Y97        LUT3 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.051     5.558 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U54/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/work_x_d1[60]_INST_0/O
                         net (fo=0)                   0.000     5.558    work_x_d1[60]
                                                                      r  work_x_d1[60] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U52/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            work_x_d1[59]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.501ns  (logic 2.002ns (36.393%)  route 3.499ns (63.607%))
  Logic Levels:           14  (CARRY8=1 DSP_A_B_DATA=1 DSP_ALU=1 DSP_OUTPUT=1 LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=4)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14639, unset)        0.030     0.030    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U52/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/aclk
    SLICE_X87Y98         FDRE                                         r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U52/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y98         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     0.108 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U52/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[2]/Q
                         net (fo=1, routed)           0.431     0.539    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U52/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/opt_has_pipe.first_q[2]
    SLICE_X88Y98         LUT4 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.053     0.592 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U52/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/m_axis_result_tdata[52]_INST_0_i_10/O
                         net (fo=3, routed)           0.154     0.746    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U52/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/m_axis_result_tdata[52]_INST_0_i_10_n_0
    SLICE_X88Y99         LUT5 (Prop_A5LUT_SLICEM_I4_O)
                                                      0.139     0.885 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U52/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_6/O
                         net (fo=65, routed)          0.144     1.029    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U52/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[2]_1
    SLICE_X88Y98         LUT2 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.100     1.129 f  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U52/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_8/O
                         net (fo=3, routed)           0.348     1.477    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U52/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[2]_2
    SLICE_X88Y90         LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.125     1.602 f  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U52/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_3__1/O
                         net (fo=1, routed)           0.199     1.801    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U52/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.SPECIAL.RND_CHAIN/NORM_1_OR_0.STRUCT_REQ.SPECIAL.carry
    SLICE_X88Y90         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[0])
                                                      0.107     1.908 f  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U52/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.SPECIAL.RND_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[0]
                         net (fo=1, routed)           0.474     2.382    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U52/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/B[1]
    DSP48E2_X12Y29       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[1]_B_ALU[1])
                                                      0.165     2.547 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U52/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/B_ALU[1]
                         net (fo=1, routed)           0.000     2.547    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U52/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA.B_ALU<1>
    DSP48E2_X12Y29       DSP_ALU (Prop_DSP_ALU_DSP48E2_B_ALU[1]_ALU_OUT[47])
                                                      0.541     3.088 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U52/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     3.088    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U52/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
    DSP48E2_X12Y29       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_P[47])
                                                      0.109     3.197 f  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U52/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[47]
                         net (fo=8, routed)           0.459     3.657    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U52/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP_LOGIC_ADDERS.RND_1/P[0]
    SLICE_X90Y91         LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.133     3.790 f  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U52/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP_LOGIC_ADDERS.RND_1/m_axis_result_tdata[54]_INST_0_i_2/O
                         net (fo=2, routed)           0.303     4.093    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U52/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/m_axis_result_tdata[59]_INST_0_i_1
    SLICE_X91Y100        LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.123     4.216 f  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U52/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/m_axis_result_tdata[62]_INST_0_i_9/O
                         net (fo=3, routed)           0.149     4.364    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U52/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY_n_57
    SLICE_X92Y100        LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.050     4.414 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U52/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/m_axis_result_tdata[59]_INST_0_i_1/O
                         net (fo=2, routed)           0.047     4.461    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U52/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/m_axis_result_tdata[59]_INST_0_i_1_n_0
    SLICE_X92Y100        LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.036     4.497 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U52/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/m_axis_result_tdata[59]_INST_0/O
                         net (fo=6, routed)           0.730     5.227    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U54/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/d1[59]
    SLICE_X108Y92        LUT5 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.147     5.374 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U54/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/work_x_d1[59]_INST_0_i_1/O
                         net (fo=1, routed)           0.040     5.414    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U54/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/work_x_d1[59]_INST_0_i_1_n_0
    SLICE_X108Y92        LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.096     5.510 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U54/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/work_x_d1[59]_INST_0/O
                         net (fo=0)                   0.021     5.531    work_x_d1[59]
                                                                      r  work_x_d1[59] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U53/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            work_y_d1[61]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.498ns  (logic 2.009ns (36.542%)  route 3.489ns (63.458%))
  Logic Levels:           14  (CARRY8=1 DSP_A_B_DATA=1 DSP_ALU=1 DSP_OUTPUT=1 LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=4)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14639, unset)        0.030     0.030    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U53/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/aclk
    SLICE_X114Y68        FDRE                                         r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U53/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y68        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.078     0.108 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U53/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/Q
                         net (fo=17, routed)          0.433     0.541    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U53/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/out[0]
    SLICE_X111Y71        LUT4 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.145     0.686 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U53/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/m_axis_result_tdata[52]_INST_0_i_8/O
                         net (fo=2, routed)           0.092     0.778    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U53/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/m_axis_result_tdata[52]_INST_0_i_8_n_0
    SLICE_X111Y71        LUT5 (Prop_G5LUT_SLICEM_I4_O)
                                                      0.068     0.846 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U53/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_5/O
                         net (fo=73, routed)          0.352     1.198    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U53/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[2]_0
    SLICE_X107Y70        LUT2 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.125     1.323 f  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U53/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_8/O
                         net (fo=3, routed)           0.099     1.423    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U53/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[2]_2
    SLICE_X107Y69        LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.101     1.524 f  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U53/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_3__1/O
                         net (fo=1, routed)           0.180     1.704    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U53/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.SPECIAL.RND_CHAIN/NORM_1_OR_0.STRUCT_REQ.SPECIAL.carry
    SLICE_X107Y70        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[0])
                                                      0.107     1.811 f  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U53/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.SPECIAL.RND_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[0]
                         net (fo=1, routed)           0.232     2.043    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U53/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/B[1]
    DSP48E2_X14Y22       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[1]_B_ALU[1])
                                                      0.165     2.208 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U53/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/B_ALU[1]
                         net (fo=1, routed)           0.000     2.208    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U53/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA.B_ALU<1>
    DSP48E2_X14Y22       DSP_ALU (Prop_DSP_ALU_DSP48E2_B_ALU[1]_ALU_OUT[47])
                                                      0.541     2.749 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U53/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     2.749    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U53/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
    DSP48E2_X14Y22       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_P[47])
                                                      0.109     2.858 f  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U53/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[47]
                         net (fo=8, routed)           0.235     3.092    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U53/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP_LOGIC_ADDERS.RND_1/P[0]
    SLICE_X110Y70        LUT2 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.136     3.228 f  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U53/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP_LOGIC_ADDERS.RND_1/m_axis_result_tdata[54]_INST_0_i_2/O
                         net (fo=2, routed)           0.282     3.511    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U53/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/m_axis_result_tdata[59]_INST_0_i_1
    SLICE_X112Y63        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.090     3.601 f  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U53/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/m_axis_result_tdata[62]_INST_0_i_9/O
                         net (fo=3, routed)           0.202     3.802    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U53/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/opt_has_pipe.first_q_reg[7]
    SLICE_X113Y62        LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.036     3.838 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U53/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/m_axis_result_tdata[62]_INST_0_i_3/O
                         net (fo=2, routed)           0.140     3.978    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U53/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/m_axis_result_tdata[62]_INST_0_i_3_n_0
    SLICE_X112Y62        LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.089     4.067 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U53/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/m_axis_result_tdata[61]_INST_0/O
                         net (fo=6, routed)           1.181     5.248    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U55/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/work_y_d0[63][61]
    SLICE_X117Y96        LUT5 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.123     5.371 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U55/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/work_y_d1[61]_INST_0_i_1/O
                         net (fo=1, routed)           0.040     5.411    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U55/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/work_y_d1[61]_INST_0_i_1_n_0
    SLICE_X117Y96        LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.096     5.507 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U55/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/work_y_d1[61]_INST_0/O
                         net (fo=0)                   0.021     5.528    work_y_d1[61]
                                                                      r  work_y_d1[61] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U52/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            work_x_d0[61]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.479ns  (logic 1.866ns (34.056%)  route 3.613ns (65.944%))
  Logic Levels:           13  (CARRY8=1 DSP_A_B_DATA=1 DSP_ALU=1 DSP_OUTPUT=1 LUT2=2 LUT4=1 LUT5=2 LUT6=4)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14639, unset)        0.030     0.030    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U52/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/aclk
    SLICE_X87Y98         FDRE                                         r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U52/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y98         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     0.108 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U52/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[2]/Q
                         net (fo=1, routed)           0.431     0.539    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U52/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/opt_has_pipe.first_q[2]
    SLICE_X88Y98         LUT4 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.053     0.592 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U52/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/m_axis_result_tdata[52]_INST_0_i_10/O
                         net (fo=3, routed)           0.154     0.746    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U52/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/m_axis_result_tdata[52]_INST_0_i_10_n_0
    SLICE_X88Y99         LUT5 (Prop_A5LUT_SLICEM_I4_O)
                                                      0.139     0.885 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U52/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_6/O
                         net (fo=65, routed)          0.144     1.029    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U52/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[2]_1
    SLICE_X88Y98         LUT2 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.100     1.129 f  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U52/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_8/O
                         net (fo=3, routed)           0.348     1.477    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U52/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[2]_2
    SLICE_X88Y90         LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.125     1.602 f  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U52/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_3__1/O
                         net (fo=1, routed)           0.199     1.801    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U52/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.SPECIAL.RND_CHAIN/NORM_1_OR_0.STRUCT_REQ.SPECIAL.carry
    SLICE_X88Y90         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[0])
                                                      0.107     1.908 f  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U52/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.SPECIAL.RND_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[0]
                         net (fo=1, routed)           0.474     2.382    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U52/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/B[1]
    DSP48E2_X12Y29       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[1]_B_ALU[1])
                                                      0.165     2.547 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U52/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/B_ALU[1]
                         net (fo=1, routed)           0.000     2.547    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U52/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA.B_ALU<1>
    DSP48E2_X12Y29       DSP_ALU (Prop_DSP_ALU_DSP48E2_B_ALU[1]_ALU_OUT[47])
                                                      0.541     3.088 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U52/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     3.088    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U52/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
    DSP48E2_X12Y29       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_P[47])
                                                      0.109     3.197 f  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U52/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[47]
                         net (fo=8, routed)           0.459     3.657    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U52/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP_LOGIC_ADDERS.RND_1/P[0]
    SLICE_X90Y91         LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.133     3.790 f  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U52/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP_LOGIC_ADDERS.RND_1/m_axis_result_tdata[54]_INST_0_i_2/O
                         net (fo=2, routed)           0.303     4.093    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U52/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/m_axis_result_tdata[59]_INST_0_i_1
    SLICE_X91Y100        LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.123     4.216 f  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U52/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/m_axis_result_tdata[62]_INST_0_i_9/O
                         net (fo=3, routed)           0.098     4.313    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U52/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/opt_has_pipe.first_q_reg[7]
    SLICE_X92Y100        LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.035     4.348 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U52/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/m_axis_result_tdata[62]_INST_0_i_3/O
                         net (fo=2, routed)           0.043     4.391    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U52/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/m_axis_result_tdata[62]_INST_0_i_3_n_0
    SLICE_X92Y100        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.035     4.426 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U52/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/m_axis_result_tdata[61]_INST_0/O
                         net (fo=6, routed)           0.960     5.386    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U54/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/d1[61]
    SLICE_X108Y95        LUT5 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.123     5.509 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U54/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/work_x_d0[61]_INST_0/O
                         net (fo=0)                   0.000     5.509    work_x_d0[61]
                                                                      r  work_x_d0[61] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/xor_ln402_reg_6681_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            work_x_address1[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.082ns  (logic 0.053ns (64.885%)  route 0.029ns (35.115%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14639, unset)        0.013     0.013    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X85Y103        FDRE                                         r  bd_0_i/hls_inst/inst/xor_ln402_reg_6681_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y103        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     0.052 r  bd_0_i/hls_inst/inst/xor_ln402_reg_6681_reg[3]/Q
                         net (fo=2, routed)           0.029     0.081    bd_0_i/hls_inst/inst/xor_ln402_reg_6681[3]
    SLICE_X85Y103        LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.014     0.095 r  bd_0_i/hls_inst/inst/work_y_address1[3]_INST_0/O
                         net (fo=0)                   0.000     0.095    work_x_address1[3]
                                                                      r  work_x_address1[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/xor_ln402_reg_6681_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            work_y_address1[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.082ns  (logic 0.053ns (64.885%)  route 0.029ns (35.115%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14639, unset)        0.013     0.013    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X85Y103        FDRE                                         r  bd_0_i/hls_inst/inst/xor_ln402_reg_6681_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y103        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     0.052 r  bd_0_i/hls_inst/inst/xor_ln402_reg_6681_reg[3]/Q
                         net (fo=2, routed)           0.029     0.081    bd_0_i/hls_inst/inst/xor_ln402_reg_6681[3]
    SLICE_X85Y103        LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.014     0.095 r  bd_0_i/hls_inst/inst/work_y_address1[3]_INST_0/O
                         net (fo=0)                   0.000     0.095    work_y_address1[3]
                                                                      r  work_y_address1[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/xor_ln402_reg_6681_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            work_x_address1[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.087ns  (logic 0.062ns (71.389%)  route 0.025ns (28.611%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14639, unset)        0.012     0.012    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X84Y102        FDRE                                         r  bd_0_i/hls_inst/inst/xor_ln402_reg_6681_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y102        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.051 r  bd_0_i/hls_inst/inst/xor_ln402_reg_6681_reg[0]/Q
                         net (fo=2, routed)           0.025     0.076    bd_0_i/hls_inst/inst/xor_ln402_reg_6681[0]
    SLICE_X84Y102        LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.023     0.099 r  bd_0_i/hls_inst/inst/work_y_address1[0]_INST_0/O
                         net (fo=0)                   0.000     0.099    work_x_address1[0]
                                                                      r  work_x_address1[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/xor_ln402_reg_6681_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            work_y_address1[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.087ns  (logic 0.062ns (71.389%)  route 0.025ns (28.611%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14639, unset)        0.012     0.012    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X84Y102        FDRE                                         r  bd_0_i/hls_inst/inst/xor_ln402_reg_6681_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y102        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.051 r  bd_0_i/hls_inst/inst/xor_ln402_reg_6681_reg[0]/Q
                         net (fo=2, routed)           0.025     0.076    bd_0_i/hls_inst/inst/xor_ln402_reg_6681[0]
    SLICE_X84Y102        LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.023     0.099 r  bd_0_i/hls_inst/inst/work_y_address1[0]_INST_0/O
                         net (fo=0)                   0.000     0.099    work_y_address1[0]
                                                                      r  work_y_address1[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/xor_ln402_reg_6681_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            work_x_address0[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.098ns  (logic 0.053ns (54.166%)  route 0.045ns (45.834%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14639, unset)        0.013     0.013    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X85Y101        FDRE                                         r  bd_0_i/hls_inst/inst/xor_ln402_reg_6681_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y101        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     0.052 r  bd_0_i/hls_inst/inst/xor_ln402_reg_6681_reg[4]/Q
                         net (fo=2, routed)           0.045     0.097    bd_0_i/hls_inst/inst/xor_ln402_reg_6681[4]
    SLICE_X85Y101        LUT5 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.014     0.111 r  bd_0_i/hls_inst/inst/work_y_address0[4]_INST_0/O
                         net (fo=0)                   0.000     0.111    work_x_address0[4]
                                                                      r  work_x_address0[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/xor_ln402_reg_6681_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            work_y_address0[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.098ns  (logic 0.053ns (54.166%)  route 0.045ns (45.834%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14639, unset)        0.013     0.013    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X85Y101        FDRE                                         r  bd_0_i/hls_inst/inst/xor_ln402_reg_6681_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y101        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     0.052 r  bd_0_i/hls_inst/inst/xor_ln402_reg_6681_reg[4]/Q
                         net (fo=2, routed)           0.045     0.097    bd_0_i/hls_inst/inst/xor_ln402_reg_6681[4]
    SLICE_X85Y101        LUT5 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.014     0.111 r  bd_0_i/hls_inst/inst/work_y_address0[4]_INST_0/O
                         net (fo=0)                   0.000     0.111    work_y_address0[4]
                                                                      r  work_y_address0[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/xor_ln402_reg_6681_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            work_x_address1[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.099ns  (logic 0.074ns (74.862%)  route 0.025ns (25.138%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14639, unset)        0.012     0.012    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X84Y101        FDRE                                         r  bd_0_i/hls_inst/inst/xor_ln402_reg_6681_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y101        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.051 r  bd_0_i/hls_inst/inst/xor_ln402_reg_6681_reg[2]/Q
                         net (fo=2, routed)           0.025     0.076    bd_0_i/hls_inst/inst/xor_ln402_reg_6681[2]
    SLICE_X84Y101        LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.035     0.111 r  bd_0_i/hls_inst/inst/work_y_address1[2]_INST_0/O
                         net (fo=0)                   0.000     0.111    work_x_address1[2]
                                                                      r  work_x_address1[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/xor_ln402_reg_6681_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            work_y_address1[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.099ns  (logic 0.074ns (74.862%)  route 0.025ns (25.138%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14639, unset)        0.012     0.012    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X84Y101        FDRE                                         r  bd_0_i/hls_inst/inst/xor_ln402_reg_6681_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y101        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.051 r  bd_0_i/hls_inst/inst/xor_ln402_reg_6681_reg[2]/Q
                         net (fo=2, routed)           0.025     0.076    bd_0_i/hls_inst/inst/xor_ln402_reg_6681[2]
    SLICE_X84Y101        LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.035     0.111 r  bd_0_i/hls_inst/inst/work_y_address1[2]_INST_0/O
                         net (fo=0)                   0.000     0.111    work_y_address1[2]
                                                                      r  work_y_address1[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/tid_10_fu_274_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ap_ctrl_done
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.106ns  (logic 0.060ns (56.402%)  route 0.046ns (43.598%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14639, unset)        0.013     0.013    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X86Y112        FDRE                                         r  bd_0_i/hls_inst/inst/tid_10_fu_274_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y112        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     0.052 f  bd_0_i/hls_inst/inst/tid_10_fu_274_reg[4]/Q
                         net (fo=8, routed)           0.031     0.083    bd_0_i/hls_inst/inst/data3[7]
    SLICE_X86Y112        LUT5 (Prop_F5LUT_SLICEL_I3_O)
                                                      0.021     0.104 r  bd_0_i/hls_inst/inst/ap_ready_INST_0/O
                         net (fo=1, unset)            0.015     0.119    ap_ctrl_done
                                                                      r  ap_ctrl_done (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/tid_10_fu_274_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ap_ctrl_ready
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.106ns  (logic 0.060ns (56.402%)  route 0.046ns (43.598%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14639, unset)        0.013     0.013    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X86Y112        FDRE                                         r  bd_0_i/hls_inst/inst/tid_10_fu_274_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y112        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     0.052 f  bd_0_i/hls_inst/inst/tid_10_fu_274_reg[4]/Q
                         net (fo=8, routed)           0.031     0.083    bd_0_i/hls_inst/inst/data3[7]
    SLICE_X86Y112        LUT5 (Prop_F5LUT_SLICEL_I3_O)
                                                      0.021     0.104 r  bd_0_i/hls_inst/inst/ap_ready_INST_0/O
                         net (fo=1, unset)            0.015     0.119    ap_ctrl_ready
                                                                      r  ap_ctrl_ready (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  ap_clk

Max Delay          4628 Endpoints
Min Delay          4628 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_44s_93_1_1_U3/tmp_product__3/DSP_A_B_DATA_INST/A2_DATA[26]
                            (internal pin)
  Destination:            bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/add_ln37_1_reg_1834_reg[63]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.749ns  (logic 3.046ns (52.983%)  route 2.703ns (47.017%))
  Logic Levels:           21  (CARRY8=10 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT3=2 LUT4=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X17Y3        DSP_A_B_DATA                 0.000     0.000 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_44s_93_1_1_U3/tmp_product__3/DSP_A_B_DATA_INST/A2_DATA[26]
                         net (fo=1, routed)           0.000     0.000    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_44s_93_1_1_U3/tmp_product__3/DSP_A_B_DATA.A2_DATA<26>
    DSP48E2_X17Y3        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[26]_A2A1[26])
                                                      0.076     0.076 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_44s_93_1_1_U3/tmp_product__3/DSP_PREADD_DATA_INST/A2A1[26]
                         net (fo=1, routed)           0.000     0.076    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_44s_93_1_1_U3/tmp_product__3/DSP_PREADD_DATA.A2A1<26>
    DSP48E2_X17Y3        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[26]_U[43])
                                                      0.505     0.581 f  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_44s_93_1_1_U3/tmp_product__3/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, routed)           0.000     0.581    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_44s_93_1_1_U3/tmp_product__3/DSP_MULTIPLIER.U<43>
    DSP48E2_X17Y3        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[43]_U_DATA[43])
                                                      0.047     0.628 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_44s_93_1_1_U3/tmp_product__3/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, routed)           0.000     0.628    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_44s_93_1_1_U3/tmp_product__3/DSP_M_DATA.U_DATA<43>
    DSP48E2_X17Y3        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[43]_ALU_OUT[47])
                                                      0.585     1.213 f  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_44s_93_1_1_U3/tmp_product__3/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     1.213    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_44s_93_1_1_U3/tmp_product__3/DSP_ALU.ALU_OUT<47>
    DSP48E2_X17Y3        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     1.335 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_44s_93_1_1_U3/tmp_product__3/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.038     1.373    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_44s_93_1_1_U3/tmp_product__4/PCIN[47]
    DSP48E2_X17Y4        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[25])
                                                      0.546     1.919 f  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_44s_93_1_1_U3/tmp_product__4/DSP_ALU_INST/ALU_OUT[25]
                         net (fo=1, routed)           0.000     1.919    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_44s_93_1_1_U3/tmp_product__4/DSP_ALU.ALU_OUT<25>
    DSP48E2_X17Y4        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[25]_P[25])
                                                      0.109     2.028 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_44s_93_1_1_U3/tmp_product__4/DSP_OUTPUT_INST/P[25]
                         net (fo=2, routed)           1.271     3.299    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_44s_93_1_1_U3_n_146
    SLICE_X106Y27        LUT3 (Prop_C5LUT_SLICEM_I2_O)
                                                      0.099     3.398 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/tmp_product__1_carry__2_i_5__0/O
                         net (fo=2, routed)           0.178     3.576    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/tmp_product__1_carry__2_i_5__0_n_0
    SLICE_X106Y27        LUT4 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.099     3.675 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/tmp_product__1_carry__2_i_13__1/O
                         net (fo=1, routed)           0.025     3.700    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_44s_93_1_1_U3/add_ln37_1_reg_1834_reg[7]_0[3]
    SLICE_X106Y27        CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.163     3.863 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_44s_93_1_1_U3/tmp_product__1_carry__2/CO[7]
                         net (fo=1, routed)           0.026     3.889    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_44s_93_1_1_U3/tmp_product__1_carry__2_n_0
    SLICE_X106Y28        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.904 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_44s_93_1_1_U3/tmp_product__1_carry__3/CO[7]
                         net (fo=1, routed)           0.026     3.930    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_44s_93_1_1_U3/tmp_product__1_carry__3_n_0
    SLICE_X106Y29        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     3.986 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_44s_93_1_1_U3/tmp_product__1_carry__4/O[0]
                         net (fo=2, routed)           0.688     4.674    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/I4[11]
    SLICE_X98Y25         LUT3 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.157     4.831 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/add_ln37_1_reg_1834[15]_i_5/O
                         net (fo=2, routed)           0.236     5.067    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/add_ln37_1_reg_1834[15]_i_5_n_0
    SLICE_X98Y25         LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.123     5.190 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/add_ln37_1_reg_1834[15]_i_13/O
                         net (fo=1, routed)           0.007     5.197    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/add_ln37_1_reg_1834[15]_i_13_n_0
    SLICE_X98Y25         CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.153     5.350 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/add_ln37_1_reg_1834_reg[15]_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.376    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/add_ln37_1_reg_1834_reg[15]_i_1_n_0
    SLICE_X98Y26         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     5.391 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/add_ln37_1_reg_1834_reg[23]_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.417    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/add_ln37_1_reg_1834_reg[23]_i_1_n_0
    SLICE_X98Y27         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     5.432 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/add_ln37_1_reg_1834_reg[31]_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.458    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/add_ln37_1_reg_1834_reg[31]_i_1_n_0
    SLICE_X98Y28         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     5.473 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/add_ln37_1_reg_1834_reg[39]_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.499    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/add_ln37_1_reg_1834_reg[39]_i_1_n_0
    SLICE_X98Y29         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     5.514 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/add_ln37_1_reg_1834_reg[47]_i_1/CO[7]
                         net (fo=1, routed)           0.052     5.566    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/add_ln37_1_reg_1834_reg[47]_i_1_n_0
    SLICE_X98Y30         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     5.581 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/add_ln37_1_reg_1834_reg[55]_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.607    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/add_ln37_1_reg_1834_reg[55]_i_1_n_0
    SLICE_X98Y31         CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.116     5.723 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/add_ln37_1_reg_1834_reg[63]_i_1/O[7]
                         net (fo=1, routed)           0.026     5.749    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/add_ln37_1_fu_1083_p2[63]
    SLICE_X98Y31         FDRE                                         r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/add_ln37_1_reg_1834_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14639, unset)        0.020     0.020    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/ap_clk
    SLICE_X98Y31         FDRE                                         r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/add_ln37_1_reg_1834_reg[63]/C

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_44s_93_1_1_U3/tmp_product__3/DSP_A_B_DATA_INST/A2_DATA[26]
                            (internal pin)
  Destination:            bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/add_ln37_1_reg_1834_reg[61]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.748ns  (logic 3.046ns (52.993%)  route 2.702ns (47.007%))
  Logic Levels:           21  (CARRY8=10 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT3=2 LUT4=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X17Y3        DSP_A_B_DATA                 0.000     0.000 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_44s_93_1_1_U3/tmp_product__3/DSP_A_B_DATA_INST/A2_DATA[26]
                         net (fo=1, routed)           0.000     0.000    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_44s_93_1_1_U3/tmp_product__3/DSP_A_B_DATA.A2_DATA<26>
    DSP48E2_X17Y3        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[26]_A2A1[26])
                                                      0.076     0.076 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_44s_93_1_1_U3/tmp_product__3/DSP_PREADD_DATA_INST/A2A1[26]
                         net (fo=1, routed)           0.000     0.076    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_44s_93_1_1_U3/tmp_product__3/DSP_PREADD_DATA.A2A1<26>
    DSP48E2_X17Y3        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[26]_U[43])
                                                      0.505     0.581 f  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_44s_93_1_1_U3/tmp_product__3/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, routed)           0.000     0.581    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_44s_93_1_1_U3/tmp_product__3/DSP_MULTIPLIER.U<43>
    DSP48E2_X17Y3        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[43]_U_DATA[43])
                                                      0.047     0.628 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_44s_93_1_1_U3/tmp_product__3/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, routed)           0.000     0.628    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_44s_93_1_1_U3/tmp_product__3/DSP_M_DATA.U_DATA<43>
    DSP48E2_X17Y3        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[43]_ALU_OUT[47])
                                                      0.585     1.213 f  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_44s_93_1_1_U3/tmp_product__3/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     1.213    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_44s_93_1_1_U3/tmp_product__3/DSP_ALU.ALU_OUT<47>
    DSP48E2_X17Y3        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     1.335 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_44s_93_1_1_U3/tmp_product__3/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.038     1.373    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_44s_93_1_1_U3/tmp_product__4/PCIN[47]
    DSP48E2_X17Y4        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[25])
                                                      0.546     1.919 f  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_44s_93_1_1_U3/tmp_product__4/DSP_ALU_INST/ALU_OUT[25]
                         net (fo=1, routed)           0.000     1.919    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_44s_93_1_1_U3/tmp_product__4/DSP_ALU.ALU_OUT<25>
    DSP48E2_X17Y4        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[25]_P[25])
                                                      0.109     2.028 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_44s_93_1_1_U3/tmp_product__4/DSP_OUTPUT_INST/P[25]
                         net (fo=2, routed)           1.271     3.299    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_44s_93_1_1_U3_n_146
    SLICE_X106Y27        LUT3 (Prop_C5LUT_SLICEM_I2_O)
                                                      0.099     3.398 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/tmp_product__1_carry__2_i_5__0/O
                         net (fo=2, routed)           0.178     3.576    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/tmp_product__1_carry__2_i_5__0_n_0
    SLICE_X106Y27        LUT4 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.099     3.675 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/tmp_product__1_carry__2_i_13__1/O
                         net (fo=1, routed)           0.025     3.700    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_44s_93_1_1_U3/add_ln37_1_reg_1834_reg[7]_0[3]
    SLICE_X106Y27        CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.163     3.863 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_44s_93_1_1_U3/tmp_product__1_carry__2/CO[7]
                         net (fo=1, routed)           0.026     3.889    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_44s_93_1_1_U3/tmp_product__1_carry__2_n_0
    SLICE_X106Y28        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.904 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_44s_93_1_1_U3/tmp_product__1_carry__3/CO[7]
                         net (fo=1, routed)           0.026     3.930    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_44s_93_1_1_U3/tmp_product__1_carry__3_n_0
    SLICE_X106Y29        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     3.986 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_44s_93_1_1_U3/tmp_product__1_carry__4/O[0]
                         net (fo=2, routed)           0.688     4.674    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/I4[11]
    SLICE_X98Y25         LUT3 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.157     4.831 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/add_ln37_1_reg_1834[15]_i_5/O
                         net (fo=2, routed)           0.236     5.067    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/add_ln37_1_reg_1834[15]_i_5_n_0
    SLICE_X98Y25         LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.123     5.190 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/add_ln37_1_reg_1834[15]_i_13/O
                         net (fo=1, routed)           0.007     5.197    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/add_ln37_1_reg_1834[15]_i_13_n_0
    SLICE_X98Y25         CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.153     5.350 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/add_ln37_1_reg_1834_reg[15]_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.376    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/add_ln37_1_reg_1834_reg[15]_i_1_n_0
    SLICE_X98Y26         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     5.391 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/add_ln37_1_reg_1834_reg[23]_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.417    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/add_ln37_1_reg_1834_reg[23]_i_1_n_0
    SLICE_X98Y27         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     5.432 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/add_ln37_1_reg_1834_reg[31]_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.458    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/add_ln37_1_reg_1834_reg[31]_i_1_n_0
    SLICE_X98Y28         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     5.473 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/add_ln37_1_reg_1834_reg[39]_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.499    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/add_ln37_1_reg_1834_reg[39]_i_1_n_0
    SLICE_X98Y29         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     5.514 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/add_ln37_1_reg_1834_reg[47]_i_1/CO[7]
                         net (fo=1, routed)           0.052     5.566    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/add_ln37_1_reg_1834_reg[47]_i_1_n_0
    SLICE_X98Y30         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     5.581 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/add_ln37_1_reg_1834_reg[55]_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.607    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/add_ln37_1_reg_1834_reg[55]_i_1_n_0
    SLICE_X98Y31         CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.116     5.723 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/add_ln37_1_reg_1834_reg[63]_i_1/O[5]
                         net (fo=1, routed)           0.025     5.748    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/add_ln37_1_fu_1083_p2[61]
    SLICE_X98Y31         FDRE                                         r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/add_ln37_1_reg_1834_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14639, unset)        0.020     0.020    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/ap_clk
    SLICE_X98Y31         FDRE                                         r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/add_ln37_1_reg_1834_reg[61]/C

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_44s_93_1_1_U3/tmp_product__3/DSP_A_B_DATA_INST/A2_DATA[26]
                            (internal pin)
  Destination:            bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/add_ln37_1_reg_1834_reg[62]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.736ns  (logic 3.033ns (52.877%)  route 2.703ns (47.123%))
  Logic Levels:           21  (CARRY8=10 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT3=2 LUT4=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X17Y3        DSP_A_B_DATA                 0.000     0.000 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_44s_93_1_1_U3/tmp_product__3/DSP_A_B_DATA_INST/A2_DATA[26]
                         net (fo=1, routed)           0.000     0.000    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_44s_93_1_1_U3/tmp_product__3/DSP_A_B_DATA.A2_DATA<26>
    DSP48E2_X17Y3        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[26]_A2A1[26])
                                                      0.076     0.076 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_44s_93_1_1_U3/tmp_product__3/DSP_PREADD_DATA_INST/A2A1[26]
                         net (fo=1, routed)           0.000     0.076    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_44s_93_1_1_U3/tmp_product__3/DSP_PREADD_DATA.A2A1<26>
    DSP48E2_X17Y3        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[26]_U[43])
                                                      0.505     0.581 f  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_44s_93_1_1_U3/tmp_product__3/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, routed)           0.000     0.581    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_44s_93_1_1_U3/tmp_product__3/DSP_MULTIPLIER.U<43>
    DSP48E2_X17Y3        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[43]_U_DATA[43])
                                                      0.047     0.628 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_44s_93_1_1_U3/tmp_product__3/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, routed)           0.000     0.628    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_44s_93_1_1_U3/tmp_product__3/DSP_M_DATA.U_DATA<43>
    DSP48E2_X17Y3        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[43]_ALU_OUT[47])
                                                      0.585     1.213 f  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_44s_93_1_1_U3/tmp_product__3/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     1.213    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_44s_93_1_1_U3/tmp_product__3/DSP_ALU.ALU_OUT<47>
    DSP48E2_X17Y3        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     1.335 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_44s_93_1_1_U3/tmp_product__3/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.038     1.373    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_44s_93_1_1_U3/tmp_product__4/PCIN[47]
    DSP48E2_X17Y4        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[25])
                                                      0.546     1.919 f  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_44s_93_1_1_U3/tmp_product__4/DSP_ALU_INST/ALU_OUT[25]
                         net (fo=1, routed)           0.000     1.919    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_44s_93_1_1_U3/tmp_product__4/DSP_ALU.ALU_OUT<25>
    DSP48E2_X17Y4        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[25]_P[25])
                                                      0.109     2.028 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_44s_93_1_1_U3/tmp_product__4/DSP_OUTPUT_INST/P[25]
                         net (fo=2, routed)           1.271     3.299    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_44s_93_1_1_U3_n_146
    SLICE_X106Y27        LUT3 (Prop_C5LUT_SLICEM_I2_O)
                                                      0.099     3.398 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/tmp_product__1_carry__2_i_5__0/O
                         net (fo=2, routed)           0.178     3.576    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/tmp_product__1_carry__2_i_5__0_n_0
    SLICE_X106Y27        LUT4 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.099     3.675 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/tmp_product__1_carry__2_i_13__1/O
                         net (fo=1, routed)           0.025     3.700    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_44s_93_1_1_U3/add_ln37_1_reg_1834_reg[7]_0[3]
    SLICE_X106Y27        CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.163     3.863 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_44s_93_1_1_U3/tmp_product__1_carry__2/CO[7]
                         net (fo=1, routed)           0.026     3.889    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_44s_93_1_1_U3/tmp_product__1_carry__2_n_0
    SLICE_X106Y28        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.904 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_44s_93_1_1_U3/tmp_product__1_carry__3/CO[7]
                         net (fo=1, routed)           0.026     3.930    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_44s_93_1_1_U3/tmp_product__1_carry__3_n_0
    SLICE_X106Y29        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     3.986 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_44s_93_1_1_U3/tmp_product__1_carry__4/O[0]
                         net (fo=2, routed)           0.688     4.674    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/I4[11]
    SLICE_X98Y25         LUT3 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.157     4.831 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/add_ln37_1_reg_1834[15]_i_5/O
                         net (fo=2, routed)           0.236     5.067    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/add_ln37_1_reg_1834[15]_i_5_n_0
    SLICE_X98Y25         LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.123     5.190 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/add_ln37_1_reg_1834[15]_i_13/O
                         net (fo=1, routed)           0.007     5.197    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/add_ln37_1_reg_1834[15]_i_13_n_0
    SLICE_X98Y25         CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.153     5.350 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/add_ln37_1_reg_1834_reg[15]_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.376    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/add_ln37_1_reg_1834_reg[15]_i_1_n_0
    SLICE_X98Y26         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     5.391 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/add_ln37_1_reg_1834_reg[23]_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.417    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/add_ln37_1_reg_1834_reg[23]_i_1_n_0
    SLICE_X98Y27         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     5.432 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/add_ln37_1_reg_1834_reg[31]_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.458    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/add_ln37_1_reg_1834_reg[31]_i_1_n_0
    SLICE_X98Y28         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     5.473 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/add_ln37_1_reg_1834_reg[39]_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.499    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/add_ln37_1_reg_1834_reg[39]_i_1_n_0
    SLICE_X98Y29         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     5.514 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/add_ln37_1_reg_1834_reg[47]_i_1/CO[7]
                         net (fo=1, routed)           0.052     5.566    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/add_ln37_1_reg_1834_reg[47]_i_1_n_0
    SLICE_X98Y30         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     5.581 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/add_ln37_1_reg_1834_reg[55]_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.607    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/add_ln37_1_reg_1834_reg[55]_i_1_n_0
    SLICE_X98Y31         CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                      0.103     5.710 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/add_ln37_1_reg_1834_reg[63]_i_1/O[6]
                         net (fo=1, routed)           0.026     5.736    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/add_ln37_1_fu_1083_p2[62]
    SLICE_X98Y31         FDRE                                         r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/add_ln37_1_reg_1834_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14639, unset)        0.020     0.020    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/ap_clk
    SLICE_X98Y31         FDRE                                         r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/add_ln37_1_reg_1834_reg[62]/C

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_44s_93_1_1_U3/tmp_product__3/DSP_A_B_DATA_INST/A2_DATA[26]
                            (internal pin)
  Destination:            bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/add_ln37_1_reg_1834_reg[60]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.718ns  (logic 3.016ns (52.746%)  route 2.702ns (47.254%))
  Logic Levels:           21  (CARRY8=10 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT3=2 LUT4=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X17Y3        DSP_A_B_DATA                 0.000     0.000 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_44s_93_1_1_U3/tmp_product__3/DSP_A_B_DATA_INST/A2_DATA[26]
                         net (fo=1, routed)           0.000     0.000    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_44s_93_1_1_U3/tmp_product__3/DSP_A_B_DATA.A2_DATA<26>
    DSP48E2_X17Y3        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[26]_A2A1[26])
                                                      0.076     0.076 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_44s_93_1_1_U3/tmp_product__3/DSP_PREADD_DATA_INST/A2A1[26]
                         net (fo=1, routed)           0.000     0.076    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_44s_93_1_1_U3/tmp_product__3/DSP_PREADD_DATA.A2A1<26>
    DSP48E2_X17Y3        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[26]_U[43])
                                                      0.505     0.581 f  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_44s_93_1_1_U3/tmp_product__3/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, routed)           0.000     0.581    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_44s_93_1_1_U3/tmp_product__3/DSP_MULTIPLIER.U<43>
    DSP48E2_X17Y3        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[43]_U_DATA[43])
                                                      0.047     0.628 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_44s_93_1_1_U3/tmp_product__3/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, routed)           0.000     0.628    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_44s_93_1_1_U3/tmp_product__3/DSP_M_DATA.U_DATA<43>
    DSP48E2_X17Y3        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[43]_ALU_OUT[47])
                                                      0.585     1.213 f  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_44s_93_1_1_U3/tmp_product__3/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     1.213    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_44s_93_1_1_U3/tmp_product__3/DSP_ALU.ALU_OUT<47>
    DSP48E2_X17Y3        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     1.335 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_44s_93_1_1_U3/tmp_product__3/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.038     1.373    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_44s_93_1_1_U3/tmp_product__4/PCIN[47]
    DSP48E2_X17Y4        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[25])
                                                      0.546     1.919 f  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_44s_93_1_1_U3/tmp_product__4/DSP_ALU_INST/ALU_OUT[25]
                         net (fo=1, routed)           0.000     1.919    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_44s_93_1_1_U3/tmp_product__4/DSP_ALU.ALU_OUT<25>
    DSP48E2_X17Y4        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[25]_P[25])
                                                      0.109     2.028 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_44s_93_1_1_U3/tmp_product__4/DSP_OUTPUT_INST/P[25]
                         net (fo=2, routed)           1.271     3.299    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_44s_93_1_1_U3_n_146
    SLICE_X106Y27        LUT3 (Prop_C5LUT_SLICEM_I2_O)
                                                      0.099     3.398 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/tmp_product__1_carry__2_i_5__0/O
                         net (fo=2, routed)           0.178     3.576    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/tmp_product__1_carry__2_i_5__0_n_0
    SLICE_X106Y27        LUT4 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.099     3.675 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/tmp_product__1_carry__2_i_13__1/O
                         net (fo=1, routed)           0.025     3.700    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_44s_93_1_1_U3/add_ln37_1_reg_1834_reg[7]_0[3]
    SLICE_X106Y27        CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.163     3.863 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_44s_93_1_1_U3/tmp_product__1_carry__2/CO[7]
                         net (fo=1, routed)           0.026     3.889    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_44s_93_1_1_U3/tmp_product__1_carry__2_n_0
    SLICE_X106Y28        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.904 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_44s_93_1_1_U3/tmp_product__1_carry__3/CO[7]
                         net (fo=1, routed)           0.026     3.930    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_44s_93_1_1_U3/tmp_product__1_carry__3_n_0
    SLICE_X106Y29        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     3.986 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_44s_93_1_1_U3/tmp_product__1_carry__4/O[0]
                         net (fo=2, routed)           0.688     4.674    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/I4[11]
    SLICE_X98Y25         LUT3 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.157     4.831 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/add_ln37_1_reg_1834[15]_i_5/O
                         net (fo=2, routed)           0.236     5.067    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/add_ln37_1_reg_1834[15]_i_5_n_0
    SLICE_X98Y25         LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.123     5.190 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/add_ln37_1_reg_1834[15]_i_13/O
                         net (fo=1, routed)           0.007     5.197    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/add_ln37_1_reg_1834[15]_i_13_n_0
    SLICE_X98Y25         CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.153     5.350 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/add_ln37_1_reg_1834_reg[15]_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.376    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/add_ln37_1_reg_1834_reg[15]_i_1_n_0
    SLICE_X98Y26         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     5.391 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/add_ln37_1_reg_1834_reg[23]_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.417    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/add_ln37_1_reg_1834_reg[23]_i_1_n_0
    SLICE_X98Y27         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     5.432 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/add_ln37_1_reg_1834_reg[31]_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.458    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/add_ln37_1_reg_1834_reg[31]_i_1_n_0
    SLICE_X98Y28         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     5.473 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/add_ln37_1_reg_1834_reg[39]_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.499    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/add_ln37_1_reg_1834_reg[39]_i_1_n_0
    SLICE_X98Y29         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     5.514 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/add_ln37_1_reg_1834_reg[47]_i_1/CO[7]
                         net (fo=1, routed)           0.052     5.566    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/add_ln37_1_reg_1834_reg[47]_i_1_n_0
    SLICE_X98Y30         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     5.581 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/add_ln37_1_reg_1834_reg[55]_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.607    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/add_ln37_1_reg_1834_reg[55]_i_1_n_0
    SLICE_X98Y31         CARRY8 (Prop_CARRY8_SLICEL_CI_O[4])
                                                      0.086     5.693 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/add_ln37_1_reg_1834_reg[63]_i_1/O[4]
                         net (fo=1, routed)           0.025     5.718    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/add_ln37_1_fu_1083_p2[60]
    SLICE_X98Y31         FDRE                                         r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/add_ln37_1_reg_1834_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14639, unset)        0.020     0.020    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/ap_clk
    SLICE_X98Y31         FDRE                                         r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/add_ln37_1_reg_1834_reg[60]/C

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_44s_93_1_1_U3/tmp_product__3/DSP_A_B_DATA_INST/A2_DATA[26]
                            (internal pin)
  Destination:            bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/add_ln37_1_reg_1834_reg[59]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.715ns  (logic 3.012ns (52.704%)  route 2.703ns (47.296%))
  Logic Levels:           21  (CARRY8=10 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT3=2 LUT4=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X17Y3        DSP_A_B_DATA                 0.000     0.000 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_44s_93_1_1_U3/tmp_product__3/DSP_A_B_DATA_INST/A2_DATA[26]
                         net (fo=1, routed)           0.000     0.000    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_44s_93_1_1_U3/tmp_product__3/DSP_A_B_DATA.A2_DATA<26>
    DSP48E2_X17Y3        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[26]_A2A1[26])
                                                      0.076     0.076 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_44s_93_1_1_U3/tmp_product__3/DSP_PREADD_DATA_INST/A2A1[26]
                         net (fo=1, routed)           0.000     0.076    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_44s_93_1_1_U3/tmp_product__3/DSP_PREADD_DATA.A2A1<26>
    DSP48E2_X17Y3        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[26]_U[43])
                                                      0.505     0.581 f  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_44s_93_1_1_U3/tmp_product__3/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, routed)           0.000     0.581    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_44s_93_1_1_U3/tmp_product__3/DSP_MULTIPLIER.U<43>
    DSP48E2_X17Y3        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[43]_U_DATA[43])
                                                      0.047     0.628 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_44s_93_1_1_U3/tmp_product__3/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, routed)           0.000     0.628    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_44s_93_1_1_U3/tmp_product__3/DSP_M_DATA.U_DATA<43>
    DSP48E2_X17Y3        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[43]_ALU_OUT[47])
                                                      0.585     1.213 f  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_44s_93_1_1_U3/tmp_product__3/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     1.213    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_44s_93_1_1_U3/tmp_product__3/DSP_ALU.ALU_OUT<47>
    DSP48E2_X17Y3        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     1.335 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_44s_93_1_1_U3/tmp_product__3/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.038     1.373    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_44s_93_1_1_U3/tmp_product__4/PCIN[47]
    DSP48E2_X17Y4        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[25])
                                                      0.546     1.919 f  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_44s_93_1_1_U3/tmp_product__4/DSP_ALU_INST/ALU_OUT[25]
                         net (fo=1, routed)           0.000     1.919    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_44s_93_1_1_U3/tmp_product__4/DSP_ALU.ALU_OUT<25>
    DSP48E2_X17Y4        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[25]_P[25])
                                                      0.109     2.028 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_44s_93_1_1_U3/tmp_product__4/DSP_OUTPUT_INST/P[25]
                         net (fo=2, routed)           1.271     3.299    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_44s_93_1_1_U3_n_146
    SLICE_X106Y27        LUT3 (Prop_C5LUT_SLICEM_I2_O)
                                                      0.099     3.398 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/tmp_product__1_carry__2_i_5__0/O
                         net (fo=2, routed)           0.178     3.576    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/tmp_product__1_carry__2_i_5__0_n_0
    SLICE_X106Y27        LUT4 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.099     3.675 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/tmp_product__1_carry__2_i_13__1/O
                         net (fo=1, routed)           0.025     3.700    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_44s_93_1_1_U3/add_ln37_1_reg_1834_reg[7]_0[3]
    SLICE_X106Y27        CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.163     3.863 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_44s_93_1_1_U3/tmp_product__1_carry__2/CO[7]
                         net (fo=1, routed)           0.026     3.889    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_44s_93_1_1_U3/tmp_product__1_carry__2_n_0
    SLICE_X106Y28        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.904 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_44s_93_1_1_U3/tmp_product__1_carry__3/CO[7]
                         net (fo=1, routed)           0.026     3.930    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_44s_93_1_1_U3/tmp_product__1_carry__3_n_0
    SLICE_X106Y29        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     3.986 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_44s_93_1_1_U3/tmp_product__1_carry__4/O[0]
                         net (fo=2, routed)           0.688     4.674    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/I4[11]
    SLICE_X98Y25         LUT3 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.157     4.831 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/add_ln37_1_reg_1834[15]_i_5/O
                         net (fo=2, routed)           0.236     5.067    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/add_ln37_1_reg_1834[15]_i_5_n_0
    SLICE_X98Y25         LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.123     5.190 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/add_ln37_1_reg_1834[15]_i_13/O
                         net (fo=1, routed)           0.007     5.197    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/add_ln37_1_reg_1834[15]_i_13_n_0
    SLICE_X98Y25         CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.153     5.350 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/add_ln37_1_reg_1834_reg[15]_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.376    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/add_ln37_1_reg_1834_reg[15]_i_1_n_0
    SLICE_X98Y26         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     5.391 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/add_ln37_1_reg_1834_reg[23]_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.417    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/add_ln37_1_reg_1834_reg[23]_i_1_n_0
    SLICE_X98Y27         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     5.432 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/add_ln37_1_reg_1834_reg[31]_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.458    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/add_ln37_1_reg_1834_reg[31]_i_1_n_0
    SLICE_X98Y28         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     5.473 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/add_ln37_1_reg_1834_reg[39]_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.499    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/add_ln37_1_reg_1834_reg[39]_i_1_n_0
    SLICE_X98Y29         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     5.514 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/add_ln37_1_reg_1834_reg[47]_i_1/CO[7]
                         net (fo=1, routed)           0.052     5.566    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/add_ln37_1_reg_1834_reg[47]_i_1_n_0
    SLICE_X98Y30         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     5.581 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/add_ln37_1_reg_1834_reg[55]_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.607    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/add_ln37_1_reg_1834_reg[55]_i_1_n_0
    SLICE_X98Y31         CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.082     5.689 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/add_ln37_1_reg_1834_reg[63]_i_1/O[3]
                         net (fo=1, routed)           0.026     5.715    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/add_ln37_1_fu_1083_p2[59]
    SLICE_X98Y31         FDRE                                         r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/add_ln37_1_reg_1834_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14639, unset)        0.020     0.020    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/ap_clk
    SLICE_X98Y31         FDRE                                         r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/add_ln37_1_reg_1834_reg[59]/C

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_44s_93_1_1_U3/tmp_product__3/DSP_A_B_DATA_INST/A2_DATA[26]
                            (internal pin)
  Destination:            bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/add_ln37_1_reg_1834_reg[55]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.708ns  (logic 3.031ns (53.101%)  route 2.677ns (46.899%))
  Logic Levels:           20  (CARRY8=9 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT3=2 LUT4=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X17Y3        DSP_A_B_DATA                 0.000     0.000 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_44s_93_1_1_U3/tmp_product__3/DSP_A_B_DATA_INST/A2_DATA[26]
                         net (fo=1, routed)           0.000     0.000    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_44s_93_1_1_U3/tmp_product__3/DSP_A_B_DATA.A2_DATA<26>
    DSP48E2_X17Y3        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[26]_A2A1[26])
                                                      0.076     0.076 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_44s_93_1_1_U3/tmp_product__3/DSP_PREADD_DATA_INST/A2A1[26]
                         net (fo=1, routed)           0.000     0.076    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_44s_93_1_1_U3/tmp_product__3/DSP_PREADD_DATA.A2A1<26>
    DSP48E2_X17Y3        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[26]_U[43])
                                                      0.505     0.581 f  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_44s_93_1_1_U3/tmp_product__3/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, routed)           0.000     0.581    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_44s_93_1_1_U3/tmp_product__3/DSP_MULTIPLIER.U<43>
    DSP48E2_X17Y3        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[43]_U_DATA[43])
                                                      0.047     0.628 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_44s_93_1_1_U3/tmp_product__3/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, routed)           0.000     0.628    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_44s_93_1_1_U3/tmp_product__3/DSP_M_DATA.U_DATA<43>
    DSP48E2_X17Y3        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[43]_ALU_OUT[47])
                                                      0.585     1.213 f  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_44s_93_1_1_U3/tmp_product__3/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     1.213    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_44s_93_1_1_U3/tmp_product__3/DSP_ALU.ALU_OUT<47>
    DSP48E2_X17Y3        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     1.335 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_44s_93_1_1_U3/tmp_product__3/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.038     1.373    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_44s_93_1_1_U3/tmp_product__4/PCIN[47]
    DSP48E2_X17Y4        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[25])
                                                      0.546     1.919 f  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_44s_93_1_1_U3/tmp_product__4/DSP_ALU_INST/ALU_OUT[25]
                         net (fo=1, routed)           0.000     1.919    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_44s_93_1_1_U3/tmp_product__4/DSP_ALU.ALU_OUT<25>
    DSP48E2_X17Y4        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[25]_P[25])
                                                      0.109     2.028 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_44s_93_1_1_U3/tmp_product__4/DSP_OUTPUT_INST/P[25]
                         net (fo=2, routed)           1.271     3.299    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_44s_93_1_1_U3_n_146
    SLICE_X106Y27        LUT3 (Prop_C5LUT_SLICEM_I2_O)
                                                      0.099     3.398 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/tmp_product__1_carry__2_i_5__0/O
                         net (fo=2, routed)           0.178     3.576    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/tmp_product__1_carry__2_i_5__0_n_0
    SLICE_X106Y27        LUT4 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.099     3.675 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/tmp_product__1_carry__2_i_13__1/O
                         net (fo=1, routed)           0.025     3.700    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_44s_93_1_1_U3/add_ln37_1_reg_1834_reg[7]_0[3]
    SLICE_X106Y27        CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.163     3.863 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_44s_93_1_1_U3/tmp_product__1_carry__2/CO[7]
                         net (fo=1, routed)           0.026     3.889    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_44s_93_1_1_U3/tmp_product__1_carry__2_n_0
    SLICE_X106Y28        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.904 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_44s_93_1_1_U3/tmp_product__1_carry__3/CO[7]
                         net (fo=1, routed)           0.026     3.930    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_44s_93_1_1_U3/tmp_product__1_carry__3_n_0
    SLICE_X106Y29        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     3.986 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_44s_93_1_1_U3/tmp_product__1_carry__4/O[0]
                         net (fo=2, routed)           0.688     4.674    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/I4[11]
    SLICE_X98Y25         LUT3 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.157     4.831 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/add_ln37_1_reg_1834[15]_i_5/O
                         net (fo=2, routed)           0.236     5.067    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/add_ln37_1_reg_1834[15]_i_5_n_0
    SLICE_X98Y25         LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.123     5.190 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/add_ln37_1_reg_1834[15]_i_13/O
                         net (fo=1, routed)           0.007     5.197    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/add_ln37_1_reg_1834[15]_i_13_n_0
    SLICE_X98Y25         CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.153     5.350 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/add_ln37_1_reg_1834_reg[15]_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.376    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/add_ln37_1_reg_1834_reg[15]_i_1_n_0
    SLICE_X98Y26         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     5.391 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/add_ln37_1_reg_1834_reg[23]_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.417    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/add_ln37_1_reg_1834_reg[23]_i_1_n_0
    SLICE_X98Y27         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     5.432 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/add_ln37_1_reg_1834_reg[31]_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.458    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/add_ln37_1_reg_1834_reg[31]_i_1_n_0
    SLICE_X98Y28         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     5.473 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/add_ln37_1_reg_1834_reg[39]_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.499    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/add_ln37_1_reg_1834_reg[39]_i_1_n_0
    SLICE_X98Y29         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     5.514 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/add_ln37_1_reg_1834_reg[47]_i_1/CO[7]
                         net (fo=1, routed)           0.052     5.566    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/add_ln37_1_reg_1834_reg[47]_i_1_n_0
    SLICE_X98Y30         CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.116     5.682 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/add_ln37_1_reg_1834_reg[55]_i_1/O[7]
                         net (fo=1, routed)           0.026     5.708    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/add_ln37_1_fu_1083_p2[55]
    SLICE_X98Y30         FDRE                                         r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/add_ln37_1_reg_1834_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14639, unset)        0.020     0.020    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/ap_clk
    SLICE_X98Y30         FDRE                                         r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/add_ln37_1_reg_1834_reg[55]/C

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_44s_93_1_1_U3/tmp_product__3/DSP_A_B_DATA_INST/A2_DATA[26]
                            (internal pin)
  Destination:            bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/add_ln37_1_reg_1834_reg[57]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.708ns  (logic 3.006ns (52.663%)  route 2.702ns (47.337%))
  Logic Levels:           21  (CARRY8=10 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT3=2 LUT4=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X17Y3        DSP_A_B_DATA                 0.000     0.000 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_44s_93_1_1_U3/tmp_product__3/DSP_A_B_DATA_INST/A2_DATA[26]
                         net (fo=1, routed)           0.000     0.000    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_44s_93_1_1_U3/tmp_product__3/DSP_A_B_DATA.A2_DATA<26>
    DSP48E2_X17Y3        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[26]_A2A1[26])
                                                      0.076     0.076 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_44s_93_1_1_U3/tmp_product__3/DSP_PREADD_DATA_INST/A2A1[26]
                         net (fo=1, routed)           0.000     0.076    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_44s_93_1_1_U3/tmp_product__3/DSP_PREADD_DATA.A2A1<26>
    DSP48E2_X17Y3        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[26]_U[43])
                                                      0.505     0.581 f  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_44s_93_1_1_U3/tmp_product__3/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, routed)           0.000     0.581    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_44s_93_1_1_U3/tmp_product__3/DSP_MULTIPLIER.U<43>
    DSP48E2_X17Y3        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[43]_U_DATA[43])
                                                      0.047     0.628 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_44s_93_1_1_U3/tmp_product__3/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, routed)           0.000     0.628    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_44s_93_1_1_U3/tmp_product__3/DSP_M_DATA.U_DATA<43>
    DSP48E2_X17Y3        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[43]_ALU_OUT[47])
                                                      0.585     1.213 f  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_44s_93_1_1_U3/tmp_product__3/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     1.213    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_44s_93_1_1_U3/tmp_product__3/DSP_ALU.ALU_OUT<47>
    DSP48E2_X17Y3        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     1.335 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_44s_93_1_1_U3/tmp_product__3/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.038     1.373    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_44s_93_1_1_U3/tmp_product__4/PCIN[47]
    DSP48E2_X17Y4        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[25])
                                                      0.546     1.919 f  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_44s_93_1_1_U3/tmp_product__4/DSP_ALU_INST/ALU_OUT[25]
                         net (fo=1, routed)           0.000     1.919    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_44s_93_1_1_U3/tmp_product__4/DSP_ALU.ALU_OUT<25>
    DSP48E2_X17Y4        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[25]_P[25])
                                                      0.109     2.028 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_44s_93_1_1_U3/tmp_product__4/DSP_OUTPUT_INST/P[25]
                         net (fo=2, routed)           1.271     3.299    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_44s_93_1_1_U3_n_146
    SLICE_X106Y27        LUT3 (Prop_C5LUT_SLICEM_I2_O)
                                                      0.099     3.398 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/tmp_product__1_carry__2_i_5__0/O
                         net (fo=2, routed)           0.178     3.576    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/tmp_product__1_carry__2_i_5__0_n_0
    SLICE_X106Y27        LUT4 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.099     3.675 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/tmp_product__1_carry__2_i_13__1/O
                         net (fo=1, routed)           0.025     3.700    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_44s_93_1_1_U3/add_ln37_1_reg_1834_reg[7]_0[3]
    SLICE_X106Y27        CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.163     3.863 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_44s_93_1_1_U3/tmp_product__1_carry__2/CO[7]
                         net (fo=1, routed)           0.026     3.889    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_44s_93_1_1_U3/tmp_product__1_carry__2_n_0
    SLICE_X106Y28        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.904 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_44s_93_1_1_U3/tmp_product__1_carry__3/CO[7]
                         net (fo=1, routed)           0.026     3.930    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_44s_93_1_1_U3/tmp_product__1_carry__3_n_0
    SLICE_X106Y29        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     3.986 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_44s_93_1_1_U3/tmp_product__1_carry__4/O[0]
                         net (fo=2, routed)           0.688     4.674    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/I4[11]
    SLICE_X98Y25         LUT3 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.157     4.831 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/add_ln37_1_reg_1834[15]_i_5/O
                         net (fo=2, routed)           0.236     5.067    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/add_ln37_1_reg_1834[15]_i_5_n_0
    SLICE_X98Y25         LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.123     5.190 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/add_ln37_1_reg_1834[15]_i_13/O
                         net (fo=1, routed)           0.007     5.197    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/add_ln37_1_reg_1834[15]_i_13_n_0
    SLICE_X98Y25         CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.153     5.350 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/add_ln37_1_reg_1834_reg[15]_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.376    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/add_ln37_1_reg_1834_reg[15]_i_1_n_0
    SLICE_X98Y26         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     5.391 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/add_ln37_1_reg_1834_reg[23]_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.417    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/add_ln37_1_reg_1834_reg[23]_i_1_n_0
    SLICE_X98Y27         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     5.432 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/add_ln37_1_reg_1834_reg[31]_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.458    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/add_ln37_1_reg_1834_reg[31]_i_1_n_0
    SLICE_X98Y28         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     5.473 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/add_ln37_1_reg_1834_reg[39]_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.499    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/add_ln37_1_reg_1834_reg[39]_i_1_n_0
    SLICE_X98Y29         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     5.514 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/add_ln37_1_reg_1834_reg[47]_i_1/CO[7]
                         net (fo=1, routed)           0.052     5.566    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/add_ln37_1_reg_1834_reg[47]_i_1_n_0
    SLICE_X98Y30         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     5.581 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/add_ln37_1_reg_1834_reg[55]_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.607    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/add_ln37_1_reg_1834_reg[55]_i_1_n_0
    SLICE_X98Y31         CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.076     5.683 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/add_ln37_1_reg_1834_reg[63]_i_1/O[1]
                         net (fo=1, routed)           0.025     5.708    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/add_ln37_1_fu_1083_p2[57]
    SLICE_X98Y31         FDRE                                         r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/add_ln37_1_reg_1834_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14639, unset)        0.020     0.020    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/ap_clk
    SLICE_X98Y31         FDRE                                         r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/add_ln37_1_reg_1834_reg[57]/C

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_44s_93_1_1_U3/tmp_product__3/DSP_A_B_DATA_INST/A2_DATA[26]
                            (internal pin)
  Destination:            bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/add_ln37_1_reg_1834_reg[53]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.707ns  (logic 3.031ns (53.110%)  route 2.676ns (46.890%))
  Logic Levels:           20  (CARRY8=9 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT3=2 LUT4=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X17Y3        DSP_A_B_DATA                 0.000     0.000 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_44s_93_1_1_U3/tmp_product__3/DSP_A_B_DATA_INST/A2_DATA[26]
                         net (fo=1, routed)           0.000     0.000    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_44s_93_1_1_U3/tmp_product__3/DSP_A_B_DATA.A2_DATA<26>
    DSP48E2_X17Y3        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[26]_A2A1[26])
                                                      0.076     0.076 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_44s_93_1_1_U3/tmp_product__3/DSP_PREADD_DATA_INST/A2A1[26]
                         net (fo=1, routed)           0.000     0.076    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_44s_93_1_1_U3/tmp_product__3/DSP_PREADD_DATA.A2A1<26>
    DSP48E2_X17Y3        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[26]_U[43])
                                                      0.505     0.581 f  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_44s_93_1_1_U3/tmp_product__3/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, routed)           0.000     0.581    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_44s_93_1_1_U3/tmp_product__3/DSP_MULTIPLIER.U<43>
    DSP48E2_X17Y3        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[43]_U_DATA[43])
                                                      0.047     0.628 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_44s_93_1_1_U3/tmp_product__3/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, routed)           0.000     0.628    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_44s_93_1_1_U3/tmp_product__3/DSP_M_DATA.U_DATA<43>
    DSP48E2_X17Y3        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[43]_ALU_OUT[47])
                                                      0.585     1.213 f  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_44s_93_1_1_U3/tmp_product__3/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     1.213    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_44s_93_1_1_U3/tmp_product__3/DSP_ALU.ALU_OUT<47>
    DSP48E2_X17Y3        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     1.335 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_44s_93_1_1_U3/tmp_product__3/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.038     1.373    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_44s_93_1_1_U3/tmp_product__4/PCIN[47]
    DSP48E2_X17Y4        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[25])
                                                      0.546     1.919 f  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_44s_93_1_1_U3/tmp_product__4/DSP_ALU_INST/ALU_OUT[25]
                         net (fo=1, routed)           0.000     1.919    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_44s_93_1_1_U3/tmp_product__4/DSP_ALU.ALU_OUT<25>
    DSP48E2_X17Y4        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[25]_P[25])
                                                      0.109     2.028 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_44s_93_1_1_U3/tmp_product__4/DSP_OUTPUT_INST/P[25]
                         net (fo=2, routed)           1.271     3.299    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_44s_93_1_1_U3_n_146
    SLICE_X106Y27        LUT3 (Prop_C5LUT_SLICEM_I2_O)
                                                      0.099     3.398 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/tmp_product__1_carry__2_i_5__0/O
                         net (fo=2, routed)           0.178     3.576    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/tmp_product__1_carry__2_i_5__0_n_0
    SLICE_X106Y27        LUT4 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.099     3.675 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/tmp_product__1_carry__2_i_13__1/O
                         net (fo=1, routed)           0.025     3.700    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_44s_93_1_1_U3/add_ln37_1_reg_1834_reg[7]_0[3]
    SLICE_X106Y27        CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.163     3.863 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_44s_93_1_1_U3/tmp_product__1_carry__2/CO[7]
                         net (fo=1, routed)           0.026     3.889    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_44s_93_1_1_U3/tmp_product__1_carry__2_n_0
    SLICE_X106Y28        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.904 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_44s_93_1_1_U3/tmp_product__1_carry__3/CO[7]
                         net (fo=1, routed)           0.026     3.930    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_44s_93_1_1_U3/tmp_product__1_carry__3_n_0
    SLICE_X106Y29        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     3.986 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_44s_93_1_1_U3/tmp_product__1_carry__4/O[0]
                         net (fo=2, routed)           0.688     4.674    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/I4[11]
    SLICE_X98Y25         LUT3 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.157     4.831 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/add_ln37_1_reg_1834[15]_i_5/O
                         net (fo=2, routed)           0.236     5.067    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/add_ln37_1_reg_1834[15]_i_5_n_0
    SLICE_X98Y25         LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.123     5.190 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/add_ln37_1_reg_1834[15]_i_13/O
                         net (fo=1, routed)           0.007     5.197    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/add_ln37_1_reg_1834[15]_i_13_n_0
    SLICE_X98Y25         CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.153     5.350 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/add_ln37_1_reg_1834_reg[15]_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.376    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/add_ln37_1_reg_1834_reg[15]_i_1_n_0
    SLICE_X98Y26         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     5.391 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/add_ln37_1_reg_1834_reg[23]_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.417    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/add_ln37_1_reg_1834_reg[23]_i_1_n_0
    SLICE_X98Y27         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     5.432 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/add_ln37_1_reg_1834_reg[31]_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.458    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/add_ln37_1_reg_1834_reg[31]_i_1_n_0
    SLICE_X98Y28         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     5.473 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/add_ln37_1_reg_1834_reg[39]_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.499    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/add_ln37_1_reg_1834_reg[39]_i_1_n_0
    SLICE_X98Y29         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     5.514 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/add_ln37_1_reg_1834_reg[47]_i_1/CO[7]
                         net (fo=1, routed)           0.052     5.566    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/add_ln37_1_reg_1834_reg[47]_i_1_n_0
    SLICE_X98Y30         CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.116     5.682 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/add_ln37_1_reg_1834_reg[55]_i_1/O[5]
                         net (fo=1, routed)           0.025     5.707    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/add_ln37_1_fu_1083_p2[53]
    SLICE_X98Y30         FDRE                                         r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/add_ln37_1_reg_1834_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14639, unset)        0.020     0.020    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/ap_clk
    SLICE_X98Y30         FDRE                                         r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/add_ln37_1_reg_1834_reg[53]/C

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_44s_93_1_1_U3/tmp_product__3/DSP_A_B_DATA_INST/A2_DATA[26]
                            (internal pin)
  Destination:            bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/add_ln37_1_reg_1834_reg[58]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.700ns  (logic 2.997ns (52.579%)  route 2.703ns (47.421%))
  Logic Levels:           21  (CARRY8=10 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT3=2 LUT4=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X17Y3        DSP_A_B_DATA                 0.000     0.000 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_44s_93_1_1_U3/tmp_product__3/DSP_A_B_DATA_INST/A2_DATA[26]
                         net (fo=1, routed)           0.000     0.000    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_44s_93_1_1_U3/tmp_product__3/DSP_A_B_DATA.A2_DATA<26>
    DSP48E2_X17Y3        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[26]_A2A1[26])
                                                      0.076     0.076 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_44s_93_1_1_U3/tmp_product__3/DSP_PREADD_DATA_INST/A2A1[26]
                         net (fo=1, routed)           0.000     0.076    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_44s_93_1_1_U3/tmp_product__3/DSP_PREADD_DATA.A2A1<26>
    DSP48E2_X17Y3        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[26]_U[43])
                                                      0.505     0.581 f  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_44s_93_1_1_U3/tmp_product__3/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, routed)           0.000     0.581    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_44s_93_1_1_U3/tmp_product__3/DSP_MULTIPLIER.U<43>
    DSP48E2_X17Y3        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[43]_U_DATA[43])
                                                      0.047     0.628 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_44s_93_1_1_U3/tmp_product__3/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, routed)           0.000     0.628    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_44s_93_1_1_U3/tmp_product__3/DSP_M_DATA.U_DATA<43>
    DSP48E2_X17Y3        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[43]_ALU_OUT[47])
                                                      0.585     1.213 f  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_44s_93_1_1_U3/tmp_product__3/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     1.213    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_44s_93_1_1_U3/tmp_product__3/DSP_ALU.ALU_OUT<47>
    DSP48E2_X17Y3        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     1.335 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_44s_93_1_1_U3/tmp_product__3/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.038     1.373    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_44s_93_1_1_U3/tmp_product__4/PCIN[47]
    DSP48E2_X17Y4        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[25])
                                                      0.546     1.919 f  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_44s_93_1_1_U3/tmp_product__4/DSP_ALU_INST/ALU_OUT[25]
                         net (fo=1, routed)           0.000     1.919    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_44s_93_1_1_U3/tmp_product__4/DSP_ALU.ALU_OUT<25>
    DSP48E2_X17Y4        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[25]_P[25])
                                                      0.109     2.028 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_44s_93_1_1_U3/tmp_product__4/DSP_OUTPUT_INST/P[25]
                         net (fo=2, routed)           1.271     3.299    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_44s_93_1_1_U3_n_146
    SLICE_X106Y27        LUT3 (Prop_C5LUT_SLICEM_I2_O)
                                                      0.099     3.398 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/tmp_product__1_carry__2_i_5__0/O
                         net (fo=2, routed)           0.178     3.576    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/tmp_product__1_carry__2_i_5__0_n_0
    SLICE_X106Y27        LUT4 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.099     3.675 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/tmp_product__1_carry__2_i_13__1/O
                         net (fo=1, routed)           0.025     3.700    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_44s_93_1_1_U3/add_ln37_1_reg_1834_reg[7]_0[3]
    SLICE_X106Y27        CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.163     3.863 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_44s_93_1_1_U3/tmp_product__1_carry__2/CO[7]
                         net (fo=1, routed)           0.026     3.889    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_44s_93_1_1_U3/tmp_product__1_carry__2_n_0
    SLICE_X106Y28        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.904 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_44s_93_1_1_U3/tmp_product__1_carry__3/CO[7]
                         net (fo=1, routed)           0.026     3.930    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_44s_93_1_1_U3/tmp_product__1_carry__3_n_0
    SLICE_X106Y29        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     3.986 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_44s_93_1_1_U3/tmp_product__1_carry__4/O[0]
                         net (fo=2, routed)           0.688     4.674    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/I4[11]
    SLICE_X98Y25         LUT3 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.157     4.831 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/add_ln37_1_reg_1834[15]_i_5/O
                         net (fo=2, routed)           0.236     5.067    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/add_ln37_1_reg_1834[15]_i_5_n_0
    SLICE_X98Y25         LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.123     5.190 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/add_ln37_1_reg_1834[15]_i_13/O
                         net (fo=1, routed)           0.007     5.197    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/add_ln37_1_reg_1834[15]_i_13_n_0
    SLICE_X98Y25         CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.153     5.350 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/add_ln37_1_reg_1834_reg[15]_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.376    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/add_ln37_1_reg_1834_reg[15]_i_1_n_0
    SLICE_X98Y26         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     5.391 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/add_ln37_1_reg_1834_reg[23]_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.417    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/add_ln37_1_reg_1834_reg[23]_i_1_n_0
    SLICE_X98Y27         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     5.432 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/add_ln37_1_reg_1834_reg[31]_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.458    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/add_ln37_1_reg_1834_reg[31]_i_1_n_0
    SLICE_X98Y28         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     5.473 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/add_ln37_1_reg_1834_reg[39]_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.499    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/add_ln37_1_reg_1834_reg[39]_i_1_n_0
    SLICE_X98Y29         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     5.514 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/add_ln37_1_reg_1834_reg[47]_i_1/CO[7]
                         net (fo=1, routed)           0.052     5.566    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/add_ln37_1_reg_1834_reg[47]_i_1_n_0
    SLICE_X98Y30         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     5.581 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/add_ln37_1_reg_1834_reg[55]_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.607    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/add_ln37_1_reg_1834_reg[55]_i_1_n_0
    SLICE_X98Y31         CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.067     5.674 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/add_ln37_1_reg_1834_reg[63]_i_1/O[2]
                         net (fo=1, routed)           0.026     5.700    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/add_ln37_1_fu_1083_p2[58]
    SLICE_X98Y31         FDRE                                         r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/add_ln37_1_reg_1834_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14639, unset)        0.020     0.020    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/ap_clk
    SLICE_X98Y31         FDRE                                         r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/add_ln37_1_reg_1834_reg[58]/C

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_44s_93_1_1_U3/tmp_product__3/DSP_A_B_DATA_INST/A2_DATA[26]
                            (internal pin)
  Destination:            bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/add_ln37_1_reg_1834_reg[54]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.695ns  (logic 3.018ns (52.994%)  route 2.677ns (47.006%))
  Logic Levels:           20  (CARRY8=9 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT3=2 LUT4=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X17Y3        DSP_A_B_DATA                 0.000     0.000 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_44s_93_1_1_U3/tmp_product__3/DSP_A_B_DATA_INST/A2_DATA[26]
                         net (fo=1, routed)           0.000     0.000    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_44s_93_1_1_U3/tmp_product__3/DSP_A_B_DATA.A2_DATA<26>
    DSP48E2_X17Y3        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[26]_A2A1[26])
                                                      0.076     0.076 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_44s_93_1_1_U3/tmp_product__3/DSP_PREADD_DATA_INST/A2A1[26]
                         net (fo=1, routed)           0.000     0.076    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_44s_93_1_1_U3/tmp_product__3/DSP_PREADD_DATA.A2A1<26>
    DSP48E2_X17Y3        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[26]_U[43])
                                                      0.505     0.581 f  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_44s_93_1_1_U3/tmp_product__3/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, routed)           0.000     0.581    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_44s_93_1_1_U3/tmp_product__3/DSP_MULTIPLIER.U<43>
    DSP48E2_X17Y3        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[43]_U_DATA[43])
                                                      0.047     0.628 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_44s_93_1_1_U3/tmp_product__3/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, routed)           0.000     0.628    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_44s_93_1_1_U3/tmp_product__3/DSP_M_DATA.U_DATA<43>
    DSP48E2_X17Y3        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[43]_ALU_OUT[47])
                                                      0.585     1.213 f  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_44s_93_1_1_U3/tmp_product__3/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     1.213    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_44s_93_1_1_U3/tmp_product__3/DSP_ALU.ALU_OUT<47>
    DSP48E2_X17Y3        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     1.335 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_44s_93_1_1_U3/tmp_product__3/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.038     1.373    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_44s_93_1_1_U3/tmp_product__4/PCIN[47]
    DSP48E2_X17Y4        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[25])
                                                      0.546     1.919 f  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_44s_93_1_1_U3/tmp_product__4/DSP_ALU_INST/ALU_OUT[25]
                         net (fo=1, routed)           0.000     1.919    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_44s_93_1_1_U3/tmp_product__4/DSP_ALU.ALU_OUT<25>
    DSP48E2_X17Y4        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[25]_P[25])
                                                      0.109     2.028 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_44s_93_1_1_U3/tmp_product__4/DSP_OUTPUT_INST/P[25]
                         net (fo=2, routed)           1.271     3.299    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_44s_93_1_1_U3_n_146
    SLICE_X106Y27        LUT3 (Prop_C5LUT_SLICEM_I2_O)
                                                      0.099     3.398 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/tmp_product__1_carry__2_i_5__0/O
                         net (fo=2, routed)           0.178     3.576    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/tmp_product__1_carry__2_i_5__0_n_0
    SLICE_X106Y27        LUT4 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.099     3.675 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/tmp_product__1_carry__2_i_13__1/O
                         net (fo=1, routed)           0.025     3.700    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_44s_93_1_1_U3/add_ln37_1_reg_1834_reg[7]_0[3]
    SLICE_X106Y27        CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.163     3.863 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_44s_93_1_1_U3/tmp_product__1_carry__2/CO[7]
                         net (fo=1, routed)           0.026     3.889    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_44s_93_1_1_U3/tmp_product__1_carry__2_n_0
    SLICE_X106Y28        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.904 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_44s_93_1_1_U3/tmp_product__1_carry__3/CO[7]
                         net (fo=1, routed)           0.026     3.930    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_44s_93_1_1_U3/tmp_product__1_carry__3_n_0
    SLICE_X106Y29        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     3.986 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/mul_49ns_44s_93_1_1_U3/tmp_product__1_carry__4/O[0]
                         net (fo=2, routed)           0.688     4.674    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/I4[11]
    SLICE_X98Y25         LUT3 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.157     4.831 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/add_ln37_1_reg_1834[15]_i_5/O
                         net (fo=2, routed)           0.236     5.067    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/add_ln37_1_reg_1834[15]_i_5_n_0
    SLICE_X98Y25         LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.123     5.190 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/add_ln37_1_reg_1834[15]_i_13/O
                         net (fo=1, routed)           0.007     5.197    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/add_ln37_1_reg_1834[15]_i_13_n_0
    SLICE_X98Y25         CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.153     5.350 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/add_ln37_1_reg_1834_reg[15]_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.376    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/add_ln37_1_reg_1834_reg[15]_i_1_n_0
    SLICE_X98Y26         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     5.391 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/add_ln37_1_reg_1834_reg[23]_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.417    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/add_ln37_1_reg_1834_reg[23]_i_1_n_0
    SLICE_X98Y27         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     5.432 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/add_ln37_1_reg_1834_reg[31]_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.458    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/add_ln37_1_reg_1834_reg[31]_i_1_n_0
    SLICE_X98Y28         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     5.473 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/add_ln37_1_reg_1834_reg[39]_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.499    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/add_ln37_1_reg_1834_reg[39]_i_1_n_0
    SLICE_X98Y29         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     5.514 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/add_ln37_1_reg_1834_reg[47]_i_1/CO[7]
                         net (fo=1, routed)           0.052     5.566    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/add_ln37_1_reg_1834_reg[47]_i_1_n_0
    SLICE_X98Y30         CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                      0.103     5.669 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/add_ln37_1_reg_1834_reg[55]_i_1/O[6]
                         net (fo=1, routed)           0.026     5.695    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/add_ln37_1_fu_1083_p2[54]
    SLICE_X98Y30         FDRE                                         r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/add_ln37_1_reg_1834_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14639, unset)        0.020     0.020    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/ap_clk
    SLICE_X98Y30         FDRE                                         r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1969/grp_sin_or_cos_double_s_fu_138/add_ln37_1_reg_1834_reg[54]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 work_x_q1[0]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/work_x_load_1_reg_5380_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.007ns  (logic 0.000ns (0.000%)  route 0.007ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  work_x_q1[0] (IN)
                         net (fo=3, unset)            0.007     0.007    bd_0_i/hls_inst/inst/work_x_q1[0]
    SLICE_X88Y66         FDRE                                         r  bd_0_i/hls_inst/inst/work_x_load_1_reg_5380_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14639, unset)        0.019     0.019    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X88Y66         FDRE                                         r  bd_0_i/hls_inst/inst/work_x_load_1_reg_5380_reg[0]/C

Slack:                    inf
  Source:                 work_x_q1[14]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/work_x_load_1_reg_5380_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.007ns  (logic 0.000ns (0.000%)  route 0.007ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  work_x_q1[14] (IN)
                         net (fo=3, unset)            0.007     0.007    bd_0_i/hls_inst/inst/work_x_q1[14]
    SLICE_X92Y69         FDRE                                         r  bd_0_i/hls_inst/inst/work_x_load_1_reg_5380_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14639, unset)        0.019     0.019    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X92Y69         FDRE                                         r  bd_0_i/hls_inst/inst/work_x_load_1_reg_5380_reg[14]/C

Slack:                    inf
  Source:                 work_x_q1[16]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/work_x_load_1_reg_5380_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.007ns  (logic 0.000ns (0.000%)  route 0.007ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  work_x_q1[16] (IN)
                         net (fo=3, unset)            0.007     0.007    bd_0_i/hls_inst/inst/work_x_q1[16]
    SLICE_X97Y64         FDRE                                         r  bd_0_i/hls_inst/inst/work_x_load_1_reg_5380_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14639, unset)        0.019     0.019    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X97Y64         FDRE                                         r  bd_0_i/hls_inst/inst/work_x_load_1_reg_5380_reg[16]/C

Slack:                    inf
  Source:                 work_x_q1[18]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/work_x_load_1_reg_5380_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.007ns  (logic 0.000ns (0.000%)  route 0.007ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  work_x_q1[18] (IN)
                         net (fo=3, unset)            0.007     0.007    bd_0_i/hls_inst/inst/work_x_q1[18]
    SLICE_X92Y69         FDRE                                         r  bd_0_i/hls_inst/inst/work_x_load_1_reg_5380_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14639, unset)        0.019     0.019    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X92Y69         FDRE                                         r  bd_0_i/hls_inst/inst/work_x_load_1_reg_5380_reg[18]/C

Slack:                    inf
  Source:                 work_x_q1[20]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/work_x_load_1_reg_5380_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.007ns  (logic 0.000ns (0.000%)  route 0.007ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  work_x_q1[20] (IN)
                         net (fo=3, unset)            0.007     0.007    bd_0_i/hls_inst/inst/work_x_q1[20]
    SLICE_X88Y73         FDRE                                         r  bd_0_i/hls_inst/inst/work_x_load_1_reg_5380_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14639, unset)        0.019     0.019    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X88Y73         FDRE                                         r  bd_0_i/hls_inst/inst/work_x_load_1_reg_5380_reg[20]/C

Slack:                    inf
  Source:                 work_x_q1[30]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/work_x_load_1_reg_5380_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.007ns  (logic 0.000ns (0.000%)  route 0.007ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  work_x_q1[30] (IN)
                         net (fo=3, unset)            0.007     0.007    bd_0_i/hls_inst/inst/work_x_q1[30]
    SLICE_X102Y80        FDRE                                         r  bd_0_i/hls_inst/inst/work_x_load_1_reg_5380_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14639, unset)        0.019     0.019    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X102Y80        FDRE                                         r  bd_0_i/hls_inst/inst/work_x_load_1_reg_5380_reg[30]/C

Slack:                    inf
  Source:                 work_x_q1[3]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/work_x_load_1_reg_5380_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.007ns  (logic 0.000ns (0.000%)  route 0.007ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  work_x_q1[3] (IN)
                         net (fo=3, unset)            0.007     0.007    bd_0_i/hls_inst/inst/work_x_q1[3]
    SLICE_X89Y63         FDRE                                         r  bd_0_i/hls_inst/inst/work_x_load_1_reg_5380_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14639, unset)        0.019     0.019    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X89Y63         FDRE                                         r  bd_0_i/hls_inst/inst/work_x_load_1_reg_5380_reg[3]/C

Slack:                    inf
  Source:                 work_x_q1[41]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/work_x_load_1_reg_5380_reg[41]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.007ns  (logic 0.000ns (0.000%)  route 0.007ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  work_x_q1[41] (IN)
                         net (fo=3, unset)            0.007     0.007    bd_0_i/hls_inst/inst/work_x_q1[41]
    SLICE_X92Y75         FDRE                                         r  bd_0_i/hls_inst/inst/work_x_load_1_reg_5380_reg[41]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14639, unset)        0.019     0.019    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X92Y75         FDRE                                         r  bd_0_i/hls_inst/inst/work_x_load_1_reg_5380_reg[41]/C

Slack:                    inf
  Source:                 work_x_q1[42]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/work_x_load_1_reg_5380_reg[42]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.007ns  (logic 0.000ns (0.000%)  route 0.007ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  work_x_q1[42] (IN)
                         net (fo=3, unset)            0.007     0.007    bd_0_i/hls_inst/inst/work_x_q1[42]
    SLICE_X92Y75         FDRE                                         r  bd_0_i/hls_inst/inst/work_x_load_1_reg_5380_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14639, unset)        0.019     0.019    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X92Y75         FDRE                                         r  bd_0_i/hls_inst/inst/work_x_load_1_reg_5380_reg[42]/C

Slack:                    inf
  Source:                 work_x_q1[43]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/work_x_load_1_reg_5380_reg[43]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.007ns  (logic 0.000ns (0.000%)  route 0.007ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  work_x_q1[43] (IN)
                         net (fo=3, unset)            0.007     0.007    bd_0_i/hls_inst/inst/work_x_q1[43]
    SLICE_X91Y77         FDRE                                         r  bd_0_i/hls_inst/inst/work_x_load_1_reg_5380_reg[43]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14639, unset)        0.019     0.019    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X91Y77         FDRE                                         r  bd_0_i/hls_inst/inst/work_x_load_1_reg_5380_reg[43]/C





