# Generated by vmake version 2.2

# Define path to each library
LIB_WORK = work

# Define path to each design unit
WORK__UATransmit = $(LIB_WORK)/@u@a@transmit/_primary.dat
WORK__UART = $(LIB_WORK)/@u@a@r@t/_primary.dat
WORK__UAReceive = $(LIB_WORK)/@u@a@receive/_primary.dat
WORK__RegFileTestbench = $(LIB_WORK)/@reg@file@testbench/_primary.dat
WORK__RegFile = $(LIB_WORK)/@reg@file/_primary.dat
WORK__PC = $(LIB_WORK)/@p@c/_primary.dat
WORK__ml505top = $(LIB_WORK)/ml505top/_primary.dat
WORK__MIPS150 = $(LIB_WORK)/@m@i@p@s150/_primary.dat
WORK__IORegister = $(LIB_WORK)/@i@o@register/_primary.dat
WORK__imem_blk_ram = $(LIB_WORK)/imem_blk_ram/_primary.dat
WORK__Hazard = $(LIB_WORK)/@hazard/_primary.dat
WORK__glbl = $(LIB_WORK)/glbl/_primary.dat
WORK__EchoTestbench = $(LIB_WORK)/@echo@testbench/_primary.dat
WORK__dmem_blk_ram = $(LIB_WORK)/dmem_blk_ram/_primary.dat
WORK__Datapath = $(LIB_WORK)/@datapath/_primary.dat
WORK__ControlTestbench = $(LIB_WORK)/@control@testbench/_primary.dat
WORK__Control = $(LIB_WORK)/@control/_primary.dat
WORK__Branch_module = $(LIB_WORK)/@branch_module/_primary.dat
WORK__ALUdec = $(LIB_WORK)/@a@l@udec/_primary.dat
WORK__ALU = $(LIB_WORK)/@a@l@u/_primary.dat
VCOM = vcom
VLOG = vlog
VOPT = vopt
SCCOM = sccom

whole_library :     $(WORK__UATransmit) \
    $(WORK__UART) \
    $(WORK__UAReceive) \
    $(WORK__RegFileTestbench) \
    $(WORK__RegFile) \
    $(WORK__PC) \
    $(WORK__ml505top) \
    $(WORK__MIPS150) \
    $(WORK__IORegister) \
    $(WORK__imem_blk_ram) \
    $(WORK__Hazard) \
    $(WORK__glbl) \
    $(WORK__EchoTestbench) \
    $(WORK__dmem_blk_ram) \
    $(WORK__Datapath) \
    $(WORK__ControlTestbench) \
    $(WORK__Control) \
    $(WORK__Branch_module) \
    $(WORK__ALUdec) \
    $(WORK__ALU)

$(WORK__glbl) : /opt/Xilinx/14.1/ISE_DS/ISE/verilog/src/glbl.v
	$(VLOG) +acc -source -nocovercells -L \
		 mtiAvm -L mtiOvm -L mtiUvm -L mtiUPF /opt/Xilinx/14.1/ISE_DS/ISE/verilog/src/glbl.v

$(WORK__ALU) \
$(WORK__ALUdec) \
$(WORK__Branch_module) \
$(WORK__Control) \
$(WORK__ControlTestbench) \
$(WORK__Datapath) \
$(WORK__dmem_blk_ram) \
$(WORK__EchoTestbench) \
$(WORK__Hazard) \
$(WORK__imem_blk_ram) \
$(WORK__IORegister) \
$(WORK__MIPS150) \
$(WORK__ml505top) \
$(WORK__PC) \
$(WORK__RegFile) \
$(WORK__RegFileTestbench) \
$(WORK__UAReceive) \
$(WORK__UART) \
$(WORK__UATransmit) : ../../src/UATransmit.v ../../src/util.vh ../../src/UART.v \
		 ../../src/UAReceive.v ../../src/RegFileTestbench.v \
		 ../../src/RegFile.v ../../src/pc.v ../../src/ml505top.v \
		 ../../src/MIPS150.v ../../src/IORegister.v \
		 ../../src/imem_blk_ram/imem_blk_ram.v ../../src/Hazard.v \
		 ../../src/EchoTestbench.v ../../src/dmem_blk_ram/dmem_blk_ram.v \
		 ../../src/Datapath.v ../../src/Opcode.vh ../../src/ALUop.vh \
		 ../../src/ControlTestbench.v ../../src/Control.v \
		 ../../src/branch_module.v ../../src/ALUdec.v \
		 ../../src/ALU.v
	$(VLOG) +acc -source -nocovercells +incdir+../../src+incdir+../../src/imem_blk_ram+incdir+../../src/imem_blk_ram/tmp+incdir+../../src/imem_blk_ram/tmp/_cg+incdir+../../src/imem_blk_ram/tmp/_xmsgs+incdir+../../src/imem_blk_ram/xlnx_auto_0_xdb+incdir+../../src/dmem_blk_ram+incdir+../../src/dmem_blk_ram/tmp+incdir+../../src/dmem_blk_ram/tmp/_cg+incdir+../../src/dmem_blk_ram/tmp/_xmsgs+incdir+../../src/dmem_blk_ram/xlnx_auto_0_xdb \
		 -L mtiAvm -L mtiOvm -L mtiUvm -L mtiUPF ../../src/UATransmit.v \
		 ../../src/UART.v ../../src/UAReceive.v ../../src/RegFileTestbench.v \
		 ../../src/RegFile.v ../../src/pc.v ../../src/ml505top.v \
		 ../../src/MIPS150.v ../../src/IORegister.v \
		 ../../src/imem_blk_ram/imem_blk_ram.v ../../src/Hazard.v \
		 ../../src/EchoTestbench.v ../../src/dmem_blk_ram/dmem_blk_ram.v \
		 ../../src/Datapath.v ../../src/ControlTestbench.v \
		 ../../src/Control.v ../../src/branch_module.v \
		 ../../src/ALUdec.v ../../src/ALU.v

