{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 11 18:35:32 2017 " "Info: Processing started: Wed Oct 11 18:35:32 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off EXP1 -c EXP1 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off EXP1 -c EXP1 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "SelO " "Info: Assuming node \"SelO\" is an undefined clock" {  } { { "EXP1.bdf" "" { Schematic "E:/EXP1/EXP1.bdf" { { 104 1064 1232 120 "SelO" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "SelO" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "EXP1.bdf" "" { Schematic "E:/EXP1/EXP1.bdf" { { 984 248 416 1000 "CLK" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "SelA " "Info: Assuming node \"SelA\" is an undefined clock" {  } { { "EXP1.bdf" "" { Schematic "E:/EXP1/EXP1.bdf" { { 128 176 344 144 "SelA" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "SelA" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "SelB " "Info: Assuming node \"SelB\" is an undefined clock" {  } { { "EXP1.bdf" "" { Schematic "E:/EXP1/EXP1.bdf" { { 392 32 200 408 "SelB" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "SelB" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "3 " "Warning: Found 3 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "inst4 " "Info: Detected gated clock \"inst4\" as buffer" {  } { { "EXP1.bdf" "" { Schematic "E:/EXP1/EXP1.bdf" { { 384 200 264 432 "inst4" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst4" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst3 " "Info: Detected gated clock \"inst3\" as buffer" {  } { { "EXP1.bdf" "" { Schematic "E:/EXP1/EXP1.bdf" { { 120 344 408 168 "inst3" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst1 " "Info: Detected gated clock \"inst1\" as buffer" {  } { { "EXP1.bdf" "" { Schematic "E:/EXP1/EXP1.bdf" { { 168 1240 1304 216 "inst1" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "SelO " "Info: No valid register-to-register data paths exist for clock \"SelO\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLK register Reg:inst\|inst4 register Reg:inst7\|inst 180.02 MHz 5.555 ns Internal " "Info: Clock \"CLK\" has Internal fmax of 180.02 MHz between source register \"Reg:inst\|inst4\" and destination register \"Reg:inst7\|inst\" (period= 5.555 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.328 ns + Longest register register " "Info: + Longest register to register delay is 5.328 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Reg:inst\|inst4 1 REG LCFF_X33_Y12_N5 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X33_Y12_N5; Fanout = 3; REG Node = 'Reg:inst\|inst4'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { Reg:inst|inst4 } "NODE_NAME" } } { "Reg.bdf" "" { Schematic "E:/EXP1/Reg.bdf" { { 480 336 400 560 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.440 ns) + CELL(0.370 ns) 0.810 ns ALU:inst35\|74181:inst1\|52~51 2 COMB LCCOMB_X33_Y12_N0 3 " "Info: 2: + IC(0.440 ns) + CELL(0.370 ns) = 0.810 ns; Loc. = LCCOMB_X33_Y12_N0; Fanout = 3; COMB Node = 'ALU:inst35\|74181:inst1\|52~51'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.810 ns" { Reg:inst|inst4 ALU:inst35|74181:inst1|52~51 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 216 504 568 256 "52" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.045 ns) + CELL(0.623 ns) 2.478 ns ALU:inst35\|74181:inst1\|78~268 3 COMB LCCOMB_X29_Y12_N18 1 " "Info: 3: + IC(1.045 ns) + CELL(0.623 ns) = 2.478 ns; Loc. = LCCOMB_X29_Y12_N18; Fanout = 1; COMB Node = 'ALU:inst35\|74181:inst1\|78~268'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.668 ns" { ALU:inst35|74181:inst1|52~51 ALU:inst35|74181:inst1|78~268 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 232 1248 1312 272 "78" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.369 ns) + CELL(0.624 ns) 3.471 ns ALU:inst35\|74181:inst1\|78~271 4 COMB LCCOMB_X29_Y12_N0 3 " "Info: 4: + IC(0.369 ns) + CELL(0.624 ns) = 3.471 ns; Loc. = LCCOMB_X29_Y12_N0; Fanout = 3; COMB Node = 'ALU:inst35\|74181:inst1\|78~271'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.993 ns" { ALU:inst35|74181:inst1|78~268 ALU:inst35|74181:inst1|78~271 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 232 1248 1312 272 "78" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.387 ns) + CELL(0.206 ns) 4.064 ns ALU:inst35\|74181:inst\|74~100 5 COMB LCCOMB_X29_Y12_N10 2 " "Info: 5: + IC(0.387 ns) + CELL(0.206 ns) = 4.064 ns; Loc. = LCCOMB_X29_Y12_N10; Fanout = 2; COMB Node = 'ALU:inst35\|74181:inst\|74~100'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.593 ns" { ALU:inst35|74181:inst1|78~271 ALU:inst35|74181:inst|74~100 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 560 1128 1192 632 "74" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.373 ns) + CELL(0.206 ns) 4.643 ns ALU:inst35\|74181:inst\|77~157 6 COMB LCCOMB_X29_Y12_N12 1 " "Info: 6: + IC(0.373 ns) + CELL(0.206 ns) = 4.643 ns; Loc. = LCCOMB_X29_Y12_N12; Fanout = 1; COMB Node = 'ALU:inst35\|74181:inst\|77~157'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.579 ns" { ALU:inst35|74181:inst|74~100 ALU:inst35|74181:inst|77~157 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 400 1248 1312 440 "77" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.371 ns) + CELL(0.206 ns) 5.220 ns ALU:inst35\|74181:inst\|77~160 7 COMB LCCOMB_X29_Y12_N16 1 " "Info: 7: + IC(0.371 ns) + CELL(0.206 ns) = 5.220 ns; Loc. = LCCOMB_X29_Y12_N16; Fanout = 1; COMB Node = 'ALU:inst35\|74181:inst\|77~160'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.577 ns" { ALU:inst35|74181:inst|77~157 ALU:inst35|74181:inst|77~160 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 400 1248 1312 440 "77" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 5.328 ns Reg:inst7\|inst 8 REG LCFF_X29_Y12_N17 1 " "Info: 8: + IC(0.000 ns) + CELL(0.108 ns) = 5.328 ns; Loc. = LCFF_X29_Y12_N17; Fanout = 1; REG Node = 'Reg:inst7\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { ALU:inst35|74181:inst|77~160 Reg:inst7|inst } "NODE_NAME" } } { "Reg.bdf" "" { Schematic "E:/EXP1/Reg.bdf" { { 64 336 400 144 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.343 ns ( 43.98 % ) " "Info: Total cell delay = 2.343 ns ( 43.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.985 ns ( 56.02 % ) " "Info: Total interconnect delay = 2.985 ns ( 56.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.328 ns" { Reg:inst|inst4 ALU:inst35|74181:inst1|52~51 ALU:inst35|74181:inst1|78~268 ALU:inst35|74181:inst1|78~271 ALU:inst35|74181:inst|74~100 ALU:inst35|74181:inst|77~157 ALU:inst35|74181:inst|77~160 Reg:inst7|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.328 ns" { Reg:inst|inst4 {} ALU:inst35|74181:inst1|52~51 {} ALU:inst35|74181:inst1|78~268 {} ALU:inst35|74181:inst1|78~271 {} ALU:inst35|74181:inst|74~100 {} ALU:inst35|74181:inst|77~157 {} ALU:inst35|74181:inst|77~160 {} Reg:inst7|inst {} } { 0.000ns 0.440ns 1.045ns 0.369ns 0.387ns 0.373ns 0.371ns 0.000ns } { 0.000ns 0.370ns 0.623ns 0.624ns 0.206ns 0.206ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.037 ns - Smallest " "Info: - Smallest clock skew is 0.037 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 7.047 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK\" to destination register is 7.047 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns CLK 1 CLK PIN_132 5 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 5; CLK Node = 'CLK'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "EXP1.bdf" "" { Schematic "E:/EXP1/EXP1.bdf" { { 984 248 416 1000 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.667 ns) + CELL(0.537 ns) 4.354 ns inst1 2 COMB LCCOMB_X33_Y7_N0 1 " "Info: 2: + IC(2.667 ns) + CELL(0.537 ns) = 4.354 ns; Loc. = LCCOMB_X33_Y7_N0; Fanout = 1; COMB Node = 'inst1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.204 ns" { CLK inst1 } "NODE_NAME" } } { "EXP1.bdf" "" { Schematic "E:/EXP1/EXP1.bdf" { { 168 1240 1304 216 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.121 ns) + CELL(0.000 ns) 5.475 ns inst1~clkctrl 3 COMB CLKCTRL_G5 8 " "Info: 3: + IC(1.121 ns) + CELL(0.000 ns) = 5.475 ns; Loc. = CLKCTRL_G5; Fanout = 8; COMB Node = 'inst1~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.121 ns" { inst1 inst1~clkctrl } "NODE_NAME" } } { "EXP1.bdf" "" { Schematic "E:/EXP1/EXP1.bdf" { { 168 1240 1304 216 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.906 ns) + CELL(0.666 ns) 7.047 ns Reg:inst7\|inst 4 REG LCFF_X29_Y12_N17 1 " "Info: 4: + IC(0.906 ns) + CELL(0.666 ns) = 7.047 ns; Loc. = LCFF_X29_Y12_N17; Fanout = 1; REG Node = 'Reg:inst7\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.572 ns" { inst1~clkctrl Reg:inst7|inst } "NODE_NAME" } } { "Reg.bdf" "" { Schematic "E:/EXP1/Reg.bdf" { { 64 336 400 144 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.353 ns ( 33.39 % ) " "Info: Total cell delay = 2.353 ns ( 33.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.694 ns ( 66.61 % ) " "Info: Total interconnect delay = 4.694 ns ( 66.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.047 ns" { CLK inst1 inst1~clkctrl Reg:inst7|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.047 ns" { CLK {} CLK~combout {} inst1 {} inst1~clkctrl {} Reg:inst7|inst {} } { 0.000ns 0.000ns 2.667ns 1.121ns 0.906ns } { 0.000ns 1.150ns 0.537ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 7.010 ns - Longest register " "Info: - Longest clock path from clock \"CLK\" to source register is 7.010 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns CLK 1 CLK PIN_132 5 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 5; CLK Node = 'CLK'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "EXP1.bdf" "" { Schematic "E:/EXP1/EXP1.bdf" { { 984 248 416 1000 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.018 ns) + CELL(0.370 ns) 2.538 ns inst3 2 COMB LCCOMB_X33_Y7_N10 1 " "Info: 2: + IC(1.018 ns) + CELL(0.370 ns) = 2.538 ns; Loc. = LCCOMB_X33_Y7_N10; Fanout = 1; COMB Node = 'inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.388 ns" { CLK inst3 } "NODE_NAME" } } { "EXP1.bdf" "" { Schematic "E:/EXP1/EXP1.bdf" { { 120 344 408 168 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.898 ns) + CELL(0.000 ns) 5.436 ns inst3~clkctrl 3 COMB CLKCTRL_G3 8 " "Info: 3: + IC(2.898 ns) + CELL(0.000 ns) = 5.436 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'inst3~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.898 ns" { inst3 inst3~clkctrl } "NODE_NAME" } } { "EXP1.bdf" "" { Schematic "E:/EXP1/EXP1.bdf" { { 120 344 408 168 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.908 ns) + CELL(0.666 ns) 7.010 ns Reg:inst\|inst4 4 REG LCFF_X33_Y12_N5 3 " "Info: 4: + IC(0.908 ns) + CELL(0.666 ns) = 7.010 ns; Loc. = LCFF_X33_Y12_N5; Fanout = 3; REG Node = 'Reg:inst\|inst4'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.574 ns" { inst3~clkctrl Reg:inst|inst4 } "NODE_NAME" } } { "Reg.bdf" "" { Schematic "E:/EXP1/Reg.bdf" { { 480 336 400 560 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.186 ns ( 31.18 % ) " "Info: Total cell delay = 2.186 ns ( 31.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.824 ns ( 68.82 % ) " "Info: Total interconnect delay = 4.824 ns ( 68.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.010 ns" { CLK inst3 inst3~clkctrl Reg:inst|inst4 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.010 ns" { CLK {} CLK~combout {} inst3 {} inst3~clkctrl {} Reg:inst|inst4 {} } { 0.000ns 0.000ns 1.018ns 2.898ns 0.908ns } { 0.000ns 1.150ns 0.370ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.047 ns" { CLK inst1 inst1~clkctrl Reg:inst7|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.047 ns" { CLK {} CLK~combout {} inst1 {} inst1~clkctrl {} Reg:inst7|inst {} } { 0.000ns 0.000ns 2.667ns 1.121ns 0.906ns } { 0.000ns 1.150ns 0.537ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.010 ns" { CLK inst3 inst3~clkctrl Reg:inst|inst4 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.010 ns" { CLK {} CLK~combout {} inst3 {} inst3~clkctrl {} Reg:inst|inst4 {} } { 0.000ns 0.000ns 1.018ns 2.898ns 0.908ns } { 0.000ns 1.150ns 0.370ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "Reg.bdf" "" { Schematic "E:/EXP1/Reg.bdf" { { 480 336 400 560 "inst4" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "Reg.bdf" "" { Schematic "E:/EXP1/Reg.bdf" { { 64 336 400 144 "inst" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.328 ns" { Reg:inst|inst4 ALU:inst35|74181:inst1|52~51 ALU:inst35|74181:inst1|78~268 ALU:inst35|74181:inst1|78~271 ALU:inst35|74181:inst|74~100 ALU:inst35|74181:inst|77~157 ALU:inst35|74181:inst|77~160 Reg:inst7|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.328 ns" { Reg:inst|inst4 {} ALU:inst35|74181:inst1|52~51 {} ALU:inst35|74181:inst1|78~268 {} ALU:inst35|74181:inst1|78~271 {} ALU:inst35|74181:inst|74~100 {} ALU:inst35|74181:inst|77~157 {} ALU:inst35|74181:inst|77~160 {} Reg:inst7|inst {} } { 0.000ns 0.440ns 1.045ns 0.369ns 0.387ns 0.373ns 0.371ns 0.000ns } { 0.000ns 0.370ns 0.623ns 0.624ns 0.206ns 0.206ns 0.206ns 0.108ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.047 ns" { CLK inst1 inst1~clkctrl Reg:inst7|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.047 ns" { CLK {} CLK~combout {} inst1 {} inst1~clkctrl {} Reg:inst7|inst {} } { 0.000ns 0.000ns 2.667ns 1.121ns 0.906ns } { 0.000ns 1.150ns 0.537ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.010 ns" { CLK inst3 inst3~clkctrl Reg:inst|inst4 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.010 ns" { CLK {} CLK~combout {} inst3 {} inst3~clkctrl {} Reg:inst|inst4 {} } { 0.000ns 0.000ns 1.018ns 2.898ns 0.908ns } { 0.000ns 1.150ns 0.370ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "SelA " "Info: No valid register-to-register data paths exist for clock \"SelA\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "SelB " "Info: No valid register-to-register data paths exist for clock \"SelB\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "Reg:inst7\|inst S1 SelO 6.757 ns register " "Info: tsu for register \"Reg:inst7\|inst\" (data pin = \"S1\", clock pin = \"SelO\") is 6.757 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.977 ns + Longest pin register " "Info: + Longest pin to register delay is 12.977 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.984 ns) 0.984 ns S1 1 PIN PIN_90 8 " "Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_90; Fanout = 8; PIN Node = 'S1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { S1 } "NODE_NAME" } } { "EXP1.bdf" "" { Schematic "E:/EXP1/EXP1.bdf" { { 368 880 1048 384 "S1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(7.476 ns) + CELL(0.650 ns) 9.110 ns ALU:inst35\|74181:inst1\|43~17 2 COMB LCCOMB_X33_Y12_N10 3 " "Info: 2: + IC(7.476 ns) + CELL(0.650 ns) = 9.110 ns; Loc. = LCCOMB_X33_Y12_N10; Fanout = 3; COMB Node = 'ALU:inst35\|74181:inst1\|43~17'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.126 ns" { S1 ALU:inst35|74181:inst1|43~17 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 1088 504 568 1128 "43" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.057 ns) + CELL(0.370 ns) 10.537 ns ALU:inst35\|74181:inst1\|78~270 3 COMB LCCOMB_X29_Y12_N6 3 " "Info: 3: + IC(1.057 ns) + CELL(0.370 ns) = 10.537 ns; Loc. = LCCOMB_X29_Y12_N6; Fanout = 3; COMB Node = 'ALU:inst35\|74181:inst1\|78~270'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.427 ns" { ALU:inst35|74181:inst1|43~17 ALU:inst35|74181:inst1|78~270 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 232 1248 1312 272 "78" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.377 ns) + CELL(0.206 ns) 11.120 ns ALU:inst35\|74181:inst1\|78~271 4 COMB LCCOMB_X29_Y12_N0 3 " "Info: 4: + IC(0.377 ns) + CELL(0.206 ns) = 11.120 ns; Loc. = LCCOMB_X29_Y12_N0; Fanout = 3; COMB Node = 'ALU:inst35\|74181:inst1\|78~271'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.583 ns" { ALU:inst35|74181:inst1|78~270 ALU:inst35|74181:inst1|78~271 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 232 1248 1312 272 "78" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.387 ns) + CELL(0.206 ns) 11.713 ns ALU:inst35\|74181:inst\|74~100 5 COMB LCCOMB_X29_Y12_N10 2 " "Info: 5: + IC(0.387 ns) + CELL(0.206 ns) = 11.713 ns; Loc. = LCCOMB_X29_Y12_N10; Fanout = 2; COMB Node = 'ALU:inst35\|74181:inst\|74~100'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.593 ns" { ALU:inst35|74181:inst1|78~271 ALU:inst35|74181:inst|74~100 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 560 1128 1192 632 "74" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.373 ns) + CELL(0.206 ns) 12.292 ns ALU:inst35\|74181:inst\|77~157 6 COMB LCCOMB_X29_Y12_N12 1 " "Info: 6: + IC(0.373 ns) + CELL(0.206 ns) = 12.292 ns; Loc. = LCCOMB_X29_Y12_N12; Fanout = 1; COMB Node = 'ALU:inst35\|74181:inst\|77~157'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.579 ns" { ALU:inst35|74181:inst|74~100 ALU:inst35|74181:inst|77~157 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 400 1248 1312 440 "77" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.371 ns) + CELL(0.206 ns) 12.869 ns ALU:inst35\|74181:inst\|77~160 7 COMB LCCOMB_X29_Y12_N16 1 " "Info: 7: + IC(0.371 ns) + CELL(0.206 ns) = 12.869 ns; Loc. = LCCOMB_X29_Y12_N16; Fanout = 1; COMB Node = 'ALU:inst35\|74181:inst\|77~160'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.577 ns" { ALU:inst35|74181:inst|77~157 ALU:inst35|74181:inst|77~160 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 400 1248 1312 440 "77" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 12.977 ns Reg:inst7\|inst 8 REG LCFF_X29_Y12_N17 1 " "Info: 8: + IC(0.000 ns) + CELL(0.108 ns) = 12.977 ns; Loc. = LCFF_X29_Y12_N17; Fanout = 1; REG Node = 'Reg:inst7\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { ALU:inst35|74181:inst|77~160 Reg:inst7|inst } "NODE_NAME" } } { "Reg.bdf" "" { Schematic "E:/EXP1/Reg.bdf" { { 64 336 400 144 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.936 ns ( 22.62 % ) " "Info: Total cell delay = 2.936 ns ( 22.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "10.041 ns ( 77.38 % ) " "Info: Total interconnect delay = 10.041 ns ( 77.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "12.977 ns" { S1 ALU:inst35|74181:inst1|43~17 ALU:inst35|74181:inst1|78~270 ALU:inst35|74181:inst1|78~271 ALU:inst35|74181:inst|74~100 ALU:inst35|74181:inst|77~157 ALU:inst35|74181:inst|77~160 Reg:inst7|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "12.977 ns" { S1 {} S1~combout {} ALU:inst35|74181:inst1|43~17 {} ALU:inst35|74181:inst1|78~270 {} ALU:inst35|74181:inst1|78~271 {} ALU:inst35|74181:inst|74~100 {} ALU:inst35|74181:inst|77~157 {} ALU:inst35|74181:inst|77~160 {} Reg:inst7|inst {} } { 0.000ns 0.000ns 7.476ns 1.057ns 0.377ns 0.387ns 0.373ns 0.371ns 0.000ns } { 0.000ns 0.984ns 0.650ns 0.370ns 0.206ns 0.206ns 0.206ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "Reg.bdf" "" { Schematic "E:/EXP1/Reg.bdf" { { 64 336 400 144 "inst" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SelO destination 6.180 ns - Shortest register " "Info: - Shortest clock path from clock \"SelO\" to destination register is 6.180 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.974 ns) 0.974 ns SelO 1 CLK PIN_99 1 " "Info: 1: + IC(0.000 ns) + CELL(0.974 ns) = 0.974 ns; Loc. = PIN_99; Fanout = 1; CLK Node = 'SelO'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { SelO } "NODE_NAME" } } { "EXP1.bdf" "" { Schematic "E:/EXP1/EXP1.bdf" { { 104 1064 1232 120 "SelO" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.143 ns) + CELL(0.370 ns) 3.487 ns inst1 2 COMB LCCOMB_X33_Y7_N0 1 " "Info: 2: + IC(2.143 ns) + CELL(0.370 ns) = 3.487 ns; Loc. = LCCOMB_X33_Y7_N0; Fanout = 1; COMB Node = 'inst1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.513 ns" { SelO inst1 } "NODE_NAME" } } { "EXP1.bdf" "" { Schematic "E:/EXP1/EXP1.bdf" { { 168 1240 1304 216 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.121 ns) + CELL(0.000 ns) 4.608 ns inst1~clkctrl 3 COMB CLKCTRL_G5 8 " "Info: 3: + IC(1.121 ns) + CELL(0.000 ns) = 4.608 ns; Loc. = CLKCTRL_G5; Fanout = 8; COMB Node = 'inst1~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.121 ns" { inst1 inst1~clkctrl } "NODE_NAME" } } { "EXP1.bdf" "" { Schematic "E:/EXP1/EXP1.bdf" { { 168 1240 1304 216 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.906 ns) + CELL(0.666 ns) 6.180 ns Reg:inst7\|inst 4 REG LCFF_X29_Y12_N17 1 " "Info: 4: + IC(0.906 ns) + CELL(0.666 ns) = 6.180 ns; Loc. = LCFF_X29_Y12_N17; Fanout = 1; REG Node = 'Reg:inst7\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.572 ns" { inst1~clkctrl Reg:inst7|inst } "NODE_NAME" } } { "Reg.bdf" "" { Schematic "E:/EXP1/Reg.bdf" { { 64 336 400 144 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.010 ns ( 32.52 % ) " "Info: Total cell delay = 2.010 ns ( 32.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.170 ns ( 67.48 % ) " "Info: Total interconnect delay = 4.170 ns ( 67.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.180 ns" { SelO inst1 inst1~clkctrl Reg:inst7|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.180 ns" { SelO {} SelO~combout {} inst1 {} inst1~clkctrl {} Reg:inst7|inst {} } { 0.000ns 0.000ns 2.143ns 1.121ns 0.906ns } { 0.000ns 0.974ns 0.370ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "12.977 ns" { S1 ALU:inst35|74181:inst1|43~17 ALU:inst35|74181:inst1|78~270 ALU:inst35|74181:inst1|78~271 ALU:inst35|74181:inst|74~100 ALU:inst35|74181:inst|77~157 ALU:inst35|74181:inst|77~160 Reg:inst7|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "12.977 ns" { S1 {} S1~combout {} ALU:inst35|74181:inst1|43~17 {} ALU:inst35|74181:inst1|78~270 {} ALU:inst35|74181:inst1|78~271 {} ALU:inst35|74181:inst|74~100 {} ALU:inst35|74181:inst|77~157 {} ALU:inst35|74181:inst|77~160 {} Reg:inst7|inst {} } { 0.000ns 0.000ns 7.476ns 1.057ns 0.377ns 0.387ns 0.373ns 0.371ns 0.000ns } { 0.000ns 0.984ns 0.650ns 0.370ns 0.206ns 0.206ns 0.206ns 0.206ns 0.108ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.180 ns" { SelO inst1 inst1~clkctrl Reg:inst7|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.180 ns" { SelO {} SelO~combout {} inst1 {} inst1~clkctrl {} Reg:inst7|inst {} } { 0.000ns 0.000ns 2.143ns 1.121ns 0.906ns } { 0.000ns 0.974ns 0.370ns 0.000ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "SelA AO7 Reg:inst\|inst 16.356 ns register " "Info: tco from clock \"SelA\" to destination pin \"AO7\" through register \"Reg:inst\|inst\" is 16.356 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SelA source 7.795 ns + Longest register " "Info: + Longest clock path from clock \"SelA\" to source register is 7.795 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.984 ns) 0.984 ns SelA 1 CLK PIN_96 1 " "Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_96; Fanout = 1; CLK Node = 'SelA'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { SelA } "NODE_NAME" } } { "EXP1.bdf" "" { Schematic "E:/EXP1/EXP1.bdf" { { 128 176 344 144 "SelA" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.133 ns) + CELL(0.206 ns) 3.323 ns inst3 2 COMB LCCOMB_X33_Y7_N10 1 " "Info: 2: + IC(2.133 ns) + CELL(0.206 ns) = 3.323 ns; Loc. = LCCOMB_X33_Y7_N10; Fanout = 1; COMB Node = 'inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.339 ns" { SelA inst3 } "NODE_NAME" } } { "EXP1.bdf" "" { Schematic "E:/EXP1/EXP1.bdf" { { 120 344 408 168 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.898 ns) + CELL(0.000 ns) 6.221 ns inst3~clkctrl 3 COMB CLKCTRL_G3 8 " "Info: 3: + IC(2.898 ns) + CELL(0.000 ns) = 6.221 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'inst3~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.898 ns" { inst3 inst3~clkctrl } "NODE_NAME" } } { "EXP1.bdf" "" { Schematic "E:/EXP1/EXP1.bdf" { { 120 344 408 168 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.908 ns) + CELL(0.666 ns) 7.795 ns Reg:inst\|inst 4 REG LCFF_X33_Y12_N13 3 " "Info: 4: + IC(0.908 ns) + CELL(0.666 ns) = 7.795 ns; Loc. = LCFF_X33_Y12_N13; Fanout = 3; REG Node = 'Reg:inst\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.574 ns" { inst3~clkctrl Reg:inst|inst } "NODE_NAME" } } { "Reg.bdf" "" { Schematic "E:/EXP1/Reg.bdf" { { 64 336 400 144 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.856 ns ( 23.81 % ) " "Info: Total cell delay = 1.856 ns ( 23.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.939 ns ( 76.19 % ) " "Info: Total interconnect delay = 5.939 ns ( 76.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.795 ns" { SelA inst3 inst3~clkctrl Reg:inst|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.795 ns" { SelA {} SelA~combout {} inst3 {} inst3~clkctrl {} Reg:inst|inst {} } { 0.000ns 0.000ns 2.133ns 2.898ns 0.908ns } { 0.000ns 0.984ns 0.206ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "Reg.bdf" "" { Schematic "E:/EXP1/Reg.bdf" { { 64 336 400 144 "inst" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.257 ns + Longest register pin " "Info: + Longest register to pin delay is 8.257 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Reg:inst\|inst 1 REG LCFF_X33_Y12_N13 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X33_Y12_N13; Fanout = 3; REG Node = 'Reg:inst\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { Reg:inst|inst } "NODE_NAME" } } { "Reg.bdf" "" { Schematic "E:/EXP1/Reg.bdf" { { 64 336 400 144 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.161 ns) + CELL(3.096 ns) 8.257 ns AO7 2 PIN PIN_33 0 " "Info: 2: + IC(5.161 ns) + CELL(3.096 ns) = 8.257 ns; Loc. = PIN_33; Fanout = 0; PIN Node = 'AO7'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.257 ns" { Reg:inst|inst AO7 } "NODE_NAME" } } { "EXP1.bdf" "" { Schematic "E:/EXP1/EXP1.bdf" { { 88 800 976 104 "AO7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.096 ns ( 37.50 % ) " "Info: Total cell delay = 3.096 ns ( 37.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.161 ns ( 62.50 % ) " "Info: Total interconnect delay = 5.161 ns ( 62.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.257 ns" { Reg:inst|inst AO7 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.257 ns" { Reg:inst|inst {} AO7 {} } { 0.000ns 5.161ns } { 0.000ns 3.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.795 ns" { SelA inst3 inst3~clkctrl Reg:inst|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.795 ns" { SelA {} SelA~combout {} inst3 {} inst3~clkctrl {} Reg:inst|inst {} } { 0.000ns 0.000ns 2.133ns 2.898ns 0.908ns } { 0.000ns 0.984ns 0.206ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.257 ns" { Reg:inst|inst AO7 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.257 ns" { Reg:inst|inst {} AO7 {} } { 0.000ns 5.161ns } { 0.000ns 3.096ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "CLK CPuIR 6.940 ns Longest " "Info: Longest tpd from source pin \"CLK\" to destination pin \"CPuIR\" is 6.940 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns CLK 1 CLK PIN_132 5 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 5; CLK Node = 'CLK'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "EXP1.bdf" "" { Schematic "E:/EXP1/EXP1.bdf" { { 984 248 416 1000 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.494 ns) + CELL(3.296 ns) 6.940 ns CPuIR 2 PIN PIN_61 0 " "Info: 2: + IC(2.494 ns) + CELL(3.296 ns) = 6.940 ns; Loc. = PIN_61; Fanout = 0; PIN Node = 'CPuIR'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.790 ns" { CLK CPuIR } "NODE_NAME" } } { "EXP1.bdf" "" { Schematic "E:/EXP1/EXP1.bdf" { { 1040 464 640 1056 "CPuIR" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.446 ns ( 64.06 % ) " "Info: Total cell delay = 4.446 ns ( 64.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.494 ns ( 35.94 % ) " "Info: Total interconnect delay = 2.494 ns ( 35.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.940 ns" { CLK CPuIR } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.940 ns" { CLK {} CLK~combout {} CPuIR {} } { 0.000ns 0.000ns 2.494ns } { 0.000ns 1.150ns 3.296ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "Reg:inst\|inst A7 SelA 0.958 ns register " "Info: th for register \"Reg:inst\|inst\" (data pin = \"A7\", clock pin = \"SelA\") is 0.958 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SelA destination 7.795 ns + Longest register " "Info: + Longest clock path from clock \"SelA\" to destination register is 7.795 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.984 ns) 0.984 ns SelA 1 CLK PIN_96 1 " "Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_96; Fanout = 1; CLK Node = 'SelA'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { SelA } "NODE_NAME" } } { "EXP1.bdf" "" { Schematic "E:/EXP1/EXP1.bdf" { { 128 176 344 144 "SelA" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.133 ns) + CELL(0.206 ns) 3.323 ns inst3 2 COMB LCCOMB_X33_Y7_N10 1 " "Info: 2: + IC(2.133 ns) + CELL(0.206 ns) = 3.323 ns; Loc. = LCCOMB_X33_Y7_N10; Fanout = 1; COMB Node = 'inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.339 ns" { SelA inst3 } "NODE_NAME" } } { "EXP1.bdf" "" { Schematic "E:/EXP1/EXP1.bdf" { { 120 344 408 168 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.898 ns) + CELL(0.000 ns) 6.221 ns inst3~clkctrl 3 COMB CLKCTRL_G3 8 " "Info: 3: + IC(2.898 ns) + CELL(0.000 ns) = 6.221 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'inst3~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.898 ns" { inst3 inst3~clkctrl } "NODE_NAME" } } { "EXP1.bdf" "" { Schematic "E:/EXP1/EXP1.bdf" { { 120 344 408 168 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.908 ns) + CELL(0.666 ns) 7.795 ns Reg:inst\|inst 4 REG LCFF_X33_Y12_N13 3 " "Info: 4: + IC(0.908 ns) + CELL(0.666 ns) = 7.795 ns; Loc. = LCFF_X33_Y12_N13; Fanout = 3; REG Node = 'Reg:inst\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.574 ns" { inst3~clkctrl Reg:inst|inst } "NODE_NAME" } } { "Reg.bdf" "" { Schematic "E:/EXP1/Reg.bdf" { { 64 336 400 144 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.856 ns ( 23.81 % ) " "Info: Total cell delay = 1.856 ns ( 23.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.939 ns ( 76.19 % ) " "Info: Total interconnect delay = 5.939 ns ( 76.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.795 ns" { SelA inst3 inst3~clkctrl Reg:inst|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.795 ns" { SelA {} SelA~combout {} inst3 {} inst3~clkctrl {} Reg:inst|inst {} } { 0.000ns 0.000ns 2.133ns 2.898ns 0.908ns } { 0.000ns 0.984ns 0.206ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "Reg.bdf" "" { Schematic "E:/EXP1/Reg.bdf" { { 64 336 400 144 "inst" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.143 ns - Shortest pin register " "Info: - Shortest pin to register delay is 7.143 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.975 ns) 0.975 ns A7 1 PIN PIN_127 2 " "Info: 1: + IC(0.000 ns) + CELL(0.975 ns) = 0.975 ns; Loc. = PIN_127; Fanout = 2; PIN Node = 'A7'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { A7 } "NODE_NAME" } } { "EXP1.bdf" "" { Schematic "E:/EXP1/EXP1.bdf" { { 200 64 232 216 "A7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.708 ns) + CELL(0.460 ns) 7.143 ns Reg:inst\|inst 2 REG LCFF_X33_Y12_N13 3 " "Info: 2: + IC(5.708 ns) + CELL(0.460 ns) = 7.143 ns; Loc. = LCFF_X33_Y12_N13; Fanout = 3; REG Node = 'Reg:inst\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.168 ns" { A7 Reg:inst|inst } "NODE_NAME" } } { "Reg.bdf" "" { Schematic "E:/EXP1/Reg.bdf" { { 64 336 400 144 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.435 ns ( 20.09 % ) " "Info: Total cell delay = 1.435 ns ( 20.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.708 ns ( 79.91 % ) " "Info: Total interconnect delay = 5.708 ns ( 79.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.143 ns" { A7 Reg:inst|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.143 ns" { A7 {} A7~combout {} Reg:inst|inst {} } { 0.000ns 0.000ns 5.708ns } { 0.000ns 0.975ns 0.460ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.795 ns" { SelA inst3 inst3~clkctrl Reg:inst|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.795 ns" { SelA {} SelA~combout {} inst3 {} inst3~clkctrl {} Reg:inst|inst {} } { 0.000ns 0.000ns 2.133ns 2.898ns 0.908ns } { 0.000ns 0.984ns 0.206ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.143 ns" { A7 Reg:inst|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.143 ns" { A7 {} A7~combout {} Reg:inst|inst {} } { 0.000ns 0.000ns 5.708ns } { 0.000ns 0.975ns 0.460ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "211 " "Info: Peak virtual memory: 211 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 11 18:35:32 2017 " "Info: Processing ended: Wed Oct 11 18:35:32 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
