Testbench/avalon_buffer_R_stimuli.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_1/Development/Testbench/avalon_buffer_R_stimuli.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity avalon_buffer_R_stimuli
-- Compiling architecture RTL of avalon_buffer_R_stimuli

} {} {}} C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1.1/Development/Testbench/avalon_buffer_R_stimuli.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1.1/Development/Testbench/avalon_buffer_R_stimuli.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity avalon_buffer_R_stimuli
-- Compiling architecture RTL of avalon_buffer_R_stimuli

} {} {}} Communications_Module_v1_1/AVALON_SPACEWIRE_REGISTERS/avalon_mm_spacewire_pkg.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_1/Development/Communications_Module_v1_1/AVALON_SPACEWIRE_REGISTERS/avalon_mm_spacewire_pkg.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling package avalon_mm_spacewire_pkg

} {} {}} Communications_Module_v1_1/WINDOWING_BUFFER/windowing_data_fifo_ent.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_1/Development/Communications_Module_v1_1/WINDOWING_BUFFER/windowing_data_fifo_ent.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package windowing_fifo_pkg
-- Compiling entity windowing_data_fifo_ent
-- Compiling architecture RTL of windowing_data_fifo_ent
-- Loading entity windowing_data_sc_fifo

} {} {}} Testbench/config_avalon_stimuli.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_1/Development/Testbench/config_avalon_stimuli.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package avalon_mm_spacewire_registers_pkg
-- Compiling entity config_avalon_stimuli
-- Compiling architecture RTL of config_avalon_stimuli

} {} {}} Communications_Module_v1_1/WINDOWING_BUFFER/windowing_buffer_ent.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_1/Development/Communications_Module_v1_1/WINDOWING_BUFFER/windowing_buffer_ent.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package windowing_fifo_pkg
-- Compiling entity windowing_buffer_ent
-- Compiling architecture RTL of windowing_buffer_ent
-- Loading entity windowing_data_fifo_ent
-- Loading entity windowing_mask_fifo_ent

} {} {}} Communications_Module_v1.1/SPW_CODEC/spacewire_light_codec/spwrecv.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1.1/Development/Communications_Module_v1.1/SPW_CODEC/spacewire_light_codec/spwrecv.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package spwpkg
-- Compiling entity spwrecv
-- Compiling architecture spwrecv_arch of spwrecv

} {} {}} C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_1/Development/Communications_Module_v1_1/SPW_CLK_SYNCHRONIZATION/spw_clk_synchronization_ent.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_1/Development/Communications_Module_v1_1/SPW_CLK_SYNCHRONIZATION/spw_clk_synchronization_ent.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package spwpkg
-- Loading package spw_codec_pkg
-- Compiling entity spw_clk_synchronization_ent
-- Compiling architecture RTL of spw_clk_synchronization_ent
-- Loading entity spw_data_sc_fifo
-- Loading entity spw_timecode_sc_fifo

} {} {}} Communications_Module_v1_1/SPW_CODEC/spacewire_light_codec/streamtest.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_1/Development/Communications_Module_v1_1/SPW_CODEC/spacewire_light_codec/streamtest.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package spwpkg
-- Compiling entity streamtest
-- Compiling architecture streamtest_arch of streamtest

} {} {}} Communications_Module_v1_1/WINDOWING_BUFFER/windowing_fifo_pkg.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_1/Development/Communications_Module_v1_1/WINDOWING_BUFFER/windowing_fifo_pkg.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling package windowing_fifo_pkg
-- Compiling package body windowing_fifo_pkg
-- Loading package windowing_fifo_pkg

} {} {}} Communications_Module_v1_1/SPW_CODEC/spacewire_light_codec/syncdff.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_1/Development/Communications_Module_v1_1/SPW_CODEC/spacewire_light_codec/syncdff.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity syncdff
-- Compiling architecture syncdff_arch of syncdff

} {} {}} Communications_Module_v1.1/SPW_CODEC/spacewire_light_codec/spwstream.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1.1/Development/Communications_Module_v1.1/SPW_CODEC/spacewire_light_codec/spwstream.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package spwpkg
-- Compiling entity spwstream
-- Compiling architecture spwstream_arch of spwstream

} {} {}} Communications_Module_v1.1/comm_v1_01_top.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1.1/Development/Communications_Module_v1.1/comm_v1_01_top.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package avalon_mm_windowing_pkg
-- Loading package avalon_mm_spacewire_pkg
-- Loading package avalon_mm_spacewire_registers_pkg
-- Loading package spwpkg
-- Loading package spw_codec_pkg
-- Compiling entity comm_v1_01_top
-- Compiling architecture rtl of comm_v1_01_top
-- Loading entity avalon_mm_spacewire_read_ent
-- Loading entity avalon_mm_spacewire_write_ent
-- Loading entity avalon_mm_windowing_write_ent
-- Loading package windowing_fifo_pkg
-- Loading entity windowing_buffer_ent
-- Loading entity data_controller_ent
-- Loading entity spw_codec_ent

} {} {}} Communications_Module_v1.1/SPW_CODEC/spacewire_light_codec/spwrecvfront_fast.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1.1/Development/Communications_Module_v1.1/SPW_CODEC/spacewire_light_codec/spwrecvfront_fast.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package spwpkg
-- Compiling entity spwrecvfront_fast
-- Compiling architecture spwrecvfront_arch of spwrecvfront_fast

} {} {}} Communications_Module_v1.1/SPW_CODEC/spacewire_light_codec/spwlink.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1.1/Development/Communications_Module_v1.1/SPW_CODEC/spacewire_light_codec/spwlink.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package spwpkg
-- Compiling entity spwlink
-- Compiling architecture spwlink_arch of spwlink

} {} {}} Communications_Module_v1_1/REGISTERS/avalon_mm_spacewire_registers_pkg.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_1/Development/Communications_Module_v1_1/REGISTERS/avalon_mm_spacewire_registers_pkg.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling package avalon_mm_spacewire_registers_pkg
-- Compiling package body avalon_mm_spacewire_registers_pkg
-- Loading package avalon_mm_spacewire_registers_pkg

} {} {}} Communications_Module_v1.1/AVALON_SPACEWIRE_REGISTERS/avalon_mm_spacewire_write_ent.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1.1/Development/Communications_Module_v1.1/AVALON_SPACEWIRE_REGISTERS/avalon_mm_spacewire_write_ent.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package avalon_mm_spacewire_pkg
-- Loading package avalon_mm_spacewire_registers_pkg
-- Compiling entity avalon_mm_spacewire_write_ent
-- Compiling architecture rtl of avalon_mm_spacewire_write_ent

} {} {}} Communications_Module_v1.1/AVALON_SPACEWIRE_REGISTERS/avalon_mm_spacewire_pkg.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1.1/Development/Communications_Module_v1.1/AVALON_SPACEWIRE_REGISTERS/avalon_mm_spacewire_pkg.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling package avalon_mm_spacewire_pkg

} {} {}} Communications_Module_v1.1/SPW_CODEC/spw_codec_pkg.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1.1/Development/Communications_Module_v1.1/SPW_CODEC/spw_codec_pkg.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package spwpkg
-- Compiling package spw_codec_pkg

} {} {}} Communications_Module_v1.1/WINDOWING_BUFFER/windowing_mask_fifo_ent.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1.1/Development/Communications_Module_v1.1/WINDOWING_BUFFER/windowing_mask_fifo_ent.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package windowing_fifo_pkg
-- Compiling entity windowing_mask_fifo_ent
-- Compiling architecture RTL of windowing_mask_fifo_ent
-- Loading entity windowing_mask_sc_fifo

} {} {}} Communications_Module_v1.1/WINDOWING_BUFFER/windowing_fifo_pkg.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1.1/Development/Communications_Module_v1.1/WINDOWING_BUFFER/windowing_fifo_pkg.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling package windowing_fifo_pkg
-- Compiling package body windowing_fifo_pkg
-- Loading package windowing_fifo_pkg

} {} {}} Communications_Module_v1.1/REGISTERS/avalon_mm_spacewire_registers_pkg.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1.1/Development/Communications_Module_v1.1/REGISTERS/avalon_mm_spacewire_registers_pkg.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling package avalon_mm_spacewire_registers_pkg
-- Compiling package body avalon_mm_spacewire_registers_pkg
-- Loading package avalon_mm_spacewire_registers_pkg

} {} {}} Communications_Module_v1.1/AVALON_WINDOWING_BUFFER/avalon_mm_windowing_write_ent.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1.1/Development/Communications_Module_v1.1/AVALON_WINDOWING_BUFFER/avalon_mm_windowing_write_ent.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package avalon_mm_windowing_pkg
-- Compiling entity avalon_mm_windowing_write_ent
-- Compiling architecture rtl of avalon_mm_windowing_write_ent

} {} {}} Communications_Module_v1.1/AVALON_WINDOWING_BUFFER/avalon_mm_windowing_pkg.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1.1/Development/Communications_Module_v1.1/AVALON_WINDOWING_BUFFER/avalon_mm_windowing_pkg.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling package avalon_mm_windowing_pkg

} {} {}} Communications_Module_v1.1/AVALON_SPACEWIRE_REGISTERS/avalon_mm_spacewire_read_ent.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1.1/Development/Communications_Module_v1.1/AVALON_SPACEWIRE_REGISTERS/avalon_mm_spacewire_read_ent.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package avalon_mm_spacewire_pkg
-- Loading package avalon_mm_spacewire_registers_pkg
-- Compiling entity avalon_mm_spacewire_read_ent
-- Compiling architecture rtl of avalon_mm_spacewire_read_ent

} {} {}} Communications_Module_v1.1/SPW_CODEC/spacewire_light_codec/spwpkg.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1.1/Development/Communications_Module_v1.1/SPW_CODEC/spacewire_light_codec/spwpkg.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling package spwpkg

} {} {}} Communications_Module_v1.1/SPW_CODEC/spacewire_light_codec/streamtest.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1.1/Development/Communications_Module_v1.1/SPW_CODEC/spacewire_light_codec/streamtest.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package spwpkg
-- Compiling entity streamtest
-- Compiling architecture streamtest_arch of streamtest

} {} {}} Communications_Module_v1.1/SPW_CODEC/spacewire_light_codec/spwxmit.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1.1/Development/Communications_Module_v1.1/SPW_CODEC/spacewire_light_codec/spwxmit.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package spwpkg
-- Compiling entity spwxmit
-- Compiling architecture spwxmit_arch of spwxmit

} {} {}} Communications_Module_v1_1/WINDOWING_BUFFER/altera_ipcore/scfifo/windowing_mask_sc_fifo/windowing_mask_sc_fifo.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_1/Development/Communications_Module_v1_1/WINDOWING_BUFFER/altera_ipcore/scfifo/windowing_mask_sc_fifo/windowing_mask_sc_fifo.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity windowing_mask_sc_fifo
-- Compiling architecture SYN of windowing_mask_sc_fifo

} {} {}} Communications_Module_v1.1/SPW_CODEC/spacewire_light_codec/spwrecvfront_generic.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1.1/Development/Communications_Module_v1.1/SPW_CODEC/spacewire_light_codec/spwrecvfront_generic.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity spwrecvfront_generic
-- Compiling architecture spwrecvfront_arch of spwrecvfront_generic

} {} {}} Communications_Module_v1_1/SPW_CODEC/spacewire_light_codec/spwrecvfront_generic.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_1/Development/Communications_Module_v1_1/SPW_CODEC/spacewire_light_codec/spwrecvfront_generic.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity spwrecvfront_generic
-- Compiling architecture spwrecvfront_arch of spwrecvfront_generic

} {} {}} Communications_Module_v1_1/comm_v1_01_top.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_1/Development/Communications_Module_v1_1/comm_v1_01_top.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package avalon_mm_windowing_pkg
-- Loading package avalon_mm_spacewire_pkg
-- Loading package avalon_mm_spacewire_registers_pkg
-- Loading package spwpkg
-- Loading package spw_codec_pkg
-- Compiling entity comm_v1_01_top
-- Compiling architecture rtl of comm_v1_01_top
-- Loading entity avalon_mm_spacewire_read_ent
-- Loading entity avalon_mm_spacewire_write_ent
-- Loading entity avalon_mm_windowing_write_ent
-- Loading package windowing_fifo_pkg
-- Loading entity windowing_buffer_ent
-- Loading entity data_controller_ent
-- Loading entity spw_clk_synchronization_ent
-- Loading entity spw_codec_ent

} {} {}} Communications_Module_v1.1/WINDOWING_BUFFER/windowing_data_fifo_ent.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1.1/Development/Communications_Module_v1.1/WINDOWING_BUFFER/windowing_data_fifo_ent.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package windowing_fifo_pkg
-- Compiling entity windowing_data_fifo_ent
-- Compiling architecture RTL of windowing_data_fifo_ent
-- Loading entity windowing_data_sc_fifo

} {} {}} Communications_Module_v1_1/AVALON_WINDOWING_BUFFER/avalon_mm_windowing_write_ent.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_1/Development/Communications_Module_v1_1/AVALON_WINDOWING_BUFFER/avalon_mm_windowing_write_ent.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package avalon_mm_windowing_pkg
-- Compiling entity avalon_mm_windowing_write_ent
-- Compiling architecture rtl of avalon_mm_windowing_write_ent

} {} {}} Communications_Module_v1_1/SPW_CODEC/spacewire_light_codec/spwrecv.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_1/Development/Communications_Module_v1_1/SPW_CODEC/spacewire_light_codec/spwrecv.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package spwpkg
-- Compiling entity spwrecv
-- Compiling architecture spwrecv_arch of spwrecv

} {} {}} Communications_Module_v1.1/WINDOWING_BUFFER/altera_ipcore/scfifo/windowing_mask_sc_fifo/windowing_mask_sc_fifo.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1.1/Development/Communications_Module_v1.1/WINDOWING_BUFFER/altera_ipcore/scfifo/windowing_mask_sc_fifo/windowing_mask_sc_fifo.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity windowing_mask_sc_fifo
-- Compiling architecture SYN of windowing_mask_sc_fifo

} {} {}} Communications_Module_v1_1/DATA_CONTROLLER/data_controller_pkg.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_1/Development/Communications_Module_v1_1/DATA_CONTROLLER/data_controller_pkg.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling package data_controller_pkg
-- Compiling package body data_controller_pkg
-- Loading package data_controller_pkg

} {} {}} Communications_Module_v1_1/SPW_CODEC/spacewire_light_codec/spwlink.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_1/Development/Communications_Module_v1_1/SPW_CODEC/spacewire_light_codec/spwlink.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package spwpkg
-- Compiling entity spwlink
-- Compiling architecture spwlink_arch of spwlink

} {} {}} Communications_Module_v1_1/SPW_CLK_SYNCHRONIZATION/altera_ipcore/dcfifo/spw_data_dc_fifo/spw_data_dc_fifo.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_1/Development/Communications_Module_v1_1/SPW_CLK_SYNCHRONIZATION/altera_ipcore/dcfifo/spw_data_dc_fifo/spw_data_dc_fifo.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity spw_data_sc_fifo
-- Compiling architecture SYN of spw_data_sc_fifo

} {} {}} Communications_Module_v1_1/SPW_CODEC/spw_codec.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_1/Development/Communications_Module_v1_1/SPW_CODEC/spw_codec.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package spwpkg
-- Loading package spw_codec_pkg
-- Compiling entity spw_codec_ent
-- Compiling architecture rtl of spw_codec_ent
-- Loading entity spwstream

} {} {}} Communications_Module_v1.1/SPW_CODEC/spacewire_light_codec/spwram.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1.1/Development/Communications_Module_v1.1/SPW_CODEC/spacewire_light_codec/spwram.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity spwram
-- Compiling architecture spwram_arch of spwram

} {} {}} Communications_Module_v1_1/WINDOWING_BUFFER/altera_ipcore/scfifo/windowing_data_sc_fifo/windowing_data_sc_fifo.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_1/Development/Communications_Module_v1_1/WINDOWING_BUFFER/altera_ipcore/scfifo/windowing_data_sc_fifo/windowing_data_sc_fifo.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity windowing_data_sc_fifo
-- Compiling architecture SYN of windowing_data_sc_fifo

} {} {}} Testbench/testbench_top.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_1/Development/Testbench/testbench_top.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity testbench_top
-- Compiling architecture RTL of testbench_top
-- Loading package avalon_mm_spacewire_registers_pkg
-- Loading entity config_avalon_stimuli
-- Loading entity avalon_buffer_R_stimuli
-- Loading entity avalon_buffer_L_stimuli
-- Loading package avalon_mm_windowing_pkg
-- Loading package avalon_mm_spacewire_pkg
-- Loading package spwpkg
-- Loading package spw_codec_pkg
-- Loading entity comm_v1_01_top

} {} {}} Communications_Module_v1_1/SPW_CODEC/spw_codec_pkg.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_1/Development/Communications_Module_v1_1/SPW_CODEC/spw_codec_pkg.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package spwpkg
-- Compiling package spw_codec_pkg

} {} {}} Communications_Module_v1_1/SPW_CODEC/spacewire_light_codec/spwpkg.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_1/Development/Communications_Module_v1_1/SPW_CODEC/spacewire_light_codec/spwpkg.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling package spwpkg

} {} {}} Communications_Module_v1.1/DATA_CONTROLLER/data_controller_pkg.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1.1/Development/Communications_Module_v1.1/DATA_CONTROLLER/data_controller_pkg.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling package data_controller_pkg
-- Compiling package body data_controller_pkg
-- Loading package data_controller_pkg

} {} {}} Communications_Module_v1.1/WINDOWING_BUFFER/altera_ipcore/scfifo/windowing_data_sc_fifo/windowing_data_sc_fifo.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1.1/Development/Communications_Module_v1.1/WINDOWING_BUFFER/altera_ipcore/scfifo/windowing_data_sc_fifo/windowing_data_sc_fifo.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity windowing_data_sc_fifo
-- Compiling architecture SYN of windowing_data_sc_fifo

} {} {}} Communications_Module_v1.1/SPW_CODEC/spacewire_light_codec/spwxmit_fast.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1.1/Development/Communications_Module_v1.1/SPW_CODEC/spacewire_light_codec/spwxmit_fast.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package spwpkg
-- Compiling entity spwxmit_fast
-- Compiling architecture spwxmit_fast_arch of spwxmit_fast

} {} {}} Communications_Module_v1.1/SPW_CODEC/spw_codec.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1.1/Development/Communications_Module_v1.1/SPW_CODEC/spw_codec.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package spwpkg
-- Loading package spw_codec_pkg
-- Compiling entity spw_codec_ent
-- Compiling architecture rtl of spw_codec_ent
-- Loading entity spwstream

} {} {}} Communications_Module_v1_1/SPW_CLK_SYNCHRONIZATION/spw_clk_synchronization_ent.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_1/Development/Communications_Module_v1_1/SPW_CLK_SYNCHRONIZATION/spw_clk_synchronization_ent.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package spwpkg
-- Loading package spw_codec_pkg
-- Compiling entity spw_clk_synchronization_ent
-- Compiling architecture RTL of spw_clk_synchronization_ent
-- Loading entity spw_data_sc_fifo
-- Loading entity spw_timecode_sc_fifo

} {} {}} Communications_Module_v1_1/SPW_CODEC/spacewire_light_codec/spwxmit_fast.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_1/Development/Communications_Module_v1_1/SPW_CODEC/spacewire_light_codec/spwxmit_fast.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package spwpkg
-- Compiling entity spwxmit_fast
-- Compiling architecture spwxmit_fast_arch of spwxmit_fast

} {} {}} Communications_Module_v1_1/AVALON_SPACEWIRE_REGISTERS/avalon_mm_spacewire_write_ent.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_1/Development/Communications_Module_v1_1/AVALON_SPACEWIRE_REGISTERS/avalon_mm_spacewire_write_ent.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package avalon_mm_spacewire_pkg
-- Loading package avalon_mm_spacewire_registers_pkg
-- Compiling entity avalon_mm_spacewire_write_ent
-- Compiling architecture rtl of avalon_mm_spacewire_write_ent

} {} {}} Communications_Module_v1_1/AVALON_SPACEWIRE_REGISTERS/avalon_mm_spacewire_read_ent.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_1/Development/Communications_Module_v1_1/AVALON_SPACEWIRE_REGISTERS/avalon_mm_spacewire_read_ent.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package avalon_mm_spacewire_pkg
-- Loading package avalon_mm_spacewire_registers_pkg
-- Compiling entity avalon_mm_spacewire_read_ent
-- Compiling architecture rtl of avalon_mm_spacewire_read_ent

} {} {}} Communications_Module_v1_1/AVALON_WINDOWING_BUFFER/avalon_mm_windowing_pkg.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_1/Development/Communications_Module_v1_1/AVALON_WINDOWING_BUFFER/avalon_mm_windowing_pkg.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling package avalon_mm_windowing_pkg

} {} {}} Communications_Module_v1_1/DATA_CONTROLLER/data_controller_ent.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_1/Development/Communications_Module_v1_1/DATA_CONTROLLER/data_controller_ent.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity data_controller_ent
-- Compiling architecture RTL of data_controller_ent

} {} {}} Communications_Module_v1_1/SPW_CODEC/spacewire_light_codec/spwxmit.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_1/Development/Communications_Module_v1_1/SPW_CODEC/spacewire_light_codec/spwxmit.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package spwpkg
-- Compiling entity spwxmit
-- Compiling architecture spwxmit_arch of spwxmit

} {} {}} Communications_Module_v1.1/SPW_CODEC/spacewire_light_codec/syncdff.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1.1/Development/Communications_Module_v1.1/SPW_CODEC/spacewire_light_codec/syncdff.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity syncdff
-- Compiling architecture syncdff_arch of syncdff

} {} {}} Communications_Module_v1_1/WINDOWING_BUFFER/windowing_mask_fifo_ent.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_1/Development/Communications_Module_v1_1/WINDOWING_BUFFER/windowing_mask_fifo_ent.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package windowing_fifo_pkg
-- Compiling entity windowing_mask_fifo_ent
-- Compiling architecture RTL of windowing_mask_fifo_ent
-- Loading entity windowing_mask_sc_fifo

} {} {}} C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1.1/Development/Testbench/config_avalon_stimuli.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1.1/Development/Testbench/config_avalon_stimuli.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package avalon_mm_spacewire_registers_pkg
-- Compiling entity config_avalon_stimuli
-- Compiling architecture RTL of config_avalon_stimuli

} {} {}} Communications_Module_v1_1/SPW_CODEC/spacewire_light_codec/spwstream.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_1/Development/Communications_Module_v1_1/SPW_CODEC/spacewire_light_codec/spwstream.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package spwpkg
-- Compiling entity spwstream
-- Compiling architecture spwstream_arch of spwstream

} {} {}} Communications_Module_v1_1/SPW_CODEC/spacewire_light_codec/spwrecvfront_fast.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_1/Development/Communications_Module_v1_1/SPW_CODEC/spacewire_light_codec/spwrecvfront_fast.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package spwpkg
-- Compiling entity spwrecvfront_fast
-- Compiling architecture spwrecvfront_arch of spwrecvfront_fast

} {} {}} Communications_Module_v1_1/SPW_CODEC/spacewire_light_codec/spwram.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_1/Development/Communications_Module_v1_1/SPW_CODEC/spacewire_light_codec/spwram.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity spwram
-- Compiling architecture spwram_arch of spwram

} {} {}} Communications_Module_v1.1/DATA_CONTROLLER/data_controller_ent.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1.1/Development/Communications_Module_v1.1/DATA_CONTROLLER/data_controller_ent.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity data_controller_ent
-- Compiling architecture RTL of data_controller_ent

} {} {}} Testbench/avalon_buffer_L_stimuli.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_1/Development/Testbench/avalon_buffer_L_stimuli.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity avalon_buffer_L_stimuli
-- Compiling architecture RTL of avalon_buffer_L_stimuli

} {} {}} C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1.1/Development/Testbench/avalon_buffer_L_stimuli.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1.1/Development/Testbench/avalon_buffer_L_stimuli.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity avalon_buffer_L_stimuli
-- Compiling architecture RTL of avalon_buffer_L_stimuli

} {} {}} Communications_Module_v1.1/WINDOWING_BUFFER/windowing_buffer_ent.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1.1/Development/Communications_Module_v1.1/WINDOWING_BUFFER/windowing_buffer_ent.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package windowing_fifo_pkg
-- Compiling entity windowing_buffer_ent
-- Compiling architecture RTL of windowing_buffer_ent
-- Loading entity windowing_data_fifo_ent
-- Loading entity windowing_mask_fifo_ent

} {} {}}
