Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sat Nov 16 18:25:55 2019
| Host         : LAPTOP-SR0LD7J6 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Color_Detection_control_sets_placed.rpt
| Design       : Color_Detection
| Device       : xc7a35t
--------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    17 |
|    Minimum number of control sets                        |    17 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    63 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    17 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |    13 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             396 |          132 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              85 |           37 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------+--------------------+------------------+------------------+----------------+
|   Clock Signal   |    Enable Signal   | Set/Reset Signal | Slice Load Count | Bel Load Count |
+------------------+--------------------+------------------+------------------+----------------+
|  clock_IBUF_BUFG | navy[3]_i_1_n_0    |                  |                1 |              4 |
|  clock_IBUF_BUFG | maroon[3]_i_1_n_0  |                  |                1 |              4 |
|  clock_IBUF_BUFG | purple[3]_i_1_n_0  |                  |                1 |              4 |
|  clock_IBUF_BUFG | olive[3]_i_1_n_0   |                  |                1 |              4 |
|  clock_IBUF_BUFG | red[3]_i_1_n_0     |                  |                1 |              4 |
|  clock_IBUF_BUFG | silver[3]_i_1_n_0  |                  |                2 |              4 |
|  clock_IBUF_BUFG | teal[3]_i_1_n_0    |                  |                1 |              4 |
|  clock_IBUF_BUFG | yellow[3]_i_1_n_0  |                  |                1 |              4 |
|  clock_IBUF_BUFG | aqua[3]_i_1_n_0    |                  |                1 |              4 |
|  clock_IBUF_BUFG | blue[3]_i_1_n_0    |                  |                1 |              4 |
|  clock_IBUF_BUFG | fuchsia[3]_i_1_n_0 |                  |                1 |              4 |
|  clock_IBUF_BUFG | green[3]_i_1_n_0   |                  |                2 |              4 |
|  clock_IBUF_BUFG | lime[3]_i_1_n_0    |                  |                1 |              4 |
|  clock_IBUF_BUFG | ct9_out            |                  |                5 |              8 |
|  clock_IBUF_BUFG | in                 |                  |                5 |              8 |
|  clock_IBUF_BUFG | addr[16]_i_1_n_0   |                  |               12 |             17 |
|  clock_IBUF_BUFG |                    |                  |              132 |            396 |
+------------------+--------------------+------------------+------------------+----------------+


