// BEGIN_LEGAL
//
// Copyright (c) 2019-current, Cisco Systems, Inc. ("Cisco"). All Rights Reserved.
//
// This file and all technical concepts, proprietary knowledge, algorithms and
// intellectual property rights it contains (collectively the "Confidential Information"),
// are the sole propriety information of Cisco and shall remain at Cisco's ownership.
// You shall not disclose the Confidential Information to any third party and you
// shall use it solely in connection with operating and/or maintaining of Cisco's
// products and pursuant to the terms and conditions of the license agreement you
// entered into with Cisco.
//
// THE SOURCE CODE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR IMPLIED.
// IN NO EVENT SHALL CISCO BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN
// AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH
// THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.
//
// END_LEGAL

/*
 * Cisco Systems, Inc.
 *
 */
#ifndef __GIBRALTAR_LEABA_REGISTERS_H__
#define __GIBRALTAR_LEABA_REGISTERS_H__

#define GIBRALTAR_LLD_MEMORY_SBIF_ACCESS_ENGINE_DATA_MEM_0 0x800800
#define GIBRALTAR_LLD_MEMORY_SBIF_ACCESS_ENGINE_DATA_MEM_1 0x801000
#define GIBRALTAR_LLD_MEMORY_SBIF_ACCESS_ENGINE_DATA_MEM_2 0x801800
#define GIBRALTAR_LLD_MEMORY_SBIF_ACCESS_ENGINE_DATA_MEM_3 0x802000
#define GIBRALTAR_LLD_MEMORY_SBIF_ACCESS_ENGINE_DATA_MEM_4 0x802800
#define GIBRALTAR_LLD_MEMORY_SBIF_ACCESS_ENGINE_DATA_MEM_5 0x803000
#define GIBRALTAR_LLD_MEMORY_SBIF_ACCESS_ENGINE_DATA_MEM_6 0x803800
#define GIBRALTAR_LLD_MEMORY_SBIF_ACCESS_ENGINE_DATA_MEM_7 0x804000
#define GIBRALTAR_LLD_MEMORY_SBIF_ACCESS_ENGINE_COMMAND_MEM_0 0x804800
#define GIBRALTAR_LLD_MEMORY_SBIF_ACCESS_ENGINE_COMMAND_MEM_1 0x805000
#define GIBRALTAR_LLD_MEMORY_SBIF_ACCESS_ENGINE_COMMAND_MEM_2 0x805800
#define GIBRALTAR_LLD_MEMORY_SBIF_ACCESS_ENGINE_COMMAND_MEM_3 0x806000
#define GIBRALTAR_LLD_MEMORY_SBIF_ACCESS_ENGINE_COMMAND_MEM_4 0x806800
#define GIBRALTAR_LLD_MEMORY_SBIF_ACCESS_ENGINE_COMMAND_MEM_5 0x807000
#define GIBRALTAR_LLD_MEMORY_SBIF_ACCESS_ENGINE_COMMAND_MEM_6 0x807800
#define GIBRALTAR_LLD_MEMORY_SBIF_ACCESS_ENGINE_COMMAND_MEM_7 0x808000
#define GIBRALTAR_LLD_MEMORY_SBIF_ACCESS_ENGINE_COMMAND_MEM_8 0x808800
#define GIBRALTAR_LLD_MEMORY_SBIF_ACCESS_ENGINE_COMMAND_MEM_9 0x809000
#define GIBRALTAR_LLD_MEMORY_SBIF_ACCESS_ENGINE_COMMAND_MEM_10 0x809800
#define GIBRALTAR_LLD_MEMORY_SBIF_ACCESS_ENGINE_COMMAND_MEM_11 0x80a000
#define GIBRALTAR_LLD_MEMORY_SBIF_ACCESS_ENGINE_COMMAND_MEM_12 0x80a800
#define GIBRALTAR_LLD_MEMORY_SBIF_ACCESS_ENGINE_COMMAND_MEM_13 0x80b000
#define GIBRALTAR_LLD_MEMORY_SBIF_ACCESS_ENGINE_COMMAND_MEM_14 0x80b800
#define GIBRALTAR_LLD_MEMORY_SBIF_ACCESS_ENGINE_COMMAND_MEM_15 0x80c000

#define GIBRALTAR_LLD_REGISTER_SBIF_RESET_REG 0x800000
#define GIBRALTAR_LLD_REGISTER_SBIF_ACC_ENG_GLOBAL_CFG_REG 0x800004
#define GIBRALTAR_LLD_REGISTER_SBIF_ACC_ENG_PRIORITY_REG 0x800008
#define GIBRALTAR_LLD_REGISTER_SBIF_ACC_ENG_COMMAND_MEM_FIFO_OVERRIDE_REG 0x80000c
#define GIBRALTAR_LLD_REGISTER_SBIF_ACC_ENG_GO_REG_0 0x800010
#define GIBRALTAR_LLD_REGISTER_SBIF_ACC_ENG_GO_REG_1 0x800014
#define GIBRALTAR_LLD_REGISTER_SBIF_ACC_ENG_GO_REG_2 0x800018
#define GIBRALTAR_LLD_REGISTER_SBIF_ACC_ENG_GO_REG_3 0x80001c
#define GIBRALTAR_LLD_REGISTER_SBIF_ACC_ENG_GO_REG_4 0x800020
#define GIBRALTAR_LLD_REGISTER_SBIF_ACC_ENG_GO_REG_5 0x800024
#define GIBRALTAR_LLD_REGISTER_SBIF_ACC_ENG_GO_REG_6 0x800028
#define GIBRALTAR_LLD_REGISTER_SBIF_ACC_ENG_GO_REG_7 0x80002c
#define GIBRALTAR_LLD_REGISTER_SBIF_ACC_ENG_CMD_PTR_REG_0 0x800030
#define GIBRALTAR_LLD_REGISTER_SBIF_ACC_ENG_CMD_PTR_REG_1 0x800034
#define GIBRALTAR_LLD_REGISTER_SBIF_ACC_ENG_CMD_PTR_REG_2 0x800038
#define GIBRALTAR_LLD_REGISTER_SBIF_ACC_ENG_CMD_PTR_REG_3 0x80003c
#define GIBRALTAR_LLD_REGISTER_SBIF_ACC_ENG_CMD_PTR_REG_4 0x800040
#define GIBRALTAR_LLD_REGISTER_SBIF_ACC_ENG_CMD_PTR_REG_5 0x800044
#define GIBRALTAR_LLD_REGISTER_SBIF_ACC_ENG_CMD_PTR_REG_6 0x800048
#define GIBRALTAR_LLD_REGISTER_SBIF_ACC_ENG_CMD_PTR_REG_7 0x80004c
#define GIBRALTAR_LLD_REGISTER_SBIF_ACC_ENG_STATUS_REG_0 0x800050
#define GIBRALTAR_LLD_REGISTER_SBIF_ACC_ENG_STATUS_REG_1 0x800054
#define GIBRALTAR_LLD_REGISTER_SBIF_ACC_ENG_STATUS_REG_2 0x800058
#define GIBRALTAR_LLD_REGISTER_SBIF_ACC_ENG_STATUS_REG_3 0x80005c
#define GIBRALTAR_LLD_REGISTER_SBIF_ACC_ENG_STATUS_REG_4 0x800060
#define GIBRALTAR_LLD_REGISTER_SBIF_ACC_ENG_STATUS_REG_5 0x800064
#define GIBRALTAR_LLD_REGISTER_SBIF_ACC_ENG_STATUS_REG_6 0x800068
#define GIBRALTAR_LLD_REGISTER_SBIF_ACC_ENG_STATUS_REG_7 0x80006c
#define GIBRALTAR_LLD_REGISTER_SBIF_ACC_ENG_ADDRESS_STATUS_REG_0 0x800070
#define GIBRALTAR_LLD_REGISTER_SBIF_ACC_ENG_ADDRESS_STATUS_REG_1 0x800074
#define GIBRALTAR_LLD_REGISTER_SBIF_ACC_ENG_ADDRESS_STATUS_REG_2 0x800078
#define GIBRALTAR_LLD_REGISTER_SBIF_ACC_ENG_ADDRESS_STATUS_REG_3 0x80007c
#define GIBRALTAR_LLD_REGISTER_SBIF_ACC_ENG_ADDRESS_STATUS_REG_4 0x800080
#define GIBRALTAR_LLD_REGISTER_SBIF_ACC_ENG_ADDRESS_STATUS_REG_5 0x800084
#define GIBRALTAR_LLD_REGISTER_SBIF_ACC_ENG_ADDRESS_STATUS_REG_6 0x800088
#define GIBRALTAR_LLD_REGISTER_SBIF_ACC_ENG_ADDRESS_STATUS_REG_7 0x80008c
#define GIBRALTAR_LLD_REGISTER_SBIF_ACC_ENG_SEMAPHORE_REG_0 0x800090
#define GIBRALTAR_LLD_REGISTER_SBIF_ACC_ENG_SEMAPHORE_REG_1 0x800094
#define GIBRALTAR_LLD_REGISTER_SBIF_ARC_RUN_HALT_REG_0 0x800098
#define GIBRALTAR_LLD_REGISTER_SBIF_ARC_RUN_HALT_REG_1 0x80009c
#define GIBRALTAR_LLD_REGISTER_SBIF_ARC_RUN_HALT_REG_2 0x8000a0
#define GIBRALTAR_LLD_REGISTER_SBIF_ARC_RUN_HALT_REG_3 0x8000a4
#define GIBRALTAR_LLD_REGISTER_SBIF_ARC_STATUS_REG_0 0x8000a8
#define GIBRALTAR_LLD_REGISTER_SBIF_ARC_STATUS_REG_1 0x8000ac
#define GIBRALTAR_LLD_REGISTER_SBIF_ARC_STATUS_REG_2 0x8000b0
#define GIBRALTAR_LLD_REGISTER_SBIF_ARC_STATUS_REG_3 0x8000b4
#define GIBRALTAR_LLD_REGISTER_SBIF_DEVICE_TIME_STATUS_REG 0x8000b8
#define GIBRALTAR_LLD_REGISTER_SBIF_DEVICE_TIME_CFG_REG 0x8000bc
#define GIBRALTAR_LLD_REGISTER_SBIF_I2C_CFG_REG 0x8000c0
#define GIBRALTAR_LLD_REGISTER_SBIF_CPU_JTAG_CFG_REG 0x8000c4
#define GIBRALTAR_LLD_REGISTER_SBIF_CPU_JTAG_IR_DR_LENGTH_REG 0x8000c8
#define GIBRALTAR_LLD_REGISTER_SBIF_CPU_JTAG_IR_DR_VALUE_REG 0x8000cc
#define GIBRALTAR_LLD_REGISTER_SBIF_CPU_JTAG_CONTROL_REG 0x8000d0
#define GIBRALTAR_LLD_REGISTER_SBIF_CPU_JTAG_TAP_RESET_REG 0x8000d4
#define GIBRALTAR_LLD_REGISTER_SBIF_CPU_JTAG_TAP_MODE_SELECT_REG 0x8000d8
#define GIBRALTAR_LLD_REGISTER_SBIF_CPU_JTAG_STATUS_REG 0x8000dc
#define GIBRALTAR_LLD_REGISTER_SBIF_CPU_JTAG_TEST_DATA_OUT_REG0 0x8000e0
#define GIBRALTAR_LLD_REGISTER_SBIF_CPU_JTAG_TEST_DATA_OUT_REG1 0x8000e4
#define GIBRALTAR_LLD_REGISTER_SBIF_EXT_DMA_PD_BASE_LSB_REG_0 0x8000e8
#define GIBRALTAR_LLD_REGISTER_SBIF_EXT_DMA_PD_BASE_LSB_REG_1 0x8000ec
#define GIBRALTAR_LLD_REGISTER_SBIF_EXT_DMA_PD_BASE_LSB_REG_2 0x8000f0
#define GIBRALTAR_LLD_REGISTER_SBIF_EXT_DMA_PD_BASE_LSB_REG_3 0x8000f4
#define GIBRALTAR_LLD_REGISTER_SBIF_EXT_DMA_PD_BASE_LSB_REG_4 0x8000f8
#define GIBRALTAR_LLD_REGISTER_SBIF_EXT_DMA_PD_BASE_LSB_REG_5 0x8000fc
#define GIBRALTAR_LLD_REGISTER_SBIF_EXT_DMA_PD_BASE_LSB_REG_6 0x800100
#define GIBRALTAR_LLD_REGISTER_SBIF_EXT_DMA_PD_BASE_LSB_REG_7 0x800104
#define GIBRALTAR_LLD_REGISTER_SBIF_EXT_DMA_PD_BASE_LSB_REG_8 0x800108
#define GIBRALTAR_LLD_REGISTER_SBIF_EXT_DMA_PD_BASE_LSB_REG_9 0x80010c
#define GIBRALTAR_LLD_REGISTER_SBIF_EXT_DMA_PD_BASE_LSB_REG_10 0x800110
#define GIBRALTAR_LLD_REGISTER_SBIF_EXT_DMA_PD_BASE_LSB_REG_11 0x800114
#define GIBRALTAR_LLD_REGISTER_SBIF_EXT_DMA_PD_BASE_MSB_REG_0 0x800118
#define GIBRALTAR_LLD_REGISTER_SBIF_EXT_DMA_PD_BASE_MSB_REG_1 0x80011c
#define GIBRALTAR_LLD_REGISTER_SBIF_EXT_DMA_PD_BASE_MSB_REG_2 0x800120
#define GIBRALTAR_LLD_REGISTER_SBIF_EXT_DMA_PD_BASE_MSB_REG_3 0x800124
#define GIBRALTAR_LLD_REGISTER_SBIF_EXT_DMA_PD_BASE_MSB_REG_4 0x800128
#define GIBRALTAR_LLD_REGISTER_SBIF_EXT_DMA_PD_BASE_MSB_REG_5 0x80012c
#define GIBRALTAR_LLD_REGISTER_SBIF_EXT_DMA_PD_BASE_MSB_REG_6 0x800130
#define GIBRALTAR_LLD_REGISTER_SBIF_EXT_DMA_PD_BASE_MSB_REG_7 0x800134
#define GIBRALTAR_LLD_REGISTER_SBIF_EXT_DMA_PD_BASE_MSB_REG_8 0x800138
#define GIBRALTAR_LLD_REGISTER_SBIF_EXT_DMA_PD_BASE_MSB_REG_9 0x80013c
#define GIBRALTAR_LLD_REGISTER_SBIF_EXT_DMA_PD_BASE_MSB_REG_10 0x800140
#define GIBRALTAR_LLD_REGISTER_SBIF_EXT_DMA_PD_BASE_MSB_REG_11 0x800144
#define GIBRALTAR_LLD_REGISTER_SBIF_EXT_DMA_WR_PD_PTR_REG_0 0x800148
#define GIBRALTAR_LLD_REGISTER_SBIF_EXT_DMA_WR_PD_PTR_REG_1 0x80014c
#define GIBRALTAR_LLD_REGISTER_SBIF_EXT_DMA_WR_PD_PTR_REG_2 0x800150
#define GIBRALTAR_LLD_REGISTER_SBIF_EXT_DMA_WR_PD_PTR_REG_3 0x800154
#define GIBRALTAR_LLD_REGISTER_SBIF_EXT_DMA_WR_PD_PTR_REG_4 0x800158
#define GIBRALTAR_LLD_REGISTER_SBIF_EXT_DMA_WR_PD_PTR_REG_5 0x80015c
#define GIBRALTAR_LLD_REGISTER_SBIF_EXT_DMA_WR_PD_PTR_REG_6 0x800160
#define GIBRALTAR_LLD_REGISTER_SBIF_EXT_DMA_WR_PD_PTR_REG_7 0x800164
#define GIBRALTAR_LLD_REGISTER_SBIF_EXT_DMA_WR_PD_PTR_REG_8 0x800168
#define GIBRALTAR_LLD_REGISTER_SBIF_EXT_DMA_WR_PD_PTR_REG_9 0x80016c
#define GIBRALTAR_LLD_REGISTER_SBIF_EXT_DMA_WR_PD_PTR_REG_10 0x800170
#define GIBRALTAR_LLD_REGISTER_SBIF_EXT_DMA_WR_PD_PTR_REG_11 0x800174
#define GIBRALTAR_LLD_REGISTER_SBIF_EXT_DMA_ALLOCATED_PD_PTR_REG_0 0x800178
#define GIBRALTAR_LLD_REGISTER_SBIF_EXT_DMA_ALLOCATED_PD_PTR_REG_1 0x80017c
#define GIBRALTAR_LLD_REGISTER_SBIF_EXT_DMA_ALLOCATED_PD_PTR_REG_2 0x800180
#define GIBRALTAR_LLD_REGISTER_SBIF_EXT_DMA_ALLOCATED_PD_PTR_REG_3 0x800184
#define GIBRALTAR_LLD_REGISTER_SBIF_EXT_DMA_ALLOCATED_PD_PTR_REG_4 0x800188
#define GIBRALTAR_LLD_REGISTER_SBIF_EXT_DMA_ALLOCATED_PD_PTR_REG_5 0x80018c
#define GIBRALTAR_LLD_REGISTER_SBIF_EXT_DMA_ALLOCATED_PD_PTR_REG_6 0x800190
#define GIBRALTAR_LLD_REGISTER_SBIF_EXT_DMA_ALLOCATED_PD_PTR_REG_7 0x800194
#define GIBRALTAR_LLD_REGISTER_SBIF_EXT_DMA_ALLOCATED_PD_PTR_REG_8 0x800198
#define GIBRALTAR_LLD_REGISTER_SBIF_EXT_DMA_ALLOCATED_PD_PTR_REG_9 0x80019c
#define GIBRALTAR_LLD_REGISTER_SBIF_EXT_DMA_ALLOCATED_PD_PTR_REG_10 0x8001a0
#define GIBRALTAR_LLD_REGISTER_SBIF_EXT_DMA_ALLOCATED_PD_PTR_REG_11 0x8001a4
#define GIBRALTAR_LLD_REGISTER_SBIF_EXT_DMA_PD_LENGTH_REG_0 0x8001a8
#define GIBRALTAR_LLD_REGISTER_SBIF_EXT_DMA_PD_LENGTH_REG_1 0x8001ac
#define GIBRALTAR_LLD_REGISTER_SBIF_EXT_DMA_PD_LENGTH_REG_2 0x8001b0
#define GIBRALTAR_LLD_REGISTER_SBIF_EXT_DMA_PD_LENGTH_REG_3 0x8001b4
#define GIBRALTAR_LLD_REGISTER_SBIF_EXT_DMA_PD_LENGTH_REG_4 0x8001b8
#define GIBRALTAR_LLD_REGISTER_SBIF_EXT_DMA_PD_LENGTH_REG_5 0x8001bc
#define GIBRALTAR_LLD_REGISTER_SBIF_EXT_DMA_PD_LENGTH_REG_6 0x8001c0
#define GIBRALTAR_LLD_REGISTER_SBIF_EXT_DMA_PD_LENGTH_REG_7 0x8001c4
#define GIBRALTAR_LLD_REGISTER_SBIF_EXT_DMA_PD_LENGTH_REG_8 0x8001c8
#define GIBRALTAR_LLD_REGISTER_SBIF_EXT_DMA_PD_LENGTH_REG_9 0x8001cc
#define GIBRALTAR_LLD_REGISTER_SBIF_EXT_DMA_PD_LENGTH_REG_10 0x8001d0
#define GIBRALTAR_LLD_REGISTER_SBIF_EXT_DMA_PD_LENGTH_REG_11 0x8001d4
#define GIBRALTAR_LLD_REGISTER_SBIF_EXT_DMA_CFG_REG_0 0x8001d8
#define GIBRALTAR_LLD_REGISTER_SBIF_EXT_DMA_CFG_REG_1 0x8001dc
#define GIBRALTAR_LLD_REGISTER_SBIF_EXT_DMA_CFG_REG_2 0x8001e0
#define GIBRALTAR_LLD_REGISTER_SBIF_EXT_DMA_CFG_REG_3 0x8001e4
#define GIBRALTAR_LLD_REGISTER_SBIF_EXT_DMA_CFG_REG_4 0x8001e8
#define GIBRALTAR_LLD_REGISTER_SBIF_EXT_DMA_CFG_REG_5 0x8001ec
#define GIBRALTAR_LLD_REGISTER_SBIF_EXT_DMA_CFG_REG_6 0x8001f0
#define GIBRALTAR_LLD_REGISTER_SBIF_EXT_DMA_CFG_REG_7 0x8001f4
#define GIBRALTAR_LLD_REGISTER_SBIF_EXT_DMA_CFG_REG_8 0x8001f8
#define GIBRALTAR_LLD_REGISTER_SBIF_EXT_DMA_CFG_REG_9 0x8001fc
#define GIBRALTAR_LLD_REGISTER_SBIF_EXT_DMA_CFG_REG_10 0x800200
#define GIBRALTAR_LLD_REGISTER_SBIF_EXT_DMA_CFG_REG_11 0x800204
#define GIBRALTAR_LLD_REGISTER_SBIF_EXT_DMA_STATE_REG 0x800208
#define GIBRALTAR_LLD_REGISTER_SBIF_EXT_DMA_DROP_CNT_REG_0 0x80020c
#define GIBRALTAR_LLD_REGISTER_SBIF_EXT_DMA_DROP_CNT_REG_1 0x800210
#define GIBRALTAR_LLD_REGISTER_SBIF_EXT_DMA_DROP_CNT_REG_2 0x800214
#define GIBRALTAR_LLD_REGISTER_SBIF_EXT_DMA_DROP_CNT_REG_3 0x800218
#define GIBRALTAR_LLD_REGISTER_SBIF_EXT_DMA_DROP_CNT_REG_4 0x80021c
#define GIBRALTAR_LLD_REGISTER_SBIF_EXT_DMA_DROP_CNT_REG_5 0x800220
#define GIBRALTAR_LLD_REGISTER_SBIF_EXT_DMA_DROP_CNT_REG_6 0x800224
#define GIBRALTAR_LLD_REGISTER_SBIF_EXT_DMA_DROP_CNT_REG_7 0x800228
#define GIBRALTAR_LLD_REGISTER_SBIF_EXT_DMA_DROP_CNT_REG_8 0x80022c
#define GIBRALTAR_LLD_REGISTER_SBIF_EXT_DMA_DROP_CNT_REG_9 0x800230
#define GIBRALTAR_LLD_REGISTER_SBIF_EXT_DMA_DROP_CNT_REG_10 0x800234
#define GIBRALTAR_LLD_REGISTER_SBIF_EXT_DMA_DROP_CNT_REG_11 0x800238
#define GIBRALTAR_LLD_REGISTER_SBIF_EXT_DMA_DROP_FC_INTERRUPT_REG 0x80023c
#define GIBRALTAR_LLD_REGISTER_SBIF_EXT_DMA_DROP_FC_INTERRUPT_REG_MASK 0x800240
#define GIBRALTAR_LLD_REGISTER_SBIF_EXT_DMA_DROP_FC_INTERRUPT_REG_TEST 0x800244
#define GIBRALTAR_LLD_REGISTER_SBIF_INJ_DMA_PD_BASE_LSB_REG_0 0x800248
#define GIBRALTAR_LLD_REGISTER_SBIF_INJ_DMA_PD_BASE_LSB_REG_1 0x80024c
#define GIBRALTAR_LLD_REGISTER_SBIF_INJ_DMA_PD_BASE_LSB_REG_2 0x800250
#define GIBRALTAR_LLD_REGISTER_SBIF_INJ_DMA_PD_BASE_LSB_REG_3 0x800254
#define GIBRALTAR_LLD_REGISTER_SBIF_INJ_DMA_PD_BASE_LSB_REG_4 0x800258
#define GIBRALTAR_LLD_REGISTER_SBIF_INJ_DMA_PD_BASE_LSB_REG_5 0x80025c
#define GIBRALTAR_LLD_REGISTER_SBIF_INJ_DMA_PD_BASE_LSB_REG_6 0x800260
#define GIBRALTAR_LLD_REGISTER_SBIF_INJ_DMA_PD_BASE_LSB_REG_7 0x800264
#define GIBRALTAR_LLD_REGISTER_SBIF_INJ_DMA_PD_BASE_LSB_REG_8 0x800268
#define GIBRALTAR_LLD_REGISTER_SBIF_INJ_DMA_PD_BASE_LSB_REG_9 0x80026c
#define GIBRALTAR_LLD_REGISTER_SBIF_INJ_DMA_PD_BASE_LSB_REG_10 0x800270
#define GIBRALTAR_LLD_REGISTER_SBIF_INJ_DMA_PD_BASE_LSB_REG_11 0x800274
#define GIBRALTAR_LLD_REGISTER_SBIF_INJ_DMA_PD_BASE_MSB_REG_0 0x800278
#define GIBRALTAR_LLD_REGISTER_SBIF_INJ_DMA_PD_BASE_MSB_REG_1 0x80027c
#define GIBRALTAR_LLD_REGISTER_SBIF_INJ_DMA_PD_BASE_MSB_REG_2 0x800280
#define GIBRALTAR_LLD_REGISTER_SBIF_INJ_DMA_PD_BASE_MSB_REG_3 0x800284
#define GIBRALTAR_LLD_REGISTER_SBIF_INJ_DMA_PD_BASE_MSB_REG_4 0x800288
#define GIBRALTAR_LLD_REGISTER_SBIF_INJ_DMA_PD_BASE_MSB_REG_5 0x80028c
#define GIBRALTAR_LLD_REGISTER_SBIF_INJ_DMA_PD_BASE_MSB_REG_6 0x800290
#define GIBRALTAR_LLD_REGISTER_SBIF_INJ_DMA_PD_BASE_MSB_REG_7 0x800294
#define GIBRALTAR_LLD_REGISTER_SBIF_INJ_DMA_PD_BASE_MSB_REG_8 0x800298
#define GIBRALTAR_LLD_REGISTER_SBIF_INJ_DMA_PD_BASE_MSB_REG_9 0x80029c
#define GIBRALTAR_LLD_REGISTER_SBIF_INJ_DMA_PD_BASE_MSB_REG_10 0x8002a0
#define GIBRALTAR_LLD_REGISTER_SBIF_INJ_DMA_PD_BASE_MSB_REG_11 0x8002a4
#define GIBRALTAR_LLD_REGISTER_SBIF_INJ_DMA_RD_PD_PTR_REG_0 0x8002a8
#define GIBRALTAR_LLD_REGISTER_SBIF_INJ_DMA_RD_PD_PTR_REG_1 0x8002ac
#define GIBRALTAR_LLD_REGISTER_SBIF_INJ_DMA_RD_PD_PTR_REG_2 0x8002b0
#define GIBRALTAR_LLD_REGISTER_SBIF_INJ_DMA_RD_PD_PTR_REG_3 0x8002b4
#define GIBRALTAR_LLD_REGISTER_SBIF_INJ_DMA_RD_PD_PTR_REG_4 0x8002b8
#define GIBRALTAR_LLD_REGISTER_SBIF_INJ_DMA_RD_PD_PTR_REG_5 0x8002bc
#define GIBRALTAR_LLD_REGISTER_SBIF_INJ_DMA_RD_PD_PTR_REG_6 0x8002c0
#define GIBRALTAR_LLD_REGISTER_SBIF_INJ_DMA_RD_PD_PTR_REG_7 0x8002c4
#define GIBRALTAR_LLD_REGISTER_SBIF_INJ_DMA_RD_PD_PTR_REG_8 0x8002c8
#define GIBRALTAR_LLD_REGISTER_SBIF_INJ_DMA_RD_PD_PTR_REG_9 0x8002cc
#define GIBRALTAR_LLD_REGISTER_SBIF_INJ_DMA_RD_PD_PTR_REG_10 0x8002d0
#define GIBRALTAR_LLD_REGISTER_SBIF_INJ_DMA_RD_PD_PTR_REG_11 0x8002d4
#define GIBRALTAR_LLD_REGISTER_SBIF_INJ_DMA_WR_PD_PTR_REG_0 0x8002d8
#define GIBRALTAR_LLD_REGISTER_SBIF_INJ_DMA_WR_PD_PTR_REG_1 0x8002dc
#define GIBRALTAR_LLD_REGISTER_SBIF_INJ_DMA_WR_PD_PTR_REG_2 0x8002e0
#define GIBRALTAR_LLD_REGISTER_SBIF_INJ_DMA_WR_PD_PTR_REG_3 0x8002e4
#define GIBRALTAR_LLD_REGISTER_SBIF_INJ_DMA_WR_PD_PTR_REG_4 0x8002e8
#define GIBRALTAR_LLD_REGISTER_SBIF_INJ_DMA_WR_PD_PTR_REG_5 0x8002ec
#define GIBRALTAR_LLD_REGISTER_SBIF_INJ_DMA_WR_PD_PTR_REG_6 0x8002f0
#define GIBRALTAR_LLD_REGISTER_SBIF_INJ_DMA_WR_PD_PTR_REG_7 0x8002f4
#define GIBRALTAR_LLD_REGISTER_SBIF_INJ_DMA_WR_PD_PTR_REG_8 0x8002f8
#define GIBRALTAR_LLD_REGISTER_SBIF_INJ_DMA_WR_PD_PTR_REG_9 0x8002fc
#define GIBRALTAR_LLD_REGISTER_SBIF_INJ_DMA_WR_PD_PTR_REG_10 0x800300
#define GIBRALTAR_LLD_REGISTER_SBIF_INJ_DMA_WR_PD_PTR_REG_11 0x800304
#define GIBRALTAR_LLD_REGISTER_SBIF_INJ_DMA_PD_LENGTH_REG_0 0x800308
#define GIBRALTAR_LLD_REGISTER_SBIF_INJ_DMA_PD_LENGTH_REG_1 0x80030c
#define GIBRALTAR_LLD_REGISTER_SBIF_INJ_DMA_PD_LENGTH_REG_2 0x800310
#define GIBRALTAR_LLD_REGISTER_SBIF_INJ_DMA_PD_LENGTH_REG_3 0x800314
#define GIBRALTAR_LLD_REGISTER_SBIF_INJ_DMA_PD_LENGTH_REG_4 0x800318
#define GIBRALTAR_LLD_REGISTER_SBIF_INJ_DMA_PD_LENGTH_REG_5 0x80031c
#define GIBRALTAR_LLD_REGISTER_SBIF_INJ_DMA_PD_LENGTH_REG_6 0x800320
#define GIBRALTAR_LLD_REGISTER_SBIF_INJ_DMA_PD_LENGTH_REG_7 0x800324
#define GIBRALTAR_LLD_REGISTER_SBIF_INJ_DMA_PD_LENGTH_REG_8 0x800328
#define GIBRALTAR_LLD_REGISTER_SBIF_INJ_DMA_PD_LENGTH_REG_9 0x80032c
#define GIBRALTAR_LLD_REGISTER_SBIF_INJ_DMA_PD_LENGTH_REG_10 0x800330
#define GIBRALTAR_LLD_REGISTER_SBIF_INJ_DMA_PD_LENGTH_REG_11 0x800334
#define GIBRALTAR_LLD_REGISTER_SBIF_INJ_DMA_CFG_REG_0 0x800338
#define GIBRALTAR_LLD_REGISTER_SBIF_INJ_DMA_CFG_REG_1 0x80033c
#define GIBRALTAR_LLD_REGISTER_SBIF_INJ_DMA_CFG_REG_2 0x800340
#define GIBRALTAR_LLD_REGISTER_SBIF_INJ_DMA_CFG_REG_3 0x800344
#define GIBRALTAR_LLD_REGISTER_SBIF_INJ_DMA_CFG_REG_4 0x800348
#define GIBRALTAR_LLD_REGISTER_SBIF_INJ_DMA_CFG_REG_5 0x80034c
#define GIBRALTAR_LLD_REGISTER_SBIF_INJ_DMA_CFG_REG_6 0x800350
#define GIBRALTAR_LLD_REGISTER_SBIF_INJ_DMA_CFG_REG_7 0x800354
#define GIBRALTAR_LLD_REGISTER_SBIF_INJ_DMA_CFG_REG_8 0x800358
#define GIBRALTAR_LLD_REGISTER_SBIF_INJ_DMA_CFG_REG_9 0x80035c
#define GIBRALTAR_LLD_REGISTER_SBIF_INJ_DMA_CFG_REG_10 0x800360
#define GIBRALTAR_LLD_REGISTER_SBIF_INJ_DMA_CFG_REG_11 0x800364
#define GIBRALTAR_LLD_REGISTER_SBIF_INJ_DMA_STATE_REG0 0x800368
#define GIBRALTAR_LLD_REGISTER_SBIF_INJ_DMA_STATE_REG1 0x80036c
#define GIBRALTAR_LLD_REGISTER_SBIF_PACKET_DMA_ASYNC_FIFO_THR_REG 0x800370
#define GIBRALTAR_LLD_REGISTER_SBIF_PACKET_DMA_ERR_INTERRUPT_REG 0x800374
#define GIBRALTAR_LLD_REGISTER_SBIF_PACKET_DMA_ERR_INTERRUPT_REG_MASK 0x800378
#define GIBRALTAR_LLD_REGISTER_SBIF_PACKET_DMA_ERR_INTERRUPT_REG_TEST 0x80037c
#define GIBRALTAR_LLD_REGISTER_SBIF_PACKET_DMA_DONE_INTERRUPT_REG 0x800380
#define GIBRALTAR_LLD_REGISTER_SBIF_PACKET_DMA_DONE_INTERRUPT_REG_MASK 0x800384
#define GIBRALTAR_LLD_REGISTER_SBIF_PACKET_DMA_DONE_INTERRUPT_REG_TEST 0x800388
#define GIBRALTAR_LLD_REGISTER_SBIF_SPI_CTRL_REG 0x80038c
#define GIBRALTAR_LLD_REGISTER_SBIF_SPI_CTRL_ADDR_REG 0x800390
#define GIBRALTAR_LLD_REGISTER_SBIF_SPI_CTRL_DATA_REG_0 0x800394
#define GIBRALTAR_LLD_REGISTER_SBIF_SPI_CTRL_DATA_REG_1 0x800398
#define GIBRALTAR_LLD_REGISTER_SBIF_SPI_CTRL_DATA_REG_2 0x80039c
#define GIBRALTAR_LLD_REGISTER_SBIF_SPI_CTRL_DATA_REG_3 0x8003a0
#define GIBRALTAR_LLD_REGISTER_SBIF_SPI_CTRL_DATA_REG_4 0x8003a4
#define GIBRALTAR_LLD_REGISTER_SBIF_SPI_CTRL_DATA_REG_5 0x8003a8
#define GIBRALTAR_LLD_REGISTER_SBIF_SPI_CTRL_DATA_REG_6 0x8003ac
#define GIBRALTAR_LLD_REGISTER_SBIF_SPI_CTRL_DATA_REG_7 0x8003b0
#define GIBRALTAR_LLD_REGISTER_SBIF_SPI_CTRL_DATA_REG_8 0x8003b4
#define GIBRALTAR_LLD_REGISTER_SBIF_SPI_CTRL_DATA_REG_9 0x8003b8
#define GIBRALTAR_LLD_REGISTER_SBIF_SPI_CTRL_DATA_REG_10 0x8003bc
#define GIBRALTAR_LLD_REGISTER_SBIF_SPI_CTRL_DATA_REG_11 0x8003c0
#define GIBRALTAR_LLD_REGISTER_SBIF_SPI_CTRL_DATA_REG_12 0x8003c4
#define GIBRALTAR_LLD_REGISTER_SBIF_SPI_CTRL_DATA_REG_13 0x8003c8
#define GIBRALTAR_LLD_REGISTER_SBIF_SPI_CTRL_DATA_REG_14 0x8003cc
#define GIBRALTAR_LLD_REGISTER_SBIF_SPI_CTRL_DATA_REG_15 0x8003d0
#define GIBRALTAR_LLD_REGISTER_SBIF_SPI_CTRL_EXEC_REG 0x8003d4
#define GIBRALTAR_LLD_REGISTER_SBIF_LED_INTERFACE_CFG_REG 0x8003d8
#define GIBRALTAR_LLD_REGISTER_SBIF_LED_INTERFACE_DATA_REG_0 0x8003dc
#define GIBRALTAR_LLD_REGISTER_SBIF_LED_INTERFACE_DATA_REG_1 0x8003e0
#define GIBRALTAR_LLD_REGISTER_SBIF_LED_INTERFACE_DATA_REG_2 0x8003e4
#define GIBRALTAR_LLD_REGISTER_SBIF_LED_INTERFACE_DATA_REG_3 0x8003e8
#define GIBRALTAR_LLD_REGISTER_SBIF_LED_INTERFACE_DATA_REG_4 0x8003ec
#define GIBRALTAR_LLD_REGISTER_SBIF_LED_INTERFACE_DATA_REG_5 0x8003f0
#define GIBRALTAR_LLD_REGISTER_SBIF_LED_INTERFACE_DATA_REG_6 0x8003f4
#define GIBRALTAR_LLD_REGISTER_SBIF_LED_INTERFACE_DATA_REG_7 0x8003f8
#define GIBRALTAR_LLD_REGISTER_SBIF_LED_INTERFACE_DATA_REG_8 0x8003fc
#define GIBRALTAR_LLD_REGISTER_SBIF_LED_INTERFACE_DATA_REG_9 0x800400
#define GIBRALTAR_LLD_REGISTER_SBIF_LED_INTERFACE_DATA_REG_10 0x800404
#define GIBRALTAR_LLD_REGISTER_SBIF_LED_INTERFACE_DATA_REG_11 0x800408
#define GIBRALTAR_LLD_REGISTER_SBIF_LED_INTERFACE_DATA_REG_12 0x80040c
#define GIBRALTAR_LLD_REGISTER_SBIF_LED_INTERFACE_DATA_REG_13 0x800410
#define GIBRALTAR_LLD_REGISTER_SBIF_LED_INTERFACE_DATA_REG_14 0x800414
#define GIBRALTAR_LLD_REGISTER_SBIF_LED_INTERFACE_DATA_REG_15 0x800418
#define GIBRALTAR_LLD_REGISTER_SBIF_LED_INTERFACE_DATA_REG_16 0x80041c
#define GIBRALTAR_LLD_REGISTER_SBIF_LED_INTERFACE_DATA_REG_17 0x800420
#define GIBRALTAR_LLD_REGISTER_SBIF_LED_INTERFACE_DATA_REG_18 0x800424
#define GIBRALTAR_LLD_REGISTER_SBIF_LED_INTERFACE_DATA_REG_19 0x800428
#define GIBRALTAR_LLD_REGISTER_SBIF_LED_INTERFACE_DATA_REG_20 0x80042c
#define GIBRALTAR_LLD_REGISTER_SBIF_LED_INTERFACE_DATA_REG_21 0x800430
#define GIBRALTAR_LLD_REGISTER_SBIF_LED_INTERFACE_DATA_REG_22 0x800434
#define GIBRALTAR_LLD_REGISTER_SBIF_LED_INTERFACE_DATA_REG_23 0x800438
#define GIBRALTAR_LLD_REGISTER_SBIF_TOP_REGFILE_CFG_REG 0x80043c
#define GIBRALTAR_LLD_REGISTER_SBIF_TOP_REGFILE_CFG_WDATA_REG 0x800440
#define GIBRALTAR_LLD_REGISTER_SBIF_TOP_REGFILE_CFG_READ_REG 0x800444
#define GIBRALTAR_LLD_REGISTER_SBIF_PCIE_CTRL_RESET_OVERRIDE_REG 0x800448
#define GIBRALTAR_LLD_REGISTER_SBIF_PCIE_CTRL_CFG_REG 0x80044c
#define GIBRALTAR_LLD_REGISTER_SBIF_PCIE_CTRL_STATUS_REG 0x800450
#define GIBRALTAR_LLD_REGISTER_SBIF_PCIE_CTRL_DEBUG_STATUS_REG 0x800454
#define GIBRALTAR_LLD_REGISTER_SBIF_PCIE_CTRL_DEBUG_STATUS_REG2 0x800458
#define GIBRALTAR_LLD_REGISTER_SBIF_PCIE_APB_CFG_REG 0x80045c
#define GIBRALTAR_LLD_REGISTER_SBIF_PCIE_APB_WDATA_CFG_REG 0x800460
#define GIBRALTAR_LLD_REGISTER_SBIF_PCIE_APB_ADDR_CFG_REG 0x800464
#define GIBRALTAR_LLD_REGISTER_SBIF_PCIE_APB_STATUS_REG 0x800468
#define GIBRALTAR_LLD_REGISTER_SBIF_PCIE_APB_CORE_RDATA_STATUS_REG 0x80046c
#define GIBRALTAR_LLD_REGISTER_SBIF_PCIE_APB_PHY_RDATA_STATUS_REG 0x800470
#define GIBRALTAR_LLD_REGISTER_SBIF_MSI_BLOCKS_INTERRUPT_SUMMARY_REG0 0x800474
#define GIBRALTAR_LLD_REGISTER_SBIF_MSI_BLOCKS_INTERRUPT_SUMMARY_REG0_MASK 0x800478
#define GIBRALTAR_LLD_REGISTER_SBIF_MSI_BLOCKS_INTERRUPT_SUMMARY_REG0_TEST 0x80047c
#define GIBRALTAR_LLD_REGISTER_SBIF_MSI_BLOCKS_INTERRUPT_SUMMARY_REG1 0x800480
#define GIBRALTAR_LLD_REGISTER_SBIF_MSI_BLOCKS_INTERRUPT_SUMMARY_REG1_MASK 0x800484
#define GIBRALTAR_LLD_REGISTER_SBIF_MSI_BLOCKS_INTERRUPT_SUMMARY_REG1_TEST 0x800488
#define GIBRALTAR_LLD_REGISTER_SBIF_MSI_BLOCKS_INTERRUPT_SUMMARY_REG2 0x80048c
#define GIBRALTAR_LLD_REGISTER_SBIF_MSI_BLOCKS_INTERRUPT_SUMMARY_REG2_MASK 0x800490
#define GIBRALTAR_LLD_REGISTER_SBIF_MSI_BLOCKS_INTERRUPT_SUMMARY_REG2_TEST 0x800494
#define GIBRALTAR_LLD_REGISTER_SBIF_MSI_MASTER_INTERRUPT_REG 0x800498
#define GIBRALTAR_LLD_REGISTER_SBIF_MSI_MASTER_INTERRUPT_REG_MASK 0x80049c
#define GIBRALTAR_LLD_REGISTER_SBIF_MSI_MASTER_INTERRUPT_REG_TEST 0x8004a0
#define GIBRALTAR_LLD_REGISTER_SBIF_PIN_BLOCKS_INTERRUPT_SUMMARY_REG0 0x8004a4
#define GIBRALTAR_LLD_REGISTER_SBIF_PIN_BLOCKS_INTERRUPT_SUMMARY_REG0_MASK 0x8004a8
#define GIBRALTAR_LLD_REGISTER_SBIF_PIN_BLOCKS_INTERRUPT_SUMMARY_REG0_TEST 0x8004ac
#define GIBRALTAR_LLD_REGISTER_SBIF_PIN_BLOCKS_INTERRUPT_SUMMARY_REG1 0x8004b0
#define GIBRALTAR_LLD_REGISTER_SBIF_PIN_BLOCKS_INTERRUPT_SUMMARY_REG1_MASK 0x8004b4
#define GIBRALTAR_LLD_REGISTER_SBIF_PIN_BLOCKS_INTERRUPT_SUMMARY_REG1_TEST 0x8004b8
#define GIBRALTAR_LLD_REGISTER_SBIF_PIN_BLOCKS_INTERRUPT_SUMMARY_REG2 0x8004bc
#define GIBRALTAR_LLD_REGISTER_SBIF_PIN_BLOCKS_INTERRUPT_SUMMARY_REG2_MASK 0x8004c0
#define GIBRALTAR_LLD_REGISTER_SBIF_PIN_BLOCKS_INTERRUPT_SUMMARY_REG2_TEST 0x8004c4
#define GIBRALTAR_LLD_REGISTER_SBIF_PIN_MASTER_INTERRUPT_REG 0x8004c8
#define GIBRALTAR_LLD_REGISTER_SBIF_PIN_MASTER_INTERRUPT_REG_MASK 0x8004cc
#define GIBRALTAR_LLD_REGISTER_SBIF_PIN_MASTER_INTERRUPT_REG_TEST 0x8004d0
#define GIBRALTAR_LLD_REGISTER_SBIF_ARC0_BLOCKS_INTERRUPT_SUMMARY_REG0 0x8004d4
#define GIBRALTAR_LLD_REGISTER_SBIF_ARC0_BLOCKS_INTERRUPT_SUMMARY_REG0_MASK 0x8004d8
#define GIBRALTAR_LLD_REGISTER_SBIF_ARC0_BLOCKS_INTERRUPT_SUMMARY_REG0_TEST 0x8004dc
#define GIBRALTAR_LLD_REGISTER_SBIF_ARC0_BLOCKS_INTERRUPT_SUMMARY_REG1 0x8004e0
#define GIBRALTAR_LLD_REGISTER_SBIF_ARC0_BLOCKS_INTERRUPT_SUMMARY_REG1_MASK 0x8004e4
#define GIBRALTAR_LLD_REGISTER_SBIF_ARC0_BLOCKS_INTERRUPT_SUMMARY_REG1_TEST 0x8004e8
#define GIBRALTAR_LLD_REGISTER_SBIF_ARC0_BLOCKS_INTERRUPT_SUMMARY_REG2 0x8004ec
#define GIBRALTAR_LLD_REGISTER_SBIF_ARC0_BLOCKS_INTERRUPT_SUMMARY_REG2_MASK 0x8004f0
#define GIBRALTAR_LLD_REGISTER_SBIF_ARC0_BLOCKS_INTERRUPT_SUMMARY_REG2_TEST 0x8004f4
#define GIBRALTAR_LLD_REGISTER_SBIF_ARC0_MASTER_INTERRUPT_REG 0x8004f8
#define GIBRALTAR_LLD_REGISTER_SBIF_ARC0_MASTER_INTERRUPT_REG_MASK 0x8004fc
#define GIBRALTAR_LLD_REGISTER_SBIF_ARC0_MASTER_INTERRUPT_REG_TEST 0x800500
#define GIBRALTAR_LLD_REGISTER_SBIF_ARC1_BLOCKS_INTERRUPT_SUMMARY_REG0 0x800504
#define GIBRALTAR_LLD_REGISTER_SBIF_ARC1_BLOCKS_INTERRUPT_SUMMARY_REG0_MASK 0x800508
#define GIBRALTAR_LLD_REGISTER_SBIF_ARC1_BLOCKS_INTERRUPT_SUMMARY_REG0_TEST 0x80050c
#define GIBRALTAR_LLD_REGISTER_SBIF_ARC1_BLOCKS_INTERRUPT_SUMMARY_REG1 0x800510
#define GIBRALTAR_LLD_REGISTER_SBIF_ARC1_BLOCKS_INTERRUPT_SUMMARY_REG1_MASK 0x800514
#define GIBRALTAR_LLD_REGISTER_SBIF_ARC1_BLOCKS_INTERRUPT_SUMMARY_REG1_TEST 0x800518
#define GIBRALTAR_LLD_REGISTER_SBIF_ARC1_BLOCKS_INTERRUPT_SUMMARY_REG2 0x80051c
#define GIBRALTAR_LLD_REGISTER_SBIF_ARC1_BLOCKS_INTERRUPT_SUMMARY_REG2_MASK 0x800520
#define GIBRALTAR_LLD_REGISTER_SBIF_ARC1_BLOCKS_INTERRUPT_SUMMARY_REG2_TEST 0x800524
#define GIBRALTAR_LLD_REGISTER_SBIF_ARC1_MASTER_INTERRUPT_REG 0x800528
#define GIBRALTAR_LLD_REGISTER_SBIF_ARC1_MASTER_INTERRUPT_REG_MASK 0x80052c
#define GIBRALTAR_LLD_REGISTER_SBIF_ARC1_MASTER_INTERRUPT_REG_TEST 0x800530
#define GIBRALTAR_LLD_REGISTER_SBIF_ARC2_BLOCKS_INTERRUPT_SUMMARY_REG0 0x800534
#define GIBRALTAR_LLD_REGISTER_SBIF_ARC2_BLOCKS_INTERRUPT_SUMMARY_REG0_MASK 0x800538
#define GIBRALTAR_LLD_REGISTER_SBIF_ARC2_BLOCKS_INTERRUPT_SUMMARY_REG0_TEST 0x80053c
#define GIBRALTAR_LLD_REGISTER_SBIF_ARC2_BLOCKS_INTERRUPT_SUMMARY_REG1 0x800540
#define GIBRALTAR_LLD_REGISTER_SBIF_ARC2_BLOCKS_INTERRUPT_SUMMARY_REG1_MASK 0x800544
#define GIBRALTAR_LLD_REGISTER_SBIF_ARC2_BLOCKS_INTERRUPT_SUMMARY_REG1_TEST 0x800548
#define GIBRALTAR_LLD_REGISTER_SBIF_ARC2_BLOCKS_INTERRUPT_SUMMARY_REG2 0x80054c
#define GIBRALTAR_LLD_REGISTER_SBIF_ARC2_BLOCKS_INTERRUPT_SUMMARY_REG2_MASK 0x800550
#define GIBRALTAR_LLD_REGISTER_SBIF_ARC2_BLOCKS_INTERRUPT_SUMMARY_REG2_TEST 0x800554
#define GIBRALTAR_LLD_REGISTER_SBIF_ARC2_MASTER_INTERRUPT_REG 0x800558
#define GIBRALTAR_LLD_REGISTER_SBIF_ARC2_MASTER_INTERRUPT_REG_MASK 0x80055c
#define GIBRALTAR_LLD_REGISTER_SBIF_ARC2_MASTER_INTERRUPT_REG_TEST 0x800560
#define GIBRALTAR_LLD_REGISTER_SBIF_ARC3_BLOCKS_INTERRUPT_SUMMARY_REG0 0x800564
#define GIBRALTAR_LLD_REGISTER_SBIF_ARC3_BLOCKS_INTERRUPT_SUMMARY_REG0_MASK 0x800568
#define GIBRALTAR_LLD_REGISTER_SBIF_ARC3_BLOCKS_INTERRUPT_SUMMARY_REG0_TEST 0x80056c
#define GIBRALTAR_LLD_REGISTER_SBIF_ARC3_BLOCKS_INTERRUPT_SUMMARY_REG1 0x800570
#define GIBRALTAR_LLD_REGISTER_SBIF_ARC3_BLOCKS_INTERRUPT_SUMMARY_REG1_MASK 0x800574
#define GIBRALTAR_LLD_REGISTER_SBIF_ARC3_BLOCKS_INTERRUPT_SUMMARY_REG1_TEST 0x800578
#define GIBRALTAR_LLD_REGISTER_SBIF_ARC3_BLOCKS_INTERRUPT_SUMMARY_REG2 0x80057c
#define GIBRALTAR_LLD_REGISTER_SBIF_ARC3_BLOCKS_INTERRUPT_SUMMARY_REG2_MASK 0x800580
#define GIBRALTAR_LLD_REGISTER_SBIF_ARC3_BLOCKS_INTERRUPT_SUMMARY_REG2_TEST 0x800584
#define GIBRALTAR_LLD_REGISTER_SBIF_ARC3_MASTER_INTERRUPT_REG 0x800588
#define GIBRALTAR_LLD_REGISTER_SBIF_ARC3_MASTER_INTERRUPT_REG_MASK 0x80058c
#define GIBRALTAR_LLD_REGISTER_SBIF_ARC3_MASTER_INTERRUPT_REG_TEST 0x800590
#define GIBRALTAR_LLD_REGISTER_SBIF_MBIST_CONFIGURATION0 0x800594
#define GIBRALTAR_LLD_REGISTER_SBIF_MBIST_CONFIGURATION1 0x800598
#define GIBRALTAR_LLD_REGISTER_SBIF_MBIST_CONFIGURATION2 0x80059c
#define GIBRALTAR_LLD_REGISTER_SBIF_OBS_CLK_CFG_REG 0x8005a0
#define GIBRALTAR_LLD_REGISTER_SBIF_CSS_MEM_EVEN_HIGH_ECC_ERR_ADDR_REG 0x8005a4
#define GIBRALTAR_LLD_REGISTER_SBIF_CSS_MEM_EVEN_LOW_ECC_ERR_ADDR_REG 0x8005a8
#define GIBRALTAR_LLD_REGISTER_SBIF_CSS_MEM_ODD_HIGH_ECC_ERR_ADDR_REG 0x8005ac
#define GIBRALTAR_LLD_REGISTER_SBIF_CSS_MEM_ODD_LOW_ECC_ERR_ADDR_REG 0x8005b0
#define GIBRALTAR_LLD_REGISTER_SBIF_CSS_MEM_ECC_INTERRUPT_REG 0x8005b4
#define GIBRALTAR_LLD_REGISTER_SBIF_CSS_MEM_ECC_INTERRUPT_REG_MASK 0x8005b8
#define GIBRALTAR_LLD_REGISTER_SBIF_CSS_MEM_ECC_INTERRUPT_REG_TEST 0x8005bc
#define GIBRALTAR_LLD_REGISTER_SBIF_AXI_MEM_ECC_ERR_ADDR_REG 0x8005c0
#define GIBRALTAR_LLD_REGISTER_SBIF_AXI_MEM_ECC_INTERRUPT_REG 0x8005c4
#define GIBRALTAR_LLD_REGISTER_SBIF_AXI_MEM_ECC_INTERRUPT_REG_MASK 0x8005c8
#define GIBRALTAR_LLD_REGISTER_SBIF_AXI_MEM_ECC_INTERRUPT_REG_TEST 0x8005cc
#define GIBRALTAR_LLD_REGISTER_SBIF_SBIF_MEM_ECC_INTERRUPT_REG 0x8005d0
#define GIBRALTAR_LLD_REGISTER_SBIF_SBIF_MEM_ECC_INTERRUPT_REG_MASK 0x8005d4
#define GIBRALTAR_LLD_REGISTER_SBIF_SBIF_MEM_ECC_INTERRUPT_REG_TEST 0x8005d8
#define GIBRALTAR_LLD_REGISTER_SBIF_AE_MEM_ECC_ERR_ADDR_REG 0x8005dc
#define GIBRALTAR_LLD_REGISTER_SBIF_CIF_SYNC_MEM_ECC_ERR_ADDR_REG 0x8005e0
#define GIBRALTAR_LLD_REGISTER_SBIF_PDE_MEM_ECC_ERR_ADDR_REG 0x8005e4

#endif // __GIBRALTAR_LEABA_REGISTERS_H__
