# Content

* [Content](#content)
* [Circuit Simulation](#circuit-simulation)
* [Layout](#layout)
* [模拟步骤：Steps in circuit simulation](#模拟步骤steps-in-circuit-simulation)
  * [系统设计：Circuit specification: systematic design](#系统设计circuit-specification-systematic-design)
  * [电路详述：Circuit specification](#电路详述circuit-specification)
  * [驱动：Simulation driver](#驱动simulation-driver)
  * [Test data](#test-data)
  * [驱动形式：Simulation driver: general form](#驱动形式simulation-driver-general-form)
* [例子](#例子)
  * [and2 gate](#and2-gate)
  * [mux1](#mux1)
  * [双向位移寄存器bsr4: bidirectional shift register](#双向位移寄存器bsr4-bidirectional-shift-register)
  * [bsrx](#bsrx)
* [========](#)
* [Interfaces and types:Circuit Specification](#interfaces-and-typescircuit-specification)
* [类型声明表示：Form of a type declaration](#类型声明表示form-of-a-type-declaration)
* [信号类约束：signal class constraint](#信号类约束signal-class-constraint)
* [命名规范：Naming Conventions](#命名规范naming-conventions)
* [输入输出类型：Input and output types](#输入输出类型input-and-output-types)
  * [Hydra容器：Containers](#hydra容器containers)
    * [Nested Containers](#nested-containers)
  * [Tuples](#tuples)
  * [多输出：Circuits with severral outputs](#多输出circuits-with-severral-outputs)
* [Words](#words)
  * [Word size](#word-size)
  * [Accessing parts of words with a pattern](#accessing-parts-of-words-with-a-pattern)
  * [拼接：Concatenation](#拼接concatenation)
  * [索引：Indexing an element of a word](#索引indexing-an-element-of-a-word)
  * [字节顺序：Big Endian and Little Endian](#字节顺序big-endian-and-little-endian)
* [字提取：Fields](#字提取fields)
* [字的列表表示：List notation for words](#字的列表表示list-notation-for-words)
* [(design) Patterns](#design-patterns)
* [电路生成器：Circuit generators](#电路生成器circuit-generators)
  * [反转字中的所有位：Inverting all the bits in a word](#反转字中的所有位inverting-all-the-bits-in-a-word)
* [计算多位和/或：Calculating the and/or of many bits](#计算多位和或calculating-the-andor-of-many-bits)
* [4 位纹波进位加法器:4-bit ripple carry adder: schematic diagram](#4-位纹波进位加法器4-bit-ripple-carry-adder-schematic-diagram)
  * [4-bit ripple carry adder: specification](#4-bit-ripple-carry-adder-specification)
* [通用 n 位纹波进位加法器: Generic n-bit ripple carry adder](#通用-n-位纹波进位加法器-generic-n-bit-ripple-carry-adder)
* [Times](#times)

# Circuit Simulation

# Layout

HYdra缩减来规划布局，（Haskell缩进 & punctuation都可以）

* 空格做缩进

# 模拟步骤：Steps in circuit simulation

![](/static/2021-10-19-05-25-56.png)

## 系统设计：Circuit specification: systematic design

![](/static/2021-10-19-05-45-48.png)

## 电路详述：Circuit specification

![](/static/2021-10-19-06-21-36.png)

* A type declaration (or interface) which contains the symbol :: 包含符号 :: 的**类型声明（或接口）**
* A defining equation (or implementation) which contains the symbol = 包含符号 = 的**定义方程（或实现）**

## 驱动：Simulation driver

The circuit specification describes hardware 电路规范描述硬件

* If we simulate the specification, we are simulating hardware 如果我们模拟规范，我们就是在模拟硬件

* • To provide inputs to the simulated circuit, we use software (simulation driver) 为了向模拟电路提供输入，我们使用软件（模拟驱动程序）
* • Purpose: convert inputs and outputs between a readable textual form and the internal signal representations needed by the circuit 目的：在可读的文本形式和电路所需的内部信号表示之间转换输入和输出

Form of a simulation driver 模拟驱动程序的形式

* – Function definition: arguments to the driver 函数定义：驱动程序的参数
* – Input section: extract signals from readable inputs 输入部分：从可读输入中提取信号
* – Circuit section: apply the circuit to its inputs, generating its outputs 电路部分：将电路应用于其输入，生成其输出
* – Output section: format the output signals to produce text 输出部分：格式化输出信号以生成文本

## Test data

Test data is a list of lists of numbers

– Each sublist provides inputs for one clock cycle

• Good practices

* – Lay out the data neatly with column headings 用列标题整齐地排列数据
* – Include the expected output 用列标题整齐地排列数据

• Designing good test data 设计良好的测试数据

* – Include some normal cases
* – Include some corner cases
* – Would you trust a system that has been tested with your data?
* – Would you accept the product from an engineer based on your test data?

## 驱动形式：Simulation driver: general form

![](/static/2021-10-19-06-48-18.png)

 # 例子

## and2 gate

![](/static/2021-10-19-07-33-40.png)

## mux1

![](/static/2021-10-19-18-34-17.png)

driver

![](/static/2021-10-19-18-38-19.png)

## 双向位移寄存器bsr4: bidirectional shift register

![](/static/2021-10-19-18-41-17.png)

bsr4

![](/static/2021-10-19-18-42-54.png)
![](/static/2021-10-19-18-53-24.png)
![](/static/2021-10-19-19-08-36.png)
![](/static/2021-10-19-19-09-48.png)

* bsr4

bsr6

![](/static/2021-10-19-18-44-13.png)

## bsrx

![](/static/2021-10-19-18-49-51.png)

# ========

# Interfaces and types:Circuit Specification

The type declaration of a circuit describes its interface, in particular… 电路的类型声明描述了它的接口，特别是……

* – how signals are represented 信号是如何表示的
* – how many inputs it takes, and how they are structured 它需要多少输入，以及它们的结构
* – how many outputs it produces, and how they are structured 它产生多少输出，以及它们的结构
* – the size parameters, if any 尺寸参数，如果有的话
* – the building block circuits, if any 模块电路，如果有的话

If you try to plug the wrong number of signals into a circuit 如果您尝试将错误数量的信号插入电路

* – You will get a type error message 您将收到类型错误消息

# 类型声明表示：Form of a type declaration

![](/static/2021-10-19-19-28-13.png)

![](/static/2021-10-19-20-01-01.png)

# 信号类约束：signal class constraint

![](/static/2021-10-19-20-03-59.png)

Bit a => means “for an arbitrary type a, provided that a is in the set of types that can represent a bit signal“ Bit a => 表示“对于任意类型 a，前提是 a 在可以表示位信号的类型集中“

CBit a => means “for an arbitrary type a, provided that a is in the set of types that can represent a clocked synchronous bit signal” CBit a => 表示“对于任意类型 a，只要 a 在可以表示时钟同步位信号的类型集合中”

So, a is the type variable to represent the signal type 所以，a是表示信号类型的**类型变量**

The choice of a specific signal type will be made by the simulation driver 特定信号类型的选择将由仿真驱动程序进行

# 命名规范：Naming Conventions

![](/static/2021-10-19-20-05-55.png)

* • By convention, a bit signal is indicated by the signal type a 按照惯例，位信号由信号类型 a 表示
* • The scope of a is the type statement a 的作用域是类型语句
* • Then you can have a signal named a in the circuit definition without confusion 然后你可以在电路定义中有一个名为 a 的信号而不会混淆

# 输入输出类型：Input and output types

![](/static/2021-10-19-20-07-46.png)

## Hydra容器：Containers

![](/static/2021-10-19-20-09-51.png)

* a - 1 bit
* [a] - several bit i.e. 1 word
* (a,a) - pairs of 1 bit,,就要提供两个1bit信号
* [(a,a)] - 提供一个字，这个字由多个(a,a)组成，，即多个一对1bit信号组成
  * 这玩意，本来是两个字,[x],[y]。每个字n个bit
  * 用tuple把他们每位单独组合起来，最后形成一个字，就不用写成两个分开的字。[(x0,y0), (x1,y1)]
* **简化描述， 分组通常有助于简化符号并使规范更具可读性。** - Grouping is often helpful just to simplify the notation and to make specifications more readable.
  * 比如rippleadd4, 4对data input - `[(a,a)]`，，不然得写4次？
    * (a,a)->(a,a)->(a,a)->(a,a)
  * 输入的话，由自己决定，，
    * 当您设计具有多个输入信号的电路时，您可以决定是将它们**视为单独的参数（每个参数后跟一个箭头 ->）还是作为元组或word的单个参数**。但是，如果您使用的是已经指定的电路，则需要遵循其规格中使用的类型。 When you are designing a circuit with several input signals, you can decide whether to treat them as separate arguments (each followed by an arrow ->) or as a single argument which is a tuple or word. However, if you are using a circuit that has already been specified, you need to follow the type used in its specification.
  * 当电路有多个输出时，别无选择——**输出信号必须收集到一个元组或一个字中**。这样做的原因是底层函数式语言要求**每个函数都有一个结果**。这并不限制我们表达复杂电路的能力；它只是意味着我们需要使用元组或单词。 When a circuit has several outputs, there is no choice—the output signals must be collected into a tuple or a word. The reason for this is that the underlying functional language requires that each function has one result. This does not limit our ability to express complex circuits; it simply means that we need to use tuples or words.
* 注意，**tuple**通常用来分组可能不相关的信号，index没特别意义
* **word**通常规定了特定bit位置的信号值，通常用来组合形成一个二进制数

### Nested Containers

![](/static/2021-10-19-20-14-47.png)
![](/static/2021-11-01-23-07-07.png)

## Tuples

![](/static/2021-10-19-20-27-55.png)

## 多输出：Circuits with severral outputs

![](/static/2021-10-19-20-33-15.png)

# Words

![](/static/2021-10-19-20-35-00.png)

Have a regular structure and their elements can be accessed by indexing 有一个规则的结构，它们的元素可以通过索引访问

* 形成binary nUmber

## Word size

![](/static/2021-10-19-20-40-58.png)

## Accessing parts of words with a pattern

![](/static/2021-10-19-20-44-34.png)

* 只适用于pattern中元素个数，与字中元素数匹配

## 拼接：Concatenation

![](/static/2021-10-19-20-45-53.png)

## 索引：Indexing an element of a word

![](/static/2021-10-19-21-57-06.png)

## 字节顺序：Big Endian and Little Endian

Notations are always somewhat arbitrary!

You can number bits in a word increasing from the left (big endian), or from the right (little endian) 您可以从左（大端）或从右（小端）增加字中的位数

* – Starting from 0, or starting from 1 从 0 开始，或从 1 开始

Hydra numbers the bit positions from left to right (big endian), starting from 0 **Hydra 从左到右（大端）对位位置进行编号，从 0 开始**

A common convention (not used in Hydra) is to mix the two notations in the same specification and let the reader guess which one is everywhere 一个常见的约定（在 Hydra 中未使用）是在同一规范中混合使用两种符号，让读者猜测是哪一个

# 字提取：Fields

![](/static/2021-10-20-00-17-03.png)

The **field operator** extracts part of a word **提取字的部分**

* Again this is “meta notation", not a circuit

`field w i k` gives the word consisting of the portion of w starting at index i and continuing for `k` elements

Example: `ir` is the instruction register, a 16-bit word, and `ir_sa` is a field within an instruction

* ir_sa = field ir 8 4

It is an error to specify a field that is not within the word

* Example: ir_sa = field ir 14 4

# 字的列表表示：List notation for words

![](/static/2021-10-20-00-29-48.png)

A word can be either

* – Empty: written [], which contains no bits at all
* – Nonempty: which has the form (x:xs), where x is the initial bit and xs is a word comprising the rest of the bits

The ( `:` ) operator is useful to attach a singleton x onto a word xs

* – Example: If xs = [p,q,r,s], then x:xs = [x,p,q,r,s]

Also to give a separate name to the first bit, and to all the rest of a word w

* – Example: If w = [a,b,c,d,e], to use the name x to refer to the first bit (i.e. a) and xs to refer to the rest (i.e. [b,c,d,e]), then write (x:xs) = w

# (design) Patterns

![](/static/2021-10-20-00-44-28.png)

Since words are treated as lists, you can use Haskell's list operations on them

* Normally we use (`++`), (`!!`), `field` and (`:`) operators

The (`:`) operator is also useful for defining “design patterns“ structured circuits (`:`) **运算符也可用于定义“设计模式”结构化电路**

* Since (x:xs) is a pattern giving names to components of a structure **因为 (x:xs) 是一种模式，为结构的组件提供名称**

Similarly a circuit input can be written as (x:xs) 类似地，电路输入可以写为 (x:xs)

* Sometimes done in the recursive case of the definition of a design pattern **有时在设计模式定义的递归情况下完成**

Note that the parentheses in (x:xs) are just for grouping **请注意，(x:xs) 中的括号仅用于分组**

* So, the ”:” operator gets the right precedence 因此，“:”运算符获得了正确的优先级
* 之前`()`可能表示container

# 电路生成器：Circuit generators

Often we won't describe every component “by hand" 通常我们不会“手工”描述每个组件

We can use circuit generators, that is, algorithms that create the circuit 我们可以使用电路生成器，即创建电路的算法

The simplest type is a generic circuit that works for any word size 最简单的类型是适用于任何字大小的通用电路

* We look at examples of generic circuits defined using a circuit generator 我们看一下使用电路生成器定义的通用电路的例子
* Later we'll look at how to use the generators 稍后我们将看看如何使用生成器
* And even later, we'll see how to define new circuit generators 甚至稍后，我们将看到如何定义新的电路生成器

## 反转字中的所有位：Inverting all the bits in a word

![](/static/2021-10-20-00-55-32.png)

The circuit winv4 takes a 4-bit word and inverts each of its bits

You can use winv4 x if x is a 4-bit word, but not if it's an 8 or 16 bit word

The generic circuit winv works for any word size, and it's defined using a circuit generator called map

---

How does a circuit generator work? 怎么电路生成器生成？

![](/static/2021-10-20-01-02-09.png)

* `winv4` - 4-bit word inverter 4bit字反相器
* `winv` 生成nbit字反相器

# 计算多位和/或：Calculating the and/or of many bits

![](/static/2021-10-20-01-24-52.png)

# 4 位纹波进位加法器:4-bit ripple carry adder: schematic diagram

## 4-bit ripple carry adder: specification

![](/static/2021-10-20-01-28-35.png)

# 通用 n 位纹波进位加法器: Generic n-bit ripple carry adder

使用电路生成器

![](/static/2021-10-20-01-36-27.png)

The rippleAdd circuit is similar to rippleAdd4, but works on all word sizes 波纹添加电路类似于波纹添加4，但适用于所有字长

It's defined using a very powerful generator called mscanr 它是使用一个非常强大的生成器定义的，称为 mscanr

At circuit generation time, the generator measures the sizes of its input words, and then it constructs a circuit with the right number of full adders, and automatically does all the wiring 在电路生成时，生成器测量其输入字的大小，然后用正确数量的全加器构建一个电路，并自动完成所有接线

Notice that rippleAdd is equivalent to an infinite set of definitions 请注意，rippleAdd 等价于一个无限的定义集

* rippleAdd0, rippleAdd1, rippleAdd2, rippleAdd3, …, rippleAdd64, …,

Yet the definition of rippleAdd is far simpler than e.g. rippleAdd4 然而，rippleAdd 的定义远比 e.g. 简单得多。rippleAdd4

# Times

Programmers talk about two “times" involved in running a program 程序员谈论运行程序涉及的两个“时间”

* (1) Compile time
* (2) Run time

This makes a real difference

* An error message at compile time is very different from a crash at run time 编译时的错误消息与运行时的崩溃非常不同

---

电路设计/Hydra中，four “times"

* (1) Model transformation time 模型转换时间
* (2) Circuit generation time 电路生成时间
* (3) Circuit compilation time 电路编译时间
* (4) Runtime (simulator execution time) 运行时间（模拟器执行时间）
* And to get real hardware (5)
  * Netlist/layout generation time, Fabrication time, running the HW circuit 网表/布局生成时间、制造时间、运行硬件电路