-- VHDL test case input
(ex1 => 2, ex2 | ex3 => 5)
