$date
	Sun Oct 23 01:56:13 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#924423
b100 !
1"
#924426
b100 &
b100 %
1$
#924427
0"
#924430
b10 &
b10 %
#924434
b1 &
b1 %
1#
#924438
b0 &
0#
b0 %
0$
#1918807
b11110 !
1"
#1918810
b11110 &
b11110 %
1$
#1918811
0"
#1918814
b1111 &
b1111 %
#1918818
b101110 &
b101110 %
#1918822
b10111 &
b10111 %
#1918826
b1000110 &
b1000110 %
#1918830
b100011 &
b100011 %
#1918834
b1101010 &
b1101010 %
#1918838
b110101 &
b110101 %
#1918842
b10100000 &
b10100000 %
#1918846
b1010000 &
b1010000 %
#1918850
b101000 &
b101000 %
#1918854
b10100 &
b10100 %
#1918858
b1010 &
b1010 %
#1918862
b101 &
b101 %
#1918866
b10000 &
b10000 %
#1918870
b1000 &
b1000 %
#1918874
b100 &
b100 %
#1918878
b10 &
b10 %
#1918882
b1 &
b1 %
1#
#1918886
b0 &
0#
b0 %
0$
#2934477
b1 !
1"
#2934478
b1 &
b1 %
1$
#2934479
0"
#2934482
1#
#2934486
b0 &
0#
b0 %
0$
#4500012
