## Historical Perspectives and References

> ##历史观点和参考

As architects experiment with DSAs, knowing architecture history may help. There are likely older architecture ideas that were unsuccessful for general-purpose computing that could nevertheless make eminent sense for domain-specific archi- tectures. After all, they probably did some things well, and either they might match your domain, or, conversely, your domain might omit features that were challenges for these architectures. For example, both the Illiac IV (Barnes et al., 1968) from the 1960s and the FPS 120a (Charlesworth, 1981) from the 1970s had two- dimensional arrays of processing elements, so they are proper ancestors to the TPU and Paintbox. Similarly, while VLIW architectures of the Multiflow (Rau and Fisher, 1993) and Itanium (Sharangpani and Arora, 2000) were not commer- cial successes for general-purpose computing, Paintbox does not have the erratic data cache misses, unpredictable branches, or large code footprint that were diffi- cult for VLIW architectures.

> 当建筑师对 DSA 进行实验时，了解建筑历史可能会有所帮助。对于通用计算而言，可能有一些较旧的体系结构思想，但对于特定于领域的档案构造而言，这可能是显而易见的。毕竟，他们可能做得很好，要么可能与您的域相匹配，或者相反，您的域可能会忽略这些架构挑战的功能。例如，1960 年代的 Illiac IV（Barnes 等，1968）和 FPS 120a（Charlesworth，1981 年）的 1970 年代都有两维处理元素的阵列，因此它们是 TPU 和 Paintbox 的合适祖先。同样，虽然 Multiflow（Rau 和 Fisher，1993）和 Itanium（Sharangpani 和 Arora，2000 年）的 VLIW 体系结构并不是通用计算的商业成功，但 Paintbox 没有不稳定的数据缓存，不可预测的分支，或不可预测的分支机构，或者大型代码足迹很难进行 VLIW 架构。

Two survey articles document that custom neural network ASICs go back at least 25 years (Ienne et al., 1996; Asanovi´c, 2002). For example, CNAPS chips contained a 64 SIMD array of 16-bit by 8-bit multipliers, and several CNAPS chips could be connected together with a sequencer (Hammerstrom, 1990). The Synapse-1 system was based on a custom systolic multiply-accumulate chip called the MA-16, which performed sixteen 16-bit multiplications at a time (Ramacher et al., 1991). The system concatenated MA-16 chips and had custom hardware to do activation functions.

> 两篇调查文章记录了自定义神经网络 ASIC 至少可以追溯到 25 年（Ienne 等，1996; Asanovi´c，2002）。例如，CNAPS 芯片包含 64 位 16 位乘以 8 位乘数的 SIMD 阵列，并且可以将几个 CNAPS 芯片与序列连接在一起（Hammerstrom，1990）。Synapse-1 系统基于一种称为 MA-16 的自定义收缩多元蓄电芯片，该芯片一次进行了 16 次 16 位乘法（Ramacher 等，1991）。该系统串联了 MA-16 芯片，并具有自定义的硬件来执行激活功能。

Twenty-five SPERT-II workstations, accelerated by the T0 custom ASIC, were deployed starting in 1995 to do both NN training and inference for speech recog- nition (Asanovi´c et al., 1998). The 40-MHz T0 added vector instructions to the MIPS instruction set architecture. The eight-lane vector unit could produce up to sixteen 32-bit arithmetic results per clock cycle based on 8-bit and 16-bit inputs, making it 25 times faster at inference and 20 times faster at training than a SPARC- 20 workstation. They found that 16 bits were insufficient for training, so they used two 16-bit words instead, which doubled training time. To overcome that draw- back, they introduced “bunches” (batches) of 32–1000 data sets to reduce time spent updating weights, which made it faster than training with one word but no batches.

> 从 T0 Custom ASIC 加速的 25 个 SPERT-II 工作站从 1995 年开始部署，以进行 NN 培训和言语化合物的推断（Asanovi´c 等，1998）。40 MHz T0 将向量指令添加到 MIPS 指令集体系结构中。根据 8 位和 16 位输入，八车道矢量单元的每个时钟周期最多可产生 16 位 32 位算术结果，在推理时的 25 倍，在训练时比 SPARC-20 Workstation 快 20 倍。他们发现 16 位不足以进行培训，因此他们使用了两个 16 位单词，这使训练时间翻了一番。为了克服该抽签，他们引入了 32-1000 个数据集的“束”（批次），以减少更新权重的时间，这使其比用一个单词训练但没有批量训练更快。

We use the phrase _Image Processing Unit_ for Paintbox to identify this emerg- ing class of processor, but this is not the first use of the term. The earliest use we can find is 1999, when the Sony Playstation put the name on a chip that was basically an MPEG2 decoder (Sony/Toshiba, 1999). In 2006, Freescale used IPU to name part of the i.MX31 Applications Processor, which is closer to the more generic way we interpret it (Freescale as part of i.MX31 Applications Processor, 2006).

> 我们使用 thrase _ Image 处理单元_ for Paintbox 来识别此出现的处理器类别，但这不是该术语的首次使用。最早的用途是 1999 年，当时索尼 Playstation 将名称放在基本上是 MPEG2 解码器的芯片上（Sony/Toshiba，1999 年）。在 2006 年，Freescale 使用 IPU 来命名 I.MX31 应用程序处理器的一部分，该处理器更接近我们解释它的更通用方式（作为 I.MX31 应用程序处理器的一部分，Freescale，2006 年）。
