##### Environment Variables #####
ADDITIONAL_PRE_TOOLS = fdk
ADF_REGR_SUITE = /p/fdkgt/adf_qa/nightly_adf_kit_build_regr/adf_nightly_regr_repo_clone/system
AFDK_REPO = /p/fdkgt/FDK73/git_repos/afdk73_kit
APACHEDA_LICENSE_FILE = 1881@apacheda01.elic.intel.com:1881@apacheda02.elic.intel.com
ARCH = suse64
ATRENTA_LICENSE_FILE = 7595@plxs0405.pdx.intel.com:7595@irslic002.ir.intel.com
BDA_LICENSE_FILE = 5290@plxs0404.pdx.intel.com
CAD_ROOT = /p/foundry/eda/em64t_SLES11
CDS_LIC_FILE = 5280@cadence11p.elic.intel.com:5280@plxs0419.pdx.intel.com:5280@plxs0411.pdx.intel.com:5280@cadence03p.elic.intel.com:5280@cadence01p.elic.intel.com
CD_SNPSLMD_LICENSE_FILE = 26586@plxs0412.pdx.intel.com:26586@fmylic36c.fm.intel.com
DISKC = .
DR_CPYDB = 
DR_USENDG = NO
DW_ROOT = /p/foundry/eda/em64t_SLES11/iccompiler/J-2014.09-SP1/dw
EC_ENV_HOME = /usr/intel/common/pkgs/eclogin/1.0
EC_ENV_PROJ = default
EC_ENV_ROOT = /usr/intel/common/pkgs/eclogin/1.0
EC_OU = ch
EC_SITE = ch
EC_SITECODE = AZ
EC_UNAME = Linux_3.0.51-0.7.9-default_x86_64
EDITOR = /bin/vi
EDXACT_LICENSE_FILE = 6480@plxs0409.pdx.intel.com
ENV_CORE_ROOT = /p/foundry/fdk-env/env-core/15ww13a
ENV_PROJECT = adf73
ENV_TOOLS_ROOT = /p/foundry/fdk-env/env-tools/15ww13a
FDK_DIR = /p/fdkgt/adf_qa/nightly_adf_kit_build_regr/builds_regr/nightly/1273/dot3/synopsys/2015-03-31/kit/afdk73_kit_s/
FDK_DOTPROC = 3
FDK_MODE = qa
FDK_NAME = adf733_r1.7_s
FDK_PRIMLIB_NAME = fdk73p3prim
FDK_TECHLIB_NAME = fdk73p3tech
FENIXLMD_LICENSE_FILE = 6969@plxs0419.pdx.intel.com
FMHOME = /p/foundry/eda/em64t_SLES11/iccompiler/J-2014.09-SP1/viewer
FM_FLS_AUTO = /p/foundry/eda/em64t_SLES11/iccompiler/J-2014.09-SP1/viewer/fminit/fm_fls_auto
FM_FLS_HOST = localhost
FVWM_USERDIR = /nfs/site/home/spalutla
GROFF_NO_SGR = yes
GROUP = eng
HAO_CELL_SIZE_AUTO_EXPLODE = 0
HAO_POST_VCELL_EXPLODE_CELL_SIZE = 0
HOME = /nfs/site/home/spalutla
HOST = chlr16420
HOSTNAME = chlr12738.ch.intel.com
HOSTTYPE = x86_64-linux
ICFENV_META = /p/foundry/fdk-env/way-back/adf73/spalutla/15ww14.2/15ww14.2-puye12738-18337.yaml
ICV_DISABLE_RUNSET_CACHE = 
ICV_HOME_DIR = /p/foundry/eda/em64t_SLES11/icvalidator/J-2014.06-SP2-1
ICV_INCLUDES = /p/foundry/eda/em64t_SLES11/icvalidator/J-2014.06-SP2-1/include
ICV_RSH_COMMAND = /usr/bin/ssh
ICWBEV_USER = ICV
INFOPATH = /usr/intel/pkgs/info/LATEST
INTEL_ASIC = /p/fdkgt/adf_qa/nightly_adf_kit_build_regr/builds_regr/nightly/1273/dot3/synopsys/2015-03-31/kit/afdk73_kit_s/
INTEL_HALO = /p/fdk/fdk73/builds/halo733_r1.7
INTEL_PDK = /p/fdk/fdk73/builds/pdk733_r1.7
INTEL_PDK_VER = 47
INTEL_STDCELLS = /p/fdk/fdk73/builds/stdcells/stdcell733_d.0.0
INTEL_STDCELLS_MISC = /p/fdk/fdk73/builds/stdcells/stdcell733_d.0.0_misc
INTEL_TIC = /p/fdk/fdk73/builds/tic733_r1.7
IWRAPPER_DEPTH = 0,1427788510
KIT_CONFIG = /p/fdk/fdk73/env/kits/adf733_r1.7_s
KIT_CONFIG_ROOT = /p/fdk/fdk73/env/kits
KIT_MODE = qa
KIT_NAME = adf733_r1.7_s
KIT_TYPE = adf
LC_ALL = C
LESS = -M -I -R
LESSCLOSE = lessclose.sh %s %s
LESSKEY = /etc/lesskey.bin
LESSOPEN = lessopen.sh %s
LESS_ADVANCED_PREPROCESSOR = no
LMC_HOME = 
LM_LICENSE_FILE = 26586@plxs0412.pdx.intel.com:26586@plxs0413.pdx.intel.com:26586@plxs0414.pdx.intel.com:26586@plxs0415.pdx.intel.com:26586@fmylic36a.fm.intel.com:26586@fmylic36c.fm.intel.com:26586@ilic2004.iil.intel.com:26586@ilic2005.iil.intel.com:26586@pgllic12.png.intel.com:26586@synopsys20p.elic.intel.com:26586@irslic003.ir.intel.com
LM_PROJECT = CIAF
LOGNAME = spalutla
MACHTYPE = x86_64
MAIL = /var/spool/mail/spalutla
MANPATH = /usr/intel/man:/usr/share/man:/usr/local/man:/usr/man:/opt/lsb/man:/opt/quest/man:/usr/intel/man:/usr/share/man:/usr/local/man:/stor/common/man:/usr/man:/opt/lsb/man:/opt/quest/man
MGLS_LICENSE_FILE = 1717@plxs0409.pdx.intel.com:1717@ilic2003.iil.intel.com:1717@irsumglic001.ir.intel.com
MLM_LICENSE_FILE = 1707@plxs0404.pdx.intel.com
MODEL = adf733_r1.7_s
MORE = -sl
MYSQL_HISTFILE = /dev/null
MY_PROJECT = fdk73
NBCLASS = SLES11_EM64T_16G
NBM_ID = 
NBPOOL = ch_vp
NBQSLOT = /ciaf/fdk
NNTPSERVER = news.intel.com
OS = linux
OSTYPE = linux
OVERRIDE_WORK_DIR = /p/fdk/gwa/spalutla/fdk73/work/p3
PAGER = less
PATH = /p/foundry/eda/em64t_SLES11/icvalidator/J-2014.06-SP2-1/bin/EM64T_SUSE64:/p/foundry/eda/em64t_SLES11/iccompiler/J-2014.09-SP1/bin:/p/foundry/env/bin:/p/foundry/fdk-env/env-core/15ww13a/bin:/p/foundry/fdk-env/env-core/15ww13a/isobin:/p/foundry/env/bin:/usr/intel/bin:/bin:/usr/bin:.:/usr/sbin:/usr/bin/X11:/usr/X11R6/bin:/usr/local/bin:/usr/local/adm/bin:/stor/common/bin:/p/foundry/env/pkgs/megatest/bin
PDSWORKROOT = /tmp/spalutla_fdkex_51074
PHYSOPT_NEW_MEDIUM_EFFORT_CONGESTION = TRUE
PROJECT = fdk73
PROJECT_ITOOLS = /p/foundry/fdk-env/env-core/15ww13a/data/itools/em64t_SLES11.itools
PROJ_SKILL = TBD
PS_HWPC = OFF
PWD = /p/fdkgt/adf_qa/nightly_adf_kit_build_regr/builds_regr/nightly/1273/dot3/synopsys/2015-03-31/runs/d04/fdkex_SCAN/apr
PYTHONHOME = /usr/intel/pkgs/python/3.3.2
PYTHONPATH = 
REMOTEHOST = 
RP_CONGMAP_USE_MESH = true
RTLD_DEEPBIND = 0
SAVE_SNPSLMD_LICENSE_FILE = 26586@plxs0412.pdx.intel.com:26586@plxs0413.pdx.intel.com:26586@plxs0414.pdx.intel.com:26586@plxs0415.pdx.intel.com:26586@fmylic36a.fm.intel.com:26586@fmylic36c.fm.intel.com:26586@ilic2004.iil.intel.com:26586@ilic2005.iil.intel.com:26586@pgllic12.png.intel.com:26586@synopsys20p.elic.intel.com:26586@irslic003.ir.intel.com
SETUP_EGROUP = fdk73
SETUP_PROMPT = adf733_r1.7_s/default [%h] >
SHELL = /bin/sh
SHLVL = 4
SKIP_FDK_PRESETUP = 1
SNPSLMD_LICENSE_FILE = 26586@plxs0412.pdx.intel.com:26586@plxs0413.pdx.intel.com:26586@plxs0414.pdx.intel.com:26586@plxs0415.pdx.intel.com:26586@fmylic36a.fm.intel.com:26586@fmylic36c.fm.intel.com:26586@ilic2004.iil.intel.com:26586@ilic2005.iil.intel.com:26586@pgllic12.png.intel.com:26586@synopsys20p.elic.intel.com:26586@irslic003.ir.intel.com
SNPS_ICC_HOME = /p/foundry/eda/em64t_SLES11/iccompiler/J-2014.09-SP1
SNPS_SYSTYPE = EM64T_SUSE64
STATIC_EQUATED_NETS = 0
SYNOPSYS = /p/foundry/eda/em64t_SLES11/iccompiler/J-2014.09-SP1
SYNOPSYS_SYN_PATH_PROFILER = 1
SYNOPSYS_SYSTYPE = EM64T_SUSE64
SYNOPSYS_TRACE = 
SYNOPSYS_USE_CORE_OBJECT_FOR_SIGNATURE = 0
TVLIST = /p/fdk/fdk73/env/kits/adf733_r1.7_s/kit.14.em64t_SLES11.tv
TZ = MST7
UPF_REVISION = x1r3
USER = spalutla
USER_ITOOLS = /nfs/site/home/spalutla/.itools
VENDOR = unknown
WORK_AREA_ROOT_DIR = /tmp/spalutla_fdkex_51074
XCURSOR_THEME = Industrial
__NB_CLASS = SLES11_EM64T_16G && 1C
__NB_CLASSRESERVATION = frm=4096,memory=16,cores=1
__NB_JOBID = ch_vp.742175193
__NB_LOG_FILE = /p/fdkgt/adf_qa/nightly_adf_kit_build_regr/builds_regr/nightly/sysLog/2015-03-31/runADFTestDesign.sh_1273_dot3_d04_synopsys_fdkex_SCAN.log
__NB_POOL = ch_cpc
__NB_QSLOT = share/ciaf/fdk
__NB_QUEUE = tapein
__NB_SUBMIT_PWD = /nfs/ch/disks/ch_home_disk001/spalutla
__NB_TIMES_RESTARTED = 0
__NB_USER_LOG_FILE = /p/fdkgt/adf_qa/nightly_adf_kit_build_regr/builds_regr/nightly/sysLog/2015-03-31/runADFTestDesign.sh_1273_dot3_d04_synopsys_fdkex_SCAN.log
adfType = d04
dotP = dot3
icc_enable_mw_based_bounds_and_va_ui = TRUE
machine = iAlinux.3.0
 
##### Flow Related Variables #####
APR_SCRIPTS          = "/p/fdkgt/adf_qa/nightly_adf_kit_build_regr/builds_regr/nightly/1273/dot3/synopsys/2015-03-31/kit/afdk73_kit_s//asicflows/synopsys/apr/"
COMMON_SCRIPTS       = "/p/fdkgt/adf_qa/nightly_adf_kit_build_regr/builds_regr/nightly/1273/dot3/synopsys/2015-03-31/kit/afdk73_kit_s//asicflows/synopsys/common/"
DW_lp_op_iso_mode    = "NONE"
HIERARCHY_DELIMITER  = "/"
ICV_MFILL_FOR_ICC    = "1"
INTEL_2X_DECAP_CELLS = "d04dcp00wdz64"
INTEL_ACTIVITY_FILE  = ""
INTEL_ADR_CONFIG_FILE = "/p/fdk/fdk73/builds/pdk733_r1.7/runsets/adr/adr.cfg"
INTEL_ADR_LOOPS      = "5"
INTEL_ADR_RELEASEPATH = "/p/fdk/fdk73/builds/pdk733_r1.7/runsets/adr"
INTEL_ADR_RUNSET_FILE = "/p/fdk/fdk73/builds/pdk733_r1.7/runsets/adr/adr.rs"
INTEL_ADR_USER_DEF_OPT = "-I . -I /nfs/ch/disks/icf_fdk_regression001/nightly_adf_kit_build_regr/builds_regr/nightly/1273/dot3/synopsys/2015-03-31/runs/d04/fdkex_SCAN/apr/adr_work/adr_control/ -I /p/fdk/fdk73/builds/pdk733_r1.7/runsets/adr/ -I /p/fdk/fdk73/builds/pdk733_r1.7/fill/icv/uin/d04/"
INTEL_ANALYSIS_TYPE  = "bc_wc"
INTEL_ANTENNA_DIODE  = "d04gnc01lnz00"
INTEL_AOCVM_TABLE    = "<array?>"
INTEL_AON_POWER      = "<array?>"
INTEL_APR_STEPS      = "import_design floorplan place post_place cts route post_route adr fill"
INTEL_APR_SUBSTEPS   = "<array?>"
INTEL_AREA_CRITICAL_RANGE = "not_set"
INTEL_ASIC           = "/p/fdkgt/adf_qa/nightly_adf_kit_build_regr/builds_regr/nightly/1273/dot3/synopsys/2015-03-31/kit/afdk73_kit_s/"
INTEL_BONUS_GATEARRAY_CELLS = "d04bar00nnz64 d04bar00nnz32 d04bar01nnz16 d04bar01nnz08 d04bar01nnz04"
INTEL_CLK_OPT_CMD    = "clock_opt -only_cts -no_clock_route -power"
INTEL_CMAX_DEFAULT_PERIOD = "1500.00"
INTEL_CMAX_LUT       = "/p/fdk/fdk73/builds/stdcells/stdcell733_d.0.0/erc/stdcell73_3x1r6u1_d04_rv_allfreq.csv"
INTEL_CONGESTION_OPTIMIZE = "0"
INTEL_CRITICAL_RANGE = "2000"
INTEL_CTS_ADVANCED_DRC_FIXING = "true"
INTEL_CTS_CELLS_DEFAULT = "d04gbf00nd0* d04gin00nd*"
INTEL_CTS_CELLS_DELAY_INSERT = "d04gbf10nd* d04gbf20nd* d04gbf30nd* d04gin20nd*"
INTEL_CTS_CELLS_SIZE = "d04gbf00nd0* d04gin00nd* d04cgc01nd* d04cgc03nd*                           d04cgc00nd* d04cgc02nd* d04cgm22nd*                           d04gan10nd* d04gan20nd*                           d04gan30nd* d04gan40nd*                           d04gmx22nd* d04gna00nd*                           d04gna02nd* d04gno00nd*                           d04gno02nd* d04gor00nd*"
INTEL_CTS_CELL_BOUNDARY = "d04gbf00nd0h0"
INTEL_CTS_LEAF_MAX_LAYER = "m7"
INTEL_CTS_LEAF_MIN_LAYER = "m6"
INTEL_CTS_MAX_FANOUT = "24"
INTEL_CTS_MAX_ROUTING_LAYER = "<array?>"
INTEL_CTS_MIN_ROUTING_LAYER = "<array?>"
INTEL_CTS_NDR_RULE   = "<array?>"
INTEL_CTS_NETS       = ""
INTEL_DDC            = "0"
INTEL_DECAP_CELLS    = "d04dcp00wnz08 d04dcp00wnz04"
INTEL_DELAY_CELL_LIST = "d04bfn11wn* d04bfn12wn* d04bfn13wn*"
INTEL_DESIGN_HEIGHT  = "303.24"
INTEL_DESIGN_NAME    = "fdkex"
INTEL_DESIGN_WIDTH   = "302.4"
INTEL_DFM_MAX_FILL_LAYER = "m9"
INTEL_DFM_RELEASE_DIR = "/p/fdk/fdk73/builds/pdk733_r1.7/fill/icv"
INTEL_DFM_UIN_DIR    = "/p/fdk/fdk73/builds/pdk733_r1.7/fill/icv/uin/d04"
INTEL_DFM_WRITE_MW_OUTPUT = "true"
INTEL_DFM_ZONE_VIA_FILL = "true"
INTEL_DIST_BTW_SPARE_KITS = "30"
INTEL_DMSA_CLOCKS    = ""
INTEL_DMSA_CONSTRAINTS = "<array?>"
INTEL_DMSA_CURRENT_SCENARIOS = ""
INTEL_DMSA_SDC       = "<array?>"
INTEL_DMSA_SPEF      = "<array?>"
INTEL_DMSA_VARS      = "func max psss 0.9v 125.00c                                scan_shift max psss 0.9v 125.00c                                scan_capture max psss 0.9v 125.00c                                func min pfff 1.025v 0.00c                                scan_shift min pfff 1.025v 0.00c                                scan_capture min pfff 1.025v 0.00c                                func power pfff 1.025v 0.00c                                func power psss 1.025v 105.00c"
INTEL_DMSA_VT        = "ln nn wn"
INTEL_DYNAMIC_POWER  = "0"
INTEL_ECO_TYPE       = "0"
INTEL_ENABLE_AOCVM   = "0"
INTEL_ENABLE_CLOCK_NDR = "1"
INTEL_ENABLE_CLOCK_SPACING = "1"
INTEL_FLIP_FIRST_ROW = "0"
INTEL_FP_INPUT       = ""
INTEL_GDS_OUT_LAYER_MAP = "/p/fdk/fdk73/builds/pdk733_r1.7/apr/icc//1273Milkyway2GdsLayerMap"
INTEL_GENERATE_ILM   = "0"
INTEL_ILM_ABS_TOL    = "200"
INTEL_ILM_PER_TOL    = "5"
INTEL_INCR_DETAIL_ROUTE_OPT_CMD = "route_zrt_detail -incremental true -max_number_iterations 45"
INTEL_INCR_ECO_DETAIL_ROUTE_CMD = "route_zrt_eco -open_net_driven true -reroute modified_nets_first_then_others; route_zrt_detail -incremental true"
INTEL_INCR_ROUTE_OPT_CMD = "route_opt -incremental -xtalk_reduction -power"
INTEL_INITIAL_DETAIL_ROUTE_CMD = "route_opt  -initial_route_only -stage detail"
INTEL_INPUTS_PATH    = "./inputs"
INTEL_INSERT_BONUS_GATE_ARRAY = "1"
INTEL_INSERT_CLOCKGATES = "1"
INTEL_INSERT_SCAN    = "1"
INTEL_INSERT_SPARE_KITS = "0"
INTEL_ISOCELL_PLACER = ""
INTEL_LAYER_PROMOTION = "0"
INTEL_LOCAL_FIDUCIAL_POSTROUTE_CELLS = "d04qfd02nnz00 d04qfd01ndz00"
INTEL_LOCAL_FIDUCIAL_PREPLACE_CELL = "d04qfd02ndz00"
INTEL_LOG_PATH       = "./logs"
INTEL_MACRO_RG_LIST  = "<array?>"
INTEL_MAX_OPCON      = "slow_1.00"
INTEL_MAX_PATHS      = "<array?>"
INTEL_MAX_PG_LAYER   = "m9"
INTEL_MAX_ROUTING_LAYER = "m8"
INTEL_MAX_TLUPLUS_EMUL_FILE = "/p/fdk/fdk73/builds/pdk733_r1.7/extraction/icc/techfiles/p1273_3x1r6.tttt.mfill.tluplus"
INTEL_MAX_TLUPLUS_FILE = "/p/fdk/fdk73/builds/pdk733_r1.7/extraction/icc/techfiles/p1273_3x1r6.tttt.tluplus"
INTEL_MCMM           = "0"
INTEL_MD_GRID_X      = "1.680"
INTEL_MD_GRID_Y      = "1.596"
INTEL_METAL_LAYERS   = "m2 m3 m4 m5 m6 m7 m8 m9"
INTEL_MIN_OPCON      = "fast_1.00"
INTEL_MIN_ROUTING_LAYER = "m0"
INTEL_MIN_ROUTING_LAYER_OVERRIDE = "<array?>"
INTEL_MIN_TLUPLUS_EMUL_FILE = "/p/fdk/fdk73/builds/pdk733_r1.7/extraction/icc/techfiles/p1273_3x1r6.tttt.mfill.tluplus"
INTEL_MIN_TLUPLUS_FILE = "/p/fdk/fdk73/builds/pdk733_r1.7/extraction/icc/techfiles/p1273_3x1r6.tttt.tluplus"
INTEL_MW_GROUND_NET  = "vss"
INTEL_MW_LIB         = "./mwdb"
INTEL_MW_POWER_NET   = "vcc"
INTEL_MW_TECH_FILE   = "/p/fdk/fdk73/builds/pdk733_r1.7/apr/icc//d04/p1273.tf"
INTEL_NO_INPUT_DIODE_PORTS = ""
INTEL_NWORST         = "<array?>"
INTEL_OUTPUTS        = "<array?>"
INTEL_OUTPUTS_PATH   = "./outputs"
INTEL_PLACE_CMD      = "place_opt -congestion -effort medium -optimize_dft"
INTEL_POST_CTS_OPT_CMD = "psynopt -only_hold_time"
INTEL_POST_PLACE_CMD = "psynopt -area_recovery -power -congestion"
INTEL_POWER_ANALYSIS = "avg"
INTEL_POWER_CRITICAL_RANGE = "not_set"
INTEL_POWER_PLAN     = "mesh_upf_1aosv"
INTEL_POWER_PLAN_TEMPLATE_NAMES = "<array?>"
INTEL_POWER_SP       = "0.3"
INTEL_POWER_SWITCH   = "<array?>"
INTEL_POWER_TR       = "0.2"
INTEL_PREPLACE_BONUSGATEARRAY_CELL = "d04bar00nnz64"
INTEL_PROCESS_NAME   = "p1273"
INTEL_PS_ALIGN_METAL_OFFSET = "<array?>"
INTEL_PS_ALIGN_METAL_PITCH = "<array?>"
INTEL_PS_CONNECT_CONFIG = "<array?>"
INTEL_PS_CONNECT_CORNER = "<array?>"
INTEL_PS_RIGHT_OFFSET = "0"
INTEL_PS_TOP_OFFSET  = "0"
INTEL_PS_X_PITCH     = "<array?>"
INTEL_PS_Y_PITCH     = "<array?>"
INTEL_PT_ERC_CHECK_ENABLE = "0"
INTEL_PV_FAST_ANALYSIS = "0"
INTEL_PV_MAX_MIN_LIB_PAIR = "<array?>"
INTEL_PV_MAX_OPCON   = "<array?>"
INTEL_PV_MIN_OPCON   = "<array?>"
INTEL_PV_SDC         = "<array?>"
INTEL_PWRGRID_PARAMS_AON = "<array?>"
INTEL_PWRGRID_PARAMS_PRIMARY = "<array?>"
INTEL_PWR_HOOKUP_ATTRIB = "/p/fdk/fdk73/builds/stdcells/stdcell733_d.0.0/utilities/d04_p1273.4_c.0_all_boundary_net_info.txt /p/fdk/fdk73/builds/stdcells/stdcell733_d.0.0_misc/utilities/d04_misc_p1273.4_c.0_all_boundary_net_info.txt"
INTEL_PWR_HOOKUP_CELLS_LIST = "*c04?????[^grx]???? *d04?????[^grx]????"
INTEL_PWR_HOOKUP_CELLS_LIST_XN = "*d04?????x????"
INTEL_PWR_HOOKUP_DH_BONUS_CELLS_LIST = "c04bfy??????? d04bfy???????"
INTEL_PWR_HOOKUP_GRID_COUNT = "4"
INTEL_PWR_HOOKUP_LAYERS = "vcn tcn gcn m0 v0 m1 v1"
INTEL_PWR_HOOKUP_REMOVAL_COMPATIBILITY = "1"
INTEL_RC_IGNORE_LAYERS = "m0 tm1"
INTEL_REPORTS        = "<array?>"
INTEL_REPORTS_PATH   = "./reports"
INTEL_ROUTE_TRACK_ASSIGN_CMD = "route_opt -stage track -effort medium -xtalk_reduction"
INTEL_RTL_VCD_MAP_FILE = ""
INTEL_RUN_STAGES     = "prelayout prects postlayout"
INTEL_RUN_TYPES      = "max min noise power"
INTEL_SAIF           = "0"
INTEL_SAIF_INSTANCE  = ""
INTEL_SAVE_WD        = "/nfs/ch/disks/icf_fdk_regression001/nightly_adf_kit_build_regr/builds_regr/nightly/1273/dot3/synopsys/2015-03-31/runs/d04/fdkex_SCAN/apr"
INTEL_SCAN_REPLACE_FLOPS = "1"
INTEL_SCRIPTS_PATH   = "./scripts"
INTEL_SCRIPTS_SEARCH_PATH = "./scripts                              /p/fdkgt/adf_qa/nightly_adf_kit_build_regr/builds_regr/nightly/1273/dot3/synopsys/2015-03-31/kit/afdk73_kit_s//asicflows/synopsys/apr/dot3/d04                              /p/fdkgt/adf_qa/nightly_adf_kit_build_regr/builds_regr/nightly/1273/dot3/synopsys/2015-03-31/kit/afdk73_kit_s//asicflows/synopsys/apr                              /p/fdkgt/adf_qa/nightly_adf_kit_build_regr/builds_regr/nightly/1273/dot3/synopsys/2015-03-31/kit/afdk73_kit_s//asicflows/synopsys/common/dot3/d04                              /p/fdkgt/adf_qa/nightly_adf_kit_build_regr/builds_regr/nightly/1273/dot3/synopsys/2015-03-31/kit/afdk73_kit_s//asicflows/synopsys/common"
INTEL_SDC_FILE       = "0"
INTEL_SLACK_LIMIT    = "<array?>"
INTEL_SPARE_CELLS    = "d04nan02ln0b5 d04nan02ln0c0 d04nan02ln0d0 d04non02ln0b5 d04non02ln0c0 d04non02ln0c5 d04inn00ln0a5 d04inn00ln0b5"
INTEL_SPEF_FILE      = "<array?>"
INTEL_SPG            = "0"
INTEL_STDCELL_BONUS_GATEARRAY_TILE = "bonuscore"
INTEL_STDCELL_CORE2H_TILE = "core2h"
INTEL_STDCELL_FILLER_CELLS = "d04spc00nnz03 d04spc00nnz02 d04spc00nnz01"
INTEL_STDCELL_FILLER_MODE = "decap"
INTEL_STDCELL_TILE   = "core"
INTEL_STDCELL_TILE_HEIGHT = "0.399"
INTEL_STEP_CURR      = "post_route"
INTEL_STRIP_PATH     = ""
INTEL_SYNOPSYS_PROGRAM_SUITE = "<array?>"
INTEL_SYN_STEPS      = "read_design read_constraints compile insert_dft inc_compile"
INTEL_SYN_SUBSTEPS   = "<array?>"
INTEL_TAP_CELL       = "d04tap02ldz05"
INTEL_TERM_LENGTH    = "m1 0.070 m2 0.084 m3 0.084 m4 0.084 m5 0.084 m6 0.160 m7 0.204 m8 0.274 m9 0.540"
INTEL_TIE_HIGH_CELL  = "d04tih00wnz00"
INTEL_TIE_LOW_CELL   = "d04til00wnz00"
INTEL_TLUPLUS_MAP_FILE = "/p/fdk/fdk73/builds/pdk733_r1.7/extraction/starrc/cmdfiles/asic.starrc.map"
INTEL_TOPO_DEF       = "0"
INTEL_UPF            = "0"
INTEL_UPF_POWER_NETS = "vss vcc"
INTEL_UPF_VERSION    = "1.0"
INTEL_VA_GROUND      = "<array?>"
INTEL_VA_POWER       = "<array?>"
INTEL_XN_LIBRARY     = "0"
INTEL_ZROUTE_FIX_ANTENNA = "1"
INTEL_ZROUTE_VIA_DBL = "1"
INTEL_halo_b_corner  = "fdk73d84_asic_halo_hcb"
INTEL_halo_b_horiz   = "fdk73d84_asic_halo_hhb"
INTEL_halo_b_inside_corner = "fdk73d84_asic_halo_hib"
INTEL_halo_c_corner  = "fdk73d84_asic_halo_hcc"
INTEL_halo_c_horiz   = "fdk73d84_asic_halo_hhc"
INTEL_halo_c_inside_corner = "fdk73d84_asic_halo_hic"
INTEL_halo_power_cell = "fdk73d84_asic_halo_hvniso"
INTEL_halo_side      = "fdk73d84_asic_halo_hvn"
V_plan_fasRat        = "1.00278"
V_plan_fcorHeig      = "303.24"
V_plan_fcorUtil      = "0.236358"
V_plan_fcorWid       = "302.4"
V_plan_fnumRow       = "760"
V_plan_frowUtil      = "1"
V_xglStrap_xStart    = "11.76"
V_xglStrap_yStart    = "-2147483.648"
_Variable_Groups     = "<array?>"
__err                = "can't read "::env(LMC_HOME)": no such variable"
__mwui_push_mw_cel_full_daemon = "false"
_clock_opt_echo_mode = "0"
_clockopt_new_si_prevention = "1"
_dont_use_cells      = "_sel79418"
_llx                 = "99.12"
_lly                 = "102.144"
_ropt_ccd_only       = "0"
_ropt_eco_sr         = "10"
_ropt_hold_vio       = "130"
_ropt_power_opt_needed = "1"
_ropt_skip_eco_route = "0"
_ropt_stage          = "auto"
_ropt_tns            = "true"
_ropt_transition_spacing = "0"
_ropt_zoom           = "47"
_tmp_clist_boundary  = "{{21.630 11.970} {23.450 11.970} {23.450 12.768} {21.630 12.768} {21.630 11.970}} {{72.030 11.970} {73.850 11.970} {73.850 12.768} {72.030 12.768} {72.030 11.970}} {{122.430 11.970} {124.250 11.970} {124.250 12.768} {122.430 12.768} {122.430 11.970}} {{172.830 11.970} {174.650 11.970} {174.650 12.768} {172.830 12.768} {172.830 11.970}} {{223.230 11.970} {225.050 11.970} {225.050 12.768} {223.230 12.768} {223.230 11.970}} {{273.630 11.970} {275.450 11.970} {275.450 12.768} {273.630 12.768} {273.630 11.970}} {{46.830 37.506} {48.650 37.506} {48.650 38.304} {46.830 38.304} {46.830 37.506}} {{97.230 37.506} {99.050 37.506} {99.050 38.304} {97.230 38.304} {97.230 37.506}} {{147.630 37.506} {149.450 37.506} {149.450 38.304} {147.630 38.304} {147.630 37.506}} {{198.030 37.506} {199.850 37.506} {199.850 38.304} {198.030 38.304} {198.030 37.506}} {{248.430 37.506} {250.250 37.506} {250.250 38.304} {248.430 38.304} {248.430 37.506}} {{298.830 37.506} {300.650 37.506} {300.650 38.304} {298.830 38.304} {298.830 37.506}} {{21.630 63.042} {23.450 63.042} {23.450 63.840} {21.630 63.840} {21.630 63.042}} {{72.030 63.042} {73.850 63.042} {73.850 63.840} {72.030 63.840} {72.030 63.042}} {{122.430 63.042} {124.250 63.042} {124.250 63.840} {122.430 63.840} {122.430 63.042}} {{172.830 63.042} {174.650 63.042} {174.650 63.840} {172.830 63.840} {172.830 63.042}} {{223.230 63.042} {225.050 63.042} {225.050 63.840} {223.230 63.840} {223.230 63.042}} {{273.630 63.042} {275.450 63.042} {275.450 63.840} {273.630 63.840} {273.630 63.042}} {{46.830 88.578} {48.650 88.578} {48.650 89.376} {46.830 89.376} {46.830 88.578}} {{97.230 88.578} {99.050 88.578} {99.050 89.376} {97.230 89.376} {97.230 88.578}} {{147.630 88.578} {149.450 88.578} {149.450 89.376} {147.630 89.376} {147.630 88.578}} {{198.030 88.578} {199.850 88.578} {199.850 89.376} {198.030 89.376} {198.030 88.578}} {{248.430 88.578} {250.250 88.578} {250.250 89.376} {248.430 89.376} {248.430 88.578}} {{298.830 88.578} {300.650 88.578} {300.650 89.376} {298.830 89.376} {298.830 88.578}} {{21.630 114.114} {23.450 114.114} {23.450 114.912} {21.630 114.912} {21.630 114.114}} {{72.030 114.114} {73.850 114.114} {73.850 114.912} {72.030 114.912} {72.030 114.114}} {{122.430 114.114} {124.250 114.114} {124.250 114.912} {122.430 114.912} {122.430 114.114}} {{172.830 114.114} {174.650 114.114} {174.650 114.912} {172.830 114.912} {172.830 114.114}} {{223.230 114.114} {225.050 114.114} {225.050 114.912} {223.230 114.912} {223.230 114.114}} {{273.630 114.114} {275.450 114.114} {275.450 114.912} {273.630 114.912} {273.630 114.114}} {{46.830 139.650} {48.650 139.650} {48.650 140.448} {46.830 140.448} {46.830 139.650}} {{97.230 139.650} {99.050 139.650} {99.050 140.448} {97.230 140.448} {97.230 139.650}} {{147.630 139.650} {149.450 139.650} {149.450 140.448} {147.630 140.448} {147.630 139.650}} {{198.030 139.650} {199.850 139.650} {199.850 140.448} {198.030 140.448} {198.030 139.650}} {{248.430 139.650} {250.250 139.650} {250.250 140.448} {248.430 140.448} {248.430 139.650}} {{298.830 139.650} {300.650 139.650} {300.650 140.448} {298.830 140.448} {298.830 139.650}} {{21.630 165.186} {23.450 165.186} {23.450 165.984} {21.630 165.984} {21.630 165.186}} {{72.030 165.186} {73.850 165.186} {73.850 165.984} {72.030 165.984} {72.030 165.186}} {{122.430 165.186} {124.250 165.186} {124.250 165.984} {122.430 165.984} {122.430 165.186}} {{172.830 165.186} {174.650 165.186} {174.650 165.984} {172.830 165.984} {172.830 165.186}} {{223.230 165.186} {225.050 165.186} {225.050 165.984} {223.230 165.984} {223.230 165.186}} {{273.630 165.186} {275.450 165.186} {275.450 165.984} {273.630 165.984} {273.630 165.186}} {{46.830 190.722} {48.650 190.722} {48.650 191.520} {46.830 191.520} {46.830 190.722}} {{97.230 190.722} {99.050 190.722} {99.050 191.520} {97.230 191.520} {97.230 190.722}} {{147.630 190.722} {149.450 190.722} {149.450 191.520} {147.630 191.520} {147.630 190.722}} {{198.030 190.722} {199.850 190.722} {199.850 191.520} {198.030 191.520} {198.030 190.722}} {{248.430 190.722} {250.250 190.722} {250.250 191.520} {248.430 191.520} {248.430 190.722}} {{298.830 190.722} {300.650 190.722} {300.650 191.520} {298.830 191.520} {298.830 190.722}} {{21.630 216.258} {23.450 216.258} {23.450 217.056} {21.630 217.056} {21.630 216.258}} {{72.030 216.258} {73.850 216.258} {73.850 217.056} {72.030 217.056} {72.030 216.258}} {{122.430 216.258} {124.250 216.258} {124.250 217.056} {122.430 217.056} {122.430 216.258}} {{172.830 216.258} {174.650 216.258} {174.650 217.056} {172.830 217.056} {172.830 216.258}} {{223.230 216.258} {225.050 216.258} {225.050 217.056} {223.230 217.056} {223.230 216.258}} {{273.630 216.258} {275.450 216.258} {275.450 217.056} {273.630 217.056} {273.630 216.258}} {{46.830 241.794} {48.650 241.794} {48.650 242.592} {46.830 242.592} {46.830 241.794}} {{97.230 241.794} {99.050 241.794} {99.050 242.592} {97.230 242.592} {97.230 241.794}} {{147.630 241.794} {149.450 241.794} {149.450 242.592} {147.630 242.592} {147.630 241.794}} {{198.030 241.794} {199.850 241.794} {199.850 242.592} {198.030 242.592} {198.030 241.794}} {{248.430 241.794} {250.250 241.794} {250.250 242.592} {248.430 242.592} {248.430 241.794}} {{298.830 241.794} {300.650 241.794} {300.650 242.592} {298.830 242.592} {298.830 241.794}} {{21.630 267.330} {23.450 267.330} {23.450 268.128} {21.630 268.128} {21.630 267.330}} {{72.030 267.330} {73.850 267.330} {73.850 268.128} {72.030 268.128} {72.030 267.330}} {{122.430 267.330} {124.250 267.330} {124.250 268.128} {122.430 268.128} {122.430 267.330}} {{172.830 267.330} {174.650 267.330} {174.650 268.128} {172.830 268.128} {172.830 267.330}} {{223.230 267.330} {225.050 267.330} {225.050 268.128} {223.230 268.128} {223.230 267.330}} {{273.630 267.330} {275.450 267.330} {275.450 268.128} {273.630 268.128} {273.630 267.330}} {{46.830 292.866} {48.650 292.866} {48.650 293.664} {46.830 293.664} {46.830 292.866}} {{97.230 292.866} {99.050 292.866} {99.050 293.664} {97.230 293.664} {97.230 292.866}} {{147.630 292.866} {149.450 292.866} {149.450 293.664} {147.630 293.664} {147.630 292.866}} {{198.030 292.866} {199.850 292.866} {199.850 293.664} {198.030 293.664} {198.030 292.866}} {{248.430 292.866} {250.250 292.866} {250.250 293.664} {248.430 293.664} {248.430 292.866}} {{298.830 292.866} {300.650 292.866} {300.650 293.664} {298.830 293.664} {298.830 292.866}}"
_tmp_polygon         = "{{290.830 301.664} {308.650 301.664} {308.650 284.866} {290.830 284.866} {290.830 301.664}} {{190.030 301.664} {207.850 301.664} {207.850 284.866} {190.030 284.866} {190.030 301.664}} {{240.430 301.664} {258.250 301.664} {258.250 284.866} {240.430 284.866} {240.430 301.664}} {{38.830 301.664} {56.650 301.664} {56.650 284.866} {38.830 284.866} {38.830 301.664}} {{89.230 301.664} {107.050 301.664} {107.050 284.866} {89.230 284.866} {89.230 301.664}} {{139.630 301.664} {157.450 301.664} {157.450 284.866} {139.630 284.866} {139.630 301.664}} {{290.830 199.520} {308.650 199.520} {308.650 182.722} {290.830 182.722} {290.830 199.520}} {{290.830 250.592} {308.650 250.592} {308.650 233.794} {290.830 233.794} {290.830 250.592}} {{164.830 173.984} {182.650 173.984} {182.650 157.186} {164.830 157.186} {164.830 173.984}} {{215.230 173.984} {233.050 173.984} {233.050 157.186} {215.230 157.186} {215.230 173.984}} {{265.630 173.984} {283.450 173.984} {283.450 157.186} {265.630 157.186} {265.630 173.984}} {{190.030 199.520} {207.850 199.520} {207.850 182.722} {190.030 182.722} {190.030 199.520}} {{240.430 199.520} {258.250 199.520} {258.250 182.722} {240.430 182.722} {240.430 199.520}} {{164.830 225.056} {182.650 225.056} {182.650 208.258} {164.830 208.258} {164.830 225.056}} {{215.230 225.056} {233.050 225.056} {233.050 208.258} {215.230 208.258} {215.230 225.056}} {{265.630 225.056} {283.450 225.056} {283.450 208.258} {265.630 208.258} {265.630 225.056}} {{190.030 250.592} {207.850 250.592} {207.850 233.794} {190.030 233.794} {190.030 250.592}} {{240.430 250.592} {258.250 250.592} {258.250 233.794} {240.430 233.794} {240.430 250.592}} {{164.830 276.128} {182.650 276.128} {182.650 259.330} {164.830 259.330} {164.830 276.128}} {{215.230 276.128} {233.050 276.128} {233.050 259.330} {215.230 259.330} {215.230 276.128}} {{265.630 276.128} {283.450 276.128} {283.450 259.330} {265.630 259.330} {265.630 276.128}} {{13.630 173.984} {31.450 173.984} {31.450 157.186} {13.630 157.186} {13.630 173.984}} {{64.030 173.984} {81.850 173.984} {81.850 157.186} {64.030 157.186} {64.030 173.984}} {{114.430 173.984} {132.250 173.984} {132.250 157.186} {114.430 157.186} {114.430 173.984}} {{38.830 199.520} {56.650 199.520} {56.650 182.722} {38.830 182.722} {38.830 199.520}} {{89.230 199.520} {107.050 199.520} {107.050 182.722} {89.230 182.722} {89.230 199.520}} {{139.630 199.520} {157.450 199.520} {157.450 182.722} {139.630 182.722} {139.630 199.520}} {{13.630 225.056} {31.450 225.056} {31.450 208.258} {13.630 208.258} {13.630 225.056}} {{64.030 225.056} {81.850 225.056} {81.850 208.258} {64.030 208.258} {64.030 225.056}} {{114.430 225.056} {132.250 225.056} {132.250 208.258} {114.430 208.258} {114.430 225.056}} {{38.830 250.592} {56.650 250.592} {56.650 233.794} {38.830 233.794} {38.830 250.592}} {{89.230 250.592} {107.050 250.592} {107.050 233.794} {89.230 233.794} {89.230 250.592}} {{139.630 250.592} {157.450 250.592} {157.450 233.794} {139.630 233.794} {139.630 250.592}} {{13.630 276.128} {31.450 276.128} {31.450 259.330} {13.630 259.330} {13.630 276.128}} {{64.030 276.128} {81.850 276.128} {81.850 259.330} {64.030 259.330} {64.030 276.128}} {{114.430 276.128} {132.250 276.128} {132.250 259.330} {114.430 259.330} {114.430 276.128}} {{290.830 46.304} {308.650 46.304} {308.650 29.506} {290.830 29.506} {290.830 46.304}} {{290.830 97.376} {308.650 97.376} {308.650 80.578} {290.830 80.578} {290.830 97.376}} {{290.830 148.448} {308.650 148.448} {308.650 131.650} {290.830 131.650} {290.830 148.448}} {{164.830 20.768} {182.650 20.768} {182.650 3.970} {164.830 3.970} {164.830 20.768}} {{215.230 20.768} {233.050 20.768} {233.050 3.970} {215.230 3.970} {215.230 20.768}} {{265.630 20.768} {283.450 20.768} {283.450 3.970} {265.630 3.970} {265.630 20.768}} {{190.030 46.304} {207.850 46.304} {207.850 29.506} {190.030 29.506} {190.030 46.304}} {{240.430 46.304} {258.250 46.304} {258.250 29.506} {240.430 29.506} {240.430 46.304}} {{164.830 71.840} {182.650 71.840} {182.650 55.042} {164.830 55.042} {164.830 71.840}} {{215.230 71.840} {233.050 71.840} {233.050 55.042} {215.230 55.042} {215.230 71.840}} {{265.630 71.840} {283.450 71.840} {283.450 55.042} {265.630 55.042} {265.630 71.840}} {{190.030 97.376} {207.850 97.376} {207.850 80.578} {190.030 80.578} {190.030 97.376}} {{240.430 97.376} {258.250 97.376} {258.250 80.578} {240.430 80.578} {240.430 97.376}} {{164.830 122.912} {182.650 122.912} {182.650 106.114} {164.830 106.114} {164.830 122.912}} {{215.230 122.912} {233.050 122.912} {233.050 106.114} {215.230 106.114} {215.230 122.912}} {{265.630 122.912} {283.450 122.912} {283.450 106.114} {265.630 106.114} {265.630 122.912}} {{190.030 148.448} {207.850 148.448} {207.850 131.650} {190.030 131.650} {190.030 148.448}} {{240.430 148.448} {258.250 148.448} {258.250 131.650} {240.430 131.650} {240.430 148.448}} {{13.630 20.768} {31.450 20.768} {31.450 3.970} {13.630 3.970} {13.630 20.768}} {{64.030 20.768} {81.850 20.768} {81.850 3.970} {64.030 3.970} {64.030 20.768}} {{114.430 20.768} {132.250 20.768} {132.250 3.970} {114.430 3.970} {114.430 20.768}} {{38.830 46.304} {56.650 46.304} {56.650 29.506} {38.830 29.506} {38.830 46.304}} {{89.230 46.304} {107.050 46.304} {107.050 29.506} {89.230 29.506} {89.230 46.304}} {{139.630 46.304} {157.450 46.304} {157.450 29.506} {139.630 29.506} {139.630 46.304}} {{13.630 71.840} {31.450 71.840} {31.450 55.042} {13.630 55.042} {13.630 71.840}} {{64.030 71.840} {81.850 71.840} {81.850 55.042} {64.030 55.042} {64.030 71.840}} {{114.430 71.840} {132.250 71.840} {132.250 55.042} {114.430 55.042} {114.430 71.840}} {{38.830 97.376} {56.650 97.376} {56.650 80.578} {38.830 80.578} {38.830 97.376}} {{89.230 97.376} {107.050 97.376} {107.050 80.578} {89.230 80.578} {89.230 97.376}} {{139.630 97.376} {157.450 97.376} {157.450 80.578} {139.630 80.578} {139.630 97.376}} {{13.630 122.912} {31.450 122.912} {31.450 106.114} {13.630 106.114} {13.630 122.912}} {{64.030 122.912} {81.850 122.912} {81.850 106.114} {64.030 106.114} {64.030 122.912}} {{114.430 122.912} {132.250 122.912} {132.250 106.114} {114.430 106.114} {114.430 122.912}} {{38.830 148.448} {56.650 148.448} {56.650 131.650} {38.830 131.650} {38.830 148.448}} {{89.230 148.448} {107.050 148.448} {107.050 131.650} {89.230 131.650} {89.230 148.448}} {{139.630 148.448} {157.450 148.448} {157.450 131.650} {139.630 131.650} {139.630 148.448}} "
_tmp_width           = "4.48"
_urx                 = "105.42"
_ury                 = "106.932"
abstraction_enable_power_calculation = "true"
abstraction_ignore_percentage = "25"
abstraction_max_active_scenarios = "0"
access_internal_pins = "true"
add_rows_cmd         = "P_add_bonuscore_core2h_rows -unit_tile core -bonus_tile bonuscore -unit_2h_tile core2h"
after_opt            = "0"
alib_library_analysis_path = "./"
allBox               = ""
all_clk_nets         = "_sel60403"
all_macro_ref_names  = ""
allow_input_delay_min_greater_than_max = "false"
alo_initial_cluster  = "lvt"
annotation_control   = "64"
arch                 = "suse64"
atpg_bidirect_output_only = "false"
attr                 = "Unknown"
attribute            = ""
auto_attr_spread_debug = "false"
auto_index           = "<array?>"
auto_insert_level_shifters = "true"
auto_insert_level_shifters_on_clocks = "all"
auto_link_disable    = "false"
auto_link_options    = "-all"
auto_noexec          = "1"
auto_oldpath         = ""
auto_path            = "/p/foundry/eda/em64t_SLES11/iccompiler/J-2014.09-SP1/auxx/tcllib/lib/tcl8.5 /p/foundry/eda/em64t_SLES11/iccompiler/J-2014.09-SP1/auxx/tcllib/snps_tcl /p/foundry/eda/em64t_SLES11/iccompiler/J-2014.09-SP1/auxx/tcllib/syn /p/foundry/eda/em64t_SLES11/iccompiler/J-2014.09-SP1/auxx/tcllib/lib /p/foundry/eda/em64t_SLES11/iccompiler/J-2014.09-SP1/suse64/syn/lib /p/foundry/eda/em64t_SLES11/iccompiler/J-2014.09-SP1/auxx/gui /p/foundry/eda/em64t_SLES11/iccompiler/J-2014.09-SP1/auxx/gui/common /p/foundry/eda/em64t_SLES11/iccompiler/J-2014.09-SP1/auxx/gui/syn/layout /p/foundry/eda/em64t_SLES11/iccompiler/J-2014.09-SP1/auxx/gui/icc /p/fdkgt/adf_qa/nightly_adf_kit_build_regr/builds_regr/nightly/1273/dot3/synopsys/2015-03-31/kit/afdk73_kit_s//asicflows/synopsys/fill/"
auto_restore_mw_cel_lib_setup = "true"
auto_ungroup_preserve_constraints = "true"
auto_wire_load_selection = "true"
avoid_ports          = "_sel91719"
bin_path             = "/p/foundry/eda/em64t_SLES11/iccompiler/J-2014.09-SP1/suse64/syn/bin"
bind_unused_hierarchical_pins = "true"
bit_blasted_bus_linking_naming_styles = "%s\[%d\] %s(%d) %s_%d_"
bllx                 = "0.0"
blly                 = "0.0"
blockPtrs            = ""
blockage_bbox_pairs  = ""
bound_llx            = "0.000"
bound_lly            = "0.000"
bound_urx            = "302.400"
bound_ury            = "303.240"
boundary             = "{0.000 0.000} {302.400 0.000} {302.400 303.240} {0.000 303.240} {0.000 0.000}"
boundary_abutted_macros = ""
boundary_abutted_macros_boundary = ""
boundary_abutted_macros_grouped = ""
boundary_cells       = ""
box                  = "{139.630 131.650} {157.450 148.448}"
box_center_x         = "120.0"
box_center_y         = "8.0"
box_x                = "14"
box_y                = "0"
budget_auto_limit_load = "false"
budget_generate_critical_range = "false"
budget_map_clock_gating_cells = "false"
budget_max_pin_load  = "0"
budget_max_wire_load = "0"
budget_min_pin_load  = "0"
budget_min_wire_load = "0"
budget_port_fanout_number = "0"
budgeting_allow_negative_delays = "false"
budgeting_enable_hier_si = "false"
burx                 = "302.4"
bury                 = "303.24"
bus_inference_descending_sort = "true"
bus_inference_style  = ""
bus_minus_style      = "-%d"
bus_multiple_separator_style = ","
bus_naming_style     = "%s[%d]"
bus_range_separator_style = ":"
c                    = ""
c_llx                = "0.0"
c_lly                = "0.0"
c_ref                = "d04bar01nnz64"
c_urx                = "4.48"
c_ury                = "0.399"
cache_dir_chmod_octal = "777"
cache_file_chmod_octal = "666"
case_analysis_log_file = ""
case_analysis_propagate_through_icg = "false"
case_analysis_sequential_propagation = "never"
case_analysis_with_logic_constants = "true"
ccd_enable_cg_relocation = "true"
ccd_enable_post_optimization = "false"
ccd_enable_pre_optimization = "true"
ccl_enable_always    = "false"
cell                 = "d04gin*"
cell_center_x        = "114.485"
cell_center_y        = "1.197"
cell_description     = "SPECIAL: Cells with max_capacitance=0 in the lib file"
cell_full_name       = "garrayfib_9_r11c0"
cell_is_blk          = "0"
cell_is_blk_sun      = "0"
cell_is_block_abstraction = "0"
cell_is_block_abstraction_sun = "0"
cell_is_clock_network_cell = "0"
cell_is_clock_network_cell_sun = "0"
cell_is_combinational = "0"
cell_is_combinational_sun = "0"
cell_is_cts_fixed    = "0"
cell_is_cts_fixed_sun = "0"
cell_is_disable_timing = "0"
cell_is_disable_timing_sun = "0"
cell_is_dont_touch   = "0"
cell_is_dont_touch_sun = "0"
cell_is_fixed        = "0"
cell_is_fixed_sun    = "0"
cell_is_hard_macro   = "0"
cell_is_hard_macro_sun = "0"
cell_is_hierarchical = "0"
cell_is_hierarchical_sun = "0"
cell_is_ignore_cell  = "0"
cell_is_ignore_cell_sun = "0"
cell_is_interface_logic = "0"
cell_is_interface_logic_sun = "0"
cell_is_sequential   = "0"
cell_is_sequential_sun = "0"
cell_is_soft_fixed   = "0"
cell_is_soft_fixed_sun = "0"
cell_is_soft_macro   = "0"
cell_is_soft_macro_sun = "0"
cell_is_within_blk   = "0"
cell_is_within_blk_sun = "0"
cell_is_within_block_abstraction = "0"
cell_is_within_block_abstraction_sun = "0"
cell_list            = "_sel53744"
cell_name            = "d04frt03yd0g0"
cell_type            = "d04xnk04ld0e5 d04swo01ld0h0 d04swo01ld0f0 d04swo00ld0h0 d04swo00ld0f0 d04gin20ld0f0 d04xnk04nd0e5 d04swo01nd0h0 d04swo01nd0f0 d04swo00nd0h0 d04swo00nd0f0 d04gin20nd0f0 d04xnk04wd0e5 d04swo01wd0h0 d04swo01wd0f0 d04swo00wd0h0 d04swo00wd0f0 d04gno00wd0d0 d04gno00wd0b0 d04gin20wd0f0 d04xnk04yd0e5 d04swo01yd0h0 d04swo01yd0f0 d04swo00yd0h0 d04swo00yd0f0 d04gin20yd0f0 d04frt03yd0g0 d04xnk04nd0e5 d04swo01nd0h0 d04swo01nd0f0 d04swo00nd0h0 d04swo00nd0f0 d04gin20nd0f0 d04xnk04ld0e5 d04swo01ld0h0 d04swo01ld0f0 d04swo00ld0h0 d04swo00ld0f0 d04gin20ld0f0 d04xnk04wd0e5 d04swo01wd0h0 d04swo01wd0f0 d04swo00wd0h0 d04swo00wd0f0 d04gno00wd0d0 d04gno00wd0b0 d04gin20wd0f0 d04xnk04yd0e5 d04swo01yd0h0 d04swo01yd0f0 d04swo00yd0h0 d04swo00yd0f0 d04gin20yd0f0 d04frt03yd0g0"
cell_types           = "d04xnk04ld0e5 d04swo01ld0h0 d04swo01ld0f0 d04swo00ld0h0 d04swo00ld0f0 d04gin20ld0f0 d04xnk04nd0e5 d04swo01nd0h0 d04swo01nd0f0 d04swo00nd0h0 d04swo00nd0f0 d04gin20nd0f0 d04xnk04wd0e5 d04swo01wd0h0 d04swo01wd0f0 d04swo00wd0h0 d04swo00wd0f0 d04gno00wd0d0 d04gno00wd0b0 d04gin20wd0f0 d04xnk04yd0e5 d04swo01yd0h0 d04swo01yd0f0 d04swo00yd0h0 d04swo00yd0f0 d04gin20yd0f0 d04frt03yd0g0 d04xnk04nd0e5 d04swo01nd0h0 d04swo01nd0f0 d04swo00nd0h0 d04swo00nd0f0 d04gin20nd0f0 d04xnk04ld0e5 d04swo01ld0h0 d04swo01ld0f0 d04swo00ld0h0 d04swo00ld0f0 d04gin20ld0f0 d04xnk04wd0e5 d04swo01wd0h0 d04swo01wd0f0 d04swo00wd0h0 d04swo00wd0f0 d04gno00wd0d0 d04gno00wd0b0 d04gin20wd0f0 d04xnk04yd0e5 d04swo01yd0h0 d04swo01yd0f0 d04swo00yd0h0 d04swo00yd0f0 d04gin20yd0f0 d04frt03yd0g0"
cell_ux              = "114.940"
cell_uy              = "1.596"
cell_x               = "114.030"
cell_y               = "0.798"
change_name_log_file = "./logs/post_route.change_names.log"
change_names_bit_blast_negative_index = "false"
change_names_dont_change_bus_members = "false"
check                = "_sel5210"
check_design_allow_multiply_driven_nets_by_inputs_and_outputs = "false"
check_design_allow_non_tri_drivers_on_tri_bus = "true"
check_design_allow_unknown_wired_logic_type = "true"
check_design_check_for_wire_loop = "true"
check_error_list     = "CMD-004 CMD-006 CMD-007 CMD-008 CMD-009 CMD-010 CMD-011 CMD-012 CMD-014 CMD-015 CMD-016 CMD-019 CMD-026 CMD-031 CMD-037 DB-1 DCSH-11 DES-001 ACS-193 FILE-1 FILE-2 FILE-3 FILE-4 LINK-7 LINT-7 LINT-20 LNK-023 OPT-100 OPT-101 OPT-102 OPT-114 OPT-124 OPT-127 OPT-128 OPT-155 OPT-157 OPT-181 OPT-462 UI-11 UI-14 UI-15 UI-16 UI-17 UI-19 UI-20 UI-21 UI-22 UI-23 UI-40 UI-41 UID-4 UID-6 UID-7 UID-8 UID-9 UID-13 UID-14 UID-15 UID-19 UID-20 UID-25 UID-27 UID-28 UID-29 UID-30 UID-32 UID-58 UID-87 UID-103 UID-109 UID-270 UID-272 UID-403 UID-440 UID-444 UIO-2 UIO-3 UIO-4 UIO-25 UIO-65 UIO-66 UIO-75 UIO-94 UIO-95 EQN-6 EQN-11 EQN-15 EQN-16 EQN-18 EQN-20"
ck                   = ""
clk_logic            = "d04cgc* d04scb* d04cgm* d04scb* d04gbf* d04gin*"
clk_options          = "set_clock_tree_options -use_default_routing_for_sinks 1 -insert_boundary_cell true -gate_relocation true -max_fanout 24 -max_transition 50.0 -layer_list_for_sinks {m6 m7} -use_leaf_routing_rule_for_sinks 1 -advanced_drc_fixing true -routing_rule ndr_defaultW_3T_noSh_Lth -clock_trees clk -layer_list {m6 m8}"
clock                = "clk"
clock_arnoldi_dbg_file = ""
clock_cell_dont_use  = "d04gbf00nd0* d04gin00nd* d04gbf00nd0* d04gin00nd* d04cgc01nd* d04cgc03nd*                           d04cgc00nd* d04cgc02nd* d04cgm22nd*                           d04gan10nd* d04gan20nd*                           d04gan30nd* d04gan40nd*                           d04gmx22nd* d04gna00nd*                           d04gna02nd* d04gno00nd*                           d04gno02nd* d04gor00nd* d04gbf10nd* d04gbf20nd* d04gbf30nd* d04gin20nd* d04gbf00nd0h0"
clock_cell_min_delay = "d04gbf00nd0* d04gin00nd* d04gbf00nd0* d04gin00nd* d04cgc01nd* d04cgc03nd*                           d04cgc00nd* d04cgc02nd* d04cgm22nd*                           d04gan10nd* d04gan20nd*                           d04gan30nd* d04gan40nd*                           d04gmx22nd* d04gna00nd*                           d04gna02nd* d04gno00nd*                           d04gno02nd* d04gor00nd* d04gbf10nd* d04gbf20nd* d04gbf30nd* d04gin20nd* d04gbf00nd0h0 d04bfn11wn* d04bfn12wn* d04bfn13wn* d04bfn1* d04inn12*"
clock_hours          = "00"
clock_list           = "clk"
clock_name           = "_sel366"
clock_period         = "500.000000"
clock_ports          = "_sel91717"
clock_tree_opt_cmd   = "set_clock_tree_optimization_options -gate_relocation true -area_recovery true -clock_trees clk"
cmax                 = "103.5"
cmd                  = "disconnect_net [all_connected [get_pin IN_PORT_DIODE_71/a]] [get_pin IN_PORT_DIODE_71/a] ; connect_net din1[10] [get_pin IN_PORT_DIODE_71/a] ; disconnect_net [all_connected [get_pin IN_PORT_DIODE_72/a]] [get_pin IN_PORT_DIODE_72/a] ; connect_net din1[9] [get_pin IN_PORT_DIODE_72/a] ; disconnect_net [all_connected [get_pin IN_PORT_DIODE_73/a]] [get_pin IN_PORT_DIODE_73/a] ; connect_net din1[8] [get_pin IN_PORT_DIODE_73/a] ; disconnect_net [all_connected [get_pin IN_PORT_DIODE_74/a]] [get_pin IN_PORT_DIODE_74/a] ; connect_net din1[7] [get_pin IN_PORT_DIODE_74/a] ; disconnect_net [all_connected [get_pin IN_PORT_DIODE_75/a]] [get_pin IN_PORT_DIODE_75/a] ; connect_net din1[6] [get_pin IN_PORT_DIODE_75/a] ; disconnect_net [all_connected [get_pin IN_PORT_DIODE_76/a]] [get_pin IN_PORT_DIODE_76/a] ; connect_net din1[5] [get_pin IN_PORT_DIODE_76/a] ; disconnect_net [all_connected [get_pin IN_PORT_DIODE_61/a]] [get_pin IN_PORT_DIODE_61/a] ; connect_net din1[4] [get_pin IN_PORT_DIODE_61/a] ; disconnect_net [all_connected [get_pin IN_PORT_DIODE_62/a]] [get_pin IN_PORT_DIODE_62/a] ; connect_net din1[3] [get_pin IN_PORT_DIODE_62/a] ; disconnect_net [all_connected [get_pin IN_PORT_DIODE_63/a]] [get_pin IN_PORT_DIODE_63/a] ; connect_net din1[2] [get_pin IN_PORT_DIODE_63/a] ; disconnect_net [all_connected [get_pin IN_PORT_DIODE_64/a]] [get_pin IN_PORT_DIODE_64/a] ; connect_net din1[1] [get_pin IN_PORT_DIODE_64/a] ; disconnect_net [all_connected [get_pin IN_PORT_DIODE_65/a]] [get_pin IN_PORT_DIODE_65/a] ; connect_net din1[0] [get_pin IN_PORT_DIODE_65/a] ; disconnect_net [all_connected [get_pin IN_PORT_DIODE_66/a]] [get_pin IN_PORT_DIODE_66/a] ; connect_net din0[63] [get_pin IN_PORT_DIODE_66/a] ; disconnect_net [all_connected [get_pin IN_PORT_DIODE_67/a]] [get_pin IN_PORT_DIODE_67/a] ; connect_net din0[62] [get_pin IN_PORT_DIODE_67/a] ; disconnect_net [all_connected [get_pin IN_PORT_DIODE_68/a]] [get_pin IN_PORT_DIODE_68/a] ; connect_net din0[61] [get_pin IN_PORT_DIODE_68/a] ; disconnect_net [all_connected [get_pin IN_PORT_DIODE_53/a]] [get_pin IN_PORT_DIODE_53/a] ; connect_net din0[60] [get_pin IN_PORT_DIODE_53/a] ; disconnect_net [all_connected [get_pin IN_PORT_DIODE_54/a]] [get_pin IN_PORT_DIODE_54/a] ; connect_net din0[59] [get_pin IN_PORT_DIODE_54/a] ; disconnect_net [all_connected [get_pin IN_PORT_DIODE_55/a]] [get_pin IN_PORT_DIODE_55/a] ; connect_net din0[58] [get_pin IN_PORT_DIODE_55/a] ; disconnect_net [all_connected [get_pin IN_PORT_DIODE_56/a]] [get_pin IN_PORT_DIODE_56/a] ; connect_net din0[57] [get_pin IN_PORT_DIODE_56/a] ; disconnect_net [all_connected [get_pin IN_PORT_DIODE_57/a]] [get_pin IN_PORT_DIODE_57/a] ; connect_net din0[56] [get_pin IN_PORT_DIODE_57/a] ; disconnect_net [all_connected [get_pin IN_PORT_DIODE_58/a]] [get_pin IN_PORT_DIODE_58/a] ; connect_net din0[55] [get_pin IN_PORT_DIODE_58/a] ; disconnect_net [all_connected [get_pin IN_PORT_DIODE_59/a]] [get_pin IN_PORT_DIODE_59/a] ; connect_net din0[54] [get_pin IN_PORT_DIODE_59/a] ; disconnect_net [all_connected [get_pin IN_PORT_DIODE_60/a]] [get_pin IN_PORT_DIODE_60/a] ; connect_net din0[53] [get_pin IN_PORT_DIODE_60/a] ; disconnect_net [all_connected [get_pin IN_PORT_DIODE_45/a]] [get_pin IN_PORT_DIODE_45/a] ; connect_net din0[52] [get_pin IN_PORT_DIODE_45/a] ; disconnect_net [all_connected [get_pin IN_PORT_DIODE_46/a]] [get_pin IN_PORT_DIODE_46/a] ; connect_net din0[51] [get_pin IN_PORT_DIODE_46/a] ; disconnect_net [all_connected [get_pin IN_PORT_DIODE_47/a]] [get_pin IN_PORT_DIODE_47/a] ; connect_net din0[50] [get_pin IN_PORT_DIODE_47/a] ; disconnect_net [all_connected [get_pin IN_PORT_DIODE_48/a]] [get_pin IN_PORT_DIODE_48/a] ; connect_net din0[49] [get_pin IN_PORT_DIODE_48/a] ; disconnect_net [all_connected [get_pin IN_PORT_DIODE_49/a]] [get_pin IN_PORT_DIODE_49/a] ; connect_net din0[48] [get_pin IN_PORT_DIODE_49/a] ; disconnect_net [all_connected [get_pin IN_PORT_DIODE_50/a]] [get_pin IN_PORT_DIODE_50/a] ; connect_net din0[47] [get_pin IN_PORT_DIODE_50/a] ; disconnect_net [all_connected [get_pin IN_PORT_DIODE_51/a]] [get_pin IN_PORT_DIODE_51/a] ; connect_net din0[46] [get_pin IN_PORT_DIODE_51/a] ; disconnect_net [all_connected [get_pin IN_PORT_DIODE_52/a]] [get_pin IN_PORT_DIODE_52/a] ; connect_net din0[45] [get_pin IN_PORT_DIODE_52/a] ; disconnect_net [all_connected [get_pin IN_PORT_DIODE_37/a]] [get_pin IN_PORT_DIODE_37/a] ; connect_net din0[44] [get_pin IN_PORT_DIODE_37/a] ; disconnect_net [all_connected [get_pin IN_PORT_DIODE_38/a]] [get_pin IN_PORT_DIODE_38/a] ; connect_net din0[43] [get_pin IN_PORT_DIODE_38/a] ; disconnect_net [all_connected [get_pin IN_PORT_DIODE_39/a]] [get_pin IN_PORT_DIODE_39/a] ; connect_net din0[42] [get_pin IN_PORT_DIODE_39/a] ; disconnect_net [all_connected [get_pin IN_PORT_DIODE_40/a]] [get_pin IN_PORT_DIODE_40/a] ; connect_net din0[41] [get_pin IN_PORT_DIODE_40/a] ; disconnect_net [all_connected [get_pin IN_PORT_DIODE_41/a]] [get_pin IN_PORT_DIODE_41/a] ; connect_net din0[40] [get_pin IN_PORT_DIODE_41/a] ; disconnect_net [all_connected [get_pin IN_PORT_DIODE_42/a]] [get_pin IN_PORT_DIODE_42/a] ; connect_net din0[39] [get_pin IN_PORT_DIODE_42/a] ; disconnect_net [all_connected [get_pin IN_PORT_DIODE_43/a]] [get_pin IN_PORT_DIODE_43/a] ; connect_net din0[38] [get_pin IN_PORT_DIODE_43/a] ; disconnect_net [all_connected [get_pin IN_PORT_DIODE_44/a]] [get_pin IN_PORT_DIODE_44/a] ; connect_net din0[37] [get_pin IN_PORT_DIODE_44/a] ; disconnect_net [all_connected [get_pin IN_PORT_DIODE_29/a]] [get_pin IN_PORT_DIODE_29/a] ; connect_net din0[36] [get_pin IN_PORT_DIODE_29/a] ; disconnect_net [all_connected [get_pin IN_PORT_DIODE_30/a]] [get_pin IN_PORT_DIODE_30/a] ; connect_net din0[35] [get_pin IN_PORT_DIODE_30/a] ; disconnect_net [all_connected [get_pin IN_PORT_DIODE_31/a]] [get_pin IN_PORT_DIODE_31/a] ; connect_net din0[34] [get_pin IN_PORT_DIODE_31/a] ; disconnect_net [all_connected [get_pin IN_PORT_DIODE_32/a]] [get_pin IN_PORT_DIODE_32/a] ; connect_net din0[33] [get_pin IN_PORT_DIODE_32/a] ; disconnect_net [all_connected [get_pin IN_PORT_DIODE_33/a]] [get_pin IN_PORT_DIODE_33/a] ; connect_net din0[32] [get_pin IN_PORT_DIODE_33/a] ; disconnect_net [all_connected [get_pin IN_PORT_DIODE_34/a]] [get_pin IN_PORT_DIODE_34/a] ; connect_net din0[31] [get_pin IN_PORT_DIODE_34/a] ; disconnect_net [all_connected [get_pin IN_PORT_DIODE_35/a]] [get_pin IN_PORT_DIODE_35/a] ; connect_net din0[30] [get_pin IN_PORT_DIODE_35/a] ; disconnect_net [all_connected [get_pin IN_PORT_DIODE_36/a]] [get_pin IN_PORT_DIODE_36/a] ; connect_net din0[29] [get_pin IN_PORT_DIODE_36/a] ; disconnect_net [all_connected [get_pin IN_PORT_DIODE_21/a]] [get_pin IN_PORT_DIODE_21/a] ; connect_net din0[28] [get_pin IN_PORT_DIODE_21/a] ; disconnect_net [all_connected [get_pin IN_PORT_DIODE_22/a]] [get_pin IN_PORT_DIODE_22/a] ; connect_net din0[27] [get_pin IN_PORT_DIODE_22/a] ; disconnect_net [all_connected [get_pin IN_PORT_DIODE_23/a]] [get_pin IN_PORT_DIODE_23/a] ; connect_net din0[26] [get_pin IN_PORT_DIODE_23/a] ; disconnect_net [all_connected [get_pin IN_PORT_DIODE_24/a]] [get_pin IN_PORT_DIODE_24/a] ; connect_net din0[25] [get_pin IN_PORT_DIODE_24/a] ; disconnect_net [all_connected [get_pin IN_PORT_DIODE_25/a]] [get_pin IN_PORT_DIODE_25/a] ; connect_net din0[24] [get_pin IN_PORT_DIODE_25/a] ; disconnect_net [all_connected [get_pin IN_PORT_DIODE_26/a]] [get_pin IN_PORT_DIODE_26/a] ; connect_net din0[23] [get_pin IN_PORT_DIODE_26/a] ; disconnect_net [all_connected [get_pin IN_PORT_DIODE_27/a]] [get_pin IN_PORT_DIODE_27/a] ; connect_net din0[22] [get_pin IN_PORT_DIODE_27/a] ; disconnect_net [all_connected [get_pin IN_PORT_DIODE_28/a]] [get_pin IN_PORT_DIODE_28/a] ; connect_net din0[21] [get_pin IN_PORT_DIODE_28/a] ; disconnect_net [all_connected [get_pin IN_PORT_DIODE_13/a]] [get_pin IN_PORT_DIODE_13/a] ; connect_net din0[20] [get_pin IN_PORT_DIODE_13/a] ; disconnect_net [all_connected [get_pin IN_PORT_DIODE_14/a]] [get_pin IN_PORT_DIODE_14/a] ; connect_net din0[19] [get_pin IN_PORT_DIODE_14/a] ; disconnect_net [all_connected [get_pin IN_PORT_DIODE_15/a]] [get_pin IN_PORT_DIODE_15/a] ; connect_net din0[18] [get_pin IN_PORT_DIODE_15/a] ; disconnect_net [all_connected [get_pin IN_PORT_DIODE_16/a]] [get_pin IN_PORT_DIODE_16/a] ; connect_net din0[17] [get_pin IN_PORT_DIODE_16/a] ; disconnect_net [all_connected [get_pin IN_PORT_DIODE_17/a]] [get_pin IN_PORT_DIODE_17/a] ; connect_net din0[16] [get_pin IN_PORT_DIODE_17/a] ; disconnect_net [all_connected [get_pin IN_PORT_DIODE_18/a]] [get_pin IN_PORT_DIODE_18/a] ; connect_net din0[15] [get_pin IN_PORT_DIODE_18/a] ; disconnect_net [all_connected [get_pin IN_PORT_DIODE_19/a]] [get_pin IN_PORT_DIODE_19/a] ; connect_net din0[14] [get_pin IN_PORT_DIODE_19/a] ; disconnect_net [all_connected [get_pin IN_PORT_DIODE_20/a]] [get_pin IN_PORT_DIODE_20/a] ; connect_net din0[13] [get_pin IN_PORT_DIODE_20/a] ; disconnect_net [all_connected [get_pin IN_PORT_DIODE_5/a]] [get_pin IN_PORT_DIODE_5/a] ; connect_net din0[12] [get_pin IN_PORT_DIODE_5/a] ; disconnect_net [all_connected [get_pin IN_PORT_DIODE_6/a]] [get_pin IN_PORT_DIODE_6/a] ; connect_net din0[11] [get_pin IN_PORT_DIODE_6/a] ; disconnect_net [all_connected [get_pin IN_PORT_DIODE_7/a]] [get_pin IN_PORT_DIODE_7/a] ; connect_net din0[10] [get_pin IN_PORT_DIODE_7/a] ; disconnect_net [all_connected [get_pin IN_PORT_DIODE_8/a]] [get_pin IN_PORT_DIODE_8/a] ; connect_net din0[9] [get_pin IN_PORT_DIODE_8/a] ; disconnect_net [all_connected [get_pin IN_PORT_DIODE_9/a]] [get_pin IN_PORT_DIODE_9/a] ; connect_net din0[8] [get_pin IN_PORT_DIODE_9/a] ; disconnect_net [all_connected [get_pin IN_PORT_DIODE_10/a]] [get_pin IN_PORT_DIODE_10/a] ; connect_net din0[7] [get_pin IN_PORT_DIODE_10/a] ; disconnect_net [all_connected [get_pin IN_PORT_DIODE_11/a]] [get_pin IN_PORT_DIODE_11/a] ; connect_net din0[6] [get_pin IN_PORT_DIODE_11/a] ; disconnect_net [all_connected [get_pin IN_PORT_DIODE_12/a]] [get_pin IN_PORT_DIODE_12/a] ; connect_net din0[5] [get_pin IN_PORT_DIODE_12/a] ; disconnect_net [all_connected [get_pin IN_PORT_DIODE_0/a]] [get_pin IN_PORT_DIODE_0/a] ; connect_net din0[4] [get_pin IN_PORT_DIODE_0/a] ; disconnect_net [all_connected [get_pin IN_PORT_DIODE_1/a]] [get_pin IN_PORT_DIODE_1/a] ; connect_net din0[3] [get_pin IN_PORT_DIODE_1/a] ; disconnect_net [all_connected [get_pin IN_PORT_DIODE_2/a]] [get_pin IN_PORT_DIODE_2/a] ; connect_net din0[2] [get_pin IN_PORT_DIODE_2/a] ; disconnect_net [all_connected [get_pin IN_PORT_DIODE_3/a]] [get_pin IN_PORT_DIODE_3/a] ; connect_net din0[1] [get_pin IN_PORT_DIODE_3/a] ; disconnect_net [all_connected [get_pin IN_PORT_DIODE_4/a]] [get_pin IN_PORT_DIODE_4/a] ; connect_net din0[0] [get_pin IN_PORT_DIODE_4/a] ; disconnect_net [all_connected [get_pin IN_PORT_DIODE_125/a]] [get_pin IN_PORT_DIODE_125/a] ; connect_net sel_op[2] [get_pin IN_PORT_DIODE_125/a] ; disconnect_net [all_connected [get_pin IN_PORT_DIODE_126/a]] [get_pin IN_PORT_DIODE_126/a] ; connect_net sel_op[1] [get_pin IN_PORT_DIODE_126/a] ; disconnect_net [all_connected [get_pin IN_PORT_DIODE_127/a]] [get_pin IN_PORT_DIODE_127/a] ; connect_net sel_op[0] [get_pin IN_PORT_DIODE_127/a] ; disconnect_net [all_connected [get_pin IN_PORT_DIODE_128/a]] [get_pin IN_PORT_DIODE_128/a] ; connect_net din1[63] [get_pin IN_PORT_DIODE_128/a] ; disconnect_net [all_connected [get_pin IN_PORT_DIODE_129/a]] [get_pin IN_PORT_DIODE_129/a] ; connect_net din1[62] [get_pin IN_PORT_DIODE_129/a] ; disconnect_net [all_connected [get_pin IN_PORT_DIODE_130/a]] [get_pin IN_PORT_DIODE_130/a] ; connect_net din1[61] [get_pin IN_PORT_DIODE_130/a] ; disconnect_net [all_connected [get_pin IN_PORT_DIODE_117/a]] [get_pin IN_PORT_DIODE_117/a] ; connect_net din1[60] [get_pin IN_PORT_DIODE_117/a] ; disconnect_net [all_connected [get_pin IN_PORT_DIODE_118/a]] [get_pin IN_PORT_DIODE_118/a] ; connect_net din1[59] [get_pin IN_PORT_DIODE_118/a] ; disconnect_net [all_connected [get_pin IN_PORT_DIODE_119/a]] [get_pin IN_PORT_DIODE_119/a] ; connect_net din1[58] [get_pin IN_PORT_DIODE_119/a] ; disconnect_net [all_connected [get_pin IN_PORT_DIODE_120/a]] [get_pin IN_PORT_DIODE_120/a] ; connect_net din1[57] [get_pin IN_PORT_DIODE_120/a] ; disconnect_net [all_connected [get_pin IN_PORT_DIODE_121/a]] [get_pin IN_PORT_DIODE_121/a] ; connect_net din1[56] [get_pin IN_PORT_DIODE_121/a] ; disconnect_net [all_connected [get_pin IN_PORT_DIODE_122/a]] [get_pin IN_PORT_DIODE_122/a] ; connect_net din1[55] [get_pin IN_PORT_DIODE_122/a] ; disconnect_net [all_connected [get_pin IN_PORT_DIODE_123/a]] [get_pin IN_PORT_DIODE_123/a] ; connect_net din1[54] [get_pin IN_PORT_DIODE_123/a] ; disconnect_net [all_connected [get_pin IN_PORT_DIODE_124/a]] [get_pin IN_PORT_DIODE_124/a] ; connect_net din1[53] [get_pin IN_PORT_DIODE_124/a] ; disconnect_net [all_connected [get_pin IN_PORT_DIODE_109/a]] [get_pin IN_PORT_DIODE_109/a] ; connect_net din1[52] [get_pin IN_PORT_DIODE_109/a] ; disconnect_net [all_connected [get_pin IN_PORT_DIODE_110/a]] [get_pin IN_PORT_DIODE_110/a] ; connect_net din1[51] [get_pin IN_PORT_DIODE_110/a] ; disconnect_net [all_connected [get_pin IN_PORT_DIODE_111/a]] [get_pin IN_PORT_DIODE_111/a] ; connect_net din1[50] [get_pin IN_PORT_DIODE_111/a] ; disconnect_net [all_connected [get_pin IN_PORT_DIODE_112/a]] [get_pin IN_PORT_DIODE_112/a] ; connect_net din1[49] [get_pin IN_PORT_DIODE_112/a] ; disconnect_net [all_connected [get_pin IN_PORT_DIODE_113/a]] [get_pin IN_PORT_DIODE_113/a] ; connect_net din1[48] [get_pin IN_PORT_DIODE_113/a] ; disconnect_net [all_connected [get_pin IN_PORT_DIODE_114/a]] [get_pin IN_PORT_DIODE_114/a] ; connect_net din1[47] [get_pin IN_PORT_DIODE_114/a] ; disconnect_net [all_connected [get_pin IN_PORT_DIODE_115/a]] [get_pin IN_PORT_DIODE_115/a] ; connect_net din1[46] [get_pin IN_PORT_DIODE_115/a] ; disconnect_net [all_connected [get_pin IN_PORT_DIODE_116/a]] [get_pin IN_PORT_DIODE_116/a] ; connect_net din1[45] [get_pin IN_PORT_DIODE_116/a] ; disconnect_net [all_connected [get_pin IN_PORT_DIODE_101/a]] [get_pin IN_PORT_DIODE_101/a] ; connect_net din1[44] [get_pin IN_PORT_DIODE_101/a] ; disconnect_net [all_connected [get_pin IN_PORT_DIODE_102/a]] [get_pin IN_PORT_DIODE_102/a] ; connect_net din1[43] [get_pin IN_PORT_DIODE_102/a] ; disconnect_net [all_connected [get_pin IN_PORT_DIODE_103/a]] [get_pin IN_PORT_DIODE_103/a] ; connect_net din1[42] [get_pin IN_PORT_DIODE_103/a] ; disconnect_net [all_connected [get_pin IN_PORT_DIODE_104/a]] [get_pin IN_PORT_DIODE_104/a] ; connect_net din1[41] [get_pin IN_PORT_DIODE_104/a] ; disconnect_net [all_connected [get_pin IN_PORT_DIODE_105/a]] [get_pin IN_PORT_DIODE_105/a] ; connect_net din1[40] [get_pin IN_PORT_DIODE_105/a] ; disconnect_net [all_connected [get_pin IN_PORT_DIODE_106/a]] [get_pin IN_PORT_DIODE_106/a] ; connect_net din1[39] [get_pin IN_PORT_DIODE_106/a] ; disconnect_net [all_connected [get_pin IN_PORT_DIODE_107/a]] [get_pin IN_PORT_DIODE_107/a] ; connect_net din1[38] [get_pin IN_PORT_DIODE_107/a] ; disconnect_net [all_connected [get_pin IN_PORT_DIODE_108/a]] [get_pin IN_PORT_DIODE_108/a] ; connect_net din1[37] [get_pin IN_PORT_DIODE_108/a] ; disconnect_net [all_connected [get_pin IN_PORT_DIODE_93/a]] [get_pin IN_PORT_DIODE_93/a] ; connect_net din1[36] [get_pin IN_PORT_DIODE_93/a] ; disconnect_net [all_connected [get_pin IN_PORT_DIODE_94/a]] [get_pin IN_PORT_DIODE_94/a] ; connect_net din1[35] [get_pin IN_PORT_DIODE_94/a] ; disconnect_net [all_connected [get_pin IN_PORT_DIODE_95/a]] [get_pin IN_PORT_DIODE_95/a] ; connect_net din1[34] [get_pin IN_PORT_DIODE_95/a] ; disconnect_net [all_connected [get_pin IN_PORT_DIODE_96/a]] [get_pin IN_PORT_DIODE_96/a] ; connect_net din1[33] [get_pin IN_PORT_DIODE_96/a] ; disconnect_net [all_connected [get_pin IN_PORT_DIODE_97/a]] [get_pin IN_PORT_DIODE_97/a] ; connect_net din1[32] [get_pin IN_PORT_DIODE_97/a] ; disconnect_net [all_connected [get_pin IN_PORT_DIODE_98/a]] [get_pin IN_PORT_DIODE_98/a] ; connect_net din1[31] [get_pin IN_PORT_DIODE_98/a] ; disconnect_net [all_connected [get_pin IN_PORT_DIODE_99/a]] [get_pin IN_PORT_DIODE_99/a] ; connect_net din1[30] [get_pin IN_PORT_DIODE_99/a] ; disconnect_net [all_connected [get_pin IN_PORT_DIODE_100/a]] [get_pin IN_PORT_DIODE_100/a] ; connect_net din1[29] [get_pin IN_PORT_DIODE_100/a] ; disconnect_net [all_connected [get_pin IN_PORT_DIODE_85/a]] [get_pin IN_PORT_DIODE_85/a] ; connect_net din1[28] [get_pin IN_PORT_DIODE_85/a] ; disconnect_net [all_connected [get_pin IN_PORT_DIODE_86/a]] [get_pin IN_PORT_DIODE_86/a] ; connect_net din1[27] [get_pin IN_PORT_DIODE_86/a] ; disconnect_net [all_connected [get_pin IN_PORT_DIODE_87/a]] [get_pin IN_PORT_DIODE_87/a] ; connect_net din1[26] [get_pin IN_PORT_DIODE_87/a] ; disconnect_net [all_connected [get_pin IN_PORT_DIODE_88/a]] [get_pin IN_PORT_DIODE_88/a] ; connect_net din1[25] [get_pin IN_PORT_DIODE_88/a] ; disconnect_net [all_connected [get_pin IN_PORT_DIODE_89/a]] [get_pin IN_PORT_DIODE_89/a] ; connect_net din1[24] [get_pin IN_PORT_DIODE_89/a] ; disconnect_net [all_connected [get_pin IN_PORT_DIODE_90/a]] [get_pin IN_PORT_DIODE_90/a] ; connect_net din1[23] [get_pin IN_PORT_DIODE_90/a] ; disconnect_net [all_connected [get_pin IN_PORT_DIODE_91/a]] [get_pin IN_PORT_DIODE_91/a] ; connect_net din1[22] [get_pin IN_PORT_DIODE_91/a] ; disconnect_net [all_connected [get_pin IN_PORT_DIODE_92/a]] [get_pin IN_PORT_DIODE_92/a] ; connect_net din1[21] [get_pin IN_PORT_DIODE_92/a] ; disconnect_net [all_connected [get_pin IN_PORT_DIODE_77/a]] [get_pin IN_PORT_DIODE_77/a] ; connect_net din1[20] [get_pin IN_PORT_DIODE_77/a] ; disconnect_net [all_connected [get_pin IN_PORT_DIODE_78/a]] [get_pin IN_PORT_DIODE_78/a] ; connect_net din1[19] [get_pin IN_PORT_DIODE_78/a] ; disconnect_net [all_connected [get_pin IN_PORT_DIODE_79/a]] [get_pin IN_PORT_DIODE_79/a] ; connect_net din1[18] [get_pin IN_PORT_DIODE_79/a] ; disconnect_net [all_connected [get_pin IN_PORT_DIODE_80/a]] [get_pin IN_PORT_DIODE_80/a] ; connect_net din1[17] [get_pin IN_PORT_DIODE_80/a] ; disconnect_net [all_connected [get_pin IN_PORT_DIODE_81/a]] [get_pin IN_PORT_DIODE_81/a] ; connect_net din1[16] [get_pin IN_PORT_DIODE_81/a] ; disconnect_net [all_connected [get_pin IN_PORT_DIODE_82/a]] [get_pin IN_PORT_DIODE_82/a] ; connect_net din1[15] [get_pin IN_PORT_DIODE_82/a] ; disconnect_net [all_connected [get_pin IN_PORT_DIODE_83/a]] [get_pin IN_PORT_DIODE_83/a] ; connect_net din1[14] [get_pin IN_PORT_DIODE_83/a] ; disconnect_net [all_connected [get_pin IN_PORT_DIODE_84/a]] [get_pin IN_PORT_DIODE_84/a] ; connect_net din1[13] [get_pin IN_PORT_DIODE_84/a] ; disconnect_net [all_connected [get_pin IN_PORT_DIODE_69/a]] [get_pin IN_PORT_DIODE_69/a] ; connect_net din1[12] [get_pin IN_PORT_DIODE_69/a] ; disconnect_net [all_connected [get_pin IN_PORT_DIODE_70/a]] [get_pin IN_PORT_DIODE_70/a] ; connect_net din1[11] [get_pin IN_PORT_DIODE_70/a] ; disconnect_net [all_connected [get_pin IN_PORT_DIODE_156/a]] [get_pin IN_PORT_DIODE_156/a] ; connect_net test_si19 [get_pin IN_PORT_DIODE_156/a] ; disconnect_net [all_connected [get_pin IN_PORT_DIODE_157/a]] [get_pin IN_PORT_DIODE_157/a] ; connect_net test_si18 [get_pin IN_PORT_DIODE_157/a] ; disconnect_net [all_connected [get_pin IN_PORT_DIODE_158/a]] [get_pin IN_PORT_DIODE_158/a] ; connect_net test_si17 [get_pin IN_PORT_DIODE_158/a] ; disconnect_net [all_connected [get_pin IN_PORT_DIODE_159/a]] [get_pin IN_PORT_DIODE_159/a] ; connect_net test_si16 [get_pin IN_PORT_DIODE_159/a] ; disconnect_net [all_connected [get_pin IN_PORT_DIODE_148/a]] [get_pin IN_PORT_DIODE_148/a] ; connect_net test_si15 [get_pin IN_PORT_DIODE_148/a] ; disconnect_net [all_connected [get_pin IN_PORT_DIODE_149/a]] [get_pin IN_PORT_DIODE_149/a] ; connect_net test_si14 [get_pin IN_PORT_DIODE_149/a] ; disconnect_net [all_connected [get_pin IN_PORT_DIODE_150/a]] [get_pin IN_PORT_DIODE_150/a] ; connect_net test_si13 [get_pin IN_PORT_DIODE_150/a] ; disconnect_net [all_connected [get_pin IN_PORT_DIODE_151/a]] [get_pin IN_PORT_DIODE_151/a] ; connect_net test_si12 [get_pin IN_PORT_DIODE_151/a] ; disconnect_net [all_connected [get_pin IN_PORT_DIODE_152/a]] [get_pin IN_PORT_DIODE_152/a] ; connect_net test_si11 [get_pin IN_PORT_DIODE_152/a] ; disconnect_net [all_connected [get_pin IN_PORT_DIODE_153/a]] [get_pin IN_PORT_DIODE_153/a] ; connect_net test_si10 [get_pin IN_PORT_DIODE_153/a] ; disconnect_net [all_connected [get_pin IN_PORT_DIODE_154/a]] [get_pin IN_PORT_DIODE_154/a] ; connect_net test_si9 [get_pin IN_PORT_DIODE_154/a] ; disconnect_net [all_connected [get_pin IN_PORT_DIODE_155/a]] [get_pin IN_PORT_DIODE_155/a] ; connect_net test_si8 [get_pin IN_PORT_DIODE_155/a] ; disconnect_net [all_connected [get_pin IN_PORT_DIODE_140/a]] [get_pin IN_PORT_DIODE_140/a] ; connect_net test_si7 [get_pin IN_PORT_DIODE_140/a] ; disconnect_net [all_connected [get_pin IN_PORT_DIODE_141/a]] [get_pin IN_PORT_DIODE_141/a] ; connect_net test_si6 [get_pin IN_PORT_DIODE_141/a] ; disconnect_net [all_connected [get_pin IN_PORT_DIODE_142/a]] [get_pin IN_PORT_DIODE_142/a] ; connect_net test_si5 [get_pin IN_PORT_DIODE_142/a] ; disconnect_net [all_connected [get_pin IN_PORT_DIODE_143/a]] [get_pin IN_PORT_DIODE_143/a] ; connect_net test_si4 [get_pin IN_PORT_DIODE_143/a] ; disconnect_net [all_connected [get_pin IN_PORT_DIODE_144/a]] [get_pin IN_PORT_DIODE_144/a] ; connect_net test_si3 [get_pin IN_PORT_DIODE_144/a] ; disconnect_net [all_connected [get_pin IN_PORT_DIODE_145/a]] [get_pin IN_PORT_DIODE_145/a] ; connect_net test_si2 [get_pin IN_PORT_DIODE_145/a] ; disconnect_net [all_connected [get_pin IN_PORT_DIODE_146/a]] [get_pin IN_PORT_DIODE_146/a] ; connect_net test_si1 [get_pin IN_PORT_DIODE_146/a] ; disconnect_net [all_connected [get_pin IN_PORT_DIODE_147/a]] [get_pin IN_PORT_DIODE_147/a] ; connect_net test_tm [get_pin IN_PORT_DIODE_147/a] ; disconnect_net [all_connected [get_pin IN_PORT_DIODE_132/a]] [get_pin IN_PORT_DIODE_132/a] ; connect_net scan_enable [get_pin IN_PORT_DIODE_132/a] ; disconnect_net [all_connected [get_pin IN_PORT_DIODE_133/a]] [get_pin IN_PORT_DIODE_133/a] ; connect_net en_rd_alu [get_pin IN_PORT_DIODE_133/a] ; disconnect_net [all_connected [get_pin IN_PORT_DIODE_134/a]] [get_pin IN_PORT_DIODE_134/a] ; connect_net en_wr_alu [get_pin IN_PORT_DIODE_134/a] ; disconnect_net [all_connected [get_pin IN_PORT_DIODE_135/a]] [get_pin IN_PORT_DIODE_135/a] ; connect_net en_rd1 [get_pin IN_PORT_DIODE_135/a] ; disconnect_net [all_connected [get_pin IN_PORT_DIODE_136/a]] [get_pin IN_PORT_DIODE_136/a] ; connect_net en_wr1 [get_pin IN_PORT_DIODE_136/a] ; disconnect_net [all_connected [get_pin IN_PORT_DIODE_137/a]] [get_pin IN_PORT_DIODE_137/a] ; connect_net en_rd0 [get_pin IN_PORT_DIODE_137/a] ; disconnect_net [all_connected [get_pin IN_PORT_DIODE_138/a]] [get_pin IN_PORT_DIODE_138/a] ; connect_net en_wr0 [get_pin IN_PORT_DIODE_138/a] ; disconnect_net [all_connected [get_pin IN_PORT_DIODE_139/a]] [get_pin IN_PORT_DIODE_139/a] ; connect_net en_init [get_pin IN_PORT_DIODE_139/a] ; disconnect_net [all_connected [get_pin IN_PORT_DIODE_131/a]] [get_pin IN_PORT_DIODE_131/a] ; connect_net rstb [get_pin IN_PORT_DIODE_131/a] ; "
cmds                 = "{ Cell            LeafCells          get_flat_cells          "" filter,of_objects,regexp,nocase,exact,all,quiet,patterns,physical,qregexp } { Cell LogicalCells get_cells      "" hierarchical,filter,of_objects,regexp,nocase,exact,all,quiet,patterns,logical } { Net  Nets         get_flat_nets  "" filter,of_objects,regexp,nocase,exact,all,quiet,compact,patterns,physical } { Net  LogicalNets  get_nets       "" hierarchical,filter,of_objects,regexp,nocase,exact,all,quiet,compact,patterns,logical } { Pin             LeafPins           get_flat_pins           "" filter,of_objects,regexp,nocase,exact,all,quiet,patterns,physical,qregexp } { Pin  LogicalPins  get_pins       "" hierarchical,filter,of_objects,regexp,nocase,exact,all,quiet,patterns,logical } { Port        Ports              get_ports               "" filter,of_objects,regexp,nocase,exact,all,quiet,patterns,logical,physical } { PhysicalBus PhysicalBuses      get_physical_buses      "" filter,of_objects,regexp,nocase,exact,quiet,patterns,physical } { Clock       Clocks             get_clocks              "" filter,regexp,nocase,quiet,patterns,logical,physical } { Movebound   Movebounds         get_bounds              "" filter,of_objects,regexp,nocase,exact,quiet,patterns,physical } { Netshape    Netshapes          get_net_shapes          "" filter,of_objects,quiet,patterns,physical } { PinGuide    PinGuides          get_pin_guides          "" filter,regexp,nocase,exact,quiet,patterns,physical } { Keepout     PlacementBlockages get_placement_blockages "" filter,quiet,patterns,physical } { PlanGroup   PlanGroups         get_plan_groups         "" filter,of_objects,regexp,nocase,exact,quiet,patterns,physical } { PlangroupPinshape PlangroupPinshapes get_plan_group_pin_shapes "" filter,of_objects,regexp,nocase,exact,quiet,patterns,physical } { RouteGuide  RouteGuides        get_route_guides        "" filter,quiet,patterns,physical } { RoutingBlockage  RoutingBlockage get_routing_blockage  "" filter,quiet,patterns,physical } { Pinshape    Terminals          get_terminals           "" filter,of_objects,regexp,nocase,exact,quiet,patterns,physical } { Pinshape        PinShapes          get_pin_shapes          "" filter,of_objects,regexp,nocase,exact,quiet,patterns,physical } { Text        Texts              get_text                "" filter,quiet,patterns,physical } { Polygon     UserShapes         get_user_shapes         "" filter,regexp,nocase,exact,quiet,patterns,physical } { Via         Vias               get_vias                "" filter,of_objects,quiet,patterns,physical } { VoltageArea VoltageAreas       get_voltage_areas       "" filter,of_objects,regexp,nocase,exact,quiet,patterns,physical } { RouteCorridor RoutingCorridors    get_routing_corridors    "" filter,of_objects,regexp,nocase,exact,quiet,patterns,physical } { RouteCorridorShape RoutingCorridorShapes get_routing_corridor_shapes      "" filter,of_objects,regexp,nocase,exact,quiet,patterns,physical } { Siterow     SiteRow            get_site_rows           "" filter,regexp,nocase,exact,quiet,patterns,physical } { EditGroup   EditGroups         get_edit_groups         "" filter,of_objects,regexp,nocase,exact,quiet,patterns,physical } { RPGroup     RPGroups           get_rp_groups           "" filter,of_objects,regexp,nocase,exact,quiet,patterns,physical } { ViaMaster   ViaMasters         ::ekkimw::getViaMasters ::ekkimw::getViaMasters physical,returnsString } { PowerDomain  PowerDomains      ::ekkimw::getPowerDomains ::ekkimw::getPowerDomains logical,returnsString }"
cnt                  = "98"
col                  = "1"
coll_shape           = ""
collection_deletion_effort = "medium"
collection_result_display_limit = "100"
command_log_file     = "./command.log"
company              = ""
compatibility_version = "J-2014.09-SP1"
compile_clock_gating_through_hierarchy = "false"
compile_dont_use_dedicated_scanout = "1"
compile_enable_async_mux_mapping = "true"
compile_enable_dyn_max_cap = "false"
compile_enhanced_resource_sharing = "false"
compile_instance_name_prefix = "post_route"
compile_instance_name_suffix = ""
compile_keep_original_for_external_references = "false"
compile_log_format   = "  %elap_time %area %wns %tns %drc %endpoint"
compile_mark_clock_network = "true"
compile_new_rom_map  = "false"
compile_no_new_cells_at_top_level = "false"
compile_power_domain_boundary_optimization = "true"
compile_retime_exception_registers = "false"
compile_run_mux_mapping_pre_hlo = "false"
compile_seqmap_honor_sync_set_reset = "false"
compile_seqmap_identify_shift_registers = "true"
compile_seqmap_identify_shift_registers_with_synchronous_logic = "false"
compile_seqmap_identify_shift_registers_with_synchronous_logic_ascii = "false"
compile_seqmap_propagate_constants_size_only = "true"
compile_state_reachability_high_effort_merge = "false"
compile_ultra_ungroup_small_hierarchies = "true"
complete_mixed_mode_extraction = "true"
cong_mux_decomp      = "false"
cong_mux_sel2mux     = "false"
count                = "50850"
cp_full_abut_cts_region_aware = "false"
cp_in_full_abut_mode = "false"
cp_para_max_subjob_num = "10"
cpd_skip_timing_check = "true"
create_clock_no_input_delay = "false"
ctdn_enable_ccs_low_cap = "true"
ctldb_use_old_prot_flow = "false"
cto_enable_drc_fixing = "true"
ctran_val            = "50.0"
cts_add_clock_domain_name = "false"
cts_blockage_aware   = "true"
cts_cell_class       = "BOUNDARY"
cts_cells            = "<array?>"
cts_clock_opt_batch_mode = "false"
cts_clock_source_is_exclude_pin = "true"
cts_do_characterization = "false"
cts_enable_clock_at_hierarchical_pin = "true"
cts_enable_drc_fixing_on_data = "false"
cts_enable_priority_driven = "false"
cts_enable_rc_constraints = "false"
cts_fix_clock_tree_sinks = "false"
cts_fix_drc_beyond_exceptions = "true"
cts_force_user_constraints = "false"
cts_honor_detail_routed_nets = "true"
cts_icgr_enforce_voltage_areas = "true"
cts_instance_name_prefix = "cts_"
cts_logic_level_balance = "FALSE"
cts_low_power        = "false"
cts_move_clock_gate  = "false"
cts_mv_dummy_hierarchy = "true"
cts_mv_enhanced_robustness = "true"
cts_net_name_prefix  = ""
cts_new_one_fanout_path = "true"
cts_ocv_path_sharing_derating_threshold = "0.09"
cts_operating_condition = "max"
cts_prects_upsize_gates = "true"
cts_priority_driven_redo_drc_tree_for_normal = "true"
cts_process_net_with_mv_violation = "false"
cts_push_down_buffer = "false"
cts_rc_relax_factor  = "1"
cts_region_aware     = "true"
cts_self_gating_connect_scan_enable = "false"
cts_self_gating_data_toggle_rate_filter = "0.001"
cts_self_gating_num_regs = "20000"
cts_self_gating_num_regs_max_percent = "24"
cts_self_gating_num_regs_max_percent_total_cell = "7"
cts_self_gating_reg_power_filter = "0.001"
cts_self_gating_wns_backoff = "0.23"
cts_skip_postlude_for_clock_opt = "false"
cts_skip_prelude_for_clock_opt = "false"
cts_status           = "1"
cts_target_cap       = "0"
cts_target_transition = "0"
cts_traverse_dont_touch_subtrees = "true"
cts_use_arnoldi_based_delays = "false"
cts_use_debug_mode   = "true"
cts_use_lib_max_fanout = "false"
cts_use_sdc_max_fanout = "false"
curcell              = "garrayfib_9_r11c0"
curr_index           = "2"
curr_val             = "103.5"
current_design       = ""
current_instance     = ""
db_load_ccs_data     = "false"
db_load_ccs_noise_data = "true"
db_load_ccs_power_data = "false"
dc_lib_project_enabled = "FALSE"
dct_placement_ignore_scan = "false"
ddc_allow_unknown_packed_commands = "true"
ddc_verbose          = "false"
def_enable_ndr_softspacing = "false"
def_enable_no_legalize_name = "true"
def_non_default_width_wiring_to_net = "false"
default_input_delay  = "30"
default_name_rules   = ""
default_output_delay = "30"
default_port_connection_class = "universal"
default_schematic_options = "-size infinite"
default_strtx        = "-25.2"
default_strty        = "-12.768"
default_suppress_errors = ""
default_xstep        = "50.4"
default_ystep        = "25.536"
delay_cell           = "d04bfn13wn*"
delay_value          = "333.333333333"
derived_upf          = "false"
die_area             = "91699.8"
die_bound            = "{0.000 0.000} {302.400 0.000} {302.400 303.240} {0.000 303.240} {0.000 0.000}"
die_llx              = "0.000"
die_lly              = "0.000"
die_urx              = "302.400"
die_ury              = "303.240"
diehalo_height       = "0"
diehalo_width        = "0"
diode_cell_insert    = "d04_ln_misc_p1273_3x1r6u1_psss_0.75v_-10c_nldm/d04gnc01lnz00"
direction            = "up"
disable_auto_time_borrow = "false"
disable_case_analysis = "false"
disable_conditional_mode_analysis = "false"
disable_delta_slew_for_tran_cstr = "false"
disable_library_transition_degradation = "false"
dist                 = "8.75762719006"
dist_x               = "-5.515"
dist_y               = "-6.803"
distgrid             = "<array?>"
do_operand_isolation = "false"
dont_bind_unused_pins_to_logic_constant = "false"
dont_touch_nets_with_size_only_cells = "false"
dont_use_default     = "vcc {SPECIAL: voltage pins} vss {SPECIAL: voltage pins} d04bfn00*ua5 {HIGH_COST: Buffer count increases and synthesis uses only this drive strength if allowed} d04bfn00?n0b3 {SPECIAL:b3 and b4 were pruned to maintain cell P/N timing, area, totalZ across the family} d04bfn00?n0b4 {SPECIAL:b3 and b4 were pruned to maintain cell P/N timing, area, totalZ across the family} d04hgy* {SPECIAL:Synchronizers and Metastable Hardened DFFs} d04hhy* { SPECIAL:Synchronizer Cell} d04nob03wn0c0 { Incorrect transition value is library} d04bbf* {FILL_ONLY:Functional bonus cells. Used during ECO mode} d04bca* {FILL_ONLY:Functional bonus cells. Used during ECO mode} d04bco* {FILL_ONLY:Functional bonus cells. Used during ECO mode} d04bfy* {FILL_ONLY:Functional bonus cells. Used during ECO mode} d04bin* {FILL_ONLY:Functional bonus cells. Used during ECO mode} d04bly* {FILL_ONLY:Functional bonus cells. Used during ECO mode} d04bmb* {FILL_ONLY:Functional bonus cells. Used during ECO mode} d04bna* {FILL_ONLY:Functional bonus cells. Used during ECO mode} d04bno* {FILL_ONLY:Functional bonus cells. Used during ECO mode} d04bth* {FILL_ONLY:Functional bonus cells. Used during ECO mode} d04bxo* {FILL_ONLY:Functional bonus cells. Used during ECO mode} d04bdc* {FILL_ONLY:Functional bonus cells} d04bgn* {FILL_ONLY:Functional bonus cells} d04bfn00?nua5 {LOW_DRIVE CELL} d04ann04?n0a5 {DRC COST: HPD Cells} d04ann04?n0b0 {DRC COST: HPD Cells} d04ann04?n0b5 {DRC COST: HPD Cells} d04con01?n0b0 {DRC COST: HPD Cells} d04nab03?n0b0 {DRC COST: HPD Cells} d04nan02?n0a5 {DRC COST: HPD Cells} d04nan02?n0b0 {DRC COST: HPD Cells} d04nan03?n0b0 {DRC COST: HPD Cells} d04nan04?n0b0 {DRC COST: HPD Cells} d04non02?n0b0 {DRC COST: HPD Cells} d04non03?n0b0 {DRC COST: HPD Cells} d04non04?n0b0 {DRC COST: HPD Cells} d04orn03?n0a5 {DRC COST: HPD Cells} d04orn04?n0a5 {DRC COST: HPD Cells} d04orn04?n0b0 {DRC COST: HPD Cells} d04orn04?n0b5 {DRC COST: HPD Cells} d04bfn1* {ROUTE_ONLY:Min delay buffers/inverters.  Used during hold fixing} d04inn12* {ROUTE_ONLY:Min delay buffers/inverters.  Used during hold fixing} d04gbf* {CTS_ONLY:Clock buffers and inverters.  Used during CTS} d04gin* {CTS_ONLY:Clock buffers and inverters.  Used during CTS} d04gan* {RTL_ONLY:RTL instantition required. Clock logical cells} d04gna* {RTL_ONLY:RTL instantition required. Clock logical cells} d04gno* {RTL_ONLY:RTL instantition required. Clock logical cells} d04gor* {RTL_ONLY:RTL instantition required. Clock logical cells} d04gmx22* {RTL_ONLY:RTL instantition required. Clock logical cells} d04cdc03* {RTL_ONLY:RTL instantition required. Clock divider.} d04cgc00* {CTS_ONLY:Gated clock buffers.  CTS uses cgc01} d04cgc02* {CTS_ONLY:Gated clock buffers.  CTS uses cgc01} d04cgc03* {CTS_ONLY:Gated clock buffers.  CTS uses cgc01} d04cgm22* {CTS_ONLY:Gated clock buffers.  CTS uses cgc01} d04frt03?d0k0 {Retention flop : incorrect embedded well tap causes DRC violation } d04f2* {HIGH_COST:Multi Bit Flop: Need special flow to use it. } d04f4* {HIGH_COST:Multi Bit Flop: Need special flow to use it. } d04qct01* {SPECIAL:Inconsitent direction of lib pins b/w logical and physical library} d04qct00* {SPECIAL:Inconsitent direction of lib pins b/w logical and physical library} d04cab13?d0b5 {HIGH_COST:Have implant layers missing, and cause drcd NV*_UV* violations} d04cab13?d0c5 {HIGH_COST:Have implant layers missing, and cause drcd NV*_UV* violations} {d04xnk04ld0e5 d04swo01ld0h0 d04swo01ld0f0 d04swo00ld0h0 d04swo00ld0f0 d04gin20ld0f0 d04xnk04nd0e5 d04swo01nd0h0 d04swo01nd0f0 d04swo00nd0h0 d04swo00nd0f0 d04gin20nd0f0 d04xnk04wd0e5 d04swo01wd0h0 d04swo01wd0f0 d04swo00wd0h0 d04swo00wd0f0 d04gno00wd0d0 d04gno00wd0b0 d04gin20wd0f0 d04xnk04yd0e5 d04swo01yd0h0 d04swo01yd0f0 d04swo00yd0h0 d04swo00yd0f0 d04gin20yd0f0 d04frt03yd0g0 d04xnk04nd0e5 d04swo01nd0h0 d04swo01nd0f0 d04swo00nd0h0 d04swo00nd0f0 d04gin20nd0f0 d04xnk04ld0e5 d04swo01ld0h0 d04swo01ld0f0 d04swo00ld0h0 d04swo00ld0f0 d04gin20ld0f0 d04xnk04wd0e5 d04swo01wd0h0 d04swo01wd0f0 d04swo00wd0h0 d04swo00wd0f0 d04gno00wd0d0 d04gno00wd0b0 d04gin20wd0f0 d04xnk04yd0e5 d04swo01yd0h0 d04swo01yd0f0 d04swo00yd0h0 d04swo00yd0f0 d04gin20yd0f0 d04frt03yd0g0} {SPECIAL: Cells with max_capacitance=0 in the lib file}"
dont_use_list        = "vcc {SPECIAL: voltage pins} vss {SPECIAL: voltage pins} d04bfn00*ua5 {HIGH_COST: Buffer count increases and synthesis uses only this drive strength if allowed} d04bfn00?n0b3 {SPECIAL:b3 and b4 were pruned to maintain cell P/N timing, area, totalZ across the family} d04bfn00?n0b4 {SPECIAL:b3 and b4 were pruned to maintain cell P/N timing, area, totalZ across the family} d04hgy* {SPECIAL:Synchronizers and Metastable Hardened DFFs} d04hhy* { SPECIAL:Synchronizer Cell} d04nob03wn0c0 { Incorrect transition value is library} d04bbf* {FILL_ONLY:Functional bonus cells. Used during ECO mode} d04bca* {FILL_ONLY:Functional bonus cells. Used during ECO mode} d04bco* {FILL_ONLY:Functional bonus cells. Used during ECO mode} d04bfy* {FILL_ONLY:Functional bonus cells. Used during ECO mode} d04bin* {FILL_ONLY:Functional bonus cells. Used during ECO mode} d04bly* {FILL_ONLY:Functional bonus cells. Used during ECO mode} d04bmb* {FILL_ONLY:Functional bonus cells. Used during ECO mode} d04bna* {FILL_ONLY:Functional bonus cells. Used during ECO mode} d04bno* {FILL_ONLY:Functional bonus cells. Used during ECO mode} d04bth* {FILL_ONLY:Functional bonus cells. Used during ECO mode} d04bxo* {FILL_ONLY:Functional bonus cells. Used during ECO mode} d04bdc* {FILL_ONLY:Functional bonus cells} d04bgn* {FILL_ONLY:Functional bonus cells} d04bfn00?nua5 {LOW_DRIVE CELL} d04ann04?n0a5 {DRC COST: HPD Cells} d04ann04?n0b0 {DRC COST: HPD Cells} d04ann04?n0b5 {DRC COST: HPD Cells} d04con01?n0b0 {DRC COST: HPD Cells} d04nab03?n0b0 {DRC COST: HPD Cells} d04nan02?n0a5 {DRC COST: HPD Cells} d04nan02?n0b0 {DRC COST: HPD Cells} d04nan03?n0b0 {DRC COST: HPD Cells} d04nan04?n0b0 {DRC COST: HPD Cells} d04non02?n0b0 {DRC COST: HPD Cells} d04non03?n0b0 {DRC COST: HPD Cells} d04non04?n0b0 {DRC COST: HPD Cells} d04orn03?n0a5 {DRC COST: HPD Cells} d04orn04?n0a5 {DRC COST: HPD Cells} d04orn04?n0b0 {DRC COST: HPD Cells} d04orn04?n0b5 {DRC COST: HPD Cells} d04bfn1* {ROUTE_ONLY:Min delay buffers/inverters.  Used during hold fixing} d04inn12* {ROUTE_ONLY:Min delay buffers/inverters.  Used during hold fixing} d04gbf* {CTS_ONLY:Clock buffers and inverters.  Used during CTS} d04gin* {CTS_ONLY:Clock buffers and inverters.  Used during CTS} d04gan* {RTL_ONLY:RTL instantition required. Clock logical cells} d04gna* {RTL_ONLY:RTL instantition required. Clock logical cells} d04gno* {RTL_ONLY:RTL instantition required. Clock logical cells} d04gor* {RTL_ONLY:RTL instantition required. Clock logical cells} d04gmx22* {RTL_ONLY:RTL instantition required. Clock logical cells} d04cdc03* {RTL_ONLY:RTL instantition required. Clock divider.} d04cgc00* {CTS_ONLY:Gated clock buffers.  CTS uses cgc01} d04cgc02* {CTS_ONLY:Gated clock buffers.  CTS uses cgc01} d04cgc03* {CTS_ONLY:Gated clock buffers.  CTS uses cgc01} d04cgm22* {CTS_ONLY:Gated clock buffers.  CTS uses cgc01} d04frt03?d0k0 {Retention flop : incorrect embedded well tap causes DRC violation } d04f2* {HIGH_COST:Multi Bit Flop: Need special flow to use it. } d04f4* {HIGH_COST:Multi Bit Flop: Need special flow to use it. } d04qct01* {SPECIAL:Inconsitent direction of lib pins b/w logical and physical library} d04qct00* {SPECIAL:Inconsitent direction of lib pins b/w logical and physical library} d04cab13?d0b5 {HIGH_COST:Have implant layers missing, and cause drcd NV*_UV* violations} d04cab13?d0c5 {HIGH_COST:Have implant layers missing, and cause drcd NV*_UV* violations} {d04xnk04ld0e5 d04swo01ld0h0 d04swo01ld0f0 d04swo00ld0h0 d04swo00ld0f0 d04gin20ld0f0 d04xnk04nd0e5 d04swo01nd0h0 d04swo01nd0f0 d04swo00nd0h0 d04swo00nd0f0 d04gin20nd0f0 d04xnk04wd0e5 d04swo01wd0h0 d04swo01wd0f0 d04swo00wd0h0 d04swo00wd0f0 d04gno00wd0d0 d04gno00wd0b0 d04gin20wd0f0 d04xnk04yd0e5 d04swo01yd0h0 d04swo01yd0f0 d04swo00yd0h0 d04swo00yd0f0 d04gin20yd0f0 d04frt03yd0g0 d04xnk04nd0e5 d04swo01nd0h0 d04swo01nd0f0 d04swo00nd0h0 d04swo00nd0f0 d04gin20nd0f0 d04xnk04ld0e5 d04swo01ld0h0 d04swo01ld0f0 d04swo00ld0h0 d04swo00ld0f0 d04gin20ld0f0 d04xnk04wd0e5 d04swo01wd0h0 d04swo01wd0f0 d04swo00wd0h0 d04swo00wd0f0 d04gno00wd0d0 d04gno00wd0b0 d04gin20wd0f0 d04xnk04yd0e5 d04swo01yd0h0 d04swo01yd0f0 d04swo00yd0h0 d04swo00yd0f0 d04gin20yd0f0 d04frt03yd0g0} {SPECIAL: Cells with max_capacitance=0 in the lib file}"
dont_use_pt_eco      = "vcc {SPECIAL: voltage pins} d04bfn00?*n0b3 {SPECIAL:b3 and b4 were pruned to maintain cell P/N timing, area, totalZ across the family} d04bfn00?*n0b4 {SPECIAL:b3 and b4 were pruned to maintain cell P/N timing, area, totalZ across the family} d04hgy?* {SPECIAL:Synchronizers and Metastable Hardened DFFs} d04hhy?* {SPECIAL:Synchronizers and Metastable Hardened DFFs} d04slc?* {Level shifters , used in upf flow} d04swa00?* {MPD_ONLY:AND/OR type firewall cells} d04swo00?* {MPD_ONLY:AND/OR type firewall cells} d04pws?* {MPD_ONLY:Power switches} d04pws10?* {MPD_ONLY:Power switches} d04sc?* {MPD_ONLY:Always-on self-isolated clock buffers/inverters.  Used in the UPF flow} d04dly0?* {MPD_ONLY:Always-on delay cells.  Used in the UPF flow} d04swi00?* {MPD_ONLY:Isolation inverter.  Used in the UPF flow} d04swb00?* {MPD_ONLY:Isolation buffer.  Used in the UPF flow} d04slg?* {MPD_ONLY:Level Shifter.  Used in the UPF flow} d04sv?* {MPD_ONLY:Level Shifter.  Used in the UPF flow} d04bbf?* {FILL_ONLY:Functional bonus cells. Used during ECO mode} d04bca?* {FILL_ONLY:Functional bonus cells. Used during ECO mode} d04bco?* {FILL_ONLY:Functional bonus cells. Used during ECO mode} d04bfy?* {FILL_ONLY:Functional bonus cells. Used during ECO mode} d04bin?* {FILL_ONLY:Functional bonus cells. Used during ECO mode} d04bly?* {FILL_ONLY:Functional bonus cells. Used during ECO mode} d04bmb?* {FILL_ONLY:Functional bonus cells. Used during ECO mode} d04bna?* {FILL_ONLY:Functional bonus cells. Used during ECO mode} d04bno?* {FILL_ONLY:Functional bonus cells. Used during ECO mode} d04bth?* {FILL_ONLY:Functional bonus cells. Used during ECO mode} d04bxo?* {FILL_ONLY:Functional bonus cells. Used during ECO mode} d04bdc?* {FILL_ONLY:Functional bonus cells} d04bgn?* {FILL_ONLY:Functional bonus cells} d04bfn00?*nua5 {LOW DRIVE CELL} d04ann04?n0a5 {DRC COST: HPD Cells} d04ann04?n0b0 {DRC COST: HPD Cells} d04ann04?n0b5 {DRC COST: HPD Cells} d04con01?n0b0 {DRC COST: HPD Cells} d04nab03?n0b0 {DRC COST: HPD Cells} d04nan02?n0a5 {DRC COST: HPD Cells} d04nan02?n0b0 {DRC COST: HPD Cells} d04nan03?n0b0 {DRC COST: HPD Cells} d04nan04?n0b0 {DRC COST: HPD Cells} d04non02?n0b0 {DRC COST: HPD Cells} d04non03?n0b0 {DRC COST: HPD Cells} d04non04?n0b0 {DRC COST: HPD Cells} d04orn03?n0a5 {DRC COST: HPD Cells} d04orn04?n0a5 {DRC COST: HPD Cells} d04orn04?n0b0 {DRC COST: HPD Cells} d04orn04?n0b5 {DRC COST: HPD Cells} d04bfn1?* {ROUTE_ONLY:Min delay buffers/inverters.  Used during hold fixing} d04inn12?* {ROUTE_ONLY:Min delay buffers/inverters.  Used during hold fixing} d04gbf?* {CTS_ONLY:Clock buffers and inverters.  Used during CTS} d04gin?* {CTS_ONLY:Clock buffers and inverters.  Used during CTS} d04gan?* {RTL_ONLY:RTL instantition required. Clock logical cells} d04gna?* {RTL_ONLY:RTL instantition required. Clock logical cells} d04gno?* {RTL_ONLY:RTL instantition required. Clock logical cells} d04gor?* {RTL_ONLY:RTL instantition required. Clock logical cells} d04gmx22?* {RTL_ONLY:RTL instantition required. Clock logical cells} d04cdc03?* {RTL_ONLY:RTL instantition required. Clock divider.} d04cgc00?* {CTS_ONLY:Gated clock buffers.  CTS uses cgc01} d04cgc02?* {CTS_ONLY:Gated clock buffers.  CTS uses cgc01} d04cgc03?* {CTS_ONLY:Gated clock buffers.  CTS uses cgc01} d04cgm22?* {CTS_ONLY:Gated clock buffers.  CTS uses cgc01} d04frt03?*d0k0 {Retention flop : incorrect embedded well tap causes DRC violation } d04f2?* {HIGH_COST:Multi Bit Flop: Need special flow to use it. } d04f4?* {HIGH_COST:Multi Bit Flop: Need special flow to use it. } d04qct01?* {SPECIAL:Inconsitent direction of lib pins b/w logical and physical library} d04qct00?* {SPECIAL:Inconsitent direction of lib pins b/w logical and physical library} d04cab13?d0b5 {HIGH_COST:Have implant layers missing, and cause drcd NV*_UV* violations} d04cab13?d0c5 {HIGH_COST:Have implant layers missing, and cause drcd NV*_UV* violations} {d04xnk04ld0e5 d04swo01ld0h0 d04swo01ld0f0 d04swo00ld0h0 d04swo00ld0f0 d04gin20ld0f0 d04xnk04nd0e5 d04swo01nd0h0 d04swo01nd0f0 d04swo00nd0h0 d04swo00nd0f0 d04gin20nd0f0 d04xnk04wd0e5 d04swo01wd0h0 d04swo01wd0f0 d04swo00wd0h0 d04swo00wd0f0 d04gno00wd0d0 d04gno00wd0b0 d04gin20wd0f0 d04xnk04yd0e5 d04swo01yd0h0 d04swo01yd0f0 d04swo00yd0h0 d04swo00yd0f0 d04gin20yd0f0 d04frt03yd0g0 d04xnk04nd0e5 d04swo01nd0h0 d04swo01nd0f0 d04swo00nd0h0 d04swo00nd0f0 d04gin20nd0f0 d04xnk04ld0e5 d04swo01ld0h0 d04swo01ld0f0 d04swo00ld0h0 d04swo00ld0f0 d04gin20ld0f0 d04xnk04wd0e5 d04swo01wd0h0 d04swo01wd0f0 d04swo00wd0h0 d04swo00wd0f0 d04gno00wd0d0 d04gno00wd0b0 d04gin20wd0f0 d04xnk04yd0e5 d04swo01yd0h0 d04swo01yd0f0 d04swo00yd0h0 d04swo00yd0f0 d04gin20yd0f0 d04frt03yd0g0} {SPECIAL: Cells with max_capacitance=0 in the lib file}"
dont_use_rtl         = "vcc {SPECIAL: voltage pins} vss {SPECIAL: voltage pins} d04bfn00?n0b3 {SPECIAL:b3 and b4 were pruned to maintain cell P/N timing, area, totalZ across the family} d04bfn00?n0b4 {SPECIAL:b3 and b4 were pruned to maintain cell P/N timing, area, totalZ across the family} d04qct01* {SPECIAL:Inconsitent direction of lib pins b/w logical and physical library} d04qct00* {SPECIAL:Inconsitent direction of lib pins b/w logical and physical library} {d04xnk04ld0e5 d04swo01ld0h0 d04swo01ld0f0 d04swo00ld0h0 d04swo00ld0f0 d04gin20ld0f0 d04xnk04nd0e5 d04swo01nd0h0 d04swo01nd0f0 d04swo00nd0h0 d04swo00nd0f0 d04gin20nd0f0 d04xnk04wd0e5 d04swo01wd0h0 d04swo01wd0f0 d04swo00wd0h0 d04swo00wd0f0 d04gno00wd0d0 d04gno00wd0b0 d04gin20wd0f0 d04xnk04yd0e5 d04swo01yd0h0 d04swo01yd0f0 d04swo00yd0h0 d04swo00yd0f0 d04gin20yd0f0 d04frt03yd0g0 d04xnk04nd0e5 d04swo01nd0h0 d04swo01nd0f0 d04swo00nd0h0 d04swo00nd0f0 d04gin20nd0f0 d04xnk04ld0e5 d04swo01ld0h0 d04swo01ld0f0 d04swo00ld0h0 d04swo00ld0f0 d04gin20ld0f0 d04xnk04wd0e5 d04swo01wd0h0 d04swo01wd0f0 d04swo00wd0h0 d04swo00wd0f0 d04gno00wd0d0 d04gno00wd0b0 d04gin20wd0f0 d04xnk04yd0e5 d04swo01yd0h0 d04swo01yd0f0 d04swo00yd0h0 d04swo00yd0f0 d04gin20yd0f0 d04frt03yd0g0} {SPECIAL: Cells with max_capacitance=0 in the lib file}"
dont_use_sign_off    = "vcc {SPECIAL: voltage pins} vss {SPECIAL: voltage pins} d04bfn00?n0b3 {SPECIAL:b3 and b4 were pruned to maintain cell P/N timing, area, totalZ across the family} d04bfn00?n0b4 {SPECIAL:b3 and b4 were pruned to maintain cell P/N timing, area, totalZ across the family} {d04xnk04ld0e5 d04swo01ld0h0 d04swo01ld0f0 d04swo00ld0h0 d04swo00ld0f0 d04gin20ld0f0 d04xnk04nd0e5 d04swo01nd0h0 d04swo01nd0f0 d04swo00nd0h0 d04swo00nd0f0 d04gin20nd0f0 d04xnk04wd0e5 d04swo01wd0h0 d04swo01wd0f0 d04swo00wd0h0 d04swo00wd0f0 d04gno00wd0d0 d04gno00wd0b0 d04gin20wd0f0 d04xnk04yd0e5 d04swo01yd0h0 d04swo01yd0f0 d04swo00yd0h0 d04swo00yd0f0 d04gin20yd0f0 d04frt03yd0g0 d04xnk04nd0e5 d04swo01nd0h0 d04swo01nd0f0 d04swo00nd0h0 d04swo00nd0f0 d04gin20nd0f0 d04xnk04ld0e5 d04swo01ld0h0 d04swo01ld0f0 d04swo00ld0h0 d04swo00ld0f0 d04gin20ld0f0 d04xnk04wd0e5 d04swo01wd0h0 d04swo01wd0f0 d04swo00wd0h0 d04swo00wd0f0 d04gno00wd0d0 d04gno00wd0b0 d04gin20wd0f0 d04xnk04yd0e5 d04swo01yd0h0 d04swo01yd0f0 d04swo00yd0h0 d04swo00yd0f0 d04gin20yd0f0 d04frt03yd0g0} {SPECIAL: Cells with max_capacitance=0 in the lib file} d04hgy.* {SPECIAL:Synchronizers and Metastable Hardened DFFs} d04bbf* {FILL_ONLY:Functional bonus cells. Used during ECO mode} d04bca* {FILL_ONLY:Functional bonus cells. Used during ECO mode} d04bco* {FILL_ONLY:Functional bonus cells. Used during ECO mode} d04bfy* {FILL_ONLY:Functional bonus cells. Used during ECO mode} d04bin* {FILL_ONLY:Functional bonus cells. Used during ECO mode} d04bly* {FILL_ONLY:Functional bonus cells. Used during ECO mode} d04bmb* {FILL_ONLY:Functional bonus cells. Used during ECO mode} d04bna* {FILL_ONLY:Functional bonus cells. Used during ECO mode} d04bno* {FILL_ONLY:Functional bonus cells. Used during ECO mode} d04bth* {FILL_ONLY:Functional bonus cells. Used during ECO mode} d04bxo* {FILL_ONLY:Functional bonus cells. Used during ECO mode} d04bdc* {FILL_ONLY:Functional bonus cells} d04bgn* {FILL_ONLY:Functional bonus cells} d04bfn00?*nua5 {LOW DRIVE CELL} d04ann04?n0a5 {DRC COST: HPD Cells} d04ann04?n0b0 {DRC COST: HPD Cells} d04ann04?n0b5 {DRC COST: HPD Cells} d04con01?n0b0 {DRC COST: HPD Cells} d04nab03?n0b0 {DRC COST: HPD Cells} d04nan02?n0a5 {DRC COST: HPD Cells} d04nan02?n0b0 {DRC COST: HPD Cells} d04nan03?n0b0 {DRC COST: HPD Cells} d04nan04?n0b0 {DRC COST: HPD Cells} d04non02?n0b0 {DRC COST: HPD Cells} d04non03?n0b0 {DRC COST: HPD Cells} d04non04?n0b0 {DRC COST: HPD Cells} d04orn03?n0a5 {DRC COST: HPD Cells} d04orn04?n0a5 {DRC COST: HPD Cells} d04orn04?n0b0 {DRC COST: HPD Cells} d04orn04?n0b5 {DRC COST: HPD Cells} d04gan* {RTL_ONLY:RTL instantition required. Clock logical cells} d04gna* {RTL_ONLY:RTL instantition required. Clock logical cells} d04gno* {RTL_ONLY:RTL instantition required. Clock logical cells} d04gor* {RTL_ONLY:RTL instantition required. Clock logical cells} d04gmx22* {RTL_ONLY:RTL instantition required. Clock logical cells} d04cdc03* {RTL_ONLY:RTL instantition required. Clock divider.} {d04xnk04ld0e5 d04swo01ld0h0 d04swo01ld0f0 d04swo00ld0h0 d04swo00ld0f0 d04gin20ld0f0 d04xnk04nd0e5 d04swo01nd0h0 d04swo01nd0f0 d04swo00nd0h0 d04swo00nd0f0 d04gin20nd0f0 d04xnk04wd0e5 d04swo01wd0h0 d04swo01wd0f0 d04swo00wd0h0 d04swo00wd0f0 d04gno00wd0d0 d04gno00wd0b0 d04gin20wd0f0 d04xnk04yd0e5 d04swo01yd0h0 d04swo01yd0f0 d04swo00yd0h0 d04swo00yd0f0 d04gin20yd0f0 d04frt03yd0g0 d04xnk04nd0e5 d04swo01nd0h0 d04swo01nd0f0 d04swo00nd0h0 d04swo00nd0f0 d04gin20nd0f0 d04xnk04ld0e5 d04swo01ld0h0 d04swo01ld0f0 d04swo00ld0h0 d04swo00ld0f0 d04gin20ld0f0 d04xnk04wd0e5 d04swo01wd0h0 d04swo01wd0f0 d04swo00wd0h0 d04swo00wd0f0 d04gno00wd0d0 d04gno00wd0b0 d04gin20wd0f0 d04xnk04yd0e5 d04swo01yd0h0 d04swo01yd0f0 d04swo00yd0h0 d04swo00yd0f0 d04gin20yd0f0 d04frt03yd0g0} {SPECIAL: Cells with max_capacitance=0 in the lib file}"
dont_use_sign_off_cond = "d04hgy.* {SPECIAL:Synchronizers and Metastable Hardened DFFs} d04bbf* {FILL_ONLY:Functional bonus cells. Used during ECO mode} d04bca* {FILL_ONLY:Functional bonus cells. Used during ECO mode} d04bco* {FILL_ONLY:Functional bonus cells. Used during ECO mode} d04bfy* {FILL_ONLY:Functional bonus cells. Used during ECO mode} d04bin* {FILL_ONLY:Functional bonus cells. Used during ECO mode} d04bly* {FILL_ONLY:Functional bonus cells. Used during ECO mode} d04bmb* {FILL_ONLY:Functional bonus cells. Used during ECO mode} d04bna* {FILL_ONLY:Functional bonus cells. Used during ECO mode} d04bno* {FILL_ONLY:Functional bonus cells. Used during ECO mode} d04bth* {FILL_ONLY:Functional bonus cells. Used during ECO mode} d04bxo* {FILL_ONLY:Functional bonus cells. Used during ECO mode} d04bdc* {FILL_ONLY:Functional bonus cells} d04bgn* {FILL_ONLY:Functional bonus cells} d04bfn00?*nua5 {LOW DRIVE CELL} d04ann04?n0a5 {DRC COST: HPD Cells} d04ann04?n0b0 {DRC COST: HPD Cells} d04ann04?n0b5 {DRC COST: HPD Cells} d04con01?n0b0 {DRC COST: HPD Cells} d04nab03?n0b0 {DRC COST: HPD Cells} d04nan02?n0a5 {DRC COST: HPD Cells} d04nan02?n0b0 {DRC COST: HPD Cells} d04nan03?n0b0 {DRC COST: HPD Cells} d04nan04?n0b0 {DRC COST: HPD Cells} d04non02?n0b0 {DRC COST: HPD Cells} d04non03?n0b0 {DRC COST: HPD Cells} d04non04?n0b0 {DRC COST: HPD Cells} d04orn03?n0a5 {DRC COST: HPD Cells} d04orn04?n0a5 {DRC COST: HPD Cells} d04orn04?n0b0 {DRC COST: HPD Cells} d04orn04?n0b5 {DRC COST: HPD Cells} d04gan* {RTL_ONLY:RTL instantition required. Clock logical cells} d04gna* {RTL_ONLY:RTL instantition required. Clock logical cells} d04gno* {RTL_ONLY:RTL instantition required. Clock logical cells} d04gor* {RTL_ONLY:RTL instantition required. Clock logical cells} d04gmx22* {RTL_ONLY:RTL instantition required. Clock logical cells} d04cdc03* {RTL_ONLY:RTL instantition required. Clock divider.} {d04xnk04ld0e5 d04swo01ld0h0 d04swo01ld0f0 d04swo00ld0h0 d04swo00ld0f0 d04gin20ld0f0 d04xnk04nd0e5 d04swo01nd0h0 d04swo01nd0f0 d04swo00nd0h0 d04swo00nd0f0 d04gin20nd0f0 d04xnk04wd0e5 d04swo01wd0h0 d04swo01wd0f0 d04swo00wd0h0 d04swo00wd0f0 d04gno00wd0d0 d04gno00wd0b0 d04gin20wd0f0 d04xnk04yd0e5 d04swo01yd0h0 d04swo01yd0f0 d04swo00yd0h0 d04swo00yd0f0 d04gin20yd0f0 d04frt03yd0g0 d04xnk04nd0e5 d04swo01nd0h0 d04swo01nd0f0 d04swo00nd0h0 d04swo00nd0f0 d04gin20nd0f0 d04xnk04ld0e5 d04swo01ld0h0 d04swo01ld0f0 d04swo00ld0h0 d04swo00ld0f0 d04gin20ld0f0 d04xnk04wd0e5 d04swo01wd0h0 d04swo01wd0f0 d04swo00wd0h0 d04swo00wd0f0 d04gno00wd0d0 d04gno00wd0b0 d04gin20wd0f0 d04xnk04yd0e5 d04swo01yd0h0 d04swo01yd0f0 d04swo00yd0h0 d04swo00yd0f0 d04gin20yd0f0 d04frt03yd0g0} {SPECIAL: Cells with max_capacitance=0 in the lib file}"
dont_use_sign_off_hard = "vcc {SPECIAL: voltage pins} vss {SPECIAL: voltage pins} d04bfn00?n0b3 {SPECIAL:b3 and b4 were pruned to maintain cell P/N timing, area, totalZ across the family} d04bfn00?n0b4 {SPECIAL:b3 and b4 were pruned to maintain cell P/N timing, area, totalZ across the family} {d04xnk04ld0e5 d04swo01ld0h0 d04swo01ld0f0 d04swo00ld0h0 d04swo00ld0f0 d04gin20ld0f0 d04xnk04nd0e5 d04swo01nd0h0 d04swo01nd0f0 d04swo00nd0h0 d04swo00nd0f0 d04gin20nd0f0 d04xnk04wd0e5 d04swo01wd0h0 d04swo01wd0f0 d04swo00wd0h0 d04swo00wd0f0 d04gno00wd0d0 d04gno00wd0b0 d04gin20wd0f0 d04xnk04yd0e5 d04swo01yd0h0 d04swo01yd0f0 d04swo00yd0h0 d04swo00yd0f0 d04gin20yd0f0 d04frt03yd0g0 d04xnk04nd0e5 d04swo01nd0h0 d04swo01nd0f0 d04swo00nd0h0 d04swo00nd0f0 d04gin20nd0f0 d04xnk04ld0e5 d04swo01ld0h0 d04swo01ld0f0 d04swo00ld0h0 d04swo00ld0f0 d04gin20ld0f0 d04xnk04wd0e5 d04swo01wd0h0 d04swo01wd0f0 d04swo00wd0h0 d04swo00wd0f0 d04gno00wd0d0 d04gno00wd0b0 d04gin20wd0f0 d04xnk04yd0e5 d04swo01yd0h0 d04swo01yd0f0 d04swo00yd0h0 d04swo00yd0f0 d04gin20yd0f0 d04frt03yd0g0} {SPECIAL: Cells with max_capacitance=0 in the lib file}"
dpin                 = "IN_PORT_DIODE_159/a"
droute_advRouteCompletionEffort = "0"
droute_advRouteLoop  = "10"
droute_advancedRouteLoops = "3"
droute_areaSrLoop    = "20"
droute_autoSaveInterval = "120"
droute_autoSrLoop    = "0"
droute_checkFixedDRC = "0"
droute_connBrokenNet = "1"
droute_connTieOff    = "1"
droute_connTieRail   = "0"
droute_doMaxCapConx  = "1"
droute_doMaxTransConx = "1"
droute_doProbeConx   = "0"
droute_doSelectedNetAntennaConx = "0"
droute_doXtalkConx   = "0"
droute_ecoListToFile = "0"
droute_ecoMode       = "2"
droute_ecoScope      = "0"
droute_ecoSrLoop     = "20"
droute_enableFullSBExtLevel = "0"
droute_enable_one_pass_partitioning = "0"
droute_expandFillTracks = "0"
droute_fillDataType  = "0"
droute_fillEndByMinSpcPercent = "-1"
droute_fillMetalCloseToMinDensityValue = "0"
droute_fillMetalUniformly = "0"
droute_fillViaDataType = "0"
droute_fixIsoViaTouchClock = "1"
droute_fixIsoViaTouchPG = "1"
droute_fixMinEdgeLengthByFilling = "0"
droute_flccNoRollBack = "0"
droute_followPolyTrkForPolyFill = "0"
droute_groupSrLoop   = "5"
droute_highEffortViaDoubling = "1"
droute_lowSkewClkRoute = "1"
droute_m1NoWrongWayExtraCost = "0"
droute_maxOffGridTrack = "0"
droute_maxTieOffDistance = "10"
droute_metalFillDensityIncrement = "10"
droute_minLengthCheckCutMode = "0"
droute_minShieldLength = "4"
droute_numCPUs       = "0"
droute_offGridCost   = "1"
droute_offsetFillTrack = "0"
droute_optDelaySlackTarget = "0.1"
droute_optDelaySrLoop = "5"
droute_optSetup      = "1"
droute_optSrLoop     = "20"
droute_optViaHoldTimeThreshold = "0"
droute_optViaReportExcludedNets = "0"
droute_optViaSetupSlackThreshold = "-0.1"
droute_optViaSrLoop  = "1"
droute_optViaTimingDriven = "0"
droute_optimizeRouteGroup = "1"
droute_parallelLengthMode = "0"
droute_pinTaperLengthLimit = "10"
droute_pinTaperMode  = "1"
droute_reduceFatExtensionRange = "0"
droute_reportLimit   = "200"
droute_rerouteUserWire = "0"
droute_rerunDRC      = "0"
droute_resetMinMaxLayer = "0"
droute_shieldAvoidFatViaArray = "0"
droute_shieldLimitSboxExt = "0"
droute_shieldRerouteSignalNets = "0"
droute_shieldSkipNotShieldedSboxes = "0"
droute_shieldTieAsShield = "0"
droute_shieldTieForce = "1"
droute_shieldViaMinSpacing = "0"
droute_smallJogMinLength = "0"
droute_srLoop        = "50"
droute_stopIfNoLicense = "0"
droute_suppressIllegalContactMsg = "0"
droute_timeLimit     = "-1"
droute_timingDriven  = "0"
droute_timingSpace   = "0"
droute_treatTiedFillAsFillToFillSpacing = "0"
droute_trimUserAntenna = "0"
droute_ultraWideWireMode = "0"
droute_wireWidenForceWrongWay = "0"
droute_wireWidenIgnoreMinEdgeLengthVio = "0"
droute_wireWidenMinLength = "2"
droute_wireWidenPieceWise = "0"
droute_wireWidenSrLoop = "10"
droute_wireWidenTimingDriven = "0"
droute_wireWidenWidthScheme = "2"
droute_wrongWayExtraCost = "0"
duplicate_ports      = "false"
each_boundary        = "{0.000 0.000} {302.400 0.000} {302.400 303.240} {0.000 303.240} {0.000 0.000}"
echo_include_commands = "FALSE"
eco_netlist_ignore_tie_changes = "false"
eco_netlist_preprocess_for_verilog = "false"
eco_pins             = "_sel92538"
eco_record_cell_change = "false"
elapsed_time         = "67"
enable_auto_attr_spread = "true"
enable_bit_blasted_bus_linking = "false"
enable_cell_based_verilog_reader = "false"
enable_clock_to_data_analysis = "false"
enable_dps_flow      = "0"
enable_golden_upf    = "false"
enable_instances_in_report_net = "true"
enable_net_pattern_rc_scaling = "TRUE"
enable_page_mode     = "false"
enable_recovery_removal_arcs = "true"
enable_slew_degradation = "true"
enable_special_level_shifter_naming = "false"
enable_verilog_netlist_reader = "true"
endpoint             = "0.000 303.240"
endx                 = "0.000"
endy                 = "303.240"
err                  = "1.7"
err_cnt              = "0"
estimate_io_latency  = "false"
estimate_resource_preference = "fast"
exit_delete_command_log_file = "false"
exit_delete_filename_log_file = "true"
extract_max_parallel_computations = "0"
fanin_fanout_trace_arcs = "timing"
fast_clock_opt_cts_mc = "true"
fast_clock_opt_cts_only = "false"
fd_height            = "0.798"
fd_llx               = "0.0"
fd_lly               = "0.0"
fd_urx               = "0.91"
fd_ury               = "0.798"
fd_width             = "0.91"
fdk_asic_flows_dir   = "/p/fdkgt/adf_qa/nightly_adf_kit_build_regr/builds_regr/nightly/1273/dot3/synopsys/2015-03-31/kit/afdk73_kit_s//asicflows/synopsys"
fdk_icc_ext_tech_dir = "/p/fdk/fdk73/builds/pdk733_r1.7/extraction/icc/techfiles"
fdk_icc_tech_dir     = "/p/fdk/fdk73/builds/pdk733_r1.7/apr/icc/"
fdk_icv_adr_dir      = "/p/fdk/fdk73/builds/pdk733_r1.7/runsets/adr"
fdk_icv_fill_dir     = "/p/fdk/fdk73/builds/pdk733_r1.7/fill/icv"
fdk_lib              = "d04"
fdk_star_ext_tech_dir = "/p/fdk/fdk73/builds/pdk733_r1.7/extraction/starrc/cmdfiles"
fdk_stdcells_misc_dir = "/p/fdk/fdk73/builds/stdcells/stdcell733_d.0.0_misc"
fdk_stdcells_sp_dir  = "/p/fdk/fdk73/builds/stdcells/stdcell733_d.0.0"
fh                   = "file20"
fib_bonus_cell_list  = "<array?>"
fib_bonus_incr_x     = "110.88"
fib_bonus_incr_y     = "76.608"
fib_bonus_start_x    = "43.68"
fib_bonus_start_y    = "25.536"
fib_bonusgarray_height = "4.788"
fib_bonusgarray_width = "6.3"
fid                  = "xofiller_post_route_fiducial__d04qfd01ndz00_47046"
fid1height           = "0.798"
fid1width            = "1.82"
fid_cell             = "d04qfd01ndz00"
fidcnt               = "72"
fidxcell             = "d04qfd02ndz00"
filename_log_file    = "filenames.log"
fill_clock_elapsed   = "00:01:07"
fillercell_name_separator = "95"
find_allow_only_non_hier_ports = "false"
find_converts_name_lists = "false"
find_ignore_case     = "false"
flag                 = "err"
fmax                 = "2.0"
fname                = "xofiller_post_route_fiducial__d04qfd01ndz00_17"
focalopt_endpoint_margin = "true"
focalopt_power_critical_range = "0"
font_library         = "1_25.font"
fp_allocate_mcmm_script_dir = "fp_mcmm_scripts"
fp_bb_flow           = "false"
fp_snap_type         = "<array?>"
fpopt_no_legalize    = "false"
fsm_auto_inferring   = "FALSE"
fsm_enable_state_minimization = "FALSE"
fsm_export_formality_state_info = "FALSE"
gap1x                = "3.639"
gap1y                = "1.595"
gen_bussing_exact_implicit = "false"
gen_cell_pin_name_separator = "/"
gen_create_netlist_busses = "true"
gen_dont_show_single_bit_busses = "false"
gen_match_ripper_wire_widths = "false"
gen_max_compound_name_length = "256"
gen_max_ports_on_symbol_side = "0"
gen_open_name_postfix = ""
gen_open_name_prefix = "Open"
gen_show_created_busses = "false"
gen_show_created_symbols = "false"
gen_single_osc_per_name = "false"
generate_via_region_when_pin_width_all_less_than_via_width = "false"
generic_symbol_library = "generic.sdb"
ggui_use_mw_collections = "1"
golden_upf_report_missing_objects = "false"
ground_nets_for_upf_supply = ""
grouped_element      = ""
grouped_element_all  = ""
groute_VABoundaryToLSWeight = "0"
groute_avoidCouplingUser = "0"
groute_avoidXtalk    = "1"
groute_blncdToSkewCntrlRatio = "3"
groute_blockEdgeAccess = "1"
groute_brokenNetsThresholdPercent = "-1"
groute_clockBalanced = "0"
groute_clockComb     = "0"
groute_combDistance  = "2"
groute_combMaxConnections = "-1"
groute_compactMode   = "1"
groute_congestionWeight = "4"
groute_densityDriven = "-1"
groute_detourLimitMinNetLen = "0"
groute_extraCostsApplyPercent = "50"
groute_extraWireLengthOpt = "1"
groute_forceUpperLayersForCritNets = "0"
groute_horReserveTracks = "-1"
groute_ignoreViaBlockage = "1"
groute_incremental   = "0"
groute_macroBndryDir = "0"
groute_macroBndryExt = "-1"
groute_macroBndryTrkUtil = "100"
groute_macroBndryWidth = "1"
groute_macroCornerTrkUtil = "100"
groute_mapOnly       = "0"
groute_maxDetourPercent = "-1"
groute_netCriticality = "1"
groute_noTopLevelBusFeedThroughs = "0"
groute_numXtalkWindow = "8"
groute_paEqPinNetMaxPort = "20"
groute_powerDriven   = "0"
groute_rcOptByLength = "1"
groute_reportDemandOnly = "0"
groute_reportEffectiveOverflow = "0"
groute_reportGCellDensity = "0"
groute_reportNetOrdering = "-1"
groute_reserveTracksForPowerFile = ""
groute_skewControl   = "0"
groute_skewControlNetBBLowBound = "5"
groute_skewControlWeight = "5"
groute_speed         = "2"
groute_timingDriven  = "0"
groute_timingWeight  = "4"
groute_turboMode     = "1"
groute_verReserveTracks = "-1"
groute_xtalkWeight   = "4"
gto_cbt_mode         = "false"
gui_always_prefer_crt_for_route_tool = "false"
gui_auto_start       = "0"
gui_build_query_data_table = "true"
gui_custom_setup_files = ""
gui_default_window_type = "LayoutWindow"
gui_disable_abstract_clock_graph = "false"
gui_disable_custom_setup = "false"
gui_online_browser   = "firefox"
h_start              = "3"
halo_cell            = "_sel671"
halo_counter         = "1116"
halo_height          = "0.798"
halo_orient_FN       = "halo_c179 halo_v180 halo_v181 halo_v182 halo_v183 halo_v184 halo_v185 halo_v186 halo_v187 halo_v188 halo_v189 halo_v190 halo_v191 halo_v192 halo_v193 halo_v194 halo_v195 halo_v196 halo_v197 halo_v198 halo_v199 halo_v200 halo_v201 halo_v202 halo_v203 halo_v204 halo_v205 halo_v206 halo_v207 halo_v208 halo_v209 halo_v210 halo_v211 halo_v212 halo_v213 halo_v214 halo_v215 halo_v216 halo_v217 halo_v218 halo_v219 halo_v220 halo_v221 halo_v222 halo_v223 halo_v224 halo_v225 halo_v226 halo_v227 halo_v228 halo_v229 halo_v230 halo_v231 halo_v232 halo_v233 halo_v234 halo_v235 halo_v236 halo_v237 halo_v238 halo_v239 halo_v240 halo_v241 halo_v242 halo_v243 halo_v244 halo_v245 halo_v246 halo_v247 halo_v248 halo_v249 halo_v250 halo_v251 halo_v252 halo_v253 halo_v254 halo_v255 halo_v256 halo_v257 halo_v258 halo_v259 halo_v260 halo_v261 halo_v262 halo_v263 halo_v264 halo_v265 halo_v266 halo_v267 halo_v268 halo_v269 halo_v270 halo_v271 halo_v272 halo_v273 halo_v274 halo_v275 halo_v276 halo_v277 halo_v278 halo_v279 halo_v280 halo_v281 halo_v282 halo_v283 halo_v284 halo_v285 halo_v286 halo_v287 halo_v288 halo_v289 halo_v290 halo_v291 halo_v292 halo_v293 halo_v294 halo_v295 halo_v296 halo_v297 halo_v298 halo_v299 halo_v300 halo_v301 halo_v302 halo_v303 halo_v304 halo_v305 halo_v306 halo_v307 halo_v308 halo_v309 halo_v310 halo_v311 halo_v312 halo_v313 halo_v314 halo_v315 halo_v316 halo_v317 halo_v318 halo_v319 halo_v320 halo_v321 halo_v322 halo_v323 halo_v324 halo_v325 halo_v326 halo_v327 halo_v328 halo_v329 halo_v330 halo_v331 halo_v332 halo_v333 halo_v334 halo_v335 halo_v336 halo_v337 halo_v338 halo_v339 halo_v340 halo_v341 halo_v342 halo_v343 halo_v344 halo_v345 halo_v346 halo_v347 halo_v348 halo_v349 halo_v350 halo_v351 halo_v352 halo_v353 halo_v354 halo_v355 halo_v356 halo_v357 halo_v358 halo_v359 halo_v360 halo_v361 halo_v362 halo_v363 halo_v364 halo_v365 halo_v366 halo_v367 halo_v368 halo_v369 halo_v370 halo_v371 halo_v372 halo_v373 halo_v374 halo_v375 halo_v376 halo_v377 halo_v378 halo_v379 halo_v380 halo_v381 halo_v382 halo_v383 halo_v384 halo_v385 halo_v386 halo_v387 halo_v388 halo_v389 halo_v390 halo_v391 halo_v392 halo_v393 halo_v394 halo_v395 halo_v396 halo_v397 halo_v398 halo_v399 halo_v400 halo_v401 halo_v402 halo_v403 halo_v404 halo_v405 halo_v406 halo_v407 halo_v408 halo_v409 halo_v410 halo_v411 halo_v412 halo_v413 halo_v414 halo_v415 halo_v416 halo_v417 halo_v418 halo_v419 halo_v420 halo_v421 halo_v422 halo_v423 halo_v424 halo_v425 halo_v426 halo_v427 halo_v428 halo_v429 halo_v430 halo_v431 halo_v432 halo_v433 halo_v434 halo_v435 halo_v436 halo_v437 halo_v438 halo_v439 halo_v440 halo_v441 halo_v442 halo_v443 halo_v444 halo_v445 halo_v446 halo_v447 halo_v448 halo_v449 halo_v450 halo_v451 halo_v452 halo_v453 halo_v454 halo_v455 halo_v456 halo_v457 halo_v458 halo_v459 halo_v460 halo_v461 halo_v462 halo_v463 halo_v464 halo_v465 halo_v466 halo_v467 halo_v468 halo_v469 halo_v470 halo_v471 halo_v472 halo_v473 halo_v474 halo_v475 halo_v476 halo_v477 halo_v478 halo_v479 halo_v480 halo_v481 halo_v482 halo_v483 halo_v484 halo_v485 halo_v486 halo_v487 halo_v488 halo_v489 halo_v490 halo_v491 halo_v492 halo_v493 halo_v494 halo_v495 halo_v496 halo_v497 halo_v498 halo_v499 halo_v500 halo_v501 halo_v502 halo_v503 halo_v504 halo_v505 halo_v506 halo_v507 halo_v508 halo_v509 halo_v510 halo_v511 halo_v512 halo_v513 halo_v514 halo_v515 halo_v516 halo_v517 halo_v518 halo_v519 halo_v520 halo_v521 halo_v522 halo_v523 halo_v524 halo_v525 halo_v526 halo_v527 halo_v528 halo_v529 halo_v530 halo_v531 halo_v532 halo_v533 halo_v534 halo_v535 halo_v536 halo_v537 halo_v538 halo_v539 halo_v540 halo_v541 halo_v542 halo_v543 halo_v544 halo_v545 halo_v546 halo_v547 halo_v548 halo_v549 halo_v550 halo_v551 halo_v552 halo_v553 halo_v554 halo_v555 halo_v556 halo_v557 halo_c558 halo_h559 halo_h560 halo_h561 halo_h562 halo_h563 halo_h564 halo_h565 halo_h566 halo_h567 halo_h568 halo_h569 halo_h570 halo_h571 halo_h572 halo_h573 halo_h574 halo_h575 halo_h576 halo_h577 halo_h578 halo_h579 halo_h580 halo_h581 halo_h582 halo_h583 halo_h584 halo_h585 halo_h586 halo_h587 halo_h588 halo_h589 halo_h590 halo_h591 halo_h592 halo_h593 halo_h594 halo_h595 halo_h596 halo_h597 halo_h598 halo_h599 halo_h600 halo_h601 halo_h602 halo_h603 halo_h604 halo_h605 halo_h606 halo_h607 halo_h608 halo_h609 halo_h610 halo_h611 halo_h612 halo_h613 halo_h614 halo_h615 halo_h616 halo_h617 halo_h618 halo_h619 halo_h620 halo_h621 halo_h622 halo_h623 halo_h624 halo_h625 halo_h626 halo_h627 halo_h628 halo_h629 halo_h630 halo_h631 halo_h632 halo_h633 halo_h634 halo_h635 halo_h636 halo_h637 halo_h638 halo_h639 halo_h640 halo_h641 halo_h642 halo_h643 halo_h644 halo_h645 halo_h646 halo_h647 halo_h648 halo_h649 halo_h650 halo_h651 halo_h652 halo_h653 halo_h654 halo_h655 halo_h656 halo_h657 halo_h658 halo_h659 halo_h660 halo_h661 halo_h662 halo_h663 halo_h664 halo_h665 halo_h666 halo_h667 halo_h668 halo_h669 halo_h670 halo_h671 halo_h672 halo_h673 halo_h674 halo_h675 halo_h676 halo_h677 halo_h678 halo_h679 halo_h680 halo_h681 halo_h682 halo_h683 halo_h684 halo_h685 halo_h686 halo_h687 halo_h688 halo_h689 halo_h690 halo_h691 halo_h692 halo_h693 halo_h694 halo_h695 halo_h696 halo_h697 halo_h698 halo_h699 halo_h700 halo_h701 halo_h702 halo_h703 halo_h704 halo_h705 halo_h706 halo_h707 halo_h708 halo_h709 halo_h710 halo_h711 halo_h712 halo_h713 halo_h714 halo_h715 halo_h716 halo_h717 halo_h718 halo_h719 halo_h720 halo_h721 halo_h722 halo_h723 halo_h724 halo_h725 halo_h726 halo_h727 halo_h728 halo_h729 halo_h730 halo_h731 halo_h732 halo_h733 halo_h734 halo_h735 halo_h736"
halo_orient_FS       = ""
halo_orient_N        = "halo_c0 halo_h1 halo_h2 halo_h3 halo_h4 halo_h5 halo_h6 halo_h7 halo_h8 halo_h9 halo_h10 halo_h11 halo_h12 halo_h13 halo_h14 halo_h15 halo_h16 halo_h17 halo_h18 halo_h19 halo_h20 halo_h21 halo_h22 halo_h23 halo_h24 halo_h25 halo_h26 halo_h27 halo_h28 halo_h29 halo_h30 halo_h31 halo_h32 halo_h33 halo_h34 halo_h35 halo_h36 halo_h37 halo_h38 halo_h39 halo_h40 halo_h41 halo_h42 halo_h43 halo_h44 halo_h45 halo_h46 halo_h47 halo_h48 halo_h49 halo_h50 halo_h51 halo_h52 halo_h53 halo_h54 halo_h55 halo_h56 halo_h57 halo_h58 halo_h59 halo_h60 halo_h61 halo_h62 halo_h63 halo_h64 halo_h65 halo_h66 halo_h67 halo_h68 halo_h69 halo_h70 halo_h71 halo_h72 halo_h73 halo_h74 halo_h75 halo_h76 halo_h77 halo_h78 halo_h79 halo_h80 halo_h81 halo_h82 halo_h83 halo_h84 halo_h85 halo_h86 halo_h87 halo_h88 halo_h89 halo_h90 halo_h91 halo_h92 halo_h93 halo_h94 halo_h95 halo_h96 halo_h97 halo_h98 halo_h99 halo_h100 halo_h101 halo_h102 halo_h103 halo_h104 halo_h105 halo_h106 halo_h107 halo_h108 halo_h109 halo_h110 halo_h111 halo_h112 halo_h113 halo_h114 halo_h115 halo_h116 halo_h117 halo_h118 halo_h119 halo_h120 halo_h121 halo_h122 halo_h123 halo_h124 halo_h125 halo_h126 halo_h127 halo_h128 halo_h129 halo_h130 halo_h131 halo_h132 halo_h133 halo_h134 halo_h135 halo_h136 halo_h137 halo_h138 halo_h139 halo_h140 halo_h141 halo_h142 halo_h143 halo_h144 halo_h145 halo_h146 halo_h147 halo_h148 halo_h149 halo_h150 halo_h151 halo_h152 halo_h153 halo_h154 halo_h155 halo_h156 halo_h157 halo_h158 halo_h159 halo_h160 halo_h161 halo_h162 halo_h163 halo_h164 halo_h165 halo_h166 halo_h167 halo_h168 halo_h169 halo_h170 halo_h171 halo_h172 halo_h173 halo_h174 halo_h175 halo_h176 halo_h177 halo_h178 halo_c737 halo_v738 halo_v739 halo_v740 halo_v741 halo_v742 halo_v743 halo_v744 halo_v745 halo_v746 halo_v747 halo_v748 halo_v749 halo_v750 halo_v751 halo_v752 halo_v753 halo_v754 halo_v755 halo_v756 halo_v757 halo_v758 halo_v759 halo_v760 halo_v761 halo_v762 halo_v763 halo_v764 halo_v765 halo_v766 halo_v767 halo_v768 halo_v769 halo_v770 halo_v771 halo_v772 halo_v773 halo_v774 halo_v775 halo_v776 halo_v777 halo_v778 halo_v779 halo_v780 halo_v781 halo_v782 halo_v783 halo_v784 halo_v785 halo_v786 halo_v787 halo_v788 halo_v789 halo_v790 halo_v791 halo_v792 halo_v793 halo_v794 halo_v795 halo_v796 halo_v797 halo_v798 halo_v799 halo_v800 halo_v801 halo_v802 halo_v803 halo_v804 halo_v805 halo_v806 halo_v807 halo_v808 halo_v809 halo_v810 halo_v811 halo_v812 halo_v813 halo_v814 halo_v815 halo_v816 halo_v817 halo_v818 halo_v819 halo_v820 halo_v821 halo_v822 halo_v823 halo_v824 halo_v825 halo_v826 halo_v827 halo_v828 halo_v829 halo_v830 halo_v831 halo_v832 halo_v833 halo_v834 halo_v835 halo_v836 halo_v837 halo_v838 halo_v839 halo_v840 halo_v841 halo_v842 halo_v843 halo_v844 halo_v845 halo_v846 halo_v847 halo_v848 halo_v849 halo_v850 halo_v851 halo_v852 halo_v853 halo_v854 halo_v855 halo_v856 halo_v857 halo_v858 halo_v859 halo_v860 halo_v861 halo_v862 halo_v863 halo_v864 halo_v865 halo_v866 halo_v867 halo_v868 halo_v869 halo_v870 halo_v871 halo_v872 halo_v873 halo_v874 halo_v875 halo_v876 halo_v877 halo_v878 halo_v879 halo_v880 halo_v881 halo_v882 halo_v883 halo_v884 halo_v885 halo_v886 halo_v887 halo_v888 halo_v889 halo_v890 halo_v891 halo_v892 halo_v893 halo_v894 halo_v895 halo_v896 halo_v897 halo_v898 halo_v899 halo_v900 halo_v901 halo_v902 halo_v903 halo_v904 halo_v905 halo_v906 halo_v907 halo_v908 halo_v909 halo_v910 halo_v911 halo_v912 halo_v913 halo_v914 halo_v915 halo_v916 halo_v917 halo_v918 halo_v919 halo_v920 halo_v921 halo_v922 halo_v923 halo_v924 halo_v925 halo_v926 halo_v927 halo_v928 halo_v929 halo_v930 halo_v931 halo_v932 halo_v933 halo_v934 halo_v935 halo_v936 halo_v937 halo_v938 halo_v939 halo_v940 halo_v941 halo_v942 halo_v943 halo_v944 halo_v945 halo_v946 halo_v947 halo_v948 halo_v949 halo_v950 halo_v951 halo_v952 halo_v953 halo_v954 halo_v955 halo_v956 halo_v957 halo_v958 halo_v959 halo_v960 halo_v961 halo_v962 halo_v963 halo_v964 halo_v965 halo_v966 halo_v967 halo_v968 halo_v969 halo_v970 halo_v971 halo_v972 halo_v973 halo_v974 halo_v975 halo_v976 halo_v977 halo_v978 halo_v979 halo_v980 halo_v981 halo_v982 halo_v983 halo_v984 halo_v985 halo_v986 halo_v987 halo_v988 halo_v989 halo_v990 halo_v991 halo_v992 halo_v993 halo_v994 halo_v995 halo_v996 halo_v997 halo_v998 halo_v999 halo_v1000 halo_v1001 halo_v1002 halo_v1003 halo_v1004 halo_v1005 halo_v1006 halo_v1007 halo_v1008 halo_v1009 halo_v1010 halo_v1011 halo_v1012 halo_v1013 halo_v1014 halo_v1015 halo_v1016 halo_v1017 halo_v1018 halo_v1019 halo_v1020 halo_v1021 halo_v1022 halo_v1023 halo_v1024 halo_v1025 halo_v1026 halo_v1027 halo_v1028 halo_v1029 halo_v1030 halo_v1031 halo_v1032 halo_v1033 halo_v1034 halo_v1035 halo_v1036 halo_v1037 halo_v1038 halo_v1039 halo_v1040 halo_v1041 halo_v1042 halo_v1043 halo_v1044 halo_v1045 halo_v1046 halo_v1047 halo_v1048 halo_v1049 halo_v1050 halo_v1051 halo_v1052 halo_v1053 halo_v1054 halo_v1055 halo_v1056 halo_v1057 halo_v1058 halo_v1059 halo_v1060 halo_v1061 halo_v1062 halo_v1063 halo_v1064 halo_v1065 halo_v1066 halo_v1067 halo_v1068 halo_v1069 halo_v1070 halo_v1071 halo_v1072 halo_v1073 halo_v1074 halo_v1075 halo_v1076 halo_v1077 halo_v1078 halo_v1079 halo_v1080 halo_v1081 halo_v1082 halo_v1083 halo_v1084 halo_v1085 halo_v1086 halo_v1087 halo_v1088 halo_v1089 halo_v1090 halo_v1091 halo_v1092 halo_v1093 halo_v1094 halo_v1095 halo_v1096 halo_v1097 halo_v1098 halo_v1099 halo_v1100 halo_v1101 halo_v1102 halo_v1103 halo_v1104 halo_v1105 halo_v1106 halo_v1107 halo_v1108 halo_v1109 halo_v1110 halo_v1111 halo_v1112 halo_v1113 halo_v1114 halo_v1115"
halo_orient_S        = ""
halo_widths          = "<array?>"
has_hold_vio         = "0"
has_max_trans_vio    = "0"
has_placement_blockage = "0"
has_routing_blockage = "0"
hdlin_auto_save_templates = "FALSE"
hdlin_autoread_exclude_extensions = ""
hdlin_autoread_sverilog_extensions = ".sv .sverilog"
hdlin_autoread_verilog_extensions = ".v"
hdlin_autoread_vhdl_extensions = ".vhd .vhdl"
hdlin_enable_assertions = "FALSE"
hdlin_enable_elaborate_ref_linking = "FALSE"
hdlin_enable_hier_naming = "FALSE"
hdlin_enable_relative_placement = "rb"
hdlin_interface_port_ABI = "3"
hdlin_mux_for_array_read_sparseness_limit = "90"
hdlin_mux_rp_limit   = "128x4"
hdlin_mux_size_only  = "1"
hdlin_reporting_level = "basic"
hdlin_strict_verilog_reader = "FALSE"
hdlin_sv_packages    = "enable"
hdlin_sverilog_std   = "2012"
hdlin_verification_priority = "FALSE"
hdlin_vhdl_syntax_extensions = "FALSE"
hercules_home_dir    = ""
hf_net               = "0"
hf_net_sun           = "0"
hier_dont_trace_ungroup = "0"
high_fanout_net_pin_capacitance = "1.000000"
high_fanout_net_threshold = "1000"
hpd_cell_spacing_list = "d04ann04?n0a5 d04ann04?n0b0 d04ann04?n0b5 d04con01?n0b0 d04nab03?n0b0 d04nan02?n0a5 d04nan02?n0b0 d04nan03?n0b0 d04nan04?n0b0 d04non02?n0b0 d04non03?n0b0 d04non04?n0b0 d04orn03?n0a5 d04orn04?n0a5 d04orn04?n0b0 d04orn04?n0b5"
hpd_cells            = "_sel27218"
i                    = "6"
icc_local_dont_use_list = "vcc vss d04bfn00*ua5 d04bfn00?n0b3 d04bfn00?n0b4 d04hgy* d04hhy* d04nob03wn0c0 d04bbf* d04bca* d04bco* d04bfy* d04bin* d04bly* d04bmb* d04bna* d04bno* d04bth* d04bxo* d04bdc* d04bgn* d04bfn00?nua5 d04ann04?n0a5 d04ann04?n0b0 d04ann04?n0b5 d04con01?n0b0 d04nab03?n0b0 d04nan02?n0a5 d04nan02?n0b0 d04nan03?n0b0 d04nan04?n0b0 d04non02?n0b0 d04non03?n0b0 d04non04?n0b0 d04orn03?n0a5 d04orn04?n0a5 d04orn04?n0b0 d04orn04?n0b5 d04gan* d04gna* d04gno* d04gor* d04gmx22* d04cdc03* d04frt03?d0k0 d04f2* d04f4* d04qct01* d04qct00* d04cab13?d0b5 d04cab13?d0c5 d04xnk04ld0e5 d04swo01ld0h0 d04swo01ld0f0 d04swo00ld0h0 d04swo00ld0f0 d04xnk04nd0e5 d04swo01nd0h0 d04swo01nd0f0 d04swo00nd0h0 d04swo00nd0f0 d04xnk04wd0e5 d04swo01wd0h0 d04swo01wd0f0 d04swo00wd0h0 d04swo00wd0f0 d04gno00wd0d0 d04gno00wd0b0 d04xnk04yd0e5 d04swo01yd0h0 d04swo01yd0f0 d04swo00yd0h0 d04swo00yd0f0 d04frt03yd0g0 d04xnk04nd0e5 d04swo01nd0h0 d04swo01nd0f0 d04swo00nd0h0 d04swo00nd0f0 d04xnk04ld0e5 d04swo01ld0h0 d04swo01ld0f0 d04swo00ld0h0 d04swo00ld0f0 d04xnk04wd0e5 d04swo01wd0h0 d04swo01wd0f0 d04swo00wd0h0 d04swo00wd0f0 d04gno00wd0d0 d04gno00wd0b0 d04xnk04yd0e5 d04swo01yd0h0 d04swo01yd0f0 d04swo00yd0h0 d04swo00yd0f0 d04frt03yd0g0"
icc_magnetpl_stop_after_seq_cell = "false"
icc_preroute_power_aware_optimization = "false"
icc_preroute_tradeoff_timing_for_power_area = "false"
icc_snapshot_storage_location = "snapshot"
icv_home_dir         = "/p/foundry/eda/em64t_SLES11/icvalidator/J-2014.06-SP2-1"
ignore_binding_open_pins = ""
ignore_clock_input_delay_for_skew = "false"
ignore_guardband     = "false"
in_gui_session       = "false"
index                = "5"
indices              = "0.3 0.4 0.8 1 1.2 1.6 2"
inherit_parent_dont_touch = "false"
init_fp_keep_opt     = ""
init_path            = "/p/foundry/eda/em64t_SLES11/iccompiler/J-2014.09-SP1/auxx/syn"
initial_target_library = ""
inner_list           = "{{0.000 0.000} {302.400 0.000} {302.400 303.240} {0.000 303.240} {0.000 0.000}}"
insert_dft_clean_up  = "true"
insert_test_design_naming_style = "%s_test_%d"
inst                 = ""
instBox              = ""
inst_list            = "_sel93281"
is_rp_done           = "0"
items_removed_with_attributes = "433214"
kept                 = "0"
kept_fids            = "xofiller_post_route_fiducial__d04qfd01ndz00_847 xofiller_post_route_fiducial__d04qfd01ndz00_2279 xofiller_post_route_fiducial__d04qfd01ndz00_4293 xofiller_post_route_fiducial__d04qfd01ndz00_6022 xofiller_post_route_fiducial__d04qfd01ndz00_6378 xofiller_post_route_fiducial__d04qfd01ndz00_7995 xofiller_post_route_fiducial__d04qfd01ndz00_9310 xofiller_post_route_fiducial__d04qfd01ndz00_11454 xofiller_post_route_fiducial__d04qfd01ndz00_13163 xofiller_post_route_fiducial__d04qfd01ndz00_14720 xofiller_post_route_fiducial__d04qfd01ndz00_15667 xofiller_post_route_fiducial__d04qfd01ndz00_16977 xofiller_post_route_fiducial__d04qfd01ndz00_18523 xofiller_post_route_fiducial__d04qfd01ndz00_19823 xofiller_post_route_fiducial__d04qfd01ndz00_21048 xofiller_post_route_fiducial__d04qfd01ndz00_22314 xofiller_post_route_fiducial__d04qfd01ndz00_23309 xofiller_post_route_fiducial__d04qfd01ndz00_24440 xofiller_post_route_fiducial__d04qfd01ndz00_25766 xofiller_post_route_fiducial__d04qfd01ndz00_26640 xofiller_post_route_fiducial__d04qfd01ndz00_27450 xofiller_post_route_fiducial__d04qfd01ndz00_28563 xofiller_post_route_fiducial__d04qfd01ndz00_29026 xofiller_post_route_fiducial__d04qfd01ndz00_29712 xofiller_post_route_fiducial__d04qfd01ndz00_30821 xofiller_post_route_fiducial__d04qfd01ndz00_31886 xofiller_post_route_fiducial__d04qfd01ndz00_32964 xofiller_post_route_fiducial__d04qfd01ndz00_34264 xofiller_post_route_fiducial__d04qfd01ndz00_35520 xofiller_post_route_fiducial__d04qfd01ndz00_36677 xofiller_post_route_fiducial__d04qfd01ndz00_38403 xofiller_post_route_fiducial__d04qfd01ndz00_40517 xofiller_post_route_fiducial__d04qfd01ndz00_42546 xofiller_post_route_fiducial__d04qfd01ndz00_44822 xofiller_post_route_fiducial__d04qfd01ndz00_47694 xofiller_post_route_fiducial__d04qfd01ndz00_49784 xofiller_post_route_fiducial__d04qfd01ndz00_51665 xofiller_post_route_fiducial__d04qfd01ndz00_299 xofiller_post_route_fiducial__d04qfd01ndz00_7118 xofiller_post_route_fiducial__d04qfd01ndz00_8234 xofiller_post_route_fiducial__d04qfd01ndz00_10582 xofiller_post_route_fiducial__d04qfd01ndz00_13511 xofiller_post_route_fiducial__d04qfd01ndz00_14497 xofiller_post_route_fiducial__d04qfd01ndz00_15886 xofiller_post_route_fiducial__d04qfd01ndz00_16217 xofiller_post_route_fiducial__d04qfd01ndz00_18281 xofiller_post_route_fiducial__d04qfd01ndz00_19722 xofiller_post_route_fiducial__d04qfd01ndz00_20889 xofiller_post_route_fiducial__d04qfd01ndz00_22322 xofiller_post_route_fiducial__d04qfd01ndz00_23317 xofiller_post_route_fiducial__d04qfd01ndz00_24449 xofiller_post_route_fiducial__d04qfd01ndz00_25771 xofiller_post_route_fiducial__d04qfd01ndz00_26395 xofiller_post_route_fiducial__d04qfd01ndz00_27368 xofiller_post_route_fiducial__d04qfd01ndz00_28636 xofiller_post_route_fiducial__d04qfd01ndz00_28949 xofiller_post_route_fiducial__d04qfd01ndz00_30019 xofiller_post_route_fiducial__d04qfd01ndz00_30925 xofiller_post_route_fiducial__d04qfd01ndz00_31887 xofiller_post_route_fiducial__d04qfd01ndz00_32969 xofiller_post_route_fiducial__d04qfd01ndz00_34273 xofiller_post_route_fiducial__d04qfd01ndz00_35529 xofiller_post_route_fiducial__d04qfd01ndz00_36686 xofiller_post_route_fiducial__d04qfd01ndz00_38412 xofiller_post_route_fiducial__d04qfd01ndz00_40522 xofiller_post_route_fiducial__d04qfd01ndz00_42551 xofiller_post_route_fiducial__d04qfd01ndz00_44831 xofiller_post_route_fiducial__d04qfd01ndz00_47703 xofiller_post_route_fiducial__d04qfd01ndz00_49793 xofiller_post_route_fiducial__d04qfd01ndz00_51674 xofiller_post_route_fiducial__d04qfd01ndz00_301 xofiller_post_route_fiducial__d04qfd01ndz00_6024 xofiller_post_route_fiducial__d04qfd01ndz00_7120 xofiller_post_route_fiducial__d04qfd01ndz00_8113 xofiller_post_route_fiducial__d04qfd01ndz00_13512 xofiller_post_route_fiducial__d04qfd01ndz00_14499 xofiller_post_route_fiducial__d04qfd01ndz00_16499 xofiller_post_route_fiducial__d04qfd01ndz00_20890 xofiller_post_route_fiducial__d04qfd01ndz00_22226 xofiller_post_route_fiducial__d04qfd01ndz00_23326 xofiller_post_route_fiducial__d04qfd01ndz00_24455 xofiller_post_route_fiducial__d04qfd01ndz00_25071 xofiller_post_route_fiducial__d04qfd01ndz00_28564 xofiller_post_route_fiducial__d04qfd01ndz00_29101 xofiller_post_route_fiducial__d04qfd01ndz00_29632 xofiller_post_route_fiducial__d04qfd01ndz00_31282 xofiller_post_route_fiducial__d04qfd01ndz00_34282 xofiller_post_route_fiducial__d04qfd01ndz00_35538 xofiller_post_route_fiducial__d04qfd01ndz00_36695 xofiller_post_route_fiducial__d04qfd01ndz00_38421 xofiller_post_route_fiducial__d04qfd01ndz00_39413 xofiller_post_route_fiducial__d04qfd01ndz00_44840 xofiller_post_route_fiducial__d04qfd01ndz00_47712 xofiller_post_route_fiducial__d04qfd01ndz00_49802 xofiller_post_route_fiducial__d04qfd01ndz00_51683 xofiller_post_route_fiducial__d04qfd01ndz00_17 xofiller_post_route_fiducial__d04qfd01ndz00_6028 xofiller_post_route_fiducial__d04qfd01ndz00_6386 xofiller_post_route_fiducial__d04qfd01ndz00_8238 xofiller_post_route_fiducial__d04qfd01ndz00_8608 xofiller_post_route_fiducial__d04qfd01ndz00_13690 xofiller_post_route_fiducial__d04qfd01ndz00_14610 xofiller_post_route_fiducial__d04qfd01ndz00_20892 xofiller_post_route_fiducial__d04qfd01ndz00_22324 xofiller_post_route_fiducial__d04qfd01ndz00_23122 xofiller_post_route_fiducial__d04qfd01ndz00_24456 xofiller_post_route_fiducial__d04qfd01ndz00_25356 xofiller_post_route_fiducial__d04qfd01ndz00_28638 xofiller_post_route_fiducial__d04qfd01ndz00_29312 xofiller_post_route_fiducial__d04qfd01ndz00_30176 xofiller_post_route_fiducial__d04qfd01ndz00_30702 xofiller_post_route_fiducial__d04qfd01ndz00_31583 xofiller_post_route_fiducial__d04qfd01ndz00_32779 xofiller_post_route_fiducial__d04qfd01ndz00_34287 xofiller_post_route_fiducial__d04qfd01ndz00_35546 xofiller_post_route_fiducial__d04qfd01ndz00_36703 xofiller_post_route_fiducial__d04qfd01ndz00_38429 xofiller_post_route_fiducial__d04qfd01ndz00_40523 xofiller_post_route_fiducial__d04qfd01ndz00_42552 xofiller_post_route_fiducial__d04qfd01ndz00_44848 xofiller_post_route_fiducial__d04qfd01ndz00_47720 xofiller_post_route_fiducial__d04qfd01ndz00_49810 xofiller_post_route_fiducial__d04qfd01ndz00_51691 xofiller_post_route_fiducial__d04qfd01ndz00_303 xofiller_post_route_fiducial__d04qfd01ndz00_2582 xofiller_post_route_fiducial__d04qfd01ndz00_4483 xofiller_post_route_fiducial__d04qfd01ndz00_5911 xofiller_post_route_fiducial__d04qfd01ndz00_7122 xofiller_post_route_fiducial__d04qfd01ndz00_8119 xofiller_post_route_fiducial__d04qfd01ndz00_11007 xofiller_post_route_fiducial__d04qfd01ndz00_13515 xofiller_post_route_fiducial__d04qfd01ndz00_13972 xofiller_post_route_fiducial__d04qfd01ndz00_16106 xofiller_post_route_fiducial__d04qfd01ndz00_18654 xofiller_post_route_fiducial__d04qfd01ndz00_19723 xofiller_post_route_fiducial__d04qfd01ndz00_20723 xofiller_post_route_fiducial__d04qfd01ndz00_22325 xofiller_post_route_fiducial__d04qfd01ndz00_23330 xofiller_post_route_fiducial__d04qfd01ndz00_23860 xofiller_post_route_fiducial__d04qfd01ndz00_25218 xofiller_post_route_fiducial__d04qfd01ndz00_26158 xofiller_post_route_fiducial__d04qfd01ndz00_27370 xofiller_post_route_fiducial__d04qfd01ndz00_28449 xofiller_post_route_fiducial__d04qfd01ndz00_28953 xofiller_post_route_fiducial__d04qfd01ndz00_30097 xofiller_post_route_fiducial__d04qfd01ndz00_30927 xofiller_post_route_fiducial__d04qfd01ndz00_31967 xofiller_post_route_fiducial__d04qfd01ndz00_32780 xofiller_post_route_fiducial__d04qfd01ndz00_35553 xofiller_post_route_fiducial__d04qfd01ndz00_36710 xofiller_post_route_fiducial__d04qfd01ndz00_38438 xofiller_post_route_fiducial__d04qfd01ndz00_40532 xofiller_post_route_fiducial__d04qfd01ndz00_42561 xofiller_post_route_fiducial__d04qfd01ndz00_44857 xofiller_post_route_fiducial__d04qfd01ndz00_47727 xofiller_post_route_fiducial__d04qfd01ndz00_49817 xofiller_post_route_fiducial__d04qfd01ndz00_51698 xofiller_post_route_fiducial__d04qfd01ndz00_1465 xofiller_post_route_fiducial__d04qfd01ndz00_2117 xofiller_post_route_fiducial__d04qfd01ndz00_5397 xofiller_post_route_fiducial__d04qfd01ndz00_9791 xofiller_post_route_fiducial__d04qfd01ndz00_10137 xofiller_post_route_fiducial__d04qfd01ndz00_13165 xofiller_post_route_fiducial__d04qfd01ndz00_18656 xofiller_post_route_fiducial__d04qfd01ndz00_19043 xofiller_post_route_fiducial__d04qfd01ndz00_20024 xofiller_post_route_fiducial__d04qfd01ndz00_21370 xofiller_post_route_fiducial__d04qfd01ndz00_24148 xofiller_post_route_fiducial__d04qfd01ndz00_25668 xofiller_post_route_fiducial__d04qfd01ndz00_26396 xofiller_post_route_fiducial__d04qfd01ndz00_26893 xofiller_post_route_fiducial__d04qfd01ndz00_31040 xofiller_post_route_fiducial__d04qfd01ndz00_31889 xofiller_post_route_fiducial__d04qfd01ndz00_32781 xofiller_post_route_fiducial__d04qfd01ndz00_34289 xofiller_post_route_fiducial__d04qfd01ndz00_38447 xofiller_post_route_fiducial__d04qfd01ndz00_40541 xofiller_post_route_fiducial__d04qfd01ndz00_42570 xofiller_post_route_fiducial__d04qfd01ndz00_44866 xofiller_post_route_fiducial__d04qfd01ndz00_46828 xofiller_post_route_fiducial__d04qfd01ndz00_1302 xofiller_post_route_fiducial__d04qfd01ndz00_3098 xofiller_post_route_fiducial__d04qfd01ndz00_3623 xofiller_post_route_fiducial__d04qfd01ndz00_4862 xofiller_post_route_fiducial__d04qfd01ndz00_11862 xofiller_post_route_fiducial__d04qfd01ndz00_13340 xofiller_post_route_fiducial__d04qfd01ndz00_18658 xofiller_post_route_fiducial__d04qfd01ndz00_19826 xofiller_post_route_fiducial__d04qfd01ndz00_21373 xofiller_post_route_fiducial__d04qfd01ndz00_24149 xofiller_post_route_fiducial__d04qfd01ndz00_25669 xofiller_post_route_fiducial__d04qfd01ndz00_26643 xofiller_post_route_fiducial__d04qfd01ndz00_27287 xofiller_post_route_fiducial__d04qfd01ndz00_30703 xofiller_post_route_fiducial__d04qfd01ndz00_31890 xofiller_post_route_fiducial__d04qfd01ndz00_32620 xofiller_post_route_fiducial__d04qfd01ndz00_34126 xofiller_post_route_fiducial__d04qfd01ndz00_38455 xofiller_post_route_fiducial__d04qfd01ndz00_40549 xofiller_post_route_fiducial__d04qfd01ndz00_42578 xofiller_post_route_fiducial__d04qfd01ndz00_44874 xofiller_post_route_fiducial__d04qfd01ndz00_46834 xofiller_post_route_fiducial__d04qfd01ndz00_308 xofiller_post_route_fiducial__d04qfd01ndz00_2963 xofiller_post_route_fiducial__d04qfd01ndz00_5912 xofiller_post_route_fiducial__d04qfd01ndz00_6904 xofiller_post_route_fiducial__d04qfd01ndz00_7451 xofiller_post_route_fiducial__d04qfd01ndz00_8955 xofiller_post_route_fiducial__d04qfd01ndz00_11455 xofiller_post_route_fiducial__d04qfd01ndz00_13341 xofiller_post_route_fiducial__d04qfd01ndz00_14195 xofiller_post_route_fiducial__d04qfd01ndz00_19725 xofiller_post_route_fiducial__d04qfd01ndz00_20725 xofiller_post_route_fiducial__d04qfd01ndz00_21374 xofiller_post_route_fiducial__d04qfd01ndz00_24048 xofiller_post_route_fiducial__d04qfd01ndz00_25359 xofiller_post_route_fiducial__d04qfd01ndz00_26479 xofiller_post_route_fiducial__d04qfd01ndz00_28330 xofiller_post_route_fiducial__d04qfd01ndz00_29389 xofiller_post_route_fiducial__d04qfd01ndz00_29889 xofiller_post_route_fiducial__d04qfd01ndz00_30928 xofiller_post_route_fiducial__d04qfd01ndz00_32122 xofiller_post_route_fiducial__d04qfd01ndz00_32685 xofiller_post_route_fiducial__d04qfd01ndz00_33683 xofiller_post_route_fiducial__d04qfd01ndz00_35101 xofiller_post_route_fiducial__d04qfd01ndz00_36718 xofiller_post_route_fiducial__d04qfd01ndz00_38464 xofiller_post_route_fiducial__d04qfd01ndz00_40557 xofiller_post_route_fiducial__d04qfd01ndz00_42586 xofiller_post_route_fiducial__d04qfd01ndz00_44883 xofiller_post_route_fiducial__d04qfd01ndz00_47736 xofiller_post_route_fiducial__d04qfd01ndz00_49826 xofiller_post_route_fiducial__d04qfd01ndz00_51707 xofiller_post_route_fiducial__d04qfd01ndz00_589 xofiller_post_route_fiducial__d04qfd01ndz00_4102 xofiller_post_route_fiducial__d04qfd01ndz00_6035 xofiller_post_route_fiducial__d04qfd01ndz00_7011 xofiller_post_route_fiducial__d04qfd01ndz00_8002 xofiller_post_route_fiducial__d04qfd01ndz00_9134 xofiller_post_route_fiducial__d04qfd01ndz00_13029 xofiller_post_route_fiducial__d04qfd01ndz00_14612 xofiller_post_route_fiducial__d04qfd01ndz00_15670 xofiller_post_route_fiducial__d04qfd01ndz00_17328 xofiller_post_route_fiducial__d04qfd01ndz00_20894 xofiller_post_route_fiducial__d04qfd01ndz00_22026 xofiller_post_route_fiducial__d04qfd01ndz00_22736 xofiller_post_route_fiducial__d04qfd01ndz00_24049 xofiller_post_route_fiducial__d04qfd01ndz00_25223 xofiller_post_route_fiducial__d04qfd01ndz00_28565 xofiller_post_route_fiducial__d04qfd01ndz00_29163 xofiller_post_route_fiducial__d04qfd01ndz00_30098 xofiller_post_route_fiducial__d04qfd01ndz00_34290 xofiller_post_route_fiducial__d04qfd01ndz00_35555 xofiller_post_route_fiducial__d04qfd01ndz00_36477 xofiller_post_route_fiducial__d04qfd01ndz00_38472 xofiller_post_route_fiducial__d04qfd01ndz00_39464 xofiller_post_route_fiducial__d04qfd01ndz00_44891 xofiller_post_route_fiducial__d04qfd01ndz00_47744 xofiller_post_route_fiducial__d04qfd01ndz00_49834 xofiller_post_route_fiducial__d04qfd01ndz00_51715 xofiller_post_route_fiducial__d04qfd01ndz00_598 xofiller_post_route_fiducial__d04qfd01ndz00_4104 xofiller_post_route_fiducial__d04qfd01ndz00_6036 xofiller_post_route_fiducial__d04qfd01ndz00_6505 xofiller_post_route_fiducial__d04qfd01ndz00_8241 xofiller_post_route_fiducial__d04qfd01ndz00_9135 xofiller_post_route_fiducial__d04qfd01ndz00_13696 xofiller_post_route_fiducial__d04qfd01ndz00_14502 xofiller_post_route_fiducial__d04qfd01ndz00_15671 xofiller_post_route_fiducial__d04qfd01ndz00_17330 xofiller_post_route_fiducial__d04qfd01ndz00_20573 xofiller_post_route_fiducial__d04qfd01ndz00_22027 xofiller_post_route_fiducial__d04qfd01ndz00_22738 xofiller_post_route_fiducial__d04qfd01ndz00_23864 xofiller_post_route_fiducial__d04qfd01ndz00_25360 xofiller_post_route_fiducial__d04qfd01ndz00_28640 xofiller_post_route_fiducial__d04qfd01ndz00_28799 xofiller_post_route_fiducial__d04qfd01ndz00_30101 xofiller_post_route_fiducial__d04qfd01ndz00_30929 xofiller_post_route_fiducial__d04qfd01ndz00_33813 xofiller_post_route_fiducial__d04qfd01ndz00_35321 xofiller_post_route_fiducial__d04qfd01ndz00_36722 xofiller_post_route_fiducial__d04qfd01ndz00_38481 xofiller_post_route_fiducial__d04qfd01ndz00_39473 xofiller_post_route_fiducial__d04qfd01ndz00_44900 xofiller_post_route_fiducial__d04qfd01ndz00_47753 xofiller_post_route_fiducial__d04qfd01ndz00_49843 xofiller_post_route_fiducial__d04qfd01ndz00_51724 xofiller_post_route_fiducial__d04qfd01ndz00_1634 xofiller_post_route_fiducial__d04qfd01ndz00_2965 xofiller_post_route_fiducial__d04qfd01ndz00_4297 xofiller_post_route_fiducial__d04qfd01ndz00_5701 xofiller_post_route_fiducial__d04qfd01ndz00_7124 xofiller_post_route_fiducial__d04qfd01ndz00_7883 xofiller_post_route_fiducial__d04qfd01ndz00_8957 xofiller_post_route_fiducial__d04qfd01ndz00_10672 xofiller_post_route_fiducial__d04qfd01ndz00_11232 xofiller_post_route_fiducial__d04qfd01ndz00_13167 xofiller_post_route_fiducial__d04qfd01ndz00_14503 xofiller_post_route_fiducial__d04qfd01ndz00_15890 xofiller_post_route_fiducial__d04qfd01ndz00_16982 xofiller_post_route_fiducial__d04qfd01ndz00_18660 xofiller_post_route_fiducial__d04qfd01ndz00_20898 xofiller_post_route_fiducial__d04qfd01ndz00_22327 xofiller_post_route_fiducial__d04qfd01ndz00_22740 xofiller_post_route_fiducial__d04qfd01ndz00_25672 xofiller_post_route_fiducial__d04qfd01ndz00_26480 xofiller_post_route_fiducial__d04qfd01ndz00_27288 xofiller_post_route_fiducial__d04qfd01ndz00_28450 xofiller_post_route_fiducial__d04qfd01ndz00_29313 xofiller_post_route_fiducial__d04qfd01ndz00_29636 xofiller_post_route_fiducial__d04qfd01ndz00_30333 xofiller_post_route_fiducial__d04qfd01ndz00_32877 xofiller_post_route_fiducial__d04qfd01ndz00_34131 xofiller_post_route_fiducial__d04qfd01ndz00_35441 xofiller_post_route_fiducial__d04qfd01ndz00_36264 xofiller_post_route_fiducial__d04qfd01ndz00_38490 xofiller_post_route_fiducial__d04qfd01ndz00_40564 xofiller_post_route_fiducial__d04qfd01ndz00_42593 xofiller_post_route_fiducial__d04qfd01ndz00_44909 xofiller_post_route_fiducial__d04qfd01ndz00_47762 xofiller_post_route_fiducial__d04qfd01ndz00_49852 xofiller_post_route_fiducial__d04qfd01ndz00_51733 xofiller_post_route_fiducial__d04qfd01ndz00_1643 xofiller_post_route_fiducial__d04qfd01ndz00_2966 xofiller_post_route_fiducial__d04qfd01ndz00_4105 xofiller_post_route_fiducial__d04qfd01ndz00_5567 xofiller_post_route_fiducial__d04qfd01ndz00_9907 xofiller_post_route_fiducial__d04qfd01ndz00_10673 xofiller_post_route_fiducial__d04qfd01ndz00_11863 xofiller_post_route_fiducial__d04qfd01ndz00_13168 xofiller_post_route_fiducial__d04qfd01ndz00_14087 xofiller_post_route_fiducial__d04qfd01ndz00_17331 xofiller_post_route_fiducial__d04qfd01ndz00_18528 xofiller_post_route_fiducial__d04qfd01ndz00_20727 xofiller_post_route_fiducial__d04qfd01ndz00_21377 xofiller_post_route_fiducial__d04qfd01ndz00_24773 xofiller_post_route_fiducial__d04qfd01ndz00_26559 xofiller_post_route_fiducial__d04qfd01ndz00_27371 xofiller_post_route_fiducial__d04qfd01ndz00_28229 xofiller_post_route_fiducial__d04qfd01ndz00_32124 xofiller_post_route_fiducial__d04qfd01ndz00_32972 xofiller_post_route_fiducial__d04qfd01ndz00_34291 xofiller_post_route_fiducial__d04qfd01ndz00_35104 xofiller_post_route_fiducial__d04qfd01ndz00_36265 xofiller_post_route_fiducial__d04qfd01ndz00_38499 xofiller_post_route_fiducial__d04qfd01ndz00_40573 xofiller_post_route_fiducial__d04qfd01ndz00_42602 xofiller_post_route_fiducial__d04qfd01ndz00_44918 xofiller_post_route_fiducial__d04qfd01ndz00_46870 xofiller_post_route_fiducial__d04qfd01ndz00_1652 xofiller_post_route_fiducial__d04qfd01ndz00_2832 xofiller_post_route_fiducial__d04qfd01ndz00_3367 xofiller_post_route_fiducial__d04qfd01ndz00_9137 xofiller_post_route_fiducial__d04qfd01ndz00_11008 xofiller_post_route_fiducial__d04qfd01ndz00_11973 xofiller_post_route_fiducial__d04qfd01ndz00_13522 xofiller_post_route_fiducial__d04qfd01ndz00_16985 xofiller_post_route_fiducial__d04qfd01ndz00_18185 xofiller_post_route_fiducial__d04qfd01ndz00_19616 xofiller_post_route_fiducial__d04qfd01ndz00_20730 xofiller_post_route_fiducial__d04qfd01ndz00_25573 xofiller_post_route_fiducial__d04qfd01ndz00_26648 xofiller_post_route_fiducial__d04qfd01ndz00_27462 xofiller_post_route_fiducial__d04qfd01ndz00_32126 xofiller_post_route_fiducial__d04qfd01ndz00_32975 xofiller_post_route_fiducial__d04qfd01ndz00_33815 xofiller_post_route_fiducial__d04qfd01ndz00_38507 xofiller_post_route_fiducial__d04qfd01ndz00_40582 xofiller_post_route_fiducial__d04qfd01ndz00_42611 xofiller_post_route_fiducial__d04qfd01ndz00_44926 xofiller_post_route_fiducial__d04qfd01ndz00_46876 xofiller_post_route_fiducial__d04qfd01ndz00_1661 xofiller_post_route_fiducial__d04qfd01ndz00_2835 xofiller_post_route_fiducial__d04qfd01ndz00_4489 xofiller_post_route_fiducial__d04qfd01ndz00_5808 xofiller_post_route_fiducial__d04qfd01ndz00_6720 xofiller_post_route_fiducial__d04qfd01ndz00_8006 xofiller_post_route_fiducial__d04qfd01ndz00_10477 xofiller_post_route_fiducial__d04qfd01ndz00_12085 xofiller_post_route_fiducial__d04qfd01ndz00_12853 xofiller_post_route_fiducial__d04qfd01ndz00_15267 xofiller_post_route_fiducial__d04qfd01ndz00_18407 xofiller_post_route_fiducial__d04qfd01ndz00_19727 xofiller_post_route_fiducial__d04qfd01ndz00_20733 xofiller_post_route_fiducial__d04qfd01ndz00_25675 xofiller_post_route_fiducial__d04qfd01ndz00_26400 xofiller_post_route_fiducial__d04qfd01ndz00_27373 xofiller_post_route_fiducial__d04qfd01ndz00_28641 xofiller_post_route_fiducial__d04qfd01ndz00_29164 xofiller_post_route_fiducial__d04qfd01ndz00_29947 xofiller_post_route_fiducial__d04qfd01ndz00_30705 xofiller_post_route_fiducial__d04qfd01ndz00_31827 xofiller_post_route_fiducial__d04qfd01ndz00_32878 xofiller_post_route_fiducial__d04qfd01ndz00_34293 xofiller_post_route_fiducial__d04qfd01ndz00_35323 xofiller_post_route_fiducial__d04qfd01ndz00_36035 xofiller_post_route_fiducial__d04qfd01ndz00_38511 xofiller_post_route_fiducial__d04qfd01ndz00_40591 xofiller_post_route_fiducial__d04qfd01ndz00_42620 xofiller_post_route_fiducial__d04qfd01ndz00_44935 xofiller_post_route_fiducial__d04qfd01ndz00_47768 xofiller_post_route_fiducial__d04qfd01ndz00_49858 xofiller_post_route_fiducial__d04qfd01ndz00_51739 xofiller_post_route_fiducial__d04qfd01ndz00_642 xofiller_post_route_fiducial__d04qfd01ndz00_2701 xofiller_post_route_fiducial__d04qfd01ndz00_5568 xofiller_post_route_fiducial__d04qfd01ndz00_6273 xofiller_post_route_fiducial__d04qfd01ndz00_8249 xofiller_post_route_fiducial__d04qfd01ndz00_8959 xofiller_post_route_fiducial__d04qfd01ndz00_10783 xofiller_post_route_fiducial__d04qfd01ndz00_11675 xofiller_post_route_fiducial__d04qfd01ndz00_12854 xofiller_post_route_fiducial__d04qfd01ndz00_14833 xofiller_post_route_fiducial__d04qfd01ndz00_16507 xofiller_post_route_fiducial__d04qfd01ndz00_18919 xofiller_post_route_fiducial__d04qfd01ndz00_20736 xofiller_post_route_fiducial__d04qfd01ndz00_21378 xofiller_post_route_fiducial__d04qfd01ndz00_23335 xofiller_post_route_fiducial__d04qfd01ndz00_24154 xofiller_post_route_fiducial__d04qfd01ndz00_28106 xofiller_post_route_fiducial__d04qfd01ndz00_29390 xofiller_post_route_fiducial__d04qfd01ndz00_30022 xofiller_post_route_fiducial__d04qfd01ndz00_30827 xofiller_post_route_fiducial__d04qfd01ndz00_31507 xofiller_post_route_fiducial__d04qfd01ndz00_33535 xofiller_post_route_fiducial__d04qfd01ndz00_35442 xofiller_post_route_fiducial__d04qfd01ndz00_35796 xofiller_post_route_fiducial__d04qfd01ndz00_37777 xofiller_post_route_fiducial__d04qfd01ndz00_40592 xofiller_post_route_fiducial__d04qfd01ndz00_42621 xofiller_post_route_fiducial__d04qfd01ndz00_44944 xofiller_post_route_fiducial__d04qfd01ndz00_47777 xofiller_post_route_fiducial__d04qfd01ndz00_49867 xofiller_post_route_fiducial__d04qfd01ndz00_51748 xofiller_post_route_fiducial__d04qfd01ndz00_651 xofiller_post_route_fiducial__d04qfd01ndz00_5569 xofiller_post_route_fiducial__d04qfd01ndz00_6391 xofiller_post_route_fiducial__d04qfd01ndz00_8128 xofiller_post_route_fiducial__d04qfd01ndz00_9141 xofiller_post_route_fiducial__d04qfd01ndz00_13174 xofiller_post_route_fiducial__d04qfd01ndz00_14727 xofiller_post_route_fiducial__d04qfd01ndz00_15781 xofiller_post_route_fiducial__d04qfd01ndz00_17159 xofiller_post_route_fiducial__d04qfd01ndz00_17673 xofiller_post_route_fiducial__d04qfd01ndz00_22329 xofiller_post_route_fiducial__d04qfd01ndz00_23337 xofiller_post_route_fiducial__d04qfd01ndz00_23757 xofiller_post_route_fiducial__d04qfd01ndz00_25224 xofiller_post_route_fiducial__d04qfd01ndz00_28231 xofiller_post_route_fiducial__d04qfd01ndz00_29721 xofiller_post_route_fiducial__d04qfd01ndz00_31291 xofiller_post_route_fiducial__d04qfd01ndz00_33687 xofiller_post_route_fiducial__d04qfd01ndz00_35106 xofiller_post_route_fiducial__d04qfd01ndz00_36480 xofiller_post_route_fiducial__d04qfd01ndz00_38513 xofiller_post_route_fiducial__d04qfd01ndz00_44953 xofiller_post_route_fiducial__d04qfd01ndz00_47785 xofiller_post_route_fiducial__d04qfd01ndz00_49875 xofiller_post_route_fiducial__d04qfd01ndz00_51756 xofiller_post_route_fiducial__d04qfd01ndz00_1667 xofiller_post_route_fiducial__d04qfd01ndz00_3110 xofiller_post_route_fiducial__d04qfd01ndz00_4493 xofiller_post_route_fiducial__d04qfd01ndz00_5703 xofiller_post_route_fiducial__d04qfd01ndz00_7013 xofiller_post_route_fiducial__d04qfd01ndz00_8129 xofiller_post_route_fiducial__d04qfd01ndz00_9621 xofiller_post_route_fiducial__d04qfd01ndz00_10674 xofiller_post_route_fiducial__d04qfd01ndz00_12681 xofiller_post_route_fiducial__d04qfd01ndz00_14421 xofiller_post_route_fiducial__d04qfd01ndz00_15894 xofiller_post_route_fiducial__d04qfd01ndz00_17332 xofiller_post_route_fiducial__d04qfd01ndz00_19413 xofiller_post_route_fiducial__d04qfd01ndz00_20227 xofiller_post_route_fiducial__d04qfd01ndz00_22229 xofiller_post_route_fiducial__d04qfd01ndz00_23227 xofiller_post_route_fiducial__d04qfd01ndz00_24155 xofiller_post_route_fiducial__d04qfd01ndz00_25773 xofiller_post_route_fiducial__d04qfd01ndz00_26166 xofiller_post_route_fiducial__d04qfd01ndz00_27466 xofiller_post_route_fiducial__d04qfd01ndz00_27719 xofiller_post_route_fiducial__d04qfd01ndz00_29392 xofiller_post_route_fiducial__d04qfd01ndz00_30177 xofiller_post_route_fiducial__d04qfd01ndz00_31293 xofiller_post_route_fiducial__d04qfd01ndz00_33817 xofiller_post_route_fiducial__d04qfd01ndz00_35111 xofiller_post_route_fiducial__d04qfd01ndz00_36266 xofiller_post_route_fiducial__d04qfd01ndz00_37778 xofiller_post_route_fiducial__d04qfd01ndz00_40597 xofiller_post_route_fiducial__d04qfd01ndz00_42626 xofiller_post_route_fiducial__d04qfd01ndz00_44962 xofiller_post_route_fiducial__d04qfd01ndz00_47794 xofiller_post_route_fiducial__d04qfd01ndz00_49884 xofiller_post_route_fiducial__d04qfd01ndz00_51765 xofiller_post_route_fiducial__d04qfd01ndz00_1675 xofiller_post_route_fiducial__d04qfd01ndz00_3118 xofiller_post_route_fiducial__d04qfd01ndz00_4499 xofiller_post_route_fiducial__d04qfd01ndz00_5571 xofiller_post_route_fiducial__d04qfd01ndz00_7685 xofiller_post_route_fiducial__d04qfd01ndz00_9909 xofiller_post_route_fiducial__d04qfd01ndz00_10479 xofiller_post_route_fiducial__d04qfd01ndz00_11458 xofiller_post_route_fiducial__d04qfd01ndz00_13346 xofiller_post_route_fiducial__d04qfd01ndz00_14615 xofiller_post_route_fiducial__d04qfd01ndz00_17161 xofiller_post_route_fiducial__d04qfd01ndz00_18672 xofiller_post_route_fiducial__d04qfd01ndz00_19619 xofiller_post_route_fiducial__d04qfd01ndz00_20579 xofiller_post_route_fiducial__d04qfd01ndz00_22128 xofiller_post_route_fiducial__d04qfd01ndz00_23759 xofiller_post_route_fiducial__d04qfd01ndz00_25774 xofiller_post_route_fiducial__d04qfd01ndz00_26483 xofiller_post_route_fiducial__d04qfd01ndz00_28333 xofiller_post_route_fiducial__d04qfd01ndz00_29314 xofiller_post_route_fiducial__d04qfd01ndz00_31588 xofiller_post_route_fiducial__d04qfd01ndz00_32460 xofiller_post_route_fiducial__d04qfd01ndz00_34134 xofiller_post_route_fiducial__d04qfd01ndz00_35798 xofiller_post_route_fiducial__d04qfd01ndz00_38514 xofiller_post_route_fiducial__d04qfd01ndz00_40605 xofiller_post_route_fiducial__d04qfd01ndz00_42634 xofiller_post_route_fiducial__d04qfd01ndz00_44970 xofiller_post_route_fiducial__d04qfd01ndz00_46910 xofiller_post_route_fiducial__d04qfd01ndz00_49887 xofiller_post_route_fiducial__d04qfd01ndz00_51768 xofiller_post_route_fiducial__d04qfd01ndz00_1684 xofiller_post_route_fiducial__d04qfd01ndz00_3127 xofiller_post_route_fiducial__d04qfd01ndz00_4508 xofiller_post_route_fiducial__d04qfd01ndz00_5578 xofiller_post_route_fiducial__d04qfd01ndz00_8258 xofiller_post_route_fiducial__d04qfd01ndz00_9917 xofiller_post_route_fiducial__d04qfd01ndz00_11014 xofiller_post_route_fiducial__d04qfd01ndz00_12088 xofiller_post_route_fiducial__d04qfd01ndz00_13701 xofiller_post_route_fiducial__d04qfd01ndz00_17341 xofiller_post_route_fiducial__d04qfd01ndz00_18681 xofiller_post_route_fiducial__d04qfd01ndz00_19621 xofiller_post_route_fiducial__d04qfd01ndz00_20900 xofiller_post_route_fiducial__d04qfd01ndz00_21546 xofiller_post_route_fiducial__d04qfd01ndz00_25367 xofiller_post_route_fiducial__d04qfd01ndz00_26562 xofiller_post_route_fiducial__d04qfd01ndz00_27211 xofiller_post_route_fiducial__d04qfd01ndz00_28232 xofiller_post_route_fiducial__d04qfd01ndz00_30707 xofiller_post_route_fiducial__d04qfd01ndz00_32047 xofiller_post_route_fiducial__d04qfd01ndz00_33972 xofiller_post_route_fiducial__d04qfd01ndz00_38021 xofiller_post_route_fiducial__d04qfd01ndz00_40614 xofiller_post_route_fiducial__d04qfd01ndz00_42643 xofiller_post_route_fiducial__d04qfd01ndz00_44979 xofiller_post_route_fiducial__d04qfd01ndz00_46917 xofiller_post_route_fiducial__d04qfd01ndz00_1693 xofiller_post_route_fiducial__d04qfd01ndz00_3136 xofiller_post_route_fiducial__d04qfd01ndz00_4517 xofiller_post_route_fiducial__d04qfd01ndz00_6040 xofiller_post_route_fiducial__d04qfd01ndz00_7128 xofiller_post_route_fiducial__d04qfd01ndz00_8267 xofiller_post_route_fiducial__d04qfd01ndz00_9926 xofiller_post_route_fiducial__d04qfd01ndz00_11023 xofiller_post_route_fiducial__d04qfd01ndz00_12097 xofiller_post_route_fiducial__d04qfd01ndz00_13710 xofiller_post_route_fiducial__d04qfd01ndz00_14836 xofiller_post_route_fiducial__d04qfd01ndz00_15897 xofiller_post_route_fiducial__d04qfd01ndz00_17350 xofiller_post_route_fiducial__d04qfd01ndz00_18689 xofiller_post_route_fiducial__d04qfd01ndz00_19514 xofiller_post_route_fiducial__d04qfd01ndz00_21061 xofiller_post_route_fiducial__d04qfd01ndz00_23339 xofiller_post_route_fiducial__d04qfd01ndz00_24156 xofiller_post_route_fiducial__d04qfd01ndz00_26168 xofiller_post_route_fiducial__d04qfd01ndz00_26979 xofiller_post_route_fiducial__d04qfd01ndz00_28643 xofiller_post_route_fiducial__d04qfd01ndz00_30104 xofiller_post_route_fiducial__d04qfd01ndz00_31294 xofiller_post_route_fiducial__d04qfd01ndz00_32127 xofiller_post_route_fiducial__d04qfd01ndz00_32461 xofiller_post_route_fiducial__d04qfd01ndz00_33537 xofiller_post_route_fiducial__d04qfd01ndz00_37568 xofiller_post_route_fiducial__d04qfd01ndz00_40619 xofiller_post_route_fiducial__d04qfd01ndz00_42652 xofiller_post_route_fiducial__d04qfd01ndz00_44988 xofiller_post_route_fiducial__d04qfd01ndz00_47800 xofiller_post_route_fiducial__d04qfd01ndz00_49890 xofiller_post_route_fiducial__d04qfd01ndz00_51771 xofiller_post_route_fiducial__d04qfd01ndz00_1697 xofiller_post_route_fiducial__d04qfd01ndz00_3140 xofiller_post_route_fiducial__d04qfd01ndz00_4525 xofiller_post_route_fiducial__d04qfd01ndz00_6048 xofiller_post_route_fiducial__d04qfd01ndz00_7136 xofiller_post_route_fiducial__d04qfd01ndz00_8275 xofiller_post_route_fiducial__d04qfd01ndz00_9644 xofiller_post_route_fiducial__d04qfd01ndz00_11027 xofiller_post_route_fiducial__d04qfd01ndz00_11989 xofiller_post_route_fiducial__d04qfd01ndz00_13718 xofiller_post_route_fiducial__d04qfd01ndz00_14844 xofiller_post_route_fiducial__d04qfd01ndz00_15905 xofiller_post_route_fiducial__d04qfd01ndz00_17358 xofiller_post_route_fiducial__d04qfd01ndz00_18694 xofiller_post_route_fiducial__d04qfd01ndz00_19625 xofiller_post_route_fiducial__d04qfd01ndz00_20738 xofiller_post_route_fiducial__d04qfd01ndz00_21946 xofiller_post_route_fiducial__d04qfd01ndz00_22742 xofiller_post_route_fiducial__d04qfd01ndz00_24158 xofiller_post_route_fiducial__d04qfd01ndz00_25776 xofiller_post_route_fiducial__d04qfd01ndz00_26338 xofiller_post_route_fiducial__d04qfd01ndz00_28234 xofiller_post_route_fiducial__d04qfd01ndz00_29808 xofiller_post_route_fiducial__d04qfd01ndz00_31297 xofiller_post_route_fiducial__d04qfd01ndz00_32128 xofiller_post_route_fiducial__d04qfd01ndz00_32879 xofiller_post_route_fiducial__d04qfd01ndz00_34296 xofiller_post_route_fiducial__d04qfd01ndz00_35209 xofiller_post_route_fiducial__d04qfd01ndz00_36598 xofiller_post_route_fiducial__d04qfd01ndz00_38516 xofiller_post_route_fiducial__d04qfd01ndz00_40625 xofiller_post_route_fiducial__d04qfd01ndz00_42656 xofiller_post_route_fiducial__d04qfd01ndz00_44996 xofiller_post_route_fiducial__d04qfd01ndz00_47808 xofiller_post_route_fiducial__d04qfd01ndz00_49898 xofiller_post_route_fiducial__d04qfd01ndz00_51778 xofiller_post_route_fiducial__d04qfd01ndz00_703 xofiller_post_route_fiducial__d04qfd01ndz00_4534 xofiller_post_route_fiducial__d04qfd01ndz00_6057 xofiller_post_route_fiducial__d04qfd01ndz00_7145 xofiller_post_route_fiducial__d04qfd01ndz00_8284 xofiller_post_route_fiducial__d04qfd01ndz00_9653 xofiller_post_route_fiducial__d04qfd01ndz00_13727 xofiller_post_route_fiducial__d04qfd01ndz00_14853 xofiller_post_route_fiducial__d04qfd01ndz00_15914 xofiller_post_route_fiducial__d04qfd01ndz00_17367 xofiller_post_route_fiducial__d04qfd01ndz00_17708 xofiller_post_route_fiducial__d04qfd01ndz00_20902 xofiller_post_route_fiducial__d04qfd01ndz00_22129 xofiller_post_route_fiducial__d04qfd01ndz00_24461 xofiller_post_route_fiducial__d04qfd01ndz00_25368 xofiller_post_route_fiducial__d04qfd01ndz00_28452 xofiller_post_route_fiducial__d04qfd01ndz00_29394 xofiller_post_route_fiducial__d04qfd01ndz00_30025 xofiller_post_route_fiducial__d04qfd01ndz00_31299 xofiller_post_route_fiducial__d04qfd01ndz00_35560 xofiller_post_route_fiducial__d04qfd01ndz00_36599 xofiller_post_route_fiducial__d04qfd01ndz00_38266 xofiller_post_route_fiducial__d04qfd01ndz00_39512 xofiller_post_route_fiducial__d04qfd01ndz00_45005 xofiller_post_route_fiducial__d04qfd01ndz00_47817 xofiller_post_route_fiducial__d04qfd01ndz00_49907 xofiller_post_route_fiducial__d04qfd01ndz00_51787 xofiller_post_route_fiducial__d04qfd01ndz00_1699 xofiller_post_route_fiducial__d04qfd01ndz00_3142 xofiller_post_route_fiducial__d04qfd01ndz00_4543 xofiller_post_route_fiducial__d04qfd01ndz00_6066 xofiller_post_route_fiducial__d04qfd01ndz00_7154 xofiller_post_route_fiducial__d04qfd01ndz00_8293 xofiller_post_route_fiducial__d04qfd01ndz00_9932 xofiller_post_route_fiducial__d04qfd01ndz00_11029 xofiller_post_route_fiducial__d04qfd01ndz00_12103 xofiller_post_route_fiducial__d04qfd01ndz00_13736 xofiller_post_route_fiducial__d04qfd01ndz00_14862 xofiller_post_route_fiducial__d04qfd01ndz00_15923 xofiller_post_route_fiducial__d04qfd01ndz00_17375 xofiller_post_route_fiducial__d04qfd01ndz00_18696 xofiller_post_route_fiducial__d04qfd01ndz00_19829 xofiller_post_route_fiducial__d04qfd01ndz00_21070 xofiller_post_route_fiducial__d04qfd01ndz00_22131 xofiller_post_route_fiducial__d04qfd01ndz00_23229 xofiller_post_route_fiducial__d04qfd01ndz00_24311 xofiller_post_route_fiducial__d04qfd01ndz00_27859 xofiller_post_route_fiducial__d04qfd01ndz00_28804 xofiller_post_route_fiducial__d04qfd01ndz00_29949 xofiller_post_route_fiducial__d04qfd01ndz00_30336 xofiller_post_route_fiducial__d04qfd01ndz00_32624 xofiller_post_route_fiducial__d04qfd01ndz00_34135 xofiller_post_route_fiducial__d04qfd01ndz00_34891 xofiller_post_route_fiducial__d04qfd01ndz00_36483 xofiller_post_route_fiducial__d04qfd01ndz00_38519 xofiller_post_route_fiducial__d04qfd01ndz00_40627 xofiller_post_route_fiducial__d04qfd01ndz00_42658 xofiller_post_route_fiducial__d04qfd01ndz00_45014 xofiller_post_route_fiducial__d04qfd01ndz00_47826 xofiller_post_route_fiducial__d04qfd01ndz00_49916 xofiller_post_route_fiducial__d04qfd01ndz00_51796 xofiller_post_route_fiducial__d04qfd01ndz00_1708 xofiller_post_route_fiducial__d04qfd01ndz00_3151 xofiller_post_route_fiducial__d04qfd01ndz00_4551 xofiller_post_route_fiducial__d04qfd01ndz00_6071 xofiller_post_route_fiducial__d04qfd01ndz00_7159 xofiller_post_route_fiducial__d04qfd01ndz00_8301 xofiller_post_route_fiducial__d04qfd01ndz00_9941 xofiller_post_route_fiducial__d04qfd01ndz00_11038 xofiller_post_route_fiducial__d04qfd01ndz00_12112 xofiller_post_route_fiducial__d04qfd01ndz00_13744 xofiller_post_route_fiducial__d04qfd01ndz00_14867 xofiller_post_route_fiducial__d04qfd01ndz00_15928 xofiller_post_route_fiducial__d04qfd01ndz00_17383 xofiller_post_route_fiducial__d04qfd01ndz00_18705 xofiller_post_route_fiducial__d04qfd01ndz00_19838 xofiller_post_route_fiducial__d04qfd01ndz00_21079 xofiller_post_route_fiducial__d04qfd01ndz00_22236 xofiller_post_route_fiducial__d04qfd01ndz00_23232 xofiller_post_route_fiducial__d04qfd01ndz00_24162 xofiller_post_route_fiducial__d04qfd01ndz00_25680 xofiller_post_route_fiducial__d04qfd01ndz00_25981 xofiller_post_route_fiducial__d04qfd01ndz00_27988 xofiller_post_route_fiducial__d04qfd01ndz00_29395 xofiller_post_route_fiducial__d04qfd01ndz00_30709 xofiller_post_route_fiducial__d04qfd01ndz00_31972 xofiller_post_route_fiducial__d04qfd01ndz00_32299 xofiller_post_route_fiducial__d04qfd01ndz00_33274 xofiller_post_route_fiducial__d04qfd01ndz00_35114 xofiller_post_route_fiducial__d04qfd01ndz00_35800 xofiller_post_route_fiducial__d04qfd01ndz00_38527 xofiller_post_route_fiducial__d04qfd01ndz00_40636 xofiller_post_route_fiducial__d04qfd01ndz00_42667 xofiller_post_route_fiducial__d04qfd01ndz00_45022 xofiller_post_route_fiducial__d04qfd01ndz00_47831 xofiller_post_route_fiducial__d04qfd01ndz00_49921 xofiller_post_route_fiducial__d04qfd01ndz00_51801 xofiller_post_route_fiducial__d04qfd01ndz00_1717 xofiller_post_route_fiducial__d04qfd01ndz00_3160 xofiller_post_route_fiducial__d04qfd01ndz00_4560 xofiller_post_route_fiducial__d04qfd01ndz00_5613 xofiller_post_route_fiducial__d04qfd01ndz00_8310 xofiller_post_route_fiducial__d04qfd01ndz00_9950 xofiller_post_route_fiducial__d04qfd01ndz00_11047 xofiller_post_route_fiducial__d04qfd01ndz00_12121 xofiller_post_route_fiducial__d04qfd01ndz00_13753 xofiller_post_route_fiducial__d04qfd01ndz00_17392 xofiller_post_route_fiducial__d04qfd01ndz00_18714 xofiller_post_route_fiducial__d04qfd01ndz00_19847 xofiller_post_route_fiducial__d04qfd01ndz00_21088 xofiller_post_route_fiducial__d04qfd01ndz00_21719 xofiller_post_route_fiducial__d04qfd01ndz00_24471 xofiller_post_route_fiducial__d04qfd01ndz00_25783 xofiller_post_route_fiducial__d04qfd01ndz00_26653 xofiller_post_route_fiducial__d04qfd01ndz00_27472 xofiller_post_route_fiducial__d04qfd01ndz00_28456 xofiller_post_route_fiducial__d04qfd01ndz00_31303 xofiller_post_route_fiducial__d04qfd01ndz00_32132 xofiller_post_route_fiducial__d04qfd01ndz00_32982 xofiller_post_route_fiducial__d04qfd01ndz00_34304 xofiller_post_route_fiducial__d04qfd01ndz00_34624 xofiller_post_route_fiducial__d04qfd01ndz00_38536 xofiller_post_route_fiducial__d04qfd01ndz00_40645 xofiller_post_route_fiducial__d04qfd01ndz00_42676 xofiller_post_route_fiducial__d04qfd01ndz00_45031 xofiller_post_route_fiducial__d04qfd01ndz00_46957 xofiller_post_route_fiducial__d04qfd01ndz00_1725 xofiller_post_route_fiducial__d04qfd01ndz00_3168 xofiller_post_route_fiducial__d04qfd01ndz00_4569 xofiller_post_route_fiducial__d04qfd01ndz00_6072 xofiller_post_route_fiducial__d04qfd01ndz00_7160 xofiller_post_route_fiducial__d04qfd01ndz00_8319 xofiller_post_route_fiducial__d04qfd01ndz00_9958 xofiller_post_route_fiducial__d04qfd01ndz00_11055 xofiller_post_route_fiducial__d04qfd01ndz00_12129 xofiller_post_route_fiducial__d04qfd01ndz00_13762 xofiller_post_route_fiducial__d04qfd01ndz00_14868 xofiller_post_route_fiducial__d04qfd01ndz00_15929 xofiller_post_route_fiducial__d04qfd01ndz00_17401 xofiller_post_route_fiducial__d04qfd01ndz00_18722 xofiller_post_route_fiducial__d04qfd01ndz00_19855 xofiller_post_route_fiducial__d04qfd01ndz00_21096 xofiller_post_route_fiducial__d04qfd01ndz00_22335 xofiller_post_route_fiducial__d04qfd01ndz00_23342 xofiller_post_route_fiducial__d04qfd01ndz00_24479 xofiller_post_route_fiducial__d04qfd01ndz00_25792 xofiller_post_route_fiducial__d04qfd01ndz00_26661 xofiller_post_route_fiducial__d04qfd01ndz00_27480 xofiller_post_route_fiducial__d04qfd01ndz00_28646 xofiller_post_route_fiducial__d04qfd01ndz00_29396 xofiller_post_route_fiducial__d04qfd01ndz00_30178 xofiller_post_route_fiducial__d04qfd01ndz00_31311 xofiller_post_route_fiducial__d04qfd01ndz00_32141 xofiller_post_route_fiducial__d04qfd01ndz00_32991 xofiller_post_route_fiducial__d04qfd01ndz00_34312 xofiller_post_route_fiducial__d04qfd01ndz00_35561 xofiller_post_route_fiducial__d04qfd01ndz00_36729 xofiller_post_route_fiducial__d04qfd01ndz00_38544 xofiller_post_route_fiducial__d04qfd01ndz00_40653 xofiller_post_route_fiducial__d04qfd01ndz00_42684 xofiller_post_route_fiducial__d04qfd01ndz00_45040 xofiller_post_route_fiducial__d04qfd01ndz00_47832 xofiller_post_route_fiducial__d04qfd01ndz00_49922 xofiller_post_route_fiducial__d04qfd01ndz00_51802 xofiller_post_route_fiducial__d04qfd01ndz00_1732 xofiller_post_route_fiducial__d04qfd01ndz00_3175 xofiller_post_route_fiducial__d04qfd01ndz00_4578 xofiller_post_route_fiducial__d04qfd01ndz00_6080 xofiller_post_route_fiducial__d04qfd01ndz00_7168 xofiller_post_route_fiducial__d04qfd01ndz00_8328 xofiller_post_route_fiducial__d04qfd01ndz00_9965 xofiller_post_route_fiducial__d04qfd01ndz00_11062 xofiller_post_route_fiducial__d04qfd01ndz00_12136 xofiller_post_route_fiducial__d04qfd01ndz00_13771 xofiller_post_route_fiducial__d04qfd01ndz00_14876 xofiller_post_route_fiducial__d04qfd01ndz00_15937 xofiller_post_route_fiducial__d04qfd01ndz00_17403 xofiller_post_route_fiducial__d04qfd01ndz00_18729 xofiller_post_route_fiducial__d04qfd01ndz00_19862 xofiller_post_route_fiducial__d04qfd01ndz00_21105 xofiller_post_route_fiducial__d04qfd01ndz00_22343 xofiller_post_route_fiducial__d04qfd01ndz00_23350 xofiller_post_route_fiducial__d04qfd01ndz00_24488 xofiller_post_route_fiducial__d04qfd01ndz00_25799 xofiller_post_route_fiducial__d04qfd01ndz00_26668 xofiller_post_route_fiducial__d04qfd01ndz00_27489 xofiller_post_route_fiducial__d04qfd01ndz00_28654 xofiller_post_route_fiducial__d04qfd01ndz00_29404 xofiller_post_route_fiducial__d04qfd01ndz00_30186 xofiller_post_route_fiducial__d04qfd01ndz00_31320 xofiller_post_route_fiducial__d04qfd01ndz00_32148 xofiller_post_route_fiducial__d04qfd01ndz00_32998 xofiller_post_route_fiducial__d04qfd01ndz00_34321 xofiller_post_route_fiducial__d04qfd01ndz00_35569 xofiller_post_route_fiducial__d04qfd01ndz00_36737 xofiller_post_route_fiducial__d04qfd01ndz00_38553 xofiller_post_route_fiducial__d04qfd01ndz00_40660 xofiller_post_route_fiducial__d04qfd01ndz00_42691 xofiller_post_route_fiducial__d04qfd01ndz00_45049 xofiller_post_route_fiducial__d04qfd01ndz00_47840 xofiller_post_route_fiducial__d04qfd01ndz00_49930 xofiller_post_route_fiducial__d04qfd01ndz00_51810 xofiller_post_route_fiducial__d04qfd01ndz00_755 xofiller_post_route_fiducial__d04qfd01ndz00_4586 xofiller_post_route_fiducial__d04qfd01ndz00_6089 xofiller_post_route_fiducial__d04qfd01ndz00_7177 xofiller_post_route_fiducial__d04qfd01ndz00_8336 xofiller_post_route_fiducial__d04qfd01ndz00_9705 xofiller_post_route_fiducial__d04qfd01ndz00_13779 xofiller_post_route_fiducial__d04qfd01ndz00_14885 xofiller_post_route_fiducial__d04qfd01ndz00_15946 xofiller_post_route_fiducial__d04qfd01ndz00_17412 xofiller_post_route_fiducial__d04qfd01ndz00_17753 xofiller_post_route_fiducial__d04qfd01ndz00_21114 xofiller_post_route_fiducial__d04qfd01ndz00_22352 xofiller_post_route_fiducial__d04qfd01ndz00_23359 xofiller_post_route_fiducial__d04qfd01ndz00_24497 xofiller_post_route_fiducial__d04qfd01ndz00_25396 xofiller_post_route_fiducial__d04qfd01ndz00_27498 xofiller_post_route_fiducial__d04qfd01ndz00_28663 xofiller_post_route_fiducial__d04qfd01ndz00_29413 xofiller_post_route_fiducial__d04qfd01ndz00_30195 xofiller_post_route_fiducial__d04qfd01ndz00_31329 xofiller_post_route_fiducial__d04qfd01ndz00_34330 xofiller_post_route_fiducial__d04qfd01ndz00_35578 xofiller_post_route_fiducial__d04qfd01ndz00_36746 xofiller_post_route_fiducial__d04qfd01ndz00_38562 xofiller_post_route_fiducial__d04qfd01ndz00_39552 xofiller_post_route_fiducial__d04qfd01ndz00_45057 xofiller_post_route_fiducial__d04qfd01ndz00_47849 xofiller_post_route_fiducial__d04qfd01ndz00_49939 xofiller_post_route_fiducial__d04qfd01ndz00_51819 xofiller_post_route_fiducial__d04qfd01ndz00_764 xofiller_post_route_fiducial__d04qfd01ndz00_4595 xofiller_post_route_fiducial__d04qfd01ndz00_6098 xofiller_post_route_fiducial__d04qfd01ndz00_7186 xofiller_post_route_fiducial__d04qfd01ndz00_8345 xofiller_post_route_fiducial__d04qfd01ndz00_9714 xofiller_post_route_fiducial__d04qfd01ndz00_13788 xofiller_post_route_fiducial__d04qfd01ndz00_14894 xofiller_post_route_fiducial__d04qfd01ndz00_15955 xofiller_post_route_fiducial__d04qfd01ndz00_17421 xofiller_post_route_fiducial__d04qfd01ndz00_17762 xofiller_post_route_fiducial__d04qfd01ndz00_21123 xofiller_post_route_fiducial__d04qfd01ndz00_22361 xofiller_post_route_fiducial__d04qfd01ndz00_23368 xofiller_post_route_fiducial__d04qfd01ndz00_24506 xofiller_post_route_fiducial__d04qfd01ndz00_25405 xofiller_post_route_fiducial__d04qfd01ndz00_27507 xofiller_post_route_fiducial__d04qfd01ndz00_28672 xofiller_post_route_fiducial__d04qfd01ndz00_29422 xofiller_post_route_fiducial__d04qfd01ndz00_30204 xofiller_post_route_fiducial__d04qfd01ndz00_31338 xofiller_post_route_fiducial__d04qfd01ndz00_34339 xofiller_post_route_fiducial__d04qfd01ndz00_35587 xofiller_post_route_fiducial__d04qfd01ndz00_36755 xofiller_post_route_fiducial__d04qfd01ndz00_38571 xofiller_post_route_fiducial__d04qfd01ndz00_39561 xofiller_post_route_fiducial__d04qfd01ndz00_45066 xofiller_post_route_fiducial__d04qfd01ndz00_47858 xofiller_post_route_fiducial__d04qfd01ndz00_49948 xofiller_post_route_fiducial__d04qfd01ndz00_51827 xofiller_post_route_fiducial__d04qfd01ndz00_1740 xofiller_post_route_fiducial__d04qfd01ndz00_3183 xofiller_post_route_fiducial__d04qfd01ndz00_4604 xofiller_post_route_fiducial__d04qfd01ndz00_6106 xofiller_post_route_fiducial__d04qfd01ndz00_7194 xofiller_post_route_fiducial__d04qfd01ndz00_8354 xofiller_post_route_fiducial__d04qfd01ndz00_9973 xofiller_post_route_fiducial__d04qfd01ndz00_11070 xofiller_post_route_fiducial__d04qfd01ndz00_12144 xofiller_post_route_fiducial__d04qfd01ndz00_13797 xofiller_post_route_fiducial__d04qfd01ndz00_14902 xofiller_post_route_fiducial__d04qfd01ndz00_15963 xofiller_post_route_fiducial__d04qfd01ndz00_17430 xofiller_post_route_fiducial__d04qfd01ndz00_18737 xofiller_post_route_fiducial__d04qfd01ndz00_19870 xofiller_post_route_fiducial__d04qfd01ndz00_21132 xofiller_post_route_fiducial__d04qfd01ndz00_22369 xofiller_post_route_fiducial__d04qfd01ndz00_23376 xofiller_post_route_fiducial__d04qfd01ndz00_24515 xofiller_post_route_fiducial__d04qfd01ndz00_25807 xofiller_post_route_fiducial__d04qfd01ndz00_26676 xofiller_post_route_fiducial__d04qfd01ndz00_27516 xofiller_post_route_fiducial__d04qfd01ndz00_28680 xofiller_post_route_fiducial__d04qfd01ndz00_29430 xofiller_post_route_fiducial__d04qfd01ndz00_30212 xofiller_post_route_fiducial__d04qfd01ndz00_31347 xofiller_post_route_fiducial__d04qfd01ndz00_32156 xofiller_post_route_fiducial__d04qfd01ndz00_33006 xofiller_post_route_fiducial__d04qfd01ndz00_34347 xofiller_post_route_fiducial__d04qfd01ndz00_35595 xofiller_post_route_fiducial__d04qfd01ndz00_36763 xofiller_post_route_fiducial__d04qfd01ndz00_38580 xofiller_post_route_fiducial__d04qfd01ndz00_40668 xofiller_post_route_fiducial__d04qfd01ndz00_42699 xofiller_post_route_fiducial__d04qfd01ndz00_45075 xofiller_post_route_fiducial__d04qfd01ndz00_47866 xofiller_post_route_fiducial__d04qfd01ndz00_49956 xofiller_post_route_fiducial__d04qfd01ndz00_51835 xofiller_post_route_fiducial__d04qfd01ndz00_1749 xofiller_post_route_fiducial__d04qfd01ndz00_3192 xofiller_post_route_fiducial__d04qfd01ndz00_4613 xofiller_post_route_fiducial__d04qfd01ndz00_5654 xofiller_post_route_fiducial__d04qfd01ndz00_8363 xofiller_post_route_fiducial__d04qfd01ndz00_9982 xofiller_post_route_fiducial__d04qfd01ndz00_11079 xofiller_post_route_fiducial__d04qfd01ndz00_12153 xofiller_post_route_fiducial__d04qfd01ndz00_13806 xofiller_post_route_fiducial__d04qfd01ndz00_17439 xofiller_post_route_fiducial__d04qfd01ndz00_18746 xofiller_post_route_fiducial__d04qfd01ndz00_19879 xofiller_post_route_fiducial__d04qfd01ndz00_21140 xofiller_post_route_fiducial__d04qfd01ndz00_21772 xofiller_post_route_fiducial__d04qfd01ndz00_24523 xofiller_post_route_fiducial__d04qfd01ndz00_25816 xofiller_post_route_fiducial__d04qfd01ndz00_26685 xofiller_post_route_fiducial__d04qfd01ndz00_27524 xofiller_post_route_fiducial__d04qfd01ndz00_28509 xofiller_post_route_fiducial__d04qfd01ndz00_31355 xofiller_post_route_fiducial__d04qfd01ndz00_32165 xofiller_post_route_fiducial__d04qfd01ndz00_33015 xofiller_post_route_fiducial__d04qfd01ndz00_34356 xofiller_post_route_fiducial__d04qfd01ndz00_34677 xofiller_post_route_fiducial__d04qfd01ndz00_38588 xofiller_post_route_fiducial__d04qfd01ndz00_40677 xofiller_post_route_fiducial__d04qfd01ndz00_42708 xofiller_post_route_fiducial__d04qfd01ndz00_45084 xofiller_post_route_fiducial__d04qfd01ndz00_47000 xofiller_post_route_fiducial__d04qfd01ndz00_1758 xofiller_post_route_fiducial__d04qfd01ndz00_3201 xofiller_post_route_fiducial__d04qfd01ndz00_4622 xofiller_post_route_fiducial__d04qfd01ndz00_5661 xofiller_post_route_fiducial__d04qfd01ndz00_8372 xofiller_post_route_fiducial__d04qfd01ndz00_9991 xofiller_post_route_fiducial__d04qfd01ndz00_11088 xofiller_post_route_fiducial__d04qfd01ndz00_12162 xofiller_post_route_fiducial__d04qfd01ndz00_13815 xofiller_post_route_fiducial__d04qfd01ndz00_17447 xofiller_post_route_fiducial__d04qfd01ndz00_18755 xofiller_post_route_fiducial__d04qfd01ndz00_19888 xofiller_post_route_fiducial__d04qfd01ndz00_21149 xofiller_post_route_fiducial__d04qfd01ndz00_21781 xofiller_post_route_fiducial__d04qfd01ndz00_24532 xofiller_post_route_fiducial__d04qfd01ndz00_25825 xofiller_post_route_fiducial__d04qfd01ndz00_26694 xofiller_post_route_fiducial__d04qfd01ndz00_27533 xofiller_post_route_fiducial__d04qfd01ndz00_28518 xofiller_post_route_fiducial__d04qfd01ndz00_31364 xofiller_post_route_fiducial__d04qfd01ndz00_32174 xofiller_post_route_fiducial__d04qfd01ndz00_33024 xofiller_post_route_fiducial__d04qfd01ndz00_34365 xofiller_post_route_fiducial__d04qfd01ndz00_34686 xofiller_post_route_fiducial__d04qfd01ndz00_38597 xofiller_post_route_fiducial__d04qfd01ndz00_40686 xofiller_post_route_fiducial__d04qfd01ndz00_42717 xofiller_post_route_fiducial__d04qfd01ndz00_45093 xofiller_post_route_fiducial__d04qfd01ndz00_47007 xofiller_post_route_fiducial__d04qfd01ndz00_1766 xofiller_post_route_fiducial__d04qfd01ndz00_3209 xofiller_post_route_fiducial__d04qfd01ndz00_4630 xofiller_post_route_fiducial__d04qfd01ndz00_6113 xofiller_post_route_fiducial__d04qfd01ndz00_7201 xofiller_post_route_fiducial__d04qfd01ndz00_8380 xofiller_post_route_fiducial__d04qfd01ndz00_9999 xofiller_post_route_fiducial__d04qfd01ndz00_11096 xofiller_post_route_fiducial__d04qfd01ndz00_12170 xofiller_post_route_fiducial__d04qfd01ndz00_13823 xofiller_post_route_fiducial__d04qfd01ndz00_14909 xofiller_post_route_fiducial__d04qfd01ndz00_15970 xofiller_post_route_fiducial__d04qfd01ndz00_17456 xofiller_post_route_fiducial__d04qfd01ndz00_18763 xofiller_post_route_fiducial__d04qfd01ndz00_19896 xofiller_post_route_fiducial__d04qfd01ndz00_21158 xofiller_post_route_fiducial__d04qfd01ndz00_22376 xofiller_post_route_fiducial__d04qfd01ndz00_23383 xofiller_post_route_fiducial__d04qfd01ndz00_24541 xofiller_post_route_fiducial__d04qfd01ndz00_25833 xofiller_post_route_fiducial__d04qfd01ndz00_26702 xofiller_post_route_fiducial__d04qfd01ndz00_27542 xofiller_post_route_fiducial__d04qfd01ndz00_28687 xofiller_post_route_fiducial__d04qfd01ndz00_29437 xofiller_post_route_fiducial__d04qfd01ndz00_30219 xofiller_post_route_fiducial__d04qfd01ndz00_31373 xofiller_post_route_fiducial__d04qfd01ndz00_32182 xofiller_post_route_fiducial__d04qfd01ndz00_33032 xofiller_post_route_fiducial__d04qfd01ndz00_34374 xofiller_post_route_fiducial__d04qfd01ndz00_35602 xofiller_post_route_fiducial__d04qfd01ndz00_36770 xofiller_post_route_fiducial__d04qfd01ndz00_38606 xofiller_post_route_fiducial__d04qfd01ndz00_40694 xofiller_post_route_fiducial__d04qfd01ndz00_42725 xofiller_post_route_fiducial__d04qfd01ndz00_45101 xofiller_post_route_fiducial__d04qfd01ndz00_47873 xofiller_post_route_fiducial__d04qfd01ndz00_49963 xofiller_post_route_fiducial__d04qfd01ndz00_51842 xofiller_post_route_fiducial__d04qfd01ndz00_808 xofiller_post_route_fiducial__d04qfd01ndz00_3210 xofiller_post_route_fiducial__d04qfd01ndz00_4639 xofiller_post_route_fiducial__d04qfd01ndz00_6122 xofiller_post_route_fiducial__d04qfd01ndz00_7210 xofiller_post_route_fiducial__d04qfd01ndz00_8389 xofiller_post_route_fiducial__d04qfd01ndz00_9758 xofiller_post_route_fiducial__d04qfd01ndz00_11097 xofiller_post_route_fiducial__d04qfd01ndz00_12171 xofiller_post_route_fiducial__d04qfd01ndz00_13832 xofiller_post_route_fiducial__d04qfd01ndz00_14918 xofiller_post_route_fiducial__d04qfd01ndz00_15979 xofiller_post_route_fiducial__d04qfd01ndz00_17465 xofiller_post_route_fiducial__d04qfd01ndz00_17806 xofiller_post_route_fiducial__d04qfd01ndz00_19897 xofiller_post_route_fiducial__d04qfd01ndz00_21167 xofiller_post_route_fiducial__d04qfd01ndz00_22385 xofiller_post_route_fiducial__d04qfd01ndz00_23392 xofiller_post_route_fiducial__d04qfd01ndz00_24550 xofiller_post_route_fiducial__d04qfd01ndz00_25439 xofiller_post_route_fiducial__d04qfd01ndz00_26703 xofiller_post_route_fiducial__d04qfd01ndz00_27551 xofiller_post_route_fiducial__d04qfd01ndz00_28690 xofiller_post_route_fiducial__d04qfd01ndz00_29446 xofiller_post_route_fiducial__d04qfd01ndz00_30228 xofiller_post_route_fiducial__d04qfd01ndz00_31382 xofiller_post_route_fiducial__d04qfd01ndz00_32183 xofiller_post_route_fiducial__d04qfd01ndz00_33033 xofiller_post_route_fiducial__d04qfd01ndz00_34383 xofiller_post_route_fiducial__d04qfd01ndz00_35611 xofiller_post_route_fiducial__d04qfd01ndz00_36779 xofiller_post_route_fiducial__d04qfd01ndz00_38615 xofiller_post_route_fiducial__d04qfd01ndz00_39605 xofiller_post_route_fiducial__d04qfd01ndz00_42726 xofiller_post_route_fiducial__d04qfd01ndz00_45110 xofiller_post_route_fiducial__d04qfd01ndz00_47882 xofiller_post_route_fiducial__d04qfd01ndz00_49972 xofiller_post_route_fiducial__d04qfd01ndz00_51851 xofiller_post_route_fiducial__d04qfd01ndz00_816 xofiller_post_route_fiducial__d04qfd01ndz00_4647 xofiller_post_route_fiducial__d04qfd01ndz00_6129 xofiller_post_route_fiducial__d04qfd01ndz00_7217 xofiller_post_route_fiducial__d04qfd01ndz00_8397 xofiller_post_route_fiducial__d04qfd01ndz00_9766 xofiller_post_route_fiducial__d04qfd01ndz00_13840 xofiller_post_route_fiducial__d04qfd01ndz00_14925 xofiller_post_route_fiducial__d04qfd01ndz00_15986 xofiller_post_route_fiducial__d04qfd01ndz00_17473 xofiller_post_route_fiducial__d04qfd01ndz00_17814 xofiller_post_route_fiducial__d04qfd01ndz00_21174 xofiller_post_route_fiducial__d04qfd01ndz00_22392 xofiller_post_route_fiducial__d04qfd01ndz00_23399 xofiller_post_route_fiducial__d04qfd01ndz00_24557 xofiller_post_route_fiducial__d04qfd01ndz00_25444 xofiller_post_route_fiducial__d04qfd01ndz00_27558 xofiller_post_route_fiducial__d04qfd01ndz00_28698 xofiller_post_route_fiducial__d04qfd01ndz00_29453 xofiller_post_route_fiducial__d04qfd01ndz00_30235 xofiller_post_route_fiducial__d04qfd01ndz00_31389 xofiller_post_route_fiducial__d04qfd01ndz00_34390 xofiller_post_route_fiducial__d04qfd01ndz00_35618 xofiller_post_route_fiducial__d04qfd01ndz00_36786 xofiller_post_route_fiducial__d04qfd01ndz00_38622 xofiller_post_route_fiducial__d04qfd01ndz00_39613 xofiller_post_route_fiducial__d04qfd01ndz00_45118 xofiller_post_route_fiducial__d04qfd01ndz00_47889 xofiller_post_route_fiducial__d04qfd01ndz00_49979 xofiller_post_route_fiducial__d04qfd01ndz00_51858 xofiller_post_route_fiducial__d04qfd01ndz00_1772 xofiller_post_route_fiducial__d04qfd01ndz00_3215 xofiller_post_route_fiducial__d04qfd01ndz00_4656 xofiller_post_route_fiducial__d04qfd01ndz00_6138 xofiller_post_route_fiducial__d04qfd01ndz00_7226 xofiller_post_route_fiducial__d04qfd01ndz00_8406 xofiller_post_route_fiducial__d04qfd01ndz00_10005 xofiller_post_route_fiducial__d04qfd01ndz00_11102 xofiller_post_route_fiducial__d04qfd01ndz00_12176 xofiller_post_route_fiducial__d04qfd01ndz00_13849 xofiller_post_route_fiducial__d04qfd01ndz00_14934 xofiller_post_route_fiducial__d04qfd01ndz00_15995 xofiller_post_route_fiducial__d04qfd01ndz00_17482 xofiller_post_route_fiducial__d04qfd01ndz00_18769 xofiller_post_route_fiducial__d04qfd01ndz00_19902 xofiller_post_route_fiducial__d04qfd01ndz00_21183 xofiller_post_route_fiducial__d04qfd01ndz00_22401 xofiller_post_route_fiducial__d04qfd01ndz00_23408 xofiller_post_route_fiducial__d04qfd01ndz00_24566 xofiller_post_route_fiducial__d04qfd01ndz00_25839 xofiller_post_route_fiducial__d04qfd01ndz00_26708 xofiller_post_route_fiducial__d04qfd01ndz00_27567 xofiller_post_route_fiducial__d04qfd01ndz00_28707 xofiller_post_route_fiducial__d04qfd01ndz00_29462 xofiller_post_route_fiducial__d04qfd01ndz00_30244 xofiller_post_route_fiducial__d04qfd01ndz00_31398 xofiller_post_route_fiducial__d04qfd01ndz00_32188 xofiller_post_route_fiducial__d04qfd01ndz00_33038 xofiller_post_route_fiducial__d04qfd01ndz00_34399 xofiller_post_route_fiducial__d04qfd01ndz00_35627 xofiller_post_route_fiducial__d04qfd01ndz00_36795 xofiller_post_route_fiducial__d04qfd01ndz00_38631 xofiller_post_route_fiducial__d04qfd01ndz00_40700 xofiller_post_route_fiducial__d04qfd01ndz00_42731 xofiller_post_route_fiducial__d04qfd01ndz00_45127 xofiller_post_route_fiducial__d04qfd01ndz00_47898 xofiller_post_route_fiducial__d04qfd01ndz00_49988 xofiller_post_route_fiducial__d04qfd01ndz00_51867 xofiller_post_route_fiducial__d04qfd01ndz00_1781 xofiller_post_route_fiducial__d04qfd01ndz00_3224 xofiller_post_route_fiducial__d04qfd01ndz00_4665 xofiller_post_route_fiducial__d04qfd01ndz00_5689 xofiller_post_route_fiducial__d04qfd01ndz00_7228 xofiller_post_route_fiducial__d04qfd01ndz00_8415 xofiller_post_route_fiducial__d04qfd01ndz00_10014 xofiller_post_route_fiducial__d04qfd01ndz00_11111 xofiller_post_route_fiducial__d04qfd01ndz00_12185 xofiller_post_route_fiducial__d04qfd01ndz00_13858 xofiller_post_route_fiducial__d04qfd01ndz00_14936 xofiller_post_route_fiducial__d04qfd01ndz00_15997 xofiller_post_route_fiducial__d04qfd01ndz00_17491 xofiller_post_route_fiducial__d04qfd01ndz00_18778 xofiller_post_route_fiducial__d04qfd01ndz00_19911 xofiller_post_route_fiducial__d04qfd01ndz00_21192 xofiller_post_route_fiducial__d04qfd01ndz00_21824 xofiller_post_route_fiducial__d04qfd01ndz00_23410 xofiller_post_route_fiducial__d04qfd01ndz00_24575 xofiller_post_route_fiducial__d04qfd01ndz00_25848 xofiller_post_route_fiducial__d04qfd01ndz00_26717 xofiller_post_route_fiducial__d04qfd01ndz00_27576 xofiller_post_route_fiducial__d04qfd01ndz00_28555 xofiller_post_route_fiducial__d04qfd01ndz00_29464 xofiller_post_route_fiducial__d04qfd01ndz00_30246 xofiller_post_route_fiducial__d04qfd01ndz00_31407 xofiller_post_route_fiducial__d04qfd01ndz00_32197 xofiller_post_route_fiducial__d04qfd01ndz00_33047 xofiller_post_route_fiducial__d04qfd01ndz00_34408 xofiller_post_route_fiducial__d04qfd01ndz00_35629 xofiller_post_route_fiducial__d04qfd01ndz00_36797 xofiller_post_route_fiducial__d04qfd01ndz00_38640 xofiller_post_route_fiducial__d04qfd01ndz00_40709 xofiller_post_route_fiducial__d04qfd01ndz00_42740 xofiller_post_route_fiducial__d04qfd01ndz00_45136 xofiller_post_route_fiducial__d04qfd01ndz00_47042 xofiller_post_route_fiducial__d04qfd01ndz00_49990 xofiller_post_route_fiducial__d04qfd01ndz00_51869 xofiller_post_route_fiducial__d04qfd01ndz00_1787 xofiller_post_route_fiducial__d04qfd01ndz00_3230 xofiller_post_route_fiducial__d04qfd01ndz00_4671 xofiller_post_route_fiducial__d04qfd01ndz00_5693 xofiller_post_route_fiducial__d04qfd01ndz00_8421 xofiller_post_route_fiducial__d04qfd01ndz00_10020 xofiller_post_route_fiducial__d04qfd01ndz00_11117 xofiller_post_route_fiducial__d04qfd01ndz00_12191 xofiller_post_route_fiducial__d04qfd01ndz00_13864 xofiller_post_route_fiducial__d04qfd01ndz00_17497 xofiller_post_route_fiducial__d04qfd01ndz00_18784 xofiller_post_route_fiducial__d04qfd01ndz00_19917 xofiller_post_route_fiducial__d04qfd01ndz00_21198 xofiller_post_route_fiducial__d04qfd01ndz00_21830 xofiller_post_route_fiducial__d04qfd01ndz00_24581 xofiller_post_route_fiducial__d04qfd01ndz00_25854 xofiller_post_route_fiducial__d04qfd01ndz00_26723 xofiller_post_route_fiducial__d04qfd01ndz00_27582 xofiller_post_route_fiducial__d04qfd01ndz00_28561 xofiller_post_route_fiducial__d04qfd01ndz00_31413 xofiller_post_route_fiducial__d04qfd01ndz00_32203 xofiller_post_route_fiducial__d04qfd01ndz00_33053 xofiller_post_route_fiducial__d04qfd01ndz00_34414 xofiller_post_route_fiducial__d04qfd01ndz00_34735 xofiller_post_route_fiducial__d04qfd01ndz00_38646 xofiller_post_route_fiducial__d04qfd01ndz00_40715 xofiller_post_route_fiducial__d04qfd01ndz00_42746 xofiller_post_route_fiducial__d04qfd01ndz00_45142 xofiller_post_route_fiducial__d04qfd01ndz00_47046"
kept_fids_count      = "1189"
large_buf_inv_cells  = "_sel27211"
large_buf_inv_list   = "*inn00*d0f7* *inn00*n0f5* *inn00*n0h5* *inn00*n0i5* *bfn00*n0e0* *inn00*n0e3* *inn00*n0f0*"
layer                = "m9"
layer_list           = "-layer_list {m6 m8}"
layer_name           = "c4"
layer_number         = "92"
lbo_cells_in_regions = "false"
lc                   = "NLS_LANG"
lc_enable_common_shell_lc = "false"
lc_enable_legacy_library_compiler = "false"
lc_run_from_legacy_library_compiler = "true"
lcount               = "5"
ldd_return_val       = "0"
left_offset          = "0"
legalize_auto_x_keepout_margin = "0"
legalize_auto_y_keepout_margin = "0"
legalize_enable_rpa_site_row = "false"
legalize_use_cts_max_spacing = "false"
legalizer_consider_vth_spacing = "false"
legalizer_enable_via_spacing_check = "false"
legalizer_fast_mode  = "false"
legalizer_fast_mode_incoming_value = "false"
legalizer_skip_overcapacity_check = "true"
legalizer_skip_preroute_merge = "true"
legalizer_skip_via_access_check = "false"
legalizer_skip_via_access_check_of_M1 = "false"
legalizer_skip_via_access_check_of_M2 = "false"
legalizer_skip_via_access_check_of_M3 = "false"
legalizer_skip_via_access_check_of_M4 = "false"
legalizer_skip_via_access_check_of_M5 = "false"
legalizer_skip_via_access_check_of_M6 = "false"
legalizer_use_pin_via = "false"
level_shifter_naming_prefix = ""
lfid                 = ""
lfid_inst_prefix     = "post_route_fiducial_"
lib                  = "d04_yn_misc_p1273_3x1r6u1_psss_0.75v_-10c_nldm"
lib_cell_using_delay_from_ccs = "true"
lib_pin              = "_sel91644"
lib_pin_using_cap_from_ccs = "true"
lib_use_thresholds_per_pin = "true"
libgen_max_differences = "-1"
libsetup_max_auto_opcond_message = "10"
line                 = ""
line_vals            = "d04xok04yn0f0/out 233.9 233.9 164.5 152.1 139.3 119.7 103.5"
link_allow_design_mismatch = "false"
link_allow_upf_design_mismatch = "false"
link_force_case      = "check_reference"
link_library         = "* d04_ln_p1273_3x1r6u1_psss_0.75v_-10c_ccst.ldb d04_wn_p1273_3x1r6u1_psss_0.75v_-10c_ccst.ldb d04_nn_p1273_3x1r6u1_psss_0.75v_-10c_ccst.ldb d04_yn_p1273_3x1r6u1_psss_0.75v_-10c_ccst.ldb d04_ln_misc_p1273_3x1r6u1_psss_0.75v_-10c_nldm.ldb d04_nn_misc_p1273_3x1r6u1_psss_0.75v_-10c_nldm.ldb d04_wn_misc_p1273_3x1r6u1_psss_0.75v_-10c_nldm.ldb d04_yn_misc_p1273_3x1r6u1_psss_0.75v_-10c_nldm.ldb dw_foundation.sldb"
link_path            = "* d04_ln_p1273_3x1r6u1_psss_0.75v_-10c_ccst.ldb d04_wn_p1273_3x1r6u1_psss_0.75v_-10c_ccst.ldb d04_nn_p1273_3x1r6u1_psss_0.75v_-10c_ccst.ldb d04_yn_p1273_3x1r6u1_psss_0.75v_-10c_ccst.ldb d04_ln_misc_p1273_3x1r6u1_psss_0.75v_-10c_nldm.ldb d04_nn_misc_p1273_3x1r6u1_psss_0.75v_-10c_nldm.ldb d04_wn_misc_p1273_3x1r6u1_psss_0.75v_-10c_nldm.ldb d04_yn_misc_p1273_3x1r6u1_psss_0.75v_-10c_nldm.ldb dw_foundation.sldb"
list_layer_info      = "4 m1 13 v1 14 m2 17 v2 18 m3 21 v3 22 m4 25 v4 26 m5 29 v5 30 m6 33 v6 34 m7 37 v7 38 m8 41 v8 42 tm1 45 v9 46 m9 55 m0 56 v0 80 tv1 92 c4"
llx                  = "0.0"
lly                  = "0.0"
loc_x                = "99.4"
loc_y                = "106.932"
ltl_obstruction_type = "placement_only"
lut_file             = "/p/fdk/fdk73/builds/stdcells/stdcell733_d.0.0/erc/stdcell73_3x1r6u1_d04_rv_allfreq.csv"
m                    = ""
macro                = ""
macro_area           = "0.0"
magnet_placement_disable_overlap = "false"
magnet_placement_fanout_limit = "1000"
magnet_placement_stop_after_seq_cell = "false"
match                = "{0.000 0.000} {302.400 303.240}"
max_cap_zero_cells   = "d04xnk04ld0e5 d04swo01ld0h0 d04swo01ld0f0 d04swo00ld0h0 d04swo00ld0f0 d04gin20ld0f0 d04xnk04nd0e5 d04swo01nd0h0 d04swo01nd0f0 d04swo00nd0h0 d04swo00nd0f0 d04gin20nd0f0 d04xnk04wd0e5 d04swo01wd0h0 d04swo01wd0f0 d04swo00wd0h0 d04swo00wd0f0 d04gno00wd0d0 d04gno00wd0b0 d04gin20wd0f0 d04xnk04yd0e5 d04swo01yd0h0 d04swo01yd0f0 d04swo00yd0h0 d04swo00yd0f0 d04gin20yd0f0 d04frt03yd0g0 d04xnk04nd0e5 d04swo01nd0h0 d04swo01nd0f0 d04swo00nd0h0 d04swo00nd0f0 d04gin20nd0f0 d04xnk04ld0e5 d04swo01ld0h0 d04swo01ld0f0 d04swo00ld0h0 d04swo00ld0f0 d04gin20ld0f0 d04xnk04wd0e5 d04swo01wd0h0 d04swo01wd0f0 d04swo00wd0h0 d04swo00wd0f0 d04gno00wd0d0 d04gno00wd0b0 d04gin20wd0f0 d04xnk04yd0e5 d04swo01yd0h0 d04swo01yd0f0 d04swo00yd0h0 d04swo00yd0f0 d04gin20yd0f0 d04frt03yd0g0"
max_metal_ratio      = "1400"
max_routing_layer    = "m8"
max_routing_layer_number = "38"
max_via_ratio        = "475"
max_x                = "37"
max_y                = "37"
mcmm_high_capacity_effort_level = "0"
mergedBoxes          = ""
metal                = "m9"
metal9_ratio         = "560"
metal_ratio          = "1400"
min_delay_cells      = "_sel91659"
min_routing_layer    = "m0"
min_x                = "0.0"
min_y                = "0.0"
minlength            = "0.160"
minperiod            = "500.000000"
misaligned           = "0"
misc_library         = "d04_ln_misc_p1273_3x1r6u1_psss_0.75v_-10c_nldm.ldb d04_nn_misc_p1273_3x1r6u1_psss_0.75v_-10c_nldm.ldb d04_wn_misc_p1273_3x1r6u1_psss_0.75v_-10c_nldm.ldb d04_yn_misc_p1273_3x1r6u1_psss_0.75v_-10c_nldm.ldb"
mmcts_mccto_flow     = "false"
mmcts_scenario_order = ""
monitor_cpu_memory   = "false"
motif_files          = "/p/foundry/eda/em64t_SLES11/iccompiler/J-2014.09-SP1/admin/setup"
msg                  = "dont_use cell found in design:"
multi_driven_net     = "0"
multi_driven_net_sun = "0"
multi_pass_test_generation = "false"
mux_auto_inferring_effort = "2"
mv_allow_ls_on_leaf_pin_boundary = "false"
mv_allow_pg_pin_reconnection = "false"
mv_continue_on_opcond_mismatch = "false"
mv_disable_voltage_area_aware_detour_routing = "false"
mv_input_enforce_simple_names = "false"
mv_insert_level_shifters_on_ideal_nets = ""
mv_make_primary_supply_available_for_always_on = "true"
mv_mtcmos_detour_obstruction = "false"
mv_no_always_on_buffer_for_redundant_isolation = "false"
mv_no_cells_at_default_va = "false"
mv_no_main_power_violations = "true"
mv_output_enforce_simple_names = "false"
mv_output_upf_line_indent = "2"
mv_output_upf_line_width = "0"
mv_skip_opcond_checking_for_unloaded_level_shifter = "false"
mv_upf_enable_flipped_bias_connection = "false"
mv_upf_tracking      = "true"
mv_use_std_cell_for_isolation = "false"
mw_allow_rect_and_polygon_in_def = "true"
mw_allow_unescaped_slash_in_pin_name = "false"
mw_attr_value_extra_braces = "false"
mw_attr_value_no_space = "false"
mw_cel_as_escaped    = "true"
mw_cell_name         = ""
mw_create_netlist_from_CEL = "false"
mw_current_design    = ""
mw_def_fill_map      = ""
mw_design_library    = "fdkex_51074_LIB"
mw_disable_escape_char = "true"
mw_enable_net_bus    = "false"
mw_hdl_bus_dir_for_undef_cell = "0"
mw_hdl_expand_cell_with_no_instance = "false"
mw_hdl_stop_at_FRAM_cells = "false"
mw_hdl_top_module_list = ""
mw_open_design_with_gui = "1"
mw_pgconn_cell_inst  = ""
mw_pgconn_cell_master = ""
mw_read_ignore_corner_cell = "true"
mw_read_ignore_filler_cell = "true"
mw_read_ignore_pad_cell = "true"
mw_read_ignore_unconnected_cell = "true"
mw_reference_library = "/p/fdk/fdk73/builds/stdcells/stdcell733_d.0.0_misc/fram/ln/d04_ln_misc /p/fdk/fdk73/builds/stdcells/stdcell733_d.0.0_misc/fram/ln/d04_ln_misc_tapcore2h /p/fdk/fdk73/builds/stdcells/stdcell733_d.0.0_misc/fram/nn/d04_nn_misc /p/fdk/fdk73/builds/stdcells/stdcell733_d.0.0_misc/fram/nn/d04_nn_misc_tapcore2h /p/fdk/fdk73/builds/stdcells/stdcell733_d.0.0_misc/fram/wn/d04_wn_misc /p/fdk/fdk73/builds/stdcells/stdcell733_d.0.0_misc/fram/wn/d04_wn_misc_tapcore2h /p/fdk/fdk73/builds/stdcells/stdcell733_d.0.0_misc/fram/yn/d04_yn_misc /p/fdk/fdk73/builds/stdcells/stdcell733_d.0.0_misc/fram/yn/d04_yn_misc_tapcore2h /p/fdk/fdk73/builds/stdcells/stdcell733_d.0.0//fram/ln/d04_ln /p/fdk/fdk73/builds/stdcells/stdcell733_d.0.0//fram/nn/d04_nn /p/fdk/fdk73/builds/stdcells/stdcell733_d.0.0//fram/wn/d04_wn /p/fdk/fdk73/builds/stdcells/stdcell733_d.0.0//fram/yn/d04_yn /p/fdk/fdk73/builds/halo733_r1.7/fram/intel73halo_d04"
mw_site_name_mapping = ""
mw_support_hier_fill_view = "true"
mw_use_allowable_orientation = "false"
mw_use_pdb_lib_format = "true"
mwdc_allow_higher_mem_usage = "0"
my_dir               = "Left"
my_driving_cell      = "d04bfn00ln0b0"
my_layer             = "m6"
my_pgon              = "{139.630 148.448} {157.450 148.448} {157.450 131.650} {139.630 131.650} {139.630 148.448}"
my_port              = "dout[100]"
my_ports             = "{din1[10]} {din1[9]} {din1[8]} {din1[7]} {din1[6]} {din1[5]} {din1[4]} {din1[3]} {din1[2]} {din1[1]} {din1[0]} {din0[63]} {din0[62]} {din0[61]} {din0[60]} {din0[59]} {din0[58]} {din0[57]} {din0[56]} {din0[55]} {din0[54]} {din0[53]} {din0[52]} {din0[51]} {din0[50]} {din0[49]} {din0[48]} {din0[47]} {din0[46]} {din0[45]} {din0[44]} {din0[43]} {din0[42]} {din0[41]} {din0[40]} {din0[39]} {din0[38]} {din0[37]} {din0[36]} {din0[35]} {din0[34]} {din0[33]} {din0[32]} {din0[31]} {din0[30]} {din0[29]} {din0[28]} {din0[27]} {din0[26]} {din0[25]} {din0[24]} {din0[23]} {din0[22]} {din0[21]} {din0[20]} {din0[19]} {din0[18]} {din0[17]} {din0[16]} {din0[15]} {din0[14]} {din0[13]} {din0[12]} {din0[11]} {din0[10]} {din0[9]} {din0[8]} {din0[7]} {din0[6]} {din0[5]} {din0[4]} {din0[3]} {din0[2]} {din0[1]} {din0[0]} {dout[21]} {dout[20]} {dout[19]} {dout[18]} {dout[17]} {dout[16]} {dout[15]} {dout[14]} {dout[13]} {dout[12]} {dout[11]} {dout[10]} {dout[9]} {dout[8]} {dout[7]} {dout[6]} {dout[5]} {dout[4]} {dout[3]} {dout[2]} {dout[1]} {dout[0]} {sel_op[2]} {sel_op[1]} {sel_op[0]} {din1[63]} {din1[62]} {din1[61]} {din1[60]} {din1[59]} {din1[58]} {din1[57]} {din1[56]} {din1[55]} {din1[54]} {din1[53]} {din1[52]} {din1[51]} {din1[50]} {din1[49]} {din1[48]} {din1[47]} {din1[46]} {din1[45]} {din1[44]} {din1[43]} {din1[42]} {din1[41]} {din1[40]} {din1[39]} {din1[38]} {din1[37]} {din1[36]} {din1[35]} {din1[34]} {din1[33]} {din1[32]} {din1[31]} {din1[30]} {din1[29]} {din1[28]} {din1[27]} {din1[26]} {din1[25]} {din1[24]} {din1[23]} {din1[22]} {din1[21]} {din1[20]} {din1[19]} {din1[18]} {din1[17]} {din1[16]} {din1[15]} {din1[14]} {din1[13]} {din1[12]} {din1[11]} {dout[99]} {dout[98]} {dout[97]} {dout[96]} {dout[95]} {dout[94]} {dout[93]} {dout[92]} {dout[91]} {dout[90]} {dout[89]} {dout[88]} {dout[87]} {dout[86]} {dout[85]} {dout[84]} {dout[83]} {dout[82]} {dout[81]} {dout[80]} {dout[79]} {dout[78]} {dout[77]} {dout[76]} {dout[75]} {dout[74]} {dout[73]} {dout[72]} {dout[71]} {dout[70]} {dout[69]} {dout[68]} {dout[67]} {dout[66]} {dout[65]} {dout[64]} {dout[63]} {dout[62]} {dout[61]} {dout[60]} {dout[59]} {dout[58]} {dout[57]} {dout[56]} {dout[55]} {dout[54]} {dout[53]} {dout[52]} {dout[51]} {dout[50]} {dout[49]} {dout[48]} {dout[47]} {dout[46]} {dout[45]} {dout[44]} {dout[43]} {dout[42]} {dout[41]} {dout[40]} {dout[39]} {dout[38]} {dout[37]} {dout[36]} {dout[35]} {dout[34]} {dout[33]} {dout[32]} {dout[31]} {dout[30]} {dout[29]} {dout[28]} {dout[27]} {dout[26]} {dout[25]} {dout[24]} {dout[23]} {dout[22]} test_so19 test_so18 test_so17 test_so16 test_so15 test_so14 test_so13 test_so12 test_so11 test_so10 test_so9 test_so8 test_so7 test_so6 test_so5 test_so4 test_so3 flag_ded_alu flag_ded1 flag_ded0 test_si19 test_si18 test_si17 test_si16 test_si15 test_si14 test_si13 test_si12 test_si11 test_si10 test_si9 test_si8 test_si7 test_si6 test_si5 test_si4 test_si3 test_si2 test_si1 test_tm scan_enable en_rd_alu en_wr_alu en_rd1 en_wr1 en_rd0 en_wr0 en_init clk rstb {dout[127]} {dout[126]} {dout[125]} {dout[124]} {dout[123]} {dout[122]} {dout[121]} {dout[120]} {dout[119]} {dout[118]} {dout[117]} {dout[116]} {dout[115]} {dout[114]} {dout[113]} {dout[112]} {dout[111]} {dout[110]} {dout[109]} {dout[108]} {dout[107]} {dout[106]} {dout[105]} {dout[104]} {dout[103]} {dout[102]} {dout[101]} {dout[100]}"
my_ver               = "2.9"
namegrid             = "<array?>"
ndr_track_avail      = "1"
net_is_constant      = "0"
net_is_constant_sun  = "0"
net_is_dont_touch    = "0"
net_is_dont_touch_sun = "0"
net_is_hierarchical  = "0"
net_is_hierarchical_sun = "0"
net_is_ideal_net     = "0"
net_is_ideal_net_sun = "0"
net_is_interface_logic = "0"
net_is_interface_logic_sun = "0"
net_is_net_type      = "0"
net_is_net_type_sun  = "0"
net_is_no_new_cell_at_top = "0"
net_is_no_new_cell_at_top_sun = "0"
net_is_setup_conflict = "0"
net_is_setup_conflict_sun = "0"
net_is_single_pin    = "0"
net_is_single_pin_sun = "0"
net_is_tiny_slack    = "0"
net_is_tiny_slack_sun = "0"
net_is_within_blk    = "0"
net_is_within_blk_sun = "0"
net_is_within_block_abstraction = "0"
net_is_within_block_abstraction_sun = "0"
net_max_slack        = "-1000000.0"
net_min_slack        = "1000000.0"
netlist              = "inputs/fdkex.syn.vg"
new_cmax_value       = "103.5"
new_idn_switch       = "true"
newx                 = "0.16"
newy                 = "303.036"
nglc_intermediate_db_files = ""
nglc_is_none_tech_file = "false"
nglc_keep_nglc_temp_files = "false"
nglc_log_path        = ""
nglc_replay_tcl_file = "nglc_shell_command.tcl"
nglc_result_path     = "/tmp"
nglc_search_path     = "invalid"
no_row_gap           = "1"
nonclockports        = "_sel398"
num_ideal            = "0"
num_of_input         = "0"
num_of_output        = "0"
off_track_mesg       = "******************************************************************
Report:  check_fp_pin_assignment
Design:  fdkex
Version: J-2014.09-SP1
Date:    Tue Mar 31 01:02:15 2015
******************************************************************
--------------------- Start Of Wire Track Checks ----------------------
---------------------  End Of Wire Track Checks  ----------------------

No violation has been found.
0
"
off_track_terms      = ""
offx                 = "25.2"
oldSnapState         = "1"
optimize_clock_status = "1"
orb_bias_to_bbox     = "false"
orientation          = "N"
orig_fidcnt          = "0"
outer_list           = ""
output_linkname      = "apr"
p                    = ""
pblk                 = ""
pcells               = "_sel4879"
pdir                 = "horizontal"
pg_layers            = "m2 m3 m4 m5 m6 m7 m8 m9"
physopt_area_critical_range = "-1.04858e+06"
physopt_cell_count_threshold = "0"
physopt_check_site_array_overlap = "false"
physopt_cpu_limit    = "0"
physopt_create_missing_physical_libcells = "false"
physopt_delete_unloaded_cells = "true"
physopt_dw_opto      = "FALSE"
physopt_enable_power_optimization = "true"
physopt_enable_via_res_support = "true"
physopt_hard_keepout_distance = "0"
physopt_heterogeneous_site_array = "false"
physopt_ignore_lpin_fanout = "false"
physopt_ignore_structure = "false"
physopt_macro_cell_height_threshold = "6"
physopt_maintain_rp_alignment = "false"
physopt_mw_checkpoint_filename = ""
physopt_new_fix_constants = "true"
physopt_pin_based_pad = "true"
physopt_power_critical_range = "-1.04858e+06"
physopt_ref_pdef_loaded = ""
physopt_row_overlap_threshold = "0.1"
physopt_spatial_constraint_lists = ""
physopt_tie_const_cells = "false"
physopt_ultra_high_area_effort = "false"
pin_driver_is_dont_touch_network = "0"
pin_driver_is_dont_touch_network_sun = "0"
pin_is_disable_timing = "0"
pin_is_disable_timing_sun = "0"
pin_is_dont_touch_network = "0"
pin_is_dont_touch_network_sun = "0"
pin_is_fixed         = "0"
pin_is_fixed_sun     = "0"
pin_is_hierarchical  = "0"
pin_is_hierarchical_sun = "0"
pin_is_ideal_network_source = "0"
pin_is_ideal_network_source_sun = "0"
pin_is_interface_logic = "0"
pin_is_interface_logic_sun = "0"
pin_is_on_clock_network = "0"
pin_is_on_clock_network_sun = "0"
pin_is_within_blk    = "0"
pin_is_within_blk_sun = "0"
pin_is_within_block_abstraction = "0"
pin_is_within_block_abstraction_sun = "0"
pins                 = ""
placer_channel_detect_mode = "false"
placer_congestion_effort = "medium"
placer_disable_auto_bound_for_gated_clock = "true"
placer_disable_macro_placement_timeout = "false"
placer_dont_error_out_on_conflicting_bounds = "true"
placer_enable_enhanced_router = "true"
placer_enable_enhanced_soft_blockages = "true"
placer_enable_high_effort_congestion = "true"
placer_enable_redefined_blockage_behavior = "true"
placer_gated_register_area_multiplier = "20"
placer_max_allowed_timing_depth = "20000"
placer_max_cell_density_threshold = "0.6"
placer_max_parallel_computations = "0"
placer_reduce_high_density_regions = "false"
placer_show_zroutegr_output = "true"
player               = "m6"
plength              = "0.160"
pllx                 = "0.0"
plly                 = "188.348"
pname                = "dout[100]"
pns_commit_lower_layer_first = "false"
pns_do_not_connect_pin = "false"
pns_do_not_generate_pin = "false"
pns_ignore_cell_boundary = "false"
pns_quick_drc        = "false"
point                = "0.000 0.000"
port                 = ""
port_complement_naming_style = "%s_BAR"
ports                = "_sel14458"
ports_need_diodes    = ""
ports_with_diodes    = "_sel91723"
power_cg_all_registers = "false"
power_cg_balance_stages = "false"
power_cg_cell_naming_style = ""
power_cg_derive_related_clock = "false"
power_cg_designware  = "false"
power_cg_enable_alternative_algorithm = "false"
power_cg_equivalence_check_beyond_netlink = "true"
power_cg_flatten     = "false"
power_cg_gated_clock_net_naming_style = ""
power_cg_ignore_setup_condition = "false"
power_cg_inherit_timing_exceptions = "false"
power_cg_iscgs_enable = "false"
power_cg_module_naming_style = ""
power_cg_print_enable_conditions = "false"
power_cg_print_enable_conditions_max_terms = "10"
power_cg_reconfig_stages = "false"
power_default_static_probability = "0.5"
power_default_toggle_rate = "0.1"
power_default_toggle_rate_type = "fastest_clock"
power_do_not_size_icg_cells = "true"
power_enable_datapath_gating = "TRUE"
power_enable_one_pass_power_gating = "false"
power_enable_power_gating = "false"
power_fix_sdpd_annotation = "true"
power_fix_sdpd_annotation_verbose = "false"
power_hdlc_do_not_split_cg_cells = "false"
power_keep_license_after_power_commands = "false"
power_lib2saif_rise_fall_pd = "false"
power_min_internal_power_threshold = ""
power_model_preference = "nlpm"
power_nets_for_upf_supply = ""
power_opto_extra_high_dynamic_power_effort = "false"
power_preserve_rtl_hier_names = "false"
power_rclock_inputs_use_clocks_fanout = "true"
power_rclock_unrelated_use_fastest = "true"
power_rclock_use_asynch_inputs = "false"
power_remove_redundant_clock_gates = "true"
power_rtl_saif_file  = "power_rtl.saif"
power_sa_propagation_verbose = "false"
power_same_switching_activity_on_connected_objects = "false"
power_sdpd_message_tolerance = "0.00001"
pports               = "_sel12911"
pre_cts_power_opt_icg_modified = "false"
prefix               = "local_fiducial"
preroute_AlignRailsEnds = "0"
preroute_ContactSizeSelection = "2"
preroute_DropViasToLargeAreaFirst = "0"
preroute_GcrEnable   = "0"
preroute_SetDrcMenuFatBlockagesDefault = "1"
preroute_SetDrcMenuFatViaDefault = "0"
preroute_SetDrcMenuProtectAccessEdge = "0"
preroute_SetViaShare = "0"
preroute_StackingViaMaxNumberOfCut = "1"
preroute_TreatMaxNumRowsAsExactNumRows = "0"
preroute_UseCutLayerRule4ViaPair = "0"
preroute_UseFatContactIfBothWiresFat = "0"
preroute_advancedViasOnly = "0"
preroute_checkDRCforRailPins = "0"
preroute_cutStdRowsByPlacementBlockages = "0"
preroute_layerSwitching = "1"
preroute_opt_verbose = "0"
preroute_regressionMode = "0"
preroute_rotateMinAreaStubOverRails = "0"
preroute_rotateViasToMaximizeCutsCount = "0"
preroute_trimWiresByViaCovers = "0"
preroute_tryOtherDirectionsIfFails = "0"
preroute_viaTargetWidthThreshold = "0"
preserved_floating_nets = ""
prev                 = "0.000 0.000"
prev_direction       = "up"
prev_dist            = "5.20930647975"
prev_index           = "1.6"
prev_val             = "119.7"
previous_line        = ""
previous_net         = ""
product_build_date   = "Oct 14, 2014"
product_version      = "J-2014.09-SP1"
prt                  = ""
psyn_ignore_bounds   = "true"
psyn_ignore_mobility = "true"
psyn_onroute_disable_cap_drc = ""
psyn_onroute_disable_fanout_drc = ""
psyn_onroute_disable_hold_fix = ""
psyn_onroute_disable_netlength_drc = ""
psyn_onroute_disable_trans_drc = ""
psyn_onroute_size_seqcell = "false"
psyn_stress_map      = "false"
psynopt_density_limit = "-1"
psynopt_high_fanout_legality_limit = "40"
psynopt_tns_high_effort = "false"
purx                 = "0.16"
pury                 = "188.392"
pwidth               = "0.044"
query_objects_format = "Legacy"
rail_indesign_shell_mode = "tcl"
rbcount              = "5"
rc_degrade_min_slew_when_rd_less_than_rnet = "true"
rc_driver_model_mode = "advanced"
rc_ignore_layer      = "m0 tm1"
rc_input_threshold_pct_fall = "50.000000"
rc_input_threshold_pct_rise = "50.000000"
rc_noise_model_mode  = "basic"
rc_output_threshold_pct_fall = "50.000000"
rc_output_threshold_pct_rise = "50.000000"
rc_receiver_model_mode = "advanced"
rc_slew_derate_from_library = "1.000000"
rc_slew_lower_threshold_pct_fall = "20.000000"
rc_slew_lower_threshold_pct_rise = "20.000000"
rc_slew_upper_threshold_pct_fall = "80.000000"
rc_slew_upper_threshold_pct_rise = "80.000000"
read_db_lib_warnings = "FALSE"
read_translate_msff  = "TRUE"
rect                 = "{0.000 0.000} {302.400 303.240}"
rect_box             = "{{0.000 0.000} {302.400 303.240}} "
rectilinear_no_row_gap = "1"
ref_list             = "vcc vss d04bfn00*ua5 d04bfn00?n0b3 d04bfn00?n0b4 d04hgy* d04hhy* d04nob03wn0c0 d04bbf* d04bca* d04bco* d04bfy* d04bin* d04bly* d04bmb* d04bna* d04bno* d04bth* d04bxo* d04bdc* d04bgn* d04bfn00?nua5 d04ann04?n0a5 d04ann04?n0b0 d04ann04?n0b5 d04con01?n0b0 d04nab03?n0b0 d04nan02?n0a5 d04nan02?n0b0 d04nan03?n0b0 d04nan04?n0b0 d04non02?n0b0 d04non03?n0b0 d04non04?n0b0 d04orn03?n0a5 d04orn04?n0a5 d04orn04?n0b0 d04orn04?n0b5 d04gan* d04gna* d04gno* d04gor* d04gmx22* d04cdc03* d04frt03?d0k0 d04f2* d04f4* d04qct01* d04qct00* d04cab13?d0b5 d04cab13?d0c5 d04xnk04ld0e5 d04swo01ld0h0 d04swo01ld0f0 d04swo00ld0h0 d04swo00ld0f0 d04xnk04nd0e5 d04swo01nd0h0 d04swo01nd0f0 d04swo00nd0h0 d04swo00nd0f0 d04xnk04wd0e5 d04swo01wd0h0 d04swo01wd0f0 d04swo00wd0h0 d04swo00wd0f0 d04gno00wd0d0 d04gno00wd0b0 d04xnk04yd0e5 d04swo01yd0h0 d04swo01yd0f0 d04swo00yd0h0 d04swo00yd0f0 d04frt03yd0g0 d04xnk04nd0e5 d04swo01nd0h0 d04swo01nd0f0 d04swo00nd0h0 d04swo00nd0f0 d04xnk04ld0e5 d04swo01ld0h0 d04swo01ld0f0 d04swo00ld0h0 d04swo00ld0f0 d04xnk04wd0e5 d04swo01wd0h0 d04swo01wd0f0 d04swo00wd0h0 d04swo00wd0f0 d04gno00wd0d0 d04gno00wd0b0 d04xnk04yd0e5 d04swo01yd0h0 d04swo01yd0f0 d04swo00yd0h0 d04swo00yd0f0 d04frt03yd0g0"
register_duplicate   = "false"
register_replication_naming_style = "%s_rep%d"
remove_route_guide_on_fat_pin = "false"
removed              = "0"
reoptimize_design_changed_list_file_name = ""
report_capacitance_use_ccs_receiver_model = "true"
report_default_significant_digits = "-1"
report_timing_use_accurate_delay_symbol = "true"
reserved_tracks      = ""
right_offset         = "0"
rom_auto_inferring   = "TRUE"
route_cts_status     = "0"
route_doubleViaDriven = "0"
route_layerExtraCostByRC = "0"
route_m10ExtraCost   = "0"
route_m11ExtraCost   = "0"
route_m12ExtraCost   = "0"
route_m13ExtraCost   = "0"
route_m14ExtraCost   = "0"
route_m15ExtraCost   = "0"
route_m1ExtraCost    = "0"
route_m2ExtraCost    = "0"
route_m3ExtraCost    = "0"
route_m4ExtraCost    = "0"
route_m5ExtraCost    = "0"
route_m6ExtraCost    = "0"
route_m7ExtraCost    = "0"
route_m8ExtraCost    = "0"
route_m9ExtraCost    = "0"
route_noVoltAreaFeedThru = "1"
route_opt_power_effort = "2"
route_polyContExtraCost = "0"
route_polyExtraCost  = "0"
route_splitTimer     = "1"
route_via10ExtraCost = "0"
route_via11ExtraCost = "0"
route_via12ExtraCost = "0"
route_via13ExtraCost = "0"
route_via14ExtraCost = "0"
route_via1ExtraCost  = "0"
route_via2ExtraCost  = "0"
route_via3ExtraCost  = "0"
route_via4ExtraCost  = "0"
route_via5ExtraCost  = "0"
route_via6ExtraCost  = "0"
route_via7ExtraCost  = "0"
route_via8ExtraCost  = "0"
route_via9ExtraCost  = "0"
routeopt_allow_min_buffer_with_size_only = "false"
routeopt_checkpoint  = "false"
routeopt_density_limit = "0.95"
routeopt_disable_cpulimit = "false"
routeopt_drc_over_timing = "false"
routeopt_enable_aggressive_optimization = "false"
routeopt_enable_incremental_track_assign = "false"
routeopt_leakage_over_drc = "false"
routeopt_leakage_over_hold = "false"
routeopt_leakage_over_setup = "false"
routeopt_max_parallel_computations = "0"
routeopt_only_size_weak_drive_cells = "false"
routeopt_power_fanout_threshold = "-1"
routeopt_preserve_routes = "FALSE"
routeopt_reg2reg_flow = "0"
routeopt_restrict_tns_to_size_only = "false"
routeopt_skip_report_qor = "false"
routeopt_verbose     = "false"
routeopt_xtalk_reduction_cell_sizing = "false"
routeopt_xtalk_reduction_setup_threshold = "0"
row                  = "11"
rule_based_track     = "****************************************
Report track
Design : fdkex
Version: J-2014.09-SP1
Date   : Tue Mar 31 02:14:48 2015
****************************************
Layer          Direction     Start         Tracks    Pitch          Attr
------------------------------------------------------------------------
Attributes :
         usr : User defined
         def : DEF defined

m9                 X         0.000          180       1.680          usr,width=1.080
m9                 Y         0.252          1202      0.252           
m9                 Y         16.000         18        16.000          
m9                 Y         16.000         18        16.000          
m9                 Y         0.252          1202      0.252           
1
"
scaling_factor       = "1"
sdc_version          = "2.0"
sdc_write_unambiguous_names = "true"
sdf_enable_cond_start_end = "false"
sdfout_allow_non_positive_constraints = "false"
sdfout_min_fall_cell_delay = "0."
sdfout_min_fall_net_delay = "0."
sdfout_min_rise_cell_delay = "0."
sdfout_min_rise_net_delay = "0."
sdfout_time_scale    = "1.0"
sdfout_top_instance_name = ""
sdfout_write_to_output = "false"
search_path          = "./scripts                              /p/fdkgt/adf_qa/nightly_adf_kit_build_regr/builds_regr/nightly/1273/dot3/synopsys/2015-03-31/kit/afdk73_kit_s//asicflows/synopsys/apr/dot3/d04                              /p/fdkgt/adf_qa/nightly_adf_kit_build_regr/builds_regr/nightly/1273/dot3/synopsys/2015-03-31/kit/afdk73_kit_s//asicflows/synopsys/apr                              /p/fdkgt/adf_qa/nightly_adf_kit_build_regr/builds_regr/nightly/1273/dot3/synopsys/2015-03-31/kit/afdk73_kit_s//asicflows/synopsys/common/dot3/d04                              /p/fdkgt/adf_qa/nightly_adf_kit_build_regr/builds_regr/nightly/1273/dot3/synopsys/2015-03-31/kit/afdk73_kit_s//asicflows/synopsys/common . /p/foundry/eda/em64t_SLES11/iccompiler/J-2014.09-SP1/libraries/syn /p/foundry/eda/em64t_SLES11/iccompiler/J-2014.09-SP1/minpower/syn /p/foundry/eda/em64t_SLES11/iccompiler/J-2014.09-SP1/dw/syn_ver /p/foundry/eda/em64t_SLES11/iccompiler/J-2014.09-SP1/dw/sim_ver /p/fdk/fdk73/builds/stdcells/stdcell733_d.0.0/ccs/ln /p/fdk/fdk73/builds/stdcells/stdcell733_d.0.0/ccs/nn /p/fdk/fdk73/builds/stdcells/stdcell733_d.0.0/ccs/wn /p/fdk/fdk73/builds/stdcells/stdcell733_d.0.0/ccs/yn /p/fdk/fdk73/builds/stdcells/stdcell733_d.0.0/lib/ln /p/fdk/fdk73/builds/stdcells/stdcell733_d.0.0/lib/nn /p/fdk/fdk73/builds/stdcells/stdcell733_d.0.0/lib/wn /p/fdk/fdk73/builds/stdcells/stdcell733_d.0.0/lib/yn /p/fdk/fdk73/builds/stdcells/stdcell733_d.0.0_misc/lib/ln /p/fdk/fdk73/builds/stdcells/stdcell733_d.0.0_misc/lib/nn /p/fdk/fdk73/builds/stdcells/stdcell733_d.0.0_misc/lib/wn /p/fdk/fdk73/builds/stdcells/stdcell733_d.0.0_misc/lib/yn"
set_isolate_ports    = "true"
setup_conflict_hash  = "<array?>"
sh_allow_tcl_with_set_app_var = "true"
sh_allow_tcl_with_set_app_var_no_message_list = ""
sh_arch              = "suse64"
sh_command_abbrev_mode = "Anywhere"
sh_command_abbrev_options = "true"
sh_command_log_file  = "./logs/post_route.cmd_log"
sh_continue_on_error = "true"
sh_dev_null          = "/dev/null"
sh_enable_line_editing = "true"
sh_enable_page_mode  = "false"
sh_enable_stdout_redirect = "true"
sh_help_shows_group_overview = "true"
sh_line_editing_mode = "emacs"
sh_new_variable_message = "false"
sh_new_variable_message_in_proc = "false"
sh_new_variable_message_in_script = "false"
sh_new_variable_message_tmp = "true"
sh_output_log_file   = "./logs/post_route.log"
sh_product_version   = "J-2014.09-SP1"
sh_script_stop_severity = "None"
sh_source_emits_line_numbers = "None"
sh_source_logging    = "true"
sh_source_uses_search_path = "true"
sh_tcllib_app_dirname = "syn"
sh_user_man_path     = ""
sheet_sizes          = ""
shift                = "8.0"
si_ccs_use_gate_level_simulation = "false"
si_filter_accum_aggr_noise_peak_ratio = "0.03"
si_filter_per_aggr_noise_peak_ratio = "0.01"
si_max_parallel_computations = "0"
si_xtalk_composite_aggr_noise_peak_ratio = "0.01"
si_xtalk_composite_aggr_quantile_high_pct = "99.73"
signoff_enable_dmsa_fix_hold = "0"
signoff_enable_dmsa_fix_signoff = "0"
signoff_enable_primetime_reselection = "TRUE"
signoff_pt_dmsa_script_file = ""
sigwidth             = "0.044"
simplified_verification_mode = "FALSE"
simplified_verification_mode_allow_retiming = "FALSE"
single_group_per_sheet = "false"
site_info_file       = "/p/foundry/eda/em64t_SLES11/iccompiler/J-2014.09-SP1/admin/license/site_info"
size_only_on_ideal_boundary_cells = "false"
skew_opt_optimize_buffer_count = "true"
skew_opt_optimize_clock_gates = "false"
skew_opt_skip_clock_balancing = "false"
skew_opt_skip_ideal_clocks = "false"
skew_opt_skip_propagated_clocks = "false"
skip_local_link_library = "false"
slice_signal_pin_vertically = "false"
sort_outputs         = "false"
spatial_constraint_lists = ""
special_check1       = "0"
spg_enable_ascii_flow = "false"
ssb_pins             = "_sel92541"
start_time           = "1427805501"
startpoint           = "0.000 303.240"
startx               = "0.000"
starty               = "0.000"
stdcell_area         = "21989.61204"
stdcell_bonus_tile_width = "0.28"
stdcell_tile_height  = "0.399"
stdcell_tile_width   = "0.07"
step                 = "50.4"
strmin_abort_if_no_mapfile = "false"
strmin_bus_delimiter_replacement = "NO_REPLACEMENT"
strmin_cell_boundary_datatype = "0"
strmin_create_rectilinear_boundary = "false"
stub                 = "0.540"
substep              = "create_port_layer"
suppress_errors      = ""
symbol_library       = "your_library.sdb"
synlib_dwhomeip      = ""
synlib_enable_analyze_dw_power = "0"
synlib_preferred_ff_chains = ""
synlib_preferred_ffs = ""
synopsys_exec        = "/p/foundry/eda/em64t_SLES11/iccompiler/J-2014.09-SP1/suse64/syn/bin/galaxy_icc_exec"
synopsys_program_name = "icc_shell"
synopsys_root        = "/p/foundry/eda/em64t_SLES11/iccompiler/J-2014.09-SP1"
synthesized_clocks   = "false"
synthetic_library    = ""
systemcout_debug_mode = "false"
systemcout_levelize  = "true"
t_llx                = "0.0"
t_lly                = "188.348"
t_urx                = "0.16"
t_ury                = "188.392"
tap_spacing          = "110.88"
target_library       = "d04_ln_p1273_3x1r6u1_psss_0.75v_-10c_ccst.ldb d04_wn_p1273_3x1r6u1_psss_0.75v_-10c_ccst.ldb d04_nn_p1273_3x1r6u1_psss_0.75v_-10c_ccst.ldb d04_yn_p1273_3x1r6u1_psss_0.75v_-10c_ccst.ldb d04_ln_misc_p1273_3x1r6u1_psss_0.75v_-10c_nldm.ldb d04_nn_misc_p1273_3x1r6u1_psss_0.75v_-10c_nldm.ldb d04_wn_misc_p1273_3x1r6u1_psss_0.75v_-10c_nldm.ldb d04_yn_misc_p1273_3x1r6u1_psss_0.75v_-10c_nldm.ldb"
tcl_interactive      = "0"
tcl_library          = "/p/foundry/eda/em64t_SLES11/iccompiler/J-2014.09-SP1/auxx/tcllib/lib/tcl8.5"
tcl_patchLevel       = "8.5.12"
tcl_pkgPath          = "/p/foundry/eda/em64t_SLES11/iccompiler/J-2014.09-SP1/auxx/tcllib/lib/tcl8.5"
tcl_platform         = "<array?>"
tcl_precision        = "12"
tcl_version          = "8.5"
temp_i               = ""
template_naming_style = "%s_%p"
template_parameter_style = "%s%d"
template_separator_style = "_"
term_length          = "<array?>"
terms                = "_sel643"
test_ate_sync_cycles = "1"
test_enable_codec_sharing = "false"
test_fast_feedthrough_analysis = "false"
test_icg_n_ref_for_dft = ""
test_icg_p_ref_for_dft = ""
test_occ_insert_clock_gating_cells = "false"
test_serialize_put_fsm_clock_output = "true"
tested_technology    = ""
testsim_print_stats_file = "true"
text_editor_command  = "xterm -fn 8x13 -e vi %s &"
text_print_command   = "lpr -Plw"
text_unselect_on_button_press = "true"
tie_high_net         = "vcc"
tieoff_hierarchy_opt = "false"
tieoff_hierarchy_opt_keep_driver = "false"
timestamp            = "03_31_00_56"
timing_aocvm_analysis_mode = ""
timing_aocvm_enable_analysis = "false"
timing_aocvm_enable_distance_analysis = "false"
timing_aocvm_ocv_precedence_compatibility = "false"
timing_ccs_load_on_demand = "true"
timing_check_defaults = "generated_clock loops no_input_delay unconstrained_endpoints pulse_clock_cell_type no_driving_cell partial_input_delay"
timing_clock_gating_propagate_enable = "false"
timing_clock_reconvergence_pessimism = "normal"
timing_consider_internal_startpoints = "true"
timing_crpr_remove_clock_to_data_crp = "false"
timing_crpr_remove_muxed_clock_crp = "true"
timing_crpr_threshold_ps = "20"
timing_disable_cond_default_arcs = "false"
timing_disable_recovery_removal_checks = "false"
timing_dont_traverse_pg_net = "true"
timing_early_launch_at_borrowing_latches = "true"
timing_edge_specific_source_latency = "false"
timing_enable_ccsn_waveform_analysis = "false"
timing_enable_multiple_clocks_per_reg = "true"
timing_enable_non_sequential_checks = "false"
timing_enable_normalized_slack = "false"
timing_enable_preset_clear_arcs = "false"
timing_enable_slack_distribution = "false"
timing_enable_through_paths = "false"
timing_gclock_source_network_num_master_registers = "10000000"
timing_ignore_paths_within_block_abstraction = "false"
timing_input_port_default_clock = "false"
timing_library_derate_is_scenario_specific = "FALSE"
timing_library_max_cap_from_lookup_table = "false"
timing_max_normalization_cycles = "4"
timing_max_parallel_computations = "0"
timing_pocvm_corner_sigma = "3"
timing_pocvm_enable_analysis = "false"
timing_remove_clock_reconvergence_pessimism = "true"
timing_report_attributes = "dont_touch dont_use map_only size_only ideal_net infeasible_paths"
timing_report_fast_mode = "false"
timing_report_union_tns = "true"
timing_save_library_derate = "false"
timing_scgc_override_library_setup_hold = "true"
timing_self_loops_no_skew = "false"
timing_separate_clock_gating_group = "false"
timing_through_path_max_segments = "5"
timing_use_ceff_for_drc = "false"
timing_use_clock_specific_transition = "true"
timing_use_driver_arc_transition_at_clock_source = "true"
timing_use_enhanced_capacitance_modeling = "true"
timing_waveform_analysis_mode = "disabled"
tio_allow_mim_optimization = "false"
tio_eco_output_directory = "TIO_eco_changes"
tio_preload_block_site_rows = "false"
tio_preserve_routes_for_block = "false"
tio_skip_block_update = "false"
tio_write_eco_changes = "false"
tm1_ports            = ""
tmp_focal_eps_check  = "0"
tmp_search_path      = "/p/fdk/fdk73/builds/stdcells/stdcell733_d.0.0_misc/lib/ln /p/fdk/fdk73/builds/stdcells/stdcell733_d.0.0_misc/lib/nn /p/fdk/fdk73/builds/stdcells/stdcell733_d.0.0_misc/lib/wn /p/fdk/fdk73/builds/stdcells/stdcell733_d.0.0_misc/lib/yn /p/fdk/fdk73/builds/stdcells/stdcell733_d.0.0/lib/ln /p/fdk/fdk73/builds/stdcells/stdcell733_d.0.0/lib/nn /p/fdk/fdk73/builds/stdcells/stdcell733_d.0.0/lib/wn /p/fdk/fdk73/builds/stdcells/stdcell733_d.0.0/lib/yn /p/fdk/fdk73/builds/stdcells/stdcell733_d.0.0/ccs/ln /p/fdk/fdk73/builds/stdcells/stdcell733_d.0.0/ccs/nn /p/fdk/fdk73/builds/stdcells/stdcell733_d.0.0/ccs/wn /p/fdk/fdk73/builds/stdcells/stdcell733_d.0.0/ccs/yn"
top_layer            = "m8"
total_num_blockages_sun = "0"
total_util           = "23.98"
trackAssign_XTalkParam = "1"
trackAssign_densityDriven = "-1"
trackAssign_evenSpaceAdjustment = "2"
trackAssign_extraViaGridCheck = "0"
trackAssign_m0LayerLengthLimit = "0"
trackAssign_m10LayerLengthLimit = "0"
trackAssign_m11LayerLengthLimit = "0"
trackAssign_m12LayerLengthLimit = "0"
trackAssign_m13LayerLengthLimit = "0"
trackAssign_m14LayerLengthLimit = "0"
trackAssign_m15LayerLengthLimit = "0"
trackAssign_m1LayerLengthLimit = "0"
trackAssign_m2LayerLengthLimit = "0"
trackAssign_m3LayerLengthLimit = "0"
trackAssign_m4LayerLengthLimit = "0"
trackAssign_m5LayerLengthLimit = "0"
trackAssign_m6LayerLengthLimit = "0"
trackAssign_m7LayerLengthLimit = "0"
trackAssign_m8LayerLengthLimit = "0"
trackAssign_m9LayerLengthLimit = "0"
trackAssign_minimizeJog = "0"
trackAssign_netLayerLengthLimit = "0"
trackAssign_noOffGridRouting = "0"
trackAssign_noiseThreshold = "0.250000"
trackAssign_numCPUs  = "0"
trackAssign_parallelLimit = "0"
trackAssign_parallelLimitMode = "1"
trackAssign_runTimeMode = "1"
trackAssign_runTimingMode = "0"
trackAssign_runXTalkIter = "-1"
trackAssign_runXTalkMode = "1"
trackAssign_timingCost = "1"
trackAssign_tryGlobalLayerFirst = "1"
trackAssign_tryGlobalLayerOnly = "-1"
trackAssign_variableWidthAdjustment = "0"
transfer_reserved_metalblockage_within_pin_to_viablockage = "false"
ungroup_keep_original_design = "false"
uniquify_keep_original_design = "false"
uniquify_naming_style = "%s_%d"
update_clock_latency_consider_float_pin_delays = "false"
upf_allow_DD_primary_with_supply_sets = "false"
upf_block_partition  = ""
upf_charz_allow_port_punch = "true"
upf_charz_enable_supply_port_punching = "true"
upf_charz_max_srsn_messages = "10"
upf_create_implicit_supply_sets = "true"
upf_enable_legacy_block = "true"
upf_enable_relaxed_charz = "true"
upf_extension        = "true"
upf_levshi_on_constraint_only = "false"
upf_name_map         = ""
upf_set_interface_cell_rel_sn = "false"
upf_skip_ao_check_for_els_input = "true"
upf_suppress_etm_model_checking = "false"
upf_suppress_message_in_black_box = "true"
upf_suppress_message_in_etm = "true"
upf_use_additional_db_attributes = "true"
urx                  = "1.82"
ury                  = "0.798"
useAbstractClockSchematic = "true"
use_combine_cto_icdb = "true"
use_improved_icdb    = "true"
use_port_name_for_oscs = "false"
util                 = "23.98"
v_dmode              = "15"
v_start              = "2"
va                   = ""
va_module_name       = ""
vao_feedthrough_module_name_prefix = ""
var                  = "0"
var_layer_name       = "c4"
var_layer_number     = "92"
var_mux_mbm          = "TRUE"
verbose_messages     = "true"
veriloglib_sdf_edge  = "true"
veriloglib_tb_compare = "0"
veriloglib_tb_x_eq_dontcare = "false"
veriloglib_write_recrem_as_setuphold = "false"
via0_ratio           = "45"
via1_ratio           = "180"
via2_ratio           = "180"
via3_ratio           = "180"
via4_ratio           = "210"
via5_ratio           = "275"
via6_ratio           = "275"
via7_ratio           = "475"
via8_ratio           = "475"
via9_ratio           = "35"
via_can_change_pin_shape = "false"
view_analyze_file_suffix = "v vhd vhdl"
view_arch_types      = "sparcOS5 hpux10 rs6000 sgimips"
view_background      = "black"
view_busy_during_selection = "true"
view_cache_images    = "true"
view_command_log_file = "./view_command.log"
view_command_win_max_lines = "1000"
view_dialogs_modal   = "true"
view_disable_cursor_warping = "true"
view_disable_error_windows = "false"
view_disable_output  = "false"
view_draw_text_breakpoint = "0.01"
view_error_window_count = "6"
view_execute_script_suffix = ".script .scr .dcs .dcv .dc .con .tcl"
view_extend_thick_lines = "true"
view_icon_path       = ""
view_independent_dialogs = " "test_report"    " Test Reports "                              "report_print"   " Report "                              "report_options" " Report Options "                              "report_win"     " Report Output "                              "manual_page"    " Manual Page " "
view_info_search_cmd = ""
view_log_file        = ""
view_maximum_route_grids = "0"
view_on_line_doc_cmd = ""
view_read_file_suffix = "db gdb sdb edif eqn fnc lsi mif NET pla st tdl v vhd vhdl xnf"
view_report_append   = "true"
view_report_interactive = "true"
view_report_output2file = "false"
view_script_submenu_items = ""DA to SGE Transfer" write_sge"
view_select_default_message = ""
view_select_separator = "  -  "
view_set_cursor_area = "5"
view_set_selecting_color = "white"
view_tools_menu_items = ""
view_use_integer_scaling = "false"
view_use_small_cursor = "true"
view_use_x_routines  = "true"
view_watcher         = ""
view_write_file_suffix = "gdb db sdb do edif eqn fnc lsi NET neted pla st tdl v vhd vhdl xnf"
warn                 = "{d04_nn_misc/d04qfd02ndz00}
"
when_analysis_permitted = "true"
when_analysis_without_case_analysis = "false"
width_cell           = "4.48"
win                  = "{99.121 102.145} {105.419 106.931}"
working_cell         = "0"
working_net          = "0"
working_pin          = "0"
write_converted_tf_syntax = "false"
write_name_nets_same_as_ports = "false"
write_sdc_output_lumped_net_capacitance = "true"
write_sdc_output_net_resistance = "true"
wsize                = "8"
x                    = "38"
x1                   = "327.6"
x2                   = "323.961"
x_div                = "1.680"
xt_filter_logic_constant_aggressors = "true"
y                    = "38"
y1                   = "319.2"
y2                   = "317.605"
y_div                = "1.596"
ystep_cnt            = "13"
zeroMC               = "d04_nn_p1273_3x1r6u1_pfff_1.1v_-40c_ccst/d04gin20nd0f0/clkout"
zrt_max_parallel_computations = "0"
