module lab02(x,en,y,led);
	input [7:0]x;
	input en;
	output led;
	output reg [2:0]y;
	integer i;
	always@(x or en) begin
		if(en) begin 
		y = 0;
		for(i=0;i<8;i=i+1)
			if(x[i]==1) y = i;
		end
		else y = 0;
		led = y;
	end
endmodule 
		
			