<stg><name>twiddleFactorMulS2S<16, 4, 0, 0, complex<ap_fixed<18, 2, 5, 3, 0> >, complex<ap_fixed<30, 16, 5, 3, 0> >, complex<ap_fixed<30, 16, 5, 3, 0> > ></name>


<trans_list>

<trans id="245" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="246" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="247" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="248" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:0 %p_k_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %p_k

]]></Node>
<StgValue><ssdm name="p_k_read"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:1 %p_read_3 = read i29 @_ssdm_op_Read.ap_auto.i29, i29 %p_read7

]]></Node>
<StgValue><ssdm name="p_read_3"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:2 %p_read_4 = read i29 @_ssdm_op_Read.ap_auto.i29, i29 %p_read6

]]></Node>
<StgValue><ssdm name="p_read_4"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:3 %p_read_5 = read i29 @_ssdm_op_Read.ap_auto.i29, i29 %p_read5

]]></Node>
<StgValue><ssdm name="p_read_5"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:4 %p_read_6 = read i29 @_ssdm_op_Read.ap_auto.i29, i29 %p_read4

]]></Node>
<StgValue><ssdm name="p_read_6"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:5 %p_read_7 = read i29 @_ssdm_op_Read.ap_auto.i29, i29 %p_read3

]]></Node>
<StgValue><ssdm name="p_read_7"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:6 %p_read_8 = read i29 @_ssdm_op_Read.ap_auto.i29, i29 %p_read2

]]></Node>
<StgValue><ssdm name="p_read_8"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:7 %p_read_9 = read i29 @_ssdm_op_Read.ap_auto.i29, i29 %p_read1

]]></Node>
<StgValue><ssdm name="p_read_9"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:8 %p_read39 = read i29 @_ssdm_op_Read.ap_auto.i29, i29 %p_read

]]></Node>
<StgValue><ssdm name="p_read39"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="4" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:9 %p_twiddleTable_M_imag_0_0_0_addr = getelementptr i18 %p_twiddleTable_M_imag_0_0_0, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="p_twiddleTable_M_imag_0_0_0_addr"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec>6 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="18" op_0_bw="4">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:10 %lut_out_imag_V_4 = load i4 %p_twiddleTable_M_imag_0_0_0_addr

]]></Node>
<StgValue><ssdm name="lut_out_imag_V_4"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:24 %index_cos_V = add i4 %p_k_read, i4 12

]]></Node>
<StgValue><ssdm name="index_cos_V"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="1" op_1_bw="4" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:25 %index_invert_control_imag_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %p_k_read, i32 2

]]></Node>
<StgValue><ssdm name="index_invert_control_imag_2"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="2" op_0_bw="4">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:30 %lut_index_imag_V = trunc i4 %p_k_read

]]></Node>
<StgValue><ssdm name="lut_index_imag_V"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:31 %lut_index_imag_V_1 = sub i2 0, i2 %lut_index_imag_V

]]></Node>
<StgValue><ssdm name="lut_index_imag_V_1"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:32 %lut_index_imag_V_2 = select i1 %index_invert_control_imag_2, i2 %lut_index_imag_V_1, i2 %lut_index_imag_V

]]></Node>
<StgValue><ssdm name="lut_index_imag_V_2"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="64" op_0_bw="2">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:33 %zext_ln573 = zext i2 %lut_index_imag_V_2

]]></Node>
<StgValue><ssdm name="zext_ln573"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="4" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:34 %p_twiddleTable_M_imag_0_0_0_addr_1 = getelementptr i18 %p_twiddleTable_M_imag_0_0_0, i64 0, i64 %zext_ln573

]]></Node>
<StgValue><ssdm name="p_twiddleTable_M_imag_0_0_0_addr_1"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec>5 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="18" op_0_bw="4">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:35 %lut_out_imag_V = load i4 %p_twiddleTable_M_imag_0_0_0_addr_1

]]></Node>
<StgValue><ssdm name="lut_out_imag_V"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="1" op_1_bw="4" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:48 %index_invert_control_real_V = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %index_cos_V, i32 2

]]></Node>
<StgValue><ssdm name="index_invert_control_real_V"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="2" op_0_bw="4">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:53 %lut_index_real_V = trunc i4 %index_cos_V

]]></Node>
<StgValue><ssdm name="lut_index_real_V"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:54 %lut_index_real_V_1 = sub i2 0, i2 %lut_index_real_V

]]></Node>
<StgValue><ssdm name="lut_index_real_V_1"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:55 %lut_index_real_V_2 = select i1 %index_invert_control_real_V, i2 %lut_index_real_V_1, i2 %lut_index_real_V

]]></Node>
<StgValue><ssdm name="lut_index_real_V_2"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="64" op_0_bw="2">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:56 %zext_ln573_1 = zext i2 %lut_index_real_V_2

]]></Node>
<StgValue><ssdm name="zext_ln573_1"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="4" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:57 %p_twiddleTable_M_imag_0_0_0_addr_2 = getelementptr i18 %p_twiddleTable_M_imag_0_0_0, i64 0, i64 %zext_ln573_1

]]></Node>
<StgValue><ssdm name="p_twiddleTable_M_imag_0_0_0_addr_2"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec>4 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="18" op_0_bw="4">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:58 %lut_out_real_V = load i4 %p_twiddleTable_M_imag_0_0_0_addr_2

]]></Node>
<StgValue><ssdm name="lut_out_real_V"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:83 %index_V = shl i4 %p_k_read, i4 1

]]></Node>
<StgValue><ssdm name="index_V"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:84 %index_cos_V_1 = add i4 %index_V, i4 12

]]></Node>
<StgValue><ssdm name="index_cos_V_1"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="1" op_0_bw="1" op_1_bw="4" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:85 %index_invert_control_imag_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %p_k_read, i32 1

]]></Node>
<StgValue><ssdm name="index_invert_control_imag_1"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:86 %icmp_ln1049_4 = icmp_eq  i4 %index_V, i4 4

]]></Node>
<StgValue><ssdm name="icmp_ln1049_4"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:87 %icmp_ln1049_5 = icmp_eq  i4 %index_V, i4 12

]]></Node>
<StgValue><ssdm name="icmp_ln1049_5"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="1" op_0_bw="4">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:89 %trunc_ln674 = trunc i4 %p_k_read

]]></Node>
<StgValue><ssdm name="trunc_ln674"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="2" op_0_bw="2" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:90 %lut_index_imag_V_3 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %trunc_ln674, i1 0

]]></Node>
<StgValue><ssdm name="lut_index_imag_V_3"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:91 %lut_index_imag_V_4 = sub i2 0, i2 %lut_index_imag_V_3

]]></Node>
<StgValue><ssdm name="lut_index_imag_V_4"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:92 %lut_index_imag_V_5 = select i1 %index_invert_control_imag_1, i2 %lut_index_imag_V_4, i2 %lut_index_imag_V_3

]]></Node>
<StgValue><ssdm name="lut_index_imag_V_5"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="64" op_0_bw="2">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:93 %zext_ln573_2 = zext i2 %lut_index_imag_V_5

]]></Node>
<StgValue><ssdm name="zext_ln573_2"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="4" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:94 %p_twiddleTable_M_imag_0_0_0_addr_3 = getelementptr i18 %p_twiddleTable_M_imag_0_0_0, i64 0, i64 %zext_ln573_2

]]></Node>
<StgValue><ssdm name="p_twiddleTable_M_imag_0_0_0_addr_3"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec>3 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="18" op_0_bw="4">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:95 %lut_out_imag_V_2 = load i4 %p_twiddleTable_M_imag_0_0_0_addr_3

]]></Node>
<StgValue><ssdm name="lut_out_imag_V_2"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="1" op_0_bw="1" op_1_bw="4" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:108 %index_invert_control_real_V_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %index_cos_V_1, i32 2

]]></Node>
<StgValue><ssdm name="index_invert_control_real_V_1"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:111 %icmp_ln1049_7 = icmp_eq  i4 %index_V, i4 0

]]></Node>
<StgValue><ssdm name="icmp_ln1049_7"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="2" op_0_bw="4">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:113 %lut_index_real_V_3 = trunc i4 %index_cos_V_1

]]></Node>
<StgValue><ssdm name="lut_index_real_V_3"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:114 %lut_index_real_V_4 = sub i2 0, i2 %lut_index_real_V_3

]]></Node>
<StgValue><ssdm name="lut_index_real_V_4"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:115 %lut_index_real_V_5 = select i1 %index_invert_control_real_V_1, i2 %lut_index_real_V_4, i2 %lut_index_real_V_3

]]></Node>
<StgValue><ssdm name="lut_index_real_V_5"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="64" op_0_bw="2">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:116 %zext_ln573_3 = zext i2 %lut_index_real_V_5

]]></Node>
<StgValue><ssdm name="zext_ln573_3"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="4" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:117 %p_twiddleTable_M_imag_0_0_0_addr_4 = getelementptr i18 %p_twiddleTable_M_imag_0_0_0, i64 0, i64 %zext_ln573_3

]]></Node>
<StgValue><ssdm name="p_twiddleTable_M_imag_0_0_0_addr_4"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec>2 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="18" op_0_bw="4">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:118 %lut_out_real_V_1 = load i4 %p_twiddleTable_M_imag_0_0_0_addr_4

]]></Node>
<StgValue><ssdm name="lut_out_real_V_1"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:143 %shl_ln315 = shl i4 %p_k_read, i4 2

]]></Node>
<StgValue><ssdm name="shl_ln315"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:144 %index_V_1 = sub i4 %shl_ln315, i4 %p_k_read

]]></Node>
<StgValue><ssdm name="index_V_1"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:145 %index_cos_V_2 = add i4 %index_V_1, i4 12

]]></Node>
<StgValue><ssdm name="index_cos_V_2"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="1" op_0_bw="1" op_1_bw="4" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:146 %index_invert_control_imag = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %index_V_1, i32 2

]]></Node>
<StgValue><ssdm name="index_invert_control_imag"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="2" op_0_bw="4">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:151 %lut_index_imag_V_6 = trunc i4 %index_V_1

]]></Node>
<StgValue><ssdm name="lut_index_imag_V_6"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:152 %lut_index_imag_V_7 = sub i2 0, i2 %lut_index_imag_V_6

]]></Node>
<StgValue><ssdm name="lut_index_imag_V_7"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:153 %lut_index_imag_V_8 = select i1 %index_invert_control_imag, i2 %lut_index_imag_V_7, i2 %lut_index_imag_V_6

]]></Node>
<StgValue><ssdm name="lut_index_imag_V_8"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="64" op_0_bw="2">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:154 %zext_ln573_4 = zext i2 %lut_index_imag_V_8

]]></Node>
<StgValue><ssdm name="zext_ln573_4"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="4" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:155 %p_twiddleTable_M_imag_0_0_0_addr_5 = getelementptr i18 %p_twiddleTable_M_imag_0_0_0, i64 0, i64 %zext_ln573_4

]]></Node>
<StgValue><ssdm name="p_twiddleTable_M_imag_0_0_0_addr_5"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="18" op_0_bw="4">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:156 %lut_out_imag_V_3 = load i4 %p_twiddleTable_M_imag_0_0_0_addr_5

]]></Node>
<StgValue><ssdm name="lut_out_imag_V_3"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="1" op_0_bw="1" op_1_bw="4" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:169 %index_invert_control_real_V_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %index_cos_V_2, i32 2

]]></Node>
<StgValue><ssdm name="index_invert_control_real_V_2"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:172 %icmp_ln1049_11 = icmp_eq  i4 %shl_ln315, i4 %p_k_read

]]></Node>
<StgValue><ssdm name="icmp_ln1049_11"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="2" op_0_bw="4">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:174 %lut_index_real_V_6 = trunc i4 %index_cos_V_2

]]></Node>
<StgValue><ssdm name="lut_index_real_V_6"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:175 %lut_index_real_V_7 = sub i2 0, i2 %lut_index_real_V_6

]]></Node>
<StgValue><ssdm name="lut_index_real_V_7"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:176 %lut_index_real_V_8 = select i1 %index_invert_control_real_V_2, i2 %lut_index_real_V_7, i2 %lut_index_real_V_6

]]></Node>
<StgValue><ssdm name="lut_index_real_V_8"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="64" op_0_bw="2">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:177 %zext_ln573_5 = zext i2 %lut_index_real_V_8

]]></Node>
<StgValue><ssdm name="zext_ln573_5"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="4" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:178 %p_twiddleTable_M_imag_0_0_0_addr_6 = getelementptr i18 %p_twiddleTable_M_imag_0_0_0, i64 0, i64 %zext_ln573_5

]]></Node>
<StgValue><ssdm name="p_twiddleTable_M_imag_0_0_0_addr_6"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="18" op_0_bw="4">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:179 %lut_out_real_V_2 = load i4 %p_twiddleTable_M_imag_0_0_0_addr_6

]]></Node>
<StgValue><ssdm name="lut_out_real_V_2"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="70" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec>6 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="18" op_0_bw="4">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:10 %lut_out_imag_V_4 = load i4 %p_twiddleTable_M_imag_0_0_0_addr

]]></Node>
<StgValue><ssdm name="lut_out_imag_V_4"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="1" op_1_bw="4" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:26 %output_negate_control_imag = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %p_k_read, i32 3

]]></Node>
<StgValue><ssdm name="output_negate_control_imag"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:27 %icmp_ln1049 = icmp_eq  i4 %p_k_read, i4 4

]]></Node>
<StgValue><ssdm name="icmp_ln1049"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:28 %icmp_ln1049_1 = icmp_eq  i4 %p_k_read, i4 12

]]></Node>
<StgValue><ssdm name="icmp_ln1049_1"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:29 %output_saturation_control_imag = or i1 %icmp_ln1049, i1 %icmp_ln1049_1

]]></Node>
<StgValue><ssdm name="output_saturation_control_imag"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec>5 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="18" op_0_bw="4">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:35 %lut_out_imag_V = load i4 %p_twiddleTable_M_imag_0_0_0_addr_1

]]></Node>
<StgValue><ssdm name="lut_out_imag_V"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:36 %temp_out_sin_V = select i1 %output_saturation_control_imag, i18 196608, i18 %lut_out_imag_V

]]></Node>
<StgValue><ssdm name="temp_out_sin_V"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="19" op_0_bw="18">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:37 %sext_ln712_2 = sext i18 %temp_out_sin_V

]]></Node>
<StgValue><ssdm name="sext_ln712_2"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:38 %r = sub i19 0, i19 %sext_ln712_2

]]></Node>
<StgValue><ssdm name="r"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="1" op_1_bw="19" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:39 %p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %r, i32 18

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="18" op_0_bw="19">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:40 %p_Val2_1 = trunc i19 %r

]]></Node>
<StgValue><ssdm name="p_Val2_1"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="1" op_0_bw="1" op_1_bw="19" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:41 %p_Result_31 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %r, i32 17

]]></Node>
<StgValue><ssdm name="p_Result_31"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:42 %xor_ln794 = xor i1 %p_Result_s, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln794"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:43 %overflow = and i1 %p_Result_31, i1 %xor_ln794

]]></Node>
<StgValue><ssdm name="overflow"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:44 %xor_ln340 = xor i1 %p_Result_s, i1 %p_Result_31

]]></Node>
<StgValue><ssdm name="xor_ln340"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:45 %select_ln384 = select i1 %overflow, i18 131071, i18 131072

]]></Node>
<StgValue><ssdm name="select_ln384"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:46 %select_ln340 = select i1 %xor_ln340, i18 %select_ln384, i18 %p_Val2_1

]]></Node>
<StgValue><ssdm name="select_ln340"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:47 %imagSinVal = select i1 %output_negate_control_imag, i18 %select_ln340, i18 %temp_out_sin_V

]]></Node>
<StgValue><ssdm name="imagSinVal"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="1" op_1_bw="4" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:49 %output_negate_control_real_V = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %index_cos_V, i32 3

]]></Node>
<StgValue><ssdm name="output_negate_control_real_V"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:50 %icmp_ln1049_2 = icmp_eq  i4 %index_cos_V, i4 4

]]></Node>
<StgValue><ssdm name="icmp_ln1049_2"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:51 %icmp_ln1049_3 = icmp_eq  i4 %p_k_read, i4 0

]]></Node>
<StgValue><ssdm name="icmp_ln1049_3"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:52 %output_saturation_control_real_V = or i1 %icmp_ln1049_2, i1 %icmp_ln1049_3

]]></Node>
<StgValue><ssdm name="output_saturation_control_real_V"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec>4 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="18" op_0_bw="4">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:58 %lut_out_real_V = load i4 %p_twiddleTable_M_imag_0_0_0_addr_2

]]></Node>
<StgValue><ssdm name="lut_out_real_V"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:59 %temp_out_cos_V = select i1 %output_saturation_control_real_V, i18 196608, i18 %lut_out_real_V

]]></Node>
<StgValue><ssdm name="temp_out_cos_V"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="19" op_0_bw="18">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:60 %sext_ln712_3 = sext i18 %temp_out_cos_V

]]></Node>
<StgValue><ssdm name="sext_ln712_3"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:61 %r_V_8 = sub i19 0, i19 %sext_ln712_3

]]></Node>
<StgValue><ssdm name="r_V_8"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="1" op_0_bw="1" op_1_bw="19" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:62 %p_Result_32 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %r_V_8, i32 18

]]></Node>
<StgValue><ssdm name="p_Result_32"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="18" op_0_bw="19">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:63 %p_Val2_4 = trunc i19 %r_V_8

]]></Node>
<StgValue><ssdm name="p_Val2_4"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="1" op_0_bw="1" op_1_bw="19" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:64 %p_Result_33 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %r_V_8, i32 17

]]></Node>
<StgValue><ssdm name="p_Result_33"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:65 %xor_ln794_1 = xor i1 %p_Result_32, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln794_1"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:66 %overflow_1 = and i1 %p_Result_33, i1 %xor_ln794_1

]]></Node>
<StgValue><ssdm name="overflow_1"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:67 %xor_ln340_1 = xor i1 %p_Result_32, i1 %p_Result_33

]]></Node>
<StgValue><ssdm name="xor_ln340_1"/></StgValue>
</operation>

<operation id="102" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:68 %select_ln384_1 = select i1 %overflow_1, i18 131071, i18 131072

]]></Node>
<StgValue><ssdm name="select_ln384_1"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:69 %select_ln340_1 = select i1 %xor_ln340_1, i18 %select_ln384_1, i18 %p_Val2_4

]]></Node>
<StgValue><ssdm name="select_ln340_1"/></StgValue>
</operation>

<operation id="104" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:70 %realCosVal = select i1 %output_negate_control_real_V, i18 %select_ln340_1, i18 %temp_out_cos_V

]]></Node>
<StgValue><ssdm name="realCosVal"/></StgValue>
</operation>

<operation id="105" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:88 %output_saturation_control_imag_1 = or i1 %icmp_ln1049_4, i1 %icmp_ln1049_5

]]></Node>
<StgValue><ssdm name="output_saturation_control_imag_1"/></StgValue>
</operation>

<operation id="106" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec>3 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="18" op_0_bw="4">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:95 %lut_out_imag_V_2 = load i4 %p_twiddleTable_M_imag_0_0_0_addr_3

]]></Node>
<StgValue><ssdm name="lut_out_imag_V_2"/></StgValue>
</operation>

<operation id="107" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:96 %temp_out_sin_V_2 = select i1 %output_saturation_control_imag_1, i18 196608, i18 %lut_out_imag_V_2

]]></Node>
<StgValue><ssdm name="temp_out_sin_V_2"/></StgValue>
</operation>

<operation id="108" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="index_invert_control_imag_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="19" op_0_bw="18">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:97 %sext_ln712_4 = sext i18 %temp_out_sin_V_2

]]></Node>
<StgValue><ssdm name="sext_ln712_4"/></StgValue>
</operation>

<operation id="109" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="index_invert_control_imag_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:98 %r_7 = sub i19 0, i19 %sext_ln712_4

]]></Node>
<StgValue><ssdm name="r_7"/></StgValue>
</operation>

<operation id="110" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="index_invert_control_imag_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="1" op_0_bw="1" op_1_bw="19" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:99 %p_Result_34 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %r_7, i32 18

]]></Node>
<StgValue><ssdm name="p_Result_34"/></StgValue>
</operation>

<operation id="111" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="index_invert_control_imag_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="18" op_0_bw="19">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:100 %p_Val2_7 = trunc i19 %r_7

]]></Node>
<StgValue><ssdm name="p_Val2_7"/></StgValue>
</operation>

<operation id="112" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="index_invert_control_imag_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="1" op_0_bw="1" op_1_bw="19" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:101 %p_Result_35 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %r_7, i32 17

]]></Node>
<StgValue><ssdm name="p_Result_35"/></StgValue>
</operation>

<operation id="113" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="index_invert_control_imag_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:102 %xor_ln794_2 = xor i1 %p_Result_34, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln794_2"/></StgValue>
</operation>

<operation id="114" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="index_invert_control_imag_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:103 %overflow_2 = and i1 %p_Result_35, i1 %xor_ln794_2

]]></Node>
<StgValue><ssdm name="overflow_2"/></StgValue>
</operation>

<operation id="115" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="index_invert_control_imag_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:104 %xor_ln340_2 = xor i1 %p_Result_34, i1 %p_Result_35

]]></Node>
<StgValue><ssdm name="xor_ln340_2"/></StgValue>
</operation>

<operation id="116" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="index_invert_control_imag_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:105 %select_ln384_2 = select i1 %overflow_2, i18 131071, i18 131072

]]></Node>
<StgValue><ssdm name="select_ln384_2"/></StgValue>
</operation>

<operation id="117" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="index_invert_control_imag_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:106 %select_ln340_2 = select i1 %xor_ln340_2, i18 %select_ln384_2, i18 %p_Val2_7

]]></Node>
<StgValue><ssdm name="select_ln340_2"/></StgValue>
</operation>

<operation id="118" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:107 %imagSinVal_1 = select i1 %index_invert_control_imag_2, i18 %select_ln340_2, i18 %temp_out_sin_V_2

]]></Node>
<StgValue><ssdm name="imagSinVal_1"/></StgValue>
</operation>

<operation id="119" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="1" op_0_bw="1" op_1_bw="4" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:109 %output_negate_control_real_V_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %index_cos_V_1, i32 3

]]></Node>
<StgValue><ssdm name="output_negate_control_real_V_1"/></StgValue>
</operation>

<operation id="120" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:110 %icmp_ln1049_6 = icmp_eq  i4 %index_cos_V_1, i4 4

]]></Node>
<StgValue><ssdm name="icmp_ln1049_6"/></StgValue>
</operation>

<operation id="121" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:112 %output_saturation_control_real_V_1 = or i1 %icmp_ln1049_6, i1 %icmp_ln1049_7

]]></Node>
<StgValue><ssdm name="output_saturation_control_real_V_1"/></StgValue>
</operation>

<operation id="122" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec>2 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="18" op_0_bw="4">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:118 %lut_out_real_V_1 = load i4 %p_twiddleTable_M_imag_0_0_0_addr_4

]]></Node>
<StgValue><ssdm name="lut_out_real_V_1"/></StgValue>
</operation>

<operation id="123" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:119 %temp_out_cos_V_1 = select i1 %output_saturation_control_real_V_1, i18 196608, i18 %lut_out_real_V_1

]]></Node>
<StgValue><ssdm name="temp_out_cos_V_1"/></StgValue>
</operation>

<operation id="124" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="19" op_0_bw="18">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:120 %sext_ln712_5 = sext i18 %temp_out_cos_V_1

]]></Node>
<StgValue><ssdm name="sext_ln712_5"/></StgValue>
</operation>

<operation id="125" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:121 %r_V_9 = sub i19 0, i19 %sext_ln712_5

]]></Node>
<StgValue><ssdm name="r_V_9"/></StgValue>
</operation>

<operation id="126" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="1" op_0_bw="1" op_1_bw="19" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:122 %p_Result_36 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %r_V_9, i32 18

]]></Node>
<StgValue><ssdm name="p_Result_36"/></StgValue>
</operation>

<operation id="127" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="18" op_0_bw="19">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:123 %p_Val2_10 = trunc i19 %r_V_9

]]></Node>
<StgValue><ssdm name="p_Val2_10"/></StgValue>
</operation>

<operation id="128" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="1" op_0_bw="1" op_1_bw="19" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:124 %p_Result_37 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %r_V_9, i32 17

]]></Node>
<StgValue><ssdm name="p_Result_37"/></StgValue>
</operation>

<operation id="129" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:125 %xor_ln794_3 = xor i1 %p_Result_36, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln794_3"/></StgValue>
</operation>

<operation id="130" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:126 %overflow_3 = and i1 %p_Result_37, i1 %xor_ln794_3

]]></Node>
<StgValue><ssdm name="overflow_3"/></StgValue>
</operation>

<operation id="131" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:127 %xor_ln340_3 = xor i1 %p_Result_36, i1 %p_Result_37

]]></Node>
<StgValue><ssdm name="xor_ln340_3"/></StgValue>
</operation>

<operation id="132" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:128 %select_ln384_3 = select i1 %overflow_3, i18 131071, i18 131072

]]></Node>
<StgValue><ssdm name="select_ln384_3"/></StgValue>
</operation>

<operation id="133" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:129 %select_ln340_3 = select i1 %xor_ln340_3, i18 %select_ln384_3, i18 %p_Val2_10

]]></Node>
<StgValue><ssdm name="select_ln340_3"/></StgValue>
</operation>

<operation id="134" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:130 %realCosVal_1 = select i1 %output_negate_control_real_V_1, i18 %select_ln340_3, i18 %temp_out_cos_V_1

]]></Node>
<StgValue><ssdm name="realCosVal_1"/></StgValue>
</operation>

<operation id="135" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="1" op_0_bw="1" op_1_bw="4" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:147 %output_negate_control_imag_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %index_V_1, i32 3

]]></Node>
<StgValue><ssdm name="output_negate_control_imag_2"/></StgValue>
</operation>

<operation id="136" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:148 %icmp_ln1049_8 = icmp_eq  i4 %index_V_1, i4 4

]]></Node>
<StgValue><ssdm name="icmp_ln1049_8"/></StgValue>
</operation>

<operation id="137" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:149 %icmp_ln1049_9 = icmp_eq  i4 %index_V_1, i4 12

]]></Node>
<StgValue><ssdm name="icmp_ln1049_9"/></StgValue>
</operation>

<operation id="138" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:150 %output_saturation_control_imag_2 = or i1 %icmp_ln1049_8, i1 %icmp_ln1049_9

]]></Node>
<StgValue><ssdm name="output_saturation_control_imag_2"/></StgValue>
</operation>

<operation id="139" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="18" op_0_bw="4">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:156 %lut_out_imag_V_3 = load i4 %p_twiddleTable_M_imag_0_0_0_addr_5

]]></Node>
<StgValue><ssdm name="lut_out_imag_V_3"/></StgValue>
</operation>

<operation id="140" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:157 %temp_out_sin_V_3 = select i1 %output_saturation_control_imag_2, i18 196608, i18 %lut_out_imag_V_3

]]></Node>
<StgValue><ssdm name="temp_out_sin_V_3"/></StgValue>
</operation>

<operation id="141" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="19" op_0_bw="18">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:158 %sext_ln712_6 = sext i18 %temp_out_sin_V_3

]]></Node>
<StgValue><ssdm name="sext_ln712_6"/></StgValue>
</operation>

<operation id="142" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:159 %r_8 = sub i19 0, i19 %sext_ln712_6

]]></Node>
<StgValue><ssdm name="r_8"/></StgValue>
</operation>

<operation id="143" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="1" op_0_bw="1" op_1_bw="19" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:160 %p_Result_38 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %r_8, i32 18

]]></Node>
<StgValue><ssdm name="p_Result_38"/></StgValue>
</operation>

<operation id="144" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="18" op_0_bw="19">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:161 %p_Val2_13 = trunc i19 %r_8

]]></Node>
<StgValue><ssdm name="p_Val2_13"/></StgValue>
</operation>

<operation id="145" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="1" op_0_bw="1" op_1_bw="19" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:162 %p_Result_39 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %r_8, i32 17

]]></Node>
<StgValue><ssdm name="p_Result_39"/></StgValue>
</operation>

<operation id="146" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:163 %xor_ln794_4 = xor i1 %p_Result_38, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln794_4"/></StgValue>
</operation>

<operation id="147" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:164 %overflow_4 = and i1 %p_Result_39, i1 %xor_ln794_4

]]></Node>
<StgValue><ssdm name="overflow_4"/></StgValue>
</operation>

<operation id="148" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:165 %xor_ln340_4 = xor i1 %p_Result_38, i1 %p_Result_39

]]></Node>
<StgValue><ssdm name="xor_ln340_4"/></StgValue>
</operation>

<operation id="149" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:166 %select_ln384_4 = select i1 %overflow_4, i18 131071, i18 131072

]]></Node>
<StgValue><ssdm name="select_ln384_4"/></StgValue>
</operation>

<operation id="150" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:167 %select_ln340_4 = select i1 %xor_ln340_4, i18 %select_ln384_4, i18 %p_Val2_13

]]></Node>
<StgValue><ssdm name="select_ln340_4"/></StgValue>
</operation>

<operation id="151" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:168 %imagSinVal_2 = select i1 %output_negate_control_imag_2, i18 %select_ln340_4, i18 %temp_out_sin_V_3

]]></Node>
<StgValue><ssdm name="imagSinVal_2"/></StgValue>
</operation>

<operation id="152" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="1" op_0_bw="1" op_1_bw="4" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:170 %output_negate_control_real_V_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %index_cos_V_2, i32 3

]]></Node>
<StgValue><ssdm name="output_negate_control_real_V_2"/></StgValue>
</operation>

<operation id="153" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:171 %icmp_ln1049_10 = icmp_eq  i4 %index_cos_V_2, i4 4

]]></Node>
<StgValue><ssdm name="icmp_ln1049_10"/></StgValue>
</operation>

<operation id="154" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:173 %output_saturation_control_real_V_2 = or i1 %icmp_ln1049_10, i1 %icmp_ln1049_11

]]></Node>
<StgValue><ssdm name="output_saturation_control_real_V_2"/></StgValue>
</operation>

<operation id="155" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="18" op_0_bw="4">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:179 %lut_out_real_V_2 = load i4 %p_twiddleTable_M_imag_0_0_0_addr_6

]]></Node>
<StgValue><ssdm name="lut_out_real_V_2"/></StgValue>
</operation>

<operation id="156" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:180 %temp_out_cos_V_2 = select i1 %output_saturation_control_real_V_2, i18 196608, i18 %lut_out_real_V_2

]]></Node>
<StgValue><ssdm name="temp_out_cos_V_2"/></StgValue>
</operation>

<operation id="157" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="19" op_0_bw="18">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:181 %sext_ln712_7 = sext i18 %temp_out_cos_V_2

]]></Node>
<StgValue><ssdm name="sext_ln712_7"/></StgValue>
</operation>

<operation id="158" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:182 %r_V_10 = sub i19 0, i19 %sext_ln712_7

]]></Node>
<StgValue><ssdm name="r_V_10"/></StgValue>
</operation>

<operation id="159" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="1" op_0_bw="1" op_1_bw="19" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:183 %p_Result_40 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %r_V_10, i32 18

]]></Node>
<StgValue><ssdm name="p_Result_40"/></StgValue>
</operation>

<operation id="160" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="18" op_0_bw="19">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:184 %p_Val2_16 = trunc i19 %r_V_10

]]></Node>
<StgValue><ssdm name="p_Val2_16"/></StgValue>
</operation>

<operation id="161" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="1" op_0_bw="1" op_1_bw="19" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:185 %p_Result_41 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %r_V_10, i32 17

]]></Node>
<StgValue><ssdm name="p_Result_41"/></StgValue>
</operation>

<operation id="162" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:186 %xor_ln794_5 = xor i1 %p_Result_40, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln794_5"/></StgValue>
</operation>

<operation id="163" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:187 %overflow_5 = and i1 %p_Result_41, i1 %xor_ln794_5

]]></Node>
<StgValue><ssdm name="overflow_5"/></StgValue>
</operation>

<operation id="164" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:188 %xor_ln340_5 = xor i1 %p_Result_40, i1 %p_Result_41

]]></Node>
<StgValue><ssdm name="xor_ln340_5"/></StgValue>
</operation>

<operation id="165" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:189 %select_ln384_5 = select i1 %overflow_5, i18 131071, i18 131072

]]></Node>
<StgValue><ssdm name="select_ln384_5"/></StgValue>
</operation>

<operation id="166" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:190 %select_ln340_5 = select i1 %xor_ln340_5, i18 %select_ln384_5, i18 %p_Val2_16

]]></Node>
<StgValue><ssdm name="select_ln340_5"/></StgValue>
</operation>

<operation id="167" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:191 %realCosVal_2 = select i1 %output_negate_control_real_V_2, i18 %select_ln340_5, i18 %temp_out_cos_V_2

]]></Node>
<StgValue><ssdm name="realCosVal_2"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="168" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="46" op_0_bw="29">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:12 %sext_ln1171 = sext i29 %p_read_6

]]></Node>
<StgValue><ssdm name="sext_ln1171"/></StgValue>
</operation>

<operation id="169" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="46" op_0_bw="18">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:13 %sext_ln1171_1 = sext i18 %lut_out_imag_V_4

]]></Node>
<StgValue><ssdm name="sext_ln1171_1"/></StgValue>
</operation>

<operation id="170" st_id="3" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:15 %mul_ln1246 = mul i46 %sext_ln1171, i46 %sext_ln1171_1

]]></Node>
<StgValue><ssdm name="mul_ln1246"/></StgValue>
</operation>

<operation id="171" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="46" op_0_bw="29">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:18 %sext_ln1171_2 = sext i29 %p_read39

]]></Node>
<StgValue><ssdm name="sext_ln1171_2"/></StgValue>
</operation>

<operation id="172" st_id="3" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:20 %mul_ln712 = mul i46 %sext_ln1171_2, i46 %sext_ln1171_1

]]></Node>
<StgValue><ssdm name="mul_ln712"/></StgValue>
</operation>

<operation id="173" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="46" op_0_bw="29">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:71 %sext_ln1171_3 = sext i29 %p_read_9

]]></Node>
<StgValue><ssdm name="sext_ln1171_3"/></StgValue>
</operation>

<operation id="174" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="46" op_0_bw="18">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:72 %sext_ln1171_4 = sext i18 %realCosVal

]]></Node>
<StgValue><ssdm name="sext_ln1171_4"/></StgValue>
</operation>

<operation id="175" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="46" op_0_bw="29">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:73 %sext_ln1171_5 = sext i29 %p_read_5

]]></Node>
<StgValue><ssdm name="sext_ln1171_5"/></StgValue>
</operation>

<operation id="176" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="46" op_0_bw="18">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:74 %sext_ln1171_6 = sext i18 %imagSinVal

]]></Node>
<StgValue><ssdm name="sext_ln1171_6"/></StgValue>
</operation>

<operation id="177" st_id="3" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:75 %mul_ln712_1 = mul i46 %sext_ln1171_3, i46 %sext_ln1171_4

]]></Node>
<StgValue><ssdm name="mul_ln712_1"/></StgValue>
</operation>

<operation id="178" st_id="3" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:76 %mul_ln1246_1 = mul i46 %sext_ln1171_5, i46 %sext_ln1171_6

]]></Node>
<StgValue><ssdm name="mul_ln1246_1"/></StgValue>
</operation>

<operation id="179" st_id="3" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:79 %mul_ln712_2 = mul i46 %sext_ln1171_3, i46 %sext_ln1171_6

]]></Node>
<StgValue><ssdm name="mul_ln712_2"/></StgValue>
</operation>

<operation id="180" st_id="3" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:80 %mul_ln1245 = mul i46 %sext_ln1171_5, i46 %sext_ln1171_4

]]></Node>
<StgValue><ssdm name="mul_ln1245"/></StgValue>
</operation>

<operation id="181" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="46" op_0_bw="29">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:131 %sext_ln1171_7 = sext i29 %p_read_8

]]></Node>
<StgValue><ssdm name="sext_ln1171_7"/></StgValue>
</operation>

<operation id="182" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="46" op_0_bw="18">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:132 %sext_ln1171_8 = sext i18 %realCosVal_1

]]></Node>
<StgValue><ssdm name="sext_ln1171_8"/></StgValue>
</operation>

<operation id="183" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="46" op_0_bw="29">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:133 %sext_ln1171_9 = sext i29 %p_read_4

]]></Node>
<StgValue><ssdm name="sext_ln1171_9"/></StgValue>
</operation>

<operation id="184" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="46" op_0_bw="18">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:134 %sext_ln1171_10 = sext i18 %imagSinVal_1

]]></Node>
<StgValue><ssdm name="sext_ln1171_10"/></StgValue>
</operation>

<operation id="185" st_id="3" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:135 %mul_ln712_3 = mul i46 %sext_ln1171_7, i46 %sext_ln1171_8

]]></Node>
<StgValue><ssdm name="mul_ln712_3"/></StgValue>
</operation>

<operation id="186" st_id="3" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:136 %mul_ln1246_2 = mul i46 %sext_ln1171_9, i46 %sext_ln1171_10

]]></Node>
<StgValue><ssdm name="mul_ln1246_2"/></StgValue>
</operation>

<operation id="187" st_id="3" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:139 %mul_ln712_4 = mul i46 %sext_ln1171_7, i46 %sext_ln1171_10

]]></Node>
<StgValue><ssdm name="mul_ln712_4"/></StgValue>
</operation>

<operation id="188" st_id="3" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:140 %mul_ln1245_1 = mul i46 %sext_ln1171_9, i46 %sext_ln1171_8

]]></Node>
<StgValue><ssdm name="mul_ln1245_1"/></StgValue>
</operation>

<operation id="189" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="46" op_0_bw="29">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:192 %sext_ln1171_11 = sext i29 %p_read_7

]]></Node>
<StgValue><ssdm name="sext_ln1171_11"/></StgValue>
</operation>

<operation id="190" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="46" op_0_bw="18">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:193 %sext_ln1171_12 = sext i18 %realCosVal_2

]]></Node>
<StgValue><ssdm name="sext_ln1171_12"/></StgValue>
</operation>

<operation id="191" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="46" op_0_bw="29">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:194 %sext_ln1171_13 = sext i29 %p_read_3

]]></Node>
<StgValue><ssdm name="sext_ln1171_13"/></StgValue>
</operation>

<operation id="192" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="46" op_0_bw="18">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:195 %sext_ln1171_14 = sext i18 %imagSinVal_2

]]></Node>
<StgValue><ssdm name="sext_ln1171_14"/></StgValue>
</operation>

<operation id="193" st_id="3" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:196 %mul_ln712_5 = mul i46 %sext_ln1171_11, i46 %sext_ln1171_12

]]></Node>
<StgValue><ssdm name="mul_ln712_5"/></StgValue>
</operation>

<operation id="194" st_id="3" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:197 %mul_ln1246_3 = mul i46 %sext_ln1171_13, i46 %sext_ln1171_14

]]></Node>
<StgValue><ssdm name="mul_ln1246_3"/></StgValue>
</operation>

<operation id="195" st_id="3" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:200 %mul_ln712_6 = mul i46 %sext_ln1171_11, i46 %sext_ln1171_14

]]></Node>
<StgValue><ssdm name="mul_ln712_6"/></StgValue>
</operation>

<operation id="196" st_id="3" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:201 %mul_ln1245_2 = mul i46 %sext_ln1171_13, i46 %sext_ln1171_12

]]></Node>
<StgValue><ssdm name="mul_ln1245_2"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="197" st_id="4" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:15 %mul_ln1246 = mul i46 %sext_ln1171, i46 %sext_ln1171_1

]]></Node>
<StgValue><ssdm name="mul_ln1246"/></StgValue>
</operation>

<operation id="198" st_id="4" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:20 %mul_ln712 = mul i46 %sext_ln1171_2, i46 %sext_ln1171_1

]]></Node>
<StgValue><ssdm name="mul_ln712"/></StgValue>
</operation>

<operation id="199" st_id="4" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:75 %mul_ln712_1 = mul i46 %sext_ln1171_3, i46 %sext_ln1171_4

]]></Node>
<StgValue><ssdm name="mul_ln712_1"/></StgValue>
</operation>

<operation id="200" st_id="4" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:76 %mul_ln1246_1 = mul i46 %sext_ln1171_5, i46 %sext_ln1171_6

]]></Node>
<StgValue><ssdm name="mul_ln1246_1"/></StgValue>
</operation>

<operation id="201" st_id="4" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:79 %mul_ln712_2 = mul i46 %sext_ln1171_3, i46 %sext_ln1171_6

]]></Node>
<StgValue><ssdm name="mul_ln712_2"/></StgValue>
</operation>

<operation id="202" st_id="4" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:80 %mul_ln1245 = mul i46 %sext_ln1171_5, i46 %sext_ln1171_4

]]></Node>
<StgValue><ssdm name="mul_ln1245"/></StgValue>
</operation>

<operation id="203" st_id="4" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:135 %mul_ln712_3 = mul i46 %sext_ln1171_7, i46 %sext_ln1171_8

]]></Node>
<StgValue><ssdm name="mul_ln712_3"/></StgValue>
</operation>

<operation id="204" st_id="4" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:136 %mul_ln1246_2 = mul i46 %sext_ln1171_9, i46 %sext_ln1171_10

]]></Node>
<StgValue><ssdm name="mul_ln1246_2"/></StgValue>
</operation>

<operation id="205" st_id="4" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:139 %mul_ln712_4 = mul i46 %sext_ln1171_7, i46 %sext_ln1171_10

]]></Node>
<StgValue><ssdm name="mul_ln712_4"/></StgValue>
</operation>

<operation id="206" st_id="4" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:140 %mul_ln1245_1 = mul i46 %sext_ln1171_9, i46 %sext_ln1171_8

]]></Node>
<StgValue><ssdm name="mul_ln1245_1"/></StgValue>
</operation>

<operation id="207" st_id="4" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:196 %mul_ln712_5 = mul i46 %sext_ln1171_11, i46 %sext_ln1171_12

]]></Node>
<StgValue><ssdm name="mul_ln712_5"/></StgValue>
</operation>

<operation id="208" st_id="4" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:197 %mul_ln1246_3 = mul i46 %sext_ln1171_13, i46 %sext_ln1171_14

]]></Node>
<StgValue><ssdm name="mul_ln1246_3"/></StgValue>
</operation>

<operation id="209" st_id="4" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:200 %mul_ln712_6 = mul i46 %sext_ln1171_11, i46 %sext_ln1171_14

]]></Node>
<StgValue><ssdm name="mul_ln712_6"/></StgValue>
</operation>

<operation id="210" st_id="4" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:201 %mul_ln1245_2 = mul i46 %sext_ln1171_13, i46 %sext_ln1171_12

]]></Node>
<StgValue><ssdm name="mul_ln1245_2"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="211" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="45" op_0_bw="45" op_1_bw="29" op_2_bw="16">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:11 %r_V = bitconcatenate i45 @_ssdm_op_BitConcatenate.i45.i29.i16, i29 %p_read39, i16 0

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="212" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="46" op_0_bw="45">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:14 %sext_ln712 = sext i45 %r_V

]]></Node>
<StgValue><ssdm name="sext_ln712"/></StgValue>
</operation>

<operation id="213" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:16 %ret_V = sub i46 %sext_ln712, i46 %mul_ln1246

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>

<operation id="214" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="30" op_0_bw="30" op_1_bw="46" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:17 %p_val_V = partselect i30 @_ssdm_op_PartSelect.i30.i46.i32.i32, i46 %ret_V, i32 16, i32 45

]]></Node>
<StgValue><ssdm name="p_val_V"/></StgValue>
</operation>

<operation id="215" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="45" op_0_bw="45" op_1_bw="29" op_2_bw="16">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:19 %r_V_1 = bitconcatenate i45 @_ssdm_op_BitConcatenate.i45.i29.i16, i29 %p_read_6, i16 0

]]></Node>
<StgValue><ssdm name="r_V_1"/></StgValue>
</operation>

<operation id="216" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="46" op_0_bw="45">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:21 %sext_ln712_1 = sext i45 %r_V_1

]]></Node>
<StgValue><ssdm name="sext_ln712_1"/></StgValue>
</operation>

<operation id="217" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:22 %ret_V_48 = add i46 %mul_ln712, i46 %sext_ln712_1

]]></Node>
<StgValue><ssdm name="ret_V_48"/></StgValue>
</operation>

<operation id="218" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="30" op_0_bw="30" op_1_bw="46" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:23 %p_val_V_1 = partselect i30 @_ssdm_op_PartSelect.i30.i46.i32.i32, i46 %ret_V_48, i32 16, i32 45

]]></Node>
<StgValue><ssdm name="p_val_V_1"/></StgValue>
</operation>

<operation id="219" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:77 %ret_V_49 = sub i46 %mul_ln712_1, i46 %mul_ln1246_1

]]></Node>
<StgValue><ssdm name="ret_V_49"/></StgValue>
</operation>

<operation id="220" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="30" op_0_bw="30" op_1_bw="46" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:78 %p_val_V_2 = partselect i30 @_ssdm_op_PartSelect.i30.i46.i32.i32, i46 %ret_V_49, i32 16, i32 45

]]></Node>
<StgValue><ssdm name="p_val_V_2"/></StgValue>
</operation>

<operation id="221" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:81 %ret_V_50 = add i46 %mul_ln1245, i46 %mul_ln712_2

]]></Node>
<StgValue><ssdm name="ret_V_50"/></StgValue>
</operation>

<operation id="222" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="30" op_0_bw="30" op_1_bw="46" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:82 %p_val_V_3 = partselect i30 @_ssdm_op_PartSelect.i30.i46.i32.i32, i46 %ret_V_50, i32 16, i32 45

]]></Node>
<StgValue><ssdm name="p_val_V_3"/></StgValue>
</operation>

<operation id="223" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:137 %ret_V_51 = sub i46 %mul_ln712_3, i46 %mul_ln1246_2

]]></Node>
<StgValue><ssdm name="ret_V_51"/></StgValue>
</operation>

<operation id="224" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="30" op_0_bw="30" op_1_bw="46" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:138 %p_val_V_4 = partselect i30 @_ssdm_op_PartSelect.i30.i46.i32.i32, i46 %ret_V_51, i32 16, i32 45

]]></Node>
<StgValue><ssdm name="p_val_V_4"/></StgValue>
</operation>

<operation id="225" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:141 %ret_V_52 = add i46 %mul_ln1245_1, i46 %mul_ln712_4

]]></Node>
<StgValue><ssdm name="ret_V_52"/></StgValue>
</operation>

<operation id="226" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="30" op_0_bw="30" op_1_bw="46" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:142 %p_val_V_5 = partselect i30 @_ssdm_op_PartSelect.i30.i46.i32.i32, i46 %ret_V_52, i32 16, i32 45

]]></Node>
<StgValue><ssdm name="p_val_V_5"/></StgValue>
</operation>

<operation id="227" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:198 %ret_V_53 = sub i46 %mul_ln712_5, i46 %mul_ln1246_3

]]></Node>
<StgValue><ssdm name="ret_V_53"/></StgValue>
</operation>

<operation id="228" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="30" op_0_bw="30" op_1_bw="46" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:199 %p_val_V_6 = partselect i30 @_ssdm_op_PartSelect.i30.i46.i32.i32, i46 %ret_V_53, i32 16, i32 45

]]></Node>
<StgValue><ssdm name="p_val_V_6"/></StgValue>
</operation>

<operation id="229" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:202 %ret_V_54 = add i46 %mul_ln1245_2, i46 %mul_ln712_6

]]></Node>
<StgValue><ssdm name="ret_V_54"/></StgValue>
</operation>

<operation id="230" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="30" op_0_bw="30" op_1_bw="46" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:203 %p_val_V_7 = partselect i30 @_ssdm_op_PartSelect.i30.i46.i32.i32, i46 %ret_V_54, i32 16, i32 45

]]></Node>
<StgValue><ssdm name="p_val_V_7"/></StgValue>
</operation>

<operation id="231" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="240" op_0_bw="240" op_1_bw="30">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:204 %mrv = insertvalue i240 <undef>, i30 %p_val_V

]]></Node>
<StgValue><ssdm name="mrv"/></StgValue>
</operation>

<operation id="232" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="240" op_0_bw="240" op_1_bw="30">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:205 %mrv_1 = insertvalue i240 %mrv, i30 %p_val_V_2

]]></Node>
<StgValue><ssdm name="mrv_1"/></StgValue>
</operation>

<operation id="233" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="240" op_0_bw="240" op_1_bw="30">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:206 %mrv_2 = insertvalue i240 %mrv_1, i30 %p_val_V_4

]]></Node>
<StgValue><ssdm name="mrv_2"/></StgValue>
</operation>

<operation id="234" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="240" op_0_bw="240" op_1_bw="30">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:207 %mrv_3 = insertvalue i240 %mrv_2, i30 %p_val_V_6

]]></Node>
<StgValue><ssdm name="mrv_3"/></StgValue>
</operation>

<operation id="235" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="240" op_0_bw="240" op_1_bw="30">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:208 %mrv_4 = insertvalue i240 %mrv_3, i30 %p_val_V_1

]]></Node>
<StgValue><ssdm name="mrv_4"/></StgValue>
</operation>

<operation id="236" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="240" op_0_bw="240" op_1_bw="30">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:209 %mrv_5 = insertvalue i240 %mrv_4, i30 %p_val_V_3

]]></Node>
<StgValue><ssdm name="mrv_5"/></StgValue>
</operation>

<operation id="237" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="240" op_0_bw="240" op_1_bw="30">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:210 %mrv_6 = insertvalue i240 %mrv_5, i30 %p_val_V_5

]]></Node>
<StgValue><ssdm name="mrv_6"/></StgValue>
</operation>

<operation id="238" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="240" op_0_bw="240" op_1_bw="30">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:211 %mrv_7 = insertvalue i240 %mrv_6, i30 %p_val_V_7

]]></Node>
<StgValue><ssdm name="mrv_7"/></StgValue>
</operation>

<operation id="239" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="0" op_0_bw="240">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:212 %ret_ln122 = ret i240 %mrv_7

]]></Node>
<StgValue><ssdm name="ret_ln122"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="249" name="p_read" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="p_read"/></StgValue>
</port>
<port id="250" name="p_read1" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="p_read1"/></StgValue>
</port>
<port id="251" name="p_read2" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="p_read2"/></StgValue>
</port>
<port id="252" name="p_read3" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="p_read3"/></StgValue>
</port>
<port id="253" name="p_read4" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="p_read4"/></StgValue>
</port>
<port id="254" name="p_read5" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="p_read5"/></StgValue>
</port>
<port id="255" name="p_read6" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="p_read6"/></StgValue>
</port>
<port id="256" name="p_read7" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="p_read7"/></StgValue>
</port>
<port id="257" name="p_twiddleTable_M_imag_0_0_0" dir="0" iftype="1">
<core>ROM</core><StgValue><ssdm name="p_twiddleTable_M_imag_0_0_0"/><MemPortTyVec>1 1 1 1 1 1 1 </MemPortTyVec>
</StgValue>
</port>
<port id="258" name="p_k" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="p_k"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="260" from="_ssdm_op_Read.ap_auto.i4" to="p_k_read" fromId="259" toId="6">
</dataflow>
<dataflow id="261" from="p_k" to="p_k_read" fromId="258" toId="6">
</dataflow>
<dataflow id="263" from="_ssdm_op_Read.ap_auto.i29" to="p_read_3" fromId="262" toId="7">
</dataflow>
<dataflow id="264" from="p_read7" to="p_read_3" fromId="256" toId="7">
</dataflow>
<dataflow id="265" from="_ssdm_op_Read.ap_auto.i29" to="p_read_4" fromId="262" toId="8">
</dataflow>
<dataflow id="266" from="p_read6" to="p_read_4" fromId="255" toId="8">
</dataflow>
<dataflow id="267" from="_ssdm_op_Read.ap_auto.i29" to="p_read_5" fromId="262" toId="9">
</dataflow>
<dataflow id="268" from="p_read5" to="p_read_5" fromId="254" toId="9">
</dataflow>
<dataflow id="269" from="_ssdm_op_Read.ap_auto.i29" to="p_read_6" fromId="262" toId="10">
</dataflow>
<dataflow id="270" from="p_read4" to="p_read_6" fromId="253" toId="10">
</dataflow>
<dataflow id="271" from="_ssdm_op_Read.ap_auto.i29" to="p_read_7" fromId="262" toId="11">
</dataflow>
<dataflow id="272" from="p_read3" to="p_read_7" fromId="252" toId="11">
</dataflow>
<dataflow id="273" from="_ssdm_op_Read.ap_auto.i29" to="p_read_8" fromId="262" toId="12">
</dataflow>
<dataflow id="274" from="p_read2" to="p_read_8" fromId="251" toId="12">
</dataflow>
<dataflow id="275" from="_ssdm_op_Read.ap_auto.i29" to="p_read_9" fromId="262" toId="13">
</dataflow>
<dataflow id="276" from="p_read1" to="p_read_9" fromId="250" toId="13">
</dataflow>
<dataflow id="277" from="_ssdm_op_Read.ap_auto.i29" to="p_read39" fromId="262" toId="14">
</dataflow>
<dataflow id="278" from="p_read" to="p_read39" fromId="249" toId="14">
</dataflow>
<dataflow id="279" from="p_twiddleTable_M_imag_0_0_0" to="p_twiddleTable_M_imag_0_0_0_addr" fromId="257" toId="15">
</dataflow>
<dataflow id="281" from="StgValue_280" to="p_twiddleTable_M_imag_0_0_0_addr" fromId="280" toId="15">
</dataflow>
<dataflow id="282" from="StgValue_280" to="p_twiddleTable_M_imag_0_0_0_addr" fromId="280" toId="15">
</dataflow>
<dataflow id="283" from="p_twiddleTable_M_imag_0_0_0_addr" to="lut_out_imag_V_4" fromId="15" toId="16">
</dataflow>
<dataflow id="284" from="p_k_read" to="index_cos_V" fromId="6" toId="17">
</dataflow>
<dataflow id="286" from="StgValue_285" to="index_cos_V" fromId="285" toId="17">
</dataflow>
<dataflow id="288" from="_ssdm_op_BitSelect.i1.i4.i32" to="index_invert_control_imag_2" fromId="287" toId="18">
</dataflow>
<dataflow id="289" from="p_k_read" to="index_invert_control_imag_2" fromId="6" toId="18">
</dataflow>
<dataflow id="291" from="StgValue_290" to="index_invert_control_imag_2" fromId="290" toId="18">
</dataflow>
<dataflow id="292" from="p_k_read" to="lut_index_imag_V" fromId="6" toId="19">
</dataflow>
<dataflow id="294" from="StgValue_293" to="lut_index_imag_V_1" fromId="293" toId="20">
</dataflow>
<dataflow id="295" from="lut_index_imag_V" to="lut_index_imag_V_1" fromId="19" toId="20">
</dataflow>
<dataflow id="296" from="index_invert_control_imag_2" to="lut_index_imag_V_2" fromId="18" toId="21">
</dataflow>
<dataflow id="297" from="lut_index_imag_V_1" to="lut_index_imag_V_2" fromId="20" toId="21">
</dataflow>
<dataflow id="298" from="lut_index_imag_V" to="lut_index_imag_V_2" fromId="19" toId="21">
</dataflow>
<dataflow id="299" from="lut_index_imag_V_2" to="zext_ln573" fromId="21" toId="22">
</dataflow>
<dataflow id="300" from="p_twiddleTable_M_imag_0_0_0" to="p_twiddleTable_M_imag_0_0_0_addr_1" fromId="257" toId="23">
</dataflow>
<dataflow id="301" from="StgValue_280" to="p_twiddleTable_M_imag_0_0_0_addr_1" fromId="280" toId="23">
</dataflow>
<dataflow id="302" from="zext_ln573" to="p_twiddleTable_M_imag_0_0_0_addr_1" fromId="22" toId="23">
</dataflow>
<dataflow id="303" from="p_twiddleTable_M_imag_0_0_0_addr_1" to="lut_out_imag_V" fromId="23" toId="24">
</dataflow>
<dataflow id="304" from="_ssdm_op_BitSelect.i1.i4.i32" to="index_invert_control_real_V" fromId="287" toId="25">
</dataflow>
<dataflow id="305" from="index_cos_V" to="index_invert_control_real_V" fromId="17" toId="25">
</dataflow>
<dataflow id="306" from="StgValue_290" to="index_invert_control_real_V" fromId="290" toId="25">
</dataflow>
<dataflow id="307" from="index_cos_V" to="lut_index_real_V" fromId="17" toId="26">
</dataflow>
<dataflow id="308" from="StgValue_293" to="lut_index_real_V_1" fromId="293" toId="27">
</dataflow>
<dataflow id="309" from="lut_index_real_V" to="lut_index_real_V_1" fromId="26" toId="27">
</dataflow>
<dataflow id="310" from="index_invert_control_real_V" to="lut_index_real_V_2" fromId="25" toId="28">
</dataflow>
<dataflow id="311" from="lut_index_real_V_1" to="lut_index_real_V_2" fromId="27" toId="28">
</dataflow>
<dataflow id="312" from="lut_index_real_V" to="lut_index_real_V_2" fromId="26" toId="28">
</dataflow>
<dataflow id="313" from="lut_index_real_V_2" to="zext_ln573_1" fromId="28" toId="29">
</dataflow>
<dataflow id="314" from="p_twiddleTable_M_imag_0_0_0" to="p_twiddleTable_M_imag_0_0_0_addr_2" fromId="257" toId="30">
</dataflow>
<dataflow id="315" from="StgValue_280" to="p_twiddleTable_M_imag_0_0_0_addr_2" fromId="280" toId="30">
</dataflow>
<dataflow id="316" from="zext_ln573_1" to="p_twiddleTable_M_imag_0_0_0_addr_2" fromId="29" toId="30">
</dataflow>
<dataflow id="317" from="p_twiddleTable_M_imag_0_0_0_addr_2" to="lut_out_real_V" fromId="30" toId="31">
</dataflow>
<dataflow id="318" from="p_k_read" to="index_V" fromId="6" toId="32">
</dataflow>
<dataflow id="320" from="StgValue_319" to="index_V" fromId="319" toId="32">
</dataflow>
<dataflow id="321" from="index_V" to="index_cos_V_1" fromId="32" toId="33">
</dataflow>
<dataflow id="322" from="StgValue_285" to="index_cos_V_1" fromId="285" toId="33">
</dataflow>
<dataflow id="323" from="_ssdm_op_BitSelect.i1.i4.i32" to="index_invert_control_imag_1" fromId="287" toId="34">
</dataflow>
<dataflow id="324" from="p_k_read" to="index_invert_control_imag_1" fromId="6" toId="34">
</dataflow>
<dataflow id="326" from="StgValue_325" to="index_invert_control_imag_1" fromId="325" toId="34">
</dataflow>
<dataflow id="327" from="index_V" to="icmp_ln1049_4" fromId="32" toId="35">
</dataflow>
<dataflow id="329" from="StgValue_328" to="icmp_ln1049_4" fromId="328" toId="35">
</dataflow>
<dataflow id="330" from="index_V" to="icmp_ln1049_5" fromId="32" toId="36">
</dataflow>
<dataflow id="331" from="StgValue_285" to="icmp_ln1049_5" fromId="285" toId="36">
</dataflow>
<dataflow id="332" from="p_k_read" to="trunc_ln674" fromId="6" toId="37">
</dataflow>
<dataflow id="334" from="_ssdm_op_BitConcatenate.i2.i1.i1" to="lut_index_imag_V_3" fromId="333" toId="38">
</dataflow>
<dataflow id="335" from="trunc_ln674" to="lut_index_imag_V_3" fromId="37" toId="38">
</dataflow>
<dataflow id="337" from="StgValue_336" to="lut_index_imag_V_3" fromId="336" toId="38">
</dataflow>
<dataflow id="338" from="StgValue_293" to="lut_index_imag_V_4" fromId="293" toId="39">
</dataflow>
<dataflow id="339" from="lut_index_imag_V_3" to="lut_index_imag_V_4" fromId="38" toId="39">
</dataflow>
<dataflow id="340" from="index_invert_control_imag_1" to="lut_index_imag_V_5" fromId="34" toId="40">
</dataflow>
<dataflow id="341" from="lut_index_imag_V_4" to="lut_index_imag_V_5" fromId="39" toId="40">
</dataflow>
<dataflow id="342" from="lut_index_imag_V_3" to="lut_index_imag_V_5" fromId="38" toId="40">
</dataflow>
<dataflow id="343" from="lut_index_imag_V_5" to="zext_ln573_2" fromId="40" toId="41">
</dataflow>
<dataflow id="344" from="p_twiddleTable_M_imag_0_0_0" to="p_twiddleTable_M_imag_0_0_0_addr_3" fromId="257" toId="42">
</dataflow>
<dataflow id="345" from="StgValue_280" to="p_twiddleTable_M_imag_0_0_0_addr_3" fromId="280" toId="42">
</dataflow>
<dataflow id="346" from="zext_ln573_2" to="p_twiddleTable_M_imag_0_0_0_addr_3" fromId="41" toId="42">
</dataflow>
<dataflow id="347" from="p_twiddleTable_M_imag_0_0_0_addr_3" to="lut_out_imag_V_2" fromId="42" toId="43">
</dataflow>
<dataflow id="348" from="_ssdm_op_BitSelect.i1.i4.i32" to="index_invert_control_real_V_1" fromId="287" toId="44">
</dataflow>
<dataflow id="349" from="index_cos_V_1" to="index_invert_control_real_V_1" fromId="33" toId="44">
</dataflow>
<dataflow id="350" from="StgValue_290" to="index_invert_control_real_V_1" fromId="290" toId="44">
</dataflow>
<dataflow id="351" from="index_V" to="icmp_ln1049_7" fromId="32" toId="45">
</dataflow>
<dataflow id="353" from="StgValue_352" to="icmp_ln1049_7" fromId="352" toId="45">
</dataflow>
<dataflow id="354" from="index_cos_V_1" to="lut_index_real_V_3" fromId="33" toId="46">
</dataflow>
<dataflow id="355" from="StgValue_293" to="lut_index_real_V_4" fromId="293" toId="47">
</dataflow>
<dataflow id="356" from="lut_index_real_V_3" to="lut_index_real_V_4" fromId="46" toId="47">
</dataflow>
<dataflow id="357" from="index_invert_control_real_V_1" to="lut_index_real_V_5" fromId="44" toId="48">
</dataflow>
<dataflow id="358" from="lut_index_real_V_4" to="lut_index_real_V_5" fromId="47" toId="48">
</dataflow>
<dataflow id="359" from="lut_index_real_V_3" to="lut_index_real_V_5" fromId="46" toId="48">
</dataflow>
<dataflow id="360" from="lut_index_real_V_5" to="zext_ln573_3" fromId="48" toId="49">
</dataflow>
<dataflow id="361" from="p_twiddleTable_M_imag_0_0_0" to="p_twiddleTable_M_imag_0_0_0_addr_4" fromId="257" toId="50">
</dataflow>
<dataflow id="362" from="StgValue_280" to="p_twiddleTable_M_imag_0_0_0_addr_4" fromId="280" toId="50">
</dataflow>
<dataflow id="363" from="zext_ln573_3" to="p_twiddleTable_M_imag_0_0_0_addr_4" fromId="49" toId="50">
</dataflow>
<dataflow id="364" from="p_twiddleTable_M_imag_0_0_0_addr_4" to="lut_out_real_V_1" fromId="50" toId="51">
</dataflow>
<dataflow id="365" from="p_k_read" to="shl_ln315" fromId="6" toId="52">
</dataflow>
<dataflow id="367" from="StgValue_366" to="shl_ln315" fromId="366" toId="52">
</dataflow>
<dataflow id="368" from="shl_ln315" to="index_V_1" fromId="52" toId="53">
</dataflow>
<dataflow id="369" from="p_k_read" to="index_V_1" fromId="6" toId="53">
</dataflow>
<dataflow id="370" from="index_V_1" to="index_cos_V_2" fromId="53" toId="54">
</dataflow>
<dataflow id="371" from="StgValue_285" to="index_cos_V_2" fromId="285" toId="54">
</dataflow>
<dataflow id="372" from="_ssdm_op_BitSelect.i1.i4.i32" to="index_invert_control_imag" fromId="287" toId="55">
</dataflow>
<dataflow id="373" from="index_V_1" to="index_invert_control_imag" fromId="53" toId="55">
</dataflow>
<dataflow id="374" from="StgValue_290" to="index_invert_control_imag" fromId="290" toId="55">
</dataflow>
<dataflow id="375" from="index_V_1" to="lut_index_imag_V_6" fromId="53" toId="56">
</dataflow>
<dataflow id="376" from="StgValue_293" to="lut_index_imag_V_7" fromId="293" toId="57">
</dataflow>
<dataflow id="377" from="lut_index_imag_V_6" to="lut_index_imag_V_7" fromId="56" toId="57">
</dataflow>
<dataflow id="378" from="index_invert_control_imag" to="lut_index_imag_V_8" fromId="55" toId="58">
</dataflow>
<dataflow id="379" from="lut_index_imag_V_7" to="lut_index_imag_V_8" fromId="57" toId="58">
</dataflow>
<dataflow id="380" from="lut_index_imag_V_6" to="lut_index_imag_V_8" fromId="56" toId="58">
</dataflow>
<dataflow id="381" from="lut_index_imag_V_8" to="zext_ln573_4" fromId="58" toId="59">
</dataflow>
<dataflow id="382" from="p_twiddleTable_M_imag_0_0_0" to="p_twiddleTable_M_imag_0_0_0_addr_5" fromId="257" toId="60">
</dataflow>
<dataflow id="383" from="StgValue_280" to="p_twiddleTable_M_imag_0_0_0_addr_5" fromId="280" toId="60">
</dataflow>
<dataflow id="384" from="zext_ln573_4" to="p_twiddleTable_M_imag_0_0_0_addr_5" fromId="59" toId="60">
</dataflow>
<dataflow id="385" from="p_twiddleTable_M_imag_0_0_0_addr_5" to="lut_out_imag_V_3" fromId="60" toId="61">
</dataflow>
<dataflow id="386" from="_ssdm_op_BitSelect.i1.i4.i32" to="index_invert_control_real_V_2" fromId="287" toId="62">
</dataflow>
<dataflow id="387" from="index_cos_V_2" to="index_invert_control_real_V_2" fromId="54" toId="62">
</dataflow>
<dataflow id="388" from="StgValue_290" to="index_invert_control_real_V_2" fromId="290" toId="62">
</dataflow>
<dataflow id="389" from="shl_ln315" to="icmp_ln1049_11" fromId="52" toId="63">
</dataflow>
<dataflow id="390" from="p_k_read" to="icmp_ln1049_11" fromId="6" toId="63">
</dataflow>
<dataflow id="391" from="index_cos_V_2" to="lut_index_real_V_6" fromId="54" toId="64">
</dataflow>
<dataflow id="392" from="StgValue_293" to="lut_index_real_V_7" fromId="293" toId="65">
</dataflow>
<dataflow id="393" from="lut_index_real_V_6" to="lut_index_real_V_7" fromId="64" toId="65">
</dataflow>
<dataflow id="394" from="index_invert_control_real_V_2" to="lut_index_real_V_8" fromId="62" toId="66">
</dataflow>
<dataflow id="395" from="lut_index_real_V_7" to="lut_index_real_V_8" fromId="65" toId="66">
</dataflow>
<dataflow id="396" from="lut_index_real_V_6" to="lut_index_real_V_8" fromId="64" toId="66">
</dataflow>
<dataflow id="397" from="lut_index_real_V_8" to="zext_ln573_5" fromId="66" toId="67">
</dataflow>
<dataflow id="398" from="p_twiddleTable_M_imag_0_0_0" to="p_twiddleTable_M_imag_0_0_0_addr_6" fromId="257" toId="68">
</dataflow>
<dataflow id="399" from="StgValue_280" to="p_twiddleTable_M_imag_0_0_0_addr_6" fromId="280" toId="68">
</dataflow>
<dataflow id="400" from="zext_ln573_5" to="p_twiddleTable_M_imag_0_0_0_addr_6" fromId="67" toId="68">
</dataflow>
<dataflow id="401" from="p_twiddleTable_M_imag_0_0_0_addr_6" to="lut_out_real_V_2" fromId="68" toId="69">
</dataflow>
<dataflow id="402" from="p_twiddleTable_M_imag_0_0_0_addr" to="lut_out_imag_V_4" fromId="15" toId="70">
</dataflow>
<dataflow id="403" from="_ssdm_op_BitSelect.i1.i4.i32" to="output_negate_control_imag" fromId="287" toId="71">
</dataflow>
<dataflow id="404" from="p_k_read" to="output_negate_control_imag" fromId="6" toId="71">
</dataflow>
<dataflow id="406" from="StgValue_405" to="output_negate_control_imag" fromId="405" toId="71">
</dataflow>
<dataflow id="407" from="p_k_read" to="icmp_ln1049" fromId="6" toId="72">
</dataflow>
<dataflow id="408" from="StgValue_328" to="icmp_ln1049" fromId="328" toId="72">
</dataflow>
<dataflow id="409" from="p_k_read" to="icmp_ln1049_1" fromId="6" toId="73">
</dataflow>
<dataflow id="410" from="StgValue_285" to="icmp_ln1049_1" fromId="285" toId="73">
</dataflow>
<dataflow id="411" from="icmp_ln1049" to="output_saturation_control_imag" fromId="72" toId="74">
</dataflow>
<dataflow id="412" from="icmp_ln1049_1" to="output_saturation_control_imag" fromId="73" toId="74">
</dataflow>
<dataflow id="413" from="p_twiddleTable_M_imag_0_0_0_addr_1" to="lut_out_imag_V" fromId="23" toId="75">
</dataflow>
<dataflow id="414" from="output_saturation_control_imag" to="temp_out_sin_V" fromId="74" toId="76">
</dataflow>
<dataflow id="416" from="StgValue_415" to="temp_out_sin_V" fromId="415" toId="76">
</dataflow>
<dataflow id="417" from="lut_out_imag_V" to="temp_out_sin_V" fromId="75" toId="76">
</dataflow>
<dataflow id="418" from="temp_out_sin_V" to="sext_ln712_2" fromId="76" toId="77">
</dataflow>
<dataflow id="420" from="StgValue_419" to="r" fromId="419" toId="78">
</dataflow>
<dataflow id="421" from="sext_ln712_2" to="r" fromId="77" toId="78">
</dataflow>
<dataflow id="423" from="_ssdm_op_BitSelect.i1.i19.i32" to="p_Result_s" fromId="422" toId="79">
</dataflow>
<dataflow id="424" from="r" to="p_Result_s" fromId="78" toId="79">
</dataflow>
<dataflow id="426" from="StgValue_425" to="p_Result_s" fromId="425" toId="79">
</dataflow>
<dataflow id="427" from="r" to="p_Val2_1" fromId="78" toId="80">
</dataflow>
<dataflow id="428" from="_ssdm_op_BitSelect.i1.i19.i32" to="p_Result_31" fromId="422" toId="81">
</dataflow>
<dataflow id="429" from="r" to="p_Result_31" fromId="78" toId="81">
</dataflow>
<dataflow id="431" from="StgValue_430" to="p_Result_31" fromId="430" toId="81">
</dataflow>
<dataflow id="432" from="p_Result_s" to="xor_ln794" fromId="79" toId="82">
</dataflow>
<dataflow id="434" from="StgValue_433" to="xor_ln794" fromId="433" toId="82">
</dataflow>
<dataflow id="435" from="p_Result_31" to="overflow" fromId="81" toId="83">
</dataflow>
<dataflow id="436" from="xor_ln794" to="overflow" fromId="82" toId="83">
</dataflow>
<dataflow id="437" from="p_Result_s" to="xor_ln340" fromId="79" toId="84">
</dataflow>
<dataflow id="438" from="p_Result_31" to="xor_ln340" fromId="81" toId="84">
</dataflow>
<dataflow id="439" from="overflow" to="select_ln384" fromId="83" toId="85">
</dataflow>
<dataflow id="441" from="StgValue_440" to="select_ln384" fromId="440" toId="85">
</dataflow>
<dataflow id="443" from="StgValue_442" to="select_ln384" fromId="442" toId="85">
</dataflow>
<dataflow id="444" from="xor_ln340" to="select_ln340" fromId="84" toId="86">
</dataflow>
<dataflow id="445" from="select_ln384" to="select_ln340" fromId="85" toId="86">
</dataflow>
<dataflow id="446" from="p_Val2_1" to="select_ln340" fromId="80" toId="86">
</dataflow>
<dataflow id="447" from="output_negate_control_imag" to="imagSinVal" fromId="71" toId="87">
</dataflow>
<dataflow id="448" from="select_ln340" to="imagSinVal" fromId="86" toId="87">
</dataflow>
<dataflow id="449" from="temp_out_sin_V" to="imagSinVal" fromId="76" toId="87">
</dataflow>
<dataflow id="450" from="_ssdm_op_BitSelect.i1.i4.i32" to="output_negate_control_real_V" fromId="287" toId="88">
</dataflow>
<dataflow id="451" from="index_cos_V" to="output_negate_control_real_V" fromId="17" toId="88">
</dataflow>
<dataflow id="452" from="StgValue_405" to="output_negate_control_real_V" fromId="405" toId="88">
</dataflow>
<dataflow id="453" from="index_cos_V" to="icmp_ln1049_2" fromId="17" toId="89">
</dataflow>
<dataflow id="454" from="StgValue_328" to="icmp_ln1049_2" fromId="328" toId="89">
</dataflow>
<dataflow id="455" from="p_k_read" to="icmp_ln1049_3" fromId="6" toId="90">
</dataflow>
<dataflow id="456" from="StgValue_352" to="icmp_ln1049_3" fromId="352" toId="90">
</dataflow>
<dataflow id="457" from="icmp_ln1049_2" to="output_saturation_control_real_V" fromId="89" toId="91">
</dataflow>
<dataflow id="458" from="icmp_ln1049_3" to="output_saturation_control_real_V" fromId="90" toId="91">
</dataflow>
<dataflow id="459" from="p_twiddleTable_M_imag_0_0_0_addr_2" to="lut_out_real_V" fromId="30" toId="92">
</dataflow>
<dataflow id="460" from="output_saturation_control_real_V" to="temp_out_cos_V" fromId="91" toId="93">
</dataflow>
<dataflow id="461" from="StgValue_415" to="temp_out_cos_V" fromId="415" toId="93">
</dataflow>
<dataflow id="462" from="lut_out_real_V" to="temp_out_cos_V" fromId="92" toId="93">
</dataflow>
<dataflow id="463" from="temp_out_cos_V" to="sext_ln712_3" fromId="93" toId="94">
</dataflow>
<dataflow id="464" from="StgValue_419" to="r_V_8" fromId="419" toId="95">
</dataflow>
<dataflow id="465" from="sext_ln712_3" to="r_V_8" fromId="94" toId="95">
</dataflow>
<dataflow id="466" from="_ssdm_op_BitSelect.i1.i19.i32" to="p_Result_32" fromId="422" toId="96">
</dataflow>
<dataflow id="467" from="r_V_8" to="p_Result_32" fromId="95" toId="96">
</dataflow>
<dataflow id="468" from="StgValue_425" to="p_Result_32" fromId="425" toId="96">
</dataflow>
<dataflow id="469" from="r_V_8" to="p_Val2_4" fromId="95" toId="97">
</dataflow>
<dataflow id="470" from="_ssdm_op_BitSelect.i1.i19.i32" to="p_Result_33" fromId="422" toId="98">
</dataflow>
<dataflow id="471" from="r_V_8" to="p_Result_33" fromId="95" toId="98">
</dataflow>
<dataflow id="472" from="StgValue_430" to="p_Result_33" fromId="430" toId="98">
</dataflow>
<dataflow id="473" from="p_Result_32" to="xor_ln794_1" fromId="96" toId="99">
</dataflow>
<dataflow id="474" from="StgValue_433" to="xor_ln794_1" fromId="433" toId="99">
</dataflow>
<dataflow id="475" from="p_Result_33" to="overflow_1" fromId="98" toId="100">
</dataflow>
<dataflow id="476" from="xor_ln794_1" to="overflow_1" fromId="99" toId="100">
</dataflow>
<dataflow id="477" from="p_Result_32" to="xor_ln340_1" fromId="96" toId="101">
</dataflow>
<dataflow id="478" from="p_Result_33" to="xor_ln340_1" fromId="98" toId="101">
</dataflow>
<dataflow id="479" from="overflow_1" to="select_ln384_1" fromId="100" toId="102">
</dataflow>
<dataflow id="480" from="StgValue_440" to="select_ln384_1" fromId="440" toId="102">
</dataflow>
<dataflow id="481" from="StgValue_442" to="select_ln384_1" fromId="442" toId="102">
</dataflow>
<dataflow id="482" from="xor_ln340_1" to="select_ln340_1" fromId="101" toId="103">
</dataflow>
<dataflow id="483" from="select_ln384_1" to="select_ln340_1" fromId="102" toId="103">
</dataflow>
<dataflow id="484" from="p_Val2_4" to="select_ln340_1" fromId="97" toId="103">
</dataflow>
<dataflow id="485" from="output_negate_control_real_V" to="realCosVal" fromId="88" toId="104">
</dataflow>
<dataflow id="486" from="select_ln340_1" to="realCosVal" fromId="103" toId="104">
</dataflow>
<dataflow id="487" from="temp_out_cos_V" to="realCosVal" fromId="93" toId="104">
</dataflow>
<dataflow id="488" from="icmp_ln1049_4" to="output_saturation_control_imag_1" fromId="35" toId="105">
</dataflow>
<dataflow id="489" from="icmp_ln1049_5" to="output_saturation_control_imag_1" fromId="36" toId="105">
</dataflow>
<dataflow id="490" from="p_twiddleTable_M_imag_0_0_0_addr_3" to="lut_out_imag_V_2" fromId="42" toId="106">
</dataflow>
<dataflow id="491" from="output_saturation_control_imag_1" to="temp_out_sin_V_2" fromId="105" toId="107">
</dataflow>
<dataflow id="492" from="StgValue_415" to="temp_out_sin_V_2" fromId="415" toId="107">
</dataflow>
<dataflow id="493" from="lut_out_imag_V_2" to="temp_out_sin_V_2" fromId="106" toId="107">
</dataflow>
<dataflow id="494" from="temp_out_sin_V_2" to="sext_ln712_4" fromId="107" toId="108">
</dataflow>
<dataflow id="495" from="StgValue_419" to="r_7" fromId="419" toId="109">
</dataflow>
<dataflow id="496" from="sext_ln712_4" to="r_7" fromId="108" toId="109">
</dataflow>
<dataflow id="497" from="_ssdm_op_BitSelect.i1.i19.i32" to="p_Result_34" fromId="422" toId="110">
</dataflow>
<dataflow id="498" from="r_7" to="p_Result_34" fromId="109" toId="110">
</dataflow>
<dataflow id="499" from="StgValue_425" to="p_Result_34" fromId="425" toId="110">
</dataflow>
<dataflow id="500" from="r_7" to="p_Val2_7" fromId="109" toId="111">
</dataflow>
<dataflow id="501" from="_ssdm_op_BitSelect.i1.i19.i32" to="p_Result_35" fromId="422" toId="112">
</dataflow>
<dataflow id="502" from="r_7" to="p_Result_35" fromId="109" toId="112">
</dataflow>
<dataflow id="503" from="StgValue_430" to="p_Result_35" fromId="430" toId="112">
</dataflow>
<dataflow id="504" from="p_Result_34" to="xor_ln794_2" fromId="110" toId="113">
</dataflow>
<dataflow id="505" from="StgValue_433" to="xor_ln794_2" fromId="433" toId="113">
</dataflow>
<dataflow id="506" from="p_Result_35" to="overflow_2" fromId="112" toId="114">
</dataflow>
<dataflow id="507" from="xor_ln794_2" to="overflow_2" fromId="113" toId="114">
</dataflow>
<dataflow id="508" from="p_Result_34" to="xor_ln340_2" fromId="110" toId="115">
</dataflow>
<dataflow id="509" from="p_Result_35" to="xor_ln340_2" fromId="112" toId="115">
</dataflow>
<dataflow id="510" from="overflow_2" to="select_ln384_2" fromId="114" toId="116">
</dataflow>
<dataflow id="511" from="StgValue_440" to="select_ln384_2" fromId="440" toId="116">
</dataflow>
<dataflow id="512" from="StgValue_442" to="select_ln384_2" fromId="442" toId="116">
</dataflow>
<dataflow id="513" from="xor_ln340_2" to="select_ln340_2" fromId="115" toId="117">
</dataflow>
<dataflow id="514" from="select_ln384_2" to="select_ln340_2" fromId="116" toId="117">
</dataflow>
<dataflow id="515" from="p_Val2_7" to="select_ln340_2" fromId="111" toId="117">
</dataflow>
<dataflow id="516" from="index_invert_control_imag_2" to="imagSinVal_1" fromId="18" toId="118">
</dataflow>
<dataflow id="517" from="select_ln340_2" to="imagSinVal_1" fromId="117" toId="118">
</dataflow>
<dataflow id="518" from="temp_out_sin_V_2" to="imagSinVal_1" fromId="107" toId="118">
</dataflow>
<dataflow id="519" from="_ssdm_op_BitSelect.i1.i4.i32" to="output_negate_control_real_V_1" fromId="287" toId="119">
</dataflow>
<dataflow id="520" from="index_cos_V_1" to="output_negate_control_real_V_1" fromId="33" toId="119">
</dataflow>
<dataflow id="521" from="StgValue_405" to="output_negate_control_real_V_1" fromId="405" toId="119">
</dataflow>
<dataflow id="522" from="index_cos_V_1" to="icmp_ln1049_6" fromId="33" toId="120">
</dataflow>
<dataflow id="523" from="StgValue_328" to="icmp_ln1049_6" fromId="328" toId="120">
</dataflow>
<dataflow id="524" from="icmp_ln1049_6" to="output_saturation_control_real_V_1" fromId="120" toId="121">
</dataflow>
<dataflow id="525" from="icmp_ln1049_7" to="output_saturation_control_real_V_1" fromId="45" toId="121">
</dataflow>
<dataflow id="526" from="p_twiddleTable_M_imag_0_0_0_addr_4" to="lut_out_real_V_1" fromId="50" toId="122">
</dataflow>
<dataflow id="527" from="output_saturation_control_real_V_1" to="temp_out_cos_V_1" fromId="121" toId="123">
</dataflow>
<dataflow id="528" from="StgValue_415" to="temp_out_cos_V_1" fromId="415" toId="123">
</dataflow>
<dataflow id="529" from="lut_out_real_V_1" to="temp_out_cos_V_1" fromId="122" toId="123">
</dataflow>
<dataflow id="530" from="temp_out_cos_V_1" to="sext_ln712_5" fromId="123" toId="124">
</dataflow>
<dataflow id="531" from="StgValue_419" to="r_V_9" fromId="419" toId="125">
</dataflow>
<dataflow id="532" from="sext_ln712_5" to="r_V_9" fromId="124" toId="125">
</dataflow>
<dataflow id="533" from="_ssdm_op_BitSelect.i1.i19.i32" to="p_Result_36" fromId="422" toId="126">
</dataflow>
<dataflow id="534" from="r_V_9" to="p_Result_36" fromId="125" toId="126">
</dataflow>
<dataflow id="535" from="StgValue_425" to="p_Result_36" fromId="425" toId="126">
</dataflow>
<dataflow id="536" from="r_V_9" to="p_Val2_10" fromId="125" toId="127">
</dataflow>
<dataflow id="537" from="_ssdm_op_BitSelect.i1.i19.i32" to="p_Result_37" fromId="422" toId="128">
</dataflow>
<dataflow id="538" from="r_V_9" to="p_Result_37" fromId="125" toId="128">
</dataflow>
<dataflow id="539" from="StgValue_430" to="p_Result_37" fromId="430" toId="128">
</dataflow>
<dataflow id="540" from="p_Result_36" to="xor_ln794_3" fromId="126" toId="129">
</dataflow>
<dataflow id="541" from="StgValue_433" to="xor_ln794_3" fromId="433" toId="129">
</dataflow>
<dataflow id="542" from="p_Result_37" to="overflow_3" fromId="128" toId="130">
</dataflow>
<dataflow id="543" from="xor_ln794_3" to="overflow_3" fromId="129" toId="130">
</dataflow>
<dataflow id="544" from="p_Result_36" to="xor_ln340_3" fromId="126" toId="131">
</dataflow>
<dataflow id="545" from="p_Result_37" to="xor_ln340_3" fromId="128" toId="131">
</dataflow>
<dataflow id="546" from="overflow_3" to="select_ln384_3" fromId="130" toId="132">
</dataflow>
<dataflow id="547" from="StgValue_440" to="select_ln384_3" fromId="440" toId="132">
</dataflow>
<dataflow id="548" from="StgValue_442" to="select_ln384_3" fromId="442" toId="132">
</dataflow>
<dataflow id="549" from="xor_ln340_3" to="select_ln340_3" fromId="131" toId="133">
</dataflow>
<dataflow id="550" from="select_ln384_3" to="select_ln340_3" fromId="132" toId="133">
</dataflow>
<dataflow id="551" from="p_Val2_10" to="select_ln340_3" fromId="127" toId="133">
</dataflow>
<dataflow id="552" from="output_negate_control_real_V_1" to="realCosVal_1" fromId="119" toId="134">
</dataflow>
<dataflow id="553" from="select_ln340_3" to="realCosVal_1" fromId="133" toId="134">
</dataflow>
<dataflow id="554" from="temp_out_cos_V_1" to="realCosVal_1" fromId="123" toId="134">
</dataflow>
<dataflow id="555" from="_ssdm_op_BitSelect.i1.i4.i32" to="output_negate_control_imag_2" fromId="287" toId="135">
</dataflow>
<dataflow id="556" from="index_V_1" to="output_negate_control_imag_2" fromId="53" toId="135">
</dataflow>
<dataflow id="557" from="StgValue_405" to="output_negate_control_imag_2" fromId="405" toId="135">
</dataflow>
<dataflow id="558" from="index_V_1" to="icmp_ln1049_8" fromId="53" toId="136">
</dataflow>
<dataflow id="559" from="StgValue_328" to="icmp_ln1049_8" fromId="328" toId="136">
</dataflow>
<dataflow id="560" from="index_V_1" to="icmp_ln1049_9" fromId="53" toId="137">
</dataflow>
<dataflow id="561" from="StgValue_285" to="icmp_ln1049_9" fromId="285" toId="137">
</dataflow>
<dataflow id="562" from="icmp_ln1049_8" to="output_saturation_control_imag_2" fromId="136" toId="138">
</dataflow>
<dataflow id="563" from="icmp_ln1049_9" to="output_saturation_control_imag_2" fromId="137" toId="138">
</dataflow>
<dataflow id="564" from="p_twiddleTable_M_imag_0_0_0_addr_5" to="lut_out_imag_V_3" fromId="60" toId="139">
</dataflow>
<dataflow id="565" from="output_saturation_control_imag_2" to="temp_out_sin_V_3" fromId="138" toId="140">
</dataflow>
<dataflow id="566" from="StgValue_415" to="temp_out_sin_V_3" fromId="415" toId="140">
</dataflow>
<dataflow id="567" from="lut_out_imag_V_3" to="temp_out_sin_V_3" fromId="139" toId="140">
</dataflow>
<dataflow id="568" from="temp_out_sin_V_3" to="sext_ln712_6" fromId="140" toId="141">
</dataflow>
<dataflow id="569" from="StgValue_419" to="r_8" fromId="419" toId="142">
</dataflow>
<dataflow id="570" from="sext_ln712_6" to="r_8" fromId="141" toId="142">
</dataflow>
<dataflow id="571" from="_ssdm_op_BitSelect.i1.i19.i32" to="p_Result_38" fromId="422" toId="143">
</dataflow>
<dataflow id="572" from="r_8" to="p_Result_38" fromId="142" toId="143">
</dataflow>
<dataflow id="573" from="StgValue_425" to="p_Result_38" fromId="425" toId="143">
</dataflow>
<dataflow id="574" from="r_8" to="p_Val2_13" fromId="142" toId="144">
</dataflow>
<dataflow id="575" from="_ssdm_op_BitSelect.i1.i19.i32" to="p_Result_39" fromId="422" toId="145">
</dataflow>
<dataflow id="576" from="r_8" to="p_Result_39" fromId="142" toId="145">
</dataflow>
<dataflow id="577" from="StgValue_430" to="p_Result_39" fromId="430" toId="145">
</dataflow>
<dataflow id="578" from="p_Result_38" to="xor_ln794_4" fromId="143" toId="146">
</dataflow>
<dataflow id="579" from="StgValue_433" to="xor_ln794_4" fromId="433" toId="146">
</dataflow>
<dataflow id="580" from="p_Result_39" to="overflow_4" fromId="145" toId="147">
</dataflow>
<dataflow id="581" from="xor_ln794_4" to="overflow_4" fromId="146" toId="147">
</dataflow>
<dataflow id="582" from="p_Result_38" to="xor_ln340_4" fromId="143" toId="148">
</dataflow>
<dataflow id="583" from="p_Result_39" to="xor_ln340_4" fromId="145" toId="148">
</dataflow>
<dataflow id="584" from="overflow_4" to="select_ln384_4" fromId="147" toId="149">
</dataflow>
<dataflow id="585" from="StgValue_440" to="select_ln384_4" fromId="440" toId="149">
</dataflow>
<dataflow id="586" from="StgValue_442" to="select_ln384_4" fromId="442" toId="149">
</dataflow>
<dataflow id="587" from="xor_ln340_4" to="select_ln340_4" fromId="148" toId="150">
</dataflow>
<dataflow id="588" from="select_ln384_4" to="select_ln340_4" fromId="149" toId="150">
</dataflow>
<dataflow id="589" from="p_Val2_13" to="select_ln340_4" fromId="144" toId="150">
</dataflow>
<dataflow id="590" from="output_negate_control_imag_2" to="imagSinVal_2" fromId="135" toId="151">
</dataflow>
<dataflow id="591" from="select_ln340_4" to="imagSinVal_2" fromId="150" toId="151">
</dataflow>
<dataflow id="592" from="temp_out_sin_V_3" to="imagSinVal_2" fromId="140" toId="151">
</dataflow>
<dataflow id="593" from="_ssdm_op_BitSelect.i1.i4.i32" to="output_negate_control_real_V_2" fromId="287" toId="152">
</dataflow>
<dataflow id="594" from="index_cos_V_2" to="output_negate_control_real_V_2" fromId="54" toId="152">
</dataflow>
<dataflow id="595" from="StgValue_405" to="output_negate_control_real_V_2" fromId="405" toId="152">
</dataflow>
<dataflow id="596" from="index_cos_V_2" to="icmp_ln1049_10" fromId="54" toId="153">
</dataflow>
<dataflow id="597" from="StgValue_328" to="icmp_ln1049_10" fromId="328" toId="153">
</dataflow>
<dataflow id="598" from="icmp_ln1049_10" to="output_saturation_control_real_V_2" fromId="153" toId="154">
</dataflow>
<dataflow id="599" from="icmp_ln1049_11" to="output_saturation_control_real_V_2" fromId="63" toId="154">
</dataflow>
<dataflow id="600" from="p_twiddleTable_M_imag_0_0_0_addr_6" to="lut_out_real_V_2" fromId="68" toId="155">
</dataflow>
<dataflow id="601" from="output_saturation_control_real_V_2" to="temp_out_cos_V_2" fromId="154" toId="156">
</dataflow>
<dataflow id="602" from="StgValue_415" to="temp_out_cos_V_2" fromId="415" toId="156">
</dataflow>
<dataflow id="603" from="lut_out_real_V_2" to="temp_out_cos_V_2" fromId="155" toId="156">
</dataflow>
<dataflow id="604" from="temp_out_cos_V_2" to="sext_ln712_7" fromId="156" toId="157">
</dataflow>
<dataflow id="605" from="StgValue_419" to="r_V_10" fromId="419" toId="158">
</dataflow>
<dataflow id="606" from="sext_ln712_7" to="r_V_10" fromId="157" toId="158">
</dataflow>
<dataflow id="607" from="_ssdm_op_BitSelect.i1.i19.i32" to="p_Result_40" fromId="422" toId="159">
</dataflow>
<dataflow id="608" from="r_V_10" to="p_Result_40" fromId="158" toId="159">
</dataflow>
<dataflow id="609" from="StgValue_425" to="p_Result_40" fromId="425" toId="159">
</dataflow>
<dataflow id="610" from="r_V_10" to="p_Val2_16" fromId="158" toId="160">
</dataflow>
<dataflow id="611" from="_ssdm_op_BitSelect.i1.i19.i32" to="p_Result_41" fromId="422" toId="161">
</dataflow>
<dataflow id="612" from="r_V_10" to="p_Result_41" fromId="158" toId="161">
</dataflow>
<dataflow id="613" from="StgValue_430" to="p_Result_41" fromId="430" toId="161">
</dataflow>
<dataflow id="614" from="p_Result_40" to="xor_ln794_5" fromId="159" toId="162">
</dataflow>
<dataflow id="615" from="StgValue_433" to="xor_ln794_5" fromId="433" toId="162">
</dataflow>
<dataflow id="616" from="p_Result_41" to="overflow_5" fromId="161" toId="163">
</dataflow>
<dataflow id="617" from="xor_ln794_5" to="overflow_5" fromId="162" toId="163">
</dataflow>
<dataflow id="618" from="p_Result_40" to="xor_ln340_5" fromId="159" toId="164">
</dataflow>
<dataflow id="619" from="p_Result_41" to="xor_ln340_5" fromId="161" toId="164">
</dataflow>
<dataflow id="620" from="overflow_5" to="select_ln384_5" fromId="163" toId="165">
</dataflow>
<dataflow id="621" from="StgValue_440" to="select_ln384_5" fromId="440" toId="165">
</dataflow>
<dataflow id="622" from="StgValue_442" to="select_ln384_5" fromId="442" toId="165">
</dataflow>
<dataflow id="623" from="xor_ln340_5" to="select_ln340_5" fromId="164" toId="166">
</dataflow>
<dataflow id="624" from="select_ln384_5" to="select_ln340_5" fromId="165" toId="166">
</dataflow>
<dataflow id="625" from="p_Val2_16" to="select_ln340_5" fromId="160" toId="166">
</dataflow>
<dataflow id="626" from="output_negate_control_real_V_2" to="realCosVal_2" fromId="152" toId="167">
</dataflow>
<dataflow id="627" from="select_ln340_5" to="realCosVal_2" fromId="166" toId="167">
</dataflow>
<dataflow id="628" from="temp_out_cos_V_2" to="realCosVal_2" fromId="156" toId="167">
</dataflow>
<dataflow id="629" from="p_read_6" to="sext_ln1171" fromId="10" toId="168">
</dataflow>
<dataflow id="630" from="lut_out_imag_V_4" to="sext_ln1171_1" fromId="70" toId="169">
</dataflow>
<dataflow id="631" from="sext_ln1171" to="mul_ln1246" fromId="168" toId="170">
</dataflow>
<dataflow id="632" from="sext_ln1171_1" to="mul_ln1246" fromId="169" toId="170">
</dataflow>
<dataflow id="633" from="p_read39" to="sext_ln1171_2" fromId="14" toId="171">
</dataflow>
<dataflow id="634" from="sext_ln1171_2" to="mul_ln712" fromId="171" toId="172">
</dataflow>
<dataflow id="635" from="sext_ln1171_1" to="mul_ln712" fromId="169" toId="172">
</dataflow>
<dataflow id="636" from="p_read_9" to="sext_ln1171_3" fromId="13" toId="173">
</dataflow>
<dataflow id="637" from="realCosVal" to="sext_ln1171_4" fromId="104" toId="174">
</dataflow>
<dataflow id="638" from="p_read_5" to="sext_ln1171_5" fromId="9" toId="175">
</dataflow>
<dataflow id="639" from="imagSinVal" to="sext_ln1171_6" fromId="87" toId="176">
</dataflow>
<dataflow id="640" from="sext_ln1171_3" to="mul_ln712_1" fromId="173" toId="177">
</dataflow>
<dataflow id="641" from="sext_ln1171_4" to="mul_ln712_1" fromId="174" toId="177">
</dataflow>
<dataflow id="642" from="sext_ln1171_5" to="mul_ln1246_1" fromId="175" toId="178">
</dataflow>
<dataflow id="643" from="sext_ln1171_6" to="mul_ln1246_1" fromId="176" toId="178">
</dataflow>
<dataflow id="644" from="sext_ln1171_3" to="mul_ln712_2" fromId="173" toId="179">
</dataflow>
<dataflow id="645" from="sext_ln1171_6" to="mul_ln712_2" fromId="176" toId="179">
</dataflow>
<dataflow id="646" from="sext_ln1171_5" to="mul_ln1245" fromId="175" toId="180">
</dataflow>
<dataflow id="647" from="sext_ln1171_4" to="mul_ln1245" fromId="174" toId="180">
</dataflow>
<dataflow id="648" from="p_read_8" to="sext_ln1171_7" fromId="12" toId="181">
</dataflow>
<dataflow id="649" from="realCosVal_1" to="sext_ln1171_8" fromId="134" toId="182">
</dataflow>
<dataflow id="650" from="p_read_4" to="sext_ln1171_9" fromId="8" toId="183">
</dataflow>
<dataflow id="651" from="imagSinVal_1" to="sext_ln1171_10" fromId="118" toId="184">
</dataflow>
<dataflow id="652" from="sext_ln1171_7" to="mul_ln712_3" fromId="181" toId="185">
</dataflow>
<dataflow id="653" from="sext_ln1171_8" to="mul_ln712_3" fromId="182" toId="185">
</dataflow>
<dataflow id="654" from="sext_ln1171_9" to="mul_ln1246_2" fromId="183" toId="186">
</dataflow>
<dataflow id="655" from="sext_ln1171_10" to="mul_ln1246_2" fromId="184" toId="186">
</dataflow>
<dataflow id="656" from="sext_ln1171_7" to="mul_ln712_4" fromId="181" toId="187">
</dataflow>
<dataflow id="657" from="sext_ln1171_10" to="mul_ln712_4" fromId="184" toId="187">
</dataflow>
<dataflow id="658" from="sext_ln1171_9" to="mul_ln1245_1" fromId="183" toId="188">
</dataflow>
<dataflow id="659" from="sext_ln1171_8" to="mul_ln1245_1" fromId="182" toId="188">
</dataflow>
<dataflow id="660" from="p_read_7" to="sext_ln1171_11" fromId="11" toId="189">
</dataflow>
<dataflow id="661" from="realCosVal_2" to="sext_ln1171_12" fromId="167" toId="190">
</dataflow>
<dataflow id="662" from="p_read_3" to="sext_ln1171_13" fromId="7" toId="191">
</dataflow>
<dataflow id="663" from="imagSinVal_2" to="sext_ln1171_14" fromId="151" toId="192">
</dataflow>
<dataflow id="664" from="sext_ln1171_11" to="mul_ln712_5" fromId="189" toId="193">
</dataflow>
<dataflow id="665" from="sext_ln1171_12" to="mul_ln712_5" fromId="190" toId="193">
</dataflow>
<dataflow id="666" from="sext_ln1171_13" to="mul_ln1246_3" fromId="191" toId="194">
</dataflow>
<dataflow id="667" from="sext_ln1171_14" to="mul_ln1246_3" fromId="192" toId="194">
</dataflow>
<dataflow id="668" from="sext_ln1171_11" to="mul_ln712_6" fromId="189" toId="195">
</dataflow>
<dataflow id="669" from="sext_ln1171_14" to="mul_ln712_6" fromId="192" toId="195">
</dataflow>
<dataflow id="670" from="sext_ln1171_13" to="mul_ln1245_2" fromId="191" toId="196">
</dataflow>
<dataflow id="671" from="sext_ln1171_12" to="mul_ln1245_2" fromId="190" toId="196">
</dataflow>
<dataflow id="672" from="sext_ln1171" to="mul_ln1246" fromId="168" toId="197">
</dataflow>
<dataflow id="673" from="sext_ln1171_1" to="mul_ln1246" fromId="169" toId="197">
</dataflow>
<dataflow id="674" from="sext_ln1171_2" to="mul_ln712" fromId="171" toId="198">
</dataflow>
<dataflow id="675" from="sext_ln1171_1" to="mul_ln712" fromId="169" toId="198">
</dataflow>
<dataflow id="676" from="sext_ln1171_3" to="mul_ln712_1" fromId="173" toId="199">
</dataflow>
<dataflow id="677" from="sext_ln1171_4" to="mul_ln712_1" fromId="174" toId="199">
</dataflow>
<dataflow id="678" from="sext_ln1171_5" to="mul_ln1246_1" fromId="175" toId="200">
</dataflow>
<dataflow id="679" from="sext_ln1171_6" to="mul_ln1246_1" fromId="176" toId="200">
</dataflow>
<dataflow id="680" from="sext_ln1171_3" to="mul_ln712_2" fromId="173" toId="201">
</dataflow>
<dataflow id="681" from="sext_ln1171_6" to="mul_ln712_2" fromId="176" toId="201">
</dataflow>
<dataflow id="682" from="sext_ln1171_5" to="mul_ln1245" fromId="175" toId="202">
</dataflow>
<dataflow id="683" from="sext_ln1171_4" to="mul_ln1245" fromId="174" toId="202">
</dataflow>
<dataflow id="684" from="sext_ln1171_7" to="mul_ln712_3" fromId="181" toId="203">
</dataflow>
<dataflow id="685" from="sext_ln1171_8" to="mul_ln712_3" fromId="182" toId="203">
</dataflow>
<dataflow id="686" from="sext_ln1171_9" to="mul_ln1246_2" fromId="183" toId="204">
</dataflow>
<dataflow id="687" from="sext_ln1171_10" to="mul_ln1246_2" fromId="184" toId="204">
</dataflow>
<dataflow id="688" from="sext_ln1171_7" to="mul_ln712_4" fromId="181" toId="205">
</dataflow>
<dataflow id="689" from="sext_ln1171_10" to="mul_ln712_4" fromId="184" toId="205">
</dataflow>
<dataflow id="690" from="sext_ln1171_9" to="mul_ln1245_1" fromId="183" toId="206">
</dataflow>
<dataflow id="691" from="sext_ln1171_8" to="mul_ln1245_1" fromId="182" toId="206">
</dataflow>
<dataflow id="692" from="sext_ln1171_11" to="mul_ln712_5" fromId="189" toId="207">
</dataflow>
<dataflow id="693" from="sext_ln1171_12" to="mul_ln712_5" fromId="190" toId="207">
</dataflow>
<dataflow id="694" from="sext_ln1171_13" to="mul_ln1246_3" fromId="191" toId="208">
</dataflow>
<dataflow id="695" from="sext_ln1171_14" to="mul_ln1246_3" fromId="192" toId="208">
</dataflow>
<dataflow id="696" from="sext_ln1171_11" to="mul_ln712_6" fromId="189" toId="209">
</dataflow>
<dataflow id="697" from="sext_ln1171_14" to="mul_ln712_6" fromId="192" toId="209">
</dataflow>
<dataflow id="698" from="sext_ln1171_13" to="mul_ln1245_2" fromId="191" toId="210">
</dataflow>
<dataflow id="699" from="sext_ln1171_12" to="mul_ln1245_2" fromId="190" toId="210">
</dataflow>
<dataflow id="701" from="_ssdm_op_BitConcatenate.i45.i29.i16" to="r_V" fromId="700" toId="211">
</dataflow>
<dataflow id="702" from="p_read39" to="r_V" fromId="14" toId="211">
</dataflow>
<dataflow id="704" from="StgValue_703" to="r_V" fromId="703" toId="211">
</dataflow>
<dataflow id="705" from="r_V" to="sext_ln712" fromId="211" toId="212">
</dataflow>
<dataflow id="706" from="sext_ln712" to="ret_V" fromId="212" toId="213">
</dataflow>
<dataflow id="707" from="mul_ln1246" to="ret_V" fromId="197" toId="213">
</dataflow>
<dataflow id="709" from="_ssdm_op_PartSelect.i30.i46.i32.i32" to="p_val_V" fromId="708" toId="214">
</dataflow>
<dataflow id="710" from="ret_V" to="p_val_V" fromId="213" toId="214">
</dataflow>
<dataflow id="712" from="StgValue_711" to="p_val_V" fromId="711" toId="214">
</dataflow>
<dataflow id="714" from="StgValue_713" to="p_val_V" fromId="713" toId="214">
</dataflow>
<dataflow id="715" from="_ssdm_op_BitConcatenate.i45.i29.i16" to="r_V_1" fromId="700" toId="215">
</dataflow>
<dataflow id="716" from="p_read_6" to="r_V_1" fromId="10" toId="215">
</dataflow>
<dataflow id="717" from="StgValue_703" to="r_V_1" fromId="703" toId="215">
</dataflow>
<dataflow id="718" from="r_V_1" to="sext_ln712_1" fromId="215" toId="216">
</dataflow>
<dataflow id="719" from="mul_ln712" to="ret_V_48" fromId="198" toId="217">
</dataflow>
<dataflow id="720" from="sext_ln712_1" to="ret_V_48" fromId="216" toId="217">
</dataflow>
<dataflow id="721" from="_ssdm_op_PartSelect.i30.i46.i32.i32" to="p_val_V_1" fromId="708" toId="218">
</dataflow>
<dataflow id="722" from="ret_V_48" to="p_val_V_1" fromId="217" toId="218">
</dataflow>
<dataflow id="723" from="StgValue_711" to="p_val_V_1" fromId="711" toId="218">
</dataflow>
<dataflow id="724" from="StgValue_713" to="p_val_V_1" fromId="713" toId="218">
</dataflow>
<dataflow id="725" from="mul_ln712_1" to="ret_V_49" fromId="199" toId="219">
</dataflow>
<dataflow id="726" from="mul_ln1246_1" to="ret_V_49" fromId="200" toId="219">
</dataflow>
<dataflow id="727" from="_ssdm_op_PartSelect.i30.i46.i32.i32" to="p_val_V_2" fromId="708" toId="220">
</dataflow>
<dataflow id="728" from="ret_V_49" to="p_val_V_2" fromId="219" toId="220">
</dataflow>
<dataflow id="729" from="StgValue_711" to="p_val_V_2" fromId="711" toId="220">
</dataflow>
<dataflow id="730" from="StgValue_713" to="p_val_V_2" fromId="713" toId="220">
</dataflow>
<dataflow id="731" from="mul_ln1245" to="ret_V_50" fromId="202" toId="221">
</dataflow>
<dataflow id="732" from="mul_ln712_2" to="ret_V_50" fromId="201" toId="221">
</dataflow>
<dataflow id="733" from="_ssdm_op_PartSelect.i30.i46.i32.i32" to="p_val_V_3" fromId="708" toId="222">
</dataflow>
<dataflow id="734" from="ret_V_50" to="p_val_V_3" fromId="221" toId="222">
</dataflow>
<dataflow id="735" from="StgValue_711" to="p_val_V_3" fromId="711" toId="222">
</dataflow>
<dataflow id="736" from="StgValue_713" to="p_val_V_3" fromId="713" toId="222">
</dataflow>
<dataflow id="737" from="mul_ln712_3" to="ret_V_51" fromId="203" toId="223">
</dataflow>
<dataflow id="738" from="mul_ln1246_2" to="ret_V_51" fromId="204" toId="223">
</dataflow>
<dataflow id="739" from="_ssdm_op_PartSelect.i30.i46.i32.i32" to="p_val_V_4" fromId="708" toId="224">
</dataflow>
<dataflow id="740" from="ret_V_51" to="p_val_V_4" fromId="223" toId="224">
</dataflow>
<dataflow id="741" from="StgValue_711" to="p_val_V_4" fromId="711" toId="224">
</dataflow>
<dataflow id="742" from="StgValue_713" to="p_val_V_4" fromId="713" toId="224">
</dataflow>
<dataflow id="743" from="mul_ln1245_1" to="ret_V_52" fromId="206" toId="225">
</dataflow>
<dataflow id="744" from="mul_ln712_4" to="ret_V_52" fromId="205" toId="225">
</dataflow>
<dataflow id="745" from="_ssdm_op_PartSelect.i30.i46.i32.i32" to="p_val_V_5" fromId="708" toId="226">
</dataflow>
<dataflow id="746" from="ret_V_52" to="p_val_V_5" fromId="225" toId="226">
</dataflow>
<dataflow id="747" from="StgValue_711" to="p_val_V_5" fromId="711" toId="226">
</dataflow>
<dataflow id="748" from="StgValue_713" to="p_val_V_5" fromId="713" toId="226">
</dataflow>
<dataflow id="749" from="mul_ln712_5" to="ret_V_53" fromId="207" toId="227">
</dataflow>
<dataflow id="750" from="mul_ln1246_3" to="ret_V_53" fromId="208" toId="227">
</dataflow>
<dataflow id="751" from="_ssdm_op_PartSelect.i30.i46.i32.i32" to="p_val_V_6" fromId="708" toId="228">
</dataflow>
<dataflow id="752" from="ret_V_53" to="p_val_V_6" fromId="227" toId="228">
</dataflow>
<dataflow id="753" from="StgValue_711" to="p_val_V_6" fromId="711" toId="228">
</dataflow>
<dataflow id="754" from="StgValue_713" to="p_val_V_6" fromId="713" toId="228">
</dataflow>
<dataflow id="755" from="mul_ln1245_2" to="ret_V_54" fromId="210" toId="229">
</dataflow>
<dataflow id="756" from="mul_ln712_6" to="ret_V_54" fromId="209" toId="229">
</dataflow>
<dataflow id="757" from="_ssdm_op_PartSelect.i30.i46.i32.i32" to="p_val_V_7" fromId="708" toId="230">
</dataflow>
<dataflow id="758" from="ret_V_54" to="p_val_V_7" fromId="229" toId="230">
</dataflow>
<dataflow id="759" from="StgValue_711" to="p_val_V_7" fromId="711" toId="230">
</dataflow>
<dataflow id="760" from="StgValue_713" to="p_val_V_7" fromId="713" toId="230">
</dataflow>
<dataflow id="762" from="StgValue_761" to="mrv" fromId="761" toId="231">
</dataflow>
<dataflow id="763" from="p_val_V" to="mrv" fromId="214" toId="231">
</dataflow>
<dataflow id="764" from="mrv" to="mrv_1" fromId="231" toId="232">
</dataflow>
<dataflow id="765" from="p_val_V_2" to="mrv_1" fromId="220" toId="232">
</dataflow>
<dataflow id="766" from="mrv_1" to="mrv_2" fromId="232" toId="233">
</dataflow>
<dataflow id="767" from="p_val_V_4" to="mrv_2" fromId="224" toId="233">
</dataflow>
<dataflow id="768" from="mrv_2" to="mrv_3" fromId="233" toId="234">
</dataflow>
<dataflow id="769" from="p_val_V_6" to="mrv_3" fromId="228" toId="234">
</dataflow>
<dataflow id="770" from="mrv_3" to="mrv_4" fromId="234" toId="235">
</dataflow>
<dataflow id="771" from="p_val_V_1" to="mrv_4" fromId="218" toId="235">
</dataflow>
<dataflow id="772" from="mrv_4" to="mrv_5" fromId="235" toId="236">
</dataflow>
<dataflow id="773" from="p_val_V_3" to="mrv_5" fromId="222" toId="236">
</dataflow>
<dataflow id="774" from="mrv_5" to="mrv_6" fromId="236" toId="237">
</dataflow>
<dataflow id="775" from="p_val_V_5" to="mrv_6" fromId="226" toId="237">
</dataflow>
<dataflow id="776" from="mrv_6" to="mrv_7" fromId="237" toId="238">
</dataflow>
<dataflow id="777" from="p_val_V_7" to="mrv_7" fromId="230" toId="238">
</dataflow>
<dataflow id="778" from="mrv_7" to="ret_ln122" fromId="238" toId="239">
</dataflow>
<dataflow id="779" from="index_invert_control_imag_2" to="StgValue_2" fromId="18" toId="2">
</dataflow>
</dataflows>


</stg>
