//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-32267302
// Cuda compilation tools, release 12.0, V12.0.140
// Based on NVVM 7.0.1
//

.version 8.0
.target sm_52
.address_size 64

	// .globl	eigenVecBatchKernel

.visible .entry eigenVecBatchKernel(
	.param .u32 eigenVecBatchKernel_param_0,
	.param .u64 eigenVecBatchKernel_param_1,
	.param .u32 eigenVecBatchKernel_param_2,
	.param .u32 eigenVecBatchKernel_param_3,
	.param .u32 eigenVecBatchKernel_param_4,
	.param .u64 eigenVecBatchKernel_param_5,
	.param .u32 eigenVecBatchKernel_param_6,
	.param .u32 eigenVecBatchKernel_param_7,
	.param .u64 eigenVecBatchKernel_param_8,
	.param .u32 eigenVecBatchKernel_param_9,
	.param .u64 eigenVecBatchKernel_param_10,
	.param .f64 eigenVecBatchKernel_param_11
)
{
	.reg .pred 	%p<56>;
	.reg .b32 	%r<212>;
	.reg .f64 	%fd<131>;
	.reg .b64 	%rd<186>;


	ld.param.u32 	%r103, [eigenVecBatchKernel_param_0];
	ld.param.u64 	%rd35, [eigenVecBatchKernel_param_1];
	ld.param.u32 	%r97, [eigenVecBatchKernel_param_2];
	ld.param.u32 	%r98, [eigenVecBatchKernel_param_3];
	ld.param.u32 	%r99, [eigenVecBatchKernel_param_4];
	ld.param.u64 	%rd38, [eigenVecBatchKernel_param_5];
	ld.param.u32 	%r100, [eigenVecBatchKernel_param_6];
	ld.param.u32 	%r101, [eigenVecBatchKernel_param_7];
	ld.param.u64 	%rd36, [eigenVecBatchKernel_param_8];
	ld.param.u32 	%r102, [eigenVecBatchKernel_param_9];
	ld.param.u64 	%rd37, [eigenVecBatchKernel_param_10];
	ld.param.f64 	%fd19, [eigenVecBatchKernel_param_11];
	cvta.to.global.u64 	%rd1, %rd38;
	mov.u32 	%r104, %ntid.x;
	mov.u32 	%r105, %ctaid.x;
	mov.u32 	%r106, %tid.x;
	mad.lo.s32 	%r1, %r105, %r104, %r106;
	setp.ge.s32 	%p1, %r1, %r103;
	@%p1 bra 	$L__BB0_59;

	cvta.to.global.u64 	%rd39, %rd36;
	mul.lo.s32 	%r2, %r1, %r98;
	mul.lo.s32 	%r107, %r2, %r99;
	cvt.s64.s32 	%rd2, %r107;
	cvta.to.global.u64 	%rd3, %rd35;
	mul.wide.s32 	%rd40, %r107, 8;
	add.s64 	%rd4, %rd3, %rd40;
	mad.lo.s32 	%r108, %r1, %r102, %r101;
	mul.wide.s32 	%rd41, %r108, 8;
	add.s64 	%rd42, %rd39, %rd41;
	ld.global.f64 	%fd1, [%rd42];
	setp.lt.s32 	%p2, %r98, 1;
	@%p2 bra 	$L__BB0_8;

	add.s32 	%r110, %r98, -1;
	and.b32  	%r178, %r98, 3;
	setp.lt.u32 	%p3, %r110, 3;
	mov.u32 	%r176, 0;
	@%p3 bra 	$L__BB0_5;

	sub.s32 	%r175, %r98, %r178;
	mul.wide.s32 	%rd5, %r99, 8;
	add.s64 	%rd6, %rd5, 16;
	add.s64 	%rd7, %rd5, 24;

$L__BB0_4:
	mad.lo.s32 	%r112, %r176, %r99, %r176;
	mul.wide.s32 	%rd43, %r112, 8;
	add.s64 	%rd44, %rd4, %rd43;
	ld.global.f64 	%fd20, [%rd44];
	sub.f64 	%fd21, %fd20, %fd1;
	st.global.f64 	[%rd44], %fd21;
	add.s64 	%rd45, %rd44, %rd5;
	ld.global.f64 	%fd22, [%rd45+8];
	sub.f64 	%fd23, %fd22, %fd1;
	st.global.f64 	[%rd45+8], %fd23;
	add.s64 	%rd46, %rd45, %rd5;
	add.s64 	%rd47, %rd45, %rd6;
	ld.global.f64 	%fd24, [%rd47];
	sub.f64 	%fd25, %fd24, %fd1;
	st.global.f64 	[%rd47], %fd25;
	add.s64 	%rd48, %rd46, %rd7;
	ld.global.f64 	%fd26, [%rd48];
	sub.f64 	%fd27, %fd26, %fd1;
	st.global.f64 	[%rd48], %fd27;
	add.s32 	%r176, %r176, 4;
	add.s32 	%r175, %r175, -4;
	setp.ne.s32 	%p4, %r175, 0;
	@%p4 bra 	$L__BB0_4;

$L__BB0_5:
	setp.eq.s32 	%p5, %r178, 0;
	@%p5 bra 	$L__BB0_8;

$L__BB0_7:
	.pragma "nounroll";
	mad.lo.s32 	%r113, %r176, %r99, %r176;
	mul.wide.s32 	%rd49, %r113, 8;
	add.s64 	%rd50, %rd4, %rd49;
	ld.global.f64 	%fd28, [%rd50];
	sub.f64 	%fd29, %fd28, %fd1;
	st.global.f64 	[%rd50], %fd29;
	add.s32 	%r176, %r176, 1;
	add.s32 	%r178, %r178, -1;
	setp.ne.s32 	%p6, %r178, 0;
	@%p6 bra 	$L__BB0_7;

$L__BB0_8:
	cvta.to.global.u64 	%rd51, %rd37;
	mul.wide.s32 	%rd52, %r2, 4;
	add.s64 	%rd8, %rd51, %rd52;
	mov.u32 	%r181, 0;
	mul.lo.s32 	%r115, %r2, %r100;
	cvt.s64.s32 	%rd53, %r115;
	mul.lo.s32 	%r116, %r101, %r100;
	cvt.s64.s32 	%rd54, %r116;
	add.s64 	%rd9, %rd53, %rd54;
	@%p2 bra 	$L__BB0_40;

	add.s32 	%r14, %r97, -2;
	add.s32 	%r15, %r98, -1;
	and.b32  	%r16, %r98, 3;
	sub.s32 	%r17, %r98, %r16;
	mul.wide.s32 	%rd10, %r99, 8;
	mov.u32 	%r179, %r181;
	mov.u32 	%r180, %r181;

$L__BB0_10:
	cvt.s64.s32 	%rd11, %r180;
	mad.lo.s32 	%r120, %r179, %r99, %r180;
	cvt.s64.s32 	%rd13, %r120;
	mul.wide.s32 	%rd55, %r120, 8;
	add.s64 	%rd14, %rd4, %rd55;
	ld.global.f64 	%fd30, [%rd14];
	abs.f64 	%fd127, %fd30;
	add.s32 	%r21, %r180, 1;
	setp.ge.s32 	%p8, %r21, %r97;
	mov.u32 	%r188, %r180;
	@%p8 bra 	$L__BB0_18;

	add.s32 	%r182, %r180, 1;
	not.b32 	%r122, %r180;
	add.s32 	%r123, %r122, %r97;
	and.b32  	%r22, %r123, 3;
	setp.eq.s32 	%p9, %r22, 0;
	mov.u32 	%r188, %r180;
	@%p9 bra 	$L__BB0_15;

	add.s32 	%r167, %r180, 1;
	ld.global.f64 	%fd32, [%rd14+8];
	abs.f64 	%fd33, %fd32;
	setp.gt.f64 	%p10, %fd33, %fd127;
	selp.b32 	%r188, %r167, %r180, %p10;
	selp.f64 	%fd127, %fd33, %fd127, %p10;
	add.s32 	%r182, %r180, 2;
	setp.eq.s32 	%p11, %r22, 1;
	@%p11 bra 	$L__BB0_15;

	ld.global.f64 	%fd34, [%rd14+16];
	abs.f64 	%fd35, %fd34;
	setp.gt.f64 	%p12, %fd35, %fd127;
	selp.b32 	%r188, %r182, %r188, %p12;
	selp.f64 	%fd127, %fd35, %fd127, %p12;
	add.s32 	%r182, %r180, 3;
	setp.eq.s32 	%p13, %r22, 2;
	@%p13 bra 	$L__BB0_15;

	ld.global.f64 	%fd36, [%rd14+24];
	abs.f64 	%fd37, %fd36;
	setp.gt.f64 	%p14, %fd37, %fd127;
	selp.b32 	%r188, %r182, %r188, %p14;
	selp.f64 	%fd127, %fd37, %fd127, %p14;
	add.s32 	%r182, %r180, 4;

$L__BB0_15:
	sub.s32 	%r124, %r14, %r180;
	setp.lt.u32 	%p15, %r124, 3;
	@%p15 bra 	$L__BB0_18;

	mov.u32 	%r185, 0;
	mov.u32 	%r186, %r182;

$L__BB0_17:
	sub.s32 	%r171, %r182, %r180;
	shl.b32 	%r126, %r185, 2;
	add.s32 	%r127, %r171, %r126;
	mul.wide.s32 	%rd56, %r127, 8;
	add.s64 	%rd57, %rd14, %rd56;
	ld.global.f64 	%fd38, [%rd57];
	abs.f64 	%fd39, %fd38;
	setp.gt.f64 	%p16, %fd39, %fd127;
	selp.b32 	%r128, %r186, %r188, %p16;
	selp.f64 	%fd40, %fd39, %fd127, %p16;
	ld.global.f64 	%fd41, [%rd57+8];
	abs.f64 	%fd42, %fd41;
	setp.gt.f64 	%p17, %fd42, %fd40;
	add.s32 	%r129, %r186, 1;
	selp.b32 	%r130, %r129, %r128, %p17;
	selp.f64 	%fd43, %fd42, %fd40, %p17;
	ld.global.f64 	%fd44, [%rd57+16];
	abs.f64 	%fd45, %fd44;
	setp.gt.f64 	%p18, %fd45, %fd43;
	add.s32 	%r131, %r186, 2;
	selp.b32 	%r132, %r131, %r130, %p18;
	selp.f64 	%fd46, %fd45, %fd43, %p18;
	ld.global.f64 	%fd47, [%rd57+24];
	abs.f64 	%fd48, %fd47;
	setp.gt.f64 	%p19, %fd48, %fd46;
	add.s32 	%r133, %r186, 3;
	selp.b32 	%r188, %r133, %r132, %p19;
	selp.f64 	%fd127, %fd48, %fd46, %p19;
	add.s32 	%r186, %r186, 4;
	setp.lt.s32 	%p20, %r186, %r97;
	add.s32 	%r185, %r185, 1;
	@%p20 bra 	$L__BB0_17;

$L__BB0_18:
	mul.wide.s32 	%rd58, %r179, 4;
	add.s64 	%rd15, %rd8, %rd58;
	setp.gtu.f64 	%p21, %fd127, %fd19;
	@%p21 bra 	$L__BB0_20;
	bra.uni 	$L__BB0_19;

$L__BB0_20:
	setp.eq.s32 	%p22, %r188, %r180;
	@%p22 bra 	$L__BB0_28;

	setp.lt.u32 	%p23, %r15, 3;
	cvt.s64.s32 	%rd16, %r188;
	mov.u32 	%r191, 0;
	@%p23 bra 	$L__BB0_24;

	add.s64 	%rd17, %rd16, %rd2;
	mov.u32 	%r190, %r17;

$L__BB0_23:
	cvt.s64.s32 	%rd176, %r180;
	add.s64 	%rd175, %rd176, %rd2;
	mul.lo.s32 	%r137, %r191, %r99;
	cvt.s64.s32 	%rd59, %r137;
	add.s64 	%rd60, %rd17, %rd59;
	shl.b64 	%rd61, %rd60, 3;
	add.s64 	%rd62, %rd3, %rd61;
	add.s64 	%rd63, %rd175, %rd59;
	shl.b64 	%rd64, %rd63, 3;
	add.s64 	%rd65, %rd3, %rd64;
	ld.global.f64 	%fd49, [%rd62];
	ld.global.f64 	%fd50, [%rd65];
	st.global.f64 	[%rd62], %fd50;
	st.global.f64 	[%rd65], %fd49;
	add.s64 	%rd66, %rd62, %rd10;
	ld.global.f64 	%fd51, [%rd66];
	add.s64 	%rd67, %rd65, %rd10;
	ld.global.f64 	%fd52, [%rd67];
	st.global.f64 	[%rd66], %fd52;
	st.global.f64 	[%rd67], %fd51;
	add.s64 	%rd68, %rd66, %rd10;
	ld.global.f64 	%fd53, [%rd68];
	add.s64 	%rd69, %rd67, %rd10;
	ld.global.f64 	%fd54, [%rd69];
	st.global.f64 	[%rd68], %fd54;
	st.global.f64 	[%rd69], %fd53;
	add.s64 	%rd70, %rd68, %rd10;
	ld.global.f64 	%fd55, [%rd70];
	add.s64 	%rd71, %rd69, %rd10;
	ld.global.f64 	%fd56, [%rd71];
	st.global.f64 	[%rd70], %fd56;
	st.global.f64 	[%rd71], %fd55;
	add.s32 	%r191, %r191, 4;
	add.s32 	%r190, %r190, -4;
	setp.ne.s32 	%p24, %r190, 0;
	@%p24 bra 	$L__BB0_23;

$L__BB0_24:
	setp.eq.s32 	%p25, %r16, 0;
	@%p25 bra 	$L__BB0_28;

	setp.eq.s32 	%p26, %r16, 1;
	mul.lo.s32 	%r46, %r191, %r99;
	cvt.s64.s32 	%rd72, %r46;
	add.s64 	%rd73, %rd16, %rd72;
	sub.s64 	%rd74, %rd73, %rd13;
	shl.b64 	%rd75, %rd74, 3;
	add.s64 	%rd76, %rd14, %rd75;
	ld.global.f64 	%fd57, [%rd76];
	add.s64 	%rd77, %rd11, %rd72;
	sub.s64 	%rd78, %rd77, %rd13;
	shl.b64 	%rd79, %rd78, 3;
	add.s64 	%rd80, %rd14, %rd79;
	ld.global.f64 	%fd58, [%rd80];
	st.global.f64 	[%rd76], %fd58;
	st.global.f64 	[%rd80], %fd57;
	@%p26 bra 	$L__BB0_28;

	setp.eq.s32 	%p27, %r16, 2;
	add.s32 	%r47, %r46, %r99;
	cvt.s64.s32 	%rd81, %r47;
	add.s64 	%rd82, %rd16, %rd81;
	sub.s64 	%rd83, %rd82, %rd13;
	shl.b64 	%rd84, %rd83, 3;
	add.s64 	%rd85, %rd14, %rd84;
	ld.global.f64 	%fd59, [%rd85];
	add.s64 	%rd86, %rd11, %rd81;
	sub.s64 	%rd87, %rd86, %rd13;
	shl.b64 	%rd88, %rd87, 3;
	add.s64 	%rd89, %rd14, %rd88;
	ld.global.f64 	%fd60, [%rd89];
	st.global.f64 	[%rd85], %fd60;
	st.global.f64 	[%rd89], %fd59;
	@%p27 bra 	$L__BB0_28;

	add.s32 	%r138, %r47, %r99;
	cvt.s64.s32 	%rd90, %r138;
	add.s64 	%rd91, %rd16, %rd90;
	sub.s64 	%rd92, %rd91, %rd13;
	shl.b64 	%rd93, %rd92, 3;
	add.s64 	%rd94, %rd14, %rd93;
	ld.global.f64 	%fd61, [%rd94];
	add.s64 	%rd95, %rd11, %rd90;
	sub.s64 	%rd96, %rd95, %rd13;
	shl.b64 	%rd97, %rd96, 3;
	add.s64 	%rd98, %rd14, %rd97;
	ld.global.f64 	%fd62, [%rd98];
	st.global.f64 	[%rd94], %fd62;
	st.global.f64 	[%rd98], %fd61;

$L__BB0_28:
	add.s32 	%r168, %r180, 1;
	setp.ge.s32 	%p55, %r168, %r97;
	@%p55 bra 	$L__BB0_38;

	add.s32 	%r193, %r180, 1;
	shl.b64 	%rd100, %rd13, 3;
	sub.s64 	%rd18, %rd14, %rd100;
	add.s64 	%rd19, %rd18, 8;
	mov.u64 	%rd183, 0;
	mov.u32 	%r192, 0;

$L__BB0_30:
	mov.u32 	%r196, 0;
	mad.lo.s32 	%r172, %r99, %r179, %r180;
	shl.b64 	%rd101, %rd183, 3;
	add.s64 	%rd102, %rd14, %rd101;
	add.s64 	%rd21, %rd102, 8;
	neg.s32 	%r141, %r192;
	add.s32 	%r142, %r180, %r192;
	cvt.s64.s32 	%rd22, %r142;
	add.s32 	%r143, %r172, %r192;
	cvt.s64.s32 	%rd23, %r143;
	mul.wide.s32 	%rd103, %r141, 8;
	add.s64 	%rd104, %rd21, %rd103;
	ld.global.f64 	%fd63, [%rd104+-8];
	ld.global.f64 	%fd64, [%rd102+8];
	div.rn.f64 	%fd11, %fd64, %fd63;
	setp.lt.u32 	%p29, %r15, 3;
	@%p29 bra 	$L__BB0_33;

	mov.u32 	%r196, 0;
	mov.u32 	%r195, %r17;

$L__BB0_32:
	cvt.s64.s32 	%rd180, %r193;
	add.s64 	%rd179, %rd180, %rd2;
	cvt.s64.s32 	%rd178, %r180;
	add.s64 	%rd177, %rd178, %rd2;
	mul.lo.s32 	%r145, %r196, %r99;
	cvt.s64.s32 	%rd106, %r145;
	add.s64 	%rd107, %rd177, %rd106;
	shl.b64 	%rd108, %rd107, 3;
	add.s64 	%rd109, %rd3, %rd108;
	ld.global.f64 	%fd65, [%rd109];
	mul.f64 	%fd66, %fd11, %fd65;
	add.s64 	%rd110, %rd179, %rd106;
	shl.b64 	%rd111, %rd110, 3;
	add.s64 	%rd112, %rd3, %rd111;
	ld.global.f64 	%fd67, [%rd112];
	sub.f64 	%fd68, %fd67, %fd66;
	st.global.f64 	[%rd112], %fd68;
	add.s64 	%rd113, %rd109, %rd10;
	ld.global.f64 	%fd69, [%rd113];
	mul.f64 	%fd70, %fd11, %fd69;
	add.s64 	%rd114, %rd112, %rd10;
	ld.global.f64 	%fd71, [%rd114];
	sub.f64 	%fd72, %fd71, %fd70;
	st.global.f64 	[%rd114], %fd72;
	add.s64 	%rd115, %rd113, %rd10;
	ld.global.f64 	%fd73, [%rd115];
	mul.f64 	%fd74, %fd11, %fd73;
	add.s64 	%rd116, %rd114, %rd10;
	ld.global.f64 	%fd75, [%rd116];
	sub.f64 	%fd76, %fd75, %fd74;
	st.global.f64 	[%rd116], %fd76;
	add.s64 	%rd117, %rd115, %rd10;
	ld.global.f64 	%fd77, [%rd117];
	mul.f64 	%fd78, %fd11, %fd77;
	add.s64 	%rd118, %rd116, %rd10;
	ld.global.f64 	%fd79, [%rd118];
	sub.f64 	%fd80, %fd79, %fd78;
	st.global.f64 	[%rd118], %fd80;
	add.s32 	%r196, %r196, 4;
	add.s32 	%r195, %r195, -4;
	setp.ne.s32 	%p30, %r195, 0;
	@%p30 bra 	$L__BB0_32;

$L__BB0_33:
	setp.eq.s32 	%p31, %r16, 0;
	@%p31 bra 	$L__BB0_37;

	setp.eq.s32 	%p32, %r16, 1;
	mul.lo.s32 	%r56, %r196, %r99;
	cvt.s64.s32 	%rd119, %r56;
	add.s64 	%rd120, %rd11, %rd119;
	shl.b64 	%rd121, %rd120, 3;
	add.s64 	%rd122, %rd18, %rd121;
	ld.global.f64 	%fd81, [%rd122];
	mul.f64 	%fd82, %fd11, %fd81;
	add.s64 	%rd123, %rd22, %rd119;
	shl.b64 	%rd124, %rd123, 3;
	add.s64 	%rd125, %rd19, %rd124;
	ld.global.f64 	%fd83, [%rd125];
	sub.f64 	%fd84, %fd83, %fd82;
	st.global.f64 	[%rd125], %fd84;
	@%p32 bra 	$L__BB0_37;

	setp.eq.s32 	%p33, %r16, 2;
	add.s32 	%r57, %r56, %r99;
	cvt.s64.s32 	%rd126, %r57;
	add.s64 	%rd127, %rd11, %rd126;
	shl.b64 	%rd128, %rd127, 3;
	add.s64 	%rd129, %rd18, %rd128;
	ld.global.f64 	%fd85, [%rd129];
	mul.f64 	%fd86, %fd11, %fd85;
	add.s64 	%rd130, %rd22, %rd126;
	sub.s64 	%rd131, %rd130, %rd23;
	shl.b64 	%rd132, %rd131, 3;
	add.s64 	%rd133, %rd21, %rd132;
	ld.global.f64 	%fd87, [%rd133];
	sub.f64 	%fd88, %fd87, %fd86;
	st.global.f64 	[%rd133], %fd88;
	@%p33 bra 	$L__BB0_37;

	add.s32 	%r146, %r57, %r99;
	cvt.s64.s32 	%rd134, %r146;
	add.s64 	%rd135, %rd11, %rd134;
	shl.b64 	%rd136, %rd135, 3;
	add.s64 	%rd137, %rd18, %rd136;
	ld.global.f64 	%fd89, [%rd137];
	mul.f64 	%fd90, %fd11, %fd89;
	add.s64 	%rd138, %rd22, %rd134;
	sub.s64 	%rd139, %rd138, %rd23;
	shl.b64 	%rd140, %rd139, 3;
	add.s64 	%rd141, %rd21, %rd140;
	ld.global.f64 	%fd91, [%rd141];
	sub.f64 	%fd92, %fd91, %fd90;
	st.global.f64 	[%rd141], %fd92;

$L__BB0_37:
	add.s32 	%r193, %r193, 1;
	setp.lt.s32 	%p34, %r193, %r97;
	add.s64 	%rd183, %rd183, 1;
	add.s32 	%r192, %r192, 1;
	@%p34 bra 	$L__BB0_30;

$L__BB0_38:
	mul.wide.s32 	%rd182, %r179, 4;
	add.s64 	%rd181, %rd8, %rd182;
	add.s32 	%r180, %r180, 1;
	mov.u32 	%r147, 1;
	st.global.u32 	[%rd181], %r147;
	bra.uni 	$L__BB0_39;

$L__BB0_19:
	mov.u32 	%r134, 0;
	st.global.u32 	[%rd15], %r134;
	add.s32 	%r181, %r181, 1;

$L__BB0_39:
	add.s32 	%r179, %r179, 1;
	setp.lt.s32 	%p35, %r179, %r98;
	@%p35 bra 	$L__BB0_10;

$L__BB0_40:
	ld.global.f64 	%fd93, [%rd4];
	abs.f64 	%fd94, %fd93;
	setp.geu.f64 	%p36, %fd94, %fd19;
	@%p36 bra 	$L__BB0_42;

	mov.u32 	%r148, 0;
	st.global.u32 	[%rd8], %r148;

$L__BB0_42:
	ld.param.u32 	%r165, [eigenVecBatchKernel_param_7];
	rem.s32 	%r64, %r165, %r181;
	add.s32 	%r200, %r98, -1;
	mov.u32 	%r204, -1;
	setp.lt.s32 	%p37, %r64, 0;
	mov.u32 	%r203, %r98;
	@%p37 bra 	$L__BB0_46;

	mov.u32 	%r202, 0;
	mov.u32 	%r201, %r64;

$L__BB0_44:
	mov.u32 	%r203, %r200;
	cvt.s64.s32 	%rd142, %r203;
	mul.wide.s32 	%rd143, %r203, 4;
	add.s64 	%rd144, %rd8, %rd143;
	ld.global.u32 	%r151, [%rd144];
	setp.eq.s32 	%p38, %r151, 0;
	setp.ne.s32 	%p39, %r151, 0;
	selp.u32 	%r152, 1, 0, %p39;
	add.s32 	%r202, %r202, %r152;
	selp.b32 	%r153, -1, 0, %p38;
	add.s32 	%r201, %r201, %r153;
	add.s64 	%rd145, %rd9, %rd142;
	shl.b64 	%rd146, %rd145, 3;
	add.s64 	%rd147, %rd1, %rd146;
	mov.u64 	%rd148, 0;
	st.global.u64 	[%rd147], %rd148;
	add.s32 	%r200, %r203, -1;
	setp.gt.s32 	%p40, %r201, -1;
	@%p40 bra 	$L__BB0_44;

	not.b32 	%r204, %r202;

$L__BB0_46:
	setp.lt.s32 	%p41, %r203, %r98;
	selp.b32 	%r207, %r203, %r200, %p41;
	cvt.s64.s32 	%rd149, %r207;
	add.s64 	%rd150, %rd9, %rd149;
	shl.b64 	%rd151, %rd150, 3;
	add.s64 	%rd152, %rd1, %rd151;
	mov.u64 	%rd153, 4607182418800017408;
	st.global.u64 	[%rd152], %rd153;
	sub.s32 	%r154, %r98, %r181;
	add.s32 	%r211, %r154, %r204;
	setp.lt.s32 	%p42, %r211, 0;
	setp.lt.s32 	%p43, %r207, 1;
	or.pred  	%p44, %p43, %p42;
	@%p44 bra 	$L__BB0_59;

	sub.s32 	%r78, %r98, %r64;
	sub.s32 	%r156, %r98, %r207;
	sub.s32 	%r79, %r156, %r64;
	not.b32 	%r157, %r207;
	add.s32 	%r158, %r157, %r98;
	sub.s32 	%r80, %r158, %r64;
	shl.b64 	%rd154, %rd9, 3;
	add.s64 	%rd155, %rd1, %rd154;
	add.s64 	%rd26, %rd155, 16;
	mul.wide.s32 	%rd27, %r99, 8;
	mov.u32 	%r206, 0;

$L__BB0_48:
	add.s32 	%r84, %r207, -1;
	cvt.s64.s32 	%rd156, %r207;
	add.s64 	%rd157, %rd9, %rd156;
	shl.b64 	%rd158, %rd157, 3;
	add.s64 	%rd28, %rd1, %rd158;
	mov.u64 	%rd159, 0;
	st.global.u64 	[%rd28+-8], %rd159;
	mul.wide.s32 	%rd160, %r84, 4;
	add.s64 	%rd161, %rd8, %rd160;
	ld.global.u32 	%r159, [%rd161];
	setp.eq.s32 	%p45, %r159, 0;
	@%p45 bra 	$L__BB0_58;

	setp.ge.s32 	%p46, %r207, %r78;
	mov.f64 	%fd130, 0d0000000000000000;
	@%p46 bra 	$L__BB0_57;

	add.s32 	%r160, %r79, %r206;
	and.b32  	%r85, %r160, 3;
	setp.eq.s32 	%p47, %r85, 0;
	mov.f64 	%fd130, 0d0000000000000000;
	mov.u32 	%r209, %r207;
	@%p47 bra 	$L__BB0_54;

	ld.global.f64 	%fd97, [%rd28];
	mad.lo.s32 	%r86, %r207, %r99, %r211;
	mul.wide.s32 	%rd162, %r86, 8;
	add.s64 	%rd163, %rd4, %rd162;
	ld.global.f64 	%fd98, [%rd163];
	mul.f64 	%fd99, %fd97, %fd98;
	mov.f64 	%fd100, 0d0000000000000000;
	sub.f64 	%fd130, %fd100, %fd99;
	st.global.f64 	[%rd28+-8], %fd130;
	add.s32 	%r209, %r207, 1;
	setp.eq.s32 	%p48, %r85, 1;
	@%p48 bra 	$L__BB0_54;

	add.s32 	%r88, %r86, %r99;
	mul.wide.s32 	%rd164, %r88, 8;
	add.s64 	%rd165, %rd4, %rd164;
	ld.global.f64 	%fd101, [%rd165];
	ld.global.f64 	%fd102, [%rd28+8];
	mul.f64 	%fd103, %fd102, %fd101;
	sub.f64 	%fd130, %fd130, %fd103;
	st.global.f64 	[%rd28+-8], %fd130;
	add.s32 	%r209, %r207, 2;
	setp.eq.s32 	%p49, %r85, 2;
	@%p49 bra 	$L__BB0_54;

	add.s32 	%r161, %r88, %r99;
	mul.wide.s32 	%rd166, %r161, 8;
	add.s64 	%rd167, %rd4, %rd166;
	ld.global.f64 	%fd104, [%rd167];
	ld.global.f64 	%fd105, [%rd28+16];
	mul.f64 	%fd106, %fd105, %fd104;
	sub.f64 	%fd130, %fd130, %fd106;
	st.global.f64 	[%rd28+-8], %fd130;
	add.s32 	%r209, %r207, 3;

$L__BB0_54:
	add.s32 	%r162, %r80, %r206;
	setp.lt.u32 	%p50, %r162, 3;
	@%p50 bra 	$L__BB0_57;

	mad.lo.s32 	%r163, %r99, %r209, %r211;
	mul.wide.s32 	%rd168, %r163, 8;
	add.s64 	%rd185, %rd4, %rd168;
	mul.wide.s32 	%rd169, %r209, 8;
	add.s64 	%rd184, %rd26, %rd169;

$L__BB0_56:
	ld.global.f64 	%fd107, [%rd185];
	ld.global.f64 	%fd108, [%rd184+-16];
	mul.f64 	%fd109, %fd108, %fd107;
	sub.f64 	%fd110, %fd130, %fd109;
	st.global.f64 	[%rd28+-8], %fd110;
	add.s64 	%rd170, %rd185, %rd27;
	ld.global.f64 	%fd111, [%rd170];
	ld.global.f64 	%fd112, [%rd184+-8];
	mul.f64 	%fd113, %fd112, %fd111;
	sub.f64 	%fd114, %fd110, %fd113;
	st.global.f64 	[%rd28+-8], %fd114;
	add.s64 	%rd171, %rd170, %rd27;
	ld.global.f64 	%fd115, [%rd171];
	ld.global.f64 	%fd116, [%rd184];
	mul.f64 	%fd117, %fd116, %fd115;
	sub.f64 	%fd118, %fd114, %fd117;
	st.global.f64 	[%rd28+-8], %fd118;
	add.s64 	%rd172, %rd171, %rd27;
	add.s64 	%rd185, %rd172, %rd27;
	ld.global.f64 	%fd119, [%rd172];
	ld.global.f64 	%fd120, [%rd184+8];
	mul.f64 	%fd121, %fd120, %fd119;
	sub.f64 	%fd130, %fd118, %fd121;
	st.global.f64 	[%rd28+-8], %fd130;
	add.s64 	%rd184, %rd184, 32;
	add.s32 	%r209, %r209, 4;
	setp.lt.s32 	%p51, %r209, %r78;
	@%p51 bra 	$L__BB0_56;

$L__BB0_57:
	mad.lo.s32 	%r164, %r84, %r99, %r211;
	mul.wide.s32 	%rd173, %r164, 8;
	add.s64 	%rd174, %rd4, %rd173;
	ld.global.f64 	%fd122, [%rd174];
	div.rn.f64 	%fd123, %fd130, %fd122;
	st.global.f64 	[%rd28+-8], %fd123;
	add.s32 	%r211, %r211, -1;

$L__BB0_58:
	setp.gt.s32 	%p52, %r207, 1;
	setp.gt.s32 	%p53, %r211, -1;
	and.pred  	%p54, %p52, %p53;
	add.s32 	%r206, %r206, 1;
	mov.u32 	%r207, %r84;
	@%p54 bra 	$L__BB0_48;

$L__BB0_59:
	ret;

}

