# pipelined_riscv
make 5 stages pipelined 32bit riscV
