# Trigger delay RTL IP
RTL IP in VHDL for triggers delaying 
