// Seed: 2089702844
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  tri1 id_7 = -1;
  localparam id_8 = 1;
  parameter [-1 : 1] id_9 = id_8;
  assign id_7 = 1'b0;
  wire [-1 : -1] id_10;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  input wire id_2;
  output wire id_1;
  integer id_4;
  module_0 modCall_1 (
      id_4,
      id_3,
      id_4,
      id_3,
      id_4,
      id_4
  );
  logic id_5;
  initial id_5 = id_4;
  always $clog2(96);
  ;
  logic id_6;
  parameter id_7 = 1, id_8 = id_8;
  wire id_9, id_10, id_11;
endmodule
