<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="cpu1.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="alu.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="alu.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="alu.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_MODELSIM_CMD" xil_pn:name="cpu_tb.fdo"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="decoder5_32.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="decoder5_32.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="decoder5_32.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ext.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="ext.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="ext.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="lbh.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="lbh.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="lbh.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="mux2c1.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="mux2c1.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="mux2c1.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="mux32_1.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="mux32_1.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="mux32_1.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="mux4c1.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="mux4c1.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="mux4c1.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_MODELSIM_CMD" xil_pn:name="pc_reg.fdo"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="pc_reg.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="pc_reg.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="pc_reg.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_MODELSIM_CMD" xil_pn:name="pcreg.fdo"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="pcreg.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="pcreg.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="pcreg.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="regfiles.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="regfiles.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="regfiles.xst"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="sccomp_dataflow.cmd_log"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_MODELSIM_CMD" xil_pn:name="sccomp_dataflow.fdo"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="sccomp_dataflow.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="sccomp_dataflow.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="sccomp_dataflow.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="sccomp_dataflow.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="sccomp_dataflow.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="sccomp_dataflow.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="sccomp_dataflow.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="sccomp_dataflow_envsettings.html"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="sccomp_dataflow_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="sccomp_dataflow_xst.xrpt"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_MODELSIM_CMD" xil_pn:name="sccpu_dataflow.fdo"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="sccpu_dataflow.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="sccpu_dataflow.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="sccpu_dataflow.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="sccu_dataflow.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="sccu_dataflow.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="sccu_dataflow.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_MODELSIM_CMD" xil_pn:name="scdatamem.fdo"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="scdatamem.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="scdatamem.stx"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="scdatamem.tfi"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="scdatamem.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="scinstmem.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="scinstmem.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="scinstmem.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_MODELSIM_LOG" xil_pn:name="vsim.wlf"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="work"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1462500640" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1462500640">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1465319153" xil_pn:in_ck="6382575194632268937" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1465319153">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="alu.v"/>
      <outfile xil_pn:name="cpu_tb.v"/>
      <outfile xil_pn:name="decoder5_32.v"/>
      <outfile xil_pn:name="ext.v"/>
      <outfile xil_pn:name="mux2c1.v"/>
      <outfile xil_pn:name="mux32_1.v"/>
      <outfile xil_pn:name="mux3c1.v"/>
      <outfile xil_pn:name="mux4c1.v"/>
      <outfile xil_pn:name="pc_reg.v"/>
      <outfile xil_pn:name="pcreg.v"/>
      <outfile xil_pn:name="regfiles.v"/>
      <outfile xil_pn:name="sccomp_dataflow.v"/>
      <outfile xil_pn:name="sccpu_dataflow.v"/>
      <outfile xil_pn:name="sccu_dataflow.v"/>
      <outfile xil_pn:name="scdatamem.v"/>
      <outfile xil_pn:name="scinstmem.v"/>
    </transform>
    <transform xil_pn:end_ts="1462978098" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-5112759021028577068" xil_pn:start_ts="1462978098">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1462978098" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="140007115764160754" xil_pn:start_ts="1462978098">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1462500640" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="3663110434774744051" xil_pn:start_ts="1462500640">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1465319153" xil_pn:in_ck="6382575194632268937" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1465319153">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="alu.v"/>
      <outfile xil_pn:name="cpu_tb.v"/>
      <outfile xil_pn:name="decoder5_32.v"/>
      <outfile xil_pn:name="ext.v"/>
      <outfile xil_pn:name="mux2c1.v"/>
      <outfile xil_pn:name="mux32_1.v"/>
      <outfile xil_pn:name="mux3c1.v"/>
      <outfile xil_pn:name="mux4c1.v"/>
      <outfile xil_pn:name="pc_reg.v"/>
      <outfile xil_pn:name="pcreg.v"/>
      <outfile xil_pn:name="regfiles.v"/>
      <outfile xil_pn:name="sccomp_dataflow.v"/>
      <outfile xil_pn:name="sccpu_dataflow.v"/>
      <outfile xil_pn:name="sccu_dataflow.v"/>
      <outfile xil_pn:name="scdatamem.v"/>
      <outfile xil_pn:name="scinstmem.v"/>
    </transform>
    <transform xil_pn:end_ts="1465966560" xil_pn:in_ck="6382575194632268937" xil_pn:name="TRAN_MSimulateBehavioralModel" xil_pn:prop_ck="8040933191035098917" xil_pn:start_ts="1465966556">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="cpu_tb.fdo"/>
      <outfile xil_pn:name="vsim.wlf"/>
      <outfile xil_pn:name="work"/>
    </transform>
    <transform xil_pn:end_ts="1462531420" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1462531420">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1462531420" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-7630353012179351733" xil_pn:start_ts="1462531420">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1462531420" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="3663110434774744051" xil_pn:start_ts="1462531420">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1462531420" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1462531420">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1462531420" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-1720063193425732819" xil_pn:start_ts="1462531420">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1462531420" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="3206529612922900429" xil_pn:start_ts="1462531420">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1462531420" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="5822853961500479293" xil_pn:start_ts="1462531420">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1465316189" xil_pn:in_ck="617052368701068328" xil_pn:name="TRANEXT_xstsynthesize_virtex6" xil_pn:prop_ck="5520607750114721488" xil_pn:start_ts="1465316182">
      <status xil_pn:value="FailedRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="sccomp_dataflow.lso"/>
      <outfile xil_pn:name="sccomp_dataflow.ngc"/>
      <outfile xil_pn:name="sccomp_dataflow.ngr"/>
      <outfile xil_pn:name="sccomp_dataflow.prj"/>
      <outfile xil_pn:name="sccomp_dataflow.syr"/>
      <outfile xil_pn:name="sccomp_dataflow.xst"/>
      <outfile xil_pn:name="sccomp_dataflow_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
  </transforms>

</generated_project>
