// SPDX-License-Identifier: Apache-2.0
//
// Licensed under the Apache License, Version 2.0 (the "License");
// you may not use this file except in compliance with the License.
// You may obtain a copy of the License at
//
// http://www.apache.org/licenses/LICENSE-2.0
//
// Unless required by applicable law or agreed to in writing, software
// distributed under the License is distributed on an "AS IS" BASIS,
// WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
// See the License for the specific language governing permissions and
// limitations under the License.
//
#ifndef SOC_ADDRESS_MAP_HEADER
#define SOC_ADDRESS_MAP_HEADER


#define SOC_BASE_ADDR                                                                               (0x0)
#define SOC_I3CCSR_BASE_ADDR                                                                        (0x20004000)
#define SOC_I3CCSR_I3C_EC_START                                                                     (0x20004100)
#define SOC_I3CCSR_I3C_EC_SECFWRECOVERYIF_START                                                     (0x20004100)
#define SOC_I3CCSR_I3C_EC_SECFWRECOVERYIF_EXTCAP_HEADER                                             (0x20004100)
#ifndef I3CCSR_I3C_EC_SECFWRECOVERYIF_EXTCAP_HEADER
#define I3CCSR_I3C_EC_SECFWRECOVERYIF_EXTCAP_HEADER                                                 (0x0)
#define I3CCSR_I3C_EC_SECFWRECOVERYIF_EXTCAP_HEADER_CAP_ID_LOW                                      (0)
#define I3CCSR_I3C_EC_SECFWRECOVERYIF_EXTCAP_HEADER_CAP_ID_MASK                                     (0xff)
#define I3CCSR_I3C_EC_SECFWRECOVERYIF_EXTCAP_HEADER_CAP_LENGTH_LOW                                  (8)
#define I3CCSR_I3C_EC_SECFWRECOVERYIF_EXTCAP_HEADER_CAP_LENGTH_MASK                                 (0xffff00)
#endif
#define SOC_I3CCSR_I3C_EC_SECFWRECOVERYIF_PROT_CAP_0                                                (0x20004104)
#ifndef I3CCSR_I3C_EC_SECFWRECOVERYIF_PROT_CAP_0
#define I3CCSR_I3C_EC_SECFWRECOVERYIF_PROT_CAP_0                                                    (0x4)
#endif
#define SOC_I3CCSR_I3C_EC_SECFWRECOVERYIF_PROT_CAP_1                                                (0x20004108)
#ifndef I3CCSR_I3C_EC_SECFWRECOVERYIF_PROT_CAP_1
#define I3CCSR_I3C_EC_SECFWRECOVERYIF_PROT_CAP_1                                                    (0x8)
#endif
#define SOC_I3CCSR_I3C_EC_SECFWRECOVERYIF_PROT_CAP_2                                                (0x2000410c)
#ifndef I3CCSR_I3C_EC_SECFWRECOVERYIF_PROT_CAP_2
#define I3CCSR_I3C_EC_SECFWRECOVERYIF_PROT_CAP_2                                                    (0xc)
#define I3CCSR_I3C_EC_SECFWRECOVERYIF_PROT_CAP_2_REC_PROT_VERSION_LOW                               (0)
#define I3CCSR_I3C_EC_SECFWRECOVERYIF_PROT_CAP_2_REC_PROT_VERSION_MASK                              (0xffff)
#define I3CCSR_I3C_EC_SECFWRECOVERYIF_PROT_CAP_2_AGENT_CAPS_LOW                                     (16)
#define I3CCSR_I3C_EC_SECFWRECOVERYIF_PROT_CAP_2_AGENT_CAPS_MASK                                    (0xffff0000)
#endif
#define SOC_I3CCSR_I3C_EC_SECFWRECOVERYIF_PROT_CAP_3                                                (0x20004110)
#ifndef I3CCSR_I3C_EC_SECFWRECOVERYIF_PROT_CAP_3
#define I3CCSR_I3C_EC_SECFWRECOVERYIF_PROT_CAP_3                                                    (0x10)
#define I3CCSR_I3C_EC_SECFWRECOVERYIF_PROT_CAP_3_NUM_OF_CMS_REGIONS_LOW                             (0)
#define I3CCSR_I3C_EC_SECFWRECOVERYIF_PROT_CAP_3_NUM_OF_CMS_REGIONS_MASK                            (0xff)
#define I3CCSR_I3C_EC_SECFWRECOVERYIF_PROT_CAP_3_MAX_RESP_TIME_LOW                                  (8)
#define I3CCSR_I3C_EC_SECFWRECOVERYIF_PROT_CAP_3_MAX_RESP_TIME_MASK                                 (0xff00)
#define I3CCSR_I3C_EC_SECFWRECOVERYIF_PROT_CAP_3_HEARTBEAT_PERIOD_LOW                               (16)
#define I3CCSR_I3C_EC_SECFWRECOVERYIF_PROT_CAP_3_HEARTBEAT_PERIOD_MASK                              (0xff0000)
#endif
#define SOC_I3CCSR_I3C_EC_SECFWRECOVERYIF_DEVICE_ID_0                                               (0x20004114)
#ifndef I3CCSR_I3C_EC_SECFWRECOVERYIF_DEVICE_ID_0
#define I3CCSR_I3C_EC_SECFWRECOVERYIF_DEVICE_ID_0                                                   (0x14)
#define I3CCSR_I3C_EC_SECFWRECOVERYIF_DEVICE_ID_0_DESC_TYPE_LOW                                     (0)
#define I3CCSR_I3C_EC_SECFWRECOVERYIF_DEVICE_ID_0_DESC_TYPE_MASK                                    (0xff)
#define I3CCSR_I3C_EC_SECFWRECOVERYIF_DEVICE_ID_0_VENDOR_SPECIFIC_STR_LENGTH_LOW                    (8)
#define I3CCSR_I3C_EC_SECFWRECOVERYIF_DEVICE_ID_0_VENDOR_SPECIFIC_STR_LENGTH_MASK                   (0xff00)
#define I3CCSR_I3C_EC_SECFWRECOVERYIF_DEVICE_ID_0_DATA_LOW                                          (16)
#define I3CCSR_I3C_EC_SECFWRECOVERYIF_DEVICE_ID_0_DATA_MASK                                         (0xffff0000)
#endif
#define SOC_I3CCSR_I3C_EC_SECFWRECOVERYIF_DEVICE_ID_1                                               (0x20004118)
#ifndef I3CCSR_I3C_EC_SECFWRECOVERYIF_DEVICE_ID_1
#define I3CCSR_I3C_EC_SECFWRECOVERYIF_DEVICE_ID_1                                                   (0x18)
#endif
#define SOC_I3CCSR_I3C_EC_SECFWRECOVERYIF_DEVICE_ID_2                                               (0x2000411c)
#ifndef I3CCSR_I3C_EC_SECFWRECOVERYIF_DEVICE_ID_2
#define I3CCSR_I3C_EC_SECFWRECOVERYIF_DEVICE_ID_2                                                   (0x1c)
#endif
#define SOC_I3CCSR_I3C_EC_SECFWRECOVERYIF_DEVICE_ID_3                                               (0x20004120)
#ifndef I3CCSR_I3C_EC_SECFWRECOVERYIF_DEVICE_ID_3
#define I3CCSR_I3C_EC_SECFWRECOVERYIF_DEVICE_ID_3                                                   (0x20)
#endif
#define SOC_I3CCSR_I3C_EC_SECFWRECOVERYIF_DEVICE_ID_4                                               (0x20004124)
#ifndef I3CCSR_I3C_EC_SECFWRECOVERYIF_DEVICE_ID_4
#define I3CCSR_I3C_EC_SECFWRECOVERYIF_DEVICE_ID_4                                                   (0x24)
#endif
#define SOC_I3CCSR_I3C_EC_SECFWRECOVERYIF_DEVICE_ID_5                                               (0x20004128)
#ifndef I3CCSR_I3C_EC_SECFWRECOVERYIF_DEVICE_ID_5
#define I3CCSR_I3C_EC_SECFWRECOVERYIF_DEVICE_ID_5                                                   (0x28)
#endif
#define SOC_I3CCSR_I3C_EC_SECFWRECOVERYIF_DEVICE_ID_RESERVED                                        (0x2000412c)
#ifndef I3CCSR_I3C_EC_SECFWRECOVERYIF_DEVICE_ID_RESERVED
#define I3CCSR_I3C_EC_SECFWRECOVERYIF_DEVICE_ID_RESERVED                                            (0x2c)
#endif
#define SOC_I3CCSR_I3C_EC_SECFWRECOVERYIF_DEVICE_STATUS_0                                           (0x20004130)
#ifndef I3CCSR_I3C_EC_SECFWRECOVERYIF_DEVICE_STATUS_0
#define I3CCSR_I3C_EC_SECFWRECOVERYIF_DEVICE_STATUS_0                                               (0x30)
#define I3CCSR_I3C_EC_SECFWRECOVERYIF_DEVICE_STATUS_0_DEV_STATUS_LOW                                (0)
#define I3CCSR_I3C_EC_SECFWRECOVERYIF_DEVICE_STATUS_0_DEV_STATUS_MASK                               (0xff)
#define I3CCSR_I3C_EC_SECFWRECOVERYIF_DEVICE_STATUS_0_PROT_ERROR_LOW                                (8)
#define I3CCSR_I3C_EC_SECFWRECOVERYIF_DEVICE_STATUS_0_PROT_ERROR_MASK                               (0xff00)
#define I3CCSR_I3C_EC_SECFWRECOVERYIF_DEVICE_STATUS_0_REC_REASON_CODE_LOW                           (16)
#define I3CCSR_I3C_EC_SECFWRECOVERYIF_DEVICE_STATUS_0_REC_REASON_CODE_MASK                          (0xffff0000)
#endif
#define SOC_I3CCSR_I3C_EC_SECFWRECOVERYIF_DEVICE_STATUS_1                                           (0x20004134)
#ifndef I3CCSR_I3C_EC_SECFWRECOVERYIF_DEVICE_STATUS_1
#define I3CCSR_I3C_EC_SECFWRECOVERYIF_DEVICE_STATUS_1                                               (0x34)
#define I3CCSR_I3C_EC_SECFWRECOVERYIF_DEVICE_STATUS_1_HEARTBEAT_LOW                                 (0)
#define I3CCSR_I3C_EC_SECFWRECOVERYIF_DEVICE_STATUS_1_HEARTBEAT_MASK                                (0xffff)
#define I3CCSR_I3C_EC_SECFWRECOVERYIF_DEVICE_STATUS_1_VENDOR_STATUS_LENGTH_LOW                      (16)
#define I3CCSR_I3C_EC_SECFWRECOVERYIF_DEVICE_STATUS_1_VENDOR_STATUS_LENGTH_MASK                     (0x1ff0000)
#define I3CCSR_I3C_EC_SECFWRECOVERYIF_DEVICE_STATUS_1_VENDOR_STATUS_LOW                             (25)
#define I3CCSR_I3C_EC_SECFWRECOVERYIF_DEVICE_STATUS_1_VENDOR_STATUS_MASK                            (0xfe000000)
#endif
#define SOC_I3CCSR_I3C_EC_SECFWRECOVERYIF_DEVICE_RESET                                              (0x20004138)
#ifndef I3CCSR_I3C_EC_SECFWRECOVERYIF_DEVICE_RESET
#define I3CCSR_I3C_EC_SECFWRECOVERYIF_DEVICE_RESET                                                  (0x38)
#define I3CCSR_I3C_EC_SECFWRECOVERYIF_DEVICE_RESET_RESET_CTRL_LOW                                   (0)
#define I3CCSR_I3C_EC_SECFWRECOVERYIF_DEVICE_RESET_RESET_CTRL_MASK                                  (0xff)
#define I3CCSR_I3C_EC_SECFWRECOVERYIF_DEVICE_RESET_FORCED_RECOVERY_LOW                              (8)
#define I3CCSR_I3C_EC_SECFWRECOVERYIF_DEVICE_RESET_FORCED_RECOVERY_MASK                             (0xff00)
#define I3CCSR_I3C_EC_SECFWRECOVERYIF_DEVICE_RESET_IF_CTRL_LOW                                      (16)
#define I3CCSR_I3C_EC_SECFWRECOVERYIF_DEVICE_RESET_IF_CTRL_MASK                                     (0xff0000)
#endif
#define SOC_I3CCSR_I3C_EC_SECFWRECOVERYIF_RECOVERY_CTRL                                             (0x2000413c)
#ifndef I3CCSR_I3C_EC_SECFWRECOVERYIF_RECOVERY_CTRL
#define I3CCSR_I3C_EC_SECFWRECOVERYIF_RECOVERY_CTRL                                                 (0x3c)
#define I3CCSR_I3C_EC_SECFWRECOVERYIF_RECOVERY_CTRL_CMS_LOW                                         (0)
#define I3CCSR_I3C_EC_SECFWRECOVERYIF_RECOVERY_CTRL_CMS_MASK                                        (0xff)
#define I3CCSR_I3C_EC_SECFWRECOVERYIF_RECOVERY_CTRL_REC_IMG_SEL_LOW                                 (8)
#define I3CCSR_I3C_EC_SECFWRECOVERYIF_RECOVERY_CTRL_REC_IMG_SEL_MASK                                (0xff00)
#define I3CCSR_I3C_EC_SECFWRECOVERYIF_RECOVERY_CTRL_ACTIVATE_REC_IMG_LOW                            (16)
#define I3CCSR_I3C_EC_SECFWRECOVERYIF_RECOVERY_CTRL_ACTIVATE_REC_IMG_MASK                           (0xff0000)
#endif
#define SOC_I3CCSR_I3C_EC_SECFWRECOVERYIF_RECOVERY_STATUS                                           (0x20004140)
#ifndef I3CCSR_I3C_EC_SECFWRECOVERYIF_RECOVERY_STATUS
#define I3CCSR_I3C_EC_SECFWRECOVERYIF_RECOVERY_STATUS                                               (0x40)
#define I3CCSR_I3C_EC_SECFWRECOVERYIF_RECOVERY_STATUS_DEV_REC_STATUS_LOW                            (0)
#define I3CCSR_I3C_EC_SECFWRECOVERYIF_RECOVERY_STATUS_DEV_REC_STATUS_MASK                           (0xf)
#define I3CCSR_I3C_EC_SECFWRECOVERYIF_RECOVERY_STATUS_REC_IMG_INDEX_LOW                             (4)
#define I3CCSR_I3C_EC_SECFWRECOVERYIF_RECOVERY_STATUS_REC_IMG_INDEX_MASK                            (0xf0)
#define I3CCSR_I3C_EC_SECFWRECOVERYIF_RECOVERY_STATUS_VENDOR_SPECIFIC_STATUS_LOW                    (8)
#define I3CCSR_I3C_EC_SECFWRECOVERYIF_RECOVERY_STATUS_VENDOR_SPECIFIC_STATUS_MASK                   (0xff00)
#endif
#define SOC_I3CCSR_I3C_EC_SECFWRECOVERYIF_HW_STATUS                                                 (0x20004144)
#ifndef I3CCSR_I3C_EC_SECFWRECOVERYIF_HW_STATUS
#define I3CCSR_I3C_EC_SECFWRECOVERYIF_HW_STATUS                                                     (0x44)
#define I3CCSR_I3C_EC_SECFWRECOVERYIF_HW_STATUS_TEMP_CRITICAL_LOW                                   (0)
#define I3CCSR_I3C_EC_SECFWRECOVERYIF_HW_STATUS_TEMP_CRITICAL_MASK                                  (0x1)
#define I3CCSR_I3C_EC_SECFWRECOVERYIF_HW_STATUS_SOFT_ERR_LOW                                        (1)
#define I3CCSR_I3C_EC_SECFWRECOVERYIF_HW_STATUS_SOFT_ERR_MASK                                       (0x2)
#define I3CCSR_I3C_EC_SECFWRECOVERYIF_HW_STATUS_FATAL_ERR_LOW                                       (2)
#define I3CCSR_I3C_EC_SECFWRECOVERYIF_HW_STATUS_FATAL_ERR_MASK                                      (0x4)
#define I3CCSR_I3C_EC_SECFWRECOVERYIF_HW_STATUS_RESERVED_7_3_LOW                                    (3)
#define I3CCSR_I3C_EC_SECFWRECOVERYIF_HW_STATUS_RESERVED_7_3_MASK                                   (0xf8)
#define I3CCSR_I3C_EC_SECFWRECOVERYIF_HW_STATUS_VENDOR_HW_STATUS_LOW                                (8)
#define I3CCSR_I3C_EC_SECFWRECOVERYIF_HW_STATUS_VENDOR_HW_STATUS_MASK                               (0xff00)
#define I3CCSR_I3C_EC_SECFWRECOVERYIF_HW_STATUS_CTEMP_LOW                                           (16)
#define I3CCSR_I3C_EC_SECFWRECOVERYIF_HW_STATUS_CTEMP_MASK                                          (0xff0000)
#define I3CCSR_I3C_EC_SECFWRECOVERYIF_HW_STATUS_VENDOR_HW_STATUS_LEN_LOW                            (24)
#define I3CCSR_I3C_EC_SECFWRECOVERYIF_HW_STATUS_VENDOR_HW_STATUS_LEN_MASK                           (0xff000000)
#endif
#define SOC_I3CCSR_I3C_EC_SECFWRECOVERYIF_INDIRECT_FIFO_CTRL_0                                      (0x20004148)
#ifndef I3CCSR_I3C_EC_SECFWRECOVERYIF_INDIRECT_FIFO_CTRL_0
#define I3CCSR_I3C_EC_SECFWRECOVERYIF_INDIRECT_FIFO_CTRL_0                                          (0x48)
#define I3CCSR_I3C_EC_SECFWRECOVERYIF_INDIRECT_FIFO_CTRL_0_CMS_LOW                                  (0)
#define I3CCSR_I3C_EC_SECFWRECOVERYIF_INDIRECT_FIFO_CTRL_0_CMS_MASK                                 (0xff)
#define I3CCSR_I3C_EC_SECFWRECOVERYIF_INDIRECT_FIFO_CTRL_0_RESET_LOW                                (8)
#define I3CCSR_I3C_EC_SECFWRECOVERYIF_INDIRECT_FIFO_CTRL_0_RESET_MASK                               (0xff00)
#endif
#define SOC_I3CCSR_I3C_EC_SECFWRECOVERYIF_INDIRECT_FIFO_CTRL_1                                      (0x2000414c)
#ifndef I3CCSR_I3C_EC_SECFWRECOVERYIF_INDIRECT_FIFO_CTRL_1
#define I3CCSR_I3C_EC_SECFWRECOVERYIF_INDIRECT_FIFO_CTRL_1                                          (0x4c)
#endif
#define SOC_I3CCSR_I3C_EC_SECFWRECOVERYIF_INDIRECT_FIFO_STATUS_0                                    (0x20004150)
#ifndef I3CCSR_I3C_EC_SECFWRECOVERYIF_INDIRECT_FIFO_STATUS_0
#define I3CCSR_I3C_EC_SECFWRECOVERYIF_INDIRECT_FIFO_STATUS_0                                        (0x50)
#define I3CCSR_I3C_EC_SECFWRECOVERYIF_INDIRECT_FIFO_STATUS_0_EMPTY_LOW                              (0)
#define I3CCSR_I3C_EC_SECFWRECOVERYIF_INDIRECT_FIFO_STATUS_0_EMPTY_MASK                             (0x1)
#define I3CCSR_I3C_EC_SECFWRECOVERYIF_INDIRECT_FIFO_STATUS_0_FULL_LOW                               (1)
#define I3CCSR_I3C_EC_SECFWRECOVERYIF_INDIRECT_FIFO_STATUS_0_FULL_MASK                              (0x2)
#define I3CCSR_I3C_EC_SECFWRECOVERYIF_INDIRECT_FIFO_STATUS_0_REGION_TYPE_LOW                        (8)
#define I3CCSR_I3C_EC_SECFWRECOVERYIF_INDIRECT_FIFO_STATUS_0_REGION_TYPE_MASK                       (0x700)
#endif
#define SOC_I3CCSR_I3C_EC_SECFWRECOVERYIF_INDIRECT_FIFO_STATUS_1                                    (0x20004154)
#ifndef I3CCSR_I3C_EC_SECFWRECOVERYIF_INDIRECT_FIFO_STATUS_1
#define I3CCSR_I3C_EC_SECFWRECOVERYIF_INDIRECT_FIFO_STATUS_1                                        (0x54)
#endif
#define SOC_I3CCSR_I3C_EC_SECFWRECOVERYIF_INDIRECT_FIFO_STATUS_2                                    (0x20004158)
#ifndef I3CCSR_I3C_EC_SECFWRECOVERYIF_INDIRECT_FIFO_STATUS_2
#define I3CCSR_I3C_EC_SECFWRECOVERYIF_INDIRECT_FIFO_STATUS_2                                        (0x58)
#endif
#define SOC_I3CCSR_I3C_EC_SECFWRECOVERYIF_INDIRECT_FIFO_STATUS_3                                    (0x2000415c)
#ifndef I3CCSR_I3C_EC_SECFWRECOVERYIF_INDIRECT_FIFO_STATUS_3
#define I3CCSR_I3C_EC_SECFWRECOVERYIF_INDIRECT_FIFO_STATUS_3                                        (0x5c)
#endif
#define SOC_I3CCSR_I3C_EC_SECFWRECOVERYIF_INDIRECT_FIFO_STATUS_4                                    (0x20004160)
#ifndef I3CCSR_I3C_EC_SECFWRECOVERYIF_INDIRECT_FIFO_STATUS_4
#define I3CCSR_I3C_EC_SECFWRECOVERYIF_INDIRECT_FIFO_STATUS_4                                        (0x60)
#endif
#define SOC_I3CCSR_I3C_EC_SECFWRECOVERYIF_INDIRECT_FIFO_RESERVED                                    (0x20004164)
#ifndef I3CCSR_I3C_EC_SECFWRECOVERYIF_INDIRECT_FIFO_RESERVED
#define I3CCSR_I3C_EC_SECFWRECOVERYIF_INDIRECT_FIFO_RESERVED                                        (0x64)
#endif
#define SOC_I3CCSR_I3C_EC_SECFWRECOVERYIF_INDIRECT_FIFO_DATA                                        (0x20004168)
#ifndef I3CCSR_I3C_EC_SECFWRECOVERYIF_INDIRECT_FIFO_DATA
#define I3CCSR_I3C_EC_SECFWRECOVERYIF_INDIRECT_FIFO_DATA                                            (0x68)
#endif
#define SOC_I3CCSR_I3C_EC_STDBYCTRLMODE_START                                                       (0x20004180)
#define SOC_I3CCSR_I3C_EC_STDBYCTRLMODE_EXTCAP_HEADER                                               (0x20004180)
#ifndef I3CCSR_I3C_EC_STDBYCTRLMODE_EXTCAP_HEADER
#define I3CCSR_I3C_EC_STDBYCTRLMODE_EXTCAP_HEADER                                                   (0x80)
#define I3CCSR_I3C_EC_STDBYCTRLMODE_EXTCAP_HEADER_CAP_ID_LOW                                        (0)
#define I3CCSR_I3C_EC_STDBYCTRLMODE_EXTCAP_HEADER_CAP_ID_MASK                                       (0xff)
#define I3CCSR_I3C_EC_STDBYCTRLMODE_EXTCAP_HEADER_CAP_LENGTH_LOW                                    (8)
#define I3CCSR_I3C_EC_STDBYCTRLMODE_EXTCAP_HEADER_CAP_LENGTH_MASK                                   (0xffff00)
#endif
#define SOC_I3CCSR_I3C_EC_STDBYCTRLMODE_STBY_CR_CONTROL                                             (0x20004184)
#ifndef I3CCSR_I3C_EC_STDBYCTRLMODE_STBY_CR_CONTROL
#define I3CCSR_I3C_EC_STDBYCTRLMODE_STBY_CR_CONTROL                                                 (0x84)
#define I3CCSR_I3C_EC_STDBYCTRLMODE_STBY_CR_CONTROL_PENDING_RX_NACK_LOW                             (0)
#define I3CCSR_I3C_EC_STDBYCTRLMODE_STBY_CR_CONTROL_PENDING_RX_NACK_MASK                            (0x1)
#define I3CCSR_I3C_EC_STDBYCTRLMODE_STBY_CR_CONTROL_HANDOFF_DELAY_NACK_LOW                          (1)
#define I3CCSR_I3C_EC_STDBYCTRLMODE_STBY_CR_CONTROL_HANDOFF_DELAY_NACK_MASK                         (0x2)
#define I3CCSR_I3C_EC_STDBYCTRLMODE_STBY_CR_CONTROL_ACR_FSM_OP_SELECT_LOW                           (2)
#define I3CCSR_I3C_EC_STDBYCTRLMODE_STBY_CR_CONTROL_ACR_FSM_OP_SELECT_MASK                          (0x4)
#define I3CCSR_I3C_EC_STDBYCTRLMODE_STBY_CR_CONTROL_PRIME_ACCEPT_GETACCCR_LOW                       (3)
#define I3CCSR_I3C_EC_STDBYCTRLMODE_STBY_CR_CONTROL_PRIME_ACCEPT_GETACCCR_MASK                      (0x8)
#define I3CCSR_I3C_EC_STDBYCTRLMODE_STBY_CR_CONTROL_HANDOFF_DEEP_SLEEP_LOW                          (4)
#define I3CCSR_I3C_EC_STDBYCTRLMODE_STBY_CR_CONTROL_HANDOFF_DEEP_SLEEP_MASK                         (0x10)
#define I3CCSR_I3C_EC_STDBYCTRLMODE_STBY_CR_CONTROL_CR_REQUEST_SEND_LOW                             (5)
#define I3CCSR_I3C_EC_STDBYCTRLMODE_STBY_CR_CONTROL_CR_REQUEST_SEND_MASK                            (0x20)
#define I3CCSR_I3C_EC_STDBYCTRLMODE_STBY_CR_CONTROL_BAST_CCC_IBI_RING_LOW                           (8)
#define I3CCSR_I3C_EC_STDBYCTRLMODE_STBY_CR_CONTROL_BAST_CCC_IBI_RING_MASK                          (0x700)
#define I3CCSR_I3C_EC_STDBYCTRLMODE_STBY_CR_CONTROL_TARGET_XACT_ENABLE_LOW                          (12)
#define I3CCSR_I3C_EC_STDBYCTRLMODE_STBY_CR_CONTROL_TARGET_XACT_ENABLE_MASK                         (0x1000)
#define I3CCSR_I3C_EC_STDBYCTRLMODE_STBY_CR_CONTROL_DAA_SETAASA_ENABLE_LOW                          (13)
#define I3CCSR_I3C_EC_STDBYCTRLMODE_STBY_CR_CONTROL_DAA_SETAASA_ENABLE_MASK                         (0x2000)
#define I3CCSR_I3C_EC_STDBYCTRLMODE_STBY_CR_CONTROL_DAA_SETDASA_ENABLE_LOW                          (14)
#define I3CCSR_I3C_EC_STDBYCTRLMODE_STBY_CR_CONTROL_DAA_SETDASA_ENABLE_MASK                         (0x4000)
#define I3CCSR_I3C_EC_STDBYCTRLMODE_STBY_CR_CONTROL_DAA_ENTDAA_ENABLE_LOW                           (15)
#define I3CCSR_I3C_EC_STDBYCTRLMODE_STBY_CR_CONTROL_DAA_ENTDAA_ENABLE_MASK                          (0x8000)
#define I3CCSR_I3C_EC_STDBYCTRLMODE_STBY_CR_CONTROL_RSTACT_DEFBYTE_02_LOW                           (20)
#define I3CCSR_I3C_EC_STDBYCTRLMODE_STBY_CR_CONTROL_RSTACT_DEFBYTE_02_MASK                          (0x100000)
#define I3CCSR_I3C_EC_STDBYCTRLMODE_STBY_CR_CONTROL_STBY_CR_ENABLE_INIT_LOW                         (30)
#define I3CCSR_I3C_EC_STDBYCTRLMODE_STBY_CR_CONTROL_STBY_CR_ENABLE_INIT_MASK                        (0xc0000000)
#endif
#define SOC_I3CCSR_I3C_EC_STDBYCTRLMODE_STBY_CR_DEVICE_ADDR                                         (0x20004188)
#ifndef I3CCSR_I3C_EC_STDBYCTRLMODE_STBY_CR_DEVICE_ADDR
#define I3CCSR_I3C_EC_STDBYCTRLMODE_STBY_CR_DEVICE_ADDR                                             (0x88)
#define I3CCSR_I3C_EC_STDBYCTRLMODE_STBY_CR_DEVICE_ADDR_STATIC_ADDR_LOW                             (0)
#define I3CCSR_I3C_EC_STDBYCTRLMODE_STBY_CR_DEVICE_ADDR_STATIC_ADDR_MASK                            (0x7f)
#define I3CCSR_I3C_EC_STDBYCTRLMODE_STBY_CR_DEVICE_ADDR_STATIC_ADDR_VALID_LOW                       (15)
#define I3CCSR_I3C_EC_STDBYCTRLMODE_STBY_CR_DEVICE_ADDR_STATIC_ADDR_VALID_MASK                      (0x8000)
#define I3CCSR_I3C_EC_STDBYCTRLMODE_STBY_CR_DEVICE_ADDR_DYNAMIC_ADDR_LOW                            (16)
#define I3CCSR_I3C_EC_STDBYCTRLMODE_STBY_CR_DEVICE_ADDR_DYNAMIC_ADDR_MASK                           (0x7f0000)
#define I3CCSR_I3C_EC_STDBYCTRLMODE_STBY_CR_DEVICE_ADDR_DYNAMIC_ADDR_VALID_LOW                      (31)
#define I3CCSR_I3C_EC_STDBYCTRLMODE_STBY_CR_DEVICE_ADDR_DYNAMIC_ADDR_VALID_MASK                     (0x80000000)
#endif
#define SOC_I3CCSR_I3C_EC_STDBYCTRLMODE_STBY_CR_CAPABILITIES                                        (0x2000418c)
#ifndef I3CCSR_I3C_EC_STDBYCTRLMODE_STBY_CR_CAPABILITIES
#define I3CCSR_I3C_EC_STDBYCTRLMODE_STBY_CR_CAPABILITIES                                            (0x8c)
#define I3CCSR_I3C_EC_STDBYCTRLMODE_STBY_CR_CAPABILITIES_SIMPLE_CRR_SUPPORT_LOW                     (5)
#define I3CCSR_I3C_EC_STDBYCTRLMODE_STBY_CR_CAPABILITIES_SIMPLE_CRR_SUPPORT_MASK                    (0x20)
#define I3CCSR_I3C_EC_STDBYCTRLMODE_STBY_CR_CAPABILITIES_TARGET_XACT_SUPPORT_LOW                    (12)
#define I3CCSR_I3C_EC_STDBYCTRLMODE_STBY_CR_CAPABILITIES_TARGET_XACT_SUPPORT_MASK                   (0x1000)
#define I3CCSR_I3C_EC_STDBYCTRLMODE_STBY_CR_CAPABILITIES_DAA_SETAASA_SUPPORT_LOW                    (13)
#define I3CCSR_I3C_EC_STDBYCTRLMODE_STBY_CR_CAPABILITIES_DAA_SETAASA_SUPPORT_MASK                   (0x2000)
#define I3CCSR_I3C_EC_STDBYCTRLMODE_STBY_CR_CAPABILITIES_DAA_SETDASA_SUPPORT_LOW                    (14)
#define I3CCSR_I3C_EC_STDBYCTRLMODE_STBY_CR_CAPABILITIES_DAA_SETDASA_SUPPORT_MASK                   (0x4000)
#define I3CCSR_I3C_EC_STDBYCTRLMODE_STBY_CR_CAPABILITIES_DAA_ENTDAA_SUPPORT_LOW                     (15)
#define I3CCSR_I3C_EC_STDBYCTRLMODE_STBY_CR_CAPABILITIES_DAA_ENTDAA_SUPPORT_MASK                    (0x8000)
#endif
#define SOC_I3CCSR_I3C_EC_STDBYCTRLMODE_STBY_CR_VIRTUAL_DEVICE_CHAR                                 (0x20004190)
#ifndef I3CCSR_I3C_EC_STDBYCTRLMODE_STBY_CR_VIRTUAL_DEVICE_CHAR
#define I3CCSR_I3C_EC_STDBYCTRLMODE_STBY_CR_VIRTUAL_DEVICE_CHAR                                     (0x90)
#define I3CCSR_I3C_EC_STDBYCTRLMODE_STBY_CR_VIRTUAL_DEVICE_CHAR_PID_HI_LOW                          (1)
#define I3CCSR_I3C_EC_STDBYCTRLMODE_STBY_CR_VIRTUAL_DEVICE_CHAR_PID_HI_MASK                         (0xfffe)
#define I3CCSR_I3C_EC_STDBYCTRLMODE_STBY_CR_VIRTUAL_DEVICE_CHAR_DCR_LOW                             (16)
#define I3CCSR_I3C_EC_STDBYCTRLMODE_STBY_CR_VIRTUAL_DEVICE_CHAR_DCR_MASK                            (0xff0000)
#define I3CCSR_I3C_EC_STDBYCTRLMODE_STBY_CR_VIRTUAL_DEVICE_CHAR_BCR_VAR_LOW                         (24)
#define I3CCSR_I3C_EC_STDBYCTRLMODE_STBY_CR_VIRTUAL_DEVICE_CHAR_BCR_VAR_MASK                        (0x1f000000)
#define I3CCSR_I3C_EC_STDBYCTRLMODE_STBY_CR_VIRTUAL_DEVICE_CHAR_BCR_FIXED_LOW                       (29)
#define I3CCSR_I3C_EC_STDBYCTRLMODE_STBY_CR_VIRTUAL_DEVICE_CHAR_BCR_FIXED_MASK                      (0xe0000000)
#endif
#define SOC_I3CCSR_I3C_EC_STDBYCTRLMODE_STBY_CR_STATUS                                              (0x20004194)
#ifndef I3CCSR_I3C_EC_STDBYCTRLMODE_STBY_CR_STATUS
#define I3CCSR_I3C_EC_STDBYCTRLMODE_STBY_CR_STATUS                                                  (0x94)
#define I3CCSR_I3C_EC_STDBYCTRLMODE_STBY_CR_STATUS_AC_CURRENT_OWN_LOW                               (2)
#define I3CCSR_I3C_EC_STDBYCTRLMODE_STBY_CR_STATUS_AC_CURRENT_OWN_MASK                              (0x4)
#define I3CCSR_I3C_EC_STDBYCTRLMODE_STBY_CR_STATUS_SIMPLE_CRR_STATUS_LOW                            (5)
#define I3CCSR_I3C_EC_STDBYCTRLMODE_STBY_CR_STATUS_SIMPLE_CRR_STATUS_MASK                           (0xe0)
#define I3CCSR_I3C_EC_STDBYCTRLMODE_STBY_CR_STATUS_HJ_REQ_STATUS_LOW                                (8)
#define I3CCSR_I3C_EC_STDBYCTRLMODE_STBY_CR_STATUS_HJ_REQ_STATUS_MASK                               (0x100)
#endif
#define SOC_I3CCSR_I3C_EC_STDBYCTRLMODE_STBY_CR_DEVICE_CHAR                                         (0x20004198)
#ifndef I3CCSR_I3C_EC_STDBYCTRLMODE_STBY_CR_DEVICE_CHAR
#define I3CCSR_I3C_EC_STDBYCTRLMODE_STBY_CR_DEVICE_CHAR                                             (0x98)
#define I3CCSR_I3C_EC_STDBYCTRLMODE_STBY_CR_DEVICE_CHAR_PID_HI_LOW                                  (1)
#define I3CCSR_I3C_EC_STDBYCTRLMODE_STBY_CR_DEVICE_CHAR_PID_HI_MASK                                 (0xfffe)
#define I3CCSR_I3C_EC_STDBYCTRLMODE_STBY_CR_DEVICE_CHAR_DCR_LOW                                     (16)
#define I3CCSR_I3C_EC_STDBYCTRLMODE_STBY_CR_DEVICE_CHAR_DCR_MASK                                    (0xff0000)
#define I3CCSR_I3C_EC_STDBYCTRLMODE_STBY_CR_DEVICE_CHAR_BCR_VAR_LOW                                 (24)
#define I3CCSR_I3C_EC_STDBYCTRLMODE_STBY_CR_DEVICE_CHAR_BCR_VAR_MASK                                (0x1f000000)
#define I3CCSR_I3C_EC_STDBYCTRLMODE_STBY_CR_DEVICE_CHAR_BCR_FIXED_LOW                               (29)
#define I3CCSR_I3C_EC_STDBYCTRLMODE_STBY_CR_DEVICE_CHAR_BCR_FIXED_MASK                              (0xe0000000)
#endif
#define SOC_I3CCSR_I3C_EC_STDBYCTRLMODE_STBY_CR_DEVICE_PID_LO                                       (0x2000419c)
#ifndef I3CCSR_I3C_EC_STDBYCTRLMODE_STBY_CR_DEVICE_PID_LO
#define I3CCSR_I3C_EC_STDBYCTRLMODE_STBY_CR_DEVICE_PID_LO                                           (0x9c)
#endif
#define SOC_I3CCSR_I3C_EC_STDBYCTRLMODE_STBY_CR_INTR_STATUS                                         (0x200041a0)
#ifndef I3CCSR_I3C_EC_STDBYCTRLMODE_STBY_CR_INTR_STATUS
#define I3CCSR_I3C_EC_STDBYCTRLMODE_STBY_CR_INTR_STATUS                                             (0xa0)
#define I3CCSR_I3C_EC_STDBYCTRLMODE_STBY_CR_INTR_STATUS_ACR_HANDOFF_OK_REMAIN_STAT_LOW              (0)
#define I3CCSR_I3C_EC_STDBYCTRLMODE_STBY_CR_INTR_STATUS_ACR_HANDOFF_OK_REMAIN_STAT_MASK             (0x1)
#define I3CCSR_I3C_EC_STDBYCTRLMODE_STBY_CR_INTR_STATUS_ACR_HANDOFF_OK_PRIMED_STAT_LOW              (1)
#define I3CCSR_I3C_EC_STDBYCTRLMODE_STBY_CR_INTR_STATUS_ACR_HANDOFF_OK_PRIMED_STAT_MASK             (0x2)
#define I3CCSR_I3C_EC_STDBYCTRLMODE_STBY_CR_INTR_STATUS_ACR_HANDOFF_ERR_FAIL_STAT_LOW               (2)
#define I3CCSR_I3C_EC_STDBYCTRLMODE_STBY_CR_INTR_STATUS_ACR_HANDOFF_ERR_FAIL_STAT_MASK              (0x4)
#define I3CCSR_I3C_EC_STDBYCTRLMODE_STBY_CR_INTR_STATUS_ACR_HANDOFF_ERR_M3_STAT_LOW                 (3)
#define I3CCSR_I3C_EC_STDBYCTRLMODE_STBY_CR_INTR_STATUS_ACR_HANDOFF_ERR_M3_STAT_MASK                (0x8)
#define I3CCSR_I3C_EC_STDBYCTRLMODE_STBY_CR_INTR_STATUS_CRR_RESPONSE_STAT_LOW                       (10)
#define I3CCSR_I3C_EC_STDBYCTRLMODE_STBY_CR_INTR_STATUS_CRR_RESPONSE_STAT_MASK                      (0x400)
#define I3CCSR_I3C_EC_STDBYCTRLMODE_STBY_CR_INTR_STATUS_STBY_CR_DYN_ADDR_STAT_LOW                   (11)
#define I3CCSR_I3C_EC_STDBYCTRLMODE_STBY_CR_INTR_STATUS_STBY_CR_DYN_ADDR_STAT_MASK                  (0x800)
#define I3CCSR_I3C_EC_STDBYCTRLMODE_STBY_CR_INTR_STATUS_STBY_CR_ACCEPT_NACKED_STAT_LOW              (12)
#define I3CCSR_I3C_EC_STDBYCTRLMODE_STBY_CR_INTR_STATUS_STBY_CR_ACCEPT_NACKED_STAT_MASK             (0x1000)
#define I3CCSR_I3C_EC_STDBYCTRLMODE_STBY_CR_INTR_STATUS_STBY_CR_ACCEPT_OK_STAT_LOW                  (13)
#define I3CCSR_I3C_EC_STDBYCTRLMODE_STBY_CR_INTR_STATUS_STBY_CR_ACCEPT_OK_STAT_MASK                 (0x2000)
#define I3CCSR_I3C_EC_STDBYCTRLMODE_STBY_CR_INTR_STATUS_STBY_CR_ACCEPT_ERR_STAT_LOW                 (14)
#define I3CCSR_I3C_EC_STDBYCTRLMODE_STBY_CR_INTR_STATUS_STBY_CR_ACCEPT_ERR_STAT_MASK                (0x4000)
#define I3CCSR_I3C_EC_STDBYCTRLMODE_STBY_CR_INTR_STATUS_STBY_CR_OP_RSTACT_STAT_LOW                  (16)
#define I3CCSR_I3C_EC_STDBYCTRLMODE_STBY_CR_INTR_STATUS_STBY_CR_OP_RSTACT_STAT_MASK                 (0x10000)
#define I3CCSR_I3C_EC_STDBYCTRLMODE_STBY_CR_INTR_STATUS_CCC_PARAM_MODIFIED_STAT_LOW                 (17)
#define I3CCSR_I3C_EC_STDBYCTRLMODE_STBY_CR_INTR_STATUS_CCC_PARAM_MODIFIED_STAT_MASK                (0x20000)
#define I3CCSR_I3C_EC_STDBYCTRLMODE_STBY_CR_INTR_STATUS_CCC_UNHANDLED_NACK_STAT_LOW                 (18)
#define I3CCSR_I3C_EC_STDBYCTRLMODE_STBY_CR_INTR_STATUS_CCC_UNHANDLED_NACK_STAT_MASK                (0x40000)
#define I3CCSR_I3C_EC_STDBYCTRLMODE_STBY_CR_INTR_STATUS_CCC_FATAL_RSTDAA_ERR_STAT_LOW               (19)
#define I3CCSR_I3C_EC_STDBYCTRLMODE_STBY_CR_INTR_STATUS_CCC_FATAL_RSTDAA_ERR_STAT_MASK              (0x80000)
#endif
#define SOC_I3CCSR_I3C_EC_STDBYCTRLMODE_STBY_CR_VIRTUAL_DEVICE_PID_LO                               (0x200041a4)
#ifndef I3CCSR_I3C_EC_STDBYCTRLMODE_STBY_CR_VIRTUAL_DEVICE_PID_LO
#define I3CCSR_I3C_EC_STDBYCTRLMODE_STBY_CR_VIRTUAL_DEVICE_PID_LO                                   (0xa4)
#endif
#define SOC_I3CCSR_I3C_EC_STDBYCTRLMODE_STBY_CR_INTR_SIGNAL_ENABLE                                  (0x200041a8)
#ifndef I3CCSR_I3C_EC_STDBYCTRLMODE_STBY_CR_INTR_SIGNAL_ENABLE
#define I3CCSR_I3C_EC_STDBYCTRLMODE_STBY_CR_INTR_SIGNAL_ENABLE                                      (0xa8)
#define I3CCSR_I3C_EC_STDBYCTRLMODE_STBY_CR_INTR_SIGNAL_ENABLE_ACR_HANDOFF_OK_REMAIN_SIGNAL_EN_LOW  (0)
#define I3CCSR_I3C_EC_STDBYCTRLMODE_STBY_CR_INTR_SIGNAL_ENABLE_ACR_HANDOFF_OK_REMAIN_SIGNAL_EN_MASK (0x1)
#define I3CCSR_I3C_EC_STDBYCTRLMODE_STBY_CR_INTR_SIGNAL_ENABLE_ACR_HANDOFF_OK_PRIMED_SIGNAL_EN_LOW  (1)
#define I3CCSR_I3C_EC_STDBYCTRLMODE_STBY_CR_INTR_SIGNAL_ENABLE_ACR_HANDOFF_OK_PRIMED_SIGNAL_EN_MASK (0x2)
#define I3CCSR_I3C_EC_STDBYCTRLMODE_STBY_CR_INTR_SIGNAL_ENABLE_ACR_HANDOFF_ERR_FAIL_SIGNAL_EN_LOW   (2)
#define I3CCSR_I3C_EC_STDBYCTRLMODE_STBY_CR_INTR_SIGNAL_ENABLE_ACR_HANDOFF_ERR_FAIL_SIGNAL_EN_MASK  (0x4)
#define I3CCSR_I3C_EC_STDBYCTRLMODE_STBY_CR_INTR_SIGNAL_ENABLE_ACR_HANDOFF_ERR_M3_SIGNAL_EN_LOW     (3)
#define I3CCSR_I3C_EC_STDBYCTRLMODE_STBY_CR_INTR_SIGNAL_ENABLE_ACR_HANDOFF_ERR_M3_SIGNAL_EN_MASK    (0x8)
#define I3CCSR_I3C_EC_STDBYCTRLMODE_STBY_CR_INTR_SIGNAL_ENABLE_CRR_RESPONSE_SIGNAL_EN_LOW           (10)
#define I3CCSR_I3C_EC_STDBYCTRLMODE_STBY_CR_INTR_SIGNAL_ENABLE_CRR_RESPONSE_SIGNAL_EN_MASK          (0x400)
#define I3CCSR_I3C_EC_STDBYCTRLMODE_STBY_CR_INTR_SIGNAL_ENABLE_STBY_CR_DYN_ADDR_SIGNAL_EN_LOW       (11)
#define I3CCSR_I3C_EC_STDBYCTRLMODE_STBY_CR_INTR_SIGNAL_ENABLE_STBY_CR_DYN_ADDR_SIGNAL_EN_MASK      (0x800)
#define I3CCSR_I3C_EC_STDBYCTRLMODE_STBY_CR_INTR_SIGNAL_ENABLE_STBY_CR_ACCEPT_NACKED_SIGNAL_EN_LOW  (12)
#define I3CCSR_I3C_EC_STDBYCTRLMODE_STBY_CR_INTR_SIGNAL_ENABLE_STBY_CR_ACCEPT_NACKED_SIGNAL_EN_MASK (0x1000)
#define I3CCSR_I3C_EC_STDBYCTRLMODE_STBY_CR_INTR_SIGNAL_ENABLE_STBY_CR_ACCEPT_OK_SIGNAL_EN_LOW      (13)
#define I3CCSR_I3C_EC_STDBYCTRLMODE_STBY_CR_INTR_SIGNAL_ENABLE_STBY_CR_ACCEPT_OK_SIGNAL_EN_MASK     (0x2000)
#define I3CCSR_I3C_EC_STDBYCTRLMODE_STBY_CR_INTR_SIGNAL_ENABLE_STBY_CR_ACCEPT_ERR_SIGNAL_EN_LOW     (14)
#define I3CCSR_I3C_EC_STDBYCTRLMODE_STBY_CR_INTR_SIGNAL_ENABLE_STBY_CR_ACCEPT_ERR_SIGNAL_EN_MASK    (0x4000)
#define I3CCSR_I3C_EC_STDBYCTRLMODE_STBY_CR_INTR_SIGNAL_ENABLE_STBY_CR_OP_RSTACT_SIGNAL_EN_LOW      (16)
#define I3CCSR_I3C_EC_STDBYCTRLMODE_STBY_CR_INTR_SIGNAL_ENABLE_STBY_CR_OP_RSTACT_SIGNAL_EN_MASK     (0x10000)
#define I3CCSR_I3C_EC_STDBYCTRLMODE_STBY_CR_INTR_SIGNAL_ENABLE_CCC_PARAM_MODIFIED_SIGNAL_EN_LOW     (17)
#define I3CCSR_I3C_EC_STDBYCTRLMODE_STBY_CR_INTR_SIGNAL_ENABLE_CCC_PARAM_MODIFIED_SIGNAL_EN_MASK    (0x20000)
#define I3CCSR_I3C_EC_STDBYCTRLMODE_STBY_CR_INTR_SIGNAL_ENABLE_CCC_UNHANDLED_NACK_SIGNAL_EN_LOW     (18)
#define I3CCSR_I3C_EC_STDBYCTRLMODE_STBY_CR_INTR_SIGNAL_ENABLE_CCC_UNHANDLED_NACK_SIGNAL_EN_MASK    (0x40000)
#define I3CCSR_I3C_EC_STDBYCTRLMODE_STBY_CR_INTR_SIGNAL_ENABLE_CCC_FATAL_RSTDAA_ERR_SIGNAL_EN_LOW   (19)
#define I3CCSR_I3C_EC_STDBYCTRLMODE_STBY_CR_INTR_SIGNAL_ENABLE_CCC_FATAL_RSTDAA_ERR_SIGNAL_EN_MASK  (0x80000)
#endif
#define SOC_I3CCSR_I3C_EC_STDBYCTRLMODE_STBY_CR_INTR_FORCE                                          (0x200041ac)
#ifndef I3CCSR_I3C_EC_STDBYCTRLMODE_STBY_CR_INTR_FORCE
#define I3CCSR_I3C_EC_STDBYCTRLMODE_STBY_CR_INTR_FORCE                                              (0xac)
#define I3CCSR_I3C_EC_STDBYCTRLMODE_STBY_CR_INTR_FORCE_CRR_RESPONSE_FORCE_LOW                       (10)
#define I3CCSR_I3C_EC_STDBYCTRLMODE_STBY_CR_INTR_FORCE_CRR_RESPONSE_FORCE_MASK                      (0x400)
#define I3CCSR_I3C_EC_STDBYCTRLMODE_STBY_CR_INTR_FORCE_STBY_CR_DYN_ADDR_FORCE_LOW                   (11)
#define I3CCSR_I3C_EC_STDBYCTRLMODE_STBY_CR_INTR_FORCE_STBY_CR_DYN_ADDR_FORCE_MASK                  (0x800)
#define I3CCSR_I3C_EC_STDBYCTRLMODE_STBY_CR_INTR_FORCE_STBY_CR_ACCEPT_NACKED_FORCE_LOW              (12)
#define I3CCSR_I3C_EC_STDBYCTRLMODE_STBY_CR_INTR_FORCE_STBY_CR_ACCEPT_NACKED_FORCE_MASK             (0x1000)
#define I3CCSR_I3C_EC_STDBYCTRLMODE_STBY_CR_INTR_FORCE_STBY_CR_ACCEPT_OK_FORCE_LOW                  (13)
#define I3CCSR_I3C_EC_STDBYCTRLMODE_STBY_CR_INTR_FORCE_STBY_CR_ACCEPT_OK_FORCE_MASK                 (0x2000)
#define I3CCSR_I3C_EC_STDBYCTRLMODE_STBY_CR_INTR_FORCE_STBY_CR_ACCEPT_ERR_FORCE_LOW                 (14)
#define I3CCSR_I3C_EC_STDBYCTRLMODE_STBY_CR_INTR_FORCE_STBY_CR_ACCEPT_ERR_FORCE_MASK                (0x4000)
#define I3CCSR_I3C_EC_STDBYCTRLMODE_STBY_CR_INTR_FORCE_STBY_CR_OP_RSTACT_FORCE_LOW                  (16)
#define I3CCSR_I3C_EC_STDBYCTRLMODE_STBY_CR_INTR_FORCE_STBY_CR_OP_RSTACT_FORCE_MASK                 (0x10000)
#define I3CCSR_I3C_EC_STDBYCTRLMODE_STBY_CR_INTR_FORCE_CCC_PARAM_MODIFIED_FORCE_LOW                 (17)
#define I3CCSR_I3C_EC_STDBYCTRLMODE_STBY_CR_INTR_FORCE_CCC_PARAM_MODIFIED_FORCE_MASK                (0x20000)
#define I3CCSR_I3C_EC_STDBYCTRLMODE_STBY_CR_INTR_FORCE_CCC_UNHANDLED_NACK_FORCE_LOW                 (18)
#define I3CCSR_I3C_EC_STDBYCTRLMODE_STBY_CR_INTR_FORCE_CCC_UNHANDLED_NACK_FORCE_MASK                (0x40000)
#define I3CCSR_I3C_EC_STDBYCTRLMODE_STBY_CR_INTR_FORCE_CCC_FATAL_RSTDAA_ERR_FORCE_LOW               (19)
#define I3CCSR_I3C_EC_STDBYCTRLMODE_STBY_CR_INTR_FORCE_CCC_FATAL_RSTDAA_ERR_FORCE_MASK              (0x80000)
#endif
#define SOC_I3CCSR_I3C_EC_STDBYCTRLMODE_STBY_CR_CCC_CONFIG_GETCAPS                                  (0x200041b0)
#ifndef I3CCSR_I3C_EC_STDBYCTRLMODE_STBY_CR_CCC_CONFIG_GETCAPS
#define I3CCSR_I3C_EC_STDBYCTRLMODE_STBY_CR_CCC_CONFIG_GETCAPS                                      (0xb0)
#define I3CCSR_I3C_EC_STDBYCTRLMODE_STBY_CR_CCC_CONFIG_GETCAPS_F2_CRCAP1_BUS_CONFIG_LOW             (0)
#define I3CCSR_I3C_EC_STDBYCTRLMODE_STBY_CR_CCC_CONFIG_GETCAPS_F2_CRCAP1_BUS_CONFIG_MASK            (0x7)
#define I3CCSR_I3C_EC_STDBYCTRLMODE_STBY_CR_CCC_CONFIG_GETCAPS_F2_CRCAP2_DEV_INTERACT_LOW           (8)
#define I3CCSR_I3C_EC_STDBYCTRLMODE_STBY_CR_CCC_CONFIG_GETCAPS_F2_CRCAP2_DEV_INTERACT_MASK          (0xf00)
#endif
#define SOC_I3CCSR_I3C_EC_STDBYCTRLMODE_STBY_CR_CCC_CONFIG_RSTACT_PARAMS                            (0x200041b4)
#ifndef I3CCSR_I3C_EC_STDBYCTRLMODE_STBY_CR_CCC_CONFIG_RSTACT_PARAMS
#define I3CCSR_I3C_EC_STDBYCTRLMODE_STBY_CR_CCC_CONFIG_RSTACT_PARAMS                                (0xb4)
#define I3CCSR_I3C_EC_STDBYCTRLMODE_STBY_CR_CCC_CONFIG_RSTACT_PARAMS_RST_ACTION_LOW                 (0)
#define I3CCSR_I3C_EC_STDBYCTRLMODE_STBY_CR_CCC_CONFIG_RSTACT_PARAMS_RST_ACTION_MASK                (0xff)
#define I3CCSR_I3C_EC_STDBYCTRLMODE_STBY_CR_CCC_CONFIG_RSTACT_PARAMS_RESET_TIME_PERIPHERAL_LOW      (8)
#define I3CCSR_I3C_EC_STDBYCTRLMODE_STBY_CR_CCC_CONFIG_RSTACT_PARAMS_RESET_TIME_PERIPHERAL_MASK     (0xff00)
#define I3CCSR_I3C_EC_STDBYCTRLMODE_STBY_CR_CCC_CONFIG_RSTACT_PARAMS_RESET_TIME_TARGET_LOW          (16)
#define I3CCSR_I3C_EC_STDBYCTRLMODE_STBY_CR_CCC_CONFIG_RSTACT_PARAMS_RESET_TIME_TARGET_MASK         (0xff0000)
#define I3CCSR_I3C_EC_STDBYCTRLMODE_STBY_CR_CCC_CONFIG_RSTACT_PARAMS_RESET_DYNAMIC_ADDR_LOW         (31)
#define I3CCSR_I3C_EC_STDBYCTRLMODE_STBY_CR_CCC_CONFIG_RSTACT_PARAMS_RESET_DYNAMIC_ADDR_MASK        (0x80000000)
#endif
#define SOC_I3CCSR_I3C_EC_STDBYCTRLMODE_STBY_CR_VIRT_DEVICE_ADDR                                    (0x200041b8)
#ifndef I3CCSR_I3C_EC_STDBYCTRLMODE_STBY_CR_VIRT_DEVICE_ADDR
#define I3CCSR_I3C_EC_STDBYCTRLMODE_STBY_CR_VIRT_DEVICE_ADDR                                        (0xb8)
#define I3CCSR_I3C_EC_STDBYCTRLMODE_STBY_CR_VIRT_DEVICE_ADDR_VIRT_STATIC_ADDR_LOW                   (0)
#define I3CCSR_I3C_EC_STDBYCTRLMODE_STBY_CR_VIRT_DEVICE_ADDR_VIRT_STATIC_ADDR_MASK                  (0x7f)
#define I3CCSR_I3C_EC_STDBYCTRLMODE_STBY_CR_VIRT_DEVICE_ADDR_VIRT_STATIC_ADDR_VALID_LOW             (15)
#define I3CCSR_I3C_EC_STDBYCTRLMODE_STBY_CR_VIRT_DEVICE_ADDR_VIRT_STATIC_ADDR_VALID_MASK            (0x8000)
#define I3CCSR_I3C_EC_STDBYCTRLMODE_STBY_CR_VIRT_DEVICE_ADDR_VIRT_DYNAMIC_ADDR_LOW                  (16)
#define I3CCSR_I3C_EC_STDBYCTRLMODE_STBY_CR_VIRT_DEVICE_ADDR_VIRT_DYNAMIC_ADDR_MASK                 (0x7f0000)
#define I3CCSR_I3C_EC_STDBYCTRLMODE_STBY_CR_VIRT_DEVICE_ADDR_VIRT_DYNAMIC_ADDR_VALID_LOW            (31)
#define I3CCSR_I3C_EC_STDBYCTRLMODE_STBY_CR_VIRT_DEVICE_ADDR_VIRT_DYNAMIC_ADDR_VALID_MASK           (0x80000000)
#endif
#define SOC_I3CCSR_I3C_EC_STDBYCTRLMODE___RSVD_3                                                    (0x200041bc)
#ifndef I3CCSR_I3C_EC_STDBYCTRLMODE___RSVD_3
#define I3CCSR_I3C_EC_STDBYCTRLMODE___RSVD_3                                                        (0xbc)
#endif
#define SOC_I3CCSR_I3C_EC_TTI_START                                                                 (0x200041c0)
#define SOC_I3CCSR_I3C_EC_TTI_EXTCAP_HEADER                                                         (0x200041c0)
#ifndef I3CCSR_I3C_EC_TTI_EXTCAP_HEADER
#define I3CCSR_I3C_EC_TTI_EXTCAP_HEADER                                                             (0xc0)
#define I3CCSR_I3C_EC_TTI_EXTCAP_HEADER_CAP_ID_LOW                                                  (0)
#define I3CCSR_I3C_EC_TTI_EXTCAP_HEADER_CAP_ID_MASK                                                 (0xff)
#define I3CCSR_I3C_EC_TTI_EXTCAP_HEADER_CAP_LENGTH_LOW                                              (8)
#define I3CCSR_I3C_EC_TTI_EXTCAP_HEADER_CAP_LENGTH_MASK                                             (0xffff00)
#endif
#define SOC_I3CCSR_I3C_EC_TTI_CONTROL                                                               (0x200041c4)
#ifndef I3CCSR_I3C_EC_TTI_CONTROL
#define I3CCSR_I3C_EC_TTI_CONTROL                                                                   (0xc4)
#define I3CCSR_I3C_EC_TTI_CONTROL_HJ_EN_LOW                                                         (10)
#define I3CCSR_I3C_EC_TTI_CONTROL_HJ_EN_MASK                                                        (0x400)
#define I3CCSR_I3C_EC_TTI_CONTROL_CRR_EN_LOW                                                        (11)
#define I3CCSR_I3C_EC_TTI_CONTROL_CRR_EN_MASK                                                       (0x800)
#define I3CCSR_I3C_EC_TTI_CONTROL_IBI_EN_LOW                                                        (12)
#define I3CCSR_I3C_EC_TTI_CONTROL_IBI_EN_MASK                                                       (0x1000)
#define I3CCSR_I3C_EC_TTI_CONTROL_IBI_RETRY_NUM_LOW                                                 (13)
#define I3CCSR_I3C_EC_TTI_CONTROL_IBI_RETRY_NUM_MASK                                                (0xe000)
#endif
#define SOC_I3CCSR_I3C_EC_TTI_STATUS                                                                (0x200041c8)
#ifndef I3CCSR_I3C_EC_TTI_STATUS
#define I3CCSR_I3C_EC_TTI_STATUS                                                                    (0xc8)
#define I3CCSR_I3C_EC_TTI_STATUS_PROTOCOL_ERROR_LOW                                                 (13)
#define I3CCSR_I3C_EC_TTI_STATUS_PROTOCOL_ERROR_MASK                                                (0x2000)
#define I3CCSR_I3C_EC_TTI_STATUS_LAST_IBI_STATUS_LOW                                                (14)
#define I3CCSR_I3C_EC_TTI_STATUS_LAST_IBI_STATUS_MASK                                               (0xc000)
#endif
#define SOC_I3CCSR_I3C_EC_TTI_RESET_CONTROL                                                         (0x200041cc)
#ifndef I3CCSR_I3C_EC_TTI_RESET_CONTROL
#define I3CCSR_I3C_EC_TTI_RESET_CONTROL                                                             (0xcc)
#define I3CCSR_I3C_EC_TTI_RESET_CONTROL_SOFT_RST_LOW                                                (0)
#define I3CCSR_I3C_EC_TTI_RESET_CONTROL_SOFT_RST_MASK                                               (0x1)
#define I3CCSR_I3C_EC_TTI_RESET_CONTROL_TX_DESC_RST_LOW                                             (1)
#define I3CCSR_I3C_EC_TTI_RESET_CONTROL_TX_DESC_RST_MASK                                            (0x2)
#define I3CCSR_I3C_EC_TTI_RESET_CONTROL_RX_DESC_RST_LOW                                             (2)
#define I3CCSR_I3C_EC_TTI_RESET_CONTROL_RX_DESC_RST_MASK                                            (0x4)
#define I3CCSR_I3C_EC_TTI_RESET_CONTROL_TX_DATA_RST_LOW                                             (3)
#define I3CCSR_I3C_EC_TTI_RESET_CONTROL_TX_DATA_RST_MASK                                            (0x8)
#define I3CCSR_I3C_EC_TTI_RESET_CONTROL_RX_DATA_RST_LOW                                             (4)
#define I3CCSR_I3C_EC_TTI_RESET_CONTROL_RX_DATA_RST_MASK                                            (0x10)
#define I3CCSR_I3C_EC_TTI_RESET_CONTROL_IBI_QUEUE_RST_LOW                                           (5)
#define I3CCSR_I3C_EC_TTI_RESET_CONTROL_IBI_QUEUE_RST_MASK                                          (0x20)
#endif
#define SOC_I3CCSR_I3C_EC_TTI_INTERRUPT_STATUS                                                      (0x200041d0)
#ifndef I3CCSR_I3C_EC_TTI_INTERRUPT_STATUS
#define I3CCSR_I3C_EC_TTI_INTERRUPT_STATUS                                                          (0xd0)
#define I3CCSR_I3C_EC_TTI_INTERRUPT_STATUS_RX_DESC_STAT_LOW                                         (0)
#define I3CCSR_I3C_EC_TTI_INTERRUPT_STATUS_RX_DESC_STAT_MASK                                        (0x1)
#define I3CCSR_I3C_EC_TTI_INTERRUPT_STATUS_TX_DESC_STAT_LOW                                         (1)
#define I3CCSR_I3C_EC_TTI_INTERRUPT_STATUS_TX_DESC_STAT_MASK                                        (0x2)
#define I3CCSR_I3C_EC_TTI_INTERRUPT_STATUS_RX_DESC_TIMEOUT_LOW                                      (2)
#define I3CCSR_I3C_EC_TTI_INTERRUPT_STATUS_RX_DESC_TIMEOUT_MASK                                     (0x4)
#define I3CCSR_I3C_EC_TTI_INTERRUPT_STATUS_TX_DESC_TIMEOUT_LOW                                      (3)
#define I3CCSR_I3C_EC_TTI_INTERRUPT_STATUS_TX_DESC_TIMEOUT_MASK                                     (0x8)
#define I3CCSR_I3C_EC_TTI_INTERRUPT_STATUS_TX_DATA_THLD_STAT_LOW                                    (8)
#define I3CCSR_I3C_EC_TTI_INTERRUPT_STATUS_TX_DATA_THLD_STAT_MASK                                   (0x100)
#define I3CCSR_I3C_EC_TTI_INTERRUPT_STATUS_RX_DATA_THLD_STAT_LOW                                    (9)
#define I3CCSR_I3C_EC_TTI_INTERRUPT_STATUS_RX_DATA_THLD_STAT_MASK                                   (0x200)
#define I3CCSR_I3C_EC_TTI_INTERRUPT_STATUS_TX_DESC_THLD_STAT_LOW                                    (10)
#define I3CCSR_I3C_EC_TTI_INTERRUPT_STATUS_TX_DESC_THLD_STAT_MASK                                   (0x400)
#define I3CCSR_I3C_EC_TTI_INTERRUPT_STATUS_RX_DESC_THLD_STAT_LOW                                    (11)
#define I3CCSR_I3C_EC_TTI_INTERRUPT_STATUS_RX_DESC_THLD_STAT_MASK                                   (0x800)
#define I3CCSR_I3C_EC_TTI_INTERRUPT_STATUS_IBI_THLD_STAT_LOW                                        (12)
#define I3CCSR_I3C_EC_TTI_INTERRUPT_STATUS_IBI_THLD_STAT_MASK                                       (0x1000)
#define I3CCSR_I3C_EC_TTI_INTERRUPT_STATUS_IBI_DONE_LOW                                             (13)
#define I3CCSR_I3C_EC_TTI_INTERRUPT_STATUS_IBI_DONE_MASK                                            (0x2000)
#define I3CCSR_I3C_EC_TTI_INTERRUPT_STATUS_PENDING_INTERRUPT_LOW                                    (15)
#define I3CCSR_I3C_EC_TTI_INTERRUPT_STATUS_PENDING_INTERRUPT_MASK                                   (0x78000)
#define I3CCSR_I3C_EC_TTI_INTERRUPT_STATUS_TRANSFER_ABORT_STAT_LOW                                  (25)
#define I3CCSR_I3C_EC_TTI_INTERRUPT_STATUS_TRANSFER_ABORT_STAT_MASK                                 (0x2000000)
#define I3CCSR_I3C_EC_TTI_INTERRUPT_STATUS_TX_DESC_COMPLETE_LOW                                     (26)
#define I3CCSR_I3C_EC_TTI_INTERRUPT_STATUS_TX_DESC_COMPLETE_MASK                                    (0x4000000)
#define I3CCSR_I3C_EC_TTI_INTERRUPT_STATUS_TRANSFER_ERR_STAT_LOW                                    (31)
#define I3CCSR_I3C_EC_TTI_INTERRUPT_STATUS_TRANSFER_ERR_STAT_MASK                                   (0x80000000)
#endif
#define SOC_I3CCSR_I3C_EC_TTI_INTERRUPT_ENABLE                                                      (0x200041d4)
#ifndef I3CCSR_I3C_EC_TTI_INTERRUPT_ENABLE
#define I3CCSR_I3C_EC_TTI_INTERRUPT_ENABLE                                                          (0xd4)
#define I3CCSR_I3C_EC_TTI_INTERRUPT_ENABLE_RX_DESC_STAT_EN_LOW                                      (0)
#define I3CCSR_I3C_EC_TTI_INTERRUPT_ENABLE_RX_DESC_STAT_EN_MASK                                     (0x1)
#define I3CCSR_I3C_EC_TTI_INTERRUPT_ENABLE_TX_DESC_STAT_EN_LOW                                      (1)
#define I3CCSR_I3C_EC_TTI_INTERRUPT_ENABLE_TX_DESC_STAT_EN_MASK                                     (0x2)
#define I3CCSR_I3C_EC_TTI_INTERRUPT_ENABLE_RX_DESC_TIMEOUT_EN_LOW                                   (2)
#define I3CCSR_I3C_EC_TTI_INTERRUPT_ENABLE_RX_DESC_TIMEOUT_EN_MASK                                  (0x4)
#define I3CCSR_I3C_EC_TTI_INTERRUPT_ENABLE_TX_DESC_TIMEOUT_EN_LOW                                   (3)
#define I3CCSR_I3C_EC_TTI_INTERRUPT_ENABLE_TX_DESC_TIMEOUT_EN_MASK                                  (0x8)
#define I3CCSR_I3C_EC_TTI_INTERRUPT_ENABLE_TX_DATA_THLD_STAT_EN_LOW                                 (8)
#define I3CCSR_I3C_EC_TTI_INTERRUPT_ENABLE_TX_DATA_THLD_STAT_EN_MASK                                (0x100)
#define I3CCSR_I3C_EC_TTI_INTERRUPT_ENABLE_RX_DATA_THLD_STAT_EN_LOW                                 (9)
#define I3CCSR_I3C_EC_TTI_INTERRUPT_ENABLE_RX_DATA_THLD_STAT_EN_MASK                                (0x200)
#define I3CCSR_I3C_EC_TTI_INTERRUPT_ENABLE_TX_DESC_THLD_STAT_EN_LOW                                 (10)
#define I3CCSR_I3C_EC_TTI_INTERRUPT_ENABLE_TX_DESC_THLD_STAT_EN_MASK                                (0x400)
#define I3CCSR_I3C_EC_TTI_INTERRUPT_ENABLE_RX_DESC_THLD_STAT_EN_LOW                                 (11)
#define I3CCSR_I3C_EC_TTI_INTERRUPT_ENABLE_RX_DESC_THLD_STAT_EN_MASK                                (0x800)
#define I3CCSR_I3C_EC_TTI_INTERRUPT_ENABLE_IBI_THLD_STAT_EN_LOW                                     (12)
#define I3CCSR_I3C_EC_TTI_INTERRUPT_ENABLE_IBI_THLD_STAT_EN_MASK                                    (0x1000)
#define I3CCSR_I3C_EC_TTI_INTERRUPT_ENABLE_IBI_DONE_EN_LOW                                          (13)
#define I3CCSR_I3C_EC_TTI_INTERRUPT_ENABLE_IBI_DONE_EN_MASK                                         (0x2000)
#define I3CCSR_I3C_EC_TTI_INTERRUPT_ENABLE_TRANSFER_ABORT_STAT_EN_LOW                               (25)
#define I3CCSR_I3C_EC_TTI_INTERRUPT_ENABLE_TRANSFER_ABORT_STAT_EN_MASK                              (0x2000000)
#define I3CCSR_I3C_EC_TTI_INTERRUPT_ENABLE_TX_DESC_COMPLETE_EN_LOW                                  (26)
#define I3CCSR_I3C_EC_TTI_INTERRUPT_ENABLE_TX_DESC_COMPLETE_EN_MASK                                 (0x4000000)
#define I3CCSR_I3C_EC_TTI_INTERRUPT_ENABLE_TRANSFER_ERR_STAT_EN_LOW                                 (31)
#define I3CCSR_I3C_EC_TTI_INTERRUPT_ENABLE_TRANSFER_ERR_STAT_EN_MASK                                (0x80000000)
#endif
#define SOC_I3CCSR_I3C_EC_TTI_INTERRUPT_FORCE                                                       (0x200041d8)
#ifndef I3CCSR_I3C_EC_TTI_INTERRUPT_FORCE
#define I3CCSR_I3C_EC_TTI_INTERRUPT_FORCE                                                           (0xd8)
#define I3CCSR_I3C_EC_TTI_INTERRUPT_FORCE_RX_DESC_STAT_FORCE_LOW                                    (0)
#define I3CCSR_I3C_EC_TTI_INTERRUPT_FORCE_RX_DESC_STAT_FORCE_MASK                                   (0x1)
#define I3CCSR_I3C_EC_TTI_INTERRUPT_FORCE_TX_DESC_STAT_FORCE_LOW                                    (1)
#define I3CCSR_I3C_EC_TTI_INTERRUPT_FORCE_TX_DESC_STAT_FORCE_MASK                                   (0x2)
#define I3CCSR_I3C_EC_TTI_INTERRUPT_FORCE_RX_DESC_TIMEOUT_FORCE_LOW                                 (2)
#define I3CCSR_I3C_EC_TTI_INTERRUPT_FORCE_RX_DESC_TIMEOUT_FORCE_MASK                                (0x4)
#define I3CCSR_I3C_EC_TTI_INTERRUPT_FORCE_TX_DESC_TIMEOUT_FORCE_LOW                                 (3)
#define I3CCSR_I3C_EC_TTI_INTERRUPT_FORCE_TX_DESC_TIMEOUT_FORCE_MASK                                (0x8)
#define I3CCSR_I3C_EC_TTI_INTERRUPT_FORCE_TX_DATA_THLD_FORCE_LOW                                    (8)
#define I3CCSR_I3C_EC_TTI_INTERRUPT_FORCE_TX_DATA_THLD_FORCE_MASK                                   (0x100)
#define I3CCSR_I3C_EC_TTI_INTERRUPT_FORCE_RX_DATA_THLD_FORCE_LOW                                    (9)
#define I3CCSR_I3C_EC_TTI_INTERRUPT_FORCE_RX_DATA_THLD_FORCE_MASK                                   (0x200)
#define I3CCSR_I3C_EC_TTI_INTERRUPT_FORCE_TX_DESC_THLD_FORCE_LOW                                    (10)
#define I3CCSR_I3C_EC_TTI_INTERRUPT_FORCE_TX_DESC_THLD_FORCE_MASK                                   (0x400)
#define I3CCSR_I3C_EC_TTI_INTERRUPT_FORCE_RX_DESC_THLD_FORCE_LOW                                    (11)
#define I3CCSR_I3C_EC_TTI_INTERRUPT_FORCE_RX_DESC_THLD_FORCE_MASK                                   (0x800)
#define I3CCSR_I3C_EC_TTI_INTERRUPT_FORCE_IBI_THLD_FORCE_LOW                                        (12)
#define I3CCSR_I3C_EC_TTI_INTERRUPT_FORCE_IBI_THLD_FORCE_MASK                                       (0x1000)
#define I3CCSR_I3C_EC_TTI_INTERRUPT_FORCE_IBI_DONE_FORCE_LOW                                        (13)
#define I3CCSR_I3C_EC_TTI_INTERRUPT_FORCE_IBI_DONE_FORCE_MASK                                       (0x2000)
#define I3CCSR_I3C_EC_TTI_INTERRUPT_FORCE_TRANSFER_ABORT_STAT_FORCE_LOW                             (25)
#define I3CCSR_I3C_EC_TTI_INTERRUPT_FORCE_TRANSFER_ABORT_STAT_FORCE_MASK                            (0x2000000)
#define I3CCSR_I3C_EC_TTI_INTERRUPT_FORCE_TX_DESC_COMPLETE_FORCE_LOW                                (26)
#define I3CCSR_I3C_EC_TTI_INTERRUPT_FORCE_TX_DESC_COMPLETE_FORCE_MASK                               (0x4000000)
#define I3CCSR_I3C_EC_TTI_INTERRUPT_FORCE_TRANSFER_ERR_STAT_FORCE_LOW                               (31)
#define I3CCSR_I3C_EC_TTI_INTERRUPT_FORCE_TRANSFER_ERR_STAT_FORCE_MASK                              (0x80000000)
#endif
#define SOC_I3CCSR_I3C_EC_TTI_RX_DESC_QUEUE_PORT                                                    (0x200041dc)
#ifndef I3CCSR_I3C_EC_TTI_RX_DESC_QUEUE_PORT
#define I3CCSR_I3C_EC_TTI_RX_DESC_QUEUE_PORT                                                        (0xdc)
#endif
#define SOC_I3CCSR_I3C_EC_TTI_RX_DATA_PORT                                                          (0x200041e0)
#ifndef I3CCSR_I3C_EC_TTI_RX_DATA_PORT
#define I3CCSR_I3C_EC_TTI_RX_DATA_PORT                                                              (0xe0)
#endif
#define SOC_I3CCSR_I3C_EC_TTI_TX_DESC_QUEUE_PORT                                                    (0x200041e4)
#ifndef I3CCSR_I3C_EC_TTI_TX_DESC_QUEUE_PORT
#define I3CCSR_I3C_EC_TTI_TX_DESC_QUEUE_PORT                                                        (0xe4)
#endif
#define SOC_I3CCSR_I3C_EC_TTI_TX_DATA_PORT                                                          (0x200041e8)
#ifndef I3CCSR_I3C_EC_TTI_TX_DATA_PORT
#define I3CCSR_I3C_EC_TTI_TX_DATA_PORT                                                              (0xe8)
#endif
#define SOC_I3CCSR_I3C_EC_TTI_IBI_PORT                                                              (0x200041ec)
#ifndef I3CCSR_I3C_EC_TTI_IBI_PORT
#define I3CCSR_I3C_EC_TTI_IBI_PORT                                                                  (0xec)
#endif
#define SOC_I3CCSR_I3C_EC_TTI_QUEUE_SIZE                                                            (0x200041f0)
#ifndef I3CCSR_I3C_EC_TTI_QUEUE_SIZE
#define I3CCSR_I3C_EC_TTI_QUEUE_SIZE                                                                (0xf0)
#define I3CCSR_I3C_EC_TTI_QUEUE_SIZE_RX_DESC_BUFFER_SIZE_LOW                                        (0)
#define I3CCSR_I3C_EC_TTI_QUEUE_SIZE_RX_DESC_BUFFER_SIZE_MASK                                       (0xff)
#define I3CCSR_I3C_EC_TTI_QUEUE_SIZE_TX_DESC_BUFFER_SIZE_LOW                                        (8)
#define I3CCSR_I3C_EC_TTI_QUEUE_SIZE_TX_DESC_BUFFER_SIZE_MASK                                       (0xff00)
#define I3CCSR_I3C_EC_TTI_QUEUE_SIZE_RX_DATA_BUFFER_SIZE_LOW                                        (16)
#define I3CCSR_I3C_EC_TTI_QUEUE_SIZE_RX_DATA_BUFFER_SIZE_MASK                                       (0xff0000)
#define I3CCSR_I3C_EC_TTI_QUEUE_SIZE_TX_DATA_BUFFER_SIZE_LOW                                        (24)
#define I3CCSR_I3C_EC_TTI_QUEUE_SIZE_TX_DATA_BUFFER_SIZE_MASK                                       (0xff000000)
#endif
#define SOC_I3CCSR_I3C_EC_TTI_IBI_QUEUE_SIZE                                                        (0x200041f4)
#ifndef I3CCSR_I3C_EC_TTI_IBI_QUEUE_SIZE
#define I3CCSR_I3C_EC_TTI_IBI_QUEUE_SIZE                                                            (0xf4)
#define I3CCSR_I3C_EC_TTI_IBI_QUEUE_SIZE_IBI_QUEUE_SIZE_LOW                                         (0)
#define I3CCSR_I3C_EC_TTI_IBI_QUEUE_SIZE_IBI_QUEUE_SIZE_MASK                                        (0xff)
#endif
#define SOC_I3CCSR_I3C_EC_TTI_QUEUE_THLD_CTRL                                                       (0x200041f8)
#ifndef I3CCSR_I3C_EC_TTI_QUEUE_THLD_CTRL
#define I3CCSR_I3C_EC_TTI_QUEUE_THLD_CTRL                                                           (0xf8)
#define I3CCSR_I3C_EC_TTI_QUEUE_THLD_CTRL_TX_DESC_THLD_LOW                                          (0)
#define I3CCSR_I3C_EC_TTI_QUEUE_THLD_CTRL_TX_DESC_THLD_MASK                                         (0xff)
#define I3CCSR_I3C_EC_TTI_QUEUE_THLD_CTRL_RX_DESC_THLD_LOW                                          (8)
#define I3CCSR_I3C_EC_TTI_QUEUE_THLD_CTRL_RX_DESC_THLD_MASK                                         (0xff00)
#define I3CCSR_I3C_EC_TTI_QUEUE_THLD_CTRL_IBI_THLD_LOW                                              (24)
#define I3CCSR_I3C_EC_TTI_QUEUE_THLD_CTRL_IBI_THLD_MASK                                             (0xff000000)
#endif
#define SOC_I3CCSR_I3C_EC_TTI_DATA_BUFFER_THLD_CTRL                                                 (0x200041fc)
#ifndef I3CCSR_I3C_EC_TTI_DATA_BUFFER_THLD_CTRL
#define I3CCSR_I3C_EC_TTI_DATA_BUFFER_THLD_CTRL                                                     (0xfc)
#define I3CCSR_I3C_EC_TTI_DATA_BUFFER_THLD_CTRL_TX_DATA_THLD_LOW                                    (0)
#define I3CCSR_I3C_EC_TTI_DATA_BUFFER_THLD_CTRL_TX_DATA_THLD_MASK                                   (0x7)
#define I3CCSR_I3C_EC_TTI_DATA_BUFFER_THLD_CTRL_RX_DATA_THLD_LOW                                    (8)
#define I3CCSR_I3C_EC_TTI_DATA_BUFFER_THLD_CTRL_RX_DATA_THLD_MASK                                   (0x700)
#define I3CCSR_I3C_EC_TTI_DATA_BUFFER_THLD_CTRL_TX_START_THLD_LOW                                   (16)
#define I3CCSR_I3C_EC_TTI_DATA_BUFFER_THLD_CTRL_TX_START_THLD_MASK                                  (0x70000)
#define I3CCSR_I3C_EC_TTI_DATA_BUFFER_THLD_CTRL_RX_START_THLD_LOW                                   (24)
#define I3CCSR_I3C_EC_TTI_DATA_BUFFER_THLD_CTRL_RX_START_THLD_MASK                                  (0x7000000)
#endif
#define SOC_I3CCSR_I3C_EC_SOCMGMTIF_START                                                           (0x20004200)
#define SOC_I3CCSR_I3C_EC_SOCMGMTIF_EXTCAP_HEADER                                                   (0x20004200)
#ifndef I3CCSR_I3C_EC_SOCMGMTIF_EXTCAP_HEADER
#define I3CCSR_I3C_EC_SOCMGMTIF_EXTCAP_HEADER                                                       (0x100)
#define I3CCSR_I3C_EC_SOCMGMTIF_EXTCAP_HEADER_CAP_ID_LOW                                            (0)
#define I3CCSR_I3C_EC_SOCMGMTIF_EXTCAP_HEADER_CAP_ID_MASK                                           (0xff)
#define I3CCSR_I3C_EC_SOCMGMTIF_EXTCAP_HEADER_CAP_LENGTH_LOW                                        (8)
#define I3CCSR_I3C_EC_SOCMGMTIF_EXTCAP_HEADER_CAP_LENGTH_MASK                                       (0xffff00)
#endif
#define SOC_I3CCSR_I3C_EC_SOCMGMTIF_SOC_MGMT_CONTROL                                                (0x20004204)
#ifndef I3CCSR_I3C_EC_SOCMGMTIF_SOC_MGMT_CONTROL
#define I3CCSR_I3C_EC_SOCMGMTIF_SOC_MGMT_CONTROL                                                    (0x104)
#endif
#define SOC_I3CCSR_I3C_EC_SOCMGMTIF_SOC_MGMT_STATUS                                                 (0x20004208)
#ifndef I3CCSR_I3C_EC_SOCMGMTIF_SOC_MGMT_STATUS
#define I3CCSR_I3C_EC_SOCMGMTIF_SOC_MGMT_STATUS                                                     (0x108)
#endif
#define SOC_I3CCSR_I3C_EC_SOCMGMTIF_REC_INTF_CFG                                                    (0x2000420c)
#ifndef I3CCSR_I3C_EC_SOCMGMTIF_REC_INTF_CFG
#define I3CCSR_I3C_EC_SOCMGMTIF_REC_INTF_CFG                                                        (0x10c)
#define I3CCSR_I3C_EC_SOCMGMTIF_REC_INTF_CFG_REC_INTF_BYPASS_LOW                                    (0)
#define I3CCSR_I3C_EC_SOCMGMTIF_REC_INTF_CFG_REC_INTF_BYPASS_MASK                                   (0x1)
#define I3CCSR_I3C_EC_SOCMGMTIF_REC_INTF_CFG_REC_PAYLOAD_DONE_LOW                                   (1)
#define I3CCSR_I3C_EC_SOCMGMTIF_REC_INTF_CFG_REC_PAYLOAD_DONE_MASK                                  (0x2)
#endif
#define SOC_I3CCSR_I3C_EC_SOCMGMTIF_REC_INTF_REG_W1C_ACCESS                                         (0x20004210)
#ifndef I3CCSR_I3C_EC_SOCMGMTIF_REC_INTF_REG_W1C_ACCESS
#define I3CCSR_I3C_EC_SOCMGMTIF_REC_INTF_REG_W1C_ACCESS                                             (0x110)
#define I3CCSR_I3C_EC_SOCMGMTIF_REC_INTF_REG_W1C_ACCESS_DEVICE_RESET_CTRL_LOW                       (0)
#define I3CCSR_I3C_EC_SOCMGMTIF_REC_INTF_REG_W1C_ACCESS_DEVICE_RESET_CTRL_MASK                      (0xff)
#define I3CCSR_I3C_EC_SOCMGMTIF_REC_INTF_REG_W1C_ACCESS_RECOVERY_CTRL_ACTIVATE_REC_IMG_LOW          (8)
#define I3CCSR_I3C_EC_SOCMGMTIF_REC_INTF_REG_W1C_ACCESS_RECOVERY_CTRL_ACTIVATE_REC_IMG_MASK         (0xff00)
#define I3CCSR_I3C_EC_SOCMGMTIF_REC_INTF_REG_W1C_ACCESS_INDIRECT_FIFO_CTRL_RESET_LOW                (16)
#define I3CCSR_I3C_EC_SOCMGMTIF_REC_INTF_REG_W1C_ACCESS_INDIRECT_FIFO_CTRL_RESET_MASK               (0xff0000)
#endif
#define SOC_I3CCSR_I3C_EC_SOCMGMTIF_SOC_MGMT_RSVD_2                                                 (0x20004214)
#ifndef I3CCSR_I3C_EC_SOCMGMTIF_SOC_MGMT_RSVD_2
#define I3CCSR_I3C_EC_SOCMGMTIF_SOC_MGMT_RSVD_2                                                     (0x114)
#endif
#define SOC_I3CCSR_I3C_EC_SOCMGMTIF_SOC_MGMT_RSVD_3                                                 (0x20004218)
#ifndef I3CCSR_I3C_EC_SOCMGMTIF_SOC_MGMT_RSVD_3
#define I3CCSR_I3C_EC_SOCMGMTIF_SOC_MGMT_RSVD_3                                                     (0x118)
#endif
#define SOC_I3CCSR_I3C_EC_SOCMGMTIF_SOC_PAD_CONF                                                    (0x2000421c)
#ifndef I3CCSR_I3C_EC_SOCMGMTIF_SOC_PAD_CONF
#define I3CCSR_I3C_EC_SOCMGMTIF_SOC_PAD_CONF                                                        (0x11c)
#define I3CCSR_I3C_EC_SOCMGMTIF_SOC_PAD_CONF_INPUT_ENABLE_LOW                                       (0)
#define I3CCSR_I3C_EC_SOCMGMTIF_SOC_PAD_CONF_INPUT_ENABLE_MASK                                      (0x1)
#define I3CCSR_I3C_EC_SOCMGMTIF_SOC_PAD_CONF_SCHMITT_EN_LOW                                         (1)
#define I3CCSR_I3C_EC_SOCMGMTIF_SOC_PAD_CONF_SCHMITT_EN_MASK                                        (0x2)
#define I3CCSR_I3C_EC_SOCMGMTIF_SOC_PAD_CONF_KEEPER_EN_LOW                                          (2)
#define I3CCSR_I3C_EC_SOCMGMTIF_SOC_PAD_CONF_KEEPER_EN_MASK                                         (0x4)
#define I3CCSR_I3C_EC_SOCMGMTIF_SOC_PAD_CONF_PULL_DIR_LOW                                           (3)
#define I3CCSR_I3C_EC_SOCMGMTIF_SOC_PAD_CONF_PULL_DIR_MASK                                          (0x8)
#define I3CCSR_I3C_EC_SOCMGMTIF_SOC_PAD_CONF_PULL_EN_LOW                                            (4)
#define I3CCSR_I3C_EC_SOCMGMTIF_SOC_PAD_CONF_PULL_EN_MASK                                           (0x10)
#define I3CCSR_I3C_EC_SOCMGMTIF_SOC_PAD_CONF_IO_INVERSION_LOW                                       (5)
#define I3CCSR_I3C_EC_SOCMGMTIF_SOC_PAD_CONF_IO_INVERSION_MASK                                      (0x20)
#define I3CCSR_I3C_EC_SOCMGMTIF_SOC_PAD_CONF_OD_EN_LOW                                              (6)
#define I3CCSR_I3C_EC_SOCMGMTIF_SOC_PAD_CONF_OD_EN_MASK                                             (0x40)
#define I3CCSR_I3C_EC_SOCMGMTIF_SOC_PAD_CONF_VIRTUAL_OD_EN_LOW                                      (7)
#define I3CCSR_I3C_EC_SOCMGMTIF_SOC_PAD_CONF_VIRTUAL_OD_EN_MASK                                     (0x80)
#define I3CCSR_I3C_EC_SOCMGMTIF_SOC_PAD_CONF_PAD_TYPE_LOW                                           (24)
#define I3CCSR_I3C_EC_SOCMGMTIF_SOC_PAD_CONF_PAD_TYPE_MASK                                          (0xff000000)
#endif
#define SOC_I3CCSR_I3C_EC_SOCMGMTIF_SOC_PAD_ATTR                                                    (0x20004220)
#ifndef I3CCSR_I3C_EC_SOCMGMTIF_SOC_PAD_ATTR
#define I3CCSR_I3C_EC_SOCMGMTIF_SOC_PAD_ATTR                                                        (0x120)
#define I3CCSR_I3C_EC_SOCMGMTIF_SOC_PAD_ATTR_DRIVE_SLEW_RATE_LOW                                    (8)
#define I3CCSR_I3C_EC_SOCMGMTIF_SOC_PAD_ATTR_DRIVE_SLEW_RATE_MASK                                   (0xff00)
#define I3CCSR_I3C_EC_SOCMGMTIF_SOC_PAD_ATTR_DRIVE_STRENGTH_LOW                                     (24)
#define I3CCSR_I3C_EC_SOCMGMTIF_SOC_PAD_ATTR_DRIVE_STRENGTH_MASK                                    (0xff000000)
#endif
#define SOC_I3CCSR_I3C_EC_SOCMGMTIF_SOC_MGMT_FEATURE_2                                              (0x20004224)
#ifndef I3CCSR_I3C_EC_SOCMGMTIF_SOC_MGMT_FEATURE_2
#define I3CCSR_I3C_EC_SOCMGMTIF_SOC_MGMT_FEATURE_2                                                  (0x124)
#endif
#define SOC_I3CCSR_I3C_EC_SOCMGMTIF_SOC_MGMT_FEATURE_3                                              (0x20004228)
#ifndef I3CCSR_I3C_EC_SOCMGMTIF_SOC_MGMT_FEATURE_3
#define I3CCSR_I3C_EC_SOCMGMTIF_SOC_MGMT_FEATURE_3                                                  (0x128)
#endif
#define SOC_I3CCSR_I3C_EC_SOCMGMTIF_T_R_REG                                                         (0x2000422c)
#ifndef I3CCSR_I3C_EC_SOCMGMTIF_T_R_REG
#define I3CCSR_I3C_EC_SOCMGMTIF_T_R_REG                                                             (0x12c)
#define I3CCSR_I3C_EC_SOCMGMTIF_T_R_REG_T_R_LOW                                                     (0)
#define I3CCSR_I3C_EC_SOCMGMTIF_T_R_REG_T_R_MASK                                                    (0xfffff)
#endif
#define SOC_I3CCSR_I3C_EC_SOCMGMTIF_T_F_REG                                                         (0x20004230)
#ifndef I3CCSR_I3C_EC_SOCMGMTIF_T_F_REG
#define I3CCSR_I3C_EC_SOCMGMTIF_T_F_REG                                                             (0x130)
#define I3CCSR_I3C_EC_SOCMGMTIF_T_F_REG_T_F_LOW                                                     (0)
#define I3CCSR_I3C_EC_SOCMGMTIF_T_F_REG_T_F_MASK                                                    (0xfffff)
#endif
#define SOC_I3CCSR_I3C_EC_SOCMGMTIF_T_SU_DAT_REG                                                    (0x20004234)
#ifndef I3CCSR_I3C_EC_SOCMGMTIF_T_SU_DAT_REG
#define I3CCSR_I3C_EC_SOCMGMTIF_T_SU_DAT_REG                                                        (0x134)
#define I3CCSR_I3C_EC_SOCMGMTIF_T_SU_DAT_REG_T_SU_DAT_LOW                                           (0)
#define I3CCSR_I3C_EC_SOCMGMTIF_T_SU_DAT_REG_T_SU_DAT_MASK                                          (0xfffff)
#endif
#define SOC_I3CCSR_I3C_EC_SOCMGMTIF_T_HD_DAT_REG                                                    (0x20004238)
#ifndef I3CCSR_I3C_EC_SOCMGMTIF_T_HD_DAT_REG
#define I3CCSR_I3C_EC_SOCMGMTIF_T_HD_DAT_REG                                                        (0x138)
#define I3CCSR_I3C_EC_SOCMGMTIF_T_HD_DAT_REG_T_HD_DAT_LOW                                           (0)
#define I3CCSR_I3C_EC_SOCMGMTIF_T_HD_DAT_REG_T_HD_DAT_MASK                                          (0xfffff)
#endif
#define SOC_I3CCSR_I3C_EC_SOCMGMTIF_T_HIGH_REG                                                      (0x2000423c)
#ifndef I3CCSR_I3C_EC_SOCMGMTIF_T_HIGH_REG
#define I3CCSR_I3C_EC_SOCMGMTIF_T_HIGH_REG                                                          (0x13c)
#define I3CCSR_I3C_EC_SOCMGMTIF_T_HIGH_REG_T_HIGH_LOW                                               (0)
#define I3CCSR_I3C_EC_SOCMGMTIF_T_HIGH_REG_T_HIGH_MASK                                              (0xfffff)
#endif
#define SOC_I3CCSR_I3C_EC_SOCMGMTIF_T_LOW_REG                                                       (0x20004240)
#ifndef I3CCSR_I3C_EC_SOCMGMTIF_T_LOW_REG
#define I3CCSR_I3C_EC_SOCMGMTIF_T_LOW_REG                                                           (0x140)
#define I3CCSR_I3C_EC_SOCMGMTIF_T_LOW_REG_T_LOW_LOW                                                 (0)
#define I3CCSR_I3C_EC_SOCMGMTIF_T_LOW_REG_T_LOW_MASK                                                (0xfffff)
#endif
#define SOC_I3CCSR_I3C_EC_SOCMGMTIF_T_HD_STA_REG                                                    (0x20004244)
#ifndef I3CCSR_I3C_EC_SOCMGMTIF_T_HD_STA_REG
#define I3CCSR_I3C_EC_SOCMGMTIF_T_HD_STA_REG                                                        (0x144)
#define I3CCSR_I3C_EC_SOCMGMTIF_T_HD_STA_REG_T_HD_STA_LOW                                           (0)
#define I3CCSR_I3C_EC_SOCMGMTIF_T_HD_STA_REG_T_HD_STA_MASK                                          (0xfffff)
#endif
#define SOC_I3CCSR_I3C_EC_SOCMGMTIF_T_SU_STA_REG                                                    (0x20004248)
#ifndef I3CCSR_I3C_EC_SOCMGMTIF_T_SU_STA_REG
#define I3CCSR_I3C_EC_SOCMGMTIF_T_SU_STA_REG                                                        (0x148)
#define I3CCSR_I3C_EC_SOCMGMTIF_T_SU_STA_REG_T_SU_STA_LOW                                           (0)
#define I3CCSR_I3C_EC_SOCMGMTIF_T_SU_STA_REG_T_SU_STA_MASK                                          (0xfffff)
#endif
#define SOC_I3CCSR_I3C_EC_SOCMGMTIF_T_SU_STO_REG                                                    (0x2000424c)
#ifndef I3CCSR_I3C_EC_SOCMGMTIF_T_SU_STO_REG
#define I3CCSR_I3C_EC_SOCMGMTIF_T_SU_STO_REG                                                        (0x14c)
#define I3CCSR_I3C_EC_SOCMGMTIF_T_SU_STO_REG_T_SU_STO_LOW                                           (0)
#define I3CCSR_I3C_EC_SOCMGMTIF_T_SU_STO_REG_T_SU_STO_MASK                                          (0xfffff)
#endif
#define SOC_I3CCSR_I3C_EC_SOCMGMTIF_T_FREE_REG                                                      (0x20004250)
#ifndef I3CCSR_I3C_EC_SOCMGMTIF_T_FREE_REG
#define I3CCSR_I3C_EC_SOCMGMTIF_T_FREE_REG                                                          (0x150)
#endif
#define SOC_I3CCSR_I3C_EC_SOCMGMTIF_T_AVAL_REG                                                      (0x20004254)
#ifndef I3CCSR_I3C_EC_SOCMGMTIF_T_AVAL_REG
#define I3CCSR_I3C_EC_SOCMGMTIF_T_AVAL_REG                                                          (0x154)
#endif
#define SOC_I3CCSR_I3C_EC_SOCMGMTIF_T_IDLE_REG                                                      (0x20004258)
#ifndef I3CCSR_I3C_EC_SOCMGMTIF_T_IDLE_REG
#define I3CCSR_I3C_EC_SOCMGMTIF_T_IDLE_REG                                                          (0x158)
#endif
#define SOC_I3CCSR_I3C_EC_CTRLCFG_START                                                             (0x20004260)
#define SOC_I3CCSR_I3C_EC_CTRLCFG_EXTCAP_HEADER                                                     (0x20004260)
#ifndef I3CCSR_I3C_EC_CTRLCFG_EXTCAP_HEADER
#define I3CCSR_I3C_EC_CTRLCFG_EXTCAP_HEADER                                                         (0x160)
#define I3CCSR_I3C_EC_CTRLCFG_EXTCAP_HEADER_CAP_ID_LOW                                              (0)
#define I3CCSR_I3C_EC_CTRLCFG_EXTCAP_HEADER_CAP_ID_MASK                                             (0xff)
#define I3CCSR_I3C_EC_CTRLCFG_EXTCAP_HEADER_CAP_LENGTH_LOW                                          (8)
#define I3CCSR_I3C_EC_CTRLCFG_EXTCAP_HEADER_CAP_LENGTH_MASK                                         (0xffff00)
#endif
#define SOC_I3CCSR_I3C_EC_CTRLCFG_CONTROLLER_CONFIG                                                 (0x20004264)
#ifndef I3CCSR_I3C_EC_CTRLCFG_CONTROLLER_CONFIG
#define I3CCSR_I3C_EC_CTRLCFG_CONTROLLER_CONFIG                                                     (0x164)
#define I3CCSR_I3C_EC_CTRLCFG_CONTROLLER_CONFIG_OPERATION_MODE_LOW                                  (4)
#define I3CCSR_I3C_EC_CTRLCFG_CONTROLLER_CONFIG_OPERATION_MODE_MASK                                 (0x30)
#endif
#define SOC_I3CCSR_I3C_EC_TERMINATION_EXTCAP_HEADER                                                 (0x20004268)
#ifndef I3CCSR_I3C_EC_TERMINATION_EXTCAP_HEADER
#define I3CCSR_I3C_EC_TERMINATION_EXTCAP_HEADER                                                     (0x168)
#define I3CCSR_I3C_EC_TERMINATION_EXTCAP_HEADER_CAP_ID_LOW                                          (0)
#define I3CCSR_I3C_EC_TERMINATION_EXTCAP_HEADER_CAP_ID_MASK                                         (0xff)
#define I3CCSR_I3C_EC_TERMINATION_EXTCAP_HEADER_CAP_LENGTH_LOW                                      (8)
#define I3CCSR_I3C_EC_TERMINATION_EXTCAP_HEADER_CAP_LENGTH_MASK                                     (0xffff00)
#endif
#define SOC_MCI_TOP_BASE_ADDR                                                                       (0x21000000)
#define SOC_MCI_TOP_MCI_REG_BASE_ADDR                                                               (0x21000000)
#define SOC_MCI_TOP_MCI_REG_HW_CAPABILITIES                                                         (0x21000000)
#ifndef MCI_REG_HW_CAPABILITIES
#define MCI_REG_HW_CAPABILITIES                                                                     (0x0)
#endif
#define SOC_MCI_TOP_MCI_REG_FW_CAPABILITIES                                                         (0x21000004)
#ifndef MCI_REG_FW_CAPABILITIES
#define MCI_REG_FW_CAPABILITIES                                                                     (0x4)
#endif
#define SOC_MCI_TOP_MCI_REG_CAP_LOCK                                                                (0x21000008)
#ifndef MCI_REG_CAP_LOCK
#define MCI_REG_CAP_LOCK                                                                            (0x8)
#define MCI_REG_CAP_LOCK_LOCK_LOW                                                                   (0)
#define MCI_REG_CAP_LOCK_LOCK_MASK                                                                  (0x1)
#endif
#define SOC_MCI_TOP_MCI_REG_HW_REV_ID                                                               (0x2100000c)
#ifndef MCI_REG_HW_REV_ID
#define MCI_REG_HW_REV_ID                                                                           (0xc)
#define MCI_REG_HW_REV_ID_MC_GENERATION_LOW                                                         (0)
#define MCI_REG_HW_REV_ID_MC_GENERATION_MASK                                                        (0xffff)
#endif
#define SOC_MCI_TOP_MCI_REG_FW_REV_ID_0                                                             (0x21000010)
#ifndef MCI_REG_FW_REV_ID_0
#define MCI_REG_FW_REV_ID_0                                                                         (0x10)
#endif
#define SOC_MCI_TOP_MCI_REG_FW_REV_ID_1                                                             (0x21000014)
#ifndef MCI_REG_FW_REV_ID_1
#define MCI_REG_FW_REV_ID_1                                                                         (0x14)
#endif
#define SOC_MCI_TOP_MCI_REG_HW_CONFIG0                                                              (0x21000018)
#ifndef MCI_REG_HW_CONFIG0
#define MCI_REG_HW_CONFIG0                                                                          (0x18)
#define MCI_REG_HW_CONFIG0_MCU_MBOX1_SRAM_SIZE_LOW                                                  (0)
#define MCI_REG_HW_CONFIG0_MCU_MBOX1_SRAM_SIZE_MASK                                                 (0xfff)
#define MCI_REG_HW_CONFIG0_MCU_MBOX0_SRAM_SIZE_LOW                                                  (12)
#define MCI_REG_HW_CONFIG0_MCU_MBOX0_SRAM_SIZE_MASK                                                 (0xfff000)
#endif
#define SOC_MCI_TOP_MCI_REG_HW_CONFIG1                                                              (0x2100001c)
#ifndef MCI_REG_HW_CONFIG1
#define MCI_REG_HW_CONFIG1                                                                          (0x1c)
#define MCI_REG_HW_CONFIG1_MIN_MCU_RST_COUNTER_WIDTH_LOW                                            (0)
#define MCI_REG_HW_CONFIG1_MIN_MCU_RST_COUNTER_WIDTH_MASK                                           (0x1f)
#define MCI_REG_HW_CONFIG1_MCU_SRAM_SIZE_LOW                                                        (5)
#define MCI_REG_HW_CONFIG1_MCU_SRAM_SIZE_MASK                                                       (0x1ffe0)
#endif
#define SOC_MCI_TOP_MCI_REG_MCU_IFU_AXI_USER                                                        (0x21000020)
#ifndef MCI_REG_MCU_IFU_AXI_USER
#define MCI_REG_MCU_IFU_AXI_USER                                                                    (0x20)
#endif
#define SOC_MCI_TOP_MCI_REG_MCU_LSU_AXI_USER                                                        (0x21000024)
#ifndef MCI_REG_MCU_LSU_AXI_USER
#define MCI_REG_MCU_LSU_AXI_USER                                                                    (0x24)
#endif
#define SOC_MCI_TOP_MCI_REG_MCU_SRAM_CONFIG_AXI_USER                                                (0x21000028)
#ifndef MCI_REG_MCU_SRAM_CONFIG_AXI_USER
#define MCI_REG_MCU_SRAM_CONFIG_AXI_USER                                                            (0x28)
#endif
#define SOC_MCI_TOP_MCI_REG_MCI_SOC_CONFIG_AXI_USER                                                 (0x2100002c)
#ifndef MCI_REG_MCI_SOC_CONFIG_AXI_USER
#define MCI_REG_MCI_SOC_CONFIG_AXI_USER                                                             (0x2c)
#endif
#define SOC_MCI_TOP_MCI_REG_FW_FLOW_STATUS                                                          (0x21000030)
#ifndef MCI_REG_FW_FLOW_STATUS
#define MCI_REG_FW_FLOW_STATUS                                                                      (0x30)
#endif
#define SOC_MCI_TOP_MCI_REG_HW_FLOW_STATUS                                                          (0x21000034)
#ifndef MCI_REG_HW_FLOW_STATUS
#define MCI_REG_HW_FLOW_STATUS                                                                      (0x34)
#define MCI_REG_HW_FLOW_STATUS_BOOT_FSM_LOW                                                         (0)
#define MCI_REG_HW_FLOW_STATUS_BOOT_FSM_MASK                                                        (0xf)
#endif
#define SOC_MCI_TOP_MCI_REG_RESET_REASON                                                            (0x21000038)
#ifndef MCI_REG_RESET_REASON
#define MCI_REG_RESET_REASON                                                                        (0x38)
#define MCI_REG_RESET_REASON_FW_HITLESS_UPD_RESET_LOW                                               (0)
#define MCI_REG_RESET_REASON_FW_HITLESS_UPD_RESET_MASK                                              (0x1)
#define MCI_REG_RESET_REASON_FW_BOOT_UPD_RESET_LOW                                                  (1)
#define MCI_REG_RESET_REASON_FW_BOOT_UPD_RESET_MASK                                                 (0x2)
#define MCI_REG_RESET_REASON_WARM_RESET_LOW                                                         (2)
#define MCI_REG_RESET_REASON_WARM_RESET_MASK                                                        (0x4)
#endif
#define SOC_MCI_TOP_MCI_REG_RESET_STATUS                                                            (0x2100003c)
#ifndef MCI_REG_RESET_STATUS
#define MCI_REG_RESET_STATUS                                                                        (0x3c)
#define MCI_REG_RESET_STATUS_CPTRA_RESET_STS_LOW                                                    (0)
#define MCI_REG_RESET_STATUS_CPTRA_RESET_STS_MASK                                                   (0x1)
#define MCI_REG_RESET_STATUS_MCU_RESET_STS_LOW                                                      (1)
#define MCI_REG_RESET_STATUS_MCU_RESET_STS_MASK                                                     (0x2)
#endif
#define SOC_MCI_TOP_MCI_REG_SECURITY_STATE                                                          (0x21000040)
#ifndef MCI_REG_SECURITY_STATE
#define MCI_REG_SECURITY_STATE                                                                      (0x40)
#define MCI_REG_SECURITY_STATE_DEVICE_LIFECYCLE_LOW                                                 (0)
#define MCI_REG_SECURITY_STATE_DEVICE_LIFECYCLE_MASK                                                (0x3)
#define MCI_REG_SECURITY_STATE_DEBUG_LOCKED_LOW                                                     (2)
#define MCI_REG_SECURITY_STATE_DEBUG_LOCKED_MASK                                                    (0x4)
#define MCI_REG_SECURITY_STATE_SCAN_MODE_LOW                                                        (3)
#define MCI_REG_SECURITY_STATE_SCAN_MODE_MASK                                                       (0x8)
#endif
#define SOC_MCI_TOP_MCI_REG_HW_ERROR_FATAL                                                          (0x21000050)
#ifndef MCI_REG_HW_ERROR_FATAL
#define MCI_REG_HW_ERROR_FATAL                                                                      (0x50)
#define MCI_REG_HW_ERROR_FATAL_MCU_SRAM_ECC_UNC_LOW                                                 (0)
#define MCI_REG_HW_ERROR_FATAL_MCU_SRAM_ECC_UNC_MASK                                                (0x1)
#define MCI_REG_HW_ERROR_FATAL_NMI_PIN_LOW                                                          (1)
#define MCI_REG_HW_ERROR_FATAL_NMI_PIN_MASK                                                         (0x2)
#define MCI_REG_HW_ERROR_FATAL_MCU_SRAM_DMI_AXI_COLLISION_LOW                                       (2)
#define MCI_REG_HW_ERROR_FATAL_MCU_SRAM_DMI_AXI_COLLISION_MASK                                      (0x4)
#endif
#define SOC_MCI_TOP_MCI_REG_AGG_ERROR_FATAL                                                         (0x21000054)
#ifndef MCI_REG_AGG_ERROR_FATAL
#define MCI_REG_AGG_ERROR_FATAL                                                                     (0x54)
#define MCI_REG_AGG_ERROR_FATAL_AGG_ERROR_FATAL0_LOW                                                (0)
#define MCI_REG_AGG_ERROR_FATAL_AGG_ERROR_FATAL0_MASK                                               (0x1)
#define MCI_REG_AGG_ERROR_FATAL_AGG_ERROR_FATAL1_LOW                                                (1)
#define MCI_REG_AGG_ERROR_FATAL_AGG_ERROR_FATAL1_MASK                                               (0x2)
#define MCI_REG_AGG_ERROR_FATAL_AGG_ERROR_FATAL2_LOW                                                (2)
#define MCI_REG_AGG_ERROR_FATAL_AGG_ERROR_FATAL2_MASK                                               (0x4)
#define MCI_REG_AGG_ERROR_FATAL_AGG_ERROR_FATAL3_LOW                                                (3)
#define MCI_REG_AGG_ERROR_FATAL_AGG_ERROR_FATAL3_MASK                                               (0x8)
#define MCI_REG_AGG_ERROR_FATAL_AGG_ERROR_FATAL4_LOW                                                (4)
#define MCI_REG_AGG_ERROR_FATAL_AGG_ERROR_FATAL4_MASK                                               (0x10)
#define MCI_REG_AGG_ERROR_FATAL_AGG_ERROR_FATAL5_LOW                                                (5)
#define MCI_REG_AGG_ERROR_FATAL_AGG_ERROR_FATAL5_MASK                                               (0x20)
#define MCI_REG_AGG_ERROR_FATAL_AGG_ERROR_FATAL6_LOW                                                (6)
#define MCI_REG_AGG_ERROR_FATAL_AGG_ERROR_FATAL6_MASK                                               (0x40)
#define MCI_REG_AGG_ERROR_FATAL_AGG_ERROR_FATAL7_LOW                                                (7)
#define MCI_REG_AGG_ERROR_FATAL_AGG_ERROR_FATAL7_MASK                                               (0x80)
#define MCI_REG_AGG_ERROR_FATAL_AGG_ERROR_FATAL8_LOW                                                (8)
#define MCI_REG_AGG_ERROR_FATAL_AGG_ERROR_FATAL8_MASK                                               (0x100)
#define MCI_REG_AGG_ERROR_FATAL_AGG_ERROR_FATAL9_LOW                                                (9)
#define MCI_REG_AGG_ERROR_FATAL_AGG_ERROR_FATAL9_MASK                                               (0x200)
#define MCI_REG_AGG_ERROR_FATAL_AGG_ERROR_FATAL10_LOW                                               (10)
#define MCI_REG_AGG_ERROR_FATAL_AGG_ERROR_FATAL10_MASK                                              (0x400)
#define MCI_REG_AGG_ERROR_FATAL_AGG_ERROR_FATAL11_LOW                                               (11)
#define MCI_REG_AGG_ERROR_FATAL_AGG_ERROR_FATAL11_MASK                                              (0x800)
#define MCI_REG_AGG_ERROR_FATAL_AGG_ERROR_FATAL12_LOW                                               (12)
#define MCI_REG_AGG_ERROR_FATAL_AGG_ERROR_FATAL12_MASK                                              (0x1000)
#define MCI_REG_AGG_ERROR_FATAL_AGG_ERROR_FATAL13_LOW                                               (13)
#define MCI_REG_AGG_ERROR_FATAL_AGG_ERROR_FATAL13_MASK                                              (0x2000)
#define MCI_REG_AGG_ERROR_FATAL_AGG_ERROR_FATAL14_LOW                                               (14)
#define MCI_REG_AGG_ERROR_FATAL_AGG_ERROR_FATAL14_MASK                                              (0x4000)
#define MCI_REG_AGG_ERROR_FATAL_AGG_ERROR_FATAL15_LOW                                               (15)
#define MCI_REG_AGG_ERROR_FATAL_AGG_ERROR_FATAL15_MASK                                              (0x8000)
#define MCI_REG_AGG_ERROR_FATAL_AGG_ERROR_FATAL16_LOW                                               (16)
#define MCI_REG_AGG_ERROR_FATAL_AGG_ERROR_FATAL16_MASK                                              (0x10000)
#define MCI_REG_AGG_ERROR_FATAL_AGG_ERROR_FATAL17_LOW                                               (17)
#define MCI_REG_AGG_ERROR_FATAL_AGG_ERROR_FATAL17_MASK                                              (0x20000)
#define MCI_REG_AGG_ERROR_FATAL_AGG_ERROR_FATAL18_LOW                                               (18)
#define MCI_REG_AGG_ERROR_FATAL_AGG_ERROR_FATAL18_MASK                                              (0x40000)
#define MCI_REG_AGG_ERROR_FATAL_AGG_ERROR_FATAL19_LOW                                               (19)
#define MCI_REG_AGG_ERROR_FATAL_AGG_ERROR_FATAL19_MASK                                              (0x80000)
#define MCI_REG_AGG_ERROR_FATAL_AGG_ERROR_FATAL20_LOW                                               (20)
#define MCI_REG_AGG_ERROR_FATAL_AGG_ERROR_FATAL20_MASK                                              (0x100000)
#define MCI_REG_AGG_ERROR_FATAL_AGG_ERROR_FATAL21_LOW                                               (21)
#define MCI_REG_AGG_ERROR_FATAL_AGG_ERROR_FATAL21_MASK                                              (0x200000)
#define MCI_REG_AGG_ERROR_FATAL_AGG_ERROR_FATAL22_LOW                                               (22)
#define MCI_REG_AGG_ERROR_FATAL_AGG_ERROR_FATAL22_MASK                                              (0x400000)
#define MCI_REG_AGG_ERROR_FATAL_AGG_ERROR_FATAL23_LOW                                               (23)
#define MCI_REG_AGG_ERROR_FATAL_AGG_ERROR_FATAL23_MASK                                              (0x800000)
#define MCI_REG_AGG_ERROR_FATAL_AGG_ERROR_FATAL24_LOW                                               (24)
#define MCI_REG_AGG_ERROR_FATAL_AGG_ERROR_FATAL24_MASK                                              (0x1000000)
#define MCI_REG_AGG_ERROR_FATAL_AGG_ERROR_FATAL25_LOW                                               (25)
#define MCI_REG_AGG_ERROR_FATAL_AGG_ERROR_FATAL25_MASK                                              (0x2000000)
#define MCI_REG_AGG_ERROR_FATAL_AGG_ERROR_FATAL26_LOW                                               (26)
#define MCI_REG_AGG_ERROR_FATAL_AGG_ERROR_FATAL26_MASK                                              (0x4000000)
#define MCI_REG_AGG_ERROR_FATAL_AGG_ERROR_FATAL27_LOW                                               (27)
#define MCI_REG_AGG_ERROR_FATAL_AGG_ERROR_FATAL27_MASK                                              (0x8000000)
#define MCI_REG_AGG_ERROR_FATAL_AGG_ERROR_FATAL28_LOW                                               (28)
#define MCI_REG_AGG_ERROR_FATAL_AGG_ERROR_FATAL28_MASK                                              (0x10000000)
#define MCI_REG_AGG_ERROR_FATAL_AGG_ERROR_FATAL29_LOW                                               (29)
#define MCI_REG_AGG_ERROR_FATAL_AGG_ERROR_FATAL29_MASK                                              (0x20000000)
#define MCI_REG_AGG_ERROR_FATAL_AGG_ERROR_FATAL30_LOW                                               (30)
#define MCI_REG_AGG_ERROR_FATAL_AGG_ERROR_FATAL30_MASK                                              (0x40000000)
#define MCI_REG_AGG_ERROR_FATAL_AGG_ERROR_FATAL31_LOW                                               (31)
#define MCI_REG_AGG_ERROR_FATAL_AGG_ERROR_FATAL31_MASK                                              (0x80000000)
#endif
#define SOC_MCI_TOP_MCI_REG_HW_ERROR_NON_FATAL                                                      (0x21000058)
#ifndef MCI_REG_HW_ERROR_NON_FATAL
#define MCI_REG_HW_ERROR_NON_FATAL                                                                  (0x58)
#define MCI_REG_HW_ERROR_NON_FATAL_MBOX0_ECC_UNC_LOW                                                (0)
#define MCI_REG_HW_ERROR_NON_FATAL_MBOX0_ECC_UNC_MASK                                               (0x1)
#define MCI_REG_HW_ERROR_NON_FATAL_MBOX1_ECC_UNC_LOW                                                (1)
#define MCI_REG_HW_ERROR_NON_FATAL_MBOX1_ECC_UNC_MASK                                               (0x2)
#endif
#define SOC_MCI_TOP_MCI_REG_AGG_ERROR_NON_FATAL                                                     (0x2100005c)
#ifndef MCI_REG_AGG_ERROR_NON_FATAL
#define MCI_REG_AGG_ERROR_NON_FATAL                                                                 (0x5c)
#define MCI_REG_AGG_ERROR_NON_FATAL_AGG_ERROR_NON_FATAL0_LOW                                        (0)
#define MCI_REG_AGG_ERROR_NON_FATAL_AGG_ERROR_NON_FATAL0_MASK                                       (0x1)
#define MCI_REG_AGG_ERROR_NON_FATAL_AGG_ERROR_NON_FATAL1_LOW                                        (1)
#define MCI_REG_AGG_ERROR_NON_FATAL_AGG_ERROR_NON_FATAL1_MASK                                       (0x2)
#define MCI_REG_AGG_ERROR_NON_FATAL_AGG_ERROR_NON_FATAL2_LOW                                        (2)
#define MCI_REG_AGG_ERROR_NON_FATAL_AGG_ERROR_NON_FATAL2_MASK                                       (0x4)
#define MCI_REG_AGG_ERROR_NON_FATAL_AGG_ERROR_NON_FATAL3_LOW                                        (3)
#define MCI_REG_AGG_ERROR_NON_FATAL_AGG_ERROR_NON_FATAL3_MASK                                       (0x8)
#define MCI_REG_AGG_ERROR_NON_FATAL_AGG_ERROR_NON_FATAL4_LOW                                        (4)
#define MCI_REG_AGG_ERROR_NON_FATAL_AGG_ERROR_NON_FATAL4_MASK                                       (0x10)
#define MCI_REG_AGG_ERROR_NON_FATAL_AGG_ERROR_NON_FATAL5_LOW                                        (5)
#define MCI_REG_AGG_ERROR_NON_FATAL_AGG_ERROR_NON_FATAL5_MASK                                       (0x20)
#define MCI_REG_AGG_ERROR_NON_FATAL_AGG_ERROR_NON_FATAL6_LOW                                        (6)
#define MCI_REG_AGG_ERROR_NON_FATAL_AGG_ERROR_NON_FATAL6_MASK                                       (0x40)
#define MCI_REG_AGG_ERROR_NON_FATAL_AGG_ERROR_NON_FATAL7_LOW                                        (7)
#define MCI_REG_AGG_ERROR_NON_FATAL_AGG_ERROR_NON_FATAL7_MASK                                       (0x80)
#define MCI_REG_AGG_ERROR_NON_FATAL_AGG_ERROR_NON_FATAL8_LOW                                        (8)
#define MCI_REG_AGG_ERROR_NON_FATAL_AGG_ERROR_NON_FATAL8_MASK                                       (0x100)
#define MCI_REG_AGG_ERROR_NON_FATAL_AGG_ERROR_NON_FATAL9_LOW                                        (9)
#define MCI_REG_AGG_ERROR_NON_FATAL_AGG_ERROR_NON_FATAL9_MASK                                       (0x200)
#define MCI_REG_AGG_ERROR_NON_FATAL_AGG_ERROR_NON_FATAL10_LOW                                       (10)
#define MCI_REG_AGG_ERROR_NON_FATAL_AGG_ERROR_NON_FATAL10_MASK                                      (0x400)
#define MCI_REG_AGG_ERROR_NON_FATAL_AGG_ERROR_NON_FATAL11_LOW                                       (11)
#define MCI_REG_AGG_ERROR_NON_FATAL_AGG_ERROR_NON_FATAL11_MASK                                      (0x800)
#define MCI_REG_AGG_ERROR_NON_FATAL_AGG_ERROR_NON_FATAL12_LOW                                       (12)
#define MCI_REG_AGG_ERROR_NON_FATAL_AGG_ERROR_NON_FATAL12_MASK                                      (0x1000)
#define MCI_REG_AGG_ERROR_NON_FATAL_AGG_ERROR_NON_FATAL13_LOW                                       (13)
#define MCI_REG_AGG_ERROR_NON_FATAL_AGG_ERROR_NON_FATAL13_MASK                                      (0x2000)
#define MCI_REG_AGG_ERROR_NON_FATAL_AGG_ERROR_NON_FATAL14_LOW                                       (14)
#define MCI_REG_AGG_ERROR_NON_FATAL_AGG_ERROR_NON_FATAL14_MASK                                      (0x4000)
#define MCI_REG_AGG_ERROR_NON_FATAL_AGG_ERROR_NON_FATAL15_LOW                                       (15)
#define MCI_REG_AGG_ERROR_NON_FATAL_AGG_ERROR_NON_FATAL15_MASK                                      (0x8000)
#define MCI_REG_AGG_ERROR_NON_FATAL_AGG_ERROR_NON_FATAL16_LOW                                       (16)
#define MCI_REG_AGG_ERROR_NON_FATAL_AGG_ERROR_NON_FATAL16_MASK                                      (0x10000)
#define MCI_REG_AGG_ERROR_NON_FATAL_AGG_ERROR_NON_FATAL17_LOW                                       (17)
#define MCI_REG_AGG_ERROR_NON_FATAL_AGG_ERROR_NON_FATAL17_MASK                                      (0x20000)
#define MCI_REG_AGG_ERROR_NON_FATAL_AGG_ERROR_NON_FATAL18_LOW                                       (18)
#define MCI_REG_AGG_ERROR_NON_FATAL_AGG_ERROR_NON_FATAL18_MASK                                      (0x40000)
#define MCI_REG_AGG_ERROR_NON_FATAL_AGG_ERROR_NON_FATAL19_LOW                                       (19)
#define MCI_REG_AGG_ERROR_NON_FATAL_AGG_ERROR_NON_FATAL19_MASK                                      (0x80000)
#define MCI_REG_AGG_ERROR_NON_FATAL_AGG_ERROR_NON_FATAL20_LOW                                       (20)
#define MCI_REG_AGG_ERROR_NON_FATAL_AGG_ERROR_NON_FATAL20_MASK                                      (0x100000)
#define MCI_REG_AGG_ERROR_NON_FATAL_AGG_ERROR_NON_FATAL21_LOW                                       (21)
#define MCI_REG_AGG_ERROR_NON_FATAL_AGG_ERROR_NON_FATAL21_MASK                                      (0x200000)
#define MCI_REG_AGG_ERROR_NON_FATAL_AGG_ERROR_NON_FATAL22_LOW                                       (22)
#define MCI_REG_AGG_ERROR_NON_FATAL_AGG_ERROR_NON_FATAL22_MASK                                      (0x400000)
#define MCI_REG_AGG_ERROR_NON_FATAL_AGG_ERROR_NON_FATAL23_LOW                                       (23)
#define MCI_REG_AGG_ERROR_NON_FATAL_AGG_ERROR_NON_FATAL23_MASK                                      (0x800000)
#define MCI_REG_AGG_ERROR_NON_FATAL_AGG_ERROR_NON_FATAL24_LOW                                       (24)
#define MCI_REG_AGG_ERROR_NON_FATAL_AGG_ERROR_NON_FATAL24_MASK                                      (0x1000000)
#define MCI_REG_AGG_ERROR_NON_FATAL_AGG_ERROR_NON_FATAL25_LOW                                       (25)
#define MCI_REG_AGG_ERROR_NON_FATAL_AGG_ERROR_NON_FATAL25_MASK                                      (0x2000000)
#define MCI_REG_AGG_ERROR_NON_FATAL_AGG_ERROR_NON_FATAL26_LOW                                       (26)
#define MCI_REG_AGG_ERROR_NON_FATAL_AGG_ERROR_NON_FATAL26_MASK                                      (0x4000000)
#define MCI_REG_AGG_ERROR_NON_FATAL_AGG_ERROR_NON_FATAL27_LOW                                       (27)
#define MCI_REG_AGG_ERROR_NON_FATAL_AGG_ERROR_NON_FATAL27_MASK                                      (0x8000000)
#define MCI_REG_AGG_ERROR_NON_FATAL_AGG_ERROR_NON_FATAL28_LOW                                       (28)
#define MCI_REG_AGG_ERROR_NON_FATAL_AGG_ERROR_NON_FATAL28_MASK                                      (0x10000000)
#define MCI_REG_AGG_ERROR_NON_FATAL_AGG_ERROR_NON_FATAL29_LOW                                       (29)
#define MCI_REG_AGG_ERROR_NON_FATAL_AGG_ERROR_NON_FATAL29_MASK                                      (0x20000000)
#define MCI_REG_AGG_ERROR_NON_FATAL_AGG_ERROR_NON_FATAL30_LOW                                       (30)
#define MCI_REG_AGG_ERROR_NON_FATAL_AGG_ERROR_NON_FATAL30_MASK                                      (0x40000000)
#define MCI_REG_AGG_ERROR_NON_FATAL_AGG_ERROR_NON_FATAL31_LOW                                       (31)
#define MCI_REG_AGG_ERROR_NON_FATAL_AGG_ERROR_NON_FATAL31_MASK                                      (0x80000000)
#endif
#define SOC_MCI_TOP_MCI_REG_FW_ERROR_FATAL                                                          (0x21000060)
#ifndef MCI_REG_FW_ERROR_FATAL
#define MCI_REG_FW_ERROR_FATAL                                                                      (0x60)
#endif
#define SOC_MCI_TOP_MCI_REG_FW_ERROR_NON_FATAL                                                      (0x21000064)
#ifndef MCI_REG_FW_ERROR_NON_FATAL
#define MCI_REG_FW_ERROR_NON_FATAL                                                                  (0x64)
#endif
#define SOC_MCI_TOP_MCI_REG_HW_ERROR_ENC                                                            (0x21000068)
#ifndef MCI_REG_HW_ERROR_ENC
#define MCI_REG_HW_ERROR_ENC                                                                        (0x68)
#endif
#define SOC_MCI_TOP_MCI_REG_FW_ERROR_ENC                                                            (0x2100006c)
#ifndef MCI_REG_FW_ERROR_ENC
#define MCI_REG_FW_ERROR_ENC                                                                        (0x6c)
#endif
#define SOC_MCI_TOP_MCI_REG_FW_EXTENDED_ERROR_INFO_0                                                (0x21000070)
#ifndef MCI_REG_FW_EXTENDED_ERROR_INFO_0
#define MCI_REG_FW_EXTENDED_ERROR_INFO_0                                                            (0x70)
#endif
#define SOC_MCI_TOP_MCI_REG_FW_EXTENDED_ERROR_INFO_1                                                (0x21000074)
#ifndef MCI_REG_FW_EXTENDED_ERROR_INFO_1
#define MCI_REG_FW_EXTENDED_ERROR_INFO_1                                                            (0x74)
#endif
#define SOC_MCI_TOP_MCI_REG_FW_EXTENDED_ERROR_INFO_2                                                (0x21000078)
#ifndef MCI_REG_FW_EXTENDED_ERROR_INFO_2
#define MCI_REG_FW_EXTENDED_ERROR_INFO_2                                                            (0x78)
#endif
#define SOC_MCI_TOP_MCI_REG_FW_EXTENDED_ERROR_INFO_3                                                (0x2100007c)
#ifndef MCI_REG_FW_EXTENDED_ERROR_INFO_3
#define MCI_REG_FW_EXTENDED_ERROR_INFO_3                                                            (0x7c)
#endif
#define SOC_MCI_TOP_MCI_REG_FW_EXTENDED_ERROR_INFO_4                                                (0x21000080)
#ifndef MCI_REG_FW_EXTENDED_ERROR_INFO_4
#define MCI_REG_FW_EXTENDED_ERROR_INFO_4                                                            (0x80)
#endif
#define SOC_MCI_TOP_MCI_REG_FW_EXTENDED_ERROR_INFO_5                                                (0x21000084)
#ifndef MCI_REG_FW_EXTENDED_ERROR_INFO_5
#define MCI_REG_FW_EXTENDED_ERROR_INFO_5                                                            (0x84)
#endif
#define SOC_MCI_TOP_MCI_REG_FW_EXTENDED_ERROR_INFO_6                                                (0x21000088)
#ifndef MCI_REG_FW_EXTENDED_ERROR_INFO_6
#define MCI_REG_FW_EXTENDED_ERROR_INFO_6                                                            (0x88)
#endif
#define SOC_MCI_TOP_MCI_REG_FW_EXTENDED_ERROR_INFO_7                                                (0x2100008c)
#ifndef MCI_REG_FW_EXTENDED_ERROR_INFO_7
#define MCI_REG_FW_EXTENDED_ERROR_INFO_7                                                            (0x8c)
#endif
#define SOC_MCI_TOP_MCI_REG_INTERNAL_HW_ERROR_FATAL_MASK                                            (0x21000090)
#ifndef MCI_REG_INTERNAL_HW_ERROR_FATAL_MASK
#define MCI_REG_INTERNAL_HW_ERROR_FATAL_MASK                                                        (0x90)
#define MCI_REG_INTERNAL_HW_ERROR_FATAL_MASK_MASK_MCU_SRAM_ECC_UNC_LOW                              (0)
#define MCI_REG_INTERNAL_HW_ERROR_FATAL_MASK_MASK_MCU_SRAM_ECC_UNC_MASK                             (0x1)
#define MCI_REG_INTERNAL_HW_ERROR_FATAL_MASK_MASK_NMI_PIN_LOW                                       (1)
#define MCI_REG_INTERNAL_HW_ERROR_FATAL_MASK_MASK_NMI_PIN_MASK                                      (0x2)
#define MCI_REG_INTERNAL_HW_ERROR_FATAL_MASK_MASK_MCU_SRAM_DMI_AXI_COLLISION_LOW                    (2)
#define MCI_REG_INTERNAL_HW_ERROR_FATAL_MASK_MASK_MCU_SRAM_DMI_AXI_COLLISION_MASK                   (0x4)
#endif
#define SOC_MCI_TOP_MCI_REG_INTERNAL_HW_ERROR_NON_FATAL_MASK                                        (0x21000094)
#ifndef MCI_REG_INTERNAL_HW_ERROR_NON_FATAL_MASK
#define MCI_REG_INTERNAL_HW_ERROR_NON_FATAL_MASK                                                    (0x94)
#define MCI_REG_INTERNAL_HW_ERROR_NON_FATAL_MASK_MASK_MBOX0_ECC_UNC_LOW                             (0)
#define MCI_REG_INTERNAL_HW_ERROR_NON_FATAL_MASK_MASK_MBOX0_ECC_UNC_MASK                            (0x1)
#define MCI_REG_INTERNAL_HW_ERROR_NON_FATAL_MASK_MASK_MBOX1_ECC_UNC_LOW                             (1)
#define MCI_REG_INTERNAL_HW_ERROR_NON_FATAL_MASK_MASK_MBOX1_ECC_UNC_MASK                            (0x2)
#endif
#define SOC_MCI_TOP_MCI_REG_INTERNAL_AGG_ERROR_FATAL_MASK                                           (0x21000098)
#ifndef MCI_REG_INTERNAL_AGG_ERROR_FATAL_MASK
#define MCI_REG_INTERNAL_AGG_ERROR_FATAL_MASK                                                       (0x98)
#define MCI_REG_INTERNAL_AGG_ERROR_FATAL_MASK_MASK_AGG_ERROR_FATAL31_LOW                            (0)
#define MCI_REG_INTERNAL_AGG_ERROR_FATAL_MASK_MASK_AGG_ERROR_FATAL31_MASK                           (0x1)
#define MCI_REG_INTERNAL_AGG_ERROR_FATAL_MASK_MASK_AGG_ERROR_FATAL30_LOW                            (1)
#define MCI_REG_INTERNAL_AGG_ERROR_FATAL_MASK_MASK_AGG_ERROR_FATAL30_MASK                           (0x2)
#define MCI_REG_INTERNAL_AGG_ERROR_FATAL_MASK_MASK_AGG_ERROR_FATAL29_LOW                            (2)
#define MCI_REG_INTERNAL_AGG_ERROR_FATAL_MASK_MASK_AGG_ERROR_FATAL29_MASK                           (0x4)
#define MCI_REG_INTERNAL_AGG_ERROR_FATAL_MASK_MASK_AGG_ERROR_FATAL28_LOW                            (3)
#define MCI_REG_INTERNAL_AGG_ERROR_FATAL_MASK_MASK_AGG_ERROR_FATAL28_MASK                           (0x8)
#define MCI_REG_INTERNAL_AGG_ERROR_FATAL_MASK_MASK_AGG_ERROR_FATAL27_LOW                            (4)
#define MCI_REG_INTERNAL_AGG_ERROR_FATAL_MASK_MASK_AGG_ERROR_FATAL27_MASK                           (0x10)
#define MCI_REG_INTERNAL_AGG_ERROR_FATAL_MASK_MASK_AGG_ERROR_FATAL26_LOW                            (5)
#define MCI_REG_INTERNAL_AGG_ERROR_FATAL_MASK_MASK_AGG_ERROR_FATAL26_MASK                           (0x20)
#define MCI_REG_INTERNAL_AGG_ERROR_FATAL_MASK_MASK_AGG_ERROR_FATAL25_LOW                            (6)
#define MCI_REG_INTERNAL_AGG_ERROR_FATAL_MASK_MASK_AGG_ERROR_FATAL25_MASK                           (0x40)
#define MCI_REG_INTERNAL_AGG_ERROR_FATAL_MASK_MASK_AGG_ERROR_FATAL24_LOW                            (7)
#define MCI_REG_INTERNAL_AGG_ERROR_FATAL_MASK_MASK_AGG_ERROR_FATAL24_MASK                           (0x80)
#define MCI_REG_INTERNAL_AGG_ERROR_FATAL_MASK_MASK_AGG_ERROR_FATAL23_LOW                            (8)
#define MCI_REG_INTERNAL_AGG_ERROR_FATAL_MASK_MASK_AGG_ERROR_FATAL23_MASK                           (0x100)
#define MCI_REG_INTERNAL_AGG_ERROR_FATAL_MASK_MASK_AGG_ERROR_FATAL22_LOW                            (9)
#define MCI_REG_INTERNAL_AGG_ERROR_FATAL_MASK_MASK_AGG_ERROR_FATAL22_MASK                           (0x200)
#define MCI_REG_INTERNAL_AGG_ERROR_FATAL_MASK_MASK_AGG_ERROR_FATAL21_LOW                            (10)
#define MCI_REG_INTERNAL_AGG_ERROR_FATAL_MASK_MASK_AGG_ERROR_FATAL21_MASK                           (0x400)
#define MCI_REG_INTERNAL_AGG_ERROR_FATAL_MASK_MASK_AGG_ERROR_FATAL20_LOW                            (11)
#define MCI_REG_INTERNAL_AGG_ERROR_FATAL_MASK_MASK_AGG_ERROR_FATAL20_MASK                           (0x800)
#define MCI_REG_INTERNAL_AGG_ERROR_FATAL_MASK_MASK_AGG_ERROR_FATAL19_LOW                            (12)
#define MCI_REG_INTERNAL_AGG_ERROR_FATAL_MASK_MASK_AGG_ERROR_FATAL19_MASK                           (0x1000)
#define MCI_REG_INTERNAL_AGG_ERROR_FATAL_MASK_MASK_AGG_ERROR_FATAL18_LOW                            (13)
#define MCI_REG_INTERNAL_AGG_ERROR_FATAL_MASK_MASK_AGG_ERROR_FATAL18_MASK                           (0x2000)
#define MCI_REG_INTERNAL_AGG_ERROR_FATAL_MASK_MASK_AGG_ERROR_FATAL17_LOW                            (14)
#define MCI_REG_INTERNAL_AGG_ERROR_FATAL_MASK_MASK_AGG_ERROR_FATAL17_MASK                           (0x4000)
#define MCI_REG_INTERNAL_AGG_ERROR_FATAL_MASK_MASK_AGG_ERROR_FATAL16_LOW                            (15)
#define MCI_REG_INTERNAL_AGG_ERROR_FATAL_MASK_MASK_AGG_ERROR_FATAL16_MASK                           (0x8000)
#define MCI_REG_INTERNAL_AGG_ERROR_FATAL_MASK_MASK_AGG_ERROR_FATAL15_LOW                            (16)
#define MCI_REG_INTERNAL_AGG_ERROR_FATAL_MASK_MASK_AGG_ERROR_FATAL15_MASK                           (0x10000)
#define MCI_REG_INTERNAL_AGG_ERROR_FATAL_MASK_MASK_AGG_ERROR_FATAL14_LOW                            (17)
#define MCI_REG_INTERNAL_AGG_ERROR_FATAL_MASK_MASK_AGG_ERROR_FATAL14_MASK                           (0x20000)
#define MCI_REG_INTERNAL_AGG_ERROR_FATAL_MASK_MASK_AGG_ERROR_FATAL13_LOW                            (18)
#define MCI_REG_INTERNAL_AGG_ERROR_FATAL_MASK_MASK_AGG_ERROR_FATAL13_MASK                           (0x40000)
#define MCI_REG_INTERNAL_AGG_ERROR_FATAL_MASK_MASK_AGG_ERROR_FATAL12_LOW                            (19)
#define MCI_REG_INTERNAL_AGG_ERROR_FATAL_MASK_MASK_AGG_ERROR_FATAL12_MASK                           (0x80000)
#define MCI_REG_INTERNAL_AGG_ERROR_FATAL_MASK_MASK_AGG_ERROR_FATAL11_LOW                            (20)
#define MCI_REG_INTERNAL_AGG_ERROR_FATAL_MASK_MASK_AGG_ERROR_FATAL11_MASK                           (0x100000)
#define MCI_REG_INTERNAL_AGG_ERROR_FATAL_MASK_MASK_AGG_ERROR_FATAL10_LOW                            (21)
#define MCI_REG_INTERNAL_AGG_ERROR_FATAL_MASK_MASK_AGG_ERROR_FATAL10_MASK                           (0x200000)
#define MCI_REG_INTERNAL_AGG_ERROR_FATAL_MASK_MASK_AGG_ERROR_FATAL9_LOW                             (22)
#define MCI_REG_INTERNAL_AGG_ERROR_FATAL_MASK_MASK_AGG_ERROR_FATAL9_MASK                            (0x400000)
#define MCI_REG_INTERNAL_AGG_ERROR_FATAL_MASK_MASK_AGG_ERROR_FATAL8_LOW                             (23)
#define MCI_REG_INTERNAL_AGG_ERROR_FATAL_MASK_MASK_AGG_ERROR_FATAL8_MASK                            (0x800000)
#define MCI_REG_INTERNAL_AGG_ERROR_FATAL_MASK_MASK_AGG_ERROR_FATAL7_LOW                             (24)
#define MCI_REG_INTERNAL_AGG_ERROR_FATAL_MASK_MASK_AGG_ERROR_FATAL7_MASK                            (0x1000000)
#define MCI_REG_INTERNAL_AGG_ERROR_FATAL_MASK_MASK_AGG_ERROR_FATAL6_LOW                             (25)
#define MCI_REG_INTERNAL_AGG_ERROR_FATAL_MASK_MASK_AGG_ERROR_FATAL6_MASK                            (0x2000000)
#define MCI_REG_INTERNAL_AGG_ERROR_FATAL_MASK_MASK_AGG_ERROR_FATAL5_LOW                             (26)
#define MCI_REG_INTERNAL_AGG_ERROR_FATAL_MASK_MASK_AGG_ERROR_FATAL5_MASK                            (0x4000000)
#define MCI_REG_INTERNAL_AGG_ERROR_FATAL_MASK_MASK_AGG_ERROR_FATAL4_LOW                             (27)
#define MCI_REG_INTERNAL_AGG_ERROR_FATAL_MASK_MASK_AGG_ERROR_FATAL4_MASK                            (0x8000000)
#define MCI_REG_INTERNAL_AGG_ERROR_FATAL_MASK_MASK_AGG_ERROR_FATAL3_LOW                             (28)
#define MCI_REG_INTERNAL_AGG_ERROR_FATAL_MASK_MASK_AGG_ERROR_FATAL3_MASK                            (0x10000000)
#define MCI_REG_INTERNAL_AGG_ERROR_FATAL_MASK_MASK_AGG_ERROR_FATAL2_LOW                             (29)
#define MCI_REG_INTERNAL_AGG_ERROR_FATAL_MASK_MASK_AGG_ERROR_FATAL2_MASK                            (0x20000000)
#define MCI_REG_INTERNAL_AGG_ERROR_FATAL_MASK_MASK_AGG_ERROR_FATAL1_LOW                             (30)
#define MCI_REG_INTERNAL_AGG_ERROR_FATAL_MASK_MASK_AGG_ERROR_FATAL1_MASK                            (0x40000000)
#define MCI_REG_INTERNAL_AGG_ERROR_FATAL_MASK_MASK_AGG_ERROR_FATAL0_LOW                             (31)
#define MCI_REG_INTERNAL_AGG_ERROR_FATAL_MASK_MASK_AGG_ERROR_FATAL0_MASK                            (0x80000000)
#endif
#define SOC_MCI_TOP_MCI_REG_INTERNAL_AGG_ERROR_NON_FATAL_MASK                                       (0x2100009c)
#ifndef MCI_REG_INTERNAL_AGG_ERROR_NON_FATAL_MASK
#define MCI_REG_INTERNAL_AGG_ERROR_NON_FATAL_MASK                                                   (0x9c)
#define MCI_REG_INTERNAL_AGG_ERROR_NON_FATAL_MASK_MASK_AGG_ERROR_NON_FATAL31_LOW                    (0)
#define MCI_REG_INTERNAL_AGG_ERROR_NON_FATAL_MASK_MASK_AGG_ERROR_NON_FATAL31_MASK                   (0x1)
#define MCI_REG_INTERNAL_AGG_ERROR_NON_FATAL_MASK_MASK_AGG_ERROR_NON_FATAL30_LOW                    (1)
#define MCI_REG_INTERNAL_AGG_ERROR_NON_FATAL_MASK_MASK_AGG_ERROR_NON_FATAL30_MASK                   (0x2)
#define MCI_REG_INTERNAL_AGG_ERROR_NON_FATAL_MASK_MASK_AGG_ERROR_NON_FATAL29_LOW                    (2)
#define MCI_REG_INTERNAL_AGG_ERROR_NON_FATAL_MASK_MASK_AGG_ERROR_NON_FATAL29_MASK                   (0x4)
#define MCI_REG_INTERNAL_AGG_ERROR_NON_FATAL_MASK_MASK_AGG_ERROR_NON_FATAL28_LOW                    (3)
#define MCI_REG_INTERNAL_AGG_ERROR_NON_FATAL_MASK_MASK_AGG_ERROR_NON_FATAL28_MASK                   (0x8)
#define MCI_REG_INTERNAL_AGG_ERROR_NON_FATAL_MASK_MASK_AGG_ERROR_NON_FATAL27_LOW                    (4)
#define MCI_REG_INTERNAL_AGG_ERROR_NON_FATAL_MASK_MASK_AGG_ERROR_NON_FATAL27_MASK                   (0x10)
#define MCI_REG_INTERNAL_AGG_ERROR_NON_FATAL_MASK_MASK_AGG_ERROR_NON_FATAL26_LOW                    (5)
#define MCI_REG_INTERNAL_AGG_ERROR_NON_FATAL_MASK_MASK_AGG_ERROR_NON_FATAL26_MASK                   (0x20)
#define MCI_REG_INTERNAL_AGG_ERROR_NON_FATAL_MASK_MASK_AGG_ERROR_NON_FATAL25_LOW                    (6)
#define MCI_REG_INTERNAL_AGG_ERROR_NON_FATAL_MASK_MASK_AGG_ERROR_NON_FATAL25_MASK                   (0x40)
#define MCI_REG_INTERNAL_AGG_ERROR_NON_FATAL_MASK_MASK_AGG_ERROR_NON_FATAL24_LOW                    (7)
#define MCI_REG_INTERNAL_AGG_ERROR_NON_FATAL_MASK_MASK_AGG_ERROR_NON_FATAL24_MASK                   (0x80)
#define MCI_REG_INTERNAL_AGG_ERROR_NON_FATAL_MASK_MASK_AGG_ERROR_NON_FATAL23_LOW                    (8)
#define MCI_REG_INTERNAL_AGG_ERROR_NON_FATAL_MASK_MASK_AGG_ERROR_NON_FATAL23_MASK                   (0x100)
#define MCI_REG_INTERNAL_AGG_ERROR_NON_FATAL_MASK_MASK_AGG_ERROR_NON_FATAL22_LOW                    (9)
#define MCI_REG_INTERNAL_AGG_ERROR_NON_FATAL_MASK_MASK_AGG_ERROR_NON_FATAL22_MASK                   (0x200)
#define MCI_REG_INTERNAL_AGG_ERROR_NON_FATAL_MASK_MASK_AGG_ERROR_NON_FATAL21_LOW                    (10)
#define MCI_REG_INTERNAL_AGG_ERROR_NON_FATAL_MASK_MASK_AGG_ERROR_NON_FATAL21_MASK                   (0x400)
#define MCI_REG_INTERNAL_AGG_ERROR_NON_FATAL_MASK_MASK_AGG_ERROR_NON_FATAL20_LOW                    (11)
#define MCI_REG_INTERNAL_AGG_ERROR_NON_FATAL_MASK_MASK_AGG_ERROR_NON_FATAL20_MASK                   (0x800)
#define MCI_REG_INTERNAL_AGG_ERROR_NON_FATAL_MASK_MASK_AGG_ERROR_NON_FATAL19_LOW                    (12)
#define MCI_REG_INTERNAL_AGG_ERROR_NON_FATAL_MASK_MASK_AGG_ERROR_NON_FATAL19_MASK                   (0x1000)
#define MCI_REG_INTERNAL_AGG_ERROR_NON_FATAL_MASK_MASK_AGG_ERROR_NON_FATAL18_LOW                    (13)
#define MCI_REG_INTERNAL_AGG_ERROR_NON_FATAL_MASK_MASK_AGG_ERROR_NON_FATAL18_MASK                   (0x2000)
#define MCI_REG_INTERNAL_AGG_ERROR_NON_FATAL_MASK_MASK_AGG_ERROR_NON_FATAL17_LOW                    (14)
#define MCI_REG_INTERNAL_AGG_ERROR_NON_FATAL_MASK_MASK_AGG_ERROR_NON_FATAL17_MASK                   (0x4000)
#define MCI_REG_INTERNAL_AGG_ERROR_NON_FATAL_MASK_MASK_AGG_ERROR_NON_FATAL16_LOW                    (15)
#define MCI_REG_INTERNAL_AGG_ERROR_NON_FATAL_MASK_MASK_AGG_ERROR_NON_FATAL16_MASK                   (0x8000)
#define MCI_REG_INTERNAL_AGG_ERROR_NON_FATAL_MASK_MASK_AGG_ERROR_NON_FATAL15_LOW                    (16)
#define MCI_REG_INTERNAL_AGG_ERROR_NON_FATAL_MASK_MASK_AGG_ERROR_NON_FATAL15_MASK                   (0x10000)
#define MCI_REG_INTERNAL_AGG_ERROR_NON_FATAL_MASK_MASK_AGG_ERROR_NON_FATAL14_LOW                    (17)
#define MCI_REG_INTERNAL_AGG_ERROR_NON_FATAL_MASK_MASK_AGG_ERROR_NON_FATAL14_MASK                   (0x20000)
#define MCI_REG_INTERNAL_AGG_ERROR_NON_FATAL_MASK_MASK_AGG_ERROR_NON_FATAL13_LOW                    (18)
#define MCI_REG_INTERNAL_AGG_ERROR_NON_FATAL_MASK_MASK_AGG_ERROR_NON_FATAL13_MASK                   (0x40000)
#define MCI_REG_INTERNAL_AGG_ERROR_NON_FATAL_MASK_MASK_AGG_ERROR_NON_FATAL12_LOW                    (19)
#define MCI_REG_INTERNAL_AGG_ERROR_NON_FATAL_MASK_MASK_AGG_ERROR_NON_FATAL12_MASK                   (0x80000)
#define MCI_REG_INTERNAL_AGG_ERROR_NON_FATAL_MASK_MASK_AGG_ERROR_NON_FATAL11_LOW                    (20)
#define MCI_REG_INTERNAL_AGG_ERROR_NON_FATAL_MASK_MASK_AGG_ERROR_NON_FATAL11_MASK                   (0x100000)
#define MCI_REG_INTERNAL_AGG_ERROR_NON_FATAL_MASK_MASK_AGG_ERROR_NON_FATAL10_LOW                    (21)
#define MCI_REG_INTERNAL_AGG_ERROR_NON_FATAL_MASK_MASK_AGG_ERROR_NON_FATAL10_MASK                   (0x200000)
#define MCI_REG_INTERNAL_AGG_ERROR_NON_FATAL_MASK_MASK_AGG_ERROR_NON_FATAL9_LOW                     (22)
#define MCI_REG_INTERNAL_AGG_ERROR_NON_FATAL_MASK_MASK_AGG_ERROR_NON_FATAL9_MASK                    (0x400000)
#define MCI_REG_INTERNAL_AGG_ERROR_NON_FATAL_MASK_MASK_AGG_ERROR_NON_FATAL8_LOW                     (23)
#define MCI_REG_INTERNAL_AGG_ERROR_NON_FATAL_MASK_MASK_AGG_ERROR_NON_FATAL8_MASK                    (0x800000)
#define MCI_REG_INTERNAL_AGG_ERROR_NON_FATAL_MASK_MASK_AGG_ERROR_NON_FATAL7_LOW                     (24)
#define MCI_REG_INTERNAL_AGG_ERROR_NON_FATAL_MASK_MASK_AGG_ERROR_NON_FATAL7_MASK                    (0x1000000)
#define MCI_REG_INTERNAL_AGG_ERROR_NON_FATAL_MASK_MASK_AGG_ERROR_NON_FATAL6_LOW                     (25)
#define MCI_REG_INTERNAL_AGG_ERROR_NON_FATAL_MASK_MASK_AGG_ERROR_NON_FATAL6_MASK                    (0x2000000)
#define MCI_REG_INTERNAL_AGG_ERROR_NON_FATAL_MASK_MASK_AGG_ERROR_NON_FATAL5_LOW                     (26)
#define MCI_REG_INTERNAL_AGG_ERROR_NON_FATAL_MASK_MASK_AGG_ERROR_NON_FATAL5_MASK                    (0x4000000)
#define MCI_REG_INTERNAL_AGG_ERROR_NON_FATAL_MASK_MASK_AGG_ERROR_NON_FATAL4_LOW                     (27)
#define MCI_REG_INTERNAL_AGG_ERROR_NON_FATAL_MASK_MASK_AGG_ERROR_NON_FATAL4_MASK                    (0x8000000)
#define MCI_REG_INTERNAL_AGG_ERROR_NON_FATAL_MASK_MASK_AGG_ERROR_NON_FATAL3_LOW                     (28)
#define MCI_REG_INTERNAL_AGG_ERROR_NON_FATAL_MASK_MASK_AGG_ERROR_NON_FATAL3_MASK                    (0x10000000)
#define MCI_REG_INTERNAL_AGG_ERROR_NON_FATAL_MASK_MASK_AGG_ERROR_NON_FATAL2_LOW                     (29)
#define MCI_REG_INTERNAL_AGG_ERROR_NON_FATAL_MASK_MASK_AGG_ERROR_NON_FATAL2_MASK                    (0x20000000)
#define MCI_REG_INTERNAL_AGG_ERROR_NON_FATAL_MASK_MASK_AGG_ERROR_NON_FATAL1_LOW                     (30)
#define MCI_REG_INTERNAL_AGG_ERROR_NON_FATAL_MASK_MASK_AGG_ERROR_NON_FATAL1_MASK                    (0x40000000)
#define MCI_REG_INTERNAL_AGG_ERROR_NON_FATAL_MASK_MASK_AGG_ERROR_NON_FATAL0_LOW                     (31)
#define MCI_REG_INTERNAL_AGG_ERROR_NON_FATAL_MASK_MASK_AGG_ERROR_NON_FATAL0_MASK                    (0x80000000)
#endif
#define SOC_MCI_TOP_MCI_REG_INTERNAL_FW_ERROR_FATAL_MASK                                            (0x210000a0)
#ifndef MCI_REG_INTERNAL_FW_ERROR_FATAL_MASK
#define MCI_REG_INTERNAL_FW_ERROR_FATAL_MASK                                                        (0xa0)
#endif
#define SOC_MCI_TOP_MCI_REG_INTERNAL_FW_ERROR_NON_FATAL_MASK                                        (0x210000a4)
#ifndef MCI_REG_INTERNAL_FW_ERROR_NON_FATAL_MASK
#define MCI_REG_INTERNAL_FW_ERROR_NON_FATAL_MASK                                                    (0xa4)
#endif
#define SOC_MCI_TOP_MCI_REG_WDT_TIMER1_EN                                                           (0x210000b0)
#ifndef MCI_REG_WDT_TIMER1_EN
#define MCI_REG_WDT_TIMER1_EN                                                                       (0xb0)
#define MCI_REG_WDT_TIMER1_EN_TIMER1_EN_LOW                                                         (0)
#define MCI_REG_WDT_TIMER1_EN_TIMER1_EN_MASK                                                        (0x1)
#endif
#define SOC_MCI_TOP_MCI_REG_WDT_TIMER1_CTRL                                                         (0x210000b4)
#ifndef MCI_REG_WDT_TIMER1_CTRL
#define MCI_REG_WDT_TIMER1_CTRL                                                                     (0xb4)
#define MCI_REG_WDT_TIMER1_CTRL_TIMER1_RESTART_LOW                                                  (0)
#define MCI_REG_WDT_TIMER1_CTRL_TIMER1_RESTART_MASK                                                 (0x1)
#endif
#define SOC_MCI_TOP_MCI_REG_WDT_TIMER1_TIMEOUT_PERIOD_0                                             (0x210000b8)
#ifndef MCI_REG_WDT_TIMER1_TIMEOUT_PERIOD_0
#define MCI_REG_WDT_TIMER1_TIMEOUT_PERIOD_0                                                         (0xb8)
#endif
#define SOC_MCI_TOP_MCI_REG_WDT_TIMER1_TIMEOUT_PERIOD_1                                             (0x210000bc)
#ifndef MCI_REG_WDT_TIMER1_TIMEOUT_PERIOD_1
#define MCI_REG_WDT_TIMER1_TIMEOUT_PERIOD_1                                                         (0xbc)
#endif
#define SOC_MCI_TOP_MCI_REG_WDT_TIMER2_EN                                                           (0x210000c0)
#ifndef MCI_REG_WDT_TIMER2_EN
#define MCI_REG_WDT_TIMER2_EN                                                                       (0xc0)
#define MCI_REG_WDT_TIMER2_EN_TIMER2_EN_LOW                                                         (0)
#define MCI_REG_WDT_TIMER2_EN_TIMER2_EN_MASK                                                        (0x1)
#endif
#define SOC_MCI_TOP_MCI_REG_WDT_TIMER2_CTRL                                                         (0x210000c4)
#ifndef MCI_REG_WDT_TIMER2_CTRL
#define MCI_REG_WDT_TIMER2_CTRL                                                                     (0xc4)
#define MCI_REG_WDT_TIMER2_CTRL_TIMER2_RESTART_LOW                                                  (0)
#define MCI_REG_WDT_TIMER2_CTRL_TIMER2_RESTART_MASK                                                 (0x1)
#endif
#define SOC_MCI_TOP_MCI_REG_WDT_TIMER2_TIMEOUT_PERIOD_0                                             (0x210000c8)
#ifndef MCI_REG_WDT_TIMER2_TIMEOUT_PERIOD_0
#define MCI_REG_WDT_TIMER2_TIMEOUT_PERIOD_0                                                         (0xc8)
#endif
#define SOC_MCI_TOP_MCI_REG_WDT_TIMER2_TIMEOUT_PERIOD_1                                             (0x210000cc)
#ifndef MCI_REG_WDT_TIMER2_TIMEOUT_PERIOD_1
#define MCI_REG_WDT_TIMER2_TIMEOUT_PERIOD_1                                                         (0xcc)
#endif
#define SOC_MCI_TOP_MCI_REG_WDT_STATUS                                                              (0x210000d0)
#ifndef MCI_REG_WDT_STATUS
#define MCI_REG_WDT_STATUS                                                                          (0xd0)
#define MCI_REG_WDT_STATUS_T1_TIMEOUT_LOW                                                           (0)
#define MCI_REG_WDT_STATUS_T1_TIMEOUT_MASK                                                          (0x1)
#define MCI_REG_WDT_STATUS_T2_TIMEOUT_LOW                                                           (1)
#define MCI_REG_WDT_STATUS_T2_TIMEOUT_MASK                                                          (0x2)
#endif
#define SOC_MCI_TOP_MCI_REG_WDT_CFG_0                                                               (0x210000d4)
#ifndef MCI_REG_WDT_CFG_0
#define MCI_REG_WDT_CFG_0                                                                           (0xd4)
#endif
#define SOC_MCI_TOP_MCI_REG_WDT_CFG_1                                                               (0x210000d8)
#ifndef MCI_REG_WDT_CFG_1
#define MCI_REG_WDT_CFG_1                                                                           (0xd8)
#endif
#define SOC_MCI_TOP_MCI_REG_MCU_TIMER_CONFIG                                                        (0x210000e0)
#ifndef MCI_REG_MCU_TIMER_CONFIG
#define MCI_REG_MCU_TIMER_CONFIG                                                                    (0xe0)
#endif
#define SOC_MCI_TOP_MCI_REG_MCU_RV_MTIME_L                                                          (0x210000e4)
#ifndef MCI_REG_MCU_RV_MTIME_L
#define MCI_REG_MCU_RV_MTIME_L                                                                      (0xe4)
#endif
#define SOC_MCI_TOP_MCI_REG_MCU_RV_MTIME_H                                                          (0x210000e8)
#ifndef MCI_REG_MCU_RV_MTIME_H
#define MCI_REG_MCU_RV_MTIME_H                                                                      (0xe8)
#endif
#define SOC_MCI_TOP_MCI_REG_MCU_RV_MTIMECMP_L                                                       (0x210000ec)
#ifndef MCI_REG_MCU_RV_MTIMECMP_L
#define MCI_REG_MCU_RV_MTIMECMP_L                                                                   (0xec)
#endif
#define SOC_MCI_TOP_MCI_REG_MCU_RV_MTIMECMP_H                                                       (0x210000f0)
#ifndef MCI_REG_MCU_RV_MTIMECMP_H
#define MCI_REG_MCU_RV_MTIMECMP_H                                                                   (0xf0)
#endif
#define SOC_MCI_TOP_MCI_REG_RESET_REQUEST                                                           (0x21000100)
#ifndef MCI_REG_RESET_REQUEST
#define MCI_REG_RESET_REQUEST                                                                       (0x100)
#define MCI_REG_RESET_REQUEST_MCU_REQ_LOW                                                           (0)
#define MCI_REG_RESET_REQUEST_MCU_REQ_MASK                                                          (0x1)
#endif
#define SOC_MCI_TOP_MCI_REG_MCI_BOOTFSM_GO                                                          (0x21000104)
#ifndef MCI_REG_MCI_BOOTFSM_GO
#define MCI_REG_MCI_BOOTFSM_GO                                                                      (0x104)
#define MCI_REG_MCI_BOOTFSM_GO_GO_LOW                                                               (0)
#define MCI_REG_MCI_BOOTFSM_GO_GO_MASK                                                              (0x1)
#endif
#define SOC_MCI_TOP_MCI_REG_CPTRA_BOOT_GO                                                           (0x21000108)
#ifndef MCI_REG_CPTRA_BOOT_GO
#define MCI_REG_CPTRA_BOOT_GO                                                                       (0x108)
#define MCI_REG_CPTRA_BOOT_GO_GO_LOW                                                                (0)
#define MCI_REG_CPTRA_BOOT_GO_GO_MASK                                                               (0x1)
#endif
#define SOC_MCI_TOP_MCI_REG_FW_SRAM_EXEC_REGION_SIZE                                                (0x2100010c)
#ifndef MCI_REG_FW_SRAM_EXEC_REGION_SIZE
#define MCI_REG_FW_SRAM_EXEC_REGION_SIZE                                                            (0x10c)
#define MCI_REG_FW_SRAM_EXEC_REGION_SIZE_SIZE_LOW                                                   (0)
#define MCI_REG_FW_SRAM_EXEC_REGION_SIZE_SIZE_MASK                                                  (0xffff)
#endif
#define SOC_MCI_TOP_MCI_REG_MCU_NMI_VECTOR                                                          (0x21000110)
#ifndef MCI_REG_MCU_NMI_VECTOR
#define MCI_REG_MCU_NMI_VECTOR                                                                      (0x110)
#endif
#define SOC_MCI_TOP_MCI_REG_MCU_RESET_VECTOR                                                        (0x21000114)
#ifndef MCI_REG_MCU_RESET_VECTOR
#define MCI_REG_MCU_RESET_VECTOR                                                                    (0x114)
#endif
#define SOC_MCI_TOP_MCI_REG_MBOX0_VALID_AXI_USER_0                                                  (0x21000180)
#ifndef MCI_REG_MBOX0_VALID_AXI_USER_0
#define MCI_REG_MBOX0_VALID_AXI_USER_0                                                              (0x180)
#endif
#define SOC_MCI_TOP_MCI_REG_MBOX0_VALID_AXI_USER_1                                                  (0x21000184)
#ifndef MCI_REG_MBOX0_VALID_AXI_USER_1
#define MCI_REG_MBOX0_VALID_AXI_USER_1                                                              (0x184)
#endif
#define SOC_MCI_TOP_MCI_REG_MBOX0_VALID_AXI_USER_2                                                  (0x21000188)
#ifndef MCI_REG_MBOX0_VALID_AXI_USER_2
#define MCI_REG_MBOX0_VALID_AXI_USER_2                                                              (0x188)
#endif
#define SOC_MCI_TOP_MCI_REG_MBOX0_VALID_AXI_USER_3                                                  (0x2100018c)
#ifndef MCI_REG_MBOX0_VALID_AXI_USER_3
#define MCI_REG_MBOX0_VALID_AXI_USER_3                                                              (0x18c)
#endif
#define SOC_MCI_TOP_MCI_REG_MBOX0_VALID_AXI_USER_4                                                  (0x21000190)
#ifndef MCI_REG_MBOX0_VALID_AXI_USER_4
#define MCI_REG_MBOX0_VALID_AXI_USER_4                                                              (0x190)
#endif
#define SOC_MCI_TOP_MCI_REG_MBOX0_AXI_USER_LOCK_0                                                   (0x210001a0)
#ifndef MCI_REG_MBOX0_AXI_USER_LOCK_0
#define MCI_REG_MBOX0_AXI_USER_LOCK_0                                                               (0x1a0)
#define MCI_REG_MBOX0_AXI_USER_LOCK_0_LOCK_LOW                                                      (0)
#define MCI_REG_MBOX0_AXI_USER_LOCK_0_LOCK_MASK                                                     (0x1)
#endif
#define SOC_MCI_TOP_MCI_REG_MBOX0_AXI_USER_LOCK_1                                                   (0x210001a4)
#ifndef MCI_REG_MBOX0_AXI_USER_LOCK_1
#define MCI_REG_MBOX0_AXI_USER_LOCK_1                                                               (0x1a4)
#define MCI_REG_MBOX0_AXI_USER_LOCK_1_LOCK_LOW                                                      (0)
#define MCI_REG_MBOX0_AXI_USER_LOCK_1_LOCK_MASK                                                     (0x1)
#endif
#define SOC_MCI_TOP_MCI_REG_MBOX0_AXI_USER_LOCK_2                                                   (0x210001a8)
#ifndef MCI_REG_MBOX0_AXI_USER_LOCK_2
#define MCI_REG_MBOX0_AXI_USER_LOCK_2                                                               (0x1a8)
#define MCI_REG_MBOX0_AXI_USER_LOCK_2_LOCK_LOW                                                      (0)
#define MCI_REG_MBOX0_AXI_USER_LOCK_2_LOCK_MASK                                                     (0x1)
#endif
#define SOC_MCI_TOP_MCI_REG_MBOX0_AXI_USER_LOCK_3                                                   (0x210001ac)
#ifndef MCI_REG_MBOX0_AXI_USER_LOCK_3
#define MCI_REG_MBOX0_AXI_USER_LOCK_3                                                               (0x1ac)
#define MCI_REG_MBOX0_AXI_USER_LOCK_3_LOCK_LOW                                                      (0)
#define MCI_REG_MBOX0_AXI_USER_LOCK_3_LOCK_MASK                                                     (0x1)
#endif
#define SOC_MCI_TOP_MCI_REG_MBOX0_AXI_USER_LOCK_4                                                   (0x210001b0)
#ifndef MCI_REG_MBOX0_AXI_USER_LOCK_4
#define MCI_REG_MBOX0_AXI_USER_LOCK_4                                                               (0x1b0)
#define MCI_REG_MBOX0_AXI_USER_LOCK_4_LOCK_LOW                                                      (0)
#define MCI_REG_MBOX0_AXI_USER_LOCK_4_LOCK_MASK                                                     (0x1)
#endif
#define SOC_MCI_TOP_MCI_REG_MBOX1_VALID_AXI_USER_0                                                  (0x210001c0)
#ifndef MCI_REG_MBOX1_VALID_AXI_USER_0
#define MCI_REG_MBOX1_VALID_AXI_USER_0                                                              (0x1c0)
#endif
#define SOC_MCI_TOP_MCI_REG_MBOX1_VALID_AXI_USER_1                                                  (0x210001c4)
#ifndef MCI_REG_MBOX1_VALID_AXI_USER_1
#define MCI_REG_MBOX1_VALID_AXI_USER_1                                                              (0x1c4)
#endif
#define SOC_MCI_TOP_MCI_REG_MBOX1_VALID_AXI_USER_2                                                  (0x210001c8)
#ifndef MCI_REG_MBOX1_VALID_AXI_USER_2
#define MCI_REG_MBOX1_VALID_AXI_USER_2                                                              (0x1c8)
#endif
#define SOC_MCI_TOP_MCI_REG_MBOX1_VALID_AXI_USER_3                                                  (0x210001cc)
#ifndef MCI_REG_MBOX1_VALID_AXI_USER_3
#define MCI_REG_MBOX1_VALID_AXI_USER_3                                                              (0x1cc)
#endif
#define SOC_MCI_TOP_MCI_REG_MBOX1_VALID_AXI_USER_4                                                  (0x210001d0)
#ifndef MCI_REG_MBOX1_VALID_AXI_USER_4
#define MCI_REG_MBOX1_VALID_AXI_USER_4                                                              (0x1d0)
#endif
#define SOC_MCI_TOP_MCI_REG_MBOX1_AXI_USER_LOCK_0                                                   (0x210001e0)
#ifndef MCI_REG_MBOX1_AXI_USER_LOCK_0
#define MCI_REG_MBOX1_AXI_USER_LOCK_0                                                               (0x1e0)
#define MCI_REG_MBOX1_AXI_USER_LOCK_0_LOCK_LOW                                                      (0)
#define MCI_REG_MBOX1_AXI_USER_LOCK_0_LOCK_MASK                                                     (0x1)
#endif
#define SOC_MCI_TOP_MCI_REG_MBOX1_AXI_USER_LOCK_1                                                   (0x210001e4)
#ifndef MCI_REG_MBOX1_AXI_USER_LOCK_1
#define MCI_REG_MBOX1_AXI_USER_LOCK_1                                                               (0x1e4)
#define MCI_REG_MBOX1_AXI_USER_LOCK_1_LOCK_LOW                                                      (0)
#define MCI_REG_MBOX1_AXI_USER_LOCK_1_LOCK_MASK                                                     (0x1)
#endif
#define SOC_MCI_TOP_MCI_REG_MBOX1_AXI_USER_LOCK_2                                                   (0x210001e8)
#ifndef MCI_REG_MBOX1_AXI_USER_LOCK_2
#define MCI_REG_MBOX1_AXI_USER_LOCK_2                                                               (0x1e8)
#define MCI_REG_MBOX1_AXI_USER_LOCK_2_LOCK_LOW                                                      (0)
#define MCI_REG_MBOX1_AXI_USER_LOCK_2_LOCK_MASK                                                     (0x1)
#endif
#define SOC_MCI_TOP_MCI_REG_MBOX1_AXI_USER_LOCK_3                                                   (0x210001ec)
#ifndef MCI_REG_MBOX1_AXI_USER_LOCK_3
#define MCI_REG_MBOX1_AXI_USER_LOCK_3                                                               (0x1ec)
#define MCI_REG_MBOX1_AXI_USER_LOCK_3_LOCK_LOW                                                      (0)
#define MCI_REG_MBOX1_AXI_USER_LOCK_3_LOCK_MASK                                                     (0x1)
#endif
#define SOC_MCI_TOP_MCI_REG_MBOX1_AXI_USER_LOCK_4                                                   (0x210001f0)
#ifndef MCI_REG_MBOX1_AXI_USER_LOCK_4
#define MCI_REG_MBOX1_AXI_USER_LOCK_4                                                               (0x1f0)
#define MCI_REG_MBOX1_AXI_USER_LOCK_4_LOCK_LOW                                                      (0)
#define MCI_REG_MBOX1_AXI_USER_LOCK_4_LOCK_MASK                                                     (0x1)
#endif
#define SOC_MCI_TOP_MCI_REG_SOC_DFT_EN_0                                                            (0x21000300)
#ifndef MCI_REG_SOC_DFT_EN_0
#define MCI_REG_SOC_DFT_EN_0                                                                        (0x300)
#endif
#define SOC_MCI_TOP_MCI_REG_SOC_DFT_EN_1                                                            (0x21000304)
#ifndef MCI_REG_SOC_DFT_EN_1
#define MCI_REG_SOC_DFT_EN_1                                                                        (0x304)
#endif
#define SOC_MCI_TOP_MCI_REG_SOC_HW_DEBUG_EN_0                                                       (0x21000308)
#ifndef MCI_REG_SOC_HW_DEBUG_EN_0
#define MCI_REG_SOC_HW_DEBUG_EN_0                                                                   (0x308)
#endif
#define SOC_MCI_TOP_MCI_REG_SOC_HW_DEBUG_EN_1                                                       (0x2100030c)
#ifndef MCI_REG_SOC_HW_DEBUG_EN_1
#define MCI_REG_SOC_HW_DEBUG_EN_1                                                                   (0x30c)
#endif
#define SOC_MCI_TOP_MCI_REG_SOC_PROD_DEBUG_STATE_0                                                  (0x21000310)
#ifndef MCI_REG_SOC_PROD_DEBUG_STATE_0
#define MCI_REG_SOC_PROD_DEBUG_STATE_0                                                              (0x310)
#endif
#define SOC_MCI_TOP_MCI_REG_SOC_PROD_DEBUG_STATE_1                                                  (0x21000314)
#ifndef MCI_REG_SOC_PROD_DEBUG_STATE_1
#define MCI_REG_SOC_PROD_DEBUG_STATE_1                                                              (0x314)
#endif
#define SOC_MCI_TOP_MCI_REG_FC_FIPS_ZEROZATION                                                      (0x21000318)
#ifndef MCI_REG_FC_FIPS_ZEROZATION
#define MCI_REG_FC_FIPS_ZEROZATION                                                                  (0x318)
#endif
#define SOC_MCI_TOP_MCI_REG_GENERIC_INPUT_WIRES_0                                                   (0x21000400)
#ifndef MCI_REG_GENERIC_INPUT_WIRES_0
#define MCI_REG_GENERIC_INPUT_WIRES_0                                                               (0x400)
#endif
#define SOC_MCI_TOP_MCI_REG_GENERIC_INPUT_WIRES_1                                                   (0x21000404)
#ifndef MCI_REG_GENERIC_INPUT_WIRES_1
#define MCI_REG_GENERIC_INPUT_WIRES_1                                                               (0x404)
#endif
#define SOC_MCI_TOP_MCI_REG_GENERIC_OUTPUT_WIRES_0                                                  (0x21000408)
#ifndef MCI_REG_GENERIC_OUTPUT_WIRES_0
#define MCI_REG_GENERIC_OUTPUT_WIRES_0                                                              (0x408)
#endif
#define SOC_MCI_TOP_MCI_REG_GENERIC_OUTPUT_WIRES_1                                                  (0x2100040c)
#ifndef MCI_REG_GENERIC_OUTPUT_WIRES_1
#define MCI_REG_GENERIC_OUTPUT_WIRES_1                                                              (0x40c)
#endif
#define SOC_MCI_TOP_MCI_REG_DEBUG_IN                                                                (0x21000410)
#ifndef MCI_REG_DEBUG_IN
#define MCI_REG_DEBUG_IN                                                                            (0x410)
#endif
#define SOC_MCI_TOP_MCI_REG_DEBUG_OUT                                                               (0x21000414)
#ifndef MCI_REG_DEBUG_OUT
#define MCI_REG_DEBUG_OUT                                                                           (0x414)
#endif
#define SOC_MCI_TOP_MCI_REG_SS_DEBUG_INTENT                                                         (0x21000418)
#ifndef MCI_REG_SS_DEBUG_INTENT
#define MCI_REG_SS_DEBUG_INTENT                                                                     (0x418)
#define MCI_REG_SS_DEBUG_INTENT_DEBUG_INTENT_LOW                                                    (0)
#define MCI_REG_SS_DEBUG_INTENT_DEBUG_INTENT_MASK                                                   (0x1)
#endif
#define SOC_MCI_TOP_MCI_REG_SS_CONFIG_DONE_STICKY                                                   (0x21000440)
#ifndef MCI_REG_SS_CONFIG_DONE_STICKY
#define MCI_REG_SS_CONFIG_DONE_STICKY                                                               (0x440)
#define MCI_REG_SS_CONFIG_DONE_STICKY_DONE_LOW                                                      (0)
#define MCI_REG_SS_CONFIG_DONE_STICKY_DONE_MASK                                                     (0x1)
#endif
#define SOC_MCI_TOP_MCI_REG_SS_CONFIG_DONE                                                          (0x21000444)
#ifndef MCI_REG_SS_CONFIG_DONE
#define MCI_REG_SS_CONFIG_DONE                                                                      (0x444)
#define MCI_REG_SS_CONFIG_DONE_DONE_LOW                                                             (0)
#define MCI_REG_SS_CONFIG_DONE_DONE_MASK                                                            (0x1)
#endif
#define SOC_MCI_TOP_MCI_REG_PROD_DEBUG_UNLOCK_PK_HASH_REG_0_0                                       (0x21000480)
#ifndef MCI_REG_PROD_DEBUG_UNLOCK_PK_HASH_REG_0_0
#define MCI_REG_PROD_DEBUG_UNLOCK_PK_HASH_REG_0_0                                                   (0x480)
#endif
#define SOC_MCI_TOP_MCI_REG_PROD_DEBUG_UNLOCK_PK_HASH_REG_0_1                                       (0x21000484)
#ifndef MCI_REG_PROD_DEBUG_UNLOCK_PK_HASH_REG_0_1
#define MCI_REG_PROD_DEBUG_UNLOCK_PK_HASH_REG_0_1                                                   (0x484)
#endif
#define SOC_MCI_TOP_MCI_REG_PROD_DEBUG_UNLOCK_PK_HASH_REG_0_2                                       (0x21000488)
#ifndef MCI_REG_PROD_DEBUG_UNLOCK_PK_HASH_REG_0_2
#define MCI_REG_PROD_DEBUG_UNLOCK_PK_HASH_REG_0_2                                                   (0x488)
#endif
#define SOC_MCI_TOP_MCI_REG_PROD_DEBUG_UNLOCK_PK_HASH_REG_0_3                                       (0x2100048c)
#ifndef MCI_REG_PROD_DEBUG_UNLOCK_PK_HASH_REG_0_3
#define MCI_REG_PROD_DEBUG_UNLOCK_PK_HASH_REG_0_3                                                   (0x48c)
#endif
#define SOC_MCI_TOP_MCI_REG_PROD_DEBUG_UNLOCK_PK_HASH_REG_0_4                                       (0x21000490)
#ifndef MCI_REG_PROD_DEBUG_UNLOCK_PK_HASH_REG_0_4
#define MCI_REG_PROD_DEBUG_UNLOCK_PK_HASH_REG_0_4                                                   (0x490)
#endif
#define SOC_MCI_TOP_MCI_REG_PROD_DEBUG_UNLOCK_PK_HASH_REG_0_5                                       (0x21000494)
#ifndef MCI_REG_PROD_DEBUG_UNLOCK_PK_HASH_REG_0_5
#define MCI_REG_PROD_DEBUG_UNLOCK_PK_HASH_REG_0_5                                                   (0x494)
#endif
#define SOC_MCI_TOP_MCI_REG_PROD_DEBUG_UNLOCK_PK_HASH_REG_0_6                                       (0x21000498)
#ifndef MCI_REG_PROD_DEBUG_UNLOCK_PK_HASH_REG_0_6
#define MCI_REG_PROD_DEBUG_UNLOCK_PK_HASH_REG_0_6                                                   (0x498)
#endif
#define SOC_MCI_TOP_MCI_REG_PROD_DEBUG_UNLOCK_PK_HASH_REG_0_7                                       (0x2100049c)
#ifndef MCI_REG_PROD_DEBUG_UNLOCK_PK_HASH_REG_0_7
#define MCI_REG_PROD_DEBUG_UNLOCK_PK_HASH_REG_0_7                                                   (0x49c)
#endif
#define SOC_MCI_TOP_MCI_REG_PROD_DEBUG_UNLOCK_PK_HASH_REG_0_8                                       (0x210004a0)
#ifndef MCI_REG_PROD_DEBUG_UNLOCK_PK_HASH_REG_0_8
#define MCI_REG_PROD_DEBUG_UNLOCK_PK_HASH_REG_0_8                                                   (0x4a0)
#endif
#define SOC_MCI_TOP_MCI_REG_PROD_DEBUG_UNLOCK_PK_HASH_REG_0_9                                       (0x210004a4)
#ifndef MCI_REG_PROD_DEBUG_UNLOCK_PK_HASH_REG_0_9
#define MCI_REG_PROD_DEBUG_UNLOCK_PK_HASH_REG_0_9                                                   (0x4a4)
#endif
#define SOC_MCI_TOP_MCI_REG_PROD_DEBUG_UNLOCK_PK_HASH_REG_0_10                                      (0x210004a8)
#ifndef MCI_REG_PROD_DEBUG_UNLOCK_PK_HASH_REG_0_10
#define MCI_REG_PROD_DEBUG_UNLOCK_PK_HASH_REG_0_10                                                  (0x4a8)
#endif
#define SOC_MCI_TOP_MCI_REG_PROD_DEBUG_UNLOCK_PK_HASH_REG_0_11                                      (0x210004ac)
#ifndef MCI_REG_PROD_DEBUG_UNLOCK_PK_HASH_REG_0_11
#define MCI_REG_PROD_DEBUG_UNLOCK_PK_HASH_REG_0_11                                                  (0x4ac)
#endif
#define SOC_MCI_TOP_MCI_REG_PROD_DEBUG_UNLOCK_PK_HASH_REG_1_0                                       (0x210004b0)
#ifndef MCI_REG_PROD_DEBUG_UNLOCK_PK_HASH_REG_1_0
#define MCI_REG_PROD_DEBUG_UNLOCK_PK_HASH_REG_1_0                                                   (0x4b0)
#endif
#define SOC_MCI_TOP_MCI_REG_PROD_DEBUG_UNLOCK_PK_HASH_REG_1_1                                       (0x210004b4)
#ifndef MCI_REG_PROD_DEBUG_UNLOCK_PK_HASH_REG_1_1
#define MCI_REG_PROD_DEBUG_UNLOCK_PK_HASH_REG_1_1                                                   (0x4b4)
#endif
#define SOC_MCI_TOP_MCI_REG_PROD_DEBUG_UNLOCK_PK_HASH_REG_1_2                                       (0x210004b8)
#ifndef MCI_REG_PROD_DEBUG_UNLOCK_PK_HASH_REG_1_2
#define MCI_REG_PROD_DEBUG_UNLOCK_PK_HASH_REG_1_2                                                   (0x4b8)
#endif
#define SOC_MCI_TOP_MCI_REG_PROD_DEBUG_UNLOCK_PK_HASH_REG_1_3                                       (0x210004bc)
#ifndef MCI_REG_PROD_DEBUG_UNLOCK_PK_HASH_REG_1_3
#define MCI_REG_PROD_DEBUG_UNLOCK_PK_HASH_REG_1_3                                                   (0x4bc)
#endif
#define SOC_MCI_TOP_MCI_REG_PROD_DEBUG_UNLOCK_PK_HASH_REG_1_4                                       (0x210004c0)
#ifndef MCI_REG_PROD_DEBUG_UNLOCK_PK_HASH_REG_1_4
#define MCI_REG_PROD_DEBUG_UNLOCK_PK_HASH_REG_1_4                                                   (0x4c0)
#endif
#define SOC_MCI_TOP_MCI_REG_PROD_DEBUG_UNLOCK_PK_HASH_REG_1_5                                       (0x210004c4)
#ifndef MCI_REG_PROD_DEBUG_UNLOCK_PK_HASH_REG_1_5
#define MCI_REG_PROD_DEBUG_UNLOCK_PK_HASH_REG_1_5                                                   (0x4c4)
#endif
#define SOC_MCI_TOP_MCI_REG_PROD_DEBUG_UNLOCK_PK_HASH_REG_1_6                                       (0x210004c8)
#ifndef MCI_REG_PROD_DEBUG_UNLOCK_PK_HASH_REG_1_6
#define MCI_REG_PROD_DEBUG_UNLOCK_PK_HASH_REG_1_6                                                   (0x4c8)
#endif
#define SOC_MCI_TOP_MCI_REG_PROD_DEBUG_UNLOCK_PK_HASH_REG_1_7                                       (0x210004cc)
#ifndef MCI_REG_PROD_DEBUG_UNLOCK_PK_HASH_REG_1_7
#define MCI_REG_PROD_DEBUG_UNLOCK_PK_HASH_REG_1_7                                                   (0x4cc)
#endif
#define SOC_MCI_TOP_MCI_REG_PROD_DEBUG_UNLOCK_PK_HASH_REG_1_8                                       (0x210004d0)
#ifndef MCI_REG_PROD_DEBUG_UNLOCK_PK_HASH_REG_1_8
#define MCI_REG_PROD_DEBUG_UNLOCK_PK_HASH_REG_1_8                                                   (0x4d0)
#endif
#define SOC_MCI_TOP_MCI_REG_PROD_DEBUG_UNLOCK_PK_HASH_REG_1_9                                       (0x210004d4)
#ifndef MCI_REG_PROD_DEBUG_UNLOCK_PK_HASH_REG_1_9
#define MCI_REG_PROD_DEBUG_UNLOCK_PK_HASH_REG_1_9                                                   (0x4d4)
#endif
#define SOC_MCI_TOP_MCI_REG_PROD_DEBUG_UNLOCK_PK_HASH_REG_1_10                                      (0x210004d8)
#ifndef MCI_REG_PROD_DEBUG_UNLOCK_PK_HASH_REG_1_10
#define MCI_REG_PROD_DEBUG_UNLOCK_PK_HASH_REG_1_10                                                  (0x4d8)
#endif
#define SOC_MCI_TOP_MCI_REG_PROD_DEBUG_UNLOCK_PK_HASH_REG_1_11                                      (0x210004dc)
#ifndef MCI_REG_PROD_DEBUG_UNLOCK_PK_HASH_REG_1_11
#define MCI_REG_PROD_DEBUG_UNLOCK_PK_HASH_REG_1_11                                                  (0x4dc)
#endif
#define SOC_MCI_TOP_MCI_REG_PROD_DEBUG_UNLOCK_PK_HASH_REG_2_0                                       (0x210004e0)
#ifndef MCI_REG_PROD_DEBUG_UNLOCK_PK_HASH_REG_2_0
#define MCI_REG_PROD_DEBUG_UNLOCK_PK_HASH_REG_2_0                                                   (0x4e0)
#endif
#define SOC_MCI_TOP_MCI_REG_PROD_DEBUG_UNLOCK_PK_HASH_REG_2_1                                       (0x210004e4)
#ifndef MCI_REG_PROD_DEBUG_UNLOCK_PK_HASH_REG_2_1
#define MCI_REG_PROD_DEBUG_UNLOCK_PK_HASH_REG_2_1                                                   (0x4e4)
#endif
#define SOC_MCI_TOP_MCI_REG_PROD_DEBUG_UNLOCK_PK_HASH_REG_2_2                                       (0x210004e8)
#ifndef MCI_REG_PROD_DEBUG_UNLOCK_PK_HASH_REG_2_2
#define MCI_REG_PROD_DEBUG_UNLOCK_PK_HASH_REG_2_2                                                   (0x4e8)
#endif
#define SOC_MCI_TOP_MCI_REG_PROD_DEBUG_UNLOCK_PK_HASH_REG_2_3                                       (0x210004ec)
#ifndef MCI_REG_PROD_DEBUG_UNLOCK_PK_HASH_REG_2_3
#define MCI_REG_PROD_DEBUG_UNLOCK_PK_HASH_REG_2_3                                                   (0x4ec)
#endif
#define SOC_MCI_TOP_MCI_REG_PROD_DEBUG_UNLOCK_PK_HASH_REG_2_4                                       (0x210004f0)
#ifndef MCI_REG_PROD_DEBUG_UNLOCK_PK_HASH_REG_2_4
#define MCI_REG_PROD_DEBUG_UNLOCK_PK_HASH_REG_2_4                                                   (0x4f0)
#endif
#define SOC_MCI_TOP_MCI_REG_PROD_DEBUG_UNLOCK_PK_HASH_REG_2_5                                       (0x210004f4)
#ifndef MCI_REG_PROD_DEBUG_UNLOCK_PK_HASH_REG_2_5
#define MCI_REG_PROD_DEBUG_UNLOCK_PK_HASH_REG_2_5                                                   (0x4f4)
#endif
#define SOC_MCI_TOP_MCI_REG_PROD_DEBUG_UNLOCK_PK_HASH_REG_2_6                                       (0x210004f8)
#ifndef MCI_REG_PROD_DEBUG_UNLOCK_PK_HASH_REG_2_6
#define MCI_REG_PROD_DEBUG_UNLOCK_PK_HASH_REG_2_6                                                   (0x4f8)
#endif
#define SOC_MCI_TOP_MCI_REG_PROD_DEBUG_UNLOCK_PK_HASH_REG_2_7                                       (0x210004fc)
#ifndef MCI_REG_PROD_DEBUG_UNLOCK_PK_HASH_REG_2_7
#define MCI_REG_PROD_DEBUG_UNLOCK_PK_HASH_REG_2_7                                                   (0x4fc)
#endif
#define SOC_MCI_TOP_MCI_REG_PROD_DEBUG_UNLOCK_PK_HASH_REG_2_8                                       (0x21000500)
#ifndef MCI_REG_PROD_DEBUG_UNLOCK_PK_HASH_REG_2_8
#define MCI_REG_PROD_DEBUG_UNLOCK_PK_HASH_REG_2_8                                                   (0x500)
#endif
#define SOC_MCI_TOP_MCI_REG_PROD_DEBUG_UNLOCK_PK_HASH_REG_2_9                                       (0x21000504)
#ifndef MCI_REG_PROD_DEBUG_UNLOCK_PK_HASH_REG_2_9
#define MCI_REG_PROD_DEBUG_UNLOCK_PK_HASH_REG_2_9                                                   (0x504)
#endif
#define SOC_MCI_TOP_MCI_REG_PROD_DEBUG_UNLOCK_PK_HASH_REG_2_10                                      (0x21000508)
#ifndef MCI_REG_PROD_DEBUG_UNLOCK_PK_HASH_REG_2_10
#define MCI_REG_PROD_DEBUG_UNLOCK_PK_HASH_REG_2_10                                                  (0x508)
#endif
#define SOC_MCI_TOP_MCI_REG_PROD_DEBUG_UNLOCK_PK_HASH_REG_2_11                                      (0x2100050c)
#ifndef MCI_REG_PROD_DEBUG_UNLOCK_PK_HASH_REG_2_11
#define MCI_REG_PROD_DEBUG_UNLOCK_PK_HASH_REG_2_11                                                  (0x50c)
#endif
#define SOC_MCI_TOP_MCI_REG_PROD_DEBUG_UNLOCK_PK_HASH_REG_3_0                                       (0x21000510)
#ifndef MCI_REG_PROD_DEBUG_UNLOCK_PK_HASH_REG_3_0
#define MCI_REG_PROD_DEBUG_UNLOCK_PK_HASH_REG_3_0                                                   (0x510)
#endif
#define SOC_MCI_TOP_MCI_REG_PROD_DEBUG_UNLOCK_PK_HASH_REG_3_1                                       (0x21000514)
#ifndef MCI_REG_PROD_DEBUG_UNLOCK_PK_HASH_REG_3_1
#define MCI_REG_PROD_DEBUG_UNLOCK_PK_HASH_REG_3_1                                                   (0x514)
#endif
#define SOC_MCI_TOP_MCI_REG_PROD_DEBUG_UNLOCK_PK_HASH_REG_3_2                                       (0x21000518)
#ifndef MCI_REG_PROD_DEBUG_UNLOCK_PK_HASH_REG_3_2
#define MCI_REG_PROD_DEBUG_UNLOCK_PK_HASH_REG_3_2                                                   (0x518)
#endif
#define SOC_MCI_TOP_MCI_REG_PROD_DEBUG_UNLOCK_PK_HASH_REG_3_3                                       (0x2100051c)
#ifndef MCI_REG_PROD_DEBUG_UNLOCK_PK_HASH_REG_3_3
#define MCI_REG_PROD_DEBUG_UNLOCK_PK_HASH_REG_3_3                                                   (0x51c)
#endif
#define SOC_MCI_TOP_MCI_REG_PROD_DEBUG_UNLOCK_PK_HASH_REG_3_4                                       (0x21000520)
#ifndef MCI_REG_PROD_DEBUG_UNLOCK_PK_HASH_REG_3_4
#define MCI_REG_PROD_DEBUG_UNLOCK_PK_HASH_REG_3_4                                                   (0x520)
#endif
#define SOC_MCI_TOP_MCI_REG_PROD_DEBUG_UNLOCK_PK_HASH_REG_3_5                                       (0x21000524)
#ifndef MCI_REG_PROD_DEBUG_UNLOCK_PK_HASH_REG_3_5
#define MCI_REG_PROD_DEBUG_UNLOCK_PK_HASH_REG_3_5                                                   (0x524)
#endif
#define SOC_MCI_TOP_MCI_REG_PROD_DEBUG_UNLOCK_PK_HASH_REG_3_6                                       (0x21000528)
#ifndef MCI_REG_PROD_DEBUG_UNLOCK_PK_HASH_REG_3_6
#define MCI_REG_PROD_DEBUG_UNLOCK_PK_HASH_REG_3_6                                                   (0x528)
#endif
#define SOC_MCI_TOP_MCI_REG_PROD_DEBUG_UNLOCK_PK_HASH_REG_3_7                                       (0x2100052c)
#ifndef MCI_REG_PROD_DEBUG_UNLOCK_PK_HASH_REG_3_7
#define MCI_REG_PROD_DEBUG_UNLOCK_PK_HASH_REG_3_7                                                   (0x52c)
#endif
#define SOC_MCI_TOP_MCI_REG_PROD_DEBUG_UNLOCK_PK_HASH_REG_3_8                                       (0x21000530)
#ifndef MCI_REG_PROD_DEBUG_UNLOCK_PK_HASH_REG_3_8
#define MCI_REG_PROD_DEBUG_UNLOCK_PK_HASH_REG_3_8                                                   (0x530)
#endif
#define SOC_MCI_TOP_MCI_REG_PROD_DEBUG_UNLOCK_PK_HASH_REG_3_9                                       (0x21000534)
#ifndef MCI_REG_PROD_DEBUG_UNLOCK_PK_HASH_REG_3_9
#define MCI_REG_PROD_DEBUG_UNLOCK_PK_HASH_REG_3_9                                                   (0x534)
#endif
#define SOC_MCI_TOP_MCI_REG_PROD_DEBUG_UNLOCK_PK_HASH_REG_3_10                                      (0x21000538)
#ifndef MCI_REG_PROD_DEBUG_UNLOCK_PK_HASH_REG_3_10
#define MCI_REG_PROD_DEBUG_UNLOCK_PK_HASH_REG_3_10                                                  (0x538)
#endif
#define SOC_MCI_TOP_MCI_REG_PROD_DEBUG_UNLOCK_PK_HASH_REG_3_11                                      (0x2100053c)
#ifndef MCI_REG_PROD_DEBUG_UNLOCK_PK_HASH_REG_3_11
#define MCI_REG_PROD_DEBUG_UNLOCK_PK_HASH_REG_3_11                                                  (0x53c)
#endif
#define SOC_MCI_TOP_MCI_REG_PROD_DEBUG_UNLOCK_PK_HASH_REG_4_0                                       (0x21000540)
#ifndef MCI_REG_PROD_DEBUG_UNLOCK_PK_HASH_REG_4_0
#define MCI_REG_PROD_DEBUG_UNLOCK_PK_HASH_REG_4_0                                                   (0x540)
#endif
#define SOC_MCI_TOP_MCI_REG_PROD_DEBUG_UNLOCK_PK_HASH_REG_4_1                                       (0x21000544)
#ifndef MCI_REG_PROD_DEBUG_UNLOCK_PK_HASH_REG_4_1
#define MCI_REG_PROD_DEBUG_UNLOCK_PK_HASH_REG_4_1                                                   (0x544)
#endif
#define SOC_MCI_TOP_MCI_REG_PROD_DEBUG_UNLOCK_PK_HASH_REG_4_2                                       (0x21000548)
#ifndef MCI_REG_PROD_DEBUG_UNLOCK_PK_HASH_REG_4_2
#define MCI_REG_PROD_DEBUG_UNLOCK_PK_HASH_REG_4_2                                                   (0x548)
#endif
#define SOC_MCI_TOP_MCI_REG_PROD_DEBUG_UNLOCK_PK_HASH_REG_4_3                                       (0x2100054c)
#ifndef MCI_REG_PROD_DEBUG_UNLOCK_PK_HASH_REG_4_3
#define MCI_REG_PROD_DEBUG_UNLOCK_PK_HASH_REG_4_3                                                   (0x54c)
#endif
#define SOC_MCI_TOP_MCI_REG_PROD_DEBUG_UNLOCK_PK_HASH_REG_4_4                                       (0x21000550)
#ifndef MCI_REG_PROD_DEBUG_UNLOCK_PK_HASH_REG_4_4
#define MCI_REG_PROD_DEBUG_UNLOCK_PK_HASH_REG_4_4                                                   (0x550)
#endif
#define SOC_MCI_TOP_MCI_REG_PROD_DEBUG_UNLOCK_PK_HASH_REG_4_5                                       (0x21000554)
#ifndef MCI_REG_PROD_DEBUG_UNLOCK_PK_HASH_REG_4_5
#define MCI_REG_PROD_DEBUG_UNLOCK_PK_HASH_REG_4_5                                                   (0x554)
#endif
#define SOC_MCI_TOP_MCI_REG_PROD_DEBUG_UNLOCK_PK_HASH_REG_4_6                                       (0x21000558)
#ifndef MCI_REG_PROD_DEBUG_UNLOCK_PK_HASH_REG_4_6
#define MCI_REG_PROD_DEBUG_UNLOCK_PK_HASH_REG_4_6                                                   (0x558)
#endif
#define SOC_MCI_TOP_MCI_REG_PROD_DEBUG_UNLOCK_PK_HASH_REG_4_7                                       (0x2100055c)
#ifndef MCI_REG_PROD_DEBUG_UNLOCK_PK_HASH_REG_4_7
#define MCI_REG_PROD_DEBUG_UNLOCK_PK_HASH_REG_4_7                                                   (0x55c)
#endif
#define SOC_MCI_TOP_MCI_REG_PROD_DEBUG_UNLOCK_PK_HASH_REG_4_8                                       (0x21000560)
#ifndef MCI_REG_PROD_DEBUG_UNLOCK_PK_HASH_REG_4_8
#define MCI_REG_PROD_DEBUG_UNLOCK_PK_HASH_REG_4_8                                                   (0x560)
#endif
#define SOC_MCI_TOP_MCI_REG_PROD_DEBUG_UNLOCK_PK_HASH_REG_4_9                                       (0x21000564)
#ifndef MCI_REG_PROD_DEBUG_UNLOCK_PK_HASH_REG_4_9
#define MCI_REG_PROD_DEBUG_UNLOCK_PK_HASH_REG_4_9                                                   (0x564)
#endif
#define SOC_MCI_TOP_MCI_REG_PROD_DEBUG_UNLOCK_PK_HASH_REG_4_10                                      (0x21000568)
#ifndef MCI_REG_PROD_DEBUG_UNLOCK_PK_HASH_REG_4_10
#define MCI_REG_PROD_DEBUG_UNLOCK_PK_HASH_REG_4_10                                                  (0x568)
#endif
#define SOC_MCI_TOP_MCI_REG_PROD_DEBUG_UNLOCK_PK_HASH_REG_4_11                                      (0x2100056c)
#ifndef MCI_REG_PROD_DEBUG_UNLOCK_PK_HASH_REG_4_11
#define MCI_REG_PROD_DEBUG_UNLOCK_PK_HASH_REG_4_11                                                  (0x56c)
#endif
#define SOC_MCI_TOP_MCI_REG_PROD_DEBUG_UNLOCK_PK_HASH_REG_5_0                                       (0x21000570)
#ifndef MCI_REG_PROD_DEBUG_UNLOCK_PK_HASH_REG_5_0
#define MCI_REG_PROD_DEBUG_UNLOCK_PK_HASH_REG_5_0                                                   (0x570)
#endif
#define SOC_MCI_TOP_MCI_REG_PROD_DEBUG_UNLOCK_PK_HASH_REG_5_1                                       (0x21000574)
#ifndef MCI_REG_PROD_DEBUG_UNLOCK_PK_HASH_REG_5_1
#define MCI_REG_PROD_DEBUG_UNLOCK_PK_HASH_REG_5_1                                                   (0x574)
#endif
#define SOC_MCI_TOP_MCI_REG_PROD_DEBUG_UNLOCK_PK_HASH_REG_5_2                                       (0x21000578)
#ifndef MCI_REG_PROD_DEBUG_UNLOCK_PK_HASH_REG_5_2
#define MCI_REG_PROD_DEBUG_UNLOCK_PK_HASH_REG_5_2                                                   (0x578)
#endif
#define SOC_MCI_TOP_MCI_REG_PROD_DEBUG_UNLOCK_PK_HASH_REG_5_3                                       (0x2100057c)
#ifndef MCI_REG_PROD_DEBUG_UNLOCK_PK_HASH_REG_5_3
#define MCI_REG_PROD_DEBUG_UNLOCK_PK_HASH_REG_5_3                                                   (0x57c)
#endif
#define SOC_MCI_TOP_MCI_REG_PROD_DEBUG_UNLOCK_PK_HASH_REG_5_4                                       (0x21000580)
#ifndef MCI_REG_PROD_DEBUG_UNLOCK_PK_HASH_REG_5_4
#define MCI_REG_PROD_DEBUG_UNLOCK_PK_HASH_REG_5_4                                                   (0x580)
#endif
#define SOC_MCI_TOP_MCI_REG_PROD_DEBUG_UNLOCK_PK_HASH_REG_5_5                                       (0x21000584)
#ifndef MCI_REG_PROD_DEBUG_UNLOCK_PK_HASH_REG_5_5
#define MCI_REG_PROD_DEBUG_UNLOCK_PK_HASH_REG_5_5                                                   (0x584)
#endif
#define SOC_MCI_TOP_MCI_REG_PROD_DEBUG_UNLOCK_PK_HASH_REG_5_6                                       (0x21000588)
#ifndef MCI_REG_PROD_DEBUG_UNLOCK_PK_HASH_REG_5_6
#define MCI_REG_PROD_DEBUG_UNLOCK_PK_HASH_REG_5_6                                                   (0x588)
#endif
#define SOC_MCI_TOP_MCI_REG_PROD_DEBUG_UNLOCK_PK_HASH_REG_5_7                                       (0x2100058c)
#ifndef MCI_REG_PROD_DEBUG_UNLOCK_PK_HASH_REG_5_7
#define MCI_REG_PROD_DEBUG_UNLOCK_PK_HASH_REG_5_7                                                   (0x58c)
#endif
#define SOC_MCI_TOP_MCI_REG_PROD_DEBUG_UNLOCK_PK_HASH_REG_5_8                                       (0x21000590)
#ifndef MCI_REG_PROD_DEBUG_UNLOCK_PK_HASH_REG_5_8
#define MCI_REG_PROD_DEBUG_UNLOCK_PK_HASH_REG_5_8                                                   (0x590)
#endif
#define SOC_MCI_TOP_MCI_REG_PROD_DEBUG_UNLOCK_PK_HASH_REG_5_9                                       (0x21000594)
#ifndef MCI_REG_PROD_DEBUG_UNLOCK_PK_HASH_REG_5_9
#define MCI_REG_PROD_DEBUG_UNLOCK_PK_HASH_REG_5_9                                                   (0x594)
#endif
#define SOC_MCI_TOP_MCI_REG_PROD_DEBUG_UNLOCK_PK_HASH_REG_5_10                                      (0x21000598)
#ifndef MCI_REG_PROD_DEBUG_UNLOCK_PK_HASH_REG_5_10
#define MCI_REG_PROD_DEBUG_UNLOCK_PK_HASH_REG_5_10                                                  (0x598)
#endif
#define SOC_MCI_TOP_MCI_REG_PROD_DEBUG_UNLOCK_PK_HASH_REG_5_11                                      (0x2100059c)
#ifndef MCI_REG_PROD_DEBUG_UNLOCK_PK_HASH_REG_5_11
#define MCI_REG_PROD_DEBUG_UNLOCK_PK_HASH_REG_5_11                                                  (0x59c)
#endif
#define SOC_MCI_TOP_MCI_REG_PROD_DEBUG_UNLOCK_PK_HASH_REG_6_0                                       (0x210005a0)
#ifndef MCI_REG_PROD_DEBUG_UNLOCK_PK_HASH_REG_6_0
#define MCI_REG_PROD_DEBUG_UNLOCK_PK_HASH_REG_6_0                                                   (0x5a0)
#endif
#define SOC_MCI_TOP_MCI_REG_PROD_DEBUG_UNLOCK_PK_HASH_REG_6_1                                       (0x210005a4)
#ifndef MCI_REG_PROD_DEBUG_UNLOCK_PK_HASH_REG_6_1
#define MCI_REG_PROD_DEBUG_UNLOCK_PK_HASH_REG_6_1                                                   (0x5a4)
#endif
#define SOC_MCI_TOP_MCI_REG_PROD_DEBUG_UNLOCK_PK_HASH_REG_6_2                                       (0x210005a8)
#ifndef MCI_REG_PROD_DEBUG_UNLOCK_PK_HASH_REG_6_2
#define MCI_REG_PROD_DEBUG_UNLOCK_PK_HASH_REG_6_2                                                   (0x5a8)
#endif
#define SOC_MCI_TOP_MCI_REG_PROD_DEBUG_UNLOCK_PK_HASH_REG_6_3                                       (0x210005ac)
#ifndef MCI_REG_PROD_DEBUG_UNLOCK_PK_HASH_REG_6_3
#define MCI_REG_PROD_DEBUG_UNLOCK_PK_HASH_REG_6_3                                                   (0x5ac)
#endif
#define SOC_MCI_TOP_MCI_REG_PROD_DEBUG_UNLOCK_PK_HASH_REG_6_4                                       (0x210005b0)
#ifndef MCI_REG_PROD_DEBUG_UNLOCK_PK_HASH_REG_6_4
#define MCI_REG_PROD_DEBUG_UNLOCK_PK_HASH_REG_6_4                                                   (0x5b0)
#endif
#define SOC_MCI_TOP_MCI_REG_PROD_DEBUG_UNLOCK_PK_HASH_REG_6_5                                       (0x210005b4)
#ifndef MCI_REG_PROD_DEBUG_UNLOCK_PK_HASH_REG_6_5
#define MCI_REG_PROD_DEBUG_UNLOCK_PK_HASH_REG_6_5                                                   (0x5b4)
#endif
#define SOC_MCI_TOP_MCI_REG_PROD_DEBUG_UNLOCK_PK_HASH_REG_6_6                                       (0x210005b8)
#ifndef MCI_REG_PROD_DEBUG_UNLOCK_PK_HASH_REG_6_6
#define MCI_REG_PROD_DEBUG_UNLOCK_PK_HASH_REG_6_6                                                   (0x5b8)
#endif
#define SOC_MCI_TOP_MCI_REG_PROD_DEBUG_UNLOCK_PK_HASH_REG_6_7                                       (0x210005bc)
#ifndef MCI_REG_PROD_DEBUG_UNLOCK_PK_HASH_REG_6_7
#define MCI_REG_PROD_DEBUG_UNLOCK_PK_HASH_REG_6_7                                                   (0x5bc)
#endif
#define SOC_MCI_TOP_MCI_REG_PROD_DEBUG_UNLOCK_PK_HASH_REG_6_8                                       (0x210005c0)
#ifndef MCI_REG_PROD_DEBUG_UNLOCK_PK_HASH_REG_6_8
#define MCI_REG_PROD_DEBUG_UNLOCK_PK_HASH_REG_6_8                                                   (0x5c0)
#endif
#define SOC_MCI_TOP_MCI_REG_PROD_DEBUG_UNLOCK_PK_HASH_REG_6_9                                       (0x210005c4)
#ifndef MCI_REG_PROD_DEBUG_UNLOCK_PK_HASH_REG_6_9
#define MCI_REG_PROD_DEBUG_UNLOCK_PK_HASH_REG_6_9                                                   (0x5c4)
#endif
#define SOC_MCI_TOP_MCI_REG_PROD_DEBUG_UNLOCK_PK_HASH_REG_6_10                                      (0x210005c8)
#ifndef MCI_REG_PROD_DEBUG_UNLOCK_PK_HASH_REG_6_10
#define MCI_REG_PROD_DEBUG_UNLOCK_PK_HASH_REG_6_10                                                  (0x5c8)
#endif
#define SOC_MCI_TOP_MCI_REG_PROD_DEBUG_UNLOCK_PK_HASH_REG_6_11                                      (0x210005cc)
#ifndef MCI_REG_PROD_DEBUG_UNLOCK_PK_HASH_REG_6_11
#define MCI_REG_PROD_DEBUG_UNLOCK_PK_HASH_REG_6_11                                                  (0x5cc)
#endif
#define SOC_MCI_TOP_MCI_REG_PROD_DEBUG_UNLOCK_PK_HASH_REG_7_0                                       (0x210005d0)
#ifndef MCI_REG_PROD_DEBUG_UNLOCK_PK_HASH_REG_7_0
#define MCI_REG_PROD_DEBUG_UNLOCK_PK_HASH_REG_7_0                                                   (0x5d0)
#endif
#define SOC_MCI_TOP_MCI_REG_PROD_DEBUG_UNLOCK_PK_HASH_REG_7_1                                       (0x210005d4)
#ifndef MCI_REG_PROD_DEBUG_UNLOCK_PK_HASH_REG_7_1
#define MCI_REG_PROD_DEBUG_UNLOCK_PK_HASH_REG_7_1                                                   (0x5d4)
#endif
#define SOC_MCI_TOP_MCI_REG_PROD_DEBUG_UNLOCK_PK_HASH_REG_7_2                                       (0x210005d8)
#ifndef MCI_REG_PROD_DEBUG_UNLOCK_PK_HASH_REG_7_2
#define MCI_REG_PROD_DEBUG_UNLOCK_PK_HASH_REG_7_2                                                   (0x5d8)
#endif
#define SOC_MCI_TOP_MCI_REG_PROD_DEBUG_UNLOCK_PK_HASH_REG_7_3                                       (0x210005dc)
#ifndef MCI_REG_PROD_DEBUG_UNLOCK_PK_HASH_REG_7_3
#define MCI_REG_PROD_DEBUG_UNLOCK_PK_HASH_REG_7_3                                                   (0x5dc)
#endif
#define SOC_MCI_TOP_MCI_REG_PROD_DEBUG_UNLOCK_PK_HASH_REG_7_4                                       (0x210005e0)
#ifndef MCI_REG_PROD_DEBUG_UNLOCK_PK_HASH_REG_7_4
#define MCI_REG_PROD_DEBUG_UNLOCK_PK_HASH_REG_7_4                                                   (0x5e0)
#endif
#define SOC_MCI_TOP_MCI_REG_PROD_DEBUG_UNLOCK_PK_HASH_REG_7_5                                       (0x210005e4)
#ifndef MCI_REG_PROD_DEBUG_UNLOCK_PK_HASH_REG_7_5
#define MCI_REG_PROD_DEBUG_UNLOCK_PK_HASH_REG_7_5                                                   (0x5e4)
#endif
#define SOC_MCI_TOP_MCI_REG_PROD_DEBUG_UNLOCK_PK_HASH_REG_7_6                                       (0x210005e8)
#ifndef MCI_REG_PROD_DEBUG_UNLOCK_PK_HASH_REG_7_6
#define MCI_REG_PROD_DEBUG_UNLOCK_PK_HASH_REG_7_6                                                   (0x5e8)
#endif
#define SOC_MCI_TOP_MCI_REG_PROD_DEBUG_UNLOCK_PK_HASH_REG_7_7                                       (0x210005ec)
#ifndef MCI_REG_PROD_DEBUG_UNLOCK_PK_HASH_REG_7_7
#define MCI_REG_PROD_DEBUG_UNLOCK_PK_HASH_REG_7_7                                                   (0x5ec)
#endif
#define SOC_MCI_TOP_MCI_REG_PROD_DEBUG_UNLOCK_PK_HASH_REG_7_8                                       (0x210005f0)
#ifndef MCI_REG_PROD_DEBUG_UNLOCK_PK_HASH_REG_7_8
#define MCI_REG_PROD_DEBUG_UNLOCK_PK_HASH_REG_7_8                                                   (0x5f0)
#endif
#define SOC_MCI_TOP_MCI_REG_PROD_DEBUG_UNLOCK_PK_HASH_REG_7_9                                       (0x210005f4)
#ifndef MCI_REG_PROD_DEBUG_UNLOCK_PK_HASH_REG_7_9
#define MCI_REG_PROD_DEBUG_UNLOCK_PK_HASH_REG_7_9                                                   (0x5f4)
#endif
#define SOC_MCI_TOP_MCI_REG_PROD_DEBUG_UNLOCK_PK_HASH_REG_7_10                                      (0x210005f8)
#ifndef MCI_REG_PROD_DEBUG_UNLOCK_PK_HASH_REG_7_10
#define MCI_REG_PROD_DEBUG_UNLOCK_PK_HASH_REG_7_10                                                  (0x5f8)
#endif
#define SOC_MCI_TOP_MCI_REG_PROD_DEBUG_UNLOCK_PK_HASH_REG_7_11                                      (0x210005fc)
#ifndef MCI_REG_PROD_DEBUG_UNLOCK_PK_HASH_REG_7_11
#define MCI_REG_PROD_DEBUG_UNLOCK_PK_HASH_REG_7_11                                                  (0x5fc)
#endif
#define SOC_MCI_TOP_MCI_REG_INTR_BLOCK_RF_START                                                     (0x21001000)
#define SOC_MCI_TOP_MCI_REG_INTR_BLOCK_RF_GLOBAL_INTR_EN_R                                          (0x21001000)
#ifndef MCI_REG_INTR_BLOCK_RF_GLOBAL_INTR_EN_R
#define MCI_REG_INTR_BLOCK_RF_GLOBAL_INTR_EN_R                                                      (0x1000)
#define MCI_REG_INTR_BLOCK_RF_GLOBAL_INTR_EN_R_ERROR_EN_LOW                                         (0)
#define MCI_REG_INTR_BLOCK_RF_GLOBAL_INTR_EN_R_ERROR_EN_MASK                                        (0x1)
#define MCI_REG_INTR_BLOCK_RF_GLOBAL_INTR_EN_R_NOTIF_EN_LOW                                         (1)
#define MCI_REG_INTR_BLOCK_RF_GLOBAL_INTR_EN_R_NOTIF_EN_MASK                                        (0x2)
#endif
#define SOC_MCI_TOP_MCI_REG_INTR_BLOCK_RF_ERROR0_INTR_EN_R                                          (0x21001004)
#ifndef MCI_REG_INTR_BLOCK_RF_ERROR0_INTR_EN_R
#define MCI_REG_INTR_BLOCK_RF_ERROR0_INTR_EN_R                                                      (0x1004)
#define MCI_REG_INTR_BLOCK_RF_ERROR0_INTR_EN_R_ERROR_MCU_SRAM_DMI_AXI_COLLISION_EN_LOW              (0)
#define MCI_REG_INTR_BLOCK_RF_ERROR0_INTR_EN_R_ERROR_MCU_SRAM_DMI_AXI_COLLISION_EN_MASK             (0x1)
#define MCI_REG_INTR_BLOCK_RF_ERROR0_INTR_EN_R_ERROR_INTERNAL_EN_LOW                                (1)
#define MCI_REG_INTR_BLOCK_RF_ERROR0_INTR_EN_R_ERROR_INTERNAL_EN_MASK                               (0x2)
#define MCI_REG_INTR_BLOCK_RF_ERROR0_INTR_EN_R_ERROR_MBOX0_ECC_UNC_EN_LOW                           (2)
#define MCI_REG_INTR_BLOCK_RF_ERROR0_INTR_EN_R_ERROR_MBOX0_ECC_UNC_EN_MASK                          (0x4)
#define MCI_REG_INTR_BLOCK_RF_ERROR0_INTR_EN_R_ERROR_MBOX1_ECC_UNC_EN_LOW                           (3)
#define MCI_REG_INTR_BLOCK_RF_ERROR0_INTR_EN_R_ERROR_MBOX1_ECC_UNC_EN_MASK                          (0x8)
#define MCI_REG_INTR_BLOCK_RF_ERROR0_INTR_EN_R_ERROR_WDT_TIMER1_TIMEOUT_EN_LOW                      (4)
#define MCI_REG_INTR_BLOCK_RF_ERROR0_INTR_EN_R_ERROR_WDT_TIMER1_TIMEOUT_EN_MASK                     (0x10)
#define MCI_REG_INTR_BLOCK_RF_ERROR0_INTR_EN_R_ERROR_WDT_TIMER2_TIMEOUT_EN_LOW                      (5)
#define MCI_REG_INTR_BLOCK_RF_ERROR0_INTR_EN_R_ERROR_WDT_TIMER2_TIMEOUT_EN_MASK                     (0x20)
#endif
#define SOC_MCI_TOP_MCI_REG_INTR_BLOCK_RF_ERROR1_INTR_EN_R                                          (0x21001008)
#ifndef MCI_REG_INTR_BLOCK_RF_ERROR1_INTR_EN_R
#define MCI_REG_INTR_BLOCK_RF_ERROR1_INTR_EN_R                                                      (0x1008)
#define MCI_REG_INTR_BLOCK_RF_ERROR1_INTR_EN_R_ERROR_AGG_ERROR_FATAL31_EN_LOW                       (0)
#define MCI_REG_INTR_BLOCK_RF_ERROR1_INTR_EN_R_ERROR_AGG_ERROR_FATAL31_EN_MASK                      (0x1)
#define MCI_REG_INTR_BLOCK_RF_ERROR1_INTR_EN_R_ERROR_AGG_ERROR_FATAL30_EN_LOW                       (1)
#define MCI_REG_INTR_BLOCK_RF_ERROR1_INTR_EN_R_ERROR_AGG_ERROR_FATAL30_EN_MASK                      (0x2)
#define MCI_REG_INTR_BLOCK_RF_ERROR1_INTR_EN_R_ERROR_AGG_ERROR_FATAL29_EN_LOW                       (2)
#define MCI_REG_INTR_BLOCK_RF_ERROR1_INTR_EN_R_ERROR_AGG_ERROR_FATAL29_EN_MASK                      (0x4)
#define MCI_REG_INTR_BLOCK_RF_ERROR1_INTR_EN_R_ERROR_AGG_ERROR_FATAL28_EN_LOW                       (3)
#define MCI_REG_INTR_BLOCK_RF_ERROR1_INTR_EN_R_ERROR_AGG_ERROR_FATAL28_EN_MASK                      (0x8)
#define MCI_REG_INTR_BLOCK_RF_ERROR1_INTR_EN_R_ERROR_AGG_ERROR_FATAL27_EN_LOW                       (4)
#define MCI_REG_INTR_BLOCK_RF_ERROR1_INTR_EN_R_ERROR_AGG_ERROR_FATAL27_EN_MASK                      (0x10)
#define MCI_REG_INTR_BLOCK_RF_ERROR1_INTR_EN_R_ERROR_AGG_ERROR_FATAL26_EN_LOW                       (5)
#define MCI_REG_INTR_BLOCK_RF_ERROR1_INTR_EN_R_ERROR_AGG_ERROR_FATAL26_EN_MASK                      (0x20)
#define MCI_REG_INTR_BLOCK_RF_ERROR1_INTR_EN_R_ERROR_AGG_ERROR_FATAL25_EN_LOW                       (6)
#define MCI_REG_INTR_BLOCK_RF_ERROR1_INTR_EN_R_ERROR_AGG_ERROR_FATAL25_EN_MASK                      (0x40)
#define MCI_REG_INTR_BLOCK_RF_ERROR1_INTR_EN_R_ERROR_AGG_ERROR_FATAL24_EN_LOW                       (7)
#define MCI_REG_INTR_BLOCK_RF_ERROR1_INTR_EN_R_ERROR_AGG_ERROR_FATAL24_EN_MASK                      (0x80)
#define MCI_REG_INTR_BLOCK_RF_ERROR1_INTR_EN_R_ERROR_AGG_ERROR_FATAL23_EN_LOW                       (8)
#define MCI_REG_INTR_BLOCK_RF_ERROR1_INTR_EN_R_ERROR_AGG_ERROR_FATAL23_EN_MASK                      (0x100)
#define MCI_REG_INTR_BLOCK_RF_ERROR1_INTR_EN_R_ERROR_AGG_ERROR_FATAL22_EN_LOW                       (9)
#define MCI_REG_INTR_BLOCK_RF_ERROR1_INTR_EN_R_ERROR_AGG_ERROR_FATAL22_EN_MASK                      (0x200)
#define MCI_REG_INTR_BLOCK_RF_ERROR1_INTR_EN_R_ERROR_AGG_ERROR_FATAL21_EN_LOW                       (10)
#define MCI_REG_INTR_BLOCK_RF_ERROR1_INTR_EN_R_ERROR_AGG_ERROR_FATAL21_EN_MASK                      (0x400)
#define MCI_REG_INTR_BLOCK_RF_ERROR1_INTR_EN_R_ERROR_AGG_ERROR_FATAL20_EN_LOW                       (11)
#define MCI_REG_INTR_BLOCK_RF_ERROR1_INTR_EN_R_ERROR_AGG_ERROR_FATAL20_EN_MASK                      (0x800)
#define MCI_REG_INTR_BLOCK_RF_ERROR1_INTR_EN_R_ERROR_AGG_ERROR_FATAL19_EN_LOW                       (12)
#define MCI_REG_INTR_BLOCK_RF_ERROR1_INTR_EN_R_ERROR_AGG_ERROR_FATAL19_EN_MASK                      (0x1000)
#define MCI_REG_INTR_BLOCK_RF_ERROR1_INTR_EN_R_ERROR_AGG_ERROR_FATAL18_EN_LOW                       (13)
#define MCI_REG_INTR_BLOCK_RF_ERROR1_INTR_EN_R_ERROR_AGG_ERROR_FATAL18_EN_MASK                      (0x2000)
#define MCI_REG_INTR_BLOCK_RF_ERROR1_INTR_EN_R_ERROR_AGG_ERROR_FATAL17_EN_LOW                       (14)
#define MCI_REG_INTR_BLOCK_RF_ERROR1_INTR_EN_R_ERROR_AGG_ERROR_FATAL17_EN_MASK                      (0x4000)
#define MCI_REG_INTR_BLOCK_RF_ERROR1_INTR_EN_R_ERROR_AGG_ERROR_FATAL16_EN_LOW                       (15)
#define MCI_REG_INTR_BLOCK_RF_ERROR1_INTR_EN_R_ERROR_AGG_ERROR_FATAL16_EN_MASK                      (0x8000)
#define MCI_REG_INTR_BLOCK_RF_ERROR1_INTR_EN_R_ERROR_AGG_ERROR_FATAL15_EN_LOW                       (16)
#define MCI_REG_INTR_BLOCK_RF_ERROR1_INTR_EN_R_ERROR_AGG_ERROR_FATAL15_EN_MASK                      (0x10000)
#define MCI_REG_INTR_BLOCK_RF_ERROR1_INTR_EN_R_ERROR_AGG_ERROR_FATAL14_EN_LOW                       (17)
#define MCI_REG_INTR_BLOCK_RF_ERROR1_INTR_EN_R_ERROR_AGG_ERROR_FATAL14_EN_MASK                      (0x20000)
#define MCI_REG_INTR_BLOCK_RF_ERROR1_INTR_EN_R_ERROR_AGG_ERROR_FATAL13_EN_LOW                       (18)
#define MCI_REG_INTR_BLOCK_RF_ERROR1_INTR_EN_R_ERROR_AGG_ERROR_FATAL13_EN_MASK                      (0x40000)
#define MCI_REG_INTR_BLOCK_RF_ERROR1_INTR_EN_R_ERROR_AGG_ERROR_FATAL12_EN_LOW                       (19)
#define MCI_REG_INTR_BLOCK_RF_ERROR1_INTR_EN_R_ERROR_AGG_ERROR_FATAL12_EN_MASK                      (0x80000)
#define MCI_REG_INTR_BLOCK_RF_ERROR1_INTR_EN_R_ERROR_AGG_ERROR_FATAL11_EN_LOW                       (20)
#define MCI_REG_INTR_BLOCK_RF_ERROR1_INTR_EN_R_ERROR_AGG_ERROR_FATAL11_EN_MASK                      (0x100000)
#define MCI_REG_INTR_BLOCK_RF_ERROR1_INTR_EN_R_ERROR_AGG_ERROR_FATAL10_EN_LOW                       (21)
#define MCI_REG_INTR_BLOCK_RF_ERROR1_INTR_EN_R_ERROR_AGG_ERROR_FATAL10_EN_MASK                      (0x200000)
#define MCI_REG_INTR_BLOCK_RF_ERROR1_INTR_EN_R_ERROR_AGG_ERROR_FATAL9_EN_LOW                        (22)
#define MCI_REG_INTR_BLOCK_RF_ERROR1_INTR_EN_R_ERROR_AGG_ERROR_FATAL9_EN_MASK                       (0x400000)
#define MCI_REG_INTR_BLOCK_RF_ERROR1_INTR_EN_R_ERROR_AGG_ERROR_FATAL8_EN_LOW                        (23)
#define MCI_REG_INTR_BLOCK_RF_ERROR1_INTR_EN_R_ERROR_AGG_ERROR_FATAL8_EN_MASK                       (0x800000)
#define MCI_REG_INTR_BLOCK_RF_ERROR1_INTR_EN_R_ERROR_AGG_ERROR_FATAL7_EN_LOW                        (24)
#define MCI_REG_INTR_BLOCK_RF_ERROR1_INTR_EN_R_ERROR_AGG_ERROR_FATAL7_EN_MASK                       (0x1000000)
#define MCI_REG_INTR_BLOCK_RF_ERROR1_INTR_EN_R_ERROR_AGG_ERROR_FATAL6_EN_LOW                        (25)
#define MCI_REG_INTR_BLOCK_RF_ERROR1_INTR_EN_R_ERROR_AGG_ERROR_FATAL6_EN_MASK                       (0x2000000)
#define MCI_REG_INTR_BLOCK_RF_ERROR1_INTR_EN_R_ERROR_AGG_ERROR_FATAL5_EN_LOW                        (26)
#define MCI_REG_INTR_BLOCK_RF_ERROR1_INTR_EN_R_ERROR_AGG_ERROR_FATAL5_EN_MASK                       (0x4000000)
#define MCI_REG_INTR_BLOCK_RF_ERROR1_INTR_EN_R_ERROR_AGG_ERROR_FATAL4_EN_LOW                        (27)
#define MCI_REG_INTR_BLOCK_RF_ERROR1_INTR_EN_R_ERROR_AGG_ERROR_FATAL4_EN_MASK                       (0x8000000)
#define MCI_REG_INTR_BLOCK_RF_ERROR1_INTR_EN_R_ERROR_AGG_ERROR_FATAL3_EN_LOW                        (28)
#define MCI_REG_INTR_BLOCK_RF_ERROR1_INTR_EN_R_ERROR_AGG_ERROR_FATAL3_EN_MASK                       (0x10000000)
#define MCI_REG_INTR_BLOCK_RF_ERROR1_INTR_EN_R_ERROR_AGG_ERROR_FATAL2_EN_LOW                        (29)
#define MCI_REG_INTR_BLOCK_RF_ERROR1_INTR_EN_R_ERROR_AGG_ERROR_FATAL2_EN_MASK                       (0x20000000)
#define MCI_REG_INTR_BLOCK_RF_ERROR1_INTR_EN_R_ERROR_AGG_ERROR_FATAL1_EN_LOW                        (30)
#define MCI_REG_INTR_BLOCK_RF_ERROR1_INTR_EN_R_ERROR_AGG_ERROR_FATAL1_EN_MASK                       (0x40000000)
#define MCI_REG_INTR_BLOCK_RF_ERROR1_INTR_EN_R_ERROR_AGG_ERROR_FATAL0_EN_LOW                        (31)
#define MCI_REG_INTR_BLOCK_RF_ERROR1_INTR_EN_R_ERROR_AGG_ERROR_FATAL0_EN_MASK                       (0x80000000)
#endif
#define SOC_MCI_TOP_MCI_REG_INTR_BLOCK_RF_NOTIF0_INTR_EN_R                                          (0x2100100c)
#ifndef MCI_REG_INTR_BLOCK_RF_NOTIF0_INTR_EN_R
#define MCI_REG_INTR_BLOCK_RF_NOTIF0_INTR_EN_R                                                      (0x100c)
#define MCI_REG_INTR_BLOCK_RF_NOTIF0_INTR_EN_R_NOTIF_MCU_SRAM_ECC_COR_EN_LOW                        (0)
#define MCI_REG_INTR_BLOCK_RF_NOTIF0_INTR_EN_R_NOTIF_MCU_SRAM_ECC_COR_EN_MASK                       (0x1)
#define MCI_REG_INTR_BLOCK_RF_NOTIF0_INTR_EN_R_NOTIF_CPTRA_MCU_RESET_REQ_EN_LOW                     (1)
#define MCI_REG_INTR_BLOCK_RF_NOTIF0_INTR_EN_R_NOTIF_CPTRA_MCU_RESET_REQ_EN_MASK                    (0x2)
#define MCI_REG_INTR_BLOCK_RF_NOTIF0_INTR_EN_R_NOTIF_GEN_IN_TOGGLE_EN_LOW                           (2)
#define MCI_REG_INTR_BLOCK_RF_NOTIF0_INTR_EN_R_NOTIF_GEN_IN_TOGGLE_EN_MASK                          (0x4)
#define MCI_REG_INTR_BLOCK_RF_NOTIF0_INTR_EN_R_NOTIF_MBOX0_TARGET_DONE_EN_LOW                       (3)
#define MCI_REG_INTR_BLOCK_RF_NOTIF0_INTR_EN_R_NOTIF_MBOX0_TARGET_DONE_EN_MASK                      (0x8)
#define MCI_REG_INTR_BLOCK_RF_NOTIF0_INTR_EN_R_NOTIF_MBOX1_TARGET_DONE_EN_LOW                       (4)
#define MCI_REG_INTR_BLOCK_RF_NOTIF0_INTR_EN_R_NOTIF_MBOX1_TARGET_DONE_EN_MASK                      (0x10)
#define MCI_REG_INTR_BLOCK_RF_NOTIF0_INTR_EN_R_NOTIF_MBOX0_CMD_AVAIL_EN_LOW                         (5)
#define MCI_REG_INTR_BLOCK_RF_NOTIF0_INTR_EN_R_NOTIF_MBOX0_CMD_AVAIL_EN_MASK                        (0x20)
#define MCI_REG_INTR_BLOCK_RF_NOTIF0_INTR_EN_R_NOTIF_MBOX1_CMD_AVAIL_EN_LOW                         (6)
#define MCI_REG_INTR_BLOCK_RF_NOTIF0_INTR_EN_R_NOTIF_MBOX1_CMD_AVAIL_EN_MASK                        (0x40)
#define MCI_REG_INTR_BLOCK_RF_NOTIF0_INTR_EN_R_NOTIF_CPTRA_MBOX_CMD_AVAIL_EN_LOW                    (7)
#define MCI_REG_INTR_BLOCK_RF_NOTIF0_INTR_EN_R_NOTIF_CPTRA_MBOX_CMD_AVAIL_EN_MASK                   (0x80)
#define MCI_REG_INTR_BLOCK_RF_NOTIF0_INTR_EN_R_NOTIF_MBOX0_ECC_COR_EN_LOW                           (8)
#define MCI_REG_INTR_BLOCK_RF_NOTIF0_INTR_EN_R_NOTIF_MBOX0_ECC_COR_EN_MASK                          (0x100)
#define MCI_REG_INTR_BLOCK_RF_NOTIF0_INTR_EN_R_NOTIF_MBOX1_ECC_COR_EN_LOW                           (9)
#define MCI_REG_INTR_BLOCK_RF_NOTIF0_INTR_EN_R_NOTIF_MBOX1_ECC_COR_EN_MASK                          (0x200)
#define MCI_REG_INTR_BLOCK_RF_NOTIF0_INTR_EN_R_NOTIF_DEBUG_LOCKED_EN_LOW                            (10)
#define MCI_REG_INTR_BLOCK_RF_NOTIF0_INTR_EN_R_NOTIF_DEBUG_LOCKED_EN_MASK                           (0x400)
#define MCI_REG_INTR_BLOCK_RF_NOTIF0_INTR_EN_R_NOTIF_SCAN_MODE_EN_LOW                               (11)
#define MCI_REG_INTR_BLOCK_RF_NOTIF0_INTR_EN_R_NOTIF_SCAN_MODE_EN_MASK                              (0x800)
#define MCI_REG_INTR_BLOCK_RF_NOTIF0_INTR_EN_R_NOTIF_MBOX0_SOC_REQ_LOCK_EN_LOW                      (12)
#define MCI_REG_INTR_BLOCK_RF_NOTIF0_INTR_EN_R_NOTIF_MBOX0_SOC_REQ_LOCK_EN_MASK                     (0x1000)
#define MCI_REG_INTR_BLOCK_RF_NOTIF0_INTR_EN_R_NOTIF_MBOX1_SOC_REQ_LOCK_EN_LOW                      (13)
#define MCI_REG_INTR_BLOCK_RF_NOTIF0_INTR_EN_R_NOTIF_MBOX1_SOC_REQ_LOCK_EN_MASK                     (0x2000)
#define MCI_REG_INTR_BLOCK_RF_NOTIF0_INTR_EN_R_NOTIF_OTP_OPERATION_DONE_EN_LOW                      (14)
#define MCI_REG_INTR_BLOCK_RF_NOTIF0_INTR_EN_R_NOTIF_OTP_OPERATION_DONE_EN_MASK                     (0x4000)
#endif
#define SOC_MCI_TOP_MCI_REG_INTR_BLOCK_RF_NOTIF1_INTR_EN_R                                          (0x21001010)
#ifndef MCI_REG_INTR_BLOCK_RF_NOTIF1_INTR_EN_R
#define MCI_REG_INTR_BLOCK_RF_NOTIF1_INTR_EN_R                                                      (0x1010)
#define MCI_REG_INTR_BLOCK_RF_NOTIF1_INTR_EN_R_NOTIF_AGG_ERROR_NON_FATAL31_EN_LOW                   (0)
#define MCI_REG_INTR_BLOCK_RF_NOTIF1_INTR_EN_R_NOTIF_AGG_ERROR_NON_FATAL31_EN_MASK                  (0x1)
#define MCI_REG_INTR_BLOCK_RF_NOTIF1_INTR_EN_R_NOTIF_AGG_ERROR_NON_FATAL30_EN_LOW                   (1)
#define MCI_REG_INTR_BLOCK_RF_NOTIF1_INTR_EN_R_NOTIF_AGG_ERROR_NON_FATAL30_EN_MASK                  (0x2)
#define MCI_REG_INTR_BLOCK_RF_NOTIF1_INTR_EN_R_NOTIF_AGG_ERROR_NON_FATAL29_EN_LOW                   (2)
#define MCI_REG_INTR_BLOCK_RF_NOTIF1_INTR_EN_R_NOTIF_AGG_ERROR_NON_FATAL29_EN_MASK                  (0x4)
#define MCI_REG_INTR_BLOCK_RF_NOTIF1_INTR_EN_R_NOTIF_AGG_ERROR_NON_FATAL28_EN_LOW                   (3)
#define MCI_REG_INTR_BLOCK_RF_NOTIF1_INTR_EN_R_NOTIF_AGG_ERROR_NON_FATAL28_EN_MASK                  (0x8)
#define MCI_REG_INTR_BLOCK_RF_NOTIF1_INTR_EN_R_NOTIF_AGG_ERROR_NON_FATAL27_EN_LOW                   (4)
#define MCI_REG_INTR_BLOCK_RF_NOTIF1_INTR_EN_R_NOTIF_AGG_ERROR_NON_FATAL27_EN_MASK                  (0x10)
#define MCI_REG_INTR_BLOCK_RF_NOTIF1_INTR_EN_R_NOTIF_AGG_ERROR_NON_FATAL26_EN_LOW                   (5)
#define MCI_REG_INTR_BLOCK_RF_NOTIF1_INTR_EN_R_NOTIF_AGG_ERROR_NON_FATAL26_EN_MASK                  (0x20)
#define MCI_REG_INTR_BLOCK_RF_NOTIF1_INTR_EN_R_NOTIF_AGG_ERROR_NON_FATAL25_EN_LOW                   (6)
#define MCI_REG_INTR_BLOCK_RF_NOTIF1_INTR_EN_R_NOTIF_AGG_ERROR_NON_FATAL25_EN_MASK                  (0x40)
#define MCI_REG_INTR_BLOCK_RF_NOTIF1_INTR_EN_R_NOTIF_AGG_ERROR_NON_FATAL24_EN_LOW                   (7)
#define MCI_REG_INTR_BLOCK_RF_NOTIF1_INTR_EN_R_NOTIF_AGG_ERROR_NON_FATAL24_EN_MASK                  (0x80)
#define MCI_REG_INTR_BLOCK_RF_NOTIF1_INTR_EN_R_NOTIF_AGG_ERROR_NON_FATAL23_EN_LOW                   (8)
#define MCI_REG_INTR_BLOCK_RF_NOTIF1_INTR_EN_R_NOTIF_AGG_ERROR_NON_FATAL23_EN_MASK                  (0x100)
#define MCI_REG_INTR_BLOCK_RF_NOTIF1_INTR_EN_R_NOTIF_AGG_ERROR_NON_FATAL22_EN_LOW                   (9)
#define MCI_REG_INTR_BLOCK_RF_NOTIF1_INTR_EN_R_NOTIF_AGG_ERROR_NON_FATAL22_EN_MASK                  (0x200)
#define MCI_REG_INTR_BLOCK_RF_NOTIF1_INTR_EN_R_NOTIF_AGG_ERROR_NON_FATAL21_EN_LOW                   (10)
#define MCI_REG_INTR_BLOCK_RF_NOTIF1_INTR_EN_R_NOTIF_AGG_ERROR_NON_FATAL21_EN_MASK                  (0x400)
#define MCI_REG_INTR_BLOCK_RF_NOTIF1_INTR_EN_R_NOTIF_AGG_ERROR_NON_FATAL20_EN_LOW                   (11)
#define MCI_REG_INTR_BLOCK_RF_NOTIF1_INTR_EN_R_NOTIF_AGG_ERROR_NON_FATAL20_EN_MASK                  (0x800)
#define MCI_REG_INTR_BLOCK_RF_NOTIF1_INTR_EN_R_NOTIF_AGG_ERROR_NON_FATAL19_EN_LOW                   (12)
#define MCI_REG_INTR_BLOCK_RF_NOTIF1_INTR_EN_R_NOTIF_AGG_ERROR_NON_FATAL19_EN_MASK                  (0x1000)
#define MCI_REG_INTR_BLOCK_RF_NOTIF1_INTR_EN_R_NOTIF_AGG_ERROR_NON_FATAL18_EN_LOW                   (13)
#define MCI_REG_INTR_BLOCK_RF_NOTIF1_INTR_EN_R_NOTIF_AGG_ERROR_NON_FATAL18_EN_MASK                  (0x2000)
#define MCI_REG_INTR_BLOCK_RF_NOTIF1_INTR_EN_R_NOTIF_AGG_ERROR_NON_FATAL17_EN_LOW                   (14)
#define MCI_REG_INTR_BLOCK_RF_NOTIF1_INTR_EN_R_NOTIF_AGG_ERROR_NON_FATAL17_EN_MASK                  (0x4000)
#define MCI_REG_INTR_BLOCK_RF_NOTIF1_INTR_EN_R_NOTIF_AGG_ERROR_NON_FATAL16_EN_LOW                   (15)
#define MCI_REG_INTR_BLOCK_RF_NOTIF1_INTR_EN_R_NOTIF_AGG_ERROR_NON_FATAL16_EN_MASK                  (0x8000)
#define MCI_REG_INTR_BLOCK_RF_NOTIF1_INTR_EN_R_NOTIF_AGG_ERROR_NON_FATAL15_EN_LOW                   (16)
#define MCI_REG_INTR_BLOCK_RF_NOTIF1_INTR_EN_R_NOTIF_AGG_ERROR_NON_FATAL15_EN_MASK                  (0x10000)
#define MCI_REG_INTR_BLOCK_RF_NOTIF1_INTR_EN_R_NOTIF_AGG_ERROR_NON_FATAL14_EN_LOW                   (17)
#define MCI_REG_INTR_BLOCK_RF_NOTIF1_INTR_EN_R_NOTIF_AGG_ERROR_NON_FATAL14_EN_MASK                  (0x20000)
#define MCI_REG_INTR_BLOCK_RF_NOTIF1_INTR_EN_R_NOTIF_AGG_ERROR_NON_FATAL13_EN_LOW                   (18)
#define MCI_REG_INTR_BLOCK_RF_NOTIF1_INTR_EN_R_NOTIF_AGG_ERROR_NON_FATAL13_EN_MASK                  (0x40000)
#define MCI_REG_INTR_BLOCK_RF_NOTIF1_INTR_EN_R_NOTIF_AGG_ERROR_NON_FATAL12_EN_LOW                   (19)
#define MCI_REG_INTR_BLOCK_RF_NOTIF1_INTR_EN_R_NOTIF_AGG_ERROR_NON_FATAL12_EN_MASK                  (0x80000)
#define MCI_REG_INTR_BLOCK_RF_NOTIF1_INTR_EN_R_NOTIF_AGG_ERROR_NON_FATAL11_EN_LOW                   (20)
#define MCI_REG_INTR_BLOCK_RF_NOTIF1_INTR_EN_R_NOTIF_AGG_ERROR_NON_FATAL11_EN_MASK                  (0x100000)
#define MCI_REG_INTR_BLOCK_RF_NOTIF1_INTR_EN_R_NOTIF_AGG_ERROR_NON_FATAL10_EN_LOW                   (21)
#define MCI_REG_INTR_BLOCK_RF_NOTIF1_INTR_EN_R_NOTIF_AGG_ERROR_NON_FATAL10_EN_MASK                  (0x200000)
#define MCI_REG_INTR_BLOCK_RF_NOTIF1_INTR_EN_R_NOTIF_AGG_ERROR_NON_FATAL9_EN_LOW                    (22)
#define MCI_REG_INTR_BLOCK_RF_NOTIF1_INTR_EN_R_NOTIF_AGG_ERROR_NON_FATAL9_EN_MASK                   (0x400000)
#define MCI_REG_INTR_BLOCK_RF_NOTIF1_INTR_EN_R_NOTIF_AGG_ERROR_NON_FATAL8_EN_LOW                    (23)
#define MCI_REG_INTR_BLOCK_RF_NOTIF1_INTR_EN_R_NOTIF_AGG_ERROR_NON_FATAL8_EN_MASK                   (0x800000)
#define MCI_REG_INTR_BLOCK_RF_NOTIF1_INTR_EN_R_NOTIF_AGG_ERROR_NON_FATAL7_EN_LOW                    (24)
#define MCI_REG_INTR_BLOCK_RF_NOTIF1_INTR_EN_R_NOTIF_AGG_ERROR_NON_FATAL7_EN_MASK                   (0x1000000)
#define MCI_REG_INTR_BLOCK_RF_NOTIF1_INTR_EN_R_NOTIF_AGG_ERROR_NON_FATAL6_EN_LOW                    (25)
#define MCI_REG_INTR_BLOCK_RF_NOTIF1_INTR_EN_R_NOTIF_AGG_ERROR_NON_FATAL6_EN_MASK                   (0x2000000)
#define MCI_REG_INTR_BLOCK_RF_NOTIF1_INTR_EN_R_NOTIF_AGG_ERROR_NON_FATAL5_EN_LOW                    (26)
#define MCI_REG_INTR_BLOCK_RF_NOTIF1_INTR_EN_R_NOTIF_AGG_ERROR_NON_FATAL5_EN_MASK                   (0x4000000)
#define MCI_REG_INTR_BLOCK_RF_NOTIF1_INTR_EN_R_NOTIF_AGG_ERROR_NON_FATAL4_EN_LOW                    (27)
#define MCI_REG_INTR_BLOCK_RF_NOTIF1_INTR_EN_R_NOTIF_AGG_ERROR_NON_FATAL4_EN_MASK                   (0x8000000)
#define MCI_REG_INTR_BLOCK_RF_NOTIF1_INTR_EN_R_NOTIF_AGG_ERROR_NON_FATAL3_EN_LOW                    (28)
#define MCI_REG_INTR_BLOCK_RF_NOTIF1_INTR_EN_R_NOTIF_AGG_ERROR_NON_FATAL3_EN_MASK                   (0x10000000)
#define MCI_REG_INTR_BLOCK_RF_NOTIF1_INTR_EN_R_NOTIF_AGG_ERROR_NON_FATAL2_EN_LOW                    (29)
#define MCI_REG_INTR_BLOCK_RF_NOTIF1_INTR_EN_R_NOTIF_AGG_ERROR_NON_FATAL2_EN_MASK                   (0x20000000)
#define MCI_REG_INTR_BLOCK_RF_NOTIF1_INTR_EN_R_NOTIF_AGG_ERROR_NON_FATAL1_EN_LOW                    (30)
#define MCI_REG_INTR_BLOCK_RF_NOTIF1_INTR_EN_R_NOTIF_AGG_ERROR_NON_FATAL1_EN_MASK                   (0x40000000)
#define MCI_REG_INTR_BLOCK_RF_NOTIF1_INTR_EN_R_NOTIF_AGG_ERROR_NON_FATAL0_EN_LOW                    (31)
#define MCI_REG_INTR_BLOCK_RF_NOTIF1_INTR_EN_R_NOTIF_AGG_ERROR_NON_FATAL0_EN_MASK                   (0x80000000)
#endif
#define SOC_MCI_TOP_MCI_REG_INTR_BLOCK_RF_ERROR_GLOBAL_INTR_R                                       (0x21001014)
#ifndef MCI_REG_INTR_BLOCK_RF_ERROR_GLOBAL_INTR_R
#define MCI_REG_INTR_BLOCK_RF_ERROR_GLOBAL_INTR_R                                                   (0x1014)
#define MCI_REG_INTR_BLOCK_RF_ERROR_GLOBAL_INTR_R_AGG_STS0_LOW                                      (0)
#define MCI_REG_INTR_BLOCK_RF_ERROR_GLOBAL_INTR_R_AGG_STS0_MASK                                     (0x1)
#define MCI_REG_INTR_BLOCK_RF_ERROR_GLOBAL_INTR_R_AGG_STS1_LOW                                      (1)
#define MCI_REG_INTR_BLOCK_RF_ERROR_GLOBAL_INTR_R_AGG_STS1_MASK                                     (0x2)
#endif
#define SOC_MCI_TOP_MCI_REG_INTR_BLOCK_RF_NOTIF_GLOBAL_INTR_R                                       (0x21001018)
#ifndef MCI_REG_INTR_BLOCK_RF_NOTIF_GLOBAL_INTR_R
#define MCI_REG_INTR_BLOCK_RF_NOTIF_GLOBAL_INTR_R                                                   (0x1018)
#define MCI_REG_INTR_BLOCK_RF_NOTIF_GLOBAL_INTR_R_AGG_STS0_LOW                                      (0)
#define MCI_REG_INTR_BLOCK_RF_NOTIF_GLOBAL_INTR_R_AGG_STS0_MASK                                     (0x1)
#define MCI_REG_INTR_BLOCK_RF_NOTIF_GLOBAL_INTR_R_AGG_STS1_LOW                                      (1)
#define MCI_REG_INTR_BLOCK_RF_NOTIF_GLOBAL_INTR_R_AGG_STS1_MASK                                     (0x2)
#endif
#define SOC_MCI_TOP_MCI_REG_INTR_BLOCK_RF_ERROR0_INTERNAL_INTR_R                                    (0x2100101c)
#ifndef MCI_REG_INTR_BLOCK_RF_ERROR0_INTERNAL_INTR_R
#define MCI_REG_INTR_BLOCK_RF_ERROR0_INTERNAL_INTR_R                                                (0x101c)
#define MCI_REG_INTR_BLOCK_RF_ERROR0_INTERNAL_INTR_R_ERROR_MCU_SRAM_DMI_AXI_COLLISION_STS_LOW       (0)
#define MCI_REG_INTR_BLOCK_RF_ERROR0_INTERNAL_INTR_R_ERROR_MCU_SRAM_DMI_AXI_COLLISION_STS_MASK      (0x1)
#define MCI_REG_INTR_BLOCK_RF_ERROR0_INTERNAL_INTR_R_ERROR_INTERNAL_STS_LOW                         (1)
#define MCI_REG_INTR_BLOCK_RF_ERROR0_INTERNAL_INTR_R_ERROR_INTERNAL_STS_MASK                        (0x2)
#define MCI_REG_INTR_BLOCK_RF_ERROR0_INTERNAL_INTR_R_ERROR_MBOX0_ECC_UNC_STS_LOW                    (2)
#define MCI_REG_INTR_BLOCK_RF_ERROR0_INTERNAL_INTR_R_ERROR_MBOX0_ECC_UNC_STS_MASK                   (0x4)
#define MCI_REG_INTR_BLOCK_RF_ERROR0_INTERNAL_INTR_R_ERROR_MBOX1_ECC_UNC_STS_LOW                    (3)
#define MCI_REG_INTR_BLOCK_RF_ERROR0_INTERNAL_INTR_R_ERROR_MBOX1_ECC_UNC_STS_MASK                   (0x8)
#define MCI_REG_INTR_BLOCK_RF_ERROR0_INTERNAL_INTR_R_ERROR_WDT_TIMER1_TIMEOUT_STS_LOW               (4)
#define MCI_REG_INTR_BLOCK_RF_ERROR0_INTERNAL_INTR_R_ERROR_WDT_TIMER1_TIMEOUT_STS_MASK              (0x10)
#define MCI_REG_INTR_BLOCK_RF_ERROR0_INTERNAL_INTR_R_ERROR_WDT_TIMER2_TIMEOUT_STS_LOW               (5)
#define MCI_REG_INTR_BLOCK_RF_ERROR0_INTERNAL_INTR_R_ERROR_WDT_TIMER2_TIMEOUT_STS_MASK              (0x20)
#endif
#define SOC_MCI_TOP_MCI_REG_INTR_BLOCK_RF_ERROR1_INTERNAL_INTR_R                                    (0x21001020)
#ifndef MCI_REG_INTR_BLOCK_RF_ERROR1_INTERNAL_INTR_R
#define MCI_REG_INTR_BLOCK_RF_ERROR1_INTERNAL_INTR_R                                                (0x1020)
#define MCI_REG_INTR_BLOCK_RF_ERROR1_INTERNAL_INTR_R_ERROR_AGG_ERROR_FATAL31_STS_LOW                (0)
#define MCI_REG_INTR_BLOCK_RF_ERROR1_INTERNAL_INTR_R_ERROR_AGG_ERROR_FATAL31_STS_MASK               (0x1)
#define MCI_REG_INTR_BLOCK_RF_ERROR1_INTERNAL_INTR_R_ERROR_AGG_ERROR_FATAL30_STS_LOW                (1)
#define MCI_REG_INTR_BLOCK_RF_ERROR1_INTERNAL_INTR_R_ERROR_AGG_ERROR_FATAL30_STS_MASK               (0x2)
#define MCI_REG_INTR_BLOCK_RF_ERROR1_INTERNAL_INTR_R_ERROR_AGG_ERROR_FATAL29_STS_LOW                (2)
#define MCI_REG_INTR_BLOCK_RF_ERROR1_INTERNAL_INTR_R_ERROR_AGG_ERROR_FATAL29_STS_MASK               (0x4)
#define MCI_REG_INTR_BLOCK_RF_ERROR1_INTERNAL_INTR_R_ERROR_AGG_ERROR_FATAL28_STS_LOW                (3)
#define MCI_REG_INTR_BLOCK_RF_ERROR1_INTERNAL_INTR_R_ERROR_AGG_ERROR_FATAL28_STS_MASK               (0x8)
#define MCI_REG_INTR_BLOCK_RF_ERROR1_INTERNAL_INTR_R_ERROR_AGG_ERROR_FATAL27_STS_LOW                (4)
#define MCI_REG_INTR_BLOCK_RF_ERROR1_INTERNAL_INTR_R_ERROR_AGG_ERROR_FATAL27_STS_MASK               (0x10)
#define MCI_REG_INTR_BLOCK_RF_ERROR1_INTERNAL_INTR_R_ERROR_AGG_ERROR_FATAL26_STS_LOW                (5)
#define MCI_REG_INTR_BLOCK_RF_ERROR1_INTERNAL_INTR_R_ERROR_AGG_ERROR_FATAL26_STS_MASK               (0x20)
#define MCI_REG_INTR_BLOCK_RF_ERROR1_INTERNAL_INTR_R_ERROR_AGG_ERROR_FATAL25_STS_LOW                (6)
#define MCI_REG_INTR_BLOCK_RF_ERROR1_INTERNAL_INTR_R_ERROR_AGG_ERROR_FATAL25_STS_MASK               (0x40)
#define MCI_REG_INTR_BLOCK_RF_ERROR1_INTERNAL_INTR_R_ERROR_AGG_ERROR_FATAL24_STS_LOW                (7)
#define MCI_REG_INTR_BLOCK_RF_ERROR1_INTERNAL_INTR_R_ERROR_AGG_ERROR_FATAL24_STS_MASK               (0x80)
#define MCI_REG_INTR_BLOCK_RF_ERROR1_INTERNAL_INTR_R_ERROR_AGG_ERROR_FATAL23_STS_LOW                (8)
#define MCI_REG_INTR_BLOCK_RF_ERROR1_INTERNAL_INTR_R_ERROR_AGG_ERROR_FATAL23_STS_MASK               (0x100)
#define MCI_REG_INTR_BLOCK_RF_ERROR1_INTERNAL_INTR_R_ERROR_AGG_ERROR_FATAL22_STS_LOW                (9)
#define MCI_REG_INTR_BLOCK_RF_ERROR1_INTERNAL_INTR_R_ERROR_AGG_ERROR_FATAL22_STS_MASK               (0x200)
#define MCI_REG_INTR_BLOCK_RF_ERROR1_INTERNAL_INTR_R_ERROR_AGG_ERROR_FATAL21_STS_LOW                (10)
#define MCI_REG_INTR_BLOCK_RF_ERROR1_INTERNAL_INTR_R_ERROR_AGG_ERROR_FATAL21_STS_MASK               (0x400)
#define MCI_REG_INTR_BLOCK_RF_ERROR1_INTERNAL_INTR_R_ERROR_AGG_ERROR_FATAL20_STS_LOW                (11)
#define MCI_REG_INTR_BLOCK_RF_ERROR1_INTERNAL_INTR_R_ERROR_AGG_ERROR_FATAL20_STS_MASK               (0x800)
#define MCI_REG_INTR_BLOCK_RF_ERROR1_INTERNAL_INTR_R_ERROR_AGG_ERROR_FATAL19_STS_LOW                (12)
#define MCI_REG_INTR_BLOCK_RF_ERROR1_INTERNAL_INTR_R_ERROR_AGG_ERROR_FATAL19_STS_MASK               (0x1000)
#define MCI_REG_INTR_BLOCK_RF_ERROR1_INTERNAL_INTR_R_ERROR_AGG_ERROR_FATAL18_STS_LOW                (13)
#define MCI_REG_INTR_BLOCK_RF_ERROR1_INTERNAL_INTR_R_ERROR_AGG_ERROR_FATAL18_STS_MASK               (0x2000)
#define MCI_REG_INTR_BLOCK_RF_ERROR1_INTERNAL_INTR_R_ERROR_AGG_ERROR_FATAL17_STS_LOW                (14)
#define MCI_REG_INTR_BLOCK_RF_ERROR1_INTERNAL_INTR_R_ERROR_AGG_ERROR_FATAL17_STS_MASK               (0x4000)
#define MCI_REG_INTR_BLOCK_RF_ERROR1_INTERNAL_INTR_R_ERROR_AGG_ERROR_FATAL16_STS_LOW                (15)
#define MCI_REG_INTR_BLOCK_RF_ERROR1_INTERNAL_INTR_R_ERROR_AGG_ERROR_FATAL16_STS_MASK               (0x8000)
#define MCI_REG_INTR_BLOCK_RF_ERROR1_INTERNAL_INTR_R_ERROR_AGG_ERROR_FATAL15_STS_LOW                (16)
#define MCI_REG_INTR_BLOCK_RF_ERROR1_INTERNAL_INTR_R_ERROR_AGG_ERROR_FATAL15_STS_MASK               (0x10000)
#define MCI_REG_INTR_BLOCK_RF_ERROR1_INTERNAL_INTR_R_ERROR_AGG_ERROR_FATAL14_STS_LOW                (17)
#define MCI_REG_INTR_BLOCK_RF_ERROR1_INTERNAL_INTR_R_ERROR_AGG_ERROR_FATAL14_STS_MASK               (0x20000)
#define MCI_REG_INTR_BLOCK_RF_ERROR1_INTERNAL_INTR_R_ERROR_AGG_ERROR_FATAL13_STS_LOW                (18)
#define MCI_REG_INTR_BLOCK_RF_ERROR1_INTERNAL_INTR_R_ERROR_AGG_ERROR_FATAL13_STS_MASK               (0x40000)
#define MCI_REG_INTR_BLOCK_RF_ERROR1_INTERNAL_INTR_R_ERROR_AGG_ERROR_FATAL12_STS_LOW                (19)
#define MCI_REG_INTR_BLOCK_RF_ERROR1_INTERNAL_INTR_R_ERROR_AGG_ERROR_FATAL12_STS_MASK               (0x80000)
#define MCI_REG_INTR_BLOCK_RF_ERROR1_INTERNAL_INTR_R_ERROR_AGG_ERROR_FATAL11_STS_LOW                (20)
#define MCI_REG_INTR_BLOCK_RF_ERROR1_INTERNAL_INTR_R_ERROR_AGG_ERROR_FATAL11_STS_MASK               (0x100000)
#define MCI_REG_INTR_BLOCK_RF_ERROR1_INTERNAL_INTR_R_ERROR_AGG_ERROR_FATAL10_STS_LOW                (21)
#define MCI_REG_INTR_BLOCK_RF_ERROR1_INTERNAL_INTR_R_ERROR_AGG_ERROR_FATAL10_STS_MASK               (0x200000)
#define MCI_REG_INTR_BLOCK_RF_ERROR1_INTERNAL_INTR_R_ERROR_AGG_ERROR_FATAL9_STS_LOW                 (22)
#define MCI_REG_INTR_BLOCK_RF_ERROR1_INTERNAL_INTR_R_ERROR_AGG_ERROR_FATAL9_STS_MASK                (0x400000)
#define MCI_REG_INTR_BLOCK_RF_ERROR1_INTERNAL_INTR_R_ERROR_AGG_ERROR_FATAL8_STS_LOW                 (23)
#define MCI_REG_INTR_BLOCK_RF_ERROR1_INTERNAL_INTR_R_ERROR_AGG_ERROR_FATAL8_STS_MASK                (0x800000)
#define MCI_REG_INTR_BLOCK_RF_ERROR1_INTERNAL_INTR_R_ERROR_AGG_ERROR_FATAL7_STS_LOW                 (24)
#define MCI_REG_INTR_BLOCK_RF_ERROR1_INTERNAL_INTR_R_ERROR_AGG_ERROR_FATAL7_STS_MASK                (0x1000000)
#define MCI_REG_INTR_BLOCK_RF_ERROR1_INTERNAL_INTR_R_ERROR_AGG_ERROR_FATAL6_STS_LOW                 (25)
#define MCI_REG_INTR_BLOCK_RF_ERROR1_INTERNAL_INTR_R_ERROR_AGG_ERROR_FATAL6_STS_MASK                (0x2000000)
#define MCI_REG_INTR_BLOCK_RF_ERROR1_INTERNAL_INTR_R_ERROR_AGG_ERROR_FATAL5_STS_LOW                 (26)
#define MCI_REG_INTR_BLOCK_RF_ERROR1_INTERNAL_INTR_R_ERROR_AGG_ERROR_FATAL5_STS_MASK                (0x4000000)
#define MCI_REG_INTR_BLOCK_RF_ERROR1_INTERNAL_INTR_R_ERROR_AGG_ERROR_FATAL4_STS_LOW                 (27)
#define MCI_REG_INTR_BLOCK_RF_ERROR1_INTERNAL_INTR_R_ERROR_AGG_ERROR_FATAL4_STS_MASK                (0x8000000)
#define MCI_REG_INTR_BLOCK_RF_ERROR1_INTERNAL_INTR_R_ERROR_AGG_ERROR_FATAL3_STS_LOW                 (28)
#define MCI_REG_INTR_BLOCK_RF_ERROR1_INTERNAL_INTR_R_ERROR_AGG_ERROR_FATAL3_STS_MASK                (0x10000000)
#define MCI_REG_INTR_BLOCK_RF_ERROR1_INTERNAL_INTR_R_ERROR_AGG_ERROR_FATAL2_STS_LOW                 (29)
#define MCI_REG_INTR_BLOCK_RF_ERROR1_INTERNAL_INTR_R_ERROR_AGG_ERROR_FATAL2_STS_MASK                (0x20000000)
#define MCI_REG_INTR_BLOCK_RF_ERROR1_INTERNAL_INTR_R_ERROR_AGG_ERROR_FATAL1_STS_LOW                 (30)
#define MCI_REG_INTR_BLOCK_RF_ERROR1_INTERNAL_INTR_R_ERROR_AGG_ERROR_FATAL1_STS_MASK                (0x40000000)
#define MCI_REG_INTR_BLOCK_RF_ERROR1_INTERNAL_INTR_R_ERROR_AGG_ERROR_FATAL0_STS_LOW                 (31)
#define MCI_REG_INTR_BLOCK_RF_ERROR1_INTERNAL_INTR_R_ERROR_AGG_ERROR_FATAL0_STS_MASK                (0x80000000)
#endif
#define SOC_MCI_TOP_MCI_REG_INTR_BLOCK_RF_NOTIF0_INTERNAL_INTR_R                                    (0x21001024)
#ifndef MCI_REG_INTR_BLOCK_RF_NOTIF0_INTERNAL_INTR_R
#define MCI_REG_INTR_BLOCK_RF_NOTIF0_INTERNAL_INTR_R                                                (0x1024)
#define MCI_REG_INTR_BLOCK_RF_NOTIF0_INTERNAL_INTR_R_NOTIF_MCU_SRAM_ECC_COR_STS_LOW                 (0)
#define MCI_REG_INTR_BLOCK_RF_NOTIF0_INTERNAL_INTR_R_NOTIF_MCU_SRAM_ECC_COR_STS_MASK                (0x1)
#define MCI_REG_INTR_BLOCK_RF_NOTIF0_INTERNAL_INTR_R_NOTIF_CPTRA_MCU_RESET_REQ_STS_LOW              (1)
#define MCI_REG_INTR_BLOCK_RF_NOTIF0_INTERNAL_INTR_R_NOTIF_CPTRA_MCU_RESET_REQ_STS_MASK             (0x2)
#define MCI_REG_INTR_BLOCK_RF_NOTIF0_INTERNAL_INTR_R_NOTIF_GEN_IN_TOGGLE_STS_LOW                    (2)
#define MCI_REG_INTR_BLOCK_RF_NOTIF0_INTERNAL_INTR_R_NOTIF_GEN_IN_TOGGLE_STS_MASK                   (0x4)
#define MCI_REG_INTR_BLOCK_RF_NOTIF0_INTERNAL_INTR_R_NOTIF_MBOX0_TARGET_DONE_STS_LOW                (3)
#define MCI_REG_INTR_BLOCK_RF_NOTIF0_INTERNAL_INTR_R_NOTIF_MBOX0_TARGET_DONE_STS_MASK               (0x8)
#define MCI_REG_INTR_BLOCK_RF_NOTIF0_INTERNAL_INTR_R_NOTIF_MBOX1_TARGET_DONE_STS_LOW                (4)
#define MCI_REG_INTR_BLOCK_RF_NOTIF0_INTERNAL_INTR_R_NOTIF_MBOX1_TARGET_DONE_STS_MASK               (0x10)
#define MCI_REG_INTR_BLOCK_RF_NOTIF0_INTERNAL_INTR_R_NOTIF_MBOX0_CMD_AVAIL_STS_LOW                  (5)
#define MCI_REG_INTR_BLOCK_RF_NOTIF0_INTERNAL_INTR_R_NOTIF_MBOX0_CMD_AVAIL_STS_MASK                 (0x20)
#define MCI_REG_INTR_BLOCK_RF_NOTIF0_INTERNAL_INTR_R_NOTIF_MBOX1_CMD_AVAIL_STS_LOW                  (6)
#define MCI_REG_INTR_BLOCK_RF_NOTIF0_INTERNAL_INTR_R_NOTIF_MBOX1_CMD_AVAIL_STS_MASK                 (0x40)
#define MCI_REG_INTR_BLOCK_RF_NOTIF0_INTERNAL_INTR_R_NOTIF_CPTRA_MBOX_CMD_AVAIL_STS_LOW             (7)
#define MCI_REG_INTR_BLOCK_RF_NOTIF0_INTERNAL_INTR_R_NOTIF_CPTRA_MBOX_CMD_AVAIL_STS_MASK            (0x80)
#define MCI_REG_INTR_BLOCK_RF_NOTIF0_INTERNAL_INTR_R_NOTIF_MBOX0_ECC_COR_STS_LOW                    (8)
#define MCI_REG_INTR_BLOCK_RF_NOTIF0_INTERNAL_INTR_R_NOTIF_MBOX0_ECC_COR_STS_MASK                   (0x100)
#define MCI_REG_INTR_BLOCK_RF_NOTIF0_INTERNAL_INTR_R_NOTIF_MBOX1_ECC_COR_STS_LOW                    (9)
#define MCI_REG_INTR_BLOCK_RF_NOTIF0_INTERNAL_INTR_R_NOTIF_MBOX1_ECC_COR_STS_MASK                   (0x200)
#define MCI_REG_INTR_BLOCK_RF_NOTIF0_INTERNAL_INTR_R_NOTIF_DEBUG_LOCKED_STS_LOW                     (10)
#define MCI_REG_INTR_BLOCK_RF_NOTIF0_INTERNAL_INTR_R_NOTIF_DEBUG_LOCKED_STS_MASK                    (0x400)
#define MCI_REG_INTR_BLOCK_RF_NOTIF0_INTERNAL_INTR_R_NOTIF_SCAN_MODE_STS_LOW                        (11)
#define MCI_REG_INTR_BLOCK_RF_NOTIF0_INTERNAL_INTR_R_NOTIF_SCAN_MODE_STS_MASK                       (0x800)
#define MCI_REG_INTR_BLOCK_RF_NOTIF0_INTERNAL_INTR_R_NOTIF_MBOX0_SOC_REQ_LOCK_STS_LOW               (12)
#define MCI_REG_INTR_BLOCK_RF_NOTIF0_INTERNAL_INTR_R_NOTIF_MBOX0_SOC_REQ_LOCK_STS_MASK              (0x1000)
#define MCI_REG_INTR_BLOCK_RF_NOTIF0_INTERNAL_INTR_R_NOTIF_MBOX1_SOC_REQ_LOCK_STS_LOW               (13)
#define MCI_REG_INTR_BLOCK_RF_NOTIF0_INTERNAL_INTR_R_NOTIF_MBOX1_SOC_REQ_LOCK_STS_MASK              (0x2000)
#define MCI_REG_INTR_BLOCK_RF_NOTIF0_INTERNAL_INTR_R_NOTIF_OTP_OPERATION_DONE_STS_LOW               (14)
#define MCI_REG_INTR_BLOCK_RF_NOTIF0_INTERNAL_INTR_R_NOTIF_OTP_OPERATION_DONE_STS_MASK              (0x4000)
#endif
#define SOC_MCI_TOP_MCI_REG_INTR_BLOCK_RF_NOTIF1_INTERNAL_INTR_R                                    (0x21001028)
#ifndef MCI_REG_INTR_BLOCK_RF_NOTIF1_INTERNAL_INTR_R
#define MCI_REG_INTR_BLOCK_RF_NOTIF1_INTERNAL_INTR_R                                                (0x1028)
#define MCI_REG_INTR_BLOCK_RF_NOTIF1_INTERNAL_INTR_R_NOTIF_AGG_ERROR_NON_FATAL31_STS_LOW            (0)
#define MCI_REG_INTR_BLOCK_RF_NOTIF1_INTERNAL_INTR_R_NOTIF_AGG_ERROR_NON_FATAL31_STS_MASK           (0x1)
#define MCI_REG_INTR_BLOCK_RF_NOTIF1_INTERNAL_INTR_R_NOTIF_AGG_ERROR_NON_FATAL30_STS_LOW            (1)
#define MCI_REG_INTR_BLOCK_RF_NOTIF1_INTERNAL_INTR_R_NOTIF_AGG_ERROR_NON_FATAL30_STS_MASK           (0x2)
#define MCI_REG_INTR_BLOCK_RF_NOTIF1_INTERNAL_INTR_R_NOTIF_AGG_ERROR_NON_FATAL29_STS_LOW            (2)
#define MCI_REG_INTR_BLOCK_RF_NOTIF1_INTERNAL_INTR_R_NOTIF_AGG_ERROR_NON_FATAL29_STS_MASK           (0x4)
#define MCI_REG_INTR_BLOCK_RF_NOTIF1_INTERNAL_INTR_R_NOTIF_AGG_ERROR_NON_FATAL28_STS_LOW            (3)
#define MCI_REG_INTR_BLOCK_RF_NOTIF1_INTERNAL_INTR_R_NOTIF_AGG_ERROR_NON_FATAL28_STS_MASK           (0x8)
#define MCI_REG_INTR_BLOCK_RF_NOTIF1_INTERNAL_INTR_R_NOTIF_AGG_ERROR_NON_FATAL27_STS_LOW            (4)
#define MCI_REG_INTR_BLOCK_RF_NOTIF1_INTERNAL_INTR_R_NOTIF_AGG_ERROR_NON_FATAL27_STS_MASK           (0x10)
#define MCI_REG_INTR_BLOCK_RF_NOTIF1_INTERNAL_INTR_R_NOTIF_AGG_ERROR_NON_FATAL26_STS_LOW            (5)
#define MCI_REG_INTR_BLOCK_RF_NOTIF1_INTERNAL_INTR_R_NOTIF_AGG_ERROR_NON_FATAL26_STS_MASK           (0x20)
#define MCI_REG_INTR_BLOCK_RF_NOTIF1_INTERNAL_INTR_R_NOTIF_AGG_ERROR_NON_FATAL25_STS_LOW            (6)
#define MCI_REG_INTR_BLOCK_RF_NOTIF1_INTERNAL_INTR_R_NOTIF_AGG_ERROR_NON_FATAL25_STS_MASK           (0x40)
#define MCI_REG_INTR_BLOCK_RF_NOTIF1_INTERNAL_INTR_R_NOTIF_AGG_ERROR_NON_FATAL24_STS_LOW            (7)
#define MCI_REG_INTR_BLOCK_RF_NOTIF1_INTERNAL_INTR_R_NOTIF_AGG_ERROR_NON_FATAL24_STS_MASK           (0x80)
#define MCI_REG_INTR_BLOCK_RF_NOTIF1_INTERNAL_INTR_R_NOTIF_AGG_ERROR_NON_FATAL23_STS_LOW            (8)
#define MCI_REG_INTR_BLOCK_RF_NOTIF1_INTERNAL_INTR_R_NOTIF_AGG_ERROR_NON_FATAL23_STS_MASK           (0x100)
#define MCI_REG_INTR_BLOCK_RF_NOTIF1_INTERNAL_INTR_R_NOTIF_AGG_ERROR_NON_FATAL22_STS_LOW            (9)
#define MCI_REG_INTR_BLOCK_RF_NOTIF1_INTERNAL_INTR_R_NOTIF_AGG_ERROR_NON_FATAL22_STS_MASK           (0x200)
#define MCI_REG_INTR_BLOCK_RF_NOTIF1_INTERNAL_INTR_R_NOTIF_AGG_ERROR_NON_FATAL21_STS_LOW            (10)
#define MCI_REG_INTR_BLOCK_RF_NOTIF1_INTERNAL_INTR_R_NOTIF_AGG_ERROR_NON_FATAL21_STS_MASK           (0x400)
#define MCI_REG_INTR_BLOCK_RF_NOTIF1_INTERNAL_INTR_R_NOTIF_AGG_ERROR_NON_FATAL20_STS_LOW            (11)
#define MCI_REG_INTR_BLOCK_RF_NOTIF1_INTERNAL_INTR_R_NOTIF_AGG_ERROR_NON_FATAL20_STS_MASK           (0x800)
#define MCI_REG_INTR_BLOCK_RF_NOTIF1_INTERNAL_INTR_R_NOTIF_AGG_ERROR_NON_FATAL19_STS_LOW            (12)
#define MCI_REG_INTR_BLOCK_RF_NOTIF1_INTERNAL_INTR_R_NOTIF_AGG_ERROR_NON_FATAL19_STS_MASK           (0x1000)
#define MCI_REG_INTR_BLOCK_RF_NOTIF1_INTERNAL_INTR_R_NOTIF_AGG_ERROR_NON_FATAL18_STS_LOW            (13)
#define MCI_REG_INTR_BLOCK_RF_NOTIF1_INTERNAL_INTR_R_NOTIF_AGG_ERROR_NON_FATAL18_STS_MASK           (0x2000)
#define MCI_REG_INTR_BLOCK_RF_NOTIF1_INTERNAL_INTR_R_NOTIF_AGG_ERROR_NON_FATAL17_STS_LOW            (14)
#define MCI_REG_INTR_BLOCK_RF_NOTIF1_INTERNAL_INTR_R_NOTIF_AGG_ERROR_NON_FATAL17_STS_MASK           (0x4000)
#define MCI_REG_INTR_BLOCK_RF_NOTIF1_INTERNAL_INTR_R_NOTIF_AGG_ERROR_NON_FATAL16_STS_LOW            (15)
#define MCI_REG_INTR_BLOCK_RF_NOTIF1_INTERNAL_INTR_R_NOTIF_AGG_ERROR_NON_FATAL16_STS_MASK           (0x8000)
#define MCI_REG_INTR_BLOCK_RF_NOTIF1_INTERNAL_INTR_R_NOTIF_AGG_ERROR_NON_FATAL15_STS_LOW            (16)
#define MCI_REG_INTR_BLOCK_RF_NOTIF1_INTERNAL_INTR_R_NOTIF_AGG_ERROR_NON_FATAL15_STS_MASK           (0x10000)
#define MCI_REG_INTR_BLOCK_RF_NOTIF1_INTERNAL_INTR_R_NOTIF_AGG_ERROR_NON_FATAL14_STS_LOW            (17)
#define MCI_REG_INTR_BLOCK_RF_NOTIF1_INTERNAL_INTR_R_NOTIF_AGG_ERROR_NON_FATAL14_STS_MASK           (0x20000)
#define MCI_REG_INTR_BLOCK_RF_NOTIF1_INTERNAL_INTR_R_NOTIF_AGG_ERROR_NON_FATAL13_STS_LOW            (18)
#define MCI_REG_INTR_BLOCK_RF_NOTIF1_INTERNAL_INTR_R_NOTIF_AGG_ERROR_NON_FATAL13_STS_MASK           (0x40000)
#define MCI_REG_INTR_BLOCK_RF_NOTIF1_INTERNAL_INTR_R_NOTIF_AGG_ERROR_NON_FATAL12_STS_LOW            (19)
#define MCI_REG_INTR_BLOCK_RF_NOTIF1_INTERNAL_INTR_R_NOTIF_AGG_ERROR_NON_FATAL12_STS_MASK           (0x80000)
#define MCI_REG_INTR_BLOCK_RF_NOTIF1_INTERNAL_INTR_R_NOTIF_AGG_ERROR_NON_FATAL11_STS_LOW            (20)
#define MCI_REG_INTR_BLOCK_RF_NOTIF1_INTERNAL_INTR_R_NOTIF_AGG_ERROR_NON_FATAL11_STS_MASK           (0x100000)
#define MCI_REG_INTR_BLOCK_RF_NOTIF1_INTERNAL_INTR_R_NOTIF_AGG_ERROR_NON_FATAL10_STS_LOW            (21)
#define MCI_REG_INTR_BLOCK_RF_NOTIF1_INTERNAL_INTR_R_NOTIF_AGG_ERROR_NON_FATAL10_STS_MASK           (0x200000)
#define MCI_REG_INTR_BLOCK_RF_NOTIF1_INTERNAL_INTR_R_NOTIF_AGG_ERROR_NON_FATAL9_STS_LOW             (22)
#define MCI_REG_INTR_BLOCK_RF_NOTIF1_INTERNAL_INTR_R_NOTIF_AGG_ERROR_NON_FATAL9_STS_MASK            (0x400000)
#define MCI_REG_INTR_BLOCK_RF_NOTIF1_INTERNAL_INTR_R_NOTIF_AGG_ERROR_NON_FATAL8_STS_LOW             (23)
#define MCI_REG_INTR_BLOCK_RF_NOTIF1_INTERNAL_INTR_R_NOTIF_AGG_ERROR_NON_FATAL8_STS_MASK            (0x800000)
#define MCI_REG_INTR_BLOCK_RF_NOTIF1_INTERNAL_INTR_R_NOTIF_AGG_ERROR_NON_FATAL7_STS_LOW             (24)
#define MCI_REG_INTR_BLOCK_RF_NOTIF1_INTERNAL_INTR_R_NOTIF_AGG_ERROR_NON_FATAL7_STS_MASK            (0x1000000)
#define MCI_REG_INTR_BLOCK_RF_NOTIF1_INTERNAL_INTR_R_NOTIF_AGG_ERROR_NON_FATAL6_STS_LOW             (25)
#define MCI_REG_INTR_BLOCK_RF_NOTIF1_INTERNAL_INTR_R_NOTIF_AGG_ERROR_NON_FATAL6_STS_MASK            (0x2000000)
#define MCI_REG_INTR_BLOCK_RF_NOTIF1_INTERNAL_INTR_R_NOTIF_AGG_ERROR_NON_FATAL5_STS_LOW             (26)
#define MCI_REG_INTR_BLOCK_RF_NOTIF1_INTERNAL_INTR_R_NOTIF_AGG_ERROR_NON_FATAL5_STS_MASK            (0x4000000)
#define MCI_REG_INTR_BLOCK_RF_NOTIF1_INTERNAL_INTR_R_NOTIF_AGG_ERROR_NON_FATAL4_STS_LOW             (27)
#define MCI_REG_INTR_BLOCK_RF_NOTIF1_INTERNAL_INTR_R_NOTIF_AGG_ERROR_NON_FATAL4_STS_MASK            (0x8000000)
#define MCI_REG_INTR_BLOCK_RF_NOTIF1_INTERNAL_INTR_R_NOTIF_AGG_ERROR_NON_FATAL3_STS_LOW             (28)
#define MCI_REG_INTR_BLOCK_RF_NOTIF1_INTERNAL_INTR_R_NOTIF_AGG_ERROR_NON_FATAL3_STS_MASK            (0x10000000)
#define MCI_REG_INTR_BLOCK_RF_NOTIF1_INTERNAL_INTR_R_NOTIF_AGG_ERROR_NON_FATAL2_STS_LOW             (29)
#define MCI_REG_INTR_BLOCK_RF_NOTIF1_INTERNAL_INTR_R_NOTIF_AGG_ERROR_NON_FATAL2_STS_MASK            (0x20000000)
#define MCI_REG_INTR_BLOCK_RF_NOTIF1_INTERNAL_INTR_R_NOTIF_AGG_ERROR_NON_FATAL1_STS_LOW             (30)
#define MCI_REG_INTR_BLOCK_RF_NOTIF1_INTERNAL_INTR_R_NOTIF_AGG_ERROR_NON_FATAL1_STS_MASK            (0x40000000)
#define MCI_REG_INTR_BLOCK_RF_NOTIF1_INTERNAL_INTR_R_NOTIF_AGG_ERROR_NON_FATAL0_STS_LOW             (31)
#define MCI_REG_INTR_BLOCK_RF_NOTIF1_INTERNAL_INTR_R_NOTIF_AGG_ERROR_NON_FATAL0_STS_MASK            (0x80000000)
#endif
#define SOC_MCI_TOP_MCI_REG_INTR_BLOCK_RF_ERROR0_INTR_TRIG_R                                        (0x2100102c)
#ifndef MCI_REG_INTR_BLOCK_RF_ERROR0_INTR_TRIG_R
#define MCI_REG_INTR_BLOCK_RF_ERROR0_INTR_TRIG_R                                                    (0x102c)
#define MCI_REG_INTR_BLOCK_RF_ERROR0_INTR_TRIG_R_ERROR_MCU_SRAM_DMI_AXI_COLLISION_TRIG_LOW          (0)
#define MCI_REG_INTR_BLOCK_RF_ERROR0_INTR_TRIG_R_ERROR_MCU_SRAM_DMI_AXI_COLLISION_TRIG_MASK         (0x1)
#define MCI_REG_INTR_BLOCK_RF_ERROR0_INTR_TRIG_R_ERROR_INTERNAL_TRIG_LOW                            (1)
#define MCI_REG_INTR_BLOCK_RF_ERROR0_INTR_TRIG_R_ERROR_INTERNAL_TRIG_MASK                           (0x2)
#define MCI_REG_INTR_BLOCK_RF_ERROR0_INTR_TRIG_R_ERROR_MBOX0_ECC_UNC_TRIG_LOW                       (2)
#define MCI_REG_INTR_BLOCK_RF_ERROR0_INTR_TRIG_R_ERROR_MBOX0_ECC_UNC_TRIG_MASK                      (0x4)
#define MCI_REG_INTR_BLOCK_RF_ERROR0_INTR_TRIG_R_ERROR_MBOX1_ECC_UNC_TRIG_LOW                       (3)
#define MCI_REG_INTR_BLOCK_RF_ERROR0_INTR_TRIG_R_ERROR_MBOX1_ECC_UNC_TRIG_MASK                      (0x8)
#define MCI_REG_INTR_BLOCK_RF_ERROR0_INTR_TRIG_R_ERROR_WDT_TIMER1_TIMEOUT_TRIG_LOW                  (4)
#define MCI_REG_INTR_BLOCK_RF_ERROR0_INTR_TRIG_R_ERROR_WDT_TIMER1_TIMEOUT_TRIG_MASK                 (0x10)
#define MCI_REG_INTR_BLOCK_RF_ERROR0_INTR_TRIG_R_ERROR_WDT_TIMER2_TIMEOUT_TRIG_LOW                  (5)
#define MCI_REG_INTR_BLOCK_RF_ERROR0_INTR_TRIG_R_ERROR_WDT_TIMER2_TIMEOUT_TRIG_MASK                 (0x20)
#endif
#define SOC_MCI_TOP_MCI_REG_INTR_BLOCK_RF_ERROR1_INTR_TRIG_R                                        (0x21001030)
#ifndef MCI_REG_INTR_BLOCK_RF_ERROR1_INTR_TRIG_R
#define MCI_REG_INTR_BLOCK_RF_ERROR1_INTR_TRIG_R                                                    (0x1030)
#define MCI_REG_INTR_BLOCK_RF_ERROR1_INTR_TRIG_R_ERROR_AGG_ERROR_FATAL31_TRIG_LOW                   (0)
#define MCI_REG_INTR_BLOCK_RF_ERROR1_INTR_TRIG_R_ERROR_AGG_ERROR_FATAL31_TRIG_MASK                  (0x1)
#define MCI_REG_INTR_BLOCK_RF_ERROR1_INTR_TRIG_R_ERROR_AGG_ERROR_FATAL30_TRIG_LOW                   (1)
#define MCI_REG_INTR_BLOCK_RF_ERROR1_INTR_TRIG_R_ERROR_AGG_ERROR_FATAL30_TRIG_MASK                  (0x2)
#define MCI_REG_INTR_BLOCK_RF_ERROR1_INTR_TRIG_R_ERROR_AGG_ERROR_FATAL29_TRIG_LOW                   (2)
#define MCI_REG_INTR_BLOCK_RF_ERROR1_INTR_TRIG_R_ERROR_AGG_ERROR_FATAL29_TRIG_MASK                  (0x4)
#define MCI_REG_INTR_BLOCK_RF_ERROR1_INTR_TRIG_R_ERROR_AGG_ERROR_FATAL28_TRIG_LOW                   (3)
#define MCI_REG_INTR_BLOCK_RF_ERROR1_INTR_TRIG_R_ERROR_AGG_ERROR_FATAL28_TRIG_MASK                  (0x8)
#define MCI_REG_INTR_BLOCK_RF_ERROR1_INTR_TRIG_R_ERROR_AGG_ERROR_FATAL27_TRIG_LOW                   (4)
#define MCI_REG_INTR_BLOCK_RF_ERROR1_INTR_TRIG_R_ERROR_AGG_ERROR_FATAL27_TRIG_MASK                  (0x10)
#define MCI_REG_INTR_BLOCK_RF_ERROR1_INTR_TRIG_R_ERROR_AGG_ERROR_FATAL26_TRIG_LOW                   (5)
#define MCI_REG_INTR_BLOCK_RF_ERROR1_INTR_TRIG_R_ERROR_AGG_ERROR_FATAL26_TRIG_MASK                  (0x20)
#define MCI_REG_INTR_BLOCK_RF_ERROR1_INTR_TRIG_R_ERROR_AGG_ERROR_FATAL25_TRIG_LOW                   (6)
#define MCI_REG_INTR_BLOCK_RF_ERROR1_INTR_TRIG_R_ERROR_AGG_ERROR_FATAL25_TRIG_MASK                  (0x40)
#define MCI_REG_INTR_BLOCK_RF_ERROR1_INTR_TRIG_R_ERROR_AGG_ERROR_FATAL24_TRIG_LOW                   (7)
#define MCI_REG_INTR_BLOCK_RF_ERROR1_INTR_TRIG_R_ERROR_AGG_ERROR_FATAL24_TRIG_MASK                  (0x80)
#define MCI_REG_INTR_BLOCK_RF_ERROR1_INTR_TRIG_R_ERROR_AGG_ERROR_FATAL23_TRIG_LOW                   (8)
#define MCI_REG_INTR_BLOCK_RF_ERROR1_INTR_TRIG_R_ERROR_AGG_ERROR_FATAL23_TRIG_MASK                  (0x100)
#define MCI_REG_INTR_BLOCK_RF_ERROR1_INTR_TRIG_R_ERROR_AGG_ERROR_FATAL22_TRIG_LOW                   (9)
#define MCI_REG_INTR_BLOCK_RF_ERROR1_INTR_TRIG_R_ERROR_AGG_ERROR_FATAL22_TRIG_MASK                  (0x200)
#define MCI_REG_INTR_BLOCK_RF_ERROR1_INTR_TRIG_R_ERROR_AGG_ERROR_FATAL21_TRIG_LOW                   (10)
#define MCI_REG_INTR_BLOCK_RF_ERROR1_INTR_TRIG_R_ERROR_AGG_ERROR_FATAL21_TRIG_MASK                  (0x400)
#define MCI_REG_INTR_BLOCK_RF_ERROR1_INTR_TRIG_R_ERROR_AGG_ERROR_FATAL20_TRIG_LOW                   (11)
#define MCI_REG_INTR_BLOCK_RF_ERROR1_INTR_TRIG_R_ERROR_AGG_ERROR_FATAL20_TRIG_MASK                  (0x800)
#define MCI_REG_INTR_BLOCK_RF_ERROR1_INTR_TRIG_R_ERROR_AGG_ERROR_FATAL19_TRIG_LOW                   (12)
#define MCI_REG_INTR_BLOCK_RF_ERROR1_INTR_TRIG_R_ERROR_AGG_ERROR_FATAL19_TRIG_MASK                  (0x1000)
#define MCI_REG_INTR_BLOCK_RF_ERROR1_INTR_TRIG_R_ERROR_AGG_ERROR_FATAL18_TRIG_LOW                   (13)
#define MCI_REG_INTR_BLOCK_RF_ERROR1_INTR_TRIG_R_ERROR_AGG_ERROR_FATAL18_TRIG_MASK                  (0x2000)
#define MCI_REG_INTR_BLOCK_RF_ERROR1_INTR_TRIG_R_ERROR_AGG_ERROR_FATAL17_TRIG_LOW                   (14)
#define MCI_REG_INTR_BLOCK_RF_ERROR1_INTR_TRIG_R_ERROR_AGG_ERROR_FATAL17_TRIG_MASK                  (0x4000)
#define MCI_REG_INTR_BLOCK_RF_ERROR1_INTR_TRIG_R_ERROR_AGG_ERROR_FATAL16_TRIG_LOW                   (15)
#define MCI_REG_INTR_BLOCK_RF_ERROR1_INTR_TRIG_R_ERROR_AGG_ERROR_FATAL16_TRIG_MASK                  (0x8000)
#define MCI_REG_INTR_BLOCK_RF_ERROR1_INTR_TRIG_R_ERROR_AGG_ERROR_FATAL15_TRIG_LOW                   (16)
#define MCI_REG_INTR_BLOCK_RF_ERROR1_INTR_TRIG_R_ERROR_AGG_ERROR_FATAL15_TRIG_MASK                  (0x10000)
#define MCI_REG_INTR_BLOCK_RF_ERROR1_INTR_TRIG_R_ERROR_AGG_ERROR_FATAL14_TRIG_LOW                   (17)
#define MCI_REG_INTR_BLOCK_RF_ERROR1_INTR_TRIG_R_ERROR_AGG_ERROR_FATAL14_TRIG_MASK                  (0x20000)
#define MCI_REG_INTR_BLOCK_RF_ERROR1_INTR_TRIG_R_ERROR_AGG_ERROR_FATAL13_TRIG_LOW                   (18)
#define MCI_REG_INTR_BLOCK_RF_ERROR1_INTR_TRIG_R_ERROR_AGG_ERROR_FATAL13_TRIG_MASK                  (0x40000)
#define MCI_REG_INTR_BLOCK_RF_ERROR1_INTR_TRIG_R_ERROR_AGG_ERROR_FATAL12_TRIG_LOW                   (19)
#define MCI_REG_INTR_BLOCK_RF_ERROR1_INTR_TRIG_R_ERROR_AGG_ERROR_FATAL12_TRIG_MASK                  (0x80000)
#define MCI_REG_INTR_BLOCK_RF_ERROR1_INTR_TRIG_R_ERROR_AGG_ERROR_FATAL11_TRIG_LOW                   (20)
#define MCI_REG_INTR_BLOCK_RF_ERROR1_INTR_TRIG_R_ERROR_AGG_ERROR_FATAL11_TRIG_MASK                  (0x100000)
#define MCI_REG_INTR_BLOCK_RF_ERROR1_INTR_TRIG_R_ERROR_AGG_ERROR_FATAL10_TRIG_LOW                   (21)
#define MCI_REG_INTR_BLOCK_RF_ERROR1_INTR_TRIG_R_ERROR_AGG_ERROR_FATAL10_TRIG_MASK                  (0x200000)
#define MCI_REG_INTR_BLOCK_RF_ERROR1_INTR_TRIG_R_ERROR_AGG_ERROR_FATAL9_TRIG_LOW                    (22)
#define MCI_REG_INTR_BLOCK_RF_ERROR1_INTR_TRIG_R_ERROR_AGG_ERROR_FATAL9_TRIG_MASK                   (0x400000)
#define MCI_REG_INTR_BLOCK_RF_ERROR1_INTR_TRIG_R_ERROR_AGG_ERROR_FATAL8_TRIG_LOW                    (23)
#define MCI_REG_INTR_BLOCK_RF_ERROR1_INTR_TRIG_R_ERROR_AGG_ERROR_FATAL8_TRIG_MASK                   (0x800000)
#define MCI_REG_INTR_BLOCK_RF_ERROR1_INTR_TRIG_R_ERROR_AGG_ERROR_FATAL7_TRIG_LOW                    (24)
#define MCI_REG_INTR_BLOCK_RF_ERROR1_INTR_TRIG_R_ERROR_AGG_ERROR_FATAL7_TRIG_MASK                   (0x1000000)
#define MCI_REG_INTR_BLOCK_RF_ERROR1_INTR_TRIG_R_ERROR_AGG_ERROR_FATAL6_TRIG_LOW                    (25)
#define MCI_REG_INTR_BLOCK_RF_ERROR1_INTR_TRIG_R_ERROR_AGG_ERROR_FATAL6_TRIG_MASK                   (0x2000000)
#define MCI_REG_INTR_BLOCK_RF_ERROR1_INTR_TRIG_R_ERROR_AGG_ERROR_FATAL5_TRIG_LOW                    (26)
#define MCI_REG_INTR_BLOCK_RF_ERROR1_INTR_TRIG_R_ERROR_AGG_ERROR_FATAL5_TRIG_MASK                   (0x4000000)
#define MCI_REG_INTR_BLOCK_RF_ERROR1_INTR_TRIG_R_ERROR_AGG_ERROR_FATAL4_TRIG_LOW                    (27)
#define MCI_REG_INTR_BLOCK_RF_ERROR1_INTR_TRIG_R_ERROR_AGG_ERROR_FATAL4_TRIG_MASK                   (0x8000000)
#define MCI_REG_INTR_BLOCK_RF_ERROR1_INTR_TRIG_R_ERROR_AGG_ERROR_FATAL3_TRIG_LOW                    (28)
#define MCI_REG_INTR_BLOCK_RF_ERROR1_INTR_TRIG_R_ERROR_AGG_ERROR_FATAL3_TRIG_MASK                   (0x10000000)
#define MCI_REG_INTR_BLOCK_RF_ERROR1_INTR_TRIG_R_ERROR_AGG_ERROR_FATAL2_TRIG_LOW                    (29)
#define MCI_REG_INTR_BLOCK_RF_ERROR1_INTR_TRIG_R_ERROR_AGG_ERROR_FATAL2_TRIG_MASK                   (0x20000000)
#define MCI_REG_INTR_BLOCK_RF_ERROR1_INTR_TRIG_R_ERROR_AGG_ERROR_FATAL1_TRIG_LOW                    (30)
#define MCI_REG_INTR_BLOCK_RF_ERROR1_INTR_TRIG_R_ERROR_AGG_ERROR_FATAL1_TRIG_MASK                   (0x40000000)
#define MCI_REG_INTR_BLOCK_RF_ERROR1_INTR_TRIG_R_ERROR_AGG_ERROR_FATAL0_TRIG_LOW                    (31)
#define MCI_REG_INTR_BLOCK_RF_ERROR1_INTR_TRIG_R_ERROR_AGG_ERROR_FATAL0_TRIG_MASK                   (0x80000000)
#endif
#define SOC_MCI_TOP_MCI_REG_INTR_BLOCK_RF_NOTIF0_INTR_TRIG_R                                        (0x21001034)
#ifndef MCI_REG_INTR_BLOCK_RF_NOTIF0_INTR_TRIG_R
#define MCI_REG_INTR_BLOCK_RF_NOTIF0_INTR_TRIG_R                                                    (0x1034)
#define MCI_REG_INTR_BLOCK_RF_NOTIF0_INTR_TRIG_R_NOTIF_MCU_SRAM_ECC_COR_TRIG_LOW                    (0)
#define MCI_REG_INTR_BLOCK_RF_NOTIF0_INTR_TRIG_R_NOTIF_MCU_SRAM_ECC_COR_TRIG_MASK                   (0x1)
#define MCI_REG_INTR_BLOCK_RF_NOTIF0_INTR_TRIG_R_NOTIF_CPTRA_MCU_RESET_REQ_TRIG_LOW                 (1)
#define MCI_REG_INTR_BLOCK_RF_NOTIF0_INTR_TRIG_R_NOTIF_CPTRA_MCU_RESET_REQ_TRIG_MASK                (0x2)
#define MCI_REG_INTR_BLOCK_RF_NOTIF0_INTR_TRIG_R_NOTIF_GEN_IN_TOGGLE_TRIG_LOW                       (2)
#define MCI_REG_INTR_BLOCK_RF_NOTIF0_INTR_TRIG_R_NOTIF_GEN_IN_TOGGLE_TRIG_MASK                      (0x4)
#define MCI_REG_INTR_BLOCK_RF_NOTIF0_INTR_TRIG_R_NOTIF_MBOX0_TARGET_DONE_TRIG_LOW                   (3)
#define MCI_REG_INTR_BLOCK_RF_NOTIF0_INTR_TRIG_R_NOTIF_MBOX0_TARGET_DONE_TRIG_MASK                  (0x8)
#define MCI_REG_INTR_BLOCK_RF_NOTIF0_INTR_TRIG_R_NOTIF_MBOX1_TARGET_DONE_TRIG_LOW                   (4)
#define MCI_REG_INTR_BLOCK_RF_NOTIF0_INTR_TRIG_R_NOTIF_MBOX1_TARGET_DONE_TRIG_MASK                  (0x10)
#define MCI_REG_INTR_BLOCK_RF_NOTIF0_INTR_TRIG_R_NOTIF_MBOX0_CMD_AVAIL_TRIG_LOW                     (5)
#define MCI_REG_INTR_BLOCK_RF_NOTIF0_INTR_TRIG_R_NOTIF_MBOX0_CMD_AVAIL_TRIG_MASK                    (0x20)
#define MCI_REG_INTR_BLOCK_RF_NOTIF0_INTR_TRIG_R_NOTIF_MBOX1_CMD_AVAIL_TRIG_LOW                     (6)
#define MCI_REG_INTR_BLOCK_RF_NOTIF0_INTR_TRIG_R_NOTIF_MBOX1_CMD_AVAIL_TRIG_MASK                    (0x40)
#define MCI_REG_INTR_BLOCK_RF_NOTIF0_INTR_TRIG_R_NOTIF_CPTRA_MBOX_CMD_AVAIL_TRIG_LOW                (7)
#define MCI_REG_INTR_BLOCK_RF_NOTIF0_INTR_TRIG_R_NOTIF_CPTRA_MBOX_CMD_AVAIL_TRIG_MASK               (0x80)
#define MCI_REG_INTR_BLOCK_RF_NOTIF0_INTR_TRIG_R_NOTIF_MBOX0_ECC_COR_TRIG_LOW                       (8)
#define MCI_REG_INTR_BLOCK_RF_NOTIF0_INTR_TRIG_R_NOTIF_MBOX0_ECC_COR_TRIG_MASK                      (0x100)
#define MCI_REG_INTR_BLOCK_RF_NOTIF0_INTR_TRIG_R_NOTIF_MBOX1_ECC_COR_TRIG_LOW                       (9)
#define MCI_REG_INTR_BLOCK_RF_NOTIF0_INTR_TRIG_R_NOTIF_MBOX1_ECC_COR_TRIG_MASK                      (0x200)
#define MCI_REG_INTR_BLOCK_RF_NOTIF0_INTR_TRIG_R_NOTIF_DEBUG_LOCKED_TRIG_LOW                        (10)
#define MCI_REG_INTR_BLOCK_RF_NOTIF0_INTR_TRIG_R_NOTIF_DEBUG_LOCKED_TRIG_MASK                       (0x400)
#define MCI_REG_INTR_BLOCK_RF_NOTIF0_INTR_TRIG_R_NOTIF_SCAN_MODE_TRIG_LOW                           (11)
#define MCI_REG_INTR_BLOCK_RF_NOTIF0_INTR_TRIG_R_NOTIF_SCAN_MODE_TRIG_MASK                          (0x800)
#define MCI_REG_INTR_BLOCK_RF_NOTIF0_INTR_TRIG_R_NOTIF_MBOX0_SOC_REQ_LOCK_TRIG_LOW                  (12)
#define MCI_REG_INTR_BLOCK_RF_NOTIF0_INTR_TRIG_R_NOTIF_MBOX0_SOC_REQ_LOCK_TRIG_MASK                 (0x1000)
#define MCI_REG_INTR_BLOCK_RF_NOTIF0_INTR_TRIG_R_NOTIF_MBOX1_SOC_REQ_LOCK_TRIG_LOW                  (13)
#define MCI_REG_INTR_BLOCK_RF_NOTIF0_INTR_TRIG_R_NOTIF_MBOX1_SOC_REQ_LOCK_TRIG_MASK                 (0x2000)
#define MCI_REG_INTR_BLOCK_RF_NOTIF0_INTR_TRIG_R_NOTIF_OTP_OPERATION_DONE_TRIG_LOW                  (14)
#define MCI_REG_INTR_BLOCK_RF_NOTIF0_INTR_TRIG_R_NOTIF_OTP_OPERATION_DONE_TRIG_MASK                 (0x4000)
#endif
#define SOC_MCI_TOP_MCI_REG_INTR_BLOCK_RF_NOTIF1_INTR_TRIG_R                                        (0x21001038)
#ifndef MCI_REG_INTR_BLOCK_RF_NOTIF1_INTR_TRIG_R
#define MCI_REG_INTR_BLOCK_RF_NOTIF1_INTR_TRIG_R                                                    (0x1038)
#define MCI_REG_INTR_BLOCK_RF_NOTIF1_INTR_TRIG_R_NOTIF_AGG_ERROR_NON_FATAL31_TRIG_LOW               (0)
#define MCI_REG_INTR_BLOCK_RF_NOTIF1_INTR_TRIG_R_NOTIF_AGG_ERROR_NON_FATAL31_TRIG_MASK              (0x1)
#define MCI_REG_INTR_BLOCK_RF_NOTIF1_INTR_TRIG_R_NOTIF_AGG_ERROR_NON_FATAL30_TRIG_LOW               (1)
#define MCI_REG_INTR_BLOCK_RF_NOTIF1_INTR_TRIG_R_NOTIF_AGG_ERROR_NON_FATAL30_TRIG_MASK              (0x2)
#define MCI_REG_INTR_BLOCK_RF_NOTIF1_INTR_TRIG_R_NOTIF_AGG_ERROR_NON_FATAL29_TRIG_LOW               (2)
#define MCI_REG_INTR_BLOCK_RF_NOTIF1_INTR_TRIG_R_NOTIF_AGG_ERROR_NON_FATAL29_TRIG_MASK              (0x4)
#define MCI_REG_INTR_BLOCK_RF_NOTIF1_INTR_TRIG_R_NOTIF_AGG_ERROR_NON_FATAL28_TRIG_LOW               (3)
#define MCI_REG_INTR_BLOCK_RF_NOTIF1_INTR_TRIG_R_NOTIF_AGG_ERROR_NON_FATAL28_TRIG_MASK              (0x8)
#define MCI_REG_INTR_BLOCK_RF_NOTIF1_INTR_TRIG_R_NOTIF_AGG_ERROR_NON_FATAL27_TRIG_LOW               (4)
#define MCI_REG_INTR_BLOCK_RF_NOTIF1_INTR_TRIG_R_NOTIF_AGG_ERROR_NON_FATAL27_TRIG_MASK              (0x10)
#define MCI_REG_INTR_BLOCK_RF_NOTIF1_INTR_TRIG_R_NOTIF_AGG_ERROR_NON_FATAL26_TRIG_LOW               (5)
#define MCI_REG_INTR_BLOCK_RF_NOTIF1_INTR_TRIG_R_NOTIF_AGG_ERROR_NON_FATAL26_TRIG_MASK              (0x20)
#define MCI_REG_INTR_BLOCK_RF_NOTIF1_INTR_TRIG_R_NOTIF_AGG_ERROR_NON_FATAL25_TRIG_LOW               (6)
#define MCI_REG_INTR_BLOCK_RF_NOTIF1_INTR_TRIG_R_NOTIF_AGG_ERROR_NON_FATAL25_TRIG_MASK              (0x40)
#define MCI_REG_INTR_BLOCK_RF_NOTIF1_INTR_TRIG_R_NOTIF_AGG_ERROR_NON_FATAL24_TRIG_LOW               (7)
#define MCI_REG_INTR_BLOCK_RF_NOTIF1_INTR_TRIG_R_NOTIF_AGG_ERROR_NON_FATAL24_TRIG_MASK              (0x80)
#define MCI_REG_INTR_BLOCK_RF_NOTIF1_INTR_TRIG_R_NOTIF_AGG_ERROR_NON_FATAL23_TRIG_LOW               (8)
#define MCI_REG_INTR_BLOCK_RF_NOTIF1_INTR_TRIG_R_NOTIF_AGG_ERROR_NON_FATAL23_TRIG_MASK              (0x100)
#define MCI_REG_INTR_BLOCK_RF_NOTIF1_INTR_TRIG_R_NOTIF_AGG_ERROR_NON_FATAL22_TRIG_LOW               (9)
#define MCI_REG_INTR_BLOCK_RF_NOTIF1_INTR_TRIG_R_NOTIF_AGG_ERROR_NON_FATAL22_TRIG_MASK              (0x200)
#define MCI_REG_INTR_BLOCK_RF_NOTIF1_INTR_TRIG_R_NOTIF_AGG_ERROR_NON_FATAL21_TRIG_LOW               (10)
#define MCI_REG_INTR_BLOCK_RF_NOTIF1_INTR_TRIG_R_NOTIF_AGG_ERROR_NON_FATAL21_TRIG_MASK              (0x400)
#define MCI_REG_INTR_BLOCK_RF_NOTIF1_INTR_TRIG_R_NOTIF_AGG_ERROR_NON_FATAL20_TRIG_LOW               (11)
#define MCI_REG_INTR_BLOCK_RF_NOTIF1_INTR_TRIG_R_NOTIF_AGG_ERROR_NON_FATAL20_TRIG_MASK              (0x800)
#define MCI_REG_INTR_BLOCK_RF_NOTIF1_INTR_TRIG_R_NOTIF_AGG_ERROR_NON_FATAL19_TRIG_LOW               (12)
#define MCI_REG_INTR_BLOCK_RF_NOTIF1_INTR_TRIG_R_NOTIF_AGG_ERROR_NON_FATAL19_TRIG_MASK              (0x1000)
#define MCI_REG_INTR_BLOCK_RF_NOTIF1_INTR_TRIG_R_NOTIF_AGG_ERROR_NON_FATAL18_TRIG_LOW               (13)
#define MCI_REG_INTR_BLOCK_RF_NOTIF1_INTR_TRIG_R_NOTIF_AGG_ERROR_NON_FATAL18_TRIG_MASK              (0x2000)
#define MCI_REG_INTR_BLOCK_RF_NOTIF1_INTR_TRIG_R_NOTIF_AGG_ERROR_NON_FATAL17_TRIG_LOW               (14)
#define MCI_REG_INTR_BLOCK_RF_NOTIF1_INTR_TRIG_R_NOTIF_AGG_ERROR_NON_FATAL17_TRIG_MASK              (0x4000)
#define MCI_REG_INTR_BLOCK_RF_NOTIF1_INTR_TRIG_R_NOTIF_AGG_ERROR_NON_FATAL16_TRIG_LOW               (15)
#define MCI_REG_INTR_BLOCK_RF_NOTIF1_INTR_TRIG_R_NOTIF_AGG_ERROR_NON_FATAL16_TRIG_MASK              (0x8000)
#define MCI_REG_INTR_BLOCK_RF_NOTIF1_INTR_TRIG_R_NOTIF_AGG_ERROR_NON_FATAL15_TRIG_LOW               (16)
#define MCI_REG_INTR_BLOCK_RF_NOTIF1_INTR_TRIG_R_NOTIF_AGG_ERROR_NON_FATAL15_TRIG_MASK              (0x10000)
#define MCI_REG_INTR_BLOCK_RF_NOTIF1_INTR_TRIG_R_NOTIF_AGG_ERROR_NON_FATAL14_TRIG_LOW               (17)
#define MCI_REG_INTR_BLOCK_RF_NOTIF1_INTR_TRIG_R_NOTIF_AGG_ERROR_NON_FATAL14_TRIG_MASK              (0x20000)
#define MCI_REG_INTR_BLOCK_RF_NOTIF1_INTR_TRIG_R_NOTIF_AGG_ERROR_NON_FATAL13_TRIG_LOW               (18)
#define MCI_REG_INTR_BLOCK_RF_NOTIF1_INTR_TRIG_R_NOTIF_AGG_ERROR_NON_FATAL13_TRIG_MASK              (0x40000)
#define MCI_REG_INTR_BLOCK_RF_NOTIF1_INTR_TRIG_R_NOTIF_AGG_ERROR_NON_FATAL12_TRIG_LOW               (19)
#define MCI_REG_INTR_BLOCK_RF_NOTIF1_INTR_TRIG_R_NOTIF_AGG_ERROR_NON_FATAL12_TRIG_MASK              (0x80000)
#define MCI_REG_INTR_BLOCK_RF_NOTIF1_INTR_TRIG_R_NOTIF_AGG_ERROR_NON_FATAL11_TRIG_LOW               (20)
#define MCI_REG_INTR_BLOCK_RF_NOTIF1_INTR_TRIG_R_NOTIF_AGG_ERROR_NON_FATAL11_TRIG_MASK              (0x100000)
#define MCI_REG_INTR_BLOCK_RF_NOTIF1_INTR_TRIG_R_NOTIF_AGG_ERROR_NON_FATAL10_TRIG_LOW               (21)
#define MCI_REG_INTR_BLOCK_RF_NOTIF1_INTR_TRIG_R_NOTIF_AGG_ERROR_NON_FATAL10_TRIG_MASK              (0x200000)
#define MCI_REG_INTR_BLOCK_RF_NOTIF1_INTR_TRIG_R_NOTIF_AGG_ERROR_NON_FATAL9_TRIG_LOW                (22)
#define MCI_REG_INTR_BLOCK_RF_NOTIF1_INTR_TRIG_R_NOTIF_AGG_ERROR_NON_FATAL9_TRIG_MASK               (0x400000)
#define MCI_REG_INTR_BLOCK_RF_NOTIF1_INTR_TRIG_R_NOTIF_AGG_ERROR_NON_FATAL8_TRIG_LOW                (23)
#define MCI_REG_INTR_BLOCK_RF_NOTIF1_INTR_TRIG_R_NOTIF_AGG_ERROR_NON_FATAL8_TRIG_MASK               (0x800000)
#define MCI_REG_INTR_BLOCK_RF_NOTIF1_INTR_TRIG_R_NOTIF_AGG_ERROR_NON_FATAL7_TRIG_LOW                (24)
#define MCI_REG_INTR_BLOCK_RF_NOTIF1_INTR_TRIG_R_NOTIF_AGG_ERROR_NON_FATAL7_TRIG_MASK               (0x1000000)
#define MCI_REG_INTR_BLOCK_RF_NOTIF1_INTR_TRIG_R_NOTIF_AGG_ERROR_NON_FATAL6_TRIG_LOW                (25)
#define MCI_REG_INTR_BLOCK_RF_NOTIF1_INTR_TRIG_R_NOTIF_AGG_ERROR_NON_FATAL6_TRIG_MASK               (0x2000000)
#define MCI_REG_INTR_BLOCK_RF_NOTIF1_INTR_TRIG_R_NOTIF_AGG_ERROR_NON_FATAL5_TRIG_LOW                (26)
#define MCI_REG_INTR_BLOCK_RF_NOTIF1_INTR_TRIG_R_NOTIF_AGG_ERROR_NON_FATAL5_TRIG_MASK               (0x4000000)
#define MCI_REG_INTR_BLOCK_RF_NOTIF1_INTR_TRIG_R_NOTIF_AGG_ERROR_NON_FATAL4_TRIG_LOW                (27)
#define MCI_REG_INTR_BLOCK_RF_NOTIF1_INTR_TRIG_R_NOTIF_AGG_ERROR_NON_FATAL4_TRIG_MASK               (0x8000000)
#define MCI_REG_INTR_BLOCK_RF_NOTIF1_INTR_TRIG_R_NOTIF_AGG_ERROR_NON_FATAL3_TRIG_LOW                (28)
#define MCI_REG_INTR_BLOCK_RF_NOTIF1_INTR_TRIG_R_NOTIF_AGG_ERROR_NON_FATAL3_TRIG_MASK               (0x10000000)
#define MCI_REG_INTR_BLOCK_RF_NOTIF1_INTR_TRIG_R_NOTIF_AGG_ERROR_NON_FATAL2_TRIG_LOW                (29)
#define MCI_REG_INTR_BLOCK_RF_NOTIF1_INTR_TRIG_R_NOTIF_AGG_ERROR_NON_FATAL2_TRIG_MASK               (0x20000000)
#define MCI_REG_INTR_BLOCK_RF_NOTIF1_INTR_TRIG_R_NOTIF_AGG_ERROR_NON_FATAL1_TRIG_LOW                (30)
#define MCI_REG_INTR_BLOCK_RF_NOTIF1_INTR_TRIG_R_NOTIF_AGG_ERROR_NON_FATAL1_TRIG_MASK               (0x40000000)
#define MCI_REG_INTR_BLOCK_RF_NOTIF1_INTR_TRIG_R_NOTIF_AGG_ERROR_NON_FATAL0_TRIG_LOW                (31)
#define MCI_REG_INTR_BLOCK_RF_NOTIF1_INTR_TRIG_R_NOTIF_AGG_ERROR_NON_FATAL0_TRIG_MASK               (0x80000000)
#endif
#define SOC_MCI_TOP_MCI_REG_INTR_BLOCK_RF_ERROR_INTERNAL_INTR_COUNT_R                               (0x21001100)
#ifndef MCI_REG_INTR_BLOCK_RF_ERROR_INTERNAL_INTR_COUNT_R
#define MCI_REG_INTR_BLOCK_RF_ERROR_INTERNAL_INTR_COUNT_R                                           (0x1100)
#endif
#define SOC_MCI_TOP_MCI_REG_INTR_BLOCK_RF_ERROR_MBOX0_ECC_UNC_INTR_COUNT_R                          (0x21001104)
#ifndef MCI_REG_INTR_BLOCK_RF_ERROR_MBOX0_ECC_UNC_INTR_COUNT_R
#define MCI_REG_INTR_BLOCK_RF_ERROR_MBOX0_ECC_UNC_INTR_COUNT_R                                      (0x1104)
#endif
#define SOC_MCI_TOP_MCI_REG_INTR_BLOCK_RF_ERROR_MBOX1_ECC_UNC_INTR_COUNT_R                          (0x21001108)
#ifndef MCI_REG_INTR_BLOCK_RF_ERROR_MBOX1_ECC_UNC_INTR_COUNT_R
#define MCI_REG_INTR_BLOCK_RF_ERROR_MBOX1_ECC_UNC_INTR_COUNT_R                                      (0x1108)
#endif
#define SOC_MCI_TOP_MCI_REG_INTR_BLOCK_RF_ERROR_MCU_SRAM_DMI_AXI_COLLISION_INTR_COUNT_R             (0x2100110c)
#ifndef MCI_REG_INTR_BLOCK_RF_ERROR_MCU_SRAM_DMI_AXI_COLLISION_INTR_COUNT_R
#define MCI_REG_INTR_BLOCK_RF_ERROR_MCU_SRAM_DMI_AXI_COLLISION_INTR_COUNT_R                         (0x110c)
#endif
#define SOC_MCI_TOP_MCI_REG_INTR_BLOCK_RF_ERROR_WDT_TIMER1_TIMEOUT_INTR_COUNT_R                     (0x21001110)
#ifndef MCI_REG_INTR_BLOCK_RF_ERROR_WDT_TIMER1_TIMEOUT_INTR_COUNT_R
#define MCI_REG_INTR_BLOCK_RF_ERROR_WDT_TIMER1_TIMEOUT_INTR_COUNT_R                                 (0x1110)
#endif
#define SOC_MCI_TOP_MCI_REG_INTR_BLOCK_RF_ERROR_WDT_TIMER2_TIMEOUT_INTR_COUNT_R                     (0x21001114)
#ifndef MCI_REG_INTR_BLOCK_RF_ERROR_WDT_TIMER2_TIMEOUT_INTR_COUNT_R
#define MCI_REG_INTR_BLOCK_RF_ERROR_WDT_TIMER2_TIMEOUT_INTR_COUNT_R                                 (0x1114)
#endif
#define SOC_MCI_TOP_MCI_REG_INTR_BLOCK_RF_ERROR_AGG_ERROR_FATAL0_INTR_COUNT_R                       (0x21001118)
#ifndef MCI_REG_INTR_BLOCK_RF_ERROR_AGG_ERROR_FATAL0_INTR_COUNT_R
#define MCI_REG_INTR_BLOCK_RF_ERROR_AGG_ERROR_FATAL0_INTR_COUNT_R                                   (0x1118)
#endif
#define SOC_MCI_TOP_MCI_REG_INTR_BLOCK_RF_ERROR_AGG_ERROR_FATAL1_INTR_COUNT_R                       (0x2100111c)
#ifndef MCI_REG_INTR_BLOCK_RF_ERROR_AGG_ERROR_FATAL1_INTR_COUNT_R
#define MCI_REG_INTR_BLOCK_RF_ERROR_AGG_ERROR_FATAL1_INTR_COUNT_R                                   (0x111c)
#endif
#define SOC_MCI_TOP_MCI_REG_INTR_BLOCK_RF_ERROR_AGG_ERROR_FATAL2_INTR_COUNT_R                       (0x21001120)
#ifndef MCI_REG_INTR_BLOCK_RF_ERROR_AGG_ERROR_FATAL2_INTR_COUNT_R
#define MCI_REG_INTR_BLOCK_RF_ERROR_AGG_ERROR_FATAL2_INTR_COUNT_R                                   (0x1120)
#endif
#define SOC_MCI_TOP_MCI_REG_INTR_BLOCK_RF_ERROR_AGG_ERROR_FATAL3_INTR_COUNT_R                       (0x21001124)
#ifndef MCI_REG_INTR_BLOCK_RF_ERROR_AGG_ERROR_FATAL3_INTR_COUNT_R
#define MCI_REG_INTR_BLOCK_RF_ERROR_AGG_ERROR_FATAL3_INTR_COUNT_R                                   (0x1124)
#endif
#define SOC_MCI_TOP_MCI_REG_INTR_BLOCK_RF_ERROR_AGG_ERROR_FATAL4_INTR_COUNT_R                       (0x21001128)
#ifndef MCI_REG_INTR_BLOCK_RF_ERROR_AGG_ERROR_FATAL4_INTR_COUNT_R
#define MCI_REG_INTR_BLOCK_RF_ERROR_AGG_ERROR_FATAL4_INTR_COUNT_R                                   (0x1128)
#endif
#define SOC_MCI_TOP_MCI_REG_INTR_BLOCK_RF_ERROR_AGG_ERROR_FATAL5_INTR_COUNT_R                       (0x2100112c)
#ifndef MCI_REG_INTR_BLOCK_RF_ERROR_AGG_ERROR_FATAL5_INTR_COUNT_R
#define MCI_REG_INTR_BLOCK_RF_ERROR_AGG_ERROR_FATAL5_INTR_COUNT_R                                   (0x112c)
#endif
#define SOC_MCI_TOP_MCI_REG_INTR_BLOCK_RF_ERROR_AGG_ERROR_FATAL6_INTR_COUNT_R                       (0x21001130)
#ifndef MCI_REG_INTR_BLOCK_RF_ERROR_AGG_ERROR_FATAL6_INTR_COUNT_R
#define MCI_REG_INTR_BLOCK_RF_ERROR_AGG_ERROR_FATAL6_INTR_COUNT_R                                   (0x1130)
#endif
#define SOC_MCI_TOP_MCI_REG_INTR_BLOCK_RF_ERROR_AGG_ERROR_FATAL7_INTR_COUNT_R                       (0x21001134)
#ifndef MCI_REG_INTR_BLOCK_RF_ERROR_AGG_ERROR_FATAL7_INTR_COUNT_R
#define MCI_REG_INTR_BLOCK_RF_ERROR_AGG_ERROR_FATAL7_INTR_COUNT_R                                   (0x1134)
#endif
#define SOC_MCI_TOP_MCI_REG_INTR_BLOCK_RF_ERROR_AGG_ERROR_FATAL8_INTR_COUNT_R                       (0x21001138)
#ifndef MCI_REG_INTR_BLOCK_RF_ERROR_AGG_ERROR_FATAL8_INTR_COUNT_R
#define MCI_REG_INTR_BLOCK_RF_ERROR_AGG_ERROR_FATAL8_INTR_COUNT_R                                   (0x1138)
#endif
#define SOC_MCI_TOP_MCI_REG_INTR_BLOCK_RF_ERROR_AGG_ERROR_FATAL9_INTR_COUNT_R                       (0x2100113c)
#ifndef MCI_REG_INTR_BLOCK_RF_ERROR_AGG_ERROR_FATAL9_INTR_COUNT_R
#define MCI_REG_INTR_BLOCK_RF_ERROR_AGG_ERROR_FATAL9_INTR_COUNT_R                                   (0x113c)
#endif
#define SOC_MCI_TOP_MCI_REG_INTR_BLOCK_RF_ERROR_AGG_ERROR_FATAL10_INTR_COUNT_R                      (0x21001140)
#ifndef MCI_REG_INTR_BLOCK_RF_ERROR_AGG_ERROR_FATAL10_INTR_COUNT_R
#define MCI_REG_INTR_BLOCK_RF_ERROR_AGG_ERROR_FATAL10_INTR_COUNT_R                                  (0x1140)
#endif
#define SOC_MCI_TOP_MCI_REG_INTR_BLOCK_RF_ERROR_AGG_ERROR_FATAL11_INTR_COUNT_R                      (0x21001144)
#ifndef MCI_REG_INTR_BLOCK_RF_ERROR_AGG_ERROR_FATAL11_INTR_COUNT_R
#define MCI_REG_INTR_BLOCK_RF_ERROR_AGG_ERROR_FATAL11_INTR_COUNT_R                                  (0x1144)
#endif
#define SOC_MCI_TOP_MCI_REG_INTR_BLOCK_RF_ERROR_AGG_ERROR_FATAL12_INTR_COUNT_R                      (0x21001148)
#ifndef MCI_REG_INTR_BLOCK_RF_ERROR_AGG_ERROR_FATAL12_INTR_COUNT_R
#define MCI_REG_INTR_BLOCK_RF_ERROR_AGG_ERROR_FATAL12_INTR_COUNT_R                                  (0x1148)
#endif
#define SOC_MCI_TOP_MCI_REG_INTR_BLOCK_RF_ERROR_AGG_ERROR_FATAL13_INTR_COUNT_R                      (0x2100114c)
#ifndef MCI_REG_INTR_BLOCK_RF_ERROR_AGG_ERROR_FATAL13_INTR_COUNT_R
#define MCI_REG_INTR_BLOCK_RF_ERROR_AGG_ERROR_FATAL13_INTR_COUNT_R                                  (0x114c)
#endif
#define SOC_MCI_TOP_MCI_REG_INTR_BLOCK_RF_ERROR_AGG_ERROR_FATAL14_INTR_COUNT_R                      (0x21001150)
#ifndef MCI_REG_INTR_BLOCK_RF_ERROR_AGG_ERROR_FATAL14_INTR_COUNT_R
#define MCI_REG_INTR_BLOCK_RF_ERROR_AGG_ERROR_FATAL14_INTR_COUNT_R                                  (0x1150)
#endif
#define SOC_MCI_TOP_MCI_REG_INTR_BLOCK_RF_ERROR_AGG_ERROR_FATAL15_INTR_COUNT_R                      (0x21001154)
#ifndef MCI_REG_INTR_BLOCK_RF_ERROR_AGG_ERROR_FATAL15_INTR_COUNT_R
#define MCI_REG_INTR_BLOCK_RF_ERROR_AGG_ERROR_FATAL15_INTR_COUNT_R                                  (0x1154)
#endif
#define SOC_MCI_TOP_MCI_REG_INTR_BLOCK_RF_ERROR_AGG_ERROR_FATAL16_INTR_COUNT_R                      (0x21001158)
#ifndef MCI_REG_INTR_BLOCK_RF_ERROR_AGG_ERROR_FATAL16_INTR_COUNT_R
#define MCI_REG_INTR_BLOCK_RF_ERROR_AGG_ERROR_FATAL16_INTR_COUNT_R                                  (0x1158)
#endif
#define SOC_MCI_TOP_MCI_REG_INTR_BLOCK_RF_ERROR_AGG_ERROR_FATAL17_INTR_COUNT_R                      (0x2100115c)
#ifndef MCI_REG_INTR_BLOCK_RF_ERROR_AGG_ERROR_FATAL17_INTR_COUNT_R
#define MCI_REG_INTR_BLOCK_RF_ERROR_AGG_ERROR_FATAL17_INTR_COUNT_R                                  (0x115c)
#endif
#define SOC_MCI_TOP_MCI_REG_INTR_BLOCK_RF_ERROR_AGG_ERROR_FATAL18_INTR_COUNT_R                      (0x21001160)
#ifndef MCI_REG_INTR_BLOCK_RF_ERROR_AGG_ERROR_FATAL18_INTR_COUNT_R
#define MCI_REG_INTR_BLOCK_RF_ERROR_AGG_ERROR_FATAL18_INTR_COUNT_R                                  (0x1160)
#endif
#define SOC_MCI_TOP_MCI_REG_INTR_BLOCK_RF_ERROR_AGG_ERROR_FATAL19_INTR_COUNT_R                      (0x21001164)
#ifndef MCI_REG_INTR_BLOCK_RF_ERROR_AGG_ERROR_FATAL19_INTR_COUNT_R
#define MCI_REG_INTR_BLOCK_RF_ERROR_AGG_ERROR_FATAL19_INTR_COUNT_R                                  (0x1164)
#endif
#define SOC_MCI_TOP_MCI_REG_INTR_BLOCK_RF_ERROR_AGG_ERROR_FATAL20_INTR_COUNT_R                      (0x21001168)
#ifndef MCI_REG_INTR_BLOCK_RF_ERROR_AGG_ERROR_FATAL20_INTR_COUNT_R
#define MCI_REG_INTR_BLOCK_RF_ERROR_AGG_ERROR_FATAL20_INTR_COUNT_R                                  (0x1168)
#endif
#define SOC_MCI_TOP_MCI_REG_INTR_BLOCK_RF_ERROR_AGG_ERROR_FATAL21_INTR_COUNT_R                      (0x2100116c)
#ifndef MCI_REG_INTR_BLOCK_RF_ERROR_AGG_ERROR_FATAL21_INTR_COUNT_R
#define MCI_REG_INTR_BLOCK_RF_ERROR_AGG_ERROR_FATAL21_INTR_COUNT_R                                  (0x116c)
#endif
#define SOC_MCI_TOP_MCI_REG_INTR_BLOCK_RF_ERROR_AGG_ERROR_FATAL22_INTR_COUNT_R                      (0x21001170)
#ifndef MCI_REG_INTR_BLOCK_RF_ERROR_AGG_ERROR_FATAL22_INTR_COUNT_R
#define MCI_REG_INTR_BLOCK_RF_ERROR_AGG_ERROR_FATAL22_INTR_COUNT_R                                  (0x1170)
#endif
#define SOC_MCI_TOP_MCI_REG_INTR_BLOCK_RF_ERROR_AGG_ERROR_FATAL23_INTR_COUNT_R                      (0x21001174)
#ifndef MCI_REG_INTR_BLOCK_RF_ERROR_AGG_ERROR_FATAL23_INTR_COUNT_R
#define MCI_REG_INTR_BLOCK_RF_ERROR_AGG_ERROR_FATAL23_INTR_COUNT_R                                  (0x1174)
#endif
#define SOC_MCI_TOP_MCI_REG_INTR_BLOCK_RF_ERROR_AGG_ERROR_FATAL24_INTR_COUNT_R                      (0x21001178)
#ifndef MCI_REG_INTR_BLOCK_RF_ERROR_AGG_ERROR_FATAL24_INTR_COUNT_R
#define MCI_REG_INTR_BLOCK_RF_ERROR_AGG_ERROR_FATAL24_INTR_COUNT_R                                  (0x1178)
#endif
#define SOC_MCI_TOP_MCI_REG_INTR_BLOCK_RF_ERROR_AGG_ERROR_FATAL25_INTR_COUNT_R                      (0x2100117c)
#ifndef MCI_REG_INTR_BLOCK_RF_ERROR_AGG_ERROR_FATAL25_INTR_COUNT_R
#define MCI_REG_INTR_BLOCK_RF_ERROR_AGG_ERROR_FATAL25_INTR_COUNT_R                                  (0x117c)
#endif
#define SOC_MCI_TOP_MCI_REG_INTR_BLOCK_RF_ERROR_AGG_ERROR_FATAL26_INTR_COUNT_R                      (0x21001180)
#ifndef MCI_REG_INTR_BLOCK_RF_ERROR_AGG_ERROR_FATAL26_INTR_COUNT_R
#define MCI_REG_INTR_BLOCK_RF_ERROR_AGG_ERROR_FATAL26_INTR_COUNT_R                                  (0x1180)
#endif
#define SOC_MCI_TOP_MCI_REG_INTR_BLOCK_RF_ERROR_AGG_ERROR_FATAL27_INTR_COUNT_R                      (0x21001184)
#ifndef MCI_REG_INTR_BLOCK_RF_ERROR_AGG_ERROR_FATAL27_INTR_COUNT_R
#define MCI_REG_INTR_BLOCK_RF_ERROR_AGG_ERROR_FATAL27_INTR_COUNT_R                                  (0x1184)
#endif
#define SOC_MCI_TOP_MCI_REG_INTR_BLOCK_RF_ERROR_AGG_ERROR_FATAL28_INTR_COUNT_R                      (0x21001188)
#ifndef MCI_REG_INTR_BLOCK_RF_ERROR_AGG_ERROR_FATAL28_INTR_COUNT_R
#define MCI_REG_INTR_BLOCK_RF_ERROR_AGG_ERROR_FATAL28_INTR_COUNT_R                                  (0x1188)
#endif
#define SOC_MCI_TOP_MCI_REG_INTR_BLOCK_RF_ERROR_AGG_ERROR_FATAL29_INTR_COUNT_R                      (0x2100118c)
#ifndef MCI_REG_INTR_BLOCK_RF_ERROR_AGG_ERROR_FATAL29_INTR_COUNT_R
#define MCI_REG_INTR_BLOCK_RF_ERROR_AGG_ERROR_FATAL29_INTR_COUNT_R                                  (0x118c)
#endif
#define SOC_MCI_TOP_MCI_REG_INTR_BLOCK_RF_ERROR_AGG_ERROR_FATAL30_INTR_COUNT_R                      (0x21001190)
#ifndef MCI_REG_INTR_BLOCK_RF_ERROR_AGG_ERROR_FATAL30_INTR_COUNT_R
#define MCI_REG_INTR_BLOCK_RF_ERROR_AGG_ERROR_FATAL30_INTR_COUNT_R                                  (0x1190)
#endif
#define SOC_MCI_TOP_MCI_REG_INTR_BLOCK_RF_ERROR_AGG_ERROR_FATAL31_INTR_COUNT_R                      (0x21001194)
#ifndef MCI_REG_INTR_BLOCK_RF_ERROR_AGG_ERROR_FATAL31_INTR_COUNT_R
#define MCI_REG_INTR_BLOCK_RF_ERROR_AGG_ERROR_FATAL31_INTR_COUNT_R                                  (0x1194)
#endif
#define SOC_MCI_TOP_MCI_REG_INTR_BLOCK_RF_NOTIF_MCU_SRAM_ECC_COR_INTR_COUNT_R                       (0x21001200)
#ifndef MCI_REG_INTR_BLOCK_RF_NOTIF_MCU_SRAM_ECC_COR_INTR_COUNT_R
#define MCI_REG_INTR_BLOCK_RF_NOTIF_MCU_SRAM_ECC_COR_INTR_COUNT_R                                   (0x1200)
#endif
#define SOC_MCI_TOP_MCI_REG_INTR_BLOCK_RF_NOTIF_CPTRA_MCU_RESET_REQ_INTR_COUNT_R                    (0x21001204)
#ifndef MCI_REG_INTR_BLOCK_RF_NOTIF_CPTRA_MCU_RESET_REQ_INTR_COUNT_R
#define MCI_REG_INTR_BLOCK_RF_NOTIF_CPTRA_MCU_RESET_REQ_INTR_COUNT_R                                (0x1204)
#endif
#define SOC_MCI_TOP_MCI_REG_INTR_BLOCK_RF_NOTIF_GEN_IN_TOGGLE_INTR_COUNT_R                          (0x21001208)
#ifndef MCI_REG_INTR_BLOCK_RF_NOTIF_GEN_IN_TOGGLE_INTR_COUNT_R
#define MCI_REG_INTR_BLOCK_RF_NOTIF_GEN_IN_TOGGLE_INTR_COUNT_R                                      (0x1208)
#endif
#define SOC_MCI_TOP_MCI_REG_INTR_BLOCK_RF_NOTIF_AGG_ERROR_NON_FATAL0_INTR_COUNT_R                   (0x2100120c)
#ifndef MCI_REG_INTR_BLOCK_RF_NOTIF_AGG_ERROR_NON_FATAL0_INTR_COUNT_R
#define MCI_REG_INTR_BLOCK_RF_NOTIF_AGG_ERROR_NON_FATAL0_INTR_COUNT_R                               (0x120c)
#endif
#define SOC_MCI_TOP_MCI_REG_INTR_BLOCK_RF_NOTIF_AGG_ERROR_NON_FATAL1_INTR_COUNT_R                   (0x21001210)
#ifndef MCI_REG_INTR_BLOCK_RF_NOTIF_AGG_ERROR_NON_FATAL1_INTR_COUNT_R
#define MCI_REG_INTR_BLOCK_RF_NOTIF_AGG_ERROR_NON_FATAL1_INTR_COUNT_R                               (0x1210)
#endif
#define SOC_MCI_TOP_MCI_REG_INTR_BLOCK_RF_NOTIF_AGG_ERROR_NON_FATAL2_INTR_COUNT_R                   (0x21001214)
#ifndef MCI_REG_INTR_BLOCK_RF_NOTIF_AGG_ERROR_NON_FATAL2_INTR_COUNT_R
#define MCI_REG_INTR_BLOCK_RF_NOTIF_AGG_ERROR_NON_FATAL2_INTR_COUNT_R                               (0x1214)
#endif
#define SOC_MCI_TOP_MCI_REG_INTR_BLOCK_RF_NOTIF_AGG_ERROR_NON_FATAL3_INTR_COUNT_R                   (0x21001218)
#ifndef MCI_REG_INTR_BLOCK_RF_NOTIF_AGG_ERROR_NON_FATAL3_INTR_COUNT_R
#define MCI_REG_INTR_BLOCK_RF_NOTIF_AGG_ERROR_NON_FATAL3_INTR_COUNT_R                               (0x1218)
#endif
#define SOC_MCI_TOP_MCI_REG_INTR_BLOCK_RF_NOTIF_AGG_ERROR_NON_FATAL4_INTR_COUNT_R                   (0x2100121c)
#ifndef MCI_REG_INTR_BLOCK_RF_NOTIF_AGG_ERROR_NON_FATAL4_INTR_COUNT_R
#define MCI_REG_INTR_BLOCK_RF_NOTIF_AGG_ERROR_NON_FATAL4_INTR_COUNT_R                               (0x121c)
#endif
#define SOC_MCI_TOP_MCI_REG_INTR_BLOCK_RF_NOTIF_AGG_ERROR_NON_FATAL5_INTR_COUNT_R                   (0x21001220)
#ifndef MCI_REG_INTR_BLOCK_RF_NOTIF_AGG_ERROR_NON_FATAL5_INTR_COUNT_R
#define MCI_REG_INTR_BLOCK_RF_NOTIF_AGG_ERROR_NON_FATAL5_INTR_COUNT_R                               (0x1220)
#endif
#define SOC_MCI_TOP_MCI_REG_INTR_BLOCK_RF_NOTIF_AGG_ERROR_NON_FATAL6_INTR_COUNT_R                   (0x21001224)
#ifndef MCI_REG_INTR_BLOCK_RF_NOTIF_AGG_ERROR_NON_FATAL6_INTR_COUNT_R
#define MCI_REG_INTR_BLOCK_RF_NOTIF_AGG_ERROR_NON_FATAL6_INTR_COUNT_R                               (0x1224)
#endif
#define SOC_MCI_TOP_MCI_REG_INTR_BLOCK_RF_NOTIF_AGG_ERROR_NON_FATAL7_INTR_COUNT_R                   (0x21001228)
#ifndef MCI_REG_INTR_BLOCK_RF_NOTIF_AGG_ERROR_NON_FATAL7_INTR_COUNT_R
#define MCI_REG_INTR_BLOCK_RF_NOTIF_AGG_ERROR_NON_FATAL7_INTR_COUNT_R                               (0x1228)
#endif
#define SOC_MCI_TOP_MCI_REG_INTR_BLOCK_RF_NOTIF_AGG_ERROR_NON_FATAL8_INTR_COUNT_R                   (0x2100122c)
#ifndef MCI_REG_INTR_BLOCK_RF_NOTIF_AGG_ERROR_NON_FATAL8_INTR_COUNT_R
#define MCI_REG_INTR_BLOCK_RF_NOTIF_AGG_ERROR_NON_FATAL8_INTR_COUNT_R                               (0x122c)
#endif
#define SOC_MCI_TOP_MCI_REG_INTR_BLOCK_RF_NOTIF_AGG_ERROR_NON_FATAL9_INTR_COUNT_R                   (0x21001230)
#ifndef MCI_REG_INTR_BLOCK_RF_NOTIF_AGG_ERROR_NON_FATAL9_INTR_COUNT_R
#define MCI_REG_INTR_BLOCK_RF_NOTIF_AGG_ERROR_NON_FATAL9_INTR_COUNT_R                               (0x1230)
#endif
#define SOC_MCI_TOP_MCI_REG_INTR_BLOCK_RF_NOTIF_AGG_ERROR_NON_FATAL10_INTR_COUNT_R                  (0x21001234)
#ifndef MCI_REG_INTR_BLOCK_RF_NOTIF_AGG_ERROR_NON_FATAL10_INTR_COUNT_R
#define MCI_REG_INTR_BLOCK_RF_NOTIF_AGG_ERROR_NON_FATAL10_INTR_COUNT_R                              (0x1234)
#endif
#define SOC_MCI_TOP_MCI_REG_INTR_BLOCK_RF_NOTIF_AGG_ERROR_NON_FATAL11_INTR_COUNT_R                  (0x21001238)
#ifndef MCI_REG_INTR_BLOCK_RF_NOTIF_AGG_ERROR_NON_FATAL11_INTR_COUNT_R
#define MCI_REG_INTR_BLOCK_RF_NOTIF_AGG_ERROR_NON_FATAL11_INTR_COUNT_R                              (0x1238)
#endif
#define SOC_MCI_TOP_MCI_REG_INTR_BLOCK_RF_NOTIF_AGG_ERROR_NON_FATAL12_INTR_COUNT_R                  (0x2100123c)
#ifndef MCI_REG_INTR_BLOCK_RF_NOTIF_AGG_ERROR_NON_FATAL12_INTR_COUNT_R
#define MCI_REG_INTR_BLOCK_RF_NOTIF_AGG_ERROR_NON_FATAL12_INTR_COUNT_R                              (0x123c)
#endif
#define SOC_MCI_TOP_MCI_REG_INTR_BLOCK_RF_NOTIF_AGG_ERROR_NON_FATAL13_INTR_COUNT_R                  (0x21001240)
#ifndef MCI_REG_INTR_BLOCK_RF_NOTIF_AGG_ERROR_NON_FATAL13_INTR_COUNT_R
#define MCI_REG_INTR_BLOCK_RF_NOTIF_AGG_ERROR_NON_FATAL13_INTR_COUNT_R                              (0x1240)
#endif
#define SOC_MCI_TOP_MCI_REG_INTR_BLOCK_RF_NOTIF_AGG_ERROR_NON_FATAL14_INTR_COUNT_R                  (0x21001244)
#ifndef MCI_REG_INTR_BLOCK_RF_NOTIF_AGG_ERROR_NON_FATAL14_INTR_COUNT_R
#define MCI_REG_INTR_BLOCK_RF_NOTIF_AGG_ERROR_NON_FATAL14_INTR_COUNT_R                              (0x1244)
#endif
#define SOC_MCI_TOP_MCI_REG_INTR_BLOCK_RF_NOTIF_AGG_ERROR_NON_FATAL15_INTR_COUNT_R                  (0x21001248)
#ifndef MCI_REG_INTR_BLOCK_RF_NOTIF_AGG_ERROR_NON_FATAL15_INTR_COUNT_R
#define MCI_REG_INTR_BLOCK_RF_NOTIF_AGG_ERROR_NON_FATAL15_INTR_COUNT_R                              (0x1248)
#endif
#define SOC_MCI_TOP_MCI_REG_INTR_BLOCK_RF_NOTIF_AGG_ERROR_NON_FATAL16_INTR_COUNT_R                  (0x2100124c)
#ifndef MCI_REG_INTR_BLOCK_RF_NOTIF_AGG_ERROR_NON_FATAL16_INTR_COUNT_R
#define MCI_REG_INTR_BLOCK_RF_NOTIF_AGG_ERROR_NON_FATAL16_INTR_COUNT_R                              (0x124c)
#endif
#define SOC_MCI_TOP_MCI_REG_INTR_BLOCK_RF_NOTIF_AGG_ERROR_NON_FATAL17_INTR_COUNT_R                  (0x21001250)
#ifndef MCI_REG_INTR_BLOCK_RF_NOTIF_AGG_ERROR_NON_FATAL17_INTR_COUNT_R
#define MCI_REG_INTR_BLOCK_RF_NOTIF_AGG_ERROR_NON_FATAL17_INTR_COUNT_R                              (0x1250)
#endif
#define SOC_MCI_TOP_MCI_REG_INTR_BLOCK_RF_NOTIF_AGG_ERROR_NON_FATAL18_INTR_COUNT_R                  (0x21001254)
#ifndef MCI_REG_INTR_BLOCK_RF_NOTIF_AGG_ERROR_NON_FATAL18_INTR_COUNT_R
#define MCI_REG_INTR_BLOCK_RF_NOTIF_AGG_ERROR_NON_FATAL18_INTR_COUNT_R                              (0x1254)
#endif
#define SOC_MCI_TOP_MCI_REG_INTR_BLOCK_RF_NOTIF_AGG_ERROR_NON_FATAL19_INTR_COUNT_R                  (0x21001258)
#ifndef MCI_REG_INTR_BLOCK_RF_NOTIF_AGG_ERROR_NON_FATAL19_INTR_COUNT_R
#define MCI_REG_INTR_BLOCK_RF_NOTIF_AGG_ERROR_NON_FATAL19_INTR_COUNT_R                              (0x1258)
#endif
#define SOC_MCI_TOP_MCI_REG_INTR_BLOCK_RF_NOTIF_AGG_ERROR_NON_FATAL20_INTR_COUNT_R                  (0x2100125c)
#ifndef MCI_REG_INTR_BLOCK_RF_NOTIF_AGG_ERROR_NON_FATAL20_INTR_COUNT_R
#define MCI_REG_INTR_BLOCK_RF_NOTIF_AGG_ERROR_NON_FATAL20_INTR_COUNT_R                              (0x125c)
#endif
#define SOC_MCI_TOP_MCI_REG_INTR_BLOCK_RF_NOTIF_AGG_ERROR_NON_FATAL21_INTR_COUNT_R                  (0x21001260)
#ifndef MCI_REG_INTR_BLOCK_RF_NOTIF_AGG_ERROR_NON_FATAL21_INTR_COUNT_R
#define MCI_REG_INTR_BLOCK_RF_NOTIF_AGG_ERROR_NON_FATAL21_INTR_COUNT_R                              (0x1260)
#endif
#define SOC_MCI_TOP_MCI_REG_INTR_BLOCK_RF_NOTIF_AGG_ERROR_NON_FATAL22_INTR_COUNT_R                  (0x21001264)
#ifndef MCI_REG_INTR_BLOCK_RF_NOTIF_AGG_ERROR_NON_FATAL22_INTR_COUNT_R
#define MCI_REG_INTR_BLOCK_RF_NOTIF_AGG_ERROR_NON_FATAL22_INTR_COUNT_R                              (0x1264)
#endif
#define SOC_MCI_TOP_MCI_REG_INTR_BLOCK_RF_NOTIF_AGG_ERROR_NON_FATAL23_INTR_COUNT_R                  (0x21001268)
#ifndef MCI_REG_INTR_BLOCK_RF_NOTIF_AGG_ERROR_NON_FATAL23_INTR_COUNT_R
#define MCI_REG_INTR_BLOCK_RF_NOTIF_AGG_ERROR_NON_FATAL23_INTR_COUNT_R                              (0x1268)
#endif
#define SOC_MCI_TOP_MCI_REG_INTR_BLOCK_RF_NOTIF_AGG_ERROR_NON_FATAL24_INTR_COUNT_R                  (0x2100126c)
#ifndef MCI_REG_INTR_BLOCK_RF_NOTIF_AGG_ERROR_NON_FATAL24_INTR_COUNT_R
#define MCI_REG_INTR_BLOCK_RF_NOTIF_AGG_ERROR_NON_FATAL24_INTR_COUNT_R                              (0x126c)
#endif
#define SOC_MCI_TOP_MCI_REG_INTR_BLOCK_RF_NOTIF_AGG_ERROR_NON_FATAL25_INTR_COUNT_R                  (0x21001270)
#ifndef MCI_REG_INTR_BLOCK_RF_NOTIF_AGG_ERROR_NON_FATAL25_INTR_COUNT_R
#define MCI_REG_INTR_BLOCK_RF_NOTIF_AGG_ERROR_NON_FATAL25_INTR_COUNT_R                              (0x1270)
#endif
#define SOC_MCI_TOP_MCI_REG_INTR_BLOCK_RF_NOTIF_AGG_ERROR_NON_FATAL26_INTR_COUNT_R                  (0x21001274)
#ifndef MCI_REG_INTR_BLOCK_RF_NOTIF_AGG_ERROR_NON_FATAL26_INTR_COUNT_R
#define MCI_REG_INTR_BLOCK_RF_NOTIF_AGG_ERROR_NON_FATAL26_INTR_COUNT_R                              (0x1274)
#endif
#define SOC_MCI_TOP_MCI_REG_INTR_BLOCK_RF_NOTIF_AGG_ERROR_NON_FATAL27_INTR_COUNT_R                  (0x21001278)
#ifndef MCI_REG_INTR_BLOCK_RF_NOTIF_AGG_ERROR_NON_FATAL27_INTR_COUNT_R
#define MCI_REG_INTR_BLOCK_RF_NOTIF_AGG_ERROR_NON_FATAL27_INTR_COUNT_R                              (0x1278)
#endif
#define SOC_MCI_TOP_MCI_REG_INTR_BLOCK_RF_NOTIF_AGG_ERROR_NON_FATAL28_INTR_COUNT_R                  (0x2100127c)
#ifndef MCI_REG_INTR_BLOCK_RF_NOTIF_AGG_ERROR_NON_FATAL28_INTR_COUNT_R
#define MCI_REG_INTR_BLOCK_RF_NOTIF_AGG_ERROR_NON_FATAL28_INTR_COUNT_R                              (0x127c)
#endif
#define SOC_MCI_TOP_MCI_REG_INTR_BLOCK_RF_NOTIF_AGG_ERROR_NON_FATAL29_INTR_COUNT_R                  (0x21001280)
#ifndef MCI_REG_INTR_BLOCK_RF_NOTIF_AGG_ERROR_NON_FATAL29_INTR_COUNT_R
#define MCI_REG_INTR_BLOCK_RF_NOTIF_AGG_ERROR_NON_FATAL29_INTR_COUNT_R                              (0x1280)
#endif
#define SOC_MCI_TOP_MCI_REG_INTR_BLOCK_RF_NOTIF_AGG_ERROR_NON_FATAL30_INTR_COUNT_R                  (0x21001284)
#ifndef MCI_REG_INTR_BLOCK_RF_NOTIF_AGG_ERROR_NON_FATAL30_INTR_COUNT_R
#define MCI_REG_INTR_BLOCK_RF_NOTIF_AGG_ERROR_NON_FATAL30_INTR_COUNT_R                              (0x1284)
#endif
#define SOC_MCI_TOP_MCI_REG_INTR_BLOCK_RF_NOTIF_AGG_ERROR_NON_FATAL31_INTR_COUNT_R                  (0x21001288)
#ifndef MCI_REG_INTR_BLOCK_RF_NOTIF_AGG_ERROR_NON_FATAL31_INTR_COUNT_R
#define MCI_REG_INTR_BLOCK_RF_NOTIF_AGG_ERROR_NON_FATAL31_INTR_COUNT_R                              (0x1288)
#endif
#define SOC_MCI_TOP_MCI_REG_INTR_BLOCK_RF_NOTIF_MBOX0_TARGET_DONE_INTR_COUNT_R                      (0x2100128c)
#ifndef MCI_REG_INTR_BLOCK_RF_NOTIF_MBOX0_TARGET_DONE_INTR_COUNT_R
#define MCI_REG_INTR_BLOCK_RF_NOTIF_MBOX0_TARGET_DONE_INTR_COUNT_R                                  (0x128c)
#endif
#define SOC_MCI_TOP_MCI_REG_INTR_BLOCK_RF_NOTIF_MBOX1_TARGET_DONE_INTR_COUNT_R                      (0x21001290)
#ifndef MCI_REG_INTR_BLOCK_RF_NOTIF_MBOX1_TARGET_DONE_INTR_COUNT_R
#define MCI_REG_INTR_BLOCK_RF_NOTIF_MBOX1_TARGET_DONE_INTR_COUNT_R                                  (0x1290)
#endif
#define SOC_MCI_TOP_MCI_REG_INTR_BLOCK_RF_NOTIF_MBOX0_CMD_AVAIL_INTR_COUNT_R                        (0x21001294)
#ifndef MCI_REG_INTR_BLOCK_RF_NOTIF_MBOX0_CMD_AVAIL_INTR_COUNT_R
#define MCI_REG_INTR_BLOCK_RF_NOTIF_MBOX0_CMD_AVAIL_INTR_COUNT_R                                    (0x1294)
#endif
#define SOC_MCI_TOP_MCI_REG_INTR_BLOCK_RF_NOTIF_MBOX1_CMD_AVAIL_INTR_COUNT_R                        (0x21001298)
#ifndef MCI_REG_INTR_BLOCK_RF_NOTIF_MBOX1_CMD_AVAIL_INTR_COUNT_R
#define MCI_REG_INTR_BLOCK_RF_NOTIF_MBOX1_CMD_AVAIL_INTR_COUNT_R                                    (0x1298)
#endif
#define SOC_MCI_TOP_MCI_REG_INTR_BLOCK_RF_NOTIF_CPTRA_MBOX_CMD_AVAIL_INTR_COUNT_R                   (0x2100129c)
#ifndef MCI_REG_INTR_BLOCK_RF_NOTIF_CPTRA_MBOX_CMD_AVAIL_INTR_COUNT_R
#define MCI_REG_INTR_BLOCK_RF_NOTIF_CPTRA_MBOX_CMD_AVAIL_INTR_COUNT_R                               (0x129c)
#endif
#define SOC_MCI_TOP_MCI_REG_INTR_BLOCK_RF_NOTIF_MBOX0_ECC_COR_INTR_COUNT_R                          (0x210012a0)
#ifndef MCI_REG_INTR_BLOCK_RF_NOTIF_MBOX0_ECC_COR_INTR_COUNT_R
#define MCI_REG_INTR_BLOCK_RF_NOTIF_MBOX0_ECC_COR_INTR_COUNT_R                                      (0x12a0)
#endif
#define SOC_MCI_TOP_MCI_REG_INTR_BLOCK_RF_NOTIF_MBOX1_ECC_COR_INTR_COUNT_R                          (0x210012a4)
#ifndef MCI_REG_INTR_BLOCK_RF_NOTIF_MBOX1_ECC_COR_INTR_COUNT_R
#define MCI_REG_INTR_BLOCK_RF_NOTIF_MBOX1_ECC_COR_INTR_COUNT_R                                      (0x12a4)
#endif
#define SOC_MCI_TOP_MCI_REG_INTR_BLOCK_RF_NOTIF_DEBUG_LOCKED_INTR_COUNT_R                           (0x210012a8)
#ifndef MCI_REG_INTR_BLOCK_RF_NOTIF_DEBUG_LOCKED_INTR_COUNT_R
#define MCI_REG_INTR_BLOCK_RF_NOTIF_DEBUG_LOCKED_INTR_COUNT_R                                       (0x12a8)
#endif
#define SOC_MCI_TOP_MCI_REG_INTR_BLOCK_RF_NOTIF_SCAN_MODE_INTR_COUNT_R                              (0x210012ac)
#ifndef MCI_REG_INTR_BLOCK_RF_NOTIF_SCAN_MODE_INTR_COUNT_R
#define MCI_REG_INTR_BLOCK_RF_NOTIF_SCAN_MODE_INTR_COUNT_R                                          (0x12ac)
#endif
#define SOC_MCI_TOP_MCI_REG_INTR_BLOCK_RF_NOTIF_MBOX0_SOC_REQ_LOCK_INTR_COUNT_R                     (0x210012b0)
#ifndef MCI_REG_INTR_BLOCK_RF_NOTIF_MBOX0_SOC_REQ_LOCK_INTR_COUNT_R
#define MCI_REG_INTR_BLOCK_RF_NOTIF_MBOX0_SOC_REQ_LOCK_INTR_COUNT_R                                 (0x12b0)
#endif
#define SOC_MCI_TOP_MCI_REG_INTR_BLOCK_RF_NOTIF_MBOX1_SOC_REQ_LOCK_INTR_COUNT_R                     (0x210012b4)
#ifndef MCI_REG_INTR_BLOCK_RF_NOTIF_MBOX1_SOC_REQ_LOCK_INTR_COUNT_R
#define MCI_REG_INTR_BLOCK_RF_NOTIF_MBOX1_SOC_REQ_LOCK_INTR_COUNT_R                                 (0x12b4)
#endif
#define SOC_MCI_TOP_MCI_REG_INTR_BLOCK_RF_NOTIF_OTP_OPERATION_DONE_INTR_COUNT_R                     (0x210012b8)
#ifndef MCI_REG_INTR_BLOCK_RF_NOTIF_OTP_OPERATION_DONE_INTR_COUNT_R
#define MCI_REG_INTR_BLOCK_RF_NOTIF_OTP_OPERATION_DONE_INTR_COUNT_R                                 (0x12b8)
#endif
#define SOC_MCI_TOP_MCI_REG_INTR_BLOCK_RF_ERROR_INTERNAL_INTR_COUNT_INCR_R                          (0x21001300)
#ifndef MCI_REG_INTR_BLOCK_RF_ERROR_INTERNAL_INTR_COUNT_INCR_R
#define MCI_REG_INTR_BLOCK_RF_ERROR_INTERNAL_INTR_COUNT_INCR_R                                      (0x1300)
#define MCI_REG_INTR_BLOCK_RF_ERROR_INTERNAL_INTR_COUNT_INCR_R_PULSE_LOW                            (0)
#define MCI_REG_INTR_BLOCK_RF_ERROR_INTERNAL_INTR_COUNT_INCR_R_PULSE_MASK                           (0x1)
#endif
#define SOC_MCI_TOP_MCI_REG_INTR_BLOCK_RF_ERROR_MBOX0_ECC_UNC_INTR_COUNT_INCR_R                     (0x21001304)
#ifndef MCI_REG_INTR_BLOCK_RF_ERROR_MBOX0_ECC_UNC_INTR_COUNT_INCR_R
#define MCI_REG_INTR_BLOCK_RF_ERROR_MBOX0_ECC_UNC_INTR_COUNT_INCR_R                                 (0x1304)
#define MCI_REG_INTR_BLOCK_RF_ERROR_MBOX0_ECC_UNC_INTR_COUNT_INCR_R_PULSE_LOW                       (0)
#define MCI_REG_INTR_BLOCK_RF_ERROR_MBOX0_ECC_UNC_INTR_COUNT_INCR_R_PULSE_MASK                      (0x1)
#endif
#define SOC_MCI_TOP_MCI_REG_INTR_BLOCK_RF_ERROR_MBOX1_ECC_UNC_INTR_COUNT_INCR_R                     (0x21001308)
#ifndef MCI_REG_INTR_BLOCK_RF_ERROR_MBOX1_ECC_UNC_INTR_COUNT_INCR_R
#define MCI_REG_INTR_BLOCK_RF_ERROR_MBOX1_ECC_UNC_INTR_COUNT_INCR_R                                 (0x1308)
#define MCI_REG_INTR_BLOCK_RF_ERROR_MBOX1_ECC_UNC_INTR_COUNT_INCR_R_PULSE_LOW                       (0)
#define MCI_REG_INTR_BLOCK_RF_ERROR_MBOX1_ECC_UNC_INTR_COUNT_INCR_R_PULSE_MASK                      (0x1)
#endif
#define SOC_MCI_TOP_MCI_REG_INTR_BLOCK_RF_ERROR_WDT_TIMER1_TIMEOUT_INTR_COUNT_INCR_R                (0x2100130c)
#ifndef MCI_REG_INTR_BLOCK_RF_ERROR_WDT_TIMER1_TIMEOUT_INTR_COUNT_INCR_R
#define MCI_REG_INTR_BLOCK_RF_ERROR_WDT_TIMER1_TIMEOUT_INTR_COUNT_INCR_R                            (0x130c)
#define MCI_REG_INTR_BLOCK_RF_ERROR_WDT_TIMER1_TIMEOUT_INTR_COUNT_INCR_R_PULSE_LOW                  (0)
#define MCI_REG_INTR_BLOCK_RF_ERROR_WDT_TIMER1_TIMEOUT_INTR_COUNT_INCR_R_PULSE_MASK                 (0x1)
#endif
#define SOC_MCI_TOP_MCI_REG_INTR_BLOCK_RF_ERROR_WDT_TIMER2_TIMEOUT_INTR_COUNT_INCR_R                (0x21001310)
#ifndef MCI_REG_INTR_BLOCK_RF_ERROR_WDT_TIMER2_TIMEOUT_INTR_COUNT_INCR_R
#define MCI_REG_INTR_BLOCK_RF_ERROR_WDT_TIMER2_TIMEOUT_INTR_COUNT_INCR_R                            (0x1310)
#define MCI_REG_INTR_BLOCK_RF_ERROR_WDT_TIMER2_TIMEOUT_INTR_COUNT_INCR_R_PULSE_LOW                  (0)
#define MCI_REG_INTR_BLOCK_RF_ERROR_WDT_TIMER2_TIMEOUT_INTR_COUNT_INCR_R_PULSE_MASK                 (0x1)
#endif
#define SOC_MCI_TOP_MCI_REG_INTR_BLOCK_RF_ERROR_MCU_SRAM_DMI_AXI_COLLISION_INTR_COUNT_INCR_R        (0x21001314)
#ifndef MCI_REG_INTR_BLOCK_RF_ERROR_MCU_SRAM_DMI_AXI_COLLISION_INTR_COUNT_INCR_R
#define MCI_REG_INTR_BLOCK_RF_ERROR_MCU_SRAM_DMI_AXI_COLLISION_INTR_COUNT_INCR_R                    (0x1314)
#define MCI_REG_INTR_BLOCK_RF_ERROR_MCU_SRAM_DMI_AXI_COLLISION_INTR_COUNT_INCR_R_PULSE_LOW          (0)
#define MCI_REG_INTR_BLOCK_RF_ERROR_MCU_SRAM_DMI_AXI_COLLISION_INTR_COUNT_INCR_R_PULSE_MASK         (0x1)
#endif
#define SOC_MCI_TOP_MCI_REG_INTR_BLOCK_RF_ERROR_AGG_ERROR_FATAL0_INTR_COUNT_INCR_R                  (0x21001318)
#ifndef MCI_REG_INTR_BLOCK_RF_ERROR_AGG_ERROR_FATAL0_INTR_COUNT_INCR_R
#define MCI_REG_INTR_BLOCK_RF_ERROR_AGG_ERROR_FATAL0_INTR_COUNT_INCR_R                              (0x1318)
#define MCI_REG_INTR_BLOCK_RF_ERROR_AGG_ERROR_FATAL0_INTR_COUNT_INCR_R_PULSE_LOW                    (0)
#define MCI_REG_INTR_BLOCK_RF_ERROR_AGG_ERROR_FATAL0_INTR_COUNT_INCR_R_PULSE_MASK                   (0x1)
#endif
#define SOC_MCI_TOP_MCI_REG_INTR_BLOCK_RF_ERROR_AGG_ERROR_FATAL1_INTR_COUNT_INCR_R                  (0x2100131c)
#ifndef MCI_REG_INTR_BLOCK_RF_ERROR_AGG_ERROR_FATAL1_INTR_COUNT_INCR_R
#define MCI_REG_INTR_BLOCK_RF_ERROR_AGG_ERROR_FATAL1_INTR_COUNT_INCR_R                              (0x131c)
#define MCI_REG_INTR_BLOCK_RF_ERROR_AGG_ERROR_FATAL1_INTR_COUNT_INCR_R_PULSE_LOW                    (0)
#define MCI_REG_INTR_BLOCK_RF_ERROR_AGG_ERROR_FATAL1_INTR_COUNT_INCR_R_PULSE_MASK                   (0x1)
#endif
#define SOC_MCI_TOP_MCI_REG_INTR_BLOCK_RF_ERROR_AGG_ERROR_FATAL2_INTR_COUNT_INCR_R                  (0x21001320)
#ifndef MCI_REG_INTR_BLOCK_RF_ERROR_AGG_ERROR_FATAL2_INTR_COUNT_INCR_R
#define MCI_REG_INTR_BLOCK_RF_ERROR_AGG_ERROR_FATAL2_INTR_COUNT_INCR_R                              (0x1320)
#define MCI_REG_INTR_BLOCK_RF_ERROR_AGG_ERROR_FATAL2_INTR_COUNT_INCR_R_PULSE_LOW                    (0)
#define MCI_REG_INTR_BLOCK_RF_ERROR_AGG_ERROR_FATAL2_INTR_COUNT_INCR_R_PULSE_MASK                   (0x1)
#endif
#define SOC_MCI_TOP_MCI_REG_INTR_BLOCK_RF_ERROR_AGG_ERROR_FATAL3_INTR_COUNT_INCR_R                  (0x21001324)
#ifndef MCI_REG_INTR_BLOCK_RF_ERROR_AGG_ERROR_FATAL3_INTR_COUNT_INCR_R
#define MCI_REG_INTR_BLOCK_RF_ERROR_AGG_ERROR_FATAL3_INTR_COUNT_INCR_R                              (0x1324)
#define MCI_REG_INTR_BLOCK_RF_ERROR_AGG_ERROR_FATAL3_INTR_COUNT_INCR_R_PULSE_LOW                    (0)
#define MCI_REG_INTR_BLOCK_RF_ERROR_AGG_ERROR_FATAL3_INTR_COUNT_INCR_R_PULSE_MASK                   (0x1)
#endif
#define SOC_MCI_TOP_MCI_REG_INTR_BLOCK_RF_ERROR_AGG_ERROR_FATAL4_INTR_COUNT_INCR_R                  (0x21001328)
#ifndef MCI_REG_INTR_BLOCK_RF_ERROR_AGG_ERROR_FATAL4_INTR_COUNT_INCR_R
#define MCI_REG_INTR_BLOCK_RF_ERROR_AGG_ERROR_FATAL4_INTR_COUNT_INCR_R                              (0x1328)
#define MCI_REG_INTR_BLOCK_RF_ERROR_AGG_ERROR_FATAL4_INTR_COUNT_INCR_R_PULSE_LOW                    (0)
#define MCI_REG_INTR_BLOCK_RF_ERROR_AGG_ERROR_FATAL4_INTR_COUNT_INCR_R_PULSE_MASK                   (0x1)
#endif
#define SOC_MCI_TOP_MCI_REG_INTR_BLOCK_RF_ERROR_AGG_ERROR_FATAL5_INTR_COUNT_INCR_R                  (0x2100132c)
#ifndef MCI_REG_INTR_BLOCK_RF_ERROR_AGG_ERROR_FATAL5_INTR_COUNT_INCR_R
#define MCI_REG_INTR_BLOCK_RF_ERROR_AGG_ERROR_FATAL5_INTR_COUNT_INCR_R                              (0x132c)
#define MCI_REG_INTR_BLOCK_RF_ERROR_AGG_ERROR_FATAL5_INTR_COUNT_INCR_R_PULSE_LOW                    (0)
#define MCI_REG_INTR_BLOCK_RF_ERROR_AGG_ERROR_FATAL5_INTR_COUNT_INCR_R_PULSE_MASK                   (0x1)
#endif
#define SOC_MCI_TOP_MCI_REG_INTR_BLOCK_RF_ERROR_AGG_ERROR_FATAL6_INTR_COUNT_INCR_R                  (0x21001330)
#ifndef MCI_REG_INTR_BLOCK_RF_ERROR_AGG_ERROR_FATAL6_INTR_COUNT_INCR_R
#define MCI_REG_INTR_BLOCK_RF_ERROR_AGG_ERROR_FATAL6_INTR_COUNT_INCR_R                              (0x1330)
#define MCI_REG_INTR_BLOCK_RF_ERROR_AGG_ERROR_FATAL6_INTR_COUNT_INCR_R_PULSE_LOW                    (0)
#define MCI_REG_INTR_BLOCK_RF_ERROR_AGG_ERROR_FATAL6_INTR_COUNT_INCR_R_PULSE_MASK                   (0x1)
#endif
#define SOC_MCI_TOP_MCI_REG_INTR_BLOCK_RF_ERROR_AGG_ERROR_FATAL7_INTR_COUNT_INCR_R                  (0x21001334)
#ifndef MCI_REG_INTR_BLOCK_RF_ERROR_AGG_ERROR_FATAL7_INTR_COUNT_INCR_R
#define MCI_REG_INTR_BLOCK_RF_ERROR_AGG_ERROR_FATAL7_INTR_COUNT_INCR_R                              (0x1334)
#define MCI_REG_INTR_BLOCK_RF_ERROR_AGG_ERROR_FATAL7_INTR_COUNT_INCR_R_PULSE_LOW                    (0)
#define MCI_REG_INTR_BLOCK_RF_ERROR_AGG_ERROR_FATAL7_INTR_COUNT_INCR_R_PULSE_MASK                   (0x1)
#endif
#define SOC_MCI_TOP_MCI_REG_INTR_BLOCK_RF_ERROR_AGG_ERROR_FATAL8_INTR_COUNT_INCR_R                  (0x21001338)
#ifndef MCI_REG_INTR_BLOCK_RF_ERROR_AGG_ERROR_FATAL8_INTR_COUNT_INCR_R
#define MCI_REG_INTR_BLOCK_RF_ERROR_AGG_ERROR_FATAL8_INTR_COUNT_INCR_R                              (0x1338)
#define MCI_REG_INTR_BLOCK_RF_ERROR_AGG_ERROR_FATAL8_INTR_COUNT_INCR_R_PULSE_LOW                    (0)
#define MCI_REG_INTR_BLOCK_RF_ERROR_AGG_ERROR_FATAL8_INTR_COUNT_INCR_R_PULSE_MASK                   (0x1)
#endif
#define SOC_MCI_TOP_MCI_REG_INTR_BLOCK_RF_ERROR_AGG_ERROR_FATAL9_INTR_COUNT_INCR_R                  (0x2100133c)
#ifndef MCI_REG_INTR_BLOCK_RF_ERROR_AGG_ERROR_FATAL9_INTR_COUNT_INCR_R
#define MCI_REG_INTR_BLOCK_RF_ERROR_AGG_ERROR_FATAL9_INTR_COUNT_INCR_R                              (0x133c)
#define MCI_REG_INTR_BLOCK_RF_ERROR_AGG_ERROR_FATAL9_INTR_COUNT_INCR_R_PULSE_LOW                    (0)
#define MCI_REG_INTR_BLOCK_RF_ERROR_AGG_ERROR_FATAL9_INTR_COUNT_INCR_R_PULSE_MASK                   (0x1)
#endif
#define SOC_MCI_TOP_MCI_REG_INTR_BLOCK_RF_ERROR_AGG_ERROR_FATAL10_INTR_COUNT_INCR_R                 (0x21001340)
#ifndef MCI_REG_INTR_BLOCK_RF_ERROR_AGG_ERROR_FATAL10_INTR_COUNT_INCR_R
#define MCI_REG_INTR_BLOCK_RF_ERROR_AGG_ERROR_FATAL10_INTR_COUNT_INCR_R                             (0x1340)
#define MCI_REG_INTR_BLOCK_RF_ERROR_AGG_ERROR_FATAL10_INTR_COUNT_INCR_R_PULSE_LOW                   (0)
#define MCI_REG_INTR_BLOCK_RF_ERROR_AGG_ERROR_FATAL10_INTR_COUNT_INCR_R_PULSE_MASK                  (0x1)
#endif
#define SOC_MCI_TOP_MCI_REG_INTR_BLOCK_RF_ERROR_AGG_ERROR_FATAL11_INTR_COUNT_INCR_R                 (0x21001344)
#ifndef MCI_REG_INTR_BLOCK_RF_ERROR_AGG_ERROR_FATAL11_INTR_COUNT_INCR_R
#define MCI_REG_INTR_BLOCK_RF_ERROR_AGG_ERROR_FATAL11_INTR_COUNT_INCR_R                             (0x1344)
#define MCI_REG_INTR_BLOCK_RF_ERROR_AGG_ERROR_FATAL11_INTR_COUNT_INCR_R_PULSE_LOW                   (0)
#define MCI_REG_INTR_BLOCK_RF_ERROR_AGG_ERROR_FATAL11_INTR_COUNT_INCR_R_PULSE_MASK                  (0x1)
#endif
#define SOC_MCI_TOP_MCI_REG_INTR_BLOCK_RF_ERROR_AGG_ERROR_FATAL12_INTR_COUNT_INCR_R                 (0x21001348)
#ifndef MCI_REG_INTR_BLOCK_RF_ERROR_AGG_ERROR_FATAL12_INTR_COUNT_INCR_R
#define MCI_REG_INTR_BLOCK_RF_ERROR_AGG_ERROR_FATAL12_INTR_COUNT_INCR_R                             (0x1348)
#define MCI_REG_INTR_BLOCK_RF_ERROR_AGG_ERROR_FATAL12_INTR_COUNT_INCR_R_PULSE_LOW                   (0)
#define MCI_REG_INTR_BLOCK_RF_ERROR_AGG_ERROR_FATAL12_INTR_COUNT_INCR_R_PULSE_MASK                  (0x1)
#endif
#define SOC_MCI_TOP_MCI_REG_INTR_BLOCK_RF_ERROR_AGG_ERROR_FATAL13_INTR_COUNT_INCR_R                 (0x2100134c)
#ifndef MCI_REG_INTR_BLOCK_RF_ERROR_AGG_ERROR_FATAL13_INTR_COUNT_INCR_R
#define MCI_REG_INTR_BLOCK_RF_ERROR_AGG_ERROR_FATAL13_INTR_COUNT_INCR_R                             (0x134c)
#define MCI_REG_INTR_BLOCK_RF_ERROR_AGG_ERROR_FATAL13_INTR_COUNT_INCR_R_PULSE_LOW                   (0)
#define MCI_REG_INTR_BLOCK_RF_ERROR_AGG_ERROR_FATAL13_INTR_COUNT_INCR_R_PULSE_MASK                  (0x1)
#endif
#define SOC_MCI_TOP_MCI_REG_INTR_BLOCK_RF_ERROR_AGG_ERROR_FATAL14_INTR_COUNT_INCR_R                 (0x21001350)
#ifndef MCI_REG_INTR_BLOCK_RF_ERROR_AGG_ERROR_FATAL14_INTR_COUNT_INCR_R
#define MCI_REG_INTR_BLOCK_RF_ERROR_AGG_ERROR_FATAL14_INTR_COUNT_INCR_R                             (0x1350)
#define MCI_REG_INTR_BLOCK_RF_ERROR_AGG_ERROR_FATAL14_INTR_COUNT_INCR_R_PULSE_LOW                   (0)
#define MCI_REG_INTR_BLOCK_RF_ERROR_AGG_ERROR_FATAL14_INTR_COUNT_INCR_R_PULSE_MASK                  (0x1)
#endif
#define SOC_MCI_TOP_MCI_REG_INTR_BLOCK_RF_ERROR_AGG_ERROR_FATAL15_INTR_COUNT_INCR_R                 (0x21001354)
#ifndef MCI_REG_INTR_BLOCK_RF_ERROR_AGG_ERROR_FATAL15_INTR_COUNT_INCR_R
#define MCI_REG_INTR_BLOCK_RF_ERROR_AGG_ERROR_FATAL15_INTR_COUNT_INCR_R                             (0x1354)
#define MCI_REG_INTR_BLOCK_RF_ERROR_AGG_ERROR_FATAL15_INTR_COUNT_INCR_R_PULSE_LOW                   (0)
#define MCI_REG_INTR_BLOCK_RF_ERROR_AGG_ERROR_FATAL15_INTR_COUNT_INCR_R_PULSE_MASK                  (0x1)
#endif
#define SOC_MCI_TOP_MCI_REG_INTR_BLOCK_RF_ERROR_AGG_ERROR_FATAL16_INTR_COUNT_INCR_R                 (0x21001358)
#ifndef MCI_REG_INTR_BLOCK_RF_ERROR_AGG_ERROR_FATAL16_INTR_COUNT_INCR_R
#define MCI_REG_INTR_BLOCK_RF_ERROR_AGG_ERROR_FATAL16_INTR_COUNT_INCR_R                             (0x1358)
#define MCI_REG_INTR_BLOCK_RF_ERROR_AGG_ERROR_FATAL16_INTR_COUNT_INCR_R_PULSE_LOW                   (0)
#define MCI_REG_INTR_BLOCK_RF_ERROR_AGG_ERROR_FATAL16_INTR_COUNT_INCR_R_PULSE_MASK                  (0x1)
#endif
#define SOC_MCI_TOP_MCI_REG_INTR_BLOCK_RF_ERROR_AGG_ERROR_FATAL17_INTR_COUNT_INCR_R                 (0x2100135c)
#ifndef MCI_REG_INTR_BLOCK_RF_ERROR_AGG_ERROR_FATAL17_INTR_COUNT_INCR_R
#define MCI_REG_INTR_BLOCK_RF_ERROR_AGG_ERROR_FATAL17_INTR_COUNT_INCR_R                             (0x135c)
#define MCI_REG_INTR_BLOCK_RF_ERROR_AGG_ERROR_FATAL17_INTR_COUNT_INCR_R_PULSE_LOW                   (0)
#define MCI_REG_INTR_BLOCK_RF_ERROR_AGG_ERROR_FATAL17_INTR_COUNT_INCR_R_PULSE_MASK                  (0x1)
#endif
#define SOC_MCI_TOP_MCI_REG_INTR_BLOCK_RF_ERROR_AGG_ERROR_FATAL18_INTR_COUNT_INCR_R                 (0x21001360)
#ifndef MCI_REG_INTR_BLOCK_RF_ERROR_AGG_ERROR_FATAL18_INTR_COUNT_INCR_R
#define MCI_REG_INTR_BLOCK_RF_ERROR_AGG_ERROR_FATAL18_INTR_COUNT_INCR_R                             (0x1360)
#define MCI_REG_INTR_BLOCK_RF_ERROR_AGG_ERROR_FATAL18_INTR_COUNT_INCR_R_PULSE_LOW                   (0)
#define MCI_REG_INTR_BLOCK_RF_ERROR_AGG_ERROR_FATAL18_INTR_COUNT_INCR_R_PULSE_MASK                  (0x1)
#endif
#define SOC_MCI_TOP_MCI_REG_INTR_BLOCK_RF_ERROR_AGG_ERROR_FATAL19_INTR_COUNT_INCR_R                 (0x21001364)
#ifndef MCI_REG_INTR_BLOCK_RF_ERROR_AGG_ERROR_FATAL19_INTR_COUNT_INCR_R
#define MCI_REG_INTR_BLOCK_RF_ERROR_AGG_ERROR_FATAL19_INTR_COUNT_INCR_R                             (0x1364)
#define MCI_REG_INTR_BLOCK_RF_ERROR_AGG_ERROR_FATAL19_INTR_COUNT_INCR_R_PULSE_LOW                   (0)
#define MCI_REG_INTR_BLOCK_RF_ERROR_AGG_ERROR_FATAL19_INTR_COUNT_INCR_R_PULSE_MASK                  (0x1)
#endif
#define SOC_MCI_TOP_MCI_REG_INTR_BLOCK_RF_ERROR_AGG_ERROR_FATAL20_INTR_COUNT_INCR_R                 (0x21001368)
#ifndef MCI_REG_INTR_BLOCK_RF_ERROR_AGG_ERROR_FATAL20_INTR_COUNT_INCR_R
#define MCI_REG_INTR_BLOCK_RF_ERROR_AGG_ERROR_FATAL20_INTR_COUNT_INCR_R                             (0x1368)
#define MCI_REG_INTR_BLOCK_RF_ERROR_AGG_ERROR_FATAL20_INTR_COUNT_INCR_R_PULSE_LOW                   (0)
#define MCI_REG_INTR_BLOCK_RF_ERROR_AGG_ERROR_FATAL20_INTR_COUNT_INCR_R_PULSE_MASK                  (0x1)
#endif
#define SOC_MCI_TOP_MCI_REG_INTR_BLOCK_RF_ERROR_AGG_ERROR_FATAL21_INTR_COUNT_INCR_R                 (0x2100136c)
#ifndef MCI_REG_INTR_BLOCK_RF_ERROR_AGG_ERROR_FATAL21_INTR_COUNT_INCR_R
#define MCI_REG_INTR_BLOCK_RF_ERROR_AGG_ERROR_FATAL21_INTR_COUNT_INCR_R                             (0x136c)
#define MCI_REG_INTR_BLOCK_RF_ERROR_AGG_ERROR_FATAL21_INTR_COUNT_INCR_R_PULSE_LOW                   (0)
#define MCI_REG_INTR_BLOCK_RF_ERROR_AGG_ERROR_FATAL21_INTR_COUNT_INCR_R_PULSE_MASK                  (0x1)
#endif
#define SOC_MCI_TOP_MCI_REG_INTR_BLOCK_RF_ERROR_AGG_ERROR_FATAL22_INTR_COUNT_INCR_R                 (0x21001370)
#ifndef MCI_REG_INTR_BLOCK_RF_ERROR_AGG_ERROR_FATAL22_INTR_COUNT_INCR_R
#define MCI_REG_INTR_BLOCK_RF_ERROR_AGG_ERROR_FATAL22_INTR_COUNT_INCR_R                             (0x1370)
#define MCI_REG_INTR_BLOCK_RF_ERROR_AGG_ERROR_FATAL22_INTR_COUNT_INCR_R_PULSE_LOW                   (0)
#define MCI_REG_INTR_BLOCK_RF_ERROR_AGG_ERROR_FATAL22_INTR_COUNT_INCR_R_PULSE_MASK                  (0x1)
#endif
#define SOC_MCI_TOP_MCI_REG_INTR_BLOCK_RF_ERROR_AGG_ERROR_FATAL23_INTR_COUNT_INCR_R                 (0x21001374)
#ifndef MCI_REG_INTR_BLOCK_RF_ERROR_AGG_ERROR_FATAL23_INTR_COUNT_INCR_R
#define MCI_REG_INTR_BLOCK_RF_ERROR_AGG_ERROR_FATAL23_INTR_COUNT_INCR_R                             (0x1374)
#define MCI_REG_INTR_BLOCK_RF_ERROR_AGG_ERROR_FATAL23_INTR_COUNT_INCR_R_PULSE_LOW                   (0)
#define MCI_REG_INTR_BLOCK_RF_ERROR_AGG_ERROR_FATAL23_INTR_COUNT_INCR_R_PULSE_MASK                  (0x1)
#endif
#define SOC_MCI_TOP_MCI_REG_INTR_BLOCK_RF_ERROR_AGG_ERROR_FATAL24_INTR_COUNT_INCR_R                 (0x21001378)
#ifndef MCI_REG_INTR_BLOCK_RF_ERROR_AGG_ERROR_FATAL24_INTR_COUNT_INCR_R
#define MCI_REG_INTR_BLOCK_RF_ERROR_AGG_ERROR_FATAL24_INTR_COUNT_INCR_R                             (0x1378)
#define MCI_REG_INTR_BLOCK_RF_ERROR_AGG_ERROR_FATAL24_INTR_COUNT_INCR_R_PULSE_LOW                   (0)
#define MCI_REG_INTR_BLOCK_RF_ERROR_AGG_ERROR_FATAL24_INTR_COUNT_INCR_R_PULSE_MASK                  (0x1)
#endif
#define SOC_MCI_TOP_MCI_REG_INTR_BLOCK_RF_ERROR_AGG_ERROR_FATAL25_INTR_COUNT_INCR_R                 (0x2100137c)
#ifndef MCI_REG_INTR_BLOCK_RF_ERROR_AGG_ERROR_FATAL25_INTR_COUNT_INCR_R
#define MCI_REG_INTR_BLOCK_RF_ERROR_AGG_ERROR_FATAL25_INTR_COUNT_INCR_R                             (0x137c)
#define MCI_REG_INTR_BLOCK_RF_ERROR_AGG_ERROR_FATAL25_INTR_COUNT_INCR_R_PULSE_LOW                   (0)
#define MCI_REG_INTR_BLOCK_RF_ERROR_AGG_ERROR_FATAL25_INTR_COUNT_INCR_R_PULSE_MASK                  (0x1)
#endif
#define SOC_MCI_TOP_MCI_REG_INTR_BLOCK_RF_ERROR_AGG_ERROR_FATAL26_INTR_COUNT_INCR_R                 (0x21001380)
#ifndef MCI_REG_INTR_BLOCK_RF_ERROR_AGG_ERROR_FATAL26_INTR_COUNT_INCR_R
#define MCI_REG_INTR_BLOCK_RF_ERROR_AGG_ERROR_FATAL26_INTR_COUNT_INCR_R                             (0x1380)
#define MCI_REG_INTR_BLOCK_RF_ERROR_AGG_ERROR_FATAL26_INTR_COUNT_INCR_R_PULSE_LOW                   (0)
#define MCI_REG_INTR_BLOCK_RF_ERROR_AGG_ERROR_FATAL26_INTR_COUNT_INCR_R_PULSE_MASK                  (0x1)
#endif
#define SOC_MCI_TOP_MCI_REG_INTR_BLOCK_RF_ERROR_AGG_ERROR_FATAL27_INTR_COUNT_INCR_R                 (0x21001384)
#ifndef MCI_REG_INTR_BLOCK_RF_ERROR_AGG_ERROR_FATAL27_INTR_COUNT_INCR_R
#define MCI_REG_INTR_BLOCK_RF_ERROR_AGG_ERROR_FATAL27_INTR_COUNT_INCR_R                             (0x1384)
#define MCI_REG_INTR_BLOCK_RF_ERROR_AGG_ERROR_FATAL27_INTR_COUNT_INCR_R_PULSE_LOW                   (0)
#define MCI_REG_INTR_BLOCK_RF_ERROR_AGG_ERROR_FATAL27_INTR_COUNT_INCR_R_PULSE_MASK                  (0x1)
#endif
#define SOC_MCI_TOP_MCI_REG_INTR_BLOCK_RF_ERROR_AGG_ERROR_FATAL28_INTR_COUNT_INCR_R                 (0x21001388)
#ifndef MCI_REG_INTR_BLOCK_RF_ERROR_AGG_ERROR_FATAL28_INTR_COUNT_INCR_R
#define MCI_REG_INTR_BLOCK_RF_ERROR_AGG_ERROR_FATAL28_INTR_COUNT_INCR_R                             (0x1388)
#define MCI_REG_INTR_BLOCK_RF_ERROR_AGG_ERROR_FATAL28_INTR_COUNT_INCR_R_PULSE_LOW                   (0)
#define MCI_REG_INTR_BLOCK_RF_ERROR_AGG_ERROR_FATAL28_INTR_COUNT_INCR_R_PULSE_MASK                  (0x1)
#endif
#define SOC_MCI_TOP_MCI_REG_INTR_BLOCK_RF_ERROR_AGG_ERROR_FATAL29_INTR_COUNT_INCR_R                 (0x2100138c)
#ifndef MCI_REG_INTR_BLOCK_RF_ERROR_AGG_ERROR_FATAL29_INTR_COUNT_INCR_R
#define MCI_REG_INTR_BLOCK_RF_ERROR_AGG_ERROR_FATAL29_INTR_COUNT_INCR_R                             (0x138c)
#define MCI_REG_INTR_BLOCK_RF_ERROR_AGG_ERROR_FATAL29_INTR_COUNT_INCR_R_PULSE_LOW                   (0)
#define MCI_REG_INTR_BLOCK_RF_ERROR_AGG_ERROR_FATAL29_INTR_COUNT_INCR_R_PULSE_MASK                  (0x1)
#endif
#define SOC_MCI_TOP_MCI_REG_INTR_BLOCK_RF_ERROR_AGG_ERROR_FATAL30_INTR_COUNT_INCR_R                 (0x21001390)
#ifndef MCI_REG_INTR_BLOCK_RF_ERROR_AGG_ERROR_FATAL30_INTR_COUNT_INCR_R
#define MCI_REG_INTR_BLOCK_RF_ERROR_AGG_ERROR_FATAL30_INTR_COUNT_INCR_R                             (0x1390)
#define MCI_REG_INTR_BLOCK_RF_ERROR_AGG_ERROR_FATAL30_INTR_COUNT_INCR_R_PULSE_LOW                   (0)
#define MCI_REG_INTR_BLOCK_RF_ERROR_AGG_ERROR_FATAL30_INTR_COUNT_INCR_R_PULSE_MASK                  (0x1)
#endif
#define SOC_MCI_TOP_MCI_REG_INTR_BLOCK_RF_ERROR_AGG_ERROR_FATAL31_INTR_COUNT_INCR_R                 (0x21001394)
#ifndef MCI_REG_INTR_BLOCK_RF_ERROR_AGG_ERROR_FATAL31_INTR_COUNT_INCR_R
#define MCI_REG_INTR_BLOCK_RF_ERROR_AGG_ERROR_FATAL31_INTR_COUNT_INCR_R                             (0x1394)
#define MCI_REG_INTR_BLOCK_RF_ERROR_AGG_ERROR_FATAL31_INTR_COUNT_INCR_R_PULSE_LOW                   (0)
#define MCI_REG_INTR_BLOCK_RF_ERROR_AGG_ERROR_FATAL31_INTR_COUNT_INCR_R_PULSE_MASK                  (0x1)
#endif
#define SOC_MCI_TOP_MCI_REG_INTR_BLOCK_RF_NOTIF_MCU_SRAM_ECC_COR_INTR_COUNT_INCR_R                  (0x21001398)
#ifndef MCI_REG_INTR_BLOCK_RF_NOTIF_MCU_SRAM_ECC_COR_INTR_COUNT_INCR_R
#define MCI_REG_INTR_BLOCK_RF_NOTIF_MCU_SRAM_ECC_COR_INTR_COUNT_INCR_R                              (0x1398)
#define MCI_REG_INTR_BLOCK_RF_NOTIF_MCU_SRAM_ECC_COR_INTR_COUNT_INCR_R_PULSE_LOW                    (0)
#define MCI_REG_INTR_BLOCK_RF_NOTIF_MCU_SRAM_ECC_COR_INTR_COUNT_INCR_R_PULSE_MASK                   (0x1)
#endif
#define SOC_MCI_TOP_MCI_REG_INTR_BLOCK_RF_NOTIF_CPTRA_MCU_RESET_REQ_INTR_COUNT_INCR_R               (0x2100139c)
#ifndef MCI_REG_INTR_BLOCK_RF_NOTIF_CPTRA_MCU_RESET_REQ_INTR_COUNT_INCR_R
#define MCI_REG_INTR_BLOCK_RF_NOTIF_CPTRA_MCU_RESET_REQ_INTR_COUNT_INCR_R                           (0x139c)
#define MCI_REG_INTR_BLOCK_RF_NOTIF_CPTRA_MCU_RESET_REQ_INTR_COUNT_INCR_R_PULSE_LOW                 (0)
#define MCI_REG_INTR_BLOCK_RF_NOTIF_CPTRA_MCU_RESET_REQ_INTR_COUNT_INCR_R_PULSE_MASK                (0x1)
#endif
#define SOC_MCI_TOP_MCI_REG_INTR_BLOCK_RF_NOTIF_GEN_IN_TOGGLE_INTR_COUNT_INCR_R                     (0x210013a0)
#ifndef MCI_REG_INTR_BLOCK_RF_NOTIF_GEN_IN_TOGGLE_INTR_COUNT_INCR_R
#define MCI_REG_INTR_BLOCK_RF_NOTIF_GEN_IN_TOGGLE_INTR_COUNT_INCR_R                                 (0x13a0)
#define MCI_REG_INTR_BLOCK_RF_NOTIF_GEN_IN_TOGGLE_INTR_COUNT_INCR_R_PULSE_LOW                       (0)
#define MCI_REG_INTR_BLOCK_RF_NOTIF_GEN_IN_TOGGLE_INTR_COUNT_INCR_R_PULSE_MASK                      (0x1)
#endif
#define SOC_MCI_TOP_MCI_REG_INTR_BLOCK_RF_NOTIF_AGG_ERROR_NON_FATAL0_INTR_COUNT_INCR_R              (0x210013a4)
#ifndef MCI_REG_INTR_BLOCK_RF_NOTIF_AGG_ERROR_NON_FATAL0_INTR_COUNT_INCR_R
#define MCI_REG_INTR_BLOCK_RF_NOTIF_AGG_ERROR_NON_FATAL0_INTR_COUNT_INCR_R                          (0x13a4)
#define MCI_REG_INTR_BLOCK_RF_NOTIF_AGG_ERROR_NON_FATAL0_INTR_COUNT_INCR_R_PULSE_LOW                (0)
#define MCI_REG_INTR_BLOCK_RF_NOTIF_AGG_ERROR_NON_FATAL0_INTR_COUNT_INCR_R_PULSE_MASK               (0x1)
#endif
#define SOC_MCI_TOP_MCI_REG_INTR_BLOCK_RF_NOTIF_AGG_ERROR_NON_FATAL1_INTR_COUNT_INCR_R              (0x210013a8)
#ifndef MCI_REG_INTR_BLOCK_RF_NOTIF_AGG_ERROR_NON_FATAL1_INTR_COUNT_INCR_R
#define MCI_REG_INTR_BLOCK_RF_NOTIF_AGG_ERROR_NON_FATAL1_INTR_COUNT_INCR_R                          (0x13a8)
#define MCI_REG_INTR_BLOCK_RF_NOTIF_AGG_ERROR_NON_FATAL1_INTR_COUNT_INCR_R_PULSE_LOW                (0)
#define MCI_REG_INTR_BLOCK_RF_NOTIF_AGG_ERROR_NON_FATAL1_INTR_COUNT_INCR_R_PULSE_MASK               (0x1)
#endif
#define SOC_MCI_TOP_MCI_REG_INTR_BLOCK_RF_NOTIF_AGG_ERROR_NON_FATAL2_INTR_COUNT_INCR_R              (0x210013ac)
#ifndef MCI_REG_INTR_BLOCK_RF_NOTIF_AGG_ERROR_NON_FATAL2_INTR_COUNT_INCR_R
#define MCI_REG_INTR_BLOCK_RF_NOTIF_AGG_ERROR_NON_FATAL2_INTR_COUNT_INCR_R                          (0x13ac)
#define MCI_REG_INTR_BLOCK_RF_NOTIF_AGG_ERROR_NON_FATAL2_INTR_COUNT_INCR_R_PULSE_LOW                (0)
#define MCI_REG_INTR_BLOCK_RF_NOTIF_AGG_ERROR_NON_FATAL2_INTR_COUNT_INCR_R_PULSE_MASK               (0x1)
#endif
#define SOC_MCI_TOP_MCI_REG_INTR_BLOCK_RF_NOTIF_AGG_ERROR_NON_FATAL3_INTR_COUNT_INCR_R              (0x210013b0)
#ifndef MCI_REG_INTR_BLOCK_RF_NOTIF_AGG_ERROR_NON_FATAL3_INTR_COUNT_INCR_R
#define MCI_REG_INTR_BLOCK_RF_NOTIF_AGG_ERROR_NON_FATAL3_INTR_COUNT_INCR_R                          (0x13b0)
#define MCI_REG_INTR_BLOCK_RF_NOTIF_AGG_ERROR_NON_FATAL3_INTR_COUNT_INCR_R_PULSE_LOW                (0)
#define MCI_REG_INTR_BLOCK_RF_NOTIF_AGG_ERROR_NON_FATAL3_INTR_COUNT_INCR_R_PULSE_MASK               (0x1)
#endif
#define SOC_MCI_TOP_MCI_REG_INTR_BLOCK_RF_NOTIF_AGG_ERROR_NON_FATAL4_INTR_COUNT_INCR_R              (0x210013b4)
#ifndef MCI_REG_INTR_BLOCK_RF_NOTIF_AGG_ERROR_NON_FATAL4_INTR_COUNT_INCR_R
#define MCI_REG_INTR_BLOCK_RF_NOTIF_AGG_ERROR_NON_FATAL4_INTR_COUNT_INCR_R                          (0x13b4)
#define MCI_REG_INTR_BLOCK_RF_NOTIF_AGG_ERROR_NON_FATAL4_INTR_COUNT_INCR_R_PULSE_LOW                (0)
#define MCI_REG_INTR_BLOCK_RF_NOTIF_AGG_ERROR_NON_FATAL4_INTR_COUNT_INCR_R_PULSE_MASK               (0x1)
#endif
#define SOC_MCI_TOP_MCI_REG_INTR_BLOCK_RF_NOTIF_AGG_ERROR_NON_FATAL5_INTR_COUNT_INCR_R              (0x210013b8)
#ifndef MCI_REG_INTR_BLOCK_RF_NOTIF_AGG_ERROR_NON_FATAL5_INTR_COUNT_INCR_R
#define MCI_REG_INTR_BLOCK_RF_NOTIF_AGG_ERROR_NON_FATAL5_INTR_COUNT_INCR_R                          (0x13b8)
#define MCI_REG_INTR_BLOCK_RF_NOTIF_AGG_ERROR_NON_FATAL5_INTR_COUNT_INCR_R_PULSE_LOW                (0)
#define MCI_REG_INTR_BLOCK_RF_NOTIF_AGG_ERROR_NON_FATAL5_INTR_COUNT_INCR_R_PULSE_MASK               (0x1)
#endif
#define SOC_MCI_TOP_MCI_REG_INTR_BLOCK_RF_NOTIF_AGG_ERROR_NON_FATAL6_INTR_COUNT_INCR_R              (0x210013bc)
#ifndef MCI_REG_INTR_BLOCK_RF_NOTIF_AGG_ERROR_NON_FATAL6_INTR_COUNT_INCR_R
#define MCI_REG_INTR_BLOCK_RF_NOTIF_AGG_ERROR_NON_FATAL6_INTR_COUNT_INCR_R                          (0x13bc)
#define MCI_REG_INTR_BLOCK_RF_NOTIF_AGG_ERROR_NON_FATAL6_INTR_COUNT_INCR_R_PULSE_LOW                (0)
#define MCI_REG_INTR_BLOCK_RF_NOTIF_AGG_ERROR_NON_FATAL6_INTR_COUNT_INCR_R_PULSE_MASK               (0x1)
#endif
#define SOC_MCI_TOP_MCI_REG_INTR_BLOCK_RF_NOTIF_AGG_ERROR_NON_FATAL7_INTR_COUNT_INCR_R              (0x210013c0)
#ifndef MCI_REG_INTR_BLOCK_RF_NOTIF_AGG_ERROR_NON_FATAL7_INTR_COUNT_INCR_R
#define MCI_REG_INTR_BLOCK_RF_NOTIF_AGG_ERROR_NON_FATAL7_INTR_COUNT_INCR_R                          (0x13c0)
#define MCI_REG_INTR_BLOCK_RF_NOTIF_AGG_ERROR_NON_FATAL7_INTR_COUNT_INCR_R_PULSE_LOW                (0)
#define MCI_REG_INTR_BLOCK_RF_NOTIF_AGG_ERROR_NON_FATAL7_INTR_COUNT_INCR_R_PULSE_MASK               (0x1)
#endif
#define SOC_MCI_TOP_MCI_REG_INTR_BLOCK_RF_NOTIF_AGG_ERROR_NON_FATAL8_INTR_COUNT_INCR_R              (0x210013c4)
#ifndef MCI_REG_INTR_BLOCK_RF_NOTIF_AGG_ERROR_NON_FATAL8_INTR_COUNT_INCR_R
#define MCI_REG_INTR_BLOCK_RF_NOTIF_AGG_ERROR_NON_FATAL8_INTR_COUNT_INCR_R                          (0x13c4)
#define MCI_REG_INTR_BLOCK_RF_NOTIF_AGG_ERROR_NON_FATAL8_INTR_COUNT_INCR_R_PULSE_LOW                (0)
#define MCI_REG_INTR_BLOCK_RF_NOTIF_AGG_ERROR_NON_FATAL8_INTR_COUNT_INCR_R_PULSE_MASK               (0x1)
#endif
#define SOC_MCI_TOP_MCI_REG_INTR_BLOCK_RF_NOTIF_AGG_ERROR_NON_FATAL9_INTR_COUNT_INCR_R              (0x210013c8)
#ifndef MCI_REG_INTR_BLOCK_RF_NOTIF_AGG_ERROR_NON_FATAL9_INTR_COUNT_INCR_R
#define MCI_REG_INTR_BLOCK_RF_NOTIF_AGG_ERROR_NON_FATAL9_INTR_COUNT_INCR_R                          (0x13c8)
#define MCI_REG_INTR_BLOCK_RF_NOTIF_AGG_ERROR_NON_FATAL9_INTR_COUNT_INCR_R_PULSE_LOW                (0)
#define MCI_REG_INTR_BLOCK_RF_NOTIF_AGG_ERROR_NON_FATAL9_INTR_COUNT_INCR_R_PULSE_MASK               (0x1)
#endif
#define SOC_MCI_TOP_MCI_REG_INTR_BLOCK_RF_NOTIF_AGG_ERROR_NON_FATAL10_INTR_COUNT_INCR_R             (0x210013cc)
#ifndef MCI_REG_INTR_BLOCK_RF_NOTIF_AGG_ERROR_NON_FATAL10_INTR_COUNT_INCR_R
#define MCI_REG_INTR_BLOCK_RF_NOTIF_AGG_ERROR_NON_FATAL10_INTR_COUNT_INCR_R                         (0x13cc)
#define MCI_REG_INTR_BLOCK_RF_NOTIF_AGG_ERROR_NON_FATAL10_INTR_COUNT_INCR_R_PULSE_LOW               (0)
#define MCI_REG_INTR_BLOCK_RF_NOTIF_AGG_ERROR_NON_FATAL10_INTR_COUNT_INCR_R_PULSE_MASK              (0x1)
#endif
#define SOC_MCI_TOP_MCI_REG_INTR_BLOCK_RF_NOTIF_AGG_ERROR_NON_FATAL11_INTR_COUNT_INCR_R             (0x210013d0)
#ifndef MCI_REG_INTR_BLOCK_RF_NOTIF_AGG_ERROR_NON_FATAL11_INTR_COUNT_INCR_R
#define MCI_REG_INTR_BLOCK_RF_NOTIF_AGG_ERROR_NON_FATAL11_INTR_COUNT_INCR_R                         (0x13d0)
#define MCI_REG_INTR_BLOCK_RF_NOTIF_AGG_ERROR_NON_FATAL11_INTR_COUNT_INCR_R_PULSE_LOW               (0)
#define MCI_REG_INTR_BLOCK_RF_NOTIF_AGG_ERROR_NON_FATAL11_INTR_COUNT_INCR_R_PULSE_MASK              (0x1)
#endif
#define SOC_MCI_TOP_MCI_REG_INTR_BLOCK_RF_NOTIF_AGG_ERROR_NON_FATAL12_INTR_COUNT_INCR_R             (0x210013d4)
#ifndef MCI_REG_INTR_BLOCK_RF_NOTIF_AGG_ERROR_NON_FATAL12_INTR_COUNT_INCR_R
#define MCI_REG_INTR_BLOCK_RF_NOTIF_AGG_ERROR_NON_FATAL12_INTR_COUNT_INCR_R                         (0x13d4)
#define MCI_REG_INTR_BLOCK_RF_NOTIF_AGG_ERROR_NON_FATAL12_INTR_COUNT_INCR_R_PULSE_LOW               (0)
#define MCI_REG_INTR_BLOCK_RF_NOTIF_AGG_ERROR_NON_FATAL12_INTR_COUNT_INCR_R_PULSE_MASK              (0x1)
#endif
#define SOC_MCI_TOP_MCI_REG_INTR_BLOCK_RF_NOTIF_AGG_ERROR_NON_FATAL13_INTR_COUNT_INCR_R             (0x210013d8)
#ifndef MCI_REG_INTR_BLOCK_RF_NOTIF_AGG_ERROR_NON_FATAL13_INTR_COUNT_INCR_R
#define MCI_REG_INTR_BLOCK_RF_NOTIF_AGG_ERROR_NON_FATAL13_INTR_COUNT_INCR_R                         (0x13d8)
#define MCI_REG_INTR_BLOCK_RF_NOTIF_AGG_ERROR_NON_FATAL13_INTR_COUNT_INCR_R_PULSE_LOW               (0)
#define MCI_REG_INTR_BLOCK_RF_NOTIF_AGG_ERROR_NON_FATAL13_INTR_COUNT_INCR_R_PULSE_MASK              (0x1)
#endif
#define SOC_MCI_TOP_MCI_REG_INTR_BLOCK_RF_NOTIF_AGG_ERROR_NON_FATAL14_INTR_COUNT_INCR_R             (0x210013dc)
#ifndef MCI_REG_INTR_BLOCK_RF_NOTIF_AGG_ERROR_NON_FATAL14_INTR_COUNT_INCR_R
#define MCI_REG_INTR_BLOCK_RF_NOTIF_AGG_ERROR_NON_FATAL14_INTR_COUNT_INCR_R                         (0x13dc)
#define MCI_REG_INTR_BLOCK_RF_NOTIF_AGG_ERROR_NON_FATAL14_INTR_COUNT_INCR_R_PULSE_LOW               (0)
#define MCI_REG_INTR_BLOCK_RF_NOTIF_AGG_ERROR_NON_FATAL14_INTR_COUNT_INCR_R_PULSE_MASK              (0x1)
#endif
#define SOC_MCI_TOP_MCI_REG_INTR_BLOCK_RF_NOTIF_AGG_ERROR_NON_FATAL15_INTR_COUNT_INCR_R             (0x210013e0)
#ifndef MCI_REG_INTR_BLOCK_RF_NOTIF_AGG_ERROR_NON_FATAL15_INTR_COUNT_INCR_R
#define MCI_REG_INTR_BLOCK_RF_NOTIF_AGG_ERROR_NON_FATAL15_INTR_COUNT_INCR_R                         (0x13e0)
#define MCI_REG_INTR_BLOCK_RF_NOTIF_AGG_ERROR_NON_FATAL15_INTR_COUNT_INCR_R_PULSE_LOW               (0)
#define MCI_REG_INTR_BLOCK_RF_NOTIF_AGG_ERROR_NON_FATAL15_INTR_COUNT_INCR_R_PULSE_MASK              (0x1)
#endif
#define SOC_MCI_TOP_MCI_REG_INTR_BLOCK_RF_NOTIF_AGG_ERROR_NON_FATAL16_INTR_COUNT_INCR_R             (0x210013e4)
#ifndef MCI_REG_INTR_BLOCK_RF_NOTIF_AGG_ERROR_NON_FATAL16_INTR_COUNT_INCR_R
#define MCI_REG_INTR_BLOCK_RF_NOTIF_AGG_ERROR_NON_FATAL16_INTR_COUNT_INCR_R                         (0x13e4)
#define MCI_REG_INTR_BLOCK_RF_NOTIF_AGG_ERROR_NON_FATAL16_INTR_COUNT_INCR_R_PULSE_LOW               (0)
#define MCI_REG_INTR_BLOCK_RF_NOTIF_AGG_ERROR_NON_FATAL16_INTR_COUNT_INCR_R_PULSE_MASK              (0x1)
#endif
#define SOC_MCI_TOP_MCI_REG_INTR_BLOCK_RF_NOTIF_AGG_ERROR_NON_FATAL17_INTR_COUNT_INCR_R             (0x210013e8)
#ifndef MCI_REG_INTR_BLOCK_RF_NOTIF_AGG_ERROR_NON_FATAL17_INTR_COUNT_INCR_R
#define MCI_REG_INTR_BLOCK_RF_NOTIF_AGG_ERROR_NON_FATAL17_INTR_COUNT_INCR_R                         (0x13e8)
#define MCI_REG_INTR_BLOCK_RF_NOTIF_AGG_ERROR_NON_FATAL17_INTR_COUNT_INCR_R_PULSE_LOW               (0)
#define MCI_REG_INTR_BLOCK_RF_NOTIF_AGG_ERROR_NON_FATAL17_INTR_COUNT_INCR_R_PULSE_MASK              (0x1)
#endif
#define SOC_MCI_TOP_MCI_REG_INTR_BLOCK_RF_NOTIF_AGG_ERROR_NON_FATAL18_INTR_COUNT_INCR_R             (0x210013ec)
#ifndef MCI_REG_INTR_BLOCK_RF_NOTIF_AGG_ERROR_NON_FATAL18_INTR_COUNT_INCR_R
#define MCI_REG_INTR_BLOCK_RF_NOTIF_AGG_ERROR_NON_FATAL18_INTR_COUNT_INCR_R                         (0x13ec)
#define MCI_REG_INTR_BLOCK_RF_NOTIF_AGG_ERROR_NON_FATAL18_INTR_COUNT_INCR_R_PULSE_LOW               (0)
#define MCI_REG_INTR_BLOCK_RF_NOTIF_AGG_ERROR_NON_FATAL18_INTR_COUNT_INCR_R_PULSE_MASK              (0x1)
#endif
#define SOC_MCI_TOP_MCI_REG_INTR_BLOCK_RF_NOTIF_AGG_ERROR_NON_FATAL19_INTR_COUNT_INCR_R             (0x210013f0)
#ifndef MCI_REG_INTR_BLOCK_RF_NOTIF_AGG_ERROR_NON_FATAL19_INTR_COUNT_INCR_R
#define MCI_REG_INTR_BLOCK_RF_NOTIF_AGG_ERROR_NON_FATAL19_INTR_COUNT_INCR_R                         (0x13f0)
#define MCI_REG_INTR_BLOCK_RF_NOTIF_AGG_ERROR_NON_FATAL19_INTR_COUNT_INCR_R_PULSE_LOW               (0)
#define MCI_REG_INTR_BLOCK_RF_NOTIF_AGG_ERROR_NON_FATAL19_INTR_COUNT_INCR_R_PULSE_MASK              (0x1)
#endif
#define SOC_MCI_TOP_MCI_REG_INTR_BLOCK_RF_NOTIF_AGG_ERROR_NON_FATAL20_INTR_COUNT_INCR_R             (0x210013f4)
#ifndef MCI_REG_INTR_BLOCK_RF_NOTIF_AGG_ERROR_NON_FATAL20_INTR_COUNT_INCR_R
#define MCI_REG_INTR_BLOCK_RF_NOTIF_AGG_ERROR_NON_FATAL20_INTR_COUNT_INCR_R                         (0x13f4)
#define MCI_REG_INTR_BLOCK_RF_NOTIF_AGG_ERROR_NON_FATAL20_INTR_COUNT_INCR_R_PULSE_LOW               (0)
#define MCI_REG_INTR_BLOCK_RF_NOTIF_AGG_ERROR_NON_FATAL20_INTR_COUNT_INCR_R_PULSE_MASK              (0x1)
#endif
#define SOC_MCI_TOP_MCI_REG_INTR_BLOCK_RF_NOTIF_AGG_ERROR_NON_FATAL21_INTR_COUNT_INCR_R             (0x210013f8)
#ifndef MCI_REG_INTR_BLOCK_RF_NOTIF_AGG_ERROR_NON_FATAL21_INTR_COUNT_INCR_R
#define MCI_REG_INTR_BLOCK_RF_NOTIF_AGG_ERROR_NON_FATAL21_INTR_COUNT_INCR_R                         (0x13f8)
#define MCI_REG_INTR_BLOCK_RF_NOTIF_AGG_ERROR_NON_FATAL21_INTR_COUNT_INCR_R_PULSE_LOW               (0)
#define MCI_REG_INTR_BLOCK_RF_NOTIF_AGG_ERROR_NON_FATAL21_INTR_COUNT_INCR_R_PULSE_MASK              (0x1)
#endif
#define SOC_MCI_TOP_MCI_REG_INTR_BLOCK_RF_NOTIF_AGG_ERROR_NON_FATAL22_INTR_COUNT_INCR_R             (0x210013fc)
#ifndef MCI_REG_INTR_BLOCK_RF_NOTIF_AGG_ERROR_NON_FATAL22_INTR_COUNT_INCR_R
#define MCI_REG_INTR_BLOCK_RF_NOTIF_AGG_ERROR_NON_FATAL22_INTR_COUNT_INCR_R                         (0x13fc)
#define MCI_REG_INTR_BLOCK_RF_NOTIF_AGG_ERROR_NON_FATAL22_INTR_COUNT_INCR_R_PULSE_LOW               (0)
#define MCI_REG_INTR_BLOCK_RF_NOTIF_AGG_ERROR_NON_FATAL22_INTR_COUNT_INCR_R_PULSE_MASK              (0x1)
#endif
#define SOC_MCI_TOP_MCI_REG_INTR_BLOCK_RF_NOTIF_AGG_ERROR_NON_FATAL23_INTR_COUNT_INCR_R             (0x21001400)
#ifndef MCI_REG_INTR_BLOCK_RF_NOTIF_AGG_ERROR_NON_FATAL23_INTR_COUNT_INCR_R
#define MCI_REG_INTR_BLOCK_RF_NOTIF_AGG_ERROR_NON_FATAL23_INTR_COUNT_INCR_R                         (0x1400)
#define MCI_REG_INTR_BLOCK_RF_NOTIF_AGG_ERROR_NON_FATAL23_INTR_COUNT_INCR_R_PULSE_LOW               (0)
#define MCI_REG_INTR_BLOCK_RF_NOTIF_AGG_ERROR_NON_FATAL23_INTR_COUNT_INCR_R_PULSE_MASK              (0x1)
#endif
#define SOC_MCI_TOP_MCI_REG_INTR_BLOCK_RF_NOTIF_AGG_ERROR_NON_FATAL24_INTR_COUNT_INCR_R             (0x21001404)
#ifndef MCI_REG_INTR_BLOCK_RF_NOTIF_AGG_ERROR_NON_FATAL24_INTR_COUNT_INCR_R
#define MCI_REG_INTR_BLOCK_RF_NOTIF_AGG_ERROR_NON_FATAL24_INTR_COUNT_INCR_R                         (0x1404)
#define MCI_REG_INTR_BLOCK_RF_NOTIF_AGG_ERROR_NON_FATAL24_INTR_COUNT_INCR_R_PULSE_LOW               (0)
#define MCI_REG_INTR_BLOCK_RF_NOTIF_AGG_ERROR_NON_FATAL24_INTR_COUNT_INCR_R_PULSE_MASK              (0x1)
#endif
#define SOC_MCI_TOP_MCI_REG_INTR_BLOCK_RF_NOTIF_AGG_ERROR_NON_FATAL25_INTR_COUNT_INCR_R             (0x21001408)
#ifndef MCI_REG_INTR_BLOCK_RF_NOTIF_AGG_ERROR_NON_FATAL25_INTR_COUNT_INCR_R
#define MCI_REG_INTR_BLOCK_RF_NOTIF_AGG_ERROR_NON_FATAL25_INTR_COUNT_INCR_R                         (0x1408)
#define MCI_REG_INTR_BLOCK_RF_NOTIF_AGG_ERROR_NON_FATAL25_INTR_COUNT_INCR_R_PULSE_LOW               (0)
#define MCI_REG_INTR_BLOCK_RF_NOTIF_AGG_ERROR_NON_FATAL25_INTR_COUNT_INCR_R_PULSE_MASK              (0x1)
#endif
#define SOC_MCI_TOP_MCI_REG_INTR_BLOCK_RF_NOTIF_AGG_ERROR_NON_FATAL26_INTR_COUNT_INCR_R             (0x2100140c)
#ifndef MCI_REG_INTR_BLOCK_RF_NOTIF_AGG_ERROR_NON_FATAL26_INTR_COUNT_INCR_R
#define MCI_REG_INTR_BLOCK_RF_NOTIF_AGG_ERROR_NON_FATAL26_INTR_COUNT_INCR_R                         (0x140c)
#define MCI_REG_INTR_BLOCK_RF_NOTIF_AGG_ERROR_NON_FATAL26_INTR_COUNT_INCR_R_PULSE_LOW               (0)
#define MCI_REG_INTR_BLOCK_RF_NOTIF_AGG_ERROR_NON_FATAL26_INTR_COUNT_INCR_R_PULSE_MASK              (0x1)
#endif
#define SOC_MCI_TOP_MCI_REG_INTR_BLOCK_RF_NOTIF_AGG_ERROR_NON_FATAL27_INTR_COUNT_INCR_R             (0x21001410)
#ifndef MCI_REG_INTR_BLOCK_RF_NOTIF_AGG_ERROR_NON_FATAL27_INTR_COUNT_INCR_R
#define MCI_REG_INTR_BLOCK_RF_NOTIF_AGG_ERROR_NON_FATAL27_INTR_COUNT_INCR_R                         (0x1410)
#define MCI_REG_INTR_BLOCK_RF_NOTIF_AGG_ERROR_NON_FATAL27_INTR_COUNT_INCR_R_PULSE_LOW               (0)
#define MCI_REG_INTR_BLOCK_RF_NOTIF_AGG_ERROR_NON_FATAL27_INTR_COUNT_INCR_R_PULSE_MASK              (0x1)
#endif
#define SOC_MCI_TOP_MCI_REG_INTR_BLOCK_RF_NOTIF_AGG_ERROR_NON_FATAL28_INTR_COUNT_INCR_R             (0x21001414)
#ifndef MCI_REG_INTR_BLOCK_RF_NOTIF_AGG_ERROR_NON_FATAL28_INTR_COUNT_INCR_R
#define MCI_REG_INTR_BLOCK_RF_NOTIF_AGG_ERROR_NON_FATAL28_INTR_COUNT_INCR_R                         (0x1414)
#define MCI_REG_INTR_BLOCK_RF_NOTIF_AGG_ERROR_NON_FATAL28_INTR_COUNT_INCR_R_PULSE_LOW               (0)
#define MCI_REG_INTR_BLOCK_RF_NOTIF_AGG_ERROR_NON_FATAL28_INTR_COUNT_INCR_R_PULSE_MASK              (0x1)
#endif
#define SOC_MCI_TOP_MCI_REG_INTR_BLOCK_RF_NOTIF_AGG_ERROR_NON_FATAL29_INTR_COUNT_INCR_R             (0x21001418)
#ifndef MCI_REG_INTR_BLOCK_RF_NOTIF_AGG_ERROR_NON_FATAL29_INTR_COUNT_INCR_R
#define MCI_REG_INTR_BLOCK_RF_NOTIF_AGG_ERROR_NON_FATAL29_INTR_COUNT_INCR_R                         (0x1418)
#define MCI_REG_INTR_BLOCK_RF_NOTIF_AGG_ERROR_NON_FATAL29_INTR_COUNT_INCR_R_PULSE_LOW               (0)
#define MCI_REG_INTR_BLOCK_RF_NOTIF_AGG_ERROR_NON_FATAL29_INTR_COUNT_INCR_R_PULSE_MASK              (0x1)
#endif
#define SOC_MCI_TOP_MCI_REG_INTR_BLOCK_RF_NOTIF_AGG_ERROR_NON_FATAL30_INTR_COUNT_INCR_R             (0x2100141c)
#ifndef MCI_REG_INTR_BLOCK_RF_NOTIF_AGG_ERROR_NON_FATAL30_INTR_COUNT_INCR_R
#define MCI_REG_INTR_BLOCK_RF_NOTIF_AGG_ERROR_NON_FATAL30_INTR_COUNT_INCR_R                         (0x141c)
#define MCI_REG_INTR_BLOCK_RF_NOTIF_AGG_ERROR_NON_FATAL30_INTR_COUNT_INCR_R_PULSE_LOW               (0)
#define MCI_REG_INTR_BLOCK_RF_NOTIF_AGG_ERROR_NON_FATAL30_INTR_COUNT_INCR_R_PULSE_MASK              (0x1)
#endif
#define SOC_MCI_TOP_MCI_REG_INTR_BLOCK_RF_NOTIF_AGG_ERROR_NON_FATAL31_INTR_COUNT_INCR_R             (0x21001420)
#ifndef MCI_REG_INTR_BLOCK_RF_NOTIF_AGG_ERROR_NON_FATAL31_INTR_COUNT_INCR_R
#define MCI_REG_INTR_BLOCK_RF_NOTIF_AGG_ERROR_NON_FATAL31_INTR_COUNT_INCR_R                         (0x1420)
#define MCI_REG_INTR_BLOCK_RF_NOTIF_AGG_ERROR_NON_FATAL31_INTR_COUNT_INCR_R_PULSE_LOW               (0)
#define MCI_REG_INTR_BLOCK_RF_NOTIF_AGG_ERROR_NON_FATAL31_INTR_COUNT_INCR_R_PULSE_MASK              (0x1)
#endif
#define SOC_MCI_TOP_MCI_REG_INTR_BLOCK_RF_NOTIF_MBOX0_TARGET_DONE_INTR_COUNT_INCR_R                 (0x21001424)
#ifndef MCI_REG_INTR_BLOCK_RF_NOTIF_MBOX0_TARGET_DONE_INTR_COUNT_INCR_R
#define MCI_REG_INTR_BLOCK_RF_NOTIF_MBOX0_TARGET_DONE_INTR_COUNT_INCR_R                             (0x1424)
#define MCI_REG_INTR_BLOCK_RF_NOTIF_MBOX0_TARGET_DONE_INTR_COUNT_INCR_R_PULSE_LOW                   (0)
#define MCI_REG_INTR_BLOCK_RF_NOTIF_MBOX0_TARGET_DONE_INTR_COUNT_INCR_R_PULSE_MASK                  (0x1)
#endif
#define SOC_MCI_TOP_MCI_REG_INTR_BLOCK_RF_NOTIF_MBOX1_TARGET_DONE_INTR_COUNT_INCR_R                 (0x21001428)
#ifndef MCI_REG_INTR_BLOCK_RF_NOTIF_MBOX1_TARGET_DONE_INTR_COUNT_INCR_R
#define MCI_REG_INTR_BLOCK_RF_NOTIF_MBOX1_TARGET_DONE_INTR_COUNT_INCR_R                             (0x1428)
#define MCI_REG_INTR_BLOCK_RF_NOTIF_MBOX1_TARGET_DONE_INTR_COUNT_INCR_R_PULSE_LOW                   (0)
#define MCI_REG_INTR_BLOCK_RF_NOTIF_MBOX1_TARGET_DONE_INTR_COUNT_INCR_R_PULSE_MASK                  (0x1)
#endif
#define SOC_MCI_TOP_MCI_REG_INTR_BLOCK_RF_NOTIF_MBOX0_CMD_AVAIL_INTR_COUNT_INCR_R                   (0x2100142c)
#ifndef MCI_REG_INTR_BLOCK_RF_NOTIF_MBOX0_CMD_AVAIL_INTR_COUNT_INCR_R
#define MCI_REG_INTR_BLOCK_RF_NOTIF_MBOX0_CMD_AVAIL_INTR_COUNT_INCR_R                               (0x142c)
#define MCI_REG_INTR_BLOCK_RF_NOTIF_MBOX0_CMD_AVAIL_INTR_COUNT_INCR_R_PULSE_LOW                     (0)
#define MCI_REG_INTR_BLOCK_RF_NOTIF_MBOX0_CMD_AVAIL_INTR_COUNT_INCR_R_PULSE_MASK                    (0x1)
#endif
#define SOC_MCI_TOP_MCI_REG_INTR_BLOCK_RF_NOTIF_MBOX1_CMD_AVAIL_INTR_COUNT_INCR_R                   (0x21001430)
#ifndef MCI_REG_INTR_BLOCK_RF_NOTIF_MBOX1_CMD_AVAIL_INTR_COUNT_INCR_R
#define MCI_REG_INTR_BLOCK_RF_NOTIF_MBOX1_CMD_AVAIL_INTR_COUNT_INCR_R                               (0x1430)
#define MCI_REG_INTR_BLOCK_RF_NOTIF_MBOX1_CMD_AVAIL_INTR_COUNT_INCR_R_PULSE_LOW                     (0)
#define MCI_REG_INTR_BLOCK_RF_NOTIF_MBOX1_CMD_AVAIL_INTR_COUNT_INCR_R_PULSE_MASK                    (0x1)
#endif
#define SOC_MCI_TOP_MCI_REG_INTR_BLOCK_RF_NOTIF_CPTRA_MBOX_CMD_AVAIL_INTR_COUNT_INCR_R              (0x21001434)
#ifndef MCI_REG_INTR_BLOCK_RF_NOTIF_CPTRA_MBOX_CMD_AVAIL_INTR_COUNT_INCR_R
#define MCI_REG_INTR_BLOCK_RF_NOTIF_CPTRA_MBOX_CMD_AVAIL_INTR_COUNT_INCR_R                          (0x1434)
#define MCI_REG_INTR_BLOCK_RF_NOTIF_CPTRA_MBOX_CMD_AVAIL_INTR_COUNT_INCR_R_PULSE_LOW                (0)
#define MCI_REG_INTR_BLOCK_RF_NOTIF_CPTRA_MBOX_CMD_AVAIL_INTR_COUNT_INCR_R_PULSE_MASK               (0x1)
#endif
#define SOC_MCI_TOP_MCI_REG_INTR_BLOCK_RF_NOTIF_MBOX0_ECC_COR_INTR_COUNT_INCR_R                     (0x21001438)
#ifndef MCI_REG_INTR_BLOCK_RF_NOTIF_MBOX0_ECC_COR_INTR_COUNT_INCR_R
#define MCI_REG_INTR_BLOCK_RF_NOTIF_MBOX0_ECC_COR_INTR_COUNT_INCR_R                                 (0x1438)
#define MCI_REG_INTR_BLOCK_RF_NOTIF_MBOX0_ECC_COR_INTR_COUNT_INCR_R_PULSE_LOW                       (0)
#define MCI_REG_INTR_BLOCK_RF_NOTIF_MBOX0_ECC_COR_INTR_COUNT_INCR_R_PULSE_MASK                      (0x1)
#endif
#define SOC_MCI_TOP_MCI_REG_INTR_BLOCK_RF_NOTIF_MBOX1_ECC_COR_INTR_COUNT_INCR_R                     (0x2100143c)
#ifndef MCI_REG_INTR_BLOCK_RF_NOTIF_MBOX1_ECC_COR_INTR_COUNT_INCR_R
#define MCI_REG_INTR_BLOCK_RF_NOTIF_MBOX1_ECC_COR_INTR_COUNT_INCR_R                                 (0x143c)
#define MCI_REG_INTR_BLOCK_RF_NOTIF_MBOX1_ECC_COR_INTR_COUNT_INCR_R_PULSE_LOW                       (0)
#define MCI_REG_INTR_BLOCK_RF_NOTIF_MBOX1_ECC_COR_INTR_COUNT_INCR_R_PULSE_MASK                      (0x1)
#endif
#define SOC_MCI_TOP_MCI_REG_INTR_BLOCK_RF_NOTIF_DEBUG_LOCKED_INTR_COUNT_INCR_R                      (0x21001440)
#ifndef MCI_REG_INTR_BLOCK_RF_NOTIF_DEBUG_LOCKED_INTR_COUNT_INCR_R
#define MCI_REG_INTR_BLOCK_RF_NOTIF_DEBUG_LOCKED_INTR_COUNT_INCR_R                                  (0x1440)
#define MCI_REG_INTR_BLOCK_RF_NOTIF_DEBUG_LOCKED_INTR_COUNT_INCR_R_PULSE_LOW                        (0)
#define MCI_REG_INTR_BLOCK_RF_NOTIF_DEBUG_LOCKED_INTR_COUNT_INCR_R_PULSE_MASK                       (0x1)
#endif
#define SOC_MCI_TOP_MCI_REG_INTR_BLOCK_RF_NOTIF_SCAN_MODE_INTR_COUNT_INCR_R                         (0x21001444)
#ifndef MCI_REG_INTR_BLOCK_RF_NOTIF_SCAN_MODE_INTR_COUNT_INCR_R
#define MCI_REG_INTR_BLOCK_RF_NOTIF_SCAN_MODE_INTR_COUNT_INCR_R                                     (0x1444)
#define MCI_REG_INTR_BLOCK_RF_NOTIF_SCAN_MODE_INTR_COUNT_INCR_R_PULSE_LOW                           (0)
#define MCI_REG_INTR_BLOCK_RF_NOTIF_SCAN_MODE_INTR_COUNT_INCR_R_PULSE_MASK                          (0x1)
#endif
#define SOC_MCI_TOP_MCI_REG_INTR_BLOCK_RF_NOTIF_MBOX0_SOC_REQ_LOCK_INTR_COUNT_INCR_R                (0x21001448)
#ifndef MCI_REG_INTR_BLOCK_RF_NOTIF_MBOX0_SOC_REQ_LOCK_INTR_COUNT_INCR_R
#define MCI_REG_INTR_BLOCK_RF_NOTIF_MBOX0_SOC_REQ_LOCK_INTR_COUNT_INCR_R                            (0x1448)
#define MCI_REG_INTR_BLOCK_RF_NOTIF_MBOX0_SOC_REQ_LOCK_INTR_COUNT_INCR_R_PULSE_LOW                  (0)
#define MCI_REG_INTR_BLOCK_RF_NOTIF_MBOX0_SOC_REQ_LOCK_INTR_COUNT_INCR_R_PULSE_MASK                 (0x1)
#endif
#define SOC_MCI_TOP_MCI_REG_INTR_BLOCK_RF_NOTIF_MBOX1_SOC_REQ_LOCK_INTR_COUNT_INCR_R                (0x2100144c)
#ifndef MCI_REG_INTR_BLOCK_RF_NOTIF_MBOX1_SOC_REQ_LOCK_INTR_COUNT_INCR_R
#define MCI_REG_INTR_BLOCK_RF_NOTIF_MBOX1_SOC_REQ_LOCK_INTR_COUNT_INCR_R                            (0x144c)
#define MCI_REG_INTR_BLOCK_RF_NOTIF_MBOX1_SOC_REQ_LOCK_INTR_COUNT_INCR_R_PULSE_LOW                  (0)
#define MCI_REG_INTR_BLOCK_RF_NOTIF_MBOX1_SOC_REQ_LOCK_INTR_COUNT_INCR_R_PULSE_MASK                 (0x1)
#endif
#define SOC_MCI_TOP_MCI_REG_INTR_BLOCK_RF_NOTIF_OTP_OPERATION_DONE_INTR_COUNT_INCR_R                (0x21001450)
#ifndef MCI_REG_INTR_BLOCK_RF_NOTIF_OTP_OPERATION_DONE_INTR_COUNT_INCR_R
#define MCI_REG_INTR_BLOCK_RF_NOTIF_OTP_OPERATION_DONE_INTR_COUNT_INCR_R                            (0x1450)
#define MCI_REG_INTR_BLOCK_RF_NOTIF_OTP_OPERATION_DONE_INTR_COUNT_INCR_R_PULSE_LOW                  (0)
#define MCI_REG_INTR_BLOCK_RF_NOTIF_OTP_OPERATION_DONE_INTR_COUNT_INCR_R_PULSE_MASK                 (0x1)
#endif
#define SOC_MCI_TOP_MCU_TRACE_BUFFER_CSR_BASE_ADDR                                                  (0x21010000)
#define SOC_MCI_TOP_MCU_TRACE_BUFFER_CSR_STATUS                                                     (0x21010000)
#ifndef MCU_TRACE_BUFFER_CSR_STATUS
#define MCU_TRACE_BUFFER_CSR_STATUS                                                                 (0x0)
#define MCU_TRACE_BUFFER_CSR_STATUS_WRAPPED_LOW                                                     (0)
#define MCU_TRACE_BUFFER_CSR_STATUS_WRAPPED_MASK                                                    (0x1)
#define MCU_TRACE_BUFFER_CSR_STATUS_VALID_DATA_LOW                                                  (1)
#define MCU_TRACE_BUFFER_CSR_STATUS_VALID_DATA_MASK                                                 (0x2)
#endif
#define SOC_MCI_TOP_MCU_TRACE_BUFFER_CSR_CONFIG                                                     (0x21010004)
#ifndef MCU_TRACE_BUFFER_CSR_CONFIG
#define MCU_TRACE_BUFFER_CSR_CONFIG                                                                 (0x4)
#endif
#define SOC_MCI_TOP_MCU_TRACE_BUFFER_CSR_DATA                                                       (0x21010008)
#ifndef MCU_TRACE_BUFFER_CSR_DATA
#define MCU_TRACE_BUFFER_CSR_DATA                                                                   (0x8)
#endif
#define SOC_MCI_TOP_MCU_TRACE_BUFFER_CSR_WRITE_PTR                                                  (0x2101000c)
#ifndef MCU_TRACE_BUFFER_CSR_WRITE_PTR
#define MCU_TRACE_BUFFER_CSR_WRITE_PTR                                                              (0xc)
#endif
#define SOC_MCI_TOP_MCU_TRACE_BUFFER_CSR_READ_PTR                                                   (0x21010010)
#ifndef MCU_TRACE_BUFFER_CSR_READ_PTR
#define MCU_TRACE_BUFFER_CSR_READ_PTR                                                               (0x10)
#endif
#define SOC_MCI_TOP_MCU_MBOX0_CSR_BASE_ADDR                                                         (0x21400000)
#define SOC_MCI_TOP_MCU_MBOX0_CSR_MBOX_SRAM_BASE_ADDR                                               (0x21400000)
#define SOC_MCI_TOP_MCU_MBOX0_CSR_MBOX_SRAM_END_ADDR                                                (0x215fffff)
#define SOC_MCI_TOP_MCU_MBOX0_CSR_MBOX_LOCK                                                         (0x21600000)
#ifndef MCU_MBOX0_CSR_MBOX_LOCK
#define MCU_MBOX0_CSR_MBOX_LOCK                                                                     (0x200000)
#define MCU_MBOX0_CSR_MBOX_LOCK_LOCK_LOW                                                            (0)
#define MCU_MBOX0_CSR_MBOX_LOCK_LOCK_MASK                                                           (0x1)
#endif
#define SOC_MCI_TOP_MCU_MBOX0_CSR_MBOX_USER                                                         (0x21600004)
#ifndef MCU_MBOX0_CSR_MBOX_USER
#define MCU_MBOX0_CSR_MBOX_USER                                                                     (0x200004)
#endif
#define SOC_MCI_TOP_MCU_MBOX0_CSR_MBOX_TARGET_USER                                                  (0x21600008)
#ifndef MCU_MBOX0_CSR_MBOX_TARGET_USER
#define MCU_MBOX0_CSR_MBOX_TARGET_USER                                                              (0x200008)
#endif
#define SOC_MCI_TOP_MCU_MBOX0_CSR_MBOX_TARGET_USER_VALID                                            (0x2160000c)
#ifndef MCU_MBOX0_CSR_MBOX_TARGET_USER_VALID
#define MCU_MBOX0_CSR_MBOX_TARGET_USER_VALID                                                        (0x20000c)
#define MCU_MBOX0_CSR_MBOX_TARGET_USER_VALID_VALID_LOW                                              (0)
#define MCU_MBOX0_CSR_MBOX_TARGET_USER_VALID_VALID_MASK                                             (0x1)
#endif
#define SOC_MCI_TOP_MCU_MBOX0_CSR_MBOX_CMD                                                          (0x21600010)
#ifndef MCU_MBOX0_CSR_MBOX_CMD
#define MCU_MBOX0_CSR_MBOX_CMD                                                                      (0x200010)
#endif
#define SOC_MCI_TOP_MCU_MBOX0_CSR_MBOX_DLEN                                                         (0x21600014)
#ifndef MCU_MBOX0_CSR_MBOX_DLEN
#define MCU_MBOX0_CSR_MBOX_DLEN                                                                     (0x200014)
#endif
#define SOC_MCI_TOP_MCU_MBOX0_CSR_MBOX_EXECUTE                                                      (0x21600018)
#ifndef MCU_MBOX0_CSR_MBOX_EXECUTE
#define MCU_MBOX0_CSR_MBOX_EXECUTE                                                                  (0x200018)
#define MCU_MBOX0_CSR_MBOX_EXECUTE_EXECUTE_LOW                                                      (0)
#define MCU_MBOX0_CSR_MBOX_EXECUTE_EXECUTE_MASK                                                     (0x1)
#endif
#define SOC_MCI_TOP_MCU_MBOX0_CSR_MBOX_TARGET_STATUS                                                (0x2160001c)
#ifndef MCU_MBOX0_CSR_MBOX_TARGET_STATUS
#define MCU_MBOX0_CSR_MBOX_TARGET_STATUS                                                            (0x20001c)
#define MCU_MBOX0_CSR_MBOX_TARGET_STATUS_STATUS_LOW                                                 (0)
#define MCU_MBOX0_CSR_MBOX_TARGET_STATUS_STATUS_MASK                                                (0xf)
#define MCU_MBOX0_CSR_MBOX_TARGET_STATUS_DONE_LOW                                                   (4)
#define MCU_MBOX0_CSR_MBOX_TARGET_STATUS_DONE_MASK                                                  (0x10)
#endif
#define SOC_MCI_TOP_MCU_MBOX0_CSR_MBOX_CMD_STATUS                                                   (0x21600020)
#ifndef MCU_MBOX0_CSR_MBOX_CMD_STATUS
#define MCU_MBOX0_CSR_MBOX_CMD_STATUS                                                               (0x200020)
#define MCU_MBOX0_CSR_MBOX_CMD_STATUS_STATUS_LOW                                                    (0)
#define MCU_MBOX0_CSR_MBOX_CMD_STATUS_STATUS_MASK                                                   (0xf)
#endif
#define SOC_MCI_TOP_MCU_MBOX0_CSR_MBOX_HW_STATUS                                                    (0x21600024)
#ifndef MCU_MBOX0_CSR_MBOX_HW_STATUS
#define MCU_MBOX0_CSR_MBOX_HW_STATUS                                                                (0x200024)
#define MCU_MBOX0_CSR_MBOX_HW_STATUS_ECC_SINGLE_ERROR_LOW                                           (0)
#define MCU_MBOX0_CSR_MBOX_HW_STATUS_ECC_SINGLE_ERROR_MASK                                          (0x1)
#define MCU_MBOX0_CSR_MBOX_HW_STATUS_ECC_DOUBLE_ERROR_LOW                                           (1)
#define MCU_MBOX0_CSR_MBOX_HW_STATUS_ECC_DOUBLE_ERROR_MASK                                          (0x2)
#endif
#define SOC_MCI_TOP_MCU_MBOX1_CSR_BASE_ADDR                                                         (0x21800000)
#define SOC_MCI_TOP_MCU_MBOX1_CSR_MBOX_SRAM_BASE_ADDR                                               (0x21800000)
#define SOC_MCI_TOP_MCU_MBOX1_CSR_MBOX_SRAM_END_ADDR                                                (0x219fffff)
#define SOC_MCI_TOP_MCU_MBOX1_CSR_MBOX_LOCK                                                         (0x21a00000)
#ifndef MCU_MBOX1_CSR_MBOX_LOCK
#define MCU_MBOX1_CSR_MBOX_LOCK                                                                     (0x200000)
#define MCU_MBOX1_CSR_MBOX_LOCK_LOCK_LOW                                                            (0)
#define MCU_MBOX1_CSR_MBOX_LOCK_LOCK_MASK                                                           (0x1)
#endif
#define SOC_MCI_TOP_MCU_MBOX1_CSR_MBOX_USER                                                         (0x21a00004)
#ifndef MCU_MBOX1_CSR_MBOX_USER
#define MCU_MBOX1_CSR_MBOX_USER                                                                     (0x200004)
#endif
#define SOC_MCI_TOP_MCU_MBOX1_CSR_MBOX_TARGET_USER                                                  (0x21a00008)
#ifndef MCU_MBOX1_CSR_MBOX_TARGET_USER
#define MCU_MBOX1_CSR_MBOX_TARGET_USER                                                              (0x200008)
#endif
#define SOC_MCI_TOP_MCU_MBOX1_CSR_MBOX_TARGET_USER_VALID                                            (0x21a0000c)
#ifndef MCU_MBOX1_CSR_MBOX_TARGET_USER_VALID
#define MCU_MBOX1_CSR_MBOX_TARGET_USER_VALID                                                        (0x20000c)
#define MCU_MBOX1_CSR_MBOX_TARGET_USER_VALID_VALID_LOW                                              (0)
#define MCU_MBOX1_CSR_MBOX_TARGET_USER_VALID_VALID_MASK                                             (0x1)
#endif
#define SOC_MCI_TOP_MCU_MBOX1_CSR_MBOX_CMD                                                          (0x21a00010)
#ifndef MCU_MBOX1_CSR_MBOX_CMD
#define MCU_MBOX1_CSR_MBOX_CMD                                                                      (0x200010)
#endif
#define SOC_MCI_TOP_MCU_MBOX1_CSR_MBOX_DLEN                                                         (0x21a00014)
#ifndef MCU_MBOX1_CSR_MBOX_DLEN
#define MCU_MBOX1_CSR_MBOX_DLEN                                                                     (0x200014)
#endif
#define SOC_MCI_TOP_MCU_MBOX1_CSR_MBOX_EXECUTE                                                      (0x21a00018)
#ifndef MCU_MBOX1_CSR_MBOX_EXECUTE
#define MCU_MBOX1_CSR_MBOX_EXECUTE                                                                  (0x200018)
#define MCU_MBOX1_CSR_MBOX_EXECUTE_EXECUTE_LOW                                                      (0)
#define MCU_MBOX1_CSR_MBOX_EXECUTE_EXECUTE_MASK                                                     (0x1)
#endif
#define SOC_MCI_TOP_MCU_MBOX1_CSR_MBOX_TARGET_STATUS                                                (0x21a0001c)
#ifndef MCU_MBOX1_CSR_MBOX_TARGET_STATUS
#define MCU_MBOX1_CSR_MBOX_TARGET_STATUS                                                            (0x20001c)
#define MCU_MBOX1_CSR_MBOX_TARGET_STATUS_STATUS_LOW                                                 (0)
#define MCU_MBOX1_CSR_MBOX_TARGET_STATUS_STATUS_MASK                                                (0xf)
#define MCU_MBOX1_CSR_MBOX_TARGET_STATUS_DONE_LOW                                                   (4)
#define MCU_MBOX1_CSR_MBOX_TARGET_STATUS_DONE_MASK                                                  (0x10)
#endif
#define SOC_MCI_TOP_MCU_MBOX1_CSR_MBOX_CMD_STATUS                                                   (0x21a00020)
#ifndef MCU_MBOX1_CSR_MBOX_CMD_STATUS
#define MCU_MBOX1_CSR_MBOX_CMD_STATUS                                                               (0x200020)
#define MCU_MBOX1_CSR_MBOX_CMD_STATUS_STATUS_LOW                                                    (0)
#define MCU_MBOX1_CSR_MBOX_CMD_STATUS_STATUS_MASK                                                   (0xf)
#endif
#define SOC_MCI_TOP_MCU_MBOX1_CSR_MBOX_HW_STATUS                                                    (0x21a00024)
#ifndef MCU_MBOX1_CSR_MBOX_HW_STATUS
#define MCU_MBOX1_CSR_MBOX_HW_STATUS                                                                (0x200024)
#define MCU_MBOX1_CSR_MBOX_HW_STATUS_ECC_SINGLE_ERROR_LOW                                           (0)
#define MCU_MBOX1_CSR_MBOX_HW_STATUS_ECC_SINGLE_ERROR_MASK                                          (0x1)
#define MCU_MBOX1_CSR_MBOX_HW_STATUS_ECC_DOUBLE_ERROR_LOW                                           (1)
#define MCU_MBOX1_CSR_MBOX_HW_STATUS_ECC_DOUBLE_ERROR_MASK                                          (0x2)
#endif
#define SOC_MCI_TOP_MCU_SRAM_BASE_ADDR                                                              (0x21c00000)
#define SOC_MCI_TOP_MCU_SRAM_END_ADDR                                                               (0x21dfffff)
#define SOC_OTP_CTRL_BASE_ADDR                                                                      (0x70000000)
#define SOC_OTP_CTRL_INTERRUPT_STATE                                                                (0x70000000)
#ifndef OTP_CTRL_INTERRUPT_STATE
#define OTP_CTRL_INTERRUPT_STATE                                                                    (0x0)
#define OTP_CTRL_INTERRUPT_STATE_OTP_OPERATION_DONE_LOW                                             (0)
#define OTP_CTRL_INTERRUPT_STATE_OTP_OPERATION_DONE_MASK                                            (0x1)
#define OTP_CTRL_INTERRUPT_STATE_OTP_ERROR_LOW                                                      (1)
#define OTP_CTRL_INTERRUPT_STATE_OTP_ERROR_MASK                                                     (0x2)
#endif
#define SOC_OTP_CTRL_INTERRUPT_ENABLE                                                               (0x70000004)
#ifndef OTP_CTRL_INTERRUPT_ENABLE
#define OTP_CTRL_INTERRUPT_ENABLE                                                                   (0x4)
#define OTP_CTRL_INTERRUPT_ENABLE_OTP_OPERATION_DONE_LOW                                            (0)
#define OTP_CTRL_INTERRUPT_ENABLE_OTP_OPERATION_DONE_MASK                                           (0x1)
#define OTP_CTRL_INTERRUPT_ENABLE_OTP_ERROR_LOW                                                     (1)
#define OTP_CTRL_INTERRUPT_ENABLE_OTP_ERROR_MASK                                                    (0x2)
#endif
#define SOC_OTP_CTRL_INTERRUPT_TEST                                                                 (0x70000008)
#ifndef OTP_CTRL_INTERRUPT_TEST
#define OTP_CTRL_INTERRUPT_TEST                                                                     (0x8)
#define OTP_CTRL_INTERRUPT_TEST_OTP_OPERATION_DONE_LOW                                              (0)
#define OTP_CTRL_INTERRUPT_TEST_OTP_OPERATION_DONE_MASK                                             (0x1)
#define OTP_CTRL_INTERRUPT_TEST_OTP_ERROR_LOW                                                       (1)
#define OTP_CTRL_INTERRUPT_TEST_OTP_ERROR_MASK                                                      (0x2)
#endif
#define SOC_OTP_CTRL_ALERT_TEST                                                                     (0x7000000c)
#ifndef OTP_CTRL_ALERT_TEST
#define OTP_CTRL_ALERT_TEST                                                                         (0xc)
#define OTP_CTRL_ALERT_TEST_FATAL_MACR_ERROR_LOW                                                    (0)
#define OTP_CTRL_ALERT_TEST_FATAL_MACR_ERROR_MASK                                                   (0x1)
#define OTP_CTRL_ALERT_TEST_FATAL_CHECK_ERROR_LOW                                                   (1)
#define OTP_CTRL_ALERT_TEST_FATAL_CHECK_ERROR_MASK                                                  (0x2)
#define OTP_CTRL_ALERT_TEST_FATAL_BUS_INTEG_ERROR_LOW                                               (2)
#define OTP_CTRL_ALERT_TEST_FATAL_BUS_INTEG_ERROR_MASK                                              (0x4)
#define OTP_CTRL_ALERT_TEST_FATAL_PRIM_OTP_ALERT_LOW                                                (3)
#define OTP_CTRL_ALERT_TEST_FATAL_PRIM_OTP_ALERT_MASK                                               (0x8)
#define OTP_CTRL_ALERT_TEST_RECOV_PRIM_OTP_ALERT_LOW                                                (4)
#define OTP_CTRL_ALERT_TEST_RECOV_PRIM_OTP_ALERT_MASK                                               (0x10)
#endif
#define SOC_OTP_CTRL_STATUS                                                                         (0x70000010)
#ifndef OTP_CTRL_STATUS
#define OTP_CTRL_STATUS                                                                             (0x10)
#define OTP_CTRL_STATUS_SECRET_TEST_UNLOCK_PARTITION_ERROR_LOW                                      (0)
#define OTP_CTRL_STATUS_SECRET_TEST_UNLOCK_PARTITION_ERROR_MASK                                     (0x1)
#define OTP_CTRL_STATUS_SECRET_MANUF_PARTITION_ERROR_LOW                                            (1)
#define OTP_CTRL_STATUS_SECRET_MANUF_PARTITION_ERROR_MASK                                           (0x2)
#define OTP_CTRL_STATUS_SECRET_PROD_PARTITION_0_ERROR_LOW                                           (2)
#define OTP_CTRL_STATUS_SECRET_PROD_PARTITION_0_ERROR_MASK                                          (0x4)
#define OTP_CTRL_STATUS_SECRET_PROD_PARTITION_1_ERROR_LOW                                           (3)
#define OTP_CTRL_STATUS_SECRET_PROD_PARTITION_1_ERROR_MASK                                          (0x8)
#define OTP_CTRL_STATUS_SECRET_PROD_PARTITION_2_ERROR_LOW                                           (4)
#define OTP_CTRL_STATUS_SECRET_PROD_PARTITION_2_ERROR_MASK                                          (0x10)
#define OTP_CTRL_STATUS_SECRET_PROD_PARTITION_3_ERROR_LOW                                           (5)
#define OTP_CTRL_STATUS_SECRET_PROD_PARTITION_3_ERROR_MASK                                          (0x20)
#define OTP_CTRL_STATUS_SW_MANUF_PARTITION_ERROR_LOW                                                (6)
#define OTP_CTRL_STATUS_SW_MANUF_PARTITION_ERROR_MASK                                               (0x40)
#define OTP_CTRL_STATUS_SECRET_LC_TRANSITION_PARTITION_ERROR_LOW                                    (7)
#define OTP_CTRL_STATUS_SECRET_LC_TRANSITION_PARTITION_ERROR_MASK                                   (0x80)
#define OTP_CTRL_STATUS_SVN_PARTITION_ERROR_LOW                                                     (8)
#define OTP_CTRL_STATUS_SVN_PARTITION_ERROR_MASK                                                    (0x100)
#define OTP_CTRL_STATUS_VENDOR_TEST_PARTITION_ERROR_LOW                                             (9)
#define OTP_CTRL_STATUS_VENDOR_TEST_PARTITION_ERROR_MASK                                            (0x200)
#define OTP_CTRL_STATUS_VENDOR_HASHES_MANUF_PARTITION_ERROR_LOW                                     (10)
#define OTP_CTRL_STATUS_VENDOR_HASHES_MANUF_PARTITION_ERROR_MASK                                    (0x400)
#define OTP_CTRL_STATUS_VENDOR_HASHES_PROD_PARTITION_ERROR_LOW                                      (11)
#define OTP_CTRL_STATUS_VENDOR_HASHES_PROD_PARTITION_ERROR_MASK                                     (0x800)
#define OTP_CTRL_STATUS_VENDOR_REVOCATIONS_PROD_PARTITION_ERROR_LOW                                 (12)
#define OTP_CTRL_STATUS_VENDOR_REVOCATIONS_PROD_PARTITION_ERROR_MASK                                (0x1000)
#define OTP_CTRL_STATUS_VENDOR_SECRET_PROD_PARTITION_ERROR_LOW                                      (13)
#define OTP_CTRL_STATUS_VENDOR_SECRET_PROD_PARTITION_ERROR_MASK                                     (0x2000)
#define OTP_CTRL_STATUS_VENDOR_NON_SECRET_PROD_PARTITION_ERROR_LOW                                  (14)
#define OTP_CTRL_STATUS_VENDOR_NON_SECRET_PROD_PARTITION_ERROR_MASK                                 (0x4000)
#define OTP_CTRL_STATUS_LIFE_CYCLE_ERROR_LOW                                                        (15)
#define OTP_CTRL_STATUS_LIFE_CYCLE_ERROR_MASK                                                       (0x8000)
#define OTP_CTRL_STATUS_DAI_ERROR_LOW                                                               (16)
#define OTP_CTRL_STATUS_DAI_ERROR_MASK                                                              (0x10000)
#define OTP_CTRL_STATUS_LCI_ERROR_LOW                                                               (17)
#define OTP_CTRL_STATUS_LCI_ERROR_MASK                                                              (0x20000)
#define OTP_CTRL_STATUS_TIMEOUT_ERROR_LOW                                                           (18)
#define OTP_CTRL_STATUS_TIMEOUT_ERROR_MASK                                                          (0x40000)
#define OTP_CTRL_STATUS_LFSR_FSM_ERROR_LOW                                                          (19)
#define OTP_CTRL_STATUS_LFSR_FSM_ERROR_MASK                                                         (0x80000)
#define OTP_CTRL_STATUS_SCRAMBLING_FSM_ERROR_LOW                                                    (20)
#define OTP_CTRL_STATUS_SCRAMBLING_FSM_ERROR_MASK                                                   (0x100000)
#define OTP_CTRL_STATUS_BUS_INTEG_ERROR_LOW                                                         (21)
#define OTP_CTRL_STATUS_BUS_INTEG_ERROR_MASK                                                        (0x200000)
#define OTP_CTRL_STATUS_DAI_IDLE_LOW                                                                (22)
#define OTP_CTRL_STATUS_DAI_IDLE_MASK                                                               (0x400000)
#define OTP_CTRL_STATUS_CHECK_PENDING_LOW                                                           (23)
#define OTP_CTRL_STATUS_CHECK_PENDING_MASK                                                          (0x800000)
#endif
#define SOC_OTP_CTRL_ERR_CODE_RF_START                                                              (0x70000014)
#define SOC_OTP_CTRL_ERR_CODE_RF_ERR_CODE_0                                                         (0x70000014)
#ifndef OTP_CTRL_ERR_CODE_RF_ERR_CODE_0
#define OTP_CTRL_ERR_CODE_RF_ERR_CODE_0                                                             (0x14)
#define OTP_CTRL_ERR_CODE_RF_ERR_CODE_0_ERR_CODE_LOW                                                (0)
#define OTP_CTRL_ERR_CODE_RF_ERR_CODE_0_ERR_CODE_MASK                                               (0x7)
#endif
#define SOC_OTP_CTRL_ERR_CODE_RF_ERR_CODE_1                                                         (0x70000018)
#ifndef OTP_CTRL_ERR_CODE_RF_ERR_CODE_1
#define OTP_CTRL_ERR_CODE_RF_ERR_CODE_1                                                             (0x18)
#define OTP_CTRL_ERR_CODE_RF_ERR_CODE_1_ERR_CODE_LOW                                                (0)
#define OTP_CTRL_ERR_CODE_RF_ERR_CODE_1_ERR_CODE_MASK                                               (0x7)
#endif
#define SOC_OTP_CTRL_ERR_CODE_RF_ERR_CODE_2                                                         (0x7000001c)
#ifndef OTP_CTRL_ERR_CODE_RF_ERR_CODE_2
#define OTP_CTRL_ERR_CODE_RF_ERR_CODE_2                                                             (0x1c)
#define OTP_CTRL_ERR_CODE_RF_ERR_CODE_2_ERR_CODE_LOW                                                (0)
#define OTP_CTRL_ERR_CODE_RF_ERR_CODE_2_ERR_CODE_MASK                                               (0x7)
#endif
#define SOC_OTP_CTRL_ERR_CODE_RF_ERR_CODE_3                                                         (0x70000020)
#ifndef OTP_CTRL_ERR_CODE_RF_ERR_CODE_3
#define OTP_CTRL_ERR_CODE_RF_ERR_CODE_3                                                             (0x20)
#define OTP_CTRL_ERR_CODE_RF_ERR_CODE_3_ERR_CODE_LOW                                                (0)
#define OTP_CTRL_ERR_CODE_RF_ERR_CODE_3_ERR_CODE_MASK                                               (0x7)
#endif
#define SOC_OTP_CTRL_ERR_CODE_RF_ERR_CODE_4                                                         (0x70000024)
#ifndef OTP_CTRL_ERR_CODE_RF_ERR_CODE_4
#define OTP_CTRL_ERR_CODE_RF_ERR_CODE_4                                                             (0x24)
#define OTP_CTRL_ERR_CODE_RF_ERR_CODE_4_ERR_CODE_LOW                                                (0)
#define OTP_CTRL_ERR_CODE_RF_ERR_CODE_4_ERR_CODE_MASK                                               (0x7)
#endif
#define SOC_OTP_CTRL_ERR_CODE_RF_ERR_CODE_5                                                         (0x70000028)
#ifndef OTP_CTRL_ERR_CODE_RF_ERR_CODE_5
#define OTP_CTRL_ERR_CODE_RF_ERR_CODE_5                                                             (0x28)
#define OTP_CTRL_ERR_CODE_RF_ERR_CODE_5_ERR_CODE_LOW                                                (0)
#define OTP_CTRL_ERR_CODE_RF_ERR_CODE_5_ERR_CODE_MASK                                               (0x7)
#endif
#define SOC_OTP_CTRL_ERR_CODE_RF_ERR_CODE_6                                                         (0x7000002c)
#ifndef OTP_CTRL_ERR_CODE_RF_ERR_CODE_6
#define OTP_CTRL_ERR_CODE_RF_ERR_CODE_6                                                             (0x2c)
#define OTP_CTRL_ERR_CODE_RF_ERR_CODE_6_ERR_CODE_LOW                                                (0)
#define OTP_CTRL_ERR_CODE_RF_ERR_CODE_6_ERR_CODE_MASK                                               (0x7)
#endif
#define SOC_OTP_CTRL_ERR_CODE_RF_ERR_CODE_7                                                         (0x70000030)
#ifndef OTP_CTRL_ERR_CODE_RF_ERR_CODE_7
#define OTP_CTRL_ERR_CODE_RF_ERR_CODE_7                                                             (0x30)
#define OTP_CTRL_ERR_CODE_RF_ERR_CODE_7_ERR_CODE_LOW                                                (0)
#define OTP_CTRL_ERR_CODE_RF_ERR_CODE_7_ERR_CODE_MASK                                               (0x7)
#endif
#define SOC_OTP_CTRL_ERR_CODE_RF_ERR_CODE_8                                                         (0x70000034)
#ifndef OTP_CTRL_ERR_CODE_RF_ERR_CODE_8
#define OTP_CTRL_ERR_CODE_RF_ERR_CODE_8                                                             (0x34)
#define OTP_CTRL_ERR_CODE_RF_ERR_CODE_8_ERR_CODE_LOW                                                (0)
#define OTP_CTRL_ERR_CODE_RF_ERR_CODE_8_ERR_CODE_MASK                                               (0x7)
#endif
#define SOC_OTP_CTRL_ERR_CODE_RF_ERR_CODE_9                                                         (0x70000038)
#ifndef OTP_CTRL_ERR_CODE_RF_ERR_CODE_9
#define OTP_CTRL_ERR_CODE_RF_ERR_CODE_9                                                             (0x38)
#define OTP_CTRL_ERR_CODE_RF_ERR_CODE_9_ERR_CODE_LOW                                                (0)
#define OTP_CTRL_ERR_CODE_RF_ERR_CODE_9_ERR_CODE_MASK                                               (0x7)
#endif
#define SOC_OTP_CTRL_ERR_CODE_RF_ERR_CODE_10                                                        (0x7000003c)
#ifndef OTP_CTRL_ERR_CODE_RF_ERR_CODE_10
#define OTP_CTRL_ERR_CODE_RF_ERR_CODE_10                                                            (0x3c)
#define OTP_CTRL_ERR_CODE_RF_ERR_CODE_10_ERR_CODE_LOW                                               (0)
#define OTP_CTRL_ERR_CODE_RF_ERR_CODE_10_ERR_CODE_MASK                                              (0x7)
#endif
#define SOC_OTP_CTRL_ERR_CODE_RF_ERR_CODE_11                                                        (0x70000040)
#ifndef OTP_CTRL_ERR_CODE_RF_ERR_CODE_11
#define OTP_CTRL_ERR_CODE_RF_ERR_CODE_11                                                            (0x40)
#define OTP_CTRL_ERR_CODE_RF_ERR_CODE_11_ERR_CODE_LOW                                               (0)
#define OTP_CTRL_ERR_CODE_RF_ERR_CODE_11_ERR_CODE_MASK                                              (0x7)
#endif
#define SOC_OTP_CTRL_ERR_CODE_RF_ERR_CODE_12                                                        (0x70000044)
#ifndef OTP_CTRL_ERR_CODE_RF_ERR_CODE_12
#define OTP_CTRL_ERR_CODE_RF_ERR_CODE_12                                                            (0x44)
#define OTP_CTRL_ERR_CODE_RF_ERR_CODE_12_ERR_CODE_LOW                                               (0)
#define OTP_CTRL_ERR_CODE_RF_ERR_CODE_12_ERR_CODE_MASK                                              (0x7)
#endif
#define SOC_OTP_CTRL_ERR_CODE_RF_ERR_CODE_13                                                        (0x70000048)
#ifndef OTP_CTRL_ERR_CODE_RF_ERR_CODE_13
#define OTP_CTRL_ERR_CODE_RF_ERR_CODE_13                                                            (0x48)
#define OTP_CTRL_ERR_CODE_RF_ERR_CODE_13_ERR_CODE_LOW                                               (0)
#define OTP_CTRL_ERR_CODE_RF_ERR_CODE_13_ERR_CODE_MASK                                              (0x7)
#endif
#define SOC_OTP_CTRL_ERR_CODE_RF_ERR_CODE_14                                                        (0x7000004c)
#ifndef OTP_CTRL_ERR_CODE_RF_ERR_CODE_14
#define OTP_CTRL_ERR_CODE_RF_ERR_CODE_14                                                            (0x4c)
#define OTP_CTRL_ERR_CODE_RF_ERR_CODE_14_ERR_CODE_LOW                                               (0)
#define OTP_CTRL_ERR_CODE_RF_ERR_CODE_14_ERR_CODE_MASK                                              (0x7)
#endif
#define SOC_OTP_CTRL_ERR_CODE_RF_ERR_CODE_15                                                        (0x70000050)
#ifndef OTP_CTRL_ERR_CODE_RF_ERR_CODE_15
#define OTP_CTRL_ERR_CODE_RF_ERR_CODE_15                                                            (0x50)
#define OTP_CTRL_ERR_CODE_RF_ERR_CODE_15_ERR_CODE_LOW                                               (0)
#define OTP_CTRL_ERR_CODE_RF_ERR_CODE_15_ERR_CODE_MASK                                              (0x7)
#endif
#define SOC_OTP_CTRL_ERR_CODE_RF_ERR_CODE_16                                                        (0x70000054)
#ifndef OTP_CTRL_ERR_CODE_RF_ERR_CODE_16
#define OTP_CTRL_ERR_CODE_RF_ERR_CODE_16                                                            (0x54)
#define OTP_CTRL_ERR_CODE_RF_ERR_CODE_16_ERR_CODE_LOW                                               (0)
#define OTP_CTRL_ERR_CODE_RF_ERR_CODE_16_ERR_CODE_MASK                                              (0x7)
#endif
#define SOC_OTP_CTRL_ERR_CODE_RF_ERR_CODE_17                                                        (0x70000058)
#ifndef OTP_CTRL_ERR_CODE_RF_ERR_CODE_17
#define OTP_CTRL_ERR_CODE_RF_ERR_CODE_17                                                            (0x58)
#define OTP_CTRL_ERR_CODE_RF_ERR_CODE_17_ERR_CODE_LOW                                               (0)
#define OTP_CTRL_ERR_CODE_RF_ERR_CODE_17_ERR_CODE_MASK                                              (0x7)
#endif
#define SOC_OTP_CTRL_DIRECT_ACCESS_REGWEN                                                           (0x7000005c)
#ifndef OTP_CTRL_DIRECT_ACCESS_REGWEN
#define OTP_CTRL_DIRECT_ACCESS_REGWEN                                                               (0x5c)
#define OTP_CTRL_DIRECT_ACCESS_REGWEN_REGWEN_LOW                                                    (0)
#define OTP_CTRL_DIRECT_ACCESS_REGWEN_REGWEN_MASK                                                   (0x1)
#endif
#define SOC_OTP_CTRL_DIRECT_ACCESS_CMD                                                              (0x70000060)
#ifndef OTP_CTRL_DIRECT_ACCESS_CMD
#define OTP_CTRL_DIRECT_ACCESS_CMD                                                                  (0x60)
#define OTP_CTRL_DIRECT_ACCESS_CMD_RD_LOW                                                           (0)
#define OTP_CTRL_DIRECT_ACCESS_CMD_RD_MASK                                                          (0x1)
#define OTP_CTRL_DIRECT_ACCESS_CMD_WR_LOW                                                           (1)
#define OTP_CTRL_DIRECT_ACCESS_CMD_WR_MASK                                                          (0x2)
#define OTP_CTRL_DIRECT_ACCESS_CMD_DIGEST_LOW                                                       (2)
#define OTP_CTRL_DIRECT_ACCESS_CMD_DIGEST_MASK                                                      (0x4)
#endif
#define SOC_OTP_CTRL_DIRECT_ACCESS_ADDRESS                                                          (0x70000064)
#ifndef OTP_CTRL_DIRECT_ACCESS_ADDRESS
#define OTP_CTRL_DIRECT_ACCESS_ADDRESS                                                              (0x64)
#define OTP_CTRL_DIRECT_ACCESS_ADDRESS_ADDRESS_LOW                                                  (0)
#define OTP_CTRL_DIRECT_ACCESS_ADDRESS_ADDRESS_MASK                                                 (0xfff)
#endif
#define SOC_OTP_CTRL_DAI_WDATA_RF_START                                                             (0x70000068)
#define SOC_OTP_CTRL_DAI_WDATA_RF_DIRECT_ACCESS_WDATA_0                                             (0x70000068)
#ifndef OTP_CTRL_DAI_WDATA_RF_DIRECT_ACCESS_WDATA_0
#define OTP_CTRL_DAI_WDATA_RF_DIRECT_ACCESS_WDATA_0                                                 (0x68)
#endif
#define SOC_OTP_CTRL_DAI_WDATA_RF_DIRECT_ACCESS_WDATA_1                                             (0x7000006c)
#ifndef OTP_CTRL_DAI_WDATA_RF_DIRECT_ACCESS_WDATA_1
#define OTP_CTRL_DAI_WDATA_RF_DIRECT_ACCESS_WDATA_1                                                 (0x6c)
#endif
#define SOC_OTP_CTRL_DAI_RDATA_RF_START                                                             (0x70000070)
#define SOC_OTP_CTRL_DAI_RDATA_RF_DIRECT_ACCESS_RDATA_0                                             (0x70000070)
#ifndef OTP_CTRL_DAI_RDATA_RF_DIRECT_ACCESS_RDATA_0
#define OTP_CTRL_DAI_RDATA_RF_DIRECT_ACCESS_RDATA_0                                                 (0x70)
#endif
#define SOC_OTP_CTRL_DAI_RDATA_RF_DIRECT_ACCESS_RDATA_1                                             (0x70000074)
#ifndef OTP_CTRL_DAI_RDATA_RF_DIRECT_ACCESS_RDATA_1
#define OTP_CTRL_DAI_RDATA_RF_DIRECT_ACCESS_RDATA_1                                                 (0x74)
#endif
#define SOC_OTP_CTRL_CHECK_TRIGGER_REGWEN                                                           (0x70000078)
#ifndef OTP_CTRL_CHECK_TRIGGER_REGWEN
#define OTP_CTRL_CHECK_TRIGGER_REGWEN                                                               (0x78)
#define OTP_CTRL_CHECK_TRIGGER_REGWEN_REGWEN_LOW                                                    (0)
#define OTP_CTRL_CHECK_TRIGGER_REGWEN_REGWEN_MASK                                                   (0x1)
#endif
#define SOC_OTP_CTRL_CHECK_TRIGGER                                                                  (0x7000007c)
#ifndef OTP_CTRL_CHECK_TRIGGER
#define OTP_CTRL_CHECK_TRIGGER                                                                      (0x7c)
#define OTP_CTRL_CHECK_TRIGGER_INTEGRITY_LOW                                                        (0)
#define OTP_CTRL_CHECK_TRIGGER_INTEGRITY_MASK                                                       (0x1)
#define OTP_CTRL_CHECK_TRIGGER_CONSISTENCY_LOW                                                      (1)
#define OTP_CTRL_CHECK_TRIGGER_CONSISTENCY_MASK                                                     (0x2)
#endif
#define SOC_OTP_CTRL_CHECK_REGWEN                                                                   (0x70000080)
#ifndef OTP_CTRL_CHECK_REGWEN
#define OTP_CTRL_CHECK_REGWEN                                                                       (0x80)
#define OTP_CTRL_CHECK_REGWEN_REGWEN_LOW                                                            (0)
#define OTP_CTRL_CHECK_REGWEN_REGWEN_MASK                                                           (0x1)
#endif
#define SOC_OTP_CTRL_CHECK_TIMEOUT                                                                  (0x70000084)
#ifndef OTP_CTRL_CHECK_TIMEOUT
#define OTP_CTRL_CHECK_TIMEOUT                                                                      (0x84)
#endif
#define SOC_OTP_CTRL_INTEGRITY_CHECK_PERIOD                                                         (0x70000088)
#ifndef OTP_CTRL_INTEGRITY_CHECK_PERIOD
#define OTP_CTRL_INTEGRITY_CHECK_PERIOD                                                             (0x88)
#endif
#define SOC_OTP_CTRL_CONSISTENCY_CHECK_PERIOD                                                       (0x7000008c)
#ifndef OTP_CTRL_CONSISTENCY_CHECK_PERIOD
#define OTP_CTRL_CONSISTENCY_CHECK_PERIOD                                                           (0x8c)
#endif
#define SOC_OTP_CTRL_SW_MANUF_PARTITION_READ_LOCK                                                   (0x70000090)
#ifndef OTP_CTRL_SW_MANUF_PARTITION_READ_LOCK
#define OTP_CTRL_SW_MANUF_PARTITION_READ_LOCK                                                       (0x90)
#define OTP_CTRL_SW_MANUF_PARTITION_READ_LOCK_READ_LOCK_LOW                                         (0)
#define OTP_CTRL_SW_MANUF_PARTITION_READ_LOCK_READ_LOCK_MASK                                        (0x1)
#endif
#define SOC_OTP_CTRL_SVN_PARTITION_READ_LOCK                                                        (0x70000094)
#ifndef OTP_CTRL_SVN_PARTITION_READ_LOCK
#define OTP_CTRL_SVN_PARTITION_READ_LOCK                                                            (0x94)
#define OTP_CTRL_SVN_PARTITION_READ_LOCK_READ_LOCK_LOW                                              (0)
#define OTP_CTRL_SVN_PARTITION_READ_LOCK_READ_LOCK_MASK                                             (0x1)
#endif
#define SOC_OTP_CTRL_VENDOR_TEST_PARTITION_READ_LOCK                                                (0x70000098)
#ifndef OTP_CTRL_VENDOR_TEST_PARTITION_READ_LOCK
#define OTP_CTRL_VENDOR_TEST_PARTITION_READ_LOCK                                                    (0x98)
#define OTP_CTRL_VENDOR_TEST_PARTITION_READ_LOCK_READ_LOCK_LOW                                      (0)
#define OTP_CTRL_VENDOR_TEST_PARTITION_READ_LOCK_READ_LOCK_MASK                                     (0x1)
#endif
#define SOC_OTP_CTRL_VENDOR_HASHES_MANUF_PARTITION_READ_LOCK                                        (0x7000009c)
#ifndef OTP_CTRL_VENDOR_HASHES_MANUF_PARTITION_READ_LOCK
#define OTP_CTRL_VENDOR_HASHES_MANUF_PARTITION_READ_LOCK                                            (0x9c)
#define OTP_CTRL_VENDOR_HASHES_MANUF_PARTITION_READ_LOCK_READ_LOCK_LOW                              (0)
#define OTP_CTRL_VENDOR_HASHES_MANUF_PARTITION_READ_LOCK_READ_LOCK_MASK                             (0x1)
#endif
#define SOC_OTP_CTRL_VENDOR_HASHES_PROD_PARTITION_READ_LOCK                                         (0x700000a0)
#ifndef OTP_CTRL_VENDOR_HASHES_PROD_PARTITION_READ_LOCK
#define OTP_CTRL_VENDOR_HASHES_PROD_PARTITION_READ_LOCK                                             (0xa0)
#define OTP_CTRL_VENDOR_HASHES_PROD_PARTITION_READ_LOCK_READ_LOCK_LOW                               (0)
#define OTP_CTRL_VENDOR_HASHES_PROD_PARTITION_READ_LOCK_READ_LOCK_MASK                              (0x1)
#endif
#define SOC_OTP_CTRL_VENDOR_REVOCATIONS_PROD_PARTITION_READ_LOCK                                    (0x700000a4)
#ifndef OTP_CTRL_VENDOR_REVOCATIONS_PROD_PARTITION_READ_LOCK
#define OTP_CTRL_VENDOR_REVOCATIONS_PROD_PARTITION_READ_LOCK                                        (0xa4)
#define OTP_CTRL_VENDOR_REVOCATIONS_PROD_PARTITION_READ_LOCK_READ_LOCK_LOW                          (0)
#define OTP_CTRL_VENDOR_REVOCATIONS_PROD_PARTITION_READ_LOCK_READ_LOCK_MASK                         (0x1)
#endif
#define SOC_OTP_CTRL_VENDOR_NON_SECRET_PROD_PARTITION_READ_LOCK                                     (0x700000a8)
#ifndef OTP_CTRL_VENDOR_NON_SECRET_PROD_PARTITION_READ_LOCK
#define OTP_CTRL_VENDOR_NON_SECRET_PROD_PARTITION_READ_LOCK                                         (0xa8)
#define OTP_CTRL_VENDOR_NON_SECRET_PROD_PARTITION_READ_LOCK_READ_LOCK_LOW                           (0)
#define OTP_CTRL_VENDOR_NON_SECRET_PROD_PARTITION_READ_LOCK_READ_LOCK_MASK                          (0x1)
#endif
#define SOC_OTP_CTRL_VENDOR_PK_HASH_VOLATILE_LOCK                                                   (0x700000ac)
#ifndef OTP_CTRL_VENDOR_PK_HASH_VOLATILE_LOCK
#define OTP_CTRL_VENDOR_PK_HASH_VOLATILE_LOCK                                                       (0xac)
#endif
#define SOC_OTP_CTRL_SECRET_TEST_UNLOCK_PARTITION_DIGEST_START                                      (0x700000b0)
#define SOC_OTP_CTRL_SECRET_TEST_UNLOCK_PARTITION_DIGEST_DIGEST_0                                   (0x700000b0)
#ifndef OTP_CTRL_SECRET_TEST_UNLOCK_PARTITION_DIGEST_DIGEST_0
#define OTP_CTRL_SECRET_TEST_UNLOCK_PARTITION_DIGEST_DIGEST_0                                       (0xb0)
#endif
#define SOC_OTP_CTRL_SECRET_TEST_UNLOCK_PARTITION_DIGEST_DIGEST_1                                   (0x700000b4)
#ifndef OTP_CTRL_SECRET_TEST_UNLOCK_PARTITION_DIGEST_DIGEST_1
#define OTP_CTRL_SECRET_TEST_UNLOCK_PARTITION_DIGEST_DIGEST_1                                       (0xb4)
#endif
#define SOC_OTP_CTRL_SECRET_MANUF_PARTITION_DIGEST_START                                            (0x700000b8)
#define SOC_OTP_CTRL_SECRET_MANUF_PARTITION_DIGEST_DIGEST_0                                         (0x700000b8)
#ifndef OTP_CTRL_SECRET_MANUF_PARTITION_DIGEST_DIGEST_0
#define OTP_CTRL_SECRET_MANUF_PARTITION_DIGEST_DIGEST_0                                             (0xb8)
#endif
#define SOC_OTP_CTRL_SECRET_MANUF_PARTITION_DIGEST_DIGEST_1                                         (0x700000bc)
#ifndef OTP_CTRL_SECRET_MANUF_PARTITION_DIGEST_DIGEST_1
#define OTP_CTRL_SECRET_MANUF_PARTITION_DIGEST_DIGEST_1                                             (0xbc)
#endif
#define SOC_OTP_CTRL_SECRET_PROD_PARTITION_0_DIGEST_START                                           (0x700000c0)
#define SOC_OTP_CTRL_SECRET_PROD_PARTITION_0_DIGEST_DIGEST_0                                        (0x700000c0)
#ifndef OTP_CTRL_SECRET_PROD_PARTITION_0_DIGEST_DIGEST_0
#define OTP_CTRL_SECRET_PROD_PARTITION_0_DIGEST_DIGEST_0                                            (0xc0)
#endif
#define SOC_OTP_CTRL_SECRET_PROD_PARTITION_0_DIGEST_DIGEST_1                                        (0x700000c4)
#ifndef OTP_CTRL_SECRET_PROD_PARTITION_0_DIGEST_DIGEST_1
#define OTP_CTRL_SECRET_PROD_PARTITION_0_DIGEST_DIGEST_1                                            (0xc4)
#endif
#define SOC_OTP_CTRL_SECRET_PROD_PARTITION_1_DIGEST_START                                           (0x700000c8)
#define SOC_OTP_CTRL_SECRET_PROD_PARTITION_1_DIGEST_DIGEST_0                                        (0x700000c8)
#ifndef OTP_CTRL_SECRET_PROD_PARTITION_1_DIGEST_DIGEST_0
#define OTP_CTRL_SECRET_PROD_PARTITION_1_DIGEST_DIGEST_0                                            (0xc8)
#endif
#define SOC_OTP_CTRL_SECRET_PROD_PARTITION_1_DIGEST_DIGEST_1                                        (0x700000cc)
#ifndef OTP_CTRL_SECRET_PROD_PARTITION_1_DIGEST_DIGEST_1
#define OTP_CTRL_SECRET_PROD_PARTITION_1_DIGEST_DIGEST_1                                            (0xcc)
#endif
#define SOC_OTP_CTRL_SECRET_PROD_PARTITION_2_DIGEST_START                                           (0x700000d0)
#define SOC_OTP_CTRL_SECRET_PROD_PARTITION_2_DIGEST_DIGEST_0                                        (0x700000d0)
#ifndef OTP_CTRL_SECRET_PROD_PARTITION_2_DIGEST_DIGEST_0
#define OTP_CTRL_SECRET_PROD_PARTITION_2_DIGEST_DIGEST_0                                            (0xd0)
#endif
#define SOC_OTP_CTRL_SECRET_PROD_PARTITION_2_DIGEST_DIGEST_1                                        (0x700000d4)
#ifndef OTP_CTRL_SECRET_PROD_PARTITION_2_DIGEST_DIGEST_1
#define OTP_CTRL_SECRET_PROD_PARTITION_2_DIGEST_DIGEST_1                                            (0xd4)
#endif
#define SOC_OTP_CTRL_SECRET_PROD_PARTITION_3_DIGEST_START                                           (0x700000d8)
#define SOC_OTP_CTRL_SECRET_PROD_PARTITION_3_DIGEST_DIGEST_0                                        (0x700000d8)
#ifndef OTP_CTRL_SECRET_PROD_PARTITION_3_DIGEST_DIGEST_0
#define OTP_CTRL_SECRET_PROD_PARTITION_3_DIGEST_DIGEST_0                                            (0xd8)
#endif
#define SOC_OTP_CTRL_SECRET_PROD_PARTITION_3_DIGEST_DIGEST_1                                        (0x700000dc)
#ifndef OTP_CTRL_SECRET_PROD_PARTITION_3_DIGEST_DIGEST_1
#define OTP_CTRL_SECRET_PROD_PARTITION_3_DIGEST_DIGEST_1                                            (0xdc)
#endif
#define SOC_OTP_CTRL_SW_MANUF_PARTITION_DIGEST_START                                                (0x700000e0)
#define SOC_OTP_CTRL_SW_MANUF_PARTITION_DIGEST_DIGEST_0                                             (0x700000e0)
#ifndef OTP_CTRL_SW_MANUF_PARTITION_DIGEST_DIGEST_0
#define OTP_CTRL_SW_MANUF_PARTITION_DIGEST_DIGEST_0                                                 (0xe0)
#endif
#define SOC_OTP_CTRL_SW_MANUF_PARTITION_DIGEST_DIGEST_1                                             (0x700000e4)
#ifndef OTP_CTRL_SW_MANUF_PARTITION_DIGEST_DIGEST_1
#define OTP_CTRL_SW_MANUF_PARTITION_DIGEST_DIGEST_1                                                 (0xe4)
#endif
#define SOC_OTP_CTRL_SECRET_LC_TRANSITION_PARTITION_DIGEST_START                                    (0x700000e8)
#define SOC_OTP_CTRL_SECRET_LC_TRANSITION_PARTITION_DIGEST_DIGEST_0                                 (0x700000e8)
#ifndef OTP_CTRL_SECRET_LC_TRANSITION_PARTITION_DIGEST_DIGEST_0
#define OTP_CTRL_SECRET_LC_TRANSITION_PARTITION_DIGEST_DIGEST_0                                     (0xe8)
#endif
#define SOC_OTP_CTRL_SECRET_LC_TRANSITION_PARTITION_DIGEST_DIGEST_1                                 (0x700000ec)
#ifndef OTP_CTRL_SECRET_LC_TRANSITION_PARTITION_DIGEST_DIGEST_1
#define OTP_CTRL_SECRET_LC_TRANSITION_PARTITION_DIGEST_DIGEST_1                                     (0xec)
#endif
#define SOC_OTP_CTRL_VENDOR_TEST_PARTITION_DIGEST_START                                             (0x700000f0)
#define SOC_OTP_CTRL_VENDOR_TEST_PARTITION_DIGEST_DIGEST_0                                          (0x700000f0)
#ifndef OTP_CTRL_VENDOR_TEST_PARTITION_DIGEST_DIGEST_0
#define OTP_CTRL_VENDOR_TEST_PARTITION_DIGEST_DIGEST_0                                              (0xf0)
#endif
#define SOC_OTP_CTRL_VENDOR_TEST_PARTITION_DIGEST_DIGEST_1                                          (0x700000f4)
#ifndef OTP_CTRL_VENDOR_TEST_PARTITION_DIGEST_DIGEST_1
#define OTP_CTRL_VENDOR_TEST_PARTITION_DIGEST_DIGEST_1                                              (0xf4)
#endif
#define SOC_OTP_CTRL_VENDOR_HASHES_MANUF_PARTITION_DIGEST_START                                     (0x700000f8)
#define SOC_OTP_CTRL_VENDOR_HASHES_MANUF_PARTITION_DIGEST_DIGEST_0                                  (0x700000f8)
#ifndef OTP_CTRL_VENDOR_HASHES_MANUF_PARTITION_DIGEST_DIGEST_0
#define OTP_CTRL_VENDOR_HASHES_MANUF_PARTITION_DIGEST_DIGEST_0                                      (0xf8)
#endif
#define SOC_OTP_CTRL_VENDOR_HASHES_MANUF_PARTITION_DIGEST_DIGEST_1                                  (0x700000fc)
#ifndef OTP_CTRL_VENDOR_HASHES_MANUF_PARTITION_DIGEST_DIGEST_1
#define OTP_CTRL_VENDOR_HASHES_MANUF_PARTITION_DIGEST_DIGEST_1                                      (0xfc)
#endif
#define SOC_OTP_CTRL_VENDOR_HASHES_PROD_PARTITION_DIGEST_START                                      (0x70000100)
#define SOC_OTP_CTRL_VENDOR_HASHES_PROD_PARTITION_DIGEST_DIGEST_0                                   (0x70000100)
#ifndef OTP_CTRL_VENDOR_HASHES_PROD_PARTITION_DIGEST_DIGEST_0
#define OTP_CTRL_VENDOR_HASHES_PROD_PARTITION_DIGEST_DIGEST_0                                       (0x100)
#endif
#define SOC_OTP_CTRL_VENDOR_HASHES_PROD_PARTITION_DIGEST_DIGEST_1                                   (0x70000104)
#ifndef OTP_CTRL_VENDOR_HASHES_PROD_PARTITION_DIGEST_DIGEST_1
#define OTP_CTRL_VENDOR_HASHES_PROD_PARTITION_DIGEST_DIGEST_1                                       (0x104)
#endif
#define SOC_OTP_CTRL_VENDOR_REVOCATIONS_PROD_PARTITION_DIGEST_START                                 (0x70000108)
#define SOC_OTP_CTRL_VENDOR_REVOCATIONS_PROD_PARTITION_DIGEST_DIGEST_0                              (0x70000108)
#ifndef OTP_CTRL_VENDOR_REVOCATIONS_PROD_PARTITION_DIGEST_DIGEST_0
#define OTP_CTRL_VENDOR_REVOCATIONS_PROD_PARTITION_DIGEST_DIGEST_0                                  (0x108)
#endif
#define SOC_OTP_CTRL_VENDOR_REVOCATIONS_PROD_PARTITION_DIGEST_DIGEST_1                              (0x7000010c)
#ifndef OTP_CTRL_VENDOR_REVOCATIONS_PROD_PARTITION_DIGEST_DIGEST_1
#define OTP_CTRL_VENDOR_REVOCATIONS_PROD_PARTITION_DIGEST_DIGEST_1                                  (0x10c)
#endif
#define SOC_OTP_CTRL_VENDOR_SECRET_PROD_PARTITION_DIGEST_START                                      (0x70000110)
#define SOC_OTP_CTRL_VENDOR_SECRET_PROD_PARTITION_DIGEST_DIGEST_0                                   (0x70000110)
#ifndef OTP_CTRL_VENDOR_SECRET_PROD_PARTITION_DIGEST_DIGEST_0
#define OTP_CTRL_VENDOR_SECRET_PROD_PARTITION_DIGEST_DIGEST_0                                       (0x110)
#endif
#define SOC_OTP_CTRL_VENDOR_SECRET_PROD_PARTITION_DIGEST_DIGEST_1                                   (0x70000114)
#ifndef OTP_CTRL_VENDOR_SECRET_PROD_PARTITION_DIGEST_DIGEST_1
#define OTP_CTRL_VENDOR_SECRET_PROD_PARTITION_DIGEST_DIGEST_1                                       (0x114)
#endif
#define SOC_OTP_CTRL_VENDOR_NON_SECRET_PROD_PARTITION_DIGEST_START                                  (0x70000118)
#define SOC_OTP_CTRL_VENDOR_NON_SECRET_PROD_PARTITION_DIGEST_DIGEST_0                               (0x70000118)
#ifndef OTP_CTRL_VENDOR_NON_SECRET_PROD_PARTITION_DIGEST_DIGEST_0
#define OTP_CTRL_VENDOR_NON_SECRET_PROD_PARTITION_DIGEST_DIGEST_0                                   (0x118)
#endif
#define SOC_OTP_CTRL_VENDOR_NON_SECRET_PROD_PARTITION_DIGEST_DIGEST_1                               (0x7000011c)
#ifndef OTP_CTRL_VENDOR_NON_SECRET_PROD_PARTITION_DIGEST_DIGEST_1
#define OTP_CTRL_VENDOR_NON_SECRET_PROD_PARTITION_DIGEST_DIGEST_1                                   (0x11c)
#endif
#define SOC_OTP_CTRL_CSR0                                                                           (0x70000120)
#ifndef OTP_CTRL_CSR0
#define OTP_CTRL_CSR0                                                                               (0x120)
#define OTP_CTRL_CSR0_FIELD0_LOW                                                                    (0)
#define OTP_CTRL_CSR0_FIELD0_MASK                                                                   (0x1)
#define OTP_CTRL_CSR0_FIELD1_LOW                                                                    (1)
#define OTP_CTRL_CSR0_FIELD1_MASK                                                                   (0x2)
#define OTP_CTRL_CSR0_FIELD2_LOW                                                                    (2)
#define OTP_CTRL_CSR0_FIELD2_MASK                                                                   (0x4)
#define OTP_CTRL_CSR0_FIELD3_LOW                                                                    (4)
#define OTP_CTRL_CSR0_FIELD3_MASK                                                                   (0x3ff0)
#define OTP_CTRL_CSR0_FIELD4_LOW                                                                    (16)
#define OTP_CTRL_CSR0_FIELD4_MASK                                                                   (0x7ff0000)
#endif
#define SOC_OTP_CTRL_CSR1                                                                           (0x70000124)
#ifndef OTP_CTRL_CSR1
#define OTP_CTRL_CSR1                                                                               (0x124)
#define OTP_CTRL_CSR1_FIELD0_LOW                                                                    (0)
#define OTP_CTRL_CSR1_FIELD0_MASK                                                                   (0x7f)
#define OTP_CTRL_CSR1_FIELD1_LOW                                                                    (7)
#define OTP_CTRL_CSR1_FIELD1_MASK                                                                   (0x80)
#define OTP_CTRL_CSR1_FIELD2_LOW                                                                    (8)
#define OTP_CTRL_CSR1_FIELD2_MASK                                                                   (0x7f00)
#define OTP_CTRL_CSR1_FIELD3_LOW                                                                    (15)
#define OTP_CTRL_CSR1_FIELD3_MASK                                                                   (0x8000)
#define OTP_CTRL_CSR1_FIELD4_LOW                                                                    (16)
#define OTP_CTRL_CSR1_FIELD4_MASK                                                                   (0xffff0000)
#endif
#define SOC_OTP_CTRL_CSR2                                                                           (0x70000128)
#ifndef OTP_CTRL_CSR2
#define OTP_CTRL_CSR2                                                                               (0x128)
#define OTP_CTRL_CSR2_FIELD0_LOW                                                                    (0)
#define OTP_CTRL_CSR2_FIELD0_MASK                                                                   (0x1)
#endif
#define SOC_OTP_CTRL_CSR3                                                                           (0x7000012c)
#ifndef OTP_CTRL_CSR3
#define OTP_CTRL_CSR3                                                                               (0x12c)
#define OTP_CTRL_CSR3_FIELD0_LOW                                                                    (0)
#define OTP_CTRL_CSR3_FIELD0_MASK                                                                   (0x7)
#define OTP_CTRL_CSR3_FIELD1_LOW                                                                    (4)
#define OTP_CTRL_CSR3_FIELD1_MASK                                                                   (0x3ff0)
#define OTP_CTRL_CSR3_FIELD2_LOW                                                                    (16)
#define OTP_CTRL_CSR3_FIELD2_MASK                                                                   (0x10000)
#define OTP_CTRL_CSR3_FIELD3_LOW                                                                    (17)
#define OTP_CTRL_CSR3_FIELD3_MASK                                                                   (0x20000)
#define OTP_CTRL_CSR3_FIELD4_LOW                                                                    (18)
#define OTP_CTRL_CSR3_FIELD4_MASK                                                                   (0x40000)
#define OTP_CTRL_CSR3_FIELD5_LOW                                                                    (19)
#define OTP_CTRL_CSR3_FIELD5_MASK                                                                   (0x80000)
#define OTP_CTRL_CSR3_FIELD6_LOW                                                                    (20)
#define OTP_CTRL_CSR3_FIELD6_MASK                                                                   (0x100000)
#define OTP_CTRL_CSR3_FIELD7_LOW                                                                    (21)
#define OTP_CTRL_CSR3_FIELD7_MASK                                                                   (0x200000)
#define OTP_CTRL_CSR3_FIELD8_LOW                                                                    (22)
#define OTP_CTRL_CSR3_FIELD8_MASK                                                                   (0x400000)
#endif
#define SOC_OTP_CTRL_CSR4                                                                           (0x70000130)
#ifndef OTP_CTRL_CSR4
#define OTP_CTRL_CSR4                                                                               (0x130)
#define OTP_CTRL_CSR4_FIELD0_LOW                                                                    (0)
#define OTP_CTRL_CSR4_FIELD0_MASK                                                                   (0x3ff)
#define OTP_CTRL_CSR4_FIELD1_LOW                                                                    (12)
#define OTP_CTRL_CSR4_FIELD1_MASK                                                                   (0x1000)
#define OTP_CTRL_CSR4_FIELD2_LOW                                                                    (13)
#define OTP_CTRL_CSR4_FIELD2_MASK                                                                   (0x2000)
#define OTP_CTRL_CSR4_FIELD3_LOW                                                                    (14)
#define OTP_CTRL_CSR4_FIELD3_MASK                                                                   (0x4000)
#endif
#define SOC_OTP_CTRL_CSR5                                                                           (0x70000134)
#ifndef OTP_CTRL_CSR5
#define OTP_CTRL_CSR5                                                                               (0x134)
#define OTP_CTRL_CSR5_FIELD0_LOW                                                                    (0)
#define OTP_CTRL_CSR5_FIELD0_MASK                                                                   (0x3f)
#define OTP_CTRL_CSR5_FIELD1_LOW                                                                    (6)
#define OTP_CTRL_CSR5_FIELD1_MASK                                                                   (0xc0)
#define OTP_CTRL_CSR5_FIELD2_LOW                                                                    (8)
#define OTP_CTRL_CSR5_FIELD2_MASK                                                                   (0x100)
#define OTP_CTRL_CSR5_FIELD3_LOW                                                                    (9)
#define OTP_CTRL_CSR5_FIELD3_MASK                                                                   (0xe00)
#define OTP_CTRL_CSR5_FIELD4_LOW                                                                    (12)
#define OTP_CTRL_CSR5_FIELD4_MASK                                                                   (0x1000)
#define OTP_CTRL_CSR5_FIELD5_LOW                                                                    (13)
#define OTP_CTRL_CSR5_FIELD5_MASK                                                                   (0x2000)
#define OTP_CTRL_CSR5_FIELD6_LOW                                                                    (16)
#define OTP_CTRL_CSR5_FIELD6_MASK                                                                   (0xffff0000)
#endif
#define SOC_OTP_CTRL_CSR6                                                                           (0x70000138)
#ifndef OTP_CTRL_CSR6
#define OTP_CTRL_CSR6                                                                               (0x138)
#define OTP_CTRL_CSR6_FIELD0_LOW                                                                    (0)
#define OTP_CTRL_CSR6_FIELD0_MASK                                                                   (0x3ff)
#define OTP_CTRL_CSR6_FIELD1_LOW                                                                    (11)
#define OTP_CTRL_CSR6_FIELD1_MASK                                                                   (0x800)
#define OTP_CTRL_CSR6_FIELD2_LOW                                                                    (12)
#define OTP_CTRL_CSR6_FIELD2_MASK                                                                   (0x1000)
#define OTP_CTRL_CSR6_FIELD3_LOW                                                                    (16)
#define OTP_CTRL_CSR6_FIELD3_MASK                                                                   (0xffff0000)
#endif
#define SOC_OTP_CTRL_CSR7                                                                           (0x7000013c)
#ifndef OTP_CTRL_CSR7
#define OTP_CTRL_CSR7                                                                               (0x13c)
#define OTP_CTRL_CSR7_FIELD0_LOW                                                                    (0)
#define OTP_CTRL_CSR7_FIELD0_MASK                                                                   (0x3f)
#define OTP_CTRL_CSR7_FIELD1_LOW                                                                    (8)
#define OTP_CTRL_CSR7_FIELD1_MASK                                                                   (0x700)
#define OTP_CTRL_CSR7_FIELD2_LOW                                                                    (14)
#define OTP_CTRL_CSR7_FIELD2_MASK                                                                   (0x4000)
#define OTP_CTRL_CSR7_FIELD3_LOW                                                                    (15)
#define OTP_CTRL_CSR7_FIELD3_MASK                                                                   (0x8000)
#endif
#define SOC_LC_CTRL_BASE_ADDR                                                                       (0x70000400)
#define SOC_LC_CTRL_ALERT_TEST                                                                      (0x70000400)
#ifndef LC_CTRL_ALERT_TEST
#define LC_CTRL_ALERT_TEST                                                                          (0x0)
#define LC_CTRL_ALERT_TEST_FATAL_PROG_ERROR_LOW                                                     (0)
#define LC_CTRL_ALERT_TEST_FATAL_PROG_ERROR_MASK                                                    (0x1)
#define LC_CTRL_ALERT_TEST_FATAL_STATE_ERROR_LOW                                                    (1)
#define LC_CTRL_ALERT_TEST_FATAL_STATE_ERROR_MASK                                                   (0x2)
#define LC_CTRL_ALERT_TEST_FATAL_BUS_INTEG_ERROR_LOW                                                (2)
#define LC_CTRL_ALERT_TEST_FATAL_BUS_INTEG_ERROR_MASK                                               (0x4)
#endif
#define SOC_LC_CTRL_STATUS                                                                          (0x70000404)
#ifndef LC_CTRL_STATUS
#define LC_CTRL_STATUS                                                                              (0x4)
#define LC_CTRL_STATUS_INITIALIZED_LOW                                                              (0)
#define LC_CTRL_STATUS_INITIALIZED_MASK                                                             (0x1)
#define LC_CTRL_STATUS_READY_LOW                                                                    (1)
#define LC_CTRL_STATUS_READY_MASK                                                                   (0x2)
#define LC_CTRL_STATUS_EXT_CLOCK_SWITCHED_LOW                                                       (2)
#define LC_CTRL_STATUS_EXT_CLOCK_SWITCHED_MASK                                                      (0x4)
#define LC_CTRL_STATUS_TRANSITION_SUCCESSFUL_LOW                                                    (3)
#define LC_CTRL_STATUS_TRANSITION_SUCCESSFUL_MASK                                                   (0x8)
#define LC_CTRL_STATUS_TRANSITION_COUNT_ERROR_LOW                                                   (4)
#define LC_CTRL_STATUS_TRANSITION_COUNT_ERROR_MASK                                                  (0x10)
#define LC_CTRL_STATUS_TRANSITION_ERROR_LOW                                                         (5)
#define LC_CTRL_STATUS_TRANSITION_ERROR_MASK                                                        (0x20)
#define LC_CTRL_STATUS_TOKEN_ERROR_LOW                                                              (6)
#define LC_CTRL_STATUS_TOKEN_ERROR_MASK                                                             (0x40)
#define LC_CTRL_STATUS_FLASH_RMA_ERROR_LOW                                                          (7)
#define LC_CTRL_STATUS_FLASH_RMA_ERROR_MASK                                                         (0x80)
#define LC_CTRL_STATUS_OTP_ERROR_LOW                                                                (8)
#define LC_CTRL_STATUS_OTP_ERROR_MASK                                                               (0x100)
#define LC_CTRL_STATUS_STATE_ERROR_LOW                                                              (9)
#define LC_CTRL_STATUS_STATE_ERROR_MASK                                                             (0x200)
#define LC_CTRL_STATUS_BUS_INTEG_ERROR_LOW                                                          (10)
#define LC_CTRL_STATUS_BUS_INTEG_ERROR_MASK                                                         (0x400)
#define LC_CTRL_STATUS_OTP_PARTITION_ERROR_LOW                                                      (11)
#define LC_CTRL_STATUS_OTP_PARTITION_ERROR_MASK                                                     (0x800)
#endif
#define SOC_LC_CTRL_CLAIM_TRANSITION_IF_REGWEN                                                      (0x70000408)
#ifndef LC_CTRL_CLAIM_TRANSITION_IF_REGWEN
#define LC_CTRL_CLAIM_TRANSITION_IF_REGWEN                                                          (0x8)
#define LC_CTRL_CLAIM_TRANSITION_IF_REGWEN_REGWEN_LOW                                               (0)
#define LC_CTRL_CLAIM_TRANSITION_IF_REGWEN_REGWEN_MASK                                              (0x1)
#endif
#define SOC_LC_CTRL_CLAIM_TRANSITION_IF                                                             (0x7000040c)
#ifndef LC_CTRL_CLAIM_TRANSITION_IF
#define LC_CTRL_CLAIM_TRANSITION_IF                                                                 (0xc)
#define LC_CTRL_CLAIM_TRANSITION_IF_MUTEX_LOW                                                       (0)
#define LC_CTRL_CLAIM_TRANSITION_IF_MUTEX_MASK                                                      (0xff)
#endif
#define SOC_LC_CTRL_TRANSITION_REGWEN                                                               (0x70000410)
#ifndef LC_CTRL_TRANSITION_REGWEN
#define LC_CTRL_TRANSITION_REGWEN                                                                   (0x10)
#define LC_CTRL_TRANSITION_REGWEN_REGWEN_LOW                                                        (0)
#define LC_CTRL_TRANSITION_REGWEN_REGWEN_MASK                                                       (0x1)
#endif
#define SOC_LC_CTRL_TRANSITION_CMD                                                                  (0x70000414)
#ifndef LC_CTRL_TRANSITION_CMD
#define LC_CTRL_TRANSITION_CMD                                                                      (0x14)
#define LC_CTRL_TRANSITION_CMD_START_LOW                                                            (0)
#define LC_CTRL_TRANSITION_CMD_START_MASK                                                           (0x1)
#endif
#define SOC_LC_CTRL_TRANSITION_CTRL                                                                 (0x70000418)
#ifndef LC_CTRL_TRANSITION_CTRL
#define LC_CTRL_TRANSITION_CTRL                                                                     (0x18)
#define LC_CTRL_TRANSITION_CTRL_EXT_CLOCK_EN_LOW                                                    (0)
#define LC_CTRL_TRANSITION_CTRL_EXT_CLOCK_EN_MASK                                                   (0x1)
#define LC_CTRL_TRANSITION_CTRL_VOLATILE_RAW_UNLOCK_LOW                                             (1)
#define LC_CTRL_TRANSITION_CTRL_VOLATILE_RAW_UNLOCK_MASK                                            (0x2)
#endif
#define SOC_LC_CTRL_TRANSITION_TOKEN_0                                                              (0x7000041c)
#ifndef LC_CTRL_TRANSITION_TOKEN_0
#define LC_CTRL_TRANSITION_TOKEN_0                                                                  (0x1c)
#endif
#define SOC_LC_CTRL_TRANSITION_TOKEN_1                                                              (0x70000420)
#ifndef LC_CTRL_TRANSITION_TOKEN_1
#define LC_CTRL_TRANSITION_TOKEN_1                                                                  (0x20)
#endif
#define SOC_LC_CTRL_TRANSITION_TOKEN_2                                                              (0x70000424)
#ifndef LC_CTRL_TRANSITION_TOKEN_2
#define LC_CTRL_TRANSITION_TOKEN_2                                                                  (0x24)
#endif
#define SOC_LC_CTRL_TRANSITION_TOKEN_3                                                              (0x70000428)
#ifndef LC_CTRL_TRANSITION_TOKEN_3
#define LC_CTRL_TRANSITION_TOKEN_3                                                                  (0x28)
#endif
#define SOC_LC_CTRL_TRANSITION_TARGET                                                               (0x7000042c)
#ifndef LC_CTRL_TRANSITION_TARGET
#define LC_CTRL_TRANSITION_TARGET                                                                   (0x2c)
#define LC_CTRL_TRANSITION_TARGET_STATE_LOW                                                         (0)
#define LC_CTRL_TRANSITION_TARGET_STATE_MASK                                                        (0x3fffffff)
#endif
#define SOC_LC_CTRL_OTP_VENDOR_TEST_CTRL                                                            (0x70000430)
#ifndef LC_CTRL_OTP_VENDOR_TEST_CTRL
#define LC_CTRL_OTP_VENDOR_TEST_CTRL                                                                (0x30)
#endif
#define SOC_LC_CTRL_OTP_VENDOR_TEST_STATUS                                                          (0x70000434)
#ifndef LC_CTRL_OTP_VENDOR_TEST_STATUS
#define LC_CTRL_OTP_VENDOR_TEST_STATUS                                                              (0x34)
#endif
#define SOC_LC_CTRL_LC_STATE                                                                        (0x70000438)
#ifndef LC_CTRL_LC_STATE
#define LC_CTRL_LC_STATE                                                                            (0x38)
#define LC_CTRL_LC_STATE_STATE_LOW                                                                  (0)
#define LC_CTRL_LC_STATE_STATE_MASK                                                                 (0x3fffffff)
#endif
#define SOC_LC_CTRL_LC_TRANSITION_CNT                                                               (0x7000043c)
#ifndef LC_CTRL_LC_TRANSITION_CNT
#define LC_CTRL_LC_TRANSITION_CNT                                                                   (0x3c)
#define LC_CTRL_LC_TRANSITION_CNT_CNT_LOW                                                           (0)
#define LC_CTRL_LC_TRANSITION_CNT_CNT_MASK                                                          (0x1f)
#endif
#define SOC_LC_CTRL_LC_ID_STATE                                                                     (0x70000440)
#ifndef LC_CTRL_LC_ID_STATE
#define LC_CTRL_LC_ID_STATE                                                                         (0x40)
#endif
#define SOC_LC_CTRL_HW_REVISION0                                                                    (0x70000444)
#ifndef LC_CTRL_HW_REVISION0
#define LC_CTRL_HW_REVISION0                                                                        (0x44)
#define LC_CTRL_HW_REVISION0_PRODUCT_ID_LOW                                                         (0)
#define LC_CTRL_HW_REVISION0_PRODUCT_ID_MASK                                                        (0xffff)
#define LC_CTRL_HW_REVISION0_SILICON_CREATOR_ID_LOW                                                 (16)
#define LC_CTRL_HW_REVISION0_SILICON_CREATOR_ID_MASK                                                (0xffff0000)
#endif
#define SOC_LC_CTRL_HW_REVISION1                                                                    (0x70000448)
#ifndef LC_CTRL_HW_REVISION1
#define LC_CTRL_HW_REVISION1                                                                        (0x48)
#define LC_CTRL_HW_REVISION1_REVISION_ID_LOW                                                        (0)
#define LC_CTRL_HW_REVISION1_REVISION_ID_MASK                                                       (0xff)
#define LC_CTRL_HW_REVISION1_RESERVED_LOW                                                           (8)
#define LC_CTRL_HW_REVISION1_RESERVED_MASK                                                          (0xffffff00)
#endif
#define SOC_LC_CTRL_DEVICE_ID_0                                                                     (0x7000044c)
#ifndef LC_CTRL_DEVICE_ID_0
#define LC_CTRL_DEVICE_ID_0                                                                         (0x4c)
#endif
#define SOC_LC_CTRL_DEVICE_ID_1                                                                     (0x70000450)
#ifndef LC_CTRL_DEVICE_ID_1
#define LC_CTRL_DEVICE_ID_1                                                                         (0x50)
#endif
#define SOC_LC_CTRL_DEVICE_ID_2                                                                     (0x70000454)
#ifndef LC_CTRL_DEVICE_ID_2
#define LC_CTRL_DEVICE_ID_2                                                                         (0x54)
#endif
#define SOC_LC_CTRL_DEVICE_ID_3                                                                     (0x70000458)
#ifndef LC_CTRL_DEVICE_ID_3
#define LC_CTRL_DEVICE_ID_3                                                                         (0x58)
#endif
#define SOC_LC_CTRL_DEVICE_ID_4                                                                     (0x7000045c)
#ifndef LC_CTRL_DEVICE_ID_4
#define LC_CTRL_DEVICE_ID_4                                                                         (0x5c)
#endif
#define SOC_LC_CTRL_DEVICE_ID_5                                                                     (0x70000460)
#ifndef LC_CTRL_DEVICE_ID_5
#define LC_CTRL_DEVICE_ID_5                                                                         (0x60)
#endif
#define SOC_LC_CTRL_DEVICE_ID_6                                                                     (0x70000464)
#ifndef LC_CTRL_DEVICE_ID_6
#define LC_CTRL_DEVICE_ID_6                                                                         (0x64)
#endif
#define SOC_LC_CTRL_DEVICE_ID_7                                                                     (0x70000468)
#ifndef LC_CTRL_DEVICE_ID_7
#define LC_CTRL_DEVICE_ID_7                                                                         (0x68)
#endif
#define SOC_LC_CTRL_MANUF_STATE_0                                                                   (0x7000046c)
#ifndef LC_CTRL_MANUF_STATE_0
#define LC_CTRL_MANUF_STATE_0                                                                       (0x6c)
#endif
#define SOC_LC_CTRL_MANUF_STATE_1                                                                   (0x70000470)
#ifndef LC_CTRL_MANUF_STATE_1
#define LC_CTRL_MANUF_STATE_1                                                                       (0x70)
#endif
#define SOC_LC_CTRL_MANUF_STATE_2                                                                   (0x70000474)
#ifndef LC_CTRL_MANUF_STATE_2
#define LC_CTRL_MANUF_STATE_2                                                                       (0x74)
#endif
#define SOC_LC_CTRL_MANUF_STATE_3                                                                   (0x70000478)
#ifndef LC_CTRL_MANUF_STATE_3
#define LC_CTRL_MANUF_STATE_3                                                                       (0x78)
#endif
#define SOC_LC_CTRL_MANUF_STATE_4                                                                   (0x7000047c)
#ifndef LC_CTRL_MANUF_STATE_4
#define LC_CTRL_MANUF_STATE_4                                                                       (0x7c)
#endif
#define SOC_LC_CTRL_MANUF_STATE_5                                                                   (0x70000480)
#ifndef LC_CTRL_MANUF_STATE_5
#define LC_CTRL_MANUF_STATE_5                                                                       (0x80)
#endif
#define SOC_LC_CTRL_MANUF_STATE_6                                                                   (0x70000484)
#ifndef LC_CTRL_MANUF_STATE_6
#define LC_CTRL_MANUF_STATE_6                                                                       (0x84)
#endif
#define SOC_LC_CTRL_MANUF_STATE_7                                                                   (0x70000488)
#ifndef LC_CTRL_MANUF_STATE_7
#define LC_CTRL_MANUF_STATE_7                                                                       (0x88)
#endif
#define SOC_MBOX_CSR_BASE_ADDR                                                                      (0xa0020000)
#define SOC_MBOX_CSR_MBOX_LOCK                                                                      (0xa0020000)
#ifndef MBOX_CSR_MBOX_LOCK
#define MBOX_CSR_MBOX_LOCK                                                                          (0x0)
#define MBOX_CSR_MBOX_LOCK_LOCK_LOW                                                                 (0)
#define MBOX_CSR_MBOX_LOCK_LOCK_MASK                                                                (0x1)
#endif
#define SOC_MBOX_CSR_MBOX_USER                                                                      (0xa0020004)
#ifndef MBOX_CSR_MBOX_USER
#define MBOX_CSR_MBOX_USER                                                                          (0x4)
#endif
#define SOC_MBOX_CSR_MBOX_CMD                                                                       (0xa0020008)
#ifndef MBOX_CSR_MBOX_CMD
#define MBOX_CSR_MBOX_CMD                                                                           (0x8)
#endif
#define SOC_MBOX_CSR_MBOX_DLEN                                                                      (0xa002000c)
#ifndef MBOX_CSR_MBOX_DLEN
#define MBOX_CSR_MBOX_DLEN                                                                          (0xc)
#endif
#define SOC_MBOX_CSR_MBOX_DATAIN                                                                    (0xa0020010)
#ifndef MBOX_CSR_MBOX_DATAIN
#define MBOX_CSR_MBOX_DATAIN                                                                        (0x10)
#endif
#define SOC_MBOX_CSR_MBOX_DATAOUT                                                                   (0xa0020014)
#ifndef MBOX_CSR_MBOX_DATAOUT
#define MBOX_CSR_MBOX_DATAOUT                                                                       (0x14)
#endif
#define SOC_MBOX_CSR_MBOX_EXECUTE                                                                   (0xa0020018)
#ifndef MBOX_CSR_MBOX_EXECUTE
#define MBOX_CSR_MBOX_EXECUTE                                                                       (0x18)
#define MBOX_CSR_MBOX_EXECUTE_EXECUTE_LOW                                                           (0)
#define MBOX_CSR_MBOX_EXECUTE_EXECUTE_MASK                                                          (0x1)
#endif
#define SOC_MBOX_CSR_MBOX_STATUS                                                                    (0xa002001c)
#ifndef MBOX_CSR_MBOX_STATUS
#define MBOX_CSR_MBOX_STATUS                                                                        (0x1c)
#define MBOX_CSR_MBOX_STATUS_STATUS_LOW                                                             (0)
#define MBOX_CSR_MBOX_STATUS_STATUS_MASK                                                            (0xf)
#define MBOX_CSR_MBOX_STATUS_ECC_SINGLE_ERROR_LOW                                                   (4)
#define MBOX_CSR_MBOX_STATUS_ECC_SINGLE_ERROR_MASK                                                  (0x10)
#define MBOX_CSR_MBOX_STATUS_ECC_DOUBLE_ERROR_LOW                                                   (5)
#define MBOX_CSR_MBOX_STATUS_ECC_DOUBLE_ERROR_MASK                                                  (0x20)
#define MBOX_CSR_MBOX_STATUS_MBOX_FSM_PS_LOW                                                        (6)
#define MBOX_CSR_MBOX_STATUS_MBOX_FSM_PS_MASK                                                       (0x1c0)
#define MBOX_CSR_MBOX_STATUS_SOC_HAS_LOCK_LOW                                                       (9)
#define MBOX_CSR_MBOX_STATUS_SOC_HAS_LOCK_MASK                                                      (0x200)
#define MBOX_CSR_MBOX_STATUS_MBOX_RDPTR_LOW                                                         (10)
#define MBOX_CSR_MBOX_STATUS_MBOX_RDPTR_MASK                                                        (0x3fffc00)
#define MBOX_CSR_MBOX_STATUS_TAP_HAS_LOCK_LOW                                                       (26)
#define MBOX_CSR_MBOX_STATUS_TAP_HAS_LOCK_MASK                                                      (0x4000000)
#endif
#define SOC_MBOX_CSR_MBOX_UNLOCK                                                                    (0xa0020020)
#ifndef MBOX_CSR_MBOX_UNLOCK
#define MBOX_CSR_MBOX_UNLOCK                                                                        (0x20)
#define MBOX_CSR_MBOX_UNLOCK_UNLOCK_LOW                                                             (0)
#define MBOX_CSR_MBOX_UNLOCK_UNLOCK_MASK                                                            (0x1)
#endif
#define SOC_MBOX_CSR_TAP_MODE                                                                       (0xa0020024)
#ifndef MBOX_CSR_TAP_MODE
#define MBOX_CSR_TAP_MODE                                                                           (0x24)
#define MBOX_CSR_TAP_MODE_ENABLED_LOW                                                               (0)
#define MBOX_CSR_TAP_MODE_ENABLED_MASK                                                              (0x1)
#endif
#define SOC_SHA512_ACC_CSR_BASE_ADDR                                                                (0xa0021000)
#define SOC_SHA512_ACC_CSR_LOCK                                                                     (0xa0021000)
#ifndef SHA512_ACC_CSR_LOCK
#define SHA512_ACC_CSR_LOCK                                                                         (0x0)
#define SHA512_ACC_CSR_LOCK_LOCK_LOW                                                                (0)
#define SHA512_ACC_CSR_LOCK_LOCK_MASK                                                               (0x1)
#endif
#define SOC_SHA512_ACC_CSR_USER                                                                     (0xa0021004)
#ifndef SHA512_ACC_CSR_USER
#define SHA512_ACC_CSR_USER                                                                         (0x4)
#endif
#define SOC_SHA512_ACC_CSR_MODE                                                                     (0xa0021008)
#ifndef SHA512_ACC_CSR_MODE
#define SHA512_ACC_CSR_MODE                                                                         (0x8)
#define SHA512_ACC_CSR_MODE_MODE_LOW                                                                (0)
#define SHA512_ACC_CSR_MODE_MODE_MASK                                                               (0x3)
#define SHA512_ACC_CSR_MODE_ENDIAN_TOGGLE_LOW                                                       (2)
#define SHA512_ACC_CSR_MODE_ENDIAN_TOGGLE_MASK                                                      (0x4)
#endif
#define SOC_SHA512_ACC_CSR_START_ADDRESS                                                            (0xa002100c)
#ifndef SHA512_ACC_CSR_START_ADDRESS
#define SHA512_ACC_CSR_START_ADDRESS                                                                (0xc)
#endif
#define SOC_SHA512_ACC_CSR_DLEN                                                                     (0xa0021010)
#ifndef SHA512_ACC_CSR_DLEN
#define SHA512_ACC_CSR_DLEN                                                                         (0x10)
#endif
#define SOC_SHA512_ACC_CSR_DATAIN                                                                   (0xa0021014)
#ifndef SHA512_ACC_CSR_DATAIN
#define SHA512_ACC_CSR_DATAIN                                                                       (0x14)
#endif
#define SOC_SHA512_ACC_CSR_EXECUTE                                                                  (0xa0021018)
#ifndef SHA512_ACC_CSR_EXECUTE
#define SHA512_ACC_CSR_EXECUTE                                                                      (0x18)
#define SHA512_ACC_CSR_EXECUTE_EXECUTE_LOW                                                          (0)
#define SHA512_ACC_CSR_EXECUTE_EXECUTE_MASK                                                         (0x1)
#endif
#define SOC_SHA512_ACC_CSR_STATUS                                                                   (0xa002101c)
#ifndef SHA512_ACC_CSR_STATUS
#define SHA512_ACC_CSR_STATUS                                                                       (0x1c)
#define SHA512_ACC_CSR_STATUS_VALID_LOW                                                             (0)
#define SHA512_ACC_CSR_STATUS_VALID_MASK                                                            (0x1)
#define SHA512_ACC_CSR_STATUS_SOC_HAS_LOCK_LOW                                                      (1)
#define SHA512_ACC_CSR_STATUS_SOC_HAS_LOCK_MASK                                                     (0x2)
#endif
#define SOC_SHA512_ACC_CSR_DIGEST_0                                                                 (0xa0021020)
#ifndef SHA512_ACC_CSR_DIGEST_0
#define SHA512_ACC_CSR_DIGEST_0                                                                     (0x20)
#endif
#define SOC_SHA512_ACC_CSR_DIGEST_1                                                                 (0xa0021024)
#ifndef SHA512_ACC_CSR_DIGEST_1
#define SHA512_ACC_CSR_DIGEST_1                                                                     (0x24)
#endif
#define SOC_SHA512_ACC_CSR_DIGEST_2                                                                 (0xa0021028)
#ifndef SHA512_ACC_CSR_DIGEST_2
#define SHA512_ACC_CSR_DIGEST_2                                                                     (0x28)
#endif
#define SOC_SHA512_ACC_CSR_DIGEST_3                                                                 (0xa002102c)
#ifndef SHA512_ACC_CSR_DIGEST_3
#define SHA512_ACC_CSR_DIGEST_3                                                                     (0x2c)
#endif
#define SOC_SHA512_ACC_CSR_DIGEST_4                                                                 (0xa0021030)
#ifndef SHA512_ACC_CSR_DIGEST_4
#define SHA512_ACC_CSR_DIGEST_4                                                                     (0x30)
#endif
#define SOC_SHA512_ACC_CSR_DIGEST_5                                                                 (0xa0021034)
#ifndef SHA512_ACC_CSR_DIGEST_5
#define SHA512_ACC_CSR_DIGEST_5                                                                     (0x34)
#endif
#define SOC_SHA512_ACC_CSR_DIGEST_6                                                                 (0xa0021038)
#ifndef SHA512_ACC_CSR_DIGEST_6
#define SHA512_ACC_CSR_DIGEST_6                                                                     (0x38)
#endif
#define SOC_SHA512_ACC_CSR_DIGEST_7                                                                 (0xa002103c)
#ifndef SHA512_ACC_CSR_DIGEST_7
#define SHA512_ACC_CSR_DIGEST_7                                                                     (0x3c)
#endif
#define SOC_SHA512_ACC_CSR_DIGEST_8                                                                 (0xa0021040)
#ifndef SHA512_ACC_CSR_DIGEST_8
#define SHA512_ACC_CSR_DIGEST_8                                                                     (0x40)
#endif
#define SOC_SHA512_ACC_CSR_DIGEST_9                                                                 (0xa0021044)
#ifndef SHA512_ACC_CSR_DIGEST_9
#define SHA512_ACC_CSR_DIGEST_9                                                                     (0x44)
#endif
#define SOC_SHA512_ACC_CSR_DIGEST_10                                                                (0xa0021048)
#ifndef SHA512_ACC_CSR_DIGEST_10
#define SHA512_ACC_CSR_DIGEST_10                                                                    (0x48)
#endif
#define SOC_SHA512_ACC_CSR_DIGEST_11                                                                (0xa002104c)
#ifndef SHA512_ACC_CSR_DIGEST_11
#define SHA512_ACC_CSR_DIGEST_11                                                                    (0x4c)
#endif
#define SOC_SHA512_ACC_CSR_DIGEST_12                                                                (0xa0021050)
#ifndef SHA512_ACC_CSR_DIGEST_12
#define SHA512_ACC_CSR_DIGEST_12                                                                    (0x50)
#endif
#define SOC_SHA512_ACC_CSR_DIGEST_13                                                                (0xa0021054)
#ifndef SHA512_ACC_CSR_DIGEST_13
#define SHA512_ACC_CSR_DIGEST_13                                                                    (0x54)
#endif
#define SOC_SHA512_ACC_CSR_DIGEST_14                                                                (0xa0021058)
#ifndef SHA512_ACC_CSR_DIGEST_14
#define SHA512_ACC_CSR_DIGEST_14                                                                    (0x58)
#endif
#define SOC_SHA512_ACC_CSR_DIGEST_15                                                                (0xa002105c)
#ifndef SHA512_ACC_CSR_DIGEST_15
#define SHA512_ACC_CSR_DIGEST_15                                                                    (0x5c)
#endif
#define SOC_SHA512_ACC_CSR_CONTROL                                                                  (0xa0021060)
#ifndef SHA512_ACC_CSR_CONTROL
#define SHA512_ACC_CSR_CONTROL                                                                      (0x60)
#define SHA512_ACC_CSR_CONTROL_ZEROIZE_LOW                                                          (0)
#define SHA512_ACC_CSR_CONTROL_ZEROIZE_MASK                                                         (0x1)
#endif
#define SOC_SHA512_ACC_CSR_INTR_BLOCK_RF_START                                                      (0xa0021800)
#define SOC_SHA512_ACC_CSR_INTR_BLOCK_RF_GLOBAL_INTR_EN_R                                           (0xa0021800)
#ifndef SHA512_ACC_CSR_INTR_BLOCK_RF_GLOBAL_INTR_EN_R
#define SHA512_ACC_CSR_INTR_BLOCK_RF_GLOBAL_INTR_EN_R                                               (0x800)
#define SHA512_ACC_CSR_INTR_BLOCK_RF_GLOBAL_INTR_EN_R_ERROR_EN_LOW                                  (0)
#define SHA512_ACC_CSR_INTR_BLOCK_RF_GLOBAL_INTR_EN_R_ERROR_EN_MASK                                 (0x1)
#define SHA512_ACC_CSR_INTR_BLOCK_RF_GLOBAL_INTR_EN_R_NOTIF_EN_LOW                                  (1)
#define SHA512_ACC_CSR_INTR_BLOCK_RF_GLOBAL_INTR_EN_R_NOTIF_EN_MASK                                 (0x2)
#endif
#define SOC_SHA512_ACC_CSR_INTR_BLOCK_RF_ERROR_INTR_EN_R                                            (0xa0021804)
#ifndef SHA512_ACC_CSR_INTR_BLOCK_RF_ERROR_INTR_EN_R
#define SHA512_ACC_CSR_INTR_BLOCK_RF_ERROR_INTR_EN_R                                                (0x804)
#define SHA512_ACC_CSR_INTR_BLOCK_RF_ERROR_INTR_EN_R_ERROR0_EN_LOW                                  (0)
#define SHA512_ACC_CSR_INTR_BLOCK_RF_ERROR_INTR_EN_R_ERROR0_EN_MASK                                 (0x1)
#define SHA512_ACC_CSR_INTR_BLOCK_RF_ERROR_INTR_EN_R_ERROR1_EN_LOW                                  (1)
#define SHA512_ACC_CSR_INTR_BLOCK_RF_ERROR_INTR_EN_R_ERROR1_EN_MASK                                 (0x2)
#define SHA512_ACC_CSR_INTR_BLOCK_RF_ERROR_INTR_EN_R_ERROR2_EN_LOW                                  (2)
#define SHA512_ACC_CSR_INTR_BLOCK_RF_ERROR_INTR_EN_R_ERROR2_EN_MASK                                 (0x4)
#define SHA512_ACC_CSR_INTR_BLOCK_RF_ERROR_INTR_EN_R_ERROR3_EN_LOW                                  (3)
#define SHA512_ACC_CSR_INTR_BLOCK_RF_ERROR_INTR_EN_R_ERROR3_EN_MASK                                 (0x8)
#endif
#define SOC_SHA512_ACC_CSR_INTR_BLOCK_RF_NOTIF_INTR_EN_R                                            (0xa0021808)
#ifndef SHA512_ACC_CSR_INTR_BLOCK_RF_NOTIF_INTR_EN_R
#define SHA512_ACC_CSR_INTR_BLOCK_RF_NOTIF_INTR_EN_R                                                (0x808)
#define SHA512_ACC_CSR_INTR_BLOCK_RF_NOTIF_INTR_EN_R_NOTIF_CMD_DONE_EN_LOW                          (0)
#define SHA512_ACC_CSR_INTR_BLOCK_RF_NOTIF_INTR_EN_R_NOTIF_CMD_DONE_EN_MASK                         (0x1)
#endif
#define SOC_SHA512_ACC_CSR_INTR_BLOCK_RF_ERROR_GLOBAL_INTR_R                                        (0xa002180c)
#ifndef SHA512_ACC_CSR_INTR_BLOCK_RF_ERROR_GLOBAL_INTR_R
#define SHA512_ACC_CSR_INTR_BLOCK_RF_ERROR_GLOBAL_INTR_R                                            (0x80c)
#define SHA512_ACC_CSR_INTR_BLOCK_RF_ERROR_GLOBAL_INTR_R_AGG_STS_LOW                                (0)
#define SHA512_ACC_CSR_INTR_BLOCK_RF_ERROR_GLOBAL_INTR_R_AGG_STS_MASK                               (0x1)
#endif
#define SOC_SHA512_ACC_CSR_INTR_BLOCK_RF_NOTIF_GLOBAL_INTR_R                                        (0xa0021810)
#ifndef SHA512_ACC_CSR_INTR_BLOCK_RF_NOTIF_GLOBAL_INTR_R
#define SHA512_ACC_CSR_INTR_BLOCK_RF_NOTIF_GLOBAL_INTR_R                                            (0x810)
#define SHA512_ACC_CSR_INTR_BLOCK_RF_NOTIF_GLOBAL_INTR_R_AGG_STS_LOW                                (0)
#define SHA512_ACC_CSR_INTR_BLOCK_RF_NOTIF_GLOBAL_INTR_R_AGG_STS_MASK                               (0x1)
#endif
#define SOC_SHA512_ACC_CSR_INTR_BLOCK_RF_ERROR_INTERNAL_INTR_R                                      (0xa0021814)
#ifndef SHA512_ACC_CSR_INTR_BLOCK_RF_ERROR_INTERNAL_INTR_R
#define SHA512_ACC_CSR_INTR_BLOCK_RF_ERROR_INTERNAL_INTR_R                                          (0x814)
#define SHA512_ACC_CSR_INTR_BLOCK_RF_ERROR_INTERNAL_INTR_R_ERROR0_STS_LOW                           (0)
#define SHA512_ACC_CSR_INTR_BLOCK_RF_ERROR_INTERNAL_INTR_R_ERROR0_STS_MASK                          (0x1)
#define SHA512_ACC_CSR_INTR_BLOCK_RF_ERROR_INTERNAL_INTR_R_ERROR1_STS_LOW                           (1)
#define SHA512_ACC_CSR_INTR_BLOCK_RF_ERROR_INTERNAL_INTR_R_ERROR1_STS_MASK                          (0x2)
#define SHA512_ACC_CSR_INTR_BLOCK_RF_ERROR_INTERNAL_INTR_R_ERROR2_STS_LOW                           (2)
#define SHA512_ACC_CSR_INTR_BLOCK_RF_ERROR_INTERNAL_INTR_R_ERROR2_STS_MASK                          (0x4)
#define SHA512_ACC_CSR_INTR_BLOCK_RF_ERROR_INTERNAL_INTR_R_ERROR3_STS_LOW                           (3)
#define SHA512_ACC_CSR_INTR_BLOCK_RF_ERROR_INTERNAL_INTR_R_ERROR3_STS_MASK                          (0x8)
#endif
#define SOC_SHA512_ACC_CSR_INTR_BLOCK_RF_NOTIF_INTERNAL_INTR_R                                      (0xa0021818)
#ifndef SHA512_ACC_CSR_INTR_BLOCK_RF_NOTIF_INTERNAL_INTR_R
#define SHA512_ACC_CSR_INTR_BLOCK_RF_NOTIF_INTERNAL_INTR_R                                          (0x818)
#define SHA512_ACC_CSR_INTR_BLOCK_RF_NOTIF_INTERNAL_INTR_R_NOTIF_CMD_DONE_STS_LOW                   (0)
#define SHA512_ACC_CSR_INTR_BLOCK_RF_NOTIF_INTERNAL_INTR_R_NOTIF_CMD_DONE_STS_MASK                  (0x1)
#endif
#define SOC_SHA512_ACC_CSR_INTR_BLOCK_RF_ERROR_INTR_TRIG_R                                          (0xa002181c)
#ifndef SHA512_ACC_CSR_INTR_BLOCK_RF_ERROR_INTR_TRIG_R
#define SHA512_ACC_CSR_INTR_BLOCK_RF_ERROR_INTR_TRIG_R                                              (0x81c)
#define SHA512_ACC_CSR_INTR_BLOCK_RF_ERROR_INTR_TRIG_R_ERROR0_TRIG_LOW                              (0)
#define SHA512_ACC_CSR_INTR_BLOCK_RF_ERROR_INTR_TRIG_R_ERROR0_TRIG_MASK                             (0x1)
#define SHA512_ACC_CSR_INTR_BLOCK_RF_ERROR_INTR_TRIG_R_ERROR1_TRIG_LOW                              (1)
#define SHA512_ACC_CSR_INTR_BLOCK_RF_ERROR_INTR_TRIG_R_ERROR1_TRIG_MASK                             (0x2)
#define SHA512_ACC_CSR_INTR_BLOCK_RF_ERROR_INTR_TRIG_R_ERROR2_TRIG_LOW                              (2)
#define SHA512_ACC_CSR_INTR_BLOCK_RF_ERROR_INTR_TRIG_R_ERROR2_TRIG_MASK                             (0x4)
#define SHA512_ACC_CSR_INTR_BLOCK_RF_ERROR_INTR_TRIG_R_ERROR3_TRIG_LOW                              (3)
#define SHA512_ACC_CSR_INTR_BLOCK_RF_ERROR_INTR_TRIG_R_ERROR3_TRIG_MASK                             (0x8)
#endif
#define SOC_SHA512_ACC_CSR_INTR_BLOCK_RF_NOTIF_INTR_TRIG_R                                          (0xa0021820)
#ifndef SHA512_ACC_CSR_INTR_BLOCK_RF_NOTIF_INTR_TRIG_R
#define SHA512_ACC_CSR_INTR_BLOCK_RF_NOTIF_INTR_TRIG_R                                              (0x820)
#define SHA512_ACC_CSR_INTR_BLOCK_RF_NOTIF_INTR_TRIG_R_NOTIF_CMD_DONE_TRIG_LOW                      (0)
#define SHA512_ACC_CSR_INTR_BLOCK_RF_NOTIF_INTR_TRIG_R_NOTIF_CMD_DONE_TRIG_MASK                     (0x1)
#endif
#define SOC_SHA512_ACC_CSR_INTR_BLOCK_RF_ERROR0_INTR_COUNT_R                                        (0xa0021900)
#ifndef SHA512_ACC_CSR_INTR_BLOCK_RF_ERROR0_INTR_COUNT_R
#define SHA512_ACC_CSR_INTR_BLOCK_RF_ERROR0_INTR_COUNT_R                                            (0x900)
#endif
#define SOC_SHA512_ACC_CSR_INTR_BLOCK_RF_ERROR1_INTR_COUNT_R                                        (0xa0021904)
#ifndef SHA512_ACC_CSR_INTR_BLOCK_RF_ERROR1_INTR_COUNT_R
#define SHA512_ACC_CSR_INTR_BLOCK_RF_ERROR1_INTR_COUNT_R                                            (0x904)
#endif
#define SOC_SHA512_ACC_CSR_INTR_BLOCK_RF_ERROR2_INTR_COUNT_R                                        (0xa0021908)
#ifndef SHA512_ACC_CSR_INTR_BLOCK_RF_ERROR2_INTR_COUNT_R
#define SHA512_ACC_CSR_INTR_BLOCK_RF_ERROR2_INTR_COUNT_R                                            (0x908)
#endif
#define SOC_SHA512_ACC_CSR_INTR_BLOCK_RF_ERROR3_INTR_COUNT_R                                        (0xa002190c)
#ifndef SHA512_ACC_CSR_INTR_BLOCK_RF_ERROR3_INTR_COUNT_R
#define SHA512_ACC_CSR_INTR_BLOCK_RF_ERROR3_INTR_COUNT_R                                            (0x90c)
#endif
#define SOC_SHA512_ACC_CSR_INTR_BLOCK_RF_NOTIF_CMD_DONE_INTR_COUNT_R                                (0xa0021980)
#ifndef SHA512_ACC_CSR_INTR_BLOCK_RF_NOTIF_CMD_DONE_INTR_COUNT_R
#define SHA512_ACC_CSR_INTR_BLOCK_RF_NOTIF_CMD_DONE_INTR_COUNT_R                                    (0x980)
#endif
#define SOC_SHA512_ACC_CSR_INTR_BLOCK_RF_ERROR0_INTR_COUNT_INCR_R                                   (0xa0021a00)
#ifndef SHA512_ACC_CSR_INTR_BLOCK_RF_ERROR0_INTR_COUNT_INCR_R
#define SHA512_ACC_CSR_INTR_BLOCK_RF_ERROR0_INTR_COUNT_INCR_R                                       (0xa00)
#define SHA512_ACC_CSR_INTR_BLOCK_RF_ERROR0_INTR_COUNT_INCR_R_PULSE_LOW                             (0)
#define SHA512_ACC_CSR_INTR_BLOCK_RF_ERROR0_INTR_COUNT_INCR_R_PULSE_MASK                            (0x1)
#endif
#define SOC_SHA512_ACC_CSR_INTR_BLOCK_RF_ERROR1_INTR_COUNT_INCR_R                                   (0xa0021a04)
#ifndef SHA512_ACC_CSR_INTR_BLOCK_RF_ERROR1_INTR_COUNT_INCR_R
#define SHA512_ACC_CSR_INTR_BLOCK_RF_ERROR1_INTR_COUNT_INCR_R                                       (0xa04)
#define SHA512_ACC_CSR_INTR_BLOCK_RF_ERROR1_INTR_COUNT_INCR_R_PULSE_LOW                             (0)
#define SHA512_ACC_CSR_INTR_BLOCK_RF_ERROR1_INTR_COUNT_INCR_R_PULSE_MASK                            (0x1)
#endif
#define SOC_SHA512_ACC_CSR_INTR_BLOCK_RF_ERROR2_INTR_COUNT_INCR_R                                   (0xa0021a08)
#ifndef SHA512_ACC_CSR_INTR_BLOCK_RF_ERROR2_INTR_COUNT_INCR_R
#define SHA512_ACC_CSR_INTR_BLOCK_RF_ERROR2_INTR_COUNT_INCR_R                                       (0xa08)
#define SHA512_ACC_CSR_INTR_BLOCK_RF_ERROR2_INTR_COUNT_INCR_R_PULSE_LOW                             (0)
#define SHA512_ACC_CSR_INTR_BLOCK_RF_ERROR2_INTR_COUNT_INCR_R_PULSE_MASK                            (0x1)
#endif
#define SOC_SHA512_ACC_CSR_INTR_BLOCK_RF_ERROR3_INTR_COUNT_INCR_R                                   (0xa0021a0c)
#ifndef SHA512_ACC_CSR_INTR_BLOCK_RF_ERROR3_INTR_COUNT_INCR_R
#define SHA512_ACC_CSR_INTR_BLOCK_RF_ERROR3_INTR_COUNT_INCR_R                                       (0xa0c)
#define SHA512_ACC_CSR_INTR_BLOCK_RF_ERROR3_INTR_COUNT_INCR_R_PULSE_LOW                             (0)
#define SHA512_ACC_CSR_INTR_BLOCK_RF_ERROR3_INTR_COUNT_INCR_R_PULSE_MASK                            (0x1)
#endif
#define SOC_SHA512_ACC_CSR_INTR_BLOCK_RF_NOTIF_CMD_DONE_INTR_COUNT_INCR_R                           (0xa0021a10)
#ifndef SHA512_ACC_CSR_INTR_BLOCK_RF_NOTIF_CMD_DONE_INTR_COUNT_INCR_R
#define SHA512_ACC_CSR_INTR_BLOCK_RF_NOTIF_CMD_DONE_INTR_COUNT_INCR_R                               (0xa10)
#define SHA512_ACC_CSR_INTR_BLOCK_RF_NOTIF_CMD_DONE_INTR_COUNT_INCR_R_PULSE_LOW                     (0)
#define SHA512_ACC_CSR_INTR_BLOCK_RF_NOTIF_CMD_DONE_INTR_COUNT_INCR_R_PULSE_MASK                    (0x1)
#endif
#define SOC_SOC_IFC_REG_BASE_ADDR                                                                   (0xa0030000)
#define SOC_SOC_IFC_REG_CPTRA_HW_ERROR_FATAL                                                        (0xa0030000)
#ifndef SOC_IFC_REG_CPTRA_HW_ERROR_FATAL
#define SOC_IFC_REG_CPTRA_HW_ERROR_FATAL                                                            (0x0)
#define SOC_IFC_REG_CPTRA_HW_ERROR_FATAL_ICCM_ECC_UNC_LOW                                           (0)
#define SOC_IFC_REG_CPTRA_HW_ERROR_FATAL_ICCM_ECC_UNC_MASK                                          (0x1)
#define SOC_IFC_REG_CPTRA_HW_ERROR_FATAL_DCCM_ECC_UNC_LOW                                           (1)
#define SOC_IFC_REG_CPTRA_HW_ERROR_FATAL_DCCM_ECC_UNC_MASK                                          (0x2)
#define SOC_IFC_REG_CPTRA_HW_ERROR_FATAL_NMI_PIN_LOW                                                (2)
#define SOC_IFC_REG_CPTRA_HW_ERROR_FATAL_NMI_PIN_MASK                                               (0x4)
#define SOC_IFC_REG_CPTRA_HW_ERROR_FATAL_CRYPTO_ERR_LOW                                             (3)
#define SOC_IFC_REG_CPTRA_HW_ERROR_FATAL_CRYPTO_ERR_MASK                                            (0x8)
#define SOC_IFC_REG_CPTRA_HW_ERROR_FATAL_RSVD_LOW                                                   (4)
#define SOC_IFC_REG_CPTRA_HW_ERROR_FATAL_RSVD_MASK                                                  (0xfffffff0)
#endif
#define SOC_SOC_IFC_REG_CPTRA_HW_ERROR_NON_FATAL                                                    (0xa0030004)
#ifndef SOC_IFC_REG_CPTRA_HW_ERROR_NON_FATAL
#define SOC_IFC_REG_CPTRA_HW_ERROR_NON_FATAL                                                        (0x4)
#define SOC_IFC_REG_CPTRA_HW_ERROR_NON_FATAL_MBOX_PROT_NO_LOCK_LOW                                  (0)
#define SOC_IFC_REG_CPTRA_HW_ERROR_NON_FATAL_MBOX_PROT_NO_LOCK_MASK                                 (0x1)
#define SOC_IFC_REG_CPTRA_HW_ERROR_NON_FATAL_MBOX_PROT_OOO_LOW                                      (1)
#define SOC_IFC_REG_CPTRA_HW_ERROR_NON_FATAL_MBOX_PROT_OOO_MASK                                     (0x2)
#define SOC_IFC_REG_CPTRA_HW_ERROR_NON_FATAL_MBOX_ECC_UNC_LOW                                       (2)
#define SOC_IFC_REG_CPTRA_HW_ERROR_NON_FATAL_MBOX_ECC_UNC_MASK                                      (0x4)
#define SOC_IFC_REG_CPTRA_HW_ERROR_NON_FATAL_RSVD_LOW                                               (3)
#define SOC_IFC_REG_CPTRA_HW_ERROR_NON_FATAL_RSVD_MASK                                              (0xfffffff8)
#endif
#define SOC_SOC_IFC_REG_CPTRA_FW_ERROR_FATAL                                                        (0xa0030008)
#ifndef SOC_IFC_REG_CPTRA_FW_ERROR_FATAL
#define SOC_IFC_REG_CPTRA_FW_ERROR_FATAL                                                            (0x8)
#endif
#define SOC_SOC_IFC_REG_CPTRA_FW_ERROR_NON_FATAL                                                    (0xa003000c)
#ifndef SOC_IFC_REG_CPTRA_FW_ERROR_NON_FATAL
#define SOC_IFC_REG_CPTRA_FW_ERROR_NON_FATAL                                                        (0xc)
#endif
#define SOC_SOC_IFC_REG_CPTRA_HW_ERROR_ENC                                                          (0xa0030010)
#ifndef SOC_IFC_REG_CPTRA_HW_ERROR_ENC
#define SOC_IFC_REG_CPTRA_HW_ERROR_ENC                                                              (0x10)
#endif
#define SOC_SOC_IFC_REG_CPTRA_FW_ERROR_ENC                                                          (0xa0030014)
#ifndef SOC_IFC_REG_CPTRA_FW_ERROR_ENC
#define SOC_IFC_REG_CPTRA_FW_ERROR_ENC                                                              (0x14)
#endif
#define SOC_SOC_IFC_REG_CPTRA_FW_EXTENDED_ERROR_INFO_0                                              (0xa0030018)
#ifndef SOC_IFC_REG_CPTRA_FW_EXTENDED_ERROR_INFO_0
#define SOC_IFC_REG_CPTRA_FW_EXTENDED_ERROR_INFO_0                                                  (0x18)
#endif
#define SOC_SOC_IFC_REG_CPTRA_FW_EXTENDED_ERROR_INFO_1                                              (0xa003001c)
#ifndef SOC_IFC_REG_CPTRA_FW_EXTENDED_ERROR_INFO_1
#define SOC_IFC_REG_CPTRA_FW_EXTENDED_ERROR_INFO_1                                                  (0x1c)
#endif
#define SOC_SOC_IFC_REG_CPTRA_FW_EXTENDED_ERROR_INFO_2                                              (0xa0030020)
#ifndef SOC_IFC_REG_CPTRA_FW_EXTENDED_ERROR_INFO_2
#define SOC_IFC_REG_CPTRA_FW_EXTENDED_ERROR_INFO_2                                                  (0x20)
#endif
#define SOC_SOC_IFC_REG_CPTRA_FW_EXTENDED_ERROR_INFO_3                                              (0xa0030024)
#ifndef SOC_IFC_REG_CPTRA_FW_EXTENDED_ERROR_INFO_3
#define SOC_IFC_REG_CPTRA_FW_EXTENDED_ERROR_INFO_3                                                  (0x24)
#endif
#define SOC_SOC_IFC_REG_CPTRA_FW_EXTENDED_ERROR_INFO_4                                              (0xa0030028)
#ifndef SOC_IFC_REG_CPTRA_FW_EXTENDED_ERROR_INFO_4
#define SOC_IFC_REG_CPTRA_FW_EXTENDED_ERROR_INFO_4                                                  (0x28)
#endif
#define SOC_SOC_IFC_REG_CPTRA_FW_EXTENDED_ERROR_INFO_5                                              (0xa003002c)
#ifndef SOC_IFC_REG_CPTRA_FW_EXTENDED_ERROR_INFO_5
#define SOC_IFC_REG_CPTRA_FW_EXTENDED_ERROR_INFO_5                                                  (0x2c)
#endif
#define SOC_SOC_IFC_REG_CPTRA_FW_EXTENDED_ERROR_INFO_6                                              (0xa0030030)
#ifndef SOC_IFC_REG_CPTRA_FW_EXTENDED_ERROR_INFO_6
#define SOC_IFC_REG_CPTRA_FW_EXTENDED_ERROR_INFO_6                                                  (0x30)
#endif
#define SOC_SOC_IFC_REG_CPTRA_FW_EXTENDED_ERROR_INFO_7                                              (0xa0030034)
#ifndef SOC_IFC_REG_CPTRA_FW_EXTENDED_ERROR_INFO_7
#define SOC_IFC_REG_CPTRA_FW_EXTENDED_ERROR_INFO_7                                                  (0x34)
#endif
#define SOC_SOC_IFC_REG_CPTRA_BOOT_STATUS                                                           (0xa0030038)
#ifndef SOC_IFC_REG_CPTRA_BOOT_STATUS
#define SOC_IFC_REG_CPTRA_BOOT_STATUS                                                               (0x38)
#endif
#define SOC_SOC_IFC_REG_CPTRA_FLOW_STATUS                                                           (0xa003003c)
#ifndef SOC_IFC_REG_CPTRA_FLOW_STATUS
#define SOC_IFC_REG_CPTRA_FLOW_STATUS                                                               (0x3c)
#define SOC_IFC_REG_CPTRA_FLOW_STATUS_STATUS_LOW                                                    (0)
#define SOC_IFC_REG_CPTRA_FLOW_STATUS_STATUS_MASK                                                   (0xffffff)
#define SOC_IFC_REG_CPTRA_FLOW_STATUS_IDEVID_CSR_READY_LOW                                          (24)
#define SOC_IFC_REG_CPTRA_FLOW_STATUS_IDEVID_CSR_READY_MASK                                         (0x1000000)
#define SOC_IFC_REG_CPTRA_FLOW_STATUS_BOOT_FSM_PS_LOW                                               (25)
#define SOC_IFC_REG_CPTRA_FLOW_STATUS_BOOT_FSM_PS_MASK                                              (0xe000000)
#define SOC_IFC_REG_CPTRA_FLOW_STATUS_READY_FOR_MB_PROCESSING_LOW                                   (28)
#define SOC_IFC_REG_CPTRA_FLOW_STATUS_READY_FOR_MB_PROCESSING_MASK                                  (0x10000000)
#define SOC_IFC_REG_CPTRA_FLOW_STATUS_READY_FOR_RUNTIME_LOW                                         (29)
#define SOC_IFC_REG_CPTRA_FLOW_STATUS_READY_FOR_RUNTIME_MASK                                        (0x20000000)
#define SOC_IFC_REG_CPTRA_FLOW_STATUS_READY_FOR_FUSES_LOW                                           (30)
#define SOC_IFC_REG_CPTRA_FLOW_STATUS_READY_FOR_FUSES_MASK                                          (0x40000000)
#define SOC_IFC_REG_CPTRA_FLOW_STATUS_MAILBOX_FLOW_DONE_LOW                                         (31)
#define SOC_IFC_REG_CPTRA_FLOW_STATUS_MAILBOX_FLOW_DONE_MASK                                        (0x80000000)
#endif
#define SOC_SOC_IFC_REG_CPTRA_RESET_REASON                                                          (0xa0030040)
#ifndef SOC_IFC_REG_CPTRA_RESET_REASON
#define SOC_IFC_REG_CPTRA_RESET_REASON                                                              (0x40)
#define SOC_IFC_REG_CPTRA_RESET_REASON_FW_UPD_RESET_LOW                                             (0)
#define SOC_IFC_REG_CPTRA_RESET_REASON_FW_UPD_RESET_MASK                                            (0x1)
#define SOC_IFC_REG_CPTRA_RESET_REASON_WARM_RESET_LOW                                               (1)
#define SOC_IFC_REG_CPTRA_RESET_REASON_WARM_RESET_MASK                                              (0x2)
#endif
#define SOC_SOC_IFC_REG_CPTRA_SECURITY_STATE                                                        (0xa0030044)
#ifndef SOC_IFC_REG_CPTRA_SECURITY_STATE
#define SOC_IFC_REG_CPTRA_SECURITY_STATE                                                            (0x44)
#define SOC_IFC_REG_CPTRA_SECURITY_STATE_DEVICE_LIFECYCLE_LOW                                       (0)
#define SOC_IFC_REG_CPTRA_SECURITY_STATE_DEVICE_LIFECYCLE_MASK                                      (0x3)
#define SOC_IFC_REG_CPTRA_SECURITY_STATE_DEBUG_LOCKED_LOW                                           (2)
#define SOC_IFC_REG_CPTRA_SECURITY_STATE_DEBUG_LOCKED_MASK                                          (0x4)
#define SOC_IFC_REG_CPTRA_SECURITY_STATE_SCAN_MODE_LOW                                              (3)
#define SOC_IFC_REG_CPTRA_SECURITY_STATE_SCAN_MODE_MASK                                             (0x8)
#define SOC_IFC_REG_CPTRA_SECURITY_STATE_RSVD_LOW                                                   (4)
#define SOC_IFC_REG_CPTRA_SECURITY_STATE_RSVD_MASK                                                  (0xfffffff0)
#endif
#define SOC_SOC_IFC_REG_CPTRA_MBOX_VALID_AXI_USER_0                                                 (0xa0030048)
#ifndef SOC_IFC_REG_CPTRA_MBOX_VALID_AXI_USER_0
#define SOC_IFC_REG_CPTRA_MBOX_VALID_AXI_USER_0                                                     (0x48)
#endif
#define SOC_SOC_IFC_REG_CPTRA_MBOX_VALID_AXI_USER_1                                                 (0xa003004c)
#ifndef SOC_IFC_REG_CPTRA_MBOX_VALID_AXI_USER_1
#define SOC_IFC_REG_CPTRA_MBOX_VALID_AXI_USER_1                                                     (0x4c)
#endif
#define SOC_SOC_IFC_REG_CPTRA_MBOX_VALID_AXI_USER_2                                                 (0xa0030050)
#ifndef SOC_IFC_REG_CPTRA_MBOX_VALID_AXI_USER_2
#define SOC_IFC_REG_CPTRA_MBOX_VALID_AXI_USER_2                                                     (0x50)
#endif
#define SOC_SOC_IFC_REG_CPTRA_MBOX_VALID_AXI_USER_3                                                 (0xa0030054)
#ifndef SOC_IFC_REG_CPTRA_MBOX_VALID_AXI_USER_3
#define SOC_IFC_REG_CPTRA_MBOX_VALID_AXI_USER_3                                                     (0x54)
#endif
#define SOC_SOC_IFC_REG_CPTRA_MBOX_VALID_AXI_USER_4                                                 (0xa0030058)
#ifndef SOC_IFC_REG_CPTRA_MBOX_VALID_AXI_USER_4
#define SOC_IFC_REG_CPTRA_MBOX_VALID_AXI_USER_4                                                     (0x58)
#endif
#define SOC_SOC_IFC_REG_CPTRA_MBOX_AXI_USER_LOCK_0                                                  (0xa003005c)
#ifndef SOC_IFC_REG_CPTRA_MBOX_AXI_USER_LOCK_0
#define SOC_IFC_REG_CPTRA_MBOX_AXI_USER_LOCK_0                                                      (0x5c)
#define SOC_IFC_REG_CPTRA_MBOX_AXI_USER_LOCK_0_LOCK_LOW                                             (0)
#define SOC_IFC_REG_CPTRA_MBOX_AXI_USER_LOCK_0_LOCK_MASK                                            (0x1)
#endif
#define SOC_SOC_IFC_REG_CPTRA_MBOX_AXI_USER_LOCK_1                                                  (0xa0030060)
#ifndef SOC_IFC_REG_CPTRA_MBOX_AXI_USER_LOCK_1
#define SOC_IFC_REG_CPTRA_MBOX_AXI_USER_LOCK_1                                                      (0x60)
#define SOC_IFC_REG_CPTRA_MBOX_AXI_USER_LOCK_1_LOCK_LOW                                             (0)
#define SOC_IFC_REG_CPTRA_MBOX_AXI_USER_LOCK_1_LOCK_MASK                                            (0x1)
#endif
#define SOC_SOC_IFC_REG_CPTRA_MBOX_AXI_USER_LOCK_2                                                  (0xa0030064)
#ifndef SOC_IFC_REG_CPTRA_MBOX_AXI_USER_LOCK_2
#define SOC_IFC_REG_CPTRA_MBOX_AXI_USER_LOCK_2                                                      (0x64)
#define SOC_IFC_REG_CPTRA_MBOX_AXI_USER_LOCK_2_LOCK_LOW                                             (0)
#define SOC_IFC_REG_CPTRA_MBOX_AXI_USER_LOCK_2_LOCK_MASK                                            (0x1)
#endif
#define SOC_SOC_IFC_REG_CPTRA_MBOX_AXI_USER_LOCK_3                                                  (0xa0030068)
#ifndef SOC_IFC_REG_CPTRA_MBOX_AXI_USER_LOCK_3
#define SOC_IFC_REG_CPTRA_MBOX_AXI_USER_LOCK_3                                                      (0x68)
#define SOC_IFC_REG_CPTRA_MBOX_AXI_USER_LOCK_3_LOCK_LOW                                             (0)
#define SOC_IFC_REG_CPTRA_MBOX_AXI_USER_LOCK_3_LOCK_MASK                                            (0x1)
#endif
#define SOC_SOC_IFC_REG_CPTRA_MBOX_AXI_USER_LOCK_4                                                  (0xa003006c)
#ifndef SOC_IFC_REG_CPTRA_MBOX_AXI_USER_LOCK_4
#define SOC_IFC_REG_CPTRA_MBOX_AXI_USER_LOCK_4                                                      (0x6c)
#define SOC_IFC_REG_CPTRA_MBOX_AXI_USER_LOCK_4_LOCK_LOW                                             (0)
#define SOC_IFC_REG_CPTRA_MBOX_AXI_USER_LOCK_4_LOCK_MASK                                            (0x1)
#endif
#define SOC_SOC_IFC_REG_CPTRA_TRNG_VALID_AXI_USER                                                   (0xa0030070)
#ifndef SOC_IFC_REG_CPTRA_TRNG_VALID_AXI_USER
#define SOC_IFC_REG_CPTRA_TRNG_VALID_AXI_USER                                                       (0x70)
#endif
#define SOC_SOC_IFC_REG_CPTRA_TRNG_AXI_USER_LOCK                                                    (0xa0030074)
#ifndef SOC_IFC_REG_CPTRA_TRNG_AXI_USER_LOCK
#define SOC_IFC_REG_CPTRA_TRNG_AXI_USER_LOCK                                                        (0x74)
#define SOC_IFC_REG_CPTRA_TRNG_AXI_USER_LOCK_LOCK_LOW                                               (0)
#define SOC_IFC_REG_CPTRA_TRNG_AXI_USER_LOCK_LOCK_MASK                                              (0x1)
#endif
#define SOC_SOC_IFC_REG_CPTRA_TRNG_DATA_0                                                           (0xa0030078)
#ifndef SOC_IFC_REG_CPTRA_TRNG_DATA_0
#define SOC_IFC_REG_CPTRA_TRNG_DATA_0                                                               (0x78)
#endif
#define SOC_SOC_IFC_REG_CPTRA_TRNG_DATA_1                                                           (0xa003007c)
#ifndef SOC_IFC_REG_CPTRA_TRNG_DATA_1
#define SOC_IFC_REG_CPTRA_TRNG_DATA_1                                                               (0x7c)
#endif
#define SOC_SOC_IFC_REG_CPTRA_TRNG_DATA_2                                                           (0xa0030080)
#ifndef SOC_IFC_REG_CPTRA_TRNG_DATA_2
#define SOC_IFC_REG_CPTRA_TRNG_DATA_2                                                               (0x80)
#endif
#define SOC_SOC_IFC_REG_CPTRA_TRNG_DATA_3                                                           (0xa0030084)
#ifndef SOC_IFC_REG_CPTRA_TRNG_DATA_3
#define SOC_IFC_REG_CPTRA_TRNG_DATA_3                                                               (0x84)
#endif
#define SOC_SOC_IFC_REG_CPTRA_TRNG_DATA_4                                                           (0xa0030088)
#ifndef SOC_IFC_REG_CPTRA_TRNG_DATA_4
#define SOC_IFC_REG_CPTRA_TRNG_DATA_4                                                               (0x88)
#endif
#define SOC_SOC_IFC_REG_CPTRA_TRNG_DATA_5                                                           (0xa003008c)
#ifndef SOC_IFC_REG_CPTRA_TRNG_DATA_5
#define SOC_IFC_REG_CPTRA_TRNG_DATA_5                                                               (0x8c)
#endif
#define SOC_SOC_IFC_REG_CPTRA_TRNG_DATA_6                                                           (0xa0030090)
#ifndef SOC_IFC_REG_CPTRA_TRNG_DATA_6
#define SOC_IFC_REG_CPTRA_TRNG_DATA_6                                                               (0x90)
#endif
#define SOC_SOC_IFC_REG_CPTRA_TRNG_DATA_7                                                           (0xa0030094)
#ifndef SOC_IFC_REG_CPTRA_TRNG_DATA_7
#define SOC_IFC_REG_CPTRA_TRNG_DATA_7                                                               (0x94)
#endif
#define SOC_SOC_IFC_REG_CPTRA_TRNG_DATA_8                                                           (0xa0030098)
#ifndef SOC_IFC_REG_CPTRA_TRNG_DATA_8
#define SOC_IFC_REG_CPTRA_TRNG_DATA_8                                                               (0x98)
#endif
#define SOC_SOC_IFC_REG_CPTRA_TRNG_DATA_9                                                           (0xa003009c)
#ifndef SOC_IFC_REG_CPTRA_TRNG_DATA_9
#define SOC_IFC_REG_CPTRA_TRNG_DATA_9                                                               (0x9c)
#endif
#define SOC_SOC_IFC_REG_CPTRA_TRNG_DATA_10                                                          (0xa00300a0)
#ifndef SOC_IFC_REG_CPTRA_TRNG_DATA_10
#define SOC_IFC_REG_CPTRA_TRNG_DATA_10                                                              (0xa0)
#endif
#define SOC_SOC_IFC_REG_CPTRA_TRNG_DATA_11                                                          (0xa00300a4)
#ifndef SOC_IFC_REG_CPTRA_TRNG_DATA_11
#define SOC_IFC_REG_CPTRA_TRNG_DATA_11                                                              (0xa4)
#endif
#define SOC_SOC_IFC_REG_CPTRA_TRNG_CTRL                                                             (0xa00300a8)
#ifndef SOC_IFC_REG_CPTRA_TRNG_CTRL
#define SOC_IFC_REG_CPTRA_TRNG_CTRL                                                                 (0xa8)
#define SOC_IFC_REG_CPTRA_TRNG_CTRL_CLEAR_LOW                                                       (0)
#define SOC_IFC_REG_CPTRA_TRNG_CTRL_CLEAR_MASK                                                      (0x1)
#endif
#define SOC_SOC_IFC_REG_CPTRA_TRNG_STATUS                                                           (0xa00300ac)
#ifndef SOC_IFC_REG_CPTRA_TRNG_STATUS
#define SOC_IFC_REG_CPTRA_TRNG_STATUS                                                               (0xac)
#define SOC_IFC_REG_CPTRA_TRNG_STATUS_DATA_REQ_LOW                                                  (0)
#define SOC_IFC_REG_CPTRA_TRNG_STATUS_DATA_REQ_MASK                                                 (0x1)
#define SOC_IFC_REG_CPTRA_TRNG_STATUS_DATA_WR_DONE_LOW                                              (1)
#define SOC_IFC_REG_CPTRA_TRNG_STATUS_DATA_WR_DONE_MASK                                             (0x2)
#endif
#define SOC_SOC_IFC_REG_CPTRA_FUSE_WR_DONE                                                          (0xa00300b0)
#ifndef SOC_IFC_REG_CPTRA_FUSE_WR_DONE
#define SOC_IFC_REG_CPTRA_FUSE_WR_DONE                                                              (0xb0)
#define SOC_IFC_REG_CPTRA_FUSE_WR_DONE_DONE_LOW                                                     (0)
#define SOC_IFC_REG_CPTRA_FUSE_WR_DONE_DONE_MASK                                                    (0x1)
#endif
#define SOC_SOC_IFC_REG_CPTRA_TIMER_CONFIG                                                          (0xa00300b4)
#ifndef SOC_IFC_REG_CPTRA_TIMER_CONFIG
#define SOC_IFC_REG_CPTRA_TIMER_CONFIG                                                              (0xb4)
#endif
#define SOC_SOC_IFC_REG_CPTRA_BOOTFSM_GO                                                            (0xa00300b8)
#ifndef SOC_IFC_REG_CPTRA_BOOTFSM_GO
#define SOC_IFC_REG_CPTRA_BOOTFSM_GO                                                                (0xb8)
#define SOC_IFC_REG_CPTRA_BOOTFSM_GO_GO_LOW                                                         (0)
#define SOC_IFC_REG_CPTRA_BOOTFSM_GO_GO_MASK                                                        (0x1)
#endif
#define SOC_SOC_IFC_REG_CPTRA_DBG_MANUF_SERVICE_REG                                                 (0xa00300bc)
#ifndef SOC_IFC_REG_CPTRA_DBG_MANUF_SERVICE_REG
#define SOC_IFC_REG_CPTRA_DBG_MANUF_SERVICE_REG                                                     (0xbc)
#endif
#define SOC_SOC_IFC_REG_CPTRA_CLK_GATING_EN                                                         (0xa00300c0)
#ifndef SOC_IFC_REG_CPTRA_CLK_GATING_EN
#define SOC_IFC_REG_CPTRA_CLK_GATING_EN                                                             (0xc0)
#define SOC_IFC_REG_CPTRA_CLK_GATING_EN_CLK_GATING_EN_LOW                                           (0)
#define SOC_IFC_REG_CPTRA_CLK_GATING_EN_CLK_GATING_EN_MASK                                          (0x1)
#endif
#define SOC_SOC_IFC_REG_CPTRA_GENERIC_INPUT_WIRES_0                                                 (0xa00300c4)
#ifndef SOC_IFC_REG_CPTRA_GENERIC_INPUT_WIRES_0
#define SOC_IFC_REG_CPTRA_GENERIC_INPUT_WIRES_0                                                     (0xc4)
#endif
#define SOC_SOC_IFC_REG_CPTRA_GENERIC_INPUT_WIRES_1                                                 (0xa00300c8)
#ifndef SOC_IFC_REG_CPTRA_GENERIC_INPUT_WIRES_1
#define SOC_IFC_REG_CPTRA_GENERIC_INPUT_WIRES_1                                                     (0xc8)
#endif
#define SOC_SOC_IFC_REG_CPTRA_GENERIC_OUTPUT_WIRES_0                                                (0xa00300cc)
#ifndef SOC_IFC_REG_CPTRA_GENERIC_OUTPUT_WIRES_0
#define SOC_IFC_REG_CPTRA_GENERIC_OUTPUT_WIRES_0                                                    (0xcc)
#endif
#define SOC_SOC_IFC_REG_CPTRA_GENERIC_OUTPUT_WIRES_1                                                (0xa00300d0)
#ifndef SOC_IFC_REG_CPTRA_GENERIC_OUTPUT_WIRES_1
#define SOC_IFC_REG_CPTRA_GENERIC_OUTPUT_WIRES_1                                                    (0xd0)
#endif
#define SOC_SOC_IFC_REG_CPTRA_HW_REV_ID                                                             (0xa00300d4)
#ifndef SOC_IFC_REG_CPTRA_HW_REV_ID
#define SOC_IFC_REG_CPTRA_HW_REV_ID                                                                 (0xd4)
#define SOC_IFC_REG_CPTRA_HW_REV_ID_CPTRA_GENERATION_LOW                                            (0)
#define SOC_IFC_REG_CPTRA_HW_REV_ID_CPTRA_GENERATION_MASK                                           (0xffff)
#define SOC_IFC_REG_CPTRA_HW_REV_ID_SOC_STEPPING_ID_LOW                                             (16)
#define SOC_IFC_REG_CPTRA_HW_REV_ID_SOC_STEPPING_ID_MASK                                            (0xffff0000)
#endif
#define SOC_SOC_IFC_REG_CPTRA_FW_REV_ID_0                                                           (0xa00300d8)
#ifndef SOC_IFC_REG_CPTRA_FW_REV_ID_0
#define SOC_IFC_REG_CPTRA_FW_REV_ID_0                                                               (0xd8)
#endif
#define SOC_SOC_IFC_REG_CPTRA_FW_REV_ID_1                                                           (0xa00300dc)
#ifndef SOC_IFC_REG_CPTRA_FW_REV_ID_1
#define SOC_IFC_REG_CPTRA_FW_REV_ID_1                                                               (0xdc)
#endif
#define SOC_SOC_IFC_REG_CPTRA_HW_CONFIG                                                             (0xa00300e0)
#ifndef SOC_IFC_REG_CPTRA_HW_CONFIG
#define SOC_IFC_REG_CPTRA_HW_CONFIG                                                                 (0xe0)
#define SOC_IFC_REG_CPTRA_HW_CONFIG_ITRNG_EN_LOW                                                    (0)
#define SOC_IFC_REG_CPTRA_HW_CONFIG_ITRNG_EN_MASK                                                   (0x1)
#define SOC_IFC_REG_CPTRA_HW_CONFIG_RSVD_EN_LOW                                                     (1)
#define SOC_IFC_REG_CPTRA_HW_CONFIG_RSVD_EN_MASK                                                    (0xe)
#define SOC_IFC_REG_CPTRA_HW_CONFIG_LMS_ACC_EN_LOW                                                  (4)
#define SOC_IFC_REG_CPTRA_HW_CONFIG_LMS_ACC_EN_MASK                                                 (0x10)
#define SOC_IFC_REG_CPTRA_HW_CONFIG_SUBSYSTEM_MODE_EN_LOW                                           (5)
#define SOC_IFC_REG_CPTRA_HW_CONFIG_SUBSYSTEM_MODE_EN_MASK                                          (0x20)
#endif
#define SOC_SOC_IFC_REG_CPTRA_WDT_TIMER1_EN                                                         (0xa00300e4)
#ifndef SOC_IFC_REG_CPTRA_WDT_TIMER1_EN
#define SOC_IFC_REG_CPTRA_WDT_TIMER1_EN                                                             (0xe4)
#define SOC_IFC_REG_CPTRA_WDT_TIMER1_EN_TIMER1_EN_LOW                                               (0)
#define SOC_IFC_REG_CPTRA_WDT_TIMER1_EN_TIMER1_EN_MASK                                              (0x1)
#endif
#define SOC_SOC_IFC_REG_CPTRA_WDT_TIMER1_CTRL                                                       (0xa00300e8)
#ifndef SOC_IFC_REG_CPTRA_WDT_TIMER1_CTRL
#define SOC_IFC_REG_CPTRA_WDT_TIMER1_CTRL                                                           (0xe8)
#define SOC_IFC_REG_CPTRA_WDT_TIMER1_CTRL_TIMER1_RESTART_LOW                                        (0)
#define SOC_IFC_REG_CPTRA_WDT_TIMER1_CTRL_TIMER1_RESTART_MASK                                       (0x1)
#endif
#define SOC_SOC_IFC_REG_CPTRA_WDT_TIMER1_TIMEOUT_PERIOD_0                                           (0xa00300ec)
#ifndef SOC_IFC_REG_CPTRA_WDT_TIMER1_TIMEOUT_PERIOD_0
#define SOC_IFC_REG_CPTRA_WDT_TIMER1_TIMEOUT_PERIOD_0                                               (0xec)
#endif
#define SOC_SOC_IFC_REG_CPTRA_WDT_TIMER1_TIMEOUT_PERIOD_1                                           (0xa00300f0)
#ifndef SOC_IFC_REG_CPTRA_WDT_TIMER1_TIMEOUT_PERIOD_1
#define SOC_IFC_REG_CPTRA_WDT_TIMER1_TIMEOUT_PERIOD_1                                               (0xf0)
#endif
#define SOC_SOC_IFC_REG_CPTRA_WDT_TIMER2_EN                                                         (0xa00300f4)
#ifndef SOC_IFC_REG_CPTRA_WDT_TIMER2_EN
#define SOC_IFC_REG_CPTRA_WDT_TIMER2_EN                                                             (0xf4)
#define SOC_IFC_REG_CPTRA_WDT_TIMER2_EN_TIMER2_EN_LOW                                               (0)
#define SOC_IFC_REG_CPTRA_WDT_TIMER2_EN_TIMER2_EN_MASK                                              (0x1)
#endif
#define SOC_SOC_IFC_REG_CPTRA_WDT_TIMER2_CTRL                                                       (0xa00300f8)
#ifndef SOC_IFC_REG_CPTRA_WDT_TIMER2_CTRL
#define SOC_IFC_REG_CPTRA_WDT_TIMER2_CTRL                                                           (0xf8)
#define SOC_IFC_REG_CPTRA_WDT_TIMER2_CTRL_TIMER2_RESTART_LOW                                        (0)
#define SOC_IFC_REG_CPTRA_WDT_TIMER2_CTRL_TIMER2_RESTART_MASK                                       (0x1)
#endif
#define SOC_SOC_IFC_REG_CPTRA_WDT_TIMER2_TIMEOUT_PERIOD_0                                           (0xa00300fc)
#ifndef SOC_IFC_REG_CPTRA_WDT_TIMER2_TIMEOUT_PERIOD_0
#define SOC_IFC_REG_CPTRA_WDT_TIMER2_TIMEOUT_PERIOD_0                                               (0xfc)
#endif
#define SOC_SOC_IFC_REG_CPTRA_WDT_TIMER2_TIMEOUT_PERIOD_1                                           (0xa0030100)
#ifndef SOC_IFC_REG_CPTRA_WDT_TIMER2_TIMEOUT_PERIOD_1
#define SOC_IFC_REG_CPTRA_WDT_TIMER2_TIMEOUT_PERIOD_1                                               (0x100)
#endif
#define SOC_SOC_IFC_REG_CPTRA_WDT_STATUS                                                            (0xa0030104)
#ifndef SOC_IFC_REG_CPTRA_WDT_STATUS
#define SOC_IFC_REG_CPTRA_WDT_STATUS                                                                (0x104)
#define SOC_IFC_REG_CPTRA_WDT_STATUS_T1_TIMEOUT_LOW                                                 (0)
#define SOC_IFC_REG_CPTRA_WDT_STATUS_T1_TIMEOUT_MASK                                                (0x1)
#define SOC_IFC_REG_CPTRA_WDT_STATUS_T2_TIMEOUT_LOW                                                 (1)
#define SOC_IFC_REG_CPTRA_WDT_STATUS_T2_TIMEOUT_MASK                                                (0x2)
#endif
#define SOC_SOC_IFC_REG_CPTRA_FUSE_VALID_AXI_USER                                                   (0xa0030108)
#ifndef SOC_IFC_REG_CPTRA_FUSE_VALID_AXI_USER
#define SOC_IFC_REG_CPTRA_FUSE_VALID_AXI_USER                                                       (0x108)
#endif
#define SOC_SOC_IFC_REG_CPTRA_FUSE_AXI_USER_LOCK                                                    (0xa003010c)
#ifndef SOC_IFC_REG_CPTRA_FUSE_AXI_USER_LOCK
#define SOC_IFC_REG_CPTRA_FUSE_AXI_USER_LOCK                                                        (0x10c)
#define SOC_IFC_REG_CPTRA_FUSE_AXI_USER_LOCK_LOCK_LOW                                               (0)
#define SOC_IFC_REG_CPTRA_FUSE_AXI_USER_LOCK_LOCK_MASK                                              (0x1)
#endif
#define SOC_SOC_IFC_REG_CPTRA_WDT_CFG_0                                                             (0xa0030110)
#ifndef SOC_IFC_REG_CPTRA_WDT_CFG_0
#define SOC_IFC_REG_CPTRA_WDT_CFG_0                                                                 (0x110)
#endif
#define SOC_SOC_IFC_REG_CPTRA_WDT_CFG_1                                                             (0xa0030114)
#ifndef SOC_IFC_REG_CPTRA_WDT_CFG_1
#define SOC_IFC_REG_CPTRA_WDT_CFG_1                                                                 (0x114)
#endif
#define SOC_SOC_IFC_REG_CPTRA_ITRNG_ENTROPY_CONFIG_0                                                (0xa0030118)
#ifndef SOC_IFC_REG_CPTRA_ITRNG_ENTROPY_CONFIG_0
#define SOC_IFC_REG_CPTRA_ITRNG_ENTROPY_CONFIG_0                                                    (0x118)
#define SOC_IFC_REG_CPTRA_ITRNG_ENTROPY_CONFIG_0_LOW_THRESHOLD_LOW                                  (0)
#define SOC_IFC_REG_CPTRA_ITRNG_ENTROPY_CONFIG_0_LOW_THRESHOLD_MASK                                 (0xffff)
#define SOC_IFC_REG_CPTRA_ITRNG_ENTROPY_CONFIG_0_HIGH_THRESHOLD_LOW                                 (16)
#define SOC_IFC_REG_CPTRA_ITRNG_ENTROPY_CONFIG_0_HIGH_THRESHOLD_MASK                                (0xffff0000)
#endif
#define SOC_SOC_IFC_REG_CPTRA_ITRNG_ENTROPY_CONFIG_1                                                (0xa003011c)
#ifndef SOC_IFC_REG_CPTRA_ITRNG_ENTROPY_CONFIG_1
#define SOC_IFC_REG_CPTRA_ITRNG_ENTROPY_CONFIG_1                                                    (0x11c)
#define SOC_IFC_REG_CPTRA_ITRNG_ENTROPY_CONFIG_1_REPETITION_COUNT_LOW                               (0)
#define SOC_IFC_REG_CPTRA_ITRNG_ENTROPY_CONFIG_1_REPETITION_COUNT_MASK                              (0xffff)
#define SOC_IFC_REG_CPTRA_ITRNG_ENTROPY_CONFIG_1_RSVD_LOW                                           (16)
#define SOC_IFC_REG_CPTRA_ITRNG_ENTROPY_CONFIG_1_RSVD_MASK                                          (0xffff0000)
#endif
#define SOC_SOC_IFC_REG_CPTRA_RSVD_REG_0                                                            (0xa0030120)
#ifndef SOC_IFC_REG_CPTRA_RSVD_REG_0
#define SOC_IFC_REG_CPTRA_RSVD_REG_0                                                                (0x120)
#endif
#define SOC_SOC_IFC_REG_CPTRA_RSVD_REG_1                                                            (0xa0030124)
#ifndef SOC_IFC_REG_CPTRA_RSVD_REG_1
#define SOC_IFC_REG_CPTRA_RSVD_REG_1                                                                (0x124)
#endif
#define SOC_SOC_IFC_REG_CPTRA_HW_CAPABILITIES                                                       (0xa0030128)
#ifndef SOC_IFC_REG_CPTRA_HW_CAPABILITIES
#define SOC_IFC_REG_CPTRA_HW_CAPABILITIES                                                           (0x128)
#endif
#define SOC_SOC_IFC_REG_CPTRA_FW_CAPABILITIES                                                       (0xa003012c)
#ifndef SOC_IFC_REG_CPTRA_FW_CAPABILITIES
#define SOC_IFC_REG_CPTRA_FW_CAPABILITIES                                                           (0x12c)
#endif
#define SOC_SOC_IFC_REG_CPTRA_CAP_LOCK                                                              (0xa0030130)
#ifndef SOC_IFC_REG_CPTRA_CAP_LOCK
#define SOC_IFC_REG_CPTRA_CAP_LOCK                                                                  (0x130)
#define SOC_IFC_REG_CPTRA_CAP_LOCK_LOCK_LOW                                                         (0)
#define SOC_IFC_REG_CPTRA_CAP_LOCK_LOCK_MASK                                                        (0x1)
#endif
#define SOC_SOC_IFC_REG_CPTRA_OWNER_PK_HASH_0                                                       (0xa0030140)
#ifndef SOC_IFC_REG_CPTRA_OWNER_PK_HASH_0
#define SOC_IFC_REG_CPTRA_OWNER_PK_HASH_0                                                           (0x140)
#endif
#define SOC_SOC_IFC_REG_CPTRA_OWNER_PK_HASH_1                                                       (0xa0030144)
#ifndef SOC_IFC_REG_CPTRA_OWNER_PK_HASH_1
#define SOC_IFC_REG_CPTRA_OWNER_PK_HASH_1                                                           (0x144)
#endif
#define SOC_SOC_IFC_REG_CPTRA_OWNER_PK_HASH_2                                                       (0xa0030148)
#ifndef SOC_IFC_REG_CPTRA_OWNER_PK_HASH_2
#define SOC_IFC_REG_CPTRA_OWNER_PK_HASH_2                                                           (0x148)
#endif
#define SOC_SOC_IFC_REG_CPTRA_OWNER_PK_HASH_3                                                       (0xa003014c)
#ifndef SOC_IFC_REG_CPTRA_OWNER_PK_HASH_3
#define SOC_IFC_REG_CPTRA_OWNER_PK_HASH_3                                                           (0x14c)
#endif
#define SOC_SOC_IFC_REG_CPTRA_OWNER_PK_HASH_4                                                       (0xa0030150)
#ifndef SOC_IFC_REG_CPTRA_OWNER_PK_HASH_4
#define SOC_IFC_REG_CPTRA_OWNER_PK_HASH_4                                                           (0x150)
#endif
#define SOC_SOC_IFC_REG_CPTRA_OWNER_PK_HASH_5                                                       (0xa0030154)
#ifndef SOC_IFC_REG_CPTRA_OWNER_PK_HASH_5
#define SOC_IFC_REG_CPTRA_OWNER_PK_HASH_5                                                           (0x154)
#endif
#define SOC_SOC_IFC_REG_CPTRA_OWNER_PK_HASH_6                                                       (0xa0030158)
#ifndef SOC_IFC_REG_CPTRA_OWNER_PK_HASH_6
#define SOC_IFC_REG_CPTRA_OWNER_PK_HASH_6                                                           (0x158)
#endif
#define SOC_SOC_IFC_REG_CPTRA_OWNER_PK_HASH_7                                                       (0xa003015c)
#ifndef SOC_IFC_REG_CPTRA_OWNER_PK_HASH_7
#define SOC_IFC_REG_CPTRA_OWNER_PK_HASH_7                                                           (0x15c)
#endif
#define SOC_SOC_IFC_REG_CPTRA_OWNER_PK_HASH_8                                                       (0xa0030160)
#ifndef SOC_IFC_REG_CPTRA_OWNER_PK_HASH_8
#define SOC_IFC_REG_CPTRA_OWNER_PK_HASH_8                                                           (0x160)
#endif
#define SOC_SOC_IFC_REG_CPTRA_OWNER_PK_HASH_9                                                       (0xa0030164)
#ifndef SOC_IFC_REG_CPTRA_OWNER_PK_HASH_9
#define SOC_IFC_REG_CPTRA_OWNER_PK_HASH_9                                                           (0x164)
#endif
#define SOC_SOC_IFC_REG_CPTRA_OWNER_PK_HASH_10                                                      (0xa0030168)
#ifndef SOC_IFC_REG_CPTRA_OWNER_PK_HASH_10
#define SOC_IFC_REG_CPTRA_OWNER_PK_HASH_10                                                          (0x168)
#endif
#define SOC_SOC_IFC_REG_CPTRA_OWNER_PK_HASH_11                                                      (0xa003016c)
#ifndef SOC_IFC_REG_CPTRA_OWNER_PK_HASH_11
#define SOC_IFC_REG_CPTRA_OWNER_PK_HASH_11                                                          (0x16c)
#endif
#define SOC_SOC_IFC_REG_CPTRA_OWNER_PK_HASH_LOCK                                                    (0xa0030170)
#ifndef SOC_IFC_REG_CPTRA_OWNER_PK_HASH_LOCK
#define SOC_IFC_REG_CPTRA_OWNER_PK_HASH_LOCK                                                        (0x170)
#define SOC_IFC_REG_CPTRA_OWNER_PK_HASH_LOCK_LOCK_LOW                                               (0)
#define SOC_IFC_REG_CPTRA_OWNER_PK_HASH_LOCK_LOCK_MASK                                              (0x1)
#endif
#define SOC_SOC_IFC_REG_FUSE_UDS_SEED_0                                                             (0xa0030200)
#ifndef SOC_IFC_REG_FUSE_UDS_SEED_0
#define SOC_IFC_REG_FUSE_UDS_SEED_0                                                                 (0x200)
#endif
#define SOC_SOC_IFC_REG_FUSE_UDS_SEED_1                                                             (0xa0030204)
#ifndef SOC_IFC_REG_FUSE_UDS_SEED_1
#define SOC_IFC_REG_FUSE_UDS_SEED_1                                                                 (0x204)
#endif
#define SOC_SOC_IFC_REG_FUSE_UDS_SEED_2                                                             (0xa0030208)
#ifndef SOC_IFC_REG_FUSE_UDS_SEED_2
#define SOC_IFC_REG_FUSE_UDS_SEED_2                                                                 (0x208)
#endif
#define SOC_SOC_IFC_REG_FUSE_UDS_SEED_3                                                             (0xa003020c)
#ifndef SOC_IFC_REG_FUSE_UDS_SEED_3
#define SOC_IFC_REG_FUSE_UDS_SEED_3                                                                 (0x20c)
#endif
#define SOC_SOC_IFC_REG_FUSE_UDS_SEED_4                                                             (0xa0030210)
#ifndef SOC_IFC_REG_FUSE_UDS_SEED_4
#define SOC_IFC_REG_FUSE_UDS_SEED_4                                                                 (0x210)
#endif
#define SOC_SOC_IFC_REG_FUSE_UDS_SEED_5                                                             (0xa0030214)
#ifndef SOC_IFC_REG_FUSE_UDS_SEED_5
#define SOC_IFC_REG_FUSE_UDS_SEED_5                                                                 (0x214)
#endif
#define SOC_SOC_IFC_REG_FUSE_UDS_SEED_6                                                             (0xa0030218)
#ifndef SOC_IFC_REG_FUSE_UDS_SEED_6
#define SOC_IFC_REG_FUSE_UDS_SEED_6                                                                 (0x218)
#endif
#define SOC_SOC_IFC_REG_FUSE_UDS_SEED_7                                                             (0xa003021c)
#ifndef SOC_IFC_REG_FUSE_UDS_SEED_7
#define SOC_IFC_REG_FUSE_UDS_SEED_7                                                                 (0x21c)
#endif
#define SOC_SOC_IFC_REG_FUSE_UDS_SEED_8                                                             (0xa0030220)
#ifndef SOC_IFC_REG_FUSE_UDS_SEED_8
#define SOC_IFC_REG_FUSE_UDS_SEED_8                                                                 (0x220)
#endif
#define SOC_SOC_IFC_REG_FUSE_UDS_SEED_9                                                             (0xa0030224)
#ifndef SOC_IFC_REG_FUSE_UDS_SEED_9
#define SOC_IFC_REG_FUSE_UDS_SEED_9                                                                 (0x224)
#endif
#define SOC_SOC_IFC_REG_FUSE_UDS_SEED_10                                                            (0xa0030228)
#ifndef SOC_IFC_REG_FUSE_UDS_SEED_10
#define SOC_IFC_REG_FUSE_UDS_SEED_10                                                                (0x228)
#endif
#define SOC_SOC_IFC_REG_FUSE_UDS_SEED_11                                                            (0xa003022c)
#ifndef SOC_IFC_REG_FUSE_UDS_SEED_11
#define SOC_IFC_REG_FUSE_UDS_SEED_11                                                                (0x22c)
#endif
#define SOC_SOC_IFC_REG_FUSE_UDS_SEED_12                                                            (0xa0030230)
#ifndef SOC_IFC_REG_FUSE_UDS_SEED_12
#define SOC_IFC_REG_FUSE_UDS_SEED_12                                                                (0x230)
#endif
#define SOC_SOC_IFC_REG_FUSE_UDS_SEED_13                                                            (0xa0030234)
#ifndef SOC_IFC_REG_FUSE_UDS_SEED_13
#define SOC_IFC_REG_FUSE_UDS_SEED_13                                                                (0x234)
#endif
#define SOC_SOC_IFC_REG_FUSE_UDS_SEED_14                                                            (0xa0030238)
#ifndef SOC_IFC_REG_FUSE_UDS_SEED_14
#define SOC_IFC_REG_FUSE_UDS_SEED_14                                                                (0x238)
#endif
#define SOC_SOC_IFC_REG_FUSE_UDS_SEED_15                                                            (0xa003023c)
#ifndef SOC_IFC_REG_FUSE_UDS_SEED_15
#define SOC_IFC_REG_FUSE_UDS_SEED_15                                                                (0x23c)
#endif
#define SOC_SOC_IFC_REG_FUSE_FIELD_ENTROPY_0                                                        (0xa0030240)
#ifndef SOC_IFC_REG_FUSE_FIELD_ENTROPY_0
#define SOC_IFC_REG_FUSE_FIELD_ENTROPY_0                                                            (0x240)
#endif
#define SOC_SOC_IFC_REG_FUSE_FIELD_ENTROPY_1                                                        (0xa0030244)
#ifndef SOC_IFC_REG_FUSE_FIELD_ENTROPY_1
#define SOC_IFC_REG_FUSE_FIELD_ENTROPY_1                                                            (0x244)
#endif
#define SOC_SOC_IFC_REG_FUSE_FIELD_ENTROPY_2                                                        (0xa0030248)
#ifndef SOC_IFC_REG_FUSE_FIELD_ENTROPY_2
#define SOC_IFC_REG_FUSE_FIELD_ENTROPY_2                                                            (0x248)
#endif
#define SOC_SOC_IFC_REG_FUSE_FIELD_ENTROPY_3                                                        (0xa003024c)
#ifndef SOC_IFC_REG_FUSE_FIELD_ENTROPY_3
#define SOC_IFC_REG_FUSE_FIELD_ENTROPY_3                                                            (0x24c)
#endif
#define SOC_SOC_IFC_REG_FUSE_FIELD_ENTROPY_4                                                        (0xa0030250)
#ifndef SOC_IFC_REG_FUSE_FIELD_ENTROPY_4
#define SOC_IFC_REG_FUSE_FIELD_ENTROPY_4                                                            (0x250)
#endif
#define SOC_SOC_IFC_REG_FUSE_FIELD_ENTROPY_5                                                        (0xa0030254)
#ifndef SOC_IFC_REG_FUSE_FIELD_ENTROPY_5
#define SOC_IFC_REG_FUSE_FIELD_ENTROPY_5                                                            (0x254)
#endif
#define SOC_SOC_IFC_REG_FUSE_FIELD_ENTROPY_6                                                        (0xa0030258)
#ifndef SOC_IFC_REG_FUSE_FIELD_ENTROPY_6
#define SOC_IFC_REG_FUSE_FIELD_ENTROPY_6                                                            (0x258)
#endif
#define SOC_SOC_IFC_REG_FUSE_FIELD_ENTROPY_7                                                        (0xa003025c)
#ifndef SOC_IFC_REG_FUSE_FIELD_ENTROPY_7
#define SOC_IFC_REG_FUSE_FIELD_ENTROPY_7                                                            (0x25c)
#endif
#define SOC_SOC_IFC_REG_FUSE_VENDOR_PK_HASH_0                                                       (0xa0030260)
#ifndef SOC_IFC_REG_FUSE_VENDOR_PK_HASH_0
#define SOC_IFC_REG_FUSE_VENDOR_PK_HASH_0                                                           (0x260)
#endif
#define SOC_SOC_IFC_REG_FUSE_VENDOR_PK_HASH_1                                                       (0xa0030264)
#ifndef SOC_IFC_REG_FUSE_VENDOR_PK_HASH_1
#define SOC_IFC_REG_FUSE_VENDOR_PK_HASH_1                                                           (0x264)
#endif
#define SOC_SOC_IFC_REG_FUSE_VENDOR_PK_HASH_2                                                       (0xa0030268)
#ifndef SOC_IFC_REG_FUSE_VENDOR_PK_HASH_2
#define SOC_IFC_REG_FUSE_VENDOR_PK_HASH_2                                                           (0x268)
#endif
#define SOC_SOC_IFC_REG_FUSE_VENDOR_PK_HASH_3                                                       (0xa003026c)
#ifndef SOC_IFC_REG_FUSE_VENDOR_PK_HASH_3
#define SOC_IFC_REG_FUSE_VENDOR_PK_HASH_3                                                           (0x26c)
#endif
#define SOC_SOC_IFC_REG_FUSE_VENDOR_PK_HASH_4                                                       (0xa0030270)
#ifndef SOC_IFC_REG_FUSE_VENDOR_PK_HASH_4
#define SOC_IFC_REG_FUSE_VENDOR_PK_HASH_4                                                           (0x270)
#endif
#define SOC_SOC_IFC_REG_FUSE_VENDOR_PK_HASH_5                                                       (0xa0030274)
#ifndef SOC_IFC_REG_FUSE_VENDOR_PK_HASH_5
#define SOC_IFC_REG_FUSE_VENDOR_PK_HASH_5                                                           (0x274)
#endif
#define SOC_SOC_IFC_REG_FUSE_VENDOR_PK_HASH_6                                                       (0xa0030278)
#ifndef SOC_IFC_REG_FUSE_VENDOR_PK_HASH_6
#define SOC_IFC_REG_FUSE_VENDOR_PK_HASH_6                                                           (0x278)
#endif
#define SOC_SOC_IFC_REG_FUSE_VENDOR_PK_HASH_7                                                       (0xa003027c)
#ifndef SOC_IFC_REG_FUSE_VENDOR_PK_HASH_7
#define SOC_IFC_REG_FUSE_VENDOR_PK_HASH_7                                                           (0x27c)
#endif
#define SOC_SOC_IFC_REG_FUSE_VENDOR_PK_HASH_8                                                       (0xa0030280)
#ifndef SOC_IFC_REG_FUSE_VENDOR_PK_HASH_8
#define SOC_IFC_REG_FUSE_VENDOR_PK_HASH_8                                                           (0x280)
#endif
#define SOC_SOC_IFC_REG_FUSE_VENDOR_PK_HASH_9                                                       (0xa0030284)
#ifndef SOC_IFC_REG_FUSE_VENDOR_PK_HASH_9
#define SOC_IFC_REG_FUSE_VENDOR_PK_HASH_9                                                           (0x284)
#endif
#define SOC_SOC_IFC_REG_FUSE_VENDOR_PK_HASH_10                                                      (0xa0030288)
#ifndef SOC_IFC_REG_FUSE_VENDOR_PK_HASH_10
#define SOC_IFC_REG_FUSE_VENDOR_PK_HASH_10                                                          (0x288)
#endif
#define SOC_SOC_IFC_REG_FUSE_VENDOR_PK_HASH_11                                                      (0xa003028c)
#ifndef SOC_IFC_REG_FUSE_VENDOR_PK_HASH_11
#define SOC_IFC_REG_FUSE_VENDOR_PK_HASH_11                                                          (0x28c)
#endif
#define SOC_SOC_IFC_REG_FUSE_ECC_REVOCATION                                                         (0xa0030290)
#ifndef SOC_IFC_REG_FUSE_ECC_REVOCATION
#define SOC_IFC_REG_FUSE_ECC_REVOCATION                                                             (0x290)
#define SOC_IFC_REG_FUSE_ECC_REVOCATION_ECC_REVOCATION_LOW                                          (0)
#define SOC_IFC_REG_FUSE_ECC_REVOCATION_ECC_REVOCATION_MASK                                         (0xf)
#endif
#define SOC_SOC_IFC_REG_FUSE_FMC_KEY_MANIFEST_SVN                                                   (0xa00302b4)
#ifndef SOC_IFC_REG_FUSE_FMC_KEY_MANIFEST_SVN
#define SOC_IFC_REG_FUSE_FMC_KEY_MANIFEST_SVN                                                       (0x2b4)
#endif
#define SOC_SOC_IFC_REG_FUSE_RUNTIME_SVN_0                                                          (0xa00302b8)
#ifndef SOC_IFC_REG_FUSE_RUNTIME_SVN_0
#define SOC_IFC_REG_FUSE_RUNTIME_SVN_0                                                              (0x2b8)
#endif
#define SOC_SOC_IFC_REG_FUSE_RUNTIME_SVN_1                                                          (0xa00302bc)
#ifndef SOC_IFC_REG_FUSE_RUNTIME_SVN_1
#define SOC_IFC_REG_FUSE_RUNTIME_SVN_1                                                              (0x2bc)
#endif
#define SOC_SOC_IFC_REG_FUSE_RUNTIME_SVN_2                                                          (0xa00302c0)
#ifndef SOC_IFC_REG_FUSE_RUNTIME_SVN_2
#define SOC_IFC_REG_FUSE_RUNTIME_SVN_2                                                              (0x2c0)
#endif
#define SOC_SOC_IFC_REG_FUSE_RUNTIME_SVN_3                                                          (0xa00302c4)
#ifndef SOC_IFC_REG_FUSE_RUNTIME_SVN_3
#define SOC_IFC_REG_FUSE_RUNTIME_SVN_3                                                              (0x2c4)
#endif
#define SOC_SOC_IFC_REG_FUSE_ANTI_ROLLBACK_DISABLE                                                  (0xa00302c8)
#ifndef SOC_IFC_REG_FUSE_ANTI_ROLLBACK_DISABLE
#define SOC_IFC_REG_FUSE_ANTI_ROLLBACK_DISABLE                                                      (0x2c8)
#define SOC_IFC_REG_FUSE_ANTI_ROLLBACK_DISABLE_DIS_LOW                                              (0)
#define SOC_IFC_REG_FUSE_ANTI_ROLLBACK_DISABLE_DIS_MASK                                             (0x1)
#endif
#define SOC_SOC_IFC_REG_FUSE_IDEVID_CERT_ATTR_0                                                     (0xa00302cc)
#ifndef SOC_IFC_REG_FUSE_IDEVID_CERT_ATTR_0
#define SOC_IFC_REG_FUSE_IDEVID_CERT_ATTR_0                                                         (0x2cc)
#endif
#define SOC_SOC_IFC_REG_FUSE_IDEVID_CERT_ATTR_1                                                     (0xa00302d0)
#ifndef SOC_IFC_REG_FUSE_IDEVID_CERT_ATTR_1
#define SOC_IFC_REG_FUSE_IDEVID_CERT_ATTR_1                                                         (0x2d0)
#endif
#define SOC_SOC_IFC_REG_FUSE_IDEVID_CERT_ATTR_2                                                     (0xa00302d4)
#ifndef SOC_IFC_REG_FUSE_IDEVID_CERT_ATTR_2
#define SOC_IFC_REG_FUSE_IDEVID_CERT_ATTR_2                                                         (0x2d4)
#endif
#define SOC_SOC_IFC_REG_FUSE_IDEVID_CERT_ATTR_3                                                     (0xa00302d8)
#ifndef SOC_IFC_REG_FUSE_IDEVID_CERT_ATTR_3
#define SOC_IFC_REG_FUSE_IDEVID_CERT_ATTR_3                                                         (0x2d8)
#endif
#define SOC_SOC_IFC_REG_FUSE_IDEVID_CERT_ATTR_4                                                     (0xa00302dc)
#ifndef SOC_IFC_REG_FUSE_IDEVID_CERT_ATTR_4
#define SOC_IFC_REG_FUSE_IDEVID_CERT_ATTR_4                                                         (0x2dc)
#endif
#define SOC_SOC_IFC_REG_FUSE_IDEVID_CERT_ATTR_5                                                     (0xa00302e0)
#ifndef SOC_IFC_REG_FUSE_IDEVID_CERT_ATTR_5
#define SOC_IFC_REG_FUSE_IDEVID_CERT_ATTR_5                                                         (0x2e0)
#endif
#define SOC_SOC_IFC_REG_FUSE_IDEVID_CERT_ATTR_6                                                     (0xa00302e4)
#ifndef SOC_IFC_REG_FUSE_IDEVID_CERT_ATTR_6
#define SOC_IFC_REG_FUSE_IDEVID_CERT_ATTR_6                                                         (0x2e4)
#endif
#define SOC_SOC_IFC_REG_FUSE_IDEVID_CERT_ATTR_7                                                     (0xa00302e8)
#ifndef SOC_IFC_REG_FUSE_IDEVID_CERT_ATTR_7
#define SOC_IFC_REG_FUSE_IDEVID_CERT_ATTR_7                                                         (0x2e8)
#endif
#define SOC_SOC_IFC_REG_FUSE_IDEVID_CERT_ATTR_8                                                     (0xa00302ec)
#ifndef SOC_IFC_REG_FUSE_IDEVID_CERT_ATTR_8
#define SOC_IFC_REG_FUSE_IDEVID_CERT_ATTR_8                                                         (0x2ec)
#endif
#define SOC_SOC_IFC_REG_FUSE_IDEVID_CERT_ATTR_9                                                     (0xa00302f0)
#ifndef SOC_IFC_REG_FUSE_IDEVID_CERT_ATTR_9
#define SOC_IFC_REG_FUSE_IDEVID_CERT_ATTR_9                                                         (0x2f0)
#endif
#define SOC_SOC_IFC_REG_FUSE_IDEVID_CERT_ATTR_10                                                    (0xa00302f4)
#ifndef SOC_IFC_REG_FUSE_IDEVID_CERT_ATTR_10
#define SOC_IFC_REG_FUSE_IDEVID_CERT_ATTR_10                                                        (0x2f4)
#endif
#define SOC_SOC_IFC_REG_FUSE_IDEVID_CERT_ATTR_11                                                    (0xa00302f8)
#ifndef SOC_IFC_REG_FUSE_IDEVID_CERT_ATTR_11
#define SOC_IFC_REG_FUSE_IDEVID_CERT_ATTR_11                                                        (0x2f8)
#endif
#define SOC_SOC_IFC_REG_FUSE_IDEVID_CERT_ATTR_12                                                    (0xa00302fc)
#ifndef SOC_IFC_REG_FUSE_IDEVID_CERT_ATTR_12
#define SOC_IFC_REG_FUSE_IDEVID_CERT_ATTR_12                                                        (0x2fc)
#endif
#define SOC_SOC_IFC_REG_FUSE_IDEVID_CERT_ATTR_13                                                    (0xa0030300)
#ifndef SOC_IFC_REG_FUSE_IDEVID_CERT_ATTR_13
#define SOC_IFC_REG_FUSE_IDEVID_CERT_ATTR_13                                                        (0x300)
#endif
#define SOC_SOC_IFC_REG_FUSE_IDEVID_CERT_ATTR_14                                                    (0xa0030304)
#ifndef SOC_IFC_REG_FUSE_IDEVID_CERT_ATTR_14
#define SOC_IFC_REG_FUSE_IDEVID_CERT_ATTR_14                                                        (0x304)
#endif
#define SOC_SOC_IFC_REG_FUSE_IDEVID_CERT_ATTR_15                                                    (0xa0030308)
#ifndef SOC_IFC_REG_FUSE_IDEVID_CERT_ATTR_15
#define SOC_IFC_REG_FUSE_IDEVID_CERT_ATTR_15                                                        (0x308)
#endif
#define SOC_SOC_IFC_REG_FUSE_IDEVID_CERT_ATTR_16                                                    (0xa003030c)
#ifndef SOC_IFC_REG_FUSE_IDEVID_CERT_ATTR_16
#define SOC_IFC_REG_FUSE_IDEVID_CERT_ATTR_16                                                        (0x30c)
#endif
#define SOC_SOC_IFC_REG_FUSE_IDEVID_CERT_ATTR_17                                                    (0xa0030310)
#ifndef SOC_IFC_REG_FUSE_IDEVID_CERT_ATTR_17
#define SOC_IFC_REG_FUSE_IDEVID_CERT_ATTR_17                                                        (0x310)
#endif
#define SOC_SOC_IFC_REG_FUSE_IDEVID_CERT_ATTR_18                                                    (0xa0030314)
#ifndef SOC_IFC_REG_FUSE_IDEVID_CERT_ATTR_18
#define SOC_IFC_REG_FUSE_IDEVID_CERT_ATTR_18                                                        (0x314)
#endif
#define SOC_SOC_IFC_REG_FUSE_IDEVID_CERT_ATTR_19                                                    (0xa0030318)
#ifndef SOC_IFC_REG_FUSE_IDEVID_CERT_ATTR_19
#define SOC_IFC_REG_FUSE_IDEVID_CERT_ATTR_19                                                        (0x318)
#endif
#define SOC_SOC_IFC_REG_FUSE_IDEVID_CERT_ATTR_20                                                    (0xa003031c)
#ifndef SOC_IFC_REG_FUSE_IDEVID_CERT_ATTR_20
#define SOC_IFC_REG_FUSE_IDEVID_CERT_ATTR_20                                                        (0x31c)
#endif
#define SOC_SOC_IFC_REG_FUSE_IDEVID_CERT_ATTR_21                                                    (0xa0030320)
#ifndef SOC_IFC_REG_FUSE_IDEVID_CERT_ATTR_21
#define SOC_IFC_REG_FUSE_IDEVID_CERT_ATTR_21                                                        (0x320)
#endif
#define SOC_SOC_IFC_REG_FUSE_IDEVID_CERT_ATTR_22                                                    (0xa0030324)
#ifndef SOC_IFC_REG_FUSE_IDEVID_CERT_ATTR_22
#define SOC_IFC_REG_FUSE_IDEVID_CERT_ATTR_22                                                        (0x324)
#endif
#define SOC_SOC_IFC_REG_FUSE_IDEVID_CERT_ATTR_23                                                    (0xa0030328)
#ifndef SOC_IFC_REG_FUSE_IDEVID_CERT_ATTR_23
#define SOC_IFC_REG_FUSE_IDEVID_CERT_ATTR_23                                                        (0x328)
#endif
#define SOC_SOC_IFC_REG_FUSE_IDEVID_MANUF_HSM_ID_0                                                  (0xa003032c)
#ifndef SOC_IFC_REG_FUSE_IDEVID_MANUF_HSM_ID_0
#define SOC_IFC_REG_FUSE_IDEVID_MANUF_HSM_ID_0                                                      (0x32c)
#endif
#define SOC_SOC_IFC_REG_FUSE_IDEVID_MANUF_HSM_ID_1                                                  (0xa0030330)
#ifndef SOC_IFC_REG_FUSE_IDEVID_MANUF_HSM_ID_1
#define SOC_IFC_REG_FUSE_IDEVID_MANUF_HSM_ID_1                                                      (0x330)
#endif
#define SOC_SOC_IFC_REG_FUSE_IDEVID_MANUF_HSM_ID_2                                                  (0xa0030334)
#ifndef SOC_IFC_REG_FUSE_IDEVID_MANUF_HSM_ID_2
#define SOC_IFC_REG_FUSE_IDEVID_MANUF_HSM_ID_2                                                      (0x334)
#endif
#define SOC_SOC_IFC_REG_FUSE_IDEVID_MANUF_HSM_ID_3                                                  (0xa0030338)
#ifndef SOC_IFC_REG_FUSE_IDEVID_MANUF_HSM_ID_3
#define SOC_IFC_REG_FUSE_IDEVID_MANUF_HSM_ID_3                                                      (0x338)
#endif
#define SOC_SOC_IFC_REG_FUSE_LMS_REVOCATION                                                         (0xa0030340)
#ifndef SOC_IFC_REG_FUSE_LMS_REVOCATION
#define SOC_IFC_REG_FUSE_LMS_REVOCATION                                                             (0x340)
#endif
#define SOC_SOC_IFC_REG_FUSE_MLDSA_REVOCATION                                                       (0xa0030344)
#ifndef SOC_IFC_REG_FUSE_MLDSA_REVOCATION
#define SOC_IFC_REG_FUSE_MLDSA_REVOCATION                                                           (0x344)
#define SOC_IFC_REG_FUSE_MLDSA_REVOCATION_MLDSA_REVOCATION_LOW                                      (0)
#define SOC_IFC_REG_FUSE_MLDSA_REVOCATION_MLDSA_REVOCATION_MASK                                     (0xf)
#endif
#define SOC_SOC_IFC_REG_FUSE_SOC_STEPPING_ID                                                        (0xa0030348)
#ifndef SOC_IFC_REG_FUSE_SOC_STEPPING_ID
#define SOC_IFC_REG_FUSE_SOC_STEPPING_ID                                                            (0x348)
#define SOC_IFC_REG_FUSE_SOC_STEPPING_ID_SOC_STEPPING_ID_LOW                                        (0)
#define SOC_IFC_REG_FUSE_SOC_STEPPING_ID_SOC_STEPPING_ID_MASK                                       (0xffff)
#endif
#define SOC_SOC_IFC_REG_FUSE_MANUF_DBG_UNLOCK_TOKEN_0                                               (0xa003034c)
#ifndef SOC_IFC_REG_FUSE_MANUF_DBG_UNLOCK_TOKEN_0
#define SOC_IFC_REG_FUSE_MANUF_DBG_UNLOCK_TOKEN_0                                                   (0x34c)
#endif
#define SOC_SOC_IFC_REG_FUSE_MANUF_DBG_UNLOCK_TOKEN_1                                               (0xa0030350)
#ifndef SOC_IFC_REG_FUSE_MANUF_DBG_UNLOCK_TOKEN_1
#define SOC_IFC_REG_FUSE_MANUF_DBG_UNLOCK_TOKEN_1                                                   (0x350)
#endif
#define SOC_SOC_IFC_REG_FUSE_MANUF_DBG_UNLOCK_TOKEN_2                                               (0xa0030354)
#ifndef SOC_IFC_REG_FUSE_MANUF_DBG_UNLOCK_TOKEN_2
#define SOC_IFC_REG_FUSE_MANUF_DBG_UNLOCK_TOKEN_2                                                   (0x354)
#endif
#define SOC_SOC_IFC_REG_FUSE_MANUF_DBG_UNLOCK_TOKEN_3                                               (0xa0030358)
#ifndef SOC_IFC_REG_FUSE_MANUF_DBG_UNLOCK_TOKEN_3
#define SOC_IFC_REG_FUSE_MANUF_DBG_UNLOCK_TOKEN_3                                                   (0x358)
#endif
#define SOC_SOC_IFC_REG_FUSE_MANUF_DBG_UNLOCK_TOKEN_4                                               (0xa003035c)
#ifndef SOC_IFC_REG_FUSE_MANUF_DBG_UNLOCK_TOKEN_4
#define SOC_IFC_REG_FUSE_MANUF_DBG_UNLOCK_TOKEN_4                                                   (0x35c)
#endif
#define SOC_SOC_IFC_REG_FUSE_MANUF_DBG_UNLOCK_TOKEN_5                                               (0xa0030360)
#ifndef SOC_IFC_REG_FUSE_MANUF_DBG_UNLOCK_TOKEN_5
#define SOC_IFC_REG_FUSE_MANUF_DBG_UNLOCK_TOKEN_5                                                   (0x360)
#endif
#define SOC_SOC_IFC_REG_FUSE_MANUF_DBG_UNLOCK_TOKEN_6                                               (0xa0030364)
#ifndef SOC_IFC_REG_FUSE_MANUF_DBG_UNLOCK_TOKEN_6
#define SOC_IFC_REG_FUSE_MANUF_DBG_UNLOCK_TOKEN_6                                                   (0x364)
#endif
#define SOC_SOC_IFC_REG_FUSE_MANUF_DBG_UNLOCK_TOKEN_7                                               (0xa0030368)
#ifndef SOC_IFC_REG_FUSE_MANUF_DBG_UNLOCK_TOKEN_7
#define SOC_IFC_REG_FUSE_MANUF_DBG_UNLOCK_TOKEN_7                                                   (0x368)
#endif
#define SOC_SOC_IFC_REG_FUSE_MANUF_DBG_UNLOCK_TOKEN_8                                               (0xa003036c)
#ifndef SOC_IFC_REG_FUSE_MANUF_DBG_UNLOCK_TOKEN_8
#define SOC_IFC_REG_FUSE_MANUF_DBG_UNLOCK_TOKEN_8                                                   (0x36c)
#endif
#define SOC_SOC_IFC_REG_FUSE_MANUF_DBG_UNLOCK_TOKEN_9                                               (0xa0030370)
#ifndef SOC_IFC_REG_FUSE_MANUF_DBG_UNLOCK_TOKEN_9
#define SOC_IFC_REG_FUSE_MANUF_DBG_UNLOCK_TOKEN_9                                                   (0x370)
#endif
#define SOC_SOC_IFC_REG_FUSE_MANUF_DBG_UNLOCK_TOKEN_10                                              (0xa0030374)
#ifndef SOC_IFC_REG_FUSE_MANUF_DBG_UNLOCK_TOKEN_10
#define SOC_IFC_REG_FUSE_MANUF_DBG_UNLOCK_TOKEN_10                                                  (0x374)
#endif
#define SOC_SOC_IFC_REG_FUSE_MANUF_DBG_UNLOCK_TOKEN_11                                              (0xa0030378)
#ifndef SOC_IFC_REG_FUSE_MANUF_DBG_UNLOCK_TOKEN_11
#define SOC_IFC_REG_FUSE_MANUF_DBG_UNLOCK_TOKEN_11                                                  (0x378)
#endif
#define SOC_SOC_IFC_REG_FUSE_MANUF_DBG_UNLOCK_TOKEN_12                                              (0xa003037c)
#ifndef SOC_IFC_REG_FUSE_MANUF_DBG_UNLOCK_TOKEN_12
#define SOC_IFC_REG_FUSE_MANUF_DBG_UNLOCK_TOKEN_12                                                  (0x37c)
#endif
#define SOC_SOC_IFC_REG_FUSE_MANUF_DBG_UNLOCK_TOKEN_13                                              (0xa0030380)
#ifndef SOC_IFC_REG_FUSE_MANUF_DBG_UNLOCK_TOKEN_13
#define SOC_IFC_REG_FUSE_MANUF_DBG_UNLOCK_TOKEN_13                                                  (0x380)
#endif
#define SOC_SOC_IFC_REG_FUSE_MANUF_DBG_UNLOCK_TOKEN_14                                              (0xa0030384)
#ifndef SOC_IFC_REG_FUSE_MANUF_DBG_UNLOCK_TOKEN_14
#define SOC_IFC_REG_FUSE_MANUF_DBG_UNLOCK_TOKEN_14                                                  (0x384)
#endif
#define SOC_SOC_IFC_REG_FUSE_MANUF_DBG_UNLOCK_TOKEN_15                                              (0xa0030388)
#ifndef SOC_IFC_REG_FUSE_MANUF_DBG_UNLOCK_TOKEN_15
#define SOC_IFC_REG_FUSE_MANUF_DBG_UNLOCK_TOKEN_15                                                  (0x388)
#endif
#define SOC_SOC_IFC_REG_FUSE_PQC_KEY_TYPE                                                           (0xa003038c)
#ifndef SOC_IFC_REG_FUSE_PQC_KEY_TYPE
#define SOC_IFC_REG_FUSE_PQC_KEY_TYPE                                                               (0x38c)
#define SOC_IFC_REG_FUSE_PQC_KEY_TYPE_KEY_TYPE_LOW                                                  (0)
#define SOC_IFC_REG_FUSE_PQC_KEY_TYPE_KEY_TYPE_MASK                                                 (0x3)
#endif
#define SOC_SOC_IFC_REG_FUSE_SOC_MANIFEST_SVN_0                                                     (0xa0030390)
#ifndef SOC_IFC_REG_FUSE_SOC_MANIFEST_SVN_0
#define SOC_IFC_REG_FUSE_SOC_MANIFEST_SVN_0                                                         (0x390)
#endif
#define SOC_SOC_IFC_REG_FUSE_SOC_MANIFEST_SVN_1                                                     (0xa0030394)
#ifndef SOC_IFC_REG_FUSE_SOC_MANIFEST_SVN_1
#define SOC_IFC_REG_FUSE_SOC_MANIFEST_SVN_1                                                         (0x394)
#endif
#define SOC_SOC_IFC_REG_FUSE_SOC_MANIFEST_SVN_2                                                     (0xa0030398)
#ifndef SOC_IFC_REG_FUSE_SOC_MANIFEST_SVN_2
#define SOC_IFC_REG_FUSE_SOC_MANIFEST_SVN_2                                                         (0x398)
#endif
#define SOC_SOC_IFC_REG_FUSE_SOC_MANIFEST_SVN_3                                                     (0xa003039c)
#ifndef SOC_IFC_REG_FUSE_SOC_MANIFEST_SVN_3
#define SOC_IFC_REG_FUSE_SOC_MANIFEST_SVN_3                                                         (0x39c)
#endif
#define SOC_SOC_IFC_REG_FUSE_SOC_MANIFEST_MAX_SVN                                                   (0xa00303a0)
#ifndef SOC_IFC_REG_FUSE_SOC_MANIFEST_MAX_SVN
#define SOC_IFC_REG_FUSE_SOC_MANIFEST_MAX_SVN                                                       (0x3a0)
#define SOC_IFC_REG_FUSE_SOC_MANIFEST_MAX_SVN_SVN_LOW                                               (0)
#define SOC_IFC_REG_FUSE_SOC_MANIFEST_MAX_SVN_SVN_MASK                                              (0xff)
#endif
#define SOC_SOC_IFC_REG_SS_CALIPTRA_BASE_ADDR_L                                                     (0xa0030500)
#ifndef SOC_IFC_REG_SS_CALIPTRA_BASE_ADDR_L
#define SOC_IFC_REG_SS_CALIPTRA_BASE_ADDR_L                                                         (0x500)
#endif
#define SOC_SOC_IFC_REG_SS_CALIPTRA_BASE_ADDR_H                                                     (0xa0030504)
#ifndef SOC_IFC_REG_SS_CALIPTRA_BASE_ADDR_H
#define SOC_IFC_REG_SS_CALIPTRA_BASE_ADDR_H                                                         (0x504)
#endif
#define SOC_SOC_IFC_REG_SS_MCI_BASE_ADDR_L                                                          (0xa0030508)
#ifndef SOC_IFC_REG_SS_MCI_BASE_ADDR_L
#define SOC_IFC_REG_SS_MCI_BASE_ADDR_L                                                              (0x508)
#endif
#define SOC_SOC_IFC_REG_SS_MCI_BASE_ADDR_H                                                          (0xa003050c)
#ifndef SOC_IFC_REG_SS_MCI_BASE_ADDR_H
#define SOC_IFC_REG_SS_MCI_BASE_ADDR_H                                                              (0x50c)
#endif
#define SOC_SOC_IFC_REG_SS_RECOVERY_IFC_BASE_ADDR_L                                                 (0xa0030510)
#ifndef SOC_IFC_REG_SS_RECOVERY_IFC_BASE_ADDR_L
#define SOC_IFC_REG_SS_RECOVERY_IFC_BASE_ADDR_L                                                     (0x510)
#endif
#define SOC_SOC_IFC_REG_SS_RECOVERY_IFC_BASE_ADDR_H                                                 (0xa0030514)
#ifndef SOC_IFC_REG_SS_RECOVERY_IFC_BASE_ADDR_H
#define SOC_IFC_REG_SS_RECOVERY_IFC_BASE_ADDR_H                                                     (0x514)
#endif
#define SOC_SOC_IFC_REG_SS_OTP_FC_BASE_ADDR_L                                                       (0xa0030518)
#ifndef SOC_IFC_REG_SS_OTP_FC_BASE_ADDR_L
#define SOC_IFC_REG_SS_OTP_FC_BASE_ADDR_L                                                           (0x518)
#endif
#define SOC_SOC_IFC_REG_SS_OTP_FC_BASE_ADDR_H                                                       (0xa003051c)
#ifndef SOC_IFC_REG_SS_OTP_FC_BASE_ADDR_H
#define SOC_IFC_REG_SS_OTP_FC_BASE_ADDR_H                                                           (0x51c)
#endif
#define SOC_SOC_IFC_REG_SS_UDS_SEED_BASE_ADDR_L                                                     (0xa0030520)
#ifndef SOC_IFC_REG_SS_UDS_SEED_BASE_ADDR_L
#define SOC_IFC_REG_SS_UDS_SEED_BASE_ADDR_L                                                         (0x520)
#endif
#define SOC_SOC_IFC_REG_SS_UDS_SEED_BASE_ADDR_H                                                     (0xa0030524)
#ifndef SOC_IFC_REG_SS_UDS_SEED_BASE_ADDR_H
#define SOC_IFC_REG_SS_UDS_SEED_BASE_ADDR_H                                                         (0x524)
#endif
#define SOC_SOC_IFC_REG_SS_PROD_DEBUG_UNLOCK_AUTH_PK_HASH_REG_BANK_OFFSET                           (0xa0030528)
#ifndef SOC_IFC_REG_SS_PROD_DEBUG_UNLOCK_AUTH_PK_HASH_REG_BANK_OFFSET
#define SOC_IFC_REG_SS_PROD_DEBUG_UNLOCK_AUTH_PK_HASH_REG_BANK_OFFSET                               (0x528)
#endif
#define SOC_SOC_IFC_REG_SS_NUM_OF_PROD_DEBUG_UNLOCK_AUTH_PK_HASHES                                  (0xa003052c)
#ifndef SOC_IFC_REG_SS_NUM_OF_PROD_DEBUG_UNLOCK_AUTH_PK_HASHES
#define SOC_IFC_REG_SS_NUM_OF_PROD_DEBUG_UNLOCK_AUTH_PK_HASHES                                      (0x52c)
#endif
#define SOC_SOC_IFC_REG_SS_DEBUG_INTENT                                                             (0xa0030530)
#ifndef SOC_IFC_REG_SS_DEBUG_INTENT
#define SOC_IFC_REG_SS_DEBUG_INTENT                                                                 (0x530)
#define SOC_IFC_REG_SS_DEBUG_INTENT_DEBUG_INTENT_LOW                                                (0)
#define SOC_IFC_REG_SS_DEBUG_INTENT_DEBUG_INTENT_MASK                                               (0x1)
#endif
#define SOC_SOC_IFC_REG_SS_CALIPTRA_DMA_AXI_USER                                                    (0xa0030534)
#ifndef SOC_IFC_REG_SS_CALIPTRA_DMA_AXI_USER
#define SOC_IFC_REG_SS_CALIPTRA_DMA_AXI_USER                                                        (0x534)
#endif
#define SOC_SOC_IFC_REG_SS_STRAP_GENERIC_0                                                          (0xa00305a0)
#ifndef SOC_IFC_REG_SS_STRAP_GENERIC_0
#define SOC_IFC_REG_SS_STRAP_GENERIC_0                                                              (0x5a0)
#endif
#define SOC_SOC_IFC_REG_SS_STRAP_GENERIC_1                                                          (0xa00305a4)
#ifndef SOC_IFC_REG_SS_STRAP_GENERIC_1
#define SOC_IFC_REG_SS_STRAP_GENERIC_1                                                              (0x5a4)
#endif
#define SOC_SOC_IFC_REG_SS_STRAP_GENERIC_2                                                          (0xa00305a8)
#ifndef SOC_IFC_REG_SS_STRAP_GENERIC_2
#define SOC_IFC_REG_SS_STRAP_GENERIC_2                                                              (0x5a8)
#endif
#define SOC_SOC_IFC_REG_SS_STRAP_GENERIC_3                                                          (0xa00305ac)
#ifndef SOC_IFC_REG_SS_STRAP_GENERIC_3
#define SOC_IFC_REG_SS_STRAP_GENERIC_3                                                              (0x5ac)
#endif
#define SOC_SOC_IFC_REG_SS_DBG_MANUF_SERVICE_REG_REQ                                                (0xa00305c0)
#ifndef SOC_IFC_REG_SS_DBG_MANUF_SERVICE_REG_REQ
#define SOC_IFC_REG_SS_DBG_MANUF_SERVICE_REG_REQ                                                    (0x5c0)
#define SOC_IFC_REG_SS_DBG_MANUF_SERVICE_REG_REQ_MANUF_DBG_UNLOCK_REQ_LOW                           (0)
#define SOC_IFC_REG_SS_DBG_MANUF_SERVICE_REG_REQ_MANUF_DBG_UNLOCK_REQ_MASK                          (0x1)
#define SOC_IFC_REG_SS_DBG_MANUF_SERVICE_REG_REQ_PROD_DBG_UNLOCK_REQ_LOW                            (1)
#define SOC_IFC_REG_SS_DBG_MANUF_SERVICE_REG_REQ_PROD_DBG_UNLOCK_REQ_MASK                           (0x2)
#define SOC_IFC_REG_SS_DBG_MANUF_SERVICE_REG_REQ_UDS_PROGRAM_REQ_LOW                                (2)
#define SOC_IFC_REG_SS_DBG_MANUF_SERVICE_REG_REQ_UDS_PROGRAM_REQ_MASK                               (0x4)
#define SOC_IFC_REG_SS_DBG_MANUF_SERVICE_REG_REQ_RSVD_LOW                                           (3)
#define SOC_IFC_REG_SS_DBG_MANUF_SERVICE_REG_REQ_RSVD_MASK                                          (0xfffffff8)
#endif
#define SOC_SOC_IFC_REG_SS_DBG_MANUF_SERVICE_REG_RSP                                                (0xa00305c4)
#ifndef SOC_IFC_REG_SS_DBG_MANUF_SERVICE_REG_RSP
#define SOC_IFC_REG_SS_DBG_MANUF_SERVICE_REG_RSP                                                    (0x5c4)
#define SOC_IFC_REG_SS_DBG_MANUF_SERVICE_REG_RSP_MANUF_DBG_UNLOCK_SUCCESS_LOW                       (0)
#define SOC_IFC_REG_SS_DBG_MANUF_SERVICE_REG_RSP_MANUF_DBG_UNLOCK_SUCCESS_MASK                      (0x1)
#define SOC_IFC_REG_SS_DBG_MANUF_SERVICE_REG_RSP_MANUF_DBG_UNLOCK_FAIL_LOW                          (1)
#define SOC_IFC_REG_SS_DBG_MANUF_SERVICE_REG_RSP_MANUF_DBG_UNLOCK_FAIL_MASK                         (0x2)
#define SOC_IFC_REG_SS_DBG_MANUF_SERVICE_REG_RSP_MANUF_DBG_UNLOCK_IN_PROGRESS_LOW                   (2)
#define SOC_IFC_REG_SS_DBG_MANUF_SERVICE_REG_RSP_MANUF_DBG_UNLOCK_IN_PROGRESS_MASK                  (0x4)
#define SOC_IFC_REG_SS_DBG_MANUF_SERVICE_REG_RSP_PROD_DBG_UNLOCK_SUCCESS_LOW                        (3)
#define SOC_IFC_REG_SS_DBG_MANUF_SERVICE_REG_RSP_PROD_DBG_UNLOCK_SUCCESS_MASK                       (0x8)
#define SOC_IFC_REG_SS_DBG_MANUF_SERVICE_REG_RSP_PROD_DBG_UNLOCK_FAIL_LOW                           (4)
#define SOC_IFC_REG_SS_DBG_MANUF_SERVICE_REG_RSP_PROD_DBG_UNLOCK_FAIL_MASK                          (0x10)
#define SOC_IFC_REG_SS_DBG_MANUF_SERVICE_REG_RSP_PROD_DBG_UNLOCK_IN_PROGRESS_LOW                    (5)
#define SOC_IFC_REG_SS_DBG_MANUF_SERVICE_REG_RSP_PROD_DBG_UNLOCK_IN_PROGRESS_MASK                   (0x20)
#define SOC_IFC_REG_SS_DBG_MANUF_SERVICE_REG_RSP_UDS_PROGRAM_SUCCESS_LOW                            (6)
#define SOC_IFC_REG_SS_DBG_MANUF_SERVICE_REG_RSP_UDS_PROGRAM_SUCCESS_MASK                           (0x40)
#define SOC_IFC_REG_SS_DBG_MANUF_SERVICE_REG_RSP_UDS_PROGRAM_FAIL_LOW                               (7)
#define SOC_IFC_REG_SS_DBG_MANUF_SERVICE_REG_RSP_UDS_PROGRAM_FAIL_MASK                              (0x80)
#define SOC_IFC_REG_SS_DBG_MANUF_SERVICE_REG_RSP_UDS_PROGRAM_IN_PROGRESS_LOW                        (8)
#define SOC_IFC_REG_SS_DBG_MANUF_SERVICE_REG_RSP_UDS_PROGRAM_IN_PROGRESS_MASK                       (0x100)
#define SOC_IFC_REG_SS_DBG_MANUF_SERVICE_REG_RSP_TAP_MAILBOX_AVAILABLE_LOW                          (9)
#define SOC_IFC_REG_SS_DBG_MANUF_SERVICE_REG_RSP_TAP_MAILBOX_AVAILABLE_MASK                         (0x200)
#define SOC_IFC_REG_SS_DBG_MANUF_SERVICE_REG_RSP_RSVD_LOW                                           (10)
#define SOC_IFC_REG_SS_DBG_MANUF_SERVICE_REG_RSP_RSVD_MASK                                          (0xfffffc00)
#endif
#define SOC_SOC_IFC_REG_SS_SOC_DBG_UNLOCK_LEVEL_0                                                   (0xa00305c8)
#ifndef SOC_IFC_REG_SS_SOC_DBG_UNLOCK_LEVEL_0
#define SOC_IFC_REG_SS_SOC_DBG_UNLOCK_LEVEL_0                                                       (0x5c8)
#endif
#define SOC_SOC_IFC_REG_SS_SOC_DBG_UNLOCK_LEVEL_1                                                   (0xa00305cc)
#ifndef SOC_IFC_REG_SS_SOC_DBG_UNLOCK_LEVEL_1
#define SOC_IFC_REG_SS_SOC_DBG_UNLOCK_LEVEL_1                                                       (0x5cc)
#endif
#define SOC_SOC_IFC_REG_SS_GENERIC_FW_EXEC_CTRL_0                                                   (0xa00305d0)
#ifndef SOC_IFC_REG_SS_GENERIC_FW_EXEC_CTRL_0
#define SOC_IFC_REG_SS_GENERIC_FW_EXEC_CTRL_0                                                       (0x5d0)
#endif
#define SOC_SOC_IFC_REG_SS_GENERIC_FW_EXEC_CTRL_1                                                   (0xa00305d4)
#ifndef SOC_IFC_REG_SS_GENERIC_FW_EXEC_CTRL_1
#define SOC_IFC_REG_SS_GENERIC_FW_EXEC_CTRL_1                                                       (0x5d4)
#endif
#define SOC_SOC_IFC_REG_SS_GENERIC_FW_EXEC_CTRL_2                                                   (0xa00305d8)
#ifndef SOC_IFC_REG_SS_GENERIC_FW_EXEC_CTRL_2
#define SOC_IFC_REG_SS_GENERIC_FW_EXEC_CTRL_2                                                       (0x5d8)
#endif
#define SOC_SOC_IFC_REG_SS_GENERIC_FW_EXEC_CTRL_3                                                   (0xa00305dc)
#ifndef SOC_IFC_REG_SS_GENERIC_FW_EXEC_CTRL_3
#define SOC_IFC_REG_SS_GENERIC_FW_EXEC_CTRL_3                                                       (0x5dc)
#endif


#endif