Design a 4th-order highpass FIR filter module with 1-bit clock input clk, reset rst, 8-bit input x, and 8-bit output y. module_name is "fir_highpass_4tap". input pin: clk, rst, x[7:0]. output pin: y[7:0].
