m255
K3
13
cModel Technology
dC:\Program Files\MentorGraphics\examples
T_opt
Ve^:`EUY6d?D;A:oj>g^d;2
04 8 3 work tb_audio sim 1
=1-b00cd16f28e8-615c15e6-28c-2c80
o-quiet -auto_acc_if_foreign -work work
n@_opt
OL;O;10.1b;51
Esram_control
Z0 w1633360345
Z1 DPx4 ieee 11 numeric_std 0 22 O3PF8EB`?j9=z7KT`fn941
Z2 DPx3 std 6 textio 0 22 5>J:;AW>W0[[dW0I6EN1Q0
Z3 DPx4 ieee 14 std_logic_1164 0 22 5=aWaoGZSMWIcH0i^f`XF1
Z4 dX:\GITHUB\TSIU03-VHDL-Gang\Code\Johans Tester\Quartus_proj\MSim
Z5 8X:/GITHUB/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/SRAM_control.vhd
Z6 FX:/GITHUB/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/SRAM_control.vhd
l0
L5
VIHZ;k`8j4MDh0ZnbB4Xah1
Z7 OL;C;10.1b;51
32
Z8 !s108 1633424669.795000
Z9 !s90 -reportprogress|300|-work|work|-2002|-explicit|-vopt|X:/GITHUB/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/SRAM_control.vhd|
Z10 !s107 X:/GITHUB/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/SRAM_control.vhd|
Z11 o-work work -2002 -explicit
Z12 tExplicit 1
!s100 `f1fVjk=7:joFEWQM5WW?0
!i10b 1
Artl
R1
R2
R3
DEx4 work 12 sram_control 0 22 IHZ;k`8j4MDh0ZnbB4Xah1
l24
L21
VCoLd007RSg]OmX8oNoA]U2
R7
32
R8
R9
R10
R11
R12
!s100 jI:DR1U81MWm@n6UQ`Oo`0
!i10b 1
Etb_audio
Z13 w1633424833
Z14 DPx4 ieee 9 math_real 0 22 :iME`dTX54_U49lJNF5JI3
R1
R2
R3
R4
Z15 8X:/GITHUB/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/MSim/TB_Audio.vhd
Z16 FX:/GITHUB/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/MSim/TB_Audio.vhd
l0
L8
Vi<H]V7oJ<0LONe@chCDO;1
R7
32
Z17 !s108 1633424860.298000
Z18 !s90 -reportprogress|300|-work|work|-2002|-explicit|-vopt|X:/GITHUB/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/MSim/TB_Audio.vhd|
Z19 !s107 X:/GITHUB/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/MSim/TB_Audio.vhd|
R11
R12
!s100 Oo7TOW7ESzG]>;JD^MCbO1
!i10b 1
Asim
R14
R1
R2
R3
DEx4 work 8 tb_audio 0 22 i<H]V7oJ<0LONe@chCDO;1
l80
L11
V2:HnEXH@9]_b7Rk;K^SBP2
R7
32
R17
R18
R19
R11
R12
!s100 YSHOYgI41k77]9UUAY:nR2
!i10b 1
Etb_sram
Z20 w1633424456
R1
R2
R3
R4
Z21 8X:/GITHUB/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/MSim/TB_SRAM.vhd
Z22 FX:/GITHUB/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/MSim/TB_SRAM.vhd
l0
L5
V8[0[EjQ[_DFS385<a_Id62
R7
32
Z23 !s108 1633424671.860000
Z24 !s90 -reportprogress|300|-work|work|-2002|-explicit|-vopt|X:/GITHUB/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/MSim/TB_SRAM.vhd|
Z25 !s107 X:/GITHUB/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/MSim/TB_SRAM.vhd|
R11
R12
!s100 gdYCh>DmJNzO;SG;a<cV83
!i10b 1
Asim
R1
R2
R3
DEx4 work 7 tb_sram 0 22 8[0[EjQ[_DFS385<a_Id62
l21
L17
V>b6aZ2h=1B7QBlF:j_X9<2
R7
32
R23
R24
R25
R11
R12
!s100 ;nLIVLZZNWDcCA<30D=R81
!i10b 1
