library ieee;
use ieee.std_logic_1164.all;
use  IEEE.STD_LOGIC_ARITH.all;
use  IEEE.STD_LOGIC_UNSIGNED.all;

entity xep80 is
	port(
		n_reset		: in std_logic;
		clk		: in std_logic;
		outa		: out std_logic;
		outb		: out std_logic;
		led0		: out std_logic;
		led1		: out std_logic;
		led2		: out std_logic;
	);
end xep80;

architecture struct of xep80 is

	process (clk)
	begin
		if rising_edge(clk) then
			outa <= not outa;
		end if;
	end process;

end;
