INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/arg/Documents/GitHub/FPGA/First_Project/First_Project.gen/sources_1/ip/fifo_generator_0/sim/fifo_generator_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_generator_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/arg/Documents/GitHub/FPGA/First_Project/First_Project.gen/sources_1/ip/big_bram/sim/big_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module big_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/arg/Documents/GitHub/FPGA/First_Project/First_Project.gen/sources_1/ip/blk_mem_gen_16/sim/blk_mem_gen_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_16
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/arg/Documents/GitHub/FPGA/First_Project/First_Project.gen/sources_1/ip/blk_mem_gen_15/sim/blk_mem_gen_15.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_15
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/arg/Documents/GitHub/FPGA/First_Project/First_Project.gen/sources_1/ip/blk_mem_gen_14/sim/blk_mem_gen_14.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_14
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/arg/Documents/GitHub/FPGA/First_Project/First_Project.gen/sources_1/ip/blk_mem_gen_13/sim/blk_mem_gen_13.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_13
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/arg/Documents/GitHub/FPGA/First_Project/First_Project.gen/sources_1/ip/blk_mem_gen_12/sim/blk_mem_gen_12.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_12
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/arg/Documents/GitHub/FPGA/First_Project/First_Project.gen/sources_1/ip/blk_mem_gen_11/sim/blk_mem_gen_11.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_11
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/arg/Documents/GitHub/FPGA/First_Project/First_Project.gen/sources_1/ip/blk_mem_gen_10/sim/blk_mem_gen_10.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_10
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/arg/Documents/GitHub/FPGA/First_Project/First_Project.gen/sources_1/ip/blk_mem_gen_9/sim/blk_mem_gen_9.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_9
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/arg/Documents/GitHub/FPGA/First_Project/First_Project.gen/sources_1/ip/blk_mem_gen_8/sim/blk_mem_gen_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/arg/Documents/GitHub/FPGA/First_Project/First_Project.gen/sources_1/ip/blk_mem_gen_7/sim/blk_mem_gen_7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_7
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/arg/Documents/GitHub/FPGA/First_Project/First_Project.gen/sources_1/ip/blk_mem_gen_6/sim/blk_mem_gen_6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_6
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/arg/Documents/GitHub/FPGA/First_Project/First_Project.gen/sources_1/ip/blk_mem_gen_5/sim/blk_mem_gen_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/arg/Documents/GitHub/FPGA/First_Project/First_Project.gen/sources_1/ip/blk_mem_gen_4/sim/blk_mem_gen_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/arg/Documents/GitHub/FPGA/First_Project/First_Project.gen/sources_1/ip/blk_mem_gen_3/sim/blk_mem_gen_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/arg/Documents/GitHub/FPGA/First_Project/First_Project.gen/sources_1/ip/blk_mem_gen_2/sim/blk_mem_gen_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/arg/Documents/GitHub/FPGA/First_Project/First_Project.gen/sources_1/ip/blk_mem_gen_1/sim/blk_mem_gen_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/arg/Documents/GitHub/FPGA/First_Project/First_Project.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/arg/Documents/GitHub/FPGA/First_Project/First_Project.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/arg/Documents/GitHub/FPGA/First_Project/First_Project.srcs/sources_1/new/adder32b16way.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder32b16way
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/arg/Documents/GitHub/FPGA/First_Project/First_Project.srcs/sources_1/new/big_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module big_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/arg/Documents/GitHub/FPGA/First_Project/First_Project.srcs/sources_1/new/cic_32b.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cic_32b
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/arg/Documents/GitHub/FPGA/First_Project/First_Project.srcs/sources_1/new/ddr_to_sdr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr_to_sdr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/arg/Documents/GitHub/FPGA/First_Project/First_Project.srcs/sources_1/new/differentiator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module differentiator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/arg/Documents/GitHub/FPGA/First_Project/First_Project.srcs/sources_1/new/exponential_avg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exponential_avg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/arg/Documents/GitHub/FPGA/First_Project/First_Project.srcs/sources_1/new/i2s_bus.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i2s_bus
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/arg/Documents/GitHub/FPGA/First_Project/First_Project.srcs/sources_1/new/integrator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module integrator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/arg/Documents/GitHub/FPGA/First_Project/First_Project.srcs/sources_1/new/integrator32b.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module integrator32b
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/arg/Documents/GitHub/FPGA/First_Project/First_Project.srcs/sources_1/new/managed_stream_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module managed_stream_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/arg/Documents/GitHub/FPGA/First_Project/First_Project.srcs/sources_1/new/multi_ddr_to_sdr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_ddr_to_sdr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/arg/Documents/GitHub/FPGA/First_Project/First_Project.srcs/sources_1/new/mux_shift.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_shift
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/arg/Documents/GitHub/FPGA/First_Project/First_Project.srcs/sources_1/new/rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/arg/Documents/GitHub/FPGA/First_Project/First_Project.srcs/sources_1/new/simple_io.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_io
WARNING: [VRFC 10-3380] identifier 'done1' is used before its declaration [C:/Users/arg/Documents/GitHub/FPGA/First_Project/First_Project.srcs/sources_1/new/simple_io.v:225]
WARNING: [VRFC 10-3380] identifier 'full1' is used before its declaration [C:/Users/arg/Documents/GitHub/FPGA/First_Project/First_Project.srcs/sources_1/new/simple_io.v:230]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/arg/Documents/GitHub/FPGA/First_Project/First_Project.srcs/sim_1/new/testbench_top_level.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_top_level
