@I [LIC-101] Checked out feature [VIVADO_HLS]
@I [HLS-10] Running '/opt/Xilinx/Vivado_HLS/2015.1/bin/unwrapped/lnx64.o/vivado_hls'
            for user 'root' on host 'ubuntu' (Linux_x86_64 version 3.13.0-65-generic) on Thu Oct 01 14:31:36 CDT 2015
            in directory '/home/parallels/source_code/ECE_527_MP/mp3'
@I [HLS-10] Opening project '/home/parallels/source_code/ECE_527_MP/mp3/parta_2'.
@I [HLS-10] Adding design file 'parta_2/matrixmath.h' to the project
@I [HLS-10] Adding design file 'parta_2/matrixmath.c' to the project
@I [HLS-10] Adding test bench file 'parta_2/matrixmath_test.c' to the project
@I [HLS-10] Opening solution '/home/parallels/source_code/ECE_527_MP/mp3/parta_2/solution1_fifo_unroll'.
@I [SYN-201] Setting up clock 'default' with a period of 10ns.
@I [HLS-10] Setting target device to 'xc7z020clg484-1'
@I [HLS-10] Analyzing design file 'parta_2/matrixmath.c' ... 
@I [HLS-10] Validating synthesis directives ...
@I [HLS-10] Starting code transformations ...
@I [HLS-10] Checking synthesizability ...
@I [XFORM-501] Unrolling loop 'RowCaching' (parta_2/matrixmath.c:28) in function 'MAT_Multiply' partially with a factor of 20.
@I [XFORM-501] Unrolling loop 'ColCaching' (parta_2/matrixmath.c:35) in function 'MAT_Multiply' partially with a factor of 20.
@I [XFORM-501] Unrolling loop 'Product' (parta_2/matrixmath.c:39) in function 'MAT_Multiply' partially with a factor of 20.
@I [XFORM-101] Partitioning array 'A_cached_row' (parta_2/matrixmath.c:11) in dimension 1 with a cyclic factor 10.
@W [XFORM-104] Completely partitioning array 'B_cached' (parta_2/matrixmath.c:12) accessed through non-constant indices on dimension 1 (parta_2/matrixmath.c:41:10), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
@I [XFORM-101] Partitioning array 'B_cached' (parta_2/matrixmath.c:12) in dimension 1 completely.
@W [XFORM-124] Array 'C' (parta_2/matrixmath.c:5) may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
@W [XFORM-124] Array 'B' (parta_2/matrixmath.c:5) may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
@W [XFORM-124] Array 'A' (parta_2/matrixmath.c:4) may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
@I [XFORM-401] Performing if-conversion on hyperblock to (parta_2/matrixmath.c:41:10) in function 'MAT_Multiply'... converting 7 basic blocks.
@I [XFORM-401] Performing if-conversion on hyperblock to (parta_2/matrixmath.c:41:10) in function 'MAT_Multiply'... converting 7 basic blocks.
@I [XFORM-401] Performing if-conversion on hyperblock to (parta_2/matrixmath.c:41:10) in function 'MAT_Multiply'... converting 7 basic blocks.
@I [XFORM-401] Performing if-conversion on hyperblock to (parta_2/matrixmath.c:41:10) in function 'MAT_Multiply'... converting 7 basic blocks.
@I [XFORM-401] Performing if-conversion on hyperblock to (parta_2/matrixmath.c:41:10) in function 'MAT_Multiply'... converting 7 basic blocks.
@I [XFORM-401] Performing if-conversion on hyperblock to (parta_2/matrixmath.c:41:10) in function 'MAT_Multiply'... converting 7 basic blocks.
@I [XFORM-401] Performing if-conversion on hyperblock to (parta_2/matrixmath.c:41:10) in function 'MAT_Multiply'... converting 7 basic blocks.
@I [XFORM-401] Performing if-conversion on hyperblock to (parta_2/matrixmath.c:41:10) in function 'MAT_Multiply'... converting 7 basic blocks.
@I [XFORM-401] Performing if-conversion on hyperblock to (parta_2/matrixmath.c:41:10) in function 'MAT_Multiply'... converting 7 basic blocks.
@I [XFORM-401] Performing if-conversion on hyperblock to (parta_2/matrixmath.c:41:10) in function 'MAT_Multiply'... converting 7 basic blocks.
@I [XFORM-401] Performing if-conversion on hyperblock to (parta_2/matrixmath.c:41:10) in function 'MAT_Multiply'... converting 7 basic blocks.
@I [XFORM-401] Performing if-conversion on hyperblock to (parta_2/matrixmath.c:41:10) in function 'MAT_Multiply'... converting 7 basic blocks.
@I [XFORM-401] Performing if-conversion on hyperblock to (parta_2/matrixmath.c:41:10) in function 'MAT_Multiply'... converting 7 basic blocks.
@I [XFORM-401] Performing if-conversion on hyperblock to (parta_2/matrixmath.c:41:10) in function 'MAT_Multiply'... converting 7 basic blocks.
@I [XFORM-401] Performing if-conversion on hyperblock to (parta_2/matrixmath.c:41:10) in function 'MAT_Multiply'... converting 7 basic blocks.
@I [XFORM-401] Performing if-conversion on hyperblock to (parta_2/matrixmath.c:41:10) in function 'MAT_Multiply'... converting 7 basic blocks.
@I [XFORM-401] Performing if-conversion on hyperblock to (parta_2/matrixmath.c:41:10) in function 'MAT_Multiply'... converting 7 basic blocks.
@I [XFORM-401] Performing if-conversion on hyperblock to (parta_2/matrixmath.c:41:10) in function 'MAT_Multiply'... converting 7 basic blocks.
@I [XFORM-401] Performing if-conversion on hyperblock to (parta_2/matrixmath.c:41:10) in function 'MAT_Multiply'... converting 7 basic blocks.
@I [XFORM-401] Performing if-conversion on hyperblock to (parta_2/matrixmath.c:41:10) in function 'MAT_Multiply'... converting 7 basic blocks.
@I [HLS-111] Elapsed time: 2.48874 seconds; current memory usage: 65.6 MB.
@I [HLS-10] Starting hardware synthesis ...
@I [HLS-10] Synthesizing 'MAT_Multiply' ...
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'MAT_Multiply' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 1.85984 seconds; current memory usage: 71 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'MAT_Multiply' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.465089 seconds; current memory usage: 75.5 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'MAT_Multiply' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-500] Setting interface mode on port 'MAT_Multiply/A' to 'ap_fifo'.
@I [RTGEN-500] Setting interface mode on port 'MAT_Multiply/B' to 'ap_fifo'.
@I [RTGEN-500] Setting interface mode on port 'MAT_Multiply/C' to 'ap_fifo'.
@I [RTGEN-500] Setting interface mode on port 'MAT_Multiply/mA' to 'ap_none'.
@I [RTGEN-500] Setting interface mode on port 'MAT_Multiply/nA' to 'ap_none'.
@I [RTGEN-500] Setting interface mode on port 'MAT_Multiply/mB' to 'ap_none'.
@I [RTGEN-500] Setting interface mode on port 'MAT_Multiply/nB' to 'ap_none'.
@I [RTGEN-500] Setting interface mode on port 'MAT_Multiply/mC' to 'ap_none'.
@I [RTGEN-500] Setting interface mode on port 'MAT_Multiply/nC' to 'ap_none'.
@I [RTGEN-500] Setting interface mode on function 'MAT_Multiply' to 'ap_ctrl_hs'.
@I [RTGEN-100] Generating core module 'MAT_Multiply_mul_32s_32s_32_6': 20 instance(s).
@I [RTGEN-100] Finished creating RTL model for 'MAT_Multiply'.
@I [HLS-111] Elapsed time: 0.799463 seconds; current memory usage: 83.6 MB.
@I [RTMG-282] Generating pipelined core: 'MAT_Multiply_mul_32s_32s_32_6_MulnS_0'
@I [RTMG-278] Implementing memory 'MAT_Multiply_A_cached_row_0_ram' using distributed RAMs.
@I [RTMG-278] Implementing memory 'MAT_Multiply_B_cached_0_ram' using block RAMs.
@I [HLS-10] Finished generating all RTL models.
@I [WSYSC-301] Generating RTL SystemC for 'MAT_Multiply'.
@I [WVHDL-304] Generating RTL VHDL for 'MAT_Multiply'.
@I [WVLOG-307] Generating RTL Verilog for 'MAT_Multiply'.
@I [HLS-112] Total elapsed time: 8.765 seconds; peak memory usage: 83.6 MB.
@I [LIC-101] Checked in feature [VIVADO_HLS]
