Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Thu Mar 21 19:36:03 2024
| Host         : LAPTOP-L57NIJPM running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file usp_rf_data_converter_0_example_design_control_sets_placed.rpt
| Design       : usp_rf_data_converter_0_example_design
| Device       : xczu67dr
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   804 |
|    Minimum number of control sets                        |   804 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |  1011 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   804 |
| >= 0 to < 4        |   302 |
| >= 4 to < 6        |    96 |
| >= 6 to < 8        |    53 |
| >= 8 to < 10       |    36 |
| >= 10 to < 12      |    14 |
| >= 12 to < 14      |    20 |
| >= 14 to < 16      |     4 |
| >= 16              |   279 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            2139 |          524 |
| No           | No                    | Yes                    |             345 |           98 |
| No           | Yes                   | No                     |            1643 |          542 |
| Yes          | No                    | No                     |            1972 |          462 |
| Yes          | No                    | Yes                    |             101 |           24 |
| Yes          | Yes                   | No                     |            7525 |         1589 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                                           Clock Signal                                          |                                                                                                                       Enable Signal                                                                                                                      |                                                                                                                                           Set/Reset Signal                                                                                                                                          | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  s_axi_aclk_i                                                                                   |                                                                                                                                                                                                                                                          | usp_rf_data_converter_0_ex_i/ex_design/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/s_sc_areset_pipe                                                                                                                                                                                      |                1 |              1 |         1.00 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/ENB_I                                                             | usp_rf_data_converter_0_ex_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.cas_no_mem_regs_B.casdob_mux_reg_top_dly_i_1__0_n_0 |                1 |              1 |         1.00 |
|  s_axi_aclk_i                                                                                   |                                                                                                                                                                                                                                                          | usp_rf_data_converter_0_ex_i/ex_design/smartconnect_0/inst/m02_nodes/m02_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  s_axi_aclk_i                                                                                   |                                                                                                                                                                                                                                                          | usp_rf_data_converter_0_ex_i/ex_design/smartconnect_0/inst/m02_nodes/m02_b_node/inst/s_sc_areset_pipe                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  s_axi_aclk_i                                                                                   |                                                                                                                                                                                                                                                          | usp_rf_data_converter_0_ex_i/ex_design/smartconnect_0/inst/m02_nodes/m02_r_node/inst/s_sc_areset_pipe                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  s_axi_aclk_i                                                                                   |                                                                                                                                                                                                                                                          | usp_rf_data_converter_0_ex_i/ex_design/smartconnect_0/inst/m02_nodes/m02_w_node/inst/s_sc_areset_pipe                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  s_axi_aclk_i                                                                                   |                                                                                                                                                                                                                                                          | usp_rf_data_converter_0_ex_i/ex_design/smartconnect_0/inst/m03_nodes/m03_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  s_axi_aclk_i                                                                                   |                                                                                                                                                                                                                                                          | usp_rf_data_converter_0_ex_i/ex_design/smartconnect_0/inst/m03_nodes/m03_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  s_axi_aclk_i                                                                                   |                                                                                                                                                                                                                                                          | usp_rf_data_converter_0_ex_i/ex_design/smartconnect_0/inst/m03_nodes/m03_b_node/inst/s_sc_areset_pipe                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  s_axi_aclk_i                                                                                   |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2                                                                                                       |                1 |              1 |         1.00 |
|  s_axi_aclk_i                                                                                   |                                                                                                                                                                                                                                                          | usp_rf_data_converter_0_ex_i/ex_design/smartconnect_0/inst/m03_nodes/m03_r_node/inst/s_sc_areset_pipe                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  s_axi_aclk_i                                                                                   |                                                                                                                                                                                                                                                          | usp_rf_data_converter_0_ex_i/ex_design/smartconnect_0/inst/m03_nodes/m03_w_node/inst/s_sc_areset_pipe                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  usp_rf_data_converter_0_ex_i/mdm_1/U0/Use_E2.BSCAN_I/UPDATE                                    |                                                                                                                                                                                                                                                          | usp_rf_data_converter_0_ex_i/mdm_1/U0/Use_Dbg_Reg_Access.No_BSCANID.update_reset_reg_n_0                                                                                                                                                                                                            |                1 |              1 |         1.00 |
|  s_axi_aclk_i                                                                                   |                                                                                                                                                                                                                                                          | usp_rf_data_converter_0_ex_i/ex_design/smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/s_sc_areset_pipe                                                                                                                                                                                      |                1 |              1 |         1.00 |
|  s_axi_aclk_i                                                                                   |                                                                                                                                                                                                                                                          | usp_rf_data_converter_0_ex_i/ex_design/smartconnect_0/inst/m04_nodes/m04_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  s_axi_aclk_i                                                                                   |                                                                                                                                                                                                                                                          | usp_rf_data_converter_0_ex_i/ex_design/smartconnect_0/inst/m04_nodes/m04_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  s_axi_aclk_i                                                                                   |                                                                                                                                                                                                                                                          | usp_rf_data_converter_0_ex_i/ex_design/smartconnect_0/inst/m04_nodes/m04_b_node/inst/s_sc_areset_pipe                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  s_axi_aclk_i                                                                                   |                                                                                                                                                                                                                                                          | usp_rf_data_converter_0_ex_i/ex_design/smartconnect_0/inst/m04_nodes/m04_r_node/inst/s_sc_areset_pipe                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  s_axi_aclk_i                                                                                   |                                                                                                                                                                                                                                                          | usp_rf_data_converter_0_ex_i/ex_design/smartconnect_0/inst/m04_nodes/m04_w_node/inst/s_sc_areset_pipe                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                     |                1 |              1 |         1.00 |
| ~usp_rf_data_converter_0_ex_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Dbg_Update_0          |                                                                                                                                                                                                                                                          | usp_rf_data_converter_0_ex_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n                                                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  s_axi_aclk_i                                                                                   |                                                                                                                                                                                                                                                          | usp_rf_data_converter_0_ex_i/ex_design/smartconnect_0/inst/m05_nodes/m05_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  s_axi_aclk_i                                                                                   |                                                                                                                                                                                                                                                          | usp_rf_data_converter_0_ex_i/ex_design/smartconnect_0/inst/m05_nodes/m05_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  s_axi_aclk_i                                                                                   |                                                                                                                                                                                                                                                          | usp_rf_data_converter_0_ex_i/ex_design/smartconnect_0/inst/m05_nodes/m05_b_node/inst/s_sc_areset_pipe                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  s_axi_aclk_i                                                                                   |                                                                                                                                                                                                                                                          | usp_rf_data_converter_0_ex_i/ex_design/smartconnect_0/inst/m05_nodes/m05_r_node/inst/s_sc_areset_pipe                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  s_axi_aclk_i                                                                                   |                                                                                                                                                                                                                                                          | usp_rf_data_converter_0_ex_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.capture_1                                                                                                                                                    |                1 |              1 |         1.00 |
|  s_axi_aclk_i                                                                                   |                                                                                                                                                                                                                                                          | usp_rf_data_converter_0_ex_i/ex_design/smartconnect_0/inst/m05_nodes/m05_w_node/inst/s_sc_areset_pipe                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[2].Gen_Sel_DFF/I_AS                                                                                                      |                                                                                                                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  usp_rf_data_converter_0_ex_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Dbg_Update_0          | usp_rf_data_converter_0_ex_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                    | usp_rf_data_converter_0_ex_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_reg_n_0                                                                                                                                    |                1 |              1 |         1.00 |
|  usp_rf_data_converter_0_ex_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Dbg_Update_0          | usp_rf_data_converter_0_ex_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                    | usp_rf_data_converter_0_ex_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_cmd_i_reg_n_0                                                                                                                                    |                1 |              1 |         1.00 |
|  usp_rf_data_converter_0_ex_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Dbg_Update_0          | usp_rf_data_converter_0_ex_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                    | usp_rf_data_converter_0_ex_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_cmd_i_reg_0                                                                                                                                       |                1 |              1 |         1.00 |
|  s_axi_aclk_i                                                                                   |                                                                                                                                                                                                                                                          | usp_rf_data_converter_0_ex_i/ex_design/smartconnect_0/inst/m01_nodes/m01_w_node/inst/s_sc_areset_pipe                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  s_axi_aclk_i                                                                                   |                                                                                                                                                                                                                                                          | usp_rf_data_converter_0_ex_i/ex_design/smartconnect_0/inst/m01_nodes/m01_b_node/inst/s_sc_areset_pipe                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  s_axi_aclk_i                                                                                   |                                                                                                                                                                                                                                                          | usp_rf_data_converter_0_ex_i/ex_design/smartconnect_0/inst/m01_nodes/m01_r_node/inst/s_sc_areset_pipe                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  s_axi_aclk_i                                                                                   |                                                                                                                                                                                                                                                          | usp_rf_data_converter_0_ex_i/ex_design/smartconnect_0/inst/m00_nodes/m00_b_node/inst/s_sc_areset_pipe                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  s_axi_aclk_i                                                                                   |                                                                                                                                                                                                                                                          | usp_rf_data_converter_0_ex_i/ex_design/smartconnect_0/inst/m00_nodes/m00_r_node/inst/s_sc_areset_pipe                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  s_axi_aclk_i                                                                                   |                                                                                                                                                                                                                                                          | usp_rf_data_converter_0_ex_i/ex_design/smartconnect_0/inst/m00_nodes/m00_w_node/inst/s_sc_areset_pipe                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/D_AS                                                                                                                            |                                                                                                                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                         |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2                                                                                                       |                1 |              1 |         1.00 |
|  s_axi_aclk_i                                                                                   |                                                                                                                                                                                                                                                          | usp_rf_data_converter_0_ex_i/ex_design/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  s_axi_aclk_i                                                                                   |                                                                                                                                                                                                                                                          | usp_rf_data_converter_0_ex_i/ex_design/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  s_axi_aclk_i                                                                                   |                                                                                                                                                                                                                                                          | usp_rf_data_converter_0_ex_i/ex_design/smartconnect_0/inst/s00_nodes/s00_b_node/inst/s_sc_areset_pipe                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  s_axi_aclk_i                                                                                   |                                                                                                                                                                                                                                                          | usp_rf_data_converter_0_ex_i/ex_design/smartconnect_0/inst/s00_nodes/s00_r_node/inst/s_sc_areset_pipe                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  s_axi_aclk_i                                                                                   |                                                                                                                                                                                                                                                          | usp_rf_data_converter_0_ex_i/ex_design/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  s_axi_aclk_i                                                                                   |                                                                                                                                                                                                                                                          | usp_rf_data_converter_0_ex_i/ex_design/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  s_axi_aclk_i                                                                                   |                                                                                                                                                                                                                                                          | usp_rf_data_converter_0_ex_i/ex_design/smartconnect_0/inst/s01_nodes/s01_w_node/inst/s_sc_areset_pipe                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  s_axi_aclk_i                                                                                   |                                                                                                                                                                                                                                                          | usp_rf_data_converter_0_ex_i/ex_design/smartconnect_0/inst/m01_nodes/m01_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  s_axi_aclk_i                                                                                   |                                                                                                                                                                                                                                                          | usp_rf_data_converter_0_ex_i/ex_design/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                         |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rst_rd_reg2                                                                                                  |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                         |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  s_axi_aclk_i                                                                                   |                                                                                                                                                                                                                                                          | usp_rf_data_converter_0_ex_i/ex_design/smartconnect_0/inst/m02_nodes/m02_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  usp_rf_data_converter_0_ex_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Dbg_Update_0          | usp_rf_data_converter_0_ex_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                    | usp_rf_data_converter_0_ex_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step_reg_n_0                                                                                                                                                    |                1 |              1 |         1.00 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/ENA_I_1                                                           | usp_rf_data_converter_0_ex_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/addra[17]                                                                                                    |                1 |              1 |         1.00 |
|  usp_rf_data_converter_0_ex_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Dbg_Update_0          | usp_rf_data_converter_0_ex_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Dbg_Reg_Access.force_lock0                                                                                                                                          | usp_rf_data_converter_0_ex_i/mdm_1/U0/MDM_Core_I1/dbgreg_force_lock                                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/ENA_I                                                             | usp_rf_data_converter_0_ex_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.cas_no_mem_regs_A.casdoa_mux_reg_top_dly_i_1__0_n_0 |                1 |              1 |         1.00 |
|  s_axi_aclk_i                                                                                   |                                                                                                                                                                                                                                                          | usp_rf_data_converter_0_ex_i/ex_design/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  s_axi_aclk_i                                                                                   |                                                                                                                                                                                                                                                          | usp_rf_data_converter_0_ex_i/ex_design/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  s_axi_aclk_i                                                                                   |                                                                                                                                                                                                                                                          | usp_rf_data_converter_0_ex_i/ex_design/smartconnect_0/inst/s01_nodes/s01_b_node/inst/s_sc_areset_pipe                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  s_axi_aclk_i                                                                                   |                                                                                                                                                                                                                                                          | usp_rf_data_converter_0_ex_i/ex_design/smartconnect_0/inst/s01_nodes/s01_r_node/inst/s_sc_areset_pipe                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  s_axi_aclk_i                                                                                   |                                                                                                                                                                                                                                                          | usp_rf_data_converter_0_ex_i/ex_design/smartconnect_0/inst/s00_nodes/s00_w_node/inst/s_sc_areset_pipe                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  usp_rf_data_converter_0_ex_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Dbg_Update_0          | usp_rf_data_converter_0_ex_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Dbg_Reg_Access.force_lock0                                                                                                                                          | usp_rf_data_converter_0_ex_i/mdm_1/U0/MDM_Core_I1/dbgreg_unlocked                                                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/ENB_I_5                                                           | usp_rf_data_converter_0_ex_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/addrb[17]                                                                                                    |                1 |              1 |         1.00 |
|  s_axi_aclk_i                                                                                   |                                                                                                                                                                                                                                                          | usp_rf_data_converter_0_ex_i/ex_design/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  s_axi_aclk_i                                                                                   |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  s_axi_aclk_i                                                                                   |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  usp_rf_data_converter_0_ex_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Dbg_Update_0          |                                                                                                                                                                                                                                                          | usp_rf_data_converter_0_ex_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_11                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  s_axi_aclk_i                                                                                   |                                                                                                                                                                                                                                                          | usp_rf_data_converter_0_ex_i/ex_design/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                                     |                1 |              1 |         1.00 |
| ~usp_rf_data_converter_0_ex_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Dbg_Clk_0               | usp_rf_data_converter_0_ex_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CE                                                                                                                                                                      | usp_rf_data_converter_0_ex_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0                                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  s_axi_aclk_i                                                                                   |                                                                                                                                                                                                                                                          | usp_rf_data_converter_0_ex_i/ex_design/smartconnect_0/inst/switchboards/i_nodes/i_b_node/inst/s_sc_areset_pipe                                                                                                                                                                                      |                1 |              1 |         1.00 |
|  usp_rf_data_converter_0_ex_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Dbg_Clk_0               | usp_rf_data_converter_0_ex_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Reg_Access.dbgreg_CAPTURE_reg                                                                                                                                                   | usp_rf_data_converter_0_ex_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Functional_Reset3_out                                                                                                                                                                                                      |                1 |              1 |         1.00 |
|  s_axi_aclk_i                                                                                   |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rst_rd_reg2                                                                                                  |                1 |              1 |         1.00 |
|  s_axi_aclk_i                                                                                   |                                                                                                                                                                                                                                                          | usp_rf_data_converter_0_ex_i/ex_design/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_reg.aresetn_d_reg[0]_0                                                                                                             |                2 |              2 |         1.00 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/ex_design/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[0].inst_req_counter/E[0]                                                              | usp_rf_data_converter_0_ex_i/ex_design/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_si_handler/areset_r                                                                                                                                                                             |                1 |              2 |         2.00 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/ex_design/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_dac1/drpen_por_i_1__0_n_0                                                                        | usp_rf_data_converter_0_ex_i/ex_design/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_dac1/p_18_in                                                                                                                                |                2 |              2 |         1.00 |
|  s_axi_aclk_i                                                                                   |                                                                                                                                                                                                                                                          | usp_rf_data_converter_0_ex_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/rst_xsdbfifo_reg10                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[7].OF_Piperun_Stage/MUXCY_I/lopt_10                                                                                                                   |                                                                                                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  s_axi_aclk_i                                                                                   |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  s_axi_aclk_i                                                                                   |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/ex_design/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/gen_pipelined.load_mesg                                                                            |                                                                                                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/clocking_block/clk_wiz_adc0/inst/CLK_CORE_DRP_I/SEN                                                                                                                                                                         | usp_rf_data_converter_0_ex_i/clocking_block/clk_wiz_adc0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[37][14]_i_1_n_0                                                                                                                                                                                      |                2 |              2 |         1.00 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/ex_design/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_adc2/drpen_por_i_1_n_0                                                                           | usp_rf_data_converter_0_ex_i/ex_design/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_adc2/p_15_in                                                                                                                                |                1 |              2 |         2.00 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/ex_design/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_adc2/fsm_cycle[1]_i_1_n_0                                                                        | usp_rf_data_converter_0_ex_i/ex_design/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_adc2/p_15_in                                                                                                                                |                1 |              2 |         2.00 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/clocking_block/clk_wiz_adc0/inst/CLK_CORE_DRP_I/SEN                                                                                                                                                                         | usp_rf_data_converter_0_ex_i/clocking_block/clk_wiz_adc0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[35][14]_i_1_n_0                                                                                                                                                                                      |                2 |              2 |         1.00 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/ex_design/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/gen_srls[1].srl_nx1/shift                                                                          |                                                                                                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/ex_design/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fi_regulator.inst_fi_regulator/allow_transfer_r_reg_0                                                                 | usp_rf_data_converter_0_ex_i/ex_design/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/SR[0]                                                                                                                                         |                1 |              2 |         2.00 |
|  s_axi_aclk_i                                                                                   |                                                                                                                                                                                                                                                          | usp_rf_data_converter_0_ex_i/clocking_block/clk_wiz_adc0/inst/CLK_CORE_DRP_I/SEN                                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  s_axi_aclk_i                                                                                   |                                                                                                                                                                                                                                                          | usp_rf_data_converter_0_ex_i/clocking_block/clk_wiz_dac0/inst/CLK_CORE_DRP_I/SEN                                                                                                                                                                                                                    |                2 |              2 |         1.00 |
|  s_axi_aclk_i                                                                                   |                                                                                                                                                                                                                                                          | usp_rf_data_converter_0_ex_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Async_Reset.sync_reset_reg                                                                                                                                               |                2 |              2 |         1.00 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/ex_design/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fi_regulator.inst_fi_regulator/E[0]                                                                                   | usp_rf_data_converter_0_ex_i/ex_design/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_si_handler/areset_r                                                                                                                                                                             |                1 |              2 |         2.00 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/ex_design/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fi_regulator.inst_fi_regulator/allow_transfer_r_reg_1[0]                                                              | usp_rf_data_converter_0_ex_i/ex_design/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_si_handler/areset_r                                                                                                                                                                             |                1 |              2 |         2.00 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/ex_design/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/wroute_vacancy                                                                                                                                                |                                                                                                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/ex_design/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/pll_temperature[1]_i_1_n_0                                                                           | usp_rf_data_converter_0_ex_i/ex_design/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/drp_arbiter_dac0/dac0_reset_i                                                                                                                                |                2 |              2 |         1.00 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/ex_design/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/gen_wroute_reg.wroute_split/E[0]                                                                                                                              | usp_rf_data_converter_0_ex_i/ex_design/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/ex_design/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/pll_state_machine.pll_on_i_1_n_0                                                                     | usp_rf_data_converter_0_ex_i/ex_design/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/drp_arbiter_dac0/dac0_reset_i                                                                                                                                |                1 |              2 |         2.00 |
|  s_axi_aclk_i                                                                                   |                                                                                                                                                                                                                                                          | usp_rf_data_converter_0_ex_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/dbg_stop_i                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_13                                                                                                                    | usp_rf_data_converter_0_ex_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/flush_pipe                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/ex_design/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/w_size_mask[1]_i_1_n_0                                                                                            |                                                                                                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/clocking_block/clk_wiz_dac0/inst/CLK_CORE_DRP_I/SEN                                                                                                                                                                         | usp_rf_data_converter_0_ex_i/clocking_block/clk_wiz_dac0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[35][14]_i_1_n_0                                                                                                                                                                                      |                2 |              2 |         1.00 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/ex_design/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/fg_cal_en_i_1_n_0                                                                                    | usp_rf_data_converter_0_ex_i/ex_design/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/drp_arbiter_dac0/dac0_reset_i                                                                                                                                |                1 |              2 |         2.00 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/clocking_block/clk_wiz_dac0/inst/CLK_CORE_DRP_I/SEN                                                                                                                                                                         | usp_rf_data_converter_0_ex_i/clocking_block/clk_wiz_dac0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[37][14]_i_1_n_0                                                                                                                                                                                      |                2 |              2 |         1.00 |
|  s_axi_aclk_i                                                                                   |                                                                                                                                                                                                                                                          | usp_rf_data_converter_0_ex_i/ex_design/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/gen_r_cmd_reg.aresetn_d_reg_n_0_[0]                                                                                                                                                            |                1 |              2 |         2.00 |
|  s_axi_aclk_i                                                                                   |                                                                                                                                                                                                                                                          | usp_rf_data_converter_0_ex_i/ex_design/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/ex_design/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rresp_i[1]_i_1_n_0                                                                                          | usp_rf_data_converter_0_ex_i/ex_design/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                          |                1 |              2 |         2.00 |
|  s_axi_aclk_i                                                                                   |                                                                                                                                                                                                                                                          | usp_rf_data_converter_0_ex_i/ex_design/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_reg.aresetn_d_reg_n_0_[0]                                                                                                                                                            |                1 |              2 |         2.00 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/ex_design/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/drpen_por_i_i_1_n_0                                                                                  | usp_rf_data_converter_0_ex_i/ex_design/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/drp_arbiter_dac0/dac0_reset_i                                                                                                                                |                1 |              2 |         2.00 |
|  s_axi_aclk_i                                                                                   |                                                                                                                                                                                                                                                          | usp_rf_data_converter_0_ex_i/ex_design/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/clocking_block/clk_wiz_adc0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_addr[5]_i_1_n_0                                                                                                                                           |                                                                                                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  s_axi_aclk_i                                                                                   |                                                                                                                                                                                                                                                          | usp_rf_data_converter_0_ex_i/ex_design/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/exit_inst/gen_r_cmd_reg.aresetn_d_reg_n_0_[0]                                                                                                                                                            |                1 |              2 |         2.00 |
|  s_axi_aclk_i                                                                                   |                                                                                                                                                                                                                                                          | usp_rf_data_converter_0_ex_i/ex_design/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/areset                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/ex_design/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_state                                                                                                           | usp_rf_data_converter_0_ex_i/ex_design/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                          |                1 |              2 |         2.00 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/ex_design/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_bresp_i                                                                                                     | usp_rf_data_converter_0_ex_i/ex_design/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_bresp_i[1]_i_1_n_0                                                                                                                                     |                1 |              2 |         2.00 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/ex_design/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/wroute_vacancy                                                                                                                                                |                                                                                                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/ex_design/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_wroute_reg.wroute_split/E[0]                                                                                                                              | usp_rf_data_converter_0_ex_i/ex_design/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/ex_design/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/E[0]                                                                                                                                             | usp_rf_data_converter_0_ex_i/ex_design/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  s_axi_aclk_i                                                                                   |                                                                                                                                                                                                                                                          | usp_rf_data_converter_0_ex_i/ex_design/smartconnect_0/inst/s01_entry_pipeline/s01_transaction_regulator/inst/areset                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  s_axi_aclk_i                                                                                   |                                                                                                                                                                                                                                                          | usp_rf_data_converter_0_ex_i/ex_design/smartconnect_0/inst/m03_exit_pipeline/m03_exit/inst/exit_inst/gen_r_cmd_reg.aresetn_d_reg_n_0_[0]                                                                                                                                                            |                1 |              2 |         2.00 |
|  s_axi_aclk_i                                                                                   |                                                                                                                                                                                                                                                          | usp_rf_data_converter_0_ex_i/ex_design/smartconnect_0/inst/m03_exit_pipeline/m03_exit/inst/areset                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  s_axi_aclk_i                                                                                   |                                                                                                                                                                                                                                                          | usp_rf_data_converter_0_ex_i/ex_design/usp_rf_data_converter_0/inst/i_rfdc_ex_usp_rf_data_converter_0_0_overvol_irq/i_adc00_overvol_ack/done_reg                                                                                                                                                    |                1 |              2 |         2.00 |
|  s_axi_aclk_i                                                                                   |                                                                                                                                                                                                                                                          | usp_rf_data_converter_0_ex_i/ex_design/usp_rf_data_converter_0/inst/i_rfdc_ex_usp_rf_data_converter_0_0_overvol_irq/i_adc01_overvol_ack/done_reg                                                                                                                                                    |                1 |              2 |         2.00 |
|  s_axi_aclk_i                                                                                   |                                                                                                                                                                                                                                                          | usp_rf_data_converter_0_ex_i/ex_design/usp_rf_data_converter_0/inst/i_rfdc_ex_usp_rf_data_converter_0_0_overvol_irq/i_adc02_overvol_ack/done_reg                                                                                                                                                    |                1 |              2 |         2.00 |
|  s_axi_aclk_i                                                                                   |                                                                                                                                                                                                                                                          | usp_rf_data_converter_0_ex_i/ex_design/usp_rf_data_converter_0/inst/i_rfdc_ex_usp_rf_data_converter_0_0_overvol_irq/i_adc10_overvol_ack/adc1_done_reg                                                                                                                                               |                1 |              2 |         2.00 |
|  s_axi_aclk_i                                                                                   |                                                                                                                                                                                                                                                          | usp_rf_data_converter_0_ex_i/ex_design/usp_rf_data_converter_0/inst/i_rfdc_ex_usp_rf_data_converter_0_0_overvol_irq/i_adc03_overvol_ack/done_reg                                                                                                                                                    |                1 |              2 |         2.00 |
|  s_axi_aclk_i                                                                                   |                                                                                                                                                                                                                                                          | usp_rf_data_converter_0_ex_i/ex_design/usp_rf_data_converter_0/inst/i_rfdc_ex_usp_rf_data_converter_0_0_overvol_irq/i_adc11_overvol_ack/adc1_done_reg                                                                                                                                               |                1 |              2 |         2.00 |
|  s_axi_aclk_i                                                                                   |                                                                                                                                                                                                                                                          | usp_rf_data_converter_0_ex_i/ex_design/usp_rf_data_converter_0/inst/i_rfdc_ex_usp_rf_data_converter_0_0_overvol_irq/i_adc12_overvol_ack/adc1_done_reg                                                                                                                                               |                1 |              2 |         2.00 |
|  s_axi_aclk_i                                                                                   |                                                                                                                                                                                                                                                          | usp_rf_data_converter_0_ex_i/ex_design/usp_rf_data_converter_0/inst/i_rfdc_ex_usp_rf_data_converter_0_0_overvol_irq/i_adc13_overvol_ack/adc1_done_reg                                                                                                                                               |                1 |              2 |         2.00 |
|  s_axi_aclk_i                                                                                   |                                                                                                                                                                                                                                                          | usp_rf_data_converter_0_ex_i/ex_design/usp_rf_data_converter_0/inst/i_rfdc_ex_usp_rf_data_converter_0_0_overvol_irq/i_adc21_overvol_ack/done_reg                                                                                                                                                    |                1 |              2 |         2.00 |
|  s_axi_aclk_i                                                                                   |                                                                                                                                                                                                                                                          | usp_rf_data_converter_0_ex_i/ex_design/usp_rf_data_converter_0/inst/i_rfdc_ex_usp_rf_data_converter_0_0_overvol_irq/i_adc20_overvol_ack/done_reg                                                                                                                                                    |                1 |              2 |         2.00 |
|  s_axi_aclk_i                                                                                   |                                                                                                                                                                                                                                                          | usp_rf_data_converter_0_ex_i/ex_design/usp_rf_data_converter_0/inst/i_rfdc_ex_usp_rf_data_converter_0_0_overvol_irq/i_adc22_overvol_ack/done_reg                                                                                                                                                    |                1 |              2 |         2.00 |
|  s_axi_aclk_i                                                                                   |                                                                                                                                                                                                                                                          | usp_rf_data_converter_0_ex_i/ex_design/usp_rf_data_converter_0/inst/i_rfdc_ex_usp_rf_data_converter_0_0_overvol_irq/i_adc23_overvol_ack/done_reg                                                                                                                                                    |                1 |              2 |         2.00 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/ex_design/smartconnect_0/inst/m05_exit_pipeline/m05_exit/inst/exit_inst/gen_w_cmd_reg.s_write_cmd_vacancy_i_reg_n_0                                                                                                         |                                                                                                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  s_axi_aclk_i                                                                                   |                                                                                                                                                                                                                                                          | usp_rf_data_converter_0_ex_i/ex_design/smartconnect_0/inst/m04_exit_pipeline/m04_exit/inst/exit_inst/gen_r_cmd_reg.aresetn_d_reg_n_0_[0]                                                                                                                                                            |                2 |              2 |         1.00 |
|  s_axi_aclk_i                                                                                   |                                                                                                                                                                                                                                                          | usp_rf_data_converter_0_ex_i/ex_design/smartconnect_0/inst/m04_exit_pipeline/m04_exit/inst/areset                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  s_axi_aclk_i                                                                                   |                                                                                                                                                                                                                                                          | usp_rf_data_converter_0_ex_i/ex_design/smartconnect_0/inst/m05_exit_pipeline/m05_exit/inst/exit_inst/gen_r_cmd_reg.aresetn_d_reg_n_0_[0]                                                                                                                                                            |                1 |              2 |         2.00 |
|  s_axi_aclk_i                                                                                   |                                                                                                                                                                                                                                                          | usp_rf_data_converter_0_ex_i/ex_design/smartconnect_0/inst/m05_exit_pipeline/m05_exit/inst/areset                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  s_axi_aclk_i                                                                                   |                                                                                                                                                                                                                                                          | usp_rf_data_converter_0_ex_i/ex_design/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_wroute_reg.wroute_split/m_ready_d[1]_i_1_n_0                                                                                                                                                         |                1 |              2 |         2.00 |
|  s_axi_aclk_i                                                                                   |                                                                                                                                                                                                                                                          | usp_rf_data_converter_0_ex_i/ex_design/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset_d                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/ex_design/smartconnect_0/inst/m05_exit_pipeline/m05_exit/inst/exit_inst/gen_r_cmd_reg.s_read_cmd_vacancy_i_reg_n_0                                                                                                          |                                                                                                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/ex_design/smartconnect_0/inst/m04_exit_pipeline/m04_exit/inst/exit_inst/gen_r_cmd_reg.s_read_cmd_vacancy_i_reg_n_0                                                                                                          |                                                                                                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/ex_design/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank3_write[4]                                                                                                                          | usp_rf_data_converter_0_ex_i/rst_s_axi_aclk_57M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                            |                1 |              2 |         2.00 |
|  s_axi_aclk_i                                                                                   |                                                                                                                                                                                                                                                          | usp_rf_data_converter_0_ex_i/ex_design/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  s_axi_aclk_i                                                                                   |                                                                                                                                                                                                                                                          | usp_rf_data_converter_0_ex_i/ex_design/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/gen_wroute_reg.wroute_split/m_ready_d[1]_i_1_n_0                                                                                                                                                         |                2 |              2 |         1.00 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/ex_design/smartconnect_0/inst/m04_exit_pipeline/m04_exit/inst/exit_inst/gen_w_cmd_reg.s_write_cmd_vacancy_i_reg_n_0                                                                                                         |                                                                                                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  s_axi_aclk_i                                                                                   |                                                                                                                                                                                                                                                          | usp_rf_data_converter_0_ex_i/ex_design/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/areset_d                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  s_axi_aclk_i                                                                                   |                                                                                                                                                                                                                                                          | usp_rf_data_converter_0_ex_i/ex_design/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                                          |                1 |              2 |         2.00 |
|  s_axi_aclk_i                                                                                   |                                                                                                                                                                                                                                                          | usp_rf_data_converter_0_ex_i/ex_design/smartconnect_0/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_reg.aresetn_d_reg[0]_0                                                                                                             |                2 |              2 |         1.00 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/ex_design/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/cs_ce_ld_enable_i                                                                                                   | usp_rf_data_converter_0_ex_i/ex_design/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                          |                1 |              2 |         2.00 |
|  s_axi_aclk_i                                                                                   |                                                                                                                                                                                                                                                          | usp_rf_data_converter_0_ex_i/ex_design/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                             |                1 |              2 |         2.00 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/ex_design/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/bgt_fsm_adc/sm_count[1]_i_1_n_0                                                                                   | usp_rf_data_converter_0_ex_i/ex_design/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/bgt_fsm_adc/adc0_bgt_reset_i                                                                                                                                 |                1 |              2 |         2.00 |
|  s_axi_aclk_i                                                                                   |                                                                                                                                                                                                                                                          | usp_rf_data_converter_0_ex_i/ex_design/smartconnect_0/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                              |                1 |              2 |         2.00 |
|  s_axi_aclk_i                                                                                   |                                                                                                                                                                                                                                                          | usp_rf_data_converter_0_ex_i/ex_design/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                             |                1 |              2 |         2.00 |
|  s_axi_aclk_i                                                                                   |                                                                                                                                                                                                                                                          | usp_rf_data_converter_0_ex_i/ex_design/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_si_handler/areset_r                                                                                                                                                                             |                2 |              2 |         1.00 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/ex_design/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/bgt_fsm_adc/drp_den_i_1__0_n_0                                                                                    | usp_rf_data_converter_0_ex_i/ex_design/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/bgt_fsm_adc/adc0_bgt_reset_i                                                                                                                                 |                1 |              2 |         2.00 |
|  s_axi_aclk_i                                                                                   |                                                                                                                                                                                                                                                          | usp_rf_data_converter_0_ex_i/ex_design/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                              |                1 |              2 |         2.00 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/ex_design/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/ar_reg_stall/E[0]                                                                                                                                             | usp_rf_data_converter_0_ex_i/ex_design/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  s_axi_aclk_i                                                                                   |                                                                                                                                                                                                                                                          | usp_rf_data_converter_0_ex_i/ex_design/smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                              |                1 |              2 |         2.00 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/ex_design/smartconnect_0/inst/m03_exit_pipeline/m03_exit/inst/exit_inst/gen_w_cmd_reg.s_write_cmd_vacancy_i_reg_n_0                                                                                                         |                                                                                                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  s_axi_aclk_i                                                                                   |                                                                                                                                                                                                                                                          | usp_rf_data_converter_0_ex_i/ex_design/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[14]_1                                                                                                                                                          |                2 |              2 |         1.00 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/ex_design/smartconnect_0/inst/m03_exit_pipeline/m03_exit/inst/exit_inst/gen_r_cmd_reg.s_read_cmd_vacancy_i_reg_n_0                                                                                                          |                                                                                                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/ex_design/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/bgt_fsm_dac/sm_count[1]_i_1__0_n_0                                                                                | usp_rf_data_converter_0_ex_i/ex_design/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/bgt_fsm_dac/dac0_bgt_reset_i                                                                                                                                 |                1 |              2 |         2.00 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/ex_design/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/bgt_fsm_dac/drp_den_i_1__1_n_0                                                                                    | usp_rf_data_converter_0_ex_i/ex_design/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/bgt_fsm_dac/dac0_bgt_reset_i                                                                                                                                 |                1 |              2 |         2.00 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/clocking_block/clk_wiz_dac0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_addr[5]_i_1_n_0                                                                                                                                           |                                                                                                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/ex_design/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank9_write[9]                                                                                                                          | usp_rf_data_converter_0_ex_i/rst_s_axi_aclk_57M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                            |                2 |              2 |         1.00 |
|  s_axi_aclk_i                                                                                   |                                                                                                                                                                                                                                                          | usp_rf_data_converter_0_ex_i/ex_design/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc1/mem_addr[6]                                                                                                                                     |                1 |              2 |         2.00 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/ex_design/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank3_write[6]                                                                                                                          | usp_rf_data_converter_0_ex_i/rst_s_axi_aclk_57M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                            |                1 |              2 |         2.00 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/ex_design/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank3_write[7]                                                                                                                          | usp_rf_data_converter_0_ex_i/rst_s_axi_aclk_57M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                            |                1 |              2 |         2.00 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/ex_design/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank3_write[5]                                                                                                                          | usp_rf_data_converter_0_ex_i/rst_s_axi_aclk_57M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                            |                1 |              2 |         2.00 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/ex_design/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank1_write[5]                                                                                                                          | usp_rf_data_converter_0_ex_i/rst_s_axi_aclk_57M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                            |                1 |              2 |         2.00 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/ex_design/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank1_write[6]                                                                                                                          | usp_rf_data_converter_0_ex_i/rst_s_axi_aclk_57M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                            |                1 |              2 |         2.00 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/ex_design/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank1_write[2]                                                                                                                          | usp_rf_data_converter_0_ex_i/rst_s_axi_aclk_57M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                            |                2 |              2 |         1.00 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/ex_design/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank3_write[2]                                                                                                                          | usp_rf_data_converter_0_ex_i/rst_s_axi_aclk_57M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                            |                1 |              2 |         2.00 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/ex_design/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc1/pll_state_machine.pll_on_i_1_n_0                                                                     | usp_rf_data_converter_0_ex_i/ex_design/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/p_14_in                                                                                                                                                      |                1 |              2 |         2.00 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/ex_design/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc_exdes_cfg_i/E[0]                                                                                                                                                           | usp_rf_data_converter_0_ex_i/rst_s_axi_aclk_57M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                            |                1 |              2 |         2.00 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/ex_design/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank1_write[4]                                                                                                                          | usp_rf_data_converter_0_ex_i/rst_s_axi_aclk_57M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                            |                1 |              2 |         2.00 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/ex_design/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank11_write[9]                                                                                                                         | usp_rf_data_converter_0_ex_i/rst_s_axi_aclk_57M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                            |                1 |              2 |         2.00 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/ex_design/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/gen_w_cmd_reg.s_write_cmd_vacancy_i_reg_n_0                                                                                                         |                                                                                                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/ex_design/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc1/pll_temperature[1]_i_1_n_0                                                                           | usp_rf_data_converter_0_ex_i/ex_design/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/p_14_in                                                                                                                                                      |                1 |              2 |         2.00 |
|  s_axi_aclk_i                                                                                   |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                                                                                |                1 |              2 |         2.00 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/ex_design/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/gen_r_cmd_reg.s_read_cmd_vacancy_i_reg_n_0                                                                                                          |                                                                                                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/ex_design/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc1/fg_cal_en_i_1_n_0                                                                                    | usp_rf_data_converter_0_ex_i/ex_design/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/p_14_in                                                                                                                                                      |                1 |              2 |         2.00 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/jtag_axi_0/inst/jtag_axi_engine_u/cmd_decode_rd_channel/state[1]_i_1_n_0                                                                                                                                                    | usp_rf_data_converter_0_ex_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/SR[0]                                                                                                                                                          |                1 |              2 |         2.00 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/jtag_axi_0/inst/jtag_axi_engine_u/cmd_decode_wr_channel/E[0]                                                                                                                                                                | usp_rf_data_converter_0_ex_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/SR[0]                                                                                                                                                          |                1 |              2 |         2.00 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/jtag_axi_0/inst/jtag_axi_engine_u/cmd_decode_wr_channel/state[1]_i_2_n_0                                                                                                                                                    | usp_rf_data_converter_0_ex_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/SR[0]                                                                                                                                                          |                1 |              2 |         2.00 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/ex_design/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc1/drpen_por_i_i_1_n_0                                                                                  | usp_rf_data_converter_0_ex_i/ex_design/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/p_14_in                                                                                                                                                      |                2 |              2 |         1.00 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/ex_design/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_reg.s_read_cmd_vacancy_i_reg_n_0                                                                                                          |                                                                                                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/ex_design/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_reg.s_write_cmd_vacancy_i_reg_n_0                                                                                                         |                                                                                                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/ex_design/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank13_write[9]                                                                                                                         | usp_rf_data_converter_0_ex_i/rst_s_axi_aclk_57M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                            |                2 |              2 |         1.00 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/ex_design/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank11_write[10]                                                                                                                        | usp_rf_data_converter_0_ex_i/rst_s_axi_aclk_57M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                            |                2 |              2 |         1.00 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/ex_design/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank1_write[7]                                                                                                                          | usp_rf_data_converter_0_ex_i/rst_s_axi_aclk_57M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                            |                1 |              2 |         2.00 |
|  s_axi_aclk_i                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[1]_i_1_n_0                                                                                                                                                          |                                                                                                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  s_axi_aclk_i                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/in_normal_mode                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                             |                2 |              2 |         1.00 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/ex_design/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/fg_cal_en_i_1_n_0                                                                                    | usp_rf_data_converter_0_ex_i/ex_design/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/drp_arbiter_adc0/adc0_reset_i                                                                                                                                |                1 |              2 |         2.00 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/ex_design/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/drpen_por_i_i_1_n_0                                                                                  | usp_rf_data_converter_0_ex_i/ex_design/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/drp_arbiter_adc0/adc0_reset_i                                                                                                                                |                1 |              2 |         2.00 |
|  usp_rf_data_converter_0_ex_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Dbg_Clk_0               | usp_rf_data_converter_0_ex_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/count                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  usp_rf_data_converter_0_ex_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Dbg_Update_0          |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                     |                2 |              2 |         1.00 |
|  usp_rf_data_converter_0_ex_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Dbg_Update_0          | usp_rf_data_converter_0_ex_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_Rst_i0                                                                                                                                                            |                                                                                                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  usp_rf_data_converter_0_ex_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Dbg_Update_0          | usp_rf_data_converter_0_ex_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En                                                                                                                    | usp_rf_data_converter_0_ex_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear                                                                                                                                                            |                1 |              2 |         2.00 |
|  usp_rf_data_converter_0_ex_i/mdm_1/U0/Use_E2.BSCAN_I/DRCK                                      |                                                                                                                                                                                                                                                          | usp_rf_data_converter_0_ex_i/mdm_1/U0/Use_E2.BSCAN_I/Functional_Reset                                                                                                                                                                                                                               |                2 |              2 |         1.00 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/ex_design/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/cal_enables[2]_i_1_n_0                                                                               | usp_rf_data_converter_0_ex_i/ex_design/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/drp_arbiter_adc0/adc0_reset_i                                                                                                                                |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                         |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                         |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/ex_design/smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/wr_wea                                        |                                                                                                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/ex_design/smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/wr_wea                                        |                                                                                                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/id_state[1]_i_1_n_0                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/ex_design/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_dac1/fsm_cycle[1]_i_1__0_n_0                                                                     | usp_rf_data_converter_0_ex_i/ex_design/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_dac1/p_18_in                                                                                                                                |                1 |              2 |         2.00 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/ex_design/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.gen_fi_regulator.inst_fi_regulator/allow_transfer_r_reg_5[0]                                                               | usp_rf_data_converter_0_ex_i/ex_design/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_si_handler/areset_r                                                                                                                                                                              |                1 |              2 |         2.00 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/ex_design/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.gen_fi_regulator.inst_fi_regulator/allow_transfer_r_reg_3[0]                                                               | usp_rf_data_converter_0_ex_i/ex_design/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_si_handler/areset_r                                                                                                                                                                              |                1 |              2 |         2.00 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/ex_design/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.gen_fi_regulator.inst_fi_regulator/E[0]                                                                                    | usp_rf_data_converter_0_ex_i/ex_design/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_si_handler/areset_r                                                                                                                                                                              |                1 |              2 |         2.00 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/ex_design/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.gen_fi_regulator.inst_fi_regulator/allow_transfer_r_reg_4[0]                                                               | usp_rf_data_converter_0_ex_i/ex_design/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_si_handler/areset_r                                                                                                                                                                              |                1 |              2 |         2.00 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/ex_design/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.gen_fi_regulator.inst_fi_regulator/allow_transfer_r_reg_2[0]                                                               | usp_rf_data_converter_0_ex_i/ex_design/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_si_handler/areset_r                                                                                                                                                                              |                1 |              2 |         2.00 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/ex_design/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.gen_fi_regulator.inst_fi_regulator/allow_transfer_r_reg_1[0]                                                               | usp_rf_data_converter_0_ex_i/ex_design/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_si_handler/areset_r                                                                                                                                                                              |                1 |              2 |         2.00 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/ex_design/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[1].inst_req_counter/allow_transfer_r_reg[0]                                           | usp_rf_data_converter_0_ex_i/ex_design/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_si_handler/areset_r                                                                                                                                                                             |                1 |              2 |         2.00 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/ex_design/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_minimal_area.inst_arbiter/E[0]                                                                              | usp_rf_data_converter_0_ex_i/ex_design/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_si_handler/areset_r                                                                                                                                                                             |                1 |              2 |         2.00 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/ex_design/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_minimal_area.inst_arbiter/grant_i_reg[1]_0[0]                                                               | usp_rf_data_converter_0_ex_i/ex_design/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_si_handler/areset_r                                                                                                                                                                             |                1 |              2 |         2.00 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/ex_design/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/exit_inst/gen_w_cmd_reg.s_write_cmd_vacancy_i_reg_n_0                                                                                                         |                                                                                                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/ex_design/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/exit_inst/gen_r_cmd_reg.s_read_cmd_vacancy_i_reg_n_0                                                                                                          |                                                                                                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/ex_design/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fi_regulator.inst_fi_regulator/allow_transfer_r_reg_0                                                                 | usp_rf_data_converter_0_ex_i/ex_design/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[0].inst_req_counter/areset_r_reg[0]                                                                                              |                1 |              2 |         2.00 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.data_shift_i_1_n_0                                                                                                                                                                  | usp_rf_data_converter_0_ex_i/rst_s_axi_aclk_57M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                            |                1 |              2 |         2.00 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/ex_design/smartconnect_0/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/gen_normal_area.gen_fi_regulator.inst_fi_regulator/allow_transfer_r_reg_4[0]                                                               | usp_rf_data_converter_0_ex_i/ex_design/smartconnect_0/inst/switchboards/i_nodes/i_b_node/inst/inst_si_handler/areset_r                                                                                                                                                                              |                1 |              2 |         2.00 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/ex_design/smartconnect_0/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/gen_normal_area.gen_fi_regulator.inst_fi_regulator/allow_transfer_r_reg_3[0]                                                               | usp_rf_data_converter_0_ex_i/ex_design/smartconnect_0/inst/switchboards/i_nodes/i_b_node/inst/inst_si_handler/areset_r                                                                                                                                                                              |                1 |              2 |         2.00 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/ex_design/smartconnect_0/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/gen_normal_area.gen_fi_regulator.inst_fi_regulator/allow_transfer_r_reg_1[0]                                                               | usp_rf_data_converter_0_ex_i/ex_design/smartconnect_0/inst/switchboards/i_nodes/i_b_node/inst/inst_si_handler/areset_r                                                                                                                                                                              |                1 |              2 |         2.00 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/jtag_axi_0/inst/axi_bridge_u/read_axi_full_u/s_rx_fifo_wr_en                                                                                                                                                                | usp_rf_data_converter_0_ex_i/rst_s_axi_aclk_57M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                            |                2 |              2 |         1.00 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/jtag_axi_0/inst/axi_bridge_u/write_axi_full_u/axi_wr_resp0                                                                                                                                                                  | usp_rf_data_converter_0_ex_i/rst_s_axi_aclk_57M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                            |                1 |              2 |         2.00 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/ex_design/smartconnect_0/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/gen_normal_area.gen_fi_regulator.inst_fi_regulator/allow_transfer_r_reg_2[0]                                                               | usp_rf_data_converter_0_ex_i/ex_design/smartconnect_0/inst/switchboards/i_nodes/i_b_node/inst/inst_si_handler/areset_r                                                                                                                                                                              |                1 |              2 |         2.00 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/ex_design/smartconnect_0/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/gen_normal_area.gen_fi_regulator.inst_fi_regulator/allow_transfer_r_reg_5[0]                                                               | usp_rf_data_converter_0_ex_i/ex_design/smartconnect_0/inst/switchboards/i_nodes/i_b_node/inst/inst_si_handler/areset_r                                                                                                                                                                              |                1 |              2 |         2.00 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/ex_design/smartconnect_0/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/gen_normal_area.gen_fi_regulator.inst_fi_regulator/E[0]                                                                                    | usp_rf_data_converter_0_ex_i/ex_design/smartconnect_0/inst/switchboards/i_nodes/i_b_node/inst/inst_si_handler/areset_r                                                                                                                                                                              |                1 |              2 |         2.00 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_2[0]                                                                                                   | usp_rf_data_converter_0_ex_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                           |                1 |              2 |         2.00 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/ex_design/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank13_write[14]                                                                                                                        | usp_rf_data_converter_0_ex_i/rst_s_axi_aclk_57M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                            |                2 |              3 |         1.50 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/ex_design/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank11_write[17]                                                                                                                        | usp_rf_data_converter_0_ex_i/rst_s_axi_aclk_57M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                            |                1 |              3 |         3.00 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/ex_design/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank11_write[2]                                                                                                                         | usp_rf_data_converter_0_ex_i/rst_s_axi_aclk_57M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                            |                1 |              3 |         3.00 |
|  s_axi_aclk_i                                                                                   |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]                                                             |                1 |              3 |         3.00 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/ex_design/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wvalid_0[0]                                                                                                                       | usp_rf_data_converter_0_ex_i/rst_s_axi_aclk_57M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                            |                1 |              3 |         3.00 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/ex_design/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/FSM_onehot_gen_axi.gen_write.write_cs[2]_i_1_n_0                                                                               | usp_rf_data_converter_0_ex_i/ex_design/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                   |                1 |              3 |         3.00 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/ex_design/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/status_sm_state                                                                                      | usp_rf_data_converter_0_ex_i/ex_design/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/drp_arbiter_dac0/dac0_reset_i                                                                                                                                |                2 |              3 |         1.50 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/ex_design/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank13_write[18]                                                                                                                        | usp_rf_data_converter_0_ex_i/rst_s_axi_aclk_57M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                            |                1 |              3 |         3.00 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/ex_design/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/state                                                                                                                                            | usp_rf_data_converter_0_ex_i/ex_design/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                                                   |                2 |              3 |         1.50 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/ex_design/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank13_write[21]                                                                                                                        | usp_rf_data_converter_0_ex_i/rst_s_axi_aclk_57M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                            |                2 |              3 |         1.50 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/ex_design/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank9_write[2]                                                                                                                          | usp_rf_data_converter_0_ex_i/rst_s_axi_aclk_57M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                            |                2 |              3 |         1.50 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/ex_design/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/pll_state_machine.drpaddr_status[10]_i_1_n_0                                                         | usp_rf_data_converter_0_ex_i/ex_design/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/drp_arbiter_dac0/dac0_reset_i                                                                                                                                |                2 |              3 |         1.50 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/ex_design/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank3_write[10]                                                                                                                         | usp_rf_data_converter_0_ex_i/rst_s_axi_aclk_57M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                            |                2 |              3 |         1.50 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/ex_design/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank3_write[9]                                                                                                                          | usp_rf_data_converter_0_ex_i/rst_s_axi_aclk_57M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                            |                1 |              3 |         3.00 |
|  s_axi_aclk_i                                                                                   |                                                                                                                                                                                                                                                          | usp_rf_data_converter_0_ex_i/ex_design/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/cnt_ff[2]_i_1_n_0                                                                                                                                                                                       |                1 |              3 |         3.00 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/ex_design/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank9_write[17]                                                                                                                         | usp_rf_data_converter_0_ex_i/rst_s_axi_aclk_57M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                            |                1 |              3 |         3.00 |
|  s_axi_aclk_i                                                                                   |                                                                                                                                                                                                                                                          | usp_rf_data_converter_0_ex_i/ex_design/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/cnt_ff[2]_i_1_n_0                                                                                                                                                                                     |                1 |              3 |         3.00 |
|  s_axi_aclk_i                                                                                   |                                                                                                                                                                                                                                                          | usp_rf_data_converter_0_ex_i/ex_design/usp_rf_data_converter_0/inst/i_rfdc_ex_usp_rf_data_converter_0_0_irq_req_ack/read_ack_tog_reg_0                                                                                                                                                              |                1 |              3 |         3.00 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/ex_design/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank9_write[15]                                                                                                                         | usp_rf_data_converter_0_ex_i/rst_s_axi_aclk_57M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                            |                2 |              3 |         1.50 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/ex_design/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank13_write[15]                                                                                                                        | usp_rf_data_converter_0_ex_i/rst_s_axi_aclk_57M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                            |                1 |              3 |         3.00 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/ex_design/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank11_write[23]                                                                                                                        | usp_rf_data_converter_0_ex_i/rst_s_axi_aclk_57M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                            |                2 |              3 |         1.50 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/ex_design/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank13_write[2]                                                                                                                         | usp_rf_data_converter_0_ex_i/rst_s_axi_aclk_57M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                            |                2 |              3 |         1.50 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/ex_design/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank3_write[12]                                                                                                                         | usp_rf_data_converter_0_ex_i/rst_s_axi_aclk_57M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                            |                2 |              3 |         1.50 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/ex_design/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc1/status_sm_state                                                                                      | usp_rf_data_converter_0_ex_i/ex_design/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/p_14_in                                                                                                                                                      |                1 |              3 |         3.00 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/ex_design/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank13_write[17]                                                                                                                        | usp_rf_data_converter_0_ex_i/rst_s_axi_aclk_57M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                            |                1 |              3 |         3.00 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/ex_design/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank3_write[15]                                                                                                                         | usp_rf_data_converter_0_ex_i/rst_s_axi_aclk_57M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                            |                2 |              3 |         1.50 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/ex_design/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank9_write[21]                                                                                                                         | usp_rf_data_converter_0_ex_i/rst_s_axi_aclk_57M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                            |                2 |              3 |         1.50 |
|  s_axi_aclk_i                                                                                   |                                                                                                                                                                                                                                                          | usp_rf_data_converter_0_ex_i/ex_design/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_si_handler/areset_r                                                                                                                                                                             |                2 |              3 |         1.50 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/ex_design/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank1_write[10]                                                                                                                         | usp_rf_data_converter_0_ex_i/rst_s_axi_aclk_57M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                            |                3 |              3 |         1.00 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/ex_design/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank9_write[16]                                                                                                                         | usp_rf_data_converter_0_ex_i/rst_s_axi_aclk_57M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                            |                1 |              3 |         3.00 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/ex_design/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank1_write[9]                                                                                                                          | usp_rf_data_converter_0_ex_i/rst_s_axi_aclk_57M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                            |                2 |              3 |         1.50 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/ex_design/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/state                                                                                                                                            | usp_rf_data_converter_0_ex_i/ex_design/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                   |                2 |              3 |         1.50 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/ex_design/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank13_write[16]                                                                                                                        | usp_rf_data_converter_0_ex_i/rst_s_axi_aclk_57M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                            |                1 |              3 |         3.00 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/ex_design/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/FSM_sequential_const_sm_state_adc1[2]_i_2_n_0                                                    | usp_rf_data_converter_0_ex_i/ex_design/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/reset_const_i                                                                                                                               |                2 |              3 |         1.50 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                                                                                     |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp                                                                                                                                                        |                                                                                                                                                                                                                                                                                                     |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                             |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                         |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]                                                             |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                         |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]                                                             |                2 |              3 |         1.50 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/ex_design/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/mu_adc1[3]_i_1_n_0                                                                               | usp_rf_data_converter_0_ex_i/ex_design/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/reset_const_i                                                                                                                               |                2 |              3 |         1.50 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/ex_design/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank1_write[15]                                                                                                                         | usp_rf_data_converter_0_ex_i/rst_s_axi_aclk_57M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                            |                2 |              3 |         1.50 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/shift_en                                                                                                                                              | usp_rf_data_converter_0_ex_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/count[2]_i_1_n_0                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/ex_design/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/slice_index_adc1[2]_i_1_n_0                                                                      | usp_rf_data_converter_0_ex_i/ex_design/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/reset_const_i                                                                                                                               |                2 |              3 |         1.50 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/ex_design/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank9_write[14]                                                                                                                         | usp_rf_data_converter_0_ex_i/rst_s_axi_aclk_57M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                            |                1 |              3 |         3.00 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/ex_design/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/subdrp_index_adc1[2]_i_1_n_0                                                                     | usp_rf_data_converter_0_ex_i/ex_design/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/reset_const_i                                                                                                                               |                1 |              3 |         3.00 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/ex_design/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc1/pll_state_machine.drpaddr_status[10]_i_1_n_0                                                         | usp_rf_data_converter_0_ex_i/ex_design/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/p_14_in                                                                                                                                                      |                2 |              3 |         1.50 |
|  s_axi_aclk_i                                                                                   |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]                                                             |                1 |              3 |         3.00 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/jtag_axi_0/inst/axi_bridge_u/read_axi_full_u/state_inferred__0/i__n_0                                                                                                                                                       | usp_rf_data_converter_0_ex_i/rst_s_axi_aclk_57M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                            |                1 |              3 |         3.00 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/ex_design/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank1_write[11]                                                                                                                         | usp_rf_data_converter_0_ex_i/rst_s_axi_aclk_57M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                            |                3 |              3 |         1.00 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/ex_design/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_incr_0                                                                                                         | usp_rf_data_converter_0_ex_i/ex_design/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                          |                1 |              3 |         3.00 |
|  s_axi_aclk_i                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                  |                                                                                                                                                                                                                                                                                                     |                3 |              3 |         1.00 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/ex_design/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/ar_reg_stall/state                                                                                                                                            | usp_rf_data_converter_0_ex_i/ex_design/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                                                   |                1 |              3 |         3.00 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/ex_design/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank3_write[11]                                                                                                                         | usp_rf_data_converter_0_ex_i/rst_s_axi_aclk_57M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                            |                2 |              3 |         1.50 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/ex_design/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank9_write[18]                                                                                                                         | usp_rf_data_converter_0_ex_i/rst_s_axi_aclk_57M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                            |                1 |              3 |         3.00 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/ex_design/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank1_write[12]                                                                                                                         | usp_rf_data_converter_0_ex_i/rst_s_axi_aclk_57M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                            |                2 |              3 |         1.50 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_done_state[2]_i_1_n_0                                                                                                                                                                  | usp_rf_data_converter_0_ex_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/SR[0]                                                                                                                                                          |                2 |              3 |         1.50 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.dbgreg_TDI                                                                                                                                                                          | usp_rf_data_converter_0_ex_i/rst_s_axi_aclk_57M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                            |                2 |              3 |         1.50 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/ex_design/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank11_write[16]                                                                                                                        | usp_rf_data_converter_0_ex_i/rst_s_axi_aclk_57M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                            |                1 |              3 |         3.00 |
|  s_axi_aclk_i                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2]_i_1_n_0                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                             |                1 |              3 |         3.00 |
|  s_axi_aclk_i                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_temp_1_reg_n_0                                                                                                                                             |                                                                                                                                                                                                                                                                                                     |                3 |              3 |         1.00 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/ex_design/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/w_state                                                                                                           | usp_rf_data_converter_0_ex_i/ex_design/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                          |                2 |              3 |         1.50 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/xsdb_rden                                                                                                                                             | usp_rf_data_converter_0_ex_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/count0                                                                                                                                                                                           |                1 |              3 |         3.00 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/ex_design/smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/E[0]             | usp_rf_data_converter_0_ex_i/ex_design/smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_si_handler/areset_r                                                                                                                                                                              |                2 |              3 |         1.50 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/ex_design/smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.gen_fi_regulator.inst_fi_regulator/E[0]                                                                                    | usp_rf_data_converter_0_ex_i/ex_design/smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_si_handler/areset_r                                                                                                                                                                              |                2 |              3 |         1.50 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_done_state[2]_i_1_n_0                                                                                                                                                                  | usp_rf_data_converter_0_ex_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/SR[0]                                                                                                                                                          |                2 |              3 |         1.50 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/ex_design/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank11_write[20]                                                                                                                        | usp_rf_data_converter_0_ex_i/rst_s_axi_aclk_57M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                            |                1 |              3 |         3.00 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/ex_design/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/state                                                                                                                                            | usp_rf_data_converter_0_ex_i/ex_design/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                   |                2 |              3 |         1.50 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_sleep_i0                                                                                                                                                     | usp_rf_data_converter_0_ex_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_suspend_i_i_1_n_0                                                                                                                                                                                       |                1 |              3 |         3.00 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/ex_design/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank11_write[19]                                                                                                                        | usp_rf_data_converter_0_ex_i/rst_s_axi_aclk_57M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                            |                1 |              3 |         3.00 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/ex_design/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank11_write[18]                                                                                                                        | usp_rf_data_converter_0_ex_i/rst_s_axi_aclk_57M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                            |                1 |              3 |         3.00 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/ex_design/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/bgt_fsm_dac/timer_125ns_count[2]_i_1__0_n_0                                                                       | usp_rf_data_converter_0_ex_i/ex_design/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/bgt_fsm_dac/dac0_bgt_reset_i                                                                                                                                 |                1 |              3 |         3.00 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/ex_design/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/gen_pipelined.state[1]_i_1_n_0                                                                     | usp_rf_data_converter_0_ex_i/ex_design/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_si_handler/areset_r                                                                                                                                                                             |                2 |              3 |         1.50 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/ex_design/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/bgt_fsm_dac/drp_addr[10]_i_1__0_n_0                                                                               | usp_rf_data_converter_0_ex_i/ex_design/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/bgt_fsm_dac/dac0_bgt_reset_i                                                                                                                                 |                2 |              3 |         1.50 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/ex_design/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/bgt_fsm_adc/drp_addr[10]_i_1_n_0                                                                                  | usp_rf_data_converter_0_ex_i/ex_design/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/bgt_fsm_adc/adc0_bgt_reset_i                                                                                                                                 |                2 |              3 |         1.50 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/ex_design/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/bgt_fsm_adc/timer_125ns_count[2]_i_1_n_0                                                                          | usp_rf_data_converter_0_ex_i/ex_design/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/bgt_fsm_adc/adc0_bgt_reset_i                                                                                                                                 |                1 |              3 |         3.00 |
|  s_axi_aclk_i                                                                                   |                                                                                                                                                                                                                                                          | usp_rf_data_converter_0_ex_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/sts_flag_reg[6]_i_1_n_0                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/ex_design/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_adc2/status[3]_i_1_n_0                                                                           | usp_rf_data_converter_0_ex_i/ex_design/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_adc2/p_15_in                                                                                                                                |                2 |              4 |         2.00 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/jtag_axi_0/inst/axi_bridge_u/write_axi_full_u/axi_wr_done_reg_1[0]                                                                                                                                                          | usp_rf_data_converter_0_ex_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/SR[0]                                                                                                                                                          |                1 |              4 |         4.00 |
|  s_axi_aclk_i                                                                                   |                                                                                                                                                                                                                                                          | usp_rf_data_converter_0_ex_i/rst_s_axi_aclk_57M/U0/bus_struct_reset[0]                                                                                                                                                                                                                              |                2 |              4 |         2.00 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/mdm_1/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[4]_i_1_n_0                                                                                                                                           | usp_rf_data_converter_0_ex_i/mdm_1/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/ex_design/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/por_sm_state                                                                                         | usp_rf_data_converter_0_ex_i/ex_design/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/drp_arbiter_dac0/dac0_reset_i                                                                                                                                |                3 |              4 |         1.33 |
|  usp_rf_data_converter_0_ex_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Dbg_Update_0          | usp_rf_data_converter_0_ex_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.MDM_SEL                                                                                                                                                                                      | usp_rf_data_converter_0_ex_i/mdm_1/U0/Use_E2.BSCAN_I/SEL                                                                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  usp_rf_data_converter_0_ex_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Dbg_Update_0          | usp_rf_data_converter_0_ex_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                    |                                                                                                                                                                                                                                                                                                     |                2 |              4 |         2.00 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/ex_design/smartconnect_0/inst/switchboards/i_nodes/i_b_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_minimal_area.inst_arbiter/s_sc_valid                                                                         |                                                                                                                                                                                                                                                                                                     |                2 |              4 |         2.00 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/mdm_1/U0/MDM_Core_I1/FSM_sequential_Use_Dbg_Reg_Access.state[3]_i_2_n_0                                                                                                                                                     | usp_rf_data_converter_0_ex_i/rst_s_axi_aclk_57M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  s_axi_aclk_i                                                                                   |                                                                                                                                                                                                                                                          | usp_rf_data_converter_0_ex_i/ex_design/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/data_Exists_I_reg_0                                                                                                                                                  | usp_rf_data_converter_0_ex_i/mdm_1/U0/MDM_Core_I1/Use_Uart.reset_TX_FIFO_i_reg_n_0                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
| ~usp_rf_data_converter_0_ex_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Dbg_Update_0          |                                                                                                                                                                                                                                                          | usp_rf_data_converter_0_ex_i/mdm_1/U0/Use_E2.BSCAN_I/SEL                                                                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/data_Exists_I_reg_0                                                                                                                                                  | usp_rf_data_converter_0_ex_i/mdm_1/U0/MDM_Core_I1/Use_Uart.reset_RX_FIFO_i_reg_n_0                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/ex_design/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/cal_enables[3]_i_1_n_0                                                                               | usp_rf_data_converter_0_ex_i/ex_design/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/drp_arbiter_dac0/dac0_reset_i                                                                                                                                |                2 |              4 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                         |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SYNC_reg                                                                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                         |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1_n_0                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                         |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  s_axi_aclk_i                                                                                   |                                                                                                                                                                                                                                                          | usp_rf_data_converter_0_ex_i/ex_design/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/drp_arbiter_adc0/user_drp_drdy_i_1__1_n_0                                                                                                                    |                3 |              4 |         1.33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                         |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]_0[0]                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  s_axi_aclk_i                                                                                   |                                                                                                                                                                                                                                                          | usp_rf_data_converter_0_ex_i/ex_design/smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_si_handler/areset_r                                                                                                                                                                              |                2 |              4 |         2.00 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/ex_design/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/data_stop_adc1[4]_i_1_n_0                                                                        |                                                                                                                                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/ex_design/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc1/por_timer_start_val[10]_i_1_n_0                                                                      | usp_rf_data_converter_0_ex_i/ex_design/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc1/por_timer_start_val[26]_i_1_n_0                                                                                                                 |                3 |              4 |         1.33 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/ex_design/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc1/por_sm_state                                                                                         | usp_rf_data_converter_0_ex_i/ex_design/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/p_14_in                                                                                                                                                      |                2 |              4 |         2.00 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/ex_design/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc1/cal_enables[3]_i_1_n_0                                                                               | usp_rf_data_converter_0_ex_i/ex_design/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/p_14_in                                                                                                                                                      |                2 |              4 |         2.00 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/ex_design/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/por_sm_state                                                                                         | usp_rf_data_converter_0_ex_i/ex_design/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/drp_arbiter_adc0/adc0_reset_i                                                                                                                                |                2 |              4 |         2.00 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/sel                                                                                                                                              | usp_rf_data_converter_0_ex_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/clear                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/ex_design/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/mem_addr[3]_i_1_n_0                                                                                  | usp_rf_data_converter_0_ex_i/ex_design/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/drp_arbiter_adc0/adc0_reset_i                                                                                                                                |                2 |              4 |         2.00 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/ex_design/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                    | usp_rf_data_converter_0_ex_i/rst_s_axi_aclk_57M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/xsdb_drdy_i_1_n_0                                                                                                                                 | usp_rf_data_converter_0_ex_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/count[3]_i_1__0_n_0                                                                                                                                                                          |                1 |              4 |         4.00 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/ex_design/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/wroute_vacancy                                                                                                                                                | usp_rf_data_converter_0_ex_i/ex_design/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/gen_wroute_reg.wroute_i[6]_i_1_n_0                                                                                                                                                                       |                1 |              4 |         4.00 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/clocking_block/clk_wiz_dac0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_addr[5]_i_1_n_0                                                                                                                                           | usp_rf_data_converter_0_ex_i/clocking_block/clk_wiz_dac0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_addr[4]_i_1_n_0                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/clocking_block/clk_wiz_dac0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/state_count[4]_i_2_n_0                                                                                                                                        | usp_rf_data_converter_0_ex_i/clocking_block/clk_wiz_dac0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/state_count[4]_i_1_n_0                                                                                                                                                                                   |                2 |              4 |         2.00 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/ex_design/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/master_reset_reg[0]                                                                                                                     | usp_rf_data_converter_0_ex_i/rst_s_axi_aclk_57M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                            |                3 |              4 |         1.33 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/ex_design/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer[1136]_i_1__0_n_0                                                                                                                     | usp_rf_data_converter_0_ex_i/ex_design/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer[6]_i_1_n_0                                                                                                                                                                      |                1 |              4 |         4.00 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/ex_design/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/fifoaddr[3]_i_1_n_0                                                                                | usp_rf_data_converter_0_ex_i/ex_design/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_si_handler/areset_r                                                                                                                                                                             |                1 |              4 |         4.00 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                           | usp_rf_data_converter_0_ex_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/SR[0]                                                                                                                                                          |                1 |              4 |         4.00 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/clocking_block/clk_wiz_adc0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/state_count[4]_i_2_n_0                                                                                                                                        | usp_rf_data_converter_0_ex_i/clocking_block/clk_wiz_adc0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/state_count[4]_i_1_n_0                                                                                                                                                                                   |                2 |              4 |         2.00 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/ex_design/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/skid_buffer[1136]_i_1__0_n_0                                                                                                                     | usp_rf_data_converter_0_ex_i/ex_design/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/skid_buffer[6]_i_1_n_0                                                                                                                                                                      |                2 |              4 |         2.00 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/ex_design/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank3_write[0]                                                                                                                          | usp_rf_data_converter_0_ex_i/ex_design/usp_rf_data_converter_0/inst/adc2_end_stage                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/ex_design/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank1_write[0]                                                                                                                          | usp_rf_data_converter_0_ex_i/ex_design/usp_rf_data_converter_0/inst/adc2_end_stage                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/ex_design/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/mem_addr_array_reg[0][2]_0[0]                                                                                                                                | usp_rf_data_converter_0_ex_i/rst_s_axi_aclk_57M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                            |                4 |              4 |         1.00 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/clocking_block/clk_wiz_adc0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_addr[5]_i_1_n_0                                                                                                                                           | usp_rf_data_converter_0_ex_i/clocking_block/clk_wiz_adc0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_addr[4]_i_1_n_0                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/ex_design/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/mem_addr_array_reg[0][2]_1[0]                                                                                                                              | usp_rf_data_converter_0_ex_i/rst_s_axi_aclk_57M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                            |                2 |              4 |         2.00 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/ex_design/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_dac1/status[3]_i_1__0_n_0                                                                        | usp_rf_data_converter_0_ex_i/ex_design/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_dac1/p_18_in                                                                                                                                |                3 |              4 |         1.33 |
|  s_axi_aclk_i                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_temp_1                                                                                                                                                          |                                                                                                                                                                                                                                                                                                     |                4 |              4 |         1.00 |
|  usp_rf_data_converter_0_ex_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Dbg_Clk_0               | usp_rf_data_converter_0_ex_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter[3]_i_1_n_0                                                                                                                                                                       | usp_rf_data_converter_0_ex_i/mdm_1/U0/Use_E2.BSCAN_I/SEL                                                                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/jtag_axi_0/inst/axi_bridge_u/read_axi_full_u/E[0]                                                                                                                                                                           | usp_rf_data_converter_0_ex_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/SR[0]                                                                                                                                                          |                1 |              4 |         4.00 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/ex_design/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/wroute_vacancy                                                                                                                                                | usp_rf_data_converter_0_ex_i/ex_design/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_wroute_reg.wroute_i[6]_i_1_n_0                                                                                                                                                                       |                1 |              4 |         4.00 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/jtag_axi_0/inst/axi_bridge_u/write_axi_full_u/state[3]_i_1_n_0                                                                                                                                                              | usp_rf_data_converter_0_ex_i/rst_s_axi_aclk_57M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                            |                2 |              4 |         2.00 |
|  s_axi_aclk_i                                                                                   |                                                                                                                                                                                                                                                          | usp_rf_data_converter_0_ex_i/rst_s_axi_aclk_57M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                  |                3 |              5 |         1.67 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/ex_design/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank3_write[3]                                                                                                                          | usp_rf_data_converter_0_ex_i/rst_s_axi_aclk_57M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                            |                5 |              5 |         1.00 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.shift_index[0]_i_1_n_0                                                                                                                                                              | usp_rf_data_converter_0_ex_i/rst_s_axi_aclk_57M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                            |                1 |              5 |         5.00 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_counter_3                                                                                                                                                                          | usp_rf_data_converter_0_ex_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/SR[0]                                                                                                                                                          |                2 |              5 |         2.50 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/ex_design/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank9_write[3]                                                                                                                          | usp_rf_data_converter_0_ex_i/rst_s_axi_aclk_57M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                            |                4 |              5 |         1.25 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/ex_design/usp_rf_data_converter_0/inst/i_drp_control_top/i_adc1_drp_control/FSM_onehot_state[4]_i_1__1_n_0                                                                                                                  | usp_rf_data_converter_0_ex_i/ex_design/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                        |                1 |              5 |         5.00 |
|  s_axi_aclk_i                                                                                   |                                                                                                                                                                                                                                                          | usp_rf_data_converter_0_ex_i/ex_design/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                        |                4 |              5 |         1.25 |
|  s_axi_aclk_i                                                                                   |                                                                                                                                                                                                                                                          | usp_rf_data_converter_0_ex_i/ex_design/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/bgt_fsm_dac/dac0_bgt_reset_i                                                                                                                                 |                4 |              5 |         1.25 |
|  s_axi_aclk_i                                                                                   |                                                                                                                                                                                                                                                          | usp_rf_data_converter_0_ex_i/ex_design/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/reset_const_i                                                                                                                               |                4 |              5 |         1.25 |
|  s_axi_aclk_i                                                                                   |                                                                                                                                                                                                                                                          | usp_rf_data_converter_0_ex_i/ex_design/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/bgt_fsm_adc/adc0_bgt_reset_i                                                                                                                                 |                4 |              5 |         1.25 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/ex_design/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc1/por_timer_start_val[10]_i_1_n_0                                                                      | usp_rf_data_converter_0_ex_i/ex_design/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc1/por_timer_start_val[16]_i_1_n_0                                                                                                                 |                3 |              5 |         1.67 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/ex_design/usp_rf_data_converter_0/inst/i_drp_control_top/i_dac1_drp_control/FSM_onehot_state[4]_i_1_n_0                                                                                                                     | usp_rf_data_converter_0_ex_i/ex_design/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                        |                2 |              5 |         2.50 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/ex_design/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank13_write[11]                                                                                                                        | usp_rf_data_converter_0_ex_i/rst_s_axi_aclk_57M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                            |                3 |              5 |         1.67 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/ex_design/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc1/por_timer_start_val[10]_i_1_n_0                                                                      | usp_rf_data_converter_0_ex_i/ex_design/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc1/por_timer_start_val[31]_i_1_n_0                                                                                                                 |                1 |              5 |         5.00 |
|  s_axi_aclk_i                                                                                   |                                                                                                                                                                                                                                                          | usp_rf_data_converter_0_ex_i/ex_design/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/drp_arbiter_dac0/user_drp_drdy_i_1__2_n_0                                                                                                                    |                4 |              5 |         1.25 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/ex_design/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/slice_enables_adc1[3]_i_1_n_0                                                                    | usp_rf_data_converter_0_ex_i/ex_design/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/reset_const_i                                                                                                                               |                3 |              5 |         1.67 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/ex_design/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank13_write[13]                                                                                                                        | usp_rf_data_converter_0_ex_i/rst_s_axi_aclk_57M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                            |                4 |              5 |         1.25 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/ex_design/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank11_write[14]                                                                                                                        | usp_rf_data_converter_0_ex_i/rst_s_axi_aclk_57M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                            |                4 |              5 |         1.25 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_PipeRun_i_reg_0[0]                                                                                                                                           | usp_rf_data_converter_0_ex_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                           |                2 |              5 |         2.50 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/ex_design/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank11_write[3]                                                                                                                         | usp_rf_data_converter_0_ex_i/rst_s_axi_aclk_57M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                            |                4 |              5 |         1.25 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_counter_1                                                                                                                                                                          | usp_rf_data_converter_0_ex_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/SR[0]                                                                                                                                                          |                1 |              5 |         5.00 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/ex_design/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/por_timer_start_val[26]_i_1_n_0                                                                      | usp_rf_data_converter_0_ex_i/ex_design/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/por_timer_start_val[31]_i_1_n_0                                                                                                                 |                1 |              5 |         5.00 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/ex_design/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/bgt_fsm_dac/FSM_sequential_bgt_sm_state[4]_i_2__0_n_0                                                             | usp_rf_data_converter_0_ex_i/ex_design/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/bgt_fsm_dac/dac0_bgt_reset_i                                                                                                                                 |                2 |              5 |         2.50 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/ex_design/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank13_write[12]                                                                                                                        | usp_rf_data_converter_0_ex_i/rst_s_axi_aclk_57M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                            |                4 |              5 |         1.25 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/ex_design/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank1_write[3]                                                                                                                          | usp_rf_data_converter_0_ex_i/rst_s_axi_aclk_57M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                            |                3 |              5 |         1.67 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/ex_design/usp_rf_data_converter_0/inst/i_drp_control_top/i_adc0_drp_control/FSM_onehot_state[4]_i_1__0_n_0                                                                                                                  | usp_rf_data_converter_0_ex_i/ex_design/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                        |                1 |              5 |         5.00 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/ex_design/usp_rf_data_converter_0/inst/i_drp_control_top/i_dac0_drp_control/FSM_onehot_state[4]_i_2__0_n_0                                                                                                                  | usp_rf_data_converter_0_ex_i/ex_design/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                        |                1 |              5 |         5.00 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_Halted                                                                                                                                                       | usp_rf_data_converter_0_ex_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                           |                2 |              5 |         2.50 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/ex_design/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank13_write[10]                                                                                                                        | usp_rf_data_converter_0_ex_i/rst_s_axi_aclk_57M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                            |                4 |              5 |         1.25 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/ex_design/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/tile_config/drp_req_adc0_i_1_n_0                                                                                  | usp_rf_data_converter_0_ex_i/ex_design/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/tile_config/reset_i                                                                                                                                          |                2 |              5 |         2.50 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/ex_design/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/bgt_fsm_adc/FSM_sequential_bgt_sm_state[4]_i_2_n_0                                                                | usp_rf_data_converter_0_ex_i/ex_design/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/bgt_fsm_adc/adc0_bgt_reset_i                                                                                                                                 |                3 |              5 |         1.67 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/ex_design/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/drpaddr_por[10]_i_1_n_0                                                                              | usp_rf_data_converter_0_ex_i/ex_design/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/drp_arbiter_adc0/adc0_reset_i                                                                                                                                |                2 |              5 |         2.50 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/ex_design/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank9_write[12]                                                                                                                         | usp_rf_data_converter_0_ex_i/rst_s_axi_aclk_57M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                            |                3 |              5 |         1.67 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/ex_design/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank9_write[10]                                                                                                                         | usp_rf_data_converter_0_ex_i/rst_s_axi_aclk_57M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                            |                3 |              5 |         1.67 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/ex_design/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank13_write[3]                                                                                                                         | usp_rf_data_converter_0_ex_i/rst_s_axi_aclk_57M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                            |                4 |              5 |         1.25 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/ex_design/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank9_write[13]                                                                                                                         | usp_rf_data_converter_0_ex_i/rst_s_axi_aclk_57M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                            |                3 |              5 |         1.67 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/ex_design/usp_rf_data_converter_0/inst/i_drp_control_top/i_adc2_drp_control/FSM_onehot_state[4]_i_1__2_n_0                                                                                                                  | usp_rf_data_converter_0_ex_i/ex_design/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                        |                2 |              5 |         2.50 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/ex_design/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank11_write[13]                                                                                                                        | usp_rf_data_converter_0_ex_i/rst_s_axi_aclk_57M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                            |                4 |              5 |         1.25 |
|  s_axi_aclk_i                                                                                   |                                                                                                                                                                                                                                                          | usp_rf_data_converter_0_ex_i/ex_design/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/p_0_in12_in                                                                                                                                                  |                5 |              5 |         1.00 |
|  usp_rf_data_converter_0_ex_i/clocking_block/clk_wiz_adc0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 |                                                                                                                                                                                                                                                          | usp_rf_data_converter_0_ex_i/ex_design/adc_sink_i/inst/ds_slice_10/exdes_xpm_mem_ds_i/enable_sync_r                                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/ex_design/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank9_write[11]                                                                                                                         | usp_rf_data_converter_0_ex_i/rst_s_axi_aclk_57M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                            |                3 |              5 |         1.67 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/ex_design/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank11_write[15]                                                                                                                        | usp_rf_data_converter_0_ex_i/rst_s_axi_aclk_57M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                            |                3 |              5 |         1.67 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/ex_design/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/subdrp_addr_adc1[3]_i_1_n_0                                                                      | usp_rf_data_converter_0_ex_i/ex_design/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/reset_const_i                                                                                                                               |                3 |              5 |         1.67 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/ex_design/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank11_write[12]                                                                                                                        | usp_rf_data_converter_0_ex_i/rst_s_axi_aclk_57M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                            |                2 |              5 |         2.50 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/ex_design/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc1/por_timer_start_val[10]_i_1_n_0                                                                      | usp_rf_data_converter_0_ex_i/ex_design/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc1/por_timer_start_val[14]_i_1_n_0                                                                                                                 |                2 |              5 |         2.50 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/ex_design/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/m_sc_req[0]                                                                                                                                         | usp_rf_data_converter_0_ex_i/ex_design/smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_si_handler/areset_r                                                                                                                                                                              |                2 |              6 |         3.00 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/ex_design/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank0_write[1]                                                                                                                          | usp_rf_data_converter_0_ex_i/rst_s_axi_aclk_57M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                            |                3 |              6 |         2.00 |
|  s_axi_aclk_i                                                                                   |                                                                                                                                                                                                                                                          | usp_rf_data_converter_0_ex_i/ex_design/smartconnect_0/inst/switchboards/i_nodes/i_b_node/inst/inst_si_handler/areset_r                                                                                                                                                                              |                6 |              6 |         1.00 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/ex_design/smartconnect_0/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/gen_normal_area.gen_fi_regulator.inst_fi_regulator/allow_transfer_r_reg_0                                                                  | usp_rf_data_converter_0_ex_i/ex_design/smartconnect_0/inst/switchboards/i_nodes/i_b_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[0].inst_req_counter/areset_r_reg[0]                                                                                               |                2 |              6 |         3.00 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                           | usp_rf_data_converter_0_ex_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/SR[0]                                                                                                                                                          |                2 |              6 |         3.00 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/ex_design/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_req[0]                                                                                                                                         | usp_rf_data_converter_0_ex_i/ex_design/smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_si_handler/areset_r                                                                                                                                                                              |                2 |              6 |         3.00 |
|  usp_rf_data_converter_0_ex_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Dbg_Clk_0               | usp_rf_data_converter_0_ex_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Dbg_Reg_Access.dbgreg_CAPTURE_reg                                                                                                                                   |                                                                                                                                                                                                                                                                                                     |                2 |              6 |         3.00 |
|  usp_rf_data_converter_0_ex_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Dbg_Clk_0               | usp_rf_data_converter_0_ex_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/sel                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                     |                2 |              6 |         3.00 |
|  usp_rf_data_converter_0_ex_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Dbg_Clk_0               | usp_rf_data_converter_0_ex_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/sample_1                                                                                                                                                                |                                                                                                                                                                                                                                                                                                     |                1 |              6 |         6.00 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/ex_design/smartconnect_0/inst/switchboards/i_nodes/i_b_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[4].inst_req_counter/E[0]                                                               | usp_rf_data_converter_0_ex_i/ex_design/smartconnect_0/inst/switchboards/i_nodes/i_b_node/inst/inst_si_handler/areset_r                                                                                                                                                                              |                1 |              6 |         6.00 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/ex_design/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/mem_addr[5]_i_1_n_0                                                                                  | usp_rf_data_converter_0_ex_i/ex_design/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/drp_arbiter_dac0/dac0_reset_i                                                                                                                                |                4 |              6 |         1.50 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/ex_design/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank11_write[11]                                                                                                                        | usp_rf_data_converter_0_ex_i/rst_s_axi_aclk_57M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                            |                3 |              6 |         2.00 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/ex_design/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.gen_fi_regulator.inst_fi_regulator/allow_transfer_r_reg_0                                                                  | usp_rf_data_converter_0_ex_i/ex_design/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[0].inst_req_counter/areset_r_reg[0]                                                                                               |                2 |              6 |         3.00 |
|  s_axi_aclk_i                                                                                   |                                                                                                                                                                                                                                                          | usp_rf_data_converter_0_ex_i/clocking_block/clk_wiz_adc0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wrack_reg_10                                                                                                                                                                                       |                1 |              6 |         6.00 |
|  s_axi_aclk_i                                                                                   |                                                                                                                                                                                                                                                          | usp_rf_data_converter_0_ex_i/clocking_block/clk_wiz_dac0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wrack_reg_10                                                                                                                                                                                       |                2 |              6 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                         |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SR[0]                                                                                                                                                                                                                                        |                1 |              6 |         6.00 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/ex_design/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/bgt_fsm_adc/vbg_ctrl[6]_i_1_n_0                                                                                   |                                                                                                                                                                                                                                                                                                     |                1 |              6 |         6.00 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/ex_design/smartconnect_0/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                                            | usp_rf_data_converter_0_ex_i/ex_design/smartconnect_0/inst/clk_map/psr_aclk/U0/SEQ/seq_clr                                                                                                                                                                                                          |                1 |              6 |         6.00 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/ex_design/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/bgt_fsm_adc/trim_code[5]_i_1_n_0                                                                                  |                                                                                                                                                                                                                                                                                                     |                2 |              6 |         3.00 |
|  s_axi_aclk_i                                                                                   |                                                                                                                                                                                                                                                          | usp_rf_data_converter_0_ex_i/ex_design/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_dac1/clock_en_count[5]_i_1__0_n_0                                                                                                           |                1 |              6 |         6.00 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/ex_design/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc1/por_timer_start_val[10]_i_1_n_0                                                                      | usp_rf_data_converter_0_ex_i/ex_design/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc1/por_timer_start_val[22]_i_1_n_0                                                                                                                 |                4 |              6 |         1.50 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/ex_design/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/bgt_fsm_dac/vbg_ctrl[6]_i_1__0_n_0                                                                                |                                                                                                                                                                                                                                                                                                     |                2 |              6 |         3.00 |
|  s_axi_aclk_i                                                                                   |                                                                                                                                                                                                                                                          | usp_rf_data_converter_0_ex_i/ex_design/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_si_handler/areset_r                                                                                                                                                                              |                6 |              6 |         1.00 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/ex_design/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[4].inst_req_counter/E[0]                                                               | usp_rf_data_converter_0_ex_i/ex_design/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_si_handler/areset_r                                                                                                                                                                              |                2 |              6 |         3.00 |
|  s_axi_aclk_i                                                                                   |                                                                                                                                                                                                                                                          | usp_rf_data_converter_0_ex_i/ex_design/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_adc2/clock_en_count[5]_i_1_n_0                                                                                                              |                1 |              6 |         6.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SEL                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                                                                                 |                3 |              6 |         2.00 |
|  s_axi_aclk_i                                                                                   |                                                                                                                                                                                                                                                          | usp_rf_data_converter_0_ex_i/ex_design/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/clock_en_count[5]_i_1_n_0                                                                                                                       |                1 |              6 |         6.00 |
|  s_axi_aclk_i                                                                                   |                                                                                                                                                                                                                                                          | usp_rf_data_converter_0_ex_i/ex_design/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc1/clock_en_count[5]_i_1_n_0                                                                                                                       |                1 |              6 |         6.00 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/rst_s_axi_aclk_57M/U0/SEQ/seq_cnt_en                                                                                                                                                                                        | usp_rf_data_converter_0_ex_i/rst_s_axi_aclk_57M/U0/SEQ/seq_clr                                                                                                                                                                                                                                      |                1 |              6 |         6.00 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/ex_design/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/bgt_fsm_dac/trim_code[5]_i_1__0_n_0                                                                               |                                                                                                                                                                                                                                                                                                     |                2 |              6 |         3.00 |
|  s_axi_aclk_i                                                                                   |                                                                                                                                                                                                                                                          | usp_rf_data_converter_0_ex_i/ex_design/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/clock_en_count[5]_i_1_n_0                                                                                                                       |                1 |              6 |         6.00 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/ex_design/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc1/mem_addr[6]_i_1_n_0                                                                                  | usp_rf_data_converter_0_ex_i/ex_design/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/p_14_in                                                                                                                                                      |                4 |              7 |         1.75 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/ex_design/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank13_write[7]                                                                                                                         | usp_rf_data_converter_0_ex_i/rst_s_axi_aclk_57M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                            |                3 |              7 |         2.33 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/ex_design/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank11_write[7]                                                                                                                         | usp_rf_data_converter_0_ex_i/rst_s_axi_aclk_57M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                            |                3 |              7 |         2.33 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/ex_design/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc1/por_timer_start_val[10]_i_1_n_0                                                                      |                                                                                                                                                                                                                                                                                                     |                3 |              7 |         2.33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                         |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg_n_0_[0]                                                                                                                                                                                                        |                2 |              7 |         3.50 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/ex_design/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/bgt_fsm_dac/rdata_ctrl[15]_i_1__0_n_0                                                                             |                                                                                                                                                                                                                                                                                                     |                3 |              7 |         2.33 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/ex_design/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank9_write[5]                                                                                                                          | usp_rf_data_converter_0_ex_i/rst_s_axi_aclk_57M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                            |                5 |              7 |         1.40 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/ex_design/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/bgt_fsm_adc/rdata_ctrl[15]_i_1_n_0                                                                                |                                                                                                                                                                                                                                                                                                     |                4 |              7 |         1.75 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/ex_design/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank13_write[5]                                                                                                                         | usp_rf_data_converter_0_ex_i/rst_s_axi_aclk_57M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                            |                5 |              7 |         1.40 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/ex_design/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank11_write[4]                                                                                                                         | usp_rf_data_converter_0_ex_i/rst_s_axi_aclk_57M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                            |                5 |              7 |         1.40 |
|  s_axi_aclk_i                                                                                   |                                                                                                                                                                                                                                                          | usp_rf_data_converter_0_ex_i/clocking_block/clk_wiz_dac0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                              |                1 |              7 |         7.00 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/ex_design/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank9_write[7]                                                                                                                          | usp_rf_data_converter_0_ex_i/rst_s_axi_aclk_57M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                            |                3 |              7 |         2.33 |
|  s_axi_aclk_i                                                                                   |                                                                                                                                                                                                                                                          | usp_rf_data_converter_0_ex_i/clocking_block/clk_wiz_adc0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                              |                1 |              7 |         7.00 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/ex_design/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/tile_config/ram/E[0]                                                                                              | usp_rf_data_converter_0_ex_i/ex_design/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/tile_config/reset_i                                                                                                                                          |                2 |              7 |         3.50 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/ex_design/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank9_write[6]                                                                                                                          | usp_rf_data_converter_0_ex_i/rst_s_axi_aclk_57M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                            |                4 |              7 |         1.75 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/clocking_block/clk_wiz_adc0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/DADDR[6]_i_2_n_0                                                                                                                                              | usp_rf_data_converter_0_ex_i/clocking_block/clk_wiz_adc0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/DADDR[6]_i_1_n_0                                                                                                                                                                                         |                1 |              7 |         7.00 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/ex_design/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank11_write[6]                                                                                                                         | usp_rf_data_converter_0_ex_i/rst_s_axi_aclk_57M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                            |                2 |              7 |         3.50 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/clocking_block/clk_wiz_dac0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/DADDR[6]_i_2_n_0                                                                                                                                              | usp_rf_data_converter_0_ex_i/clocking_block/clk_wiz_dac0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/DADDR[6]_i_1_n_0                                                                                                                                                                                         |                2 |              7 |         3.50 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/ex_design/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank9_write[4]                                                                                                                          | usp_rf_data_converter_0_ex_i/rst_s_axi_aclk_57M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                            |                3 |              7 |         2.33 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/ex_design/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank13_write[4]                                                                                                                         | usp_rf_data_converter_0_ex_i/rst_s_axi_aclk_57M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                            |                4 |              7 |         1.75 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/ex_design/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank11_write[5]                                                                                                                         | usp_rf_data_converter_0_ex_i/rst_s_axi_aclk_57M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                            |                3 |              7 |         2.33 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/ex_design/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank13_write[6]                                                                                                                         | usp_rf_data_converter_0_ex_i/rst_s_axi_aclk_57M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                            |                3 |              7 |         2.33 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/ex_design/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                                           | usp_rf_data_converter_0_ex_i/ex_design/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                   |                3 |              8 |         2.67 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/ex_design/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_beats[7]_i_1_n_0                                                                                                | usp_rf_data_converter_0_ex_i/ex_design/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                          |                3 |              8 |         2.67 |
|  s_axi_aclk_i                                                                                   |                                                                                                                                                                                                                                                          | usp_rf_data_converter_0_ex_i/mdm_1/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                           |                2 |              8 |         4.00 |
|  s_axi_aclk_i                                                                                   |                                                                                                                                                                                                                                                          | usp_rf_data_converter_0_ex_i/ex_design/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                                                   |                6 |              8 |         1.33 |
|  s_axi_aclk_i                                                                                   |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                                                                                                |                2 |              8 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                         |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iDATA_CMD                                                                                                                                                                                                                                          |                1 |              8 |         8.00 |
|  usp_rf_data_converter_0_ex_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Dbg_Clk_0               | usp_rf_data_converter_0_ex_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  usp_rf_data_converter_0_ex_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Dbg_Clk_0               | usp_rf_data_converter_0_ex_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/which_pc                                |                                                                                                                                                                                                                                                                                                     |                7 |              8 |         1.14 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_rd_en                                                                                      |                                                                                                                                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/ex_design/usp_rf_data_converter_0/inst/adc0_restart_reg_n_0                                                                                                                                                                 | usp_rf_data_converter_0_ex_i/ex_design/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/p_0_in12_in                                                                                                                                                  |                1 |              8 |         8.00 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/ex_design/usp_rf_data_converter_0/inst/adc1_restart_reg_n_0                                                                                                                                                                 | usp_rf_data_converter_0_ex_i/ex_design/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/p_0_in12_in                                                                                                                                                  |                2 |              8 |         4.00 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/ex_design/usp_rf_data_converter_0/inst/dac0_restart_reg_n_0                                                                                                                                                                 | usp_rf_data_converter_0_ex_i/ex_design/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/p_0_in12_in                                                                                                                                                  |                3 |              8 |         2.67 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_rd_en                                                                                      |                                                                                                                                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/Addr_Counters[2].FDRE_I/CI                                                                                                                                           |                                                                                                                                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  usp_rf_data_converter_0_ex_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Dbg_Update_0          | usp_rf_data_converter_0_ex_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_10                                                                                                                                                              |                                                                                                                                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                         |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter[7]_i_1_n_0                                                                                                                                                                                                                  |                2 |              8 |         4.00 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/Addr_Counters[2].FDRE_I/CI                                                                                                                                           |                                                                                                                                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/ex_design/usp_rf_data_converter_0/inst/i_dac0_reset_count/count0                                                                                                                                                            | usp_rf_data_converter_0_ex_i/ex_design/usp_rf_data_converter_0/inst/i_dac0_reset_count/count[7]_i_1_n_0                                                                                                                                                                                             |                2 |              8 |         4.00 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/mdm_1/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                             | usp_rf_data_converter_0_ex_i/mdm_1/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                           |                1 |              8 |         8.00 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/ex_design/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank11_write[0]                                                                                                                         | usp_rf_data_converter_0_ex_i/ex_design/usp_rf_data_converter_0/inst/adc2_end_stage                                                                                                                                                                                                                  |                1 |              8 |         8.00 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/ex_design/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank13_write[0]                                                                                                                         | usp_rf_data_converter_0_ex_i/ex_design/usp_rf_data_converter_0/inst/adc2_end_stage                                                                                                                                                                                                                  |                1 |              8 |         8.00 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/ex_design/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank9_write[0]                                                                                                                          | usp_rf_data_converter_0_ex_i/ex_design/usp_rf_data_converter_0/inst/adc2_end_stage                                                                                                                                                                                                                  |                4 |              8 |         2.00 |
|  s_axi_aclk_i                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                                                                                |                2 |              8 |         4.00 |
|  usp_rf_data_converter_0_ex_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Dbg_Clk_0               | usp_rf_data_converter_0_ex_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_E2.BSCANE2_I                                                                                                                                                        |                                                                                                                                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                                                                                |                1 |              8 |         8.00 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/ex_design/usp_rf_data_converter_0/inst/i_adc1_reset_count/count0                                                                                                                                                            | usp_rf_data_converter_0_ex_i/ex_design/usp_rf_data_converter_0/inst/i_adc1_reset_count/count[7]_i_1__0_n_0                                                                                                                                                                                          |                3 |              8 |         2.67 |
| ~usp_rf_data_converter_0_ex_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Dbg_Update_0          | usp_rf_data_converter_0_ex_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0                                                                                                                                                            |                                                                                                                                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/ex_design/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/b_cnt[8]_i_2_n_0                                                                                                  | usp_rf_data_converter_0_ex_i/ex_design/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/b_cnt[8]_i_1_n_0                                                                                                                                             |                2 |              9 |         4.50 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/jtag_axi_0/inst/axi_bridge_u/write_axi_full_u/last_count_1                                                                                                                                                                  | usp_rf_data_converter_0_ex_i/rst_s_axi_aclk_57M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                            |                4 |              9 |         2.25 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/ex_design/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/w_cnt[8]_i_1_n_0                                                                                                  | usp_rf_data_converter_0_ex_i/ex_design/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                          |                2 |              9 |         4.50 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/ex_design/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_cnt[8]_i_1_n_0                                                                                                 | usp_rf_data_converter_0_ex_i/ex_design/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                          |                4 |              9 |         2.25 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.bit_cnt[0]_i_1_n_0                                                                                                                                                                  | usp_rf_data_converter_0_ex_i/rst_s_axi_aclk_57M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                            |                5 |              9 |         1.80 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/clocking_block/clk_wiz_adc0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                  | usp_rf_data_converter_0_ex_i/clocking_block/clk_wiz_adc0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                |                2 |              9 |         4.50 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/jtag_axi_0/inst/axi_bridge_u/write_axi_full_u/burst_count_0                                                                                                                                                                 | usp_rf_data_converter_0_ex_i/rst_s_axi_aclk_57M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                            |                3 |              9 |         3.00 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/ex_design/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc1/const_operation[9]_i_1_n_0                                                                           | usp_rf_data_converter_0_ex_i/ex_design/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/p_14_in                                                                                                                                                      |                4 |              9 |         2.25 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/clocking_block/clk_wiz_dac0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                  | usp_rf_data_converter_0_ex_i/clocking_block/clk_wiz_dac0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                |                2 |              9 |         4.50 |
|  s_axi_aclk_i                                                                                   |                                                                                                                                                                                                                                                          | usp_rf_data_converter_0_ex_i/ex_design/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/por_sm_reset                                                                                                                                                                     |                7 |             10 |         1.43 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/ex_design/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc1/drpaddr_por[10]_i_1_n_0                                                                              | usp_rf_data_converter_0_ex_i/ex_design/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/p_14_in                                                                                                                                                      |                3 |             10 |         3.33 |
|  s_axi_aclk_i                                                                                   |                                                                                                                                                                                                                                                          | usp_rf_data_converter_0_ex_i/ex_design/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/mem_addr[3]                                                                                                                                     |                3 |             10 |         3.33 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/ex_design/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/drpaddr_por[10]_i_1_n_0                                                                              | usp_rf_data_converter_0_ex_i/ex_design/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/drp_arbiter_dac0/dac0_reset_i                                                                                                                                |                3 |             10 |         3.33 |
|  s_axi_aclk_i                                                                                   |                                                                                                                                                                                                                                                          | usp_rf_data_converter_0_ex_i/ex_design/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                   |                8 |             10 |         1.25 |
|  usp_rf_data_converter_0_ex_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Dbg_Clk_0               | usp_rf_data_converter_0_ex_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg                                                                                                                      |                                                                                                                                                                                                                                                                                                     |                3 |             10 |         3.33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]                                                                                                                                                                                                                      |                1 |             10 |        10.00 |
|  usp_rf_data_converter_0_ex_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Dbg_Clk_0               | usp_rf_data_converter_0_ex_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Reg_Access.tdo_reg                                                                                                                                                              |                                                                                                                                                                                                                                                                                                     |                4 |             10 |         2.50 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                         |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                                                                                |                3 |             10 |         3.33 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/ex_design/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_dac1/por_timer_count[3]_i_1__0_n_0                                                               | usp_rf_data_converter_0_ex_i/ex_design/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_dac1/por_timer_count[23]_i_1__0_n_0                                                                                                         |                2 |             11 |         5.50 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/ex_design/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/data_index_adc1[10]_i_1_n_0                                                                      | usp_rf_data_converter_0_ex_i/ex_design/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/reset_const_i                                                                                                                               |                5 |             11 |         2.20 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_load_esr                                                                                                                                                     | usp_rf_data_converter_0_ex_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_i_reg_7[0]                                                                                                                                                                                    |                5 |             11 |         2.20 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/ex_design/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_adc2/por_timer_count[3]_i_1_n_0                                                                  | usp_rf_data_converter_0_ex_i/ex_design/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_adc2/por_timer_count[23]_i_1_n_0                                                                                                            |                2 |             11 |         5.50 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                                                     | usp_rf_data_converter_0_ex_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_Sel_SPR_ESR                                                                                                                                                                                            |                4 |             11 |         2.75 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/ex_design/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_adc2/por_timer_count[3]_i_1_n_0                                                                  |                                                                                                                                                                                                                                                                                                     |                4 |             12 |         3.00 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/clocking_block/clk_wiz_adc0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[10]_i_1_n_0                                                                                                                               | usp_rf_data_converter_0_ex_i/clocking_block/clk_wiz_adc0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                              |                3 |             12 |         4.00 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/ram_wr_en_0                                                                                                                                      |                                                                                                                                                                                                                                                                                                     |                2 |             12 |         6.00 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/ex_design/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_dac1/por_timer_count[3]_i_1__0_n_0                                                               |                                                                                                                                                                                                                                                                                                     |                3 |             12 |         4.00 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/ram_wr_en_1                                                                                                                                       |                                                                                                                                                                                                                                                                                                     |                2 |             12 |         6.00 |
|  s_axi_aclk_i                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[1]                                                                                                |                2 |             12 |         6.00 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/ex_design/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_addr_d[11]_i_1_n_0                                                                                             | usp_rf_data_converter_0_ex_i/ex_design/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                          |                3 |             12 |         4.00 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/ex_design/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/counter_en_reg_reg                                                                                                                      |                                                                                                                                                                                                                                                                                                     |                3 |             12 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[1]                                                                                                |                1 |             12 |        12.00 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/ex_design/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr[11]_i_1_n_0                                                                                               | usp_rf_data_converter_0_ex_i/ex_design/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                          |                3 |             12 |         4.00 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/ex_design/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_adc2/por_sm_state                                                                                | usp_rf_data_converter_0_ex_i/ex_design/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_adc2/p_15_in                                                                                                                                |                4 |             12 |         3.00 |
|  s_axi_aclk_i                                                                                   |                                                                                                                                                                                                                                                          | usp_rf_data_converter_0_ex_i/ex_design/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                          |                6 |             12 |         2.00 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/ex_design/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/mem_addr_array_reg[0][5]_0[0]                                                                                                                                | usp_rf_data_converter_0_ex_i/rst_s_axi_aclk_57M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                            |                5 |             12 |         2.40 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/ex_design/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/mem_addr_array_reg[0][6]_0[0]                                                                                                                              | usp_rf_data_converter_0_ex_i/rst_s_axi_aclk_57M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                            |                4 |             12 |         3.00 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/clocking_block/clk_wiz_dac0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[10]_i_1_n_0                                                                                                                               | usp_rf_data_converter_0_ex_i/clocking_block/clk_wiz_dac0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                              |                4 |             12 |         3.00 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/ex_design/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_dac1/por_sm_state                                                                                | usp_rf_data_converter_0_ex_i/ex_design/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_dac1/p_18_in                                                                                                                                |                4 |             12 |         3.00 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                                                     | usp_rf_data_converter_0_ex_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_Async_Reset.sync_reset_reg_1[0]                                                                                                                                                                        |                3 |             13 |         4.33 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/ex_design/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/timeout_timer_count[12]_i_2_n_0                                                                                                                              | usp_rf_data_converter_0_ex_i/ex_design/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/timeout_timer_count[12]_i_1_n_0                                                                                                                                                                         |                4 |             13 |         3.25 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/ex_design/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/timeout_timer_count[12]_i_2_n_0                                                                                                                            | usp_rf_data_converter_0_ex_i/ex_design/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/timeout_timer_count[12]_i_1_n_0                                                                                                                                                                       |                2 |             13 |         6.50 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/ex_design/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/adc1_clk_network_ctrl10                                                                                           | usp_rf_data_converter_0_ex_i/ex_design/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/p_0_in                                                                                                                                                       |               11 |             13 |         1.18 |
|  usp_rf_data_converter_0_ex_i/clocking_block/clk_wiz_adc0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | usp_rf_data_converter_0_ex_i/ex_design/adc_sink_i/inst/ds_slice_10/exdes_xpm_mem_ds_i/wea_r                                                                                                                                                              | usp_rf_data_converter_0_ex_i/ex_design/adc_sink_i/inst/ds_slice_10/exdes_xpm_mem_ds_i/addra[13]_i_1_n_0                                                                                                                                                                                             |                3 |             14 |         4.67 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/ex_design/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/tile_config/ram/FSM_onehot_tc_sm_state_reg[5][0]                                                                  | usp_rf_data_converter_0_ex_i/ex_design/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/tile_config/reset_i                                                                                                                                          |                1 |             14 |        14.00 |
|  usp_rf_data_converter_0_ex_i/clocking_block/clk_wiz_dac0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | usp_rf_data_converter_0_ex_i/ex_design/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_dac0_done_i/syncstages_ff[3]                                                                                                      | usp_rf_data_converter_0_ex_i/ex_design/dac_source_i/inst/dg_slice_00/exdes_xpm_mem_ds_i/enable_sync_r                                                                                                                                                                                               |                4 |             15 |         3.75 |
|  usp_rf_data_converter_0_ex_i/clocking_block/clk_wiz_dac0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                     |                3 |             15 |         5.00 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/ex_design/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank13_write[8]                                                                                                                         | usp_rf_data_converter_0_ex_i/rst_s_axi_aclk_57M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                            |               11 |             16 |         1.45 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/ex_design/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank3_write[8]                                                                                                                          | usp_rf_data_converter_0_ex_i/rst_s_axi_aclk_57M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                            |                7 |             16 |         2.29 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/ex_design/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/adc1_clk_distr_ctrl0                                                                                              | usp_rf_data_converter_0_ex_i/ex_design/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/p_0_in                                                                                                                                                       |               13 |             16 |         1.23 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/ex_design/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/rdata[15]_i_1_n_0                                                                                    | usp_rf_data_converter_0_ex_i/ex_design/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/drp_arbiter_dac0/dac0_reset_i                                                                                                                                |                9 |             16 |         1.78 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/ex_design/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/drpdi_por_i[15]_i_1_n_0                                                                              | usp_rf_data_converter_0_ex_i/ex_design/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/drp_arbiter_adc0/adc0_reset_i                                                                                                                                |                6 |             16 |         2.67 |
|  s_axi_aclk_i                                                                                   |                                                                                                                                                                                                                                                          | usp_rf_data_converter_0_ex_i/clocking_block/clk_wiz_adc0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                          |                8 |             16 |         2.00 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/E[0]                                                                                                                            | usp_rf_data_converter_0_ex_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                           |                7 |             16 |         2.29 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/ex_design/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc1/rdata[15]_i_1_n_0                                                                                    | usp_rf_data_converter_0_ex_i/ex_design/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/p_14_in                                                                                                                                                      |                7 |             16 |         2.29 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/ex_design/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/adc1_pll_divider00                                                                                                | usp_rf_data_converter_0_ex_i/ex_design/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/p_0_in                                                                                                                                                       |               11 |             16 |         1.45 |
|  s_axi_aclk_i                                                                                   |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[1]                                                                                                |                3 |             16 |         5.33 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/jtag_axi_0/inst/jtag_axi_engine_u/U_XSDB_SLAVE/reg_test0                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                     |               10 |             16 |         1.60 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/clocking_block/clk_wiz_dac0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_reg_0[0]                                                                                                                          | usp_rf_data_converter_0_ex_i/clocking_block/clk_wiz_dac0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                          |                9 |             16 |         1.78 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/ex_design/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank11_write[1]                                                                                                                         | usp_rf_data_converter_0_ex_i/rst_s_axi_aclk_57M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                            |                7 |             16 |         2.29 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/ex_design/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_dac1/rdata[15]_i_1__0_n_0                                                                        | usp_rf_data_converter_0_ex_i/ex_design/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_dac1/p_18_in                                                                                                                                |                8 |             16 |         2.00 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/ex_design/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/bgt_fsm_adc/drp_di[15]_i_1_n_0                                                                                    | usp_rf_data_converter_0_ex_i/ex_design/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/bgt_fsm_adc/adc0_bgt_reset_i                                                                                                                                 |                8 |             16 |         2.00 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/ex_design/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_adc2/FSM_onehot_por_sm_state_reg_n_0_[9]                                                         | usp_rf_data_converter_0_ex_i/ex_design/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_adc2/p_15_in                                                                                                                                |                9 |             16 |         1.78 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/ex_design/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank0_write[0]                                                                                                                          | usp_rf_data_converter_0_ex_i/rst_s_axi_aclk_57M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                            |                8 |             16 |         2.00 |
|  s_axi_aclk_i                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                |                                                                                                                                                                                                                                                                                                     |                4 |             16 |         4.00 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/ex_design/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank9_write[8]                                                                                                                          | usp_rf_data_converter_0_ex_i/rst_s_axi_aclk_57M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                            |               11 |             16 |         1.45 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/ex_design/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank9_write[1]                                                                                                                          | usp_rf_data_converter_0_ex_i/rst_s_axi_aclk_57M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                            |                9 |             16 |         1.78 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_rd_en                                                                                          |                                                                                                                                                                                                                                                                                                     |                3 |             16 |         5.33 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/clocking_block/clk_wiz_adc0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_reg_0[0]                                                                                                                          | usp_rf_data_converter_0_ex_i/clocking_block/clk_wiz_adc0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                          |                6 |             16 |         2.67 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/ex_design/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/rdata[15]_i_1_n_0                                                                                    | usp_rf_data_converter_0_ex_i/ex_design/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/drp_arbiter_adc0/adc0_reset_i                                                                                                                                |                4 |             16 |         4.00 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/ex_design/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/mem_addr_array_reg[0][3]_1[0]                                                                                                                                | usp_rf_data_converter_0_ex_i/rst_s_axi_aclk_57M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                            |               12 |             16 |         1.33 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/ex_design/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank11_write[8]                                                                                                                         | usp_rf_data_converter_0_ex_i/rst_s_axi_aclk_57M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                            |               12 |             16 |         1.33 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/ex_design/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/mem_addr_array_reg[0][2]_0[0]                                                                                                                              | usp_rf_data_converter_0_ex_i/rst_s_axi_aclk_57M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                            |                9 |             16 |         1.78 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/clocking_block/clk_wiz_adc0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/DI[15]_i_2_n_0                                                                                                                                                | usp_rf_data_converter_0_ex_i/clocking_block/clk_wiz_adc0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/DI[15]_i_1_n_0                                                                                                                                                                                           |                4 |             16 |         4.00 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/ex_design/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank1_write[8]                                                                                                                          | usp_rf_data_converter_0_ex_i/rst_s_axi_aclk_57M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                            |               12 |             16 |         1.33 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/ex_design/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_adc2/rdata[15]_i_1_n_0                                                                           | usp_rf_data_converter_0_ex_i/ex_design/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_adc2/p_15_in                                                                                                                                |                9 |             16 |         1.78 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/clocking_block/clk_wiz_dac0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/DI[15]_i_2_n_0                                                                                                                                                | usp_rf_data_converter_0_ex_i/clocking_block/clk_wiz_dac0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/DI[15]_i_1_n_0                                                                                                                                                                                           |                5 |             16 |         3.20 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/ex_design/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/drpdi_por_i[15]_i_1_n_0                                                                              | usp_rf_data_converter_0_ex_i/ex_design/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/drp_arbiter_dac0/dac0_reset_i                                                                                                                                |               13 |             16 |         1.23 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/ex_design/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank13_write[1]                                                                                                                         | usp_rf_data_converter_0_ex_i/rst_s_axi_aclk_57M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                            |               10 |             16 |         1.60 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/ex_design/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank3_write[1]                                                                                                                          | usp_rf_data_converter_0_ex_i/rst_s_axi_aclk_57M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                            |                9 |             16 |         1.78 |
|  s_axi_aclk_i                                                                                   |                                                                                                                                                                                                                                                          | usp_rf_data_converter_0_ex_i/clocking_block/clk_wiz_dac0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                          |                6 |             16 |         2.67 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/ex_design/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc1/drpdi_por_i[15]_i_1_n_0                                                                              | usp_rf_data_converter_0_ex_i/ex_design/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/p_14_in                                                                                                                                                      |               10 |             16 |         1.60 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                         |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[1]                                                                                                |                2 |             16 |         8.00 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/ex_design/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/bgt_fsm_dac/drp_di[15]_i_1__0_n_0                                                                                 | usp_rf_data_converter_0_ex_i/ex_design/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/bgt_fsm_dac/dac0_bgt_reset_i                                                                                                                                 |                6 |             16 |         2.67 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/ex_design/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_dac1/FSM_onehot_por_sm_state_reg_n_0_[9]                                                         | usp_rf_data_converter_0_ex_i/ex_design/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_dac1/p_18_in                                                                                                                                |                8 |             16 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/E[0]                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                                                                                    |                3 |             16 |         5.33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_reg[6][0]                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                                                                                    |                2 |             16 |         8.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                        |                                                                                                                                                                                                                                                                                                     |                4 |             16 |         4.00 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/ex_design/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank1_write[1]                                                                                                                          | usp_rf_data_converter_0_ex_i/rst_s_axi_aclk_57M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                            |                9 |             16 |         1.78 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0][0] |                                                                                                                                                                                                                                                                                                     |                3 |             16 |         5.33 |
|  s_axi_aclk_i                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg_0                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                             |                3 |             17 |         5.67 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/xsdb2read_cmdfifo/                                                                                                                                    |                                                                                                                                                                                                                                                                                                     |                5 |             17 |         3.40 |
|  s_axi_aclk_i                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[18]_0                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                             |                3 |             17 |         5.67 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/ex_design/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/mem_addr_array[0][16]_i_1_n_0                                                                                                                              | usp_rf_data_converter_0_ex_i/rst_s_axi_aclk_57M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                            |                3 |             18 |         6.00 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/clocking_block/clk_wiz_adc0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/rst_reg[0]                                                                                                                                    |                                                                                                                                                                                                                                                                                                     |                3 |             18 |         6.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                         |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[0]                                                                                                |                3 |             18 |         6.00 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/ex_design/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/mem_addr_array[0][16]_i_1_n_0                                                                                                                                | usp_rf_data_converter_0_ex_i/rst_s_axi_aclk_57M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                            |                2 |             18 |         9.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                             |                2 |             18 |         9.00 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/clocking_block/clk_wiz_dac0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/rst_reg[0]                                                                                                                                    |                                                                                                                                                                                                                                                                                                     |                3 |             18 |         6.00 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/ex_design/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/select_mem                                                                                                                                                   | usp_rf_data_converter_0_ex_i/rst_s_axi_aclk_57M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                            |                6 |             18 |         3.00 |
|  s_axi_aclk_i                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[17]_i_1_n_0                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                             |                4 |             18 |         4.50 |
|  s_axi_aclk_i                                                                                   |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[0]                                                                                                |                4 |             18 |         4.50 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/ex_design/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/select_mem                                                                                                                                                 | usp_rf_data_converter_0_ex_i/rst_s_axi_aclk_57M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                            |                3 |             18 |         6.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                |                                                                                                                                                                                                                                                                                                     |                2 |             20 |        10.00 |
|  s_axi_aclk_i                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                |                                                                                                                                                                                                                                                                                                     |                2 |             20 |        10.00 |
|  s_axi_aclk_i                                                                                   |                                                                                                                                                                                                                                                          | usp_rf_data_converter_0_ex_i/ex_design/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_dac1/p_18_in                                                                                                                                |                8 |             20 |         2.50 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/mdm_1/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                     | usp_rf_data_converter_0_ex_i/rst_s_axi_aclk_57M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                            |                6 |             20 |         3.33 |
|  s_axi_aclk_i                                                                                   |                                                                                                                                                                                                                                                          | usp_rf_data_converter_0_ex_i/ex_design/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_adc2/p_15_in                                                                                                                                |                6 |             20 |         3.33 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/ex_design/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/skid_buffer[1136]_i_1__0_n_0                                                                                                                     |                                                                                                                                                                                                                                                                                                     |                6 |             22 |         3.67 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/ex_design/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/por_timer_start_val[22]_i_1_n_0                                                                      |                                                                                                                                                                                                                                                                                                     |                5 |             23 |         4.60 |
|  usp_rf_data_converter_0_ex_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Dbg_Clk_0               |                                                                                                                                                                                                                                                          | usp_rf_data_converter_0_ex_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg[30]_i_1_n_0                                                                                                                                                                                                                  |                3 |             23 |         7.67 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/ex_design/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/status_timer_count[0]_i_1_n_0                                                                        | usp_rf_data_converter_0_ex_i/ex_design/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/drp_arbiter_dac0/dac0_reset_i                                                                                                                                |                3 |             24 |         8.00 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/ram_wr_en                                                                                                                                             |                                                                                                                                                                                                                                                                                                     |                4 |             24 |         6.00 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/ex_design/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank11_write[24]                                                                                                                        | usp_rf_data_converter_0_ex_i/rst_s_axi_aclk_57M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                            |               11 |             24 |         2.18 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/ex_design/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank9_write[22]                                                                                                                         | usp_rf_data_converter_0_ex_i/rst_s_axi_aclk_57M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                            |               14 |             24 |         1.71 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/ex_design/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc1/status_timer_count[0]_i_1_n_0                                                                        | usp_rf_data_converter_0_ex_i/ex_design/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/p_14_in                                                                                                                                                      |                3 |             24 |         8.00 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/jtag_axi_0/inst/axi_bridge_u/read_axi_full_u/ram_wr_en                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                     |                3 |             24 |         8.00 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/ex_design/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank13_write[22]                                                                                                                        | usp_rf_data_converter_0_ex_i/rst_s_axi_aclk_57M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                            |               12 |             24 |         2.00 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/ex_design/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/adc1_drpaddr[10]_i_1_n_0                                                                         | usp_rf_data_converter_0_ex_i/ex_design/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/reset_const_i                                                                                                                               |               11 |             24 |         2.18 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/ex_design/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer[1136]_i_1__0_n_0                                                                                                                     |                                                                                                                                                                                                                                                                                                     |                6 |             25 |         4.17 |
|  s_axi_aclk_i                                                                                   |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                                                                                           |                4 |             26 |         6.50 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/clocking_block/clk_wiz_dac0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[7][0]                                                                                                                       |                                                                                                                                                                                                                                                                                                     |                8 |             26 |         3.25 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/clocking_block/clk_wiz_adc0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[7][0]                                                                                                                       |                                                                                                                                                                                                                                                                                                     |                6 |             26 |         4.33 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/ex_design/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/ar_reg_stall/skid_buffer[1136]_i_1_n_0                                                                                                                        |                                                                                                                                                                                                                                                                                                     |                8 |             26 |         3.25 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/ex_design/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                                       |                                                                                                                                                                                                                                                                                                     |                6 |             26 |         4.33 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/ex_design/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/m_vector_i                                                                                                                                       |                                                                                                                                                                                                                                                                                                     |                7 |             26 |         3.71 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/ex_design/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/por_timer_start_val[26]_i_1_n_0                                                                      |                                                                                                                                                                                                                                                                                                     |               22 |             27 |         1.23 |
|  s_axi_aclk_i                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg[27]_i_1_n_0                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                             |                4 |             28 |         7.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                             |                2 |             28 |        14.00 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/ex_design/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_minimal_area.inst_arbiter/s_sc_valid                                                                        |                                                                                                                                                                                                                                                                                                     |                7 |             28 |         4.00 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/ex_design/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_minimal_area.inst_arbiter/grant_i_reg[0]_0[0]                                                               |                                                                                                                                                                                                                                                                                                     |                8 |             28 |         3.50 |
|  s_axi_aclk_i                                                                                   |                                                                                                                                                                                                                                                          | usp_rf_data_converter_0_ex_i/clocking_block/clk_wiz_adc0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                              |                6 |             29 |         4.83 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/ex_design/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i                                                                                                                                       |                                                                                                                                                                                                                                                                                                     |                7 |             29 |         4.14 |
|  s_axi_aclk_i                                                                                   |                                                                                                                                                                                                                                                          | usp_rf_data_converter_0_ex_i/clocking_block/clk_wiz_dac0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                              |                6 |             29 |         4.83 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/clocking_block/clk_wiz_dac0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]_0[0]                                                                                                | usp_rf_data_converter_0_ex_i/clocking_block/clk_wiz_dac0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                          |               16 |             31 |         1.94 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/clocking_block/clk_wiz_adc0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]_0[0]                                                                                                | usp_rf_data_converter_0_ex_i/clocking_block/clk_wiz_adc0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                          |               12 |             31 |         2.58 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1_n_0                                                                                                                                                                                                              |                5 |             31 |         6.20 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/ex_design/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/E[14]                                                                                                                                                      | usp_rf_data_converter_0_ex_i/rst_s_axi_aclk_57M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                            |               18 |             32 |         1.78 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/clocking_block/clk_wiz_adc0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[4][0]                                                                                                                       | usp_rf_data_converter_0_ex_i/clocking_block/clk_wiz_adc0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                          |               21 |             32 |         1.52 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/clocking_block/clk_wiz_adc0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[3][0]                                                                                                                       | usp_rf_data_converter_0_ex_i/clocking_block/clk_wiz_adc0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                          |               23 |             32 |         1.39 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/clocking_block/clk_wiz_adc0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[2]_1[0]                                                                                                                     | usp_rf_data_converter_0_ex_i/clocking_block/clk_wiz_adc0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                          |               22 |             32 |         1.45 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/clocking_block/clk_wiz_adc0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[3]_1[0]                                                                                                                     | usp_rf_data_converter_0_ex_i/clocking_block/clk_wiz_adc0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                          |               15 |             32 |         2.13 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/clocking_block/clk_wiz_adc0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[6][0]                                                                                                                       | usp_rf_data_converter_0_ex_i/clocking_block/clk_wiz_adc0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                          |               24 |             32 |         1.33 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/clocking_block/clk_wiz_adc0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[3]_5[0]                                                                                                                     | usp_rf_data_converter_0_ex_i/clocking_block/clk_wiz_adc0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                          |               23 |             32 |         1.39 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/ex_design/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/E[3]                                                                                                                                                       | usp_rf_data_converter_0_ex_i/rst_s_axi_aclk_57M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                            |               19 |             32 |         1.68 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[0]_i_1_n_0                                                                                                            | usp_rf_data_converter_0_ex_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                           |               11 |             32 |         2.91 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/ex_design/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rdata_i[31]_i_1_n_0                                                                                         | usp_rf_data_converter_0_ex_i/ex_design/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                          |                6 |             32 |         5.33 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_13                                                                                                                    | usp_rf_data_converter_0_ex_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/R                                                                                                                                                                                                          |               21 |             32 |         1.52 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                                                     | usp_rf_data_converter_0_ex_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/SR[0]                                                                                                                                                                                                      |                8 |             32 |         4.00 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/ex_design/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/gen_endpoint.decerr_slave_inst/s_axi_rvalid                                                                                                                   | usp_rf_data_converter_0_ex_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                           |                6 |             32 |         5.33 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                                                     | usp_rf_data_converter_0_ex_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_Async_Reset.sync_reset_reg_2[0]                                                                                                                                                                        |               13 |             32 |         2.46 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                                                     | usp_rf_data_converter_0_ex_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_Async_Reset.sync_reset_reg[0]                                                                                                                                                                          |               11 |             32 |         2.91 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                                                     | usp_rf_data_converter_0_ex_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_Async_Reset.sync_reset_reg_0[0]                                                                                                                                                                        |                9 |             32 |         3.56 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                                                     | usp_rf_data_converter_0_ex_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_Sel_SPR_EAR                                                                                                                                                                                            |               10 |             32 |         3.20 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                                                     |                                                                                                                                                                                                                                                                                                     |                8 |             32 |         4.00 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_1[0]                                                                                                          | usp_rf_data_converter_0_ex_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                           |               10 |             32 |         3.20 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/E[0]                                                                                                                      | usp_rf_data_converter_0_ex_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                           |               12 |             32 |         2.67 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                               |                                                                                                                                                                                                                                                                                                     |               11 |             32 |         2.91 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                               |                                                                                                                                                                                                                                                                                                     |                6 |             32 |         5.33 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/tx_fifo_dataout[31]_i_1_n_0                                                                                                                           |                                                                                                                                                                                                                                                                                                     |                7 |             32 |         4.57 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/shift_en                                                                                                                                              | usp_rf_data_converter_0_ex_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/fifo_rst_xsdb                                                                                                                                                                                                  |                7 |             32 |         4.57 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/xsdb_rden                                                                                                                                             | usp_rf_data_converter_0_ex_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/fifo_rst_xsdb                                                                                                                                                                                                  |                6 |             32 |         5.33 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/shift_reg[31]_i_1_n_0                                                                                                                                 | usp_rf_data_converter_0_ex_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/fifo_rst_xsdb                                                                                                                                                                                                  |                5 |             32 |         6.40 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/ex_design/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank1_write[14]                                                                                                                         | usp_rf_data_converter_0_ex_i/rst_s_axi_aclk_57M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                            |               20 |             32 |         1.60 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/ex_design/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc1/por_timer_count[0]_i_1_n_0                                                                           | usp_rf_data_converter_0_ex_i/ex_design/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/p_14_in                                                                                                                                                      |                4 |             32 |         8.00 |
|  s_axi_aclk_i                                                                                   |                                                                                                                                                                                                                                                          | usp_rf_data_converter_0_ex_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/wb_dlmb_valid_read_data0                                                                                                                                                                                            |               16 |             32 |         2.00 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/ex_design/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/por_timer_count[0]_i_1_n_0                                                                           | usp_rf_data_converter_0_ex_i/ex_design/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/drp_arbiter_dac0/dac0_reset_i                                                                                                                                |                4 |             32 |         8.00 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/clocking_block/clk_wiz_dac0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[6][0]                                                                                                                       | usp_rf_data_converter_0_ex_i/clocking_block/clk_wiz_dac0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                          |               24 |             32 |         1.33 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/clocking_block/clk_wiz_dac0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[6]_3[0]                                                                                                                     | usp_rf_data_converter_0_ex_i/clocking_block/clk_wiz_dac0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                          |               21 |             32 |         1.52 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/ex_design/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank3_write[14]                                                                                                                         | usp_rf_data_converter_0_ex_i/rst_s_axi_aclk_57M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                            |               14 |             32 |         2.29 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/clocking_block/clk_wiz_dac0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[3]_5[0]                                                                                                                     | usp_rf_data_converter_0_ex_i/clocking_block/clk_wiz_dac0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                          |               25 |             32 |         1.28 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/clocking_block/clk_wiz_dac0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[3]_3[0]                                                                                                                     | usp_rf_data_converter_0_ex_i/clocking_block/clk_wiz_dac0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                          |               23 |             32 |         1.39 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/ex_design/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/E[12]                                                                                                                                                      | usp_rf_data_converter_0_ex_i/rst_s_axi_aclk_57M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                            |               19 |             32 |         1.68 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/clocking_block/clk_wiz_dac0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[5]_0[0]                                                                                                                     | usp_rf_data_converter_0_ex_i/clocking_block/clk_wiz_dac0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                          |               19 |             32 |         1.68 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/clocking_block/clk_wiz_dac0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[4][0]                                                                                                                       | usp_rf_data_converter_0_ex_i/clocking_block/clk_wiz_dac0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                          |               23 |             32 |         1.39 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/ex_design/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank9_write[19]                                                                                                                         | usp_rf_data_converter_0_ex_i/rst_s_axi_aclk_57M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                            |               18 |             32 |         1.78 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/ex_design/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank9_write[20]                                                                                                                         | usp_rf_data_converter_0_ex_i/rst_s_axi_aclk_57M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                            |               19 |             32 |         1.68 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/clocking_block/clk_wiz_dac0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[4]_2[0]                                                                                                                     | usp_rf_data_converter_0_ex_i/clocking_block/clk_wiz_dac0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                          |               25 |             32 |         1.28 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/clocking_block/clk_wiz_dac0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[4]_1[0]                                                                                                                     | usp_rf_data_converter_0_ex_i/clocking_block/clk_wiz_dac0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                          |               27 |             32 |         1.19 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/clocking_block/clk_wiz_dac0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[5]_2[0]                                                                                                                     | usp_rf_data_converter_0_ex_i/clocking_block/clk_wiz_dac0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                          |               22 |             32 |         1.45 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/ex_design/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank9_write[23]                                                                                                                         | usp_rf_data_converter_0_ex_i/rst_s_axi_aclk_57M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                            |               16 |             32 |         2.00 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/clocking_block/clk_wiz_dac0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[5][0]                                                                                                                       | usp_rf_data_converter_0_ex_i/clocking_block/clk_wiz_dac0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                          |               20 |             32 |         1.60 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/clocking_block/clk_wiz_dac0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[3]_4[0]                                                                                                                     | usp_rf_data_converter_0_ex_i/clocking_block/clk_wiz_dac0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                          |               29 |             32 |         1.10 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/clocking_block/clk_wiz_dac0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[6]_0[0]                                                                                                                     | usp_rf_data_converter_0_ex_i/clocking_block/clk_wiz_dac0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                          |               20 |             32 |         1.60 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/ex_design/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/E[9]                                                                                                                                                       | usp_rf_data_converter_0_ex_i/rst_s_axi_aclk_57M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                            |               24 |             32 |         1.33 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/ex_design/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank11_write[25]                                                                                                                        | usp_rf_data_converter_0_ex_i/rst_s_axi_aclk_57M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                            |               22 |             32 |         1.45 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/ex_design/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/E[2]                                                                                                                                                       | usp_rf_data_converter_0_ex_i/rst_s_axi_aclk_57M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                            |               20 |             32 |         1.60 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/ex_design/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/E[8]                                                                                                                                                       | usp_rf_data_converter_0_ex_i/rst_s_axi_aclk_57M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                            |               24 |             32 |         1.33 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/ex_design/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/E[1]                                                                                                                                                       | usp_rf_data_converter_0_ex_i/rst_s_axi_aclk_57M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                            |               19 |             32 |         1.68 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/ex_design/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/E[6]                                                                                                                                                       | usp_rf_data_converter_0_ex_i/rst_s_axi_aclk_57M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                            |               25 |             32 |         1.28 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/ex_design/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/E[0]                                                                                                                                                       | usp_rf_data_converter_0_ex_i/rst_s_axi_aclk_57M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                            |               19 |             32 |         1.68 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/clocking_block/clk_wiz_dac0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[5]_3[0]                                                                                                                     | usp_rf_data_converter_0_ex_i/clocking_block/clk_wiz_dac0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                          |               20 |             32 |         1.60 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/clocking_block/clk_wiz_dac0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[6]_5[0]                                                                                                                     | usp_rf_data_converter_0_ex_i/clocking_block/clk_wiz_dac0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                          |               23 |             32 |         1.39 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/clocking_block/clk_wiz_dac0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[3]_0[0]                                                                                                                     | usp_rf_data_converter_0_ex_i/clocking_block/clk_wiz_dac0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                          |               22 |             32 |         1.45 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/ex_design/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/E[5]                                                                                                                                                       | usp_rf_data_converter_0_ex_i/rst_s_axi_aclk_57M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                            |               25 |             32 |         1.28 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/ex_design/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/E[4]                                                                                                                                                       | usp_rf_data_converter_0_ex_i/rst_s_axi_aclk_57M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                            |               25 |             32 |         1.28 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/clocking_block/clk_wiz_dac0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[3][0]                                                                                                                       | usp_rf_data_converter_0_ex_i/clocking_block/clk_wiz_dac0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                          |               23 |             32 |         1.39 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/ex_design/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank3_write[13]                                                                                                                         | usp_rf_data_converter_0_ex_i/rst_s_axi_aclk_57M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                            |               14 |             32 |         2.29 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/ex_design/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/E[10]                                                                                                                                                      | usp_rf_data_converter_0_ex_i/rst_s_axi_aclk_57M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                            |               21 |             32 |         1.52 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/clocking_block/clk_wiz_dac0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[2]_1[0]                                                                                                                     | usp_rf_data_converter_0_ex_i/clocking_block/clk_wiz_dac0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                          |               22 |             32 |         1.45 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/ex_design/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/E[11]                                                                                                                                                      | usp_rf_data_converter_0_ex_i/rst_s_axi_aclk_57M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                            |               22 |             32 |         1.45 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/clocking_block/clk_wiz_dac0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[2]_0[0]                                                                                                                     | usp_rf_data_converter_0_ex_i/clocking_block/clk_wiz_dac0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                          |                9 |             32 |         3.56 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/ex_design/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/E[7]                                                                                                                                                       | usp_rf_data_converter_0_ex_i/rst_s_axi_aclk_57M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                            |               24 |             32 |         1.33 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/clocking_block/clk_wiz_dac0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[2]_2[0]                                                                                                                     | usp_rf_data_converter_0_ex_i/clocking_block/clk_wiz_dac0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                          |               22 |             32 |         1.45 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/ex_design/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/E[15]                                                                                                                                                      | usp_rf_data_converter_0_ex_i/rst_s_axi_aclk_57M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                            |               18 |             32 |         1.78 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/ex_design/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/p_6_in                                                                                                                                                     | usp_rf_data_converter_0_ex_i/rst_s_axi_aclk_57M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                            |               10 |             32 |         3.20 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/clocking_block/clk_wiz_dac0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                          | usp_rf_data_converter_0_ex_i/clocking_block/clk_wiz_dac0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                          |               19 |             32 |         1.68 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/clocking_block/clk_wiz_dac0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[2][0]                                                                                                                       | usp_rf_data_converter_0_ex_i/clocking_block/clk_wiz_dac0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                          |               20 |             32 |         1.60 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/clocking_block/clk_wiz_dac0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[3]_2[0]                                                                                                                     | usp_rf_data_converter_0_ex_i/clocking_block/clk_wiz_dac0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                          |               21 |             32 |         1.52 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/clocking_block/clk_wiz_dac0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[3]_1[0]                                                                                                                     | usp_rf_data_converter_0_ex_i/clocking_block/clk_wiz_dac0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                          |               22 |             32 |         1.45 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_Stack_Protection.MEM_MTS_SHR_reg_0[0]                                                                                                                     | usp_rf_data_converter_0_ex_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                           |               11 |             32 |         2.91 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/ex_design/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/mem_addr_array_reg[0][3]_0[11]                                                                                                                               | usp_rf_data_converter_0_ex_i/rst_s_axi_aclk_57M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                            |               18 |             32 |         1.78 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_Stack_Protection.MEM_MTS_SLR_reg_0[0]                                                                                                                     | usp_rf_data_converter_0_ex_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                           |               10 |             32 |         3.20 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/ex_design/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/mem_addr_array_reg[0][3]_0[4]                                                                                                                                | usp_rf_data_converter_0_ex_i/rst_s_axi_aclk_57M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                            |               16 |             32 |         2.00 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/ex_design/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/mem_addr_array_reg[0][3]_0[3]                                                                                                                                | usp_rf_data_converter_0_ex_i/rst_s_axi_aclk_57M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                            |               15 |             32 |         2.13 |
|  usp_rf_data_converter_0_ex_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Dbg_Clk_0               | usp_rf_data_converter_0_ex_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Dbg_Instr_TCK                                                                                                 |                                                                                                                                                                                                                                                                                                     |                6 |             32 |         5.33 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/ex_design/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/mem_addr_array_reg[0][3]_0[8]                                                                                                                                | usp_rf_data_converter_0_ex_i/rst_s_axi_aclk_57M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                            |               19 |             32 |         1.68 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_load_esr                                                                                                                                                     | usp_rf_data_converter_0_ex_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                           |                9 |             32 |         3.56 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/ex_design/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/mem_addr_array_reg[0][3]_0[5]                                                                                                                                | usp_rf_data_converter_0_ex_i/rst_s_axi_aclk_57M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                            |               17 |             32 |         1.88 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/ex_design/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/mem_addr_array_reg[0][3]_0[10]                                                                                                                               | usp_rf_data_converter_0_ex_i/rst_s_axi_aclk_57M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                            |               17 |             32 |         1.88 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/ex_design/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/mem_addr_array_reg[0][3]_0[12]                                                                                                                               | usp_rf_data_converter_0_ex_i/rst_s_axi_aclk_57M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                            |               11 |             32 |         2.91 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/ex_design/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/mem_addr_array_reg[0][3]_0[9]                                                                                                                                | usp_rf_data_converter_0_ex_i/rst_s_axi_aclk_57M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                            |               18 |             32 |         1.78 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/ex_design/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/mem_addr_array_reg[0][3]_0[15]                                                                                                                               | usp_rf_data_converter_0_ex_i/rst_s_axi_aclk_57M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                            |               11 |             32 |         2.91 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/ex_design/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/mem_addr_array_reg[0][3]_0[14]                                                                                                                               | usp_rf_data_converter_0_ex_i/rst_s_axi_aclk_57M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                            |               12 |             32 |         2.67 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/ex_design/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank11_write[22]                                                                                                                        | usp_rf_data_converter_0_ex_i/rst_s_axi_aclk_57M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                            |               23 |             32 |         1.39 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/clocking_block/clk_wiz_adc0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                          | usp_rf_data_converter_0_ex_i/clocking_block/clk_wiz_adc0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                          |               21 |             32 |         1.52 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/ex_design/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank11_write[21]                                                                                                                        | usp_rf_data_converter_0_ex_i/rst_s_axi_aclk_57M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                            |               23 |             32 |         1.39 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/ex_design/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/mem_addr_array_reg[0][3]_0[13]                                                                                                                               | usp_rf_data_converter_0_ex_i/rst_s_axi_aclk_57M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                            |               12 |             32 |         2.67 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/clocking_block/clk_wiz_adc0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[3]_6[0]                                                                                                                     | usp_rf_data_converter_0_ex_i/clocking_block/clk_wiz_adc0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                          |               26 |             32 |         1.23 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/ex_design/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/mem_addr_array_reg[0][3]_0[6]                                                                                                                                | usp_rf_data_converter_0_ex_i/rst_s_axi_aclk_57M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                            |               18 |             32 |         1.78 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/ex_design/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/mem_addr_array_reg[0][3]_0[7]                                                                                                                                | usp_rf_data_converter_0_ex_i/rst_s_axi_aclk_57M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                            |               17 |             32 |         1.88 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/clocking_block/clk_wiz_adc0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[2][0]                                                                                                                       | usp_rf_data_converter_0_ex_i/clocking_block/clk_wiz_adc0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                          |               21 |             32 |         1.52 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/clocking_block/clk_wiz_adc0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[6]_4[0]                                                                                                                     | usp_rf_data_converter_0_ex_i/clocking_block/clk_wiz_adc0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                          |               26 |             32 |         1.23 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/ex_design/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/mem_addr_array_reg[0][3]_0[2]                                                                                                                                | usp_rf_data_converter_0_ex_i/rst_s_axi_aclk_57M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                            |               15 |             32 |         2.13 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/clocking_block/clk_wiz_adc0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[6]_2[0]                                                                                                                     | usp_rf_data_converter_0_ex_i/clocking_block/clk_wiz_adc0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                          |               23 |             32 |         1.39 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/ex_design/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/mem_addr_array_reg[0][3]_0[1]                                                                                                                                | usp_rf_data_converter_0_ex_i/rst_s_axi_aclk_57M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                            |               15 |             32 |         2.13 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/clocking_block/clk_wiz_adc0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[6]_1[0]                                                                                                                     | usp_rf_data_converter_0_ex_i/clocking_block/clk_wiz_adc0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                          |               21 |             32 |         1.52 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/clocking_block/clk_wiz_adc0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[6]_0[0]                                                                                                                     | usp_rf_data_converter_0_ex_i/clocking_block/clk_wiz_adc0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                          |               24 |             32 |         1.33 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/clocking_block/clk_wiz_adc0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[2]_0[0]                                                                                                                     | usp_rf_data_converter_0_ex_i/clocking_block/clk_wiz_adc0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                          |               10 |             32 |         3.20 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/ex_design/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/por_timer_count[0]_i_1_n_0                                                                           | usp_rf_data_converter_0_ex_i/ex_design/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/drp_arbiter_adc0/adc0_reset_i                                                                                                                                |                4 |             32 |         8.00 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/ex_design/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/mem_addr_array_reg[0][3]_0[0]                                                                                                                                | usp_rf_data_converter_0_ex_i/rst_s_axi_aclk_57M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                            |               14 |             32 |         2.29 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/clocking_block/clk_wiz_adc0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[4]_2[0]                                                                                                                     | usp_rf_data_converter_0_ex_i/clocking_block/clk_wiz_adc0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                          |               24 |             32 |         1.33 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/ex_design/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/p_6_in                                                                                                                                                       | usp_rf_data_converter_0_ex_i/rst_s_axi_aclk_57M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                            |               14 |             32 |         2.29 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/clocking_block/clk_wiz_adc0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[2]_2[0]                                                                                                                     | usp_rf_data_converter_0_ex_i/clocking_block/clk_wiz_adc0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                          |               24 |             32 |         1.33 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/clocking_block/clk_wiz_adc0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[6]_3[0]                                                                                                                     | usp_rf_data_converter_0_ex_i/clocking_block/clk_wiz_adc0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                          |               23 |             32 |         1.39 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/clocking_block/clk_wiz_adc0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[4]_1[0]                                                                                                                     | usp_rf_data_converter_0_ex_i/clocking_block/clk_wiz_adc0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                          |               24 |             32 |         1.33 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/clocking_block/clk_wiz_adc0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[3]_8[0]                                                                                                                     | usp_rf_data_converter_0_ex_i/clocking_block/clk_wiz_adc0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                          |               24 |             32 |         1.33 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/clocking_block/clk_wiz_adc0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[6]_5[0]                                                                                                                     | usp_rf_data_converter_0_ex_i/clocking_block/clk_wiz_adc0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                          |               26 |             32 |         1.23 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/ex_design/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank13_write[23]                                                                                                                        | usp_rf_data_converter_0_ex_i/rst_s_axi_aclk_57M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                            |               16 |             32 |         2.00 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/clocking_block/clk_wiz_adc0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[3]_3[0]                                                                                                                     | usp_rf_data_converter_0_ex_i/clocking_block/clk_wiz_adc0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                          |               25 |             32 |         1.28 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/clocking_block/clk_wiz_adc0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[4]_0[0]                                                                                                                     | usp_rf_data_converter_0_ex_i/clocking_block/clk_wiz_adc0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                          |               17 |             32 |         1.88 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/clocking_block/clk_wiz_dac0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[6]_1[0]                                                                                                                     | usp_rf_data_converter_0_ex_i/clocking_block/clk_wiz_dac0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                          |               19 |             32 |         1.68 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/ex_design/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank13_write[19]                                                                                                                        | usp_rf_data_converter_0_ex_i/rst_s_axi_aclk_57M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                            |               14 |             32 |         2.29 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/clocking_block/clk_wiz_dac0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[6]_6[0]                                                                                                                     | usp_rf_data_converter_0_ex_i/clocking_block/clk_wiz_dac0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                          |               19 |             32 |         1.68 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                         |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0                                                                                                                                                                                                                |                6 |             32 |         5.33 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/ex_design/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank13_write[20]                                                                                                                        | usp_rf_data_converter_0_ex_i/rst_s_axi_aclk_57M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                            |               14 |             32 |         2.29 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/clocking_block/clk_wiz_dac0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[3]_8[0]                                                                                                                     | usp_rf_data_converter_0_ex_i/clocking_block/clk_wiz_dac0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                          |               23 |             32 |         1.39 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/clocking_block/clk_wiz_adc0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[6]_6[0]                                                                                                                     | usp_rf_data_converter_0_ex_i/clocking_block/clk_wiz_adc0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                          |               22 |             32 |         1.45 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/clocking_block/clk_wiz_adc0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[5]_0[0]                                                                                                                     | usp_rf_data_converter_0_ex_i/clocking_block/clk_wiz_adc0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                          |               21 |             32 |         1.52 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/clocking_block/clk_wiz_dac0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[3]_6[0]                                                                                                                     | usp_rf_data_converter_0_ex_i/clocking_block/clk_wiz_dac0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                          |               20 |             32 |         1.60 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/clocking_block/clk_wiz_dac0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[5]_4[0]                                                                                                                     | usp_rf_data_converter_0_ex_i/clocking_block/clk_wiz_dac0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                          |               10 |             32 |         3.20 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/clocking_block/clk_wiz_dac0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[3]_7[0]                                                                                                                     | usp_rf_data_converter_0_ex_i/clocking_block/clk_wiz_dac0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                          |               22 |             32 |         1.45 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/clocking_block/clk_wiz_dac0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[4]_0[0]                                                                                                                     | usp_rf_data_converter_0_ex_i/clocking_block/clk_wiz_dac0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                          |               18 |             32 |         1.78 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/clocking_block/clk_wiz_adc0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[3]_2[0]                                                                                                                     | usp_rf_data_converter_0_ex_i/clocking_block/clk_wiz_adc0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                          |               22 |             32 |         1.45 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/clocking_block/clk_wiz_dac0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[6]_2[0]                                                                                                                     | usp_rf_data_converter_0_ex_i/clocking_block/clk_wiz_dac0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                          |               20 |             32 |         1.60 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/clocking_block/clk_wiz_adc0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[5][0]                                                                                                                       | usp_rf_data_converter_0_ex_i/clocking_block/clk_wiz_adc0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                          |               19 |             32 |         1.68 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/ex_design/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/E[13]                                                                                                                                                      | usp_rf_data_converter_0_ex_i/rst_s_axi_aclk_57M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                            |               19 |             32 |         1.68 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/clocking_block/clk_wiz_adc0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[5]_2[0]                                                                                                                     | usp_rf_data_converter_0_ex_i/clocking_block/clk_wiz_adc0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                          |               26 |             32 |         1.23 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/clocking_block/clk_wiz_adc0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[5]_4[0]                                                                                                                     | usp_rf_data_converter_0_ex_i/clocking_block/clk_wiz_adc0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                          |               12 |             32 |         2.67 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/clocking_block/clk_wiz_adc0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[5]_3[0]                                                                                                                     | usp_rf_data_converter_0_ex_i/clocking_block/clk_wiz_adc0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                          |               22 |             32 |         1.45 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/ex_design/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[15]_8[0]                                                                                                                      |                                                                                                                                                                                                                                                                                                     |               18 |             32 |         1.78 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/clocking_block/clk_wiz_adc0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[3]_7[0]                                                                                                                     | usp_rf_data_converter_0_ex_i/clocking_block/clk_wiz_adc0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                          |               23 |             32 |         1.39 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/clocking_block/clk_wiz_dac0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[6]_4[0]                                                                                                                     | usp_rf_data_converter_0_ex_i/clocking_block/clk_wiz_dac0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                          |               27 |             32 |         1.19 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_1_n_0                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                                                                                 |                6 |             32 |         5.33 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/ex_design/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank1_write[13]                                                                                                                         | usp_rf_data_converter_0_ex_i/rst_s_axi_aclk_57M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                            |               20 |             32 |         1.60 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/clocking_block/clk_wiz_adc0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[3]_4[0]                                                                                                                     | usp_rf_data_converter_0_ex_i/clocking_block/clk_wiz_adc0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                          |               25 |             32 |         1.28 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/clocking_block/clk_wiz_adc0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[3]_0[0]                                                                                                                     | usp_rf_data_converter_0_ex_i/clocking_block/clk_wiz_adc0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                          |               29 |             32 |         1.10 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/ex_design/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/m_aruser                                                                                                          | usp_rf_data_converter_0_ex_i/ex_design/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                          |               11 |             33 |         3.00 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/clocking_block/clk_wiz_adc0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                           | usp_rf_data_converter_0_ex_i/clocking_block/clk_wiz_adc0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                              |               12 |             33 |         2.75 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/clocking_block/clk_wiz_dac0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                           | usp_rf_data_converter_0_ex_i/clocking_block/clk_wiz_dac0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                              |               15 |             33 |         2.20 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/ex_design/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/s_axi_rdata_i                                                                                                                                     | usp_rf_data_converter_0_ex_i/rst_s_axi_aclk_57M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                            |                7 |             33 |         4.71 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/mdm_1/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                      | usp_rf_data_converter_0_ex_i/mdm_1/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                           |               12 |             33 |         2.75 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[1]_i_1_n_0                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                                                                                 |                5 |             34 |         6.80 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/ex_design/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_minimal_area.inst_arbiter/s_sc_valid                                                                         |                                                                                                                                                                                                                                                                                                     |               16 |             36 |         2.25 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/ex_design/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer[1136]_i_1_n_0                                                                                                                        |                                                                                                                                                                                                                                                                                                     |                7 |             37 |         5.29 |
|  s_axi_aclk_i                                                                                   |                                                                                                                                                                                                                                                          | usp_rf_data_converter_0_ex_i/ex_design/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/drp_arbiter_adc0/adc0_reset_i                                                                                                                                |               15 |             37 |         2.47 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/ex_design/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                                       |                                                                                                                                                                                                                                                                                                     |                7 |             37 |         5.29 |
|  s_axi_aclk_i                                                                                   |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                             |               13 |             39 |         3.00 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[7]_1                                                                                     |                                                                                                                                                                                                                                                                                                     |                5 |             40 |         8.00 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_full_fb_i_reg_0                                                                                            |                                                                                                                                                                                                                                                                                                     |                5 |             40 |         8.00 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_full_fb_i_reg                                                                                              |                                                                                                                                                                                                                                                                                                     |                5 |             40 |         8.00 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[6]_1                                                                                     |                                                                                                                                                                                                                                                                                                     |                5 |             40 |         8.00 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/ex_design/smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_rd.fifo_empty_r_reg_0[0]                  |                                                                                                                                                                                                                                                                                                     |                8 |             42 |         5.25 |
|  s_axi_aclk_i                                                                                   |                                                                                                                                                                                                                                                          | usp_rf_data_converter_0_ex_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/SR[0]                                                                                                                                                          |                9 |             42 |         4.67 |
|  s_axi_aclk_i                                                                                   |                                                                                                                                                                                                                                                          | usp_rf_data_converter_0_ex_i/ex_design/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/drp_arbiter_dac0/dac0_reset_i                                                                                                                                |               23 |             43 |         1.87 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/jtag_axi_0/inst/jtag_axi_engine_u/cmd_decode_rd_channel/axi_rd                                                                                                                                                              | usp_rf_data_converter_0_ex_i/rst_s_axi_aclk_57M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                            |               12 |             44 |         3.67 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/jtag_axi_0/inst/jtag_axi_engine_u/cmd_decode_wr_channel/axi_wr                                                                                                                                                              | usp_rf_data_converter_0_ex_i/rst_s_axi_aclk_57M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                            |               14 |             44 |         3.14 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0[0]                                                                   | usp_rf_data_converter_0_ex_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/SR[0]                                                                                                                                                          |               12 |             45 |         3.75 |
|  s_axi_aclk_i                                                                                   |                                                                                                                                                                                                                                                          | usp_rf_data_converter_0_ex_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/fifo_rst_xsdb                                                                                                                                                                                                  |               11 |             45 |         4.09 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0[0]                                                                   | usp_rf_data_converter_0_ex_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/SR[0]                                                                                                                                                          |               12 |             45 |         3.75 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/burst_count_reg[8]                                                                                 |                                                                                                                                                                                                                                                                                                     |               11 |             48 |         4.36 |
|  usp_rf_data_converter_0_ex_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Dbg_Clk_0               | usp_rf_data_converter_0_ex_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Reg_Access.dbgreg_CAPTURE_reg                                                                                                                                                   |                                                                                                                                                                                                                                                                                                     |               17 |             48 |         2.82 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_cmd_fifo_reg[0]                                                                             | usp_rf_data_converter_0_ex_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/SR[0]                                                                                                                                                          |               13 |             49 |         3.77 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_cmd_fifo_reg[0]                                                                             | usp_rf_data_converter_0_ex_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/SR[0]                                                                                                                                                          |               13 |             49 |         3.77 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                                                     | usp_rf_data_converter_0_ex_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                           |               17 |             56 |         3.29 |
|  s_axi_aclk_i                                                                                   |                                                                                                                                                                                                                                                          | usp_rf_data_converter_0_ex_i/ex_design/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/p_14_in                                                                                                                                                      |               22 |             57 |         2.59 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                         |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                     |               26 |             63 |         2.42 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/tx_fifo_dataout[63]_i_1__0_n_0                                                                                                                    |                                                                                                                                                                                                                                                                                                     |               10 |             64 |         6.40 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/xsdb_drdy_i_1_n_0                                                                                                                                 | usp_rf_data_converter_0_ex_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/fifo_rst_xsdb                                                                                                                                                                                                  |               10 |             64 |         6.40 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/sel                                                                                                                                              | usp_rf_data_converter_0_ex_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/fifo_rst_xsdb                                                                                                                                                                                                  |                8 |             64 |         8.00 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/tx_fifo_dataout                                                                                                                                  |                                                                                                                                                                                                                                                                                                     |                8 |             64 |         8.00 |
|  s_axi_aclk_i                                                                                   |                                                                                                                                                                                                                                                          | usp_rf_data_converter_0_ex_i/jtag_axi_0/inst/jtag_axi_engine_u/xsdb_rst                                                                                                                                                                                                                             |                8 |             68 |         8.50 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[42].Instr_Mux_MUXF7/if_missed_fetch_reg                                                                             |                                                                                                                                                                                                                                                                                                     |                6 |             75 |        12.50 |
|  usp_rf_data_converter_0_ex_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Dbg_Clk_0               |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                     |               20 |             84 |         4.20 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[28]_2                                                                                                                                   |                                                                                                                                                                                                                                                                                                     |                8 |            128 |        16.00 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_13                                                                                                                    | usp_rf_data_converter_0_ex_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                           |               52 |            142 |         2.73 |
|  s_axi_aclk_i                                                                                   |                                                                                                                                                                                                                                                          | usp_rf_data_converter_0_ex_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                           |               54 |            150 |         2.78 |
|  s_axi_aclk_i                                                                                   |                                                                                                                                                                                                                                                          | usp_rf_data_converter_0_ex_i/ex_design/smartconnect_0/inst/clk_map/psr_aclk/U0/interconnect_aresetn[0]                                                                                                                                                                                              |               55 |            171 |         3.11 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/clocking_block/clk_wiz_dac0/inst/CLK_CORE_DRP_I/SEN                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                     |               60 |            191 |         3.18 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/clocking_block/clk_wiz_adc0/inst/CLK_CORE_DRP_I/SEN                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                     |               65 |            191 |         2.94 |
|  s_axi_aclk_i                                                                                   | usp_rf_data_converter_0_ex_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[7].OF_Piperun_Stage/MUXCY_I/lopt_10                                                                                                                   | usp_rf_data_converter_0_ex_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                           |               92 |            237 |         2.58 |
|  usp_rf_data_converter_0_ex_i/clocking_block/clk_wiz_dac0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 |                                                                                                                                                                                                                                                          | usp_rf_data_converter_0_ex_i/ex_design/dac_source_i/inst/dg_slice_00/exdes_xpm_mem_ds_i/enable_sync_r                                                                                                                                                                                               |               31 |            256 |         8.26 |
|  usp_rf_data_converter_0_ex_i/clocking_block/clk_wiz_dac0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | usp_rf_data_converter_0_ex_i/ex_design/dac_source_i/inst/dg_slice_00/exdes_xpm_mem_ds_i/enable_sync_r                                                                                                                                                    |                                                                                                                                                                                                                                                                                                     |               37 |            257 |         6.95 |
|  s_axi_aclk_i                                                                                   |                                                                                                                                                                                                                                                          | usp_rf_data_converter_0_ex_i/rst_s_axi_aclk_57M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                            |              128 |            332 |         2.59 |
|  usp_rf_data_converter_0_ex_i/clocking_block/clk_wiz_adc0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                     |               51 |            678 |        13.29 |
|  s_axi_aclk_i                                                                                   |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                     |              431 |           1575 |         3.65 |
+-------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


