{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1701175505629 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701175505631 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 28 13:45:05 2023 " "Processing started: Tue Nov 28 13:45:05 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701175505631 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701175505631 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off VoiceGame_VHDL -c Main " "Command: quartus_map --read_settings_files=on --write_settings_files=off VoiceGame_VHDL -c Main" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701175505631 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1701175505832 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1701175505832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOSII_Test/synthesis/NIOSII_Test.vhd 2 1 " "Found 2 design units, including 1 entities, in source file NIOSII_Test/synthesis/NIOSII_Test.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 NIOSII_Test-rtl " "Found design unit 1: NIOSII_Test-rtl" {  } { { "NIOSII_Test/synthesis/NIOSII_Test.vhd" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/NIOSII_Test.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701175511451 ""} { "Info" "ISGN_ENTITY_NAME" "1 NIOSII_Test " "Found entity 1: NIOSII_Test" {  } { { "NIOSII_Test/synthesis/NIOSII_Test.vhd" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/NIOSII_Test.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701175511451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701175511451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOSII_Test/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file NIOSII_Test/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "NIOSII_Test/synthesis/submodules/altera_reset_controller.v" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701175511452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701175511452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOSII_Test/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file NIOSII_Test/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "NIOSII_Test/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701175511452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701175511452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOSII_Test/synthesis/submodules/NIOSII_Test_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file NIOSII_Test/synthesis/submodules/NIOSII_Test_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSII_Test_irq_mapper " "Found entity 1: NIOSII_Test_irq_mapper" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_irq_mapper.sv" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701175511453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701175511453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSII_Test_mm_interconnect_0 " "Found entity 1: NIOSII_Test_mm_interconnect_0" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0.v" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701175511455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701175511455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSII_Test_mm_interconnect_0_avalon_st_adapter " "Found entity 1: NIOSII_Test_mm_interconnect_0_avalon_st_adapter" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0_avalon_st_adapter.v" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701175511456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701175511456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSII_Test_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: NIOSII_Test_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701175511456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701175511456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSII_Test_mm_interconnect_0_rsp_mux_001 " "Found entity 1: NIOSII_Test_mm_interconnect_0_rsp_mux_001" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0_rsp_mux_001.sv" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701175511456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701175511456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOSII_Test/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file NIOSII_Test/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "NIOSII_Test/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701175511457 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "NIOSII_Test/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701175511457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701175511457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSII_Test_mm_interconnect_0_rsp_mux " "Found entity 1: NIOSII_Test_mm_interconnect_0_rsp_mux" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0_rsp_mux.sv" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701175511458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701175511458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSII_Test_mm_interconnect_0_rsp_demux_001 " "Found entity 1: NIOSII_Test_mm_interconnect_0_rsp_demux_001" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0_rsp_demux_001.sv" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701175511458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701175511458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSII_Test_mm_interconnect_0_rsp_demux " "Found entity 1: NIOSII_Test_mm_interconnect_0_rsp_demux" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0_rsp_demux.sv" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701175511459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701175511459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSII_Test_mm_interconnect_0_cmd_mux_001 " "Found entity 1: NIOSII_Test_mm_interconnect_0_cmd_mux_001" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0_cmd_mux_001.sv" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701175511459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701175511459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSII_Test_mm_interconnect_0_cmd_mux " "Found entity 1: NIOSII_Test_mm_interconnect_0_cmd_mux" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0_cmd_mux.sv" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701175511460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701175511460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSII_Test_mm_interconnect_0_cmd_demux_001 " "Found entity 1: NIOSII_Test_mm_interconnect_0_cmd_demux_001" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0_cmd_demux_001.sv" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701175511460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701175511460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSII_Test_mm_interconnect_0_cmd_demux " "Found entity 1: NIOSII_Test_mm_interconnect_0_cmd_demux" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0_cmd_demux.sv" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701175511460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701175511460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOSII_Test/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file NIOSII_Test/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "NIOSII_Test/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701175511462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701175511462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOSII_Test/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file NIOSII_Test/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "NIOSII_Test/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701175511462 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "NIOSII_Test/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701175511462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701175511462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOSII_Test/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file NIOSII_Test/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "NIOSII_Test/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701175511463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701175511463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOSII_Test/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file NIOSII_Test/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "NIOSII_Test/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701175511464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701175511464 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel NIOSII_Test_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at NIOSII_Test_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0_router_003.sv" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1701175511464 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel NIOSII_Test_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at NIOSII_Test_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0_router_003.sv" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1701175511464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSII_Test_mm_interconnect_0_router_003_default_decode " "Found entity 1: NIOSII_Test_mm_interconnect_0_router_003_default_decode" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0_router_003.sv" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701175511465 ""} { "Info" "ISGN_ENTITY_NAME" "2 NIOSII_Test_mm_interconnect_0_router_003 " "Found entity 2: NIOSII_Test_mm_interconnect_0_router_003" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0_router_003.sv" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701175511465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701175511465 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel NIOSII_Test_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at NIOSII_Test_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0_router_002.sv" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1701175511465 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel NIOSII_Test_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at NIOSII_Test_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0_router_002.sv" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1701175511465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSII_Test_mm_interconnect_0_router_002_default_decode " "Found entity 1: NIOSII_Test_mm_interconnect_0_router_002_default_decode" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0_router_002.sv" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701175511465 ""} { "Info" "ISGN_ENTITY_NAME" "2 NIOSII_Test_mm_interconnect_0_router_002 " "Found entity 2: NIOSII_Test_mm_interconnect_0_router_002" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0_router_002.sv" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701175511465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701175511465 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel NIOSII_Test_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at NIOSII_Test_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0_router_001.sv" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1701175511466 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel NIOSII_Test_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at NIOSII_Test_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0_router_001.sv" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1701175511466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSII_Test_mm_interconnect_0_router_001_default_decode " "Found entity 1: NIOSII_Test_mm_interconnect_0_router_001_default_decode" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0_router_001.sv" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701175511466 ""} { "Info" "ISGN_ENTITY_NAME" "2 NIOSII_Test_mm_interconnect_0_router_001 " "Found entity 2: NIOSII_Test_mm_interconnect_0_router_001" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0_router_001.sv" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701175511466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701175511466 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel NIOSII_Test_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at NIOSII_Test_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0_router.sv" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1701175511466 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel NIOSII_Test_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at NIOSII_Test_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0_router.sv" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1701175511466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSII_Test_mm_interconnect_0_router_default_decode " "Found entity 1: NIOSII_Test_mm_interconnect_0_router_default_decode" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0_router.sv" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701175511467 ""} { "Info" "ISGN_ENTITY_NAME" "2 NIOSII_Test_mm_interconnect_0_router " "Found entity 2: NIOSII_Test_mm_interconnect_0_router" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0_router.sv" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701175511467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701175511467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOSII_Test/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file NIOSII_Test/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "NIOSII_Test/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701175511468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701175511468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOSII_Test/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file NIOSII_Test/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "NIOSII_Test/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701175511468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701175511468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOSII_Test/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file NIOSII_Test/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "NIOSII_Test/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701175511469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701175511469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOSII_Test/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file NIOSII_Test/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "NIOSII_Test/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701175511470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701175511470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOSII_Test/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file NIOSII_Test/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "NIOSII_Test/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701175511470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701175511470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOSII_Test/synthesis/submodules/NIOSII_Test_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file NIOSII_Test/synthesis/submodules/NIOSII_Test_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSII_Test_onchip_memory2_0 " "Found entity 1: NIOSII_Test_onchip_memory2_0" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_onchip_memory2_0.v" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701175511471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701175511471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSII_Test_nios2_gen2_0 " "Found entity 1: NIOSII_Test_nios2_gen2_0" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0.v" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701175511472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701175511472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v 27 27 " "Found 27 design units, including 27 entities, in source file NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSII_Test_nios2_gen2_0_cpu_ic_data_module " "Found entity 1: NIOSII_Test_nios2_gen2_0_cpu_ic_data_module" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701175511973 ""} { "Info" "ISGN_ENTITY_NAME" "2 NIOSII_Test_nios2_gen2_0_cpu_ic_tag_module " "Found entity 2: NIOSII_Test_nios2_gen2_0_cpu_ic_tag_module" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701175511973 ""} { "Info" "ISGN_ENTITY_NAME" "3 NIOSII_Test_nios2_gen2_0_cpu_bht_module " "Found entity 3: NIOSII_Test_nios2_gen2_0_cpu_bht_module" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701175511973 ""} { "Info" "ISGN_ENTITY_NAME" "4 NIOSII_Test_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 4: NIOSII_Test_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" 227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701175511973 ""} { "Info" "ISGN_ENTITY_NAME" "5 NIOSII_Test_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 5: NIOSII_Test_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" 293 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701175511973 ""} { "Info" "ISGN_ENTITY_NAME" "6 NIOSII_Test_nios2_gen2_0_cpu_dc_tag_module " "Found entity 6: NIOSII_Test_nios2_gen2_0_cpu_dc_tag_module" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" 359 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701175511973 ""} { "Info" "ISGN_ENTITY_NAME" "7 NIOSII_Test_nios2_gen2_0_cpu_dc_data_module " "Found entity 7: NIOSII_Test_nios2_gen2_0_cpu_dc_data_module" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" 425 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701175511973 ""} { "Info" "ISGN_ENTITY_NAME" "8 NIOSII_Test_nios2_gen2_0_cpu_dc_victim_module " "Found entity 8: NIOSII_Test_nios2_gen2_0_cpu_dc_victim_module" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" 494 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701175511973 ""} { "Info" "ISGN_ENTITY_NAME" "9 NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 9: NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" 562 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701175511973 ""} { "Info" "ISGN_ENTITY_NAME" "10 NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 10: NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" 708 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701175511973 ""} { "Info" "ISGN_ENTITY_NAME" "11 NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 11: NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" 1001 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701175511973 ""} { "Info" "ISGN_ENTITY_NAME" "12 NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 12: NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" 1262 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701175511973 ""} { "Info" "ISGN_ENTITY_NAME" "13 NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 13: NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" 1451 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701175511973 ""} { "Info" "ISGN_ENTITY_NAME" "14 NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 14: NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" 1634 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701175511973 ""} { "Info" "ISGN_ENTITY_NAME" "15 NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 15: NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" 1702 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701175511973 ""} { "Info" "ISGN_ENTITY_NAME" "16 NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 16: NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" 1784 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701175511973 ""} { "Info" "ISGN_ENTITY_NAME" "17 NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 17: NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" 1856 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701175511973 ""} { "Info" "ISGN_ENTITY_NAME" "18 NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 18: NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" 1899 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701175511973 ""} { "Info" "ISGN_ENTITY_NAME" "19 NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 19: NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" 1946 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701175511973 ""} { "Info" "ISGN_ENTITY_NAME" "20 NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 20: NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" 2432 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701175511973 ""} { "Info" "ISGN_ENTITY_NAME" "21 NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 21: NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" 2455 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701175511973 ""} { "Info" "ISGN_ENTITY_NAME" "22 NIOSII_Test_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 22: NIOSII_Test_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" 2525 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701175511973 ""} { "Info" "ISGN_ENTITY_NAME" "23 NIOSII_Test_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 23: NIOSII_Test_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" 2542 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701175511973 ""} { "Info" "ISGN_ENTITY_NAME" "24 NIOSII_Test_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 24: NIOSII_Test_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" 2635 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701175511973 ""} { "Info" "ISGN_ENTITY_NAME" "25 NIOSII_Test_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 25: NIOSII_Test_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" 2700 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701175511973 ""} { "Info" "ISGN_ENTITY_NAME" "26 NIOSII_Test_nios2_gen2_0_cpu_nios2_oci " "Found entity 26: NIOSII_Test_nios2_gen2_0_cpu_nios2_oci" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" 2881 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701175511973 ""} { "Info" "ISGN_ENTITY_NAME" "27 NIOSII_Test_nios2_gen2_0_cpu " "Found entity 27: NIOSII_Test_nios2_gen2_0_cpu" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" 3426 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701175511973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701175511973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSII_Test_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: NIOSII_Test_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701175511974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701175511974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSII_Test_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: NIOSII_Test_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701175511974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701175511974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSII_Test_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: NIOSII_Test_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701175511975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701175511975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSII_Test_nios2_gen2_0_cpu_mult_cell " "Found entity 1: NIOSII_Test_nios2_gen2_0_cpu_mult_cell" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu_mult_cell.v" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701175511975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701175511975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSII_Test_nios2_gen2_0_cpu_test_bench " "Found entity 1: NIOSII_Test_nios2_gen2_0_cpu_test_bench" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu_test_bench.v" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701175511976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701175511976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOSII_Test/synthesis/submodules/NIOSII_Test_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file NIOSII_Test/synthesis/submodules/NIOSII_Test_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSII_Test_jtag_uart_0_sim_scfifo_w " "Found entity 1: NIOSII_Test_jtag_uart_0_sim_scfifo_w" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_jtag_uart_0.v" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701175511978 ""} { "Info" "ISGN_ENTITY_NAME" "2 NIOSII_Test_jtag_uart_0_scfifo_w " "Found entity 2: NIOSII_Test_jtag_uart_0_scfifo_w" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_jtag_uart_0.v" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701175511978 ""} { "Info" "ISGN_ENTITY_NAME" "3 NIOSII_Test_jtag_uart_0_sim_scfifo_r " "Found entity 3: NIOSII_Test_jtag_uart_0_sim_scfifo_r" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_jtag_uart_0.v" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701175511978 ""} { "Info" "ISGN_ENTITY_NAME" "4 NIOSII_Test_jtag_uart_0_scfifo_r " "Found entity 4: NIOSII_Test_jtag_uart_0_scfifo_r" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_jtag_uart_0.v" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701175511978 ""} { "Info" "ISGN_ENTITY_NAME" "5 NIOSII_Test_jtag_uart_0 " "Found entity 5: NIOSII_Test_jtag_uart_0" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_jtag_uart_0.v" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701175511978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701175511978 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "NIOSII_Test " "Elaborating entity \"NIOSII_Test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1701175512038 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSII_Test_jtag_uart_0 NIOSII_Test_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"NIOSII_Test_jtag_uart_0\" for hierarchy \"NIOSII_Test_jtag_uart_0:jtag_uart_0\"" {  } { { "NIOSII_Test/synthesis/NIOSII_Test.vhd" "jtag_uart_0" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/NIOSII_Test.vhd" 247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701175512051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSII_Test_jtag_uart_0_scfifo_w NIOSII_Test_jtag_uart_0:jtag_uart_0\|NIOSII_Test_jtag_uart_0_scfifo_w:the_NIOSII_Test_jtag_uart_0_scfifo_w " "Elaborating entity \"NIOSII_Test_jtag_uart_0_scfifo_w\" for hierarchy \"NIOSII_Test_jtag_uart_0:jtag_uart_0\|NIOSII_Test_jtag_uart_0_scfifo_w:the_NIOSII_Test_jtag_uart_0_scfifo_w\"" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_jtag_uart_0.v" "the_NIOSII_Test_jtag_uart_0_scfifo_w" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_jtag_uart_0.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701175512056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo NIOSII_Test_jtag_uart_0:jtag_uart_0\|NIOSII_Test_jtag_uart_0_scfifo_w:the_NIOSII_Test_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"NIOSII_Test_jtag_uart_0:jtag_uart_0\|NIOSII_Test_jtag_uart_0_scfifo_w:the_NIOSII_Test_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_jtag_uart_0.v" "wfifo" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_jtag_uart_0.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701175512202 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NIOSII_Test_jtag_uart_0:jtag_uart_0\|NIOSII_Test_jtag_uart_0_scfifo_w:the_NIOSII_Test_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"NIOSII_Test_jtag_uart_0:jtag_uart_0\|NIOSII_Test_jtag_uart_0_scfifo_w:the_NIOSII_Test_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_jtag_uart_0.v" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_jtag_uart_0.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701175512204 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NIOSII_Test_jtag_uart_0:jtag_uart_0\|NIOSII_Test_jtag_uart_0_scfifo_w:the_NIOSII_Test_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"NIOSII_Test_jtag_uart_0:jtag_uart_0\|NIOSII_Test_jtag_uart_0_scfifo_w:the_NIOSII_Test_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701175512204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701175512204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701175512204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701175512204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701175512204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701175512204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701175512204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701175512204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701175512204 ""}  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_jtag_uart_0.v" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_jtag_uart_0.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701175512204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_jr21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_jr21 " "Found entity 1: scfifo_jr21" {  } { { "db/scfifo_jr21.tdf" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/db/scfifo_jr21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701175512226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701175512226 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_jr21 NIOSII_Test_jtag_uart_0:jtag_uart_0\|NIOSII_Test_jtag_uart_0_scfifo_w:the_NIOSII_Test_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated " "Elaborating entity \"scfifo_jr21\" for hierarchy \"NIOSII_Test_jtag_uart_0:jtag_uart_0\|NIOSII_Test_jtag_uart_0_scfifo_w:the_NIOSII_Test_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/home/jaschutte/Applications/Quartus/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701175512226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_l011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_l011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_l011 " "Found entity 1: a_dpfifo_l011" {  } { { "db/a_dpfifo_l011.tdf" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/db/a_dpfifo_l011.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701175512229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701175512229 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_l011 NIOSII_Test_jtag_uart_0:jtag_uart_0\|NIOSII_Test_jtag_uart_0_scfifo_w:the_NIOSII_Test_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo " "Elaborating entity \"a_dpfifo_l011\" for hierarchy \"NIOSII_Test_jtag_uart_0:jtag_uart_0\|NIOSII_Test_jtag_uart_0_scfifo_w:the_NIOSII_Test_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\"" {  } { { "db/scfifo_jr21.tdf" "dpfifo" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/db/scfifo_jr21.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701175512229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701175512231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701175512231 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf NIOSII_Test_jtag_uart_0:jtag_uart_0\|NIOSII_Test_jtag_uart_0_scfifo_w:the_NIOSII_Test_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"NIOSII_Test_jtag_uart_0:jtag_uart_0\|NIOSII_Test_jtag_uart_0_scfifo_w:the_NIOSII_Test_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_l011.tdf" "fifo_state" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/db/a_dpfifo_l011.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701175512232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_do7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_do7 " "Found entity 1: cntr_do7" {  } { { "db/cntr_do7.tdf" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/db/cntr_do7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701175512255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701175512255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_do7 NIOSII_Test_jtag_uart_0:jtag_uart_0\|NIOSII_Test_jtag_uart_0_scfifo_w:the_NIOSII_Test_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw " "Elaborating entity \"cntr_do7\" for hierarchy \"NIOSII_Test_jtag_uart_0:jtag_uart_0\|NIOSII_Test_jtag_uart_0_scfifo_w:the_NIOSII_Test_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701175512255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nio1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nio1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nio1 " "Found entity 1: altsyncram_nio1" {  } { { "db/altsyncram_nio1.tdf" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/db/altsyncram_nio1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701175512281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701175512281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nio1 NIOSII_Test_jtag_uart_0:jtag_uart_0\|NIOSII_Test_jtag_uart_0_scfifo_w:the_NIOSII_Test_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram " "Elaborating entity \"altsyncram_nio1\" for hierarchy \"NIOSII_Test_jtag_uart_0:jtag_uart_0\|NIOSII_Test_jtag_uart_0_scfifo_w:the_NIOSII_Test_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram\"" {  } { { "db/a_dpfifo_l011.tdf" "FIFOram" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/db/a_dpfifo_l011.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701175512282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ob " "Found entity 1: cntr_1ob" {  } { { "db/cntr_1ob.tdf" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/db/cntr_1ob.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701175512308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701175512308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ob NIOSII_Test_jtag_uart_0:jtag_uart_0\|NIOSII_Test_jtag_uart_0_scfifo_w:the_NIOSII_Test_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count " "Elaborating entity \"cntr_1ob\" for hierarchy \"NIOSII_Test_jtag_uart_0:jtag_uart_0\|NIOSII_Test_jtag_uart_0_scfifo_w:the_NIOSII_Test_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_l011.tdf" "rd_ptr_count" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/db/a_dpfifo_l011.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701175512308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSII_Test_jtag_uart_0_scfifo_r NIOSII_Test_jtag_uart_0:jtag_uart_0\|NIOSII_Test_jtag_uart_0_scfifo_r:the_NIOSII_Test_jtag_uart_0_scfifo_r " "Elaborating entity \"NIOSII_Test_jtag_uart_0_scfifo_r\" for hierarchy \"NIOSII_Test_jtag_uart_0:jtag_uart_0\|NIOSII_Test_jtag_uart_0_scfifo_r:the_NIOSII_Test_jtag_uart_0_scfifo_r\"" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_jtag_uart_0.v" "the_NIOSII_Test_jtag_uart_0_scfifo_r" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_jtag_uart_0.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701175512312 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic NIOSII_Test_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:NIOSII_Test_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"NIOSII_Test_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:NIOSII_Test_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_jtag_uart_0.v" "NIOSII_Test_jtag_uart_0_alt_jtag_atlantic" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_jtag_uart_0.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701175512473 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NIOSII_Test_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:NIOSII_Test_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"NIOSII_Test_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:NIOSII_Test_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_jtag_uart_0.v" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_jtag_uart_0.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701175512494 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NIOSII_Test_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:NIOSII_Test_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"NIOSII_Test_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:NIOSII_Test_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701175512494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701175512494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701175512494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701175512494 ""}  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_jtag_uart_0.v" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_jtag_uart_0.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701175512494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter NIOSII_Test_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:NIOSII_Test_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"NIOSII_Test_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:NIOSII_Test_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "/home/jaschutte/Applications/Quartus/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701175512558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl NIOSII_Test_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:NIOSII_Test_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"NIOSII_Test_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:NIOSII_Test_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "/home/jaschutte/Applications/Quartus/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701175512625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSII_Test_nios2_gen2_0 NIOSII_Test_nios2_gen2_0:nios2_gen2_0 " "Elaborating entity \"NIOSII_Test_nios2_gen2_0\" for hierarchy \"NIOSII_Test_nios2_gen2_0:nios2_gen2_0\"" {  } { { "NIOSII_Test/synthesis/NIOSII_Test.vhd" "nios2_gen2_0" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/NIOSII_Test.vhd" 261 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701175512647 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSII_Test_nios2_gen2_0_cpu NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu " "Elaborating entity \"NIOSII_Test_nios2_gen2_0_cpu\" for hierarchy \"NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\"" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0.v" "cpu" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701175512674 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSII_Test_nios2_gen2_0_cpu_test_bench NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_test_bench:the_NIOSII_Test_nios2_gen2_0_cpu_test_bench " "Elaborating entity \"NIOSII_Test_nios2_gen2_0_cpu_test_bench\" for hierarchy \"NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_test_bench:the_NIOSII_Test_nios2_gen2_0_cpu_test_bench\"" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" "the_NIOSII_Test_nios2_gen2_0_cpu_test_bench" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" 5972 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701175512941 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSII_Test_nios2_gen2_0_cpu_ic_data_module NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_ic_data_module:NIOSII_Test_nios2_gen2_0_cpu_ic_data " "Elaborating entity \"NIOSII_Test_nios2_gen2_0_cpu_ic_data_module\" for hierarchy \"NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_ic_data_module:NIOSII_Test_nios2_gen2_0_cpu_ic_data\"" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" "NIOSII_Test_nios2_gen2_0_cpu_ic_data" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" 6974 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701175512971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_ic_data_module:NIOSII_Test_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_ic_data_module:NIOSII_Test_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701175512997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cjd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_cjd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cjd1 " "Found entity 1: altsyncram_cjd1" {  } { { "db/altsyncram_cjd1.tdf" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/db/altsyncram_cjd1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701175513026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701175513026 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_cjd1 NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_ic_data_module:NIOSII_Test_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated " "Elaborating entity \"altsyncram_cjd1\" for hierarchy \"NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_ic_data_module:NIOSII_Test_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/jaschutte/Applications/Quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701175513027 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSII_Test_nios2_gen2_0_cpu_ic_tag_module NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_ic_tag_module:NIOSII_Test_nios2_gen2_0_cpu_ic_tag " "Elaborating entity \"NIOSII_Test_nios2_gen2_0_cpu_ic_tag_module\" for hierarchy \"NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_ic_tag_module:NIOSII_Test_nios2_gen2_0_cpu_ic_tag\"" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" "NIOSII_Test_nios2_gen2_0_cpu_ic_tag" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" 7040 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701175513056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_ic_tag_module:NIOSII_Test_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_ic_tag_module:NIOSII_Test_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701175513069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fad1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fad1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fad1 " "Found entity 1: altsyncram_fad1" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/db/altsyncram_fad1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701175513098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701175513098 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_fad1 NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_ic_tag_module:NIOSII_Test_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_fad1:auto_generated " "Elaborating entity \"altsyncram_fad1\" for hierarchy \"NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_ic_tag_module:NIOSII_Test_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_fad1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/jaschutte/Applications/Quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701175513099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSII_Test_nios2_gen2_0_cpu_bht_module NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_bht_module:NIOSII_Test_nios2_gen2_0_cpu_bht " "Elaborating entity \"NIOSII_Test_nios2_gen2_0_cpu_bht_module\" for hierarchy \"NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_bht_module:NIOSII_Test_nios2_gen2_0_cpu_bht\"" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" "NIOSII_Test_nios2_gen2_0_cpu_bht" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" 7238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701175513123 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_bht_module:NIOSII_Test_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_bht_module:NIOSII_Test_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram\"" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701175513131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_97d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_97d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_97d1 " "Found entity 1: altsyncram_97d1" {  } { { "db/altsyncram_97d1.tdf" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/db/altsyncram_97d1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701175513160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701175513160 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_97d1 NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_bht_module:NIOSII_Test_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_97d1:auto_generated " "Elaborating entity \"altsyncram_97d1\" for hierarchy \"NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_bht_module:NIOSII_Test_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_97d1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/jaschutte/Applications/Quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701175513161 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSII_Test_nios2_gen2_0_cpu_register_bank_a_module NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_register_bank_a_module:NIOSII_Test_nios2_gen2_0_cpu_register_bank_a " "Elaborating entity \"NIOSII_Test_nios2_gen2_0_cpu_register_bank_a_module\" for hierarchy \"NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_register_bank_a_module:NIOSII_Test_nios2_gen2_0_cpu_register_bank_a\"" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" "NIOSII_Test_nios2_gen2_0_cpu_register_bank_a" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" 8195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701175513183 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_register_bank_a_module:NIOSII_Test_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_register_bank_a_module:NIOSII_Test_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701175513200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fic1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fic1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fic1 " "Found entity 1: altsyncram_fic1" {  } { { "db/altsyncram_fic1.tdf" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/db/altsyncram_fic1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701175513230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701175513230 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_fic1 NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_register_bank_a_module:NIOSII_Test_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_fic1:auto_generated " "Elaborating entity \"altsyncram_fic1\" for hierarchy \"NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_register_bank_a_module:NIOSII_Test_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_fic1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/jaschutte/Applications/Quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701175513230 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSII_Test_nios2_gen2_0_cpu_register_bank_b_module NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_register_bank_b_module:NIOSII_Test_nios2_gen2_0_cpu_register_bank_b " "Elaborating entity \"NIOSII_Test_nios2_gen2_0_cpu_register_bank_b_module\" for hierarchy \"NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_register_bank_b_module:NIOSII_Test_nios2_gen2_0_cpu_register_bank_b\"" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" "NIOSII_Test_nios2_gen2_0_cpu_register_bank_b" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" 8213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701175513258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSII_Test_nios2_gen2_0_cpu_mult_cell NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_mult_cell:the_NIOSII_Test_nios2_gen2_0_cpu_mult_cell " "Elaborating entity \"NIOSII_Test_nios2_gen2_0_cpu_mult_cell\" for hierarchy \"NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_mult_cell:the_NIOSII_Test_nios2_gen2_0_cpu_mult_cell\"" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" "the_NIOSII_Test_nios2_gen2_0_cpu_mult_cell" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" 8798 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701175513266 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_mult_cell:the_NIOSII_Test_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1 " "Elaborating entity \"altera_mult_add\" for hierarchy \"NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_mult_cell:the_NIOSII_Test_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\"" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu_mult_cell.v" "the_altmult_add_p1" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu_mult_cell.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701175513277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_vkp2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_vkp2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_vkp2 " "Found entity 1: altera_mult_add_vkp2" {  } { { "db/altera_mult_add_vkp2.v" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/db/altera_mult_add_vkp2.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701175513305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701175513305 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_vkp2 NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_mult_cell:the_NIOSII_Test_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated " "Elaborating entity \"altera_mult_add_vkp2\" for hierarchy \"NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_mult_cell:the_NIOSII_Test_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "/home/jaschutte/Applications/Quartus/quartus/libraries/megafunctions/altera_mult_add.tdf" 454 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701175513306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_mult_cell:the_NIOSII_Test_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_mult_cell:the_NIOSII_Test_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_vkp2.v" "altera_mult_add_rtl1" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/db/altera_mult_add_vkp2.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701175513324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_mult_cell:the_NIOSII_Test_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_mult_cell:the_NIOSII_Test_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\"" {  } { { "altera_mult_add_rtl.v" "signa_reg_block" { Text "/home/jaschutte/Applications/Quartus/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 907 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701175513359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_mult_cell:the_NIOSII_Test_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_mult_cell:the_NIOSII_Test_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\"" {  } { { "altera_mult_add_rtl.v" "dataa_split" { Text "/home/jaschutte/Applications/Quartus/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1023 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701175513363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_mult_cell:the_NIOSII_Test_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_mult_cell:the_NIOSII_Test_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "/home/jaschutte/Applications/Quartus/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701175513370 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_mult_cell:the_NIOSII_Test_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_mult_cell:the_NIOSII_Test_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "/home/jaschutte/Applications/Quartus/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701175513376 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_mult_cell:the_NIOSII_Test_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_mult_cell:the_NIOSII_Test_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\"" {  } { { "altera_mult_add_rtl.v" "datac_split" { Text "/home/jaschutte/Applications/Quartus/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701175513391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_mult_cell:the_NIOSII_Test_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_mult_cell:the_NIOSII_Test_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "/home/jaschutte/Applications/Quartus/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701175513398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_mult_cell:the_NIOSII_Test_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_mult_cell:the_NIOSII_Test_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "/home/jaschutte/Applications/Quartus/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701175513404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_preadder_function NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_mult_cell:the_NIOSII_Test_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block " "Elaborating entity \"ama_preadder_function\" for hierarchy \"NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_mult_cell:the_NIOSII_Test_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\"" {  } { { "altera_mult_add_rtl.v" "preadder_block" { Text "/home/jaschutte/Applications/Quartus/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701175513410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_mult_cell:the_NIOSII_Test_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 " "Elaborating entity \"ama_adder_function\" for hierarchy \"NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_mult_cell:the_NIOSII_Test_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\"" {  } { { "altera_mult_add_rtl.v" "preadder_adder_0" { Text "/home/jaschutte/Applications/Quartus/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701175513417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_mult_cell:the_NIOSII_Test_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_mult_cell:the_NIOSII_Test_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "/home/jaschutte/Applications/Quartus/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701175513423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_mult_cell:the_NIOSII_Test_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_mult_cell:the_NIOSII_Test_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "/home/jaschutte/Applications/Quartus/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701175513428 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_multiplier_function NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_mult_cell:the_NIOSII_Test_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block " "Elaborating entity \"ama_multiplier_function\" for hierarchy \"NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_mult_cell:the_NIOSII_Test_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\"" {  } { { "altera_mult_add_rtl.v" "multiplier_block" { Text "/home/jaschutte/Applications/Quartus/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701175513466 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_mult_cell:the_NIOSII_Test_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_mult_cell:the_NIOSII_Test_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_0" { Text "/home/jaschutte/Applications/Quartus/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3060 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701175513483 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_mult_cell:the_NIOSII_Test_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1 " "Elaborating entity \"ama_register_function\" for hierarchy \"NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_mult_cell:the_NIOSII_Test_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_1" { Text "/home/jaschutte/Applications/Quartus/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701175513488 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_mult_cell:the_NIOSII_Test_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block " "Elaborating entity \"ama_adder_function\" for hierarchy \"NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_mult_cell:the_NIOSII_Test_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\"" {  } { { "altera_mult_add_rtl.v" "final_adder_block" { Text "/home/jaschutte/Applications/Quartus/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701175513493 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_mult_cell:the_NIOSII_Test_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_mult_cell:the_NIOSII_Test_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "/home/jaschutte/Applications/Quartus/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701175513501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_mult_cell:the_NIOSII_Test_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_mult_cell:the_NIOSII_Test_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "/home/jaschutte/Applications/Quartus/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701175513506 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_mult_cell:the_NIOSII_Test_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_mult_cell:the_NIOSII_Test_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\"" {  } { { "altera_mult_add_rtl.v" "output_reg_block" { Text "/home/jaschutte/Applications/Quartus/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1490 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701175513512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSII_Test_nios2_gen2_0_cpu_dc_tag_module NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_dc_tag_module:NIOSII_Test_nios2_gen2_0_cpu_dc_tag " "Elaborating entity \"NIOSII_Test_nios2_gen2_0_cpu_dc_tag_module\" for hierarchy \"NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_dc_tag_module:NIOSII_Test_nios2_gen2_0_cpu_dc_tag\"" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" "NIOSII_Test_nios2_gen2_0_cpu_dc_tag" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" 9220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701175513738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_dc_tag_module:NIOSII_Test_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_dc_tag_module:NIOSII_Test_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram\"" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" 396 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701175513750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nic1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nic1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nic1 " "Found entity 1: altsyncram_nic1" {  } { { "db/altsyncram_nic1.tdf" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/db/altsyncram_nic1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701175513780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701175513780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nic1 NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_dc_tag_module:NIOSII_Test_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_nic1:auto_generated " "Elaborating entity \"altsyncram_nic1\" for hierarchy \"NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_dc_tag_module:NIOSII_Test_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_nic1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/jaschutte/Applications/Quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701175513780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSII_Test_nios2_gen2_0_cpu_dc_data_module NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_dc_data_module:NIOSII_Test_nios2_gen2_0_cpu_dc_data " "Elaborating entity \"NIOSII_Test_nios2_gen2_0_cpu_dc_data_module\" for hierarchy \"NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_dc_data_module:NIOSII_Test_nios2_gen2_0_cpu_dc_data\"" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" "NIOSII_Test_nios2_gen2_0_cpu_dc_data" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" 9286 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701175513804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_dc_data_module:NIOSII_Test_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_dc_data_module:NIOSII_Test_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram\"" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" 465 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701175513822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kdf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_kdf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kdf1 " "Found entity 1: altsyncram_kdf1" {  } { { "db/altsyncram_kdf1.tdf" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/db/altsyncram_kdf1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701175513854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701175513854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_kdf1 NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_dc_data_module:NIOSII_Test_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_kdf1:auto_generated " "Elaborating entity \"altsyncram_kdf1\" for hierarchy \"NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_dc_data_module:NIOSII_Test_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_kdf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/jaschutte/Applications/Quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701175513855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSII_Test_nios2_gen2_0_cpu_dc_victim_module NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_dc_victim_module:NIOSII_Test_nios2_gen2_0_cpu_dc_victim " "Elaborating entity \"NIOSII_Test_nios2_gen2_0_cpu_dc_victim_module\" for hierarchy \"NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_dc_victim_module:NIOSII_Test_nios2_gen2_0_cpu_dc_victim\"" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" "NIOSII_Test_nios2_gen2_0_cpu_dc_victim" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" 9398 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701175513886 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_dc_victim_module:NIOSII_Test_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_dc_victim_module:NIOSII_Test_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram\"" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" 534 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701175513903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r3d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r3d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r3d1 " "Found entity 1: altsyncram_r3d1" {  } { { "db/altsyncram_r3d1.tdf" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/db/altsyncram_r3d1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701175513934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701175513934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_r3d1 NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_dc_victim_module:NIOSII_Test_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_r3d1:auto_generated " "Elaborating entity \"altsyncram_r3d1\" for hierarchy \"NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_dc_victim_module:NIOSII_Test_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_r3d1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/jaschutte/Applications/Quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701175513934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSII_Test_nios2_gen2_0_cpu_nios2_oci NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_nios2_oci:the_NIOSII_Test_nios2_gen2_0_cpu_nios2_oci " "Elaborating entity \"NIOSII_Test_nios2_gen2_0_cpu_nios2_oci\" for hierarchy \"NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_nios2_oci:the_NIOSII_Test_nios2_gen2_0_cpu_nios2_oci\"" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" "the_NIOSII_Test_nios2_gen2_0_cpu_nios2_oci" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" 10151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701175513962 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_debug NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_nios2_oci:the_NIOSII_Test_nios2_gen2_0_cpu_nios2_oci\|NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_debug:the_NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_debug " "Elaborating entity \"NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_debug\" for hierarchy \"NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_nios2_oci:the_NIOSII_Test_nios2_gen2_0_cpu_nios2_oci\|NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_debug:the_NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_debug\"" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" "the_NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_debug" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" 3098 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701175513998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_nios2_oci:the_NIOSII_Test_nios2_gen2_0_cpu_nios2_oci\|NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_debug:the_NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_nios2_oci:the_NIOSII_Test_nios2_gen2_0_cpu_nios2_oci\|NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_debug:the_NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" "the_altera_std_synchronizer" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" 632 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701175514006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_break NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_nios2_oci:the_NIOSII_Test_nios2_gen2_0_cpu_nios2_oci\|NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_break:the_NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_break " "Elaborating entity \"NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_break\" for hierarchy \"NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_nios2_oci:the_NIOSII_Test_nios2_gen2_0_cpu_nios2_oci\|NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_break:the_NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_break\"" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" "the_NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_break" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" 3128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701175514027 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_xbrk NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_nios2_oci:the_NIOSII_Test_nios2_gen2_0_cpu_nios2_oci\|NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_xbrk:the_NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_xbrk " "Elaborating entity \"NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_xbrk\" for hierarchy \"NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_nios2_oci:the_NIOSII_Test_nios2_gen2_0_cpu_nios2_oci\|NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_xbrk:the_NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_xbrk\"" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" "the_NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_xbrk" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" 3151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701175514083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_dbrk NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_nios2_oci:the_NIOSII_Test_nios2_gen2_0_cpu_nios2_oci\|NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_dbrk:the_NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_dbrk " "Elaborating entity \"NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_dbrk\" for hierarchy \"NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_nios2_oci:the_NIOSII_Test_nios2_gen2_0_cpu_nios2_oci\|NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_dbrk:the_NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_dbrk\"" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" "the_NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_dbrk" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" 3178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701175514104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_itrace NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_nios2_oci:the_NIOSII_Test_nios2_gen2_0_cpu_nios2_oci\|NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_itrace:the_NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_itrace " "Elaborating entity \"NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_itrace\" for hierarchy \"NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_nios2_oci:the_NIOSII_Test_nios2_gen2_0_cpu_nios2_oci\|NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_itrace:the_NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_itrace\"" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" "the_NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" 3216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701175514126 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_dtrace NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_nios2_oci:the_NIOSII_Test_nios2_gen2_0_cpu_nios2_oci\|NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_dtrace:the_NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_dtrace " "Elaborating entity \"NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_dtrace\" for hierarchy \"NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_nios2_oci:the_NIOSII_Test_nios2_gen2_0_cpu_nios2_oci\|NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_dtrace:the_NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_dtrace\"" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" "the_NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_dtrace" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" 3231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701175514147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_td_mode NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_nios2_oci:the_NIOSII_Test_nios2_gen2_0_cpu_nios2_oci\|NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_dtrace:the_NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_dtrace\|NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_td_mode:NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_td_mode\" for hierarchy \"NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_nios2_oci:the_NIOSII_Test_nios2_gen2_0_cpu_nios2_oci\|NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_dtrace:the_NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_dtrace\|NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_td_mode:NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" "NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" 1752 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701175514208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_fifo NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_nios2_oci:the_NIOSII_Test_nios2_gen2_0_cpu_nios2_oci\|NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_fifo:the_NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_fifo " "Elaborating entity \"NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_fifo\" for hierarchy \"NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_nios2_oci:the_NIOSII_Test_nios2_gen2_0_cpu_nios2_oci\|NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_fifo:the_NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_fifo\"" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" "the_NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_fifo" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" 3246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701175514228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_nios2_oci:the_NIOSII_Test_nios2_gen2_0_cpu_nios2_oci\|NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_fifo:the_NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_fifo\|NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_nios2_oci:the_NIOSII_Test_nios2_gen2_0_cpu_nios2_oci\|NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_fifo:the_NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_fifo\|NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" "the_NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" 2065 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701175514266 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_nios2_oci:the_NIOSII_Test_nios2_gen2_0_cpu_nios2_oci\|NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_fifo:the_NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_fifo\|NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_nios2_oci:the_NIOSII_Test_nios2_gen2_0_cpu_nios2_oci\|NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_fifo:the_NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_fifo\|NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" "the_NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" 2074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701175514287 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_nios2_oci:the_NIOSII_Test_nios2_gen2_0_cpu_nios2_oci\|NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_fifo:the_NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_fifo\|NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_nios2_oci:the_NIOSII_Test_nios2_gen2_0_cpu_nios2_oci\|NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_fifo:the_NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_fifo\|NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" "the_NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" 2083 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701175514307 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_pib NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_nios2_oci:the_NIOSII_Test_nios2_gen2_0_cpu_nios2_oci\|NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_pib:the_NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_pib " "Elaborating entity \"NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_pib\" for hierarchy \"NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_nios2_oci:the_NIOSII_Test_nios2_gen2_0_cpu_nios2_oci\|NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_pib:the_NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_pib\"" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" "the_NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_pib" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" 3251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701175514327 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_im NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_nios2_oci:the_NIOSII_Test_nios2_gen2_0_cpu_nios2_oci\|NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_im:the_NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_im " "Elaborating entity \"NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_im\" for hierarchy \"NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_nios2_oci:the_NIOSII_Test_nios2_gen2_0_cpu_nios2_oci\|NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_im:the_NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_im\"" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" "the_NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_im" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" 3265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701175514346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSII_Test_nios2_gen2_0_cpu_nios2_avalon_reg NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_nios2_oci:the_NIOSII_Test_nios2_gen2_0_cpu_nios2_oci\|NIOSII_Test_nios2_gen2_0_cpu_nios2_avalon_reg:the_NIOSII_Test_nios2_gen2_0_cpu_nios2_avalon_reg " "Elaborating entity \"NIOSII_Test_nios2_gen2_0_cpu_nios2_avalon_reg\" for hierarchy \"NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_nios2_oci:the_NIOSII_Test_nios2_gen2_0_cpu_nios2_oci\|NIOSII_Test_nios2_gen2_0_cpu_nios2_avalon_reg:the_NIOSII_Test_nios2_gen2_0_cpu_nios2_avalon_reg\"" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" "the_NIOSII_Test_nios2_gen2_0_cpu_nios2_avalon_reg" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" 3284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701175514372 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSII_Test_nios2_gen2_0_cpu_nios2_ocimem NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_nios2_oci:the_NIOSII_Test_nios2_gen2_0_cpu_nios2_oci\|NIOSII_Test_nios2_gen2_0_cpu_nios2_ocimem:the_NIOSII_Test_nios2_gen2_0_cpu_nios2_ocimem " "Elaborating entity \"NIOSII_Test_nios2_gen2_0_cpu_nios2_ocimem\" for hierarchy \"NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_nios2_oci:the_NIOSII_Test_nios2_gen2_0_cpu_nios2_oci\|NIOSII_Test_nios2_gen2_0_cpu_nios2_ocimem:the_NIOSII_Test_nios2_gen2_0_cpu_nios2_ocimem\"" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" "the_NIOSII_Test_nios2_gen2_0_cpu_nios2_ocimem" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" 3304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701175514397 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSII_Test_nios2_gen2_0_cpu_ociram_sp_ram_module NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_nios2_oci:the_NIOSII_Test_nios2_gen2_0_cpu_nios2_oci\|NIOSII_Test_nios2_gen2_0_cpu_nios2_ocimem:the_NIOSII_Test_nios2_gen2_0_cpu_nios2_ocimem\|NIOSII_Test_nios2_gen2_0_cpu_ociram_sp_ram_module:NIOSII_Test_nios2_gen2_0_cpu_ociram_sp_ram " "Elaborating entity \"NIOSII_Test_nios2_gen2_0_cpu_ociram_sp_ram_module\" for hierarchy \"NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_nios2_oci:the_NIOSII_Test_nios2_gen2_0_cpu_nios2_oci\|NIOSII_Test_nios2_gen2_0_cpu_nios2_ocimem:the_NIOSII_Test_nios2_gen2_0_cpu_nios2_ocimem\|NIOSII_Test_nios2_gen2_0_cpu_ociram_sp_ram_module:NIOSII_Test_nios2_gen2_0_cpu_ociram_sp_ram\"" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" "NIOSII_Test_nios2_gen2_0_cpu_ociram_sp_ram" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" 2851 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701175514444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_nios2_oci:the_NIOSII_Test_nios2_gen2_0_cpu_nios2_oci\|NIOSII_Test_nios2_gen2_0_cpu_nios2_ocimem:the_NIOSII_Test_nios2_gen2_0_cpu_nios2_ocimem\|NIOSII_Test_nios2_gen2_0_cpu_ociram_sp_ram_module:NIOSII_Test_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_nios2_oci:the_NIOSII_Test_nios2_gen2_0_cpu_nios2_oci\|NIOSII_Test_nios2_gen2_0_cpu_nios2_ocimem:the_NIOSII_Test_nios2_gen2_0_cpu_nios2_ocimem\|NIOSII_Test_nios2_gen2_0_cpu_ociram_sp_ram_module:NIOSII_Test_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" 2675 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701175514461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ac71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ac71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ac71 " "Found entity 1: altsyncram_ac71" {  } { { "db/altsyncram_ac71.tdf" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/db/altsyncram_ac71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701175514492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701175514492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ac71 NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_nios2_oci:the_NIOSII_Test_nios2_gen2_0_cpu_nios2_oci\|NIOSII_Test_nios2_gen2_0_cpu_nios2_ocimem:the_NIOSII_Test_nios2_gen2_0_cpu_nios2_ocimem\|NIOSII_Test_nios2_gen2_0_cpu_ociram_sp_ram_module:NIOSII_Test_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated " "Elaborating entity \"altsyncram_ac71\" for hierarchy \"NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_nios2_oci:the_NIOSII_Test_nios2_gen2_0_cpu_nios2_oci\|NIOSII_Test_nios2_gen2_0_cpu_nios2_ocimem:the_NIOSII_Test_nios2_gen2_0_cpu_nios2_ocimem\|NIOSII_Test_nios2_gen2_0_cpu_ociram_sp_ram_module:NIOSII_Test_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/jaschutte/Applications/Quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701175514492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSII_Test_nios2_gen2_0_cpu_debug_slave_wrapper NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_nios2_oci:the_NIOSII_Test_nios2_gen2_0_cpu_nios2_oci\|NIOSII_Test_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOSII_Test_nios2_gen2_0_cpu_debug_slave_wrapper " "Elaborating entity \"NIOSII_Test_nios2_gen2_0_cpu_debug_slave_wrapper\" for hierarchy \"NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_nios2_oci:the_NIOSII_Test_nios2_gen2_0_cpu_nios2_oci\|NIOSII_Test_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOSII_Test_nios2_gen2_0_cpu_debug_slave_wrapper\"" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" "the_NIOSII_Test_nios2_gen2_0_cpu_debug_slave_wrapper" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" 3406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701175514502 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSII_Test_nios2_gen2_0_cpu_debug_slave_tck NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_nios2_oci:the_NIOSII_Test_nios2_gen2_0_cpu_nios2_oci\|NIOSII_Test_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOSII_Test_nios2_gen2_0_cpu_debug_slave_wrapper\|NIOSII_Test_nios2_gen2_0_cpu_debug_slave_tck:the_NIOSII_Test_nios2_gen2_0_cpu_debug_slave_tck " "Elaborating entity \"NIOSII_Test_nios2_gen2_0_cpu_debug_slave_tck\" for hierarchy \"NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_nios2_oci:the_NIOSII_Test_nios2_gen2_0_cpu_nios2_oci\|NIOSII_Test_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOSII_Test_nios2_gen2_0_cpu_debug_slave_wrapper\|NIOSII_Test_nios2_gen2_0_cpu_debug_slave_tck:the_NIOSII_Test_nios2_gen2_0_cpu_debug_slave_tck\"" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_NIOSII_Test_nios2_gen2_0_cpu_debug_slave_tck" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701175514506 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSII_Test_nios2_gen2_0_cpu_debug_slave_sysclk NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_nios2_oci:the_NIOSII_Test_nios2_gen2_0_cpu_nios2_oci\|NIOSII_Test_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOSII_Test_nios2_gen2_0_cpu_debug_slave_wrapper\|NIOSII_Test_nios2_gen2_0_cpu_debug_slave_sysclk:the_NIOSII_Test_nios2_gen2_0_cpu_debug_slave_sysclk " "Elaborating entity \"NIOSII_Test_nios2_gen2_0_cpu_debug_slave_sysclk\" for hierarchy \"NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_nios2_oci:the_NIOSII_Test_nios2_gen2_0_cpu_nios2_oci\|NIOSII_Test_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOSII_Test_nios2_gen2_0_cpu_debug_slave_wrapper\|NIOSII_Test_nios2_gen2_0_cpu_debug_slave_sysclk:the_NIOSII_Test_nios2_gen2_0_cpu_debug_slave_sysclk\"" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_NIOSII_Test_nios2_gen2_0_cpu_debug_slave_sysclk" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701175514536 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_nios2_oci:the_NIOSII_Test_nios2_gen2_0_cpu_nios2_oci\|NIOSII_Test_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOSII_Test_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:NIOSII_Test_nios2_gen2_0_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_nios2_oci:the_NIOSII_Test_nios2_gen2_0_cpu_nios2_oci\|NIOSII_Test_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOSII_Test_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:NIOSII_Test_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu_debug_slave_wrapper.v" "NIOSII_Test_nios2_gen2_0_cpu_debug_slave_phy" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701175514566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_nios2_oci:the_NIOSII_Test_nios2_gen2_0_cpu_nios2_oci\|NIOSII_Test_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOSII_Test_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:NIOSII_Test_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_nios2_oci:the_NIOSII_Test_nios2_gen2_0_cpu_nios2_oci\|NIOSII_Test_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOSII_Test_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:NIOSII_Test_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "/home/jaschutte/Applications/Quartus/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701175514569 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_nios2_oci:the_NIOSII_Test_nios2_gen2_0_cpu_nios2_oci\|NIOSII_Test_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOSII_Test_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:NIOSII_Test_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_nios2_oci:the_NIOSII_Test_nios2_gen2_0_cpu_nios2_oci\|NIOSII_Test_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOSII_Test_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:NIOSII_Test_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "/home/jaschutte/Applications/Quartus/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701175514572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_nios2_oci:the_NIOSII_Test_nios2_gen2_0_cpu_nios2_oci\|NIOSII_Test_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOSII_Test_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:NIOSII_Test_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_nios2_oci:the_NIOSII_Test_nios2_gen2_0_cpu_nios2_oci\|NIOSII_Test_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOSII_Test_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:NIOSII_Test_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "/home/jaschutte/Applications/Quartus/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701175514575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSII_Test_onchip_memory2_0 NIOSII_Test_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"NIOSII_Test_onchip_memory2_0\" for hierarchy \"NIOSII_Test_onchip_memory2_0:onchip_memory2_0\"" {  } { { "NIOSII_Test/synthesis/NIOSII_Test.vhd" "onchip_memory2_0" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/NIOSII_Test.vhd" 293 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701175514579 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram NIOSII_Test_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"NIOSII_Test_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_onchip_memory2_0.v" "the_altsyncram" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_onchip_memory2_0.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701175514789 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NIOSII_Test_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"NIOSII_Test_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_onchip_memory2_0.v" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_onchip_memory2_0.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701175514794 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NIOSII_Test_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"NIOSII_Test_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701175514794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file NIOSII_Test_onchip_memory2_0.hex " "Parameter \"init_file\" = \"NIOSII_Test_onchip_memory2_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701175514794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701175514794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 100000 " "Parameter \"maximum_depth\" = \"100000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701175514794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 100000 " "Parameter \"numwords_a\" = \"100000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701175514794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701175514794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701175514794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701175514794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701175514794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701175514794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701175514794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701175514794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 17 " "Parameter \"widthad_a\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701175514794 ""}  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_onchip_memory2_0.v" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_onchip_memory2_0.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701175514794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_boh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_boh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_boh1 " "Found entity 1: altsyncram_boh1" {  } { { "db/altsyncram_boh1.tdf" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/db/altsyncram_boh1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701175514854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701175514854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_boh1 NIOSII_Test_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_boh1:auto_generated " "Elaborating entity \"altsyncram_boh1\" for hierarchy \"NIOSII_Test_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_boh1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/jaschutte/Applications/Quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701175514855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_8ua.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_8ua.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_8ua " "Found entity 1: decode_8ua" {  } { { "db/decode_8ua.tdf" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/db/decode_8ua.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701175516820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701175516820 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_8ua NIOSII_Test_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_boh1:auto_generated\|decode_8ua:decode3 " "Elaborating entity \"decode_8ua\" for hierarchy \"NIOSII_Test_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_boh1:auto_generated\|decode_8ua:decode3\"" {  } { { "db/altsyncram_boh1.tdf" "decode3" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/db/altsyncram_boh1.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701175516820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_5qb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_5qb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_5qb " "Found entity 1: mux_5qb" {  } { { "db/mux_5qb.tdf" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/db/mux_5qb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701175516854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701175516854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_5qb NIOSII_Test_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_boh1:auto_generated\|mux_5qb:mux2 " "Elaborating entity \"mux_5qb\" for hierarchy \"NIOSII_Test_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_boh1:auto_generated\|mux_5qb:mux2\"" {  } { { "db/altsyncram_boh1.tdf" "mux2" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/db/altsyncram_boh1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701175516855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSII_Test_mm_interconnect_0 NIOSII_Test_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"NIOSII_Test_mm_interconnect_0\" for hierarchy \"NIOSII_Test_mm_interconnect_0:mm_interconnect_0\"" {  } { { "NIOSII_Test/synthesis/NIOSII_Test.vhd" "mm_interconnect_0" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/NIOSII_Test.vhd" 308 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701175516924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator NIOSII_Test_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"NIOSII_Test_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator\"" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0.v" "nios2_gen2_0_data_master_translator" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0.v" 384 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701175517005 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator NIOSII_Test_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"NIOSII_Test_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator\"" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_translator" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0.v" 444 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701175517011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator NIOSII_Test_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"NIOSII_Test_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0.v" 508 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701175517018 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator NIOSII_Test_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"NIOSII_Test_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator\"" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0.v" "nios2_gen2_0_debug_mem_slave_translator" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0.v" 572 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701175517026 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator NIOSII_Test_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"NIOSII_Test_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0.v" "onchip_memory2_0_s1_translator" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0.v" 636 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701175517033 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent NIOSII_Test_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"NIOSII_Test_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent\"" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0.v" "nios2_gen2_0_data_master_agent" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0.v" 717 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701175517040 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent NIOSII_Test_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"NIOSII_Test_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent\"" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_agent" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0.v" 798 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701175517046 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent NIOSII_Test_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"NIOSII_Test_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\"" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0.v" 882 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701175517052 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor NIOSII_Test_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"NIOSII_Test_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "NIOSII_Test/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701175517061 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo NIOSII_Test_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"NIOSII_Test_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0.v" 923 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701175517068 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSII_Test_mm_interconnect_0_router NIOSII_Test_mm_interconnect_0:mm_interconnect_0\|NIOSII_Test_mm_interconnect_0_router:router " "Elaborating entity \"NIOSII_Test_mm_interconnect_0_router\" for hierarchy \"NIOSII_Test_mm_interconnect_0:mm_interconnect_0\|NIOSII_Test_mm_interconnect_0_router:router\"" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0.v" "router" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0.v" 1189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701175517088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSII_Test_mm_interconnect_0_router_default_decode NIOSII_Test_mm_interconnect_0:mm_interconnect_0\|NIOSII_Test_mm_interconnect_0_router:router\|NIOSII_Test_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"NIOSII_Test_mm_interconnect_0_router_default_decode\" for hierarchy \"NIOSII_Test_mm_interconnect_0:mm_interconnect_0\|NIOSII_Test_mm_interconnect_0_router:router\|NIOSII_Test_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0_router.sv" "the_default_decode" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0_router.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701175517099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSII_Test_mm_interconnect_0_router_001 NIOSII_Test_mm_interconnect_0:mm_interconnect_0\|NIOSII_Test_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"NIOSII_Test_mm_interconnect_0_router_001\" for hierarchy \"NIOSII_Test_mm_interconnect_0:mm_interconnect_0\|NIOSII_Test_mm_interconnect_0_router_001:router_001\"" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0.v" "router_001" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0.v" 1205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701175517101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSII_Test_mm_interconnect_0_router_001_default_decode NIOSII_Test_mm_interconnect_0:mm_interconnect_0\|NIOSII_Test_mm_interconnect_0_router_001:router_001\|NIOSII_Test_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"NIOSII_Test_mm_interconnect_0_router_001_default_decode\" for hierarchy \"NIOSII_Test_mm_interconnect_0:mm_interconnect_0\|NIOSII_Test_mm_interconnect_0_router_001:router_001\|NIOSII_Test_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701175517111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSII_Test_mm_interconnect_0_router_002 NIOSII_Test_mm_interconnect_0:mm_interconnect_0\|NIOSII_Test_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"NIOSII_Test_mm_interconnect_0_router_002\" for hierarchy \"NIOSII_Test_mm_interconnect_0:mm_interconnect_0\|NIOSII_Test_mm_interconnect_0_router_002:router_002\"" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0.v" "router_002" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0.v" 1221 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701175517113 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSII_Test_mm_interconnect_0_router_002_default_decode NIOSII_Test_mm_interconnect_0:mm_interconnect_0\|NIOSII_Test_mm_interconnect_0_router_002:router_002\|NIOSII_Test_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"NIOSII_Test_mm_interconnect_0_router_002_default_decode\" for hierarchy \"NIOSII_Test_mm_interconnect_0:mm_interconnect_0\|NIOSII_Test_mm_interconnect_0_router_002:router_002\|NIOSII_Test_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701175517117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSII_Test_mm_interconnect_0_router_003 NIOSII_Test_mm_interconnect_0:mm_interconnect_0\|NIOSII_Test_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"NIOSII_Test_mm_interconnect_0_router_003\" for hierarchy \"NIOSII_Test_mm_interconnect_0:mm_interconnect_0\|NIOSII_Test_mm_interconnect_0_router_003:router_003\"" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0.v" "router_003" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0.v" 1237 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701175517118 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSII_Test_mm_interconnect_0_router_003_default_decode NIOSII_Test_mm_interconnect_0:mm_interconnect_0\|NIOSII_Test_mm_interconnect_0_router_003:router_003\|NIOSII_Test_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"NIOSII_Test_mm_interconnect_0_router_003_default_decode\" for hierarchy \"NIOSII_Test_mm_interconnect_0:mm_interconnect_0\|NIOSII_Test_mm_interconnect_0_router_003:router_003\|NIOSII_Test_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0_router_003.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701175517122 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter NIOSII_Test_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:nios2_gen2_0_data_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"NIOSII_Test_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:nios2_gen2_0_data_master_limiter\"" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0.v" "nios2_gen2_0_data_master_limiter" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0.v" 1303 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701175517125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSII_Test_mm_interconnect_0_cmd_demux NIOSII_Test_mm_interconnect_0:mm_interconnect_0\|NIOSII_Test_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"NIOSII_Test_mm_interconnect_0_cmd_demux\" for hierarchy \"NIOSII_Test_mm_interconnect_0:mm_interconnect_0\|NIOSII_Test_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0.v" "cmd_demux" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0.v" 1382 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701175517133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSII_Test_mm_interconnect_0_cmd_demux_001 NIOSII_Test_mm_interconnect_0:mm_interconnect_0\|NIOSII_Test_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"NIOSII_Test_mm_interconnect_0_cmd_demux_001\" for hierarchy \"NIOSII_Test_mm_interconnect_0:mm_interconnect_0\|NIOSII_Test_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0.v" "cmd_demux_001" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0.v" 1405 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701175517137 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSII_Test_mm_interconnect_0_cmd_mux NIOSII_Test_mm_interconnect_0:mm_interconnect_0\|NIOSII_Test_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"NIOSII_Test_mm_interconnect_0_cmd_mux\" for hierarchy \"NIOSII_Test_mm_interconnect_0:mm_interconnect_0\|NIOSII_Test_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0.v" "cmd_mux" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0.v" 1422 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701175517141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSII_Test_mm_interconnect_0_cmd_mux_001 NIOSII_Test_mm_interconnect_0:mm_interconnect_0\|NIOSII_Test_mm_interconnect_0_cmd_mux_001:cmd_mux_001 " "Elaborating entity \"NIOSII_Test_mm_interconnect_0_cmd_mux_001\" for hierarchy \"NIOSII_Test_mm_interconnect_0:mm_interconnect_0\|NIOSII_Test_mm_interconnect_0_cmd_mux_001:cmd_mux_001\"" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0.v" "cmd_mux_001" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0.v" 1445 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701175517144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator NIOSII_Test_mm_interconnect_0:mm_interconnect_0\|NIOSII_Test_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"NIOSII_Test_mm_interconnect_0:mm_interconnect_0\|NIOSII_Test_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0_cmd_mux_001.sv" "arb" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0_cmd_mux_001.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701175517151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder NIOSII_Test_mm_interconnect_0:mm_interconnect_0\|NIOSII_Test_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"NIOSII_Test_mm_interconnect_0:mm_interconnect_0\|NIOSII_Test_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "NIOSII_Test/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701175517154 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSII_Test_mm_interconnect_0_rsp_demux NIOSII_Test_mm_interconnect_0:mm_interconnect_0\|NIOSII_Test_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"NIOSII_Test_mm_interconnect_0_rsp_demux\" for hierarchy \"NIOSII_Test_mm_interconnect_0:mm_interconnect_0\|NIOSII_Test_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0.v" "rsp_demux" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0.v" 1485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701175517158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSII_Test_mm_interconnect_0_rsp_demux_001 NIOSII_Test_mm_interconnect_0:mm_interconnect_0\|NIOSII_Test_mm_interconnect_0_rsp_demux_001:rsp_demux_001 " "Elaborating entity \"NIOSII_Test_mm_interconnect_0_rsp_demux_001\" for hierarchy \"NIOSII_Test_mm_interconnect_0:mm_interconnect_0\|NIOSII_Test_mm_interconnect_0_rsp_demux_001:rsp_demux_001\"" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0.v" "rsp_demux_001" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0.v" 1508 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701175517162 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSII_Test_mm_interconnect_0_rsp_mux NIOSII_Test_mm_interconnect_0:mm_interconnect_0\|NIOSII_Test_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"NIOSII_Test_mm_interconnect_0_rsp_mux\" for hierarchy \"NIOSII_Test_mm_interconnect_0:mm_interconnect_0\|NIOSII_Test_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0.v" "rsp_mux" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0.v" 1560 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701175517167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator NIOSII_Test_mm_interconnect_0:mm_interconnect_0\|NIOSII_Test_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"NIOSII_Test_mm_interconnect_0:mm_interconnect_0\|NIOSII_Test_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0_rsp_mux.sv" "arb" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0_rsp_mux.sv" 326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701175517176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder NIOSII_Test_mm_interconnect_0:mm_interconnect_0\|NIOSII_Test_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"NIOSII_Test_mm_interconnect_0:mm_interconnect_0\|NIOSII_Test_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "NIOSII_Test/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701175517178 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSII_Test_mm_interconnect_0_rsp_mux_001 NIOSII_Test_mm_interconnect_0:mm_interconnect_0\|NIOSII_Test_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"NIOSII_Test_mm_interconnect_0_rsp_mux_001\" for hierarchy \"NIOSII_Test_mm_interconnect_0:mm_interconnect_0\|NIOSII_Test_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0.v" "rsp_mux_001" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0.v" 1583 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701175517181 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator NIOSII_Test_mm_interconnect_0:mm_interconnect_0\|NIOSII_Test_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"NIOSII_Test_mm_interconnect_0:mm_interconnect_0\|NIOSII_Test_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0_rsp_mux_001.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701175517188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSII_Test_mm_interconnect_0_avalon_st_adapter NIOSII_Test_mm_interconnect_0:mm_interconnect_0\|NIOSII_Test_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"NIOSII_Test_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"NIOSII_Test_mm_interconnect_0:mm_interconnect_0\|NIOSII_Test_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0.v" "avalon_st_adapter" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0.v" 1612 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701175517191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSII_Test_mm_interconnect_0_avalon_st_adapter_error_adapter_0 NIOSII_Test_mm_interconnect_0:mm_interconnect_0\|NIOSII_Test_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|NIOSII_Test_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"NIOSII_Test_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"NIOSII_Test_mm_interconnect_0:mm_interconnect_0\|NIOSII_Test_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|NIOSII_Test_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701175517194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSII_Test_irq_mapper NIOSII_Test_irq_mapper:irq_mapper " "Elaborating entity \"NIOSII_Test_irq_mapper\" for hierarchy \"NIOSII_Test_irq_mapper:irq_mapper\"" {  } { { "NIOSII_Test/synthesis/NIOSII_Test.vhd" "irq_mapper" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/NIOSII_Test.vhd" 350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701175517198 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"altera_reset_controller:rst_controller\"" {  } { { "NIOSII_Test/synthesis/NIOSII_Test.vhd" "rst_controller" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/NIOSII_Test.vhd" 358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701175517200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "NIOSII_Test/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701175517204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "NIOSII_Test/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701175517206 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "jdo the_NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_itrace 38 16 " "Port \"jdo\" on the entity instantiation of \"the_NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_itrace\" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" "the_NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" 3216 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1701175517893 "|NIOSII_Test|NIOSII_Test_nios2_gen2_0:nios2_gen2_0|NIOSII_Test_nios2_gen2_0_cpu:cpu|NIOSII_Test_nios2_gen2_0_cpu_nios2_oci:the_NIOSII_Test_nios2_gen2_0_cpu_nios2_oci|NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_itrace:the_NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_itrace"}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1701175518314 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2023.11.28.13:45:20 Progress: Loading sldec30fe74/alt_sld_fab_wrapper_hw.tcl " "2023.11.28.13:45:20 Progress: Loading sldec30fe74/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701175520590 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701175521865 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701175521970 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701175522495 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701175522556 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701175522622 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701175522701 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701175522704 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701175522705 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1701175523395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldec30fe74/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldec30fe74/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldec30fe74/alt_sld_fab.v" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/db/ip/sldec30fe74/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701175523528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701175523528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldec30fe74/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldec30fe74/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldec30fe74/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/db/ip/sldec30fe74/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701175523588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701175523588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldec30fe74/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldec30fe74/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldec30fe74/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/db/ip/sldec30fe74/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701175523589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701175523589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldec30fe74/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldec30fe74/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldec30fe74/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/db/ip/sldec30fe74/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701175523625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701175523625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldec30fe74/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldec30fe74/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldec30fe74/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/db/ip/sldec30fe74/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 182 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701175523678 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldec30fe74/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/db/ip/sldec30fe74/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701175523678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701175523678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldec30fe74/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldec30fe74/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldec30fe74/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/db/ip/sldec30fe74/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701175523720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701175523720 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_mult_cell:the_NIOSII_Test_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_mult_cell:the_NIOSII_Test_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "/home/jaschutte/Applications/Quartus/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1701175525967 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_mult_cell:the_NIOSII_Test_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_mult_cell:the_NIOSII_Test_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "/home/jaschutte/Applications/Quartus/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1701175525967 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_mult_cell:the_NIOSII_Test_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_mult_cell:the_NIOSII_Test_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "/home/jaschutte/Applications/Quartus/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1701175525967 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1701175525967 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_mult_cell:the_NIOSII_Test_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_mult_cell:the_NIOSII_Test_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/home/jaschutte/Applications/Quartus/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701175525984 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_mult_cell:the_NIOSII_Test_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Instantiated megafunction \"NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_mult_cell:the_NIOSII_Test_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 17 " "Parameter \"LPM_WIDTHA\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701175525984 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 17 " "Parameter \"LPM_WIDTHB\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701175525984 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 34 " "Parameter \"LPM_WIDTHP\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701175525984 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 34 " "Parameter \"LPM_WIDTHR\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701175525984 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701175525984 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701175525984 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701175525984 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701175525984 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701175525984 ""}  } { { "altera_mult_add_rtl.v" "" { Text "/home/jaschutte/Applications/Quartus/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701175525984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_jp01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_jp01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_jp01 " "Found entity 1: mult_jp01" {  } { { "db/mult_jp01.tdf" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/db/mult_jp01.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701175526006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701175526006 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_mult_cell:the_NIOSII_Test_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_mult_cell:the_NIOSII_Test_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/home/jaschutte/Applications/Quartus/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701175526013 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_mult_cell:the_NIOSII_Test_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Instantiated megafunction \"NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_mult_cell:the_NIOSII_Test_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701175526013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701175526013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701175526013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701175526013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701175526013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701175526013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701175526013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701175526013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701175526013 ""}  } { { "altera_mult_add_rtl.v" "" { Text "/home/jaschutte/Applications/Quartus/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701175526013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_j011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_j011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_j011 " "Found entity 1: mult_j011" {  } { { "db/mult_j011.tdf" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/db/mult_j011.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701175526035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701175526035 ""}
{ "Warning" "WSGN_USE_OPENCORE_PLUS" "" "Intel FPGA IP Evaluation Mode feature is turned on for the following cores" { { "Warning" "WSGN_FOUND_OCP_CORE" "Nios II Processor (6AF7_00A2) " "\"Nios II Processor (6AF7_00A2)\" will use the Intel FPGA IP Evaluation Mode feature" {  } {  } 0 12190 "\"%1!s!\" will use the Intel FPGA IP Evaluation Mode feature" 0 0 "Design Software" 0 -1 1701175526541 ""}  } {  } 0 12188 "Intel FPGA IP Evaluation Mode feature is turned on for the following cores" 0 0 "Analysis & Synthesis" 0 -1 1701175526541 ""}
{ "Warning" "WSCI_OPENCORE_USER_MSG_ROOT" "" "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature" { { "Warning" "WSCI_OPENCORE_USER_MSG_CORE_ROOT" "Nios II Processor " "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature Nios II Processor" { { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "The reset input will be asserted when the evaluation time expires " "The reset input will be asserted when the evaluation time expires" {  } {  } 0 265074 "%1!s!" 0 0 "Design Software" 0 -1 1701175526570 ""}  } {  } 0 265073 "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature %1!s!" 0 0 "Design Software" 0 -1 1701175526570 ""}  } {  } 0 265072 "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature" 0 0 "Analysis & Synthesis" 0 -1 1701175526570 ""}
{ "Warning" "WSCI_OPENCORE_HARD_TIMEOUT_INFO" "1 hour " "Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in 1 hour after device is programmed" {  } {  } 0 265069 "Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in %1!s! after device is programmed" 0 0 "Analysis & Synthesis" 0 -1 1701175526570 ""}
{ "Info" "ISCI_OPENCORE_SOFT_TIMEOUT_INF_INFO" "" "Evaluation period of megafunction that supports Intel FPGA IP Evaluation Mode feature can be extended indefinitely by using tethered operation" {  } {  } 0 265071 "Evaluation period of megafunction that supports Intel FPGA IP Evaluation Mode feature can be extended indefinitely by using tethered operation" 0 0 "Analysis & Synthesis" 0 -1 1701175526570 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1701175526579 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "alt_jtag_atlantic.v" "" { Text "/home/jaschutte/Applications/Quartus/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 321 -1 0 } } { "NIOSII_Test/synthesis/submodules/NIOSII_Test_jtag_uart_0.v" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_jtag_uart_0.v" 398 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "/home/jaschutte/Applications/Quartus/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 211 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "/home/jaschutte/Applications/Quartus/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 210 -1 0 } } { "NIOSII_Test/synthesis/submodules/NIOSII_Test_jtag_uart_0.v" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_jtag_uart_0.v" 352 -1 0 } } { "NIOSII_Test/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" 7644 -1 0 } } { "NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" 2618 -1 0 } } { "NIOSII_Test/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" 5896 -1 0 } } { "NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" 7653 -1 0 } } { "NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" 4045 -1 0 } } { "NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" 5815 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1701175526667 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1701175526667 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701175527798 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "10 " "10 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1701175530335 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "pzdyqx:nabboc " "Timing-Driven Synthesis is running on partition \"pzdyqx:nabboc\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701175530520 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "/home/jaschutte/Applications/Quartus/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 386 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1701175530720 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1701175530720 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701175530853 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/output_files/Main.map.smsg " "Generated suppressed messages file /home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/output_files/Main.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701175531236 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1701175533273 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701175533273 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4789 " "Implemented 4789 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1701175533572 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1701175533572 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4121 " "Implemented 4121 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1701175533572 ""} { "Info" "ICUT_CUT_TM_RAMS" "655 " "Implemented 655 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1701175533572 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "6 " "Implemented 6 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1701175533572 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1701175533572 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1186 " "Peak virtual memory: 1186 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701175533595 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 28 13:45:33 2023 " "Processing ended: Tue Nov 28 13:45:33 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701175533595 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:28 " "Elapsed time: 00:00:28" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701175533595 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:54 " "Total CPU time (on all processors): 00:00:54" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701175533595 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1701175533595 ""}
