   1              		.cpu cortex-m3
   2              		.arch armv7-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"initialize-hardware.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.file 1 "../system/src/cortexm/initialize-hardware.c"
  18              		.section	.text.__initialize_hardware_early,"ax",%progbits
  19              		.align	1
  20              		.weak	__initialize_hardware_early
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  25              	__initialize_hardware_early:
  26              	.LFB56:
   1:../system/src/cortexm/initialize-hardware.c **** /*
   2:../system/src/cortexm/initialize-hardware.c ****  * This file is part of the ÂµOS++ distribution.
   3:../system/src/cortexm/initialize-hardware.c ****  *   (https://github.com/micro-os-plus)
   4:../system/src/cortexm/initialize-hardware.c ****  * Copyright (c) 2014 Liviu Ionescu.
   5:../system/src/cortexm/initialize-hardware.c ****  *
   6:../system/src/cortexm/initialize-hardware.c ****  * Permission is hereby granted, free of charge, to any person
   7:../system/src/cortexm/initialize-hardware.c ****  * obtaining a copy of this software and associated documentation
   8:../system/src/cortexm/initialize-hardware.c ****  * files (the "Software"), to deal in the Software without
   9:../system/src/cortexm/initialize-hardware.c ****  * restriction, including without limitation the rights to use,
  10:../system/src/cortexm/initialize-hardware.c ****  * copy, modify, merge, publish, distribute, sublicense, and/or
  11:../system/src/cortexm/initialize-hardware.c ****  * sell copies of the Software, and to permit persons to whom
  12:../system/src/cortexm/initialize-hardware.c ****  * the Software is furnished to do so, subject to the following
  13:../system/src/cortexm/initialize-hardware.c ****  * conditions:
  14:../system/src/cortexm/initialize-hardware.c ****  *
  15:../system/src/cortexm/initialize-hardware.c ****  * The above copyright notice and this permission notice shall be
  16:../system/src/cortexm/initialize-hardware.c ****  * included in all copies or substantial portions of the Software.
  17:../system/src/cortexm/initialize-hardware.c ****  *
  18:../system/src/cortexm/initialize-hardware.c ****  * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND,
  19:../system/src/cortexm/initialize-hardware.c ****  * EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES
  20:../system/src/cortexm/initialize-hardware.c ****  * OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND
  21:../system/src/cortexm/initialize-hardware.c ****  * NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT
  22:../system/src/cortexm/initialize-hardware.c ****  * HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY,
  23:../system/src/cortexm/initialize-hardware.c ****  * WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
  24:../system/src/cortexm/initialize-hardware.c ****  * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
  25:../system/src/cortexm/initialize-hardware.c ****  * OTHER DEALINGS IN THE SOFTWARE.
  26:../system/src/cortexm/initialize-hardware.c ****  */
  27:../system/src/cortexm/initialize-hardware.c **** 
  28:../system/src/cortexm/initialize-hardware.c **** // ----------------------------------------------------------------------------
  29:../system/src/cortexm/initialize-hardware.c **** 
  30:../system/src/cortexm/initialize-hardware.c **** #include "cmsis_device.h"
  31:../system/src/cortexm/initialize-hardware.c **** 
  32:../system/src/cortexm/initialize-hardware.c **** // ----------------------------------------------------------------------------
  33:../system/src/cortexm/initialize-hardware.c **** 
  34:../system/src/cortexm/initialize-hardware.c **** extern unsigned int __vectors_start;
  35:../system/src/cortexm/initialize-hardware.c **** 
  36:../system/src/cortexm/initialize-hardware.c **** // Forward declarations.
  37:../system/src/cortexm/initialize-hardware.c **** 
  38:../system/src/cortexm/initialize-hardware.c **** void
  39:../system/src/cortexm/initialize-hardware.c **** __initialize_hardware_early(void);
  40:../system/src/cortexm/initialize-hardware.c **** 
  41:../system/src/cortexm/initialize-hardware.c **** void
  42:../system/src/cortexm/initialize-hardware.c **** __initialize_hardware(void);
  43:../system/src/cortexm/initialize-hardware.c **** 
  44:../system/src/cortexm/initialize-hardware.c **** // ----------------------------------------------------------------------------
  45:../system/src/cortexm/initialize-hardware.c **** 
  46:../system/src/cortexm/initialize-hardware.c **** // This is the early hardware initialisation routine, it can be
  47:../system/src/cortexm/initialize-hardware.c **** // redefined in the application for more complex cases that
  48:../system/src/cortexm/initialize-hardware.c **** // require early inits (before BSS init).
  49:../system/src/cortexm/initialize-hardware.c **** //
  50:../system/src/cortexm/initialize-hardware.c **** // Called early from _start(), right before data & bss init.
  51:../system/src/cortexm/initialize-hardware.c **** //
  52:../system/src/cortexm/initialize-hardware.c **** // After Reset the Cortex-M processor is in Thread mode,
  53:../system/src/cortexm/initialize-hardware.c **** // priority is Privileged, and the Stack is set to Main.
  54:../system/src/cortexm/initialize-hardware.c **** 
  55:../system/src/cortexm/initialize-hardware.c **** void
  56:../system/src/cortexm/initialize-hardware.c **** __attribute__((weak))
  57:../system/src/cortexm/initialize-hardware.c **** __initialize_hardware_early(void)
  58:../system/src/cortexm/initialize-hardware.c **** {
  27              		.loc 1 58 1 view -0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 0
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31 0000 08B5     		push	{r3, lr}
  32              		.cfi_def_cfa_offset 8
  33              		.cfi_offset 3, -8
  34              		.cfi_offset 14, -4
  59:../system/src/cortexm/initialize-hardware.c ****   // Call the CSMSIS system initialisation routine.
  60:../system/src/cortexm/initialize-hardware.c ****   SystemInit();
  35              		.loc 1 60 3 view .LVU1
  36 0002 FFF7FEFF 		bl	SystemInit
  37              	.LVL0:
  61:../system/src/cortexm/initialize-hardware.c **** 
  62:../system/src/cortexm/initialize-hardware.c **** #if defined(__ARM_ARCH_7M__) || defined(__ARM_ARCH_7EM__)
  63:../system/src/cortexm/initialize-hardware.c ****   // Set VTOR to the actual address, provided by the linker script.
  64:../system/src/cortexm/initialize-hardware.c ****   // Override the manual, possibly wrong, SystemInit() setting.
  65:../system/src/cortexm/initialize-hardware.c ****   SCB->VTOR = (uint32_t)(&__vectors_start);
  38              		.loc 1 65 3 view .LVU2
  39              		.loc 1 65 13 is_stmt 0 view .LVU3
  40 0006 024A     		ldr	r2, .L3
  41 0008 024B     		ldr	r3, .L3+4
  42 000a 9A60     		str	r2, [r3, #8]
  66:../system/src/cortexm/initialize-hardware.c **** #endif
  67:../system/src/cortexm/initialize-hardware.c **** 
  68:../system/src/cortexm/initialize-hardware.c ****   // The current version of SystemInit() leaves the value of the clock
  69:../system/src/cortexm/initialize-hardware.c ****   // in a RAM variable (SystemCoreClock), which will be cleared shortly,
  70:../system/src/cortexm/initialize-hardware.c ****   // so it needs to be recomputed after the RAM initialisations
  71:../system/src/cortexm/initialize-hardware.c ****   // are completed.
  72:../system/src/cortexm/initialize-hardware.c **** 
  73:../system/src/cortexm/initialize-hardware.c **** #if defined(OS_INCLUDE_STARTUP_INIT_FP) || (defined (__VFP_FP__) && !defined (__SOFTFP__))
  74:../system/src/cortexm/initialize-hardware.c **** 
  75:../system/src/cortexm/initialize-hardware.c ****   // Normally FP init is done by SystemInit(). In case this is not done
  76:../system/src/cortexm/initialize-hardware.c ****   // there, it is possible to force its inclusion by defining
  77:../system/src/cortexm/initialize-hardware.c ****   // OS_INCLUDE_STARTUP_INIT_FP.
  78:../system/src/cortexm/initialize-hardware.c **** 
  79:../system/src/cortexm/initialize-hardware.c ****   // Enable the Cortex-M4 FPU only when -mfloat-abi=hard.
  80:../system/src/cortexm/initialize-hardware.c ****   // Code taken from Section 7.1, Cortex-M4 TRM (DDI0439C)
  81:../system/src/cortexm/initialize-hardware.c **** 
  82:../system/src/cortexm/initialize-hardware.c ****   // Set bits 20-23 to enable CP10 and CP11 coprocessor
  83:../system/src/cortexm/initialize-hardware.c ****   SCB->CPACR |= (0xF << 20);
  84:../system/src/cortexm/initialize-hardware.c **** 
  85:../system/src/cortexm/initialize-hardware.c **** #endif // (__VFP_FP__) && !(__SOFTFP__)
  86:../system/src/cortexm/initialize-hardware.c **** 
  87:../system/src/cortexm/initialize-hardware.c **** #if defined(OS_DEBUG_SEMIHOSTING_FAULTS)
  88:../system/src/cortexm/initialize-hardware.c ****   SCB->SHCSR |= SCB_SHCSR_USGFAULTENA_Msk;
  89:../system/src/cortexm/initialize-hardware.c **** #endif
  90:../system/src/cortexm/initialize-hardware.c **** }
  43              		.loc 1 90 1 view .LVU4
  44 000c 08BD     		pop	{r3, pc}
  45              	.L4:
  46 000e 00BF     		.align	2
  47              	.L3:
  48 0010 00000000 		.word	__vectors_start
  49 0014 00ED00E0 		.word	-536810240
  50              		.cfi_endproc
  51              	.LFE56:
  53              		.section	.text.__initialize_hardware,"ax",%progbits
  54              		.align	1
  55              		.weak	__initialize_hardware
  56              		.syntax unified
  57              		.thumb
  58              		.thumb_func
  60              	__initialize_hardware:
  61              	.LFB57:
  91:../system/src/cortexm/initialize-hardware.c **** 
  92:../system/src/cortexm/initialize-hardware.c **** // This is the second hardware initialisation routine, it can be
  93:../system/src/cortexm/initialize-hardware.c **** // redefined in the application for more complex cases that
  94:../system/src/cortexm/initialize-hardware.c **** // require custom inits (before constructors), otherwise these can
  95:../system/src/cortexm/initialize-hardware.c **** // be done in main().
  96:../system/src/cortexm/initialize-hardware.c **** //
  97:../system/src/cortexm/initialize-hardware.c **** // Called from _start(), right after data & bss init, before
  98:../system/src/cortexm/initialize-hardware.c **** // constructors.
  99:../system/src/cortexm/initialize-hardware.c **** 
 100:../system/src/cortexm/initialize-hardware.c **** void
 101:../system/src/cortexm/initialize-hardware.c **** __attribute__((weak))
 102:../system/src/cortexm/initialize-hardware.c **** __initialize_hardware(void)
 103:../system/src/cortexm/initialize-hardware.c **** {
  62              		.loc 1 103 1 is_stmt 1 view -0
  63              		.cfi_startproc
  64              		@ args = 0, pretend = 0, frame = 0
  65              		@ frame_needed = 0, uses_anonymous_args = 0
  66 0000 08B5     		push	{r3, lr}
  67              		.cfi_def_cfa_offset 8
  68              		.cfi_offset 3, -8
  69              		.cfi_offset 14, -4
 104:../system/src/cortexm/initialize-hardware.c ****   // Call the CSMSIS system clock routine to store the clock frequency
 105:../system/src/cortexm/initialize-hardware.c ****   // in the SystemCoreClock global RAM location.
 106:../system/src/cortexm/initialize-hardware.c ****   SystemCoreClockUpdate();
  70              		.loc 1 106 3 view .LVU6
  71 0002 FFF7FEFF 		bl	SystemCoreClockUpdate
  72              	.LVL1:
 107:../system/src/cortexm/initialize-hardware.c **** }
  73              		.loc 1 107 1 is_stmt 0 view .LVU7
  74 0006 08BD     		pop	{r3, pc}
  75              		.cfi_endproc
  76              	.LFE57:
  78              		.text
  79              	.Letext0:
  80              		.file 2 "c:\\users\\dmitriy\\appdata\\roaming\\xpacks\\@xpack-dev-tools\\arm-none-eabi-gcc\\12.3.1
  81              		.file 3 "../system/inc/cmsis/core_cm3.h"
  82              		.file 4 "../system/inc/cmsis/system_gd32f10x.h"
DEFINED SYMBOLS
                            *ABS*:00000000 initialize-hardware.c
C:\Users\Dmitriy\AppData\Local\Temp\ccAnOpij.s:19     .text.__initialize_hardware_early:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\ccAnOpij.s:25     .text.__initialize_hardware_early:00000000 __initialize_hardware_early
C:\Users\Dmitriy\AppData\Local\Temp\ccAnOpij.s:48     .text.__initialize_hardware_early:00000010 $d
C:\Users\Dmitriy\AppData\Local\Temp\ccAnOpij.s:54     .text.__initialize_hardware:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\ccAnOpij.s:60     .text.__initialize_hardware:00000000 __initialize_hardware
                           .group:00000000 wm4.0.3ac34e011645c1b8d95761511e5c0518
                           .group:00000000 wm4.gd32f10x.h.39.34aa79a68d44b3fc31805fff8eeec626
                           .group:00000000 wm4.core_cm3.h.47.f403a0b1a9e3f5bd328e41f4fa5fc23b
                           .group:00000000 wm4.stdintgcc.h.29.6d480f4ba0f60596e88234283d42444f
                           .group:00000000 wm4.core_cmInstr.h.39.c66a1c911732cf6be44e58f2bee25308
                           .group:00000000 wm4.core_cm3.h.155.db3dfdf4b365cc230a717221b218ddd5
                           .group:00000000 wm4.gd32f10x.h.320.528bbe72ec64ad23b6e5473e267247b4
                           .group:00000000 wm4.gd32f10x_adc.h.44.619483e99e32c90a5f7c6ed512bbf95b
                           .group:00000000 wm4.gd32f10x_bkp.h.39.4da6e92b74c7310fa25e26e16145cf9d
                           .group:00000000 wm4.gd32f10x_can.h.41.99143e9b2de50f71c3392eea2d9e706b
                           .group:00000000 wm4.gd32f10x_crc.h.39.4c0c7ace19ba22146d7643de7dde24e0
                           .group:00000000 wm4.gd32f10x_dac.h.39.a3dd044652013a67f3cc1bbd4333b1f5
                           .group:00000000 wm4.gd32f10x_dma.h.40.e0e420e6b56a4398ac3aa49fe3f1eb37
                           .group:00000000 wm4.ieeefp.h.77.0ee3146e9d892bb10bc0066c30189af1
                           .group:00000000 wm4._newlib_version.h.4.6d111ab2e95434b664b53815e5c8ccba
                           .group:00000000 wm4.newlib.h.27.d4bf77c18f14f545101dac22f0b54118
                           .group:00000000 wm4.features.h.22.7877b139107948f7dadcf3660cc79cfd
                           .group:00000000 wm4.config.h.224.10ee1ad185d877c6e334e6581faab44d
                           .group:00000000 wm4._ansi.h.31.de524f58584151836e90d8620a16f8e8
                           .group:00000000 wm4.stdlib.h.13.4ed386f5c1a80d71e72172885d946ef2
                           .group:00000000 wm4.stddef.h.185.882514a1a6169ceba9142f401cbe27c6
                           .group:00000000 wm4.stddef.h.39.f07083f9b666a9e5c52a336c758fdd72
                           .group:00000000 wm4._types.h.20.dd0d04dca3800a0d2a6129b87f3adbb2
                           .group:00000000 wm4.stddef.h.158.5f30652bb2ea05b142c1bbee9108c999
                           .group:00000000 wm4._default_types.h.6.959254cf5f09734ea7516c89e8bb21bd
                           .group:00000000 wm4._types.h.127.3bdfe3ff8ea2d0985b03d9cbe93480e3
                           .group:00000000 wm4.reent.h.17.e292bf8b0bec6c96e131a54347145a30
                           .group:00000000 wm4.lock.h.2.1461d1fff82dffe8bfddc23307f6484f
                           .group:00000000 wm4.reent.h.77.89f7dde66c62b1f1dee32bdb6ab2d544
                           .group:00000000 wm4.cdefs.h.49.f93868eb904b9ca05b5c0257d31128ca
                           .group:00000000 wm4.alloca.h.8.dfc0c703c47ec3e69746825b17d9e66d
                           .group:00000000 wm4.stdlib.h.56.f4862cfbf4363a1db01842d5bdf72c18
                           .group:00000000 wm4.gd32f10x_enet.h.44.638fb20a727f17a9f45c8bef0e4dc155
                           .group:00000000 wm4.gd32f10x_exmc.h.39.cd31f13ab884fb77a3b2d0dd19135c79
                           .group:00000000 wm4.gd32f10x_exti.h.39.f641ba5efef75aed967e0eca0d908b22
                           .group:00000000 wm4.gd32f10x_fmc.h.39.7e6aa836f91030dd1ff3782a069962bf
                           .group:00000000 wm4.gd32f10x_gpio.h.39.80b4d0c5aa2b4bb9a76b4f0ed7eb4f37
                           .group:00000000 wm4.gd32f10x_i2c.h.40.8897e5891a1cbe807de60657ffffdeb4
                           .group:00000000 wm4.gd32f10x_fwdgt.h.39.98d7bcc523d52c51b47267d3aa630510
                           .group:00000000 wm4.gd32f10x_dbg.h.40.7f011e3bfaf652db4fef79974773282c
                           .group:00000000 wm4.gd32f10x_misc.h.39.02269a148ed2e3625e137e1efd69eb5b
                           .group:00000000 wm4.gd32f10x_pmu.h.39.74926372d4607639ac6680132fe98aa1
                           .group:00000000 wm4.gd32f10x_rcu.h.39.8a90a017c64bad5f5bd02c211060734d
                           .group:00000000 wm4.gd32f10x_rtc.h.39.8a002d392eec882fcd681ea51f1c73a0
                           .group:00000000 wm4.gd32f10x_sdio.h.39.f2faa8e3b059e0ddee4e4ee996fe3269
                           .group:00000000 wm4.gd32f10x_spi.h.39.902664de8fc67c732b453548a8b810bf
                           .group:00000000 wm4.gd32f10x_timer.h.39.bb5f06befe0b01a2e83ec1dec4ea7722
                           .group:00000000 wm4.gd32f10x_usart.h.39.77325e272b5abf9a7b4cf37f2c34644a
                           .group:00000000 wm4.gd32f10x_wwdgt.h.39.3fa1c00ac1b6c8ed1fb1e9f65bb3835a

UNDEFINED SYMBOLS
SystemInit
__vectors_start
SystemCoreClockUpdate
