# Synopsys Constraint Checker(syntax only), version mapact, Build 2172R, built Oct 30 2017
# Copyright (C) 1994-2017 Synopsys, Inc. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

# Written on Fri Sep 11 09:12:29 2020


##### DESIGN INFO #######################################################

Top View:                "MAIN_TOP"
Constraint File(s):      (none)

#Run constraint checker to find more issues with constraints.
#########################################################################



No issues found in constraint syntax.



Clock Summary
*************

Start                                             Requested     Requested     Clock        Clock                   Clock
Clock                                             Frequency     Period        Type         Group                   Load 
------------------------------------------------------------------------------------------------------------------------
MAIN_TOP|CLKA                                     1.0 MHz       1000.000      inferred     Inferred_clkgroup_3     20   
MAIN_TOP|dsp_clk                                  1.0 MHz       1000.000      inferred     Inferred_clkgroup_0     122  
System                                            1.0 MHz       1000.000      system       system_clkgroup         5    
ads_trans_fsm|convert_over_out_inferred_clock     1.0 MHz       1000.000      inferred     Inferred_clkgroup_6     4    
ads_trans_fsm|sam_clk_5M_out_inferred_clock       1.0 MHz       1000.000      inferred     Inferred_clkgroup_5     89   
edib_m2m5m7_clkgen|clk_m2_rcv_inferred_clock      1.0 MHz       1000.000      inferred     Inferred_clkgroup_4     175  
edib_m5m7_clkgen|clk_m5m7_inferred_clock          1.0 MHz       1000.000      inferred     Inferred_clkgroup_1     262  
edib_mode2_clkgen|clk_send_inferred_clock         1.0 MHz       1000.000      inferred     Inferred_clkgroup_2     134  
========================================================================================================================
