-- -------------------------------------------------------------
-- 
-- File Name: hdl_prj/hdlsrc/HDLRxDemodulator/rx_demod_optimized_src_subFilter.vhd
-- Created: 2024-10-01 18:32:01
-- 
-- Generated by MATLAB 24.1, HDL Coder 24.1, and Simulink 24.1
-- 
-- -------------------------------------------------------------


-- -------------------------------------------------------------
-- 
-- Module: rx_demod_optimized_src_subFilter
-- Source Path: HDLRxDemodulator/rx_demodulator_full/decimator/FIR Decimator/FilterBank/subFilter
-- Hierarchy Level: 4
-- Model version: 1.64
-- 
-- -------------------------------------------------------------
LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
USE IEEE.numeric_std.ALL;
USE work.rx_demod_optimized_src_rx_demodulator_full_pac.ALL;

ENTITY rx_demod_optimized_src_subFilter IS
  PORT( clk                               :   IN    std_logic;
        reset_x                           :   IN    std_logic;
        enb                               :   IN    std_logic;
        dinReg2_0_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
        coefIn                            :   IN    vector_of_std_logic_vector16(0 TO 12);  -- sfix16_En16 [13]
        dinRegVld                         :   IN    std_logic;
        softReset                         :   IN    std_logic;
        dout_1_re                         :   OUT   std_logic_vector(32 DOWNTO 0);  -- sfix33_En30
        doutVld                           :   OUT   std_logic
        );
END rx_demod_optimized_src_subFilter;


ARCHITECTURE rtl OF rx_demod_optimized_src_subFilter IS

  -- Component Declarations
  COMPONENT rx_demod_optimized_src_FilterTapSystolicWvldin
    PORT( clk                             :   IN    std_logic;
          reset_x                         :   IN    std_logic;
          enb                             :   IN    std_logic;
          dinReg2_0_re                    :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          coefIn_0                        :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En16
          addin                           :   IN    std_logic_vector(47 DOWNTO 0);  -- sfix48_En30
          dinRegVld                       :   IN    std_logic;
          softReset                       :   IN    std_logic;
          dinDly2                         :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          tapout                          :   OUT   std_logic_vector(47 DOWNTO 0)  -- sfix48_En30
          );
  END COMPONENT;

  -- Component Configuration Statements
  FOR ALL : rx_demod_optimized_src_FilterTapSystolicWvldin
    USE ENTITY work.rx_demod_optimized_src_FilterTapSystolicWvldin(rtl);

  -- Signals
  SIGNAL intdelay_reg                     : std_logic_vector(27 DOWNTO 0);  -- ufix1 [28]
  SIGNAL vldShift                         : std_logic;
  SIGNAL vldOutTmp                        : std_logic;
  SIGNAL ZERO_OUT                         : signed(32 DOWNTO 0);  -- sfix33_En30
  SIGNAL addin                            : signed(47 DOWNTO 0);  -- sfix48_En30
  SIGNAL dinDly2                          : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL tapout                           : std_logic_vector(47 DOWNTO 0);  -- ufix48
  SIGNAL dinDly2_signed                   : signed(15 DOWNTO 0);  -- sfix16_En14
  SIGNAL intdelay_reg_1                   : vector_of_signed16(0 TO 1);  -- sfix16 [2]
  SIGNAL dlyLineOut2                      : signed(15 DOWNTO 0);  -- sfix16_En14
  SIGNAL tapout_signed                    : signed(47 DOWNTO 0);  -- sfix48_En30
  SIGNAL dlyLineOut1                      : signed(47 DOWNTO 0);  -- sfix48_En30
  SIGNAL dinDly2_1                        : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL tapout_1                         : std_logic_vector(47 DOWNTO 0);  -- ufix48
  SIGNAL dinDly2_signed_1                 : signed(15 DOWNTO 0);  -- sfix16_En14
  SIGNAL intdelay_reg_2                   : vector_of_signed16(0 TO 1);  -- sfix16 [2]
  SIGNAL dlyLineOut2_1                    : signed(15 DOWNTO 0);  -- sfix16_En14
  SIGNAL tapout_signed_1                  : signed(47 DOWNTO 0);  -- sfix48_En30
  SIGNAL dlyLineOut1_1                    : signed(47 DOWNTO 0);  -- sfix48_En30
  SIGNAL dinDly2_2                        : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL tapout_2                         : std_logic_vector(47 DOWNTO 0);  -- ufix48
  SIGNAL dinDly2_signed_2                 : signed(15 DOWNTO 0);  -- sfix16_En14
  SIGNAL intdelay_reg_3                   : vector_of_signed16(0 TO 1);  -- sfix16 [2]
  SIGNAL dlyLineOut2_2                    : signed(15 DOWNTO 0);  -- sfix16_En14
  SIGNAL tapout_signed_2                  : signed(47 DOWNTO 0);  -- sfix48_En30
  SIGNAL dlyLineOut1_2                    : signed(47 DOWNTO 0);  -- sfix48_En30
  SIGNAL dinDly2_3                        : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL tapout_3                         : std_logic_vector(47 DOWNTO 0);  -- ufix48
  SIGNAL dinDly2_signed_3                 : signed(15 DOWNTO 0);  -- sfix16_En14
  SIGNAL intdelay_reg_4                   : vector_of_signed16(0 TO 1);  -- sfix16 [2]
  SIGNAL dlyLineOut2_3                    : signed(15 DOWNTO 0);  -- sfix16_En14
  SIGNAL tapout_signed_3                  : signed(47 DOWNTO 0);  -- sfix48_En30
  SIGNAL dlyLineOut1_3                    : signed(47 DOWNTO 0);  -- sfix48_En30
  SIGNAL dinDly2_4                        : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL tapout_4                         : std_logic_vector(47 DOWNTO 0);  -- ufix48
  SIGNAL dinDly2_signed_4                 : signed(15 DOWNTO 0);  -- sfix16_En14
  SIGNAL intdelay_reg_5                   : vector_of_signed16(0 TO 1);  -- sfix16 [2]
  SIGNAL dlyLineOut2_4                    : signed(15 DOWNTO 0);  -- sfix16_En14
  SIGNAL tapout_signed_4                  : signed(47 DOWNTO 0);  -- sfix48_En30
  SIGNAL dlyLineOut1_4                    : signed(47 DOWNTO 0);  -- sfix48_En30
  SIGNAL dinDly2_5                        : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL tapout_5                         : std_logic_vector(47 DOWNTO 0);  -- ufix48
  SIGNAL dinDly2_signed_5                 : signed(15 DOWNTO 0);  -- sfix16_En14
  SIGNAL intdelay_reg_6                   : vector_of_signed16(0 TO 1);  -- sfix16 [2]
  SIGNAL dlyLineOut2_5                    : signed(15 DOWNTO 0);  -- sfix16_En14
  SIGNAL tapout_signed_5                  : signed(47 DOWNTO 0);  -- sfix48_En30
  SIGNAL dlyLineOut1_5                    : signed(47 DOWNTO 0);  -- sfix48_En30
  SIGNAL dinDly2_6                        : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL tapout_6                         : std_logic_vector(47 DOWNTO 0);  -- ufix48
  SIGNAL dinDly2_signed_6                 : signed(15 DOWNTO 0);  -- sfix16_En14
  SIGNAL intdelay_reg_7                   : vector_of_signed16(0 TO 1);  -- sfix16 [2]
  SIGNAL dlyLineOut2_6                    : signed(15 DOWNTO 0);  -- sfix16_En14
  SIGNAL tapout_signed_6                  : signed(47 DOWNTO 0);  -- sfix48_En30
  SIGNAL dlyLineOut1_6                    : signed(47 DOWNTO 0);  -- sfix48_En30
  SIGNAL dinDly2_7                        : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL tapout_7                         : std_logic_vector(47 DOWNTO 0);  -- ufix48
  SIGNAL dinDly2_signed_7                 : signed(15 DOWNTO 0);  -- sfix16_En14
  SIGNAL intdelay_reg_8                   : vector_of_signed16(0 TO 1);  -- sfix16 [2]
  SIGNAL dlyLineOut2_7                    : signed(15 DOWNTO 0);  -- sfix16_En14
  SIGNAL tapout_signed_7                  : signed(47 DOWNTO 0);  -- sfix48_En30
  SIGNAL dlyLineOut1_7                    : signed(47 DOWNTO 0);  -- sfix48_En30
  SIGNAL dinDly2_8                        : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL tapout_8                         : std_logic_vector(47 DOWNTO 0);  -- ufix48
  SIGNAL dinDly2_signed_8                 : signed(15 DOWNTO 0);  -- sfix16_En14
  SIGNAL intdelay_reg_9                   : vector_of_signed16(0 TO 1);  -- sfix16 [2]
  SIGNAL dlyLineOut2_8                    : signed(15 DOWNTO 0);  -- sfix16_En14
  SIGNAL tapout_signed_8                  : signed(47 DOWNTO 0);  -- sfix48_En30
  SIGNAL dlyLineOut1_8                    : signed(47 DOWNTO 0);  -- sfix48_En30
  SIGNAL dinDly2_9                        : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL tapout_9                         : std_logic_vector(47 DOWNTO 0);  -- ufix48
  SIGNAL dinDly2_signed_9                 : signed(15 DOWNTO 0);  -- sfix16_En14
  SIGNAL intdelay_reg_10                  : vector_of_signed16(0 TO 1);  -- sfix16 [2]
  SIGNAL dlyLineOut2_9                    : signed(15 DOWNTO 0);  -- sfix16_En14
  SIGNAL tapout_signed_9                  : signed(47 DOWNTO 0);  -- sfix48_En30
  SIGNAL dlyLineOut1_9                    : signed(47 DOWNTO 0);  -- sfix48_En30
  SIGNAL dinDly2_10                       : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL tapout_10                        : std_logic_vector(47 DOWNTO 0);  -- ufix48
  SIGNAL dinDly2_signed_10                : signed(15 DOWNTO 0);  -- sfix16_En14
  SIGNAL intdelay_reg_11                  : vector_of_signed16(0 TO 1);  -- sfix16 [2]
  SIGNAL dlyLineOut2_10                   : signed(15 DOWNTO 0);  -- sfix16_En14
  SIGNAL tapout_signed_10                 : signed(47 DOWNTO 0);  -- sfix48_En30
  SIGNAL dlyLineOut1_10                   : signed(47 DOWNTO 0);  -- sfix48_En30
  SIGNAL dinDly2_11                       : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL tapout_11                        : std_logic_vector(47 DOWNTO 0);  -- ufix48
  SIGNAL dinDly2_signed_11                : signed(15 DOWNTO 0);  -- sfix16_En14
  SIGNAL intdelay_reg_12                  : vector_of_signed16(0 TO 1);  -- sfix16 [2]
  SIGNAL dlyLineOut2_11                   : signed(15 DOWNTO 0);  -- sfix16_En14
  SIGNAL tapout_signed_11                 : signed(47 DOWNTO 0);  -- sfix48_En30
  SIGNAL dlyLineOut1_11                   : signed(47 DOWNTO 0);  -- sfix48_En30
  SIGNAL dinDly2deadOut                   : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL tapout_12                        : std_logic_vector(47 DOWNTO 0);  -- ufix48
  SIGNAL tapout_signed_12                 : signed(47 DOWNTO 0);  -- sfix48_En30
  SIGNAL dout_cast                        : signed(32 DOWNTO 0);  -- sfix33_En30
  SIGNAL muxOut                           : signed(32 DOWNTO 0);  -- sfix33_En30
  SIGNAL dout_1_re_tmp                    : signed(32 DOWNTO 0);  -- sfix33_En30

BEGIN
  u_FilterTap_1 : rx_demod_optimized_src_FilterTapSystolicWvldin
    PORT MAP( clk => clk,
              reset_x => reset_x,
              enb => enb,
              dinReg2_0_re => dinReg2_0_re,  -- sfix16_En14
              coefIn_0 => coefIn(0),  -- sfix16_En16
              addin => std_logic_vector(addin),  -- sfix48_En30
              dinRegVld => dinRegVld,
              softReset => softReset,
              dinDly2 => dinDly2,  -- sfix16_En14
              tapout => tapout  -- sfix48_En30
              );

  u_FilterTap_2 : rx_demod_optimized_src_FilterTapSystolicWvldin
    PORT MAP( clk => clk,
              reset_x => reset_x,
              enb => enb,
              dinReg2_0_re => std_logic_vector(dlyLineOut2),  -- sfix16_En14
              coefIn_0 => coefIn(1),  -- sfix16_En16
              addin => std_logic_vector(dlyLineOut1),  -- sfix48_En30
              dinRegVld => dinRegVld,
              softReset => softReset,
              dinDly2 => dinDly2_1,  -- sfix16_En14
              tapout => tapout_1  -- sfix48_En30
              );

  u_FilterTap_3 : rx_demod_optimized_src_FilterTapSystolicWvldin
    PORT MAP( clk => clk,
              reset_x => reset_x,
              enb => enb,
              dinReg2_0_re => std_logic_vector(dlyLineOut2_1),  -- sfix16_En14
              coefIn_0 => coefIn(2),  -- sfix16_En16
              addin => std_logic_vector(dlyLineOut1_1),  -- sfix48_En30
              dinRegVld => dinRegVld,
              softReset => softReset,
              dinDly2 => dinDly2_2,  -- sfix16_En14
              tapout => tapout_2  -- sfix48_En30
              );

  u_FilterTap_4 : rx_demod_optimized_src_FilterTapSystolicWvldin
    PORT MAP( clk => clk,
              reset_x => reset_x,
              enb => enb,
              dinReg2_0_re => std_logic_vector(dlyLineOut2_2),  -- sfix16_En14
              coefIn_0 => coefIn(3),  -- sfix16_En16
              addin => std_logic_vector(dlyLineOut1_2),  -- sfix48_En30
              dinRegVld => dinRegVld,
              softReset => softReset,
              dinDly2 => dinDly2_3,  -- sfix16_En14
              tapout => tapout_3  -- sfix48_En30
              );

  u_FilterTap_5 : rx_demod_optimized_src_FilterTapSystolicWvldin
    PORT MAP( clk => clk,
              reset_x => reset_x,
              enb => enb,
              dinReg2_0_re => std_logic_vector(dlyLineOut2_3),  -- sfix16_En14
              coefIn_0 => coefIn(4),  -- sfix16_En16
              addin => std_logic_vector(dlyLineOut1_3),  -- sfix48_En30
              dinRegVld => dinRegVld,
              softReset => softReset,
              dinDly2 => dinDly2_4,  -- sfix16_En14
              tapout => tapout_4  -- sfix48_En30
              );

  u_FilterTap_6 : rx_demod_optimized_src_FilterTapSystolicWvldin
    PORT MAP( clk => clk,
              reset_x => reset_x,
              enb => enb,
              dinReg2_0_re => std_logic_vector(dlyLineOut2_4),  -- sfix16_En14
              coefIn_0 => coefIn(5),  -- sfix16_En16
              addin => std_logic_vector(dlyLineOut1_4),  -- sfix48_En30
              dinRegVld => dinRegVld,
              softReset => softReset,
              dinDly2 => dinDly2_5,  -- sfix16_En14
              tapout => tapout_5  -- sfix48_En30
              );

  u_FilterTap_7 : rx_demod_optimized_src_FilterTapSystolicWvldin
    PORT MAP( clk => clk,
              reset_x => reset_x,
              enb => enb,
              dinReg2_0_re => std_logic_vector(dlyLineOut2_5),  -- sfix16_En14
              coefIn_0 => coefIn(6),  -- sfix16_En16
              addin => std_logic_vector(dlyLineOut1_5),  -- sfix48_En30
              dinRegVld => dinRegVld,
              softReset => softReset,
              dinDly2 => dinDly2_6,  -- sfix16_En14
              tapout => tapout_6  -- sfix48_En30
              );

  u_FilterTap_8 : rx_demod_optimized_src_FilterTapSystolicWvldin
    PORT MAP( clk => clk,
              reset_x => reset_x,
              enb => enb,
              dinReg2_0_re => std_logic_vector(dlyLineOut2_6),  -- sfix16_En14
              coefIn_0 => coefIn(7),  -- sfix16_En16
              addin => std_logic_vector(dlyLineOut1_6),  -- sfix48_En30
              dinRegVld => dinRegVld,
              softReset => softReset,
              dinDly2 => dinDly2_7,  -- sfix16_En14
              tapout => tapout_7  -- sfix48_En30
              );

  u_FilterTap_9 : rx_demod_optimized_src_FilterTapSystolicWvldin
    PORT MAP( clk => clk,
              reset_x => reset_x,
              enb => enb,
              dinReg2_0_re => std_logic_vector(dlyLineOut2_7),  -- sfix16_En14
              coefIn_0 => coefIn(8),  -- sfix16_En16
              addin => std_logic_vector(dlyLineOut1_7),  -- sfix48_En30
              dinRegVld => dinRegVld,
              softReset => softReset,
              dinDly2 => dinDly2_8,  -- sfix16_En14
              tapout => tapout_8  -- sfix48_En30
              );

  u_FilterTap_10 : rx_demod_optimized_src_FilterTapSystolicWvldin
    PORT MAP( clk => clk,
              reset_x => reset_x,
              enb => enb,
              dinReg2_0_re => std_logic_vector(dlyLineOut2_8),  -- sfix16_En14
              coefIn_0 => coefIn(9),  -- sfix16_En16
              addin => std_logic_vector(dlyLineOut1_8),  -- sfix48_En30
              dinRegVld => dinRegVld,
              softReset => softReset,
              dinDly2 => dinDly2_9,  -- sfix16_En14
              tapout => tapout_9  -- sfix48_En30
              );

  u_FilterTap_11 : rx_demod_optimized_src_FilterTapSystolicWvldin
    PORT MAP( clk => clk,
              reset_x => reset_x,
              enb => enb,
              dinReg2_0_re => std_logic_vector(dlyLineOut2_9),  -- sfix16_En14
              coefIn_0 => coefIn(10),  -- sfix16_En16
              addin => std_logic_vector(dlyLineOut1_9),  -- sfix48_En30
              dinRegVld => dinRegVld,
              softReset => softReset,
              dinDly2 => dinDly2_10,  -- sfix16_En14
              tapout => tapout_10  -- sfix48_En30
              );

  u_FilterTap_12 : rx_demod_optimized_src_FilterTapSystolicWvldin
    PORT MAP( clk => clk,
              reset_x => reset_x,
              enb => enb,
              dinReg2_0_re => std_logic_vector(dlyLineOut2_10),  -- sfix16_En14
              coefIn_0 => coefIn(11),  -- sfix16_En16
              addin => std_logic_vector(dlyLineOut1_10),  -- sfix48_En30
              dinRegVld => dinRegVld,
              softReset => softReset,
              dinDly2 => dinDly2_11,  -- sfix16_En14
              tapout => tapout_11  -- sfix48_En30
              );

  u_FilterTap_13 : rx_demod_optimized_src_FilterTapSystolicWvldin
    PORT MAP( clk => clk,
              reset_x => reset_x,
              enb => enb,
              dinReg2_0_re => std_logic_vector(dlyLineOut2_11),  -- sfix16_En14
              coefIn_0 => coefIn(12),  -- sfix16_En16
              addin => std_logic_vector(dlyLineOut1_11),  -- sfix48_En30
              dinRegVld => dinRegVld,
              softReset => softReset,
              dinDly2 => dinDly2deadOut,  -- sfix16_En14
              tapout => tapout_12  -- sfix48_En30
              );

  intdelay_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset_x = '1' THEN
        intdelay_reg <= (OTHERS => '0');
      ELSIF enb = '1' THEN
        IF softReset = '1' THEN
          intdelay_reg <= (OTHERS => '0');
        ELSIF dinRegVld = '1' THEN
          intdelay_reg(0) <= dinRegVld;
          intdelay_reg(27 DOWNTO 1) <= intdelay_reg(26 DOWNTO 0);
        END IF;
      END IF;
    END IF;
  END PROCESS intdelay_process;

  vldShift <= intdelay_reg(27);

  vldOutTmp <= dinRegVld AND vldShift;

  ZERO_OUT <= to_signed(0, 33);

  addin <= to_signed(0, 48);

  dinDly2_signed <= signed(dinDly2);

  intdelay_1_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset_x = '1' THEN
        intdelay_reg_1 <= (OTHERS => to_signed(16#0000#, 16));
      ELSIF enb = '1' THEN
        IF softReset = '1' THEN
          intdelay_reg_1 <= (OTHERS => to_signed(16#0000#, 16));
        ELSIF dinRegVld = '1' THEN
          intdelay_reg_1(0) <= dinDly2_signed;
          intdelay_reg_1(1) <= intdelay_reg_1(0);
        END IF;
      END IF;
    END IF;
  END PROCESS intdelay_1_process;

  dlyLineOut2 <= intdelay_reg_1(1);

  tapout_signed <= signed(tapout);

  intdelay_2_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset_x = '1' THEN
        dlyLineOut1 <= to_signed(0, 48);
      ELSIF enb = '1' THEN
        IF softReset = '1' THEN
          dlyLineOut1 <= to_signed(0, 48);
        ELSIF dinRegVld = '1' THEN
          dlyLineOut1 <= tapout_signed;
        END IF;
      END IF;
    END IF;
  END PROCESS intdelay_2_process;


  dinDly2_signed_1 <= signed(dinDly2_1);

  intdelay_3_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset_x = '1' THEN
        intdelay_reg_2 <= (OTHERS => to_signed(16#0000#, 16));
      ELSIF enb = '1' THEN
        IF softReset = '1' THEN
          intdelay_reg_2 <= (OTHERS => to_signed(16#0000#, 16));
        ELSIF dinRegVld = '1' THEN
          intdelay_reg_2(0) <= dinDly2_signed_1;
          intdelay_reg_2(1) <= intdelay_reg_2(0);
        END IF;
      END IF;
    END IF;
  END PROCESS intdelay_3_process;

  dlyLineOut2_1 <= intdelay_reg_2(1);

  tapout_signed_1 <= signed(tapout_1);

  intdelay_4_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset_x = '1' THEN
        dlyLineOut1_1 <= to_signed(0, 48);
      ELSIF enb = '1' THEN
        IF softReset = '1' THEN
          dlyLineOut1_1 <= to_signed(0, 48);
        ELSIF dinRegVld = '1' THEN
          dlyLineOut1_1 <= tapout_signed_1;
        END IF;
      END IF;
    END IF;
  END PROCESS intdelay_4_process;


  dinDly2_signed_2 <= signed(dinDly2_2);

  intdelay_5_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset_x = '1' THEN
        intdelay_reg_3 <= (OTHERS => to_signed(16#0000#, 16));
      ELSIF enb = '1' THEN
        IF softReset = '1' THEN
          intdelay_reg_3 <= (OTHERS => to_signed(16#0000#, 16));
        ELSIF dinRegVld = '1' THEN
          intdelay_reg_3(0) <= dinDly2_signed_2;
          intdelay_reg_3(1) <= intdelay_reg_3(0);
        END IF;
      END IF;
    END IF;
  END PROCESS intdelay_5_process;

  dlyLineOut2_2 <= intdelay_reg_3(1);

  tapout_signed_2 <= signed(tapout_2);

  intdelay_6_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset_x = '1' THEN
        dlyLineOut1_2 <= to_signed(0, 48);
      ELSIF enb = '1' THEN
        IF softReset = '1' THEN
          dlyLineOut1_2 <= to_signed(0, 48);
        ELSIF dinRegVld = '1' THEN
          dlyLineOut1_2 <= tapout_signed_2;
        END IF;
      END IF;
    END IF;
  END PROCESS intdelay_6_process;


  dinDly2_signed_3 <= signed(dinDly2_3);

  intdelay_7_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset_x = '1' THEN
        intdelay_reg_4 <= (OTHERS => to_signed(16#0000#, 16));
      ELSIF enb = '1' THEN
        IF softReset = '1' THEN
          intdelay_reg_4 <= (OTHERS => to_signed(16#0000#, 16));
        ELSIF dinRegVld = '1' THEN
          intdelay_reg_4(0) <= dinDly2_signed_3;
          intdelay_reg_4(1) <= intdelay_reg_4(0);
        END IF;
      END IF;
    END IF;
  END PROCESS intdelay_7_process;

  dlyLineOut2_3 <= intdelay_reg_4(1);

  tapout_signed_3 <= signed(tapout_3);

  intdelay_8_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset_x = '1' THEN
        dlyLineOut1_3 <= to_signed(0, 48);
      ELSIF enb = '1' THEN
        IF softReset = '1' THEN
          dlyLineOut1_3 <= to_signed(0, 48);
        ELSIF dinRegVld = '1' THEN
          dlyLineOut1_3 <= tapout_signed_3;
        END IF;
      END IF;
    END IF;
  END PROCESS intdelay_8_process;


  dinDly2_signed_4 <= signed(dinDly2_4);

  intdelay_9_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset_x = '1' THEN
        intdelay_reg_5 <= (OTHERS => to_signed(16#0000#, 16));
      ELSIF enb = '1' THEN
        IF softReset = '1' THEN
          intdelay_reg_5 <= (OTHERS => to_signed(16#0000#, 16));
        ELSIF dinRegVld = '1' THEN
          intdelay_reg_5(0) <= dinDly2_signed_4;
          intdelay_reg_5(1) <= intdelay_reg_5(0);
        END IF;
      END IF;
    END IF;
  END PROCESS intdelay_9_process;

  dlyLineOut2_4 <= intdelay_reg_5(1);

  tapout_signed_4 <= signed(tapout_4);

  intdelay_10_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset_x = '1' THEN
        dlyLineOut1_4 <= to_signed(0, 48);
      ELSIF enb = '1' THEN
        IF softReset = '1' THEN
          dlyLineOut1_4 <= to_signed(0, 48);
        ELSIF dinRegVld = '1' THEN
          dlyLineOut1_4 <= tapout_signed_4;
        END IF;
      END IF;
    END IF;
  END PROCESS intdelay_10_process;


  dinDly2_signed_5 <= signed(dinDly2_5);

  intdelay_11_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset_x = '1' THEN
        intdelay_reg_6 <= (OTHERS => to_signed(16#0000#, 16));
      ELSIF enb = '1' THEN
        IF softReset = '1' THEN
          intdelay_reg_6 <= (OTHERS => to_signed(16#0000#, 16));
        ELSIF dinRegVld = '1' THEN
          intdelay_reg_6(0) <= dinDly2_signed_5;
          intdelay_reg_6(1) <= intdelay_reg_6(0);
        END IF;
      END IF;
    END IF;
  END PROCESS intdelay_11_process;

  dlyLineOut2_5 <= intdelay_reg_6(1);

  tapout_signed_5 <= signed(tapout_5);

  intdelay_12_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset_x = '1' THEN
        dlyLineOut1_5 <= to_signed(0, 48);
      ELSIF enb = '1' THEN
        IF softReset = '1' THEN
          dlyLineOut1_5 <= to_signed(0, 48);
        ELSIF dinRegVld = '1' THEN
          dlyLineOut1_5 <= tapout_signed_5;
        END IF;
      END IF;
    END IF;
  END PROCESS intdelay_12_process;


  dinDly2_signed_6 <= signed(dinDly2_6);

  intdelay_13_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset_x = '1' THEN
        intdelay_reg_7 <= (OTHERS => to_signed(16#0000#, 16));
      ELSIF enb = '1' THEN
        IF softReset = '1' THEN
          intdelay_reg_7 <= (OTHERS => to_signed(16#0000#, 16));
        ELSIF dinRegVld = '1' THEN
          intdelay_reg_7(0) <= dinDly2_signed_6;
          intdelay_reg_7(1) <= intdelay_reg_7(0);
        END IF;
      END IF;
    END IF;
  END PROCESS intdelay_13_process;

  dlyLineOut2_6 <= intdelay_reg_7(1);

  tapout_signed_6 <= signed(tapout_6);

  intdelay_14_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset_x = '1' THEN
        dlyLineOut1_6 <= to_signed(0, 48);
      ELSIF enb = '1' THEN
        IF softReset = '1' THEN
          dlyLineOut1_6 <= to_signed(0, 48);
        ELSIF dinRegVld = '1' THEN
          dlyLineOut1_6 <= tapout_signed_6;
        END IF;
      END IF;
    END IF;
  END PROCESS intdelay_14_process;


  dinDly2_signed_7 <= signed(dinDly2_7);

  intdelay_15_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset_x = '1' THEN
        intdelay_reg_8 <= (OTHERS => to_signed(16#0000#, 16));
      ELSIF enb = '1' THEN
        IF softReset = '1' THEN
          intdelay_reg_8 <= (OTHERS => to_signed(16#0000#, 16));
        ELSIF dinRegVld = '1' THEN
          intdelay_reg_8(0) <= dinDly2_signed_7;
          intdelay_reg_8(1) <= intdelay_reg_8(0);
        END IF;
      END IF;
    END IF;
  END PROCESS intdelay_15_process;

  dlyLineOut2_7 <= intdelay_reg_8(1);

  tapout_signed_7 <= signed(tapout_7);

  intdelay_16_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset_x = '1' THEN
        dlyLineOut1_7 <= to_signed(0, 48);
      ELSIF enb = '1' THEN
        IF softReset = '1' THEN
          dlyLineOut1_7 <= to_signed(0, 48);
        ELSIF dinRegVld = '1' THEN
          dlyLineOut1_7 <= tapout_signed_7;
        END IF;
      END IF;
    END IF;
  END PROCESS intdelay_16_process;


  dinDly2_signed_8 <= signed(dinDly2_8);

  intdelay_17_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset_x = '1' THEN
        intdelay_reg_9 <= (OTHERS => to_signed(16#0000#, 16));
      ELSIF enb = '1' THEN
        IF softReset = '1' THEN
          intdelay_reg_9 <= (OTHERS => to_signed(16#0000#, 16));
        ELSIF dinRegVld = '1' THEN
          intdelay_reg_9(0) <= dinDly2_signed_8;
          intdelay_reg_9(1) <= intdelay_reg_9(0);
        END IF;
      END IF;
    END IF;
  END PROCESS intdelay_17_process;

  dlyLineOut2_8 <= intdelay_reg_9(1);

  tapout_signed_8 <= signed(tapout_8);

  intdelay_18_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset_x = '1' THEN
        dlyLineOut1_8 <= to_signed(0, 48);
      ELSIF enb = '1' THEN
        IF softReset = '1' THEN
          dlyLineOut1_8 <= to_signed(0, 48);
        ELSIF dinRegVld = '1' THEN
          dlyLineOut1_8 <= tapout_signed_8;
        END IF;
      END IF;
    END IF;
  END PROCESS intdelay_18_process;


  dinDly2_signed_9 <= signed(dinDly2_9);

  intdelay_19_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset_x = '1' THEN
        intdelay_reg_10 <= (OTHERS => to_signed(16#0000#, 16));
      ELSIF enb = '1' THEN
        IF softReset = '1' THEN
          intdelay_reg_10 <= (OTHERS => to_signed(16#0000#, 16));
        ELSIF dinRegVld = '1' THEN
          intdelay_reg_10(0) <= dinDly2_signed_9;
          intdelay_reg_10(1) <= intdelay_reg_10(0);
        END IF;
      END IF;
    END IF;
  END PROCESS intdelay_19_process;

  dlyLineOut2_9 <= intdelay_reg_10(1);

  tapout_signed_9 <= signed(tapout_9);

  intdelay_20_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset_x = '1' THEN
        dlyLineOut1_9 <= to_signed(0, 48);
      ELSIF enb = '1' THEN
        IF softReset = '1' THEN
          dlyLineOut1_9 <= to_signed(0, 48);
        ELSIF dinRegVld = '1' THEN
          dlyLineOut1_9 <= tapout_signed_9;
        END IF;
      END IF;
    END IF;
  END PROCESS intdelay_20_process;


  dinDly2_signed_10 <= signed(dinDly2_10);

  intdelay_21_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset_x = '1' THEN
        intdelay_reg_11 <= (OTHERS => to_signed(16#0000#, 16));
      ELSIF enb = '1' THEN
        IF softReset = '1' THEN
          intdelay_reg_11 <= (OTHERS => to_signed(16#0000#, 16));
        ELSIF dinRegVld = '1' THEN
          intdelay_reg_11(0) <= dinDly2_signed_10;
          intdelay_reg_11(1) <= intdelay_reg_11(0);
        END IF;
      END IF;
    END IF;
  END PROCESS intdelay_21_process;

  dlyLineOut2_10 <= intdelay_reg_11(1);

  tapout_signed_10 <= signed(tapout_10);

  intdelay_22_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset_x = '1' THEN
        dlyLineOut1_10 <= to_signed(0, 48);
      ELSIF enb = '1' THEN
        IF softReset = '1' THEN
          dlyLineOut1_10 <= to_signed(0, 48);
        ELSIF dinRegVld = '1' THEN
          dlyLineOut1_10 <= tapout_signed_10;
        END IF;
      END IF;
    END IF;
  END PROCESS intdelay_22_process;


  dinDly2_signed_11 <= signed(dinDly2_11);

  intdelay_23_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset_x = '1' THEN
        intdelay_reg_12 <= (OTHERS => to_signed(16#0000#, 16));
      ELSIF enb = '1' THEN
        IF softReset = '1' THEN
          intdelay_reg_12 <= (OTHERS => to_signed(16#0000#, 16));
        ELSIF dinRegVld = '1' THEN
          intdelay_reg_12(0) <= dinDly2_signed_11;
          intdelay_reg_12(1) <= intdelay_reg_12(0);
        END IF;
      END IF;
    END IF;
  END PROCESS intdelay_23_process;

  dlyLineOut2_11 <= intdelay_reg_12(1);

  tapout_signed_11 <= signed(tapout_11);

  intdelay_24_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset_x = '1' THEN
        dlyLineOut1_11 <= to_signed(0, 48);
      ELSIF enb = '1' THEN
        IF softReset = '1' THEN
          dlyLineOut1_11 <= to_signed(0, 48);
        ELSIF dinRegVld = '1' THEN
          dlyLineOut1_11 <= tapout_signed_11;
        END IF;
      END IF;
    END IF;
  END PROCESS intdelay_24_process;


  tapout_signed_12 <= signed(tapout_12);

  dout_cast <= tapout_signed_12(32 DOWNTO 0);

  
  muxOut <= ZERO_OUT WHEN vldOutTmp = '0' ELSE
      dout_cast;

  intdelay_25_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset_x = '1' THEN
        dout_1_re_tmp <= to_signed(0, 33);
      ELSIF enb = '1' THEN
        IF softReset = '1' THEN
          dout_1_re_tmp <= to_signed(0, 33);
        ELSE 
          dout_1_re_tmp <= muxOut;
        END IF;
      END IF;
    END IF;
  END PROCESS intdelay_25_process;


  dout_1_re <= std_logic_vector(dout_1_re_tmp);

  intdelay_26_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset_x = '1' THEN
        doutVld <= '0';
      ELSIF enb = '1' THEN
        IF softReset = '1' THEN
          doutVld <= '0';
        ELSE 
          doutVld <= vldOutTmp;
        END IF;
      END IF;
    END IF;
  END PROCESS intdelay_26_process;


END rtl;

