# ALU_SYSYTEM_VERILOG_VERIFICATION
This project describes the complete testing and verification process for a parameterized Arithmetic Logic Unit (ALU) utilizing an advanced, class-based SystemVerilog verification environment. The core purpose is to confirm the operational accuracy and performance of the ALU implementation through a well-organized and scalable testing methodology.

## ALU DOC 
- Contains documentation for the project.

## ALU VERIFICATION PLAN 
- Contains the test plan for the project.

## ASSERTION PLAN 
- Contains the assertion plan for the project.

## COVERAGE PLAN
- Contains funtional coverage plan for the project.

##  TESTBENCH ARCHITECTURE
<img width="2766" height="2126" alt="GENERAL_TB" src="https://github.com/user-attachments/assets/7e022faf-fb4e-4cb0-853e-15bde6257ac2" />
