[INFO]: Current run directory is /openLANE_flow/designs/picorv32a/runs/18-11_14-41
[INFO]: Preparing LEF Files
[INFO]: Extracting the number of available metal layers from /home/vsduser/Desktop/work/tools/openlane_working_dir/pdks/sky130A/libs.ref/sky130_fd_sc_hd/techlef/sky130_fd_sc_hd.tlef
[INFO]: The number of available metal layers is 6
[INFO]: The available metal layers are li1 met1 met2 met3 met4 met5
[INFO]: Merging LEF Files...
[INFO]: Merging the following extra LEFs: /openLANE_flow/designs/picorv32a/src/sky130_vsdinv.lef
[INFO]: Trimming Liberty...
[INFO]: Generating Exclude List...
[INFO]: Storing configs into config.tcl ...
[INFO]: Preparation complete
[INFO]: Running Floorplanning...
[INFO]: Running Initial Floorplanning...
[INFO]: current step index: 1
[ERROR]: during executing: "openroad -exit /openLANE_flow/scripts/openroad/or_floorplan.tcl |& tee >&@stdout /openLANE_flow/designs/picorv32a/runs/18-11_14-41/logs/floorplan/1-verilog2def.openroad.log"
[ERROR]: Exit code: 1
[ERROR]: Last 10 lines:
child process exited abnormally

[ERROR]: Please check openroad  log file
[ERROR]: Dumping to /openLANE_flow/designs/picorv32a/runs/18-11_14-41/error.log
[INFO]: Calculating Runtime From the Start...
[INFO]: Flow failed for picorv32a/18-11_14-41 in 0h1m2s
[INFO]: Generating Final Summary Report...
[INFO]: Design Name: picorv32a
Run Directory: /openLANE_flow/designs/picorv32a/runs/18-11_14-41
Source not found.
----------------------------------------

LVS Summary:
Source: /openLANE_flow/designs/picorv32a/runs/18-11_14-41/results/lvs/picorv32a.lvs_parsed.gds.log
Source not found.
----------------------------------------

Antenna Summary:
No antenna report found.
[INFO]: check full report here: /openLANE_flow/designs/picorv32a/runs/18-11_14-41/reports/final_summary_report.csv
[ERROR]: Flow Failed.
[INFO]: Running Initial Floorplanning...
[INFO]: current step index: 2
[ERROR]: during executing: "openroad -exit /openLANE_flow/scripts/openroad/or_floorplan.tcl |& tee >&@stdout /openLANE_flow/designs/picorv32a/runs/18-11_14-41/logs/floorplan/2-verilog2def.openroad.log"
[ERROR]: Exit code: 1
[ERROR]: Last 10 lines:
child process exited abnormally

[ERROR]: Please check openroad  log file
[ERROR]: Dumping to /openLANE_flow/designs/picorv32a/runs/18-11_14-41/error.log
[INFO]: Running Synthesis...
[INFO]: current step index: 3
[INFO]: Changing netlist from 0 to /openLANE_flow/designs/picorv32a/runs/18-11_14-41/results/synthesis/picorv32a.synthesis.v
[INFO]: Running Static Timing Analysis...
[INFO]: current step index: 4
[INFO]: Synthesis was successful
[INFO]: Running Initial Floorplanning...
[INFO]: current step index: 5
[INFO]: Core area width: 649.52
[INFO]: Core area height: 647.36
[INFO]: Changing layout from 0 to /openLANE_flow/designs/picorv32a/runs/18-11_14-41/tmp/floorplan/5-verilog2def_openroad.def
[INFO]: Running IO Placement...
[INFO]: current step index: 6
[INFO]: Changing layout from /openLANE_flow/designs/picorv32a/runs/18-11_14-41/tmp/floorplan/5-verilog2def_openroad.def to /openLANE_flow/designs/picorv32a/runs/18-11_14-41/tmp/floorplan/6-ioPlacer.def
[INFO]: Running Tap/Decap Insertion...
[INFO]: current step index: 7
[INFO]: Changing layout from /openLANE_flow/designs/picorv32a/runs/18-11_14-41/tmp/floorplan/6-ioPlacer.def to /openLANE_flow/designs/picorv32a/runs/18-11_14-41/results/floorplan/picorv32a.floorplan.def
[INFO]: Running Placement...
[INFO]: Running Global Placement...
[INFO]: current step index: 8
[INFO]: Global placement was successful
[INFO]: Changing layout from /openLANE_flow/designs/picorv32a/runs/18-11_14-41/results/floorplan/picorv32a.floorplan.def to /openLANE_flow/designs/picorv32a/runs/18-11_14-41/tmp/placement/8-replace.def
[INFO]: Skipping OpenPhySyn Timing Optimizations.
[INFO]: Running Resizer Design Optimizations...
[INFO]: Generating Exclude List...
[INFO]: Creating ::env(DONT_USE_CELLS)...
[INFO]: Changing layout from /openLANE_flow/designs/picorv32a/runs/18-11_14-41/tmp/placement/8-replace.def to /openLANE_flow/designs/picorv32a/runs/18-11_14-41/tmp/placement/8-resizer.def
[INFO]: Writing Verilog...
[INFO]: current step index: 9
[INFO]: Changing netlist from /openLANE_flow/designs/picorv32a/runs/18-11_14-41/results/synthesis/picorv32a.synthesis.v to /openLANE_flow/designs/picorv32a/runs/18-11_14-41/results/synthesis/picorv32a.synthesis_optimized.v
[INFO]: Running Static Timing Analysis...
[INFO]: current step index: 10
[INFO]: Running Detailed Placement...
[INFO]: current step index: 11
[INFO]: Changing layout from /openLANE_flow/designs/picorv32a/runs/18-11_14-41/tmp/placement/8-resizer.def to /openLANE_flow/designs/picorv32a/runs/18-11_14-41/results/placement/picorv32a.placement.def
[INFO]: Changing layout from /openLANE_flow/designs/picorv32a/runs/18-11_14-41/results/placement/picorv32a.placement.def to /openLANE_flow/designs/picorv32a/runs/18-11_14-41/results/placement/picorv32a.placement.def
[INFO]: Taking a Screenshot of the Layout Using Klayout...
[INFO]: current step index: 12
[INFO]: Screenshot taken.
