multiline_comment|/* &n; * This file is subject to the terms and conditions of the GNU General Public&n; * License.  See the file &quot;COPYING&quot; in the main directory of this archive&n; * for more details.&n; *&n; * Copyright (C) 2000 Silicon Graphics, Inc.&n; * Copyright (C) 2000 by Jack Steiner (steiner@sgi.com)&n; * Copyright (C) 2000 Kanoj Sarcar (kanoj@sgi.com)&n; */
macro_line|#include &lt;asm/io.h&gt;
macro_line|#include &lt;linux/pci.h&gt;
r_static
r_inline
r_void
op_star
DECL|function|sn1_io_addr
id|sn1_io_addr
c_func
(paren
r_int
r_int
id|port
)paren
(brace
r_if
c_cond
(paren
op_logical_neg
id|IS_RUNNING_ON_SIMULATOR
c_func
(paren
)paren
)paren
(brace
r_return
(paren
r_void
op_star
)paren
(paren
id|port
op_or
id|__IA64_UNCACHED_OFFSET
)paren
suffix:semicolon
)brace
r_else
(brace
r_int
r_int
id|io_base
suffix:semicolon
r_int
r_int
id|addr
suffix:semicolon
multiline_comment|/*&n; &t;&t; * word align port, but need more than 10 bits&n; &t;&t; * for accessing registers in bedrock local block&n; &t;&t; * (so we don&squot;t do port&amp;0xfff)&n; &t;&t; */
r_if
c_cond
(paren
id|port
op_ge
l_int|0x1f0
op_logical_and
id|port
op_le
l_int|0x1f7
op_logical_or
id|port
op_eq
l_int|0x3f6
op_logical_or
id|port
op_eq
l_int|0x3f7
)paren
(brace
id|io_base
op_assign
id|__IA64_UNCACHED_OFFSET
op_or
l_int|0x00000FFFFC000000
suffix:semicolon
id|addr
op_assign
id|io_base
op_or
(paren
(paren
id|port
op_rshift
l_int|2
)paren
op_lshift
l_int|12
)paren
op_or
(paren
id|port
op_amp
l_int|0xfff
)paren
suffix:semicolon
)brace
r_else
(brace
id|addr
op_assign
id|__ia64_get_io_port_base
c_func
(paren
)paren
op_or
(paren
(paren
id|port
op_rshift
l_int|2
)paren
op_lshift
l_int|2
)paren
suffix:semicolon
)brace
r_return
(paren
r_void
op_star
)paren
id|addr
suffix:semicolon
)brace
)brace
r_int
r_int
DECL|function|sn1_inb
id|sn1_inb
(paren
r_int
r_int
id|port
)paren
(brace
r_volatile
r_int
r_char
op_star
id|addr
op_assign
id|sn1_io_addr
c_func
(paren
id|port
)paren
suffix:semicolon
r_int
r_char
id|ret
suffix:semicolon
id|ret
op_assign
op_star
id|addr
suffix:semicolon
id|__ia64_mf_a
c_func
(paren
)paren
suffix:semicolon
r_return
id|ret
suffix:semicolon
)brace
r_int
r_int
DECL|function|sn1_inw
id|sn1_inw
(paren
r_int
r_int
id|port
)paren
(brace
r_volatile
r_int
r_int
op_star
id|addr
op_assign
id|sn1_io_addr
c_func
(paren
id|port
)paren
suffix:semicolon
r_int
r_int
id|ret
suffix:semicolon
id|ret
op_assign
op_star
id|addr
suffix:semicolon
id|__ia64_mf_a
c_func
(paren
)paren
suffix:semicolon
r_return
id|ret
suffix:semicolon
)brace
r_int
r_int
DECL|function|sn1_inl
id|sn1_inl
(paren
r_int
r_int
id|port
)paren
(brace
r_volatile
r_int
r_int
op_star
id|addr
op_assign
id|sn1_io_addr
c_func
(paren
id|port
)paren
suffix:semicolon
r_int
r_int
id|ret
suffix:semicolon
id|ret
op_assign
op_star
id|addr
suffix:semicolon
id|__ia64_mf_a
c_func
(paren
)paren
suffix:semicolon
r_return
id|ret
suffix:semicolon
)brace
r_void
DECL|function|sn1_outb
id|sn1_outb
(paren
r_int
r_char
id|val
comma
r_int
r_int
id|port
)paren
(brace
r_volatile
r_int
r_char
op_star
id|addr
op_assign
id|sn1_io_addr
c_func
(paren
id|port
)paren
suffix:semicolon
op_star
id|addr
op_assign
id|val
suffix:semicolon
id|__ia64_mf_a
c_func
(paren
)paren
suffix:semicolon
)brace
r_void
DECL|function|sn1_outw
id|sn1_outw
(paren
r_int
r_int
id|val
comma
r_int
r_int
id|port
)paren
(brace
r_volatile
r_int
r_int
op_star
id|addr
op_assign
id|sn1_io_addr
c_func
(paren
id|port
)paren
suffix:semicolon
op_star
id|addr
op_assign
id|val
suffix:semicolon
id|__ia64_mf_a
c_func
(paren
)paren
suffix:semicolon
)brace
r_void
DECL|function|sn1_outl
id|sn1_outl
(paren
r_int
r_int
id|val
comma
r_int
r_int
id|port
)paren
(brace
r_volatile
r_int
r_int
op_star
id|addr
op_assign
id|sn1_io_addr
c_func
(paren
id|port
)paren
suffix:semicolon
op_star
id|addr
op_assign
id|val
suffix:semicolon
id|__ia64_mf_a
c_func
(paren
)paren
suffix:semicolon
)brace
eof
