# SystemVerilog-Async-FIFO
Asynchronous FIFO implementation in SystemVerilog handling Clock Domain Crossing (CDC) with Gray Code pointers and 2-stage synchronizers
