
USB_BULK_TEST.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00002d9c  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         000000be  00802000  00002d9c  00002e30  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000db0  008020be  008020be  00002eee  2**2
                  ALLOC
  3 .comment      00000030  00000000  00000000  00002eee  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  00002f20  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 00000518  00000000  00000000  00002f60  2**3
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   0000b881  00000000  00000000  00003478  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00001e39  00000000  00000000  0000ecf9  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   000096db  00000000  00000000  00010b32  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00000b04  00000000  00000000  0001a210  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    0002fce0  00000000  00000000  0001ad14  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00002544  00000000  00000000  0004a9f4  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000438  00000000  00000000  0004cf38  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_macro  0000bdd8  00000000  00000000  0004d370  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	24 c1       	rjmp	.+584    	; 0x24a <__ctors_end>
       2:	00 00       	nop
       4:	3e c1       	rjmp	.+636    	; 0x282 <__bad_interrupt>
       6:	00 00       	nop
       8:	3c c1       	rjmp	.+632    	; 0x282 <__bad_interrupt>
       a:	00 00       	nop
       c:	3a c1       	rjmp	.+628    	; 0x282 <__bad_interrupt>
       e:	00 00       	nop
      10:	38 c1       	rjmp	.+624    	; 0x282 <__bad_interrupt>
      12:	00 00       	nop
      14:	36 c1       	rjmp	.+620    	; 0x282 <__bad_interrupt>
      16:	00 00       	nop
      18:	0c 94 ce 08 	jmp	0x119c	; 0x119c <__vector_6>
      1c:	32 c1       	rjmp	.+612    	; 0x282 <__bad_interrupt>
      1e:	00 00       	nop
      20:	30 c1       	rjmp	.+608    	; 0x282 <__bad_interrupt>
      22:	00 00       	nop
      24:	2e c1       	rjmp	.+604    	; 0x282 <__bad_interrupt>
      26:	00 00       	nop
      28:	2c c1       	rjmp	.+600    	; 0x282 <__bad_interrupt>
      2a:	00 00       	nop
      2c:	2a c1       	rjmp	.+596    	; 0x282 <__bad_interrupt>
      2e:	00 00       	nop
      30:	28 c1       	rjmp	.+592    	; 0x282 <__bad_interrupt>
      32:	00 00       	nop
      34:	26 c1       	rjmp	.+588    	; 0x282 <__bad_interrupt>
      36:	00 00       	nop
      38:	24 c1       	rjmp	.+584    	; 0x282 <__bad_interrupt>
      3a:	00 00       	nop
      3c:	22 c1       	rjmp	.+580    	; 0x282 <__bad_interrupt>
      3e:	00 00       	nop
      40:	20 c1       	rjmp	.+576    	; 0x282 <__bad_interrupt>
      42:	00 00       	nop
      44:	1e c1       	rjmp	.+572    	; 0x282 <__bad_interrupt>
      46:	00 00       	nop
      48:	1c c1       	rjmp	.+568    	; 0x282 <__bad_interrupt>
      4a:	00 00       	nop
      4c:	1a c1       	rjmp	.+564    	; 0x282 <__bad_interrupt>
      4e:	00 00       	nop
      50:	18 c1       	rjmp	.+560    	; 0x282 <__bad_interrupt>
      52:	00 00       	nop
      54:	16 c1       	rjmp	.+556    	; 0x282 <__bad_interrupt>
      56:	00 00       	nop
      58:	14 c1       	rjmp	.+552    	; 0x282 <__bad_interrupt>
      5a:	00 00       	nop
      5c:	12 c1       	rjmp	.+548    	; 0x282 <__bad_interrupt>
      5e:	00 00       	nop
      60:	0c 94 bf 09 	jmp	0x137e	; 0x137e <__vector_24>
      64:	0e c1       	rjmp	.+540    	; 0x282 <__bad_interrupt>
      66:	00 00       	nop
      68:	0c c1       	rjmp	.+536    	; 0x282 <__bad_interrupt>
      6a:	00 00       	nop
      6c:	0a c1       	rjmp	.+532    	; 0x282 <__bad_interrupt>
      6e:	00 00       	nop
      70:	08 c1       	rjmp	.+528    	; 0x282 <__bad_interrupt>
      72:	00 00       	nop
      74:	06 c1       	rjmp	.+524    	; 0x282 <__bad_interrupt>
      76:	00 00       	nop
      78:	04 c1       	rjmp	.+520    	; 0x282 <__bad_interrupt>
      7a:	00 00       	nop
      7c:	02 c1       	rjmp	.+516    	; 0x282 <__bad_interrupt>
      7e:	00 00       	nop
      80:	00 c1       	rjmp	.+512    	; 0x282 <__bad_interrupt>
      82:	00 00       	nop
      84:	fe c0       	rjmp	.+508    	; 0x282 <__bad_interrupt>
      86:	00 00       	nop
      88:	fc c0       	rjmp	.+504    	; 0x282 <__bad_interrupt>
      8a:	00 00       	nop
      8c:	fa c0       	rjmp	.+500    	; 0x282 <__bad_interrupt>
      8e:	00 00       	nop
      90:	f8 c0       	rjmp	.+496    	; 0x282 <__bad_interrupt>
      92:	00 00       	nop
      94:	f6 c0       	rjmp	.+492    	; 0x282 <__bad_interrupt>
      96:	00 00       	nop
      98:	f4 c0       	rjmp	.+488    	; 0x282 <__bad_interrupt>
      9a:	00 00       	nop
      9c:	f2 c0       	rjmp	.+484    	; 0x282 <__bad_interrupt>
      9e:	00 00       	nop
      a0:	f0 c0       	rjmp	.+480    	; 0x282 <__bad_interrupt>
      a2:	00 00       	nop
      a4:	ee c0       	rjmp	.+476    	; 0x282 <__bad_interrupt>
      a6:	00 00       	nop
      a8:	ec c0       	rjmp	.+472    	; 0x282 <__bad_interrupt>
      aa:	00 00       	nop
      ac:	ea c0       	rjmp	.+468    	; 0x282 <__bad_interrupt>
      ae:	00 00       	nop
      b0:	e8 c0       	rjmp	.+464    	; 0x282 <__bad_interrupt>
      b2:	00 00       	nop
      b4:	e6 c0       	rjmp	.+460    	; 0x282 <__bad_interrupt>
      b6:	00 00       	nop
      b8:	e4 c0       	rjmp	.+456    	; 0x282 <__bad_interrupt>
      ba:	00 00       	nop
      bc:	e2 c0       	rjmp	.+452    	; 0x282 <__bad_interrupt>
      be:	00 00       	nop
      c0:	e0 c0       	rjmp	.+448    	; 0x282 <__bad_interrupt>
      c2:	00 00       	nop
      c4:	de c0       	rjmp	.+444    	; 0x282 <__bad_interrupt>
      c6:	00 00       	nop
      c8:	dc c0       	rjmp	.+440    	; 0x282 <__bad_interrupt>
      ca:	00 00       	nop
      cc:	da c0       	rjmp	.+436    	; 0x282 <__bad_interrupt>
      ce:	00 00       	nop
      d0:	d8 c0       	rjmp	.+432    	; 0x282 <__bad_interrupt>
      d2:	00 00       	nop
      d4:	d6 c0       	rjmp	.+428    	; 0x282 <__bad_interrupt>
      d6:	00 00       	nop
      d8:	d4 c0       	rjmp	.+424    	; 0x282 <__bad_interrupt>
      da:	00 00       	nop
      dc:	d2 c0       	rjmp	.+420    	; 0x282 <__bad_interrupt>
      de:	00 00       	nop
      e0:	d0 c0       	rjmp	.+416    	; 0x282 <__bad_interrupt>
      e2:	00 00       	nop
      e4:	ce c0       	rjmp	.+412    	; 0x282 <__bad_interrupt>
      e6:	00 00       	nop
      e8:	cc c0       	rjmp	.+408    	; 0x282 <__bad_interrupt>
      ea:	00 00       	nop
      ec:	ca c0       	rjmp	.+404    	; 0x282 <__bad_interrupt>
      ee:	00 00       	nop
      f0:	c8 c0       	rjmp	.+400    	; 0x282 <__bad_interrupt>
      f2:	00 00       	nop
      f4:	c6 c0       	rjmp	.+396    	; 0x282 <__bad_interrupt>
      f6:	00 00       	nop
      f8:	c4 c0       	rjmp	.+392    	; 0x282 <__bad_interrupt>
      fa:	00 00       	nop
      fc:	c2 c0       	rjmp	.+388    	; 0x282 <__bad_interrupt>
      fe:	00 00       	nop
     100:	c0 c0       	rjmp	.+384    	; 0x282 <__bad_interrupt>
     102:	00 00       	nop
     104:	be c0       	rjmp	.+380    	; 0x282 <__bad_interrupt>
     106:	00 00       	nop
     108:	bc c0       	rjmp	.+376    	; 0x282 <__bad_interrupt>
     10a:	00 00       	nop
     10c:	ba c0       	rjmp	.+372    	; 0x282 <__bad_interrupt>
     10e:	00 00       	nop
     110:	b8 c0       	rjmp	.+368    	; 0x282 <__bad_interrupt>
     112:	00 00       	nop
     114:	b6 c0       	rjmp	.+364    	; 0x282 <__bad_interrupt>
     116:	00 00       	nop
     118:	b4 c0       	rjmp	.+360    	; 0x282 <__bad_interrupt>
     11a:	00 00       	nop
     11c:	84 c4       	rjmp	.+2312   	; 0xa26 <__vector_71>
     11e:	00 00       	nop
     120:	b0 c0       	rjmp	.+352    	; 0x282 <__bad_interrupt>
     122:	00 00       	nop
     124:	ae c0       	rjmp	.+348    	; 0x282 <__bad_interrupt>
     126:	00 00       	nop
     128:	ac c0       	rjmp	.+344    	; 0x282 <__bad_interrupt>
     12a:	00 00       	nop
     12c:	aa c0       	rjmp	.+340    	; 0x282 <__bad_interrupt>
     12e:	00 00       	nop
     130:	a8 c0       	rjmp	.+336    	; 0x282 <__bad_interrupt>
     132:	00 00       	nop
     134:	a6 c0       	rjmp	.+332    	; 0x282 <__bad_interrupt>
     136:	00 00       	nop
     138:	a4 c0       	rjmp	.+328    	; 0x282 <__bad_interrupt>
     13a:	00 00       	nop
     13c:	a2 c0       	rjmp	.+324    	; 0x282 <__bad_interrupt>
     13e:	00 00       	nop
     140:	a0 c0       	rjmp	.+320    	; 0x282 <__bad_interrupt>
     142:	00 00       	nop
     144:	9e c0       	rjmp	.+316    	; 0x282 <__bad_interrupt>
     146:	00 00       	nop
     148:	9c c0       	rjmp	.+312    	; 0x282 <__bad_interrupt>
     14a:	00 00       	nop
     14c:	0c 94 1f 09 	jmp	0x123e	; 0x123e <__vector_83>
     150:	98 c0       	rjmp	.+304    	; 0x282 <__bad_interrupt>
     152:	00 00       	nop
     154:	96 c0       	rjmp	.+300    	; 0x282 <__bad_interrupt>
     156:	00 00       	nop
     158:	94 c0       	rjmp	.+296    	; 0x282 <__bad_interrupt>
     15a:	00 00       	nop
     15c:	92 c0       	rjmp	.+292    	; 0x282 <__bad_interrupt>
     15e:	00 00       	nop
     160:	90 c0       	rjmp	.+288    	; 0x282 <__bad_interrupt>
     162:	00 00       	nop
     164:	8e c0       	rjmp	.+284    	; 0x282 <__bad_interrupt>
     166:	00 00       	nop
     168:	8c c0       	rjmp	.+280    	; 0x282 <__bad_interrupt>
     16a:	00 00       	nop
     16c:	8a c0       	rjmp	.+276    	; 0x282 <__bad_interrupt>
     16e:	00 00       	nop
     170:	88 c0       	rjmp	.+272    	; 0x282 <__bad_interrupt>
     172:	00 00       	nop
     174:	86 c0       	rjmp	.+268    	; 0x282 <__bad_interrupt>
     176:	00 00       	nop
     178:	84 c0       	rjmp	.+264    	; 0x282 <__bad_interrupt>
     17a:	00 00       	nop
     17c:	82 c0       	rjmp	.+260    	; 0x282 <__bad_interrupt>
     17e:	00 00       	nop
     180:	80 c0       	rjmp	.+256    	; 0x282 <__bad_interrupt>
     182:	00 00       	nop
     184:	7e c0       	rjmp	.+252    	; 0x282 <__bad_interrupt>
     186:	00 00       	nop
     188:	7c c0       	rjmp	.+248    	; 0x282 <__bad_interrupt>
     18a:	00 00       	nop
     18c:	7a c0       	rjmp	.+244    	; 0x282 <__bad_interrupt>
     18e:	00 00       	nop
     190:	78 c0       	rjmp	.+240    	; 0x282 <__bad_interrupt>
     192:	00 00       	nop
     194:	76 c0       	rjmp	.+236    	; 0x282 <__bad_interrupt>
     196:	00 00       	nop
     198:	74 c0       	rjmp	.+232    	; 0x282 <__bad_interrupt>
     19a:	00 00       	nop
     19c:	72 c0       	rjmp	.+228    	; 0x282 <__bad_interrupt>
     19e:	00 00       	nop
     1a0:	70 c0       	rjmp	.+224    	; 0x282 <__bad_interrupt>
     1a2:	00 00       	nop
     1a4:	6e c0       	rjmp	.+220    	; 0x282 <__bad_interrupt>
     1a6:	00 00       	nop
     1a8:	6c c0       	rjmp	.+216    	; 0x282 <__bad_interrupt>
     1aa:	00 00       	nop
     1ac:	6a c0       	rjmp	.+212    	; 0x282 <__bad_interrupt>
     1ae:	00 00       	nop
     1b0:	68 c0       	rjmp	.+208    	; 0x282 <__bad_interrupt>
     1b2:	00 00       	nop
     1b4:	66 c0       	rjmp	.+204    	; 0x282 <__bad_interrupt>
     1b6:	00 00       	nop
     1b8:	64 c0       	rjmp	.+200    	; 0x282 <__bad_interrupt>
     1ba:	00 00       	nop
     1bc:	62 c0       	rjmp	.+196    	; 0x282 <__bad_interrupt>
     1be:	00 00       	nop
     1c0:	60 c0       	rjmp	.+192    	; 0x282 <__bad_interrupt>
     1c2:	00 00       	nop
     1c4:	5e c0       	rjmp	.+188    	; 0x282 <__bad_interrupt>
     1c6:	00 00       	nop
     1c8:	5c c0       	rjmp	.+184    	; 0x282 <__bad_interrupt>
     1ca:	00 00       	nop
     1cc:	5a c0       	rjmp	.+180    	; 0x282 <__bad_interrupt>
     1ce:	00 00       	nop
     1d0:	58 c0       	rjmp	.+176    	; 0x282 <__bad_interrupt>
     1d2:	00 00       	nop
     1d4:	56 c0       	rjmp	.+172    	; 0x282 <__bad_interrupt>
     1d6:	00 00       	nop
     1d8:	54 c0       	rjmp	.+168    	; 0x282 <__bad_interrupt>
     1da:	00 00       	nop
     1dc:	52 c0       	rjmp	.+164    	; 0x282 <__bad_interrupt>
     1de:	00 00       	nop
     1e0:	50 c0       	rjmp	.+160    	; 0x282 <__bad_interrupt>
     1e2:	00 00       	nop
     1e4:	4e c0       	rjmp	.+156    	; 0x282 <__bad_interrupt>
     1e6:	00 00       	nop
     1e8:	4c c0       	rjmp	.+152    	; 0x282 <__bad_interrupt>
     1ea:	00 00       	nop
     1ec:	4a c0       	rjmp	.+148    	; 0x282 <__bad_interrupt>
     1ee:	00 00       	nop
     1f0:	48 c0       	rjmp	.+144    	; 0x282 <__bad_interrupt>
     1f2:	00 00       	nop
     1f4:	0c 94 e3 14 	jmp	0x29c6	; 0x29c6 <__vector_125>
     1f8:	0c 94 9d 15 	jmp	0x2b3a	; 0x2b3a <__vector_126>
     1fc:	d6 0b       	sbc	r29, r22
     1fe:	da 0b       	sbc	r29, r26
     200:	16 0c       	add	r1, r6
     202:	52 0c       	add	r5, r2
     204:	5b 0c       	add	r5, r11
     206:	60 0c       	add	r6, r0
     208:	a4 0c       	add	r10, r4
     20a:	a9 0c       	add	r10, r9
     20c:	06 0c       	add	r0, r6
     20e:	08 0c       	add	r0, r8
     210:	0a 0c       	add	r0, r10
     212:	0c 0c       	add	r0, r12
     214:	0e 0c       	add	r0, r14
     216:	10 0c       	add	r1, r0
     218:	12 0c       	add	r1, r2
     21a:	14 0c       	add	r1, r4
     21c:	42 0c       	add	r4, r2
     21e:	44 0c       	add	r4, r4
     220:	46 0c       	add	r4, r6
     222:	48 0c       	add	r4, r8
     224:	4a 0c       	add	r4, r10
     226:	4c 0c       	add	r4, r12
     228:	4e 0c       	add	r4, r14
     22a:	50 0c       	add	r5, r0
     22c:	6c 0c       	add	r6, r12
     22e:	74 0c       	add	r7, r4
     230:	7c 0c       	add	r7, r12
     232:	87 0c       	add	r8, r7
     234:	89 0c       	add	r8, r9
     236:	8b 0c       	add	r8, r11
     238:	93 0c       	add	r9, r3
     23a:	9b 0c       	add	r9, r11
     23c:	21 10       	cpse	r2, r1
     23e:	24 10       	cpse	r2, r4
     240:	27 10       	cpse	r2, r7
     242:	2a 10       	cpse	r2, r10
     244:	2d 10       	cpse	r2, r13
     246:	30 10       	cpse	r3, r0
     248:	33 10       	cpse	r3, r3

0000024a <__ctors_end>:
     24a:	11 24       	eor	r1, r1
     24c:	1f be       	out	0x3f, r1	; 63
     24e:	cf ef       	ldi	r28, 0xFF	; 255
     250:	cd bf       	out	0x3d, r28	; 61
     252:	df e2       	ldi	r29, 0x2F	; 47
     254:	de bf       	out	0x3e, r29	; 62

00000256 <__do_copy_data>:
     256:	10 e2       	ldi	r17, 0x20	; 32
     258:	a0 e0       	ldi	r26, 0x00	; 0
     25a:	b0 e2       	ldi	r27, 0x20	; 32
     25c:	ec e9       	ldi	r30, 0x9C	; 156
     25e:	fd e2       	ldi	r31, 0x2D	; 45
     260:	02 c0       	rjmp	.+4      	; 0x266 <__do_copy_data+0x10>
     262:	05 90       	lpm	r0, Z+
     264:	0d 92       	st	X+, r0
     266:	ae 3b       	cpi	r26, 0xBE	; 190
     268:	b1 07       	cpc	r27, r17
     26a:	d9 f7       	brne	.-10     	; 0x262 <__do_copy_data+0xc>

0000026c <__do_clear_bss>:
     26c:	2e e2       	ldi	r18, 0x2E	; 46
     26e:	ae eb       	ldi	r26, 0xBE	; 190
     270:	b0 e2       	ldi	r27, 0x20	; 32
     272:	01 c0       	rjmp	.+2      	; 0x276 <.do_clear_bss_start>

00000274 <.do_clear_bss_loop>:
     274:	1d 92       	st	X+, r1

00000276 <.do_clear_bss_start>:
     276:	ae 36       	cpi	r26, 0x6E	; 110
     278:	b2 07       	cpc	r27, r18
     27a:	e1 f7       	brne	.-8      	; 0x274 <.do_clear_bss_loop>
     27c:	7f d2       	rcall	.+1278   	; 0x77c <main>
     27e:	0c 94 cc 16 	jmp	0x2d98	; 0x2d98 <_exit>

00000282 <__bad_interrupt>:
     282:	be ce       	rjmp	.-644    	; 0x0 <__vectors>

00000284 <tiny_calibration_init>:
	}

int tiny_distance_from_centre(unsigned int point){
	int midVal = point-12000;
	return midVal < 0 ? -midVal : midVal;
}
     284:	1f 93       	push	r17
     286:	cf 93       	push	r28
     288:	df 93       	push	r29
     28a:	c0 e5       	ldi	r28, 0x50	; 80
     28c:	d0 e0       	ldi	r29, 0x00	; 0
     28e:	14 e0       	ldi	r17, 0x04	; 4
     290:	1e 83       	std	Y+6, r17	; 0x06
     292:	8c e1       	ldi	r24, 0x1C	; 28
     294:	82 d3       	rcall	.+1796   	; 0x99a <ReadCalibrationByte>
     296:	e0 e6       	ldi	r30, 0x60	; 96
     298:	f0 e0       	ldi	r31, 0x00	; 0
     29a:	83 83       	std	Z+3, r24	; 0x03
     29c:	8b eb       	ldi	r24, 0xBB	; 187
     29e:	86 83       	std	Z+6, r24	; 0x06
     2a0:	80 e8       	ldi	r24, 0x80	; 128
     2a2:	85 83       	std	Z+5, r24	; 0x05
     2a4:	81 e0       	ldi	r24, 0x01	; 1
     2a6:	80 83       	st	Z, r24
     2a8:	88 ed       	ldi	r24, 0xD8	; 216
     2aa:	84 bf       	out	0x34, r24	; 52
     2ac:	10 93 41 00 	sts	0x0041, r17	; 0x800041 <__TEXT_REGION_LENGTH__+0x700041>
     2b0:	83 e0       	ldi	r24, 0x03	; 3
     2b2:	88 83       	st	Y, r24
     2b4:	e0 e5       	ldi	r30, 0x50	; 80
     2b6:	f0 e0       	ldi	r31, 0x00	; 0
     2b8:	81 81       	ldd	r24, Z+1	; 0x01
     2ba:	83 30       	cpi	r24, 0x03	; 3
     2bc:	e9 f7       	brne	.-6      	; 0x2b8 <tiny_calibration_init+0x34>
     2be:	e0 e5       	ldi	r30, 0x50	; 80
     2c0:	f0 e0       	ldi	r31, 0x00	; 0
     2c2:	80 81       	ld	r24, Z
     2c4:	81 60       	ori	r24, 0x01	; 1
     2c6:	80 83       	st	Z, r24
     2c8:	88 e1       	ldi	r24, 0x18	; 24
     2ca:	85 83       	std	Z+5, r24	; 0x05
     2cc:	81 81       	ldd	r24, Z+1	; 0x01
     2ce:	80 ff       	sbrs	r24, 0
     2d0:	fd cf       	rjmp	.-6      	; 0x2cc <tiny_calibration_init+0x48>
     2d2:	e0 e5       	ldi	r30, 0x50	; 80
     2d4:	f0 e0       	ldi	r31, 0x00	; 0
     2d6:	80 81       	ld	r24, Z
     2d8:	80 61       	ori	r24, 0x10	; 16
     2da:	80 83       	st	Z, r24
     2dc:	81 81       	ldd	r24, Z+1	; 0x01
     2de:	84 ff       	sbrs	r24, 4
     2e0:	fd cf       	rjmp	.-6      	; 0x2dc <tiny_calibration_init+0x58>
     2e2:	88 ed       	ldi	r24, 0xD8	; 216
     2e4:	84 bf       	out	0x34, r24	; 52
     2e6:	84 e0       	ldi	r24, 0x04	; 4
     2e8:	80 93 40 00 	sts	0x0040, r24	; 0x800040 <__TEXT_REGION_LENGTH__+0x700040>
     2ec:	df 91       	pop	r29
     2ee:	cf 91       	pop	r28
     2f0:	1f 91       	pop	r17
     2f2:	08 95       	ret

000002f4 <tiny_calibration_first_sof>:
     2f4:	e0 e7       	ldi	r30, 0x70	; 112
     2f6:	f0 e0       	ldi	r31, 0x00	; 0
     2f8:	85 81       	ldd	r24, Z+5	; 0x05
     2fa:	8e 7f       	andi	r24, 0xFE	; 254
     2fc:	85 83       	std	Z+5, r24	; 0x05
     2fe:	e0 e0       	ldi	r30, 0x00	; 0
     300:	fa e0       	ldi	r31, 0x0A	; 10
     302:	8f eb       	ldi	r24, 0xBF	; 191
     304:	9d e5       	ldi	r25, 0x5D	; 93
     306:	86 a3       	std	Z+38, r24	; 0x26
     308:	97 a3       	std	Z+39, r25	; 0x27
     30a:	80 ee       	ldi	r24, 0xE0	; 224
     30c:	9e e2       	ldi	r25, 0x2E	; 46
     30e:	80 a3       	std	Z+32, r24	; 0x20
     310:	91 a3       	std	Z+33, r25	; 0x21
     312:	81 e0       	ldi	r24, 0x01	; 1
     314:	80 83       	st	Z, r24
     316:	08 95       	ret

00000318 <tiny_calibration_maintain>:
     318:	80 91 20 0a 	lds	r24, 0x0A20	; 0x800a20 <__TEXT_REGION_LENGTH__+0x700a20>
     31c:	90 91 21 0a 	lds	r25, 0x0A21	; 0x800a21 <__TEXT_REGION_LENGTH__+0x700a21>
     320:	81 3e       	cpi	r24, 0xE1	; 225
     322:	2e e2       	ldi	r18, 0x2E	; 46
     324:	92 07       	cpc	r25, r18
     326:	20 f0       	brcs	.+8      	; 0x330 <tiny_calibration_maintain+0x18>
     328:	20 91 72 22 	lds	r18, 0x2272	; 0x802272 <cali_value_negative_gradient>
     32c:	20 93 6a 00 	sts	0x006A, r18	; 0x80006a <__TEXT_REGION_LENGTH__+0x70006a>
     330:	80 3e       	cpi	r24, 0xE0	; 224
     332:	2e e2       	ldi	r18, 0x2E	; 46
     334:	92 07       	cpc	r25, r18
     336:	20 f4       	brcc	.+8      	; 0x340 <tiny_calibration_maintain+0x28>
     338:	20 91 6f 22 	lds	r18, 0x226F	; 0x80226f <cali_value_positive_gradient>
     33c:	20 93 6a 00 	sts	0x006A, r18	; 0x80006a <__TEXT_REGION_LENGTH__+0x70006a>
     340:	20 91 05 20 	lds	r18, 0x2005	; 0x802005 <warmup>
     344:	22 23       	and	r18, r18
     346:	31 f0       	breq	.+12     	; 0x354 <tiny_calibration_maintain+0x3c>
     348:	80 91 05 20 	lds	r24, 0x2005	; 0x802005 <warmup>
     34c:	81 50       	subi	r24, 0x01	; 1
     34e:	80 93 05 20 	sts	0x2005, r24	; 0x802005 <warmup>
     352:	1d c0       	rjmp	.+58     	; 0x38e <tiny_calibration_maintain+0x76>
     354:	88 5f       	subi	r24, 0xF8	; 248
     356:	9a 42       	sbci	r25, 0x2A	; 42
     358:	81 3d       	cpi	r24, 0xD1	; 209
     35a:	97 40       	sbci	r25, 0x07	; 7
     35c:	c0 f0       	brcs	.+48     	; 0x38e <tiny_calibration_maintain+0x76>
     35e:	10 92 be 20 	sts	0x20BE, r1	; 0x8020be <__data_end>
     362:	80 91 bf 20 	lds	r24, 0x20BF	; 0x8020bf <outOfRange>
     366:	90 91 c0 20 	lds	r25, 0x20C0	; 0x8020c0 <outOfRange+0x1>
     36a:	a0 91 c1 20 	lds	r26, 0x20C1	; 0x8020c1 <outOfRange+0x2>
     36e:	b0 91 c2 20 	lds	r27, 0x20C2	; 0x8020c2 <outOfRange+0x3>
     372:	01 96       	adiw	r24, 0x01	; 1
     374:	a1 1d       	adc	r26, r1
     376:	b1 1d       	adc	r27, r1
     378:	80 93 bf 20 	sts	0x20BF, r24	; 0x8020bf <outOfRange>
     37c:	90 93 c0 20 	sts	0x20C0, r25	; 0x8020c0 <outOfRange+0x1>
     380:	a0 93 c1 20 	sts	0x20C1, r26	; 0x8020c1 <outOfRange+0x2>
     384:	b0 93 c2 20 	sts	0x20C2, r27	; 0x8020c2 <outOfRange+0x3>
     388:	86 e0       	ldi	r24, 0x06	; 6
     38a:	80 93 05 20 	sts	0x2005, r24	; 0x802005 <warmup>
     38e:	80 91 07 20 	lds	r24, 0x2007	; 0x802007 <median_TRFCNT>
     392:	90 91 08 20 	lds	r25, 0x2008	; 0x802008 <median_TRFCNT+0x1>
     396:	01 96       	adiw	r24, 0x01	; 1
     398:	b1 f4       	brne	.+44     	; 0x3c6 <tiny_calibration_maintain+0xae>
     39a:	80 91 09 20 	lds	r24, 0x2009	; 0x802009 <global_mode>
     39e:	8f 3f       	cpi	r24, 0xFF	; 255
     3a0:	91 f0       	breq	.+36     	; 0x3c6 <tiny_calibration_maintain+0xae>
     3a2:	80 91 06 20 	lds	r24, 0x2006	; 0x802006 <median_TRFCNT_delay>
     3a6:	81 11       	cpse	r24, r1
     3a8:	06 c0       	rjmp	.+12     	; 0x3b6 <tiny_calibration_maintain+0x9e>
     3aa:	80 91 06 20 	lds	r24, 0x2006	; 0x802006 <median_TRFCNT_delay>
     3ae:	81 50       	subi	r24, 0x01	; 1
     3b0:	80 93 06 20 	sts	0x2006, r24	; 0x802006 <median_TRFCNT_delay>
     3b4:	08 95       	ret
     3b6:	80 91 14 01 	lds	r24, 0x0114	; 0x800114 <__TEXT_REGION_LENGTH__+0x700114>
     3ba:	90 91 15 01 	lds	r25, 0x0115	; 0x800115 <__TEXT_REGION_LENGTH__+0x700115>
     3be:	80 93 07 20 	sts	0x2007, r24	; 0x802007 <median_TRFCNT>
     3c2:	90 93 08 20 	sts	0x2008, r25	; 0x802008 <median_TRFCNT+0x1>
     3c6:	08 95       	ret

000003c8 <tiny_calibration_safe_add>:
     3c8:	00 97       	sbiw	r24, 0x00	; 0
     3ca:	09 f4       	brne	.+2      	; 0x3ce <tiny_calibration_safe_add+0x6>
     3cc:	66 c0       	rjmp	.+204    	; 0x49a <__FUSE_REGION_LENGTH__+0x9a>
     3ce:	0c f0       	brlt	.+2      	; 0x3d2 <tiny_calibration_safe_add+0xa>
     3d0:	9c 01       	movw	r18, r24
     3d2:	99 23       	and	r25, r25
     3d4:	34 f4       	brge	.+12     	; 0x3e2 <tiny_calibration_safe_add+0x1a>
     3d6:	22 27       	eor	r18, r18
     3d8:	33 27       	eor	r19, r19
     3da:	28 1b       	sub	r18, r24
     3dc:	39 0b       	sbc	r19, r25
     3de:	51 e0       	ldi	r21, 0x01	; 1
     3e0:	01 c0       	rjmp	.+2      	; 0x3e4 <tiny_calibration_safe_add+0x1c>
     3e2:	50 e0       	ldi	r21, 0x00	; 0
     3e4:	e8 e6       	ldi	r30, 0x68	; 104
     3e6:	f0 e0       	ldi	r31, 0x00	; 0
     3e8:	83 81       	ldd	r24, Z+3	; 0x03
     3ea:	90 e0       	ldi	r25, 0x00	; 0
     3ec:	80 93 70 22 	sts	0x2270, r24	; 0x802270 <calTemp>
     3f0:	90 93 71 22 	sts	0x2271, r25	; 0x802271 <calTemp+0x1>
     3f4:	80 91 70 22 	lds	r24, 0x2270	; 0x802270 <calTemp>
     3f8:	90 91 71 22 	lds	r25, 0x2271	; 0x802271 <calTemp+0x1>
     3fc:	96 95       	lsr	r25
     3fe:	98 2f       	mov	r25, r24
     400:	88 27       	eor	r24, r24
     402:	97 95       	ror	r25
     404:	87 95       	ror	r24
     406:	80 93 70 22 	sts	0x2270, r24	; 0x802270 <calTemp>
     40a:	90 93 71 22 	sts	0x2271, r25	; 0x802271 <calTemp+0x1>
     40e:	42 81       	ldd	r20, Z+2	; 0x02
     410:	80 91 70 22 	lds	r24, 0x2270	; 0x802270 <calTemp>
     414:	90 91 71 22 	lds	r25, 0x2271	; 0x802271 <calTemp+0x1>
     418:	84 0f       	add	r24, r20
     41a:	91 1d       	adc	r25, r1
     41c:	80 93 70 22 	sts	0x2270, r24	; 0x802270 <calTemp>
     420:	90 93 71 22 	sts	0x2271, r25	; 0x802271 <calTemp+0x1>
     424:	00 00       	nop
     426:	80 91 70 22 	lds	r24, 0x2270	; 0x802270 <calTemp>
     42a:	90 91 71 22 	lds	r25, 0x2271	; 0x802271 <calTemp+0x1>
     42e:	82 17       	cp	r24, r18
     430:	93 07       	cpc	r25, r19
     432:	28 f4       	brcc	.+10     	; 0x43e <__FUSE_REGION_LENGTH__+0x3e>
     434:	10 92 70 22 	sts	0x2270, r1	; 0x802270 <calTemp>
     438:	10 92 71 22 	sts	0x2271, r1	; 0x802271 <calTemp+0x1>
     43c:	08 95       	ret
     43e:	80 91 70 22 	lds	r24, 0x2270	; 0x802270 <calTemp>
     442:	90 91 71 22 	lds	r25, 0x2271	; 0x802271 <calTemp+0x1>
     446:	82 0f       	add	r24, r18
     448:	93 1f       	adc	r25, r19
     44a:	81 15       	cp	r24, r1
     44c:	90 42       	sbci	r25, 0x20	; 32
     44e:	38 f0       	brcs	.+14     	; 0x45e <__FUSE_REGION_LENGTH__+0x5e>
     450:	8f ef       	ldi	r24, 0xFF	; 255
     452:	9f e1       	ldi	r25, 0x1F	; 31
     454:	80 93 70 22 	sts	0x2270, r24	; 0x802270 <calTemp>
     458:	90 93 71 22 	sts	0x2271, r25	; 0x802271 <calTemp+0x1>
     45c:	08 95       	ret
     45e:	55 23       	and	r21, r21
     460:	59 f0       	breq	.+22     	; 0x478 <__FUSE_REGION_LENGTH__+0x78>
     462:	80 91 70 22 	lds	r24, 0x2270	; 0x802270 <calTemp>
     466:	90 91 71 22 	lds	r25, 0x2271	; 0x802271 <calTemp+0x1>
     46a:	82 1b       	sub	r24, r18
     46c:	93 0b       	sbc	r25, r19
     46e:	80 93 70 22 	sts	0x2270, r24	; 0x802270 <calTemp>
     472:	90 93 71 22 	sts	0x2271, r25	; 0x802271 <calTemp+0x1>
     476:	0a c0       	rjmp	.+20     	; 0x48c <__FUSE_REGION_LENGTH__+0x8c>
     478:	80 91 70 22 	lds	r24, 0x2270	; 0x802270 <calTemp>
     47c:	90 91 71 22 	lds	r25, 0x2271	; 0x802271 <calTemp+0x1>
     480:	28 0f       	add	r18, r24
     482:	39 1f       	adc	r19, r25
     484:	20 93 70 22 	sts	0x2270, r18	; 0x802270 <calTemp>
     488:	30 93 71 22 	sts	0x2271, r19	; 0x802271 <calTemp+0x1>
     48c:	80 91 70 22 	lds	r24, 0x2270	; 0x802270 <calTemp>
     490:	90 91 71 22 	lds	r25, 0x2271	; 0x802271 <calTemp+0x1>
     494:	8f 77       	andi	r24, 0x7F	; 127
     496:	80 93 6a 00 	sts	0x006A, r24	; 0x80006a <__TEXT_REGION_LENGTH__+0x70006a>
     49a:	08 95       	ret

0000049c <tiny_calibration_find_values>:
volatile int gradient;
volatile unsigned int calChange;
#define NUM_INAROW 12
volatile unsigned char inarow = NUM_INAROW;

void tiny_calibration_find_values(){
     49c:	cf 93       	push	r28
     49e:	df 93       	push	r29
	unsigned int cnt = TC_CALI.CNT;
     4a0:	c0 91 20 0a 	lds	r28, 0x0A20	; 0x800a20 <__TEXT_REGION_LENGTH__+0x700a20>
     4a4:	d0 91 21 0a 	lds	r29, 0x0A21	; 0x800a21 <__TEXT_REGION_LENGTH__+0x700a21>
	gradient = cnt - last_val;
     4a8:	80 91 03 20 	lds	r24, 0x2003	; 0x802003 <last_val>
     4ac:	90 91 04 20 	lds	r25, 0x2004	; 0x802004 <last_val+0x1>
     4b0:	9e 01       	movw	r18, r28
     4b2:	28 1b       	sub	r18, r24
     4b4:	39 0b       	sbc	r19, r25
     4b6:	20 93 73 22 	sts	0x2273, r18	; 0x802273 <gradient>
     4ba:	30 93 74 22 	sts	0x2274, r19	; 0x802274 <gradient+0x1>
	
	//Find the negative value first.
	if(calibration_values_found == 0x00){
     4be:	80 91 be 20 	lds	r24, 0x20BE	; 0x8020be <__data_end>
     4c2:	81 11       	cpse	r24, r1
     4c4:	4d c0       	rjmp	.+154    	; 0x560 <tiny_calibration_find_values+0xc4>
		if((gradient < -50) && (gradient > -150)){
     4c6:	80 91 73 22 	lds	r24, 0x2273	; 0x802273 <gradient>
     4ca:	90 91 74 22 	lds	r25, 0x2274	; 0x802274 <gradient+0x1>
     4ce:	8e 3c       	cpi	r24, 0xCE	; 206
     4d0:	9f 4f       	sbci	r25, 0xFF	; 255
     4d2:	e4 f4       	brge	.+56     	; 0x50c <tiny_calibration_find_values+0x70>
     4d4:	80 91 73 22 	lds	r24, 0x2273	; 0x802273 <gradient>
     4d8:	90 91 74 22 	lds	r25, 0x2274	; 0x802274 <gradient+0x1>
     4dc:	8b 36       	cpi	r24, 0x6B	; 107
     4de:	9f 4f       	sbci	r25, 0xFF	; 255
     4e0:	ac f0       	brlt	.+42     	; 0x50c <tiny_calibration_find_values+0x70>
			if(inarow){
     4e2:	80 91 02 20 	lds	r24, 0x2002	; 0x802002 <inarow>
     4e6:	88 23       	and	r24, r24
     4e8:	31 f0       	breq	.+12     	; 0x4f6 <tiny_calibration_find_values+0x5a>
				inarow--;
     4ea:	80 91 02 20 	lds	r24, 0x2002	; 0x802002 <inarow>
     4ee:	81 50       	subi	r24, 0x01	; 1
     4f0:	80 93 02 20 	sts	0x2002, r24	; 0x802002 <inarow>
     4f4:	35 c0       	rjmp	.+106    	; 0x560 <tiny_calibration_find_values+0xc4>
				}else{
				cali_value_negative_gradient = DFLLRC2M.CALA;
     4f6:	80 91 6a 00 	lds	r24, 0x006A	; 0x80006a <__TEXT_REGION_LENGTH__+0x70006a>
     4fa:	80 93 72 22 	sts	0x2272, r24	; 0x802272 <cali_value_negative_gradient>
				calibration_values_found = 0x01;
     4fe:	81 e0       	ldi	r24, 0x01	; 1
     500:	80 93 be 20 	sts	0x20BE, r24	; 0x8020be <__data_end>
				inarow = NUM_INAROW;
     504:	8c e0       	ldi	r24, 0x0C	; 12
     506:	80 93 02 20 	sts	0x2002, r24	; 0x802002 <inarow>
     50a:	2a c0       	rjmp	.+84     	; 0x560 <tiny_calibration_find_values+0xc4>
			}
		}
		else{
			inarow = NUM_INAROW;
     50c:	8c e0       	ldi	r24, 0x0C	; 12
     50e:	80 93 02 20 	sts	0x2002, r24	; 0x802002 <inarow>
			calChange = gradient < -150 ? 1 : -1;
     512:	80 91 73 22 	lds	r24, 0x2273	; 0x802273 <gradient>
     516:	90 91 74 22 	lds	r25, 0x2274	; 0x802274 <gradient+0x1>
     51a:	8a 36       	cpi	r24, 0x6A	; 106
     51c:	9f 4f       	sbci	r25, 0xFF	; 255
     51e:	1c f0       	brlt	.+6      	; 0x526 <tiny_calibration_find_values+0x8a>
     520:	8f ef       	ldi	r24, 0xFF	; 255
     522:	9f ef       	ldi	r25, 0xFF	; 255
     524:	02 c0       	rjmp	.+4      	; 0x52a <tiny_calibration_find_values+0x8e>
     526:	81 e0       	ldi	r24, 0x01	; 1
     528:	90 e0       	ldi	r25, 0x00	; 0
     52a:	80 93 6d 22 	sts	0x226D, r24	; 0x80226d <calChange>
     52e:	90 93 6e 22 	sts	0x226E, r25	; 0x80226e <calChange+0x1>
			calChange -= gradient / 48;
     532:	80 91 73 22 	lds	r24, 0x2273	; 0x802273 <gradient>
     536:	90 91 74 22 	lds	r25, 0x2274	; 0x802274 <gradient+0x1>
     53a:	20 91 6d 22 	lds	r18, 0x226D	; 0x80226d <calChange>
     53e:	30 91 6e 22 	lds	r19, 0x226E	; 0x80226e <calChange+0x1>
     542:	60 e3       	ldi	r22, 0x30	; 48
     544:	70 e0       	ldi	r23, 0x00	; 0
     546:	0e 94 9b 16 	call	0x2d36	; 0x2d36 <__divmodhi4>
     54a:	26 1b       	sub	r18, r22
     54c:	37 0b       	sbc	r19, r23
     54e:	20 93 6d 22 	sts	0x226D, r18	; 0x80226d <calChange>
     552:	30 93 6e 22 	sts	0x226E, r19	; 0x80226e <calChange+0x1>
			tiny_calibration_safe_add(calChange);
     556:	80 91 6d 22 	lds	r24, 0x226D	; 0x80226d <calChange>
     55a:	90 91 6e 22 	lds	r25, 0x226E	; 0x80226e <calChange+0x1>
     55e:	34 df       	rcall	.-408    	; 0x3c8 <tiny_calibration_safe_add>
		}
	}
	
	//Search for the positive gradient
	if(calibration_values_found == 0x01){
     560:	80 91 be 20 	lds	r24, 0x20BE	; 0x8020be <__data_end>
     564:	81 30       	cpi	r24, 0x01	; 1
     566:	29 f5       	brne	.+74     	; 0x5b2 <tiny_calibration_find_values+0x116>
		if(gradient > 50){
     568:	80 91 73 22 	lds	r24, 0x2273	; 0x802273 <gradient>
     56c:	90 91 74 22 	lds	r25, 0x2274	; 0x802274 <gradient+0x1>
     570:	c3 97       	sbiw	r24, 0x33	; 51
     572:	94 f0       	brlt	.+36     	; 0x598 <tiny_calibration_find_values+0xfc>
			if(inarow){
     574:	80 91 02 20 	lds	r24, 0x2002	; 0x802002 <inarow>
     578:	88 23       	and	r24, r24
     57a:	31 f0       	breq	.+12     	; 0x588 <tiny_calibration_find_values+0xec>
				inarow--;
     57c:	80 91 02 20 	lds	r24, 0x2002	; 0x802002 <inarow>
     580:	81 50       	subi	r24, 0x01	; 1
     582:	80 93 02 20 	sts	0x2002, r24	; 0x802002 <inarow>
     586:	15 c0       	rjmp	.+42     	; 0x5b2 <tiny_calibration_find_values+0x116>
				} else{
				cali_value_positive_gradient = DFLLRC2M.CALA;
     588:	80 91 6a 00 	lds	r24, 0x006A	; 0x80006a <__TEXT_REGION_LENGTH__+0x70006a>
     58c:	80 93 6f 22 	sts	0x226F, r24	; 0x80226f <cali_value_positive_gradient>
				calibration_values_found = 0x03;
     590:	83 e0       	ldi	r24, 0x03	; 3
     592:	80 93 be 20 	sts	0x20BE, r24	; 0x8020be <__data_end>
     596:	0d c0       	rjmp	.+26     	; 0x5b2 <tiny_calibration_find_values+0x116>
			}
		}
		else tiny_calibration_safe_add((gradient > 150 ? -1 : 1));
     598:	80 91 73 22 	lds	r24, 0x2273	; 0x802273 <gradient>
     59c:	90 91 74 22 	lds	r25, 0x2274	; 0x802274 <gradient+0x1>
     5a0:	87 39       	cpi	r24, 0x97	; 151
     5a2:	91 05       	cpc	r25, r1
     5a4:	1c f4       	brge	.+6      	; 0x5ac <tiny_calibration_find_values+0x110>
     5a6:	81 e0       	ldi	r24, 0x01	; 1
     5a8:	90 e0       	ldi	r25, 0x00	; 0
     5aa:	02 c0       	rjmp	.+4      	; 0x5b0 <tiny_calibration_find_values+0x114>
     5ac:	8f ef       	ldi	r24, 0xFF	; 255
     5ae:	9f ef       	ldi	r25, 0xFF	; 255
     5b0:	0b df       	rcall	.-490    	; 0x3c8 <tiny_calibration_safe_add>
	}
	last_val = cnt;
     5b2:	c0 93 03 20 	sts	0x2003, r28	; 0x802003 <last_val>
     5b6:	d0 93 04 20 	sts	0x2004, r29	; 0x802004 <last_val+0x1>
}
     5ba:	df 91       	pop	r29
     5bc:	cf 91       	pop	r28
     5be:	08 95       	ret

000005c0 <magnitude_difference>:
		return;
	}
}

unsigned int magnitude_difference(unsigned int a, unsigned int b){
	if(a==b) return 0;
     5c0:	86 17       	cp	r24, r22
     5c2:	97 07       	cpc	r25, r23
     5c4:	79 f0       	breq	.+30     	; 0x5e4 <magnitude_difference+0x24>
	if(a>b)	return a - b;
     5c6:	68 17       	cp	r22, r24
     5c8:	79 07       	cpc	r23, r25
     5ca:	28 f4       	brcc	.+10     	; 0x5d6 <magnitude_difference+0x16>
     5cc:	9c 01       	movw	r18, r24
     5ce:	26 1b       	sub	r18, r22
     5d0:	37 0b       	sbc	r19, r23
     5d2:	b9 01       	movw	r22, r18
     5d4:	09 c0       	rjmp	.+18     	; 0x5e8 <magnitude_difference+0x28>
	if(b>a)	return b - a;
     5d6:	86 17       	cp	r24, r22
     5d8:	97 07       	cpc	r25, r23
     5da:	18 f4       	brcc	.+6      	; 0x5e2 <magnitude_difference+0x22>
     5dc:	68 1b       	sub	r22, r24
     5de:	79 0b       	sbc	r23, r25
     5e0:	03 c0       	rjmp	.+6      	; 0x5e8 <magnitude_difference+0x28>
     5e2:	08 95       	ret
		return;
	}
}

unsigned int magnitude_difference(unsigned int a, unsigned int b){
	if(a==b) return 0;
     5e4:	60 e0       	ldi	r22, 0x00	; 0
     5e6:	70 e0       	ldi	r23, 0x00	; 0
     5e8:	86 2f       	mov	r24, r22
     5ea:	97 2f       	mov	r25, r23
	if(a>b)	return a - b;
	if(b>a)	return b - a;
}
     5ec:	08 95       	ret

000005ee <tiny_calibration_layer2>:
}

#define LAYER2_INTERVAL 64
#define MAXIMUM_DEVIATION 1
volatile unsigned int layer2_counter = LAYER2_INTERVAL;
void tiny_calibration_layer2(){
     5ee:	cf 93       	push	r28
     5f0:	df 93       	push	r29
	//Run only once every LAYER2_INTERVAL milliseconds.
	if(layer2_counter){
     5f2:	80 91 00 20 	lds	r24, 0x2000	; 0x802000 <__data_start>
     5f6:	90 91 01 20 	lds	r25, 0x2001	; 0x802001 <__data_start+0x1>
     5fa:	89 2b       	or	r24, r25
     5fc:	51 f0       	breq	.+20     	; 0x612 <tiny_calibration_layer2+0x24>
		layer2_counter--;
     5fe:	80 91 00 20 	lds	r24, 0x2000	; 0x802000 <__data_start>
     602:	90 91 01 20 	lds	r25, 0x2001	; 0x802001 <__data_start+0x1>
     606:	01 97       	sbiw	r24, 0x01	; 1
     608:	80 93 00 20 	sts	0x2000, r24	; 0x802000 <__data_start>
     60c:	90 93 01 20 	sts	0x2001, r25	; 0x802001 <__data_start+0x1>
		return;
     610:	65 c0       	rjmp	.+202    	; 0x6dc <tiny_calibration_layer2+0xee>
	}
	layer2_counter = LAYER2_INTERVAL;
     612:	80 e4       	ldi	r24, 0x40	; 64
     614:	90 e0       	ldi	r25, 0x00	; 0
     616:	80 93 00 20 	sts	0x2000, r24	; 0x802000 <__data_start>
     61a:	90 93 01 20 	sts	0x2001, r25	; 0x802001 <__data_start+0x1>
	
	//Return if a median TRFCNT hasn't been set yet.
	if(median_TRFCNT == 65535){
     61e:	80 91 07 20 	lds	r24, 0x2007	; 0x802007 <median_TRFCNT>
     622:	90 91 08 20 	lds	r25, 0x2008	; 0x802008 <median_TRFCNT+0x1>
     626:	01 96       	adiw	r24, 0x01	; 1
     628:	09 f4       	brne	.+2      	; 0x62c <tiny_calibration_layer2+0x3e>
     62a:	58 c0       	rjmp	.+176    	; 0x6dc <tiny_calibration_layer2+0xee>
		return;
	}
	unsigned int TRFCNT_temp = DMA.CH0.TRFCNT;
     62c:	c0 91 14 01 	lds	r28, 0x0114	; 0x800114 <__TEXT_REGION_LENGTH__+0x700114>
     630:	d0 91 15 01 	lds	r29, 0x0115	; 0x800115 <__TEXT_REGION_LENGTH__+0x700115>
	if(magnitude_difference(TRFCNT_temp, median_TRFCNT) > 200){
     634:	60 91 07 20 	lds	r22, 0x2007	; 0x802007 <median_TRFCNT>
     638:	70 91 08 20 	lds	r23, 0x2008	; 0x802008 <median_TRFCNT+0x1>
     63c:	ce 01       	movw	r24, r28
     63e:	c0 df       	rcall	.-128    	; 0x5c0 <magnitude_difference>
     640:	89 3c       	cpi	r24, 0xC9	; 201
     642:	91 05       	cpc	r25, r1
     644:	00 f1       	brcs	.+64     	; 0x686 <tiny_calibration_layer2+0x98>
		TRFCNT_temp = (TRFCNT_temp + HALFPACKET_SIZE) % PACKET_SIZE;
     646:	ae 01       	movw	r20, r28
     648:	49 58       	subi	r20, 0x89	; 137
     64a:	5e 4f       	sbci	r21, 0xFE	; 254
     64c:	9a 01       	movw	r18, r20
     64e:	36 95       	lsr	r19
     650:	27 95       	ror	r18
     652:	a1 eb       	ldi	r26, 0xB1	; 177
     654:	bb e2       	ldi	r27, 0x2B	; 43
     656:	0e 94 b4 16 	call	0x2d68	; 0x2d68 <__umulhisi3>
     65a:	ec 01       	movw	r28, r24
     65c:	00 24       	eor	r0, r0
     65e:	cc 0f       	add	r28, r28
     660:	dd 1f       	adc	r29, r29
     662:	00 1c       	adc	r0, r0
     664:	cc 0f       	add	r28, r28
     666:	dd 1f       	adc	r29, r29
     668:	00 1c       	adc	r0, r0
     66a:	cd 2f       	mov	r28, r29
     66c:	d0 2d       	mov	r29, r0
     66e:	2e ee       	ldi	r18, 0xEE	; 238
     670:	32 e0       	ldi	r19, 0x02	; 2
     672:	c2 9f       	mul	r28, r18
     674:	c0 01       	movw	r24, r0
     676:	c3 9f       	mul	r28, r19
     678:	90 0d       	add	r25, r0
     67a:	d2 9f       	mul	r29, r18
     67c:	90 0d       	add	r25, r0
     67e:	11 24       	eor	r1, r1
     680:	ea 01       	movw	r28, r20
     682:	c8 1b       	sub	r28, r24
     684:	d9 0b       	sbc	r29, r25
	}
	if((TRFCNT_temp > median_TRFCNT) &&  (magnitude_difference(TRFCNT_temp, median_TRFCNT) > MAXIMUM_DEVIATION)){
     686:	80 91 07 20 	lds	r24, 0x2007	; 0x802007 <median_TRFCNT>
     68a:	90 91 08 20 	lds	r25, 0x2008	; 0x802008 <median_TRFCNT+0x1>
     68e:	8c 17       	cp	r24, r28
     690:	9d 07       	cpc	r25, r29
     692:	78 f4       	brcc	.+30     	; 0x6b2 <tiny_calibration_layer2+0xc4>
     694:	60 91 07 20 	lds	r22, 0x2007	; 0x802007 <median_TRFCNT>
     698:	70 91 08 20 	lds	r23, 0x2008	; 0x802008 <median_TRFCNT+0x1>
     69c:	ce 01       	movw	r24, r28
     69e:	90 df       	rcall	.-224    	; 0x5c0 <magnitude_difference>
     6a0:	02 97       	sbiw	r24, 0x02	; 2
     6a2:	38 f0       	brcs	.+14     	; 0x6b2 <tiny_calibration_layer2+0xc4>
		TC_CALI.PERBUF = 24000;
     6a4:	80 ec       	ldi	r24, 0xC0	; 192
     6a6:	9d e5       	ldi	r25, 0x5D	; 93
     6a8:	80 93 36 0a 	sts	0x0A36, r24	; 0x800a36 <__TEXT_REGION_LENGTH__+0x700a36>
     6ac:	90 93 37 0a 	sts	0x0A37, r25	; 0x800a37 <__TEXT_REGION_LENGTH__+0x700a37>
		return;
     6b0:	15 c0       	rjmp	.+42     	; 0x6dc <tiny_calibration_layer2+0xee>
	}
	if((TRFCNT_temp < median_TRFCNT) &&  (magnitude_difference(TRFCNT_temp, median_TRFCNT) > MAXIMUM_DEVIATION)){
     6b2:	80 91 07 20 	lds	r24, 0x2007	; 0x802007 <median_TRFCNT>
     6b6:	90 91 08 20 	lds	r25, 0x2008	; 0x802008 <median_TRFCNT+0x1>
     6ba:	c8 17       	cp	r28, r24
     6bc:	d9 07       	cpc	r29, r25
     6be:	70 f4       	brcc	.+28     	; 0x6dc <tiny_calibration_layer2+0xee>
     6c0:	60 91 07 20 	lds	r22, 0x2007	; 0x802007 <median_TRFCNT>
     6c4:	70 91 08 20 	lds	r23, 0x2008	; 0x802008 <median_TRFCNT+0x1>
     6c8:	ce 01       	movw	r24, r28
     6ca:	7a df       	rcall	.-268    	; 0x5c0 <magnitude_difference>
     6cc:	02 97       	sbiw	r24, 0x02	; 2
     6ce:	30 f0       	brcs	.+12     	; 0x6dc <tiny_calibration_layer2+0xee>
		TC_CALI.PERBUF = 23999;
     6d0:	8f eb       	ldi	r24, 0xBF	; 191
     6d2:	9d e5       	ldi	r25, 0x5D	; 93
     6d4:	80 93 36 0a 	sts	0x0A36, r24	; 0x800a36 <__TEXT_REGION_LENGTH__+0x700a36>
     6d8:	90 93 37 0a 	sts	0x0A37, r25	; 0x800a37 <__TEXT_REGION_LENGTH__+0x700a37>
		return;
	}
}
     6dc:	df 91       	pop	r29
     6de:	cf 91       	pop	r28
     6e0:	08 95       	ret

000006e2 <tiny_calibration_synchronise_phase>:
	if(b>a)	return b - a;
}

void tiny_calibration_synchronise_phase(unsigned int phase, unsigned int precision){
	//Wait for the calibration timer to roughly equal a phase value, then return.
	unsigned int maxVal = phase + precision;
     6e2:	ac 01       	movw	r20, r24
     6e4:	46 0f       	add	r20, r22
     6e6:	57 1f       	adc	r21, r23
	unsigned int minVal = phase - precision;
     6e8:	86 1b       	sub	r24, r22
     6ea:	97 0b       	sbc	r25, r23
	while (!((TC_CALI.CNT < maxVal) && (TC_CALI.CNT > minVal)));
     6ec:	e0 e0       	ldi	r30, 0x00	; 0
     6ee:	fa e0       	ldi	r31, 0x0A	; 10
     6f0:	20 a1       	ldd	r18, Z+32	; 0x20
     6f2:	31 a1       	ldd	r19, Z+33	; 0x21
     6f4:	24 17       	cp	r18, r20
     6f6:	35 07       	cpc	r19, r21
     6f8:	d8 f7       	brcc	.-10     	; 0x6f0 <tiny_calibration_synchronise_phase+0xe>
     6fa:	20 a1       	ldd	r18, Z+32	; 0x20
     6fc:	31 a1       	ldd	r19, Z+33	; 0x21
     6fe:	82 17       	cp	r24, r18
     700:	93 07       	cpc	r25, r19
     702:	b0 f7       	brcc	.-20     	; 0x6f0 <tiny_calibration_synchronise_phase+0xe>
	return;
}
     704:	08 95       	ret

00000706 <tiny_dig_setup>:
#include "tiny_dig.h"
#include "globals.h"


void tiny_dig_setup(void){
	PORTE.DIR = 0x0f;
     706:	e0 e8       	ldi	r30, 0x80	; 128
     708:	f6 e0       	ldi	r31, 0x06	; 6
     70a:	8f e0       	ldi	r24, 0x0F	; 15
     70c:	80 83       	st	Z, r24
	PORTE.OUT = 0x05;
     70e:	85 e0       	ldi	r24, 0x05	; 5
     710:	84 83       	std	Z+4, r24	; 0x04
     712:	08 95       	ret

00000714 <board_init>:
#include <asf.h>
#include <board.h>
#include <conf_board.h>

void board_init(void)
{
     714:	08 95       	ret

00000716 <iso_callback>:
{
	return true;
}

void iso_callback(udd_ep_status_t status, iram_size_t nb_transfered, udd_ep_id_t ep){
	udi_vendor_iso_in_run((uint8_t *)&isoBuf[usb_state * HALFPACKET_SIZE], 250, iso_callback);
     716:	40 91 cb 20 	lds	r20, 0x20CB	; 0x8020cb <usb_state>
     71a:	27 e7       	ldi	r18, 0x77	; 119
     71c:	31 e0       	ldi	r19, 0x01	; 1
     71e:	42 9f       	mul	r20, r18
     720:	c0 01       	movw	r24, r0
     722:	43 9f       	mul	r20, r19
     724:	90 0d       	add	r25, r0
     726:	11 24       	eor	r1, r1
     728:	4b e8       	ldi	r20, 0x8B	; 139
     72a:	53 e0       	ldi	r21, 0x03	; 3
     72c:	6a ef       	ldi	r22, 0xFA	; 250
     72e:	70 e0       	ldi	r23, 0x00	; 0
     730:	86 57       	subi	r24, 0x76	; 118
     732:	99 4d       	sbci	r25, 0xD9	; 217
     734:	ac c6       	rjmp	.+3416   	; 0x148e <udi_vendor_iso_in_run>
     736:	08 95       	ret

00000738 <iso_callback2>:
	return;
}

void iso_callback2(udd_ep_status_t status, iram_size_t nb_transfered, udd_ep_id_t ep){
	udi_vendor_iso_in_run2((uint8_t *)&isoBuf[usb_state * HALFPACKET_SIZE + 250], 250, iso_callback2);
     738:	40 91 cb 20 	lds	r20, 0x20CB	; 0x8020cb <usb_state>
     73c:	27 e7       	ldi	r18, 0x77	; 119
     73e:	31 e0       	ldi	r19, 0x01	; 1
     740:	42 9f       	mul	r20, r18
     742:	c0 01       	movw	r24, r0
     744:	43 9f       	mul	r20, r19
     746:	90 0d       	add	r25, r0
     748:	11 24       	eor	r1, r1
     74a:	4c e9       	ldi	r20, 0x9C	; 156
     74c:	53 e0       	ldi	r21, 0x03	; 3
     74e:	6a ef       	ldi	r22, 0xFA	; 250
     750:	70 e0       	ldi	r23, 0x00	; 0
     752:	8c 57       	subi	r24, 0x7C	; 124
     754:	98 4d       	sbci	r25, 0xD8	; 216
     756:	a7 c6       	rjmp	.+3406   	; 0x14a6 <udi_vendor_iso_in_run2>
     758:	08 95       	ret

0000075a <iso_callback3>:
	return;
}

void iso_callback3(udd_ep_status_t status, iram_size_t nb_transfered, udd_ep_id_t ep){
	udi_vendor_iso_in_run3((uint8_t *)&isoBuf[usb_state * HALFPACKET_SIZE + 500], 250, iso_callback3);
     75a:	40 91 cb 20 	lds	r20, 0x20CB	; 0x8020cb <usb_state>
     75e:	27 e7       	ldi	r18, 0x77	; 119
     760:	31 e0       	ldi	r19, 0x01	; 1
     762:	42 9f       	mul	r20, r18
     764:	c0 01       	movw	r24, r0
     766:	43 9f       	mul	r20, r19
     768:	90 0d       	add	r25, r0
     76a:	11 24       	eor	r1, r1
     76c:	4d ea       	ldi	r20, 0xAD	; 173
     76e:	53 e0       	ldi	r21, 0x03	; 3
     770:	6a ef       	ldi	r22, 0xFA	; 250
     772:	70 e0       	ldi	r23, 0x00	; 0
     774:	82 58       	subi	r24, 0x82	; 130
     776:	97 4d       	sbci	r25, 0xD7	; 215
     778:	a2 c6       	rjmp	.+3396   	; 0x14be <udi_vendor_iso_in_run3>
     77a:	08 95       	ret

0000077c <main>:
volatile unsigned int median_TRFCNT = 65535;

volatile unsigned char USB_phase = 0;

int main(void){
	irq_initialize_vectors();
     77c:	87 e0       	ldi	r24, 0x07	; 7
     77e:	80 93 a2 00 	sts	0x00A2, r24	; 0x8000a2 <__TEXT_REGION_LENGTH__+0x7000a2>
	cpu_irq_enable();
     782:	78 94       	sei
//	sysclk_init();	
	tiny_calibration_init();
     784:	7f dd       	rcall	.-1282   	; 0x284 <tiny_calibration_init>
		
	board_init();
     786:	c6 df       	rcall	.-116    	; 0x714 <board_init>
	udc_start();
     788:	91 d7       	rcall	.+3874   	; 0x16ac <udc_start>
	tiny_dac_setup();
     78a:	60 d1       	rcall	.+704    	; 0xa4c <tiny_dac_setup>
	tiny_dma_setup();
     78c:	83 d1       	rcall	.+774    	; 0xa94 <tiny_dma_setup>
	tiny_adc_setup(0, 0);
     78e:	60 e0       	ldi	r22, 0x00	; 0
     790:	80 e0       	ldi	r24, 0x00	; 0
     792:	0c d1       	rcall	.+536    	; 0x9ac <tiny_adc_setup>
	tiny_adc_pid_setup();
     794:	f8 d0       	rcall	.+496    	; 0x986 <tiny_adc_pid_setup>
	tiny_adc_ch1setup(12);
     796:	8c e0       	ldi	r24, 0x0C	; 12
     798:	eb d0       	rcall	.+470    	; 0x970 <tiny_adc_ch1setup>
	tiny_timer_setup();
     79a:	0f d5       	rcall	.+2590   	; 0x11ba <tiny_timer_setup>
	tiny_uart_setup();
     79c:	ca d5       	rcall	.+2964   	; 0x1332 <tiny_uart_setup>
	tiny_spi_setup();
     79e:	e1 d5       	rcall	.+3010   	; 0x1362 <tiny_spi_setup>
	tiny_dig_setup();
     7a0:	b2 df       	rcall	.-156    	; 0x706 <tiny_dig_setup>
     7a2:	80 91 76 22 	lds	r24, 0x2276	; 0x802276 <debug_counter>
     7a6:	90 91 77 22 	lds	r25, 0x2277	; 0x802277 <debug_counter+0x1>
     7aa:	a0 91 78 22 	lds	r26, 0x2278	; 0x802278 <debug_counter+0x2>
     7ae:	b0 91 79 22 	lds	r27, 0x2279	; 0x802279 <debug_counter+0x3>
	//USARTC0.DATA = 0x55;
	//asm("nop");

	
	while (true) {
		debug_counter++;
     7b2:	01 96       	adiw	r24, 0x01	; 1
     7b4:	a1 1d       	adc	r26, r1
     7b6:	b1 1d       	adc	r27, r1
		if(debug_counter > 100000000){
     7b8:	81 30       	cpi	r24, 0x01	; 1
     7ba:	21 ee       	ldi	r18, 0xE1	; 225
     7bc:	92 07       	cpc	r25, r18
     7be:	25 ef       	ldi	r18, 0xF5	; 245
     7c0:	a2 07       	cpc	r26, r18
     7c2:	25 e0       	ldi	r18, 0x05	; 5
     7c4:	b2 07       	cpc	r27, r18
     7c6:	18 f0       	brcs	.+6      	; 0x7ce <main+0x52>
			debug_counter = 0;
     7c8:	80 e0       	ldi	r24, 0x00	; 0
     7ca:	90 e0       	ldi	r25, 0x00	; 0
     7cc:	dc 01       	movw	r26, r24
	...
			asm("nop");
			asm("nop");
			asm("nop");
	//test_byte = ADCA.CH1.RESH;
	//DO NOTHING!
	}
     7ea:	e3 cf       	rjmp	.-58     	; 0x7b2 <main+0x36>

000007ec <main_suspend_action>:
//! Global variable to give and record information about setup request management
udd_ctrl_request_t udd_g_ctrlreq;

//CALLBACKS:
void main_suspend_action(void)
{
     7ec:	08 95       	ret

000007ee <main_resume_action>:
	return;
}

void main_resume_action(void)
{
     7ee:	08 95       	ret

000007f0 <main_sof_action>:
	return;
}

void main_sof_action(void)
{
	cli();
     7f0:	f8 94       	cli
	if((DMA.CH0.TRFCNT > 325) && (DMA.CH0.TRFCNT < 425)){
     7f2:	80 91 14 01 	lds	r24, 0x0114	; 0x800114 <__TEXT_REGION_LENGTH__+0x700114>
     7f6:	90 91 15 01 	lds	r25, 0x0115	; 0x800115 <__TEXT_REGION_LENGTH__+0x700115>
     7fa:	86 34       	cpi	r24, 0x46	; 70
     7fc:	91 40       	sbci	r25, 0x01	; 1
     7fe:	80 f0       	brcs	.+32     	; 0x820 <main_sof_action+0x30>
     800:	80 91 14 01 	lds	r24, 0x0114	; 0x800114 <__TEXT_REGION_LENGTH__+0x700114>
     804:	90 91 15 01 	lds	r25, 0x0115	; 0x800115 <__TEXT_REGION_LENGTH__+0x700115>
     808:	89 3a       	cpi	r24, 0xA9	; 169
     80a:	91 40       	sbci	r25, 0x01	; 1
     80c:	48 f4       	brcc	.+18     	; 0x820 <main_sof_action+0x30>
		currentTrfcnt = DMA.CH0.TRFCNT;
     80e:	80 91 14 01 	lds	r24, 0x0114	; 0x800114 <__TEXT_REGION_LENGTH__+0x700114>
     812:	90 91 15 01 	lds	r25, 0x0115	; 0x800115 <__TEXT_REGION_LENGTH__+0x700115>
     816:	80 93 66 2e 	sts	0x2E66, r24	; 0x802e66 <currentTrfcnt>
     81a:	90 93 67 2e 	sts	0x2E67, r25	; 0x802e67 <currentTrfcnt+0x1>
		asm("nop");
     81e:	00 00       	nop
	}
	if(firstFrame){
     820:	80 91 c9 20 	lds	r24, 0x20C9	; 0x8020c9 <firstFrame>
     824:	88 23       	and	r24, r24
     826:	41 f0       	breq	.+16     	; 0x838 <main_sof_action+0x48>
		tiny_calibration_first_sof();
     828:	65 dd       	rcall	.-1334   	; 0x2f4 <tiny_calibration_first_sof>
		firstFrame = 0;
     82a:	10 92 c9 20 	sts	0x20C9, r1	; 0x8020c9 <firstFrame>
		tcinit = 1;
     82e:	81 e0       	ldi	r24, 0x01	; 1
     830:	80 93 c8 20 	sts	0x20C8, r24	; 0x8020c8 <tcinit>
		sei();
     834:	78 94       	sei
		return;
     836:	08 95       	ret
	}
	else{
		if(tcinit){
     838:	80 91 c8 20 	lds	r24, 0x20C8	; 0x8020c8 <tcinit>
     83c:	88 23       	and	r24, r24
     83e:	b9 f1       	breq	.+110    	; 0x8ae <main_sof_action+0xbe>
			if(calibration_values_found == 0x03){
     840:	80 91 be 20 	lds	r24, 0x20BE	; 0x8020be <__data_end>
     844:	83 30       	cpi	r24, 0x03	; 3
     846:	19 f4       	brne	.+6      	; 0x84e <main_sof_action+0x5e>
				tiny_calibration_maintain();
     848:	67 dd       	rcall	.-1330   	; 0x318 <tiny_calibration_maintain>
				tiny_calibration_layer2();
     84a:	d1 de       	rcall	.-606    	; 0x5ee <tiny_calibration_layer2>
     84c:	01 c0       	rjmp	.+2      	; 0x850 <main_sof_action+0x60>
			} else tiny_calibration_find_values();
     84e:	26 de       	rcall	.-948    	; 0x49c <tiny_calibration_find_values>
			if(debug_divider == DEBUG_DIVISION){
     850:	80 91 c4 20 	lds	r24, 0x20C4	; 0x8020c4 <debug_divider>
     854:	8f 37       	cpi	r24, 0x7F	; 127
     856:	31 f5       	brne	.+76     	; 0x8a4 <main_sof_action+0xb4>
				debug_divider = 0;
     858:	10 92 c4 20 	sts	0x20C4, r1	; 0x8020c4 <debug_divider>
				cntCnt[cntCntCnt] = DMA.CH0.TRFCNT;
     85c:	e0 91 c5 20 	lds	r30, 0x20C5	; 0x8020c5 <cntCntCnt>
     860:	f0 91 c6 20 	lds	r31, 0x20C6	; 0x8020c6 <cntCntCnt+0x1>
     864:	80 91 14 01 	lds	r24, 0x0114	; 0x800114 <__TEXT_REGION_LENGTH__+0x700114>
     868:	90 91 15 01 	lds	r25, 0x0115	; 0x800115 <__TEXT_REGION_LENGTH__+0x700115>
     86c:	ee 0f       	add	r30, r30
     86e:	ff 1f       	adc	r31, r31
     870:	ea 59       	subi	r30, 0x9A	; 154
     872:	f3 4d       	sbci	r31, 0xD3	; 211
     874:	80 83       	st	Z, r24
     876:	91 83       	std	Z+1, r25	; 0x01
				if(cntCntCnt == (CNT_CNT_MAX - 1)){
     878:	80 91 c5 20 	lds	r24, 0x20C5	; 0x8020c5 <cntCntCnt>
     87c:	90 91 c6 20 	lds	r25, 0x20C6	; 0x8020c6 <cntCntCnt+0x1>
     880:	8f 3f       	cpi	r24, 0xFF	; 255
     882:	91 05       	cpc	r25, r1
     884:	29 f4       	brne	.+10     	; 0x890 <main_sof_action+0xa0>
					cntCntCnt = 0;
     886:	10 92 c5 20 	sts	0x20C5, r1	; 0x8020c5 <cntCntCnt>
     88a:	10 92 c6 20 	sts	0x20C6, r1	; 0x8020c6 <cntCntCnt+0x1>
     88e:	0f c0       	rjmp	.+30     	; 0x8ae <main_sof_action+0xbe>
				}
				else cntCntCnt++;
     890:	80 91 c5 20 	lds	r24, 0x20C5	; 0x8020c5 <cntCntCnt>
     894:	90 91 c6 20 	lds	r25, 0x20C6	; 0x8020c6 <cntCntCnt+0x1>
     898:	01 96       	adiw	r24, 0x01	; 1
     89a:	80 93 c5 20 	sts	0x20C5, r24	; 0x8020c5 <cntCntCnt>
     89e:	90 93 c6 20 	sts	0x20C6, r25	; 0x8020c6 <cntCntCnt+0x1>
     8a2:	05 c0       	rjmp	.+10     	; 0x8ae <main_sof_action+0xbe>
			}
			else debug_divider++;
     8a4:	80 91 c4 20 	lds	r24, 0x20C4	; 0x8020c4 <debug_divider>
     8a8:	8f 5f       	subi	r24, 0xFF	; 255
     8aa:	80 93 c4 20 	sts	0x20C4, r24	; 0x8020c4 <debug_divider>
		}
	}
	
	if(debugOnNextEnd){
     8ae:	80 91 c7 20 	lds	r24, 0x20C7	; 0x8020c7 <debugOnNextEnd>
     8b2:	88 23       	and	r24, r24
     8b4:	89 f0       	breq	.+34     	; 0x8d8 <main_sof_action+0xe8>
		currentTrfcnt = DMA.CH0.TRFCNT;
     8b6:	80 91 14 01 	lds	r24, 0x0114	; 0x800114 <__TEXT_REGION_LENGTH__+0x700114>
     8ba:	90 91 15 01 	lds	r25, 0x0115	; 0x800115 <__TEXT_REGION_LENGTH__+0x700115>
     8be:	80 93 66 2e 	sts	0x2E66, r24	; 0x802e66 <currentTrfcnt>
     8c2:	90 93 67 2e 	sts	0x2E67, r25	; 0x802e67 <currentTrfcnt+0x1>
		debugOnNextEnd = 0;
     8c6:	10 92 c7 20 	sts	0x20C7, r1	; 0x8020c7 <debugOnNextEnd>
		USB_phase = !USB_phase;
     8ca:	90 91 c3 20 	lds	r25, 0x20C3	; 0x8020c3 <USB_phase>
     8ce:	81 e0       	ldi	r24, 0x01	; 1
     8d0:	91 11       	cpse	r25, r1
     8d2:	80 e0       	ldi	r24, 0x00	; 0
     8d4:	80 93 c3 20 	sts	0x20C3, r24	; 0x8020c3 <USB_phase>
	}
	usb_state = (DMA.CH0.TRFCNT < 375) ? !USB_phase : USB_phase;
     8d8:	80 91 14 01 	lds	r24, 0x0114	; 0x800114 <__TEXT_REGION_LENGTH__+0x700114>
     8dc:	90 91 15 01 	lds	r25, 0x0115	; 0x800115 <__TEXT_REGION_LENGTH__+0x700115>
     8e0:	87 37       	cpi	r24, 0x77	; 119
     8e2:	91 40       	sbci	r25, 0x01	; 1
     8e4:	38 f4       	brcc	.+14     	; 0x8f4 <main_sof_action+0x104>
     8e6:	90 91 c3 20 	lds	r25, 0x20C3	; 0x8020c3 <USB_phase>
     8ea:	81 e0       	ldi	r24, 0x01	; 1
     8ec:	99 23       	and	r25, r25
     8ee:	21 f0       	breq	.+8      	; 0x8f8 <main_sof_action+0x108>
     8f0:	80 e0       	ldi	r24, 0x00	; 0
     8f2:	02 c0       	rjmp	.+4      	; 0x8f8 <main_sof_action+0x108>
     8f4:	80 91 c3 20 	lds	r24, 0x20C3	; 0x8020c3 <USB_phase>
     8f8:	80 93 cb 20 	sts	0x20CB, r24	; 0x8020cb <usb_state>
	sei();
     8fc:	78 94       	sei
     8fe:	08 95       	ret

00000900 <main_vendor_enable>:
	return;
}

bool main_vendor_enable(void)
{
	main_b_vendor_enable = true;
     900:	81 e0       	ldi	r24, 0x01	; 1
     902:	80 93 ce 20 	sts	0x20CE, r24	; 0x8020ce <main_b_vendor_enable>
	firstFrame = 1;
     906:	80 93 c9 20 	sts	0x20C9, r24	; 0x8020c9 <firstFrame>
	udi_vendor_iso_in_run((uint8_t *)&isoBuf[0], 250, iso_callback);
     90a:	4b e8       	ldi	r20, 0x8B	; 139
     90c:	53 e0       	ldi	r21, 0x03	; 3
     90e:	6a ef       	ldi	r22, 0xFA	; 250
     910:	70 e0       	ldi	r23, 0x00	; 0
     912:	8a e8       	ldi	r24, 0x8A	; 138
     914:	96 e2       	ldi	r25, 0x26	; 38
     916:	bb d5       	rcall	.+2934   	; 0x148e <udi_vendor_iso_in_run>
	udi_vendor_iso_in_run2((uint8_t *)&isoBuf[250], 250, iso_callback2);
     918:	4c e9       	ldi	r20, 0x9C	; 156
     91a:	53 e0       	ldi	r21, 0x03	; 3
     91c:	6a ef       	ldi	r22, 0xFA	; 250
     91e:	70 e0       	ldi	r23, 0x00	; 0
     920:	84 e8       	ldi	r24, 0x84	; 132
     922:	97 e2       	ldi	r25, 0x27	; 39
     924:	c0 d5       	rcall	.+2944   	; 0x14a6 <udi_vendor_iso_in_run2>
	udi_vendor_iso_in_run3((uint8_t *)&isoBuf[500], 250, iso_callback3);
     926:	4d ea       	ldi	r20, 0xAD	; 173
     928:	53 e0       	ldi	r21, 0x03	; 3
     92a:	6a ef       	ldi	r22, 0xFA	; 250
     92c:	70 e0       	ldi	r23, 0x00	; 0
     92e:	8e e7       	ldi	r24, 0x7E	; 126
     930:	98 e2       	ldi	r25, 0x28	; 40
     932:	c5 d5       	rcall	.+2954   	; 0x14be <udi_vendor_iso_in_run3>
	return true;
}
     934:	81 e0       	ldi	r24, 0x01	; 1
     936:	08 95       	ret

00000938 <main_vendor_disable>:

void main_vendor_disable(void)
{
	main_b_vendor_enable = false;
     938:	10 92 ce 20 	sts	0x20CE, r1	; 0x8020ce <main_b_vendor_enable>
     93c:	08 95       	ret

0000093e <main_setup_out_received>:
}

bool main_setup_out_received(void)
{
	return 1;
}
     93e:	81 e0       	ldi	r24, 0x01	; 1
     940:	08 95       	ret

00000942 <main_setup_in_received>:

bool main_setup_in_received(void)
{
	return true;
}
     942:	81 e0       	ldi	r24, 0x01	; 1
     944:	08 95       	ret

00000946 <tiny_adc_ch0setup>:
		
	return;
}

void tiny_adc_ch0setup(unsigned char gain_mask){
	ADCA.CH0.CTRL = 0x00; //Reset
     946:	e0 e0       	ldi	r30, 0x00	; 0
     948:	f2 e0       	ldi	r31, 0x02	; 2
     94a:	10 a2       	std	Z+32, r1	; 0x20
	ADCA.CH0.CTRL = ADC_CH_START_bm | (gain_mask&0x1c) | ADC_CH_INPUTMODE_DIFFWGAIN_gc;
     94c:	98 2f       	mov	r25, r24
     94e:	9c 71       	andi	r25, 0x1C	; 28
     950:	93 68       	ori	r25, 0x83	; 131
     952:	90 a3       	std	Z+32, r25	; 0x20
	#ifdef VERO
			ADCA.CH0.MUXCTRL = ADC_CH_MUXPOS_PIN0_gc | ((gain_mask&0x80) ? ADC_CH_MUXNEG_PIN6_gc :  ADC_CH_MUXNEG_PIN4_gc);
	#else
			ADCA.CH0.MUXCTRL = ((gain_mask&0x80) ? ADC_CH_MUXPOS_PIN2_gc :  ADC_CH_MUXPOS_PIN0_gc) | ((gain_mask&0x80) ? ADC_CH_MUXNEG_PIN6_gc :  ADC_CH_MUXNEG_PIN4_gc);
     954:	88 23       	and	r24, r24
     956:	1c f4       	brge	.+6      	; 0x95e <tiny_adc_ch0setup+0x18>
     958:	90 e1       	ldi	r25, 0x10	; 16
     95a:	82 e0       	ldi	r24, 0x02	; 2
     95c:	02 c0       	rjmp	.+4      	; 0x962 <tiny_adc_ch0setup+0x1c>
     95e:	90 e0       	ldi	r25, 0x00	; 0
     960:	80 e0       	ldi	r24, 0x00	; 0
     962:	89 2b       	or	r24, r25
     964:	e0 e0       	ldi	r30, 0x00	; 0
     966:	f2 e0       	ldi	r31, 0x02	; 2
     968:	81 a3       	std	Z+33, r24	; 0x21
	#endif
	ADCA.CH0.INTCTRL = ADC_CH_INTLVL_OFF_gc;
     96a:	12 a2       	std	Z+34, r1	; 0x22
	ADCA.CH0.SCAN = 0x00;  //Disable scanning
     96c:	16 a2       	std	Z+38, r1	; 0x26
     96e:	08 95       	ret

00000970 <tiny_adc_ch1setup>:
}

void tiny_adc_ch1setup(unsigned char gain_mask){
	ADCA.CH2.CTRL = 0x00; //Reset
     970:	e0 e0       	ldi	r30, 0x00	; 0
     972:	f2 e0       	ldi	r31, 0x02	; 2
     974:	10 aa       	std	Z+48, r1	; 0x30
	ADCA.CH2.CTRL = ADC_CH_START_bm | gain_mask | ADC_CH_INPUTMODE_DIFFWGAIN_gc;
     976:	83 68       	ori	r24, 0x83	; 131
     978:	80 ab       	std	Z+48, r24	; 0x30
	ADCA.CH2.MUXCTRL = ADC_CH_MUXPOS_PIN2_gc | ADC_CH_MUXNEG_PIN4_gc;
     97a:	80 e1       	ldi	r24, 0x10	; 16
     97c:	81 ab       	std	Z+49, r24	; 0x31
	ADCA.CH2.INTCTRL = ADC_CH_INTLVL_HI_gc;
     97e:	83 e0       	ldi	r24, 0x03	; 3
     980:	82 ab       	std	Z+50, r24	; 0x32
	ADCA.CH2.SCAN = 0x00;  //Disable scanning
     982:	16 aa       	std	Z+54, r1	; 0x36
     984:	08 95       	ret

00000986 <tiny_adc_pid_setup>:
}

void tiny_adc_pid_setup(void){
	ADCA.CH1.CTRL = 0x00; //Reset
     986:	e0 e0       	ldi	r30, 0x00	; 0
     988:	f2 e0       	ldi	r31, 0x02	; 2
     98a:	10 a6       	std	Z+40, r1	; 0x28
	ADCA.CH1.CTRL = ADC_CH_START_bm | ADC_CH_GAIN_1X_gc | ADC_CH_INPUTMODE_DIFFWGAIN_gc;
     98c:	83 e8       	ldi	r24, 0x83	; 131
     98e:	80 a7       	std	Z+40, r24	; 0x28
	ADCA.CH1.MUXCTRL = ADC_CH_MUXPOS_PIN5_gc | 0b00000111;
     990:	8f e2       	ldi	r24, 0x2F	; 47
     992:	81 a7       	std	Z+41, r24	; 0x29
	ADCA.CH1.INTCTRL = ADC_CH_INTLVL_OFF_gc;
     994:	12 a6       	std	Z+42, r1	; 0x2a
	ADCA.CH1.SCAN = 0x00;  //Disable scanning
     996:	16 a6       	std	Z+46, r1	; 0x2e
     998:	08 95       	ret

0000099a <ReadCalibrationByte>:
//FROM: http://www.avrfreaks.net/forum/xmega-production-signature-row
uint8_t ReadCalibrationByte(uint8_t index){
	uint8_t result;

	/* Load the NVM Command register to read the calibration row. */
	NVM_CMD = NVM_CMD_READ_CALIB_ROW_gc;
     99a:	aa ec       	ldi	r26, 0xCA	; 202
     99c:	b1 e0       	ldi	r27, 0x01	; 1
     99e:	92 e0       	ldi	r25, 0x02	; 2
     9a0:	9c 93       	st	X, r25
	result = pgm_read_byte(index);
     9a2:	e8 2f       	mov	r30, r24
     9a4:	f0 e0       	ldi	r31, 0x00	; 0
     9a6:	84 91       	lpm	r24, Z

	/* Clean up NVM Command register. */
	NVM_CMD = NVM_CMD_NO_OPERATION_gc;
     9a8:	1c 92       	st	X, r1

	return( result );
}
     9aa:	08 95       	ret

000009ac <tiny_adc_setup>:
// These 2 files need to be included in order to read
// the production calibration values from EEPROM
#include <avr/pgmspace.h>
#include <stddef.h>

void tiny_adc_setup(unsigned char ch2_enable, unsigned char seven_fiddy_ksps){
     9ac:	cf 93       	push	r28
     9ae:	df 93       	push	r29
	PR.PRPA &=0b11111101;
     9b0:	e0 e7       	ldi	r30, 0x70	; 112
     9b2:	f0 e0       	ldi	r31, 0x00	; 0
     9b4:	91 81       	ldd	r25, Z+1	; 0x01
     9b6:	9d 7f       	andi	r25, 0xFD	; 253
     9b8:	91 83       	std	Z+1, r25	; 0x01
	
	ADCA.CTRLA = 0x00; //Turn off
     9ba:	10 92 00 02 	sts	0x0200, r1	; 0x800200 <__TEXT_REGION_LENGTH__+0x700200>
	ADCA.CTRLB = ADC_FREERUN_bm | (seven_fiddy_ksps == 2 ? ADC_RESOLUTION_LEFT12BIT_gc : ADC_RESOLUTION_8BIT_gc) | ADC_CONMODE_bm ;
     9be:	62 30       	cpi	r22, 0x02	; 2
     9c0:	31 f1       	breq	.+76     	; 0xa0e <tiny_adc_setup+0x62>
     9c2:	e0 e0       	ldi	r30, 0x00	; 0
     9c4:	f2 e0       	ldi	r31, 0x02	; 2
     9c6:	9c e1       	ldi	r25, 0x1C	; 28
     9c8:	91 83       	std	Z+1, r25	; 0x01
	ADCA.REFCTRL = ADC_REFSEL_INTVCC2_gc;
     9ca:	90 e4       	ldi	r25, 0x40	; 64
     9cc:	92 83       	std	Z+2, r25	; 0x02
	ADCA.EVCTRL = ch2_enable ? ADC_SWEEP_0123_gc : ADC_SWEEP_01_gc;  //Non-zero causes issues with interrupts!  ;.;		
     9ce:	81 11       	cpse	r24, r1
     9d0:	02 c0       	rjmp	.+4      	; 0x9d6 <tiny_adc_setup+0x2a>
     9d2:	80 e4       	ldi	r24, 0x40	; 64
     9d4:	01 c0       	rjmp	.+2      	; 0x9d8 <tiny_adc_setup+0x2c>
     9d6:	80 ec       	ldi	r24, 0xC0	; 192
     9d8:	80 93 03 02 	sts	0x0203, r24	; 0x800203 <__TEXT_REGION_LENGTH__+0x700203>
	
	ADCA.PRESCALER = seven_fiddy_ksps == 1 ? ADC_PRESCALER_DIV16_gc : ADC_PRESCALER_DIV32_gc;  //ADC Clock = Sysclock/128
     9dc:	61 30       	cpi	r22, 0x01	; 1
     9de:	11 f0       	breq	.+4      	; 0x9e4 <tiny_adc_setup+0x38>
     9e0:	83 e0       	ldi	r24, 0x03	; 3
     9e2:	01 c0       	rjmp	.+2      	; 0x9e6 <tiny_adc_setup+0x3a>
     9e4:	82 e0       	ldi	r24, 0x02	; 2
     9e6:	c0 e0       	ldi	r28, 0x00	; 0
     9e8:	d2 e0       	ldi	r29, 0x02	; 2
     9ea:	8c 83       	std	Y+4, r24	; 0x04
	ADCA.CALL = ReadCalibrationByte(offsetof(NVM_PROD_SIGNATURES_t, ADCACAL0));	//Load calibration bytes from production row.
     9ec:	80 e2       	ldi	r24, 0x20	; 32
     9ee:	d5 df       	rcall	.-86     	; 0x99a <ReadCalibrationByte>
     9f0:	8c 87       	std	Y+12, r24	; 0x0c
	ADCA.CALH = ReadCalibrationByte(offsetof(NVM_PROD_SIGNATURES_t, ADCACAL1));	//Load calibration bytes from production row.
     9f2:	81 e2       	ldi	r24, 0x21	; 33
     9f4:	d2 df       	rcall	.-92     	; 0x99a <ReadCalibrationByte>
     9f6:	8d 87       	std	Y+13, r24	; 0x0d
	ADCA.CMP = 0x0000;		//No compare used
     9f8:	18 8e       	std	Y+24, r1	; 0x18
     9fa:	19 8e       	std	Y+25, r1	; 0x19

	ADCA.CTRLA = ADC_ENABLE_bm;
     9fc:	81 e0       	ldi	r24, 0x01	; 1
     9fe:	88 83       	st	Y, r24
	
	tiny_adc_pid_setup();
     a00:	c2 df       	rcall	.-124    	; 0x986 <tiny_adc_pid_setup>
     a02:	0e c0       	rjmp	.+28     	; 0xa20 <tiny_adc_setup+0x74>
	PR.PRPA &=0b11111101;
	
	ADCA.CTRLA = 0x00; //Turn off
	ADCA.CTRLB = ADC_FREERUN_bm | (seven_fiddy_ksps == 2 ? ADC_RESOLUTION_LEFT12BIT_gc : ADC_RESOLUTION_8BIT_gc) | ADC_CONMODE_bm ;
	ADCA.REFCTRL = ADC_REFSEL_INTVCC2_gc;
	ADCA.EVCTRL = ch2_enable ? ADC_SWEEP_0123_gc : ADC_SWEEP_01_gc;  //Non-zero causes issues with interrupts!  ;.;		
     a04:	80 ec       	ldi	r24, 0xC0	; 192
     a06:	80 93 03 02 	sts	0x0203, r24	; 0x800203 <__TEXT_REGION_LENGTH__+0x700203>
	
	ADCA.PRESCALER = seven_fiddy_ksps == 1 ? ADC_PRESCALER_DIV16_gc : ADC_PRESCALER_DIV32_gc;  //ADC Clock = Sysclock/128
     a0a:	83 e0       	ldi	r24, 0x03	; 3
     a0c:	ec cf       	rjmp	.-40     	; 0x9e6 <tiny_adc_setup+0x3a>

void tiny_adc_setup(unsigned char ch2_enable, unsigned char seven_fiddy_ksps){
	PR.PRPA &=0b11111101;
	
	ADCA.CTRLA = 0x00; //Turn off
	ADCA.CTRLB = ADC_FREERUN_bm | (seven_fiddy_ksps == 2 ? ADC_RESOLUTION_LEFT12BIT_gc : ADC_RESOLUTION_8BIT_gc) | ADC_CONMODE_bm ;
     a0e:	e0 e0       	ldi	r30, 0x00	; 0
     a10:	f2 e0       	ldi	r31, 0x02	; 2
     a12:	9e e1       	ldi	r25, 0x1E	; 30
     a14:	91 83       	std	Z+1, r25	; 0x01
	ADCA.REFCTRL = ADC_REFSEL_INTVCC2_gc;
     a16:	90 e4       	ldi	r25, 0x40	; 64
     a18:	92 83       	std	Z+2, r25	; 0x02
	ADCA.EVCTRL = ch2_enable ? ADC_SWEEP_0123_gc : ADC_SWEEP_01_gc;  //Non-zero causes issues with interrupts!  ;.;		
     a1a:	81 11       	cpse	r24, r1
     a1c:	f3 cf       	rjmp	.-26     	; 0xa04 <tiny_adc_setup+0x58>
     a1e:	d9 cf       	rjmp	.-78     	; 0x9d2 <tiny_adc_setup+0x26>
	ADCA.CTRLA = ADC_ENABLE_bm;
	
	tiny_adc_pid_setup();
		
	return;
}
     a20:	df 91       	pop	r29
     a22:	cf 91       	pop	r28
     a24:	08 95       	ret

00000a26 <__vector_71>:
	NVM_CMD = NVM_CMD_NO_OPERATION_gc;

	return( result );
}

ISR(ADCA_CH0_vect){
     a26:	1f 92       	push	r1
     a28:	0f 92       	push	r0
     a2a:	0f b6       	in	r0, 0x3f	; 63
     a2c:	0f 92       	push	r0
     a2e:	11 24       	eor	r1, r1
     a30:	8f 93       	push	r24
	...
	asm("nop");
	asm("nop");
	asm("nop");
	asm("nop");
	ADCA.CH0.INTFLAGS = 0x01;
     a3a:	81 e0       	ldi	r24, 0x01	; 1
     a3c:	80 93 23 02 	sts	0x0223, r24	; 0x800223 <__TEXT_REGION_LENGTH__+0x700223>
     a40:	8f 91       	pop	r24
     a42:	0f 90       	pop	r0
     a44:	0f be       	out	0x3f, r0	; 63
     a46:	0f 90       	pop	r0
     a48:	1f 90       	pop	r1
     a4a:	18 95       	reti

00000a4c <tiny_dac_setup>:
#include "tiny_adc.h"

#include <avr/pgmspace.h>
#include <stddef.h>

void tiny_dac_setup(void){
     a4c:	cf 93       	push	r28
     a4e:	df 93       	push	r29
	
	//Turn on in PR
	PR.PRPB &=0b11111011;
     a50:	e0 e7       	ldi	r30, 0x70	; 112
     a52:	f0 e0       	ldi	r31, 0x00	; 0
     a54:	82 81       	ldd	r24, Z+2	; 0x02
     a56:	8b 7f       	andi	r24, 0xFB	; 251
     a58:	82 83       	std	Z+2, r24	; 0x02
	
	DACB.CTRLA = DAC_CH1EN_bm | DAC_CH0EN_bm | DAC_ENABLE_bm;
     a5a:	c0 e2       	ldi	r28, 0x20	; 32
     a5c:	d3 e0       	ldi	r29, 0x03	; 3
     a5e:	8d e0       	ldi	r24, 0x0D	; 13
     a60:	88 83       	st	Y, r24
	DACB.CTRLB = DAC_CHSEL_DUAL_gc;
     a62:	80 e4       	ldi	r24, 0x40	; 64
     a64:	89 83       	std	Y+1, r24	; 0x01
	DACB.CTRLC = DAC_REFSEL_AVCC_gc | DAC_LEFTADJ_bm;
     a66:	89 e0       	ldi	r24, 0x09	; 9
     a68:	8a 83       	std	Y+2, r24	; 0x02
	//EVCTRL unset
	//DACB.CH0DATAH = 127;//contains (8-bit) sample, assuming left adjust!
	
	//TODO: Calibrate
	DACB.CH0GAINCAL = ReadCalibrationByte(offsetof(NVM_PROD_SIGNATURES_t, DACB0GAINCAL));	//Load calibration bytes from production row.
     a6a:	83 e3       	ldi	r24, 0x33	; 51
     a6c:	96 df       	rcall	.-212    	; 0x99a <ReadCalibrationByte>
     a6e:	88 87       	std	Y+8, r24	; 0x08
	DACB.CH0OFFSETCAL = ReadCalibrationByte(offsetof(NVM_PROD_SIGNATURES_t, DACB0OFFCAL));	//Load calibration bytes from production row.
     a70:	82 e3       	ldi	r24, 0x32	; 50
     a72:	93 df       	rcall	.-218    	; 0x99a <ReadCalibrationByte>
     a74:	89 87       	std	Y+9, r24	; 0x09

	DACB.CH1GAINCAL = ReadCalibrationByte(offsetof(NVM_PROD_SIGNATURES_t, DACB1GAINCAL));	//Load calibration bytes from production row.
     a76:	87 e3       	ldi	r24, 0x37	; 55
     a78:	90 df       	rcall	.-224    	; 0x99a <ReadCalibrationByte>
     a7a:	8a 87       	std	Y+10, r24	; 0x0a
	DACB.CH1OFFSETCAL = ReadCalibrationByte(offsetof(NVM_PROD_SIGNATURES_t, DACB1OFFCAL));	//Load calibration bytes from production row.
     a7c:	86 e3       	ldi	r24, 0x36	; 54
     a7e:	8d df       	rcall	.-230    	; 0x99a <ReadCalibrationByte>
     a80:	8b 87       	std	Y+11, r24	; 0x0b

	//Set up for triple mode!
	PORTB.DIR |= 0x03;
     a82:	e0 e2       	ldi	r30, 0x20	; 32
     a84:	f6 e0       	ldi	r31, 0x06	; 6
     a86:	80 81       	ld	r24, Z
     a88:	83 60       	ori	r24, 0x03	; 3
     a8a:	80 83       	st	Z, r24
	PORTB.OUT = 0x00;
     a8c:	14 82       	std	Z+4, r1	; 0x04
	
	

     a8e:	df 91       	pop	r29
     a90:	cf 91       	pop	r28
     a92:	08 95       	ret

00000a94 <tiny_dma_setup>:
				
		//Must enable last for REPCNT won't work!
		DMA.CH0.CTRLA |= DMA_CH_ENABLE_bm;  //Enable!	
}

void tiny_dma_loop_mode_7(void){
     a94:	e0 e7       	ldi	r30, 0x70	; 112
     a96:	f0 e0       	ldi	r31, 0x00	; 0
     a98:	80 81       	ld	r24, Z
     a9a:	8e 7f       	andi	r24, 0xFE	; 254
     a9c:	80 83       	st	Z, r24
     a9e:	83 e8       	ldi	r24, 0x83	; 131
     aa0:	80 93 00 01 	sts	0x0100, r24	; 0x800100 <__TEXT_REGION_LENGTH__+0x700100>
     aa4:	08 95       	ret

00000aa6 <tiny_dma_flush>:
     aa6:	e0 e0       	ldi	r30, 0x00	; 0
     aa8:	f1 e0       	ldi	r31, 0x01	; 1
     aaa:	10 8a       	std	Z+16, r1	; 0x10
     aac:	80 e4       	ldi	r24, 0x40	; 64
     aae:	80 8b       	std	Z+16, r24	; 0x10
     ab0:	10 a2       	std	Z+32, r1	; 0x20
     ab2:	80 a3       	std	Z+32, r24	; 0x20
     ab4:	10 aa       	std	Z+48, r1	; 0x30
     ab6:	80 ab       	std	Z+48, r24	; 0x30
     ab8:	e0 e4       	ldi	r30, 0x40	; 64
     aba:	f1 e0       	ldi	r31, 0x01	; 1
     abc:	10 82       	st	Z, r1
     abe:	80 83       	st	Z, r24
     ac0:	10 92 cd 20 	sts	0x20CD, r1	; 0x8020cd <b1_state>
     ac4:	10 92 cc 20 	sts	0x20CC, r1	; 0x8020cc <b2_state>
     ac8:	81 e0       	ldi	r24, 0x01	; 1
     aca:	80 93 cb 20 	sts	0x20CB, r24	; 0x8020cb <usb_state>
     ace:	08 95       	ret

00000ad0 <tiny_dma_set_mode_0>:
     ad0:	cf 93       	push	r28
     ad2:	df 93       	push	r29
     ad4:	f8 94       	cli
     ad6:	10 92 09 20 	sts	0x2009, r1	; 0x802009 <global_mode>
     ada:	e5 df       	rcall	.-54     	; 0xaa6 <tiny_dma_flush>
     adc:	c0 e0       	ldi	r28, 0x00	; 0
     ade:	d1 e0       	ldi	r29, 0x01	; 1
     ae0:	1e aa       	std	Y+54, r1	; 0x36
     ae2:	84 e2       	ldi	r24, 0x24	; 36
     ae4:	88 ab       	std	Y+48, r24	; 0x30
     ae6:	19 aa       	std	Y+49, r1	; 0x31
     ae8:	49 e5       	ldi	r20, 0x59	; 89
     aea:	4a ab       	std	Y+50, r20	; 0x32
     aec:	92 e0       	ldi	r25, 0x02	; 2
     aee:	9b ab       	std	Y+51, r25	; 0x33
     af0:	20 91 0b 20 	lds	r18, 0x200B	; 0x80200b <auxDacBufLen>
     af4:	30 91 0c 20 	lds	r19, 0x200C	; 0x80200c <auxDacBufLen+0x1>
     af8:	2c ab       	std	Y+52, r18	; 0x34
     afa:	3d ab       	std	Y+53, r19	; 0x35
     afc:	2a e8       	ldi	r18, 0x8A	; 138
     afe:	34 e2       	ldi	r19, 0x24	; 36
     b00:	28 af       	std	Y+56, r18	; 0x38
     b02:	39 af       	std	Y+57, r19	; 0x39
     b04:	1a ae       	std	Y+58, r1	; 0x3a
     b06:	2b e3       	ldi	r18, 0x3B	; 59
     b08:	2c af       	std	Y+60, r18	; 0x3c
     b0a:	23 e0       	ldi	r18, 0x03	; 3
     b0c:	20 93 3d 01 	sts	0x013D, r18	; 0x80013d <__TEXT_REGION_LENGTH__+0x70013d>
     b10:	10 92 3e 01 	sts	0x013E, r1	; 0x80013e <__TEXT_REGION_LENGTH__+0x70013e>
     b14:	38 a9       	ldd	r19, Y+48	; 0x30
     b16:	30 68       	ori	r19, 0x80	; 128
     b18:	38 ab       	std	Y+48, r19	; 0x30
     b1a:	10 92 46 01 	sts	0x0146, r1	; 0x800146 <__TEXT_REGION_LENGTH__+0x700146>
     b1e:	e0 e4       	ldi	r30, 0x40	; 64
     b20:	f1 e0       	ldi	r31, 0x01	; 1
     b22:	80 83       	st	Z, r24
     b24:	10 92 41 01 	sts	0x0141, r1	; 0x800141 <__TEXT_REGION_LENGTH__+0x700141>
     b28:	40 93 42 01 	sts	0x0142, r20	; 0x800142 <__TEXT_REGION_LENGTH__+0x700142>
     b2c:	20 93 43 01 	sts	0x0143, r18	; 0x800143 <__TEXT_REGION_LENGTH__+0x700143>
     b30:	40 91 0d 20 	lds	r20, 0x200D	; 0x80200d <dacBuf_len>
     b34:	50 91 0e 20 	lds	r21, 0x200E	; 0x80200e <dacBuf_len+0x1>
     b38:	40 93 44 01 	sts	0x0144, r20	; 0x800144 <__TEXT_REGION_LENGTH__+0x700144>
     b3c:	50 93 45 01 	sts	0x0145, r21	; 0x800145 <__TEXT_REGION_LENGTH__+0x700145>
     b40:	4a e7       	ldi	r20, 0x7A	; 122
     b42:	52 e2       	ldi	r21, 0x22	; 34
     b44:	40 93 48 01 	sts	0x0148, r20	; 0x800148 <__TEXT_REGION_LENGTH__+0x700148>
     b48:	50 93 49 01 	sts	0x0149, r21	; 0x800149 <__TEXT_REGION_LENGTH__+0x700149>
     b4c:	10 92 4a 01 	sts	0x014A, r1	; 0x80014a <__TEXT_REGION_LENGTH__+0x70014a>
     b50:	39 e3       	ldi	r19, 0x39	; 57
     b52:	30 93 4c 01 	sts	0x014C, r19	; 0x80014c <__TEXT_REGION_LENGTH__+0x70014c>
     b56:	20 93 4d 01 	sts	0x014D, r18	; 0x80014d <__TEXT_REGION_LENGTH__+0x70014d>
     b5a:	10 92 4e 01 	sts	0x014E, r1	; 0x80014e <__TEXT_REGION_LENGTH__+0x70014e>
     b5e:	20 81       	ld	r18, Z
     b60:	20 68       	ori	r18, 0x80	; 128
     b62:	20 83       	st	Z, r18
     b64:	18 8a       	std	Y+16, r1	; 0x10
     b66:	20 e4       	ldi	r18, 0x40	; 64
     b68:	28 8b       	std	Y+16, r18	; 0x10
     b6a:	88 8b       	std	Y+16, r24	; 0x10
     b6c:	99 8b       	std	Y+17, r25	; 0x11
     b6e:	25 e9       	ldi	r18, 0x95	; 149
     b70:	2a 8b       	std	Y+18, r18	; 0x12
     b72:	20 e1       	ldi	r18, 0x10	; 16
     b74:	2b 8b       	std	Y+19, r18	; 0x13
     b76:	2e ee       	ldi	r18, 0xEE	; 238
     b78:	32 e0       	ldi	r19, 0x02	; 2
     b7a:	2c 8b       	std	Y+20, r18	; 0x14
     b7c:	3d 8b       	std	Y+21, r19	; 0x15
     b7e:	88 8f       	std	Y+24, r24	; 0x18
     b80:	99 8f       	std	Y+25, r25	; 0x19
     b82:	1a 8e       	std	Y+26, r1	; 0x1a
     b84:	8a e8       	ldi	r24, 0x8A	; 138
     b86:	96 e2       	ldi	r25, 0x26	; 38
     b88:	8c 8f       	std	Y+28, r24	; 0x1c
     b8a:	9d 8f       	std	Y+29, r25	; 0x1d
     b8c:	1e 8e       	std	Y+30, r1	; 0x1e
     b8e:	68 ec       	ldi	r22, 0xC8	; 200
     b90:	70 e0       	ldi	r23, 0x00	; 0
     b92:	84 ef       	ldi	r24, 0xF4	; 244
     b94:	91 e0       	ldi	r25, 0x01	; 1
     b96:	a5 dd       	rcall	.-1206   	; 0x6e2 <tiny_calibration_synchronise_phase>
     b98:	10 92 cd 20 	sts	0x20CD, r1	; 0x8020cd <b1_state>
     b9c:	10 92 cc 20 	sts	0x20CC, r1	; 0x8020cc <b2_state>
     ba0:	81 e0       	ldi	r24, 0x01	; 1
     ba2:	80 93 cb 20 	sts	0x20CB, r24	; 0x8020cb <usb_state>
     ba6:	8f ef       	ldi	r24, 0xFF	; 255
     ba8:	9f ef       	ldi	r25, 0xFF	; 255
     baa:	80 93 07 20 	sts	0x2007, r24	; 0x802007 <median_TRFCNT>
     bae:	90 93 08 20 	sts	0x2008, r25	; 0x802008 <median_TRFCNT+0x1>
     bb2:	85 e0       	ldi	r24, 0x05	; 5
     bb4:	80 93 06 20 	sts	0x2006, r24	; 0x802006 <median_TRFCNT_delay>
     bb8:	88 89       	ldd	r24, Y+16	; 0x10
     bba:	80 68       	ori	r24, 0x80	; 128
     bbc:	88 8b       	std	Y+16, r24	; 0x10
     bbe:	78 94       	sei
     bc0:	df 91       	pop	r29
     bc2:	cf 91       	pop	r28
     bc4:	08 95       	ret

00000bc6 <tiny_dma_set_mode_1>:
     bc6:	cf 93       	push	r28
     bc8:	df 93       	push	r29
     bca:	81 e0       	ldi	r24, 0x01	; 1
     bcc:	80 93 09 20 	sts	0x2009, r24	; 0x802009 <global_mode>
     bd0:	6a df       	rcall	.-300    	; 0xaa6 <tiny_dma_flush>
     bd2:	e0 e0       	ldi	r30, 0x00	; 0
     bd4:	f1 e0       	ldi	r31, 0x01	; 1
     bd6:	10 aa       	std	Z+48, r1	; 0x30
     bd8:	80 e4       	ldi	r24, 0x40	; 64
     bda:	80 ab       	std	Z+48, r24	; 0x30
     bdc:	94 e0       	ldi	r25, 0x04	; 4
     bde:	90 ab       	std	Z+48, r25	; 0x30
     be0:	11 aa       	std	Z+49, r1	; 0x31
     be2:	12 aa       	std	Z+50, r1	; 0x32
     be4:	5b e4       	ldi	r21, 0x4B	; 75
     be6:	53 ab       	std	Z+51, r21	; 0x33
     be8:	14 aa       	std	Z+52, r1	; 0x34
     bea:	15 aa       	std	Z+53, r1	; 0x35
     bec:	16 aa       	std	Z+54, r1	; 0x36
     bee:	2a e0       	ldi	r18, 0x0A	; 10
     bf0:	30 e2       	ldi	r19, 0x20	; 32
     bf2:	20 af       	std	Z+56, r18	; 0x38
     bf4:	31 af       	std	Z+57, r19	; 0x39
     bf6:	12 ae       	std	Z+58, r1	; 0x3a
     bf8:	40 ea       	ldi	r20, 0xA0	; 160
     bfa:	44 af       	std	Z+60, r20	; 0x3c
     bfc:	38 e0       	ldi	r19, 0x08	; 8
     bfe:	30 93 3d 01 	sts	0x013D, r19	; 0x80013d <__TEXT_REGION_LENGTH__+0x70013d>
     c02:	10 92 3e 01 	sts	0x013E, r1	; 0x80013e <__TEXT_REGION_LENGTH__+0x70013e>
     c06:	80 a9       	ldd	r24, Z+48	; 0x30
     c08:	80 6a       	ori	r24, 0xA0	; 160
     c0a:	80 ab       	std	Z+48, r24	; 0x30
     c0c:	85 e5       	ldi	r24, 0x55	; 85
     c0e:	80 93 a0 08 	sts	0x08A0, r24	; 0x8008a0 <__TEXT_REGION_LENGTH__+0x7008a0>
     c12:	10 92 46 01 	sts	0x0146, r1	; 0x800146 <__TEXT_REGION_LENGTH__+0x700146>
     c16:	a0 e4       	ldi	r26, 0x40	; 64
     c18:	b1 e0       	ldi	r27, 0x01	; 1
     c1a:	d4 e2       	ldi	r29, 0x24	; 36
     c1c:	dc 93       	st	X, r29
     c1e:	10 92 41 01 	sts	0x0141, r1	; 0x800141 <__TEXT_REGION_LENGTH__+0x700141>
     c22:	89 e5       	ldi	r24, 0x59	; 89
     c24:	80 93 42 01 	sts	0x0142, r24	; 0x800142 <__TEXT_REGION_LENGTH__+0x700142>
     c28:	c2 e0       	ldi	r28, 0x02	; 2
     c2a:	c0 93 43 01 	sts	0x0143, r28	; 0x800143 <__TEXT_REGION_LENGTH__+0x700143>
     c2e:	60 91 0b 20 	lds	r22, 0x200B	; 0x80200b <auxDacBufLen>
     c32:	70 91 0c 20 	lds	r23, 0x200C	; 0x80200c <auxDacBufLen+0x1>
     c36:	60 93 44 01 	sts	0x0144, r22	; 0x800144 <__TEXT_REGION_LENGTH__+0x700144>
     c3a:	70 93 45 01 	sts	0x0145, r23	; 0x800145 <__TEXT_REGION_LENGTH__+0x700145>
     c3e:	6a e8       	ldi	r22, 0x8A	; 138
     c40:	74 e2       	ldi	r23, 0x24	; 36
     c42:	60 93 48 01 	sts	0x0148, r22	; 0x800148 <__TEXT_REGION_LENGTH__+0x700148>
     c46:	70 93 49 01 	sts	0x0149, r23	; 0x800149 <__TEXT_REGION_LENGTH__+0x700149>
     c4a:	10 92 4a 01 	sts	0x014A, r1	; 0x80014a <__TEXT_REGION_LENGTH__+0x70014a>
     c4e:	8b e3       	ldi	r24, 0x3B	; 59
     c50:	80 93 4c 01 	sts	0x014C, r24	; 0x80014c <__TEXT_REGION_LENGTH__+0x70014c>
     c54:	83 e0       	ldi	r24, 0x03	; 3
     c56:	80 93 4d 01 	sts	0x014D, r24	; 0x80014d <__TEXT_REGION_LENGTH__+0x70014d>
     c5a:	10 92 4e 01 	sts	0x014E, r1	; 0x80014e <__TEXT_REGION_LENGTH__+0x70014e>
     c5e:	2c 91       	ld	r18, X
     c60:	20 68       	ori	r18, 0x80	; 128
     c62:	2c 93       	st	X, r18
     c64:	90 8b       	std	Z+16, r25	; 0x10
     c66:	81 8b       	std	Z+17, r24	; 0x11
     c68:	a1 e9       	ldi	r26, 0x91	; 145
     c6a:	a2 8b       	std	Z+18, r26	; 0x12
     c6c:	20 e1       	ldi	r18, 0x10	; 16
     c6e:	23 8b       	std	Z+19, r18	; 0x13
     c70:	67 e7       	ldi	r22, 0x77	; 119
     c72:	71 e0       	ldi	r23, 0x01	; 1
     c74:	64 8b       	std	Z+20, r22	; 0x14
     c76:	75 8b       	std	Z+21, r23	; 0x15
     c78:	d0 8f       	std	Z+24, r29	; 0x18
     c7a:	c1 8f       	std	Z+25, r28	; 0x19
     c7c:	12 8e       	std	Z+26, r1	; 0x1a
     c7e:	ca e8       	ldi	r28, 0x8A	; 138
     c80:	d6 e2       	ldi	r29, 0x26	; 38
     c82:	c4 8f       	std	Z+28, r28	; 0x1c
     c84:	d5 8f       	std	Z+29, r29	; 0x1d
     c86:	16 8e       	std	Z+30, r1	; 0x1e
     c88:	20 89       	ldd	r18, Z+16	; 0x10
     c8a:	20 68       	ori	r18, 0x80	; 128
     c8c:	20 8b       	std	Z+16, r18	; 0x10
     c8e:	90 a3       	std	Z+32, r25	; 0x20
     c90:	81 a3       	std	Z+33, r24	; 0x21
     c92:	a2 a3       	std	Z+34, r26	; 0x22
     c94:	53 a3       	std	Z+35, r21	; 0x23
     c96:	64 a3       	std	Z+36, r22	; 0x24
     c98:	75 a3       	std	Z+37, r23	; 0x25
     c9a:	40 a7       	std	Z+40, r20	; 0x28
     c9c:	31 a7       	std	Z+41, r19	; 0x29
     c9e:	12 a6       	std	Z+42, r1	; 0x2a
     ca0:	81 e0       	ldi	r24, 0x01	; 1
     ca2:	98 e2       	ldi	r25, 0x28	; 40
     ca4:	84 a7       	std	Z+44, r24	; 0x2c
     ca6:	95 a7       	std	Z+45, r25	; 0x2d
     ca8:	16 a6       	std	Z+46, r1	; 0x2e
     caa:	80 a1       	ldd	r24, Z+32	; 0x20
     cac:	80 68       	ori	r24, 0x80	; 128
     cae:	80 a3       	std	Z+32, r24	; 0x20
     cb0:	df 91       	pop	r29
     cb2:	cf 91       	pop	r28
     cb4:	08 95       	ret

00000cb6 <tiny_dma_set_mode_2>:
     cb6:	cf 93       	push	r28
     cb8:	f8 94       	cli
     cba:	c2 e0       	ldi	r28, 0x02	; 2
     cbc:	c0 93 09 20 	sts	0x2009, r28	; 0x802009 <global_mode>
     cc0:	f2 de       	rcall	.-540    	; 0xaa6 <tiny_dma_flush>
     cc2:	e0 e0       	ldi	r30, 0x00	; 0
     cc4:	f1 e0       	ldi	r31, 0x01	; 1
     cc6:	16 aa       	std	Z+54, r1	; 0x36
     cc8:	94 e2       	ldi	r25, 0x24	; 36
     cca:	90 ab       	std	Z+48, r25	; 0x30
     ccc:	11 aa       	std	Z+49, r1	; 0x31
     cce:	39 e5       	ldi	r19, 0x59	; 89
     cd0:	32 ab       	std	Z+50, r19	; 0x32
     cd2:	83 e0       	ldi	r24, 0x03	; 3
     cd4:	83 ab       	std	Z+51, r24	; 0x33
     cd6:	40 91 0d 20 	lds	r20, 0x200D	; 0x80200d <dacBuf_len>
     cda:	50 91 0e 20 	lds	r21, 0x200E	; 0x80200e <dacBuf_len+0x1>
     cde:	44 ab       	std	Z+52, r20	; 0x34
     ce0:	55 ab       	std	Z+53, r21	; 0x35
     ce2:	4a e7       	ldi	r20, 0x7A	; 122
     ce4:	52 e2       	ldi	r21, 0x22	; 34
     ce6:	40 af       	std	Z+56, r20	; 0x38
     ce8:	51 af       	std	Z+57, r21	; 0x39
     cea:	12 ae       	std	Z+58, r1	; 0x3a
     cec:	29 e3       	ldi	r18, 0x39	; 57
     cee:	24 af       	std	Z+60, r18	; 0x3c
     cf0:	80 93 3d 01 	sts	0x013D, r24	; 0x80013d <__TEXT_REGION_LENGTH__+0x70013d>
     cf4:	10 92 3e 01 	sts	0x013E, r1	; 0x80013e <__TEXT_REGION_LENGTH__+0x70013e>
     cf8:	20 a9       	ldd	r18, Z+48	; 0x30
     cfa:	20 68       	ori	r18, 0x80	; 128
     cfc:	20 ab       	std	Z+48, r18	; 0x30
     cfe:	10 92 46 01 	sts	0x0146, r1	; 0x800146 <__TEXT_REGION_LENGTH__+0x700146>
     d02:	a0 e4       	ldi	r26, 0x40	; 64
     d04:	b1 e0       	ldi	r27, 0x01	; 1
     d06:	9c 93       	st	X, r25
     d08:	10 92 41 01 	sts	0x0141, r1	; 0x800141 <__TEXT_REGION_LENGTH__+0x700141>
     d0c:	30 93 42 01 	sts	0x0142, r19	; 0x800142 <__TEXT_REGION_LENGTH__+0x700142>
     d10:	c0 93 43 01 	sts	0x0143, r28	; 0x800143 <__TEXT_REGION_LENGTH__+0x700143>
     d14:	20 91 0b 20 	lds	r18, 0x200B	; 0x80200b <auxDacBufLen>
     d18:	30 91 0c 20 	lds	r19, 0x200C	; 0x80200c <auxDacBufLen+0x1>
     d1c:	20 93 44 01 	sts	0x0144, r18	; 0x800144 <__TEXT_REGION_LENGTH__+0x700144>
     d20:	30 93 45 01 	sts	0x0145, r19	; 0x800145 <__TEXT_REGION_LENGTH__+0x700145>
     d24:	2a e8       	ldi	r18, 0x8A	; 138
     d26:	34 e2       	ldi	r19, 0x24	; 36
     d28:	20 93 48 01 	sts	0x0148, r18	; 0x800148 <__TEXT_REGION_LENGTH__+0x700148>
     d2c:	30 93 49 01 	sts	0x0149, r19	; 0x800149 <__TEXT_REGION_LENGTH__+0x700149>
     d30:	10 92 4a 01 	sts	0x014A, r1	; 0x80014a <__TEXT_REGION_LENGTH__+0x70014a>
     d34:	2b e3       	ldi	r18, 0x3B	; 59
     d36:	20 93 4c 01 	sts	0x014C, r18	; 0x80014c <__TEXT_REGION_LENGTH__+0x70014c>
     d3a:	80 93 4d 01 	sts	0x014D, r24	; 0x80014d <__TEXT_REGION_LENGTH__+0x70014d>
     d3e:	10 92 4e 01 	sts	0x014E, r1	; 0x80014e <__TEXT_REGION_LENGTH__+0x70014e>
     d42:	2c 91       	ld	r18, X
     d44:	20 68       	ori	r18, 0x80	; 128
     d46:	2c 93       	st	X, r18
     d48:	54 e0       	ldi	r21, 0x04	; 4
     d4a:	50 8b       	std	Z+16, r21	; 0x10
     d4c:	81 8b       	std	Z+17, r24	; 0x11
     d4e:	41 e9       	ldi	r20, 0x91	; 145
     d50:	42 8b       	std	Z+18, r20	; 0x12
     d52:	20 e1       	ldi	r18, 0x10	; 16
     d54:	23 8b       	std	Z+19, r18	; 0x13
     d56:	27 e7       	ldi	r18, 0x77	; 119
     d58:	31 e0       	ldi	r19, 0x01	; 1
     d5a:	24 8b       	std	Z+20, r18	; 0x14
     d5c:	35 8b       	std	Z+21, r19	; 0x15
     d5e:	90 8f       	std	Z+24, r25	; 0x18
     d60:	c1 8f       	std	Z+25, r28	; 0x19
     d62:	12 8e       	std	Z+26, r1	; 0x1a
     d64:	6a e8       	ldi	r22, 0x8A	; 138
     d66:	76 e2       	ldi	r23, 0x26	; 38
     d68:	64 8f       	std	Z+28, r22	; 0x1c
     d6a:	75 8f       	std	Z+29, r23	; 0x1d
     d6c:	16 8e       	std	Z+30, r1	; 0x1e
     d6e:	90 89       	ldd	r25, Z+16	; 0x10
     d70:	90 68       	ori	r25, 0x80	; 128
     d72:	90 8b       	std	Z+16, r25	; 0x10
     d74:	50 a3       	std	Z+32, r21	; 0x20
     d76:	81 a3       	std	Z+33, r24	; 0x21
     d78:	42 a3       	std	Z+34, r20	; 0x22
     d7a:	82 e1       	ldi	r24, 0x12	; 18
     d7c:	83 a3       	std	Z+35, r24	; 0x23
     d7e:	24 a3       	std	Z+36, r18	; 0x24
     d80:	35 a3       	std	Z+37, r19	; 0x25
     d82:	84 e3       	ldi	r24, 0x34	; 52
     d84:	80 a7       	std	Z+40, r24	; 0x28
     d86:	c1 a7       	std	Z+41, r28	; 0x29
     d88:	12 a6       	std	Z+42, r1	; 0x2a
     d8a:	81 e0       	ldi	r24, 0x01	; 1
     d8c:	98 e2       	ldi	r25, 0x28	; 40
     d8e:	84 a7       	std	Z+44, r24	; 0x2c
     d90:	95 a7       	std	Z+45, r25	; 0x2d
     d92:	16 a6       	std	Z+46, r1	; 0x2e
     d94:	80 a1       	ldd	r24, Z+32	; 0x20
     d96:	80 68       	ori	r24, 0x80	; 128
     d98:	80 a3       	std	Z+32, r24	; 0x20
     d9a:	78 94       	sei
     d9c:	cf 91       	pop	r28
     d9e:	08 95       	ret

00000da0 <tiny_dma_set_mode_3>:
     da0:	cf 93       	push	r28
     da2:	c3 e0       	ldi	r28, 0x03	; 3
     da4:	c0 93 09 20 	sts	0x2009, r28	; 0x802009 <global_mode>
     da8:	7e de       	rcall	.-772    	; 0xaa6 <tiny_dma_flush>
     daa:	e0 e0       	ldi	r30, 0x00	; 0
     dac:	f1 e0       	ldi	r31, 0x01	; 1
     dae:	10 a2       	std	Z+32, r1	; 0x20
     db0:	50 e4       	ldi	r21, 0x40	; 64
     db2:	50 a3       	std	Z+32, r21	; 0x20
     db4:	44 e0       	ldi	r20, 0x04	; 4
     db6:	40 a3       	std	Z+32, r20	; 0x20
     db8:	11 a2       	std	Z+33, r1	; 0x21
     dba:	12 a2       	std	Z+34, r1	; 0x22
     dbc:	3b e4       	ldi	r19, 0x4B	; 75
     dbe:	33 a3       	std	Z+35, r19	; 0x23
     dc0:	14 a2       	std	Z+36, r1	; 0x24
     dc2:	15 a2       	std	Z+37, r1	; 0x25
     dc4:	16 a2       	std	Z+38, r1	; 0x26
     dc6:	8a e0       	ldi	r24, 0x0A	; 10
     dc8:	90 e2       	ldi	r25, 0x20	; 32
     dca:	80 a7       	std	Z+40, r24	; 0x28
     dcc:	91 a7       	std	Z+41, r25	; 0x29
     dce:	12 a6       	std	Z+42, r1	; 0x2a
     dd0:	20 ea       	ldi	r18, 0xA0	; 160
     dd2:	24 a7       	std	Z+44, r18	; 0x2c
     dd4:	98 e0       	ldi	r25, 0x08	; 8
     dd6:	95 a7       	std	Z+45, r25	; 0x2d
     dd8:	16 a6       	std	Z+46, r1	; 0x2e
     dda:	80 a1       	ldd	r24, Z+32	; 0x20
     ddc:	80 6a       	ori	r24, 0xA0	; 160
     dde:	80 a3       	std	Z+32, r24	; 0x20
     de0:	85 e5       	ldi	r24, 0x55	; 85
     de2:	80 93 a0 08 	sts	0x08A0, r24	; 0x8008a0 <__TEXT_REGION_LENGTH__+0x7008a0>
     de6:	16 aa       	std	Z+54, r1	; 0x36
     de8:	74 e2       	ldi	r23, 0x24	; 36
     dea:	70 ab       	std	Z+48, r23	; 0x30
     dec:	11 aa       	std	Z+49, r1	; 0x31
     dee:	69 e5       	ldi	r22, 0x59	; 89
     df0:	62 ab       	std	Z+50, r22	; 0x32
     df2:	c3 ab       	std	Z+51, r28	; 0x33
     df4:	a0 91 0d 20 	lds	r26, 0x200D	; 0x80200d <dacBuf_len>
     df8:	b0 91 0e 20 	lds	r27, 0x200E	; 0x80200e <dacBuf_len+0x1>
     dfc:	a4 ab       	std	Z+52, r26	; 0x34
     dfe:	b5 ab       	std	Z+53, r27	; 0x35
     e00:	aa e7       	ldi	r26, 0x7A	; 122
     e02:	b2 e2       	ldi	r27, 0x22	; 34
     e04:	a0 af       	std	Z+56, r26	; 0x38
     e06:	b1 af       	std	Z+57, r27	; 0x39
     e08:	12 ae       	std	Z+58, r1	; 0x3a
     e0a:	89 e3       	ldi	r24, 0x39	; 57
     e0c:	84 af       	std	Z+60, r24	; 0x3c
     e0e:	c0 93 3d 01 	sts	0x013D, r28	; 0x80013d <__TEXT_REGION_LENGTH__+0x70013d>
     e12:	10 92 3e 01 	sts	0x013E, r1	; 0x80013e <__TEXT_REGION_LENGTH__+0x70013e>
     e16:	80 a9       	ldd	r24, Z+48	; 0x30
     e18:	80 68       	ori	r24, 0x80	; 128
     e1a:	80 ab       	std	Z+48, r24	; 0x30
     e1c:	10 92 46 01 	sts	0x0146, r1	; 0x800146 <__TEXT_REGION_LENGTH__+0x700146>
     e20:	a0 e4       	ldi	r26, 0x40	; 64
     e22:	b1 e0       	ldi	r27, 0x01	; 1
     e24:	7c 93       	st	X, r23
     e26:	10 92 41 01 	sts	0x0141, r1	; 0x800141 <__TEXT_REGION_LENGTH__+0x700141>
     e2a:	60 93 42 01 	sts	0x0142, r22	; 0x800142 <__TEXT_REGION_LENGTH__+0x700142>
     e2e:	82 e0       	ldi	r24, 0x02	; 2
     e30:	80 93 43 01 	sts	0x0143, r24	; 0x800143 <__TEXT_REGION_LENGTH__+0x700143>
     e34:	60 91 0b 20 	lds	r22, 0x200B	; 0x80200b <auxDacBufLen>
     e38:	70 91 0c 20 	lds	r23, 0x200C	; 0x80200c <auxDacBufLen+0x1>
     e3c:	60 93 44 01 	sts	0x0144, r22	; 0x800144 <__TEXT_REGION_LENGTH__+0x700144>
     e40:	70 93 45 01 	sts	0x0145, r23	; 0x800145 <__TEXT_REGION_LENGTH__+0x700145>
     e44:	6a e8       	ldi	r22, 0x8A	; 138
     e46:	74 e2       	ldi	r23, 0x24	; 36
     e48:	60 93 48 01 	sts	0x0148, r22	; 0x800148 <__TEXT_REGION_LENGTH__+0x700148>
     e4c:	70 93 49 01 	sts	0x0149, r23	; 0x800149 <__TEXT_REGION_LENGTH__+0x700149>
     e50:	10 92 4a 01 	sts	0x014A, r1	; 0x80014a <__TEXT_REGION_LENGTH__+0x70014a>
     e54:	8b e3       	ldi	r24, 0x3B	; 59
     e56:	80 93 4c 01 	sts	0x014C, r24	; 0x80014c <__TEXT_REGION_LENGTH__+0x70014c>
     e5a:	c0 93 4d 01 	sts	0x014D, r28	; 0x80014d <__TEXT_REGION_LENGTH__+0x70014d>
     e5e:	10 92 4e 01 	sts	0x014E, r1	; 0x80014e <__TEXT_REGION_LENGTH__+0x70014e>
     e62:	8c 91       	ld	r24, X
     e64:	80 68       	ori	r24, 0x80	; 128
     e66:	8c 93       	st	X, r24
     e68:	10 8a       	std	Z+16, r1	; 0x10
     e6a:	50 8b       	std	Z+16, r21	; 0x10
     e6c:	40 8b       	std	Z+16, r20	; 0x10
     e6e:	c1 8b       	std	Z+17, r28	; 0x11
     e70:	81 e9       	ldi	r24, 0x91	; 145
     e72:	82 8b       	std	Z+18, r24	; 0x12
     e74:	33 8b       	std	Z+19, r19	; 0x13
     e76:	47 e7       	ldi	r20, 0x77	; 119
     e78:	51 e0       	ldi	r21, 0x01	; 1
     e7a:	44 8b       	std	Z+20, r20	; 0x14
     e7c:	55 8b       	std	Z+21, r21	; 0x15
     e7e:	20 8f       	std	Z+24, r18	; 0x18
     e80:	91 8f       	std	Z+25, r25	; 0x19
     e82:	12 8e       	std	Z+26, r1	; 0x1a
     e84:	8a e8       	ldi	r24, 0x8A	; 138
     e86:	96 e2       	ldi	r25, 0x26	; 38
     e88:	84 8f       	std	Z+28, r24	; 0x1c
     e8a:	95 8f       	std	Z+29, r25	; 0x1d
     e8c:	16 8e       	std	Z+30, r1	; 0x1e
     e8e:	80 89       	ldd	r24, Z+16	; 0x10
     e90:	80 68       	ori	r24, 0x80	; 128
     e92:	80 8b       	std	Z+16, r24	; 0x10
     e94:	cf 91       	pop	r28
     e96:	08 95       	ret

00000e98 <tiny_dma_set_mode_4>:
     e98:	cf 93       	push	r28
     e9a:	c4 e0       	ldi	r28, 0x04	; 4
     e9c:	c0 93 09 20 	sts	0x2009, r28	; 0x802009 <global_mode>
     ea0:	02 de       	rcall	.-1020   	; 0xaa6 <tiny_dma_flush>
     ea2:	e0 e0       	ldi	r30, 0x00	; 0
     ea4:	f1 e0       	ldi	r31, 0x01	; 1
     ea6:	10 a2       	std	Z+32, r1	; 0x20
     ea8:	80 e4       	ldi	r24, 0x40	; 64
     eaa:	80 a3       	std	Z+32, r24	; 0x20
     eac:	c0 a3       	std	Z+32, r28	; 0x20
     eae:	11 a2       	std	Z+33, r1	; 0x21
     eb0:	12 a2       	std	Z+34, r1	; 0x22
     eb2:	4b e4       	ldi	r20, 0x4B	; 75
     eb4:	43 a3       	std	Z+35, r20	; 0x23
     eb6:	14 a2       	std	Z+36, r1	; 0x24
     eb8:	15 a2       	std	Z+37, r1	; 0x25
     eba:	16 a2       	std	Z+38, r1	; 0x26
     ebc:	8a e0       	ldi	r24, 0x0A	; 10
     ebe:	90 e2       	ldi	r25, 0x20	; 32
     ec0:	80 a7       	std	Z+40, r24	; 0x28
     ec2:	91 a7       	std	Z+41, r25	; 0x29
     ec4:	12 a6       	std	Z+42, r1	; 0x2a
     ec6:	60 ea       	ldi	r22, 0xA0	; 160
     ec8:	64 a7       	std	Z+44, r22	; 0x2c
     eca:	88 e0       	ldi	r24, 0x08	; 8
     ecc:	85 a7       	std	Z+45, r24	; 0x2d
     ece:	16 a6       	std	Z+46, r1	; 0x2e
     ed0:	90 a1       	ldd	r25, Z+32	; 0x20
     ed2:	90 6a       	ori	r25, 0xA0	; 160
     ed4:	90 a3       	std	Z+32, r25	; 0x20
     ed6:	95 e5       	ldi	r25, 0x55	; 85
     ed8:	90 93 a0 08 	sts	0x08A0, r25	; 0x8008a0 <__TEXT_REGION_LENGTH__+0x7008a0>
     edc:	10 92 46 01 	sts	0x0146, r1	; 0x800146 <__TEXT_REGION_LENGTH__+0x700146>
     ee0:	a0 e4       	ldi	r26, 0x40	; 64
     ee2:	b1 e0       	ldi	r27, 0x01	; 1
     ee4:	94 e2       	ldi	r25, 0x24	; 36
     ee6:	9c 93       	st	X, r25
     ee8:	10 92 41 01 	sts	0x0141, r1	; 0x800141 <__TEXT_REGION_LENGTH__+0x700141>
     eec:	99 e5       	ldi	r25, 0x59	; 89
     eee:	90 93 42 01 	sts	0x0142, r25	; 0x800142 <__TEXT_REGION_LENGTH__+0x700142>
     ef2:	92 e0       	ldi	r25, 0x02	; 2
     ef4:	90 93 43 01 	sts	0x0143, r25	; 0x800143 <__TEXT_REGION_LENGTH__+0x700143>
     ef8:	20 91 0b 20 	lds	r18, 0x200B	; 0x80200b <auxDacBufLen>
     efc:	30 91 0c 20 	lds	r19, 0x200C	; 0x80200c <auxDacBufLen+0x1>
     f00:	20 93 44 01 	sts	0x0144, r18	; 0x800144 <__TEXT_REGION_LENGTH__+0x700144>
     f04:	30 93 45 01 	sts	0x0145, r19	; 0x800145 <__TEXT_REGION_LENGTH__+0x700145>
     f08:	2a e8       	ldi	r18, 0x8A	; 138
     f0a:	34 e2       	ldi	r19, 0x24	; 36
     f0c:	20 93 48 01 	sts	0x0148, r18	; 0x800148 <__TEXT_REGION_LENGTH__+0x700148>
     f10:	30 93 49 01 	sts	0x0149, r19	; 0x800149 <__TEXT_REGION_LENGTH__+0x700149>
     f14:	10 92 4a 01 	sts	0x014A, r1	; 0x80014a <__TEXT_REGION_LENGTH__+0x70014a>
     f18:	9b e3       	ldi	r25, 0x3B	; 59
     f1a:	90 93 4c 01 	sts	0x014C, r25	; 0x80014c <__TEXT_REGION_LENGTH__+0x70014c>
     f1e:	93 e0       	ldi	r25, 0x03	; 3
     f20:	90 93 4d 01 	sts	0x014D, r25	; 0x80014d <__TEXT_REGION_LENGTH__+0x70014d>
     f24:	10 92 4e 01 	sts	0x014E, r1	; 0x80014e <__TEXT_REGION_LENGTH__+0x70014e>
     f28:	2c 91       	ld	r18, X
     f2a:	20 68       	ori	r18, 0x80	; 128
     f2c:	2c 93       	st	X, r18
     f2e:	c0 8b       	std	Z+16, r28	; 0x10
     f30:	91 8b       	std	Z+17, r25	; 0x11
     f32:	31 e9       	ldi	r19, 0x91	; 145
     f34:	32 8b       	std	Z+18, r19	; 0x12
     f36:	43 8b       	std	Z+19, r20	; 0x13
     f38:	47 e7       	ldi	r20, 0x77	; 119
     f3a:	51 e0       	ldi	r21, 0x01	; 1
     f3c:	44 8b       	std	Z+20, r20	; 0x14
     f3e:	55 8b       	std	Z+21, r21	; 0x15
     f40:	60 8f       	std	Z+24, r22	; 0x18
     f42:	81 8f       	std	Z+25, r24	; 0x19
     f44:	12 8e       	std	Z+26, r1	; 0x1a
     f46:	6a e8       	ldi	r22, 0x8A	; 138
     f48:	76 e2       	ldi	r23, 0x26	; 38
     f4a:	64 8f       	std	Z+28, r22	; 0x1c
     f4c:	75 8f       	std	Z+29, r23	; 0x1d
     f4e:	16 8e       	std	Z+30, r1	; 0x1e
     f50:	20 89       	ldd	r18, Z+16	; 0x10
     f52:	20 68       	ori	r18, 0x80	; 128
     f54:	20 8b       	std	Z+16, r18	; 0x10
     f56:	c0 ab       	std	Z+48, r28	; 0x30
     f58:	91 ab       	std	Z+49, r25	; 0x31
     f5a:	32 ab       	std	Z+50, r19	; 0x32
     f5c:	9a e4       	ldi	r25, 0x4A	; 74
     f5e:	93 ab       	std	Z+51, r25	; 0x33
     f60:	44 ab       	std	Z+52, r20	; 0x34
     f62:	55 ab       	std	Z+53, r21	; 0x35
     f64:	93 ec       	ldi	r25, 0xC3	; 195
     f66:	90 af       	std	Z+56, r25	; 0x38
     f68:	81 af       	std	Z+57, r24	; 0x39
     f6a:	12 ae       	std	Z+58, r1	; 0x3a
     f6c:	81 e0       	ldi	r24, 0x01	; 1
     f6e:	98 e2       	ldi	r25, 0x28	; 40
     f70:	84 af       	std	Z+60, r24	; 0x3c
     f72:	90 93 3d 01 	sts	0x013D, r25	; 0x80013d <__TEXT_REGION_LENGTH__+0x70013d>
     f76:	10 92 3e 01 	sts	0x013E, r1	; 0x80013e <__TEXT_REGION_LENGTH__+0x70013e>
     f7a:	80 a9       	ldd	r24, Z+48	; 0x30
     f7c:	80 68       	ori	r24, 0x80	; 128
     f7e:	80 ab       	std	Z+48, r24	; 0x30
     f80:	cf 91       	pop	r28
     f82:	08 95       	ret

00000f84 <tiny_dma_set_mode_5>:
     f84:	85 e0       	ldi	r24, 0x05	; 5
     f86:	80 93 09 20 	sts	0x2009, r24	; 0x802009 <global_mode>
     f8a:	8d dd       	rcall	.-1254   	; 0xaa6 <tiny_dma_flush>
     f8c:	e0 e0       	ldi	r30, 0x00	; 0
     f8e:	f1 e0       	ldi	r31, 0x01	; 1
     f90:	16 aa       	std	Z+54, r1	; 0x36
     f92:	34 e2       	ldi	r19, 0x24	; 36
     f94:	30 ab       	std	Z+48, r19	; 0x30
     f96:	11 aa       	std	Z+49, r1	; 0x31
     f98:	29 e5       	ldi	r18, 0x59	; 89
     f9a:	22 ab       	std	Z+50, r18	; 0x32
     f9c:	83 e0       	ldi	r24, 0x03	; 3
     f9e:	83 ab       	std	Z+51, r24	; 0x33
     fa0:	40 91 0d 20 	lds	r20, 0x200D	; 0x80200d <dacBuf_len>
     fa4:	50 91 0e 20 	lds	r21, 0x200E	; 0x80200e <dacBuf_len+0x1>
     fa8:	44 ab       	std	Z+52, r20	; 0x34
     faa:	55 ab       	std	Z+53, r21	; 0x35
     fac:	4a e7       	ldi	r20, 0x7A	; 122
     fae:	52 e2       	ldi	r21, 0x22	; 34
     fb0:	40 af       	std	Z+56, r20	; 0x38
     fb2:	51 af       	std	Z+57, r21	; 0x39
     fb4:	12 ae       	std	Z+58, r1	; 0x3a
     fb6:	99 e3       	ldi	r25, 0x39	; 57
     fb8:	94 af       	std	Z+60, r25	; 0x3c
     fba:	80 93 3d 01 	sts	0x013D, r24	; 0x80013d <__TEXT_REGION_LENGTH__+0x70013d>
     fbe:	10 92 3e 01 	sts	0x013E, r1	; 0x80013e <__TEXT_REGION_LENGTH__+0x70013e>
     fc2:	90 a9       	ldd	r25, Z+48	; 0x30
     fc4:	90 68       	ori	r25, 0x80	; 128
     fc6:	90 ab       	std	Z+48, r25	; 0x30
     fc8:	10 92 46 01 	sts	0x0146, r1	; 0x800146 <__TEXT_REGION_LENGTH__+0x700146>
     fcc:	e0 e4       	ldi	r30, 0x40	; 64
     fce:	f1 e0       	ldi	r31, 0x01	; 1
     fd0:	30 83       	st	Z, r19
     fd2:	10 92 41 01 	sts	0x0141, r1	; 0x800141 <__TEXT_REGION_LENGTH__+0x700141>
     fd6:	20 93 42 01 	sts	0x0142, r18	; 0x800142 <__TEXT_REGION_LENGTH__+0x700142>
     fda:	80 93 43 01 	sts	0x0143, r24	; 0x800143 <__TEXT_REGION_LENGTH__+0x700143>
     fde:	20 91 0d 20 	lds	r18, 0x200D	; 0x80200d <dacBuf_len>
     fe2:	30 91 0e 20 	lds	r19, 0x200E	; 0x80200e <dacBuf_len+0x1>
     fe6:	20 93 44 01 	sts	0x0144, r18	; 0x800144 <__TEXT_REGION_LENGTH__+0x700144>
     fea:	30 93 45 01 	sts	0x0145, r19	; 0x800145 <__TEXT_REGION_LENGTH__+0x700145>
     fee:	2a e8       	ldi	r18, 0x8A	; 138
     ff0:	34 e2       	ldi	r19, 0x24	; 36
     ff2:	20 93 48 01 	sts	0x0148, r18	; 0x800148 <__TEXT_REGION_LENGTH__+0x700148>
     ff6:	30 93 49 01 	sts	0x0149, r19	; 0x800149 <__TEXT_REGION_LENGTH__+0x700149>
     ffa:	10 92 4a 01 	sts	0x014A, r1	; 0x80014a <__TEXT_REGION_LENGTH__+0x70014a>
     ffe:	9b e3       	ldi	r25, 0x3B	; 59
    1000:	90 93 4c 01 	sts	0x014C, r25	; 0x80014c <__TEXT_REGION_LENGTH__+0x70014c>
    1004:	80 93 4d 01 	sts	0x014D, r24	; 0x80014d <__TEXT_REGION_LENGTH__+0x70014d>
    1008:	10 92 4e 01 	sts	0x014E, r1	; 0x80014e <__TEXT_REGION_LENGTH__+0x70014e>
    100c:	80 81       	ld	r24, Z
    100e:	80 68       	ori	r24, 0x80	; 128
    1010:	80 83       	st	Z, r24
    1012:	08 95       	ret

00001014 <tiny_dma_set_mode_6>:
    1014:	86 e0       	ldi	r24, 0x06	; 6
    1016:	80 93 09 20 	sts	0x2009, r24	; 0x802009 <global_mode>
    101a:	45 dd       	rcall	.-1398   	; 0xaa6 <tiny_dma_flush>
    101c:	e0 e0       	ldi	r30, 0x00	; 0
    101e:	f1 e0       	ldi	r31, 0x01	; 1
    1020:	16 aa       	std	Z+54, r1	; 0x36
    1022:	94 e2       	ldi	r25, 0x24	; 36
    1024:	90 ab       	std	Z+48, r25	; 0x30
    1026:	11 aa       	std	Z+49, r1	; 0x31
    1028:	39 e5       	ldi	r19, 0x59	; 89
    102a:	32 ab       	std	Z+50, r19	; 0x32
    102c:	83 e0       	ldi	r24, 0x03	; 3
    102e:	83 ab       	std	Z+51, r24	; 0x33
    1030:	40 91 0d 20 	lds	r20, 0x200D	; 0x80200d <dacBuf_len>
    1034:	50 91 0e 20 	lds	r21, 0x200E	; 0x80200e <dacBuf_len+0x1>
    1038:	44 ab       	std	Z+52, r20	; 0x34
    103a:	55 ab       	std	Z+53, r21	; 0x35
    103c:	4a e7       	ldi	r20, 0x7A	; 122
    103e:	52 e2       	ldi	r21, 0x22	; 34
    1040:	40 af       	std	Z+56, r20	; 0x38
    1042:	51 af       	std	Z+57, r21	; 0x39
    1044:	12 ae       	std	Z+58, r1	; 0x3a
    1046:	29 e3       	ldi	r18, 0x39	; 57
    1048:	24 af       	std	Z+60, r18	; 0x3c
    104a:	80 93 3d 01 	sts	0x013D, r24	; 0x80013d <__TEXT_REGION_LENGTH__+0x70013d>
    104e:	10 92 3e 01 	sts	0x013E, r1	; 0x80013e <__TEXT_REGION_LENGTH__+0x70013e>
    1052:	20 a9       	ldd	r18, Z+48	; 0x30
    1054:	20 68       	ori	r18, 0x80	; 128
    1056:	20 ab       	std	Z+48, r18	; 0x30
    1058:	10 92 46 01 	sts	0x0146, r1	; 0x800146 <__TEXT_REGION_LENGTH__+0x700146>
    105c:	a0 e4       	ldi	r26, 0x40	; 64
    105e:	b1 e0       	ldi	r27, 0x01	; 1
    1060:	9c 93       	st	X, r25
    1062:	10 92 41 01 	sts	0x0141, r1	; 0x800141 <__TEXT_REGION_LENGTH__+0x700141>
    1066:	30 93 42 01 	sts	0x0142, r19	; 0x800142 <__TEXT_REGION_LENGTH__+0x700142>
    106a:	32 e0       	ldi	r19, 0x02	; 2
    106c:	30 93 43 01 	sts	0x0143, r19	; 0x800143 <__TEXT_REGION_LENGTH__+0x700143>
    1070:	40 91 0b 20 	lds	r20, 0x200B	; 0x80200b <auxDacBufLen>
    1074:	50 91 0c 20 	lds	r21, 0x200C	; 0x80200c <auxDacBufLen+0x1>
    1078:	40 93 44 01 	sts	0x0144, r20	; 0x800144 <__TEXT_REGION_LENGTH__+0x700144>
    107c:	50 93 45 01 	sts	0x0145, r21	; 0x800145 <__TEXT_REGION_LENGTH__+0x700145>
    1080:	4a e8       	ldi	r20, 0x8A	; 138
    1082:	54 e2       	ldi	r21, 0x24	; 36
    1084:	40 93 48 01 	sts	0x0148, r20	; 0x800148 <__TEXT_REGION_LENGTH__+0x700148>
    1088:	50 93 49 01 	sts	0x0149, r21	; 0x800149 <__TEXT_REGION_LENGTH__+0x700149>
    108c:	10 92 4a 01 	sts	0x014A, r1	; 0x80014a <__TEXT_REGION_LENGTH__+0x70014a>
    1090:	2b e3       	ldi	r18, 0x3B	; 59
    1092:	20 93 4c 01 	sts	0x014C, r18	; 0x80014c <__TEXT_REGION_LENGTH__+0x70014c>
    1096:	80 93 4d 01 	sts	0x014D, r24	; 0x80014d <__TEXT_REGION_LENGTH__+0x70014d>
    109a:	10 92 4e 01 	sts	0x014E, r1	; 0x80014e <__TEXT_REGION_LENGTH__+0x70014e>
    109e:	2c 91       	ld	r18, X
    10a0:	20 68       	ori	r18, 0x80	; 128
    10a2:	2c 93       	st	X, r18
    10a4:	10 8a       	std	Z+16, r1	; 0x10
    10a6:	20 e4       	ldi	r18, 0x40	; 64
    10a8:	20 8b       	std	Z+16, r18	; 0x10
    10aa:	24 e0       	ldi	r18, 0x04	; 4
    10ac:	20 8b       	std	Z+16, r18	; 0x10
    10ae:	81 8b       	std	Z+17, r24	; 0x11
    10b0:	81 e9       	ldi	r24, 0x91	; 145
    10b2:	82 8b       	std	Z+18, r24	; 0x12
    10b4:	80 e1       	ldi	r24, 0x10	; 16
    10b6:	83 8b       	std	Z+19, r24	; 0x13
    10b8:	4e ee       	ldi	r20, 0xEE	; 238
    10ba:	52 e0       	ldi	r21, 0x02	; 2
    10bc:	44 8b       	std	Z+20, r20	; 0x14
    10be:	55 8b       	std	Z+21, r21	; 0x15
    10c0:	90 8f       	std	Z+24, r25	; 0x18
    10c2:	31 8f       	std	Z+25, r19	; 0x19
    10c4:	12 8e       	std	Z+26, r1	; 0x1a
    10c6:	8a e8       	ldi	r24, 0x8A	; 138
    10c8:	96 e2       	ldi	r25, 0x26	; 38
    10ca:	84 8f       	std	Z+28, r24	; 0x1c
    10cc:	95 8f       	std	Z+29, r25	; 0x1d
    10ce:	16 8e       	std	Z+30, r1	; 0x1e
    10d0:	80 89       	ldd	r24, Z+16	; 0x10
    10d2:	80 68       	ori	r24, 0x80	; 128
    10d4:	80 8b       	std	Z+16, r24	; 0x10
    10d6:	08 95       	ret

000010d8 <tiny_dma_set_mode_7>:
    10d8:	87 e0       	ldi	r24, 0x07	; 7
    10da:	80 93 09 20 	sts	0x2009, r24	; 0x802009 <global_mode>
    10de:	e3 dc       	rcall	.-1594   	; 0xaa6 <tiny_dma_flush>
    10e0:	e0 e0       	ldi	r30, 0x00	; 0
    10e2:	f1 e0       	ldi	r31, 0x01	; 1
    10e4:	16 aa       	std	Z+54, r1	; 0x36
    10e6:	94 e2       	ldi	r25, 0x24	; 36
    10e8:	90 ab       	std	Z+48, r25	; 0x30
    10ea:	11 aa       	std	Z+49, r1	; 0x31
    10ec:	39 e5       	ldi	r19, 0x59	; 89
    10ee:	32 ab       	std	Z+50, r19	; 0x32
    10f0:	83 e0       	ldi	r24, 0x03	; 3
    10f2:	83 ab       	std	Z+51, r24	; 0x33
    10f4:	40 91 0d 20 	lds	r20, 0x200D	; 0x80200d <dacBuf_len>
    10f8:	50 91 0e 20 	lds	r21, 0x200E	; 0x80200e <dacBuf_len+0x1>
    10fc:	44 ab       	std	Z+52, r20	; 0x34
    10fe:	55 ab       	std	Z+53, r21	; 0x35
    1100:	4a e7       	ldi	r20, 0x7A	; 122
    1102:	52 e2       	ldi	r21, 0x22	; 34
    1104:	40 af       	std	Z+56, r20	; 0x38
    1106:	51 af       	std	Z+57, r21	; 0x39
    1108:	12 ae       	std	Z+58, r1	; 0x3a
    110a:	29 e3       	ldi	r18, 0x39	; 57
    110c:	24 af       	std	Z+60, r18	; 0x3c
    110e:	80 93 3d 01 	sts	0x013D, r24	; 0x80013d <__TEXT_REGION_LENGTH__+0x70013d>
    1112:	10 92 3e 01 	sts	0x013E, r1	; 0x80013e <__TEXT_REGION_LENGTH__+0x70013e>
    1116:	20 a9       	ldd	r18, Z+48	; 0x30
    1118:	20 68       	ori	r18, 0x80	; 128
    111a:	20 ab       	std	Z+48, r18	; 0x30
    111c:	10 92 46 01 	sts	0x0146, r1	; 0x800146 <__TEXT_REGION_LENGTH__+0x700146>
    1120:	a0 e4       	ldi	r26, 0x40	; 64
    1122:	b1 e0       	ldi	r27, 0x01	; 1
    1124:	9c 93       	st	X, r25
    1126:	10 92 41 01 	sts	0x0141, r1	; 0x800141 <__TEXT_REGION_LENGTH__+0x700141>
    112a:	30 93 42 01 	sts	0x0142, r19	; 0x800142 <__TEXT_REGION_LENGTH__+0x700142>
    112e:	32 e0       	ldi	r19, 0x02	; 2
    1130:	30 93 43 01 	sts	0x0143, r19	; 0x800143 <__TEXT_REGION_LENGTH__+0x700143>
    1134:	40 91 0b 20 	lds	r20, 0x200B	; 0x80200b <auxDacBufLen>
    1138:	50 91 0c 20 	lds	r21, 0x200C	; 0x80200c <auxDacBufLen+0x1>
    113c:	40 93 44 01 	sts	0x0144, r20	; 0x800144 <__TEXT_REGION_LENGTH__+0x700144>
    1140:	50 93 45 01 	sts	0x0145, r21	; 0x800145 <__TEXT_REGION_LENGTH__+0x700145>
    1144:	4a e8       	ldi	r20, 0x8A	; 138
    1146:	54 e2       	ldi	r21, 0x24	; 36
    1148:	40 93 48 01 	sts	0x0148, r20	; 0x800148 <__TEXT_REGION_LENGTH__+0x700148>
    114c:	50 93 49 01 	sts	0x0149, r21	; 0x800149 <__TEXT_REGION_LENGTH__+0x700149>
    1150:	10 92 4a 01 	sts	0x014A, r1	; 0x80014a <__TEXT_REGION_LENGTH__+0x70014a>
    1154:	2b e3       	ldi	r18, 0x3B	; 59
    1156:	20 93 4c 01 	sts	0x014C, r18	; 0x80014c <__TEXT_REGION_LENGTH__+0x70014c>
    115a:	80 93 4d 01 	sts	0x014D, r24	; 0x80014d <__TEXT_REGION_LENGTH__+0x70014d>
    115e:	10 92 4e 01 	sts	0x014E, r1	; 0x80014e <__TEXT_REGION_LENGTH__+0x70014e>
    1162:	2c 91       	ld	r18, X
    1164:	20 68       	ori	r18, 0x80	; 128
    1166:	2c 93       	st	X, r18
    1168:	10 8a       	std	Z+16, r1	; 0x10
    116a:	20 e4       	ldi	r18, 0x40	; 64
    116c:	20 8b       	std	Z+16, r18	; 0x10
    116e:	25 e0       	ldi	r18, 0x05	; 5
    1170:	20 8b       	std	Z+16, r18	; 0x10
    1172:	81 8b       	std	Z+17, r24	; 0x11
    1174:	81 e9       	ldi	r24, 0x91	; 145
    1176:	82 8b       	std	Z+18, r24	; 0x12
    1178:	80 e1       	ldi	r24, 0x10	; 16
    117a:	83 8b       	std	Z+19, r24	; 0x13
    117c:	4e ee       	ldi	r20, 0xEE	; 238
    117e:	52 e0       	ldi	r21, 0x02	; 2
    1180:	44 8b       	std	Z+20, r20	; 0x14
    1182:	55 8b       	std	Z+21, r21	; 0x15
    1184:	90 8f       	std	Z+24, r25	; 0x18
    1186:	31 8f       	std	Z+25, r19	; 0x19
    1188:	12 8e       	std	Z+26, r1	; 0x1a
    118a:	8a e8       	ldi	r24, 0x8A	; 138
    118c:	96 e2       	ldi	r25, 0x26	; 38
    118e:	84 8f       	std	Z+28, r24	; 0x1c
    1190:	95 8f       	std	Z+29, r25	; 0x1d
    1192:	16 8e       	std	Z+30, r1	; 0x1e
    1194:	80 89       	ldd	r24, Z+16	; 0x10
    1196:	80 68       	ori	r24, 0x80	; 128
    1198:	80 8b       	std	Z+16, r24	; 0x10
    119a:	08 95       	ret

0000119c <__vector_6>:
}

ISR(DMA_CH0_vect){
    119c:	1f 92       	push	r1
    119e:	0f 92       	push	r0
    11a0:	0f b6       	in	r0, 0x3f	; 63
    11a2:	0f 92       	push	r0
    11a4:	11 24       	eor	r1, r1
    11a6:	8f 93       	push	r24
	DMA.INTFLAGS = 0x01;
    11a8:	81 e0       	ldi	r24, 0x01	; 1
    11aa:	80 93 03 01 	sts	0x0103, r24	; 0x800103 <__TEXT_REGION_LENGTH__+0x700103>
}
    11ae:	8f 91       	pop	r24
    11b0:	0f 90       	pop	r0
    11b2:	0f be       	out	0x3f, r0	; 63
    11b4:	0f 90       	pop	r0
    11b6:	1f 90       	pop	r1
    11b8:	18 95       	reti

000011ba <tiny_timer_setup>:
#define PSU_PER 2048	
#define jump 6

void tiny_timer_setup(void){
	//Turn everything on!
		PR.PRPC &= 0b11111100; //Enable TCC0, TCC1
    11ba:	e0 e7       	ldi	r30, 0x70	; 112
    11bc:	f0 e0       	ldi	r31, 0x00	; 0
    11be:	83 81       	ldd	r24, Z+3	; 0x03
    11c0:	8c 7f       	andi	r24, 0xFC	; 252
    11c2:	83 83       	std	Z+3, r24	; 0x03
		PR.PRPD &= 0b11111100; //Enable TCD0, TCD1
    11c4:	84 81       	ldd	r24, Z+4	; 0x04
    11c6:	8c 7f       	andi	r24, 0xFC	; 252
    11c8:	84 83       	std	Z+4, r24	; 0x04
		PR.PRGEN &= 0b11111101; //Enable EVSYS
    11ca:	80 81       	ld	r24, Z
    11cc:	8d 7f       	andi	r24, 0xFD	; 253
    11ce:	80 83       	st	Z, r24
	
	//Set up EVSYS
		EVSYS.CH2MUX = TCDAC_OVF;
    11d0:	e0 e8       	ldi	r30, 0x80	; 128
    11d2:	f1 e0       	ldi	r31, 0x01	; 1
    11d4:	80 ec       	ldi	r24, 0xC0	; 192
    11d6:	82 83       	std	Z+2, r24	; 0x02
		EVSYS.CH2CTRL = 0x00; //No filtering or Quadrature stuff
    11d8:	12 86       	std	Z+10, r1	; 0x0a
		
		EVSYS.CH1MUX = TCDAC_AUX_OVF;
    11da:	88 ec       	ldi	r24, 0xC8	; 200
    11dc:	81 83       	std	Z+1, r24	; 0x01
		EVSYS.CH1CTRL = 0x00; //No filtering or Quadrature stuff
    11de:	11 86       	std	Z+9, r1	; 0x09
			
	//Waveform (50Hz sin wave)
		TC_DAC.CTRLA = 0x04; //Some clk setting - not 100% sure since it was SW generated
    11e0:	a0 e0       	ldi	r26, 0x00	; 0
    11e2:	b8 e0       	ldi	r27, 0x08	; 8
    11e4:	34 e0       	ldi	r19, 0x04	; 4
    11e6:	3c 93       	st	X, r19
		TC_DAC.CTRLB = TC_WGMODE_SINGLESLOPE_gc;  //No enable is set
    11e8:	23 e0       	ldi	r18, 0x03	; 3
    11ea:	11 96       	adiw	r26, 0x01	; 1
    11ec:	2c 93       	st	X, r18
    11ee:	11 97       	sbiw	r26, 0x01	; 1
		TC_DAC.CTRLE = TC_BYTEM_NORMAL_gc;
    11f0:	14 96       	adiw	r26, 0x04	; 4
    11f2:	1c 92       	st	X, r1
    11f4:	14 97       	sbiw	r26, 0x04	; 4
		TC_DAC.PER = 469;
    11f6:	85 ed       	ldi	r24, 0xD5	; 213
    11f8:	91 e0       	ldi	r25, 0x01	; 1
    11fa:	96 96       	adiw	r26, 0x26	; 38
    11fc:	8d 93       	st	X+, r24
    11fe:	9c 93       	st	X, r25
    1200:	97 97       	sbiw	r26, 0x27	; 39
		TC_DAC.INTCTRLA = 0x00;
    1202:	16 96       	adiw	r26, 0x06	; 6
    1204:	1c 92       	st	X, r1
    1206:	16 97       	sbiw	r26, 0x06	; 6
	//Aux channel (blank 50Hz)
		TC_AUXDAC.CTRLA = 0x04; //Some clk setting - not 100% sure since it was SW generated
    1208:	e0 e4       	ldi	r30, 0x40	; 64
    120a:	f8 e0       	ldi	r31, 0x08	; 8
    120c:	30 83       	st	Z, r19
		TC_AUXDAC.CTRLB = TC_WGMODE_SINGLESLOPE_gc;  //No enable is set
    120e:	21 83       	std	Z+1, r18	; 0x01
		TC_AUXDAC.CTRLE = TC_BYTEM_NORMAL_gc;
    1210:	14 82       	std	Z+4, r1	; 0x04
		TC_AUXDAC.PER = 469;
    1212:	86 a3       	std	Z+38, r24	; 0x26
    1214:	97 a3       	std	Z+39, r25	; 0x27
		TC_AUXDAC.INTCTRLA = 0x00;
    1216:	16 82       	std	Z+6, r1	; 0x06
	
	//PSU 
		PORTD.DIR |= 0b00010000;
    1218:	e0 e6       	ldi	r30, 0x60	; 96
    121a:	f6 e0       	ldi	r31, 0x06	; 6
    121c:	80 81       	ld	r24, Z
    121e:	80 61       	ori	r24, 0x10	; 16
    1220:	80 83       	st	Z, r24
		TC_PSU.CTRLB = 0x10 | TC_WGMODE_SINGLESLOPE_gc;  //CCAEN is set
    1222:	e0 e4       	ldi	r30, 0x40	; 64
    1224:	f9 e0       	ldi	r31, 0x09	; 9
    1226:	83 e1       	ldi	r24, 0x13	; 19
    1228:	81 83       	std	Z+1, r24	; 0x01
		TC_PSU.CTRLE = TC_BYTEM_NORMAL_gc;
    122a:	14 82       	std	Z+4, r1	; 0x04
		TC_PSU.INTCTRLA = TC_OVFINTLVL_MED_gc;
    122c:	82 e0       	ldi	r24, 0x02	; 2
    122e:	86 83       	std	Z+6, r24	; 0x06
		TC_PSU.PER = PSU_PER;  // Max value of CNT
    1230:	a6 a3       	std	Z+38, r26	; 0x26
    1232:	b7 a3       	std	Z+39, r27	; 0x27
		TC_PSU.CCA = 0; //Initial Duty cycle of 0%
    1234:	10 a6       	std	Z+40, r1	; 0x28
    1236:	11 a6       	std	Z+41, r1	; 0x29
		TC_PSU.CTRLA = TC_CLKSEL_DIV1_gc;
    1238:	81 e0       	ldi	r24, 0x01	; 1
    123a:	80 83       	st	Z, r24
    123c:	08 95       	ret

0000123e <__vector_83>:
		TCC1.PER = 1800;  // Max value of CNT
		TCC1.CTRLA = TC_CLKSEL_DIV1_gc;
		*/
}

ISR(TC_PSU_OVF){
    123e:	1f 92       	push	r1
    1240:	0f 92       	push	r0
    1242:	0f b6       	in	r0, 0x3f	; 63
    1244:	0f 92       	push	r0
    1246:	11 24       	eor	r1, r1
    1248:	2f 93       	push	r18
    124a:	3f 93       	push	r19
    124c:	4f 93       	push	r20
    124e:	5f 93       	push	r21
    1250:	8f 93       	push	r24
    1252:	9f 93       	push	r25
    1254:	ef 93       	push	r30
    1256:	ff 93       	push	r31
    1258:	cf 93       	push	r28
    125a:	df 93       	push	r29
    125c:	1f 92       	push	r1
    125e:	cd b7       	in	r28, 0x3d	; 61
    1260:	de b7       	in	r29, 0x3e	; 62
	char tempvar;
	char err;
	volatile char nothing;
	TC_PSU.INTFLAGS = 0xff;
    1262:	8f ef       	ldi	r24, 0xFF	; 255
    1264:	80 93 4c 09 	sts	0x094C, r24	; 0x80094c <__TEXT_REGION_LENGTH__+0x70094c>
	if (global_mode == 7){
    1268:	80 91 09 20 	lds	r24, 0x2009	; 0x802009 <global_mode>
    126c:	87 30       	cpi	r24, 0x07	; 7
    126e:	31 f4       	brne	.+12     	; 0x127c <__vector_83+0x3e>
		nothing = ADCA.CH1.RESL;
    1270:	e0 e0       	ldi	r30, 0x00	; 0
    1272:	f2 e0       	ldi	r31, 0x02	; 2
    1274:	84 a5       	ldd	r24, Z+44	; 0x2c
    1276:	89 83       	std	Y+1, r24	; 0x01
		tempvar = ADCA.CH1.RESH;
    1278:	95 a5       	ldd	r25, Z+45	; 0x2d
    127a:	02 c0       	rjmp	.+4      	; 0x1280 <__vector_83+0x42>
	}
	else{
		tempvar = ADCA.CH1.RESL;
    127c:	90 91 2c 02 	lds	r25, 0x022C	; 0x80022c <__TEXT_REGION_LENGTH__+0x70022c>
	}
	//tempvar = (global_mode == 7 ? (char) ADCA.CH1.RESH : (char) ADCA.CH1.RESL);
	//test_byte = tempvar;

	err = (char) (PSU_target - tempvar);
    1280:	80 91 ca 20 	lds	r24, 0x20CA	; 0x8020ca <PSU_target>
    1284:	89 1b       	sub	r24, r25
	if ((err > 1) & ((unsigned short) TC_PSU.CCA < PSU_PER - jump) ){
    1286:	20 91 68 09 	lds	r18, 0x0968	; 0x800968 <__TEXT_REGION_LENGTH__+0x700968>
    128a:	30 91 69 09 	lds	r19, 0x0969	; 0x800969 <__TEXT_REGION_LENGTH__+0x700969>
    128e:	91 e0       	ldi	r25, 0x01	; 1
    1290:	82 30       	cpi	r24, 0x02	; 2
    1292:	0c f4       	brge	.+2      	; 0x1296 <__vector_83+0x58>
    1294:	90 e0       	ldi	r25, 0x00	; 0
    1296:	99 23       	and	r25, r25
    1298:	c9 f0       	breq	.+50     	; 0x12cc <__vector_83+0x8e>
    129a:	91 e0       	ldi	r25, 0x01	; 1
    129c:	2a 3f       	cpi	r18, 0xFA	; 250
    129e:	37 40       	sbci	r19, 0x07	; 7
    12a0:	08 f0       	brcs	.+2      	; 0x12a4 <__vector_83+0x66>
    12a2:	90 e0       	ldi	r25, 0x00	; 0
    12a4:	99 23       	and	r25, r25
    12a6:	91 f0       	breq	.+36     	; 0x12cc <__vector_83+0x8e>
		TC_PSU.CCABUF = TC_PSU.CCA + ((err > 8) ? jump : 1);
    12a8:	20 91 68 09 	lds	r18, 0x0968	; 0x800968 <__TEXT_REGION_LENGTH__+0x700968>
    12ac:	30 91 69 09 	lds	r19, 0x0969	; 0x800969 <__TEXT_REGION_LENGTH__+0x700969>
    12b0:	89 30       	cpi	r24, 0x09	; 9
    12b2:	1c f4       	brge	.+6      	; 0x12ba <__vector_83+0x7c>
    12b4:	81 e0       	ldi	r24, 0x01	; 1
    12b6:	90 e0       	ldi	r25, 0x00	; 0
    12b8:	02 c0       	rjmp	.+4      	; 0x12be <__vector_83+0x80>
    12ba:	86 e0       	ldi	r24, 0x06	; 6
    12bc:	90 e0       	ldi	r25, 0x00	; 0
    12be:	82 0f       	add	r24, r18
    12c0:	93 1f       	adc	r25, r19
    12c2:	80 93 78 09 	sts	0x0978, r24	; 0x800978 <__TEXT_REGION_LENGTH__+0x700978>
    12c6:	90 93 79 09 	sts	0x0979, r25	; 0x800979 <__TEXT_REGION_LENGTH__+0x700979>
    12ca:	23 c0       	rjmp	.+70     	; 0x1312 <__vector_83+0xd4>
	}
	else if ((err < -1) & ((unsigned short) TC_PSU.CCA > jump)){
    12cc:	20 91 68 09 	lds	r18, 0x0968	; 0x800968 <__TEXT_REGION_LENGTH__+0x700968>
    12d0:	30 91 69 09 	lds	r19, 0x0969	; 0x800969 <__TEXT_REGION_LENGTH__+0x700969>
    12d4:	91 e0       	ldi	r25, 0x01	; 1
    12d6:	8f 3f       	cpi	r24, 0xFF	; 255
    12d8:	0c f0       	brlt	.+2      	; 0x12dc <__vector_83+0x9e>
    12da:	90 e0       	ldi	r25, 0x00	; 0
    12dc:	99 23       	and	r25, r25
    12de:	c9 f0       	breq	.+50     	; 0x1312 <__vector_83+0xd4>
    12e0:	91 e0       	ldi	r25, 0x01	; 1
    12e2:	27 30       	cpi	r18, 0x07	; 7
    12e4:	31 05       	cpc	r19, r1
    12e6:	08 f4       	brcc	.+2      	; 0x12ea <__vector_83+0xac>
    12e8:	90 e0       	ldi	r25, 0x00	; 0
    12ea:	99 23       	and	r25, r25
    12ec:	91 f0       	breq	.+36     	; 0x1312 <__vector_83+0xd4>
		TC_PSU.CCABUF = TC_PSU.CCA - ((err < -8) ? jump : 1);
    12ee:	20 91 68 09 	lds	r18, 0x0968	; 0x800968 <__TEXT_REGION_LENGTH__+0x700968>
    12f2:	30 91 69 09 	lds	r19, 0x0969	; 0x800969 <__TEXT_REGION_LENGTH__+0x700969>
    12f6:	88 3f       	cpi	r24, 0xF8	; 248
    12f8:	1c f0       	brlt	.+6      	; 0x1300 <__vector_83+0xc2>
    12fa:	81 e0       	ldi	r24, 0x01	; 1
    12fc:	90 e0       	ldi	r25, 0x00	; 0
    12fe:	02 c0       	rjmp	.+4      	; 0x1304 <__vector_83+0xc6>
    1300:	86 e0       	ldi	r24, 0x06	; 6
    1302:	90 e0       	ldi	r25, 0x00	; 0
    1304:	a9 01       	movw	r20, r18
    1306:	48 1b       	sub	r20, r24
    1308:	59 0b       	sbc	r21, r25
    130a:	40 93 78 09 	sts	0x0978, r20	; 0x800978 <__TEXT_REGION_LENGTH__+0x700978>
    130e:	50 93 79 09 	sts	0x0979, r21	; 0x800979 <__TEXT_REGION_LENGTH__+0x700979>
	}
    1312:	0f 90       	pop	r0
    1314:	df 91       	pop	r29
    1316:	cf 91       	pop	r28
    1318:	ff 91       	pop	r31
    131a:	ef 91       	pop	r30
    131c:	9f 91       	pop	r25
    131e:	8f 91       	pop	r24
    1320:	5f 91       	pop	r21
    1322:	4f 91       	pop	r20
    1324:	3f 91       	pop	r19
    1326:	2f 91       	pop	r18
    1328:	0f 90       	pop	r0
    132a:	0f be       	out	0x3f, r0	; 63
    132c:	0f 90       	pop	r0
    132e:	1f 90       	pop	r1
    1330:	18 95       	reti

00001332 <tiny_uart_setup>:
#include "tiny_uart.h"
#include "globals.h"


void tiny_uart_setup(void){
	PR.PRPC &= 0b11101111;
    1332:	e0 e7       	ldi	r30, 0x70	; 112
    1334:	f0 e0       	ldi	r31, 0x00	; 0
    1336:	83 81       	ldd	r24, Z+3	; 0x03
    1338:	8f 7e       	andi	r24, 0xEF	; 239
    133a:	83 83       	std	Z+3, r24	; 0x03
	//PR.PRPE &= 0b11111110;  ???
	
	PORTC.DIR |= 0b10101010;
    133c:	e0 e4       	ldi	r30, 0x40	; 64
    133e:	f6 e0       	ldi	r31, 0x06	; 6
    1340:	80 81       	ld	r24, Z
    1342:	8a 6a       	ori	r24, 0xAA	; 170
    1344:	80 83       	st	Z, r24
	PORTC.OUT = 0xff;
    1346:	8f ef       	ldi	r24, 0xFF	; 255
    1348:	84 83       	std	Z+4, r24	; 0x04
	PORTC.PIN2CTRL = PORT_INVEN_bm | PORT_OPC_PULLUP_gc;
    134a:	88 e5       	ldi	r24, 0x58	; 88
    134c:	82 8b       	std	Z+18, r24	; 0x12
	//PORTC.REMAP = 0x10; //Remap USART to [7:4]
	//#ifndef VERO
//		PORTC.REMAP = 0x20; //Swap MOSI and SCK - for small boards only!!!
	//#endif
	
	USARTC0.CTRLC = USART_CMODE_MSPI_gc | 0b00000100; //LSB received first, UPCHA disabled
    134e:	e0 ea       	ldi	r30, 0xA0	; 160
    1350:	f8 e0       	ldi	r31, 0x08	; 8
    1352:	84 ec       	ldi	r24, 0xC4	; 196
    1354:	85 83       	std	Z+5, r24	; 0x05
	USARTC0.BAUDCTRLA = 3;  	//BSEL = fper/(2fbaud) -1;  24/(2*3) - 1 = 3
    1356:	83 e0       	ldi	r24, 0x03	; 3
    1358:	86 83       	std	Z+6, r24	; 0x06
	USARTC0.BAUDCTRLB = 0x00;//USART_BSCALE0_bm;
    135a:	17 82       	std	Z+7, r1	; 0x07
	USARTC0.CTRLB = USART_RXEN_bm | USART_TXEN_bm;
    135c:	88 e1       	ldi	r24, 0x18	; 24
    135e:	84 83       	std	Z+4, r24	; 0x04
    1360:	08 95       	ret

00001362 <tiny_spi_setup>:
}


void tiny_spi_setup(void){
	//Power Reduction disable
	PR.PRPC &= 0b11110111;
    1362:	e0 e7       	ldi	r30, 0x70	; 112
    1364:	f0 e0       	ldi	r31, 0x00	; 0
    1366:	83 81       	ldd	r24, Z+3	; 0x03
    1368:	87 7f       	andi	r24, 0xF7	; 247
    136a:	83 83       	std	Z+3, r24	; 0x03
	
	//SPI enable
	SPIC.CTRL = SPI_ENABLE_bm;  //Slave mode
    136c:	e0 ec       	ldi	r30, 0xC0	; 192
    136e:	f8 e0       	ldi	r31, 0x08	; 8
    1370:	80 e4       	ldi	r24, 0x40	; 64
    1372:	80 83       	st	Z, r24
	SPIC.INTCTRL = SPI_INTLVL_OFF_gc;
    1374:	11 82       	std	Z+1, r1	; 0x01
	//#ifdef VERO
		PORTC.PIN5CTRL = PORT_INVEN_bm | PORT_OPC_PULLUP_gc;
    1376:	88 e5       	ldi	r24, 0x58	; 88
    1378:	80 93 55 06 	sts	0x0655, r24	; 0x800655 <__TEXT_REGION_LENGTH__+0x700655>
    137c:	08 95       	ret

0000137e <__vector_24>:
	//#endif
		
	return;
}

ISR(SPIC_INT_vect){
    137e:	1f 92       	push	r1
    1380:	0f 92       	push	r0
    1382:	0f b6       	in	r0, 0x3f	; 63
    1384:	0f 92       	push	r0
    1386:	11 24       	eor	r1, r1
	asm("nop");
    1388:	00 00       	nop
}
    138a:	0f 90       	pop	r0
    138c:	0f be       	out	0x3f, r0	; 63
    138e:	0f 90       	pop	r0
    1390:	1f 90       	pop	r1
    1392:	18 95       	reti

00001394 <sysclk_enable_module>:
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    1394:	9f b7       	in	r25, 0x3f	; 63
    1396:	f8 94       	cli
    1398:	e8 2f       	mov	r30, r24
    139a:	f0 e0       	ldi	r31, 0x00	; 0
    139c:	e0 59       	subi	r30, 0x90	; 144
    139e:	ff 4f       	sbci	r31, 0xFF	; 255
    13a0:	60 95       	com	r22
    13a2:	80 81       	ld	r24, Z
    13a4:	68 23       	and	r22, r24
    13a6:	60 83       	st	Z, r22
    13a8:	9f bf       	out	0x3f, r25	; 63
    13aa:	08 95       	ret

000013ac <sysclk_enable_usb>:

	/*
	 * Enable or disable prescaler depending on if the USB frequency is 6
	 * MHz or 48 MHz. Only 6 MHz USB frequency requires prescaling.
	 */
	if (frequency == 6) {
    13ac:	86 30       	cpi	r24, 0x06	; 6
    13ae:	11 f0       	breq	.+4      	; 0x13b4 <sysclk_enable_usb+0x8>
		prescaler = CLK_USBPSDIV_8_gc;
	}
	else {
		prescaler = 0;
    13b0:	60 e0       	ldi	r22, 0x00	; 0
    13b2:	01 c0       	rjmp	.+2      	; 0x13b6 <sysclk_enable_usb+0xa>
	/*
	 * Enable or disable prescaler depending on if the USB frequency is 6
	 * MHz or 48 MHz. Only 6 MHz USB frequency requires prescaling.
	 */
	if (frequency == 6) {
		prescaler = CLK_USBPSDIV_8_gc;
    13b4:	68 e1       	ldi	r22, 0x18	; 24

static inline bool osc_is_ready(uint8_t id)
{
	Assert(id != OSC_ID_USBSOF);

	return OSC.STATUS & id;
    13b6:	80 91 51 00 	lds	r24, 0x0051	; 0x800051 <__TEXT_REGION_LENGTH__+0x700051>
	/*
	 * Switch to the system clock selected by the user.
	 */
	switch (CONFIG_USBCLK_SOURCE) {
	case USBCLK_SRC_RCOSC:
		if (!osc_is_ready(OSC_ID_RC32MHZ)) {
    13ba:	81 fd       	sbrc	r24, 1
    13bc:	26 c0       	rjmp	.+76     	; 0x140a <sysclk_enable_usb+0x5e>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = SREG;
    13be:	9f b7       	in	r25, 0x3f	; 63
	cpu_irq_disable();
    13c0:	f8 94       	cli
	irqflags_t flags;

	Assert(id != OSC_ID_USBSOF);

	flags = cpu_irq_save();
	OSC.CTRL |= id;
    13c2:	e0 e5       	ldi	r30, 0x50	; 80
    13c4:	f0 e0       	ldi	r31, 0x00	; 0
    13c6:	80 81       	ld	r24, Z
    13c8:	82 60       	ori	r24, 0x02	; 2
    13ca:	80 83       	st	Z, r24
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    13cc:	9f bf       	out	0x3f, r25	; 63

static inline bool osc_is_ready(uint8_t id)
{
	Assert(id != OSC_ID_USBSOF);

	return OSC.STATUS & id;
    13ce:	81 81       	ldd	r24, Z+1	; 0x01
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
    13d0:	81 ff       	sbrs	r24, 1
    13d2:	fd cf       	rjmp	.-6      	; 0x13ce <sysclk_enable_usb+0x22>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = SREG;
    13d4:	9f b7       	in	r25, 0x3f	; 63
	cpu_irq_disable();
    13d6:	f8 94       	cli
# if !XMEGA_E
				|| (ref_id == OSC_ID_USBSOF)
#endif
				);

		OSC.DFLLCTRL &= ~(OSC_RC32MCREF_gm);
    13d8:	a0 e5       	ldi	r26, 0x50	; 80
    13da:	b0 e0       	ldi	r27, 0x00	; 0
    13dc:	16 96       	adiw	r26, 0x06	; 6
    13de:	8c 91       	ld	r24, X
    13e0:	16 97       	sbiw	r26, 0x06	; 6
    13e2:	89 7f       	andi	r24, 0xF9	; 249
    13e4:	16 96       	adiw	r26, 0x06	; 6
    13e6:	8c 93       	st	X, r24
    13e8:	16 97       	sbiw	r26, 0x06	; 6
		else if (ref_id == OSC_ID_USBSOF) {
			/*
			 * Calibrate 32MRC at 48MHz using USB SOF
			 * 48MHz / 1kHz = 0xBB80
			 */
			DFLLRC32M.COMP1 = 0x80;
    13ea:	e0 e6       	ldi	r30, 0x60	; 96
    13ec:	f0 e0       	ldi	r31, 0x00	; 0
    13ee:	80 e8       	ldi	r24, 0x80	; 128
    13f0:	85 83       	std	Z+5, r24	; 0x05
			DFLLRC32M.COMP2 = 0xBB;
    13f2:	8b eb       	ldi	r24, 0xBB	; 187
    13f4:	86 83       	std	Z+6, r24	; 0x06
			OSC.DFLLCTRL |= OSC_RC32MCREF_USBSOF_gc;
    13f6:	16 96       	adiw	r26, 0x06	; 6
    13f8:	8c 91       	ld	r24, X
    13fa:	16 97       	sbiw	r26, 0x06	; 6
    13fc:	84 60       	ori	r24, 0x04	; 4
    13fe:	16 96       	adiw	r26, 0x06	; 6
    1400:	8c 93       	st	X, r24
			OSC.DFLLCTRL &= ~(OSC_RC32MCREF_bm);
# endif
		}
#endif

		DFLLRC32M.CTRL |= DFLL_ENABLE_bm;
    1402:	80 81       	ld	r24, Z
    1404:	81 60       	ori	r24, 0x01	; 1
    1406:	80 83       	st	Z, r24
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    1408:	9f bf       	out	0x3f, r25	; 63
			}
			osc_enable_autocalibration(OSC_ID_RC32MHZ,
					CONFIG_OSC_AUTOCAL_RC32MHZ_REF_OSC);
#endif
		}
		ccp_write_io((uint8_t *)&CLK.USBCTRL, (prescaler)
    140a:	63 60       	ori	r22, 0x03	; 3
    140c:	84 e4       	ldi	r24, 0x44	; 68
    140e:	90 e0       	ldi	r25, 0x00	; 0
    1410:	1a d5       	rcall	.+2612   	; 0x1e46 <ccp_write_io>
	default:
		Assert(false);
		break;
	}

	sysclk_enable_module(SYSCLK_PORT_GEN, SYSCLK_USB);
    1412:	60 e4       	ldi	r22, 0x40	; 64
    1414:	80 e0       	ldi	r24, 0x00	; 0
    1416:	be cf       	rjmp	.-132    	; 0x1394 <sysclk_enable_module>
    1418:	08 95       	ret

0000141a <udi_vendor_getsetting>:
}

uint8_t udi_vendor_getsetting(void)
{
	return udi_vendor_alternate_setting;
}
    141a:	80 91 cf 20 	lds	r24, 0x20CF	; 0x8020cf <udi_vendor_alternate_setting>
    141e:	08 95       	ret

00001420 <udi_vendor_enable>:
 * \name Internal routines
 */
//@{
bool udi_vendor_enable(void)
{
	udi_vendor_alternate_setting = udc_get_interface_desc()->bAlternateSetting;
    1420:	40 d1       	rcall	.+640    	; 0x16a2 <udc_get_interface_desc>
    1422:	fc 01       	movw	r30, r24
    1424:	83 81       	ldd	r24, Z+3	; 0x03
    1426:	80 93 cf 20 	sts	0x20CF, r24	; 0x8020cf <udi_vendor_alternate_setting>
	if (0 == udi_vendor_alternate_setting) {
    142a:	81 11       	cpse	r24, r1
    142c:	02 c0       	rjmp	.+4      	; 0x1432 <udi_vendor_enable+0x12>
		// Call application callback
		// to notify that interface is enabled
		if (!UDI_VENDOR_ENABLE_EXT()) {
    142e:	68 ca       	rjmp	.-2864   	; 0x900 <main_vendor_enable>
    1430:	08 95       	ret
			return false;
		}
	}
	return true;
    1432:	81 e0       	ldi	r24, 0x01	; 1
}
    1434:	08 95       	ret

00001436 <udi_vendor_disable>:


void udi_vendor_disable(void)
{
	if (1 == udi_vendor_alternate_setting) {
    1436:	80 91 cf 20 	lds	r24, 0x20CF	; 0x8020cf <udi_vendor_alternate_setting>
    143a:	81 30       	cpi	r24, 0x01	; 1
    143c:	09 f4       	brne	.+2      	; 0x1440 <udi_vendor_disable+0xa>
		UDI_VENDOR_DISABLE_EXT();
    143e:	7c ca       	rjmp	.-2824   	; 0x938 <main_vendor_disable>
    1440:	08 95       	ret

00001442 <udi_vendor_setup>:
}


bool udi_vendor_setup(void)
{
	if (Udd_setup_is_in()) {
    1442:	80 91 7a 24 	lds	r24, 0x247A	; 0x80247a <udd_g_ctrlreq>
    1446:	88 23       	and	r24, r24
    1448:	4c f4       	brge	.+18     	; 0x145c <udi_vendor_setup+0x1a>
		if ((Udd_setup_type() == USB_REQ_TYPE_VENDOR)
    144a:	80 76       	andi	r24, 0x60	; 96
    144c:	80 34       	cpi	r24, 0x40	; 64
    144e:	a9 f4       	brne	.+42     	; 0x147a <udi_vendor_setup+0x38>
				&& (udd_g_ctrlreq.req.bRequest == 0)) {
    1450:	80 91 7b 24 	lds	r24, 0x247B	; 0x80247b <udd_g_ctrlreq+0x1>
    1454:	81 11       	cpse	r24, r1
    1456:	13 c0       	rjmp	.+38     	; 0x147e <udi_vendor_setup+0x3c>
			return UDI_VENDOR_SETUP_IN_RECEIVED();
    1458:	74 ca       	rjmp	.-2840   	; 0x942 <main_setup_in_received>
    145a:	08 95       	ret
		}
	}
	if (Udd_setup_is_out()) {
		if ((Udd_setup_type() == USB_REQ_TYPE_VENDOR)
    145c:	80 76       	andi	r24, 0x60	; 96
    145e:	80 34       	cpi	r24, 0x40	; 64
    1460:	81 f4       	brne	.+32     	; 0x1482 <udi_vendor_setup+0x40>
				&& (udd_g_ctrlreq.req.bRequest == 0)
    1462:	80 91 7b 24 	lds	r24, 0x247B	; 0x80247b <udd_g_ctrlreq+0x1>
    1466:	81 11       	cpse	r24, r1
    1468:	0e c0       	rjmp	.+28     	; 0x1486 <udi_vendor_setup+0x44>
				&& (0 != udd_g_ctrlreq.req.wLength)) {
    146a:	80 91 80 24 	lds	r24, 0x2480	; 0x802480 <udd_g_ctrlreq+0x6>
    146e:	90 91 81 24 	lds	r25, 0x2481	; 0x802481 <udd_g_ctrlreq+0x7>
    1472:	89 2b       	or	r24, r25
    1474:	51 f0       	breq	.+20     	; 0x148a <udi_vendor_setup+0x48>
			return UDI_VENDOR_SETUP_OUT_RECEIVED();
    1476:	63 ca       	rjmp	.-2874   	; 0x93e <main_setup_out_received>
    1478:	08 95       	ret
		}
	}
	return false; // Not supported request
    147a:	80 e0       	ldi	r24, 0x00	; 0
    147c:	08 95       	ret
    147e:	80 e0       	ldi	r24, 0x00	; 0
    1480:	08 95       	ret
    1482:	80 e0       	ldi	r24, 0x00	; 0
    1484:	08 95       	ret
    1486:	80 e0       	ldi	r24, 0x00	; 0
    1488:	08 95       	ret
    148a:	80 e0       	ldi	r24, 0x00	; 0
}
    148c:	08 95       	ret

0000148e <udi_vendor_iso_in_run>:
 *
 * \return \c 1 if function was successfully done, otherwise \c 0.
 */
bool udi_vendor_iso_in_run(uint8_t * buf, iram_size_t buf_size,
		udd_callback_trans_t callback)
{
    148e:	0f 93       	push	r16
    1490:	1f 93       	push	r17
    1492:	9b 01       	movw	r18, r22
	return udd_ep_run(UDI_VENDOR_EP_ISO_IN,
    1494:	8a 01       	movw	r16, r20
    1496:	ac 01       	movw	r20, r24
    1498:	60 e0       	ldi	r22, 0x00	; 0
    149a:	81 e8       	ldi	r24, 0x81	; 129
    149c:	0e 94 97 13 	call	0x272e	; 0x272e <udd_ep_run>
			false,
			buf,
			buf_size,
			callback);
}
    14a0:	1f 91       	pop	r17
    14a2:	0f 91       	pop	r16
    14a4:	08 95       	ret

000014a6 <udi_vendor_iso_in_run2>:

bool udi_vendor_iso_in_run2(uint8_t * buf, iram_size_t buf_size,
udd_callback_trans_t callback)
{
    14a6:	0f 93       	push	r16
    14a8:	1f 93       	push	r17
    14aa:	9b 01       	movw	r18, r22
	return udd_ep_run(UDI_VENDOR_EP_ISO_IN + 1,
    14ac:	8a 01       	movw	r16, r20
    14ae:	ac 01       	movw	r20, r24
    14b0:	60 e0       	ldi	r22, 0x00	; 0
    14b2:	82 e8       	ldi	r24, 0x82	; 130
    14b4:	0e 94 97 13 	call	0x272e	; 0x272e <udd_ep_run>
	false,
	buf,
	buf_size,
	callback);
}
    14b8:	1f 91       	pop	r17
    14ba:	0f 91       	pop	r16
    14bc:	08 95       	ret

000014be <udi_vendor_iso_in_run3>:

bool udi_vendor_iso_in_run3(uint8_t * buf, iram_size_t buf_size,
udd_callback_trans_t callback)
{
    14be:	0f 93       	push	r16
    14c0:	1f 93       	push	r17
    14c2:	9b 01       	movw	r18, r22
	return udd_ep_run(UDI_VENDOR_EP_ISO_IN + 2,
    14c4:	8a 01       	movw	r16, r20
    14c6:	ac 01       	movw	r20, r24
    14c8:	60 e0       	ldi	r22, 0x00	; 0
    14ca:	83 e8       	ldi	r24, 0x83	; 131
    14cc:	0e 94 97 13 	call	0x272e	; 0x272e <udd_ep_run>
	false,
	buf,
	buf_size,
	callback);
}
    14d0:	1f 91       	pop	r17
    14d2:	0f 91       	pop	r16
    14d4:	08 95       	ret

000014d6 <udc_next_desc_in_iface>:
/*! \brief Stop the USB Device stack
 */
void udc_stop(void)
{
	udd_disable();
	udc_reset();
    14d6:	e0 91 d4 20 	lds	r30, 0x20D4	; 0x8020d4 <udc_ptr_conf>
    14da:	f0 91 d5 20 	lds	r31, 0x20D5	; 0x8020d5 <udc_ptr_conf+0x1>
    14de:	01 90       	ld	r0, Z+
    14e0:	f0 81       	ld	r31, Z
    14e2:	e0 2d       	mov	r30, r0
    14e4:	22 81       	ldd	r18, Z+2	; 0x02
    14e6:	33 81       	ldd	r19, Z+3	; 0x03
    14e8:	2e 0f       	add	r18, r30
    14ea:	3f 1f       	adc	r19, r31
    14ec:	fc 01       	movw	r30, r24
    14ee:	40 81       	ld	r20, Z
    14f0:	e4 0f       	add	r30, r20
    14f2:	f1 1d       	adc	r31, r1
    14f4:	e2 17       	cp	r30, r18
    14f6:	f3 07       	cpc	r31, r19
    14f8:	b8 f4       	brcc	.+46     	; 0x1528 <udc_next_desc_in_iface+0x52>
    14fa:	81 81       	ldd	r24, Z+1	; 0x01
    14fc:	84 30       	cpi	r24, 0x04	; 4
    14fe:	b9 f0       	breq	.+46     	; 0x152e <udc_next_desc_in_iface+0x58>
    1500:	86 13       	cpse	r24, r22
    1502:	09 c0       	rjmp	.+18     	; 0x1516 <udc_next_desc_in_iface+0x40>
    1504:	05 c0       	rjmp	.+10     	; 0x1510 <udc_next_desc_in_iface+0x3a>
    1506:	81 81       	ldd	r24, Z+1	; 0x01
    1508:	84 30       	cpi	r24, 0x04	; 4
    150a:	a1 f0       	breq	.+40     	; 0x1534 <udc_next_desc_in_iface+0x5e>
    150c:	86 13       	cpse	r24, r22
    150e:	03 c0       	rjmp	.+6      	; 0x1516 <udc_next_desc_in_iface+0x40>
    1510:	8e 2f       	mov	r24, r30
    1512:	9f 2f       	mov	r25, r31
    1514:	08 95       	ret
    1516:	80 81       	ld	r24, Z
    1518:	e8 0f       	add	r30, r24
    151a:	f1 1d       	adc	r31, r1
    151c:	e2 17       	cp	r30, r18
    151e:	f3 07       	cpc	r31, r19
    1520:	90 f3       	brcs	.-28     	; 0x1506 <udc_next_desc_in_iface+0x30>
    1522:	80 e0       	ldi	r24, 0x00	; 0
    1524:	90 e0       	ldi	r25, 0x00	; 0
    1526:	08 95       	ret
    1528:	80 e0       	ldi	r24, 0x00	; 0
    152a:	90 e0       	ldi	r25, 0x00	; 0
    152c:	08 95       	ret
    152e:	80 e0       	ldi	r24, 0x00	; 0
    1530:	90 e0       	ldi	r25, 0x00	; 0
    1532:	08 95       	ret
    1534:	80 e0       	ldi	r24, 0x00	; 0
    1536:	90 e0       	ldi	r25, 0x00	; 0
    1538:	08 95       	ret

0000153a <udc_valid_address>:
    153a:	80 91 7c 24 	lds	r24, 0x247C	; 0x80247c <udd_g_ctrlreq+0x2>
    153e:	8f 77       	andi	r24, 0x7F	; 127
    1540:	0c 94 c5 12 	jmp	0x258a	; 0x258a <udd_set_address>
    1544:	08 95       	ret

00001546 <udc_update_iface_desc>:
    1546:	90 91 d6 20 	lds	r25, 0x20D6	; 0x8020d6 <udc_num_configuration>
    154a:	99 23       	and	r25, r25
    154c:	81 f1       	breq	.+96     	; 0x15ae <udc_update_iface_desc+0x68>
    154e:	e0 91 d4 20 	lds	r30, 0x20D4	; 0x8020d4 <udc_ptr_conf>
    1552:	f0 91 d5 20 	lds	r31, 0x20D5	; 0x8020d5 <udc_ptr_conf+0x1>
    1556:	01 90       	ld	r0, Z+
    1558:	f0 81       	ld	r31, Z
    155a:	e0 2d       	mov	r30, r0
    155c:	94 81       	ldd	r25, Z+4	; 0x04
    155e:	89 17       	cp	r24, r25
    1560:	40 f5       	brcc	.+80     	; 0x15b2 <udc_update_iface_desc+0x6c>
    1562:	e0 93 d2 20 	sts	0x20D2, r30	; 0x8020d2 <udc_ptr_iface>
    1566:	f0 93 d3 20 	sts	0x20D3, r31	; 0x8020d3 <udc_ptr_iface+0x1>
    156a:	22 81       	ldd	r18, Z+2	; 0x02
    156c:	33 81       	ldd	r19, Z+3	; 0x03
    156e:	2e 0f       	add	r18, r30
    1570:	3f 1f       	adc	r19, r31
    1572:	e2 17       	cp	r30, r18
    1574:	f3 07       	cpc	r31, r19
    1576:	f8 f4       	brcc	.+62     	; 0x15b6 <udc_update_iface_desc+0x70>
    1578:	91 81       	ldd	r25, Z+1	; 0x01
    157a:	94 30       	cpi	r25, 0x04	; 4
    157c:	61 f4       	brne	.+24     	; 0x1596 <udc_update_iface_desc+0x50>
    157e:	92 81       	ldd	r25, Z+2	; 0x02
    1580:	98 13       	cpse	r25, r24
    1582:	09 c0       	rjmp	.+18     	; 0x1596 <udc_update_iface_desc+0x50>
    1584:	93 81       	ldd	r25, Z+3	; 0x03
    1586:	96 13       	cpse	r25, r22
    1588:	06 c0       	rjmp	.+12     	; 0x1596 <udc_update_iface_desc+0x50>
    158a:	e0 93 d2 20 	sts	0x20D2, r30	; 0x8020d2 <udc_ptr_iface>
    158e:	f0 93 d3 20 	sts	0x20D3, r31	; 0x8020d3 <udc_ptr_iface+0x1>
    1592:	81 e0       	ldi	r24, 0x01	; 1
    1594:	08 95       	ret
    1596:	90 81       	ld	r25, Z
    1598:	e9 0f       	add	r30, r25
    159a:	f1 1d       	adc	r31, r1
    159c:	e2 17       	cp	r30, r18
    159e:	f3 07       	cpc	r31, r19
    15a0:	58 f3       	brcs	.-42     	; 0x1578 <udc_update_iface_desc+0x32>
    15a2:	e0 93 d2 20 	sts	0x20D2, r30	; 0x8020d2 <udc_ptr_iface>
    15a6:	f0 93 d3 20 	sts	0x20D3, r31	; 0x8020d3 <udc_ptr_iface+0x1>
    15aa:	80 e0       	ldi	r24, 0x00	; 0
    15ac:	08 95       	ret
    15ae:	80 e0       	ldi	r24, 0x00	; 0
    15b0:	08 95       	ret
    15b2:	80 e0       	ldi	r24, 0x00	; 0
    15b4:	08 95       	ret
    15b6:	80 e0       	ldi	r24, 0x00	; 0
    15b8:	08 95       	ret

000015ba <udc_iface_disable>:
    15ba:	ef 92       	push	r14
    15bc:	ff 92       	push	r15
    15be:	1f 93       	push	r17
    15c0:	cf 93       	push	r28
    15c2:	df 93       	push	r29
    15c4:	c8 2f       	mov	r28, r24
    15c6:	60 e0       	ldi	r22, 0x00	; 0
    15c8:	be df       	rcall	.-132    	; 0x1546 <udc_update_iface_desc>
    15ca:	18 2f       	mov	r17, r24
    15cc:	88 23       	and	r24, r24
    15ce:	81 f1       	breq	.+96     	; 0x1630 <udc_iface_disable+0x76>
    15d0:	a0 91 d4 20 	lds	r26, 0x20D4	; 0x8020d4 <udc_ptr_conf>
    15d4:	b0 91 d5 20 	lds	r27, 0x20D5	; 0x8020d5 <udc_ptr_conf+0x1>
    15d8:	ec 2f       	mov	r30, r28
    15da:	f0 e0       	ldi	r31, 0x00	; 0
    15dc:	ee 0f       	add	r30, r30
    15de:	ff 1f       	adc	r31, r31
    15e0:	12 96       	adiw	r26, 0x02	; 2
    15e2:	8d 91       	ld	r24, X+
    15e4:	9c 91       	ld	r25, X
    15e6:	13 97       	sbiw	r26, 0x03	; 3
    15e8:	e8 0f       	add	r30, r24
    15ea:	f9 1f       	adc	r31, r25
    15ec:	e0 80       	ld	r14, Z
    15ee:	f1 80       	ldd	r15, Z+1	; 0x01
    15f0:	d7 01       	movw	r26, r14
    15f2:	16 96       	adiw	r26, 0x06	; 6
    15f4:	ed 91       	ld	r30, X+
    15f6:	fc 91       	ld	r31, X
    15f8:	17 97       	sbiw	r26, 0x07	; 7
    15fa:	09 95       	icall
    15fc:	68 2f       	mov	r22, r24
    15fe:	8c 2f       	mov	r24, r28
    1600:	a2 df       	rcall	.-188    	; 0x1546 <udc_update_iface_desc>
    1602:	18 2f       	mov	r17, r24
    1604:	88 23       	and	r24, r24
    1606:	a1 f0       	breq	.+40     	; 0x1630 <udc_iface_disable+0x76>
    1608:	c0 91 d2 20 	lds	r28, 0x20D2	; 0x8020d2 <udc_ptr_iface>
    160c:	d0 91 d3 20 	lds	r29, 0x20D3	; 0x8020d3 <udc_ptr_iface+0x1>
    1610:	65 e0       	ldi	r22, 0x05	; 5
    1612:	ce 01       	movw	r24, r28
    1614:	60 df       	rcall	.-320    	; 0x14d6 <udc_next_desc_in_iface>
    1616:	ec 01       	movw	r28, r24
    1618:	89 2b       	or	r24, r25
    161a:	21 f0       	breq	.+8      	; 0x1624 <udc_iface_disable+0x6a>
    161c:	8a 81       	ldd	r24, Y+2	; 0x02
    161e:	0e 94 9a 14 	call	0x2934	; 0x2934 <udd_ep_free>
    1622:	f6 cf       	rjmp	.-20     	; 0x1610 <udc_iface_disable+0x56>
    1624:	d7 01       	movw	r26, r14
    1626:	12 96       	adiw	r26, 0x02	; 2
    1628:	ed 91       	ld	r30, X+
    162a:	fc 91       	ld	r31, X
    162c:	13 97       	sbiw	r26, 0x03	; 3
    162e:	09 95       	icall
    1630:	81 2f       	mov	r24, r17
    1632:	df 91       	pop	r29
    1634:	cf 91       	pop	r28
    1636:	1f 91       	pop	r17
    1638:	ff 90       	pop	r15
    163a:	ef 90       	pop	r14
    163c:	08 95       	ret

0000163e <udc_iface_enable>:
    163e:	1f 93       	push	r17
    1640:	cf 93       	push	r28
    1642:	df 93       	push	r29
    1644:	18 2f       	mov	r17, r24
    1646:	7f df       	rcall	.-258    	; 0x1546 <udc_update_iface_desc>
    1648:	88 23       	and	r24, r24
    164a:	39 f1       	breq	.+78     	; 0x169a <udc_iface_enable+0x5c>
    164c:	c0 91 d2 20 	lds	r28, 0x20D2	; 0x8020d2 <udc_ptr_iface>
    1650:	d0 91 d3 20 	lds	r29, 0x20D3	; 0x8020d3 <udc_ptr_iface+0x1>
    1654:	65 e0       	ldi	r22, 0x05	; 5
    1656:	ce 01       	movw	r24, r28
    1658:	3e df       	rcall	.-388    	; 0x14d6 <udc_next_desc_in_iface>
    165a:	ec 01       	movw	r28, r24
    165c:	89 2b       	or	r24, r25
    165e:	41 f0       	breq	.+16     	; 0x1670 <udc_iface_enable+0x32>
    1660:	4c 81       	ldd	r20, Y+4	; 0x04
    1662:	5d 81       	ldd	r21, Y+5	; 0x05
    1664:	6b 81       	ldd	r22, Y+3	; 0x03
    1666:	8a 81       	ldd	r24, Y+2	; 0x02
    1668:	9d d7       	rcall	.+3898   	; 0x25a4 <udd_ep_alloc>
    166a:	81 11       	cpse	r24, r1
    166c:	f3 cf       	rjmp	.-26     	; 0x1654 <udc_iface_enable+0x16>
    166e:	15 c0       	rjmp	.+42     	; 0x169a <udc_iface_enable+0x5c>
    1670:	a0 91 d4 20 	lds	r26, 0x20D4	; 0x8020d4 <udc_ptr_conf>
    1674:	b0 91 d5 20 	lds	r27, 0x20D5	; 0x8020d5 <udc_ptr_conf+0x1>
    1678:	e1 2f       	mov	r30, r17
    167a:	f0 e0       	ldi	r31, 0x00	; 0
    167c:	ee 0f       	add	r30, r30
    167e:	ff 1f       	adc	r31, r31
    1680:	12 96       	adiw	r26, 0x02	; 2
    1682:	8d 91       	ld	r24, X+
    1684:	9c 91       	ld	r25, X
    1686:	13 97       	sbiw	r26, 0x03	; 3
    1688:	e8 0f       	add	r30, r24
    168a:	f9 1f       	adc	r31, r25
    168c:	01 90       	ld	r0, Z+
    168e:	f0 81       	ld	r31, Z
    1690:	e0 2d       	mov	r30, r0
    1692:	01 90       	ld	r0, Z+
    1694:	f0 81       	ld	r31, Z
    1696:	e0 2d       	mov	r30, r0
    1698:	09 95       	icall
    169a:	df 91       	pop	r29
    169c:	cf 91       	pop	r28
    169e:	1f 91       	pop	r17
    16a0:	08 95       	ret

000016a2 <udc_get_interface_desc>:
    16a2:	80 91 d2 20 	lds	r24, 0x20D2	; 0x8020d2 <udc_ptr_iface>
    16a6:	90 91 d3 20 	lds	r25, 0x20D3	; 0x8020d3 <udc_ptr_iface+0x1>
    16aa:	08 95       	ret

000016ac <udc_start>:
    16ac:	e9 c6       	rjmp	.+3538   	; 0x2480 <udd_enable>
    16ae:	08 95       	ret

000016b0 <udc_reset>:
    16b0:	cf 93       	push	r28
    16b2:	80 91 d6 20 	lds	r24, 0x20D6	; 0x8020d6 <udc_num_configuration>
    16b6:	88 23       	and	r24, r24
    16b8:	c1 f0       	breq	.+48     	; 0x16ea <udc_reset+0x3a>
    16ba:	e0 91 d4 20 	lds	r30, 0x20D4	; 0x8020d4 <udc_ptr_conf>
    16be:	f0 91 d5 20 	lds	r31, 0x20D5	; 0x8020d5 <udc_ptr_conf+0x1>
    16c2:	01 90       	ld	r0, Z+
    16c4:	f0 81       	ld	r31, Z
    16c6:	e0 2d       	mov	r30, r0
    16c8:	84 81       	ldd	r24, Z+4	; 0x04
    16ca:	88 23       	and	r24, r24
    16cc:	71 f0       	breq	.+28     	; 0x16ea <udc_reset+0x3a>
    16ce:	c0 e0       	ldi	r28, 0x00	; 0
    16d0:	8c 2f       	mov	r24, r28
    16d2:	73 df       	rcall	.-282    	; 0x15ba <udc_iface_disable>
    16d4:	cf 5f       	subi	r28, 0xFF	; 255
    16d6:	e0 91 d4 20 	lds	r30, 0x20D4	; 0x8020d4 <udc_ptr_conf>
    16da:	f0 91 d5 20 	lds	r31, 0x20D5	; 0x8020d5 <udc_ptr_conf+0x1>
    16de:	01 90       	ld	r0, Z+
    16e0:	f0 81       	ld	r31, Z
    16e2:	e0 2d       	mov	r30, r0
    16e4:	84 81       	ldd	r24, Z+4	; 0x04
    16e6:	c8 17       	cp	r28, r24
    16e8:	98 f3       	brcs	.-26     	; 0x16d0 <udc_reset+0x20>
    16ea:	10 92 d6 20 	sts	0x20D6, r1	; 0x8020d6 <udc_num_configuration>
    16ee:	10 92 da 20 	sts	0x20DA, r1	; 0x8020da <udc_device_status>
    16f2:	10 92 db 20 	sts	0x20DB, r1	; 0x8020db <udc_device_status+0x1>
    16f6:	cf 91       	pop	r28
    16f8:	08 95       	ret

000016fa <udc_sof_notify>:
			CPU_TO_LE16(USB_DEV_STATUS_BUS_POWERED);
#endif
}

void udc_sof_notify(void)
{
    16fa:	cf 93       	push	r28
	uint8_t iface_num;

	if (udc_num_configuration) {
    16fc:	80 91 d6 20 	lds	r24, 0x20D6	; 0x8020d6 <udc_num_configuration>
    1700:	88 23       	and	r24, r24
    1702:	49 f1       	breq	.+82     	; 0x1756 <udc_sof_notify+0x5c>
		for (iface_num = 0;
				iface_num < udc_ptr_conf->desc->bNumInterfaces;
    1704:	a0 91 d4 20 	lds	r26, 0x20D4	; 0x8020d4 <udc_ptr_conf>
    1708:	b0 91 d5 20 	lds	r27, 0x20D5	; 0x8020d5 <udc_ptr_conf+0x1>
    170c:	ed 91       	ld	r30, X+
    170e:	fc 91       	ld	r31, X
    1710:	11 97       	sbiw	r26, 0x01	; 1
void udc_sof_notify(void)
{
	uint8_t iface_num;

	if (udc_num_configuration) {
		for (iface_num = 0;
    1712:	84 81       	ldd	r24, Z+4	; 0x04
    1714:	88 23       	and	r24, r24
    1716:	f9 f0       	breq	.+62     	; 0x1756 <udc_sof_notify+0x5c>
    1718:	c0 e0       	ldi	r28, 0x00	; 0
				iface_num < udc_ptr_conf->desc->bNumInterfaces;
				iface_num++) {
			if (udc_ptr_conf->udi_apis[iface_num]->sof_notify != NULL) {
    171a:	ec 2f       	mov	r30, r28
    171c:	f0 e0       	ldi	r31, 0x00	; 0
    171e:	ee 0f       	add	r30, r30
    1720:	ff 1f       	adc	r31, r31
    1722:	12 96       	adiw	r26, 0x02	; 2
    1724:	8d 91       	ld	r24, X+
    1726:	9c 91       	ld	r25, X
    1728:	13 97       	sbiw	r26, 0x03	; 3
    172a:	e8 0f       	add	r30, r24
    172c:	f9 1f       	adc	r31, r25
    172e:	01 90       	ld	r0, Z+
    1730:	f0 81       	ld	r31, Z
    1732:	e0 2d       	mov	r30, r0
    1734:	00 84       	ldd	r0, Z+8	; 0x08
    1736:	f1 85       	ldd	r31, Z+9	; 0x09
    1738:	e0 2d       	mov	r30, r0
    173a:	30 97       	sbiw	r30, 0x00	; 0
    173c:	09 f0       	breq	.+2      	; 0x1740 <udc_sof_notify+0x46>
				udc_ptr_conf->udi_apis[iface_num]->sof_notify();
    173e:	09 95       	icall
	uint8_t iface_num;

	if (udc_num_configuration) {
		for (iface_num = 0;
				iface_num < udc_ptr_conf->desc->bNumInterfaces;
				iface_num++) {
    1740:	cf 5f       	subi	r28, 0xFF	; 255
{
	uint8_t iface_num;

	if (udc_num_configuration) {
		for (iface_num = 0;
				iface_num < udc_ptr_conf->desc->bNumInterfaces;
    1742:	a0 91 d4 20 	lds	r26, 0x20D4	; 0x8020d4 <udc_ptr_conf>
    1746:	b0 91 d5 20 	lds	r27, 0x20D5	; 0x8020d5 <udc_ptr_conf+0x1>
    174a:	ed 91       	ld	r30, X+
    174c:	fc 91       	ld	r31, X
    174e:	11 97       	sbiw	r26, 0x01	; 1
void udc_sof_notify(void)
{
	uint8_t iface_num;

	if (udc_num_configuration) {
		for (iface_num = 0;
    1750:	84 81       	ldd	r24, Z+4	; 0x04
    1752:	c8 17       	cp	r28, r24
    1754:	10 f3       	brcs	.-60     	; 0x171a <udc_sof_notify+0x20>
			if (udc_ptr_conf->udi_apis[iface_num]->sof_notify != NULL) {
				udc_ptr_conf->udi_apis[iface_num]->sof_notify();
			}
		}
	}
}
    1756:	cf 91       	pop	r28
    1758:	08 95       	ret

0000175a <udc_process_setup>:
 * sent to a specific application callback.
 *
 * \return true if the request is supported, else the request is stalled by UDD
 */
bool udc_process_setup(void)
{
    175a:	0f 93       	push	r16
    175c:	1f 93       	push	r17
    175e:	cf 93       	push	r28
    1760:	df 93       	push	r29
	// By default no data (receive/send) and no callbacks registered
	udd_g_ctrlreq.payload_size = 0;
    1762:	ea e7       	ldi	r30, 0x7A	; 122
    1764:	f4 e2       	ldi	r31, 0x24	; 36
    1766:	12 86       	std	Z+10, r1	; 0x0a
    1768:	13 86       	std	Z+11, r1	; 0x0b
	udd_g_ctrlreq.callback = NULL;
    176a:	14 86       	std	Z+12, r1	; 0x0c
    176c:	15 86       	std	Z+13, r1	; 0x0d
	udd_g_ctrlreq.over_under_run = NULL;
    176e:	16 86       	std	Z+14, r1	; 0x0e
    1770:	17 86       	std	Z+15, r1	; 0x0f

	if (Udd_setup_is_in()) {
    1772:	80 81       	ld	r24, Z
    1774:	88 23       	and	r24, r24
    1776:	3c f4       	brge	.+14     	; 0x1786 <udc_process_setup+0x2c>
		if (udd_g_ctrlreq.req.wLength == 0) {
    1778:	20 91 80 24 	lds	r18, 0x2480	; 0x802480 <udd_g_ctrlreq+0x6>
    177c:	30 91 81 24 	lds	r19, 0x2481	; 0x802481 <udd_g_ctrlreq+0x7>
    1780:	23 2b       	or	r18, r19
    1782:	09 f4       	brne	.+2      	; 0x1786 <udc_process_setup+0x2c>
    1784:	54 c3       	rjmp	.+1704   	; 0x1e2e <udc_process_setup+0x6d4>
			return false; // Error from USB host
		}
	}
	
	if (Udd_setup_type() == USB_REQ_TYPE_VENDOR){
    1786:	80 76       	andi	r24, 0x60	; 96
    1788:	80 34       	cpi	r24, 0x40	; 64
    178a:	09 f0       	breq	.+2      	; 0x178e <udc_process_setup+0x34>
    178c:	f2 c0       	rjmp	.+484    	; 0x1972 <udc_process_setup+0x218>
	}
	return false;
}

static bool udc_reqvend(void){
	switch (udd_g_ctrlreq.req.bRequest){
    178e:	e0 91 7b 24 	lds	r30, 0x247B	; 0x80247b <udd_g_ctrlreq+0x1>
    1792:	8e 2f       	mov	r24, r30
    1794:	90 e0       	ldi	r25, 0x00	; 0
    1796:	fc 01       	movw	r30, r24
    1798:	e0 5a       	subi	r30, 0xA0	; 160
    179a:	f1 09       	sbc	r31, r1
    179c:	e8 30       	cpi	r30, 0x08	; 8
    179e:	f1 05       	cpc	r31, r1
    17a0:	08 f0       	brcs	.+2      	; 0x17a4 <udc_process_setup+0x4a>
    17a2:	de c0       	rjmp	.+444    	; 0x1960 <udc_process_setup+0x206>
    17a4:	e2 50       	subi	r30, 0x02	; 2
    17a6:	ff 4f       	sbci	r31, 0xFF	; 255
    17a8:	0c 94 ae 16 	jmp	0x2d5c	; 0x2d5c <__tablejump2__>
		case 0xa0: //Break!  (Debug command)
			debugOnNextEnd = 1;
    17ac:	81 e0       	ldi	r24, 0x01	; 1
    17ae:	80 93 c7 20 	sts	0x20C7, r24	; 0x8020c7 <debugOnNextEnd>
    17b2:	41 c3       	rjmp	.+1666   	; 0x1e36 <udc_process_setup+0x6dc>
			//asm("nop");
			return 1;
		case 0xa1: //Receive waveform for signal gen
			TC_DAC.CTRLA = 0x00;
    17b4:	e0 e0       	ldi	r30, 0x00	; 0
    17b6:	f8 e0       	ldi	r31, 0x08	; 8
    17b8:	10 82       	st	Z, r1
			TC_DAC.PERBUF = udd_g_ctrlreq.req.wValue;
    17ba:	ca e7       	ldi	r28, 0x7A	; 122
    17bc:	d4 e2       	ldi	r29, 0x24	; 36
    17be:	8a 81       	ldd	r24, Y+2	; 0x02
    17c0:	9b 81       	ldd	r25, Y+3	; 0x03
    17c2:	86 ab       	std	Z+54, r24	; 0x36
    17c4:	97 ab       	std	Z+55, r25	; 0x37
			TC_DAC.CTRLA = (unsigned char) udd_g_ctrlreq.req.wIndex & 0x0F;
    17c6:	8c 81       	ldd	r24, Y+4	; 0x04
    17c8:	8f 70       	andi	r24, 0x0F	; 15
    17ca:	80 83       	st	Z, r24
			udd_set_setup_payload(dacBuf_CH1, udd_g_ctrlreq.req.wLength);
    17cc:	6e 81       	ldd	r22, Y+6	; 0x06
    17ce:	7f 81       	ldd	r23, Y+7	; 0x07
    17d0:	8a e7       	ldi	r24, 0x7A	; 122
    17d2:	92 e2       	ldi	r25, 0x22	; 34
    17d4:	e0 d6       	rcall	.+3520   	; 0x2596 <udd_set_setup_payload>
			if(dacBuf_len != udd_g_ctrlreq.req.wLength){
    17d6:	8e 81       	ldd	r24, Y+6	; 0x06
    17d8:	9f 81       	ldd	r25, Y+7	; 0x07
    17da:	20 91 0d 20 	lds	r18, 0x200D	; 0x80200d <dacBuf_len>
    17de:	30 91 0e 20 	lds	r19, 0x200E	; 0x80200e <dacBuf_len+0x1>
    17e2:	82 17       	cp	r24, r18
    17e4:	93 07       	cpc	r25, r19
    17e6:	09 f4       	brne	.+2      	; 0x17ea <udc_process_setup+0x90>
    17e8:	26 c3       	rjmp	.+1612   	; 0x1e36 <udc_process_setup+0x6dc>
				dacBuf_len = udd_g_ctrlreq.req.wLength;
    17ea:	80 93 0d 20 	sts	0x200D, r24	; 0x80200d <dacBuf_len>
    17ee:	90 93 0e 20 	sts	0x200E, r25	; 0x80200e <dacBuf_len+0x1>
				switch(global_mode){
    17f2:	e0 91 09 20 	lds	r30, 0x2009	; 0x802009 <global_mode>
    17f6:	8e 2f       	mov	r24, r30
    17f8:	90 e0       	ldi	r25, 0x00	; 0
    17fa:	88 30       	cpi	r24, 0x08	; 8
    17fc:	91 05       	cpc	r25, r1
    17fe:	08 f0       	brcs	.+2      	; 0x1802 <udc_process_setup+0xa8>
    1800:	b1 c0       	rjmp	.+354    	; 0x1964 <udc_process_setup+0x20a>
    1802:	fc 01       	movw	r30, r24
    1804:	ea 5f       	subi	r30, 0xFA	; 250
    1806:	fe 4f       	sbci	r31, 0xFE	; 254
    1808:	0c 94 ae 16 	jmp	0x2d5c	; 0x2d5c <__tablejump2__>
					case 0:
					tiny_dma_set_mode_0();
    180c:	61 d9       	rcall	.-3390   	; 0xad0 <tiny_dma_set_mode_0>
    180e:	13 c3       	rjmp	.+1574   	; 0x1e36 <udc_process_setup+0x6dc>
					break;
					case 1:
					tiny_dma_set_mode_1();
    1810:	da d9       	rcall	.-3148   	; 0xbc6 <tiny_dma_set_mode_1>
    1812:	11 c3       	rjmp	.+1570   	; 0x1e36 <udc_process_setup+0x6dc>
					break;
					case 2:
					tiny_dma_set_mode_2();
    1814:	50 da       	rcall	.-2912   	; 0xcb6 <tiny_dma_set_mode_2>
    1816:	0f c3       	rjmp	.+1566   	; 0x1e36 <udc_process_setup+0x6dc>
					break;
					case 3:
					tiny_dma_set_mode_3();
    1818:	c3 da       	rcall	.-2682   	; 0xda0 <tiny_dma_set_mode_3>
    181a:	0d c3       	rjmp	.+1562   	; 0x1e36 <udc_process_setup+0x6dc>
					break;
					case 4:
					tiny_dma_set_mode_4();
    181c:	3d db       	rcall	.-2438   	; 0xe98 <tiny_dma_set_mode_4>
    181e:	0b c3       	rjmp	.+1558   	; 0x1e36 <udc_process_setup+0x6dc>
					break;
					case 5:
					tiny_dma_set_mode_5();
    1820:	b1 db       	rcall	.-2206   	; 0xf84 <tiny_dma_set_mode_5>
    1822:	09 c3       	rjmp	.+1554   	; 0x1e36 <udc_process_setup+0x6dc>
					break;
					case 6:
					tiny_dma_set_mode_6();
    1824:	f7 db       	rcall	.-2066   	; 0x1014 <tiny_dma_set_mode_6>
    1826:	07 c3       	rjmp	.+1550   	; 0x1e36 <udc_process_setup+0x6dc>
					break;
					case 7:
					tiny_dma_set_mode_7();
    1828:	57 dc       	rcall	.-1874   	; 0x10d8 <tiny_dma_set_mode_7>
    182a:	05 c3       	rjmp	.+1546   	; 0x1e36 <udc_process_setup+0x6dc>
					break;
				}
			}
			return 1;
		case 0xa2: //CH2 waveform
			TC_AUXDAC.CTRLA = 0x00;
    182c:	e0 e4       	ldi	r30, 0x40	; 64
    182e:	f8 e0       	ldi	r31, 0x08	; 8
    1830:	10 82       	st	Z, r1
			TC_AUXDAC.PERBUF = udd_g_ctrlreq.req.wValue;
    1832:	ca e7       	ldi	r28, 0x7A	; 122
    1834:	d4 e2       	ldi	r29, 0x24	; 36
    1836:	8a 81       	ldd	r24, Y+2	; 0x02
    1838:	9b 81       	ldd	r25, Y+3	; 0x03
    183a:	86 ab       	std	Z+54, r24	; 0x36
    183c:	97 ab       	std	Z+55, r25	; 0x37
			TC_AUXDAC.CTRLA = (unsigned char) udd_g_ctrlreq.req.wIndex & 0x0F;
    183e:	8c 81       	ldd	r24, Y+4	; 0x04
    1840:	8f 70       	andi	r24, 0x0F	; 15
    1842:	80 83       	st	Z, r24
			udd_set_setup_payload(dacBuf_CH2, udd_g_ctrlreq.req.wLength);
    1844:	6e 81       	ldd	r22, Y+6	; 0x06
    1846:	7f 81       	ldd	r23, Y+7	; 0x07
    1848:	8a e8       	ldi	r24, 0x8A	; 138
    184a:	94 e2       	ldi	r25, 0x24	; 36
    184c:	a4 d6       	rcall	.+3400   	; 0x2596 <udd_set_setup_payload>
			if(auxDacBufLen != udd_g_ctrlreq.req.wLength){
    184e:	8e 81       	ldd	r24, Y+6	; 0x06
    1850:	9f 81       	ldd	r25, Y+7	; 0x07
    1852:	20 91 0b 20 	lds	r18, 0x200B	; 0x80200b <auxDacBufLen>
    1856:	30 91 0c 20 	lds	r19, 0x200C	; 0x80200c <auxDacBufLen+0x1>
    185a:	82 17       	cp	r24, r18
    185c:	93 07       	cpc	r25, r19
    185e:	09 f4       	brne	.+2      	; 0x1862 <udc_process_setup+0x108>
    1860:	ea c2       	rjmp	.+1492   	; 0x1e36 <udc_process_setup+0x6dc>
				auxDacBufLen = udd_g_ctrlreq.req.wLength;
    1862:	80 93 0b 20 	sts	0x200B, r24	; 0x80200b <auxDacBufLen>
    1866:	90 93 0c 20 	sts	0x200C, r25	; 0x80200c <auxDacBufLen+0x1>
				switch(global_mode){
    186a:	e0 91 09 20 	lds	r30, 0x2009	; 0x802009 <global_mode>
    186e:	8e 2f       	mov	r24, r30
    1870:	90 e0       	ldi	r25, 0x00	; 0
    1872:	88 30       	cpi	r24, 0x08	; 8
    1874:	91 05       	cpc	r25, r1
    1876:	08 f0       	brcs	.+2      	; 0x187a <udc_process_setup+0x120>
    1878:	77 c0       	rjmp	.+238    	; 0x1968 <udc_process_setup+0x20e>
    187a:	fc 01       	movw	r30, r24
    187c:	e2 5f       	subi	r30, 0xF2	; 242
    187e:	fe 4f       	sbci	r31, 0xFE	; 254
    1880:	0c 94 ae 16 	jmp	0x2d5c	; 0x2d5c <__tablejump2__>
					case 0:
					tiny_dma_set_mode_0();
    1884:	25 d9       	rcall	.-3510   	; 0xad0 <tiny_dma_set_mode_0>
    1886:	d7 c2       	rjmp	.+1454   	; 0x1e36 <udc_process_setup+0x6dc>
					break;
					case 1:
					tiny_dma_set_mode_1();
    1888:	9e d9       	rcall	.-3268   	; 0xbc6 <tiny_dma_set_mode_1>
    188a:	d5 c2       	rjmp	.+1450   	; 0x1e36 <udc_process_setup+0x6dc>
					break;
					case 2:
					tiny_dma_set_mode_2();
    188c:	14 da       	rcall	.-3032   	; 0xcb6 <tiny_dma_set_mode_2>
    188e:	d3 c2       	rjmp	.+1446   	; 0x1e36 <udc_process_setup+0x6dc>
					break;
					case 3:
					tiny_dma_set_mode_3();
    1890:	87 da       	rcall	.-2802   	; 0xda0 <tiny_dma_set_mode_3>
    1892:	d1 c2       	rjmp	.+1442   	; 0x1e36 <udc_process_setup+0x6dc>
					break;
					case 4:
					tiny_dma_set_mode_4();
    1894:	01 db       	rcall	.-2558   	; 0xe98 <tiny_dma_set_mode_4>
    1896:	cf c2       	rjmp	.+1438   	; 0x1e36 <udc_process_setup+0x6dc>
					break;
					case 5:
					tiny_dma_set_mode_5();
    1898:	75 db       	rcall	.-2326   	; 0xf84 <tiny_dma_set_mode_5>
    189a:	cd c2       	rjmp	.+1434   	; 0x1e36 <udc_process_setup+0x6dc>
					break;
					case 6:
					tiny_dma_set_mode_6();
    189c:	bb db       	rcall	.-2186   	; 0x1014 <tiny_dma_set_mode_6>
    189e:	cb c2       	rjmp	.+1430   	; 0x1e36 <udc_process_setup+0x6dc>
					break;
					case 7:
					tiny_dma_set_mode_7();
    18a0:	1b dc       	rcall	.-1994   	; 0x10d8 <tiny_dma_set_mode_7>
    18a2:	c9 c2       	rjmp	.+1426   	; 0x1e36 <udc_process_setup+0x6dc>
					break;
				}
			}
			return 1;
		case 0xa3: //PSU voltage control
			TC_PSU.CCA = 0;
    18a4:	10 92 68 09 	sts	0x0968, r1	; 0x800968 <__TEXT_REGION_LENGTH__+0x700968>
    18a8:	10 92 69 09 	sts	0x0969, r1	; 0x800969 <__TEXT_REGION_LENGTH__+0x700969>
			PSU_target = udd_g_ctrlreq.req.wValue;
    18ac:	80 91 7c 24 	lds	r24, 0x247C	; 0x80247c <udd_g_ctrlreq+0x2>
    18b0:	80 93 ca 20 	sts	0x20CA, r24	; 0x8020ca <PSU_target>
    18b4:	c0 c2       	rjmp	.+1408   	; 0x1e36 <udc_process_setup+0x6dc>
			return 1;
		case 0xa4: //Triple mode
			PORTB.OUT = udd_g_ctrlreq.req.wValue;
    18b6:	80 91 7c 24 	lds	r24, 0x247C	; 0x80247c <udd_g_ctrlreq+0x2>
    18ba:	80 93 24 06 	sts	0x0624, r24	; 0x800624 <__TEXT_REGION_LENGTH__+0x700624>
    18be:	bb c2       	rjmp	.+1398   	; 0x1e36 <udc_process_setup+0x6dc>
			return 1;			
		case 0xa5: //Control Gain and Scope modes
			switch(udd_g_ctrlreq.req.wValue){
    18c0:	e0 91 7c 24 	lds	r30, 0x247C	; 0x80247c <udd_g_ctrlreq+0x2>
    18c4:	f0 91 7d 24 	lds	r31, 0x247D	; 0x80247d <udd_g_ctrlreq+0x3>
    18c8:	e8 30       	cpi	r30, 0x08	; 8
    18ca:	f1 05       	cpc	r31, r1
    18cc:	08 f0       	brcs	.+2      	; 0x18d0 <udc_process_setup+0x176>
    18ce:	4e c0       	rjmp	.+156    	; 0x196c <udc_process_setup+0x212>
    18d0:	ea 5e       	subi	r30, 0xEA	; 234
    18d2:	fe 4f       	sbci	r31, 0xFE	; 254
    18d4:	0c 94 ae 16 	jmp	0x2d5c	; 0x2d5c <__tablejump2__>
				case 0:  //Mode 0
					tiny_adc_setup(0, 0);
    18d8:	60 e0       	ldi	r22, 0x00	; 0
    18da:	80 e0       	ldi	r24, 0x00	; 0
    18dc:	67 d8       	rcall	.-3890   	; 0x9ac <tiny_adc_setup>
					tiny_adc_ch0setup(udd_g_ctrlreq.req.wIndex);
    18de:	80 91 7e 24 	lds	r24, 0x247E	; 0x80247e <udd_g_ctrlreq+0x4>
    18e2:	31 d8       	rcall	.-3998   	; 0x946 <tiny_adc_ch0setup>
					tiny_dma_set_mode_0();
    18e4:	f5 d8       	rcall	.-3606   	; 0xad0 <tiny_dma_set_mode_0>
    18e6:	a7 c2       	rjmp	.+1358   	; 0x1e36 <udc_process_setup+0x6dc>
					break;
				case 1:  //Mode 1
					tiny_adc_setup(0, 0);
    18e8:	60 e0       	ldi	r22, 0x00	; 0
    18ea:	80 e0       	ldi	r24, 0x00	; 0
    18ec:	5f d8       	rcall	.-3906   	; 0x9ac <tiny_adc_setup>
					tiny_adc_ch0setup(udd_g_ctrlreq.req.wIndex);
    18ee:	80 91 7e 24 	lds	r24, 0x247E	; 0x80247e <udd_g_ctrlreq+0x4>
    18f2:	29 d8       	rcall	.-4014   	; 0x946 <tiny_adc_ch0setup>
					tiny_dma_set_mode_1();
    18f4:	68 d9       	rcall	.-3376   	; 0xbc6 <tiny_dma_set_mode_1>
    18f6:	9f c2       	rjmp	.+1342   	; 0x1e36 <udc_process_setup+0x6dc>
					break;
				case 2:  //Mode 2
					tiny_adc_setup(1, 1);
    18f8:	61 e0       	ldi	r22, 0x01	; 1
    18fa:	81 e0       	ldi	r24, 0x01	; 1
    18fc:	57 d8       	rcall	.-3922   	; 0x9ac <tiny_adc_setup>
					tiny_adc_ch0setup(udd_g_ctrlreq.req.wIndex);
    18fe:	ca e7       	ldi	r28, 0x7A	; 122
    1900:	d4 e2       	ldi	r29, 0x24	; 36
    1902:	8c 81       	ldd	r24, Y+4	; 0x04
    1904:	20 d8       	rcall	.-4032   	; 0x946 <tiny_adc_ch0setup>
					tiny_adc_ch1setup(udd_g_ctrlreq.req.wIndex>>8);
    1906:	8d 81       	ldd	r24, Y+5	; 0x05
    1908:	33 d8       	rcall	.-3994   	; 0x970 <tiny_adc_ch1setup>
					tiny_dma_set_mode_2();
    190a:	d5 d9       	rcall	.-3158   	; 0xcb6 <tiny_dma_set_mode_2>
    190c:	94 c2       	rjmp	.+1320   	; 0x1e36 <udc_process_setup+0x6dc>
					break;
				case 3:  //Mode 3
					tiny_dma_set_mode_3();
    190e:	48 da       	rcall	.-2928   	; 0xda0 <tiny_dma_set_mode_3>
    1910:	92 c2       	rjmp	.+1316   	; 0x1e36 <udc_process_setup+0x6dc>
					break;
				case 4:  //Mode 4
					tiny_dma_set_mode_4();
    1912:	c2 da       	rcall	.-2684   	; 0xe98 <tiny_dma_set_mode_4>
    1914:	90 c2       	rjmp	.+1312   	; 0x1e36 <udc_process_setup+0x6dc>
					break;
				case 5:  //Mode 5
					tiny_adc_setup(0, 0);
    1916:	60 e0       	ldi	r22, 0x00	; 0
    1918:	80 e0       	ldi	r24, 0x00	; 0
    191a:	48 d8       	rcall	.-3952   	; 0x9ac <tiny_adc_setup>
					tiny_adc_ch0setup(udd_g_ctrlreq.req.wIndex);
    191c:	80 91 7e 24 	lds	r24, 0x247E	; 0x80247e <udd_g_ctrlreq+0x4>
    1920:	12 d8       	rcall	.-4060   	; 0x946 <tiny_adc_ch0setup>
					tiny_dma_set_mode_5();
    1922:	30 db       	rcall	.-2464   	; 0xf84 <tiny_dma_set_mode_5>
    1924:	88 c2       	rjmp	.+1296   	; 0x1e36 <udc_process_setup+0x6dc>
					break;
				case 6:  //Mode 6
					tiny_adc_setup(0, 1);
    1926:	61 e0       	ldi	r22, 0x01	; 1
    1928:	80 e0       	ldi	r24, 0x00	; 0
    192a:	40 d8       	rcall	.-3968   	; 0x9ac <tiny_adc_setup>
					tiny_adc_ch0setup(udd_g_ctrlreq.req.wIndex);
    192c:	80 91 7e 24 	lds	r24, 0x247E	; 0x80247e <udd_g_ctrlreq+0x4>
    1930:	0a d8       	rcall	.-4076   	; 0x946 <tiny_adc_ch0setup>
					tiny_dma_set_mode_6();
    1932:	70 db       	rcall	.-2336   	; 0x1014 <tiny_dma_set_mode_6>
    1934:	80 c2       	rjmp	.+1280   	; 0x1e36 <udc_process_setup+0x6dc>
					break;		
				case 7:  //Mode 7
					tiny_adc_setup(0, 2);
    1936:	62 e0       	ldi	r22, 0x02	; 2
    1938:	80 e0       	ldi	r24, 0x00	; 0
    193a:	38 d8       	rcall	.-3984   	; 0x9ac <tiny_adc_setup>
					tiny_adc_ch0setup(udd_g_ctrlreq.req.wIndex | 0x80);
    193c:	80 91 7e 24 	lds	r24, 0x247E	; 0x80247e <udd_g_ctrlreq+0x4>
    1940:	80 68       	ori	r24, 0x80	; 128
    1942:	01 d8       	rcall	.-4094   	; 0x946 <tiny_adc_ch0setup>
					tiny_dma_set_mode_7();
    1944:	c9 db       	rcall	.-2158   	; 0x10d8 <tiny_dma_set_mode_7>
    1946:	77 c2       	rjmp	.+1262   	; 0x1e36 <udc_process_setup+0x6dc>
				default:
					return 0;
			}
			return 1;
		case 0xa6:  //Digital out???
			PORTE.OUT = udd_g_ctrlreq.req.wValue;
    1948:	80 91 7c 24 	lds	r24, 0x247C	; 0x80247c <udd_g_ctrlreq+0x2>
    194c:	80 93 84 06 	sts	0x0684, r24	; 0x800684 <__TEXT_REGION_LENGTH__+0x700684>
    1950:	72 c2       	rjmp	.+1252   	; 0x1e36 <udc_process_setup+0x6dc>
		case 0xa7:  //Soft Reset
		
		//Code here from SprinterSB
		//http://www.avrfreaks.net/comment/872674
		//I don't understand it, but it seems to do the job
			    __asm volatile ("cli"                 "\n\t"
    1952:	e9 e7       	ldi	r30, 0x79	; 121
    1954:	f0 e0       	ldi	r31, 0x00	; 0
    1956:	91 e0       	ldi	r25, 0x01	; 1
    1958:	88 ed       	ldi	r24, 0xD8	; 216
    195a:	f8 94       	cli
    195c:	84 bf       	out	0x34, r24	; 52
    195e:	90 83       	st	Z, r25
			    [swrst] "r" ((uint8_t) RST_SWRST_bm),
			    [rst]   "e" (&RST.CTRL)
			    : "memory");
			    __builtin_unreachable();
		default:
			return 0;
    1960:	80 e0       	ldi	r24, 0x00	; 0
    1962:	05 c0       	rjmp	.+10     	; 0x196e <udc_process_setup+0x214>
					case 7:
					tiny_dma_set_mode_7();
					break;
				}
			}
			return 1;
    1964:	81 e0       	ldi	r24, 0x01	; 1
    1966:	03 c0       	rjmp	.+6      	; 0x196e <udc_process_setup+0x214>
					case 7:
					tiny_dma_set_mode_7();
					break;
				}
			}
			return 1;
    1968:	81 e0       	ldi	r24, 0x01	; 1
    196a:	01 c0       	rjmp	.+2      	; 0x196e <udc_process_setup+0x214>
					tiny_adc_setup(0, 2);
					tiny_adc_ch0setup(udd_g_ctrlreq.req.wIndex | 0x80);
					tiny_dma_set_mode_7();
					break;
				default:
					return 0;
    196c:	80 e0       	ldi	r24, 0x00	; 0
			return false; // Error from USB host
		}
	}
	
	if (Udd_setup_type() == USB_REQ_TYPE_VENDOR){
		if (udc_reqvend()) {
    196e:	81 11       	cpse	r24, r1
    1970:	65 c2       	rjmp	.+1226   	; 0x1e3c <udc_process_setup+0x6e2>
			return true;
		}
	}

	// If standard request then try to decode it in UDC
	if (Udd_setup_type() == USB_REQ_TYPE_STANDARD) {
    1972:	80 91 7a 24 	lds	r24, 0x247A	; 0x80247a <udd_g_ctrlreq>
    1976:	98 2f       	mov	r25, r24
    1978:	90 76       	andi	r25, 0x60	; 96
    197a:	09 f0       	breq	.+2      	; 0x197e <udc_process_setup+0x224>
    197c:	e1 c1       	rjmp	.+962    	; 0x1d40 <udc_process_setup+0x5e6>
 *
 * \return true if the request is supported
 */
static bool udc_reqstd(void)
{
	if (Udd_setup_is_in()) {
    197e:	88 23       	and	r24, r24
    1980:	0c f0       	brlt	.+2      	; 0x1984 <udc_process_setup+0x22a>
    1982:	05 c1       	rjmp	.+522    	; 0x1b8e <udc_process_setup+0x434>
		// GET Standard Requests
		if (udd_g_ctrlreq.req.wLength == 0) {
    1984:	20 91 80 24 	lds	r18, 0x2480	; 0x802480 <udd_g_ctrlreq+0x6>
    1988:	30 91 81 24 	lds	r19, 0x2481	; 0x802481 <udd_g_ctrlreq+0x7>
    198c:	21 15       	cp	r18, r1
    198e:	31 05       	cpc	r19, r1
    1990:	09 f4       	brne	.+2      	; 0x1994 <udc_process_setup+0x23a>
    1992:	d6 c1       	rjmp	.+940    	; 0x1d40 <udc_process_setup+0x5e6>
			return false; // Error for USB host
		}

		if (USB_REQ_RECIP_DEVICE == Udd_setup_recipient()) {
    1994:	8f 71       	andi	r24, 0x1F	; 31
    1996:	09 f0       	breq	.+2      	; 0x199a <udc_process_setup+0x240>
    1998:	a3 c0       	rjmp	.+326    	; 0x1ae0 <udc_process_setup+0x386>
			// Standard Get Device request
			switch (udd_g_ctrlreq.req.bRequest) {
    199a:	90 91 7b 24 	lds	r25, 0x247B	; 0x80247b <udd_g_ctrlreq+0x1>
    199e:	96 30       	cpi	r25, 0x06	; 6
    19a0:	79 f0       	breq	.+30     	; 0x19c0 <udc_process_setup+0x266>
    19a2:	98 30       	cpi	r25, 0x08	; 8
    19a4:	09 f4       	brne	.+2      	; 0x19a8 <udc_process_setup+0x24e>
    19a6:	92 c0       	rjmp	.+292    	; 0x1acc <udc_process_setup+0x372>
    19a8:	91 11       	cpse	r25, r1
    19aa:	9a c0       	rjmp	.+308    	; 0x1ae0 <udc_process_setup+0x386>
 *
 * \return true if success
 */
static bool udc_req_std_dev_get_status(void)
{
	if (udd_g_ctrlreq.req.wLength != sizeof(udc_device_status)) {
    19ac:	22 30       	cpi	r18, 0x02	; 2
    19ae:	31 05       	cpc	r19, r1
    19b0:	09 f0       	breq	.+2      	; 0x19b4 <udc_process_setup+0x25a>
    19b2:	c6 c1       	rjmp	.+908    	; 0x1d40 <udc_process_setup+0x5e6>
		return false;
	}

	udd_set_setup_payload( (uint8_t *) & udc_device_status,
    19b4:	62 e0       	ldi	r22, 0x02	; 2
    19b6:	70 e0       	ldi	r23, 0x00	; 0
    19b8:	8a ed       	ldi	r24, 0xDA	; 218
    19ba:	90 e2       	ldi	r25, 0x20	; 32
    19bc:	ec d5       	rcall	.+3032   	; 0x2596 <udd_set_setup_payload>
    19be:	3d c2       	rjmp	.+1146   	; 0x1e3a <udc_process_setup+0x6e0>
 */
static bool udc_req_std_dev_get_descriptor(void)
{
	uint8_t conf_num;

	conf_num = udd_g_ctrlreq.req.wValue & 0xff;
    19c0:	80 91 7c 24 	lds	r24, 0x247C	; 0x80247c <udd_g_ctrlreq+0x2>
    19c4:	90 91 7d 24 	lds	r25, 0x247D	; 0x80247d <udd_g_ctrlreq+0x3>

	// Check descriptor ID
	switch ((uint8_t) (udd_g_ctrlreq.req.wValue >> 8)) {
    19c8:	29 2f       	mov	r18, r25
    19ca:	33 27       	eor	r19, r19
    19cc:	22 30       	cpi	r18, 0x02	; 2
    19ce:	31 05       	cpc	r19, r1
    19d0:	a9 f0       	breq	.+42     	; 0x19fc <udc_process_setup+0x2a2>
    19d2:	24 f4       	brge	.+8      	; 0x19dc <udc_process_setup+0x282>
    19d4:	21 30       	cpi	r18, 0x01	; 1
    19d6:	31 05       	cpc	r19, r1
    19d8:	41 f0       	breq	.+16     	; 0x19ea <udc_process_setup+0x290>
    19da:	a9 c1       	rjmp	.+850    	; 0x1d2e <udc_process_setup+0x5d4>
    19dc:	23 30       	cpi	r18, 0x03	; 3
    19de:	31 05       	cpc	r19, r1
    19e0:	d9 f1       	breq	.+118    	; 0x1a58 <udc_process_setup+0x2fe>
    19e2:	2f 30       	cpi	r18, 0x0F	; 15
    19e4:	31 05       	cpc	r19, r1
    19e6:	51 f1       	breq	.+84     	; 0x1a3c <udc_process_setup+0x2e2>
    19e8:	a2 c1       	rjmp	.+836    	; 0x1d2e <udc_process_setup+0x5d4>
		} else
#endif
		{
			udd_set_setup_payload(
				(uint8_t *) udc_config.confdev_lsfs,
				udc_config.confdev_lsfs->bLength);
    19ea:	80 91 19 20 	lds	r24, 0x2019	; 0x802019 <udc_config>
    19ee:	90 91 1a 20 	lds	r25, 0x201A	; 0x80201a <udc_config+0x1>
				(uint8_t *) udc_config.confdev_hs,
				udc_config.confdev_hs->bLength);
		} else
#endif
		{
			udd_set_setup_payload(
    19f2:	dc 01       	movw	r26, r24
    19f4:	6c 91       	ld	r22, X
    19f6:	70 e0       	ldi	r23, 0x00	; 0
    19f8:	ce d5       	rcall	.+2972   	; 0x2596 <udd_set_setup_payload>
    19fa:	59 c0       	rjmp	.+178    	; 0x1aae <udc_process_setup+0x354>
				le16_to_cpu(udc_config.conf_hs[conf_num].desc->wTotalLength));
		} else
#endif
		{
			// FS descriptor
			if (conf_num >= udc_config.confdev_lsfs->
    19fc:	e0 91 19 20 	lds	r30, 0x2019	; 0x802019 <udc_config>
    1a00:	f0 91 1a 20 	lds	r31, 0x201A	; 0x80201a <udc_config+0x1>
    1a04:	21 89       	ldd	r18, Z+17	; 0x11
    1a06:	82 17       	cp	r24, r18
    1a08:	08 f0       	brcs	.+2      	; 0x1a0c <udc_process_setup+0x2b2>
    1a0a:	9a c1       	rjmp	.+820    	; 0x1d40 <udc_process_setup+0x5e6>
					bNumConfigurations) {
				return false;
			}
			udd_set_setup_payload(
				(uint8_t *)udc_config.conf_lsfs[conf_num].desc,
				le16_to_cpu(udc_config.conf_lsfs[conf_num].desc->wTotalLength));
    1a0c:	99 27       	eor	r25, r25
    1a0e:	88 0f       	add	r24, r24
    1a10:	99 1f       	adc	r25, r25
    1a12:	88 0f       	add	r24, r24
    1a14:	99 1f       	adc	r25, r25
    1a16:	e0 91 1b 20 	lds	r30, 0x201B	; 0x80201b <udc_config+0x2>
    1a1a:	f0 91 1c 20 	lds	r31, 0x201C	; 0x80201c <udc_config+0x3>
    1a1e:	e8 0f       	add	r30, r24
    1a20:	f9 1f       	adc	r31, r25
    1a22:	80 81       	ld	r24, Z
    1a24:	91 81       	ldd	r25, Z+1	; 0x01
			// FS descriptor
			if (conf_num >= udc_config.confdev_lsfs->
					bNumConfigurations) {
				return false;
			}
			udd_set_setup_payload(
    1a26:	fc 01       	movw	r30, r24
    1a28:	62 81       	ldd	r22, Z+2	; 0x02
    1a2a:	73 81       	ldd	r23, Z+3	; 0x03
    1a2c:	b4 d5       	rcall	.+2920   	; 0x2596 <udd_set_setup_payload>
				(uint8_t *)udc_config.conf_lsfs[conf_num].desc,
				le16_to_cpu(udc_config.conf_lsfs[conf_num].desc->wTotalLength));
		}
		((usb_conf_desc_t *) udd_g_ctrlreq.payload)->bDescriptorType =
    1a2e:	e0 91 82 24 	lds	r30, 0x2482	; 0x802482 <udd_g_ctrlreq+0x8>
    1a32:	f0 91 83 24 	lds	r31, 0x2483	; 0x802483 <udd_g_ctrlreq+0x9>
    1a36:	82 e0       	ldi	r24, 0x02	; 2
    1a38:	81 83       	std	Z+1, r24	; 0x01
    1a3a:	39 c0       	rjmp	.+114    	; 0x1aae <udc_process_setup+0x354>
		break;
#endif

	case USB_DT_BOS:
		// Device BOS descriptor requested
		if (udc_config.conf_bos == NULL) {
    1a3c:	80 91 1d 20 	lds	r24, 0x201D	; 0x80201d <udc_config+0x4>
    1a40:	90 91 1e 20 	lds	r25, 0x201E	; 0x80201e <udc_config+0x5>
    1a44:	00 97       	sbiw	r24, 0x00	; 0
    1a46:	09 f4       	brne	.+2      	; 0x1a4a <udc_process_setup+0x2f0>
    1a48:	7b c1       	rjmp	.+758    	; 0x1d40 <udc_process_setup+0x5e6>
			return false;
		}
		udd_set_setup_payload( (uint8_t *) udc_config.conf_bos,
    1a4a:	dc 01       	movw	r26, r24
    1a4c:	12 96       	adiw	r26, 0x02	; 2
    1a4e:	6d 91       	ld	r22, X+
    1a50:	7c 91       	ld	r23, X
    1a52:	13 97       	sbiw	r26, 0x03	; 3
    1a54:	a0 d5       	rcall	.+2880   	; 0x2596 <udd_set_setup_payload>
    1a56:	2b c0       	rjmp	.+86     	; 0x1aae <udc_process_setup+0x354>
	uint8_t i;
	const uint8_t *str;
	uint8_t str_length = 0;

	// Link payload pointer to the string corresponding at request
	switch (udd_g_ctrlreq.req.wValue & 0xff) {
    1a58:	99 27       	eor	r25, r25
    1a5a:	81 30       	cpi	r24, 0x01	; 1
    1a5c:	91 05       	cpc	r25, r1
    1a5e:	71 f0       	breq	.+28     	; 0x1a7c <udc_process_setup+0x322>
    1a60:	38 f0       	brcs	.+14     	; 0x1a70 <udc_process_setup+0x316>
    1a62:	02 97       	sbiw	r24, 0x02	; 2
    1a64:	09 f0       	breq	.+2      	; 0x1a68 <udc_process_setup+0x30e>
    1a66:	6c c1       	rjmp	.+728    	; 0x1d40 <udc_process_setup+0x5e6>
		break;
#endif
#ifdef USB_DEVICE_PRODUCT_NAME
	case 2:
		str_length = USB_DEVICE_PRODUCT_NAME_SIZE;
		str = udc_string_product_name;
    1a68:	86 e9       	ldi	r24, 0x96	; 150
    1a6a:	90 e2       	ldi	r25, 0x20	; 32
		str = udc_string_manufacturer_name;
		break;
#endif
#ifdef USB_DEVICE_PRODUCT_NAME
	case 2:
		str_length = USB_DEVICE_PRODUCT_NAME_SIZE;
    1a6c:	28 e1       	ldi	r18, 0x18	; 24
    1a6e:	09 c0       	rjmp	.+18     	; 0x1a82 <udc_process_setup+0x328>
	uint8_t str_length = 0;

	// Link payload pointer to the string corresponding at request
	switch (udd_g_ctrlreq.req.wValue & 0xff) {
	case 0:
		udd_set_setup_payload((uint8_t *) &udc_string_desc_languageid,
    1a70:	64 e0       	ldi	r22, 0x04	; 4
    1a72:	70 e0       	ldi	r23, 0x00	; 0
    1a74:	8a eb       	ldi	r24, 0xBA	; 186
    1a76:	90 e2       	ldi	r25, 0x20	; 32
    1a78:	8e d5       	rcall	.+2844   	; 0x2596 <udd_set_setup_payload>
    1a7a:	19 c0       	rjmp	.+50     	; 0x1aae <udc_process_setup+0x354>
		break;

#ifdef USB_DEVICE_MANUFACTURE_NAME
	case 1:
		str_length = USB_DEVICE_MANUFACTURE_NAME_SIZE;
		str = udc_string_manufacturer_name;
    1a7c:	8f ea       	ldi	r24, 0xAF	; 175
    1a7e:	90 e2       	ldi	r25, 0x20	; 32
				sizeof(udc_string_desc_languageid));
		break;

#ifdef USB_DEVICE_MANUFACTURE_NAME
	case 1:
		str_length = USB_DEVICE_MANUFACTURE_NAME_SIZE;
    1a80:	29 e0       	ldi	r18, 0x09	; 9
    1a82:	38 2f       	mov	r19, r24
    1a84:	a6 e6       	ldi	r26, 0x66	; 102
    1a86:	b0 e2       	ldi	r27, 0x20	; 32
		str = udc_string_manufacturer_name;
		break;
#endif
#ifdef USB_DEVICE_PRODUCT_NAME
	case 2:
		str_length = USB_DEVICE_PRODUCT_NAME_SIZE;
    1a88:	e8 2f       	mov	r30, r24
    1a8a:	f9 2f       	mov	r31, r25
		return false;
	}

	if (str_length) {
		for(i = 0; i < str_length; i++) {
			udc_string_desc.string[i] = cpu_to_le16((le16_t)str[i]);
    1a8c:	81 91       	ld	r24, Z+
    1a8e:	90 e0       	ldi	r25, 0x00	; 0
    1a90:	8d 93       	st	X+, r24
    1a92:	9d 93       	st	X+, r25
    1a94:	8e 2f       	mov	r24, r30
    1a96:	83 1b       	sub	r24, r19
#endif
		return false;
	}

	if (str_length) {
		for(i = 0; i < str_length; i++) {
    1a98:	82 17       	cp	r24, r18
    1a9a:	c0 f3       	brcs	.-16     	; 0x1a8c <udc_process_setup+0x332>
			udc_string_desc.string[i] = cpu_to_le16((le16_t)str[i]);
		}

		udc_string_desc.header.bLength = 2 + (str_length) * 2;
    1a9c:	62 2f       	mov	r22, r18
    1a9e:	66 0f       	add	r22, r22
    1aa0:	6e 5f       	subi	r22, 0xFE	; 254
    1aa2:	60 93 64 20 	sts	0x2064, r22	; 0x802064 <udc_string_desc>
		udd_set_setup_payload(
    1aa6:	70 e0       	ldi	r23, 0x00	; 0
    1aa8:	84 e6       	ldi	r24, 0x64	; 100
    1aaa:	90 e2       	ldi	r25, 0x20	; 32
    1aac:	74 d5       	rcall	.+2792   	; 0x2596 <udd_set_setup_payload>
	default:
		// Unknown descriptor requested
		return false;
	}
	// if the descriptor is larger than length requested, then reduce it
	if (udd_g_ctrlreq.req.wLength < udd_g_ctrlreq.payload_size) {
    1aae:	ea e7       	ldi	r30, 0x7A	; 122
    1ab0:	f4 e2       	ldi	r31, 0x24	; 36
    1ab2:	86 81       	ldd	r24, Z+6	; 0x06
    1ab4:	97 81       	ldd	r25, Z+7	; 0x07
    1ab6:	22 85       	ldd	r18, Z+10	; 0x0a
    1ab8:	33 85       	ldd	r19, Z+11	; 0x0b
    1aba:	82 17       	cp	r24, r18
    1abc:	93 07       	cpc	r25, r19
    1abe:	08 f0       	brcs	.+2      	; 0x1ac2 <udc_process_setup+0x368>
    1ac0:	bc c1       	rjmp	.+888    	; 0x1e3a <udc_process_setup+0x6e0>
		udd_g_ctrlreq.payload_size = udd_g_ctrlreq.req.wLength;
    1ac2:	80 93 84 24 	sts	0x2484, r24	; 0x802484 <udd_g_ctrlreq+0xa>
    1ac6:	90 93 85 24 	sts	0x2485, r25	; 0x802485 <udd_g_ctrlreq+0xb>
    1aca:	b7 c1       	rjmp	.+878    	; 0x1e3a <udc_process_setup+0x6e0>
 *
 * \return true if success
 */
static bool udc_req_std_dev_get_configuration(void)
{
	if (udd_g_ctrlreq.req.wLength != 1) {
    1acc:	21 30       	cpi	r18, 0x01	; 1
    1ace:	31 05       	cpc	r19, r1
    1ad0:	09 f0       	breq	.+2      	; 0x1ad4 <udc_process_setup+0x37a>
    1ad2:	36 c1       	rjmp	.+620    	; 0x1d40 <udc_process_setup+0x5e6>
		return false;
	}

	udd_set_setup_payload(&udc_num_configuration,1);
    1ad4:	61 e0       	ldi	r22, 0x01	; 1
    1ad6:	70 e0       	ldi	r23, 0x00	; 0
    1ad8:	86 ed       	ldi	r24, 0xD6	; 214
    1ada:	90 e2       	ldi	r25, 0x20	; 32
    1adc:	5c d5       	rcall	.+2744   	; 0x2596 <udd_set_setup_payload>
    1ade:	ad c1       	rjmp	.+858    	; 0x1e3a <udc_process_setup+0x6e0>
			default:
				break;
			}
		}

		if (USB_REQ_RECIP_INTERFACE == Udd_setup_recipient()) {
    1ae0:	81 30       	cpi	r24, 0x01	; 1
    1ae2:	e1 f5       	brne	.+120    	; 0x1b5c <udc_process_setup+0x402>
			// Standard Get Interface request
			switch (udd_g_ctrlreq.req.bRequest) {
    1ae4:	90 91 7b 24 	lds	r25, 0x247B	; 0x80247b <udd_g_ctrlreq+0x1>
    1ae8:	9a 30       	cpi	r25, 0x0A	; 10
    1aea:	c1 f5       	brne	.+112    	; 0x1b5c <udc_process_setup+0x402>
static bool udc_req_std_iface_get_setting(void)
{
	uint8_t iface_num;
	udi_api_t UDC_DESC_STORAGE *udi_api;

	if (udd_g_ctrlreq.req.wLength != 1) {
    1aec:	21 30       	cpi	r18, 0x01	; 1
    1aee:	31 05       	cpc	r19, r1
    1af0:	09 f0       	breq	.+2      	; 0x1af4 <udc_process_setup+0x39a>
    1af2:	26 c1       	rjmp	.+588    	; 0x1d40 <udc_process_setup+0x5e6>
		return false; // Error in request
	}
	if (!udc_num_configuration) {
    1af4:	80 91 d6 20 	lds	r24, 0x20D6	; 0x8020d6 <udc_num_configuration>
    1af8:	88 23       	and	r24, r24
    1afa:	09 f4       	brne	.+2      	; 0x1afe <udc_process_setup+0x3a4>
    1afc:	21 c1       	rjmp	.+578    	; 0x1d40 <udc_process_setup+0x5e6>
		return false; // The device is not is configured state yet
	}

	// Check the interface number included in the request
	iface_num = udd_g_ctrlreq.req.wIndex & 0xFF;
    1afe:	c0 91 7e 24 	lds	r28, 0x247E	; 0x80247e <udd_g_ctrlreq+0x4>
    1b02:	d0 91 7f 24 	lds	r29, 0x247F	; 0x80247f <udd_g_ctrlreq+0x5>
	if (iface_num >= udc_ptr_conf->desc->bNumInterfaces) {
    1b06:	00 91 d4 20 	lds	r16, 0x20D4	; 0x8020d4 <udc_ptr_conf>
    1b0a:	10 91 d5 20 	lds	r17, 0x20D5	; 0x8020d5 <udc_ptr_conf+0x1>
    1b0e:	d8 01       	movw	r26, r16
    1b10:	ed 91       	ld	r30, X+
    1b12:	fc 91       	ld	r31, X
    1b14:	84 81       	ldd	r24, Z+4	; 0x04
    1b16:	c8 17       	cp	r28, r24
    1b18:	08 f0       	brcs	.+2      	; 0x1b1c <udc_process_setup+0x3c2>
    1b1a:	12 c1       	rjmp	.+548    	; 0x1d40 <udc_process_setup+0x5e6>
		return false;
	}

	// Select first alternate setting of the interface to update udc_ptr_iface
	// before call iface->getsetting()
	if (!udc_update_iface_desc(iface_num, 0)) {
    1b1c:	60 e0       	ldi	r22, 0x00	; 0
    1b1e:	8c 2f       	mov	r24, r28
    1b20:	12 dd       	rcall	.-1500   	; 0x1546 <udc_update_iface_desc>
    1b22:	88 23       	and	r24, r24
    1b24:	09 f4       	brne	.+2      	; 0x1b28 <udc_process_setup+0x3ce>
    1b26:	0c c1       	rjmp	.+536    	; 0x1d40 <udc_process_setup+0x5e6>
		return false;
	}
	// Get alternate setting from UDI
	udi_api = udc_ptr_conf->udi_apis[iface_num];
    1b28:	ce 01       	movw	r24, r28
    1b2a:	99 27       	eor	r25, r25
    1b2c:	88 0f       	add	r24, r24
    1b2e:	99 1f       	adc	r25, r25
    1b30:	d8 01       	movw	r26, r16
    1b32:	12 96       	adiw	r26, 0x02	; 2
    1b34:	ed 91       	ld	r30, X+
    1b36:	fc 91       	ld	r31, X
    1b38:	13 97       	sbiw	r26, 0x03	; 3
    1b3a:	e8 0f       	add	r30, r24
    1b3c:	f9 1f       	adc	r31, r25
	udc_iface_setting = udi_api->getsetting();
    1b3e:	01 90       	ld	r0, Z+
    1b40:	f0 81       	ld	r31, Z
    1b42:	e0 2d       	mov	r30, r0
    1b44:	86 81       	ldd	r24, Z+6	; 0x06
    1b46:	97 81       	ldd	r25, Z+7	; 0x07
    1b48:	fc 01       	movw	r30, r24
    1b4a:	09 95       	icall
    1b4c:	80 93 d8 20 	sts	0x20D8, r24	; 0x8020d8 <udc_iface_setting>

	// Link value to payload pointer of request
	udd_set_setup_payload(&udc_iface_setting,1);
    1b50:	61 e0       	ldi	r22, 0x01	; 1
    1b52:	70 e0       	ldi	r23, 0x00	; 0
    1b54:	88 ed       	ldi	r24, 0xD8	; 216
    1b56:	90 e2       	ldi	r25, 0x20	; 32
    1b58:	1e d5       	rcall	.+2620   	; 0x2596 <udd_set_setup_payload>
    1b5a:	6f c1       	rjmp	.+734    	; 0x1e3a <udc_process_setup+0x6e0>
			default:
				break;
			}
		}
#if (0!=USB_DEVICE_MAX_EP)
		if (USB_REQ_RECIP_ENDPOINT == Udd_setup_recipient()) {
    1b5c:	82 30       	cpi	r24, 0x02	; 2
    1b5e:	09 f0       	breq	.+2      	; 0x1b62 <udc_process_setup+0x408>
    1b60:	ef c0       	rjmp	.+478    	; 0x1d40 <udc_process_setup+0x5e6>
			// Standard Get Endpoint request
			switch (udd_g_ctrlreq.req.bRequest) {
    1b62:	80 91 7b 24 	lds	r24, 0x247B	; 0x80247b <udd_g_ctrlreq+0x1>
    1b66:	81 11       	cpse	r24, r1
    1b68:	e4 c0       	rjmp	.+456    	; 0x1d32 <udc_process_setup+0x5d8>
 */
static bool udc_req_std_ep_get_status(void)
{
	static le16_t udc_ep_status;

	if (udd_g_ctrlreq.req.wLength != sizeof(udc_ep_status)) {
    1b6a:	22 30       	cpi	r18, 0x02	; 2
    1b6c:	31 05       	cpc	r19, r1
    1b6e:	09 f0       	breq	.+2      	; 0x1b72 <udc_process_setup+0x418>
    1b70:	e7 c0       	rjmp	.+462    	; 0x1d40 <udc_process_setup+0x5e6>
		return false;
	}

	udc_ep_status = udd_ep_is_halted(udd_g_ctrlreq.req.
    1b72:	80 91 7e 24 	lds	r24, 0x247E	; 0x80247e <udd_g_ctrlreq+0x4>
    1b76:	8b d5       	rcall	.+2838   	; 0x268e <udd_ep_is_halted>
    1b78:	90 e0       	ldi	r25, 0x00	; 0
    1b7a:	80 93 d0 20 	sts	0x20D0, r24	; 0x8020d0 <udc_ep_status.5524>
    1b7e:	90 93 d1 20 	sts	0x20D1, r25	; 0x8020d1 <udc_ep_status.5524+0x1>
			wIndex & 0xFF) ? CPU_TO_LE16(USB_EP_STATUS_HALTED) : 0;

	udd_set_setup_payload( (uint8_t *) & udc_ep_status,
    1b82:	62 e0       	ldi	r22, 0x02	; 2
    1b84:	70 e0       	ldi	r23, 0x00	; 0
    1b86:	80 ed       	ldi	r24, 0xD0	; 208
    1b88:	90 e2       	ldi	r25, 0x20	; 32
    1b8a:	05 d5       	rcall	.+2570   	; 0x2596 <udd_set_setup_payload>
    1b8c:	56 c1       	rjmp	.+684    	; 0x1e3a <udc_process_setup+0x6e0>
			}
		}
#endif
	} else {
		// SET Standard Requests
		if (USB_REQ_RECIP_DEVICE == Udd_setup_recipient()) {
    1b8e:	8f 71       	andi	r24, 0x1F	; 31
    1b90:	09 f0       	breq	.+2      	; 0x1b94 <udc_process_setup+0x43a>
    1b92:	83 c0       	rjmp	.+262    	; 0x1c9a <udc_process_setup+0x540>
			// Standard Set Device request
			switch (udd_g_ctrlreq.req.bRequest) {
    1b94:	90 91 7b 24 	lds	r25, 0x247B	; 0x80247b <udd_g_ctrlreq+0x1>
    1b98:	93 30       	cpi	r25, 0x03	; 3
    1b9a:	09 f4       	brne	.+2      	; 0x1b9e <udc_process_setup+0x444>
    1b9c:	cc c0       	rjmp	.+408    	; 0x1d36 <udc_process_setup+0x5dc>
    1b9e:	18 f4       	brcc	.+6      	; 0x1ba6 <udc_process_setup+0x44c>
    1ba0:	91 30       	cpi	r25, 0x01	; 1
    1ba2:	a1 f0       	breq	.+40     	; 0x1bcc <udc_process_setup+0x472>
    1ba4:	7a c0       	rjmp	.+244    	; 0x1c9a <udc_process_setup+0x540>
    1ba6:	95 30       	cpi	r25, 0x05	; 5
    1ba8:	19 f0       	breq	.+6      	; 0x1bb0 <udc_process_setup+0x456>
    1baa:	99 30       	cpi	r25, 0x09	; 9
    1bac:	39 f1       	breq	.+78     	; 0x1bfc <udc_process_setup+0x4a2>
    1bae:	75 c0       	rjmp	.+234    	; 0x1c9a <udc_process_setup+0x540>
 *
 * \return true if success
 */
static bool udc_req_std_dev_set_address(void)
{
	if (udd_g_ctrlreq.req.wLength) {
    1bb0:	80 91 80 24 	lds	r24, 0x2480	; 0x802480 <udd_g_ctrlreq+0x6>
    1bb4:	90 91 81 24 	lds	r25, 0x2481	; 0x802481 <udd_g_ctrlreq+0x7>
    1bb8:	89 2b       	or	r24, r25
    1bba:	09 f0       	breq	.+2      	; 0x1bbe <udc_process_setup+0x464>
    1bbc:	c1 c0       	rjmp	.+386    	; 0x1d40 <udc_process_setup+0x5e6>
		return false;
	}

	// The address must be changed at the end of setup request after the handshake
	// then we use a callback to change address
	udd_g_ctrlreq.callback = udc_valid_address;
    1bbe:	8d e9       	ldi	r24, 0x9D	; 157
    1bc0:	9a e0       	ldi	r25, 0x0A	; 10
    1bc2:	80 93 86 24 	sts	0x2486, r24	; 0x802486 <udd_g_ctrlreq+0xc>
    1bc6:	90 93 87 24 	sts	0x2487, r25	; 0x802487 <udd_g_ctrlreq+0xd>
    1bca:	37 c1       	rjmp	.+622    	; 0x1e3a <udc_process_setup+0x6e0>
 *
 * \return true if success
 */
static bool udc_req_std_dev_clear_feature(void)
{
	if (udd_g_ctrlreq.req.wLength) {
    1bcc:	80 91 80 24 	lds	r24, 0x2480	; 0x802480 <udd_g_ctrlreq+0x6>
    1bd0:	90 91 81 24 	lds	r25, 0x2481	; 0x802481 <udd_g_ctrlreq+0x7>
    1bd4:	89 2b       	or	r24, r25
    1bd6:	09 f0       	breq	.+2      	; 0x1bda <udc_process_setup+0x480>
    1bd8:	b3 c0       	rjmp	.+358    	; 0x1d40 <udc_process_setup+0x5e6>
		return false;
	}

	if (udd_g_ctrlreq.req.wValue == USB_DEV_FEATURE_REMOTE_WAKEUP) {
    1bda:	80 91 7c 24 	lds	r24, 0x247C	; 0x80247c <udd_g_ctrlreq+0x2>
    1bde:	90 91 7d 24 	lds	r25, 0x247D	; 0x80247d <udd_g_ctrlreq+0x3>
    1be2:	01 97       	sbiw	r24, 0x01	; 1
    1be4:	09 f0       	breq	.+2      	; 0x1be8 <udc_process_setup+0x48e>
    1be6:	ac c0       	rjmp	.+344    	; 0x1d40 <udc_process_setup+0x5e6>
		udc_device_status &= CPU_TO_LE16(~(uint32_t)USB_DEV_STATUS_REMOTEWAKEUP);
    1be8:	80 91 da 20 	lds	r24, 0x20DA	; 0x8020da <udc_device_status>
    1bec:	90 91 db 20 	lds	r25, 0x20DB	; 0x8020db <udc_device_status+0x1>
    1bf0:	8d 7f       	andi	r24, 0xFD	; 253
    1bf2:	80 93 da 20 	sts	0x20DA, r24	; 0x8020da <udc_device_status>
    1bf6:	90 93 db 20 	sts	0x20DB, r25	; 0x8020db <udc_device_status+0x1>
    1bfa:	1f c1       	rjmp	.+574    	; 0x1e3a <udc_process_setup+0x6e0>
static bool udc_req_std_dev_set_configuration(void)
{
	uint8_t iface_num;

	// Check request length
	if (udd_g_ctrlreq.req.wLength) {
    1bfc:	80 91 80 24 	lds	r24, 0x2480	; 0x802480 <udd_g_ctrlreq+0x6>
    1c00:	90 91 81 24 	lds	r25, 0x2481	; 0x802481 <udd_g_ctrlreq+0x7>
    1c04:	89 2b       	or	r24, r25
    1c06:	09 f0       	breq	.+2      	; 0x1c0a <udc_process_setup+0x4b0>
    1c08:	9b c0       	rjmp	.+310    	; 0x1d40 <udc_process_setup+0x5e6>
		return false;
	}
	// Authorize configuration only if the address is valid
	if (!udd_getaddress()) {
    1c0a:	c2 d4       	rcall	.+2436   	; 0x2590 <udd_getaddress>
    1c0c:	88 23       	and	r24, r24
    1c0e:	09 f4       	brne	.+2      	; 0x1c12 <udc_process_setup+0x4b8>
    1c10:	97 c0       	rjmp	.+302    	; 0x1d40 <udc_process_setup+0x5e6>
		}
	} else
#endif
	{
		// FS descriptor
		if ((udd_g_ctrlreq.req.wValue & 0xFF) >
    1c12:	20 91 7c 24 	lds	r18, 0x247C	; 0x80247c <udd_g_ctrlreq+0x2>
    1c16:	30 91 7d 24 	lds	r19, 0x247D	; 0x80247d <udd_g_ctrlreq+0x3>
    1c1a:	33 27       	eor	r19, r19
				udc_config.confdev_lsfs->bNumConfigurations) {
    1c1c:	e0 91 19 20 	lds	r30, 0x2019	; 0x802019 <udc_config>
    1c20:	f0 91 1a 20 	lds	r31, 0x201A	; 0x80201a <udc_config+0x1>
		}
	} else
#endif
	{
		// FS descriptor
		if ((udd_g_ctrlreq.req.wValue & 0xFF) >
    1c24:	81 89       	ldd	r24, Z+17	; 0x11
    1c26:	90 e0       	ldi	r25, 0x00	; 0
    1c28:	82 17       	cp	r24, r18
    1c2a:	93 07       	cpc	r25, r19
    1c2c:	08 f4       	brcc	.+2      	; 0x1c30 <udc_process_setup+0x4d6>
    1c2e:	88 c0       	rjmp	.+272    	; 0x1d40 <udc_process_setup+0x5e6>
			return false;
		}
	}

	// Reset current configuration
	udc_reset();
    1c30:	3f dd       	rcall	.-1410   	; 0x16b0 <udc_reset>

	// Enable new configuration
	udc_num_configuration = udd_g_ctrlreq.req.wValue & 0xFF;
    1c32:	80 91 7c 24 	lds	r24, 0x247C	; 0x80247c <udd_g_ctrlreq+0x2>
    1c36:	90 91 7d 24 	lds	r25, 0x247D	; 0x80247d <udd_g_ctrlreq+0x3>
    1c3a:	80 93 d6 20 	sts	0x20D6, r24	; 0x8020d6 <udc_num_configuration>
	if (udc_num_configuration == 0) {
    1c3e:	88 23       	and	r24, r24
    1c40:	09 f4       	brne	.+2      	; 0x1c44 <udc_process_setup+0x4ea>
    1c42:	fb c0       	rjmp	.+502    	; 0x1e3a <udc_process_setup+0x6e0>
		udc_ptr_conf = &udc_config.conf_hs[udc_num_configuration - 1];
	} else
#endif
	{
		// FS descriptor
		udc_ptr_conf = &udc_config.conf_lsfs[udc_num_configuration - 1];
    1c44:	99 27       	eor	r25, r25
    1c46:	81 50       	subi	r24, 0x01	; 1
    1c48:	90 4c       	sbci	r25, 0xC0	; 192
    1c4a:	88 0f       	add	r24, r24
    1c4c:	99 1f       	adc	r25, r25
    1c4e:	88 0f       	add	r24, r24
    1c50:	99 1f       	adc	r25, r25
    1c52:	e0 91 1b 20 	lds	r30, 0x201B	; 0x80201b <udc_config+0x2>
    1c56:	f0 91 1c 20 	lds	r31, 0x201C	; 0x80201c <udc_config+0x3>
    1c5a:	e8 0f       	add	r30, r24
    1c5c:	f9 1f       	adc	r31, r25
    1c5e:	e0 93 d4 20 	sts	0x20D4, r30	; 0x8020d4 <udc_ptr_conf>
    1c62:	f0 93 d5 20 	sts	0x20D5, r31	; 0x8020d5 <udc_ptr_conf+0x1>
	}
	// Enable all interfaces of the selected configuration
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
    1c66:	01 90       	ld	r0, Z+
    1c68:	f0 81       	ld	r31, Z
    1c6a:	e0 2d       	mov	r30, r0
    1c6c:	84 81       	ldd	r24, Z+4	; 0x04
    1c6e:	88 23       	and	r24, r24
    1c70:	09 f4       	brne	.+2      	; 0x1c74 <udc_process_setup+0x51a>
    1c72:	e3 c0       	rjmp	.+454    	; 0x1e3a <udc_process_setup+0x6e0>
    1c74:	c0 e0       	ldi	r28, 0x00	; 0
			iface_num++) {
		if (!udc_iface_enable(iface_num, 0)) {
    1c76:	60 e0       	ldi	r22, 0x00	; 0
    1c78:	8c 2f       	mov	r24, r28
    1c7a:	e1 dc       	rcall	.-1598   	; 0x163e <udc_iface_enable>
    1c7c:	88 23       	and	r24, r24
    1c7e:	09 f4       	brne	.+2      	; 0x1c82 <udc_process_setup+0x528>
    1c80:	5f c0       	rjmp	.+190    	; 0x1d40 <udc_process_setup+0x5e6>
		// FS descriptor
		udc_ptr_conf = &udc_config.conf_lsfs[udc_num_configuration - 1];
	}
	// Enable all interfaces of the selected configuration
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
			iface_num++) {
    1c82:	cf 5f       	subi	r28, 0xFF	; 255
	{
		// FS descriptor
		udc_ptr_conf = &udc_config.conf_lsfs[udc_num_configuration - 1];
	}
	// Enable all interfaces of the selected configuration
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
    1c84:	e0 91 d4 20 	lds	r30, 0x20D4	; 0x8020d4 <udc_ptr_conf>
    1c88:	f0 91 d5 20 	lds	r31, 0x20D5	; 0x8020d5 <udc_ptr_conf+0x1>
    1c8c:	01 90       	ld	r0, Z+
    1c8e:	f0 81       	ld	r31, Z
    1c90:	e0 2d       	mov	r30, r0
    1c92:	84 81       	ldd	r24, Z+4	; 0x04
    1c94:	c8 17       	cp	r28, r24
    1c96:	78 f3       	brcs	.-34     	; 0x1c76 <udc_process_setup+0x51c>
    1c98:	d0 c0       	rjmp	.+416    	; 0x1e3a <udc_process_setup+0x6e0>
			default:
				break;
			}
		}

		if (USB_REQ_RECIP_INTERFACE == Udd_setup_recipient()) {
    1c9a:	81 30       	cpi	r24, 0x01	; 1
    1c9c:	e1 f4       	brne	.+56     	; 0x1cd6 <udc_process_setup+0x57c>
			// Standard Set Interface request
			switch (udd_g_ctrlreq.req.bRequest) {
    1c9e:	90 91 7b 24 	lds	r25, 0x247B	; 0x80247b <udd_g_ctrlreq+0x1>
    1ca2:	9b 30       	cpi	r25, 0x0B	; 11
    1ca4:	c1 f4       	brne	.+48     	; 0x1cd6 <udc_process_setup+0x57c>
 */
static bool udc_req_std_iface_set_setting(void)
{
	uint8_t iface_num, setting_num;

	if (udd_g_ctrlreq.req.wLength) {
    1ca6:	80 91 80 24 	lds	r24, 0x2480	; 0x802480 <udd_g_ctrlreq+0x6>
    1caa:	90 91 81 24 	lds	r25, 0x2481	; 0x802481 <udd_g_ctrlreq+0x7>
    1cae:	89 2b       	or	r24, r25
    1cb0:	09 f0       	breq	.+2      	; 0x1cb4 <udc_process_setup+0x55a>
    1cb2:	46 c0       	rjmp	.+140    	; 0x1d40 <udc_process_setup+0x5e6>
		return false; // Error in request
	}
	if (!udc_num_configuration) {
    1cb4:	80 91 d6 20 	lds	r24, 0x20D6	; 0x8020d6 <udc_num_configuration>
    1cb8:	88 23       	and	r24, r24
    1cba:	09 f4       	brne	.+2      	; 0x1cbe <udc_process_setup+0x564>
    1cbc:	41 c0       	rjmp	.+130    	; 0x1d40 <udc_process_setup+0x5e6>
		return false; // The device is not is configured state yet
	}

	iface_num = udd_g_ctrlreq.req.wIndex & 0xFF;
    1cbe:	ea e7       	ldi	r30, 0x7A	; 122
    1cc0:	f4 e2       	ldi	r31, 0x24	; 36
    1cc2:	c4 81       	ldd	r28, Z+4	; 0x04
	setting_num = udd_g_ctrlreq.req.wValue & 0xFF;
    1cc4:	d2 81       	ldd	r29, Z+2	; 0x02

	// Disable current setting
	if (!udc_iface_disable(iface_num)) {
    1cc6:	8c 2f       	mov	r24, r28
    1cc8:	78 dc       	rcall	.-1808   	; 0x15ba <udc_iface_disable>
    1cca:	88 23       	and	r24, r24
    1ccc:	c9 f1       	breq	.+114    	; 0x1d40 <udc_process_setup+0x5e6>
		return false;
	}

	// Enable new setting
	return udc_iface_enable(iface_num, setting_num);
    1cce:	6d 2f       	mov	r22, r29
    1cd0:	8c 2f       	mov	r24, r28
    1cd2:	b5 dc       	rcall	.-1686   	; 0x163e <udc_iface_enable>
    1cd4:	33 c0       	rjmp	.+102    	; 0x1d3c <udc_process_setup+0x5e2>
			default:
				break;
			}
		}
#if (0!=USB_DEVICE_MAX_EP)
		if (USB_REQ_RECIP_ENDPOINT == Udd_setup_recipient()) {
    1cd6:	82 30       	cpi	r24, 0x02	; 2
    1cd8:	99 f5       	brne	.+102    	; 0x1d40 <udc_process_setup+0x5e6>
			// Standard Set Endpoint request
			switch (udd_g_ctrlreq.req.bRequest) {
    1cda:	80 91 7b 24 	lds	r24, 0x247B	; 0x80247b <udd_g_ctrlreq+0x1>
    1cde:	81 30       	cpi	r24, 0x01	; 1
    1ce0:	19 f0       	breq	.+6      	; 0x1ce8 <udc_process_setup+0x58e>
    1ce2:	83 30       	cpi	r24, 0x03	; 3
    1ce4:	89 f0       	breq	.+34     	; 0x1d08 <udc_process_setup+0x5ae>
    1ce6:	29 c0       	rjmp	.+82     	; 0x1d3a <udc_process_setup+0x5e0>
 *
 * \return true if success
 */
static bool udc_req_std_ep_clear_feature(void)
{
	if (udd_g_ctrlreq.req.wLength) {
    1ce8:	80 91 80 24 	lds	r24, 0x2480	; 0x802480 <udd_g_ctrlreq+0x6>
    1cec:	90 91 81 24 	lds	r25, 0x2481	; 0x802481 <udd_g_ctrlreq+0x7>
    1cf0:	89 2b       	or	r24, r25
    1cf2:	31 f5       	brne	.+76     	; 0x1d40 <udc_process_setup+0x5e6>
		return false;
	}

	if (udd_g_ctrlreq.req.wValue == USB_EP_FEATURE_HALT) {
    1cf4:	80 91 7c 24 	lds	r24, 0x247C	; 0x80247c <udd_g_ctrlreq+0x2>
    1cf8:	90 91 7d 24 	lds	r25, 0x247D	; 0x80247d <udd_g_ctrlreq+0x3>
    1cfc:	89 2b       	or	r24, r25
    1cfe:	01 f5       	brne	.+64     	; 0x1d40 <udc_process_setup+0x5e6>
		return udd_ep_clear_halt(udd_g_ctrlreq.req.wIndex & 0xFF);
    1d00:	80 91 7e 24 	lds	r24, 0x247E	; 0x80247e <udd_g_ctrlreq+0x4>
    1d04:	df d4       	rcall	.+2494   	; 0x26c4 <udd_ep_clear_halt>
    1d06:	1a c0       	rjmp	.+52     	; 0x1d3c <udc_process_setup+0x5e2>
 * \return true if success
 */
#if (0!=USB_DEVICE_MAX_EP)
static bool udc_req_std_ep_set_feature(void)
{
	if (udd_g_ctrlreq.req.wLength) {
    1d08:	80 91 80 24 	lds	r24, 0x2480	; 0x802480 <udd_g_ctrlreq+0x6>
    1d0c:	90 91 81 24 	lds	r25, 0x2481	; 0x802481 <udd_g_ctrlreq+0x7>
    1d10:	89 2b       	or	r24, r25
    1d12:	b1 f4       	brne	.+44     	; 0x1d40 <udc_process_setup+0x5e6>
		return false;
	}
	if (udd_g_ctrlreq.req.wValue == USB_EP_FEATURE_HALT) {
    1d14:	80 91 7c 24 	lds	r24, 0x247C	; 0x80247c <udd_g_ctrlreq+0x2>
    1d18:	90 91 7d 24 	lds	r25, 0x247D	; 0x80247d <udd_g_ctrlreq+0x3>
    1d1c:	89 2b       	or	r24, r25
    1d1e:	81 f4       	brne	.+32     	; 0x1d40 <udc_process_setup+0x5e6>
		udd_ep_abort(udd_g_ctrlreq.req.wIndex & 0xFF);
    1d20:	ca e7       	ldi	r28, 0x7A	; 122
    1d22:	d4 e2       	ldi	r29, 0x24	; 36
    1d24:	8c 81       	ldd	r24, Y+4	; 0x04
    1d26:	bd d5       	rcall	.+2938   	; 0x28a2 <udd_ep_abort>
		return udd_ep_set_halt(udd_g_ctrlreq.req.wIndex & 0xFF);
    1d28:	8c 81       	ldd	r24, Y+4	; 0x04
    1d2a:	20 d6       	rcall	.+3136   	; 0x296c <udd_ep_set_halt>
    1d2c:	07 c0       	rjmp	.+14     	; 0x1d3c <udc_process_setup+0x5e2>
		}
		break;

	default:
		// Unknown descriptor requested
		return false;
    1d2e:	80 e0       	ldi	r24, 0x00	; 0
    1d30:	05 c0       	rjmp	.+10     	; 0x1d3c <udc_process_setup+0x5e2>
				break;
			}
		}
#endif
	}
	return false;
    1d32:	80 e0       	ldi	r24, 0x00	; 0
    1d34:	03 c0       	rjmp	.+6      	; 0x1d3c <udc_process_setup+0x5e2>
			case USB_REQ_SET_ADDRESS:
				return udc_req_std_dev_set_address();
			case USB_REQ_CLEAR_FEATURE:
				return udc_req_std_dev_clear_feature();
			case USB_REQ_SET_FEATURE:
				return udc_req_std_dev_set_feature();
    1d36:	80 e0       	ldi	r24, 0x00	; 0
    1d38:	01 c0       	rjmp	.+2      	; 0x1d3c <udc_process_setup+0x5e2>
				break;
			}
		}
#endif
	}
	return false;
    1d3a:	80 e0       	ldi	r24, 0x00	; 0
		}
	}

	// If standard request then try to decode it in UDC
	if (Udd_setup_type() == USB_REQ_TYPE_STANDARD) {
		if (udc_reqstd()) {
    1d3c:	81 11       	cpse	r24, r1
    1d3e:	7e c0       	rjmp	.+252    	; 0x1e3c <udc_process_setup+0x6e2>
			return true;
		}
	}

	// If interface request then try to decode it in UDI
	if (Udd_setup_recipient() == USB_REQ_RECIP_INTERFACE) {
    1d40:	80 91 7a 24 	lds	r24, 0x247A	; 0x80247a <udd_g_ctrlreq>
    1d44:	8f 71       	andi	r24, 0x1F	; 31
    1d46:	81 30       	cpi	r24, 0x01	; 1
    1d48:	71 f5       	brne	.+92     	; 0x1da6 <udc_process_setup+0x64c>
static bool udc_req_iface(void)
{
	uint8_t iface_num;
	udi_api_t UDC_DESC_STORAGE *udi_api;

	if (0 == udc_num_configuration) {
    1d4a:	80 91 d6 20 	lds	r24, 0x20D6	; 0x8020d6 <udc_num_configuration>
    1d4e:	88 23       	and	r24, r24
    1d50:	51 f1       	breq	.+84     	; 0x1da6 <udc_process_setup+0x64c>
		return false; // The device is not is configured state yet
	}
	// Check interface number
	iface_num = udd_g_ctrlreq.req.wIndex & 0xFF;
    1d52:	00 91 7e 24 	lds	r16, 0x247E	; 0x80247e <udd_g_ctrlreq+0x4>
    1d56:	10 91 7f 24 	lds	r17, 0x247F	; 0x80247f <udd_g_ctrlreq+0x5>
	if (iface_num >= udc_ptr_conf->desc->bNumInterfaces) {
    1d5a:	c0 91 d4 20 	lds	r28, 0x20D4	; 0x8020d4 <udc_ptr_conf>
    1d5e:	d0 91 d5 20 	lds	r29, 0x20D5	; 0x8020d5 <udc_ptr_conf+0x1>
    1d62:	e8 81       	ld	r30, Y
    1d64:	f9 81       	ldd	r31, Y+1	; 0x01
    1d66:	84 81       	ldd	r24, Z+4	; 0x04
    1d68:	08 17       	cp	r16, r24
    1d6a:	e8 f4       	brcc	.+58     	; 0x1da6 <udc_process_setup+0x64c>
	}

	//* To update udc_ptr_iface with the selected interface in request
	// Select first alternate setting of interface to update udc_ptr_iface
	// before calling udi_api->getsetting()
	if (!udc_update_iface_desc(iface_num, 0)) {
    1d6c:	60 e0       	ldi	r22, 0x00	; 0
    1d6e:	80 2f       	mov	r24, r16
    1d70:	ea db       	rcall	.-2092   	; 0x1546 <udc_update_iface_desc>
    1d72:	88 23       	and	r24, r24
    1d74:	c1 f0       	breq	.+48     	; 0x1da6 <udc_process_setup+0x64c>
		return false;
	}
	// Select the interface with the current alternate setting
	udi_api = udc_ptr_conf->udi_apis[iface_num];
    1d76:	f8 01       	movw	r30, r16
    1d78:	ff 27       	eor	r31, r31
    1d7a:	cf 01       	movw	r24, r30
    1d7c:	88 0f       	add	r24, r24
    1d7e:	99 1f       	adc	r25, r25
    1d80:	ea 81       	ldd	r30, Y+2	; 0x02
    1d82:	fb 81       	ldd	r31, Y+3	; 0x03
    1d84:	e8 0f       	add	r30, r24
    1d86:	f9 1f       	adc	r31, r25
    1d88:	c0 81       	ld	r28, Z
    1d8a:	d1 81       	ldd	r29, Z+1	; 0x01
	if (!udc_update_iface_desc(iface_num, udi_api->getsetting())) {
    1d8c:	ee 81       	ldd	r30, Y+6	; 0x06
    1d8e:	ff 81       	ldd	r31, Y+7	; 0x07
    1d90:	09 95       	icall
    1d92:	68 2f       	mov	r22, r24
    1d94:	80 2f       	mov	r24, r16
    1d96:	d7 db       	rcall	.-2130   	; 0x1546 <udc_update_iface_desc>
    1d98:	88 23       	and	r24, r24
    1d9a:	29 f0       	breq	.+10     	; 0x1da6 <udc_process_setup+0x64c>
		return false;
	}

	// Send the SETUP request to the UDI corresponding to the interface number
	return udi_api->setup();
    1d9c:	ec 81       	ldd	r30, Y+4	; 0x04
    1d9e:	fd 81       	ldd	r31, Y+5	; 0x05
    1da0:	09 95       	icall
		}
	}

	// If interface request then try to decode it in UDI
	if (Udd_setup_recipient() == USB_REQ_RECIP_INTERFACE) {
		if (udc_req_iface()) {
    1da2:	81 11       	cpse	r24, r1
    1da4:	4b c0       	rjmp	.+150    	; 0x1e3c <udc_process_setup+0x6e2>
			return true;
		}
	}

	// If endpoint request then try to decode it in UDI
	if (Udd_setup_recipient() == USB_REQ_RECIP_ENDPOINT) {
    1da6:	80 91 7a 24 	lds	r24, 0x247A	; 0x80247a <udd_g_ctrlreq>
    1daa:	8f 71       	andi	r24, 0x1F	; 31
    1dac:	82 30       	cpi	r24, 0x02	; 2
    1dae:	09 f0       	breq	.+2      	; 0x1db2 <udc_process_setup+0x658>
    1db0:	40 c0       	rjmp	.+128    	; 0x1e32 <udc_process_setup+0x6d8>
static bool udc_req_ep(void)
{
	uint8_t iface_num;
	udi_api_t UDC_DESC_STORAGE *udi_api;

	if (0 == udc_num_configuration) {
    1db2:	80 91 d6 20 	lds	r24, 0x20D6	; 0x8020d6 <udc_num_configuration>
    1db6:	88 23       	and	r24, r24
    1db8:	b1 f1       	breq	.+108    	; 0x1e26 <udc_process_setup+0x6cc>
		return false; // The device is not is configured state yet
	}
	// Send this request on all enabled interfaces
	iface_num = udd_g_ctrlreq.req.wIndex & 0xFF;
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
    1dba:	a0 91 d4 20 	lds	r26, 0x20D4	; 0x8020d4 <udc_ptr_conf>
    1dbe:	b0 91 d5 20 	lds	r27, 0x20D5	; 0x8020d5 <udc_ptr_conf+0x1>
    1dc2:	ed 91       	ld	r30, X+
    1dc4:	fc 91       	ld	r31, X
    1dc6:	11 97       	sbiw	r26, 0x01	; 1
    1dc8:	84 81       	ldd	r24, Z+4	; 0x04
    1dca:	88 23       	and	r24, r24
    1dcc:	71 f1       	breq	.+92     	; 0x1e2a <udc_process_setup+0x6d0>
    1dce:	c0 e0       	ldi	r28, 0x00	; 0
			iface_num++) {
		// Select the interface with the current alternate setting
		udi_api = udc_ptr_conf->udi_apis[iface_num];
    1dd0:	ec 2f       	mov	r30, r28
    1dd2:	f0 e0       	ldi	r31, 0x00	; 0
    1dd4:	ee 0f       	add	r30, r30
    1dd6:	ff 1f       	adc	r31, r31
    1dd8:	12 96       	adiw	r26, 0x02	; 2
    1dda:	8d 91       	ld	r24, X+
    1ddc:	9c 91       	ld	r25, X
    1dde:	13 97       	sbiw	r26, 0x03	; 3
    1de0:	e8 0f       	add	r30, r24
    1de2:	f9 1f       	adc	r31, r25
    1de4:	00 81       	ld	r16, Z
    1de6:	11 81       	ldd	r17, Z+1	; 0x01
		if (!udc_update_iface_desc(iface_num, udi_api->getsetting())) {
    1de8:	d8 01       	movw	r26, r16
    1dea:	16 96       	adiw	r26, 0x06	; 6
    1dec:	ed 91       	ld	r30, X+
    1dee:	fc 91       	ld	r31, X
    1df0:	17 97       	sbiw	r26, 0x07	; 7
    1df2:	09 95       	icall
    1df4:	68 2f       	mov	r22, r24
    1df6:	8c 2f       	mov	r24, r28
    1df8:	a6 db       	rcall	.-2228   	; 0x1546 <udc_update_iface_desc>
    1dfa:	88 23       	and	r24, r24
    1dfc:	f9 f0       	breq	.+62     	; 0x1e3c <udc_process_setup+0x6e2>
			return false;
		}

		// Send the SETUP request to the UDI
		if (udi_api->setup()) {
    1dfe:	d8 01       	movw	r26, r16
    1e00:	14 96       	adiw	r26, 0x04	; 4
    1e02:	ed 91       	ld	r30, X+
    1e04:	fc 91       	ld	r31, X
    1e06:	15 97       	sbiw	r26, 0x05	; 5
    1e08:	09 95       	icall
    1e0a:	81 11       	cpse	r24, r1
    1e0c:	17 c0       	rjmp	.+46     	; 0x1e3c <udc_process_setup+0x6e2>
		return false; // The device is not is configured state yet
	}
	// Send this request on all enabled interfaces
	iface_num = udd_g_ctrlreq.req.wIndex & 0xFF;
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
			iface_num++) {
    1e0e:	cf 5f       	subi	r28, 0xFF	; 255
	if (0 == udc_num_configuration) {
		return false; // The device is not is configured state yet
	}
	// Send this request on all enabled interfaces
	iface_num = udd_g_ctrlreq.req.wIndex & 0xFF;
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
    1e10:	a0 91 d4 20 	lds	r26, 0x20D4	; 0x8020d4 <udc_ptr_conf>
    1e14:	b0 91 d5 20 	lds	r27, 0x20D5	; 0x8020d5 <udc_ptr_conf+0x1>
    1e18:	ed 91       	ld	r30, X+
    1e1a:	fc 91       	ld	r31, X
    1e1c:	11 97       	sbiw	r26, 0x01	; 1
    1e1e:	94 81       	ldd	r25, Z+4	; 0x04
    1e20:	c9 17       	cp	r28, r25
    1e22:	b0 f2       	brcs	.-84     	; 0x1dd0 <udc_process_setup+0x676>
    1e24:	0b c0       	rjmp	.+22     	; 0x1e3c <udc_process_setup+0x6e2>
{
	uint8_t iface_num;
	udi_api_t UDC_DESC_STORAGE *udi_api;

	if (0 == udc_num_configuration) {
		return false; // The device is not is configured state yet
    1e26:	80 e0       	ldi	r24, 0x00	; 0
    1e28:	09 c0       	rjmp	.+18     	; 0x1e3c <udc_process_setup+0x6e2>
		// Send the SETUP request to the UDI
		if (udi_api->setup()) {
			return true;
		}
	}
	return false;
    1e2a:	80 e0       	ldi	r24, 0x00	; 0
    1e2c:	07 c0       	rjmp	.+14     	; 0x1e3c <udc_process_setup+0x6e2>
	udd_g_ctrlreq.callback = NULL;
	udd_g_ctrlreq.over_under_run = NULL;

	if (Udd_setup_is_in()) {
		if (udd_g_ctrlreq.req.wLength == 0) {
			return false; // Error from USB host
    1e2e:	80 e0       	ldi	r24, 0x00	; 0
    1e30:	05 c0       	rjmp	.+10     	; 0x1e3c <udc_process_setup+0x6e2>
	// Here SETUP request unknown by UDC and UDIs
#ifdef USB_DEVICE_SPECIFIC_REQUEST
	// Try to decode it in specific callback
	return USB_DEVICE_SPECIFIC_REQUEST(); // Ex: Vendor request,...
#else
	return false;
    1e32:	80 e0       	ldi	r24, 0x00	; 0
    1e34:	03 c0       	rjmp	.+6      	; 0x1e3c <udc_process_setup+0x6e2>
		}
	}
	
	if (Udd_setup_type() == USB_REQ_TYPE_VENDOR){
		if (udc_reqvend()) {
			return true;
    1e36:	81 e0       	ldi	r24, 0x01	; 1
    1e38:	01 c0       	rjmp	.+2      	; 0x1e3c <udc_process_setup+0x6e2>
	}

	// If standard request then try to decode it in UDC
	if (Udd_setup_type() == USB_REQ_TYPE_STANDARD) {
		if (udc_reqstd()) {
			return true;
    1e3a:	81 e0       	ldi	r24, 0x01	; 1
	// Try to decode it in specific callback
	return USB_DEVICE_SPECIFIC_REQUEST(); // Ex: Vendor request,...
#else
	return false;
#endif
}
    1e3c:	df 91       	pop	r29
    1e3e:	cf 91       	pop	r28
    1e40:	1f 91       	pop	r17
    1e42:	0f 91       	pop	r16
    1e44:	08 95       	ret

00001e46 <ccp_write_io>:

	PUBLIC_FUNCTION(ccp_write_io)

#if defined(__GNUC__)

	out     RAMPZ, r1               // Reset bits 23:16 of Z
    1e46:	1b be       	out	0x3b, r1	; 59
	movw    r30, r24                // Load addr into Z
    1e48:	fc 01       	movw	r30, r24
	ldi     r18, CCP_IOREG          // Load magic CCP value
    1e4a:	28 ed       	ldi	r18, 0xD8	; 216
	out     CCP, r18                // Start CCP handshake
    1e4c:	24 bf       	out	0x34, r18	; 52
	st      Z, r22                  // Write value to I/O register
    1e4e:	60 83       	st	Z, r22
	ret                             // Return to caller
    1e50:	08 95       	ret

00001e52 <nvm_read_byte>:
#endif

#ifndef __DOXYGEN__
	PUBLIC_FUNCTION(nvm_read_byte)
#if defined(__GNUC__)
	lds r20, NVM_CMD          ; Store NVM command register
    1e52:	40 91 ca 01 	lds	r20, 0x01CA	; 0x8001ca <__TEXT_REGION_LENGTH__+0x7001ca>
	mov ZL, r22               ; Load byte index into low byte of Z.
    1e56:	e6 2f       	mov	r30, r22
	mov ZH, r23               ; Load high byte into Z.
    1e58:	f7 2f       	mov	r31, r23
	sts NVM_CMD, r24          ; Load prepared command into NVM Command register.
    1e5a:	80 93 ca 01 	sts	0x01CA, r24	; 0x8001ca <__TEXT_REGION_LENGTH__+0x7001ca>
	lpm r24, Z                ; Perform an LPM to read out byte
    1e5e:	84 91       	lpm	r24, Z
	sts NVM_CMD, r20          ; Restore NVM command register
    1e60:	40 93 ca 01 	sts	0x01CA, r20	; 0x8001ca <__TEXT_REGION_LENGTH__+0x7001ca>
	sts NVM_CMD, r16          ; Load prepared command into NVM Command register.
	lpm r16, Z                ; Perform an LPM to read out byte
	sts NVM_CMD, r20          ; Restore NVM command register
#endif

	ret
    1e64:	08 95       	ret

00001e66 <udd_sleep_mode>:
	} else {
		// endpoint not halted then call directly callback
		callback();
	}
	return true;
}
    1e66:	81 11       	cpse	r24, r1
    1e68:	22 c0       	rjmp	.+68     	; 0x1eae <udd_sleep_mode+0x48>
    1e6a:	90 91 6c 22 	lds	r25, 0x226C	; 0x80226c <udd_b_idle>
    1e6e:	99 23       	and	r25, r25
    1e70:	d9 f0       	breq	.+54     	; 0x1ea8 <udd_sleep_mode+0x42>
    1e72:	90 91 69 2e 	lds	r25, 0x2E69	; 0x802e69 <sleepmgr_locks+0x1>
    1e76:	91 11       	cpse	r25, r1
    1e78:	01 c0       	rjmp	.+2      	; 0x1e7c <udd_sleep_mode+0x16>
    1e7a:	ff cf       	rjmp	.-2      	; 0x1e7a <udd_sleep_mode+0x14>
    1e7c:	2f b7       	in	r18, 0x3f	; 63
    1e7e:	f8 94       	cli
    1e80:	e8 e6       	ldi	r30, 0x68	; 104
    1e82:	fe e2       	ldi	r31, 0x2E	; 46
    1e84:	91 81       	ldd	r25, Z+1	; 0x01
    1e86:	91 50       	subi	r25, 0x01	; 1
    1e88:	91 83       	std	Z+1, r25	; 0x01
    1e8a:	2f bf       	out	0x3f, r18	; 63
    1e8c:	0d c0       	rjmp	.+26     	; 0x1ea8 <udd_sleep_mode+0x42>
    1e8e:	90 91 69 2e 	lds	r25, 0x2E69	; 0x802e69 <sleepmgr_locks+0x1>
    1e92:	9f 3f       	cpi	r25, 0xFF	; 255
    1e94:	09 f4       	brne	.+2      	; 0x1e98 <udd_sleep_mode+0x32>
    1e96:	ff cf       	rjmp	.-2      	; 0x1e96 <udd_sleep_mode+0x30>
    1e98:	2f b7       	in	r18, 0x3f	; 63
    1e9a:	f8 94       	cli
    1e9c:	e8 e6       	ldi	r30, 0x68	; 104
    1e9e:	fe e2       	ldi	r31, 0x2E	; 46
    1ea0:	91 81       	ldd	r25, Z+1	; 0x01
    1ea2:	9f 5f       	subi	r25, 0xFF	; 255
    1ea4:	91 83       	std	Z+1, r25	; 0x01
    1ea6:	2f bf       	out	0x3f, r18	; 63
    1ea8:	80 93 6c 22 	sts	0x226C, r24	; 0x80226c <udd_b_idle>
    1eac:	08 95       	ret
    1eae:	90 91 6c 22 	lds	r25, 0x226C	; 0x80226c <udd_b_idle>
    1eb2:	99 23       	and	r25, r25
    1eb4:	61 f3       	breq	.-40     	; 0x1e8e <udd_sleep_mode+0x28>
    1eb6:	f8 cf       	rjmp	.-16     	; 0x1ea8 <udd_sleep_mode+0x42>

00001eb8 <udd_ctrl_init>:
    1eb8:	0f 93       	push	r16
    1eba:	e8 ec       	ldi	r30, 0xC8	; 200
    1ebc:	f4 e0       	ldi	r31, 0x04	; 4
    1ebe:	80 81       	ld	r24, Z
    1ec0:	8f 7d       	andi	r24, 0xDF	; 223
    1ec2:	80 83       	st	Z, r24
    1ec4:	80 81       	ld	r24, Z
    1ec6:	8f 7d       	andi	r24, 0xDF	; 223
    1ec8:	80 83       	st	Z, r24
    1eca:	e0 e3       	ldi	r30, 0x30	; 48
    1ecc:	f2 e2       	ldi	r31, 0x22	; 34
    1ece:	02 e0       	ldi	r16, 0x02	; 2
    1ed0:	05 93       	las	Z, r16
    1ed2:	10 92 32 22 	sts	0x2232, r1	; 0x802232 <udd_sram+0x1a>
    1ed6:	10 92 33 22 	sts	0x2233, r1	; 0x802233 <udd_sram+0x1b>
    1eda:	00 e2       	ldi	r16, 0x20	; 32
    1edc:	06 93       	lac	Z, r16
    1ede:	00 e4       	ldi	r16, 0x40	; 64
    1ee0:	06 93       	lac	Z, r16
    1ee2:	e8 e2       	ldi	r30, 0x28	; 40
    1ee4:	f2 e2       	ldi	r31, 0x22	; 34
    1ee6:	00 e2       	ldi	r16, 0x20	; 32
    1ee8:	06 93       	lac	Z, r16
    1eea:	00 e4       	ldi	r16, 0x40	; 64
    1eec:	06 93       	lac	Z, r16
    1eee:	ea e7       	ldi	r30, 0x7A	; 122
    1ef0:	f4 e2       	ldi	r31, 0x24	; 36
    1ef2:	14 86       	std	Z+12, r1	; 0x0c
    1ef4:	15 86       	std	Z+13, r1	; 0x0d
    1ef6:	16 86       	std	Z+14, r1	; 0x0e
    1ef8:	17 86       	std	Z+15, r1	; 0x0f
    1efa:	12 86       	std	Z+10, r1	; 0x0a
    1efc:	13 86       	std	Z+11, r1	; 0x0b
    1efe:	10 92 17 22 	sts	0x2217, r1	; 0x802217 <udd_ep_control_state>
    1f02:	0f 91       	pop	r16
    1f04:	08 95       	ret

00001f06 <udd_ctrl_stall_data>:
    1f06:	0f 93       	push	r16
    1f08:	85 e0       	ldi	r24, 0x05	; 5
    1f0a:	80 93 17 22 	sts	0x2217, r24	; 0x802217 <udd_ep_control_state>
    1f0e:	e1 e3       	ldi	r30, 0x31	; 49
    1f10:	f2 e2       	ldi	r31, 0x22	; 34
    1f12:	04 e0       	ldi	r16, 0x04	; 4
    1f14:	05 93       	las	Z, r16
    1f16:	e9 e2       	ldi	r30, 0x29	; 41
    1f18:	f2 e2       	ldi	r31, 0x22	; 34
    1f1a:	04 e0       	ldi	r16, 0x04	; 4
    1f1c:	05 93       	las	Z, r16
    1f1e:	0f 91       	pop	r16
    1f20:	08 95       	ret

00001f22 <udd_ctrl_send_zlp_in>:
    1f22:	0f 93       	push	r16
    1f24:	83 e0       	ldi	r24, 0x03	; 3
    1f26:	80 93 17 22 	sts	0x2217, r24	; 0x802217 <udd_ep_control_state>
    1f2a:	10 92 32 22 	sts	0x2232, r1	; 0x802232 <udd_sram+0x1a>
    1f2e:	10 92 33 22 	sts	0x2233, r1	; 0x802233 <udd_sram+0x1b>
    1f32:	e0 e3       	ldi	r30, 0x30	; 48
    1f34:	f2 e2       	ldi	r31, 0x22	; 34
    1f36:	02 e0       	ldi	r16, 0x02	; 2
    1f38:	06 93       	lac	Z, r16
    1f3a:	0f 91       	pop	r16
    1f3c:	08 95       	ret

00001f3e <udd_ctrl_endofrequest>:
    1f3e:	e0 91 86 24 	lds	r30, 0x2486	; 0x802486 <udd_g_ctrlreq+0xc>
    1f42:	f0 91 87 24 	lds	r31, 0x2487	; 0x802487 <udd_g_ctrlreq+0xd>
    1f46:	30 97       	sbiw	r30, 0x00	; 0
    1f48:	09 f0       	breq	.+2      	; 0x1f4c <udd_ctrl_endofrequest+0xe>
    1f4a:	09 95       	icall
    1f4c:	08 95       	ret

00001f4e <udd_ctrl_in_sent>:
    1f4e:	0f 93       	push	r16
    1f50:	cf 93       	push	r28
    1f52:	df 93       	push	r29
    1f54:	80 91 17 22 	lds	r24, 0x2217	; 0x802217 <udd_ep_control_state>
    1f58:	83 30       	cpi	r24, 0x03	; 3
    1f5a:	19 f4       	brne	.+6      	; 0x1f62 <udd_ctrl_in_sent+0x14>
    1f5c:	f0 df       	rcall	.-32     	; 0x1f3e <udd_ctrl_endofrequest>
    1f5e:	ac df       	rcall	.-168    	; 0x1eb8 <udd_ctrl_init>
    1f60:	5e c0       	rjmp	.+188    	; 0x201e <udd_ctrl_in_sent+0xd0>
    1f62:	80 91 13 22 	lds	r24, 0x2213	; 0x802213 <udd_ctrl_payload_nb_trans>
    1f66:	90 91 14 22 	lds	r25, 0x2214	; 0x802214 <udd_ctrl_payload_nb_trans+0x1>
    1f6a:	c0 91 84 24 	lds	r28, 0x2484	; 0x802484 <udd_g_ctrlreq+0xa>
    1f6e:	d0 91 85 24 	lds	r29, 0x2485	; 0x802485 <udd_g_ctrlreq+0xb>
    1f72:	c8 1b       	sub	r28, r24
    1f74:	d9 0b       	sbc	r29, r25
    1f76:	71 f5       	brne	.+92     	; 0x1fd4 <udd_ctrl_in_sent+0x86>
    1f78:	20 91 15 22 	lds	r18, 0x2215	; 0x802215 <udd_ctrl_prev_payload_nb_trans>
    1f7c:	30 91 16 22 	lds	r19, 0x2216	; 0x802216 <udd_ctrl_prev_payload_nb_trans+0x1>
    1f80:	82 0f       	add	r24, r18
    1f82:	93 1f       	adc	r25, r19
    1f84:	80 93 15 22 	sts	0x2215, r24	; 0x802215 <udd_ctrl_prev_payload_nb_trans>
    1f88:	90 93 16 22 	sts	0x2216, r25	; 0x802216 <udd_ctrl_prev_payload_nb_trans+0x1>
    1f8c:	20 91 80 24 	lds	r18, 0x2480	; 0x802480 <udd_g_ctrlreq+0x6>
    1f90:	30 91 81 24 	lds	r19, 0x2481	; 0x802481 <udd_g_ctrlreq+0x7>
    1f94:	82 17       	cp	r24, r18
    1f96:	93 07       	cpc	r25, r19
    1f98:	21 f0       	breq	.+8      	; 0x1fa2 <udd_ctrl_in_sent+0x54>
    1f9a:	80 91 dc 20 	lds	r24, 0x20DC	; 0x8020dc <b_shortpacket.5272>
    1f9e:	88 23       	and	r24, r24
    1fa0:	41 f0       	breq	.+16     	; 0x1fb2 <udd_ctrl_in_sent+0x64>
    1fa2:	84 e0       	ldi	r24, 0x04	; 4
    1fa4:	80 93 17 22 	sts	0x2217, r24	; 0x802217 <udd_ep_control_state>
    1fa8:	e8 e2       	ldi	r30, 0x28	; 40
    1faa:	f2 e2       	ldi	r31, 0x22	; 34
    1fac:	02 e0       	ldi	r16, 0x02	; 2
    1fae:	06 93       	lac	Z, r16
    1fb0:	36 c0       	rjmp	.+108    	; 0x201e <udd_ctrl_in_sent+0xd0>
    1fb2:	e0 91 88 24 	lds	r30, 0x2488	; 0x802488 <udd_g_ctrlreq+0xe>
    1fb6:	f0 91 89 24 	lds	r31, 0x2489	; 0x802489 <udd_g_ctrlreq+0xf>
    1fba:	30 97       	sbiw	r30, 0x00	; 0
    1fbc:	99 f0       	breq	.+38     	; 0x1fe4 <udd_ctrl_in_sent+0x96>
    1fbe:	09 95       	icall
    1fc0:	88 23       	and	r24, r24
    1fc2:	81 f0       	breq	.+32     	; 0x1fe4 <udd_ctrl_in_sent+0x96>
    1fc4:	10 92 13 22 	sts	0x2213, r1	; 0x802213 <udd_ctrl_payload_nb_trans>
    1fc8:	10 92 14 22 	sts	0x2214, r1	; 0x802214 <udd_ctrl_payload_nb_trans+0x1>
    1fcc:	c0 91 84 24 	lds	r28, 0x2484	; 0x802484 <udd_g_ctrlreq+0xa>
    1fd0:	d0 91 85 24 	lds	r29, 0x2485	; 0x802485 <udd_g_ctrlreq+0xb>
    1fd4:	c0 34       	cpi	r28, 0x40	; 64
    1fd6:	d1 05       	cpc	r29, r1
    1fd8:	28 f0       	brcs	.+10     	; 0x1fe4 <udd_ctrl_in_sent+0x96>
    1fda:	10 92 dc 20 	sts	0x20DC, r1	; 0x8020dc <b_shortpacket.5272>
    1fde:	c0 e4       	ldi	r28, 0x40	; 64
    1fe0:	d0 e0       	ldi	r29, 0x00	; 0
    1fe2:	03 c0       	rjmp	.+6      	; 0x1fea <udd_ctrl_in_sent+0x9c>
    1fe4:	81 e0       	ldi	r24, 0x01	; 1
    1fe6:	80 93 dc 20 	sts	0x20DC, r24	; 0x8020dc <b_shortpacket.5272>
    1fea:	e8 e1       	ldi	r30, 0x18	; 24
    1fec:	f2 e2       	ldi	r31, 0x22	; 34
    1fee:	c2 8f       	std	Z+26, r28	; 0x1a
    1ff0:	d3 8f       	std	Z+27, r29	; 0x1b
    1ff2:	80 91 13 22 	lds	r24, 0x2213	; 0x802213 <udd_ctrl_payload_nb_trans>
    1ff6:	90 91 14 22 	lds	r25, 0x2214	; 0x802214 <udd_ctrl_payload_nb_trans+0x1>
    1ffa:	20 91 82 24 	lds	r18, 0x2482	; 0x802482 <udd_g_ctrlreq+0x8>
    1ffe:	30 91 83 24 	lds	r19, 0x2483	; 0x802483 <udd_g_ctrlreq+0x9>
    2002:	28 0f       	add	r18, r24
    2004:	39 1f       	adc	r19, r25
    2006:	24 8f       	std	Z+28, r18	; 0x1c
    2008:	35 8f       	std	Z+29, r19	; 0x1d
    200a:	c8 0f       	add	r28, r24
    200c:	d9 1f       	adc	r29, r25
    200e:	c0 93 13 22 	sts	0x2213, r28	; 0x802213 <udd_ctrl_payload_nb_trans>
    2012:	d0 93 14 22 	sts	0x2214, r29	; 0x802214 <udd_ctrl_payload_nb_trans+0x1>
    2016:	e0 e3       	ldi	r30, 0x30	; 48
    2018:	f2 e2       	ldi	r31, 0x22	; 34
    201a:	02 e0       	ldi	r16, 0x02	; 2
    201c:	06 93       	lac	Z, r16
    201e:	df 91       	pop	r29
    2020:	cf 91       	pop	r28
    2022:	0f 91       	pop	r16
    2024:	08 95       	ret

00002026 <udd_ep_get_size>:
    2026:	fc 01       	movw	r30, r24
    2028:	81 81       	ldd	r24, Z+1	; 0x01
    202a:	e8 2f       	mov	r30, r24
    202c:	e7 70       	andi	r30, 0x07	; 7
    202e:	8e 2f       	mov	r24, r30
    2030:	90 e0       	ldi	r25, 0x00	; 0
    2032:	fc 01       	movw	r30, r24
    2034:	31 97       	sbiw	r30, 0x01	; 1
    2036:	e7 30       	cpi	r30, 0x07	; 7
    2038:	f1 05       	cpc	r31, r1
    203a:	c0 f4       	brcc	.+48     	; 0x206c <udd_ep_get_size+0x46>
    203c:	e2 5e       	subi	r30, 0xE2	; 226
    203e:	fe 4f       	sbci	r31, 0xFE	; 254
    2040:	8d c6       	rjmp	.+3354   	; 0x2d5c <__tablejump2__>
    2042:	80 e1       	ldi	r24, 0x10	; 16
    2044:	90 e0       	ldi	r25, 0x00	; 0
    2046:	08 95       	ret
    2048:	80 e2       	ldi	r24, 0x20	; 32
    204a:	90 e0       	ldi	r25, 0x00	; 0
    204c:	08 95       	ret
    204e:	80 e4       	ldi	r24, 0x40	; 64
    2050:	90 e0       	ldi	r25, 0x00	; 0
    2052:	08 95       	ret
    2054:	80 e8       	ldi	r24, 0x80	; 128
    2056:	90 e0       	ldi	r25, 0x00	; 0
    2058:	08 95       	ret
    205a:	80 e0       	ldi	r24, 0x00	; 0
    205c:	91 e0       	ldi	r25, 0x01	; 1
    205e:	08 95       	ret
    2060:	80 e0       	ldi	r24, 0x00	; 0
    2062:	92 e0       	ldi	r25, 0x02	; 2
    2064:	08 95       	ret
    2066:	8f ef       	ldi	r24, 0xFF	; 255
    2068:	93 e0       	ldi	r25, 0x03	; 3
    206a:	08 95       	ret
    206c:	88 e0       	ldi	r24, 0x08	; 8
    206e:	90 e0       	ldi	r25, 0x00	; 0
    2070:	08 95       	ret

00002072 <udd_ep_get_job>:
    2072:	28 2f       	mov	r18, r24
    2074:	2f 70       	andi	r18, 0x0F	; 15
    2076:	30 e0       	ldi	r19, 0x00	; 0
    2078:	22 0f       	add	r18, r18
    207a:	33 1f       	adc	r19, r19
    207c:	08 2e       	mov	r0, r24
    207e:	00 0c       	add	r0, r0
    2080:	99 0b       	sbc	r25, r25
    2082:	88 27       	eor	r24, r24
    2084:	99 0f       	add	r25, r25
    2086:	88 1f       	adc	r24, r24
    2088:	99 27       	eor	r25, r25
    208a:	82 0f       	add	r24, r18
    208c:	93 1f       	adc	r25, r19
    208e:	02 97       	sbiw	r24, 0x02	; 2
    2090:	9c 01       	movw	r18, r24
    2092:	22 0f       	add	r18, r18
    2094:	33 1f       	adc	r19, r19
    2096:	22 0f       	add	r18, r18
    2098:	33 1f       	adc	r19, r19
    209a:	22 0f       	add	r18, r18
    209c:	33 1f       	adc	r19, r19
    209e:	82 0f       	add	r24, r18
    20a0:	93 1f       	adc	r25, r19
    20a2:	83 56       	subi	r24, 0x63	; 99
    20a4:	9e 4d       	sbci	r25, 0xDE	; 222
    20a6:	08 95       	ret

000020a8 <udd_ctrl_interrupt_tc_setup>:
    20a8:	0f 93       	push	r16
    20aa:	cf 93       	push	r28
    20ac:	80 91 cc 04 	lds	r24, 0x04CC	; 0x8004cc <__TEXT_REGION_LENGTH__+0x7004cc>
    20b0:	80 ff       	sbrs	r24, 0
    20b2:	62 c0       	rjmp	.+196    	; 0x2178 <udd_ctrl_interrupt_tc_setup+0xd0>
    20b4:	81 e0       	ldi	r24, 0x01	; 1
    20b6:	80 93 cc 04 	sts	0x04CC, r24	; 0x8004cc <__TEXT_REGION_LENGTH__+0x7004cc>
    20ba:	e8 e2       	ldi	r30, 0x28	; 40
    20bc:	f2 e2       	ldi	r31, 0x22	; 34
    20be:	00 e8       	ldi	r16, 0x80	; 128
    20c0:	06 93       	lac	Z, r16
    20c2:	e0 e3       	ldi	r30, 0x30	; 48
    20c4:	f2 e2       	ldi	r31, 0x22	; 34
    20c6:	00 e8       	ldi	r16, 0x80	; 128
    20c8:	06 93       	lac	Z, r16
    20ca:	80 93 ca 04 	sts	0x04CA, r24	; 0x8004ca <__TEXT_REGION_LENGTH__+0x7004ca>
    20ce:	e8 e2       	ldi	r30, 0x28	; 40
    20d0:	f2 e2       	ldi	r31, 0x22	; 34
    20d2:	00 e1       	ldi	r16, 0x10	; 16
    20d4:	06 93       	lac	Z, r16
    20d6:	80 91 17 22 	lds	r24, 0x2217	; 0x802217 <udd_ep_control_state>
    20da:	88 23       	and	r24, r24
    20dc:	29 f0       	breq	.+10     	; 0x20e8 <udd_ctrl_interrupt_tc_setup+0x40>
    20de:	83 50       	subi	r24, 0x03	; 3
    20e0:	82 30       	cpi	r24, 0x02	; 2
    20e2:	08 f4       	brcc	.+2      	; 0x20e6 <udd_ctrl_interrupt_tc_setup+0x3e>
    20e4:	2c df       	rcall	.-424    	; 0x1f3e <udd_ctrl_endofrequest>
    20e6:	e8 de       	rcall	.-560    	; 0x1eb8 <udd_ctrl_init>
    20e8:	80 91 2a 22 	lds	r24, 0x222A	; 0x80222a <udd_sram+0x12>
    20ec:	90 91 2b 22 	lds	r25, 0x222B	; 0x80222b <udd_sram+0x13>
    20f0:	08 97       	sbiw	r24, 0x08	; 8
    20f2:	09 f0       	breq	.+2      	; 0x20f6 <udd_ctrl_interrupt_tc_setup+0x4e>
    20f4:	43 c0       	rjmp	.+134    	; 0x217c <udd_ctrl_interrupt_tc_setup+0xd4>
    20f6:	88 e0       	ldi	r24, 0x08	; 8
    20f8:	e3 ed       	ldi	r30, 0xD3	; 211
    20fa:	f1 e2       	ldi	r31, 0x21	; 33
    20fc:	aa e7       	ldi	r26, 0x7A	; 122
    20fe:	b4 e2       	ldi	r27, 0x24	; 36
    2100:	01 90       	ld	r0, Z+
    2102:	0d 92       	st	X+, r0
    2104:	8a 95       	dec	r24
    2106:	e1 f7       	brne	.-8      	; 0x2100 <udd_ctrl_interrupt_tc_setup+0x58>
    2108:	e8 ec       	ldi	r30, 0xC8	; 200
    210a:	f4 e0       	ldi	r31, 0x04	; 4
    210c:	80 81       	ld	r24, Z
    210e:	80 62       	ori	r24, 0x20	; 32
    2110:	80 83       	st	Z, r24
    2112:	80 81       	ld	r24, Z
    2114:	80 62       	ori	r24, 0x20	; 32
    2116:	80 83       	st	Z, r24
    2118:	20 db       	rcall	.-2496   	; 0x175a <udc_process_setup>
    211a:	c8 2f       	mov	r28, r24
    211c:	81 11       	cpse	r24, r1
    211e:	03 c0       	rjmp	.+6      	; 0x2126 <udd_ctrl_interrupt_tc_setup+0x7e>
    2120:	f2 de       	rcall	.-540    	; 0x1f06 <udd_ctrl_stall_data>
    2122:	c1 e0       	ldi	r28, 0x01	; 1
    2124:	2c c0       	rjmp	.+88     	; 0x217e <udd_ctrl_interrupt_tc_setup+0xd6>
    2126:	80 91 7a 24 	lds	r24, 0x247A	; 0x80247a <udd_g_ctrlreq>
    212a:	88 23       	and	r24, r24
    212c:	6c f4       	brge	.+26     	; 0x2148 <udd_ctrl_interrupt_tc_setup+0xa0>
    212e:	10 92 15 22 	sts	0x2215, r1	; 0x802215 <udd_ctrl_prev_payload_nb_trans>
    2132:	10 92 16 22 	sts	0x2216, r1	; 0x802216 <udd_ctrl_prev_payload_nb_trans+0x1>
    2136:	10 92 13 22 	sts	0x2213, r1	; 0x802213 <udd_ctrl_payload_nb_trans>
    213a:	10 92 14 22 	sts	0x2214, r1	; 0x802214 <udd_ctrl_payload_nb_trans+0x1>
    213e:	82 e0       	ldi	r24, 0x02	; 2
    2140:	80 93 17 22 	sts	0x2217, r24	; 0x802217 <udd_ep_control_state>
    2144:	04 df       	rcall	.-504    	; 0x1f4e <udd_ctrl_in_sent>
    2146:	1b c0       	rjmp	.+54     	; 0x217e <udd_ctrl_interrupt_tc_setup+0xd6>
    2148:	80 91 80 24 	lds	r24, 0x2480	; 0x802480 <udd_g_ctrlreq+0x6>
    214c:	90 91 81 24 	lds	r25, 0x2481	; 0x802481 <udd_g_ctrlreq+0x7>
    2150:	89 2b       	or	r24, r25
    2152:	11 f4       	brne	.+4      	; 0x2158 <udd_ctrl_interrupt_tc_setup+0xb0>
    2154:	e6 de       	rcall	.-564    	; 0x1f22 <udd_ctrl_send_zlp_in>
    2156:	13 c0       	rjmp	.+38     	; 0x217e <udd_ctrl_interrupt_tc_setup+0xd6>
    2158:	10 92 15 22 	sts	0x2215, r1	; 0x802215 <udd_ctrl_prev_payload_nb_trans>
    215c:	10 92 16 22 	sts	0x2216, r1	; 0x802216 <udd_ctrl_prev_payload_nb_trans+0x1>
    2160:	10 92 13 22 	sts	0x2213, r1	; 0x802213 <udd_ctrl_payload_nb_trans>
    2164:	10 92 14 22 	sts	0x2214, r1	; 0x802214 <udd_ctrl_payload_nb_trans+0x1>
    2168:	81 e0       	ldi	r24, 0x01	; 1
    216a:	80 93 17 22 	sts	0x2217, r24	; 0x802217 <udd_ep_control_state>
    216e:	e8 e2       	ldi	r30, 0x28	; 40
    2170:	f2 e2       	ldi	r31, 0x22	; 34
    2172:	02 e0       	ldi	r16, 0x02	; 2
    2174:	06 93       	lac	Z, r16
    2176:	03 c0       	rjmp	.+6      	; 0x217e <udd_ctrl_interrupt_tc_setup+0xd6>
    2178:	c0 e0       	ldi	r28, 0x00	; 0
    217a:	01 c0       	rjmp	.+2      	; 0x217e <udd_ctrl_interrupt_tc_setup+0xd6>
    217c:	c1 e0       	ldi	r28, 0x01	; 1
    217e:	8c 2f       	mov	r24, r28
    2180:	cf 91       	pop	r28
    2182:	0f 91       	pop	r16
    2184:	08 95       	ret

00002186 <udd_ep_trans_complet>:
    2186:	8f 92       	push	r8
    2188:	9f 92       	push	r9
    218a:	af 92       	push	r10
    218c:	bf 92       	push	r11
    218e:	df 92       	push	r13
    2190:	ef 92       	push	r14
    2192:	ff 92       	push	r15
    2194:	0f 93       	push	r16
    2196:	1f 93       	push	r17
    2198:	cf 93       	push	r28
    219a:	df 93       	push	r29
    219c:	d8 2e       	mov	r13, r24
    219e:	69 df       	rcall	.-302    	; 0x2072 <udd_ep_get_job>
    21a0:	8c 01       	movw	r16, r24
    21a2:	bd 2c       	mov	r11, r13
    21a4:	bb 1c       	adc	r11, r11
    21a6:	bb 24       	eor	r11, r11
    21a8:	bb 1c       	adc	r11, r11
    21aa:	cd 2d       	mov	r28, r13
    21ac:	cf 70       	andi	r28, 0x0F	; 15
    21ae:	d0 e0       	ldi	r29, 0x00	; 0
    21b0:	cc 0f       	add	r28, r28
    21b2:	dd 1f       	adc	r29, r29
    21b4:	cb 0d       	add	r28, r11
    21b6:	d1 1d       	adc	r29, r1
    21b8:	ce 01       	movw	r24, r28
    21ba:	88 0f       	add	r24, r24
    21bc:	99 1f       	adc	r25, r25
    21be:	88 0f       	add	r24, r24
    21c0:	99 1f       	adc	r25, r25
    21c2:	88 0f       	add	r24, r24
    21c4:	99 1f       	adc	r25, r25
    21c6:	9c 01       	movw	r18, r24
    21c8:	28 5d       	subi	r18, 0xD8	; 216
    21ca:	3d 4d       	sbci	r19, 0xDD	; 221
    21cc:	79 01       	movw	r14, r18
    21ce:	c9 01       	movw	r24, r18
    21d0:	2a df       	rcall	.-428    	; 0x2026 <udd_ep_get_size>
    21d2:	4c 01       	movw	r8, r24
    21d4:	bb 20       	and	r11, r11
    21d6:	09 f4       	brne	.+2      	; 0x21da <udd_ep_trans_complet+0x54>
    21d8:	70 c0       	rjmp	.+224    	; 0x22ba <udd_ep_trans_complet+0x134>
    21da:	fe 01       	movw	r30, r28
    21dc:	ee 0f       	add	r30, r30
    21de:	ff 1f       	adc	r31, r31
    21e0:	ee 0f       	add	r30, r30
    21e2:	ff 1f       	adc	r31, r31
    21e4:	ee 0f       	add	r30, r30
    21e6:	ff 1f       	adc	r31, r31
    21e8:	e8 5e       	subi	r30, 0xE8	; 232
    21ea:	fd 4d       	sbci	r31, 0xDD	; 221
    21ec:	26 89       	ldd	r18, Z+22	; 0x16
    21ee:	37 89       	ldd	r19, Z+23	; 0x17
    21f0:	d8 01       	movw	r26, r16
    21f2:	15 96       	adiw	r26, 0x05	; 5
    21f4:	8d 91       	ld	r24, X+
    21f6:	9c 91       	ld	r25, X
    21f8:	16 97       	sbiw	r26, 0x06	; 6
    21fa:	82 0f       	add	r24, r18
    21fc:	93 1f       	adc	r25, r19
    21fe:	15 96       	adiw	r26, 0x05	; 5
    2200:	8d 93       	st	X+, r24
    2202:	9c 93       	st	X, r25
    2204:	16 97       	sbiw	r26, 0x06	; 6
    2206:	13 96       	adiw	r26, 0x03	; 3
    2208:	2d 91       	ld	r18, X+
    220a:	3c 91       	ld	r19, X
    220c:	14 97       	sbiw	r26, 0x04	; 4
    220e:	82 17       	cp	r24, r18
    2210:	93 07       	cpc	r25, r19
    2212:	09 f4       	brne	.+2      	; 0x2216 <udd_ep_trans_complet+0x90>
    2214:	3c c0       	rjmp	.+120    	; 0x228e <udd_ep_trans_complet+0x108>
    2216:	28 1b       	sub	r18, r24
    2218:	39 0b       	sbc	r19, r25
    221a:	21 15       	cp	r18, r1
    221c:	b4 e0       	ldi	r27, 0x04	; 4
    221e:	3b 07       	cpc	r19, r27
    2220:	38 f0       	brcs	.+14     	; 0x2230 <udd_ep_trans_complet+0xaa>
    2222:	2f ef       	ldi	r18, 0xFF	; 255
    2224:	33 e0       	ldi	r19, 0x03	; 3
    2226:	c9 01       	movw	r24, r18
    2228:	b4 01       	movw	r22, r8
    222a:	71 d5       	rcall	.+2786   	; 0x2d0e <__udivmodhi4>
    222c:	28 1b       	sub	r18, r24
    222e:	39 0b       	sbc	r19, r25
    2230:	f8 01       	movw	r30, r16
    2232:	80 81       	ld	r24, Z
    2234:	81 ff       	sbrs	r24, 1
    2236:	09 c0       	rjmp	.+18     	; 0x224a <udd_ep_trans_complet+0xc4>
    2238:	c9 01       	movw	r24, r18
    223a:	b4 01       	movw	r22, r8
    223c:	68 d5       	rcall	.+2768   	; 0x2d0e <__udivmodhi4>
    223e:	41 e0       	ldi	r20, 0x01	; 1
    2240:	89 2b       	or	r24, r25
    2242:	09 f0       	breq	.+2      	; 0x2246 <udd_ep_trans_complet+0xc0>
    2244:	40 e0       	ldi	r20, 0x00	; 0
    2246:	84 2f       	mov	r24, r20
    2248:	01 c0       	rjmp	.+2      	; 0x224c <udd_ep_trans_complet+0xc6>
    224a:	80 e0       	ldi	r24, 0x00	; 0
    224c:	d8 01       	movw	r26, r16
    224e:	9c 91       	ld	r25, X
    2250:	80 fb       	bst	r24, 0
    2252:	91 f9       	bld	r25, 1
    2254:	9c 93       	st	X, r25
    2256:	cc 0f       	add	r28, r28
    2258:	dd 1f       	adc	r29, r29
    225a:	cc 0f       	add	r28, r28
    225c:	dd 1f       	adc	r29, r29
    225e:	cc 0f       	add	r28, r28
    2260:	dd 1f       	adc	r29, r29
    2262:	c8 5e       	subi	r28, 0xE8	; 232
    2264:	dd 4d       	sbci	r29, 0xDD	; 221
    2266:	1e 8a       	std	Y+22, r1	; 0x16
    2268:	1f 8a       	std	Y+23, r1	; 0x17
    226a:	2a 8b       	std	Y+18, r18	; 0x12
    226c:	3b 8b       	std	Y+19, r19	; 0x13
    226e:	11 96       	adiw	r26, 0x01	; 1
    2270:	2d 91       	ld	r18, X+
    2272:	3c 91       	ld	r19, X
    2274:	12 97       	sbiw	r26, 0x02	; 2
    2276:	15 96       	adiw	r26, 0x05	; 5
    2278:	8d 91       	ld	r24, X+
    227a:	9c 91       	ld	r25, X
    227c:	16 97       	sbiw	r26, 0x06	; 6
    227e:	82 0f       	add	r24, r18
    2280:	93 1f       	adc	r25, r19
    2282:	8c 8b       	std	Y+20, r24	; 0x14
    2284:	9d 8b       	std	Y+21, r25	; 0x15
    2286:	f7 01       	movw	r30, r14
    2288:	02 e0       	ldi	r16, 0x02	; 2
    228a:	06 93       	lac	Z, r16
    228c:	ca c0       	rjmp	.+404    	; 0x2422 <udd_ep_trans_complet+0x29c>
    228e:	d8 01       	movw	r26, r16
    2290:	8c 91       	ld	r24, X
    2292:	81 ff       	sbrs	r24, 1
    2294:	b3 c0       	rjmp	.+358    	; 0x23fc <udd_ep_trans_complet+0x276>
    2296:	8d 7f       	andi	r24, 0xFD	; 253
    2298:	8c 93       	st	X, r24
    229a:	cc 0f       	add	r28, r28
    229c:	dd 1f       	adc	r29, r29
    229e:	cc 0f       	add	r28, r28
    22a0:	dd 1f       	adc	r29, r29
    22a2:	cc 0f       	add	r28, r28
    22a4:	dd 1f       	adc	r29, r29
    22a6:	c8 5e       	subi	r28, 0xE8	; 232
    22a8:	dd 4d       	sbci	r29, 0xDD	; 221
    22aa:	1e 8a       	std	Y+22, r1	; 0x16
    22ac:	1f 8a       	std	Y+23, r1	; 0x17
    22ae:	1a 8a       	std	Y+18, r1	; 0x12
    22b0:	1b 8a       	std	Y+19, r1	; 0x13
    22b2:	f7 01       	movw	r30, r14
    22b4:	02 e0       	ldi	r16, 0x02	; 2
    22b6:	06 93       	lac	Z, r16
    22b8:	b4 c0       	rjmp	.+360    	; 0x2422 <udd_ep_trans_complet+0x29c>
    22ba:	fe 01       	movw	r30, r28
    22bc:	ee 0f       	add	r30, r30
    22be:	ff 1f       	adc	r31, r31
    22c0:	ee 0f       	add	r30, r30
    22c2:	ff 1f       	adc	r31, r31
    22c4:	ee 0f       	add	r30, r30
    22c6:	ff 1f       	adc	r31, r31
    22c8:	e8 5e       	subi	r30, 0xE8	; 232
    22ca:	fd 4d       	sbci	r31, 0xDD	; 221
    22cc:	a2 88       	ldd	r10, Z+18	; 0x12
    22ce:	b3 88       	ldd	r11, Z+19	; 0x13
    22d0:	d8 01       	movw	r26, r16
    22d2:	8c 91       	ld	r24, X
    22d4:	82 ff       	sbrs	r24, 2
    22d6:	19 c0       	rjmp	.+50     	; 0x230a <udd_ep_trans_complet+0x184>
    22d8:	11 96       	adiw	r26, 0x01	; 1
    22da:	ed 91       	ld	r30, X+
    22dc:	fc 91       	ld	r31, X
    22de:	12 97       	sbiw	r26, 0x02	; 2
    22e0:	15 96       	adiw	r26, 0x05	; 5
    22e2:	2d 91       	ld	r18, X+
    22e4:	3c 91       	ld	r19, X
    22e6:	16 97       	sbiw	r26, 0x06	; 6
    22e8:	13 96       	adiw	r26, 0x03	; 3
    22ea:	8d 91       	ld	r24, X+
    22ec:	9c 91       	ld	r25, X
    22ee:	14 97       	sbiw	r26, 0x04	; 4
    22f0:	b4 01       	movw	r22, r8
    22f2:	0d d5       	rcall	.+2586   	; 0x2d0e <__udivmodhi4>
    22f4:	b0 e4       	ldi	r27, 0x40	; 64
    22f6:	db 9e       	mul	r13, r27
    22f8:	b0 01       	movw	r22, r0
    22fa:	11 24       	eor	r1, r1
    22fc:	63 56       	subi	r22, 0x63	; 99
    22fe:	7f 4d       	sbci	r23, 0xDF	; 223
    2300:	ac 01       	movw	r20, r24
    2302:	cf 01       	movw	r24, r30
    2304:	82 0f       	add	r24, r18
    2306:	93 1f       	adc	r25, r19
    2308:	3e d5       	rcall	.+2684   	; 0x2d86 <memcpy>
    230a:	f8 01       	movw	r30, r16
    230c:	25 81       	ldd	r18, Z+5	; 0x05
    230e:	36 81       	ldd	r19, Z+6	; 0x06
    2310:	2a 0d       	add	r18, r10
    2312:	3b 1d       	adc	r19, r11
    2314:	25 83       	std	Z+5, r18	; 0x05
    2316:	36 83       	std	Z+6, r19	; 0x06
    2318:	83 81       	ldd	r24, Z+3	; 0x03
    231a:	94 81       	ldd	r25, Z+4	; 0x04
    231c:	82 17       	cp	r24, r18
    231e:	93 07       	cpc	r25, r19
    2320:	68 f4       	brcc	.+26     	; 0x233c <udd_ep_trans_complet+0x1b6>
    2322:	85 83       	std	Z+5, r24	; 0x05
    2324:	96 83       	std	Z+6, r25	; 0x06
    2326:	cc 0f       	add	r28, r28
    2328:	dd 1f       	adc	r29, r29
    232a:	cc 0f       	add	r28, r28
    232c:	dd 1f       	adc	r29, r29
    232e:	cc 0f       	add	r28, r28
    2330:	dd 1f       	adc	r29, r29
    2332:	c8 5e       	subi	r28, 0xE8	; 232
    2334:	dd 4d       	sbci	r29, 0xDD	; 221
    2336:	8e 89       	ldd	r24, Y+22	; 0x16
    2338:	9f 89       	ldd	r25, Y+23	; 0x17
    233a:	60 c0       	rjmp	.+192    	; 0x23fc <udd_ep_trans_complet+0x276>
    233c:	fe 01       	movw	r30, r28
    233e:	ee 0f       	add	r30, r30
    2340:	ff 1f       	adc	r31, r31
    2342:	ee 0f       	add	r30, r30
    2344:	ff 1f       	adc	r31, r31
    2346:	ee 0f       	add	r30, r30
    2348:	ff 1f       	adc	r31, r31
    234a:	e8 5e       	subi	r30, 0xE8	; 232
    234c:	fd 4d       	sbci	r31, 0xDD	; 221
    234e:	46 89       	ldd	r20, Z+22	; 0x16
    2350:	57 89       	ldd	r21, Z+23	; 0x17
    2352:	4a 15       	cp	r20, r10
    2354:	5b 05       	cpc	r21, r11
    2356:	09 f0       	breq	.+2      	; 0x235a <udd_ep_trans_complet+0x1d4>
    2358:	51 c0       	rjmp	.+162    	; 0x23fc <udd_ep_trans_complet+0x276>
    235a:	28 17       	cp	r18, r24
    235c:	39 07       	cpc	r19, r25
    235e:	09 f4       	brne	.+2      	; 0x2362 <udd_ep_trans_complet+0x1dc>
    2360:	4d c0       	rjmp	.+154    	; 0x23fc <udd_ep_trans_complet+0x276>
    2362:	ac 01       	movw	r20, r24
    2364:	42 1b       	sub	r20, r18
    2366:	53 0b       	sbc	r21, r19
    2368:	9a 01       	movw	r18, r20
    236a:	21 15       	cp	r18, r1
    236c:	54 e0       	ldi	r21, 0x04	; 4
    236e:	35 07       	cpc	r19, r21
    2370:	50 f0       	brcs	.+20     	; 0x2386 <udd_ep_trans_complet+0x200>
    2372:	2f ef       	ldi	r18, 0xFF	; 255
    2374:	33 e0       	ldi	r19, 0x03	; 3
    2376:	c9 01       	movw	r24, r18
    2378:	b4 01       	movw	r22, r8
    237a:	c9 d4       	rcall	.+2450   	; 0x2d0e <__udivmodhi4>
    237c:	d9 01       	movw	r26, r18
    237e:	a8 1b       	sub	r26, r24
    2380:	b9 0b       	sbc	r27, r25
    2382:	cd 01       	movw	r24, r26
    2384:	07 c0       	rjmp	.+14     	; 0x2394 <udd_ep_trans_complet+0x20e>
    2386:	c9 01       	movw	r24, r18
    2388:	b4 01       	movw	r22, r8
    238a:	c1 d4       	rcall	.+2434   	; 0x2d0e <__udivmodhi4>
    238c:	f9 01       	movw	r30, r18
    238e:	e8 1b       	sub	r30, r24
    2390:	f9 0b       	sbc	r31, r25
    2392:	cf 01       	movw	r24, r30
    2394:	fe 01       	movw	r30, r28
    2396:	ee 0f       	add	r30, r30
    2398:	ff 1f       	adc	r31, r31
    239a:	ee 0f       	add	r30, r30
    239c:	ff 1f       	adc	r31, r31
    239e:	ee 0f       	add	r30, r30
    23a0:	ff 1f       	adc	r31, r31
    23a2:	e8 5e       	subi	r30, 0xE8	; 232
    23a4:	fd 4d       	sbci	r31, 0xDD	; 221
    23a6:	12 8a       	std	Z+18, r1	; 0x12
    23a8:	13 8a       	std	Z+19, r1	; 0x13
    23aa:	88 15       	cp	r24, r8
    23ac:	99 05       	cpc	r25, r9
    23ae:	78 f4       	brcc	.+30     	; 0x23ce <udd_ep_trans_complet+0x248>
    23b0:	d8 01       	movw	r26, r16
    23b2:	8c 91       	ld	r24, X
    23b4:	84 60       	ori	r24, 0x04	; 4
    23b6:	8c 93       	st	X, r24
    23b8:	b0 e4       	ldi	r27, 0x40	; 64
    23ba:	db 9e       	mul	r13, r27
    23bc:	c0 01       	movw	r24, r0
    23be:	11 24       	eor	r1, r1
    23c0:	83 56       	subi	r24, 0x63	; 99
    23c2:	9f 4d       	sbci	r25, 0xDF	; 223
    23c4:	84 8b       	std	Z+20, r24	; 0x14
    23c6:	95 8b       	std	Z+21, r25	; 0x15
    23c8:	86 8a       	std	Z+22, r8	; 0x16
    23ca:	97 8a       	std	Z+23, r9	; 0x17
    23cc:	13 c0       	rjmp	.+38     	; 0x23f4 <udd_ep_trans_complet+0x26e>
    23ce:	f8 01       	movw	r30, r16
    23d0:	41 81       	ldd	r20, Z+1	; 0x01
    23d2:	52 81       	ldd	r21, Z+2	; 0x02
    23d4:	25 81       	ldd	r18, Z+5	; 0x05
    23d6:	36 81       	ldd	r19, Z+6	; 0x06
    23d8:	24 0f       	add	r18, r20
    23da:	35 1f       	adc	r19, r21
    23dc:	cc 0f       	add	r28, r28
    23de:	dd 1f       	adc	r29, r29
    23e0:	cc 0f       	add	r28, r28
    23e2:	dd 1f       	adc	r29, r29
    23e4:	cc 0f       	add	r28, r28
    23e6:	dd 1f       	adc	r29, r29
    23e8:	c8 5e       	subi	r28, 0xE8	; 232
    23ea:	dd 4d       	sbci	r29, 0xDD	; 221
    23ec:	2c 8b       	std	Y+20, r18	; 0x14
    23ee:	3d 8b       	std	Y+21, r19	; 0x15
    23f0:	8e 8b       	std	Y+22, r24	; 0x16
    23f2:	9f 8b       	std	Y+23, r25	; 0x17
    23f4:	f7 01       	movw	r30, r14
    23f6:	02 e0       	ldi	r16, 0x02	; 2
    23f8:	06 93       	lac	Z, r16
    23fa:	13 c0       	rjmp	.+38     	; 0x2422 <udd_ep_trans_complet+0x29c>
    23fc:	d8 01       	movw	r26, r16
    23fe:	8c 91       	ld	r24, X
    2400:	80 ff       	sbrs	r24, 0
    2402:	0f c0       	rjmp	.+30     	; 0x2422 <udd_ep_trans_complet+0x29c>
    2404:	8e 7f       	andi	r24, 0xFE	; 254
    2406:	8c 93       	st	X, r24
    2408:	17 96       	adiw	r26, 0x07	; 7
    240a:	ed 91       	ld	r30, X+
    240c:	fc 91       	ld	r31, X
    240e:	18 97       	sbiw	r26, 0x08	; 8
    2410:	30 97       	sbiw	r30, 0x00	; 0
    2412:	39 f0       	breq	.+14     	; 0x2422 <udd_ep_trans_complet+0x29c>
    2414:	15 96       	adiw	r26, 0x05	; 5
    2416:	6d 91       	ld	r22, X+
    2418:	7c 91       	ld	r23, X
    241a:	16 97       	sbiw	r26, 0x06	; 6
    241c:	4d 2d       	mov	r20, r13
    241e:	80 e0       	ldi	r24, 0x00	; 0
    2420:	09 95       	icall
    2422:	df 91       	pop	r29
    2424:	cf 91       	pop	r28
    2426:	1f 91       	pop	r17
    2428:	0f 91       	pop	r16
    242a:	ff 90       	pop	r15
    242c:	ef 90       	pop	r14
    242e:	df 90       	pop	r13
    2430:	bf 90       	pop	r11
    2432:	af 90       	pop	r10
    2434:	9f 90       	pop	r9
    2436:	8f 90       	pop	r8
    2438:	08 95       	ret

0000243a <udd_attach>:
    243a:	cf 93       	push	r28
    243c:	cf b7       	in	r28, 0x3f	; 63
    243e:	f8 94       	cli
    2440:	81 e0       	ldi	r24, 0x01	; 1
    2442:	11 dd       	rcall	.-1502   	; 0x1e66 <udd_sleep_mode>
    2444:	ea ec       	ldi	r30, 0xCA	; 202
    2446:	f4 e0       	ldi	r31, 0x04	; 4
    2448:	80 e4       	ldi	r24, 0x40	; 64
    244a:	80 83       	st	Z, r24
    244c:	80 e2       	ldi	r24, 0x20	; 32
    244e:	80 83       	st	Z, r24
    2450:	e1 ec       	ldi	r30, 0xC1	; 193
    2452:	f4 e0       	ldi	r31, 0x04	; 4
    2454:	80 81       	ld	r24, Z
    2456:	81 60       	ori	r24, 0x01	; 1
    2458:	80 83       	st	Z, r24
    245a:	a9 ec       	ldi	r26, 0xC9	; 201
    245c:	b4 e0       	ldi	r27, 0x04	; 4
    245e:	8c 91       	ld	r24, X
    2460:	82 60       	ori	r24, 0x02	; 2
    2462:	8c 93       	st	X, r24
    2464:	e8 ec       	ldi	r30, 0xC8	; 200
    2466:	f4 e0       	ldi	r31, 0x04	; 4
    2468:	80 81       	ld	r24, Z
    246a:	80 64       	ori	r24, 0x40	; 64
    246c:	80 83       	st	Z, r24
    246e:	8c 91       	ld	r24, X
    2470:	81 60       	ori	r24, 0x01	; 1
    2472:	8c 93       	st	X, r24
    2474:	80 81       	ld	r24, Z
    2476:	80 68       	ori	r24, 0x80	; 128
    2478:	80 83       	st	Z, r24
    247a:	cf bf       	out	0x3f, r28	; 63
    247c:	cf 91       	pop	r28
    247e:	08 95       	ret

00002480 <udd_enable>:
    2480:	cf 93       	push	r28
    2482:	df 93       	push	r29
    2484:	c0 e6       	ldi	r28, 0x60	; 96
    2486:	d0 e0       	ldi	r29, 0x00	; 0
    2488:	18 82       	st	Y, r1
    248a:	80 e3       	ldi	r24, 0x30	; 48
    248c:	0e 94 d6 09 	call	0x13ac	; 0x13ac <sysclk_enable_usb>
    2490:	e0 ec       	ldi	r30, 0xC0	; 192
    2492:	f4 e0       	ldi	r31, 0x04	; 4
    2494:	80 81       	ld	r24, Z
    2496:	80 64       	ori	r24, 0x40	; 64
    2498:	80 83       	st	Z, r24
    249a:	81 e0       	ldi	r24, 0x01	; 1
    249c:	88 83       	st	Y, r24
    249e:	cf b7       	in	r28, 0x3f	; 63
    24a0:	f8 94       	cli
    24a2:	80 e0       	ldi	r24, 0x00	; 0
    24a4:	90 e0       	ldi	r25, 0x00	; 0
    24a6:	fc 01       	movw	r30, r24
    24a8:	ee 0f       	add	r30, r30
    24aa:	ff 1f       	adc	r31, r31
    24ac:	ee 0f       	add	r30, r30
    24ae:	ff 1f       	adc	r31, r31
    24b0:	ee 0f       	add	r30, r30
    24b2:	ff 1f       	adc	r31, r31
    24b4:	e8 5e       	subi	r30, 0xE8	; 232
    24b6:	fd 4d       	sbci	r31, 0xDD	; 221
    24b8:	11 8a       	std	Z+17, r1	; 0x11
    24ba:	01 96       	adiw	r24, 0x01	; 1
    24bc:	88 30       	cpi	r24, 0x08	; 8
    24be:	91 05       	cpc	r25, r1
    24c0:	91 f7       	brne	.-28     	; 0x24a6 <udd_enable+0x26>
    24c2:	ed e9       	ldi	r30, 0x9D	; 157
    24c4:	f1 e2       	ldi	r31, 0x21	; 33
    24c6:	80 81       	ld	r24, Z
    24c8:	8e 7f       	andi	r24, 0xFE	; 254
    24ca:	80 83       	st	Z, r24
    24cc:	e6 ea       	ldi	r30, 0xA6	; 166
    24ce:	f1 e2       	ldi	r31, 0x21	; 33
    24d0:	80 81       	ld	r24, Z
    24d2:	8e 7f       	andi	r24, 0xFE	; 254
    24d4:	80 83       	st	Z, r24
    24d6:	ef ea       	ldi	r30, 0xAF	; 175
    24d8:	f1 e2       	ldi	r31, 0x21	; 33
    24da:	80 81       	ld	r24, Z
    24dc:	8e 7f       	andi	r24, 0xFE	; 254
    24de:	80 83       	st	Z, r24
    24e0:	e8 eb       	ldi	r30, 0xB8	; 184
    24e2:	f1 e2       	ldi	r31, 0x21	; 33
    24e4:	80 81       	ld	r24, Z
    24e6:	8e 7f       	andi	r24, 0xFE	; 254
    24e8:	80 83       	st	Z, r24
    24ea:	e1 ec       	ldi	r30, 0xC1	; 193
    24ec:	f1 e2       	ldi	r31, 0x21	; 33
    24ee:	80 81       	ld	r24, Z
    24f0:	8e 7f       	andi	r24, 0xFE	; 254
    24f2:	80 83       	st	Z, r24
    24f4:	ea ec       	ldi	r30, 0xCA	; 202
    24f6:	f1 e2       	ldi	r31, 0x21	; 33
    24f8:	80 81       	ld	r24, Z
    24fa:	8e 7f       	andi	r24, 0xFE	; 254
    24fc:	80 83       	st	Z, r24
    24fe:	6a e1       	ldi	r22, 0x1A	; 26
    2500:	70 e0       	ldi	r23, 0x00	; 0
    2502:	82 e0       	ldi	r24, 0x02	; 2
    2504:	a6 dc       	rcall	.-1716   	; 0x1e52 <nvm_read_byte>
    2506:	8f 3f       	cpi	r24, 0xFF	; 255
    2508:	19 f0       	breq	.+6      	; 0x2510 <udd_enable+0x90>
    250a:	80 93 fa 04 	sts	0x04FA, r24	; 0x8004fa <__TEXT_REGION_LENGTH__+0x7004fa>
    250e:	03 c0       	rjmp	.+6      	; 0x2516 <udd_enable+0x96>
    2510:	8f e1       	ldi	r24, 0x1F	; 31
    2512:	80 93 fa 04 	sts	0x04FA, r24	; 0x8004fa <__TEXT_REGION_LENGTH__+0x7004fa>
    2516:	6b e1       	ldi	r22, 0x1B	; 27
    2518:	70 e0       	ldi	r23, 0x00	; 0
    251a:	82 e0       	ldi	r24, 0x02	; 2
    251c:	9a dc       	rcall	.-1740   	; 0x1e52 <nvm_read_byte>
    251e:	8f 3f       	cpi	r24, 0xFF	; 255
    2520:	19 f0       	breq	.+6      	; 0x2528 <udd_enable+0xa8>
    2522:	80 93 fb 04 	sts	0x04FB, r24	; 0x8004fb <__TEXT_REGION_LENGTH__+0x7004fb>
    2526:	03 c0       	rjmp	.+6      	; 0x252e <udd_enable+0xae>
    2528:	8f e1       	ldi	r24, 0x1F	; 31
    252a:	80 93 fb 04 	sts	0x04FB, r24	; 0x8004fb <__TEXT_REGION_LENGTH__+0x7004fb>
    252e:	e0 ec       	ldi	r30, 0xC0	; 192
    2530:	f4 e0       	ldi	r31, 0x04	; 4
    2532:	80 81       	ld	r24, Z
    2534:	83 60       	ori	r24, 0x03	; 3
    2536:	80 83       	st	Z, r24
    2538:	80 81       	ld	r24, Z
    253a:	80 68       	ori	r24, 0x80	; 128
    253c:	80 83       	st	Z, r24
    253e:	80 81       	ld	r24, Z
    2540:	80 61       	ori	r24, 0x10	; 16
    2542:	80 83       	st	Z, r24
    2544:	88 e2       	ldi	r24, 0x28	; 40
    2546:	92 e2       	ldi	r25, 0x22	; 34
    2548:	86 83       	std	Z+6, r24	; 0x06
    254a:	97 83       	std	Z+7, r25	; 0x07
    254c:	80 81       	ld	r24, Z
    254e:	80 62       	ori	r24, 0x20	; 32
    2550:	80 83       	st	Z, r24
    2552:	8f ef       	ldi	r24, 0xFF	; 255
    2554:	80 93 c5 04 	sts	0x04C5, r24	; 0x8004c5 <__TEXT_REGION_LENGTH__+0x7004c5>
    2558:	e8 ec       	ldi	r30, 0xC8	; 200
    255a:	f4 e0       	ldi	r31, 0x04	; 4
    255c:	80 81       	ld	r24, Z
    255e:	82 60       	ori	r24, 0x02	; 2
    2560:	80 83       	st	Z, r24
    2562:	10 92 6c 22 	sts	0x226C, r1	; 0x80226c <udd_b_idle>
    2566:	80 91 6d 2e 	lds	r24, 0x2E6D	; 0x802e6d <sleepmgr_locks+0x5>
    256a:	8f 3f       	cpi	r24, 0xFF	; 255
    256c:	09 f4       	brne	.+2      	; 0x2570 <udd_enable+0xf0>
    256e:	ff cf       	rjmp	.-2      	; 0x256e <udd_enable+0xee>
    2570:	9f b7       	in	r25, 0x3f	; 63
    2572:	f8 94       	cli
    2574:	e8 e6       	ldi	r30, 0x68	; 104
    2576:	fe e2       	ldi	r31, 0x2E	; 46
    2578:	85 81       	ldd	r24, Z+5	; 0x05
    257a:	8f 5f       	subi	r24, 0xFF	; 255
    257c:	85 83       	std	Z+5, r24	; 0x05
    257e:	9f bf       	out	0x3f, r25	; 63
    2580:	5c df       	rcall	.-328    	; 0x243a <udd_attach>
    2582:	cf bf       	out	0x3f, r28	; 63
    2584:	df 91       	pop	r29
    2586:	cf 91       	pop	r28
    2588:	08 95       	ret

0000258a <udd_set_address>:
    258a:	80 93 c3 04 	sts	0x04C3, r24	; 0x8004c3 <__TEXT_REGION_LENGTH__+0x7004c3>
    258e:	08 95       	ret

00002590 <udd_getaddress>:
    2590:	80 91 c3 04 	lds	r24, 0x04C3	; 0x8004c3 <__TEXT_REGION_LENGTH__+0x7004c3>
    2594:	08 95       	ret

00002596 <udd_set_setup_payload>:
    2596:	ea e7       	ldi	r30, 0x7A	; 122
    2598:	f4 e2       	ldi	r31, 0x24	; 36
    259a:	80 87       	std	Z+8, r24	; 0x08
    259c:	91 87       	std	Z+9, r25	; 0x09
    259e:	62 87       	std	Z+10, r22	; 0x0a
    25a0:	73 87       	std	Z+11, r23	; 0x0b
    25a2:	08 95       	ret

000025a4 <udd_ep_alloc>:
    25a4:	28 2f       	mov	r18, r24
    25a6:	2f 70       	andi	r18, 0x0F	; 15
    25a8:	30 e0       	ldi	r19, 0x00	; 0
    25aa:	22 0f       	add	r18, r18
    25ac:	33 1f       	adc	r19, r19
    25ae:	08 2e       	mov	r0, r24
    25b0:	00 0c       	add	r0, r0
    25b2:	99 0b       	sbc	r25, r25
    25b4:	88 27       	eor	r24, r24
    25b6:	99 0f       	add	r25, r25
    25b8:	88 1f       	adc	r24, r24
    25ba:	99 27       	eor	r25, r25
    25bc:	82 0f       	add	r24, r18
    25be:	93 1f       	adc	r25, r19
    25c0:	fc 01       	movw	r30, r24
    25c2:	ee 0f       	add	r30, r30
    25c4:	ff 1f       	adc	r31, r31
    25c6:	ee 0f       	add	r30, r30
    25c8:	ff 1f       	adc	r31, r31
    25ca:	ee 0f       	add	r30, r30
    25cc:	ff 1f       	adc	r31, r31
    25ce:	e8 5e       	subi	r30, 0xE8	; 232
    25d0:	fd 4d       	sbci	r31, 0xDD	; 221
    25d2:	21 89       	ldd	r18, Z+17	; 0x11
    25d4:	20 7c       	andi	r18, 0xC0	; 192
    25d6:	09 f0       	breq	.+2      	; 0x25da <udd_ep_alloc+0x36>
    25d8:	58 c0       	rjmp	.+176    	; 0x268a <udd_ep_alloc+0xe6>
    25da:	63 70       	andi	r22, 0x03	; 3
    25dc:	61 30       	cpi	r22, 0x01	; 1
    25de:	11 f0       	breq	.+4      	; 0x25e4 <udd_ep_alloc+0x40>
    25e0:	18 f4       	brcc	.+6      	; 0x25e8 <udd_ep_alloc+0x44>
    25e2:	04 c0       	rjmp	.+8      	; 0x25ec <udd_ep_alloc+0x48>
    25e4:	20 ec       	ldi	r18, 0xC0	; 192
    25e6:	03 c0       	rjmp	.+6      	; 0x25ee <udd_ep_alloc+0x4a>
    25e8:	20 e8       	ldi	r18, 0x80	; 128
    25ea:	01 c0       	rjmp	.+2      	; 0x25ee <udd_ep_alloc+0x4a>
    25ec:	20 e4       	ldi	r18, 0x40	; 64
    25ee:	40 38       	cpi	r20, 0x80	; 128
    25f0:	51 05       	cpc	r21, r1
    25f2:	e9 f0       	breq	.+58     	; 0x262e <udd_ep_alloc+0x8a>
    25f4:	50 f4       	brcc	.+20     	; 0x260a <udd_ep_alloc+0x66>
    25f6:	40 32       	cpi	r20, 0x20	; 32
    25f8:	51 05       	cpc	r21, r1
    25fa:	a9 f0       	breq	.+42     	; 0x2626 <udd_ep_alloc+0x82>
    25fc:	40 34       	cpi	r20, 0x40	; 64
    25fe:	51 05       	cpc	r21, r1
    2600:	a1 f0       	breq	.+40     	; 0x262a <udd_ep_alloc+0x86>
    2602:	40 31       	cpi	r20, 0x10	; 16
    2604:	51 05       	cpc	r21, r1
    2606:	d9 f4       	brne	.+54     	; 0x263e <udd_ep_alloc+0x9a>
    2608:	0c c0       	rjmp	.+24     	; 0x2622 <udd_ep_alloc+0x7e>
    260a:	41 15       	cp	r20, r1
    260c:	32 e0       	ldi	r19, 0x02	; 2
    260e:	53 07       	cpc	r21, r19
    2610:	91 f0       	breq	.+36     	; 0x2636 <udd_ep_alloc+0x92>
    2612:	4f 3f       	cpi	r20, 0xFF	; 255
    2614:	33 e0       	ldi	r19, 0x03	; 3
    2616:	53 07       	cpc	r21, r19
    2618:	81 f0       	breq	.+32     	; 0x263a <udd_ep_alloc+0x96>
    261a:	41 15       	cp	r20, r1
    261c:	51 40       	sbci	r21, 0x01	; 1
    261e:	79 f4       	brne	.+30     	; 0x263e <udd_ep_alloc+0x9a>
    2620:	08 c0       	rjmp	.+16     	; 0x2632 <udd_ep_alloc+0x8e>
    2622:	41 e0       	ldi	r20, 0x01	; 1
    2624:	0d c0       	rjmp	.+26     	; 0x2640 <udd_ep_alloc+0x9c>
    2626:	42 e0       	ldi	r20, 0x02	; 2
    2628:	0b c0       	rjmp	.+22     	; 0x2640 <udd_ep_alloc+0x9c>
    262a:	43 e0       	ldi	r20, 0x03	; 3
    262c:	09 c0       	rjmp	.+18     	; 0x2640 <udd_ep_alloc+0x9c>
    262e:	44 e0       	ldi	r20, 0x04	; 4
    2630:	07 c0       	rjmp	.+14     	; 0x2640 <udd_ep_alloc+0x9c>
    2632:	45 e0       	ldi	r20, 0x05	; 5
    2634:	05 c0       	rjmp	.+10     	; 0x2640 <udd_ep_alloc+0x9c>
    2636:	46 e0       	ldi	r20, 0x06	; 6
    2638:	03 c0       	rjmp	.+6      	; 0x2640 <udd_ep_alloc+0x9c>
    263a:	47 e0       	ldi	r20, 0x07	; 7
    263c:	01 c0       	rjmp	.+2      	; 0x2640 <udd_ep_alloc+0x9c>
    263e:	40 e0       	ldi	r20, 0x00	; 0
    2640:	fc 01       	movw	r30, r24
    2642:	ee 0f       	add	r30, r30
    2644:	ff 1f       	adc	r31, r31
    2646:	ee 0f       	add	r30, r30
    2648:	ff 1f       	adc	r31, r31
    264a:	ee 0f       	add	r30, r30
    264c:	ff 1f       	adc	r31, r31
    264e:	e8 5e       	subi	r30, 0xE8	; 232
    2650:	fd 4d       	sbci	r31, 0xDD	; 221
    2652:	11 8a       	std	Z+17, r1	; 0x11
    2654:	dc 01       	movw	r26, r24
    2656:	aa 0f       	add	r26, r26
    2658:	bb 1f       	adc	r27, r27
    265a:	aa 0f       	add	r26, r26
    265c:	bb 1f       	adc	r27, r27
    265e:	aa 0f       	add	r26, r26
    2660:	bb 1f       	adc	r27, r27
    2662:	a8 5d       	subi	r26, 0xD8	; 216
    2664:	bd 4d       	sbci	r27, 0xDD	; 221
    2666:	36 e0       	ldi	r19, 0x06	; 6
    2668:	3c 93       	st	X, r19
    266a:	24 2b       	or	r18, r20
    266c:	21 8b       	std	Z+17, r18	; 0x11
    266e:	88 0f       	add	r24, r24
    2670:	99 1f       	adc	r25, r25
    2672:	88 0f       	add	r24, r24
    2674:	99 1f       	adc	r25, r25
    2676:	88 0f       	add	r24, r24
    2678:	99 1f       	adc	r25, r25
    267a:	fc 01       	movw	r30, r24
    267c:	e8 5e       	subi	r30, 0xE8	; 232
    267e:	fd 4d       	sbci	r31, 0xDD	; 221
    2680:	81 89       	ldd	r24, Z+17	; 0x11
    2682:	80 62       	ori	r24, 0x20	; 32
    2684:	81 8b       	std	Z+17, r24	; 0x11
    2686:	81 e0       	ldi	r24, 0x01	; 1
    2688:	08 95       	ret
    268a:	80 e0       	ldi	r24, 0x00	; 0
    268c:	08 95       	ret

0000268e <udd_ep_is_halted>:
    268e:	e8 2f       	mov	r30, r24
    2690:	ef 70       	andi	r30, 0x0F	; 15
    2692:	f0 e0       	ldi	r31, 0x00	; 0
    2694:	ee 0f       	add	r30, r30
    2696:	ff 1f       	adc	r31, r31
    2698:	08 2e       	mov	r0, r24
    269a:	00 0c       	add	r0, r0
    269c:	99 0b       	sbc	r25, r25
    269e:	88 27       	eor	r24, r24
    26a0:	99 0f       	add	r25, r25
    26a2:	88 1f       	adc	r24, r24
    26a4:	99 27       	eor	r25, r25
    26a6:	e8 0f       	add	r30, r24
    26a8:	f9 1f       	adc	r31, r25
    26aa:	ee 0f       	add	r30, r30
    26ac:	ff 1f       	adc	r31, r31
    26ae:	ee 0f       	add	r30, r30
    26b0:	ff 1f       	adc	r31, r31
    26b2:	ee 0f       	add	r30, r30
    26b4:	ff 1f       	adc	r31, r31
    26b6:	e8 5e       	subi	r30, 0xE8	; 232
    26b8:	fd 4d       	sbci	r31, 0xDD	; 221
    26ba:	81 89       	ldd	r24, Z+17	; 0x11
    26bc:	82 fb       	bst	r24, 2
    26be:	88 27       	eor	r24, r24
    26c0:	80 f9       	bld	r24, 0
    26c2:	08 95       	ret

000026c4 <udd_ep_clear_halt>:
    26c4:	28 2f       	mov	r18, r24
    26c6:	2f 70       	andi	r18, 0x0F	; 15
    26c8:	30 e0       	ldi	r19, 0x00	; 0
    26ca:	a9 01       	movw	r20, r18
    26cc:	44 0f       	add	r20, r20
    26ce:	55 1f       	adc	r21, r21
    26d0:	28 2f       	mov	r18, r24
    26d2:	08 2e       	mov	r0, r24
    26d4:	00 0c       	add	r0, r0
    26d6:	33 0b       	sbc	r19, r19
    26d8:	22 27       	eor	r18, r18
    26da:	33 0f       	add	r19, r19
    26dc:	22 1f       	adc	r18, r18
    26de:	33 27       	eor	r19, r19
    26e0:	24 0f       	add	r18, r20
    26e2:	35 1f       	adc	r19, r21
    26e4:	f9 01       	movw	r30, r18
    26e6:	ee 0f       	add	r30, r30
    26e8:	ff 1f       	adc	r31, r31
    26ea:	ee 0f       	add	r30, r30
    26ec:	ff 1f       	adc	r31, r31
    26ee:	ee 0f       	add	r30, r30
    26f0:	ff 1f       	adc	r31, r31
    26f2:	e8 5e       	subi	r30, 0xE8	; 232
    26f4:	fd 4d       	sbci	r31, 0xDD	; 221
    26f6:	91 89       	ldd	r25, Z+17	; 0x11
    26f8:	92 ff       	sbrs	r25, 2
    26fa:	17 c0       	rjmp	.+46     	; 0x272a <udd_ep_clear_halt+0x66>
    26fc:	22 0f       	add	r18, r18
    26fe:	33 1f       	adc	r19, r19
    2700:	22 0f       	add	r18, r18
    2702:	33 1f       	adc	r19, r19
    2704:	22 0f       	add	r18, r18
    2706:	33 1f       	adc	r19, r19
    2708:	f9 01       	movw	r30, r18
    270a:	e8 5e       	subi	r30, 0xE8	; 232
    270c:	fd 4d       	sbci	r31, 0xDD	; 221
    270e:	91 89       	ldd	r25, Z+17	; 0x11
    2710:	9b 7f       	andi	r25, 0xFB	; 251
    2712:	91 8b       	std	Z+17, r25	; 0x11
    2714:	ae dc       	rcall	.-1700   	; 0x2072 <udd_ep_get_job>
    2716:	fc 01       	movw	r30, r24
    2718:	80 81       	ld	r24, Z
    271a:	80 ff       	sbrs	r24, 0
    271c:	06 c0       	rjmp	.+12     	; 0x272a <udd_ep_clear_halt+0x66>
    271e:	8e 7f       	andi	r24, 0xFE	; 254
    2720:	80 83       	st	Z, r24
    2722:	07 80       	ldd	r0, Z+7	; 0x07
    2724:	f0 85       	ldd	r31, Z+8	; 0x08
    2726:	e0 2d       	mov	r30, r0
    2728:	09 95       	icall
    272a:	81 e0       	ldi	r24, 0x01	; 1
    272c:	08 95       	ret

0000272e <udd_ep_run>:
    272e:	7f 92       	push	r7
    2730:	8f 92       	push	r8
    2732:	9f 92       	push	r9
    2734:	af 92       	push	r10
    2736:	bf 92       	push	r11
    2738:	cf 92       	push	r12
    273a:	df 92       	push	r13
    273c:	ef 92       	push	r14
    273e:	ff 92       	push	r15
    2740:	0f 93       	push	r16
    2742:	1f 93       	push	r17
    2744:	cf 93       	push	r28
    2746:	df 93       	push	r29
    2748:	98 2e       	mov	r9, r24
    274a:	86 2e       	mov	r8, r22
    274c:	6a 01       	movw	r12, r20
    274e:	79 01       	movw	r14, r18
    2750:	90 dc       	rcall	.-1760   	; 0x2072 <udd_ep_get_job>
    2752:	5c 01       	movw	r10, r24
    2754:	79 2c       	mov	r7, r9
    2756:	77 1c       	adc	r7, r7
    2758:	77 24       	eor	r7, r7
    275a:	77 1c       	adc	r7, r7
    275c:	c9 2d       	mov	r28, r9
    275e:	cf 70       	andi	r28, 0x0F	; 15
    2760:	d0 e0       	ldi	r29, 0x00	; 0
    2762:	cc 0f       	add	r28, r28
    2764:	dd 1f       	adc	r29, r29
    2766:	c7 0d       	add	r28, r7
    2768:	d1 1d       	adc	r29, r1
    276a:	fe 01       	movw	r30, r28
    276c:	ee 0f       	add	r30, r30
    276e:	ff 1f       	adc	r31, r31
    2770:	ee 0f       	add	r30, r30
    2772:	ff 1f       	adc	r31, r31
    2774:	ee 0f       	add	r30, r30
    2776:	ff 1f       	adc	r31, r31
    2778:	e8 5e       	subi	r30, 0xE8	; 232
    277a:	fd 4d       	sbci	r31, 0xDD	; 221
    277c:	81 89       	ldd	r24, Z+17	; 0x11
    277e:	80 7c       	andi	r24, 0xC0	; 192
    2780:	09 f4       	brne	.+2      	; 0x2784 <udd_ep_run+0x56>
    2782:	7d c0       	rjmp	.+250    	; 0x287e <udd_ep_run+0x150>
    2784:	fe 01       	movw	r30, r28
    2786:	ee 0f       	add	r30, r30
    2788:	ff 1f       	adc	r31, r31
    278a:	ee 0f       	add	r30, r30
    278c:	ff 1f       	adc	r31, r31
    278e:	ee 0f       	add	r30, r30
    2790:	ff 1f       	adc	r31, r31
    2792:	e8 5e       	subi	r30, 0xE8	; 232
    2794:	fd 4d       	sbci	r31, 0xDD	; 221
    2796:	81 89       	ldd	r24, Z+17	; 0x11
    2798:	80 7c       	andi	r24, 0xC0	; 192
    279a:	80 3c       	cpi	r24, 0xC0	; 192
    279c:	61 f0       	breq	.+24     	; 0x27b6 <udd_ep_run+0x88>
    279e:	fe 01       	movw	r30, r28
    27a0:	ee 0f       	add	r30, r30
    27a2:	ff 1f       	adc	r31, r31
    27a4:	ee 0f       	add	r30, r30
    27a6:	ff 1f       	adc	r31, r31
    27a8:	ee 0f       	add	r30, r30
    27aa:	ff 1f       	adc	r31, r31
    27ac:	e8 5e       	subi	r30, 0xE8	; 232
    27ae:	fd 4d       	sbci	r31, 0xDD	; 221
    27b0:	81 89       	ldd	r24, Z+17	; 0x11
    27b2:	82 fd       	sbrc	r24, 2
    27b4:	66 c0       	rjmp	.+204    	; 0x2882 <udd_ep_run+0x154>
    27b6:	8f b7       	in	r24, 0x3f	; 63
    27b8:	f8 94       	cli
    27ba:	f5 01       	movw	r30, r10
    27bc:	90 81       	ld	r25, Z
    27be:	90 ff       	sbrs	r25, 0
    27c0:	03 c0       	rjmp	.+6      	; 0x27c8 <udd_ep_run+0x9a>
    27c2:	8f bf       	out	0x3f, r24	; 63
    27c4:	71 2c       	mov	r7, r1
    27c6:	5e c0       	rjmp	.+188    	; 0x2884 <udd_ep_run+0x156>
    27c8:	f5 01       	movw	r30, r10
    27ca:	90 81       	ld	r25, Z
    27cc:	91 60       	ori	r25, 0x01	; 1
    27ce:	90 83       	st	Z, r25
    27d0:	8f bf       	out	0x3f, r24	; 63
    27d2:	c1 82       	std	Z+1, r12	; 0x01
    27d4:	d2 82       	std	Z+2, r13	; 0x02
    27d6:	e3 82       	std	Z+3, r14	; 0x03
    27d8:	f4 82       	std	Z+4, r15	; 0x04
    27da:	15 82       	std	Z+5, r1	; 0x05
    27dc:	16 82       	std	Z+6, r1	; 0x06
    27de:	07 83       	std	Z+7, r16	; 0x07
    27e0:	10 87       	std	Z+8, r17	; 0x08
    27e2:	81 10       	cpse	r8, r1
    27e4:	06 c0       	rjmp	.+12     	; 0x27f2 <udd_ep_run+0xc4>
    27e6:	91 e0       	ldi	r25, 0x01	; 1
    27e8:	e1 14       	cp	r14, r1
    27ea:	f1 04       	cpc	r15, r1
    27ec:	19 f0       	breq	.+6      	; 0x27f4 <udd_ep_run+0xc6>
    27ee:	90 e0       	ldi	r25, 0x00	; 0
    27f0:	01 c0       	rjmp	.+2      	; 0x27f4 <udd_ep_run+0xc6>
    27f2:	91 e0       	ldi	r25, 0x01	; 1
    27f4:	f5 01       	movw	r30, r10
    27f6:	80 81       	ld	r24, Z
    27f8:	90 fb       	bst	r25, 0
    27fa:	81 f9       	bld	r24, 1
    27fc:	8b 7f       	andi	r24, 0xFB	; 251
    27fe:	80 83       	st	Z, r24
    2800:	77 20       	and	r7, r7
    2802:	59 f0       	breq	.+22     	; 0x281a <udd_ep_run+0xec>
    2804:	cc 0f       	add	r28, r28
    2806:	dd 1f       	adc	r29, r29
    2808:	cc 0f       	add	r28, r28
    280a:	dd 1f       	adc	r29, r29
    280c:	cc 0f       	add	r28, r28
    280e:	dd 1f       	adc	r29, r29
    2810:	c8 5e       	subi	r28, 0xE8	; 232
    2812:	dd 4d       	sbci	r29, 0xDD	; 221
    2814:	1e 8a       	std	Y+22, r1	; 0x16
    2816:	1f 8a       	std	Y+23, r1	; 0x17
    2818:	2d c0       	rjmp	.+90     	; 0x2874 <udd_ep_run+0x146>
    281a:	fe 01       	movw	r30, r28
    281c:	ee 0f       	add	r30, r30
    281e:	ff 1f       	adc	r31, r31
    2820:	ee 0f       	add	r30, r30
    2822:	ff 1f       	adc	r31, r31
    2824:	ee 0f       	add	r30, r30
    2826:	ff 1f       	adc	r31, r31
    2828:	e8 5e       	subi	r30, 0xE8	; 232
    282a:	fd 4d       	sbci	r31, 0xDD	; 221
    282c:	81 89       	ldd	r24, Z+17	; 0x11
    282e:	80 7c       	andi	r24, 0xC0	; 192
    2830:	80 3c       	cpi	r24, 0xC0	; 192
    2832:	a1 f4       	brne	.+40     	; 0x285c <udd_ep_run+0x12e>
    2834:	ce 01       	movw	r24, r28
    2836:	88 0f       	add	r24, r24
    2838:	99 1f       	adc	r25, r25
    283a:	88 0f       	add	r24, r24
    283c:	99 1f       	adc	r25, r25
    283e:	88 0f       	add	r24, r24
    2840:	99 1f       	adc	r25, r25
    2842:	88 5d       	subi	r24, 0xD8	; 216
    2844:	9d 4d       	sbci	r25, 0xDD	; 221
    2846:	ef db       	rcall	.-2082   	; 0x2026 <udd_ep_get_size>
    2848:	bc 01       	movw	r22, r24
    284a:	c7 01       	movw	r24, r14
    284c:	60 d2       	rcall	.+1216   	; 0x2d0e <__udivmodhi4>
    284e:	89 2b       	or	r24, r25
    2850:	29 f0       	breq	.+10     	; 0x285c <udd_ep_run+0x12e>
    2852:	f5 01       	movw	r30, r10
    2854:	80 81       	ld	r24, Z
    2856:	8e 7f       	andi	r24, 0xFE	; 254
    2858:	80 83       	st	Z, r24
    285a:	14 c0       	rjmp	.+40     	; 0x2884 <udd_ep_run+0x156>
    285c:	cc 0f       	add	r28, r28
    285e:	dd 1f       	adc	r29, r29
    2860:	cc 0f       	add	r28, r28
    2862:	dd 1f       	adc	r29, r29
    2864:	cc 0f       	add	r28, r28
    2866:	dd 1f       	adc	r29, r29
    2868:	c8 5e       	subi	r28, 0xE8	; 232
    286a:	dd 4d       	sbci	r29, 0xDD	; 221
    286c:	1a 8a       	std	Y+18, r1	; 0x12
    286e:	1b 8a       	std	Y+19, r1	; 0x13
    2870:	1e 8a       	std	Y+22, r1	; 0x16
    2872:	1f 8a       	std	Y+23, r1	; 0x17
    2874:	89 2d       	mov	r24, r9
    2876:	87 dc       	rcall	.-1778   	; 0x2186 <udd_ep_trans_complet>
    2878:	77 24       	eor	r7, r7
    287a:	73 94       	inc	r7
    287c:	03 c0       	rjmp	.+6      	; 0x2884 <udd_ep_run+0x156>
    287e:	71 2c       	mov	r7, r1
    2880:	01 c0       	rjmp	.+2      	; 0x2884 <udd_ep_run+0x156>
    2882:	71 2c       	mov	r7, r1
    2884:	87 2d       	mov	r24, r7
    2886:	df 91       	pop	r29
    2888:	cf 91       	pop	r28
    288a:	1f 91       	pop	r17
    288c:	0f 91       	pop	r16
    288e:	ff 90       	pop	r15
    2890:	ef 90       	pop	r14
    2892:	df 90       	pop	r13
    2894:	cf 90       	pop	r12
    2896:	bf 90       	pop	r11
    2898:	af 90       	pop	r10
    289a:	9f 90       	pop	r9
    289c:	8f 90       	pop	r8
    289e:	7f 90       	pop	r7
    28a0:	08 95       	ret

000028a2 <udd_ep_abort>:
    28a2:	ff 92       	push	r15
    28a4:	0f 93       	push	r16
    28a6:	1f 93       	push	r17
    28a8:	cf 93       	push	r28
    28aa:	df 93       	push	r29
    28ac:	18 2f       	mov	r17, r24
    28ae:	f8 2e       	mov	r15, r24
    28b0:	ff 1c       	adc	r15, r15
    28b2:	ff 24       	eor	r15, r15
    28b4:	ff 1c       	adc	r15, r15
    28b6:	c8 2f       	mov	r28, r24
    28b8:	cf 70       	andi	r28, 0x0F	; 15
    28ba:	d0 e0       	ldi	r29, 0x00	; 0
    28bc:	cc 0f       	add	r28, r28
    28be:	dd 1f       	adc	r29, r29
    28c0:	cf 0d       	add	r28, r15
    28c2:	d1 1d       	adc	r29, r1
    28c4:	d6 db       	rcall	.-2132   	; 0x2072 <udd_ep_get_job>
    28c6:	dc 01       	movw	r26, r24
    28c8:	fe 01       	movw	r30, r28
    28ca:	ee 0f       	add	r30, r30
    28cc:	ff 1f       	adc	r31, r31
    28ce:	ee 0f       	add	r30, r30
    28d0:	ff 1f       	adc	r31, r31
    28d2:	ee 0f       	add	r30, r30
    28d4:	ff 1f       	adc	r31, r31
    28d6:	e8 5d       	subi	r30, 0xD8	; 216
    28d8:	fd 4d       	sbci	r31, 0xDD	; 221
    28da:	02 e0       	ldi	r16, 0x02	; 2
    28dc:	05 93       	las	Z, r16
    28de:	8c 91       	ld	r24, X
    28e0:	80 ff       	sbrs	r24, 0
    28e2:	22 c0       	rjmp	.+68     	; 0x2928 <udd_ep_abort+0x86>
    28e4:	8e 7f       	andi	r24, 0xFE	; 254
    28e6:	8c 93       	st	X, r24
    28e8:	17 96       	adiw	r26, 0x07	; 7
    28ea:	ed 91       	ld	r30, X+
    28ec:	fc 91       	ld	r31, X
    28ee:	18 97       	sbiw	r26, 0x08	; 8
    28f0:	30 97       	sbiw	r30, 0x00	; 0
    28f2:	d1 f0       	breq	.+52     	; 0x2928 <udd_ep_abort+0x86>
    28f4:	ff 20       	and	r15, r15
    28f6:	59 f0       	breq	.+22     	; 0x290e <udd_ep_abort+0x6c>
    28f8:	cc 0f       	add	r28, r28
    28fa:	dd 1f       	adc	r29, r29
    28fc:	cc 0f       	add	r28, r28
    28fe:	dd 1f       	adc	r29, r29
    2900:	cc 0f       	add	r28, r28
    2902:	dd 1f       	adc	r29, r29
    2904:	c8 5e       	subi	r28, 0xE8	; 232
    2906:	dd 4d       	sbci	r29, 0xDD	; 221
    2908:	6e 89       	ldd	r22, Y+22	; 0x16
    290a:	7f 89       	ldd	r23, Y+23	; 0x17
    290c:	0a c0       	rjmp	.+20     	; 0x2922 <udd_ep_abort+0x80>
    290e:	cc 0f       	add	r28, r28
    2910:	dd 1f       	adc	r29, r29
    2912:	cc 0f       	add	r28, r28
    2914:	dd 1f       	adc	r29, r29
    2916:	cc 0f       	add	r28, r28
    2918:	dd 1f       	adc	r29, r29
    291a:	c8 5e       	subi	r28, 0xE8	; 232
    291c:	dd 4d       	sbci	r29, 0xDD	; 221
    291e:	6a 89       	ldd	r22, Y+18	; 0x12
    2920:	7b 89       	ldd	r23, Y+19	; 0x13
    2922:	41 2f       	mov	r20, r17
    2924:	81 e0       	ldi	r24, 0x01	; 1
    2926:	09 95       	icall
    2928:	df 91       	pop	r29
    292a:	cf 91       	pop	r28
    292c:	1f 91       	pop	r17
    292e:	0f 91       	pop	r16
    2930:	ff 90       	pop	r15
    2932:	08 95       	ret

00002934 <udd_ep_free>:
    2934:	cf 93       	push	r28
    2936:	c8 2f       	mov	r28, r24
    2938:	b4 df       	rcall	.-152    	; 0x28a2 <udd_ep_abort>
    293a:	ec 2f       	mov	r30, r28
    293c:	ef 70       	andi	r30, 0x0F	; 15
    293e:	f0 e0       	ldi	r31, 0x00	; 0
    2940:	ee 0f       	add	r30, r30
    2942:	ff 1f       	adc	r31, r31
    2944:	8c 2f       	mov	r24, r28
    2946:	cc 0f       	add	r28, r28
    2948:	99 0b       	sbc	r25, r25
    294a:	88 27       	eor	r24, r24
    294c:	99 0f       	add	r25, r25
    294e:	88 1f       	adc	r24, r24
    2950:	99 27       	eor	r25, r25
    2952:	e8 0f       	add	r30, r24
    2954:	f9 1f       	adc	r31, r25
    2956:	ee 0f       	add	r30, r30
    2958:	ff 1f       	adc	r31, r31
    295a:	ee 0f       	add	r30, r30
    295c:	ff 1f       	adc	r31, r31
    295e:	ee 0f       	add	r30, r30
    2960:	ff 1f       	adc	r31, r31
    2962:	e8 5e       	subi	r30, 0xE8	; 232
    2964:	fd 4d       	sbci	r31, 0xDD	; 221
    2966:	11 8a       	std	Z+17, r1	; 0x11
    2968:	cf 91       	pop	r28
    296a:	08 95       	ret

0000296c <udd_ep_set_halt>:
    296c:	0f 93       	push	r16
    296e:	e8 2f       	mov	r30, r24
    2970:	ef 70       	andi	r30, 0x0F	; 15
    2972:	f0 e0       	ldi	r31, 0x00	; 0
    2974:	ee 0f       	add	r30, r30
    2976:	ff 1f       	adc	r31, r31
    2978:	28 2f       	mov	r18, r24
    297a:	08 2e       	mov	r0, r24
    297c:	00 0c       	add	r0, r0
    297e:	33 0b       	sbc	r19, r19
    2980:	22 27       	eor	r18, r18
    2982:	33 0f       	add	r19, r19
    2984:	22 1f       	adc	r18, r18
    2986:	33 27       	eor	r19, r19
    2988:	e2 0f       	add	r30, r18
    298a:	f3 1f       	adc	r31, r19
    298c:	df 01       	movw	r26, r30
    298e:	aa 0f       	add	r26, r26
    2990:	bb 1f       	adc	r27, r27
    2992:	aa 0f       	add	r26, r26
    2994:	bb 1f       	adc	r27, r27
    2996:	aa 0f       	add	r26, r26
    2998:	bb 1f       	adc	r27, r27
    299a:	a8 5e       	subi	r26, 0xE8	; 232
    299c:	bd 4d       	sbci	r27, 0xDD	; 221
    299e:	51 96       	adiw	r26, 0x11	; 17
    29a0:	9c 91       	ld	r25, X
    29a2:	51 97       	sbiw	r26, 0x11	; 17
    29a4:	94 60       	ori	r25, 0x04	; 4
    29a6:	51 96       	adiw	r26, 0x11	; 17
    29a8:	9c 93       	st	X, r25
    29aa:	ee 0f       	add	r30, r30
    29ac:	ff 1f       	adc	r31, r31
    29ae:	ee 0f       	add	r30, r30
    29b0:	ff 1f       	adc	r31, r31
    29b2:	ee 0f       	add	r30, r30
    29b4:	ff 1f       	adc	r31, r31
    29b6:	e8 5d       	subi	r30, 0xD8	; 216
    29b8:	fd 4d       	sbci	r31, 0xDD	; 221
    29ba:	01 e0       	ldi	r16, 0x01	; 1
    29bc:	06 93       	lac	Z, r16
    29be:	71 df       	rcall	.-286    	; 0x28a2 <udd_ep_abort>
    29c0:	81 e0       	ldi	r24, 0x01	; 1
    29c2:	0f 91       	pop	r16
    29c4:	08 95       	ret

000029c6 <__vector_125>:
 * USB bus event interrupt includes :
 * - USB line events SOF, reset, suspend, resume, wakeup
 * - endpoint control errors underflow, overflow, stall
 */
ISR(USB_BUSEVENT_vect)
{
    29c6:	1f 92       	push	r1
    29c8:	0f 92       	push	r0
    29ca:	0f b6       	in	r0, 0x3f	; 63
    29cc:	0f 92       	push	r0
    29ce:	11 24       	eor	r1, r1
    29d0:	0f 93       	push	r16
    29d2:	2f 93       	push	r18
    29d4:	3f 93       	push	r19
    29d6:	4f 93       	push	r20
    29d8:	5f 93       	push	r21
    29da:	6f 93       	push	r22
    29dc:	7f 93       	push	r23
    29de:	8f 93       	push	r24
    29e0:	9f 93       	push	r25
    29e2:	af 93       	push	r26
    29e4:	bf 93       	push	r27
    29e6:	ef 93       	push	r30
    29e8:	ff 93       	push	r31
	if (udd_is_start_of_frame_event()) {
    29ea:	80 91 cb 04 	lds	r24, 0x04CB	; 0x8004cb <__TEXT_REGION_LENGTH__+0x7004cb>
    29ee:	88 23       	and	r24, r24
    29f0:	44 f4       	brge	.+16     	; 0x2a02 <__vector_125+0x3c>
		udd_ack_start_of_frame_event();
    29f2:	80 e8       	ldi	r24, 0x80	; 128
    29f4:	80 93 ca 04 	sts	0x04CA, r24	; 0x8004ca <__TEXT_REGION_LENGTH__+0x7004ca>
		udc_sof_notify();
    29f8:	0e 94 7d 0b 	call	0x16fa	; 0x16fa <udc_sof_notify>
#ifdef UDC_SOF_EVENT
		UDC_SOF_EVENT();
    29fc:	0e 94 f8 03 	call	0x7f0	; 0x7f0 <main_sof_action>
#endif
		goto udd_interrupt_bus_event_end;
    2a00:	8a c0       	rjmp	.+276    	; 0x2b16 <__vector_125+0x150>
}

static bool udd_ctrl_interrupt_error(void)
{
	// Underflow only managed for control endpoint
	if (udd_is_underflow_event()) {
    2a02:	80 91 cb 04 	lds	r24, 0x04CB	; 0x8004cb <__TEXT_REGION_LENGTH__+0x7004cb>
    2a06:	82 ff       	sbrs	r24, 2
    2a08:	20 c0       	rjmp	.+64     	; 0x2a4a <__vector_125+0x84>
		udd_ack_underflow_event();
    2a0a:	84 e0       	ldi	r24, 0x04	; 4
    2a0c:	80 93 ca 04 	sts	0x04CA, r24	; 0x8004ca <__TEXT_REGION_LENGTH__+0x7004ca>
		if (udd_control_in_underflow()) {
    2a10:	80 91 30 22 	lds	r24, 0x2230	; 0x802230 <udd_sram+0x18>
    2a14:	86 ff       	sbrs	r24, 6
    2a16:	7f c0       	rjmp	.+254    	; 0x2b16 <__vector_125+0x150>
	udd_control_out_clear_NACK0();
}

static void udd_ctrl_underflow(void)
{
	if (udd_is_tc_event() || udd_ctrl_interrupt_tc_setup()) {
    2a18:	80 91 cc 04 	lds	r24, 0x04CC	; 0x8004cc <__TEXT_REGION_LENGTH__+0x7004cc>
    2a1c:	81 fd       	sbrc	r24, 1
    2a1e:	7b c0       	rjmp	.+246    	; 0x2b16 <__vector_125+0x150>
    2a20:	43 db       	rcall	.-2426   	; 0x20a8 <udd_ctrl_interrupt_tc_setup>
    2a22:	81 11       	cpse	r24, r1
    2a24:	78 c0       	rjmp	.+240    	; 0x2b16 <__vector_125+0x150>
		return; // underflow ignored if a transfer complete has been no processed
	}
	if (UDD_EPCTRL_DATA_OUT == udd_ep_control_state) {
    2a26:	80 91 17 22 	lds	r24, 0x2217	; 0x802217 <udd_ep_control_state>
    2a2a:	81 30       	cpi	r24, 0x01	; 1
    2a2c:	11 f4       	brne	.+4      	; 0x2a32 <__vector_125+0x6c>
		// Host want to stop OUT transaction
		// then stop to wait OUT data phase and wait IN ZLP handshake
		udd_ctrl_send_zlp_in();
    2a2e:	79 da       	rcall	.-2830   	; 0x1f22 <udd_ctrl_send_zlp_in>
    2a30:	72 c0       	rjmp	.+228    	; 0x2b16 <__vector_125+0x150>
	} else if (UDD_EPCTRL_HANDSHAKE_WAIT_OUT_ZLP == udd_ep_control_state) {
    2a32:	84 30       	cpi	r24, 0x04	; 4
    2a34:	09 f0       	breq	.+2      	; 0x2a38 <__vector_125+0x72>
    2a36:	6f c0       	rjmp	.+222    	; 0x2b16 <__vector_125+0x150>
		// A OUT handshake is waiting by device,
		// but host want extra IN data then stall extra IN data and following status stage
		udd_control_in_enable_stall();
    2a38:	e1 e3       	ldi	r30, 0x31	; 49
    2a3a:	f2 e2       	ldi	r31, 0x22	; 34
    2a3c:	04 e0       	ldi	r16, 0x04	; 4
    2a3e:	05 93       	las	Z, r16
		udd_control_out_enable_stall();
    2a40:	e9 e2       	ldi	r30, 0x29	; 41
    2a42:	f2 e2       	ldi	r31, 0x22	; 34
    2a44:	04 e0       	ldi	r16, 0x04	; 4
    2a46:	05 93       	las	Z, r16
    2a48:	66 c0       	rjmp	.+204    	; 0x2b16 <__vector_125+0x150>
			udd_ctrl_underflow();
		}
		return true;
	}
	// Overflow only managed for control endpoint
	if (udd_is_overflow_event()) {
    2a4a:	80 91 cb 04 	lds	r24, 0x04CB	; 0x8004cb <__TEXT_REGION_LENGTH__+0x7004cb>
    2a4e:	81 ff       	sbrs	r24, 1
    2a50:	5d c0       	rjmp	.+186    	; 0x2b0c <__vector_125+0x146>
		udd_ack_overflow_event();
    2a52:	82 e0       	ldi	r24, 0x02	; 2
    2a54:	80 93 ca 04 	sts	0x04CA, r24	; 0x8004ca <__TEXT_REGION_LENGTH__+0x7004ca>
		if (udd_control_out_overflow()) {
    2a58:	80 91 28 22 	lds	r24, 0x2228	; 0x802228 <udd_sram+0x10>
    2a5c:	86 ff       	sbrs	r24, 6
    2a5e:	5b c0       	rjmp	.+182    	; 0x2b16 <__vector_125+0x150>
	}
}

static void udd_ctrl_overflow(void)
{
	if (udd_is_tc_event() || udd_ctrl_interrupt_tc_setup()) {
    2a60:	80 91 cc 04 	lds	r24, 0x04CC	; 0x8004cc <__TEXT_REGION_LENGTH__+0x7004cc>
    2a64:	81 fd       	sbrc	r24, 1
    2a66:	57 c0       	rjmp	.+174    	; 0x2b16 <__vector_125+0x150>
    2a68:	1f db       	rcall	.-2498   	; 0x20a8 <udd_ctrl_interrupt_tc_setup>
    2a6a:	81 11       	cpse	r24, r1
    2a6c:	54 c0       	rjmp	.+168    	; 0x2b16 <__vector_125+0x150>
		return; // overflow ignored if a transfer complete has been no processed
	}
	if (UDD_EPCTRL_DATA_IN == udd_ep_control_state) {
    2a6e:	80 91 17 22 	lds	r24, 0x2217	; 0x802217 <udd_ep_control_state>
    2a72:	82 30       	cpi	r24, 0x02	; 2
    2a74:	41 f4       	brne	.+16     	; 0x2a86 <__vector_125+0xc0>
	udd_control_in_clear_NACK0();
}

static void udd_ctrl_send_zlp_out(void)
{
	udd_ep_control_state = UDD_EPCTRL_HANDSHAKE_WAIT_OUT_ZLP;
    2a76:	84 e0       	ldi	r24, 0x04	; 4
    2a78:	80 93 17 22 	sts	0x2217, r24	; 0x802217 <udd_ep_control_state>
	// Valid reception of OUT packet on control endpoint
	udd_control_out_clear_NACK0();
    2a7c:	e8 e2       	ldi	r30, 0x28	; 40
    2a7e:	f2 e2       	ldi	r31, 0x22	; 34
    2a80:	02 e0       	ldi	r16, 0x02	; 2
    2a82:	06 93       	lac	Z, r16
    2a84:	48 c0       	rjmp	.+144    	; 0x2b16 <__vector_125+0x150>
	}
	if (UDD_EPCTRL_DATA_IN == udd_ep_control_state) {
		// Host want to stop IN transaction
		// then stop to wait IN data phase and wait OUT ZLP handshake
		udd_ctrl_send_zlp_out();
	} else if (UDD_EPCTRL_HANDSHAKE_WAIT_IN_ZLP == udd_ep_control_state) {
    2a86:	83 30       	cpi	r24, 0x03	; 3
    2a88:	09 f0       	breq	.+2      	; 0x2a8c <__vector_125+0xc6>
    2a8a:	45 c0       	rjmp	.+138    	; 0x2b16 <__vector_125+0x150>
		// A IN handshake is waiting by device,
		// but host want extra OUT data then stall extra OUT data and following status stage
		udd_control_in_enable_stall();
    2a8c:	e1 e3       	ldi	r30, 0x31	; 49
    2a8e:	f2 e2       	ldi	r31, 0x22	; 34
    2a90:	04 e0       	ldi	r16, 0x04	; 4
    2a92:	05 93       	las	Z, r16
		udd_control_out_enable_stall();
    2a94:	e9 e2       	ldi	r30, 0x29	; 41
    2a96:	f2 e2       	ldi	r31, 0x22	; 34
    2a98:	04 e0       	ldi	r16, 0x04	; 4
    2a9a:	05 93       	las	Z, r16
    2a9c:	3c c0       	rjmp	.+120    	; 0x2b16 <__vector_125+0x150>

	if (udd_ctrl_interrupt_error()) {
		goto udd_interrupt_bus_event_end;
	}
	if (udd_is_reset_event()) {
		udd_ack_reset_event();
    2a9e:	80 e1       	ldi	r24, 0x10	; 16
    2aa0:	80 93 ca 04 	sts	0x04CA, r24	; 0x8004ca <__TEXT_REGION_LENGTH__+0x7004ca>
#if (0!=USB_DEVICE_MAX_EP)
		// Abort all endpoint jobs on going
		uint8_t i;
		for (i = 1; i < USB_DEVICE_MAX_EP; i++) {
			udd_ep_abort(i);
    2aa4:	81 e0       	ldi	r24, 0x01	; 1
    2aa6:	fd de       	rcall	.-518    	; 0x28a2 <udd_ep_abort>
			udd_ep_abort(i | USB_EP_DIR_IN);
    2aa8:	81 e8       	ldi	r24, 0x81	; 129
    2aaa:	fb de       	rcall	.-522    	; 0x28a2 <udd_ep_abort>
		udd_ack_reset_event();
#if (0!=USB_DEVICE_MAX_EP)
		// Abort all endpoint jobs on going
		uint8_t i;
		for (i = 1; i < USB_DEVICE_MAX_EP; i++) {
			udd_ep_abort(i);
    2aac:	82 e0       	ldi	r24, 0x02	; 2
    2aae:	f9 de       	rcall	.-526    	; 0x28a2 <udd_ep_abort>
			udd_ep_abort(i | USB_EP_DIR_IN);
    2ab0:	82 e8       	ldi	r24, 0x82	; 130
    2ab2:	f7 de       	rcall	.-530    	; 0x28a2 <udd_ep_abort>
		}
#endif
		udc_reset();
    2ab4:	0e 94 58 0b 	call	0x16b0	; 0x16b0 <udc_reset>

		// Reset USB address to 0
		udd_set_device_address(0);
    2ab8:	10 92 c3 04 	sts	0x04C3, r1	; 0x8004c3 <__TEXT_REGION_LENGTH__+0x7004c3>
#endif
	}

	// Enable endpoint
	ep_ctrl = udd_ep_get_ctrl(ep);
	udd_endpoint_disable(ep_ctrl);
    2abc:	e8 e1       	ldi	r30, 0x18	; 24
    2abe:	f2 e2       	ldi	r31, 0x22	; 34
    2ac0:	11 8a       	std	Z+17, r1	; 0x11
	udd_endpoint_clear_status(ep_ctrl);
    2ac2:	96 e0       	ldi	r25, 0x06	; 6
    2ac4:	90 8b       	std	Z+16, r25	; 0x10
	udd_endpoint_set_control(ep_ctrl, (uint8_t) type | (uint8_t) size);
    2ac6:	83 e4       	ldi	r24, 0x43	; 67
    2ac8:	81 8b       	std	Z+17, r24	; 0x11
#endif
	}

	// Enable endpoint
	ep_ctrl = udd_ep_get_ctrl(ep);
	udd_endpoint_disable(ep_ctrl);
    2aca:	11 8e       	std	Z+25, r1	; 0x19
	udd_endpoint_clear_status(ep_ctrl);
    2acc:	90 8f       	std	Z+24, r25	; 0x18
	udd_endpoint_set_control(ep_ctrl, (uint8_t) type | (uint8_t) size);
    2ace:	81 8f       	std	Z+25, r24	; 0x19
		udd_set_device_address(0);
		// Alloc and configure control endpoint
		udd_ep_init(0, USB_EP_TYPE_CONTROL, USB_DEVICE_EP_CTRL_SIZE);
		udd_ep_init(0 | USB_EP_DIR_IN, USB_EP_TYPE_CONTROL,
				USB_DEVICE_EP_CTRL_SIZE);
		udd_control_out_set_buf(&udd_ctrl_buffer);
    2ad0:	83 ed       	ldi	r24, 0xD3	; 211
    2ad2:	91 e2       	ldi	r25, 0x21	; 33
    2ad4:	84 8b       	std	Z+20, r24	; 0x14
    2ad6:	95 8b       	std	Z+21, r25	; 0x15
		// Reset endpoint control management
		udd_ctrl_init();
    2ad8:	ef d9       	rcall	.-3106   	; 0x1eb8 <udd_ctrl_init>
		goto udd_interrupt_bus_event_end;
    2ada:	1d c0       	rjmp	.+58     	; 0x2b16 <__vector_125+0x150>
	}

	if (udd_is_suspend_event()) {
    2adc:	80 91 cb 04 	lds	r24, 0x04CB	; 0x8004cb <__TEXT_REGION_LENGTH__+0x7004cb>
    2ae0:	86 ff       	sbrs	r24, 6
    2ae2:	08 c0       	rjmp	.+16     	; 0x2af4 <__vector_125+0x12e>
		udd_ack_suspend_event();
    2ae4:	80 e4       	ldi	r24, 0x40	; 64
    2ae6:	80 93 ca 04 	sts	0x04CA, r24	; 0x8004ca <__TEXT_REGION_LENGTH__+0x7004ca>
		udd_sleep_mode(false); // Enter in SUSPEND mode
    2aea:	80 e0       	ldi	r24, 0x00	; 0
    2aec:	bc d9       	rcall	.-3208   	; 0x1e66 <udd_sleep_mode>
#ifdef UDC_SUSPEND_EVENT
		UDC_SUSPEND_EVENT();
    2aee:	0e 94 f6 03 	call	0x7ec	; 0x7ec <main_suspend_action>
#endif
		goto udd_interrupt_bus_event_end;
    2af2:	11 c0       	rjmp	.+34     	; 0x2b16 <__vector_125+0x150>
	}

	if (udd_is_resume_event()) {
    2af4:	80 91 cb 04 	lds	r24, 0x04CB	; 0x8004cb <__TEXT_REGION_LENGTH__+0x7004cb>
    2af8:	85 ff       	sbrs	r24, 5
    2afa:	0d c0       	rjmp	.+26     	; 0x2b16 <__vector_125+0x150>
		udd_ack_resume_event();
    2afc:	80 e2       	ldi	r24, 0x20	; 32
    2afe:	80 93 ca 04 	sts	0x04CA, r24	; 0x8004ca <__TEXT_REGION_LENGTH__+0x7004ca>
		udd_sleep_mode(true); // Enter in power reduction mode
    2b02:	81 e0       	ldi	r24, 0x01	; 1
    2b04:	b0 d9       	rcall	.-3232   	; 0x1e66 <udd_sleep_mode>
#ifdef UDC_RESUME_EVENT
		UDC_RESUME_EVENT();
    2b06:	0e 94 f7 03 	call	0x7ee	; 0x7ee <main_resume_action>
#endif
		goto udd_interrupt_bus_event_end;
    2b0a:	05 c0       	rjmp	.+10     	; 0x2b16 <__vector_125+0x150>
	}

	if (udd_ctrl_interrupt_error()) {
		goto udd_interrupt_bus_event_end;
	}
	if (udd_is_reset_event()) {
    2b0c:	80 91 cb 04 	lds	r24, 0x04CB	; 0x8004cb <__TEXT_REGION_LENGTH__+0x7004cb>
    2b10:	84 fd       	sbrc	r24, 4
    2b12:	c5 cf       	rjmp	.-118    	; 0x2a9e <__vector_125+0xd8>
    2b14:	e3 cf       	rjmp	.-58     	; 0x2adc <__vector_125+0x116>
		goto udd_interrupt_bus_event_end;
	}

udd_interrupt_bus_event_end:
	return;
}
    2b16:	ff 91       	pop	r31
    2b18:	ef 91       	pop	r30
    2b1a:	bf 91       	pop	r27
    2b1c:	af 91       	pop	r26
    2b1e:	9f 91       	pop	r25
    2b20:	8f 91       	pop	r24
    2b22:	7f 91       	pop	r23
    2b24:	6f 91       	pop	r22
    2b26:	5f 91       	pop	r21
    2b28:	4f 91       	pop	r20
    2b2a:	3f 91       	pop	r19
    2b2c:	2f 91       	pop	r18
    2b2e:	0f 91       	pop	r16
    2b30:	0f 90       	pop	r0
    2b32:	0f be       	out	0x3f, r0	; 63
    2b34:	0f 90       	pop	r0
    2b36:	1f 90       	pop	r1
    2b38:	18 95       	reti

00002b3a <__vector_126>:
 * \brief Function called by USB transfer complete interrupt
 *
 * USB transfer complete interrupt includes events about endpoint transfer on all endpoints.
 */
ISR(USB_TRNCOMPL_vect)
{
    2b3a:	1f 92       	push	r1
    2b3c:	0f 92       	push	r0
    2b3e:	0f b6       	in	r0, 0x3f	; 63
    2b40:	0f 92       	push	r0
    2b42:	11 24       	eor	r1, r1
    2b44:	0f 93       	push	r16
    2b46:	1f 93       	push	r17
    2b48:	2f 93       	push	r18
    2b4a:	3f 93       	push	r19
    2b4c:	4f 93       	push	r20
    2b4e:	5f 93       	push	r21
    2b50:	6f 93       	push	r22
    2b52:	7f 93       	push	r23
    2b54:	8f 93       	push	r24
    2b56:	9f 93       	push	r25
    2b58:	af 93       	push	r26
    2b5a:	bf 93       	push	r27
    2b5c:	cf 93       	push	r28
    2b5e:	df 93       	push	r29
    2b60:	ef 93       	push	r30
    2b62:	ff 93       	push	r31
	int8_t rp;
	UDD_EP_t *ep_ctrl;
	udd_ep_id_t ep;
#endif

	if (!udd_is_tc_event()) {
    2b64:	80 91 cc 04 	lds	r24, 0x04CC	; 0x8004cc <__TEXT_REGION_LENGTH__+0x7004cc>
    2b68:	81 fd       	sbrc	r24, 1
    2b6a:	03 c0       	rjmp	.+6      	; 0x2b72 <__vector_126+0x38>
		// If no other transfer complete
		// then check reception of SETUP packet on control endpoint
		if (udd_ctrl_interrupt_tc_setup()) {
    2b6c:	9d da       	rcall	.-2758   	; 0x20a8 <udd_ctrl_interrupt_tc_setup>
    2b6e:	81 11       	cpse	r24, r1
    2b70:	b9 c0       	rjmp	.+370    	; 0x2ce4 <__vector_126+0x1aa>
			goto udd_interrupt_tc_end;
		}
		Assert(false);
	}
	// Check IN/OUT transfer complete on all endpoints
	udd_ack_tc_event();
    2b72:	82 e0       	ldi	r24, 0x02	; 2
    2b74:	80 93 cc 04 	sts	0x04CC, r24	; 0x8004cc <__TEXT_REGION_LENGTH__+0x7004cc>

#if (0!=USB_DEVICE_MAX_EP)
	//** Decode TC FIFO
	// Compute ep addr
	rp = udd_get_fifo_rp();
    2b78:	80 91 c5 04 	lds	r24, 0x04C5	; 0x8004c5 <__TEXT_REGION_LENGTH__+0x7004c5>
	i_fifo = 2 * (1 + ~rp);
    2b7c:	81 95       	neg	r24
    2b7e:	88 0f       	add	r24, r24
	ad = ((uint16_t) udd_sram.ep_ctrl) - i_fifo;
    2b80:	e8 e2       	ldi	r30, 0x28	; 40
    2b82:	f2 e2       	ldi	r31, 0x22	; 34
    2b84:	e8 1b       	sub	r30, r24
    2b86:	f1 09       	sbc	r31, r1
	p_ad = (uint16_t *) ad;
	// Compute ep
	ep_index = (((uint16_t) * p_ad - ((uint16_t) udd_sram.ep_ctrl)) >> 3);
    2b88:	20 81       	ld	r18, Z
    2b8a:	31 81       	ldd	r19, Z+1	; 0x01
    2b8c:	28 52       	subi	r18, 0x28	; 40
    2b8e:	32 42       	sbci	r19, 0x22	; 34
    2b90:	36 95       	lsr	r19
    2b92:	27 95       	ror	r18
    2b94:	36 95       	lsr	r19
    2b96:	27 95       	ror	r18
    2b98:	36 95       	lsr	r19
    2b9a:	27 95       	ror	r18
	ep = (ep_index / 2) + ((ep_index & 1) ? USB_EP_DIR_IN : 0);
    2b9c:	82 2f       	mov	r24, r18
    2b9e:	86 95       	lsr	r24
    2ba0:	20 fd       	sbrc	r18, 0
    2ba2:	02 c0       	rjmp	.+4      	; 0x2ba8 <__vector_126+0x6e>
    2ba4:	90 e0       	ldi	r25, 0x00	; 0
    2ba6:	01 c0       	rjmp	.+2      	; 0x2baa <__vector_126+0x70>
    2ba8:	90 e8       	ldi	r25, 0x80	; 128
    2baa:	89 0f       	add	r24, r25
	udd_endpoint_set_control(ep_ctrl, (uint8_t) type | (uint8_t) size);
}

static UDD_EP_t *udd_ep_get_ctrl(udd_ep_id_t ep)
{
	return &udd_sram.ep_ctrl[(2 * (ep & USB_EP_ADDR_MASK) +
    2bac:	e8 2f       	mov	r30, r24
    2bae:	ef 70       	andi	r30, 0x0F	; 15
    2bb0:	f0 e0       	ldi	r31, 0x00	; 0
    2bb2:	ee 0f       	add	r30, r30
    2bb4:	ff 1f       	adc	r31, r31
			((ep & USB_EP_DIR_IN) ? 1 : 0))];
    2bb6:	28 2f       	mov	r18, r24
    2bb8:	08 2e       	mov	r0, r24
    2bba:	00 0c       	add	r0, r0
    2bbc:	33 0b       	sbc	r19, r19
    2bbe:	22 27       	eor	r18, r18
    2bc0:	33 0f       	add	r19, r19
    2bc2:	22 1f       	adc	r18, r18
    2bc4:	33 27       	eor	r19, r19
	udd_endpoint_set_control(ep_ctrl, (uint8_t) type | (uint8_t) size);
}

static UDD_EP_t *udd_ep_get_ctrl(udd_ep_id_t ep)
{
	return &udd_sram.ep_ctrl[(2 * (ep & USB_EP_ADDR_MASK) +
    2bc6:	e2 0f       	add	r30, r18
    2bc8:	f3 1f       	adc	r31, r19
	ep = (ep_index / 2) + ((ep_index & 1) ? USB_EP_DIR_IN : 0);
	Assert(USB_DEVICE_MAX_EP >= (ep & USB_EP_ADDR_MASK));

	// Ack IT TC of endpoint
	ep_ctrl = udd_ep_get_ctrl(ep);
	if (!udd_endpoint_transfer_complete(ep_ctrl)) {
    2bca:	df 01       	movw	r26, r30
    2bcc:	aa 0f       	add	r26, r26
    2bce:	bb 1f       	adc	r27, r27
    2bd0:	aa 0f       	add	r26, r26
    2bd2:	bb 1f       	adc	r27, r27
    2bd4:	aa 0f       	add	r26, r26
    2bd6:	bb 1f       	adc	r27, r27
    2bd8:	a8 5d       	subi	r26, 0xD8	; 216
    2bda:	bd 4d       	sbci	r27, 0xDD	; 221
    2bdc:	9c 91       	ld	r25, X
    2bde:	95 ff       	sbrs	r25, 5
    2be0:	81 c0       	rjmp	.+258    	; 0x2ce4 <__vector_126+0x1aa>
		return; // Error, TC is generated by Multipacket transfer
	}
	udd_endpoint_ack_transfer_complete(ep_ctrl);
    2be2:	fd 01       	movw	r30, r26
    2be4:	00 e2       	ldi	r16, 0x20	; 32
    2be6:	06 93       	lac	Z, r16

	// Check status on control endpoint
	if (ep == 0) {
    2be8:	81 11       	cpse	r24, r1
    2bea:	77 c0       	rjmp	.+238    	; 0x2cda <__vector_126+0x1a0>

static void udd_ctrl_out_received(void)
{
	uint16_t nb_data;

	if (UDD_EPCTRL_HANDSHAKE_WAIT_OUT_ZLP == udd_ep_control_state) {
    2bec:	80 91 17 22 	lds	r24, 0x2217	; 0x802217 <udd_ep_control_state>
    2bf0:	84 30       	cpi	r24, 0x04	; 4
    2bf2:	19 f4       	brne	.+6      	; 0x2bfa <__vector_126+0xc0>
		// Valid end of setup request
		udd_ctrl_endofrequest();
    2bf4:	a4 d9       	rcall	.-3256   	; 0x1f3e <udd_ctrl_endofrequest>
		// Reinitializes control endpoint management
		udd_ctrl_init();
    2bf6:	60 d9       	rcall	.-3392   	; 0x1eb8 <udd_ctrl_init>
    2bf8:	75 c0       	rjmp	.+234    	; 0x2ce4 <__vector_126+0x1aa>
		return;
	}
	Assert(udd_ep_control_state == UDD_EPCTRL_DATA_OUT);

	// Read data received during OUT phase
	nb_data = udd_control_out_get_bytecnt();
    2bfa:	00 91 2a 22 	lds	r16, 0x222A	; 0x80222a <udd_sram+0x12>
    2bfe:	10 91 2b 22 	lds	r17, 0x222B	; 0x80222b <udd_sram+0x13>

	if (udd_g_ctrlreq.payload_size < (udd_ctrl_payload_nb_trans + nb_data)) {
    2c02:	80 91 84 24 	lds	r24, 0x2484	; 0x802484 <udd_g_ctrlreq+0xa>
    2c06:	90 91 85 24 	lds	r25, 0x2485	; 0x802485 <udd_g_ctrlreq+0xb>
    2c0a:	c0 91 13 22 	lds	r28, 0x2213	; 0x802213 <udd_ctrl_payload_nb_trans>
    2c0e:	d0 91 14 22 	lds	r29, 0x2214	; 0x802214 <udd_ctrl_payload_nb_trans+0x1>
    2c12:	9e 01       	movw	r18, r28
    2c14:	20 0f       	add	r18, r16
    2c16:	31 1f       	adc	r19, r17
    2c18:	82 17       	cp	r24, r18
    2c1a:	93 07       	cpc	r25, r19
    2c1c:	18 f4       	brcc	.+6      	; 0x2c24 <__vector_126+0xea>
		// Payload buffer too small, ignore data remaining
		nb_data = udd_g_ctrlreq.payload_size - udd_ctrl_payload_nb_trans;
    2c1e:	8c 01       	movw	r16, r24
    2c20:	0c 1b       	sub	r16, r28
    2c22:	1d 0b       	sbc	r17, r29
	}

	memcpy((uint8_t *) (udd_g_ctrlreq.payload + udd_ctrl_payload_nb_trans),
    2c24:	80 91 82 24 	lds	r24, 0x2482	; 0x802482 <udd_g_ctrlreq+0x8>
    2c28:	90 91 83 24 	lds	r25, 0x2483	; 0x802483 <udd_g_ctrlreq+0x9>
    2c2c:	a8 01       	movw	r20, r16
    2c2e:	63 ed       	ldi	r22, 0xD3	; 211
    2c30:	71 e2       	ldi	r23, 0x21	; 33
    2c32:	8c 0f       	add	r24, r28
    2c34:	9d 1f       	adc	r25, r29
    2c36:	a7 d0       	rcall	.+334    	; 0x2d86 <memcpy>
			udd_ctrl_buffer, nb_data);
	udd_ctrl_payload_nb_trans += nb_data;
    2c38:	c0 0f       	add	r28, r16
    2c3a:	d1 1f       	adc	r29, r17
    2c3c:	c0 93 13 22 	sts	0x2213, r28	; 0x802213 <udd_ctrl_payload_nb_trans>
    2c40:	d0 93 14 22 	sts	0x2214, r29	; 0x802214 <udd_ctrl_payload_nb_trans+0x1>

	if ((USB_DEVICE_EP_CTRL_SIZE != nb_data) || (udd_g_ctrlreq.req.wLength
    2c44:	00 34       	cpi	r16, 0x40	; 64
    2c46:	11 05       	cpc	r17, r1
    2c48:	69 f4       	brne	.+26     	; 0x2c64 <__vector_126+0x12a>
			<= (udd_ctrl_prev_payload_nb_trans
			+ udd_ctrl_payload_nb_trans))) {
    2c4a:	80 91 15 22 	lds	r24, 0x2215	; 0x802215 <udd_ctrl_prev_payload_nb_trans>
    2c4e:	90 91 16 22 	lds	r25, 0x2216	; 0x802216 <udd_ctrl_prev_payload_nb_trans+0x1>
    2c52:	8c 0f       	add	r24, r28
    2c54:	9d 1f       	adc	r25, r29

	memcpy((uint8_t *) (udd_g_ctrlreq.payload + udd_ctrl_payload_nb_trans),
			udd_ctrl_buffer, nb_data);
	udd_ctrl_payload_nb_trans += nb_data;

	if ((USB_DEVICE_EP_CTRL_SIZE != nb_data) || (udd_g_ctrlreq.req.wLength
    2c56:	20 91 80 24 	lds	r18, 0x2480	; 0x802480 <udd_g_ctrlreq+0x6>
    2c5a:	30 91 81 24 	lds	r19, 0x2481	; 0x802481 <udd_g_ctrlreq+0x7>
    2c5e:	82 17       	cp	r24, r18
    2c60:	93 07       	cpc	r25, r19
    2c62:	80 f0       	brcs	.+32     	; 0x2c84 <__vector_126+0x14a>
		// End of reception because it is a short packet
		// or all data are transfered

		// Before send ZLP, call intermediate callback
		// in case of data receive generate a stall
		udd_g_ctrlreq.payload_size = udd_ctrl_payload_nb_trans;
    2c64:	ea e7       	ldi	r30, 0x7A	; 122
    2c66:	f4 e2       	ldi	r31, 0x24	; 36
    2c68:	c2 87       	std	Z+10, r28	; 0x0a
    2c6a:	d3 87       	std	Z+11, r29	; 0x0b
		if (NULL != udd_g_ctrlreq.over_under_run) {
    2c6c:	06 84       	ldd	r0, Z+14	; 0x0e
    2c6e:	f7 85       	ldd	r31, Z+15	; 0x0f
    2c70:	e0 2d       	mov	r30, r0
    2c72:	30 97       	sbiw	r30, 0x00	; 0
    2c74:	29 f0       	breq	.+10     	; 0x2c80 <__vector_126+0x146>
			if (!udd_g_ctrlreq.over_under_run()) {
    2c76:	09 95       	icall
    2c78:	81 11       	cpse	r24, r1
    2c7a:	02 c0       	rjmp	.+4      	; 0x2c80 <__vector_126+0x146>
				// Stall ZLP
				udd_ctrl_stall_data();
    2c7c:	44 d9       	rcall	.-3448   	; 0x1f06 <udd_ctrl_stall_data>
    2c7e:	32 c0       	rjmp	.+100    	; 0x2ce4 <__vector_126+0x1aa>
				return;
			}
		}
		// Send IN ZLP to ACK setup request
		udd_ctrl_send_zlp_in();
    2c80:	50 d9       	rcall	.-3424   	; 0x1f22 <udd_ctrl_send_zlp_in>
    2c82:	30 c0       	rjmp	.+96     	; 0x2ce4 <__vector_126+0x1aa>
		return;
	}

	if (udd_g_ctrlreq.payload_size == udd_ctrl_payload_nb_trans) {
    2c84:	80 91 84 24 	lds	r24, 0x2484	; 0x802484 <udd_g_ctrlreq+0xa>
    2c88:	90 91 85 24 	lds	r25, 0x2485	; 0x802485 <udd_g_ctrlreq+0xb>
    2c8c:	c8 17       	cp	r28, r24
    2c8e:	d9 07       	cpc	r29, r25
    2c90:	f9 f4       	brne	.+62     	; 0x2cd0 <__vector_126+0x196>
		// Overrun then request a new payload buffer
		if (!udd_g_ctrlreq.over_under_run) {
    2c92:	e0 91 88 24 	lds	r30, 0x2488	; 0x802488 <udd_g_ctrlreq+0xe>
    2c96:	f0 91 89 24 	lds	r31, 0x2489	; 0x802489 <udd_g_ctrlreq+0xf>
    2c9a:	30 97       	sbiw	r30, 0x00	; 0
    2c9c:	11 f4       	brne	.+4      	; 0x2ca2 <__vector_126+0x168>
			// No callback available to request a new payload buffer
			udd_ctrl_stall_data();
    2c9e:	33 d9       	rcall	.-3482   	; 0x1f06 <udd_ctrl_stall_data>
    2ca0:	21 c0       	rjmp	.+66     	; 0x2ce4 <__vector_126+0x1aa>
			return;
		}
		if (!udd_g_ctrlreq.over_under_run()) {
    2ca2:	09 95       	icall
    2ca4:	81 11       	cpse	r24, r1
    2ca6:	02 c0       	rjmp	.+4      	; 0x2cac <__vector_126+0x172>
			// No new payload buffer delivered
			udd_ctrl_stall_data();
    2ca8:	2e d9       	rcall	.-3492   	; 0x1f06 <udd_ctrl_stall_data>
    2caa:	1c c0       	rjmp	.+56     	; 0x2ce4 <__vector_126+0x1aa>
			return;
		}
		// New payload buffer available
		// Update number of total data received
		udd_ctrl_prev_payload_nb_trans += udd_ctrl_payload_nb_trans;
    2cac:	20 91 15 22 	lds	r18, 0x2215	; 0x802215 <udd_ctrl_prev_payload_nb_trans>
    2cb0:	30 91 16 22 	lds	r19, 0x2216	; 0x802216 <udd_ctrl_prev_payload_nb_trans+0x1>
    2cb4:	80 91 13 22 	lds	r24, 0x2213	; 0x802213 <udd_ctrl_payload_nb_trans>
    2cb8:	90 91 14 22 	lds	r25, 0x2214	; 0x802214 <udd_ctrl_payload_nb_trans+0x1>
    2cbc:	82 0f       	add	r24, r18
    2cbe:	93 1f       	adc	r25, r19
    2cc0:	80 93 15 22 	sts	0x2215, r24	; 0x802215 <udd_ctrl_prev_payload_nb_trans>
    2cc4:	90 93 16 22 	sts	0x2216, r25	; 0x802216 <udd_ctrl_prev_payload_nb_trans+0x1>
		// Reinit reception on payload buffer
		udd_ctrl_payload_nb_trans = 0;
    2cc8:	10 92 13 22 	sts	0x2213, r1	; 0x802213 <udd_ctrl_payload_nb_trans>
    2ccc:	10 92 14 22 	sts	0x2214, r1	; 0x802214 <udd_ctrl_payload_nb_trans+0x1>
	}
	// Free buffer of OUT control endpoint to authorize next reception
	udd_control_out_clear_NACK0();
    2cd0:	e8 e2       	ldi	r30, 0x28	; 40
    2cd2:	f2 e2       	ldi	r31, 0x22	; 34
    2cd4:	02 e0       	ldi	r16, 0x02	; 2
    2cd6:	06 93       	lac	Z, r16
    2cd8:	05 c0       	rjmp	.+10     	; 0x2ce4 <__vector_126+0x1aa>
	// Check status on control endpoint
	if (ep == 0) {
		udd_ctrl_out_received();
		goto udd_interrupt_tc_end; // Interrupt acked by control endpoint managed
	}
	if (ep == (0 | USB_EP_DIR_IN)) {
    2cda:	80 38       	cpi	r24, 0x80	; 128
    2cdc:	11 f4       	brne	.+4      	; 0x2ce2 <__vector_126+0x1a8>
		udd_ctrl_in_sent();
    2cde:	37 d9       	rcall	.-3474   	; 0x1f4e <udd_ctrl_in_sent>
		goto udd_interrupt_tc_end; // Interrupt acked by control endpoint managed
    2ce0:	01 c0       	rjmp	.+2      	; 0x2ce4 <__vector_126+0x1aa>
	}
	Assert(udd_ep_is_valid(ep));
	// Manage end of transfer on endpoint bulk/interrupt/isochronous
	udd_ep_trans_complet(ep);
    2ce2:	51 da       	rcall	.-2910   	; 0x2186 <udd_ep_trans_complet>
	}
#endif

udd_interrupt_tc_end:
	return;
}
    2ce4:	ff 91       	pop	r31
    2ce6:	ef 91       	pop	r30
    2ce8:	df 91       	pop	r29
    2cea:	cf 91       	pop	r28
    2cec:	bf 91       	pop	r27
    2cee:	af 91       	pop	r26
    2cf0:	9f 91       	pop	r25
    2cf2:	8f 91       	pop	r24
    2cf4:	7f 91       	pop	r23
    2cf6:	6f 91       	pop	r22
    2cf8:	5f 91       	pop	r21
    2cfa:	4f 91       	pop	r20
    2cfc:	3f 91       	pop	r19
    2cfe:	2f 91       	pop	r18
    2d00:	1f 91       	pop	r17
    2d02:	0f 91       	pop	r16
    2d04:	0f 90       	pop	r0
    2d06:	0f be       	out	0x3f, r0	; 63
    2d08:	0f 90       	pop	r0
    2d0a:	1f 90       	pop	r1
    2d0c:	18 95       	reti

00002d0e <__udivmodhi4>:
    2d0e:	aa 1b       	sub	r26, r26
    2d10:	bb 1b       	sub	r27, r27
    2d12:	51 e1       	ldi	r21, 0x11	; 17
    2d14:	07 c0       	rjmp	.+14     	; 0x2d24 <__udivmodhi4_ep>

00002d16 <__udivmodhi4_loop>:
    2d16:	aa 1f       	adc	r26, r26
    2d18:	bb 1f       	adc	r27, r27
    2d1a:	a6 17       	cp	r26, r22
    2d1c:	b7 07       	cpc	r27, r23
    2d1e:	10 f0       	brcs	.+4      	; 0x2d24 <__udivmodhi4_ep>
    2d20:	a6 1b       	sub	r26, r22
    2d22:	b7 0b       	sbc	r27, r23

00002d24 <__udivmodhi4_ep>:
    2d24:	88 1f       	adc	r24, r24
    2d26:	99 1f       	adc	r25, r25
    2d28:	5a 95       	dec	r21
    2d2a:	a9 f7       	brne	.-22     	; 0x2d16 <__udivmodhi4_loop>
    2d2c:	80 95       	com	r24
    2d2e:	90 95       	com	r25
    2d30:	bc 01       	movw	r22, r24
    2d32:	cd 01       	movw	r24, r26
    2d34:	08 95       	ret

00002d36 <__divmodhi4>:
    2d36:	97 fb       	bst	r25, 7
    2d38:	07 2e       	mov	r0, r23
    2d3a:	16 f4       	brtc	.+4      	; 0x2d40 <__divmodhi4+0xa>
    2d3c:	00 94       	com	r0
    2d3e:	06 d0       	rcall	.+12     	; 0x2d4c <__divmodhi4_neg1>
    2d40:	77 fd       	sbrc	r23, 7
    2d42:	08 d0       	rcall	.+16     	; 0x2d54 <__divmodhi4_neg2>
    2d44:	e4 df       	rcall	.-56     	; 0x2d0e <__udivmodhi4>
    2d46:	07 fc       	sbrc	r0, 7
    2d48:	05 d0       	rcall	.+10     	; 0x2d54 <__divmodhi4_neg2>
    2d4a:	3e f4       	brtc	.+14     	; 0x2d5a <__divmodhi4_exit>

00002d4c <__divmodhi4_neg1>:
    2d4c:	90 95       	com	r25
    2d4e:	81 95       	neg	r24
    2d50:	9f 4f       	sbci	r25, 0xFF	; 255
    2d52:	08 95       	ret

00002d54 <__divmodhi4_neg2>:
    2d54:	70 95       	com	r23
    2d56:	61 95       	neg	r22
    2d58:	7f 4f       	sbci	r23, 0xFF	; 255

00002d5a <__divmodhi4_exit>:
    2d5a:	08 95       	ret

00002d5c <__tablejump2__>:
    2d5c:	ee 0f       	add	r30, r30
    2d5e:	ff 1f       	adc	r31, r31
    2d60:	05 90       	lpm	r0, Z+
    2d62:	f4 91       	lpm	r31, Z
    2d64:	e0 2d       	mov	r30, r0
    2d66:	09 94       	ijmp

00002d68 <__umulhisi3>:
    2d68:	a2 9f       	mul	r26, r18
    2d6a:	b0 01       	movw	r22, r0
    2d6c:	b3 9f       	mul	r27, r19
    2d6e:	c0 01       	movw	r24, r0
    2d70:	a3 9f       	mul	r26, r19
    2d72:	70 0d       	add	r23, r0
    2d74:	81 1d       	adc	r24, r1
    2d76:	11 24       	eor	r1, r1
    2d78:	91 1d       	adc	r25, r1
    2d7a:	b2 9f       	mul	r27, r18
    2d7c:	70 0d       	add	r23, r0
    2d7e:	81 1d       	adc	r24, r1
    2d80:	11 24       	eor	r1, r1
    2d82:	91 1d       	adc	r25, r1
    2d84:	08 95       	ret

00002d86 <memcpy>:
    2d86:	fb 01       	movw	r30, r22
    2d88:	dc 01       	movw	r26, r24
    2d8a:	02 c0       	rjmp	.+4      	; 0x2d90 <memcpy+0xa>
    2d8c:	01 90       	ld	r0, Z+
    2d8e:	0d 92       	st	X+, r0
    2d90:	41 50       	subi	r20, 0x01	; 1
    2d92:	50 40       	sbci	r21, 0x00	; 0
    2d94:	d8 f7       	brcc	.-10     	; 0x2d8c <memcpy+0x6>
    2d96:	08 95       	ret

00002d98 <_exit>:
    2d98:	f8 94       	cli

00002d9a <__stop_program>:
    2d9a:	ff cf       	rjmp	.-2      	; 0x2d9a <__stop_program>
