# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../RISC-V Processor 2.srcs/sources_1/new/pkg_cpu.vhd" \
"../../../../RISC-V Processor 2.srcs/sources_1/new/pkg_axi.vhd" \
"../../../../RISC-V Processor 2.srcs/sources_1/new/pkg_fu.vhd" \
"../../../../RISC-V Processor 2.srcs/sources_1/new/load_store_eu.vhd" \
"../../../../RISC-V Processor 2.srcs/sources_1/new/load_store_unit_tb.vhd" \

# Do not sort compile order
nosort
