--------------- Build Started: 05/10/2016 12:13:06 Project: Design01, Configuration: ARM GCC 4.9-2015-q1-update Debug ---------------
cydsfit.exe -.appdatapath "C:\Users\Andreas\AppData\Local\Cypress Semiconductor\PSoC Creator\3.3" -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -p "C:\Users\Andreas\Dropbox\Eigene Dokumente\Uni\VR Projekt\freeDSPPSoC-I2C\Design01.cydsn\Design01.cyprj" -d CY8C5868AXI-LP035 -s "C:\Users\Andreas\Dropbox\Eigene Dokumente\Uni\VR Projekt\freeDSPPSoC-I2C\Design01.cydsn\Generated_Source\PSoC5" -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
Elaborating Design...
HDL Generation ...
Synthesis ...
Place and Route ...
Tech mapping ...
ADD: pft.M0040: information: The following 4 pin(s) will be assigned a location by the fitter: \UART_1:Dm(0)\, \UART_1:Dp(0)\, SCL_1(0), SDA_1(0)
Analog Placement ...
Analog Routing ...
Analog Code Generation ...
Digital Placement ...
Digital Routing ...
Bitstream Generation ...
Static timing analysis ...
API Generation ...
Dependency Generation ...
Clean Temporary Files ...
--------------- Build Succeeded: 05/10/2016 12:13:59 ---------------
