Classic Timing Analyzer report for proc
Wed Jan 06 20:11:58 2016
Quartus II 64-Bit Version 8.1 Build 163 10/28/2008 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Clock Setup: 'Clock'
  6. Clock Hold: 'Clock'
  7. tsu
  8. tco
  9. tpd
 10. th
 11. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2008 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                           ;
+------------------------------+------------------------------------------+---------------+----------------------------------+-----------------------+-----------------------+------------+----------+--------------+
; Type                         ; Slack                                    ; Required Time ; Actual Time                      ; From                  ; To                    ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+------------------------------------------+---------------+----------------------------------+-----------------------+-----------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A                                      ; None          ; 4.467 ns                         ; Resetn                ; mux:MUX1|BUSWIRES[14] ; --         ; Resetn   ; 0            ;
; Worst-case tco               ; N/A                                      ; None          ; 18.333 ns                        ; mux:MUX1|BUSWIRES[11] ; BusWires[11]          ; Clock      ; --       ; 0            ;
; Worst-case tpd               ; N/A                                      ; None          ; 7.349 ns                         ; Resetn                ; Done                  ; --         ; --       ; 0            ;
; Worst-case th                ; N/A                                      ; None          ; 8.060 ns                         ; Resetn                ; mux:MUX1|BUSWIRES[0]  ; --         ; Clock    ; 0            ;
; Clock Setup: 'Clock'         ; N/A                                      ; None          ; 40.99 MHz ( period = 24.394 ns ) ; mux:MUX1|BUSWIRES[11] ; regn:reg_7|Q[11]      ; Clock      ; Clock    ; 0            ;
; Clock Hold: 'Clock'          ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; regn:reg_7|Q[15]      ; mux:MUX1|BUSWIRES[15] ; Clock      ; Clock    ; 304          ;
; Total number of failed paths ;                                          ;               ;                                  ;                       ;                       ;            ;          ; 304          ;
+------------------------------+------------------------------------------+---------------+----------------------------------+-----------------------+-----------------------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2C70F896C6       ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; Resetn          ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'Clock'                                                                                                                                                                                                                                       ;
+-----------------------------------------+-----------------------------------------------------+------------------------+-----------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                   ; To                    ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+------------------------+-----------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 40.99 MHz ( period = 24.394 ns )                    ; mux:MUX1|BUSWIRES[11]  ; regn:reg_7|Q[11]      ; Clock      ; Clock    ; None                        ; None                      ; 1.550 ns                ;
; N/A                                     ; 41.28 MHz ( period = 24.224 ns )                    ; mux:MUX1|BUSWIRES[10]  ; regn:reg_7|Q[10]      ; Clock      ; Clock    ; None                        ; None                      ; 1.428 ns                ;
; N/A                                     ; 41.30 MHz ( period = 24.216 ns )                    ; mux:MUX1|BUSWIRES[5]   ; regn:reg_2|Q[5]       ; Clock      ; Clock    ; None                        ; None                      ; 1.490 ns                ;
; N/A                                     ; 41.30 MHz ( period = 24.212 ns )                    ; mux:MUX1|BUSWIRES[5]   ; regn:reg_0|Q[5]       ; Clock      ; Clock    ; None                        ; None                      ; 1.488 ns                ;
; N/A                                     ; 41.37 MHz ( period = 24.170 ns )                    ; mux:MUX1|BUSWIRES[6]   ; regn:reg_0|Q[6]       ; Clock      ; Clock    ; None                        ; None                      ; 1.396 ns                ;
; N/A                                     ; 41.37 MHz ( period = 24.170 ns )                    ; mux:MUX1|BUSWIRES[6]   ; regn:reg_2|Q[6]       ; Clock      ; Clock    ; None                        ; None                      ; 1.396 ns                ;
; N/A                                     ; 41.40 MHz ( period = 24.154 ns )                    ; mux:MUX1|BUSWIRES[7]   ; regn:reg_2|Q[7]       ; Clock      ; Clock    ; None                        ; None                      ; 1.387 ns                ;
; N/A                                     ; 41.47 MHz ( period = 24.112 ns )                    ; mux:MUX1|BUSWIRES[0]   ; regn:reg_5|Q[0]       ; Clock      ; Clock    ; None                        ; None                      ; 1.345 ns                ;
; N/A                                     ; 41.48 MHz ( period = 24.108 ns )                    ; mux:MUX1|BUSWIRES[0]   ; regn:reg_3|Q[0]       ; Clock      ; Clock    ; None                        ; None                      ; 1.343 ns                ;
; N/A                                     ; 41.49 MHz ( period = 24.104 ns )                    ; mux:MUX1|BUSWIRES[9]   ; regn:reg_0|Q[9]       ; Clock      ; Clock    ; None                        ; None                      ; 1.363 ns                ;
; N/A                                     ; 41.49 MHz ( period = 24.102 ns )                    ; mux:MUX1|BUSWIRES[9]   ; regn:reg_2|Q[9]       ; Clock      ; Clock    ; None                        ; None                      ; 1.362 ns                ;
; N/A                                     ; 41.52 MHz ( period = 24.084 ns )                    ; mux:MUX1|BUSWIRES[6]   ; regn:reg_7|Q[6]       ; Clock      ; Clock    ; None                        ; None                      ; 1.367 ns                ;
; N/A                                     ; 41.53 MHz ( period = 24.078 ns )                    ; mux:MUX1|BUSWIRES[6]   ; regn:reg_6|Q[6]       ; Clock      ; Clock    ; None                        ; None                      ; 1.364 ns                ;
; N/A                                     ; 41.58 MHz ( period = 24.052 ns )                    ; mux:MUX1|BUSWIRES[7]   ; regn:reg_5|Q[7]       ; Clock      ; Clock    ; None                        ; None                      ; 1.355 ns                ;
; N/A                                     ; 41.58 MHz ( period = 24.050 ns )                    ; mux:MUX1|BUSWIRES[11]  ; regn:reg_5|Q[11]      ; Clock      ; Clock    ; None                        ; None                      ; 1.405 ns                ;
; N/A                                     ; 41.58 MHz ( period = 24.048 ns )                    ; mux:MUX1|BUSWIRES[11]  ; regn:reg_6|Q[11]      ; Clock      ; Clock    ; None                        ; None                      ; 1.404 ns                ;
; N/A                                     ; 41.62 MHz ( period = 24.026 ns )                    ; mux:MUX1|BUSWIRES[14]  ; regn:reg_1|Q[14]      ; Clock      ; Clock    ; None                        ; None                      ; 1.342 ns                ;
; N/A                                     ; 41.63 MHz ( period = 24.024 ns )                    ; mux:MUX1|BUSWIRES[14]  ; regn:reg_0|Q[14]      ; Clock      ; Clock    ; None                        ; None                      ; 1.341 ns                ;
; N/A                                     ; 41.66 MHz ( period = 24.004 ns )                    ; mux:MUX1|BUSWIRES[8]   ; regn:reg_5|Q[8]       ; Clock      ; Clock    ; None                        ; None                      ; 1.370 ns                ;
; N/A                                     ; 41.66 MHz ( period = 24.002 ns )                    ; mux:MUX1|BUSWIRES[8]   ; regn:reg_3|Q[8]       ; Clock      ; Clock    ; None                        ; None                      ; 1.369 ns                ;
; N/A                                     ; 41.72 MHz ( period = 23.968 ns )                    ; mux:MUX1|BUSWIRES[13]  ; regn:reg_5|Q[13]      ; Clock      ; Clock    ; None                        ; None                      ; 1.364 ns                ;
; N/A                                     ; 41.75 MHz ( period = 23.952 ns )                    ; mux:MUX1|BUSWIRES[12]  ; regn:reg_3|Q[12]      ; Clock      ; Clock    ; None                        ; None                      ; 1.363 ns                ;
; N/A                                     ; 41.83 MHz ( period = 23.908 ns )                    ; mux:MUX1|BUSWIRES[15]  ; regn:reg_6|Q[15]      ; Clock      ; Clock    ; None                        ; None                      ; 1.362 ns                ;
; N/A                                     ; 41.84 MHz ( period = 23.902 ns )                    ; mux:MUX1|BUSWIRES[15]  ; regn:reg_5|Q[15]      ; Clock      ; Clock    ; None                        ; None                      ; 1.359 ns                ;
; N/A                                     ; 41.84 MHz ( period = 23.902 ns )                    ; mux:MUX1|BUSWIRES[15]  ; regn:reg_2|Q[15]      ; Clock      ; Clock    ; None                        ; None                      ; 1.328 ns                ;
; N/A                                     ; 41.93 MHz ( period = 23.850 ns )                    ; mux:MUX1|BUSWIRES[1]   ; regn:reg_4|Q[1]       ; Clock      ; Clock    ; None                        ; None                      ; 1.297 ns                ;
; N/A                                     ; 42.05 MHz ( period = 23.782 ns )                    ; mux:MUX1|BUSWIRES[15]  ; regn:reg_4|Q[15]      ; Clock      ; Clock    ; None                        ; None                      ; 1.270 ns                ;
; N/A                                     ; 42.18 MHz ( period = 23.710 ns )                    ; mux:MUX1|BUSWIRES[0]   ; regn:reg_0|Q[0]       ; Clock      ; Clock    ; None                        ; None                      ; 1.142 ns                ;
; N/A                                     ; 42.18 MHz ( period = 23.708 ns )                    ; mux:MUX1|BUSWIRES[0]   ; regn:reg_1|Q[0]       ; Clock      ; Clock    ; None                        ; None                      ; 1.141 ns                ;
; N/A                                     ; 42.23 MHz ( period = 23.680 ns )                    ; mux:MUX1|BUSWIRES[10]  ; regn:reg_0|Q[10]      ; Clock      ; Clock    ; None                        ; None                      ; 1.169 ns                ;
; N/A                                     ; 42.23 MHz ( period = 23.678 ns )                    ; mux:MUX1|BUSWIRES[10]  ; regn:reg_1|Q[10]      ; Clock      ; Clock    ; None                        ; None                      ; 1.168 ns                ;
; N/A                                     ; 42.24 MHz ( period = 23.676 ns )                    ; mux:MUX1|BUSWIRES[13]  ; regn:reg_6|Q[13]      ; Clock      ; Clock    ; None                        ; None                      ; 1.218 ns                ;
; N/A                                     ; 42.24 MHz ( period = 23.674 ns )                    ; mux:MUX1|BUSWIRES[12]  ; regn:reg_2|Q[12]      ; Clock      ; Clock    ; None                        ; None                      ; 1.213 ns                ;
; N/A                                     ; 42.27 MHz ( period = 23.660 ns )                    ; mux:MUX1|BUSWIRES[2]   ; regn:reg_2|Q[2]       ; Clock      ; Clock    ; None                        ; None                      ; 1.208 ns                ;
; N/A                                     ; 42.28 MHz ( period = 23.652 ns )                    ; mux:MUX1|BUSWIRES[14]  ; regn:reg_7|Q[14]      ; Clock      ; Clock    ; None                        ; None                      ; 1.142 ns                ;
; N/A                                     ; 42.30 MHz ( period = 23.638 ns )                    ; mux:MUX1|BUSWIRES[7]   ; regn:reg_1|Q[7]       ; Clock      ; Clock    ; None                        ; None                      ; 1.131 ns                ;
; N/A                                     ; 42.31 MHz ( period = 23.634 ns )                    ; mux:MUX1|BUSWIRES[9]   ; regn:reg_7|Q[9]       ; Clock      ; Clock    ; None                        ; None                      ; 1.132 ns                ;
; N/A                                     ; 42.32 MHz ( period = 23.632 ns )                    ; mux:MUX1|BUSWIRES[6]   ; regn:reg_1|Q[6]       ; Clock      ; Clock    ; None                        ; None                      ; 1.129 ns                ;
; N/A                                     ; 42.32 MHz ( period = 23.630 ns )                    ; mux:MUX1|BUSWIRES[9]   ; regn:reg_1|Q[9]       ; Clock      ; Clock    ; None                        ; None                      ; 1.128 ns                ;
; N/A                                     ; 42.34 MHz ( period = 23.620 ns )                    ; mux:MUX1|BUSWIRES[6]   ; regn:reg_5|Q[6]       ; Clock      ; Clock    ; None                        ; None                      ; 1.140 ns                ;
; N/A                                     ; 42.34 MHz ( period = 23.618 ns )                    ; mux:MUX1|BUSWIRES[6]   ; regn:reg_3|Q[6]       ; Clock      ; Clock    ; None                        ; None                      ; 1.139 ns                ;
; N/A                                     ; 42.37 MHz ( period = 23.600 ns )                    ; mux:MUX1|BUSWIRES[1]   ; regn:reg_1|Q[1]       ; Clock      ; Clock    ; None                        ; None                      ; 1.172 ns                ;
; N/A                                     ; 42.44 MHz ( period = 23.564 ns )                    ; mux:MUX1|BUSWIRES[2]   ; regn:reg_6|Q[2]       ; Clock      ; Clock    ; None                        ; None                      ; 1.147 ns                ;
; N/A                                     ; 42.44 MHz ( period = 23.564 ns )                    ; mux:MUX1|BUSWIRES[8]   ; regn:reg_6|Q[8]       ; Clock      ; Clock    ; None                        ; None                      ; 1.145 ns                ;
; N/A                                     ; 42.45 MHz ( period = 23.558 ns )                    ; mux:MUX1|BUSWIRES[8]   ; regn:reg_7|Q[8]       ; Clock      ; Clock    ; None                        ; None                      ; 1.142 ns                ;
; N/A                                     ; 42.46 MHz ( period = 23.554 ns )                    ; mux:MUX1|BUSWIRES[4]   ; regn:reg_2|Q[4]       ; Clock      ; Clock    ; None                        ; None                      ; 1.138 ns                ;
; N/A                                     ; 42.47 MHz ( period = 23.544 ns )                    ; mux:MUX1|BUSWIRES[1]   ; regn:reg_2|Q[1]       ; Clock      ; Clock    ; None                        ; None                      ; 1.132 ns                ;
; N/A                                     ; 42.47 MHz ( period = 23.544 ns )                    ; mux:MUX1|BUSWIRES[12]  ; regn:reg_1|Q[12]      ; Clock      ; Clock    ; None                        ; None                      ; 1.138 ns                ;
; N/A                                     ; 42.48 MHz ( period = 23.540 ns )                    ; mux:MUX1|BUSWIRES[7]   ; regn:reg_0|Q[7]       ; Clock      ; Clock    ; None                        ; None                      ; 1.118 ns                ;
; N/A                                     ; 42.48 MHz ( period = 23.540 ns )                    ; mux:MUX1|BUSWIRES[12]  ; regn:reg_0|Q[12]      ; Clock      ; Clock    ; None                        ; None                      ; 1.136 ns                ;
; N/A                                     ; 42.48 MHz ( period = 23.538 ns )                    ; mux:MUX1|BUSWIRES[0]   ; regn:reg_4|Q[0]       ; Clock      ; Clock    ; None                        ; None                      ; 1.053 ns                ;
; N/A                                     ; 42.49 MHz ( period = 23.536 ns )                    ; mux:MUX1|BUSWIRES[7]   ; regn:reg_6|Q[7]       ; Clock      ; Clock    ; None                        ; None                      ; 1.092 ns                ;
; N/A                                     ; 42.49 MHz ( period = 23.534 ns )                    ; mux:MUX1|BUSWIRES[7]   ; regn:reg_7|Q[7]       ; Clock      ; Clock    ; None                        ; None                      ; 1.091 ns                ;
; N/A                                     ; 42.51 MHz ( period = 23.524 ns )                    ; mux:MUX1|BUSWIRES[12]  ; regn:reg_6|Q[12]      ; Clock      ; Clock    ; None                        ; None                      ; 1.142 ns                ;
; N/A                                     ; 42.51 MHz ( period = 23.524 ns )                    ; mux:MUX1|BUSWIRES[12]  ; regn:reg_5|Q[12]      ; Clock      ; Clock    ; None                        ; None                      ; 1.142 ns                ;
; N/A                                     ; 42.53 MHz ( period = 23.512 ns )                    ; mux:MUX1|BUSWIRES[13]  ; regn:reg_3|Q[13]      ; Clock      ; Clock    ; None                        ; None                      ; 1.143 ns                ;
; N/A                                     ; 42.54 MHz ( period = 23.508 ns )                    ; mux:MUX1|BUSWIRES[3]   ; regn:reg_2|Q[3]       ; Clock      ; Clock    ; None                        ; None                      ; 1.114 ns                ;
; N/A                                     ; 42.54 MHz ( period = 23.506 ns )                    ; mux:MUX1|BUSWIRES[13]  ; regn:reg_0|Q[13]      ; Clock      ; Clock    ; None                        ; None                      ; 1.140 ns                ;
; N/A                                     ; 42.57 MHz ( period = 23.490 ns )                    ; mux:MUX1|BUSWIRES[14]  ; regn:reg_5|Q[14]      ; Clock      ; Clock    ; None                        ; None                      ; 1.088 ns                ;
; N/A                                     ; 42.58 MHz ( period = 23.486 ns )                    ; mux:MUX1|BUSWIRES[4]   ; regn:reg_5|Q[4]       ; Clock      ; Clock    ; None                        ; None                      ; 1.123 ns                ;
; N/A                                     ; 42.58 MHz ( period = 23.486 ns )                    ; mux:MUX1|BUSWIRES[14]  ; regn:reg_6|Q[14]      ; Clock      ; Clock    ; None                        ; None                      ; 1.086 ns                ;
; N/A                                     ; 42.61 MHz ( period = 23.466 ns )                    ; mux:MUX1|BUSWIRES[2]   ; regn:reg_7|Q[2]       ; Clock      ; Clock    ; None                        ; None                      ; 1.096 ns                ;
; N/A                                     ; 42.61 MHz ( period = 23.466 ns )                    ; mux:MUX1|BUSWIRES[2]   ; regn:reg_0|Q[2]       ; Clock      ; Clock    ; None                        ; None                      ; 1.101 ns                ;
; N/A                                     ; 42.62 MHz ( period = 23.464 ns )                    ; mux:MUX1|BUSWIRES[2]   ; regn:reg_4|Q[2]       ; Clock      ; Clock    ; None                        ; None                      ; 1.095 ns                ;
; N/A                                     ; 42.64 MHz ( period = 23.454 ns )                    ; mux:MUX1|BUSWIRES[8]   ; regn:reg_2|Q[8]       ; Clock      ; Clock    ; None                        ; None                      ; 1.076 ns                ;
; N/A                                     ; 42.65 MHz ( period = 23.444 ns )                    ; mux:MUX1|BUSWIRES[13]  ; regn:reg_1|Q[13]      ; Clock      ; Clock    ; None                        ; None                      ; 1.073 ns                ;
; N/A                                     ; 42.66 MHz ( period = 23.442 ns )                    ; mux:MUX1|BUSWIRES[9]   ; regn:reg_5|Q[9]       ; Clock      ; Clock    ; None                        ; None                      ; 1.063 ns                ;
; N/A                                     ; 42.66 MHz ( period = 23.442 ns )                    ; mux:MUX1|BUSWIRES[15]  ; regn:reg_1|Q[15]      ; Clock      ; Clock    ; None                        ; None                      ; 1.115 ns                ;
; N/A                                     ; 42.66 MHz ( period = 23.440 ns )                    ; mux:MUX1|BUSWIRES[10]  ; regn:reg_6|Q[10]      ; Clock      ; Clock    ; None                        ; None                      ; 1.063 ns                ;
; N/A                                     ; 42.66 MHz ( period = 23.440 ns )                    ; mux:MUX1|BUSWIRES[10]  ; regn:reg_5|Q[10]      ; Clock      ; Clock    ; None                        ; None                      ; 1.063 ns                ;
; N/A                                     ; 42.68 MHz ( period = 23.432 ns )                    ; mux:MUX1|BUSWIRES[5]   ; regn:reg_4|Q[5]       ; Clock      ; Clock    ; None                        ; None                      ; 1.127 ns                ;
; N/A                                     ; 42.69 MHz ( period = 23.424 ns )                    ; mux:MUX1|BUSWIRES[13]  ; regn:reg_7|Q[13]      ; Clock      ; Clock    ; None                        ; None                      ; 1.065 ns                ;
; N/A                                     ; 42.72 MHz ( period = 23.406 ns )                    ; mux:MUX1|BUSWIRES[4]   ; regn:reg_1|Q[4]       ; Clock      ; Clock    ; None                        ; None                      ; 1.081 ns                ;
; N/A                                     ; 42.73 MHz ( period = 23.404 ns )                    ; mux:MUX1|BUSWIRES[12]  ; regn:reg_7|Q[12]      ; Clock      ; Clock    ; None                        ; None                      ; 1.055 ns                ;
; N/A                                     ; 42.75 MHz ( period = 23.390 ns )                    ; mux:MUX1|BUSWIRES[0]   ; regn:reg_2|Q[0]       ; Clock      ; Clock    ; None                        ; None                      ; 0.992 ns                ;
; N/A                                     ; 42.75 MHz ( period = 23.390 ns )                    ; mux:MUX1|BUSWIRES[3]   ; regn:reg_5|Q[3]       ; Clock      ; Clock    ; None                        ; None                      ; 1.074 ns                ;
; N/A                                     ; 42.76 MHz ( period = 23.386 ns )                    ; mux:MUX1|BUSWIRES[0]   ; regn:reg_6|Q[0]       ; Clock      ; Clock    ; None                        ; None                      ; 0.977 ns                ;
; N/A                                     ; 42.78 MHz ( period = 23.378 ns )                    ; mux:MUX1|BUSWIRES[1]   ; regn:reg_5|Q[1]       ; Clock      ; Clock    ; None                        ; None                      ; 1.068 ns                ;
; N/A                                     ; 42.78 MHz ( period = 23.374 ns )                    ; mux:MUX1|BUSWIRES[3]   ; regn:reg_0|Q[3]       ; Clock      ; Clock    ; None                        ; None                      ; 1.064 ns                ;
; N/A                                     ; 42.83 MHz ( period = 23.348 ns )                    ; mux:MUX1|BUSWIRES[15]  ; regn:reg_7|Q[15]      ; Clock      ; Clock    ; None                        ; None                      ; 1.055 ns                ;
; N/A                                     ; 42.91 MHz ( period = 23.304 ns )                    ; mux:MUX1|BUSWIRES[5]   ; regn:reg_5|Q[5]       ; Clock      ; Clock    ; None                        ; None                      ; 1.053 ns                ;
; N/A                                     ; 42.91 MHz ( period = 23.304 ns )                    ; mux:MUX1|BUSWIRES[8]   ; regn:reg_4|Q[8]       ; Clock      ; Clock    ; None                        ; None                      ; 1.030 ns                ;
; N/A                                     ; 43.00 MHz ( period = 23.258 ns )                    ; mux:MUX1|BUSWIRES[1]   ; regn:reg_0|Q[1]       ; Clock      ; Clock    ; None                        ; None                      ; 1.001 ns                ;
; N/A                                     ; 43.06 MHz ( period = 23.224 ns )                    ; mux:MUX1|BUSWIRES[10]  ; regn:reg_2|Q[10]      ; Clock      ; Clock    ; None                        ; None                      ; 0.951 ns                ;
; N/A                                     ; 43.07 MHz ( period = 23.216 ns )                    ; mux:MUX1|BUSWIRES[5]   ; regn:reg_1|Q[5]       ; Clock      ; Clock    ; None                        ; None                      ; 0.992 ns                ;
; N/A                                     ; 43.08 MHz ( period = 23.210 ns )                    ; mux:MUX1|BUSWIRES[4]   ; regn:reg_0|Q[4]       ; Clock      ; Clock    ; None                        ; None                      ; 0.983 ns                ;
; N/A                                     ; 43.14 MHz ( period = 23.182 ns )                    ; mux:MUX1|BUSWIRES[14]  ; regn:reg_2|Q[14]      ; Clock      ; Clock    ; None                        ; None                      ; 0.930 ns                ;
; N/A                                     ; 43.15 MHz ( period = 23.176 ns )                    ; mux:MUX1|BUSWIRES[15]  ; regn:reg_0|Q[15]      ; Clock      ; Clock    ; None                        ; None                      ; 0.982 ns                ;
; N/A                                     ; 43.20 MHz ( period = 23.148 ns )                    ; mux:MUX1|BUSWIRES[4]   ; regn:reg_3|Q[4]       ; Clock      ; Clock    ; None                        ; None                      ; 0.973 ns                ;
; N/A                                     ; 43.23 MHz ( period = 23.134 ns )                    ; mux:MUX1|BUSWIRES[5]   ; regn:reg_3|Q[5]       ; Clock      ; Clock    ; None                        ; None                      ; 0.978 ns                ;
; N/A                                     ; 43.25 MHz ( period = 23.120 ns )                    ; mux:MUX1|BUSWIRES[11]  ; regn:reg_3|Q[11]      ; Clock      ; Clock    ; None                        ; None                      ; 0.913 ns                ;
; N/A                                     ; 43.31 MHz ( period = 23.092 ns )                    ; mux:MUX1|BUSWIRES[3]   ; regn:reg_3|Q[3]       ; Clock      ; Clock    ; None                        ; None                      ; 0.925 ns                ;
; N/A                                     ; 43.33 MHz ( period = 23.080 ns )                    ; mux:MUX1|BUSWIRES[1]   ; regn:reg_3|Q[1]       ; Clock      ; Clock    ; None                        ; None                      ; 0.919 ns                ;
; N/A                                     ; 43.35 MHz ( period = 23.070 ns )                    ; mux:MUX1|BUSWIRES[3]   ; regn:reg_1|Q[3]       ; Clock      ; Clock    ; None                        ; None                      ; 0.912 ns                ;
; N/A                                     ; 43.50 MHz ( period = 22.986 ns )                    ; mux:MUX1|BUSWIRES[9]   ; regn:reg_3|Q[9]       ; Clock      ; Clock    ; None                        ; None                      ; 0.833 ns                ;
; N/A                                     ; 43.50 MHz ( period = 22.986 ns )                    ; mux:MUX1|BUSWIRES[13]  ; regn:reg_2|Q[13]      ; Clock      ; Clock    ; None                        ; None                      ; 0.842 ns                ;
; N/A                                     ; 43.53 MHz ( period = 22.974 ns )                    ; mux:MUX1|BUSWIRES[2]   ; regn:reg_3|Q[2]       ; Clock      ; Clock    ; None                        ; None                      ; 0.857 ns                ;
; N/A                                     ; 43.54 MHz ( period = 22.970 ns )                    ; mux:MUX1|BUSWIRES[2]   ; regn:reg_5|Q[2]       ; Clock      ; Clock    ; None                        ; None                      ; 0.855 ns                ;
; N/A                                     ; 43.55 MHz ( period = 22.962 ns )                    ; mux:MUX1|BUSWIRES[3]   ; regn:reg_4|Q[3]       ; Clock      ; Clock    ; None                        ; None                      ; 0.853 ns                ;
; N/A                                     ; 43.66 MHz ( period = 22.906 ns )                    ; mux:MUX1|BUSWIRES[11]  ; regn:reg_0|Q[11]      ; Clock      ; Clock    ; None                        ; None                      ; 0.802 ns                ;
; N/A                                     ; 43.66 MHz ( period = 22.904 ns )                    ; mux:MUX1|BUSWIRES[11]  ; regn:reg_2|Q[11]      ; Clock      ; Clock    ; None                        ; None                      ; 0.801 ns                ;
; N/A                                     ; 44.04 MHz ( period = 22.706 ns )                    ; mux:MUX1|BUSWIRES[9]   ; regn:reg_6|Q[9]       ; Clock      ; Clock    ; None                        ; None                      ; 0.695 ns                ;
; N/A                                     ; 44.05 MHz ( period = 22.700 ns )                    ; mux:MUX1|BUSWIRES[8]   ; regn:reg_0|Q[8]       ; Clock      ; Clock    ; None                        ; None                      ; 0.699 ns                ;
; N/A                                     ; 44.15 MHz ( period = 22.648 ns )                    ; mux:MUX1|BUSWIRES[1]   ; regn:reg_6|Q[1]       ; Clock      ; Clock    ; None                        ; None                      ; 0.698 ns                ;
; N/A                                     ; 44.19 MHz ( period = 22.630 ns )                    ; mux:MUX1|BUSWIRES[3]   ; regn:reg_6|Q[3]       ; Clock      ; Clock    ; None                        ; None                      ; 0.689 ns                ;
; N/A                                     ; 44.28 MHz ( period = 22.584 ns )                    ; mux:MUX1|BUSWIRES[7]   ; regn:reg_3|Q[7]       ; Clock      ; Clock    ; None                        ; None                      ; 0.631 ns                ;
; N/A                                     ; 44.28 MHz ( period = 22.582 ns )                    ; mux:MUX1|BUSWIRES[10]  ; regn:reg_3|Q[10]      ; Clock      ; Clock    ; None                        ; None                      ; 0.632 ns                ;
; N/A                                     ; 44.31 MHz ( period = 22.570 ns )                    ; mux:MUX1|BUSWIRES[4]   ; regn:reg_6|Q[4]       ; Clock      ; Clock    ; None                        ; None                      ; 0.660 ns                ;
; N/A                                     ; 44.34 MHz ( period = 22.554 ns )                    ; mux:MUX1|BUSWIRES[11]  ; regn:reg_1|Q[11]      ; Clock      ; Clock    ; None                        ; None                      ; 0.628 ns                ;
; N/A                                     ; 44.39 MHz ( period = 22.530 ns )                    ; mux:MUX1|BUSWIRES[4]   ; regn:reg_4|Q[4]       ; Clock      ; Clock    ; None                        ; None                      ; 0.638 ns                ;
; N/A                                     ; 44.87 MHz ( period = 22.286 ns )                    ; mux:MUX1|BUSWIRES[14]  ; regn:reg_4|Q[14]      ; Clock      ; Clock    ; None                        ; None                      ; 0.484 ns                ;
; N/A                                     ; 45.08 MHz ( period = 22.184 ns )                    ; mux:MUX1|BUSWIRES[5]   ; regn:reg_6|Q[5]       ; Clock      ; Clock    ; None                        ; None                      ; 0.488 ns                ;
; N/A                                     ; 46.30 MHz ( period = 21.600 ns )                    ; mux:MUX1|BUSWIRES[0]   ; regn:reg_7|Q[0]       ; Clock      ; Clock    ; None                        ; None                      ; 0.084 ns                ;
; N/A                                     ; 46.53 MHz ( period = 21.490 ns )                    ; mux:MUX1|BUSWIRES[7]   ; regn:reg_4|Q[7]       ; Clock      ; Clock    ; None                        ; None                      ; 0.084 ns                ;
; N/A                                     ; 46.54 MHz ( period = 21.488 ns )                    ; mux:MUX1|BUSWIRES[6]   ; regn:reg_4|Q[6]       ; Clock      ; Clock    ; None                        ; None                      ; 0.084 ns                ;
; N/A                                     ; 46.54 MHz ( period = 21.488 ns )                    ; mux:MUX1|BUSWIRES[9]   ; regn:reg_4|Q[9]       ; Clock      ; Clock    ; None                        ; None                      ; 0.084 ns                ;
; N/A                                     ; 46.54 MHz ( period = 21.486 ns )                    ; mux:MUX1|BUSWIRES[10]  ; regn:reg_4|Q[10]      ; Clock      ; Clock    ; None                        ; None                      ; 0.084 ns                ;
; N/A                                     ; 46.54 MHz ( period = 21.486 ns )                    ; mux:MUX1|BUSWIRES[14]  ; regn:reg_3|Q[14]      ; Clock      ; Clock    ; None                        ; None                      ; 0.084 ns                ;
; N/A                                     ; 46.59 MHz ( period = 21.466 ns )                    ; mux:MUX1|BUSWIRES[8]   ; regn:reg_1|Q[8]       ; Clock      ; Clock    ; None                        ; None                      ; 0.084 ns                ;
; N/A                                     ; 46.59 MHz ( period = 21.466 ns )                    ; mux:MUX1|BUSWIRES[11]  ; regn:reg_4|Q[11]      ; Clock      ; Clock    ; None                        ; None                      ; 0.084 ns                ;
; N/A                                     ; 46.59 MHz ( period = 21.466 ns )                    ; mux:MUX1|BUSWIRES[12]  ; regn:reg_4|Q[12]      ; Clock      ; Clock    ; None                        ; None                      ; 0.084 ns                ;
; N/A                                     ; 46.59 MHz ( period = 21.466 ns )                    ; mux:MUX1|BUSWIRES[13]  ; regn:reg_4|Q[13]      ; Clock      ; Clock    ; None                        ; None                      ; 0.084 ns                ;
; N/A                                     ; 46.66 MHz ( period = 21.432 ns )                    ; mux:MUX1|BUSWIRES[2]   ; regn:reg_1|Q[2]       ; Clock      ; Clock    ; None                        ; None                      ; 0.084 ns                ;
; N/A                                     ; 46.68 MHz ( period = 21.424 ns )                    ; mux:MUX1|BUSWIRES[1]   ; regn:reg_7|Q[1]       ; Clock      ; Clock    ; None                        ; None                      ; 0.084 ns                ;
; N/A                                     ; 46.68 MHz ( period = 21.424 ns )                    ; mux:MUX1|BUSWIRES[3]   ; regn:reg_7|Q[3]       ; Clock      ; Clock    ; None                        ; None                      ; 0.084 ns                ;
; N/A                                     ; 46.68 MHz ( period = 21.422 ns )                    ; mux:MUX1|BUSWIRES[4]   ; regn:reg_7|Q[4]       ; Clock      ; Clock    ; None                        ; None                      ; 0.084 ns                ;
; N/A                                     ; 46.72 MHz ( period = 21.406 ns )                    ; mux:MUX1|BUSWIRES[15]  ; regn:reg_3|Q[15]      ; Clock      ; Clock    ; None                        ; None                      ; 0.084 ns                ;
; N/A                                     ; 46.78 MHz ( period = 21.376 ns )                    ; mux:MUX1|BUSWIRES[5]   ; regn:reg_7|Q[5]       ; Clock      ; Clock    ; None                        ; None                      ; 0.084 ns                ;
; N/A                                     ; 92.23 MHz ( period = 10.842 ns )                    ; upcount:Tstep|Count[0] ; mux:MUX1|BUSWIRES[9]  ; Clock      ; Clock    ; None                        ; None                      ; 9.308 ns                ;
; N/A                                     ; 92.52 MHz ( period = 10.808 ns )                    ; upcount:Tstep|Count[0] ; mux:MUX1|BUSWIRES[10] ; Clock      ; Clock    ; None                        ; None                      ; 9.493 ns                ;
; N/A                                     ; 93.72 MHz ( period = 10.670 ns )                    ; upcount:Tstep|Count[0] ; mux:MUX1|BUSWIRES[14] ; Clock      ; Clock    ; None                        ; None                      ; 8.723 ns                ;
; N/A                                     ; 94.88 MHz ( period = 10.540 ns )                    ; upcount:Tstep|Count[1] ; mux:MUX1|BUSWIRES[9]  ; Clock      ; Clock    ; None                        ; None                      ; 9.157 ns                ;
; N/A                                     ; 95.09 MHz ( period = 10.516 ns )                    ; upcount:Tstep|Count[0] ; mux:MUX1|BUSWIRES[0]  ; Clock      ; Clock    ; None                        ; None                      ; 8.705 ns                ;
; N/A                                     ; 95.18 MHz ( period = 10.506 ns )                    ; upcount:Tstep|Count[1] ; mux:MUX1|BUSWIRES[10] ; Clock      ; Clock    ; None                        ; None                      ; 9.342 ns                ;
; N/A                                     ; 95.82 MHz ( period = 10.436 ns )                    ; upcount:Tstep|Count[0] ; mux:MUX1|BUSWIRES[5]  ; Clock      ; Clock    ; None                        ; None                      ; 9.100 ns                ;
; N/A                                     ; 96.45 MHz ( period = 10.368 ns )                    ; upcount:Tstep|Count[1] ; mux:MUX1|BUSWIRES[14] ; Clock      ; Clock    ; None                        ; None                      ; 8.572 ns                ;
; N/A                                     ; 96.56 MHz ( period = 10.356 ns )                    ; regnl:reg_ir|Q[8]      ; mux:MUX1|BUSWIRES[10] ; Clock      ; Clock    ; None                        ; None                      ; 9.263 ns                ;
; N/A                                     ; 96.75 MHz ( period = 10.336 ns )                    ; regnl:reg_ir|Q[6]      ; mux:MUX1|BUSWIRES[10] ; Clock      ; Clock    ; None                        ; None                      ; 9.253 ns                ;
; N/A                                     ; 96.77 MHz ( period = 10.334 ns )                    ; regnl:reg_ir|Q[7]      ; mux:MUX1|BUSWIRES[10] ; Clock      ; Clock    ; None                        ; None                      ; 9.252 ns                ;
; N/A                                     ; 97.24 MHz ( period = 10.284 ns )                    ; regnl:reg_ir|Q[8]      ; mux:MUX1|BUSWIRES[9]  ; Clock      ; Clock    ; None                        ; None                      ; 9.025 ns                ;
; N/A                                     ; 97.71 MHz ( period = 10.234 ns )                    ; upcount:Tstep|Count[0] ; mux:MUX1|BUSWIRES[7]  ; Clock      ; Clock    ; None                        ; None                      ; 9.214 ns                ;
; N/A                                     ; 97.87 MHz ( period = 10.218 ns )                    ; regnl:reg_ir|Q[8]      ; mux:MUX1|BUSWIRES[14] ; Clock      ; Clock    ; None                        ; None                      ; 8.493 ns                ;
; N/A                                     ; 97.90 MHz ( period = 10.214 ns )                    ; upcount:Tstep|Count[1] ; mux:MUX1|BUSWIRES[0]  ; Clock      ; Clock    ; None                        ; None                      ; 8.554 ns                ;
; N/A                                     ; 98.06 MHz ( period = 10.198 ns )                    ; regnl:reg_ir|Q[6]      ; mux:MUX1|BUSWIRES[14] ; Clock      ; Clock    ; None                        ; None                      ; 8.483 ns                ;
; N/A                                     ; 98.08 MHz ( period = 10.196 ns )                    ; regnl:reg_ir|Q[7]      ; mux:MUX1|BUSWIRES[14] ; Clock      ; Clock    ; None                        ; None                      ; 8.482 ns                ;
; N/A                                     ; 98.68 MHz ( period = 10.134 ns )                    ; upcount:Tstep|Count[1] ; mux:MUX1|BUSWIRES[5]  ; Clock      ; Clock    ; None                        ; None                      ; 8.949 ns                ;
; N/A                                     ; 99.36 MHz ( period = 10.064 ns )                    ; regnl:reg_ir|Q[8]      ; mux:MUX1|BUSWIRES[0]  ; Clock      ; Clock    ; None                        ; None                      ; 8.475 ns                ;
; N/A                                     ; 99.56 MHz ( period = 10.044 ns )                    ; regnl:reg_ir|Q[6]      ; mux:MUX1|BUSWIRES[0]  ; Clock      ; Clock    ; None                        ; None                      ; 8.465 ns                ;
; N/A                                     ; 99.58 MHz ( period = 10.042 ns )                    ; regnl:reg_ir|Q[7]      ; mux:MUX1|BUSWIRES[0]  ; Clock      ; Clock    ; None                        ; None                      ; 8.464 ns                ;
; N/A                                     ; 100.10 MHz ( period = 9.990 ns )                    ; upcount:Tstep|Count[0] ; mux:MUX1|BUSWIRES[6]  ; Clock      ; Clock    ; None                        ; None                      ; 9.089 ns                ;
; N/A                                     ; 100.46 MHz ( period = 9.954 ns )                    ; regnl:reg_ir|Q[6]      ; mux:MUX1|BUSWIRES[9]  ; Clock      ; Clock    ; None                        ; None                      ; 8.860 ns                ;
; N/A                                     ; 100.48 MHz ( period = 9.952 ns )                    ; regnl:reg_ir|Q[7]      ; mux:MUX1|BUSWIRES[9]  ; Clock      ; Clock    ; None                        ; None                      ; 8.859 ns                ;
; N/A                                     ; 100.68 MHz ( period = 9.932 ns )                    ; upcount:Tstep|Count[1] ; mux:MUX1|BUSWIRES[7]  ; Clock      ; Clock    ; None                        ; None                      ; 9.063 ns                ;
; N/A                                     ; 101.24 MHz ( period = 9.878 ns )                    ; regnl:reg_ir|Q[8]      ; mux:MUX1|BUSWIRES[5]  ; Clock      ; Clock    ; None                        ; None                      ; 8.817 ns                ;
; N/A                                     ; 102.00 MHz ( period = 9.804 ns )                    ; upcount:Tstep|Count[0] ; mux:MUX1|BUSWIRES[15] ; Clock      ; Clock    ; None                        ; None                      ; 8.755 ns                ;
; N/A                                     ; 102.12 MHz ( period = 9.792 ns )                    ; upcount:Tstep|Count[0] ; mux:MUX1|BUSWIRES[1]  ; Clock      ; Clock    ; None                        ; None                      ; 8.273 ns                ;
; N/A                                     ; 102.23 MHz ( period = 9.782 ns )                    ; regnl:reg_ir|Q[8]      ; mux:MUX1|BUSWIRES[7]  ; Clock      ; Clock    ; None                        ; None                      ; 8.984 ns                ;
; N/A                                     ; 102.44 MHz ( period = 9.762 ns )                    ; regnl:reg_ir|Q[6]      ; mux:MUX1|BUSWIRES[7]  ; Clock      ; Clock    ; None                        ; None                      ; 8.974 ns                ;
; N/A                                     ; 102.46 MHz ( period = 9.760 ns )                    ; regnl:reg_ir|Q[7]      ; mux:MUX1|BUSWIRES[7]  ; Clock      ; Clock    ; None                        ; None                      ; 8.973 ns                ;
; N/A                                     ; 102.80 MHz ( period = 9.728 ns )                    ; upcount:Tstep|Count[0] ; mux:MUX1|BUSWIRES[12] ; Clock      ; Clock    ; None                        ; None                      ; 8.748 ns                ;
; N/A                                     ; 103.22 MHz ( period = 9.688 ns )                    ; upcount:Tstep|Count[1] ; mux:MUX1|BUSWIRES[6]  ; Clock      ; Clock    ; None                        ; None                      ; 8.938 ns                ;
; N/A                                     ; 103.86 MHz ( period = 9.628 ns )                    ; regnl:reg_ir|Q[5]      ; mux:MUX1|BUSWIRES[10] ; Clock      ; Clock    ; None                        ; None                      ; 8.899 ns                ;
; N/A                                     ; 104.32 MHz ( period = 9.586 ns )                    ; upcount:Tstep|Count[0] ; mux:MUX1|BUSWIRES[11] ; Clock      ; Clock    ; None                        ; None                      ; 8.849 ns                ;
; N/A                                     ; 104.82 MHz ( period = 9.540 ns )                    ; upcount:Tstep|Count[0] ; mux:MUX1|BUSWIRES[8]  ; Clock      ; Clock    ; None                        ; None                      ; 8.694 ns                ;
; N/A                                     ; 104.84 MHz ( period = 9.538 ns )                    ; regnl:reg_ir|Q[8]      ; mux:MUX1|BUSWIRES[6]  ; Clock      ; Clock    ; None                        ; None                      ; 8.859 ns                ;
; N/A                                     ; 105.06 MHz ( period = 9.518 ns )                    ; regnl:reg_ir|Q[6]      ; mux:MUX1|BUSWIRES[6]  ; Clock      ; Clock    ; None                        ; None                      ; 8.849 ns                ;
; N/A                                     ; 105.09 MHz ( period = 9.516 ns )                    ; regnl:reg_ir|Q[7]      ; mux:MUX1|BUSWIRES[6]  ; Clock      ; Clock    ; None                        ; None                      ; 8.848 ns                ;
; N/A                                     ; 105.24 MHz ( period = 9.502 ns )                    ; upcount:Tstep|Count[1] ; mux:MUX1|BUSWIRES[15] ; Clock      ; Clock    ; None                        ; None                      ; 8.604 ns                ;
; N/A                                     ; 105.37 MHz ( period = 9.490 ns )                    ; upcount:Tstep|Count[1] ; mux:MUX1|BUSWIRES[1]  ; Clock      ; Clock    ; None                        ; None                      ; 8.122 ns                ;
; N/A                                     ; 105.37 MHz ( period = 9.490 ns )                    ; regnl:reg_ir|Q[5]      ; mux:MUX1|BUSWIRES[14] ; Clock      ; Clock    ; None                        ; None                      ; 8.129 ns                ;
; N/A                                     ; 106.07 MHz ( period = 9.428 ns )                    ; upcount:Tstep|Count[0] ; mux:MUX1|BUSWIRES[13] ; Clock      ; Clock    ; None                        ; None                      ; 8.605 ns                ;
; N/A                                     ; 106.09 MHz ( period = 9.426 ns )                    ; upcount:Tstep|Count[1] ; mux:MUX1|BUSWIRES[12] ; Clock      ; Clock    ; None                        ; None                      ; 8.597 ns                ;
; N/A                                     ; 106.16 MHz ( period = 9.420 ns )                    ; upcount:Tstep|Count[0] ; mux:MUX1|BUSWIRES[3]  ; Clock      ; Clock    ; None                        ; None                      ; 8.534 ns                ;
; N/A                                     ; 107.00 MHz ( period = 9.346 ns )                    ; regnl:reg_ir|Q[2]      ; mux:MUX1|BUSWIRES[10] ; Clock      ; Clock    ; None                        ; None                      ; 8.758 ns                ;
; N/A                                     ; 107.11 MHz ( period = 9.336 ns )                    ; regnl:reg_ir|Q[5]      ; mux:MUX1|BUSWIRES[0]  ; Clock      ; Clock    ; None                        ; None                      ; 8.111 ns                ;
; N/A                                     ; 107.30 MHz ( period = 9.320 ns )                    ; regnl:reg_ir|Q[8]      ; mux:MUX1|BUSWIRES[15] ; Clock      ; Clock    ; None                        ; None                      ; 8.509 ns                ;
; N/A                                     ; 107.53 MHz ( period = 9.300 ns )                    ; regnl:reg_ir|Q[6]      ; mux:MUX1|BUSWIRES[15] ; Clock      ; Clock    ; None                        ; None                      ; 8.499 ns                ;
; N/A                                     ; 107.55 MHz ( period = 9.298 ns )                    ; regnl:reg_ir|Q[7]      ; mux:MUX1|BUSWIRES[15] ; Clock      ; Clock    ; None                        ; None                      ; 8.498 ns                ;
; N/A                                     ; 107.71 MHz ( period = 9.284 ns )                    ; upcount:Tstep|Count[1] ; mux:MUX1|BUSWIRES[11] ; Clock      ; Clock    ; None                        ; None                      ; 8.698 ns                ;
; N/A                                     ; 107.81 MHz ( period = 9.276 ns )                    ; regnl:reg_ir|Q[8]      ; mux:MUX1|BUSWIRES[12] ; Clock      ; Clock    ; None                        ; None                      ; 8.518 ns                ;
; N/A                                     ; 108.01 MHz ( period = 9.258 ns )                    ; regnl:reg_ir|Q[4]      ; mux:MUX1|BUSWIRES[10] ; Clock      ; Clock    ; None                        ; None                      ; 8.903 ns                ;
; N/A                                     ; 108.04 MHz ( period = 9.256 ns )                    ; regnl:reg_ir|Q[6]      ; mux:MUX1|BUSWIRES[12] ; Clock      ; Clock    ; None                        ; None                      ; 8.508 ns                ;
; N/A                                     ; 108.06 MHz ( period = 9.254 ns )                    ; regnl:reg_ir|Q[7]      ; mux:MUX1|BUSWIRES[12] ; Clock      ; Clock    ; None                        ; None                      ; 8.507 ns                ;
; N/A                                     ; 108.15 MHz ( period = 9.246 ns )                    ; regnl:reg_ir|Q[5]      ; mux:MUX1|BUSWIRES[9]  ; Clock      ; Clock    ; None                        ; None                      ; 8.506 ns                ;
; N/A                                     ; 108.25 MHz ( period = 9.238 ns )                    ; upcount:Tstep|Count[1] ; mux:MUX1|BUSWIRES[8]  ; Clock      ; Clock    ; None                        ; None                      ; 8.543 ns                ;
; N/A                                     ; 108.30 MHz ( period = 9.234 ns )                    ; regnl:reg_ir|Q[8]      ; mux:MUX1|BUSWIRES[1]  ; Clock      ; Clock    ; None                        ; None                      ; 7.990 ns                ;
; N/A                                     ; 108.60 MHz ( period = 9.208 ns )                    ; regnl:reg_ir|Q[2]      ; mux:MUX1|BUSWIRES[14] ; Clock      ; Clock    ; None                        ; None                      ; 7.988 ns                ;
; N/A                                     ; 109.48 MHz ( period = 9.134 ns )                    ; regnl:reg_ir|Q[8]      ; mux:MUX1|BUSWIRES[11] ; Clock      ; Clock    ; None                        ; None                      ; 8.619 ns                ;
; N/A                                     ; 109.53 MHz ( period = 9.130 ns )                    ; regnl:reg_ir|Q[1]      ; mux:MUX1|BUSWIRES[10] ; Clock      ; Clock    ; None                        ; None                      ; 8.650 ns                ;
; N/A                                     ; 109.58 MHz ( period = 9.126 ns )                    ; upcount:Tstep|Count[1] ; mux:MUX1|BUSWIRES[13] ; Clock      ; Clock    ; None                        ; None                      ; 8.454 ns                ;
; N/A                                     ; 109.65 MHz ( period = 9.120 ns )                    ; regnl:reg_ir|Q[4]      ; mux:MUX1|BUSWIRES[14] ; Clock      ; Clock    ; None                        ; None                      ; 8.133 ns                ;
; N/A                                     ; 109.67 MHz ( period = 9.118 ns )                    ; upcount:Tstep|Count[1] ; mux:MUX1|BUSWIRES[3]  ; Clock      ; Clock    ; None                        ; None                      ; 8.383 ns                ;
; N/A                                     ; 109.72 MHz ( period = 9.114 ns )                    ; regnl:reg_ir|Q[6]      ; mux:MUX1|BUSWIRES[11] ; Clock      ; Clock    ; None                        ; None                      ; 8.609 ns                ;
; N/A                                     ; 109.75 MHz ( period = 9.112 ns )                    ; regnl:reg_ir|Q[7]      ; mux:MUX1|BUSWIRES[11] ; Clock      ; Clock    ; None                        ; None                      ; 8.608 ns                ;
; N/A                                     ; 110.04 MHz ( period = 9.088 ns )                    ; regnl:reg_ir|Q[8]      ; mux:MUX1|BUSWIRES[8]  ; Clock      ; Clock    ; None                        ; None                      ; 8.464 ns                ;
; N/A                                     ; 110.28 MHz ( period = 9.068 ns )                    ; regnl:reg_ir|Q[6]      ; mux:MUX1|BUSWIRES[8]  ; Clock      ; Clock    ; None                        ; None                      ; 8.454 ns                ;
; N/A                                     ; 110.30 MHz ( period = 9.066 ns )                    ; regnl:reg_ir|Q[7]      ; mux:MUX1|BUSWIRES[8]  ; Clock      ; Clock    ; None                        ; None                      ; 8.453 ns                ;
; N/A                                     ; 110.45 MHz ( period = 9.054 ns )                    ; regnl:reg_ir|Q[2]      ; mux:MUX1|BUSWIRES[0]  ; Clock      ; Clock    ; None                        ; None                      ; 7.970 ns                ;
; N/A                                     ; 110.45 MHz ( period = 9.054 ns )                    ; regnl:reg_ir|Q[5]      ; mux:MUX1|BUSWIRES[7]  ; Clock      ; Clock    ; None                        ; None                      ; 8.620 ns                ;
; N/A                                     ; 110.96 MHz ( period = 9.012 ns )                    ; regnl:reg_ir|Q[6]      ; mux:MUX1|BUSWIRES[1]  ; Clock      ; Clock    ; None                        ; None                      ; 7.879 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                        ;                       ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+------------------------+-----------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'Clock'                                                                                                                                                                                                                 ;
+------------------------------------------+-----------------------------------------------------+-----------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                                ; To                    ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+-----------------------------------------------------+-----------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; regn:reg_7|Q[15]                                    ; mux:MUX1|BUSWIRES[15] ; Clock      ; Clock    ; None                       ; None                       ; 1.383 ns                 ;
; Not operational: Clock Skew > Data Delay ; regn:reg_7|Q[13]                                    ; mux:MUX1|BUSWIRES[13] ; Clock      ; Clock    ; None                       ; None                       ; 1.549 ns                 ;
; Not operational: Clock Skew > Data Delay ; regn:reg_7|Q[3]                                     ; mux:MUX1|BUSWIRES[3]  ; Clock      ; Clock    ; None                       ; None                       ; 1.550 ns                 ;
; Not operational: Clock Skew > Data Delay ; regn:reg_7|Q[12]                                    ; mux:MUX1|BUSWIRES[12] ; Clock      ; Clock    ; None                       ; None                       ; 1.642 ns                 ;
; Not operational: Clock Skew > Data Delay ; regn:reg_7|Q[2]                                     ; mux:MUX1|BUSWIRES[2]  ; Clock      ; Clock    ; None                       ; None                       ; 1.659 ns                 ;
; Not operational: Clock Skew > Data Delay ; regn:reg_4|Q[0]                                     ; mux:MUX1|BUSWIRES[0]  ; Clock      ; Clock    ; None                       ; None                       ; 1.759 ns                 ;
; Not operational: Clock Skew > Data Delay ; regn:reg_7|Q[0]                                     ; mux:MUX1|BUSWIRES[0]  ; Clock      ; Clock    ; None                       ; None                       ; 1.774 ns                 ;
; Not operational: Clock Skew > Data Delay ; regn:reg_7|Q[8]                                     ; mux:MUX1|BUSWIRES[8]  ; Clock      ; Clock    ; None                       ; None                       ; 1.698 ns                 ;
; Not operational: Clock Skew > Data Delay ; regn:reg_4|Q[1]                                     ; mux:MUX1|BUSWIRES[1]  ; Clock      ; Clock    ; None                       ; None                       ; 1.787 ns                 ;
; Not operational: Clock Skew > Data Delay ; regn:reg_7|Q[10]                                    ; mux:MUX1|BUSWIRES[10] ; Clock      ; Clock    ; None                       ; None                       ; 1.878 ns                 ;
; Not operational: Clock Skew > Data Delay ; regn:reg_7|Q[1]                                     ; mux:MUX1|BUSWIRES[1]  ; Clock      ; Clock    ; None                       ; None                       ; 1.827 ns                 ;
; Not operational: Clock Skew > Data Delay ; regn:reg_7|Q[14]                                    ; mux:MUX1|BUSWIRES[14] ; Clock      ; Clock    ; None                       ; None                       ; 1.891 ns                 ;
; Not operational: Clock Skew > Data Delay ; regn:reg_7|Q[4]                                     ; mux:MUX1|BUSWIRES[4]  ; Clock      ; Clock    ; None                       ; None                       ; 1.835 ns                 ;
; Not operational: Clock Skew > Data Delay ; regn:reg_4|Q[4]                                     ; mux:MUX1|BUSWIRES[4]  ; Clock      ; Clock    ; None                       ; None                       ; 1.843 ns                 ;
; Not operational: Clock Skew > Data Delay ; regn:reg_7|Q[7]                                     ; mux:MUX1|BUSWIRES[7]  ; Clock      ; Clock    ; None                       ; None                       ; 1.895 ns                 ;
; Not operational: Clock Skew > Data Delay ; regn:reg_7|Q[11]                                    ; mux:MUX1|BUSWIRES[11] ; Clock      ; Clock    ; None                       ; None                       ; 1.867 ns                 ;
; Not operational: Clock Skew > Data Delay ; regn:reg_7|Q[6]                                     ; mux:MUX1|BUSWIRES[6]  ; Clock      ; Clock    ; None                       ; None                       ; 2.079 ns                 ;
; Not operational: Clock Skew > Data Delay ; regn:reg_7|Q[9]                                     ; mux:MUX1|BUSWIRES[9]  ; Clock      ; Clock    ; None                       ; None                       ; 2.096 ns                 ;
; Not operational: Clock Skew > Data Delay ; regn:reg_4|Q[2]                                     ; mux:MUX1|BUSWIRES[2]  ; Clock      ; Clock    ; None                       ; None                       ; 2.049 ns                 ;
; Not operational: Clock Skew > Data Delay ; regn:reg_6|Q[8]                                     ; mux:MUX1|BUSWIRES[8]  ; Clock      ; Clock    ; None                       ; None                       ; 2.089 ns                 ;
; Not operational: Clock Skew > Data Delay ; regn:reg_4|Q[3]                                     ; mux:MUX1|BUSWIRES[3]  ; Clock      ; Clock    ; None                       ; None                       ; 2.092 ns                 ;
; Not operational: Clock Skew > Data Delay ; regn:reg_4|Q[15]                                    ; mux:MUX1|BUSWIRES[15] ; Clock      ; Clock    ; None                       ; None                       ; 2.229 ns                 ;
; Not operational: Clock Skew > Data Delay ; regn:reg_7|Q[5]                                     ; mux:MUX1|BUSWIRES[5]  ; Clock      ; Clock    ; None                       ; None                       ; 2.396 ns                 ;
; Not operational: Clock Skew > Data Delay ; regn:reg_6|Q[6]                                     ; mux:MUX1|BUSWIRES[6]  ; Clock      ; Clock    ; None                       ; None                       ; 2.473 ns                 ;
; Not operational: Clock Skew > Data Delay ; regn:reg_6|Q[12]                                    ; mux:MUX1|BUSWIRES[12] ; Clock      ; Clock    ; None                       ; None                       ; 2.531 ns                 ;
; Not operational: Clock Skew > Data Delay ; regn:reg_5|Q[4]                                     ; mux:MUX1|BUSWIRES[4]  ; Clock      ; Clock    ; None                       ; None                       ; 2.668 ns                 ;
; Not operational: Clock Skew > Data Delay ; regn:reg_4|Q[5]                                     ; mux:MUX1|BUSWIRES[5]  ; Clock      ; Clock    ; None                       ; None                       ; 2.650 ns                 ;
; Not operational: Clock Skew > Data Delay ; regn:reg_6|Q[4]                                     ; mux:MUX1|BUSWIRES[4]  ; Clock      ; Clock    ; None                       ; None                       ; 2.704 ns                 ;
; Not operational: Clock Skew > Data Delay ; regn:reg_6|Q[14]                                    ; mux:MUX1|BUSWIRES[14] ; Clock      ; Clock    ; None                       ; None                       ; 2.771 ns                 ;
; Not operational: Clock Skew > Data Delay ; regn:reg_6|Q[0]                                     ; mux:MUX1|BUSWIRES[0]  ; Clock      ; Clock    ; None                       ; None                       ; 2.867 ns                 ;
; Not operational: Clock Skew > Data Delay ; regn:reg_1|Q[13]                                    ; mux:MUX1|BUSWIRES[13] ; Clock      ; Clock    ; None                       ; None                       ; 2.867 ns                 ;
; Not operational: Clock Skew > Data Delay ; regn:reg_4|Q[13]                                    ; mux:MUX1|BUSWIRES[13] ; Clock      ; Clock    ; None                       ; None                       ; 2.875 ns                 ;
; Not operational: Clock Skew > Data Delay ; regn:reg_6|Q[2]                                     ; mux:MUX1|BUSWIRES[2]  ; Clock      ; Clock    ; None                       ; None                       ; 2.867 ns                 ;
; Not operational: Clock Skew > Data Delay ; regn:reg_5|Q[2]                                     ; mux:MUX1|BUSWIRES[2]  ; Clock      ; Clock    ; None                       ; None                       ; 2.887 ns                 ;
; Not operational: Clock Skew > Data Delay ; regn:reg_5|Q[1]                                     ; mux:MUX1|BUSWIRES[1]  ; Clock      ; Clock    ; None                       ; None                       ; 2.892 ns                 ;
; Not operational: Clock Skew > Data Delay ; regn:reg_5|Q[8]                                     ; mux:MUX1|BUSWIRES[8]  ; Clock      ; Clock    ; None                       ; None                       ; 2.904 ns                 ;
; Not operational: Clock Skew > Data Delay ; regn:reg_0|Q[3]                                     ; mux:MUX1|BUSWIRES[3]  ; Clock      ; Clock    ; None                       ; None                       ; 2.904 ns                 ;
; Not operational: Clock Skew > Data Delay ; regn:reg_5|Q[12]                                    ; mux:MUX1|BUSWIRES[12] ; Clock      ; Clock    ; None                       ; None                       ; 2.921 ns                 ;
; Not operational: Clock Skew > Data Delay ; regn:reg_1|Q[1]                                     ; mux:MUX1|BUSWIRES[1]  ; Clock      ; Clock    ; None                       ; None                       ; 2.989 ns                 ;
; Not operational: Clock Skew > Data Delay ; regn:reg_1|Q[3]                                     ; mux:MUX1|BUSWIRES[3]  ; Clock      ; Clock    ; None                       ; None                       ; 3.030 ns                 ;
; Not operational: Clock Skew > Data Delay ; regn:reg_5|Q[0]                                     ; mux:MUX1|BUSWIRES[0]  ; Clock      ; Clock    ; None                       ; None                       ; 3.120 ns                 ;
; Not operational: Clock Skew > Data Delay ; regn:reg_1|Q[15]                                    ; mux:MUX1|BUSWIRES[15] ; Clock      ; Clock    ; None                       ; None                       ; 3.085 ns                 ;
; Not operational: Clock Skew > Data Delay ; regn:reg_5|Q[14]                                    ; mux:MUX1|BUSWIRES[14] ; Clock      ; Clock    ; None                       ; None                       ; 3.161 ns                 ;
; Not operational: Clock Skew > Data Delay ; regn:reg_5|Q[11]                                    ; mux:MUX1|BUSWIRES[11] ; Clock      ; Clock    ; None                       ; None                       ; 3.138 ns                 ;
; Not operational: Clock Skew > Data Delay ; regn:reg_5|Q[7]                                     ; mux:MUX1|BUSWIRES[7]  ; Clock      ; Clock    ; None                       ; None                       ; 3.247 ns                 ;
; Not operational: Clock Skew > Data Delay ; regn:reg_1|Q[4]                                     ; mux:MUX1|BUSWIRES[4]  ; Clock      ; Clock    ; None                       ; None                       ; 3.216 ns                 ;
; Not operational: Clock Skew > Data Delay ; regn:reg_5|Q[3]                                     ; mux:MUX1|BUSWIRES[3]  ; Clock      ; Clock    ; None                       ; None                       ; 3.216 ns                 ;
; Not operational: Clock Skew > Data Delay ; regn:reg_4|Q[8]                                     ; mux:MUX1|BUSWIRES[8]  ; Clock      ; Clock    ; None                       ; None                       ; 3.217 ns                 ;
; Not operational: Clock Skew > Data Delay ; regn:reg_5|Q[6]                                     ; mux:MUX1|BUSWIRES[6]  ; Clock      ; Clock    ; None                       ; None                       ; 3.279 ns                 ;
; Not operational: Clock Skew > Data Delay ; regn:reg_5|Q[13]                                    ; mux:MUX1|BUSWIRES[13] ; Clock      ; Clock    ; None                       ; None                       ; 3.263 ns                 ;
; Not operational: Clock Skew > Data Delay ; regn:reg_3|Q[2]                                     ; mux:MUX1|BUSWIRES[2]  ; Clock      ; Clock    ; None                       ; None                       ; 3.287 ns                 ;
; Not operational: Clock Skew > Data Delay ; regn:reg_3|Q[8]                                     ; mux:MUX1|BUSWIRES[8]  ; Clock      ; Clock    ; None                       ; None                       ; 3.293 ns                 ;
; Not operational: Clock Skew > Data Delay ; regn:reg_6|Q[10]                                    ; mux:MUX1|BUSWIRES[10] ; Clock      ; Clock    ; None                       ; None                       ; 3.318 ns                 ;
; Not operational: Clock Skew > Data Delay ; regn:reg_4|Q[14]                                    ; mux:MUX1|BUSWIRES[14] ; Clock      ; Clock    ; None                       ; None                       ; 3.398 ns                 ;
; Not operational: Clock Skew > Data Delay ; regn:reg_4|Q[9]                                     ; mux:MUX1|BUSWIRES[9]  ; Clock      ; Clock    ; None                       ; None                       ; 3.424 ns                 ;
; Not operational: Clock Skew > Data Delay ; regn:reg_0|Q[1]                                     ; mux:MUX1|BUSWIRES[1]  ; Clock      ; Clock    ; None                       ; None                       ; 3.419 ns                 ;
; Not operational: Clock Skew > Data Delay ; regn:reg_5|Q[15]                                    ; mux:MUX1|BUSWIRES[15] ; Clock      ; Clock    ; None                       ; None                       ; 3.400 ns                 ;
; Not operational: Clock Skew > Data Delay ; regn:reg_0|Q[15]                                    ; mux:MUX1|BUSWIRES[15] ; Clock      ; Clock    ; None                       ; None                       ; 3.518 ns                 ;
; Not operational: Clock Skew > Data Delay ; regn:reg_6|Q[11]                                    ; mux:MUX1|BUSWIRES[11] ; Clock      ; Clock    ; None                       ; None                       ; 3.537 ns                 ;
; Not operational: Clock Skew > Data Delay ; regn:reg_0|Q[13]                                    ; mux:MUX1|BUSWIRES[13] ; Clock      ; Clock    ; None                       ; None                       ; 3.531 ns                 ;
; Not operational: Clock Skew > Data Delay ; regn:reg_0|Q[5]                                     ; mux:MUX1|BUSWIRES[5]  ; Clock      ; Clock    ; None                       ; None                       ; 3.542 ns                 ;
; Not operational: Clock Skew > Data Delay ; regn:reg_4|Q[6]                                     ; mux:MUX1|BUSWIRES[6]  ; Clock      ; Clock    ; None                       ; None                       ; 3.620 ns                 ;
; Not operational: Clock Skew > Data Delay ; regn:reg_4|Q[11]                                    ; mux:MUX1|BUSWIRES[11] ; Clock      ; Clock    ; None                       ; None                       ; 3.625 ns                 ;
; Not operational: Clock Skew > Data Delay ; regn:reg_3|Q[6]                                     ; mux:MUX1|BUSWIRES[6]  ; Clock      ; Clock    ; None                       ; None                       ; 3.669 ns                 ;
; Not operational: Clock Skew > Data Delay ; regn:reg_5|Q[10]                                    ; mux:MUX1|BUSWIRES[10] ; Clock      ; Clock    ; None                       ; None                       ; 3.707 ns                 ;
; Not operational: Clock Skew > Data Delay ; regn:reg_3|Q[0]                                     ; mux:MUX1|BUSWIRES[0]  ; Clock      ; Clock    ; None                       ; None                       ; 3.784 ns                 ;
; Not operational: Clock Skew > Data Delay ; regn:reg_6|Q[13]                                    ; mux:MUX1|BUSWIRES[13] ; Clock      ; Clock    ; None                       ; None                       ; 3.695 ns                 ;
; Not operational: Clock Skew > Data Delay ; regn:reg_2|Q[13]                                    ; mux:MUX1|BUSWIRES[13] ; Clock      ; Clock    ; None                       ; None                       ; 3.736 ns                 ;
; Not operational: Clock Skew > Data Delay ; regn:reg_6|Q[1]                                     ; mux:MUX1|BUSWIRES[1]  ; Clock      ; Clock    ; None                       ; None                       ; 3.720 ns                 ;
; Not operational: Clock Skew > Data Delay ; regn:reg_2|Q[1]                                     ; mux:MUX1|BUSWIRES[1]  ; Clock      ; Clock    ; None                       ; None                       ; 3.811 ns                 ;
; Not operational: Clock Skew > Data Delay ; regn:reg_6|Q[15]                                    ; mux:MUX1|BUSWIRES[15] ; Clock      ; Clock    ; None                       ; None                       ; 3.772 ns                 ;
; Not operational: Clock Skew > Data Delay ; regn:reg_5|Q[5]                                     ; mux:MUX1|BUSWIRES[5]  ; Clock      ; Clock    ; None                       ; None                       ; 3.788 ns                 ;
; Not operational: Clock Skew > Data Delay ; regn:reg_0|Q[11]                                    ; mux:MUX1|BUSWIRES[11] ; Clock      ; Clock    ; None                       ; None                       ; 3.869 ns                 ;
; Not operational: Clock Skew > Data Delay ; regn:reg_4|Q[12]                                    ; mux:MUX1|BUSWIRES[12] ; Clock      ; Clock    ; None                       ; None                       ; 3.896 ns                 ;
; Not operational: Clock Skew > Data Delay ; regn:reg_0|Q[2]                                     ; mux:MUX1|BUSWIRES[2]  ; Clock      ; Clock    ; None                       ; None                       ; 3.883 ns                 ;
; Not operational: Clock Skew > Data Delay ; regn:reg_5|Q[9]                                     ; mux:MUX1|BUSWIRES[9]  ; Clock      ; Clock    ; None                       ; None                       ; 3.951 ns                 ;
; Not operational: Clock Skew > Data Delay ; upcount:Tstep|Count[1]                              ; mux:MUX1|BUSWIRES[0]  ; Clock      ; Clock    ; None                       ; None                       ; 2.318 ns                 ;
; Not operational: Clock Skew > Data Delay ; regn:reg_2|Q[5]                                     ; mux:MUX1|BUSWIRES[5]  ; Clock      ; Clock    ; None                       ; None                       ; 3.940 ns                 ;
; Not operational: Clock Skew > Data Delay ; regn:reg_1|Q[14]                                    ; mux:MUX1|BUSWIRES[14] ; Clock      ; Clock    ; None                       ; None                       ; 3.995 ns                 ;
; Not operational: Clock Skew > Data Delay ; regn:reg_1|Q[12]                                    ; mux:MUX1|BUSWIRES[12] ; Clock      ; Clock    ; None                       ; None                       ; 4.023 ns                 ;
; Not operational: Clock Skew > Data Delay ; regn:reg_1|Q[7]                                     ; mux:MUX1|BUSWIRES[7]  ; Clock      ; Clock    ; None                       ; None                       ; 4.091 ns                 ;
; Not operational: Clock Skew > Data Delay ; regnl:reg_ir|Q[7]                                   ; mux:MUX1|BUSWIRES[0]  ; Clock      ; Clock    ; None                       ; None                       ; 2.417 ns                 ;
; Not operational: Clock Skew > Data Delay ; regn:reg_2|Q[3]                                     ; mux:MUX1|BUSWIRES[3]  ; Clock      ; Clock    ; None                       ; None                       ; 4.063 ns                 ;
; Not operational: Clock Skew > Data Delay ; regn:reg_6|Q[9]                                     ; mux:MUX1|BUSWIRES[9]  ; Clock      ; Clock    ; None                       ; None                       ; 4.082 ns                 ;
; Not operational: Clock Skew > Data Delay ; regn:reg_0|Q[9]                                     ; mux:MUX1|BUSWIRES[9]  ; Clock      ; Clock    ; None                       ; None                       ; 4.116 ns                 ;
; Not operational: Clock Skew > Data Delay ; regn:reg_6|Q[3]                                     ; mux:MUX1|BUSWIRES[3]  ; Clock      ; Clock    ; None                       ; None                       ; 4.069 ns                 ;
; Not operational: Clock Skew > Data Delay ; regn:reg_2|Q[4]                                     ; mux:MUX1|BUSWIRES[4]  ; Clock      ; Clock    ; None                       ; None                       ; 4.082 ns                 ;
; Not operational: Clock Skew > Data Delay ; regn:reg_1|Q[2]                                     ; mux:MUX1|BUSWIRES[2]  ; Clock      ; Clock    ; None                       ; None                       ; 4.154 ns                 ;
; Not operational: Clock Skew > Data Delay ; regn:reg_1|Q[11]                                    ; mux:MUX1|BUSWIRES[11] ; Clock      ; Clock    ; None                       ; None                       ; 4.187 ns                 ;
; Not operational: Clock Skew > Data Delay ; regn:reg_2|Q[15]                                    ; mux:MUX1|BUSWIRES[15] ; Clock      ; Clock    ; None                       ; None                       ; 4.161 ns                 ;
; Not operational: Clock Skew > Data Delay ; regnl:reg_ir|Q[6]                                   ; mux:MUX1|BUSWIRES[0]  ; Clock      ; Clock    ; None                       ; None                       ; 2.553 ns                 ;
; Not operational: Clock Skew > Data Delay ; regn:reg_4|Q[10]                                    ; mux:MUX1|BUSWIRES[10] ; Clock      ; Clock    ; None                       ; None                       ; 4.210 ns                 ;
; Not operational: Clock Skew > Data Delay ; regn:reg_3|Q[10]                                    ; mux:MUX1|BUSWIRES[10] ; Clock      ; Clock    ; None                       ; None                       ; 4.294 ns                 ;
; Not operational: Clock Skew > Data Delay ; regnl:reg_ir|Q[7]                                   ; mux:MUX1|BUSWIRES[4]  ; Clock      ; Clock    ; None                       ; None                       ; 2.557 ns                 ;
; Not operational: Clock Skew > Data Delay ; regn:reg_0|Q[0]                                     ; mux:MUX1|BUSWIRES[0]  ; Clock      ; Clock    ; None                       ; None                       ; 4.365 ns                 ;
; Not operational: Clock Skew > Data Delay ; regn:reg_4|Q[7]                                     ; mux:MUX1|BUSWIRES[7]  ; Clock      ; Clock    ; None                       ; None                       ; 4.359 ns                 ;
; Not operational: Clock Skew > Data Delay ; regn:reg_0|Q[14]                                    ; mux:MUX1|BUSWIRES[14] ; Clock      ; Clock    ; None                       ; None                       ; 4.388 ns                 ;
; Not operational: Clock Skew > Data Delay ; regn:reg_2|Q[8]                                     ; mux:MUX1|BUSWIRES[8]  ; Clock      ; Clock    ; None                       ; None                       ; 4.377 ns                 ;
; Not operational: Clock Skew > Data Delay ; upcount:Tstep|Count[1]                              ; mux:MUX1|BUSWIRES[8]  ; Clock      ; Clock    ; None                       ; None                       ; 2.667 ns                 ;
; Not operational: Clock Skew > Data Delay ; regn:reg_1|Q[8]                                     ; mux:MUX1|BUSWIRES[8]  ; Clock      ; Clock    ; None                       ; None                       ; 4.407 ns                 ;
; Not operational: Clock Skew > Data Delay ; upcount:Tstep|Count[1]                              ; mux:MUX1|BUSWIRES[4]  ; Clock      ; Clock    ; None                       ; None                       ; 2.676 ns                 ;
; Not operational: Clock Skew > Data Delay ; regn:reg_0|Q[12]                                    ; mux:MUX1|BUSWIRES[12] ; Clock      ; Clock    ; None                       ; None                       ; 4.413 ns                 ;
; Not operational: Clock Skew > Data Delay ; regnl:reg_ir|Q[7]                                   ; mux:MUX1|BUSWIRES[1]  ; Clock      ; Clock    ; None                       ; None                       ; 2.693 ns                 ;
; Not operational: Clock Skew > Data Delay ; regnl:reg_ir|Q[7]                                   ; mux:MUX1|BUSWIRES[3]  ; Clock      ; Clock    ; None                       ; None                       ; 2.720 ns                 ;
; Not operational: Clock Skew > Data Delay ; regnl:reg_ir|Q[7]                                   ; mux:MUX1|BUSWIRES[8]  ; Clock      ; Clock    ; None                       ; None                       ; 2.766 ns                 ;
; Not operational: Clock Skew > Data Delay ; regn:reg_2|Q[11]                                    ; mux:MUX1|BUSWIRES[11] ; Clock      ; Clock    ; None                       ; None                       ; 4.538 ns                 ;
; Not operational: Clock Skew > Data Delay ; regn:reg_1|Q[0]                                     ; mux:MUX1|BUSWIRES[0]  ; Clock      ; Clock    ; None                       ; None                       ; 4.606 ns                 ;
; Not operational: Clock Skew > Data Delay ; upcount:Tstep|Count[1]                              ; mux:MUX1|BUSWIRES[14] ; Clock      ; Clock    ; None                       ; None                       ; 2.860 ns                 ;
; Not operational: Clock Skew > Data Delay ; upcount:Tstep|Count[1]                              ; mux:MUX1|BUSWIRES[9]  ; Clock      ; Clock    ; None                       ; None                       ; 2.863 ns                 ;
; Not operational: Clock Skew > Data Delay ; upcount:Tstep|Count[1]                              ; mux:MUX1|BUSWIRES[10] ; Clock      ; Clock    ; None                       ; None                       ; 2.865 ns                 ;
; Not operational: Clock Skew > Data Delay ; upcount:Tstep|Count[1]                              ; mux:MUX1|BUSWIRES[1]  ; Clock      ; Clock    ; None                       ; None                       ; 2.822 ns                 ;
; Not operational: Clock Skew > Data Delay ; regnl:reg_ir|Q[8]                                   ; mux:MUX1|BUSWIRES[0]  ; Clock      ; Clock    ; None                       ; None                       ; 2.909 ns                 ;
; Not operational: Clock Skew > Data Delay ; upcount:Tstep|Count[1]                              ; mux:MUX1|BUSWIRES[3]  ; Clock      ; Clock    ; None                       ; None                       ; 2.851 ns                 ;
; Not operational: Clock Skew > Data Delay ; regnl:reg_ir|Q[7]                                   ; mux:MUX1|BUSWIRES[5]  ; Clock      ; Clock    ; None                       ; None                       ; 2.839 ns                 ;
; Not operational: Clock Skew > Data Delay ; upcount:Tstep|Count[1]                              ; mux:MUX1|BUSWIRES[5]  ; Clock      ; Clock    ; None                       ; None                       ; 2.859 ns                 ;
; Not operational: Clock Skew > Data Delay ; regn:reg_3|Q[5]                                     ; mux:MUX1|BUSWIRES[5]  ; Clock      ; Clock    ; None                       ; None                       ; 4.561 ns                 ;
; Not operational: Clock Skew > Data Delay ; regnl:reg_ir|Q[6]                                   ; mux:MUX1|BUSWIRES[8]  ; Clock      ; Clock    ; None                       ; None                       ; 2.902 ns                 ;
; Not operational: Clock Skew > Data Delay ; regnl:reg_ir|Q[7]                                   ; mux:MUX1|BUSWIRES[14] ; Clock      ; Clock    ; None                       ; None                       ; 2.959 ns                 ;
; Not operational: Clock Skew > Data Delay ; regnl:reg_ir|Q[6]                                   ; mux:MUX1|BUSWIRES[4]  ; Clock      ; Clock    ; None                       ; None                       ; 2.911 ns                 ;
; Not operational: Clock Skew > Data Delay ; regnl:reg_ir|Q[7]                                   ; mux:MUX1|BUSWIRES[9]  ; Clock      ; Clock    ; None                       ; None                       ; 2.962 ns                 ;
; Not operational: Clock Skew > Data Delay ; regnl:reg_ir|Q[7]                                   ; mux:MUX1|BUSWIRES[10] ; Clock      ; Clock    ; None                       ; None                       ; 2.964 ns                 ;
; Not operational: Clock Skew > Data Delay ; regn:reg_3|Q[13]                                    ; mux:MUX1|BUSWIRES[13] ; Clock      ; Clock    ; None                       ; None                       ; 4.635 ns                 ;
; Not operational: Clock Skew > Data Delay ; regn:reg_3|Q[4]                                     ; mux:MUX1|BUSWIRES[4]  ; Clock      ; Clock    ; None                       ; None                       ; 4.650 ns                 ;
; Not operational: Clock Skew > Data Delay ; regn:reg_6|Q[5]                                     ; mux:MUX1|BUSWIRES[5]  ; Clock      ; Clock    ; None                       ; None                       ; 4.663 ns                 ;
; Not operational: Clock Skew > Data Delay ; regn:reg_2|Q[6]                                     ; mux:MUX1|BUSWIRES[6]  ; Clock      ; Clock    ; None                       ; None                       ; 4.773 ns                 ;
; Not operational: Clock Skew > Data Delay ; regn:reg_2|Q[9]                                     ; mux:MUX1|BUSWIRES[9]  ; Clock      ; Clock    ; None                       ; None                       ; 4.786 ns                 ;
; Not operational: Clock Skew > Data Delay ; upcount:Tstep|Count[1]                              ; mux:MUX1|BUSWIRES[15] ; Clock      ; Clock    ; None                       ; None                       ; 3.013 ns                 ;
; Not operational: Clock Skew > Data Delay ; regnl:reg_ir|Q[6]                                   ; mux:MUX1|BUSWIRES[14] ; Clock      ; Clock    ; None                       ; None                       ; 3.095 ns                 ;
; Not operational: Clock Skew > Data Delay ; regnl:reg_ir|Q[6]                                   ; mux:MUX1|BUSWIRES[9]  ; Clock      ; Clock    ; None                       ; None                       ; 3.098 ns                 ;
; Not operational: Clock Skew > Data Delay ; regnl:reg_ir|Q[6]                                   ; mux:MUX1|BUSWIRES[10] ; Clock      ; Clock    ; None                       ; None                       ; 3.100 ns                 ;
; Not operational: Clock Skew > Data Delay ; regnl:reg_ir|Q[6]                                   ; mux:MUX1|BUSWIRES[1]  ; Clock      ; Clock    ; None                       ; None                       ; 3.057 ns                 ;
; Not operational: Clock Skew > Data Delay ; upcount:Tstep|Count[1]                              ; mux:MUX1|BUSWIRES[2]  ; Clock      ; Clock    ; None                       ; None                       ; 3.086 ns                 ;
; Not operational: Clock Skew > Data Delay ; regnl:reg_ir|Q[6]                                   ; mux:MUX1|BUSWIRES[3]  ; Clock      ; Clock    ; None                       ; None                       ; 3.086 ns                 ;
; Not operational: Clock Skew > Data Delay ; regnl:reg_ir|Q[6]                                   ; mux:MUX1|BUSWIRES[5]  ; Clock      ; Clock    ; None                       ; None                       ; 3.094 ns                 ;
; Not operational: Clock Skew > Data Delay ; regn:reg_2|Q[7]                                     ; mux:MUX1|BUSWIRES[7]  ; Clock      ; Clock    ; None                       ; None                       ; 4.905 ns                 ;
; Not operational: Clock Skew > Data Delay ; regnl:reg_ir|Q[7]                                   ; mux:MUX1|BUSWIRES[15] ; Clock      ; Clock    ; None                       ; None                       ; 3.112 ns                 ;
; Not operational: Clock Skew > Data Delay ; regnl:reg_ir|Q[7]                                   ; mux:MUX1|BUSWIRES[2]  ; Clock      ; Clock    ; None                       ; None                       ; 3.140 ns                 ;
; Not operational: Clock Skew > Data Delay ; regn:reg_1|Q[9]                                     ; mux:MUX1|BUSWIRES[9]  ; Clock      ; Clock    ; None                       ; None                       ; 4.935 ns                 ;
; Not operational: Clock Skew > Data Delay ; regn:reg_3|Q[1]                                     ; mux:MUX1|BUSWIRES[1]  ; Clock      ; Clock    ; None                       ; None                       ; 4.904 ns                 ;
; Not operational: Clock Skew > Data Delay ; upcount:Tstep|Count[1]                              ; mux:MUX1|BUSWIRES[11] ; Clock      ; Clock    ; None                       ; None                       ; 3.222 ns                 ;
; Not operational: Clock Skew > Data Delay ; regnl:reg_ir|Q[7]                                   ; mux:MUX1|BUSWIRES[13] ; Clock      ; Clock    ; None                       ; None                       ; 3.223 ns                 ;
; Not operational: Clock Skew > Data Delay ; regn:reg_3|Q[12]                                    ; mux:MUX1|BUSWIRES[12] ; Clock      ; Clock    ; None                       ; None                       ; 4.918 ns                 ;
; Not operational: Clock Skew > Data Delay ; regnl:reg_ir|Q[8]                                   ; mux:MUX1|BUSWIRES[4]  ; Clock      ; Clock    ; None                       ; None                       ; 3.234 ns                 ;
; Not operational: Clock Skew > Data Delay ; upcount:Tstep|Count[0]                              ; mux:MUX1|BUSWIRES[0]  ; Clock      ; Clock    ; None                       ; None                       ; 3.338 ns                 ;
; Not operational: Clock Skew > Data Delay ; regnl:reg_ir|Q[8]                                   ; mux:MUX1|BUSWIRES[8]  ; Clock      ; Clock    ; None                       ; None                       ; 3.258 ns                 ;
; Not operational: Clock Skew > Data Delay ; regn:reg_0|Q[7]                                     ; mux:MUX1|BUSWIRES[7]  ; Clock      ; Clock    ; None                       ; None                       ; 5.003 ns                 ;
; Not operational: Clock Skew > Data Delay ; regnl:reg_ir|Q[6]                                   ; mux:MUX1|BUSWIRES[15] ; Clock      ; Clock    ; None                       ; None                       ; 3.248 ns                 ;
; Not operational: Clock Skew > Data Delay ; regn:reg_0|Q[8]                                     ; mux:MUX1|BUSWIRES[8]  ; Clock      ; Clock    ; None                       ; None                       ; 5.013 ns                 ;
; Not operational: Clock Skew > Data Delay ; regnl:reg_ir|Q[7]                                   ; mux:MUX1|BUSWIRES[7]  ; Clock      ; Clock    ; None                       ; None                       ; 3.350 ns                 ;
; Not operational: Clock Skew > Data Delay ; regnl:reg_ir|Q[7]                                   ; mux:MUX1|BUSWIRES[11] ; Clock      ; Clock    ; None                       ; None                       ; 3.321 ns                 ;
; Not operational: Clock Skew > Data Delay ; regnl:reg_ir|Q[6]                                   ; mux:MUX1|BUSWIRES[2]  ; Clock      ; Clock    ; None                       ; None                       ; 3.321 ns                 ;
; Not operational: Clock Skew > Data Delay ; regn:reg_2|Q[2]                                     ; mux:MUX1|BUSWIRES[2]  ; Clock      ; Clock    ; None                       ; None                       ; 5.030 ns                 ;
; Not operational: Clock Skew > Data Delay ; upcount:Tstep|Count[1]                              ; mux:MUX1|BUSWIRES[7]  ; Clock      ; Clock    ; None                       ; None                       ; 3.374 ns                 ;
; Not operational: Clock Skew > Data Delay ; regn:reg_3|Q[14]                                    ; mux:MUX1|BUSWIRES[14] ; Clock      ; Clock    ; None                       ; None                       ; 5.096 ns                 ;
; Not operational: Clock Skew > Data Delay ; regn:reg_1|Q[6]                                     ; mux:MUX1|BUSWIRES[6]  ; Clock      ; Clock    ; None                       ; None                       ; 5.142 ns                 ;
; Not operational: Clock Skew > Data Delay ; upcount:Tstep|Count[1]                              ; mux:MUX1|BUSWIRES[13] ; Clock      ; Clock    ; None                       ; None                       ; 3.383 ns                 ;
; Not operational: Clock Skew > Data Delay ; regnl:reg_ir|Q[8]                                   ; mux:MUX1|BUSWIRES[1]  ; Clock      ; Clock    ; None                       ; None                       ; 3.370 ns                 ;
; Not operational: Clock Skew > Data Delay ; regnl:reg_ir|Q[8]                                   ; mux:MUX1|BUSWIRES[3]  ; Clock      ; Clock    ; None                       ; None                       ; 3.397 ns                 ;
; Not operational: Clock Skew > Data Delay ; regn:reg_0|Q[10]                                    ; mux:MUX1|BUSWIRES[10] ; Clock      ; Clock    ; None                       ; None                       ; 5.156 ns                 ;
; Not operational: Clock Skew > Data Delay ; regnl:reg_ir|Q[8]                                   ; mux:MUX1|BUSWIRES[14] ; Clock      ; Clock    ; None                       ; None                       ; 3.451 ns                 ;
; Not operational: Clock Skew > Data Delay ; regnl:reg_ir|Q[8]                                   ; mux:MUX1|BUSWIRES[9]  ; Clock      ; Clock    ; None                       ; None                       ; 3.454 ns                 ;
; Not operational: Clock Skew > Data Delay ; regnl:reg_ir|Q[8]                                   ; mux:MUX1|BUSWIRES[10] ; Clock      ; Clock    ; None                       ; None                       ; 3.456 ns                 ;
; Not operational: Clock Skew > Data Delay ; regn:reg_1|Q[10]                                    ; mux:MUX1|BUSWIRES[10] ; Clock      ; Clock    ; None                       ; None                       ; 5.177 ns                 ;
; Not operational: Clock Skew > Data Delay ; regn:reg_0|Q[6]                                     ; mux:MUX1|BUSWIRES[6]  ; Clock      ; Clock    ; None                       ; None                       ; 5.207 ns                 ;
; Not operational: Clock Skew > Data Delay ; regnl:reg_ir|Q[7]                                   ; mux:MUX1|BUSWIRES[12] ; Clock      ; Clock    ; None                       ; None                       ; 3.442 ns                 ;
; Not operational: Clock Skew > Data Delay ; regnl:reg_ir|Q[6]                                   ; mux:MUX1|BUSWIRES[11] ; Clock      ; Clock    ; None                       ; None                       ; 3.457 ns                 ;
; Not operational: Clock Skew > Data Delay ; regn:reg_1|Q[5]                                     ; mux:MUX1|BUSWIRES[5]  ; Clock      ; Clock    ; None                       ; None                       ; 5.169 ns                 ;
; Not operational: Clock Skew > Data Delay ; regnl:reg_ir|Q[8]                                   ; mux:MUX1|BUSWIRES[5]  ; Clock      ; Clock    ; None                       ; None                       ; 3.450 ns                 ;
; Not operational: Clock Skew > Data Delay ; regn:reg_3|Q[3]                                     ; mux:MUX1|BUSWIRES[3]  ; Clock      ; Clock    ; None                       ; None                       ; 5.196 ns                 ;
; Not operational: Clock Skew > Data Delay ; regnl:reg_ir|Q[7]                                   ; mux:MUX1|BUSWIRES[6]  ; Clock      ; Clock    ; None                       ; None                       ; 3.537 ns                 ;
; Not operational: Clock Skew > Data Delay ; upcount:Tstep|Count[1]                              ; mux:MUX1|BUSWIRES[6]  ; Clock      ; Clock    ; None                       ; None                       ; 3.557 ns                 ;
; Not operational: Clock Skew > Data Delay ; regn:reg_2|Q[0]                                     ; mux:MUX1|BUSWIRES[0]  ; Clock      ; Clock    ; None                       ; None                       ; 5.312 ns                 ;
; Not operational: Clock Skew > Data Delay ; regn:reg_2|Q[14]                                    ; mux:MUX1|BUSWIRES[14] ; Clock      ; Clock    ; None                       ; None                       ; 5.271 ns                 ;
; Not operational: Clock Skew > Data Delay ; regnl:reg_ir|Q[0]                                   ; mux:MUX1|BUSWIRES[0]  ; Clock      ; Clock    ; None                       ; None                       ; 3.618 ns                 ;
; Not operational: Clock Skew > Data Delay ; regnl:reg_ir|Q[6]                                   ; mux:MUX1|BUSWIRES[7]  ; Clock      ; Clock    ; None                       ; None                       ; 3.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; upcount:Tstep|Count[1]                              ; mux:MUX1|BUSWIRES[12] ; Clock      ; Clock    ; None                       ; None                       ; 3.602 ns                 ;
; Not operational: Clock Skew > Data Delay ; regn:reg_6|Q[7]                                     ; mux:MUX1|BUSWIRES[7]  ; Clock      ; Clock    ; None                       ; None                       ; 5.354 ns                 ;
; Not operational: Clock Skew > Data Delay ; regnl:reg_ir|Q[8]                                   ; mux:MUX1|BUSWIRES[15] ; Clock      ; Clock    ; None                       ; None                       ; 3.604 ns                 ;
; Not operational: Clock Skew > Data Delay ; regn:reg_3|Q[15]                                    ; mux:MUX1|BUSWIRES[15] ; Clock      ; Clock    ; None                       ; None                       ; 5.341 ns                 ;
; Not operational: Clock Skew > Data Delay ; regn:reg_2|Q[12]                                    ; mux:MUX1|BUSWIRES[12] ; Clock      ; Clock    ; None                       ; None                       ; 5.363 ns                 ;
; Not operational: Clock Skew > Data Delay ; upcount:Tstep|Count[0]                              ; mux:MUX1|BUSWIRES[4]  ; Clock      ; Clock    ; None                       ; None                       ; 3.663 ns                 ;
; Not operational: Clock Skew > Data Delay ; regnl:reg_ir|Q[8]                                   ; mux:MUX1|BUSWIRES[2]  ; Clock      ; Clock    ; None                       ; None                       ; 3.677 ns                 ;
; Not operational: Clock Skew > Data Delay ; upcount:Tstep|Count[0]                              ; mux:MUX1|BUSWIRES[8]  ; Clock      ; Clock    ; None                       ; None                       ; 3.687 ns                 ;
; Not operational: Clock Skew > Data Delay ; regnl:reg_ir|Q[2]                                   ; mux:MUX1|BUSWIRES[13] ; Clock      ; Clock    ; None                       ; None                       ; 3.726 ns                 ;
; Not operational: Clock Skew > Data Delay ; regnl:reg_ir|Q[3]                                   ; mux:MUX1|BUSWIRES[13] ; Clock      ; Clock    ; None                       ; None                       ; 3.727 ns                 ;
; Not operational: Clock Skew > Data Delay ; regnl:reg_ir|Q[6]                                   ; mux:MUX1|BUSWIRES[6]  ; Clock      ; Clock    ; None                       ; None                       ; 3.792 ns                 ;
; Not operational: Clock Skew > Data Delay ; regnl:reg_ir|Q[0]                                   ; mux:MUX1|BUSWIRES[13] ; Clock      ; Clock    ; None                       ; None                       ; 3.779 ns                 ;
; Not operational: Clock Skew > Data Delay ; upcount:Tstep|Count[0]                              ; mux:MUX1|BUSWIRES[1]  ; Clock      ; Clock    ; None                       ; None                       ; 3.799 ns                 ;
; Not operational: Clock Skew > Data Delay ; regnl:reg_ir|Q[8]                                   ; mux:MUX1|BUSWIRES[11] ; Clock      ; Clock    ; None                       ; None                       ; 3.813 ns                 ;
; Not operational: Clock Skew > Data Delay ; regnl:reg_ir|Q[6]                                   ; mux:MUX1|BUSWIRES[13] ; Clock      ; Clock    ; None                       ; None                       ; 3.826 ns                 ;
; Not operational: Clock Skew > Data Delay ; upcount:Tstep|Count[0]                              ; mux:MUX1|BUSWIRES[3]  ; Clock      ; Clock    ; None                       ; None                       ; 3.826 ns                 ;
; Not operational: Clock Skew > Data Delay ; upcount:Tstep|Count[0]                              ; mux:MUX1|BUSWIRES[14] ; Clock      ; Clock    ; None                       ; None                       ; 3.880 ns                 ;
; Not operational: Clock Skew > Data Delay ; upcount:Tstep|Count[0]                              ; mux:MUX1|BUSWIRES[9]  ; Clock      ; Clock    ; None                       ; None                       ; 3.883 ns                 ;
; Not operational: Clock Skew > Data Delay ; upcount:Tstep|Count[0]                              ; mux:MUX1|BUSWIRES[10] ; Clock      ; Clock    ; None                       ; None                       ; 3.885 ns                 ;
; Not operational: Clock Skew > Data Delay ; regn:reg_0|Q[4]                                     ; mux:MUX1|BUSWIRES[4]  ; Clock      ; Clock    ; None                       ; None                       ; 5.548 ns                 ;
; Not operational: Clock Skew > Data Delay ; regnl:reg_ir|Q[2]                                   ; mux:MUX1|BUSWIRES[15] ; Clock      ; Clock    ; None                       ; None                       ; 3.826 ns                 ;
; Not operational: Clock Skew > Data Delay ; regnl:reg_ir|Q[3]                                   ; mux:MUX1|BUSWIRES[15] ; Clock      ; Clock    ; None                       ; None                       ; 3.827 ns                 ;
; Not operational: Clock Skew > Data Delay ; regnl:reg_ir|Q[3]                                   ; mux:MUX1|BUSWIRES[0]  ; Clock      ; Clock    ; None                       ; None                       ; 3.962 ns                 ;
; Not operational: Clock Skew > Data Delay ; regnl:reg_ir|Q[1]                                   ; mux:MUX1|BUSWIRES[13] ; Clock      ; Clock    ; None                       ; None                       ; 3.883 ns                 ;
; Not operational: Clock Skew > Data Delay ; regnl:reg_ir|Q[8]                                   ; mux:MUX1|BUSWIRES[13] ; Clock      ; Clock    ; None                       ; None                       ; 3.900 ns                 ;
; Timing analysis restricted to 200 rows.  ; To change the limit use Settings (Assignments menu) ;                       ;            ;          ;                            ;                            ;                          ;
+------------------------------------------+-----------------------------------------------------+-----------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                                                      ;
+-----------------------------------------+-----------------------------------------------------+------------+---------+------------------------+----------+
; Slack                                   ; Required tsu                                        ; Actual tsu ; From    ; To                     ; To Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+---------+------------------------+----------+
; N/A                                     ; None                                                ; 4.467 ns   ; Resetn  ; mux:MUX1|BUSWIRES[14]  ; Resetn   ;
; N/A                                     ; None                                                ; 4.432 ns   ; Resetn  ; mux:MUX1|BUSWIRES[10]  ; Resetn   ;
; N/A                                     ; None                                                ; 4.286 ns   ; Resetn  ; mux:MUX1|BUSWIRES[0]   ; Resetn   ;
; N/A                                     ; None                                                ; 4.241 ns   ; Resetn  ; mux:MUX1|BUSWIRES[9]   ; Resetn   ;
; N/A                                     ; None                                                ; 4.145 ns   ; Resetn  ; mux:MUX1|BUSWIRES[7]   ; Resetn   ;
; N/A                                     ; None                                                ; 4.023 ns   ; Resetn  ; mux:MUX1|BUSWIRES[6]   ; Resetn   ;
; N/A                                     ; None                                                ; 3.914 ns   ; Resetn  ; mux:MUX1|BUSWIRES[15]  ; Resetn   ;
; N/A                                     ; None                                                ; 3.892 ns   ; Resetn  ; mux:MUX1|BUSWIRES[12]  ; Resetn   ;
; N/A                                     ; None                                                ; 3.821 ns   ; Resetn  ; mux:MUX1|BUSWIRES[11]  ; Resetn   ;
; N/A                                     ; None                                                ; 3.798 ns   ; Resetn  ; mux:MUX1|BUSWIRES[8]   ; Resetn   ;
; N/A                                     ; None                                                ; 3.770 ns   ; Resetn  ; mux:MUX1|BUSWIRES[1]   ; Resetn   ;
; N/A                                     ; None                                                ; 3.666 ns   ; Resetn  ; mux:MUX1|BUSWIRES[5]   ; Resetn   ;
; N/A                                     ; None                                                ; 3.574 ns   ; Resetn  ; mux:MUX1|BUSWIRES[3]   ; Resetn   ;
; N/A                                     ; None                                                ; 3.529 ns   ; Resetn  ; mux:MUX1|BUSWIRES[4]   ; Resetn   ;
; N/A                                     ; None                                                ; 3.528 ns   ; Resetn  ; regn:reg_2|Q[1]        ; Clock    ;
; N/A                                     ; None                                                ; 3.528 ns   ; Resetn  ; regn:reg_2|Q[3]        ; Clock    ;
; N/A                                     ; None                                                ; 3.528 ns   ; Resetn  ; regn:reg_2|Q[4]        ; Clock    ;
; N/A                                     ; None                                                ; 3.528 ns   ; Resetn  ; regn:reg_2|Q[5]        ; Clock    ;
; N/A                                     ; None                                                ; 3.528 ns   ; Resetn  ; regn:reg_2|Q[6]        ; Clock    ;
; N/A                                     ; None                                                ; 3.528 ns   ; Resetn  ; regn:reg_2|Q[7]        ; Clock    ;
; N/A                                     ; None                                                ; 3.528 ns   ; Resetn  ; regn:reg_2|Q[8]        ; Clock    ;
; N/A                                     ; None                                                ; 3.528 ns   ; Resetn  ; regn:reg_2|Q[9]        ; Clock    ;
; N/A                                     ; None                                                ; 3.528 ns   ; Resetn  ; regn:reg_2|Q[11]       ; Clock    ;
; N/A                                     ; None                                                ; 3.528 ns   ; Resetn  ; regn:reg_2|Q[13]       ; Clock    ;
; N/A                                     ; None                                                ; 3.528 ns   ; Resetn  ; regn:reg_2|Q[15]       ; Clock    ;
; N/A                                     ; None                                                ; 3.497 ns   ; Resetn  ; mux:MUX1|BUSWIRES[2]   ; Resetn   ;
; N/A                                     ; None                                                ; 3.494 ns   ; Resetn  ; regn:reg_6|Q[9]        ; Clock    ;
; N/A                                     ; None                                                ; 3.494 ns   ; Resetn  ; regn:reg_6|Q[10]       ; Clock    ;
; N/A                                     ; None                                                ; 3.494 ns   ; Resetn  ; regn:reg_6|Q[11]       ; Clock    ;
; N/A                                     ; None                                                ; 3.494 ns   ; Resetn  ; regn:reg_6|Q[12]       ; Clock    ;
; N/A                                     ; None                                                ; 3.494 ns   ; Resetn  ; regn:reg_6|Q[13]       ; Clock    ;
; N/A                                     ; None                                                ; 3.494 ns   ; Resetn  ; regn:reg_6|Q[14]       ; Clock    ;
; N/A                                     ; None                                                ; 3.494 ns   ; Resetn  ; regn:reg_6|Q[15]       ; Clock    ;
; N/A                                     ; None                                                ; 3.452 ns   ; Resetn  ; mux:MUX1|BUSWIRES[13]  ; Resetn   ;
; N/A                                     ; None                                                ; 3.315 ns   ; Resetn  ; regn:reg_3|Q[11]       ; Clock    ;
; N/A                                     ; None                                                ; 3.315 ns   ; Resetn  ; regn:reg_3|Q[15]       ; Clock    ;
; N/A                                     ; None                                                ; 3.313 ns   ; Resetn  ; regn:reg_4|Q[5]        ; Clock    ;
; N/A                                     ; None                                                ; 3.313 ns   ; Resetn  ; regn:reg_4|Q[6]        ; Clock    ;
; N/A                                     ; None                                                ; 3.313 ns   ; Resetn  ; regn:reg_4|Q[7]        ; Clock    ;
; N/A                                     ; None                                                ; 3.313 ns   ; Resetn  ; regn:reg_4|Q[8]        ; Clock    ;
; N/A                                     ; None                                                ; 3.313 ns   ; Resetn  ; regn:reg_4|Q[9]        ; Clock    ;
; N/A                                     ; None                                                ; 3.313 ns   ; Resetn  ; regn:reg_4|Q[10]       ; Clock    ;
; N/A                                     ; None                                                ; 3.313 ns   ; Resetn  ; regn:reg_4|Q[14]       ; Clock    ;
; N/A                                     ; None                                                ; 3.311 ns   ; Resetn  ; regn:reg_0|Q[0]        ; Clock    ;
; N/A                                     ; None                                                ; 3.311 ns   ; Resetn  ; regn:reg_0|Q[2]        ; Clock    ;
; N/A                                     ; None                                                ; 3.311 ns   ; Resetn  ; regn:reg_0|Q[3]        ; Clock    ;
; N/A                                     ; None                                                ; 3.311 ns   ; Resetn  ; regn:reg_0|Q[4]        ; Clock    ;
; N/A                                     ; None                                                ; 3.311 ns   ; Resetn  ; regn:reg_0|Q[10]       ; Clock    ;
; N/A                                     ; None                                                ; 3.311 ns   ; Resetn  ; regn:reg_0|Q[12]       ; Clock    ;
; N/A                                     ; None                                                ; 3.311 ns   ; Resetn  ; regn:reg_0|Q[14]       ; Clock    ;
; N/A                                     ; None                                                ; 3.311 ns   ; Resetn  ; regn:reg_0|Q[15]       ; Clock    ;
; N/A                                     ; None                                                ; 3.310 ns   ; Resetn  ; regn:reg_3|Q[0]        ; Clock    ;
; N/A                                     ; None                                                ; 3.310 ns   ; Resetn  ; regn:reg_3|Q[1]        ; Clock    ;
; N/A                                     ; None                                                ; 3.310 ns   ; Resetn  ; regn:reg_3|Q[2]        ; Clock    ;
; N/A                                     ; None                                                ; 3.310 ns   ; Resetn  ; regn:reg_3|Q[3]        ; Clock    ;
; N/A                                     ; None                                                ; 3.310 ns   ; Resetn  ; regn:reg_0|Q[5]        ; Clock    ;
; N/A                                     ; None                                                ; 3.310 ns   ; Resetn  ; regn:reg_3|Q[6]        ; Clock    ;
; N/A                                     ; None                                                ; 3.310 ns   ; Resetn  ; regn:reg_0|Q[6]        ; Clock    ;
; N/A                                     ; None                                                ; 3.310 ns   ; Resetn  ; regn:reg_3|Q[8]        ; Clock    ;
; N/A                                     ; None                                                ; 3.310 ns   ; Resetn  ; regn:reg_0|Q[8]        ; Clock    ;
; N/A                                     ; None                                                ; 3.310 ns   ; Resetn  ; regn:reg_0|Q[9]        ; Clock    ;
; N/A                                     ; None                                                ; 3.310 ns   ; Resetn  ; regn:reg_0|Q[11]       ; Clock    ;
; N/A                                     ; None                                                ; 3.299 ns   ; Resetn  ; regn:reg_3|Q[5]        ; Clock    ;
; N/A                                     ; None                                                ; 3.299 ns   ; Resetn  ; regn:reg_3|Q[7]        ; Clock    ;
; N/A                                     ; None                                                ; 3.299 ns   ; Resetn  ; regn:reg_3|Q[9]        ; Clock    ;
; N/A                                     ; None                                                ; 3.299 ns   ; Resetn  ; regn:reg_3|Q[10]       ; Clock    ;
; N/A                                     ; None                                                ; 3.299 ns   ; Resetn  ; regn:reg_3|Q[14]       ; Clock    ;
; N/A                                     ; None                                                ; 3.287 ns   ; Resetn  ; regn:reg_1|Q[5]        ; Clock    ;
; N/A                                     ; None                                                ; 3.287 ns   ; Resetn  ; regn:reg_1|Q[6]        ; Clock    ;
; N/A                                     ; None                                                ; 3.287 ns   ; Resetn  ; regn:reg_1|Q[7]        ; Clock    ;
; N/A                                     ; None                                                ; 3.287 ns   ; Resetn  ; regn:reg_1|Q[8]        ; Clock    ;
; N/A                                     ; None                                                ; 3.287 ns   ; Resetn  ; regn:reg_1|Q[9]        ; Clock    ;
; N/A                                     ; None                                                ; 3.287 ns   ; Resetn  ; regn:reg_1|Q[11]       ; Clock    ;
; N/A                                     ; None                                                ; 3.287 ns   ; Resetn  ; regn:reg_1|Q[13]       ; Clock    ;
; N/A                                     ; None                                                ; 3.283 ns   ; Resetn  ; regn:reg_1|Q[0]        ; Clock    ;
; N/A                                     ; None                                                ; 3.283 ns   ; Resetn  ; regn:reg_1|Q[2]        ; Clock    ;
; N/A                                     ; None                                                ; 3.283 ns   ; Resetn  ; regn:reg_1|Q[3]        ; Clock    ;
; N/A                                     ; None                                                ; 3.283 ns   ; Resetn  ; regn:reg_1|Q[4]        ; Clock    ;
; N/A                                     ; None                                                ; 3.283 ns   ; Resetn  ; regn:reg_1|Q[10]       ; Clock    ;
; N/A                                     ; None                                                ; 3.283 ns   ; Resetn  ; regn:reg_1|Q[12]       ; Clock    ;
; N/A                                     ; None                                                ; 3.283 ns   ; Resetn  ; regn:reg_1|Q[14]       ; Clock    ;
; N/A                                     ; None                                                ; 3.283 ns   ; Resetn  ; regn:reg_1|Q[15]       ; Clock    ;
; N/A                                     ; None                                                ; 3.278 ns   ; Resetn  ; regn:reg_4|Q[11]       ; Clock    ;
; N/A                                     ; None                                                ; 3.278 ns   ; Resetn  ; regn:reg_4|Q[12]       ; Clock    ;
; N/A                                     ; None                                                ; 3.278 ns   ; Resetn  ; regn:reg_4|Q[13]       ; Clock    ;
; N/A                                     ; None                                                ; 3.278 ns   ; Resetn  ; regn:reg_4|Q[15]       ; Clock    ;
; N/A                                     ; None                                                ; 3.269 ns   ; Resetn  ; regn:reg_6|Q[0]        ; Clock    ;
; N/A                                     ; None                                                ; 3.269 ns   ; Resetn  ; regn:reg_5|Q[0]        ; Clock    ;
; N/A                                     ; None                                                ; 3.269 ns   ; Resetn  ; regn:reg_6|Q[1]        ; Clock    ;
; N/A                                     ; None                                                ; 3.269 ns   ; Resetn  ; regn:reg_5|Q[1]        ; Clock    ;
; N/A                                     ; None                                                ; 3.269 ns   ; Resetn  ; regn:reg_6|Q[2]        ; Clock    ;
; N/A                                     ; None                                                ; 3.269 ns   ; Resetn  ; regn:reg_5|Q[2]        ; Clock    ;
; N/A                                     ; None                                                ; 3.269 ns   ; Resetn  ; regn:reg_6|Q[3]        ; Clock    ;
; N/A                                     ; None                                                ; 3.269 ns   ; Resetn  ; regn:reg_5|Q[3]        ; Clock    ;
; N/A                                     ; None                                                ; 3.269 ns   ; Resetn  ; regn:reg_6|Q[4]        ; Clock    ;
; N/A                                     ; None                                                ; 3.269 ns   ; Resetn  ; regn:reg_5|Q[4]        ; Clock    ;
; N/A                                     ; None                                                ; 3.269 ns   ; Resetn  ; regn:reg_6|Q[5]        ; Clock    ;
; N/A                                     ; None                                                ; 3.269 ns   ; Resetn  ; regn:reg_5|Q[5]        ; Clock    ;
; N/A                                     ; None                                                ; 3.269 ns   ; Resetn  ; regn:reg_6|Q[6]        ; Clock    ;
; N/A                                     ; None                                                ; 3.269 ns   ; Resetn  ; regn:reg_5|Q[6]        ; Clock    ;
; N/A                                     ; None                                                ; 3.269 ns   ; Resetn  ; regn:reg_6|Q[7]        ; Clock    ;
; N/A                                     ; None                                                ; 3.269 ns   ; Resetn  ; regn:reg_5|Q[7]        ; Clock    ;
; N/A                                     ; None                                                ; 3.269 ns   ; Resetn  ; regn:reg_6|Q[8]        ; Clock    ;
; N/A                                     ; None                                                ; 3.269 ns   ; Resetn  ; regn:reg_5|Q[8]        ; Clock    ;
; N/A                                     ; None                                                ; 3.260 ns   ; Resetn  ; regn:reg_5|Q[9]        ; Clock    ;
; N/A                                     ; None                                                ; 3.260 ns   ; Resetn  ; regn:reg_5|Q[10]       ; Clock    ;
; N/A                                     ; None                                                ; 3.260 ns   ; Resetn  ; regn:reg_5|Q[11]       ; Clock    ;
; N/A                                     ; None                                                ; 3.260 ns   ; Resetn  ; regn:reg_5|Q[12]       ; Clock    ;
; N/A                                     ; None                                                ; 3.260 ns   ; Resetn  ; regn:reg_5|Q[13]       ; Clock    ;
; N/A                                     ; None                                                ; 3.260 ns   ; Resetn  ; regn:reg_5|Q[14]       ; Clock    ;
; N/A                                     ; None                                                ; 3.260 ns   ; Resetn  ; regn:reg_5|Q[15]       ; Clock    ;
; N/A                                     ; None                                                ; 3.082 ns   ; Resetn  ; regn:reg_0|Q[7]        ; Clock    ;
; N/A                                     ; None                                                ; 3.082 ns   ; Resetn  ; regn:reg_0|Q[13]       ; Clock    ;
; N/A                                     ; None                                                ; 3.071 ns   ; Resetn  ; regn:reg_4|Q[1]        ; Clock    ;
; N/A                                     ; None                                                ; 3.071 ns   ; Resetn  ; regn:reg_4|Q[2]        ; Clock    ;
; N/A                                     ; None                                                ; 3.071 ns   ; Resetn  ; regn:reg_4|Q[3]        ; Clock    ;
; N/A                                     ; None                                                ; 3.071 ns   ; Resetn  ; regn:reg_4|Q[4]        ; Clock    ;
; N/A                                     ; None                                                ; 3.065 ns   ; Resetn  ; regn:reg_7|Q[5]        ; Clock    ;
; N/A                                     ; None                                                ; 3.065 ns   ; Resetn  ; regn:reg_7|Q[6]        ; Clock    ;
; N/A                                     ; None                                                ; 3.065 ns   ; Resetn  ; regn:reg_7|Q[7]        ; Clock    ;
; N/A                                     ; None                                                ; 3.065 ns   ; Resetn  ; regn:reg_7|Q[8]        ; Clock    ;
; N/A                                     ; None                                                ; 3.062 ns   ; Resetn  ; regn:reg_7|Q[1]        ; Clock    ;
; N/A                                     ; None                                                ; 3.062 ns   ; Resetn  ; regn:reg_7|Q[2]        ; Clock    ;
; N/A                                     ; None                                                ; 3.062 ns   ; Resetn  ; regn:reg_7|Q[3]        ; Clock    ;
; N/A                                     ; None                                                ; 3.062 ns   ; Resetn  ; regn:reg_7|Q[4]        ; Clock    ;
; N/A                                     ; None                                                ; 3.055 ns   ; Resetn  ; regn:reg_2|Q[0]        ; Clock    ;
; N/A                                     ; None                                                ; 3.055 ns   ; Resetn  ; regn:reg_2|Q[2]        ; Clock    ;
; N/A                                     ; None                                                ; 3.055 ns   ; Resetn  ; regn:reg_2|Q[10]       ; Clock    ;
; N/A                                     ; None                                                ; 3.055 ns   ; Resetn  ; regn:reg_2|Q[12]       ; Clock    ;
; N/A                                     ; None                                                ; 3.055 ns   ; Resetn  ; regn:reg_2|Q[14]       ; Clock    ;
; N/A                                     ; None                                                ; 3.047 ns   ; Resetn  ; regn:reg_3|Q[4]        ; Clock    ;
; N/A                                     ; None                                                ; 3.047 ns   ; Resetn  ; regn:reg_3|Q[12]       ; Clock    ;
; N/A                                     ; None                                                ; 3.047 ns   ; Resetn  ; regn:reg_3|Q[13]       ; Clock    ;
; N/A                                     ; None                                                ; 3.017 ns   ; Resetn  ; regn:reg_7|Q[9]        ; Clock    ;
; N/A                                     ; None                                                ; 3.017 ns   ; Resetn  ; regn:reg_7|Q[10]       ; Clock    ;
; N/A                                     ; None                                                ; 3.017 ns   ; Resetn  ; regn:reg_7|Q[11]       ; Clock    ;
; N/A                                     ; None                                                ; 3.017 ns   ; Resetn  ; regn:reg_7|Q[12]       ; Clock    ;
; N/A                                     ; None                                                ; 3.017 ns   ; Resetn  ; regn:reg_7|Q[13]       ; Clock    ;
; N/A                                     ; None                                                ; 3.017 ns   ; Resetn  ; regn:reg_7|Q[14]       ; Clock    ;
; N/A                                     ; None                                                ; 3.017 ns   ; Resetn  ; regn:reg_7|Q[15]       ; Clock    ;
; N/A                                     ; None                                                ; 3.012 ns   ; Resetn  ; regn:reg_7|Q[0]        ; Clock    ;
; N/A                                     ; None                                                ; 2.774 ns   ; Resetn  ; regn:reg_4|Q[0]        ; Clock    ;
; N/A                                     ; None                                                ; 2.580 ns   ; Resetn  ; regn:reg_0|Q[1]        ; Clock    ;
; N/A                                     ; None                                                ; 2.572 ns   ; Resetn  ; regn:reg_1|Q[1]        ; Clock    ;
; N/A                                     ; None                                                ; 2.338 ns   ; DIN[12] ; regnl:reg_ir|Q[5]      ; Clock    ;
; N/A                                     ; None                                                ; 2.244 ns   ; DIN[1]  ; mux:MUX1|BUSWIRES[1]   ; Resetn   ;
; N/A                                     ; None                                                ; 2.218 ns   ; DIN[8]  ; regnl:reg_ir|Q[1]      ; Clock    ;
; N/A                                     ; None                                                ; 2.157 ns   ; DIN[7]  ; regnl:reg_ir|Q[0]      ; Clock    ;
; N/A                                     ; None                                                ; 2.108 ns   ; DIN[13] ; regnl:reg_ir|Q[6]      ; Clock    ;
; N/A                                     ; None                                                ; 2.051 ns   ; DIN[14] ; regnl:reg_ir|Q[7]      ; Clock    ;
; N/A                                     ; None                                                ; 2.024 ns   ; DIN[6]  ; mux:MUX1|BUSWIRES[6]   ; Resetn   ;
; N/A                                     ; None                                                ; 2.001 ns   ; DIN[11] ; regnl:reg_ir|Q[4]      ; Clock    ;
; N/A                                     ; None                                                ; 1.980 ns   ; DIN[2]  ; mux:MUX1|BUSWIRES[2]   ; Resetn   ;
; N/A                                     ; None                                                ; 1.940 ns   ; DIN[9]  ; regnl:reg_ir|Q[2]      ; Clock    ;
; N/A                                     ; None                                                ; 1.928 ns   ; DIN[14] ; mux:MUX1|BUSWIRES[14]  ; Resetn   ;
; N/A                                     ; None                                                ; 1.891 ns   ; DIN[10] ; regnl:reg_ir|Q[3]      ; Clock    ;
; N/A                                     ; None                                                ; 1.840 ns   ; DIN[7]  ; mux:MUX1|BUSWIRES[7]   ; Resetn   ;
; N/A                                     ; None                                                ; 1.826 ns   ; DIN[12] ; mux:MUX1|BUSWIRES[12]  ; Resetn   ;
; N/A                                     ; None                                                ; 1.763 ns   ; DIN[15] ; regnl:reg_ir|Q[8]      ; Clock    ;
; N/A                                     ; None                                                ; 1.757 ns   ; DIN[15] ; mux:MUX1|BUSWIRES[15]  ; Resetn   ;
; N/A                                     ; None                                                ; 1.718 ns   ; DIN[13] ; mux:MUX1|BUSWIRES[13]  ; Resetn   ;
; N/A                                     ; None                                                ; 1.715 ns   ; DIN[0]  ; mux:MUX1|BUSWIRES[0]   ; Resetn   ;
; N/A                                     ; None                                                ; 1.657 ns   ; DIN[9]  ; mux:MUX1|BUSWIRES[9]   ; Resetn   ;
; N/A                                     ; None                                                ; 1.617 ns   ; DIN[8]  ; mux:MUX1|BUSWIRES[8]   ; Resetn   ;
; N/A                                     ; None                                                ; 1.579 ns   ; DIN[3]  ; mux:MUX1|BUSWIRES[3]   ; Resetn   ;
; N/A                                     ; None                                                ; 1.577 ns   ; DIN[4]  ; mux:MUX1|BUSWIRES[4]   ; Resetn   ;
; N/A                                     ; None                                                ; 1.468 ns   ; DIN[11] ; mux:MUX1|BUSWIRES[11]  ; Resetn   ;
; N/A                                     ; None                                                ; 1.434 ns   ; Resetn  ; mux:MUX1|BUSWIRES[14]  ; Clock    ;
; N/A                                     ; None                                                ; 1.399 ns   ; Resetn  ; mux:MUX1|BUSWIRES[10]  ; Clock    ;
; N/A                                     ; None                                                ; 1.351 ns   ; DIN[10] ; mux:MUX1|BUSWIRES[10]  ; Resetn   ;
; N/A                                     ; None                                                ; 1.253 ns   ; Resetn  ; mux:MUX1|BUSWIRES[0]   ; Clock    ;
; N/A                                     ; None                                                ; 1.208 ns   ; Resetn  ; mux:MUX1|BUSWIRES[9]   ; Clock    ;
; N/A                                     ; None                                                ; 1.112 ns   ; Resetn  ; mux:MUX1|BUSWIRES[7]   ; Clock    ;
; N/A                                     ; None                                                ; 0.998 ns   ; DIN[5]  ; mux:MUX1|BUSWIRES[5]   ; Resetn   ;
; N/A                                     ; None                                                ; 0.990 ns   ; Resetn  ; mux:MUX1|BUSWIRES[6]   ; Clock    ;
; N/A                                     ; None                                                ; 0.881 ns   ; Resetn  ; mux:MUX1|BUSWIRES[15]  ; Clock    ;
; N/A                                     ; None                                                ; 0.859 ns   ; Resetn  ; mux:MUX1|BUSWIRES[12]  ; Clock    ;
; N/A                                     ; None                                                ; 0.788 ns   ; Resetn  ; mux:MUX1|BUSWIRES[11]  ; Clock    ;
; N/A                                     ; None                                                ; 0.765 ns   ; Resetn  ; mux:MUX1|BUSWIRES[8]   ; Clock    ;
; N/A                                     ; None                                                ; 0.737 ns   ; Resetn  ; mux:MUX1|BUSWIRES[1]   ; Clock    ;
; N/A                                     ; None                                                ; 0.633 ns   ; Resetn  ; mux:MUX1|BUSWIRES[5]   ; Clock    ;
; N/A                                     ; None                                                ; 0.541 ns   ; Resetn  ; mux:MUX1|BUSWIRES[3]   ; Clock    ;
; N/A                                     ; None                                                ; 0.496 ns   ; Resetn  ; mux:MUX1|BUSWIRES[4]   ; Clock    ;
; N/A                                     ; None                                                ; 0.464 ns   ; Resetn  ; mux:MUX1|BUSWIRES[2]   ; Clock    ;
; N/A                                     ; None                                                ; 0.419 ns   ; Resetn  ; mux:MUX1|BUSWIRES[13]  ; Clock    ;
; N/A                                     ; None                                                ; -0.467 ns  ; Resetn  ; regnl:reg_ir|Q[8]      ; Clock    ;
; N/A                                     ; None                                                ; -0.467 ns  ; Resetn  ; regnl:reg_ir|Q[7]      ; Clock    ;
; N/A                                     ; None                                                ; -0.467 ns  ; Resetn  ; regnl:reg_ir|Q[6]      ; Clock    ;
; N/A                                     ; None                                                ; -0.467 ns  ; Resetn  ; regnl:reg_ir|Q[3]      ; Clock    ;
; N/A                                     ; None                                                ; -0.467 ns  ; Resetn  ; regnl:reg_ir|Q[5]      ; Clock    ;
; N/A                                     ; None                                                ; -0.467 ns  ; Resetn  ; regnl:reg_ir|Q[0]      ; Clock    ;
; N/A                                     ; None                                                ; -0.467 ns  ; Resetn  ; regnl:reg_ir|Q[2]      ; Clock    ;
; N/A                                     ; None                                                ; -0.467 ns  ; Resetn  ; regnl:reg_ir|Q[1]      ; Clock    ;
; N/A                                     ; None                                                ; -0.696 ns  ; Resetn  ; regnl:reg_ir|Q[4]      ; Clock    ;
; N/A                                     ; None                                                ; -0.712 ns  ; Resetn  ; upcount:Tstep|Count[1] ; Clock    ;
; N/A                                     ; None                                                ; -0.789 ns  ; DIN[1]  ; mux:MUX1|BUSWIRES[1]   ; Clock    ;
; N/A                                     ; None                                                ; -1.009 ns  ; DIN[6]  ; mux:MUX1|BUSWIRES[6]   ; Clock    ;
; N/A                                     ; None                                                ; -1.053 ns  ; DIN[2]  ; mux:MUX1|BUSWIRES[2]   ; Clock    ;
; N/A                                     ; None                                                ; -1.105 ns  ; DIN[14] ; mux:MUX1|BUSWIRES[14]  ; Clock    ;
; N/A                                     ; None                                                ; -1.193 ns  ; DIN[7]  ; mux:MUX1|BUSWIRES[7]   ; Clock    ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;         ;                        ;          ;
+-----------------------------------------+-----------------------------------------------------+------------+---------+------------------------+----------+


+----------------------------------------------------------------------------------------+
; tco                                                                                    ;
+-------+--------------+------------+------------------------+--------------+------------+
; Slack ; Required tco ; Actual tco ; From                   ; To           ; From Clock ;
+-------+--------------+------------+------------------------+--------------+------------+
; N/A   ; None         ; 18.333 ns  ; mux:MUX1|BUSWIRES[11]  ; BusWires[11] ; Clock      ;
; N/A   ; None         ; 18.190 ns  ; mux:MUX1|BUSWIRES[8]   ; BusWires[8]  ; Clock      ;
; N/A   ; None         ; 17.917 ns  ; mux:MUX1|BUSWIRES[15]  ; BusWires[15] ; Clock      ;
; N/A   ; None         ; 17.910 ns  ; mux:MUX1|BUSWIRES[0]   ; BusWires[0]  ; Clock      ;
; N/A   ; None         ; 17.879 ns  ; mux:MUX1|BUSWIRES[12]  ; BusWires[12] ; Clock      ;
; N/A   ; None         ; 17.861 ns  ; mux:MUX1|BUSWIRES[10]  ; BusWires[10] ; Clock      ;
; N/A   ; None         ; 17.844 ns  ; mux:MUX1|BUSWIRES[2]   ; BusWires[2]  ; Clock      ;
; N/A   ; None         ; 17.828 ns  ; mux:MUX1|BUSWIRES[6]   ; BusWires[6]  ; Clock      ;
; N/A   ; None         ; 17.801 ns  ; mux:MUX1|BUSWIRES[9]   ; BusWires[9]  ; Clock      ;
; N/A   ; None         ; 17.744 ns  ; mux:MUX1|BUSWIRES[5]   ; BusWires[5]  ; Clock      ;
; N/A   ; None         ; 17.742 ns  ; mux:MUX1|BUSWIRES[14]  ; BusWires[14] ; Clock      ;
; N/A   ; None         ; 17.729 ns  ; mux:MUX1|BUSWIRES[1]   ; BusWires[1]  ; Clock      ;
; N/A   ; None         ; 17.674 ns  ; mux:MUX1|BUSWIRES[4]   ; BusWires[4]  ; Clock      ;
; N/A   ; None         ; 17.594 ns  ; mux:MUX1|BUSWIRES[7]   ; BusWires[7]  ; Clock      ;
; N/A   ; None         ; 17.521 ns  ; mux:MUX1|BUSWIRES[13]  ; BusWires[13] ; Clock      ;
; N/A   ; None         ; 17.215 ns  ; mux:MUX1|BUSWIRES[3]   ; BusWires[3]  ; Clock      ;
; N/A   ; None         ; 12.858 ns  ; mux:MUX1|BUSWIRES[11]  ; BusWires[11] ; Resetn     ;
; N/A   ; None         ; 12.715 ns  ; mux:MUX1|BUSWIRES[8]   ; BusWires[8]  ; Resetn     ;
; N/A   ; None         ; 12.442 ns  ; mux:MUX1|BUSWIRES[15]  ; BusWires[15] ; Resetn     ;
; N/A   ; None         ; 12.435 ns  ; mux:MUX1|BUSWIRES[0]   ; BusWires[0]  ; Resetn     ;
; N/A   ; None         ; 12.404 ns  ; mux:MUX1|BUSWIRES[12]  ; BusWires[12] ; Resetn     ;
; N/A   ; None         ; 12.386 ns  ; mux:MUX1|BUSWIRES[10]  ; BusWires[10] ; Resetn     ;
; N/A   ; None         ; 12.369 ns  ; mux:MUX1|BUSWIRES[2]   ; BusWires[2]  ; Resetn     ;
; N/A   ; None         ; 12.353 ns  ; mux:MUX1|BUSWIRES[6]   ; BusWires[6]  ; Resetn     ;
; N/A   ; None         ; 12.326 ns  ; mux:MUX1|BUSWIRES[9]   ; BusWires[9]  ; Resetn     ;
; N/A   ; None         ; 12.269 ns  ; mux:MUX1|BUSWIRES[5]   ; BusWires[5]  ; Resetn     ;
; N/A   ; None         ; 12.267 ns  ; mux:MUX1|BUSWIRES[14]  ; BusWires[14] ; Resetn     ;
; N/A   ; None         ; 12.254 ns  ; mux:MUX1|BUSWIRES[1]   ; BusWires[1]  ; Resetn     ;
; N/A   ; None         ; 12.199 ns  ; mux:MUX1|BUSWIRES[4]   ; BusWires[4]  ; Resetn     ;
; N/A   ; None         ; 12.119 ns  ; mux:MUX1|BUSWIRES[7]   ; BusWires[7]  ; Resetn     ;
; N/A   ; None         ; 12.046 ns  ; mux:MUX1|BUSWIRES[13]  ; BusWires[13] ; Resetn     ;
; N/A   ; None         ; 11.740 ns  ; mux:MUX1|BUSWIRES[3]   ; BusWires[3]  ; Resetn     ;
; N/A   ; None         ; 11.664 ns  ; regnl:reg_ir|Q[8]      ; Done         ; Clock      ;
; N/A   ; None         ; 11.504 ns  ; upcount:Tstep|Count[0] ; Done         ; Clock      ;
; N/A   ; None         ; 10.332 ns  ; regnl:reg_ir|Q[7]      ; Done         ; Clock      ;
; N/A   ; None         ; 10.064 ns  ; upcount:Tstep|Count[1] ; Done         ; Clock      ;
+-------+--------------+------------+------------------------+--------------+------------+


+-------------------------------------------------------------+
; tpd                                                         ;
+-------+-------------------+-----------------+--------+------+
; Slack ; Required P2P Time ; Actual P2P Time ; From   ; To   ;
+-------+-------------------+-----------------+--------+------+
; N/A   ; None              ; 7.349 ns        ; Resetn ; Done ;
+-------+-------------------+-----------------+--------+------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                                                      ;
+-----------------------------------------+-----------------------------------------------------+-----------+---------+------------------------+----------+
; Minimum Slack                           ; Required th                                         ; Actual th ; From    ; To                     ; To Clock ;
+-----------------------------------------+-----------------------------------------------------+-----------+---------+------------------------+----------+
; N/A                                     ; None                                                ; 8.060 ns  ; Resetn  ; mux:MUX1|BUSWIRES[0]   ; Clock    ;
; N/A                                     ; None                                                ; 8.009 ns  ; Resetn  ; mux:MUX1|BUSWIRES[13]  ; Clock    ;
; N/A                                     ; None                                                ; 7.881 ns  ; Resetn  ; mux:MUX1|BUSWIRES[15]  ; Clock    ;
; N/A                                     ; None                                                ; 7.644 ns  ; Resetn  ; mux:MUX1|BUSWIRES[4]   ; Clock    ;
; N/A                                     ; None                                                ; 7.642 ns  ; Resetn  ; mux:MUX1|BUSWIRES[12]  ; Clock    ;
; N/A                                     ; None                                                ; 7.632 ns  ; Resetn  ; mux:MUX1|BUSWIRES[8]   ; Clock    ;
; N/A                                     ; None                                                ; 7.509 ns  ; Resetn  ; mux:MUX1|BUSWIRES[1]   ; Clock    ;
; N/A                                     ; None                                                ; 7.482 ns  ; Resetn  ; mux:MUX1|BUSWIRES[3]   ; Clock    ;
; N/A                                     ; None                                                ; 7.476 ns  ; Resetn  ; mux:MUX1|BUSWIRES[14]  ; Clock    ;
; N/A                                     ; None                                                ; 7.474 ns  ; Resetn  ; mux:MUX1|BUSWIRES[9]   ; Clock    ;
; N/A                                     ; None                                                ; 7.471 ns  ; Resetn  ; mux:MUX1|BUSWIRES[10]  ; Clock    ;
; N/A                                     ; None                                                ; 7.428 ns  ; Resetn  ; mux:MUX1|BUSWIRES[11]  ; Clock    ;
; N/A                                     ; None                                                ; 7.407 ns  ; Resetn  ; mux:MUX1|BUSWIRES[5]   ; Clock    ;
; N/A                                     ; None                                                ; 7.211 ns  ; Resetn  ; mux:MUX1|BUSWIRES[2]   ; Clock    ;
; N/A                                     ; None                                                ; 6.988 ns  ; Resetn  ; mux:MUX1|BUSWIRES[7]   ; Clock    ;
; N/A                                     ; None                                                ; 6.833 ns  ; DIN[5]  ; mux:MUX1|BUSWIRES[5]   ; Clock    ;
; N/A                                     ; None                                                ; 6.802 ns  ; Resetn  ; mux:MUX1|BUSWIRES[6]   ; Clock    ;
; N/A                                     ; None                                                ; 6.663 ns  ; DIN[0]  ; mux:MUX1|BUSWIRES[0]   ; Clock    ;
; N/A                                     ; None                                                ; 6.467 ns  ; DIN[14] ; mux:MUX1|BUSWIRES[14]  ; Clock    ;
; N/A                                     ; None                                                ; 6.343 ns  ; DIN[10] ; mux:MUX1|BUSWIRES[10]  ; Clock    ;
; N/A                                     ; None                                                ; 6.332 ns  ; DIN[3]  ; mux:MUX1|BUSWIRES[3]   ; Clock    ;
; N/A                                     ; None                                                ; 6.263 ns  ; DIN[4]  ; mux:MUX1|BUSWIRES[4]   ; Clock    ;
; N/A                                     ; None                                                ; 6.240 ns  ; DIN[9]  ; mux:MUX1|BUSWIRES[9]   ; Clock    ;
; N/A                                     ; None                                                ; 6.222 ns  ; DIN[11] ; mux:MUX1|BUSWIRES[11]  ; Clock    ;
; N/A                                     ; None                                                ; 6.205 ns  ; DIN[8]  ; mux:MUX1|BUSWIRES[8]   ; Clock    ;
; N/A                                     ; None                                                ; 6.137 ns  ; DIN[13] ; mux:MUX1|BUSWIRES[13]  ; Clock    ;
; N/A                                     ; None                                                ; 6.114 ns  ; DIN[1]  ; mux:MUX1|BUSWIRES[1]   ; Clock    ;
; N/A                                     ; None                                                ; 6.108 ns  ; DIN[15] ; mux:MUX1|BUSWIRES[15]  ; Clock    ;
; N/A                                     ; None                                                ; 6.036 ns  ; DIN[12] ; mux:MUX1|BUSWIRES[12]  ; Clock    ;
; N/A                                     ; None                                                ; 5.848 ns  ; DIN[7]  ; mux:MUX1|BUSWIRES[7]   ; Clock    ;
; N/A                                     ; None                                                ; 5.842 ns  ; DIN[2]  ; mux:MUX1|BUSWIRES[2]   ; Clock    ;
; N/A                                     ; None                                                ; 5.666 ns  ; DIN[6]  ; mux:MUX1|BUSWIRES[6]   ; Clock    ;
; N/A                                     ; None                                                ; 2.585 ns  ; Resetn  ; mux:MUX1|BUSWIRES[0]   ; Resetn   ;
; N/A                                     ; None                                                ; 2.534 ns  ; Resetn  ; mux:MUX1|BUSWIRES[13]  ; Resetn   ;
; N/A                                     ; None                                                ; 2.406 ns  ; Resetn  ; mux:MUX1|BUSWIRES[15]  ; Resetn   ;
; N/A                                     ; None                                                ; 2.169 ns  ; Resetn  ; mux:MUX1|BUSWIRES[4]   ; Resetn   ;
; N/A                                     ; None                                                ; 2.167 ns  ; Resetn  ; mux:MUX1|BUSWIRES[12]  ; Resetn   ;
; N/A                                     ; None                                                ; 2.157 ns  ; Resetn  ; mux:MUX1|BUSWIRES[8]   ; Resetn   ;
; N/A                                     ; None                                                ; 2.034 ns  ; Resetn  ; mux:MUX1|BUSWIRES[1]   ; Resetn   ;
; N/A                                     ; None                                                ; 2.007 ns  ; Resetn  ; mux:MUX1|BUSWIRES[3]   ; Resetn   ;
; N/A                                     ; None                                                ; 2.001 ns  ; Resetn  ; mux:MUX1|BUSWIRES[14]  ; Resetn   ;
; N/A                                     ; None                                                ; 1.999 ns  ; Resetn  ; mux:MUX1|BUSWIRES[9]   ; Resetn   ;
; N/A                                     ; None                                                ; 1.996 ns  ; Resetn  ; mux:MUX1|BUSWIRES[10]  ; Resetn   ;
; N/A                                     ; None                                                ; 1.953 ns  ; Resetn  ; mux:MUX1|BUSWIRES[11]  ; Resetn   ;
; N/A                                     ; None                                                ; 1.932 ns  ; Resetn  ; mux:MUX1|BUSWIRES[5]   ; Resetn   ;
; N/A                                     ; None                                                ; 1.783 ns  ; Resetn  ; upcount:Tstep|Count[0] ; Clock    ;
; N/A                                     ; None                                                ; 1.736 ns  ; Resetn  ; mux:MUX1|BUSWIRES[2]   ; Resetn   ;
; N/A                                     ; None                                                ; 1.513 ns  ; Resetn  ; mux:MUX1|BUSWIRES[7]   ; Resetn   ;
; N/A                                     ; None                                                ; 1.358 ns  ; DIN[5]  ; mux:MUX1|BUSWIRES[5]   ; Resetn   ;
; N/A                                     ; None                                                ; 1.327 ns  ; Resetn  ; mux:MUX1|BUSWIRES[6]   ; Resetn   ;
; N/A                                     ; None                                                ; 1.188 ns  ; DIN[0]  ; mux:MUX1|BUSWIRES[0]   ; Resetn   ;
; N/A                                     ; None                                                ; 0.992 ns  ; DIN[14] ; mux:MUX1|BUSWIRES[14]  ; Resetn   ;
; N/A                                     ; None                                                ; 0.942 ns  ; Resetn  ; upcount:Tstep|Count[1] ; Clock    ;
; N/A                                     ; None                                                ; 0.926 ns  ; Resetn  ; regnl:reg_ir|Q[4]      ; Clock    ;
; N/A                                     ; None                                                ; 0.868 ns  ; DIN[10] ; mux:MUX1|BUSWIRES[10]  ; Resetn   ;
; N/A                                     ; None                                                ; 0.857 ns  ; DIN[3]  ; mux:MUX1|BUSWIRES[3]   ; Resetn   ;
; N/A                                     ; None                                                ; 0.788 ns  ; DIN[4]  ; mux:MUX1|BUSWIRES[4]   ; Resetn   ;
; N/A                                     ; None                                                ; 0.765 ns  ; DIN[9]  ; mux:MUX1|BUSWIRES[9]   ; Resetn   ;
; N/A                                     ; None                                                ; 0.747 ns  ; DIN[11] ; mux:MUX1|BUSWIRES[11]  ; Resetn   ;
; N/A                                     ; None                                                ; 0.730 ns  ; DIN[8]  ; mux:MUX1|BUSWIRES[8]   ; Resetn   ;
; N/A                                     ; None                                                ; 0.697 ns  ; Resetn  ; regnl:reg_ir|Q[8]      ; Clock    ;
; N/A                                     ; None                                                ; 0.697 ns  ; Resetn  ; regnl:reg_ir|Q[7]      ; Clock    ;
; N/A                                     ; None                                                ; 0.697 ns  ; Resetn  ; regnl:reg_ir|Q[6]      ; Clock    ;
; N/A                                     ; None                                                ; 0.697 ns  ; Resetn  ; regnl:reg_ir|Q[3]      ; Clock    ;
; N/A                                     ; None                                                ; 0.697 ns  ; Resetn  ; regnl:reg_ir|Q[5]      ; Clock    ;
; N/A                                     ; None                                                ; 0.697 ns  ; Resetn  ; regnl:reg_ir|Q[0]      ; Clock    ;
; N/A                                     ; None                                                ; 0.697 ns  ; Resetn  ; regnl:reg_ir|Q[2]      ; Clock    ;
; N/A                                     ; None                                                ; 0.697 ns  ; Resetn  ; regnl:reg_ir|Q[1]      ; Clock    ;
; N/A                                     ; None                                                ; 0.662 ns  ; DIN[13] ; mux:MUX1|BUSWIRES[13]  ; Resetn   ;
; N/A                                     ; None                                                ; 0.639 ns  ; DIN[1]  ; mux:MUX1|BUSWIRES[1]   ; Resetn   ;
; N/A                                     ; None                                                ; 0.633 ns  ; DIN[15] ; mux:MUX1|BUSWIRES[15]  ; Resetn   ;
; N/A                                     ; None                                                ; 0.561 ns  ; DIN[12] ; mux:MUX1|BUSWIRES[12]  ; Resetn   ;
; N/A                                     ; None                                                ; 0.373 ns  ; DIN[7]  ; mux:MUX1|BUSWIRES[7]   ; Resetn   ;
; N/A                                     ; None                                                ; 0.367 ns  ; DIN[2]  ; mux:MUX1|BUSWIRES[2]   ; Resetn   ;
; N/A                                     ; None                                                ; 0.191 ns  ; DIN[6]  ; mux:MUX1|BUSWIRES[6]   ; Resetn   ;
; N/A                                     ; None                                                ; -1.533 ns ; DIN[15] ; regnl:reg_ir|Q[8]      ; Clock    ;
; N/A                                     ; None                                                ; -1.661 ns ; DIN[10] ; regnl:reg_ir|Q[3]      ; Clock    ;
; N/A                                     ; None                                                ; -1.710 ns ; DIN[9]  ; regnl:reg_ir|Q[2]      ; Clock    ;
; N/A                                     ; None                                                ; -1.771 ns ; DIN[11] ; regnl:reg_ir|Q[4]      ; Clock    ;
; N/A                                     ; None                                                ; -1.821 ns ; DIN[14] ; regnl:reg_ir|Q[7]      ; Clock    ;
; N/A                                     ; None                                                ; -1.878 ns ; DIN[13] ; regnl:reg_ir|Q[6]      ; Clock    ;
; N/A                                     ; None                                                ; -1.927 ns ; DIN[7]  ; regnl:reg_ir|Q[0]      ; Clock    ;
; N/A                                     ; None                                                ; -1.988 ns ; DIN[8]  ; regnl:reg_ir|Q[1]      ; Clock    ;
; N/A                                     ; None                                                ; -2.108 ns ; DIN[12] ; regnl:reg_ir|Q[5]      ; Clock    ;
; N/A                                     ; None                                                ; -2.342 ns ; Resetn  ; regn:reg_1|Q[1]        ; Clock    ;
; N/A                                     ; None                                                ; -2.350 ns ; Resetn  ; regn:reg_0|Q[1]        ; Clock    ;
; N/A                                     ; None                                                ; -2.544 ns ; Resetn  ; regn:reg_4|Q[0]        ; Clock    ;
; N/A                                     ; None                                                ; -2.782 ns ; Resetn  ; regn:reg_7|Q[0]        ; Clock    ;
; N/A                                     ; None                                                ; -2.787 ns ; Resetn  ; regn:reg_7|Q[9]        ; Clock    ;
; N/A                                     ; None                                                ; -2.787 ns ; Resetn  ; regn:reg_7|Q[10]       ; Clock    ;
; N/A                                     ; None                                                ; -2.787 ns ; Resetn  ; regn:reg_7|Q[11]       ; Clock    ;
; N/A                                     ; None                                                ; -2.787 ns ; Resetn  ; regn:reg_7|Q[12]       ; Clock    ;
; N/A                                     ; None                                                ; -2.787 ns ; Resetn  ; regn:reg_7|Q[13]       ; Clock    ;
; N/A                                     ; None                                                ; -2.787 ns ; Resetn  ; regn:reg_7|Q[14]       ; Clock    ;
; N/A                                     ; None                                                ; -2.787 ns ; Resetn  ; regn:reg_7|Q[15]       ; Clock    ;
; N/A                                     ; None                                                ; -2.817 ns ; Resetn  ; regn:reg_3|Q[4]        ; Clock    ;
; N/A                                     ; None                                                ; -2.817 ns ; Resetn  ; regn:reg_3|Q[12]       ; Clock    ;
; N/A                                     ; None                                                ; -2.817 ns ; Resetn  ; regn:reg_3|Q[13]       ; Clock    ;
; N/A                                     ; None                                                ; -2.825 ns ; Resetn  ; regn:reg_2|Q[0]        ; Clock    ;
; N/A                                     ; None                                                ; -2.825 ns ; Resetn  ; regn:reg_2|Q[2]        ; Clock    ;
; N/A                                     ; None                                                ; -2.825 ns ; Resetn  ; regn:reg_2|Q[10]       ; Clock    ;
; N/A                                     ; None                                                ; -2.825 ns ; Resetn  ; regn:reg_2|Q[12]       ; Clock    ;
; N/A                                     ; None                                                ; -2.825 ns ; Resetn  ; regn:reg_2|Q[14]       ; Clock    ;
; N/A                                     ; None                                                ; -2.832 ns ; Resetn  ; regn:reg_7|Q[1]        ; Clock    ;
; N/A                                     ; None                                                ; -2.832 ns ; Resetn  ; regn:reg_7|Q[2]        ; Clock    ;
; N/A                                     ; None                                                ; -2.832 ns ; Resetn  ; regn:reg_7|Q[3]        ; Clock    ;
; N/A                                     ; None                                                ; -2.832 ns ; Resetn  ; regn:reg_7|Q[4]        ; Clock    ;
; N/A                                     ; None                                                ; -2.835 ns ; Resetn  ; regn:reg_7|Q[5]        ; Clock    ;
; N/A                                     ; None                                                ; -2.835 ns ; Resetn  ; regn:reg_7|Q[6]        ; Clock    ;
; N/A                                     ; None                                                ; -2.835 ns ; Resetn  ; regn:reg_7|Q[7]        ; Clock    ;
; N/A                                     ; None                                                ; -2.835 ns ; Resetn  ; regn:reg_7|Q[8]        ; Clock    ;
; N/A                                     ; None                                                ; -2.841 ns ; Resetn  ; regn:reg_4|Q[1]        ; Clock    ;
; N/A                                     ; None                                                ; -2.841 ns ; Resetn  ; regn:reg_4|Q[2]        ; Clock    ;
; N/A                                     ; None                                                ; -2.841 ns ; Resetn  ; regn:reg_4|Q[3]        ; Clock    ;
; N/A                                     ; None                                                ; -2.841 ns ; Resetn  ; regn:reg_4|Q[4]        ; Clock    ;
; N/A                                     ; None                                                ; -2.852 ns ; Resetn  ; regn:reg_0|Q[7]        ; Clock    ;
; N/A                                     ; None                                                ; -2.852 ns ; Resetn  ; regn:reg_0|Q[13]       ; Clock    ;
; N/A                                     ; None                                                ; -3.030 ns ; Resetn  ; regn:reg_5|Q[9]        ; Clock    ;
; N/A                                     ; None                                                ; -3.030 ns ; Resetn  ; regn:reg_5|Q[10]       ; Clock    ;
; N/A                                     ; None                                                ; -3.030 ns ; Resetn  ; regn:reg_5|Q[11]       ; Clock    ;
; N/A                                     ; None                                                ; -3.030 ns ; Resetn  ; regn:reg_5|Q[12]       ; Clock    ;
; N/A                                     ; None                                                ; -3.030 ns ; Resetn  ; regn:reg_5|Q[13]       ; Clock    ;
; N/A                                     ; None                                                ; -3.030 ns ; Resetn  ; regn:reg_5|Q[14]       ; Clock    ;
; N/A                                     ; None                                                ; -3.030 ns ; Resetn  ; regn:reg_5|Q[15]       ; Clock    ;
; N/A                                     ; None                                                ; -3.039 ns ; Resetn  ; regn:reg_6|Q[0]        ; Clock    ;
; N/A                                     ; None                                                ; -3.039 ns ; Resetn  ; regn:reg_5|Q[0]        ; Clock    ;
; N/A                                     ; None                                                ; -3.039 ns ; Resetn  ; regn:reg_6|Q[1]        ; Clock    ;
; N/A                                     ; None                                                ; -3.039 ns ; Resetn  ; regn:reg_5|Q[1]        ; Clock    ;
; N/A                                     ; None                                                ; -3.039 ns ; Resetn  ; regn:reg_6|Q[2]        ; Clock    ;
; N/A                                     ; None                                                ; -3.039 ns ; Resetn  ; regn:reg_5|Q[2]        ; Clock    ;
; N/A                                     ; None                                                ; -3.039 ns ; Resetn  ; regn:reg_6|Q[3]        ; Clock    ;
; N/A                                     ; None                                                ; -3.039 ns ; Resetn  ; regn:reg_5|Q[3]        ; Clock    ;
; N/A                                     ; None                                                ; -3.039 ns ; Resetn  ; regn:reg_6|Q[4]        ; Clock    ;
; N/A                                     ; None                                                ; -3.039 ns ; Resetn  ; regn:reg_5|Q[4]        ; Clock    ;
; N/A                                     ; None                                                ; -3.039 ns ; Resetn  ; regn:reg_6|Q[5]        ; Clock    ;
; N/A                                     ; None                                                ; -3.039 ns ; Resetn  ; regn:reg_5|Q[5]        ; Clock    ;
; N/A                                     ; None                                                ; -3.039 ns ; Resetn  ; regn:reg_6|Q[6]        ; Clock    ;
; N/A                                     ; None                                                ; -3.039 ns ; Resetn  ; regn:reg_5|Q[6]        ; Clock    ;
; N/A                                     ; None                                                ; -3.039 ns ; Resetn  ; regn:reg_6|Q[7]        ; Clock    ;
; N/A                                     ; None                                                ; -3.039 ns ; Resetn  ; regn:reg_5|Q[7]        ; Clock    ;
; N/A                                     ; None                                                ; -3.039 ns ; Resetn  ; regn:reg_6|Q[8]        ; Clock    ;
; N/A                                     ; None                                                ; -3.039 ns ; Resetn  ; regn:reg_5|Q[8]        ; Clock    ;
; N/A                                     ; None                                                ; -3.048 ns ; Resetn  ; regn:reg_4|Q[11]       ; Clock    ;
; N/A                                     ; None                                                ; -3.048 ns ; Resetn  ; regn:reg_4|Q[12]       ; Clock    ;
; N/A                                     ; None                                                ; -3.048 ns ; Resetn  ; regn:reg_4|Q[13]       ; Clock    ;
; N/A                                     ; None                                                ; -3.048 ns ; Resetn  ; regn:reg_4|Q[15]       ; Clock    ;
; N/A                                     ; None                                                ; -3.053 ns ; Resetn  ; regn:reg_1|Q[0]        ; Clock    ;
; N/A                                     ; None                                                ; -3.053 ns ; Resetn  ; regn:reg_1|Q[2]        ; Clock    ;
; N/A                                     ; None                                                ; -3.053 ns ; Resetn  ; regn:reg_1|Q[3]        ; Clock    ;
; N/A                                     ; None                                                ; -3.053 ns ; Resetn  ; regn:reg_1|Q[4]        ; Clock    ;
; N/A                                     ; None                                                ; -3.053 ns ; Resetn  ; regn:reg_1|Q[10]       ; Clock    ;
; N/A                                     ; None                                                ; -3.053 ns ; Resetn  ; regn:reg_1|Q[12]       ; Clock    ;
; N/A                                     ; None                                                ; -3.053 ns ; Resetn  ; regn:reg_1|Q[14]       ; Clock    ;
; N/A                                     ; None                                                ; -3.053 ns ; Resetn  ; regn:reg_1|Q[15]       ; Clock    ;
; N/A                                     ; None                                                ; -3.057 ns ; Resetn  ; regn:reg_1|Q[5]        ; Clock    ;
; N/A                                     ; None                                                ; -3.057 ns ; Resetn  ; regn:reg_1|Q[6]        ; Clock    ;
; N/A                                     ; None                                                ; -3.057 ns ; Resetn  ; regn:reg_1|Q[7]        ; Clock    ;
; N/A                                     ; None                                                ; -3.057 ns ; Resetn  ; regn:reg_1|Q[8]        ; Clock    ;
; N/A                                     ; None                                                ; -3.057 ns ; Resetn  ; regn:reg_1|Q[9]        ; Clock    ;
; N/A                                     ; None                                                ; -3.057 ns ; Resetn  ; regn:reg_1|Q[11]       ; Clock    ;
; N/A                                     ; None                                                ; -3.057 ns ; Resetn  ; regn:reg_1|Q[13]       ; Clock    ;
; N/A                                     ; None                                                ; -3.069 ns ; Resetn  ; regn:reg_3|Q[5]        ; Clock    ;
; N/A                                     ; None                                                ; -3.069 ns ; Resetn  ; regn:reg_3|Q[7]        ; Clock    ;
; N/A                                     ; None                                                ; -3.069 ns ; Resetn  ; regn:reg_3|Q[9]        ; Clock    ;
; N/A                                     ; None                                                ; -3.069 ns ; Resetn  ; regn:reg_3|Q[10]       ; Clock    ;
; N/A                                     ; None                                                ; -3.069 ns ; Resetn  ; regn:reg_3|Q[14]       ; Clock    ;
; N/A                                     ; None                                                ; -3.080 ns ; Resetn  ; regn:reg_3|Q[0]        ; Clock    ;
; N/A                                     ; None                                                ; -3.080 ns ; Resetn  ; regn:reg_3|Q[1]        ; Clock    ;
; N/A                                     ; None                                                ; -3.080 ns ; Resetn  ; regn:reg_3|Q[2]        ; Clock    ;
; N/A                                     ; None                                                ; -3.080 ns ; Resetn  ; regn:reg_3|Q[3]        ; Clock    ;
; N/A                                     ; None                                                ; -3.080 ns ; Resetn  ; regn:reg_0|Q[5]        ; Clock    ;
; N/A                                     ; None                                                ; -3.080 ns ; Resetn  ; regn:reg_3|Q[6]        ; Clock    ;
; N/A                                     ; None                                                ; -3.080 ns ; Resetn  ; regn:reg_0|Q[6]        ; Clock    ;
; N/A                                     ; None                                                ; -3.080 ns ; Resetn  ; regn:reg_3|Q[8]        ; Clock    ;
; N/A                                     ; None                                                ; -3.080 ns ; Resetn  ; regn:reg_0|Q[8]        ; Clock    ;
; N/A                                     ; None                                                ; -3.080 ns ; Resetn  ; regn:reg_0|Q[9]        ; Clock    ;
; N/A                                     ; None                                                ; -3.080 ns ; Resetn  ; regn:reg_0|Q[11]       ; Clock    ;
; N/A                                     ; None                                                ; -3.081 ns ; Resetn  ; regn:reg_0|Q[0]        ; Clock    ;
; N/A                                     ; None                                                ; -3.081 ns ; Resetn  ; regn:reg_0|Q[2]        ; Clock    ;
; N/A                                     ; None                                                ; -3.081 ns ; Resetn  ; regn:reg_0|Q[3]        ; Clock    ;
; N/A                                     ; None                                                ; -3.081 ns ; Resetn  ; regn:reg_0|Q[4]        ; Clock    ;
; N/A                                     ; None                                                ; -3.081 ns ; Resetn  ; regn:reg_0|Q[10]       ; Clock    ;
; N/A                                     ; None                                                ; -3.081 ns ; Resetn  ; regn:reg_0|Q[12]       ; Clock    ;
; N/A                                     ; None                                                ; -3.081 ns ; Resetn  ; regn:reg_0|Q[14]       ; Clock    ;
; N/A                                     ; None                                                ; -3.081 ns ; Resetn  ; regn:reg_0|Q[15]       ; Clock    ;
; N/A                                     ; None                                                ; -3.083 ns ; Resetn  ; regn:reg_4|Q[5]        ; Clock    ;
; N/A                                     ; None                                                ; -3.083 ns ; Resetn  ; regn:reg_4|Q[6]        ; Clock    ;
; N/A                                     ; None                                                ; -3.083 ns ; Resetn  ; regn:reg_4|Q[7]        ; Clock    ;
; N/A                                     ; None                                                ; -3.083 ns ; Resetn  ; regn:reg_4|Q[8]        ; Clock    ;
; N/A                                     ; None                                                ; -3.083 ns ; Resetn  ; regn:reg_4|Q[9]        ; Clock    ;
; N/A                                     ; None                                                ; -3.083 ns ; Resetn  ; regn:reg_4|Q[10]       ; Clock    ;
; N/A                                     ; None                                                ; -3.083 ns ; Resetn  ; regn:reg_4|Q[14]       ; Clock    ;
; N/A                                     ; None                                                ; -3.085 ns ; Resetn  ; regn:reg_3|Q[11]       ; Clock    ;
; N/A                                     ; None                                                ; -3.085 ns ; Resetn  ; regn:reg_3|Q[15]       ; Clock    ;
; N/A                                     ; None                                                ; -3.264 ns ; Resetn  ; regn:reg_6|Q[9]        ; Clock    ;
; N/A                                     ; None                                                ; -3.264 ns ; Resetn  ; regn:reg_6|Q[10]       ; Clock    ;
; N/A                                     ; None                                                ; -3.264 ns ; Resetn  ; regn:reg_6|Q[11]       ; Clock    ;
; N/A                                     ; None                                                ; -3.264 ns ; Resetn  ; regn:reg_6|Q[12]       ; Clock    ;
; N/A                                     ; None                                                ; -3.264 ns ; Resetn  ; regn:reg_6|Q[13]       ; Clock    ;
; N/A                                     ; None                                                ; -3.264 ns ; Resetn  ; regn:reg_6|Q[14]       ; Clock    ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;           ;         ;                        ;          ;
+-----------------------------------------+-----------------------------------------------------+-----------+---------+------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Classic Timing Analyzer
    Info: Version 8.1 Build 163 10/28/2008 SJ Full Version
    Info: Processing started: Wed Jan 06 20:11:14 2016
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off proc -c proc --timing_analysis_only
Info: Parallel compilation is enabled and will use 2 of the 2 processors detected
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "mux:MUX1|BUSWIRES[0]" is a latch
    Warning: Node "mux:MUX1|BUSWIRES[1]" is a latch
    Warning: Node "mux:MUX1|BUSWIRES[2]" is a latch
    Warning: Node "mux:MUX1|BUSWIRES[3]" is a latch
    Warning: Node "mux:MUX1|BUSWIRES[4]" is a latch
    Warning: Node "mux:MUX1|BUSWIRES[5]" is a latch
    Warning: Node "mux:MUX1|BUSWIRES[6]" is a latch
    Warning: Node "mux:MUX1|BUSWIRES[7]" is a latch
    Warning: Node "mux:MUX1|BUSWIRES[8]" is a latch
    Warning: Node "mux:MUX1|BUSWIRES[9]" is a latch
    Warning: Node "mux:MUX1|BUSWIRES[10]" is a latch
    Warning: Node "mux:MUX1|BUSWIRES[11]" is a latch
    Warning: Node "mux:MUX1|BUSWIRES[12]" is a latch
    Warning: Node "mux:MUX1|BUSWIRES[13]" is a latch
    Warning: Node "mux:MUX1|BUSWIRES[14]" is a latch
    Warning: Node "mux:MUX1|BUSWIRES[15]" is a latch
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "Clock" is an undefined clock
    Info: Assuming node "Resetn" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin.
Warning: Found 37 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected gated clock "ROUT[2]~712" as buffer
    Info: Detected gated clock "RIN[1]~272" as buffer
    Info: Detected gated clock "mux:MUX1|BUSWIRES[15]~5193" as buffer
    Info: Detected gated clock "RIN[3]~271" as buffer
    Info: Detected gated clock "ROUT[2]~713" as buffer
    Info: Detected gated clock "mux:MUX1|BUSWIRES[15]~5204" as buffer
    Info: Detected gated clock "ROUT[1]~715" as buffer
    Info: Detected gated clock "mux:MUX1|BUSWIRES[1]~5192" as buffer
    Info: Detected gated clock "ROUT[3]~714" as buffer
    Info: Detected gated clock "ROUT[6]~705" as buffer
    Info: Detected gated clock "ROUT[6]~704" as buffer
    Info: Detected gated clock "ROUT[5]~709" as buffer
    Info: Detected gated clock "ROUT[0]~703" as buffer
    Info: Detected ripple clock "regnl:reg_ir|Q[1]" as buffer
    Info: Detected ripple clock "regnl:reg_ir|Q[2]" as buffer
    Info: Detected gated clock "ROUT[5]~708" as buffer
    Info: Detected gated clock "ROUT[4]~701" as buffer
    Info: Detected gated clock "ROUT[0]~702" as buffer
    Info: Detected gated clock "ROUT[7]~716" as buffer
    Info: Detected gated clock "ROUT[6]~706" as buffer
    Info: Detected gated clock "mux:MUX1|BUSWIRES[1]~5190" as buffer
    Info: Detected gated clock "ROUT[4]~707" as buffer
    Info: Detected ripple clock "regnl:reg_ir|Q[0]" as buffer
    Info: Detected gated clock "ROUT[4]~710" as buffer
    Info: Detected gated clock "RIN[4]~270" as buffer
    Info: Detected gated clock "ROUT[4]~711" as buffer
    Info: Detected gated clock "mux:MUX1|BUSWIRES[15]~5207" as buffer
    Info: Detected ripple clock "regnl:reg_ir|Q[5]" as buffer
    Info: Detected ripple clock "regnl:reg_ir|Q[3]" as buffer
    Info: Detected ripple clock "regnl:reg_ir|Q[4]" as buffer
    Info: Detected gated clock "mux:MUX1|BUSWIRES[0]~5189" as buffer
    Info: Detected gated clock "DINOUT~29" as buffer
    Info: Detected ripple clock "regnl:reg_ir|Q[6]" as buffer
    Info: Detected ripple clock "regnl:reg_ir|Q[7]" as buffer
    Info: Detected ripple clock "upcount:Tstep|Count[1]" as buffer
    Info: Detected ripple clock "regnl:reg_ir|Q[8]" as buffer
    Info: Detected ripple clock "upcount:Tstep|Count[0]" as buffer
Info: Clock "Clock" has Internal fmax of 40.99 MHz between source register "mux:MUX1|BUSWIRES[11]" and destination register "regn:reg_7|Q[11]" (period= 24.394 ns)
    Info: + Longest register to register delay is 1.550 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X77_Y38_N14; Fanout = 9; REG Node = 'mux:MUX1|BUSWIRES[11]'
        Info: 2: + IC(1.184 ns) + CELL(0.366 ns) = 1.550 ns; Loc. = LCFF_X78_Y38_N23; Fanout = 1; REG Node = 'regn:reg_7|Q[11]'
        Info: Total cell delay = 0.366 ns ( 23.61 % )
        Info: Total interconnect delay = 1.184 ns ( 76.39 % )
    Info: - Smallest clock skew is -10.683 ns
        Info: + Shortest clock path from clock "Clock" to destination register is 2.808 ns
            Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_T2; Fanout = 12; CLK Node = 'Clock'
            Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.103 ns; Loc. = CLKCTRL_G3; Fanout = 128; COMB Node = 'Clock~clkctrl'
            Info: 3: + IC(1.168 ns) + CELL(0.537 ns) = 2.808 ns; Loc. = LCFF_X78_Y38_N23; Fanout = 1; REG Node = 'regn:reg_7|Q[11]'
            Info: Total cell delay = 1.526 ns ( 54.34 % )
            Info: Total interconnect delay = 1.282 ns ( 45.66 % )
        Info: - Longest clock path from clock "Clock" to source register is 13.491 ns
            Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_T2; Fanout = 12; CLK Node = 'Clock'
            Info: 2: + IC(3.002 ns) + CELL(0.787 ns) = 4.778 ns; Loc. = LCFF_X77_Y37_N9; Fanout = 10; REG Node = 'upcount:Tstep|Count[0]'
            Info: 3: + IC(0.517 ns) + CELL(0.420 ns) = 5.715 ns; Loc. = LCCOMB_X76_Y37_N10; Fanout = 5; COMB Node = 'ROUT[0]~702'
            Info: 4: + IC(0.664 ns) + CELL(0.275 ns) = 6.654 ns; Loc. = LCCOMB_X78_Y37_N0; Fanout = 2; COMB Node = 'mux:MUX1|BUSWIRES[15]~5193'
            Info: 5: + IC(0.677 ns) + CELL(0.420 ns) = 7.751 ns; Loc. = LCCOMB_X76_Y37_N26; Fanout = 2; COMB Node = 'ROUT[1]~715'
            Info: 6: + IC(0.438 ns) + CELL(0.275 ns) = 8.464 ns; Loc. = LCCOMB_X75_Y37_N24; Fanout = 1; COMB Node = 'mux:MUX1|BUSWIRES[15]~5205'
            Info: 7: + IC(0.658 ns) + CELL(0.275 ns) = 9.397 ns; Loc. = LCCOMB_X77_Y37_N20; Fanout = 1; COMB Node = 'mux:MUX1|BUSWIRES[15]~5206'
            Info: 8: + IC(0.255 ns) + CELL(0.275 ns) = 9.927 ns; Loc. = LCCOMB_X77_Y37_N22; Fanout = 1; COMB Node = 'mux:MUX1|BUSWIRES[15]~5207'
            Info: 9: + IC(1.861 ns) + CELL(0.000 ns) = 11.788 ns; Loc. = CLKCTRL_G7; Fanout = 16; COMB Node = 'mux:MUX1|BUSWIRES[15]~5207clkctrl'
            Info: 10: + IC(1.553 ns) + CELL(0.150 ns) = 13.491 ns; Loc. = LCCOMB_X77_Y38_N14; Fanout = 9; REG Node = 'mux:MUX1|BUSWIRES[11]'
            Info: Total cell delay = 3.866 ns ( 28.66 % )
            Info: Total interconnect delay = 9.625 ns ( 71.34 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Micro setup delay of destination is -0.036 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock "Clock" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "regn:reg_7|Q[15]" and destination pin or register "mux:MUX1|BUSWIRES[15]" for clock "Clock" (Hold time is 9.022 ns)
    Info: + Largest clock skew is 10.655 ns
        Info: + Longest clock path from clock "Clock" to destination register is 13.463 ns
            Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_T2; Fanout = 12; CLK Node = 'Clock'
            Info: 2: + IC(3.002 ns) + CELL(0.787 ns) = 4.778 ns; Loc. = LCFF_X77_Y37_N9; Fanout = 10; REG Node = 'upcount:Tstep|Count[0]'
            Info: 3: + IC(0.517 ns) + CELL(0.420 ns) = 5.715 ns; Loc. = LCCOMB_X76_Y37_N10; Fanout = 5; COMB Node = 'ROUT[0]~702'
            Info: 4: + IC(0.664 ns) + CELL(0.275 ns) = 6.654 ns; Loc. = LCCOMB_X78_Y37_N0; Fanout = 2; COMB Node = 'mux:MUX1|BUSWIRES[15]~5193'
            Info: 5: + IC(0.677 ns) + CELL(0.420 ns) = 7.751 ns; Loc. = LCCOMB_X76_Y37_N26; Fanout = 2; COMB Node = 'ROUT[1]~715'
            Info: 6: + IC(0.438 ns) + CELL(0.275 ns) = 8.464 ns; Loc. = LCCOMB_X75_Y37_N24; Fanout = 1; COMB Node = 'mux:MUX1|BUSWIRES[15]~5205'
            Info: 7: + IC(0.658 ns) + CELL(0.275 ns) = 9.397 ns; Loc. = LCCOMB_X77_Y37_N20; Fanout = 1; COMB Node = 'mux:MUX1|BUSWIRES[15]~5206'
            Info: 8: + IC(0.255 ns) + CELL(0.275 ns) = 9.927 ns; Loc. = LCCOMB_X77_Y37_N22; Fanout = 1; COMB Node = 'mux:MUX1|BUSWIRES[15]~5207'
            Info: 9: + IC(1.861 ns) + CELL(0.000 ns) = 11.788 ns; Loc. = CLKCTRL_G7; Fanout = 16; COMB Node = 'mux:MUX1|BUSWIRES[15]~5207clkctrl'
            Info: 10: + IC(1.525 ns) + CELL(0.150 ns) = 13.463 ns; Loc. = LCCOMB_X78_Y38_N12; Fanout = 9; REG Node = 'mux:MUX1|BUSWIRES[15]'
            Info: Total cell delay = 3.866 ns ( 28.72 % )
            Info: Total interconnect delay = 9.597 ns ( 71.28 % )
        Info: - Shortest clock path from clock "Clock" to source register is 2.808 ns
            Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_T2; Fanout = 12; CLK Node = 'Clock'
            Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.103 ns; Loc. = CLKCTRL_G3; Fanout = 128; COMB Node = 'Clock~clkctrl'
            Info: 3: + IC(1.168 ns) + CELL(0.537 ns) = 2.808 ns; Loc. = LCFF_X78_Y38_N27; Fanout = 1; REG Node = 'regn:reg_7|Q[15]'
            Info: Total cell delay = 1.526 ns ( 54.34 % )
            Info: Total interconnect delay = 1.282 ns ( 45.66 % )
    Info: - Micro clock to output delay of source is 0.250 ns
    Info: - Shortest register to register delay is 1.383 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X78_Y38_N27; Fanout = 1; REG Node = 'regn:reg_7|Q[15]'
        Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X78_Y38_N26; Fanout = 1; COMB Node = 'mux:MUX1|BUSWIRES[15]~5296'
        Info: 3: + IC(0.243 ns) + CELL(0.149 ns) = 0.715 ns; Loc. = LCCOMB_X78_Y38_N30; Fanout = 1; COMB Node = 'mux:MUX1|BUSWIRES[15]~5297'
        Info: 4: + IC(0.248 ns) + CELL(0.420 ns) = 1.383 ns; Loc. = LCCOMB_X78_Y38_N12; Fanout = 9; REG Node = 'mux:MUX1|BUSWIRES[15]'
        Info: Total cell delay = 0.892 ns ( 64.50 % )
        Info: Total interconnect delay = 0.491 ns ( 35.50 % )
    Info: + Micro hold delay of destination is 0.000 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Info: tsu for register "mux:MUX1|BUSWIRES[14]" (data pin = "Resetn", clock pin = "Resetn") is 4.467 ns
    Info: + Longest pin to register delay is 9.600 ns
        Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_H15; Fanout = 10; CLK Node = 'Resetn'
        Info: 2: + IC(2.683 ns) + CELL(0.438 ns) = 4.080 ns; Loc. = LCCOMB_X76_Y37_N22; Fanout = 24; COMB Node = 'mux:MUX1|BUSWIRES[1]~5195'
        Info: 3: + IC(1.018 ns) + CELL(0.437 ns) = 5.535 ns; Loc. = LCCOMB_X77_Y39_N0; Fanout = 1; COMB Node = 'mux:MUX1|BUSWIRES[14]~5286'
        Info: 4: + IC(0.243 ns) + CELL(0.150 ns) = 5.928 ns; Loc. = LCCOMB_X77_Y39_N10; Fanout = 1; COMB Node = 'mux:MUX1|BUSWIRES[14]~5287'
        Info: 5: + IC(0.684 ns) + CELL(0.150 ns) = 6.762 ns; Loc. = LCCOMB_X78_Y40_N6; Fanout = 1; COMB Node = 'mux:MUX1|BUSWIRES[14]~5288'
        Info: 6: + IC(0.240 ns) + CELL(0.150 ns) = 7.152 ns; Loc. = LCCOMB_X78_Y40_N12; Fanout = 1; COMB Node = 'mux:MUX1|BUSWIRES[14]~5289'
        Info: 7: + IC(0.730 ns) + CELL(0.150 ns) = 8.032 ns; Loc. = LCCOMB_X78_Y38_N0; Fanout = 1; COMB Node = 'mux:MUX1|BUSWIRES[14]~5290'
        Info: 8: + IC(0.752 ns) + CELL(0.149 ns) = 8.933 ns; Loc. = LCCOMB_X77_Y40_N30; Fanout = 1; COMB Node = 'mux:MUX1|BUSWIRES[14]~5291'
        Info: 9: + IC(0.248 ns) + CELL(0.419 ns) = 9.600 ns; Loc. = LCCOMB_X77_Y40_N26; Fanout = 9; REG Node = 'mux:MUX1|BUSWIRES[14]'
        Info: Total cell delay = 3.002 ns ( 31.27 % )
        Info: Total interconnect delay = 6.598 ns ( 68.73 % )
    Info: + Micro setup delay of destination is 1.391 ns
    Info: - Shortest clock path from clock "Resetn" to destination register is 6.524 ns
        Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_H15; Fanout = 10; CLK Node = 'Resetn'
        Info: 2: + IC(1.814 ns) + CELL(0.150 ns) = 2.923 ns; Loc. = LCCOMB_X77_Y37_N22; Fanout = 1; COMB Node = 'mux:MUX1|BUSWIRES[15]~5207'
        Info: 3: + IC(1.861 ns) + CELL(0.000 ns) = 4.784 ns; Loc. = CLKCTRL_G7; Fanout = 16; COMB Node = 'mux:MUX1|BUSWIRES[15]~5207clkctrl'
        Info: 4: + IC(1.590 ns) + CELL(0.150 ns) = 6.524 ns; Loc. = LCCOMB_X77_Y40_N26; Fanout = 9; REG Node = 'mux:MUX1|BUSWIRES[14]'
        Info: Total cell delay = 1.259 ns ( 19.30 % )
        Info: Total interconnect delay = 5.265 ns ( 80.70 % )
Info: tco from clock "Clock" to destination pin "BusWires[11]" through register "mux:MUX1|BUSWIRES[11]" is 18.333 ns
    Info: + Longest clock path from clock "Clock" to source register is 13.491 ns
        Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_T2; Fanout = 12; CLK Node = 'Clock'
        Info: 2: + IC(3.002 ns) + CELL(0.787 ns) = 4.778 ns; Loc. = LCFF_X77_Y37_N9; Fanout = 10; REG Node = 'upcount:Tstep|Count[0]'
        Info: 3: + IC(0.517 ns) + CELL(0.420 ns) = 5.715 ns; Loc. = LCCOMB_X76_Y37_N10; Fanout = 5; COMB Node = 'ROUT[0]~702'
        Info: 4: + IC(0.664 ns) + CELL(0.275 ns) = 6.654 ns; Loc. = LCCOMB_X78_Y37_N0; Fanout = 2; COMB Node = 'mux:MUX1|BUSWIRES[15]~5193'
        Info: 5: + IC(0.677 ns) + CELL(0.420 ns) = 7.751 ns; Loc. = LCCOMB_X76_Y37_N26; Fanout = 2; COMB Node = 'ROUT[1]~715'
        Info: 6: + IC(0.438 ns) + CELL(0.275 ns) = 8.464 ns; Loc. = LCCOMB_X75_Y37_N24; Fanout = 1; COMB Node = 'mux:MUX1|BUSWIRES[15]~5205'
        Info: 7: + IC(0.658 ns) + CELL(0.275 ns) = 9.397 ns; Loc. = LCCOMB_X77_Y37_N20; Fanout = 1; COMB Node = 'mux:MUX1|BUSWIRES[15]~5206'
        Info: 8: + IC(0.255 ns) + CELL(0.275 ns) = 9.927 ns; Loc. = LCCOMB_X77_Y37_N22; Fanout = 1; COMB Node = 'mux:MUX1|BUSWIRES[15]~5207'
        Info: 9: + IC(1.861 ns) + CELL(0.000 ns) = 11.788 ns; Loc. = CLKCTRL_G7; Fanout = 16; COMB Node = 'mux:MUX1|BUSWIRES[15]~5207clkctrl'
        Info: 10: + IC(1.553 ns) + CELL(0.150 ns) = 13.491 ns; Loc. = LCCOMB_X77_Y38_N14; Fanout = 9; REG Node = 'mux:MUX1|BUSWIRES[11]'
        Info: Total cell delay = 3.866 ns ( 28.66 % )
        Info: Total interconnect delay = 9.625 ns ( 71.34 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Longest register to pin delay is 4.842 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X77_Y38_N14; Fanout = 9; REG Node = 'mux:MUX1|BUSWIRES[11]'
        Info: 2: + IC(2.034 ns) + CELL(2.808 ns) = 4.842 ns; Loc. = PIN_B24; Fanout = 0; PIN Node = 'BusWires[11]'
        Info: Total cell delay = 2.808 ns ( 57.99 % )
        Info: Total interconnect delay = 2.034 ns ( 42.01 % )
Info: Longest tpd from source pin "Resetn" to destination pin "Done" is 7.349 ns
    Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_H15; Fanout = 10; CLK Node = 'Resetn'
    Info: 2: + IC(1.568 ns) + CELL(0.438 ns) = 2.965 ns; Loc. = LCCOMB_X74_Y37_N18; Fanout = 2; COMB Node = 'Mux57~79'
    Info: 3: + IC(1.782 ns) + CELL(2.602 ns) = 7.349 ns; Loc. = PIN_M23; Fanout = 0; PIN Node = 'Done'
    Info: Total cell delay = 3.999 ns ( 54.42 % )
    Info: Total interconnect delay = 3.350 ns ( 45.58 % )
Info: th for register "mux:MUX1|BUSWIRES[0]" (data pin = "Resetn", clock pin = "Clock") is 8.060 ns
    Info: + Longest clock path from clock "Clock" to destination register is 13.570 ns
        Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_T2; Fanout = 12; CLK Node = 'Clock'
        Info: 2: + IC(3.002 ns) + CELL(0.787 ns) = 4.778 ns; Loc. = LCFF_X77_Y37_N9; Fanout = 10; REG Node = 'upcount:Tstep|Count[0]'
        Info: 3: + IC(0.517 ns) + CELL(0.420 ns) = 5.715 ns; Loc. = LCCOMB_X76_Y37_N10; Fanout = 5; COMB Node = 'ROUT[0]~702'
        Info: 4: + IC(0.664 ns) + CELL(0.275 ns) = 6.654 ns; Loc. = LCCOMB_X78_Y37_N0; Fanout = 2; COMB Node = 'mux:MUX1|BUSWIRES[15]~5193'
        Info: 5: + IC(0.677 ns) + CELL(0.420 ns) = 7.751 ns; Loc. = LCCOMB_X76_Y37_N26; Fanout = 2; COMB Node = 'ROUT[1]~715'
        Info: 6: + IC(0.438 ns) + CELL(0.275 ns) = 8.464 ns; Loc. = LCCOMB_X75_Y37_N24; Fanout = 1; COMB Node = 'mux:MUX1|BUSWIRES[15]~5205'
        Info: 7: + IC(0.658 ns) + CELL(0.275 ns) = 9.397 ns; Loc. = LCCOMB_X77_Y37_N20; Fanout = 1; COMB Node = 'mux:MUX1|BUSWIRES[15]~5206'
        Info: 8: + IC(0.255 ns) + CELL(0.275 ns) = 9.927 ns; Loc. = LCCOMB_X77_Y37_N22; Fanout = 1; COMB Node = 'mux:MUX1|BUSWIRES[15]~5207'
        Info: 9: + IC(1.861 ns) + CELL(0.000 ns) = 11.788 ns; Loc. = CLKCTRL_G7; Fanout = 16; COMB Node = 'mux:MUX1|BUSWIRES[15]~5207clkctrl'
        Info: 10: + IC(1.511 ns) + CELL(0.271 ns) = 13.570 ns; Loc. = LCCOMB_X76_Y37_N0; Fanout = 9; REG Node = 'mux:MUX1|BUSWIRES[0]'
        Info: Total cell delay = 3.987 ns ( 29.38 % )
        Info: Total interconnect delay = 9.583 ns ( 70.62 % )
    Info: + Micro hold delay of destination is 0.000 ns
    Info: - Shortest pin to register delay is 5.510 ns
        Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_H15; Fanout = 10; CLK Node = 'Resetn'
        Info: 2: + IC(1.815 ns) + CELL(0.150 ns) = 2.924 ns; Loc. = LCCOMB_X77_Y37_N18; Fanout = 3; COMB Node = 'DINOUT~29'
        Info: 3: + IC(0.733 ns) + CELL(0.436 ns) = 4.093 ns; Loc. = LCCOMB_X75_Y37_N4; Fanout = 16; COMB Node = 'mux:MUX1|BUSWIRES[0]~5202'
        Info: 4: + IC(0.451 ns) + CELL(0.419 ns) = 4.963 ns; Loc. = LCCOMB_X76_Y37_N14; Fanout = 1; COMB Node = 'mux:MUX1|BUSWIRES[0]~5203'
        Info: 5: + IC(0.397 ns) + CELL(0.150 ns) = 5.510 ns; Loc. = LCCOMB_X76_Y37_N0; Fanout = 9; REG Node = 'mux:MUX1|BUSWIRES[0]'
        Info: Total cell delay = 2.114 ns ( 38.37 % )
        Info: Total interconnect delay = 3.396 ns ( 61.63 % )
Info: Parallel compilation was enabled but no parallel operations were performed
Info: Quartus II 64-Bit Classic Timing Analyzer was successful. 0 errors, 20 warnings
    Info: Peak virtual memory: 252 megabytes
    Info: Processing ended: Wed Jan 06 20:12:20 2016
    Info: Elapsed time: 00:01:06
    Info: Total CPU time (on all processors): 00:00:00


