Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.16 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.16 secs
 
--> Reading design: top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report

=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "top"
Output Format                      : NGC
Target Device                      : CoolRunner2 CPLDs

---- Source Options
Top Module Name                    : top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
Mux Extraction                     : Yes
Resource Sharing                   : YES

---- Target Options
Add IO Buffers                     : YES
MACRO Preserve                     : YES
XOR Preserve                       : YES
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : Yes
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Verilog 2001                       : YES

---- Other Options
Clock Enable                       : YES
wysiwyg                            : NO

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/vyma9/OneDrive/Plocha/VUT/DE1/Digital-electronic-1/Semestral/ALU/FULL_ADDER.vhd" in Library work.
Architecture behavioral of Entity full_adder is up to date.
Compiling vhdl file "C:/Users/vyma9/OneDrive/Plocha/VUT/DE1/Digital-electronic-1/Semestral/ALU/clock_enable.vhd" in Library work.
Architecture behavioral of Entity clock_enable is up to date.
Compiling vhdl file "C:/Users/vyma9/OneDrive/Plocha/VUT/DE1/Digital-electronic-1/Semestral/ALU/hex_to_7seg.vhd" in Library work.
Architecture behavioral of Entity hex_to_7seg is up to date.
Compiling vhdl file "C:/Users/vyma9/OneDrive/Plocha/VUT/DE1/Digital-electronic-1/Semestral/ALU/ADDER8BIT.vhd" in Library work.
Architecture behavioral of Entity adder8bit is up to date.
Compiling vhdl file "C:/Users/vyma9/OneDrive/Plocha/VUT/DE1/Digital-electronic-1/Semestral/ALU/ALU.vhd" in Library work.
Architecture behavioral of Entity alu is up to date.
Compiling vhdl file "C:/Users/vyma9/OneDrive/Plocha/VUT/DE1/Digital-electronic-1/Semestral/ALU/driver_7seg.vhd" in Library work.
Architecture behavioral of Entity driver_7seg is up to date.
Compiling vhdl file "C:/Users/vyma9/OneDrive/Plocha/VUT/DE1/Digital-electronic-1/Semestral/ALU/top.vhd" in Library work.
Entity <top> compiled.
Entity <top> (Architecture <behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <top> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <ALU> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <driver_7seg> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <ADDER8BIT> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <clock_enable> in library <work> (architecture <Behavioral>) with generics.
	g_NPERIOD = "0000000000101000"

Analyzing hierarchy for entity <hex_to_7seg> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <FULL_ADDER> in library <work> (architecture <Behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <top> in library <work> (Architecture <behavioral>).
Entity <top> analyzed. Unit <top> generated.

Analyzing Entity <ALU> in library <work> (Architecture <Behavioral>).
INFO:Xst:1561 - "C:/Users/vyma9/OneDrive/Plocha/VUT/DE1/Digital-electronic-1/Semestral/ALU/ALU.vhd" line 49: Mux is complete : default of case is discarded
Entity <ALU> analyzed. Unit <ALU> generated.

Analyzing Entity <ADDER8BIT> in library <work> (Architecture <Behavioral>).
Entity <ADDER8BIT> analyzed. Unit <ADDER8BIT> generated.

Analyzing Entity <FULL_ADDER> in library <work> (Architecture <Behavioral>).
Entity <FULL_ADDER> analyzed. Unit <FULL_ADDER> generated.

Analyzing Entity <driver_7seg> in library <work> (Architecture <Behavioral>).
Entity <driver_7seg> analyzed. Unit <driver_7seg> generated.

Analyzing generic Entity <clock_enable> in library <work> (Architecture <Behavioral>).
	g_NPERIOD = "0000000000101000"
Entity <clock_enable> analyzed. Unit <clock_enable> generated.

Analyzing Entity <hex_to_7seg> in library <work> (Architecture <Behavioral>).
Entity <hex_to_7seg> analyzed. Unit <hex_to_7seg> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <FULL_ADDER>.
    Related source file is "C:/Users/vyma9/OneDrive/Plocha/VUT/DE1/Digital-electronic-1/Semestral/ALU/FULL_ADDER.vhd".
    Found 1-bit xor3 for signal <s_o>.
Unit <FULL_ADDER> synthesized.


Synthesizing Unit <clock_enable>.
    Related source file is "C:/Users/vyma9/OneDrive/Plocha/VUT/DE1/Digital-electronic-1/Semestral/ALU/clock_enable.vhd".
    Found 1-bit register for signal <clock_enable_o>.
    Found 16-bit up counter for signal <s_cnt>.
    Found 16-bit comparator greatequal for signal <s_cnt$cmp_ge0000> created at line 51.
    Summary:
	inferred   1 Counter(s).
	inferred   1 Comparator(s).
Unit <clock_enable> synthesized.


Synthesizing Unit <hex_to_7seg>.
    Related source file is "C:/Users/vyma9/OneDrive/Plocha/VUT/DE1/Digital-electronic-1/Semestral/ALU/hex_to_7seg.vhd".
    Found 16x7-bit ROM for signal <seg_o>.
    Summary:
	inferred   1 ROM(s).
Unit <hex_to_7seg> synthesized.


Synthesizing Unit <driver_7seg>.
    Related source file is "C:/Users/vyma9/OneDrive/Plocha/VUT/DE1/Digital-electronic-1/Semestral/ALU/driver_7seg.vhd".
WARNING:Xst:1780 - Signal <s_dig> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 1-of-4 decoder for signal <dig_o>.
    Found 2-bit up counter for signal <s_cnt>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 Decoder(s).
Unit <driver_7seg> synthesized.


Synthesizing Unit <ADDER8BIT>.
    Related source file is "C:/Users/vyma9/OneDrive/Plocha/VUT/DE1/Digital-electronic-1/Semestral/ALU/ADDER8BIT.vhd".
    Found 7-bit xor2 for signal <IN_b_s>.
    Summary:
	inferred   7 Xor(s).
Unit <ADDER8BIT> synthesized.


Synthesizing Unit <ALU>.
    Related source file is "C:/Users/vyma9/OneDrive/Plocha/VUT/DE1/Digital-electronic-1/Semestral/ALU/ALU.vhd".
    Found 1-bit xor8 for signal <status_o<4>>.
    Found 1-bit register for signal <control_s>.
    Found 8-bit register for signal <S_number_s>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <ALU> synthesized.


Synthesizing Unit <top>.
    Related source file is "C:/Users/vyma9/OneDrive/Plocha/VUT/DE1/Digital-electronic-1/Semestral/ALU/top.vhd".
Unit <top> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 16x7-bit ROM                                          : 1
# Counters                                             : 2
 16-bit up counter                                     : 1
 2-bit up counter                                      : 1
# Registers                                            : 3
 1-bit register                                        : 2
 8-bit register                                        : 1
# Comparators                                          : 1
 16-bit comparator greatequal                          : 1
# Decoders                                             : 1
 1-of-4 decoder                                        : 1
# Xors                                                 : 16
 1-bit xor2                                            : 7
 1-bit xor3                                            : 8
 1-bit xor8                                            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 16x7-bit ROM                                          : 1
# Counters                                             : 2
 16-bit up counter                                     : 1
 2-bit up counter                                      : 1
# Registers                                            : 1
 Flip-Flops                                            : 1
# Decoders                                             : 1
 1-of-4 decoder                                        : 1
# Xors                                                 : 9
 1-bit xor3                                            : 8
 1-bit xor8                                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <top> ...

Optimizing unit <hex_to_7seg> ...

Optimizing unit <FULL_ADDER> ...

Optimizing unit <clock_enable> ...
  implementation constraint: INIT=r	 : s_cnt_15
  implementation constraint: INIT=r	 : s_cnt_14
  implementation constraint: INIT=r	 : s_cnt_0
  implementation constraint: INIT=r	 : s_cnt_1
  implementation constraint: INIT=r	 : s_cnt_2
  implementation constraint: INIT=r	 : s_cnt_3
  implementation constraint: INIT=r	 : s_cnt_4
  implementation constraint: INIT=r	 : s_cnt_5
  implementation constraint: INIT=r	 : s_cnt_6
  implementation constraint: INIT=r	 : s_cnt_7
  implementation constraint: INIT=r	 : s_cnt_8
  implementation constraint: INIT=r	 : s_cnt_9
  implementation constraint: INIT=r	 : s_cnt_10
  implementation constraint: INIT=r	 : s_cnt_11
  implementation constraint: INIT=r	 : s_cnt_12
  implementation constraint: INIT=r	 : s_cnt_13

Optimizing unit <ADDER8BIT> ...

Optimizing unit <driver_7seg> ...
  implementation constraint: INIT=r	 : s_cnt_1
  implementation constraint: INIT=r	 : s_cnt_0

Optimizing unit <ALU> ...

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : top.ngr
Top Level Output File Name         : top
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : Yes
Target Technology                  : CoolRunner2 CPLDs
Macro Preserve                     : YES
XOR Preserve                       : YES
Clock Enable                       : YES
wysiwyg                            : NO

Design Statistics
# IOs                              : 35

Cell Usage :
# BELS                             : 393
#      AND2                        : 134
#      AND3                        : 3
#      AND4                        : 1
#      AND8                        : 1
#      GND                         : 1
#      INV                         : 107
#      OR2                         : 99
#      OR8                         : 1
#      XOR2                        : 46
# FlipFlops/Latches                : 28
#      FD                          : 26
#      FDCE                        : 2
# IO Buffers                       : 35
#      IBUF                        : 19
#      OBUF                        : 16
=========================================================================


Total REAL time to Xst completion: 5.00 secs
Total CPU time to Xst completion: 4.98 secs
 
--> 

Total memory usage is 4474912 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    1 (   0 filtered)
Number of infos    :    1 (   0 filtered)

