{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1753564923833 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1753564923834 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jul 26 17:22:03 2025 " "Processing started: Sat Jul 26 17:22:03 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1753564923834 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753564923834 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top_systolic_array_wrapper -c top_systolic_array_wrapper " "Command: quartus_map --read_settings_files=on --write_settings_files=off top_systolic_array_wrapper -c top_systolic_array_wrapper" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753564923834 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1753564924051 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1753564924051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_systolic_array_wrapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file top_systolic_array_wrapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_systolic_array_wrapper " "Found entity 1: top_systolic_array_wrapper" {  } { { "top_systolic_array_wrapper.sv" "" { Text "C:/Projects/Neural-Processing-Unit/Quartus_Files/Systolic_Array/top_systolic_array_wrapper.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753564928853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753564928853 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_systolic_array_wrapper " "Elaborating entity \"top_systolic_array_wrapper\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1753564928872 ""}
{ "Warning" "WVRFX_VERI_2076_UNCONVERTED" "clk top_systolic_array_wrapper.sv(25) " "Verilog HDL warning at top_systolic_array_wrapper.sv(25): assignments to clk create a combinational loop" {  } { { "top_systolic_array_wrapper.sv" "" { Text "C:/Projects/Neural-Processing-Unit/Quartus_Files/Systolic_Array/top_systolic_array_wrapper.sv" 25 0 0 } }  } 0 10755 "Verilog HDL warning at %2!s!: assignments to %1!s! create a combinational loop" 0 0 "Analysis & Synthesis" 0 -1 1753564928873 "|top_systolic_array_wrapper"}
{ "Warning" "WSGN_SEARCH_FILE" "systolic_array.sv 1 1 " "Using design file systolic_array.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 systolic_array " "Found entity 1: systolic_array" {  } { { "systolic_array.sv" "" { Text "C:/Projects/Neural-Processing-Unit/Quartus_Files/Systolic_Array/systolic_array.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753564928900 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1753564928900 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "systolic_array systolic_array:dut " "Elaborating entity \"systolic_array\" for hierarchy \"systolic_array:dut\"" {  } { { "top_systolic_array_wrapper.sv" "dut" { Text "C:/Projects/Neural-Processing-Unit/Quartus_Files/Systolic_Array/top_systolic_array_wrapper.sv" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753564928901 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "acc_out " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"acc_out\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1753564928915 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "right_wires " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"right_wires\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1753564928915 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "bottom_wires " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"bottom_wires\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1753564928915 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mac_cell.sv 1 1 " "Using design file mac_cell.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 mac_cell " "Found entity 1: mac_cell" {  } { { "mac_cell.sv" "" { Text "C:/Projects/Neural-Processing-Unit/Quartus_Files/Systolic_Array/mac_cell.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753564928926 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1753564928926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mac_cell systolic_array:dut\|mac_cell:row\[0\].col\[0\].mac_inst " "Elaborating entity \"mac_cell\" for hierarchy \"systolic_array:dut\|mac_cell:row\[0\].col\[0\].mac_inst\"" {  } { { "systolic_array.sv" "row\[0\].col\[0\].mac_inst" { Text "C:/Projects/Neural-Processing-Unit/Quartus_Files/Systolic_Array/systolic_array.sv" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753564928926 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "clk " "Net \"clk\" is missing source, defaulting to GND" {  } { { "top_systolic_array_wrapper.sv" "clk" { Text "C:/Projects/Neural-Processing-Unit/Quartus_Files/Systolic_Array/top_systolic_array_wrapper.sv" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1753564928956 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1753564928956 ""}
{ "Error" "ESGN_EMPTY_TOP_PARTITION" "" "Can't synthesize current design -- Top partition does not contain any logic" {  } {  } 0 12061 "Can't synthesize current design -- Top partition does not contain any logic" 0 0 "Analysis & Synthesis" 0 -1 1753564929153 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  6 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 6 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4746 " "Peak virtual memory: 4746 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1753564929216 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Jul 26 17:22:09 2025 " "Processing ended: Sat Jul 26 17:22:09 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1753564929216 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1753564929216 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1753564929216 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1753564929216 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 6 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 6 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1753564929801 ""}
