/*******************************************************************************
* File Name: cyfittergnu.inc
* 
* PSoC Creator  4.2
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2018 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu_trm.inc"

/* PWM */
.set PWM_cy_m0s8_tcpwm_1__CC, CYREG_TCPWM_CNT1_CC
.set PWM_cy_m0s8_tcpwm_1__CC_BUFF, CYREG_TCPWM_CNT1_CC_BUFF
.set PWM_cy_m0s8_tcpwm_1__COUNTER, CYREG_TCPWM_CNT1_COUNTER
.set PWM_cy_m0s8_tcpwm_1__CTRL, CYREG_TCPWM_CNT1_CTRL
.set PWM_cy_m0s8_tcpwm_1__INTR, CYREG_TCPWM_CNT1_INTR
.set PWM_cy_m0s8_tcpwm_1__INTR_MASK, CYREG_TCPWM_CNT1_INTR_MASK
.set PWM_cy_m0s8_tcpwm_1__INTR_MASKED, CYREG_TCPWM_CNT1_INTR_MASKED
.set PWM_cy_m0s8_tcpwm_1__INTR_SET, CYREG_TCPWM_CNT1_INTR_SET
.set PWM_cy_m0s8_tcpwm_1__PERIOD, CYREG_TCPWM_CNT1_PERIOD
.set PWM_cy_m0s8_tcpwm_1__PERIOD_BUFF, CYREG_TCPWM_CNT1_PERIOD_BUFF
.set PWM_cy_m0s8_tcpwm_1__STATUS, CYREG_TCPWM_CNT1_STATUS
.set PWM_cy_m0s8_tcpwm_1__TCPWM_CMD, CYREG_TCPWM_CMD
.set PWM_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK, 0x02
.set PWM_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT, 1
.set PWM_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK, 0x200
.set PWM_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT, 9
.set PWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK, 0x2000000
.set PWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT, 25
.set PWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK, 0x20000
.set PWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT, 17
.set PWM_cy_m0s8_tcpwm_1__TCPWM_CTRL, CYREG_TCPWM_CTRL
.set PWM_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK, 0x02
.set PWM_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT, 1
.set PWM_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE, CYREG_TCPWM_INTR_CAUSE
.set PWM_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK, 0x02
.set PWM_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT, 1
.set PWM_cy_m0s8_tcpwm_1__TCPWM_NUMBER, 1
.set PWM_cy_m0s8_tcpwm_1__TR_CTRL0, CYREG_TCPWM_CNT1_TR_CTRL0
.set PWM_cy_m0s8_tcpwm_1__TR_CTRL1, CYREG_TCPWM_CNT1_TR_CTRL1
.set PWM_cy_m0s8_tcpwm_1__TR_CTRL2, CYREG_TCPWM_CNT1_TR_CTRL2

/* SPI */
.set SPI_miso_m__0__DR, CYREG_GPIO_PRT1_DR
.set SPI_miso_m__0__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set SPI_miso_m__0__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set SPI_miso_m__0__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set SPI_miso_m__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set SPI_miso_m__0__HSIOM_GPIO, 0
.set SPI_miso_m__0__HSIOM_I2C, 14
.set SPI_miso_m__0__HSIOM_I2C_SDA, 14
.set SPI_miso_m__0__HSIOM_MASK, 0x000000F0
.set SPI_miso_m__0__HSIOM_SHIFT, 4
.set SPI_miso_m__0__HSIOM_SPI, 15
.set SPI_miso_m__0__HSIOM_SPI_MISO, 15
.set SPI_miso_m__0__HSIOM_UART, 9
.set SPI_miso_m__0__HSIOM_UART_TX, 9
.set SPI_miso_m__0__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set SPI_miso_m__0__INTR, CYREG_GPIO_PRT1_INTR
.set SPI_miso_m__0__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set SPI_miso_m__0__INTSTAT, CYREG_GPIO_PRT1_INTR
.set SPI_miso_m__0__MASK, 0x02
.set SPI_miso_m__0__PC, CYREG_GPIO_PRT1_PC
.set SPI_miso_m__0__PC2, CYREG_GPIO_PRT1_PC2
.set SPI_miso_m__0__PORT, 1
.set SPI_miso_m__0__PS, CYREG_GPIO_PRT1_PS
.set SPI_miso_m__0__SHIFT, 1
.set SPI_miso_m__DR, CYREG_GPIO_PRT1_DR
.set SPI_miso_m__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set SPI_miso_m__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set SPI_miso_m__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set SPI_miso_m__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set SPI_miso_m__INTR, CYREG_GPIO_PRT1_INTR
.set SPI_miso_m__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set SPI_miso_m__INTSTAT, CYREG_GPIO_PRT1_INTR
.set SPI_miso_m__MASK, 0x02
.set SPI_miso_m__PC, CYREG_GPIO_PRT1_PC
.set SPI_miso_m__PC2, CYREG_GPIO_PRT1_PC2
.set SPI_miso_m__PORT, 1
.set SPI_miso_m__PS, CYREG_GPIO_PRT1_PS
.set SPI_miso_m__SHIFT, 1
.set SPI_mosi_m__0__DR, CYREG_GPIO_PRT1_DR
.set SPI_mosi_m__0__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set SPI_mosi_m__0__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set SPI_mosi_m__0__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set SPI_mosi_m__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set SPI_mosi_m__0__HSIOM_GPIO, 0
.set SPI_mosi_m__0__HSIOM_I2C, 14
.set SPI_mosi_m__0__HSIOM_I2C_SCL, 14
.set SPI_mosi_m__0__HSIOM_MASK, 0x0000000F
.set SPI_mosi_m__0__HSIOM_SHIFT, 0
.set SPI_mosi_m__0__HSIOM_SPI, 15
.set SPI_mosi_m__0__HSIOM_SPI_MOSI, 15
.set SPI_mosi_m__0__HSIOM_UART, 9
.set SPI_mosi_m__0__HSIOM_UART_RX, 9
.set SPI_mosi_m__0__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set SPI_mosi_m__0__INTR, CYREG_GPIO_PRT1_INTR
.set SPI_mosi_m__0__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set SPI_mosi_m__0__INTSTAT, CYREG_GPIO_PRT1_INTR
.set SPI_mosi_m__0__MASK, 0x01
.set SPI_mosi_m__0__PC, CYREG_GPIO_PRT1_PC
.set SPI_mosi_m__0__PC2, CYREG_GPIO_PRT1_PC2
.set SPI_mosi_m__0__PORT, 1
.set SPI_mosi_m__0__PS, CYREG_GPIO_PRT1_PS
.set SPI_mosi_m__0__SHIFT, 0
.set SPI_mosi_m__DR, CYREG_GPIO_PRT1_DR
.set SPI_mosi_m__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set SPI_mosi_m__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set SPI_mosi_m__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set SPI_mosi_m__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set SPI_mosi_m__INTR, CYREG_GPIO_PRT1_INTR
.set SPI_mosi_m__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set SPI_mosi_m__INTSTAT, CYREG_GPIO_PRT1_INTR
.set SPI_mosi_m__MASK, 0x01
.set SPI_mosi_m__PC, CYREG_GPIO_PRT1_PC
.set SPI_mosi_m__PC2, CYREG_GPIO_PRT1_PC2
.set SPI_mosi_m__PORT, 1
.set SPI_mosi_m__PS, CYREG_GPIO_PRT1_PS
.set SPI_mosi_m__SHIFT, 0
.set SPI_SCB__CTRL, CYREG_SCB0_CTRL
.set SPI_SCB__EZ_DATA0, CYREG_SCB0_EZ_DATA0
.set SPI_SCB__EZ_DATA1, CYREG_SCB0_EZ_DATA1
.set SPI_SCB__EZ_DATA10, CYREG_SCB0_EZ_DATA10
.set SPI_SCB__EZ_DATA11, CYREG_SCB0_EZ_DATA11
.set SPI_SCB__EZ_DATA12, CYREG_SCB0_EZ_DATA12
.set SPI_SCB__EZ_DATA13, CYREG_SCB0_EZ_DATA13
.set SPI_SCB__EZ_DATA14, CYREG_SCB0_EZ_DATA14
.set SPI_SCB__EZ_DATA15, CYREG_SCB0_EZ_DATA15
.set SPI_SCB__EZ_DATA16, CYREG_SCB0_EZ_DATA16
.set SPI_SCB__EZ_DATA17, CYREG_SCB0_EZ_DATA17
.set SPI_SCB__EZ_DATA18, CYREG_SCB0_EZ_DATA18
.set SPI_SCB__EZ_DATA19, CYREG_SCB0_EZ_DATA19
.set SPI_SCB__EZ_DATA2, CYREG_SCB0_EZ_DATA2
.set SPI_SCB__EZ_DATA20, CYREG_SCB0_EZ_DATA20
.set SPI_SCB__EZ_DATA21, CYREG_SCB0_EZ_DATA21
.set SPI_SCB__EZ_DATA22, CYREG_SCB0_EZ_DATA22
.set SPI_SCB__EZ_DATA23, CYREG_SCB0_EZ_DATA23
.set SPI_SCB__EZ_DATA24, CYREG_SCB0_EZ_DATA24
.set SPI_SCB__EZ_DATA25, CYREG_SCB0_EZ_DATA25
.set SPI_SCB__EZ_DATA26, CYREG_SCB0_EZ_DATA26
.set SPI_SCB__EZ_DATA27, CYREG_SCB0_EZ_DATA27
.set SPI_SCB__EZ_DATA28, CYREG_SCB0_EZ_DATA28
.set SPI_SCB__EZ_DATA29, CYREG_SCB0_EZ_DATA29
.set SPI_SCB__EZ_DATA3, CYREG_SCB0_EZ_DATA3
.set SPI_SCB__EZ_DATA30, CYREG_SCB0_EZ_DATA30
.set SPI_SCB__EZ_DATA31, CYREG_SCB0_EZ_DATA31
.set SPI_SCB__EZ_DATA4, CYREG_SCB0_EZ_DATA4
.set SPI_SCB__EZ_DATA5, CYREG_SCB0_EZ_DATA5
.set SPI_SCB__EZ_DATA6, CYREG_SCB0_EZ_DATA6
.set SPI_SCB__EZ_DATA7, CYREG_SCB0_EZ_DATA7
.set SPI_SCB__EZ_DATA8, CYREG_SCB0_EZ_DATA8
.set SPI_SCB__EZ_DATA9, CYREG_SCB0_EZ_DATA9
.set SPI_SCB__I2C_CFG, CYREG_SCB0_I2C_CFG
.set SPI_SCB__I2C_CTRL, CYREG_SCB0_I2C_CTRL
.set SPI_SCB__I2C_M_CMD, CYREG_SCB0_I2C_M_CMD
.set SPI_SCB__I2C_S_CMD, CYREG_SCB0_I2C_S_CMD
.set SPI_SCB__I2C_STATUS, CYREG_SCB0_I2C_STATUS
.set SPI_SCB__INTR_CAUSE, CYREG_SCB0_INTR_CAUSE
.set SPI_SCB__INTR_I2C_EC, CYREG_SCB0_INTR_I2C_EC
.set SPI_SCB__INTR_I2C_EC_MASK, CYREG_SCB0_INTR_I2C_EC_MASK
.set SPI_SCB__INTR_I2C_EC_MASKED, CYREG_SCB0_INTR_I2C_EC_MASKED
.set SPI_SCB__INTR_M, CYREG_SCB0_INTR_M
.set SPI_SCB__INTR_M_MASK, CYREG_SCB0_INTR_M_MASK
.set SPI_SCB__INTR_M_MASKED, CYREG_SCB0_INTR_M_MASKED
.set SPI_SCB__INTR_M_SET, CYREG_SCB0_INTR_M_SET
.set SPI_SCB__INTR_RX, CYREG_SCB0_INTR_RX
.set SPI_SCB__INTR_RX_MASK, CYREG_SCB0_INTR_RX_MASK
.set SPI_SCB__INTR_RX_MASKED, CYREG_SCB0_INTR_RX_MASKED
.set SPI_SCB__INTR_RX_SET, CYREG_SCB0_INTR_RX_SET
.set SPI_SCB__INTR_S, CYREG_SCB0_INTR_S
.set SPI_SCB__INTR_S_MASK, CYREG_SCB0_INTR_S_MASK
.set SPI_SCB__INTR_S_MASKED, CYREG_SCB0_INTR_S_MASKED
.set SPI_SCB__INTR_S_SET, CYREG_SCB0_INTR_S_SET
.set SPI_SCB__INTR_SPI_EC, CYREG_SCB0_INTR_SPI_EC
.set SPI_SCB__INTR_SPI_EC_MASK, CYREG_SCB0_INTR_SPI_EC_MASK
.set SPI_SCB__INTR_SPI_EC_MASKED, CYREG_SCB0_INTR_SPI_EC_MASKED
.set SPI_SCB__INTR_TX, CYREG_SCB0_INTR_TX
.set SPI_SCB__INTR_TX_MASK, CYREG_SCB0_INTR_TX_MASK
.set SPI_SCB__INTR_TX_MASKED, CYREG_SCB0_INTR_TX_MASKED
.set SPI_SCB__INTR_TX_SET, CYREG_SCB0_INTR_TX_SET
.set SPI_SCB__RX_CTRL, CYREG_SCB0_RX_CTRL
.set SPI_SCB__RX_FIFO_CTRL, CYREG_SCB0_RX_FIFO_CTRL
.set SPI_SCB__RX_FIFO_RD, CYREG_SCB0_RX_FIFO_RD
.set SPI_SCB__RX_FIFO_RD_SILENT, CYREG_SCB0_RX_FIFO_RD_SILENT
.set SPI_SCB__RX_FIFO_STATUS, CYREG_SCB0_RX_FIFO_STATUS
.set SPI_SCB__RX_MATCH, CYREG_SCB0_RX_MATCH
.set SPI_SCB__SPI_CTRL, CYREG_SCB0_SPI_CTRL
.set SPI_SCB__SPI_STATUS, CYREG_SCB0_SPI_STATUS
.set SPI_SCB__SS0_POSISTION, 1
.set SPI_SCB__SS1_POSISTION, 0
.set SPI_SCB__SS2_POSISTION, 2
.set SPI_SCB__SS3_POSISTION, 3
.set SPI_SCB__STATUS, CYREG_SCB0_STATUS
.set SPI_SCB__TX_CTRL, CYREG_SCB0_TX_CTRL
.set SPI_SCB__TX_FIFO_CTRL, CYREG_SCB0_TX_FIFO_CTRL
.set SPI_SCB__TX_FIFO_STATUS, CYREG_SCB0_TX_FIFO_STATUS
.set SPI_SCB__TX_FIFO_WR, CYREG_SCB0_TX_FIFO_WR
.set SPI_SCB__UART_CTRL, CYREG_SCB0_UART_CTRL
.set SPI_SCB__UART_FLOW_CTRL, CYREG_SCB0_UART_FLOW_CTRL
.set SPI_SCB__UART_RX_CTRL, CYREG_SCB0_UART_RX_CTRL
.set SPI_SCB__UART_RX_STATUS, CYREG_SCB0_UART_RX_STATUS
.set SPI_SCB__UART_TX_CTRL, CYREG_SCB0_UART_TX_CTRL
.set SPI_SCBCLK__CTRL_REGISTER, CYREG_PERI_PCLK_CTL0
.set SPI_SCBCLK__DIV_ID, 0x00000041
.set SPI_SCBCLK__DIV_REGISTER, CYREG_PERI_DIV_16_CTL1
.set SPI_SCBCLK__PA_DIV_ID, 0x000000FF
.set SPI_sclk_m__0__DR, CYREG_GPIO_PRT1_DR
.set SPI_sclk_m__0__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set SPI_sclk_m__0__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set SPI_sclk_m__0__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set SPI_sclk_m__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set SPI_sclk_m__0__HSIOM_GPIO, 0
.set SPI_sclk_m__0__HSIOM_MASK, 0x00000F00
.set SPI_sclk_m__0__HSIOM_SHIFT, 8
.set SPI_sclk_m__0__HSIOM_SPI, 15
.set SPI_sclk_m__0__HSIOM_SPI_CLK, 15
.set SPI_sclk_m__0__HSIOM_UART, 9
.set SPI_sclk_m__0__HSIOM_UART_CTS, 9
.set SPI_sclk_m__0__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set SPI_sclk_m__0__INTR, CYREG_GPIO_PRT1_INTR
.set SPI_sclk_m__0__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set SPI_sclk_m__0__INTSTAT, CYREG_GPIO_PRT1_INTR
.set SPI_sclk_m__0__MASK, 0x04
.set SPI_sclk_m__0__PC, CYREG_GPIO_PRT1_PC
.set SPI_sclk_m__0__PC2, CYREG_GPIO_PRT1_PC2
.set SPI_sclk_m__0__PORT, 1
.set SPI_sclk_m__0__PS, CYREG_GPIO_PRT1_PS
.set SPI_sclk_m__0__SHIFT, 2
.set SPI_sclk_m__DR, CYREG_GPIO_PRT1_DR
.set SPI_sclk_m__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set SPI_sclk_m__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set SPI_sclk_m__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set SPI_sclk_m__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set SPI_sclk_m__INTR, CYREG_GPIO_PRT1_INTR
.set SPI_sclk_m__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set SPI_sclk_m__INTSTAT, CYREG_GPIO_PRT1_INTR
.set SPI_sclk_m__MASK, 0x04
.set SPI_sclk_m__PC, CYREG_GPIO_PRT1_PC
.set SPI_sclk_m__PC2, CYREG_GPIO_PRT1_PC2
.set SPI_sclk_m__PORT, 1
.set SPI_sclk_m__PS, CYREG_GPIO_PRT1_PS
.set SPI_sclk_m__SHIFT, 2
.set SPI_ss0_m__0__DR, CYREG_GPIO_PRT1_DR
.set SPI_ss0_m__0__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set SPI_ss0_m__0__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set SPI_ss0_m__0__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set SPI_ss0_m__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set SPI_ss0_m__0__HSIOM_GPIO, 0
.set SPI_ss0_m__0__HSIOM_MASK, 0x000F0000
.set SPI_ss0_m__0__HSIOM_SHIFT, 16
.set SPI_ss0_m__0__HSIOM_SPI, 15
.set SPI_ss0_m__0__HSIOM_SPI_SELECT1, 15
.set SPI_ss0_m__0__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set SPI_ss0_m__0__INTR, CYREG_GPIO_PRT1_INTR
.set SPI_ss0_m__0__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set SPI_ss0_m__0__INTSTAT, CYREG_GPIO_PRT1_INTR
.set SPI_ss0_m__0__MASK, 0x10
.set SPI_ss0_m__0__PC, CYREG_GPIO_PRT1_PC
.set SPI_ss0_m__0__PC2, CYREG_GPIO_PRT1_PC2
.set SPI_ss0_m__0__PORT, 1
.set SPI_ss0_m__0__PS, CYREG_GPIO_PRT1_PS
.set SPI_ss0_m__0__SHIFT, 4
.set SPI_ss0_m__DR, CYREG_GPIO_PRT1_DR
.set SPI_ss0_m__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set SPI_ss0_m__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set SPI_ss0_m__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set SPI_ss0_m__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set SPI_ss0_m__INTR, CYREG_GPIO_PRT1_INTR
.set SPI_ss0_m__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set SPI_ss0_m__INTSTAT, CYREG_GPIO_PRT1_INTR
.set SPI_ss0_m__MASK, 0x10
.set SPI_ss0_m__PC, CYREG_GPIO_PRT1_PC
.set SPI_ss0_m__PC2, CYREG_GPIO_PRT1_PC2
.set SPI_ss0_m__PORT, 1
.set SPI_ss0_m__PS, CYREG_GPIO_PRT1_PS
.set SPI_ss0_m__SHIFT, 4

/* LED4 */
.set LED4__0__DR, CYREG_GPIO_PRT2_DR
.set LED4__0__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set LED4__0__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set LED4__0__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set LED4__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set LED4__0__HSIOM_MASK, 0x0000000F
.set LED4__0__HSIOM_SHIFT, 0
.set LED4__0__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set LED4__0__INTR, CYREG_GPIO_PRT2_INTR
.set LED4__0__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set LED4__0__INTSTAT, CYREG_GPIO_PRT2_INTR
.set LED4__0__MASK, 0x01
.set LED4__0__PC, CYREG_GPIO_PRT2_PC
.set LED4__0__PC2, CYREG_GPIO_PRT2_PC2
.set LED4__0__PORT, 2
.set LED4__0__PS, CYREG_GPIO_PRT2_PS
.set LED4__0__SHIFT, 0
.set LED4__DR, CYREG_GPIO_PRT2_DR
.set LED4__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set LED4__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set LED4__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set LED4__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set LED4__INTR, CYREG_GPIO_PRT2_INTR
.set LED4__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set LED4__INTSTAT, CYREG_GPIO_PRT2_INTR
.set LED4__MASK, 0x01
.set LED4__PC, CYREG_GPIO_PRT2_PC
.set LED4__PC2, CYREG_GPIO_PRT2_PC2
.set LED4__PORT, 2
.set LED4__PS, CYREG_GPIO_PRT2_PS
.set LED4__SHIFT, 0

/* LED5 */
.set LED5__0__DR, CYREG_GPIO_PRT2_DR
.set LED5__0__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set LED5__0__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set LED5__0__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set LED5__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set LED5__0__HSIOM_MASK, 0x000000F0
.set LED5__0__HSIOM_SHIFT, 4
.set LED5__0__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set LED5__0__INTR, CYREG_GPIO_PRT2_INTR
.set LED5__0__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set LED5__0__INTSTAT, CYREG_GPIO_PRT2_INTR
.set LED5__0__MASK, 0x02
.set LED5__0__PC, CYREG_GPIO_PRT2_PC
.set LED5__0__PC2, CYREG_GPIO_PRT2_PC2
.set LED5__0__PORT, 2
.set LED5__0__PS, CYREG_GPIO_PRT2_PS
.set LED5__0__SHIFT, 1
.set LED5__DR, CYREG_GPIO_PRT2_DR
.set LED5__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set LED5__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set LED5__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set LED5__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set LED5__INTR, CYREG_GPIO_PRT2_INTR
.set LED5__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set LED5__INTSTAT, CYREG_GPIO_PRT2_INTR
.set LED5__MASK, 0x02
.set LED5__PC, CYREG_GPIO_PRT2_PC
.set LED5__PC2, CYREG_GPIO_PRT2_PC2
.set LED5__PORT, 2
.set LED5__PS, CYREG_GPIO_PRT2_PS
.set LED5__SHIFT, 1

/* LED6 */
.set LED6__0__DR, CYREG_GPIO_PRT2_DR
.set LED6__0__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set LED6__0__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set LED6__0__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set LED6__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set LED6__0__HSIOM_MASK, 0x00000F00
.set LED6__0__HSIOM_SHIFT, 8
.set LED6__0__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set LED6__0__INTR, CYREG_GPIO_PRT2_INTR
.set LED6__0__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set LED6__0__INTSTAT, CYREG_GPIO_PRT2_INTR
.set LED6__0__MASK, 0x04
.set LED6__0__PC, CYREG_GPIO_PRT2_PC
.set LED6__0__PC2, CYREG_GPIO_PRT2_PC2
.set LED6__0__PORT, 2
.set LED6__0__PS, CYREG_GPIO_PRT2_PS
.set LED6__0__SHIFT, 2
.set LED6__DR, CYREG_GPIO_PRT2_DR
.set LED6__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set LED6__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set LED6__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set LED6__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set LED6__INTR, CYREG_GPIO_PRT2_INTR
.set LED6__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set LED6__INTSTAT, CYREG_GPIO_PRT2_INTR
.set LED6__MASK, 0x04
.set LED6__PC, CYREG_GPIO_PRT2_PC
.set LED6__PC2, CYREG_GPIO_PRT2_PC2
.set LED6__PORT, 2
.set LED6__PS, CYREG_GPIO_PRT2_PS
.set LED6__SHIFT, 2

/* LED7 */
.set LED7__0__DR, CYREG_GPIO_PRT2_DR
.set LED7__0__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set LED7__0__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set LED7__0__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set LED7__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set LED7__0__HSIOM_MASK, 0x0000F000
.set LED7__0__HSIOM_SHIFT, 12
.set LED7__0__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set LED7__0__INTR, CYREG_GPIO_PRT2_INTR
.set LED7__0__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set LED7__0__INTSTAT, CYREG_GPIO_PRT2_INTR
.set LED7__0__MASK, 0x08
.set LED7__0__PC, CYREG_GPIO_PRT2_PC
.set LED7__0__PC2, CYREG_GPIO_PRT2_PC2
.set LED7__0__PORT, 2
.set LED7__0__PS, CYREG_GPIO_PRT2_PS
.set LED7__0__SHIFT, 3
.set LED7__DR, CYREG_GPIO_PRT2_DR
.set LED7__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set LED7__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set LED7__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set LED7__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set LED7__INTR, CYREG_GPIO_PRT2_INTR
.set LED7__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set LED7__INTSTAT, CYREG_GPIO_PRT2_INTR
.set LED7__MASK, 0x08
.set LED7__PC, CYREG_GPIO_PRT2_PC
.set LED7__PC2, CYREG_GPIO_PRT2_PC2
.set LED7__PORT, 2
.set LED7__PS, CYREG_GPIO_PRT2_PS
.set LED7__SHIFT, 3

/* LED8 */
.set LED8__0__DR, CYREG_GPIO_PRT2_DR
.set LED8__0__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set LED8__0__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set LED8__0__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set LED8__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set LED8__0__HSIOM_MASK, 0x000F0000
.set LED8__0__HSIOM_SHIFT, 16
.set LED8__0__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set LED8__0__INTR, CYREG_GPIO_PRT2_INTR
.set LED8__0__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set LED8__0__INTSTAT, CYREG_GPIO_PRT2_INTR
.set LED8__0__MASK, 0x10
.set LED8__0__PC, CYREG_GPIO_PRT2_PC
.set LED8__0__PC2, CYREG_GPIO_PRT2_PC2
.set LED8__0__PORT, 2
.set LED8__0__PS, CYREG_GPIO_PRT2_PS
.set LED8__0__SHIFT, 4
.set LED8__DR, CYREG_GPIO_PRT2_DR
.set LED8__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set LED8__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set LED8__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set LED8__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set LED8__INTR, CYREG_GPIO_PRT2_INTR
.set LED8__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set LED8__INTSTAT, CYREG_GPIO_PRT2_INTR
.set LED8__MASK, 0x10
.set LED8__PC, CYREG_GPIO_PRT2_PC
.set LED8__PC2, CYREG_GPIO_PRT2_PC2
.set LED8__PORT, 2
.set LED8__PS, CYREG_GPIO_PRT2_PS
.set LED8__SHIFT, 4

/* LED9 */
.set LED9__0__DR, CYREG_GPIO_PRT3_DR
.set LED9__0__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set LED9__0__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set LED9__0__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set LED9__0__HSIOM, CYREG_HSIOM_PORT_SEL3
.set LED9__0__HSIOM_MASK, 0x000F0000
.set LED9__0__HSIOM_SHIFT, 16
.set LED9__0__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set LED9__0__INTR, CYREG_GPIO_PRT3_INTR
.set LED9__0__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set LED9__0__INTSTAT, CYREG_GPIO_PRT3_INTR
.set LED9__0__MASK, 0x10
.set LED9__0__PC, CYREG_GPIO_PRT3_PC
.set LED9__0__PC2, CYREG_GPIO_PRT3_PC2
.set LED9__0__PORT, 3
.set LED9__0__PS, CYREG_GPIO_PRT3_PS
.set LED9__0__SHIFT, 4
.set LED9__DR, CYREG_GPIO_PRT3_DR
.set LED9__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set LED9__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set LED9__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set LED9__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set LED9__INTR, CYREG_GPIO_PRT3_INTR
.set LED9__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set LED9__INTSTAT, CYREG_GPIO_PRT3_INTR
.set LED9__MASK, 0x10
.set LED9__PC, CYREG_GPIO_PRT3_PC
.set LED9__PC2, CYREG_GPIO_PRT3_PC2
.set LED9__PORT, 3
.set LED9__PS, CYREG_GPIO_PRT3_PS
.set LED9__SHIFT, 4

/* UART */
.set UART_rx__0__DR, CYREG_GPIO_PRT3_DR
.set UART_rx__0__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set UART_rx__0__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set UART_rx__0__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set UART_rx__0__HSIOM, CYREG_HSIOM_PORT_SEL3
.set UART_rx__0__HSIOM_GPIO, 0
.set UART_rx__0__HSIOM_I2C, 14
.set UART_rx__0__HSIOM_I2C_SCL, 14
.set UART_rx__0__HSIOM_MASK, 0x0000000F
.set UART_rx__0__HSIOM_SHIFT, 0
.set UART_rx__0__HSIOM_SPI, 15
.set UART_rx__0__HSIOM_SPI_MOSI, 15
.set UART_rx__0__HSIOM_UART, 9
.set UART_rx__0__HSIOM_UART_RX, 9
.set UART_rx__0__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set UART_rx__0__INTR, CYREG_GPIO_PRT3_INTR
.set UART_rx__0__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set UART_rx__0__INTSTAT, CYREG_GPIO_PRT3_INTR
.set UART_rx__0__MASK, 0x01
.set UART_rx__0__PC, CYREG_GPIO_PRT3_PC
.set UART_rx__0__PC2, CYREG_GPIO_PRT3_PC2
.set UART_rx__0__PORT, 3
.set UART_rx__0__PS, CYREG_GPIO_PRT3_PS
.set UART_rx__0__SHIFT, 0
.set UART_rx__DR, CYREG_GPIO_PRT3_DR
.set UART_rx__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set UART_rx__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set UART_rx__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set UART_rx__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set UART_rx__INTR, CYREG_GPIO_PRT3_INTR
.set UART_rx__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set UART_rx__INTSTAT, CYREG_GPIO_PRT3_INTR
.set UART_rx__MASK, 0x01
.set UART_rx__PC, CYREG_GPIO_PRT3_PC
.set UART_rx__PC2, CYREG_GPIO_PRT3_PC2
.set UART_rx__PORT, 3
.set UART_rx__PS, CYREG_GPIO_PRT3_PS
.set UART_rx__SHIFT, 0
.set UART_SCB__CTRL, CYREG_SCB1_CTRL
.set UART_SCB__EZ_DATA0, CYREG_SCB1_EZ_DATA0
.set UART_SCB__EZ_DATA1, CYREG_SCB1_EZ_DATA1
.set UART_SCB__EZ_DATA10, CYREG_SCB1_EZ_DATA10
.set UART_SCB__EZ_DATA11, CYREG_SCB1_EZ_DATA11
.set UART_SCB__EZ_DATA12, CYREG_SCB1_EZ_DATA12
.set UART_SCB__EZ_DATA13, CYREG_SCB1_EZ_DATA13
.set UART_SCB__EZ_DATA14, CYREG_SCB1_EZ_DATA14
.set UART_SCB__EZ_DATA15, CYREG_SCB1_EZ_DATA15
.set UART_SCB__EZ_DATA16, CYREG_SCB1_EZ_DATA16
.set UART_SCB__EZ_DATA17, CYREG_SCB1_EZ_DATA17
.set UART_SCB__EZ_DATA18, CYREG_SCB1_EZ_DATA18
.set UART_SCB__EZ_DATA19, CYREG_SCB1_EZ_DATA19
.set UART_SCB__EZ_DATA2, CYREG_SCB1_EZ_DATA2
.set UART_SCB__EZ_DATA20, CYREG_SCB1_EZ_DATA20
.set UART_SCB__EZ_DATA21, CYREG_SCB1_EZ_DATA21
.set UART_SCB__EZ_DATA22, CYREG_SCB1_EZ_DATA22
.set UART_SCB__EZ_DATA23, CYREG_SCB1_EZ_DATA23
.set UART_SCB__EZ_DATA24, CYREG_SCB1_EZ_DATA24
.set UART_SCB__EZ_DATA25, CYREG_SCB1_EZ_DATA25
.set UART_SCB__EZ_DATA26, CYREG_SCB1_EZ_DATA26
.set UART_SCB__EZ_DATA27, CYREG_SCB1_EZ_DATA27
.set UART_SCB__EZ_DATA28, CYREG_SCB1_EZ_DATA28
.set UART_SCB__EZ_DATA29, CYREG_SCB1_EZ_DATA29
.set UART_SCB__EZ_DATA3, CYREG_SCB1_EZ_DATA3
.set UART_SCB__EZ_DATA30, CYREG_SCB1_EZ_DATA30
.set UART_SCB__EZ_DATA31, CYREG_SCB1_EZ_DATA31
.set UART_SCB__EZ_DATA4, CYREG_SCB1_EZ_DATA4
.set UART_SCB__EZ_DATA5, CYREG_SCB1_EZ_DATA5
.set UART_SCB__EZ_DATA6, CYREG_SCB1_EZ_DATA6
.set UART_SCB__EZ_DATA7, CYREG_SCB1_EZ_DATA7
.set UART_SCB__EZ_DATA8, CYREG_SCB1_EZ_DATA8
.set UART_SCB__EZ_DATA9, CYREG_SCB1_EZ_DATA9
.set UART_SCB__I2C_CFG, CYREG_SCB1_I2C_CFG
.set UART_SCB__I2C_CTRL, CYREG_SCB1_I2C_CTRL
.set UART_SCB__I2C_M_CMD, CYREG_SCB1_I2C_M_CMD
.set UART_SCB__I2C_S_CMD, CYREG_SCB1_I2C_S_CMD
.set UART_SCB__I2C_STATUS, CYREG_SCB1_I2C_STATUS
.set UART_SCB__INTR_CAUSE, CYREG_SCB1_INTR_CAUSE
.set UART_SCB__INTR_I2C_EC, CYREG_SCB1_INTR_I2C_EC
.set UART_SCB__INTR_I2C_EC_MASK, CYREG_SCB1_INTR_I2C_EC_MASK
.set UART_SCB__INTR_I2C_EC_MASKED, CYREG_SCB1_INTR_I2C_EC_MASKED
.set UART_SCB__INTR_M, CYREG_SCB1_INTR_M
.set UART_SCB__INTR_M_MASK, CYREG_SCB1_INTR_M_MASK
.set UART_SCB__INTR_M_MASKED, CYREG_SCB1_INTR_M_MASKED
.set UART_SCB__INTR_M_SET, CYREG_SCB1_INTR_M_SET
.set UART_SCB__INTR_RX, CYREG_SCB1_INTR_RX
.set UART_SCB__INTR_RX_MASK, CYREG_SCB1_INTR_RX_MASK
.set UART_SCB__INTR_RX_MASKED, CYREG_SCB1_INTR_RX_MASKED
.set UART_SCB__INTR_RX_SET, CYREG_SCB1_INTR_RX_SET
.set UART_SCB__INTR_S, CYREG_SCB1_INTR_S
.set UART_SCB__INTR_S_MASK, CYREG_SCB1_INTR_S_MASK
.set UART_SCB__INTR_S_MASKED, CYREG_SCB1_INTR_S_MASKED
.set UART_SCB__INTR_S_SET, CYREG_SCB1_INTR_S_SET
.set UART_SCB__INTR_SPI_EC, CYREG_SCB1_INTR_SPI_EC
.set UART_SCB__INTR_SPI_EC_MASK, CYREG_SCB1_INTR_SPI_EC_MASK
.set UART_SCB__INTR_SPI_EC_MASKED, CYREG_SCB1_INTR_SPI_EC_MASKED
.set UART_SCB__INTR_TX, CYREG_SCB1_INTR_TX
.set UART_SCB__INTR_TX_MASK, CYREG_SCB1_INTR_TX_MASK
.set UART_SCB__INTR_TX_MASKED, CYREG_SCB1_INTR_TX_MASKED
.set UART_SCB__INTR_TX_SET, CYREG_SCB1_INTR_TX_SET
.set UART_SCB__RX_CTRL, CYREG_SCB1_RX_CTRL
.set UART_SCB__RX_FIFO_CTRL, CYREG_SCB1_RX_FIFO_CTRL
.set UART_SCB__RX_FIFO_RD, CYREG_SCB1_RX_FIFO_RD
.set UART_SCB__RX_FIFO_RD_SILENT, CYREG_SCB1_RX_FIFO_RD_SILENT
.set UART_SCB__RX_FIFO_STATUS, CYREG_SCB1_RX_FIFO_STATUS
.set UART_SCB__RX_MATCH, CYREG_SCB1_RX_MATCH
.set UART_SCB__SPI_CTRL, CYREG_SCB1_SPI_CTRL
.set UART_SCB__SPI_STATUS, CYREG_SCB1_SPI_STATUS
.set UART_SCB__SS0_POSISTION, 0
.set UART_SCB__SS1_POSISTION, 1
.set UART_SCB__SS2_POSISTION, 2
.set UART_SCB__SS3_POSISTION, 3
.set UART_SCB__STATUS, CYREG_SCB1_STATUS
.set UART_SCB__TX_CTRL, CYREG_SCB1_TX_CTRL
.set UART_SCB__TX_FIFO_CTRL, CYREG_SCB1_TX_FIFO_CTRL
.set UART_SCB__TX_FIFO_STATUS, CYREG_SCB1_TX_FIFO_STATUS
.set UART_SCB__TX_FIFO_WR, CYREG_SCB1_TX_FIFO_WR
.set UART_SCB__UART_CTRL, CYREG_SCB1_UART_CTRL
.set UART_SCB__UART_FLOW_CTRL, CYREG_SCB1_UART_FLOW_CTRL
.set UART_SCB__UART_RX_CTRL, CYREG_SCB1_UART_RX_CTRL
.set UART_SCB__UART_RX_STATUS, CYREG_SCB1_UART_RX_STATUS
.set UART_SCB__UART_TX_CTRL, CYREG_SCB1_UART_TX_CTRL
.set UART_SCBCLK__CTRL_REGISTER, CYREG_PERI_PCLK_CTL1
.set UART_SCBCLK__DIV_ID, 0x00000042
.set UART_SCBCLK__DIV_REGISTER, CYREG_PERI_DIV_16_CTL2
.set UART_SCBCLK__PA_DIV_ID, 0x000000FF
.set UART_tx__0__DR, CYREG_GPIO_PRT3_DR
.set UART_tx__0__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set UART_tx__0__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set UART_tx__0__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set UART_tx__0__HSIOM, CYREG_HSIOM_PORT_SEL3
.set UART_tx__0__HSIOM_GPIO, 0
.set UART_tx__0__HSIOM_I2C, 14
.set UART_tx__0__HSIOM_I2C_SDA, 14
.set UART_tx__0__HSIOM_MASK, 0x000000F0
.set UART_tx__0__HSIOM_SHIFT, 4
.set UART_tx__0__HSIOM_SPI, 15
.set UART_tx__0__HSIOM_SPI_MISO, 15
.set UART_tx__0__HSIOM_UART, 9
.set UART_tx__0__HSIOM_UART_TX, 9
.set UART_tx__0__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set UART_tx__0__INTR, CYREG_GPIO_PRT3_INTR
.set UART_tx__0__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set UART_tx__0__INTSTAT, CYREG_GPIO_PRT3_INTR
.set UART_tx__0__MASK, 0x02
.set UART_tx__0__PC, CYREG_GPIO_PRT3_PC
.set UART_tx__0__PC2, CYREG_GPIO_PRT3_PC2
.set UART_tx__0__PORT, 3
.set UART_tx__0__PS, CYREG_GPIO_PRT3_PS
.set UART_tx__0__SHIFT, 1
.set UART_tx__DR, CYREG_GPIO_PRT3_DR
.set UART_tx__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set UART_tx__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set UART_tx__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set UART_tx__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set UART_tx__INTR, CYREG_GPIO_PRT3_INTR
.set UART_tx__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set UART_tx__INTSTAT, CYREG_GPIO_PRT3_INTR
.set UART_tx__MASK, 0x02
.set UART_tx__PC, CYREG_GPIO_PRT3_PC
.set UART_tx__PC2, CYREG_GPIO_PRT3_PC2
.set UART_tx__PORT, 3
.set UART_tx__PS, CYREG_GPIO_PRT3_PS
.set UART_tx__SHIFT, 1

/* Button */
.set Button__0__DR, CYREG_GPIO_PRT0_DR
.set Button__0__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set Button__0__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set Button__0__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set Button__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set Button__0__HSIOM_MASK, 0xF0000000
.set Button__0__HSIOM_SHIFT, 28
.set Button__0__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set Button__0__INTR, CYREG_GPIO_PRT0_INTR
.set Button__0__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set Button__0__INTSTAT, CYREG_GPIO_PRT0_INTR
.set Button__0__MASK, 0x80
.set Button__0__PC, CYREG_GPIO_PRT0_PC
.set Button__0__PC2, CYREG_GPIO_PRT0_PC2
.set Button__0__PORT, 0
.set Button__0__PS, CYREG_GPIO_PRT0_PS
.set Button__0__SHIFT, 7
.set Button__DR, CYREG_GPIO_PRT0_DR
.set Button__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set Button__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set Button__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set Button__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set Button__INTR, CYREG_GPIO_PRT0_INTR
.set Button__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set Button__INTSTAT, CYREG_GPIO_PRT0_INTR
.set Button__MASK, 0x80
.set Button__PC, CYREG_GPIO_PRT0_PC
.set Button__PC2, CYREG_GPIO_PRT0_PC2
.set Button__PORT, 0
.set Button__PS, CYREG_GPIO_PRT0_PS
.set Button__SHIFT, 7
.set Button__SNAP, CYREG_GPIO_PRT0_INTR

/* Isr_TC */
.set Isr_TC__INTC_CLR_EN_REG, CYREG_CM0P_ICER
.set Isr_TC__INTC_CLR_PD_REG, CYREG_CM0P_ICPR
.set Isr_TC__INTC_MASK, 0x800
.set Isr_TC__INTC_NUMBER, 11
.set Isr_TC__INTC_PRIOR_MASK, 0xC0000000
.set Isr_TC__INTC_PRIOR_NUM, 0
.set Isr_TC__INTC_PRIOR_REG, CYREG_CM0P_IPR2
.set Isr_TC__INTC_SET_EN_REG, CYREG_CM0P_ISER
.set Isr_TC__INTC_SET_PD_REG, CYREG_CM0P_ISPR

/* Clock_1 */
.set Clock_1__CTRL_REGISTER, CYREG_PERI_PCLK_CTL4
.set Clock_1__DIV_ID, 0x00000040
.set Clock_1__DIV_REGISTER, CYREG_PERI_DIV_16_CTL0
.set Clock_1__PA_DIV_ID, 0x000000FF

/* Clock_2 */
.set Clock_2__CTRL_REGISTER, CYREG_PERI_PCLK_CTL3
.set Clock_2__DIV_ID, 0x00000080
.set Clock_2__DIV_REGISTER, CYREG_PERI_DIV_16_5_CTL0
.set Clock_2__FRAC_MASK, 0x000000F8
.set Clock_2__PA_DIV_ID, 0x000000FF

/* Audio_OUT */
.set Audio_OUT__0__DR, CYREG_GPIO_PRT2_DR
.set Audio_OUT__0__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set Audio_OUT__0__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set Audio_OUT__0__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set Audio_OUT__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set Audio_OUT__0__HSIOM_MASK, 0x0F000000
.set Audio_OUT__0__HSIOM_SHIFT, 24
.set Audio_OUT__0__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set Audio_OUT__0__INTR, CYREG_GPIO_PRT2_INTR
.set Audio_OUT__0__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set Audio_OUT__0__INTSTAT, CYREG_GPIO_PRT2_INTR
.set Audio_OUT__0__MASK, 0x40
.set Audio_OUT__0__PC, CYREG_GPIO_PRT2_PC
.set Audio_OUT__0__PC2, CYREG_GPIO_PRT2_PC2
.set Audio_OUT__0__PORT, 2
.set Audio_OUT__0__PS, CYREG_GPIO_PRT2_PS
.set Audio_OUT__0__SHIFT, 6
.set Audio_OUT__DR, CYREG_GPIO_PRT2_DR
.set Audio_OUT__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set Audio_OUT__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set Audio_OUT__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set Audio_OUT__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set Audio_OUT__INTR, CYREG_GPIO_PRT2_INTR
.set Audio_OUT__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set Audio_OUT__INTSTAT, CYREG_GPIO_PRT2_INTR
.set Audio_OUT__MASK, 0x40
.set Audio_OUT__PC, CYREG_GPIO_PRT2_PC
.set Audio_OUT__PC2, CYREG_GPIO_PRT2_PC2
.set Audio_OUT__PORT, 2
.set Audio_OUT__PS, CYREG_GPIO_PRT2_PS
.set Audio_OUT__SHIFT, 6

/* Isr_UC_Btn */
.set Isr_UC_Btn__INTC_CLR_EN_REG, CYREG_CM0P_ICER
.set Isr_UC_Btn__INTC_CLR_PD_REG, CYREG_CM0P_ICPR
.set Isr_UC_Btn__INTC_MASK, 0x01
.set Isr_UC_Btn__INTC_NUMBER, 0
.set Isr_UC_Btn__INTC_PRIOR_MASK, 0xC0
.set Isr_UC_Btn__INTC_PRIOR_NUM, 3
.set Isr_UC_Btn__INTC_PRIOR_REG, CYREG_CM0P_IPR0
.set Isr_UC_Btn__INTC_SET_EN_REG, CYREG_CM0P_ISER
.set Isr_UC_Btn__INTC_SET_PD_REG, CYREG_CM0P_ISPR

/* Timer_audio */
.set Timer_audio_cy_m0s8_tcpwm_1__CC, CYREG_TCPWM_CNT0_CC
.set Timer_audio_cy_m0s8_tcpwm_1__CC_BUFF, CYREG_TCPWM_CNT0_CC_BUFF
.set Timer_audio_cy_m0s8_tcpwm_1__COUNTER, CYREG_TCPWM_CNT0_COUNTER
.set Timer_audio_cy_m0s8_tcpwm_1__CTRL, CYREG_TCPWM_CNT0_CTRL
.set Timer_audio_cy_m0s8_tcpwm_1__INTR, CYREG_TCPWM_CNT0_INTR
.set Timer_audio_cy_m0s8_tcpwm_1__INTR_MASK, CYREG_TCPWM_CNT0_INTR_MASK
.set Timer_audio_cy_m0s8_tcpwm_1__INTR_MASKED, CYREG_TCPWM_CNT0_INTR_MASKED
.set Timer_audio_cy_m0s8_tcpwm_1__INTR_SET, CYREG_TCPWM_CNT0_INTR_SET
.set Timer_audio_cy_m0s8_tcpwm_1__PERIOD, CYREG_TCPWM_CNT0_PERIOD
.set Timer_audio_cy_m0s8_tcpwm_1__PERIOD_BUFF, CYREG_TCPWM_CNT0_PERIOD_BUFF
.set Timer_audio_cy_m0s8_tcpwm_1__STATUS, CYREG_TCPWM_CNT0_STATUS
.set Timer_audio_cy_m0s8_tcpwm_1__TCPWM_CMD, CYREG_TCPWM_CMD
.set Timer_audio_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK, 0x01
.set Timer_audio_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT, 0
.set Timer_audio_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK, 0x100
.set Timer_audio_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT, 8
.set Timer_audio_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK, 0x1000000
.set Timer_audio_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT, 24
.set Timer_audio_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK, 0x10000
.set Timer_audio_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT, 16
.set Timer_audio_cy_m0s8_tcpwm_1__TCPWM_CTRL, CYREG_TCPWM_CTRL
.set Timer_audio_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK, 0x01
.set Timer_audio_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT, 0
.set Timer_audio_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE, CYREG_TCPWM_INTR_CAUSE
.set Timer_audio_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK, 0x01
.set Timer_audio_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT, 0
.set Timer_audio_cy_m0s8_tcpwm_1__TCPWM_NUMBER, 0
.set Timer_audio_cy_m0s8_tcpwm_1__TR_CTRL0, CYREG_TCPWM_CNT0_TR_CTRL0
.set Timer_audio_cy_m0s8_tcpwm_1__TR_CTRL1, CYREG_TCPWM_CNT0_TR_CTRL1
.set Timer_audio_cy_m0s8_tcpwm_1__TR_CTRL2, CYREG_TCPWM_CNT0_TR_CTRL2

/* Miscellaneous */
.set CYDEV_BCLK__HFCLK__HZ, 48000000
.set CYDEV_BCLK__HFCLK__KHZ, 48000
.set CYDEV_BCLK__HFCLK__MHZ, 48
.set CYDEV_BCLK__SYSCLK__HZ, 48000000
.set CYDEV_BCLK__SYSCLK__KHZ, 48000
.set CYDEV_BCLK__SYSCLK__MHZ, 48
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PSOC4A, 18
.set CYDEV_CHIP_DIE_PSOC5LP, 2
.set CYDEV_CHIP_DIE_PSOC5TM, 3
.set CYDEV_CHIP_DIE_TMA4, 4
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_FM0P, 5
.set CYDEV_CHIP_FAMILY_FM3, 6
.set CYDEV_CHIP_FAMILY_FM4, 7
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_PSOC6, 4
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC4
.set CYDEV_CHIP_JTAG_ID, 0x190111A9
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 18
.set CYDEV_CHIP_MEMBER_4D, 13
.set CYDEV_CHIP_MEMBER_4E, 6
.set CYDEV_CHIP_MEMBER_4F, 19
.set CYDEV_CHIP_MEMBER_4G, 4
.set CYDEV_CHIP_MEMBER_4H, 17
.set CYDEV_CHIP_MEMBER_4I, 23
.set CYDEV_CHIP_MEMBER_4J, 14
.set CYDEV_CHIP_MEMBER_4K, 15
.set CYDEV_CHIP_MEMBER_4L, 22
.set CYDEV_CHIP_MEMBER_4M, 21
.set CYDEV_CHIP_MEMBER_4N, 10
.set CYDEV_CHIP_MEMBER_4O, 7
.set CYDEV_CHIP_MEMBER_4P, 20
.set CYDEV_CHIP_MEMBER_4Q, 12
.set CYDEV_CHIP_MEMBER_4R, 8
.set CYDEV_CHIP_MEMBER_4S, 11
.set CYDEV_CHIP_MEMBER_4T, 9
.set CYDEV_CHIP_MEMBER_4U, 5
.set CYDEV_CHIP_MEMBER_4V, 16
.set CYDEV_CHIP_MEMBER_5A, 3
.set CYDEV_CHIP_MEMBER_5B, 2
.set CYDEV_CHIP_MEMBER_6A, 24
.set CYDEV_CHIP_MEMBER_FM3, 28
.set CYDEV_CHIP_MEMBER_FM4, 29
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1, 25
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2, 26
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3, 27
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_4J
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES0, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES1, 1
.set CYDEV_CHIP_REV_PSOC5TM_PRODUCTION, 1
.set CYDEV_CHIP_REV_TMA4_ES, 17
.set CYDEV_CHIP_REV_TMA4_ES2, 33
.set CYDEV_CHIP_REV_TMA4_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD, 0
.set CYDEV_CHIP_REVISION_4E_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256K, 0
.set CYDEV_CHIP_REVISION_4G_ES, 17
.set CYDEV_CHIP_REVISION_4G_ES2, 33
.set CYDEV_CHIP_REVISION_4G_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4H_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4I_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4J_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4K_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4L_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4M_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4N_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4O_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4P_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Q_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4R_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4S_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4T_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4U_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4V_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_6A_ES, 17
.set CYDEV_CHIP_REVISION_6A_NO_UDB, 33
.set CYDEV_CHIP_REVISION_6A_PRODUCTION, 33
.set CYDEV_CHIP_REVISION_FM3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_FM4_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_4J_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_READ_ACCELERATOR, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_AllowButWarn
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_PROTECT_KILL, 4
.set CYDEV_DEBUG_PROTECT_OPEN, 1
.set CYDEV_DEBUG_PROTECT, CYDEV_DEBUG_PROTECT_OPEN
.set CYDEV_DEBUG_PROTECT_PROTECTED, 2
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DFT_SELECT_CLK0, 8
.set CYDEV_DFT_SELECT_CLK1, 9
.set CYDEV_HEAP_SIZE, 0x0010
.set CYDEV_IMO_TRIMMED_BY_USB, 0
.set CYDEV_IMO_TRIMMED_BY_WCO, 0
.set CYDEV_IS_EXPORTING_CODE, 0
.set CYDEV_IS_IMPORTING_CODE, 0
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LAUNCHER, 5
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER, 4
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_STACK_SIZE, 0x0200
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 1
.set CYDEV_VDDA_MV, 3300
.set CYDEV_VDDD_MV, 3300
.set CYDEV_WDT_GENERATE_ISR, 0
.set CYIPBLOCK_m0s8cpussv3_VERSION, 1
.set CYIPBLOCK_m0s8csdv2_VERSION, 1
.set CYIPBLOCK_m0s8ioss_VERSION, 1
.set CYIPBLOCK_m0s8lcd_VERSION, 2
.set CYIPBLOCK_m0s8lpcomp_VERSION, 2
.set CYIPBLOCK_m0s8peri_VERSION, 1
.set CYIPBLOCK_m0s8scb_VERSION, 2
.set CYIPBLOCK_m0s8tcpwm_VERSION, 2
.set CYIPBLOCK_m0s8wco_VERSION, 1
.set CYIPBLOCK_s8srsslt_VERSION, 1
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
