// Seed: 4206762617
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_2 = 1 - id_3 > 1 - 1'd0;
endmodule
module module_1 (
    input supply1 id_0,
    input supply0 id_1,
    output wor id_2,
    input wand id_3,
    input supply1 id_4,
    input supply0 id_5,
    input supply1 id_6,
    input tri id_7,
    input wire id_8,
    input wand id_9,
    input tri id_10
    , id_21,
    input uwire id_11,
    output uwire id_12,
    input wor id_13,
    input wor id_14,
    output uwire id_15,
    input uwire id_16,
    input uwire id_17,
    input wor id_18,
    inout tri1 id_19
);
  assign id_2 = id_7 ^ id_5;
  wire id_22;
  module_0(
      id_22, id_21, id_22, id_22, id_21, id_21
  );
endmodule
