// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
// Version: 2021.2
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module main_operator_1 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        p_read,
        p_read1,
        p_read2,
        this_p_read,
        this_1_address0,
        this_1_ce0,
        this_1_q0,
        this_1_address1,
        this_1_ce1,
        this_1_q1,
        this_1_address2,
        this_1_ce2,
        this_1_q2,
        this_1_offset,
        n,
        ap_return_0,
        ap_return_1,
        ap_return_2,
        ap_return_3
);

parameter    ap_ST_fsm_state1 = 21'd1;
parameter    ap_ST_fsm_state2 = 21'd2;
parameter    ap_ST_fsm_state3 = 21'd4;
parameter    ap_ST_fsm_state4 = 21'd8;
parameter    ap_ST_fsm_state5 = 21'd16;
parameter    ap_ST_fsm_state6 = 21'd32;
parameter    ap_ST_fsm_state7 = 21'd64;
parameter    ap_ST_fsm_state8 = 21'd128;
parameter    ap_ST_fsm_state9 = 21'd256;
parameter    ap_ST_fsm_state10 = 21'd512;
parameter    ap_ST_fsm_state11 = 21'd1024;
parameter    ap_ST_fsm_state12 = 21'd2048;
parameter    ap_ST_fsm_state13 = 21'd4096;
parameter    ap_ST_fsm_state14 = 21'd8192;
parameter    ap_ST_fsm_state15 = 21'd16384;
parameter    ap_ST_fsm_state16 = 21'd32768;
parameter    ap_ST_fsm_state17 = 21'd65536;
parameter    ap_ST_fsm_state18 = 21'd131072;
parameter    ap_ST_fsm_state19 = 21'd262144;
parameter    ap_ST_fsm_state20 = 21'd524288;
parameter    ap_ST_fsm_state21 = 21'd1048576;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [31:0] p_read;
input  [31:0] p_read1;
input  [31:0] p_read2;
input  [31:0] this_p_read;
output  [5:0] this_1_address0;
output   this_1_ce0;
input  [31:0] this_1_q0;
output  [5:0] this_1_address1;
output   this_1_ce1;
input  [31:0] this_1_q1;
output  [5:0] this_1_address2;
output   this_1_ce2;
input  [31:0] this_1_q2;
input  [3:0] this_1_offset;
input  [31:0] n;
output  [31:0] ap_return_0;
output  [31:0] ap_return_1;
output  [31:0] ap_return_2;
output  [31:0] ap_return_3;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[5:0] this_1_address0;
reg this_1_ce0;
reg[5:0] this_1_address1;
reg this_1_ce1;
reg[5:0] this_1_address2;
reg this_1_ce2;
reg[31:0] ap_return_0;
reg[31:0] ap_return_1;
reg[31:0] ap_return_2;
reg[31:0] ap_return_3;

(* fsm_encoding = "none" *) reg   [20:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire    ap_CS_fsm_state2;
wire   [5:0] sub_ln643_fu_469_p2;
reg   [5:0] sub_ln643_reg_946;
reg   [5:0] this_1_addr_reg_951;
reg   [5:0] this_1_addr_8_reg_956;
reg   [5:0] this_1_addr_9_reg_961;
wire   [5:0] empty_fu_503_p1;
reg   [5:0] empty_reg_966;
wire   [0:0] and_ln642_fu_543_p2;
reg   [0:0] and_ln642_reg_971;
wire   [0:0] tmp_104_fu_549_p3;
reg   [0:0] tmp_104_reg_975;
wire   [31:0] sub_i1_fu_557_p2;
reg   [31:0] sub_i1_reg_979;
reg   [31:0] this_1_load_15_reg_984;
wire    ap_CS_fsm_state3;
reg   [31:0] this_1_load_16_reg_992;
reg   [31:0] this_1_load_17_reg_1000;
wire   [2:0] trunc_ln648_fu_564_p1;
reg   [2:0] trunc_ln648_reg_1008;
wire    ap_CS_fsm_state4;
wire   [31:0] add_ln648_fu_567_p2;
reg   [31:0] add_ln648_reg_1013;
wire   [0:0] tmp_105_fu_572_p3;
reg   [0:0] tmp_105_reg_1018;
wire   [1:0] trunc_ln655_fu_580_p1;
reg   [1:0] trunc_ln655_reg_1022;
wire   [31:0] tmp_100_fu_583_p5;
wire   [31:0] grp_fu_446_p2;
wire    ap_CS_fsm_state7;
wire   [0:0] and_ln77_fu_629_p2;
reg   [0:0] and_ln77_reg_1038;
wire    ap_CS_fsm_state9;
wire   [1:0] empty_54_fu_638_p1;
reg   [1:0] empty_54_reg_1042;
wire    ap_CS_fsm_state11;
wire   [0:0] icmp_ln92_fu_643_p2;
reg   [0:0] icmp_ln92_reg_1048;
wire   [1:0] xor_ln92_fu_649_p2;
reg   [1:0] xor_ln92_reg_1052;
wire   [31:0] tmp_107_fu_693_p2;
wire    ap_CS_fsm_state13;
wire   [2:0] add_ln100_2_fu_698_p2;
wire   [0:0] icmp_ln104_fu_704_p2;
reg   [0:0] icmp_ln104_reg_1076;
wire   [2:0] select_ln104_fu_726_p3;
reg   [2:0] select_ln104_reg_1080;
wire   [31:0] phitmp_fu_802_p3;
wire    ap_CS_fsm_state19;
wire   [31:0] phitmp17_fu_809_p3;
wire   [31:0] phitmp18_fu_816_p3;
wire    ap_CS_fsm_state21;
wire    grp_operator_1_Pipeline_VITIS_LOOP_627_1_fu_380_ap_start;
wire    grp_operator_1_Pipeline_VITIS_LOOP_627_1_fu_380_ap_done;
wire    grp_operator_1_Pipeline_VITIS_LOOP_627_1_fu_380_ap_idle;
wire    grp_operator_1_Pipeline_VITIS_LOOP_627_1_fu_380_ap_ready;
wire   [5:0] grp_operator_1_Pipeline_VITIS_LOOP_627_1_fu_380_this_1_address0;
wire    grp_operator_1_Pipeline_VITIS_LOOP_627_1_fu_380_this_1_ce0;
wire   [31:0] grp_operator_1_Pipeline_VITIS_LOOP_627_1_fu_380_num_res_1_02_out;
wire    grp_operator_1_Pipeline_VITIS_LOOP_627_1_fu_380_num_res_1_02_out_ap_vld;
wire   [31:0] grp_operator_1_Pipeline_VITIS_LOOP_627_1_fu_380_num_res_2_01_out;
wire    grp_operator_1_Pipeline_VITIS_LOOP_627_1_fu_380_num_res_2_01_out_ap_vld;
wire    grp_operator_1_Pipeline_VITIS_LOOP_84_1_fu_391_ap_start;
wire    grp_operator_1_Pipeline_VITIS_LOOP_84_1_fu_391_ap_done;
wire    grp_operator_1_Pipeline_VITIS_LOOP_84_1_fu_391_ap_idle;
wire    grp_operator_1_Pipeline_VITIS_LOOP_84_1_fu_391_ap_ready;
wire   [31:0] grp_operator_1_Pipeline_VITIS_LOOP_84_1_fu_391_idx_tmp_out;
wire    grp_operator_1_Pipeline_VITIS_LOOP_84_1_fu_391_idx_tmp_out_ap_vld;
wire    grp_operator_1_Pipeline_VITIS_LOOP_92_2_fu_402_ap_start;
wire    grp_operator_1_Pipeline_VITIS_LOOP_92_2_fu_402_ap_done;
wire    grp_operator_1_Pipeline_VITIS_LOOP_92_2_fu_402_ap_idle;
wire    grp_operator_1_Pipeline_VITIS_LOOP_92_2_fu_402_ap_ready;
wire   [31:0] grp_operator_1_Pipeline_VITIS_LOOP_92_2_fu_402_agg_result_num_1_out;
wire    grp_operator_1_Pipeline_VITIS_LOOP_92_2_fu_402_agg_result_num_1_out_ap_vld;
wire   [31:0] grp_operator_1_Pipeline_VITIS_LOOP_92_2_fu_402_agg_result_num16_1_out;
wire    grp_operator_1_Pipeline_VITIS_LOOP_92_2_fu_402_agg_result_num16_1_out_ap_vld;
wire   [31:0] grp_operator_1_Pipeline_VITIS_LOOP_92_2_fu_402_agg_result_num2_1_out;
wire    grp_operator_1_Pipeline_VITIS_LOOP_92_2_fu_402_agg_result_num2_1_out_ap_vld;
wire    grp_operator_1_Pipeline_VITIS_LOOP_104_3_fu_417_ap_start;
wire    grp_operator_1_Pipeline_VITIS_LOOP_104_3_fu_417_ap_done;
wire    grp_operator_1_Pipeline_VITIS_LOOP_104_3_fu_417_ap_idle;
wire    grp_operator_1_Pipeline_VITIS_LOOP_104_3_fu_417_ap_ready;
wire   [31:0] grp_operator_1_Pipeline_VITIS_LOOP_104_3_fu_417_agg_result_num_4_out;
wire    grp_operator_1_Pipeline_VITIS_LOOP_104_3_fu_417_agg_result_num_4_out_ap_vld;
wire   [31:0] grp_operator_1_Pipeline_VITIS_LOOP_104_3_fu_417_agg_result_num16_4_out;
wire    grp_operator_1_Pipeline_VITIS_LOOP_104_3_fu_417_agg_result_num16_4_out_ap_vld;
wire   [31:0] grp_operator_1_Pipeline_VITIS_LOOP_104_3_fu_417_agg_result_num2_4_out;
wire    grp_operator_1_Pipeline_VITIS_LOOP_104_3_fu_417_agg_result_num2_4_out_ap_vld;
wire    grp_operator_1_Pipeline_VITIS_LOOP_21_1_fu_433_ap_start;
wire    grp_operator_1_Pipeline_VITIS_LOOP_21_1_fu_433_ap_done;
wire    grp_operator_1_Pipeline_VITIS_LOOP_21_1_fu_433_ap_idle;
wire    grp_operator_1_Pipeline_VITIS_LOOP_21_1_fu_433_ap_ready;
wire   [0:0] grp_operator_1_Pipeline_VITIS_LOOP_21_1_fu_433_write_flag4_6_out;
wire    grp_operator_1_Pipeline_VITIS_LOOP_21_1_fu_433_write_flag4_6_out_ap_vld;
wire   [31:0] grp_operator_1_Pipeline_VITIS_LOOP_21_1_fu_433_agg_result_num_6_out;
wire    grp_operator_1_Pipeline_VITIS_LOOP_21_1_fu_433_agg_result_num_6_out_ap_vld;
wire   [31:0] grp_operator_1_Pipeline_VITIS_LOOP_21_1_fu_433_agg_result_num16_6_out;
wire    grp_operator_1_Pipeline_VITIS_LOOP_21_1_fu_433_agg_result_num16_6_out_ap_vld;
wire   [0:0] grp_operator_1_Pipeline_VITIS_LOOP_21_1_fu_433_write_flag8_6_out;
wire    grp_operator_1_Pipeline_VITIS_LOOP_21_1_fu_433_write_flag8_6_out_ap_vld;
wire   [0:0] grp_operator_1_Pipeline_VITIS_LOOP_21_1_fu_433_write_flag_6_out;
wire    grp_operator_1_Pipeline_VITIS_LOOP_21_1_fu_433_write_flag_6_out_ap_vld;
wire   [31:0] grp_operator_1_Pipeline_VITIS_LOOP_21_1_fu_433_agg_result_num2_6_out;
wire    grp_operator_1_Pipeline_VITIS_LOOP_21_1_fu_433_agg_result_num2_6_out_ap_vld;
reg   [31:0] agg_result_num_0_reg_215;
reg   [31:0] agg_result_num16_0_reg_227;
reg   [31:0] agg_result_num2_0_reg_239;
reg   [31:0] agg_result_num_3_reg_251;
reg   [31:0] agg_result_num16_3_reg_262;
reg   [31:0] agg_result_num2_3_reg_273;
reg   [1:0] ap_phi_mux_base_0_lcssa_i2023_phi_fu_288_p4;
reg   [1:0] base_0_lcssa_i2023_reg_284;
wire   [1:0] base_fu_673_p2;
reg   [2:0] agg_result_p_0_reg_296;
reg   [31:0] ap_phi_mux_phi_ln665_phi_fu_310_p12;
reg   [31:0] phi_ln665_reg_307;
wire    ap_CS_fsm_state15;
reg   [31:0] ap_phi_mux_phi_ln665_1_phi_fu_328_p12;
reg   [31:0] phi_ln665_1_reg_325;
reg   [31:0] ap_phi_mux_phi_ln665_2_phi_fu_346_p12;
reg   [31:0] phi_ln665_2_reg_343;
reg   [31:0] ap_phi_mux_this_p_write_assign_phi_fu_365_p12;
reg   [31:0] this_p_write_assign_reg_361;
wire  signed [31:0] sext_ln104_fu_735_p1;
reg    grp_operator_1_Pipeline_VITIS_LOOP_627_1_fu_380_ap_start_reg;
wire    ap_CS_fsm_state16;
reg    grp_operator_1_Pipeline_VITIS_LOOP_84_1_fu_391_ap_start_reg;
wire    ap_CS_fsm_state10;
reg    grp_operator_1_Pipeline_VITIS_LOOP_92_2_fu_402_ap_start_reg;
wire    ap_CS_fsm_state12;
reg    grp_operator_1_Pipeline_VITIS_LOOP_104_3_fu_417_ap_start_reg;
wire    ap_CS_fsm_state14;
reg    grp_operator_1_Pipeline_VITIS_LOOP_21_1_fu_433_ap_start_reg;
wire    ap_CS_fsm_state17;
wire    ap_CS_fsm_state18;
wire   [63:0] zext_ln643_1_fu_476_p1;
wire   [63:0] zext_ln643_2_fu_487_p1;
wire   [63:0] zext_ln643_3_fu_498_p1;
wire    ap_CS_fsm_state20;
reg   [31:0] grp_fu_450_p0;
wire    ap_CS_fsm_state8;
wire   [5:0] tmp_103_fu_461_p3;
wire   [5:0] zext_ln643_fu_457_p1;
wire   [5:0] add_ln643_fu_481_p2;
wire   [5:0] add_ln643_1_fu_492_p2;
wire   [31:0] bitcast_ln642_fu_508_p1;
wire   [7:0] tmp_fu_511_p4;
wire   [22:0] trunc_ln642_fu_521_p1;
wire   [0:0] icmp_ln642_1_fu_531_p2;
wire   [0:0] icmp_ln642_fu_525_p2;
wire   [0:0] or_ln642_fu_537_p2;
wire   [0:0] grp_fu_450_p2;
wire   [1:0] tmp_100_fu_583_p4;
wire   [31:0] bitcast_ln77_fu_593_p1;
wire   [7:0] tmp_101_fu_597_p4;
wire   [22:0] trunc_ln77_fu_607_p1;
wire   [0:0] icmp_ln77_5_fu_617_p2;
wire   [0:0] icmp_ln77_fu_611_p2;
wire   [0:0] or_ln77_fu_623_p2;
wire   [1:0] sub_ln92_fu_668_p2;
wire   [31:0] zext_ln91_fu_680_p1;
wire   [2:0] zext_ln100_fu_689_p1;
wire   [2:0] add_ln100_fu_684_p2;
wire   [2:0] zext_ln104_fu_710_p1;
wire   [0:0] icmp_ln104_5_fu_714_p2;
wire   [2:0] add_ln104_fu_720_p2;
reg   [31:0] ap_return_0_preg;
reg   [31:0] ap_return_1_preg;
reg   [31:0] ap_return_2_preg;
reg   [31:0] ap_return_3_preg;
reg   [20:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
reg    ap_ST_fsm_state10_blk;
wire    ap_ST_fsm_state11_blk;
reg    ap_ST_fsm_state12_blk;
wire    ap_ST_fsm_state13_blk;
reg    ap_ST_fsm_state14_blk;
wire    ap_ST_fsm_state15_blk;
reg    ap_ST_fsm_state16_blk;
wire    ap_ST_fsm_state17_blk;
reg    ap_ST_fsm_state18_blk;
wire    ap_ST_fsm_state19_blk;
wire    ap_ST_fsm_state20_blk;
wire    ap_ST_fsm_state21_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 21'd1;
#0 grp_operator_1_Pipeline_VITIS_LOOP_627_1_fu_380_ap_start_reg = 1'b0;
#0 grp_operator_1_Pipeline_VITIS_LOOP_84_1_fu_391_ap_start_reg = 1'b0;
#0 grp_operator_1_Pipeline_VITIS_LOOP_92_2_fu_402_ap_start_reg = 1'b0;
#0 grp_operator_1_Pipeline_VITIS_LOOP_104_3_fu_417_ap_start_reg = 1'b0;
#0 grp_operator_1_Pipeline_VITIS_LOOP_21_1_fu_433_ap_start_reg = 1'b0;
#0 ap_return_0_preg = 32'd0;
#0 ap_return_1_preg = 32'd0;
#0 ap_return_2_preg = 32'd0;
#0 ap_return_3_preg = 32'd0;
end

main_operator_1_Pipeline_VITIS_LOOP_627_1 grp_operator_1_Pipeline_VITIS_LOOP_627_1_fu_380(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_operator_1_Pipeline_VITIS_LOOP_627_1_fu_380_ap_start),
    .ap_done(grp_operator_1_Pipeline_VITIS_LOOP_627_1_fu_380_ap_done),
    .ap_idle(grp_operator_1_Pipeline_VITIS_LOOP_627_1_fu_380_ap_idle),
    .ap_ready(grp_operator_1_Pipeline_VITIS_LOOP_627_1_fu_380_ap_ready),
    .sub_i1(sub_i1_reg_979),
    .this_p_read_cast(empty_reg_966),
    .sub_ln643(sub_ln643_reg_946),
    .this_1_address0(grp_operator_1_Pipeline_VITIS_LOOP_627_1_fu_380_this_1_address0),
    .this_1_ce0(grp_operator_1_Pipeline_VITIS_LOOP_627_1_fu_380_this_1_ce0),
    .this_1_q0(this_1_q0),
    .num_res_1_02_out(grp_operator_1_Pipeline_VITIS_LOOP_627_1_fu_380_num_res_1_02_out),
    .num_res_1_02_out_ap_vld(grp_operator_1_Pipeline_VITIS_LOOP_627_1_fu_380_num_res_1_02_out_ap_vld),
    .num_res_2_01_out(grp_operator_1_Pipeline_VITIS_LOOP_627_1_fu_380_num_res_2_01_out),
    .num_res_2_01_out_ap_vld(grp_operator_1_Pipeline_VITIS_LOOP_627_1_fu_380_num_res_2_01_out_ap_vld)
);

main_operator_1_Pipeline_VITIS_LOOP_84_1 grp_operator_1_Pipeline_VITIS_LOOP_84_1_fu_391(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_operator_1_Pipeline_VITIS_LOOP_84_1_fu_391_ap_start),
    .ap_done(grp_operator_1_Pipeline_VITIS_LOOP_84_1_fu_391_ap_done),
    .ap_idle(grp_operator_1_Pipeline_VITIS_LOOP_84_1_fu_391_ap_idle),
    .ap_ready(grp_operator_1_Pipeline_VITIS_LOOP_84_1_fu_391_ap_ready),
    .agg_result_num_0(agg_result_num_0_reg_215),
    .agg_result_num16_0(agg_result_num16_0_reg_227),
    .agg_result_num2_0(agg_result_num2_0_reg_239),
    .idx_tmp_out(grp_operator_1_Pipeline_VITIS_LOOP_84_1_fu_391_idx_tmp_out),
    .idx_tmp_out_ap_vld(grp_operator_1_Pipeline_VITIS_LOOP_84_1_fu_391_idx_tmp_out_ap_vld)
);

main_operator_1_Pipeline_VITIS_LOOP_92_2 grp_operator_1_Pipeline_VITIS_LOOP_92_2_fu_402(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_operator_1_Pipeline_VITIS_LOOP_92_2_fu_402_ap_start),
    .ap_done(grp_operator_1_Pipeline_VITIS_LOOP_92_2_fu_402_ap_done),
    .ap_idle(grp_operator_1_Pipeline_VITIS_LOOP_92_2_fu_402_ap_idle),
    .ap_ready(grp_operator_1_Pipeline_VITIS_LOOP_92_2_fu_402_ap_ready),
    .agg_result_num_0(agg_result_num_0_reg_215),
    .agg_result_num16_0(agg_result_num16_0_reg_227),
    .agg_result_num2_0(agg_result_num2_0_reg_239),
    .zext_ln92(empty_54_reg_1042),
    .xor_ln92(xor_ln92_reg_1052),
    .agg_result_num_1_out(grp_operator_1_Pipeline_VITIS_LOOP_92_2_fu_402_agg_result_num_1_out),
    .agg_result_num_1_out_ap_vld(grp_operator_1_Pipeline_VITIS_LOOP_92_2_fu_402_agg_result_num_1_out_ap_vld),
    .agg_result_num16_1_out(grp_operator_1_Pipeline_VITIS_LOOP_92_2_fu_402_agg_result_num16_1_out),
    .agg_result_num16_1_out_ap_vld(grp_operator_1_Pipeline_VITIS_LOOP_92_2_fu_402_agg_result_num16_1_out_ap_vld),
    .agg_result_num2_1_out(grp_operator_1_Pipeline_VITIS_LOOP_92_2_fu_402_agg_result_num2_1_out),
    .agg_result_num2_1_out_ap_vld(grp_operator_1_Pipeline_VITIS_LOOP_92_2_fu_402_agg_result_num2_1_out_ap_vld)
);

main_operator_1_Pipeline_VITIS_LOOP_104_3 grp_operator_1_Pipeline_VITIS_LOOP_104_3_fu_417(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_operator_1_Pipeline_VITIS_LOOP_104_3_fu_417_ap_start),
    .ap_done(grp_operator_1_Pipeline_VITIS_LOOP_104_3_fu_417_ap_done),
    .ap_idle(grp_operator_1_Pipeline_VITIS_LOOP_104_3_fu_417_ap_idle),
    .ap_ready(grp_operator_1_Pipeline_VITIS_LOOP_104_3_fu_417_ap_ready),
    .agg_result_num_3(agg_result_num_3_reg_251),
    .agg_result_num16_3(agg_result_num16_3_reg_262),
    .agg_result_num2_3(agg_result_num2_3_reg_273),
    .zext_ln104(base_0_lcssa_i2023_reg_284),
    .zext_ln104_10(select_ln104_reg_1080),
    .agg_result_num_4_out(grp_operator_1_Pipeline_VITIS_LOOP_104_3_fu_417_agg_result_num_4_out),
    .agg_result_num_4_out_ap_vld(grp_operator_1_Pipeline_VITIS_LOOP_104_3_fu_417_agg_result_num_4_out_ap_vld),
    .agg_result_num16_4_out(grp_operator_1_Pipeline_VITIS_LOOP_104_3_fu_417_agg_result_num16_4_out),
    .agg_result_num16_4_out_ap_vld(grp_operator_1_Pipeline_VITIS_LOOP_104_3_fu_417_agg_result_num16_4_out_ap_vld),
    .agg_result_num2_4_out(grp_operator_1_Pipeline_VITIS_LOOP_104_3_fu_417_agg_result_num2_4_out),
    .agg_result_num2_4_out_ap_vld(grp_operator_1_Pipeline_VITIS_LOOP_104_3_fu_417_agg_result_num2_4_out_ap_vld)
);

main_operator_1_Pipeline_VITIS_LOOP_21_1 grp_operator_1_Pipeline_VITIS_LOOP_21_1_fu_433(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_operator_1_Pipeline_VITIS_LOOP_21_1_fu_433_ap_start),
    .ap_done(grp_operator_1_Pipeline_VITIS_LOOP_21_1_fu_433_ap_done),
    .ap_idle(grp_operator_1_Pipeline_VITIS_LOOP_21_1_fu_433_ap_idle),
    .ap_ready(grp_operator_1_Pipeline_VITIS_LOOP_21_1_fu_433_ap_ready),
    .n(n),
    .num_res_1_02_reload(grp_operator_1_Pipeline_VITIS_LOOP_627_1_fu_380_num_res_1_02_out),
    .num_res_2_01_reload(grp_operator_1_Pipeline_VITIS_LOOP_627_1_fu_380_num_res_2_01_out),
    .write_flag4_6_out(grp_operator_1_Pipeline_VITIS_LOOP_21_1_fu_433_write_flag4_6_out),
    .write_flag4_6_out_ap_vld(grp_operator_1_Pipeline_VITIS_LOOP_21_1_fu_433_write_flag4_6_out_ap_vld),
    .agg_result_num_6_out(grp_operator_1_Pipeline_VITIS_LOOP_21_1_fu_433_agg_result_num_6_out),
    .agg_result_num_6_out_ap_vld(grp_operator_1_Pipeline_VITIS_LOOP_21_1_fu_433_agg_result_num_6_out_ap_vld),
    .agg_result_num16_6_out(grp_operator_1_Pipeline_VITIS_LOOP_21_1_fu_433_agg_result_num16_6_out),
    .agg_result_num16_6_out_ap_vld(grp_operator_1_Pipeline_VITIS_LOOP_21_1_fu_433_agg_result_num16_6_out_ap_vld),
    .write_flag8_6_out(grp_operator_1_Pipeline_VITIS_LOOP_21_1_fu_433_write_flag8_6_out),
    .write_flag8_6_out_ap_vld(grp_operator_1_Pipeline_VITIS_LOOP_21_1_fu_433_write_flag8_6_out_ap_vld),
    .write_flag_6_out(grp_operator_1_Pipeline_VITIS_LOOP_21_1_fu_433_write_flag_6_out),
    .write_flag_6_out_ap_vld(grp_operator_1_Pipeline_VITIS_LOOP_21_1_fu_433_write_flag_6_out_ap_vld),
    .agg_result_num2_6_out(grp_operator_1_Pipeline_VITIS_LOOP_21_1_fu_433_agg_result_num2_6_out),
    .agg_result_num2_6_out_ap_vld(grp_operator_1_Pipeline_VITIS_LOOP_21_1_fu_433_agg_result_num2_6_out_ap_vld)
);

main_fadd_32ns_32ns_32_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_4_full_dsp_1_U334(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_100_fu_583_p5),
    .din1(n),
    .ce(1'b1),
    .dout(grp_fu_446_p2)
);

main_fcmp_32ns_32ns_1_2_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
fcmp_32ns_32ns_1_2_no_dsp_1_U335(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_450_p0),
    .din1(32'd0),
    .ce(1'b1),
    .opcode(5'd1),
    .dout(grp_fu_450_p2)
);

main_mux_32_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_32_32_1_1_U336(
    .din0(this_1_load_15_reg_984),
    .din1(this_1_load_16_reg_992),
    .din2(this_1_load_17_reg_1000),
    .din3(tmp_100_fu_583_p4),
    .dout(tmp_100_fu_583_p5)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_0_preg <= 32'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state15)) begin
            ap_return_0_preg <= ap_phi_mux_this_p_write_assign_phi_fu_365_p12;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_1_preg <= 32'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state15)) begin
            ap_return_1_preg <= ap_phi_mux_phi_ln665_2_phi_fu_346_p12;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_2_preg <= 32'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state15)) begin
            ap_return_2_preg <= ap_phi_mux_phi_ln665_phi_fu_310_p12;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_3_preg <= 32'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state15)) begin
            ap_return_3_preg <= ap_phi_mux_phi_ln665_1_phi_fu_328_p12;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_operator_1_Pipeline_VITIS_LOOP_104_3_fu_417_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state13) & ((icmp_ln104_fu_704_p2 == 1'd0) | (icmp_ln92_reg_1048 == 1'd0)))) begin
            grp_operator_1_Pipeline_VITIS_LOOP_104_3_fu_417_ap_start_reg <= 1'b1;
        end else if ((grp_operator_1_Pipeline_VITIS_LOOP_104_3_fu_417_ap_ready == 1'b1)) begin
            grp_operator_1_Pipeline_VITIS_LOOP_104_3_fu_417_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_operator_1_Pipeline_VITIS_LOOP_21_1_fu_433_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state17)) begin
            grp_operator_1_Pipeline_VITIS_LOOP_21_1_fu_433_ap_start_reg <= 1'b1;
        end else if ((grp_operator_1_Pipeline_VITIS_LOOP_21_1_fu_433_ap_ready == 1'b1)) begin
            grp_operator_1_Pipeline_VITIS_LOOP_21_1_fu_433_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_operator_1_Pipeline_VITIS_LOOP_627_1_fu_380_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state2) & (1'd0 == and_ln642_fu_543_p2) & (tmp_104_fu_549_p3 == 1'd1))) begin
            grp_operator_1_Pipeline_VITIS_LOOP_627_1_fu_380_ap_start_reg <= 1'b1;
        end else if ((grp_operator_1_Pipeline_VITIS_LOOP_627_1_fu_380_ap_ready == 1'b1)) begin
            grp_operator_1_Pipeline_VITIS_LOOP_627_1_fu_380_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_operator_1_Pipeline_VITIS_LOOP_84_1_fu_391_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state9) & (1'd1 == and_ln77_fu_629_p2))) begin
            grp_operator_1_Pipeline_VITIS_LOOP_84_1_fu_391_ap_start_reg <= 1'b1;
        end else if ((grp_operator_1_Pipeline_VITIS_LOOP_84_1_fu_391_ap_ready == 1'b1)) begin
            grp_operator_1_Pipeline_VITIS_LOOP_84_1_fu_391_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_operator_1_Pipeline_VITIS_LOOP_92_2_fu_402_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state11) & (icmp_ln92_fu_643_p2 == 1'd1))) begin
            grp_operator_1_Pipeline_VITIS_LOOP_92_2_fu_402_ap_start_reg <= 1'b1;
        end else if ((grp_operator_1_Pipeline_VITIS_LOOP_92_2_fu_402_ap_ready == 1'b1)) begin
            grp_operator_1_Pipeline_VITIS_LOOP_92_2_fu_402_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state7) & (trunc_ln655_reg_1022 == 2'd1))) begin
        agg_result_num16_0_reg_227 <= grp_fu_446_p2;
    end else if (((~(trunc_ln655_reg_1022 == 2'd1) & ~(trunc_ln655_reg_1022 == 2'd0) & (1'b1 == ap_CS_fsm_state7)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln655_reg_1022 == 2'd0)))) begin
        agg_result_num16_0_reg_227 <= this_1_load_16_reg_992;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state13) & (icmp_ln104_fu_704_p2 == 1'd0) & (icmp_ln92_reg_1048 == 1'd1))) begin
        agg_result_num16_3_reg_262 <= grp_operator_1_Pipeline_VITIS_LOOP_92_2_fu_402_agg_result_num16_1_out;
    end else if (((1'b1 == ap_CS_fsm_state11) & (icmp_ln92_fu_643_p2 == 1'd0))) begin
        agg_result_num16_3_reg_262 <= agg_result_num16_0_reg_227;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_CS_fsm_state7) & (trunc_ln655_reg_1022 == 2'd1)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln655_reg_1022 == 2'd0)))) begin
        agg_result_num2_0_reg_239 <= this_1_load_17_reg_1000;
    end else if ((~(trunc_ln655_reg_1022 == 2'd1) & ~(trunc_ln655_reg_1022 == 2'd0) & (1'b1 == ap_CS_fsm_state7))) begin
        agg_result_num2_0_reg_239 <= grp_fu_446_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state13) & (icmp_ln104_fu_704_p2 == 1'd0) & (icmp_ln92_reg_1048 == 1'd1))) begin
        agg_result_num2_3_reg_273 <= grp_operator_1_Pipeline_VITIS_LOOP_92_2_fu_402_agg_result_num2_1_out;
    end else if (((1'b1 == ap_CS_fsm_state11) & (icmp_ln92_fu_643_p2 == 1'd0))) begin
        agg_result_num2_3_reg_273 <= agg_result_num2_0_reg_239;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state7) & (trunc_ln655_reg_1022 == 2'd0))) begin
        agg_result_num_0_reg_215 <= grp_fu_446_p2;
    end else if (((~(trunc_ln655_reg_1022 == 2'd1) & ~(trunc_ln655_reg_1022 == 2'd0) & (1'b1 == ap_CS_fsm_state7)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln655_reg_1022 == 2'd1)))) begin
        agg_result_num_0_reg_215 <= this_1_load_15_reg_984;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state13) & (icmp_ln104_fu_704_p2 == 1'd0) & (icmp_ln92_reg_1048 == 1'd1))) begin
        agg_result_num_3_reg_251 <= grp_operator_1_Pipeline_VITIS_LOOP_92_2_fu_402_agg_result_num_1_out;
    end else if (((1'b1 == ap_CS_fsm_state11) & (icmp_ln92_fu_643_p2 == 1'd0))) begin
        agg_result_num_3_reg_251 <= agg_result_num_0_reg_215;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state13) & (icmp_ln104_fu_704_p2 == 1'd0) & (icmp_ln92_reg_1048 == 1'd1))) begin
        agg_result_p_0_reg_296 <= add_ln100_2_fu_698_p2;
    end else if (((1'b1 == ap_CS_fsm_state11) & (icmp_ln92_fu_643_p2 == 1'd0))) begin
        agg_result_p_0_reg_296 <= 3'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state13) & (icmp_ln104_fu_704_p2 == 1'd0) & (icmp_ln92_reg_1048 == 1'd1))) begin
        base_0_lcssa_i2023_reg_284 <= base_fu_673_p2;
    end else if (((1'b1 == ap_CS_fsm_state11) & (icmp_ln92_fu_643_p2 == 1'd0))) begin
        base_0_lcssa_i2023_reg_284 <= 2'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state13) & (icmp_ln104_fu_704_p2 == 1'd1) & (icmp_ln92_reg_1048 == 1'd1))) begin
        phi_ln665_1_reg_325 <= grp_operator_1_Pipeline_VITIS_LOOP_92_2_fu_402_agg_result_num2_1_out;
    end else if (((1'b1 == ap_CS_fsm_state9) & (1'd0 == and_ln77_fu_629_p2))) begin
        phi_ln665_1_reg_325 <= agg_result_num2_0_reg_239;
    end else if (((1'b1 == ap_CS_fsm_state4) & (tmp_105_fu_572_p3 == 1'd0))) begin
        phi_ln665_1_reg_325 <= this_1_load_17_reg_1000;
    end else if (((1'b1 == ap_CS_fsm_state15) & (((icmp_ln104_reg_1076 == 1'd0) & (tmp_105_reg_1018 == 1'd1) & (1'd1 == and_ln77_reg_1038) & (1'd0 == and_ln642_reg_971) & (tmp_104_reg_975 == 1'd0)) | ((icmp_ln92_reg_1048 == 1'd0) & (tmp_105_reg_1018 == 1'd1) & (1'd1 == and_ln77_reg_1038) & (1'd0 == and_ln642_reg_971) & (tmp_104_reg_975 == 1'd0))))) begin
        phi_ln665_1_reg_325 <= grp_operator_1_Pipeline_VITIS_LOOP_104_3_fu_417_agg_result_num2_4_out;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        phi_ln665_1_reg_325 <= phitmp18_fu_816_p3;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        phi_ln665_1_reg_325 <= this_1_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state13) & (icmp_ln104_fu_704_p2 == 1'd1) & (icmp_ln92_reg_1048 == 1'd1))) begin
        phi_ln665_2_reg_343 <= grp_operator_1_Pipeline_VITIS_LOOP_92_2_fu_402_agg_result_num_1_out;
    end else if (((1'b1 == ap_CS_fsm_state9) & (1'd0 == and_ln77_fu_629_p2))) begin
        phi_ln665_2_reg_343 <= agg_result_num_0_reg_215;
    end else if (((1'b1 == ap_CS_fsm_state4) & (tmp_105_fu_572_p3 == 1'd0))) begin
        phi_ln665_2_reg_343 <= this_1_load_15_reg_984;
    end else if (((1'b1 == ap_CS_fsm_state15) & (((icmp_ln104_reg_1076 == 1'd0) & (tmp_105_reg_1018 == 1'd1) & (1'd1 == and_ln77_reg_1038) & (1'd0 == and_ln642_reg_971) & (tmp_104_reg_975 == 1'd0)) | ((icmp_ln92_reg_1048 == 1'd0) & (tmp_105_reg_1018 == 1'd1) & (1'd1 == and_ln77_reg_1038) & (1'd0 == and_ln642_reg_971) & (tmp_104_reg_975 == 1'd0))))) begin
        phi_ln665_2_reg_343 <= grp_operator_1_Pipeline_VITIS_LOOP_104_3_fu_417_agg_result_num_4_out;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        phi_ln665_2_reg_343 <= phitmp_fu_802_p3;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        phi_ln665_2_reg_343 <= this_1_q2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state13) & (icmp_ln104_fu_704_p2 == 1'd1) & (icmp_ln92_reg_1048 == 1'd1))) begin
        phi_ln665_reg_307 <= grp_operator_1_Pipeline_VITIS_LOOP_92_2_fu_402_agg_result_num16_1_out;
    end else if (((1'b1 == ap_CS_fsm_state9) & (1'd0 == and_ln77_fu_629_p2))) begin
        phi_ln665_reg_307 <= agg_result_num16_0_reg_227;
    end else if (((1'b1 == ap_CS_fsm_state4) & (tmp_105_fu_572_p3 == 1'd0))) begin
        phi_ln665_reg_307 <= this_1_load_16_reg_992;
    end else if (((1'b1 == ap_CS_fsm_state15) & (((icmp_ln104_reg_1076 == 1'd0) & (tmp_105_reg_1018 == 1'd1) & (1'd1 == and_ln77_reg_1038) & (1'd0 == and_ln642_reg_971) & (tmp_104_reg_975 == 1'd0)) | ((icmp_ln92_reg_1048 == 1'd0) & (tmp_105_reg_1018 == 1'd1) & (1'd1 == and_ln77_reg_1038) & (1'd0 == and_ln642_reg_971) & (tmp_104_reg_975 == 1'd0))))) begin
        phi_ln665_reg_307 <= grp_operator_1_Pipeline_VITIS_LOOP_104_3_fu_417_agg_result_num16_4_out;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        phi_ln665_reg_307 <= phitmp17_fu_809_p3;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        phi_ln665_reg_307 <= this_1_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state13) & (icmp_ln104_fu_704_p2 == 1'd1) & (icmp_ln92_reg_1048 == 1'd1))) begin
        this_p_write_assign_reg_361 <= tmp_107_fu_693_p2;
    end else if (((1'b1 == ap_CS_fsm_state15) & (((icmp_ln104_reg_1076 == 1'd0) & (tmp_105_reg_1018 == 1'd1) & (1'd1 == and_ln77_reg_1038) & (1'd0 == and_ln642_reg_971) & (tmp_104_reg_975 == 1'd0)) | ((icmp_ln92_reg_1048 == 1'd0) & (tmp_105_reg_1018 == 1'd1) & (1'd1 == and_ln77_reg_1038) & (1'd0 == and_ln642_reg_971) & (tmp_104_reg_975 == 1'd0))))) begin
        this_p_write_assign_reg_361 <= sext_ln104_fu_735_p1;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        this_p_write_assign_reg_361 <= 32'd0;
    end else if (((1'b1 == ap_CS_fsm_state21) | ((1'b1 == ap_CS_fsm_state9) & (1'd0 == and_ln77_fu_629_p2)) | ((1'b1 == ap_CS_fsm_state4) & (tmp_105_fu_572_p3 == 1'd0)))) begin
        this_p_write_assign_reg_361 <= this_p_read;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        add_ln648_reg_1013 <= add_ln648_fu_567_p2;
        tmp_105_reg_1018 <= add_ln648_fu_567_p2[32'd31];
        trunc_ln648_reg_1008 <= trunc_ln648_fu_564_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        and_ln642_reg_971 <= and_ln642_fu_543_p2;
        empty_reg_966 <= empty_fu_503_p1;
        sub_ln643_reg_946 <= sub_ln643_fu_469_p2;
        this_1_addr_8_reg_956 <= zext_ln643_2_fu_487_p1;
        this_1_addr_9_reg_961 <= zext_ln643_3_fu_498_p1;
        this_1_addr_reg_951 <= zext_ln643_1_fu_476_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        and_ln77_reg_1038 <= and_ln77_fu_629_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        empty_54_reg_1042 <= empty_54_fu_638_p1;
        icmp_ln92_reg_1048 <= icmp_ln92_fu_643_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state13) & (icmp_ln92_reg_1048 == 1'd1))) begin
        icmp_ln104_reg_1076 <= icmp_ln104_fu_704_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state13) & ((icmp_ln104_fu_704_p2 == 1'd0) | (icmp_ln92_reg_1048 == 1'd0)))) begin
        select_ln104_reg_1080 <= select_ln104_fu_726_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state2) & (1'd0 == and_ln642_fu_543_p2) & (tmp_104_fu_549_p3 == 1'd1))) begin
        sub_i1_reg_979 <= sub_i1_fu_557_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        this_1_load_15_reg_984 <= this_1_q2;
        this_1_load_16_reg_992 <= this_1_q1;
        this_1_load_17_reg_1000 <= this_1_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state2) & (1'd0 == and_ln642_fu_543_p2))) begin
        tmp_104_reg_975 <= this_p_read[32'd31];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state4) & (tmp_105_fu_572_p3 == 1'd1))) begin
        trunc_ln655_reg_1022 <= trunc_ln655_fu_580_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state11) & (icmp_ln92_fu_643_p2 == 1'd1))) begin
        xor_ln92_reg_1052 <= xor_ln92_fu_649_p2;
    end
end

always @ (*) begin
    if ((grp_operator_1_Pipeline_VITIS_LOOP_84_1_fu_391_ap_done == 1'b0)) begin
        ap_ST_fsm_state10_blk = 1'b1;
    end else begin
        ap_ST_fsm_state10_blk = 1'b0;
    end
end

assign ap_ST_fsm_state11_blk = 1'b0;

always @ (*) begin
    if ((grp_operator_1_Pipeline_VITIS_LOOP_92_2_fu_402_ap_done == 1'b0)) begin
        ap_ST_fsm_state12_blk = 1'b1;
    end else begin
        ap_ST_fsm_state12_blk = 1'b0;
    end
end

assign ap_ST_fsm_state13_blk = 1'b0;

always @ (*) begin
    if ((grp_operator_1_Pipeline_VITIS_LOOP_104_3_fu_417_ap_done == 1'b0)) begin
        ap_ST_fsm_state14_blk = 1'b1;
    end else begin
        ap_ST_fsm_state14_blk = 1'b0;
    end
end

assign ap_ST_fsm_state15_blk = 1'b0;

always @ (*) begin
    if ((grp_operator_1_Pipeline_VITIS_LOOP_627_1_fu_380_ap_done == 1'b0)) begin
        ap_ST_fsm_state16_blk = 1'b1;
    end else begin
        ap_ST_fsm_state16_blk = 1'b0;
    end
end

assign ap_ST_fsm_state17_blk = 1'b0;

always @ (*) begin
    if ((grp_operator_1_Pipeline_VITIS_LOOP_21_1_fu_433_ap_done == 1'b0)) begin
        ap_ST_fsm_state18_blk = 1'b1;
    end else begin
        ap_ST_fsm_state18_blk = 1'b0;
    end
end

assign ap_ST_fsm_state19_blk = 1'b0;

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state20_blk = 1'b0;

assign ap_ST_fsm_state21_blk = 1'b0;

assign ap_ST_fsm_state2_blk = 1'b0;

assign ap_ST_fsm_state3_blk = 1'b0;

assign ap_ST_fsm_state4_blk = 1'b0;

assign ap_ST_fsm_state5_blk = 1'b0;

assign ap_ST_fsm_state6_blk = 1'b0;

assign ap_ST_fsm_state7_blk = 1'b0;

assign ap_ST_fsm_state8_blk = 1'b0;

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state15) | ((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state13) & (icmp_ln104_fu_704_p2 == 1'd0) & (icmp_ln92_reg_1048 == 1'd1))) begin
        ap_phi_mux_base_0_lcssa_i2023_phi_fu_288_p4 = base_fu_673_p2;
    end else begin
        ap_phi_mux_base_0_lcssa_i2023_phi_fu_288_p4 = base_0_lcssa_i2023_reg_284;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state15) & (((icmp_ln104_reg_1076 == 1'd0) & (tmp_105_reg_1018 == 1'd1) & (1'd1 == and_ln77_reg_1038) & (1'd0 == and_ln642_reg_971) & (tmp_104_reg_975 == 1'd0)) | ((icmp_ln92_reg_1048 == 1'd0) & (tmp_105_reg_1018 == 1'd1) & (1'd1 == and_ln77_reg_1038) & (1'd0 == and_ln642_reg_971) & (tmp_104_reg_975 == 1'd0))))) begin
        ap_phi_mux_phi_ln665_1_phi_fu_328_p12 = grp_operator_1_Pipeline_VITIS_LOOP_104_3_fu_417_agg_result_num2_4_out;
    end else begin
        ap_phi_mux_phi_ln665_1_phi_fu_328_p12 = phi_ln665_1_reg_325;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state15) & (((icmp_ln104_reg_1076 == 1'd0) & (tmp_105_reg_1018 == 1'd1) & (1'd1 == and_ln77_reg_1038) & (1'd0 == and_ln642_reg_971) & (tmp_104_reg_975 == 1'd0)) | ((icmp_ln92_reg_1048 == 1'd0) & (tmp_105_reg_1018 == 1'd1) & (1'd1 == and_ln77_reg_1038) & (1'd0 == and_ln642_reg_971) & (tmp_104_reg_975 == 1'd0))))) begin
        ap_phi_mux_phi_ln665_2_phi_fu_346_p12 = grp_operator_1_Pipeline_VITIS_LOOP_104_3_fu_417_agg_result_num_4_out;
    end else begin
        ap_phi_mux_phi_ln665_2_phi_fu_346_p12 = phi_ln665_2_reg_343;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state15) & (((icmp_ln104_reg_1076 == 1'd0) & (tmp_105_reg_1018 == 1'd1) & (1'd1 == and_ln77_reg_1038) & (1'd0 == and_ln642_reg_971) & (tmp_104_reg_975 == 1'd0)) | ((icmp_ln92_reg_1048 == 1'd0) & (tmp_105_reg_1018 == 1'd1) & (1'd1 == and_ln77_reg_1038) & (1'd0 == and_ln642_reg_971) & (tmp_104_reg_975 == 1'd0))))) begin
        ap_phi_mux_phi_ln665_phi_fu_310_p12 = grp_operator_1_Pipeline_VITIS_LOOP_104_3_fu_417_agg_result_num16_4_out;
    end else begin
        ap_phi_mux_phi_ln665_phi_fu_310_p12 = phi_ln665_reg_307;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state15) & (((icmp_ln104_reg_1076 == 1'd0) & (tmp_105_reg_1018 == 1'd1) & (1'd1 == and_ln77_reg_1038) & (1'd0 == and_ln642_reg_971) & (tmp_104_reg_975 == 1'd0)) | ((icmp_ln92_reg_1048 == 1'd0) & (tmp_105_reg_1018 == 1'd1) & (1'd1 == and_ln77_reg_1038) & (1'd0 == and_ln642_reg_971) & (tmp_104_reg_975 == 1'd0))))) begin
        ap_phi_mux_this_p_write_assign_phi_fu_365_p12 = sext_ln104_fu_735_p1;
    end else begin
        ap_phi_mux_this_p_write_assign_phi_fu_365_p12 = this_p_write_assign_reg_361;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        ap_return_0 = ap_phi_mux_this_p_write_assign_phi_fu_365_p12;
    end else begin
        ap_return_0 = ap_return_0_preg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        ap_return_1 = ap_phi_mux_phi_ln665_2_phi_fu_346_p12;
    end else begin
        ap_return_1 = ap_return_1_preg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        ap_return_2 = ap_phi_mux_phi_ln665_phi_fu_310_p12;
    end else begin
        ap_return_2 = ap_return_2_preg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        ap_return_3 = ap_phi_mux_phi_ln665_1_phi_fu_328_p12;
    end else begin
        ap_return_3 = ap_return_3_preg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        grp_fu_450_p0 = agg_result_num_0_reg_215;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        grp_fu_450_p0 = n;
    end else begin
        grp_fu_450_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        this_1_address0 = this_1_addr_9_reg_961;
    end else if (((1'b1 == ap_CS_fsm_state2) & (1'd0 == and_ln642_fu_543_p2) & (tmp_104_fu_549_p3 == 1'd0))) begin
        this_1_address0 = zext_ln643_3_fu_498_p1;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        this_1_address0 = grp_operator_1_Pipeline_VITIS_LOOP_627_1_fu_380_this_1_address0;
    end else begin
        this_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        this_1_address1 = this_1_addr_8_reg_956;
    end else if (((1'b1 == ap_CS_fsm_state2) & (1'd0 == and_ln642_fu_543_p2) & (tmp_104_fu_549_p3 == 1'd0))) begin
        this_1_address1 = zext_ln643_2_fu_487_p1;
    end else begin
        this_1_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        this_1_address2 = this_1_addr_reg_951;
    end else if (((1'b1 == ap_CS_fsm_state2) & (1'd0 == and_ln642_fu_543_p2) & (tmp_104_fu_549_p3 == 1'd0))) begin
        this_1_address2 = zext_ln643_1_fu_476_p1;
    end else begin
        this_1_address2 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state20) | ((1'b1 == ap_CS_fsm_state2) & (1'd0 == and_ln642_fu_543_p2) & (tmp_104_fu_549_p3 == 1'd0)))) begin
        this_1_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        this_1_ce0 = grp_operator_1_Pipeline_VITIS_LOOP_627_1_fu_380_this_1_ce0;
    end else begin
        this_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state20) | ((1'b1 == ap_CS_fsm_state2) & (1'd0 == and_ln642_fu_543_p2) & (tmp_104_fu_549_p3 == 1'd0)))) begin
        this_1_ce1 = 1'b1;
    end else begin
        this_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state20) | ((1'b1 == ap_CS_fsm_state2) & (1'd0 == and_ln642_fu_543_p2) & (tmp_104_fu_549_p3 == 1'd0)))) begin
        this_1_ce2 = 1'b1;
    end else begin
        this_1_ce2 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((1'b1 == ap_CS_fsm_state2) & (1'd0 == and_ln642_fu_543_p2) & (tmp_104_fu_549_p3 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end else if (((1'b1 == ap_CS_fsm_state2) & (1'd0 == and_ln642_fu_543_p2) & (tmp_104_fu_549_p3 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state20;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            if (((1'b1 == ap_CS_fsm_state4) & (tmp_105_fu_572_p3 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            if (((1'b1 == ap_CS_fsm_state9) & (1'd0 == and_ln77_fu_629_p2))) begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end
        end
        ap_ST_fsm_state10 : begin
            if (((grp_operator_1_Pipeline_VITIS_LOOP_84_1_fu_391_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state10))) begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end
        end
        ap_ST_fsm_state11 : begin
            if (((1'b1 == ap_CS_fsm_state11) & (icmp_ln92_fu_643_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end
        end
        ap_ST_fsm_state12 : begin
            if (((grp_operator_1_Pipeline_VITIS_LOOP_92_2_fu_402_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end
        end
        ap_ST_fsm_state13 : begin
            if (((1'b1 == ap_CS_fsm_state13) & (icmp_ln104_fu_704_p2 == 1'd1) & (icmp_ln92_reg_1048 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end
        end
        ap_ST_fsm_state14 : begin
            if (((grp_operator_1_Pipeline_VITIS_LOOP_104_3_fu_417_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state14))) begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        ap_ST_fsm_state16 : begin
            if (((grp_operator_1_Pipeline_VITIS_LOOP_627_1_fu_380_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state16))) begin
                ap_NS_fsm = ap_ST_fsm_state17;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            if (((grp_operator_1_Pipeline_VITIS_LOOP_21_1_fu_433_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state18))) begin
                ap_NS_fsm = ap_ST_fsm_state19;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state18;
            end
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln100_2_fu_698_p2 = (zext_ln100_fu_689_p1 + add_ln100_fu_684_p2);

assign add_ln100_fu_684_p2 = ($signed(trunc_ln648_reg_1008) + $signed(3'd5));

assign add_ln104_fu_720_p2 = (zext_ln104_fu_710_p1 + 3'd1);

assign add_ln643_1_fu_492_p2 = (sub_ln643_fu_469_p2 + 6'd2);

assign add_ln643_fu_481_p2 = (sub_ln643_fu_469_p2 + 6'd1);

assign add_ln648_fu_567_p2 = ($signed(this_p_read) + $signed(32'd4294967293));

assign and_ln642_fu_543_p2 = (or_ln642_fu_537_p2 & grp_fu_450_p2);

assign and_ln77_fu_629_p2 = (or_ln77_fu_623_p2 & grp_fu_450_p2);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

assign base_fu_673_p2 = (sub_ln92_fu_668_p2 + 2'd1);

assign bitcast_ln642_fu_508_p1 = n;

assign bitcast_ln77_fu_593_p1 = agg_result_num_0_reg_215;

assign empty_54_fu_638_p1 = grp_operator_1_Pipeline_VITIS_LOOP_84_1_fu_391_idx_tmp_out[1:0];

assign empty_fu_503_p1 = this_p_read[5:0];

assign grp_operator_1_Pipeline_VITIS_LOOP_104_3_fu_417_ap_start = grp_operator_1_Pipeline_VITIS_LOOP_104_3_fu_417_ap_start_reg;

assign grp_operator_1_Pipeline_VITIS_LOOP_21_1_fu_433_ap_start = grp_operator_1_Pipeline_VITIS_LOOP_21_1_fu_433_ap_start_reg;

assign grp_operator_1_Pipeline_VITIS_LOOP_627_1_fu_380_ap_start = grp_operator_1_Pipeline_VITIS_LOOP_627_1_fu_380_ap_start_reg;

assign grp_operator_1_Pipeline_VITIS_LOOP_84_1_fu_391_ap_start = grp_operator_1_Pipeline_VITIS_LOOP_84_1_fu_391_ap_start_reg;

assign grp_operator_1_Pipeline_VITIS_LOOP_92_2_fu_402_ap_start = grp_operator_1_Pipeline_VITIS_LOOP_92_2_fu_402_ap_start_reg;

assign icmp_ln104_5_fu_714_p2 = ((ap_phi_mux_base_0_lcssa_i2023_phi_fu_288_p4 != 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln104_fu_704_p2 = ((base_fu_673_p2 == 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln642_1_fu_531_p2 = ((trunc_ln642_fu_521_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln642_fu_525_p2 = ((tmp_fu_511_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln77_5_fu_617_p2 = ((trunc_ln77_fu_607_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln77_fu_611_p2 = ((tmp_101_fu_597_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln92_fu_643_p2 = ((grp_operator_1_Pipeline_VITIS_LOOP_84_1_fu_391_idx_tmp_out < 32'd3) ? 1'b1 : 1'b0);

assign or_ln642_fu_537_p2 = (icmp_ln642_fu_525_p2 | icmp_ln642_1_fu_531_p2);

assign or_ln77_fu_623_p2 = (icmp_ln77_fu_611_p2 | icmp_ln77_5_fu_617_p2);

assign phitmp17_fu_809_p3 = ((grp_operator_1_Pipeline_VITIS_LOOP_21_1_fu_433_write_flag4_6_out[0:0] == 1'b1) ? grp_operator_1_Pipeline_VITIS_LOOP_21_1_fu_433_agg_result_num16_6_out : p_read1);

assign phitmp18_fu_816_p3 = ((grp_operator_1_Pipeline_VITIS_LOOP_21_1_fu_433_write_flag8_6_out[0:0] == 1'b1) ? grp_operator_1_Pipeline_VITIS_LOOP_21_1_fu_433_agg_result_num2_6_out : p_read2);

assign phitmp_fu_802_p3 = ((grp_operator_1_Pipeline_VITIS_LOOP_21_1_fu_433_write_flag_6_out[0:0] == 1'b1) ? grp_operator_1_Pipeline_VITIS_LOOP_21_1_fu_433_agg_result_num_6_out : p_read);

assign select_ln104_fu_726_p3 = ((icmp_ln104_5_fu_714_p2[0:0] == 1'b1) ? 3'd3 : add_ln104_fu_720_p2);

assign sext_ln104_fu_735_p1 = $signed(agg_result_p_0_reg_296);

assign sub_i1_fu_557_p2 = (32'd0 - this_p_read);

assign sub_ln643_fu_469_p2 = (tmp_103_fu_461_p3 - zext_ln643_fu_457_p1);

assign sub_ln92_fu_668_p2 = ($signed(2'd2) - $signed(empty_54_reg_1042));

assign tmp_100_fu_583_p4 = this_p_read[1:0];

assign tmp_101_fu_597_p4 = {{bitcast_ln77_fu_593_p1[30:23]}};

assign tmp_103_fu_461_p3 = {{this_1_offset}, {2'd0}};

assign tmp_104_fu_549_p3 = this_p_read[32'd31];

assign tmp_105_fu_572_p3 = add_ln648_fu_567_p2[32'd31];

assign tmp_107_fu_693_p2 = (zext_ln91_fu_680_p1 + add_ln648_reg_1013);

assign tmp_fu_511_p4 = {{bitcast_ln642_fu_508_p1[30:23]}};

assign trunc_ln642_fu_521_p1 = bitcast_ln642_fu_508_p1[22:0];

assign trunc_ln648_fu_564_p1 = this_p_read[2:0];

assign trunc_ln655_fu_580_p1 = this_p_read[1:0];

assign trunc_ln77_fu_607_p1 = bitcast_ln77_fu_593_p1[22:0];

assign xor_ln92_fu_649_p2 = (empty_54_fu_638_p1 ^ 2'd3);

assign zext_ln100_fu_689_p1 = base_fu_673_p2;

assign zext_ln104_fu_710_p1 = ap_phi_mux_base_0_lcssa_i2023_phi_fu_288_p4;

assign zext_ln643_1_fu_476_p1 = sub_ln643_fu_469_p2;

assign zext_ln643_2_fu_487_p1 = add_ln643_fu_481_p2;

assign zext_ln643_3_fu_498_p1 = add_ln643_1_fu_492_p2;

assign zext_ln643_fu_457_p1 = this_1_offset;

assign zext_ln91_fu_680_p1 = base_fu_673_p2;

endmodule //main_operator_1
