

================================================================
== Vitis HLS Report for 'StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s'
================================================================
* Date:           Fri Nov  8 14:17:32 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        project_StreamingMaxPool_hls_3
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.021 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    11652|    11652|  0.117 ms|  0.117 ms|  11652|  11652|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------------------------------+------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                                                 |                                                      |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |                             Instance                            |                        Module                        |   min   |   max   |    min    |    max    | min | max |   Type  |
        +-----------------------------------------------------------------+------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_594  |StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1  |       28|       28|   0.280 us|   0.280 us|   28|   28|       no|
        |grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_662  |StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8  |       28|       28|   0.280 us|   0.280 us|   28|   28|       no|
        |grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_700  |StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6  |        4|        4|  40.000 ns|  40.000 ns|    4|    4|       no|
        +-----------------------------------------------------------------+------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        +--------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                      |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |               Loop Name              |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_154_3                    |    11622|    11622|       447|          -|          -|    26|        no|
        | + VITIS_LOOP_155_4_VITIS_LOOP_156_5  |      416|      416|         8|          -|          -|    52|        no|
        +--------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     75|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|     118|   1128|    -|
|Memory           |        0|    -|      96|     64|    0|
|Multiplexer      |        -|    -|       -|   2964|    -|
|Register         |        -|    -|     144|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     358|   4231|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|      7|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------------------------------------+------------------------------------------------------+---------+----+-----+-----+-----+
    |                             Instance                            |                        Module                        | BRAM_18K| DSP|  FF | LUT | URAM|
    +-----------------------------------------------------------------+------------------------------------------------------+---------+----+-----+-----+-----+
    |grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_594  |StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1  |        0|   0|    7|   49|    0|
    |grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_700  |StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6  |        0|   0|  100|  994|    0|
    |grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_662  |StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8  |        0|   0|   11|   85|    0|
    +-----------------------------------------------------------------+------------------------------------------------------+---------+----+-----+-----+-----+
    |Total                                                            |                                                      |        0|   0|  118| 1128|    0|
    +-----------------------------------------------------------------+------------------------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +------------+----------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |   Memory   |                                   Module                                   | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------+----------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |buf_V_U     |StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_buf_V_RAM_AUTO_1R1W  |        0|  3|   2|    0|    26|    3|     1|           78|
    |buf_V_1_U   |StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_buf_V_RAM_AUTO_1R1W  |        0|  3|   2|    0|    26|    3|     1|           78|
    |buf_V_2_U   |StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_buf_V_RAM_AUTO_1R1W  |        0|  3|   2|    0|    26|    3|     1|           78|
    |buf_V_3_U   |StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_buf_V_RAM_AUTO_1R1W  |        0|  3|   2|    0|    26|    3|     1|           78|
    |buf_V_4_U   |StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_buf_V_RAM_AUTO_1R1W  |        0|  3|   2|    0|    26|    3|     1|           78|
    |buf_V_5_U   |StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_buf_V_RAM_AUTO_1R1W  |        0|  3|   2|    0|    26|    3|     1|           78|
    |buf_V_6_U   |StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_buf_V_RAM_AUTO_1R1W  |        0|  3|   2|    0|    26|    3|     1|           78|
    |buf_V_7_U   |StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_buf_V_RAM_AUTO_1R1W  |        0|  3|   2|    0|    26|    3|     1|           78|
    |buf_V_8_U   |StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_buf_V_RAM_AUTO_1R1W  |        0|  3|   2|    0|    26|    3|     1|           78|
    |buf_V_9_U   |StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_buf_V_RAM_AUTO_1R1W  |        0|  3|   2|    0|    26|    3|     1|           78|
    |buf_V_10_U  |StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_buf_V_RAM_AUTO_1R1W  |        0|  3|   2|    0|    26|    3|     1|           78|
    |buf_V_11_U  |StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_buf_V_RAM_AUTO_1R1W  |        0|  3|   2|    0|    26|    3|     1|           78|
    |buf_V_12_U  |StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_buf_V_RAM_AUTO_1R1W  |        0|  3|   2|    0|    26|    3|     1|           78|
    |buf_V_13_U  |StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_buf_V_RAM_AUTO_1R1W  |        0|  3|   2|    0|    26|    3|     1|           78|
    |buf_V_14_U  |StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_buf_V_RAM_AUTO_1R1W  |        0|  3|   2|    0|    26|    3|     1|           78|
    |buf_V_15_U  |StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_buf_V_RAM_AUTO_1R1W  |        0|  3|   2|    0|    26|    3|     1|           78|
    |buf_V_16_U  |StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_buf_V_RAM_AUTO_1R1W  |        0|  3|   2|    0|    26|    3|     1|           78|
    |buf_V_17_U  |StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_buf_V_RAM_AUTO_1R1W  |        0|  3|   2|    0|    26|    3|     1|           78|
    |buf_V_18_U  |StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_buf_V_RAM_AUTO_1R1W  |        0|  3|   2|    0|    26|    3|     1|           78|
    |buf_V_19_U  |StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_buf_V_RAM_AUTO_1R1W  |        0|  3|   2|    0|    26|    3|     1|           78|
    |buf_V_20_U  |StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_buf_V_RAM_AUTO_1R1W  |        0|  3|   2|    0|    26|    3|     1|           78|
    |buf_V_21_U  |StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_buf_V_RAM_AUTO_1R1W  |        0|  3|   2|    0|    26|    3|     1|           78|
    |buf_V_22_U  |StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_buf_V_RAM_AUTO_1R1W  |        0|  3|   2|    0|    26|    3|     1|           78|
    |buf_V_23_U  |StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_buf_V_RAM_AUTO_1R1W  |        0|  3|   2|    0|    26|    3|     1|           78|
    |buf_V_24_U  |StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_buf_V_RAM_AUTO_1R1W  |        0|  3|   2|    0|    26|    3|     1|           78|
    |buf_V_25_U  |StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_buf_V_RAM_AUTO_1R1W  |        0|  3|   2|    0|    26|    3|     1|           78|
    |buf_V_26_U  |StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_buf_V_RAM_AUTO_1R1W  |        0|  3|   2|    0|    26|    3|     1|           78|
    |buf_V_27_U  |StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_buf_V_RAM_AUTO_1R1W  |        0|  3|   2|    0|    26|    3|     1|           78|
    |buf_V_28_U  |StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_buf_V_RAM_AUTO_1R1W  |        0|  3|   2|    0|    26|    3|     1|           78|
    |buf_V_29_U  |StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_buf_V_RAM_AUTO_1R1W  |        0|  3|   2|    0|    26|    3|     1|           78|
    |buf_V_30_U  |StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_buf_V_RAM_AUTO_1R1W  |        0|  3|   2|    0|    26|    3|     1|           78|
    |buf_V_31_U  |StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_buf_V_RAM_AUTO_1R1W  |        0|  3|   2|    0|    26|    3|     1|           78|
    +------------+----------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total       |                                                                            |        0| 96|  64|    0|   832|   96|    32|         2496|
    +------------+----------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |                                 Variable Name                                | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |add_ln155_fu_797_p2                                                           |         +|   0|  0|  14|           6|           1|
    |add_ln156_fu_853_p2                                                           |         +|   0|  0|  13|           5|           1|
    |yp_2_fu_785_p2                                                                |         +|   0|  0|  13|           5|           1|
    |grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_662_out_V_TREADY  |       and|   0|  0|   2|           1|           1|
    |icmp_ln154_fu_779_p2                                                          |      icmp|   0|  0|   9|           5|           4|
    |icmp_ln155_fu_791_p2                                                          |      icmp|   0|  0|  10|           6|           5|
    |icmp_ln156_fu_803_p2                                                          |      icmp|   0|  0|   9|           5|           4|
    |select_ln155_fu_809_p3                                                        |    select|   0|  0|   5|           1|           1|
    +------------------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                                                         |          |   0|  0|  75|          34|          18|
    +------------------------------------------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------+----+-----------+-----+-----------+
    |          Name          | LUT| Input Size| Bits| Total Bits|
    +------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm               |  48|          9|    1|          9|
    |buf_V_10_address0       |  25|          5|    5|         25|
    |buf_V_10_ce0            |  25|          5|    1|          5|
    |buf_V_10_d0             |  20|          4|    3|         12|
    |buf_V_10_we0            |  20|          4|    1|          4|
    |buf_V_11_address0       |  25|          5|    5|         25|
    |buf_V_11_ce0            |  25|          5|    1|          5|
    |buf_V_11_d0             |  20|          4|    3|         12|
    |buf_V_11_we0            |  20|          4|    1|          4|
    |buf_V_12_address0       |  25|          5|    5|         25|
    |buf_V_12_ce0            |  25|          5|    1|          5|
    |buf_V_12_d0             |  20|          4|    3|         12|
    |buf_V_12_we0            |  20|          4|    1|          4|
    |buf_V_13_address0       |  25|          5|    5|         25|
    |buf_V_13_ce0            |  25|          5|    1|          5|
    |buf_V_13_d0             |  20|          4|    3|         12|
    |buf_V_13_we0            |  20|          4|    1|          4|
    |buf_V_14_address0       |  25|          5|    5|         25|
    |buf_V_14_ce0            |  25|          5|    1|          5|
    |buf_V_14_d0             |  20|          4|    3|         12|
    |buf_V_14_we0            |  20|          4|    1|          4|
    |buf_V_15_address0       |  25|          5|    5|         25|
    |buf_V_15_ce0            |  25|          5|    1|          5|
    |buf_V_15_d0             |  20|          4|    3|         12|
    |buf_V_15_we0            |  20|          4|    1|          4|
    |buf_V_16_address0       |  25|          5|    5|         25|
    |buf_V_16_ce0            |  25|          5|    1|          5|
    |buf_V_16_d0             |  20|          4|    3|         12|
    |buf_V_16_we0            |  20|          4|    1|          4|
    |buf_V_17_address0       |  25|          5|    5|         25|
    |buf_V_17_ce0            |  25|          5|    1|          5|
    |buf_V_17_d0             |  20|          4|    3|         12|
    |buf_V_17_we0            |  20|          4|    1|          4|
    |buf_V_18_address0       |  25|          5|    5|         25|
    |buf_V_18_ce0            |  25|          5|    1|          5|
    |buf_V_18_d0             |  20|          4|    3|         12|
    |buf_V_18_we0            |  20|          4|    1|          4|
    |buf_V_19_address0       |  25|          5|    5|         25|
    |buf_V_19_ce0            |  25|          5|    1|          5|
    |buf_V_19_d0             |  20|          4|    3|         12|
    |buf_V_19_we0            |  20|          4|    1|          4|
    |buf_V_1_address0        |  25|          5|    5|         25|
    |buf_V_1_ce0             |  25|          5|    1|          5|
    |buf_V_1_d0              |  20|          4|    3|         12|
    |buf_V_1_we0             |  20|          4|    1|          4|
    |buf_V_20_address0       |  25|          5|    5|         25|
    |buf_V_20_ce0            |  25|          5|    1|          5|
    |buf_V_20_d0             |  20|          4|    3|         12|
    |buf_V_20_we0            |  20|          4|    1|          4|
    |buf_V_21_address0       |  25|          5|    5|         25|
    |buf_V_21_ce0            |  25|          5|    1|          5|
    |buf_V_21_d0             |  20|          4|    3|         12|
    |buf_V_21_we0            |  20|          4|    1|          4|
    |buf_V_22_address0       |  25|          5|    5|         25|
    |buf_V_22_ce0            |  25|          5|    1|          5|
    |buf_V_22_d0             |  20|          4|    3|         12|
    |buf_V_22_we0            |  20|          4|    1|          4|
    |buf_V_23_address0       |  25|          5|    5|         25|
    |buf_V_23_ce0            |  25|          5|    1|          5|
    |buf_V_23_d0             |  20|          4|    3|         12|
    |buf_V_23_we0            |  20|          4|    1|          4|
    |buf_V_24_address0       |  25|          5|    5|         25|
    |buf_V_24_ce0            |  25|          5|    1|          5|
    |buf_V_24_d0             |  20|          4|    3|         12|
    |buf_V_24_we0            |  20|          4|    1|          4|
    |buf_V_25_address0       |  25|          5|    5|         25|
    |buf_V_25_ce0            |  25|          5|    1|          5|
    |buf_V_25_d0             |  20|          4|    3|         12|
    |buf_V_25_we0            |  20|          4|    1|          4|
    |buf_V_26_address0       |  25|          5|    5|         25|
    |buf_V_26_ce0            |  25|          5|    1|          5|
    |buf_V_26_d0             |  20|          4|    3|         12|
    |buf_V_26_we0            |  20|          4|    1|          4|
    |buf_V_27_address0       |  25|          5|    5|         25|
    |buf_V_27_ce0            |  25|          5|    1|          5|
    |buf_V_27_d0             |  20|          4|    3|         12|
    |buf_V_27_we0            |  20|          4|    1|          4|
    |buf_V_28_address0       |  25|          5|    5|         25|
    |buf_V_28_ce0            |  25|          5|    1|          5|
    |buf_V_28_d0             |  20|          4|    3|         12|
    |buf_V_28_we0            |  20|          4|    1|          4|
    |buf_V_29_address0       |  25|          5|    5|         25|
    |buf_V_29_ce0            |  25|          5|    1|          5|
    |buf_V_29_d0             |  20|          4|    3|         12|
    |buf_V_29_we0            |  20|          4|    1|          4|
    |buf_V_2_address0        |  25|          5|    5|         25|
    |buf_V_2_ce0             |  25|          5|    1|          5|
    |buf_V_2_d0              |  20|          4|    3|         12|
    |buf_V_2_we0             |  20|          4|    1|          4|
    |buf_V_30_address0       |  25|          5|    5|         25|
    |buf_V_30_ce0            |  25|          5|    1|          5|
    |buf_V_30_d0             |  20|          4|    3|         12|
    |buf_V_30_we0            |  20|          4|    1|          4|
    |buf_V_31_address0       |  25|          5|    5|         25|
    |buf_V_31_ce0            |  25|          5|    1|          5|
    |buf_V_31_d0             |  20|          4|    3|         12|
    |buf_V_31_we0            |  20|          4|    1|          4|
    |buf_V_3_address0        |  25|          5|    5|         25|
    |buf_V_3_ce0             |  25|          5|    1|          5|
    |buf_V_3_d0              |  20|          4|    3|         12|
    |buf_V_3_we0             |  20|          4|    1|          4|
    |buf_V_4_address0        |  25|          5|    5|         25|
    |buf_V_4_ce0             |  25|          5|    1|          5|
    |buf_V_4_d0              |  20|          4|    3|         12|
    |buf_V_4_we0             |  20|          4|    1|          4|
    |buf_V_5_address0        |  25|          5|    5|         25|
    |buf_V_5_ce0             |  25|          5|    1|          5|
    |buf_V_5_d0              |  20|          4|    3|         12|
    |buf_V_5_we0             |  20|          4|    1|          4|
    |buf_V_6_address0        |  25|          5|    5|         25|
    |buf_V_6_ce0             |  25|          5|    1|          5|
    |buf_V_6_d0              |  20|          4|    3|         12|
    |buf_V_6_we0             |  20|          4|    1|          4|
    |buf_V_7_address0        |  25|          5|    5|         25|
    |buf_V_7_ce0             |  25|          5|    1|          5|
    |buf_V_7_d0              |  20|          4|    3|         12|
    |buf_V_7_we0             |  20|          4|    1|          4|
    |buf_V_8_address0        |  25|          5|    5|         25|
    |buf_V_8_ce0             |  25|          5|    1|          5|
    |buf_V_8_d0              |  20|          4|    3|         12|
    |buf_V_8_we0             |  20|          4|    1|          4|
    |buf_V_9_address0        |  25|          5|    5|         25|
    |buf_V_9_ce0             |  25|          5|    1|          5|
    |buf_V_9_d0              |  20|          4|    3|         12|
    |buf_V_9_we0             |  20|          4|    1|          4|
    |buf_V_address0          |  25|          5|    5|         25|
    |buf_V_ce0               |  25|          5|    1|          5|
    |buf_V_d0                |  20|          4|    3|         12|
    |buf_V_we0               |  20|          4|    1|          4|
    |in0_V_TREADY            |   9|          2|    1|          2|
    |indvar_flatten_reg_572  |   9|          2|    6|         12|
    |xp_reg_583              |   9|          2|    5|         10|
    |yp_fu_56                |   9|          2|    5|         10|
    +------------------------+----+-----------+-----+-----------+
    |Total                   |2964|        593|  338|       1515|
    +------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------------------------------+---+----+-----+-----------+
    |                                     Name                                     | FF| LUT| Bits| Const Bits|
    +------------------------------------------------------------------------------+---+----+-----+-----------+
    |add_ln155_reg_881                                                             |  6|   0|    6|          0|
    |add_ln156_reg_1051                                                            |  5|   0|    5|          0|
    |ap_CS_fsm                                                                     |  8|   0|    8|          0|
    |buf_V_10_load_reg_1106                                                        |  3|   0|    3|          0|
    |buf_V_11_load_reg_1111                                                        |  3|   0|    3|          0|
    |buf_V_12_load_reg_1116                                                        |  3|   0|    3|          0|
    |buf_V_13_load_reg_1121                                                        |  3|   0|    3|          0|
    |buf_V_14_load_reg_1126                                                        |  3|   0|    3|          0|
    |buf_V_15_load_reg_1131                                                        |  3|   0|    3|          0|
    |buf_V_16_load_reg_1136                                                        |  3|   0|    3|          0|
    |buf_V_17_load_reg_1141                                                        |  3|   0|    3|          0|
    |buf_V_18_load_reg_1146                                                        |  3|   0|    3|          0|
    |buf_V_19_load_reg_1151                                                        |  3|   0|    3|          0|
    |buf_V_1_load_reg_1061                                                         |  3|   0|    3|          0|
    |buf_V_20_load_reg_1156                                                        |  3|   0|    3|          0|
    |buf_V_21_load_reg_1161                                                        |  3|   0|    3|          0|
    |buf_V_22_load_reg_1166                                                        |  3|   0|    3|          0|
    |buf_V_23_load_reg_1171                                                        |  3|   0|    3|          0|
    |buf_V_24_load_reg_1176                                                        |  3|   0|    3|          0|
    |buf_V_25_load_reg_1181                                                        |  3|   0|    3|          0|
    |buf_V_26_load_reg_1186                                                        |  3|   0|    3|          0|
    |buf_V_27_load_reg_1191                                                        |  3|   0|    3|          0|
    |buf_V_28_load_reg_1196                                                        |  3|   0|    3|          0|
    |buf_V_29_load_reg_1201                                                        |  3|   0|    3|          0|
    |buf_V_2_load_reg_1066                                                         |  3|   0|    3|          0|
    |buf_V_30_load_reg_1206                                                        |  3|   0|    3|          0|
    |buf_V_31_load_reg_1211                                                        |  3|   0|    3|          0|
    |buf_V_3_load_reg_1071                                                         |  3|   0|    3|          0|
    |buf_V_4_load_reg_1076                                                         |  3|   0|    3|          0|
    |buf_V_5_load_reg_1081                                                         |  3|   0|    3|          0|
    |buf_V_6_load_reg_1086                                                         |  3|   0|    3|          0|
    |buf_V_7_load_reg_1091                                                         |  3|   0|    3|          0|
    |buf_V_8_load_reg_1096                                                         |  3|   0|    3|          0|
    |buf_V_9_load_reg_1101                                                         |  3|   0|    3|          0|
    |buf_V_load_reg_1056                                                           |  3|   0|    3|          0|
    |grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_594_ap_start_reg  |  1|   0|    1|          0|
    |grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_700_ap_start_reg  |  1|   0|    1|          0|
    |grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_662_ap_start_reg  |  1|   0|    1|          0|
    |indvar_flatten_reg_572                                                        |  6|   0|    6|          0|
    |select_ln155_reg_886                                                          |  5|   0|    5|          0|
    |xp_reg_583                                                                    |  5|   0|    5|          0|
    |yp_2_reg_873                                                                  |  5|   0|    5|          0|
    |yp_fu_56                                                                      |  5|   0|    5|          0|
    +------------------------------------------------------------------------------+---+----+-----+-----------+
    |Total                                                                         |144|   0|  144|          0|
    +------------------------------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+-------------------------------------------------------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  |                        Source Object                        |    C Type    |
+--------------+-----+-----+------------+-------------------------------------------------------------+--------------+
|ap_clk        |   in|    1|  ap_ctrl_hs|  StreamingMaxPool_Precision<52u, 2u, 32u, ap_uint<3>, 0, 96>|  return value|
|ap_rst        |   in|    1|  ap_ctrl_hs|  StreamingMaxPool_Precision<52u, 2u, 32u, ap_uint<3>, 0, 96>|  return value|
|ap_start      |   in|    1|  ap_ctrl_hs|  StreamingMaxPool_Precision<52u, 2u, 32u, ap_uint<3>, 0, 96>|  return value|
|ap_done       |  out|    1|  ap_ctrl_hs|  StreamingMaxPool_Precision<52u, 2u, 32u, ap_uint<3>, 0, 96>|  return value|
|ap_idle       |  out|    1|  ap_ctrl_hs|  StreamingMaxPool_Precision<52u, 2u, 32u, ap_uint<3>, 0, 96>|  return value|
|ap_ready      |  out|    1|  ap_ctrl_hs|  StreamingMaxPool_Precision<52u, 2u, 32u, ap_uint<3>, 0, 96>|  return value|
|in0_V_TDATA   |   in|   96|        axis|                                                        in0_V|       pointer|
|in0_V_TVALID  |   in|    1|        axis|                                                        in0_V|       pointer|
|in0_V_TREADY  |  out|    1|        axis|                                                        in0_V|       pointer|
|out_V_TDATA   |  out|   96|        axis|                                                        out_V|       pointer|
|out_V_TVALID  |  out|    1|        axis|                                                        out_V|       pointer|
|out_V_TREADY  |   in|    1|        axis|                                                        out_V|       pointer|
+--------------+-----+-----+------------+-------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 8 
5 --> 6 
6 --> 7 
7 --> 4 
8 --> 3 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.32>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%yp = alloca i32 1"   --->   Operation 9 'alloca' 'yp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (2.32ns)   --->   "%buf_V = alloca i64 1" [/media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:145]   --->   Operation 10 'alloca' 'buf_V' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 26> <RAM>
ST_1 : Operation 11 [1/1] (2.32ns)   --->   "%buf_V_1 = alloca i64 1" [/media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:145]   --->   Operation 11 'alloca' 'buf_V_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 26> <RAM>
ST_1 : Operation 12 [1/1] (2.32ns)   --->   "%buf_V_2 = alloca i64 1" [/media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:145]   --->   Operation 12 'alloca' 'buf_V_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 26> <RAM>
ST_1 : Operation 13 [1/1] (2.32ns)   --->   "%buf_V_3 = alloca i64 1" [/media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:145]   --->   Operation 13 'alloca' 'buf_V_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 26> <RAM>
ST_1 : Operation 14 [1/1] (2.32ns)   --->   "%buf_V_4 = alloca i64 1" [/media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:145]   --->   Operation 14 'alloca' 'buf_V_4' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 26> <RAM>
ST_1 : Operation 15 [1/1] (2.32ns)   --->   "%buf_V_5 = alloca i64 1" [/media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:145]   --->   Operation 15 'alloca' 'buf_V_5' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 26> <RAM>
ST_1 : Operation 16 [1/1] (2.32ns)   --->   "%buf_V_6 = alloca i64 1" [/media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:145]   --->   Operation 16 'alloca' 'buf_V_6' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 26> <RAM>
ST_1 : Operation 17 [1/1] (2.32ns)   --->   "%buf_V_7 = alloca i64 1" [/media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:145]   --->   Operation 17 'alloca' 'buf_V_7' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 26> <RAM>
ST_1 : Operation 18 [1/1] (2.32ns)   --->   "%buf_V_8 = alloca i64 1" [/media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:145]   --->   Operation 18 'alloca' 'buf_V_8' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 26> <RAM>
ST_1 : Operation 19 [1/1] (2.32ns)   --->   "%buf_V_9 = alloca i64 1" [/media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:145]   --->   Operation 19 'alloca' 'buf_V_9' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 26> <RAM>
ST_1 : Operation 20 [1/1] (2.32ns)   --->   "%buf_V_10 = alloca i64 1" [/media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:145]   --->   Operation 20 'alloca' 'buf_V_10' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 26> <RAM>
ST_1 : Operation 21 [1/1] (2.32ns)   --->   "%buf_V_11 = alloca i64 1" [/media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:145]   --->   Operation 21 'alloca' 'buf_V_11' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 26> <RAM>
ST_1 : Operation 22 [1/1] (2.32ns)   --->   "%buf_V_12 = alloca i64 1" [/media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:145]   --->   Operation 22 'alloca' 'buf_V_12' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 26> <RAM>
ST_1 : Operation 23 [1/1] (2.32ns)   --->   "%buf_V_13 = alloca i64 1" [/media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:145]   --->   Operation 23 'alloca' 'buf_V_13' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 26> <RAM>
ST_1 : Operation 24 [1/1] (2.32ns)   --->   "%buf_V_14 = alloca i64 1" [/media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:145]   --->   Operation 24 'alloca' 'buf_V_14' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 26> <RAM>
ST_1 : Operation 25 [1/1] (2.32ns)   --->   "%buf_V_15 = alloca i64 1" [/media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:145]   --->   Operation 25 'alloca' 'buf_V_15' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 26> <RAM>
ST_1 : Operation 26 [1/1] (2.32ns)   --->   "%buf_V_16 = alloca i64 1" [/media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:145]   --->   Operation 26 'alloca' 'buf_V_16' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 26> <RAM>
ST_1 : Operation 27 [1/1] (2.32ns)   --->   "%buf_V_17 = alloca i64 1" [/media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:145]   --->   Operation 27 'alloca' 'buf_V_17' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 26> <RAM>
ST_1 : Operation 28 [1/1] (2.32ns)   --->   "%buf_V_18 = alloca i64 1" [/media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:145]   --->   Operation 28 'alloca' 'buf_V_18' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 26> <RAM>
ST_1 : Operation 29 [1/1] (2.32ns)   --->   "%buf_V_19 = alloca i64 1" [/media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:145]   --->   Operation 29 'alloca' 'buf_V_19' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 26> <RAM>
ST_1 : Operation 30 [1/1] (2.32ns)   --->   "%buf_V_20 = alloca i64 1" [/media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:145]   --->   Operation 30 'alloca' 'buf_V_20' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 26> <RAM>
ST_1 : Operation 31 [1/1] (2.32ns)   --->   "%buf_V_21 = alloca i64 1" [/media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:145]   --->   Operation 31 'alloca' 'buf_V_21' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 26> <RAM>
ST_1 : Operation 32 [1/1] (2.32ns)   --->   "%buf_V_22 = alloca i64 1" [/media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:145]   --->   Operation 32 'alloca' 'buf_V_22' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 26> <RAM>
ST_1 : Operation 33 [1/1] (2.32ns)   --->   "%buf_V_23 = alloca i64 1" [/media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:145]   --->   Operation 33 'alloca' 'buf_V_23' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 26> <RAM>
ST_1 : Operation 34 [1/1] (2.32ns)   --->   "%buf_V_24 = alloca i64 1" [/media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:145]   --->   Operation 34 'alloca' 'buf_V_24' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 26> <RAM>
ST_1 : Operation 35 [1/1] (2.32ns)   --->   "%buf_V_25 = alloca i64 1" [/media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:145]   --->   Operation 35 'alloca' 'buf_V_25' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 26> <RAM>
ST_1 : Operation 36 [1/1] (2.32ns)   --->   "%buf_V_26 = alloca i64 1" [/media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:145]   --->   Operation 36 'alloca' 'buf_V_26' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 26> <RAM>
ST_1 : Operation 37 [1/1] (2.32ns)   --->   "%buf_V_27 = alloca i64 1" [/media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:145]   --->   Operation 37 'alloca' 'buf_V_27' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 26> <RAM>
ST_1 : Operation 38 [1/1] (2.32ns)   --->   "%buf_V_28 = alloca i64 1" [/media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:145]   --->   Operation 38 'alloca' 'buf_V_28' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 26> <RAM>
ST_1 : Operation 39 [1/1] (2.32ns)   --->   "%buf_V_29 = alloca i64 1" [/media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:145]   --->   Operation 39 'alloca' 'buf_V_29' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 26> <RAM>
ST_1 : Operation 40 [1/1] (2.32ns)   --->   "%buf_V_30 = alloca i64 1" [/media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:145]   --->   Operation 40 'alloca' 'buf_V_30' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 26> <RAM>
ST_1 : Operation 41 [1/1] (2.32ns)   --->   "%buf_V_31 = alloca i64 1" [/media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:145]   --->   Operation 41 'alloca' 'buf_V_31' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 26> <RAM>
ST_1 : Operation 42 [2/2] (0.00ns)   --->   "%call_ln0 = call void @StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1, i3 %buf_V, i3 %buf_V_1, i3 %buf_V_2, i3 %buf_V_3, i3 %buf_V_4, i3 %buf_V_5, i3 %buf_V_6, i3 %buf_V_7, i3 %buf_V_8, i3 %buf_V_9, i3 %buf_V_10, i3 %buf_V_11, i3 %buf_V_12, i3 %buf_V_13, i3 %buf_V_14, i3 %buf_V_15, i3 %buf_V_16, i3 %buf_V_17, i3 %buf_V_18, i3 %buf_V_19, i3 %buf_V_20, i3 %buf_V_21, i3 %buf_V_22, i3 %buf_V_23, i3 %buf_V_24, i3 %buf_V_25, i3 %buf_V_26, i3 %buf_V_27, i3 %buf_V_28, i3 %buf_V_29, i3 %buf_V_30, i3 %buf_V_31"   --->   Operation 42 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 43 [1/1] (1.58ns)   --->   "%store_ln154 = store i5 0, i5 %yp" [/media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:154]   --->   Operation 43 'store' 'store_ln154' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i96 %out_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 44 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i96 %in0_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 45 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/2] (0.00ns)   --->   "%call_ln0 = call void @StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1, i3 %buf_V, i3 %buf_V_1, i3 %buf_V_2, i3 %buf_V_3, i3 %buf_V_4, i3 %buf_V_5, i3 %buf_V_6, i3 %buf_V_7, i3 %buf_V_8, i3 %buf_V_9, i3 %buf_V_10, i3 %buf_V_11, i3 %buf_V_12, i3 %buf_V_13, i3 %buf_V_14, i3 %buf_V_15, i3 %buf_V_16, i3 %buf_V_17, i3 %buf_V_18, i3 %buf_V_19, i3 %buf_V_20, i3 %buf_V_21, i3 %buf_V_22, i3 %buf_V_23, i3 %buf_V_24, i3 %buf_V_25, i3 %buf_V_26, i3 %buf_V_27, i3 %buf_V_28, i3 %buf_V_29, i3 %buf_V_30, i3 %buf_V_31"   --->   Operation 46 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln154 = br void %VITIS_LOOP_155_4" [/media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:154]   --->   Operation 47 'br' 'br_ln154' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.78>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%yp_1 = load i5 %yp" [/media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:154]   --->   Operation 48 'load' 'yp_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (1.36ns)   --->   "%icmp_ln154 = icmp_eq  i5 %yp_1, i5 26" [/media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:154]   --->   Operation 49 'icmp' 'icmp_ln154' <Predicate = true> <Delay = 1.36> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 26, i64 26, i64 26"   --->   Operation 50 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (1.78ns)   --->   "%yp_2 = add i5 %yp_1, i5 1" [/media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:154]   --->   Operation 51 'add' 'yp_2' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln154 = br i1 %icmp_ln154, void %VITIS_LOOP_155_4.split, void %for.end95" [/media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:154]   --->   Operation 52 'br' 'br_ln154' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%specloopname_ln154 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [/media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:154]   --->   Operation 53 'specloopname' 'specloopname_ln154' <Predicate = (!icmp_ln154)> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (1.58ns)   --->   "%br_ln155 = br void %VITIS_LOOP_158_6" [/media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:155]   --->   Operation 54 'br' 'br_ln155' <Predicate = (!icmp_ln154)> <Delay = 1.58>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%ret_ln186 = ret" [/media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:186]   --->   Operation 55 'ret' 'ret_ln186' <Predicate = (icmp_ln154)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 4.90>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i6 0, void %VITIS_LOOP_155_4.split, i6 %add_ln155, void %for.inc59" [/media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:155]   --->   Operation 56 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%xp = phi i5 0, void %VITIS_LOOP_155_4.split, i5 %add_ln156, void %for.inc59" [/media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:156]   --->   Operation 57 'phi' 'xp' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (1.42ns)   --->   "%icmp_ln155 = icmp_eq  i6 %indvar_flatten, i6 52" [/media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:155]   --->   Operation 58 'icmp' 'icmp_ln155' <Predicate = true> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 59 [1/1] (1.82ns)   --->   "%add_ln155 = add i6 %indvar_flatten, i6 1" [/media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:155]   --->   Operation 59 'add' 'add_ln155' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln155 = br i1 %icmp_ln155, void %for.inc59, void %for.inc87.preheader" [/media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:155]   --->   Operation 60 'br' 'br_ln155' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (1.36ns)   --->   "%icmp_ln156 = icmp_eq  i5 %xp, i5 26" [/media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:156]   --->   Operation 61 'icmp' 'icmp_ln156' <Predicate = (!icmp_ln155)> <Delay = 1.36> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 62 [1/1] (1.21ns)   --->   "%select_ln155 = select i1 %icmp_ln156, i5 0, i5 %xp" [/media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:155]   --->   Operation 62 'select' 'select_ln155' <Predicate = (!icmp_ln155)> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln156 = zext i5 %select_ln155" [/media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:156]   --->   Operation 63 'zext' 'zext_ln156' <Predicate = (!icmp_ln155)> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%buf_V_addr = getelementptr i3 %buf_V, i64 0, i64 %zext_ln156" [/media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:156]   --->   Operation 64 'getelementptr' 'buf_V_addr' <Predicate = (!icmp_ln155)> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%buf_V_1_addr = getelementptr i3 %buf_V_1, i64 0, i64 %zext_ln156" [/media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:156]   --->   Operation 65 'getelementptr' 'buf_V_1_addr' <Predicate = (!icmp_ln155)> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%buf_V_2_addr = getelementptr i3 %buf_V_2, i64 0, i64 %zext_ln156" [/media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:156]   --->   Operation 66 'getelementptr' 'buf_V_2_addr' <Predicate = (!icmp_ln155)> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%buf_V_3_addr = getelementptr i3 %buf_V_3, i64 0, i64 %zext_ln156" [/media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:156]   --->   Operation 67 'getelementptr' 'buf_V_3_addr' <Predicate = (!icmp_ln155)> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%buf_V_4_addr = getelementptr i3 %buf_V_4, i64 0, i64 %zext_ln156" [/media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:156]   --->   Operation 68 'getelementptr' 'buf_V_4_addr' <Predicate = (!icmp_ln155)> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%buf_V_5_addr = getelementptr i3 %buf_V_5, i64 0, i64 %zext_ln156" [/media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:156]   --->   Operation 69 'getelementptr' 'buf_V_5_addr' <Predicate = (!icmp_ln155)> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%buf_V_6_addr = getelementptr i3 %buf_V_6, i64 0, i64 %zext_ln156" [/media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:156]   --->   Operation 70 'getelementptr' 'buf_V_6_addr' <Predicate = (!icmp_ln155)> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%buf_V_7_addr = getelementptr i3 %buf_V_7, i64 0, i64 %zext_ln156" [/media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:156]   --->   Operation 71 'getelementptr' 'buf_V_7_addr' <Predicate = (!icmp_ln155)> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%buf_V_8_addr = getelementptr i3 %buf_V_8, i64 0, i64 %zext_ln156" [/media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:156]   --->   Operation 72 'getelementptr' 'buf_V_8_addr' <Predicate = (!icmp_ln155)> <Delay = 0.00>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%buf_V_9_addr = getelementptr i3 %buf_V_9, i64 0, i64 %zext_ln156" [/media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:156]   --->   Operation 73 'getelementptr' 'buf_V_9_addr' <Predicate = (!icmp_ln155)> <Delay = 0.00>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%buf_V_10_addr = getelementptr i3 %buf_V_10, i64 0, i64 %zext_ln156" [/media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:156]   --->   Operation 74 'getelementptr' 'buf_V_10_addr' <Predicate = (!icmp_ln155)> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "%buf_V_11_addr = getelementptr i3 %buf_V_11, i64 0, i64 %zext_ln156" [/media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:156]   --->   Operation 75 'getelementptr' 'buf_V_11_addr' <Predicate = (!icmp_ln155)> <Delay = 0.00>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%buf_V_12_addr = getelementptr i3 %buf_V_12, i64 0, i64 %zext_ln156" [/media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:156]   --->   Operation 76 'getelementptr' 'buf_V_12_addr' <Predicate = (!icmp_ln155)> <Delay = 0.00>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%buf_V_13_addr = getelementptr i3 %buf_V_13, i64 0, i64 %zext_ln156" [/media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:156]   --->   Operation 77 'getelementptr' 'buf_V_13_addr' <Predicate = (!icmp_ln155)> <Delay = 0.00>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "%buf_V_14_addr = getelementptr i3 %buf_V_14, i64 0, i64 %zext_ln156" [/media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:156]   --->   Operation 78 'getelementptr' 'buf_V_14_addr' <Predicate = (!icmp_ln155)> <Delay = 0.00>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "%buf_V_15_addr = getelementptr i3 %buf_V_15, i64 0, i64 %zext_ln156" [/media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:156]   --->   Operation 79 'getelementptr' 'buf_V_15_addr' <Predicate = (!icmp_ln155)> <Delay = 0.00>
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "%buf_V_16_addr = getelementptr i3 %buf_V_16, i64 0, i64 %zext_ln156" [/media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:156]   --->   Operation 80 'getelementptr' 'buf_V_16_addr' <Predicate = (!icmp_ln155)> <Delay = 0.00>
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "%buf_V_17_addr = getelementptr i3 %buf_V_17, i64 0, i64 %zext_ln156" [/media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:156]   --->   Operation 81 'getelementptr' 'buf_V_17_addr' <Predicate = (!icmp_ln155)> <Delay = 0.00>
ST_4 : Operation 82 [1/1] (0.00ns)   --->   "%buf_V_18_addr = getelementptr i3 %buf_V_18, i64 0, i64 %zext_ln156" [/media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:156]   --->   Operation 82 'getelementptr' 'buf_V_18_addr' <Predicate = (!icmp_ln155)> <Delay = 0.00>
ST_4 : Operation 83 [1/1] (0.00ns)   --->   "%buf_V_19_addr = getelementptr i3 %buf_V_19, i64 0, i64 %zext_ln156" [/media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:156]   --->   Operation 83 'getelementptr' 'buf_V_19_addr' <Predicate = (!icmp_ln155)> <Delay = 0.00>
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "%buf_V_20_addr = getelementptr i3 %buf_V_20, i64 0, i64 %zext_ln156" [/media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:156]   --->   Operation 84 'getelementptr' 'buf_V_20_addr' <Predicate = (!icmp_ln155)> <Delay = 0.00>
ST_4 : Operation 85 [1/1] (0.00ns)   --->   "%buf_V_21_addr = getelementptr i3 %buf_V_21, i64 0, i64 %zext_ln156" [/media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:156]   --->   Operation 85 'getelementptr' 'buf_V_21_addr' <Predicate = (!icmp_ln155)> <Delay = 0.00>
ST_4 : Operation 86 [1/1] (0.00ns)   --->   "%buf_V_22_addr = getelementptr i3 %buf_V_22, i64 0, i64 %zext_ln156" [/media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:156]   --->   Operation 86 'getelementptr' 'buf_V_22_addr' <Predicate = (!icmp_ln155)> <Delay = 0.00>
ST_4 : Operation 87 [1/1] (0.00ns)   --->   "%buf_V_23_addr = getelementptr i3 %buf_V_23, i64 0, i64 %zext_ln156" [/media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:156]   --->   Operation 87 'getelementptr' 'buf_V_23_addr' <Predicate = (!icmp_ln155)> <Delay = 0.00>
ST_4 : Operation 88 [1/1] (0.00ns)   --->   "%buf_V_24_addr = getelementptr i3 %buf_V_24, i64 0, i64 %zext_ln156" [/media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:156]   --->   Operation 88 'getelementptr' 'buf_V_24_addr' <Predicate = (!icmp_ln155)> <Delay = 0.00>
ST_4 : Operation 89 [1/1] (0.00ns)   --->   "%buf_V_25_addr = getelementptr i3 %buf_V_25, i64 0, i64 %zext_ln156" [/media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:156]   --->   Operation 89 'getelementptr' 'buf_V_25_addr' <Predicate = (!icmp_ln155)> <Delay = 0.00>
ST_4 : Operation 90 [1/1] (0.00ns)   --->   "%buf_V_26_addr = getelementptr i3 %buf_V_26, i64 0, i64 %zext_ln156" [/media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:156]   --->   Operation 90 'getelementptr' 'buf_V_26_addr' <Predicate = (!icmp_ln155)> <Delay = 0.00>
ST_4 : Operation 91 [1/1] (0.00ns)   --->   "%buf_V_27_addr = getelementptr i3 %buf_V_27, i64 0, i64 %zext_ln156" [/media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:156]   --->   Operation 91 'getelementptr' 'buf_V_27_addr' <Predicate = (!icmp_ln155)> <Delay = 0.00>
ST_4 : Operation 92 [1/1] (0.00ns)   --->   "%buf_V_28_addr = getelementptr i3 %buf_V_28, i64 0, i64 %zext_ln156" [/media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:156]   --->   Operation 92 'getelementptr' 'buf_V_28_addr' <Predicate = (!icmp_ln155)> <Delay = 0.00>
ST_4 : Operation 93 [1/1] (0.00ns)   --->   "%buf_V_29_addr = getelementptr i3 %buf_V_29, i64 0, i64 %zext_ln156" [/media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:156]   --->   Operation 93 'getelementptr' 'buf_V_29_addr' <Predicate = (!icmp_ln155)> <Delay = 0.00>
ST_4 : Operation 94 [1/1] (0.00ns)   --->   "%buf_V_30_addr = getelementptr i3 %buf_V_30, i64 0, i64 %zext_ln156" [/media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:156]   --->   Operation 94 'getelementptr' 'buf_V_30_addr' <Predicate = (!icmp_ln155)> <Delay = 0.00>
ST_4 : Operation 95 [1/1] (0.00ns)   --->   "%buf_V_31_addr = getelementptr i3 %buf_V_31, i64 0, i64 %zext_ln156" [/media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:156]   --->   Operation 95 'getelementptr' 'buf_V_31_addr' <Predicate = (!icmp_ln155)> <Delay = 0.00>
ST_4 : Operation 96 [2/2] (2.32ns)   --->   "%buf_V_load = load i5 %buf_V_addr" [/media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:168]   --->   Operation 96 'load' 'buf_V_load' <Predicate = (!icmp_ln155)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 26> <RAM>
ST_4 : Operation 97 [2/2] (2.32ns)   --->   "%buf_V_1_load = load i5 %buf_V_1_addr" [/media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:168]   --->   Operation 97 'load' 'buf_V_1_load' <Predicate = (!icmp_ln155)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 26> <RAM>
ST_4 : Operation 98 [2/2] (2.32ns)   --->   "%buf_V_2_load = load i5 %buf_V_2_addr" [/media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:168]   --->   Operation 98 'load' 'buf_V_2_load' <Predicate = (!icmp_ln155)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 26> <RAM>
ST_4 : Operation 99 [2/2] (2.32ns)   --->   "%buf_V_3_load = load i5 %buf_V_3_addr" [/media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:168]   --->   Operation 99 'load' 'buf_V_3_load' <Predicate = (!icmp_ln155)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 26> <RAM>
ST_4 : Operation 100 [2/2] (2.32ns)   --->   "%buf_V_4_load = load i5 %buf_V_4_addr" [/media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:168]   --->   Operation 100 'load' 'buf_V_4_load' <Predicate = (!icmp_ln155)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 26> <RAM>
ST_4 : Operation 101 [2/2] (2.32ns)   --->   "%buf_V_5_load = load i5 %buf_V_5_addr" [/media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:168]   --->   Operation 101 'load' 'buf_V_5_load' <Predicate = (!icmp_ln155)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 26> <RAM>
ST_4 : Operation 102 [2/2] (2.32ns)   --->   "%buf_V_6_load = load i5 %buf_V_6_addr" [/media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:168]   --->   Operation 102 'load' 'buf_V_6_load' <Predicate = (!icmp_ln155)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 26> <RAM>
ST_4 : Operation 103 [2/2] (2.32ns)   --->   "%buf_V_7_load = load i5 %buf_V_7_addr" [/media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:168]   --->   Operation 103 'load' 'buf_V_7_load' <Predicate = (!icmp_ln155)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 26> <RAM>
ST_4 : Operation 104 [2/2] (2.32ns)   --->   "%buf_V_8_load = load i5 %buf_V_8_addr" [/media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:168]   --->   Operation 104 'load' 'buf_V_8_load' <Predicate = (!icmp_ln155)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 26> <RAM>
ST_4 : Operation 105 [2/2] (2.32ns)   --->   "%buf_V_9_load = load i5 %buf_V_9_addr" [/media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:168]   --->   Operation 105 'load' 'buf_V_9_load' <Predicate = (!icmp_ln155)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 26> <RAM>
ST_4 : Operation 106 [2/2] (2.32ns)   --->   "%buf_V_10_load = load i5 %buf_V_10_addr" [/media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:168]   --->   Operation 106 'load' 'buf_V_10_load' <Predicate = (!icmp_ln155)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 26> <RAM>
ST_4 : Operation 107 [2/2] (2.32ns)   --->   "%buf_V_11_load = load i5 %buf_V_11_addr" [/media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:168]   --->   Operation 107 'load' 'buf_V_11_load' <Predicate = (!icmp_ln155)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 26> <RAM>
ST_4 : Operation 108 [2/2] (2.32ns)   --->   "%buf_V_12_load = load i5 %buf_V_12_addr" [/media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:168]   --->   Operation 108 'load' 'buf_V_12_load' <Predicate = (!icmp_ln155)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 26> <RAM>
ST_4 : Operation 109 [2/2] (2.32ns)   --->   "%buf_V_13_load = load i5 %buf_V_13_addr" [/media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:168]   --->   Operation 109 'load' 'buf_V_13_load' <Predicate = (!icmp_ln155)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 26> <RAM>
ST_4 : Operation 110 [2/2] (2.32ns)   --->   "%buf_V_14_load = load i5 %buf_V_14_addr" [/media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:168]   --->   Operation 110 'load' 'buf_V_14_load' <Predicate = (!icmp_ln155)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 26> <RAM>
ST_4 : Operation 111 [2/2] (2.32ns)   --->   "%buf_V_15_load = load i5 %buf_V_15_addr" [/media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:168]   --->   Operation 111 'load' 'buf_V_15_load' <Predicate = (!icmp_ln155)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 26> <RAM>
ST_4 : Operation 112 [2/2] (2.32ns)   --->   "%buf_V_16_load = load i5 %buf_V_16_addr" [/media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:168]   --->   Operation 112 'load' 'buf_V_16_load' <Predicate = (!icmp_ln155)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 26> <RAM>
ST_4 : Operation 113 [2/2] (2.32ns)   --->   "%buf_V_17_load = load i5 %buf_V_17_addr" [/media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:168]   --->   Operation 113 'load' 'buf_V_17_load' <Predicate = (!icmp_ln155)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 26> <RAM>
ST_4 : Operation 114 [2/2] (2.32ns)   --->   "%buf_V_18_load = load i5 %buf_V_18_addr" [/media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:168]   --->   Operation 114 'load' 'buf_V_18_load' <Predicate = (!icmp_ln155)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 26> <RAM>
ST_4 : Operation 115 [2/2] (2.32ns)   --->   "%buf_V_19_load = load i5 %buf_V_19_addr" [/media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:168]   --->   Operation 115 'load' 'buf_V_19_load' <Predicate = (!icmp_ln155)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 26> <RAM>
ST_4 : Operation 116 [2/2] (2.32ns)   --->   "%buf_V_20_load = load i5 %buf_V_20_addr" [/media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:168]   --->   Operation 116 'load' 'buf_V_20_load' <Predicate = (!icmp_ln155)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 26> <RAM>
ST_4 : Operation 117 [2/2] (2.32ns)   --->   "%buf_V_21_load = load i5 %buf_V_21_addr" [/media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:168]   --->   Operation 117 'load' 'buf_V_21_load' <Predicate = (!icmp_ln155)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 26> <RAM>
ST_4 : Operation 118 [2/2] (2.32ns)   --->   "%buf_V_22_load = load i5 %buf_V_22_addr" [/media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:168]   --->   Operation 118 'load' 'buf_V_22_load' <Predicate = (!icmp_ln155)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 26> <RAM>
ST_4 : Operation 119 [2/2] (2.32ns)   --->   "%buf_V_23_load = load i5 %buf_V_23_addr" [/media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:168]   --->   Operation 119 'load' 'buf_V_23_load' <Predicate = (!icmp_ln155)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 26> <RAM>
ST_4 : Operation 120 [2/2] (2.32ns)   --->   "%buf_V_24_load = load i5 %buf_V_24_addr" [/media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:168]   --->   Operation 120 'load' 'buf_V_24_load' <Predicate = (!icmp_ln155)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 26> <RAM>
ST_4 : Operation 121 [2/2] (2.32ns)   --->   "%buf_V_25_load = load i5 %buf_V_25_addr" [/media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:168]   --->   Operation 121 'load' 'buf_V_25_load' <Predicate = (!icmp_ln155)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 26> <RAM>
ST_4 : Operation 122 [2/2] (2.32ns)   --->   "%buf_V_26_load = load i5 %buf_V_26_addr" [/media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:168]   --->   Operation 122 'load' 'buf_V_26_load' <Predicate = (!icmp_ln155)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 26> <RAM>
ST_4 : Operation 123 [2/2] (2.32ns)   --->   "%buf_V_27_load = load i5 %buf_V_27_addr" [/media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:168]   --->   Operation 123 'load' 'buf_V_27_load' <Predicate = (!icmp_ln155)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 26> <RAM>
ST_4 : Operation 124 [2/2] (2.32ns)   --->   "%buf_V_28_load = load i5 %buf_V_28_addr" [/media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:168]   --->   Operation 124 'load' 'buf_V_28_load' <Predicate = (!icmp_ln155)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 26> <RAM>
ST_4 : Operation 125 [2/2] (2.32ns)   --->   "%buf_V_29_load = load i5 %buf_V_29_addr" [/media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:168]   --->   Operation 125 'load' 'buf_V_29_load' <Predicate = (!icmp_ln155)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 26> <RAM>
ST_4 : Operation 126 [2/2] (2.32ns)   --->   "%buf_V_30_load = load i5 %buf_V_30_addr" [/media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:168]   --->   Operation 126 'load' 'buf_V_30_load' <Predicate = (!icmp_ln155)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 26> <RAM>
ST_4 : Operation 127 [2/2] (2.32ns)   --->   "%buf_V_31_load = load i5 %buf_V_31_addr" [/media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:168]   --->   Operation 127 'load' 'buf_V_31_load' <Predicate = (!icmp_ln155)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 26> <RAM>
ST_4 : Operation 128 [1/1] (0.00ns)   --->   "%empty_140 = wait i32 @_ssdm_op_Wait"   --->   Operation 128 'wait' 'empty_140' <Predicate = (!icmp_ln155)> <Delay = 0.00>
ST_4 : Operation 129 [1/1] (1.78ns)   --->   "%add_ln156 = add i5 %select_ln155, i5 1" [/media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:156]   --->   Operation 129 'add' 'add_ln156' <Predicate = (!icmp_ln155)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 130 [1/1] (0.00ns)   --->   "%empty_138 = wait i32 @_ssdm_op_Wait"   --->   Operation 130 'wait' 'empty_138' <Predicate = (icmp_ln155)> <Delay = 0.00>
ST_4 : Operation 131 [2/2] (0.00ns)   --->   "%call_ln0 = call void @StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8, i3 %buf_V, i3 %buf_V_1, i3 %buf_V_2, i3 %buf_V_3, i3 %buf_V_4, i3 %buf_V_5, i3 %buf_V_6, i3 %buf_V_7, i3 %buf_V_8, i3 %buf_V_9, i3 %buf_V_10, i3 %buf_V_11, i3 %buf_V_12, i3 %buf_V_13, i3 %buf_V_14, i3 %buf_V_15, i3 %buf_V_16, i3 %buf_V_17, i3 %buf_V_18, i3 %buf_V_19, i3 %buf_V_20, i3 %buf_V_21, i3 %buf_V_22, i3 %buf_V_23, i3 %buf_V_24, i3 %buf_V_25, i3 %buf_V_26, i3 %buf_V_27, i3 %buf_V_28, i3 %buf_V_29, i3 %buf_V_30, i3 %buf_V_31, i96 %out_V"   --->   Operation 131 'call' 'call_ln0' <Predicate = (icmp_ln155)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 132 [1/1] (1.58ns)   --->   "%store_ln154 = store i5 %yp_2, i5 %yp" [/media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:154]   --->   Operation 132 'store' 'store_ln154' <Predicate = (icmp_ln155)> <Delay = 1.58>

State 5 <SV = 4> <Delay = 2.32>
ST_5 : Operation 133 [1/2] (2.32ns)   --->   "%buf_V_load = load i5 %buf_V_addr" [/media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:168]   --->   Operation 133 'load' 'buf_V_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 26> <RAM>
ST_5 : Operation 134 [1/2] (2.32ns)   --->   "%buf_V_1_load = load i5 %buf_V_1_addr" [/media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:168]   --->   Operation 134 'load' 'buf_V_1_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 26> <RAM>
ST_5 : Operation 135 [1/2] (2.32ns)   --->   "%buf_V_2_load = load i5 %buf_V_2_addr" [/media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:168]   --->   Operation 135 'load' 'buf_V_2_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 26> <RAM>
ST_5 : Operation 136 [1/2] (2.32ns)   --->   "%buf_V_3_load = load i5 %buf_V_3_addr" [/media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:168]   --->   Operation 136 'load' 'buf_V_3_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 26> <RAM>
ST_5 : Operation 137 [1/2] (2.32ns)   --->   "%buf_V_4_load = load i5 %buf_V_4_addr" [/media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:168]   --->   Operation 137 'load' 'buf_V_4_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 26> <RAM>
ST_5 : Operation 138 [1/2] (2.32ns)   --->   "%buf_V_5_load = load i5 %buf_V_5_addr" [/media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:168]   --->   Operation 138 'load' 'buf_V_5_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 26> <RAM>
ST_5 : Operation 139 [1/2] (2.32ns)   --->   "%buf_V_6_load = load i5 %buf_V_6_addr" [/media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:168]   --->   Operation 139 'load' 'buf_V_6_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 26> <RAM>
ST_5 : Operation 140 [1/2] (2.32ns)   --->   "%buf_V_7_load = load i5 %buf_V_7_addr" [/media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:168]   --->   Operation 140 'load' 'buf_V_7_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 26> <RAM>
ST_5 : Operation 141 [1/2] (2.32ns)   --->   "%buf_V_8_load = load i5 %buf_V_8_addr" [/media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:168]   --->   Operation 141 'load' 'buf_V_8_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 26> <RAM>
ST_5 : Operation 142 [1/2] (2.32ns)   --->   "%buf_V_9_load = load i5 %buf_V_9_addr" [/media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:168]   --->   Operation 142 'load' 'buf_V_9_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 26> <RAM>
ST_5 : Operation 143 [1/2] (2.32ns)   --->   "%buf_V_10_load = load i5 %buf_V_10_addr" [/media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:168]   --->   Operation 143 'load' 'buf_V_10_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 26> <RAM>
ST_5 : Operation 144 [1/2] (2.32ns)   --->   "%buf_V_11_load = load i5 %buf_V_11_addr" [/media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:168]   --->   Operation 144 'load' 'buf_V_11_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 26> <RAM>
ST_5 : Operation 145 [1/2] (2.32ns)   --->   "%buf_V_12_load = load i5 %buf_V_12_addr" [/media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:168]   --->   Operation 145 'load' 'buf_V_12_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 26> <RAM>
ST_5 : Operation 146 [1/2] (2.32ns)   --->   "%buf_V_13_load = load i5 %buf_V_13_addr" [/media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:168]   --->   Operation 146 'load' 'buf_V_13_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 26> <RAM>
ST_5 : Operation 147 [1/2] (2.32ns)   --->   "%buf_V_14_load = load i5 %buf_V_14_addr" [/media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:168]   --->   Operation 147 'load' 'buf_V_14_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 26> <RAM>
ST_5 : Operation 148 [1/2] (2.32ns)   --->   "%buf_V_15_load = load i5 %buf_V_15_addr" [/media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:168]   --->   Operation 148 'load' 'buf_V_15_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 26> <RAM>
ST_5 : Operation 149 [1/2] (2.32ns)   --->   "%buf_V_16_load = load i5 %buf_V_16_addr" [/media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:168]   --->   Operation 149 'load' 'buf_V_16_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 26> <RAM>
ST_5 : Operation 150 [1/2] (2.32ns)   --->   "%buf_V_17_load = load i5 %buf_V_17_addr" [/media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:168]   --->   Operation 150 'load' 'buf_V_17_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 26> <RAM>
ST_5 : Operation 151 [1/2] (2.32ns)   --->   "%buf_V_18_load = load i5 %buf_V_18_addr" [/media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:168]   --->   Operation 151 'load' 'buf_V_18_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 26> <RAM>
ST_5 : Operation 152 [1/2] (2.32ns)   --->   "%buf_V_19_load = load i5 %buf_V_19_addr" [/media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:168]   --->   Operation 152 'load' 'buf_V_19_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 26> <RAM>
ST_5 : Operation 153 [1/2] (2.32ns)   --->   "%buf_V_20_load = load i5 %buf_V_20_addr" [/media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:168]   --->   Operation 153 'load' 'buf_V_20_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 26> <RAM>
ST_5 : Operation 154 [1/2] (2.32ns)   --->   "%buf_V_21_load = load i5 %buf_V_21_addr" [/media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:168]   --->   Operation 154 'load' 'buf_V_21_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 26> <RAM>
ST_5 : Operation 155 [1/2] (2.32ns)   --->   "%buf_V_22_load = load i5 %buf_V_22_addr" [/media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:168]   --->   Operation 155 'load' 'buf_V_22_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 26> <RAM>
ST_5 : Operation 156 [1/2] (2.32ns)   --->   "%buf_V_23_load = load i5 %buf_V_23_addr" [/media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:168]   --->   Operation 156 'load' 'buf_V_23_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 26> <RAM>
ST_5 : Operation 157 [1/2] (2.32ns)   --->   "%buf_V_24_load = load i5 %buf_V_24_addr" [/media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:168]   --->   Operation 157 'load' 'buf_V_24_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 26> <RAM>
ST_5 : Operation 158 [1/2] (2.32ns)   --->   "%buf_V_25_load = load i5 %buf_V_25_addr" [/media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:168]   --->   Operation 158 'load' 'buf_V_25_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 26> <RAM>
ST_5 : Operation 159 [1/2] (2.32ns)   --->   "%buf_V_26_load = load i5 %buf_V_26_addr" [/media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:168]   --->   Operation 159 'load' 'buf_V_26_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 26> <RAM>
ST_5 : Operation 160 [1/2] (2.32ns)   --->   "%buf_V_27_load = load i5 %buf_V_27_addr" [/media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:168]   --->   Operation 160 'load' 'buf_V_27_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 26> <RAM>
ST_5 : Operation 161 [1/2] (2.32ns)   --->   "%buf_V_28_load = load i5 %buf_V_28_addr" [/media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:168]   --->   Operation 161 'load' 'buf_V_28_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 26> <RAM>
ST_5 : Operation 162 [1/2] (2.32ns)   --->   "%buf_V_29_load = load i5 %buf_V_29_addr" [/media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:168]   --->   Operation 162 'load' 'buf_V_29_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 26> <RAM>
ST_5 : Operation 163 [1/2] (2.32ns)   --->   "%buf_V_30_load = load i5 %buf_V_30_addr" [/media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:168]   --->   Operation 163 'load' 'buf_V_30_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 26> <RAM>
ST_5 : Operation 164 [1/2] (2.32ns)   --->   "%buf_V_31_load = load i5 %buf_V_31_addr" [/media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:168]   --->   Operation 164 'load' 'buf_V_31_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 26> <RAM>

State 6 <SV = 5> <Delay = 6.02>
ST_6 : Operation 165 [2/2] (6.02ns)   --->   "%call_ln168 = call void @StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6, i3 %buf_V_31_load, i3 %buf_V_30_load, i3 %buf_V_29_load, i3 %buf_V_28_load, i3 %buf_V_27_load, i3 %buf_V_26_load, i3 %buf_V_25_load, i3 %buf_V_24_load, i3 %buf_V_23_load, i3 %buf_V_22_load, i3 %buf_V_21_load, i3 %buf_V_20_load, i3 %buf_V_19_load, i3 %buf_V_18_load, i3 %buf_V_17_load, i3 %buf_V_16_load, i3 %buf_V_15_load, i3 %buf_V_14_load, i3 %buf_V_13_load, i3 %buf_V_12_load, i3 %buf_V_11_load, i3 %buf_V_10_load, i3 %buf_V_9_load, i3 %buf_V_8_load, i3 %buf_V_7_load, i3 %buf_V_6_load, i3 %buf_V_5_load, i3 %buf_V_4_load, i3 %buf_V_3_load, i3 %buf_V_2_load, i3 %buf_V_1_load, i3 %buf_V_load, i3 %buf_V_31, i5 %select_ln155, i3 %buf_V_30, i3 %buf_V_29, i3 %buf_V_28, i3 %buf_V_27, i3 %buf_V_26, i3 %buf_V_25, i3 %buf_V_24, i3 %buf_V_23, i3 %buf_V_22, i3 %buf_V_21, i3 %buf_V_20, i3 %buf_V_19, i3 %buf_V_18, i3 %buf_V_17, i3 %buf_V_16, i3 %buf_V_15, i3 %buf_V_14, i3 %buf_V_13, i3 %buf_V_12, i3 %buf_V_11, i3 %buf_V_10, i3 %buf_V_9, i3 %buf_V_8, i3 %buf_V_7, i3 %buf_V_6, i3 %buf_V_5, i3 %buf_V_4, i3 %buf_V_3, i3 %buf_V_2, i3 %buf_V_1, i3 %buf_V, i96 %in0_V" [/media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:168]   --->   Operation 165 'call' 'call_ln168' <Predicate = true> <Delay = 6.02> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 166 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_155_4_VITIS_LOOP_156_5_str"   --->   Operation 166 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 167 [1/1] (0.00ns)   --->   "%empty_139 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 52, i64 52, i64 52"   --->   Operation 167 'speclooptripcount' 'empty_139' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 168 [1/1] (0.00ns)   --->   "%specloopname_ln156 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [/media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:156]   --->   Operation 168 'specloopname' 'specloopname_ln156' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 169 [1/2] (0.00ns)   --->   "%call_ln168 = call void @StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6, i3 %buf_V_31_load, i3 %buf_V_30_load, i3 %buf_V_29_load, i3 %buf_V_28_load, i3 %buf_V_27_load, i3 %buf_V_26_load, i3 %buf_V_25_load, i3 %buf_V_24_load, i3 %buf_V_23_load, i3 %buf_V_22_load, i3 %buf_V_21_load, i3 %buf_V_20_load, i3 %buf_V_19_load, i3 %buf_V_18_load, i3 %buf_V_17_load, i3 %buf_V_16_load, i3 %buf_V_15_load, i3 %buf_V_14_load, i3 %buf_V_13_load, i3 %buf_V_12_load, i3 %buf_V_11_load, i3 %buf_V_10_load, i3 %buf_V_9_load, i3 %buf_V_8_load, i3 %buf_V_7_load, i3 %buf_V_6_load, i3 %buf_V_5_load, i3 %buf_V_4_load, i3 %buf_V_3_load, i3 %buf_V_2_load, i3 %buf_V_1_load, i3 %buf_V_load, i3 %buf_V_31, i5 %select_ln155, i3 %buf_V_30, i3 %buf_V_29, i3 %buf_V_28, i3 %buf_V_27, i3 %buf_V_26, i3 %buf_V_25, i3 %buf_V_24, i3 %buf_V_23, i3 %buf_V_22, i3 %buf_V_21, i3 %buf_V_20, i3 %buf_V_19, i3 %buf_V_18, i3 %buf_V_17, i3 %buf_V_16, i3 %buf_V_15, i3 %buf_V_14, i3 %buf_V_13, i3 %buf_V_12, i3 %buf_V_11, i3 %buf_V_10, i3 %buf_V_9, i3 %buf_V_8, i3 %buf_V_7, i3 %buf_V_6, i3 %buf_V_5, i3 %buf_V_4, i3 %buf_V_3, i3 %buf_V_2, i3 %buf_V_1, i3 %buf_V, i96 %in0_V" [/media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:168]   --->   Operation 169 'call' 'call_ln168' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 170 [1/1] (0.00ns)   --->   "%br_ln156 = br void %VITIS_LOOP_158_6" [/media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:156]   --->   Operation 170 'br' 'br_ln156' <Predicate = true> <Delay = 0.00>

State 8 <SV = 4> <Delay = 2.32>
ST_8 : Operation 171 [1/2] (2.32ns)   --->   "%call_ln0 = call void @StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8, i3 %buf_V, i3 %buf_V_1, i3 %buf_V_2, i3 %buf_V_3, i3 %buf_V_4, i3 %buf_V_5, i3 %buf_V_6, i3 %buf_V_7, i3 %buf_V_8, i3 %buf_V_9, i3 %buf_V_10, i3 %buf_V_11, i3 %buf_V_12, i3 %buf_V_13, i3 %buf_V_14, i3 %buf_V_15, i3 %buf_V_16, i3 %buf_V_17, i3 %buf_V_18, i3 %buf_V_19, i3 %buf_V_20, i3 %buf_V_21, i3 %buf_V_22, i3 %buf_V_23, i3 %buf_V_24, i3 %buf_V_25, i3 %buf_V_26, i3 %buf_V_27, i3 %buf_V_28, i3 %buf_V_29, i3 %buf_V_30, i3 %buf_V_31, i96 %out_V"   --->   Operation 171 'call' 'call_ln0' <Predicate = true> <Delay = 2.32> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 172 [1/1] (0.00ns)   --->   "%br_ln154 = br void %VITIS_LOOP_155_4" [/media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:154]   --->   Operation 172 'br' 'br_ln154' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
yp                 (alloca           ) [ 011111111]
buf_V              (alloca           ) [ 001111111]
buf_V_1            (alloca           ) [ 001111111]
buf_V_2            (alloca           ) [ 001111111]
buf_V_3            (alloca           ) [ 001111111]
buf_V_4            (alloca           ) [ 001111111]
buf_V_5            (alloca           ) [ 001111111]
buf_V_6            (alloca           ) [ 001111111]
buf_V_7            (alloca           ) [ 001111111]
buf_V_8            (alloca           ) [ 001111111]
buf_V_9            (alloca           ) [ 001111111]
buf_V_10           (alloca           ) [ 001111111]
buf_V_11           (alloca           ) [ 001111111]
buf_V_12           (alloca           ) [ 001111111]
buf_V_13           (alloca           ) [ 001111111]
buf_V_14           (alloca           ) [ 001111111]
buf_V_15           (alloca           ) [ 001111111]
buf_V_16           (alloca           ) [ 001111111]
buf_V_17           (alloca           ) [ 001111111]
buf_V_18           (alloca           ) [ 001111111]
buf_V_19           (alloca           ) [ 001111111]
buf_V_20           (alloca           ) [ 001111111]
buf_V_21           (alloca           ) [ 001111111]
buf_V_22           (alloca           ) [ 001111111]
buf_V_23           (alloca           ) [ 001111111]
buf_V_24           (alloca           ) [ 001111111]
buf_V_25           (alloca           ) [ 001111111]
buf_V_26           (alloca           ) [ 001111111]
buf_V_27           (alloca           ) [ 001111111]
buf_V_28           (alloca           ) [ 001111111]
buf_V_29           (alloca           ) [ 001111111]
buf_V_30           (alloca           ) [ 001111111]
buf_V_31           (alloca           ) [ 001111111]
store_ln154        (store            ) [ 000000000]
specinterface_ln0  (specinterface    ) [ 000000000]
specinterface_ln0  (specinterface    ) [ 000000000]
call_ln0           (call             ) [ 000000000]
br_ln154           (br               ) [ 000000000]
yp_1               (load             ) [ 000000000]
icmp_ln154         (icmp             ) [ 000111111]
empty              (speclooptripcount) [ 000000000]
yp_2               (add              ) [ 000011110]
br_ln154           (br               ) [ 000000000]
specloopname_ln154 (specloopname     ) [ 000000000]
br_ln155           (br               ) [ 000111111]
ret_ln186          (ret              ) [ 000000000]
indvar_flatten     (phi              ) [ 000010000]
xp                 (phi              ) [ 000010000]
icmp_ln155         (icmp             ) [ 000111111]
add_ln155          (add              ) [ 000111111]
br_ln155           (br               ) [ 000000000]
icmp_ln156         (icmp             ) [ 000000000]
select_ln155       (select           ) [ 000001110]
zext_ln156         (zext             ) [ 000000000]
buf_V_addr         (getelementptr    ) [ 000001000]
buf_V_1_addr       (getelementptr    ) [ 000001000]
buf_V_2_addr       (getelementptr    ) [ 000001000]
buf_V_3_addr       (getelementptr    ) [ 000001000]
buf_V_4_addr       (getelementptr    ) [ 000001000]
buf_V_5_addr       (getelementptr    ) [ 000001000]
buf_V_6_addr       (getelementptr    ) [ 000001000]
buf_V_7_addr       (getelementptr    ) [ 000001000]
buf_V_8_addr       (getelementptr    ) [ 000001000]
buf_V_9_addr       (getelementptr    ) [ 000001000]
buf_V_10_addr      (getelementptr    ) [ 000001000]
buf_V_11_addr      (getelementptr    ) [ 000001000]
buf_V_12_addr      (getelementptr    ) [ 000001000]
buf_V_13_addr      (getelementptr    ) [ 000001000]
buf_V_14_addr      (getelementptr    ) [ 000001000]
buf_V_15_addr      (getelementptr    ) [ 000001000]
buf_V_16_addr      (getelementptr    ) [ 000001000]
buf_V_17_addr      (getelementptr    ) [ 000001000]
buf_V_18_addr      (getelementptr    ) [ 000001000]
buf_V_19_addr      (getelementptr    ) [ 000001000]
buf_V_20_addr      (getelementptr    ) [ 000001000]
buf_V_21_addr      (getelementptr    ) [ 000001000]
buf_V_22_addr      (getelementptr    ) [ 000001000]
buf_V_23_addr      (getelementptr    ) [ 000001000]
buf_V_24_addr      (getelementptr    ) [ 000001000]
buf_V_25_addr      (getelementptr    ) [ 000001000]
buf_V_26_addr      (getelementptr    ) [ 000001000]
buf_V_27_addr      (getelementptr    ) [ 000001000]
buf_V_28_addr      (getelementptr    ) [ 000001000]
buf_V_29_addr      (getelementptr    ) [ 000001000]
buf_V_30_addr      (getelementptr    ) [ 000001000]
buf_V_31_addr      (getelementptr    ) [ 000001000]
empty_140          (wait             ) [ 000000000]
add_ln156          (add              ) [ 000111111]
empty_138          (wait             ) [ 000000000]
store_ln154        (store            ) [ 000000000]
buf_V_load         (load             ) [ 000000110]
buf_V_1_load       (load             ) [ 000000110]
buf_V_2_load       (load             ) [ 000000110]
buf_V_3_load       (load             ) [ 000000110]
buf_V_4_load       (load             ) [ 000000110]
buf_V_5_load       (load             ) [ 000000110]
buf_V_6_load       (load             ) [ 000000110]
buf_V_7_load       (load             ) [ 000000110]
buf_V_8_load       (load             ) [ 000000110]
buf_V_9_load       (load             ) [ 000000110]
buf_V_10_load      (load             ) [ 000000110]
buf_V_11_load      (load             ) [ 000000110]
buf_V_12_load      (load             ) [ 000000110]
buf_V_13_load      (load             ) [ 000000110]
buf_V_14_load      (load             ) [ 000000110]
buf_V_15_load      (load             ) [ 000000110]
buf_V_16_load      (load             ) [ 000000110]
buf_V_17_load      (load             ) [ 000000110]
buf_V_18_load      (load             ) [ 000000110]
buf_V_19_load      (load             ) [ 000000110]
buf_V_20_load      (load             ) [ 000000110]
buf_V_21_load      (load             ) [ 000000110]
buf_V_22_load      (load             ) [ 000000110]
buf_V_23_load      (load             ) [ 000000110]
buf_V_24_load      (load             ) [ 000000110]
buf_V_25_load      (load             ) [ 000000110]
buf_V_26_load      (load             ) [ 000000110]
buf_V_27_load      (load             ) [ 000000110]
buf_V_28_load      (load             ) [ 000000110]
buf_V_29_load      (load             ) [ 000000110]
buf_V_30_load      (load             ) [ 000000110]
buf_V_31_load      (load             ) [ 000000110]
specloopname_ln0   (specloopname     ) [ 000000000]
empty_139          (speclooptripcount) [ 000000000]
specloopname_ln156 (specloopname     ) [ 000000000]
call_ln168         (call             ) [ 000000000]
br_ln156           (br               ) [ 000111111]
call_ln0           (call             ) [ 000000000]
br_ln154           (br               ) [ 000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in0_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in0_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="out_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Wait"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_155_4_VITIS_LOOP_156_5_str"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="56" class="1004" name="yp_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="1" slack="0"/>
<pin id="58" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="yp/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="buf_V_alloca_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buf_V/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="buf_V_1_alloca_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buf_V_1/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="buf_V_2_alloca_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buf_V_2/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="buf_V_3_alloca_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buf_V_3/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="buf_V_4_alloca_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buf_V_4/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="buf_V_5_alloca_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buf_V_5/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="buf_V_6_alloca_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buf_V_6/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="buf_V_7_alloca_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buf_V_7/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="buf_V_8_alloca_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buf_V_8/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="buf_V_9_alloca_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buf_V_9/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="buf_V_10_alloca_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buf_V_10/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="buf_V_11_alloca_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buf_V_11/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="buf_V_12_alloca_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buf_V_12/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="buf_V_13_alloca_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buf_V_13/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="buf_V_14_alloca_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buf_V_14/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="buf_V_15_alloca_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buf_V_15/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="buf_V_16_alloca_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buf_V_16/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="buf_V_17_alloca_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="0"/>
<pin id="130" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buf_V_17/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="buf_V_18_alloca_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="0"/>
<pin id="134" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buf_V_18/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="buf_V_19_alloca_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="0"/>
<pin id="138" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buf_V_19/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="buf_V_20_alloca_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="0"/>
<pin id="142" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buf_V_20/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="buf_V_21_alloca_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="0"/>
<pin id="146" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buf_V_21/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="buf_V_22_alloca_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="1" slack="0"/>
<pin id="150" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buf_V_22/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="buf_V_23_alloca_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1" slack="0"/>
<pin id="154" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buf_V_23/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="buf_V_24_alloca_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="1" slack="0"/>
<pin id="158" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buf_V_24/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="buf_V_25_alloca_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="1" slack="0"/>
<pin id="162" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buf_V_25/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="buf_V_26_alloca_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="0"/>
<pin id="166" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buf_V_26/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="buf_V_27_alloca_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="1" slack="0"/>
<pin id="170" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buf_V_27/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="buf_V_28_alloca_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="1" slack="0"/>
<pin id="174" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buf_V_28/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="buf_V_29_alloca_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="1" slack="0"/>
<pin id="178" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buf_V_29/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="buf_V_30_alloca_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="1" slack="0"/>
<pin id="182" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buf_V_30/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="buf_V_31_alloca_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="1" slack="0"/>
<pin id="186" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buf_V_31/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="buf_V_addr_gep_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="3" slack="2147483647"/>
<pin id="190" dir="0" index="1" bw="1" slack="0"/>
<pin id="191" dir="0" index="2" bw="5" slack="0"/>
<pin id="192" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_V_addr/4 "/>
</bind>
</comp>

<comp id="194" class="1004" name="buf_V_1_addr_gep_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="3" slack="2147483647"/>
<pin id="196" dir="0" index="1" bw="1" slack="0"/>
<pin id="197" dir="0" index="2" bw="5" slack="0"/>
<pin id="198" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_V_1_addr/4 "/>
</bind>
</comp>

<comp id="200" class="1004" name="buf_V_2_addr_gep_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="3" slack="2147483647"/>
<pin id="202" dir="0" index="1" bw="1" slack="0"/>
<pin id="203" dir="0" index="2" bw="5" slack="0"/>
<pin id="204" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_V_2_addr/4 "/>
</bind>
</comp>

<comp id="206" class="1004" name="buf_V_3_addr_gep_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="3" slack="2147483647"/>
<pin id="208" dir="0" index="1" bw="1" slack="0"/>
<pin id="209" dir="0" index="2" bw="5" slack="0"/>
<pin id="210" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_V_3_addr/4 "/>
</bind>
</comp>

<comp id="212" class="1004" name="buf_V_4_addr_gep_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="3" slack="2147483647"/>
<pin id="214" dir="0" index="1" bw="1" slack="0"/>
<pin id="215" dir="0" index="2" bw="5" slack="0"/>
<pin id="216" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_V_4_addr/4 "/>
</bind>
</comp>

<comp id="218" class="1004" name="buf_V_5_addr_gep_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="3" slack="2147483647"/>
<pin id="220" dir="0" index="1" bw="1" slack="0"/>
<pin id="221" dir="0" index="2" bw="5" slack="0"/>
<pin id="222" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_V_5_addr/4 "/>
</bind>
</comp>

<comp id="224" class="1004" name="buf_V_6_addr_gep_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="3" slack="2147483647"/>
<pin id="226" dir="0" index="1" bw="1" slack="0"/>
<pin id="227" dir="0" index="2" bw="5" slack="0"/>
<pin id="228" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_V_6_addr/4 "/>
</bind>
</comp>

<comp id="230" class="1004" name="buf_V_7_addr_gep_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="3" slack="2147483647"/>
<pin id="232" dir="0" index="1" bw="1" slack="0"/>
<pin id="233" dir="0" index="2" bw="5" slack="0"/>
<pin id="234" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_V_7_addr/4 "/>
</bind>
</comp>

<comp id="236" class="1004" name="buf_V_8_addr_gep_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="3" slack="2147483647"/>
<pin id="238" dir="0" index="1" bw="1" slack="0"/>
<pin id="239" dir="0" index="2" bw="5" slack="0"/>
<pin id="240" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_V_8_addr/4 "/>
</bind>
</comp>

<comp id="242" class="1004" name="buf_V_9_addr_gep_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="3" slack="2147483647"/>
<pin id="244" dir="0" index="1" bw="1" slack="0"/>
<pin id="245" dir="0" index="2" bw="5" slack="0"/>
<pin id="246" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_V_9_addr/4 "/>
</bind>
</comp>

<comp id="248" class="1004" name="buf_V_10_addr_gep_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="3" slack="2147483647"/>
<pin id="250" dir="0" index="1" bw="1" slack="0"/>
<pin id="251" dir="0" index="2" bw="5" slack="0"/>
<pin id="252" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_V_10_addr/4 "/>
</bind>
</comp>

<comp id="254" class="1004" name="buf_V_11_addr_gep_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="3" slack="2147483647"/>
<pin id="256" dir="0" index="1" bw="1" slack="0"/>
<pin id="257" dir="0" index="2" bw="5" slack="0"/>
<pin id="258" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_V_11_addr/4 "/>
</bind>
</comp>

<comp id="260" class="1004" name="buf_V_12_addr_gep_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="3" slack="2147483647"/>
<pin id="262" dir="0" index="1" bw="1" slack="0"/>
<pin id="263" dir="0" index="2" bw="5" slack="0"/>
<pin id="264" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_V_12_addr/4 "/>
</bind>
</comp>

<comp id="266" class="1004" name="buf_V_13_addr_gep_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="3" slack="2147483647"/>
<pin id="268" dir="0" index="1" bw="1" slack="0"/>
<pin id="269" dir="0" index="2" bw="5" slack="0"/>
<pin id="270" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_V_13_addr/4 "/>
</bind>
</comp>

<comp id="272" class="1004" name="buf_V_14_addr_gep_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="3" slack="2147483647"/>
<pin id="274" dir="0" index="1" bw="1" slack="0"/>
<pin id="275" dir="0" index="2" bw="5" slack="0"/>
<pin id="276" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_V_14_addr/4 "/>
</bind>
</comp>

<comp id="278" class="1004" name="buf_V_15_addr_gep_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="3" slack="2147483647"/>
<pin id="280" dir="0" index="1" bw="1" slack="0"/>
<pin id="281" dir="0" index="2" bw="5" slack="0"/>
<pin id="282" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_V_15_addr/4 "/>
</bind>
</comp>

<comp id="284" class="1004" name="buf_V_16_addr_gep_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="3" slack="2147483647"/>
<pin id="286" dir="0" index="1" bw="1" slack="0"/>
<pin id="287" dir="0" index="2" bw="5" slack="0"/>
<pin id="288" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_V_16_addr/4 "/>
</bind>
</comp>

<comp id="290" class="1004" name="buf_V_17_addr_gep_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="3" slack="2147483647"/>
<pin id="292" dir="0" index="1" bw="1" slack="0"/>
<pin id="293" dir="0" index="2" bw="5" slack="0"/>
<pin id="294" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_V_17_addr/4 "/>
</bind>
</comp>

<comp id="296" class="1004" name="buf_V_18_addr_gep_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="3" slack="2147483647"/>
<pin id="298" dir="0" index="1" bw="1" slack="0"/>
<pin id="299" dir="0" index="2" bw="5" slack="0"/>
<pin id="300" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_V_18_addr/4 "/>
</bind>
</comp>

<comp id="302" class="1004" name="buf_V_19_addr_gep_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="3" slack="2147483647"/>
<pin id="304" dir="0" index="1" bw="1" slack="0"/>
<pin id="305" dir="0" index="2" bw="5" slack="0"/>
<pin id="306" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_V_19_addr/4 "/>
</bind>
</comp>

<comp id="308" class="1004" name="buf_V_20_addr_gep_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="3" slack="2147483647"/>
<pin id="310" dir="0" index="1" bw="1" slack="0"/>
<pin id="311" dir="0" index="2" bw="5" slack="0"/>
<pin id="312" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_V_20_addr/4 "/>
</bind>
</comp>

<comp id="314" class="1004" name="buf_V_21_addr_gep_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="3" slack="2147483647"/>
<pin id="316" dir="0" index="1" bw="1" slack="0"/>
<pin id="317" dir="0" index="2" bw="5" slack="0"/>
<pin id="318" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_V_21_addr/4 "/>
</bind>
</comp>

<comp id="320" class="1004" name="buf_V_22_addr_gep_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="3" slack="2147483647"/>
<pin id="322" dir="0" index="1" bw="1" slack="0"/>
<pin id="323" dir="0" index="2" bw="5" slack="0"/>
<pin id="324" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_V_22_addr/4 "/>
</bind>
</comp>

<comp id="326" class="1004" name="buf_V_23_addr_gep_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="3" slack="2147483647"/>
<pin id="328" dir="0" index="1" bw="1" slack="0"/>
<pin id="329" dir="0" index="2" bw="5" slack="0"/>
<pin id="330" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_V_23_addr/4 "/>
</bind>
</comp>

<comp id="332" class="1004" name="buf_V_24_addr_gep_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="3" slack="2147483647"/>
<pin id="334" dir="0" index="1" bw="1" slack="0"/>
<pin id="335" dir="0" index="2" bw="5" slack="0"/>
<pin id="336" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_V_24_addr/4 "/>
</bind>
</comp>

<comp id="338" class="1004" name="buf_V_25_addr_gep_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="3" slack="2147483647"/>
<pin id="340" dir="0" index="1" bw="1" slack="0"/>
<pin id="341" dir="0" index="2" bw="5" slack="0"/>
<pin id="342" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_V_25_addr/4 "/>
</bind>
</comp>

<comp id="344" class="1004" name="buf_V_26_addr_gep_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="3" slack="2147483647"/>
<pin id="346" dir="0" index="1" bw="1" slack="0"/>
<pin id="347" dir="0" index="2" bw="5" slack="0"/>
<pin id="348" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_V_26_addr/4 "/>
</bind>
</comp>

<comp id="350" class="1004" name="buf_V_27_addr_gep_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="3" slack="2147483647"/>
<pin id="352" dir="0" index="1" bw="1" slack="0"/>
<pin id="353" dir="0" index="2" bw="5" slack="0"/>
<pin id="354" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_V_27_addr/4 "/>
</bind>
</comp>

<comp id="356" class="1004" name="buf_V_28_addr_gep_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="3" slack="2147483647"/>
<pin id="358" dir="0" index="1" bw="1" slack="0"/>
<pin id="359" dir="0" index="2" bw="5" slack="0"/>
<pin id="360" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_V_28_addr/4 "/>
</bind>
</comp>

<comp id="362" class="1004" name="buf_V_29_addr_gep_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="3" slack="2147483647"/>
<pin id="364" dir="0" index="1" bw="1" slack="0"/>
<pin id="365" dir="0" index="2" bw="5" slack="0"/>
<pin id="366" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_V_29_addr/4 "/>
</bind>
</comp>

<comp id="368" class="1004" name="buf_V_30_addr_gep_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="3" slack="2147483647"/>
<pin id="370" dir="0" index="1" bw="1" slack="0"/>
<pin id="371" dir="0" index="2" bw="5" slack="0"/>
<pin id="372" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_V_30_addr/4 "/>
</bind>
</comp>

<comp id="374" class="1004" name="buf_V_31_addr_gep_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="3" slack="2147483647"/>
<pin id="376" dir="0" index="1" bw="1" slack="0"/>
<pin id="377" dir="0" index="2" bw="5" slack="0"/>
<pin id="378" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_V_31_addr/4 "/>
</bind>
</comp>

<comp id="380" class="1004" name="grp_access_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="5" slack="0"/>
<pin id="382" dir="0" index="1" bw="3" slack="2147483647"/>
<pin id="383" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="384" dir="1" index="3" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buf_V_load/4 "/>
</bind>
</comp>

<comp id="386" class="1004" name="grp_access_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="5" slack="0"/>
<pin id="388" dir="0" index="1" bw="3" slack="2147483647"/>
<pin id="389" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="390" dir="1" index="3" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buf_V_1_load/4 "/>
</bind>
</comp>

<comp id="392" class="1004" name="grp_access_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="5" slack="0"/>
<pin id="394" dir="0" index="1" bw="3" slack="2147483647"/>
<pin id="395" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="396" dir="1" index="3" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buf_V_2_load/4 "/>
</bind>
</comp>

<comp id="398" class="1004" name="grp_access_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="5" slack="0"/>
<pin id="400" dir="0" index="1" bw="3" slack="2147483647"/>
<pin id="401" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="402" dir="1" index="3" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buf_V_3_load/4 "/>
</bind>
</comp>

<comp id="404" class="1004" name="grp_access_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="5" slack="0"/>
<pin id="406" dir="0" index="1" bw="3" slack="2147483647"/>
<pin id="407" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="408" dir="1" index="3" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buf_V_4_load/4 "/>
</bind>
</comp>

<comp id="410" class="1004" name="grp_access_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="5" slack="0"/>
<pin id="412" dir="0" index="1" bw="3" slack="2147483647"/>
<pin id="413" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="414" dir="1" index="3" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buf_V_5_load/4 "/>
</bind>
</comp>

<comp id="416" class="1004" name="grp_access_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="5" slack="0"/>
<pin id="418" dir="0" index="1" bw="3" slack="2147483647"/>
<pin id="419" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="420" dir="1" index="3" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buf_V_6_load/4 "/>
</bind>
</comp>

<comp id="422" class="1004" name="grp_access_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="5" slack="0"/>
<pin id="424" dir="0" index="1" bw="3" slack="2147483647"/>
<pin id="425" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="426" dir="1" index="3" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buf_V_7_load/4 "/>
</bind>
</comp>

<comp id="428" class="1004" name="grp_access_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="5" slack="0"/>
<pin id="430" dir="0" index="1" bw="3" slack="2147483647"/>
<pin id="431" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="432" dir="1" index="3" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buf_V_8_load/4 "/>
</bind>
</comp>

<comp id="434" class="1004" name="grp_access_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="5" slack="0"/>
<pin id="436" dir="0" index="1" bw="3" slack="2147483647"/>
<pin id="437" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="438" dir="1" index="3" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buf_V_9_load/4 "/>
</bind>
</comp>

<comp id="440" class="1004" name="grp_access_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="5" slack="0"/>
<pin id="442" dir="0" index="1" bw="3" slack="2147483647"/>
<pin id="443" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="444" dir="1" index="3" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buf_V_10_load/4 "/>
</bind>
</comp>

<comp id="446" class="1004" name="grp_access_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="5" slack="0"/>
<pin id="448" dir="0" index="1" bw="3" slack="2147483647"/>
<pin id="449" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="450" dir="1" index="3" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buf_V_11_load/4 "/>
</bind>
</comp>

<comp id="452" class="1004" name="grp_access_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="5" slack="0"/>
<pin id="454" dir="0" index="1" bw="3" slack="2147483647"/>
<pin id="455" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="456" dir="1" index="3" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buf_V_12_load/4 "/>
</bind>
</comp>

<comp id="458" class="1004" name="grp_access_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="5" slack="0"/>
<pin id="460" dir="0" index="1" bw="3" slack="2147483647"/>
<pin id="461" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="462" dir="1" index="3" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buf_V_13_load/4 "/>
</bind>
</comp>

<comp id="464" class="1004" name="grp_access_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="5" slack="0"/>
<pin id="466" dir="0" index="1" bw="3" slack="2147483647"/>
<pin id="467" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="468" dir="1" index="3" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buf_V_14_load/4 "/>
</bind>
</comp>

<comp id="470" class="1004" name="grp_access_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="5" slack="0"/>
<pin id="472" dir="0" index="1" bw="3" slack="2147483647"/>
<pin id="473" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="474" dir="1" index="3" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buf_V_15_load/4 "/>
</bind>
</comp>

<comp id="476" class="1004" name="grp_access_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="5" slack="0"/>
<pin id="478" dir="0" index="1" bw="3" slack="2147483647"/>
<pin id="479" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="480" dir="1" index="3" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buf_V_16_load/4 "/>
</bind>
</comp>

<comp id="482" class="1004" name="grp_access_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="5" slack="0"/>
<pin id="484" dir="0" index="1" bw="3" slack="2147483647"/>
<pin id="485" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="486" dir="1" index="3" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buf_V_17_load/4 "/>
</bind>
</comp>

<comp id="488" class="1004" name="grp_access_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="5" slack="0"/>
<pin id="490" dir="0" index="1" bw="3" slack="2147483647"/>
<pin id="491" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="492" dir="1" index="3" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buf_V_18_load/4 "/>
</bind>
</comp>

<comp id="494" class="1004" name="grp_access_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="5" slack="0"/>
<pin id="496" dir="0" index="1" bw="3" slack="2147483647"/>
<pin id="497" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="498" dir="1" index="3" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buf_V_19_load/4 "/>
</bind>
</comp>

<comp id="500" class="1004" name="grp_access_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="5" slack="0"/>
<pin id="502" dir="0" index="1" bw="3" slack="2147483647"/>
<pin id="503" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="504" dir="1" index="3" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buf_V_20_load/4 "/>
</bind>
</comp>

<comp id="506" class="1004" name="grp_access_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="5" slack="0"/>
<pin id="508" dir="0" index="1" bw="3" slack="2147483647"/>
<pin id="509" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="510" dir="1" index="3" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buf_V_21_load/4 "/>
</bind>
</comp>

<comp id="512" class="1004" name="grp_access_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="5" slack="0"/>
<pin id="514" dir="0" index="1" bw="3" slack="2147483647"/>
<pin id="515" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="516" dir="1" index="3" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buf_V_22_load/4 "/>
</bind>
</comp>

<comp id="518" class="1004" name="grp_access_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="5" slack="0"/>
<pin id="520" dir="0" index="1" bw="3" slack="2147483647"/>
<pin id="521" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="522" dir="1" index="3" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buf_V_23_load/4 "/>
</bind>
</comp>

<comp id="524" class="1004" name="grp_access_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="5" slack="0"/>
<pin id="526" dir="0" index="1" bw="3" slack="2147483647"/>
<pin id="527" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="528" dir="1" index="3" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buf_V_24_load/4 "/>
</bind>
</comp>

<comp id="530" class="1004" name="grp_access_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="5" slack="0"/>
<pin id="532" dir="0" index="1" bw="3" slack="2147483647"/>
<pin id="533" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="534" dir="1" index="3" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buf_V_25_load/4 "/>
</bind>
</comp>

<comp id="536" class="1004" name="grp_access_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="5" slack="0"/>
<pin id="538" dir="0" index="1" bw="3" slack="2147483647"/>
<pin id="539" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="540" dir="1" index="3" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buf_V_26_load/4 "/>
</bind>
</comp>

<comp id="542" class="1004" name="grp_access_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="5" slack="0"/>
<pin id="544" dir="0" index="1" bw="3" slack="2147483647"/>
<pin id="545" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="546" dir="1" index="3" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buf_V_27_load/4 "/>
</bind>
</comp>

<comp id="548" class="1004" name="grp_access_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="5" slack="0"/>
<pin id="550" dir="0" index="1" bw="3" slack="2147483647"/>
<pin id="551" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="552" dir="1" index="3" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buf_V_28_load/4 "/>
</bind>
</comp>

<comp id="554" class="1004" name="grp_access_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="5" slack="0"/>
<pin id="556" dir="0" index="1" bw="3" slack="2147483647"/>
<pin id="557" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="558" dir="1" index="3" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buf_V_29_load/4 "/>
</bind>
</comp>

<comp id="560" class="1004" name="grp_access_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="5" slack="0"/>
<pin id="562" dir="0" index="1" bw="3" slack="2147483647"/>
<pin id="563" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="564" dir="1" index="3" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buf_V_30_load/4 "/>
</bind>
</comp>

<comp id="566" class="1004" name="grp_access_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="5" slack="0"/>
<pin id="568" dir="0" index="1" bw="3" slack="2147483647"/>
<pin id="569" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="570" dir="1" index="3" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buf_V_31_load/4 "/>
</bind>
</comp>

<comp id="572" class="1005" name="indvar_flatten_reg_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="6" slack="1"/>
<pin id="574" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="576" class="1004" name="indvar_flatten_phi_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="1" slack="1"/>
<pin id="578" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="579" dir="0" index="2" bw="6" slack="0"/>
<pin id="580" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="581" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/4 "/>
</bind>
</comp>

<comp id="583" class="1005" name="xp_reg_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="5" slack="1"/>
<pin id="585" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="xp (phireg) "/>
</bind>
</comp>

<comp id="587" class="1004" name="xp_phi_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="1" slack="1"/>
<pin id="589" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="590" dir="0" index="2" bw="5" slack="0"/>
<pin id="591" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="592" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="xp/4 "/>
</bind>
</comp>

<comp id="594" class="1004" name="grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="0" slack="0"/>
<pin id="596" dir="0" index="1" bw="3" slack="0"/>
<pin id="597" dir="0" index="2" bw="3" slack="0"/>
<pin id="598" dir="0" index="3" bw="3" slack="0"/>
<pin id="599" dir="0" index="4" bw="3" slack="0"/>
<pin id="600" dir="0" index="5" bw="3" slack="0"/>
<pin id="601" dir="0" index="6" bw="3" slack="0"/>
<pin id="602" dir="0" index="7" bw="3" slack="0"/>
<pin id="603" dir="0" index="8" bw="3" slack="0"/>
<pin id="604" dir="0" index="9" bw="3" slack="0"/>
<pin id="605" dir="0" index="10" bw="3" slack="0"/>
<pin id="606" dir="0" index="11" bw="3" slack="0"/>
<pin id="607" dir="0" index="12" bw="3" slack="0"/>
<pin id="608" dir="0" index="13" bw="3" slack="0"/>
<pin id="609" dir="0" index="14" bw="3" slack="0"/>
<pin id="610" dir="0" index="15" bw="3" slack="0"/>
<pin id="611" dir="0" index="16" bw="3" slack="0"/>
<pin id="612" dir="0" index="17" bw="3" slack="0"/>
<pin id="613" dir="0" index="18" bw="3" slack="0"/>
<pin id="614" dir="0" index="19" bw="3" slack="0"/>
<pin id="615" dir="0" index="20" bw="3" slack="0"/>
<pin id="616" dir="0" index="21" bw="3" slack="0"/>
<pin id="617" dir="0" index="22" bw="3" slack="0"/>
<pin id="618" dir="0" index="23" bw="3" slack="0"/>
<pin id="619" dir="0" index="24" bw="3" slack="0"/>
<pin id="620" dir="0" index="25" bw="3" slack="0"/>
<pin id="621" dir="0" index="26" bw="3" slack="0"/>
<pin id="622" dir="0" index="27" bw="3" slack="0"/>
<pin id="623" dir="0" index="28" bw="3" slack="0"/>
<pin id="624" dir="0" index="29" bw="3" slack="0"/>
<pin id="625" dir="0" index="30" bw="3" slack="0"/>
<pin id="626" dir="0" index="31" bw="3" slack="0"/>
<pin id="627" dir="0" index="32" bw="3" slack="0"/>
<pin id="628" dir="1" index="33" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="662" class="1004" name="grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="0" slack="0"/>
<pin id="664" dir="0" index="1" bw="3" slack="2147483647"/>
<pin id="665" dir="0" index="2" bw="3" slack="2147483647"/>
<pin id="666" dir="0" index="3" bw="3" slack="2147483647"/>
<pin id="667" dir="0" index="4" bw="3" slack="2147483647"/>
<pin id="668" dir="0" index="5" bw="3" slack="2147483647"/>
<pin id="669" dir="0" index="6" bw="3" slack="2147483647"/>
<pin id="670" dir="0" index="7" bw="3" slack="2147483647"/>
<pin id="671" dir="0" index="8" bw="3" slack="2147483647"/>
<pin id="672" dir="0" index="9" bw="3" slack="2147483647"/>
<pin id="673" dir="0" index="10" bw="3" slack="2147483647"/>
<pin id="674" dir="0" index="11" bw="3" slack="2147483647"/>
<pin id="675" dir="0" index="12" bw="3" slack="2147483647"/>
<pin id="676" dir="0" index="13" bw="3" slack="2147483647"/>
<pin id="677" dir="0" index="14" bw="3" slack="2147483647"/>
<pin id="678" dir="0" index="15" bw="3" slack="2147483647"/>
<pin id="679" dir="0" index="16" bw="3" slack="2147483647"/>
<pin id="680" dir="0" index="17" bw="3" slack="2147483647"/>
<pin id="681" dir="0" index="18" bw="3" slack="2147483647"/>
<pin id="682" dir="0" index="19" bw="3" slack="2147483647"/>
<pin id="683" dir="0" index="20" bw="3" slack="2147483647"/>
<pin id="684" dir="0" index="21" bw="3" slack="2147483647"/>
<pin id="685" dir="0" index="22" bw="3" slack="2147483647"/>
<pin id="686" dir="0" index="23" bw="3" slack="2147483647"/>
<pin id="687" dir="0" index="24" bw="3" slack="2147483647"/>
<pin id="688" dir="0" index="25" bw="3" slack="2147483647"/>
<pin id="689" dir="0" index="26" bw="3" slack="2147483647"/>
<pin id="690" dir="0" index="27" bw="3" slack="2147483647"/>
<pin id="691" dir="0" index="28" bw="3" slack="2147483647"/>
<pin id="692" dir="0" index="29" bw="3" slack="2147483647"/>
<pin id="693" dir="0" index="30" bw="3" slack="2147483647"/>
<pin id="694" dir="0" index="31" bw="3" slack="2147483647"/>
<pin id="695" dir="0" index="32" bw="3" slack="2147483647"/>
<pin id="696" dir="0" index="33" bw="96" slack="0"/>
<pin id="697" dir="1" index="34" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/4 "/>
</bind>
</comp>

<comp id="700" class="1004" name="grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="0" slack="0"/>
<pin id="702" dir="0" index="1" bw="3" slack="1"/>
<pin id="703" dir="0" index="2" bw="3" slack="1"/>
<pin id="704" dir="0" index="3" bw="3" slack="1"/>
<pin id="705" dir="0" index="4" bw="3" slack="1"/>
<pin id="706" dir="0" index="5" bw="3" slack="1"/>
<pin id="707" dir="0" index="6" bw="3" slack="1"/>
<pin id="708" dir="0" index="7" bw="3" slack="1"/>
<pin id="709" dir="0" index="8" bw="3" slack="1"/>
<pin id="710" dir="0" index="9" bw="3" slack="1"/>
<pin id="711" dir="0" index="10" bw="3" slack="1"/>
<pin id="712" dir="0" index="11" bw="3" slack="1"/>
<pin id="713" dir="0" index="12" bw="3" slack="1"/>
<pin id="714" dir="0" index="13" bw="3" slack="1"/>
<pin id="715" dir="0" index="14" bw="3" slack="1"/>
<pin id="716" dir="0" index="15" bw="3" slack="1"/>
<pin id="717" dir="0" index="16" bw="3" slack="1"/>
<pin id="718" dir="0" index="17" bw="3" slack="1"/>
<pin id="719" dir="0" index="18" bw="3" slack="1"/>
<pin id="720" dir="0" index="19" bw="3" slack="1"/>
<pin id="721" dir="0" index="20" bw="3" slack="1"/>
<pin id="722" dir="0" index="21" bw="3" slack="1"/>
<pin id="723" dir="0" index="22" bw="3" slack="1"/>
<pin id="724" dir="0" index="23" bw="3" slack="1"/>
<pin id="725" dir="0" index="24" bw="3" slack="1"/>
<pin id="726" dir="0" index="25" bw="3" slack="1"/>
<pin id="727" dir="0" index="26" bw="3" slack="1"/>
<pin id="728" dir="0" index="27" bw="3" slack="1"/>
<pin id="729" dir="0" index="28" bw="3" slack="1"/>
<pin id="730" dir="0" index="29" bw="3" slack="1"/>
<pin id="731" dir="0" index="30" bw="3" slack="1"/>
<pin id="732" dir="0" index="31" bw="3" slack="1"/>
<pin id="733" dir="0" index="32" bw="3" slack="1"/>
<pin id="734" dir="0" index="33" bw="3" slack="2147483647"/>
<pin id="735" dir="0" index="34" bw="5" slack="2"/>
<pin id="736" dir="0" index="35" bw="3" slack="2147483647"/>
<pin id="737" dir="0" index="36" bw="3" slack="2147483647"/>
<pin id="738" dir="0" index="37" bw="3" slack="2147483647"/>
<pin id="739" dir="0" index="38" bw="3" slack="2147483647"/>
<pin id="740" dir="0" index="39" bw="3" slack="2147483647"/>
<pin id="741" dir="0" index="40" bw="3" slack="2147483647"/>
<pin id="742" dir="0" index="41" bw="3" slack="2147483647"/>
<pin id="743" dir="0" index="42" bw="3" slack="2147483647"/>
<pin id="744" dir="0" index="43" bw="3" slack="2147483647"/>
<pin id="745" dir="0" index="44" bw="3" slack="2147483647"/>
<pin id="746" dir="0" index="45" bw="3" slack="2147483647"/>
<pin id="747" dir="0" index="46" bw="3" slack="2147483647"/>
<pin id="748" dir="0" index="47" bw="3" slack="2147483647"/>
<pin id="749" dir="0" index="48" bw="3" slack="2147483647"/>
<pin id="750" dir="0" index="49" bw="3" slack="2147483647"/>
<pin id="751" dir="0" index="50" bw="3" slack="2147483647"/>
<pin id="752" dir="0" index="51" bw="3" slack="2147483647"/>
<pin id="753" dir="0" index="52" bw="3" slack="2147483647"/>
<pin id="754" dir="0" index="53" bw="3" slack="2147483647"/>
<pin id="755" dir="0" index="54" bw="3" slack="2147483647"/>
<pin id="756" dir="0" index="55" bw="3" slack="2147483647"/>
<pin id="757" dir="0" index="56" bw="3" slack="2147483647"/>
<pin id="758" dir="0" index="57" bw="3" slack="2147483647"/>
<pin id="759" dir="0" index="58" bw="3" slack="2147483647"/>
<pin id="760" dir="0" index="59" bw="3" slack="2147483647"/>
<pin id="761" dir="0" index="60" bw="3" slack="2147483647"/>
<pin id="762" dir="0" index="61" bw="3" slack="2147483647"/>
<pin id="763" dir="0" index="62" bw="3" slack="2147483647"/>
<pin id="764" dir="0" index="63" bw="3" slack="2147483647"/>
<pin id="765" dir="0" index="64" bw="3" slack="2147483647"/>
<pin id="766" dir="0" index="65" bw="3" slack="2147483647"/>
<pin id="767" dir="0" index="66" bw="96" slack="0"/>
<pin id="768" dir="1" index="67" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln168/6 "/>
</bind>
</comp>

<comp id="771" class="1004" name="store_ln154_store_fu_771">
<pin_list>
<pin id="772" dir="0" index="0" bw="1" slack="0"/>
<pin id="773" dir="0" index="1" bw="5" slack="0"/>
<pin id="774" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln154/1 "/>
</bind>
</comp>

<comp id="776" class="1004" name="yp_1_load_fu_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="5" slack="2"/>
<pin id="778" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="yp_1/3 "/>
</bind>
</comp>

<comp id="779" class="1004" name="icmp_ln154_fu_779">
<pin_list>
<pin id="780" dir="0" index="0" bw="5" slack="0"/>
<pin id="781" dir="0" index="1" bw="5" slack="0"/>
<pin id="782" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln154/3 "/>
</bind>
</comp>

<comp id="785" class="1004" name="yp_2_fu_785">
<pin_list>
<pin id="786" dir="0" index="0" bw="5" slack="0"/>
<pin id="787" dir="0" index="1" bw="1" slack="0"/>
<pin id="788" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="yp_2/3 "/>
</bind>
</comp>

<comp id="791" class="1004" name="icmp_ln155_fu_791">
<pin_list>
<pin id="792" dir="0" index="0" bw="6" slack="0"/>
<pin id="793" dir="0" index="1" bw="6" slack="0"/>
<pin id="794" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln155/4 "/>
</bind>
</comp>

<comp id="797" class="1004" name="add_ln155_fu_797">
<pin_list>
<pin id="798" dir="0" index="0" bw="6" slack="0"/>
<pin id="799" dir="0" index="1" bw="1" slack="0"/>
<pin id="800" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln155/4 "/>
</bind>
</comp>

<comp id="803" class="1004" name="icmp_ln156_fu_803">
<pin_list>
<pin id="804" dir="0" index="0" bw="5" slack="0"/>
<pin id="805" dir="0" index="1" bw="5" slack="0"/>
<pin id="806" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln156/4 "/>
</bind>
</comp>

<comp id="809" class="1004" name="select_ln155_fu_809">
<pin_list>
<pin id="810" dir="0" index="0" bw="1" slack="0"/>
<pin id="811" dir="0" index="1" bw="5" slack="0"/>
<pin id="812" dir="0" index="2" bw="5" slack="0"/>
<pin id="813" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln155/4 "/>
</bind>
</comp>

<comp id="817" class="1004" name="zext_ln156_fu_817">
<pin_list>
<pin id="818" dir="0" index="0" bw="5" slack="0"/>
<pin id="819" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln156/4 "/>
</bind>
</comp>

<comp id="853" class="1004" name="add_ln156_fu_853">
<pin_list>
<pin id="854" dir="0" index="0" bw="5" slack="0"/>
<pin id="855" dir="0" index="1" bw="1" slack="0"/>
<pin id="856" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln156/4 "/>
</bind>
</comp>

<comp id="859" class="1004" name="store_ln154_store_fu_859">
<pin_list>
<pin id="860" dir="0" index="0" bw="5" slack="1"/>
<pin id="861" dir="0" index="1" bw="5" slack="3"/>
<pin id="862" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln154/4 "/>
</bind>
</comp>

<comp id="863" class="1005" name="yp_reg_863">
<pin_list>
<pin id="864" dir="0" index="0" bw="5" slack="0"/>
<pin id="865" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="yp "/>
</bind>
</comp>

<comp id="873" class="1005" name="yp_2_reg_873">
<pin_list>
<pin id="874" dir="0" index="0" bw="5" slack="1"/>
<pin id="875" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="yp_2 "/>
</bind>
</comp>

<comp id="881" class="1005" name="add_ln155_reg_881">
<pin_list>
<pin id="882" dir="0" index="0" bw="6" slack="0"/>
<pin id="883" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="add_ln155 "/>
</bind>
</comp>

<comp id="886" class="1005" name="select_ln155_reg_886">
<pin_list>
<pin id="887" dir="0" index="0" bw="5" slack="2"/>
<pin id="888" dir="1" index="1" bw="5" slack="2"/>
</pin_list>
<bind>
<opset="select_ln155 "/>
</bind>
</comp>

<comp id="891" class="1005" name="buf_V_addr_reg_891">
<pin_list>
<pin id="892" dir="0" index="0" bw="5" slack="1"/>
<pin id="893" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="buf_V_addr "/>
</bind>
</comp>

<comp id="896" class="1005" name="buf_V_1_addr_reg_896">
<pin_list>
<pin id="897" dir="0" index="0" bw="5" slack="1"/>
<pin id="898" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="buf_V_1_addr "/>
</bind>
</comp>

<comp id="901" class="1005" name="buf_V_2_addr_reg_901">
<pin_list>
<pin id="902" dir="0" index="0" bw="5" slack="1"/>
<pin id="903" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="buf_V_2_addr "/>
</bind>
</comp>

<comp id="906" class="1005" name="buf_V_3_addr_reg_906">
<pin_list>
<pin id="907" dir="0" index="0" bw="5" slack="1"/>
<pin id="908" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="buf_V_3_addr "/>
</bind>
</comp>

<comp id="911" class="1005" name="buf_V_4_addr_reg_911">
<pin_list>
<pin id="912" dir="0" index="0" bw="5" slack="1"/>
<pin id="913" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="buf_V_4_addr "/>
</bind>
</comp>

<comp id="916" class="1005" name="buf_V_5_addr_reg_916">
<pin_list>
<pin id="917" dir="0" index="0" bw="5" slack="1"/>
<pin id="918" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="buf_V_5_addr "/>
</bind>
</comp>

<comp id="921" class="1005" name="buf_V_6_addr_reg_921">
<pin_list>
<pin id="922" dir="0" index="0" bw="5" slack="1"/>
<pin id="923" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="buf_V_6_addr "/>
</bind>
</comp>

<comp id="926" class="1005" name="buf_V_7_addr_reg_926">
<pin_list>
<pin id="927" dir="0" index="0" bw="5" slack="1"/>
<pin id="928" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="buf_V_7_addr "/>
</bind>
</comp>

<comp id="931" class="1005" name="buf_V_8_addr_reg_931">
<pin_list>
<pin id="932" dir="0" index="0" bw="5" slack="1"/>
<pin id="933" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="buf_V_8_addr "/>
</bind>
</comp>

<comp id="936" class="1005" name="buf_V_9_addr_reg_936">
<pin_list>
<pin id="937" dir="0" index="0" bw="5" slack="1"/>
<pin id="938" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="buf_V_9_addr "/>
</bind>
</comp>

<comp id="941" class="1005" name="buf_V_10_addr_reg_941">
<pin_list>
<pin id="942" dir="0" index="0" bw="5" slack="1"/>
<pin id="943" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="buf_V_10_addr "/>
</bind>
</comp>

<comp id="946" class="1005" name="buf_V_11_addr_reg_946">
<pin_list>
<pin id="947" dir="0" index="0" bw="5" slack="1"/>
<pin id="948" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="buf_V_11_addr "/>
</bind>
</comp>

<comp id="951" class="1005" name="buf_V_12_addr_reg_951">
<pin_list>
<pin id="952" dir="0" index="0" bw="5" slack="1"/>
<pin id="953" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="buf_V_12_addr "/>
</bind>
</comp>

<comp id="956" class="1005" name="buf_V_13_addr_reg_956">
<pin_list>
<pin id="957" dir="0" index="0" bw="5" slack="1"/>
<pin id="958" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="buf_V_13_addr "/>
</bind>
</comp>

<comp id="961" class="1005" name="buf_V_14_addr_reg_961">
<pin_list>
<pin id="962" dir="0" index="0" bw="5" slack="1"/>
<pin id="963" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="buf_V_14_addr "/>
</bind>
</comp>

<comp id="966" class="1005" name="buf_V_15_addr_reg_966">
<pin_list>
<pin id="967" dir="0" index="0" bw="5" slack="1"/>
<pin id="968" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="buf_V_15_addr "/>
</bind>
</comp>

<comp id="971" class="1005" name="buf_V_16_addr_reg_971">
<pin_list>
<pin id="972" dir="0" index="0" bw="5" slack="1"/>
<pin id="973" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="buf_V_16_addr "/>
</bind>
</comp>

<comp id="976" class="1005" name="buf_V_17_addr_reg_976">
<pin_list>
<pin id="977" dir="0" index="0" bw="5" slack="1"/>
<pin id="978" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="buf_V_17_addr "/>
</bind>
</comp>

<comp id="981" class="1005" name="buf_V_18_addr_reg_981">
<pin_list>
<pin id="982" dir="0" index="0" bw="5" slack="1"/>
<pin id="983" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="buf_V_18_addr "/>
</bind>
</comp>

<comp id="986" class="1005" name="buf_V_19_addr_reg_986">
<pin_list>
<pin id="987" dir="0" index="0" bw="5" slack="1"/>
<pin id="988" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="buf_V_19_addr "/>
</bind>
</comp>

<comp id="991" class="1005" name="buf_V_20_addr_reg_991">
<pin_list>
<pin id="992" dir="0" index="0" bw="5" slack="1"/>
<pin id="993" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="buf_V_20_addr "/>
</bind>
</comp>

<comp id="996" class="1005" name="buf_V_21_addr_reg_996">
<pin_list>
<pin id="997" dir="0" index="0" bw="5" slack="1"/>
<pin id="998" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="buf_V_21_addr "/>
</bind>
</comp>

<comp id="1001" class="1005" name="buf_V_22_addr_reg_1001">
<pin_list>
<pin id="1002" dir="0" index="0" bw="5" slack="1"/>
<pin id="1003" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="buf_V_22_addr "/>
</bind>
</comp>

<comp id="1006" class="1005" name="buf_V_23_addr_reg_1006">
<pin_list>
<pin id="1007" dir="0" index="0" bw="5" slack="1"/>
<pin id="1008" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="buf_V_23_addr "/>
</bind>
</comp>

<comp id="1011" class="1005" name="buf_V_24_addr_reg_1011">
<pin_list>
<pin id="1012" dir="0" index="0" bw="5" slack="1"/>
<pin id="1013" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="buf_V_24_addr "/>
</bind>
</comp>

<comp id="1016" class="1005" name="buf_V_25_addr_reg_1016">
<pin_list>
<pin id="1017" dir="0" index="0" bw="5" slack="1"/>
<pin id="1018" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="buf_V_25_addr "/>
</bind>
</comp>

<comp id="1021" class="1005" name="buf_V_26_addr_reg_1021">
<pin_list>
<pin id="1022" dir="0" index="0" bw="5" slack="1"/>
<pin id="1023" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="buf_V_26_addr "/>
</bind>
</comp>

<comp id="1026" class="1005" name="buf_V_27_addr_reg_1026">
<pin_list>
<pin id="1027" dir="0" index="0" bw="5" slack="1"/>
<pin id="1028" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="buf_V_27_addr "/>
</bind>
</comp>

<comp id="1031" class="1005" name="buf_V_28_addr_reg_1031">
<pin_list>
<pin id="1032" dir="0" index="0" bw="5" slack="1"/>
<pin id="1033" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="buf_V_28_addr "/>
</bind>
</comp>

<comp id="1036" class="1005" name="buf_V_29_addr_reg_1036">
<pin_list>
<pin id="1037" dir="0" index="0" bw="5" slack="1"/>
<pin id="1038" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="buf_V_29_addr "/>
</bind>
</comp>

<comp id="1041" class="1005" name="buf_V_30_addr_reg_1041">
<pin_list>
<pin id="1042" dir="0" index="0" bw="5" slack="1"/>
<pin id="1043" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="buf_V_30_addr "/>
</bind>
</comp>

<comp id="1046" class="1005" name="buf_V_31_addr_reg_1046">
<pin_list>
<pin id="1047" dir="0" index="0" bw="5" slack="1"/>
<pin id="1048" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="buf_V_31_addr "/>
</bind>
</comp>

<comp id="1051" class="1005" name="add_ln156_reg_1051">
<pin_list>
<pin id="1052" dir="0" index="0" bw="5" slack="0"/>
<pin id="1053" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="add_ln156 "/>
</bind>
</comp>

<comp id="1056" class="1005" name="buf_V_load_reg_1056">
<pin_list>
<pin id="1057" dir="0" index="0" bw="3" slack="1"/>
<pin id="1058" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="buf_V_load "/>
</bind>
</comp>

<comp id="1061" class="1005" name="buf_V_1_load_reg_1061">
<pin_list>
<pin id="1062" dir="0" index="0" bw="3" slack="1"/>
<pin id="1063" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="buf_V_1_load "/>
</bind>
</comp>

<comp id="1066" class="1005" name="buf_V_2_load_reg_1066">
<pin_list>
<pin id="1067" dir="0" index="0" bw="3" slack="1"/>
<pin id="1068" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="buf_V_2_load "/>
</bind>
</comp>

<comp id="1071" class="1005" name="buf_V_3_load_reg_1071">
<pin_list>
<pin id="1072" dir="0" index="0" bw="3" slack="1"/>
<pin id="1073" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="buf_V_3_load "/>
</bind>
</comp>

<comp id="1076" class="1005" name="buf_V_4_load_reg_1076">
<pin_list>
<pin id="1077" dir="0" index="0" bw="3" slack="1"/>
<pin id="1078" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="buf_V_4_load "/>
</bind>
</comp>

<comp id="1081" class="1005" name="buf_V_5_load_reg_1081">
<pin_list>
<pin id="1082" dir="0" index="0" bw="3" slack="1"/>
<pin id="1083" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="buf_V_5_load "/>
</bind>
</comp>

<comp id="1086" class="1005" name="buf_V_6_load_reg_1086">
<pin_list>
<pin id="1087" dir="0" index="0" bw="3" slack="1"/>
<pin id="1088" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="buf_V_6_load "/>
</bind>
</comp>

<comp id="1091" class="1005" name="buf_V_7_load_reg_1091">
<pin_list>
<pin id="1092" dir="0" index="0" bw="3" slack="1"/>
<pin id="1093" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="buf_V_7_load "/>
</bind>
</comp>

<comp id="1096" class="1005" name="buf_V_8_load_reg_1096">
<pin_list>
<pin id="1097" dir="0" index="0" bw="3" slack="1"/>
<pin id="1098" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="buf_V_8_load "/>
</bind>
</comp>

<comp id="1101" class="1005" name="buf_V_9_load_reg_1101">
<pin_list>
<pin id="1102" dir="0" index="0" bw="3" slack="1"/>
<pin id="1103" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="buf_V_9_load "/>
</bind>
</comp>

<comp id="1106" class="1005" name="buf_V_10_load_reg_1106">
<pin_list>
<pin id="1107" dir="0" index="0" bw="3" slack="1"/>
<pin id="1108" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="buf_V_10_load "/>
</bind>
</comp>

<comp id="1111" class="1005" name="buf_V_11_load_reg_1111">
<pin_list>
<pin id="1112" dir="0" index="0" bw="3" slack="1"/>
<pin id="1113" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="buf_V_11_load "/>
</bind>
</comp>

<comp id="1116" class="1005" name="buf_V_12_load_reg_1116">
<pin_list>
<pin id="1117" dir="0" index="0" bw="3" slack="1"/>
<pin id="1118" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="buf_V_12_load "/>
</bind>
</comp>

<comp id="1121" class="1005" name="buf_V_13_load_reg_1121">
<pin_list>
<pin id="1122" dir="0" index="0" bw="3" slack="1"/>
<pin id="1123" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="buf_V_13_load "/>
</bind>
</comp>

<comp id="1126" class="1005" name="buf_V_14_load_reg_1126">
<pin_list>
<pin id="1127" dir="0" index="0" bw="3" slack="1"/>
<pin id="1128" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="buf_V_14_load "/>
</bind>
</comp>

<comp id="1131" class="1005" name="buf_V_15_load_reg_1131">
<pin_list>
<pin id="1132" dir="0" index="0" bw="3" slack="1"/>
<pin id="1133" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="buf_V_15_load "/>
</bind>
</comp>

<comp id="1136" class="1005" name="buf_V_16_load_reg_1136">
<pin_list>
<pin id="1137" dir="0" index="0" bw="3" slack="1"/>
<pin id="1138" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="buf_V_16_load "/>
</bind>
</comp>

<comp id="1141" class="1005" name="buf_V_17_load_reg_1141">
<pin_list>
<pin id="1142" dir="0" index="0" bw="3" slack="1"/>
<pin id="1143" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="buf_V_17_load "/>
</bind>
</comp>

<comp id="1146" class="1005" name="buf_V_18_load_reg_1146">
<pin_list>
<pin id="1147" dir="0" index="0" bw="3" slack="1"/>
<pin id="1148" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="buf_V_18_load "/>
</bind>
</comp>

<comp id="1151" class="1005" name="buf_V_19_load_reg_1151">
<pin_list>
<pin id="1152" dir="0" index="0" bw="3" slack="1"/>
<pin id="1153" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="buf_V_19_load "/>
</bind>
</comp>

<comp id="1156" class="1005" name="buf_V_20_load_reg_1156">
<pin_list>
<pin id="1157" dir="0" index="0" bw="3" slack="1"/>
<pin id="1158" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="buf_V_20_load "/>
</bind>
</comp>

<comp id="1161" class="1005" name="buf_V_21_load_reg_1161">
<pin_list>
<pin id="1162" dir="0" index="0" bw="3" slack="1"/>
<pin id="1163" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="buf_V_21_load "/>
</bind>
</comp>

<comp id="1166" class="1005" name="buf_V_22_load_reg_1166">
<pin_list>
<pin id="1167" dir="0" index="0" bw="3" slack="1"/>
<pin id="1168" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="buf_V_22_load "/>
</bind>
</comp>

<comp id="1171" class="1005" name="buf_V_23_load_reg_1171">
<pin_list>
<pin id="1172" dir="0" index="0" bw="3" slack="1"/>
<pin id="1173" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="buf_V_23_load "/>
</bind>
</comp>

<comp id="1176" class="1005" name="buf_V_24_load_reg_1176">
<pin_list>
<pin id="1177" dir="0" index="0" bw="3" slack="1"/>
<pin id="1178" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="buf_V_24_load "/>
</bind>
</comp>

<comp id="1181" class="1005" name="buf_V_25_load_reg_1181">
<pin_list>
<pin id="1182" dir="0" index="0" bw="3" slack="1"/>
<pin id="1183" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="buf_V_25_load "/>
</bind>
</comp>

<comp id="1186" class="1005" name="buf_V_26_load_reg_1186">
<pin_list>
<pin id="1187" dir="0" index="0" bw="3" slack="1"/>
<pin id="1188" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="buf_V_26_load "/>
</bind>
</comp>

<comp id="1191" class="1005" name="buf_V_27_load_reg_1191">
<pin_list>
<pin id="1192" dir="0" index="0" bw="3" slack="1"/>
<pin id="1193" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="buf_V_27_load "/>
</bind>
</comp>

<comp id="1196" class="1005" name="buf_V_28_load_reg_1196">
<pin_list>
<pin id="1197" dir="0" index="0" bw="3" slack="1"/>
<pin id="1198" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="buf_V_28_load "/>
</bind>
</comp>

<comp id="1201" class="1005" name="buf_V_29_load_reg_1201">
<pin_list>
<pin id="1202" dir="0" index="0" bw="3" slack="1"/>
<pin id="1203" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="buf_V_29_load "/>
</bind>
</comp>

<comp id="1206" class="1005" name="buf_V_30_load_reg_1206">
<pin_list>
<pin id="1207" dir="0" index="0" bw="3" slack="1"/>
<pin id="1208" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="buf_V_30_load "/>
</bind>
</comp>

<comp id="1211" class="1005" name="buf_V_31_load_reg_1211">
<pin_list>
<pin id="1212" dir="0" index="0" bw="3" slack="1"/>
<pin id="1213" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="buf_V_31_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="59"><net_src comp="4" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="63"><net_src comp="6" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="67"><net_src comp="6" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="71"><net_src comp="6" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="75"><net_src comp="6" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="79"><net_src comp="6" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="83"><net_src comp="6" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="87"><net_src comp="6" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="91"><net_src comp="6" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="95"><net_src comp="6" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="99"><net_src comp="6" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="103"><net_src comp="6" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="107"><net_src comp="6" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="111"><net_src comp="6" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="115"><net_src comp="6" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="119"><net_src comp="6" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="123"><net_src comp="6" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="127"><net_src comp="6" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="131"><net_src comp="6" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="135"><net_src comp="6" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="139"><net_src comp="6" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="143"><net_src comp="6" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="147"><net_src comp="6" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="151"><net_src comp="6" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="155"><net_src comp="6" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="159"><net_src comp="6" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="163"><net_src comp="6" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="167"><net_src comp="6" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="171"><net_src comp="6" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="175"><net_src comp="6" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="179"><net_src comp="6" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="183"><net_src comp="6" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="187"><net_src comp="6" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="193"><net_src comp="42" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="199"><net_src comp="42" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="205"><net_src comp="42" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="211"><net_src comp="42" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="217"><net_src comp="42" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="223"><net_src comp="42" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="229"><net_src comp="42" pin="0"/><net_sink comp="224" pin=1"/></net>

<net id="235"><net_src comp="42" pin="0"/><net_sink comp="230" pin=1"/></net>

<net id="241"><net_src comp="42" pin="0"/><net_sink comp="236" pin=1"/></net>

<net id="247"><net_src comp="42" pin="0"/><net_sink comp="242" pin=1"/></net>

<net id="253"><net_src comp="42" pin="0"/><net_sink comp="248" pin=1"/></net>

<net id="259"><net_src comp="42" pin="0"/><net_sink comp="254" pin=1"/></net>

<net id="265"><net_src comp="42" pin="0"/><net_sink comp="260" pin=1"/></net>

<net id="271"><net_src comp="42" pin="0"/><net_sink comp="266" pin=1"/></net>

<net id="277"><net_src comp="42" pin="0"/><net_sink comp="272" pin=1"/></net>

<net id="283"><net_src comp="42" pin="0"/><net_sink comp="278" pin=1"/></net>

<net id="289"><net_src comp="42" pin="0"/><net_sink comp="284" pin=1"/></net>

<net id="295"><net_src comp="42" pin="0"/><net_sink comp="290" pin=1"/></net>

<net id="301"><net_src comp="42" pin="0"/><net_sink comp="296" pin=1"/></net>

<net id="307"><net_src comp="42" pin="0"/><net_sink comp="302" pin=1"/></net>

<net id="313"><net_src comp="42" pin="0"/><net_sink comp="308" pin=1"/></net>

<net id="319"><net_src comp="42" pin="0"/><net_sink comp="314" pin=1"/></net>

<net id="325"><net_src comp="42" pin="0"/><net_sink comp="320" pin=1"/></net>

<net id="331"><net_src comp="42" pin="0"/><net_sink comp="326" pin=1"/></net>

<net id="337"><net_src comp="42" pin="0"/><net_sink comp="332" pin=1"/></net>

<net id="343"><net_src comp="42" pin="0"/><net_sink comp="338" pin=1"/></net>

<net id="349"><net_src comp="42" pin="0"/><net_sink comp="344" pin=1"/></net>

<net id="355"><net_src comp="42" pin="0"/><net_sink comp="350" pin=1"/></net>

<net id="361"><net_src comp="42" pin="0"/><net_sink comp="356" pin=1"/></net>

<net id="367"><net_src comp="42" pin="0"/><net_sink comp="362" pin=1"/></net>

<net id="373"><net_src comp="42" pin="0"/><net_sink comp="368" pin=1"/></net>

<net id="379"><net_src comp="42" pin="0"/><net_sink comp="374" pin=1"/></net>

<net id="385"><net_src comp="188" pin="3"/><net_sink comp="380" pin=0"/></net>

<net id="391"><net_src comp="194" pin="3"/><net_sink comp="386" pin=0"/></net>

<net id="397"><net_src comp="200" pin="3"/><net_sink comp="392" pin=0"/></net>

<net id="403"><net_src comp="206" pin="3"/><net_sink comp="398" pin=0"/></net>

<net id="409"><net_src comp="212" pin="3"/><net_sink comp="404" pin=0"/></net>

<net id="415"><net_src comp="218" pin="3"/><net_sink comp="410" pin=0"/></net>

<net id="421"><net_src comp="224" pin="3"/><net_sink comp="416" pin=0"/></net>

<net id="427"><net_src comp="230" pin="3"/><net_sink comp="422" pin=0"/></net>

<net id="433"><net_src comp="236" pin="3"/><net_sink comp="428" pin=0"/></net>

<net id="439"><net_src comp="242" pin="3"/><net_sink comp="434" pin=0"/></net>

<net id="445"><net_src comp="248" pin="3"/><net_sink comp="440" pin=0"/></net>

<net id="451"><net_src comp="254" pin="3"/><net_sink comp="446" pin=0"/></net>

<net id="457"><net_src comp="260" pin="3"/><net_sink comp="452" pin=0"/></net>

<net id="463"><net_src comp="266" pin="3"/><net_sink comp="458" pin=0"/></net>

<net id="469"><net_src comp="272" pin="3"/><net_sink comp="464" pin=0"/></net>

<net id="475"><net_src comp="278" pin="3"/><net_sink comp="470" pin=0"/></net>

<net id="481"><net_src comp="284" pin="3"/><net_sink comp="476" pin=0"/></net>

<net id="487"><net_src comp="290" pin="3"/><net_sink comp="482" pin=0"/></net>

<net id="493"><net_src comp="296" pin="3"/><net_sink comp="488" pin=0"/></net>

<net id="499"><net_src comp="302" pin="3"/><net_sink comp="494" pin=0"/></net>

<net id="505"><net_src comp="308" pin="3"/><net_sink comp="500" pin=0"/></net>

<net id="511"><net_src comp="314" pin="3"/><net_sink comp="506" pin=0"/></net>

<net id="517"><net_src comp="320" pin="3"/><net_sink comp="512" pin=0"/></net>

<net id="523"><net_src comp="326" pin="3"/><net_sink comp="518" pin=0"/></net>

<net id="529"><net_src comp="332" pin="3"/><net_sink comp="524" pin=0"/></net>

<net id="535"><net_src comp="338" pin="3"/><net_sink comp="530" pin=0"/></net>

<net id="541"><net_src comp="344" pin="3"/><net_sink comp="536" pin=0"/></net>

<net id="547"><net_src comp="350" pin="3"/><net_sink comp="542" pin=0"/></net>

<net id="553"><net_src comp="356" pin="3"/><net_sink comp="548" pin=0"/></net>

<net id="559"><net_src comp="362" pin="3"/><net_sink comp="554" pin=0"/></net>

<net id="565"><net_src comp="368" pin="3"/><net_sink comp="560" pin=0"/></net>

<net id="571"><net_src comp="374" pin="3"/><net_sink comp="566" pin=0"/></net>

<net id="575"><net_src comp="36" pin="0"/><net_sink comp="572" pin=0"/></net>

<net id="582"><net_src comp="572" pin="1"/><net_sink comp="576" pin=0"/></net>

<net id="586"><net_src comp="10" pin="0"/><net_sink comp="583" pin=0"/></net>

<net id="593"><net_src comp="583" pin="1"/><net_sink comp="587" pin=0"/></net>

<net id="629"><net_src comp="8" pin="0"/><net_sink comp="594" pin=0"/></net>

<net id="630"><net_src comp="60" pin="1"/><net_sink comp="594" pin=1"/></net>

<net id="631"><net_src comp="64" pin="1"/><net_sink comp="594" pin=2"/></net>

<net id="632"><net_src comp="68" pin="1"/><net_sink comp="594" pin=3"/></net>

<net id="633"><net_src comp="72" pin="1"/><net_sink comp="594" pin=4"/></net>

<net id="634"><net_src comp="76" pin="1"/><net_sink comp="594" pin=5"/></net>

<net id="635"><net_src comp="80" pin="1"/><net_sink comp="594" pin=6"/></net>

<net id="636"><net_src comp="84" pin="1"/><net_sink comp="594" pin=7"/></net>

<net id="637"><net_src comp="88" pin="1"/><net_sink comp="594" pin=8"/></net>

<net id="638"><net_src comp="92" pin="1"/><net_sink comp="594" pin=9"/></net>

<net id="639"><net_src comp="96" pin="1"/><net_sink comp="594" pin=10"/></net>

<net id="640"><net_src comp="100" pin="1"/><net_sink comp="594" pin=11"/></net>

<net id="641"><net_src comp="104" pin="1"/><net_sink comp="594" pin=12"/></net>

<net id="642"><net_src comp="108" pin="1"/><net_sink comp="594" pin=13"/></net>

<net id="643"><net_src comp="112" pin="1"/><net_sink comp="594" pin=14"/></net>

<net id="644"><net_src comp="116" pin="1"/><net_sink comp="594" pin=15"/></net>

<net id="645"><net_src comp="120" pin="1"/><net_sink comp="594" pin=16"/></net>

<net id="646"><net_src comp="124" pin="1"/><net_sink comp="594" pin=17"/></net>

<net id="647"><net_src comp="128" pin="1"/><net_sink comp="594" pin=18"/></net>

<net id="648"><net_src comp="132" pin="1"/><net_sink comp="594" pin=19"/></net>

<net id="649"><net_src comp="136" pin="1"/><net_sink comp="594" pin=20"/></net>

<net id="650"><net_src comp="140" pin="1"/><net_sink comp="594" pin=21"/></net>

<net id="651"><net_src comp="144" pin="1"/><net_sink comp="594" pin=22"/></net>

<net id="652"><net_src comp="148" pin="1"/><net_sink comp="594" pin=23"/></net>

<net id="653"><net_src comp="152" pin="1"/><net_sink comp="594" pin=24"/></net>

<net id="654"><net_src comp="156" pin="1"/><net_sink comp="594" pin=25"/></net>

<net id="655"><net_src comp="160" pin="1"/><net_sink comp="594" pin=26"/></net>

<net id="656"><net_src comp="164" pin="1"/><net_sink comp="594" pin=27"/></net>

<net id="657"><net_src comp="168" pin="1"/><net_sink comp="594" pin=28"/></net>

<net id="658"><net_src comp="172" pin="1"/><net_sink comp="594" pin=29"/></net>

<net id="659"><net_src comp="176" pin="1"/><net_sink comp="594" pin=30"/></net>

<net id="660"><net_src comp="180" pin="1"/><net_sink comp="594" pin=31"/></net>

<net id="661"><net_src comp="184" pin="1"/><net_sink comp="594" pin=32"/></net>

<net id="698"><net_src comp="46" pin="0"/><net_sink comp="662" pin=0"/></net>

<net id="699"><net_src comp="2" pin="0"/><net_sink comp="662" pin=33"/></net>

<net id="769"><net_src comp="48" pin="0"/><net_sink comp="700" pin=0"/></net>

<net id="770"><net_src comp="0" pin="0"/><net_sink comp="700" pin=66"/></net>

<net id="775"><net_src comp="10" pin="0"/><net_sink comp="771" pin=0"/></net>

<net id="783"><net_src comp="776" pin="1"/><net_sink comp="779" pin=0"/></net>

<net id="784"><net_src comp="24" pin="0"/><net_sink comp="779" pin=1"/></net>

<net id="789"><net_src comp="776" pin="1"/><net_sink comp="785" pin=0"/></net>

<net id="790"><net_src comp="30" pin="0"/><net_sink comp="785" pin=1"/></net>

<net id="795"><net_src comp="576" pin="4"/><net_sink comp="791" pin=0"/></net>

<net id="796"><net_src comp="38" pin="0"/><net_sink comp="791" pin=1"/></net>

<net id="801"><net_src comp="576" pin="4"/><net_sink comp="797" pin=0"/></net>

<net id="802"><net_src comp="40" pin="0"/><net_sink comp="797" pin=1"/></net>

<net id="807"><net_src comp="587" pin="4"/><net_sink comp="803" pin=0"/></net>

<net id="808"><net_src comp="24" pin="0"/><net_sink comp="803" pin=1"/></net>

<net id="814"><net_src comp="803" pin="2"/><net_sink comp="809" pin=0"/></net>

<net id="815"><net_src comp="10" pin="0"/><net_sink comp="809" pin=1"/></net>

<net id="816"><net_src comp="587" pin="4"/><net_sink comp="809" pin=2"/></net>

<net id="820"><net_src comp="809" pin="3"/><net_sink comp="817" pin=0"/></net>

<net id="821"><net_src comp="817" pin="1"/><net_sink comp="188" pin=2"/></net>

<net id="822"><net_src comp="817" pin="1"/><net_sink comp="194" pin=2"/></net>

<net id="823"><net_src comp="817" pin="1"/><net_sink comp="200" pin=2"/></net>

<net id="824"><net_src comp="817" pin="1"/><net_sink comp="206" pin=2"/></net>

<net id="825"><net_src comp="817" pin="1"/><net_sink comp="212" pin=2"/></net>

<net id="826"><net_src comp="817" pin="1"/><net_sink comp="218" pin=2"/></net>

<net id="827"><net_src comp="817" pin="1"/><net_sink comp="224" pin=2"/></net>

<net id="828"><net_src comp="817" pin="1"/><net_sink comp="230" pin=2"/></net>

<net id="829"><net_src comp="817" pin="1"/><net_sink comp="236" pin=2"/></net>

<net id="830"><net_src comp="817" pin="1"/><net_sink comp="242" pin=2"/></net>

<net id="831"><net_src comp="817" pin="1"/><net_sink comp="248" pin=2"/></net>

<net id="832"><net_src comp="817" pin="1"/><net_sink comp="254" pin=2"/></net>

<net id="833"><net_src comp="817" pin="1"/><net_sink comp="260" pin=2"/></net>

<net id="834"><net_src comp="817" pin="1"/><net_sink comp="266" pin=2"/></net>

<net id="835"><net_src comp="817" pin="1"/><net_sink comp="272" pin=2"/></net>

<net id="836"><net_src comp="817" pin="1"/><net_sink comp="278" pin=2"/></net>

<net id="837"><net_src comp="817" pin="1"/><net_sink comp="284" pin=2"/></net>

<net id="838"><net_src comp="817" pin="1"/><net_sink comp="290" pin=2"/></net>

<net id="839"><net_src comp="817" pin="1"/><net_sink comp="296" pin=2"/></net>

<net id="840"><net_src comp="817" pin="1"/><net_sink comp="302" pin=2"/></net>

<net id="841"><net_src comp="817" pin="1"/><net_sink comp="308" pin=2"/></net>

<net id="842"><net_src comp="817" pin="1"/><net_sink comp="314" pin=2"/></net>

<net id="843"><net_src comp="817" pin="1"/><net_sink comp="320" pin=2"/></net>

<net id="844"><net_src comp="817" pin="1"/><net_sink comp="326" pin=2"/></net>

<net id="845"><net_src comp="817" pin="1"/><net_sink comp="332" pin=2"/></net>

<net id="846"><net_src comp="817" pin="1"/><net_sink comp="338" pin=2"/></net>

<net id="847"><net_src comp="817" pin="1"/><net_sink comp="344" pin=2"/></net>

<net id="848"><net_src comp="817" pin="1"/><net_sink comp="350" pin=2"/></net>

<net id="849"><net_src comp="817" pin="1"/><net_sink comp="356" pin=2"/></net>

<net id="850"><net_src comp="817" pin="1"/><net_sink comp="362" pin=2"/></net>

<net id="851"><net_src comp="817" pin="1"/><net_sink comp="368" pin=2"/></net>

<net id="852"><net_src comp="817" pin="1"/><net_sink comp="374" pin=2"/></net>

<net id="857"><net_src comp="809" pin="3"/><net_sink comp="853" pin=0"/></net>

<net id="858"><net_src comp="30" pin="0"/><net_sink comp="853" pin=1"/></net>

<net id="866"><net_src comp="56" pin="1"/><net_sink comp="863" pin=0"/></net>

<net id="867"><net_src comp="863" pin="1"/><net_sink comp="771" pin=1"/></net>

<net id="868"><net_src comp="863" pin="1"/><net_sink comp="776" pin=0"/></net>

<net id="869"><net_src comp="863" pin="1"/><net_sink comp="859" pin=1"/></net>

<net id="876"><net_src comp="785" pin="2"/><net_sink comp="873" pin=0"/></net>

<net id="877"><net_src comp="873" pin="1"/><net_sink comp="859" pin=0"/></net>

<net id="884"><net_src comp="797" pin="2"/><net_sink comp="881" pin=0"/></net>

<net id="885"><net_src comp="881" pin="1"/><net_sink comp="576" pin=2"/></net>

<net id="889"><net_src comp="809" pin="3"/><net_sink comp="886" pin=0"/></net>

<net id="890"><net_src comp="886" pin="1"/><net_sink comp="700" pin=34"/></net>

<net id="894"><net_src comp="188" pin="3"/><net_sink comp="891" pin=0"/></net>

<net id="895"><net_src comp="891" pin="1"/><net_sink comp="380" pin=0"/></net>

<net id="899"><net_src comp="194" pin="3"/><net_sink comp="896" pin=0"/></net>

<net id="900"><net_src comp="896" pin="1"/><net_sink comp="386" pin=0"/></net>

<net id="904"><net_src comp="200" pin="3"/><net_sink comp="901" pin=0"/></net>

<net id="905"><net_src comp="901" pin="1"/><net_sink comp="392" pin=0"/></net>

<net id="909"><net_src comp="206" pin="3"/><net_sink comp="906" pin=0"/></net>

<net id="910"><net_src comp="906" pin="1"/><net_sink comp="398" pin=0"/></net>

<net id="914"><net_src comp="212" pin="3"/><net_sink comp="911" pin=0"/></net>

<net id="915"><net_src comp="911" pin="1"/><net_sink comp="404" pin=0"/></net>

<net id="919"><net_src comp="218" pin="3"/><net_sink comp="916" pin=0"/></net>

<net id="920"><net_src comp="916" pin="1"/><net_sink comp="410" pin=0"/></net>

<net id="924"><net_src comp="224" pin="3"/><net_sink comp="921" pin=0"/></net>

<net id="925"><net_src comp="921" pin="1"/><net_sink comp="416" pin=0"/></net>

<net id="929"><net_src comp="230" pin="3"/><net_sink comp="926" pin=0"/></net>

<net id="930"><net_src comp="926" pin="1"/><net_sink comp="422" pin=0"/></net>

<net id="934"><net_src comp="236" pin="3"/><net_sink comp="931" pin=0"/></net>

<net id="935"><net_src comp="931" pin="1"/><net_sink comp="428" pin=0"/></net>

<net id="939"><net_src comp="242" pin="3"/><net_sink comp="936" pin=0"/></net>

<net id="940"><net_src comp="936" pin="1"/><net_sink comp="434" pin=0"/></net>

<net id="944"><net_src comp="248" pin="3"/><net_sink comp="941" pin=0"/></net>

<net id="945"><net_src comp="941" pin="1"/><net_sink comp="440" pin=0"/></net>

<net id="949"><net_src comp="254" pin="3"/><net_sink comp="946" pin=0"/></net>

<net id="950"><net_src comp="946" pin="1"/><net_sink comp="446" pin=0"/></net>

<net id="954"><net_src comp="260" pin="3"/><net_sink comp="951" pin=0"/></net>

<net id="955"><net_src comp="951" pin="1"/><net_sink comp="452" pin=0"/></net>

<net id="959"><net_src comp="266" pin="3"/><net_sink comp="956" pin=0"/></net>

<net id="960"><net_src comp="956" pin="1"/><net_sink comp="458" pin=0"/></net>

<net id="964"><net_src comp="272" pin="3"/><net_sink comp="961" pin=0"/></net>

<net id="965"><net_src comp="961" pin="1"/><net_sink comp="464" pin=0"/></net>

<net id="969"><net_src comp="278" pin="3"/><net_sink comp="966" pin=0"/></net>

<net id="970"><net_src comp="966" pin="1"/><net_sink comp="470" pin=0"/></net>

<net id="974"><net_src comp="284" pin="3"/><net_sink comp="971" pin=0"/></net>

<net id="975"><net_src comp="971" pin="1"/><net_sink comp="476" pin=0"/></net>

<net id="979"><net_src comp="290" pin="3"/><net_sink comp="976" pin=0"/></net>

<net id="980"><net_src comp="976" pin="1"/><net_sink comp="482" pin=0"/></net>

<net id="984"><net_src comp="296" pin="3"/><net_sink comp="981" pin=0"/></net>

<net id="985"><net_src comp="981" pin="1"/><net_sink comp="488" pin=0"/></net>

<net id="989"><net_src comp="302" pin="3"/><net_sink comp="986" pin=0"/></net>

<net id="990"><net_src comp="986" pin="1"/><net_sink comp="494" pin=0"/></net>

<net id="994"><net_src comp="308" pin="3"/><net_sink comp="991" pin=0"/></net>

<net id="995"><net_src comp="991" pin="1"/><net_sink comp="500" pin=0"/></net>

<net id="999"><net_src comp="314" pin="3"/><net_sink comp="996" pin=0"/></net>

<net id="1000"><net_src comp="996" pin="1"/><net_sink comp="506" pin=0"/></net>

<net id="1004"><net_src comp="320" pin="3"/><net_sink comp="1001" pin=0"/></net>

<net id="1005"><net_src comp="1001" pin="1"/><net_sink comp="512" pin=0"/></net>

<net id="1009"><net_src comp="326" pin="3"/><net_sink comp="1006" pin=0"/></net>

<net id="1010"><net_src comp="1006" pin="1"/><net_sink comp="518" pin=0"/></net>

<net id="1014"><net_src comp="332" pin="3"/><net_sink comp="1011" pin=0"/></net>

<net id="1015"><net_src comp="1011" pin="1"/><net_sink comp="524" pin=0"/></net>

<net id="1019"><net_src comp="338" pin="3"/><net_sink comp="1016" pin=0"/></net>

<net id="1020"><net_src comp="1016" pin="1"/><net_sink comp="530" pin=0"/></net>

<net id="1024"><net_src comp="344" pin="3"/><net_sink comp="1021" pin=0"/></net>

<net id="1025"><net_src comp="1021" pin="1"/><net_sink comp="536" pin=0"/></net>

<net id="1029"><net_src comp="350" pin="3"/><net_sink comp="1026" pin=0"/></net>

<net id="1030"><net_src comp="1026" pin="1"/><net_sink comp="542" pin=0"/></net>

<net id="1034"><net_src comp="356" pin="3"/><net_sink comp="1031" pin=0"/></net>

<net id="1035"><net_src comp="1031" pin="1"/><net_sink comp="548" pin=0"/></net>

<net id="1039"><net_src comp="362" pin="3"/><net_sink comp="1036" pin=0"/></net>

<net id="1040"><net_src comp="1036" pin="1"/><net_sink comp="554" pin=0"/></net>

<net id="1044"><net_src comp="368" pin="3"/><net_sink comp="1041" pin=0"/></net>

<net id="1045"><net_src comp="1041" pin="1"/><net_sink comp="560" pin=0"/></net>

<net id="1049"><net_src comp="374" pin="3"/><net_sink comp="1046" pin=0"/></net>

<net id="1050"><net_src comp="1046" pin="1"/><net_sink comp="566" pin=0"/></net>

<net id="1054"><net_src comp="853" pin="2"/><net_sink comp="1051" pin=0"/></net>

<net id="1055"><net_src comp="1051" pin="1"/><net_sink comp="587" pin=2"/></net>

<net id="1059"><net_src comp="380" pin="3"/><net_sink comp="1056" pin=0"/></net>

<net id="1060"><net_src comp="1056" pin="1"/><net_sink comp="700" pin=32"/></net>

<net id="1064"><net_src comp="386" pin="3"/><net_sink comp="1061" pin=0"/></net>

<net id="1065"><net_src comp="1061" pin="1"/><net_sink comp="700" pin=31"/></net>

<net id="1069"><net_src comp="392" pin="3"/><net_sink comp="1066" pin=0"/></net>

<net id="1070"><net_src comp="1066" pin="1"/><net_sink comp="700" pin=30"/></net>

<net id="1074"><net_src comp="398" pin="3"/><net_sink comp="1071" pin=0"/></net>

<net id="1075"><net_src comp="1071" pin="1"/><net_sink comp="700" pin=29"/></net>

<net id="1079"><net_src comp="404" pin="3"/><net_sink comp="1076" pin=0"/></net>

<net id="1080"><net_src comp="1076" pin="1"/><net_sink comp="700" pin=28"/></net>

<net id="1084"><net_src comp="410" pin="3"/><net_sink comp="1081" pin=0"/></net>

<net id="1085"><net_src comp="1081" pin="1"/><net_sink comp="700" pin=27"/></net>

<net id="1089"><net_src comp="416" pin="3"/><net_sink comp="1086" pin=0"/></net>

<net id="1090"><net_src comp="1086" pin="1"/><net_sink comp="700" pin=26"/></net>

<net id="1094"><net_src comp="422" pin="3"/><net_sink comp="1091" pin=0"/></net>

<net id="1095"><net_src comp="1091" pin="1"/><net_sink comp="700" pin=25"/></net>

<net id="1099"><net_src comp="428" pin="3"/><net_sink comp="1096" pin=0"/></net>

<net id="1100"><net_src comp="1096" pin="1"/><net_sink comp="700" pin=24"/></net>

<net id="1104"><net_src comp="434" pin="3"/><net_sink comp="1101" pin=0"/></net>

<net id="1105"><net_src comp="1101" pin="1"/><net_sink comp="700" pin=23"/></net>

<net id="1109"><net_src comp="440" pin="3"/><net_sink comp="1106" pin=0"/></net>

<net id="1110"><net_src comp="1106" pin="1"/><net_sink comp="700" pin=22"/></net>

<net id="1114"><net_src comp="446" pin="3"/><net_sink comp="1111" pin=0"/></net>

<net id="1115"><net_src comp="1111" pin="1"/><net_sink comp="700" pin=21"/></net>

<net id="1119"><net_src comp="452" pin="3"/><net_sink comp="1116" pin=0"/></net>

<net id="1120"><net_src comp="1116" pin="1"/><net_sink comp="700" pin=20"/></net>

<net id="1124"><net_src comp="458" pin="3"/><net_sink comp="1121" pin=0"/></net>

<net id="1125"><net_src comp="1121" pin="1"/><net_sink comp="700" pin=19"/></net>

<net id="1129"><net_src comp="464" pin="3"/><net_sink comp="1126" pin=0"/></net>

<net id="1130"><net_src comp="1126" pin="1"/><net_sink comp="700" pin=18"/></net>

<net id="1134"><net_src comp="470" pin="3"/><net_sink comp="1131" pin=0"/></net>

<net id="1135"><net_src comp="1131" pin="1"/><net_sink comp="700" pin=17"/></net>

<net id="1139"><net_src comp="476" pin="3"/><net_sink comp="1136" pin=0"/></net>

<net id="1140"><net_src comp="1136" pin="1"/><net_sink comp="700" pin=16"/></net>

<net id="1144"><net_src comp="482" pin="3"/><net_sink comp="1141" pin=0"/></net>

<net id="1145"><net_src comp="1141" pin="1"/><net_sink comp="700" pin=15"/></net>

<net id="1149"><net_src comp="488" pin="3"/><net_sink comp="1146" pin=0"/></net>

<net id="1150"><net_src comp="1146" pin="1"/><net_sink comp="700" pin=14"/></net>

<net id="1154"><net_src comp="494" pin="3"/><net_sink comp="1151" pin=0"/></net>

<net id="1155"><net_src comp="1151" pin="1"/><net_sink comp="700" pin=13"/></net>

<net id="1159"><net_src comp="500" pin="3"/><net_sink comp="1156" pin=0"/></net>

<net id="1160"><net_src comp="1156" pin="1"/><net_sink comp="700" pin=12"/></net>

<net id="1164"><net_src comp="506" pin="3"/><net_sink comp="1161" pin=0"/></net>

<net id="1165"><net_src comp="1161" pin="1"/><net_sink comp="700" pin=11"/></net>

<net id="1169"><net_src comp="512" pin="3"/><net_sink comp="1166" pin=0"/></net>

<net id="1170"><net_src comp="1166" pin="1"/><net_sink comp="700" pin=10"/></net>

<net id="1174"><net_src comp="518" pin="3"/><net_sink comp="1171" pin=0"/></net>

<net id="1175"><net_src comp="1171" pin="1"/><net_sink comp="700" pin=9"/></net>

<net id="1179"><net_src comp="524" pin="3"/><net_sink comp="1176" pin=0"/></net>

<net id="1180"><net_src comp="1176" pin="1"/><net_sink comp="700" pin=8"/></net>

<net id="1184"><net_src comp="530" pin="3"/><net_sink comp="1181" pin=0"/></net>

<net id="1185"><net_src comp="1181" pin="1"/><net_sink comp="700" pin=7"/></net>

<net id="1189"><net_src comp="536" pin="3"/><net_sink comp="1186" pin=0"/></net>

<net id="1190"><net_src comp="1186" pin="1"/><net_sink comp="700" pin=6"/></net>

<net id="1194"><net_src comp="542" pin="3"/><net_sink comp="1191" pin=0"/></net>

<net id="1195"><net_src comp="1191" pin="1"/><net_sink comp="700" pin=5"/></net>

<net id="1199"><net_src comp="548" pin="3"/><net_sink comp="1196" pin=0"/></net>

<net id="1200"><net_src comp="1196" pin="1"/><net_sink comp="700" pin=4"/></net>

<net id="1204"><net_src comp="554" pin="3"/><net_sink comp="1201" pin=0"/></net>

<net id="1205"><net_src comp="1201" pin="1"/><net_sink comp="700" pin=3"/></net>

<net id="1209"><net_src comp="560" pin="3"/><net_sink comp="1206" pin=0"/></net>

<net id="1210"><net_src comp="1206" pin="1"/><net_sink comp="700" pin=2"/></net>

<net id="1214"><net_src comp="566" pin="3"/><net_sink comp="1211" pin=0"/></net>

<net id="1215"><net_src comp="1211" pin="1"/><net_sink comp="700" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: in0_V | {}
	Port: out_V | {4 8 }
 - Input state : 
	Port: StreamingMaxPool_Precision<52u, 2u, 32u, ap_uint<3>, 0, 96> : in0_V | {6 7 }
	Port: StreamingMaxPool_Precision<52u, 2u, 32u, ap_uint<3>, 0, 96> : out_V | {}
  - Chain level:
	State 1
		call_ln0 : 1
		store_ln154 : 1
	State 2
	State 3
		icmp_ln154 : 1
		yp_2 : 1
		br_ln154 : 2
	State 4
		icmp_ln155 : 1
		add_ln155 : 1
		br_ln155 : 2
		icmp_ln156 : 1
		select_ln155 : 2
		zext_ln156 : 3
		buf_V_addr : 4
		buf_V_1_addr : 4
		buf_V_2_addr : 4
		buf_V_3_addr : 4
		buf_V_4_addr : 4
		buf_V_5_addr : 4
		buf_V_6_addr : 4
		buf_V_7_addr : 4
		buf_V_8_addr : 4
		buf_V_9_addr : 4
		buf_V_10_addr : 4
		buf_V_11_addr : 4
		buf_V_12_addr : 4
		buf_V_13_addr : 4
		buf_V_14_addr : 4
		buf_V_15_addr : 4
		buf_V_16_addr : 4
		buf_V_17_addr : 4
		buf_V_18_addr : 4
		buf_V_19_addr : 4
		buf_V_20_addr : 4
		buf_V_21_addr : 4
		buf_V_22_addr : 4
		buf_V_23_addr : 4
		buf_V_24_addr : 4
		buf_V_25_addr : 4
		buf_V_26_addr : 4
		buf_V_27_addr : 4
		buf_V_28_addr : 4
		buf_V_29_addr : 4
		buf_V_30_addr : 4
		buf_V_31_addr : 4
		buf_V_load : 5
		buf_V_1_load : 5
		buf_V_2_load : 5
		buf_V_3_load : 5
		buf_V_4_load : 5
		buf_V_5_load : 5
		buf_V_6_load : 5
		buf_V_7_load : 5
		buf_V_8_load : 5
		buf_V_9_load : 5
		buf_V_10_load : 5
		buf_V_11_load : 5
		buf_V_12_load : 5
		buf_V_13_load : 5
		buf_V_14_load : 5
		buf_V_15_load : 5
		buf_V_16_load : 5
		buf_V_17_load : 5
		buf_V_18_load : 5
		buf_V_19_load : 5
		buf_V_20_load : 5
		buf_V_21_load : 5
		buf_V_22_load : 5
		buf_V_23_load : 5
		buf_V_24_load : 5
		buf_V_25_load : 5
		buf_V_26_load : 5
		buf_V_27_load : 5
		buf_V_28_load : 5
		buf_V_29_load : 5
		buf_V_30_load : 5
		buf_V_31_load : 5
		add_ln156 : 3
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------------------------------------|---------|---------|---------|
| Operation|                         Functional Unit                         |  Delay  |    FF   |   LUT   |
|----------|-----------------------------------------------------------------|---------|---------|---------|
|          | grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_594 |    0    |    5    |    22   |
|   call   | grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_662 |  50.816 |   166   |   310   |
|          | grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_700 |    0    |    98   |   378   |
|----------|-----------------------------------------------------------------|---------|---------|---------|
|          |                           yp_2_fu_785                           |    0    |    0    |    13   |
|    add   |                         add_ln155_fu_797                        |    0    |    0    |    14   |
|          |                         add_ln156_fu_853                        |    0    |    0    |    13   |
|----------|-----------------------------------------------------------------|---------|---------|---------|
|          |                        icmp_ln154_fu_779                        |    0    |    0    |    9    |
|   icmp   |                        icmp_ln155_fu_791                        |    0    |    0    |    10   |
|          |                        icmp_ln156_fu_803                        |    0    |    0    |    9    |
|----------|-----------------------------------------------------------------|---------|---------|---------|
|  select  |                       select_ln155_fu_809                       |    0    |    0    |    5    |
|----------|-----------------------------------------------------------------|---------|---------|---------|
|   zext   |                        zext_ln156_fu_817                        |    0    |    0    |    0    |
|----------|-----------------------------------------------------------------|---------|---------|---------|
|   Total  |                                                                 |  50.816 |   269   |   783   |
|----------|-----------------------------------------------------------------|---------|---------|---------|

Memories:
+--------+--------+--------+--------+--------+
|        |  BRAM  |   FF   |   LUT  |  URAM  |
+--------+--------+--------+--------+--------+
|  buf_V |    0   |    3   |    2   |    0   |
| buf_V_1|    0   |    3   |    2   |    0   |
|buf_V_10|    0   |    3   |    2   |    0   |
|buf_V_11|    0   |    3   |    2   |    0   |
|buf_V_12|    0   |    3   |    2   |    0   |
|buf_V_13|    0   |    3   |    2   |    0   |
|buf_V_14|    0   |    3   |    2   |    0   |
|buf_V_15|    0   |    3   |    2   |    0   |
|buf_V_16|    0   |    3   |    2   |    0   |
|buf_V_17|    0   |    3   |    2   |    0   |
|buf_V_18|    0   |    3   |    2   |    0   |
|buf_V_19|    0   |    3   |    2   |    0   |
| buf_V_2|    0   |    3   |    2   |    0   |
|buf_V_20|    0   |    3   |    2   |    0   |
|buf_V_21|    0   |    3   |    2   |    0   |
|buf_V_22|    0   |    3   |    2   |    0   |
|buf_V_23|    0   |    3   |    2   |    0   |
|buf_V_24|    0   |    3   |    2   |    0   |
|buf_V_25|    0   |    3   |    2   |    0   |
|buf_V_26|    0   |    3   |    2   |    0   |
|buf_V_27|    0   |    3   |    2   |    0   |
|buf_V_28|    0   |    3   |    2   |    0   |
|buf_V_29|    0   |    3   |    2   |    0   |
| buf_V_3|    0   |    3   |    2   |    0   |
|buf_V_30|    0   |    3   |    2   |    0   |
|buf_V_31|    0   |    3   |    2   |    0   |
| buf_V_4|    0   |    3   |    2   |    0   |
| buf_V_5|    0   |    3   |    2   |    0   |
| buf_V_6|    0   |    3   |    2   |    0   |
| buf_V_7|    0   |    3   |    2   |    0   |
| buf_V_8|    0   |    3   |    2   |    0   |
| buf_V_9|    0   |    3   |    2   |    0   |
+--------+--------+--------+--------+--------+
|  Total |    0   |   96   |   64   |    0   |
+--------+--------+--------+--------+--------+

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|   add_ln155_reg_881  |    6   |
|  add_ln156_reg_1051  |    5   |
| buf_V_10_addr_reg_941|    5   |
|buf_V_10_load_reg_1106|    3   |
| buf_V_11_addr_reg_946|    5   |
|buf_V_11_load_reg_1111|    3   |
| buf_V_12_addr_reg_951|    5   |
|buf_V_12_load_reg_1116|    3   |
| buf_V_13_addr_reg_956|    5   |
|buf_V_13_load_reg_1121|    3   |
| buf_V_14_addr_reg_961|    5   |
|buf_V_14_load_reg_1126|    3   |
| buf_V_15_addr_reg_966|    5   |
|buf_V_15_load_reg_1131|    3   |
| buf_V_16_addr_reg_971|    5   |
|buf_V_16_load_reg_1136|    3   |
| buf_V_17_addr_reg_976|    5   |
|buf_V_17_load_reg_1141|    3   |
| buf_V_18_addr_reg_981|    5   |
|buf_V_18_load_reg_1146|    3   |
| buf_V_19_addr_reg_986|    5   |
|buf_V_19_load_reg_1151|    3   |
| buf_V_1_addr_reg_896 |    5   |
| buf_V_1_load_reg_1061|    3   |
| buf_V_20_addr_reg_991|    5   |
|buf_V_20_load_reg_1156|    3   |
| buf_V_21_addr_reg_996|    5   |
|buf_V_21_load_reg_1161|    3   |
|buf_V_22_addr_reg_1001|    5   |
|buf_V_22_load_reg_1166|    3   |
|buf_V_23_addr_reg_1006|    5   |
|buf_V_23_load_reg_1171|    3   |
|buf_V_24_addr_reg_1011|    5   |
|buf_V_24_load_reg_1176|    3   |
|buf_V_25_addr_reg_1016|    5   |
|buf_V_25_load_reg_1181|    3   |
|buf_V_26_addr_reg_1021|    5   |
|buf_V_26_load_reg_1186|    3   |
|buf_V_27_addr_reg_1026|    5   |
|buf_V_27_load_reg_1191|    3   |
|buf_V_28_addr_reg_1031|    5   |
|buf_V_28_load_reg_1196|    3   |
|buf_V_29_addr_reg_1036|    5   |
|buf_V_29_load_reg_1201|    3   |
| buf_V_2_addr_reg_901 |    5   |
| buf_V_2_load_reg_1066|    3   |
|buf_V_30_addr_reg_1041|    5   |
|buf_V_30_load_reg_1206|    3   |
|buf_V_31_addr_reg_1046|    5   |
|buf_V_31_load_reg_1211|    3   |
| buf_V_3_addr_reg_906 |    5   |
| buf_V_3_load_reg_1071|    3   |
| buf_V_4_addr_reg_911 |    5   |
| buf_V_4_load_reg_1076|    3   |
| buf_V_5_addr_reg_916 |    5   |
| buf_V_5_load_reg_1081|    3   |
| buf_V_6_addr_reg_921 |    5   |
| buf_V_6_load_reg_1086|    3   |
| buf_V_7_addr_reg_926 |    5   |
| buf_V_7_load_reg_1091|    3   |
| buf_V_8_addr_reg_931 |    5   |
| buf_V_8_load_reg_1096|    3   |
| buf_V_9_addr_reg_936 |    5   |
| buf_V_9_load_reg_1101|    3   |
|  buf_V_addr_reg_891  |    5   |
|  buf_V_load_reg_1056 |    3   |
|indvar_flatten_reg_572|    6   |
| select_ln155_reg_886 |    5   |
|      xp_reg_583      |    5   |
|     yp_2_reg_873     |    5   |
|      yp_reg_863      |    5   |
+----------------------+--------+
|         Total        |   293  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_380 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_386 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_392 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_398 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_404 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_410 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_416 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_422 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_428 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_434 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_440 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_446 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_452 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_458 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_464 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_470 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_476 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_482 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_488 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_494 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_500 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_506 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_512 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_518 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_524 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_530 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_536 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_542 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_548 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_554 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_560 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_566 |  p0  |   2  |   5  |   10   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   320  ||  50.816 ||   288   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |   50   |   269  |   783  |    -   |
|   Memory  |    0   |    -   |   96   |   64   |    0   |
|Multiplexer|    -   |   50   |    -   |   288  |    -   |
|  Register |    -   |    -   |   293  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    0   |   101  |   658  |  1135  |    0   |
+-----------+--------+--------+--------+--------+--------+
