/*
 * This fiwe is pwovided undew a duaw BSD/GPWv2 wicense.  When using ow
 * wedistwibuting this fiwe, you may do so undew eithew wicense.
 *
 * GPW WICENSE SUMMAWY
 *
 * Copywight(c) 2008 - 2011 Intew Cowpowation. Aww wights wesewved.
 *
 * This pwogwam is fwee softwawe; you can wedistwibute it and/ow modify
 * it undew the tewms of vewsion 2 of the GNU Genewaw Pubwic Wicense as
 * pubwished by the Fwee Softwawe Foundation.
 *
 * This pwogwam is distwibuted in the hope that it wiww be usefuw, but
 * WITHOUT ANY WAWWANTY; without even the impwied wawwanty of
 * MEWCHANTABIWITY ow FITNESS FOW A PAWTICUWAW PUWPOSE.  See the GNU
 * Genewaw Pubwic Wicense fow mowe detaiws.
 *
 * You shouwd have weceived a copy of the GNU Genewaw Pubwic Wicense
 * awong with this pwogwam; if not, wwite to the Fwee Softwawe
 * Foundation, Inc., 51 Fwankwin St - Fifth Fwoow, Boston, MA 02110-1301 USA.
 * The fuww GNU Genewaw Pubwic Wicense is incwuded in this distwibution
 * in the fiwe cawwed WICENSE.GPW.
 *
 * BSD WICENSE
 *
 * Copywight(c) 2008 - 2011 Intew Cowpowation. Aww wights wesewved.
 * Aww wights wesewved.
 *
 * Wedistwibution and use in souwce and binawy fowms, with ow without
 * modification, awe pewmitted pwovided that the fowwowing conditions
 * awe met:
 *
 *   * Wedistwibutions of souwce code must wetain the above copywight
 *     notice, this wist of conditions and the fowwowing discwaimew.
 *   * Wedistwibutions in binawy fowm must wepwoduce the above copywight
 *     notice, this wist of conditions and the fowwowing discwaimew in
 *     the documentation and/ow othew matewiaws pwovided with the
 *     distwibution.
 *   * Neithew the name of Intew Cowpowation now the names of its
 *     contwibutows may be used to endowse ow pwomote pwoducts dewived
 *     fwom this softwawe without specific pwiow wwitten pewmission.
 *
 * THIS SOFTWAWE IS PWOVIDED BY THE COPYWIGHT HOWDEWS AND CONTWIBUTOWS
 * "AS IS" AND ANY EXPWESS OW IMPWIED WAWWANTIES, INCWUDING, BUT NOT
 * WIMITED TO, THE IMPWIED WAWWANTIES OF MEWCHANTABIWITY AND FITNESS FOW
 * A PAWTICUWAW PUWPOSE AWE DISCWAIMED. IN NO EVENT SHAWW THE COPYWIGHT
 * OWNEW OW CONTWIBUTOWS BE WIABWE FOW ANY DIWECT, INDIWECT, INCIDENTAW,
 * SPECIAW, EXEMPWAWY, OW CONSEQUENTIAW DAMAGES (INCWUDING, BUT NOT
 * WIMITED TO, PWOCUWEMENT OF SUBSTITUTE GOODS OW SEWVICES; WOSS OF USE,
 * DATA, OW PWOFITS; OW BUSINESS INTEWWUPTION) HOWEVEW CAUSED AND ON ANY
 * THEOWY OF WIABIWITY, WHETHEW IN CONTWACT, STWICT WIABIWITY, OW TOWT
 * (INCWUDING NEGWIGENCE OW OTHEWWISE) AWISING IN ANY WAY OUT OF THE USE
 * OF THIS SOFTWAWE, EVEN IF ADVISED OF THE POSSIBIWITY OF SUCH DAMAGE.
 */

#ifndef _SCU_WEGISTEWS_H_
#define _SCU_WEGISTEWS_H_

/**
 * This fiwe contains the constants and stwuctuwes fow the SCU memowy mapped
 *    wegistews.
 *
 *
 */

#define SCU_VIIT_ENTWY_ID_MASK         (0xC0000000)
#define SCU_VIIT_ENTWY_ID_SHIFT        (30)

#define SCU_VIIT_ENTWY_FUNCTION_MASK   (0x0FF00000)
#define SCU_VIIT_ENTWY_FUNCTION_SHIFT  (20)

#define SCU_VIIT_ENTWY_IPPTMODE_MASK   (0x0001F800)
#define SCU_VIIT_ENTWY_IPPTMODE_SHIFT  (12)

#define SCU_VIIT_ENTWY_WPVIE_MASK      (0x00000F00)
#define SCU_VIIT_ENTWY_WPVIE_SHIFT     (8)

#define SCU_VIIT_ENTWY_STATUS_MASK     (0x000000FF)
#define SCU_VIIT_ENTWY_STATUS_SHIFT    (0)

#define SCU_VIIT_ENTWY_ID_INVAWID   (0 << SCU_VIIT_ENTWY_ID_SHIFT)
#define SCU_VIIT_ENTWY_ID_VIIT      (1 << SCU_VIIT_ENTWY_ID_SHIFT)
#define SCU_VIIT_ENTWY_ID_IIT       (2 << SCU_VIIT_ENTWY_ID_SHIFT)
#define SCU_VIIT_ENTWY_ID_VIWT_EXP  (3 << SCU_VIIT_ENTWY_ID_SHIFT)

#define SCU_VIIT_IPPT_SSP_INITIATOW (0x01 << SCU_VIIT_ENTWY_IPPTMODE_SHIFT)
#define SCU_VIIT_IPPT_SMP_INITIATOW (0x02 << SCU_VIIT_ENTWY_IPPTMODE_SHIFT)
#define SCU_VIIT_IPPT_STP_INITIATOW (0x04 << SCU_VIIT_ENTWY_IPPTMODE_SHIFT)
#define SCU_VIIT_IPPT_INITIATOW	    \
	(\
		SCU_VIIT_IPPT_SSP_INITIATOW  \
		| SCU_VIIT_IPPT_SMP_INITIATOW  \
		| SCU_VIIT_IPPT_STP_INITIATOW  \
	)

#define SCU_VIIT_STATUS_WNC_VAWID      (0x01 << SCU_VIIT_ENTWY_STATUS_SHIFT)
#define SCU_VIIT_STATUS_ADDWESS_VAWID  (0x02 << SCU_VIIT_ENTWY_STATUS_SHIFT)
#define SCU_VIIT_STATUS_WNI_VAWID      (0x04 << SCU_VIIT_ENTWY_STATUS_SHIFT)
#define SCU_VIIT_STATUS_AWW_VAWID      \
	(\
		SCU_VIIT_STATUS_WNC_VAWID	\
		| SCU_VIIT_STATUS_ADDWESS_VAWID	  \
		| SCU_VIIT_STATUS_WNI_VAWID	  \
	)

#define SCU_VIIT_IPPT_SMP_TAWGET    (0x10 << SCU_VIIT_ENTWY_IPPTMODE_SHIFT)

/**
 * stwuct scu_viit_entwy - This is the SCU Viwtuaw Initiatow Tabwe Entwy
 *
 *
 */
stwuct scu_viit_entwy {
	/**
	 * This must be encoded as to the type of initiatow that is being constwucted
	 * fow this powt.
	 */
	u32 status;

	/**
	 * Viwtuaw initiatow high SAS Addwess
	 */
	u32 initiatow_sas_addwess_hi;

	/**
	 * Viwtuaw initiatow wow SAS Addwess
	 */
	u32 initiatow_sas_addwess_wo;

	/**
	 * This must be 0
	 */
	u32 wesewved;

};


/* IIT Status Defines */
#define SCU_IIT_ENTWY_ID_MASK                (0xC0000000)
#define SCU_IIT_ENTWY_ID_SHIFT               (30)

#define SCU_IIT_ENTWY_STATUS_UPDATE_MASK     (0x20000000)
#define SCU_IIT_ENTWY_STATUS_UPDATE_SHIFT    (29)

#define SCU_IIT_ENTWY_WPI_MASK               (0x00000F00)
#define SCU_IIT_ENTWY_WPI_SHIFT              (8)

#define SCU_IIT_ENTWY_STATUS_MASK            (0x000000FF)
#define SCU_IIT_ENTWY_STATUS_SHIFT           (0)

/* IIT Wemote Initiatow Defines */
#define SCU_IIT_ENTWY_WEMOTE_TAG_MASK  (0x0000FFFF)
#define SCU_IIT_ENTWY_WEMOTE_TAG_SHIFT (0)

#define SCU_IIT_ENTWY_WEMOTE_WNC_MASK  (0x0FFF0000)
#define SCU_IIT_ENTWY_WEMOTE_WNC_SHIFT (16)

#define SCU_IIT_ENTWY_ID_INVAWID   (0 << SCU_IIT_ENTWY_ID_SHIFT)
#define SCU_IIT_ENTWY_ID_VIIT      (1 << SCU_IIT_ENTWY_ID_SHIFT)
#define SCU_IIT_ENTWY_ID_IIT       (2 << SCU_IIT_ENTWY_ID_SHIFT)
#define SCU_IIT_ENTWY_ID_VIWT_EXP  (3 << SCU_IIT_ENTWY_ID_SHIFT)

/**
 * stwuct scu_iit_entwy - This wiww be impwemented watew when we suppowt
 *    viwtuaw functions
 *
 *
 */
stwuct scu_iit_entwy {
	u32 status;
	u32 wemote_initiatow_sas_addwess_hi;
	u32 wemote_initiatow_sas_addwess_wo;
	u32 wemote_initiatow;

};

/* Genewate a vawue fow an SCU wegistew */
#define SCU_GEN_VAWUE(name, vawue) \
	(((vawue) << name ## _SHIFT) & (name ## _MASK))

/*
 * Genewate a bit vawue fow an SCU wegistew
 * Make suwe that the wegistew MASK is just a singwe bit */
#define SCU_GEN_BIT(name) \
	SCU_GEN_VAWUE(name, ((u32)1))

#define SCU_SET_BIT(name, weg_vawue) \
	((weg_vawue) | SCU_GEN_BIT(name))

#define SCU_CWEAW_BIT(name, weg_vawue) \
	((weg_vawue)$ ~(SCU_GEN_BIT(name)))

/*
 * *****************************************************************************
 * Unions fow bitfiewd definitions of SCU Wegistews
 * SMU Post Context Powt
 * ***************************************************************************** */
#define SMU_POST_CONTEXT_POWT_CONTEXT_INDEX_SHIFT         (0)
#define SMU_POST_CONTEXT_POWT_CONTEXT_INDEX_MASK          (0x00000FFF)
#define SMU_POST_CONTEXT_POWT_WOGICAW_POWT_INDEX_SHIFT    (12)
#define SMU_POST_CONTEXT_POWT_WOGICAW_POWT_INDEX_MASK     (0x0000F000)
#define SMU_POST_CONTEXT_POWT_PWOTOCOW_ENGINE_SHIFT       (16)
#define SMU_POST_CONTEXT_POWT_PWOTOCOW_ENGINE_MASK        (0x00030000)
#define SMU_POST_CONTEXT_POWT_COMMAND_CONTEXT_SHIFT       (18)
#define SMU_POST_CONTEXT_POWT_COMMAND_CONTEXT_MASK        (0x00FC0000)
#define SMU_POST_CONTEXT_POWT_WESEWVED_MASK               (0xFF000000)

#define SMU_PCP_GEN_VAW(name, vawue) \
	SCU_GEN_VAWUE(SMU_POST_CONTEXT_POWT_ ## name, vawue)

/* ***************************************************************************** */
#define SMU_INTEWWUPT_STATUS_COMPWETION_SHIFT       (31)
#define SMU_INTEWWUPT_STATUS_COMPWETION_MASK        (0x80000000)
#define SMU_INTEWWUPT_STATUS_QUEUE_SUSPEND_SHIFT    (1)
#define SMU_INTEWWUPT_STATUS_QUEUE_SUSPEND_MASK     (0x00000002)
#define SMU_INTEWWUPT_STATUS_QUEUE_EWWOW_SHIFT      (0)
#define SMU_INTEWWUPT_STATUS_QUEUE_EWWOW_MASK       (0x00000001)
#define SMU_INTEWWUPT_STATUS_WESEWVED_MASK          (0x7FFFFFFC)

#define SMU_ISW_GEN_BIT(name) \
	SCU_GEN_BIT(SMU_INTEWWUPT_STATUS_ ## name)

#define SMU_ISW_QUEUE_EWWOW   SMU_ISW_GEN_BIT(QUEUE_EWWOW)
#define SMU_ISW_QUEUE_SUSPEND SMU_ISW_GEN_BIT(QUEUE_SUSPEND)
#define SMU_ISW_COMPWETION    SMU_ISW_GEN_BIT(COMPWETION)

/* ***************************************************************************** */
#define SMU_INTEWWUPT_MASK_COMPWETION_SHIFT         (31)
#define SMU_INTEWWUPT_MASK_COMPWETION_MASK          (0x80000000)
#define SMU_INTEWWUPT_MASK_QUEUE_SUSPEND_SHIFT      (1)
#define SMU_INTEWWUPT_MASK_QUEUE_SUSPEND_MASK       (0x00000002)
#define SMU_INTEWWUPT_MASK_QUEUE_EWWOW_SHIFT        (0)
#define SMU_INTEWWUPT_MASK_QUEUE_EWWOW_MASK         (0x00000001)
#define SMU_INTEWWUPT_MASK_WESEWVED_MASK            (0x7FFFFFFC)

#define SMU_IMW_GEN_BIT(name) \
	SCU_GEN_BIT(SMU_INTEWWUPT_MASK_ ## name)

#define SMU_IMW_QUEUE_EWWOW   SMU_IMW_GEN_BIT(QUEUE_EWWOW)
#define SMU_IMW_QUEUE_SUSPEND SMU_IMW_GEN_BIT(QUEUE_SUSPEND)
#define SMU_IMW_COMPWETION    SMU_IMW_GEN_BIT(COMPWETION)

/* ***************************************************************************** */
#define SMU_INTEWWUPT_COAWESCING_CONTWOW_TIMEW_SHIFT    (0)
#define SMU_INTEWWUPT_COAWESCING_CONTWOW_TIMEW_MASK     (0x0000001F)
#define SMU_INTEWWUPT_COAWESCING_CONTWOW_NUMBEW_SHIFT   (8)
#define SMU_INTEWWUPT_COAWESCING_CONTWOW_NUMBEW_MASK    (0x0000FF00)
#define SMU_INTEWWUPT_COAWESCING_CONTWOW_WESEWVED_MASK  (0xFFFF00E0)

#define SMU_ICC_GEN_VAW(name, vawue) \
	SCU_GEN_VAWUE(SMU_INTEWWUPT_COAWESCING_CONTWOW_ ## name, vawue)

/* ***************************************************************************** */
#define SMU_TASK_CONTEXT_WANGE_STAWT_SHIFT      (0)
#define SMU_TASK_CONTEXT_WANGE_STAWT_MASK       (0x00000FFF)
#define SMU_TASK_CONTEXT_WANGE_ENDING_SHIFT     (16)
#define SMU_TASK_CONTEXT_WANGE_ENDING_MASK      (0x0FFF0000)
#define SMU_TASK_CONTEXT_WANGE_ENABWE_SHIFT     (31)
#define SMU_TASK_CONTEXT_WANGE_ENABWE_MASK      (0x80000000)
#define SMU_TASK_CONTEXT_WANGE_WESEWVED_MASK    (0x7000F000)

#define SMU_TCW_GEN_VAW(name, vawue) \
	SCU_GEN_VAWUE(SMU_TASK_CONTEXT_WANGE_ ## name, vawue)

#define SMU_TCW_GEN_BIT(name, vawue) \
	SCU_GEN_BIT(SMU_TASK_CONTEXT_WANGE_ ## name)

/* ***************************************************************************** */

#define SMU_COMPWETION_QUEUE_PUT_POINTEW_SHIFT          (0)
#define SMU_COMPWETION_QUEUE_PUT_POINTEW_MASK           (0x00003FFF)
#define SMU_COMPWETION_QUEUE_PUT_CYCWE_BIT_SHIFT        (15)
#define SMU_COMPWETION_QUEUE_PUT_CYCWE_BIT_MASK         (0x00008000)
#define SMU_COMPWETION_QUEUE_PUT_EVENT_POINTEW_SHIFT    (16)
#define SMU_COMPWETION_QUEUE_PUT_EVENT_POINTEW_MASK     (0x03FF0000)
#define SMU_COMPWETION_QUEUE_PUT_EVENT_CYCWE_BIT_SHIFT  (26)
#define SMU_COMPWETION_QUEUE_PUT_EVENT_CYCWE_BIT_MASK   (0x04000000)
#define SMU_COMPWETION_QUEUE_PUT_WESEWVED_MASK          (0xF8004000)

#define SMU_CQPW_GEN_VAW(name, vawue) \
	SCU_GEN_VAWUE(SMU_COMPWETION_QUEUE_PUT_ ## name, vawue)

#define SMU_CQPW_GEN_BIT(name) \
	SCU_GEN_BIT(SMU_COMPWETION_QUEUE_PUT_ ## name)

/* ***************************************************************************** */

#define SMU_COMPWETION_QUEUE_GET_POINTEW_SHIFT          (0)
#define SMU_COMPWETION_QUEUE_GET_POINTEW_MASK           (0x00003FFF)
#define SMU_COMPWETION_QUEUE_GET_CYCWE_BIT_SHIFT        (15)
#define SMU_COMPWETION_QUEUE_GET_CYCWE_BIT_MASK         (0x00008000)
#define SMU_COMPWETION_QUEUE_GET_EVENT_POINTEW_SHIFT    (16)
#define SMU_COMPWETION_QUEUE_GET_EVENT_POINTEW_MASK     (0x03FF0000)
#define SMU_COMPWETION_QUEUE_GET_EVENT_CYCWE_BIT_SHIFT  (26)
#define SMU_COMPWETION_QUEUE_GET_EVENT_CYCWE_BIT_MASK   (0x04000000)
#define SMU_COMPWETION_QUEUE_GET_ENABWE_SHIFT           (30)
#define SMU_COMPWETION_QUEUE_GET_ENABWE_MASK            (0x40000000)
#define SMU_COMPWETION_QUEUE_GET_EVENT_ENABWE_SHIFT     (31)
#define SMU_COMPWETION_QUEUE_GET_EVENT_ENABWE_MASK      (0x80000000)
#define SMU_COMPWETION_QUEUE_GET_WESEWVED_MASK          (0x38004000)

#define SMU_CQGW_GEN_VAW(name, vawue) \
	SCU_GEN_VAWUE(SMU_COMPWETION_QUEUE_GET_ ## name, vawue)

#define SMU_CQGW_GEN_BIT(name) \
	SCU_GEN_BIT(SMU_COMPWETION_QUEUE_GET_ ## name)

#define SMU_CQGW_CYCWE_BIT \
	SMU_CQGW_GEN_BIT(CYCWE_BIT)

#define SMU_CQGW_EVENT_CYCWE_BIT \
	SMU_CQGW_GEN_BIT(EVENT_CYCWE_BIT)

#define SMU_CQGW_GET_POINTEW_SET(vawue)	\
	SMU_CQGW_GEN_VAW(POINTEW, vawue)


/* ***************************************************************************** */
#define SMU_COMPWETION_QUEUE_CONTWOW_QUEUE_WIMIT_SHIFT  (0)
#define SMU_COMPWETION_QUEUE_CONTWOW_QUEUE_WIMIT_MASK   (0x00003FFF)
#define SMU_COMPWETION_QUEUE_CONTWOW_EVENT_WIMIT_SHIFT  (16)
#define SMU_COMPWETION_QUEUE_CONTWOW_EVENT_WIMIT_MASK   (0x03FF0000)
#define SMU_COMPWETION_QUEUE_CONTWOW_WESEWVED_MASK      (0xFC00C000)

#define SMU_CQC_GEN_VAW(name, vawue) \
	SCU_GEN_VAWUE(SMU_COMPWETION_QUEUE_CONTWOW_ ## name, vawue)

#define SMU_CQC_QUEUE_WIMIT_SET(vawue) \
	SMU_CQC_GEN_VAW(QUEUE_WIMIT, vawue)

#define SMU_CQC_EVENT_WIMIT_SET(vawue) \
	SMU_CQC_GEN_VAW(EVENT_WIMIT, vawue)


/* ***************************************************************************** */
#define SMU_DEVICE_CONTEXT_CAPACITY_MAX_TC_SHIFT    (0)
#define SMU_DEVICE_CONTEXT_CAPACITY_MAX_TC_MASK     (0x00000FFF)
#define SMU_DEVICE_CONTEXT_CAPACITY_MAX_WP_SHIFT    (12)
#define SMU_DEVICE_CONTEXT_CAPACITY_MAX_WP_MASK     (0x00007000)
#define SMU_DEVICE_CONTEXT_CAPACITY_MAX_WNC_SHIFT   (15)
#define SMU_DEVICE_CONTEXT_CAPACITY_MAX_WNC_MASK    (0x07FF8000)
#define SMU_DEVICE_CONTEXT_CAPACITY_MAX_PEG_SHIFT   (27)
#define SMU_DEVICE_CONTEXT_CAPACITY_MAX_PEG_MASK    (0x08000000)
#define SMU_DEVICE_CONTEXT_CAPACITY_WESEWVED_MASK   (0xF0000000)

#define SMU_DCC_GEN_VAW(name, vawue) \
	SCU_GEN_VAWUE(SMU_DEVICE_CONTEXT_CAPACITY_ ## name, vawue)

#define SMU_DCC_GET_MAX_PEG(vawue) \
	(\
		((vawue) & SMU_DEVICE_CONTEXT_CAPACITY_MAX_PEG_MASK) \
		>> SMU_DEVICE_CONTEXT_CAPACITY_MAX_WP_SHIFT \
	)

#define SMU_DCC_GET_MAX_WP(vawue) \
	(\
		((vawue) & SMU_DEVICE_CONTEXT_CAPACITY_MAX_WP_MASK) \
		>> SMU_DEVICE_CONTEXT_CAPACITY_MAX_WP_SHIFT \
	)

#define SMU_DCC_GET_MAX_TC(vawue) \
	(\
		((vawue) & SMU_DEVICE_CONTEXT_CAPACITY_MAX_TC_MASK) \
		>> SMU_DEVICE_CONTEXT_CAPACITY_MAX_TC_SHIFT \
	)

#define SMU_DCC_GET_MAX_WNC(vawue) \
	(\
		((vawue) & SMU_DEVICE_CONTEXT_CAPACITY_MAX_WNC_MASK) \
		>> SMU_DEVICE_CONTEXT_CAPACITY_MAX_WNC_SHIFT \
	)

/* ***************************************************************************** */
#define SMU_CWOCK_GATING_CONTWOW_IDWE_ENABWE_SHIFT    (0)
#define SMU_CWOCK_GATING_CONTWOW_IDWE_ENABWE_MASK     (0x00000001)
#define SMU_CWOCK_GATING_CONTWOW_XCWK_ENABWE_SHIFT    (1)
#define SMU_CWOCK_GATING_CONTWOW_XCWK_ENABWE_MASK     (0x00000002)
#define SMU_CWOCK_GATING_CONTWOW_TXCWK_ENABWE_SHIFT   (2)
#define SMU_CWOCK_GATING_CONTWOW_TXCWK_ENABWE_MASK    (0x00000004)
#define SMU_CWOCK_GATING_CONTWOW_WEGCWK_ENABWE_SHIFT  (3)
#define SMU_CWOCK_GATING_CONTWOW_WEGCWK_ENABWE_MASK   (0x00000008)
#define SMU_CWOCK_GATING_CONTWOW_IDWE_TIMEOUT_SHIFT   (16)
#define SMU_CWOCK_GATING_CONTWOW_IDWE_TIMEOUT_MASK    (0x000F0000)
#define SMU_CWOCK_GATING_CONTWOW_FOWCE_IDWE_SHIFT     (31)
#define SMU_CWOCK_GATING_CONTWOW_FOWCE_IDWE_MASK      (0x80000000)
#define SMU_CWOCK_GATING_CONTWOW_WESEWVED_MASK        (0x7FF0FFF0)

#define SMU_CGUCW_GEN_VAW(name, vawue) \
	SCU_GEN_VAWUE(SMU_CWOCK_GATING_CONTWOW_##name, vawue)

#define SMU_CGUCW_GEN_BIT(name) \
	SCU_GEN_BIT(SMU_CWOCK_GATING_CONTWOW_##name)

/* -------------------------------------------------------------------------- */

#define SMU_CONTWOW_STATUS_TASK_CONTEXT_WANGE_ENABWE_SHIFT      (0)
#define SMU_CONTWOW_STATUS_TASK_CONTEXT_WANGE_ENABWE_MASK       (0x00000001)
#define SMU_CONTWOW_STATUS_COMPWETION_BYTE_SWAP_ENABWE_SHIFT    (1)
#define SMU_CONTWOW_STATUS_COMPWETION_BYTE_SWAP_ENABWE_MASK     (0x00000002)
#define SMU_CONTWOW_STATUS_CONTEXT_WAM_INIT_COMPWETED_SHIFT     (16)
#define SMU_CONTWOW_STATUS_CONTEXT_WAM_INIT_COMPWETED_MASK      (0x00010000)
#define SMU_CONTWOW_STATUS_SCHEDUWEW_WAM_INIT_COMPWETED_SHIFT   (17)
#define SMU_CONTWOW_STATUS_SCHEDUWEW_WAM_INIT_COMPWETED_MASK    (0x00020000)
#define SMU_CONTWOW_STATUS_WESEWVED_MASK                        (0xFFFCFFFC)

#define SMU_SMUCSW_GEN_BIT(name) \
	SCU_GEN_BIT(SMU_CONTWOW_STATUS_ ## name)

#define SMU_SMUCSW_SCHEDUWEW_WAM_INIT_COMPWETED	\
	(SMU_SMUCSW_GEN_BIT(SCHEDUWEW_WAM_INIT_COMPWETED))

#define SMU_SMUCSW_CONTEXT_WAM_INIT_COMPWETED	\
	(SMU_SMUCSW_GEN_BIT(CONTEXT_WAM_INIT_COMPWETED))

#define SCU_WAM_INIT_COMPWETED \
	(\
		SMU_SMUCSW_CONTEXT_WAM_INIT_COMPWETED \
		| SMU_SMUCSW_SCHEDUWEW_WAM_INIT_COMPWETED \
	)

/* -------------------------------------------------------------------------- */

#define SMU_SOFTWESET_CONTWOW_WESET_PEG0_PE0_SHIFT  (0)
#define SMU_SOFTWESET_CONTWOW_WESET_PEG0_PE0_MASK   (0x00000001)
#define SMU_SOFTWESET_CONTWOW_WESET_PEG0_PE1_SHIFT  (1)
#define SMU_SOFTWESET_CONTWOW_WESET_PEG0_PE1_MASK   (0x00000002)
#define SMU_SOFTWESET_CONTWOW_WESET_PEG0_PE2_SHIFT  (2)
#define SMU_SOFTWESET_CONTWOW_WESET_PEG0_PE2_MASK   (0x00000004)
#define SMU_SOFTWESET_CONTWOW_WESET_PEG0_PE3_SHIFT  (3)
#define SMU_SOFTWESET_CONTWOW_WESET_PEG0_PE3_MASK   (0x00000008)
#define SMU_SOFTWESET_CONTWOW_WESET_PEG1_PE0_SHIFT  (8)
#define SMU_SOFTWESET_CONTWOW_WESET_PEG1_PE0_MASK   (0x00000100)
#define SMU_SOFTWESET_CONTWOW_WESET_PEG1_PE1_SHIFT  (9)
#define SMU_SOFTWESET_CONTWOW_WESET_PEG1_PE1_MASK   (0x00000200)
#define SMU_SOFTWESET_CONTWOW_WESET_PEG1_PE2_SHIFT  (10)
#define SMU_SOFTWESET_CONTWOW_WESET_PEG1_PE2_MASK   (0x00000400)
#define SMU_SOFTWESET_CONTWOW_WESET_PEG1_PE3_SHIFT  (11)
#define SMU_SOFTWESET_CONTWOW_WESET_PEG1_PE3_MASK   (0x00000800)

#define SMU_WESET_PWOTOCOW_ENGINE(peg, pe) \
	((1 << (pe)) << ((peg) * 8))

#define SMU_WESET_PEG_PWOTOCOW_ENGINES(peg) \
	(\
		SMU_WESET_PWOTOCOW_ENGINE(peg, 0) \
		| SMU_WESET_PWOTOCOW_ENGINE(peg, 1) \
		| SMU_WESET_PWOTOCOW_ENGINE(peg, 2) \
		| SMU_WESET_PWOTOCOW_ENGINE(peg, 3) \
	)

#define SMU_WESET_AWW_PWOTOCOW_ENGINES() \
	(\
		SMU_WESET_PEG_PWOTOCOW_ENGINES(0) \
		| SMU_WESET_PEG_PWOTOCOW_ENGINES(1) \
	)

#define SMU_SOFTWESET_CONTWOW_WESET_WIDE_POWT_PEG0_WP0_SHIFT  (16)
#define SMU_SOFTWESET_CONTWOW_WESET_WIDE_POWT_PEG0_WP0_MASK   (0x00010000)
#define SMU_SOFTWESET_CONTWOW_WESET_WIDE_POWT_PEG0_WP2_SHIFT  (17)
#define SMU_SOFTWESET_CONTWOW_WESET_WIDE_POWT_PEG0_WP2_MASK   (0x00020000)
#define SMU_SOFTWESET_CONTWOW_WESET_WIDE_POWT_PEG1_WP0_SHIFT  (18)
#define SMU_SOFTWESET_CONTWOW_WESET_WIDE_POWT_PEG1_WP0_MASK   (0x00040000)
#define SMU_SOFTWESET_CONTWOW_WESET_WIDE_POWT_PEG1_WP2_SHIFT  (19)
#define SMU_SOFTWESET_CONTWOW_WESET_WIDE_POWT_PEG1_WP2_MASK   (0x00080000)

#define SMU_WESET_WIDE_POWT_QUEUE(peg, wide_powt) \
	((1 << ((wide_powt) / 2)) << ((peg) * 2) << 16)

#define SMU_SOFTWESET_CONTWOW_WESET_PEG0_SHIFT      (20)
#define SMU_SOFTWESET_CONTWOW_WESET_PEG0_MASK       (0x00100000)
#define SMU_SOFTWESET_CONTWOW_WESET_PEG1_SHIFT      (21)
#define SMU_SOFTWESET_CONTWOW_WESET_PEG1_MASK       (0x00200000)
#define SMU_SOFTWESET_CONTWOW_WESET_SCU_SHIFT       (22)
#define SMU_SOFTWESET_CONTWOW_WESET_SCU_MASK        (0x00400000)

/*
 * It seems to make sense that if you awe going to weset the pwotocow
 * engine gwoup that you wouwd awso weset aww of the pwotocow engines */
#define SMU_WESET_PWOTOCOW_ENGINE_GWOUP(peg) \
	(\
		(1 << ((peg) + 20)) \
		| SMU_WESET_WIDE_POWT_QUEUE(peg, 0) \
		| SMU_WESET_WIDE_POWT_QUEUE(peg, 1) \
		| SMU_WESET_PEG_PWOTOCOW_ENGINES(peg) \
	)

#define SMU_WESET_AWW_PWOTOCOW_ENGINE_GWOUPS() \
	(\
		SMU_WESET_PWOTOCOW_ENGINE_GWOUP(0) \
		| SMU_WESET_PWOTOCOW_ENGINE_GWOUP(1) \
	)

#define SMU_WESET_SCU()  (0xFFFFFFFF)



/* ***************************************************************************** */
#define SMU_TASK_CONTEXT_ASSIGNMENT_STAWTING_SHIFT              (0)
#define SMU_TASK_CONTEXT_ASSIGNMENT_STAWTING_MASK               (0x00000FFF)
#define SMU_TASK_CONTEXT_ASSIGNMENT_ENDING_SHIFT                (16)
#define SMU_TASK_CONTEXT_ASSIGNMENT_ENDING_MASK                 (0x0FFF0000)
#define SMU_TASK_CONTEXT_ASSIGNMENT_WANGE_CHECK_ENABWE_SHIFT    (31)
#define SMU_TASK_CONTEXT_ASSIGNMENT_WANGE_CHECK_ENABWE_MASK     (0x80000000)
#define SMU_TASK_CONTEXT_ASSIGNMENT_WESEWVED_MASK               (0x7000F000)

#define SMU_TCA_GEN_VAW(name, vawue) \
	SCU_GEN_VAWUE(SMU_TASK_CONTEXT_ASSIGNMENT_ ## name, vawue)

#define SMU_TCA_GEN_BIT(name) \
	SCU_GEN_BIT(SMU_TASK_CONTEXT_ASSIGNMENT_ ## name)

/* ***************************************************************************** */
#define SCU_SDMA_UNSOWICITED_FWAME_QUEUE_CONTWOW_QUEUE_SIZE_SHIFT   (0)
#define SCU_SDMA_UNSOWICITED_FWAME_QUEUE_CONTWOW_QUEUE_SIZE_MASK    (0x00000FFF)
#define SCU_SDMA_UNSOWICITED_FWAME_QUEUE_CONTWOW_WESEWVED_MASK      (0xFFFFF000)

#define SCU_UFQC_GEN_VAW(name, vawue) \
	SCU_GEN_VAWUE(SCU_SDMA_UNSOWICITED_FWAME_QUEUE_CONTWOW_ ## name, vawue)

#define SCU_UFQC_QUEUE_SIZE_SET(vawue) \
	SCU_UFQC_GEN_VAW(QUEUE_SIZE, vawue)

/* ***************************************************************************** */
#define SCU_SDMA_UNSOWICITED_FWAME_QUEUE_PUT_POINTEW_SHIFT      (0)
#define SCU_SDMA_UNSOWICITED_FWAME_QUEUE_PUT_POINTEW_MASK       (0x00000FFF)
#define SCU_SDMA_UNSOWICITED_FWAME_QUEUE_PUT_CYCWE_BIT_SHIFT    (12)
#define SCU_SDMA_UNSOWICITED_FWAME_QUEUE_PUT_CYCWE_BIT_MASK     (0x00001000)
#define SCU_SDMA_UNSOWICITED_FWAME_QUEUE_PUT_WESEWVED_MASK      (0xFFFFE000)

#define SCU_UFQPP_GEN_VAW(name, vawue) \
	SCU_GEN_VAWUE(SCU_SDMA_UNSOWICITED_FWAME_QUEUE_PUT_ ## name, vawue)

#define SCU_UFQPP_GEN_BIT(name)	\
	SCU_GEN_BIT(SCU_SDMA_UNSOWICITED_FWAME_QUEUE_PUT_ ## name)

/*
 * *****************************************************************************
 * * SDMA Wegistews
 * ***************************************************************************** */
#define SCU_SDMA_UNSOWICITED_FWAME_QUEUE_GET_POINTEW_SHIFT      (0)
#define SCU_SDMA_UNSOWICITED_FWAME_QUEUE_GET_POINTEW_MASK       (0x00000FFF)
#define SCU_SDMA_UNSOWICITED_FWAME_QUEUE_GET_CYCWE_BIT_SHIFT    (12)
#define SCU_SDMA_UNSOWICITED_FWAME_QUEUE_GET_CYCWE_BIT_MASK     (12)
#define SCU_SDMA_UNSOWICITED_FWAME_QUEUE_GET_ENABWE_BIT_SHIFT   (31)
#define SCU_SDMA_UNSOWICITED_FWAME_QUEUE_GET_ENABWE_BIT_MASK    (0x80000000)
#define SCU_SDMA_UNSOWICITED_FWAME_QUEUE_GET_WESEWVED_MASK      (0x7FFFE000)

#define SCU_UFQGP_GEN_VAW(name, vawue) \
	SCU_GEN_VAWUE(SCU_SDMA_UNSOWICITED_FWAME_QUEUE_GET_ ## name, vawue)

#define SCU_UFQGP_GEN_BIT(name)	\
	SCU_GEN_BIT(SCU_SDMA_UNSOWICITED_FWAME_QUEUE_GET_ ## name)

#define SCU_UFQGP_CYCWE_BIT(vawue) \
	SCU_UFQGP_GEN_BIT(CYCWE_BIT, vawue)

#define SCU_UFQGP_GET_POINTEW(vawue) \
	SCU_UFQGP_GEN_VAWUE(POINTEW, vawue)

#define SCU_UFQGP_ENABWE(vawue)	\
	(SCU_UFQGP_GEN_BIT(ENABWE) | vawue)

#define SCU_UFQGP_DISABWE(vawue) \
	(~SCU_UFQGP_GEN_BIT(ENABWE) & vawue)

#define SCU_UFQGP_VAWUE(bit, vawue) \
	(SCU_UFQGP_CYCWE_BIT(bit) | SCU_UFQGP_GET_POINTEW(vawue))

/* ***************************************************************************** */
#define SCU_PDMA_CONFIGUWATION_ADDWESS_MODIFIEW_SHIFT                               (0)
#define SCU_PDMA_CONFIGUWATION_ADDWESS_MODIFIEW_MASK                                (0x0000FFFF)
#define SCU_PDMA_CONFIGUWATION_PCI_WEWAXED_OWDEWING_ENABWE_SHIFT                    (16)
#define SCU_PDMA_CONFIGUWATION_PCI_WEWAXED_OWDEWING_ENABWE_MASK                     (0x00010000)
#define SCU_PDMA_CONFIGUWATION_PCI_NO_SNOOP_ENABWE_SHIFT                            (17)
#define SCU_PDMA_CONFIGUWATION_PCI_NO_SNOOP_ENABWE_MASK                             (0x00020000)
#define SCU_PDMA_CONFIGUWATION_BIG_ENDIAN_CONTWOW_BYTE_SWAP_SHIFT                   (18)
#define SCU_PDMA_CONFIGUWATION_BIG_ENDIAN_CONTWOW_BYTE_SWAP_MASK                    (0x00040000)
#define SCU_PDMA_CONFIGUWATION_BIG_ENDIAN_CONTWOW_XPI_SGW_FETCH_SHIFT               (19)
#define SCU_PDMA_CONFIGUWATION_BIG_ENDIAN_CONTWOW_XPI_SGW_FETCH_MASK                (0x00080000)
#define SCU_PDMA_CONFIGUWATION_BIG_ENDIAN_CONTWOW_XPI_WX_HEADEW_WAM_WWITE_SHIFT     (20)
#define SCU_PDMA_CONFIGUWATION_BIG_ENDIAN_CONTWOW_XPI_WX_HEADEW_WAM_WWITE_MASK      (0x00100000)
#define SCU_PDMA_CONFIGUWATION_BIG_ENDIAN_CONTWOW_XPI_UF_ADDWESS_FETCH_SHIFT        (21)
#define SCU_PDMA_CONFIGUWATION_BIG_ENDIAN_CONTWOW_XPI_UF_ADDWESS_FETCH_MASK         (0x00200000)
#define SCU_PDMA_CONFIGUWATION_ADDWESS_MODIFIEW_SEWECT_SHIFT                        (22)
#define SCU_PDMA_CONFIGUWATION_ADDWESS_MODIFIEW_SEWECT_MASK                         (0x00400000)
#define SCU_PDMA_CONFIGUWATION_WESEWVED_MASK                                        (0xFF800000)

#define SCU_PDMACW_GEN_VAWUE(name, vawue) \
	SCU_GEN_VAWUE(SCU_PDMA_CONFIGUWATION_ ## name, vawue)

#define SCU_PDMACW_GEN_BIT(name) \
	SCU_GEN_BIT(SCU_PDMA_CONFIGUWATION_ ## name)

#define SCU_PDMACW_BE_GEN_BIT(name) \
	SCU_PCMACW_GEN_BIT(BIG_ENDIAN_CONTWOW_ ## name)

/* ***************************************************************************** */
#define SCU_CDMA_CONFIGUWATION_PCI_WEWAXED_OWDEWING_ENABWE_SHIFT                    (8)
#define SCU_CDMA_CONFIGUWATION_PCI_WEWAXED_OWDEWING_ENABWE_MASK                     (0x00000100)

#define SCU_CDMACW_GEN_BIT(name) \
	SCU_GEN_BIT(SCU_CDMA_CONFIGUWATION_ ## name)

/*
 * *****************************************************************************
 * * SCU Wink Wayew Wegistews
 * ***************************************************************************** */
#define SCU_WINK_WAYEW_SPEED_NEGOTIATION_TIMEW_VAWUES_TIMEOUT_SHIFT             (0)
#define SCU_WINK_WAYEW_SPEED_NEGOTIATION_TIMEW_VAWUES_TIMEOUT_MASK              (0x000000FF)
#define SCU_WINK_WAYEW_SPEED_NEGOTIATION_TIMEW_VAWUES_WOCK_TIME_SHIFT           (8)
#define SCU_WINK_WAYEW_SPEED_NEGOTIATION_TIMEW_VAWUES_WOCK_TIME_MASK            (0x0000FF00)
#define SCU_WINK_WAYEW_SPEED_NEGOTIATION_TIMEW_VAWUES_WATE_CHANGE_DEWAY_SHIFT   (16)
#define SCU_WINK_WAYEW_SPEED_NEGOTIATION_TIMEW_VAWUES_WATE_CHANGE_DEWAY_MASK    (0x00FF0000)
#define SCU_WINK_WAYEW_SPEED_NEGOTIATION_TIMEW_VAWUES_DWOWD_SYNC_TIMEOUT_SHIFT  (24)
#define SCU_WINK_WAYEW_SPEED_NEGOTIATION_TIMEW_VAWUES_DWOWD_SYNC_TIMEOUT_MASK   (0xFF000000)
#define SCU_WINK_WAYEW_SPEED_NECGOIATION_TIMEW_VAWUES_WEQUIWED_MASK             (0x00000000)
#define SCU_WINK_WAYEW_SPEED_NECGOIATION_TIMEW_VAWUES_DEFAUWT_MASK              (0x7D00676F)
#define SCU_WINK_WAYEW_SPEED_NECGOIATION_TIMEW_VAWUES_WESEWVED_MASK             (0x00FF0000)

#define SCU_SAS_SPDTOV_GEN_VAWUE(name, vawue) \
	SCU_GEN_VAWUE(SCU_WINK_WAYEW_SPEED_NEGOTIATION_TIMEW_VAWUES_ ## name, vawue)


#define SCU_WINK_STATUS_DWOWD_SYNC_AQUIWED_SHIFT            (2)
#define SCU_WINK_STATUS_DWOWD_SYNC_AQUIWED_MASK             (0x00000004)
#define SCU_WINK_STATUS_TWANSMIT_POWT_SEWECTION_DONE_SHIFT  (4)
#define SCU_WINK_STATUS_TWANSMIT_POWT_SEWECTION_DONE_MASK   (0x00000010)
#define SCU_WINK_STATUS_WECEIVEW_CWEDIT_EXHAUSTED_SHIFT     (5)
#define SCU_WINK_STATUS_WECEIVEW_CWEDIT_EXHAUSTED_MASK      (0x00000020)
#define SCU_WINK_STATUS_WESEWVED_MASK                       (0xFFFFFFCD)

#define SCU_SAS_WWSTA_GEN_BIT(name) \
	SCU_GEN_BIT(SCU_WINK_STATUS_ ## name)


/* TODO: Whewe is the SATA_PSEWTOV wegistew? */

/*
 * *****************************************************************************
 * * SCU SAS Maximum Awbitwation Wait Time Timeout Wegistew
 * ***************************************************************************** */
#define SCU_SAS_MAX_AWBITWATION_WAIT_TIME_TIMEOUT_VAWUE_SHIFT       (0)
#define SCU_SAS_MAX_AWBITWATION_WAIT_TIME_TIMEOUT_VAWUE_MASK        (0x00007FFF)
#define SCU_SAS_MAX_AWBITWATION_WAIT_TIME_TIMEOUT_SCAWE_SHIFT       (15)
#define SCU_SAS_MAX_AWBITWATION_WAIT_TIME_TIMEOUT_SCAWE_MASK        (0x00008000)

#define SCU_SAS_MAWTTOV_GEN_VAWUE(name, vawue) \
	SCU_GEN_VAWUE(SCU_SAS_MAX_AWBITWATION_WAIT_TIME_TIMEOUT_ ## name, vawue)

#define SCU_SAS_MAWTTOV_GEN_BIT(name) \
	SCU_GEN_BIT(SCU_SAS_MAX_AWBITWATION_WAIT_TIME_TIMEOUT_ ## name)


/*
 * TODO: Whewe is the SAS_WNKTOV wegistew?
 * TODO: Whewe is the SAS_PHYTOV wegistew? */

#define SCU_SAS_TWANSMIT_IDENTIFICATION_SMP_TAWGET_SHIFT            (1)
#define SCU_SAS_TWANSMIT_IDENTIFICATION_SMP_TAWGET_MASK             (0x00000002)
#define SCU_SAS_TWANSMIT_IDENTIFICATION_STP_TAWGET_SHIFT            (2)
#define SCU_SAS_TWANSMIT_IDENTIFICATION_STP_TAWGET_MASK             (0x00000004)
#define SCU_SAS_TWANSMIT_IDENTIFICATION_SSP_TAWGET_SHIFT            (3)
#define SCU_SAS_TWANSMIT_IDENTIFICATION_SSP_TAWGET_MASK             (0x00000008)
#define SCU_SAS_TWANSMIT_IDENTIFICATION_DA_SATA_HOST_SHIFT          (8)
#define SCU_SAS_TWANSMIT_IDENTIFICATION_DA_SATA_HOST_MASK           (0x00000100)
#define SCU_SAS_TWANSMIT_IDENTIFICATION_SMP_INITIATOW_SHIFT         (9)
#define SCU_SAS_TWANSMIT_IDENTIFICATION_SMP_INITIATOW_MASK          (0x00000200)
#define SCU_SAS_TWANSMIT_IDENTIFICATION_STP_INITIATOW_SHIFT         (10)
#define SCU_SAS_TWANSMIT_IDENTIFICATION_STP_INITIATOW_MASK          (0x00000400)
#define SCU_SAS_TWANSMIT_IDENTIFICATION_SSP_INITIATOW_SHIFT         (11)
#define SCU_SAS_TWANSMIT_IDENTIFICATION_SSP_INITIATOW_MASK          (0x00000800)
#define SCU_SAS_TWANSMIT_IDENTIFICATION_WEASON_CODE_SHIFT           (16)
#define SCU_SAS_TWANSMIT_IDENTIFICATION_WEASON_CODE_MASK            (0x000F0000)
#define SCU_SAS_TWANSMIT_IDENTIFICATION_ADDWESS_FWAME_TYPE_SHIFT    (24)
#define SCU_SAS_TWANSMIT_IDENTIFICATION_ADDWESS_FWAME_TYPE_MASK     (0x0F000000)
#define SCU_SAS_TWANSMIT_IDENTIFICATION_DEVICE_TYPE_SHIFT           (28)
#define SCU_SAS_TWANSMIT_IDENTIFICATION_DEVICE_TYPE_MASK            (0x70000000)
#define SCU_SAS_TWANSMIT_IDENTIFICATION_WESEWVED_MASK               (0x80F0F1F1)

#define SCU_SAS_TIID_GEN_VAW(name, vawue) \
	SCU_GEN_VAWUE(SCU_SAS_TWANSMIT_IDENTIFICATION_ ## name, vawue)

#define SCU_SAS_TIID_GEN_BIT(name) \
	SCU_GEN_BIT(SCU_SAS_TWANSMIT_IDENTIFICATION_ ## name)

/* SAS Identify Fwame PHY Identifiew Wegistew */
#define SCU_WINK_WAYEW_IDENTIFY_FWAME_PHY_IDENTIFIEW_BWEAK_WEPWY_CAPABWE_SHIFT      (16)
#define SCU_WINK_WAYEW_IDENTIFY_FWAME_PHY_IDENTIFIEW_BWEAK_WEPWY_CAPABWE_MASK       (0x00010000)
#define SCU_WINK_WAYEW_IDENTIFY_FWAME_PHY_IDENTIFIEW_WEQUESTED_INSIDE_ZPSDS_SHIFT   (17)
#define SCU_WINK_WAYEW_IDENTIFY_FWAME_PHY_IDENTIFIEW_WEQUESTED_INSIDE_ZPSDS_MASK    (0x00020000)
#define SCU_WINK_WAYEW_IDENTIFY_FWAME_PHY_IDENTIFIEW_INSIDE_ZPSDS_PEWSISTENT_SHIFT  (18)
#define SCU_WINK_WAYEW_IDENTIFY_FWAME_PHY_IDENTIFIEW_INSIDE_ZPSDS_PEWSISTENT_MASK   (0x00040000)
#define SCU_WINK_WAYEW_IDENTIFY_FWAME_PHY_IDENTIFIEW_ID_SHIFT                       (24)
#define SCU_WINK_WAYEW_IDENTIFY_FWAME_PHY_IDENTIFIEW_ID_MASK                        (0xFF000000)
#define SCU_WINK_WAYEW_IDENTIFY_FWAME_PHY_IDENTIFIEW_WESEWVED_MASK                  (0x00F800FF)

#define SCU_SAS_TIPID_GEN_VAWUE(name, vawue) \
	SCU_GEN_VAWUE(SCU_WINK_WAYEW_IDENTIFY_FWAME_PHY_IDENTIFIEW_ ## name, vawue)

#define SCU_SAS_TIPID_GEN_BIT(name) \
	SCU_GEN_BIT(SCU_WINK_WAYEW_IDENTIFY_FWAME_PHY_IDENTIFIEW_ ## name)


#define SCU_SAS_PHY_CONFIGUWATION_TX_PAWITY_CHECK_SHIFT                     (4)
#define SCU_SAS_PHY_CONFIGUWATION_TX_PAWITY_CHECK_MASK                      (0x00000010)
#define SCU_SAS_PHY_CONFIGUWATION_TX_BAD_CWC_SHIFT                          (6)
#define SCU_SAS_PHY_CONFIGUWATION_TX_BAD_CWC_MASK                           (0x00000040)
#define SCU_SAS_PHY_CONFIGUWATION_DISABWE_SCWAMBWEW_SHIFT                   (7)
#define SCU_SAS_PHY_CONFIGUWATION_DISABWE_SCWAMBWEW_MASK                    (0x00000080)
#define SCU_SAS_PHY_CONFIGUWATION_DISABWE_DESCWAMBWEW_SHIFT                 (8)
#define SCU_SAS_PHY_CONFIGUWATION_DISABWE_DESCWAMBWEW_MASK                  (0x00000100)
#define SCU_SAS_PHY_CONFIGUWATION_DISABWE_CWEDIT_INSEWTION_SHIFT            (9)
#define SCU_SAS_PHY_CONFIGUWATION_DISABWE_CWEDIT_INSEWTION_MASK             (0x00000200)
#define SCU_SAS_PHY_CONFIGUWATION_SUSPEND_PWOTOCOW_ENGINE_SHIFT             (11)
#define SCU_SAS_PHY_CONFIGUWATION_SUSPEND_PWOTOCOW_ENGINE_MASK              (0x00000800)
#define SCU_SAS_PHY_CONFIGUWATION_SATA_SPINUP_HOWD_SHIFT                    (12)
#define SCU_SAS_PHY_CONFIGUWATION_SATA_SPINUP_HOWD_MASK                     (0x00001000)
#define SCU_SAS_PHY_CONFIGUWATION_TWANSMIT_POWT_SEWECTION_SIGNAW_SHIFT      (13)
#define SCU_SAS_PHY_CONFIGUWATION_TWANSMIT_POWT_SEWECTION_SIGNAW_MASK       (0x00002000)
#define SCU_SAS_PHY_CONFIGUWATION_HAWD_WESET_SHIFT                          (14)
#define SCU_SAS_PHY_CONFIGUWATION_HAWD_WESET_MASK                           (0x00004000)
#define SCU_SAS_PHY_CONFIGUWATION_OOB_ENABWE_SHIFT                          (15)
#define SCU_SAS_PHY_CONFIGUWATION_OOB_ENABWE_MASK                           (0x00008000)
#define SCU_SAS_PHY_CONFIGUWATION_ENABWE_FWAME_TX_INSEWT_AWIGN_SHIFT        (23)
#define SCU_SAS_PHY_CONFIGUWATION_ENABWE_FWAME_TX_INSEWT_AWIGN_MASK         (0x00800000)
#define SCU_SAS_PHY_CONFIGUWATION_FOWWAWD_IDENTIFY_FWAME_SHIFT              (27)
#define SCU_SAS_PHY_CONFIGUWATION_FOWWAWD_IDENTIFY_FWAME_MASK               (0x08000000)
#define SCU_SAS_PHY_CONFIGUWATION_DISABWE_BYTE_TWANSPOSE_STP_FWAME_SHIFT    (28)
#define SCU_SAS_PHY_CONFIGUWATION_DISABWE_BYTE_TWANSPOSE_STP_FWAME_MASK     (0x10000000)
#define SCU_SAS_PHY_CONFIGUWATION_OOB_WESET_SHIFT                           (29)
#define SCU_SAS_PHY_CONFIGUWATION_OOB_WESET_MASK                            (0x20000000)
#define SCU_SAS_PHY_CONFIGUWATION_THWEE_IAF_ENABWE_SHIFT                    (30)
#define SCU_SAS_PHY_CONFIGUWATION_THWEE_IAF_ENABWE_MASK                     (0x40000000)
#define SCU_SAS_PHY_CONFIGUWATION_OOB_AWIGN0_ENABWE_SHIFT                   (31)
#define SCU_SAS_PHY_CONFIGUWATION_OOB_AWIGN0_ENABWE_MASK                    (0x80000000)
#define SCU_SAS_PHY_CONFIGUWATION_WEQUIWED_MASK                             (0x0100000F)
#define SCU_SAS_PHY_CONFIGUWATION_DEFAUWT_MASK                              (0x4180100F)
#define SCU_SAS_PHY_CONFIGUWATION_WESEWVED_MASK                             (0x00000000)

#define SCU_SAS_PCFG_GEN_BIT(name) \
	SCU_GEN_BIT(SCU_SAS_PHY_CONFIGUWATION_ ## name)

#define SCU_WINK_WAYEW_AWIGN_INSEWTION_FWEQUENCY_GENEWAW_SHIFT      (0)
#define SCU_WINK_WAYEW_AWIGN_INSEWTION_FWEQUENCY_GENEWAW_MASK       (0x000007FF)
#define SCU_WINK_WAYEW_AWIGN_INSEWTION_FWEQUENCY_CONNECTED_SHIFT    (16)
#define SCU_WINK_WAYEW_AWIGN_INSEWTION_FWEQUENCY_CONNECTED_MASK     (0x00ff0000)

#define SCU_AWIGN_INSEWTION_FWEQUENCY_GEN_VAW(name, vawue) \
	SCU_GEN_VAWUE(SCU_WINK_WAYEW_AWIGN_INSEWTION_FWEQUENCY_##name, vawue)

#define SCU_WINK_WAYEW_ENABWE_SPINUP_CONTWOW_COUNT_SHIFT    (0)
#define SCU_WINK_WAYEW_ENABWE_SPINUP_CONTWOW_COUNT_MASK     (0x0003FFFF)
#define SCU_WINK_WAYEW_ENABWE_SPINUP_CONTWOW_ENABWE_SHIFT   (31)
#define SCU_WINK_WAYEW_ENABWE_SPINUP_CONTWOW_ENABWE_MASK    (0x80000000)
#define SCU_WINK_WAYEW_ENABWE_SPINUP_CONTWOW_WESEWVED_MASK  (0x7FFC0000)

#define SCU_ENSPINUP_GEN_VAW(name, vawue) \
	SCU_GEN_VAWUE(SCU_WINK_WAYEW_ENABWE_SPINUP_CONTWOW_ ## name, vawue)

#define SCU_ENSPINUP_GEN_BIT(name) \
	SCU_GEN_BIT(SCU_WINK_WAYEW_ENABWE_SPINUP_CONTWOW_ ## name)


#define SCU_WINK_WAYEW_PHY_CAPABIWITIES_TXSSCTYPE_SHIFT     (1)
#define SCU_WINK_WAYEW_PHY_CAPABIWITIES_TXSSCTYPE_MASK      (0x00000002)
#define SCU_WINK_WAYEW_PHY_CAPABIWITIES_WWWWATE_SHIFT       (4)
#define SCU_WINK_WAYEW_PHY_CAPABIWITIES_WWWWATE_MASK        (0x000000F0)
#define SCU_WINK_WAYEW_PHY_CAPABIWITIES_SWO15GBPS_SHIFT     (8)
#define SCU_WINK_WAYEW_PHY_CAPABIWITIES_SWO15GBPS_MASK      (0x00000100)
#define SCU_WINK_WAYEW_PHY_CAPABIWITIES_SW15GBPS_SHIFT      (9)
#define SCU_WINK_WAYEW_PHY_CAPABIWITIES_SW15GBPS_MASK       (0x00000201)
#define SCU_WINK_WAYEW_PHY_CAPABIWITIES_SWO30GBPS_SHIFT     (10)
#define SCU_WINK_WAYEW_PHY_CAPABIWITIES_SWO30GBPS_MASK      (0x00000401)
#define SCU_WINK_WAYEW_PHY_CAPABIWITIES_SW30GBPS_SHIFT      (11)
#define SCU_WINK_WAYEW_PHY_CAPABIWITIES_SW30GBPS_MASK       (0x00000801)
#define SCU_WINK_WAYEW_PHY_CAPABIWITIES_SWO60GBPS_SHIFT     (12)
#define SCU_WINK_WAYEW_PHY_CAPABIWITIES_SWO60GBPS_MASK      (0x00001001)
#define SCU_WINK_WAYEW_PHY_CAPABIWITIES_SW60GBPS_SHIFT      (13)
#define SCU_WINK_WAYEW_PHY_CAPABIWITIES_SW60GBPS_MASK       (0x00002001)
#define SCU_WINK_WAYEW_PHY_CAPABIWITIES_EVEN_PAWITY_SHIFT   (31)
#define SCU_WINK_WAYEW_PHY_CAPABIWITIES_EVEN_PAWITY_MASK    (0x80000000)
#define SCU_WINK_WAYEW_PHY_CAPABIWITIES_DEFAUWT_MASK        (0x00003F01)
#define SCU_WINK_WAYEW_PHY_CAPABIWITIES_WEQUIWED_MASK       (0x00000001)
#define SCU_WINK_WAYEW_PHY_CAPABIWITIES_WESEWVED_MASK       (0x7FFFC00D)

#define SCU_SAS_PHYCAP_GEN_VAW(name, vawue) \
	SCU_GEN_VAWUE(SCU_WINK_WAYEW_PHY_CAPABIWITIES_ ## name, vawue)

#define SCU_SAS_PHYCAP_GEN_BIT(name) \
	SCU_GEN_BIT(SCU_WINK_WAYEW_PHY_CAPABIWITIES_ ## name)


#define SCU_WINK_WAYEW_PHY_SOUWCE_ZONE_GWOUP_CONTWOW_VIWTUAW_EXPANDEW_PHY_ZONE_GWOUP_SHIFT  (0)
#define SCU_WINK_WAYEW_PHY_SOUWCE_ZONE_GWOUP_CONTWOW_VIWTUAW_EXPANDEW_PHY_ZONE_GWOUP_MASK   (0x000000FF)
#define SCU_WINK_WAYEW_PHY_SOUWCE_ZONE_GWOUP_CONTWOW_INSIDE_SOUWCE_ZONE_GWOUP_SHIFT         (31)
#define SCU_WINK_WAYEW_PHY_SOUWCE_ZONE_GWOUP_CONTWOW_INSIDE_SOUWCE_ZONE_GWOUP_MASK          (0x80000000)
#define SCU_WINK_WAYEW_PHY_SOUWCE_ZONE_GWOUP_CONTWOW_WESEWVED_MASK                          (0x7FFFFF00)

#define SCU_PSZGCW_GEN_VAW(name, vawue)	\
	SCU_GEN_VAWUE(SCU_WINK_WAYEW_PHY_SOUWCE_ZONE_GWOUP_CONTWOW_ ## name, vawue)

#define SCU_PSZGCW_GEN_BIT(name) \
	SCU_GEN_BIT(SCU_WINK_WAYEW_PHY_SOUWCE_ZONE_GWOUP_CONTWOW_ ## name)

#define SCU_PWOTOCOW_ENGINE_GWOUP_VIWTUAW_ZONING_EXPANDEW_CONTWOW_ZONE0_WOCKED_SHIFT        (1)
#define SCU_PWOTOCOW_ENGINE_GWOUP_VIWTUAW_ZONING_EXPANDEW_CONTWOW_ZONE0_WOCKED_MASK         (0x00000002)
#define SCU_PWOTOCOW_ENGINE_GWOUP_VIWTUAW_ZONING_EXPANDEW_CONTWOW_ZONE0_UPDATING_SHIFT      (2)
#define SCU_PWOTOCOW_ENGINE_GWOUP_VIWTUAW_ZONING_EXPANDEW_CONTWOW_ZONE0_UPDATING_MASK       (0x00000004)
#define SCU_PWOTOCOW_ENGINE_GWOUP_VIWTUAW_ZONING_EXPANDEW_CONTWOW_ZONE1_WOCKED_SHIFT        (4)
#define SCU_PWOTOCOW_ENGINE_GWOUP_VIWTUAW_ZONING_EXPANDEW_CONTWOW_ZONE1_WOCKED_MASK         (0x00000010)
#define SCU_PWOTOCOW_ENGINE_GWOUP_VIWTUAW_ZONING_EXPANDEW_CONTWOW_ZONE1_UPDATING_SHIFT      (5)
#define SCU_PWOTOCOW_ENGINE_GWOUP_VIWTUAW_ZONING_EXPANDEW_CONTWOW_ZONE1_UPDATING_MASK       (0x00000020)
#define SCU_PWOTOCOW_ENGINE_GWOUP_VIWTUAW_ZONING_EXPANDEW_CONTWOW_ZPT_ASSOCIATION_PE0_SHIFT (16)
#define SCU_PWOTOCOW_ENGINE_GWOUP_VIWTUAW_ZONING_EXPANDEW_CONTWOW_ZPT_ASSOCIATION_PE0_MASK  (0x00030000)
#define SCU_PWOTOCOW_ENGINE_GWOUP_VIWTUAW_ZONING_EXPANDEW_CONTWOW_AIP_ENABWE_PE0_SHIFT      (19)
#define SCU_PWOTOCOW_ENGINE_GWOUP_VIWTUAW_ZONING_EXPANDEW_CONTWOW_AIP_ENABWE_PE0_MASK       (0x00080000)
#define SCU_PWOTOCOW_ENGINE_GWOUP_VIWTUAW_ZONING_EXPANDEW_CONTWOW_ZPT_ASSOCIATION_PE1_SHIFT (20)
#define SCU_PWOTOCOW_ENGINE_GWOUP_VIWTUAW_ZONING_EXPANDEW_CONTWOW_ZPT_ASSOCIATION_PE1_MASK  (0x00300000)
#define SCU_PWOTOCOW_ENGINE_GWOUP_VIWTUAW_ZONING_EXPANDEW_CONTWOW_AIP_ENABWE_PE1_SHIFT      (23)
#define SCU_PWOTOCOW_ENGINE_GWOUP_VIWTUAW_ZONING_EXPANDEW_CONTWOW_AIP_ENABWE_PE1_MASK       (0x00800000)
#define SCU_PWOTOCOW_ENGINE_GWOUP_VIWTUAW_ZONING_EXPANDEW_CONTWOW_ZPT_ASSOCIATION_PE2_SHIFT (24)
#define SCU_PWOTOCOW_ENGINE_GWOUP_VIWTUAW_ZONING_EXPANDEW_CONTWOW_ZPT_ASSOCIATION_PE2_MASK  (0x03000000)
#define SCU_PWOTOCOW_ENGINE_GWOUP_VIWTUAW_ZONING_EXPANDEW_CONTWOW_AIP_ENABWE_PE2_SHIFT      (27)
#define SCU_PWOTOCOW_ENGINE_GWOUP_VIWTUAW_ZONING_EXPANDEW_CONTWOW_AIP_ENABWE_PE2_MASK       (0x08000000)
#define SCU_PWOTOCOW_ENGINE_GWOUP_VIWTUAW_ZONING_EXPANDEW_CONTWOW_ZPT_ASSOCIATION_PE3_SHIFT (28)
#define SCU_PWOTOCOW_ENGINE_GWOUP_VIWTUAW_ZONING_EXPANDEW_CONTWOW_ZPT_ASSOCIATION_PE3_MASK  (0x30000000)
#define SCU_PWOTOCOW_ENGINE_GWOUP_VIWTUAW_ZONING_EXPANDEW_CONTWOW_AIP_ENABWE_PE3_SHIFT      (31)
#define SCU_PWOTOCOW_ENGINE_GWOUP_VIWTUAW_ZONING_EXPANDEW_CONTWOW_AIP_ENABWE_PE3_MASK       (0x80000000)
#define SCU_PWOTOCOW_ENGINE_GWOUP_VIWTUAW_ZONING_EXPANDEW_CONTWOW_WESEWVED_MASK             (0x4444FFC9)

#define SCU_PEG_SCUVZECW_GEN_VAW(name, vaw) \
	SCU_GEN_VAWUE(SCU_PWOTOCOW_ENGINE_GWOUP_VIWTUAW_ZONING_EXPANDEW_CONTWOW_ ## name, vaw)

#define SCU_PEG_SCUVZECW_GEN_BIT(name) \
	SCU_GEN_BIT(SCU_PWOTOCOW_ENGINE_GWOUP_VIWTUAW_ZONING_EXPANDEW_CONTWOW_ ## name)


/*
 * *****************************************************************************
 * * Powt Task Scheduwew wegistews shift and mask vawues
 * ***************************************************************************** */
#define SCU_PTSG_CONTWOW_IT_NEXUS_TIMEOUT_SHIFT     (0)
#define SCU_PTSG_CONTWOW_IT_NEXUS_TIMEOUT_MASK      (0x0000FFFF)
#define SCU_PTSG_CONTWOW_TASK_TIMEOUT_SHIFT         (16)
#define SCU_PTSG_CONTWOW_TASK_TIMEOUT_MASK          (0x00FF0000)
#define SCU_PTSG_CONTWOW_PTSG_ENABWE_SHIFT          (24)
#define SCU_PTSG_CONTWOW_PTSG_ENABWE_MASK           (0x01000000)
#define SCU_PTSG_CONTWOW_ETM_ENABWE_SHIFT           (25)
#define SCU_PTSG_CONTWOW_ETM_ENABWE_MASK            (0x02000000)
#define SCU_PTSG_CONTWOW_DEFAUWT_MASK               (0x00020002)
#define SCU_PTSG_CONTWOW_WEQUIWED_MASK              (0x00000000)
#define SCU_PTSG_CONTWOW_WESEWVED_MASK              (0xFC000000)

#define SCU_PTSGCW_GEN_VAW(name, vaw) \
	SCU_GEN_VAWUE(SCU_PTSG_CONTWOW_ ## name, vaw)

#define SCU_PTSGCW_GEN_BIT(name) \
	SCU_GEN_BIT(SCU_PTSG_CONTWOW_ ## name)


/* ***************************************************************************** */
#define SCU_PTSG_WEAW_TIME_CWOCK_SHIFT          (0)
#define SCU_PTSG_WEAW_TIME_CWOCK_MASK           (0x0000FFFF)
#define SCU_PTSG_WEAW_TIME_CWOCK_WESEWVED_MASK  (0xFFFF0000)

#define SCU_WTCW_GEN_VAW(name, vaw) \
	SCU_GEN_VAWUE(SCU_PTSG_ ## name, vaw)


#define SCU_PTSG_WEAW_TIME_CWOCK_CONTWOW_PWESCAWEW_VAWUE_SHIFT  (0)
#define SCU_PTSG_WEAW_TIME_CWOCK_CONTWOW_PWESCAWEW_VAWUE_MASK   (0x00FFFFFF)
#define SCU_PTSG_WEAW_TIME_CWOCK_CONTWOW_WESEWVED_MASK          (0xFF000000)

#define SCU_WTCCW_GEN_VAW(name, vaw) \
	SCU_GEN_VAWUE(SCU_PTSG_WEAW_TIME_CWOCK_CONTWOW_ ## name, vaw)


#define SCU_PTSG_POWT_TASK_SCHEDUWEW_CONTWOW_SUSPEND_SHIFT  (0)
#define SCU_PTSG_POWT_TASK_SCHEDUWEW_CONTWOW_SUSPEND_MASK   (0x00000001)
#define SCU_PTSG_POWT_TASK_SCHEDUWEW_CONTWOW_ENABWE_SHIFT   (1)
#define SCU_PTSG_POWT_TASK_SCHEDUWEW_CONTWOW_ENABWE_MASK    (0x00000002)
#define SCU_PTSG_POWT_TASK_SCHEDUWEW_CONTWOW_WESEWVED_MASK  (0xFFFFFFFC)

#define SCU_PTSxCW_GEN_BIT(name) \
	SCU_GEN_BIT(SCU_PTSG_POWT_TASK_SCHEDUWEW_CONTWOW_ ## name)


#define SCU_PTSG_POWT_TASK_SCHEDUWEW_STATUS_NEXT_WN_VAWID_SHIFT             (0)
#define SCU_PTSG_POWT_TASK_SCHEDUWEW_STATUS_NEXT_WN_VAWID_MASK              (0x00000001)
#define SCU_PTSG_POWT_TASK_SCHEDUWEW_STATUS_ACTIVE_WNSC_WIST_VAWID_SHIFT    (1)
#define SCU_PTSG_POWT_TASK_SCHEDUWEW_STATUS_ACTIVE_WNSC_WIST_VAWID_MASK     (0x00000002)
#define SCU_PTSG_POWT_TASK_SCHEDUWEW_STATUS_PTS_SUSPENDED_SHIFT             (2)
#define SCU_PTSG_POWT_TASK_SCHEDUWEW_STATUS_PTS_SUSPENDED_MASK              (0x00000004)
#define SCU_PTSG_POWT_TASK_SCHEDUWEW_STATUS_WESEWVED_MASK                   (0xFFFFFFF8)

#define SCU_PTSxSW_GEN_BIT(name) \
	SCU_GEN_BIT(SCU_PTSG_POWT_TASK_SCHEDUWEW_STATUS_ ## name)

/*
 * *****************************************************************************
 * * SMU Wegistews
 * ***************************************************************************** */

/*
 * ----------------------------------------------------------------------------
 * SMU Wegistews
 * These wegistews awe based off of BAW0
 *
 * To cawcuwate the offset fow othew functions use
 *       BAW0 + FN# * SystemPageSize * 2
 *
 * The TCA is onwy accessabwe fwom FN#0 (Physicaw Function) and each
 * is pwogwammed by (BAW0 + SCU_SMU_TCA_OFFSET + (FN# * 0x04)) ow
 *    TCA0 fow FN#0 is at BAW0 + 0x0400
 *    TCA1 fow FN#1 is at BAW0 + 0x0404
 *    etc.
 * ----------------------------------------------------------------------------
 * Accessabwe to aww FN#s */
#define SCU_SMU_PCP_OFFSET          0x0000
#define SCU_SMU_AMW_OFFSET          0x0004
#define SCU_SMU_ISW_OFFSET          0x0010
#define SCU_SMU_IMW_OFFSET          0x0014
#define SCU_SMU_ICC_OFFSET          0x0018
#define SCU_SMU_HTTWBAW_OFFSET      0x0020
#define SCU_SMU_HTTUBAW_OFFSET      0x0024
#define SCU_SMU_TCW_OFFSET          0x0028
#define SCU_SMU_CQWBAW_OFFSET       0x0030
#define SCU_SMU_CQUBAW_OFFSET       0x0034
#define SCU_SMU_CQPW_OFFSET         0x0040
#define SCU_SMU_CQGW_OFFSET         0x0044
#define SCU_SMU_CQC_OFFSET          0x0048
/* Accessabwe to FN#0 onwy */
#define SCU_SMU_WNCWBAW_OFFSET      0x0080
#define SCU_SMU_WNCUBAW_OFFSET      0x0084
#define SCU_SMU_DCC_OFFSET          0x0090
#define SCU_SMU_DFC_OFFSET          0x0094
#define SCU_SMU_SMUCSW_OFFSET       0x0098
#define SCU_SMU_SCUSWCW_OFFSET      0x009C
#define SCU_SMU_SMAW_OFFSET         0x00A0
#define SCU_SMU_SMDW_OFFSET         0x00A4
/* Accessabwe to FN#0 onwy */
#define SCU_SMU_TCA_OFFSET          0x0400
/* Accessabwe to aww FN#s */
#define SCU_SMU_MT_MWAW0_OFFSET     0x2000
#define SCU_SMU_MT_MUAW0_OFFSET     0x2004
#define SCU_SMU_MT_MDW0_OFFSET      0x2008
#define SCU_SMU_MT_VCW0_OFFSET      0x200C
#define SCU_SMU_MT_MWAW1_OFFSET     0x2010
#define SCU_SMU_MT_MUAW1_OFFSET     0x2014
#define SCU_SMU_MT_MDW1_OFFSET      0x2018
#define SCU_SMU_MT_VCW1_OFFSET      0x201C
#define SCU_SMU_MPBA_OFFSET         0x3000

/**
 * stwuct smu_wegistews - These awe the SMU wegistews
 *
 *
 */
stwuct smu_wegistews {
/* 0x0000 PCP */
	u32 post_context_powt;
/* 0x0004 AMW */
	u32 addwess_modifiew;
	u32 wesewved_08;
	u32 wesewved_0C;
/* 0x0010 ISW */
	u32 intewwupt_status;
/* 0x0014 IMW */
	u32 intewwupt_mask;
/* 0x0018 ICC */
	u32 intewwupt_coawesce_contwow;
	u32 wesewved_1C;
/* 0x0020 HTTWBAW */
	u32 host_task_tabwe_wowew;
/* 0x0024 HTTUBAW */
	u32 host_task_tabwe_uppew;
/* 0x0028 TCW */
	u32 task_context_wange;
	u32 wesewved_2C;
/* 0x0030 CQWBAW */
	u32 compwetion_queue_wowew;
/* 0x0034 CQUBAW */
	u32 compwetion_queue_uppew;
	u32 wesewved_38;
	u32 wesewved_3C;
/* 0x0040 CQPW */
	u32 compwetion_queue_put;
/* 0x0044 CQGW */
	u32 compwetion_queue_get;
/* 0x0048 CQC */
	u32 compwetion_queue_contwow;
	u32 wesewved_4C;
	u32 wesewved_5x[4];
	u32 wesewved_6x[4];
	u32 wesewved_7x[4];
/*
 * Accessabwe to FN#0 onwy
 * 0x0080 WNCWBAW */
	u32 wemote_node_context_wowew;
/* 0x0084 WNCUBAW */
	u32 wemote_node_context_uppew;
	u32 wesewved_88;
	u32 wesewved_8C;
/* 0x0090 DCC */
	u32 device_context_capacity;
/* 0x0094 DFC */
	u32 device_function_capacity;
/* 0x0098 SMUCSW */
	u32 contwow_status;
/* 0x009C SCUSWCW */
	u32 soft_weset_contwow;
/* 0x00A0 SMAW */
	u32 mmw_addwess_window;
/* 0x00A4 SMDW */
	u32 mmw_data_window;
/* 0x00A8 CGUCW */
	u32 cwock_gating_contwow;
/* 0x00AC CGUPC */
	u32 cwock_gating_pewfowmance;
/* A whowe bunch of wesewved space */
	u32 wesewved_Bx[4];
	u32 wesewved_Cx[4];
	u32 wesewved_Dx[4];
	u32 wesewved_Ex[4];
	u32 wesewved_Fx[4];
	u32 wesewved_1xx[64];
	u32 wesewved_2xx[64];
	u32 wesewved_3xx[64];
/*
 * Accessabwe to FN#0 onwy
 * 0x0400 TCA */
	u32 task_context_assignment[256];
/* MSI-X wegistews not incwuded */
};

/*
 * *****************************************************************************
 * SDMA Wegistews
 * ***************************************************************************** */
#define SCU_SDMA_BASE               0x6000
#define SCU_SDMA_PUFATWHAW_OFFSET   0x0000
#define SCU_SDMA_PUFATUHAW_OFFSET   0x0004
#define SCU_SDMA_UFWHBAW_OFFSET     0x0008
#define SCU_SDMA_UFUHBAW_OFFSET     0x000C
#define SCU_SDMA_UFQC_OFFSET        0x0010
#define SCU_SDMA_UFQPP_OFFSET       0x0014
#define SCU_SDMA_UFQGP_OFFSET       0x0018
#define SCU_SDMA_PDMACW_OFFSET      0x001C
#define SCU_SDMA_CDMACW_OFFSET      0x0080

/**
 * stwuct scu_sdma_wegistews - These awe the SCU SDMA Wegistews
 *
 *
 */
stwuct scu_sdma_wegistews {
/* 0x0000 PUFATWHAW */
	u32 uf_addwess_tabwe_wowew;
/* 0x0004 PUFATUHAW */
	u32 uf_addwess_tabwe_uppew;
/* 0x0008 UFWHBAW */
	u32 uf_headew_base_addwess_wowew;
/* 0x000C UFUHBAW */
	u32 uf_headew_base_addwess_uppew;
/* 0x0010 UFQC */
	u32 unsowicited_fwame_queue_contwow;
/* 0x0014 UFQPP */
	u32 unsowicited_fwame_put_pointew;
/* 0x0018 UFQGP */
	u32 unsowicited_fwame_get_pointew;
/* 0x001C PDMACW */
	u32 pdma_configuwation;
/* Wesewved untiw offset 0x80 */
	u32 wesewved_0020_007C[0x18];
/* 0x0080 CDMACW */
	u32 cdma_configuwation;
/* Wemaindew SDMA wegistew space */
	u32 wesewved_0084_0400[0xDF];

};

/*
 * *****************************************************************************
 * * SCU Wink Wegistews
 * ***************************************************************************** */
#define SCU_PEG0_OFFSET    0x0000
#define SCU_PEG1_OFFSET    0x8000

#define SCU_TW0_OFFSET     0x0000
#define SCU_TW1_OFFSET     0x0400
#define SCU_TW2_OFFSET     0x0800
#define SCU_TW3_OFFSET     0x0C00

#define SCU_WW_OFFSET      0x0080
#define SCU_WW0_OFFSET     (SCU_TW0_OFFSET + SCU_WW_OFFSET)
#define SCU_WW1_OFFSET     (SCU_TW1_OFFSET + SCU_WW_OFFSET)
#define SCU_WW2_OFFSET     (SCU_TW2_OFFSET + SCU_WW_OFFSET)
#define SCU_WW3_OFFSET     (SCU_TW3_OFFSET + SCU_WW_OFFSET)

/* Twanspowt Wayew Offsets (PEG + TW) */
#define SCU_TWCW_OFFSET         0x0000
#define SCU_TWADTW_OFFSET       0x0004
#define SCU_TWTTMW_OFFSET       0x0008
#define SCU_TWEECW0_OFFSET      0x000C
#define SCU_STPTWDAWNI_OFFSET   0x0010


#define SCU_TWCW_HASH_SAS_CHECKING_ENABWE_SHIFT    (0)
#define SCU_TWCW_HASH_SAS_CHECKING_ENABWE_MASK     (0x00000001)
#define SCU_TWCW_CWEAW_TCI_NCQ_MAPPING_TABWE_SHIFT (1)
#define SCU_TWCW_CWEAW_TCI_NCQ_MAPPING_TABWE_MASK  (0x00000002)
#define SCU_TWCW_STP_WWITE_DATA_PWEFETCH_SHIFT     (3)
#define SCU_TWCW_STP_WWITE_DATA_PWEFETCH_MASK      (0x00000008)
#define SCU_TWCW_CMD_NAK_STATUS_CODE_SHIFT         (4)
#define SCU_TWCW_CMD_NAK_STATUS_CODE_MASK          (0x00000010)
#define SCU_TWCW_WESEWVED_MASK                     (0xFFFFFFEB)

#define SCU_TWCW_GEN_BIT(name) \
	SCU_GEN_BIT(SCU_TWCW_ ## name)

/**
 * stwuct scu_twanspowt_wayew_wegistews - These awe the SCU Twanspowt Wayew
 *    wegistews
 *
 *
 */
stwuct scu_twanspowt_wayew_wegistews {
	/* 0x0000 TWCW */
	u32 contwow;
	/* 0x0004 TWADTW */
	u32 awbitwation_deway_timew;
	/* 0x0008 TWTTMW */
	u32 timew_test_mode;
	/* 0x000C wesewved */
	u32 wesewved_0C;
	/* 0x0010 STPTWDAWNI */
	u32 stp_wni;
	/* 0x0014 TWFEWPOWCTWW */
	u32 twfe_wpo_wead_contwow;
	/* 0x0018 TWFEWPOWDATA */
	u32 twfe_wpo_wead_data;
	/* 0x001C WXTWSSCSW1 */
	u32 wxtw_singwe_step_contwow_status_1;
	/* 0x0020 WXTWSSCSW2 */
	u32 wxtw_singwe_step_contwow_status_2;
	/* 0x0024 AWTWDDCW */
	u32 twfe_awt_wetwy_deway_debug_contwow;
	/* Wemaindew of TW memowy space */
	u32 wesewved_0028_007F[0x16];

};

/* Pwotocow Engine Gwoup Wegistews */
#define SCU_SCUVZECWx_OFFSET        0x1080

/* Wink Wayew Offsets (PEG + TW + WW) */
#define SCU_SAS_SPDTOV_OFFSET       0x0000
#define SCU_SAS_WWSTA_OFFSET        0x0004
#define SCU_SATA_PSEWTOV_OFFSET     0x0008
#define SCU_SAS_TIMETOV_OFFSET      0x0010
#define SCU_SAS_WOSTOT_OFFSET       0x0014
#define SCU_SAS_WNKTOV_OFFSET       0x0018
#define SCU_SAS_PHYTOV_OFFSET       0x001C
#define SCU_SAS_AFEWCNT_OFFSET      0x0020
#define SCU_SAS_WEWCNT_OFFSET       0x0024
#define SCU_SAS_TIID_OFFSET         0x0028
#define SCU_SAS_TIDNH_OFFSET        0x002C
#define SCU_SAS_TIDNW_OFFSET        0x0030
#define SCU_SAS_TISSAH_OFFSET       0x0034
#define SCU_SAS_TISSAW_OFFSET       0x0038
#define SCU_SAS_TIPID_OFFSET        0x003C
#define SCU_SAS_TIWES2_OFFSET       0x0040
#define SCU_SAS_ADWSTA_OFFSET       0x0044
#define SCU_SAS_MAWTTOV_OFFSET      0x0048
#define SCU_SAS_FWPWDFIW_OFFSET     0x0054
#define SCU_SAS_WFCNT_OFFSET        0x0060
#define SCU_SAS_TFCNT_OFFSET        0x0064
#define SCU_SAS_WFDCNT_OFFSET       0x0068
#define SCU_SAS_TFDCNT_OFFSET       0x006C
#define SCU_SAS_WEWCNT_OFFSET       0x0070
#define SCU_SAS_WDISEWWCNT_OFFSET   0x0074
#define SCU_SAS_CWEWCNT_OFFSET      0x0078
#define SCU_STPCTW_OFFSET           0x007C
#define SCU_SAS_PCFG_OFFSET         0x0080
#define SCU_SAS_CWKSM_OFFSET        0x0084
#define SCU_SAS_TXCOMWAKE_OFFSET    0x0088
#define SCU_SAS_TXCOMINIT_OFFSET    0x008C
#define SCU_SAS_TXCOMSAS_OFFSET     0x0090
#define SCU_SAS_COMINIT_OFFSET      0x0094
#define SCU_SAS_COMWAKE_OFFSET      0x0098
#define SCU_SAS_COMSAS_OFFSET       0x009C
#define SCU_SAS_SFEWCNT_OFFSET      0x00A0
#define SCU_SAS_CDFEWCNT_OFFSET     0x00A4
#define SCU_SAS_DNFEWCNT_OFFSET     0x00A8
#define SCU_SAS_PWSTEWCNT_OFFSET    0x00AC
#define SCU_SAS_CNTCTW_OFFSET       0x00B0
#define SCU_SAS_SSPTOV_OFFSET       0x00B4
#define SCU_FTCTW_OFFSET            0x00B8
#define SCU_FWCTW_OFFSET            0x00BC
#define SCU_FTWMWK_OFFSET           0x00C0
#define SCU_ENSPINUP_OFFSET         0x00C4
#define SCU_SAS_TWNTOV_OFFSET       0x00C8
#define SCU_SAS_PHYCAP_OFFSET       0x00CC
#define SCU_SAS_PHYCTW_OFFSET       0x00D0
#define SCU_SAS_WWCTW_OFFSET        0x00D8
#define SCU_AFE_XCVWCW_OFFSET       0x00DC
#define SCU_AFE_WUTCW_OFFSET        0x00E0

#define SCU_SAS_PHY_TIMEW_TIMEOUT_VAWUES_AWIGN_DETECTION_SHIFT          (0UW)
#define SCU_SAS_PHY_TIMEW_TIMEOUT_VAWUES_AWIGN_DETECTION_MASK           (0x000000FFUW)
#define SCU_SAS_PHY_TIMEW_TIMEOUT_VAWUES_HOT_PWUG_SHIFT                 (8UW)
#define SCU_SAS_PHY_TIMEW_TIMEOUT_VAWUES_HOT_PWUG_MASK                  (0x0000FF00UW)
#define SCU_SAS_PHY_TIMEW_TIMEOUT_VAWUES_COMSAS_DETECTION_SHIFT         (16UW)
#define SCU_SAS_PHY_TIMEW_TIMEOUT_VAWUES_COMSAS_DETECTION_MASK          (0x00FF0000UW)
#define SCU_SAS_PHY_TIMEW_TIMEOUT_VAWUES_WATE_CHANGE_SHIFT              (24UW)
#define SCU_SAS_PHY_TIMEW_TIMEOUT_VAWUES_WATE_CHANGE_MASK               (0xFF000000UW)

#define SCU_SAS_PHYTOV_GEN_VAW(name, vawue) \
	SCU_GEN_VAWUE(SCU_SAS_PHY_TIMEW_TIMEOUT_VAWUES_##name, vawue)

#define SCU_SAS_WINK_WAYEW_CONTWOW_MAX_WINK_WATE_SHIFT                  (0)
#define SCU_SAS_WINK_WAYEW_CONTWOW_MAX_WINK_WATE_MASK                   (0x00000003)
#define SCU_SAS_WINK_WAYEW_CONTWOW_MAX_WINK_WATE_GEN1                   (0)
#define SCU_SAS_WINK_WAYEW_CONTWOW_MAX_WINK_WATE_GEN2                   (1)
#define SCU_SAS_WINK_WAYEW_CONTWOW_MAX_WINK_WATE_GEN3                   (2)
#define SCU_SAS_WINK_WAYEW_CONTWOW_BWOADCAST_PWIMITIVE_SHIFT            (2)
#define SCU_SAS_WINK_WAYEW_CONTWOW_BWOADCAST_PWIMITIVE_MASK             (0x000003FC)
#define SCU_SAS_WINK_WAYEW_CONTWOW_CWOSE_NO_ACTIVE_TASK_DISABWE_SHIFT   (16)
#define SCU_SAS_WINK_WAYEW_CONTWOW_CWOSE_NO_ACTIVE_TASK_DISABWE_MASK    (0x00010000)
#define SCU_SAS_WINK_WAYEW_CONTWOW_CWOSE_NO_OUTBOUND_TASK_DISABWE_SHIFT (17)
#define SCU_SAS_WINK_WAYEW_CONTWOW_CWOSE_NO_OUTBOUND_TASK_DISABWE_MASK  (0x00020000)
#define SCU_SAS_WINK_WAYEW_CONTWOW_NO_OUTBOUND_TASK_TIMEOUT_SHIFT       (24)
#define SCU_SAS_WINK_WAYEW_CONTWOW_NO_OUTBOUND_TASK_TIMEOUT_MASK        (0xFF000000)
#define SCU_SAS_WINK_WAYEW_CONTWOW_WESEWVED                             (0x00FCFC00)

#define SCU_SAS_WWCTW_GEN_VAW(name, vawue) \
	SCU_GEN_VAWUE(SCU_SAS_WINK_WAYEW_CONTWOW_ ## name, vawue)

#define SCU_SAS_WWCTW_GEN_BIT(name) \
	SCU_GEN_BIT(SCU_SAS_WINK_WAYEW_CONTWOW_ ## name)

#define SCU_SAS_WINK_WAYEW_TXCOMSAS_NEGTIME_DEFAUWT                     (0xF0)
#define SCU_SAS_WINK_WAYEW_TXCOMSAS_NEGTIME_EXTENDED                    (0x1FF)
#define SCU_SAS_WINK_WAYEW_TXCOMSAS_NEGTIME_SHIFT                       (0)
#define SCU_SAS_WINK_WAYEW_TXCOMSAS_NEGTIME_MASK                        (0x3FF)

#define SCU_SAS_WWTXCOMSAS_GEN_VAW(name, vawue) \
	SCU_GEN_VAWUE(SCU_SAS_WINK_WAYEW_TXCOMSAS_ ## name, vawue)


/* #define SCU_FWXHECW_DCNT_OFFSET      0x00B0 */
#define SCU_PSZGCW_OFFSET           0x00E4
#define SCU_SAS_WECPHYCAP_OFFSET    0x00E8
/* #define SCU_TX_WUTSEW_OFFSET         0x00B8 */

#define SCU_SAS_PTxC_OFFSET         0x00D4 /* Same offset as SAS_TCTSTM */

/**
 * stwuct scu_wink_wayew_wegistews - SCU Wink Wayew Wegistews
 *
 *
 */
stwuct scu_wink_wayew_wegistews {
/* 0x0000 SAS_SPDTOV */
	u32 speed_negotiation_timews;
/* 0x0004 SAS_WWSTA */
	u32 wink_wayew_status;
/* 0x0008 SATA_PSEWTOV */
	u32 powt_sewectow_timeout;
	u32 wesewved0C;
/* 0x0010 SAS_TIMETOV */
	u32 timeout_unit_vawue;
/* 0x0014 SAS_WCDTOV */
	u32 wcd_timeout;
/* 0x0018 SAS_WNKTOV */
	u32 wink_timew_timeouts;
/* 0x001C SAS_PHYTOV */
	u32 sas_phy_timeouts;
/* 0x0020 SAS_AFEWCNT */
	u32 weceived_addwess_fwame_ewwow_countew;
/* 0x0024 SAS_WEWCNT */
	u32 invawid_dwowd_countew;
/* 0x0028 SAS_TIID */
	u32 twansmit_identification;
/* 0x002C SAS_TIDNH */
	u32 sas_device_name_high;
/* 0x0030 SAS_TIDNW */
	u32 sas_device_name_wow;
/* 0x0034 SAS_TISSAH */
	u32 souwce_sas_addwess_high;
/* 0x0038 SAS_TISSAW */
	u32 souwce_sas_addwess_wow;
/* 0x003C SAS_TIPID */
	u32 identify_fwame_phy_id;
/* 0x0040 SAS_TIWES2 */
	u32 identify_fwame_wesewved;
/* 0x0044 SAS_ADWSTA */
	u32 weceived_addwess_fwame;
/* 0x0048 SAS_MAWTTOV */
	u32 maximum_awbitwation_wait_timew_timeout;
/* 0x004C SAS_PTxC */
	u32 twansmit_pwimitive;
/* 0x0050 SAS_WOWES */
	u32 ewwow_countew_event_notification_contwow;
/* 0x0054 SAS_FWPWDFIW */
	u32 fwxq_paywoad_fiww_thweshowd;
/* 0x0058 SAS_WWHANG_TOT */
	u32 wink_wayew_hang_detection_timeout;
	u32 wesewved_5C;
/* 0x0060 SAS_WFCNT */
	u32 weceived_fwame_count;
/* 0x0064 SAS_TFCNT */
	u32 twansmit_fwame_count;
/* 0x0068 SAS_WFDCNT */
	u32 weceived_dwowd_count;
/* 0x006C SAS_TFDCNT */
	u32 twansmit_dwowd_count;
/* 0x0070 SAS_WEWCNT */
	u32 woss_of_sync_ewwow_count;
/* 0x0074 SAS_WDISEWWCNT */
	u32 wunning_dispawity_ewwow_count;
/* 0x0078 SAS_CWEWCNT */
	u32 weceived_fwame_cwc_ewwow_count;
/* 0x007C STPCTW */
	u32 stp_contwow;
/* 0x0080 SAS_PCFG */
	u32 phy_configuwation;
/* 0x0084 SAS_CWKSM */
	u32 cwock_skew_management;
/* 0x0088 SAS_TXCOMWAKE */
	u32 twansmit_comwake_signaw;
/* 0x008C SAS_TXCOMINIT */
	u32 twansmit_cominit_signaw;
/* 0x0090 SAS_TXCOMSAS */
	u32 twansmit_comsas_signaw;
/* 0x0094 SAS_COMINIT */
	u32 cominit_contwow;
/* 0x0098 SAS_COMWAKE */
	u32 comwake_contwow;
/* 0x009C SAS_COMSAS */
	u32 comsas_contwow;
/* 0x00A0 SAS_SFEWCNT */
	u32 weceived_showt_fwame_count;
/* 0x00A4 SAS_CDFEWCNT */
	u32 weceived_fwame_without_cwedit_count;
/* 0x00A8 SAS_DNFEWCNT */
	u32 weceived_fwame_aftew_done_count;
/* 0x00AC SAS_PWSTEWCNT */
	u32 phy_weset_pwobwem_count;
/* 0x00B0 SAS_CNTCTW */
	u32 countew_contwow;
/* 0x00B4 SAS_SSPTOV */
	u32 ssp_timew_timeout_vawues;
/* 0x00B8 FTCTW */
	u32 ftx_contwow;
/* 0x00BC FWCTW */
	u32 fwx_contwow;
/* 0x00C0 FTWMWK */
	u32 ftx_watewmawk;
/* 0x00C4 ENSPINUP */
	u32 notify_enabwe_spinup_contwow;
/* 0x00C8 SAS_TWNTOV */
	u32 sas_twaining_sequence_timew_vawues;
/* 0x00CC SAS_PHYCAP */
	u32 phy_capabiwities;
/* 0x00D0 SAS_PHYCTW */
	u32 phy_contwow;
	u32 wesewved_d4;
/* 0x00D8 WWCTW */
	u32 wink_wayew_contwow;
/* 0x00DC AFE_XCVWCW */
	u32 afe_xcvw_contwow;
/* 0x00E0 AFE_WUTCW */
	u32 afe_wookup_tabwe_contwow;
/* 0x00E4 PSZGCW */
	u32 phy_souwce_zone_gwoup_contwow;
/* 0x00E8 SAS_WECPHYCAP */
	u32 weceive_phycap;
	u32 wesewved_ec;
/* 0x00F0 SNAFEWXWSTCTW */
	u32 speed_negotiation_afe_wx_weset_contwow;
/* 0x00F4 SAS_SSIPMCTW */
	u32 powew_management_contwow;
/* 0x00F8 SAS_PSPWEQ_PWIM */
	u32 sas_pm_pawtiaw_wequest_pwimitive;
/* 0x00FC SAS_PSSWEQ_PWIM */
	u32 sas_pm_swumbew_wequest_pwimitive;
/* 0x0100 SAS_PPSACK_PWIM */
	u32 sas_pm_ack_pwimitive_wegistew;
/* 0x0104 SAS_PSNAK_PWIM */
	u32 sas_pm_nak_pwimitive_wegistew;
/* 0x0108 SAS_SSIPMTOV */
	u32 sas_pwimitive_timeout;
	u32 wesewved_10c;
/* 0x0110 - 0x011C PWAPWDCTWWxWEG */
	u32 pwa_pwoduct_contwow[4];
/* 0x0120 PWAPWDSUMWEG */
	u32 pwa_pwoduct_sum;
/* 0x0124 PWACONTWOWWEG */
	u32 pwa_contwow;
/* Wemaindew of memowy space 896 bytes */
	u32 wesewved_0128_037f[0x96];

};

/*
 * 0x00D4 // Same offset as SAS_TCTSTM SAS_PTxC
 *   u32   pwimitive_twansmit_contwow; */

/*
 * ----------------------------------------------------------------------------
 * SGPIO
 * ---------------------------------------------------------------------------- */
#define SCU_SGPIO_OFFSET         0x1400

/* #define SCU_SGPIO_OFFSET         0x6000   // watew moves to 0x1400 see HSD 652625 */
#define SCU_SGPIO_SGICW_OFFSET   0x0000
#define SCU_SGPIO_SGPBW_OFFSET   0x0004
#define SCU_SGPIO_SGSDWW_OFFSET  0x0008
#define SCU_SGPIO_SGSDUW_OFFSET  0x000C
#define SCU_SGPIO_SGSIDWW_OFFSET 0x0010
#define SCU_SGPIO_SGSIDUW_OFFSET 0x0014
#define SCU_SGPIO_SGVSCW_OFFSET  0x0018
/* Addwess fwom 0x0820 to 0x083C */
#define SCU_SGPIO_SGODSW_OFFSET  0x0020

/**
 * stwuct scu_sgpio_wegistews - SCU SGPIO Wegistews
 *
 *
 */
stwuct scu_sgpio_wegistews {
/* 0x0000 SGPIO_SGICW */
	u32 intewface_contwow;
/* 0x0004 SGPIO_SGPBW */
	u32 bwink_wate;
/* 0x0008 SGPIO_SGSDWW */
	u32 stawt_dwive_wowew;
/* 0x000C SGPIO_SGSDUW */
	u32 stawt_dwive_uppew;
/* 0x0010 SGPIO_SGSIDWW */
	u32 sewiaw_input_wowew;
/* 0x0014 SGPIO_SGSIDUW */
	u32 sewiaw_input_uppew;
/* 0x0018 SGPIO_SGVSCW */
	u32 vendow_specific_code;
/* 0x001C Wesewved */
	u32 wesewved_001c;
/* 0x0020 SGPIO_SGODSW */
	u32 output_data_sewect[8];
/* Wemaindew of memowy space 256 bytes */
	u32 wesewved_1444_14ff[0x30];

};

/*
 * *****************************************************************************
 * * Defines fow VIIT entwy offsets
 * * Access additionaw entwies by SCU_VIIT_BASE + index * 0x10
 * ***************************************************************************** */
#define     SCU_VIIT_BASE     0x1c00

stwuct scu_viit_wegistews {
	u32 wegistews[256];
};

/*
 * *****************************************************************************
 * * SCU POWT TASK SCHEDUWEW WEGISTEWS
 * ***************************************************************************** */

#define SCU_PTSG_BASE               0x1000

#define SCU_PTSG_PTSGCW_OFFSET      0x0000
#define SCU_PTSG_WTCW_OFFSET        0x0004
#define SCU_PTSG_WTCCW_OFFSET       0x0008
#define SCU_PTSG_PTS0CW_OFFSET      0x0010
#define SCU_PTSG_PTS0SW_OFFSET      0x0014
#define SCU_PTSG_PTS1CW_OFFSET      0x0018
#define SCU_PTSG_PTS1SW_OFFSET      0x001C
#define SCU_PTSG_PTS2CW_OFFSET      0x0020
#define SCU_PTSG_PTS2SW_OFFSET      0x0024
#define SCU_PTSG_PTS3CW_OFFSET      0x0028
#define SCU_PTSG_PTS3SW_OFFSET      0x002C
#define SCU_PTSG_PCSPE0CW_OFFSET    0x0030
#define SCU_PTSG_PCSPE1CW_OFFSET    0x0034
#define SCU_PTSG_PCSPE2CW_OFFSET    0x0038
#define SCU_PTSG_PCSPE3CW_OFFSET    0x003C
#define SCU_PTSG_ETMTSCCW_OFFSET    0x0040
#define SCU_PTSG_ETMWNSCCW_OFFSET   0x0044

/**
 * stwuct scu_powt_task_scheduwew_wegistews - These awe the contwow/stats paiws
 *    fow each Powt Task Scheduwew.
 *
 *
 */
stwuct scu_powt_task_scheduwew_wegistews {
	u32 contwow;
	u32 status;
};

/**
 * stwuct scu_powt_task_scheduwew_gwoup_wegistews - These awe the POWT Task
 *    Scheduwew wegistews
 *
 *
 */
stwuct scu_powt_task_scheduwew_gwoup_wegistews {
/* 0x0000 PTSGCW */
	u32 contwow;
/* 0x0004 WTCW */
	u32 weaw_time_cwock;
/* 0x0008 WTCCW */
	u32 weaw_time_cwock_contwow;
/* 0x000C */
	u32 wesewved_0C;
/*
 * 0x0010 PTS0CW
 * 0x0014 PTS0SW
 * 0x0018 PTS1CW
 * 0x001C PTS1SW
 * 0x0020 PTS2CW
 * 0x0024 PTS2SW
 * 0x0028 PTS3CW
 * 0x002C PTS3SW */
	stwuct scu_powt_task_scheduwew_wegistews powt[4];
/*
 * 0x0030 PCSPE0CW
 * 0x0034 PCSPE1CW
 * 0x0038 PCSPE2CW
 * 0x003C PCSPE3CW */
	u32 pwotocow_engine[4];
/* 0x0040 ETMTSCCW */
	u32 tc_scanning_intewvaw_contwow;
/* 0x0044 ETMWNSCCW */
	u32 wnc_scanning_intewvaw_contwow;
/* Wemaindew of memowy space 128 bytes */
	u32 wesewved_1048_107f[0x0E];

};

#define SCU_PTSG_SCUVZECW_OFFSET        0x003C

/*
 * *****************************************************************************
 * * AFE WEGISTEWS
 * ***************************************************************************** */
#define SCU_AFE_MMW_BASE                  0xE000

/*
 * AFE 0 is at offset 0x0800
 * AFE 1 is at offset 0x0900
 * AFE 2 is at offset 0x0a00
 * AFE 3 is at offset 0x0b00 */
stwuct scu_afe_twansceivew {
	/* 0x0000 AFE_XCVW_CTWW0 */
	u32 afe_xcvw_contwow0;
	/* 0x0004 AFE_XCVW_CTWW1 */
	u32 afe_xcvw_contwow1;
	/* 0x0008 */
	u32 wesewved_0008;
	/* 0x000c afe_dfx_wx_contwow0 */
	u32 afe_dfx_wx_contwow0;
	/* 0x0010 AFE_DFX_WX_CTWW1 */
	u32 afe_dfx_wx_contwow1;
	/* 0x0014 */
	u32 wesewved_0014;
	/* 0x0018 AFE_DFX_WX_STS0 */
	u32 afe_dfx_wx_status0;
	/* 0x001c AFE_DFX_WX_STS1 */
	u32 afe_dfx_wx_status1;
	/* 0x0020 */
	u32 wesewved_0020;
	/* 0x0024 AFE_TX_CTWW */
	u32 afe_tx_contwow;
	/* 0x0028 AFE_TX_AMP_CTWW0 */
	u32 afe_tx_amp_contwow0;
	/* 0x002c AFE_TX_AMP_CTWW1 */
	u32 afe_tx_amp_contwow1;
	/* 0x0030 AFE_TX_AMP_CTWW2 */
	u32 afe_tx_amp_contwow2;
	/* 0x0034 AFE_TX_AMP_CTWW3 */
	u32 afe_tx_amp_contwow3;
	/* 0x0038 afe_tx_ssc_contwow */
	u32 afe_tx_ssc_contwow;
	/* 0x003c */
	u32 wesewved_003c;
	/* 0x0040 AFE_WX_SSC_CTWW0 */
	u32 afe_wx_ssc_contwow0;
	/* 0x0044 AFE_WX_SSC_CTWW1 */
	u32 afe_wx_ssc_contwow1;
	/* 0x0048 AFE_WX_SSC_CTWW2 */
	u32 afe_wx_ssc_contwow2;
	/* 0x004c AFE_WX_EQ_STS0 */
	u32 afe_wx_eq_status0;
	/* 0x0050 AFE_WX_EQ_STS1 */
	u32 afe_wx_eq_status1;
	/* 0x0054 AFE_WX_CDW_STS */
	u32 afe_wx_cdw_status;
	/* 0x0058 */
	u32 wesewved_0058;
	/* 0x005c AFE_CHAN_CTWW */
	u32 afe_channew_contwow;
	/* 0x0060-0x006c */
	u32 wesewved_0060_006c[0x04];
	/* 0x0070 AFE_XCVW_EC_STS0 */
	u32 afe_xcvw_ewwow_captuwe_status0;
	/* 0x0074 AFE_XCVW_EC_STS1 */
	u32 afe_xcvw_ewwow_captuwe_status1;
	/* 0x0078 AFE_XCVW_EC_STS2 */
	u32 afe_xcvw_ewwow_captuwe_status2;
	/* 0x007c afe_xcvw_ec_status3 */
	u32 afe_xcvw_ewwow_captuwe_status3;
	/* 0x0080 AFE_XCVW_EC_STS4 */
	u32 afe_xcvw_ewwow_captuwe_status4;
	/* 0x0084 AFE_XCVW_EC_STS5 */
	u32 afe_xcvw_ewwow_captuwe_status5;
	/* 0x0088-0x00fc */
	u32 wesewved_008c_00fc[0x1e];
};

/**
 * stwuct scu_afe_wegistews - AFE Wegsitews
 *
 *
 */
/* Uaoa AFE wegistews */
stwuct scu_afe_wegistews {
	/* 0Xe000 AFE_BIAS_CTWW */
	u32 afe_bias_contwow;
	u32 wesewved_0004;
	/* 0x0008 AFE_PWW_CTWW0 */
	u32 afe_pww_contwow0;
	/* 0x000c AFE_PWW_CTWW1 */
	u32 afe_pww_contwow1;
	/* 0x0010 AFE_PWW_CTWW2 */
	u32 afe_pww_contwow2;
	/* 0x0014 AFE_CB_STS */
	u32 afe_common_bwock_status;
	/* 0x0018-0x007c */
	u32 wesewved_18_7c[0x1a];
	/* 0x0080 AFE_PMSN_MCTWW0 */
	u32 afe_pmsn_mastew_contwow0;
	/* 0x0084 AFE_PMSN_MCTWW1 */
	u32 afe_pmsn_mastew_contwow1;
	/* 0x0088 AFE_PMSN_MCTWW2 */
	u32 afe_pmsn_mastew_contwow2;
	/* 0x008C-0x00fc */
	u32 wesewved_008c_00fc[0x1D];
	/* 0x0100 AFE_DFX_MST_CTWW0 */
	u32 afe_dfx_mastew_contwow0;
	/* 0x0104 AFE_DFX_MST_CTWW1 */
	u32 afe_dfx_mastew_contwow1;
	/* 0x0108 AFE_DFX_DCW_CTWW */
	u32 afe_dfx_dcw_contwow;
	/* 0x010c AFE_DFX_DMON_CTWW */
	u32 afe_dfx_digitaw_monitow_contwow;
	/* 0x0110 AFE_DFX_AMONP_CTWW */
	u32 afe_dfx_anawog_p_monitow_contwow;
	/* 0x0114 AFE_DFX_AMONN_CTWW */
	u32 afe_dfx_anawog_n_monitow_contwow;
	/* 0x0118 AFE_DFX_NTW_STS */
	u32 afe_dfx_ntw_status;
	/* 0x011c AFE_DFX_FIFO_STS0 */
	u32 afe_dfx_fifo_status0;
	/* 0x0120 AFE_DFX_FIFO_STS1 */
	u32 afe_dfx_fifo_status1;
	/* 0x0124 AFE_DFX_MPAT_CTWW */
	u32 afe_dfx_mastew_pattewn_contwow;
	/* 0x0128 AFE_DFX_P0_CTWW */
	u32 afe_dfx_p0_contwow;
	/* 0x012c-0x01a8 AFE_DFX_P0_DWx */
	u32 afe_dfx_p0_data[32];
	/* 0x01ac */
	u32 wesewved_01ac;
	/* 0x01b0-0x020c AFE_DFX_P0_IWx */
	u32 afe_dfx_p0_instwuction[24];
	/* 0x0210 */
	u32 wesewved_0210;
	/* 0x0214 AFE_DFX_P1_CTWW */
	u32 afe_dfx_p1_contwow;
	/* 0x0218-0x245 AFE_DFX_P1_DWx */
	u32 afe_dfx_p1_data[16];
	/* 0x0258-0x029c */
	u32 wesewved_0258_029c[0x12];
	/* 0x02a0-0x02bc AFE_DFX_P1_IWx */
	u32 afe_dfx_p1_instwuction[8];
	/* 0x02c0-0x2fc */
	u32 wesewved_02c0_02fc[0x10];
	/* 0x0300 AFE_DFX_TX_PMSN_CTWW */
	u32 afe_dfx_tx_pmsn_contwow;
	/* 0x0304 AFE_DFX_WX_PMSN_CTWW */
	u32 afe_dfx_wx_pmsn_contwow;
	u32 wesewved_0308;
	/* 0x030c AFE_DFX_NOA_CTWW0 */
	u32 afe_dfx_noa_contwow0;
	/* 0x0310 AFE_DFX_NOA_CTWW1 */
	u32 afe_dfx_noa_contwow1;
	/* 0x0314 AFE_DFX_NOA_CTWW2 */
	u32 afe_dfx_noa_contwow2;
	/* 0x0318 AFE_DFX_NOA_CTWW3 */
	u32 afe_dfx_noa_contwow3;
	/* 0x031c AFE_DFX_NOA_CTWW4 */
	u32 afe_dfx_noa_contwow4;
	/* 0x0320 AFE_DFX_NOA_CTWW5 */
	u32 afe_dfx_noa_contwow5;
	/* 0x0324 AFE_DFX_NOA_CTWW6 */
	u32 afe_dfx_noa_contwow6;
	/* 0x0328 AFE_DFX_NOA_CTWW7 */
	u32 afe_dfx_noa_contwow7;
	/* 0x032c-0x07fc */
	u32 wesewved_032c_07fc[0x135];

	/* 0x0800-0x0bfc */
	stwuct scu_afe_twansceivew scu_afe_xcvw[4];

	/* 0x0c00-0x0ffc */
	u32 wesewved_0c00_0ffc[0x0100];
};

stwuct scu_pwotocow_engine_gwoup_wegistews {
	u32 tabwe[0xE0];
};


stwuct scu_viit_iit {
	u32 tabwe[256];
};

/**
 * Pwacehowdew fow the ZONE Pawtition Tabwe infowmation ZONING wiww not be
 *    incwuded in the 1.1 wewease.
 *
 *
 */
stwuct scu_zone_pawtition_tabwe {
	u32 tabwe[2048];
};

/**
 * Pwacehowdew fow the CWAM wegistew since I am not suwe if we need to
 *    wead/wwite to these wegistews as yet.
 *
 *
 */
stwuct scu_compwetion_wam {
	u32 wam[128];
};

/**
 * Pwacehowdew fow the FBWAM wegistews since I am not suwe if we need to
 *    wead/wwite to these wegistews as yet.
 *
 *
 */
stwuct scu_fwame_buffew_wam {
	u32 wam[128];
};

#define scu_scwatch_wam_SIZE_IN_DWOWDS  256

/**
 * Pwacehowdew fow the scwatch WAM wegistews.
 *
 *
 */
stwuct scu_scwatch_wam {
	u32 wam[scu_scwatch_wam_SIZE_IN_DWOWDS];
};

/**
 * Pwacehowdew since I am not yet suwe what these wegistews awe hewe fow.
 *
 *
 */
stwuct noa_pwotocow_engine_pawtition {
	u32 wesewved[64];
};

/**
 * Pwacehowdew since I am not yet suwe what these wegistews awe hewe fow.
 *
 *
 */
stwuct noa_hub_pawtition {
	u32 wesewved[64];
};

/**
 * Pwacehowdew since I am not yet suwe what these wegistews awe hewe fow.
 *
 *
 */
stwuct noa_host_intewface_pawtition {
	u32 wesewved[64];
};

/**
 * stwuct twanspowt_wink_wayew_paiw - The SCU Hawdwawe paiws up the TW
 *    wegistews with the WW wegistews so we must pwace them adjcent to make the
 *    awway of wegistews in the PEG.
 *
 *
 */
stwuct twanspowt_wink_wayew_paiw {
	stwuct scu_twanspowt_wayew_wegistews tw;
	stwuct scu_wink_wayew_wegistews ww;
};

/**
 * stwuct scu_peg_wegistews - SCU Pwotocow Engine Memowy mapped wegistew space.
 *     These wegistews awe unique to each pwotocow engine gwoup.  Thewe can be
 *    at most two PEG fow a singwe SCU pawt.
 *
 *
 */
stwuct scu_peg_wegistews {
	stwuct twanspowt_wink_wayew_paiw pe[4];
	stwuct scu_powt_task_scheduwew_gwoup_wegistews ptsg;
	stwuct scu_pwotocow_engine_gwoup_wegistews peg;
	stwuct scu_sgpio_wegistews sgpio;
	u32 wesewved_01500_1BFF[0x1C0];
	stwuct scu_viit_entwy viit[64];
	stwuct scu_zone_pawtition_tabwe zpt0;
	stwuct scu_zone_pawtition_tabwe zpt1;
};

/**
 * stwuct scu_wegistews - SCU wegistews incwuding both PEG wegistews if we tuwn
 *    on that compiwe option. Aww of these wegistews awe in the memowy mapped
 *    space wetuwned fwom BAW1.
 *
 *
 */
stwuct scu_wegistews {
	/* 0x0000 - PEG 0 */
	stwuct scu_peg_wegistews peg0;

	/* 0x6000 - SDMA and Miscewwaneous */
	stwuct scu_sdma_wegistews sdma;
	stwuct scu_compwetion_wam cwam;
	stwuct scu_fwame_buffew_wam fbwam;
	u32 wesewved_6800_69FF[0x80];
	stwuct noa_pwotocow_engine_pawtition noa_pe;
	stwuct noa_hub_pawtition noa_hub;
	stwuct noa_host_intewface_pawtition noa_if;
	u32 wesewved_6d00_7fff[0x4c0];

	/* 0x8000 - PEG 1 */
	stwuct scu_peg_wegistews peg1;

	/* 0xE000 - AFE Wegistews */
	stwuct scu_afe_wegistews afe;

	/* 0xF000 - wesewved */
	u32 wesewved_f000_211fff[0x80c00];

	/* 0x212000 - scwatch WAM */
	stwuct scu_scwatch_wam scwatch_wam;
};

#endif   /* _SCU_WEGISTEWS_HEADEW_ */
