0.6
2019.1
May 24 2019
15:06:07
D:/Documentos/GitHub/lab1-g03/lab1.2/lab1.2.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
D:/Documentos/GitHub/lab1-g03/lab1.2/lab1.2.srcs/sim_1/imports/new/tb_module_7seg_display_leds.sv,1660196227,systemVerilog,,,,tb_module_7seg_display_leds,,,,,,,,
D:/Documentos/GitHub/lab1-g03/lab1.2/lab1.2.srcs/sim_1/new/tb_module_switches_botones_leds.sv,1660237081,systemVerilog,,,,tb_module_switches_botones_leds,,,,,,,,
D:/Documentos/GitHub/lab1-g03/lab1.2/lab1.2.srcs/sources_1/imports/Modulos_sv/module_7seg_decodificador.sv,1660196740,systemVerilog,,D:/Documentos/GitHub/lab1-g03/lab1.2/lab1.2.srcs/sources_1/imports/Modulos_sv/module_7seg_display_leds.sv,,module_7seg_decodificador,,,,,,,,
D:/Documentos/GitHub/lab1-g03/lab1.2/lab1.2.srcs/sources_1/imports/Modulos_sv/module_7seg_display_leds.sv,1660196740,systemVerilog,,D:/Documentos/GitHub/lab1-g03/lab1.2/lab1.2.srcs/sources_1/imports/Modulos_sv/module_7seg_mux4a1.sv,,module_7seg_display_leds,,,,,,,,
D:/Documentos/GitHub/lab1-g03/lab1.2/lab1.2.srcs/sources_1/imports/Modulos_sv/module_7seg_mux4a1.sv,1660196740,systemVerilog,,D:/Documentos/GitHub/lab1-g03/lab1.2/lab1.2.srcs/sim_1/imports/new/tb_module_7seg_display_leds.sv,,module_7seg_mux4a1,,,,,,,,
D:/Documentos/GitHub/lab1-g03/lab1.2/lab1.2.srcs/sources_1/new/module_switches_botones_leds.sv,1660236985,systemVerilog,,D:/Documentos/GitHub/lab1-g03/lab1.2/lab1.2.srcs/sim_1/new/tb_module_switches_botones_leds.sv,,module_switches_botones_leds,,,,,,,,
