(window.webpackJsonp=window.webpackJsonp||[]).push([[80],{542:function(t,e,i){"use strict";i.r(e);var l=i(12),s=Object(l.a)({},(function(){var t=this,e=t._self._c;return e("ContentSlotsDistributor",{attrs:{"slot-key":t.$parent.slotKey}},[e("ol",[e("li",[t._v("https://research.colfax-intl.com/cutlass-tutorial-wgmma-hopper/")]),t._v(" "),e("li",[t._v("https://research.colfax-intl.com/cutlass-tutorial-design-of-a-gemm-kernel/")]),t._v(" "),e("li",[t._v("https://research.colfax-intl.com/cutlass-tutorial-gemm-with-thread-block-clusters-on-nvidia-blackwell-gpus/")]),t._v(" "),e("li",[t._v("https://research.colfax-intl.com/cutlass-tutorial-writing-gemm-kernels-using-tensor-memory-for-nvidia-blackwell-gpus/")]),t._v(" "),e("li",[t._v("https://research.colfax-intl.com/tutorial-hopper-tma/")]),t._v(" "),e("li",[t._v("https://semianalysis.com/2022/04/16/nvidia-ada-lovelace-leaked-specifications/")]),t._v(" "),e("li",[t._v("https://arxiv.org/html/2504.07004v1")]),t._v(" "),e("li",[t._v("https://arxiv.org/html/2501.12084v1")]),t._v(" "),e("li",[t._v("https://lists.riscv.org/g/tech-attached-matrix-extension/attachment/25/0/NVIDIA%20Hopper%20Architecture%20In-Depth%20_%20NVIDIA%20Technical%20Blog.pdf")]),t._v(" "),e("li",[t._v("https://docs.nvidia.com/cutlass/media/docs/cpp/cute/00_quickstart.html")]),t._v(" "),e("li",[t._v("https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=10551817")])]),t._v(" "),e("p",[t._v("https://docs.nvidia.com/cuda/cuda-c-programming-guide/index.html?highlight=tma#tma-swizzle")])])}),[],!1,null,null,null);e.default=s.exports}}]);