
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.001584                       # Number of seconds simulated
sim_ticks                                  1583746000                       # Number of ticks simulated
final_tick                                 1583746000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  36885                       # Simulator instruction rate (inst/s)
host_op_rate                                    63680                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               30120681                       # Simulator tick rate (ticks/s)
host_mem_usage                                8552952                       # Number of bytes of host memory used
host_seconds                                    52.58                       # Real time elapsed on the host
sim_insts                                     1939415                       # Number of instructions simulated
sim_ops                                       3348316                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED   1583746000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::.cpu.inst         52352                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.cpu.data        208384                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.l2.prefetcher        88960                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total            349696                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.cpu.inst        52352                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::total        52352                       # Number of instructions bytes read from this memory
system.mem_ctrls0.num_reads::.cpu.inst            818                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.cpu.data           3256                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.l2.prefetcher         1390                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total               5464                       # Number of read requests responded to by this memory
system.mem_ctrls0.bw_read::.cpu.inst         33055806                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.cpu.data        131576654                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.l2.prefetcher     56170623                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total            220803083                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.cpu.inst     33055806                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::total        33055806                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.cpu.inst        33055806                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.cpu.data       131576654                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.l2.prefetcher     56170623                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total           220803083                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.avgPriority_.cpu.inst::samples       818.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.cpu.data::samples      3256.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.l2.prefetcher::samples      1390.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.priorityMinLatency     0.000000017492                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.priorityMaxLatency     0.000001418485                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.numStayReadState              11292                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState                 0                       # Number of times bus staying in WRITE state
system.mem_ctrls0.readReqs                       5464                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls0.readBursts                     5464                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.bytesReadDRAM                349696                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys                 349696                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls0.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0              176                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1              237                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2              281                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3              265                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4              289                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5              286                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6              138                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7              232                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8              196                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9              224                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10             110                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11              83                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12             117                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13              70                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14              48                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15              19                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::16              51                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::17              56                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::18             123                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::19             134                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::20             131                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::21             131                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::22             132                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::23             221                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::24             273                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::25             270                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::26             223                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::27             246                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::28             248                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::29              96                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::30             177                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::31             181                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::16               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::17               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::18               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::19               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::20               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::21               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::22               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::23               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::24               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::25               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::26               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::27               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::28               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::29               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::30               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::31               0                       # Per bank write bursts
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.totGap                   1583381000                       # Total gap between requests
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6                 5464                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                   4351                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                    648                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                    210                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                    141                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                     75                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                     27                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                     10                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      1                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      1                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::32                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::33                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::34                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::35                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::36                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::37                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::38                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::39                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::40                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::41                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::42                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::43                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::44                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::45                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::46                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::47                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::48                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::49                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::50                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::51                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::52                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::53                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::54                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::55                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::56                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::57                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::58                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::59                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::60                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::61                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::62                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::63                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::64                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::65                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::66                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::67                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::68                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::69                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::70                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::71                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::72                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::73                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::74                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::75                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::76                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::77                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::78                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::79                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::80                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::81                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::82                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::83                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::84                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::85                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::86                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::87                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::88                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::89                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::90                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::91                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::92                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::93                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::94                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::95                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::96                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::97                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::98                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::99                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::100                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::101                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::102                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::103                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::104                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::105                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::106                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::107                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::108                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::109                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::110                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::111                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::112                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::113                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::114                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::115                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::116                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::117                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::118                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::119                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::120                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::121                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::122                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::123                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::124                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::125                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::126                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::127                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples         1667                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   209.430114                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean   135.979704                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev   242.163179                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127          749     44.93%     44.93% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255          491     29.45%     74.39% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383          163      9.78%     84.16% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511           90      5.40%     89.56% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639           43      2.58%     92.14% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-767           23      1.38%     93.52% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-895           13      0.78%     94.30% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-1023           14      0.84%     95.14% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151           81      4.86%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total         1667                       # Bytes accessed per row activation
system.mem_ctrls0.masterReadBytes::.cpu.inst        52352                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.cpu.data       208384                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.l2.prefetcher        88960                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadRate::.cpu.inst 33055805.665807522833                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.cpu.data 131576654.337248519063                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.l2.prefetcher 56170623.319648474455                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadAccesses::.cpu.inst          818                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.cpu.data         3256                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.l2.prefetcher         1390                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadTotalLat::.cpu.inst     27015046                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.cpu.data    126818013                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.l2.prefetcher     52599058                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadAvgLat::.cpu.inst     33025.73                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.cpu.data     38949.02                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.l2.prefetcher     37841.05                       # Per-master read average memory access latency
system.mem_ctrls0.totQLat                   110855829                       # Total ticks spent queuing
system.mem_ctrls0.totMemAccLat              206432117                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.totBusLat                  18206048                       # Total ticks spent in databus transfers
system.mem_ctrls0.avgQLat                    20288.40                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               37780.40                       # Average memory access latency per DRAM burst
system.mem_ctrls0.avgRdBW                      220.80                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                   220.80                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        1.15                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    1.15                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls0.avgRdQLen                      1.16                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls0.readRowHits                    3793                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                69.42                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls0.avgGap                    289784.22                       # Average gap between requests
system.mem_ctrls0.pageHitRate                   69.42                       # Row buffer hit rate, read and write combined
system.mem_ctrls0_0.actEnergy            2279807.712000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_0.preEnergy            3014389.761600                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_0.readEnergy           11655703.852800                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_0.refreshEnergy        275690147.812801                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_0.actBackEnergy        118481700.355200                       # Energy for active background per rank (pJ)
system.mem_ctrls0_0.preBackEnergy        5447612.083200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_0.actPowerDownEnergy   757666220.236800                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0_0.prePowerDownEnergy   83857643.520000                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0_0.selfRefreshEnergy    20896805.932800                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0_0.totalEnergy          1278990031.267200                       # Total energy per rank (pJ)
system.mem_ctrls0_0.averagePower           807.572699                       # Core power per rank (mW)
system.mem_ctrls0_0.totalIdleTime          1435734868                       # Total Idle time Per DRAM Rank
system.mem_ctrls0_0.memoryStateTime::IDLE      2697000                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::REF     69650000                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::SREF     28061800                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::PRE_PDN    174705843                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT     75459624                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT_PDN   1233171733                       # Time in different power states
system.mem_ctrls0_1.actEnergy            2931626.880000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_1.preEnergy            3897560.352000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_1.readEnergy           11327611.142400                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_1.refreshEnergy        263221749.168001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_1.actBackEnergy        112587127.128000                       # Energy for active background per rank (pJ)
system.mem_ctrls0_1.preBackEnergy        9961006.003200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_1.actPowerDownEnergy   736185152.102400                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0_1.prePowerDownEnergy   65714103.840000                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0_1.selfRefreshEnergy    61638090.897600                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0_1.totalEnergy          1267464027.513601                       # Total energy per rank (pJ)
system.mem_ctrls0_1.averagePower           800.295014                       # Core power per rank (mW)
system.mem_ctrls0_1.totalIdleTime          1433813300                       # Total Idle time Per DRAM Rank
system.mem_ctrls0_1.memoryStateTime::IDLE      9927840                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::REF     66500000                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::SREF    100847121                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::PRE_PDN    136905201                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT     71323741                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT_PDN   1198242097                       # Time in different power states
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED   1583746000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::.cpu.inst         51648                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.cpu.data        209984                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.l2.prefetcher        89344                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total            350976                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.cpu.inst        51648                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::total        51648                       # Number of instructions bytes read from this memory
system.mem_ctrls1.num_reads::.cpu.inst            807                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.cpu.data           3281                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.l2.prefetcher         1396                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total               5484                       # Number of read requests responded to by this memory
system.mem_ctrls1.bw_read::.cpu.inst         32611290                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.cpu.data        132586917                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.l2.prefetcher     56413086                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total            221611294                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.cpu.inst     32611290                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::total        32611290                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.cpu.inst        32611290                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.cpu.data       132586917                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.l2.prefetcher     56413086                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total           221611294                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.avgPriority_.cpu.inst::samples       807.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.cpu.data::samples      3281.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.l2.prefetcher::samples      1396.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.priorityMinLatency     0.000000017492                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.priorityMaxLatency     0.000001420485                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.numStayReadState              11306                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState                 0                       # Number of times bus staying in WRITE state
system.mem_ctrls1.readReqs                       5484                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls1.readBursts                     5484                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.bytesReadDRAM                350976                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys                 350976                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls1.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0              178                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1              221                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2              278                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3              260                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4              289                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5              283                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6              132                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7              232                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8              207                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9              217                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10             105                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11              85                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12             122                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13              53                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14              47                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15              28                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::16              67                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::17              68                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::18             126                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::19             136                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::20             130                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::21             133                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::22             133                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::23             215                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::24             275                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::25             268                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::26             217                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::27             256                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::28             255                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::29              89                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::30             190                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::31             189                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::16               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::17               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::18               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::19               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::20               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::21               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::22               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::23               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::24               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::25               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::26               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::27               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::28               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::29               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::30               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::31               0                       # Per bank write bursts
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.totGap                   1583626000                       # Total gap between requests
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6                 5484                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                   4388                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                    645                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                    228                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                    136                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                     68                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                     14                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      4                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      1                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::32                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::33                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::34                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::35                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::36                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::37                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::38                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::39                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::40                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::41                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::42                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::43                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::44                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::45                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::46                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::47                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::48                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::49                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::50                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::51                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::52                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::53                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::54                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::55                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::56                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::57                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::58                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::59                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::60                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::61                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::62                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::63                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::64                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::65                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::66                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::67                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::68                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::69                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::70                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::71                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::72                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::73                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::74                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::75                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::76                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::77                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::78                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::79                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::80                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::81                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::82                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::83                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::84                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::85                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::86                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::87                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::88                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::89                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::90                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::91                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::92                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::93                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::94                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::95                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::96                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::97                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::98                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::99                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::100                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::101                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::102                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::103                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::104                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::105                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::106                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::107                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::108                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::109                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::110                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::111                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::112                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::113                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::114                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::115                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::116                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::117                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::118                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::119                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::120                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::121                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::122                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::123                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::124                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::125                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::126                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::127                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples         1677                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   208.868217                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean   136.056716                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev   241.019969                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127          741     44.19%     44.19% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255          519     30.95%     75.13% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383          152      9.06%     84.20% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511           88      5.25%     89.45% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639           42      2.50%     91.95% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767           30      1.79%     93.74% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895           10      0.60%     94.34% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023           16      0.95%     95.29% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151           79      4.71%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total         1677                       # Bytes accessed per row activation
system.mem_ctrls1.masterReadBytes::.cpu.inst        51648                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.cpu.data       209984                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.l2.prefetcher        89344                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadRate::.cpu.inst 32611289.941695194691                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.cpu.data 132586917.346594721079                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.l2.prefetcher 56413086.441891565919                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadAccesses::.cpu.inst          807                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.cpu.data         3281                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.l2.prefetcher         1396                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadTotalLat::.cpu.inst     27754983                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.cpu.data    128201270                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.l2.prefetcher     50283414                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadAvgLat::.cpu.inst     34392.79                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.cpu.data     39073.84                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.l2.prefetcher     36019.64                       # Per-master read average memory access latency
system.mem_ctrls1.totQLat                   110313539                       # Total ticks spent queuing
system.mem_ctrls1.totMemAccLat              206239667                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.totBusLat                  18272688                       # Total ticks spent in databus transfers
system.mem_ctrls1.avgQLat                    20115.52                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               37607.52                       # Average memory access latency per DRAM burst
system.mem_ctrls1.avgRdBW                      221.61                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                   221.61                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        1.15                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    1.15                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls1.avgRdQLen                      1.18                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls1.readRowHits                    3800                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                69.29                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls1.avgGap                    288772.06                       # Average gap between requests
system.mem_ctrls1.pageHitRate                   69.29                       # Row buffer hit rate, read and write combined
system.mem_ctrls1_0.actEnergy            2248620.192000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_0.preEnergy            2968780.012800                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_0.readEnergy           11512689.081600                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_0.refreshEnergy        272919392.558401                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_0.actBackEnergy        116197898.241600                       # Energy for active background per rank (pJ)
system.mem_ctrls1_0.preBackEnergy        5132218.291200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_0.actPowerDownEnergy   766718341.939200                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1_0.prePowerDownEnergy   71592951.360000                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1_0.selfRefreshEnergy    28954701.484800                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1_0.totalEnergy          1278463613.918399                       # Total energy per rank (pJ)
system.mem_ctrls1_0.averagePower           807.240311                       # Core power per rank (mW)
system.mem_ctrls1_0.totalIdleTime          1438870943                       # Total Idle time Per DRAM Rank
system.mem_ctrls1_0.memoryStateTime::IDLE      2564000                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::REF     68950000                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::SREF     41792140                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::PRE_PDN    149152186                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT     73361057                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT_PDN   1247926617                       # Time in different power states
system.mem_ctrls1_1.actEnergy            3003358.176000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_1.preEnergy            3984633.508800                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_1.readEnergy           11554752.249600                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_1.refreshEnergy        261836371.540801                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_1.actBackEnergy        115682680.411200                       # Energy for active background per rank (pJ)
system.mem_ctrls1_1.preBackEnergy        9912609.369600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_1.actPowerDownEnergy   724174342.348800                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1_1.prePowerDownEnergy   70134734.880000                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1_1.selfRefreshEnergy    65537490.513600                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1_1.totalEnergy          1265820972.998400                       # Total energy per rank (pJ)
system.mem_ctrls1_1.averagePower           799.257566                       # Core power per rank (mW)
system.mem_ctrls1_1.totalIdleTime          1432355127                       # Total Idle time Per DRAM Rank
system.mem_ctrls1_1.memoryStateTime::IDLE      9927840                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::REF     66150000                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::SREF    107616960                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::PRE_PDN    146117756                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT     75252685                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT_PDN   1178680759                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED   1583746000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                  535898                       # Number of BP lookups
system.cpu.branchPred.condPredicted            535898                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             23932                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               302265                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                   12104                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect               1242                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          302265                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             237409                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            64856                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted         8486                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   1583746000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                      575796                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      192391                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          1622                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           217                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED   1583746000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   1583746000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      906153                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           598                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    65                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON      1583746000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          3167493                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles              84687                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        3066099                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      535898                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             249513                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       2878370                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                   48302                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                 6341                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles          6049                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           26                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles         7818                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                    905777                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  1776                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            3007442                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.799803                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.331684                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  1697444     56.44%     56.44% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   107825      3.59%     60.03% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   109258      3.63%     63.66% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   348708     11.59%     75.25% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   145974      4.85%     80.11% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   132957      4.42%     84.53% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                   465276     15.47%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                6                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              3007442                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.169187                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.967989                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   260487                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles               1652196                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                    899886                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                170722                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                  24151                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts                4810888                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                213868                       # Number of squashed instructions handled by decode
system.cpu.decode.decodeSquashedInstsDueToMissPID_P0AN          155                       # Number of squashed instructions handled by decode due to                Mispredicted PID
system.cpu.rename.SquashCycles                  24151                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                   393575                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                 1334629                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles          11783                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                    931057                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                312247                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                4651576                       # Number of instructions processed by rename
system.cpu.rename.SquashedInsts                 72648                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents                  1639                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 168643                       # Number of times rename has blocked due to IQ full
system.cpu.rename.SQFullEvents                  98447                       # Number of times rename has blocked due to SQ full
system.cpu.rename.FullRegisterEvents            14071                       # Number of times there has been no free registers
system.cpu.rename.RenamedOperands             6275005                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              12165178                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups          7320700                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups            189506                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps               4613290                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                  1661715                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                301                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts            287                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                    502040                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads               631040                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              214154                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads             11524                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             5211                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                    4578102                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 504                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                   4147840                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued              7089                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined         1230289                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined      1889543                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            295                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       3007442                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.379192                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.863905                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1683405     55.97%     55.97% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              229094      7.62%     63.59% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              283293      9.42%     73.01% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              302746     10.07%     83.08% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              232969      7.75%     90.82% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              143564      4.77%     95.60% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              132371      4.40%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            6                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         3007442                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                     304      0.51%      0.51% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                    31      0.05%      0.56% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      0.56% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      0.56% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      0.56% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%      0.56% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      0.56% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%      0.56% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      0.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      9      0.02%      0.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      0.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                    265      0.45%      1.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%      1.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                    289      0.49%      1.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                    34      0.06%      1.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%      1.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      1.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                   35      0.06%      1.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      1.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      1.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%      1.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%      1.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%      1.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%      1.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%      1.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%      1.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%      1.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%      1.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%      1.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%      1.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%      1.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%      1.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%      1.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%      1.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%      1.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%      1.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%      1.63% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  40207     67.62%     69.24% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 11611     19.53%     88.77% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead              2351      3.95%     92.72% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite             4326      7.28%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass             27310      0.66%      0.66% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               3233834     77.96%     78.62% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                  281      0.01%     78.63% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 35163      0.85%     79.48% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                4067      0.10%     79.58% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     79.58% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                 287      0.01%     79.58% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     79.58% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     79.58% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     79.58% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     79.58% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     79.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 7270      0.18%     79.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     79.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                17960      0.43%     80.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     80.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                14737      0.36%     80.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                7516      0.18%     80.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     80.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     80.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               1191      0.03%     80.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     80.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     80.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     80.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     80.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     80.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     80.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     80.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     80.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     80.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     80.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     80.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     80.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     80.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     80.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     80.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     80.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     80.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     80.76% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               571267     13.77%     94.53% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              183220      4.42%     98.95% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           28454      0.69%     99.63% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          15283      0.37%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                4147840                       # Type of FU issued
system.cpu.iq.rate                           1.309502                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                       59462                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.014336                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads           11165999                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           5626211                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      3960201                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads              203674                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes             182745                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses        90608                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                4074896                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                  105096                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads            67946                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads       172531                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           26                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           64                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores        60296                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            7                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked         12037                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.lsqStoreCapabilityCyclesStalled            0                       # Total number of cycles the iew stalled              due to capability check for stores
system.cpu.iew.lsq.thread0.lsqLoadCapabilityCyclesStalled            0                       # Total number of cycles the iew stalled              due to capability check for loads
system.cpu.iew.lsq.thread0.lsqStoreCapabilityMissed            0                       # number of Store at commit without capability check
system.cpu.iew.lsq.thread0.lsqLoadCapabilityMissed            0                       # number of Loads at commit without capability check
system.cpu.iew.lsq.thread0.lsqCommitedLoads       458509                       # number of commited loads
system.cpu.iew.lsq.thread0.lsqCommitedStores       153858                       # number of commited stores
system.cpu.iew.lsq.thread0.numOfCapabilityCehckedLoads            0                       # Total number of capabilities checked for the loads
system.cpu.iew.lsq.thread0.numOfCapabilityCehckedStores            0                       # Total number of capabilities checked for the stores
system.cpu.iew.lsq.thread0.lsqCapabilityCacheMiss            0                       # Total number of capability cache misses
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                  24151                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                 1091300                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                 26436                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts             4578606                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispSquashedInstsDueToMissPID            0                       # Number of squashed instructions skipped by dispatch              Due to PID Missprediction
system.cpu.iew.iewDispLoadInsts                631040                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               214154                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                353                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                  10928                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQCapabilityBlockEvent            0                       # number of times the IEW blocked due to a capability check
system.cpu.iew.iewLSQFullEvents                  5083                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             64                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect           8315                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect        18859                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                27174                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts               4087128                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                575529                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             60711                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecSquashedInstsDueToMissPID           28                       # Number of squashed instructions skipped in execute              Due to Misspredicted PID
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                       767915                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   362737                       # Number of branches executed
system.cpu.iew.exec_stores                     192386                       # Number of stores executed
system.cpu.iew.exec_rate                     1.290335                       # Inst execution rate
system.cpu.iew.wb_sent                        4058654                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                       4050809                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   3256276                       # num instructions producing a value
system.cpu.iew.wb_consumers                   5884024                       # num instructions consuming a value
system.cpu.iew.wb_rate                       1.278869                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.553410                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts         1158641                       # The number of squashed insts skipped by commit
system.cpu.commit.commitSquashedInstsDueToMissPID          191                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             209                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             24082                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      2789001                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.200543                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.041681                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      1859640     66.68%     66.68% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       214638      7.70%     74.37% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        89206      3.20%     77.57% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       210494      7.55%     85.12% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        34398      1.23%     86.35% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        97558      3.50%     89.85% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6       283067     10.15%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            6                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      2789001                       # Number of insts commited each cycle
system.cpu.commit.committedInsts              1939415                       # Number of instructions committed
system.cpu.commit.committedOps                3348316                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                         612367                       # Number of memory references committed
system.cpu.commit.loads                        458509                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                     321902                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                      65947                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   3296160                       # Number of committed integer instructions.
system.cpu.commit.function_calls                 7806                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass        19064      0.57%      0.57% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          2644098     78.97%     79.54% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult             157      0.00%     79.54% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv            34064      1.02%     80.56% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           2304      0.07%     80.63% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     80.63% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt            256      0.01%     80.64% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     80.64% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     80.64% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     80.64% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     80.64% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     80.64% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd            6134      0.18%     80.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     80.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           10482      0.31%     81.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     81.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt           11892      0.36%     81.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc           6484      0.19%     81.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     81.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     81.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift          1014      0.03%     81.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     81.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     81.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     81.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     81.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     81.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     81.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     81.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     81.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     81.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     81.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     81.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     81.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     81.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     81.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     81.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     81.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     81.71% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          441745     13.19%     94.90% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         144017      4.30%     99.21% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead        16764      0.50%     99.71% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite         9841      0.29%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           3348316                       # Class of committed instruction
system.cpu.commit.bw_lim_events                283067                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                      7012891                       # The number of ROB reads
system.cpu.rob.rob_writes                     9233034                       # The number of ROB writes
system.cpu.timesIdled                            1365                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                          160051                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                     1939415                       # Number of Instructions Simulated
system.cpu.committedOps                       3348316                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.633221                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.633221                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.612287                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.612287                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                  9827708                       # number of integer regfile reads
system.cpu.int_regfile_writes                 3488505                       # number of integer regfile writes
system.cpu.fp_regfile_reads                    128531                       # number of floating regfile reads
system.cpu.fp_regfile_writes                    69202                       # number of floating regfile writes
system.cpu.cc_regfile_reads                   2288557                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  1857640                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 1555150                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    144                       # number of misc regfile writes
system.cpu.numOutStandingCapabilityCacheAccesses            0                       # Number of R/W Accesses to Capability Cache in Shadow Memory
system.cpu.numOutStandingWriteAliasCacheAccesses            0                       # Number of Write Accesses to Alias Table in Shadow Memory
system.cpu.numOutStandingReadAliasCacheAccesses            0                       # Number of Read Accesses to Alias Table in Shadow Memory
system.cpu.numOfAliasTableAccess                  129                       # Number of Checkes for PID Misprediction
system.cpu.LVPTMissPredictPmAn                      1                       # LVPT Mispredicted PmAn PIDs
system.cpu.LVPTMissPredictP0An                     13                       # LVPT Mispredicted P0An PIDs
system.cpu.LVPTMissPredictPnA0                      1                       # LVPT Mispredicted PnA0 PIDs
system.cpu.LVPTMissPredict                         15                       # LVPT Mispredicted PIDs
system.cpu.LVPTAccuracy                      0.116279                       # Overall LVPT Accuracy
system.cpu.numAliasCacheMisses                      0                       # Number of AliasCache Misses
system.cpu.numAliasCacheAccesses                    0                       # Number of Alias Cache Accesses
system.cpu.numCapabilityCacheMisses                 0                       # Number of Capability Cache Accesses
system.cpu.numCapabilityCacheAccesses               0                       # Number of Capability Cache Misses
system.cpu.overallCapabilityCacheMissRate          nan                       # Overall CapabilityCache Miss Rate
system.cpu.overallAliasCacheMissRate              nan                       # Overall AliasCache Miss Rate
system.cpu.numOfCapabilityCheckMicroops             0                       # number of injected capability check microops
system.cpu.numOfCapabilityFreeMicroops              2                       # number of injected capability free microops
system.cpu.numOfCapabilityGenMicroops               4                       # number of injected capability gen microops
system.cpu.LVPTMissPredictPNA0LowConfidence            1                      
system.cpu.LVPTMissPredictPMANLowConfidence            1                      
system.cpu.LVPTMissPredictP0ANLowConfidence           13                      
system.cpu.LVPTMissPredictP0ANPointerLowConfidence           13                      
system.cpu.LVPTMissPredictPMANPointerLowConfidence            1                      
system.cpu.LVPTMissPredictPNA0PointerLowConfidence            1                      
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   1583746000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           969.896652                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              619352                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             13815                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             44.831849                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            220500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   969.896652                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.947165                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.947165                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          682                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          278                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1314147                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1314147                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   1583746000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data       453662                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          453662                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data       151875                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         151875                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data       605537                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           605537                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       605537                       # number of overall hits
system.cpu.dcache.overall_hits::total          605537                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data        42642                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         42642                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data         1987                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         1987                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data        44629                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          44629                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        44629                       # number of overall misses
system.cpu.dcache.overall_misses::total         44629                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3169814500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3169814500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    101703894                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    101703894                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data   3271518394                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   3271518394                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   3271518394                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   3271518394                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       496304                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       496304                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data       153862                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       153862                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data       650166                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       650166                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       650166                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       650166                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.085919                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.085919                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.012914                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.012914                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.068642                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.068642                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.068642                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.068642                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 74335.502556                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 74335.502556                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 51184.647207                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 51184.647207                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 73304.765825                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 73304.765825                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 73304.765825                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 73304.765825                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          298                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets       384807                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                12                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets            2691                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    24.833333                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   142.997770                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        12791                       # number of writebacks
system.cpu.dcache.writebacks::total             12791                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        30809                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        30809                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            5                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            5                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data        30814                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        30814                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        30814                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        30814                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        11833                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        11833                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1982                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1982                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data        13815                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        13815                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        13815                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        13815                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    833604500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    833604500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     97653394                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     97653394                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    931257894                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    931257894                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    931257894                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    931257894                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.023842                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.023842                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.012882                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.012882                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.021248                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.021248                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.021248                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.021248                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 70447.435139                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 70447.435139                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 49270.128153                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 49270.128153                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 67409.185233                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 67409.185233                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 67409.185233                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 67409.185233                       # average overall mshr miss latency
system.cpu.dcache.replacements                  12791                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   1583746000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED   1583746000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   1583746000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           486.889782                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              905058                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2291                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            395.049323                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            105500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   486.889782                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.950957                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.950957                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          123                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           51                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           81                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1813715                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1813715                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   1583746000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst       902767                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          902767                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst       902767                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           902767                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       902767                       # number of overall hits
system.cpu.icache.overall_hits::total          902767                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst         2945                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2945                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst         2945                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2945                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         2945                       # number of overall misses
system.cpu.icache.overall_misses::total          2945                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    234299933                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    234299933                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst    234299933                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    234299933                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    234299933                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    234299933                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       905712                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       905712                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst       905712                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       905712                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       905712                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       905712                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.003252                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.003252                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.003252                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.003252                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.003252                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.003252                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 79558.551104                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 79558.551104                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 79558.551104                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 79558.551104                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 79558.551104                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 79558.551104                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs        89369                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets           77                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs               809                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs   110.468480                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets           77                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         1780                       # number of writebacks
system.cpu.icache.writebacks::total              1780                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          653                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          653                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          653                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          653                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          653                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          653                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2292                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2292                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst         2292                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2292                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2292                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2292                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    190737940                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    190737940                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    190737940                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    190737940                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    190737940                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    190737940                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.002531                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.002531                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.002531                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.002531                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.002531                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.002531                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 83218.996510                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 83218.996510                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 83218.996510                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 83218.996510                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 83218.996510                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 83218.996510                       # average overall mshr miss latency
system.cpu.icache.replacements                   1780                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   1583746000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED   1583746000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED   1583746000                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.num_hwpf_issued            16935                       # number of hwpf issued
system.l2.prefetcher.pfIdentified               17010                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit                   68                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                  3286                       # number of prefetches not generated due to page crossing
system.l2.tags.pwrStateResidencyTicks::UNDEFINED   1583746000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4699.635599                       # Cycle average of tags in use
system.l2.tags.total_refs                       25252                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     17339                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.456370                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                   2204000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks    4534.424197                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher   165.211402                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.138380                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.005042                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.143421                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022           195                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          9212                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1           12                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2           92                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3           91                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          186                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1131                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         5186                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2709                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.005951                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.281128                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    262627                       # Number of tag accesses
system.l2.tags.data_accesses                   262627                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED   1583746000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::.writebacks         2679                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total             2679                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::.writebacks        11878                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            11878                       # number of WritebackClean hits
system.l2.ReadExReq_hits::.cpu.data              1395                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1395                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::.cpu.inst            663                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                663                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::.cpu.data          5851                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              5851                       # number of ReadSharedReq hits
system.l2.demand_hits::.cpu.inst                  663                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                 7246                       # number of demand (read+write) hits
system.l2.demand_hits::total                     7909                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 663                       # number of overall hits
system.l2.overall_hits::.cpu.data                7246                       # number of overall hits
system.l2.overall_hits::total                    7909                       # number of overall hits
system.l2.ReadExReq_misses::.cpu.data             588                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 588                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::.cpu.inst         1626                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1626                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::.cpu.data         5981                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            5981                       # number of ReadSharedReq misses
system.l2.demand_misses::.cpu.inst               1626                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               6569                       # number of demand (read+write) misses
system.l2.demand_misses::total                   8195                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1626                       # number of overall misses
system.l2.overall_misses::.cpu.data              6569                       # number of overall misses
system.l2.overall_misses::total                  8195                       # number of overall misses
system.l2.ReadExReq_miss_latency::.cpu.data     62528000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      62528000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu.inst    173994000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    173994000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu.data    677692500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    677692500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::.cpu.inst    173994000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    740220500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        914214500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    173994000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    740220500                       # number of overall miss cycles
system.l2.overall_miss_latency::total       914214500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::.writebacks         2679                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total         2679                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::.writebacks        11878                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        11878                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu.data          1983                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              1983                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu.inst         2289                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           2289                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu.data        11832                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         11832                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::.cpu.inst             2289                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            13815                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                16104                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            2289                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           13815                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               16104                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::.cpu.data     0.296520                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.296520                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.710354                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.710354                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.505494                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.505494                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::.cpu.inst        0.710354                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.475498                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.508880                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.710354                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.475498                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.508880                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 106340.136054                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 106340.136054                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 107007.380074                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 107007.380074                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 113307.557265                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 113307.557265                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::.cpu.inst 107007.380074                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 112683.894048                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 111557.596095                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 107007.380074                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 112683.894048                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 111557.596095                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.ReadExReq_mshr_hits::.cpu.data            4                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total                4                       # number of ReadExReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu.data           28                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total           28                       # number of ReadSharedReq MSHR hits
system.l2.demand_mshr_hits::.cpu.data              32                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  32                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data             32                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 32                       # number of overall MSHR hits
system.l2.HardPFReq_mshr_misses::.l2.prefetcher         3211                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total           3211                       # number of HardPFReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu.data          584                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            584                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1626                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1626                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu.data         5953                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         5953                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::.cpu.inst          1626                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          6537                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              8163                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1626                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         6537                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher         3211                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            11374                       # number of overall MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher    200556596                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total    200556596                       # number of HardPFReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu.data     49224000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     49224000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    139869000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    139869000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    550215000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    550215000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.inst    139869000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    599439000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    739308000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    139869000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    599439000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher    200556596                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    939864596                       # number of overall MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.294503                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.294503                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.710354                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.710354                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.503127                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.503127                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::.cpu.inst     0.710354                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.473181                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.506893                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.710354                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.473181                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.706284                       # mshr miss rate for overall accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 62459.232638                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 62459.232638                       # average HardPFReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 84287.671233                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 84287.671233                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 86020.295203                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 86020.295203                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 92426.507643                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 92426.507643                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 86020.295203                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 91699.403396                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 90568.173466                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 86020.295203                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 91699.403396                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 62459.232638                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 82632.723404                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.membus.snoop_filter.tot_requests         10948                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests           15                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED   1583746000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              10364                       # Transaction distribution
system.membus.trans_dist::ReadExReq               584                       # Transaction distribution
system.membus.trans_dist::ReadExResp              584                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          10364                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls0.port        10928                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls1.port        10968                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        21896                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  21896                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls0.port       349696                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls1.port       350976                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total       700672                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  700672                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             10948                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   10948    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               10948                       # Request fanout histogram
system.membus.reqLayer2.occupancy             7302175                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.5                       # Layer utilization (%)
system.membus.reqLayer3.occupancy             7319623                       # Layer occupancy (ticks)
system.membus.reqLayer3.utilization               0.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy           58739358                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.7                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests        30678                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests        14576                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests           14                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops            425                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops          425                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED   1583746000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             14123                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty         2679                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        11892                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq             3875                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             1983                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            1983                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          2292                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        11832                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         6360                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        40421                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 46781                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       260352                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      1702784                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                1963136                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                            3878                       # Total snoops (count)
system.tol2bus.snoopTraffic                       192                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            19982                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.022220                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.147402                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  19538     97.78%     97.78% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    444      2.22%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              19982                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           29910000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           3436500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          20723997                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.3                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
