// Seed: 86900361
module module_0 (
    output tri0 id_0,
    input tri0 id_1,
    input supply0 id_2,
    output wire id_3,
    output wand id_4,
    input wire id_5
    , id_7
);
  tri0 id_8;
  final id_3 = (id_8);
  always id_7 <= 1;
endmodule
module module_1 (
    output uwire id_0,
    input uwire id_1,
    input wire id_2,
    input wand id_3,
    input supply1 id_4,
    inout supply1 id_5,
    output supply1 id_6
    , id_12,
    input tri0 id_7,
    output wor id_8,
    input tri1 id_9,
    input uwire id_10
);
  assign id_6 = (1'd0);
  assign id_8 = 1;
  wire id_13;
  module_0(
      id_0, id_5, id_1, id_5, id_8, id_9
  );
endmodule
