module wideexpr_00890(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = ({($signed(s0))&({6'sb011110,3'sb100}),(ctrl[4]?(ctrl[1]?+((+(1'sb1))^~(3'sb010)):(+($signed(s1)))>>((ctrl[2]?+(s6):s3))):s2),$signed(s5),+({(4'sb0011)-(s4)})})-({4{(((((ctrl[7]?u5:s6))==($signed(s0)))|(5'b00100))>>>(^($signed(s0))))<<<(($unsigned(s0))&((ctrl[5]?u4:(ctrl[4]?{2'sb00,s5}:+(1'sb0)))))}});
  assign y1 = (ctrl[6]?u6:5'sb10000);
  assign y2 = {4{&(s4)}};
  assign y3 = ((-(^((s5)|(s7))))&((ctrl[4]?(s7)<<<(s7):(ctrl[6]?(ctrl[1]?s0:4'sb1001):(4'sb1110)<<<(s0)))))>=(s2);
  assign y4 = ~|((((1'sb1)<<(6'sb110101))-(((ctrl[2]?$signed((ctrl[4]?s4:1'sb0)):(s1)&((s7)<<<(1'sb1))))-(+(-((ctrl[3]?s3:s4))))))<<<(s4));
  assign y5 = {s1};
  assign y6 = ($signed({s7,$signed((s6)>(3'sb110)),u6,{2{&(6'sb011010)}}}))<<((ctrl[6]?s2:($signed((2'sb00)<(6'sb011011)))>>((ctrl[6]?(5'sb00101)>=(s7):{3{s2}}))));
  assign y7 = ((1'sb0)|(($signed(((5'sb11011)+(3'sb000))<<<((ctrl[1]?s6:u5))))^~((s1)>>>(s0))))-($signed(((&(^(s4)))<<<(3'sb101))-({{(s5)^(5'sb10010)},(s1)>>>(&(s3)),{3{-(1'sb0)}}})));
endmodule
