$comment
	File created using the following command:
		vcd file led_blink_timer.msim.vcd -direction
$end
$date
	Mon Apr 15 14:54:10 2024
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module led_blink_timer_vlg_vec_tst $end
$var reg 1 ! clk $end
$var wire 1 " led [7] $end
$var wire 1 # led [6] $end
$var wire 1 $ led [5] $end
$var wire 1 % led [4] $end
$var wire 1 & led [3] $end
$var wire 1 ' led [2] $end
$var wire 1 ( led [1] $end
$var wire 1 ) led [0] $end

$scope module i1 $end
$var wire 1 * gnd $end
$var wire 1 + vcc $end
$var wire 1 , unknown $end
$var tri1 1 - devclrn $end
$var tri1 1 . devpor $end
$var tri1 1 / devoe $end
$var wire 1 0 ~QUARTUS_CREATED_GND~I_combout $end
$var wire 1 1 clk~input_o $end
$var wire 1 2 clk~inputCLKENA0_outclk $end
$var wire 1 3 timer_0_5s|cnt[2]~0_combout $end
$var wire 1 4 timer_0_5s|cnt~2_combout $end
$var wire 1 5 timer_0_5s|cnt[2]~DUPLICATE_q $end
$var wire 1 6 timer_0_5s|cnt~1_combout $end
$var wire 1 7 timer_0_5s|cnt[1]~DUPLICATE_q $end
$var wire 1 8 timer_0_5s|slow_clk~0_combout $end
$var wire 1 9 timer_0_5s|slow_clk~q $end
$var wire 1 : timer_0_5s|cnt [2] $end
$var wire 1 ; timer_0_5s|cnt [1] $end
$var wire 1 < timer_0_5s|cnt [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
1)
1(
1'
1&
1%
1$
1#
1"
0*
1+
x,
1-
1.
1/
00
01
02
13
14
05
16
07
08
09
0<
0;
0:
$end
#2000
1!
11
12
17
15
1<
1:
1;
04
#4000
0!
01
02
#6000
1!
11
12
0<
06
14
#8000
0!
01
02
#10000
1!
11
12
07
1<
0;
04
#12000
0!
01
02
#14000
1!
11
12
0<
18
03
#16000
0!
01
02
#18000
1!
11
12
19
05
0:
0"
0#
0$
0%
0&
0'
0(
0)
14
13
16
#20000
0!
01
02
#22000
1!
11
12
17
15
1<
1:
1;
04
#24000
0!
01
02
#26000
1!
11
12
0<
06
14
#28000
0!
01
02
#30000
1!
11
12
07
1<
0;
04
#32000
0!
01
02
#34000
1!
11
12
0<
08
03
#36000
0!
01
02
#38000
1!
11
12
09
05
0:
1"
1#
1$
1%
1&
1'
1(
1)
14
13
16
#40000
0!
01
02
#42000
1!
11
12
17
15
1<
1:
1;
04
#44000
0!
01
02
#46000
1!
11
12
0<
06
14
#48000
0!
01
02
#50000
1!
11
12
07
1<
0;
04
#52000
0!
01
02
#54000
1!
11
12
0<
18
03
#56000
0!
01
02
#58000
1!
11
12
19
05
0:
0"
0#
0$
0%
0&
0'
0(
0)
14
13
16
#60000
0!
01
02
#62000
1!
11
12
17
15
1<
1:
1;
04
#64000
0!
01
02
#66000
1!
11
12
0<
06
14
#68000
0!
01
02
#70000
1!
11
12
07
1<
0;
04
#72000
0!
01
02
#74000
1!
11
12
0<
08
03
#76000
0!
01
02
#78000
1!
11
12
09
05
0:
1"
1#
1$
1%
1&
1'
1(
1)
14
13
16
#80000
0!
01
02
#82000
1!
11
12
17
15
1<
1:
1;
04
#84000
0!
01
02
#86000
1!
11
12
0<
06
14
#88000
0!
01
02
#90000
1!
11
12
07
1<
0;
04
#92000
0!
01
02
#94000
1!
11
12
0<
18
03
#96000
0!
01
02
#98000
1!
11
12
19
05
0:
0"
0#
0$
0%
0&
0'
0(
0)
14
13
16
#100000
