US  	US  	 PRP	O
20070002941  	20070002941  	 CD	O
A1  	A1  	 CD	O
20070104  	20070104  	 CD	O
US  	US  	 NNP	O
11169569  	11169569  	 CD	O
20050630  	20050630  	 CD	O
11  	11  	 CD	O
20060101  	20060101  	 CD	O
A  	A  	 DT	O
H  	H  	 NNP	O
03  	03  	 CD	O
K  	K  	 NNP	O
5  	5  	 CD	O
159  	159  	 CD	O
F  	F  	 NN	O
I  	I  	 PRP	O
20070104  	20070104  	 CD	O
US  	US  	 NNP	O
B  	B  	 NNP	B-NP
H  	H  	 NNP	I-NP
20060101  	20060101  	 CD	O
A  	A  	 DT	O
H  	H  	 NNP	O
03  	03  	 CD	O
H  	H  	 NNP	O
7  	7  	 CD	O
40  	40  	 CD	O
L  	L  	 NNP	O
I  	I  	 NNP	O
20070104  	20070104  	 CD	O
US  	US  	 NNP	O
B  	B  	 NNP	B-NP
H  	H  	 NNP	I-NP
20060101  	20060101  	 CD	O
A  	A  	 DT	O
H  	H  	 NNP	O
03  	03  	 CD	O
H  	H  	 NNP	O
7  	7  	 CD	O
30  	30  	 CD	O
L  	L  	 NNP	O
I  	I  	 NNP	O
20070104  	20070104  	 CD	O
US  	US  	 NNP	O
B  	B  	 NNP	B-NP
H  	H  	 NNP	I-NP
US  	US  	 NNP	O
375229000  	375229000  	 CD	O
375348000  	375348000  	 CD	O
375350000  	375350000  	 CD	O
System  	System  	 NNP	O
and  	and  	 CC	O
method  	method  	 NN	O
for  	for  	 IN	O
performing  	performing  	 VBG	O
adaptive  	adaptive  	 JJ	B-NP
phase  	phase  	 NN	I-NP
equalization  	equalization  	 VBD	I-NP
Low  	Low  	 NNP	O
Timothy  	Timothy  	 NNP	B-NP
D 	D 	 NNP	I-NP
.  	.  	 .	I-NP
Beaverton  	Beaverton  	 NNP	O
OR  	OR  	 NNP	O
US  	US  	 NNP	O
Hillsboro  	Hillsboro  	 NNP	B-NP
OR  	OR  	 NNP	O
US  	US  	 NNP	O
P.O.  	P.O.  	 NNP	B-NP
BOX  	BOX  	 NNP	O
221200  	221200  	 CD	O
CHANTILLY  	CHANTILLY  	 NNP	O
VA  	VA  	 NNP	B-NP
20153  	20153  	 CD	O
US  	US  	 NNP	O
An  	An  	 DT	O
equalization  	equalization  	 JJ	B-NP
circuit  	circuit  	 NN	I-NP
includes  	includes  	 VBZ	O
a  	a  	 DT	O
detector  	detector  	 NN	O
to  	to  	 TO	O
detect  	detect  	 VB	O
at  	at  	 IN	O
least  	least  	 JJS	O
one  	one  	 CD	O
bit  	bit  	 NN	O
pattern  	pattern  	 NN	O
on  	on  	 IN	O
a  	a  	 DT	O
signal  	signal  	 NN	B-NP
line  	line  	 NN	I-NP
and  	and  	 CC	O
a  	a  	 DT	O
transmit  	transmit  	 NN	O
offset  	offset  	 VBN	O
circuit  	circuit  	 NN	O
to  	to  	 TO	O
determine  	determine  	 VB	O
a  	a  	 DT	O
phase-shift  	phase-shift  	 JJ	B-NP
setting  	setting  	 VBG	O
corresponding  	corresponding  	 JJ	O
to  	to  	 TO	O
the  	the  	 DT	O
bit  	bit  	 NN	O
pattern  	pattern  	 NN	O
detected  	detected  	 VBD	O
by  	by  	 IN	O
the  	the  	 DT	O
detector 	detector 	 NN	O
.  	.  	 .	O
The  	The  	 DT	O
phase-shift  	phase-shift  	 JJ	B-NP
setting  	setting  	 NN	I-NP
controls  	controls  	 VBZ	O
a  	a  	 DT	O
delay  	delay  	 NN	O
in  	in  	 IN	O
transmission  	transmission  	 NN	B-NP
of  	of  	 IN	O
data  	data  	 NNS	O
on  	on  	 IN	O
the  	the  	 DT	O
signal  	signal  	 NN	B-NP
line  	line  	 NN	I-NP
that  	that  	 IN	O
suppresses  	suppresses  	 JJ	O
noise  	noise  	 NN	O
including  	including  	 VBG	O
but  	but  	 CC	O
not  	not  	 RB	O
limited  	limited  	 VBN	O
to  	to  	 TO	O
inter-symbol  	inter-symbol  	 JJ	B-NP
interference 	interference 	 NN	I-NP
.  	.  	 .	O
This  	This  	 DT	O
invention  	invention  	 NN	O
relates  	relates  	 VBZ	O
in  	in  	 IN	O
at  	at  	 IN	O
least  	least  	 JJS	O
some  	some  	 DT	O
of  	of  	 IN	O
its  	its  	 PRP$	O
embodiments  	embodiments  	 NN	O
to  	to  	 TO	O
an  	an  	 DT	O
equalization  	equalization  	 JJ	B-NP
circuit  	circuit  	 NN	I-NP
for  	for  	 IN	O
suppressing  	suppressing  	 JJ	O
noise  	noise  	 NN	O
on  	on  	 IN	O
data  	data  	 NN	O
lines 	lines 	 NNS	O
.  	.  	 .	O
Buffer  	Buffer  	 JJ	B-NP
circuits  	circuits  	 NNS	I-NP
( 	( 	 -LRB-	O
e.g. 	e.g. 	 NNP	O
,  	,  	 ,	O
input 	input 	 CD	B-NP
/ 	/ 	 CD	I-NP
output  	output  	 NN	I-NP
( 	( 	 -LRB-	O
I 	I 	 NNP	B-NP
/ 	/ 	 NNP	I-NP
O 	O 	 NNP	I-NP
)  	)  	 -RRB-	O
buffers 	buffers 	 NN	O
)  	)  	 -RRB-	O
are  	are  	 VBP	O
widely  	widely  	 RB	O
used  	used  	 VBN	O
to  	to  	 TO	O
facilitate  	facilitate  	 VB	O
the  	the  	 DT	O
transfer  	transfer  	 NN	O
of  	of  	 IN	O
data  	data  	 NNS	O
from  	from  	 IN	O
one  	one  	 CD	O
component  	component  	 NN	O
to  	to  	 TO	O
another  	another  	 DT	O
within  	within  	 IN	O
a  	a  	 DT	O
system 	system 	 NN	O
.  	.  	 .	O
For  	For  	 IN	O
example 	example 	 NN	O
,  	,  	 ,	O
a  	a  	 DT	O
microprocessor  	microprocessor  	 NN	O
may  	may  	 MD	O
use  	use  	 VB	O
a  	a  	 DT	O
buffer  	buffer  	 NN	B-NP
( 	( 	 -LRB-	O
driver 	driver 	 NN	O
)  	)  	 -RRB-	O
to  	to  	 TO	O
transmit  	transmit  	 VB	O
data  	data  	 NNS	O
to  	to  	 TO	O
and  	and  	 CC	O
receive  	receive  	 VB	O
data  	data  	 NNS	O
from  	from  	 IN	O
other  	other  	 JJ	O
components  	components  	 NNS	O
( 	( 	 -LRB-	O
such  	such  	 JJ	O
as  	as  	 IN	O
a  	a  	 DT	O
memory  	memory  	 NN	B-NP
or  	or  	 CC	O
chipset 	chipset 	 CD	B-NP
)  	)  	 -RRB-	O
via  	via  	 IN	O
buses 	buses 	 NNS	O
.  	.  	 .	O
The  	The  	 DT	O
performance  	performance  	 NN	O
of  	of  	 IN	O
a  	a  	 DT	O
bus  	bus  	 NN	B-NP
buffer  	buffer  	 NN	I-NP
is  	is  	 VBZ	O
typically  	typically  	 RB	O
characterized  	characterized  	 VBN	O
by  	by  	 IN	O
the  	the  	 DT	O
amount  	amount  	 NN	O
of  	of  	 IN	O
delay  	delay  	 NN	O
between  	between  	 IN	O
the  	the  	 DT	O
time  	time  	 NN	O
a  	a  	 DT	O
clock  	clock  	 NN	O
signal  	signal  	 NN	O
is  	is  	 VBZ	O
applied  	applied  	 VBN	O
to  	to  	 TO	O
an  	an  	 DT	O
input  	input  	 NN	O
of  	of  	 IN	O
the  	the  	 DT	O
buffer  	buffer  	 NN	B-NP
and  	and  	 CC	O
the  	the  	 DT	O
time  	time  	 NN	O
valid  	valid  	 JJ	O
data  	data  	 NN	O
is  	is  	 VBZ	O
provided  	provided  	 VBN	O
at  	at  	 IN	O
an  	an  	 DT	O
output  	output  	 NN	B-NP
of  	of  	 IN	I-NP
the  	the  	 DT	I-NP
buffer 	buffer 	 NN	I-NP
.  	.  	 .	O
This  	This  	 DT	O
delay  	delay  	 NN	B-NP
time  	time  	 NN	I-NP
is  	is  	 VBZ	O
referred  	referred  	 VBN	O
to  	to  	 TO	O
as  	as  	 IN	O
time  	time  	 NN	O
from  	from  	 IN	O
clock  	clock  	 NN	O
to  	to  	 TO	O
output 	output 	 NN	B-NP
,  	,  	 ,	O
or  	or  	 CC	O
TCO 	TCO 	 NNP	B-NP
.  	.  	 .	O
Generally  	Generally  	 RB	O
speaking 	speaking 	 VBG	O
,  	,  	 ,	O
if  	if  	 IN	O
TCO  	TCO  	 NNP	B-NP
is  	is  	 VBZ	O
too  	too  	 RB	O
long 	long 	 RB	O
,  	,  	 ,	O
the  	the  	 DT	O
system  	system  	 NN	B-NP
operating  	operating  	 NN	I-NP
frequency  	frequency  	 NN	I-NP
may  	may  	 MD	O
be  	be  	 VB	O
reduced  	reduced  	 VBN	O
to  	to  	 TO	O
allow  	allow  	 VB	O
time  	time  	 NN	O
for  	for  	 IN	O
the  	the  	 DT	O
output  	output  	 NN	B-NP
to  	to  	 TO	O
arrive  	arrive  	 VB	O
at  	at  	 IN	O
a  	a  	 DT	O
receiving  	receiving  	 VBG	B-NP
end  	end  	 NN	I-NP
of  	of  	 IN	O
the  	the  	 DT	O
bus 	bus 	 NN	O
.  	.  	 .	O
On  	On  	 IN	O
the  	the  	 DT	O
other  	other  	 JJ	O
hand 	hand 	 NN	O
,  	,  	 ,	O
if  	if  	 IN	O
the  	the  	 DT	O
delay  	delay  	 NN	O
is  	is  	 VBZ	O
too  	too  	 RB	O
short 	short 	 JJ	O
,  	,  	 ,	O
the  	the  	 DT	O
output  	output  	 NN	B-NP
may  	may  	 MD	O
arrive  	arrive  	 VB	O
too  	too  	 RB	O
quickly 	quickly 	 RB	O
.  	.  	 .	O
TCO  	TCO  	 NNP	B-NP
variations 	variations 	 NNS	I-NP
,  	,  	 ,	O
therefore 	therefore 	 RB	O
,  	,  	 ,	O
must  	must  	 MD	O
be  	be  	 VB	O
controlled  	controlled  	 VBN	O
to  	to  	 TO	O
remain  	remain  	 VB	O
between  	between  	 IN	O
two  	two  	 CD	O
limits 	limits 	 NNS	O
,  	,  	 ,	O
i.e. 	i.e. 	 FW	O
,  	,  	 ,	O
within  	within  	 IN	O
a  	a  	 DT	O
TCO  	TCO  	 NNP	B-NP
window 	window 	 NN	I-NP
.  	.  	 .	O
The  	The  	 DT	O
size  	size  	 NN	O
of  	of  	 IN	O
the  	the  	 DT	O
TCO  	TCO  	 NNP	B-NP
window  	window  	 NN	I-NP
may  	may  	 MD	O
be  	be  	 VB	O
limited  	limited  	 VBN	O
by  	by  	 IN	O
the  	the  	 DT	O
presence  	presence  	 NN	O
of  	of  	 IN	O
noise 	noise 	 NN	O
,  	,  	 ,	O
and  	and  	 CC	O
especially  	especially  	 RB	O
inter-symbol  	inter-symbol  	 JJ	B-NP
interference  	interference  	 NN	I-NP
( 	( 	 -LRB-	O
ISI 	ISI 	 NNP	B-NP
) 	) 	 -RRB-	O
.  	.  	 .	O
As  	As  	 IN	O
the  	the  	 DT	O
front-side  	front-side  	 JJ	B-NP
buses  	buses  	 NNS	O
of  	of  	 IN	O
many  	many  	 JJ	O
microprocessor  	microprocessor  	 NN	B-NP
systems  	systems  	 NNS	I-NP
are  	are  	 VBP	O
pushed  	pushed  	 VBN	O
to  	to  	 TO	O
faster  	faster  	 JJR	O
speeds 	speeds 	 NNS	O
,  	,  	 ,	O
timing  	timing  	 NN	O
margins  	margins  	 NNS	O
for  	for  	 IN	O
the  	the  	 DT	O
bus  	bus  	 NN	O
are  	are  	 VBP	O
reduced 	reduced 	 VBN	O
.  	.  	 .	O
The  	The  	 DT	O
ISI  	ISI  	 NNP	B-NP
build-up  	build-up  	 NN	I-NP
that  	that  	 IN	O
results  	results  	 NNS	O
can  	can  	 MD	O
cause  	cause  	 VB	O
duty  	duty  	 NN	B-NP
cycle  	cycle  	 NN	I-NP
mismatches  	mismatches  	 NN	I-NP
on  	on  	 IN	O
external  	external  	 JJ	B-NP
signals  	signals  	 NNS	I-NP
that  	that  	 WDT	O
vary  	vary  	 VBP	O
with  	with  	 IN	O
different  	different  	 JJ	O
data  	data  	 NN	O
bit  	bit  	 NN	O
patterns 	patterns 	 NNS	O
.  	.  	 .	O
The  	The  	 DT	O
resulting  	resulting  	 VBG	O
mismatches  	mismatches  	 RB	O
limit  	limit  	 VB	O
the  	the  	 DT	O
TCO  	TCO  	 NNP	B-NP
window  	window  	 NN	I-NP
and  	and  	 CC	O
thus  	thus  	 RB	O
substantially  	substantially  	 RB	O
degrade  	degrade  	 JJ	O
system  	system  	 NN	B-NP
performance 	performance 	 NN	I-NP
.  	.  	 .	O
FIG.  	FIG.  	 CD	O
1  	1  	 CD	O
is  	is  	 VBZ	O
a  	a  	 DT	O
diagram  	diagram  	 NN	O
showing  	showing  	 VBG	O
a  	a  	 DT	O
phase  	phase  	 NN	O
equalization  	equalization  	 NN	O
circuit  	circuit  	 NN	O
in  	in  	 IN	O
accordance  	accordance  	 NN	O
with  	with  	 IN	O
one  	one  	 CD	O
embodiment  	embodiment  	 NN	O
of  	of  	 IN	O
the  	the  	 DT	O
present  	present  	 JJ	O
invention 	invention 	 NN	O
.  	.  	 .	O
FIG.  	FIG.  	 CD	O
2  	2  	 CD	O
is  	is  	 VBZ	O
a  	a  	 DT	O
diagram  	diagram  	 NN	O
showing  	showing  	 VBG	O
one  	one  	 CD	O
possible  	possible  	 JJ	O
implementation  	implementation  	 NN	B-NP
of  	of  	 IN	O
a  	a  	 DT	O
local  	local  	 JJ	O
look-up  	look-up  	 JJ	O
table  	table  	 NN	O
included  	included  	 VBD	O
in  	in  	 IN	O
a  	a  	 DT	O
phase  	phase  	 NN	O
equalization  	equalization  	 NN	O
circuit 	circuit 	 NN	O
.  	.  	 .	O
FIG.  	FIG.  	 CD	O
3  	3  	 CD	O
is  	is  	 VBZ	O
a  	a  	 DT	O
diagram  	diagram  	 NN	O
showing  	showing  	 VBG	O
a  	a  	 DT	O
pattern  	pattern  	 NN	B-NP
detector  	detector  	 NN	I-NP
for  	for  	 IN	O
use  	use  	 NN	O
in  	in  	 IN	O
a  	a  	 DT	O
phase  	phase  	 NN	O
equalization  	equalization  	 NN	O
circuit 	circuit 	 NN	O
.  	.  	 .	O
FIG.  	FIG.  	 CD	O
4  	4  	 CD	O
is  	is  	 VBZ	O
a  	a  	 DT	O
diagram  	diagram  	 NN	O
showing  	showing  	 VBG	O
one  	one  	 CD	O
possible  	possible  	 JJ	O
implementation  	implementation  	 NN	B-NP
of  	of  	 IN	O
a  	a  	 DT	O
transmit  	transmit  	 JJ	O
clock  	clock  	 NN	O
offset  	offset  	 VBN	O
circuit  	circuit  	 NN	O
included  	included  	 VBD	O
in  	in  	 IN	O
a  	a  	 DT	O
phase  	phase  	 NN	O
equalization  	equalization  	 NN	O
circuit 	circuit 	 NN	O
.  	.  	 .	O
FIG.  	FIG.  	 CD	O
5  	5  	 CD	O
is  	is  	 VBZ	O
a  	a  	 DT	O
diagram  	diagram  	 NN	O
showing  	showing  	 VBG	O
a  	a  	 DT	O
phase  	phase  	 NN	O
equalization  	equalization  	 NN	O
circuit  	circuit  	 NN	O
for  	for  	 IN	O
a  	a  	 DT	O
side-band  	side-band  	 JJ	B-NP
pin  	pin  	 NN	I-NP
shown  	shown  	 VBN	O
in  	in  	 IN	O
FIG.  	FIG.  	 CD	O
1 	1 	 CD	O
.  	.  	 .	O
FIG.  	FIG.  	 NNP	O
6A  	6A  	 NNP	O
is  	is  	 VBZ	O
a  	a  	 DT	O
diagram  	diagram  	 NN	O
showing  	showing  	 VBG	O
one  	one  	 CD	O
type  	type  	 NN	O
of  	of  	 IN	O
circuit  	circuit  	 NN	O
for  	for  	 IN	O
capturing  	capturing  	 VBG	O
a  	a  	 DT	O
set-up  	set-up  	 JJ	O
timing  	timing  	 NN	O
requirement  	requirement  	 NN	O
for  	for  	 IN	O
the  	the  	 DT	O
phase  	phase  	 NN	O
equalization  	equalization  	 NN	O
circuit  	circuit  	 NN	O
of  	of  	 IN	O
FIG.  	FIG.  	 CD	O
5 	5 	 CD	O
,  	,  	 ,	O
and  	and  	 CC	O
FIG.  	FIG.  	 NNP	O
6B  	6B  	 NNP	O
is  	is  	 VBZ	O
a  	a  	 DT	O
graph  	graph  	 NN	O
showing  	showing  	 VBG	B-NP
timing  	timing  	 NN	I-NP
waveforms  	waveforms  	 NNS	I-NP
that  	that  	 WDT	O
may  	may  	 MD	O
be  	be  	 VB	O
used  	used  	 VBN	O
to  	to  	 TO	O
capture  	capture  	 VB	O
the  	the  	 DT	O
set-up  	set-up  	 JJ	O
timing  	timing  	 NN	O
requirement 	requirement 	 NN	O
.  	.  	 .	O
FIG.  	FIG.  	 CD	O
7  	7  	 CD	O
is  	is  	 VBZ	O
a  	a  	 DT	O
diagram  	diagram  	 NN	O
showing  	showing  	 VBG	O
a  	a  	 DT	O
more  	more  	 RBR	O
detailed  	detailed  	 JJ	O
view  	view  	 NN	O
of  	of  	 IN	O
the  	the  	 DT	O
phase  	phase  	 NN	O
equalization  	equalization  	 NN	O
circuit  	circuit  	 NN	O
for  	for  	 IN	O
the  	the  	 DT	O
side-band  	side-band  	 JJ	B-NP
pin 	pin 	 NN	I-NP
.  	.  	 .	O
FIG.  	FIG.  	 CD	O
8  	8  	 CD	O
is  	is  	 VBZ	O
a  	a  	 DT	O
diagram  	diagram  	 NN	O
showing  	showing  	 VBG	O
one  	one  	 CD	O
possible  	possible  	 JJ	O
implementation  	implementation  	 NN	B-NP
of  	of  	 IN	I-NP
a  	a  	 DT	I-NP
TCO  	TCO  	 NNP	I-NP
centering  	centering  	 JJ	O
logic  	logic  	 NN	B-NP
circuit  	circuit  	 NN	I-NP
included  	included  	 VBD	O
in  	in  	 IN	O
the  	the  	 DT	O
side-band  	side-band  	 JJ	B-NP
pin  	pin  	 NN	I-NP
equalization  	equalization  	 NN	I-NP
circuit 	circuit 	 NN	I-NP
.  	.  	 .	O
FIG.  	FIG.  	 CD	O
9  	9  	 CD	O
is  	is  	 VBZ	O
a  	a  	 DT	O
diagram  	diagram  	 NN	O
showing  	showing  	 VBG	O
an  	an  	 DT	O
implementation  	implementation  	 NN	B-NP
of  	of  	 IN	I-NP
the  	the  	 DT	I-NP
side-band  	side-band  	 JJ	I-NP
pin  	pin  	 NN	I-NP
equalization  	equalization  	 NN	I-NP
circuit  	circuit  	 NN	I-NP
used  	used  	 VBN	O
in  	in  	 IN	O
a  	a  	 DT	O
receive  	receive  	 JJ	O
mode 	mode 	 NN	O
.  	.  	 .	O
FIG.  	FIG.  	 NNP	O
10A  	10A  	 NNP	O
is  	is  	 VBZ	O
a  	a  	 DT	O
flow  	flow  	 NN	B-NP
chart  	chart  	 NN	I-NP
showing  	showing  	 VBG	O
blocks  	blocks  	 NNS	O
included  	included  	 VBD	O
in  	in  	 IN	O
a  	a  	 DT	O
method  	method  	 NN	O
for  	for  	 IN	O
performing  	performing  	 VBG	B-NP
phase  	phase  	 NN	I-NP
equalization  	equalization  	 NN	I-NP
in  	in  	 IN	O
accordance  	accordance  	 NN	O
with  	with  	 IN	O
one  	one  	 CD	O
embodiment  	embodiment  	 NN	O
of  	of  	 IN	O
the  	the  	 DT	O
present  	present  	 JJ	O
invention 	invention 	 NN	O
,  	,  	 ,	O
FIG.  	FIG.  	 NNP	O
10B  	10B  	 NNP	O
is  	is  	 VBZ	O
a  	a  	 DT	O
flow  	flow  	 NN	B-NP
chart  	chart  	 NN	I-NP
showing  	showing  	 VBG	O
blocks  	blocks  	 NNS	O
which  	which  	 WDT	O
may  	may  	 MD	O
be  	be  	 VB	O
used  	used  	 VBN	O
to  	to  	 TO	O
detect  	detect  	 VB	O
a  	a  	 DT	O
bit  	bit  	 NN	O
pattern  	pattern  	 NN	O
on  	on  	 IN	O
a  	a  	 DT	O
signal  	signal  	 NN	B-NP
line  	line  	 NN	I-NP
which 	which 	 WDT	O
,  	,  	 ,	O
for  	for  	 IN	O
example 	example 	 NN	O
,  	,  	 ,	O
may  	may  	 MD	O
correspond  	correspond  	 VB	O
to  	to  	 TO	O
a  	a  	 DT	O
data  	data  	 NN	O
bus  	bus  	 NN	O
line 	line 	 NN	O
,  	,  	 ,	O
FIG.  	FIG.  	 NNP	O
10C  	10C  	 NNP	O
is  	is  	 VBZ	O
a  	a  	 DT	O
flow  	flow  	 NN	B-NP
chart  	chart  	 NN	I-NP
showing  	showing  	 VBG	O
blocks  	blocks  	 NNS	O
which  	which  	 WDT	O
may  	may  	 MD	O
be  	be  	 VB	O
used  	used  	 VBN	O
to  	to  	 TO	O
obtain  	obtain  	 VB	O
phase-shift  	phase-shift  	 JJ	B-NP
values  	values  	 NNS	I-NP
in  	in  	 IN	O
FIG.  	FIG.  	 CD	O
10A 	10A 	 CD	O
,  	,  	 ,	O
and  	and  	 CC	O
FIG.  	FIG.  	 NNP	O
10D  	10D  	 NNP	O
is  	is  	 VBZ	O
a  	a  	 DT	O
flow  	flow  	 NN	B-NP
chart  	chart  	 NN	I-NP
showing  	showing  	 VBG	O
blocks  	blocks  	 NNS	O
which  	which  	 WDT	O
may  	may  	 MD	O
be  	be  	 VB	O
used  	used  	 VBN	O
to  	to  	 TO	O
update  	update  	 VB	O
phase-shift  	phase-shift  	 JJ	B-NP
values  	values  	 NNS	I-NP
stored  	stored  	 VBD	O
in  	in  	 IN	O
the  	the  	 DT	O
local  	local  	 JJ	O
look-up  	look-up  	 JJ	O
table  	table  	 NN	O
mentioned  	mentioned  	 VBN	O
in  	in  	 IN	O
FIG.  	FIG.  	 CD	O
10C 	10C 	 CD	O
.  	.  	 .	O
FIG.  	FIG.  	 CD	O
11  	11  	 CD	O
is  	is  	 VBZ	O
a  	a  	 DT	O
diagram  	diagram  	 NN	O
showing  	showing  	 VBG	O
a  	a  	 DT	O
processing  	processing  	 NN	B-NP
system  	system  	 NN	I-NP
which  	which  	 WDT	O
may  	may  	 MD	O
include  	include  	 VB	O
any  	any  	 DT	O
one  	one  	 NN	O
or  	or  	 CC	O
more  	more  	 JJR	O
of  	of  	 IN	O
the  	the  	 DT	O
embodiments  	embodiments  	 NN	O
of  	of  	 IN	O
the  	the  	 DT	O
phase  	phase  	 NN	O
equalization  	equalization  	 NN	O
circuit  	circuit  	 NN	O
and  	and  	 CC	O
side-band  	side-band  	 JJ	B-NP
equalization  	equalization  	 JJ	I-NP
circuit 	circuit 	 NN	I-NP
.  	.  	 .	O
FIG.  	FIG.  	 CD	O
1  	1  	 CD	O
shows  	shows  	 NNS	O
an  	an  	 DT	O
input 	input 	 NN	B-NP
/ 	/ 	 CD	I-NP
output  	output  	 NN	I-NP
( 	( 	 -LRB-	O
I 	I 	 NNP	B-NP
/ 	/ 	 NNP	I-NP
O 	O 	 NNP	I-NP
)  	)  	 -RRB-	O
buffer  	buffer  	 VB	O
1  	1  	 CD	O
which  	which  	 WDT	O
transfers  	transfers  	 VBZ	O
data  	data  	 NNS	O
between  	between  	 IN	O
a  	a  	 DT	O
component  	component  	 NN	B-NP
bus  	bus  	 NN	I-NP
2  	2  	 CD	O
and  	and  	 CC	O
one  	one  	 CD	O
or  	or  	 CC	O
more  	more  	 RBR	O
integrated  	integrated  	 JJ	O
circuits 	circuits 	 NNS	O
,  	,  	 ,	O
such  	such  	 JJ	O
as  	as  	 IN	O
but  	but  	 CC	O
not  	not  	 RB	O
limited  	limited  	 VBN	O
to  	to  	 TO	O
the  	the  	 DT	O
circuits  	circuits  	 NNS	O
of  	of  	 IN	O
a  	a  	 DT	O
microprocessor  	microprocessor  	 NN	B-NP
system 	system 	 NN	I-NP
.  	.  	 .	O
The  	The  	 DT	O
bus  	bus  	 NN	O
may  	may  	 MD	O
be  	be  	 VB	O
a  	a  	 DT	O
front-side  	front-side  	 JJ	B-NP
bus  	bus  	 NN	I-NP
having  	having  	 VBG	O
gunning  	gunning  	 JJ	B-NP
transceiver  	transceiver  	 JJ	I-NP
logic  	logic  	 NN	I-NP
( 	( 	 -LRB-	O
GTL 	GTL 	 NNP	B-NP
)  	)  	 -RRB-	O
pins  	pins  	 VBZ	O
coupled  	coupled  	 VBN	O
to  	to  	 TO	O
the  	the  	 DT	O
microprocessor  	microprocessor  	 NN	O
at  	at  	 IN	O
one  	one  	 CD	O
end  	end  	 NN	O
and  	and  	 CC	O
to  	to  	 TO	O
a  	a  	 DT	O
core  	core  	 NN	O
circuit  	circuit  	 NN	O
which  	which  	 WDT	O
supplies  	supplies  	 NNS	O
or  	or  	 CC	O
receives  	receives  	 JJ	O
data  	data  	 NNS	O
at  	at  	 IN	O
the  	the  	 DT	O
other  	other  	 JJ	O
end 	end 	 NN	O
.  	.  	 .	O
Other  	Other  	 JJ	O
buses  	buses  	 NNS	O
are  	are  	 VBP	O
also  	also  	 RB	O
possible 	possible 	 JJ	O
.  	.  	 .	O
I 	I 	 PRP	B-NP
/ 	/ 	 VBZ	I-NP
O  	O  	 NNP	I-NP
buffers  	buffers  	 NN	I-NP
may  	may  	 MD	O
be  	be  	 VB	O
coupled  	coupled  	 VBN	O
to  	to  	 TO	O
both  	both  	 DT	O
ends  	ends  	 NNS	O
of  	of  	 IN	O
the  	the  	 DT	O
bus 	bus 	 NN	O
,  	,  	 ,	O
or  	or  	 CC	O
just  	just  	 RB	O
one  	one  	 CD	O
end 	end 	 NN	O
.  	.  	 .	O
Buffer  	Buffer  	 NNP	B-NP
1  	1  	 CD	O
includes  	includes  	 VBZ	O
a  	a  	 DT	O
plurality  	plurality  	 NN	O
of  	of  	 IN	O
equalization  	equalization  	 JJ	B-NP
circuits  	circuits  	 NNS	I-NP
5a-5n 	5a-5n 	 RB	O
,  	,  	 ,	O
each  	each  	 DT	O
coupled  	coupled  	 VBN	O
to  	to  	 TO	O
respective  	respective  	 JJ	O
one  	one  	 NN	O
of  	of  	 IN	O
a  	a  	 DT	O
plurality  	plurality  	 NN	O
of  	of  	 IN	O
lines  	lines  	 NNS	O
of  	of  	 IN	O
the  	the  	 DT	O
bus  	bus  	 NN	O
2 	2 	 CD	O
.  	.  	 .	O
The  	The  	 DT	O
equalization  	equalization  	 JJ	B-NP
circuits  	circuits  	 NNS	I-NP
perform  	perform  	 VBP	O
processing  	processing  	 VBG	B-NP
operations  	operations  	 NNS	I-NP
( 	( 	 -LRB-	O
e.g. 	e.g. 	 NNP	O
,  	,  	 ,	O
adaptive  	adaptive  	 JJ	B-NP
phase  	phase  	 NN	I-NP
equalization 	equalization 	 NN	I-NP
)  	)  	 -RRB-	O
which  	which  	 WDT	O
collectively  	collectively  	 RB	O
control  	control  	 VB	O
the  	the  	 DT	O
timing  	timing  	 NN	O
of  	of  	 IN	O
data  	data  	 NNS	O
transmitted  	transmitted  	 VBN	O
on  	on  	 IN	O
and  	and  	 CC	O
received  	received  	 VBN	O
from  	from  	 IN	O
the  	the  	 DT	O
bus 	bus 	 NN	O
.  	.  	 .	O
For  	For  	 IN	O
illustrative  	illustrative  	 JJ	B-NP
purposes 	purposes 	 NNS	I-NP
,  	,  	 ,	O
the  	the  	 DT	O
structure  	structure  	 NN	O
of  	of  	 IN	O
one  	one  	 CD	O
equalization  	equalization  	 JJ	B-NP
circuit  	circuit  	 NN	I-NP
is  	is  	 VBZ	O
shown  	shown  	 VBN	O
with  	with  	 IN	O
the  	the  	 DT	O
understanding  	understanding  	 NN	O
that  	that  	 IN	O
the  	the  	 DT	O
other  	other  	 JJ	O
equalization  	equalization  	 JJ	B-NP
circuits  	circuits  	 NNS	I-NP
may  	may  	 MD	O
have  	have  	 VB	O
the  	the  	 DT	O
same  	same  	 JJ	O
or  	or  	 CC	O
similar  	similar  	 JJ	O
structure 	structure 	 NN	O
.  	.  	 .	O
In  	In  	 IN	O
other  	other  	 JJ	O
embodiments 	embodiments 	 NN	O
,  	,  	 ,	O
the  	the  	 DT	O
equalization  	equalization  	 JJ	B-NP
circuits  	circuits  	 NNS	I-NP
may  	may  	 MD	O
differ 	differ 	 VB	O
.  	.  	 .	O
Each  	Each  	 DT	O
phase  	phase  	 NN	O
equalization  	equalization  	 NN	O
circuit  	circuit  	 NN	O
includes  	includes  	 VBZ	O
an  	an  	 DT	O
outbound  	outbound  	 JJ	O
multiplexer  	multiplexer  	 NNS	B-NP
latch  	latch  	 VBP	O
14  	14  	 CD	O
and  	and  	 CC	O
a  	a  	 DT	O
transmit  	transmit  	 JJ	O
clock  	clock  	 NN	O
offset  	offset  	 VBN	O
timing  	timing  	 NN	O
circuit  	circuit  	 NN	O
13 	13 	 CD	O
.  	.  	 .	O
Data  	Data  	 NNS	O
from  	from  	 IN	O
the  	the  	 DT	O
core 	core 	 NN	O
,  	,  	 ,	O
or  	or  	 CC	O
otherwise  	otherwise  	 RB	O
received  	received  	 VBN	O
by  	by  	 IN	O
or  	or  	 CC	O
for  	for  	 IN	O
transmission  	transmission  	 NN	B-NP
on  	on  	 IN	O
the  	the  	 DT	O
bus 	bus 	 NN	O
,  	,  	 ,	O
is  	is  	 VBZ	O
sent  	sent  	 VBN	O
from  	from  	 IN	O
the  	the  	 DT	O
latch  	latch  	 NN	O
through  	through  	 IN	O
analog  	analog  	 JJ	O
driver  	driver  	 NN	O
circuitry  	circuitry  	 VBD	O
18  	18  	 CD	O
to  	to  	 TO	O
a  	a  	 DT	O
respective  	respective  	 JJ	O
one  	one  	 NN	O
of  	of  	 IN	O
a  	a  	 DT	O
plurality  	plurality  	 NN	O
of  	of  	 IN	O
external  	external  	 JJ	B-NP
pins  	pins  	 NNS	I-NP
or  	or  	 CC	O
pads 	pads 	 NN	O
.  	.  	 .	O
The  	The  	 DT	O
latch  	latch  	 NN	O
is  	is  	 VBZ	O
controlled  	controlled  	 VBN	O
by  	by  	 IN	O
a  	a  	 DT	O
clock  	clock  	 NN	O
signal  	signal  	 NN	O
which 	which 	 WDT	O
,  	,  	 ,	O
for  	for  	 IN	O
example 	example 	 NN	O
,  	,  	 ,	O
may  	may  	 MD	O
originate  	originate  	 VB	O
from  	from  	 IN	O
a  	a  	 DT	O
delay-locked  	delay-locked  	 JJ	O
loop  	loop  	 JJ	O
circuit  	circuit  	 NN	O
20 	20 	 CD	O
.  	.  	 .	O
The  	The  	 DT	O
clock  	clock  	 NN	O
signal  	signal  	 NN	O
determines  	determines  	 VBZ	O
when  	when  	 WRB	O
the  	the  	 DT	O
data  	data  	 NN	O
is  	is  	 VBZ	O
sent  	sent  	 VBN	O
through  	through  	 IN	O
the  	the  	 DT	O
latch 	latch 	 NN	O
.  	.  	 .	O
A  	A  	 DT	O
compensated  	compensated  	 JJ	O
delay  	delay  	 NN	B-NP
line  	line  	 NN	I-NP
25  	25  	 CD	O
may  	may  	 MD	O
be  	be  	 VB	O
provided  	provided  	 VBN	O
to  	to  	 TO	O
control  	control  	 VB	O
the  	the  	 DT	O
timing  	timing  	 NN	O
of  	of  	 IN	O
a  	a  	 DT	O
clock  	clock  	 NN	O
signal  	signal  	 NN	O
edge  	edge  	 NN	O
that  	that  	 WDT	O
controls  	controls  	 VBZ	O
output  	output  	 NN	B-NP
of  	of  	 IN	O
the  	the  	 DT	O
data  	data  	 NNS	O
from  	from  	 IN	O
the  	the  	 DT	O
latch 	latch 	 NN	O
.  	.  	 .	O
By  	By  	 IN	O
controlling  	controlling  	 VBG	O
the  	the  	 DT	O
timing  	timing  	 NN	O
of  	of  	 IN	O
this  	this  	 DT	O
edge 	edge 	 NN	O
,  	,  	 ,	O
the  	the  	 DT	O
data  	data  	 NN	O
is  	is  	 VBZ	O
shifted  	shifted  	 VBN	O
in  	in  	 IN	O
time  	time  	 NN	O
in  	in  	 IN	O
a  	a  	 DT	O
way  	way  	 NN	O
that  	that  	 IN	O
suppresses  	suppresses  	 JJ	O
noise  	noise  	 NN	O
including  	including  	 VBG	O
but  	but  	 CC	O
not  	not  	 RB	O
necessarily  	necessarily  	 RB	O
limited  	limited  	 VBN	O
to  	to  	 TO	O
inter-symbol  	inter-symbol  	 JJ	B-NP
interference  	interference  	 NN	I-NP
( 	( 	 -LRB-	O
ISI 	ISI 	 NNP	B-NP
) 	) 	 -RRB-	O
.  	.  	 .	O
In  	In  	 IN	O
accordance  	accordance  	 NN	O
with  	with  	 IN	O
one  	one  	 CD	O
embodiment 	embodiment 	 NN	O
,  	,  	 ,	O
each  	each  	 DT	O
equalization  	equalization  	 JJ	O
circuit  	circuit  	 NN	O
5a-5n  	5a-5n  	 NN	O
controls  	controls  	 VBZ	O
the  	the  	 DT	O
time  	time  	 NN	B-NP
shift  	shift  	 NN	I-NP
for  	for  	 IN	O
a  	a  	 DT	O
respective  	respective  	 JJ	O
one  	one  	 NN	O
of  	of  	 IN	O
the  	the  	 DT	O
pins  	pins  	 NNS	O
( 	( 	 -LRB-	O
or  	or  	 CC	O
data  	data  	 NN	O
bits 	bits 	 NNS	O
)  	)  	 -RRB-	O
using  	using  	 VBG	O
a  	a  	 DT	O
pattern  	pattern  	 NN	B-NP
detector  	detector  	 NN	I-NP
and  	and  	 CC	O
local  	local  	 JJ	O
look-up  	look-up  	 JJ	O
table  	table  	 NN	O
11 	11 	 CD	O
,  	,  	 ,	O
which  	which  	 WDT	O
are  	are  	 VBP	O
coupled  	coupled  	 VBN	O
in  	in  	 IN	O
tandem  	tandem  	 VBG	O
to  	to  	 TO	O
the  	the  	 DT	O
transmit  	transmit  	 JJ	O
clock  	clock  	 NN	O
offset  	offset  	 VBN	O
timing  	timing  	 NN	O
circuit 	circuit 	 NN	O
.  	.  	 .	O
The  	The  	 DT	O
pattern  	pattern  	 NN	B-NP
detector  	detector  	 NNS	I-NP
detects  	detects  	 VBP	O
a  	a  	 DT	O
bit  	bit  	 NN	O
pattern  	pattern  	 NN	O
in  	in  	 IN	O
the  	the  	 DT	O
data  	data  	 NNS	O
and  	and  	 CC	O
the  	the  	 DT	O
local  	local  	 JJ	O
look-up  	look-up  	 JJ	O
table  	table  	 NN	B-NP
stores  	stores  	 NNS	I-NP
information  	information  	 NN	I-NP
which  	which  	 WDT	O
controls  	controls  	 VBZ	O
the  	the  	 DT	O
generation  	generation  	 NN	O
of  	of  	 IN	O
a  	a  	 DT	O
clock  	clock  	 NN	O
offset  	offset  	 VBN	O
signal  	signal  	 NN	O
from  	from  	 IN	O
circuit  	circuit  	 NN	O
13 	13 	 CD	O
.  	.  	 .	O
The  	The  	 DT	O
clock  	clock  	 NN	O
offset  	offset  	 VBN	O
signal 	signal 	 NN	O
,  	,  	 ,	O
in  	in  	 IN	O
turn 	turn 	 NN	O
,  	,  	 ,	O
controls  	controls  	 VBZ	O
the  	the  	 DT	O
transmission  	transmission  	 NN	B-NP
timing  	timing  	 NN	I-NP
of  	of  	 IN	O
data  	data  	 NNS	O
on  	on  	 IN	O
the  	the  	 DT	O
bus 	bus 	 NN	O
.  	.  	 .	O
Together 	Together 	 RB	O
,  	,  	 ,	O
circuits  	circuits  	 CD	O
11  	11  	 CD	O
through  	through  	 IN	O
14  	14  	 CD	O
apply  	apply  	 JJ	O
phase  	phase  	 NN	O
equalization  	equalization  	 NN	O
to  	to  	 TO	O
the  	the  	 DT	O
bit  	bit  	 NN	O
data  	data  	 NNS	O
that  	that  	 IN	O
adaptively  	adaptively  	 JJ	O
compensates  	compensates  	 NN	O
for  	for  	 IN	O
real-time  	real-time  	 JJ	B-NP
duty-cycle  	duty-cycle  	 JJ	I-NP
mismatch  	mismatch  	 NN	I-NP
that  	that  	 WDT	O
causes  	causes  	 VBZ	O
inter-symbol  	inter-symbol  	 JJ	B-NP
interference 	interference 	 NN	I-NP
.  	.  	 .	O
More  	More  	 RBR	O
specifically 	specifically 	 RB	O
,  	,  	 ,	O
the  	the  	 DT	O
adaptive  	adaptive  	 JJ	B-NP
phase  	phase  	 NN	I-NP
equalization  	equalization  	 NN	I-NP
is  	is  	 VBZ	O
performed  	performed  	 VBN	O
by  	by  	 IN	O
adjusting  	adjusting  	 VBG	O
the  	the  	 DT	O
phase  	phase  	 NN	O
of  	of  	 IN	O
the  	the  	 DT	O
data  	data  	 NNS	O
transferred  	transferred  	 VBN	O
to  	to  	 TO	O
( 	( 	 -LRB-	O
or  	or  	 CC	O
received  	received  	 VBN	O
from 	from 	 IN	O
)  	)  	 -RRB-	O
the  	the  	 DT	O
bus  	bus  	 NN	O
based  	based  	 VBN	O
on  	on  	 IN	O
a  	a  	 DT	O
pattern  	pattern  	 NN	O
of  	of  	 IN	O
bits  	bits  	 NNS	O
detected  	detected  	 VBD	O
in  	in  	 IN	O
the  	the  	 DT	O
data 	data 	 NNS	O
.  	.  	 .	O
This  	This  	 DT	O
phase  	phase  	 NN	O
adjustment  	adjustment  	 NN	O
reduces  	reduces  	 VBZ	O
the  	the  	 DT	O
mismatch  	mismatch  	 NN	B-NP
and  	and  	 CC	O
suppresses  	suppresses  	 JJ	O
noise  	noise  	 NN	O
( 	( 	 -LRB-	O
ISI 	ISI 	 NNP	B-NP
)  	)  	 -RRB-	O
on  	on  	 IN	O
the  	the  	 DT	O
front-side  	front-side  	 JJ	B-NP
bus  	bus  	 NN	I-NP
transmission  	transmission  	 NN	I-NP
lines 	lines 	 NNS	I-NP
,  	,  	 ,	O
thereby  	thereby  	 RB	O
allowing  	allowing  	 VBG	O
for  	for  	 IN	O
a  	a  	 DT	O
wider  	wider  	 JJR	O
TCO  	TCO  	 JJ	B-NP
margin  	margin  	 NN	I-NP
window  	window  	 NN	I-NP
and  	and  	 CC	O
enhanced  	enhanced  	 JJ	O
system  	system  	 NN	B-NP
performance 	performance 	 NN	I-NP
.  	.  	 .	O
In  	In  	 IN	O
one  	one  	 CD	O
illustrative  	illustrative  	 JJ	B-NP
application 	application 	 NN	I-NP
,  	,  	 ,	O
this  	this  	 DT	O
form  	form  	 NN	O
of  	of  	 IN	O
equalization  	equalization  	 NNS	B-NP
may  	may  	 MD	O
be  	be  	 VB	O
used  	used  	 VBN	O
to  	to  	 TO	O
realize  	realize  	 VB	O
both  	both  	 DT	O
source  	source  	 NN	O
synchronous  	synchronous  	 NNS	O
and  	and  	 CC	O
common  	common  	 JJ	O
clock  	clock  	 NN	B-NP
timing  	timing  	 NN	I-NP
optimization 	optimization 	 NN	I-NP
.  	.  	 .	O
FIG.  	FIG.  	 CD	O
2  	2  	 CD	O
shows  	shows  	 NNS	O
one  	one  	 CD	O
possible  	possible  	 JJ	O
implementation  	implementation  	 NN	B-NP
of  	of  	 IN	O
the  	the  	 DT	O
bit  	bit  	 NN	O
pattern  	pattern  	 NN	O
detector  	detector  	 NN	O
and  	and  	 CC	O
local  	local  	 JJ	O
look-up  	look-up  	 JJ	O
table 	table 	 NN	O
.  	.  	 .	O
This  	This  	 DT	O
circuit  	circuit  	 NN	O
is  	is  	 VBZ	O
coupled  	coupled  	 VBN	O
to  	to  	 TO	O
or  	or  	 CC	O
may  	may  	 MD	O
form  	form  	 VB	O
part  	part  	 NN	O
of  	of  	 IN	O
a  	a  	 DT	O
bit  	bit  	 NN	O
pattern  	pattern  	 NN	O
detector  	detector  	 NN	O
which  	which  	 WDT	O
has  	has  	 VBZ	O
eight  	eight  	 CD	O
flip-flops  	flip-flops  	 JJ	B-NP
1211-1218  	1211-1218  	 NN	O
connected  	connected  	 VBN	O
in  	in  	 IN	O
series  	series  	 NN	O
and  	and  	 CC	O
which  	which  	 WDT	O
operates  	operates  	 VBZ	O
in  	in  	 IN	O
a  	a  	 DT	O
manner  	manner  	 NN	O
similar  	similar  	 JJ	O
to  	to  	 TO	O
the  	the  	 DT	O
detector  	detector  	 NN	O
discussed  	discussed  	 VBN	O
in  	in  	 IN	O
FIG.  	FIG.  	 CD	O
2 	2 	 CD	O
.  	.  	 .	O
Together 	Together 	 RB	O
,  	,  	 ,	O
the  	the  	 DT	O
flip-flops  	flip-flops  	 JJ	B-NP
store  	store  	 NN	I-NP
a  	a  	 DT	O
history  	history  	 NN	O
of  	of  	 IN	O
data  	data  	 NNS	O
bits  	bits  	 VBP	O
received  	received  	 VBN	O
from  	from  	 IN	O
a  	a  	 DT	O
respective  	respective  	 JJ	O
one  	one  	 NN	O
of  	of  	 IN	O
the  	the  	 DT	O
bus  	bus  	 NN	B-NP
signal  	signal  	 NN	I-NP
lines 	lines 	 NNS	I-NP
.  	.  	 .	O
Signal  	Signal  	 NNP	O
125  	125  	 CD	O
corresponds  	corresponds  	 NN	O
to  	to  	 TO	O
the  	the  	 DT	O
newest  	newest  	 JJS	O
bits  	bits  	 NNS	O
of  	of  	 IN	O
the  	the  	 DT	O
data  	data  	 NN	O
stream 	stream 	 NN	O
.  	.  	 .	O
The  	The  	 DT	O
table  	table  	 NN	O
itself  	itself  	 PRP	O
is  	is  	 VBZ	O
formed  	formed  	 VBN	O
from  	from  	 IN	O
an  	an  	 DT	O
enable  	enable  	 JJ	O
selection  	selection  	 NN	B-NP
circuit  	circuit  	 NN	I-NP
122  	122  	 CD	O
which  	which  	 WDT	O
generates  	generates  	 VBZ	O
a  	a  	 DT	O
plurality  	plurality  	 NN	O
of  	of  	 IN	O
enable  	enable  	 JJ	O
signals  	signals  	 NNS	O
( 	( 	 -LRB-	O
en0-en6 	en0-en6 	 NNP	B-NP
)  	)  	 -RRB-	O
in  	in  	 IN	O
association  	association  	 NN	O
with  	with  	 IN	O
a  	a  	 DT	O
respective  	respective  	 JJ	O
number  	number  	 NN	O
of  	of  	 IN	O
predetermined  	predetermined  	 JJ	O
bit  	bit  	 NN	O
patterns 	patterns 	 NNS	O
.  	.  	 .	O
Detection  	Detection  	 NNP	O
of  	of  	 IN	O
the  	the  	 DT	O
bit  	bit  	 NN	O
patterns  	patterns  	 NNS	O
may  	may  	 MD	O
be  	be  	 VB	O
performed  	performed  	 VBN	O
using  	using  	 VBG	O
an  	an  	 DT	O
array  	array  	 NN	O
of  	of  	 IN	O
logic  	logic  	 NN	B-NP
gates  	gates  	 NNS	I-NP
having  	having  	 VBG	I-NP
inputs  	inputs  	 NNS	I-NP
coupled  	coupled  	 VBN	O
to  	to  	 TO	O
different  	different  	 JJ	O
combinations  	combinations  	 NNS	B-NP
of  	of  	 IN	I-NP
the  	the  	 DT	I-NP
flip-flop  	flip-flop  	 JJ	I-NP
outputs 	outputs 	 NN	I-NP
.  	.  	 .	O
These  	These  	 DT	O
logic  	logic  	 NN	B-NP
gates  	gates  	 NNS	I-NP
may  	may  	 MD	O
generate  	generate  	 VB	O
the  	the  	 DT	O
enable  	enable  	 JJ	O
signals  	signals  	 NNS	O
in  	in  	 IN	O
a  	a  	 DT	O
manner  	manner  	 NN	O
analogous  	analogous  	 NN	O
to  	to  	 TO	O
the  	the  	 DT	O
AND  	AND  	 NNP	O
gates  	gates  	 NNS	O
shown  	shown  	 VBN	O
in  	in  	 IN	O
FIG.  	FIG.  	 CD	O
2 	2 	 CD	O
.  	.  	 .	O
For  	For  	 IN	O
example 	example 	 NN	O
,  	,  	 ,	O
the  	the  	 DT	O
enable  	enable  	 JJ	O
selection  	selection  	 NN	B-NP
circuit  	circuit  	 NN	I-NP
may  	may  	 MD	O
include  	include  	 VB	O
seven  	seven  	 CD	O
AND  	AND  	 CC	O
gates  	gates  	 NNS	O
having  	having  	 VBG	B-NP
inputs  	inputs  	 NNS	I-NP
coupled  	coupled  	 VBN	O
to  	to  	 TO	O
flip-flop  	flip-flop  	 JJ	B-NP
outputs  	outputs  	 NN	I-NP
that  	that  	 WDT	O
respectively  	respectively  	 RB	O
correspond  	correspond  	 VB	O
to  	to  	 TO	O
the  	the  	 DT	O
entries  	entries  	 NNS	O
in  	in  	 IN	O
the  	the  	 DT	O
bit  	bit  	 NN	O
pattern  	pattern  	 NN	O
column  	column  	 NN	O
of  	of  	 IN	O
the  	the  	 DT	O
table 	table 	 NN	O
.  	.  	 .	O
In  	In  	 IN	O
operation 	operation 	 NN	O
,  	,  	 ,	O
the  	the  	 DT	O
data  	data  	 NN	O
bits  	bits  	 NNS	O
are  	are  	 VBP	O
shifted  	shifted  	 VBN	O
through  	through  	 IN	O
the  	the  	 DT	O
chain  	chain  	 NN	O
of  	of  	 IN	O
flip-flops  	flip-flops  	 JJ	B-NP
by  	by  	 IN	O
a  	a  	 DT	O
clock  	clock  	 NN	O
signal  	signal  	 NN	O
126 	126 	 CD	O
,  	,  	 ,	O
and  	and  	 CC	O
the  	the  	 DT	O
Q  	Q  	 NNP	B-NP
outputs  	outputs  	 NN	I-NP
of  	of  	 IN	I-NP
the  	the  	 DT	I-NP
flip-flops  	flip-flops  	 NNS	I-NP
are  	are  	 VBP	O
input  	input  	 VBN	O
into  	into  	 IN	O
the  	the  	 DT	O
enable  	enable  	 JJ	O
selection  	selection  	 NN	B-NP
circuit 	circuit 	 NN	I-NP
.  	.  	 .	O
The  	The  	 DT	O
selection  	selection  	 NN	B-NP
circuit  	circuit  	 NN	I-NP
outputs  	outputs  	 VBD	O
one  	one  	 CD	O
of  	of  	 IN	O
the  	the  	 DT	O
enable  	enable  	 JJ	O
selection  	selection  	 NN	B-NP
signals  	signals  	 NNS	I-NP
( 	( 	 -LRB-	O
en0-en6 	en0-en6 	 NNP	B-NP
)  	)  	 -RRB-	O
based  	based  	 VBN	O
on  	on  	 IN	O
the  	the  	 DT	O
detected  	detected  	 JJ	O
bit  	bit  	 NN	O
pattern 	pattern 	 NN	O
.  	.  	 .	O
The  	The  	 DT	O
selection  	selection  	 NN	B-NP
signal 	signal 	 NN	I-NP
,  	,  	 ,	O
en0 	en0 	 NNP	B-NP
,  	,  	 ,	O
is  	is  	 VBZ	O
indicative  	indicative  	 VBN	O
of  	of  	 IN	O
a  	a  	 DT	O
default  	default  	 NN	B-NP
value  	value  	 NN	I-NP
with  	with  	 IN	O
subsequent  	subsequent  	 JJ	O
signals  	signals  	 NNS	O
corresponding  	corresponding  	 JJ	O
to  	to  	 TO	O
the  	the  	 DT	O
designated  	designated  	 JJ	O
bit  	bit  	 NN	O
patterns  	patterns  	 NNS	O
in  	in  	 IN	O
the  	the  	 DT	O
table 	table 	 NN	O
.  	.  	 .	O
While  	While  	 IN	O
seven  	seven  	 CD	O
enable  	enable  	 CD	O
signals  	signals  	 NNS	O
are  	are  	 VBP	O
shown 	shown 	 VBN	O
,  	,  	 ,	O
a  	a  	 DT	O
different  	different  	 JJ	O
number  	number  	 NN	O
of  	of  	 IN	O
enable  	enable  	 JJ	O
signals  	signals  	 NNS	O
may  	may  	 MD	O
be  	be  	 VB	O
generated  	generated  	 VBN	O
in  	in  	 IN	O
alternative  	alternative  	 JJ	O
embodiments 	embodiments 	 NN	O
.  	.  	 .	O
The  	The  	 DT	O
enable  	enable  	 JJ	O
selection  	selection  	 NN	B-NP
signal  	signal  	 NN	I-NP
from  	from  	 IN	O
circuit  	circuit  	 NN	O
122  	122  	 CD	O
determines  	determines  	 VBZ	O
a  	a  	 DT	O
phase-shift  	phase-shift  	 JJ	B-NP
value  	value  	 NN	I-NP
output  	output  	 NN	I-NP
from  	from  	 IN	O
a  	a  	 DT	O
shift-selection  	shift-selection  	 JJ	B-NP
circuit  	circuit  	 NN	I-NP
124 	124 	 CD	O
;  	;  	 :	O
that  	that  	 WDT	O
is 	is 	 VBZ	O
,  	,  	 ,	O
each  	each  	 DT	O
enable  	enable  	 JJ	O
selection  	selection  	 NN	O
signals  	signals  	 VBZ	O
en1-en6  	en1-en6  	 CD	B-NP
selects  	selects  	 CD	O
one  	one  	 CD	O
of  	of  	 IN	O
a  	a  	 DT	O
plurality  	plurality  	 NN	O
of  	of  	 IN	O
phase-shift  	phase-shift  	 JJ	B-NP
values 	values 	 NNS	I-NP
,  	,  	 ,	O
Shift0 	Shift0 	 NNP	B-NP
& 	& 	 CC	O
# 	# 	 #	O
x3c 	x3c 	 CD	O
; 	; 	 :	O
2 	2 	 LS	O
: 	: 	 :	O
0 	0 	 CD	O
& 	& 	 CC	O
# 	# 	 #	O
x3e 	x3e 	 CD	O
;  	;  	 :	O
to  	to  	 TO	O
Shift5 	Shift5 	 CD	B-NP
& 	& 	 CC	O
# 	# 	 #	O
x3c 	x3c 	 CD	O
; 	; 	 :	O
2 	2 	 LS	O
: 	: 	 :	O
0 	0 	 CD	O
& 	& 	 CC	O
# 	# 	 #	O
x3e 	x3e 	 CD	O
; 	; 	 :	O
,  	,  	 ,	O
and  	and  	 CC	O
default  	default  	 NN	O
enable  	enable  	 NN	O
selection  	selection  	 NN	B-NP
signal  	signal  	 NN	I-NP
en0  	en0  	 CD	I-NP
selects  	selects  	 JJ	O
default  	default  	 NN	B-NP
value  	value  	 NN	I-NP
000 	000 	 CD	O
.  	.  	 .	O
These  	These  	 DT	O
values  	values  	 NNS	O
correspond  	correspond  	 VBP	O
to  	to  	 TO	O
ones  	ones  	 NNS	B-NP
generated  	generated  	 VBN	O
by  	by  	 IN	O
logic  	logic  	 NN	B-NP
circuitry  	circuitry  	 VBD	O
123 	123 	 CD	O
,  	,  	 ,	O
which  	which  	 WDT	O
may  	may  	 MD	O
be  	be  	 VB	O
formed  	formed  	 VBN	O
from  	from  	 IN	O
a  	a  	 DT	O
matrix  	matrix  	 NN	B-NP
of  	of  	 IN	I-NP
flip-flops 	flip-flops 	 JJ	I-NP
.  	.  	 .	O
The  	The  	 DT	O
flip-flops  	flip-flops  	 JJ	B-NP
in  	in  	 IN	O
each  	each  	 DT	O
column  	column  	 NN	O
of  	of  	 IN	O
the  	the  	 DT	O
matrix  	matrix  	 NNS	B-NP
are  	are  	 VBP	O
coupled  	coupled  	 VBN	O
to  	to  	 TO	O
a  	a  	 DT	O
respective  	respective  	 JJ	O
bit  	bit  	 NN	O
of  	of  	 IN	O
input  	input  	 NN	B-NP
data 	data 	 NNS	I-NP
,  	,  	 ,	O
e.g. 	e.g. 	 NNP	O
,  	,  	 ,	O
D0 	D0 	 NNP	O
,  	,  	 ,	O
D1 	D1 	 NNP	O
,  	,  	 ,	O
D2 	D2 	 NNP	O
,  	,  	 ,	O
.  	.  	 NNP	O
.  	.  	 NNP	O
.  	.  	 NNP	O
,  	,  	 ,	O
Dn 	Dn 	 NNP	B-NP
.  	.  	 .	O
The  	The  	 DT	O
enable  	enable  	 JJ	O
selection  	selection  	 NN	B-NP
signal  	signal  	 NN	I-NP
selects  	selects  	 VBZ	O
the  	the  	 DT	O
output  	output  	 NN	B-NP
of  	of  	 IN	O
one  	one  	 CD	O
of  	of  	 IN	O
these  	these  	 DT	O
flip-flops  	flip-flops  	 JJ	B-NP
for  	for  	 IN	O
each  	each  	 DT	O
bit  	bit  	 NN	O
to  	to  	 TO	O
generate  	generate  	 VB	O
a  	a  	 DT	O
phase-shift  	phase-shift  	 JJ	B-NP
value  	value  	 NN	I-NP
which  	which  	 WDT	O
corresponds  	corresponds  	 VBZ	O
to  	to  	 TO	O
the  	the  	 DT	O
output  	output  	 NN	B-NP
of  	of  	 IN	O
the  	the  	 DT	O
local  	local  	 JJ	O
look-up  	look-up  	 JJ	O
table 	table 	 NN	O
.  	.  	 .	O
Shift-selection  	Shift-selection  	 JJ	B-NP
circuit  	circuit  	 NN	I-NP
124  	124  	 CD	O
may  	may  	 MD	O
be  	be  	 VB	O
a  	a  	 DT	O
multiplexer  	multiplexer  	 NN	B-NP
or  	or  	 CC	O
some  	some  	 DT	O
other  	other  	 JJ	O
signal  	signal  	 NN	B-NP
selection  	selection  	 NN	I-NP
circuit 	circuit 	 NN	I-NP
.  	.  	 .	O
FIG.  	FIG.  	 CD	O
3  	3  	 CD	O
shows  	shows  	 NNS	O
another  	another  	 DT	O
possible  	possible  	 JJ	O
implementation  	implementation  	 NN	B-NP
of  	of  	 IN	O
the  	the  	 DT	O
bit  	bit  	 NN	O
pattern  	pattern  	 NN	O
detector 	detector 	 NN	O
.  	.  	 .	O
This  	This  	 DT	O
detector  	detector  	 NN	O
includes  	includes  	 VBZ	O
a  	a  	 DT	O
chain  	chain  	 NN	O
of  	of  	 IN	O
flip-flops  	flip-flops  	 JJ	B-NP
1111  	1111  	 CD	O
to  	to  	 TO	O
111n  	111n  	 CD	O
and  	and  	 CC	O
a  	a  	 DT	O
number  	number  	 NN	O
of  	of  	 IN	O
logic  	logic  	 NN	B-NP
gates  	gates  	 NNS	I-NP
112-114  	112-114  	 VBP	O
coupled  	coupled  	 VBN	O
to  	to  	 TO	O
receive  	receive  	 VB	O
different  	different  	 JJ	O
combinations  	combinations  	 NNS	B-NP
of  	of  	 IN	I-NP
outputs  	outputs  	 NN	I-NP
of  	of  	 IN	I-NP
the  	the  	 DT	I-NP
flip-flops 	flip-flops 	 JJ	I-NP
.  	.  	 .	O
The  	The  	 DT	O
flip-flop  	flip-flop  	 JJ	B-NP
chain  	chain  	 NN	I-NP
holds  	holds  	 VBZ	O
a  	a  	 DT	O
copy  	copy  	 NN	O
of  	of  	 IN	O
the  	the  	 DT	O
data  	data  	 NN	O
bits  	bits  	 NNS	O
on  	on  	 IN	O
the  	the  	 DT	O
bus  	bus  	 NN	O
for  	for  	 IN	O
the  	the  	 DT	O
last  	last  	 JJ	O
n  	n  	 JJ	B-NP
clock  	clock  	 NN	I-NP
cycles 	cycles 	 NNS	I-NP
.  	.  	 .	O
The  	The  	 DT	O
newest  	newest  	 JJS	O
bits  	bits  	 NNS	O
of  	of  	 IN	O
the  	the  	 DT	O
data  	data  	 NN	O
stream  	stream  	 NNS	O
are  	are  	 VBP	O
received  	received  	 VBN	O
by  	by  	 IN	O
flip-flop  	flip-flop  	 JJ	B-NP
1111 	1111 	 CD	O
,  	,  	 ,	O
and  	and  	 CC	O
these  	these  	 DT	O
bits  	bits  	 NNS	O
are  	are  	 VBP	O
shifted  	shifted  	 VBN	O
in  	in  	 IN	O
time  	time  	 NN	O
through  	through  	 IN	O
the  	the  	 DT	O
chain  	chain  	 NN	O
based  	based  	 VBN	O
on  	on  	 IN	O
an  	an  	 DT	O
input  	input  	 NN	B-NP
data  	data  	 NNS	I-NP
clock  	clock  	 NN	I-NP
signal 	signal 	 NN	I-NP
.  	.  	 .	O
The  	The  	 DT	O
chain 	chain 	 NN	O
,  	,  	 ,	O
therefore 	therefore 	 RB	O
,  	,  	 ,	O
effectively  	effectively  	 RB	O
operates  	operates  	 VBZ	O
as  	as  	 IN	O
a  	a  	 DT	O
short-term  	short-term  	 JJ	O
memory  	memory  	 NN	B-NP
for  	for  	 IN	O
storing  	storing  	 VBG	O
a  	a  	 DT	O
history  	history  	 NN	O
of  	of  	 IN	O
bits  	bits  	 NNS	O
received  	received  	 VBD	O
on  	on  	 IN	O
a  	a  	 DT	O
respective  	respective  	 JJ	O
one  	one  	 NN	O
of  	of  	 IN	O
the  	the  	 DT	O
bus  	bus  	 NN	B-NP
lines 	lines 	 NNS	I-NP
.  	.  	 .	O
In  	In  	 IN	O
this  	this  	 DT	O
example 	example 	 NN	O
,  	,  	 ,	O
n  	n  	 NN	O
equals  	equals  	 VBZ	O
6  	6  	 CD	O
and  	and  	 CC	O
the  	the  	 DT	O
logic  	logic  	 NN	B-NP
gates  	gates  	 NNS	I-NP
are  	are  	 VBP	O
AND  	AND  	 CC	O
gates 	gates 	 NNS	O
.  	.  	 .	O
In  	In  	 IN	O
other  	other  	 JJ	O
embodiments 	embodiments 	 NN	O
,  	,  	 ,	O
n  	n  	 NNS	O
may  	may  	 MD	O
be  	be  	 VB	O
a  	a  	 DT	O
number  	number  	 NN	O
higher  	higher  	 JJR	O
or  	or  	 CC	O
lower  	lower  	 JJR	O
than  	than  	 IN	O
6  	6  	 CD	O
and  	and  	 CC	O
the  	the  	 DT	O
AND  	AND  	 NNP	O
gates  	gates  	 NNS	O
may  	may  	 MD	O
be  	be  	 VB	O
replaced  	replaced  	 VBN	O
or  	or  	 CC	O
supplemented  	supplemented  	 NN	O
with  	with  	 IN	O
other  	other  	 JJ	O
logic  	logic  	 NN	B-NP
circuits 	circuits 	 NNS	I-NP
.  	.  	 .	O
In  	In  	 IN	O
operation 	operation 	 NN	O
,  	,  	 ,	O
logic  	logic  	 NN	B-NP
gates  	gates  	 NNS	I-NP
112-114  	112-114  	 RB	O
search  	search  	 VB	O
the  	the  	 DT	O
data  	data  	 NNS	O
to  	to  	 TO	O
detect  	detect  	 VB	O
predetermined  	predetermined  	 VBN	B-NP
bit  	bit  	 NN	I-NP
patterns  	patterns  	 NNS	I-NP
received  	received  	 VBD	O
over  	over  	 IN	O
time 	time 	 NN	O
.  	.  	 .	O
These  	These  	 DT	O
bit  	bit  	 NN	O
patterns  	patterns  	 NNS	O
may  	may  	 MD	O
be  	be  	 VB	O
ones  	ones  	 NNS	B-NP
that  	that  	 WDT	O
are  	are  	 VBP	O
to  	to  	 TO	O
be  	be  	 VB	O
phase  	phase  	 NN	O
equalized  	equalized  	 NN	O
in  	in  	 IN	O
accordance  	accordance  	 NN	O
with  	with  	 IN	O
the  	the  	 DT	O
present  	present  	 JJ	O
embodiment 	embodiment 	 NN	O
.  	.  	 .	O
In  	In  	 IN	O
this  	this  	 DT	O
example 	example 	 NN	O
,  	,  	 ,	O
three  	three  	 CD	O
bit  	bit  	 NN	O
patterns  	patterns  	 NNS	O
are  	are  	 VBP	O
detected 	detected 	 VBN	O
:  	:  	 :	O
0110xx 	0110xx 	 CD	O
,  	,  	 ,	O
01110x 	01110x 	 NNP	O
,  	,  	 ,	O
and  	and  	 CC	O
011110 	011110 	 CD	O
.  	.  	 .	O
In  	In  	 IN	O
other  	other  	 JJ	O
embodiments 	embodiments 	 NN	O
,  	,  	 ,	O
different  	different  	 JJ	O
bit  	bit  	 NN	O
patterns  	patterns  	 NNS	O
and 	and 	 CC	O
/ 	/ 	 NNP	O
or  	or  	 CC	O
different  	different  	 JJ	O
numbers  	numbers  	 NNS	O
of  	of  	 IN	O
bit  	bit  	 NN	O
patterns  	patterns  	 NNS	O
may  	may  	 MD	O
be  	be  	 VB	O
detected 	detected 	 VBN	O
.  	.  	 .	O
Detection  	Detection  	 NNP	O
of  	of  	 IN	O
zeros  	zeros  	 NNS	O
in  	in  	 IN	O
each  	each  	 DT	O
bit  	bit  	 NN	O
pattern  	pattern  	 NN	O
may  	may  	 MD	O
result  	result  	 VB	O
from  	from  	 IN	O
inverting  	inverting  	 JJ	O
inputs  	inputs  	 NNS	O
into  	into  	 IN	O
the  	the  	 DT	O
logic  	logic  	 NN	B-NP
gates 	gates 	 NNS	I-NP
.  	.  	 .	O
When  	When  	 WRB	O
the  	the  	 DT	O
patterns  	patterns  	 NNS	O
are  	are  	 VBP	O
detected 	detected 	 VBN	O
,  	,  	 ,	O
corresponding  	corresponding  	 JJ	O
ones  	ones  	 NNS	B-NP
of  	of  	 IN	I-NP
the  	the  	 DT	I-NP
logic  	logic  	 NN	I-NP
gates  	gates  	 NNS	I-NP
generate  	generate  	 VBP	O
enable  	enable  	 JJ	O
signals 	signals 	 NNS	O
,  	,  	 ,	O
en0 	en0 	 NNP	B-NP
,  	,  	 ,	O
en1 	en1 	 NNP	B-NP
,  	,  	 ,	O
and  	and  	 CC	O
en2 	en2 	 NNP	B-NP
.  	.  	 .	O
These  	These  	 DT	O
enable  	enable  	 JJ	O
signals  	signals  	 NNS	O
may  	may  	 MD	O
each  	each  	 RB	O
hold  	hold  	 VB	O
a  	a  	 DT	O
predetermined  	predetermined  	 JJ	O
logical  	logical  	 JJ	B-NP
value  	value  	 NN	I-NP
( 	( 	 -LRB-	O
e.g. 	e.g. 	 NNP	O
,  	,  	 ,	O
a  	a  	 DT	O
true  	true  	 JJ	O
or  	or  	 CC	O
high  	high  	 JJ	O
value 	value 	 NN	O
)  	)  	 -RRB-	O
until  	until  	 IN	O
a  	a  	 DT	O
new  	new  	 JJ	O
value  	value  	 NN	O
causing  	causing  	 VBG	O
a  	a  	 DT	O
pattern  	pattern  	 NN	B-NP
deviation  	deviation  	 NN	I-NP
is  	is  	 VBZ	O
clocked  	clocked  	 VBN	O
into  	into  	 IN	O
the  	the  	 DT	O
flip-flop  	flip-flop  	 JJ	B-NP
chain 	chain 	 NN	I-NP
.  	.  	 .	O
The  	The  	 DT	O
enable  	enable  	 JJ	O
signals  	signals  	 NNS	O
control  	control  	 VBP	O
the  	the  	 DT	O
output  	output  	 NN	B-NP
of  	of  	 IN	O
the  	the  	 DT	O
local  	local  	 JJ	O
look-up  	look-up  	 JJ	O
table  	table  	 NN	O
in  	in  	 IN	O
FIG.  	FIG.  	 CD	O
1 	1 	 CD	O
,  	,  	 ,	O
e.g. 	e.g. 	 NNP	O
,  	,  	 ,	O
the  	the  	 DT	O
bit  	bit  	 NN	B-NP
pattern  	pattern  	 NN	I-NP
detector  	detector  	 NN	I-NP
filters  	filters  	 NNS	I-NP
through  	through  	 IN	O
the  	the  	 DT	O
data  	data  	 NN	O
stream  	stream  	 NN	O
and  	and  	 CC	O
compares  	compares  	 VBZ	O
the  	the  	 DT	O
detected  	detected  	 JJ	O
pattern  	pattern  	 NN	O
to  	to  	 TO	O
the  	the  	 DT	O
local  	local  	 JJ	O
look-up  	look-up  	 JJ	O
table 	table 	 NN	O
.  	.  	 .	O
The  	The  	 DT	O
local  	local  	 JJ	O
look-up  	look-up  	 JJ	O
table 	table 	 NN	O
,  	,  	 ,	O
then 	then 	 RB	O
,  	,  	 ,	O
generates  	generates  	 VBZ	O
a  	a  	 DT	O
phase-shift  	phase-shift  	 JJ	B-NP
value  	value  	 NN	I-NP
based  	based  	 VBN	O
on  	on  	 IN	O
a  	a  	 DT	O
result  	result  	 NN	O
of  	of  	 IN	O
this  	this  	 DT	O
comparison 	comparison 	 NN	O
.  	.  	 .	O
The  	The  	 DT	O
local  	local  	 JJ	O
look-up  	look-up  	 JJ	O
table  	table  	 NN	O
may  	may  	 MD	O
be  	be  	 VB	O
a  	a  	 DT	O
memory  	memory  	 NN	B-NP
( 	( 	 -LRB-	O
e.g. 	e.g. 	 NNP	O
,  	,  	 ,	O
RAM 	RAM 	 NNP	O
)  	)  	 -RRB-	O
that  	that  	 IN	O
stores  	stores  	 NNS	O
a  	a  	 DT	O
plurality  	plurality  	 NN	O
of  	of  	 IN	O
predetermined  	predetermined  	 JJ	O
bit  	bit  	 NN	O
patterns  	patterns  	 NNS	O
in  	in  	 IN	O
association  	association  	 NN	O
with  	with  	 IN	O
a  	a  	 DT	O
respective  	respective  	 JJ	O
number  	number  	 NN	O
of  	of  	 IN	O
clock  	clock  	 NN	O
offset  	offset  	 VBN	O
values 	values 	 NNS	O
.  	.  	 .	O
Because  	Because  	 IN	O
the  	the  	 DT	O
clock  	clock  	 NN	O
offset  	offset  	 VBN	O
values  	values  	 NNS	O
control  	control  	 VBP	O
the  	the  	 DT	O
timing  	timing  	 NN	O
of  	of  	 IN	O
the  	the  	 DT	O
data  	data  	 NN	B-NP
output 	output 	 NN	I-NP
,  	,  	 ,	O
these  	these  	 DT	O
values  	values  	 NNS	O
produce  	produce  	 VBP	O
different  	different  	 JJ	O
phase  	phase  	 NN	O
shifts  	shifts  	 NNS	O
in  	in  	 IN	O
the  	the  	 DT	O
data  	data  	 NNS	O
which 	which 	 WDT	O
,  	,  	 ,	O
when  	when  	 WRB	O
properly  	properly  	 RB	O
selected 	selected 	 VBN	O
,  	,  	 ,	O
suppress  	suppress  	 VBG	O
ISI 	ISI 	 NNP	B-NP
.  	.  	 .	O
FIG.  	FIG.  	 CD	O
4  	4  	 CD	O
shows  	shows  	 NNS	O
one  	one  	 CD	O
possible  	possible  	 JJ	O
implementation  	implementation  	 NN	B-NP
of  	of  	 IN	O
the  	the  	 DT	O
transmit  	transmit  	 JJ	O
clock  	clock  	 NN	O
offset  	offset  	 VBN	O
circuit  	circuit  	 NN	O
13 	13 	 CD	O
.  	.  	 .	O
Initially 	Initially 	 RB	O
,  	,  	 ,	O
the  	the  	 DT	O
clock  	clock  	 NN	O
offset  	offset  	 VBN	O
circuit  	circuit  	 NN	O
may  	may  	 MD	O
be  	be  	 VB	O
selected  	selected  	 VBN	O
to  	to  	 TO	O
correspond  	correspond  	 VB	O
to  	to  	 TO	O
a  	a  	 DT	O
default  	default  	 NN	O
setting  	setting  	 VBG	B-NP
output  	output  	 NN	I-NP
from  	from  	 IN	O
circuit  	circuit  	 NN	O
210 	210 	 CD	O
,  	,  	 ,	O
which 	which 	 WDT	O
,  	,  	 ,	O
for  	for  	 IN	O
example 	example 	 NN	O
,  	,  	 ,	O
may  	may  	 MD	O
be  	be  	 VB	O
a  	a  	 DT	O
register  	register  	 NN	O
or  	or  	 CC	O
memory  	memory  	 NN	B-NP
cell 	cell 	 NN	I-NP
.  	.  	 .	O
The  	The  	 DT	O
selection  	selection  	 NN	O
is  	is  	 VBZ	O
made  	made  	 VBN	O
by  	by  	 IN	O
a  	a  	 DT	O
multiplexer  	multiplexer  	 JJ	O
220  	220  	 CD	O
in  	in  	 IN	O
response  	response  	 NN	O
to  	to  	 TO	O
a  	a  	 DT	O
first  	first  	 JJ	O
value  	value  	 NN	O
of  	of  	 IN	O
default  	default  	 NN	O
enable  	enable  	 NN	O
selection  	selection  	 NN	B-NP
signal  	signal  	 NN	I-NP
en0  	en0  	 CD	I-NP
output  	output  	 NN	I-NP
from  	from  	 IN	O
the  	the  	 DT	O
look-up  	look-up  	 JJ	O
table 	table 	 NN	O
.  	.  	 .	O
An  	An  	 DT	O
adjustment  	adjustment  	 NN	O
of  	of  	 IN	O
the  	the  	 DT	O
setting  	setting  	 NN	O
is  	is  	 VBZ	O
made  	made  	 VBN	O
when  	when  	 WRB	O
a  	a  	 DT	O
phase-shift  	phase-shift  	 JJ	B-NP
value  	value  	 NN	I-NP
is  	is  	 VBZ	O
output  	output  	 NN	B-NP
from  	from  	 IN	O
circuit  	circuit  	 NN	O
124 	124 	 CD	O
,  	,  	 ,	O
shown  	shown  	 VBN	O
in  	in  	 IN	O
FIG.  	FIG.  	 CD	O
3 	3 	 CD	O
.  	.  	 .	O
When  	When  	 WRB	O
this  	this  	 DT	O
occurs 	occurs 	 NN	O
,  	,  	 ,	O
the  	the  	 DT	O
phase-shift  	phase-shift  	 JJ	B-NP
value  	value  	 NN	I-NP
( 	( 	 -LRB-	O
e.g. 	e.g. 	 NNP	O
,  	,  	 ,	O
corresponding  	corresponding  	 JJ	O
to  	to  	 TO	O
a  	a  	 DT	O
time-shift  	time-shift  	 JJ	B-NP
value 	value 	 NN	I-NP
)  	)  	 -RRB-	O
is  	is  	 VBZ	O
subtracted  	subtracted  	 VBN	O
from  	from  	 IN	O
the  	the  	 DT	O
default  	default  	 NN	B-NP
clock  	clock  	 NN	I-NP
setting 	setting 	 NN	I-NP
,  	,  	 ,	O
and  	and  	 CC	O
the  	the  	 DT	O
resulting  	resulting  	 VBG	B-NP
phase-shift  	phase-shift  	 JJ	I-NP
setting  	setting  	 NN	I-NP
is  	is  	 VBZ	O
selected  	selected  	 VBN	O
for  	for  	 IN	O
output  	output  	 NN	B-NP
when  	when  	 WRB	O
the  	the  	 DT	O
logical  	logical  	 JJ	B-NP
value  	value  	 NN	I-NP
of  	of  	 IN	O
enable  	enable  	 JJ	O
selection  	selection  	 NN	B-NP
signal  	signal  	 NN	I-NP
en0  	en0  	 CD	I-NP
changes  	changes  	 NNS	I-NP
to  	to  	 TO	O
reflect  	reflect  	 VB	O
that  	that  	 IN	O
one  	one  	 CD	O
of  	of  	 IN	O
enable  	enable  	 JJ	O
selection  	selection  	 NN	O
signals  	signals  	 VBZ	O
en1-en6  	en1-en6  	 NNP	B-NP
has  	has  	 VBZ	O
been  	been  	 VBN	O
output  	output  	 NN	B-NP
from  	from  	 IN	O
the  	the  	 DT	O
local  	local  	 JJ	O
look-up  	look-up  	 JJ	O
table  	table  	 NN	O
122 	122 	 CD	O
.  	.  	 .	O
Alternatively 	Alternatively 	 RB	O
,  	,  	 ,	O
the  	the  	 DT	O
phase-shift  	phase-shift  	 JJ	B-NP
value  	value  	 NN	I-NP
from  	from  	 IN	O
circuit  	circuit  	 NN	O
124  	124  	 CD	O
may  	may  	 MD	O
be  	be  	 VB	O
passed  	passed  	 VBN	O
through  	through  	 IN	O
multiplexer  	multiplexer  	 CD	B-NP
220  	220  	 CD	O
as  	as  	 IN	O
the  	the  	 DT	O
phase-shift  	phase-shift  	 JJ	B-NP
setting  	setting  	 NN	I-NP
based  	based  	 VBN	O
on  	on  	 IN	O
the  	the  	 DT	O
changed  	changed  	 JJ	O
logical  	logical  	 JJ	B-NP
value  	value  	 NN	I-NP
of  	of  	 IN	I-NP
en0 	en0 	 CD	I-NP
.  	.  	 .	O
The  	The  	 DT	O
phase-shift  	phase-shift  	 JJ	B-NP
setting  	setting  	 NN	I-NP
output  	output  	 NN	I-NP
from  	from  	 IN	O
multiplexer  	multiplexer  	 CD	B-NP
220  	220  	 CD	O
is  	is  	 VBZ	O
used  	used  	 VBN	O
to  	to  	 TO	O
select  	select  	 VB	O
which  	which  	 WDT	O
one  	one  	 CD	O
of  	of  	 IN	O
the  	the  	 DT	O
plurality  	plurality  	 NN	O
of  	of  	 IN	O
delayed  	delayed  	 JJ	O
clock  	clock  	 NN	O
values  	values  	 NNS	O
from  	from  	 IN	O
compensated  	compensated  	 JJ	O
delay  	delay  	 NN	B-NP
line  	line  	 NN	I-NP
25  	25  	 CD	O
are  	are  	 VBP	O
to  	to  	 TO	O
be  	be  	 VB	O
transferred  	transferred  	 VBN	O
through  	through  	 IN	O
multiplexer 	multiplexer 	 CD	B-NP
/ 	/ 	 CD	I-NP
interpolator  	interpolator  	 CD	I-NP
230 	230 	 CD	O
.  	.  	 .	O
The  	The  	 DT	O
delayed  	delayed  	 JJ	O
value  	value  	 NN	O
is  	is  	 VBZ	O
used  	used  	 VBN	O
as  	as  	 IN	O
a  	a  	 DT	O
clock  	clock  	 NN	O
signal  	signal  	 NN	O
240  	240  	 CD	O
for  	for  	 IN	O
adjusting  	adjusting  	 VBG	O
the  	the  	 DT	O
time  	time  	 NN	O
offset 	offset 	 VBN	O
,  	,  	 ,	O
and  	and  	 CC	O
thus  	thus  	 RB	O
the  	the  	 DT	O
phase-shift 	phase-shift 	 JJ	B-NP
,  	,  	 ,	O
of  	of  	 IN	O
a  	a  	 DT	O
respective  	respective  	 JJ	O
one  	one  	 NN	O
of  	of  	 IN	O
the  	the  	 DT	O
data  	data  	 NNS	B-NP
bits  	bits  	 JJ	I-NP
output  	output  	 NN	I-NP
from  	from  	 IN	O
outbound  	outbound  	 JJ	O
multiplexer  	multiplexer  	 NNS	B-NP
latch  	latch  	 VBP	O
14 	14 	 CD	O
.  	.  	 .	O
Returning  	Returning  	 VBG	O
to  	to  	 TO	O
FIG.  	FIG.  	 CD	O
1 	1 	 CD	O
,  	,  	 ,	O
a  	a  	 DT	O
global  	global  	 JJ	O
adaptive  	adaptive  	 JJ	B-NP
phase  	phase  	 NN	I-NP
equalization  	equalization  	 NN	I-NP
circuit  	circuit  	 NN	I-NP
30  	30  	 CD	O
may  	may  	 MD	O
be  	be  	 VB	O
used  	used  	 VBN	O
to  	to  	 TO	O
control  	control  	 VB	O
the  	the  	 DT	O
clock  	clock  	 NN	O
offset  	offset  	 VBN	O
values  	values  	 NNS	O
in  	in  	 IN	O
the  	the  	 DT	O
equalization  	equalization  	 JJ	B-NP
circuits  	circuits  	 NNS	I-NP
for  	for  	 IN	O
all  	all  	 DT	O
or  	or  	 CC	O
a  	a  	 DT	O
portion  	portion  	 NN	O
of  	of  	 IN	O
the  	the  	 DT	O
data  	data  	 NN	O
bits 	bits 	 NNS	O
.  	.  	 .	O
Circuit  	Circuit  	 NNP	O
30  	30  	 CD	O
performs  	performs  	 VBZ	O
this  	this  	 DT	O
function  	function  	 NN	O
adaptively  	adaptively  	 VBZ	O
based  	based  	 VBN	O
on  	on  	 IN	O
detection  	detection  	 NN	O
of  	of  	 IN	O
a  	a  	 DT	O
signal  	signal  	 NN	O
received  	received  	 VBD	O
on  	on  	 IN	O
a  	a  	 DT	O
side-band  	side-band  	 JJ	B-NP
pin  	pin  	 NN	I-NP
of  	of  	 IN	O
the  	the  	 DT	O
data  	data  	 NN	O
bus 	bus 	 NN	O
.  	.  	 .	O
This  	This  	 DT	O
side-band  	side-band  	 JJ	B-NP
pin  	pin  	 NN	I-NP
may  	may  	 MD	O
cycle  	cycle  	 VB	O
through  	through  	 IN	O
one  	one  	 CD	O
or  	or  	 CC	O
more  	more  	 RBR	O
pre-programmed  	pre-programmed  	 JJ	B-NP
( 	( 	 -LRB-	O
e.g. 	e.g. 	 NNP	O
,  	,  	 ,	O
test 	test 	 NN	O
)  	)  	 -RRB-	O
patterns  	patterns  	 NNS	O
that  	that  	 IN	O
model  	model  	 NN	B-NP
ISI  	ISI  	 NNP	I-NP
build-up  	build-up  	 NN	I-NP
across  	across  	 IN	O
all  	all  	 DT	O
or  	or  	 CC	O
a  	a  	 DT	O
portion  	portion  	 NN	O
of  	of  	 IN	O
the  	the  	 DT	O
data  	data  	 NN	O
pins 	pins 	 NNS	O
.  	.  	 .	O
In  	In  	 IN	O
performing  	performing  	 VBG	O
this  	this  	 DT	O
function 	function 	 NN	O
,  	,  	 ,	O
the  	the  	 DT	O
side-band  	side-band  	 JJ	B-NP
pin  	pin  	 NN	I-NP
may  	may  	 MD	O
operate  	operate  	 VB	O
like  	like  	 IN	O
the  	the  	 DT	O
other  	other  	 JJ	O
GTL  	GTL  	 NN	B-NP
pins  	pins  	 NNS	I-NP
except  	except  	 IN	O
that  	that  	 DT	O
equalization  	equalization  	 JJ	B-NP
circuit  	circuit  	 NN	I-NP
30  	30  	 CD	O
may  	may  	 MD	O
calculate  	calculate  	 VB	O
an  	an  	 DT	O
intended  	intended  	 JJ	O
or  	or  	 CC	O
optimal  	optimal  	 JJ	O
transmit  	transmit  	 JJ	O
timing  	timing  	 NN	B-NP
offset  	offset  	 NNS	I-NP
which  	which  	 WDT	O
cancels  	cancels  	 VBZ	O
ISI  	ISI  	 NNP	B-NP
effects  	effects  	 NNS	I-NP
in  	in  	 IN	O
the  	the  	 DT	O
bus  	bus  	 NN	B-NP
data 	data 	 NNS	I-NP
.  	.  	 .	O
The  	The  	 DT	O
patterns  	patterns  	 NNS	O
may  	may  	 MD	O
be  	be  	 VB	O
fixed-length  	fixed-length  	 JJ	B-NP
patterns 	patterns 	 NNS	I-NP
,  	,  	 ,	O
variable-length  	variable-length  	 JJ	B-NP
patterns 	patterns 	 NNS	I-NP
,  	,  	 ,	O
or  	or  	 CC	O
a  	a  	 DT	O
combination  	combination  	 NN	O
of  	of  	 IN	O
both 	both 	 DT	O
.  	.  	 .	O
The  	The  	 DT	O
global  	global  	 JJ	O
equalization  	equalization  	 JJ	B-NP
circuit  	circuit  	 NN	I-NP
includes  	includes  	 VBZ	O
a  	a  	 DT	O
TCO  	TCO  	 NNP	B-NP
centering  	centering  	 VBD	I-NP
controller  	controller  	 CD	I-NP
31 	31 	 CD	O
,  	,  	 ,	O
a  	a  	 DT	O
pattern  	pattern  	 NN	B-NP
generator  	generator  	 VBD	I-NP
32 	32 	 CD	O
,  	,  	 ,	O
a  	a  	 DT	O
pattern  	pattern  	 NN	B-NP
detector  	detector  	 VBD	I-NP
33 	33 	 CD	O
,  	,  	 ,	O
a  	a  	 DT	O
global  	global  	 JJ	O
look-up  	look-up  	 JJ	O
table  	table  	 NN	O
34 	34 	 CD	O
,  	,  	 ,	O
a  	a  	 DT	O
transmit  	transmit  	 JJ	O
timing  	timing  	 NN	O
adjust  	adjust  	 NN	O
circuit  	circuit  	 NN	O
35 	35 	 CD	O
,  	,  	 ,	O
and  	and  	 CC	O
an  	an  	 DT	O
outbound  	outbound  	 JJ	O
multiplexer  	multiplexer  	 NNS	B-NP
latch  	latch  	 VBP	O
36 	36 	 CD	O
.  	.  	 .	O
An  	An  	 DT	O
error-checking  	error-checking  	 JJ	B-NP
circuit  	circuit  	 NN	I-NP
37  	37  	 CD	O
may  	may  	 MD	O
also  	also  	 RB	O
be  	be  	 VB	O
included  	included  	 VBN	O
for  	for  	 IN	O
performing  	performing  	 VBG	B-NP
error  	error  	 NN	I-NP
detection  	detection  	 NNS	I-NP
and  	and  	 CC	O
correction  	correction  	 NN	O
for  	for  	 IN	O
data  	data  	 NNS	O
bits  	bits  	 VBP	O
received  	received  	 VBN	O
by  	by  	 IN	O
the  	the  	 DT	O
side-band  	side-band  	 JJ	B-NP
pin 	pin 	 NN	I-NP
,  	,  	 ,	O
e.g. 	e.g. 	 NNP	O
,  	,  	 ,	O
in  	in  	 IN	O
data  	data  	 NNS	O
receive  	receive  	 VBP	O
mode 	mode 	 NN	O
.  	.  	 .	O
The  	The  	 DT	O
TCO  	TCO  	 NNP	B-NP
centering  	centering  	 JJ	O
controller  	controller  	 NN	O
makes  	makes  	 VBZ	O
corresponding  	corresponding  	 JJ	O
adjustments  	adjustments  	 NNS	O
in  	in  	 IN	O
the  	the  	 DT	O
TCO  	TCO  	 NNP	B-NP
window  	window  	 NN	I-NP
based  	based  	 VBN	O
on  	on  	 IN	O
results  	results  	 NNS	B-NP
output  	output  	 NN	I-NP
from  	from  	 IN	O
the  	the  	 DT	O
error  	error  	 NN	B-NP
checking  	checking  	 NN	I-NP
circuit 	circuit 	 NN	I-NP
.  	.  	 .	O
FIG.  	FIG.  	 CD	O
5  	5  	 CD	O
shows  	shows  	 NNS	O
one  	one  	 CD	O
possible  	possible  	 JJ	O
implementation  	implementation  	 NN	B-NP
of  	of  	 IN	O
the  	the  	 DT	O
transmit  	transmit  	 JJ	O
timing  	timing  	 NN	O
adjust  	adjust  	 NN	O
circuit 	circuit 	 NN	O
.  	.  	 .	O
This  	This  	 DT	O
circuit  	circuit  	 NN	O
includes  	includes  	 VBZ	O
transmit  	transmit  	 JJ	O
clock  	clock  	 NN	B-NP
selection  	selection  	 NN	I-NP
logic  	logic  	 NN	I-NP
351 	351 	 CD	O
,  	,  	 ,	O
a  	a  	 DT	O
maximum  	maximum  	 JJ	B-NP
TCO  	TCO  	 NNP	I-NP
clock  	clock  	 NN	I-NP
setting  	setting  	 VBG	O
circuit  	circuit  	 NN	O
352 	352 	 CD	O
,  	,  	 ,	O
a  	a  	 DT	O
reference  	reference  	 NN	B-NP
clock  	clock  	 NN	I-NP
setting  	setting  	 VBG	O
circuit  	circuit  	 NN	O
353 	353 	 CD	O
,  	,  	 ,	O
and  	and  	 CC	O
a  	a  	 DT	O
clock  	clock  	 NN	O
offset  	offset  	 VBD	O
calculator  	calculator  	 CD	O
354 	354 	 CD	O
.  	.  	 .	O
In  	In  	 IN	O
operation 	operation 	 NN	O
,  	,  	 ,	O
pattern  	pattern  	 NN	B-NP
generator  	generator  	 VBD	I-NP
32  	32  	 CD	O
generates  	generates  	 CD	O
one  	one  	 CD	O
or  	or  	 CC	O
more  	more  	 RBR	O
pre-programmed  	pre-programmed  	 JJ	B-NP
( 	( 	 -LRB-	O
e.g. 	e.g. 	 NNP	O
,  	,  	 ,	O
test 	test 	 NN	O
)  	)  	 -RRB-	O
bit  	bit  	 NN	O
patterns 	patterns 	 NNS	O
.  	.  	 .	O
These  	These  	 DT	O
patterns  	patterns  	 NNS	O
may  	may  	 MD	O
model  	model  	 VB	O
ISI  	ISI  	 NNP	B-NP
build-up  	build-up  	 NN	I-NP
across  	across  	 IN	O
one  	one  	 CD	O
or  	or  	 CC	O
more  	more  	 JJR	O
of  	of  	 IN	O
the  	the  	 DT	O
data  	data  	 NN	O
pins 	pins 	 NNS	O
.  	.  	 .	O
Examples  	Examples  	 NNS	O
of  	of  	 IN	O
these  	these  	 DT	O
patterns  	patterns  	 NNS	O
are  	are  	 VBP	O
listed  	listed  	 VBN	O
below 	below 	 IN	O
:  	:  	 :	O
000001  	000001  	 LS	O
100001  	100001  	 LS	O
X10001  	X10001  	 SYM	O
XX1001  	XX1001  	 SYM	O
XXX101  	XXX101  	 NNP	B-NP
In  	In  	 IN	O
this  	this  	 DT	O
pattern 	pattern 	 NN	O
,  	,  	 ,	O
the  	the  	 DT	O
variable  	variable  	 NN	O
& 	& 	 CC	O
# 	# 	 #	O
x201c 	x201c 	 CD	O
; 	; 	 :	O
X 	X 	 NNP	O
& 	& 	 CC	O
# 	# 	 #	O
x201d 	x201d 	 CD	O
;  	;  	 :	O
is  	is  	 VBZ	O
used  	used  	 VBN	O
to  	to  	 TO	O
represent  	represent  	 VB	O
any  	any  	 DT	O
bit  	bit  	 NN	O
value 	value 	 NN	O
.  	.  	 .	O
In  	In  	 IN	O
alternative  	alternative  	 JJ	O
embodiments 	embodiments 	 NN	O
,  	,  	 ,	O
different  	different  	 JJ	O
predetermined  	predetermined  	 JJ	O
patterns  	patterns  	 NNS	O
may  	may  	 MD	O
be  	be  	 VB	O
used  	used  	 VBN	O
for  	for  	 IN	O
modeling  	modeling  	 VBG	B-NP
ISI  	ISI  	 NNP	I-NP
build-up  	build-up  	 NN	I-NP
or  	or  	 CC	O
for  	for  	 IN	O
modeling  	modeling  	 VBG	O
other  	other  	 JJ	O
features  	features  	 NNS	O
of  	of  	 IN	O
interest 	interest 	 NN	O
.  	.  	 .	O
