<profile>
    <ReportVersion>
        <Version>2021.1.1</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>zynq</ProductFamily>
        <Part>xc7z020-clg400-1</Part>
        <TopModelName>yuv_filter</TopModelName>
        <TargetClockPeriod>10.00</TargetClockPeriod>
        <ClockUncertainty>2.70</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>6.651</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>721205</Best-caseLatency>
            <Average-caseLatency>14125565</Average-caseLatency>
            <Worst-caseLatency>44248325</Worst-caseLatency>
            <Best-caseRealTimeLatency>7.212 ms</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>0.141 sec</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>0.442 sec</Worst-caseRealTimeLatency>
            <Interval-min>721206</Interval-min>
            <Interval-max>44248326</Interval-max>
        </SummaryOfOverallLatency>
        <SummaryOfLoopLatency>
            <YUV_SCALE_LOOP_X>
                <TripCount>
                    <range>
                        <min>200</min>
                        <max>1920</max>
                    </range>
                </TripCount>
                <Latency>
                    <range>
                        <min>160400</min>
                        <max>9834240</max>
                    </range>
                </Latency>
                <AbsoluteTimeLatency>
                    <range>
                        <min>1604000</min>
                        <max>98342400</max>
                    </range>
                </AbsoluteTimeLatency>
                <IterationLatency>
                    <range>
                        <min>802</min>
                        <max>5122</max>
                    </range>
                </IterationLatency>
                <YUV_SCALE_LOOP_Y>
                    <TripCount>
                        <range>
                            <min>200</min>
                            <max>1280</max>
                        </range>
                    </TripCount>
                    <Latency>
                        <range>
                            <min>800</min>
                            <max>5120</max>
                        </range>
                    </Latency>
                    <AbsoluteTimeLatency>
                        <range>
                            <min>8000</min>
                            <max>51200</max>
                        </range>
                    </AbsoluteTimeLatency>
                    <IterationLatency>4</IterationLatency>
                </YUV_SCALE_LOOP_Y>
            </YUV_SCALE_LOOP_X>
        </SummaryOfLoopLatency>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>12288</BRAM_18K>
            <DSP>7</DSP>
            <FF>555</FF>
            <LUT>1356</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>280</BRAM_18K>
            <DSP>220</DSP>
            <FF>106400</FF>
            <LUT>53200</LUT>
            <URAM>0</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>yuv_filter</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst</name>
            <Object>yuv_filter</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_start</name>
            <Object>yuv_filter</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_done</name>
            <Object>yuv_filter</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_idle</name>
            <Object>yuv_filter</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_ready</name>
            <Object>yuv_filter</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>in_channels_ch1_address0</name>
            <Object>in_channels_ch1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>22</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>in_channels_ch1_ce0</name>
            <Object>in_channels_ch1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>in_channels_ch1_q0</name>
            <Object>in_channels_ch1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>in_channels_ch2_address0</name>
            <Object>in_channels_ch2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>22</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>in_channels_ch2_ce0</name>
            <Object>in_channels_ch2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>in_channels_ch2_q0</name>
            <Object>in_channels_ch2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>in_channels_ch3_address0</name>
            <Object>in_channels_ch3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>22</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>in_channels_ch3_ce0</name>
            <Object>in_channels_ch3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>in_channels_ch3_q0</name>
            <Object>in_channels_ch3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>in_width</name>
            <Object>in_width</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>in_height</name>
            <Object>in_height</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_channels_ch1_address0</name>
            <Object>out_channels_ch1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>22</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_channels_ch1_ce0</name>
            <Object>out_channels_ch1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_channels_ch1_we0</name>
            <Object>out_channels_ch1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_channels_ch1_d0</name>
            <Object>out_channels_ch1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_channels_ch2_address0</name>
            <Object>out_channels_ch2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>22</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_channels_ch2_ce0</name>
            <Object>out_channels_ch2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_channels_ch2_we0</name>
            <Object>out_channels_ch2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_channels_ch2_d0</name>
            <Object>out_channels_ch2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_channels_ch3_address0</name>
            <Object>out_channels_ch3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>22</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_channels_ch3_ce0</name>
            <Object>out_channels_ch3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_channels_ch3_we0</name>
            <Object>out_channels_ch3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_channels_ch3_d0</name>
            <Object>out_channels_ch3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_width</name>
            <Object>out_width</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_width_ap_vld</name>
            <Object>out_width</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_height</name>
            <Object>out_height</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_height_ap_vld</name>
            <Object>out_height</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>Y_scale</name>
            <Object>Y_scale</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>uint</CType>
        </RtlPorts>
        <RtlPorts>
            <name>U_scale</name>
            <Object>U_scale</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>uint</CType>
        </RtlPorts>
        <RtlPorts>
            <name>V_scale</name>
            <Object>V_scale</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>uint</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="2">
            <ModuleName>yuv_filter</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_rgb2yuv_1_fu_251</InstName>
                    <ModuleName>rgb2yuv_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>251</ID>
                </Instance>
                <Instance>
                    <InstName>grp_yuv2rgb_1_fu_271</InstName>
                    <ModuleName>yuv2rgb_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>271</ID>
                </Instance>
            </InstancesList>
            <BindInstances>p_yuv_channels_ch1_U p_yuv_channels_ch2_U p_yuv_channels_ch3_U p_scale_channels_ch1_U p_scale_channels_ch2_U p_scale_channels_ch3_U x_2_fu_319_p2 add_ln134_fu_349_p2 y_1_fu_360_p2 add_ln134_1_fu_370_p2 mul_8ns_8ns_15_1_1_U34 mul_8ns_8ns_15_1_1_U35 mul_8ns_8ns_15_1_1_U36</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>rgb2yuv_1</Name>
            <Loops>
                <RGB2YUV_LOOP_X>
                    <RGB2YUV_LOOP_Y/>
                </RGB2YUV_LOOP_X>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.270</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>240401</Best-caseLatency>
                    <Average-caseLatency>4708521</Average-caseLatency>
                    <Worst-caseLatency>14749441</Worst-caseLatency>
                    <Best-caseRealTimeLatency>2.404 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>47.085 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.147 sec</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>240401 ~ 14749441</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <RGB2YUV_LOOP_X>
                        <Name>RGB2YUV_LOOP_X</Name>
                        <TripCount>
                            <range>
                                <min>200</min>
                                <max>1920</max>
                            </range>
                        </TripCount>
                        <Latency>240400 ~ 14749440</Latency>
                        <AbsoluteTimeLatency>2.404 ms ~ 0.147 sec</AbsoluteTimeLatency>
                        <IterationLatency>
                            <range>
                                <min>1202</min>
                                <max>7682</max>
                            </range>
                        </IterationLatency>
                        <PipelineDepth>1202 ~ 7682</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <RGB2YUV_LOOP_Y>
                            <Name>RGB2YUV_LOOP_Y</Name>
                            <TripCount>
                                <range>
                                    <min>200</min>
                                    <max>1280</max>
                                </range>
                            </TripCount>
                            <Latency>1200 ~ 7680</Latency>
                            <AbsoluteTimeLatency>12.000 us ~ 76.800 us</AbsoluteTimeLatency>
                            <IterationLatency>6</IterationLatency>
                            <PipelineDepth>6</PipelineDepth>
                            <PipelineType>no</PipelineType>
                        </RGB2YUV_LOOP_Y>
                    </RGB2YUV_LOOP_X>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>3</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>1</UTIL_DSP>
                    <FF>181</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>492</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>yuv2rgb_1</Name>
            <Loops>
                <YUV2RGB_LOOP_X>
                    <YUV2RGB_LOOP_Y/>
                </YUV2RGB_LOOP_X>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.651</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>320401</Best-caseLatency>
                    <Average-caseLatency>6277321</Average-caseLatency>
                    <Worst-caseLatency>19664641</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.204 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>62.773 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.197 sec</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>320401 ~ 19664641</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <YUV2RGB_LOOP_X>
                        <Name>YUV2RGB_LOOP_X</Name>
                        <TripCount>
                            <range>
                                <min>200</min>
                                <max>1920</max>
                            </range>
                        </TripCount>
                        <Latency>320400 ~ 19664640</Latency>
                        <AbsoluteTimeLatency>3.204 ms ~ 0.197 sec</AbsoluteTimeLatency>
                        <IterationLatency>
                            <range>
                                <min>1602</min>
                                <max>10242</max>
                            </range>
                        </IterationLatency>
                        <PipelineDepth>1602 ~ 10242</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <YUV2RGB_LOOP_Y>
                            <Name>YUV2RGB_LOOP_Y</Name>
                            <TripCount>
                                <range>
                                    <min>200</min>
                                    <max>1280</max>
                                </range>
                            </TripCount>
                            <Latency>1600 ~ 10240</Latency>
                            <AbsoluteTimeLatency>16.000 us ~ 0.102 ms</AbsoluteTimeLatency>
                            <IterationLatency>8</IterationLatency>
                            <PipelineDepth>8</PipelineDepth>
                            <PipelineType>no</PipelineType>
                        </YUV2RGB_LOOP_Y>
                    </YUV2RGB_LOOP_X>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>4</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>1</UTIL_DSP>
                    <FF>160</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>350</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>yuv_filter</Name>
            <Loops>
                <YUV_SCALE_LOOP_X>
                    <YUV_SCALE_LOOP_Y/>
                </YUV_SCALE_LOOP_X>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.651</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>721205</Best-caseLatency>
                    <Average-caseLatency>14125565</Average-caseLatency>
                    <Worst-caseLatency>44248325</Worst-caseLatency>
                    <Best-caseRealTimeLatency>7.212 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.141 sec</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.442 sec</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>721206 ~ 44248326</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <YUV_SCALE_LOOP_X>
                        <Name>YUV_SCALE_LOOP_X</Name>
                        <TripCount>
                            <range>
                                <min>200</min>
                                <max>1920</max>
                            </range>
                        </TripCount>
                        <Latency>160400 ~ 9834240</Latency>
                        <AbsoluteTimeLatency>1.604 ms ~ 98.342 ms</AbsoluteTimeLatency>
                        <IterationLatency>
                            <range>
                                <min>802</min>
                                <max>5122</max>
                            </range>
                        </IterationLatency>
                        <PipelineDepth>802 ~ 5122</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <YUV_SCALE_LOOP_Y>
                            <Name>YUV_SCALE_LOOP_Y</Name>
                            <TripCount>
                                <range>
                                    <min>200</min>
                                    <max>1280</max>
                                </range>
                            </TripCount>
                            <Latency>800 ~ 5120</Latency>
                            <AbsoluteTimeLatency>8.000 us ~ 51.200 us</AbsoluteTimeLatency>
                            <IterationLatency>4</IterationLatency>
                            <PipelineDepth>4</PipelineDepth>
                            <PipelineType>no</PipelineType>
                        </YUV_SCALE_LOOP_Y>
                    </YUV_SCALE_LOOP_X>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>12288</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>4388</UTIL_BRAM>
                    <DSP>7</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>3</UTIL_DSP>
                    <FF>555</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1356</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>2</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="2048" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_yuv_channels_ch1_U" SOURCE="yuv_filter.c:17" URAM="0" VARIABLE="p_yuv_channels_ch1"/>
                <BindNode BINDTYPE="storage" BRAM="2048" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_yuv_channels_ch2_U" SOURCE="yuv_filter.c:17" URAM="0" VARIABLE="p_yuv_channels_ch2"/>
                <BindNode BINDTYPE="storage" BRAM="2048" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_yuv_channels_ch3_U" SOURCE="yuv_filter.c:17" URAM="0" VARIABLE="p_yuv_channels_ch3"/>
                <BindNode BINDTYPE="storage" BRAM="2048" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_scale_channels_ch1_U" SOURCE="yuv_filter.c:18" URAM="0" VARIABLE="p_scale_channels_ch1"/>
                <BindNode BINDTYPE="storage" BRAM="2048" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_scale_channels_ch2_U" SOURCE="yuv_filter.c:18" URAM="0" VARIABLE="p_scale_channels_ch2"/>
                <BindNode BINDTYPE="storage" BRAM="2048" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_scale_channels_ch3_U" SOURCE="yuv_filter.c:18" URAM="0" VARIABLE="p_scale_channels_ch3"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="YUV_SCALE_LOOP_X" OPTYPE="add" PRAGMA="" RTLNAME="x_2_fu_319_p2" SOURCE="yuv_filter.c:129" URAM="0" VARIABLE="x_2"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="YUV_SCALE_LOOP_X" OPTYPE="add" PRAGMA="" RTLNAME="add_ln134_fu_349_p2" SOURCE="yuv_filter.c:134" URAM="0" VARIABLE="add_ln134"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="YUV_SCALE_LOOP_X" OPTYPE="add" PRAGMA="" RTLNAME="y_1_fu_360_p2" SOURCE="yuv_filter.c:132" URAM="0" VARIABLE="y_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="YUV_SCALE_LOOP_X" OPTYPE="add" PRAGMA="" RTLNAME="add_ln134_1_fu_370_p2" SOURCE="yuv_filter.c:134" URAM="0" VARIABLE="add_ln134_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="YUV_SCALE_LOOP_X" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_8ns_15_1_1_U34" SOURCE="yuv_filter.c:137" URAM="0" VARIABLE="mul_ln137"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="YUV_SCALE_LOOP_X" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_8ns_15_1_1_U35" SOURCE="yuv_filter.c:138" URAM="0" VARIABLE="mul_ln138"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="YUV_SCALE_LOOP_X" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_8ns_15_1_1_U36" SOURCE="yuv_filter.c:139" URAM="0" VARIABLE="mul_ln139"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands/>
    <Args>
        <Arg ArgName="in" index="0" direction="in" srcType="*" srcSize="58982432">
            <hwRefs>
                <hwRef type="port" interface="in_channels_ch1_address0" name="in_channels_ch1_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="in_channels_ch1_ce0" name="in_channels_ch1_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="in_channels_ch1_q0" name="in_channels_ch1_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="in_channels_ch2_address0" name="in_channels_ch2_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="in_channels_ch2_ce0" name="in_channels_ch2_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="in_channels_ch2_q0" name="in_channels_ch2_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="in_channels_ch3_address0" name="in_channels_ch3_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="in_channels_ch3_ce0" name="in_channels_ch3_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="in_channels_ch3_q0" name="in_channels_ch3_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="in_width" name="in_width" usage="data" direction="in"/>
                <hwRef type="port" interface="in_height" name="in_height" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="out" index="1" direction="out" srcType="*" srcSize="58982432">
            <hwRefs>
                <hwRef type="port" interface="out_channels_ch1_address0" name="out_channels_ch1_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="out_channels_ch1_ce0" name="out_channels_ch1_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="out_channels_ch1_we0" name="out_channels_ch1_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="out_channels_ch1_d0" name="out_channels_ch1_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="out_channels_ch2_address0" name="out_channels_ch2_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="out_channels_ch2_ce0" name="out_channels_ch2_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="out_channels_ch2_we0" name="out_channels_ch2_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="out_channels_ch2_d0" name="out_channels_ch2_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="out_channels_ch3_address0" name="out_channels_ch3_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="out_channels_ch3_ce0" name="out_channels_ch3_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="out_channels_ch3_we0" name="out_channels_ch3_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="out_channels_ch3_d0" name="out_channels_ch3_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="out_width" name="out_width" usage="data" direction="out"/>
                <hwRef type="port" interface="out_width_ap_vld" name="out_width_ap_vld" usage="control" direction="out"/>
                <hwRef type="port" interface="out_height" name="out_height" usage="data" direction="out"/>
                <hwRef type="port" interface="out_height_ap_vld" name="out_height_ap_vld" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="Y_scale" index="2" direction="in" srcType="unsigned char" srcSize="8">
            <hwRefs>
                <hwRef type="port" interface="Y_scale" name="Y_scale" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="U_scale" index="3" direction="in" srcType="unsigned char" srcSize="8">
            <hwRefs>
                <hwRef type="port" interface="U_scale" name="U_scale" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="V_scale" index="4" direction="in" srcType="unsigned char" srcSize="8">
            <hwRefs>
                <hwRef type="port" interface="V_scale" name="V_scale" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_ctrl" type="ap_ctrl" busTypeName="acc_handshake" mode="slave">
            <portMaps>
                <portMap portMapName="ap_start">start</portMap>
                <portMap portMapName="ap_done">done</portMap>
                <portMap portMapName="ap_idle">idle</portMap>
                <portMap portMapName="ap_ready">ready</portMap>
            </portMaps>
            <ports>
                <port>ap_done</port>
                <port>ap_idle</port>
                <port>ap_ready</port>
                <port>ap_start</port>
            </ports>
        </Interface>
        <Interface InterfaceName="in_channels_ch1_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="22">
            <portMaps>
                <portMap portMapName="in_channels_ch1_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>in_channels_ch1_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="in"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="in_channels_ch1_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="8">
            <portMaps>
                <portMap portMapName="in_channels_ch1_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>in_channels_ch1_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="in"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="in_channels_ch2_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="22">
            <portMaps>
                <portMap portMapName="in_channels_ch2_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>in_channels_ch2_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="in"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="in_channels_ch2_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="8">
            <portMaps>
                <portMap portMapName="in_channels_ch2_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>in_channels_ch2_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="in"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="in_channels_ch3_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="22">
            <portMaps>
                <portMap portMapName="in_channels_ch3_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>in_channels_ch3_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="in"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="in_channels_ch3_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="8">
            <portMaps>
                <portMap portMapName="in_channels_ch3_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>in_channels_ch3_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="in"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="in_width" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="16">
            <portMaps>
                <portMap portMapName="in_width">DATA</portMap>
            </portMaps>
            <ports>
                <port>in_width</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="in"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="in_height" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="16">
            <portMaps>
                <portMap portMapName="in_height">DATA</portMap>
            </portMaps>
            <ports>
                <port>in_height</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="in"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="out_channels_ch1_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="22">
            <portMaps>
                <portMap portMapName="out_channels_ch1_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>out_channels_ch1_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="out"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="out_channels_ch1_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="8">
            <portMaps>
                <portMap portMapName="out_channels_ch1_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>out_channels_ch1_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="out"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="out_channels_ch2_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="22">
            <portMaps>
                <portMap portMapName="out_channels_ch2_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>out_channels_ch2_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="out"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="out_channels_ch2_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="8">
            <portMaps>
                <portMap portMapName="out_channels_ch2_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>out_channels_ch2_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="out"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="out_channels_ch3_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="22">
            <portMaps>
                <portMap portMapName="out_channels_ch3_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>out_channels_ch3_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="out"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="out_channels_ch3_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="8">
            <portMaps>
                <portMap portMapName="out_channels_ch3_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>out_channels_ch3_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="out"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="out_width" type="data" busTypeName="data" protocol="ap_vld" mode="master" dataWidth="16">
            <portMaps>
                <portMap portMapName="out_width">DATA</portMap>
            </portMaps>
            <ports>
                <port>out_width</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="out"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="out_height" type="data" busTypeName="data" protocol="ap_vld" mode="master" dataWidth="16">
            <portMaps>
                <portMap portMapName="out_height">DATA</portMap>
            </portMaps>
            <ports>
                <port>out_height</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="out"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="Y_scale" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="8">
            <portMaps>
                <portMap portMapName="Y_scale">DATA</portMap>
            </portMaps>
            <ports>
                <port>Y_scale</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="Y_scale"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="U_scale" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="8">
            <portMaps>
                <portMap portMapName="U_scale">DATA</portMap>
            </portMaps>
            <ports>
                <port>U_scale</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="U_scale"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="V_scale" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="8">
            <portMaps>
                <portMap portMapName="V_scale">DATA</portMap>
            </portMaps>
            <ports>
                <port>V_scale</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="V_scale"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="AP_MEMORY">
                <table isCollapsed="0">
                    <keys size="2">Interface, Bitwidth</keys>
                    <column name="in_channels_ch1_address0">22</column>
                    <column name="in_channels_ch1_q0">8</column>
                    <column name="in_channels_ch2_address0">22</column>
                    <column name="in_channels_ch2_q0">8</column>
                    <column name="in_channels_ch3_address0">22</column>
                    <column name="in_channels_ch3_q0">8</column>
                    <column name="out_channels_ch1_address0">22</column>
                    <column name="out_channels_ch1_d0">8</column>
                    <column name="out_channels_ch2_address0">22</column>
                    <column name="out_channels_ch2_d0">8</column>
                    <column name="out_channels_ch3_address0">22</column>
                    <column name="out_channels_ch3_d0">8</column>
                </table>
            </item>
            <item name="REGISTER">
                <table isCollapsed="0">
                    <keys size="3">Interface, Mode, Bitwidth</keys>
                    <column name="U_scale">ap_none, 8</column>
                    <column name="V_scale">ap_none, 8</column>
                    <column name="Y_scale">ap_none, 8</column>
                    <column name="in_height">ap_none, 16</column>
                    <column name="in_width">ap_none, 16</column>
                    <column name="out_height">ap_none, 16</column>
                    <column name="out_width">ap_none, 16</column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table isCollapsed="0">
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst">reset, ap_rst</column>
                    <column name="ap_ctrl">ap_ctrl_hs, ap_done ap_idle ap_ready ap_start</column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table isCollapsed="1">
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="in">in, pointer</column>
                    <column name="out">out, pointer</column>
                    <column name="Y_scale">in, unsigned char</column>
                    <column name="U_scale">in, unsigned char</column>
                    <column name="V_scale">in, unsigned char</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table isCollapsed="1">
                    <keys size="4">Argument, HW Name, HW Type, HW Usage</keys>
                    <column name="in">in_channels_ch1_address0, port, offset</column>
                    <column name="in">in_channels_ch1_ce0, port, </column>
                    <column name="in">in_channels_ch1_q0, port, </column>
                    <column name="in">in_channels_ch2_address0, port, offset</column>
                    <column name="in">in_channels_ch2_ce0, port, </column>
                    <column name="in">in_channels_ch2_q0, port, </column>
                    <column name="in">in_channels_ch3_address0, port, offset</column>
                    <column name="in">in_channels_ch3_ce0, port, </column>
                    <column name="in">in_channels_ch3_q0, port, </column>
                    <column name="in">in_width, port, </column>
                    <column name="in">in_height, port, </column>
                    <column name="out">out_channels_ch1_address0, port, offset</column>
                    <column name="out">out_channels_ch1_ce0, port, </column>
                    <column name="out">out_channels_ch1_we0, port, </column>
                    <column name="out">out_channels_ch1_d0, port, </column>
                    <column name="out">out_channels_ch2_address0, port, offset</column>
                    <column name="out">out_channels_ch2_ce0, port, </column>
                    <column name="out">out_channels_ch2_we0, port, </column>
                    <column name="out">out_channels_ch2_d0, port, </column>
                    <column name="out">out_channels_ch3_address0, port, offset</column>
                    <column name="out">out_channels_ch3_ce0, port, </column>
                    <column name="out">out_channels_ch3_we0, port, </column>
                    <column name="out">out_channels_ch3_d0, port, </column>
                    <column name="out">out_width, port, </column>
                    <column name="out">out_width_ap_vld, port, </column>
                    <column name="out">out_height, port, </column>
                    <column name="out">out_height_ap_vld, port, </column>
                    <column name="Y_scale">Y_scale, port, </column>
                    <column name="U_scale">U_scale, port, </column>
                    <column name="V_scale">V_scale, port, </column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ReportBurst>
        <section name="M_AXI Burst Information" level="0"/>
    </ReportBurst>
</profile>

