#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Tue Mar  8 17:28:22 2022
# Process ID: 46388
# Current directory: /home/user/ebaz4205_stmp3770_debuggr/ebaz4205_stmp3770_debuggr.runs/impl_1
# Command line: vivado -log ZYNQ_CORE_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source ZYNQ_CORE_wrapper.tcl -notrace
# Log file: /home/user/ebaz4205_stmp3770_debuggr/ebaz4205_stmp3770_debuggr.runs/impl_1/ZYNQ_CORE_wrapper.vdi
# Journal file: /home/user/ebaz4205_stmp3770_debuggr/ebaz4205_stmp3770_debuggr.runs/impl_1/vivado.jou
# Running On: user-manjaro, OS: Linux, CPU Frequency: 3800.000 MHz, CPU Physical cores: 24, Host memory: 33631 MB
#-----------------------------------------------------------
source ZYNQ_CORE_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/user/.local/Xilinx/Vivado/2021.2/data/ip'.
Command: link_design -top ZYNQ_CORE_wrapper -part xc7z010clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-454] Reading design checkpoint '/home/user/ebaz4205_stmp3770_debuggr/ebaz4205_stmp3770_debuggr.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_LED_0_0/ZYNQ_CORE_LED_0_0.dcp' for cell 'ZYNQ_CORE_i/LED_0'
INFO: [Project 1-454] Reading design checkpoint '/home/user/ebaz4205_stmp3770_debuggr/ebaz4205_stmp3770_debuggr.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_clk_wiz_0_0/ZYNQ_CORE_clk_wiz_0_0.dcp' for cell 'ZYNQ_CORE_i/clk_wiz_0'
INFO: [Project 1-454] Reading design checkpoint '/home/user/ebaz4205_stmp3770_debuggr/ebaz4205_stmp3770_debuggr.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_processing_system7_0_0/ZYNQ_CORE_processing_system7_0_0.dcp' for cell 'ZYNQ_CORE_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/home/user/ebaz4205_stmp3770_debuggr/ebaz4205_stmp3770_debuggr.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_sjtag_top_mod_0_0/ZYNQ_CORE_sjtag_top_mod_0_0.dcp' for cell 'ZYNQ_CORE_i/sjtag_top_mod_0'
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2696.551 ; gain = 0.000 ; free physical = 2980 ; free virtual = 16055
INFO: [Netlist 29-17] Analyzing 40 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-141] Inserted 1 OBUFs to IO ports without IO buffers.
Parsing XDC File [/home/user/ebaz4205_stmp3770_debuggr/ebaz4205_stmp3770_debuggr.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_processing_system7_0_0/ZYNQ_CORE_processing_system7_0_0.xdc] for cell 'ZYNQ_CORE_i/processing_system7_0/inst'
WARNING: [Vivado 12-2489] -input_jitter contains time 0.624990 which will be rounded to 0.625 to ensure it is an integer multiple of 1 picosecond [/home/user/ebaz4205_stmp3770_debuggr/ebaz4205_stmp3770_debuggr.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_processing_system7_0_0/ZYNQ_CORE_processing_system7_0_0.xdc:21]
Finished Parsing XDC File [/home/user/ebaz4205_stmp3770_debuggr/ebaz4205_stmp3770_debuggr.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_processing_system7_0_0/ZYNQ_CORE_processing_system7_0_0.xdc] for cell 'ZYNQ_CORE_i/processing_system7_0/inst'
Parsing XDC File [/home/user/ebaz4205_stmp3770_debuggr/ebaz4205_stmp3770_debuggr.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_clk_wiz_0_0/ZYNQ_CORE_clk_wiz_0_0_board.xdc] for cell 'ZYNQ_CORE_i/clk_wiz_0/inst'
Finished Parsing XDC File [/home/user/ebaz4205_stmp3770_debuggr/ebaz4205_stmp3770_debuggr.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_clk_wiz_0_0/ZYNQ_CORE_clk_wiz_0_0_board.xdc] for cell 'ZYNQ_CORE_i/clk_wiz_0/inst'
Parsing XDC File [/home/user/ebaz4205_stmp3770_debuggr/ebaz4205_stmp3770_debuggr.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_clk_wiz_0_0/ZYNQ_CORE_clk_wiz_0_0.xdc] for cell 'ZYNQ_CORE_i/clk_wiz_0/inst'
Finished Parsing XDC File [/home/user/ebaz4205_stmp3770_debuggr/ebaz4205_stmp3770_debuggr.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_clk_wiz_0_0/ZYNQ_CORE_clk_wiz_0_0.xdc] for cell 'ZYNQ_CORE_i/clk_wiz_0/inst'
Parsing XDC File [/home/user/ebaz4205_stmp3770_debuggr/ebaz4205_stmp3770_debuggr.srcs/constrs_1/new/ebaz4205.xdc]
Finished Parsing XDC File [/home/user/ebaz4205_stmp3770_debuggr/ebaz4205_stmp3770_debuggr.srcs/constrs_1/new/ebaz4205.xdc]
Parsing XDC File [/home/user/ebaz4205_stmp3770_debuggr/ebaz4205_stmp3770_debuggr.srcs/constrs_1/new/ZYNQ_CORE_wrapper.xdc]
Finished Parsing XDC File [/home/user/ebaz4205_stmp3770_debuggr/ebaz4205_stmp3770_debuggr.srcs/constrs_1/new/ZYNQ_CORE_wrapper.xdc]
Parsing XDC File [/home/user/ebaz4205_stmp3770_debuggr/ebaz4205_stmp3770_debuggr.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_clk_wiz_0_0/ZYNQ_CORE_clk_wiz_0_0_late.xdc] for cell 'ZYNQ_CORE_i/clk_wiz_0/inst'
Finished Parsing XDC File [/home/user/ebaz4205_stmp3770_debuggr/ebaz4205_stmp3770_debuggr.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_clk_wiz_0_0/ZYNQ_CORE_clk_wiz_0_0_late.xdc] for cell 'ZYNQ_CORE_i/clk_wiz_0/inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2752.578 ; gain = 0.000 ; free physical = 2772 ; free virtual = 15847
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

15 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 2752.578 ; gain = 56.027 ; free physical = 2775 ; free virtual = 15851
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port DATA3_11 expects both input and output buffering but the buffers are incomplete.
INFO: [Project 1-461] DRC finished with 0 Errors, 1 Warnings
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.86 ; elapsed = 00:00:00.54 . Memory (MB): peak = 2752.578 ; gain = 0.000 ; free physical = 2804 ; free virtual = 15879

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks
Ending Cache Timing Information Task | Checksum: 1d4758126

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2752.578 ; gain = 0.000 ; free physical = 2379 ; free virtual = 15455

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: fb406934

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2956.574 ; gain = 0.000 ; free physical = 2210 ; free virtual = 15285
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 26 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: fb406934

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2956.574 ; gain = 0.000 ; free physical = 2210 ; free virtual = 15285
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 18bae7742

Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2956.574 ; gain = 0.000 ; free physical = 2210 ; free virtual = 15285
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 4 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 18bae7742

Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2956.574 ; gain = 0.000 ; free physical = 2210 ; free virtual = 15285
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 18bae7742

Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2956.574 ; gain = 0.000 ; free physical = 2210 ; free virtual = 15285
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 18bae7742

Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2956.574 ; gain = 0.000 ; free physical = 2210 ; free virtual = 15285
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |              26  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               4  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2956.574 ; gain = 0.000 ; free physical = 2210 ; free virtual = 15285
Ending Logic Optimization Task | Checksum: 22888207d

Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2956.574 ; gain = 0.000 ; free physical = 2210 ; free virtual = 15285

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 22888207d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2956.574 ; gain = 0.000 ; free physical = 2209 ; free virtual = 15284

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 22888207d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2956.574 ; gain = 0.000 ; free physical = 2209 ; free virtual = 15284

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2956.574 ; gain = 0.000 ; free physical = 2209 ; free virtual = 15284
Ending Netlist Obfuscation Task | Checksum: 22888207d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2956.574 ; gain = 0.000 ; free physical = 2209 ; free virtual = 15284
INFO: [Common 17-83] Releasing license: Implementation
33 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2956.574 ; gain = 203.996 ; free physical = 2209 ; free virtual = 15284
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2996.594 ; gain = 0.000 ; free physical = 2200 ; free virtual = 15276
INFO: [Common 17-1381] The checkpoint '/home/user/ebaz4205_stmp3770_debuggr/ebaz4205_stmp3770_debuggr.runs/impl_1/ZYNQ_CORE_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file ZYNQ_CORE_wrapper_drc_opted.rpt -pb ZYNQ_CORE_wrapper_drc_opted.pb -rpx ZYNQ_CORE_wrapper_drc_opted.rpx
Command: report_drc -file ZYNQ_CORE_wrapper_drc_opted.rpt -pb ZYNQ_CORE_wrapper_drc_opted.pb -rpx ZYNQ_CORE_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/user/ebaz4205_stmp3770_debuggr/ebaz4205_stmp3770_debuggr.runs/impl_1/ZYNQ_CORE_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port DATA3_11 expects both input and output buffering but the buffers are incomplete.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3147.129 ; gain = 0.000 ; free physical = 2132 ; free virtual = 15209
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 13242c676

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3147.129 ; gain = 0.000 ; free physical = 2132 ; free virtual = 15209
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3147.129 ; gain = 0.000 ; free physical = 2132 ; free virtual = 15209

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: ae8e12c0

Time (s): cpu = 00:00:00.44 ; elapsed = 00:00:00.28 . Memory (MB): peak = 3147.129 ; gain = 0.000 ; free physical = 2139 ; free virtual = 15215

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 17a1b9a60

Time (s): cpu = 00:00:00.70 ; elapsed = 00:00:00.38 . Memory (MB): peak = 3147.129 ; gain = 0.000 ; free physical = 2146 ; free virtual = 15223

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 17a1b9a60

Time (s): cpu = 00:00:00.70 ; elapsed = 00:00:00.39 . Memory (MB): peak = 3147.129 ; gain = 0.000 ; free physical = 2146 ; free virtual = 15223
Phase 1 Placer Initialization | Checksum: 17a1b9a60

Time (s): cpu = 00:00:00.71 ; elapsed = 00:00:00.39 . Memory (MB): peak = 3147.129 ; gain = 0.000 ; free physical = 2146 ; free virtual = 15223

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: cc96742e

Time (s): cpu = 00:00:00.89 ; elapsed = 00:00:00.43 . Memory (MB): peak = 3147.129 ; gain = 0.000 ; free physical = 2140 ; free virtual = 15216

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 142fcf50a

Time (s): cpu = 00:00:00.95 ; elapsed = 00:00:00.45 . Memory (MB): peak = 3147.129 ; gain = 0.000 ; free physical = 2140 ; free virtual = 15216

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 142fcf50a

Time (s): cpu = 00:00:00.95 ; elapsed = 00:00:00.45 . Memory (MB): peak = 3147.129 ; gain = 0.000 ; free physical = 2140 ; free virtual = 15216

Phase 2.4 Global Placement Core

Phase 2.4.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 5 LUTNM shape to break, 7 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 5, two critical 0, total 5, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 7 nets or LUTs. Breaked 5 LUTs, combined 2 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3147.129 ; gain = 0.000 ; free physical = 2134 ; free virtual = 15210

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            5  |              2  |                     7  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            5  |              2  |                     7  |           0  |           9  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.1 Physical Synthesis In Placer | Checksum: 177021dd0

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3147.129 ; gain = 0.000 ; free physical = 2133 ; free virtual = 15209
Phase 2.4 Global Placement Core | Checksum: 1928deb4c

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3147.129 ; gain = 0.000 ; free physical = 2135 ; free virtual = 15211
Phase 2 Global Placement | Checksum: 1928deb4c

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3147.129 ; gain = 0.000 ; free physical = 2135 ; free virtual = 15211

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1afac7b1e

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3147.129 ; gain = 0.000 ; free physical = 2134 ; free virtual = 15210

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 162cc75c1

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3147.129 ; gain = 0.000 ; free physical = 2132 ; free virtual = 15208

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1c992d073

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3147.129 ; gain = 0.000 ; free physical = 2132 ; free virtual = 15208

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1c992d073

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3147.129 ; gain = 0.000 ; free physical = 2132 ; free virtual = 15208

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 1904658c4

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3147.129 ; gain = 0.000 ; free physical = 2128 ; free virtual = 15204

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 1d8147764

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 3147.129 ; gain = 0.000 ; free physical = 2127 ; free virtual = 15203

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 17dee9aa7

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 3147.129 ; gain = 0.000 ; free physical = 2127 ; free virtual = 15203

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 17dee9aa7

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 3147.129 ; gain = 0.000 ; free physical = 2127 ; free virtual = 15203

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 1ba012773

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3147.129 ; gain = 0.000 ; free physical = 2123 ; free virtual = 15199
Phase 3 Detail Placement | Checksum: 1ba012773

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3147.129 ; gain = 0.000 ; free physical = 2122 ; free virtual = 15199

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 20d7540f7

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.308 | TNS=-4.068 |
Phase 1 Physical Synthesis Initialization | Checksum: 275afb8b7

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3147.129 ; gain = 0.000 ; free physical = 2119 ; free virtual = 15196
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 259115cd6

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3147.129 ; gain = 0.000 ; free physical = 2119 ; free virtual = 15196
Phase 4.1.1.1 BUFG Insertion | Checksum: 20d7540f7

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3147.129 ; gain = 0.000 ; free physical = 2119 ; free virtual = 15196

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.349. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1d95217af

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 3147.129 ; gain = 0.000 ; free physical = 2147 ; free virtual = 15224

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 3147.129 ; gain = 0.000 ; free physical = 2147 ; free virtual = 15224
Phase 4.1 Post Commit Optimization | Checksum: 1d95217af

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 3147.129 ; gain = 0.000 ; free physical = 2147 ; free virtual = 15224

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1d95217af

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 3147.129 ; gain = 0.000 ; free physical = 2147 ; free virtual = 15224

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1d95217af

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 3147.129 ; gain = 0.000 ; free physical = 2147 ; free virtual = 15224
Phase 4.3 Placer Reporting | Checksum: 1d95217af

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 3147.129 ; gain = 0.000 ; free physical = 2147 ; free virtual = 15224

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3147.129 ; gain = 0.000 ; free physical = 2147 ; free virtual = 15224

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 3147.129 ; gain = 0.000 ; free physical = 2147 ; free virtual = 15224
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1c8e4f59c

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 3147.129 ; gain = 0.000 ; free physical = 2147 ; free virtual = 15224
Ending Placer Task | Checksum: f3077d37

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 3147.129 ; gain = 0.000 ; free physical = 2147 ; free virtual = 15223
INFO: [Common 17-83] Releasing license: Implementation
73 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 3147.129 ; gain = 0.000 ; free physical = 2150 ; free virtual = 15226
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3147.129 ; gain = 0.000 ; free physical = 2147 ; free virtual = 15225
INFO: [Common 17-1381] The checkpoint '/home/user/ebaz4205_stmp3770_debuggr/ebaz4205_stmp3770_debuggr.runs/impl_1/ZYNQ_CORE_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file ZYNQ_CORE_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3147.129 ; gain = 0.000 ; free physical = 2135 ; free virtual = 15212
INFO: [runtcl-4] Executing : report_utilization -file ZYNQ_CORE_wrapper_utilization_placed.rpt -pb ZYNQ_CORE_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file ZYNQ_CORE_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3147.129 ; gain = 0.000 ; free physical = 2145 ; free virtual = 15222
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
82 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3147.129 ; gain = 0.000 ; free physical = 2118 ; free virtual = 15197
INFO: [Common 17-1381] The checkpoint '/home/user/ebaz4205_stmp3770_debuggr/ebaz4205_stmp3770_debuggr.runs/impl_1/ZYNQ_CORE_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 2eb37ec2 ConstDB: 0 ShapeSum: c453fe75 RouteDB: 0
Post Restoration Checksum: NetGraph: e2f02ad4 NumContArr: e5ffae81 Constraints: 0 Timing: 0
Phase 1 Build RT Design | Checksum: 1c8efd955

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 3147.129 ; gain = 0.000 ; free physical = 2031 ; free virtual = 15109

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1c8efd955

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 3147.129 ; gain = 0.000 ; free physical = 2033 ; free virtual = 15111

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1c8efd955

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 3147.129 ; gain = 0.000 ; free physical = 2000 ; free virtual = 15078

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1c8efd955

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 3147.129 ; gain = 0.000 ; free physical = 2000 ; free virtual = 15078
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 235a05028

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 3147.129 ; gain = 0.000 ; free physical = 1990 ; free virtual = 15069
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.409  | TNS=0.000  | WHS=-0.066 | THS=-0.956 |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 549
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 549
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 21635cece

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 3147.129 ; gain = 0.000 ; free physical = 1987 ; free virtual = 15065

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 21635cece

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 3147.129 ; gain = 0.000 ; free physical = 1987 ; free virtual = 15065
Phase 3 Initial Routing | Checksum: 18026afa1

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 3147.129 ; gain = 0.000 ; free physical = 1987 ; free virtual = 15065

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 193
 Number of Nodes with overlaps = 93
 Number of Nodes with overlaps = 60
 Number of Nodes with overlaps = 36
 Number of Nodes with overlaps = 19
 Number of Nodes with overlaps = 17
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.151 | TNS=-1.077 | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1ab373625

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 3147.129 ; gain = 0.000 ; free physical = 2047 ; free virtual = 15125

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 34
 Number of Nodes with overlaps = 17
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.191 | TNS=-1.764 | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 190f28d04

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 3147.129 ; gain = 0.000 ; free physical = 2023 ; free virtual = 15102
Phase 4 Rip-up And Reroute | Checksum: 190f28d04

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 3147.129 ; gain = 0.000 ; free physical = 2023 ; free virtual = 15102

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 12e6b8da0

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 3147.129 ; gain = 0.000 ; free physical = 2023 ; free virtual = 15101
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.036 | TNS=-0.165 | WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 100493435

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 3147.129 ; gain = 0.000 ; free physical = 2023 ; free virtual = 15101

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 100493435

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 3147.129 ; gain = 0.000 ; free physical = 2023 ; free virtual = 15101
Phase 5 Delay and Skew Optimization | Checksum: 100493435

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 3147.129 ; gain = 0.000 ; free physical = 2023 ; free virtual = 15101

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1c3e366a7

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 3147.129 ; gain = 0.000 ; free physical = 2022 ; free virtual = 15100
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.036 | TNS=-0.165 | WHS=0.228  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1c3e366a7

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 3147.129 ; gain = 0.000 ; free physical = 2022 ; free virtual = 15100
Phase 6 Post Hold Fix | Checksum: 1c3e366a7

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 3147.129 ; gain = 0.000 ; free physical = 2022 ; free virtual = 15100

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.229167 %
  Global Horizontal Routing Utilization  = 0.197151 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 33.3333%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 27.027%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 29.4118%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 35.2941%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: dd40d38f

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 3147.129 ; gain = 0.000 ; free physical = 2022 ; free virtual = 15100

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: dd40d38f

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 3149.012 ; gain = 1.883 ; free physical = 2020 ; free virtual = 15098

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: ad761cac

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 3197.035 ; gain = 49.906 ; free physical = 2020 ; free virtual = 15098

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.036 | TNS=-0.165 | WHS=0.228  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: ad761cac

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 3197.035 ; gain = 49.906 ; free physical = 2019 ; free virtual = 15097
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 3197.035 ; gain = 49.906 ; free physical = 2051 ; free virtual = 15130

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
97 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3197.035 ; gain = 49.906 ; free physical = 2051 ; free virtual = 15130
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3197.035 ; gain = 0.000 ; free physical = 2045 ; free virtual = 15126
INFO: [Common 17-1381] The checkpoint '/home/user/ebaz4205_stmp3770_debuggr/ebaz4205_stmp3770_debuggr.runs/impl_1/ZYNQ_CORE_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file ZYNQ_CORE_wrapper_drc_routed.rpt -pb ZYNQ_CORE_wrapper_drc_routed.pb -rpx ZYNQ_CORE_wrapper_drc_routed.rpx
Command: report_drc -file ZYNQ_CORE_wrapper_drc_routed.rpt -pb ZYNQ_CORE_wrapper_drc_routed.pb -rpx ZYNQ_CORE_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/user/ebaz4205_stmp3770_debuggr/ebaz4205_stmp3770_debuggr.runs/impl_1/ZYNQ_CORE_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file ZYNQ_CORE_wrapper_methodology_drc_routed.rpt -pb ZYNQ_CORE_wrapper_methodology_drc_routed.pb -rpx ZYNQ_CORE_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file ZYNQ_CORE_wrapper_methodology_drc_routed.rpt -pb ZYNQ_CORE_wrapper_methodology_drc_routed.pb -rpx ZYNQ_CORE_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/user/ebaz4205_stmp3770_debuggr/ebaz4205_stmp3770_debuggr.runs/impl_1/ZYNQ_CORE_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file ZYNQ_CORE_wrapper_power_routed.rpt -pb ZYNQ_CORE_wrapper_power_summary_routed.pb -rpx ZYNQ_CORE_wrapper_power_routed.rpx
Command: report_power -file ZYNQ_CORE_wrapper_power_routed.rpt -pb ZYNQ_CORE_wrapper_power_summary_routed.pb -rpx ZYNQ_CORE_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
109 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file ZYNQ_CORE_wrapper_route_status.rpt -pb ZYNQ_CORE_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file ZYNQ_CORE_wrapper_timing_summary_routed.rpt -pb ZYNQ_CORE_wrapper_timing_summary_routed.pb -rpx ZYNQ_CORE_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file ZYNQ_CORE_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file ZYNQ_CORE_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file ZYNQ_CORE_wrapper_bus_skew_routed.rpt -pb ZYNQ_CORE_wrapper_bus_skew_routed.pb -rpx ZYNQ_CORE_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Command: write_bitstream -force ZYNQ_CORE_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./ZYNQ_CORE_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
12 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:06 ; elapsed = 00:00:15 . Memory (MB): peak = 3478.820 ; gain = 237.418 ; free physical = 2024 ; free virtual = 15107
INFO: [Common 17-206] Exiting Vivado at Tue Mar  8 17:29:23 2022...
