Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx_Vivado_SDK_2015.2_0626_1/new/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 82101b162a07433c9a04dfe4e121ee89 --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0 -L unisims_ver -L unimacro_ver -L secureip --snapshot maintb_behav xil_defaultlib.maintb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port date [G:/1-/cpu-run-sim/cpu2.srcs/sources_1/new/main.v:323]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port x0 [G:/1-/cpu-run-sim/cpu2.srcs/sources_1/new/Interrupt.v:121]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 4 for port count [G:/1-/cpu-run-sim/cpu2.srcs/sources_1/new/main.v:131]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port en [G:/1-/cpu-run-sim/cpu2.srcs/sources_1/new/main.v:136]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 4 for port count [G:/1-/cpu-run-sim/cpu2.srcs/sources_1/new/main.v:144]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port en [G:/1-/cpu-run-sim/cpu2.srcs/sources_1/new/main.v:148]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clockdivider(frequency=1)
Compiling module xil_defaultlib.clockdivider(frequency=2)
Compiling module xil_defaultlib.CLK_1s
Compiling module xil_defaultlib.Mux
Compiling module xil_defaultlib.Mux4_1
Compiling module xil_defaultlib.ir_handle
Compiling module xil_defaultlib.priority
Compiling module xil_defaultlib.Mux(width=2)
Compiling module xil_defaultlib.Interrupt
Compiling module xil_defaultlib.Counter
Compiling module xil_defaultlib.CountUp(bound=7)
Compiling module xil_defaultlib.Register(width=1)
Compiling module xil_defaultlib.CountUp(bound=1)
Compiling module xil_defaultlib.register_32
Compiling module xil_defaultlib.mux2_1width_32
Compiling module dist_mem_gen_v8_0.dist_mem_gen_v8_0(C_FAMILY="arti...
Compiling module xil_defaultlib.Rom_User
Compiling module dist_mem_gen_v8_0.dist_mem_gen_v8_0(C_FAMILY="arti...
Compiling module xil_defaultlib.Rom_Trap
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.IF_ID
Compiling module xil_defaultlib.trans
Compiling module xil_defaultlib.mux2_1width_4
Compiling module xil_defaultlib.controler
Compiling module xil_defaultlib.Equal_5
Compiling module xil_defaultlib.mux4_1width_5
Compiling module xil_defaultlib.mux2_1width_5
Compiling module xil_defaultlib.cp0_instruct
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.Equal
Compiling module xil_defaultlib.redirect
Compiling module xil_defaultlib.ID_EX
Compiling module xil_defaultlib.mux4_1width_32
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX_Mem
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.mux2_1width_16
Compiling module xil_defaultlib.Mem_WB
Compiling module xil_defaultlib.four2seven
Compiling module xil_defaultlib.sevenseg
Compiling module xil_defaultlib.main
Compiling module xil_defaultlib.maintb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot maintb_behav
