// Seed: 3725300576
module module_0 (
    output wor id_0,
    input tri1 id_1,
    output wor id_2,
    input tri0 id_3,
    input supply1 id_4,
    input supply1 id_5,
    output wor id_6
    , id_8
);
  assign id_2 = id_5;
  assign module_1.id_8 = 0;
endmodule
module module_1 #(
    parameter id_10 = 32'd72,
    parameter id_11 = 32'd30,
    parameter id_6  = 32'd75,
    parameter id_8  = 32'd79
) (
    input wor id_0,
    output tri id_1,
    input wand id_2,
    input supply0 id_3,
    output tri id_4,
    input tri id_5,
    input supply0 _id_6,
    input uwire id_7,
    input tri _id_8,
    input tri0 id_9,
    input wor _id_10,
    input uwire _id_11
);
  assign id_1 = id_11;
  logic id_13 = 1;
  wire id_14;
  logic [{  id_8  ,  id_6  }  ==  -1 : id_10] id_15 = "";
  module_0 modCall_1 (
      id_1,
      id_5,
      id_1,
      id_9,
      id_5,
      id_9,
      id_4
  );
  static logic [id_10 : id_11] id_16 = 1;
  wire id_17;
endmodule
