$comment
	File created using the following command:
		vcd file demux_1x4_when_select.msim.vcd -direction
$end
$date
	Sun Dec  1 07:46:17 2024
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module demux_1x4_when_select_vhd_vec_tst $end
$var wire 1 ! S0 $end
$var wire 1 " S1 $end
$var wire 1 # X $end
$var wire 1 $ Y [3] $end
$var wire 1 % Y [2] $end
$var wire 1 & Y [1] $end
$var wire 1 ' Y [0] $end

$scope module i1 $end
$var wire 1 ( gnd $end
$var wire 1 ) vcc $end
$var wire 1 * unknown $end
$var wire 1 + devoe $end
$var wire 1 , devclrn $end
$var wire 1 - devpor $end
$var wire 1 . ww_devoe $end
$var wire 1 / ww_devclrn $end
$var wire 1 0 ww_devpor $end
$var wire 1 1 ww_S0 $end
$var wire 1 2 ww_S1 $end
$var wire 1 3 ww_X $end
$var wire 1 4 ww_Y [3] $end
$var wire 1 5 ww_Y [2] $end
$var wire 1 6 ww_Y [1] $end
$var wire 1 7 ww_Y [0] $end
$var wire 1 8 \Y[0]~output_o\ $end
$var wire 1 9 \Y[1]~output_o\ $end
$var wire 1 : \Y[2]~output_o\ $end
$var wire 1 ; \Y[3]~output_o\ $end
$var wire 1 < \S1~input_o\ $end
$var wire 1 = \S0~input_o\ $end
$var wire 1 > \X~input_o\ $end
$var wire 1 ? \Y~0_combout\ $end
$var wire 1 @ \Y~1_combout\ $end
$var wire 1 A \Y~2_combout\ $end
$var wire 1 B \Y~3_combout\ $end
$var wire 1 C \ALT_INV_Y~3_combout\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
0#
0(
1)
x*
1+
1,
1-
1.
1/
10
01
02
03
08
09
0:
0;
0<
0=
0>
0?
0@
0A
1B
0C
04
05
06
07
0$
0%
0&
0'
$end
#50000
1#
13
1>
0B
1C
1;
14
1$
#100000
1"
12
1<
1A
1B
0C
1:
0;
15
04
1%
0$
#150000
0"
1!
02
11
1=
0<
1@
0A
0:
19
05
16
1&
0%
#200000
1"
12
1<
1?
0@
09
18
06
17
1'
0&
#250000
0"
0!
02
01
0=
0<
0?
0B
1C
08
1;
07
14
0'
1$
#450000
0#
03
0>
1B
0C
0;
04
0$
#1000000
