module adder_pipe_64bit (
    input        clk,
    input        rst_n,
    input        i_en,
    input  [63:0] adda,
    input  [63:0] addb,
    output [64:0] result,
    output       o_en
);

    // Pipeline registers
    reg [63:0] stage1_a;
    reg [63:0] stage1_b;
    reg        stage1_en;

    reg [64:0] stage2_sum;
    reg        stage2_en;

    reg [64:0] stage3_sum;
    reg        stage3_en;

    assign result = stage3_sum;
    assign o_en = stage3_en;

    // First pipeline stage: latch inputs
    always @(posedge clk or negedge rst_n) begin
        if (!rst_n) begin
            stage1_a <= 64'b0;
            stage1_b <= 64'b0;
            stage1_en <= 1'b0;
        end else begin
            stage1_a <= adda;
            stage1_b <= addb;
            stage1_en <= i_en;
        end
    end

    // Second pipeline stage: perform addition
    always @(posedge clk or negedge rst_n) begin
        if (!rst_n) begin
            stage2_sum <= 65'b0;
            stage2_en <= 1'b0;
        end else begin
            stage2_sum <= stage1_a + stage1_b;
            stage2_en <= stage1_en;
        end
    end

    // Third pipeline stage: hold result
    always @(posedge clk or negedge rst_n) begin
        if (!rst_n) begin
            stage3_sum <= 65'b0;
            stage3_en <= 1'b0;
        end else begin
            stage3_sum <= stage2_sum;
            stage3_en <= stage2_en;
        end
    end

endmodule