\section{Class Hierarchy}
This inheritance list is sorted roughly, but not completely, alphabetically\+:\begin{DoxyCompactList}
\item \contentsline{section}{\+\_\+twi\+:\+:\+\_\+\+Bit\+Rate\+Config}{\pageref{struct__twi_1_1__BitRateConfig}}{}
\item \contentsline{section}{ports\+:\+:\+\_\+\+Io$<$ p, b, io $>$}{\pageref{structports_1_1__Io}}{}
\item \contentsline{section}{Adc$<$ Default\+Ref, Default\+Input, Default\+Mode, Task $>$}{\pageref{classAdc}}{}
\item \contentsline{section}{bits16\+\_\+hilo\+\_\+s}{\pageref{structbits16__hilo__s}}{}
\item \contentsline{section}{bits16\+\_\+lohi\+\_\+s}{\pageref{structbits16__lohi__s}}{}
\item \contentsline{section}{bits16\+\_\+s}{\pageref{unionbits16__s}}{}
\item \contentsline{section}{bits32\+\_\+hilo\+\_\+s}{\pageref{structbits32__hilo__s}}{}
\item \contentsline{section}{bits32\+\_\+lohi\+\_\+s}{\pageref{structbits32__lohi__s}}{}
\item \contentsline{section}{bits32\+\_\+t}{\pageref{unionbits32__t}}{}
\item \contentsline{section}{bits64\+\_\+hilo\+\_\+s}{\pageref{structbits64__hilo__s}}{}
\item \contentsline{section}{bits64\+\_\+lohi\+\_\+s}{\pageref{structbits64__lohi__s}}{}
\item \contentsline{section}{bits64\+\_\+s}{\pageref{unionbits64__s}}{}
\item \contentsline{section}{Buffer$<$ buffer\+\_\+size, Use\+Markers, Overwrite\+If\+Full $>$}{\pageref{classBuffer}}{}
\item \contentsline{section}{Buffer$<$ 0, Use\+Markers, overwrite\+If\+Full $>$}{\pageref{classBuffer_3_010_00_01UseMarkers_00_01overwriteIfFull_01_4}}{}
\item \contentsline{section}{Buttons$<$ Button\+List $>$}{\pageref{classButtons}}{}
\item \contentsline{section}{\+\_\+transmission\+:\+:Clear\+Errors}{\pageref{class__transmission_1_1ClearErrors}}{}
\item \contentsline{section}{std\+:\+:conditional$<$ B, T, F $>$}{\pageref{structstd_1_1conditional}}{}
\item \contentsline{section}{std\+:\+:conditional$<$ false, T, F $>$}{\pageref{structstd_1_1conditional_3_01false_00_01T_00_01F_01_4}}{}
\item \contentsline{section}{\+\_\+twi\+:\+:Data\+Provider\+Task}{\pageref{class__twi_1_1DataProviderTask}}{}
\item \contentsline{section}{\+\_\+spi\+:\+:Data\+Provider\+Task}{\pageref{class__spi_1_1DataProviderTask}}{}
\item \contentsline{section}{\+\_\+pulse\+\_\+uart\+:\+:Do\+Nothing}{\pageref{class__pulse__uart_1_1DoNothing}}{}
\item \contentsline{section}{\+\_\+uart\+:\+:Do\+Nothing}{\pageref{class__uart_1_1DoNothing}}{}
\item \contentsline{section}{\+\_\+spi\+:\+:Do\+Nothing}{\pageref{class__spi_1_1DoNothing}}{}
\item \contentsline{section}{\+\_\+timer\+:\+:Do\+Nothing}{\pageref{struct__timer_1_1DoNothing}}{}
\item \contentsline{section}{\+\_\+twi\+:\+:Do\+Nothing}{\pageref{class__twi_1_1DoNothing}}{}
\item \contentsline{section}{\+\_\+buttons\+:\+:Do\+Nothing\+Matrix\+Listener}{\pageref{struct__buttons_1_1DoNothingMatrixListener}}{}
\item \contentsline{section}{\+\_\+adc\+:\+:Input\+:\+:Gnd}{\pageref{struct__adc_1_1Input_1_1Gnd}}{}
\item \contentsline{section}{std\+:\+:integral\+\_\+constant$<$ T, v $>$}{\pageref{structstd_1_1integral__constant}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{std\+:\+:is\+\_\+same$<$ T, U $>$}{\pageref{structstd_1_1is__same}}{}
\item \contentsline{section}{std\+:\+:is\+\_\+same$<$ T, T $>$}{\pageref{structstd_1_1is__same_3_01T_00_01T_01_4}}{}
\end{DoxyCompactList}
\item \contentsline{section}{Lcd$<$ L\+C\+D\+\_\+\+D7, L\+C\+D\+\_\+\+D6, L\+C\+D\+\_\+\+D5, L\+C\+D\+\_\+\+D4, L\+C\+D\+\_\+\+E\+N\+A\+B\+LE, L\+C\+D\+\_\+\+R\+E\+G\+\_\+\+S\+E\+L\+E\+CT $>$}{\pageref{classLcd}}{}
\item \contentsline{section}{Matrix\+Buttons$<$ Row\+List, Column\+List, Listener $>$}{\pageref{classMatrixButtons}}{}
\item \contentsline{section}{Modbus$<$ address\+Id, Modbus\+Data\+List, Connection\+Ctrl $>$}{\pageref{classModbus}}{}
\item \contentsline{section}{\+\_\+timer0\+:\+:Mode\+Support$<$ Mode, Clock\+Select $>$}{\pageref{struct__timer0_1_1ModeSupport}}{}
\item \contentsline{section}{\+\_\+spi\+:\+:No\+SS}{\pageref{class__spi_1_1NoSS}}{}
\item \contentsline{section}{std\+:\+:numeric\+\_\+limits$<$ T $>$}{\pageref{classstd_1_1numeric__limits}}{}
\item \contentsline{section}{std\+:\+:numeric\+\_\+limits$<$ uint16\+\_\+t $>$}{\pageref{classstd_1_1numeric__limits_3_01uint16__t_01_4}}{}
\item \contentsline{section}{std\+:\+:numeric\+\_\+limits$<$ uint8\+\_\+t $>$}{\pageref{classstd_1_1numeric__limits_3_01uint8__t_01_4}}{}
\item \contentsline{section}{Pgm\+Data\+Ptr$<$ T $>$}{\pageref{classPgmDataPtr}}{}
\item \contentsline{section}{ports\+:\+:Pin$<$ p, b $>$}{\pageref{structports_1_1Pin}}{}
\item \contentsline{section}{\+\_\+buttons\+:\+:Pin\+List$<$ Pins $>$}{\pageref{class__buttons_1_1PinList}}{}
\item \contentsline{section}{Pulse\+Uart\+Tx$<$ Tx\+Pin, zero\+Bit\+Duration, \+\_\+tx\+\_\+buffer\+\_\+size, Task, one\+Bit\+Duration, sync\+Bit\+Duration, inverse\+Output $>$}{\pageref{classPulseUartTx}}{}
\item \contentsline{section}{Pwm$<$ TimerN, Mode, Out\+ModeA, Out\+ModeB, Set\+D\+D\+R\+\_\+A, Set\+D\+D\+R\+\_\+B, TaskA, TaskB, Task\+OvF $>$}{\pageref{classPwm}}{}
\item \contentsline{section}{Serial\+Modbus$<$ address\+Id, Modbus\+Data\+List, baud, stop\+\_\+bits, parity\+\_\+bit, data\+\_\+bits, baud\+\_\+tol $>$}{\pageref{classSerialModbus}}{}
\item \contentsline{section}{\+\_\+servo\+:\+:Servo\+Pause$<$ Pause\+Length $>$}{\pageref{class__servo_1_1ServoPause}}{}
\item \contentsline{section}{Servos$<$ Servo\+List $>$}{\pageref{classServos}}{}
\item \contentsline{section}{Spi\+Async$<$ Clock\+Select, Mode, tx\+\_\+buffer\+\_\+size, rx\+\_\+buffer\+\_\+size, Irq\+Task, default\+\_\+char, \+\_\+\+SS, Data\+Order, Data\+Mode $>$}{\pageref{classSpiAsync}}{}
\item \contentsline{section}{Spi\+Master$<$ Clock\+Select, tx\+\_\+buffer\+\_\+size, rx\+\_\+buffer\+\_\+size, Irq\+Task, SS, Data\+Order, Data\+Mode $>$}{\pageref{classSpiMaster}}{}
\item \contentsline{section}{Spi\+Slave$<$ tx\+\_\+buffer\+\_\+size, rx\+\_\+buffer\+\_\+size, Irq\+Task, default\+\_\+char, Data\+Order, Data\+Mode $>$}{\pageref{classSpiSlave}}{}
\item \contentsline{section}{Spi\+Sync$<$ Clock\+Select, Mode, \+\_\+\+SS, Data\+Order, Data\+Mode $>$}{\pageref{classSpiSync}}{}
\item \contentsline{section}{Static\+\_\+\+Buffer$<$ buffer\+\_\+size, unique\+\_\+id, Use\+Markers, Overwrite\+If\+Full $>$}{\pageref{classStatic__Buffer}}{}
\item \contentsline{section}{\+\_\+adc\+:\+:Input\+:\+:Temperature}{\pageref{struct__adc_1_1Input_1_1Temperature}}{}
\item \contentsline{section}{\+\_\+timer\+:\+:Timer0}{\pageref{struct__timer_1_1Timer0}}{}
\item \contentsline{section}{\+\_\+timer2\+:\+:Timer\+Def}{\pageref{struct__timer2_1_1TimerDef}}{}
\item \contentsline{section}{\+\_\+timer0\+:\+:Timer\+Def}{\pageref{struct__timer0_1_1TimerDef}}{}
\item \contentsline{section}{\+\_\+timer1\+:\+:Timer\+Def}{\pageref{struct__timer1_1_1TimerDef}}{}
\item \contentsline{section}{Twi\+Master$<$ tx\+\_\+buffer\+\_\+size, rx\+\_\+buffer\+\_\+size, Irq\+Task, address, general\+Call, max\+Speed, pull\+\_\+up $>$}{\pageref{classTwiMaster}}{}
\item \contentsline{section}{Uart$<$ baud, \+\_\+tx\+\_\+buffer\+\_\+size, \+\_\+rx\+\_\+buffer\+\_\+size, use\+\_\+irqs, Irq\+Task, stop\+\_\+bits, parity\+\_\+bit, data\+\_\+bits, baud\+\_\+tol $>$}{\pageref{classUart}}{}
\item \contentsline{section}{\+\_\+adc\+:\+:Input\+:\+:Unset}{\pageref{struct__adc_1_1Input_1_1Unset}}{}
\item \contentsline{section}{\+\_\+adc\+:\+:Input\+:\+:V1\+\_\+1}{\pageref{struct__adc_1_1Input_1_1V1__1}}{}
\end{DoxyCompactList}
