
*** Running vivado
    with args -log doHist.vds -m64 -mode batch -messageDb vivado.pb -notrace -source doHist.tcl


****** Vivado v2016.1 (64-bit)
  **** SW Build 1538259 on Fri Apr  8 15:45:23 MDT 2016
  **** IP Build 1537824 on Fri Apr  8 04:28:57 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source doHist.tcl -notrace
Command: synth_design -top doHist -part xc7z020clg484-1 -no_iobuf -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 21366 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1052.055 ; gain = 145.078 ; free physical = 128 ; free virtual = 13362
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'doHist' [/home/darkin/Workspace/Vivado_HLS/image_histogram/solution1/impl/vhdl/doHist.vhd:56]
	Parameter C_S_AXI_CTRL_BUS_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_CTRL_BUS_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/darkin/Workspace/Vivado_HLS/image_histogram/solution1/impl/vhdl/doHist.vhd:86]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'doHist_CTRL_BUS_s_axi' declared at '/home/darkin/Workspace/Vivado_HLS/image_histogram/solution1/impl/vhdl/doHist_CTRL_BUS_s_axi.vhd:12' bound to instance 'doHist_CTRL_BUS_s_axi_U' of component 'doHist_CTRL_BUS_s_axi' [/home/darkin/Workspace/Vivado_HLS/image_histogram/solution1/impl/vhdl/doHist.vhd:149]
INFO: [Synth 8-638] synthesizing module 'doHist_CTRL_BUS_s_axi' [/home/darkin/Workspace/Vivado_HLS/image_histogram/solution1/impl/vhdl/doHist_CTRL_BUS_s_axi.vhd:68]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'doHist_CTRL_BUS_s_axi' (1#1) [/home/darkin/Workspace/Vivado_HLS/image_histogram/solution1/impl/vhdl/doHist_CTRL_BUS_s_axi.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'doHist' (2#1) [/home/darkin/Workspace/Vivado_HLS/image_histogram/solution1/impl/vhdl/doHist.vhd:56]
WARNING: [Synth 8-3331] design doHist_CTRL_BUS_s_axi has unconnected port WDATA[31]
WARNING: [Synth 8-3331] design doHist_CTRL_BUS_s_axi has unconnected port WDATA[30]
WARNING: [Synth 8-3331] design doHist_CTRL_BUS_s_axi has unconnected port WDATA[29]
WARNING: [Synth 8-3331] design doHist_CTRL_BUS_s_axi has unconnected port WDATA[28]
WARNING: [Synth 8-3331] design doHist_CTRL_BUS_s_axi has unconnected port WDATA[27]
WARNING: [Synth 8-3331] design doHist_CTRL_BUS_s_axi has unconnected port WDATA[26]
WARNING: [Synth 8-3331] design doHist_CTRL_BUS_s_axi has unconnected port WDATA[25]
WARNING: [Synth 8-3331] design doHist_CTRL_BUS_s_axi has unconnected port WDATA[24]
WARNING: [Synth 8-3331] design doHist_CTRL_BUS_s_axi has unconnected port WDATA[23]
WARNING: [Synth 8-3331] design doHist_CTRL_BUS_s_axi has unconnected port WDATA[22]
WARNING: [Synth 8-3331] design doHist_CTRL_BUS_s_axi has unconnected port WDATA[21]
WARNING: [Synth 8-3331] design doHist_CTRL_BUS_s_axi has unconnected port WDATA[20]
WARNING: [Synth 8-3331] design doHist_CTRL_BUS_s_axi has unconnected port WDATA[19]
WARNING: [Synth 8-3331] design doHist_CTRL_BUS_s_axi has unconnected port WDATA[18]
WARNING: [Synth 8-3331] design doHist_CTRL_BUS_s_axi has unconnected port WDATA[17]
WARNING: [Synth 8-3331] design doHist_CTRL_BUS_s_axi has unconnected port WDATA[16]
WARNING: [Synth 8-3331] design doHist_CTRL_BUS_s_axi has unconnected port WDATA[15]
WARNING: [Synth 8-3331] design doHist_CTRL_BUS_s_axi has unconnected port WDATA[14]
WARNING: [Synth 8-3331] design doHist_CTRL_BUS_s_axi has unconnected port WDATA[13]
WARNING: [Synth 8-3331] design doHist_CTRL_BUS_s_axi has unconnected port WDATA[12]
WARNING: [Synth 8-3331] design doHist_CTRL_BUS_s_axi has unconnected port WDATA[11]
WARNING: [Synth 8-3331] design doHist_CTRL_BUS_s_axi has unconnected port WDATA[10]
WARNING: [Synth 8-3331] design doHist_CTRL_BUS_s_axi has unconnected port WDATA[9]
WARNING: [Synth 8-3331] design doHist_CTRL_BUS_s_axi has unconnected port WDATA[8]
WARNING: [Synth 8-3331] design doHist_CTRL_BUS_s_axi has unconnected port WDATA[6]
WARNING: [Synth 8-3331] design doHist_CTRL_BUS_s_axi has unconnected port WDATA[5]
WARNING: [Synth 8-3331] design doHist_CTRL_BUS_s_axi has unconnected port WDATA[4]
WARNING: [Synth 8-3331] design doHist_CTRL_BUS_s_axi has unconnected port WDATA[3]
WARNING: [Synth 8-3331] design doHist_CTRL_BUS_s_axi has unconnected port WDATA[2]
WARNING: [Synth 8-3331] design doHist_CTRL_BUS_s_axi has unconnected port WSTRB[3]
WARNING: [Synth 8-3331] design doHist_CTRL_BUS_s_axi has unconnected port WSTRB[2]
WARNING: [Synth 8-3331] design doHist_CTRL_BUS_s_axi has unconnected port WSTRB[1]
WARNING: [Synth 8-3331] design doHist has unconnected port inStream_TKEEP[0]
WARNING: [Synth 8-3331] design doHist has unconnected port inStream_TSTRB[0]
WARNING: [Synth 8-3331] design doHist has unconnected port inStream_TUSER[1]
WARNING: [Synth 8-3331] design doHist has unconnected port inStream_TUSER[0]
WARNING: [Synth 8-3331] design doHist has unconnected port inStream_TLAST[0]
WARNING: [Synth 8-3331] design doHist has unconnected port inStream_TID[4]
WARNING: [Synth 8-3331] design doHist has unconnected port inStream_TID[3]
WARNING: [Synth 8-3331] design doHist has unconnected port inStream_TID[2]
WARNING: [Synth 8-3331] design doHist has unconnected port inStream_TID[1]
WARNING: [Synth 8-3331] design doHist has unconnected port inStream_TID[0]
WARNING: [Synth 8-3331] design doHist has unconnected port inStream_TDEST[5]
WARNING: [Synth 8-3331] design doHist has unconnected port inStream_TDEST[4]
WARNING: [Synth 8-3331] design doHist has unconnected port inStream_TDEST[3]
WARNING: [Synth 8-3331] design doHist has unconnected port inStream_TDEST[2]
WARNING: [Synth 8-3331] design doHist has unconnected port inStream_TDEST[1]
WARNING: [Synth 8-3331] design doHist has unconnected port inStream_TDEST[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1092.500 ; gain = 185.523 ; free physical = 144 ; free virtual = 13322
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1092.500 ; gain = 185.523 ; free physical = 144 ; free virtual = 13322
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/darkin/Workspace/Vivado_HLS/image_histogram/solution1/impl/vhdl/doHist.xdc]
Finished Parsing XDC File [/home/darkin/Workspace/Vivado_HLS/image_histogram/solution1/impl/vhdl/doHist.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1433.047 ; gain = 1.000 ; free physical = 188 ; free virtual = 13062
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1433.051 ; gain = 526.074 ; free physical = 184 ; free virtual = 13060
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1433.051 ; gain = 526.074 ; free physical = 184 ; free virtual = 13061
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1433.051 ; gain = 526.074 ; free physical = 184 ; free virtual = 13061
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "AWREADY_t" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "WREADY_t" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "BVALID" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ARREADY_t" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "RVALID_t" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond_fu_148_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond2_fu_131_p2" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1433.051 ; gain = 526.074 ; free physical = 176 ; free virtual = 13053
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     19 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	               19 Bit    Registers := 2     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   3 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module doHist 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     19 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 2     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module doHist_CTRL_BUS_s_axi 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1433.051 ; gain = 526.074 ; free physical = 176 ; free virtual = 13053
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "exitcond2_fu_131_p2" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3917] design doHist has port histo_Addr_A[31] driven by constant 0
WARNING: [Synth 8-3917] design doHist has port histo_Addr_A[30] driven by constant 0
WARNING: [Synth 8-3917] design doHist has port histo_Addr_A[29] driven by constant 0
WARNING: [Synth 8-3917] design doHist has port histo_Addr_A[28] driven by constant 0
WARNING: [Synth 8-3917] design doHist has port histo_Addr_A[27] driven by constant 0
WARNING: [Synth 8-3917] design doHist has port histo_Addr_A[26] driven by constant 0
WARNING: [Synth 8-3917] design doHist has port histo_Addr_A[25] driven by constant 0
WARNING: [Synth 8-3917] design doHist has port histo_Addr_A[24] driven by constant 0
WARNING: [Synth 8-3917] design doHist has port histo_Addr_A[23] driven by constant 0
WARNING: [Synth 8-3917] design doHist has port histo_Addr_A[22] driven by constant 0
WARNING: [Synth 8-3917] design doHist has port histo_Addr_A[21] driven by constant 0
WARNING: [Synth 8-3917] design doHist has port histo_Addr_A[20] driven by constant 0
WARNING: [Synth 8-3917] design doHist has port histo_Addr_A[19] driven by constant 0
WARNING: [Synth 8-3917] design doHist has port histo_Addr_A[18] driven by constant 0
WARNING: [Synth 8-3917] design doHist has port histo_Addr_A[17] driven by constant 0
WARNING: [Synth 8-3917] design doHist has port histo_Addr_A[16] driven by constant 0
WARNING: [Synth 8-3917] design doHist has port histo_Addr_A[15] driven by constant 0
WARNING: [Synth 8-3917] design doHist has port histo_Addr_A[14] driven by constant 0
WARNING: [Synth 8-3917] design doHist has port histo_Addr_A[13] driven by constant 0
WARNING: [Synth 8-3917] design doHist has port histo_Addr_A[12] driven by constant 0
WARNING: [Synth 8-3917] design doHist has port histo_Addr_A[11] driven by constant 0
WARNING: [Synth 8-3917] design doHist has port histo_Addr_A[1] driven by constant 0
WARNING: [Synth 8-3917] design doHist has port histo_Addr_A[0] driven by constant 0
WARNING: [Synth 8-3917] design doHist has port s_axi_CTRL_BUS_RRESP[1] driven by constant 0
WARNING: [Synth 8-3917] design doHist has port s_axi_CTRL_BUS_RRESP[0] driven by constant 0
WARNING: [Synth 8-3917] design doHist has port s_axi_CTRL_BUS_BRESP[1] driven by constant 0
WARNING: [Synth 8-3917] design doHist has port s_axi_CTRL_BUS_BRESP[0] driven by constant 0
WARNING: [Synth 8-3331] design doHist has unconnected port inStream_TKEEP[0]
WARNING: [Synth 8-3331] design doHist has unconnected port inStream_TSTRB[0]
WARNING: [Synth 8-3331] design doHist has unconnected port inStream_TUSER[1]
WARNING: [Synth 8-3331] design doHist has unconnected port inStream_TUSER[0]
WARNING: [Synth 8-3331] design doHist has unconnected port inStream_TLAST[0]
WARNING: [Synth 8-3331] design doHist has unconnected port inStream_TID[4]
WARNING: [Synth 8-3331] design doHist has unconnected port inStream_TID[3]
WARNING: [Synth 8-3331] design doHist has unconnected port inStream_TID[2]
WARNING: [Synth 8-3331] design doHist has unconnected port inStream_TID[1]
WARNING: [Synth 8-3331] design doHist has unconnected port inStream_TID[0]
WARNING: [Synth 8-3331] design doHist has unconnected port inStream_TDEST[5]
WARNING: [Synth 8-3331] design doHist has unconnected port inStream_TDEST[4]
WARNING: [Synth 8-3331] design doHist has unconnected port inStream_TDEST[3]
WARNING: [Synth 8-3331] design doHist has unconnected port inStream_TDEST[2]
WARNING: [Synth 8-3331] design doHist has unconnected port inStream_TDEST[1]
WARNING: [Synth 8-3331] design doHist has unconnected port inStream_TDEST[0]
WARNING: [Synth 8-3331] design doHist has unconnected port s_axi_CTRL_BUS_WDATA[31]
WARNING: [Synth 8-3331] design doHist has unconnected port s_axi_CTRL_BUS_WDATA[30]
WARNING: [Synth 8-3331] design doHist has unconnected port s_axi_CTRL_BUS_WDATA[29]
WARNING: [Synth 8-3331] design doHist has unconnected port s_axi_CTRL_BUS_WDATA[28]
WARNING: [Synth 8-3331] design doHist has unconnected port s_axi_CTRL_BUS_WDATA[27]
WARNING: [Synth 8-3331] design doHist has unconnected port s_axi_CTRL_BUS_WDATA[26]
WARNING: [Synth 8-3331] design doHist has unconnected port s_axi_CTRL_BUS_WDATA[25]
WARNING: [Synth 8-3331] design doHist has unconnected port s_axi_CTRL_BUS_WDATA[24]
WARNING: [Synth 8-3331] design doHist has unconnected port s_axi_CTRL_BUS_WDATA[23]
WARNING: [Synth 8-3331] design doHist has unconnected port s_axi_CTRL_BUS_WDATA[22]
WARNING: [Synth 8-3331] design doHist has unconnected port s_axi_CTRL_BUS_WDATA[21]
WARNING: [Synth 8-3331] design doHist has unconnected port s_axi_CTRL_BUS_WDATA[20]
WARNING: [Synth 8-3331] design doHist has unconnected port s_axi_CTRL_BUS_WDATA[19]
WARNING: [Synth 8-3331] design doHist has unconnected port s_axi_CTRL_BUS_WDATA[18]
WARNING: [Synth 8-3331] design doHist has unconnected port s_axi_CTRL_BUS_WDATA[17]
WARNING: [Synth 8-3331] design doHist has unconnected port s_axi_CTRL_BUS_WDATA[16]
WARNING: [Synth 8-3331] design doHist has unconnected port s_axi_CTRL_BUS_WDATA[15]
WARNING: [Synth 8-3331] design doHist has unconnected port s_axi_CTRL_BUS_WDATA[14]
WARNING: [Synth 8-3331] design doHist has unconnected port s_axi_CTRL_BUS_WDATA[13]
WARNING: [Synth 8-3331] design doHist has unconnected port s_axi_CTRL_BUS_WDATA[12]
WARNING: [Synth 8-3331] design doHist has unconnected port s_axi_CTRL_BUS_WDATA[11]
WARNING: [Synth 8-3331] design doHist has unconnected port s_axi_CTRL_BUS_WDATA[10]
WARNING: [Synth 8-3331] design doHist has unconnected port s_axi_CTRL_BUS_WDATA[9]
WARNING: [Synth 8-3331] design doHist has unconnected port s_axi_CTRL_BUS_WDATA[8]
WARNING: [Synth 8-3331] design doHist has unconnected port s_axi_CTRL_BUS_WDATA[6]
WARNING: [Synth 8-3331] design doHist has unconnected port s_axi_CTRL_BUS_WDATA[5]
WARNING: [Synth 8-3331] design doHist has unconnected port s_axi_CTRL_BUS_WDATA[4]
WARNING: [Synth 8-3331] design doHist has unconnected port s_axi_CTRL_BUS_WDATA[3]
WARNING: [Synth 8-3331] design doHist has unconnected port s_axi_CTRL_BUS_WDATA[2]
WARNING: [Synth 8-3331] design doHist has unconnected port s_axi_CTRL_BUS_WSTRB[3]
WARNING: [Synth 8-3331] design doHist has unconnected port s_axi_CTRL_BUS_WSTRB[2]
WARNING: [Synth 8-3331] design doHist has unconnected port s_axi_CTRL_BUS_WSTRB[1]
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1433.051 ; gain = 526.074 ; free physical = 176 ; free virtual = 13053
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1433.051 ; gain = 526.074 ; free physical = 176 ; free virtual = 13053

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'doHist_CTRL_BUS_s_axi_U/rdata_data_reg[4]' (FDE) to 'doHist_CTRL_BUS_s_axi_U/rdata_data_reg[5]'
INFO: [Synth 8-3886] merging instance 'doHist_CTRL_BUS_s_axi_U/rdata_data_reg[5]' (FDE) to 'doHist_CTRL_BUS_s_axi_U/rdata_data_reg[6]'
INFO: [Synth 8-3886] merging instance 'doHist_CTRL_BUS_s_axi_U/rdata_data_reg[6]' (FDE) to 'doHist_CTRL_BUS_s_axi_U/rdata_data_reg[8]'
INFO: [Synth 8-3886] merging instance 'doHist_CTRL_BUS_s_axi_U/rdata_data_reg[8]' (FDE) to 'doHist_CTRL_BUS_s_axi_U/rdata_data_reg[9]'
INFO: [Synth 8-3886] merging instance 'doHist_CTRL_BUS_s_axi_U/rdata_data_reg[9]' (FDE) to 'doHist_CTRL_BUS_s_axi_U/rdata_data_reg[10]'
INFO: [Synth 8-3886] merging instance 'doHist_CTRL_BUS_s_axi_U/rdata_data_reg[10]' (FDE) to 'doHist_CTRL_BUS_s_axi_U/rdata_data_reg[11]'
INFO: [Synth 8-3886] merging instance 'doHist_CTRL_BUS_s_axi_U/rdata_data_reg[11]' (FDE) to 'doHist_CTRL_BUS_s_axi_U/rdata_data_reg[12]'
INFO: [Synth 8-3886] merging instance 'doHist_CTRL_BUS_s_axi_U/rdata_data_reg[12]' (FDE) to 'doHist_CTRL_BUS_s_axi_U/rdata_data_reg[13]'
INFO: [Synth 8-3886] merging instance 'doHist_CTRL_BUS_s_axi_U/rdata_data_reg[13]' (FDE) to 'doHist_CTRL_BUS_s_axi_U/rdata_data_reg[14]'
INFO: [Synth 8-3886] merging instance 'doHist_CTRL_BUS_s_axi_U/rdata_data_reg[14]' (FDE) to 'doHist_CTRL_BUS_s_axi_U/rdata_data_reg[15]'
INFO: [Synth 8-3886] merging instance 'doHist_CTRL_BUS_s_axi_U/rdata_data_reg[15]' (FDE) to 'doHist_CTRL_BUS_s_axi_U/rdata_data_reg[16]'
INFO: [Synth 8-3886] merging instance 'doHist_CTRL_BUS_s_axi_U/rdata_data_reg[16]' (FDE) to 'doHist_CTRL_BUS_s_axi_U/rdata_data_reg[17]'
INFO: [Synth 8-3886] merging instance 'doHist_CTRL_BUS_s_axi_U/rdata_data_reg[17]' (FDE) to 'doHist_CTRL_BUS_s_axi_U/rdata_data_reg[18]'
INFO: [Synth 8-3886] merging instance 'doHist_CTRL_BUS_s_axi_U/rdata_data_reg[18]' (FDE) to 'doHist_CTRL_BUS_s_axi_U/rdata_data_reg[19]'
INFO: [Synth 8-3886] merging instance 'doHist_CTRL_BUS_s_axi_U/rdata_data_reg[19]' (FDE) to 'doHist_CTRL_BUS_s_axi_U/rdata_data_reg[20]'
INFO: [Synth 8-3886] merging instance 'doHist_CTRL_BUS_s_axi_U/rdata_data_reg[20]' (FDE) to 'doHist_CTRL_BUS_s_axi_U/rdata_data_reg[21]'
INFO: [Synth 8-3886] merging instance 'doHist_CTRL_BUS_s_axi_U/rdata_data_reg[21]' (FDE) to 'doHist_CTRL_BUS_s_axi_U/rdata_data_reg[22]'
INFO: [Synth 8-3886] merging instance 'doHist_CTRL_BUS_s_axi_U/rdata_data_reg[22]' (FDE) to 'doHist_CTRL_BUS_s_axi_U/rdata_data_reg[23]'
INFO: [Synth 8-3886] merging instance 'doHist_CTRL_BUS_s_axi_U/rdata_data_reg[23]' (FDE) to 'doHist_CTRL_BUS_s_axi_U/rdata_data_reg[24]'
INFO: [Synth 8-3886] merging instance 'doHist_CTRL_BUS_s_axi_U/rdata_data_reg[24]' (FDE) to 'doHist_CTRL_BUS_s_axi_U/rdata_data_reg[25]'
INFO: [Synth 8-3886] merging instance 'doHist_CTRL_BUS_s_axi_U/rdata_data_reg[25]' (FDE) to 'doHist_CTRL_BUS_s_axi_U/rdata_data_reg[26]'
INFO: [Synth 8-3886] merging instance 'doHist_CTRL_BUS_s_axi_U/rdata_data_reg[26]' (FDE) to 'doHist_CTRL_BUS_s_axi_U/rdata_data_reg[27]'
INFO: [Synth 8-3886] merging instance 'doHist_CTRL_BUS_s_axi_U/rdata_data_reg[27]' (FDE) to 'doHist_CTRL_BUS_s_axi_U/rdata_data_reg[28]'
INFO: [Synth 8-3886] merging instance 'doHist_CTRL_BUS_s_axi_U/rdata_data_reg[28]' (FDE) to 'doHist_CTRL_BUS_s_axi_U/rdata_data_reg[29]'
INFO: [Synth 8-3886] merging instance 'doHist_CTRL_BUS_s_axi_U/rdata_data_reg[29]' (FDE) to 'doHist_CTRL_BUS_s_axi_U/rdata_data_reg[30]'
INFO: [Synth 8-3886] merging instance 'doHist_CTRL_BUS_s_axi_U/rdata_data_reg[30]' (FDE) to 'doHist_CTRL_BUS_s_axi_U/rdata_data_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\doHist_CTRL_BUS_s_axi_U/rdata_data_reg[31] )
INFO: [Synth 8-3886] merging instance 'doHist_CTRL_BUS_s_axi_U/rstate_reg[1]' (FDS) to 'doHist_CTRL_BUS_s_axi_U/rstate_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\doHist_CTRL_BUS_s_axi_U/wstate_reg[2] )
WARNING: [Synth 8-3332] Sequential element (doHist_CTRL_BUS_s_axi_U/wstate_reg[2]) is unused and will be removed from module doHist.
WARNING: [Synth 8-3332] Sequential element (doHist_CTRL_BUS_s_axi_U/rstate_reg[1]) is unused and will be removed from module doHist.
WARNING: [Synth 8-3332] Sequential element (doHist_CTRL_BUS_s_axi_U/rdata_data_reg[31]) is unused and will be removed from module doHist.
WARNING: [Synth 8-3332] Sequential element (doHist_CTRL_BUS_s_axi_U/rdata_data_reg[30]) is unused and will be removed from module doHist.
WARNING: [Synth 8-3332] Sequential element (doHist_CTRL_BUS_s_axi_U/rdata_data_reg[29]) is unused and will be removed from module doHist.
WARNING: [Synth 8-3332] Sequential element (doHist_CTRL_BUS_s_axi_U/rdata_data_reg[28]) is unused and will be removed from module doHist.
WARNING: [Synth 8-3332] Sequential element (doHist_CTRL_BUS_s_axi_U/rdata_data_reg[27]) is unused and will be removed from module doHist.
WARNING: [Synth 8-3332] Sequential element (doHist_CTRL_BUS_s_axi_U/rdata_data_reg[26]) is unused and will be removed from module doHist.
WARNING: [Synth 8-3332] Sequential element (doHist_CTRL_BUS_s_axi_U/rdata_data_reg[25]) is unused and will be removed from module doHist.
WARNING: [Synth 8-3332] Sequential element (doHist_CTRL_BUS_s_axi_U/rdata_data_reg[24]) is unused and will be removed from module doHist.
WARNING: [Synth 8-3332] Sequential element (doHist_CTRL_BUS_s_axi_U/rdata_data_reg[23]) is unused and will be removed from module doHist.
WARNING: [Synth 8-3332] Sequential element (doHist_CTRL_BUS_s_axi_U/rdata_data_reg[22]) is unused and will be removed from module doHist.
WARNING: [Synth 8-3332] Sequential element (doHist_CTRL_BUS_s_axi_U/rdata_data_reg[21]) is unused and will be removed from module doHist.
WARNING: [Synth 8-3332] Sequential element (doHist_CTRL_BUS_s_axi_U/rdata_data_reg[20]) is unused and will be removed from module doHist.
WARNING: [Synth 8-3332] Sequential element (doHist_CTRL_BUS_s_axi_U/rdata_data_reg[19]) is unused and will be removed from module doHist.
WARNING: [Synth 8-3332] Sequential element (doHist_CTRL_BUS_s_axi_U/rdata_data_reg[18]) is unused and will be removed from module doHist.
WARNING: [Synth 8-3332] Sequential element (doHist_CTRL_BUS_s_axi_U/rdata_data_reg[17]) is unused and will be removed from module doHist.
WARNING: [Synth 8-3332] Sequential element (doHist_CTRL_BUS_s_axi_U/rdata_data_reg[16]) is unused and will be removed from module doHist.
WARNING: [Synth 8-3332] Sequential element (doHist_CTRL_BUS_s_axi_U/rdata_data_reg[15]) is unused and will be removed from module doHist.
WARNING: [Synth 8-3332] Sequential element (doHist_CTRL_BUS_s_axi_U/rdata_data_reg[14]) is unused and will be removed from module doHist.
WARNING: [Synth 8-3332] Sequential element (doHist_CTRL_BUS_s_axi_U/rdata_data_reg[13]) is unused and will be removed from module doHist.
WARNING: [Synth 8-3332] Sequential element (doHist_CTRL_BUS_s_axi_U/rdata_data_reg[12]) is unused and will be removed from module doHist.
WARNING: [Synth 8-3332] Sequential element (doHist_CTRL_BUS_s_axi_U/rdata_data_reg[11]) is unused and will be removed from module doHist.
WARNING: [Synth 8-3332] Sequential element (doHist_CTRL_BUS_s_axi_U/rdata_data_reg[10]) is unused and will be removed from module doHist.
WARNING: [Synth 8-3332] Sequential element (doHist_CTRL_BUS_s_axi_U/rdata_data_reg[9]) is unused and will be removed from module doHist.
WARNING: [Synth 8-3332] Sequential element (doHist_CTRL_BUS_s_axi_U/rdata_data_reg[8]) is unused and will be removed from module doHist.
WARNING: [Synth 8-3332] Sequential element (doHist_CTRL_BUS_s_axi_U/rdata_data_reg[6]) is unused and will be removed from module doHist.
WARNING: [Synth 8-3332] Sequential element (doHist_CTRL_BUS_s_axi_U/rdata_data_reg[5]) is unused and will be removed from module doHist.
WARNING: [Synth 8-3332] Sequential element (doHist_CTRL_BUS_s_axi_U/rdata_data_reg[4]) is unused and will be removed from module doHist.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1433.055 ; gain = 526.078 ; free physical = 171 ; free virtual = 13051
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1433.055 ; gain = 526.078 ; free physical = 171 ; free virtual = 13051

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1433.055 ; gain = 526.078 ; free physical = 122 ; free virtual = 12935
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 1433.055 ; gain = 526.078 ; free physical = 158 ; free virtual = 12900
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 1433.055 ; gain = 526.078 ; free physical = 148 ; free virtual = 12892
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 1433.055 ; gain = 526.078 ; free physical = 148 ; free virtual = 12892

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 1433.055 ; gain = 526.078 ; free physical = 148 ; free virtual = 12892
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1433.055 ; gain = 526.078 ; free physical = 146 ; free virtual = 12892
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1433.055 ; gain = 526.078 ; free physical = 146 ; free virtual = 12892
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1433.055 ; gain = 526.078 ; free physical = 146 ; free virtual = 12892
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1433.055 ; gain = 526.078 ; free physical = 146 ; free virtual = 12892
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1433.055 ; gain = 526.078 ; free physical = 146 ; free virtual = 12892
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1433.055 ; gain = 526.078 ; free physical = 146 ; free virtual = 12892
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    13|
|2     |LUT1   |    53|
|3     |LUT2   |    42|
|4     |LUT3   |    14|
|5     |LUT4   |    13|
|6     |LUT5   |    23|
|7     |LUT6   |     8|
|8     |FDRE   |    78|
|9     |FDSE   |     2|
+------+-------+------+

Report Instance Areas: 
+------+--------------------------+----------------------+------+
|      |Instance                  |Module                |Cells |
+------+--------------------------+----------------------+------+
|1     |top                       |                      |   246|
|2     |  doHist_CTRL_BUS_s_axi_U |doHist_CTRL_BUS_s_axi |    64|
+------+--------------------------+----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1433.055 ; gain = 526.078 ; free physical = 146 ; free virtual = 12892
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 104 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1433.055 ; gain = 98.445 ; free physical = 146 ; free virtual = 12892
Synthesis Optimization Complete : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1433.055 ; gain = 526.078 ; free physical = 146 ; free virtual = 12892
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 13 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
55 Infos, 152 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1433.055 ; gain = 451.578 ; free physical = 126 ; free virtual = 12895
report_utilization: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.17 . Memory (MB): peak = 1465.066 ; gain = 0.000 ; free physical = 142 ; free virtual = 12892
INFO: [Common 17-206] Exiting Vivado at Mon Jun 20 20:44:21 2016...
