v {xschem version=3.0.0 file_version=1.2 }
G {}
K {}
V {}
S {}
E {}
N -1320 -1580 -1260 -1580 {
lab=VIN}
N -1160 -1580 -1070 -1580 {
lab=#net1}
N -910 -1580 -820 -1580 {
lab=#net1}
N -530 -1580 -440 -1580 {
lab=a}
N -1130 -1150 -1070 -1150 {
lab=a}
N -970 -1150 -880 -1150 {
lab=#net2}
N -720 -1150 -630 -1150 {
lab=#net2}
N -300 -1150 -210 -1150 {
lab=b}
N -1130 -760 -1070 -760 {
lab=b}
N -970 -760 -880 -760 {
lab=#net3}
N -720 -760 -630 -760 {
lab=#net3}
N -350 -760 -260 -760 {
lab=c}
N -995 -472.5 -995 -402.5 {
lab=VDD}
N -1025 -472.5 -995 -472.5 {
lab=VDD}
N -995 -320 -995 -250 {
lab=VSS}
N -995 -250 -975 -250 {
lab=VSS}
N -1100 -360 -1040 -360 {
lab=c}
N -940 -360 -850 -360 {
lab=#net4}
N -850 -360 -790 -360 {
lab=#net4}
N -690 -360 -600 -360 {
lab=#net4}
N -290 -360 -200 -360 {
lab=d}
N -1470 -1580 -1320 -1580 {
lab=VIN}
N -345 -472.5 -345 -402.5 {
lab=VDD}
N -375 -472.5 -345 -472.5 {
lab=VDD}
N -345 -320 -345 -250 {
lab=VSS}
N -345 -250 -325 -250 {
lab=VSS}
N -1025 -872.5 -1025 -802.5 {
lab=VDD}
N -1055 -872.5 -1025 -872.5 {
lab=VDD}
N -1025 -720 -1025 -650 {
lab=VSS}
N -1025 -650 -1005 -650 {
lab=VSS}
N -405 -872.5 -405 -802.5 {
lab=VDD}
N -435 -872.5 -405 -872.5 {
lab=VDD}
N -405 -720 -405 -650 {
lab=VSS}
N -405 -650 -385 -650 {
lab=VSS}
N -1025 -1262.5 -1025 -1192.5 {
lab=VDD}
N -1055 -1262.5 -1025 -1262.5 {
lab=VDD}
N -1025 -1110 -1025 -1040 {
lab=VSS}
N -1025 -1040 -1005 -1040 {
lab=VSS}
N -355 -1262.5 -355 -1192.5 {
lab=VDD}
N -385 -1262.5 -355 -1262.5 {
lab=VDD}
N -355 -1110 -355 -1040 {
lab=VSS}
N -355 -1040 -335 -1040 {
lab=VSS}
N -1215 -1692.5 -1215 -1622.5 {
lab=VDD}
N -1245 -1692.5 -1215 -1692.5 {
lab=VDD}
N -1215 -1540 -1215 -1470 {
lab=VSS}
N -1215 -1470 -1195 -1470 {
lab=VSS}
N -585 -1692.5 -585 -1622.5 {
lab=VDD}
N -615 -1692.5 -585 -1692.5 {
lab=VDD}
N -585 -1540 -585 -1470 {
lab=VSS}
N -585 -1470 -565 -1470 {
lab=VSS}
N -720 -1580 -630 -1580 {
lab=1}
N -775 -1692.5 -775 -1622.5 {
lab=VDD}
N -805 -1692.5 -775 -1692.5 {
lab=VDD}
N -775 -1540 -775 -1470 {
lab=VSS}
N -775 -1470 -755 -1470 {
lab=VSS}
N -585 -1262.5 -585 -1192.5 {
lab=VDD}
N -615 -1262.5 -585 -1262.5 {
lab=VDD}
N -585 -1110 -585 -1040 {
lab=VSS}
N -585 -1040 -565 -1040 {
lab=VSS}
N -530 -1150 -400 -1150 {
lab=2}
N -585 -872.5 -585 -802.5 {
lab=VDD}
N -615 -872.5 -585 -872.5 {
lab=VDD}
N -585 -720 -585 -650 {
lab=VSS}
N -585 -650 -565 -650 {
lab=VSS}
N -530 -760 -450 -760 {
lab=3}
N -555 -472.5 -555 -402.5 {
lab=VDD}
N -585 -472.5 -555 -472.5 {
lab=VDD}
N -555 -320 -555 -250 {
lab=VSS}
N -555 -250 -535 -250 {
lab=VSS}
N -500 -360 -390 -360 {
lab=4}
N 100 -1590 190 -1590 {
lab=#net5}
N 190 -1590 250 -1590 {
lab=#net5}
N 350 -1590 440 -1590 {
lab=#net5}
N 720 -1590 810 -1590 {
lab=e}
N -20 -1160 40 -1160 {
lab=e}
N 140 -1160 230 -1160 {
lab=#net6}
N 230 -1160 290 -1160 {
lab=#net6}
N 390 -1160 480 -1160 {
lab=#net6}
N 830 -1160 920 -1160 {
lab=f}
N -20 -770 40 -770 {
lab=f}
N 140 -770 230 -770 {
lab=#net7}
N 230 -770 290 -770 {
lab=#net7}
N 390 -770 480 -770 {
lab=#net7}
N 750 -770 840 -770 {
lab=g}
N 10 -370 70 -370 {
lab=g}
N 170 -370 260 -370 {
lab=#net8}
N 260 -370 320 -370 {
lab=#net8}
N 420 -370 510 -370 {
lab=#net8}
N 850 -370 940 -370 {
lab=h}
N -80 -1590 0 -1590 {
lab=d}
N 45 -1702.5 45 -1632.5 {
lab=VDD}
N 15 -1702.5 45 -1702.5 {
lab=VDD}
N 45 -1550 45 -1480 {
lab=VSS}
N 45 -1480 65 -1480 {
lab=VSS}
N 665 -1702.5 665 -1632.5 {
lab=VDD}
N 635 -1702.5 665 -1702.5 {
lab=VDD}
N 665 -1550 665 -1480 {
lab=VSS}
N 665 -1480 685 -1480 {
lab=VSS}
N 85 -1272.5 85 -1202.5 {
lab=VDD}
N 55 -1272.5 85 -1272.5 {
lab=VDD}
N 85 -1120 85 -1050 {
lab=VSS}
N 85 -1050 105 -1050 {
lab=VSS}
N 775 -1272.5 775 -1202.5 {
lab=VDD}
N 745 -1272.5 775 -1272.5 {
lab=VDD}
N 775 -1120 775 -1050 {
lab=VSS}
N 775 -1050 795 -1050 {
lab=VSS}
N 85 -882.5 85 -812.5 {
lab=VDD}
N 55 -882.5 85 -882.5 {
lab=VDD}
N 85 -730 85 -660 {
lab=VSS}
N 85 -660 105 -660 {
lab=VSS}
N 695 -882.5 695 -812.5 {
lab=VDD}
N 665 -882.5 695 -882.5 {
lab=VDD}
N 695 -730 695 -660 {
lab=VSS}
N 695 -660 715 -660 {
lab=VSS}
N 115 -482.5 115 -412.5 {
lab=VDD}
N 85 -482.5 115 -482.5 {
lab=VDD}
N 115 -330 115 -260 {
lab=VSS}
N 115 -260 135 -260 {
lab=VSS}
N 795 -482.5 795 -412.5 {
lab=VDD}
N 765 -482.5 795 -482.5 {
lab=VDD}
N 795 -330 795 -260 {
lab=VSS}
N 795 -260 815 -260 {
lab=VSS}
N 485 -1702.5 485 -1632.5 {
lab=VDD}
N 455 -1702.5 485 -1702.5 {
lab=VDD}
N 485 -1550 485 -1480 {
lab=VSS}
N 485 -1480 505 -1480 {
lab=VSS}
N 540 -1590 620 -1590 {
lab=5}
N 525 -1272.5 525 -1202.5 {
lab=VDD}
N 495 -1272.5 525 -1272.5 {
lab=VDD}
N 525 -1120 525 -1050 {
lab=VSS}
N 525 -1050 545 -1050 {
lab=VSS}
N 580 -1160 730 -1160 {
lab=6}
N 525 -882.5 525 -812.5 {
lab=VDD}
N 495 -882.5 525 -882.5 {
lab=VDD}
N 525 -730 525 -660 {
lab=VSS}
N 525 -660 545 -660 {
lab=VSS}
N 580 -770 650 -770 {
lab=7}
N 555 -482.5 555 -412.5 {
lab=VDD}
N 525 -482.5 555 -482.5 {
lab=VDD}
N 555 -330 555 -260 {
lab=VSS}
N 555 -260 575 -260 {
lab=VSS}
N 610 -370 750 -370 {
lab=8}
N -880 -1150 -720 -1150 {
lab=#net2}
N -880 -760 -720 -760 {
lab=#net3}
N -790 -360 -680 -360 {
lab=#net4}
N 250 -1590 350 -1590 {
lab=#net5}
N 290 -1160 390 -1160 {
lab=#net6}
N 290 -770 400 -770 {
lab=#net7}
N 320 -370 420 -370 {
lab=#net8}
N -1070 -1580 -910 -1580 {
lab=#net1}
C {devices/lab_wire.sym} -470 -1580 0 1 {name=l10 sig_type=std_logic lab=a}
C {devices/lab_wire.sym} -1110 -1150 0 0 {name=l13 sig_type=std_logic lab=a}
C {devices/lab_wire.sym} -420 -1150 0 1 {name=l17 sig_type=std_logic lab=2}
C {devices/lab_wire.sym} -240 -1150 0 1 {name=l20 sig_type=std_logic lab=b}
C {devices/lab_wire.sym} -1110 -760 0 0 {name=l23 sig_type=std_logic lab=b}
C {devices/lab_wire.sym} -480 -760 0 1 {name=l27 sig_type=std_logic lab=3}
C {devices/lab_wire.sym} -290 -760 0 1 {name=l30 sig_type=std_logic lab=c}
C {devices/lab_wire.sym} -1015 -472.5 0 0 {name=l31 sig_type=std_logic lab=VDD}
C {devices/lab_wire.sym} -985 -250 0 1 {name=l32 sig_type=std_logic lab=VSS}
C {devices/lab_wire.sym} -1080 -360 0 0 {name=l33 sig_type=std_logic lab=c}
C {devices/lab_wire.sym} -420 -360 0 1 {name=l37 sig_type=std_logic lab=4}
C {devices/lab_wire.sym} -230 -360 0 1 {name=l40 sig_type=std_logic lab=d}
C {devices/lab_wire.sym} -1340 -1580 0 1 {name=l244 sig_type=std_logic lab=VIN}
C {devices/iopin.sym} -1390 -1440 0 0 {name=p1 lab=VDD}
C {devices/iopin.sym} -1390 -1410 0 0 {name=p2 lab=VSS}
C {devices/iopin.sym} -1470 -1580 0 1 {name=p3 lab=VIN}
C {DC_DC_Converter/Delay_block_revised/Inverter_0/Inverter0.sym} -1260 -240 0 0 {name=X13}
C {devices/lab_wire.sym} -365 -472.5 0 0 {name=l38 sig_type=std_logic lab=VDD}
C {devices/lab_wire.sym} -335 -250 0 1 {name=l39 sig_type=std_logic lab=VSS}
C {DC_DC_Converter/Delay_block_revised/Inverter_0/Inverter0.sym} -610 -240 0 0 {name=X11}
C {devices/lab_wire.sym} -1045 -872.5 0 0 {name=l21 sig_type=std_logic lab=VDD}
C {devices/lab_wire.sym} -1015 -650 0 1 {name=l22 sig_type=std_logic lab=VSS}
C {DC_DC_Converter/Delay_block_revised/Inverter_0/Inverter0.sym} -1290 -640 0 0 {name=X7}
C {devices/lab_wire.sym} -425 -872.5 0 0 {name=l28 sig_type=std_logic lab=VDD}
C {devices/lab_wire.sym} -395 -650 0 1 {name=l29 sig_type=std_logic lab=VSS}
C {DC_DC_Converter/Delay_block_revised/Inverter_0/Inverter0.sym} -670 -640 0 0 {name=X9}
C {devices/lab_wire.sym} -1045 -1262.5 0 0 {name=l42 sig_type=std_logic lab=VDD}
C {devices/lab_wire.sym} -1015 -1040 0 1 {name=l43 sig_type=std_logic lab=VSS}
C {DC_DC_Converter/Delay_block_revised/Inverter_0/Inverter0.sym} -1290 -1030 0 0 {name=X4}
C {devices/lab_wire.sym} -375 -1262.5 0 0 {name=l15 sig_type=std_logic lab=VDD}
C {devices/lab_wire.sym} -345 -1040 0 1 {name=l16 sig_type=std_logic lab=VSS}
C {DC_DC_Converter/Delay_block_revised/Inverter_0/Inverter0.sym} -620 -1030 0 0 {name=X6}
C {devices/lab_wire.sym} -1235 -1692.5 0 0 {name=l1 sig_type=std_logic lab=VDD}
C {devices/lab_wire.sym} -1205 -1470 0 1 {name=l2 sig_type=std_logic lab=VSS}
C {DC_DC_Converter/Delay_block_revised/Inverter_0/Inverter0.sym} -1480 -1460 0 0 {name=X1}
C {devices/lab_wire.sym} -605 -1692.5 0 0 {name=l7 sig_type=std_logic lab=VDD}
C {devices/lab_wire.sym} -575 -1470 0 1 {name=l9 sig_type=std_logic lab=VSS}
C {DC_DC_Converter/Delay_block_revised/Inverter_0/Inverter0.sym} -850 -1460 0 0 {name=X3}
C {devices/lab_wire.sym} -680 -1580 0 1 {name=l77 sig_type=std_logic lab=1}
C {devices/lab_wire.sym} -795 -1692.5 0 0 {name=l93 sig_type=std_logic lab=VDD}
C {devices/lab_wire.sym} -765 -1470 0 1 {name=l94 sig_type=std_logic lab=VSS}
C {DC_DC_Converter/Delay_block_revised/Inverter_0/Inverter0.sym} -1040 -1460 0 0 {name=X25}
C {devices/lab_wire.sym} -605 -1262.5 0 0 {name=l78 sig_type=std_logic lab=VDD}
C {devices/lab_wire.sym} -575 -1040 0 1 {name=l95 sig_type=std_logic lab=VSS}
C {DC_DC_Converter/Delay_block_revised/Inverter_0/Inverter0.sym} -850 -1030 0 0 {name=X26}
C {devices/lab_wire.sym} -605 -872.5 0 0 {name=l8 sig_type=std_logic lab=VDD}
C {devices/lab_wire.sym} -575 -650 0 1 {name=l100 sig_type=std_logic lab=VSS}
C {DC_DC_Converter/Delay_block_revised/Inverter_0/Inverter0.sym} -850 -640 0 0 {name=X27}
C {devices/lab_wire.sym} -575 -472.5 0 0 {name=l101 sig_type=std_logic lab=VDD}
C {devices/lab_wire.sym} -545 -250 0 1 {name=l102 sig_type=std_logic lab=VSS}
C {DC_DC_Converter/Delay_block_revised/Inverter_0/Inverter0.sym} -820 -240 0 0 {name=X28}
C {devices/lab_wire.sym} 590 -1590 0 1 {name=l49 sig_type=std_logic lab=5}
C {devices/lab_wire.sym} 780 -1590 0 1 {name=l52 sig_type=std_logic lab=e}
C {devices/lab_wire.sym} 0 -1160 0 0 {name=l55 sig_type=std_logic lab=e}
C {devices/lab_wire.sym} 700 -1160 0 1 {name=l58 sig_type=std_logic lab=6}
C {devices/lab_wire.sym} 890 -1160 0 1 {name=l61 sig_type=std_logic lab=f}
C {devices/lab_wire.sym} 0 -770 0 0 {name=l64 sig_type=std_logic lab=f}
C {devices/lab_wire.sym} 620 -770 0 1 {name=l67 sig_type=std_logic lab=7}
C {devices/lab_wire.sym} 810 -770 0 1 {name=l70 sig_type=std_logic lab=g}
C {devices/lab_wire.sym} 30 -370 0 0 {name=l73 sig_type=std_logic lab=g}
C {devices/lab_wire.sym} 720 -370 0 1 {name=l76 sig_type=std_logic lab=8}
C {devices/lab_wire.sym} 910 -370 0 1 {name=l79 sig_type=std_logic lab=h}
C {devices/lab_wire.sym} -50 -1590 0 1 {name=l164 sig_type=std_logic lab=d}
C {devices/lab_wire.sym} 25 -1702.5 0 0 {name=l18 sig_type=std_logic lab=VDD}
C {devices/lab_wire.sym} 55 -1480 0 1 {name=l19 sig_type=std_logic lab=VSS}
C {DC_DC_Converter/Delay_block_revised/Inverter_0/Inverter0.sym} -220 -1470 0 0 {name=X12}
C {devices/lab_wire.sym} 645 -1702.5 0 0 {name=l47 sig_type=std_logic lab=VDD}
C {devices/lab_wire.sym} 675 -1480 0 1 {name=l48 sig_type=std_logic lab=VSS}
C {DC_DC_Converter/Delay_block_revised/Inverter_0/Inverter0.sym} 400 -1470 0 0 {name=X15}
C {devices/lab_wire.sym} 65 -1272.5 0 0 {name=l50 sig_type=std_logic lab=VDD}
C {devices/lab_wire.sym} 95 -1050 0 1 {name=l51 sig_type=std_logic lab=VSS}
C {DC_DC_Converter/Delay_block_revised/Inverter_0/Inverter0.sym} -180 -1040 0 0 {name=X16}
C {devices/lab_wire.sym} 755 -1272.5 0 0 {name=l56 sig_type=std_logic lab=VDD}
C {devices/lab_wire.sym} 785 -1050 0 1 {name=l57 sig_type=std_logic lab=VSS}
C {DC_DC_Converter/Delay_block_revised/Inverter_0/Inverter0.sym} 510 -1040 0 0 {name=X18}
C {devices/lab_wire.sym} 65 -882.5 0 0 {name=l59 sig_type=std_logic lab=VDD}
C {devices/lab_wire.sym} 95 -660 0 1 {name=l60 sig_type=std_logic lab=VSS}
C {DC_DC_Converter/Delay_block_revised/Inverter_0/Inverter0.sym} -180 -650 0 0 {name=X19}
C {devices/lab_wire.sym} 675 -882.5 0 0 {name=l65 sig_type=std_logic lab=VDD}
C {devices/lab_wire.sym} 705 -660 0 1 {name=l66 sig_type=std_logic lab=VSS}
C {DC_DC_Converter/Delay_block_revised/Inverter_0/Inverter0.sym} 430 -650 0 0 {name=X21}
C {devices/lab_wire.sym} 95 -482.5 0 0 {name=l68 sig_type=std_logic lab=VDD}
C {devices/lab_wire.sym} 125 -260 0 1 {name=l69 sig_type=std_logic lab=VSS}
C {DC_DC_Converter/Delay_block_revised/Inverter_0/Inverter0.sym} -150 -250 0 0 {name=X22}
C {devices/lab_wire.sym} 775 -482.5 0 0 {name=l74 sig_type=std_logic lab=VDD}
C {devices/lab_wire.sym} 805 -260 0 1 {name=l75 sig_type=std_logic lab=VSS}
C {DC_DC_Converter/Delay_block_revised/Inverter_0/Inverter0.sym} 530 -250 0 0 {name=X24}
C {devices/lab_wire.sym} 465 -1702.5 0 0 {name=l103 sig_type=std_logic lab=VDD}
C {devices/lab_wire.sym} 495 -1480 0 1 {name=l104 sig_type=std_logic lab=VSS}
C {DC_DC_Converter/Delay_block_revised/Inverter_0/Inverter0.sym} 220 -1470 0 0 {name=X29}
C {devices/lab_wire.sym} 505 -1272.5 0 0 {name=l105 sig_type=std_logic lab=VDD}
C {devices/lab_wire.sym} 535 -1050 0 1 {name=l106 sig_type=std_logic lab=VSS}
C {DC_DC_Converter/Delay_block_revised/Inverter_0/Inverter0.sym} 260 -1040 0 0 {name=X30}
C {devices/lab_wire.sym} 505 -882.5 0 0 {name=l107 sig_type=std_logic lab=VDD}
C {devices/lab_wire.sym} 535 -660 0 1 {name=l108 sig_type=std_logic lab=VSS}
C {DC_DC_Converter/Delay_block_revised/Inverter_0/Inverter0.sym} 260 -650 0 0 {name=X31}
C {devices/lab_wire.sym} 535 -482.5 0 0 {name=l109 sig_type=std_logic lab=VDD}
C {devices/lab_wire.sym} 565 -260 0 1 {name=l110 sig_type=std_logic lab=VSS}
C {DC_DC_Converter/Delay_block_revised/Inverter_0/Inverter0.sym} 290 -250 0 0 {name=X32}
C {devices/iopin.sym} 1060 -1400 0 0 {name=p4 lab=e}
C {devices/iopin.sym} 1060 -1370 0 0 {name=p5 lab=f}
C {devices/iopin.sym} 1060 -1310 0 0 {name=p6 lab=g}
C {devices/iopin.sym} 1060 -1280 0 0 {name=p7 lab=h}
