/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  reg [7:0] celloutsig_0_10z;
  wire [2:0] celloutsig_0_11z;
  wire [18:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [3:0] celloutsig_0_18z;
  wire [10:0] celloutsig_0_19z;
  wire [26:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  reg [4:0] celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire [17:0] celloutsig_0_25z;
  wire [9:0] celloutsig_0_26z;
  wire [7:0] celloutsig_0_27z;
  reg [5:0] celloutsig_0_29z;
  wire [25:0] celloutsig_0_2z;
  wire [4:0] celloutsig_0_30z;
  wire [57:0] celloutsig_0_31z;
  reg [4:0] celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire [2:0] celloutsig_0_36z;
  wire celloutsig_0_37z;
  wire [5:0] celloutsig_0_38z;
  wire celloutsig_0_39z;
  wire [5:0] celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire celloutsig_0_41z;
  wire celloutsig_0_42z;
  wire [24:0] celloutsig_0_43z;
  wire [12:0] celloutsig_0_45z;
  wire celloutsig_0_4z;
  wire [4:0] celloutsig_0_57z;
  wire [6:0] celloutsig_0_58z;
  wire celloutsig_0_59z;
  wire [16:0] celloutsig_0_5z;
  wire [6:0] celloutsig_0_61z;
  wire celloutsig_0_69z;
  wire celloutsig_0_6z;
  wire [9:0] celloutsig_0_71z;
  wire [11:0] celloutsig_0_7z;
  wire celloutsig_0_80z;
  wire [12:0] celloutsig_0_81z;
  reg [7:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [12:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [4:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [4:0] celloutsig_1_13z;
  wire [13:0] celloutsig_1_14z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [4:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [2:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_39z = celloutsig_0_1z[26] ? celloutsig_0_21z : celloutsig_0_3z[0];
  assign celloutsig_1_7z = celloutsig_1_0z[8] ? celloutsig_1_2z : celloutsig_1_4z[2];
  assign celloutsig_1_19z = celloutsig_1_14z[13] ? celloutsig_1_9z : celloutsig_1_5z;
  assign celloutsig_0_13z = celloutsig_0_3z[0] ? in_data[54] : celloutsig_0_5z[13];
  assign celloutsig_0_21z = celloutsig_0_12z[11] ? celloutsig_0_5z[12] : celloutsig_0_10z[6];
  assign celloutsig_0_24z = celloutsig_0_6z ? in_data[49] : celloutsig_0_13z;
  assign celloutsig_1_5z = !(celloutsig_1_1z[0] ? celloutsig_1_2z : celloutsig_1_4z[2]);
  assign celloutsig_1_9z = !(celloutsig_1_6z ? celloutsig_1_1z[3] : celloutsig_1_4z[1]);
  assign celloutsig_0_41z = ~celloutsig_0_20z;
  assign celloutsig_1_8z = ~celloutsig_1_7z;
  assign celloutsig_1_12z = ~celloutsig_1_5z;
  assign celloutsig_1_18z = ~((celloutsig_1_11z[3] | celloutsig_1_12z) & celloutsig_1_10z);
  assign celloutsig_0_22z = ~((celloutsig_0_9z | celloutsig_0_14z) & celloutsig_0_18z[3]);
  assign celloutsig_1_11z = { celloutsig_1_0z[7:5], celloutsig_1_5z, celloutsig_1_7z } / { 1'h1, celloutsig_1_4z, celloutsig_1_6z };
  assign celloutsig_0_37z = { celloutsig_0_19z[6:4], celloutsig_0_10z } > { celloutsig_0_13z, celloutsig_0_26z };
  assign celloutsig_0_4z = celloutsig_0_1z[8:5] > celloutsig_0_3z[5:2];
  assign celloutsig_1_2z = { celloutsig_1_0z[12], celloutsig_1_1z } > in_data[163:158];
  assign celloutsig_0_40z = celloutsig_0_8z[6:1] && { celloutsig_0_1z[7:3], celloutsig_0_22z };
  assign celloutsig_0_80z = celloutsig_0_7z[6:0] && celloutsig_0_58z;
  assign celloutsig_1_6z = { celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_2z } && { in_data[142:136], celloutsig_1_0z };
  assign celloutsig_0_17z = { celloutsig_0_7z[7:3], celloutsig_0_6z, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_14z } && celloutsig_0_5z[14:6];
  assign celloutsig_0_69z = ! { celloutsig_0_26z[6], celloutsig_0_61z };
  assign celloutsig_0_9z = { celloutsig_0_5z[16:3], celloutsig_0_8z } < { celloutsig_0_8z[5:2], celloutsig_0_5z, celloutsig_0_0z };
  assign celloutsig_0_14z = { celloutsig_0_3z[4:2], celloutsig_0_9z, celloutsig_0_3z } < celloutsig_0_2z[21:12];
  assign celloutsig_0_38z = { celloutsig_0_8z[4:0], celloutsig_0_21z } * { celloutsig_0_26z[7:3], celloutsig_0_24z };
  assign celloutsig_0_43z = { celloutsig_0_11z[1], celloutsig_0_3z, celloutsig_0_6z, celloutsig_0_41z, celloutsig_0_23z, celloutsig_0_16z, celloutsig_0_22z, celloutsig_0_23z, celloutsig_0_11z, celloutsig_0_39z } * { celloutsig_0_1z[13:3], celloutsig_0_8z, celloutsig_0_3z };
  assign celloutsig_0_25z = { celloutsig_0_12z[10:2], celloutsig_0_16z, celloutsig_0_10z } * { celloutsig_0_2z[15:10], celloutsig_0_7z };
  assign celloutsig_0_31z = celloutsig_0_2z[20] ? { celloutsig_0_8z, celloutsig_0_9z, celloutsig_0_29z, celloutsig_0_21z, celloutsig_0_1z, celloutsig_0_14z, celloutsig_0_27z, celloutsig_0_3z } : { celloutsig_0_1z[26:15], celloutsig_0_5z, celloutsig_0_21z, celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_0_57z = celloutsig_0_18z[0] ? { celloutsig_0_43z[12], celloutsig_0_16z, celloutsig_0_13z, celloutsig_0_21z, celloutsig_0_40z } : { celloutsig_0_38z[3:1], celloutsig_0_0z, celloutsig_0_35z };
  assign celloutsig_0_71z = celloutsig_0_42z ? celloutsig_0_5z[10:1] : { celloutsig_0_30z[4:1], celloutsig_0_57z, celloutsig_0_69z };
  assign celloutsig_0_3z = in_data[48] ? celloutsig_0_1z[19:14] : celloutsig_0_2z[16:11];
  assign celloutsig_0_12z = { celloutsig_0_2z[24], celloutsig_0_5z, celloutsig_0_9z } | { celloutsig_0_7z[10:0], celloutsig_0_10z };
  assign celloutsig_0_35z = celloutsig_0_20z & celloutsig_0_26z[9];
  assign celloutsig_0_42z = celloutsig_0_13z & celloutsig_0_26z[9];
  assign celloutsig_0_6z = celloutsig_0_3z[3] & in_data[20];
  assign celloutsig_0_59z = celloutsig_0_23z[1] & celloutsig_0_30z[2];
  assign celloutsig_1_3z = in_data[180] & in_data[151];
  assign celloutsig_0_16z = celloutsig_0_3z[5] & celloutsig_0_9z;
  assign celloutsig_0_0z = | in_data[24:10];
  assign celloutsig_0_20z = | { celloutsig_0_8z[7:2], celloutsig_0_4z };
  assign celloutsig_1_10z = ^ { celloutsig_1_9z, celloutsig_1_8z, celloutsig_1_3z, celloutsig_1_4z };
  assign celloutsig_0_45z = { celloutsig_0_0z, celloutsig_0_34z, celloutsig_0_37z, celloutsig_0_36z, celloutsig_0_11z } >> { celloutsig_0_19z[2], celloutsig_0_9z, celloutsig_0_26z, celloutsig_0_17z };
  assign celloutsig_1_1z = in_data[155:151] >> celloutsig_1_0z[8:4];
  assign celloutsig_1_13z = { celloutsig_1_0z[12:11], celloutsig_1_7z, celloutsig_1_12z, celloutsig_1_8z } >> in_data[176:172];
  assign celloutsig_0_5z = { celloutsig_0_1z[21:6], celloutsig_0_4z } <<< { in_data[16:2], celloutsig_0_4z, celloutsig_0_0z };
  assign celloutsig_0_58z = { celloutsig_0_31z[56:55], celloutsig_0_41z, celloutsig_0_18z } <<< celloutsig_0_45z[12:6];
  assign celloutsig_1_4z = { celloutsig_1_1z[3], celloutsig_1_2z, celloutsig_1_3z } <<< { celloutsig_1_0z[5:4], celloutsig_1_3z };
  assign celloutsig_0_36z = { celloutsig_0_12z[11:10], celloutsig_0_20z } >>> celloutsig_0_30z[4:2];
  assign celloutsig_0_61z = { celloutsig_0_25z[12:7], celloutsig_0_4z } >>> { celloutsig_0_18z[1:0], celloutsig_0_23z };
  assign celloutsig_1_0z = in_data[152:140] >>> in_data[138:126];
  assign celloutsig_0_1z = { in_data[78:53], celloutsig_0_0z } >>> in_data[39:13];
  assign celloutsig_0_26z = { celloutsig_0_16z, celloutsig_0_10z, celloutsig_0_13z } >>> { celloutsig_0_1z[23:22], celloutsig_0_10z };
  assign celloutsig_0_7z = { celloutsig_0_5z[12:3], celloutsig_0_6z, celloutsig_0_4z } ~^ celloutsig_0_5z[13:2];
  assign celloutsig_0_11z = celloutsig_0_2z[17:15] ~^ celloutsig_0_7z[10:8];
  assign celloutsig_0_18z = celloutsig_0_2z[14:11] ~^ celloutsig_0_12z[7:4];
  assign celloutsig_0_2z = in_data[95:70] ~^ { in_data[45:22], celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_27z = celloutsig_0_12z[16:9] ~^ celloutsig_0_19z[9:2];
  assign celloutsig_0_30z = { celloutsig_0_23z[2:0], celloutsig_0_24z, celloutsig_0_4z } ~^ { celloutsig_0_10z[6:3], celloutsig_0_6z };
  assign celloutsig_0_81z = celloutsig_0_5z[14:2] ^ { celloutsig_0_14z, celloutsig_0_71z, celloutsig_0_59z, celloutsig_0_20z };
  assign celloutsig_1_14z = { celloutsig_1_0z[1:0], celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_11z, celloutsig_1_2z, celloutsig_1_9z, celloutsig_1_9z } ^ { celloutsig_1_0z[2], celloutsig_1_9z, celloutsig_1_8z, celloutsig_1_13z, celloutsig_1_7z, celloutsig_1_11z };
  assign celloutsig_0_19z = { celloutsig_0_10z, celloutsig_0_11z } ^ { celloutsig_0_7z[9:0], celloutsig_0_0z };
  always_latch
    if (celloutsig_1_18z) celloutsig_0_34z = 5'h00;
    else if (clkin_data[32]) celloutsig_0_34z = celloutsig_0_19z[6:2];
  always_latch
    if (celloutsig_1_18z) celloutsig_0_8z = 8'h00;
    else if (clkin_data[32]) celloutsig_0_8z = celloutsig_0_5z[16:9];
  always_latch
    if (celloutsig_1_18z) celloutsig_0_10z = 8'h00;
    else if (!clkin_data[0]) celloutsig_0_10z = { celloutsig_0_7z[8:2], celloutsig_0_0z };
  always_latch
    if (!celloutsig_1_18z) celloutsig_0_23z = 5'h00;
    else if (!clkin_data[0]) celloutsig_0_23z = { celloutsig_0_19z[8:5], celloutsig_0_14z };
  always_latch
    if (celloutsig_1_18z) celloutsig_0_29z = 6'h00;
    else if (!clkin_data[32]) celloutsig_0_29z = celloutsig_0_7z[10:5];
  assign { out_data[128], out_data[96], out_data[32], out_data[12:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_80z, celloutsig_0_81z };
endmodule
