.model multiclock
.inputs in1 in2 in3 in4 clk clk2 clk3 clk3_enable
.outputs out1 out2 out3 out4

.names clk clk_buf
1 1

.subckt pll \
    clkin1=clk2 \
    clkout0=clk2_pll_out \
    clkfbin=clkfb \
    clkfbout=clkfb

.subckt clkbuf \
    in=clk2_pll_out \
    out=clk2_buf

.subckt clkbufce \
    in=clk3 \
    enable=clk3_enable \
    out=clk3_buf

.latch to_FFA FFA re clk_buf 0
.latch to_FFC FFC re clk_buf 0
.latch to_FFD FFD re clk2_buf 0
.latch to_FFB FFB re clk2_buf 0

.latch in4 out4 re clk3_buf 0

.names FFA FFB to_FFC
11 1
.names FFA FFB to_FFD
11 1

.names in1 to_FFA
1 1

.names in2 to_FFB
1 1

.names FFC out1
1 1

.names FFD out2
1 1

.names in3 out3
1 1

.end
