{
  "module_name": "clk-mt8195-wpe.c",
  "hash_id": "e8bb5127919dc91f55848651f9682f88db5143a954dd1441ab0059f77ca294a3",
  "original_prompt": "Ingested from linux-6.6.14/drivers/clk/mediatek/clk-mt8195-wpe.c",
  "human_readable_source": "\n\n\n\n\n#include \"clk-gate.h\"\n#include \"clk-mtk.h\"\n\n#include <dt-bindings/clock/mt8195-clk.h>\n#include <linux/clk-provider.h>\n#include <linux/platform_device.h>\n\nstatic const struct mtk_gate_regs wpe_cg_regs = {\n\t.set_ofs = 0x0,\n\t.clr_ofs = 0x0,\n\t.sta_ofs = 0x0,\n};\n\nstatic const struct mtk_gate_regs wpe_vpp0_cg_regs = {\n\t.set_ofs = 0x58,\n\t.clr_ofs = 0x58,\n\t.sta_ofs = 0x58,\n};\n\nstatic const struct mtk_gate_regs wpe_vpp1_cg_regs = {\n\t.set_ofs = 0x5c,\n\t.clr_ofs = 0x5c,\n\t.sta_ofs = 0x5c,\n};\n\n#define GATE_WPE(_id, _name, _parent, _shift)\t\t\t\\\n\tGATE_MTK(_id, _name, _parent, &wpe_cg_regs, _shift, &mtk_clk_gate_ops_no_setclr_inv)\n\n#define GATE_WPE_VPP0(_id, _name, _parent, _shift)\t\t\t\\\n\tGATE_MTK(_id, _name, _parent, &wpe_vpp0_cg_regs, _shift, &mtk_clk_gate_ops_no_setclr_inv)\n\n#define GATE_WPE_VPP1(_id, _name, _parent, _shift)\t\t\t\\\n\tGATE_MTK(_id, _name, _parent, &wpe_vpp1_cg_regs, _shift, &mtk_clk_gate_ops_no_setclr_inv)\n\nstatic const struct mtk_gate wpe_clks[] = {\n\tGATE_WPE(CLK_WPE_VPP0, \"wpe_vpp0\", \"top_wpe_vpp\", 16),\n\tGATE_WPE(CLK_WPE_VPP1, \"wpe_vpp1\", \"top_wpe_vpp\", 17),\n\tGATE_WPE(CLK_WPE_SMI_LARB7, \"wpe_smi_larb7\", \"top_wpe_vpp\", 18),\n\tGATE_WPE(CLK_WPE_SMI_LARB8, \"wpe_smi_larb8\", \"top_wpe_vpp\", 19),\n\tGATE_WPE(CLK_WPE_EVENT_TX, \"wpe_event_tx\", \"top_wpe_vpp\", 20),\n\tGATE_WPE(CLK_WPE_SMI_LARB7_P, \"wpe_smi_larb7_p\", \"top_wpe_vpp\", 24),\n\tGATE_WPE(CLK_WPE_SMI_LARB8_P, \"wpe_smi_larb8_p\", \"top_wpe_vpp\", 25),\n};\n\nstatic const struct mtk_gate wpe_vpp0_clks[] = {\n\t \n\tGATE_WPE_VPP0(CLK_WPE_VPP0_VGEN, \"wpe_vpp0_vgen\", \"top_img\", 0),\n\tGATE_WPE_VPP0(CLK_WPE_VPP0_EXT, \"wpe_vpp0_ext\", \"top_img\", 1),\n\tGATE_WPE_VPP0(CLK_WPE_VPP0_VFC, \"wpe_vpp0_vfc\", \"top_img\", 2),\n\tGATE_WPE_VPP0(CLK_WPE_VPP0_CACH0_TOP, \"wpe_vpp0_cach0_top\", \"top_img\", 3),\n\tGATE_WPE_VPP0(CLK_WPE_VPP0_CACH0_DMA, \"wpe_vpp0_cach0_dma\", \"top_img\", 4),\n\tGATE_WPE_VPP0(CLK_WPE_VPP0_CACH1_TOP, \"wpe_vpp0_cach1_top\", \"top_img\", 5),\n\tGATE_WPE_VPP0(CLK_WPE_VPP0_CACH1_DMA, \"wpe_vpp0_cach1_dma\", \"top_img\", 6),\n\tGATE_WPE_VPP0(CLK_WPE_VPP0_CACH2_TOP, \"wpe_vpp0_cach2_top\", \"top_img\", 7),\n\tGATE_WPE_VPP0(CLK_WPE_VPP0_CACH2_DMA, \"wpe_vpp0_cach2_dma\", \"top_img\", 8),\n\tGATE_WPE_VPP0(CLK_WPE_VPP0_CACH3_TOP, \"wpe_vpp0_cach3_top\", \"top_img\", 9),\n\tGATE_WPE_VPP0(CLK_WPE_VPP0_CACH3_DMA, \"wpe_vpp0_cach3_dma\", \"top_img\", 10),\n\tGATE_WPE_VPP0(CLK_WPE_VPP0_PSP, \"wpe_vpp0_psp\", \"top_img\", 11),\n\tGATE_WPE_VPP0(CLK_WPE_VPP0_PSP2, \"wpe_vpp0_psp2\", \"top_img\", 12),\n\tGATE_WPE_VPP0(CLK_WPE_VPP0_SYNC, \"wpe_vpp0_sync\", \"top_img\", 13),\n\tGATE_WPE_VPP0(CLK_WPE_VPP0_C24, \"wpe_vpp0_c24\", \"top_img\", 14),\n\tGATE_WPE_VPP0(CLK_WPE_VPP0_MDP_CROP, \"wpe_vpp0_mdp_crop\", \"top_img\", 15),\n\tGATE_WPE_VPP0(CLK_WPE_VPP0_ISP_CROP, \"wpe_vpp0_isp_crop\", \"top_img\", 16),\n\tGATE_WPE_VPP0(CLK_WPE_VPP0_TOP, \"wpe_vpp0_top\", \"top_img\", 17),\n\t \n\tGATE_WPE_VPP1(CLK_WPE_VPP0_VECI, \"wpe_vpp0_veci\", \"top_img\", 0),\n\tGATE_WPE_VPP1(CLK_WPE_VPP0_VEC2I, \"wpe_vpp0_vec2i\", \"top_img\", 1),\n\tGATE_WPE_VPP1(CLK_WPE_VPP0_VEC3I, \"wpe_vpp0_vec3i\", \"top_img\", 2),\n\tGATE_WPE_VPP1(CLK_WPE_VPP0_WPEO, \"wpe_vpp0_wpeo\", \"top_img\", 3),\n\tGATE_WPE_VPP1(CLK_WPE_VPP0_MSKO, \"wpe_vpp0_msko\", \"top_img\", 4),\n};\n\nstatic const struct mtk_gate wpe_vpp1_clks[] = {\n\t \n\tGATE_WPE_VPP0(CLK_WPE_VPP1_VGEN, \"wpe_vpp1_vgen\", \"top_img\", 0),\n\tGATE_WPE_VPP0(CLK_WPE_VPP1_EXT, \"wpe_vpp1_ext\", \"top_img\", 1),\n\tGATE_WPE_VPP0(CLK_WPE_VPP1_VFC, \"wpe_vpp1_vfc\", \"top_img\", 2),\n\tGATE_WPE_VPP0(CLK_WPE_VPP1_CACH0_TOP, \"wpe_vpp1_cach0_top\", \"top_img\", 3),\n\tGATE_WPE_VPP0(CLK_WPE_VPP1_CACH0_DMA, \"wpe_vpp1_cach0_dma\", \"top_img\", 4),\n\tGATE_WPE_VPP0(CLK_WPE_VPP1_CACH1_TOP, \"wpe_vpp1_cach1_top\", \"top_img\", 5),\n\tGATE_WPE_VPP0(CLK_WPE_VPP1_CACH1_DMA, \"wpe_vpp1_cach1_dma\", \"top_img\", 6),\n\tGATE_WPE_VPP0(CLK_WPE_VPP1_CACH2_TOP, \"wpe_vpp1_cach2_top\", \"top_img\", 7),\n\tGATE_WPE_VPP0(CLK_WPE_VPP1_CACH2_DMA, \"wpe_vpp1_cach2_dma\", \"top_img\", 8),\n\tGATE_WPE_VPP0(CLK_WPE_VPP1_CACH3_TOP, \"wpe_vpp1_cach3_top\", \"top_img\", 9),\n\tGATE_WPE_VPP0(CLK_WPE_VPP1_CACH3_DMA, \"wpe_vpp1_cach3_dma\", \"top_img\", 10),\n\tGATE_WPE_VPP0(CLK_WPE_VPP1_PSP, \"wpe_vpp1_psp\", \"top_img\", 11),\n\tGATE_WPE_VPP0(CLK_WPE_VPP1_PSP2, \"wpe_vpp1_psp2\", \"top_img\", 12),\n\tGATE_WPE_VPP0(CLK_WPE_VPP1_SYNC, \"wpe_vpp1_sync\", \"top_img\", 13),\n\tGATE_WPE_VPP0(CLK_WPE_VPP1_C24, \"wpe_vpp1_c24\", \"top_img\", 14),\n\tGATE_WPE_VPP0(CLK_WPE_VPP1_MDP_CROP, \"wpe_vpp1_mdp_crop\", \"top_img\", 15),\n\tGATE_WPE_VPP0(CLK_WPE_VPP1_ISP_CROP, \"wpe_vpp1_isp_crop\", \"top_img\", 16),\n\tGATE_WPE_VPP0(CLK_WPE_VPP1_TOP, \"wpe_vpp1_top\", \"top_img\", 17),\n\t \n\tGATE_WPE_VPP1(CLK_WPE_VPP1_VECI, \"wpe_vpp1_veci\", \"top_img\", 0),\n\tGATE_WPE_VPP1(CLK_WPE_VPP1_VEC2I, \"wpe_vpp1_vec2i\", \"top_img\", 1),\n\tGATE_WPE_VPP1(CLK_WPE_VPP1_VEC3I, \"wpe_vpp1_vec3i\", \"top_img\", 2),\n\tGATE_WPE_VPP1(CLK_WPE_VPP1_WPEO, \"wpe_vpp1_wpeo\", \"top_img\", 3),\n\tGATE_WPE_VPP1(CLK_WPE_VPP1_MSKO, \"wpe_vpp1_msko\", \"top_img\", 4),\n};\n\nstatic const struct mtk_clk_desc wpe_desc = {\n\t.clks = wpe_clks,\n\t.num_clks = ARRAY_SIZE(wpe_clks),\n};\n\nstatic const struct mtk_clk_desc wpe_vpp0_desc = {\n\t.clks = wpe_vpp0_clks,\n\t.num_clks = ARRAY_SIZE(wpe_vpp0_clks),\n};\n\nstatic const struct mtk_clk_desc wpe_vpp1_desc = {\n\t.clks = wpe_vpp1_clks,\n\t.num_clks = ARRAY_SIZE(wpe_vpp1_clks),\n};\n\nstatic const struct of_device_id of_match_clk_mt8195_wpe[] = {\n\t{\n\t\t.compatible = \"mediatek,mt8195-wpesys\",\n\t\t.data = &wpe_desc,\n\t}, {\n\t\t.compatible = \"mediatek,mt8195-wpesys_vpp0\",\n\t\t.data = &wpe_vpp0_desc,\n\t}, {\n\t\t.compatible = \"mediatek,mt8195-wpesys_vpp1\",\n\t\t.data = &wpe_vpp1_desc,\n\t}, {\n\t\t \n\t}\n};\nMODULE_DEVICE_TABLE(of, of_match_clk_mt8195_wpe);\n\nstatic struct platform_driver clk_mt8195_wpe_drv = {\n\t.probe = mtk_clk_simple_probe,\n\t.remove_new = mtk_clk_simple_remove,\n\t.driver = {\n\t\t.name = \"clk-mt8195-wpe\",\n\t\t.of_match_table = of_match_clk_mt8195_wpe,\n\t},\n};\nmodule_platform_driver(clk_mt8195_wpe_drv);\nMODULE_LICENSE(\"GPL\");\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}