
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.101168                       # Number of seconds simulated
sim_ticks                                101168260329                       # Number of ticks simulated
final_tick                               627355245093                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 172498                       # Simulator instruction rate (inst/s)
host_op_rate                                   218246                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                2000945                       # Simulator tick rate (ticks/s)
host_mem_usage                               67343392                       # Number of bytes of host memory used
host_seconds                                 50560.25                       # Real time elapsed on the host
sim_insts                                  8721532252                       # Number of instructions simulated
sim_ops                                   11034581755                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         4992                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       974464                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         4608                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1775488                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         5248                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      1251968                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         5248                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       968192                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.inst         5120                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.data      2925824                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.inst         4864                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.data      2603392                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.inst         4352                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.data      1855104                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.inst         4864                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.data      2635264                       # Number of bytes read from this memory
system.physmem.bytes_read::total             15028992                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         4992                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         4608                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         5248                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         5248                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus4.inst         5120                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus5.inst         4864                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus6.inst         4352                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus7.inst         4864                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           39296                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      4669312                       # Number of bytes written to this memory
system.physmem.bytes_written::total           4669312                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           39                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         7613                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           36                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        13871                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           41                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         9781                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           41                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         7564                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.inst           40                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.data        22858                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.inst           38                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.data        20339                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.inst           34                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.data        14493                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.inst           38                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.data        20588                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                117414                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           36479                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                36479                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        49344                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data      9632112                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        45548                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     17549852                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        51874                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     12375107                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst        51874                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data      9570116                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.inst        50609                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.data     28920375                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.inst        48078                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.data     25733288                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.inst        43017                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.data     18336818                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.inst        48078                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.data     26048328                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               148554418                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        49344                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        45548                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        51874                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst        51874                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus4.inst        50609                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus5.inst        48078                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus6.inst        43017                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus7.inst        48078                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             388422                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          46153922                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               46153922                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          46153922                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        49344                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data      9632112                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        45548                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     17549852                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        51874                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     12375107                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst        51874                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data      9570116                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.inst        50609                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.data     28920375                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.inst        48078                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.data     25733288                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.inst        43017                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.data     18336818                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.inst        48078                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.data     26048328                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              194708340                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                  54                       # Number of system calls
system.switch_cpus0.numCycles               242609738                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        22059325                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     18366585                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2000731                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      8468901                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8083794                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2373715                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        92873                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    191866488                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             120990293                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           22059325                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     10457509                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             25227984                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        5571929                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       6046420                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         11911697                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1912109                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    226693934                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.656014                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.031529                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       201465950     88.87%     88.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1547517      0.68%     89.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         1953235      0.86%     90.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         3093804      1.36%     91.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         1309737      0.58%     92.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1685872      0.74%     93.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1949977      0.86%     93.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          891912      0.39%     94.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        12795930      5.64%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    226693934                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.090925                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.498703                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       190735452                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      7286618                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         25107521                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        11843                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3552498                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3357802                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          544                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     147911349                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         2225                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3552498                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       190929631                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         616966                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      6128756                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         24925237                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       540842                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     146997433                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          145                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         77119                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       377521                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    205281309                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    683619114                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    683619114                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    171886503                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        33394775                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        35624                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        18576                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          1902986                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     13772585                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7199743                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        81443                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1633710                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         143507320                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        35758                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        137723337                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       127597                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     17333846                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     35252338                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         1367                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    226693934                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.607530                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.328230                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    168337531     74.26%     74.26% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     26613620     11.74%     86.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     10884139      4.80%     90.80% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      6098536      2.69%     93.49% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      8266966      3.65%     97.14% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2540436      1.12%     98.26% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      2499307      1.10%     99.36% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7      1347247      0.59%     99.95% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       106152      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    226693934                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         938401     78.80%     78.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     78.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     78.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     78.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     78.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     78.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     78.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     78.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     78.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     78.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     78.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     78.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     78.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     78.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     78.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     78.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     78.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     78.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     78.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     78.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     78.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     78.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     78.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     78.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     78.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     78.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     78.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     78.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        129578     10.88%     89.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       122825     10.31%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    116022809     84.24%     84.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1882906      1.37%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        17047      0.01%     85.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     12622597      9.17%     94.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7177978      5.21%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     137723337                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.567674                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1190804                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.008646                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    503459008                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    160877578                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    134135569                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     138914141                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       102397                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      2600651                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           33                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          656                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       100407                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            6                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3552498                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         469316                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        59308                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    143543085                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       112559                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     13772585                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7199743                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        18577                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         51740                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents           53                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          656                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1182815                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1125940                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2308755                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    135320893                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     12416640                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2402443                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    7                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            19593959                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19139092                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7177319                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.557772                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             134136023                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            134135569                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         80384909                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        215932861                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.552886                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.372268                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    123223305                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     20320307                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        34391                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2017875                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    223141436                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.552221                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.372746                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    170990753     76.63%     76.63% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     26430447     11.84%     88.47% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      9593094      4.30%     92.77% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4781097      2.14%     94.92% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      4374143      1.96%     96.88% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1834685      0.82%     97.70% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1819268      0.82%     98.51% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       865818      0.39%     98.90% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2452131      1.10%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    223141436                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     123223305                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18271267                       # Number of memory references committed
system.switch_cpus0.commit.loads             11171934                       # Number of loads committed
system.switch_cpus0.commit.membars              17156                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17860911                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110941122                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2544540                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2452131                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           364232215                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          290639758                       # The number of ROB writes
system.switch_cpus0.timesIdled                2907385                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               15915804                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            123223305                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.426097                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.426097                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.412185                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.412185                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       608891848                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      187429412                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      136787499                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         34362                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                  50                       # Number of system calls
system.switch_cpus1.numCycles               242609734                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        19813060                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     16248809                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1944261                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      8301968                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         7752365                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2036572                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        87805                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    189342932                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             112576721                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           19813060                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      9788937                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             24777434                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        5499764                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       5769801                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         11661888                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1929006                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    223415508                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.616128                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.967197                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       198638074     88.91%     88.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2686868      1.20%     90.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         3118402      1.40%     91.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         1710489      0.77%     92.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1961276      0.88%     93.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1088116      0.49%     93.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          735967      0.33%     93.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         1914501      0.86%     94.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        11561815      5.18%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    223415508                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.081666                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.464024                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       187807211                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      7334454                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         24570734                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       195909                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       3507198                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3214526                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred        18143                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     137431511                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        89588                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       3507198                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       188106794                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        2668655                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      3827550                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         24479426                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       825883                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     137347846                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents          227                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        210464                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       385461                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents           32                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    190919941                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    639494492                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    639494492                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    163260940                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        27659001                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        36273                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        20348                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          2207454                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     13110977                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7144648                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       186896                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1578170                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         137151938                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        36354                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        129720870                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       178096                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     16954029                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     39061701                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         4285                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    223415508                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.580626                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.269947                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    168739741     75.53%     75.53% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     22004490      9.85%     85.38% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     11822527      5.29%     90.67% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8172145      3.66%     94.33% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7139543      3.20%     97.52% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3651313      1.63%     99.16% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       888080      0.40%     99.55% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       569678      0.25%     99.81% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       427991      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    223415508                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          35164     12.55%     12.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        118956     42.44%     54.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       126162     45.01%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    108588487     83.71%     83.71% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2026836      1.56%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        15899      0.01%     85.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     11995463      9.25%     94.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7094185      5.47%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     129720870                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.534689                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             280282                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.002161                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    483315626                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    154143545                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    127567207                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     130001152                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       326945                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      2293076                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          808                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation         1225                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       145309                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads         7949                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            5                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       3507198                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles        2194000                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       142286                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    137188411                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        48757                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     13110977                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7144648                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        20335                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents        101074                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            1                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents         1225                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1131690                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1086243                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2217933                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    127802787                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     11266844                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      1918083                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                  119                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            18359375                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        17890150                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7092531                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.526783                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             127569389                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            127567207                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         75828568                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        198543091                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.525812                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.381925                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     95871332                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    117622509                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     19567138                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        32069                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1955488                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    219908310                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.534871                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.353872                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    171857489     78.15%     78.15% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     22282467     10.13%     88.28% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      9336240      4.25%     92.53% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      5614164      2.55%     95.08% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3882968      1.77%     96.85% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      2512646      1.14%     97.99% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1300279      0.59%     98.58% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1048162      0.48%     99.06% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2073895      0.94%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    219908310                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     95871332                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     117622509                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              17817240                       # Number of memory references committed
system.switch_cpus1.commit.loads             10817901                       # Number of loads committed
system.switch_cpus1.commit.membars              16000                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          16833713                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        106041495                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2393035                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2073895                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           355023412                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          277886559                       # The number of ROB writes
system.switch_cpus1.timesIdled                2900116                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               19194226                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           95871332                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            117622509                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     95871332                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.530576                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.530576                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.395167                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.395167                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       576546780                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      177066258                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      128273907                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         32038                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                  52                       # Number of system calls
system.switch_cpus2.numCycles               242609738                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        20065047                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     16417219                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      1963168                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      8309820                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         7898254                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         2074823                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        89389                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    193364143                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             112201642                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           20065047                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      9973077                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             23421370                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        5351425                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       4146614                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         11830083                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      1964966                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    224294878                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.614337                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     1.956986                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       200873508     89.56%     89.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         1091346      0.49%     90.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         1731522      0.77%     90.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         2351186      1.05%     91.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         2417058      1.08%     92.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         2044037      0.91%     93.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1143542      0.51%     94.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         1706473      0.76%     95.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        10936206      4.88%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    224294878                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.082705                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.462478                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       191399641                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      6127776                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         23379720                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        25361                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       3362379                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      3303133                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          372                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     137689340                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1988                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       3362379                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       191921691                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1300722                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      3625225                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         22889639                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      1195219                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     137642273                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents          144                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        163091                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       521067                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    192079229                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    640315746                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    640315746                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    166654393                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        25424836                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        34354                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        17971                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          3578951                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     12884210                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      6984573                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        82351                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1720628                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         137486862                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        34478                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        130625051                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        17921                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     15105046                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     36098978                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved         1434                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    224294878                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.582381                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.272856                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0    168965058     75.33%     75.33% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     22796683     10.16%     85.50% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     11532888      5.14%     90.64% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8666378      3.86%     94.50% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      6814861      3.04%     97.54% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      2754999      1.23%     98.77% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      1739241      0.78%     99.54% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       904587      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       120183      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    224294878                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu          24959     11.52%     11.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     11.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     11.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     11.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     11.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     11.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     11.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     11.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     11.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     11.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     11.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     11.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     11.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     11.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     11.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     11.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     11.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     11.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     11.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     11.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     11.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     11.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     11.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     11.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     11.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     11.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     11.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     11.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         79562     36.71%     48.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       112196     51.77%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    109861976     84.10%     84.10% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      1948777      1.49%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        16380      0.01%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     11835443      9.06%     94.67% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      6962475      5.33%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     130625051                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.538416                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             216717                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.001659                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    485779618                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    152626923                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    128662335                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     130841768                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       264150                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      2057595                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses          119                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          540                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores        96959                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       3362379                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles        1029550                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles       116278                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    137521485                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        19129                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     12884210                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      6984573                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        17974                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         98434                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents           10                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          540                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1144286                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1100257                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2244543                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    128817828                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     11135146                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      1807223                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                  145                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            18097348                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        18307475                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           6962202                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.530967                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             128662567                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            128662335                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         73855849                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        199011831                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.530326                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.371113                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     97148580                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    119540324                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     17981186                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        33044                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      1987943                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    220932499                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.541072                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.389348                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0    171860593     77.79%     77.79% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     24341011     11.02%     88.81% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      9177653      4.15%     92.96% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4375144      1.98%     94.94% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      3711233      1.68%     96.62% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      2117234      0.96%     97.58% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1836060      0.83%     98.41% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       837455      0.38%     98.79% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      2676116      1.21%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    220932499                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     97148580                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     119540324                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              17714229                       # Number of memory references committed
system.switch_cpus2.commit.loads             10826615                       # Number of loads committed
system.switch_cpus2.commit.membars              16484                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          17237796                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        107704481                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2461589                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      2676116                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           355777217                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          278405457                       # The number of ROB writes
system.switch_cpus2.timesIdled                2930149                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles               18314860                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           97148580                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            119540324                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     97148580                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.497306                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.497306                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.400431                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.400431                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       579782228                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      179227566                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      127641515                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         33016                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                  54                       # Number of system calls
system.switch_cpus3.numCycles               242609738                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups        22059788                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted     18365987                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect      2001178                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      8465127                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         8080925                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS         2374178                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect        93105                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles    191865383                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             120988731                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           22059788                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     10455103                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             25225955                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        5571791                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles       6056835                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines         11912127                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes      1912735                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples    226700620                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.655966                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     2.031509                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0       201474665     88.87%     88.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         1548356      0.68%     89.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         1952613      0.86%     90.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         3093280      1.36%     91.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         1308792      0.58%     92.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         1683758      0.74%     93.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6         1949256      0.86%     93.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7          894192      0.39%     94.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        12795708      5.64%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total    226700620                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.090927                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.498697                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles       190733776                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      7297273                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         25105628                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        12037                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       3551904                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      3358861                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          544                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     147905957                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         2588                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       3551904                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles       190928116                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         620027                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      6135188                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         24923203                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       542178                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     146991818                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents          138                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents         77923                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       378039                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands    205278953                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    683585102                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    683585102                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps    171890912                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        33388032                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        35580                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts        18532                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          1909475                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     13769036                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      7200295                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        80964                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      1637337                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         143508639                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        35711                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        137728743                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued       128774                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     17328695                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     35228563                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved         1320                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples    226700620                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.607536                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.328187                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0    168337704     74.26%     74.26% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     26617747     11.74%     86.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     10887921      4.80%     90.80% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      6099241      2.69%     93.49% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      8264385      3.65%     97.14% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      2541021      1.12%     98.26% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      2499497      1.10%     99.36% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7      1347028      0.59%     99.95% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8       106076      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total    226700620                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu         939561     78.84%     78.84% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead        129400     10.86%     89.70% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       122793     10.30%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    116026459     84.24%     84.24% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      1883188      1.37%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc        17047      0.01%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     12623363      9.17%     94.79% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      7178686      5.21%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     137728743                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.567697                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt            1191754                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.008653                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    503478634                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    160873709                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    134140939                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     138920497                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads       102456                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      2596833                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses           26                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          667                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       100801                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked           25                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       3551904                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles         471301                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles        59357                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    143544357                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts       112538                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     13769036                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      7200295                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts        18533                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents         51888                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents           59                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          667                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      1182234                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect      1126458                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      2308692                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    135326752                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     12416972                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      2401991                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    7                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            19595008                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        19140787                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           7178036                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.557796                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             134141384                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            134140939                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         80386359                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        215932349                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.552908                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.372276                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts    100002502                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps    123226381                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts     20318549                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        34391                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      2018315                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples    223148716                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.552216                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.372724                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0    170995304     76.63%     76.63% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     26432189     11.85%     88.47% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2      9593698      4.30%     92.77% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      4781845      2.14%     94.92% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      4374411      1.96%     96.88% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      1834920      0.82%     97.70% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6      1817780      0.81%     98.51% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7       866215      0.39%     98.90% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      2452354      1.10%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total    223148716                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts    100002502                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     123226381                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              18271696                       # Number of memory references committed
system.switch_cpus3.commit.loads             11172202                       # Number of loads committed
system.switch_cpus3.commit.membars              17156                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          17861369                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        110943863                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      2544595                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events      2452354                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads           364240590                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          290641788                       # The number of ROB writes
system.switch_cpus3.timesIdled                2907157                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles               15909118                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts          100002502                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            123226381                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total    100002502                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      2.426037                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.426037                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.412195                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.412195                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       608912592                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      187440876                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads      136786404                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         34362                       # number of misc regfile writes
system.switch_cpus4.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus4.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus4.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus4.dtb.write_misses                0                       # DTB write misses
system.switch_cpus4.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.dtb.hits                        0                       # DTB hits
system.switch_cpus4.dtb.misses                      0                       # DTB misses
system.switch_cpus4.dtb.accesses                    0                       # DTB accesses
system.switch_cpus4.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.itb.hits                        0                       # DTB hits
system.switch_cpus4.itb.misses                      0                       # DTB misses
system.switch_cpus4.itb.accesses                    0                       # DTB accesses
system.cpu4.workload.num_syscalls                  25                       # Number of system calls
system.switch_cpus4.numCycles               242609738                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.BPredUnit.lookups        18928675                       # Number of BP lookups
system.switch_cpus4.BPredUnit.condPredicted     17079573                       # Number of conditional branches predicted
system.switch_cpus4.BPredUnit.condIncorrect       997013                       # Number of conditional branches incorrect
system.switch_cpus4.BPredUnit.BTBLookups      7514586                       # Number of BTB lookups
system.switch_cpus4.BPredUnit.BTBHits         6777497                       # Number of BTB hits
system.switch_cpus4.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus4.BPredUnit.usedRAS         1048746                       # Number of times the RAS was used to get a target.
system.switch_cpus4.BPredUnit.RASInCorrect        44232                       # Number of incorrect RAS predictions.
system.switch_cpus4.fetch.icacheStallCycles    200833331                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus4.fetch.Insts             119124802                       # Number of instructions fetch has processed
system.switch_cpus4.fetch.Branches           18928675                       # Number of branches that fetch encountered
system.switch_cpus4.fetch.predictedBranches      7826243                       # Number of branches that fetch has predicted taken
system.switch_cpus4.fetch.Cycles             23559449                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus4.fetch.SquashCycles        3113671                       # Number of cycles fetch has spent squashing
system.switch_cpus4.fetch.BlockedCycles       4389505                       # Number of cycles fetch has spent blocked
system.switch_cpus4.fetch.CacheLines         11530599                       # Number of cache lines fetched
system.switch_cpus4.fetch.IcacheSquashes      1002220                       # Number of outstanding Icache misses that were squashed
system.switch_cpus4.fetch.rateDist::samples    230873981                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::mean     0.605358                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::stdev     1.933489                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::0       207314532     89.80%     89.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::1          841978      0.36%     90.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::2         1716803      0.74%     90.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::3          722011      0.31%     91.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::4         3919489      1.70%     92.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::5         3483308      1.51%     94.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::6          684499      0.30%     94.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::7         1412692      0.61%     95.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::8        10778669      4.67%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::total    230873981                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.branchRate         0.078021                       # Number of branch fetches per cycle
system.switch_cpus4.fetch.rate               0.491014                       # Number of inst fetches per cycle
system.switch_cpus4.decode.IdleCycles       199758074                       # Number of cycles decode is idle
system.switch_cpus4.decode.BlockedCycles      5477028                       # Number of cycles decode is blocked
system.switch_cpus4.decode.RunCycles         23473270                       # Number of cycles decode is running
system.switch_cpus4.decode.UnblockCycles        74409                       # Number of cycles decode is unblocking
system.switch_cpus4.decode.SquashCycles       2091195                       # Number of cycles decode is squashing
system.switch_cpus4.decode.BranchResolved      1661674                       # Number of times decode resolved a branch
system.switch_cpus4.decode.BranchMispred          501                       # Number of times decode detected a branch misprediction
system.switch_cpus4.decode.DecodedInsts     139695421                       # Number of instructions handled by decode
system.switch_cpus4.decode.SquashedInsts         2765                       # Number of squashed instructions handled by decode
system.switch_cpus4.rename.SquashCycles       2091195                       # Number of cycles rename is squashing
system.switch_cpus4.rename.IdleCycles       199957089                       # Number of cycles rename is idle
system.switch_cpus4.rename.BlockCycles        3825054                       # Number of cycles rename is blocking
system.switch_cpus4.rename.serializeStallCycles      1021428                       # count of cycles rename stalled for serializing inst
system.switch_cpus4.rename.RunCycles         23359117                       # Number of cycles rename is running
system.switch_cpus4.rename.UnblockCycles       620093                       # Number of cycles rename is unblocking
system.switch_cpus4.rename.RenamedInsts     139623239                       # Number of instructions processed by rename
system.switch_cpus4.rename.ROBFullEvents          147                       # Number of times rename has blocked due to ROB full
system.switch_cpus4.rename.IQFullEvents        262882                       # Number of times rename has blocked due to IQ full
system.switch_cpus4.rename.LSQFullEvents       225181                       # Number of times rename has blocked due to LSQ full
system.switch_cpus4.rename.FullRegisterEvents         4718                       # Number of times there has been no free registers
system.switch_cpus4.rename.RenamedOperands    163923769                       # Number of destination operands rename has renamed
system.switch_cpus4.rename.RenameLookups    657685386                       # Number of register rename lookups that rename has made
system.switch_cpus4.rename.int_rename_lookups    657685386                       # Number of integer rename lookups
system.switch_cpus4.rename.CommittedMaps    145555956                       # Number of HB maps that are committed
system.switch_cpus4.rename.UndoneMaps        18367799                       # Number of HB maps that are undone due to squashing
system.switch_cpus4.rename.serializingInsts        16221                       # count of serializing insts renamed
system.switch_cpus4.rename.tempSerializingInsts         8188                       # count of temporary serializing insts renamed
system.switch_cpus4.rename.skidInsts          1566476                       # count of insts added to the skid buffer
system.switch_cpus4.memDep0.insertedLoads     32965826                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus4.memDep0.insertedStores     16678729                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus4.memDep0.conflictingLoads       152239                       # Number of conflicting loads.
system.switch_cpus4.memDep0.conflictingStores       809079                       # Number of conflicting stores.
system.switch_cpus4.iq.iqInstsAdded         139353194                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus4.iq.iqNonSpecInstsAdded        16272                       # Number of non-speculative instructions added to the IQ
system.switch_cpus4.iq.iqInstsIssued        134094658                       # Number of instructions issued
system.switch_cpus4.iq.iqSquashedInstsIssued        68582                       # Number of squashed instructions issued
system.switch_cpus4.iq.iqSquashedInstsExamined     10595236                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus4.iq.iqSquashedOperandsExamined     25240937                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus4.iq.iqSquashedNonSpecRemoved           87                       # Number of squashed non-spec instructions that were removed
system.switch_cpus4.iq.issued_per_cycle::samples    230873981                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::mean     0.580813                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::stdev     1.378398                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::0    183256158     79.37%     79.37% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::1     14237689      6.17%     85.54% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::2     11709232      5.07%     90.61% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::3      5057885      2.19%     92.80% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::4      6409883      2.78%     95.58% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::5      6220029      2.69%     98.27% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::6      3531034      1.53%     99.80% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::7       277599      0.12%     99.92% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::8       174472      0.08%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::total    230873981                       # Number of insts issued each cycle
system.switch_cpus4.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntAlu         339301     11.07%     11.07% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntMult             0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntDiv              0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatAdd            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCmp            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCvt            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatMult            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatDiv            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatSqrt            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAdd             0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAddAcc            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAlu             0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCmp             0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCvt             0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMisc            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMult            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMultAcc            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShift            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShiftAcc            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdSqrt            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAdd            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAlu            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCmp            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCvt            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatDiv            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMisc            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMult            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatSqrt            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemRead       2649107     86.42%     97.49% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemWrite        76837      2.51%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntAlu     84115463     62.73%     62.73% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntMult      1170222      0.87%     63.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntDiv            0      0.00%     63.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatAdd            0      0.00%     63.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCmp            0      0.00%     63.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCvt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatMult            0      0.00%     63.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatDiv            0      0.00%     63.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatSqrt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAdd            0      0.00%     63.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAddAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAlu            0      0.00%     63.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCmp            0      0.00%     63.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCvt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMisc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMult            0      0.00%     63.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMultAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShift            0      0.00%     63.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdSqrt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMisc         8029      0.01%     63.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMult            0      0.00%     63.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemRead     32159324     23.98%     87.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemWrite     16641620     12.41%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::total     134094658                       # Type of FU issued
system.switch_cpus4.iq.rate                  0.552718                       # Inst issue rate
system.switch_cpus4.iq.fu_busy_cnt            3065245                       # FU busy when requested
system.switch_cpus4.iq.fu_busy_rate          0.022859                       # FU busy rate (busy events/executed inst)
system.switch_cpus4.iq.int_inst_queue_reads    502197124                       # Number of integer instruction queue reads
system.switch_cpus4.iq.int_inst_queue_writes    149968114                       # Number of integer instruction queue writes
system.switch_cpus4.iq.int_inst_queue_wakeup_accesses    132953942                       # Number of integer instruction queue wakeup accesses
system.switch_cpus4.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus4.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus4.iq.int_alu_accesses     137159903                       # Number of integer alu accesses
system.switch_cpus4.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus4.iew.lsq.thread0.forwLoads       242165                       # Number of loads that had data forwarded from stores
system.switch_cpus4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.squashedLoads      1259425                       # Number of loads squashed
system.switch_cpus4.iew.lsq.thread0.ignoredResponses          545                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus4.iew.lsq.thread0.memOrderViolation         3421                       # Number of memory ordering violations
system.switch_cpus4.iew.lsq.thread0.squashedStores       100616                       # Number of stores squashed
system.switch_cpus4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus4.iew.lsq.thread0.rescheduledLoads        11874                       # Number of loads that were rescheduled
system.switch_cpus4.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus4.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus4.iew.iewSquashCycles       2091195                       # Number of cycles IEW is squashing
system.switch_cpus4.iew.iewBlockCycles        3480104                       # Number of cycles IEW is blocking
system.switch_cpus4.iew.iewUnblockCycles       172493                       # Number of cycles IEW is unblocking
system.switch_cpus4.iew.iewDispatchedInsts    139369547                       # Number of instructions dispatched to IQ
system.switch_cpus4.iew.iewDispSquashedInsts         1357                       # Number of squashed instructions skipped by dispatch
system.switch_cpus4.iew.iewDispLoadInsts     32965826                       # Number of dispatched load instructions
system.switch_cpus4.iew.iewDispStoreInsts     16678729                       # Number of dispatched store instructions
system.switch_cpus4.iew.iewDispNonSpecInsts         8192                       # Number of dispatched non-speculative instructions
system.switch_cpus4.iew.iewIQFullEvents        117759                       # Number of times the IQ has become full, causing a stall
system.switch_cpus4.iew.iewLSQFullEvents           84                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus4.iew.memOrderViolationEvents         3421                       # Number of memory order violations
system.switch_cpus4.iew.predictedTakenIncorrect       584452                       # Number of branches that were predicted taken incorrectly
system.switch_cpus4.iew.predictedNotTakenIncorrect       583555                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus4.iew.branchMispredicts      1168007                       # Number of branch mispredicts detected at execute
system.switch_cpus4.iew.iewExecutedInsts    133155895                       # Number of executed instructions
system.switch_cpus4.iew.iewExecLoadInsts     32049628                       # Number of load instructions executed
system.switch_cpus4.iew.iewExecSquashedInsts       938763                       # Number of squashed instructions skipped in execute
system.switch_cpus4.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus4.iew.exec_nop                   81                       # number of nop insts executed
system.switch_cpus4.iew.exec_refs            48689708                       # number of memory reference insts executed
system.switch_cpus4.iew.exec_branches        17445176                       # Number of branches executed
system.switch_cpus4.iew.exec_stores          16640080                       # Number of stores executed
system.switch_cpus4.iew.exec_rate            0.548848                       # Inst execution rate
system.switch_cpus4.iew.wb_sent             132958163                       # cumulative count of insts sent to commit
system.switch_cpus4.iew.wb_count            132953942                       # cumulative count of insts written-back
system.switch_cpus4.iew.wb_producers         71797439                       # num instructions producing a value
system.switch_cpus4.iew.wb_consumers        141426400                       # num instructions consuming a value
system.switch_cpus4.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus4.iew.wb_rate              0.548016                       # insts written-back per cycle
system.switch_cpus4.iew.wb_fanout            0.507666                       # average fanout of values written-back
system.switch_cpus4.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus4.commit.commitCommittedInsts    108039133                       # The number of committed instructions
system.switch_cpus4.commit.commitCommittedOps    126963635                       # The number of committed instructions
system.switch_cpus4.commit.commitSquashedInsts     12419417                       # The number of squashed insts skipped by commit
system.switch_cpus4.commit.commitNonSpecStalls        16185                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus4.commit.branchMispredicts      1019000                       # The number of times a branch was mispredicted
system.switch_cpus4.commit.committed_per_cycle::samples    228782786                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::mean     0.554953                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::stdev     1.378719                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::0    182769111     79.89%     79.89% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::1     16767583      7.33%     87.22% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::2      7879736      3.44%     90.66% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::3      7790771      3.41%     94.07% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::4      2117854      0.93%     94.99% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::5      9073425      3.97%     98.96% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::6       677320      0.30%     99.25% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::7       494082      0.22%     99.47% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::8      1212904      0.53%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::total    228782786                       # Number of insts commited each cycle
system.switch_cpus4.commit.committedInsts    108039133                       # Number of instructions committed
system.switch_cpus4.commit.committedOps     126963635                       # Number of ops (including micro ops) committed
system.switch_cpus4.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus4.commit.refs              48284505                       # Number of memory references committed
system.switch_cpus4.commit.loads             31706392                       # Number of loads committed
system.switch_cpus4.commit.membars               8080                       # Number of memory barriers committed
system.switch_cpus4.commit.branches          16766293                       # Number of branches committed
system.switch_cpus4.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus4.commit.int_insts        112901054                       # Number of committed integer instructions.
system.switch_cpus4.commit.function_calls      1229751                       # Number of function calls committed.
system.switch_cpus4.commit.bw_lim_events      1212904                       # number cycles where commit BW limit reached
system.switch_cpus4.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus4.rob.rob_reads           366952609                       # The number of ROB reads
system.switch_cpus4.rob.rob_writes          280857532                       # The number of ROB writes
system.switch_cpus4.timesIdled                4411982                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus4.idleCycles               11735757                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus4.committedInsts          108039133                       # Number of Instructions Simulated
system.switch_cpus4.committedOps            126963635                       # Number of Ops (including micro ops) Simulated
system.switch_cpus4.committedInsts_total    108039133                       # Number of Instructions Simulated
system.switch_cpus4.cpi                      2.245573                       # CPI: Cycles Per Instruction
system.switch_cpus4.cpi_total                2.245573                       # CPI: Total CPI of All Threads
system.switch_cpus4.ipc                      0.445321                       # IPC: Instructions Per Cycle
system.switch_cpus4.ipc_total                0.445321                       # IPC: Total IPC of All Threads
system.switch_cpus4.int_regfile_reads       658335125                       # number of integer regfile reads
system.switch_cpus4.int_regfile_writes      154396456                       # number of integer regfile writes
system.switch_cpus4.misc_regfile_reads      166389933                       # number of misc regfile reads
system.switch_cpus4.misc_regfile_writes         16160                       # number of misc regfile writes
system.switch_cpus5.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus5.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus5.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus5.dtb.write_misses                0                       # DTB write misses
system.switch_cpus5.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.dtb.hits                        0                       # DTB hits
system.switch_cpus5.dtb.misses                      0                       # DTB misses
system.switch_cpus5.dtb.accesses                    0                       # DTB accesses
system.switch_cpus5.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.itb.hits                        0                       # DTB hits
system.switch_cpus5.itb.misses                      0                       # DTB misses
system.switch_cpus5.itb.accesses                    0                       # DTB accesses
system.cpu5.workload.num_syscalls                  49                       # Number of system calls
system.switch_cpus5.numCycles               242609738                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.BPredUnit.lookups        19758972                       # Number of BP lookups
system.switch_cpus5.BPredUnit.condPredicted     16157768                       # Number of conditional branches predicted
system.switch_cpus5.BPredUnit.condIncorrect      1928656                       # Number of conditional branches incorrect
system.switch_cpus5.BPredUnit.BTBLookups      8376000                       # Number of BTB lookups
system.switch_cpus5.BPredUnit.BTBHits         7821060                       # Number of BTB hits
system.switch_cpus5.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus5.BPredUnit.usedRAS         2034471                       # Number of times the RAS was used to get a target.
system.switch_cpus5.BPredUnit.RASInCorrect        85920                       # Number of incorrect RAS predictions.
system.switch_cpus5.fetch.icacheStallCycles    191893206                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus5.fetch.Insts             112057390                       # Number of instructions fetch has processed
system.switch_cpus5.fetch.Branches           19758972                       # Number of branches that fetch encountered
system.switch_cpus5.fetch.predictedBranches      9855531                       # Number of branches that fetch has predicted taken
system.switch_cpus5.fetch.Cycles             23502757                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus5.fetch.SquashCycles        5578667                       # Number of cycles fetch has spent squashing
system.switch_cpus5.fetch.BlockedCycles       3255840                       # Number of cycles fetch has spent blocked
system.switch_cpus5.fetch.PendingTrapStallCycles           26                       # Number of stall cycles due to pending traps
system.switch_cpus5.fetch.CacheLines         11796305                       # Number of cache lines fetched
system.switch_cpus5.fetch.IcacheSquashes      1944308                       # Number of outstanding Icache misses that were squashed
system.switch_cpus5.fetch.rateDist::samples    222259536                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::mean     0.616156                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::stdev     1.967088                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::0       198756779     89.43%     89.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::1         1277377      0.57%     90.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::2         2018407      0.91%     90.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::3         3198876      1.44%     92.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::4         1335025      0.60%     92.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::5         1499790      0.67%     93.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::6         1578738      0.71%     94.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::7         1032142      0.46%     94.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::8        11562402      5.20%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::total    222259536                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.branchRate         0.081443                       # Number of branch fetches per cycle
system.switch_cpus5.fetch.rate               0.461883                       # Number of inst fetches per cycle
system.switch_cpus5.decode.IdleCycles       190183281                       # Number of cycles decode is idle
system.switch_cpus5.decode.BlockedCycles      4979751                       # Number of cycles decode is blocked
system.switch_cpus5.decode.RunCycles         23429713                       # Number of cycles decode is running
system.switch_cpus5.decode.UnblockCycles        59534                       # Number of cycles decode is unblocking
system.switch_cpus5.decode.SquashCycles       3607255                       # Number of cycles decode is squashing
system.switch_cpus5.decode.BranchResolved      3241113                       # Number of times decode resolved a branch
system.switch_cpus5.decode.BranchMispred          456                       # Number of times decode detected a branch misprediction
system.switch_cpus5.decode.DecodedInsts     136863528                       # Number of instructions handled by decode
system.switch_cpus5.decode.SquashedInsts         2950                       # Number of squashed instructions handled by decode
system.switch_cpus5.rename.SquashCycles       3607255                       # Number of cycles rename is squashing
system.switch_cpus5.rename.IdleCycles       190461857                       # Number of cycles rename is idle
system.switch_cpus5.rename.BlockCycles        1601351                       # Number of cycles rename is blocking
system.switch_cpus5.rename.serializeStallCycles      2575611                       # count of cycles rename stalled for serializing inst
system.switch_cpus5.rename.RunCycles         23214098                       # Number of cycles rename is running
system.switch_cpus5.rename.UnblockCycles       799362                       # Number of cycles rename is unblocking
system.switch_cpus5.rename.RenamedInsts     136787279                       # Number of instructions processed by rename
system.switch_cpus5.rename.ROBFullEvents        18845                       # Number of times rename has blocked due to ROB full
system.switch_cpus5.rename.IQFullEvents        236536                       # Number of times rename has blocked due to IQ full
system.switch_cpus5.rename.LSQFullEvents       298861                       # Number of times rename has blocked due to LSQ full
system.switch_cpus5.rename.FullRegisterEvents        28441                       # Number of times there has been no free registers
system.switch_cpus5.rename.RenamedOperands    189897890                       # Number of destination operands rename has renamed
system.switch_cpus5.rename.RenameLookups    636322735                       # Number of register rename lookups that rename has made
system.switch_cpus5.rename.int_rename_lookups    636322735                       # Number of integer rename lookups
system.switch_cpus5.rename.CommittedMaps    162372808                       # Number of HB maps that are committed
system.switch_cpus5.rename.UndoneMaps        27525044                       # Number of HB maps that are undone due to squashing
system.switch_cpus5.rename.serializingInsts        34810                       # count of serializing insts renamed
system.switch_cpus5.rename.tempSerializingInsts        19105                       # count of temporary serializing insts renamed
system.switch_cpus5.rename.skidInsts          2434930                       # count of insts added to the skid buffer
system.switch_cpus5.memDep0.insertedLoads     13045210                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus5.memDep0.insertedStores      7010158                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus5.memDep0.conflictingLoads       212726                       # Number of conflicting loads.
system.switch_cpus5.memDep0.conflictingStores      1591525                       # Number of conflicting stores.
system.switch_cpus5.iq.iqInstsAdded         136603836                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus5.iq.iqNonSpecInstsAdded        34900                       # Number of non-speculative instructions added to the IQ
system.switch_cpus5.iq.iqInstsIssued        129382433                       # Number of instructions issued
system.switch_cpus5.iq.iqSquashedInstsIssued       158847                       # Number of squashed instructions issued
system.switch_cpus5.iq.iqSquashedInstsExamined     17182427                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus5.iq.iqSquashedOperandsExamined     38092156                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus5.iq.iqSquashedNonSpecRemoved         3235                       # Number of squashed non-spec instructions that were removed
system.switch_cpus5.iq.issued_per_cycle::samples    222259536                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::mean     0.582123                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::stdev     1.273695                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::0    167692963     75.45%     75.45% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::1     21905575      9.86%     85.31% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::2     11981270      5.39%     90.70% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::3      8162181      3.67%     94.37% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::4      7627690      3.43%     97.80% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::5      2203929      0.99%     98.79% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::6      1703981      0.77%     99.56% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::7       582092      0.26%     99.82% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::8       399855      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::total    222259536                       # Number of insts issued each cycle
system.switch_cpus5.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntAlu          30180     12.51%     12.51% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntMult             0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntDiv              0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatAdd            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCmp            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCvt            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatMult            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatDiv            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatSqrt            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAdd             0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAddAcc            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAlu             0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCmp             0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCvt             0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMisc            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMult            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMultAcc            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShift            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShiftAcc            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdSqrt            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAdd            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAlu            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCmp            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCvt            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatDiv            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMisc            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMult            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatSqrt            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemRead         92909     38.51%     51.02% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemWrite       118144     48.98%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntAlu    108383134     83.77%     83.77% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntMult      2042950      1.58%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAddAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAlu            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMisc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMultAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShift            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMisc        15700      0.01%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMult            0      0.00%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemRead     11963939      9.25%     94.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemWrite      6976710      5.39%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::total     129382433                       # Type of FU issued
system.switch_cpus5.iq.rate                  0.533294                       # Inst issue rate
system.switch_cpus5.iq.fu_busy_cnt             241233                       # FU busy when requested
system.switch_cpus5.iq.fu_busy_rate          0.001864                       # FU busy rate (busy events/executed inst)
system.switch_cpus5.iq.int_inst_queue_reads    481424479                       # Number of integer instruction queue reads
system.switch_cpus5.iq.int_inst_queue_writes    153822593                       # Number of integer instruction queue writes
system.switch_cpus5.iq.int_inst_queue_wakeup_accesses    127312434                       # Number of integer instruction queue wakeup accesses
system.switch_cpus5.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus5.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus5.iq.int_alu_accesses     129623666                       # Number of integer alu accesses
system.switch_cpus5.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus5.iew.lsq.thread0.forwLoads       390354                       # Number of loads that had data forwarded from stores
system.switch_cpus5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.squashedLoads      2328394                       # Number of loads squashed
system.switch_cpus5.iew.lsq.thread0.ignoredResponses          348                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus5.iew.lsq.thread0.memOrderViolation         1456                       # Number of memory ordering violations
system.switch_cpus5.iew.lsq.thread0.squashedStores       197352                       # Number of stores squashed
system.switch_cpus5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus5.iew.lsq.thread0.rescheduledLoads         8085                       # Number of loads that were rescheduled
system.switch_cpus5.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus5.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus5.iew.iewSquashCycles       3607255                       # Number of cycles IEW is squashing
system.switch_cpus5.iew.iewBlockCycles        1099175                       # Number of cycles IEW is blocking
system.switch_cpus5.iew.iewUnblockCycles       116110                       # Number of cycles IEW is unblocking
system.switch_cpus5.iew.iewDispatchedInsts    136638868                       # Number of instructions dispatched to IQ
system.switch_cpus5.iew.iewDispSquashedInsts        53307                       # Number of squashed instructions skipped by dispatch
system.switch_cpus5.iew.iewDispLoadInsts     13045210                       # Number of dispatched load instructions
system.switch_cpus5.iew.iewDispStoreInsts      7010158                       # Number of dispatched store instructions
system.switch_cpus5.iew.iewDispNonSpecInsts        19085                       # Number of dispatched non-speculative instructions
system.switch_cpus5.iew.iewIQFullEvents         85795                       # Number of times the IQ has become full, causing a stall
system.switch_cpus5.iew.iewLSQFullEvents           28                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus5.iew.memOrderViolationEvents         1456                       # Number of memory order violations
system.switch_cpus5.iew.predictedTakenIncorrect      1130455                       # Number of branches that were predicted taken incorrectly
system.switch_cpus5.iew.predictedNotTakenIncorrect      1096089                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus5.iew.branchMispredicts      2226544                       # Number of branch mispredicts detected at execute
system.switch_cpus5.iew.iewExecutedInsts    127550639                       # Number of executed instructions
system.switch_cpus5.iew.iewExecLoadInsts     11252968                       # Number of load instructions executed
system.switch_cpus5.iew.iewExecSquashedInsts      1831791                       # Number of squashed instructions skipped in execute
system.switch_cpus5.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus5.iew.exec_nop                  132                       # number of nop insts executed
system.switch_cpus5.iew.exec_refs            18227978                       # number of memory reference insts executed
system.switch_cpus5.iew.exec_branches        17951545                       # Number of branches executed
system.switch_cpus5.iew.exec_stores           6975010                       # Number of stores executed
system.switch_cpus5.iew.exec_rate            0.525744                       # Inst execution rate
system.switch_cpus5.iew.wb_sent             127313372                       # cumulative count of insts sent to commit
system.switch_cpus5.iew.wb_count            127312434                       # cumulative count of insts written-back
system.switch_cpus5.iew.wb_producers         74437582                       # num instructions producing a value
system.switch_cpus5.iew.wb_consumers        194457595                       # num instructions consuming a value
system.switch_cpus5.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus5.iew.wb_rate              0.524762                       # insts written-back per cycle
system.switch_cpus5.iew.wb_fanout            0.382796                       # average fanout of values written-back
system.switch_cpus5.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus5.commit.commitCommittedInsts     95377317                       # The number of committed instructions
system.switch_cpus5.commit.commitCommittedOps    116908366                       # The number of committed instructions
system.switch_cpus5.commit.commitSquashedInsts     19730666                       # The number of squashed insts skipped by commit
system.switch_cpus5.commit.commitNonSpecStalls        31665                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus5.commit.branchMispredicts      1969522                       # The number of times a branch was mispredicted
system.switch_cpus5.commit.committed_per_cycle::samples    218652281                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::mean     0.534677                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::stdev     1.388186                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::0    171185544     78.29%     78.29% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::1     22986679     10.51%     88.80% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::2      8952072      4.09%     92.90% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::3      4820954      2.20%     95.10% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::4      3614556      1.65%     96.76% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::5      2016343      0.92%     97.68% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::6      1240935      0.57%     98.25% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::7      1112452      0.51%     98.75% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::8      2722746      1.25%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::total    218652281                       # Number of insts commited each cycle
system.switch_cpus5.commit.committedInsts     95377317                       # Number of instructions committed
system.switch_cpus5.commit.committedOps     116908366                       # Number of ops (including micro ops) committed
system.switch_cpus5.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus5.commit.refs              17529613                       # Number of memory references committed
system.switch_cpus5.commit.loads             10716811                       # Number of loads committed
system.switch_cpus5.commit.membars              15798                       # Number of memory barriers committed
system.switch_cpus5.commit.branches          16781677                       # Number of branches committed
system.switch_cpus5.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus5.commit.int_insts        105343227                       # Number of committed integer instructions.
system.switch_cpus5.commit.function_calls      2374992                       # Number of function calls committed.
system.switch_cpus5.commit.bw_lim_events      2722746                       # number cycles where commit BW limit reached
system.switch_cpus5.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus5.rob.rob_reads           352567930                       # The number of ROB reads
system.switch_cpus5.rob.rob_writes          276885555                       # The number of ROB writes
system.switch_cpus5.timesIdled                3089183                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus5.idleCycles               20350202                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus5.committedInsts           95377317                       # Number of Instructions Simulated
system.switch_cpus5.committedOps            116908366                       # Number of Ops (including micro ops) Simulated
system.switch_cpus5.committedInsts_total     95377317                       # Number of Instructions Simulated
system.switch_cpus5.cpi                      2.543684                       # CPI: Cycles Per Instruction
system.switch_cpus5.cpi_total                2.543684                       # CPI: Total CPI of All Threads
system.switch_cpus5.ipc                      0.393131                       # IPC: Instructions Per Cycle
system.switch_cpus5.ipc_total                0.393131                       # IPC: Total IPC of All Threads
system.switch_cpus5.int_regfile_reads       575217551                       # number of integer regfile reads
system.switch_cpus5.int_regfile_writes      176478084                       # number of integer regfile writes
system.switch_cpus5.misc_regfile_reads      127650342                       # number of misc regfile reads
system.switch_cpus5.misc_regfile_writes         31636                       # number of misc regfile writes
system.switch_cpus6.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.dtb.hits                        0                       # DTB hits
system.switch_cpus6.dtb.misses                      0                       # DTB misses
system.switch_cpus6.dtb.accesses                    0                       # DTB accesses
system.switch_cpus6.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.itb.hits                        0                       # DTB hits
system.switch_cpus6.itb.misses                      0                       # DTB misses
system.switch_cpus6.itb.accesses                    0                       # DTB accesses
system.cpu6.workload.num_syscalls                  24                       # Number of system calls
system.switch_cpus6.numCycles               242609738                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.BPredUnit.lookups        18502691                       # Number of BP lookups
system.switch_cpus6.BPredUnit.condPredicted     16511049                       # Number of conditional branches predicted
system.switch_cpus6.BPredUnit.condIncorrect      1469449                       # Number of conditional branches incorrect
system.switch_cpus6.BPredUnit.BTBLookups     12270757                       # Number of BTB lookups
system.switch_cpus6.BPredUnit.BTBHits        12055048                       # Number of BTB hits
system.switch_cpus6.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus6.BPredUnit.usedRAS         1110642                       # Number of times the RAS was used to get a target.
system.switch_cpus6.BPredUnit.RASInCorrect        44386                       # Number of incorrect RAS predictions.
system.switch_cpus6.fetch.icacheStallCycles    195317518                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus6.fetch.Insts             105061445                       # Number of instructions fetch has processed
system.switch_cpus6.fetch.Branches           18502691                       # Number of branches that fetch encountered
system.switch_cpus6.fetch.predictedBranches     13165690                       # Number of branches that fetch has predicted taken
system.switch_cpus6.fetch.Cycles             23414286                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus6.fetch.SquashCycles        4824423                       # Number of cycles fetch has spent squashing
system.switch_cpus6.fetch.BlockedCycles       2780014                       # Number of cycles fetch has spent blocked
system.switch_cpus6.fetch.CacheLines         11813814                       # Number of cache lines fetched
system.switch_cpus6.fetch.IcacheSquashes      1442413                       # Number of outstanding Icache misses that were squashed
system.switch_cpus6.fetch.rateDist::samples    224858509                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::mean     0.523561                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::stdev     1.766430                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::0       201444223     89.59%     89.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::1         3567242      1.59%     91.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::2         1801728      0.80%     91.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::3         3524807      1.57%     93.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::4         1131383      0.50%     94.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::5         3261857      1.45%     95.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::6          515397      0.23%     95.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::7          840135      0.37%     96.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::8         8771737      3.90%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::total    224858509                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.branchRate         0.076265                       # Number of branch fetches per cycle
system.switch_cpus6.fetch.rate               0.433047                       # Number of inst fetches per cycle
system.switch_cpus6.decode.IdleCycles       192992975                       # Number of cycles decode is idle
system.switch_cpus6.decode.BlockedCycles      5149349                       # Number of cycles decode is blocked
system.switch_cpus6.decode.RunCycles         23368050                       # Number of cycles decode is running
system.switch_cpus6.decode.UnblockCycles        18773                       # Number of cycles decode is unblocking
system.switch_cpus6.decode.SquashCycles       3329358                       # Number of cycles decode is squashing
system.switch_cpus6.decode.BranchResolved      1757672                       # Number of times decode resolved a branch
system.switch_cpus6.decode.BranchMispred        17333                       # Number of times decode detected a branch misprediction
system.switch_cpus6.decode.DecodedInsts     117541014                       # Number of instructions handled by decode
system.switch_cpus6.decode.SquashedInsts        32854                       # Number of squashed instructions handled by decode
system.switch_cpus6.rename.SquashCycles       3329358                       # Number of cycles rename is squashing
system.switch_cpus6.rename.IdleCycles       193254175                       # Number of cycles rename is idle
system.switch_cpus6.rename.BlockCycles        3080781                       # Number of cycles rename is blocking
system.switch_cpus6.rename.serializeStallCycles      1274174                       # count of cycles rename stalled for serializing inst
system.switch_cpus6.rename.RunCycles         23129270                       # Number of cycles rename is running
system.switch_cpus6.rename.UnblockCycles       790747                       # Number of cycles rename is unblocking
system.switch_cpus6.rename.RenamedInsts     117378601                       # Number of instructions processed by rename
system.switch_cpus6.rename.ROBFullEvents          157                       # Number of times rename has blocked due to ROB full
system.switch_cpus6.rename.IQFullEvents         91461                       # Number of times rename has blocked due to IQ full
system.switch_cpus6.rename.LSQFullEvents       629375                       # Number of times rename has blocked due to LSQ full
system.switch_cpus6.rename.RenamedOperands    153846694                       # Number of destination operands rename has renamed
system.switch_cpus6.rename.RenameLookups    531970220                       # Number of register rename lookups that rename has made
system.switch_cpus6.rename.int_rename_lookups    531970220                       # Number of integer rename lookups
system.switch_cpus6.rename.CommittedMaps    124806204                       # Number of HB maps that are committed
system.switch_cpus6.rename.UndoneMaps        29040460                       # Number of HB maps that are undone due to squashing
system.switch_cpus6.rename.serializingInsts        15757                       # count of serializing insts renamed
system.switch_cpus6.rename.tempSerializingInsts         7966                       # count of temporary serializing insts renamed
system.switch_cpus6.rename.skidInsts          1724454                       # count of insts added to the skid buffer
system.switch_cpus6.memDep0.insertedLoads     21132916                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus6.memDep0.insertedStores      3446711                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus6.memDep0.conflictingLoads        21639                       # Number of conflicting loads.
system.switch_cpus6.memDep0.conflictingStores       786022                       # Number of conflicting stores.
system.switch_cpus6.iq.iqInstsAdded         116766574                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus6.iq.iqNonSpecInstsAdded        15814                       # Number of non-speculative instructions added to the IQ
system.switch_cpus6.iq.iqInstsIssued        109347299                       # Number of instructions issued
system.switch_cpus6.iq.iqSquashedInstsIssued        70954                       # Number of squashed instructions issued
system.switch_cpus6.iq.iqSquashedInstsExamined     21030168                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus6.iq.iqSquashedOperandsExamined     43072704                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus6.iq.iqSquashedNonSpecRemoved          101                       # Number of squashed non-spec instructions that were removed
system.switch_cpus6.iq.issued_per_cycle::samples    224858509                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::mean     0.486294                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::stdev     1.098894                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::0    176904340     78.67%     78.67% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::1     15131481      6.73%     85.40% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::2     16005846      7.12%     92.52% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::3      9330731      4.15%     96.67% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::4      4795892      2.13%     98.80% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::5      1202555      0.53%     99.34% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::6      1426289      0.63%     99.97% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::7        33144      0.01%     99.99% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::8        28231      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::total    224858509                       # Number of insts issued each cycle
system.switch_cpus6.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntAlu         183772     57.49%     57.49% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntMult             0      0.00%     57.49% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntDiv              0      0.00%     57.49% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatAdd            0      0.00%     57.49% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCmp            0      0.00%     57.49% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCvt            0      0.00%     57.49% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatMult            0      0.00%     57.49% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatDiv            0      0.00%     57.49% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatSqrt            0      0.00%     57.49% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAdd             0      0.00%     57.49% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAddAcc            0      0.00%     57.49% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAlu             0      0.00%     57.49% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCmp             0      0.00%     57.49% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCvt             0      0.00%     57.49% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMisc            0      0.00%     57.49% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMult            0      0.00%     57.49% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMultAcc            0      0.00%     57.49% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShift            0      0.00%     57.49% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShiftAcc            0      0.00%     57.49% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdSqrt            0      0.00%     57.49% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAdd            0      0.00%     57.49% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAlu            0      0.00%     57.49% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCmp            0      0.00%     57.49% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCvt            0      0.00%     57.49% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatDiv            0      0.00%     57.49% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMisc            0      0.00%     57.49% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMult            0      0.00%     57.49% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.49% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatSqrt            0      0.00%     57.49% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemRead         73989     23.15%     80.64% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemWrite        61871     19.36%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntAlu     85765541     78.43%     78.43% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntMult       858044      0.78%     79.22% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntDiv            0      0.00%     79.22% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatAdd            0      0.00%     79.22% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCmp            0      0.00%     79.22% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCvt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatMult            0      0.00%     79.22% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatDiv            0      0.00%     79.22% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatSqrt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAdd            0      0.00%     79.22% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAddAcc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAlu            0      0.00%     79.22% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCmp            0      0.00%     79.22% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCvt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMisc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMult            0      0.00%     79.22% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMultAcc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShift            0      0.00%     79.22% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdSqrt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.22% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.22% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.22% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.22% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMisc         7792      0.01%     79.23% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMult            0      0.00%     79.23% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemRead     19298208     17.65%     96.87% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemWrite      3417714      3.13%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::total     109347299                       # Type of FU issued
system.switch_cpus6.iq.rate                  0.450713                       # Inst issue rate
system.switch_cpus6.iq.fu_busy_cnt             319632                       # FU busy when requested
system.switch_cpus6.iq.fu_busy_rate          0.002923                       # FU busy rate (busy events/executed inst)
system.switch_cpus6.iq.int_inst_queue_reads    443943693                       # Number of integer instruction queue reads
system.switch_cpus6.iq.int_inst_queue_writes    137812839                       # Number of integer instruction queue writes
system.switch_cpus6.iq.int_inst_queue_wakeup_accesses    106581249                       # Number of integer instruction queue wakeup accesses
system.switch_cpus6.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus6.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus6.iq.int_alu_accesses     109666931                       # Number of integer alu accesses
system.switch_cpus6.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus6.iew.lsq.thread0.forwLoads        86909                       # Number of loads that had data forwarded from stores
system.switch_cpus6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.squashedLoads      4279374                       # Number of loads squashed
system.switch_cpus6.iew.lsq.thread0.ignoredResponses          107                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus6.iew.lsq.thread0.memOrderViolation          293                       # Number of memory ordering violations
system.switch_cpus6.iew.lsq.thread0.squashedStores        85218                       # Number of stores squashed
system.switch_cpus6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus6.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus6.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus6.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus6.iew.iewSquashCycles       3329358                       # Number of cycles IEW is squashing
system.switch_cpus6.iew.iewBlockCycles        2060704                       # Number of cycles IEW is blocking
system.switch_cpus6.iew.iewUnblockCycles        98113                       # Number of cycles IEW is unblocking
system.switch_cpus6.iew.iewDispatchedInsts    116782474                       # Number of instructions dispatched to IQ
system.switch_cpus6.iew.iewDispSquashedInsts         5877                       # Number of squashed instructions skipped by dispatch
system.switch_cpus6.iew.iewDispLoadInsts     21132916                       # Number of dispatched load instructions
system.switch_cpus6.iew.iewDispStoreInsts      3446711                       # Number of dispatched store instructions
system.switch_cpus6.iew.iewDispNonSpecInsts         7965                       # Number of dispatched non-speculative instructions
system.switch_cpus6.iew.iewIQFullEvents         38951                       # Number of times the IQ has become full, causing a stall
system.switch_cpus6.iew.iewLSQFullEvents         1811                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus6.iew.memOrderViolationEvents          293                       # Number of memory order violations
system.switch_cpus6.iew.predictedTakenIncorrect       990373                       # Number of branches that were predicted taken incorrectly
system.switch_cpus6.iew.predictedNotTakenIncorrect       568345                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus6.iew.branchMispredicts      1558718                       # Number of branch mispredicts detected at execute
system.switch_cpus6.iew.iewExecutedInsts    107962212                       # Number of executed instructions
system.switch_cpus6.iew.iewExecLoadInsts     19024600                       # Number of load instructions executed
system.switch_cpus6.iew.iewExecSquashedInsts      1385087                       # Number of squashed instructions skipped in execute
system.switch_cpus6.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus6.iew.exec_nop                   86                       # number of nop insts executed
system.switch_cpus6.iew.exec_refs            22442124                       # number of memory reference insts executed
system.switch_cpus6.iew.exec_branches        16413226                       # Number of branches executed
system.switch_cpus6.iew.exec_stores           3417524                       # Number of stores executed
system.switch_cpus6.iew.exec_rate            0.445004                       # Inst execution rate
system.switch_cpus6.iew.wb_sent             106604940                       # cumulative count of insts sent to commit
system.switch_cpus6.iew.wb_count            106581249                       # cumulative count of insts written-back
system.switch_cpus6.iew.wb_producers         64484790                       # num instructions producing a value
system.switch_cpus6.iew.wb_consumers        140521862                       # num instructions consuming a value
system.switch_cpus6.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus6.iew.wb_rate              0.439312                       # insts written-back per cycle
system.switch_cpus6.iew.wb_fanout            0.458895                       # average fanout of values written-back
system.switch_cpus6.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus6.commit.commitCommittedInsts     84909927                       # The number of committed instructions
system.switch_cpus6.commit.commitCommittedOps     95605999                       # The number of committed instructions
system.switch_cpus6.commit.commitSquashedInsts     21180730                       # The number of squashed insts skipped by commit
system.switch_cpus6.commit.commitNonSpecStalls        15713                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus6.commit.branchMispredicts      1460177                       # The number of times a branch was mispredicted
system.switch_cpus6.commit.committed_per_cycle::samples    221529151                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::mean     0.431573                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::stdev     1.302586                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::0    185926806     83.93%     83.93% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::1     13991026      6.32%     90.24% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::2      8987136      4.06%     94.30% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::3      2828885      1.28%     95.58% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::4      4692825      2.12%     97.70% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::5       914586      0.41%     98.11% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::6       580702      0.26%     98.37% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::7       531876      0.24%     98.61% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::8      3075309      1.39%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::total    221529151                       # Number of insts commited each cycle
system.switch_cpus6.commit.committedInsts     84909927                       # Number of instructions committed
system.switch_cpus6.commit.committedOps      95605999                       # Number of ops (including micro ops) committed
system.switch_cpus6.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus6.commit.refs              20215026                       # Number of memory references committed
system.switch_cpus6.commit.loads             16853533                       # Number of loads committed
system.switch_cpus6.commit.membars               7840                       # Number of memory barriers committed
system.switch_cpus6.commit.branches          14668317                       # Number of branches committed
system.switch_cpus6.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus6.commit.int_insts         83554670                       # Number of committed integer instructions.
system.switch_cpus6.commit.function_calls      1196658                       # Number of function calls committed.
system.switch_cpus6.commit.bw_lim_events      3075309                       # number cycles where commit BW limit reached
system.switch_cpus6.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus6.rob.rob_reads           335240259                       # The number of ROB reads
system.switch_cpus6.rob.rob_writes          236905459                       # The number of ROB writes
system.switch_cpus6.timesIdled                4333121                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus6.idleCycles               17751229                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus6.committedInsts           84909927                       # Number of Instructions Simulated
system.switch_cpus6.committedOps             95605999                       # Number of Ops (including micro ops) Simulated
system.switch_cpus6.committedInsts_total     84909927                       # Number of Instructions Simulated
system.switch_cpus6.cpi                      2.857260                       # CPI: Cycles Per Instruction
system.switch_cpus6.cpi_total                2.857260                       # CPI: Total CPI of All Threads
system.switch_cpus6.ipc                      0.349986                       # IPC: Instructions Per Cycle
system.switch_cpus6.ipc_total                0.349986                       # IPC: Total IPC of All Threads
system.switch_cpus6.int_regfile_reads       501796202                       # number of integer regfile reads
system.switch_cpus6.int_regfile_writes      138879369                       # number of integer regfile writes
system.switch_cpus6.misc_regfile_reads      124812400                       # number of misc regfile reads
system.switch_cpus6.misc_regfile_writes         15698                       # number of misc regfile writes
system.switch_cpus7.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.dtb.hits                        0                       # DTB hits
system.switch_cpus7.dtb.misses                      0                       # DTB misses
system.switch_cpus7.dtb.accesses                    0                       # DTB accesses
system.switch_cpus7.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.itb.hits                        0                       # DTB hits
system.switch_cpus7.itb.misses                      0                       # DTB misses
system.switch_cpus7.itb.accesses                    0                       # DTB accesses
system.cpu7.workload.num_syscalls                  49                       # Number of system calls
system.switch_cpus7.numCycles               242609738                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.BPredUnit.lookups        19753967                       # Number of BP lookups
system.switch_cpus7.BPredUnit.condPredicted     16153462                       # Number of conditional branches predicted
system.switch_cpus7.BPredUnit.condIncorrect      1928565                       # Number of conditional branches incorrect
system.switch_cpus7.BPredUnit.BTBLookups      8381261                       # Number of BTB lookups
system.switch_cpus7.BPredUnit.BTBHits         7817688                       # Number of BTB hits
system.switch_cpus7.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus7.BPredUnit.usedRAS         2034640                       # Number of times the RAS was used to get a target.
system.switch_cpus7.BPredUnit.RASInCorrect        86022                       # Number of incorrect RAS predictions.
system.switch_cpus7.fetch.icacheStallCycles    191856216                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus7.fetch.Insts             112028850                       # Number of instructions fetch has processed
system.switch_cpus7.fetch.Branches           19753967                       # Number of branches that fetch encountered
system.switch_cpus7.fetch.predictedBranches      9852328                       # Number of branches that fetch has predicted taken
system.switch_cpus7.fetch.Cycles             23495096                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus7.fetch.SquashCycles        5579180                       # Number of cycles fetch has spent squashing
system.switch_cpus7.fetch.BlockedCycles       3248610                       # Number of cycles fetch has spent blocked
system.switch_cpus7.fetch.PendingTrapStallCycles           26                       # Number of stall cycles due to pending traps
system.switch_cpus7.fetch.CacheLines         11794470                       # Number of cache lines fetched
system.switch_cpus7.fetch.IcacheSquashes      1944310                       # Number of outstanding Icache misses that were squashed
system.switch_cpus7.fetch.rateDist::samples    222208153                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::mean     0.616153                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::stdev     1.967116                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::0       198713057     89.43%     89.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::1         1276581      0.57%     90.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::2         2016317      0.91%     90.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::3         3196716      1.44%     92.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::4         1335050      0.60%     92.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::5         1500179      0.68%     93.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::6         1577555      0.71%     94.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::7         1033182      0.46%     94.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::8        11559516      5.20%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::total    222208153                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.branchRate         0.081423                       # Number of branch fetches per cycle
system.switch_cpus7.fetch.rate               0.461766                       # Number of inst fetches per cycle
system.switch_cpus7.decode.IdleCycles       190144138                       # Number of cycles decode is idle
system.switch_cpus7.decode.BlockedCycles      4974711                       # Number of cycles decode is blocked
system.switch_cpus7.decode.RunCycles         23422178                       # Number of cycles decode is running
system.switch_cpus7.decode.UnblockCycles        59373                       # Number of cycles decode is unblocking
system.switch_cpus7.decode.SquashCycles       3607751                       # Number of cycles decode is squashing
system.switch_cpus7.decode.BranchResolved      3240626                       # Number of times decode resolved a branch
system.switch_cpus7.decode.BranchMispred          455                       # Number of times decode detected a branch misprediction
system.switch_cpus7.decode.DecodedInsts     136830472                       # Number of instructions handled by decode
system.switch_cpus7.decode.SquashedInsts         2966                       # Number of squashed instructions handled by decode
system.switch_cpus7.rename.SquashCycles       3607751                       # Number of cycles rename is squashing
system.switch_cpus7.rename.IdleCycles       190421778                       # Number of cycles rename is idle
system.switch_cpus7.rename.BlockCycles        1603623                       # Number of cycles rename is blocking
system.switch_cpus7.rename.serializeStallCycles      2572211                       # count of cycles rename stalled for serializing inst
system.switch_cpus7.rename.RunCycles         23207187                       # Number of cycles rename is running
system.switch_cpus7.rename.UnblockCycles       795601                       # Number of cycles rename is unblocking
system.switch_cpus7.rename.RenamedInsts     136754914                       # Number of instructions processed by rename
system.switch_cpus7.rename.ROBFullEvents        18543                       # Number of times rename has blocked due to ROB full
system.switch_cpus7.rename.IQFullEvents        235289                       # Number of times rename has blocked due to IQ full
system.switch_cpus7.rename.LSQFullEvents       298779                       # Number of times rename has blocked due to LSQ full
system.switch_cpus7.rename.FullRegisterEvents        26609                       # Number of times there has been no free registers
system.switch_cpus7.rename.RenamedOperands    189844188                       # Number of destination operands rename has renamed
system.switch_cpus7.rename.RenameLookups    636177414                       # Number of register rename lookups that rename has made
system.switch_cpus7.rename.int_rename_lookups    636177414                       # Number of integer rename lookups
system.switch_cpus7.rename.CommittedMaps    162318896                       # Number of HB maps that are committed
system.switch_cpus7.rename.UndoneMaps        27525284                       # Number of HB maps that are undone due to squashing
system.switch_cpus7.rename.serializingInsts        34795                       # count of serializing insts renamed
system.switch_cpus7.rename.tempSerializingInsts        19098                       # count of temporary serializing insts renamed
system.switch_cpus7.rename.skidInsts          2432669                       # count of insts added to the skid buffer
system.switch_cpus7.memDep0.insertedLoads     13043867                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus7.memDep0.insertedStores      7009014                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus7.memDep0.conflictingLoads       212344                       # Number of conflicting loads.
system.switch_cpus7.memDep0.conflictingStores      1590509                       # Number of conflicting stores.
system.switch_cpus7.iq.iqInstsAdded         136572076                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus7.iq.iqNonSpecInstsAdded        34894                       # Number of non-speculative instructions added to the IQ
system.switch_cpus7.iq.iqInstsIssued        129352753                       # Number of instructions issued
system.switch_cpus7.iq.iqSquashedInstsIssued       159360                       # Number of squashed instructions issued
system.switch_cpus7.iq.iqSquashedInstsExamined     17183758                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus7.iq.iqSquashedOperandsExamined     38091095                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus7.iq.iqSquashedNonSpecRemoved         3240                       # Number of squashed non-spec instructions that were removed
system.switch_cpus7.iq.issued_per_cycle::samples    222208153                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::mean     0.582124                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::stdev     1.273738                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::0    167658198     75.45%     75.45% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::1     21896243      9.85%     85.30% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::2     11978047      5.39%     90.70% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::3      8158702      3.67%     94.37% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::4      7627161      3.43%     97.80% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::5      2204493      0.99%     98.79% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::6      1703716      0.77%     99.56% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::7       581839      0.26%     99.82% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::8       399754      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::total    222208153                       # Number of insts issued each cycle
system.switch_cpus7.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntAlu          30143     12.47%     12.47% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntMult             0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntDiv              0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatAdd            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCmp            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCvt            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatMult            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatDiv            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatSqrt            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAdd             0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAddAcc            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAlu             0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCmp             0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCvt             0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMisc            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMult            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMultAcc            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShift            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShiftAcc            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdSqrt            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAdd            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAlu            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCmp            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCvt            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatDiv            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMisc            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMult            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatSqrt            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemRead         93533     38.69%     51.15% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemWrite       118093     48.85%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntAlu    108357863     83.77%     83.77% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntMult      2042529      1.58%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAddAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAlu            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMisc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMultAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShift            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMisc        15694      0.01%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMult            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemRead     11961311      9.25%     94.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemWrite      6975356      5.39%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::total     129352753                       # Type of FU issued
system.switch_cpus7.iq.rate                  0.533172                       # Inst issue rate
system.switch_cpus7.iq.fu_busy_cnt             241769                       # FU busy when requested
system.switch_cpus7.iq.fu_busy_rate          0.001869                       # FU busy rate (busy events/executed inst)
system.switch_cpus7.iq.int_inst_queue_reads    481314787                       # Number of integer instruction queue reads
system.switch_cpus7.iq.int_inst_queue_writes    153792159                       # Number of integer instruction queue writes
system.switch_cpus7.iq.int_inst_queue_wakeup_accesses    127280600                       # Number of integer instruction queue wakeup accesses
system.switch_cpus7.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus7.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus7.iq.int_alu_accesses     129594522                       # Number of integer alu accesses
system.switch_cpus7.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus7.iew.lsq.thread0.forwLoads       390070                       # Number of loads that had data forwarded from stores
system.switch_cpus7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.squashedLoads      2330642                       # Number of loads squashed
system.switch_cpus7.iew.lsq.thread0.ignoredResponses          309                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus7.iew.lsq.thread0.memOrderViolation         1457                       # Number of memory ordering violations
system.switch_cpus7.iew.lsq.thread0.squashedStores       198529                       # Number of stores squashed
system.switch_cpus7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus7.iew.lsq.thread0.rescheduledLoads         8073                       # Number of loads that were rescheduled
system.switch_cpus7.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus7.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus7.iew.iewSquashCycles       3607751                       # Number of cycles IEW is squashing
system.switch_cpus7.iew.iewBlockCycles        1099062                       # Number of cycles IEW is blocking
system.switch_cpus7.iew.iewUnblockCycles       116468                       # Number of cycles IEW is unblocking
system.switch_cpus7.iew.iewDispatchedInsts    136607108                       # Number of instructions dispatched to IQ
system.switch_cpus7.iew.iewDispSquashedInsts        49928                       # Number of squashed instructions skipped by dispatch
system.switch_cpus7.iew.iewDispLoadInsts     13043867                       # Number of dispatched load instructions
system.switch_cpus7.iew.iewDispStoreInsts      7009014                       # Number of dispatched store instructions
system.switch_cpus7.iew.iewDispNonSpecInsts        19085                       # Number of dispatched non-speculative instructions
system.switch_cpus7.iew.iewIQFullEvents         85899                       # Number of times the IQ has become full, causing a stall
system.switch_cpus7.iew.iewLSQFullEvents           34                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus7.iew.memOrderViolationEvents         1457                       # Number of memory order violations
system.switch_cpus7.iew.predictedTakenIncorrect      1129499                       # Number of branches that were predicted taken incorrectly
system.switch_cpus7.iew.predictedNotTakenIncorrect      1097146                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus7.iew.branchMispredicts      2226645                       # Number of branch mispredicts detected at execute
system.switch_cpus7.iew.iewExecutedInsts    127519269                       # Number of executed instructions
system.switch_cpus7.iew.iewExecLoadInsts     11250277                       # Number of load instructions executed
system.switch_cpus7.iew.iewExecSquashedInsts      1833483                       # Number of squashed instructions skipped in execute
system.switch_cpus7.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus7.iew.exec_nop                  138                       # number of nop insts executed
system.switch_cpus7.iew.exec_refs            18223986                       # number of memory reference insts executed
system.switch_cpus7.iew.exec_branches        17946179                       # Number of branches executed
system.switch_cpus7.iew.exec_stores           6973709                       # Number of stores executed
system.switch_cpus7.iew.exec_rate            0.525615                       # Inst execution rate
system.switch_cpus7.iew.wb_sent             127281598                       # cumulative count of insts sent to commit
system.switch_cpus7.iew.wb_count            127280600                       # cumulative count of insts written-back
system.switch_cpus7.iew.wb_producers         74419477                       # num instructions producing a value
system.switch_cpus7.iew.wb_consumers        194410860                       # num instructions consuming a value
system.switch_cpus7.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus7.iew.wb_rate              0.524631                       # insts written-back per cycle
system.switch_cpus7.iew.wb_fanout            0.382795                       # average fanout of values written-back
system.switch_cpus7.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus7.commit.commitCommittedInsts     95345540                       # The number of committed instructions
system.switch_cpus7.commit.commitCommittedOps    116869430                       # The number of committed instructions
system.switch_cpus7.commit.commitSquashedInsts     19737862                       # The number of squashed insts skipped by commit
system.switch_cpus7.commit.commitNonSpecStalls        31654                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus7.commit.branchMispredicts      1969537                       # The number of times a branch was mispredicted
system.switch_cpus7.commit.committed_per_cycle::samples    218600402                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::mean     0.534626                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::stdev     1.388150                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::0    171149326     78.29%     78.29% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::1     22978694     10.51%     88.80% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::2      8950115      4.09%     92.90% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::3      4820381      2.21%     95.10% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::4      3612583      1.65%     96.76% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::5      2014610      0.92%     97.68% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::6      1239895      0.57%     98.25% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::7      1111773      0.51%     98.75% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::8      2723025      1.25%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::total    218600402                       # Number of insts commited each cycle
system.switch_cpus7.commit.committedInsts     95345540                       # Number of instructions committed
system.switch_cpus7.commit.committedOps     116869430                       # Number of ops (including micro ops) committed
system.switch_cpus7.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus7.commit.refs              17523710                       # Number of memory references committed
system.switch_cpus7.commit.loads             10713225                       # Number of loads committed
system.switch_cpus7.commit.membars              15792                       # Number of memory barriers committed
system.switch_cpus7.commit.branches          16776102                       # Number of branches committed
system.switch_cpus7.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus7.commit.int_insts        105308114                       # Number of committed integer instructions.
system.switch_cpus7.commit.function_calls      2374196                       # Number of function calls committed.
system.switch_cpus7.commit.bw_lim_events      2723025                       # number cycles where commit BW limit reached
system.switch_cpus7.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus7.rob.rob_reads           352484032                       # The number of ROB reads
system.switch_cpus7.rob.rob_writes          276822544                       # The number of ROB writes
system.switch_cpus7.timesIdled                3089446                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus7.idleCycles               20401585                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus7.committedInsts           95345540                       # Number of Instructions Simulated
system.switch_cpus7.committedOps            116869430                       # Number of Ops (including micro ops) Simulated
system.switch_cpus7.committedInsts_total     95345540                       # Number of Instructions Simulated
system.switch_cpus7.cpi                      2.544532                       # CPI: Cycles Per Instruction
system.switch_cpus7.cpi_total                2.544532                       # CPI: Total CPI of All Threads
system.switch_cpus7.ipc                      0.393000                       # IPC: Instructions Per Cycle
system.switch_cpus7.ipc_total                0.393000                       # IPC: Total IPC of All Threads
system.switch_cpus7.int_regfile_reads       575074858                       # number of integer regfile reads
system.switch_cpus7.int_regfile_writes      176428838                       # number of integer regfile writes
system.switch_cpus7.misc_regfile_reads      127618182                       # number of misc regfile reads
system.switch_cpus7.misc_regfile_writes         31626                       # number of misc regfile writes
system.l2.replacements                         117424                       # number of replacements
system.l2.tagsinuse                      32764.231939                       # Cycle average of tags in use
system.l2.total_refs                          1988094                       # Total number of references to valid blocks.
system.l2.sampled_refs                         150183                       # Sample count of references to valid blocks.
system.l2.avg_refs                          13.237810                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           194.828084                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst      8.709192                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   1608.122421                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst      7.907892                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   2913.297024                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst      9.713814                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data   2094.345893                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst      8.675275                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data   1605.013556                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus4.inst      8.576854                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus4.data   4897.032041                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus5.inst     10.218742                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus5.data   3385.638029                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus6.inst      7.638733                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus6.data   2941.264155                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus7.inst      9.542088                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus7.data   3396.863507                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data            836.305360                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           1268.338790                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data            998.512449                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data            849.029637                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu4.data           1522.183215                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu5.data           1488.481150                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu6.data           1282.229078                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu7.data           1411.764955                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.005946                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000266                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.049076                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000241                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.088907                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000296                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.063914                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.000265                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.048981                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus4.inst     0.000262                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus4.data     0.149446                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus5.inst     0.000312                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus5.data     0.103321                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus6.inst     0.000233                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus6.data     0.089760                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus7.inst     0.000291                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus7.data     0.103664                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.025522                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.038707                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.030472                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.025910                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu4.data             0.046453                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu5.data             0.045425                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu6.data             0.039131                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu7.data             0.043084                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999885                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data        27517                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        39848                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data        29847                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data        27610                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus4.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus4.data        54386                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus5.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus5.data        48945                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus6.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus6.data        38536                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus7.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus7.data        48680                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  315380                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            98409                       # number of Writeback hits
system.l2.Writeback_hits::total                 98409                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus0.data          204                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data          150                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data          148                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data          205                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus4.data           75                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus5.data          128                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus6.data           67                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus7.data          129                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1106                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data        27721                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        39998                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data        29995                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data        27815                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.data        54461                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.data        49073                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.data        38603                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.data        48809                       # number of demand (read+write) hits
system.l2.demand_hits::total                   316486                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data        27721                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        39998                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data        29995                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data        27815                       # number of overall hits
system.l2.overall_hits::switch_cpus4.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus4.data        54461                       # number of overall hits
system.l2.overall_hits::switch_cpus5.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus5.data        49073                       # number of overall hits
system.l2.overall_hits::switch_cpus6.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus6.data        38603                       # number of overall hits
system.l2.overall_hits::switch_cpus7.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus7.data        48809                       # number of overall hits
system.l2.overall_hits::total                  316486                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           39                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         7613                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           36                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data        13865                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           41                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data         9781                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           41                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data         7564                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.inst           40                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.data        22858                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.inst           38                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.data        20339                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.inst           34                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.data        14493                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.inst           38                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.data        20588                       # number of ReadReq misses
system.l2.ReadReq_misses::total                117408                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus1.data            6                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   6                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           39                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         7613                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           36                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data        13871                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           41                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data         9781                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           41                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data         7564                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.inst           40                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.data        22858                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.inst           38                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.data        20339                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.inst           34                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.data        14493                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.inst           38                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.data        20588                       # number of demand (read+write) misses
system.l2.demand_misses::total                 117414                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           39                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         7613                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           36                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data        13871                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           41                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data         9781                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           41                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data         7564                       # number of overall misses
system.l2.overall_misses::switch_cpus4.inst           40                       # number of overall misses
system.l2.overall_misses::switch_cpus4.data        22858                       # number of overall misses
system.l2.overall_misses::switch_cpus5.inst           38                       # number of overall misses
system.l2.overall_misses::switch_cpus5.data        20339                       # number of overall misses
system.l2.overall_misses::switch_cpus6.inst           34                       # number of overall misses
system.l2.overall_misses::switch_cpus6.data        14493                       # number of overall misses
system.l2.overall_misses::switch_cpus7.inst           38                       # number of overall misses
system.l2.overall_misses::switch_cpus7.data        20588                       # number of overall misses
system.l2.overall_misses::total                117414                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      5849200                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data   1250643598                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      5480035                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data   2291425505                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      6115021                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data   1605119088                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst      5980941                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data   1247210401                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.inst      5920120                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.data   3722188777                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.inst      5623207                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.data   3335789640                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.inst      4979183                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.data   2360356193                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.inst      5562821                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.data   3384568680                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total     19242812410                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus1.data       936208                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total        936208                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      5849200                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data   1250643598                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      5480035                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data   2292361713                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      6115021                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data   1605119088                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst      5980941                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data   1247210401                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.inst      5920120                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.data   3722188777                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.inst      5623207                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.data   3335789640                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.inst      4979183                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.data   2360356193                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.inst      5562821                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.data   3384568680                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      19243748618                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      5849200                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data   1250643598                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      5480035                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data   2292361713                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      6115021                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data   1605119088                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst      5980941                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data   1247210401                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.inst      5920120                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.data   3722188777                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.inst      5623207                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.data   3335789640                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.inst      4979183                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.data   2360356193                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.inst      5562821                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.data   3384568680                       # number of overall miss cycles
system.l2.overall_miss_latency::total     19243748618                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           41                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        35130                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           37                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        53713                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           43                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data        39628                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           43                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data        35174                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.inst           41                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.data        77244                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.inst           39                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.data        69284                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.inst           35                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.data        53029                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.inst           39                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.data        69268                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              432788                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        98409                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             98409                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data          204                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data          156                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data          148                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data          205                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus4.data           75                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus5.data          128                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus6.data           67                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus7.data          129                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              1112                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           41                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        35334                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           37                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        53869                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           43                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        39776                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           43                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data        35379                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.inst           41                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.data        77319                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.inst           39                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.data        69412                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.inst           35                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.data        53096                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.inst           39                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.data        69397                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               433900                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           41                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        35334                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           37                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        53869                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           43                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        39776                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           43                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data        35379                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.inst           41                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.data        77319                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.inst           39                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.data        69412                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.inst           35                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.data        53096                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.inst           39                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.data        69397                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              433900                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.951220                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.216709                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.972973                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.258131                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst     0.953488                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.246820                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst     0.953488                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.215045                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.inst     0.975610                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.data     0.295919                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.inst     0.974359                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.data     0.293560                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.inst     0.971429                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.data     0.273303                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.inst     0.974359                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.data     0.297222                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.271283                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data     0.038462                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.005396                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.951220                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.215458                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.972973                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.257495                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.953488                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.245902                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.953488                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.213799                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.inst     0.975610                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.data     0.295632                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.inst     0.974359                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.data     0.293018                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.inst     0.971429                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.data     0.272958                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.inst     0.974359                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.data     0.296670                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.270602                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.951220                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.215458                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.972973                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.257495                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.953488                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.245902                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.953488                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.213799                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.inst     0.975610                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.data     0.295632                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.inst     0.974359                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.data     0.293018                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.inst     0.971429                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.data     0.272958                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.inst     0.974359                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.data     0.296670                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.270602                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 149979.487179                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 164277.367398                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 152223.194444                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 165266.895420                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 149146.853659                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 164105.826398                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 145876.609756                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 164887.678609                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.inst       148003                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.data 162839.652507                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.inst 147979.131579                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.data 164009.520625                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.inst 146446.558824                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.data 162861.808666                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.inst 146390.026316                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.data 164395.214688                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 163896.944075                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus1.data 156034.666667                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 156034.666667                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 149979.487179                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 164277.367398                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 152223.194444                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 165262.901954                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 149146.853659                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 164105.826398                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 145876.609756                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 164887.678609                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.inst       148003                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.data 162839.652507                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.inst 147979.131579                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.data 164009.520625                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.inst 146446.558824                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.data 162861.808666                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.inst 146390.026316                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.data 164395.214688                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 163896.542303                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 149979.487179                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 164277.367398                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 152223.194444                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 165262.901954                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 149146.853659                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 164105.826398                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 145876.609756                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 164887.678609                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.inst       148003                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.data 162839.652507                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.inst 147979.131579                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.data 164009.520625                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.inst 146446.558824                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.data 162861.808666                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.inst 146390.026316                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.data 164395.214688                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 163896.542303                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                36479                       # number of writebacks
system.l2.writebacks::total                     36479                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           39                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         7613                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           36                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data        13865                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           41                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data         9781                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           41                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data         7564                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.inst           40                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.data        22858                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.inst           38                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.data        20339                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.inst           34                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.data        14493                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.inst           38                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.data        20588                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total           117408                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus1.data            6                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              6                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           39                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         7613                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           36                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data        13871                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           41                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data         9781                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           41                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data         7564                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.inst           40                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.data        22858                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.inst           38                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.data        20339                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.inst           34                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.data        14493                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.inst           38                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.data        20588                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            117414                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           39                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         7613                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           36                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data        13871                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           41                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data         9781                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           41                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data         7564                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.inst           40                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.data        22858                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.inst           38                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.data        20339                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.inst           34                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.data        14493                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.inst           38                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.data        20588                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           117414                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      3580668                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    807291237                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      3380243                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data   1483710795                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      3731814                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data   1035491339                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst      3593561                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data    806698930                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.inst      3588274                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.data   2391151548                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.inst      3407526                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.data   2151066534                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.inst      2997748                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.data   1515891853                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.inst      3348299                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.data   2185349503                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total  12404279872                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus1.data       587064                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total       587064                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      3580668                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    807291237                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      3380243                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data   1484297859                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      3731814                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data   1035491339                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst      3593561                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data    806698930                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.inst      3588274                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.data   2391151548                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.inst      3407526                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.data   2151066534                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.inst      2997748                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.data   1515891853                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.inst      3348299                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.data   2185349503                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  12404866936                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      3580668                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    807291237                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      3380243                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data   1484297859                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      3731814                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data   1035491339                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst      3593561                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data    806698930                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.inst      3588274                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.data   2391151548                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.inst      3407526                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.data   2151066534                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.inst      2997748                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.data   1515891853                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.inst      3348299                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.data   2185349503                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  12404866936                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.951220                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.216709                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.972973                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.258131                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.953488                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.246820                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.953488                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.215045                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.975610                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.data     0.295919                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.974359                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.data     0.293560                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.971429                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.data     0.273303                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.974359                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.data     0.297222                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.271283                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus1.data     0.038462                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.005396                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.951220                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.215458                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.972973                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.257495                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst     0.953488                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.245902                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst     0.953488                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.213799                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.inst     0.975610                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.data     0.295632                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.inst     0.974359                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.data     0.293018                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.inst     0.971429                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.data     0.272958                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.inst     0.974359                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.data     0.296670                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.270602                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.951220                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.215458                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.972973                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.257495                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst     0.953488                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.245902                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst     0.953488                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.213799                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.inst     0.975610                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.data     0.295632                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.inst     0.974359                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.data     0.293018                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.inst     0.971429                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.data     0.272958                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.inst     0.974359                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.data     0.296670                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.270602                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst        91812                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 106041.145015                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 93895.638889                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 107011.236567                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 91019.853659                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 105867.635109                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 87647.829268                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 106649.779217                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 89706.850000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 104608.957389                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 89671.736842                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 105760.683121                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 88169.058824                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 104594.759746                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 88113.131579                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 106146.760394                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 105651.061870                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data        97844                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total        97844                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst        91812                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 106041.145015                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 93895.638889                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 107007.271213                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 91019.853659                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 105867.635109                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 87647.829268                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 106649.779217                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.inst 89706.850000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.data 104608.957389                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.inst 89671.736842                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.data 105760.683121                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.inst 88169.058824                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.data 104594.759746                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.inst 88113.131579                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.data 106146.760394                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 105650.662919                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst        91812                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 106041.145015                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 93895.638889                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 107007.271213                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 91019.853659                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 105867.635109                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 87647.829268                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 106649.779217                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.inst 89706.850000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.data 104608.957389                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.inst 89671.736842                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.data 105760.683121                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.inst 88169.058824                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.data 104594.759746                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.inst 88113.131579                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.data 106146.760394                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 105650.662919                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               495.464620                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1011919743                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2040160.772177                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    40.464620                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          455                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.064847                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.729167                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.794014                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     11911643                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       11911643                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     11911643                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        11911643                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     11911643                       # number of overall hits
system.cpu0.icache.overall_hits::total       11911643                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           54                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           54                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           54                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            54                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           54                       # number of overall misses
system.cpu0.icache.overall_misses::total           54                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      8373554                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      8373554                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      8373554                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      8373554                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      8373554                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      8373554                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     11911697                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     11911697                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     11911697                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     11911697                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     11911697                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     11911697                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000005                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000005                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000005                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000005                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000005                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000005                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 155065.814815                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 155065.814815                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 155065.814815                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 155065.814815                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 155065.814815                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 155065.814815                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           13                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           13                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           13                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           41                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           41                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           41                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           41                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           41                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           41                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      6477567                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      6477567                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      6477567                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      6477567                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      6477567                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      6477567                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 157989.439024                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 157989.439024                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 157989.439024                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 157989.439024                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 157989.439024                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 157989.439024                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 35334                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               163372258                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 35590                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4590.397808                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   233.478648                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    22.521352                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.912026                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.087974                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      9507826                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        9507826                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7062562                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7062562                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        18294                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        18294                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        17181                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        17181                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     16570388                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        16570388                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     16570388                       # number of overall hits
system.cpu0.dcache.overall_hits::total       16570388                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        90501                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        90501                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data         2057                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         2057                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        92558                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         92558                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        92558                       # number of overall misses
system.cpu0.dcache.overall_misses::total        92558                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   8969737002                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   8969737002                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data    134846872                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total    134846872                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   9104583874                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   9104583874                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   9104583874                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   9104583874                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      9598327                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      9598327                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7064619                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7064619                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        18294                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        18294                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        17181                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        17181                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     16662946                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     16662946                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     16662946                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     16662946                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.009429                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.009429                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000291                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000291                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.005555                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.005555                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.005555                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.005555                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 99112.020884                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 99112.020884                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 65555.115216                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 65555.115216                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 98366.255472                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 98366.255472                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 98366.255472                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 98366.255472                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets        46937                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              2                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets 23468.500000                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         8057                       # number of writebacks
system.cpu0.dcache.writebacks::total             8057                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        55371                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        55371                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data         1853                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total         1853                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        57224                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        57224                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        57224                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        57224                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        35130                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        35130                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data          204                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total          204                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        35334                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        35334                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        35334                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        35334                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   3134675515                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   3134675515                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data     15199973                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total     15199973                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   3149875488                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   3149875488                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   3149875488                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   3149875488                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.003660                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.003660                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000029                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000029                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002121                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002121                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002121                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002121                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 89230.729149                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 89230.729149                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 74509.671569                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 74509.671569                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 89145.737477                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 89145.737477                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 89145.737477                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 89145.737477                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               518.012459                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1009881589                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   519                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1945821.944123                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    36.012459                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          482                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.057712                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.772436                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.830148                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     11661844                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       11661844                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     11661844                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        11661844                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     11661844                       # number of overall hits
system.cpu1.icache.overall_hits::total       11661844                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           44                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           44                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           44                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            44                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           44                       # number of overall misses
system.cpu1.icache.overall_misses::total           44                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      6910783                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      6910783                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      6910783                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      6910783                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      6910783                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      6910783                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     11661888                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     11661888                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     11661888                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     11661888                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     11661888                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     11661888                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000004                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000004                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 157063.250000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 157063.250000                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 157063.250000                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 157063.250000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 157063.250000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 157063.250000                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            7                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            7                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            7                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           37                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           37                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           37                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           37                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           37                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           37                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      5947519                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      5947519                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      5947519                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      5947519                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      5947519                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      5947519                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 160743.756757                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 160743.756757                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 160743.756757                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 160743.756757                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 160743.756757                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 160743.756757                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 53869                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               171724070                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 54125                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               3172.731085                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   233.596502                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    22.403498                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.912486                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.087514                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      8223085                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        8223085                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      6961333                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       6961333                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        17255                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        17255                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        16019                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        16019                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     15184418                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        15184418                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     15184418                       # number of overall hits
system.cpu1.dcache.overall_hits::total       15184418                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       184440                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       184440                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data         3700                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         3700                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       188140                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        188140                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       188140                       # number of overall misses
system.cpu1.dcache.overall_misses::total       188140                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  22226049848                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  22226049848                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data    468547396                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    468547396                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  22694597244                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  22694597244                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  22694597244                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  22694597244                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      8407525                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      8407525                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      6965033                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      6965033                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        17255                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        17255                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        16019                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        16019                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     15372558                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     15372558                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     15372558                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     15372558                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.021937                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.021937                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000531                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000531                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.012239                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.012239                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.012239                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.012239                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 120505.583648                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 120505.583648                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 126634.431351                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 126634.431351                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 120626.114829                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 120626.114829                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 120626.114829                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 120626.114829                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        59662                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets        59662                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        20694                       # number of writebacks
system.cpu1.dcache.writebacks::total            20694                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       130727                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       130727                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data         3544                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         3544                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       134271                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       134271                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       134271                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       134271                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        53713                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        53713                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data          156                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total          156                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        53869                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        53869                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        53869                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        53869                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   5068779719                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   5068779719                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data     10900562                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total     10900562                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   5079680281                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   5079680281                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   5079680281                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   5079680281                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.006389                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006389                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.003504                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.003504                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.003504                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.003504                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 94367.838680                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 94367.838680                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 69875.397436                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 69875.397436                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 94296.910672                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 94296.910672                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 94296.910672                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 94296.910672                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               517.221965                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1008742500                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   518                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1947379.343629                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    42.221965                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          475                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.067663                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.761218                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.828881                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     11830029                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       11830029                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     11830029                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        11830029                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     11830029                       # number of overall hits
system.cpu2.icache.overall_hits::total       11830029                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           54                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           54                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           54                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            54                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           54                       # number of overall misses
system.cpu2.icache.overall_misses::total           54                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      8200613                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      8200613                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      8200613                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      8200613                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      8200613                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      8200613                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     11830083                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     11830083                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     11830083                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     11830083                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     11830083                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     11830083                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000005                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000005                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000005                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000005                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000005                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000005                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 151863.203704                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 151863.203704                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 151863.203704                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 151863.203704                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 151863.203704                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 151863.203704                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst           11                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst           11                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst           11                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           43                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           43                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           43                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           43                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           43                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           43                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      6663025                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      6663025                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      6663025                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      6663025                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      6663025                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      6663025                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000004                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000004                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000004                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000004                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 154954.069767                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 154954.069767                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 154954.069767                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 154954.069767                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 154954.069767                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 154954.069767                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 39776                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               165657814                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 40032                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4138.134842                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   233.550898                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    22.449102                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.912308                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.087692                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      8142833                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        8142833                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      6855024                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       6855024                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        17851                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        17851                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        16508                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        16508                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     14997857                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        14997857                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     14997857                       # number of overall hits
system.cpu2.dcache.overall_hits::total       14997857                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       127341                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       127341                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data          872                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total          872                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       128213                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        128213                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       128213                       # number of overall misses
system.cpu2.dcache.overall_misses::total       128213                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  14554994913                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  14554994913                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data     74398654                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total     74398654                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  14629393567                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  14629393567                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  14629393567                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  14629393567                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      8270174                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      8270174                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      6855896                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      6855896                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        17851                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        17851                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        16508                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        16508                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     15126070                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     15126070                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     15126070                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     15126070                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.015398                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.015398                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000127                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000127                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.008476                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.008476                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.008476                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.008476                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 114299.360874                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 114299.360874                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 85319.557339                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 85319.557339                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 114102.263944                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 114102.263944                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 114102.263944                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 114102.263944                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         8594                       # number of writebacks
system.cpu2.dcache.writebacks::total             8594                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        87713                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        87713                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data          724                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total          724                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        88437                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        88437                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        88437                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        88437                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        39628                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        39628                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data          148                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total          148                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        39776                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        39776                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        39776                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        39776                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   3668313639                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   3668313639                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data      9738534                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total      9738534                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   3678052173                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   3678052173                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   3678052173                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   3678052173                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.004792                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.004792                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002630                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002630                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002630                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002630                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 92568.730166                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 92568.730166                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 65800.905405                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 65800.905405                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 92469.131461                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 92469.131461                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 92469.131461                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 92469.131461                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               497.270898                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1011920171                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   498                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2031968.214859                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    42.270898                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          455                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.067742                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.729167                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.796908                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     11912071                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       11912071                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     11912071                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        11912071                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     11912071                       # number of overall hits
system.cpu3.icache.overall_hits::total       11912071                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           56                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           56                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           56                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            56                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           56                       # number of overall misses
system.cpu3.icache.overall_misses::total           56                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      8441670                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      8441670                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      8441670                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      8441670                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      8441670                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      8441670                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     11912127                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     11912127                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     11912127                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     11912127                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     11912127                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     11912127                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000005                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000005                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000005                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000005                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000005                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000005                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 150744.107143                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 150744.107143                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 150744.107143                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 150744.107143                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 150744.107143                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 150744.107143                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst           13                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst           13                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst           13                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           43                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           43                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           43                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           43                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           43                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           43                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      6646756                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      6646756                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      6646756                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      6646756                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      6646756                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      6646756                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000004                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000004                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000004                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000004                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 154575.720930                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 154575.720930                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 154575.720930                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 154575.720930                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 154575.720930                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 154575.720930                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                 35379                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               163372195                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                 35635                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs               4584.599270                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   233.476847                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    22.523153                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.912019                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.087981                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      9507672                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        9507672                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      7062691                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       7062691                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        18256                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        18256                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        17181                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        17181                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     16570363                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        16570363                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     16570363                       # number of overall hits
system.cpu3.dcache.overall_hits::total       16570363                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        90867                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        90867                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data         2089                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         2089                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        92956                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         92956                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        92956                       # number of overall misses
system.cpu3.dcache.overall_misses::total        92956                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data   8989390694                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   8989390694                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data    138351705                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total    138351705                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data   9127742399                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   9127742399                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data   9127742399                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   9127742399                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      9598539                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      9598539                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      7064780                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      7064780                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        18256                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        18256                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        17181                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        17181                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     16663319                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     16663319                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     16663319                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     16663319                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.009467                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.009467                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000296                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000296                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.005578                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.005578                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.005578                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.005578                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 98929.101808                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 98929.101808                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 66228.676400                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 66228.676400                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 98194.225214                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 98194.225214                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 98194.225214                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 98194.225214                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets        91361                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              3                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets 30453.666667                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         7947                       # number of writebacks
system.cpu3.dcache.writebacks::total             7947                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        55693                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        55693                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data         1884                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total         1884                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        57577                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        57577                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        57577                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        57577                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        35174                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        35174                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data          205                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total          205                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        35379                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        35379                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        35379                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        35379                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data   3137163256                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   3137163256                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data     15354680                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total     15354680                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data   3152517936                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   3152517936                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data   3152517936                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   3152517936                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.003665                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.003665                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000029                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000029                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002123                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002123                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002123                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002123                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 89189.834992                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 89189.834992                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 74900.878049                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 74900.878049                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 89107.039091                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 89107.039091                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 89107.039091                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 89107.039091                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.icache.replacements                     3                       # number of replacements
system.cpu4.icache.tagsinuse               578.682338                       # Cycle average of tags in use
system.cpu4.icache.total_refs              1039245870                       # Total number of references to valid blocks.
system.cpu4.icache.sampled_refs                   584                       # Sample count of references to valid blocks.
system.cpu4.icache.avg_refs              1779530.599315                       # Average number of references to valid blocks.
system.cpu4.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.occ_blocks::switch_cpus4.inst    38.295448                       # Average occupied blocks per requestor
system.cpu4.icache.occ_blocks::cpu4.inst   540.386890                       # Average occupied blocks per requestor
system.cpu4.icache.occ_percent::switch_cpus4.inst     0.061371                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::cpu4.inst     0.866005                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::total        0.927376                       # Average percentage of cache occupancy
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst     11530549                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total       11530549                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst     11530549                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total        11530549                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst     11530549                       # number of overall hits
system.cpu4.icache.overall_hits::total       11530549                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst           50                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           50                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst           50                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            50                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst           50                       # number of overall misses
system.cpu4.icache.overall_misses::total           50                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::switch_cpus4.inst      7854909                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total      7854909                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::switch_cpus4.inst      7854909                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total      7854909                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::switch_cpus4.inst      7854909                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total      7854909                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst     11530599                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total     11530599                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst     11530599                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total     11530599                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst     11530599                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total     11530599                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.000004                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.000004                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::switch_cpus4.inst 157098.180000                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 157098.180000                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::switch_cpus4.inst 157098.180000                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 157098.180000                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::switch_cpus4.inst 157098.180000                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 157098.180000                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::switch_cpus4.inst            9                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::switch_cpus4.inst            9                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::switch_cpus4.inst            9                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::switch_cpus4.inst           41                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           41                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::switch_cpus4.inst           41                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           41                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::switch_cpus4.inst           41                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           41                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::switch_cpus4.inst      6487485                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total      6487485                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::switch_cpus4.inst      6487485                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total      6487485                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::switch_cpus4.inst      6487485                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total      6487485                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::switch_cpus4.inst     0.000004                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000004                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::switch_cpus4.inst     0.000004                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000004                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 158231.341463                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 158231.341463                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::switch_cpus4.inst 158231.341463                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 158231.341463                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::switch_cpus4.inst 158231.341463                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 158231.341463                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.replacements                 77319                       # number of replacements
system.cpu4.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu4.dcache.total_refs               447563940                       # Total number of references to valid blocks.
system.cpu4.dcache.sampled_refs                 77575                       # Sample count of references to valid blocks.
system.cpu4.dcache.avg_refs               5769.435256                       # Average number of references to valid blocks.
system.cpu4.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.occ_blocks::switch_cpus4.data   111.906929                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_blocks::cpu4.data   144.093071                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_percent::switch_cpus4.data     0.437136                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::cpu4.data     0.562864                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data     30251109                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total       30251109                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data     16561470                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total      16561470                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data         8091                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total         8091                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data         8080                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total         8080                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data     46812579                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total        46812579                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data     46812579                       # number of overall hits
system.cpu4.dcache.overall_hits::total       46812579                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data       269970                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total       269970                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data          250                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total          250                       # number of WriteReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data       270220                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total        270220                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data       270220                       # number of overall misses
system.cpu4.dcache.overall_misses::total       270220                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::switch_cpus4.data  29717313753                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total  29717313753                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::switch_cpus4.data     21871324                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total     21871324                       # number of WriteReq miss cycles
system.cpu4.dcache.demand_miss_latency::switch_cpus4.data  29739185077                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total  29739185077                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::switch_cpus4.data  29739185077                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total  29739185077                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data     30521079                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total     30521079                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data     16561720                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total     16561720                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data         8091                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total         8091                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data         8080                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total         8080                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data     47082799                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total     47082799                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data     47082799                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total     47082799                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.008845                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.008845                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.000015                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.000015                       # miss rate for WriteReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.005739                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.005739                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.005739                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.005739                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::switch_cpus4.data 110076.355717                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 110076.355717                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::switch_cpus4.data 87485.296000                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 87485.296000                       # average WriteReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::switch_cpus4.data 110055.455100                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 110055.455100                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::switch_cpus4.data 110055.455100                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 110055.455100                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks        20508                       # number of writebacks
system.cpu4.dcache.writebacks::total            20508                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::switch_cpus4.data       192726                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total       192726                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::switch_cpus4.data          175                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total          175                       # number of WriteReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::switch_cpus4.data       192901                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total       192901                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::switch_cpus4.data       192901                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total       192901                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::switch_cpus4.data        77244                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total        77244                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::switch_cpus4.data           75                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total           75                       # number of WriteReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::switch_cpus4.data        77319                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total        77319                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::switch_cpus4.data        77319                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total        77319                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::switch_cpus4.data   7699862901                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total   7699862901                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::switch_cpus4.data      5279312                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total      5279312                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::switch_cpus4.data   7705142213                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total   7705142213                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::switch_cpus4.data   7705142213                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total   7705142213                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::switch_cpus4.data     0.002531                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.002531                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::switch_cpus4.data     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::switch_cpus4.data     0.001642                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.001642                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::switch_cpus4.data     0.001642                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.001642                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 99682.342978                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 99682.342978                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus4.data 70390.826667                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 70390.826667                       # average WriteReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::switch_cpus4.data 99653.929991                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 99653.929991                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::switch_cpus4.data 99653.929991                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 99653.929991                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           0                       # Percentage of idle cycles
system.cpu5.icache.replacements                     0                       # number of replacements
system.cpu5.icache.tagsinuse               527.134118                       # Cycle average of tags in use
system.cpu5.icache.total_refs              1014463940                       # Total number of references to valid blocks.
system.cpu5.icache.sampled_refs                   529                       # Sample count of references to valid blocks.
system.cpu5.icache.avg_refs              1917701.209830                       # Average number of references to valid blocks.
system.cpu5.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.occ_blocks::switch_cpus5.inst    37.134118                       # Average occupied blocks per requestor
system.cpu5.icache.occ_blocks::cpu5.inst          490                       # Average occupied blocks per requestor
system.cpu5.icache.occ_percent::switch_cpus5.inst     0.059510                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::cpu5.inst     0.785256                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::total        0.844766                       # Average percentage of cache occupancy
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst     11796259                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total       11796259                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst     11796259                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total        11796259                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst     11796259                       # number of overall hits
system.cpu5.icache.overall_hits::total       11796259                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst           46                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           46                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst           46                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            46                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst           46                       # number of overall misses
system.cpu5.icache.overall_misses::total           46                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::switch_cpus5.inst      7184361                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total      7184361                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::switch_cpus5.inst      7184361                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total      7184361                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::switch_cpus5.inst      7184361                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total      7184361                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst     11796305                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total     11796305                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst     11796305                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total     11796305                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst     11796305                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total     11796305                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.000004                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.000004                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::switch_cpus5.inst 156181.760870                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 156181.760870                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::switch_cpus5.inst 156181.760870                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 156181.760870                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::switch_cpus5.inst 156181.760870                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 156181.760870                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::switch_cpus5.inst            7                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::switch_cpus5.inst            7                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::switch_cpus5.inst            7                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::switch_cpus5.inst           39                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           39                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::switch_cpus5.inst           39                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           39                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::switch_cpus5.inst           39                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           39                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::switch_cpus5.inst      6048592                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total      6048592                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::switch_cpus5.inst      6048592                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total      6048592                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::switch_cpus5.inst      6048592                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total      6048592                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::switch_cpus5.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::switch_cpus5.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 155092.102564                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 155092.102564                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::switch_cpus5.inst 155092.102564                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 155092.102564                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::switch_cpus5.inst 155092.102564                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 155092.102564                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.replacements                 69412                       # number of replacements
system.cpu5.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu5.dcache.total_refs               180384180                       # Total number of references to valid blocks.
system.cpu5.dcache.sampled_refs                 69668                       # Sample count of references to valid blocks.
system.cpu5.dcache.avg_refs               2589.197049                       # Average number of references to valid blocks.
system.cpu5.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.occ_blocks::switch_cpus5.data   234.104370                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_blocks::cpu5.data    21.895630                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_percent::switch_cpus5.data     0.914470                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::cpu5.data     0.085530                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data      8183993                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total        8183993                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data      6780068                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total       6780068                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data        18893                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total        18893                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data        15818                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total        15818                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data     14964061                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total        14964061                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data     14964061                       # number of overall hits
system.cpu5.dcache.overall_hits::total       14964061                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data       176531                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total       176531                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data          775                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total          775                       # number of WriteReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data       177306                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total        177306                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data       177306                       # number of overall misses
system.cpu5.dcache.overall_misses::total       177306                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::switch_cpus5.data  19898742047                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total  19898742047                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::switch_cpus5.data     65822603                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total     65822603                       # number of WriteReq miss cycles
system.cpu5.dcache.demand_miss_latency::switch_cpus5.data  19964564650                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total  19964564650                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::switch_cpus5.data  19964564650                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total  19964564650                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data      8360524                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total      8360524                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data      6780843                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total      6780843                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data        18893                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total        18893                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data        15818                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total        15818                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data     15141367                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total     15141367                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data     15141367                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total     15141367                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.021115                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.021115                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.000114                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.000114                       # miss rate for WriteReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.011710                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.011710                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.011710                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.011710                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::switch_cpus5.data 112720.950128                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 112720.950128                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::switch_cpus5.data 84932.390968                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 84932.390968                       # average WriteReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::switch_cpus5.data 112599.487045                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 112599.487045                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::switch_cpus5.data 112599.487045                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 112599.487045                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks        12918                       # number of writebacks
system.cpu5.dcache.writebacks::total            12918                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::switch_cpus5.data       107247                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total       107247                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::switch_cpus5.data          647                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total          647                       # number of WriteReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::switch_cpus5.data       107894                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total       107894                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::switch_cpus5.data       107894                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total       107894                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::switch_cpus5.data        69284                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total        69284                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::switch_cpus5.data          128                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total          128                       # number of WriteReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::switch_cpus5.data        69412                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total        69412                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::switch_cpus5.data        69412                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total        69412                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::switch_cpus5.data   6772421497                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total   6772421497                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::switch_cpus5.data      8449187                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total      8449187                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::switch_cpus5.data   6780870684                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total   6780870684                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::switch_cpus5.data   6780870684                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total   6780870684                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::switch_cpus5.data     0.008287                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.008287                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::switch_cpus5.data     0.000019                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.000019                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::switch_cpus5.data     0.004584                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.004584                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::switch_cpus5.data     0.004584                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.004584                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 97748.708172                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 97748.708172                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus5.data 66009.273438                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 66009.273438                       # average WriteReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::switch_cpus5.data 97690.178701                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 97690.178701                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::switch_cpus5.data 97690.178701                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 97690.178701                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           0                       # Percentage of idle cycles
system.cpu6.icache.replacements                     2                       # number of replacements
system.cpu6.icache.tagsinuse               558.976414                       # Cycle average of tags in use
system.cpu6.icache.total_refs               928541216                       # Total number of references to valid blocks.
system.cpu6.icache.sampled_refs                   562                       # Sample count of references to valid blocks.
system.cpu6.icache.avg_refs              1652208.569395                       # Average number of references to valid blocks.
system.cpu6.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.occ_blocks::switch_cpus6.inst    33.900241                       # Average occupied blocks per requestor
system.cpu6.icache.occ_blocks::cpu6.inst   525.076174                       # Average occupied blocks per requestor
system.cpu6.icache.occ_percent::switch_cpus6.inst     0.054327                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::cpu6.inst     0.841468                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::total        0.895796                       # Average percentage of cache occupancy
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst     11813771                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total       11813771                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst     11813771                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total        11813771                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst     11813771                       # number of overall hits
system.cpu6.icache.overall_hits::total       11813771                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst           43                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           43                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst           43                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            43                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst           43                       # number of overall misses
system.cpu6.icache.overall_misses::total           43                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::switch_cpus6.inst      6482101                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total      6482101                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::switch_cpus6.inst      6482101                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total      6482101                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::switch_cpus6.inst      6482101                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total      6482101                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst     11813814                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total     11813814                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst     11813814                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total     11813814                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst     11813814                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total     11813814                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.000004                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.000004                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::switch_cpus6.inst 150746.534884                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 150746.534884                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::switch_cpus6.inst 150746.534884                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 150746.534884                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::switch_cpus6.inst 150746.534884                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 150746.534884                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::switch_cpus6.inst            8                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::switch_cpus6.inst            8                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::switch_cpus6.inst            8                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::switch_cpus6.inst           35                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           35                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::switch_cpus6.inst           35                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           35                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::switch_cpus6.inst           35                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           35                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::switch_cpus6.inst      5458606                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total      5458606                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::switch_cpus6.inst      5458606                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total      5458606                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::switch_cpus6.inst      5458606                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total      5458606                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::switch_cpus6.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::switch_cpus6.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 155960.171429                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 155960.171429                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::switch_cpus6.inst 155960.171429                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 155960.171429                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::switch_cpus6.inst 155960.171429                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 155960.171429                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.replacements                 53096                       # number of replacements
system.cpu6.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu6.dcache.total_refs               223415570                       # Total number of references to valid blocks.
system.cpu6.dcache.sampled_refs                 53352                       # Sample count of references to valid blocks.
system.cpu6.dcache.avg_refs               4187.576286                       # Average number of references to valid blocks.
system.cpu6.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.occ_blocks::switch_cpus6.data   202.783518                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_blocks::cpu6.data    53.216482                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_percent::switch_cpus6.data     0.792123                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::cpu6.data     0.207877                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data     17376172                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total       17376172                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data      3345305                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total       3345305                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data         7897                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total         7897                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data         7849                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total         7849                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data     20721477                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total        20721477                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data     20721477                       # number of overall hits
system.cpu6.dcache.overall_hits::total       20721477                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data       180532                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total       180532                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data          320                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total          320                       # number of WriteReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data       180852                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total        180852                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data       180852                       # number of overall misses
system.cpu6.dcache.overall_misses::total       180852                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::switch_cpus6.data  19212426235                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total  19212426235                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::switch_cpus6.data     27590877                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total     27590877                       # number of WriteReq miss cycles
system.cpu6.dcache.demand_miss_latency::switch_cpus6.data  19240017112                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total  19240017112                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::switch_cpus6.data  19240017112                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total  19240017112                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data     17556704                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total     17556704                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data      3345625                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total      3345625                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data         7897                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total         7897                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data         7849                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total         7849                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data     20902329                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total     20902329                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data     20902329                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total     20902329                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.010283                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.010283                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.000096                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.000096                       # miss rate for WriteReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.008652                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.008652                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.008652                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.008652                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::switch_cpus6.data 106421.167632                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 106421.167632                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::switch_cpus6.data 86221.490625                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 86221.490625                       # average WriteReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::switch_cpus6.data 106385.426271                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 106385.426271                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::switch_cpus6.data 106385.426271                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 106385.426271                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks         6922                       # number of writebacks
system.cpu6.dcache.writebacks::total             6922                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::switch_cpus6.data       127503                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total       127503                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::switch_cpus6.data          253                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total          253                       # number of WriteReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::switch_cpus6.data       127756                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total       127756                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::switch_cpus6.data       127756                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total       127756                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::switch_cpus6.data        53029                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total        53029                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::switch_cpus6.data           67                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total           67                       # number of WriteReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::switch_cpus6.data        53096                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total        53096                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::switch_cpus6.data        53096                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total        53096                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::switch_cpus6.data   5050657082                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total   5050657082                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::switch_cpus6.data      4385874                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total      4385874                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::switch_cpus6.data   5055042956                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total   5055042956                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::switch_cpus6.data   5055042956                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total   5055042956                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::switch_cpus6.data     0.003020                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.003020                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::switch_cpus6.data     0.000020                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.000020                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::switch_cpus6.data     0.002540                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.002540                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::switch_cpus6.data     0.002540                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.002540                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 95243.302382                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 95243.302382                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus6.data 65460.805970                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total 65460.805970                       # average WriteReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::switch_cpus6.data 95205.720883                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 95205.720883                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::switch_cpus6.data 95205.720883                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 95205.720883                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           0                       # Percentage of idle cycles
system.cpu7.icache.replacements                     0                       # number of replacements
system.cpu7.icache.tagsinuse               527.377030                       # Cycle average of tags in use
system.cpu7.icache.total_refs              1014462098                       # Total number of references to valid blocks.
system.cpu7.icache.sampled_refs                   529                       # Sample count of references to valid blocks.
system.cpu7.icache.avg_refs              1917697.727788                       # Average number of references to valid blocks.
system.cpu7.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.occ_blocks::switch_cpus7.inst    37.377030                       # Average occupied blocks per requestor
system.cpu7.icache.occ_blocks::cpu7.inst          490                       # Average occupied blocks per requestor
system.cpu7.icache.occ_percent::switch_cpus7.inst     0.059899                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::cpu7.inst     0.785256                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::total        0.845155                       # Average percentage of cache occupancy
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst     11794417                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total       11794417                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst     11794417                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total        11794417                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst     11794417                       # number of overall hits
system.cpu7.icache.overall_hits::total       11794417                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst           53                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           53                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst           53                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            53                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst           53                       # number of overall misses
system.cpu7.icache.overall_misses::total           53                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::switch_cpus7.inst      7887725                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total      7887725                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::switch_cpus7.inst      7887725                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total      7887725                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::switch_cpus7.inst      7887725                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total      7887725                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst     11794470                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total     11794470                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst     11794470                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total     11794470                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst     11794470                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total     11794470                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.000004                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.000004                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::switch_cpus7.inst       148825                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total       148825                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::switch_cpus7.inst       148825                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total       148825                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::switch_cpus7.inst       148825                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total       148825                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::switch_cpus7.inst           14                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total           14                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::switch_cpus7.inst           14                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total           14                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::switch_cpus7.inst           14                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total           14                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::switch_cpus7.inst           39                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           39                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::switch_cpus7.inst           39                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           39                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::switch_cpus7.inst           39                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           39                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::switch_cpus7.inst      6051999                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total      6051999                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::switch_cpus7.inst      6051999                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total      6051999                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::switch_cpus7.inst      6051999                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total      6051999                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::switch_cpus7.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::switch_cpus7.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 155179.461538                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 155179.461538                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::switch_cpus7.inst 155179.461538                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 155179.461538                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::switch_cpus7.inst 155179.461538                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 155179.461538                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.replacements                 69397                       # number of replacements
system.cpu7.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu7.dcache.total_refs               180380476                       # Total number of references to valid blocks.
system.cpu7.dcache.sampled_refs                 69653                       # Sample count of references to valid blocks.
system.cpu7.dcache.avg_refs               2589.701463                       # Average number of references to valid blocks.
system.cpu7.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.occ_blocks::switch_cpus7.data   234.102693                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_blocks::cpu7.data    21.897307                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_percent::switch_cpus7.data     0.914464                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::cpu7.data     0.085536                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data      8182582                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total        8182582                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data      6777759                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total       6777759                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data        18914                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total        18914                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data        15813                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total        15813                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data     14960341                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total        14960341                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data     14960341                       # number of overall hits
system.cpu7.dcache.overall_hits::total       14960341                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data       176325                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total       176325                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data          778                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total          778                       # number of WriteReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data       177103                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total        177103                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data       177103                       # number of overall misses
system.cpu7.dcache.overall_misses::total       177103                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::switch_cpus7.data  19923857970                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total  19923857970                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::switch_cpus7.data     66493285                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total     66493285                       # number of WriteReq miss cycles
system.cpu7.dcache.demand_miss_latency::switch_cpus7.data  19990351255                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total  19990351255                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::switch_cpus7.data  19990351255                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total  19990351255                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data      8358907                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total      8358907                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data      6778537                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total      6778537                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data        18914                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total        18914                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data        15813                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total        15813                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data     15137444                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total     15137444                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data     15137444                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total     15137444                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.021094                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.021094                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.000115                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.000115                       # miss rate for WriteReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.011700                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.011700                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.011700                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.011700                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::switch_cpus7.data 112995.082773                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 112995.082773                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::switch_cpus7.data 85466.947301                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 85466.947301                       # average WriteReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::switch_cpus7.data 112874.153769                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 112874.153769                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::switch_cpus7.data 112874.153769                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 112874.153769                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks        12769                       # number of writebacks
system.cpu7.dcache.writebacks::total            12769                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::switch_cpus7.data       107057                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total       107057                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::switch_cpus7.data          649                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total          649                       # number of WriteReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::switch_cpus7.data       107706                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total       107706                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::switch_cpus7.data       107706                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total       107706                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::switch_cpus7.data        69268                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total        69268                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::switch_cpus7.data          129                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total          129                       # number of WriteReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::switch_cpus7.data        69397                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total        69397                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::switch_cpus7.data        69397                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total        69397                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::switch_cpus7.data   6806244774                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total   6806244774                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::switch_cpus7.data      8557871                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total      8557871                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::switch_cpus7.data   6814802645                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total   6814802645                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::switch_cpus7.data   6814802645                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total   6814802645                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::switch_cpus7.data     0.008287                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.008287                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::switch_cpus7.data     0.000019                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.000019                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::switch_cpus7.data     0.004584                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.004584                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::switch_cpus7.data     0.004584                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.004584                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 98259.582693                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 98259.582693                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus7.data 66340.085271                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 66340.085271                       # average WriteReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::switch_cpus7.data 98200.248498                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 98200.248498                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::switch_cpus7.data 98200.248498                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 98200.248498                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
