;
; File Name: cyfitterrv.inc
; 
; PSoC Creator  4.4
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2020 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv.inc
    GET cydevicerv_trm.inc

; P
P__0__INTTYPE EQU CYREG_PICU12_INTTYPE6
P__0__MASK EQU 0x40
P__0__PC EQU CYREG_PRT12_PC6
P__0__PORT EQU 12
P__0__SHIFT EQU 6
P__AG EQU CYREG_PRT12_AG
P__BIE EQU CYREG_PRT12_BIE
P__BIT_MASK EQU CYREG_PRT12_BIT_MASK
P__BYP EQU CYREG_PRT12_BYP
P__DM0 EQU CYREG_PRT12_DM0
P__DM1 EQU CYREG_PRT12_DM1
P__DM2 EQU CYREG_PRT12_DM2
P__DR EQU CYREG_PRT12_DR
P__INP_DIS EQU CYREG_PRT12_INP_DIS
P__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
P__MASK EQU 0x40
P__PORT EQU 12
P__PRT EQU CYREG_PRT12_PRT
P__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
P__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
P__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
P__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
P__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
P__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
P__PS EQU CYREG_PRT12_PS
P__SHIFT EQU 6
P__SIO_CFG EQU CYREG_PRT12_SIO_CFG
P__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
P__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
P__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
P__SLW EQU CYREG_PRT12_SLW

; S
S__0__INTTYPE EQU CYREG_PICU3_INTTYPE0
S__0__MASK EQU 0x01
S__0__PC EQU CYREG_PRT3_PC0
S__0__PORT EQU 3
S__0__SHIFT EQU 0
S__AG EQU CYREG_PRT3_AG
S__AMUX EQU CYREG_PRT3_AMUX
S__BIE EQU CYREG_PRT3_BIE
S__BIT_MASK EQU CYREG_PRT3_BIT_MASK
S__BYP EQU CYREG_PRT3_BYP
S__CTL EQU CYREG_PRT3_CTL
S__DM0 EQU CYREG_PRT3_DM0
S__DM1 EQU CYREG_PRT3_DM1
S__DM2 EQU CYREG_PRT3_DM2
S__DR EQU CYREG_PRT3_DR
S__INP_DIS EQU CYREG_PRT3_INP_DIS
S__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
S__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
S__LCD_EN EQU CYREG_PRT3_LCD_EN
S__MASK EQU 0x01
S__PORT EQU 3
S__PRT EQU CYREG_PRT3_PRT
S__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
S__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
S__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
S__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
S__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
S__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
S__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
S__PS EQU CYREG_PRT3_PS
S__SHIFT EQU 0
S__SLW EQU CYREG_PRT3_SLW

; V1
V1__0__INTTYPE EQU CYREG_PICU3_INTTYPE1
V1__0__MASK EQU 0x02
V1__0__PC EQU CYREG_PRT3_PC1
V1__0__PORT EQU 3
V1__0__SHIFT EQU 1
V1__AG EQU CYREG_PRT3_AG
V1__AMUX EQU CYREG_PRT3_AMUX
V1__BIE EQU CYREG_PRT3_BIE
V1__BIT_MASK EQU CYREG_PRT3_BIT_MASK
V1__BYP EQU CYREG_PRT3_BYP
V1__CTL EQU CYREG_PRT3_CTL
V1__DM0 EQU CYREG_PRT3_DM0
V1__DM1 EQU CYREG_PRT3_DM1
V1__DM2 EQU CYREG_PRT3_DM2
V1__DR EQU CYREG_PRT3_DR
V1__INP_DIS EQU CYREG_PRT3_INP_DIS
V1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
V1__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
V1__LCD_EN EQU CYREG_PRT3_LCD_EN
V1__MASK EQU 0x02
V1__PORT EQU 3
V1__PRT EQU CYREG_PRT3_PRT
V1__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
V1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
V1__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
V1__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
V1__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
V1__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
V1__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
V1__PS EQU CYREG_PRT3_PS
V1__SHIFT EQU 1
V1__SLW EQU CYREG_PRT3_SLW

; V2
V2__0__INTTYPE EQU CYREG_PICU3_INTTYPE2
V2__0__MASK EQU 0x04
V2__0__PC EQU CYREG_PRT3_PC2
V2__0__PORT EQU 3
V2__0__SHIFT EQU 2
V2__AG EQU CYREG_PRT3_AG
V2__AMUX EQU CYREG_PRT3_AMUX
V2__BIE EQU CYREG_PRT3_BIE
V2__BIT_MASK EQU CYREG_PRT3_BIT_MASK
V2__BYP EQU CYREG_PRT3_BYP
V2__CTL EQU CYREG_PRT3_CTL
V2__DM0 EQU CYREG_PRT3_DM0
V2__DM1 EQU CYREG_PRT3_DM1
V2__DM2 EQU CYREG_PRT3_DM2
V2__DR EQU CYREG_PRT3_DR
V2__INP_DIS EQU CYREG_PRT3_INP_DIS
V2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
V2__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
V2__LCD_EN EQU CYREG_PRT3_LCD_EN
V2__MASK EQU 0x04
V2__PORT EQU 3
V2__PRT EQU CYREG_PRT3_PRT
V2__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
V2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
V2__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
V2__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
V2__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
V2__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
V2__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
V2__PS EQU CYREG_PRT3_PS
V2__SHIFT EQU 2
V2__SLW EQU CYREG_PRT3_SLW

; t1
t1__0__INTTYPE EQU CYREG_PICU2_INTTYPE7
t1__0__MASK EQU 0x80
t1__0__PC EQU CYREG_PRT2_PC7
t1__0__PORT EQU 2
t1__0__SHIFT EQU 7
t1__AG EQU CYREG_PRT2_AG
t1__AMUX EQU CYREG_PRT2_AMUX
t1__BIE EQU CYREG_PRT2_BIE
t1__BIT_MASK EQU CYREG_PRT2_BIT_MASK
t1__BYP EQU CYREG_PRT2_BYP
t1__CTL EQU CYREG_PRT2_CTL
t1__DM0 EQU CYREG_PRT2_DM0
t1__DM1 EQU CYREG_PRT2_DM1
t1__DM2 EQU CYREG_PRT2_DM2
t1__DR EQU CYREG_PRT2_DR
t1__INP_DIS EQU CYREG_PRT2_INP_DIS
t1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
t1__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
t1__LCD_EN EQU CYREG_PRT2_LCD_EN
t1__MASK EQU 0x80
t1__PORT EQU 2
t1__PRT EQU CYREG_PRT2_PRT
t1__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
t1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
t1__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
t1__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
t1__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
t1__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
t1__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
t1__PS EQU CYREG_PRT2_PS
t1__SHIFT EQU 7
t1__SLW EQU CYREG_PRT2_SLW

; t2
t2__0__INTTYPE EQU CYREG_PICU15_INTTYPE7
t2__0__MASK EQU 0x80
t2__0__PC EQU CYREG_IO_PC_PRT15_7_6_PC1
t2__0__PORT EQU 15
t2__0__SHIFT EQU 7
t2__AG EQU CYREG_PRT15_AG
t2__AMUX EQU CYREG_PRT15_AMUX
t2__BIE EQU CYREG_PRT15_BIE
t2__BIT_MASK EQU CYREG_PRT15_BIT_MASK
t2__BYP EQU CYREG_PRT15_BYP
t2__CTL EQU CYREG_PRT15_CTL
t2__DM0 EQU CYREG_PRT15_DM0
t2__DM1 EQU CYREG_PRT15_DM1
t2__DM2 EQU CYREG_PRT15_DM2
t2__DR EQU CYREG_PRT15_DR
t2__INP_DIS EQU CYREG_PRT15_INP_DIS
t2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
t2__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
t2__LCD_EN EQU CYREG_PRT15_LCD_EN
t2__MASK EQU 0x80
t2__PORT EQU 15
t2__PRT EQU CYREG_PRT15_PRT
t2__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
t2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
t2__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
t2__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
t2__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
t2__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
t2__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
t2__PS EQU CYREG_PRT15_PS
t2__SHIFT EQU 7
t2__SLW EQU CYREG_PRT15_SLW

; t3
t3__0__INTTYPE EQU CYREG_PICU2_INTTYPE2
t3__0__MASK EQU 0x04
t3__0__PC EQU CYREG_PRT2_PC2
t3__0__PORT EQU 2
t3__0__SHIFT EQU 2
t3__AG EQU CYREG_PRT2_AG
t3__AMUX EQU CYREG_PRT2_AMUX
t3__BIE EQU CYREG_PRT2_BIE
t3__BIT_MASK EQU CYREG_PRT2_BIT_MASK
t3__BYP EQU CYREG_PRT2_BYP
t3__CTL EQU CYREG_PRT2_CTL
t3__DM0 EQU CYREG_PRT2_DM0
t3__DM1 EQU CYREG_PRT2_DM1
t3__DM2 EQU CYREG_PRT2_DM2
t3__DR EQU CYREG_PRT2_DR
t3__INP_DIS EQU CYREG_PRT2_INP_DIS
t3__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
t3__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
t3__LCD_EN EQU CYREG_PRT2_LCD_EN
t3__MASK EQU 0x04
t3__PORT EQU 2
t3__PRT EQU CYREG_PRT2_PRT
t3__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
t3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
t3__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
t3__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
t3__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
t3__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
t3__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
t3__PS EQU CYREG_PRT2_PS
t3__SHIFT EQU 2
t3__SLW EQU CYREG_PRT2_SLW

; t4
t4__0__INTTYPE EQU CYREG_PICU1_INTTYPE7
t4__0__MASK EQU 0x80
t4__0__PC EQU CYREG_PRT1_PC7
t4__0__PORT EQU 1
t4__0__SHIFT EQU 7
t4__AG EQU CYREG_PRT1_AG
t4__AMUX EQU CYREG_PRT1_AMUX
t4__BIE EQU CYREG_PRT1_BIE
t4__BIT_MASK EQU CYREG_PRT1_BIT_MASK
t4__BYP EQU CYREG_PRT1_BYP
t4__CTL EQU CYREG_PRT1_CTL
t4__DM0 EQU CYREG_PRT1_DM0
t4__DM1 EQU CYREG_PRT1_DM1
t4__DM2 EQU CYREG_PRT1_DM2
t4__DR EQU CYREG_PRT1_DR
t4__INP_DIS EQU CYREG_PRT1_INP_DIS
t4__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
t4__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
t4__LCD_EN EQU CYREG_PRT1_LCD_EN
t4__MASK EQU 0x80
t4__PORT EQU 1
t4__PRT EQU CYREG_PRT1_PRT
t4__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
t4__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
t4__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
t4__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
t4__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
t4__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
t4__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
t4__PS EQU CYREG_PRT1_PS
t4__SHIFT EQU 7
t4__SLW EQU CYREG_PRT1_SLW

; Clk2
Clk2__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
Clk2__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
Clk2__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
Clk2__CFG2_SRC_SEL_MASK EQU 0x07
Clk2__INDEX EQU 0x00
Clk2__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clk2__PM_ACT_MSK EQU 0x01
Clk2__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clk2__PM_STBY_MSK EQU 0x01

; Rx_1
Rx_1__0__INTTYPE EQU CYREG_PICU1_INTTYPE2
Rx_1__0__MASK EQU 0x04
Rx_1__0__PC EQU CYREG_PRT1_PC2
Rx_1__0__PORT EQU 1
Rx_1__0__SHIFT EQU 2
Rx_1__AG EQU CYREG_PRT1_AG
Rx_1__AMUX EQU CYREG_PRT1_AMUX
Rx_1__BIE EQU CYREG_PRT1_BIE
Rx_1__BIT_MASK EQU CYREG_PRT1_BIT_MASK
Rx_1__BYP EQU CYREG_PRT1_BYP
Rx_1__CTL EQU CYREG_PRT1_CTL
Rx_1__DM0 EQU CYREG_PRT1_DM0
Rx_1__DM1 EQU CYREG_PRT1_DM1
Rx_1__DM2 EQU CYREG_PRT1_DM2
Rx_1__DR EQU CYREG_PRT1_DR
Rx_1__INP_DIS EQU CYREG_PRT1_INP_DIS
Rx_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
Rx_1__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
Rx_1__LCD_EN EQU CYREG_PRT1_LCD_EN
Rx_1__MASK EQU 0x04
Rx_1__PORT EQU 1
Rx_1__PRT EQU CYREG_PRT1_PRT
Rx_1__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
Rx_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
Rx_1__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
Rx_1__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
Rx_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
Rx_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
Rx_1__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
Rx_1__PS EQU CYREG_PRT1_PS
Rx_1__SHIFT EQU 2
Rx_1__SLW EQU CYREG_PRT1_SLW

; Tx_1
Tx_1__0__INTTYPE EQU CYREG_PICU2_INTTYPE5
Tx_1__0__MASK EQU 0x20
Tx_1__0__PC EQU CYREG_PRT2_PC5
Tx_1__0__PORT EQU 2
Tx_1__0__SHIFT EQU 5
Tx_1__AG EQU CYREG_PRT2_AG
Tx_1__AMUX EQU CYREG_PRT2_AMUX
Tx_1__BIE EQU CYREG_PRT2_BIE
Tx_1__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Tx_1__BYP EQU CYREG_PRT2_BYP
Tx_1__CTL EQU CYREG_PRT2_CTL
Tx_1__DM0 EQU CYREG_PRT2_DM0
Tx_1__DM1 EQU CYREG_PRT2_DM1
Tx_1__DM2 EQU CYREG_PRT2_DM2
Tx_1__DR EQU CYREG_PRT2_DR
Tx_1__INP_DIS EQU CYREG_PRT2_INP_DIS
Tx_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Tx_1__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Tx_1__LCD_EN EQU CYREG_PRT2_LCD_EN
Tx_1__MASK EQU 0x20
Tx_1__PORT EQU 2
Tx_1__PRT EQU CYREG_PRT2_PRT
Tx_1__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Tx_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Tx_1__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Tx_1__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Tx_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Tx_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Tx_1__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Tx_1__PS EQU CYREG_PRT2_PS
Tx_1__SHIFT EQU 5
Tx_1__SLW EQU CYREG_PRT2_SLW

; LED_D
LED_D__0__INTTYPE EQU CYREG_PICU2_INTTYPE3
LED_D__0__MASK EQU 0x08
LED_D__0__PC EQU CYREG_PRT2_PC3
LED_D__0__PORT EQU 2
LED_D__0__SHIFT EQU 3
LED_D__AG EQU CYREG_PRT2_AG
LED_D__AMUX EQU CYREG_PRT2_AMUX
LED_D__BIE EQU CYREG_PRT2_BIE
LED_D__BIT_MASK EQU CYREG_PRT2_BIT_MASK
LED_D__BYP EQU CYREG_PRT2_BYP
LED_D__CTL EQU CYREG_PRT2_CTL
LED_D__DM0 EQU CYREG_PRT2_DM0
LED_D__DM1 EQU CYREG_PRT2_DM1
LED_D__DM2 EQU CYREG_PRT2_DM2
LED_D__DR EQU CYREG_PRT2_DR
LED_D__INP_DIS EQU CYREG_PRT2_INP_DIS
LED_D__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
LED_D__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
LED_D__LCD_EN EQU CYREG_PRT2_LCD_EN
LED_D__MASK EQU 0x08
LED_D__PORT EQU 2
LED_D__PRT EQU CYREG_PRT2_PRT
LED_D__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
LED_D__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
LED_D__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
LED_D__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
LED_D__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
LED_D__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
LED_D__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
LED_D__PS EQU CYREG_PRT2_PS
LED_D__SHIFT EQU 3
LED_D__SLW EQU CYREG_PRT2_SLW

; LED_F
LED_F__0__INTTYPE EQU CYREG_PICU1_INTTYPE4
LED_F__0__MASK EQU 0x10
LED_F__0__PC EQU CYREG_PRT1_PC4
LED_F__0__PORT EQU 1
LED_F__0__SHIFT EQU 4
LED_F__AG EQU CYREG_PRT1_AG
LED_F__AMUX EQU CYREG_PRT1_AMUX
LED_F__BIE EQU CYREG_PRT1_BIE
LED_F__BIT_MASK EQU CYREG_PRT1_BIT_MASK
LED_F__BYP EQU CYREG_PRT1_BYP
LED_F__CTL EQU CYREG_PRT1_CTL
LED_F__DM0 EQU CYREG_PRT1_DM0
LED_F__DM1 EQU CYREG_PRT1_DM1
LED_F__DM2 EQU CYREG_PRT1_DM2
LED_F__DR EQU CYREG_PRT1_DR
LED_F__INP_DIS EQU CYREG_PRT1_INP_DIS
LED_F__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
LED_F__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
LED_F__LCD_EN EQU CYREG_PRT1_LCD_EN
LED_F__MASK EQU 0x10
LED_F__PORT EQU 1
LED_F__PRT EQU CYREG_PRT1_PRT
LED_F__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
LED_F__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
LED_F__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
LED_F__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
LED_F__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
LED_F__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
LED_F__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
LED_F__PS EQU CYREG_PRT1_PS
LED_F__SHIFT EQU 4
LED_F__SLW EQU CYREG_PRT1_SLW

; irq_P
irq_P__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
irq_P__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
irq_P__INTC_MASK EQU 0x04
irq_P__INTC_NUMBER EQU 2
irq_P__INTC_PRIOR_NUM EQU 7
irq_P__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_2
irq_P__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
irq_P__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; Echo_1
Echo_1__0__INTTYPE EQU CYREG_PICU15_INTTYPE5
Echo_1__0__MASK EQU 0x20
Echo_1__0__PC EQU CYREG_IO_PC_PRT15_PC5
Echo_1__0__PORT EQU 15
Echo_1__0__SHIFT EQU 5
Echo_1__AG EQU CYREG_PRT15_AG
Echo_1__AMUX EQU CYREG_PRT15_AMUX
Echo_1__BIE EQU CYREG_PRT15_BIE
Echo_1__BIT_MASK EQU CYREG_PRT15_BIT_MASK
Echo_1__BYP EQU CYREG_PRT15_BYP
Echo_1__CTL EQU CYREG_PRT15_CTL
Echo_1__DM0 EQU CYREG_PRT15_DM0
Echo_1__DM1 EQU CYREG_PRT15_DM1
Echo_1__DM2 EQU CYREG_PRT15_DM2
Echo_1__DR EQU CYREG_PRT15_DR
Echo_1__INP_DIS EQU CYREG_PRT15_INP_DIS
Echo_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
Echo_1__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
Echo_1__LCD_EN EQU CYREG_PRT15_LCD_EN
Echo_1__MASK EQU 0x20
Echo_1__PORT EQU 15
Echo_1__PRT EQU CYREG_PRT15_PRT
Echo_1__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
Echo_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
Echo_1__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
Echo_1__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
Echo_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
Echo_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
Echo_1__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
Echo_1__PS EQU CYREG_PRT15_PS
Echo_1__SHIFT EQU 5
Echo_1__SLW EQU CYREG_PRT15_SLW

; Echo_2
Echo_2__0__INTTYPE EQU CYREG_PICU2_INTTYPE4
Echo_2__0__MASK EQU 0x10
Echo_2__0__PC EQU CYREG_PRT2_PC4
Echo_2__0__PORT EQU 2
Echo_2__0__SHIFT EQU 4
Echo_2__AG EQU CYREG_PRT2_AG
Echo_2__AMUX EQU CYREG_PRT2_AMUX
Echo_2__BIE EQU CYREG_PRT2_BIE
Echo_2__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Echo_2__BYP EQU CYREG_PRT2_BYP
Echo_2__CTL EQU CYREG_PRT2_CTL
Echo_2__DM0 EQU CYREG_PRT2_DM0
Echo_2__DM1 EQU CYREG_PRT2_DM1
Echo_2__DM2 EQU CYREG_PRT2_DM2
Echo_2__DR EQU CYREG_PRT2_DR
Echo_2__INP_DIS EQU CYREG_PRT2_INP_DIS
Echo_2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Echo_2__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Echo_2__LCD_EN EQU CYREG_PRT2_LCD_EN
Echo_2__MASK EQU 0x10
Echo_2__PORT EQU 2
Echo_2__PRT EQU CYREG_PRT2_PRT
Echo_2__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Echo_2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Echo_2__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Echo_2__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Echo_2__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Echo_2__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Echo_2__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Echo_2__PS EQU CYREG_PRT2_PS
Echo_2__SHIFT EQU 4
Echo_2__SLW EQU CYREG_PRT2_SLW

; Echo_3
Echo_3__0__INTTYPE EQU CYREG_PICU1_INTTYPE6
Echo_3__0__MASK EQU 0x40
Echo_3__0__PC EQU CYREG_PRT1_PC6
Echo_3__0__PORT EQU 1
Echo_3__0__SHIFT EQU 6
Echo_3__AG EQU CYREG_PRT1_AG
Echo_3__AMUX EQU CYREG_PRT1_AMUX
Echo_3__BIE EQU CYREG_PRT1_BIE
Echo_3__BIT_MASK EQU CYREG_PRT1_BIT_MASK
Echo_3__BYP EQU CYREG_PRT1_BYP
Echo_3__CTL EQU CYREG_PRT1_CTL
Echo_3__DM0 EQU CYREG_PRT1_DM0
Echo_3__DM1 EQU CYREG_PRT1_DM1
Echo_3__DM2 EQU CYREG_PRT1_DM2
Echo_3__DR EQU CYREG_PRT1_DR
Echo_3__INP_DIS EQU CYREG_PRT1_INP_DIS
Echo_3__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
Echo_3__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
Echo_3__LCD_EN EQU CYREG_PRT1_LCD_EN
Echo_3__MASK EQU 0x40
Echo_3__PORT EQU 1
Echo_3__PRT EQU CYREG_PRT1_PRT
Echo_3__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
Echo_3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
Echo_3__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
Echo_3__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
Echo_3__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
Echo_3__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
Echo_3__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
Echo_3__PS EQU CYREG_PRT1_PS
Echo_3__SHIFT EQU 6
Echo_3__SLW EQU CYREG_PRT1_SLW

; Echo_4
Echo_4__0__INTTYPE EQU CYREG_PICU1_INTTYPE5
Echo_4__0__MASK EQU 0x20
Echo_4__0__PC EQU CYREG_PRT1_PC5
Echo_4__0__PORT EQU 1
Echo_4__0__SHIFT EQU 5
Echo_4__AG EQU CYREG_PRT1_AG
Echo_4__AMUX EQU CYREG_PRT1_AMUX
Echo_4__BIE EQU CYREG_PRT1_BIE
Echo_4__BIT_MASK EQU CYREG_PRT1_BIT_MASK
Echo_4__BYP EQU CYREG_PRT1_BYP
Echo_4__CTL EQU CYREG_PRT1_CTL
Echo_4__DM0 EQU CYREG_PRT1_DM0
Echo_4__DM1 EQU CYREG_PRT1_DM1
Echo_4__DM2 EQU CYREG_PRT1_DM2
Echo_4__DR EQU CYREG_PRT1_DR
Echo_4__INP_DIS EQU CYREG_PRT1_INP_DIS
Echo_4__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
Echo_4__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
Echo_4__LCD_EN EQU CYREG_PRT1_LCD_EN
Echo_4__MASK EQU 0x20
Echo_4__PORT EQU 1
Echo_4__PRT EQU CYREG_PRT1_PRT
Echo_4__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
Echo_4__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
Echo_4__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
Echo_4__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
Echo_4__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
Echo_4__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
Echo_4__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
Echo_4__PS EQU CYREG_PRT1_PS
Echo_4__SHIFT EQU 5
Echo_4__SLW EQU CYREG_PRT1_SLW

; Segmento
Segmento__0__INTTYPE EQU CYREG_PICU0_INTTYPE0
Segmento__0__MASK EQU 0x01
Segmento__0__PC EQU CYREG_PRT0_PC0
Segmento__0__PORT EQU 0
Segmento__0__SHIFT EQU 0
Segmento__1__INTTYPE EQU CYREG_PICU0_INTTYPE1
Segmento__1__MASK EQU 0x02
Segmento__1__PC EQU CYREG_PRT0_PC1
Segmento__1__PORT EQU 0
Segmento__1__SHIFT EQU 1
Segmento__2__INTTYPE EQU CYREG_PICU0_INTTYPE2
Segmento__2__MASK EQU 0x04
Segmento__2__PC EQU CYREG_PRT0_PC2
Segmento__2__PORT EQU 0
Segmento__2__SHIFT EQU 2
Segmento__3__INTTYPE EQU CYREG_PICU0_INTTYPE3
Segmento__3__MASK EQU 0x08
Segmento__3__PC EQU CYREG_PRT0_PC3
Segmento__3__PORT EQU 0
Segmento__3__SHIFT EQU 3
Segmento__4__INTTYPE EQU CYREG_PICU0_INTTYPE4
Segmento__4__MASK EQU 0x10
Segmento__4__PC EQU CYREG_PRT0_PC4
Segmento__4__PORT EQU 0
Segmento__4__SHIFT EQU 4
Segmento__5__INTTYPE EQU CYREG_PICU0_INTTYPE5
Segmento__5__MASK EQU 0x20
Segmento__5__PC EQU CYREG_PRT0_PC5
Segmento__5__PORT EQU 0
Segmento__5__SHIFT EQU 5
Segmento__6__INTTYPE EQU CYREG_PICU0_INTTYPE6
Segmento__6__MASK EQU 0x40
Segmento__6__PC EQU CYREG_PRT0_PC6
Segmento__6__PORT EQU 0
Segmento__6__SHIFT EQU 6
Segmento__7__INTTYPE EQU CYREG_PICU0_INTTYPE7
Segmento__7__MASK EQU 0x80
Segmento__7__PC EQU CYREG_PRT0_PC7
Segmento__7__PORT EQU 0
Segmento__7__SHIFT EQU 7
Segmento__AG EQU CYREG_PRT0_AG
Segmento__AMUX EQU CYREG_PRT0_AMUX
Segmento__BIE EQU CYREG_PRT0_BIE
Segmento__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Segmento__BYP EQU CYREG_PRT0_BYP
Segmento__CTL EQU CYREG_PRT0_CTL
Segmento__DM0 EQU CYREG_PRT0_DM0
Segmento__DM1 EQU CYREG_PRT0_DM1
Segmento__DM2 EQU CYREG_PRT0_DM2
Segmento__DR EQU CYREG_PRT0_DR
Segmento__INP_DIS EQU CYREG_PRT0_INP_DIS
Segmento__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Segmento__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Segmento__LCD_EN EQU CYREG_PRT0_LCD_EN
Segmento__MASK EQU 0xFF
Segmento__PORT EQU 0
Segmento__PRT EQU CYREG_PRT0_PRT
Segmento__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Segmento__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Segmento__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Segmento__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Segmento__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Segmento__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Segmento__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Segmento__PS EQU CYREG_PRT0_PS
Segmento__SHIFT EQU 0
Segmento__SLW EQU CYREG_PRT0_SLW

; Clk_100Hz
Clk_100Hz__CFG0 EQU CYREG_CLKDIST_DCFG3_CFG0
Clk_100Hz__CFG1 EQU CYREG_CLKDIST_DCFG3_CFG1
Clk_100Hz__CFG2 EQU CYREG_CLKDIST_DCFG3_CFG2
Clk_100Hz__CFG2_SRC_SEL_MASK EQU 0x07
Clk_100Hz__INDEX EQU 0x03
Clk_100Hz__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clk_100Hz__PM_ACT_MSK EQU 0x08
Clk_100Hz__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clk_100Hz__PM_STBY_MSK EQU 0x08

; Clk_200Hz
Clk_200Hz__CFG0 EQU CYREG_CLKDIST_DCFG2_CFG0
Clk_200Hz__CFG1 EQU CYREG_CLKDIST_DCFG2_CFG1
Clk_200Hz__CFG2 EQU CYREG_CLKDIST_DCFG2_CFG2
Clk_200Hz__CFG2_SRC_SEL_MASK EQU 0x07
Clk_200Hz__INDEX EQU 0x02
Clk_200Hz__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clk_200Hz__PM_ACT_MSK EQU 0x04
Clk_200Hz__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clk_200Hz__PM_STBY_MSK EQU 0x04

; Trigger_out
Trigger_out_Sync_ctrl_reg__0__MASK EQU 0x01
Trigger_out_Sync_ctrl_reg__0__POS EQU 0
Trigger_out_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
Trigger_out_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB09_10_CTL
Trigger_out_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB09_10_CTL
Trigger_out_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB09_10_CTL
Trigger_out_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB09_10_CTL
Trigger_out_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB09_10_MSK
Trigger_out_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB09_10_MSK
Trigger_out_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB09_10_MSK
Trigger_out_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB09_10_MSK
Trigger_out_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
Trigger_out_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B0_UDB09_CTL
Trigger_out_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B0_UDB09_ST_CTL
Trigger_out_Sync_ctrl_reg__COUNT_REG EQU CYREG_B0_UDB09_CTL
Trigger_out_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B0_UDB09_ST_CTL
Trigger_out_Sync_ctrl_reg__MASK EQU 0x01
Trigger_out_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
Trigger_out_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
Trigger_out_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B0_UDB09_MSK

; UART_Atmega
UART_Atmega_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB10_11_ACTL
UART_Atmega_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB10_11_CTL
UART_Atmega_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB10_11_CTL
UART_Atmega_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB10_11_CTL
UART_Atmega_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB10_11_CTL
UART_Atmega_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB10_11_MSK
UART_Atmega_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB10_11_MSK
UART_Atmega_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB10_11_MSK
UART_Atmega_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB10_11_MSK
UART_Atmega_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB10_ACTL
UART_Atmega_BUART_sRX_RxBitCounter__CONTROL_REG EQU CYREG_B1_UDB10_CTL
UART_Atmega_BUART_sRX_RxBitCounter__CONTROL_ST_REG EQU CYREG_B1_UDB10_ST_CTL
UART_Atmega_BUART_sRX_RxBitCounter__COUNT_REG EQU CYREG_B1_UDB10_CTL
UART_Atmega_BUART_sRX_RxBitCounter__COUNT_ST_REG EQU CYREG_B1_UDB10_ST_CTL
UART_Atmega_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL
UART_Atmega_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL
UART_Atmega_BUART_sRX_RxBitCounter__PERIOD_REG EQU CYREG_B1_UDB10_MSK
UART_Atmega_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB10_11_ACTL
UART_Atmega_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG EQU CYREG_B1_UDB10_11_ST
UART_Atmega_BUART_sRX_RxBitCounter_ST__MASK_REG EQU CYREG_B1_UDB10_MSK
UART_Atmega_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL
UART_Atmega_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL
UART_Atmega_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB10_ACTL
UART_Atmega_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG EQU CYREG_B1_UDB10_ST_CTL
UART_Atmega_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B1_UDB10_ST_CTL
UART_Atmega_BUART_sRX_RxBitCounter_ST__STATUS_REG EQU CYREG_B1_UDB10_ST
UART_Atmega_BUART_sRX_RxShifter_u0__16BIT_A0_REG EQU CYREG_B1_UDB09_10_A0
UART_Atmega_BUART_sRX_RxShifter_u0__16BIT_A1_REG EQU CYREG_B1_UDB09_10_A1
UART_Atmega_BUART_sRX_RxShifter_u0__16BIT_D0_REG EQU CYREG_B1_UDB09_10_D0
UART_Atmega_BUART_sRX_RxShifter_u0__16BIT_D1_REG EQU CYREG_B1_UDB09_10_D1
UART_Atmega_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
UART_Atmega_BUART_sRX_RxShifter_u0__16BIT_F0_REG EQU CYREG_B1_UDB09_10_F0
UART_Atmega_BUART_sRX_RxShifter_u0__16BIT_F1_REG EQU CYREG_B1_UDB09_10_F1
UART_Atmega_BUART_sRX_RxShifter_u0__A0_A1_REG EQU CYREG_B1_UDB09_A0_A1
UART_Atmega_BUART_sRX_RxShifter_u0__A0_REG EQU CYREG_B1_UDB09_A0
UART_Atmega_BUART_sRX_RxShifter_u0__A1_REG EQU CYREG_B1_UDB09_A1
UART_Atmega_BUART_sRX_RxShifter_u0__D0_D1_REG EQU CYREG_B1_UDB09_D0_D1
UART_Atmega_BUART_sRX_RxShifter_u0__D0_REG EQU CYREG_B1_UDB09_D0
UART_Atmega_BUART_sRX_RxShifter_u0__D1_REG EQU CYREG_B1_UDB09_D1
UART_Atmega_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
UART_Atmega_BUART_sRX_RxShifter_u0__F0_F1_REG EQU CYREG_B1_UDB09_F0_F1
UART_Atmega_BUART_sRX_RxShifter_u0__F0_REG EQU CYREG_B1_UDB09_F0
UART_Atmega_BUART_sRX_RxShifter_u0__F1_REG EQU CYREG_B1_UDB09_F1
UART_Atmega_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
UART_Atmega_BUART_sRX_RxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB09_10_ST
UART_Atmega_BUART_sRX_RxSts__3__MASK EQU 0x08
UART_Atmega_BUART_sRX_RxSts__3__POS EQU 3
UART_Atmega_BUART_sRX_RxSts__4__MASK EQU 0x10
UART_Atmega_BUART_sRX_RxSts__4__POS EQU 4
UART_Atmega_BUART_sRX_RxSts__5__MASK EQU 0x20
UART_Atmega_BUART_sRX_RxSts__5__POS EQU 5
UART_Atmega_BUART_sRX_RxSts__MASK EQU 0x38
UART_Atmega_BUART_sRX_RxSts__MASK_REG EQU CYREG_B0_UDB09_MSK
UART_Atmega_BUART_sRX_RxSts__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
UART_Atmega_BUART_sRX_RxSts__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
UART_Atmega_BUART_sRX_RxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
UART_Atmega_BUART_sRX_RxSts__STATUS_CNT_REG EQU CYREG_B0_UDB09_ST_CTL
UART_Atmega_BUART_sRX_RxSts__STATUS_CONTROL_REG EQU CYREG_B0_UDB09_ST_CTL
UART_Atmega_BUART_sRX_RxSts__STATUS_REG EQU CYREG_B0_UDB09_ST
UART_Atmega_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG EQU CYREG_B1_UDB08_09_A0
UART_Atmega_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG EQU CYREG_B1_UDB08_09_A1
UART_Atmega_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG EQU CYREG_B1_UDB08_09_D0
UART_Atmega_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG EQU CYREG_B1_UDB08_09_D1
UART_Atmega_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
UART_Atmega_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG EQU CYREG_B1_UDB08_09_F0
UART_Atmega_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG EQU CYREG_B1_UDB08_09_F1
UART_Atmega_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_B1_UDB08_A0_A1
UART_Atmega_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_B1_UDB08_A0
UART_Atmega_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_B1_UDB08_A1
UART_Atmega_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_B1_UDB08_D0_D1
UART_Atmega_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_B1_UDB08_D0
UART_Atmega_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_B1_UDB08_D1
UART_Atmega_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
UART_Atmega_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_B1_UDB08_F0_F1
UART_Atmega_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_B1_UDB08_F0
UART_Atmega_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_B1_UDB08_F1
UART_Atmega_BUART_sTX_TxShifter_u0__16BIT_A0_REG EQU CYREG_B1_UDB10_11_A0
UART_Atmega_BUART_sTX_TxShifter_u0__16BIT_A1_REG EQU CYREG_B1_UDB10_11_A1
UART_Atmega_BUART_sTX_TxShifter_u0__16BIT_D0_REG EQU CYREG_B1_UDB10_11_D0
UART_Atmega_BUART_sTX_TxShifter_u0__16BIT_D1_REG EQU CYREG_B1_UDB10_11_D1
UART_Atmega_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB10_11_ACTL
UART_Atmega_BUART_sTX_TxShifter_u0__16BIT_F0_REG EQU CYREG_B1_UDB10_11_F0
UART_Atmega_BUART_sTX_TxShifter_u0__16BIT_F1_REG EQU CYREG_B1_UDB10_11_F1
UART_Atmega_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_B1_UDB10_A0_A1
UART_Atmega_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_B1_UDB10_A0
UART_Atmega_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_B1_UDB10_A1
UART_Atmega_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_B1_UDB10_D0_D1
UART_Atmega_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_B1_UDB10_D0
UART_Atmega_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_B1_UDB10_D1
UART_Atmega_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB10_ACTL
UART_Atmega_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_B1_UDB10_F0_F1
UART_Atmega_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_B1_UDB10_F0
UART_Atmega_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_B1_UDB10_F1
UART_Atmega_BUART_sTX_TxShifter_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL
UART_Atmega_BUART_sTX_TxShifter_u0__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL
UART_Atmega_BUART_sTX_TxSts__0__MASK EQU 0x01
UART_Atmega_BUART_sTX_TxSts__0__POS EQU 0
UART_Atmega_BUART_sTX_TxSts__1__MASK EQU 0x02
UART_Atmega_BUART_sTX_TxSts__1__POS EQU 1
UART_Atmega_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
UART_Atmega_BUART_sTX_TxSts__16BIT_STATUS_REG EQU CYREG_B1_UDB09_10_ST
UART_Atmega_BUART_sTX_TxSts__2__MASK EQU 0x04
UART_Atmega_BUART_sTX_TxSts__2__POS EQU 2
UART_Atmega_BUART_sTX_TxSts__3__MASK EQU 0x08
UART_Atmega_BUART_sTX_TxSts__3__POS EQU 3
UART_Atmega_BUART_sTX_TxSts__MASK EQU 0x0F
UART_Atmega_BUART_sTX_TxSts__MASK_REG EQU CYREG_B1_UDB09_MSK
UART_Atmega_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
UART_Atmega_BUART_sTX_TxSts__STATUS_REG EQU CYREG_B1_UDB09_ST
UART_Atmega_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
UART_Atmega_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
UART_Atmega_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
UART_Atmega_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
UART_Atmega_IntClock__INDEX EQU 0x01
UART_Atmega_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
UART_Atmega_IntClock__PM_ACT_MSK EQU 0x02
UART_Atmega_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
UART_Atmega_IntClock__PM_STBY_MSK EQU 0x02

; UART_RX_ISR
UART_RX_ISR__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
UART_RX_ISR__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
UART_RX_ISR__INTC_MASK EQU 0x01
UART_RX_ISR__INTC_NUMBER EQU 0
UART_RX_ISR__INTC_PRIOR_NUM EQU 7
UART_RX_ISR__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
UART_RX_ISR__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
UART_RX_ISR__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; Timer_Lectura
Timer_Lectura_TimerHW__CAP0 EQU CYREG_TMR0_CAP0
Timer_Lectura_TimerHW__CAP1 EQU CYREG_TMR0_CAP1
Timer_Lectura_TimerHW__CFG0 EQU CYREG_TMR0_CFG0
Timer_Lectura_TimerHW__CFG1 EQU CYREG_TMR0_CFG1
Timer_Lectura_TimerHW__CFG2 EQU CYREG_TMR0_CFG2
Timer_Lectura_TimerHW__CNT_CMP0 EQU CYREG_TMR0_CNT_CMP0
Timer_Lectura_TimerHW__CNT_CMP1 EQU CYREG_TMR0_CNT_CMP1
Timer_Lectura_TimerHW__PER0 EQU CYREG_TMR0_PER0
Timer_Lectura_TimerHW__PER1 EQU CYREG_TMR0_PER1
Timer_Lectura_TimerHW__PM_ACT_CFG EQU CYREG_PM_ACT_CFG3
Timer_Lectura_TimerHW__PM_ACT_MSK EQU 0x01
Timer_Lectura_TimerHW__PM_STBY_CFG EQU CYREG_PM_STBY_CFG3
Timer_Lectura_TimerHW__PM_STBY_MSK EQU 0x01
Timer_Lectura_TimerHW__RT0 EQU CYREG_TMR0_RT0
Timer_Lectura_TimerHW__RT1 EQU CYREG_TMR0_RT1
Timer_Lectura_TimerHW__SR0 EQU CYREG_TMR0_SR0

; Timer_Selector
Timer_Selector_TimerHW__CAP0 EQU CYREG_TMR1_CAP0
Timer_Selector_TimerHW__CAP1 EQU CYREG_TMR1_CAP1
Timer_Selector_TimerHW__CFG0 EQU CYREG_TMR1_CFG0
Timer_Selector_TimerHW__CFG1 EQU CYREG_TMR1_CFG1
Timer_Selector_TimerHW__CFG2 EQU CYREG_TMR1_CFG2
Timer_Selector_TimerHW__CNT_CMP0 EQU CYREG_TMR1_CNT_CMP0
Timer_Selector_TimerHW__CNT_CMP1 EQU CYREG_TMR1_CNT_CMP1
Timer_Selector_TimerHW__PER0 EQU CYREG_TMR1_PER0
Timer_Selector_TimerHW__PER1 EQU CYREG_TMR1_PER1
Timer_Selector_TimerHW__PM_ACT_CFG EQU CYREG_PM_ACT_CFG3
Timer_Selector_TimerHW__PM_ACT_MSK EQU 0x02
Timer_Selector_TimerHW__PM_STBY_CFG EQU CYREG_PM_STBY_CFG3
Timer_Selector_TimerHW__PM_STBY_MSK EQU 0x02
Timer_Selector_TimerHW__RT0 EQU CYREG_TMR1_RT0
Timer_Selector_TimerHW__RT1 EQU CYREG_TMR1_RT1
Timer_Selector_TimerHW__SR0 EQU CYREG_TMR1_SR0

; Contador_Estado
Contador_Estado_sts_sts_reg__0__MASK EQU 0x01
Contador_Estado_sts_sts_reg__0__POS EQU 0
Contador_Estado_sts_sts_reg__1__MASK EQU 0x02
Contador_Estado_sts_sts_reg__1__POS EQU 1
Contador_Estado_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
Contador_Estado_sts_sts_reg__16BIT_STATUS_REG EQU CYREG_B0_UDB08_09_ST
Contador_Estado_sts_sts_reg__MASK EQU 0x03
Contador_Estado_sts_sts_reg__MASK_REG EQU CYREG_B0_UDB08_MSK
Contador_Estado_sts_sts_reg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
Contador_Estado_sts_sts_reg__STATUS_REG EQU CYREG_B0_UDB08_ST

; irq_Activacion_triger
irq_Activacion_triger__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
irq_Activacion_triger__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
irq_Activacion_triger__INTC_MASK EQU 0x40000
irq_Activacion_triger__INTC_NUMBER EQU 18
irq_Activacion_triger__INTC_PRIOR_NUM EQU 7
irq_Activacion_triger__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_18
irq_Activacion_triger__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
irq_Activacion_triger__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; irq_Activacion_Lectura
irq_Activacion_Lectura__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
irq_Activacion_Lectura__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
irq_Activacion_Lectura__INTC_MASK EQU 0x02
irq_Activacion_Lectura__INTC_NUMBER EQU 1
irq_Activacion_Lectura__INTC_PRIOR_NUM EQU 7
irq_Activacion_Lectura__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_1
irq_Activacion_Lectura__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
irq_Activacion_Lectura__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; Miscellaneous
BCLK__BUS_CLK__HZ EQU 24000000
BCLK__BUS_CLK__KHZ EQU 24000
BCLK__BUS_CLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 26
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E161069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 26
CYDEV_CHIP_MEMBER_4AA EQU 25
CYDEV_CHIP_MEMBER_4AB EQU 30
CYDEV_CHIP_MEMBER_4AC EQU 14
CYDEV_CHIP_MEMBER_4AD EQU 15
CYDEV_CHIP_MEMBER_4AE EQU 16
CYDEV_CHIP_MEMBER_4D EQU 20
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 27
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 24
CYDEV_CHIP_MEMBER_4I EQU 32
CYDEV_CHIP_MEMBER_4J EQU 21
CYDEV_CHIP_MEMBER_4K EQU 22
CYDEV_CHIP_MEMBER_4L EQU 31
CYDEV_CHIP_MEMBER_4M EQU 29
CYDEV_CHIP_MEMBER_4N EQU 11
CYDEV_CHIP_MEMBER_4O EQU 8
CYDEV_CHIP_MEMBER_4P EQU 28
CYDEV_CHIP_MEMBER_4Q EQU 17
CYDEV_CHIP_MEMBER_4R EQU 9
CYDEV_CHIP_MEMBER_4S EQU 12
CYDEV_CHIP_MEMBER_4T EQU 10
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_4V EQU 23
CYDEV_CHIP_MEMBER_4W EQU 13
CYDEV_CHIP_MEMBER_4X EQU 7
CYDEV_CHIP_MEMBER_4Y EQU 18
CYDEV_CHIP_MEMBER_4Z EQU 19
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 33
CYDEV_CHIP_MEMBER_FM3 EQU 37
CYDEV_CHIP_MEMBER_FM4 EQU 38
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 34
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 35
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 36
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4AA_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AB_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AC_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AD_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AE_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4T_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4V_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4W_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4X_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Y_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Z_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_ES EQU 17
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 33
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 33
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x00000007
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
