
MiniProject.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000051b6  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         000000d6  00802000  000051b6  0000524a  2**1
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          000002a7  008020d6  008020d6  00005322  2**2
                  ALLOC
  3 .comment      00000030  00000000  00000000  00005320  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  00005350  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 00000820  00000000  00000000  00005390  2**3
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00008b80  00000000  00000000  00005bb0  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00001d0d  00000000  00000000  0000e730  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00006c2a  00000000  00000000  0001043d  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00001dfc  00000000  00000000  00017068  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    00030264  00000000  00000000  00018e64  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00003f0c  00000000  00000000  000490c8  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000720  00000000  00000000  0004cfd8  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_macro  00001581  00000000  00000000  0004d6f8  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 ed 00 	jmp	0x1da	; 0x1da <__dtors_end>
       4:	0c 94 1e 01 	jmp	0x23c	; 0x23c <__bad_interrupt>
       8:	0c 94 1e 01 	jmp	0x23c	; 0x23c <__bad_interrupt>
       c:	0c 94 1e 01 	jmp	0x23c	; 0x23c <__bad_interrupt>
      10:	0c 94 1e 01 	jmp	0x23c	; 0x23c <__bad_interrupt>
      14:	0c 94 1e 01 	jmp	0x23c	; 0x23c <__bad_interrupt>
      18:	0c 94 1e 01 	jmp	0x23c	; 0x23c <__bad_interrupt>
      1c:	0c 94 1e 01 	jmp	0x23c	; 0x23c <__bad_interrupt>
      20:	0c 94 1e 01 	jmp	0x23c	; 0x23c <__bad_interrupt>
      24:	0c 94 1e 01 	jmp	0x23c	; 0x23c <__bad_interrupt>
      28:	0c 94 1e 01 	jmp	0x23c	; 0x23c <__bad_interrupt>
      2c:	0c 94 1e 01 	jmp	0x23c	; 0x23c <__bad_interrupt>
      30:	0c 94 1e 01 	jmp	0x23c	; 0x23c <__bad_interrupt>
      34:	0c 94 1e 01 	jmp	0x23c	; 0x23c <__bad_interrupt>
      38:	0c 94 e7 21 	jmp	0x43ce	; 0x43ce <__vector_14>
      3c:	0c 94 1e 01 	jmp	0x23c	; 0x23c <__bad_interrupt>
      40:	0c 94 b3 21 	jmp	0x4366	; 0x4366 <__vector_16>
      44:	0c 94 1e 01 	jmp	0x23c	; 0x23c <__bad_interrupt>
      48:	0c 94 1e 01 	jmp	0x23c	; 0x23c <__bad_interrupt>
      4c:	0c 94 1e 01 	jmp	0x23c	; 0x23c <__bad_interrupt>
      50:	0c 94 4f 22 	jmp	0x449e	; 0x449e <__vector_20>
      54:	0c 94 1e 01 	jmp	0x23c	; 0x23c <__bad_interrupt>
      58:	0c 94 1b 22 	jmp	0x4436	; 0x4436 <__vector_22>
      5c:	0c 94 1e 01 	jmp	0x23c	; 0x23c <__bad_interrupt>
      60:	0c 94 1e 01 	jmp	0x23c	; 0x23c <__bad_interrupt>
      64:	0c 94 1e 01 	jmp	0x23c	; 0x23c <__bad_interrupt>
      68:	0c 94 1e 01 	jmp	0x23c	; 0x23c <__bad_interrupt>
      6c:	0c 94 1e 01 	jmp	0x23c	; 0x23c <__bad_interrupt>
      70:	0c 94 1e 01 	jmp	0x23c	; 0x23c <__bad_interrupt>
      74:	0c 94 1e 01 	jmp	0x23c	; 0x23c <__bad_interrupt>
      78:	0c 94 1e 01 	jmp	0x23c	; 0x23c <__bad_interrupt>
      7c:	0c 94 52 16 	jmp	0x2ca4	; 0x2ca4 <__vector_31>
      80:	0c 94 f8 16 	jmp	0x2df0	; 0x2df0 <__vector_32>
      84:	0c 94 1e 01 	jmp	0x23c	; 0x23c <__bad_interrupt>
      88:	0c 94 1e 01 	jmp	0x23c	; 0x23c <__bad_interrupt>
      8c:	0c 94 bb 11 	jmp	0x2376	; 0x2376 <__vector_35>
      90:	0c 94 1e 01 	jmp	0x23c	; 0x23c <__bad_interrupt>
      94:	0c 94 1e 01 	jmp	0x23c	; 0x23c <__bad_interrupt>
      98:	0c 94 1e 01 	jmp	0x23c	; 0x23c <__bad_interrupt>
      9c:	0c 94 1e 01 	jmp	0x23c	; 0x23c <__bad_interrupt>
      a0:	0c 94 1e 01 	jmp	0x23c	; 0x23c <__bad_interrupt>
      a4:	0c 94 1e 01 	jmp	0x23c	; 0x23c <__bad_interrupt>
      a8:	0c 94 1e 01 	jmp	0x23c	; 0x23c <__bad_interrupt>
      ac:	0c 94 1e 01 	jmp	0x23c	; 0x23c <__bad_interrupt>
      b0:	0c 94 09 27 	jmp	0x4e12	; 0x4e12 <__vector_44>
      b4:	0c 94 1e 01 	jmp	0x23c	; 0x23c <__bad_interrupt>
      b8:	0c 94 1e 01 	jmp	0x23c	; 0x23c <__bad_interrupt>
      bc:	0c 94 1e 01 	jmp	0x23c	; 0x23c <__bad_interrupt>
      c0:	0c 94 1e 01 	jmp	0x23c	; 0x23c <__bad_interrupt>
      c4:	0c 94 1e 01 	jmp	0x23c	; 0x23c <__bad_interrupt>
      c8:	0c 94 1e 01 	jmp	0x23c	; 0x23c <__bad_interrupt>
      cc:	0c 94 1e 01 	jmp	0x23c	; 0x23c <__bad_interrupt>
      d0:	0c 94 1e 01 	jmp	0x23c	; 0x23c <__bad_interrupt>
      d4:	0c 94 1e 01 	jmp	0x23c	; 0x23c <__bad_interrupt>
      d8:	0c 94 1e 01 	jmp	0x23c	; 0x23c <__bad_interrupt>
      dc:	0c 94 1e 01 	jmp	0x23c	; 0x23c <__bad_interrupt>
      e0:	0c 94 1e 01 	jmp	0x23c	; 0x23c <__bad_interrupt>
      e4:	0c 94 1e 01 	jmp	0x23c	; 0x23c <__bad_interrupt>
      e8:	0c 94 1e 01 	jmp	0x23c	; 0x23c <__bad_interrupt>
      ec:	0c 94 1e 01 	jmp	0x23c	; 0x23c <__bad_interrupt>
      f0:	0c 94 1e 01 	jmp	0x23c	; 0x23c <__bad_interrupt>
      f4:	0c 94 1e 01 	jmp	0x23c	; 0x23c <__bad_interrupt>
      f8:	0c 94 1e 01 	jmp	0x23c	; 0x23c <__bad_interrupt>
      fc:	0c 94 1e 01 	jmp	0x23c	; 0x23c <__bad_interrupt>
     100:	0c 94 1e 01 	jmp	0x23c	; 0x23c <__bad_interrupt>
     104:	0c 94 1e 01 	jmp	0x23c	; 0x23c <__bad_interrupt>
     108:	0c 94 1e 01 	jmp	0x23c	; 0x23c <__bad_interrupt>
     10c:	0c 94 1e 01 	jmp	0x23c	; 0x23c <__bad_interrupt>
     110:	0c 94 1e 01 	jmp	0x23c	; 0x23c <__bad_interrupt>
     114:	0c 94 1e 01 	jmp	0x23c	; 0x23c <__bad_interrupt>
     118:	0c 94 1e 01 	jmp	0x23c	; 0x23c <__bad_interrupt>
     11c:	0c 94 1e 01 	jmp	0x23c	; 0x23c <__bad_interrupt>
     120:	0c 94 1e 01 	jmp	0x23c	; 0x23c <__bad_interrupt>
     124:	0c 94 1e 01 	jmp	0x23c	; 0x23c <__bad_interrupt>
     128:	0c 94 1e 01 	jmp	0x23c	; 0x23c <__bad_interrupt>
     12c:	0c 94 27 1f 	jmp	0x3e4e	; 0x3e4e <__vector_75>
     130:	0c 94 1e 01 	jmp	0x23c	; 0x23c <__bad_interrupt>
     134:	0c 94 1e 01 	jmp	0x23c	; 0x23c <__bad_interrupt>
     138:	0c 94 1e 01 	jmp	0x23c	; 0x23c <__bad_interrupt>
     13c:	0c 94 1e 01 	jmp	0x23c	; 0x23c <__bad_interrupt>
     140:	0c 94 1e 01 	jmp	0x23c	; 0x23c <__bad_interrupt>
     144:	8e 1b       	sub	r24, r30
     146:	91 1b       	sub	r25, r17
     148:	94 1b       	sub	r25, r20
     14a:	97 1b       	sub	r25, r23
     14c:	9a 1b       	sub	r25, r26
     14e:	9d 1b       	sub	r25, r29
     150:	a0 1b       	sub	r26, r16
     152:	fe 1d       	adc	r31, r14
     154:	1d 1e       	adc	r1, r29
     156:	3c 1e       	adc	r3, r28
     158:	5b 1e       	adc	r5, r27
     15a:	7a 1e       	adc	r7, r26
     15c:	99 1e       	adc	r9, r25
     15e:	b8 1e       	adc	r11, r24
     160:	d7 1e       	adc	r13, r23

00000162 <__trampolines_start>:
     162:	0c 94 cc 05 	jmp	0xb98	; 0xb98 <udi_cdc_data_sof_notify>
     166:	0c 94 7a 1e 	jmp	0x3cf4	; 0x3cf4 <_ZN9CDeviceIO11device_initEh13PORT_ISC_enum13PORT_OPC_enum+0x150>
     16a:	0c 94 8e 1b 	jmp	0x371c	; 0x371c <udd_ep_get_size+0x4e>
     16e:	0c 94 fe 1d 	jmp	0x3bfc	; 0x3bfc <_ZN9CDeviceIO11device_initEh13PORT_ISC_enum13PORT_OPC_enum+0x58>
     172:	0c 94 ec 05 	jmp	0xbd8	; 0xbd8 <udi_cdc_line_coding_received>
     176:	0c 94 99 1e 	jmp	0x3d32	; 0x3d32 <_ZN9CDeviceIO11device_initEh13PORT_ISC_enum13PORT_OPC_enum+0x18e>
     17a:	0c 94 1a 05 	jmp	0xa34	; 0xa34 <udi_cdc_comm_disable>
     17e:	0c 94 8e 06 	jmp	0xd1c	; 0xd1c <udi_cdc_data_received>
     182:	0c 94 3c 1e 	jmp	0x3c78	; 0x3c78 <_ZN9CDeviceIO11device_initEh13PORT_ISC_enum13PORT_OPC_enum+0xd4>
     186:	0c 94 22 26 	jmp	0x4c44	; 0x4c44 <_GLOBAL__sub_I_pin_changed>
     18a:	0c 94 97 1b 	jmp	0x372e	; 0x372e <udd_ep_get_size+0x60>
     18e:	0c 94 9a 1b 	jmp	0x3734	; 0x3734 <udd_ep_get_size+0x66>
     192:	0c 94 1d 1e 	jmp	0x3c3a	; 0x3c3a <_ZN9CDeviceIO11device_initEh13PORT_ISC_enum13PORT_OPC_enum+0x96>
     196:	0c 94 a9 03 	jmp	0x752	; 0x752 <udi_cdc_comm_enable>
     19a:	0c 94 bc 05 	jmp	0xb78	; 0xb78 <udi_cdc_data_setup>
     19e:	0c 94 a0 1b 	jmp	0x3740	; 0x3740 <udd_ep_get_size+0x72>
     1a2:	0c 94 aa 0c 	jmp	0x1954	; 0x1954 <udc_valid_address>
     1a6:	0c 94 26 05 	jmp	0xa4c	; 0xa4c <udi_cdc_data_disable>
     1aa:	0c 94 91 1b 	jmp	0x3722	; 0x3722 <udd_ep_get_size+0x54>
     1ae:	0c 94 94 1b 	jmp	0x3728	; 0x3728 <udd_ep_get_size+0x5a>
     1b2:	0c 94 2f 26 	jmp	0x4c5e	; 0x4c5e <_GLOBAL__sub_D_pin_changed>
     1b6:	0c 94 8d 04 	jmp	0x91a	; 0x91a <udi_cdc_data_enable>
     1ba:	0c 94 fb 06 	jmp	0xdf6	; 0xdf6 <udi_cdc_data_sent>
     1be:	0c 94 d7 1e 	jmp	0x3dae	; 0x3dae <_ZN9CDeviceIO11device_initEh13PORT_ISC_enum13PORT_OPC_enum+0x20a>
     1c2:	0c 94 5b 1e 	jmp	0x3cb6	; 0x3cb6 <_ZN9CDeviceIO11device_initEh13PORT_ISC_enum13PORT_OPC_enum+0x112>
     1c6:	0c 94 3b 05 	jmp	0xa76	; 0xa76 <udi_cdc_comm_setup>
     1ca:	0c 94 9d 1b 	jmp	0x373a	; 0x373a <udd_ep_get_size+0x6c>
     1ce:	0c 94 b8 1e 	jmp	0x3d70	; 0x3d70 <_ZN9CDeviceIO11device_initEh13PORT_ISC_enum13PORT_OPC_enum+0x1cc>
     1d2:	0c 94 c4 05 	jmp	0xb88	; 0xb88 <udi_cdc_getsetting>

000001d6 <__ctors_start>:
     1d6:	22 26       	eor	r2, r18

000001d8 <__ctors_end>:
     1d8:	2f 26       	eor	r2, r31

000001da <__dtors_end>:
     1da:	11 24       	eor	r1, r1
     1dc:	1f be       	out	0x3f, r1	; 63
     1de:	cf ef       	ldi	r28, 0xFF	; 255
     1e0:	cd bf       	out	0x3d, r28	; 61
     1e2:	df e3       	ldi	r29, 0x3F	; 63
     1e4:	de bf       	out	0x3e, r29	; 62
     1e6:	00 e0       	ldi	r16, 0x00	; 0
     1e8:	0c bf       	out	0x3c, r16	; 60

000001ea <__do_copy_data>:
     1ea:	10 e2       	ldi	r17, 0x20	; 32
     1ec:	a0 e0       	ldi	r26, 0x00	; 0
     1ee:	b0 e2       	ldi	r27, 0x20	; 32
     1f0:	e6 eb       	ldi	r30, 0xB6	; 182
     1f2:	f1 e5       	ldi	r31, 0x51	; 81
     1f4:	00 e0       	ldi	r16, 0x00	; 0
     1f6:	0b bf       	out	0x3b, r16	; 59
     1f8:	02 c0       	rjmp	.+4      	; 0x1fe <__do_copy_data+0x14>
     1fa:	07 90       	elpm	r0, Z+
     1fc:	0d 92       	st	X+, r0
     1fe:	a6 3d       	cpi	r26, 0xD6	; 214
     200:	b1 07       	cpc	r27, r17
     202:	d9 f7       	brne	.-10     	; 0x1fa <__do_copy_data+0x10>

00000204 <__do_clear_bss>:
     204:	23 e2       	ldi	r18, 0x23	; 35
     206:	a6 ed       	ldi	r26, 0xD6	; 214
     208:	b0 e2       	ldi	r27, 0x20	; 32
     20a:	01 c0       	rjmp	.+2      	; 0x20e <.do_clear_bss_start>

0000020c <.do_clear_bss_loop>:
     20c:	1d 92       	st	X+, r1

0000020e <.do_clear_bss_start>:
     20e:	ad 37       	cpi	r26, 0x7D	; 125
     210:	b2 07       	cpc	r27, r18
     212:	e1 f7       	brne	.-8      	; 0x20c <.do_clear_bss_loop>

00000214 <__do_global_ctors>:
     214:	10 e0       	ldi	r17, 0x00	; 0
     216:	cc ee       	ldi	r28, 0xEC	; 236
     218:	d0 e0       	ldi	r29, 0x00	; 0
     21a:	00 e0       	ldi	r16, 0x00	; 0
     21c:	06 c0       	rjmp	.+12     	; 0x22a <__do_global_ctors+0x16>
     21e:	21 97       	sbiw	r28, 0x01	; 1
     220:	01 09       	sbc	r16, r1
     222:	80 2f       	mov	r24, r16
     224:	fe 01       	movw	r30, r28
     226:	0e 94 80 28 	call	0x5100	; 0x5100 <__tablejump2__>
     22a:	cb 3e       	cpi	r28, 0xEB	; 235
     22c:	d1 07       	cpc	r29, r17
     22e:	80 e0       	ldi	r24, 0x00	; 0
     230:	08 07       	cpc	r16, r24
     232:	a9 f7       	brne	.-22     	; 0x21e <__do_global_ctors+0xa>
     234:	0e 94 3f 24 	call	0x487e	; 0x487e <main>
     238:	0c 94 c9 28 	jmp	0x5192	; 0x5192 <__do_global_dtors>

0000023c <__bad_interrupt>:
     23c:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000240 <cpu_irq_save>:
	irqflags_t flags = cpu_irq_save();

	*((uint8_t *)&PR.PRGEN + port) |= id;

	cpu_irq_restore(flags);
}
     240:	cf 93       	push	r28
     242:	df 93       	push	r29
     244:	1f 92       	push	r1
     246:	cd b7       	in	r28, 0x3d	; 61
     248:	de b7       	in	r29, 0x3e	; 62
     24a:	8f e3       	ldi	r24, 0x3F	; 63
     24c:	90 e0       	ldi	r25, 0x00	; 0
     24e:	fc 01       	movw	r30, r24
     250:	80 81       	ld	r24, Z
     252:	89 83       	std	Y+1, r24	; 0x01
     254:	f8 94       	cli
     256:	89 81       	ldd	r24, Y+1	; 0x01
     258:	0f 90       	pop	r0
     25a:	df 91       	pop	r29
     25c:	cf 91       	pop	r28
     25e:	08 95       	ret

00000260 <cpu_irq_restore>:
     260:	cf 93       	push	r28
     262:	df 93       	push	r29
     264:	1f 92       	push	r1
     266:	cd b7       	in	r28, 0x3d	; 61
     268:	de b7       	in	r29, 0x3e	; 62
     26a:	89 83       	std	Y+1, r24	; 0x01
     26c:	8f e3       	ldi	r24, 0x3F	; 63
     26e:	90 e0       	ldi	r25, 0x00	; 0
     270:	29 81       	ldd	r18, Y+1	; 0x01
     272:	fc 01       	movw	r30, r24
     274:	20 83       	st	Z, r18
     276:	0f 90       	pop	r0
     278:	df 91       	pop	r29
     27a:	cf 91       	pop	r28
     27c:	08 95       	ret

0000027e <osc_enable_internal>:
     27e:	cf 93       	push	r28
     280:	df 93       	push	r29
     282:	1f 92       	push	r1
     284:	1f 92       	push	r1
     286:	cd b7       	in	r28, 0x3d	; 61
     288:	de b7       	in	r29, 0x3e	; 62
     28a:	8a 83       	std	Y+2, r24	; 0x02
     28c:	0e 94 20 01 	call	0x240	; 0x240 <cpu_irq_save>
     290:	89 83       	std	Y+1, r24	; 0x01
     292:	80 e5       	ldi	r24, 0x50	; 80
     294:	90 e0       	ldi	r25, 0x00	; 0
     296:	20 e5       	ldi	r18, 0x50	; 80
     298:	30 e0       	ldi	r19, 0x00	; 0
     29a:	f9 01       	movw	r30, r18
     29c:	30 81       	ld	r19, Z
     29e:	2a 81       	ldd	r18, Y+2	; 0x02
     2a0:	23 2b       	or	r18, r19
     2a2:	fc 01       	movw	r30, r24
     2a4:	20 83       	st	Z, r18
     2a6:	89 81       	ldd	r24, Y+1	; 0x01
     2a8:	0e 94 30 01 	call	0x260	; 0x260 <cpu_irq_restore>
     2ac:	0f 90       	pop	r0
     2ae:	0f 90       	pop	r0
     2b0:	df 91       	pop	r29
     2b2:	cf 91       	pop	r28
     2b4:	08 95       	ret

000002b6 <osc_enable_external>:
     2b6:	cf 93       	push	r28
     2b8:	df 93       	push	r29
     2ba:	1f 92       	push	r1
     2bc:	cd b7       	in	r28, 0x3d	; 61
     2be:	de b7       	in	r29, 0x3e	; 62
     2c0:	89 83       	std	Y+1, r24	; 0x01
     2c2:	0f 90       	pop	r0
     2c4:	df 91       	pop	r29
     2c6:	cf 91       	pop	r28
     2c8:	08 95       	ret

000002ca <osc_disable>:
     2ca:	cf 93       	push	r28
     2cc:	df 93       	push	r29
     2ce:	1f 92       	push	r1
     2d0:	1f 92       	push	r1
     2d2:	cd b7       	in	r28, 0x3d	; 61
     2d4:	de b7       	in	r29, 0x3e	; 62
     2d6:	8a 83       	std	Y+2, r24	; 0x02
     2d8:	0e 94 20 01 	call	0x240	; 0x240 <cpu_irq_save>
     2dc:	89 83       	std	Y+1, r24	; 0x01
     2de:	80 e5       	ldi	r24, 0x50	; 80
     2e0:	90 e0       	ldi	r25, 0x00	; 0
     2e2:	20 e5       	ldi	r18, 0x50	; 80
     2e4:	30 e0       	ldi	r19, 0x00	; 0
     2e6:	f9 01       	movw	r30, r18
     2e8:	20 81       	ld	r18, Z
     2ea:	32 2f       	mov	r19, r18
     2ec:	2a 81       	ldd	r18, Y+2	; 0x02
     2ee:	20 95       	com	r18
     2f0:	23 23       	and	r18, r19
     2f2:	fc 01       	movw	r30, r24
     2f4:	20 83       	st	Z, r18
     2f6:	89 81       	ldd	r24, Y+1	; 0x01
     2f8:	0e 94 30 01 	call	0x260	; 0x260 <cpu_irq_restore>
     2fc:	0f 90       	pop	r0
     2fe:	0f 90       	pop	r0
     300:	df 91       	pop	r29
     302:	cf 91       	pop	r28
     304:	08 95       	ret

00000306 <osc_enable>:
     306:	cf 93       	push	r28
     308:	df 93       	push	r29
     30a:	1f 92       	push	r1
     30c:	cd b7       	in	r28, 0x3d	; 61
     30e:	de b7       	in	r29, 0x3e	; 62
     310:	89 83       	std	Y+1, r24	; 0x01
     312:	89 81       	ldd	r24, Y+1	; 0x01
     314:	88 30       	cpi	r24, 0x08	; 8
     316:	21 f0       	breq	.+8      	; 0x320 <osc_enable+0x1a>
     318:	89 81       	ldd	r24, Y+1	; 0x01
     31a:	0e 94 3f 01 	call	0x27e	; 0x27e <osc_enable_internal>
     31e:	03 c0       	rjmp	.+6      	; 0x326 <osc_enable+0x20>
     320:	89 81       	ldd	r24, Y+1	; 0x01
     322:	0e 94 5b 01 	call	0x2b6	; 0x2b6 <osc_enable_external>
     326:	0f 90       	pop	r0
     328:	df 91       	pop	r29
     32a:	cf 91       	pop	r28
     32c:	08 95       	ret

0000032e <osc_is_ready>:
     32e:	cf 93       	push	r28
     330:	df 93       	push	r29
     332:	1f 92       	push	r1
     334:	cd b7       	in	r28, 0x3d	; 61
     336:	de b7       	in	r29, 0x3e	; 62
     338:	89 83       	std	Y+1, r24	; 0x01
     33a:	80 e5       	ldi	r24, 0x50	; 80
     33c:	90 e0       	ldi	r25, 0x00	; 0
     33e:	fc 01       	movw	r30, r24
     340:	91 81       	ldd	r25, Z+1	; 0x01
     342:	89 81       	ldd	r24, Y+1	; 0x01
     344:	98 23       	and	r25, r24
     346:	81 e0       	ldi	r24, 0x01	; 1
     348:	99 23       	and	r25, r25
     34a:	09 f4       	brne	.+2      	; 0x34e <osc_is_ready+0x20>
     34c:	80 e0       	ldi	r24, 0x00	; 0
     34e:	0f 90       	pop	r0
     350:	df 91       	pop	r29
     352:	cf 91       	pop	r28
     354:	08 95       	ret

00000356 <osc_enable_autocalibration>:
     356:	cf 93       	push	r28
     358:	df 93       	push	r29
     35a:	00 d0       	rcall	.+0      	; 0x35c <osc_enable_autocalibration+0x6>
     35c:	cd b7       	in	r28, 0x3d	; 61
     35e:	de b7       	in	r29, 0x3e	; 62
     360:	8a 83       	std	Y+2, r24	; 0x02
     362:	6b 83       	std	Y+3, r22	; 0x03
     364:	0e 94 20 01 	call	0x240	; 0x240 <cpu_irq_save>
     368:	89 83       	std	Y+1, r24	; 0x01
     36a:	8a 81       	ldd	r24, Y+2	; 0x02
     36c:	88 2f       	mov	r24, r24
     36e:	90 e0       	ldi	r25, 0x00	; 0
     370:	81 30       	cpi	r24, 0x01	; 1
     372:	91 05       	cpc	r25, r1
     374:	19 f0       	breq	.+6      	; 0x37c <osc_enable_autocalibration+0x26>
     376:	02 97       	sbiw	r24, 0x02	; 2
     378:	21 f1       	breq	.+72     	; 0x3c2 <osc_enable_autocalibration+0x6c>
     37a:	68 c0       	rjmp	.+208    	; 0x44c <__FUSE_REGION_LENGTH__+0x4c>
     37c:	8b 81       	ldd	r24, Y+3	; 0x03
     37e:	88 30       	cpi	r24, 0x08	; 8
     380:	69 f4       	brne	.+26     	; 0x39c <osc_enable_autocalibration+0x46>
     382:	84 e0       	ldi	r24, 0x04	; 4
     384:	0e 94 83 01 	call	0x306	; 0x306 <osc_enable>
     388:	80 e5       	ldi	r24, 0x50	; 80
     38a:	90 e0       	ldi	r25, 0x00	; 0
     38c:	20 e5       	ldi	r18, 0x50	; 80
     38e:	30 e0       	ldi	r19, 0x00	; 0
     390:	f9 01       	movw	r30, r18
     392:	26 81       	ldd	r18, Z+6	; 0x06
     394:	21 60       	ori	r18, 0x01	; 1
     396:	fc 01       	movw	r30, r24
     398:	26 83       	std	Z+6, r18	; 0x06
     39a:	09 c0       	rjmp	.+18     	; 0x3ae <osc_enable_autocalibration+0x58>
     39c:	80 e5       	ldi	r24, 0x50	; 80
     39e:	90 e0       	ldi	r25, 0x00	; 0
     3a0:	20 e5       	ldi	r18, 0x50	; 80
     3a2:	30 e0       	ldi	r19, 0x00	; 0
     3a4:	f9 01       	movw	r30, r18
     3a6:	26 81       	ldd	r18, Z+6	; 0x06
     3a8:	2e 7f       	andi	r18, 0xFE	; 254
     3aa:	fc 01       	movw	r30, r24
     3ac:	26 83       	std	Z+6, r18	; 0x06
     3ae:	88 e6       	ldi	r24, 0x68	; 104
     3b0:	90 e0       	ldi	r25, 0x00	; 0
     3b2:	28 e6       	ldi	r18, 0x68	; 104
     3b4:	30 e0       	ldi	r19, 0x00	; 0
     3b6:	f9 01       	movw	r30, r18
     3b8:	20 81       	ld	r18, Z
     3ba:	21 60       	ori	r18, 0x01	; 1
     3bc:	fc 01       	movw	r30, r24
     3be:	20 83       	st	Z, r18
     3c0:	45 c0       	rjmp	.+138    	; 0x44c <__FUSE_REGION_LENGTH__+0x4c>
     3c2:	80 e5       	ldi	r24, 0x50	; 80
     3c4:	90 e0       	ldi	r25, 0x00	; 0
     3c6:	20 e5       	ldi	r18, 0x50	; 80
     3c8:	30 e0       	ldi	r19, 0x00	; 0
     3ca:	f9 01       	movw	r30, r18
     3cc:	26 81       	ldd	r18, Z+6	; 0x06
     3ce:	29 7f       	andi	r18, 0xF9	; 249
     3d0:	fc 01       	movw	r30, r24
     3d2:	26 83       	std	Z+6, r18	; 0x06
     3d4:	8b 81       	ldd	r24, Y+3	; 0x03
     3d6:	88 30       	cpi	r24, 0x08	; 8
     3d8:	69 f4       	brne	.+26     	; 0x3f4 <osc_enable_autocalibration+0x9e>
     3da:	84 e0       	ldi	r24, 0x04	; 4
     3dc:	0e 94 83 01 	call	0x306	; 0x306 <osc_enable>
     3e0:	80 e5       	ldi	r24, 0x50	; 80
     3e2:	90 e0       	ldi	r25, 0x00	; 0
     3e4:	20 e5       	ldi	r18, 0x50	; 80
     3e6:	30 e0       	ldi	r19, 0x00	; 0
     3e8:	f9 01       	movw	r30, r18
     3ea:	26 81       	ldd	r18, Z+6	; 0x06
     3ec:	22 60       	ori	r18, 0x02	; 2
     3ee:	fc 01       	movw	r30, r24
     3f0:	26 83       	std	Z+6, r18	; 0x06
     3f2:	22 c0       	rjmp	.+68     	; 0x438 <__FUSE_REGION_LENGTH__+0x38>
     3f4:	8b 81       	ldd	r24, Y+3	; 0x03
     3f6:	84 30       	cpi	r24, 0x04	; 4
     3f8:	49 f4       	brne	.+18     	; 0x40c <__FUSE_REGION_LENGTH__+0xc>
     3fa:	80 e5       	ldi	r24, 0x50	; 80
     3fc:	90 e0       	ldi	r25, 0x00	; 0
     3fe:	20 e5       	ldi	r18, 0x50	; 80
     400:	30 e0       	ldi	r19, 0x00	; 0
     402:	f9 01       	movw	r30, r18
     404:	26 81       	ldd	r18, Z+6	; 0x06
     406:	fc 01       	movw	r30, r24
     408:	26 83       	std	Z+6, r18	; 0x06
     40a:	16 c0       	rjmp	.+44     	; 0x438 <__FUSE_REGION_LENGTH__+0x38>
     40c:	8b 81       	ldd	r24, Y+3	; 0x03
     40e:	8f 3f       	cpi	r24, 0xFF	; 255
     410:	99 f4       	brne	.+38     	; 0x438 <__FUSE_REGION_LENGTH__+0x38>
     412:	80 e6       	ldi	r24, 0x60	; 96
     414:	90 e0       	ldi	r25, 0x00	; 0
     416:	20 e8       	ldi	r18, 0x80	; 128
     418:	fc 01       	movw	r30, r24
     41a:	25 83       	std	Z+5, r18	; 0x05
     41c:	80 e6       	ldi	r24, 0x60	; 96
     41e:	90 e0       	ldi	r25, 0x00	; 0
     420:	2b eb       	ldi	r18, 0xBB	; 187
     422:	fc 01       	movw	r30, r24
     424:	26 83       	std	Z+6, r18	; 0x06
     426:	80 e5       	ldi	r24, 0x50	; 80
     428:	90 e0       	ldi	r25, 0x00	; 0
     42a:	20 e5       	ldi	r18, 0x50	; 80
     42c:	30 e0       	ldi	r19, 0x00	; 0
     42e:	f9 01       	movw	r30, r18
     430:	26 81       	ldd	r18, Z+6	; 0x06
     432:	24 60       	ori	r18, 0x04	; 4
     434:	fc 01       	movw	r30, r24
     436:	26 83       	std	Z+6, r18	; 0x06
     438:	80 e6       	ldi	r24, 0x60	; 96
     43a:	90 e0       	ldi	r25, 0x00	; 0
     43c:	20 e6       	ldi	r18, 0x60	; 96
     43e:	30 e0       	ldi	r19, 0x00	; 0
     440:	f9 01       	movw	r30, r18
     442:	20 81       	ld	r18, Z
     444:	21 60       	ori	r18, 0x01	; 1
     446:	fc 01       	movw	r30, r24
     448:	20 83       	st	Z, r18
     44a:	00 00       	nop
     44c:	89 81       	ldd	r24, Y+1	; 0x01
     44e:	0e 94 30 01 	call	0x260	; 0x260 <cpu_irq_restore>
     452:	23 96       	adiw	r28, 0x03	; 3
     454:	cd bf       	out	0x3d, r28	; 61
     456:	de bf       	out	0x3e, r29	; 62
     458:	df 91       	pop	r29
     45a:	cf 91       	pop	r28
     45c:	08 95       	ret

0000045e <osc_user_calibration>:
     45e:	cf 93       	push	r28
     460:	df 93       	push	r29
     462:	00 d0       	rcall	.+0      	; 0x464 <osc_user_calibration+0x6>
     464:	cd b7       	in	r28, 0x3d	; 61
     466:	de b7       	in	r29, 0x3e	; 62
     468:	89 83       	std	Y+1, r24	; 0x01
     46a:	6a 83       	std	Y+2, r22	; 0x02
     46c:	7b 83       	std	Y+3, r23	; 0x03
     46e:	89 81       	ldd	r24, Y+1	; 0x01
     470:	88 2f       	mov	r24, r24
     472:	90 e0       	ldi	r25, 0x00	; 0
     474:	81 30       	cpi	r24, 0x01	; 1
     476:	91 05       	cpc	r25, r1
     478:	19 f0       	breq	.+6      	; 0x480 <osc_user_calibration+0x22>
     47a:	02 97       	sbiw	r24, 0x02	; 2
     47c:	81 f0       	breq	.+32     	; 0x49e <osc_user_calibration+0x40>
     47e:	1e c0       	rjmp	.+60     	; 0x4bc <osc_user_calibration+0x5e>
     480:	88 e6       	ldi	r24, 0x68	; 104
     482:	90 e0       	ldi	r25, 0x00	; 0
     484:	9e 01       	movw	r18, r28
     486:	2e 5f       	subi	r18, 0xFE	; 254
     488:	3f 4f       	sbci	r19, 0xFF	; 255
     48a:	f9 01       	movw	r30, r18
     48c:	20 81       	ld	r18, Z
     48e:	fc 01       	movw	r30, r24
     490:	22 83       	std	Z+2, r18	; 0x02
     492:	88 e6       	ldi	r24, 0x68	; 104
     494:	90 e0       	ldi	r25, 0x00	; 0
     496:	2b 81       	ldd	r18, Y+3	; 0x03
     498:	fc 01       	movw	r30, r24
     49a:	23 83       	std	Z+3, r18	; 0x03
     49c:	0f c0       	rjmp	.+30     	; 0x4bc <osc_user_calibration+0x5e>
     49e:	80 e6       	ldi	r24, 0x60	; 96
     4a0:	90 e0       	ldi	r25, 0x00	; 0
     4a2:	9e 01       	movw	r18, r28
     4a4:	2e 5f       	subi	r18, 0xFE	; 254
     4a6:	3f 4f       	sbci	r19, 0xFF	; 255
     4a8:	f9 01       	movw	r30, r18
     4aa:	20 81       	ld	r18, Z
     4ac:	fc 01       	movw	r30, r24
     4ae:	22 83       	std	Z+2, r18	; 0x02
     4b0:	80 e6       	ldi	r24, 0x60	; 96
     4b2:	90 e0       	ldi	r25, 0x00	; 0
     4b4:	2b 81       	ldd	r18, Y+3	; 0x03
     4b6:	fc 01       	movw	r30, r24
     4b8:	23 83       	std	Z+3, r18	; 0x03
     4ba:	00 00       	nop
     4bc:	23 96       	adiw	r28, 0x03	; 3
     4be:	cd bf       	out	0x3d, r28	; 61
     4c0:	de bf       	out	0x3e, r29	; 62
     4c2:	df 91       	pop	r29
     4c4:	cf 91       	pop	r28
     4c6:	08 95       	ret

000004c8 <osc_wait_ready>:
     4c8:	cf 93       	push	r28
     4ca:	df 93       	push	r29
     4cc:	1f 92       	push	r1
     4ce:	cd b7       	in	r28, 0x3d	; 61
     4d0:	de b7       	in	r29, 0x3e	; 62
     4d2:	89 83       	std	Y+1, r24	; 0x01
     4d4:	00 00       	nop
     4d6:	89 81       	ldd	r24, Y+1	; 0x01
     4d8:	0e 94 97 01 	call	0x32e	; 0x32e <osc_is_ready>
     4dc:	98 2f       	mov	r25, r24
     4de:	81 e0       	ldi	r24, 0x01	; 1
     4e0:	89 27       	eor	r24, r25
     4e2:	88 23       	and	r24, r24
     4e4:	c1 f7       	brne	.-16     	; 0x4d6 <osc_wait_ready+0xe>
     4e6:	0f 90       	pop	r0
     4e8:	df 91       	pop	r29
     4ea:	cf 91       	pop	r28
     4ec:	08 95       	ret

000004ee <sysclk_set_prescalers>:
     4ee:	cf 93       	push	r28
     4f0:	df 93       	push	r29
     4f2:	1f 92       	push	r1
     4f4:	1f 92       	push	r1
     4f6:	cd b7       	in	r28, 0x3d	; 61
     4f8:	de b7       	in	r29, 0x3e	; 62
     4fa:	89 83       	std	Y+1, r24	; 0x01
     4fc:	6a 83       	std	Y+2, r22	; 0x02
     4fe:	99 81       	ldd	r25, Y+1	; 0x01
     500:	8a 81       	ldd	r24, Y+2	; 0x02
     502:	89 2b       	or	r24, r25
     504:	68 2f       	mov	r22, r24
     506:	81 e4       	ldi	r24, 0x41	; 65
     508:	90 e0       	ldi	r25, 0x00	; 0
     50a:	0e 94 b5 11 	call	0x236a	; 0x236a <ccp_write_io>
     50e:	0f 90       	pop	r0
     510:	0f 90       	pop	r0
     512:	df 91       	pop	r29
     514:	cf 91       	pop	r28
     516:	08 95       	ret

00000518 <sysclk_rtcsrc_enable>:
     518:	cf 93       	push	r28
     51a:	df 93       	push	r29
     51c:	1f 92       	push	r1
     51e:	cd b7       	in	r28, 0x3d	; 61
     520:	de b7       	in	r29, 0x3e	; 62
     522:	89 83       	std	Y+1, r24	; 0x01
     524:	89 81       	ldd	r24, Y+1	; 0x01
     526:	88 2f       	mov	r24, r24
     528:	90 e0       	ldi	r25, 0x00	; 0
     52a:	8a 30       	cpi	r24, 0x0A	; 10
     52c:	91 05       	cpc	r25, r1
     52e:	b1 f0       	breq	.+44     	; 0x55c <sysclk_rtcsrc_enable+0x44>
     530:	8b 30       	cpi	r24, 0x0B	; 11
     532:	91 05       	cpc	r25, r1
     534:	34 f4       	brge	.+12     	; 0x542 <sysclk_rtcsrc_enable+0x2a>
     536:	82 30       	cpi	r24, 0x02	; 2
     538:	91 05       	cpc	r25, r1
     53a:	81 f0       	breq	.+32     	; 0x55c <sysclk_rtcsrc_enable+0x44>
     53c:	04 97       	sbiw	r24, 0x04	; 4
     53e:	39 f0       	breq	.+14     	; 0x54e <sysclk_rtcsrc_enable+0x36>
     540:	14 c0       	rjmp	.+40     	; 0x56a <sysclk_rtcsrc_enable+0x52>
     542:	8c 30       	cpi	r24, 0x0C	; 12
     544:	91 05       	cpc	r25, r1
     546:	19 f0       	breq	.+6      	; 0x54e <sysclk_rtcsrc_enable+0x36>
     548:	0e 97       	sbiw	r24, 0x0e	; 14
     54a:	41 f0       	breq	.+16     	; 0x55c <sysclk_rtcsrc_enable+0x44>
     54c:	0e c0       	rjmp	.+28     	; 0x56a <sysclk_rtcsrc_enable+0x52>
     54e:	84 e0       	ldi	r24, 0x04	; 4
     550:	0e 94 83 01 	call	0x306	; 0x306 <osc_enable>
     554:	84 e0       	ldi	r24, 0x04	; 4
     556:	0e 94 64 02 	call	0x4c8	; 0x4c8 <osc_wait_ready>
     55a:	07 c0       	rjmp	.+14     	; 0x56a <sysclk_rtcsrc_enable+0x52>
     55c:	88 e0       	ldi	r24, 0x08	; 8
     55e:	0e 94 83 01 	call	0x306	; 0x306 <osc_enable>
     562:	88 e0       	ldi	r24, 0x08	; 8
     564:	0e 94 64 02 	call	0x4c8	; 0x4c8 <osc_wait_ready>
     568:	00 00       	nop
     56a:	80 e4       	ldi	r24, 0x40	; 64
     56c:	90 e0       	ldi	r25, 0x00	; 0
     56e:	29 81       	ldd	r18, Y+1	; 0x01
     570:	21 60       	ori	r18, 0x01	; 1
     572:	fc 01       	movw	r30, r24
     574:	23 83       	std	Z+3, r18	; 0x03
     576:	0f 90       	pop	r0
     578:	df 91       	pop	r29
     57a:	cf 91       	pop	r28
     57c:	08 95       	ret

0000057e <nvm_read_production_signature_row>:
     57e:	cf 93       	push	r28
     580:	df 93       	push	r29
     582:	1f 92       	push	r1
     584:	cd b7       	in	r28, 0x3d	; 61
     586:	de b7       	in	r29, 0x3e	; 62
     588:	89 83       	std	Y+1, r24	; 0x01
     58a:	89 81       	ldd	r24, Y+1	; 0x01
     58c:	88 2f       	mov	r24, r24
     58e:	90 e0       	ldi	r25, 0x00	; 0
     590:	bc 01       	movw	r22, r24
     592:	82 e0       	ldi	r24, 0x02	; 2
     594:	0e 94 3b 12 	call	0x2476	; 0x2476 <nvm_read_byte>
     598:	0f 90       	pop	r0
     59a:	df 91       	pop	r29
     59c:	cf 91       	pop	r28
     59e:	08 95       	ret

000005a0 <sysclk_init>:
     5a0:	0f 93       	push	r16
     5a2:	1f 93       	push	r17
     5a4:	cf 93       	push	r28
     5a6:	df 93       	push	r29
     5a8:	00 d0       	rcall	.+0      	; 0x5aa <sysclk_init+0xa>
     5aa:	00 d0       	rcall	.+0      	; 0x5ac <sysclk_init+0xc>
     5ac:	cd b7       	in	r28, 0x3d	; 61
     5ae:	de b7       	in	r29, 0x3e	; 62
     5b0:	80 e7       	ldi	r24, 0x70	; 112
     5b2:	90 e0       	ldi	r25, 0x00	; 0
     5b4:	89 83       	std	Y+1, r24	; 0x01
     5b6:	9a 83       	std	Y+2, r25	; 0x02
     5b8:	1c 82       	std	Y+4, r1	; 0x04
     5ba:	1b 82       	std	Y+3, r1	; 0x03
     5bc:	0d c0       	rjmp	.+26     	; 0x5d8 <sysclk_init+0x38>
     5be:	89 81       	ldd	r24, Y+1	; 0x01
     5c0:	9a 81       	ldd	r25, Y+2	; 0x02
     5c2:	9c 01       	movw	r18, r24
     5c4:	2f 5f       	subi	r18, 0xFF	; 255
     5c6:	3f 4f       	sbci	r19, 0xFF	; 255
     5c8:	29 83       	std	Y+1, r18	; 0x01
     5ca:	3a 83       	std	Y+2, r19	; 0x02
     5cc:	2f ef       	ldi	r18, 0xFF	; 255
     5ce:	fc 01       	movw	r30, r24
     5d0:	20 83       	st	Z, r18
     5d2:	8b 81       	ldd	r24, Y+3	; 0x03
     5d4:	8f 5f       	subi	r24, 0xFF	; 255
     5d6:	8b 83       	std	Y+3, r24	; 0x03
     5d8:	8b 81       	ldd	r24, Y+3	; 0x03
     5da:	87 30       	cpi	r24, 0x07	; 7
     5dc:	80 f3       	brcs	.-32     	; 0x5be <sysclk_init+0x1e>
     5de:	60 e0       	ldi	r22, 0x00	; 0
     5e0:	84 e0       	ldi	r24, 0x04	; 4
     5e2:	0e 94 77 02 	call	0x4ee	; 0x4ee <sysclk_set_prescalers>
     5e6:	8e 01       	movw	r16, r28
     5e8:	0b 5f       	subi	r16, 0xFB	; 251
     5ea:	1f 4f       	sbci	r17, 0xFF	; 255
     5ec:	0f 5f       	subi	r16, 0xFF	; 255
     5ee:	1f 4f       	sbci	r17, 0xFF	; 255
     5f0:	8c e1       	ldi	r24, 0x1C	; 28
     5f2:	0e 94 bf 02 	call	0x57e	; 0x57e <nvm_read_production_signature_row>
     5f6:	f8 01       	movw	r30, r16
     5f8:	80 83       	st	Z, r24
     5fa:	8e 01       	movw	r16, r28
     5fc:	0b 5f       	subi	r16, 0xFB	; 251
     5fe:	1f 4f       	sbci	r17, 0xFF	; 255
     600:	8d e1       	ldi	r24, 0x1D	; 29
     602:	0e 94 bf 02 	call	0x57e	; 0x57e <nvm_read_production_signature_row>
     606:	f8 01       	movw	r30, r16
     608:	80 83       	st	Z, r24
     60a:	8d 81       	ldd	r24, Y+5	; 0x05
     60c:	9e 81       	ldd	r25, Y+6	; 0x06
     60e:	01 96       	adiw	r24, 0x01	; 1
     610:	21 f4       	brne	.+8      	; 0x61a <sysclk_init+0x7a>
     612:	80 e4       	ldi	r24, 0x40	; 64
     614:	93 e2       	ldi	r25, 0x23	; 35
     616:	8d 83       	std	Y+5, r24	; 0x05
     618:	9e 83       	std	Y+6, r25	; 0x06
     61a:	8d 81       	ldd	r24, Y+5	; 0x05
     61c:	9e 81       	ldd	r25, Y+6	; 0x06
     61e:	bc 01       	movw	r22, r24
     620:	82 e0       	ldi	r24, 0x02	; 2
     622:	0e 94 2f 02 	call	0x45e	; 0x45e <osc_user_calibration>
     626:	82 e0       	ldi	r24, 0x02	; 2
     628:	0e 94 83 01 	call	0x306	; 0x306 <osc_enable>
     62c:	82 e0       	ldi	r24, 0x02	; 2
     62e:	0e 94 64 02 	call	0x4c8	; 0x4c8 <osc_wait_ready>
     632:	6f ef       	ldi	r22, 0xFF	; 255
     634:	82 e0       	ldi	r24, 0x02	; 2
     636:	0e 94 ab 01 	call	0x356	; 0x356 <osc_enable_autocalibration>
     63a:	00 00       	nop
     63c:	61 e0       	ldi	r22, 0x01	; 1
     63e:	80 e4       	ldi	r24, 0x40	; 64
     640:	90 e0       	ldi	r25, 0x00	; 0
     642:	0e 94 b5 11 	call	0x236a	; 0x236a <ccp_write_io>
     646:	8c 81       	ldd	r24, Y+4	; 0x04
     648:	88 23       	and	r24, r24
     64a:	19 f4       	brne	.+6      	; 0x652 <sysclk_init+0xb2>
     64c:	81 e0       	ldi	r24, 0x01	; 1
     64e:	0e 94 65 01 	call	0x2ca	; 0x2ca <osc_disable>
     652:	80 e0       	ldi	r24, 0x00	; 0
     654:	0e 94 8c 02 	call	0x518	; 0x518 <sysclk_rtcsrc_enable>
     658:	26 96       	adiw	r28, 0x06	; 6
     65a:	cd bf       	out	0x3d, r28	; 61
     65c:	de bf       	out	0x3e, r29	; 62
     65e:	df 91       	pop	r29
     660:	cf 91       	pop	r28
     662:	1f 91       	pop	r17
     664:	0f 91       	pop	r16
     666:	08 95       	ret

00000668 <sysclk_enable_module>:
     668:	cf 93       	push	r28
     66a:	df 93       	push	r29
     66c:	00 d0       	rcall	.+0      	; 0x66e <sysclk_enable_module+0x6>
     66e:	cd b7       	in	r28, 0x3d	; 61
     670:	de b7       	in	r29, 0x3e	; 62
     672:	8a 83       	std	Y+2, r24	; 0x02
     674:	6b 83       	std	Y+3, r22	; 0x03
     676:	0e 94 20 01 	call	0x240	; 0x240 <cpu_irq_save>
     67a:	89 83       	std	Y+1, r24	; 0x01
     67c:	8a 81       	ldd	r24, Y+2	; 0x02
     67e:	88 2f       	mov	r24, r24
     680:	90 e0       	ldi	r25, 0x00	; 0
     682:	80 59       	subi	r24, 0x90	; 144
     684:	9f 4f       	sbci	r25, 0xFF	; 255
     686:	2a 81       	ldd	r18, Y+2	; 0x02
     688:	22 2f       	mov	r18, r18
     68a:	30 e0       	ldi	r19, 0x00	; 0
     68c:	20 59       	subi	r18, 0x90	; 144
     68e:	3f 4f       	sbci	r19, 0xFF	; 255
     690:	f9 01       	movw	r30, r18
     692:	20 81       	ld	r18, Z
     694:	32 2f       	mov	r19, r18
     696:	2b 81       	ldd	r18, Y+3	; 0x03
     698:	20 95       	com	r18
     69a:	23 23       	and	r18, r19
     69c:	fc 01       	movw	r30, r24
     69e:	20 83       	st	Z, r18
     6a0:	89 81       	ldd	r24, Y+1	; 0x01
     6a2:	0e 94 30 01 	call	0x260	; 0x260 <cpu_irq_restore>
     6a6:	23 96       	adiw	r28, 0x03	; 3
     6a8:	cd bf       	out	0x3d, r28	; 61
     6aa:	de bf       	out	0x3e, r29	; 62
     6ac:	df 91       	pop	r29
     6ae:	cf 91       	pop	r28
     6b0:	08 95       	ret

000006b2 <sysclk_enable_usb>:
 * \param frequency The required USB clock frequency in MHz:
 * \arg \c 6 for 6 MHz
 * \arg \c 48 for 48 MHz
 */
void sysclk_enable_usb(uint8_t frequency)
{
     6b2:	cf 93       	push	r28
     6b4:	df 93       	push	r29
     6b6:	1f 92       	push	r1
     6b8:	1f 92       	push	r1
     6ba:	cd b7       	in	r28, 0x3d	; 61
     6bc:	de b7       	in	r29, 0x3e	; 62
     6be:	8a 83       	std	Y+2, r24	; 0x02

	/*
	 * Enable or disable prescaler depending on if the USB frequency is 6
	 * MHz or 48 MHz. Only 6 MHz USB frequency requires prescaling.
	 */
	if (frequency == 6) {
     6c0:	8a 81       	ldd	r24, Y+2	; 0x02
     6c2:	86 30       	cpi	r24, 0x06	; 6
     6c4:	19 f4       	brne	.+6      	; 0x6cc <sysclk_enable_usb+0x1a>
		prescaler = CLK_USBPSDIV_8_gc;
     6c6:	88 e1       	ldi	r24, 0x18	; 24
     6c8:	89 83       	std	Y+1, r24	; 0x01
     6ca:	01 c0       	rjmp	.+2      	; 0x6ce <sysclk_enable_usb+0x1c>
	}
	else {
		prescaler = 0;
     6cc:	19 82       	std	Y+1, r1	; 0x01
	/*
	 * Switch to the system clock selected by the user.
	 */
	switch (CONFIG_USBCLK_SOURCE) {
	case USBCLK_SRC_RCOSC:
		if (!osc_is_ready(OSC_ID_RC32MHZ)) {
     6ce:	82 e0       	ldi	r24, 0x02	; 2
     6d0:	0e 94 97 01 	call	0x32e	; 0x32e <osc_is_ready>
     6d4:	98 2f       	mov	r25, r24
     6d6:	81 e0       	ldi	r24, 0x01	; 1
     6d8:	89 27       	eor	r24, r25
     6da:	88 23       	and	r24, r24
     6dc:	51 f0       	breq	.+20     	; 0x6f2 <sysclk_enable_usb+0x40>
			osc_enable(OSC_ID_RC32MHZ);
     6de:	82 e0       	ldi	r24, 0x02	; 2
     6e0:	0e 94 83 01 	call	0x306	; 0x306 <osc_enable>
			osc_wait_ready(OSC_ID_RC32MHZ);
     6e4:	82 e0       	ldi	r24, 0x02	; 2
     6e6:	0e 94 64 02 	call	0x4c8	; 0x4c8 <osc_wait_ready>
			if (CONFIG_OSC_AUTOCAL_RC32MHZ_REF_OSC
					!= OSC_ID_USBSOF) {
				osc_enable(CONFIG_OSC_AUTOCAL_RC32MHZ_REF_OSC);
				osc_wait_ready(CONFIG_OSC_AUTOCAL_RC32MHZ_REF_OSC);
			}
			osc_enable_autocalibration(OSC_ID_RC32MHZ,
     6ea:	6f ef       	ldi	r22, 0xFF	; 255
     6ec:	82 e0       	ldi	r24, 0x02	; 2
     6ee:	0e 94 ab 01 	call	0x356	; 0x356 <osc_enable_autocalibration>
					CONFIG_OSC_AUTOCAL_RC32MHZ_REF_OSC);
#endif
		}
		ccp_write_io((uint8_t *)&CLK.USBCTRL, (prescaler)
     6f2:	89 81       	ldd	r24, Y+1	; 0x01
     6f4:	83 60       	ori	r24, 0x03	; 3
     6f6:	68 2f       	mov	r22, r24
     6f8:	84 e4       	ldi	r24, 0x44	; 68
     6fa:	90 e0       	ldi	r25, 0x00	; 0
     6fc:	0e 94 b5 11 	call	0x236a	; 0x236a <ccp_write_io>
				| CLK_USBSRC_RC32M_gc
				| CLK_USBSEN_bm);
		break;
     700:	00 00       	nop
	default:
		Assert(false);
		break;
	}

	sysclk_enable_module(SYSCLK_PORT_GEN, SYSCLK_USB);
     702:	60 e4       	ldi	r22, 0x40	; 64
     704:	80 e0       	ldi	r24, 0x00	; 0
     706:	0e 94 34 03 	call	0x668	; 0x668 <sysclk_enable_module>
}
     70a:	0f 90       	pop	r0
     70c:	0f 90       	pop	r0
     70e:	df 91       	pop	r29
     710:	cf 91       	pop	r28
     712:	08 95       	ret

00000714 <cpu_irq_save>:
}

iram_size_t udi_cdc_get_free_tx_buffer(void)
{
	return udi_cdc_multi_get_free_tx_buffer(0);
}
     714:	cf 93       	push	r28
     716:	df 93       	push	r29
     718:	1f 92       	push	r1
     71a:	cd b7       	in	r28, 0x3d	; 61
     71c:	de b7       	in	r29, 0x3e	; 62
     71e:	8f e3       	ldi	r24, 0x3F	; 63
     720:	90 e0       	ldi	r25, 0x00	; 0
     722:	fc 01       	movw	r30, r24
     724:	80 81       	ld	r24, Z
     726:	89 83       	std	Y+1, r24	; 0x01
     728:	f8 94       	cli
     72a:	89 81       	ldd	r24, Y+1	; 0x01
     72c:	0f 90       	pop	r0
     72e:	df 91       	pop	r29
     730:	cf 91       	pop	r28
     732:	08 95       	ret

00000734 <cpu_irq_restore>:
     734:	cf 93       	push	r28
     736:	df 93       	push	r29
     738:	1f 92       	push	r1
     73a:	cd b7       	in	r28, 0x3d	; 61
     73c:	de b7       	in	r29, 0x3e	; 62
     73e:	89 83       	std	Y+1, r24	; 0x01
     740:	8f e3       	ldi	r24, 0x3F	; 63
     742:	90 e0       	ldi	r25, 0x00	; 0
     744:	29 81       	ldd	r18, Y+1	; 0x01
     746:	fc 01       	movw	r30, r24
     748:	20 83       	st	Z, r18
     74a:	0f 90       	pop	r0
     74c:	df 91       	pop	r29
     74e:	cf 91       	pop	r28
     750:	08 95       	ret

00000752 <udi_cdc_comm_enable>:
     752:	cf 93       	push	r28
     754:	df 93       	push	r29
     756:	1f 92       	push	r1
     758:	1f 92       	push	r1
     75a:	cd b7       	in	r28, 0x3d	; 61
     75c:	de b7       	in	r29, 0x3e	; 62
     75e:	1a 82       	std	Y+2, r1	; 0x02
     760:	10 92 ea 20 	sts	0x20EA, r1	; 0x8020ea <udi_cdc_nb_comm_enabled>
     764:	8a 81       	ldd	r24, Y+2	; 0x02
     766:	88 2f       	mov	r24, r24
     768:	90 e0       	ldi	r25, 0x00	; 0
     76a:	88 0f       	add	r24, r24
     76c:	99 1f       	adc	r25, r25
     76e:	82 52       	subi	r24, 0x22	; 34
     770:	9f 4d       	sbci	r25, 0xDF	; 223
     772:	fc 01       	movw	r30, r24
     774:	10 82       	st	Z, r1
     776:	11 82       	std	Z+1, r1	; 0x01
     778:	8a 81       	ldd	r24, Y+2	; 0x02
     77a:	88 2f       	mov	r24, r24
     77c:	90 e0       	ldi	r25, 0x00	; 0
     77e:	88 0f       	add	r24, r24
     780:	99 1f       	adc	r25, r25
     782:	9c 01       	movw	r18, r24
     784:	22 0f       	add	r18, r18
     786:	33 1f       	adc	r19, r19
     788:	22 0f       	add	r18, r18
     78a:	33 1f       	adc	r19, r19
     78c:	82 0f       	add	r24, r18
     78e:	93 1f       	adc	r25, r19
     790:	80 52       	subi	r24, 0x20	; 32
     792:	9f 4d       	sbci	r25, 0xDF	; 223
     794:	21 ea       	ldi	r18, 0xA1	; 161
     796:	fc 01       	movw	r30, r24
     798:	20 83       	st	Z, r18
     79a:	8a 81       	ldd	r24, Y+2	; 0x02
     79c:	88 2f       	mov	r24, r24
     79e:	90 e0       	ldi	r25, 0x00	; 0
     7a0:	88 0f       	add	r24, r24
     7a2:	99 1f       	adc	r25, r25
     7a4:	9c 01       	movw	r18, r24
     7a6:	22 0f       	add	r18, r18
     7a8:	33 1f       	adc	r19, r19
     7aa:	22 0f       	add	r18, r18
     7ac:	33 1f       	adc	r19, r19
     7ae:	82 0f       	add	r24, r18
     7b0:	93 1f       	adc	r25, r19
     7b2:	8f 51       	subi	r24, 0x1F	; 31
     7b4:	9f 4d       	sbci	r25, 0xDF	; 223
     7b6:	20 e2       	ldi	r18, 0x20	; 32
     7b8:	fc 01       	movw	r30, r24
     7ba:	20 83       	st	Z, r18
     7bc:	8a 81       	ldd	r24, Y+2	; 0x02
     7be:	88 2f       	mov	r24, r24
     7c0:	90 e0       	ldi	r25, 0x00	; 0
     7c2:	88 0f       	add	r24, r24
     7c4:	99 1f       	adc	r25, r25
     7c6:	9c 01       	movw	r18, r24
     7c8:	22 0f       	add	r18, r18
     7ca:	33 1f       	adc	r19, r19
     7cc:	22 0f       	add	r18, r18
     7ce:	33 1f       	adc	r19, r19
     7d0:	82 0f       	add	r24, r18
     7d2:	93 1f       	adc	r25, r19
     7d4:	8e 51       	subi	r24, 0x1E	; 30
     7d6:	9f 4d       	sbci	r25, 0xDF	; 223
     7d8:	fc 01       	movw	r30, r24
     7da:	10 82       	st	Z, r1
     7dc:	11 82       	std	Z+1, r1	; 0x01
     7de:	8a 81       	ldd	r24, Y+2	; 0x02
     7e0:	88 2f       	mov	r24, r24
     7e2:	90 e0       	ldi	r25, 0x00	; 0
     7e4:	89 2b       	or	r24, r25
     7e6:	11 f4       	brne	.+4      	; 0x7ec <udi_cdc_comm_enable+0x9a>
     7e8:	19 82       	std	Y+1, r1	; 0x01
     7ea:	02 c0       	rjmp	.+4      	; 0x7f0 <udi_cdc_comm_enable+0x9e>
     7ec:	19 82       	std	Y+1, r1	; 0x01
     7ee:	00 00       	nop
     7f0:	8a 81       	ldd	r24, Y+2	; 0x02
     7f2:	88 2f       	mov	r24, r24
     7f4:	90 e0       	ldi	r25, 0x00	; 0
     7f6:	29 81       	ldd	r18, Y+1	; 0x01
     7f8:	22 2f       	mov	r18, r18
     7fa:	30 e0       	ldi	r19, 0x00	; 0
     7fc:	88 0f       	add	r24, r24
     7fe:	99 1f       	adc	r25, r25
     800:	ac 01       	movw	r20, r24
     802:	44 0f       	add	r20, r20
     804:	55 1f       	adc	r21, r21
     806:	44 0f       	add	r20, r20
     808:	55 1f       	adc	r21, r21
     80a:	84 0f       	add	r24, r20
     80c:	95 1f       	adc	r25, r21
     80e:	8c 51       	subi	r24, 0x1C	; 28
     810:	9f 4d       	sbci	r25, 0xDF	; 223
     812:	fc 01       	movw	r30, r24
     814:	20 83       	st	Z, r18
     816:	31 83       	std	Z+1, r19	; 0x01
     818:	8a 81       	ldd	r24, Y+2	; 0x02
     81a:	88 2f       	mov	r24, r24
     81c:	90 e0       	ldi	r25, 0x00	; 0
     81e:	88 0f       	add	r24, r24
     820:	99 1f       	adc	r25, r25
     822:	9c 01       	movw	r18, r24
     824:	22 0f       	add	r18, r18
     826:	33 1f       	adc	r19, r19
     828:	22 0f       	add	r18, r18
     82a:	33 1f       	adc	r19, r19
     82c:	82 0f       	add	r24, r18
     82e:	93 1f       	adc	r25, r19
     830:	8a 51       	subi	r24, 0x1A	; 26
     832:	9f 4d       	sbci	r25, 0xDF	; 223
     834:	22 e0       	ldi	r18, 0x02	; 2
     836:	30 e0       	ldi	r19, 0x00	; 0
     838:	fc 01       	movw	r30, r24
     83a:	20 83       	st	Z, r18
     83c:	31 83       	std	Z+1, r19	; 0x01
     83e:	8a 81       	ldd	r24, Y+2	; 0x02
     840:	88 2f       	mov	r24, r24
     842:	90 e0       	ldi	r25, 0x00	; 0
     844:	88 0f       	add	r24, r24
     846:	99 1f       	adc	r25, r25
     848:	9c 01       	movw	r18, r24
     84a:	22 0f       	add	r18, r18
     84c:	33 1f       	adc	r19, r19
     84e:	22 0f       	add	r18, r18
     850:	33 1f       	adc	r19, r19
     852:	82 0f       	add	r24, r18
     854:	93 1f       	adc	r25, r19
     856:	88 51       	subi	r24, 0x18	; 24
     858:	9f 4d       	sbci	r25, 0xDF	; 223
     85a:	fc 01       	movw	r30, r24
     85c:	10 82       	st	Z, r1
     85e:	11 82       	std	Z+1, r1	; 0x01
     860:	8a 81       	ldd	r24, Y+2	; 0x02
     862:	28 2f       	mov	r18, r24
     864:	30 e0       	ldi	r19, 0x00	; 0
     866:	c9 01       	movw	r24, r18
     868:	88 0f       	add	r24, r24
     86a:	99 1f       	adc	r25, r25
     86c:	88 0f       	add	r24, r24
     86e:	99 1f       	adc	r25, r25
     870:	88 0f       	add	r24, r24
     872:	99 1f       	adc	r25, r25
     874:	82 1b       	sub	r24, r18
     876:	93 0b       	sbc	r25, r19
     878:	9c 01       	movw	r18, r24
     87a:	2a 52       	subi	r18, 0x2A	; 42
     87c:	3f 4d       	sbci	r19, 0xDF	; 223
     87e:	80 e0       	ldi	r24, 0x00	; 0
     880:	92 ec       	ldi	r25, 0xC2	; 194
     882:	a1 e0       	ldi	r26, 0x01	; 1
     884:	b0 e0       	ldi	r27, 0x00	; 0
     886:	f9 01       	movw	r30, r18
     888:	80 83       	st	Z, r24
     88a:	91 83       	std	Z+1, r25	; 0x01
     88c:	a2 83       	std	Z+2, r26	; 0x02
     88e:	b3 83       	std	Z+3, r27	; 0x03
     890:	8a 81       	ldd	r24, Y+2	; 0x02
     892:	28 2f       	mov	r18, r24
     894:	30 e0       	ldi	r19, 0x00	; 0
     896:	c9 01       	movw	r24, r18
     898:	88 0f       	add	r24, r24
     89a:	99 1f       	adc	r25, r25
     89c:	88 0f       	add	r24, r24
     89e:	99 1f       	adc	r25, r25
     8a0:	88 0f       	add	r24, r24
     8a2:	99 1f       	adc	r25, r25
     8a4:	82 1b       	sub	r24, r18
     8a6:	93 0b       	sbc	r25, r19
     8a8:	86 52       	subi	r24, 0x26	; 38
     8aa:	9f 4d       	sbci	r25, 0xDF	; 223
     8ac:	fc 01       	movw	r30, r24
     8ae:	10 82       	st	Z, r1
     8b0:	8a 81       	ldd	r24, Y+2	; 0x02
     8b2:	28 2f       	mov	r18, r24
     8b4:	30 e0       	ldi	r19, 0x00	; 0
     8b6:	c9 01       	movw	r24, r18
     8b8:	88 0f       	add	r24, r24
     8ba:	99 1f       	adc	r25, r25
     8bc:	88 0f       	add	r24, r24
     8be:	99 1f       	adc	r25, r25
     8c0:	88 0f       	add	r24, r24
     8c2:	99 1f       	adc	r25, r25
     8c4:	82 1b       	sub	r24, r18
     8c6:	93 0b       	sbc	r25, r19
     8c8:	85 52       	subi	r24, 0x25	; 37
     8ca:	9f 4d       	sbci	r25, 0xDF	; 223
     8cc:	fc 01       	movw	r30, r24
     8ce:	10 82       	st	Z, r1
     8d0:	8a 81       	ldd	r24, Y+2	; 0x02
     8d2:	28 2f       	mov	r18, r24
     8d4:	30 e0       	ldi	r19, 0x00	; 0
     8d6:	c9 01       	movw	r24, r18
     8d8:	88 0f       	add	r24, r24
     8da:	99 1f       	adc	r25, r25
     8dc:	88 0f       	add	r24, r24
     8de:	99 1f       	adc	r25, r25
     8e0:	88 0f       	add	r24, r24
     8e2:	99 1f       	adc	r25, r25
     8e4:	82 1b       	sub	r24, r18
     8e6:	93 0b       	sbc	r25, r19
     8e8:	84 52       	subi	r24, 0x24	; 36
     8ea:	9f 4d       	sbci	r25, 0xDF	; 223
     8ec:	28 e0       	ldi	r18, 0x08	; 8
     8ee:	fc 01       	movw	r30, r24
     8f0:	20 83       	st	Z, r18
     8f2:	0e 94 a2 25 	call	0x4b44	; 0x4b44 <my_callback_cdc_enable>
     8f6:	98 2f       	mov	r25, r24
     8f8:	81 e0       	ldi	r24, 0x01	; 1
     8fa:	89 27       	eor	r24, r25
     8fc:	88 23       	and	r24, r24
     8fe:	11 f0       	breq	.+4      	; 0x904 <udi_cdc_comm_enable+0x1b2>
     900:	80 e0       	ldi	r24, 0x00	; 0
     902:	06 c0       	rjmp	.+12     	; 0x910 <udi_cdc_comm_enable+0x1be>
     904:	80 91 ea 20 	lds	r24, 0x20EA	; 0x8020ea <udi_cdc_nb_comm_enabled>
     908:	8f 5f       	subi	r24, 0xFF	; 255
     90a:	80 93 ea 20 	sts	0x20EA, r24	; 0x8020ea <udi_cdc_nb_comm_enabled>
     90e:	81 e0       	ldi	r24, 0x01	; 1
     910:	0f 90       	pop	r0
     912:	0f 90       	pop	r0
     914:	df 91       	pop	r29
     916:	cf 91       	pop	r28
     918:	08 95       	ret

0000091a <udi_cdc_data_enable>:
     91a:	cf 93       	push	r28
     91c:	df 93       	push	r29
     91e:	1f 92       	push	r1
     920:	cd b7       	in	r28, 0x3d	; 61
     922:	de b7       	in	r29, 0x3e	; 62
     924:	19 82       	std	Y+1, r1	; 0x01
     926:	10 92 eb 20 	sts	0x20EB, r1	; 0x8020eb <udi_cdc_nb_data_enabled>
     92a:	89 81       	ldd	r24, Y+1	; 0x01
     92c:	88 2f       	mov	r24, r24
     92e:	90 e0       	ldi	r25, 0x00	; 0
     930:	83 50       	subi	r24, 0x03	; 3
     932:	9e 4d       	sbci	r25, 0xDE	; 222
     934:	fc 01       	movw	r30, r24
     936:	10 82       	st	Z, r1
     938:	89 81       	ldd	r24, Y+1	; 0x01
     93a:	88 2f       	mov	r24, r24
     93c:	90 e0       	ldi	r25, 0x00	; 0
     93e:	82 50       	subi	r24, 0x02	; 2
     940:	9e 4d       	sbci	r25, 0xDE	; 222
     942:	fc 01       	movw	r30, r24
     944:	10 82       	st	Z, r1
     946:	89 81       	ldd	r24, Y+1	; 0x01
     948:	88 2f       	mov	r24, r24
     94a:	90 e0       	ldi	r25, 0x00	; 0
     94c:	86 50       	subi	r24, 0x06	; 6
     94e:	9e 4d       	sbci	r25, 0xDE	; 222
     950:	fc 01       	movw	r30, r24
     952:	10 82       	st	Z, r1
     954:	89 81       	ldd	r24, Y+1	; 0x01
     956:	88 2f       	mov	r24, r24
     958:	90 e0       	ldi	r25, 0x00	; 0
     95a:	88 0f       	add	r24, r24
     95c:	99 1f       	adc	r25, r25
     95e:	88 0f       	add	r24, r24
     960:	99 1f       	adc	r25, r25
     962:	8a 50       	subi	r24, 0x0A	; 10
     964:	9e 4d       	sbci	r25, 0xDE	; 222
     966:	fc 01       	movw	r30, r24
     968:	10 82       	st	Z, r1
     96a:	11 82       	std	Z+1, r1	; 0x01
     96c:	89 81       	ldd	r24, Y+1	; 0x01
     96e:	88 2f       	mov	r24, r24
     970:	90 e0       	ldi	r25, 0x00	; 0
     972:	88 0f       	add	r24, r24
     974:	99 1f       	adc	r25, r25
     976:	88 0f       	add	r24, r24
     978:	99 1f       	adc	r25, r25
     97a:	88 50       	subi	r24, 0x08	; 8
     97c:	9e 4d       	sbci	r25, 0xDE	; 222
     97e:	fc 01       	movw	r30, r24
     980:	10 82       	st	Z, r1
     982:	11 82       	std	Z+1, r1	; 0x01
     984:	89 81       	ldd	r24, Y+1	; 0x01
     986:	88 2f       	mov	r24, r24
     988:	90 e0       	ldi	r25, 0x00	; 0
     98a:	88 0f       	add	r24, r24
     98c:	99 1f       	adc	r25, r25
     98e:	85 50       	subi	r24, 0x05	; 5
     990:	9e 4d       	sbci	r25, 0xDE	; 222
     992:	fc 01       	movw	r30, r24
     994:	10 82       	st	Z, r1
     996:	11 82       	std	Z+1, r1	; 0x01
     998:	89 81       	ldd	r24, Y+1	; 0x01
     99a:	0e 94 46 07 	call	0xe8c	; 0xe8c <udi_cdc_tx_send>
     99e:	89 81       	ldd	r24, Y+1	; 0x01
     9a0:	88 2f       	mov	r24, r24
     9a2:	90 e0       	ldi	r25, 0x00	; 0
     9a4:	8b 58       	subi	r24, 0x8B	; 139
     9a6:	9e 4d       	sbci	r25, 0xDE	; 222
     9a8:	fc 01       	movw	r30, r24
     9aa:	10 82       	st	Z, r1
     9ac:	89 81       	ldd	r24, Y+1	; 0x01
     9ae:	88 2f       	mov	r24, r24
     9b0:	90 e0       	ldi	r25, 0x00	; 0
     9b2:	8e 58       	subi	r24, 0x8E	; 142
     9b4:	9e 4d       	sbci	r25, 0xDE	; 222
     9b6:	fc 01       	movw	r30, r24
     9b8:	10 82       	st	Z, r1
     9ba:	89 81       	ldd	r24, Y+1	; 0x01
     9bc:	88 2f       	mov	r24, r24
     9be:	90 e0       	ldi	r25, 0x00	; 0
     9c0:	88 0f       	add	r24, r24
     9c2:	99 1f       	adc	r25, r25
     9c4:	88 0f       	add	r24, r24
     9c6:	99 1f       	adc	r25, r25
     9c8:	82 59       	subi	r24, 0x92	; 146
     9ca:	9e 4d       	sbci	r25, 0xDE	; 222
     9cc:	fc 01       	movw	r30, r24
     9ce:	10 82       	st	Z, r1
     9d0:	11 82       	std	Z+1, r1	; 0x01
     9d2:	89 81       	ldd	r24, Y+1	; 0x01
     9d4:	88 2f       	mov	r24, r24
     9d6:	90 e0       	ldi	r25, 0x00	; 0
     9d8:	88 0f       	add	r24, r24
     9da:	99 1f       	adc	r25, r25
     9dc:	88 0f       	add	r24, r24
     9de:	99 1f       	adc	r25, r25
     9e0:	80 59       	subi	r24, 0x90	; 144
     9e2:	9e 4d       	sbci	r25, 0xDE	; 222
     9e4:	fc 01       	movw	r30, r24
     9e6:	10 82       	st	Z, r1
     9e8:	11 82       	std	Z+1, r1	; 0x01
     9ea:	89 81       	ldd	r24, Y+1	; 0x01
     9ec:	88 2f       	mov	r24, r24
     9ee:	90 e0       	ldi	r25, 0x00	; 0
     9f0:	88 0f       	add	r24, r24
     9f2:	99 1f       	adc	r25, r25
     9f4:	8d 58       	subi	r24, 0x8D	; 141
     9f6:	9e 4d       	sbci	r25, 0xDE	; 222
     9f8:	fc 01       	movw	r30, r24
     9fa:	10 82       	st	Z, r1
     9fc:	11 82       	std	Z+1, r1	; 0x01
     9fe:	89 81       	ldd	r24, Y+1	; 0x01
     a00:	0e 94 f8 05 	call	0xbf0	; 0xbf0 <udi_cdc_rx_start>
     a04:	98 2f       	mov	r25, r24
     a06:	81 e0       	ldi	r24, 0x01	; 1
     a08:	89 27       	eor	r24, r25
     a0a:	88 23       	and	r24, r24
     a0c:	11 f0       	breq	.+4      	; 0xa12 <udi_cdc_data_enable+0xf8>
     a0e:	80 e0       	ldi	r24, 0x00	; 0
     a10:	0d c0       	rjmp	.+26     	; 0xa2c <udi_cdc_data_enable+0x112>
     a12:	80 91 eb 20 	lds	r24, 0x20EB	; 0x8020eb <udi_cdc_nb_data_enabled>
     a16:	8f 5f       	subi	r24, 0xFF	; 255
     a18:	80 93 eb 20 	sts	0x20EB, r24	; 0x8020eb <udi_cdc_nb_data_enabled>
     a1c:	80 91 eb 20 	lds	r24, 0x20EB	; 0x8020eb <udi_cdc_nb_data_enabled>
     a20:	81 30       	cpi	r24, 0x01	; 1
     a22:	19 f4       	brne	.+6      	; 0xa2a <udi_cdc_data_enable+0x110>
     a24:	81 e0       	ldi	r24, 0x01	; 1
     a26:	80 93 ec 20 	sts	0x20EC, r24	; 0x8020ec <udi_cdc_data_running>
     a2a:	81 e0       	ldi	r24, 0x01	; 1
     a2c:	0f 90       	pop	r0
     a2e:	df 91       	pop	r29
     a30:	cf 91       	pop	r28
     a32:	08 95       	ret

00000a34 <udi_cdc_comm_disable>:
     a34:	cf 93       	push	r28
     a36:	df 93       	push	r29
     a38:	cd b7       	in	r28, 0x3d	; 61
     a3a:	de b7       	in	r29, 0x3e	; 62
     a3c:	80 91 ea 20 	lds	r24, 0x20EA	; 0x8020ea <udi_cdc_nb_comm_enabled>
     a40:	81 50       	subi	r24, 0x01	; 1
     a42:	80 93 ea 20 	sts	0x20EA, r24	; 0x8020ea <udi_cdc_nb_comm_enabled>
     a46:	df 91       	pop	r29
     a48:	cf 91       	pop	r28
     a4a:	08 95       	ret

00000a4c <udi_cdc_data_disable>:
     a4c:	cf 93       	push	r28
     a4e:	df 93       	push	r29
     a50:	1f 92       	push	r1
     a52:	cd b7       	in	r28, 0x3d	; 61
     a54:	de b7       	in	r29, 0x3e	; 62
     a56:	80 91 eb 20 	lds	r24, 0x20EB	; 0x8020eb <udi_cdc_nb_data_enabled>
     a5a:	81 50       	subi	r24, 0x01	; 1
     a5c:	80 93 eb 20 	sts	0x20EB, r24	; 0x8020eb <udi_cdc_nb_data_enabled>
     a60:	80 91 eb 20 	lds	r24, 0x20EB	; 0x8020eb <udi_cdc_nb_data_enabled>
     a64:	89 83       	std	Y+1, r24	; 0x01
     a66:	0e 94 ad 25 	call	0x4b5a	; 0x4b5a <my_callback_cdc_disable>
     a6a:	10 92 ec 20 	sts	0x20EC, r1	; 0x8020ec <udi_cdc_data_running>
     a6e:	0f 90       	pop	r0
     a70:	df 91       	pop	r29
     a72:	cf 91       	pop	r28
     a74:	08 95       	ret

00000a76 <udi_cdc_comm_setup>:
     a76:	cf 93       	push	r28
     a78:	df 93       	push	r29
     a7a:	1f 92       	push	r1
     a7c:	cd b7       	in	r28, 0x3d	; 61
     a7e:	de b7       	in	r29, 0x3e	; 62
     a80:	0e 94 d7 05 	call	0xbae	; 0xbae <udi_cdc_setup_to_port>
     a84:	89 83       	std	Y+1, r24	; 0x01
     a86:	80 91 6d 23 	lds	r24, 0x236D	; 0x80236d <udd_g_ctrlreq>
     a8a:	88 23       	and	r24, r24
     a8c:	84 f5       	brge	.+96     	; 0xaee <udi_cdc_comm_setup+0x78>
     a8e:	80 91 6d 23 	lds	r24, 0x236D	; 0x80236d <udd_g_ctrlreq>
     a92:	88 2f       	mov	r24, r24
     a94:	90 e0       	ldi	r25, 0x00	; 0
     a96:	80 76       	andi	r24, 0x60	; 96
     a98:	99 27       	eor	r25, r25
     a9a:	80 97       	sbiw	r24, 0x20	; 32
     a9c:	41 f5       	brne	.+80     	; 0xaee <udi_cdc_comm_setup+0x78>
     a9e:	80 91 6e 23 	lds	r24, 0x236E	; 0x80236e <udd_g_ctrlreq+0x1>
     aa2:	88 2f       	mov	r24, r24
     aa4:	90 e0       	ldi	r25, 0x00	; 0
     aa6:	81 97       	sbiw	r24, 0x21	; 33
     aa8:	11 f5       	brne	.+68     	; 0xaee <udi_cdc_comm_setup+0x78>
     aaa:	80 91 73 23 	lds	r24, 0x2373	; 0x802373 <udd_g_ctrlreq+0x6>
     aae:	90 91 74 23 	lds	r25, 0x2374	; 0x802374 <udd_g_ctrlreq+0x7>
     ab2:	07 97       	sbiw	r24, 0x07	; 7
     ab4:	11 f0       	breq	.+4      	; 0xaba <udi_cdc_comm_setup+0x44>
     ab6:	80 e0       	ldi	r24, 0x00	; 0
     ab8:	5b c0       	rjmp	.+182    	; 0xb70 <udi_cdc_comm_setup+0xfa>
     aba:	89 81       	ldd	r24, Y+1	; 0x01
     abc:	28 2f       	mov	r18, r24
     abe:	30 e0       	ldi	r19, 0x00	; 0
     ac0:	c9 01       	movw	r24, r18
     ac2:	88 0f       	add	r24, r24
     ac4:	99 1f       	adc	r25, r25
     ac6:	88 0f       	add	r24, r24
     ac8:	99 1f       	adc	r25, r25
     aca:	88 0f       	add	r24, r24
     acc:	99 1f       	adc	r25, r25
     ace:	82 1b       	sub	r24, r18
     ad0:	93 0b       	sbc	r25, r19
     ad2:	8a 52       	subi	r24, 0x2A	; 42
     ad4:	9f 4d       	sbci	r25, 0xDF	; 223
     ad6:	80 93 75 23 	sts	0x2375, r24	; 0x802375 <udd_g_ctrlreq+0x8>
     ada:	90 93 76 23 	sts	0x2376, r25	; 0x802376 <udd_g_ctrlreq+0x9>
     ade:	87 e0       	ldi	r24, 0x07	; 7
     ae0:	90 e0       	ldi	r25, 0x00	; 0
     ae2:	80 93 77 23 	sts	0x2377, r24	; 0x802377 <udd_g_ctrlreq+0xa>
     ae6:	90 93 78 23 	sts	0x2378, r25	; 0x802378 <udd_g_ctrlreq+0xb>
     aea:	81 e0       	ldi	r24, 0x01	; 1
     aec:	41 c0       	rjmp	.+130    	; 0xb70 <udi_cdc_comm_setup+0xfa>
     aee:	80 91 6d 23 	lds	r24, 0x236D	; 0x80236d <udd_g_ctrlreq>
     af2:	88 23       	and	r24, r24
     af4:	e4 f1       	brlt	.+120    	; 0xb6e <udi_cdc_comm_setup+0xf8>
     af6:	80 91 6d 23 	lds	r24, 0x236D	; 0x80236d <udd_g_ctrlreq>
     afa:	88 2f       	mov	r24, r24
     afc:	90 e0       	ldi	r25, 0x00	; 0
     afe:	80 76       	andi	r24, 0x60	; 96
     b00:	99 27       	eor	r25, r25
     b02:	80 97       	sbiw	r24, 0x20	; 32
     b04:	a1 f5       	brne	.+104    	; 0xb6e <udi_cdc_comm_setup+0xf8>
     b06:	80 91 6e 23 	lds	r24, 0x236E	; 0x80236e <udd_g_ctrlreq+0x1>
     b0a:	88 2f       	mov	r24, r24
     b0c:	90 e0       	ldi	r25, 0x00	; 0
     b0e:	80 32       	cpi	r24, 0x20	; 32
     b10:	91 05       	cpc	r25, r1
     b12:	19 f0       	breq	.+6      	; 0xb1a <udi_cdc_comm_setup+0xa4>
     b14:	82 97       	sbiw	r24, 0x22	; 34
     b16:	49 f1       	breq	.+82     	; 0xb6a <udi_cdc_comm_setup+0xf4>
     b18:	2a c0       	rjmp	.+84     	; 0xb6e <udi_cdc_comm_setup+0xf8>
     b1a:	80 91 73 23 	lds	r24, 0x2373	; 0x802373 <udd_g_ctrlreq+0x6>
     b1e:	90 91 74 23 	lds	r25, 0x2374	; 0x802374 <udd_g_ctrlreq+0x7>
     b22:	07 97       	sbiw	r24, 0x07	; 7
     b24:	11 f0       	breq	.+4      	; 0xb2a <udi_cdc_comm_setup+0xb4>
     b26:	80 e0       	ldi	r24, 0x00	; 0
     b28:	23 c0       	rjmp	.+70     	; 0xb70 <udi_cdc_comm_setup+0xfa>
     b2a:	8c ee       	ldi	r24, 0xEC	; 236
     b2c:	95 e0       	ldi	r25, 0x05	; 5
     b2e:	80 93 79 23 	sts	0x2379, r24	; 0x802379 <udd_g_ctrlreq+0xc>
     b32:	90 93 7a 23 	sts	0x237A, r25	; 0x80237a <udd_g_ctrlreq+0xd>
     b36:	89 81       	ldd	r24, Y+1	; 0x01
     b38:	28 2f       	mov	r18, r24
     b3a:	30 e0       	ldi	r19, 0x00	; 0
     b3c:	c9 01       	movw	r24, r18
     b3e:	88 0f       	add	r24, r24
     b40:	99 1f       	adc	r25, r25
     b42:	88 0f       	add	r24, r24
     b44:	99 1f       	adc	r25, r25
     b46:	88 0f       	add	r24, r24
     b48:	99 1f       	adc	r25, r25
     b4a:	82 1b       	sub	r24, r18
     b4c:	93 0b       	sbc	r25, r19
     b4e:	8a 52       	subi	r24, 0x2A	; 42
     b50:	9f 4d       	sbci	r25, 0xDF	; 223
     b52:	80 93 75 23 	sts	0x2375, r24	; 0x802375 <udd_g_ctrlreq+0x8>
     b56:	90 93 76 23 	sts	0x2376, r25	; 0x802376 <udd_g_ctrlreq+0x9>
     b5a:	87 e0       	ldi	r24, 0x07	; 7
     b5c:	90 e0       	ldi	r25, 0x00	; 0
     b5e:	80 93 77 23 	sts	0x2377, r24	; 0x802377 <udd_g_ctrlreq+0xa>
     b62:	90 93 78 23 	sts	0x2378, r25	; 0x802378 <udd_g_ctrlreq+0xb>
     b66:	81 e0       	ldi	r24, 0x01	; 1
     b68:	03 c0       	rjmp	.+6      	; 0xb70 <udi_cdc_comm_setup+0xfa>
     b6a:	81 e0       	ldi	r24, 0x01	; 1
     b6c:	01 c0       	rjmp	.+2      	; 0xb70 <udi_cdc_comm_setup+0xfa>
     b6e:	80 e0       	ldi	r24, 0x00	; 0
     b70:	0f 90       	pop	r0
     b72:	df 91       	pop	r29
     b74:	cf 91       	pop	r28
     b76:	08 95       	ret

00000b78 <udi_cdc_data_setup>:
     b78:	cf 93       	push	r28
     b7a:	df 93       	push	r29
     b7c:	cd b7       	in	r28, 0x3d	; 61
     b7e:	de b7       	in	r29, 0x3e	; 62
     b80:	80 e0       	ldi	r24, 0x00	; 0
     b82:	df 91       	pop	r29
     b84:	cf 91       	pop	r28
     b86:	08 95       	ret

00000b88 <udi_cdc_getsetting>:
     b88:	cf 93       	push	r28
     b8a:	df 93       	push	r29
     b8c:	cd b7       	in	r28, 0x3d	; 61
     b8e:	de b7       	in	r29, 0x3e	; 62
     b90:	80 e0       	ldi	r24, 0x00	; 0
     b92:	df 91       	pop	r29
     b94:	cf 91       	pop	r28
     b96:	08 95       	ret

00000b98 <udi_cdc_data_sof_notify>:
     b98:	cf 93       	push	r28
     b9a:	df 93       	push	r29
     b9c:	cd b7       	in	r28, 0x3d	; 61
     b9e:	de b7       	in	r29, 0x3e	; 62
     ba0:	80 91 ff 21 	lds	r24, 0x21FF	; 0x8021ff <port_notify.4613>
     ba4:	0e 94 46 07 	call	0xe8c	; 0xe8c <udi_cdc_tx_send>
     ba8:	df 91       	pop	r29
     baa:	cf 91       	pop	r28
     bac:	08 95       	ret

00000bae <udi_cdc_setup_to_port>:
     bae:	cf 93       	push	r28
     bb0:	df 93       	push	r29
     bb2:	1f 92       	push	r1
     bb4:	cd b7       	in	r28, 0x3d	; 61
     bb6:	de b7       	in	r29, 0x3e	; 62
     bb8:	80 91 71 23 	lds	r24, 0x2371	; 0x802371 <udd_g_ctrlreq+0x4>
     bbc:	90 91 72 23 	lds	r25, 0x2372	; 0x802372 <udd_g_ctrlreq+0x5>
     bc0:	99 27       	eor	r25, r25
     bc2:	89 2b       	or	r24, r25
     bc4:	11 f4       	brne	.+4      	; 0xbca <udi_cdc_setup_to_port+0x1c>
     bc6:	19 82       	std	Y+1, r1	; 0x01
     bc8:	02 c0       	rjmp	.+4      	; 0xbce <udi_cdc_setup_to_port+0x20>
     bca:	19 82       	std	Y+1, r1	; 0x01
     bcc:	00 00       	nop
     bce:	89 81       	ldd	r24, Y+1	; 0x01
     bd0:	0f 90       	pop	r0
     bd2:	df 91       	pop	r29
     bd4:	cf 91       	pop	r28
     bd6:	08 95       	ret

00000bd8 <udi_cdc_line_coding_received>:
     bd8:	cf 93       	push	r28
     bda:	df 93       	push	r29
     bdc:	1f 92       	push	r1
     bde:	cd b7       	in	r28, 0x3d	; 61
     be0:	de b7       	in	r29, 0x3e	; 62
     be2:	0e 94 d7 05 	call	0xbae	; 0xbae <udi_cdc_setup_to_port>
     be6:	89 83       	std	Y+1, r24	; 0x01
     be8:	0f 90       	pop	r0
     bea:	df 91       	pop	r29
     bec:	cf 91       	pop	r28
     bee:	08 95       	ret

00000bf0 <udi_cdc_rx_start>:
     bf0:	0f 93       	push	r16
     bf2:	1f 93       	push	r17
     bf4:	cf 93       	push	r28
     bf6:	df 93       	push	r29
     bf8:	00 d0       	rcall	.+0      	; 0xbfa <udi_cdc_rx_start+0xa>
     bfa:	1f 92       	push	r1
     bfc:	cd b7       	in	r28, 0x3d	; 61
     bfe:	de b7       	in	r29, 0x3e	; 62
     c00:	8c 83       	std	Y+4, r24	; 0x04
     c02:	1c 82       	std	Y+4, r1	; 0x04
     c04:	0e 94 8a 03 	call	0x714	; 0x714 <cpu_irq_save>
     c08:	8a 83       	std	Y+2, r24	; 0x02
     c0a:	8c 81       	ldd	r24, Y+4	; 0x04
     c0c:	88 2f       	mov	r24, r24
     c0e:	90 e0       	ldi	r25, 0x00	; 0
     c10:	8e 58       	subi	r24, 0x8E	; 142
     c12:	9e 4d       	sbci	r25, 0xDE	; 222
     c14:	fc 01       	movw	r30, r24
     c16:	80 81       	ld	r24, Z
     c18:	8b 83       	std	Y+3, r24	; 0x03
     c1a:	8c 81       	ldd	r24, Y+4	; 0x04
     c1c:	88 2f       	mov	r24, r24
     c1e:	90 e0       	ldi	r25, 0x00	; 0
     c20:	8b 58       	subi	r24, 0x8B	; 139
     c22:	9e 4d       	sbci	r25, 0xDE	; 222
     c24:	fc 01       	movw	r30, r24
     c26:	80 81       	ld	r24, Z
     c28:	88 23       	and	r24, r24
     c2a:	f1 f4       	brne	.+60     	; 0xc68 <udi_cdc_rx_start+0x78>
     c2c:	8c 81       	ldd	r24, Y+4	; 0x04
     c2e:	88 2f       	mov	r24, r24
     c30:	90 e0       	ldi	r25, 0x00	; 0
     c32:	88 0f       	add	r24, r24
     c34:	99 1f       	adc	r25, r25
     c36:	8d 58       	subi	r24, 0x8D	; 141
     c38:	9e 4d       	sbci	r25, 0xDE	; 222
     c3a:	fc 01       	movw	r30, r24
     c3c:	20 81       	ld	r18, Z
     c3e:	31 81       	ldd	r19, Z+1	; 0x01
     c40:	8c 81       	ldd	r24, Y+4	; 0x04
     c42:	48 2f       	mov	r20, r24
     c44:	50 e0       	ldi	r21, 0x00	; 0
     c46:	8b 81       	ldd	r24, Y+3	; 0x03
     c48:	88 2f       	mov	r24, r24
     c4a:	90 e0       	ldi	r25, 0x00	; 0
     c4c:	44 0f       	add	r20, r20
     c4e:	55 1f       	adc	r21, r21
     c50:	84 0f       	add	r24, r20
     c52:	95 1f       	adc	r25, r21
     c54:	88 0f       	add	r24, r24
     c56:	99 1f       	adc	r25, r25
     c58:	82 59       	subi	r24, 0x92	; 146
     c5a:	9e 4d       	sbci	r25, 0xDE	; 222
     c5c:	fc 01       	movw	r30, r24
     c5e:	80 81       	ld	r24, Z
     c60:	91 81       	ldd	r25, Z+1	; 0x01
     c62:	28 17       	cp	r18, r24
     c64:	39 07       	cpc	r19, r25
     c66:	28 f4       	brcc	.+10     	; 0xc72 <udi_cdc_rx_start+0x82>
     c68:	8a 81       	ldd	r24, Y+2	; 0x02
     c6a:	0e 94 9a 03 	call	0x734	; 0x734 <cpu_irq_restore>
     c6e:	80 e0       	ldi	r24, 0x00	; 0
     c70:	4d c0       	rjmp	.+154    	; 0xd0c <udi_cdc_rx_start+0x11c>
     c72:	8c 81       	ldd	r24, Y+4	; 0x04
     c74:	88 2f       	mov	r24, r24
     c76:	90 e0       	ldi	r25, 0x00	; 0
     c78:	88 0f       	add	r24, r24
     c7a:	99 1f       	adc	r25, r25
     c7c:	8d 58       	subi	r24, 0x8D	; 141
     c7e:	9e 4d       	sbci	r25, 0xDE	; 222
     c80:	fc 01       	movw	r30, r24
     c82:	10 82       	st	Z, r1
     c84:	11 82       	std	Z+1, r1	; 0x01
     c86:	8c 81       	ldd	r24, Y+4	; 0x04
     c88:	88 2f       	mov	r24, r24
     c8a:	90 e0       	ldi	r25, 0x00	; 0
     c8c:	21 e0       	ldi	r18, 0x01	; 1
     c8e:	3b 81       	ldd	r19, Y+3	; 0x03
     c90:	33 23       	and	r19, r19
     c92:	09 f0       	breq	.+2      	; 0xc96 <udi_cdc_rx_start+0xa6>
     c94:	20 e0       	ldi	r18, 0x00	; 0
     c96:	8e 58       	subi	r24, 0x8E	; 142
     c98:	9e 4d       	sbci	r25, 0xDE	; 222
     c9a:	fc 01       	movw	r30, r24
     c9c:	20 83       	st	Z, r18
     c9e:	8c 81       	ldd	r24, Y+4	; 0x04
     ca0:	88 2f       	mov	r24, r24
     ca2:	90 e0       	ldi	r25, 0x00	; 0
     ca4:	8b 58       	subi	r24, 0x8B	; 139
     ca6:	9e 4d       	sbci	r25, 0xDE	; 222
     ca8:	21 e0       	ldi	r18, 0x01	; 1
     caa:	fc 01       	movw	r30, r24
     cac:	20 83       	st	Z, r18
     cae:	8a 81       	ldd	r24, Y+2	; 0x02
     cb0:	0e 94 9a 03 	call	0x734	; 0x734 <cpu_irq_restore>
     cb4:	8c 81       	ldd	r24, Y+4	; 0x04
     cb6:	0e 94 b8 08 	call	0x1170	; 0x1170 <udi_cdc_multi_is_rx_ready>
     cba:	8c 81       	ldd	r24, Y+4	; 0x04
     cbc:	88 2f       	mov	r24, r24
     cbe:	90 e0       	ldi	r25, 0x00	; 0
     cc0:	89 2b       	or	r24, r25
     cc2:	19 f4       	brne	.+6      	; 0xcca <udi_cdc_rx_start+0xda>
     cc4:	82 e0       	ldi	r24, 0x02	; 2
     cc6:	89 83       	std	Y+1, r24	; 0x01
     cc8:	03 c0       	rjmp	.+6      	; 0xcd0 <udi_cdc_rx_start+0xe0>
     cca:	82 e0       	ldi	r24, 0x02	; 2
     ccc:	89 83       	std	Y+1, r24	; 0x01
     cce:	00 00       	nop
     cd0:	8c 81       	ldd	r24, Y+4	; 0x04
     cd2:	28 2f       	mov	r18, r24
     cd4:	30 e0       	ldi	r19, 0x00	; 0
     cd6:	8b 81       	ldd	r24, Y+3	; 0x03
     cd8:	88 2f       	mov	r24, r24
     cda:	90 e0       	ldi	r25, 0x00	; 0
     cdc:	22 0f       	add	r18, r18
     cde:	33 1f       	adc	r19, r19
     ce0:	82 0f       	add	r24, r18
     ce2:	93 1f       	adc	r25, r19
     ce4:	00 24       	eor	r0, r0
     ce6:	96 95       	lsr	r25
     ce8:	87 95       	ror	r24
     cea:	07 94       	ror	r0
     cec:	96 95       	lsr	r25
     cee:	87 95       	ror	r24
     cf0:	07 94       	ror	r0
     cf2:	98 2f       	mov	r25, r24
     cf4:	80 2d       	mov	r24, r0
     cf6:	82 51       	subi	r24, 0x12	; 18
     cf8:	9f 4d       	sbci	r25, 0xDF	; 223
     cfa:	0e e8       	ldi	r16, 0x8E	; 142
     cfc:	16 e0       	ldi	r17, 0x06	; 6
     cfe:	20 e4       	ldi	r18, 0x40	; 64
     d00:	30 e0       	ldi	r19, 0x00	; 0
     d02:	ac 01       	movw	r20, r24
     d04:	61 e0       	ldi	r22, 0x01	; 1
     d06:	89 81       	ldd	r24, Y+1	; 0x01
     d08:	0e 94 36 15 	call	0x2a6c	; 0x2a6c <udd_ep_run>
     d0c:	24 96       	adiw	r28, 0x04	; 4
     d0e:	cd bf       	out	0x3d, r28	; 61
     d10:	de bf       	out	0x3e, r29	; 62
     d12:	df 91       	pop	r29
     d14:	cf 91       	pop	r28
     d16:	1f 91       	pop	r17
     d18:	0f 91       	pop	r16
     d1a:	08 95       	ret

00000d1c <udi_cdc_data_received>:
     d1c:	0f 93       	push	r16
     d1e:	1f 93       	push	r17
     d20:	cf 93       	push	r28
     d22:	df 93       	push	r29
     d24:	00 d0       	rcall	.+0      	; 0xd26 <udi_cdc_data_received+0xa>
     d26:	00 d0       	rcall	.+0      	; 0xd28 <udi_cdc_data_received+0xc>
     d28:	cd b7       	in	r28, 0x3d	; 61
     d2a:	de b7       	in	r29, 0x3e	; 62
     d2c:	8b 83       	std	Y+3, r24	; 0x03
     d2e:	6c 83       	std	Y+4, r22	; 0x04
     d30:	7d 83       	std	Y+5, r23	; 0x05
     d32:	4e 83       	std	Y+6, r20	; 0x06
     d34:	8e 81       	ldd	r24, Y+6	; 0x06
     d36:	88 2f       	mov	r24, r24
     d38:	90 e0       	ldi	r25, 0x00	; 0
     d3a:	02 97       	sbiw	r24, 0x02	; 2
     d3c:	11 f4       	brne	.+4      	; 0xd42 <udi_cdc_data_received+0x26>
     d3e:	19 82       	std	Y+1, r1	; 0x01
     d40:	02 c0       	rjmp	.+4      	; 0xd46 <udi_cdc_data_received+0x2a>
     d42:	19 82       	std	Y+1, r1	; 0x01
     d44:	00 00       	nop
     d46:	8b 81       	ldd	r24, Y+3	; 0x03
     d48:	88 23       	and	r24, r24
     d4a:	09 f0       	breq	.+2      	; 0xd4e <udi_cdc_data_received+0x32>
     d4c:	4c c0       	rjmp	.+152    	; 0xde6 <udi_cdc_data_received+0xca>
     d4e:	89 81       	ldd	r24, Y+1	; 0x01
     d50:	88 2f       	mov	r24, r24
     d52:	90 e0       	ldi	r25, 0x00	; 0
     d54:	8e 58       	subi	r24, 0x8E	; 142
     d56:	9e 4d       	sbci	r25, 0xDE	; 222
     d58:	fc 01       	movw	r30, r24
     d5a:	90 81       	ld	r25, Z
     d5c:	81 e0       	ldi	r24, 0x01	; 1
     d5e:	99 23       	and	r25, r25
     d60:	09 f0       	breq	.+2      	; 0xd64 <udi_cdc_data_received+0x48>
     d62:	80 e0       	ldi	r24, 0x00	; 0
     d64:	8a 83       	std	Y+2, r24	; 0x02
     d66:	8c 81       	ldd	r24, Y+4	; 0x04
     d68:	9d 81       	ldd	r25, Y+5	; 0x05
     d6a:	89 2b       	or	r24, r25
     d6c:	f9 f4       	brne	.+62     	; 0xdac <udi_cdc_data_received+0x90>
     d6e:	89 81       	ldd	r24, Y+1	; 0x01
     d70:	28 2f       	mov	r18, r24
     d72:	30 e0       	ldi	r19, 0x00	; 0
     d74:	8a 81       	ldd	r24, Y+2	; 0x02
     d76:	88 2f       	mov	r24, r24
     d78:	90 e0       	ldi	r25, 0x00	; 0
     d7a:	22 0f       	add	r18, r18
     d7c:	33 1f       	adc	r19, r19
     d7e:	82 0f       	add	r24, r18
     d80:	93 1f       	adc	r25, r19
     d82:	00 24       	eor	r0, r0
     d84:	96 95       	lsr	r25
     d86:	87 95       	ror	r24
     d88:	07 94       	ror	r0
     d8a:	96 95       	lsr	r25
     d8c:	87 95       	ror	r24
     d8e:	07 94       	ror	r0
     d90:	98 2f       	mov	r25, r24
     d92:	80 2d       	mov	r24, r0
     d94:	82 51       	subi	r24, 0x12	; 18
     d96:	9f 4d       	sbci	r25, 0xDF	; 223
     d98:	0e e8       	ldi	r16, 0x8E	; 142
     d9a:	16 e0       	ldi	r17, 0x06	; 6
     d9c:	20 e4       	ldi	r18, 0x40	; 64
     d9e:	30 e0       	ldi	r19, 0x00	; 0
     da0:	ac 01       	movw	r20, r24
     da2:	61 e0       	ldi	r22, 0x01	; 1
     da4:	8e 81       	ldd	r24, Y+6	; 0x06
     da6:	0e 94 36 15 	call	0x2a6c	; 0x2a6c <udd_ep_run>
     daa:	1d c0       	rjmp	.+58     	; 0xde6 <udi_cdc_data_received+0xca>
     dac:	89 81       	ldd	r24, Y+1	; 0x01
     dae:	28 2f       	mov	r18, r24
     db0:	30 e0       	ldi	r19, 0x00	; 0
     db2:	8a 81       	ldd	r24, Y+2	; 0x02
     db4:	88 2f       	mov	r24, r24
     db6:	90 e0       	ldi	r25, 0x00	; 0
     db8:	22 0f       	add	r18, r18
     dba:	33 1f       	adc	r19, r19
     dbc:	82 0f       	add	r24, r18
     dbe:	93 1f       	adc	r25, r19
     dc0:	88 0f       	add	r24, r24
     dc2:	99 1f       	adc	r25, r25
     dc4:	82 59       	subi	r24, 0x92	; 146
     dc6:	9e 4d       	sbci	r25, 0xDE	; 222
     dc8:	2c 81       	ldd	r18, Y+4	; 0x04
     dca:	3d 81       	ldd	r19, Y+5	; 0x05
     dcc:	fc 01       	movw	r30, r24
     dce:	20 83       	st	Z, r18
     dd0:	31 83       	std	Z+1, r19	; 0x01
     dd2:	89 81       	ldd	r24, Y+1	; 0x01
     dd4:	88 2f       	mov	r24, r24
     dd6:	90 e0       	ldi	r25, 0x00	; 0
     dd8:	8b 58       	subi	r24, 0x8B	; 139
     dda:	9e 4d       	sbci	r25, 0xDE	; 222
     ddc:	fc 01       	movw	r30, r24
     dde:	10 82       	st	Z, r1
     de0:	89 81       	ldd	r24, Y+1	; 0x01
     de2:	0e 94 f8 05 	call	0xbf0	; 0xbf0 <udi_cdc_rx_start>
     de6:	26 96       	adiw	r28, 0x06	; 6
     de8:	cd bf       	out	0x3d, r28	; 61
     dea:	de bf       	out	0x3e, r29	; 62
     dec:	df 91       	pop	r29
     dee:	cf 91       	pop	r28
     df0:	1f 91       	pop	r17
     df2:	0f 91       	pop	r16
     df4:	08 95       	ret

00000df6 <udi_cdc_data_sent>:
     df6:	cf 93       	push	r28
     df8:	df 93       	push	r29
     dfa:	cd b7       	in	r28, 0x3d	; 61
     dfc:	de b7       	in	r29, 0x3e	; 62
     dfe:	25 97       	sbiw	r28, 0x05	; 5
     e00:	cd bf       	out	0x3d, r28	; 61
     e02:	de bf       	out	0x3e, r29	; 62
     e04:	8a 83       	std	Y+2, r24	; 0x02
     e06:	6b 83       	std	Y+3, r22	; 0x03
     e08:	7c 83       	std	Y+4, r23	; 0x04
     e0a:	4d 83       	std	Y+5, r20	; 0x05
     e0c:	8d 81       	ldd	r24, Y+5	; 0x05
     e0e:	88 2f       	mov	r24, r24
     e10:	90 e0       	ldi	r25, 0x00	; 0
     e12:	81 38       	cpi	r24, 0x81	; 129
     e14:	91 05       	cpc	r25, r1
     e16:	11 f4       	brne	.+4      	; 0xe1c <udi_cdc_data_sent+0x26>
     e18:	19 82       	std	Y+1, r1	; 0x01
     e1a:	02 c0       	rjmp	.+4      	; 0xe20 <udi_cdc_data_sent+0x2a>
     e1c:	19 82       	std	Y+1, r1	; 0x01
     e1e:	00 00       	nop
     e20:	8a 81       	ldd	r24, Y+2	; 0x02
     e22:	88 23       	and	r24, r24
     e24:	09 f0       	breq	.+2      	; 0xe28 <udi_cdc_data_sent+0x32>
     e26:	2c c0       	rjmp	.+88     	; 0xe80 <udi_cdc_data_sent+0x8a>
     e28:	89 81       	ldd	r24, Y+1	; 0x01
     e2a:	28 2f       	mov	r18, r24
     e2c:	30 e0       	ldi	r19, 0x00	; 0
     e2e:	89 81       	ldd	r24, Y+1	; 0x01
     e30:	88 2f       	mov	r24, r24
     e32:	90 e0       	ldi	r25, 0x00	; 0
     e34:	86 50       	subi	r24, 0x06	; 6
     e36:	9e 4d       	sbci	r25, 0xDE	; 222
     e38:	fc 01       	movw	r30, r24
     e3a:	90 81       	ld	r25, Z
     e3c:	81 e0       	ldi	r24, 0x01	; 1
     e3e:	99 23       	and	r25, r25
     e40:	09 f0       	breq	.+2      	; 0xe44 <udi_cdc_data_sent+0x4e>
     e42:	80 e0       	ldi	r24, 0x00	; 0
     e44:	88 2f       	mov	r24, r24
     e46:	90 e0       	ldi	r25, 0x00	; 0
     e48:	22 0f       	add	r18, r18
     e4a:	33 1f       	adc	r19, r19
     e4c:	82 0f       	add	r24, r18
     e4e:	93 1f       	adc	r25, r19
     e50:	88 0f       	add	r24, r24
     e52:	99 1f       	adc	r25, r25
     e54:	8a 50       	subi	r24, 0x0A	; 10
     e56:	9e 4d       	sbci	r25, 0xDE	; 222
     e58:	fc 01       	movw	r30, r24
     e5a:	10 82       	st	Z, r1
     e5c:	11 82       	std	Z+1, r1	; 0x01
     e5e:	89 81       	ldd	r24, Y+1	; 0x01
     e60:	88 2f       	mov	r24, r24
     e62:	90 e0       	ldi	r25, 0x00	; 0
     e64:	82 50       	subi	r24, 0x02	; 2
     e66:	9e 4d       	sbci	r25, 0xDE	; 222
     e68:	fc 01       	movw	r30, r24
     e6a:	10 82       	st	Z, r1
     e6c:	89 81       	ldd	r24, Y+1	; 0x01
     e6e:	88 2f       	mov	r24, r24
     e70:	90 e0       	ldi	r25, 0x00	; 0
     e72:	83 50       	subi	r24, 0x03	; 3
     e74:	9e 4d       	sbci	r25, 0xDE	; 222
     e76:	fc 01       	movw	r30, r24
     e78:	10 82       	st	Z, r1
     e7a:	89 81       	ldd	r24, Y+1	; 0x01
     e7c:	0e 94 46 07 	call	0xe8c	; 0xe8c <udi_cdc_tx_send>
     e80:	25 96       	adiw	r28, 0x05	; 5
     e82:	cd bf       	out	0x3d, r28	; 61
     e84:	de bf       	out	0x3e, r29	; 62
     e86:	df 91       	pop	r29
     e88:	cf 91       	pop	r28
     e8a:	08 95       	ret

00000e8c <udi_cdc_tx_send>:
     e8c:	0f 93       	push	r16
     e8e:	1f 93       	push	r17
     e90:	cf 93       	push	r28
     e92:	df 93       	push	r29
     e94:	cd b7       	in	r28, 0x3d	; 61
     e96:	de b7       	in	r29, 0x3e	; 62
     e98:	25 97       	sbiw	r28, 0x05	; 5
     e9a:	cd bf       	out	0x3d, r28	; 61
     e9c:	de bf       	out	0x3e, r29	; 62
     e9e:	8d 83       	std	Y+5, r24	; 0x05
     ea0:	1d 82       	std	Y+5, r1	; 0x05
     ea2:	8d 81       	ldd	r24, Y+5	; 0x05
     ea4:	88 2f       	mov	r24, r24
     ea6:	90 e0       	ldi	r25, 0x00	; 0
     ea8:	83 50       	subi	r24, 0x03	; 3
     eaa:	9e 4d       	sbci	r25, 0xDE	; 222
     eac:	fc 01       	movw	r30, r24
     eae:	80 81       	ld	r24, Z
     eb0:	88 23       	and	r24, r24
     eb2:	09 f0       	breq	.+2      	; 0xeb6 <udi_cdc_tx_send+0x2a>
     eb4:	14 c1       	rjmp	.+552    	; 0x10de <udi_cdc_tx_send+0x252>
     eb6:	0e 94 fa 13 	call	0x27f4	; 0x27f4 <udd_is_high_speed>
     eba:	88 23       	and	r24, r24
     ebc:	81 f0       	breq	.+32     	; 0xede <udi_cdc_tx_send+0x52>
     ebe:	8d 81       	ldd	r24, Y+5	; 0x05
     ec0:	88 2f       	mov	r24, r24
     ec2:	90 e0       	ldi	r25, 0x00	; 0
     ec4:	88 0f       	add	r24, r24
     ec6:	99 1f       	adc	r25, r25
     ec8:	85 50       	subi	r24, 0x05	; 5
     eca:	9e 4d       	sbci	r25, 0xDE	; 222
     ecc:	fc 01       	movw	r30, r24
     ece:	00 81       	ld	r16, Z
     ed0:	11 81       	ldd	r17, Z+1	; 0x01
     ed2:	0e 94 27 14 	call	0x284e	; 0x284e <udd_get_micro_frame_number>
     ed6:	08 17       	cp	r16, r24
     ed8:	19 07       	cpc	r17, r25
     eda:	89 f4       	brne	.+34     	; 0xefe <udi_cdc_tx_send+0x72>
     edc:	00 c1       	rjmp	.+512    	; 0x10de <udi_cdc_tx_send+0x252>
     ede:	8d 81       	ldd	r24, Y+5	; 0x05
     ee0:	88 2f       	mov	r24, r24
     ee2:	90 e0       	ldi	r25, 0x00	; 0
     ee4:	88 0f       	add	r24, r24
     ee6:	99 1f       	adc	r25, r25
     ee8:	85 50       	subi	r24, 0x05	; 5
     eea:	9e 4d       	sbci	r25, 0xDE	; 222
     eec:	fc 01       	movw	r30, r24
     eee:	00 81       	ld	r16, Z
     ef0:	11 81       	ldd	r17, Z+1	; 0x01
     ef2:	0e 94 1c 14 	call	0x2838	; 0x2838 <udd_get_frame_number>
     ef6:	08 17       	cp	r16, r24
     ef8:	19 07       	cpc	r17, r25
     efa:	09 f4       	brne	.+2      	; 0xefe <udi_cdc_tx_send+0x72>
     efc:	f0 c0       	rjmp	.+480    	; 0x10de <udi_cdc_tx_send+0x252>
     efe:	0e 94 8a 03 	call	0x714	; 0x714 <cpu_irq_save>
     f02:	8b 83       	std	Y+3, r24	; 0x03
     f04:	8d 81       	ldd	r24, Y+5	; 0x05
     f06:	88 2f       	mov	r24, r24
     f08:	90 e0       	ldi	r25, 0x00	; 0
     f0a:	86 50       	subi	r24, 0x06	; 6
     f0c:	9e 4d       	sbci	r25, 0xDE	; 222
     f0e:	fc 01       	movw	r30, r24
     f10:	80 81       	ld	r24, Z
     f12:	89 83       	std	Y+1, r24	; 0x01
     f14:	8d 81       	ldd	r24, Y+5	; 0x05
     f16:	28 2f       	mov	r18, r24
     f18:	30 e0       	ldi	r19, 0x00	; 0
     f1a:	89 81       	ldd	r24, Y+1	; 0x01
     f1c:	88 2f       	mov	r24, r24
     f1e:	90 e0       	ldi	r25, 0x00	; 0
     f20:	22 0f       	add	r18, r18
     f22:	33 1f       	adc	r19, r19
     f24:	82 0f       	add	r24, r18
     f26:	93 1f       	adc	r25, r19
     f28:	88 0f       	add	r24, r24
     f2a:	99 1f       	adc	r25, r25
     f2c:	8a 50       	subi	r24, 0x0A	; 10
     f2e:	9e 4d       	sbci	r25, 0xDE	; 222
     f30:	fc 01       	movw	r30, r24
     f32:	80 81       	ld	r24, Z
     f34:	91 81       	ldd	r25, Z+1	; 0x01
     f36:	89 2b       	or	r24, r25
     f38:	31 f5       	brne	.+76     	; 0xf86 <udi_cdc_tx_send+0xfa>
     f3a:	80 91 00 22 	lds	r24, 0x2200	; 0x802200 <sof_zlp_counter.4683>
     f3e:	90 91 01 22 	lds	r25, 0x2201	; 0x802201 <sof_zlp_counter.4683+0x1>
     f42:	01 96       	adiw	r24, 0x01	; 1
     f44:	80 93 00 22 	sts	0x2200, r24	; 0x802200 <sof_zlp_counter.4683>
     f48:	90 93 01 22 	sts	0x2201, r25	; 0x802201 <sof_zlp_counter.4683+0x1>
     f4c:	0e 94 fa 13 	call	0x27f4	; 0x27f4 <udd_is_high_speed>
     f50:	98 2f       	mov	r25, r24
     f52:	81 e0       	ldi	r24, 0x01	; 1
     f54:	89 27       	eor	r24, r25
     f56:	88 23       	and	r24, r24
     f58:	39 f0       	breq	.+14     	; 0xf68 <udi_cdc_tx_send+0xdc>
     f5a:	80 91 00 22 	lds	r24, 0x2200	; 0x802200 <sof_zlp_counter.4683>
     f5e:	90 91 01 22 	lds	r25, 0x2201	; 0x802201 <sof_zlp_counter.4683+0x1>
     f62:	84 36       	cpi	r24, 0x64	; 100
     f64:	91 05       	cpc	r25, r1
     f66:	58 f0       	brcs	.+22     	; 0xf7e <udi_cdc_tx_send+0xf2>
     f68:	0e 94 fa 13 	call	0x27f4	; 0x27f4 <udd_is_high_speed>
     f6c:	88 23       	and	r24, r24
     f6e:	59 f0       	breq	.+22     	; 0xf86 <udi_cdc_tx_send+0xfa>
     f70:	80 91 00 22 	lds	r24, 0x2200	; 0x802200 <sof_zlp_counter.4683>
     f74:	90 91 01 22 	lds	r25, 0x2201	; 0x802201 <sof_zlp_counter.4683+0x1>
     f78:	80 32       	cpi	r24, 0x20	; 32
     f7a:	93 40       	sbci	r25, 0x03	; 3
     f7c:	20 f4       	brcc	.+8      	; 0xf86 <udi_cdc_tx_send+0xfa>
     f7e:	8b 81       	ldd	r24, Y+3	; 0x03
     f80:	0e 94 9a 03 	call	0x734	; 0x734 <cpu_irq_restore>
     f84:	ac c0       	rjmp	.+344    	; 0x10de <udi_cdc_tx_send+0x252>
     f86:	10 92 00 22 	sts	0x2200, r1	; 0x802200 <sof_zlp_counter.4683>
     f8a:	10 92 01 22 	sts	0x2201, r1	; 0x802201 <sof_zlp_counter.4683+0x1>
     f8e:	8d 81       	ldd	r24, Y+5	; 0x05
     f90:	88 2f       	mov	r24, r24
     f92:	90 e0       	ldi	r25, 0x00	; 0
     f94:	82 50       	subi	r24, 0x02	; 2
     f96:	9e 4d       	sbci	r25, 0xDE	; 222
     f98:	fc 01       	movw	r30, r24
     f9a:	90 81       	ld	r25, Z
     f9c:	81 e0       	ldi	r24, 0x01	; 1
     f9e:	89 27       	eor	r24, r25
     fa0:	88 23       	and	r24, r24
     fa2:	69 f0       	breq	.+26     	; 0xfbe <udi_cdc_tx_send+0x132>
     fa4:	8d 81       	ldd	r24, Y+5	; 0x05
     fa6:	88 2f       	mov	r24, r24
     fa8:	90 e0       	ldi	r25, 0x00	; 0
     faa:	21 e0       	ldi	r18, 0x01	; 1
     fac:	39 81       	ldd	r19, Y+1	; 0x01
     fae:	33 23       	and	r19, r19
     fb0:	09 f0       	breq	.+2      	; 0xfb4 <udi_cdc_tx_send+0x128>
     fb2:	20 e0       	ldi	r18, 0x00	; 0
     fb4:	86 50       	subi	r24, 0x06	; 6
     fb6:	9e 4d       	sbci	r25, 0xDE	; 222
     fb8:	fc 01       	movw	r30, r24
     fba:	20 83       	st	Z, r18
     fbc:	06 c0       	rjmp	.+12     	; 0xfca <udi_cdc_tx_send+0x13e>
     fbe:	81 e0       	ldi	r24, 0x01	; 1
     fc0:	99 81       	ldd	r25, Y+1	; 0x01
     fc2:	99 23       	and	r25, r25
     fc4:	09 f0       	breq	.+2      	; 0xfc8 <udi_cdc_tx_send+0x13c>
     fc6:	80 e0       	ldi	r24, 0x00	; 0
     fc8:	89 83       	std	Y+1, r24	; 0x01
     fca:	8d 81       	ldd	r24, Y+5	; 0x05
     fcc:	88 2f       	mov	r24, r24
     fce:	90 e0       	ldi	r25, 0x00	; 0
     fd0:	83 50       	subi	r24, 0x03	; 3
     fd2:	9e 4d       	sbci	r25, 0xDE	; 222
     fd4:	21 e0       	ldi	r18, 0x01	; 1
     fd6:	fc 01       	movw	r30, r24
     fd8:	20 83       	st	Z, r18
     fda:	8b 81       	ldd	r24, Y+3	; 0x03
     fdc:	0e 94 9a 03 	call	0x734	; 0x734 <cpu_irq_restore>
     fe0:	8d 81       	ldd	r24, Y+5	; 0x05
     fe2:	28 2f       	mov	r18, r24
     fe4:	30 e0       	ldi	r19, 0x00	; 0
     fe6:	89 81       	ldd	r24, Y+1	; 0x01
     fe8:	88 2f       	mov	r24, r24
     fea:	90 e0       	ldi	r25, 0x00	; 0
     fec:	22 0f       	add	r18, r18
     fee:	33 1f       	adc	r19, r19
     ff0:	82 0f       	add	r24, r18
     ff2:	93 1f       	adc	r25, r19
     ff4:	88 0f       	add	r24, r24
     ff6:	99 1f       	adc	r25, r25
     ff8:	8a 50       	subi	r24, 0x0A	; 10
     ffa:	9e 4d       	sbci	r25, 0xDE	; 222
     ffc:	fc 01       	movw	r30, r24
     ffe:	80 81       	ld	r24, Z
    1000:	91 81       	ldd	r25, Z+1	; 0x01
    1002:	21 e0       	ldi	r18, 0x01	; 1
    1004:	80 34       	cpi	r24, 0x40	; 64
    1006:	91 05       	cpc	r25, r1
    1008:	09 f4       	brne	.+2      	; 0x100c <udi_cdc_tx_send+0x180>
    100a:	20 e0       	ldi	r18, 0x00	; 0
    100c:	2c 83       	std	Y+4, r18	; 0x04
    100e:	8c 81       	ldd	r24, Y+4	; 0x04
    1010:	88 23       	and	r24, r24
    1012:	11 f1       	breq	.+68     	; 0x1058 <udi_cdc_tx_send+0x1cc>
    1014:	0e 94 fa 13 	call	0x27f4	; 0x27f4 <udd_is_high_speed>
    1018:	88 23       	and	r24, r24
    101a:	79 f0       	breq	.+30     	; 0x103a <udi_cdc_tx_send+0x1ae>
    101c:	8d 81       	ldd	r24, Y+5	; 0x05
    101e:	08 2f       	mov	r16, r24
    1020:	10 e0       	ldi	r17, 0x00	; 0
    1022:	0e 94 27 14 	call	0x284e	; 0x284e <udd_get_micro_frame_number>
    1026:	9c 01       	movw	r18, r24
    1028:	c8 01       	movw	r24, r16
    102a:	88 0f       	add	r24, r24
    102c:	99 1f       	adc	r25, r25
    102e:	85 50       	subi	r24, 0x05	; 5
    1030:	9e 4d       	sbci	r25, 0xDE	; 222
    1032:	fc 01       	movw	r30, r24
    1034:	20 83       	st	Z, r18
    1036:	31 83       	std	Z+1, r19	; 0x01
    1038:	19 c0       	rjmp	.+50     	; 0x106c <udi_cdc_tx_send+0x1e0>
    103a:	8d 81       	ldd	r24, Y+5	; 0x05
    103c:	08 2f       	mov	r16, r24
    103e:	10 e0       	ldi	r17, 0x00	; 0
    1040:	0e 94 1c 14 	call	0x2838	; 0x2838 <udd_get_frame_number>
    1044:	9c 01       	movw	r18, r24
    1046:	c8 01       	movw	r24, r16
    1048:	88 0f       	add	r24, r24
    104a:	99 1f       	adc	r25, r25
    104c:	85 50       	subi	r24, 0x05	; 5
    104e:	9e 4d       	sbci	r25, 0xDE	; 222
    1050:	fc 01       	movw	r30, r24
    1052:	20 83       	st	Z, r18
    1054:	31 83       	std	Z+1, r19	; 0x01
    1056:	0a c0       	rjmp	.+20     	; 0x106c <udi_cdc_tx_send+0x1e0>
    1058:	8d 81       	ldd	r24, Y+5	; 0x05
    105a:	88 2f       	mov	r24, r24
    105c:	90 e0       	ldi	r25, 0x00	; 0
    105e:	88 0f       	add	r24, r24
    1060:	99 1f       	adc	r25, r25
    1062:	85 50       	subi	r24, 0x05	; 5
    1064:	9e 4d       	sbci	r25, 0xDE	; 222
    1066:	fc 01       	movw	r30, r24
    1068:	10 82       	st	Z, r1
    106a:	11 82       	std	Z+1, r1	; 0x01
    106c:	8d 81       	ldd	r24, Y+5	; 0x05
    106e:	88 2f       	mov	r24, r24
    1070:	90 e0       	ldi	r25, 0x00	; 0
    1072:	89 2b       	or	r24, r25
    1074:	19 f4       	brne	.+6      	; 0x107c <udi_cdc_tx_send+0x1f0>
    1076:	81 e8       	ldi	r24, 0x81	; 129
    1078:	8a 83       	std	Y+2, r24	; 0x02
    107a:	03 c0       	rjmp	.+6      	; 0x1082 <udi_cdc_tx_send+0x1f6>
    107c:	81 e8       	ldi	r24, 0x81	; 129
    107e:	8a 83       	std	Y+2, r24	; 0x02
    1080:	00 00       	nop
    1082:	8d 81       	ldd	r24, Y+5	; 0x05
    1084:	28 2f       	mov	r18, r24
    1086:	30 e0       	ldi	r19, 0x00	; 0
    1088:	89 81       	ldd	r24, Y+1	; 0x01
    108a:	88 2f       	mov	r24, r24
    108c:	90 e0       	ldi	r25, 0x00	; 0
    108e:	22 0f       	add	r18, r18
    1090:	33 1f       	adc	r19, r19
    1092:	82 0f       	add	r24, r18
    1094:	93 1f       	adc	r25, r19
    1096:	88 0f       	add	r24, r24
    1098:	99 1f       	adc	r25, r25
    109a:	8a 50       	subi	r24, 0x0A	; 10
    109c:	9e 4d       	sbci	r25, 0xDE	; 222
    109e:	fc 01       	movw	r30, r24
    10a0:	40 81       	ld	r20, Z
    10a2:	51 81       	ldd	r21, Z+1	; 0x01
    10a4:	8d 81       	ldd	r24, Y+5	; 0x05
    10a6:	28 2f       	mov	r18, r24
    10a8:	30 e0       	ldi	r19, 0x00	; 0
    10aa:	89 81       	ldd	r24, Y+1	; 0x01
    10ac:	88 2f       	mov	r24, r24
    10ae:	90 e0       	ldi	r25, 0x00	; 0
    10b0:	22 0f       	add	r18, r18
    10b2:	33 1f       	adc	r19, r19
    10b4:	82 0f       	add	r24, r18
    10b6:	93 1f       	adc	r25, r19
    10b8:	00 24       	eor	r0, r0
    10ba:	96 95       	lsr	r25
    10bc:	87 95       	ror	r24
    10be:	07 94       	ror	r0
    10c0:	96 95       	lsr	r25
    10c2:	87 95       	ror	r24
    10c4:	07 94       	ror	r0
    10c6:	98 2f       	mov	r25, r24
    10c8:	80 2d       	mov	r24, r0
    10ca:	8a 58       	subi	r24, 0x8A	; 138
    10cc:	9e 4d       	sbci	r25, 0xDE	; 222
    10ce:	0b ef       	ldi	r16, 0xFB	; 251
    10d0:	16 e0       	ldi	r17, 0x06	; 6
    10d2:	9a 01       	movw	r18, r20
    10d4:	ac 01       	movw	r20, r24
    10d6:	6c 81       	ldd	r22, Y+4	; 0x04
    10d8:	8a 81       	ldd	r24, Y+2	; 0x02
    10da:	0e 94 36 15 	call	0x2a6c	; 0x2a6c <udd_ep_run>
    10de:	25 96       	adiw	r28, 0x05	; 5
    10e0:	cd bf       	out	0x3d, r28	; 61
    10e2:	de bf       	out	0x3e, r29	; 62
    10e4:	df 91       	pop	r29
    10e6:	cf 91       	pop	r28
    10e8:	1f 91       	pop	r17
    10ea:	0f 91       	pop	r16
    10ec:	08 95       	ret

000010ee <udi_cdc_multi_get_nb_received_data>:
    10ee:	cf 93       	push	r28
    10f0:	df 93       	push	r29
    10f2:	00 d0       	rcall	.+0      	; 0x10f4 <udi_cdc_multi_get_nb_received_data+0x6>
    10f4:	00 d0       	rcall	.+0      	; 0x10f6 <udi_cdc_multi_get_nb_received_data+0x8>
    10f6:	cd b7       	in	r28, 0x3d	; 61
    10f8:	de b7       	in	r29, 0x3e	; 62
    10fa:	8e 83       	std	Y+6, r24	; 0x06
    10fc:	1e 82       	std	Y+6, r1	; 0x06
    10fe:	0e 94 8a 03 	call	0x714	; 0x714 <cpu_irq_save>
    1102:	89 83       	std	Y+1, r24	; 0x01
    1104:	8e 81       	ldd	r24, Y+6	; 0x06
    1106:	88 2f       	mov	r24, r24
    1108:	90 e0       	ldi	r25, 0x00	; 0
    110a:	88 0f       	add	r24, r24
    110c:	99 1f       	adc	r25, r25
    110e:	8d 58       	subi	r24, 0x8D	; 141
    1110:	9e 4d       	sbci	r25, 0xDE	; 222
    1112:	fc 01       	movw	r30, r24
    1114:	80 81       	ld	r24, Z
    1116:	91 81       	ldd	r25, Z+1	; 0x01
    1118:	8a 83       	std	Y+2, r24	; 0x02
    111a:	9b 83       	std	Y+3, r25	; 0x03
    111c:	8e 81       	ldd	r24, Y+6	; 0x06
    111e:	28 2f       	mov	r18, r24
    1120:	30 e0       	ldi	r19, 0x00	; 0
    1122:	8e 81       	ldd	r24, Y+6	; 0x06
    1124:	88 2f       	mov	r24, r24
    1126:	90 e0       	ldi	r25, 0x00	; 0
    1128:	8e 58       	subi	r24, 0x8E	; 142
    112a:	9e 4d       	sbci	r25, 0xDE	; 222
    112c:	fc 01       	movw	r30, r24
    112e:	80 81       	ld	r24, Z
    1130:	88 2f       	mov	r24, r24
    1132:	90 e0       	ldi	r25, 0x00	; 0
    1134:	22 0f       	add	r18, r18
    1136:	33 1f       	adc	r19, r19
    1138:	82 0f       	add	r24, r18
    113a:	93 1f       	adc	r25, r19
    113c:	88 0f       	add	r24, r24
    113e:	99 1f       	adc	r25, r25
    1140:	82 59       	subi	r24, 0x92	; 146
    1142:	9e 4d       	sbci	r25, 0xDE	; 222
    1144:	fc 01       	movw	r30, r24
    1146:	20 81       	ld	r18, Z
    1148:	31 81       	ldd	r19, Z+1	; 0x01
    114a:	8a 81       	ldd	r24, Y+2	; 0x02
    114c:	9b 81       	ldd	r25, Y+3	; 0x03
    114e:	a9 01       	movw	r20, r18
    1150:	48 1b       	sub	r20, r24
    1152:	59 0b       	sbc	r21, r25
    1154:	ca 01       	movw	r24, r20
    1156:	8c 83       	std	Y+4, r24	; 0x04
    1158:	9d 83       	std	Y+5, r25	; 0x05
    115a:	89 81       	ldd	r24, Y+1	; 0x01
    115c:	0e 94 9a 03 	call	0x734	; 0x734 <cpu_irq_restore>
    1160:	8c 81       	ldd	r24, Y+4	; 0x04
    1162:	9d 81       	ldd	r25, Y+5	; 0x05
    1164:	26 96       	adiw	r28, 0x06	; 6
    1166:	cd bf       	out	0x3d, r28	; 61
    1168:	de bf       	out	0x3e, r29	; 62
    116a:	df 91       	pop	r29
    116c:	cf 91       	pop	r28
    116e:	08 95       	ret

00001170 <udi_cdc_multi_is_rx_ready>:
    1170:	cf 93       	push	r28
    1172:	df 93       	push	r29
    1174:	1f 92       	push	r1
    1176:	cd b7       	in	r28, 0x3d	; 61
    1178:	de b7       	in	r29, 0x3e	; 62
    117a:	89 83       	std	Y+1, r24	; 0x01
    117c:	89 81       	ldd	r24, Y+1	; 0x01
    117e:	0e 94 77 08 	call	0x10ee	; 0x10ee <udi_cdc_multi_get_nb_received_data>
    1182:	21 e0       	ldi	r18, 0x01	; 1
    1184:	89 2b       	or	r24, r25
    1186:	09 f4       	brne	.+2      	; 0x118a <udi_cdc_multi_is_rx_ready+0x1a>
    1188:	20 e0       	ldi	r18, 0x00	; 0
    118a:	82 2f       	mov	r24, r18
    118c:	0f 90       	pop	r0
    118e:	df 91       	pop	r29
    1190:	cf 91       	pop	r28
    1192:	08 95       	ret

00001194 <udi_cdc_multi_get_free_tx_buffer>:
    1194:	cf 93       	push	r28
    1196:	df 93       	push	r29
    1198:	cd b7       	in	r28, 0x3d	; 61
    119a:	de b7       	in	r29, 0x3e	; 62
    119c:	27 97       	sbiw	r28, 0x07	; 7
    119e:	cd bf       	out	0x3d, r28	; 61
    11a0:	de bf       	out	0x3e, r29	; 62
    11a2:	8f 83       	std	Y+7, r24	; 0x07
    11a4:	1f 82       	std	Y+7, r1	; 0x07
    11a6:	0e 94 8a 03 	call	0x714	; 0x714 <cpu_irq_save>
    11aa:	8b 83       	std	Y+3, r24	; 0x03
    11ac:	8f 81       	ldd	r24, Y+7	; 0x07
    11ae:	88 2f       	mov	r24, r24
    11b0:	90 e0       	ldi	r25, 0x00	; 0
    11b2:	86 50       	subi	r24, 0x06	; 6
    11b4:	9e 4d       	sbci	r25, 0xDE	; 222
    11b6:	fc 01       	movw	r30, r24
    11b8:	80 81       	ld	r24, Z
    11ba:	8c 83       	std	Y+4, r24	; 0x04
    11bc:	8f 81       	ldd	r24, Y+7	; 0x07
    11be:	28 2f       	mov	r18, r24
    11c0:	30 e0       	ldi	r19, 0x00	; 0
    11c2:	8c 81       	ldd	r24, Y+4	; 0x04
    11c4:	88 2f       	mov	r24, r24
    11c6:	90 e0       	ldi	r25, 0x00	; 0
    11c8:	22 0f       	add	r18, r18
    11ca:	33 1f       	adc	r19, r19
    11cc:	82 0f       	add	r24, r18
    11ce:	93 1f       	adc	r25, r19
    11d0:	88 0f       	add	r24, r24
    11d2:	99 1f       	adc	r25, r25
    11d4:	8a 50       	subi	r24, 0x0A	; 10
    11d6:	9e 4d       	sbci	r25, 0xDE	; 222
    11d8:	fc 01       	movw	r30, r24
    11da:	80 81       	ld	r24, Z
    11dc:	91 81       	ldd	r25, Z+1	; 0x01
    11de:	89 83       	std	Y+1, r24	; 0x01
    11e0:	9a 83       	std	Y+2, r25	; 0x02
    11e2:	89 81       	ldd	r24, Y+1	; 0x01
    11e4:	9a 81       	ldd	r25, Y+2	; 0x02
    11e6:	80 34       	cpi	r24, 0x40	; 64
    11e8:	91 05       	cpc	r25, r1
    11ea:	61 f5       	brne	.+88     	; 0x1244 <udi_cdc_multi_get_free_tx_buffer+0xb0>
    11ec:	8f 81       	ldd	r24, Y+7	; 0x07
    11ee:	88 2f       	mov	r24, r24
    11f0:	90 e0       	ldi	r25, 0x00	; 0
    11f2:	83 50       	subi	r24, 0x03	; 3
    11f4:	9e 4d       	sbci	r25, 0xDE	; 222
    11f6:	fc 01       	movw	r30, r24
    11f8:	90 81       	ld	r25, Z
    11fa:	81 e0       	ldi	r24, 0x01	; 1
    11fc:	89 27       	eor	r24, r25
    11fe:	88 23       	and	r24, r24
    1200:	09 f1       	breq	.+66     	; 0x1244 <udi_cdc_multi_get_free_tx_buffer+0xb0>
    1202:	8f 81       	ldd	r24, Y+7	; 0x07
    1204:	88 2f       	mov	r24, r24
    1206:	90 e0       	ldi	r25, 0x00	; 0
    1208:	82 50       	subi	r24, 0x02	; 2
    120a:	9e 4d       	sbci	r25, 0xDE	; 222
    120c:	fc 01       	movw	r30, r24
    120e:	90 81       	ld	r25, Z
    1210:	81 e0       	ldi	r24, 0x01	; 1
    1212:	89 27       	eor	r24, r25
    1214:	88 23       	and	r24, r24
    1216:	b1 f0       	breq	.+44     	; 0x1244 <udi_cdc_multi_get_free_tx_buffer+0xb0>
    1218:	8f 81       	ldd	r24, Y+7	; 0x07
    121a:	88 2f       	mov	r24, r24
    121c:	90 e0       	ldi	r25, 0x00	; 0
    121e:	82 50       	subi	r24, 0x02	; 2
    1220:	9e 4d       	sbci	r25, 0xDE	; 222
    1222:	21 e0       	ldi	r18, 0x01	; 1
    1224:	fc 01       	movw	r30, r24
    1226:	20 83       	st	Z, r18
    1228:	8f 81       	ldd	r24, Y+7	; 0x07
    122a:	88 2f       	mov	r24, r24
    122c:	90 e0       	ldi	r25, 0x00	; 0
    122e:	21 e0       	ldi	r18, 0x01	; 1
    1230:	3c 81       	ldd	r19, Y+4	; 0x04
    1232:	33 23       	and	r19, r19
    1234:	09 f0       	breq	.+2      	; 0x1238 <udi_cdc_multi_get_free_tx_buffer+0xa4>
    1236:	20 e0       	ldi	r18, 0x00	; 0
    1238:	86 50       	subi	r24, 0x06	; 6
    123a:	9e 4d       	sbci	r25, 0xDE	; 222
    123c:	fc 01       	movw	r30, r24
    123e:	20 83       	st	Z, r18
    1240:	19 82       	std	Y+1, r1	; 0x01
    1242:	1a 82       	std	Y+2, r1	; 0x02
    1244:	20 e4       	ldi	r18, 0x40	; 64
    1246:	30 e0       	ldi	r19, 0x00	; 0
    1248:	89 81       	ldd	r24, Y+1	; 0x01
    124a:	9a 81       	ldd	r25, Y+2	; 0x02
    124c:	a9 01       	movw	r20, r18
    124e:	48 1b       	sub	r20, r24
    1250:	59 0b       	sbc	r21, r25
    1252:	ca 01       	movw	r24, r20
    1254:	8d 83       	std	Y+5, r24	; 0x05
    1256:	9e 83       	std	Y+6, r25	; 0x06
    1258:	8b 81       	ldd	r24, Y+3	; 0x03
    125a:	0e 94 9a 03 	call	0x734	; 0x734 <cpu_irq_restore>
    125e:	8d 81       	ldd	r24, Y+5	; 0x05
    1260:	9e 81       	ldd	r25, Y+6	; 0x06
    1262:	27 96       	adiw	r28, 0x07	; 7
    1264:	cd bf       	out	0x3d, r28	; 61
    1266:	de bf       	out	0x3e, r29	; 62
    1268:	df 91       	pop	r29
    126a:	cf 91       	pop	r28
    126c:	08 95       	ret

0000126e <udi_cdc_multi_is_tx_ready>:

bool udi_cdc_multi_is_tx_ready(uint8_t port)
{
    126e:	cf 93       	push	r28
    1270:	df 93       	push	r29
    1272:	1f 92       	push	r1
    1274:	cd b7       	in	r28, 0x3d	; 61
    1276:	de b7       	in	r29, 0x3e	; 62
    1278:	89 83       	std	Y+1, r24	; 0x01
	return (udi_cdc_multi_get_free_tx_buffer(port) != 0);
    127a:	89 81       	ldd	r24, Y+1	; 0x01
    127c:	0e 94 ca 08 	call	0x1194	; 0x1194 <udi_cdc_multi_get_free_tx_buffer>
    1280:	21 e0       	ldi	r18, 0x01	; 1
    1282:	89 2b       	or	r24, r25
    1284:	09 f4       	brne	.+2      	; 0x1288 <udi_cdc_multi_is_tx_ready+0x1a>
    1286:	20 e0       	ldi	r18, 0x00	; 0
    1288:	82 2f       	mov	r24, r18
}
    128a:	0f 90       	pop	r0
    128c:	df 91       	pop	r29
    128e:	cf 91       	pop	r28
    1290:	08 95       	ret

00001292 <udi_cdc_is_tx_ready>:

bool udi_cdc_is_tx_ready(void)
{
    1292:	cf 93       	push	r28
    1294:	df 93       	push	r29
    1296:	cd b7       	in	r28, 0x3d	; 61
    1298:	de b7       	in	r29, 0x3e	; 62
	return udi_cdc_multi_is_tx_ready(0);
    129a:	80 e0       	ldi	r24, 0x00	; 0
    129c:	0e 94 37 09 	call	0x126e	; 0x126e <udi_cdc_multi_is_tx_ready>
}
    12a0:	df 91       	pop	r29
    12a2:	cf 91       	pop	r28
    12a4:	08 95       	ret

000012a6 <udi_cdc_multi_putc>:

int udi_cdc_multi_putc(uint8_t port, int value)
{
    12a6:	cf 93       	push	r28
    12a8:	df 93       	push	r29
    12aa:	cd b7       	in	r28, 0x3d	; 61
    12ac:	de b7       	in	r29, 0x3e	; 62
    12ae:	28 97       	sbiw	r28, 0x08	; 8
    12b0:	cd bf       	out	0x3d, r28	; 61
    12b2:	de bf       	out	0x3e, r29	; 62
    12b4:	8c 83       	std	Y+4, r24	; 0x04
    12b6:	6d 83       	std	Y+5, r22	; 0x05
    12b8:	7e 83       	std	Y+6, r23	; 0x06
	irqflags_t flags;
	bool b_databit_9;
	uint8_t buf_sel;

#if UDI_CDC_PORT_NB == 1 // To optimize code
	port = 0;
    12ba:	1c 82       	std	Y+4, r1	; 0x04
#endif

	b_databit_9 = (9 == udi_cdc_line_coding[port].bDataBits);
    12bc:	8c 81       	ldd	r24, Y+4	; 0x04
    12be:	28 2f       	mov	r18, r24
    12c0:	30 e0       	ldi	r19, 0x00	; 0
    12c2:	c9 01       	movw	r24, r18
    12c4:	88 0f       	add	r24, r24
    12c6:	99 1f       	adc	r25, r25
    12c8:	88 0f       	add	r24, r24
    12ca:	99 1f       	adc	r25, r25
    12cc:	88 0f       	add	r24, r24
    12ce:	99 1f       	adc	r25, r25
    12d0:	82 1b       	sub	r24, r18
    12d2:	93 0b       	sbc	r25, r19
    12d4:	84 52       	subi	r24, 0x24	; 36
    12d6:	9f 4d       	sbci	r25, 0xDF	; 223
    12d8:	dc 01       	movw	r26, r24
    12da:	9c 91       	ld	r25, X
    12dc:	81 e0       	ldi	r24, 0x01	; 1
    12de:	99 30       	cpi	r25, 0x09	; 9
    12e0:	09 f0       	breq	.+2      	; 0x12e4 <udi_cdc_multi_putc+0x3e>
    12e2:	80 e0       	ldi	r24, 0x00	; 0
    12e4:	89 83       	std	Y+1, r24	; 0x01

udi_cdc_putc_process_one_byte:
	// Check available space
	if (!udi_cdc_multi_is_tx_ready(port)) {
    12e6:	8c 81       	ldd	r24, Y+4	; 0x04
    12e8:	0e 94 37 09 	call	0x126e	; 0x126e <udi_cdc_multi_is_tx_ready>
    12ec:	98 2f       	mov	r25, r24
    12ee:	81 e0       	ldi	r24, 0x01	; 1
    12f0:	89 27       	eor	r24, r25
    12f2:	88 23       	and	r24, r24
    12f4:	51 f0       	breq	.+20     	; 0x130a <udi_cdc_multi_putc+0x64>
		if (!udi_cdc_data_running) {
    12f6:	90 91 ec 20 	lds	r25, 0x20EC	; 0x8020ec <udi_cdc_data_running>
    12fa:	81 e0       	ldi	r24, 0x01	; 1
    12fc:	89 27       	eor	r24, r25
    12fe:	88 23       	and	r24, r24
    1300:	19 f0       	breq	.+6      	; 0x1308 <udi_cdc_multi_putc+0x62>
			return false;
    1302:	80 e0       	ldi	r24, 0x00	; 0
    1304:	90 e0       	ldi	r25, 0x00	; 0
    1306:	5a c0       	rjmp	.+180    	; 0x13bc <udi_cdc_multi_putc+0x116>
		}
		goto udi_cdc_putc_process_one_byte;
    1308:	ee cf       	rjmp	.-36     	; 0x12e6 <udi_cdc_multi_putc+0x40>
	}

	// Write value
	flags = cpu_irq_save();
    130a:	0e 94 8a 03 	call	0x714	; 0x714 <cpu_irq_save>
    130e:	8a 83       	std	Y+2, r24	; 0x02
	buf_sel = udi_cdc_tx_buf_sel[port];
    1310:	8c 81       	ldd	r24, Y+4	; 0x04
    1312:	88 2f       	mov	r24, r24
    1314:	90 e0       	ldi	r25, 0x00	; 0
    1316:	86 50       	subi	r24, 0x06	; 6
    1318:	9e 4d       	sbci	r25, 0xDE	; 222
    131a:	fc 01       	movw	r30, r24
    131c:	80 81       	ld	r24, Z
    131e:	8b 83       	std	Y+3, r24	; 0x03
	udi_cdc_tx_buf[port][buf_sel][udi_cdc_tx_buf_nb[port][buf_sel]++] = value;
    1320:	8c 81       	ldd	r24, Y+4	; 0x04
    1322:	28 2f       	mov	r18, r24
    1324:	30 e0       	ldi	r19, 0x00	; 0
    1326:	2f 83       	std	Y+7, r18	; 0x07
    1328:	38 87       	std	Y+8, r19	; 0x08
    132a:	8b 81       	ldd	r24, Y+3	; 0x03
    132c:	68 2f       	mov	r22, r24
    132e:	70 e0       	ldi	r23, 0x00	; 0
    1330:	8c 81       	ldd	r24, Y+4	; 0x04
    1332:	48 2f       	mov	r20, r24
    1334:	50 e0       	ldi	r21, 0x00	; 0
    1336:	8b 81       	ldd	r24, Y+3	; 0x03
    1338:	28 2f       	mov	r18, r24
    133a:	30 e0       	ldi	r19, 0x00	; 0
    133c:	ca 01       	movw	r24, r20
    133e:	88 0f       	add	r24, r24
    1340:	99 1f       	adc	r25, r25
    1342:	82 0f       	add	r24, r18
    1344:	93 1f       	adc	r25, r19
    1346:	88 0f       	add	r24, r24
    1348:	99 1f       	adc	r25, r25
    134a:	8a 50       	subi	r24, 0x0A	; 10
    134c:	9e 4d       	sbci	r25, 0xDE	; 222
    134e:	dc 01       	movw	r26, r24
    1350:	8d 91       	ld	r24, X+
    1352:	9c 91       	ld	r25, X
    1354:	dc 01       	movw	r26, r24
    1356:	11 96       	adiw	r26, 0x01	; 1
    1358:	44 0f       	add	r20, r20
    135a:	55 1f       	adc	r21, r21
    135c:	24 0f       	add	r18, r20
    135e:	35 1f       	adc	r19, r21
    1360:	22 0f       	add	r18, r18
    1362:	33 1f       	adc	r19, r19
    1364:	2a 50       	subi	r18, 0x0A	; 10
    1366:	3e 4d       	sbci	r19, 0xDE	; 222
    1368:	f9 01       	movw	r30, r18
    136a:	a0 83       	st	Z, r26
    136c:	b1 83       	std	Z+1, r27	; 0x01
    136e:	4d 81       	ldd	r20, Y+5	; 0x05
    1370:	2f 81       	ldd	r18, Y+7	; 0x07
    1372:	38 85       	ldd	r19, Y+8	; 0x08
    1374:	22 0f       	add	r18, r18
    1376:	33 1f       	adc	r19, r19
    1378:	26 0f       	add	r18, r22
    137a:	37 1f       	adc	r19, r23
    137c:	00 24       	eor	r0, r0
    137e:	36 95       	lsr	r19
    1380:	27 95       	ror	r18
    1382:	07 94       	ror	r0
    1384:	36 95       	lsr	r19
    1386:	27 95       	ror	r18
    1388:	07 94       	ror	r0
    138a:	32 2f       	mov	r19, r18
    138c:	20 2d       	mov	r18, r0
    138e:	82 0f       	add	r24, r18
    1390:	93 1f       	adc	r25, r19
    1392:	8a 58       	subi	r24, 0x8A	; 138
    1394:	9e 4d       	sbci	r25, 0xDE	; 222
    1396:	dc 01       	movw	r26, r24
    1398:	4c 93       	st	X, r20
	cpu_irq_restore(flags);
    139a:	8a 81       	ldd	r24, Y+2	; 0x02
    139c:	0e 94 9a 03 	call	0x734	; 0x734 <cpu_irq_restore>

	if (b_databit_9) {
    13a0:	89 81       	ldd	r24, Y+1	; 0x01
    13a2:	88 23       	and	r24, r24
    13a4:	49 f0       	breq	.+18     	; 0x13b8 <udi_cdc_multi_putc+0x112>
		// Send MSB
		b_databit_9 = false;
    13a6:	19 82       	std	Y+1, r1	; 0x01
		value = value >> 8;
    13a8:	8d 81       	ldd	r24, Y+5	; 0x05
    13aa:	9e 81       	ldd	r25, Y+6	; 0x06
    13ac:	89 2f       	mov	r24, r25
    13ae:	99 0f       	add	r25, r25
    13b0:	99 0b       	sbc	r25, r25
    13b2:	8d 83       	std	Y+5, r24	; 0x05
    13b4:	9e 83       	std	Y+6, r25	; 0x06
		goto udi_cdc_putc_process_one_byte;
    13b6:	97 cf       	rjmp	.-210    	; 0x12e6 <udi_cdc_multi_putc+0x40>
	}
	return true;
    13b8:	81 e0       	ldi	r24, 0x01	; 1
    13ba:	90 e0       	ldi	r25, 0x00	; 0
}
    13bc:	28 96       	adiw	r28, 0x08	; 8
    13be:	cd bf       	out	0x3d, r28	; 61
    13c0:	de bf       	out	0x3e, r29	; 62
    13c2:	df 91       	pop	r29
    13c4:	cf 91       	pop	r28
    13c6:	08 95       	ret

000013c8 <udi_cdc_putc>:

int udi_cdc_putc(int value)
{
    13c8:	cf 93       	push	r28
    13ca:	df 93       	push	r29
    13cc:	1f 92       	push	r1
    13ce:	1f 92       	push	r1
    13d0:	cd b7       	in	r28, 0x3d	; 61
    13d2:	de b7       	in	r29, 0x3e	; 62
    13d4:	89 83       	std	Y+1, r24	; 0x01
    13d6:	9a 83       	std	Y+2, r25	; 0x02
	return udi_cdc_multi_putc(0, value);
    13d8:	89 81       	ldd	r24, Y+1	; 0x01
    13da:	9a 81       	ldd	r25, Y+2	; 0x02
    13dc:	bc 01       	movw	r22, r24
    13de:	80 e0       	ldi	r24, 0x00	; 0
    13e0:	0e 94 53 09 	call	0x12a6	; 0x12a6 <udi_cdc_multi_putc>
}
    13e4:	0f 90       	pop	r0
    13e6:	0f 90       	pop	r0
    13e8:	df 91       	pop	r29
    13ea:	cf 91       	pop	r28
    13ec:	08 95       	ret

000013ee <udc_get_eof_conf>:
 */
void udc_stop(void)
{
	udd_disable();
	udc_reset();
}
    13ee:	cf 93       	push	r28
    13f0:	df 93       	push	r29
    13f2:	cd b7       	in	r28, 0x3d	; 61
    13f4:	de b7       	in	r29, 0x3e	; 62
    13f6:	80 91 08 22 	lds	r24, 0x2208	; 0x802208 <udc_ptr_conf>
    13fa:	90 91 09 22 	lds	r25, 0x2209	; 0x802209 <udc_ptr_conf+0x1>
    13fe:	fc 01       	movw	r30, r24
    1400:	20 81       	ld	r18, Z
    1402:	31 81       	ldd	r19, Z+1	; 0x01
    1404:	80 91 08 22 	lds	r24, 0x2208	; 0x802208 <udc_ptr_conf>
    1408:	90 91 09 22 	lds	r25, 0x2209	; 0x802209 <udc_ptr_conf+0x1>
    140c:	fc 01       	movw	r30, r24
    140e:	80 81       	ld	r24, Z
    1410:	91 81       	ldd	r25, Z+1	; 0x01
    1412:	fc 01       	movw	r30, r24
    1414:	82 81       	ldd	r24, Z+2	; 0x02
    1416:	93 81       	ldd	r25, Z+3	; 0x03
    1418:	82 0f       	add	r24, r18
    141a:	93 1f       	adc	r25, r19
    141c:	df 91       	pop	r29
    141e:	cf 91       	pop	r28
    1420:	08 95       	ret

00001422 <udc_next_desc_in_iface>:
    1422:	cf 93       	push	r28
    1424:	df 93       	push	r29
    1426:	cd b7       	in	r28, 0x3d	; 61
    1428:	de b7       	in	r29, 0x3e	; 62
    142a:	25 97       	sbiw	r28, 0x05	; 5
    142c:	cd bf       	out	0x3d, r28	; 61
    142e:	de bf       	out	0x3e, r29	; 62
    1430:	8b 83       	std	Y+3, r24	; 0x03
    1432:	9c 83       	std	Y+4, r25	; 0x04
    1434:	6d 83       	std	Y+5, r22	; 0x05
    1436:	0e 94 f7 09 	call	0x13ee	; 0x13ee <udc_get_eof_conf>
    143a:	89 83       	std	Y+1, r24	; 0x01
    143c:	9a 83       	std	Y+2, r25	; 0x02
    143e:	8b 81       	ldd	r24, Y+3	; 0x03
    1440:	9c 81       	ldd	r25, Y+4	; 0x04
    1442:	fc 01       	movw	r30, r24
    1444:	80 81       	ld	r24, Z
    1446:	88 2f       	mov	r24, r24
    1448:	90 e0       	ldi	r25, 0x00	; 0
    144a:	2b 81       	ldd	r18, Y+3	; 0x03
    144c:	3c 81       	ldd	r19, Y+4	; 0x04
    144e:	82 0f       	add	r24, r18
    1450:	93 1f       	adc	r25, r19
    1452:	8b 83       	std	Y+3, r24	; 0x03
    1454:	9c 83       	std	Y+4, r25	; 0x04
    1456:	1d c0       	rjmp	.+58     	; 0x1492 <udc_next_desc_in_iface+0x70>
    1458:	8b 81       	ldd	r24, Y+3	; 0x03
    145a:	9c 81       	ldd	r25, Y+4	; 0x04
    145c:	fc 01       	movw	r30, r24
    145e:	81 81       	ldd	r24, Z+1	; 0x01
    1460:	84 30       	cpi	r24, 0x04	; 4
    1462:	09 f4       	brne	.+2      	; 0x1466 <udc_next_desc_in_iface+0x44>
    1464:	1d c0       	rjmp	.+58     	; 0x14a0 <udc_next_desc_in_iface+0x7e>
    1466:	8b 81       	ldd	r24, Y+3	; 0x03
    1468:	9c 81       	ldd	r25, Y+4	; 0x04
    146a:	fc 01       	movw	r30, r24
    146c:	91 81       	ldd	r25, Z+1	; 0x01
    146e:	8d 81       	ldd	r24, Y+5	; 0x05
    1470:	98 17       	cp	r25, r24
    1472:	19 f4       	brne	.+6      	; 0x147a <udc_next_desc_in_iface+0x58>
    1474:	8b 81       	ldd	r24, Y+3	; 0x03
    1476:	9c 81       	ldd	r25, Y+4	; 0x04
    1478:	15 c0       	rjmp	.+42     	; 0x14a4 <udc_next_desc_in_iface+0x82>
    147a:	8b 81       	ldd	r24, Y+3	; 0x03
    147c:	9c 81       	ldd	r25, Y+4	; 0x04
    147e:	fc 01       	movw	r30, r24
    1480:	80 81       	ld	r24, Z
    1482:	88 2f       	mov	r24, r24
    1484:	90 e0       	ldi	r25, 0x00	; 0
    1486:	2b 81       	ldd	r18, Y+3	; 0x03
    1488:	3c 81       	ldd	r19, Y+4	; 0x04
    148a:	82 0f       	add	r24, r18
    148c:	93 1f       	adc	r25, r19
    148e:	8b 83       	std	Y+3, r24	; 0x03
    1490:	9c 83       	std	Y+4, r25	; 0x04
    1492:	29 81       	ldd	r18, Y+1	; 0x01
    1494:	3a 81       	ldd	r19, Y+2	; 0x02
    1496:	8b 81       	ldd	r24, Y+3	; 0x03
    1498:	9c 81       	ldd	r25, Y+4	; 0x04
    149a:	82 17       	cp	r24, r18
    149c:	93 07       	cpc	r25, r19
    149e:	e0 f2       	brcs	.-72     	; 0x1458 <udc_next_desc_in_iface+0x36>
    14a0:	80 e0       	ldi	r24, 0x00	; 0
    14a2:	90 e0       	ldi	r25, 0x00	; 0
    14a4:	25 96       	adiw	r28, 0x05	; 5
    14a6:	cd bf       	out	0x3d, r28	; 61
    14a8:	de bf       	out	0x3e, r29	; 62
    14aa:	df 91       	pop	r29
    14ac:	cf 91       	pop	r28
    14ae:	08 95       	ret

000014b0 <udc_update_iface_desc>:
    14b0:	cf 93       	push	r28
    14b2:	df 93       	push	r29
    14b4:	00 d0       	rcall	.+0      	; 0x14b6 <udc_update_iface_desc+0x6>
    14b6:	1f 92       	push	r1
    14b8:	cd b7       	in	r28, 0x3d	; 61
    14ba:	de b7       	in	r29, 0x3e	; 62
    14bc:	8b 83       	std	Y+3, r24	; 0x03
    14be:	6c 83       	std	Y+4, r22	; 0x04
    14c0:	80 91 06 22 	lds	r24, 0x2206	; 0x802206 <udc_num_configuration>
    14c4:	88 23       	and	r24, r24
    14c6:	11 f4       	brne	.+4      	; 0x14cc <udc_update_iface_desc+0x1c>
    14c8:	80 e0       	ldi	r24, 0x00	; 0
    14ca:	56 c0       	rjmp	.+172    	; 0x1578 <udc_update_iface_desc+0xc8>
    14cc:	80 91 08 22 	lds	r24, 0x2208	; 0x802208 <udc_ptr_conf>
    14d0:	90 91 09 22 	lds	r25, 0x2209	; 0x802209 <udc_ptr_conf+0x1>
    14d4:	fc 01       	movw	r30, r24
    14d6:	80 81       	ld	r24, Z
    14d8:	91 81       	ldd	r25, Z+1	; 0x01
    14da:	fc 01       	movw	r30, r24
    14dc:	94 81       	ldd	r25, Z+4	; 0x04
    14de:	8b 81       	ldd	r24, Y+3	; 0x03
    14e0:	89 17       	cp	r24, r25
    14e2:	10 f0       	brcs	.+4      	; 0x14e8 <udc_update_iface_desc+0x38>
    14e4:	80 e0       	ldi	r24, 0x00	; 0
    14e6:	48 c0       	rjmp	.+144    	; 0x1578 <udc_update_iface_desc+0xc8>
    14e8:	80 91 08 22 	lds	r24, 0x2208	; 0x802208 <udc_ptr_conf>
    14ec:	90 91 09 22 	lds	r25, 0x2209	; 0x802209 <udc_ptr_conf+0x1>
    14f0:	fc 01       	movw	r30, r24
    14f2:	80 81       	ld	r24, Z
    14f4:	91 81       	ldd	r25, Z+1	; 0x01
    14f6:	80 93 0a 22 	sts	0x220A, r24	; 0x80220a <udc_ptr_iface>
    14fa:	90 93 0b 22 	sts	0x220B, r25	; 0x80220b <udc_ptr_iface+0x1>
    14fe:	0e 94 f7 09 	call	0x13ee	; 0x13ee <udc_get_eof_conf>
    1502:	89 83       	std	Y+1, r24	; 0x01
    1504:	9a 83       	std	Y+2, r25	; 0x02
    1506:	2e c0       	rjmp	.+92     	; 0x1564 <udc_update_iface_desc+0xb4>
    1508:	80 91 0a 22 	lds	r24, 0x220A	; 0x80220a <udc_ptr_iface>
    150c:	90 91 0b 22 	lds	r25, 0x220B	; 0x80220b <udc_ptr_iface+0x1>
    1510:	fc 01       	movw	r30, r24
    1512:	81 81       	ldd	r24, Z+1	; 0x01
    1514:	84 30       	cpi	r24, 0x04	; 4
    1516:	a1 f4       	brne	.+40     	; 0x1540 <udc_update_iface_desc+0x90>
    1518:	80 91 0a 22 	lds	r24, 0x220A	; 0x80220a <udc_ptr_iface>
    151c:	90 91 0b 22 	lds	r25, 0x220B	; 0x80220b <udc_ptr_iface+0x1>
    1520:	fc 01       	movw	r30, r24
    1522:	92 81       	ldd	r25, Z+2	; 0x02
    1524:	8b 81       	ldd	r24, Y+3	; 0x03
    1526:	98 17       	cp	r25, r24
    1528:	59 f4       	brne	.+22     	; 0x1540 <udc_update_iface_desc+0x90>
    152a:	80 91 0a 22 	lds	r24, 0x220A	; 0x80220a <udc_ptr_iface>
    152e:	90 91 0b 22 	lds	r25, 0x220B	; 0x80220b <udc_ptr_iface+0x1>
    1532:	fc 01       	movw	r30, r24
    1534:	93 81       	ldd	r25, Z+3	; 0x03
    1536:	8c 81       	ldd	r24, Y+4	; 0x04
    1538:	98 17       	cp	r25, r24
    153a:	11 f4       	brne	.+4      	; 0x1540 <udc_update_iface_desc+0x90>
    153c:	81 e0       	ldi	r24, 0x01	; 1
    153e:	1c c0       	rjmp	.+56     	; 0x1578 <udc_update_iface_desc+0xc8>
    1540:	20 91 0a 22 	lds	r18, 0x220A	; 0x80220a <udc_ptr_iface>
    1544:	30 91 0b 22 	lds	r19, 0x220B	; 0x80220b <udc_ptr_iface+0x1>
    1548:	80 91 0a 22 	lds	r24, 0x220A	; 0x80220a <udc_ptr_iface>
    154c:	90 91 0b 22 	lds	r25, 0x220B	; 0x80220b <udc_ptr_iface+0x1>
    1550:	fc 01       	movw	r30, r24
    1552:	80 81       	ld	r24, Z
    1554:	88 2f       	mov	r24, r24
    1556:	90 e0       	ldi	r25, 0x00	; 0
    1558:	82 0f       	add	r24, r18
    155a:	93 1f       	adc	r25, r19
    155c:	80 93 0a 22 	sts	0x220A, r24	; 0x80220a <udc_ptr_iface>
    1560:	90 93 0b 22 	sts	0x220B, r25	; 0x80220b <udc_ptr_iface+0x1>
    1564:	80 91 0a 22 	lds	r24, 0x220A	; 0x80220a <udc_ptr_iface>
    1568:	90 91 0b 22 	lds	r25, 0x220B	; 0x80220b <udc_ptr_iface+0x1>
    156c:	29 81       	ldd	r18, Y+1	; 0x01
    156e:	3a 81       	ldd	r19, Y+2	; 0x02
    1570:	82 17       	cp	r24, r18
    1572:	93 07       	cpc	r25, r19
    1574:	48 f2       	brcs	.-110    	; 0x1508 <udc_update_iface_desc+0x58>
    1576:	80 e0       	ldi	r24, 0x00	; 0
    1578:	24 96       	adiw	r28, 0x04	; 4
    157a:	cd bf       	out	0x3d, r28	; 61
    157c:	de bf       	out	0x3e, r29	; 62
    157e:	df 91       	pop	r29
    1580:	cf 91       	pop	r28
    1582:	08 95       	ret

00001584 <udc_iface_disable>:
    1584:	cf 93       	push	r28
    1586:	df 93       	push	r29
    1588:	cd b7       	in	r28, 0x3d	; 61
    158a:	de b7       	in	r29, 0x3e	; 62
    158c:	25 97       	sbiw	r28, 0x05	; 5
    158e:	cd bf       	out	0x3d, r28	; 61
    1590:	de bf       	out	0x3e, r29	; 62
    1592:	8d 83       	std	Y+5, r24	; 0x05
    1594:	60 e0       	ldi	r22, 0x00	; 0
    1596:	8d 81       	ldd	r24, Y+5	; 0x05
    1598:	0e 94 58 0a 	call	0x14b0	; 0x14b0 <udc_update_iface_desc>
    159c:	98 2f       	mov	r25, r24
    159e:	81 e0       	ldi	r24, 0x01	; 1
    15a0:	89 27       	eor	r24, r25
    15a2:	88 23       	and	r24, r24
    15a4:	11 f0       	breq	.+4      	; 0x15aa <udc_iface_disable+0x26>
    15a6:	80 e0       	ldi	r24, 0x00	; 0
    15a8:	47 c0       	rjmp	.+142    	; 0x1638 <udc_iface_disable+0xb4>
    15aa:	80 91 08 22 	lds	r24, 0x2208	; 0x802208 <udc_ptr_conf>
    15ae:	90 91 09 22 	lds	r25, 0x2209	; 0x802209 <udc_ptr_conf+0x1>
    15b2:	fc 01       	movw	r30, r24
    15b4:	22 81       	ldd	r18, Z+2	; 0x02
    15b6:	33 81       	ldd	r19, Z+3	; 0x03
    15b8:	8d 81       	ldd	r24, Y+5	; 0x05
    15ba:	88 2f       	mov	r24, r24
    15bc:	90 e0       	ldi	r25, 0x00	; 0
    15be:	88 0f       	add	r24, r24
    15c0:	99 1f       	adc	r25, r25
    15c2:	82 0f       	add	r24, r18
    15c4:	93 1f       	adc	r25, r19
    15c6:	fc 01       	movw	r30, r24
    15c8:	80 81       	ld	r24, Z
    15ca:	91 81       	ldd	r25, Z+1	; 0x01
    15cc:	8b 83       	std	Y+3, r24	; 0x03
    15ce:	9c 83       	std	Y+4, r25	; 0x04
    15d0:	8b 81       	ldd	r24, Y+3	; 0x03
    15d2:	9c 81       	ldd	r25, Y+4	; 0x04
    15d4:	fc 01       	movw	r30, r24
    15d6:	86 81       	ldd	r24, Z+6	; 0x06
    15d8:	97 81       	ldd	r25, Z+7	; 0x07
    15da:	fc 01       	movw	r30, r24
    15dc:	19 95       	eicall
    15de:	68 2f       	mov	r22, r24
    15e0:	8d 81       	ldd	r24, Y+5	; 0x05
    15e2:	0e 94 58 0a 	call	0x14b0	; 0x14b0 <udc_update_iface_desc>
    15e6:	98 2f       	mov	r25, r24
    15e8:	81 e0       	ldi	r24, 0x01	; 1
    15ea:	89 27       	eor	r24, r25
    15ec:	88 23       	and	r24, r24
    15ee:	11 f0       	breq	.+4      	; 0x15f4 <udc_iface_disable+0x70>
    15f0:	80 e0       	ldi	r24, 0x00	; 0
    15f2:	22 c0       	rjmp	.+68     	; 0x1638 <udc_iface_disable+0xb4>
    15f4:	80 91 0a 22 	lds	r24, 0x220A	; 0x80220a <udc_ptr_iface>
    15f8:	90 91 0b 22 	lds	r25, 0x220B	; 0x80220b <udc_ptr_iface+0x1>
    15fc:	89 83       	std	Y+1, r24	; 0x01
    15fe:	9a 83       	std	Y+2, r25	; 0x02
    1600:	89 81       	ldd	r24, Y+1	; 0x01
    1602:	9a 81       	ldd	r25, Y+2	; 0x02
    1604:	65 e0       	ldi	r22, 0x05	; 5
    1606:	0e 94 11 0a 	call	0x1422	; 0x1422 <udc_next_desc_in_iface>
    160a:	89 83       	std	Y+1, r24	; 0x01
    160c:	9a 83       	std	Y+2, r25	; 0x02
    160e:	89 81       	ldd	r24, Y+1	; 0x01
    1610:	9a 81       	ldd	r25, Y+2	; 0x02
    1612:	89 2b       	or	r24, r25
    1614:	51 f4       	brne	.+20     	; 0x162a <udc_iface_disable+0xa6>
    1616:	00 00       	nop
    1618:	8b 81       	ldd	r24, Y+3	; 0x03
    161a:	9c 81       	ldd	r25, Y+4	; 0x04
    161c:	fc 01       	movw	r30, r24
    161e:	82 81       	ldd	r24, Z+2	; 0x02
    1620:	93 81       	ldd	r25, Z+3	; 0x03
    1622:	fc 01       	movw	r30, r24
    1624:	19 95       	eicall
    1626:	81 e0       	ldi	r24, 0x01	; 1
    1628:	07 c0       	rjmp	.+14     	; 0x1638 <udc_iface_disable+0xb4>
    162a:	89 81       	ldd	r24, Y+1	; 0x01
    162c:	9a 81       	ldd	r25, Y+2	; 0x02
    162e:	fc 01       	movw	r30, r24
    1630:	82 81       	ldd	r24, Z+2	; 0x02
    1632:	0e 94 96 14 	call	0x292c	; 0x292c <udd_ep_free>
    1636:	e4 cf       	rjmp	.-56     	; 0x1600 <udc_iface_disable+0x7c>
    1638:	25 96       	adiw	r28, 0x05	; 5
    163a:	cd bf       	out	0x3d, r28	; 61
    163c:	de bf       	out	0x3e, r29	; 62
    163e:	df 91       	pop	r29
    1640:	cf 91       	pop	r28
    1642:	08 95       	ret

00001644 <udc_iface_enable>:
    1644:	cf 93       	push	r28
    1646:	df 93       	push	r29
    1648:	00 d0       	rcall	.+0      	; 0x164a <udc_iface_enable+0x6>
    164a:	1f 92       	push	r1
    164c:	cd b7       	in	r28, 0x3d	; 61
    164e:	de b7       	in	r29, 0x3e	; 62
    1650:	8b 83       	std	Y+3, r24	; 0x03
    1652:	6c 83       	std	Y+4, r22	; 0x04
    1654:	6c 81       	ldd	r22, Y+4	; 0x04
    1656:	8b 81       	ldd	r24, Y+3	; 0x03
    1658:	0e 94 58 0a 	call	0x14b0	; 0x14b0 <udc_update_iface_desc>
    165c:	98 2f       	mov	r25, r24
    165e:	81 e0       	ldi	r24, 0x01	; 1
    1660:	89 27       	eor	r24, r25
    1662:	88 23       	and	r24, r24
    1664:	11 f0       	breq	.+4      	; 0x166a <udc_iface_enable+0x26>
    1666:	80 e0       	ldi	r24, 0x00	; 0
    1668:	41 c0       	rjmp	.+130    	; 0x16ec <udc_iface_enable+0xa8>
    166a:	80 91 0a 22 	lds	r24, 0x220A	; 0x80220a <udc_ptr_iface>
    166e:	90 91 0b 22 	lds	r25, 0x220B	; 0x80220b <udc_ptr_iface+0x1>
    1672:	89 83       	std	Y+1, r24	; 0x01
    1674:	9a 83       	std	Y+2, r25	; 0x02
    1676:	89 81       	ldd	r24, Y+1	; 0x01
    1678:	9a 81       	ldd	r25, Y+2	; 0x02
    167a:	65 e0       	ldi	r22, 0x05	; 5
    167c:	0e 94 11 0a 	call	0x1422	; 0x1422 <udc_next_desc_in_iface>
    1680:	89 83       	std	Y+1, r24	; 0x01
    1682:	9a 83       	std	Y+2, r25	; 0x02
    1684:	89 81       	ldd	r24, Y+1	; 0x01
    1686:	9a 81       	ldd	r25, Y+2	; 0x02
    1688:	89 2b       	or	r24, r25
    168a:	c1 f4       	brne	.+48     	; 0x16bc <udc_iface_enable+0x78>
    168c:	00 00       	nop
    168e:	80 91 08 22 	lds	r24, 0x2208	; 0x802208 <udc_ptr_conf>
    1692:	90 91 09 22 	lds	r25, 0x2209	; 0x802209 <udc_ptr_conf+0x1>
    1696:	fc 01       	movw	r30, r24
    1698:	22 81       	ldd	r18, Z+2	; 0x02
    169a:	33 81       	ldd	r19, Z+3	; 0x03
    169c:	8b 81       	ldd	r24, Y+3	; 0x03
    169e:	88 2f       	mov	r24, r24
    16a0:	90 e0       	ldi	r25, 0x00	; 0
    16a2:	88 0f       	add	r24, r24
    16a4:	99 1f       	adc	r25, r25
    16a6:	82 0f       	add	r24, r18
    16a8:	93 1f       	adc	r25, r19
    16aa:	fc 01       	movw	r30, r24
    16ac:	80 81       	ld	r24, Z
    16ae:	91 81       	ldd	r25, Z+1	; 0x01
    16b0:	fc 01       	movw	r30, r24
    16b2:	80 81       	ld	r24, Z
    16b4:	91 81       	ldd	r25, Z+1	; 0x01
    16b6:	fc 01       	movw	r30, r24
    16b8:	19 95       	eicall
    16ba:	18 c0       	rjmp	.+48     	; 0x16ec <udc_iface_enable+0xa8>
    16bc:	89 81       	ldd	r24, Y+1	; 0x01
    16be:	9a 81       	ldd	r25, Y+2	; 0x02
    16c0:	fc 01       	movw	r30, r24
    16c2:	24 81       	ldd	r18, Z+4	; 0x04
    16c4:	35 81       	ldd	r19, Z+5	; 0x05
    16c6:	89 81       	ldd	r24, Y+1	; 0x01
    16c8:	9a 81       	ldd	r25, Y+2	; 0x02
    16ca:	fc 01       	movw	r30, r24
    16cc:	63 81       	ldd	r22, Z+3	; 0x03
    16ce:	89 81       	ldd	r24, Y+1	; 0x01
    16d0:	9a 81       	ldd	r25, Y+2	; 0x02
    16d2:	fc 01       	movw	r30, r24
    16d4:	82 81       	ldd	r24, Z+2	; 0x02
    16d6:	a9 01       	movw	r20, r18
    16d8:	0e 94 4c 14 	call	0x2898	; 0x2898 <udd_ep_alloc>
    16dc:	98 2f       	mov	r25, r24
    16de:	81 e0       	ldi	r24, 0x01	; 1
    16e0:	89 27       	eor	r24, r25
    16e2:	88 23       	and	r24, r24
    16e4:	11 f0       	breq	.+4      	; 0x16ea <udc_iface_enable+0xa6>
    16e6:	80 e0       	ldi	r24, 0x00	; 0
    16e8:	01 c0       	rjmp	.+2      	; 0x16ec <udc_iface_enable+0xa8>
    16ea:	c5 cf       	rjmp	.-118    	; 0x1676 <udc_iface_enable+0x32>
    16ec:	24 96       	adiw	r28, 0x04	; 4
    16ee:	cd bf       	out	0x3d, r28	; 61
    16f0:	de bf       	out	0x3e, r29	; 62
    16f2:	df 91       	pop	r29
    16f4:	cf 91       	pop	r28
    16f6:	08 95       	ret

000016f8 <udc_start>:
    16f8:	cf 93       	push	r28
    16fa:	df 93       	push	r29
    16fc:	cd b7       	in	r28, 0x3d	; 61
    16fe:	de b7       	in	r29, 0x3e	; 62
    1700:	0e 94 19 13 	call	0x2632	; 0x2632 <udd_enable>
    1704:	df 91       	pop	r29
    1706:	cf 91       	pop	r28
    1708:	08 95       	ret

0000170a <udc_reset>:
/**
 * \brief Reset the current configuration of the USB device,
 * This routines can be called by UDD when a RESET on the USB line occurs.
 */
void udc_reset(void)
{
    170a:	cf 93       	push	r28
    170c:	df 93       	push	r29
    170e:	1f 92       	push	r1
    1710:	cd b7       	in	r28, 0x3d	; 61
    1712:	de b7       	in	r29, 0x3e	; 62
	uint8_t iface_num;

	if (udc_num_configuration) {
    1714:	80 91 06 22 	lds	r24, 0x2206	; 0x802206 <udc_num_configuration>
    1718:	88 23       	and	r24, r24
    171a:	a1 f0       	breq	.+40     	; 0x1744 <udc_reset+0x3a>
		for (iface_num = 0;
    171c:	19 82       	std	Y+1, r1	; 0x01
    171e:	06 c0       	rjmp	.+12     	; 0x172c <udc_reset+0x22>
				iface_num < udc_ptr_conf->desc->bNumInterfaces;
				iface_num++) {
			udc_iface_disable(iface_num);
    1720:	89 81       	ldd	r24, Y+1	; 0x01
    1722:	0e 94 c2 0a 	call	0x1584	; 0x1584 <udc_iface_disable>
	uint8_t iface_num;

	if (udc_num_configuration) {
		for (iface_num = 0;
				iface_num < udc_ptr_conf->desc->bNumInterfaces;
				iface_num++) {
    1726:	89 81       	ldd	r24, Y+1	; 0x01
    1728:	8f 5f       	subi	r24, 0xFF	; 255
    172a:	89 83       	std	Y+1, r24	; 0x01
{
	uint8_t iface_num;

	if (udc_num_configuration) {
		for (iface_num = 0;
				iface_num < udc_ptr_conf->desc->bNumInterfaces;
    172c:	80 91 08 22 	lds	r24, 0x2208	; 0x802208 <udc_ptr_conf>
    1730:	90 91 09 22 	lds	r25, 0x2209	; 0x802209 <udc_ptr_conf+0x1>
    1734:	fc 01       	movw	r30, r24
    1736:	80 81       	ld	r24, Z
    1738:	91 81       	ldd	r25, Z+1	; 0x01
    173a:	fc 01       	movw	r30, r24
    173c:	94 81       	ldd	r25, Z+4	; 0x04
void udc_reset(void)
{
	uint8_t iface_num;

	if (udc_num_configuration) {
		for (iface_num = 0;
    173e:	89 81       	ldd	r24, Y+1	; 0x01
    1740:	89 17       	cp	r24, r25
    1742:	70 f3       	brcs	.-36     	; 0x1720 <udc_reset+0x16>
				iface_num < udc_ptr_conf->desc->bNumInterfaces;
				iface_num++) {
			udc_iface_disable(iface_num);
		}
	}
	udc_num_configuration = 0;
    1744:	10 92 06 22 	sts	0x2206, r1	; 0x802206 <udc_num_configuration>
	if (CPU_TO_LE16(USB_DEV_STATUS_REMOTEWAKEUP) & udc_device_status) {
		// Remote wakeup is enabled then disable it
		UDC_REMOTEWAKEUP_DISABLE();
	}
#endif
	udc_device_status =
    1748:	81 e0       	ldi	r24, 0x01	; 1
    174a:	90 e0       	ldi	r25, 0x00	; 0
    174c:	80 93 02 22 	sts	0x2202, r24	; 0x802202 <udc_device_status>
    1750:	90 93 03 22 	sts	0x2203, r25	; 0x802203 <udc_device_status+0x1>
#if (USB_DEVICE_ATTR & USB_CONFIG_ATTR_SELF_POWERED)
			CPU_TO_LE16(USB_DEV_STATUS_SELF_POWERED);
#else
			CPU_TO_LE16(USB_DEV_STATUS_BUS_POWERED);
#endif
}
    1754:	0f 90       	pop	r0
    1756:	df 91       	pop	r29
    1758:	cf 91       	pop	r28
    175a:	08 95       	ret

0000175c <udc_sof_notify>:

void udc_sof_notify(void)
{
    175c:	cf 93       	push	r28
    175e:	df 93       	push	r29
    1760:	1f 92       	push	r1
    1762:	cd b7       	in	r28, 0x3d	; 61
    1764:	de b7       	in	r29, 0x3e	; 62
	uint8_t iface_num;

	if (udc_num_configuration) {
    1766:	80 91 06 22 	lds	r24, 0x2206	; 0x802206 <udc_num_configuration>
    176a:	88 23       	and	r24, r24
    176c:	e9 f1       	breq	.+122    	; 0x17e8 <udc_sof_notify+0x8c>
		for (iface_num = 0;
    176e:	19 82       	std	Y+1, r1	; 0x01
    1770:	2f c0       	rjmp	.+94     	; 0x17d0 <udc_sof_notify+0x74>
				iface_num < udc_ptr_conf->desc->bNumInterfaces;
				iface_num++) {
			if (udc_ptr_conf->udi_apis[iface_num]->sof_notify != NULL) {
    1772:	80 91 08 22 	lds	r24, 0x2208	; 0x802208 <udc_ptr_conf>
    1776:	90 91 09 22 	lds	r25, 0x2209	; 0x802209 <udc_ptr_conf+0x1>
    177a:	fc 01       	movw	r30, r24
    177c:	22 81       	ldd	r18, Z+2	; 0x02
    177e:	33 81       	ldd	r19, Z+3	; 0x03
    1780:	89 81       	ldd	r24, Y+1	; 0x01
    1782:	88 2f       	mov	r24, r24
    1784:	90 e0       	ldi	r25, 0x00	; 0
    1786:	88 0f       	add	r24, r24
    1788:	99 1f       	adc	r25, r25
    178a:	82 0f       	add	r24, r18
    178c:	93 1f       	adc	r25, r19
    178e:	fc 01       	movw	r30, r24
    1790:	80 81       	ld	r24, Z
    1792:	91 81       	ldd	r25, Z+1	; 0x01
    1794:	fc 01       	movw	r30, r24
    1796:	80 85       	ldd	r24, Z+8	; 0x08
    1798:	91 85       	ldd	r25, Z+9	; 0x09
    179a:	89 2b       	or	r24, r25
    179c:	b1 f0       	breq	.+44     	; 0x17ca <udc_sof_notify+0x6e>
				udc_ptr_conf->udi_apis[iface_num]->sof_notify();
    179e:	80 91 08 22 	lds	r24, 0x2208	; 0x802208 <udc_ptr_conf>
    17a2:	90 91 09 22 	lds	r25, 0x2209	; 0x802209 <udc_ptr_conf+0x1>
    17a6:	fc 01       	movw	r30, r24
    17a8:	22 81       	ldd	r18, Z+2	; 0x02
    17aa:	33 81       	ldd	r19, Z+3	; 0x03
    17ac:	89 81       	ldd	r24, Y+1	; 0x01
    17ae:	88 2f       	mov	r24, r24
    17b0:	90 e0       	ldi	r25, 0x00	; 0
    17b2:	88 0f       	add	r24, r24
    17b4:	99 1f       	adc	r25, r25
    17b6:	82 0f       	add	r24, r18
    17b8:	93 1f       	adc	r25, r19
    17ba:	fc 01       	movw	r30, r24
    17bc:	80 81       	ld	r24, Z
    17be:	91 81       	ldd	r25, Z+1	; 0x01
    17c0:	fc 01       	movw	r30, r24
    17c2:	80 85       	ldd	r24, Z+8	; 0x08
    17c4:	91 85       	ldd	r25, Z+9	; 0x09
    17c6:	fc 01       	movw	r30, r24
    17c8:	19 95       	eicall
	uint8_t iface_num;

	if (udc_num_configuration) {
		for (iface_num = 0;
				iface_num < udc_ptr_conf->desc->bNumInterfaces;
				iface_num++) {
    17ca:	89 81       	ldd	r24, Y+1	; 0x01
    17cc:	8f 5f       	subi	r24, 0xFF	; 255
    17ce:	89 83       	std	Y+1, r24	; 0x01
{
	uint8_t iface_num;

	if (udc_num_configuration) {
		for (iface_num = 0;
				iface_num < udc_ptr_conf->desc->bNumInterfaces;
    17d0:	80 91 08 22 	lds	r24, 0x2208	; 0x802208 <udc_ptr_conf>
    17d4:	90 91 09 22 	lds	r25, 0x2209	; 0x802209 <udc_ptr_conf+0x1>
    17d8:	fc 01       	movw	r30, r24
    17da:	80 81       	ld	r24, Z
    17dc:	91 81       	ldd	r25, Z+1	; 0x01
    17de:	fc 01       	movw	r30, r24
    17e0:	94 81       	ldd	r25, Z+4	; 0x04
void udc_sof_notify(void)
{
	uint8_t iface_num;

	if (udc_num_configuration) {
		for (iface_num = 0;
    17e2:	89 81       	ldd	r24, Y+1	; 0x01
    17e4:	89 17       	cp	r24, r25
    17e6:	28 f2       	brcs	.-118    	; 0x1772 <udc_sof_notify+0x16>
			if (udc_ptr_conf->udi_apis[iface_num]->sof_notify != NULL) {
				udc_ptr_conf->udi_apis[iface_num]->sof_notify();
			}
		}
	}
}
    17e8:	0f 90       	pop	r0
    17ea:	df 91       	pop	r29
    17ec:	cf 91       	pop	r28
    17ee:	08 95       	ret

000017f0 <udc_req_std_dev_get_status>:
 * \brief Standard device request to get device status
 *
 * \return true if success
 */
static bool udc_req_std_dev_get_status(void)
{
    17f0:	cf 93       	push	r28
    17f2:	df 93       	push	r29
    17f4:	cd b7       	in	r28, 0x3d	; 61
    17f6:	de b7       	in	r29, 0x3e	; 62
	if (udd_g_ctrlreq.req.wLength != sizeof(udc_device_status)) {
    17f8:	80 91 73 23 	lds	r24, 0x2373	; 0x802373 <udd_g_ctrlreq+0x6>
    17fc:	90 91 74 23 	lds	r25, 0x2374	; 0x802374 <udd_g_ctrlreq+0x7>
    1800:	02 97       	sbiw	r24, 0x02	; 2
    1802:	11 f0       	breq	.+4      	; 0x1808 <udc_req_std_dev_get_status+0x18>
		return false;
    1804:	80 e0       	ldi	r24, 0x00	; 0
    1806:	07 c0       	rjmp	.+14     	; 0x1816 <udc_req_std_dev_get_status+0x26>
	}

	udd_set_setup_payload( (uint8_t *) & udc_device_status,
    1808:	62 e0       	ldi	r22, 0x02	; 2
    180a:	70 e0       	ldi	r23, 0x00	; 0
    180c:	82 e0       	ldi	r24, 0x02	; 2
    180e:	92 e2       	ldi	r25, 0x22	; 34
    1810:	0e 94 30 14 	call	0x2860	; 0x2860 <udd_set_setup_payload>
			sizeof(udc_device_status));
	return true;
    1814:	81 e0       	ldi	r24, 0x01	; 1
}
    1816:	df 91       	pop	r29
    1818:	cf 91       	pop	r28
    181a:	08 95       	ret

0000181c <udc_req_std_ep_get_status>:
 * \brief Standard endpoint request to get endpoint status
 *
 * \return true if success
 */
static bool udc_req_std_ep_get_status(void)
{
    181c:	cf 93       	push	r28
    181e:	df 93       	push	r29
    1820:	cd b7       	in	r28, 0x3d	; 61
    1822:	de b7       	in	r29, 0x3e	; 62
	static le16_t udc_ep_status;

	if (udd_g_ctrlreq.req.wLength != sizeof(udc_ep_status)) {
    1824:	80 91 73 23 	lds	r24, 0x2373	; 0x802373 <udd_g_ctrlreq+0x6>
    1828:	90 91 74 23 	lds	r25, 0x2374	; 0x802374 <udd_g_ctrlreq+0x7>
    182c:	02 97       	sbiw	r24, 0x02	; 2
    182e:	11 f0       	breq	.+4      	; 0x1834 <udc_req_std_ep_get_status+0x18>
		return false;
    1830:	80 e0       	ldi	r24, 0x00	; 0
    1832:	13 c0       	rjmp	.+38     	; 0x185a <udc_req_std_ep_get_status+0x3e>
	}

	udc_ep_status = udd_ep_is_halted(udd_g_ctrlreq.req.
    1834:	80 91 71 23 	lds	r24, 0x2371	; 0x802371 <udd_g_ctrlreq+0x4>
    1838:	90 91 72 23 	lds	r25, 0x2372	; 0x802372 <udd_g_ctrlreq+0x5>
    183c:	0e 94 ae 14 	call	0x295c	; 0x295c <udd_ep_is_halted>
    1840:	88 2f       	mov	r24, r24
    1842:	90 e0       	ldi	r25, 0x00	; 0
    1844:	80 93 0c 22 	sts	0x220C, r24	; 0x80220c <udc_ep_status.4378>
    1848:	90 93 0d 22 	sts	0x220D, r25	; 0x80220d <udc_ep_status.4378+0x1>
			wIndex & 0xFF) ? CPU_TO_LE16(USB_EP_STATUS_HALTED) : 0;

	udd_set_setup_payload( (uint8_t *) & udc_ep_status,
    184c:	62 e0       	ldi	r22, 0x02	; 2
    184e:	70 e0       	ldi	r23, 0x00	; 0
    1850:	8c e0       	ldi	r24, 0x0C	; 12
    1852:	92 e2       	ldi	r25, 0x22	; 34
    1854:	0e 94 30 14 	call	0x2860	; 0x2860 <udd_set_setup_payload>
			sizeof(udc_ep_status));
	return true;
    1858:	81 e0       	ldi	r24, 0x01	; 1
}
    185a:	df 91       	pop	r29
    185c:	cf 91       	pop	r28
    185e:	08 95       	ret

00001860 <udc_req_std_dev_clear_feature>:
 * \brief Standard device request to change device status
 *
 * \return true if success
 */
static bool udc_req_std_dev_clear_feature(void)
{
    1860:	cf 93       	push	r28
    1862:	df 93       	push	r29
    1864:	cd b7       	in	r28, 0x3d	; 61
    1866:	de b7       	in	r29, 0x3e	; 62
	if (udd_g_ctrlreq.req.wLength) {
    1868:	80 91 73 23 	lds	r24, 0x2373	; 0x802373 <udd_g_ctrlreq+0x6>
    186c:	90 91 74 23 	lds	r25, 0x2374	; 0x802374 <udd_g_ctrlreq+0x7>
    1870:	89 2b       	or	r24, r25
    1872:	11 f0       	breq	.+4      	; 0x1878 <udc_req_std_dev_clear_feature+0x18>
		return false;
    1874:	80 e0       	ldi	r24, 0x00	; 0
    1876:	12 c0       	rjmp	.+36     	; 0x189c <udc_req_std_dev_clear_feature+0x3c>
	}

	if (udd_g_ctrlreq.req.wValue == USB_DEV_FEATURE_REMOTE_WAKEUP) {
    1878:	80 91 6f 23 	lds	r24, 0x236F	; 0x80236f <udd_g_ctrlreq+0x2>
    187c:	90 91 70 23 	lds	r25, 0x2370	; 0x802370 <udd_g_ctrlreq+0x3>
    1880:	01 97       	sbiw	r24, 0x01	; 1
    1882:	59 f4       	brne	.+22     	; 0x189a <udc_req_std_dev_clear_feature+0x3a>
		udc_device_status &= CPU_TO_LE16(~(uint32_t)USB_DEV_STATUS_REMOTEWAKEUP);
    1884:	80 91 02 22 	lds	r24, 0x2202	; 0x802202 <udc_device_status>
    1888:	90 91 03 22 	lds	r25, 0x2203	; 0x802203 <udc_device_status+0x1>
    188c:	8d 7f       	andi	r24, 0xFD	; 253
    188e:	80 93 02 22 	sts	0x2202, r24	; 0x802202 <udc_device_status>
    1892:	90 93 03 22 	sts	0x2203, r25	; 0x802203 <udc_device_status+0x1>
#if (USB_CONFIG_ATTR_REMOTE_WAKEUP \
	== (USB_DEVICE_ATTR & USB_CONFIG_ATTR_REMOTE_WAKEUP))
		UDC_REMOTEWAKEUP_DISABLE();
#endif
		return true;
    1896:	81 e0       	ldi	r24, 0x01	; 1
    1898:	01 c0       	rjmp	.+2      	; 0x189c <udc_req_std_dev_clear_feature+0x3c>
	}
	return false;
    189a:	80 e0       	ldi	r24, 0x00	; 0
}
    189c:	df 91       	pop	r29
    189e:	cf 91       	pop	r28
    18a0:	08 95       	ret

000018a2 <udc_req_std_ep_clear_feature>:
 * \brief Standard endpoint request to clear endpoint feature
 *
 * \return true if success
 */
static bool udc_req_std_ep_clear_feature(void)
{
    18a2:	cf 93       	push	r28
    18a4:	df 93       	push	r29
    18a6:	cd b7       	in	r28, 0x3d	; 61
    18a8:	de b7       	in	r29, 0x3e	; 62
	if (udd_g_ctrlreq.req.wLength) {
    18aa:	80 91 73 23 	lds	r24, 0x2373	; 0x802373 <udd_g_ctrlreq+0x6>
    18ae:	90 91 74 23 	lds	r25, 0x2374	; 0x802374 <udd_g_ctrlreq+0x7>
    18b2:	89 2b       	or	r24, r25
    18b4:	11 f0       	breq	.+4      	; 0x18ba <udc_req_std_ep_clear_feature+0x18>
		return false;
    18b6:	80 e0       	ldi	r24, 0x00	; 0
    18b8:	0e c0       	rjmp	.+28     	; 0x18d6 <udc_req_std_ep_clear_feature+0x34>
	}

	if (udd_g_ctrlreq.req.wValue == USB_EP_FEATURE_HALT) {
    18ba:	80 91 6f 23 	lds	r24, 0x236F	; 0x80236f <udd_g_ctrlreq+0x2>
    18be:	90 91 70 23 	lds	r25, 0x2370	; 0x802370 <udd_g_ctrlreq+0x3>
    18c2:	89 2b       	or	r24, r25
    18c4:	39 f4       	brne	.+14     	; 0x18d4 <udc_req_std_ep_clear_feature+0x32>
		return udd_ep_clear_halt(udd_g_ctrlreq.req.wIndex & 0xFF);
    18c6:	80 91 71 23 	lds	r24, 0x2371	; 0x802371 <udd_g_ctrlreq+0x4>
    18ca:	90 91 72 23 	lds	r25, 0x2372	; 0x802372 <udd_g_ctrlreq+0x5>
    18ce:	0e 94 eb 14 	call	0x29d6	; 0x29d6 <udd_ep_clear_halt>
    18d2:	01 c0       	rjmp	.+2      	; 0x18d6 <udc_req_std_ep_clear_feature+0x34>
	}
	return false;
    18d4:	80 e0       	ldi	r24, 0x00	; 0
}
    18d6:	df 91       	pop	r29
    18d8:	cf 91       	pop	r28
    18da:	08 95       	ret

000018dc <udc_req_std_dev_set_feature>:
 * \brief Standard device request to set a feature
 *
 * \return true if success
 */
static bool udc_req_std_dev_set_feature(void)
{
    18dc:	cf 93       	push	r28
    18de:	df 93       	push	r29
    18e0:	cd b7       	in	r28, 0x3d	; 61
    18e2:	de b7       	in	r29, 0x3e	; 62
	if (udd_g_ctrlreq.req.wLength) {
    18e4:	80 91 73 23 	lds	r24, 0x2373	; 0x802373 <udd_g_ctrlreq+0x6>
    18e8:	90 91 74 23 	lds	r25, 0x2374	; 0x802374 <udd_g_ctrlreq+0x7>
    18ec:	89 2b       	or	r24, r25
    18ee:	11 f0       	breq	.+4      	; 0x18f4 <udc_req_std_dev_set_feature+0x18>
		return false;
    18f0:	80 e0       	ldi	r24, 0x00	; 0
    18f2:	0a c0       	rjmp	.+20     	; 0x1908 <udc_req_std_dev_set_feature+0x2c>
	}

	switch (udd_g_ctrlreq.req.wValue) {
    18f4:	80 91 6f 23 	lds	r24, 0x236F	; 0x80236f <udd_g_ctrlreq+0x2>
    18f8:	90 91 70 23 	lds	r25, 0x2370	; 0x802370 <udd_g_ctrlreq+0x3>
    18fc:	01 97       	sbiw	r24, 0x01	; 1
    18fe:	19 f0       	breq	.+6      	; 0x1906 <udc_req_std_dev_set_feature+0x2a>
			break;
		}
		break;
#endif
	default:
		break;
    1900:	00 00       	nop
	}
	return false;
    1902:	80 e0       	ldi	r24, 0x00	; 0
    1904:	01 c0       	rjmp	.+2      	; 0x1908 <udc_req_std_dev_set_feature+0x2c>
	== (USB_DEVICE_ATTR & USB_CONFIG_ATTR_REMOTE_WAKEUP))
		udc_device_status |= CPU_TO_LE16(USB_DEV_STATUS_REMOTEWAKEUP);
		UDC_REMOTEWAKEUP_ENABLE();
		return true;
#else
		return false;
    1906:	80 e0       	ldi	r24, 0x00	; 0
#endif
	default:
		break;
	}
	return false;
}
    1908:	df 91       	pop	r29
    190a:	cf 91       	pop	r28
    190c:	08 95       	ret

0000190e <udc_req_std_ep_set_feature>:
 *
 * \return true if success
 */
#if (0!=USB_DEVICE_MAX_EP)
static bool udc_req_std_ep_set_feature(void)
{
    190e:	cf 93       	push	r28
    1910:	df 93       	push	r29
    1912:	cd b7       	in	r28, 0x3d	; 61
    1914:	de b7       	in	r29, 0x3e	; 62
	if (udd_g_ctrlreq.req.wLength) {
    1916:	80 91 73 23 	lds	r24, 0x2373	; 0x802373 <udd_g_ctrlreq+0x6>
    191a:	90 91 74 23 	lds	r25, 0x2374	; 0x802374 <udd_g_ctrlreq+0x7>
    191e:	89 2b       	or	r24, r25
    1920:	11 f0       	breq	.+4      	; 0x1926 <udc_req_std_ep_set_feature+0x18>
		return false;
    1922:	80 e0       	ldi	r24, 0x00	; 0
    1924:	14 c0       	rjmp	.+40     	; 0x194e <udc_req_std_ep_set_feature+0x40>
	}
	if (udd_g_ctrlreq.req.wValue == USB_EP_FEATURE_HALT) {
    1926:	80 91 6f 23 	lds	r24, 0x236F	; 0x80236f <udd_g_ctrlreq+0x2>
    192a:	90 91 70 23 	lds	r25, 0x2370	; 0x802370 <udd_g_ctrlreq+0x3>
    192e:	89 2b       	or	r24, r25
    1930:	69 f4       	brne	.+26     	; 0x194c <udc_req_std_ep_set_feature+0x3e>
		udd_ep_abort(udd_g_ctrlreq.req.wIndex & 0xFF);
    1932:	80 91 71 23 	lds	r24, 0x2371	; 0x802371 <udd_g_ctrlreq+0x4>
    1936:	90 91 72 23 	lds	r25, 0x2372	; 0x802372 <udd_g_ctrlreq+0x5>
    193a:	0e 94 05 16 	call	0x2c0a	; 0x2c0a <udd_ep_abort>
		return udd_ep_set_halt(udd_g_ctrlreq.req.wIndex & 0xFF);
    193e:	80 91 71 23 	lds	r24, 0x2371	; 0x802371 <udd_g_ctrlreq+0x4>
    1942:	90 91 72 23 	lds	r25, 0x2372	; 0x802372 <udd_g_ctrlreq+0x5>
    1946:	0e 94 cc 14 	call	0x2998	; 0x2998 <udd_ep_set_halt>
    194a:	01 c0       	rjmp	.+2      	; 0x194e <udc_req_std_ep_set_feature+0x40>
	}
	return false;
    194c:	80 e0       	ldi	r24, 0x00	; 0
}
    194e:	df 91       	pop	r29
    1950:	cf 91       	pop	r28
    1952:	08 95       	ret

00001954 <udc_valid_address>:
/**
 * \brief Change the address of device
 * Callback called at the end of request set address
 */
static void udc_valid_address(void)
{
    1954:	cf 93       	push	r28
    1956:	df 93       	push	r29
    1958:	cd b7       	in	r28, 0x3d	; 61
    195a:	de b7       	in	r29, 0x3e	; 62
	udd_set_address(udd_g_ctrlreq.req.wValue & 0x7F);
    195c:	80 91 6f 23 	lds	r24, 0x236F	; 0x80236f <udd_g_ctrlreq+0x2>
    1960:	90 91 70 23 	lds	r25, 0x2370	; 0x802370 <udd_g_ctrlreq+0x3>
    1964:	8f 77       	andi	r24, 0x7F	; 127
    1966:	0e 94 02 14 	call	0x2804	; 0x2804 <udd_set_address>
}
    196a:	df 91       	pop	r29
    196c:	cf 91       	pop	r28
    196e:	08 95       	ret

00001970 <udc_req_std_dev_set_address>:
 * \brief Standard device request to set device address
 *
 * \return true if success
 */
static bool udc_req_std_dev_set_address(void)
{
    1970:	cf 93       	push	r28
    1972:	df 93       	push	r29
    1974:	cd b7       	in	r28, 0x3d	; 61
    1976:	de b7       	in	r29, 0x3e	; 62
	if (udd_g_ctrlreq.req.wLength) {
    1978:	80 91 73 23 	lds	r24, 0x2373	; 0x802373 <udd_g_ctrlreq+0x6>
    197c:	90 91 74 23 	lds	r25, 0x2374	; 0x802374 <udd_g_ctrlreq+0x7>
    1980:	89 2b       	or	r24, r25
    1982:	11 f0       	breq	.+4      	; 0x1988 <udc_req_std_dev_set_address+0x18>
		return false;
    1984:	80 e0       	ldi	r24, 0x00	; 0
    1986:	07 c0       	rjmp	.+14     	; 0x1996 <udc_req_std_dev_set_address+0x26>
	}

	// The address must be changed at the end of setup request after the handshake
	// then we use a callback to change address
	udd_g_ctrlreq.callback = udc_valid_address;
    1988:	8a ea       	ldi	r24, 0xAA	; 170
    198a:	9c e0       	ldi	r25, 0x0C	; 12
    198c:	80 93 79 23 	sts	0x2379, r24	; 0x802379 <udd_g_ctrlreq+0xc>
    1990:	90 93 7a 23 	sts	0x237A, r25	; 0x80237a <udd_g_ctrlreq+0xd>
	return true;
    1994:	81 e0       	ldi	r24, 0x01	; 1
}
    1996:	df 91       	pop	r29
    1998:	cf 91       	pop	r28
    199a:	08 95       	ret

0000199c <udc_req_std_dev_get_str_desc>:
 * \brief Standard device request to get device string descriptor
 *
 * \return true if success
 */
static bool udc_req_std_dev_get_str_desc(void)
{
    199c:	cf 93       	push	r28
    199e:	df 93       	push	r29
    19a0:	00 d0       	rcall	.+0      	; 0x19a2 <udc_req_std_dev_get_str_desc+0x6>
    19a2:	1f 92       	push	r1
    19a4:	cd b7       	in	r28, 0x3d	; 61
    19a6:	de b7       	in	r29, 0x3e	; 62
	uint8_t i;
	const uint8_t *str;
	uint8_t str_length = 0;
    19a8:	1c 82       	std	Y+4, r1	; 0x04

	// Link payload pointer to the string corresponding at request
	switch (udd_g_ctrlreq.req.wValue & 0xff) {
    19aa:	80 91 6f 23 	lds	r24, 0x236F	; 0x80236f <udd_g_ctrlreq+0x2>
    19ae:	90 91 70 23 	lds	r25, 0x2370	; 0x802370 <udd_g_ctrlreq+0x3>
    19b2:	99 27       	eor	r25, r25
    19b4:	81 30       	cpi	r24, 0x01	; 1
    19b6:	91 05       	cpc	r25, r1
    19b8:	69 f0       	breq	.+26     	; 0x19d4 <udc_req_std_dev_get_str_desc+0x38>
    19ba:	81 30       	cpi	r24, 0x01	; 1
    19bc:	91 05       	cpc	r25, r1
    19be:	18 f0       	brcs	.+6      	; 0x19c6 <udc_req_std_dev_get_str_desc+0x2a>
    19c0:	02 97       	sbiw	r24, 0x02	; 2
    19c2:	79 f0       	breq	.+30     	; 0x19e2 <udc_req_std_dev_get_str_desc+0x46>
    19c4:	15 c0       	rjmp	.+42     	; 0x19f0 <udc_req_std_dev_get_str_desc+0x54>
	case 0:
		udd_set_setup_payload((uint8_t *) &udc_string_desc_languageid,
    19c6:	64 e0       	ldi	r22, 0x04	; 4
    19c8:	70 e0       	ldi	r23, 0x00	; 0
    19ca:	88 e7       	ldi	r24, 0x78	; 120
    19cc:	90 e2       	ldi	r25, 0x20	; 32
    19ce:	0e 94 30 14 	call	0x2860	; 0x2860 <udd_set_setup_payload>
				sizeof(udc_string_desc_languageid));
		break;
    19d2:	10 c0       	rjmp	.+32     	; 0x19f4 <udc_req_std_dev_get_str_desc+0x58>

#ifdef USB_DEVICE_MANUFACTURE_NAME
	case 1:
		str_length = USB_DEVICE_MANUFACTURE_NAME_SIZE;
    19d4:	8f e0       	ldi	r24, 0x0F	; 15
    19d6:	8c 83       	std	Y+4, r24	; 0x04
		str = udc_string_manufacturer_name;
    19d8:	8c e7       	ldi	r24, 0x7C	; 124
    19da:	90 e2       	ldi	r25, 0x20	; 32
    19dc:	8a 83       	std	Y+2, r24	; 0x02
    19de:	9b 83       	std	Y+3, r25	; 0x03
		break;
    19e0:	09 c0       	rjmp	.+18     	; 0x19f4 <udc_req_std_dev_get_str_desc+0x58>
#endif
#ifdef USB_DEVICE_PRODUCT_NAME
	case 2:
		str_length = USB_DEVICE_PRODUCT_NAME_SIZE;
    19e2:	8f e0       	ldi	r24, 0x0F	; 15
    19e4:	8c 83       	std	Y+4, r24	; 0x04
		str = udc_string_product_name;
    19e6:	8c e8       	ldi	r24, 0x8C	; 140
    19e8:	90 e2       	ldi	r25, 0x20	; 32
    19ea:	8a 83       	std	Y+2, r24	; 0x02
    19ec:	9b 83       	std	Y+3, r25	; 0x03
		break;
    19ee:	02 c0       	rjmp	.+4      	; 0x19f4 <udc_req_std_dev_get_str_desc+0x58>
#ifdef UDC_GET_EXTRA_STRING
		if (UDC_GET_EXTRA_STRING()) {
			break;
		}
#endif
		return false;
    19f0:	80 e0       	ldi	r24, 0x00	; 0
    19f2:	33 c0       	rjmp	.+102    	; 0x1a5a <udc_req_std_dev_get_str_desc+0xbe>
	}

	if (str_length) {
    19f4:	8c 81       	ldd	r24, Y+4	; 0x04
    19f6:	88 23       	and	r24, r24
    19f8:	79 f1       	breq	.+94     	; 0x1a58 <udc_req_std_dev_get_str_desc+0xbc>
		for(i = 0; i < str_length; i++) {
    19fa:	19 82       	std	Y+1, r1	; 0x01
    19fc:	19 c0       	rjmp	.+50     	; 0x1a30 <udc_req_std_dev_get_str_desc+0x94>
			udc_string_desc.string[i] = cpu_to_le16((le16_t)str[i]);
    19fe:	89 81       	ldd	r24, Y+1	; 0x01
    1a00:	88 2f       	mov	r24, r24
    1a02:	90 e0       	ldi	r25, 0x00	; 0
    1a04:	29 81       	ldd	r18, Y+1	; 0x01
    1a06:	22 2f       	mov	r18, r18
    1a08:	30 e0       	ldi	r19, 0x00	; 0
    1a0a:	4a 81       	ldd	r20, Y+2	; 0x02
    1a0c:	5b 81       	ldd	r21, Y+3	; 0x03
    1a0e:	24 0f       	add	r18, r20
    1a10:	35 1f       	adc	r19, r21
    1a12:	f9 01       	movw	r30, r18
    1a14:	20 81       	ld	r18, Z
    1a16:	22 2f       	mov	r18, r18
    1a18:	30 e0       	ldi	r19, 0x00	; 0
    1a1a:	01 96       	adiw	r24, 0x01	; 1
    1a1c:	88 0f       	add	r24, r24
    1a1e:	99 1f       	adc	r25, r25
    1a20:	84 56       	subi	r24, 0x64	; 100
    1a22:	9f 4d       	sbci	r25, 0xDF	; 223
    1a24:	fc 01       	movw	r30, r24
    1a26:	20 83       	st	Z, r18
    1a28:	31 83       	std	Z+1, r19	; 0x01
#endif
		return false;
	}

	if (str_length) {
		for(i = 0; i < str_length; i++) {
    1a2a:	89 81       	ldd	r24, Y+1	; 0x01
    1a2c:	8f 5f       	subi	r24, 0xFF	; 255
    1a2e:	89 83       	std	Y+1, r24	; 0x01
    1a30:	99 81       	ldd	r25, Y+1	; 0x01
    1a32:	8c 81       	ldd	r24, Y+4	; 0x04
    1a34:	98 17       	cp	r25, r24
    1a36:	18 f3       	brcs	.-58     	; 0x19fe <udc_req_std_dev_get_str_desc+0x62>
			udc_string_desc.string[i] = cpu_to_le16((le16_t)str[i]);
		}

		udc_string_desc.header.bLength = 2 + (str_length) * 2;
    1a38:	8c 81       	ldd	r24, Y+4	; 0x04
    1a3a:	88 2f       	mov	r24, r24
    1a3c:	90 e0       	ldi	r25, 0x00	; 0
    1a3e:	01 96       	adiw	r24, 0x01	; 1
    1a40:	88 0f       	add	r24, r24
    1a42:	80 93 9c 20 	sts	0x209C, r24	; 0x80209c <udc_string_desc>
		udd_set_setup_payload(
			(uint8_t *) &udc_string_desc,
			udc_string_desc.header.bLength);
    1a46:	80 91 9c 20 	lds	r24, 0x209C	; 0x80209c <udc_string_desc>
		for(i = 0; i < str_length; i++) {
			udc_string_desc.string[i] = cpu_to_le16((le16_t)str[i]);
		}

		udc_string_desc.header.bLength = 2 + (str_length) * 2;
		udd_set_setup_payload(
    1a4a:	88 2f       	mov	r24, r24
    1a4c:	90 e0       	ldi	r25, 0x00	; 0
    1a4e:	bc 01       	movw	r22, r24
    1a50:	8c e9       	ldi	r24, 0x9C	; 156
    1a52:	90 e2       	ldi	r25, 0x20	; 32
    1a54:	0e 94 30 14 	call	0x2860	; 0x2860 <udd_set_setup_payload>
			(uint8_t *) &udc_string_desc,
			udc_string_desc.header.bLength);
	}

	return true;
    1a58:	81 e0       	ldi	r24, 0x01	; 1
}
    1a5a:	24 96       	adiw	r28, 0x04	; 4
    1a5c:	cd bf       	out	0x3d, r28	; 61
    1a5e:	de bf       	out	0x3e, r29	; 62
    1a60:	df 91       	pop	r29
    1a62:	cf 91       	pop	r28
    1a64:	08 95       	ret

00001a66 <udc_req_std_dev_get_descriptor>:
 * \brief Standard device request to get descriptors about USB device
 *
 * \return true if success
 */
static bool udc_req_std_dev_get_descriptor(void)
{
    1a66:	cf 93       	push	r28
    1a68:	df 93       	push	r29
    1a6a:	1f 92       	push	r1
    1a6c:	cd b7       	in	r28, 0x3d	; 61
    1a6e:	de b7       	in	r29, 0x3e	; 62
	uint8_t conf_num;

	conf_num = udd_g_ctrlreq.req.wValue & 0xff;
    1a70:	80 91 6f 23 	lds	r24, 0x236F	; 0x80236f <udd_g_ctrlreq+0x2>
    1a74:	90 91 70 23 	lds	r25, 0x2370	; 0x802370 <udd_g_ctrlreq+0x3>
    1a78:	89 83       	std	Y+1, r24	; 0x01

	// Check descriptor ID
	switch ((uint8_t) (udd_g_ctrlreq.req.wValue >> 8)) {
    1a7a:	80 91 6f 23 	lds	r24, 0x236F	; 0x80236f <udd_g_ctrlreq+0x2>
    1a7e:	90 91 70 23 	lds	r25, 0x2370	; 0x802370 <udd_g_ctrlreq+0x3>
    1a82:	89 2f       	mov	r24, r25
    1a84:	99 27       	eor	r25, r25
    1a86:	88 2f       	mov	r24, r24
    1a88:	90 e0       	ldi	r25, 0x00	; 0
    1a8a:	82 30       	cpi	r24, 0x02	; 2
    1a8c:	91 05       	cpc	r25, r1
    1a8e:	f1 f0       	breq	.+60     	; 0x1acc <udc_req_std_dev_get_descriptor+0x66>
    1a90:	83 30       	cpi	r24, 0x03	; 3
    1a92:	91 05       	cpc	r25, r1
    1a94:	1c f4       	brge	.+6      	; 0x1a9c <udc_req_std_dev_get_descriptor+0x36>
    1a96:	01 97       	sbiw	r24, 0x01	; 1
    1a98:	49 f0       	breq	.+18     	; 0x1aac <udc_req_std_dev_get_descriptor+0x46>
    1a9a:	72 c0       	rjmp	.+228    	; 0x1b80 <udc_req_std_dev_get_descriptor+0x11a>
    1a9c:	83 30       	cpi	r24, 0x03	; 3
    1a9e:	91 05       	cpc	r25, r1
    1aa0:	09 f4       	brne	.+2      	; 0x1aa4 <udc_req_std_dev_get_descriptor+0x3e>
    1aa2:	64 c0       	rjmp	.+200    	; 0x1b6c <udc_req_std_dev_get_descriptor+0x106>
    1aa4:	0f 97       	sbiw	r24, 0x0f	; 15
    1aa6:	09 f4       	brne	.+2      	; 0x1aaa <udc_req_std_dev_get_descriptor+0x44>
    1aa8:	4a c0       	rjmp	.+148    	; 0x1b3e <udc_req_std_dev_get_descriptor+0xd8>
    1aaa:	6a c0       	rjmp	.+212    	; 0x1b80 <udc_req_std_dev_get_descriptor+0x11a>
		} else
#endif
		{
			udd_set_setup_payload(
				(uint8_t *) udc_config.confdev_lsfs,
				udc_config.confdev_lsfs->bLength);
    1aac:	80 91 72 20 	lds	r24, 0x2072	; 0x802072 <udc_config>
    1ab0:	90 91 73 20 	lds	r25, 0x2073	; 0x802073 <udc_config+0x1>
    1ab4:	fc 01       	movw	r30, r24
    1ab6:	80 81       	ld	r24, Z
				(uint8_t *) udc_config.confdev_hs,
				udc_config.confdev_hs->bLength);
		} else
#endif
		{
			udd_set_setup_payload(
    1ab8:	28 2f       	mov	r18, r24
    1aba:	30 e0       	ldi	r19, 0x00	; 0
				(uint8_t *) udc_config.confdev_lsfs,
    1abc:	80 91 72 20 	lds	r24, 0x2072	; 0x802072 <udc_config>
    1ac0:	90 91 73 20 	lds	r25, 0x2073	; 0x802073 <udc_config+0x1>
				(uint8_t *) udc_config.confdev_hs,
				udc_config.confdev_hs->bLength);
		} else
#endif
		{
			udd_set_setup_payload(
    1ac4:	b9 01       	movw	r22, r18
    1ac6:	0e 94 30 14 	call	0x2860	; 0x2860 <udd_set_setup_payload>
				(uint8_t *) udc_config.confdev_lsfs,
				udc_config.confdev_lsfs->bLength);
		}
		break;
    1aca:	5c c0       	rjmp	.+184    	; 0x1b84 <udc_req_std_dev_get_descriptor+0x11e>
				le16_to_cpu(udc_config.conf_hs[conf_num].desc->wTotalLength));
		} else
#endif
		{
			// FS descriptor
			if (conf_num >= udc_config.confdev_lsfs->
    1acc:	80 91 72 20 	lds	r24, 0x2072	; 0x802072 <udc_config>
    1ad0:	90 91 73 20 	lds	r25, 0x2073	; 0x802073 <udc_config+0x1>
    1ad4:	fc 01       	movw	r30, r24
    1ad6:	91 89       	ldd	r25, Z+17	; 0x11
    1ad8:	89 81       	ldd	r24, Y+1	; 0x01
    1ada:	89 17       	cp	r24, r25
    1adc:	10 f0       	brcs	.+4      	; 0x1ae2 <udc_req_std_dev_get_descriptor+0x7c>
					bNumConfigurations) {
				return false;
    1ade:	80 e0       	ldi	r24, 0x00	; 0
    1ae0:	65 c0       	rjmp	.+202    	; 0x1bac <udc_req_std_dev_get_descriptor+0x146>
			}
			udd_set_setup_payload(
				(uint8_t *)udc_config.conf_lsfs[conf_num].desc,
				le16_to_cpu(udc_config.conf_lsfs[conf_num].desc->wTotalLength));
    1ae2:	20 91 74 20 	lds	r18, 0x2074	; 0x802074 <udc_config+0x2>
    1ae6:	30 91 75 20 	lds	r19, 0x2075	; 0x802075 <udc_config+0x3>
    1aea:	89 81       	ldd	r24, Y+1	; 0x01
    1aec:	88 2f       	mov	r24, r24
    1aee:	90 e0       	ldi	r25, 0x00	; 0
    1af0:	88 0f       	add	r24, r24
    1af2:	99 1f       	adc	r25, r25
    1af4:	88 0f       	add	r24, r24
    1af6:	99 1f       	adc	r25, r25
    1af8:	82 0f       	add	r24, r18
    1afa:	93 1f       	adc	r25, r19
    1afc:	fc 01       	movw	r30, r24
    1afe:	80 81       	ld	r24, Z
    1b00:	91 81       	ldd	r25, Z+1	; 0x01
			// FS descriptor
			if (conf_num >= udc_config.confdev_lsfs->
					bNumConfigurations) {
				return false;
			}
			udd_set_setup_payload(
    1b02:	fc 01       	movw	r30, r24
    1b04:	42 81       	ldd	r20, Z+2	; 0x02
    1b06:	53 81       	ldd	r21, Z+3	; 0x03
				(uint8_t *)udc_config.conf_lsfs[conf_num].desc,
    1b08:	20 91 74 20 	lds	r18, 0x2074	; 0x802074 <udc_config+0x2>
    1b0c:	30 91 75 20 	lds	r19, 0x2075	; 0x802075 <udc_config+0x3>
    1b10:	89 81       	ldd	r24, Y+1	; 0x01
    1b12:	88 2f       	mov	r24, r24
    1b14:	90 e0       	ldi	r25, 0x00	; 0
    1b16:	88 0f       	add	r24, r24
    1b18:	99 1f       	adc	r25, r25
    1b1a:	88 0f       	add	r24, r24
    1b1c:	99 1f       	adc	r25, r25
    1b1e:	82 0f       	add	r24, r18
    1b20:	93 1f       	adc	r25, r19
    1b22:	fc 01       	movw	r30, r24
    1b24:	80 81       	ld	r24, Z
    1b26:	91 81       	ldd	r25, Z+1	; 0x01
			// FS descriptor
			if (conf_num >= udc_config.confdev_lsfs->
					bNumConfigurations) {
				return false;
			}
			udd_set_setup_payload(
    1b28:	ba 01       	movw	r22, r20
    1b2a:	0e 94 30 14 	call	0x2860	; 0x2860 <udd_set_setup_payload>
				(uint8_t *)udc_config.conf_lsfs[conf_num].desc,
				le16_to_cpu(udc_config.conf_lsfs[conf_num].desc->wTotalLength));
		}
		((usb_conf_desc_t *) udd_g_ctrlreq.payload)->bDescriptorType =
    1b2e:	80 91 75 23 	lds	r24, 0x2375	; 0x802375 <udd_g_ctrlreq+0x8>
    1b32:	90 91 76 23 	lds	r25, 0x2376	; 0x802376 <udd_g_ctrlreq+0x9>
    1b36:	22 e0       	ldi	r18, 0x02	; 2
    1b38:	fc 01       	movw	r30, r24
    1b3a:	21 83       	std	Z+1, r18	; 0x01
				USB_DT_CONFIGURATION;
		break;
    1b3c:	23 c0       	rjmp	.+70     	; 0x1b84 <udc_req_std_dev_get_descriptor+0x11e>
		break;
#endif

	case USB_DT_BOS:
		// Device BOS descriptor requested
		if (udc_config.conf_bos == NULL) {
    1b3e:	80 91 76 20 	lds	r24, 0x2076	; 0x802076 <udc_config+0x4>
    1b42:	90 91 77 20 	lds	r25, 0x2077	; 0x802077 <udc_config+0x5>
    1b46:	89 2b       	or	r24, r25
    1b48:	11 f4       	brne	.+4      	; 0x1b4e <udc_req_std_dev_get_descriptor+0xe8>
			return false;
    1b4a:	80 e0       	ldi	r24, 0x00	; 0
    1b4c:	2f c0       	rjmp	.+94     	; 0x1bac <udc_req_std_dev_get_descriptor+0x146>
		}
		udd_set_setup_payload( (uint8_t *) udc_config.conf_bos,
				udc_config.conf_bos->wTotalLength);
    1b4e:	80 91 76 20 	lds	r24, 0x2076	; 0x802076 <udc_config+0x4>
    1b52:	90 91 77 20 	lds	r25, 0x2077	; 0x802077 <udc_config+0x5>
	case USB_DT_BOS:
		// Device BOS descriptor requested
		if (udc_config.conf_bos == NULL) {
			return false;
		}
		udd_set_setup_payload( (uint8_t *) udc_config.conf_bos,
    1b56:	fc 01       	movw	r30, r24
    1b58:	22 81       	ldd	r18, Z+2	; 0x02
    1b5a:	33 81       	ldd	r19, Z+3	; 0x03
    1b5c:	80 91 76 20 	lds	r24, 0x2076	; 0x802076 <udc_config+0x4>
    1b60:	90 91 77 20 	lds	r25, 0x2077	; 0x802077 <udc_config+0x5>
    1b64:	b9 01       	movw	r22, r18
    1b66:	0e 94 30 14 	call	0x2860	; 0x2860 <udd_set_setup_payload>
				udc_config.conf_bos->wTotalLength);
		break;
    1b6a:	0c c0       	rjmp	.+24     	; 0x1b84 <udc_req_std_dev_get_descriptor+0x11e>

	case USB_DT_STRING:
		// String descriptor requested
		if (!udc_req_std_dev_get_str_desc()) {
    1b6c:	0e 94 ce 0c 	call	0x199c	; 0x199c <udc_req_std_dev_get_str_desc>
    1b70:	98 2f       	mov	r25, r24
    1b72:	81 e0       	ldi	r24, 0x01	; 1
    1b74:	89 27       	eor	r24, r25
    1b76:	88 23       	and	r24, r24
    1b78:	11 f0       	breq	.+4      	; 0x1b7e <udc_req_std_dev_get_descriptor+0x118>
			return false;
    1b7a:	80 e0       	ldi	r24, 0x00	; 0
    1b7c:	17 c0       	rjmp	.+46     	; 0x1bac <udc_req_std_dev_get_descriptor+0x146>
		}
		break;
    1b7e:	02 c0       	rjmp	.+4      	; 0x1b84 <udc_req_std_dev_get_descriptor+0x11e>

	default:
		// Unknown descriptor requested
		return false;
    1b80:	80 e0       	ldi	r24, 0x00	; 0
    1b82:	14 c0       	rjmp	.+40     	; 0x1bac <udc_req_std_dev_get_descriptor+0x146>
	}
	// if the descriptor is larger than length requested, then reduce it
	if (udd_g_ctrlreq.req.wLength < udd_g_ctrlreq.payload_size) {
    1b84:	20 91 73 23 	lds	r18, 0x2373	; 0x802373 <udd_g_ctrlreq+0x6>
    1b88:	30 91 74 23 	lds	r19, 0x2374	; 0x802374 <udd_g_ctrlreq+0x7>
    1b8c:	80 91 77 23 	lds	r24, 0x2377	; 0x802377 <udd_g_ctrlreq+0xa>
    1b90:	90 91 78 23 	lds	r25, 0x2378	; 0x802378 <udd_g_ctrlreq+0xb>
    1b94:	28 17       	cp	r18, r24
    1b96:	39 07       	cpc	r19, r25
    1b98:	40 f4       	brcc	.+16     	; 0x1baa <udc_req_std_dev_get_descriptor+0x144>
		udd_g_ctrlreq.payload_size = udd_g_ctrlreq.req.wLength;
    1b9a:	80 91 73 23 	lds	r24, 0x2373	; 0x802373 <udd_g_ctrlreq+0x6>
    1b9e:	90 91 74 23 	lds	r25, 0x2374	; 0x802374 <udd_g_ctrlreq+0x7>
    1ba2:	80 93 77 23 	sts	0x2377, r24	; 0x802377 <udd_g_ctrlreq+0xa>
    1ba6:	90 93 78 23 	sts	0x2378, r25	; 0x802378 <udd_g_ctrlreq+0xb>
	}
	return true;
    1baa:	81 e0       	ldi	r24, 0x01	; 1
}
    1bac:	0f 90       	pop	r0
    1bae:	df 91       	pop	r29
    1bb0:	cf 91       	pop	r28
    1bb2:	08 95       	ret

00001bb4 <udc_req_std_dev_get_configuration>:
 * \brief Standard device request to get configuration number
 *
 * \return true if success
 */
static bool udc_req_std_dev_get_configuration(void)
{
    1bb4:	cf 93       	push	r28
    1bb6:	df 93       	push	r29
    1bb8:	cd b7       	in	r28, 0x3d	; 61
    1bba:	de b7       	in	r29, 0x3e	; 62
	if (udd_g_ctrlreq.req.wLength != 1) {
    1bbc:	80 91 73 23 	lds	r24, 0x2373	; 0x802373 <udd_g_ctrlreq+0x6>
    1bc0:	90 91 74 23 	lds	r25, 0x2374	; 0x802374 <udd_g_ctrlreq+0x7>
    1bc4:	01 97       	sbiw	r24, 0x01	; 1
    1bc6:	11 f0       	breq	.+4      	; 0x1bcc <udc_req_std_dev_get_configuration+0x18>
		return false;
    1bc8:	80 e0       	ldi	r24, 0x00	; 0
    1bca:	07 c0       	rjmp	.+14     	; 0x1bda <udc_req_std_dev_get_configuration+0x26>
	}

	udd_set_setup_payload(&udc_num_configuration,1);
    1bcc:	61 e0       	ldi	r22, 0x01	; 1
    1bce:	70 e0       	ldi	r23, 0x00	; 0
    1bd0:	86 e0       	ldi	r24, 0x06	; 6
    1bd2:	92 e2       	ldi	r25, 0x22	; 34
    1bd4:	0e 94 30 14 	call	0x2860	; 0x2860 <udd_set_setup_payload>
	return true;
    1bd8:	81 e0       	ldi	r24, 0x01	; 1
}
    1bda:	df 91       	pop	r29
    1bdc:	cf 91       	pop	r28
    1bde:	08 95       	ret

00001be0 <udc_req_std_dev_set_configuration>:
 * \brief Standard device request to enable a configuration
 *
 * \return true if success
 */
static bool udc_req_std_dev_set_configuration(void)
{
    1be0:	cf 93       	push	r28
    1be2:	df 93       	push	r29
    1be4:	1f 92       	push	r1
    1be6:	cd b7       	in	r28, 0x3d	; 61
    1be8:	de b7       	in	r29, 0x3e	; 62
	uint8_t iface_num;

	// Check request length
	if (udd_g_ctrlreq.req.wLength) {
    1bea:	80 91 73 23 	lds	r24, 0x2373	; 0x802373 <udd_g_ctrlreq+0x6>
    1bee:	90 91 74 23 	lds	r25, 0x2374	; 0x802374 <udd_g_ctrlreq+0x7>
    1bf2:	89 2b       	or	r24, r25
    1bf4:	11 f0       	breq	.+4      	; 0x1bfa <udc_req_std_dev_set_configuration+0x1a>
		return false;
    1bf6:	80 e0       	ldi	r24, 0x00	; 0
    1bf8:	58 c0       	rjmp	.+176    	; 0x1caa <udc_req_std_dev_set_configuration+0xca>
	}
	// Authorize configuration only if the address is valid
	if (!udd_getaddress()) {
    1bfa:	0e 94 11 14 	call	0x2822	; 0x2822 <udd_getaddress>
    1bfe:	88 23       	and	r24, r24
    1c00:	11 f4       	brne	.+4      	; 0x1c06 <udc_req_std_dev_set_configuration+0x26>
		return false;
    1c02:	80 e0       	ldi	r24, 0x00	; 0
    1c04:	52 c0       	rjmp	.+164    	; 0x1caa <udc_req_std_dev_set_configuration+0xca>
		}
	} else
#endif
	{
		// FS descriptor
		if ((udd_g_ctrlreq.req.wValue & 0xFF) >
    1c06:	80 91 6f 23 	lds	r24, 0x236F	; 0x80236f <udd_g_ctrlreq+0x2>
    1c0a:	90 91 70 23 	lds	r25, 0x2370	; 0x802370 <udd_g_ctrlreq+0x3>
    1c0e:	9c 01       	movw	r18, r24
    1c10:	33 27       	eor	r19, r19
				udc_config.confdev_lsfs->bNumConfigurations) {
    1c12:	80 91 72 20 	lds	r24, 0x2072	; 0x802072 <udc_config>
    1c16:	90 91 73 20 	lds	r25, 0x2073	; 0x802073 <udc_config+0x1>
    1c1a:	fc 01       	movw	r30, r24
    1c1c:	81 89       	ldd	r24, Z+17	; 0x11
		}
	} else
#endif
	{
		// FS descriptor
		if ((udd_g_ctrlreq.req.wValue & 0xFF) >
    1c1e:	88 2f       	mov	r24, r24
    1c20:	90 e0       	ldi	r25, 0x00	; 0
    1c22:	82 17       	cp	r24, r18
    1c24:	93 07       	cpc	r25, r19
    1c26:	10 f4       	brcc	.+4      	; 0x1c2c <udc_req_std_dev_set_configuration+0x4c>
				udc_config.confdev_lsfs->bNumConfigurations) {
			return false;
    1c28:	80 e0       	ldi	r24, 0x00	; 0
    1c2a:	3f c0       	rjmp	.+126    	; 0x1caa <udc_req_std_dev_set_configuration+0xca>
		}
	}

	// Reset current configuration
	udc_reset();
    1c2c:	0e 94 85 0b 	call	0x170a	; 0x170a <udc_reset>

	// Enable new configuration
	udc_num_configuration = udd_g_ctrlreq.req.wValue & 0xFF;
    1c30:	80 91 6f 23 	lds	r24, 0x236F	; 0x80236f <udd_g_ctrlreq+0x2>
    1c34:	90 91 70 23 	lds	r25, 0x2370	; 0x802370 <udd_g_ctrlreq+0x3>
    1c38:	80 93 06 22 	sts	0x2206, r24	; 0x802206 <udc_num_configuration>
	if (udc_num_configuration == 0) {
    1c3c:	80 91 06 22 	lds	r24, 0x2206	; 0x802206 <udc_num_configuration>
    1c40:	88 23       	and	r24, r24
    1c42:	11 f4       	brne	.+4      	; 0x1c48 <udc_req_std_dev_set_configuration+0x68>
		return true; // Default empty configuration requested
    1c44:	81 e0       	ldi	r24, 0x01	; 1
    1c46:	31 c0       	rjmp	.+98     	; 0x1caa <udc_req_std_dev_set_configuration+0xca>
		udc_ptr_conf = &udc_config.conf_hs[udc_num_configuration - 1];
	} else
#endif
	{
		// FS descriptor
		udc_ptr_conf = &udc_config.conf_lsfs[udc_num_configuration - 1];
    1c48:	20 91 74 20 	lds	r18, 0x2074	; 0x802074 <udc_config+0x2>
    1c4c:	30 91 75 20 	lds	r19, 0x2075	; 0x802075 <udc_config+0x3>
    1c50:	80 91 06 22 	lds	r24, 0x2206	; 0x802206 <udc_num_configuration>
    1c54:	88 2f       	mov	r24, r24
    1c56:	90 e0       	ldi	r25, 0x00	; 0
    1c58:	81 50       	subi	r24, 0x01	; 1
    1c5a:	90 4c       	sbci	r25, 0xC0	; 192
    1c5c:	88 0f       	add	r24, r24
    1c5e:	99 1f       	adc	r25, r25
    1c60:	88 0f       	add	r24, r24
    1c62:	99 1f       	adc	r25, r25
    1c64:	82 0f       	add	r24, r18
    1c66:	93 1f       	adc	r25, r19
    1c68:	80 93 08 22 	sts	0x2208, r24	; 0x802208 <udc_ptr_conf>
    1c6c:	90 93 09 22 	sts	0x2209, r25	; 0x802209 <udc_ptr_conf+0x1>
	}
	// Enable all interfaces of the selected configuration
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
    1c70:	19 82       	std	Y+1, r1	; 0x01
    1c72:	0e c0       	rjmp	.+28     	; 0x1c90 <udc_req_std_dev_set_configuration+0xb0>
			iface_num++) {
		if (!udc_iface_enable(iface_num, 0)) {
    1c74:	60 e0       	ldi	r22, 0x00	; 0
    1c76:	89 81       	ldd	r24, Y+1	; 0x01
    1c78:	0e 94 22 0b 	call	0x1644	; 0x1644 <udc_iface_enable>
    1c7c:	98 2f       	mov	r25, r24
    1c7e:	81 e0       	ldi	r24, 0x01	; 1
    1c80:	89 27       	eor	r24, r25
    1c82:	88 23       	and	r24, r24
    1c84:	11 f0       	breq	.+4      	; 0x1c8a <udc_req_std_dev_set_configuration+0xaa>
			return false;
    1c86:	80 e0       	ldi	r24, 0x00	; 0
    1c88:	10 c0       	rjmp	.+32     	; 0x1caa <udc_req_std_dev_set_configuration+0xca>
		// FS descriptor
		udc_ptr_conf = &udc_config.conf_lsfs[udc_num_configuration - 1];
	}
	// Enable all interfaces of the selected configuration
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
			iface_num++) {
    1c8a:	89 81       	ldd	r24, Y+1	; 0x01
    1c8c:	8f 5f       	subi	r24, 0xFF	; 255
    1c8e:	89 83       	std	Y+1, r24	; 0x01
	{
		// FS descriptor
		udc_ptr_conf = &udc_config.conf_lsfs[udc_num_configuration - 1];
	}
	// Enable all interfaces of the selected configuration
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
    1c90:	80 91 08 22 	lds	r24, 0x2208	; 0x802208 <udc_ptr_conf>
    1c94:	90 91 09 22 	lds	r25, 0x2209	; 0x802209 <udc_ptr_conf+0x1>
    1c98:	fc 01       	movw	r30, r24
    1c9a:	80 81       	ld	r24, Z
    1c9c:	91 81       	ldd	r25, Z+1	; 0x01
    1c9e:	fc 01       	movw	r30, r24
    1ca0:	94 81       	ldd	r25, Z+4	; 0x04
    1ca2:	89 81       	ldd	r24, Y+1	; 0x01
    1ca4:	89 17       	cp	r24, r25
    1ca6:	30 f3       	brcs	.-52     	; 0x1c74 <udc_req_std_dev_set_configuration+0x94>
			iface_num++) {
		if (!udc_iface_enable(iface_num, 0)) {
			return false;
		}
	}
	return true;
    1ca8:	81 e0       	ldi	r24, 0x01	; 1
}
    1caa:	0f 90       	pop	r0
    1cac:	df 91       	pop	r29
    1cae:	cf 91       	pop	r28
    1cb0:	08 95       	ret

00001cb2 <udc_req_std_iface_get_setting>:
 * to get the alternate setting number of an interface
 *
 * \return true if success
 */
static bool udc_req_std_iface_get_setting(void)
{
    1cb2:	cf 93       	push	r28
    1cb4:	df 93       	push	r29
    1cb6:	00 d0       	rcall	.+0      	; 0x1cb8 <udc_req_std_iface_get_setting+0x6>
    1cb8:	cd b7       	in	r28, 0x3d	; 61
    1cba:	de b7       	in	r29, 0x3e	; 62
	uint8_t iface_num;
	udi_api_t UDC_DESC_STORAGE *udi_api;

	if (udd_g_ctrlreq.req.wLength != 1) {
    1cbc:	80 91 73 23 	lds	r24, 0x2373	; 0x802373 <udd_g_ctrlreq+0x6>
    1cc0:	90 91 74 23 	lds	r25, 0x2374	; 0x802374 <udd_g_ctrlreq+0x7>
    1cc4:	01 97       	sbiw	r24, 0x01	; 1
    1cc6:	11 f0       	breq	.+4      	; 0x1ccc <udc_req_std_iface_get_setting+0x1a>
		return false; // Error in request
    1cc8:	80 e0       	ldi	r24, 0x00	; 0
    1cca:	47 c0       	rjmp	.+142    	; 0x1d5a <udc_req_std_iface_get_setting+0xa8>
	}
	if (!udc_num_configuration) {
    1ccc:	80 91 06 22 	lds	r24, 0x2206	; 0x802206 <udc_num_configuration>
    1cd0:	88 23       	and	r24, r24
    1cd2:	11 f4       	brne	.+4      	; 0x1cd8 <udc_req_std_iface_get_setting+0x26>
		return false; // The device is not is configured state yet
    1cd4:	80 e0       	ldi	r24, 0x00	; 0
    1cd6:	41 c0       	rjmp	.+130    	; 0x1d5a <udc_req_std_iface_get_setting+0xa8>
	}

	// Check the interface number included in the request
	iface_num = udd_g_ctrlreq.req.wIndex & 0xFF;
    1cd8:	80 91 71 23 	lds	r24, 0x2371	; 0x802371 <udd_g_ctrlreq+0x4>
    1cdc:	90 91 72 23 	lds	r25, 0x2372	; 0x802372 <udd_g_ctrlreq+0x5>
    1ce0:	89 83       	std	Y+1, r24	; 0x01
	if (iface_num >= udc_ptr_conf->desc->bNumInterfaces) {
    1ce2:	80 91 08 22 	lds	r24, 0x2208	; 0x802208 <udc_ptr_conf>
    1ce6:	90 91 09 22 	lds	r25, 0x2209	; 0x802209 <udc_ptr_conf+0x1>
    1cea:	fc 01       	movw	r30, r24
    1cec:	80 81       	ld	r24, Z
    1cee:	91 81       	ldd	r25, Z+1	; 0x01
    1cf0:	fc 01       	movw	r30, r24
    1cf2:	94 81       	ldd	r25, Z+4	; 0x04
    1cf4:	89 81       	ldd	r24, Y+1	; 0x01
    1cf6:	89 17       	cp	r24, r25
    1cf8:	10 f0       	brcs	.+4      	; 0x1cfe <udc_req_std_iface_get_setting+0x4c>
		return false;
    1cfa:	80 e0       	ldi	r24, 0x00	; 0
    1cfc:	2e c0       	rjmp	.+92     	; 0x1d5a <udc_req_std_iface_get_setting+0xa8>
	}

	// Select first alternate setting of the interface to update udc_ptr_iface
	// before call iface->getsetting()
	if (!udc_update_iface_desc(iface_num, 0)) {
    1cfe:	60 e0       	ldi	r22, 0x00	; 0
    1d00:	89 81       	ldd	r24, Y+1	; 0x01
    1d02:	0e 94 58 0a 	call	0x14b0	; 0x14b0 <udc_update_iface_desc>
    1d06:	98 2f       	mov	r25, r24
    1d08:	81 e0       	ldi	r24, 0x01	; 1
    1d0a:	89 27       	eor	r24, r25
    1d0c:	88 23       	and	r24, r24
    1d0e:	11 f0       	breq	.+4      	; 0x1d14 <udc_req_std_iface_get_setting+0x62>
		return false;
    1d10:	80 e0       	ldi	r24, 0x00	; 0
    1d12:	23 c0       	rjmp	.+70     	; 0x1d5a <udc_req_std_iface_get_setting+0xa8>
	}
	// Get alternate setting from UDI
	udi_api = udc_ptr_conf->udi_apis[iface_num];
    1d14:	80 91 08 22 	lds	r24, 0x2208	; 0x802208 <udc_ptr_conf>
    1d18:	90 91 09 22 	lds	r25, 0x2209	; 0x802209 <udc_ptr_conf+0x1>
    1d1c:	fc 01       	movw	r30, r24
    1d1e:	22 81       	ldd	r18, Z+2	; 0x02
    1d20:	33 81       	ldd	r19, Z+3	; 0x03
    1d22:	89 81       	ldd	r24, Y+1	; 0x01
    1d24:	88 2f       	mov	r24, r24
    1d26:	90 e0       	ldi	r25, 0x00	; 0
    1d28:	88 0f       	add	r24, r24
    1d2a:	99 1f       	adc	r25, r25
    1d2c:	82 0f       	add	r24, r18
    1d2e:	93 1f       	adc	r25, r19
    1d30:	fc 01       	movw	r30, r24
    1d32:	80 81       	ld	r24, Z
    1d34:	91 81       	ldd	r25, Z+1	; 0x01
    1d36:	8a 83       	std	Y+2, r24	; 0x02
    1d38:	9b 83       	std	Y+3, r25	; 0x03
	udc_iface_setting = udi_api->getsetting();
    1d3a:	8a 81       	ldd	r24, Y+2	; 0x02
    1d3c:	9b 81       	ldd	r25, Y+3	; 0x03
    1d3e:	fc 01       	movw	r30, r24
    1d40:	86 81       	ldd	r24, Z+6	; 0x06
    1d42:	97 81       	ldd	r25, Z+7	; 0x07
    1d44:	fc 01       	movw	r30, r24
    1d46:	19 95       	eicall
    1d48:	80 93 04 22 	sts	0x2204, r24	; 0x802204 <udc_iface_setting>

	// Link value to payload pointer of request
	udd_set_setup_payload(&udc_iface_setting,1);
    1d4c:	61 e0       	ldi	r22, 0x01	; 1
    1d4e:	70 e0       	ldi	r23, 0x00	; 0
    1d50:	84 e0       	ldi	r24, 0x04	; 4
    1d52:	92 e2       	ldi	r25, 0x22	; 34
    1d54:	0e 94 30 14 	call	0x2860	; 0x2860 <udd_set_setup_payload>
	return true;
    1d58:	81 e0       	ldi	r24, 0x01	; 1
}
    1d5a:	23 96       	adiw	r28, 0x03	; 3
    1d5c:	cd bf       	out	0x3d, r28	; 61
    1d5e:	de bf       	out	0x3e, r29	; 62
    1d60:	df 91       	pop	r29
    1d62:	cf 91       	pop	r28
    1d64:	08 95       	ret

00001d66 <udc_req_std_iface_set_setting>:
 * to set an alternate setting of an interface
 *
 * \return true if success
 */
static bool udc_req_std_iface_set_setting(void)
{
    1d66:	cf 93       	push	r28
    1d68:	df 93       	push	r29
    1d6a:	1f 92       	push	r1
    1d6c:	1f 92       	push	r1
    1d6e:	cd b7       	in	r28, 0x3d	; 61
    1d70:	de b7       	in	r29, 0x3e	; 62
	uint8_t iface_num, setting_num;

	if (udd_g_ctrlreq.req.wLength) {
    1d72:	80 91 73 23 	lds	r24, 0x2373	; 0x802373 <udd_g_ctrlreq+0x6>
    1d76:	90 91 74 23 	lds	r25, 0x2374	; 0x802374 <udd_g_ctrlreq+0x7>
    1d7a:	89 2b       	or	r24, r25
    1d7c:	11 f0       	breq	.+4      	; 0x1d82 <udc_req_std_iface_set_setting+0x1c>
		return false; // Error in request
    1d7e:	80 e0       	ldi	r24, 0x00	; 0
    1d80:	1e c0       	rjmp	.+60     	; 0x1dbe <udc_req_std_iface_set_setting+0x58>
	}
	if (!udc_num_configuration) {
    1d82:	80 91 06 22 	lds	r24, 0x2206	; 0x802206 <udc_num_configuration>
    1d86:	88 23       	and	r24, r24
    1d88:	11 f4       	brne	.+4      	; 0x1d8e <udc_req_std_iface_set_setting+0x28>
		return false; // The device is not is configured state yet
    1d8a:	80 e0       	ldi	r24, 0x00	; 0
    1d8c:	18 c0       	rjmp	.+48     	; 0x1dbe <udc_req_std_iface_set_setting+0x58>
	}

	iface_num = udd_g_ctrlreq.req.wIndex & 0xFF;
    1d8e:	80 91 71 23 	lds	r24, 0x2371	; 0x802371 <udd_g_ctrlreq+0x4>
    1d92:	90 91 72 23 	lds	r25, 0x2372	; 0x802372 <udd_g_ctrlreq+0x5>
    1d96:	89 83       	std	Y+1, r24	; 0x01
	setting_num = udd_g_ctrlreq.req.wValue & 0xFF;
    1d98:	80 91 6f 23 	lds	r24, 0x236F	; 0x80236f <udd_g_ctrlreq+0x2>
    1d9c:	90 91 70 23 	lds	r25, 0x2370	; 0x802370 <udd_g_ctrlreq+0x3>
    1da0:	8a 83       	std	Y+2, r24	; 0x02

	// Disable current setting
	if (!udc_iface_disable(iface_num)) {
    1da2:	89 81       	ldd	r24, Y+1	; 0x01
    1da4:	0e 94 c2 0a 	call	0x1584	; 0x1584 <udc_iface_disable>
    1da8:	98 2f       	mov	r25, r24
    1daa:	81 e0       	ldi	r24, 0x01	; 1
    1dac:	89 27       	eor	r24, r25
    1dae:	88 23       	and	r24, r24
    1db0:	11 f0       	breq	.+4      	; 0x1db6 <udc_req_std_iface_set_setting+0x50>
		return false;
    1db2:	80 e0       	ldi	r24, 0x00	; 0
    1db4:	04 c0       	rjmp	.+8      	; 0x1dbe <udc_req_std_iface_set_setting+0x58>
	}

	// Enable new setting
	return udc_iface_enable(iface_num, setting_num);
    1db6:	6a 81       	ldd	r22, Y+2	; 0x02
    1db8:	89 81       	ldd	r24, Y+1	; 0x01
    1dba:	0e 94 22 0b 	call	0x1644	; 0x1644 <udc_iface_enable>
}
    1dbe:	0f 90       	pop	r0
    1dc0:	0f 90       	pop	r0
    1dc2:	df 91       	pop	r29
    1dc4:	cf 91       	pop	r28
    1dc6:	08 95       	ret

00001dc8 <udc_reqstd>:
 * \brief Main routine to manage the standard USB SETUP request
 *
 * \return true if the request is supported
 */
static bool udc_reqstd(void)
{
    1dc8:	cf 93       	push	r28
    1dca:	df 93       	push	r29
    1dcc:	cd b7       	in	r28, 0x3d	; 61
    1dce:	de b7       	in	r29, 0x3e	; 62
	if (Udd_setup_is_in()) {
    1dd0:	80 91 6d 23 	lds	r24, 0x236D	; 0x80236d <udd_g_ctrlreq>
    1dd4:	88 23       	and	r24, r24
    1dd6:	0c f0       	brlt	.+2      	; 0x1dda <udc_reqstd+0x12>
    1dd8:	4c c0       	rjmp	.+152    	; 0x1e72 <udc_reqstd+0xaa>
		// GET Standard Requests
		if (udd_g_ctrlreq.req.wLength == 0) {
    1dda:	80 91 73 23 	lds	r24, 0x2373	; 0x802373 <udd_g_ctrlreq+0x6>
    1dde:	90 91 74 23 	lds	r25, 0x2374	; 0x802374 <udd_g_ctrlreq+0x7>
    1de2:	89 2b       	or	r24, r25
    1de4:	11 f4       	brne	.+4      	; 0x1dea <udc_reqstd+0x22>
			return false; // Error for USB host
    1de6:	80 e0       	ldi	r24, 0x00	; 0
    1de8:	9a c0       	rjmp	.+308    	; 0x1f1e <udc_reqstd+0x156>
		}

		if (USB_REQ_RECIP_DEVICE == Udd_setup_recipient()) {
    1dea:	80 91 6d 23 	lds	r24, 0x236D	; 0x80236d <udd_g_ctrlreq>
    1dee:	88 2f       	mov	r24, r24
    1df0:	90 e0       	ldi	r25, 0x00	; 0
    1df2:	8f 71       	andi	r24, 0x1F	; 31
    1df4:	99 27       	eor	r25, r25
    1df6:	89 2b       	or	r24, r25
    1df8:	b1 f4       	brne	.+44     	; 0x1e26 <udc_reqstd+0x5e>
			// Standard Get Device request
			switch (udd_g_ctrlreq.req.bRequest) {
    1dfa:	80 91 6e 23 	lds	r24, 0x236E	; 0x80236e <udd_g_ctrlreq+0x1>
    1dfe:	88 2f       	mov	r24, r24
    1e00:	90 e0       	ldi	r25, 0x00	; 0
    1e02:	86 30       	cpi	r24, 0x06	; 6
    1e04:	91 05       	cpc	r25, r1
    1e06:	49 f0       	breq	.+18     	; 0x1e1a <udc_reqstd+0x52>
    1e08:	88 30       	cpi	r24, 0x08	; 8
    1e0a:	91 05       	cpc	r25, r1
    1e0c:	49 f0       	breq	.+18     	; 0x1e20 <udc_reqstd+0x58>
    1e0e:	89 2b       	or	r24, r25
    1e10:	09 f0       	breq	.+2      	; 0x1e14 <udc_reqstd+0x4c>
			case USB_REQ_GET_DESCRIPTOR:
				return udc_req_std_dev_get_descriptor();
			case USB_REQ_GET_CONFIGURATION:
				return udc_req_std_dev_get_configuration();
			default:
				break;
    1e12:	09 c0       	rjmp	.+18     	; 0x1e26 <udc_reqstd+0x5e>

		if (USB_REQ_RECIP_DEVICE == Udd_setup_recipient()) {
			// Standard Get Device request
			switch (udd_g_ctrlreq.req.bRequest) {
			case USB_REQ_GET_STATUS:
				return udc_req_std_dev_get_status();
    1e14:	0e 94 f8 0b 	call	0x17f0	; 0x17f0 <udc_req_std_dev_get_status>
    1e18:	82 c0       	rjmp	.+260    	; 0x1f1e <udc_reqstd+0x156>
			case USB_REQ_GET_DESCRIPTOR:
				return udc_req_std_dev_get_descriptor();
    1e1a:	0e 94 33 0d 	call	0x1a66	; 0x1a66 <udc_req_std_dev_get_descriptor>
    1e1e:	7f c0       	rjmp	.+254    	; 0x1f1e <udc_reqstd+0x156>
			case USB_REQ_GET_CONFIGURATION:
				return udc_req_std_dev_get_configuration();
    1e20:	0e 94 da 0d 	call	0x1bb4	; 0x1bb4 <udc_req_std_dev_get_configuration>
    1e24:	7c c0       	rjmp	.+248    	; 0x1f1e <udc_reqstd+0x156>
			default:
				break;
			}
		}

		if (USB_REQ_RECIP_INTERFACE == Udd_setup_recipient()) {
    1e26:	80 91 6d 23 	lds	r24, 0x236D	; 0x80236d <udd_g_ctrlreq>
    1e2a:	88 2f       	mov	r24, r24
    1e2c:	90 e0       	ldi	r25, 0x00	; 0
    1e2e:	8f 71       	andi	r24, 0x1F	; 31
    1e30:	99 27       	eor	r25, r25
    1e32:	01 97       	sbiw	r24, 0x01	; 1
    1e34:	51 f4       	brne	.+20     	; 0x1e4a <udc_reqstd+0x82>
			// Standard Get Interface request
			switch (udd_g_ctrlreq.req.bRequest) {
    1e36:	80 91 6e 23 	lds	r24, 0x236E	; 0x80236e <udd_g_ctrlreq+0x1>
    1e3a:	88 2f       	mov	r24, r24
    1e3c:	90 e0       	ldi	r25, 0x00	; 0
    1e3e:	0a 97       	sbiw	r24, 0x0a	; 10
    1e40:	09 f0       	breq	.+2      	; 0x1e44 <udc_reqstd+0x7c>
			case USB_REQ_GET_INTERFACE:
				return udc_req_std_iface_get_setting();
			default:
				break;
    1e42:	03 c0       	rjmp	.+6      	; 0x1e4a <udc_reqstd+0x82>

		if (USB_REQ_RECIP_INTERFACE == Udd_setup_recipient()) {
			// Standard Get Interface request
			switch (udd_g_ctrlreq.req.bRequest) {
			case USB_REQ_GET_INTERFACE:
				return udc_req_std_iface_get_setting();
    1e44:	0e 94 59 0e 	call	0x1cb2	; 0x1cb2 <udc_req_std_iface_get_setting>
    1e48:	6a c0       	rjmp	.+212    	; 0x1f1e <udc_reqstd+0x156>
			default:
				break;
			}
		}
#if (0!=USB_DEVICE_MAX_EP)
		if (USB_REQ_RECIP_ENDPOINT == Udd_setup_recipient()) {
    1e4a:	80 91 6d 23 	lds	r24, 0x236D	; 0x80236d <udd_g_ctrlreq>
    1e4e:	88 2f       	mov	r24, r24
    1e50:	90 e0       	ldi	r25, 0x00	; 0
    1e52:	8f 71       	andi	r24, 0x1F	; 31
    1e54:	99 27       	eor	r25, r25
    1e56:	02 97       	sbiw	r24, 0x02	; 2
    1e58:	09 f0       	breq	.+2      	; 0x1e5c <udc_reqstd+0x94>
    1e5a:	60 c0       	rjmp	.+192    	; 0x1f1c <udc_reqstd+0x154>
			// Standard Get Endpoint request
			switch (udd_g_ctrlreq.req.bRequest) {
    1e5c:	80 91 6e 23 	lds	r24, 0x236E	; 0x80236e <udd_g_ctrlreq+0x1>
    1e60:	88 2f       	mov	r24, r24
    1e62:	90 e0       	ldi	r25, 0x00	; 0
    1e64:	89 2b       	or	r24, r25
    1e66:	11 f0       	breq	.+4      	; 0x1e6c <udc_reqstd+0xa4>
			case USB_REQ_GET_STATUS:
				return udc_req_std_ep_get_status();
			default:
				break;
    1e68:	00 00       	nop
    1e6a:	58 c0       	rjmp	.+176    	; 0x1f1c <udc_reqstd+0x154>
#if (0!=USB_DEVICE_MAX_EP)
		if (USB_REQ_RECIP_ENDPOINT == Udd_setup_recipient()) {
			// Standard Get Endpoint request
			switch (udd_g_ctrlreq.req.bRequest) {
			case USB_REQ_GET_STATUS:
				return udc_req_std_ep_get_status();
    1e6c:	0e 94 0e 0c 	call	0x181c	; 0x181c <udc_req_std_ep_get_status>
    1e70:	56 c0       	rjmp	.+172    	; 0x1f1e <udc_reqstd+0x156>
			}
		}
#endif
	} else {
		// SET Standard Requests
		if (USB_REQ_RECIP_DEVICE == Udd_setup_recipient()) {
    1e72:	80 91 6d 23 	lds	r24, 0x236D	; 0x80236d <udd_g_ctrlreq>
    1e76:	88 2f       	mov	r24, r24
    1e78:	90 e0       	ldi	r25, 0x00	; 0
    1e7a:	8f 71       	andi	r24, 0x1F	; 31
    1e7c:	99 27       	eor	r25, r25
    1e7e:	89 2b       	or	r24, r25
    1e80:	19 f5       	brne	.+70     	; 0x1ec8 <udc_reqstd+0x100>
			// Standard Set Device request
			switch (udd_g_ctrlreq.req.bRequest) {
    1e82:	80 91 6e 23 	lds	r24, 0x236E	; 0x80236e <udd_g_ctrlreq+0x1>
    1e86:	88 2f       	mov	r24, r24
    1e88:	90 e0       	ldi	r25, 0x00	; 0
    1e8a:	85 30       	cpi	r24, 0x05	; 5
    1e8c:	91 05       	cpc	r25, r1
    1e8e:	79 f0       	breq	.+30     	; 0x1eae <udc_reqstd+0xe6>
    1e90:	86 30       	cpi	r24, 0x06	; 6
    1e92:	91 05       	cpc	r25, r1
    1e94:	34 f4       	brge	.+12     	; 0x1ea2 <udc_reqstd+0xda>
    1e96:	81 30       	cpi	r24, 0x01	; 1
    1e98:	91 05       	cpc	r25, r1
    1e9a:	61 f0       	breq	.+24     	; 0x1eb4 <udc_reqstd+0xec>
    1e9c:	03 97       	sbiw	r24, 0x03	; 3
    1e9e:	69 f0       	breq	.+26     	; 0x1eba <udc_reqstd+0xf2>
				return udc_req_std_dev_set_configuration();
			case USB_REQ_SET_DESCRIPTOR:
				/* Not supported (defined as optional by the USB 2.0 spec) */
				break;
			default:
				break;
    1ea0:	13 c0       	rjmp	.+38     	; 0x1ec8 <udc_reqstd+0x100>
#endif
	} else {
		// SET Standard Requests
		if (USB_REQ_RECIP_DEVICE == Udd_setup_recipient()) {
			// Standard Set Device request
			switch (udd_g_ctrlreq.req.bRequest) {
    1ea2:	87 30       	cpi	r24, 0x07	; 7
    1ea4:	91 05       	cpc	r25, r1
    1ea6:	79 f0       	breq	.+30     	; 0x1ec6 <udc_reqstd+0xfe>
    1ea8:	09 97       	sbiw	r24, 0x09	; 9
    1eaa:	51 f0       	breq	.+20     	; 0x1ec0 <udc_reqstd+0xf8>
				return udc_req_std_dev_set_configuration();
			case USB_REQ_SET_DESCRIPTOR:
				/* Not supported (defined as optional by the USB 2.0 spec) */
				break;
			default:
				break;
    1eac:	0d c0       	rjmp	.+26     	; 0x1ec8 <udc_reqstd+0x100>
		// SET Standard Requests
		if (USB_REQ_RECIP_DEVICE == Udd_setup_recipient()) {
			// Standard Set Device request
			switch (udd_g_ctrlreq.req.bRequest) {
			case USB_REQ_SET_ADDRESS:
				return udc_req_std_dev_set_address();
    1eae:	0e 94 b8 0c 	call	0x1970	; 0x1970 <udc_req_std_dev_set_address>
    1eb2:	35 c0       	rjmp	.+106    	; 0x1f1e <udc_reqstd+0x156>
			case USB_REQ_CLEAR_FEATURE:
				return udc_req_std_dev_clear_feature();
    1eb4:	0e 94 30 0c 	call	0x1860	; 0x1860 <udc_req_std_dev_clear_feature>
    1eb8:	32 c0       	rjmp	.+100    	; 0x1f1e <udc_reqstd+0x156>
			case USB_REQ_SET_FEATURE:
				return udc_req_std_dev_set_feature();
    1eba:	0e 94 6e 0c 	call	0x18dc	; 0x18dc <udc_req_std_dev_set_feature>
    1ebe:	2f c0       	rjmp	.+94     	; 0x1f1e <udc_reqstd+0x156>
			case USB_REQ_SET_CONFIGURATION:
				return udc_req_std_dev_set_configuration();
    1ec0:	0e 94 f0 0d 	call	0x1be0	; 0x1be0 <udc_req_std_dev_set_configuration>
    1ec4:	2c c0       	rjmp	.+88     	; 0x1f1e <udc_reqstd+0x156>
			case USB_REQ_SET_DESCRIPTOR:
				/* Not supported (defined as optional by the USB 2.0 spec) */
				break;
    1ec6:	00 00       	nop
			default:
				break;
			}
		}

		if (USB_REQ_RECIP_INTERFACE == Udd_setup_recipient()) {
    1ec8:	80 91 6d 23 	lds	r24, 0x236D	; 0x80236d <udd_g_ctrlreq>
    1ecc:	88 2f       	mov	r24, r24
    1ece:	90 e0       	ldi	r25, 0x00	; 0
    1ed0:	8f 71       	andi	r24, 0x1F	; 31
    1ed2:	99 27       	eor	r25, r25
    1ed4:	01 97       	sbiw	r24, 0x01	; 1
    1ed6:	51 f4       	brne	.+20     	; 0x1eec <udc_reqstd+0x124>
			// Standard Set Interface request
			switch (udd_g_ctrlreq.req.bRequest) {
    1ed8:	80 91 6e 23 	lds	r24, 0x236E	; 0x80236e <udd_g_ctrlreq+0x1>
    1edc:	88 2f       	mov	r24, r24
    1ede:	90 e0       	ldi	r25, 0x00	; 0
    1ee0:	0b 97       	sbiw	r24, 0x0b	; 11
    1ee2:	09 f0       	breq	.+2      	; 0x1ee6 <udc_reqstd+0x11e>
			case USB_REQ_SET_INTERFACE:
				return udc_req_std_iface_set_setting();
			default:
				break;
    1ee4:	03 c0       	rjmp	.+6      	; 0x1eec <udc_reqstd+0x124>

		if (USB_REQ_RECIP_INTERFACE == Udd_setup_recipient()) {
			// Standard Set Interface request
			switch (udd_g_ctrlreq.req.bRequest) {
			case USB_REQ_SET_INTERFACE:
				return udc_req_std_iface_set_setting();
    1ee6:	0e 94 b3 0e 	call	0x1d66	; 0x1d66 <udc_req_std_iface_set_setting>
    1eea:	19 c0       	rjmp	.+50     	; 0x1f1e <udc_reqstd+0x156>
			default:
				break;
			}
		}
#if (0!=USB_DEVICE_MAX_EP)
		if (USB_REQ_RECIP_ENDPOINT == Udd_setup_recipient()) {
    1eec:	80 91 6d 23 	lds	r24, 0x236D	; 0x80236d <udd_g_ctrlreq>
    1ef0:	88 2f       	mov	r24, r24
    1ef2:	90 e0       	ldi	r25, 0x00	; 0
    1ef4:	8f 71       	andi	r24, 0x1F	; 31
    1ef6:	99 27       	eor	r25, r25
    1ef8:	02 97       	sbiw	r24, 0x02	; 2
    1efa:	81 f4       	brne	.+32     	; 0x1f1c <udc_reqstd+0x154>
			// Standard Set Endpoint request
			switch (udd_g_ctrlreq.req.bRequest) {
    1efc:	80 91 6e 23 	lds	r24, 0x236E	; 0x80236e <udd_g_ctrlreq+0x1>
    1f00:	88 2f       	mov	r24, r24
    1f02:	90 e0       	ldi	r25, 0x00	; 0
    1f04:	81 30       	cpi	r24, 0x01	; 1
    1f06:	91 05       	cpc	r25, r1
    1f08:	19 f0       	breq	.+6      	; 0x1f10 <udc_reqstd+0x148>
    1f0a:	03 97       	sbiw	r24, 0x03	; 3
    1f0c:	21 f0       	breq	.+8      	; 0x1f16 <udc_reqstd+0x14e>
			case USB_REQ_CLEAR_FEATURE:
				return udc_req_std_ep_clear_feature();
			case USB_REQ_SET_FEATURE:
				return udc_req_std_ep_set_feature();
			default:
				break;
    1f0e:	06 c0       	rjmp	.+12     	; 0x1f1c <udc_reqstd+0x154>
#if (0!=USB_DEVICE_MAX_EP)
		if (USB_REQ_RECIP_ENDPOINT == Udd_setup_recipient()) {
			// Standard Set Endpoint request
			switch (udd_g_ctrlreq.req.bRequest) {
			case USB_REQ_CLEAR_FEATURE:
				return udc_req_std_ep_clear_feature();
    1f10:	0e 94 51 0c 	call	0x18a2	; 0x18a2 <udc_req_std_ep_clear_feature>
    1f14:	04 c0       	rjmp	.+8      	; 0x1f1e <udc_reqstd+0x156>
			case USB_REQ_SET_FEATURE:
				return udc_req_std_ep_set_feature();
    1f16:	0e 94 87 0c 	call	0x190e	; 0x190e <udc_req_std_ep_set_feature>
    1f1a:	01 c0       	rjmp	.+2      	; 0x1f1e <udc_reqstd+0x156>
				break;
			}
		}
#endif
	}
	return false;
    1f1c:	80 e0       	ldi	r24, 0x00	; 0
}
    1f1e:	df 91       	pop	r29
    1f20:	cf 91       	pop	r28
    1f22:	08 95       	ret

00001f24 <udc_req_iface>:
 * \brief Send the SETUP interface request to UDI
 *
 * \return true if the request is supported
 */
static bool udc_req_iface(void)
{
    1f24:	cf 93       	push	r28
    1f26:	df 93       	push	r29
    1f28:	00 d0       	rcall	.+0      	; 0x1f2a <udc_req_iface+0x6>
    1f2a:	cd b7       	in	r28, 0x3d	; 61
    1f2c:	de b7       	in	r29, 0x3e	; 62
	uint8_t iface_num;
	udi_api_t UDC_DESC_STORAGE *udi_api;

	if (0 == udc_num_configuration) {
    1f2e:	80 91 06 22 	lds	r24, 0x2206	; 0x802206 <udc_num_configuration>
    1f32:	88 23       	and	r24, r24
    1f34:	11 f4       	brne	.+4      	; 0x1f3a <udc_req_iface+0x16>
		return false; // The device is not is configured state yet
    1f36:	80 e0       	ldi	r24, 0x00	; 0
    1f38:	4a c0       	rjmp	.+148    	; 0x1fce <udc_req_iface+0xaa>
	}
	// Check interface number
	iface_num = udd_g_ctrlreq.req.wIndex & 0xFF;
    1f3a:	80 91 71 23 	lds	r24, 0x2371	; 0x802371 <udd_g_ctrlreq+0x4>
    1f3e:	90 91 72 23 	lds	r25, 0x2372	; 0x802372 <udd_g_ctrlreq+0x5>
    1f42:	89 83       	std	Y+1, r24	; 0x01
	if (iface_num >= udc_ptr_conf->desc->bNumInterfaces) {
    1f44:	80 91 08 22 	lds	r24, 0x2208	; 0x802208 <udc_ptr_conf>
    1f48:	90 91 09 22 	lds	r25, 0x2209	; 0x802209 <udc_ptr_conf+0x1>
    1f4c:	fc 01       	movw	r30, r24
    1f4e:	80 81       	ld	r24, Z
    1f50:	91 81       	ldd	r25, Z+1	; 0x01
    1f52:	fc 01       	movw	r30, r24
    1f54:	94 81       	ldd	r25, Z+4	; 0x04
    1f56:	89 81       	ldd	r24, Y+1	; 0x01
    1f58:	89 17       	cp	r24, r25
    1f5a:	10 f0       	brcs	.+4      	; 0x1f60 <udc_req_iface+0x3c>
		return false;
    1f5c:	80 e0       	ldi	r24, 0x00	; 0
    1f5e:	37 c0       	rjmp	.+110    	; 0x1fce <udc_req_iface+0xaa>
	}

	//* To update udc_ptr_iface with the selected interface in request
	// Select first alternate setting of interface to update udc_ptr_iface
	// before calling udi_api->getsetting()
	if (!udc_update_iface_desc(iface_num, 0)) {
    1f60:	60 e0       	ldi	r22, 0x00	; 0
    1f62:	89 81       	ldd	r24, Y+1	; 0x01
    1f64:	0e 94 58 0a 	call	0x14b0	; 0x14b0 <udc_update_iface_desc>
    1f68:	98 2f       	mov	r25, r24
    1f6a:	81 e0       	ldi	r24, 0x01	; 1
    1f6c:	89 27       	eor	r24, r25
    1f6e:	88 23       	and	r24, r24
    1f70:	11 f0       	breq	.+4      	; 0x1f76 <udc_req_iface+0x52>
		return false;
    1f72:	80 e0       	ldi	r24, 0x00	; 0
    1f74:	2c c0       	rjmp	.+88     	; 0x1fce <udc_req_iface+0xaa>
	}
	// Select the interface with the current alternate setting
	udi_api = udc_ptr_conf->udi_apis[iface_num];
    1f76:	80 91 08 22 	lds	r24, 0x2208	; 0x802208 <udc_ptr_conf>
    1f7a:	90 91 09 22 	lds	r25, 0x2209	; 0x802209 <udc_ptr_conf+0x1>
    1f7e:	fc 01       	movw	r30, r24
    1f80:	22 81       	ldd	r18, Z+2	; 0x02
    1f82:	33 81       	ldd	r19, Z+3	; 0x03
    1f84:	89 81       	ldd	r24, Y+1	; 0x01
    1f86:	88 2f       	mov	r24, r24
    1f88:	90 e0       	ldi	r25, 0x00	; 0
    1f8a:	88 0f       	add	r24, r24
    1f8c:	99 1f       	adc	r25, r25
    1f8e:	82 0f       	add	r24, r18
    1f90:	93 1f       	adc	r25, r19
    1f92:	fc 01       	movw	r30, r24
    1f94:	80 81       	ld	r24, Z
    1f96:	91 81       	ldd	r25, Z+1	; 0x01
    1f98:	8a 83       	std	Y+2, r24	; 0x02
    1f9a:	9b 83       	std	Y+3, r25	; 0x03
	if (!udc_update_iface_desc(iface_num, udi_api->getsetting())) {
    1f9c:	8a 81       	ldd	r24, Y+2	; 0x02
    1f9e:	9b 81       	ldd	r25, Y+3	; 0x03
    1fa0:	fc 01       	movw	r30, r24
    1fa2:	86 81       	ldd	r24, Z+6	; 0x06
    1fa4:	97 81       	ldd	r25, Z+7	; 0x07
    1fa6:	fc 01       	movw	r30, r24
    1fa8:	19 95       	eicall
    1faa:	68 2f       	mov	r22, r24
    1fac:	89 81       	ldd	r24, Y+1	; 0x01
    1fae:	0e 94 58 0a 	call	0x14b0	; 0x14b0 <udc_update_iface_desc>
    1fb2:	98 2f       	mov	r25, r24
    1fb4:	81 e0       	ldi	r24, 0x01	; 1
    1fb6:	89 27       	eor	r24, r25
    1fb8:	88 23       	and	r24, r24
    1fba:	11 f0       	breq	.+4      	; 0x1fc0 <udc_req_iface+0x9c>
		return false;
    1fbc:	80 e0       	ldi	r24, 0x00	; 0
    1fbe:	07 c0       	rjmp	.+14     	; 0x1fce <udc_req_iface+0xaa>
	}

	// Send the SETUP request to the UDI corresponding to the interface number
	return udi_api->setup();
    1fc0:	8a 81       	ldd	r24, Y+2	; 0x02
    1fc2:	9b 81       	ldd	r25, Y+3	; 0x03
    1fc4:	fc 01       	movw	r30, r24
    1fc6:	84 81       	ldd	r24, Z+4	; 0x04
    1fc8:	95 81       	ldd	r25, Z+5	; 0x05
    1fca:	fc 01       	movw	r30, r24
    1fcc:	19 95       	eicall
}
    1fce:	23 96       	adiw	r28, 0x03	; 3
    1fd0:	cd bf       	out	0x3d, r28	; 61
    1fd2:	de bf       	out	0x3e, r29	; 62
    1fd4:	df 91       	pop	r29
    1fd6:	cf 91       	pop	r28
    1fd8:	08 95       	ret

00001fda <udc_req_ep>:
 * \brief Send the SETUP interface request to UDI
 *
 * \return true if the request is supported
 */
static bool udc_req_ep(void)
{
    1fda:	cf 93       	push	r28
    1fdc:	df 93       	push	r29
    1fde:	00 d0       	rcall	.+0      	; 0x1fe0 <udc_req_ep+0x6>
    1fe0:	cd b7       	in	r28, 0x3d	; 61
    1fe2:	de b7       	in	r29, 0x3e	; 62
	uint8_t iface_num;
	udi_api_t UDC_DESC_STORAGE *udi_api;

	if (0 == udc_num_configuration) {
    1fe4:	80 91 06 22 	lds	r24, 0x2206	; 0x802206 <udc_num_configuration>
    1fe8:	88 23       	and	r24, r24
    1fea:	11 f4       	brne	.+4      	; 0x1ff0 <udc_req_ep+0x16>
		return false; // The device is not is configured state yet
    1fec:	80 e0       	ldi	r24, 0x00	; 0
    1fee:	47 c0       	rjmp	.+142    	; 0x207e <udc_req_ep+0xa4>
	}
	// Send this request on all enabled interfaces
	iface_num = udd_g_ctrlreq.req.wIndex & 0xFF;
    1ff0:	80 91 71 23 	lds	r24, 0x2371	; 0x802371 <udd_g_ctrlreq+0x4>
    1ff4:	90 91 72 23 	lds	r25, 0x2372	; 0x802372 <udd_g_ctrlreq+0x5>
    1ff8:	89 83       	std	Y+1, r24	; 0x01
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
    1ffa:	19 82       	std	Y+1, r1	; 0x01
    1ffc:	33 c0       	rjmp	.+102    	; 0x2064 <udc_req_ep+0x8a>
			iface_num++) {
		// Select the interface with the current alternate setting
		udi_api = udc_ptr_conf->udi_apis[iface_num];
    1ffe:	80 91 08 22 	lds	r24, 0x2208	; 0x802208 <udc_ptr_conf>
    2002:	90 91 09 22 	lds	r25, 0x2209	; 0x802209 <udc_ptr_conf+0x1>
    2006:	fc 01       	movw	r30, r24
    2008:	22 81       	ldd	r18, Z+2	; 0x02
    200a:	33 81       	ldd	r19, Z+3	; 0x03
    200c:	89 81       	ldd	r24, Y+1	; 0x01
    200e:	88 2f       	mov	r24, r24
    2010:	90 e0       	ldi	r25, 0x00	; 0
    2012:	88 0f       	add	r24, r24
    2014:	99 1f       	adc	r25, r25
    2016:	82 0f       	add	r24, r18
    2018:	93 1f       	adc	r25, r19
    201a:	fc 01       	movw	r30, r24
    201c:	80 81       	ld	r24, Z
    201e:	91 81       	ldd	r25, Z+1	; 0x01
    2020:	8a 83       	std	Y+2, r24	; 0x02
    2022:	9b 83       	std	Y+3, r25	; 0x03
		if (!udc_update_iface_desc(iface_num, udi_api->getsetting())) {
    2024:	8a 81       	ldd	r24, Y+2	; 0x02
    2026:	9b 81       	ldd	r25, Y+3	; 0x03
    2028:	fc 01       	movw	r30, r24
    202a:	86 81       	ldd	r24, Z+6	; 0x06
    202c:	97 81       	ldd	r25, Z+7	; 0x07
    202e:	fc 01       	movw	r30, r24
    2030:	19 95       	eicall
    2032:	68 2f       	mov	r22, r24
    2034:	89 81       	ldd	r24, Y+1	; 0x01
    2036:	0e 94 58 0a 	call	0x14b0	; 0x14b0 <udc_update_iface_desc>
    203a:	98 2f       	mov	r25, r24
    203c:	81 e0       	ldi	r24, 0x01	; 1
    203e:	89 27       	eor	r24, r25
    2040:	88 23       	and	r24, r24
    2042:	11 f0       	breq	.+4      	; 0x2048 <udc_req_ep+0x6e>
			return false;
    2044:	80 e0       	ldi	r24, 0x00	; 0
    2046:	1b c0       	rjmp	.+54     	; 0x207e <udc_req_ep+0xa4>
		}

		// Send the SETUP request to the UDI
		if (udi_api->setup()) {
    2048:	8a 81       	ldd	r24, Y+2	; 0x02
    204a:	9b 81       	ldd	r25, Y+3	; 0x03
    204c:	fc 01       	movw	r30, r24
    204e:	84 81       	ldd	r24, Z+4	; 0x04
    2050:	95 81       	ldd	r25, Z+5	; 0x05
    2052:	fc 01       	movw	r30, r24
    2054:	19 95       	eicall
    2056:	88 23       	and	r24, r24
    2058:	11 f0       	breq	.+4      	; 0x205e <udc_req_ep+0x84>
			return true;
    205a:	81 e0       	ldi	r24, 0x01	; 1
    205c:	10 c0       	rjmp	.+32     	; 0x207e <udc_req_ep+0xa4>
		return false; // The device is not is configured state yet
	}
	// Send this request on all enabled interfaces
	iface_num = udd_g_ctrlreq.req.wIndex & 0xFF;
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
			iface_num++) {
    205e:	89 81       	ldd	r24, Y+1	; 0x01
    2060:	8f 5f       	subi	r24, 0xFF	; 255
    2062:	89 83       	std	Y+1, r24	; 0x01
	if (0 == udc_num_configuration) {
		return false; // The device is not is configured state yet
	}
	// Send this request on all enabled interfaces
	iface_num = udd_g_ctrlreq.req.wIndex & 0xFF;
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
    2064:	80 91 08 22 	lds	r24, 0x2208	; 0x802208 <udc_ptr_conf>
    2068:	90 91 09 22 	lds	r25, 0x2209	; 0x802209 <udc_ptr_conf+0x1>
    206c:	fc 01       	movw	r30, r24
    206e:	80 81       	ld	r24, Z
    2070:	91 81       	ldd	r25, Z+1	; 0x01
    2072:	fc 01       	movw	r30, r24
    2074:	94 81       	ldd	r25, Z+4	; 0x04
    2076:	89 81       	ldd	r24, Y+1	; 0x01
    2078:	89 17       	cp	r24, r25
    207a:	08 f2       	brcs	.-126    	; 0x1ffe <udc_req_ep+0x24>
		// Send the SETUP request to the UDI
		if (udi_api->setup()) {
			return true;
		}
	}
	return false;
    207c:	80 e0       	ldi	r24, 0x00	; 0
}
    207e:	23 96       	adiw	r28, 0x03	; 3
    2080:	cd bf       	out	0x3d, r28	; 61
    2082:	de bf       	out	0x3e, r29	; 62
    2084:	df 91       	pop	r29
    2086:	cf 91       	pop	r28
    2088:	08 95       	ret

0000208a <udc_process_setup>:
 * sent to a specific application callback.
 *
 * \return true if the request is supported, else the request is stalled by UDD
 */
bool udc_process_setup(void)
{
    208a:	cf 93       	push	r28
    208c:	df 93       	push	r29
    208e:	cd b7       	in	r28, 0x3d	; 61
    2090:	de b7       	in	r29, 0x3e	; 62
	// By default no data (receive/send) and no callbacks registered
	udd_g_ctrlreq.payload_size = 0;
    2092:	10 92 77 23 	sts	0x2377, r1	; 0x802377 <udd_g_ctrlreq+0xa>
    2096:	10 92 78 23 	sts	0x2378, r1	; 0x802378 <udd_g_ctrlreq+0xb>
	udd_g_ctrlreq.callback = NULL;
    209a:	10 92 79 23 	sts	0x2379, r1	; 0x802379 <udd_g_ctrlreq+0xc>
    209e:	10 92 7a 23 	sts	0x237A, r1	; 0x80237a <udd_g_ctrlreq+0xd>
	udd_g_ctrlreq.over_under_run = NULL;
    20a2:	10 92 7b 23 	sts	0x237B, r1	; 0x80237b <udd_g_ctrlreq+0xe>
    20a6:	10 92 7c 23 	sts	0x237C, r1	; 0x80237c <udd_g_ctrlreq+0xf>

	if (Udd_setup_is_in()) {
    20aa:	80 91 6d 23 	lds	r24, 0x236D	; 0x80236d <udd_g_ctrlreq>
    20ae:	88 23       	and	r24, r24
    20b0:	44 f4       	brge	.+16     	; 0x20c2 <udc_process_setup+0x38>
		if (udd_g_ctrlreq.req.wLength == 0) {
    20b2:	80 91 73 23 	lds	r24, 0x2373	; 0x802373 <udd_g_ctrlreq+0x6>
    20b6:	90 91 74 23 	lds	r25, 0x2374	; 0x802374 <udd_g_ctrlreq+0x7>
    20ba:	89 2b       	or	r24, r25
    20bc:	11 f4       	brne	.+4      	; 0x20c2 <udc_process_setup+0x38>
			return false; // Error from USB host
    20be:	80 e0       	ldi	r24, 0x00	; 0
    20c0:	2b c0       	rjmp	.+86     	; 0x2118 <udc_process_setup+0x8e>
		}
	}

	// If standard request then try to decode it in UDC
	if (Udd_setup_type() == USB_REQ_TYPE_STANDARD) {
    20c2:	80 91 6d 23 	lds	r24, 0x236D	; 0x80236d <udd_g_ctrlreq>
    20c6:	88 2f       	mov	r24, r24
    20c8:	90 e0       	ldi	r25, 0x00	; 0
    20ca:	80 76       	andi	r24, 0x60	; 96
    20cc:	99 27       	eor	r25, r25
    20ce:	89 2b       	or	r24, r25
    20d0:	31 f4       	brne	.+12     	; 0x20de <udc_process_setup+0x54>
		if (udc_reqstd()) {
    20d2:	0e 94 e4 0e 	call	0x1dc8	; 0x1dc8 <udc_reqstd>
    20d6:	88 23       	and	r24, r24
    20d8:	11 f0       	breq	.+4      	; 0x20de <udc_process_setup+0x54>
			return true;
    20da:	81 e0       	ldi	r24, 0x01	; 1
    20dc:	1d c0       	rjmp	.+58     	; 0x2118 <udc_process_setup+0x8e>
		}
	}

	// If interface request then try to decode it in UDI
	if (Udd_setup_recipient() == USB_REQ_RECIP_INTERFACE) {
    20de:	80 91 6d 23 	lds	r24, 0x236D	; 0x80236d <udd_g_ctrlreq>
    20e2:	88 2f       	mov	r24, r24
    20e4:	90 e0       	ldi	r25, 0x00	; 0
    20e6:	8f 71       	andi	r24, 0x1F	; 31
    20e8:	99 27       	eor	r25, r25
    20ea:	01 97       	sbiw	r24, 0x01	; 1
    20ec:	31 f4       	brne	.+12     	; 0x20fa <udc_process_setup+0x70>
		if (udc_req_iface()) {
    20ee:	0e 94 92 0f 	call	0x1f24	; 0x1f24 <udc_req_iface>
    20f2:	88 23       	and	r24, r24
    20f4:	11 f0       	breq	.+4      	; 0x20fa <udc_process_setup+0x70>
			return true;
    20f6:	81 e0       	ldi	r24, 0x01	; 1
    20f8:	0f c0       	rjmp	.+30     	; 0x2118 <udc_process_setup+0x8e>
		}
	}

	// If endpoint request then try to decode it in UDI
	if (Udd_setup_recipient() == USB_REQ_RECIP_ENDPOINT) {
    20fa:	80 91 6d 23 	lds	r24, 0x236D	; 0x80236d <udd_g_ctrlreq>
    20fe:	88 2f       	mov	r24, r24
    2100:	90 e0       	ldi	r25, 0x00	; 0
    2102:	8f 71       	andi	r24, 0x1F	; 31
    2104:	99 27       	eor	r25, r25
    2106:	02 97       	sbiw	r24, 0x02	; 2
    2108:	31 f4       	brne	.+12     	; 0x2116 <udc_process_setup+0x8c>
		if (udc_req_ep()) {
    210a:	0e 94 ed 0f 	call	0x1fda	; 0x1fda <udc_req_ep>
    210e:	88 23       	and	r24, r24
    2110:	11 f0       	breq	.+4      	; 0x2116 <udc_process_setup+0x8c>
			return true;
    2112:	81 e0       	ldi	r24, 0x01	; 1
    2114:	01 c0       	rjmp	.+2      	; 0x2118 <udc_process_setup+0x8e>
	// Here SETUP request unknown by UDC and UDIs
#ifdef USB_DEVICE_SPECIFIC_REQUEST
	// Try to decode it in specific callback
	return USB_DEVICE_SPECIFIC_REQUEST(); // Ex: Vendor request,...
#else
	return false;
    2116:	80 e0       	ldi	r24, 0x00	; 0
#endif
}
    2118:	df 91       	pop	r29
    211a:	cf 91       	pop	r28
    211c:	08 95       	ret

0000211e <cpu_irq_save>:
 */
static inline void c42048a_write_num_packet(const uint8_t *data)
{
	lcd_write_packet(LCD_TDG_7S_4C_gc, FIRST_7SEG_4C, data, \
			WIDTH_7SEG_4C, DIR_7SEG_4C);
}
    211e:	cf 93       	push	r28
    2120:	df 93       	push	r29
    2122:	1f 92       	push	r1
    2124:	cd b7       	in	r28, 0x3d	; 61
    2126:	de b7       	in	r29, 0x3e	; 62
    2128:	8f e3       	ldi	r24, 0x3F	; 63
    212a:	90 e0       	ldi	r25, 0x00	; 0
    212c:	fc 01       	movw	r30, r24
    212e:	80 81       	ld	r24, Z
    2130:	89 83       	std	Y+1, r24	; 0x01
    2132:	f8 94       	cli
    2134:	89 81       	ldd	r24, Y+1	; 0x01
    2136:	0f 90       	pop	r0
    2138:	df 91       	pop	r29
    213a:	cf 91       	pop	r28
    213c:	08 95       	ret

0000213e <cpu_irq_restore>:
    213e:	cf 93       	push	r28
    2140:	df 93       	push	r29
    2142:	1f 92       	push	r1
    2144:	cd b7       	in	r28, 0x3d	; 61
    2146:	de b7       	in	r29, 0x3e	; 62
    2148:	89 83       	std	Y+1, r24	; 0x01
    214a:	8f e3       	ldi	r24, 0x3F	; 63
    214c:	90 e0       	ldi	r25, 0x00	; 0
    214e:	29 81       	ldd	r18, Y+1	; 0x01
    2150:	fc 01       	movw	r30, r24
    2152:	20 83       	st	Z, r18
    2154:	0f 90       	pop	r0
    2156:	df 91       	pop	r29
    2158:	cf 91       	pop	r28
    215a:	08 95       	ret

0000215c <sleepmgr_lock_mode>:
    215c:	cf 93       	push	r28
    215e:	df 93       	push	r29
    2160:	1f 92       	push	r1
    2162:	1f 92       	push	r1
    2164:	cd b7       	in	r28, 0x3d	; 61
    2166:	de b7       	in	r29, 0x3e	; 62
    2168:	8a 83       	std	Y+2, r24	; 0x02
    216a:	8a 81       	ldd	r24, Y+2	; 0x02
    216c:	88 2f       	mov	r24, r24
    216e:	90 e0       	ldi	r25, 0x00	; 0
    2170:	89 59       	subi	r24, 0x99	; 153
    2172:	9c 4d       	sbci	r25, 0xDC	; 220
    2174:	fc 01       	movw	r30, r24
    2176:	80 81       	ld	r24, Z
    2178:	8f 3f       	cpi	r24, 0xFF	; 255
    217a:	09 f4       	brne	.+2      	; 0x217e <sleepmgr_lock_mode+0x22>
    217c:	ff cf       	rjmp	.-2      	; 0x217c <sleepmgr_lock_mode+0x20>
    217e:	0e 94 8f 10 	call	0x211e	; 0x211e <cpu_irq_save>
    2182:	89 83       	std	Y+1, r24	; 0x01
    2184:	8a 81       	ldd	r24, Y+2	; 0x02
    2186:	88 2f       	mov	r24, r24
    2188:	90 e0       	ldi	r25, 0x00	; 0
    218a:	9c 01       	movw	r18, r24
    218c:	29 59       	subi	r18, 0x99	; 153
    218e:	3c 4d       	sbci	r19, 0xDC	; 220
    2190:	f9 01       	movw	r30, r18
    2192:	20 81       	ld	r18, Z
    2194:	2f 5f       	subi	r18, 0xFF	; 255
    2196:	89 59       	subi	r24, 0x99	; 153
    2198:	9c 4d       	sbci	r25, 0xDC	; 220
    219a:	fc 01       	movw	r30, r24
    219c:	20 83       	st	Z, r18
    219e:	89 81       	ldd	r24, Y+1	; 0x01
    21a0:	0e 94 9f 10 	call	0x213e	; 0x213e <cpu_irq_restore>
    21a4:	0f 90       	pop	r0
    21a6:	0f 90       	pop	r0
    21a8:	df 91       	pop	r29
    21aa:	cf 91       	pop	r28
    21ac:	08 95       	ret

000021ae <lcd_clk_init>:
    21ae:	cf 93       	push	r28
    21b0:	df 93       	push	r29
    21b2:	cd b7       	in	r28, 0x3d	; 61
    21b4:	de b7       	in	r29, 0x3e	; 62
    21b6:	80 e7       	ldi	r24, 0x70	; 112
    21b8:	90 e0       	ldi	r25, 0x00	; 0
    21ba:	20 e7       	ldi	r18, 0x70	; 112
    21bc:	30 e0       	ldi	r19, 0x00	; 0
    21be:	f9 01       	movw	r30, r18
    21c0:	20 81       	ld	r18, Z
    21c2:	2f 77       	andi	r18, 0x7F	; 127
    21c4:	fc 01       	movw	r30, r24
    21c6:	20 83       	st	Z, r18
    21c8:	df 91       	pop	r29
    21ca:	cf 91       	pop	r28
    21cc:	08 95       	ret

000021ce <lcd_connection_init>:
    21ce:	cf 93       	push	r28
    21d0:	df 93       	push	r29
    21d2:	00 d0       	rcall	.+0      	; 0x21d4 <lcd_connection_init+0x6>
    21d4:	1f 92       	push	r1
    21d6:	cd b7       	in	r28, 0x3d	; 61
    21d8:	de b7       	in	r29, 0x3e	; 62
    21da:	89 83       	std	Y+1, r24	; 0x01
    21dc:	6a 83       	std	Y+2, r22	; 0x02
    21de:	4b 83       	std	Y+3, r20	; 0x03
    21e0:	2c 83       	std	Y+4, r18	; 0x04
    21e2:	80 e0       	ldi	r24, 0x00	; 0
    21e4:	9d e0       	ldi	r25, 0x0D	; 13
    21e6:	29 81       	ldd	r18, Y+1	; 0x01
    21e8:	22 23       	and	r18, r18
    21ea:	11 f0       	breq	.+4      	; 0x21f0 <lcd_connection_init+0x22>
    21ec:	30 e1       	ldi	r19, 0x10	; 16
    21ee:	01 c0       	rjmp	.+2      	; 0x21f2 <lcd_connection_init+0x24>
    21f0:	30 e0       	ldi	r19, 0x00	; 0
    21f2:	2a 81       	ldd	r18, Y+2	; 0x02
    21f4:	22 23       	and	r18, r18
    21f6:	11 f0       	breq	.+4      	; 0x21fc <lcd_connection_init+0x2e>
    21f8:	28 e0       	ldi	r18, 0x08	; 8
    21fa:	01 c0       	rjmp	.+2      	; 0x21fe <lcd_connection_init+0x30>
    21fc:	20 e0       	ldi	r18, 0x00	; 0
    21fe:	32 2b       	or	r19, r18
    2200:	2c 81       	ldd	r18, Y+4	; 0x04
    2202:	22 23       	and	r18, r18
    2204:	11 f0       	breq	.+4      	; 0x220a <lcd_connection_init+0x3c>
    2206:	20 e4       	ldi	r18, 0x40	; 64
    2208:	01 c0       	rjmp	.+2      	; 0x220c <lcd_connection_init+0x3e>
    220a:	20 e0       	ldi	r18, 0x00	; 0
    220c:	23 2b       	or	r18, r19
    220e:	24 60       	ori	r18, 0x04	; 4
    2210:	fc 01       	movw	r30, r24
    2212:	20 83       	st	Z, r18
    2214:	80 e0       	ldi	r24, 0x00	; 0
    2216:	9d e0       	ldi	r25, 0x0D	; 13
    2218:	2b 81       	ldd	r18, Y+3	; 0x03
    221a:	2f 73       	andi	r18, 0x3F	; 63
    221c:	fc 01       	movw	r30, r24
    221e:	22 83       	std	Z+2, r18	; 0x02
    2220:	24 96       	adiw	r28, 0x04	; 4
    2222:	cd bf       	out	0x3d, r28	; 61
    2224:	de bf       	out	0x3e, r29	; 62
    2226:	df 91       	pop	r29
    2228:	cf 91       	pop	r28
    222a:	08 95       	ret

0000222c <lcd_timing_init>:
    222c:	cf 93       	push	r28
    222e:	df 93       	push	r29
    2230:	00 d0       	rcall	.+0      	; 0x2232 <lcd_timing_init+0x6>
    2232:	1f 92       	push	r1
    2234:	cd b7       	in	r28, 0x3d	; 61
    2236:	de b7       	in	r29, 0x3e	; 62
    2238:	89 83       	std	Y+1, r24	; 0x01
    223a:	6a 83       	std	Y+2, r22	; 0x02
    223c:	4b 83       	std	Y+3, r20	; 0x03
    223e:	2c 83       	std	Y+4, r18	; 0x04
    2240:	80 e0       	ldi	r24, 0x00	; 0
    2242:	9d e0       	ldi	r25, 0x0D	; 13
    2244:	39 81       	ldd	r19, Y+1	; 0x01
    2246:	2a 81       	ldd	r18, Y+2	; 0x02
    2248:	32 2b       	or	r19, r18
    224a:	2b 81       	ldd	r18, Y+3	; 0x03
    224c:	32 2b       	or	r19, r18
    224e:	2c 81       	ldd	r18, Y+4	; 0x04
    2250:	23 2b       	or	r18, r19
    2252:	fc 01       	movw	r30, r24
    2254:	21 83       	std	Z+1, r18	; 0x01
    2256:	24 96       	adiw	r28, 0x04	; 4
    2258:	cd bf       	out	0x3d, r28	; 61
    225a:	de bf       	out	0x3e, r29	; 62
    225c:	df 91       	pop	r29
    225e:	cf 91       	pop	r28
    2260:	08 95       	ret

00002262 <lcd_interrupt_init>:
    2262:	cf 93       	push	r28
    2264:	df 93       	push	r29
    2266:	1f 92       	push	r1
    2268:	1f 92       	push	r1
    226a:	cd b7       	in	r28, 0x3d	; 61
    226c:	de b7       	in	r29, 0x3e	; 62
    226e:	89 83       	std	Y+1, r24	; 0x01
    2270:	6a 83       	std	Y+2, r22	; 0x02
    2272:	80 e0       	ldi	r24, 0x00	; 0
    2274:	9d e0       	ldi	r25, 0x0D	; 13
    2276:	29 81       	ldd	r18, Y+1	; 0x01
    2278:	fc 01       	movw	r30, r24
    227a:	23 83       	std	Z+3, r18	; 0x03
    227c:	80 e0       	ldi	r24, 0x00	; 0
    227e:	9d e0       	ldi	r25, 0x0D	; 13
    2280:	fc 01       	movw	r30, r24
    2282:	81 81       	ldd	r24, Z+1	; 0x01
    2284:	88 2f       	mov	r24, r24
    2286:	90 e0       	ldi	r25, 0x00	; 0
    2288:	88 70       	andi	r24, 0x08	; 8
    228a:	99 27       	eor	r25, r25
    228c:	89 2b       	or	r24, r25
    228e:	19 f0       	breq	.+6      	; 0x2296 <lcd_interrupt_init+0x34>
    2290:	8a 81       	ldd	r24, Y+2	; 0x02
    2292:	86 95       	lsr	r24
    2294:	8a 83       	std	Y+2, r24	; 0x02
    2296:	8a 81       	ldd	r24, Y+2	; 0x02
    2298:	88 23       	and	r24, r24
    229a:	19 f0       	breq	.+6      	; 0x22a2 <lcd_interrupt_init+0x40>
    229c:	8a 81       	ldd	r24, Y+2	; 0x02
    229e:	81 50       	subi	r24, 0x01	; 1
    22a0:	8a 83       	std	Y+2, r24	; 0x02
    22a2:	8a 81       	ldd	r24, Y+2	; 0x02
    22a4:	80 32       	cpi	r24, 0x20	; 32
    22a6:	10 f0       	brcs	.+4      	; 0x22ac <lcd_interrupt_init+0x4a>
    22a8:	8f e1       	ldi	r24, 0x1F	; 31
    22aa:	8a 83       	std	Y+2, r24	; 0x02
    22ac:	80 e0       	ldi	r24, 0x00	; 0
    22ae:	9d e0       	ldi	r25, 0x0D	; 13
    22b0:	20 e0       	ldi	r18, 0x00	; 0
    22b2:	3d e0       	ldi	r19, 0x0D	; 13
    22b4:	f9 01       	movw	r30, r18
    22b6:	23 81       	ldd	r18, Z+3	; 0x03
    22b8:	42 2f       	mov	r20, r18
    22ba:	2a 81       	ldd	r18, Y+2	; 0x02
    22bc:	22 2f       	mov	r18, r18
    22be:	30 e0       	ldi	r19, 0x00	; 0
    22c0:	22 0f       	add	r18, r18
    22c2:	33 1f       	adc	r19, r19
    22c4:	22 0f       	add	r18, r18
    22c6:	33 1f       	adc	r19, r19
    22c8:	22 0f       	add	r18, r18
    22ca:	33 1f       	adc	r19, r19
    22cc:	24 2b       	or	r18, r20
    22ce:	fc 01       	movw	r30, r24
    22d0:	23 83       	std	Z+3, r18	; 0x03
    22d2:	0f 90       	pop	r0
    22d4:	0f 90       	pop	r0
    22d6:	df 91       	pop	r29
    22d8:	cf 91       	pop	r28
    22da:	08 95       	ret

000022dc <lcd_blinkrate_init>:
    22dc:	cf 93       	push	r28
    22de:	df 93       	push	r29
    22e0:	1f 92       	push	r1
    22e2:	cd b7       	in	r28, 0x3d	; 61
    22e4:	de b7       	in	r29, 0x3e	; 62
    22e6:	89 83       	std	Y+1, r24	; 0x01
    22e8:	80 e0       	ldi	r24, 0x00	; 0
    22ea:	9d e0       	ldi	r25, 0x0D	; 13
    22ec:	20 e0       	ldi	r18, 0x00	; 0
    22ee:	3d e0       	ldi	r19, 0x0D	; 13
    22f0:	f9 01       	movw	r30, r18
    22f2:	25 81       	ldd	r18, Z+5	; 0x05
    22f4:	32 2f       	mov	r19, r18
    22f6:	3c 7f       	andi	r19, 0xFC	; 252
    22f8:	29 81       	ldd	r18, Y+1	; 0x01
    22fa:	23 2b       	or	r18, r19
    22fc:	fc 01       	movw	r30, r24
    22fe:	25 83       	std	Z+5, r18	; 0x05
    2300:	0f 90       	pop	r0
    2302:	df 91       	pop	r29
    2304:	cf 91       	pop	r28
    2306:	08 95       	ret

00002308 <lcd_enable>:
    2308:	cf 93       	push	r28
    230a:	df 93       	push	r29
    230c:	cd b7       	in	r28, 0x3d	; 61
    230e:	de b7       	in	r29, 0x3e	; 62
    2310:	83 e0       	ldi	r24, 0x03	; 3
    2312:	0e 94 ae 10 	call	0x215c	; 0x215c <sleepmgr_lock_mode>
    2316:	80 e0       	ldi	r24, 0x00	; 0
    2318:	9d e0       	ldi	r25, 0x0D	; 13
    231a:	20 e0       	ldi	r18, 0x00	; 0
    231c:	3d e0       	ldi	r19, 0x0D	; 13
    231e:	f9 01       	movw	r30, r18
    2320:	20 81       	ld	r18, Z
    2322:	22 68       	ori	r18, 0x82	; 130
    2324:	fc 01       	movw	r30, r24
    2326:	20 83       	st	Z, r18
    2328:	df 91       	pop	r29
    232a:	cf 91       	pop	r28
    232c:	08 95       	ret

0000232e <c42048a_init>:
#include "compiler.h"
#include "c42048a.h"
#include "lcd.h"

void c42048a_init(void)
{
    232e:	cf 93       	push	r28
    2330:	df 93       	push	r29
    2332:	cd b7       	in	r28, 0x3d	; 61
    2334:	de b7       	in	r29, 0x3e	; 62
	// LCD_initialization
	lcd_clk_init();
    2336:	0e 94 d7 10 	call	0x21ae	; 0x21ae <lcd_clk_init>
	lcd_connection_init(COM_SWP, SEG_SWP, PORT_MASK, X_BIAS);
    233a:	20 e0       	ldi	r18, 0x00	; 0
    233c:	48 e2       	ldi	r20, 0x28	; 40
    233e:	60 e0       	ldi	r22, 0x00	; 0
    2340:	80 e0       	ldi	r24, 0x00	; 0
    2342:	0e 94 e7 10 	call	0x21ce	; 0x21ce <lcd_connection_init>
	lcd_timing_init(LCD_PRESC_16_gc, LCD_CLKDIV_DivBy4_gc,
    2346:	20 e0       	ldi	r18, 0x00	; 0
    2348:	48 e0       	ldi	r20, 0x08	; 8
    234a:	60 e3       	ldi	r22, 0x30	; 48
    234c:	80 e8       	ldi	r24, 0x80	; 128
    234e:	0e 94 16 11 	call	0x222c	; 0x222c <lcd_timing_init>
			LCD_LP_WAVE_ENABLE_gc, LCD_DUTY);
	lcd_interrupt_init(LCD_INTLVL_OFF_gc, 16);
    2352:	60 e1       	ldi	r22, 0x10	; 16
    2354:	80 e0       	ldi	r24, 0x00	; 0
    2356:	0e 94 31 11 	call	0x2262	; 0x2262 <lcd_interrupt_init>
	lcd_blinkrate_init(LCD_BLINKRATE_2Hz_gc);
    235a:	81 e0       	ldi	r24, 0x01	; 1
    235c:	0e 94 6e 11 	call	0x22dc	; 0x22dc <lcd_blinkrate_init>
	lcd_enable();
    2360:	0e 94 84 11 	call	0x2308	; 0x2308 <lcd_enable>
}
    2364:	df 91       	pop	r29
    2366:	cf 91       	pop	r28
    2368:	08 95       	ret

0000236a <ccp_write_io>:

	PUBLIC_FUNCTION(ccp_write_io)

#if defined(__GNUC__)

	out     RAMPZ, r1               // Reset bits 23:16 of Z
    236a:	1b be       	out	0x3b, r1	; 59
	movw    r30, r24                // Load addr into Z
    236c:	fc 01       	movw	r30, r24
	ldi     r18, CCP_IOREG          // Load magic CCP value
    236e:	28 ed       	ldi	r18, 0xD8	; 216
	out     CCP, r18                // Start CCP handshake
    2370:	24 bf       	out	0x34, r18	; 52
	st      Z, r22                  // Write value to I/O register
    2372:	60 83       	st	Z, r22
	ret                             // Return to caller
    2374:	08 95       	ret

00002376 <__vector_35>:
 * \param callback Reference to a callback function
 */
void lcd_set_frame_interrupt_callback(lcd_callback_t callback)
{
	lcd_frame_callback = callback;
}
    2376:	1f 92       	push	r1
    2378:	0f 92       	push	r0
    237a:	00 90 3f 00 	lds	r0, 0x003F	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
    237e:	0f 92       	push	r0
    2380:	11 24       	eor	r1, r1
    2382:	00 90 3b 00 	lds	r0, 0x003B	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
    2386:	0f 92       	push	r0
    2388:	2f 93       	push	r18
    238a:	3f 93       	push	r19
    238c:	4f 93       	push	r20
    238e:	5f 93       	push	r21
    2390:	6f 93       	push	r22
    2392:	7f 93       	push	r23
    2394:	8f 93       	push	r24
    2396:	9f 93       	push	r25
    2398:	af 93       	push	r26
    239a:	bf 93       	push	r27
    239c:	ef 93       	push	r30
    239e:	ff 93       	push	r31
    23a0:	cf 93       	push	r28
    23a2:	df 93       	push	r29
    23a4:	cd b7       	in	r28, 0x3d	; 61
    23a6:	de b7       	in	r29, 0x3e	; 62
    23a8:	80 91 0e 22 	lds	r24, 0x220E	; 0x80220e <lcd_frame_callback>
    23ac:	90 91 0f 22 	lds	r25, 0x220F	; 0x80220f <lcd_frame_callback+0x1>
    23b0:	89 2b       	or	r24, r25
    23b2:	31 f0       	breq	.+12     	; 0x23c0 <__vector_35+0x4a>
    23b4:	80 91 0e 22 	lds	r24, 0x220E	; 0x80220e <lcd_frame_callback>
    23b8:	90 91 0f 22 	lds	r25, 0x220F	; 0x80220f <lcd_frame_callback+0x1>
    23bc:	fc 01       	movw	r30, r24
    23be:	19 95       	eicall
    23c0:	df 91       	pop	r29
    23c2:	cf 91       	pop	r28
    23c4:	ff 91       	pop	r31
    23c6:	ef 91       	pop	r30
    23c8:	bf 91       	pop	r27
    23ca:	af 91       	pop	r26
    23cc:	9f 91       	pop	r25
    23ce:	8f 91       	pop	r24
    23d0:	7f 91       	pop	r23
    23d2:	6f 91       	pop	r22
    23d4:	5f 91       	pop	r21
    23d6:	4f 91       	pop	r20
    23d8:	3f 91       	pop	r19
    23da:	2f 91       	pop	r18
    23dc:	0f 90       	pop	r0
    23de:	00 92 3b 00 	sts	0x003B, r0	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
    23e2:	0f 90       	pop	r0
    23e4:	00 92 3f 00 	sts	0x003F, r0	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
    23e8:	0f 90       	pop	r0
    23ea:	1f 90       	pop	r1
    23ec:	18 95       	reti

000023ee <lcd_write_packet>:
 * \param  width      Maximum Number of data.
 * \param  dir        Direction (==0: Left->Right, !=0: Left<-Right).
 */
void lcd_write_packet(enum LCD_TDG_enum lcd_tdg, uint8_t first_seg,
		const uint8_t *data, size_t width, uint8_t dir)
{
    23ee:	0f 93       	push	r16
    23f0:	cf 93       	push	r28
    23f2:	df 93       	push	r29
    23f4:	cd b7       	in	r28, 0x3d	; 61
    23f6:	de b7       	in	r29, 0x3e	; 62
    23f8:	27 97       	sbiw	r28, 0x07	; 7
    23fa:	cd bf       	out	0x3d, r28	; 61
    23fc:	de bf       	out	0x3e, r29	; 62
    23fe:	89 83       	std	Y+1, r24	; 0x01
    2400:	6a 83       	std	Y+2, r22	; 0x02
    2402:	4b 83       	std	Y+3, r20	; 0x03
    2404:	5c 83       	std	Y+4, r21	; 0x04
    2406:	2d 83       	std	Y+5, r18	; 0x05
    2408:	3e 83       	std	Y+6, r19	; 0x06
    240a:	0f 83       	std	Y+7, r16	; 0x07
	LCD.CTRLG = lcd_tdg | ((first_seg << LCD_STSEG_gp) & LCD_STSEG_gm);
    240c:	80 e0       	ldi	r24, 0x00	; 0
    240e:	9d e0       	ldi	r25, 0x0D	; 13
    2410:	2a 81       	ldd	r18, Y+2	; 0x02
    2412:	32 2f       	mov	r19, r18
    2414:	3f 73       	andi	r19, 0x3F	; 63
    2416:	29 81       	ldd	r18, Y+1	; 0x01
    2418:	23 2b       	or	r18, r19
    241a:	fc 01       	movw	r30, r24
    241c:	20 87       	std	Z+8, r18	; 0x08
		} else {
			data++;
		}
	}
#else // XMEGA_B rev. higher than revA
	if (dir != 0) {
    241e:	8f 81       	ldd	r24, Y+7	; 0x07
    2420:	88 23       	and	r24, r24
    2422:	11 f0       	breq	.+4      	; 0x2428 <lcd_write_packet+0x3a>
		dir = LCD_DEC_bm;
    2424:	80 e8       	ldi	r24, 0x80	; 128
    2426:	8f 83       	std	Y+7, r24	; 0x07
	}
	while (width--) {
    2428:	16 c0       	rjmp	.+44     	; 0x2456 <lcd_write_packet+0x68>
		if (*data == '\0') {
    242a:	8b 81       	ldd	r24, Y+3	; 0x03
    242c:	9c 81       	ldd	r25, Y+4	; 0x04
    242e:	fc 01       	movw	r30, r24
    2430:	80 81       	ld	r24, Z
    2432:	88 23       	and	r24, r24
    2434:	09 f4       	brne	.+2      	; 0x2438 <lcd_write_packet+0x4a>
			break; // Stop on NULL char
    2436:	18 c0       	rjmp	.+48     	; 0x2468 <lcd_write_packet+0x7a>
		}
		LCD.CTRLH = dir | (*data++);
    2438:	20 e0       	ldi	r18, 0x00	; 0
    243a:	3d e0       	ldi	r19, 0x0D	; 13
    243c:	8b 81       	ldd	r24, Y+3	; 0x03
    243e:	9c 81       	ldd	r25, Y+4	; 0x04
    2440:	ac 01       	movw	r20, r24
    2442:	4f 5f       	subi	r20, 0xFF	; 255
    2444:	5f 4f       	sbci	r21, 0xFF	; 255
    2446:	4b 83       	std	Y+3, r20	; 0x03
    2448:	5c 83       	std	Y+4, r21	; 0x04
    244a:	fc 01       	movw	r30, r24
    244c:	90 81       	ld	r25, Z
    244e:	8f 81       	ldd	r24, Y+7	; 0x07
    2450:	89 2b       	or	r24, r25
    2452:	f9 01       	movw	r30, r18
    2454:	81 87       	std	Z+9, r24	; 0x09
	}
#else // XMEGA_B rev. higher than revA
	if (dir != 0) {
		dir = LCD_DEC_bm;
	}
	while (width--) {
    2456:	8d 81       	ldd	r24, Y+5	; 0x05
    2458:	9e 81       	ldd	r25, Y+6	; 0x06
    245a:	9c 01       	movw	r18, r24
    245c:	21 50       	subi	r18, 0x01	; 1
    245e:	31 09       	sbc	r19, r1
    2460:	2d 83       	std	Y+5, r18	; 0x05
    2462:	3e 83       	std	Y+6, r19	; 0x06
    2464:	89 2b       	or	r24, r25
    2466:	09 f7       	brne	.-62     	; 0x242a <lcd_write_packet+0x3c>
			break; // Stop on NULL char
		}
		LCD.CTRLH = dir | (*data++);
	}
#endif
}
    2468:	27 96       	adiw	r28, 0x07	; 7
    246a:	cd bf       	out	0x3d, r28	; 61
    246c:	de bf       	out	0x3e, r29	; 62
    246e:	df 91       	pop	r29
    2470:	cf 91       	pop	r28
    2472:	0f 91       	pop	r16
    2474:	08 95       	ret

00002476 <nvm_read_byte>:
#endif

#ifndef __DOXYGEN__
	PUBLIC_FUNCTION(nvm_read_byte)
#if defined(__GNUC__)
	lds r20, NVM_CMD          ; Store NVM command register
    2476:	40 91 ca 01 	lds	r20, 0x01CA	; 0x8001ca <__TEXT_REGION_LENGTH__+0x7001ca>
	mov ZL, r22               ; Load byte index into low byte of Z.
    247a:	e6 2f       	mov	r30, r22
	mov ZH, r23               ; Load high byte into Z.
    247c:	f7 2f       	mov	r31, r23
	sts NVM_CMD, r24          ; Load prepared command into NVM Command register.
    247e:	80 93 ca 01 	sts	0x01CA, r24	; 0x8001ca <__TEXT_REGION_LENGTH__+0x7001ca>
	lpm r24, Z                ; Perform an LPM to read out byte
    2482:	84 91       	lpm	r24, Z
	sts NVM_CMD, r20          ; Restore NVM command register
    2484:	40 93 ca 01 	sts	0x01CA, r20	; 0x8001ca <__TEXT_REGION_LENGTH__+0x7001ca>
	sts NVM_CMD, r16          ; Load prepared command into NVM Command register.
	lpm r16, Z                ; Perform an LPM to read out byte
	sts NVM_CMD, r20          ; Restore NVM command register
#endif

	ret
    2488:	08 95       	ret

0000248a <cpu_irq_save>:
	ep &= USB_EP_ADDR_MASK;
	if (ep == 0) {
		return false;
	}
	return (USB_DEVICE_MAX_EP >= ep);
}
    248a:	cf 93       	push	r28
    248c:	df 93       	push	r29
    248e:	1f 92       	push	r1
    2490:	cd b7       	in	r28, 0x3d	; 61
    2492:	de b7       	in	r29, 0x3e	; 62
    2494:	8f e3       	ldi	r24, 0x3F	; 63
    2496:	90 e0       	ldi	r25, 0x00	; 0
    2498:	fc 01       	movw	r30, r24
    249a:	80 81       	ld	r24, Z
    249c:	89 83       	std	Y+1, r24	; 0x01
    249e:	f8 94       	cli
    24a0:	89 81       	ldd	r24, Y+1	; 0x01
    24a2:	0f 90       	pop	r0
    24a4:	df 91       	pop	r29
    24a6:	cf 91       	pop	r28
    24a8:	08 95       	ret

000024aa <cpu_irq_restore>:
    24aa:	cf 93       	push	r28
    24ac:	df 93       	push	r29
    24ae:	1f 92       	push	r1
    24b0:	cd b7       	in	r28, 0x3d	; 61
    24b2:	de b7       	in	r29, 0x3e	; 62
    24b4:	89 83       	std	Y+1, r24	; 0x01
    24b6:	8f e3       	ldi	r24, 0x3F	; 63
    24b8:	90 e0       	ldi	r25, 0x00	; 0
    24ba:	29 81       	ldd	r18, Y+1	; 0x01
    24bc:	fc 01       	movw	r30, r24
    24be:	20 83       	st	Z, r18
    24c0:	0f 90       	pop	r0
    24c2:	df 91       	pop	r29
    24c4:	cf 91       	pop	r28
    24c6:	08 95       	ret

000024c8 <nvm_read_production_signature_row>:
    24c8:	cf 93       	push	r28
    24ca:	df 93       	push	r29
    24cc:	1f 92       	push	r1
    24ce:	cd b7       	in	r28, 0x3d	; 61
    24d0:	de b7       	in	r29, 0x3e	; 62
    24d2:	89 83       	std	Y+1, r24	; 0x01
    24d4:	89 81       	ldd	r24, Y+1	; 0x01
    24d6:	88 2f       	mov	r24, r24
    24d8:	90 e0       	ldi	r25, 0x00	; 0
    24da:	bc 01       	movw	r22, r24
    24dc:	82 e0       	ldi	r24, 0x02	; 2
    24de:	0e 94 3b 12 	call	0x2476	; 0x2476 <nvm_read_byte>
    24e2:	0f 90       	pop	r0
    24e4:	df 91       	pop	r29
    24e6:	cf 91       	pop	r28
    24e8:	08 95       	ret

000024ea <usb_pad_init>:
    24ea:	cf 93       	push	r28
    24ec:	df 93       	push	r29
    24ee:	1f 92       	push	r1
    24f0:	cd b7       	in	r28, 0x3d	; 61
    24f2:	de b7       	in	r29, 0x3e	; 62
    24f4:	8a e1       	ldi	r24, 0x1A	; 26
    24f6:	0e 94 64 12 	call	0x24c8	; 0x24c8 <nvm_read_production_signature_row>
    24fa:	89 83       	std	Y+1, r24	; 0x01
    24fc:	89 81       	ldd	r24, Y+1	; 0x01
    24fe:	8f 3f       	cpi	r24, 0xFF	; 255
    2500:	31 f0       	breq	.+12     	; 0x250e <usb_pad_init+0x24>
    2502:	8a ef       	ldi	r24, 0xFA	; 250
    2504:	94 e0       	ldi	r25, 0x04	; 4
    2506:	29 81       	ldd	r18, Y+1	; 0x01
    2508:	fc 01       	movw	r30, r24
    250a:	20 83       	st	Z, r18
    250c:	05 c0       	rjmp	.+10     	; 0x2518 <usb_pad_init+0x2e>
    250e:	8a ef       	ldi	r24, 0xFA	; 250
    2510:	94 e0       	ldi	r25, 0x04	; 4
    2512:	2f e1       	ldi	r18, 0x1F	; 31
    2514:	fc 01       	movw	r30, r24
    2516:	20 83       	st	Z, r18
    2518:	8b e1       	ldi	r24, 0x1B	; 27
    251a:	0e 94 64 12 	call	0x24c8	; 0x24c8 <nvm_read_production_signature_row>
    251e:	89 83       	std	Y+1, r24	; 0x01
    2520:	89 81       	ldd	r24, Y+1	; 0x01
    2522:	8f 3f       	cpi	r24, 0xFF	; 255
    2524:	31 f0       	breq	.+12     	; 0x2532 <usb_pad_init+0x48>
    2526:	8b ef       	ldi	r24, 0xFB	; 251
    2528:	94 e0       	ldi	r25, 0x04	; 4
    252a:	29 81       	ldd	r18, Y+1	; 0x01
    252c:	fc 01       	movw	r30, r24
    252e:	20 83       	st	Z, r18
    2530:	05 c0       	rjmp	.+10     	; 0x253c <usb_pad_init+0x52>
    2532:	8b ef       	ldi	r24, 0xFB	; 251
    2534:	94 e0       	ldi	r25, 0x04	; 4
    2536:	2f e1       	ldi	r18, 0x1F	; 31
    2538:	fc 01       	movw	r30, r24
    253a:	20 83       	st	Z, r18
    253c:	0f 90       	pop	r0
    253e:	df 91       	pop	r29
    2540:	cf 91       	pop	r28
    2542:	08 95       	ret

00002544 <sleepmgr_lock_mode>:
    2544:	cf 93       	push	r28
    2546:	df 93       	push	r29
    2548:	1f 92       	push	r1
    254a:	1f 92       	push	r1
    254c:	cd b7       	in	r28, 0x3d	; 61
    254e:	de b7       	in	r29, 0x3e	; 62
    2550:	8a 83       	std	Y+2, r24	; 0x02
    2552:	8a 81       	ldd	r24, Y+2	; 0x02
    2554:	88 2f       	mov	r24, r24
    2556:	90 e0       	ldi	r25, 0x00	; 0
    2558:	89 59       	subi	r24, 0x99	; 153
    255a:	9c 4d       	sbci	r25, 0xDC	; 220
    255c:	fc 01       	movw	r30, r24
    255e:	80 81       	ld	r24, Z
    2560:	8f 3f       	cpi	r24, 0xFF	; 255
    2562:	09 f4       	brne	.+2      	; 0x2566 <sleepmgr_lock_mode+0x22>
    2564:	ff cf       	rjmp	.-2      	; 0x2564 <sleepmgr_lock_mode+0x20>
    2566:	0e 94 45 12 	call	0x248a	; 0x248a <cpu_irq_save>
    256a:	89 83       	std	Y+1, r24	; 0x01
    256c:	8a 81       	ldd	r24, Y+2	; 0x02
    256e:	88 2f       	mov	r24, r24
    2570:	90 e0       	ldi	r25, 0x00	; 0
    2572:	9c 01       	movw	r18, r24
    2574:	29 59       	subi	r18, 0x99	; 153
    2576:	3c 4d       	sbci	r19, 0xDC	; 220
    2578:	f9 01       	movw	r30, r18
    257a:	20 81       	ld	r18, Z
    257c:	2f 5f       	subi	r18, 0xFF	; 255
    257e:	89 59       	subi	r24, 0x99	; 153
    2580:	9c 4d       	sbci	r25, 0xDC	; 220
    2582:	fc 01       	movw	r30, r24
    2584:	20 83       	st	Z, r18
    2586:	89 81       	ldd	r24, Y+1	; 0x01
    2588:	0e 94 55 12 	call	0x24aa	; 0x24aa <cpu_irq_restore>
    258c:	0f 90       	pop	r0
    258e:	0f 90       	pop	r0
    2590:	df 91       	pop	r29
    2592:	cf 91       	pop	r28
    2594:	08 95       	ret

00002596 <sleepmgr_unlock_mode>:
    2596:	cf 93       	push	r28
    2598:	df 93       	push	r29
    259a:	1f 92       	push	r1
    259c:	1f 92       	push	r1
    259e:	cd b7       	in	r28, 0x3d	; 61
    25a0:	de b7       	in	r29, 0x3e	; 62
    25a2:	8a 83       	std	Y+2, r24	; 0x02
    25a4:	8a 81       	ldd	r24, Y+2	; 0x02
    25a6:	88 2f       	mov	r24, r24
    25a8:	90 e0       	ldi	r25, 0x00	; 0
    25aa:	89 59       	subi	r24, 0x99	; 153
    25ac:	9c 4d       	sbci	r25, 0xDC	; 220
    25ae:	fc 01       	movw	r30, r24
    25b0:	80 81       	ld	r24, Z
    25b2:	88 23       	and	r24, r24
    25b4:	09 f4       	brne	.+2      	; 0x25b8 <sleepmgr_unlock_mode+0x22>
    25b6:	ff cf       	rjmp	.-2      	; 0x25b6 <sleepmgr_unlock_mode+0x20>
    25b8:	0e 94 45 12 	call	0x248a	; 0x248a <cpu_irq_save>
    25bc:	89 83       	std	Y+1, r24	; 0x01
    25be:	8a 81       	ldd	r24, Y+2	; 0x02
    25c0:	88 2f       	mov	r24, r24
    25c2:	90 e0       	ldi	r25, 0x00	; 0
    25c4:	9c 01       	movw	r18, r24
    25c6:	29 59       	subi	r18, 0x99	; 153
    25c8:	3c 4d       	sbci	r19, 0xDC	; 220
    25ca:	f9 01       	movw	r30, r18
    25cc:	20 81       	ld	r18, Z
    25ce:	21 50       	subi	r18, 0x01	; 1
    25d0:	89 59       	subi	r24, 0x99	; 153
    25d2:	9c 4d       	sbci	r25, 0xDC	; 220
    25d4:	fc 01       	movw	r30, r24
    25d6:	20 83       	st	Z, r18
    25d8:	89 81       	ldd	r24, Y+1	; 0x01
    25da:	0e 94 55 12 	call	0x24aa	; 0x24aa <cpu_irq_restore>
    25de:	0f 90       	pop	r0
    25e0:	0f 90       	pop	r0
    25e2:	df 91       	pop	r29
    25e4:	cf 91       	pop	r28
    25e6:	08 95       	ret

000025e8 <udd_sleep_mode>:
    25e8:	cf 93       	push	r28
    25ea:	df 93       	push	r29
    25ec:	1f 92       	push	r1
    25ee:	cd b7       	in	r28, 0x3d	; 61
    25f0:	de b7       	in	r29, 0x3e	; 62
    25f2:	89 83       	std	Y+1, r24	; 0x01
    25f4:	99 81       	ldd	r25, Y+1	; 0x01
    25f6:	81 e0       	ldi	r24, 0x01	; 1
    25f8:	89 27       	eor	r24, r25
    25fa:	88 23       	and	r24, r24
    25fc:	39 f0       	breq	.+14     	; 0x260c <udd_sleep_mode+0x24>
    25fe:	80 91 10 22 	lds	r24, 0x2210	; 0x802210 <udd_b_idle>
    2602:	88 23       	and	r24, r24
    2604:	19 f0       	breq	.+6      	; 0x260c <udd_sleep_mode+0x24>
    2606:	81 e0       	ldi	r24, 0x01	; 1
    2608:	0e 94 cb 12 	call	0x2596	; 0x2596 <sleepmgr_unlock_mode>
    260c:	89 81       	ldd	r24, Y+1	; 0x01
    260e:	88 23       	and	r24, r24
    2610:	49 f0       	breq	.+18     	; 0x2624 <udd_sleep_mode+0x3c>
    2612:	90 91 10 22 	lds	r25, 0x2210	; 0x802210 <udd_b_idle>
    2616:	81 e0       	ldi	r24, 0x01	; 1
    2618:	89 27       	eor	r24, r25
    261a:	88 23       	and	r24, r24
    261c:	19 f0       	breq	.+6      	; 0x2624 <udd_sleep_mode+0x3c>
    261e:	81 e0       	ldi	r24, 0x01	; 1
    2620:	0e 94 a2 12 	call	0x2544	; 0x2544 <sleepmgr_lock_mode>
    2624:	89 81       	ldd	r24, Y+1	; 0x01
    2626:	80 93 10 22 	sts	0x2210, r24	; 0x802210 <udd_b_idle>
    262a:	0f 90       	pop	r0
    262c:	df 91       	pop	r29
    262e:	cf 91       	pop	r28
    2630:	08 95       	ret

00002632 <udd_enable>:
    2632:	cf 93       	push	r28
    2634:	df 93       	push	r29
    2636:	1f 92       	push	r1
    2638:	1f 92       	push	r1
    263a:	cd b7       	in	r28, 0x3d	; 61
    263c:	de b7       	in	r29, 0x3e	; 62
    263e:	80 e6       	ldi	r24, 0x60	; 96
    2640:	90 e0       	ldi	r25, 0x00	; 0
    2642:	fc 01       	movw	r30, r24
    2644:	10 82       	st	Z, r1
    2646:	80 e3       	ldi	r24, 0x30	; 48
    2648:	0e 94 59 03 	call	0x6b2	; 0x6b2 <sysclk_enable_usb>
    264c:	80 ec       	ldi	r24, 0xC0	; 192
    264e:	94 e0       	ldi	r25, 0x04	; 4
    2650:	20 ec       	ldi	r18, 0xC0	; 192
    2652:	34 e0       	ldi	r19, 0x04	; 4
    2654:	f9 01       	movw	r30, r18
    2656:	20 81       	ld	r18, Z
    2658:	20 64       	ori	r18, 0x40	; 64
    265a:	fc 01       	movw	r30, r24
    265c:	20 83       	st	Z, r18
    265e:	80 e6       	ldi	r24, 0x60	; 96
    2660:	90 e0       	ldi	r25, 0x00	; 0
    2662:	21 e0       	ldi	r18, 0x01	; 1
    2664:	fc 01       	movw	r30, r24
    2666:	20 83       	st	Z, r18
    2668:	0e 94 45 12 	call	0x248a	; 0x248a <cpu_irq_save>
    266c:	8a 83       	std	Y+2, r24	; 0x02
    266e:	19 82       	std	Y+1, r1	; 0x01
    2670:	10 c0       	rjmp	.+32     	; 0x2692 <udd_enable+0x60>
    2672:	89 81       	ldd	r24, Y+1	; 0x01
    2674:	88 2f       	mov	r24, r24
    2676:	90 e0       	ldi	r25, 0x00	; 0
    2678:	88 0f       	add	r24, r24
    267a:	99 1f       	adc	r25, r25
    267c:	88 0f       	add	r24, r24
    267e:	99 1f       	adc	r25, r25
    2680:	88 0f       	add	r24, r24
    2682:	99 1f       	adc	r25, r25
    2684:	8f 5d       	subi	r24, 0xDF	; 223
    2686:	9d 4d       	sbci	r25, 0xDD	; 221
    2688:	fc 01       	movw	r30, r24
    268a:	10 82       	st	Z, r1
    268c:	89 81       	ldd	r24, Y+1	; 0x01
    268e:	8f 5f       	subi	r24, 0xFF	; 255
    2690:	89 83       	std	Y+1, r24	; 0x01
    2692:	89 81       	ldd	r24, Y+1	; 0x01
    2694:	86 30       	cpi	r24, 0x06	; 6
    2696:	68 f3       	brcs	.-38     	; 0x2672 <udd_enable+0x40>
    2698:	19 82       	std	Y+1, r1	; 0x01
    269a:	16 c0       	rjmp	.+44     	; 0x26c8 <udd_enable+0x96>
    269c:	89 81       	ldd	r24, Y+1	; 0x01
    269e:	28 2f       	mov	r18, r24
    26a0:	30 e0       	ldi	r19, 0x00	; 0
    26a2:	c9 01       	movw	r24, r18
    26a4:	88 0f       	add	r24, r24
    26a6:	99 1f       	adc	r25, r25
    26a8:	88 0f       	add	r24, r24
    26aa:	99 1f       	adc	r25, r25
    26ac:	88 0f       	add	r24, r24
    26ae:	99 1f       	adc	r25, r25
    26b0:	82 0f       	add	r24, r18
    26b2:	93 1f       	adc	r25, r19
    26b4:	87 56       	subi	r24, 0x67	; 103
    26b6:	9d 4d       	sbci	r25, 0xDD	; 221
    26b8:	fc 01       	movw	r30, r24
    26ba:	20 81       	ld	r18, Z
    26bc:	2e 7f       	andi	r18, 0xFE	; 254
    26be:	fc 01       	movw	r30, r24
    26c0:	20 83       	st	Z, r18
    26c2:	89 81       	ldd	r24, Y+1	; 0x01
    26c4:	8f 5f       	subi	r24, 0xFF	; 255
    26c6:	89 83       	std	Y+1, r24	; 0x01
    26c8:	89 81       	ldd	r24, Y+1	; 0x01
    26ca:	84 30       	cpi	r24, 0x04	; 4
    26cc:	38 f3       	brcs	.-50     	; 0x269c <udd_enable+0x6a>
    26ce:	0e 94 75 12 	call	0x24ea	; 0x24ea <usb_pad_init>
    26d2:	80 ec       	ldi	r24, 0xC0	; 192
    26d4:	94 e0       	ldi	r25, 0x04	; 4
    26d6:	20 ec       	ldi	r18, 0xC0	; 192
    26d8:	34 e0       	ldi	r19, 0x04	; 4
    26da:	f9 01       	movw	r30, r18
    26dc:	20 81       	ld	r18, Z
    26de:	22 60       	ori	r18, 0x02	; 2
    26e0:	fc 01       	movw	r30, r24
    26e2:	20 83       	st	Z, r18
    26e4:	80 ec       	ldi	r24, 0xC0	; 192
    26e6:	94 e0       	ldi	r25, 0x04	; 4
    26e8:	20 ec       	ldi	r18, 0xC0	; 192
    26ea:	34 e0       	ldi	r19, 0x04	; 4
    26ec:	f9 01       	movw	r30, r18
    26ee:	20 81       	ld	r18, Z
    26f0:	20 68       	ori	r18, 0x80	; 128
    26f2:	fc 01       	movw	r30, r24
    26f4:	20 83       	st	Z, r18
    26f6:	80 ec       	ldi	r24, 0xC0	; 192
    26f8:	94 e0       	ldi	r25, 0x04	; 4
    26fa:	20 ec       	ldi	r18, 0xC0	; 192
    26fc:	34 e0       	ldi	r19, 0x04	; 4
    26fe:	f9 01       	movw	r30, r18
    2700:	20 81       	ld	r18, Z
    2702:	20 61       	ori	r18, 0x10	; 16
    2704:	fc 01       	movw	r30, r24
    2706:	20 83       	st	Z, r18
    2708:	80 ec       	ldi	r24, 0xC0	; 192
    270a:	94 e0       	ldi	r25, 0x04	; 4
    270c:	20 e2       	ldi	r18, 0x20	; 32
    270e:	32 e2       	ldi	r19, 0x22	; 34
    2710:	fc 01       	movw	r30, r24
    2712:	26 83       	std	Z+6, r18	; 0x06
    2714:	37 83       	std	Z+7, r19	; 0x07
    2716:	80 ec       	ldi	r24, 0xC0	; 192
    2718:	94 e0       	ldi	r25, 0x04	; 4
    271a:	20 ec       	ldi	r18, 0xC0	; 192
    271c:	34 e0       	ldi	r19, 0x04	; 4
    271e:	f9 01       	movw	r30, r18
    2720:	20 81       	ld	r18, Z
    2722:	20 62       	ori	r18, 0x20	; 32
    2724:	fc 01       	movw	r30, r24
    2726:	20 83       	st	Z, r18
    2728:	85 ec       	ldi	r24, 0xC5	; 197
    272a:	94 e0       	ldi	r25, 0x04	; 4
    272c:	2f ef       	ldi	r18, 0xFF	; 255
    272e:	fc 01       	movw	r30, r24
    2730:	20 83       	st	Z, r18
    2732:	88 ec       	ldi	r24, 0xC8	; 200
    2734:	94 e0       	ldi	r25, 0x04	; 4
    2736:	28 ec       	ldi	r18, 0xC8	; 200
    2738:	34 e0       	ldi	r19, 0x04	; 4
    273a:	f9 01       	movw	r30, r18
    273c:	20 81       	ld	r18, Z
    273e:	21 60       	ori	r18, 0x01	; 1
    2740:	fc 01       	movw	r30, r24
    2742:	20 83       	st	Z, r18
    2744:	10 92 10 22 	sts	0x2210, r1	; 0x802210 <udd_b_idle>
    2748:	85 e0       	ldi	r24, 0x05	; 5
    274a:	0e 94 a2 12 	call	0x2544	; 0x2544 <sleepmgr_lock_mode>
    274e:	0e 94 b1 13 	call	0x2762	; 0x2762 <udd_attach>
    2752:	8a 81       	ldd	r24, Y+2	; 0x02
    2754:	0e 94 55 12 	call	0x24aa	; 0x24aa <cpu_irq_restore>
    2758:	0f 90       	pop	r0
    275a:	0f 90       	pop	r0
    275c:	df 91       	pop	r29
    275e:	cf 91       	pop	r28
    2760:	08 95       	ret

00002762 <udd_attach>:
    2762:	cf 93       	push	r28
    2764:	df 93       	push	r29
    2766:	1f 92       	push	r1
    2768:	cd b7       	in	r28, 0x3d	; 61
    276a:	de b7       	in	r29, 0x3e	; 62
    276c:	0e 94 45 12 	call	0x248a	; 0x248a <cpu_irq_save>
    2770:	89 83       	std	Y+1, r24	; 0x01
    2772:	81 e0       	ldi	r24, 0x01	; 1
    2774:	0e 94 f4 12 	call	0x25e8	; 0x25e8 <udd_sleep_mode>
    2778:	8a ec       	ldi	r24, 0xCA	; 202
    277a:	94 e0       	ldi	r25, 0x04	; 4
    277c:	20 e4       	ldi	r18, 0x40	; 64
    277e:	fc 01       	movw	r30, r24
    2780:	20 83       	st	Z, r18
    2782:	8a ec       	ldi	r24, 0xCA	; 202
    2784:	94 e0       	ldi	r25, 0x04	; 4
    2786:	20 e2       	ldi	r18, 0x20	; 32
    2788:	fc 01       	movw	r30, r24
    278a:	20 83       	st	Z, r18
    278c:	81 ec       	ldi	r24, 0xC1	; 193
    278e:	94 e0       	ldi	r25, 0x04	; 4
    2790:	21 ec       	ldi	r18, 0xC1	; 193
    2792:	34 e0       	ldi	r19, 0x04	; 4
    2794:	f9 01       	movw	r30, r18
    2796:	20 81       	ld	r18, Z
    2798:	21 60       	ori	r18, 0x01	; 1
    279a:	fc 01       	movw	r30, r24
    279c:	20 83       	st	Z, r18
    279e:	89 ec       	ldi	r24, 0xC9	; 201
    27a0:	94 e0       	ldi	r25, 0x04	; 4
    27a2:	29 ec       	ldi	r18, 0xC9	; 201
    27a4:	34 e0       	ldi	r19, 0x04	; 4
    27a6:	f9 01       	movw	r30, r18
    27a8:	20 81       	ld	r18, Z
    27aa:	22 60       	ori	r18, 0x02	; 2
    27ac:	fc 01       	movw	r30, r24
    27ae:	20 83       	st	Z, r18
    27b0:	88 ec       	ldi	r24, 0xC8	; 200
    27b2:	94 e0       	ldi	r25, 0x04	; 4
    27b4:	28 ec       	ldi	r18, 0xC8	; 200
    27b6:	34 e0       	ldi	r19, 0x04	; 4
    27b8:	f9 01       	movw	r30, r18
    27ba:	20 81       	ld	r18, Z
    27bc:	20 64       	ori	r18, 0x40	; 64
    27be:	fc 01       	movw	r30, r24
    27c0:	20 83       	st	Z, r18
    27c2:	89 ec       	ldi	r24, 0xC9	; 201
    27c4:	94 e0       	ldi	r25, 0x04	; 4
    27c6:	29 ec       	ldi	r18, 0xC9	; 201
    27c8:	34 e0       	ldi	r19, 0x04	; 4
    27ca:	f9 01       	movw	r30, r18
    27cc:	20 81       	ld	r18, Z
    27ce:	21 60       	ori	r18, 0x01	; 1
    27d0:	fc 01       	movw	r30, r24
    27d2:	20 83       	st	Z, r18
    27d4:	88 ec       	ldi	r24, 0xC8	; 200
    27d6:	94 e0       	ldi	r25, 0x04	; 4
    27d8:	28 ec       	ldi	r18, 0xC8	; 200
    27da:	34 e0       	ldi	r19, 0x04	; 4
    27dc:	f9 01       	movw	r30, r18
    27de:	20 81       	ld	r18, Z
    27e0:	20 68       	ori	r18, 0x80	; 128
    27e2:	fc 01       	movw	r30, r24
    27e4:	20 83       	st	Z, r18
    27e6:	89 81       	ldd	r24, Y+1	; 0x01
    27e8:	0e 94 55 12 	call	0x24aa	; 0x24aa <cpu_irq_restore>
    27ec:	0f 90       	pop	r0
    27ee:	df 91       	pop	r29
    27f0:	cf 91       	pop	r28
    27f2:	08 95       	ret

000027f4 <udd_is_high_speed>:
    27f4:	cf 93       	push	r28
    27f6:	df 93       	push	r29
    27f8:	cd b7       	in	r28, 0x3d	; 61
    27fa:	de b7       	in	r29, 0x3e	; 62
    27fc:	80 e0       	ldi	r24, 0x00	; 0
    27fe:	df 91       	pop	r29
    2800:	cf 91       	pop	r28
    2802:	08 95       	ret

00002804 <udd_set_address>:
    2804:	cf 93       	push	r28
    2806:	df 93       	push	r29
    2808:	1f 92       	push	r1
    280a:	cd b7       	in	r28, 0x3d	; 61
    280c:	de b7       	in	r29, 0x3e	; 62
    280e:	89 83       	std	Y+1, r24	; 0x01
    2810:	83 ec       	ldi	r24, 0xC3	; 195
    2812:	94 e0       	ldi	r25, 0x04	; 4
    2814:	29 81       	ldd	r18, Y+1	; 0x01
    2816:	fc 01       	movw	r30, r24
    2818:	20 83       	st	Z, r18
    281a:	0f 90       	pop	r0
    281c:	df 91       	pop	r29
    281e:	cf 91       	pop	r28
    2820:	08 95       	ret

00002822 <udd_getaddress>:
    2822:	cf 93       	push	r28
    2824:	df 93       	push	r29
    2826:	cd b7       	in	r28, 0x3d	; 61
    2828:	de b7       	in	r29, 0x3e	; 62
    282a:	83 ec       	ldi	r24, 0xC3	; 195
    282c:	94 e0       	ldi	r25, 0x04	; 4
    282e:	fc 01       	movw	r30, r24
    2830:	80 81       	ld	r24, Z
    2832:	df 91       	pop	r29
    2834:	cf 91       	pop	r28
    2836:	08 95       	ret

00002838 <udd_get_frame_number>:
    2838:	cf 93       	push	r28
    283a:	df 93       	push	r29
    283c:	cd b7       	in	r28, 0x3d	; 61
    283e:	de b7       	in	r29, 0x3e	; 62
    2840:	80 91 50 22 	lds	r24, 0x2250	; 0x802250 <udd_sram+0x3c>
    2844:	90 91 51 22 	lds	r25, 0x2251	; 0x802251 <udd_sram+0x3d>
    2848:	df 91       	pop	r29
    284a:	cf 91       	pop	r28
    284c:	08 95       	ret

0000284e <udd_get_micro_frame_number>:
    284e:	cf 93       	push	r28
    2850:	df 93       	push	r29
    2852:	cd b7       	in	r28, 0x3d	; 61
    2854:	de b7       	in	r29, 0x3e	; 62
    2856:	80 e0       	ldi	r24, 0x00	; 0
    2858:	90 e0       	ldi	r25, 0x00	; 0
    285a:	df 91       	pop	r29
    285c:	cf 91       	pop	r28
    285e:	08 95       	ret

00002860 <udd_set_setup_payload>:
    2860:	cf 93       	push	r28
    2862:	df 93       	push	r29
    2864:	00 d0       	rcall	.+0      	; 0x2866 <udd_set_setup_payload+0x6>
    2866:	1f 92       	push	r1
    2868:	cd b7       	in	r28, 0x3d	; 61
    286a:	de b7       	in	r29, 0x3e	; 62
    286c:	89 83       	std	Y+1, r24	; 0x01
    286e:	9a 83       	std	Y+2, r25	; 0x02
    2870:	6b 83       	std	Y+3, r22	; 0x03
    2872:	7c 83       	std	Y+4, r23	; 0x04
    2874:	89 81       	ldd	r24, Y+1	; 0x01
    2876:	9a 81       	ldd	r25, Y+2	; 0x02
    2878:	80 93 75 23 	sts	0x2375, r24	; 0x802375 <udd_g_ctrlreq+0x8>
    287c:	90 93 76 23 	sts	0x2376, r25	; 0x802376 <udd_g_ctrlreq+0x9>
    2880:	8b 81       	ldd	r24, Y+3	; 0x03
    2882:	9c 81       	ldd	r25, Y+4	; 0x04
    2884:	80 93 77 23 	sts	0x2377, r24	; 0x802377 <udd_g_ctrlreq+0xa>
    2888:	90 93 78 23 	sts	0x2378, r25	; 0x802378 <udd_g_ctrlreq+0xb>
    288c:	24 96       	adiw	r28, 0x04	; 4
    288e:	cd bf       	out	0x3d, r28	; 61
    2890:	de bf       	out	0x3e, r29	; 62
    2892:	df 91       	pop	r29
    2894:	cf 91       	pop	r28
    2896:	08 95       	ret

00002898 <udd_ep_alloc>:
    2898:	cf 93       	push	r28
    289a:	df 93       	push	r29
    289c:	00 d0       	rcall	.+0      	; 0x289e <udd_ep_alloc+0x6>
    289e:	00 d0       	rcall	.+0      	; 0x28a0 <udd_ep_alloc+0x8>
    28a0:	cd b7       	in	r28, 0x3d	; 61
    28a2:	de b7       	in	r29, 0x3e	; 62
    28a4:	8b 83       	std	Y+3, r24	; 0x03
    28a6:	6c 83       	std	Y+4, r22	; 0x04
    28a8:	4d 83       	std	Y+5, r20	; 0x05
    28aa:	5e 83       	std	Y+6, r21	; 0x06
    28ac:	8b 81       	ldd	r24, Y+3	; 0x03
    28ae:	0e 94 1a 18 	call	0x3034	; 0x3034 <udd_ep_get_ctrl>
    28b2:	89 83       	std	Y+1, r24	; 0x01
    28b4:	9a 83       	std	Y+2, r25	; 0x02
    28b6:	89 81       	ldd	r24, Y+1	; 0x01
    28b8:	9a 81       	ldd	r25, Y+2	; 0x02
    28ba:	fc 01       	movw	r30, r24
    28bc:	81 81       	ldd	r24, Z+1	; 0x01
    28be:	88 2f       	mov	r24, r24
    28c0:	90 e0       	ldi	r25, 0x00	; 0
    28c2:	80 7c       	andi	r24, 0xC0	; 192
    28c4:	99 27       	eor	r25, r25
    28c6:	89 2b       	or	r24, r25
    28c8:	11 f0       	breq	.+4      	; 0x28ce <udd_ep_alloc+0x36>
    28ca:	80 e0       	ldi	r24, 0x00	; 0
    28cc:	29 c0       	rjmp	.+82     	; 0x2920 <udd_ep_alloc+0x88>
    28ce:	8d 81       	ldd	r24, Y+5	; 0x05
    28d0:	9e 81       	ldd	r25, Y+6	; 0x06
    28d2:	ac 01       	movw	r20, r24
    28d4:	6c 81       	ldd	r22, Y+4	; 0x04
    28d6:	8b 81       	ldd	r24, Y+3	; 0x03
    28d8:	0e 94 a3 17 	call	0x2f46	; 0x2f46 <udd_ep_init>
    28dc:	89 81       	ldd	r24, Y+1	; 0x01
    28de:	9a 81       	ldd	r25, Y+2	; 0x02
    28e0:	fc 01       	movw	r30, r24
    28e2:	81 81       	ldd	r24, Z+1	; 0x01
    28e4:	88 2f       	mov	r24, r24
    28e6:	90 e0       	ldi	r25, 0x00	; 0
    28e8:	80 7c       	andi	r24, 0xC0	; 192
    28ea:	99 27       	eor	r25, r25
    28ec:	80 3c       	cpi	r24, 0xC0	; 192
    28ee:	91 05       	cpc	r25, r1
    28f0:	61 f4       	brne	.+24     	; 0x290a <udd_ep_alloc+0x72>
    28f2:	89 81       	ldd	r24, Y+1	; 0x01
    28f4:	9a 81       	ldd	r25, Y+2	; 0x02
    28f6:	fc 01       	movw	r30, r24
    28f8:	81 81       	ldd	r24, Z+1	; 0x01
    28fa:	88 2f       	mov	r24, r24
    28fc:	90 e0       	ldi	r25, 0x00	; 0
    28fe:	87 70       	andi	r24, 0x07	; 7
    2900:	99 27       	eor	r25, r25
    2902:	07 97       	sbiw	r24, 0x07	; 7
    2904:	11 f4       	brne	.+4      	; 0x290a <udd_ep_alloc+0x72>
    2906:	81 e0       	ldi	r24, 0x01	; 1
    2908:	0b c0       	rjmp	.+22     	; 0x2920 <udd_ep_alloc+0x88>
    290a:	89 81       	ldd	r24, Y+1	; 0x01
    290c:	9a 81       	ldd	r25, Y+2	; 0x02
    290e:	fc 01       	movw	r30, r24
    2910:	81 81       	ldd	r24, Z+1	; 0x01
    2912:	28 2f       	mov	r18, r24
    2914:	20 62       	ori	r18, 0x20	; 32
    2916:	89 81       	ldd	r24, Y+1	; 0x01
    2918:	9a 81       	ldd	r25, Y+2	; 0x02
    291a:	fc 01       	movw	r30, r24
    291c:	21 83       	std	Z+1, r18	; 0x01
    291e:	81 e0       	ldi	r24, 0x01	; 1
    2920:	26 96       	adiw	r28, 0x06	; 6
    2922:	cd bf       	out	0x3d, r28	; 61
    2924:	de bf       	out	0x3e, r29	; 62
    2926:	df 91       	pop	r29
    2928:	cf 91       	pop	r28
    292a:	08 95       	ret

0000292c <udd_ep_free>:
    292c:	cf 93       	push	r28
    292e:	df 93       	push	r29
    2930:	00 d0       	rcall	.+0      	; 0x2932 <udd_ep_free+0x6>
    2932:	cd b7       	in	r28, 0x3d	; 61
    2934:	de b7       	in	r29, 0x3e	; 62
    2936:	8b 83       	std	Y+3, r24	; 0x03
    2938:	8b 81       	ldd	r24, Y+3	; 0x03
    293a:	0e 94 05 16 	call	0x2c0a	; 0x2c0a <udd_ep_abort>
    293e:	8b 81       	ldd	r24, Y+3	; 0x03
    2940:	0e 94 1a 18 	call	0x3034	; 0x3034 <udd_ep_get_ctrl>
    2944:	89 83       	std	Y+1, r24	; 0x01
    2946:	9a 83       	std	Y+2, r25	; 0x02
    2948:	89 81       	ldd	r24, Y+1	; 0x01
    294a:	9a 81       	ldd	r25, Y+2	; 0x02
    294c:	fc 01       	movw	r30, r24
    294e:	11 82       	std	Z+1, r1	; 0x01
    2950:	23 96       	adiw	r28, 0x03	; 3
    2952:	cd bf       	out	0x3d, r28	; 61
    2954:	de bf       	out	0x3e, r29	; 62
    2956:	df 91       	pop	r29
    2958:	cf 91       	pop	r28
    295a:	08 95       	ret

0000295c <udd_ep_is_halted>:
    295c:	cf 93       	push	r28
    295e:	df 93       	push	r29
    2960:	00 d0       	rcall	.+0      	; 0x2962 <udd_ep_is_halted+0x6>
    2962:	cd b7       	in	r28, 0x3d	; 61
    2964:	de b7       	in	r29, 0x3e	; 62
    2966:	8b 83       	std	Y+3, r24	; 0x03
    2968:	8b 81       	ldd	r24, Y+3	; 0x03
    296a:	0e 94 1a 18 	call	0x3034	; 0x3034 <udd_ep_get_ctrl>
    296e:	89 83       	std	Y+1, r24	; 0x01
    2970:	9a 83       	std	Y+2, r25	; 0x02
    2972:	89 81       	ldd	r24, Y+1	; 0x01
    2974:	9a 81       	ldd	r25, Y+2	; 0x02
    2976:	fc 01       	movw	r30, r24
    2978:	81 81       	ldd	r24, Z+1	; 0x01
    297a:	88 2f       	mov	r24, r24
    297c:	90 e0       	ldi	r25, 0x00	; 0
    297e:	84 70       	andi	r24, 0x04	; 4
    2980:	99 27       	eor	r25, r25
    2982:	21 e0       	ldi	r18, 0x01	; 1
    2984:	89 2b       	or	r24, r25
    2986:	09 f4       	brne	.+2      	; 0x298a <udd_ep_is_halted+0x2e>
    2988:	20 e0       	ldi	r18, 0x00	; 0
    298a:	82 2f       	mov	r24, r18
    298c:	23 96       	adiw	r28, 0x03	; 3
    298e:	cd bf       	out	0x3d, r28	; 61
    2990:	de bf       	out	0x3e, r29	; 62
    2992:	df 91       	pop	r29
    2994:	cf 91       	pop	r28
    2996:	08 95       	ret

00002998 <udd_ep_set_halt>:
    2998:	cf 93       	push	r28
    299a:	df 93       	push	r29
    299c:	00 d0       	rcall	.+0      	; 0x299e <udd_ep_set_halt+0x6>
    299e:	cd b7       	in	r28, 0x3d	; 61
    29a0:	de b7       	in	r29, 0x3e	; 62
    29a2:	8b 83       	std	Y+3, r24	; 0x03
    29a4:	8b 81       	ldd	r24, Y+3	; 0x03
    29a6:	0e 94 1a 18 	call	0x3034	; 0x3034 <udd_ep_get_ctrl>
    29aa:	89 83       	std	Y+1, r24	; 0x01
    29ac:	9a 83       	std	Y+2, r25	; 0x02
    29ae:	89 81       	ldd	r24, Y+1	; 0x01
    29b0:	9a 81       	ldd	r25, Y+2	; 0x02
    29b2:	fc 01       	movw	r30, r24
    29b4:	81 81       	ldd	r24, Z+1	; 0x01
    29b6:	28 2f       	mov	r18, r24
    29b8:	24 60       	ori	r18, 0x04	; 4
    29ba:	89 81       	ldd	r24, Y+1	; 0x01
    29bc:	9a 81       	ldd	r25, Y+2	; 0x02
    29be:	fc 01       	movw	r30, r24
    29c0:	21 83       	std	Z+1, r18	; 0x01
    29c2:	8b 81       	ldd	r24, Y+3	; 0x03
    29c4:	0e 94 05 16 	call	0x2c0a	; 0x2c0a <udd_ep_abort>
    29c8:	81 e0       	ldi	r24, 0x01	; 1
    29ca:	23 96       	adiw	r28, 0x03	; 3
    29cc:	cd bf       	out	0x3d, r28	; 61
    29ce:	de bf       	out	0x3e, r29	; 62
    29d0:	df 91       	pop	r29
    29d2:	cf 91       	pop	r28
    29d4:	08 95       	ret

000029d6 <udd_ep_clear_halt>:
    29d6:	0f 93       	push	r16
    29d8:	cf 93       	push	r28
    29da:	df 93       	push	r29
    29dc:	cd b7       	in	r28, 0x3d	; 61
    29de:	de b7       	in	r29, 0x3e	; 62
    29e0:	25 97       	sbiw	r28, 0x05	; 5
    29e2:	cd bf       	out	0x3d, r28	; 61
    29e4:	de bf       	out	0x3e, r29	; 62
    29e6:	8d 83       	std	Y+5, r24	; 0x05
    29e8:	8d 81       	ldd	r24, Y+5	; 0x05
    29ea:	0e 94 1a 18 	call	0x3034	; 0x3034 <udd_ep_get_ctrl>
    29ee:	89 83       	std	Y+1, r24	; 0x01
    29f0:	9a 83       	std	Y+2, r25	; 0x02
    29f2:	89 81       	ldd	r24, Y+1	; 0x01
    29f4:	9a 81       	ldd	r25, Y+2	; 0x02
    29f6:	fc 01       	movw	r30, r24
    29f8:	01 e0       	ldi	r16, 0x01	; 1
    29fa:	06 93       	lac	Z, r16
    29fc:	89 81       	ldd	r24, Y+1	; 0x01
    29fe:	9a 81       	ldd	r25, Y+2	; 0x02
    2a00:	fc 01       	movw	r30, r24
    2a02:	81 81       	ldd	r24, Z+1	; 0x01
    2a04:	88 2f       	mov	r24, r24
    2a06:	90 e0       	ldi	r25, 0x00	; 0
    2a08:	84 70       	andi	r24, 0x04	; 4
    2a0a:	99 27       	eor	r25, r25
    2a0c:	89 2b       	or	r24, r25
    2a0e:	11 f4       	brne	.+4      	; 0x2a14 <udd_ep_clear_halt+0x3e>
    2a10:	81 e0       	ldi	r24, 0x01	; 1
    2a12:	25 c0       	rjmp	.+74     	; 0x2a5e <udd_ep_clear_halt+0x88>
    2a14:	89 81       	ldd	r24, Y+1	; 0x01
    2a16:	9a 81       	ldd	r25, Y+2	; 0x02
    2a18:	fc 01       	movw	r30, r24
    2a1a:	81 81       	ldd	r24, Z+1	; 0x01
    2a1c:	28 2f       	mov	r18, r24
    2a1e:	2b 7f       	andi	r18, 0xFB	; 251
    2a20:	89 81       	ldd	r24, Y+1	; 0x01
    2a22:	9a 81       	ldd	r25, Y+2	; 0x02
    2a24:	fc 01       	movw	r30, r24
    2a26:	21 83       	std	Z+1, r18	; 0x01
    2a28:	8d 81       	ldd	r24, Y+5	; 0x05
    2a2a:	0e 94 a7 1b 	call	0x374e	; 0x374e <udd_ep_get_job>
    2a2e:	8b 83       	std	Y+3, r24	; 0x03
    2a30:	9c 83       	std	Y+4, r25	; 0x04
    2a32:	8b 81       	ldd	r24, Y+3	; 0x03
    2a34:	9c 81       	ldd	r25, Y+4	; 0x04
    2a36:	fc 01       	movw	r30, r24
    2a38:	80 81       	ld	r24, Z
    2a3a:	81 70       	andi	r24, 0x01	; 1
    2a3c:	88 23       	and	r24, r24
    2a3e:	71 f0       	breq	.+28     	; 0x2a5c <udd_ep_clear_halt+0x86>
    2a40:	8b 81       	ldd	r24, Y+3	; 0x03
    2a42:	9c 81       	ldd	r25, Y+4	; 0x04
    2a44:	fc 01       	movw	r30, r24
    2a46:	20 81       	ld	r18, Z
    2a48:	2e 7f       	andi	r18, 0xFE	; 254
    2a4a:	fc 01       	movw	r30, r24
    2a4c:	20 83       	st	Z, r18
    2a4e:	8b 81       	ldd	r24, Y+3	; 0x03
    2a50:	9c 81       	ldd	r25, Y+4	; 0x04
    2a52:	fc 01       	movw	r30, r24
    2a54:	87 81       	ldd	r24, Z+7	; 0x07
    2a56:	90 85       	ldd	r25, Z+8	; 0x08
    2a58:	fc 01       	movw	r30, r24
    2a5a:	19 95       	eicall
    2a5c:	81 e0       	ldi	r24, 0x01	; 1
    2a5e:	25 96       	adiw	r28, 0x05	; 5
    2a60:	cd bf       	out	0x3d, r28	; 61
    2a62:	de bf       	out	0x3e, r29	; 62
    2a64:	df 91       	pop	r29
    2a66:	cf 91       	pop	r28
    2a68:	0f 91       	pop	r16
    2a6a:	08 95       	ret

00002a6c <udd_ep_run>:
    2a6c:	0f 93       	push	r16
    2a6e:	1f 93       	push	r17
    2a70:	cf 93       	push	r28
    2a72:	df 93       	push	r29
    2a74:	cd b7       	in	r28, 0x3d	; 61
    2a76:	de b7       	in	r29, 0x3e	; 62
    2a78:	2f 97       	sbiw	r28, 0x0f	; 15
    2a7a:	cd bf       	out	0x3d, r28	; 61
    2a7c:	de bf       	out	0x3e, r29	; 62
    2a7e:	8e 83       	std	Y+6, r24	; 0x06
    2a80:	6f 83       	std	Y+7, r22	; 0x07
    2a82:	48 87       	std	Y+8, r20	; 0x08
    2a84:	59 87       	std	Y+9, r21	; 0x09
    2a86:	2a 87       	std	Y+10, r18	; 0x0a
    2a88:	3b 87       	std	Y+11, r19	; 0x0b
    2a8a:	0c 87       	std	Y+12, r16	; 0x0c
    2a8c:	1d 87       	std	Y+13, r17	; 0x0d
    2a8e:	8e 81       	ldd	r24, Y+6	; 0x06
    2a90:	0e 94 a7 1b 	call	0x374e	; 0x374e <udd_ep_get_job>
    2a94:	89 83       	std	Y+1, r24	; 0x01
    2a96:	9a 83       	std	Y+2, r25	; 0x02
    2a98:	8e 81       	ldd	r24, Y+6	; 0x06
    2a9a:	0e 94 1a 18 	call	0x3034	; 0x3034 <udd_ep_get_ctrl>
    2a9e:	8b 83       	std	Y+3, r24	; 0x03
    2aa0:	9c 83       	std	Y+4, r25	; 0x04
    2aa2:	8b 81       	ldd	r24, Y+3	; 0x03
    2aa4:	9c 81       	ldd	r25, Y+4	; 0x04
    2aa6:	fc 01       	movw	r30, r24
    2aa8:	81 81       	ldd	r24, Z+1	; 0x01
    2aaa:	88 2f       	mov	r24, r24
    2aac:	90 e0       	ldi	r25, 0x00	; 0
    2aae:	80 7c       	andi	r24, 0xC0	; 192
    2ab0:	99 27       	eor	r25, r25
    2ab2:	89 2b       	or	r24, r25
    2ab4:	11 f4       	brne	.+4      	; 0x2aba <udd_ep_run+0x4e>
    2ab6:	80 e0       	ldi	r24, 0x00	; 0
    2ab8:	a0 c0       	rjmp	.+320    	; 0x2bfa <udd_ep_run+0x18e>
    2aba:	8b 81       	ldd	r24, Y+3	; 0x03
    2abc:	9c 81       	ldd	r25, Y+4	; 0x04
    2abe:	fc 01       	movw	r30, r24
    2ac0:	81 81       	ldd	r24, Z+1	; 0x01
    2ac2:	88 2f       	mov	r24, r24
    2ac4:	90 e0       	ldi	r25, 0x00	; 0
    2ac6:	80 7c       	andi	r24, 0xC0	; 192
    2ac8:	99 27       	eor	r25, r25
    2aca:	80 3c       	cpi	r24, 0xC0	; 192
    2acc:	91 05       	cpc	r25, r1
    2ace:	61 f0       	breq	.+24     	; 0x2ae8 <udd_ep_run+0x7c>
    2ad0:	8b 81       	ldd	r24, Y+3	; 0x03
    2ad2:	9c 81       	ldd	r25, Y+4	; 0x04
    2ad4:	fc 01       	movw	r30, r24
    2ad6:	81 81       	ldd	r24, Z+1	; 0x01
    2ad8:	88 2f       	mov	r24, r24
    2ada:	90 e0       	ldi	r25, 0x00	; 0
    2adc:	84 70       	andi	r24, 0x04	; 4
    2ade:	99 27       	eor	r25, r25
    2ae0:	89 2b       	or	r24, r25
    2ae2:	11 f0       	breq	.+4      	; 0x2ae8 <udd_ep_run+0x7c>
    2ae4:	80 e0       	ldi	r24, 0x00	; 0
    2ae6:	89 c0       	rjmp	.+274    	; 0x2bfa <udd_ep_run+0x18e>
    2ae8:	0e 94 45 12 	call	0x248a	; 0x248a <cpu_irq_save>
    2aec:	8d 83       	std	Y+5, r24	; 0x05
    2aee:	89 81       	ldd	r24, Y+1	; 0x01
    2af0:	9a 81       	ldd	r25, Y+2	; 0x02
    2af2:	fc 01       	movw	r30, r24
    2af4:	80 81       	ld	r24, Z
    2af6:	81 70       	andi	r24, 0x01	; 1
    2af8:	88 23       	and	r24, r24
    2afa:	29 f0       	breq	.+10     	; 0x2b06 <udd_ep_run+0x9a>
    2afc:	8d 81       	ldd	r24, Y+5	; 0x05
    2afe:	0e 94 55 12 	call	0x24aa	; 0x24aa <cpu_irq_restore>
    2b02:	80 e0       	ldi	r24, 0x00	; 0
    2b04:	7a c0       	rjmp	.+244    	; 0x2bfa <udd_ep_run+0x18e>
    2b06:	89 81       	ldd	r24, Y+1	; 0x01
    2b08:	9a 81       	ldd	r25, Y+2	; 0x02
    2b0a:	fc 01       	movw	r30, r24
    2b0c:	20 81       	ld	r18, Z
    2b0e:	21 60       	ori	r18, 0x01	; 1
    2b10:	fc 01       	movw	r30, r24
    2b12:	20 83       	st	Z, r18
    2b14:	8d 81       	ldd	r24, Y+5	; 0x05
    2b16:	0e 94 55 12 	call	0x24aa	; 0x24aa <cpu_irq_restore>
    2b1a:	89 81       	ldd	r24, Y+1	; 0x01
    2b1c:	9a 81       	ldd	r25, Y+2	; 0x02
    2b1e:	28 85       	ldd	r18, Y+8	; 0x08
    2b20:	39 85       	ldd	r19, Y+9	; 0x09
    2b22:	fc 01       	movw	r30, r24
    2b24:	21 83       	std	Z+1, r18	; 0x01
    2b26:	32 83       	std	Z+2, r19	; 0x02
    2b28:	89 81       	ldd	r24, Y+1	; 0x01
    2b2a:	9a 81       	ldd	r25, Y+2	; 0x02
    2b2c:	2a 85       	ldd	r18, Y+10	; 0x0a
    2b2e:	3b 85       	ldd	r19, Y+11	; 0x0b
    2b30:	fc 01       	movw	r30, r24
    2b32:	23 83       	std	Z+3, r18	; 0x03
    2b34:	34 83       	std	Z+4, r19	; 0x04
    2b36:	89 81       	ldd	r24, Y+1	; 0x01
    2b38:	9a 81       	ldd	r25, Y+2	; 0x02
    2b3a:	fc 01       	movw	r30, r24
    2b3c:	15 82       	std	Z+5, r1	; 0x05
    2b3e:	16 82       	std	Z+6, r1	; 0x06
    2b40:	89 81       	ldd	r24, Y+1	; 0x01
    2b42:	9a 81       	ldd	r25, Y+2	; 0x02
    2b44:	2c 85       	ldd	r18, Y+12	; 0x0c
    2b46:	3d 85       	ldd	r19, Y+13	; 0x0d
    2b48:	fc 01       	movw	r30, r24
    2b4a:	27 83       	std	Z+7, r18	; 0x07
    2b4c:	30 87       	std	Z+8, r19	; 0x08
    2b4e:	8f 81       	ldd	r24, Y+7	; 0x07
    2b50:	88 23       	and	r24, r24
    2b52:	21 f4       	brne	.+8      	; 0x2b5c <udd_ep_run+0xf0>
    2b54:	8a 85       	ldd	r24, Y+10	; 0x0a
    2b56:	9b 85       	ldd	r25, Y+11	; 0x0b
    2b58:	89 2b       	or	r24, r25
    2b5a:	19 f4       	brne	.+6      	; 0x2b62 <udd_ep_run+0xf6>
    2b5c:	81 e0       	ldi	r24, 0x01	; 1
    2b5e:	90 e0       	ldi	r25, 0x00	; 0
    2b60:	02 c0       	rjmp	.+4      	; 0x2b66 <udd_ep_run+0xfa>
    2b62:	80 e0       	ldi	r24, 0x00	; 0
    2b64:	90 e0       	ldi	r25, 0x00	; 0
    2b66:	28 2f       	mov	r18, r24
    2b68:	21 70       	andi	r18, 0x01	; 1
    2b6a:	89 81       	ldd	r24, Y+1	; 0x01
    2b6c:	9a 81       	ldd	r25, Y+2	; 0x02
    2b6e:	21 70       	andi	r18, 0x01	; 1
    2b70:	22 0f       	add	r18, r18
    2b72:	fc 01       	movw	r30, r24
    2b74:	30 81       	ld	r19, Z
    2b76:	3d 7f       	andi	r19, 0xFD	; 253
    2b78:	23 2b       	or	r18, r19
    2b7a:	fc 01       	movw	r30, r24
    2b7c:	20 83       	st	Z, r18
    2b7e:	89 81       	ldd	r24, Y+1	; 0x01
    2b80:	9a 81       	ldd	r25, Y+2	; 0x02
    2b82:	fc 01       	movw	r30, r24
    2b84:	20 81       	ld	r18, Z
    2b86:	2b 7f       	andi	r18, 0xFB	; 251
    2b88:	fc 01       	movw	r30, r24
    2b8a:	20 83       	st	Z, r18
    2b8c:	8e 81       	ldd	r24, Y+6	; 0x06
    2b8e:	88 23       	and	r24, r24
    2b90:	34 f4       	brge	.+12     	; 0x2b9e <udd_ep_run+0x132>
    2b92:	8b 81       	ldd	r24, Y+3	; 0x03
    2b94:	9c 81       	ldd	r25, Y+4	; 0x04
    2b96:	fc 01       	movw	r30, r24
    2b98:	16 82       	std	Z+6, r1	; 0x06
    2b9a:	17 82       	std	Z+7, r1	; 0x07
    2b9c:	2a c0       	rjmp	.+84     	; 0x2bf2 <udd_ep_run+0x186>
    2b9e:	8b 81       	ldd	r24, Y+3	; 0x03
    2ba0:	9c 81       	ldd	r25, Y+4	; 0x04
    2ba2:	fc 01       	movw	r30, r24
    2ba4:	81 81       	ldd	r24, Z+1	; 0x01
    2ba6:	88 2f       	mov	r24, r24
    2ba8:	90 e0       	ldi	r25, 0x00	; 0
    2baa:	80 7c       	andi	r24, 0xC0	; 192
    2bac:	99 27       	eor	r25, r25
    2bae:	80 3c       	cpi	r24, 0xC0	; 192
    2bb0:	91 05       	cpc	r25, r1
    2bb2:	a9 f4       	brne	.+42     	; 0x2bde <udd_ep_run+0x172>
    2bb4:	8b 81       	ldd	r24, Y+3	; 0x03
    2bb6:	9c 81       	ldd	r25, Y+4	; 0x04
    2bb8:	0e 94 67 1b 	call	0x36ce	; 0x36ce <udd_ep_get_size>
    2bbc:	9c 01       	movw	r18, r24
    2bbe:	8a 85       	ldd	r24, Y+10	; 0x0a
    2bc0:	9b 85       	ldd	r25, Y+11	; 0x0b
    2bc2:	b9 01       	movw	r22, r18
    2bc4:	0e 94 4d 28 	call	0x509a	; 0x509a <__udivmodhi4>
    2bc8:	89 2b       	or	r24, r25
    2bca:	49 f0       	breq	.+18     	; 0x2bde <udd_ep_run+0x172>
    2bcc:	89 81       	ldd	r24, Y+1	; 0x01
    2bce:	9a 81       	ldd	r25, Y+2	; 0x02
    2bd0:	fc 01       	movw	r30, r24
    2bd2:	20 81       	ld	r18, Z
    2bd4:	2e 7f       	andi	r18, 0xFE	; 254
    2bd6:	fc 01       	movw	r30, r24
    2bd8:	20 83       	st	Z, r18
    2bda:	80 e0       	ldi	r24, 0x00	; 0
    2bdc:	0e c0       	rjmp	.+28     	; 0x2bfa <udd_ep_run+0x18e>
    2bde:	8b 81       	ldd	r24, Y+3	; 0x03
    2be0:	9c 81       	ldd	r25, Y+4	; 0x04
    2be2:	fc 01       	movw	r30, r24
    2be4:	12 82       	std	Z+2, r1	; 0x02
    2be6:	13 82       	std	Z+3, r1	; 0x03
    2be8:	8b 81       	ldd	r24, Y+3	; 0x03
    2bea:	9c 81       	ldd	r25, Y+4	; 0x04
    2bec:	fc 01       	movw	r30, r24
    2bee:	16 82       	std	Z+6, r1	; 0x06
    2bf0:	17 82       	std	Z+7, r1	; 0x07
    2bf2:	8e 81       	ldd	r24, Y+6	; 0x06
    2bf4:	0e 94 cf 1b 	call	0x379e	; 0x379e <udd_ep_trans_complet>
    2bf8:	81 e0       	ldi	r24, 0x01	; 1
    2bfa:	2f 96       	adiw	r28, 0x0f	; 15
    2bfc:	cd bf       	out	0x3d, r28	; 61
    2bfe:	de bf       	out	0x3e, r29	; 62
    2c00:	df 91       	pop	r29
    2c02:	cf 91       	pop	r28
    2c04:	1f 91       	pop	r17
    2c06:	0f 91       	pop	r16
    2c08:	08 95       	ret

00002c0a <udd_ep_abort>:
    2c0a:	0f 93       	push	r16
    2c0c:	cf 93       	push	r28
    2c0e:	df 93       	push	r29
    2c10:	cd b7       	in	r28, 0x3d	; 61
    2c12:	de b7       	in	r29, 0x3e	; 62
    2c14:	25 97       	sbiw	r28, 0x05	; 5
    2c16:	cd bf       	out	0x3d, r28	; 61
    2c18:	de bf       	out	0x3e, r29	; 62
    2c1a:	8d 83       	std	Y+5, r24	; 0x05
    2c1c:	8d 81       	ldd	r24, Y+5	; 0x05
    2c1e:	0e 94 1a 18 	call	0x3034	; 0x3034 <udd_ep_get_ctrl>
    2c22:	89 83       	std	Y+1, r24	; 0x01
    2c24:	9a 83       	std	Y+2, r25	; 0x02
    2c26:	8d 81       	ldd	r24, Y+5	; 0x05
    2c28:	0e 94 a7 1b 	call	0x374e	; 0x374e <udd_ep_get_job>
    2c2c:	8b 83       	std	Y+3, r24	; 0x03
    2c2e:	9c 83       	std	Y+4, r25	; 0x04
    2c30:	89 81       	ldd	r24, Y+1	; 0x01
    2c32:	9a 81       	ldd	r25, Y+2	; 0x02
    2c34:	fc 01       	movw	r30, r24
    2c36:	02 e0       	ldi	r16, 0x02	; 2
    2c38:	05 93       	las	Z, r16
    2c3a:	8b 81       	ldd	r24, Y+3	; 0x03
    2c3c:	9c 81       	ldd	r25, Y+4	; 0x04
    2c3e:	fc 01       	movw	r30, r24
    2c40:	80 81       	ld	r24, Z
    2c42:	81 70       	andi	r24, 0x01	; 1
    2c44:	88 23       	and	r24, r24
    2c46:	09 f4       	brne	.+2      	; 0x2c4a <udd_ep_abort+0x40>
    2c48:	26 c0       	rjmp	.+76     	; 0x2c96 <udd_ep_abort+0x8c>
    2c4a:	8b 81       	ldd	r24, Y+3	; 0x03
    2c4c:	9c 81       	ldd	r25, Y+4	; 0x04
    2c4e:	fc 01       	movw	r30, r24
    2c50:	20 81       	ld	r18, Z
    2c52:	2e 7f       	andi	r18, 0xFE	; 254
    2c54:	fc 01       	movw	r30, r24
    2c56:	20 83       	st	Z, r18
    2c58:	8b 81       	ldd	r24, Y+3	; 0x03
    2c5a:	9c 81       	ldd	r25, Y+4	; 0x04
    2c5c:	fc 01       	movw	r30, r24
    2c5e:	87 81       	ldd	r24, Z+7	; 0x07
    2c60:	90 85       	ldd	r25, Z+8	; 0x08
    2c62:	89 2b       	or	r24, r25
    2c64:	c1 f0       	breq	.+48     	; 0x2c96 <udd_ep_abort+0x8c>
    2c66:	8b 81       	ldd	r24, Y+3	; 0x03
    2c68:	9c 81       	ldd	r25, Y+4	; 0x04
    2c6a:	fc 01       	movw	r30, r24
    2c6c:	27 81       	ldd	r18, Z+7	; 0x07
    2c6e:	30 85       	ldd	r19, Z+8	; 0x08
    2c70:	8d 81       	ldd	r24, Y+5	; 0x05
    2c72:	88 23       	and	r24, r24
    2c74:	34 f4       	brge	.+12     	; 0x2c82 <udd_ep_abort+0x78>
    2c76:	89 81       	ldd	r24, Y+1	; 0x01
    2c78:	9a 81       	ldd	r25, Y+2	; 0x02
    2c7a:	fc 01       	movw	r30, r24
    2c7c:	86 81       	ldd	r24, Z+6	; 0x06
    2c7e:	97 81       	ldd	r25, Z+7	; 0x07
    2c80:	05 c0       	rjmp	.+10     	; 0x2c8c <udd_ep_abort+0x82>
    2c82:	89 81       	ldd	r24, Y+1	; 0x01
    2c84:	9a 81       	ldd	r25, Y+2	; 0x02
    2c86:	fc 01       	movw	r30, r24
    2c88:	82 81       	ldd	r24, Z+2	; 0x02
    2c8a:	93 81       	ldd	r25, Z+3	; 0x03
    2c8c:	4d 81       	ldd	r20, Y+5	; 0x05
    2c8e:	bc 01       	movw	r22, r24
    2c90:	81 e0       	ldi	r24, 0x01	; 1
    2c92:	f9 01       	movw	r30, r18
    2c94:	19 95       	eicall
    2c96:	25 96       	adiw	r28, 0x05	; 5
    2c98:	cd bf       	out	0x3d, r28	; 61
    2c9a:	de bf       	out	0x3e, r29	; 62
    2c9c:	df 91       	pop	r29
    2c9e:	cf 91       	pop	r28
    2ca0:	0f 91       	pop	r16
    2ca2:	08 95       	ret

00002ca4 <__vector_31>:
    2ca4:	1f 92       	push	r1
    2ca6:	0f 92       	push	r0
    2ca8:	00 90 3f 00 	lds	r0, 0x003F	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
    2cac:	0f 92       	push	r0
    2cae:	11 24       	eor	r1, r1
    2cb0:	00 90 3b 00 	lds	r0, 0x003B	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
    2cb4:	0f 92       	push	r0
    2cb6:	2f 93       	push	r18
    2cb8:	3f 93       	push	r19
    2cba:	4f 93       	push	r20
    2cbc:	5f 93       	push	r21
    2cbe:	6f 93       	push	r22
    2cc0:	7f 93       	push	r23
    2cc2:	8f 93       	push	r24
    2cc4:	9f 93       	push	r25
    2cc6:	af 93       	push	r26
    2cc8:	bf 93       	push	r27
    2cca:	ef 93       	push	r30
    2ccc:	ff 93       	push	r31
    2cce:	cf 93       	push	r28
    2cd0:	df 93       	push	r29
    2cd2:	1f 92       	push	r1
    2cd4:	cd b7       	in	r28, 0x3d	; 61
    2cd6:	de b7       	in	r29, 0x3e	; 62
    2cd8:	8b ec       	ldi	r24, 0xCB	; 203
    2cda:	94 e0       	ldi	r25, 0x04	; 4
    2cdc:	fc 01       	movw	r30, r24
    2cde:	80 81       	ld	r24, Z
    2ce0:	88 23       	and	r24, r24
    2ce2:	44 f4       	brge	.+16     	; 0x2cf4 <__vector_31+0x50>
    2ce4:	8a ec       	ldi	r24, 0xCA	; 202
    2ce6:	94 e0       	ldi	r25, 0x04	; 4
    2ce8:	20 e8       	ldi	r18, 0x80	; 128
    2cea:	fc 01       	movw	r30, r24
    2cec:	20 83       	st	Z, r18
    2cee:	0e 94 ae 0b 	call	0x175c	; 0x175c <udc_sof_notify>
    2cf2:	65 c0       	rjmp	.+202    	; 0x2dbe <__vector_31+0x11a>
    2cf4:	0e 94 f8 1a 	call	0x35f0	; 0x35f0 <udd_ctrl_interrupt_error>
    2cf8:	88 23       	and	r24, r24
    2cfa:	09 f0       	breq	.+2      	; 0x2cfe <__vector_31+0x5a>
    2cfc:	60 c0       	rjmp	.+192    	; 0x2dbe <__vector_31+0x11a>
    2cfe:	8b ec       	ldi	r24, 0xCB	; 203
    2d00:	94 e0       	ldi	r25, 0x04	; 4
    2d02:	fc 01       	movw	r30, r24
    2d04:	80 81       	ld	r24, Z
    2d06:	88 2f       	mov	r24, r24
    2d08:	90 e0       	ldi	r25, 0x00	; 0
    2d0a:	80 71       	andi	r24, 0x10	; 16
    2d0c:	99 27       	eor	r25, r25
    2d0e:	89 2b       	or	r24, r25
    2d10:	81 f1       	breq	.+96     	; 0x2d72 <__vector_31+0xce>
    2d12:	8a ec       	ldi	r24, 0xCA	; 202
    2d14:	94 e0       	ldi	r25, 0x04	; 4
    2d16:	20 e1       	ldi	r18, 0x10	; 16
    2d18:	fc 01       	movw	r30, r24
    2d1a:	20 83       	st	Z, r18
    2d1c:	81 e0       	ldi	r24, 0x01	; 1
    2d1e:	89 83       	std	Y+1, r24	; 0x01
    2d20:	0a c0       	rjmp	.+20     	; 0x2d36 <__vector_31+0x92>
    2d22:	89 81       	ldd	r24, Y+1	; 0x01
    2d24:	0e 94 05 16 	call	0x2c0a	; 0x2c0a <udd_ep_abort>
    2d28:	89 81       	ldd	r24, Y+1	; 0x01
    2d2a:	80 68       	ori	r24, 0x80	; 128
    2d2c:	0e 94 05 16 	call	0x2c0a	; 0x2c0a <udd_ep_abort>
    2d30:	89 81       	ldd	r24, Y+1	; 0x01
    2d32:	8f 5f       	subi	r24, 0xFF	; 255
    2d34:	89 83       	std	Y+1, r24	; 0x01
    2d36:	89 81       	ldd	r24, Y+1	; 0x01
    2d38:	82 30       	cpi	r24, 0x02	; 2
    2d3a:	98 f3       	brcs	.-26     	; 0x2d22 <__vector_31+0x7e>
    2d3c:	0e 94 85 0b 	call	0x170a	; 0x170a <udc_reset>
    2d40:	83 ec       	ldi	r24, 0xC3	; 195
    2d42:	94 e0       	ldi	r25, 0x04	; 4
    2d44:	fc 01       	movw	r30, r24
    2d46:	10 82       	st	Z, r1
    2d48:	40 e4       	ldi	r20, 0x40	; 64
    2d4a:	50 e0       	ldi	r21, 0x00	; 0
    2d4c:	60 e0       	ldi	r22, 0x00	; 0
    2d4e:	80 e0       	ldi	r24, 0x00	; 0
    2d50:	0e 94 a3 17 	call	0x2f46	; 0x2f46 <udd_ep_init>
    2d54:	40 e4       	ldi	r20, 0x40	; 64
    2d56:	50 e0       	ldi	r21, 0x00	; 0
    2d58:	60 e0       	ldi	r22, 0x00	; 0
    2d5a:	80 e8       	ldi	r24, 0x80	; 128
    2d5c:	0e 94 a3 17 	call	0x2f46	; 0x2f46 <udd_ep_init>
    2d60:	89 e5       	ldi	r24, 0x59	; 89
    2d62:	92 e2       	ldi	r25, 0x22	; 34
    2d64:	80 93 24 22 	sts	0x2224, r24	; 0x802224 <udd_sram+0x10>
    2d68:	90 93 25 22 	sts	0x2225, r25	; 0x802225 <udd_sram+0x11>
    2d6c:	0e 94 3d 18 	call	0x307a	; 0x307a <udd_ctrl_init>
    2d70:	26 c0       	rjmp	.+76     	; 0x2dbe <__vector_31+0x11a>
    2d72:	8b ec       	ldi	r24, 0xCB	; 203
    2d74:	94 e0       	ldi	r25, 0x04	; 4
    2d76:	fc 01       	movw	r30, r24
    2d78:	80 81       	ld	r24, Z
    2d7a:	88 2f       	mov	r24, r24
    2d7c:	90 e0       	ldi	r25, 0x00	; 0
    2d7e:	80 74       	andi	r24, 0x40	; 64
    2d80:	99 27       	eor	r25, r25
    2d82:	89 2b       	or	r24, r25
    2d84:	49 f0       	breq	.+18     	; 0x2d98 <__vector_31+0xf4>
    2d86:	8a ec       	ldi	r24, 0xCA	; 202
    2d88:	94 e0       	ldi	r25, 0x04	; 4
    2d8a:	20 e4       	ldi	r18, 0x40	; 64
    2d8c:	fc 01       	movw	r30, r24
    2d8e:	20 83       	st	Z, r18
    2d90:	80 e0       	ldi	r24, 0x00	; 0
    2d92:	0e 94 f4 12 	call	0x25e8	; 0x25e8 <udd_sleep_mode>
    2d96:	13 c0       	rjmp	.+38     	; 0x2dbe <__vector_31+0x11a>
    2d98:	8b ec       	ldi	r24, 0xCB	; 203
    2d9a:	94 e0       	ldi	r25, 0x04	; 4
    2d9c:	fc 01       	movw	r30, r24
    2d9e:	80 81       	ld	r24, Z
    2da0:	88 2f       	mov	r24, r24
    2da2:	90 e0       	ldi	r25, 0x00	; 0
    2da4:	80 72       	andi	r24, 0x20	; 32
    2da6:	99 27       	eor	r25, r25
    2da8:	89 2b       	or	r24, r25
    2daa:	49 f0       	breq	.+18     	; 0x2dbe <__vector_31+0x11a>
    2dac:	8a ec       	ldi	r24, 0xCA	; 202
    2dae:	94 e0       	ldi	r25, 0x04	; 4
    2db0:	20 e2       	ldi	r18, 0x20	; 32
    2db2:	fc 01       	movw	r30, r24
    2db4:	20 83       	st	Z, r18
    2db6:	81 e0       	ldi	r24, 0x01	; 1
    2db8:	0e 94 f4 12 	call	0x25e8	; 0x25e8 <udd_sleep_mode>
    2dbc:	00 00       	nop
    2dbe:	00 00       	nop
    2dc0:	0f 90       	pop	r0
    2dc2:	df 91       	pop	r29
    2dc4:	cf 91       	pop	r28
    2dc6:	ff 91       	pop	r31
    2dc8:	ef 91       	pop	r30
    2dca:	bf 91       	pop	r27
    2dcc:	af 91       	pop	r26
    2dce:	9f 91       	pop	r25
    2dd0:	8f 91       	pop	r24
    2dd2:	7f 91       	pop	r23
    2dd4:	6f 91       	pop	r22
    2dd6:	5f 91       	pop	r21
    2dd8:	4f 91       	pop	r20
    2dda:	3f 91       	pop	r19
    2ddc:	2f 91       	pop	r18
    2dde:	0f 90       	pop	r0
    2de0:	00 92 3b 00 	sts	0x003B, r0	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
    2de4:	0f 90       	pop	r0
    2de6:	00 92 3f 00 	sts	0x003F, r0	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
    2dea:	0f 90       	pop	r0
    2dec:	1f 90       	pop	r1
    2dee:	18 95       	reti

00002df0 <__vector_32>:
    2df0:	1f 92       	push	r1
    2df2:	0f 92       	push	r0
    2df4:	00 90 3f 00 	lds	r0, 0x003F	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
    2df8:	0f 92       	push	r0
    2dfa:	11 24       	eor	r1, r1
    2dfc:	00 90 3b 00 	lds	r0, 0x003B	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
    2e00:	0f 92       	push	r0
    2e02:	0f 93       	push	r16
    2e04:	2f 93       	push	r18
    2e06:	3f 93       	push	r19
    2e08:	4f 93       	push	r20
    2e0a:	5f 93       	push	r21
    2e0c:	6f 93       	push	r22
    2e0e:	7f 93       	push	r23
    2e10:	8f 93       	push	r24
    2e12:	9f 93       	push	r25
    2e14:	af 93       	push	r26
    2e16:	bf 93       	push	r27
    2e18:	ef 93       	push	r30
    2e1a:	ff 93       	push	r31
    2e1c:	cf 93       	push	r28
    2e1e:	df 93       	push	r29
    2e20:	cd b7       	in	r28, 0x3d	; 61
    2e22:	de b7       	in	r29, 0x3e	; 62
    2e24:	2a 97       	sbiw	r28, 0x0a	; 10
    2e26:	cd bf       	out	0x3d, r28	; 61
    2e28:	de bf       	out	0x3e, r29	; 62
    2e2a:	8c ec       	ldi	r24, 0xCC	; 204
    2e2c:	94 e0       	ldi	r25, 0x04	; 4
    2e2e:	fc 01       	movw	r30, r24
    2e30:	80 81       	ld	r24, Z
    2e32:	88 2f       	mov	r24, r24
    2e34:	90 e0       	ldi	r25, 0x00	; 0
    2e36:	82 70       	andi	r24, 0x02	; 2
    2e38:	99 27       	eor	r25, r25
    2e3a:	89 2b       	or	r24, r25
    2e3c:	29 f4       	brne	.+10     	; 0x2e48 <__vector_32+0x58>
    2e3e:	0e 94 36 1b 	call	0x366c	; 0x366c <udd_ctrl_interrupt_tc_setup>
    2e42:	88 23       	and	r24, r24
    2e44:	09 f0       	breq	.+2      	; 0x2e48 <__vector_32+0x58>
    2e46:	63 c0       	rjmp	.+198    	; 0x2f0e <__vector_32+0x11e>
    2e48:	8c ec       	ldi	r24, 0xCC	; 204
    2e4a:	94 e0       	ldi	r25, 0x04	; 4
    2e4c:	22 e0       	ldi	r18, 0x02	; 2
    2e4e:	fc 01       	movw	r30, r24
    2e50:	20 83       	st	Z, r18
    2e52:	85 ec       	ldi	r24, 0xC5	; 197
    2e54:	94 e0       	ldi	r25, 0x04	; 4
    2e56:	fc 01       	movw	r30, r24
    2e58:	80 81       	ld	r24, Z
    2e5a:	89 83       	std	Y+1, r24	; 0x01
    2e5c:	99 81       	ldd	r25, Y+1	; 0x01
    2e5e:	80 e0       	ldi	r24, 0x00	; 0
    2e60:	89 1b       	sub	r24, r25
    2e62:	88 0f       	add	r24, r24
    2e64:	8a 83       	std	Y+2, r24	; 0x02
    2e66:	20 e2       	ldi	r18, 0x20	; 32
    2e68:	32 e2       	ldi	r19, 0x22	; 34
    2e6a:	8a 81       	ldd	r24, Y+2	; 0x02
    2e6c:	88 2f       	mov	r24, r24
    2e6e:	90 e0       	ldi	r25, 0x00	; 0
    2e70:	a9 01       	movw	r20, r18
    2e72:	48 1b       	sub	r20, r24
    2e74:	59 0b       	sbc	r21, r25
    2e76:	ca 01       	movw	r24, r20
    2e78:	8b 83       	std	Y+3, r24	; 0x03
    2e7a:	9c 83       	std	Y+4, r25	; 0x04
    2e7c:	8b 81       	ldd	r24, Y+3	; 0x03
    2e7e:	9c 81       	ldd	r25, Y+4	; 0x04
    2e80:	8d 83       	std	Y+5, r24	; 0x05
    2e82:	9e 83       	std	Y+6, r25	; 0x06
    2e84:	8d 81       	ldd	r24, Y+5	; 0x05
    2e86:	9e 81       	ldd	r25, Y+6	; 0x06
    2e88:	fc 01       	movw	r30, r24
    2e8a:	20 81       	ld	r18, Z
    2e8c:	31 81       	ldd	r19, Z+1	; 0x01
    2e8e:	80 e2       	ldi	r24, 0x20	; 32
    2e90:	92 e2       	ldi	r25, 0x22	; 34
    2e92:	a9 01       	movw	r20, r18
    2e94:	48 1b       	sub	r20, r24
    2e96:	59 0b       	sbc	r21, r25
    2e98:	ca 01       	movw	r24, r20
    2e9a:	96 95       	lsr	r25
    2e9c:	87 95       	ror	r24
    2e9e:	96 95       	lsr	r25
    2ea0:	87 95       	ror	r24
    2ea2:	96 95       	lsr	r25
    2ea4:	87 95       	ror	r24
    2ea6:	8f 83       	std	Y+7, r24	; 0x07
    2ea8:	8f 81       	ldd	r24, Y+7	; 0x07
    2eaa:	28 2f       	mov	r18, r24
    2eac:	26 95       	lsr	r18
    2eae:	8f 81       	ldd	r24, Y+7	; 0x07
    2eb0:	88 2f       	mov	r24, r24
    2eb2:	90 e0       	ldi	r25, 0x00	; 0
    2eb4:	81 70       	andi	r24, 0x01	; 1
    2eb6:	99 27       	eor	r25, r25
    2eb8:	89 2b       	or	r24, r25
    2eba:	11 f0       	breq	.+4      	; 0x2ec0 <__vector_32+0xd0>
    2ebc:	80 e8       	ldi	r24, 0x80	; 128
    2ebe:	01 c0       	rjmp	.+2      	; 0x2ec2 <__vector_32+0xd2>
    2ec0:	80 e0       	ldi	r24, 0x00	; 0
    2ec2:	82 0f       	add	r24, r18
    2ec4:	88 87       	std	Y+8, r24	; 0x08
    2ec6:	88 85       	ldd	r24, Y+8	; 0x08
    2ec8:	0e 94 1a 18 	call	0x3034	; 0x3034 <udd_ep_get_ctrl>
    2ecc:	89 87       	std	Y+9, r24	; 0x09
    2ece:	9a 87       	std	Y+10, r25	; 0x0a
    2ed0:	89 85       	ldd	r24, Y+9	; 0x09
    2ed2:	9a 85       	ldd	r25, Y+10	; 0x0a
    2ed4:	fc 01       	movw	r30, r24
    2ed6:	80 81       	ld	r24, Z
    2ed8:	88 2f       	mov	r24, r24
    2eda:	90 e0       	ldi	r25, 0x00	; 0
    2edc:	80 72       	andi	r24, 0x20	; 32
    2ede:	99 27       	eor	r25, r25
    2ee0:	89 2b       	or	r24, r25
    2ee2:	09 f4       	brne	.+2      	; 0x2ee6 <__vector_32+0xf6>
    2ee4:	15 c0       	rjmp	.+42     	; 0x2f10 <__vector_32+0x120>
    2ee6:	89 85       	ldd	r24, Y+9	; 0x09
    2ee8:	9a 85       	ldd	r25, Y+10	; 0x0a
    2eea:	fc 01       	movw	r30, r24
    2eec:	00 e2       	ldi	r16, 0x20	; 32
    2eee:	06 93       	lac	Z, r16
    2ef0:	88 85       	ldd	r24, Y+8	; 0x08
    2ef2:	88 23       	and	r24, r24
    2ef4:	19 f4       	brne	.+6      	; 0x2efc <__vector_32+0x10c>
    2ef6:	0e 94 8b 19 	call	0x3316	; 0x3316 <udd_ctrl_out_received>
    2efa:	09 c0       	rjmp	.+18     	; 0x2f0e <__vector_32+0x11e>
    2efc:	88 85       	ldd	r24, Y+8	; 0x08
    2efe:	80 38       	cpi	r24, 0x80	; 128
    2f00:	19 f4       	brne	.+6      	; 0x2f08 <__vector_32+0x118>
    2f02:	0e 94 f3 18 	call	0x31e6	; 0x31e6 <udd_ctrl_in_sent>
    2f06:	03 c0       	rjmp	.+6      	; 0x2f0e <__vector_32+0x11e>
    2f08:	88 85       	ldd	r24, Y+8	; 0x08
    2f0a:	0e 94 cf 1b 	call	0x379e	; 0x379e <udd_ep_trans_complet>
    2f0e:	00 00       	nop
    2f10:	2a 96       	adiw	r28, 0x0a	; 10
    2f12:	cd bf       	out	0x3d, r28	; 61
    2f14:	de bf       	out	0x3e, r29	; 62
    2f16:	df 91       	pop	r29
    2f18:	cf 91       	pop	r28
    2f1a:	ff 91       	pop	r31
    2f1c:	ef 91       	pop	r30
    2f1e:	bf 91       	pop	r27
    2f20:	af 91       	pop	r26
    2f22:	9f 91       	pop	r25
    2f24:	8f 91       	pop	r24
    2f26:	7f 91       	pop	r23
    2f28:	6f 91       	pop	r22
    2f2a:	5f 91       	pop	r21
    2f2c:	4f 91       	pop	r20
    2f2e:	3f 91       	pop	r19
    2f30:	2f 91       	pop	r18
    2f32:	0f 91       	pop	r16
    2f34:	0f 90       	pop	r0
    2f36:	00 92 3b 00 	sts	0x003B, r0	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
    2f3a:	0f 90       	pop	r0
    2f3c:	00 92 3f 00 	sts	0x003F, r0	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
    2f40:	0f 90       	pop	r0
    2f42:	1f 90       	pop	r1
    2f44:	18 95       	reti

00002f46 <udd_ep_init>:
    2f46:	cf 93       	push	r28
    2f48:	df 93       	push	r29
    2f4a:	cd b7       	in	r28, 0x3d	; 61
    2f4c:	de b7       	in	r29, 0x3e	; 62
    2f4e:	28 97       	sbiw	r28, 0x08	; 8
    2f50:	cd bf       	out	0x3d, r28	; 61
    2f52:	de bf       	out	0x3e, r29	; 62
    2f54:	8d 83       	std	Y+5, r24	; 0x05
    2f56:	6e 83       	std	Y+6, r22	; 0x06
    2f58:	4f 83       	std	Y+7, r20	; 0x07
    2f5a:	58 87       	std	Y+8, r21	; 0x08
    2f5c:	8e 81       	ldd	r24, Y+6	; 0x06
    2f5e:	88 2f       	mov	r24, r24
    2f60:	90 e0       	ldi	r25, 0x00	; 0
    2f62:	83 70       	andi	r24, 0x03	; 3
    2f64:	99 27       	eor	r25, r25
    2f66:	81 30       	cpi	r24, 0x01	; 1
    2f68:	91 05       	cpc	r25, r1
    2f6a:	69 f0       	breq	.+26     	; 0x2f86 <udd_ep_init+0x40>
    2f6c:	82 30       	cpi	r24, 0x02	; 2
    2f6e:	91 05       	cpc	r25, r1
    2f70:	1c f4       	brge	.+6      	; 0x2f78 <udd_ep_init+0x32>
    2f72:	89 2b       	or	r24, r25
    2f74:	29 f0       	breq	.+10     	; 0x2f80 <udd_ep_init+0x3a>
    2f76:	57 c0       	rjmp	.+174    	; 0x3026 <udd_ep_init+0xe0>
    2f78:	04 97       	sbiw	r24, 0x04	; 4
    2f7a:	0c f0       	brlt	.+2      	; 0x2f7e <udd_ep_init+0x38>
    2f7c:	54 c0       	rjmp	.+168    	; 0x3026 <udd_ep_init+0xe0>
    2f7e:	06 c0       	rjmp	.+12     	; 0x2f8c <udd_ep_init+0x46>
    2f80:	80 e4       	ldi	r24, 0x40	; 64
    2f82:	89 83       	std	Y+1, r24	; 0x01
    2f84:	06 c0       	rjmp	.+12     	; 0x2f92 <udd_ep_init+0x4c>
    2f86:	80 ec       	ldi	r24, 0xC0	; 192
    2f88:	89 83       	std	Y+1, r24	; 0x01
    2f8a:	03 c0       	rjmp	.+6      	; 0x2f92 <udd_ep_init+0x4c>
    2f8c:	80 e8       	ldi	r24, 0x80	; 128
    2f8e:	89 83       	std	Y+1, r24	; 0x01
    2f90:	00 00       	nop
    2f92:	8f 81       	ldd	r24, Y+7	; 0x07
    2f94:	98 85       	ldd	r25, Y+8	; 0x08
    2f96:	80 38       	cpi	r24, 0x80	; 128
    2f98:	91 05       	cpc	r25, r1
    2f9a:	11 f1       	breq	.+68     	; 0x2fe0 <udd_ep_init+0x9a>
    2f9c:	81 38       	cpi	r24, 0x81	; 129
    2f9e:	91 05       	cpc	r25, r1
    2fa0:	48 f4       	brcc	.+18     	; 0x2fb4 <udd_ep_init+0x6e>
    2fa2:	80 32       	cpi	r24, 0x20	; 32
    2fa4:	91 05       	cpc	r25, r1
    2fa6:	b1 f0       	breq	.+44     	; 0x2fd4 <udd_ep_init+0x8e>
    2fa8:	80 34       	cpi	r24, 0x40	; 64
    2faa:	91 05       	cpc	r25, r1
    2fac:	b1 f0       	breq	.+44     	; 0x2fda <udd_ep_init+0x94>
    2fae:	40 97       	sbiw	r24, 0x10	; 16
    2fb0:	71 f0       	breq	.+28     	; 0x2fce <udd_ep_init+0x88>
    2fb2:	0b c0       	rjmp	.+22     	; 0x2fca <udd_ep_init+0x84>
    2fb4:	81 15       	cp	r24, r1
    2fb6:	22 e0       	ldi	r18, 0x02	; 2
    2fb8:	92 07       	cpc	r25, r18
    2fba:	c1 f0       	breq	.+48     	; 0x2fec <udd_ep_init+0xa6>
    2fbc:	8f 3f       	cpi	r24, 0xFF	; 255
    2fbe:	e3 e0       	ldi	r30, 0x03	; 3
    2fc0:	9e 07       	cpc	r25, r30
    2fc2:	b9 f0       	breq	.+46     	; 0x2ff2 <udd_ep_init+0xac>
    2fc4:	81 15       	cp	r24, r1
    2fc6:	91 40       	sbci	r25, 0x01	; 1
    2fc8:	71 f0       	breq	.+28     	; 0x2fe6 <udd_ep_init+0xa0>
    2fca:	1a 82       	std	Y+2, r1	; 0x02
    2fcc:	15 c0       	rjmp	.+42     	; 0x2ff8 <udd_ep_init+0xb2>
    2fce:	81 e0       	ldi	r24, 0x01	; 1
    2fd0:	8a 83       	std	Y+2, r24	; 0x02
    2fd2:	12 c0       	rjmp	.+36     	; 0x2ff8 <udd_ep_init+0xb2>
    2fd4:	82 e0       	ldi	r24, 0x02	; 2
    2fd6:	8a 83       	std	Y+2, r24	; 0x02
    2fd8:	0f c0       	rjmp	.+30     	; 0x2ff8 <udd_ep_init+0xb2>
    2fda:	83 e0       	ldi	r24, 0x03	; 3
    2fdc:	8a 83       	std	Y+2, r24	; 0x02
    2fde:	0c c0       	rjmp	.+24     	; 0x2ff8 <udd_ep_init+0xb2>
    2fe0:	84 e0       	ldi	r24, 0x04	; 4
    2fe2:	8a 83       	std	Y+2, r24	; 0x02
    2fe4:	09 c0       	rjmp	.+18     	; 0x2ff8 <udd_ep_init+0xb2>
    2fe6:	85 e0       	ldi	r24, 0x05	; 5
    2fe8:	8a 83       	std	Y+2, r24	; 0x02
    2fea:	06 c0       	rjmp	.+12     	; 0x2ff8 <udd_ep_init+0xb2>
    2fec:	86 e0       	ldi	r24, 0x06	; 6
    2fee:	8a 83       	std	Y+2, r24	; 0x02
    2ff0:	03 c0       	rjmp	.+6      	; 0x2ff8 <udd_ep_init+0xb2>
    2ff2:	87 e0       	ldi	r24, 0x07	; 7
    2ff4:	8a 83       	std	Y+2, r24	; 0x02
    2ff6:	00 00       	nop
    2ff8:	8d 81       	ldd	r24, Y+5	; 0x05
    2ffa:	0e 94 1a 18 	call	0x3034	; 0x3034 <udd_ep_get_ctrl>
    2ffe:	8b 83       	std	Y+3, r24	; 0x03
    3000:	9c 83       	std	Y+4, r25	; 0x04
    3002:	8b 81       	ldd	r24, Y+3	; 0x03
    3004:	9c 81       	ldd	r25, Y+4	; 0x04
    3006:	fc 01       	movw	r30, r24
    3008:	11 82       	std	Z+1, r1	; 0x01
    300a:	8b 81       	ldd	r24, Y+3	; 0x03
    300c:	9c 81       	ldd	r25, Y+4	; 0x04
    300e:	26 e0       	ldi	r18, 0x06	; 6
    3010:	fc 01       	movw	r30, r24
    3012:	20 83       	st	Z, r18
    3014:	99 81       	ldd	r25, Y+1	; 0x01
    3016:	8a 81       	ldd	r24, Y+2	; 0x02
    3018:	29 2f       	mov	r18, r25
    301a:	28 2b       	or	r18, r24
    301c:	8b 81       	ldd	r24, Y+3	; 0x03
    301e:	9c 81       	ldd	r25, Y+4	; 0x04
    3020:	fc 01       	movw	r30, r24
    3022:	21 83       	std	Z+1, r18	; 0x01
    3024:	01 c0       	rjmp	.+2      	; 0x3028 <udd_ep_init+0xe2>
    3026:	00 00       	nop
    3028:	28 96       	adiw	r28, 0x08	; 8
    302a:	cd bf       	out	0x3d, r28	; 61
    302c:	de bf       	out	0x3e, r29	; 62
    302e:	df 91       	pop	r29
    3030:	cf 91       	pop	r28
    3032:	08 95       	ret

00003034 <udd_ep_get_ctrl>:
    3034:	cf 93       	push	r28
    3036:	df 93       	push	r29
    3038:	1f 92       	push	r1
    303a:	cd b7       	in	r28, 0x3d	; 61
    303c:	de b7       	in	r29, 0x3e	; 62
    303e:	89 83       	std	Y+1, r24	; 0x01
    3040:	89 81       	ldd	r24, Y+1	; 0x01
    3042:	88 2f       	mov	r24, r24
    3044:	90 e0       	ldi	r25, 0x00	; 0
    3046:	8f 70       	andi	r24, 0x0F	; 15
    3048:	99 27       	eor	r25, r25
    304a:	9c 01       	movw	r18, r24
    304c:	22 0f       	add	r18, r18
    304e:	33 1f       	adc	r19, r19
    3050:	89 81       	ldd	r24, Y+1	; 0x01
    3052:	88 1f       	adc	r24, r24
    3054:	88 27       	eor	r24, r24
    3056:	88 1f       	adc	r24, r24
    3058:	88 2f       	mov	r24, r24
    305a:	90 e0       	ldi	r25, 0x00	; 0
    305c:	82 0f       	add	r24, r18
    305e:	93 1f       	adc	r25, r19
    3060:	88 0f       	add	r24, r24
    3062:	99 1f       	adc	r25, r25
    3064:	88 0f       	add	r24, r24
    3066:	99 1f       	adc	r25, r25
    3068:	88 0f       	add	r24, r24
    306a:	99 1f       	adc	r25, r25
    306c:	0c 96       	adiw	r24, 0x0c	; 12
    306e:	8c 5e       	subi	r24, 0xEC	; 236
    3070:	9d 4d       	sbci	r25, 0xDD	; 221
    3072:	0f 90       	pop	r0
    3074:	df 91       	pop	r29
    3076:	cf 91       	pop	r28
    3078:	08 95       	ret

0000307a <udd_ctrl_init>:
    307a:	0f 93       	push	r16
    307c:	cf 93       	push	r28
    307e:	df 93       	push	r29
    3080:	cd b7       	in	r28, 0x3d	; 61
    3082:	de b7       	in	r29, 0x3e	; 62
    3084:	88 ec       	ldi	r24, 0xC8	; 200
    3086:	94 e0       	ldi	r25, 0x04	; 4
    3088:	28 ec       	ldi	r18, 0xC8	; 200
    308a:	34 e0       	ldi	r19, 0x04	; 4
    308c:	f9 01       	movw	r30, r18
    308e:	20 81       	ld	r18, Z
    3090:	2f 7d       	andi	r18, 0xDF	; 223
    3092:	fc 01       	movw	r30, r24
    3094:	20 83       	st	Z, r18
    3096:	88 ec       	ldi	r24, 0xC8	; 200
    3098:	94 e0       	ldi	r25, 0x04	; 4
    309a:	28 ec       	ldi	r18, 0xC8	; 200
    309c:	34 e0       	ldi	r19, 0x04	; 4
    309e:	f9 01       	movw	r30, r18
    30a0:	20 81       	ld	r18, Z
    30a2:	2f 7d       	andi	r18, 0xDF	; 223
    30a4:	fc 01       	movw	r30, r24
    30a6:	20 83       	st	Z, r18
    30a8:	88 e2       	ldi	r24, 0x28	; 40
    30aa:	92 e2       	ldi	r25, 0x22	; 34
    30ac:	fc 01       	movw	r30, r24
    30ae:	02 e0       	ldi	r16, 0x02	; 2
    30b0:	05 93       	las	Z, r16
    30b2:	10 92 2a 22 	sts	0x222A, r1	; 0x80222a <udd_sram+0x16>
    30b6:	10 92 2b 22 	sts	0x222B, r1	; 0x80222b <udd_sram+0x17>
    30ba:	88 e2       	ldi	r24, 0x28	; 40
    30bc:	92 e2       	ldi	r25, 0x22	; 34
    30be:	fc 01       	movw	r30, r24
    30c0:	00 e2       	ldi	r16, 0x20	; 32
    30c2:	06 93       	lac	Z, r16
    30c4:	88 e2       	ldi	r24, 0x28	; 40
    30c6:	92 e2       	ldi	r25, 0x22	; 34
    30c8:	fc 01       	movw	r30, r24
    30ca:	00 e4       	ldi	r16, 0x40	; 64
    30cc:	06 93       	lac	Z, r16
    30ce:	80 e2       	ldi	r24, 0x20	; 32
    30d0:	92 e2       	ldi	r25, 0x22	; 34
    30d2:	fc 01       	movw	r30, r24
    30d4:	00 e2       	ldi	r16, 0x20	; 32
    30d6:	06 93       	lac	Z, r16
    30d8:	80 e2       	ldi	r24, 0x20	; 32
    30da:	92 e2       	ldi	r25, 0x22	; 34
    30dc:	fc 01       	movw	r30, r24
    30de:	00 e4       	ldi	r16, 0x40	; 64
    30e0:	06 93       	lac	Z, r16
    30e2:	10 92 79 23 	sts	0x2379, r1	; 0x802379 <udd_g_ctrlreq+0xc>
    30e6:	10 92 7a 23 	sts	0x237A, r1	; 0x80237a <udd_g_ctrlreq+0xd>
    30ea:	10 92 7b 23 	sts	0x237B, r1	; 0x80237b <udd_g_ctrlreq+0xe>
    30ee:	10 92 7c 23 	sts	0x237C, r1	; 0x80237c <udd_g_ctrlreq+0xf>
    30f2:	10 92 77 23 	sts	0x2377, r1	; 0x802377 <udd_g_ctrlreq+0xa>
    30f6:	10 92 78 23 	sts	0x2378, r1	; 0x802378 <udd_g_ctrlreq+0xb>
    30fa:	10 92 54 22 	sts	0x2254, r1	; 0x802254 <udd_ep_control_state>
    30fe:	df 91       	pop	r29
    3100:	cf 91       	pop	r28
    3102:	0f 91       	pop	r16
    3104:	08 95       	ret

00003106 <udd_ctrl_setup_received>:
    3106:	0f 93       	push	r16
    3108:	cf 93       	push	r28
    310a:	df 93       	push	r29
    310c:	cd b7       	in	r28, 0x3d	; 61
    310e:	de b7       	in	r29, 0x3e	; 62
    3110:	80 91 54 22 	lds	r24, 0x2254	; 0x802254 <udd_ep_control_state>
    3114:	88 23       	and	r24, r24
    3116:	61 f0       	breq	.+24     	; 0x3130 <udd_ctrl_setup_received+0x2a>
    3118:	80 91 54 22 	lds	r24, 0x2254	; 0x802254 <udd_ep_control_state>
    311c:	83 30       	cpi	r24, 0x03	; 3
    311e:	21 f0       	breq	.+8      	; 0x3128 <udd_ctrl_setup_received+0x22>
    3120:	80 91 54 22 	lds	r24, 0x2254	; 0x802254 <udd_ep_control_state>
    3124:	84 30       	cpi	r24, 0x04	; 4
    3126:	11 f4       	brne	.+4      	; 0x312c <udd_ctrl_setup_received+0x26>
    3128:	0e 94 e5 1a 	call	0x35ca	; 0x35ca <udd_ctrl_endofrequest>
    312c:	0e 94 3d 18 	call	0x307a	; 0x307a <udd_ctrl_init>
    3130:	80 91 22 22 	lds	r24, 0x2222	; 0x802222 <udd_sram+0xe>
    3134:	90 91 23 22 	lds	r25, 0x2223	; 0x802223 <udd_sram+0xf>
    3138:	08 97       	sbiw	r24, 0x08	; 8
    313a:	09 f0       	breq	.+2      	; 0x313e <udd_ctrl_setup_received+0x38>
    313c:	50 c0       	rjmp	.+160    	; 0x31de <udd_ctrl_setup_received+0xd8>
    313e:	88 e0       	ldi	r24, 0x08	; 8
    3140:	e9 e5       	ldi	r30, 0x59	; 89
    3142:	f2 e2       	ldi	r31, 0x22	; 34
    3144:	ad e6       	ldi	r26, 0x6D	; 109
    3146:	b3 e2       	ldi	r27, 0x23	; 35
    3148:	01 90       	ld	r0, Z+
    314a:	0d 92       	st	X+, r0
    314c:	8a 95       	dec	r24
    314e:	e1 f7       	brne	.-8      	; 0x3148 <udd_ctrl_setup_received+0x42>
    3150:	88 ec       	ldi	r24, 0xC8	; 200
    3152:	94 e0       	ldi	r25, 0x04	; 4
    3154:	28 ec       	ldi	r18, 0xC8	; 200
    3156:	34 e0       	ldi	r19, 0x04	; 4
    3158:	f9 01       	movw	r30, r18
    315a:	20 81       	ld	r18, Z
    315c:	20 62       	ori	r18, 0x20	; 32
    315e:	fc 01       	movw	r30, r24
    3160:	20 83       	st	Z, r18
    3162:	88 ec       	ldi	r24, 0xC8	; 200
    3164:	94 e0       	ldi	r25, 0x04	; 4
    3166:	28 ec       	ldi	r18, 0xC8	; 200
    3168:	34 e0       	ldi	r19, 0x04	; 4
    316a:	f9 01       	movw	r30, r18
    316c:	20 81       	ld	r18, Z
    316e:	20 62       	ori	r18, 0x20	; 32
    3170:	fc 01       	movw	r30, r24
    3172:	20 83       	st	Z, r18
    3174:	0e 94 45 10 	call	0x208a	; 0x208a <udc_process_setup>
    3178:	98 2f       	mov	r25, r24
    317a:	81 e0       	ldi	r24, 0x01	; 1
    317c:	89 27       	eor	r24, r25
    317e:	88 23       	and	r24, r24
    3180:	19 f0       	breq	.+6      	; 0x3188 <udd_ctrl_setup_received+0x82>
    3182:	0e 94 a9 1a 	call	0x3552	; 0x3552 <udd_ctrl_stall_data>
    3186:	2b c0       	rjmp	.+86     	; 0x31de <udd_ctrl_setup_received+0xd8>
    3188:	80 91 6d 23 	lds	r24, 0x236D	; 0x80236d <udd_g_ctrlreq>
    318c:	88 23       	and	r24, r24
    318e:	74 f4       	brge	.+28     	; 0x31ac <udd_ctrl_setup_received+0xa6>
    3190:	10 92 55 22 	sts	0x2255, r1	; 0x802255 <udd_ctrl_prev_payload_nb_trans>
    3194:	10 92 56 22 	sts	0x2256, r1	; 0x802256 <udd_ctrl_prev_payload_nb_trans+0x1>
    3198:	10 92 57 22 	sts	0x2257, r1	; 0x802257 <udd_ctrl_payload_nb_trans>
    319c:	10 92 58 22 	sts	0x2258, r1	; 0x802258 <udd_ctrl_payload_nb_trans+0x1>
    31a0:	82 e0       	ldi	r24, 0x02	; 2
    31a2:	80 93 54 22 	sts	0x2254, r24	; 0x802254 <udd_ep_control_state>
    31a6:	0e 94 f3 18 	call	0x31e6	; 0x31e6 <udd_ctrl_in_sent>
    31aa:	19 c0       	rjmp	.+50     	; 0x31de <udd_ctrl_setup_received+0xd8>
    31ac:	80 91 73 23 	lds	r24, 0x2373	; 0x802373 <udd_g_ctrlreq+0x6>
    31b0:	90 91 74 23 	lds	r25, 0x2374	; 0x802374 <udd_g_ctrlreq+0x7>
    31b4:	89 2b       	or	r24, r25
    31b6:	19 f4       	brne	.+6      	; 0x31be <udd_ctrl_setup_received+0xb8>
    31b8:	0e 94 bf 1a 	call	0x357e	; 0x357e <udd_ctrl_send_zlp_in>
    31bc:	10 c0       	rjmp	.+32     	; 0x31de <udd_ctrl_setup_received+0xd8>
    31be:	10 92 55 22 	sts	0x2255, r1	; 0x802255 <udd_ctrl_prev_payload_nb_trans>
    31c2:	10 92 56 22 	sts	0x2256, r1	; 0x802256 <udd_ctrl_prev_payload_nb_trans+0x1>
    31c6:	10 92 57 22 	sts	0x2257, r1	; 0x802257 <udd_ctrl_payload_nb_trans>
    31ca:	10 92 58 22 	sts	0x2258, r1	; 0x802258 <udd_ctrl_payload_nb_trans+0x1>
    31ce:	81 e0       	ldi	r24, 0x01	; 1
    31d0:	80 93 54 22 	sts	0x2254, r24	; 0x802254 <udd_ep_control_state>
    31d4:	80 e2       	ldi	r24, 0x20	; 32
    31d6:	92 e2       	ldi	r25, 0x22	; 34
    31d8:	fc 01       	movw	r30, r24
    31da:	02 e0       	ldi	r16, 0x02	; 2
    31dc:	06 93       	lac	Z, r16
    31de:	df 91       	pop	r29
    31e0:	cf 91       	pop	r28
    31e2:	0f 91       	pop	r16
    31e4:	08 95       	ret

000031e6 <udd_ctrl_in_sent>:
    31e6:	0f 93       	push	r16
    31e8:	cf 93       	push	r28
    31ea:	df 93       	push	r29
    31ec:	1f 92       	push	r1
    31ee:	1f 92       	push	r1
    31f0:	cd b7       	in	r28, 0x3d	; 61
    31f2:	de b7       	in	r29, 0x3e	; 62
    31f4:	80 91 54 22 	lds	r24, 0x2254	; 0x802254 <udd_ep_control_state>
    31f8:	83 30       	cpi	r24, 0x03	; 3
    31fa:	29 f4       	brne	.+10     	; 0x3206 <udd_ctrl_in_sent+0x20>
    31fc:	0e 94 e5 1a 	call	0x35ca	; 0x35ca <udd_ctrl_endofrequest>
    3200:	0e 94 3d 18 	call	0x307a	; 0x307a <udd_ctrl_init>
    3204:	82 c0       	rjmp	.+260    	; 0x330a <udd_ctrl_in_sent+0x124>
    3206:	20 91 77 23 	lds	r18, 0x2377	; 0x802377 <udd_g_ctrlreq+0xa>
    320a:	30 91 78 23 	lds	r19, 0x2378	; 0x802378 <udd_g_ctrlreq+0xb>
    320e:	80 91 57 22 	lds	r24, 0x2257	; 0x802257 <udd_ctrl_payload_nb_trans>
    3212:	90 91 58 22 	lds	r25, 0x2258	; 0x802258 <udd_ctrl_payload_nb_trans+0x1>
    3216:	a9 01       	movw	r20, r18
    3218:	48 1b       	sub	r20, r24
    321a:	59 0b       	sbc	r21, r25
    321c:	ca 01       	movw	r24, r20
    321e:	89 83       	std	Y+1, r24	; 0x01
    3220:	9a 83       	std	Y+2, r25	; 0x02
    3222:	89 81       	ldd	r24, Y+1	; 0x01
    3224:	9a 81       	ldd	r25, Y+2	; 0x02
    3226:	89 2b       	or	r24, r25
    3228:	d9 f5       	brne	.+118    	; 0x32a0 <udd_ctrl_in_sent+0xba>
    322a:	20 91 55 22 	lds	r18, 0x2255	; 0x802255 <udd_ctrl_prev_payload_nb_trans>
    322e:	30 91 56 22 	lds	r19, 0x2256	; 0x802256 <udd_ctrl_prev_payload_nb_trans+0x1>
    3232:	80 91 57 22 	lds	r24, 0x2257	; 0x802257 <udd_ctrl_payload_nb_trans>
    3236:	90 91 58 22 	lds	r25, 0x2258	; 0x802258 <udd_ctrl_payload_nb_trans+0x1>
    323a:	82 0f       	add	r24, r18
    323c:	93 1f       	adc	r25, r19
    323e:	80 93 55 22 	sts	0x2255, r24	; 0x802255 <udd_ctrl_prev_payload_nb_trans>
    3242:	90 93 56 22 	sts	0x2256, r25	; 0x802256 <udd_ctrl_prev_payload_nb_trans+0x1>
    3246:	20 91 73 23 	lds	r18, 0x2373	; 0x802373 <udd_g_ctrlreq+0x6>
    324a:	30 91 74 23 	lds	r19, 0x2374	; 0x802374 <udd_g_ctrlreq+0x7>
    324e:	80 91 55 22 	lds	r24, 0x2255	; 0x802255 <udd_ctrl_prev_payload_nb_trans>
    3252:	90 91 56 22 	lds	r25, 0x2256	; 0x802256 <udd_ctrl_prev_payload_nb_trans+0x1>
    3256:	28 17       	cp	r18, r24
    3258:	39 07       	cpc	r19, r25
    325a:	21 f0       	breq	.+8      	; 0x3264 <udd_ctrl_in_sent+0x7e>
    325c:	80 91 3d 23 	lds	r24, 0x233D	; 0x80233d <b_shortpacket.5091>
    3260:	88 23       	and	r24, r24
    3262:	19 f0       	breq	.+6      	; 0x326a <udd_ctrl_in_sent+0x84>
    3264:	0e 94 d4 1a 	call	0x35a8	; 0x35a8 <udd_ctrl_send_zlp_out>
    3268:	50 c0       	rjmp	.+160    	; 0x330a <udd_ctrl_in_sent+0x124>
    326a:	80 91 7b 23 	lds	r24, 0x237B	; 0x80237b <udd_g_ctrlreq+0xe>
    326e:	90 91 7c 23 	lds	r25, 0x237C	; 0x80237c <udd_g_ctrlreq+0xf>
    3272:	89 2b       	or	r24, r25
    3274:	a9 f0       	breq	.+42     	; 0x32a0 <udd_ctrl_in_sent+0xba>
    3276:	80 91 7b 23 	lds	r24, 0x237B	; 0x80237b <udd_g_ctrlreq+0xe>
    327a:	90 91 7c 23 	lds	r25, 0x237C	; 0x80237c <udd_g_ctrlreq+0xf>
    327e:	fc 01       	movw	r30, r24
    3280:	19 95       	eicall
    3282:	98 2f       	mov	r25, r24
    3284:	81 e0       	ldi	r24, 0x01	; 1
    3286:	89 27       	eor	r24, r25
    3288:	88 23       	and	r24, r24
    328a:	51 f4       	brne	.+20     	; 0x32a0 <udd_ctrl_in_sent+0xba>
    328c:	10 92 57 22 	sts	0x2257, r1	; 0x802257 <udd_ctrl_payload_nb_trans>
    3290:	10 92 58 22 	sts	0x2258, r1	; 0x802258 <udd_ctrl_payload_nb_trans+0x1>
    3294:	80 91 77 23 	lds	r24, 0x2377	; 0x802377 <udd_g_ctrlreq+0xa>
    3298:	90 91 78 23 	lds	r25, 0x2378	; 0x802378 <udd_g_ctrlreq+0xb>
    329c:	89 83       	std	Y+1, r24	; 0x01
    329e:	9a 83       	std	Y+2, r25	; 0x02
    32a0:	89 81       	ldd	r24, Y+1	; 0x01
    32a2:	9a 81       	ldd	r25, Y+2	; 0x02
    32a4:	80 34       	cpi	r24, 0x40	; 64
    32a6:	91 05       	cpc	r25, r1
    32a8:	38 f0       	brcs	.+14     	; 0x32b8 <udd_ctrl_in_sent+0xd2>
    32aa:	80 e4       	ldi	r24, 0x40	; 64
    32ac:	90 e0       	ldi	r25, 0x00	; 0
    32ae:	89 83       	std	Y+1, r24	; 0x01
    32b0:	9a 83       	std	Y+2, r25	; 0x02
    32b2:	10 92 3d 23 	sts	0x233D, r1	; 0x80233d <b_shortpacket.5091>
    32b6:	03 c0       	rjmp	.+6      	; 0x32be <udd_ctrl_in_sent+0xd8>
    32b8:	81 e0       	ldi	r24, 0x01	; 1
    32ba:	80 93 3d 23 	sts	0x233D, r24	; 0x80233d <b_shortpacket.5091>
    32be:	89 81       	ldd	r24, Y+1	; 0x01
    32c0:	9a 81       	ldd	r25, Y+2	; 0x02
    32c2:	80 93 2a 22 	sts	0x222A, r24	; 0x80222a <udd_sram+0x16>
    32c6:	90 93 2b 22 	sts	0x222B, r25	; 0x80222b <udd_sram+0x17>
    32ca:	80 91 75 23 	lds	r24, 0x2375	; 0x802375 <udd_g_ctrlreq+0x8>
    32ce:	90 91 76 23 	lds	r25, 0x2376	; 0x802376 <udd_g_ctrlreq+0x9>
    32d2:	9c 01       	movw	r18, r24
    32d4:	80 91 57 22 	lds	r24, 0x2257	; 0x802257 <udd_ctrl_payload_nb_trans>
    32d8:	90 91 58 22 	lds	r25, 0x2258	; 0x802258 <udd_ctrl_payload_nb_trans+0x1>
    32dc:	82 0f       	add	r24, r18
    32de:	93 1f       	adc	r25, r19
    32e0:	80 93 2c 22 	sts	0x222C, r24	; 0x80222c <udd_sram+0x18>
    32e4:	90 93 2d 22 	sts	0x222D, r25	; 0x80222d <udd_sram+0x19>
    32e8:	20 91 57 22 	lds	r18, 0x2257	; 0x802257 <udd_ctrl_payload_nb_trans>
    32ec:	30 91 58 22 	lds	r19, 0x2258	; 0x802258 <udd_ctrl_payload_nb_trans+0x1>
    32f0:	89 81       	ldd	r24, Y+1	; 0x01
    32f2:	9a 81       	ldd	r25, Y+2	; 0x02
    32f4:	82 0f       	add	r24, r18
    32f6:	93 1f       	adc	r25, r19
    32f8:	80 93 57 22 	sts	0x2257, r24	; 0x802257 <udd_ctrl_payload_nb_trans>
    32fc:	90 93 58 22 	sts	0x2258, r25	; 0x802258 <udd_ctrl_payload_nb_trans+0x1>
    3300:	88 e2       	ldi	r24, 0x28	; 40
    3302:	92 e2       	ldi	r25, 0x22	; 34
    3304:	fc 01       	movw	r30, r24
    3306:	02 e0       	ldi	r16, 0x02	; 2
    3308:	06 93       	lac	Z, r16
    330a:	0f 90       	pop	r0
    330c:	0f 90       	pop	r0
    330e:	df 91       	pop	r29
    3310:	cf 91       	pop	r28
    3312:	0f 91       	pop	r16
    3314:	08 95       	ret

00003316 <udd_ctrl_out_received>:
    3316:	0f 93       	push	r16
    3318:	cf 93       	push	r28
    331a:	df 93       	push	r29
    331c:	1f 92       	push	r1
    331e:	1f 92       	push	r1
    3320:	cd b7       	in	r28, 0x3d	; 61
    3322:	de b7       	in	r29, 0x3e	; 62
    3324:	80 91 54 22 	lds	r24, 0x2254	; 0x802254 <udd_ep_control_state>
    3328:	84 30       	cpi	r24, 0x04	; 4
    332a:	29 f4       	brne	.+10     	; 0x3336 <udd_ctrl_out_received+0x20>
    332c:	0e 94 e5 1a 	call	0x35ca	; 0x35ca <udd_ctrl_endofrequest>
    3330:	0e 94 3d 18 	call	0x307a	; 0x307a <udd_ctrl_init>
    3334:	ae c0       	rjmp	.+348    	; 0x3492 <udd_ctrl_out_received+0x17c>
    3336:	80 91 22 22 	lds	r24, 0x2222	; 0x802222 <udd_sram+0xe>
    333a:	90 91 23 22 	lds	r25, 0x2223	; 0x802223 <udd_sram+0xf>
    333e:	89 83       	std	Y+1, r24	; 0x01
    3340:	9a 83       	std	Y+2, r25	; 0x02
    3342:	20 91 77 23 	lds	r18, 0x2377	; 0x802377 <udd_g_ctrlreq+0xa>
    3346:	30 91 78 23 	lds	r19, 0x2378	; 0x802378 <udd_g_ctrlreq+0xb>
    334a:	40 91 57 22 	lds	r20, 0x2257	; 0x802257 <udd_ctrl_payload_nb_trans>
    334e:	50 91 58 22 	lds	r21, 0x2258	; 0x802258 <udd_ctrl_payload_nb_trans+0x1>
    3352:	89 81       	ldd	r24, Y+1	; 0x01
    3354:	9a 81       	ldd	r25, Y+2	; 0x02
    3356:	84 0f       	add	r24, r20
    3358:	95 1f       	adc	r25, r21
    335a:	28 17       	cp	r18, r24
    335c:	39 07       	cpc	r19, r25
    335e:	70 f4       	brcc	.+28     	; 0x337c <udd_ctrl_out_received+0x66>
    3360:	20 91 77 23 	lds	r18, 0x2377	; 0x802377 <udd_g_ctrlreq+0xa>
    3364:	30 91 78 23 	lds	r19, 0x2378	; 0x802378 <udd_g_ctrlreq+0xb>
    3368:	80 91 57 22 	lds	r24, 0x2257	; 0x802257 <udd_ctrl_payload_nb_trans>
    336c:	90 91 58 22 	lds	r25, 0x2258	; 0x802258 <udd_ctrl_payload_nb_trans+0x1>
    3370:	a9 01       	movw	r20, r18
    3372:	48 1b       	sub	r20, r24
    3374:	59 0b       	sbc	r21, r25
    3376:	ca 01       	movw	r24, r20
    3378:	89 83       	std	Y+1, r24	; 0x01
    337a:	9a 83       	std	Y+2, r25	; 0x02
    337c:	20 91 75 23 	lds	r18, 0x2375	; 0x802375 <udd_g_ctrlreq+0x8>
    3380:	30 91 76 23 	lds	r19, 0x2376	; 0x802376 <udd_g_ctrlreq+0x9>
    3384:	80 91 57 22 	lds	r24, 0x2257	; 0x802257 <udd_ctrl_payload_nb_trans>
    3388:	90 91 58 22 	lds	r25, 0x2258	; 0x802258 <udd_ctrl_payload_nb_trans+0x1>
    338c:	82 0f       	add	r24, r18
    338e:	93 1f       	adc	r25, r19
    3390:	29 81       	ldd	r18, Y+1	; 0x01
    3392:	3a 81       	ldd	r19, Y+2	; 0x02
    3394:	a9 01       	movw	r20, r18
    3396:	69 e5       	ldi	r22, 0x59	; 89
    3398:	72 e2       	ldi	r23, 0x22	; 34
    339a:	0e 94 b9 28 	call	0x5172	; 0x5172 <memcpy>
    339e:	20 91 57 22 	lds	r18, 0x2257	; 0x802257 <udd_ctrl_payload_nb_trans>
    33a2:	30 91 58 22 	lds	r19, 0x2258	; 0x802258 <udd_ctrl_payload_nb_trans+0x1>
    33a6:	89 81       	ldd	r24, Y+1	; 0x01
    33a8:	9a 81       	ldd	r25, Y+2	; 0x02
    33aa:	82 0f       	add	r24, r18
    33ac:	93 1f       	adc	r25, r19
    33ae:	80 93 57 22 	sts	0x2257, r24	; 0x802257 <udd_ctrl_payload_nb_trans>
    33b2:	90 93 58 22 	sts	0x2258, r25	; 0x802258 <udd_ctrl_payload_nb_trans+0x1>
    33b6:	89 81       	ldd	r24, Y+1	; 0x01
    33b8:	9a 81       	ldd	r25, Y+2	; 0x02
    33ba:	80 34       	cpi	r24, 0x40	; 64
    33bc:	91 05       	cpc	r25, r1
    33be:	89 f4       	brne	.+34     	; 0x33e2 <udd_ctrl_out_received+0xcc>
    33c0:	20 91 73 23 	lds	r18, 0x2373	; 0x802373 <udd_g_ctrlreq+0x6>
    33c4:	30 91 74 23 	lds	r19, 0x2374	; 0x802374 <udd_g_ctrlreq+0x7>
    33c8:	40 91 55 22 	lds	r20, 0x2255	; 0x802255 <udd_ctrl_prev_payload_nb_trans>
    33cc:	50 91 56 22 	lds	r21, 0x2256	; 0x802256 <udd_ctrl_prev_payload_nb_trans+0x1>
    33d0:	80 91 57 22 	lds	r24, 0x2257	; 0x802257 <udd_ctrl_payload_nb_trans>
    33d4:	90 91 58 22 	lds	r25, 0x2258	; 0x802258 <udd_ctrl_payload_nb_trans+0x1>
    33d8:	84 0f       	add	r24, r20
    33da:	95 1f       	adc	r25, r21
    33dc:	82 17       	cp	r24, r18
    33de:	93 07       	cpc	r25, r19
    33e0:	f8 f0       	brcs	.+62     	; 0x3420 <udd_ctrl_out_received+0x10a>
    33e2:	80 91 57 22 	lds	r24, 0x2257	; 0x802257 <udd_ctrl_payload_nb_trans>
    33e6:	90 91 58 22 	lds	r25, 0x2258	; 0x802258 <udd_ctrl_payload_nb_trans+0x1>
    33ea:	80 93 77 23 	sts	0x2377, r24	; 0x802377 <udd_g_ctrlreq+0xa>
    33ee:	90 93 78 23 	sts	0x2378, r25	; 0x802378 <udd_g_ctrlreq+0xb>
    33f2:	80 91 7b 23 	lds	r24, 0x237B	; 0x80237b <udd_g_ctrlreq+0xe>
    33f6:	90 91 7c 23 	lds	r25, 0x237C	; 0x80237c <udd_g_ctrlreq+0xf>
    33fa:	89 2b       	or	r24, r25
    33fc:	71 f0       	breq	.+28     	; 0x341a <udd_ctrl_out_received+0x104>
    33fe:	80 91 7b 23 	lds	r24, 0x237B	; 0x80237b <udd_g_ctrlreq+0xe>
    3402:	90 91 7c 23 	lds	r25, 0x237C	; 0x80237c <udd_g_ctrlreq+0xf>
    3406:	fc 01       	movw	r30, r24
    3408:	19 95       	eicall
    340a:	98 2f       	mov	r25, r24
    340c:	81 e0       	ldi	r24, 0x01	; 1
    340e:	89 27       	eor	r24, r25
    3410:	88 23       	and	r24, r24
    3412:	19 f0       	breq	.+6      	; 0x341a <udd_ctrl_out_received+0x104>
    3414:	0e 94 a9 1a 	call	0x3552	; 0x3552 <udd_ctrl_stall_data>
    3418:	3c c0       	rjmp	.+120    	; 0x3492 <udd_ctrl_out_received+0x17c>
    341a:	0e 94 bf 1a 	call	0x357e	; 0x357e <udd_ctrl_send_zlp_in>
    341e:	39 c0       	rjmp	.+114    	; 0x3492 <udd_ctrl_out_received+0x17c>
    3420:	20 91 77 23 	lds	r18, 0x2377	; 0x802377 <udd_g_ctrlreq+0xa>
    3424:	30 91 78 23 	lds	r19, 0x2378	; 0x802378 <udd_g_ctrlreq+0xb>
    3428:	80 91 57 22 	lds	r24, 0x2257	; 0x802257 <udd_ctrl_payload_nb_trans>
    342c:	90 91 58 22 	lds	r25, 0x2258	; 0x802258 <udd_ctrl_payload_nb_trans+0x1>
    3430:	28 17       	cp	r18, r24
    3432:	39 07       	cpc	r19, r25
    3434:	49 f5       	brne	.+82     	; 0x3488 <udd_ctrl_out_received+0x172>
    3436:	80 91 7b 23 	lds	r24, 0x237B	; 0x80237b <udd_g_ctrlreq+0xe>
    343a:	90 91 7c 23 	lds	r25, 0x237C	; 0x80237c <udd_g_ctrlreq+0xf>
    343e:	89 2b       	or	r24, r25
    3440:	19 f4       	brne	.+6      	; 0x3448 <udd_ctrl_out_received+0x132>
    3442:	0e 94 a9 1a 	call	0x3552	; 0x3552 <udd_ctrl_stall_data>
    3446:	25 c0       	rjmp	.+74     	; 0x3492 <udd_ctrl_out_received+0x17c>
    3448:	80 91 7b 23 	lds	r24, 0x237B	; 0x80237b <udd_g_ctrlreq+0xe>
    344c:	90 91 7c 23 	lds	r25, 0x237C	; 0x80237c <udd_g_ctrlreq+0xf>
    3450:	fc 01       	movw	r30, r24
    3452:	19 95       	eicall
    3454:	98 2f       	mov	r25, r24
    3456:	81 e0       	ldi	r24, 0x01	; 1
    3458:	89 27       	eor	r24, r25
    345a:	88 23       	and	r24, r24
    345c:	19 f0       	breq	.+6      	; 0x3464 <udd_ctrl_out_received+0x14e>
    345e:	0e 94 a9 1a 	call	0x3552	; 0x3552 <udd_ctrl_stall_data>
    3462:	17 c0       	rjmp	.+46     	; 0x3492 <udd_ctrl_out_received+0x17c>
    3464:	20 91 55 22 	lds	r18, 0x2255	; 0x802255 <udd_ctrl_prev_payload_nb_trans>
    3468:	30 91 56 22 	lds	r19, 0x2256	; 0x802256 <udd_ctrl_prev_payload_nb_trans+0x1>
    346c:	80 91 57 22 	lds	r24, 0x2257	; 0x802257 <udd_ctrl_payload_nb_trans>
    3470:	90 91 58 22 	lds	r25, 0x2258	; 0x802258 <udd_ctrl_payload_nb_trans+0x1>
    3474:	82 0f       	add	r24, r18
    3476:	93 1f       	adc	r25, r19
    3478:	80 93 55 22 	sts	0x2255, r24	; 0x802255 <udd_ctrl_prev_payload_nb_trans>
    347c:	90 93 56 22 	sts	0x2256, r25	; 0x802256 <udd_ctrl_prev_payload_nb_trans+0x1>
    3480:	10 92 57 22 	sts	0x2257, r1	; 0x802257 <udd_ctrl_payload_nb_trans>
    3484:	10 92 58 22 	sts	0x2258, r1	; 0x802258 <udd_ctrl_payload_nb_trans+0x1>
    3488:	80 e2       	ldi	r24, 0x20	; 32
    348a:	92 e2       	ldi	r25, 0x22	; 34
    348c:	fc 01       	movw	r30, r24
    348e:	02 e0       	ldi	r16, 0x02	; 2
    3490:	06 93       	lac	Z, r16
    3492:	0f 90       	pop	r0
    3494:	0f 90       	pop	r0
    3496:	df 91       	pop	r29
    3498:	cf 91       	pop	r28
    349a:	0f 91       	pop	r16
    349c:	08 95       	ret

0000349e <udd_ctrl_underflow>:
    349e:	0f 93       	push	r16
    34a0:	cf 93       	push	r28
    34a2:	df 93       	push	r29
    34a4:	cd b7       	in	r28, 0x3d	; 61
    34a6:	de b7       	in	r29, 0x3e	; 62
    34a8:	8c ec       	ldi	r24, 0xCC	; 204
    34aa:	94 e0       	ldi	r25, 0x04	; 4
    34ac:	fc 01       	movw	r30, r24
    34ae:	80 81       	ld	r24, Z
    34b0:	88 2f       	mov	r24, r24
    34b2:	90 e0       	ldi	r25, 0x00	; 0
    34b4:	82 70       	andi	r24, 0x02	; 2
    34b6:	99 27       	eor	r25, r25
    34b8:	89 2b       	or	r24, r25
    34ba:	21 f4       	brne	.+8      	; 0x34c4 <udd_ctrl_underflow+0x26>
    34bc:	0e 94 36 1b 	call	0x366c	; 0x366c <udd_ctrl_interrupt_tc_setup>
    34c0:	88 23       	and	r24, r24
    34c2:	09 f0       	breq	.+2      	; 0x34c6 <udd_ctrl_underflow+0x28>
    34c4:	15 c0       	rjmp	.+42     	; 0x34f0 <udd_ctrl_underflow+0x52>
    34c6:	80 91 54 22 	lds	r24, 0x2254	; 0x802254 <udd_ep_control_state>
    34ca:	81 30       	cpi	r24, 0x01	; 1
    34cc:	19 f4       	brne	.+6      	; 0x34d4 <udd_ctrl_underflow+0x36>
    34ce:	0e 94 bf 1a 	call	0x357e	; 0x357e <udd_ctrl_send_zlp_in>
    34d2:	0e c0       	rjmp	.+28     	; 0x34f0 <udd_ctrl_underflow+0x52>
    34d4:	80 91 54 22 	lds	r24, 0x2254	; 0x802254 <udd_ep_control_state>
    34d8:	84 30       	cpi	r24, 0x04	; 4
    34da:	51 f4       	brne	.+20     	; 0x34f0 <udd_ctrl_underflow+0x52>
    34dc:	89 e2       	ldi	r24, 0x29	; 41
    34de:	92 e2       	ldi	r25, 0x22	; 34
    34e0:	fc 01       	movw	r30, r24
    34e2:	04 e0       	ldi	r16, 0x04	; 4
    34e4:	05 93       	las	Z, r16
    34e6:	81 e2       	ldi	r24, 0x21	; 33
    34e8:	92 e2       	ldi	r25, 0x22	; 34
    34ea:	fc 01       	movw	r30, r24
    34ec:	04 e0       	ldi	r16, 0x04	; 4
    34ee:	05 93       	las	Z, r16
    34f0:	df 91       	pop	r29
    34f2:	cf 91       	pop	r28
    34f4:	0f 91       	pop	r16
    34f6:	08 95       	ret

000034f8 <udd_ctrl_overflow>:
    34f8:	0f 93       	push	r16
    34fa:	cf 93       	push	r28
    34fc:	df 93       	push	r29
    34fe:	cd b7       	in	r28, 0x3d	; 61
    3500:	de b7       	in	r29, 0x3e	; 62
    3502:	8c ec       	ldi	r24, 0xCC	; 204
    3504:	94 e0       	ldi	r25, 0x04	; 4
    3506:	fc 01       	movw	r30, r24
    3508:	80 81       	ld	r24, Z
    350a:	88 2f       	mov	r24, r24
    350c:	90 e0       	ldi	r25, 0x00	; 0
    350e:	82 70       	andi	r24, 0x02	; 2
    3510:	99 27       	eor	r25, r25
    3512:	89 2b       	or	r24, r25
    3514:	21 f4       	brne	.+8      	; 0x351e <udd_ctrl_overflow+0x26>
    3516:	0e 94 36 1b 	call	0x366c	; 0x366c <udd_ctrl_interrupt_tc_setup>
    351a:	88 23       	and	r24, r24
    351c:	09 f0       	breq	.+2      	; 0x3520 <udd_ctrl_overflow+0x28>
    351e:	15 c0       	rjmp	.+42     	; 0x354a <udd_ctrl_overflow+0x52>
    3520:	80 91 54 22 	lds	r24, 0x2254	; 0x802254 <udd_ep_control_state>
    3524:	82 30       	cpi	r24, 0x02	; 2
    3526:	19 f4       	brne	.+6      	; 0x352e <udd_ctrl_overflow+0x36>
    3528:	0e 94 d4 1a 	call	0x35a8	; 0x35a8 <udd_ctrl_send_zlp_out>
    352c:	0e c0       	rjmp	.+28     	; 0x354a <udd_ctrl_overflow+0x52>
    352e:	80 91 54 22 	lds	r24, 0x2254	; 0x802254 <udd_ep_control_state>
    3532:	83 30       	cpi	r24, 0x03	; 3
    3534:	51 f4       	brne	.+20     	; 0x354a <udd_ctrl_overflow+0x52>
    3536:	89 e2       	ldi	r24, 0x29	; 41
    3538:	92 e2       	ldi	r25, 0x22	; 34
    353a:	fc 01       	movw	r30, r24
    353c:	04 e0       	ldi	r16, 0x04	; 4
    353e:	05 93       	las	Z, r16
    3540:	81 e2       	ldi	r24, 0x21	; 33
    3542:	92 e2       	ldi	r25, 0x22	; 34
    3544:	fc 01       	movw	r30, r24
    3546:	04 e0       	ldi	r16, 0x04	; 4
    3548:	05 93       	las	Z, r16
    354a:	df 91       	pop	r29
    354c:	cf 91       	pop	r28
    354e:	0f 91       	pop	r16
    3550:	08 95       	ret

00003552 <udd_ctrl_stall_data>:
    3552:	0f 93       	push	r16
    3554:	cf 93       	push	r28
    3556:	df 93       	push	r29
    3558:	cd b7       	in	r28, 0x3d	; 61
    355a:	de b7       	in	r29, 0x3e	; 62
    355c:	85 e0       	ldi	r24, 0x05	; 5
    355e:	80 93 54 22 	sts	0x2254, r24	; 0x802254 <udd_ep_control_state>
    3562:	89 e2       	ldi	r24, 0x29	; 41
    3564:	92 e2       	ldi	r25, 0x22	; 34
    3566:	fc 01       	movw	r30, r24
    3568:	04 e0       	ldi	r16, 0x04	; 4
    356a:	05 93       	las	Z, r16
    356c:	81 e2       	ldi	r24, 0x21	; 33
    356e:	92 e2       	ldi	r25, 0x22	; 34
    3570:	fc 01       	movw	r30, r24
    3572:	04 e0       	ldi	r16, 0x04	; 4
    3574:	05 93       	las	Z, r16
    3576:	df 91       	pop	r29
    3578:	cf 91       	pop	r28
    357a:	0f 91       	pop	r16
    357c:	08 95       	ret

0000357e <udd_ctrl_send_zlp_in>:
    357e:	0f 93       	push	r16
    3580:	cf 93       	push	r28
    3582:	df 93       	push	r29
    3584:	cd b7       	in	r28, 0x3d	; 61
    3586:	de b7       	in	r29, 0x3e	; 62
    3588:	83 e0       	ldi	r24, 0x03	; 3
    358a:	80 93 54 22 	sts	0x2254, r24	; 0x802254 <udd_ep_control_state>
    358e:	10 92 2a 22 	sts	0x222A, r1	; 0x80222a <udd_sram+0x16>
    3592:	10 92 2b 22 	sts	0x222B, r1	; 0x80222b <udd_sram+0x17>
    3596:	88 e2       	ldi	r24, 0x28	; 40
    3598:	92 e2       	ldi	r25, 0x22	; 34
    359a:	fc 01       	movw	r30, r24
    359c:	02 e0       	ldi	r16, 0x02	; 2
    359e:	06 93       	lac	Z, r16
    35a0:	df 91       	pop	r29
    35a2:	cf 91       	pop	r28
    35a4:	0f 91       	pop	r16
    35a6:	08 95       	ret

000035a8 <udd_ctrl_send_zlp_out>:
    35a8:	0f 93       	push	r16
    35aa:	cf 93       	push	r28
    35ac:	df 93       	push	r29
    35ae:	cd b7       	in	r28, 0x3d	; 61
    35b0:	de b7       	in	r29, 0x3e	; 62
    35b2:	84 e0       	ldi	r24, 0x04	; 4
    35b4:	80 93 54 22 	sts	0x2254, r24	; 0x802254 <udd_ep_control_state>
    35b8:	80 e2       	ldi	r24, 0x20	; 32
    35ba:	92 e2       	ldi	r25, 0x22	; 34
    35bc:	fc 01       	movw	r30, r24
    35be:	02 e0       	ldi	r16, 0x02	; 2
    35c0:	06 93       	lac	Z, r16
    35c2:	df 91       	pop	r29
    35c4:	cf 91       	pop	r28
    35c6:	0f 91       	pop	r16
    35c8:	08 95       	ret

000035ca <udd_ctrl_endofrequest>:
    35ca:	cf 93       	push	r28
    35cc:	df 93       	push	r29
    35ce:	cd b7       	in	r28, 0x3d	; 61
    35d0:	de b7       	in	r29, 0x3e	; 62
    35d2:	80 91 79 23 	lds	r24, 0x2379	; 0x802379 <udd_g_ctrlreq+0xc>
    35d6:	90 91 7a 23 	lds	r25, 0x237A	; 0x80237a <udd_g_ctrlreq+0xd>
    35da:	89 2b       	or	r24, r25
    35dc:	31 f0       	breq	.+12     	; 0x35ea <udd_ctrl_endofrequest+0x20>
    35de:	80 91 79 23 	lds	r24, 0x2379	; 0x802379 <udd_g_ctrlreq+0xc>
    35e2:	90 91 7a 23 	lds	r25, 0x237A	; 0x80237a <udd_g_ctrlreq+0xd>
    35e6:	fc 01       	movw	r30, r24
    35e8:	19 95       	eicall
    35ea:	df 91       	pop	r29
    35ec:	cf 91       	pop	r28
    35ee:	08 95       	ret

000035f0 <udd_ctrl_interrupt_error>:
    35f0:	cf 93       	push	r28
    35f2:	df 93       	push	r29
    35f4:	cd b7       	in	r28, 0x3d	; 61
    35f6:	de b7       	in	r29, 0x3e	; 62
    35f8:	8b ec       	ldi	r24, 0xCB	; 203
    35fa:	94 e0       	ldi	r25, 0x04	; 4
    35fc:	fc 01       	movw	r30, r24
    35fe:	80 81       	ld	r24, Z
    3600:	88 2f       	mov	r24, r24
    3602:	90 e0       	ldi	r25, 0x00	; 0
    3604:	84 70       	andi	r24, 0x04	; 4
    3606:	99 27       	eor	r25, r25
    3608:	89 2b       	or	r24, r25
    360a:	89 f0       	breq	.+34     	; 0x362e <udd_ctrl_interrupt_error+0x3e>
    360c:	8a ec       	ldi	r24, 0xCA	; 202
    360e:	94 e0       	ldi	r25, 0x04	; 4
    3610:	24 e0       	ldi	r18, 0x04	; 4
    3612:	fc 01       	movw	r30, r24
    3614:	20 83       	st	Z, r18
    3616:	80 91 28 22 	lds	r24, 0x2228	; 0x802228 <udd_sram+0x14>
    361a:	88 2f       	mov	r24, r24
    361c:	90 e0       	ldi	r25, 0x00	; 0
    361e:	80 74       	andi	r24, 0x40	; 64
    3620:	99 27       	eor	r25, r25
    3622:	89 2b       	or	r24, r25
    3624:	11 f0       	breq	.+4      	; 0x362a <udd_ctrl_interrupt_error+0x3a>
    3626:	0e 94 4f 1a 	call	0x349e	; 0x349e <udd_ctrl_underflow>
    362a:	81 e0       	ldi	r24, 0x01	; 1
    362c:	1c c0       	rjmp	.+56     	; 0x3666 <udd_ctrl_interrupt_error+0x76>
    362e:	8b ec       	ldi	r24, 0xCB	; 203
    3630:	94 e0       	ldi	r25, 0x04	; 4
    3632:	fc 01       	movw	r30, r24
    3634:	80 81       	ld	r24, Z
    3636:	88 2f       	mov	r24, r24
    3638:	90 e0       	ldi	r25, 0x00	; 0
    363a:	82 70       	andi	r24, 0x02	; 2
    363c:	99 27       	eor	r25, r25
    363e:	89 2b       	or	r24, r25
    3640:	89 f0       	breq	.+34     	; 0x3664 <udd_ctrl_interrupt_error+0x74>
    3642:	8a ec       	ldi	r24, 0xCA	; 202
    3644:	94 e0       	ldi	r25, 0x04	; 4
    3646:	22 e0       	ldi	r18, 0x02	; 2
    3648:	fc 01       	movw	r30, r24
    364a:	20 83       	st	Z, r18
    364c:	80 91 20 22 	lds	r24, 0x2220	; 0x802220 <udd_sram+0xc>
    3650:	88 2f       	mov	r24, r24
    3652:	90 e0       	ldi	r25, 0x00	; 0
    3654:	80 74       	andi	r24, 0x40	; 64
    3656:	99 27       	eor	r25, r25
    3658:	89 2b       	or	r24, r25
    365a:	11 f0       	breq	.+4      	; 0x3660 <udd_ctrl_interrupt_error+0x70>
    365c:	0e 94 7c 1a 	call	0x34f8	; 0x34f8 <udd_ctrl_overflow>
    3660:	81 e0       	ldi	r24, 0x01	; 1
    3662:	01 c0       	rjmp	.+2      	; 0x3666 <udd_ctrl_interrupt_error+0x76>
    3664:	80 e0       	ldi	r24, 0x00	; 0
    3666:	df 91       	pop	r29
    3668:	cf 91       	pop	r28
    366a:	08 95       	ret

0000366c <udd_ctrl_interrupt_tc_setup>:
    366c:	0f 93       	push	r16
    366e:	cf 93       	push	r28
    3670:	df 93       	push	r29
    3672:	cd b7       	in	r28, 0x3d	; 61
    3674:	de b7       	in	r29, 0x3e	; 62
    3676:	8c ec       	ldi	r24, 0xCC	; 204
    3678:	94 e0       	ldi	r25, 0x04	; 4
    367a:	fc 01       	movw	r30, r24
    367c:	80 81       	ld	r24, Z
    367e:	88 2f       	mov	r24, r24
    3680:	90 e0       	ldi	r25, 0x00	; 0
    3682:	81 70       	andi	r24, 0x01	; 1
    3684:	99 27       	eor	r25, r25
    3686:	89 2b       	or	r24, r25
    3688:	11 f4       	brne	.+4      	; 0x368e <udd_ctrl_interrupt_tc_setup+0x22>
    368a:	80 e0       	ldi	r24, 0x00	; 0
    368c:	1c c0       	rjmp	.+56     	; 0x36c6 <udd_ctrl_interrupt_tc_setup+0x5a>
    368e:	8c ec       	ldi	r24, 0xCC	; 204
    3690:	94 e0       	ldi	r25, 0x04	; 4
    3692:	21 e0       	ldi	r18, 0x01	; 1
    3694:	fc 01       	movw	r30, r24
    3696:	20 83       	st	Z, r18
    3698:	80 e2       	ldi	r24, 0x20	; 32
    369a:	92 e2       	ldi	r25, 0x22	; 34
    369c:	fc 01       	movw	r30, r24
    369e:	00 e8       	ldi	r16, 0x80	; 128
    36a0:	06 93       	lac	Z, r16
    36a2:	88 e2       	ldi	r24, 0x28	; 40
    36a4:	92 e2       	ldi	r25, 0x22	; 34
    36a6:	fc 01       	movw	r30, r24
    36a8:	00 e8       	ldi	r16, 0x80	; 128
    36aa:	06 93       	lac	Z, r16
    36ac:	8a ec       	ldi	r24, 0xCA	; 202
    36ae:	94 e0       	ldi	r25, 0x04	; 4
    36b0:	21 e0       	ldi	r18, 0x01	; 1
    36b2:	fc 01       	movw	r30, r24
    36b4:	20 83       	st	Z, r18
    36b6:	80 e2       	ldi	r24, 0x20	; 32
    36b8:	92 e2       	ldi	r25, 0x22	; 34
    36ba:	fc 01       	movw	r30, r24
    36bc:	00 e1       	ldi	r16, 0x10	; 16
    36be:	06 93       	lac	Z, r16
    36c0:	0e 94 83 18 	call	0x3106	; 0x3106 <udd_ctrl_setup_received>
    36c4:	81 e0       	ldi	r24, 0x01	; 1
    36c6:	df 91       	pop	r29
    36c8:	cf 91       	pop	r28
    36ca:	0f 91       	pop	r16
    36cc:	08 95       	ret

000036ce <udd_ep_get_size>:
    36ce:	cf 93       	push	r28
    36d0:	df 93       	push	r29
    36d2:	1f 92       	push	r1
    36d4:	1f 92       	push	r1
    36d6:	cd b7       	in	r28, 0x3d	; 61
    36d8:	de b7       	in	r29, 0x3e	; 62
    36da:	89 83       	std	Y+1, r24	; 0x01
    36dc:	9a 83       	std	Y+2, r25	; 0x02
    36de:	89 81       	ldd	r24, Y+1	; 0x01
    36e0:	9a 81       	ldd	r25, Y+2	; 0x02
    36e2:	fc 01       	movw	r30, r24
    36e4:	81 81       	ldd	r24, Z+1	; 0x01
    36e6:	88 2f       	mov	r24, r24
    36e8:	90 e0       	ldi	r25, 0x00	; 0
    36ea:	87 70       	andi	r24, 0x07	; 7
    36ec:	99 27       	eor	r25, r25
    36ee:	09 2e       	mov	r0, r25
    36f0:	00 0c       	add	r0, r0
    36f2:	aa 0b       	sbc	r26, r26
    36f4:	bb 0b       	sbc	r27, r27
    36f6:	41 e0       	ldi	r20, 0x01	; 1
    36f8:	50 e0       	ldi	r21, 0x00	; 0
    36fa:	26 e0       	ldi	r18, 0x06	; 6
    36fc:	30 e0       	ldi	r19, 0x00	; 0
    36fe:	84 1b       	sub	r24, r20
    3700:	95 0b       	sbc	r25, r21
    3702:	28 17       	cp	r18, r24
    3704:	39 07       	cpc	r19, r25
    3706:	38 f0       	brcs	.+14     	; 0x3716 <udd_ep_get_size+0x48>
    3708:	fc 01       	movw	r30, r24
    370a:	88 27       	eor	r24, r24
    370c:	ee 55       	subi	r30, 0x5E	; 94
    370e:	ff 4f       	sbci	r31, 0xFF	; 255
    3710:	8f 4f       	sbci	r24, 0xFF	; 255
    3712:	0c 94 80 28 	jmp	0x5100	; 0x5100 <__tablejump2__>
    3716:	88 e0       	ldi	r24, 0x08	; 8
    3718:	90 e0       	ldi	r25, 0x00	; 0
    371a:	14 c0       	rjmp	.+40     	; 0x3744 <udd_ep_get_size+0x76>
    371c:	80 e1       	ldi	r24, 0x10	; 16
    371e:	90 e0       	ldi	r25, 0x00	; 0
    3720:	11 c0       	rjmp	.+34     	; 0x3744 <udd_ep_get_size+0x76>
    3722:	80 e2       	ldi	r24, 0x20	; 32
    3724:	90 e0       	ldi	r25, 0x00	; 0
    3726:	0e c0       	rjmp	.+28     	; 0x3744 <udd_ep_get_size+0x76>
    3728:	80 e4       	ldi	r24, 0x40	; 64
    372a:	90 e0       	ldi	r25, 0x00	; 0
    372c:	0b c0       	rjmp	.+22     	; 0x3744 <udd_ep_get_size+0x76>
    372e:	80 e8       	ldi	r24, 0x80	; 128
    3730:	90 e0       	ldi	r25, 0x00	; 0
    3732:	08 c0       	rjmp	.+16     	; 0x3744 <udd_ep_get_size+0x76>
    3734:	80 e0       	ldi	r24, 0x00	; 0
    3736:	91 e0       	ldi	r25, 0x01	; 1
    3738:	05 c0       	rjmp	.+10     	; 0x3744 <udd_ep_get_size+0x76>
    373a:	80 e0       	ldi	r24, 0x00	; 0
    373c:	92 e0       	ldi	r25, 0x02	; 2
    373e:	02 c0       	rjmp	.+4      	; 0x3744 <udd_ep_get_size+0x76>
    3740:	8f ef       	ldi	r24, 0xFF	; 255
    3742:	93 e0       	ldi	r25, 0x03	; 3
    3744:	0f 90       	pop	r0
    3746:	0f 90       	pop	r0
    3748:	df 91       	pop	r29
    374a:	cf 91       	pop	r28
    374c:	08 95       	ret

0000374e <udd_ep_get_job>:
    374e:	cf 93       	push	r28
    3750:	df 93       	push	r29
    3752:	1f 92       	push	r1
    3754:	cd b7       	in	r28, 0x3d	; 61
    3756:	de b7       	in	r29, 0x3e	; 62
    3758:	89 83       	std	Y+1, r24	; 0x01
    375a:	89 81       	ldd	r24, Y+1	; 0x01
    375c:	88 2f       	mov	r24, r24
    375e:	90 e0       	ldi	r25, 0x00	; 0
    3760:	8f 70       	andi	r24, 0x0F	; 15
    3762:	99 27       	eor	r25, r25
    3764:	9c 01       	movw	r18, r24
    3766:	22 0f       	add	r18, r18
    3768:	33 1f       	adc	r19, r19
    376a:	89 81       	ldd	r24, Y+1	; 0x01
    376c:	88 1f       	adc	r24, r24
    376e:	88 27       	eor	r24, r24
    3770:	88 1f       	adc	r24, r24
    3772:	88 2f       	mov	r24, r24
    3774:	90 e0       	ldi	r25, 0x00	; 0
    3776:	82 0f       	add	r24, r18
    3778:	93 1f       	adc	r25, r19
    377a:	9c 01       	movw	r18, r24
    377c:	22 50       	subi	r18, 0x02	; 2
    377e:	31 09       	sbc	r19, r1
    3780:	c9 01       	movw	r24, r18
    3782:	88 0f       	add	r24, r24
    3784:	99 1f       	adc	r25, r25
    3786:	88 0f       	add	r24, r24
    3788:	99 1f       	adc	r25, r25
    378a:	88 0f       	add	r24, r24
    378c:	99 1f       	adc	r25, r25
    378e:	82 0f       	add	r24, r18
    3790:	93 1f       	adc	r25, r19
    3792:	87 56       	subi	r24, 0x67	; 103
    3794:	9d 4d       	sbci	r25, 0xDD	; 221
    3796:	0f 90       	pop	r0
    3798:	df 91       	pop	r29
    379a:	cf 91       	pop	r28
    379c:	08 95       	ret

0000379e <udd_ep_trans_complet>:

static void udd_ep_trans_complet(udd_ep_id_t ep)
{
    379e:	0f 93       	push	r16
    37a0:	cf 93       	push	r28
    37a2:	df 93       	push	r29
    37a4:	cd b7       	in	r28, 0x3d	; 61
    37a6:	de b7       	in	r29, 0x3e	; 62
    37a8:	65 97       	sbiw	r28, 0x15	; 21
    37aa:	cd bf       	out	0x3d, r28	; 61
    37ac:	de bf       	out	0x3e, r29	; 62
    37ae:	8b 87       	std	Y+11, r24	; 0x0b
	UDD_EP_t *ep_ctrl;
	udd_ep_job_t *ptr_job;
	uint16_t ep_size, nb_trans;
	iram_size_t next_trans;

	ptr_job = udd_ep_get_job(ep);
    37b0:	8b 85       	ldd	r24, Y+11	; 0x0b
    37b2:	0e 94 a7 1b 	call	0x374e	; 0x374e <udd_ep_get_job>
    37b6:	8b 83       	std	Y+3, r24	; 0x03
    37b8:	9c 83       	std	Y+4, r25	; 0x04
	ep_ctrl = udd_ep_get_ctrl(ep);
    37ba:	8b 85       	ldd	r24, Y+11	; 0x0b
    37bc:	0e 94 1a 18 	call	0x3034	; 0x3034 <udd_ep_get_ctrl>
    37c0:	8d 83       	std	Y+5, r24	; 0x05
    37c2:	9e 83       	std	Y+6, r25	; 0x06
	ep_size = udd_ep_get_size(ep_ctrl);
    37c4:	8d 81       	ldd	r24, Y+5	; 0x05
    37c6:	9e 81       	ldd	r25, Y+6	; 0x06
    37c8:	0e 94 67 1b 	call	0x36ce	; 0x36ce <udd_ep_get_size>
    37cc:	8f 83       	std	Y+7, r24	; 0x07
    37ce:	98 87       	std	Y+8, r25	; 0x08

	if (USB_EP_DIR_IN == (ep & USB_EP_DIR_IN)) {
    37d0:	8b 85       	ldd	r24, Y+11	; 0x0b
    37d2:	88 23       	and	r24, r24
    37d4:	0c f0       	brlt	.+2      	; 0x37d8 <udd_ep_trans_complet+0x3a>
    37d6:	aa c0       	rjmp	.+340    	; 0x392c <udd_ep_trans_complet+0x18e>
		// Transfer complete on IN
		nb_trans = udd_endpoint_in_nb_sent(ep_ctrl);
    37d8:	8d 81       	ldd	r24, Y+5	; 0x05
    37da:	9e 81       	ldd	r25, Y+6	; 0x06
    37dc:	fc 01       	movw	r30, r24
    37de:	86 81       	ldd	r24, Z+6	; 0x06
    37e0:	97 81       	ldd	r25, Z+7	; 0x07
    37e2:	89 87       	std	Y+9, r24	; 0x09
    37e4:	9a 87       	std	Y+10, r25	; 0x0a

		// Update number of data transfered
		ptr_job->nb_trans += nb_trans;
    37e6:	8b 81       	ldd	r24, Y+3	; 0x03
    37e8:	9c 81       	ldd	r25, Y+4	; 0x04
    37ea:	fc 01       	movw	r30, r24
    37ec:	25 81       	ldd	r18, Z+5	; 0x05
    37ee:	36 81       	ldd	r19, Z+6	; 0x06
    37f0:	89 85       	ldd	r24, Y+9	; 0x09
    37f2:	9a 85       	ldd	r25, Y+10	; 0x0a
    37f4:	28 0f       	add	r18, r24
    37f6:	39 1f       	adc	r19, r25
    37f8:	8b 81       	ldd	r24, Y+3	; 0x03
    37fa:	9c 81       	ldd	r25, Y+4	; 0x04
    37fc:	fc 01       	movw	r30, r24
    37fe:	25 83       	std	Z+5, r18	; 0x05
    3800:	36 83       	std	Z+6, r19	; 0x06

		// Need to send other data
		if (ptr_job->nb_trans != ptr_job->buf_size) {
    3802:	8b 81       	ldd	r24, Y+3	; 0x03
    3804:	9c 81       	ldd	r25, Y+4	; 0x04
    3806:	fc 01       	movw	r30, r24
    3808:	25 81       	ldd	r18, Z+5	; 0x05
    380a:	36 81       	ldd	r19, Z+6	; 0x06
    380c:	8b 81       	ldd	r24, Y+3	; 0x03
    380e:	9c 81       	ldd	r25, Y+4	; 0x04
    3810:	fc 01       	movw	r30, r24
    3812:	83 81       	ldd	r24, Z+3	; 0x03
    3814:	94 81       	ldd	r25, Z+4	; 0x04
    3816:	28 17       	cp	r18, r24
    3818:	39 07       	cpc	r19, r25
    381a:	09 f4       	brne	.+2      	; 0x381e <udd_ep_trans_complet+0x80>
    381c:	68 c0       	rjmp	.+208    	; 0x38ee <udd_ep_trans_complet+0x150>
			next_trans = ptr_job->buf_size - ptr_job->nb_trans;
    381e:	8b 81       	ldd	r24, Y+3	; 0x03
    3820:	9c 81       	ldd	r25, Y+4	; 0x04
    3822:	fc 01       	movw	r30, r24
    3824:	23 81       	ldd	r18, Z+3	; 0x03
    3826:	34 81       	ldd	r19, Z+4	; 0x04
    3828:	8b 81       	ldd	r24, Y+3	; 0x03
    382a:	9c 81       	ldd	r25, Y+4	; 0x04
    382c:	fc 01       	movw	r30, r24
    382e:	85 81       	ldd	r24, Z+5	; 0x05
    3830:	96 81       	ldd	r25, Z+6	; 0x06
    3832:	a9 01       	movw	r20, r18
    3834:	48 1b       	sub	r20, r24
    3836:	59 0b       	sbc	r21, r25
    3838:	ca 01       	movw	r24, r20
    383a:	89 83       	std	Y+1, r24	; 0x01
    383c:	9a 83       	std	Y+2, r25	; 0x02
			if (UDD_ENDPOINT_MAX_TRANS < next_trans) {
    383e:	89 81       	ldd	r24, Y+1	; 0x01
    3840:	9a 81       	ldd	r25, Y+2	; 0x02
    3842:	81 15       	cp	r24, r1
    3844:	94 40       	sbci	r25, 0x04	; 4
    3846:	70 f0       	brcs	.+28     	; 0x3864 <udd_ep_trans_complet+0xc6>
				// The USB hardware support a maximum
				// transfer size of UDD_ENDPOINT_MAX_TRANS Bytes
				next_trans = UDD_ENDPOINT_MAX_TRANS -
					(UDD_ENDPOINT_MAX_TRANS % ep_size);
    3848:	8f ef       	ldi	r24, 0xFF	; 255
    384a:	93 e0       	ldi	r25, 0x03	; 3
    384c:	2f 81       	ldd	r18, Y+7	; 0x07
    384e:	38 85       	ldd	r19, Y+8	; 0x08
    3850:	b9 01       	movw	r22, r18
    3852:	0e 94 4d 28 	call	0x509a	; 0x509a <__udivmodhi4>
    3856:	9c 01       	movw	r18, r24
		if (ptr_job->nb_trans != ptr_job->buf_size) {
			next_trans = ptr_job->buf_size - ptr_job->nb_trans;
			if (UDD_ENDPOINT_MAX_TRANS < next_trans) {
				// The USB hardware support a maximum
				// transfer size of UDD_ENDPOINT_MAX_TRANS Bytes
				next_trans = UDD_ENDPOINT_MAX_TRANS -
    3858:	8f ef       	ldi	r24, 0xFF	; 255
    385a:	93 e0       	ldi	r25, 0x03	; 3
    385c:	82 1b       	sub	r24, r18
    385e:	93 0b       	sbc	r25, r19
    3860:	89 83       	std	Y+1, r24	; 0x01
    3862:	9a 83       	std	Y+2, r25	; 0x02
					(UDD_ENDPOINT_MAX_TRANS % ep_size);
			}
			// Need ZLP, if requested and last packet is not a short packet
			ptr_job->b_shortpacket = ptr_job->b_shortpacket
    3864:	8b 81       	ldd	r24, Y+3	; 0x03
    3866:	9c 81       	ldd	r25, Y+4	; 0x04
    3868:	fc 01       	movw	r30, r24
    386a:	80 81       	ld	r24, Z
    386c:	82 70       	andi	r24, 0x02	; 2
				&& (0==(next_trans % ep_size));
    386e:	88 23       	and	r24, r24
    3870:	61 f0       	breq	.+24     	; 0x388a <udd_ep_trans_complet+0xec>
    3872:	89 81       	ldd	r24, Y+1	; 0x01
    3874:	9a 81       	ldd	r25, Y+2	; 0x02
    3876:	2f 81       	ldd	r18, Y+7	; 0x07
    3878:	38 85       	ldd	r19, Y+8	; 0x08
    387a:	b9 01       	movw	r22, r18
    387c:	0e 94 4d 28 	call	0x509a	; 0x509a <__udivmodhi4>
    3880:	89 2b       	or	r24, r25
    3882:	19 f4       	brne	.+6      	; 0x388a <udd_ep_trans_complet+0xec>
    3884:	81 e0       	ldi	r24, 0x01	; 1
    3886:	90 e0       	ldi	r25, 0x00	; 0
    3888:	02 c0       	rjmp	.+4      	; 0x388e <udd_ep_trans_complet+0xf0>
    388a:	80 e0       	ldi	r24, 0x00	; 0
    388c:	90 e0       	ldi	r25, 0x00	; 0
				// transfer size of UDD_ENDPOINT_MAX_TRANS Bytes
				next_trans = UDD_ENDPOINT_MAX_TRANS -
					(UDD_ENDPOINT_MAX_TRANS % ep_size);
			}
			// Need ZLP, if requested and last packet is not a short packet
			ptr_job->b_shortpacket = ptr_job->b_shortpacket
    388e:	28 2f       	mov	r18, r24
    3890:	21 70       	andi	r18, 0x01	; 1
    3892:	8b 81       	ldd	r24, Y+3	; 0x03
    3894:	9c 81       	ldd	r25, Y+4	; 0x04
    3896:	21 70       	andi	r18, 0x01	; 1
    3898:	22 0f       	add	r18, r18
    389a:	fc 01       	movw	r30, r24
    389c:	30 81       	ld	r19, Z
    389e:	3d 7f       	andi	r19, 0xFD	; 253
    38a0:	23 2b       	or	r18, r19
    38a2:	fc 01       	movw	r30, r24
    38a4:	20 83       	st	Z, r18
				&& (0==(next_trans % ep_size));
			udd_endpoint_in_reset_nb_sent(ep_ctrl);
    38a6:	8d 81       	ldd	r24, Y+5	; 0x05
    38a8:	9e 81       	ldd	r25, Y+6	; 0x06
    38aa:	fc 01       	movw	r30, r24
    38ac:	16 82       	std	Z+6, r1	; 0x06
    38ae:	17 82       	std	Z+7, r1	; 0x07
			udd_endpoint_in_set_bytecnt(ep_ctrl, next_trans);
    38b0:	8d 81       	ldd	r24, Y+5	; 0x05
    38b2:	9e 81       	ldd	r25, Y+6	; 0x06
    38b4:	29 81       	ldd	r18, Y+1	; 0x01
    38b6:	3a 81       	ldd	r19, Y+2	; 0x02
    38b8:	fc 01       	movw	r30, r24
    38ba:	22 83       	std	Z+2, r18	; 0x02
    38bc:	33 83       	std	Z+3, r19	; 0x03
			// Link the user buffer directly on USB hardware DMA
			udd_endpoint_set_buf(ep_ctrl, &ptr_job->buf[ptr_job->nb_trans]);
    38be:	8b 81       	ldd	r24, Y+3	; 0x03
    38c0:	9c 81       	ldd	r25, Y+4	; 0x04
    38c2:	fc 01       	movw	r30, r24
    38c4:	21 81       	ldd	r18, Z+1	; 0x01
    38c6:	32 81       	ldd	r19, Z+2	; 0x02
    38c8:	8b 81       	ldd	r24, Y+3	; 0x03
    38ca:	9c 81       	ldd	r25, Y+4	; 0x04
    38cc:	fc 01       	movw	r30, r24
    38ce:	85 81       	ldd	r24, Z+5	; 0x05
    38d0:	96 81       	ldd	r25, Z+6	; 0x06
    38d2:	82 0f       	add	r24, r18
    38d4:	93 1f       	adc	r25, r19
    38d6:	9c 01       	movw	r18, r24
    38d8:	8d 81       	ldd	r24, Y+5	; 0x05
    38da:	9e 81       	ldd	r25, Y+6	; 0x06
    38dc:	fc 01       	movw	r30, r24
    38de:	24 83       	std	Z+4, r18	; 0x04
    38e0:	35 83       	std	Z+5, r19	; 0x05
			udd_endpoint_clear_NACK0(ep_ctrl);
    38e2:	8d 81       	ldd	r24, Y+5	; 0x05
    38e4:	9e 81       	ldd	r25, Y+6	; 0x06
    38e6:	fc 01       	movw	r30, r24
    38e8:	02 e0       	ldi	r16, 0x02	; 2
    38ea:	06 93       	lac	Z, r16
			return;
    38ec:	3a c1       	rjmp	.+628    	; 0x3b62 <udd_ep_trans_complet+0x3c4>
		}

		// Need to send a ZLP after all data transfer
		if (ptr_job->b_shortpacket) {
    38ee:	8b 81       	ldd	r24, Y+3	; 0x03
    38f0:	9c 81       	ldd	r25, Y+4	; 0x04
    38f2:	fc 01       	movw	r30, r24
    38f4:	80 81       	ld	r24, Z
    38f6:	82 70       	andi	r24, 0x02	; 2
    38f8:	88 23       	and	r24, r24
    38fa:	09 f4       	brne	.+2      	; 0x38fe <udd_ep_trans_complet+0x160>
    38fc:	0d c1       	rjmp	.+538    	; 0x3b18 <udd_ep_trans_complet+0x37a>
			ptr_job->b_shortpacket = false;
    38fe:	8b 81       	ldd	r24, Y+3	; 0x03
    3900:	9c 81       	ldd	r25, Y+4	; 0x04
    3902:	fc 01       	movw	r30, r24
    3904:	20 81       	ld	r18, Z
    3906:	2d 7f       	andi	r18, 0xFD	; 253
    3908:	fc 01       	movw	r30, r24
    390a:	20 83       	st	Z, r18
			udd_endpoint_in_reset_nb_sent(ep_ctrl);
    390c:	8d 81       	ldd	r24, Y+5	; 0x05
    390e:	9e 81       	ldd	r25, Y+6	; 0x06
    3910:	fc 01       	movw	r30, r24
    3912:	16 82       	std	Z+6, r1	; 0x06
    3914:	17 82       	std	Z+7, r1	; 0x07
			udd_endpoint_in_set_bytecnt(ep_ctrl, 0);
    3916:	8d 81       	ldd	r24, Y+5	; 0x05
    3918:	9e 81       	ldd	r25, Y+6	; 0x06
    391a:	fc 01       	movw	r30, r24
    391c:	12 82       	std	Z+2, r1	; 0x02
    391e:	13 82       	std	Z+3, r1	; 0x03
			udd_endpoint_clear_NACK0(ep_ctrl);
    3920:	8d 81       	ldd	r24, Y+5	; 0x05
    3922:	9e 81       	ldd	r25, Y+6	; 0x06
    3924:	fc 01       	movw	r30, r24
    3926:	02 e0       	ldi	r16, 0x02	; 2
    3928:	06 93       	lac	Z, r16
			return;
    392a:	1b c1       	rjmp	.+566    	; 0x3b62 <udd_ep_trans_complet+0x3c4>
		}
	}
	else
	{
		// Transfer complete on OUT
		nb_trans = udd_endpoint_out_nb_receiv(ep_ctrl);
    392c:	8d 81       	ldd	r24, Y+5	; 0x05
    392e:	9e 81       	ldd	r25, Y+6	; 0x06
    3930:	fc 01       	movw	r30, r24
    3932:	82 81       	ldd	r24, Z+2	; 0x02
    3934:	93 81       	ldd	r25, Z+3	; 0x03
    3936:	89 87       	std	Y+9, r24	; 0x09
    3938:	9a 87       	std	Y+10, r25	; 0x0a

		// Can be necessary to copy data receive from cache buffer to user buffer
		if (ptr_job->b_use_out_cache_buffer) {
    393a:	8b 81       	ldd	r24, Y+3	; 0x03
    393c:	9c 81       	ldd	r25, Y+4	; 0x04
    393e:	fc 01       	movw	r30, r24
    3940:	80 81       	ld	r24, Z
    3942:	84 70       	andi	r24, 0x04	; 4
    3944:	88 23       	and	r24, r24
    3946:	49 f1       	breq	.+82     	; 0x399a <udd_ep_trans_complet+0x1fc>
			memcpy(&ptr_job->buf[ptr_job->nb_trans]
				, udd_ep_out_cache_buffer[ep - 1]
				, ptr_job->buf_size % ep_size);
    3948:	8b 81       	ldd	r24, Y+3	; 0x03
    394a:	9c 81       	ldd	r25, Y+4	; 0x04
    394c:	fc 01       	movw	r30, r24
    394e:	83 81       	ldd	r24, Z+3	; 0x03
    3950:	94 81       	ldd	r25, Z+4	; 0x04
		// Transfer complete on OUT
		nb_trans = udd_endpoint_out_nb_receiv(ep_ctrl);

		// Can be necessary to copy data receive from cache buffer to user buffer
		if (ptr_job->b_use_out_cache_buffer) {
			memcpy(&ptr_job->buf[ptr_job->nb_trans]
    3952:	2f 81       	ldd	r18, Y+7	; 0x07
    3954:	38 85       	ldd	r19, Y+8	; 0x08
    3956:	b9 01       	movw	r22, r18
    3958:	0e 94 4d 28 	call	0x509a	; 0x509a <__udivmodhi4>
    395c:	ac 01       	movw	r20, r24
				, udd_ep_out_cache_buffer[ep - 1]
    395e:	8b 85       	ldd	r24, Y+11	; 0x0b
    3960:	88 2f       	mov	r24, r24
    3962:	90 e0       	ldi	r25, 0x00	; 0
    3964:	01 97       	sbiw	r24, 0x01	; 1
    3966:	00 24       	eor	r0, r0
    3968:	96 95       	lsr	r25
    396a:	87 95       	ror	r24
    396c:	07 94       	ror	r0
    396e:	96 95       	lsr	r25
    3970:	87 95       	ror	r24
    3972:	07 94       	ror	r0
    3974:	98 2f       	mov	r25, r24
    3976:	80 2d       	mov	r24, r0
    3978:	bc 01       	movw	r22, r24
    397a:	63 54       	subi	r22, 0x43	; 67
    397c:	7d 4d       	sbci	r23, 0xDD	; 221
		// Transfer complete on OUT
		nb_trans = udd_endpoint_out_nb_receiv(ep_ctrl);

		// Can be necessary to copy data receive from cache buffer to user buffer
		if (ptr_job->b_use_out_cache_buffer) {
			memcpy(&ptr_job->buf[ptr_job->nb_trans]
    397e:	8b 81       	ldd	r24, Y+3	; 0x03
    3980:	9c 81       	ldd	r25, Y+4	; 0x04
    3982:	fc 01       	movw	r30, r24
    3984:	21 81       	ldd	r18, Z+1	; 0x01
    3986:	32 81       	ldd	r19, Z+2	; 0x02
    3988:	8b 81       	ldd	r24, Y+3	; 0x03
    398a:	9c 81       	ldd	r25, Y+4	; 0x04
    398c:	fc 01       	movw	r30, r24
    398e:	85 81       	ldd	r24, Z+5	; 0x05
    3990:	96 81       	ldd	r25, Z+6	; 0x06
    3992:	82 0f       	add	r24, r18
    3994:	93 1f       	adc	r25, r19
    3996:	0e 94 b9 28 	call	0x5172	; 0x5172 <memcpy>
				, udd_ep_out_cache_buffer[ep - 1]
				, ptr_job->buf_size % ep_size);
		}

		// Update number of data transfered
		ptr_job->nb_trans += nb_trans;
    399a:	8b 81       	ldd	r24, Y+3	; 0x03
    399c:	9c 81       	ldd	r25, Y+4	; 0x04
    399e:	fc 01       	movw	r30, r24
    39a0:	25 81       	ldd	r18, Z+5	; 0x05
    39a2:	36 81       	ldd	r19, Z+6	; 0x06
    39a4:	89 85       	ldd	r24, Y+9	; 0x09
    39a6:	9a 85       	ldd	r25, Y+10	; 0x0a
    39a8:	28 0f       	add	r18, r24
    39aa:	39 1f       	adc	r19, r25
    39ac:	8b 81       	ldd	r24, Y+3	; 0x03
    39ae:	9c 81       	ldd	r25, Y+4	; 0x04
    39b0:	fc 01       	movw	r30, r24
    39b2:	25 83       	std	Z+5, r18	; 0x05
    39b4:	36 83       	std	Z+6, r19	; 0x06
		if (ptr_job->nb_trans > ptr_job->buf_size) {
    39b6:	8b 81       	ldd	r24, Y+3	; 0x03
    39b8:	9c 81       	ldd	r25, Y+4	; 0x04
    39ba:	fc 01       	movw	r30, r24
    39bc:	25 81       	ldd	r18, Z+5	; 0x05
    39be:	36 81       	ldd	r19, Z+6	; 0x06
    39c0:	8b 81       	ldd	r24, Y+3	; 0x03
    39c2:	9c 81       	ldd	r25, Y+4	; 0x04
    39c4:	fc 01       	movw	r30, r24
    39c6:	83 81       	ldd	r24, Z+3	; 0x03
    39c8:	94 81       	ldd	r25, Z+4	; 0x04
    39ca:	82 17       	cp	r24, r18
    39cc:	93 07       	cpc	r25, r19
    39ce:	50 f4       	brcc	.+20     	; 0x39e4 <udd_ep_trans_complet+0x246>
			ptr_job->nb_trans = ptr_job->buf_size;
    39d0:	8b 81       	ldd	r24, Y+3	; 0x03
    39d2:	9c 81       	ldd	r25, Y+4	; 0x04
    39d4:	fc 01       	movw	r30, r24
    39d6:	23 81       	ldd	r18, Z+3	; 0x03
    39d8:	34 81       	ldd	r19, Z+4	; 0x04
    39da:	8b 81       	ldd	r24, Y+3	; 0x03
    39dc:	9c 81       	ldd	r25, Y+4	; 0x04
    39de:	fc 01       	movw	r30, r24
    39e0:	25 83       	std	Z+5, r18	; 0x05
    39e2:	36 83       	std	Z+6, r19	; 0x06
		}

		// If all previous data requested are received and user buffer not full
		// then need to receive other data
		if ((nb_trans == udd_endpoint_out_get_nbbyte_requested(ep_ctrl))
    39e4:	8d 81       	ldd	r24, Y+5	; 0x05
    39e6:	9e 81       	ldd	r25, Y+6	; 0x06
    39e8:	fc 01       	movw	r30, r24
    39ea:	26 81       	ldd	r18, Z+6	; 0x06
    39ec:	37 81       	ldd	r19, Z+7	; 0x07
    39ee:	89 85       	ldd	r24, Y+9	; 0x09
    39f0:	9a 85       	ldd	r25, Y+10	; 0x0a
    39f2:	28 17       	cp	r18, r24
    39f4:	39 07       	cpc	r19, r25
    39f6:	09 f0       	breq	.+2      	; 0x39fa <udd_ep_trans_complet+0x25c>
    39f8:	8f c0       	rjmp	.+286    	; 0x3b18 <udd_ep_trans_complet+0x37a>
			&& (ptr_job->nb_trans != ptr_job->buf_size)) {
    39fa:	8b 81       	ldd	r24, Y+3	; 0x03
    39fc:	9c 81       	ldd	r25, Y+4	; 0x04
    39fe:	fc 01       	movw	r30, r24
    3a00:	25 81       	ldd	r18, Z+5	; 0x05
    3a02:	36 81       	ldd	r19, Z+6	; 0x06
    3a04:	8b 81       	ldd	r24, Y+3	; 0x03
    3a06:	9c 81       	ldd	r25, Y+4	; 0x04
    3a08:	fc 01       	movw	r30, r24
    3a0a:	83 81       	ldd	r24, Z+3	; 0x03
    3a0c:	94 81       	ldd	r25, Z+4	; 0x04
    3a0e:	28 17       	cp	r18, r24
    3a10:	39 07       	cpc	r19, r25
    3a12:	09 f4       	brne	.+2      	; 0x3a16 <udd_ep_trans_complet+0x278>
    3a14:	81 c0       	rjmp	.+258    	; 0x3b18 <udd_ep_trans_complet+0x37a>
			next_trans = ptr_job->buf_size - ptr_job->nb_trans;
    3a16:	8b 81       	ldd	r24, Y+3	; 0x03
    3a18:	9c 81       	ldd	r25, Y+4	; 0x04
    3a1a:	fc 01       	movw	r30, r24
    3a1c:	23 81       	ldd	r18, Z+3	; 0x03
    3a1e:	34 81       	ldd	r19, Z+4	; 0x04
    3a20:	8b 81       	ldd	r24, Y+3	; 0x03
    3a22:	9c 81       	ldd	r25, Y+4	; 0x04
    3a24:	fc 01       	movw	r30, r24
    3a26:	85 81       	ldd	r24, Z+5	; 0x05
    3a28:	96 81       	ldd	r25, Z+6	; 0x06
    3a2a:	a9 01       	movw	r20, r18
    3a2c:	48 1b       	sub	r20, r24
    3a2e:	59 0b       	sbc	r21, r25
    3a30:	ca 01       	movw	r24, r20
    3a32:	89 83       	std	Y+1, r24	; 0x01
    3a34:	9a 83       	std	Y+2, r25	; 0x02
			if (UDD_ENDPOINT_MAX_TRANS < next_trans) {
    3a36:	89 81       	ldd	r24, Y+1	; 0x01
    3a38:	9a 81       	ldd	r25, Y+2	; 0x02
    3a3a:	81 15       	cp	r24, r1
    3a3c:	94 40       	sbci	r25, 0x04	; 4
    3a3e:	78 f0       	brcs	.+30     	; 0x3a5e <udd_ep_trans_complet+0x2c0>
				// The USB hardware support a maximum transfer size
				// of UDD_ENDPOINT_MAX_TRANS Bytes
				next_trans = UDD_ENDPOINT_MAX_TRANS
					- (UDD_ENDPOINT_MAX_TRANS % ep_size);
    3a40:	8f ef       	ldi	r24, 0xFF	; 255
    3a42:	93 e0       	ldi	r25, 0x03	; 3
    3a44:	2f 81       	ldd	r18, Y+7	; 0x07
    3a46:	38 85       	ldd	r19, Y+8	; 0x08
    3a48:	b9 01       	movw	r22, r18
    3a4a:	0e 94 4d 28 	call	0x509a	; 0x509a <__udivmodhi4>
    3a4e:	9c 01       	movw	r18, r24
			&& (ptr_job->nb_trans != ptr_job->buf_size)) {
			next_trans = ptr_job->buf_size - ptr_job->nb_trans;
			if (UDD_ENDPOINT_MAX_TRANS < next_trans) {
				// The USB hardware support a maximum transfer size
				// of UDD_ENDPOINT_MAX_TRANS Bytes
				next_trans = UDD_ENDPOINT_MAX_TRANS
    3a50:	8f ef       	ldi	r24, 0xFF	; 255
    3a52:	93 e0       	ldi	r25, 0x03	; 3
    3a54:	82 1b       	sub	r24, r18
    3a56:	93 0b       	sbc	r25, r19
    3a58:	89 83       	std	Y+1, r24	; 0x01
    3a5a:	9a 83       	std	Y+2, r25	; 0x02
    3a5c:	0e c0       	rjmp	.+28     	; 0x3a7a <udd_ep_trans_complet+0x2dc>
					- (UDD_ENDPOINT_MAX_TRANS % ep_size);
			} else {
				next_trans -= next_trans % ep_size;
    3a5e:	89 81       	ldd	r24, Y+1	; 0x01
    3a60:	9a 81       	ldd	r25, Y+2	; 0x02
    3a62:	2f 81       	ldd	r18, Y+7	; 0x07
    3a64:	38 85       	ldd	r19, Y+8	; 0x08
    3a66:	b9 01       	movw	r22, r18
    3a68:	0e 94 4d 28 	call	0x509a	; 0x509a <__udivmodhi4>
    3a6c:	9c 01       	movw	r18, r24
    3a6e:	89 81       	ldd	r24, Y+1	; 0x01
    3a70:	9a 81       	ldd	r25, Y+2	; 0x02
    3a72:	82 1b       	sub	r24, r18
    3a74:	93 0b       	sbc	r25, r19
    3a76:	89 83       	std	Y+1, r24	; 0x01
    3a78:	9a 83       	std	Y+2, r25	; 0x02
			}

			udd_endpoint_out_reset_nb_received(ep_ctrl);
    3a7a:	8d 81       	ldd	r24, Y+5	; 0x05
    3a7c:	9e 81       	ldd	r25, Y+6	; 0x06
    3a7e:	fc 01       	movw	r30, r24
    3a80:	12 82       	std	Z+2, r1	; 0x02
    3a82:	13 82       	std	Z+3, r1	; 0x03
			if (next_trans < ep_size) {
    3a84:	29 81       	ldd	r18, Y+1	; 0x01
    3a86:	3a 81       	ldd	r19, Y+2	; 0x02
    3a88:	8f 81       	ldd	r24, Y+7	; 0x07
    3a8a:	98 85       	ldd	r25, Y+8	; 0x08
    3a8c:	28 17       	cp	r18, r24
    3a8e:	39 07       	cpc	r19, r25
    3a90:	20 f5       	brcc	.+72     	; 0x3ada <udd_ep_trans_complet+0x33c>
				// Use the cache buffer for Bulk or Interrupt size endpoint
				ptr_job->b_use_out_cache_buffer = true;
    3a92:	8b 81       	ldd	r24, Y+3	; 0x03
    3a94:	9c 81       	ldd	r25, Y+4	; 0x04
    3a96:	fc 01       	movw	r30, r24
    3a98:	20 81       	ld	r18, Z
    3a9a:	24 60       	ori	r18, 0x04	; 4
    3a9c:	fc 01       	movw	r30, r24
    3a9e:	20 83       	st	Z, r18
				udd_endpoint_set_buf( ep_ctrl,
    3aa0:	8b 85       	ldd	r24, Y+11	; 0x0b
    3aa2:	88 2f       	mov	r24, r24
    3aa4:	90 e0       	ldi	r25, 0x00	; 0
    3aa6:	01 97       	sbiw	r24, 0x01	; 1
    3aa8:	00 24       	eor	r0, r0
    3aaa:	96 95       	lsr	r25
    3aac:	87 95       	ror	r24
    3aae:	07 94       	ror	r0
    3ab0:	96 95       	lsr	r25
    3ab2:	87 95       	ror	r24
    3ab4:	07 94       	ror	r0
    3ab6:	98 2f       	mov	r25, r24
    3ab8:	80 2d       	mov	r24, r0
    3aba:	83 54       	subi	r24, 0x43	; 67
    3abc:	9d 4d       	sbci	r25, 0xDD	; 221
    3abe:	9c 01       	movw	r18, r24
    3ac0:	8d 81       	ldd	r24, Y+5	; 0x05
    3ac2:	9e 81       	ldd	r25, Y+6	; 0x06
    3ac4:	fc 01       	movw	r30, r24
    3ac6:	24 83       	std	Z+4, r18	; 0x04
    3ac8:	35 83       	std	Z+5, r19	; 0x05
					udd_ep_out_cache_buffer[ep - 1]);
				udd_endpoint_out_set_nbbyte(ep_ctrl, ep_size);
    3aca:	8d 81       	ldd	r24, Y+5	; 0x05
    3acc:	9e 81       	ldd	r25, Y+6	; 0x06
    3ace:	2f 81       	ldd	r18, Y+7	; 0x07
    3ad0:	38 85       	ldd	r19, Y+8	; 0x08
    3ad2:	fc 01       	movw	r30, r24
    3ad4:	26 83       	std	Z+6, r18	; 0x06
    3ad6:	37 83       	std	Z+7, r19	; 0x07
    3ad8:	19 c0       	rjmp	.+50     	; 0x3b0c <udd_ep_trans_complet+0x36e>
			} else {
				// Link the user buffer directly on USB hardware DMA
				udd_endpoint_set_buf(ep_ctrl, &ptr_job->buf[ptr_job->nb_trans]);
    3ada:	8b 81       	ldd	r24, Y+3	; 0x03
    3adc:	9c 81       	ldd	r25, Y+4	; 0x04
    3ade:	fc 01       	movw	r30, r24
    3ae0:	21 81       	ldd	r18, Z+1	; 0x01
    3ae2:	32 81       	ldd	r19, Z+2	; 0x02
    3ae4:	8b 81       	ldd	r24, Y+3	; 0x03
    3ae6:	9c 81       	ldd	r25, Y+4	; 0x04
    3ae8:	fc 01       	movw	r30, r24
    3aea:	85 81       	ldd	r24, Z+5	; 0x05
    3aec:	96 81       	ldd	r25, Z+6	; 0x06
    3aee:	82 0f       	add	r24, r18
    3af0:	93 1f       	adc	r25, r19
    3af2:	9c 01       	movw	r18, r24
    3af4:	8d 81       	ldd	r24, Y+5	; 0x05
    3af6:	9e 81       	ldd	r25, Y+6	; 0x06
    3af8:	fc 01       	movw	r30, r24
    3afa:	24 83       	std	Z+4, r18	; 0x04
    3afc:	35 83       	std	Z+5, r19	; 0x05
				udd_endpoint_out_set_nbbyte(ep_ctrl, next_trans);
    3afe:	8d 81       	ldd	r24, Y+5	; 0x05
    3b00:	9e 81       	ldd	r25, Y+6	; 0x06
    3b02:	29 81       	ldd	r18, Y+1	; 0x01
    3b04:	3a 81       	ldd	r19, Y+2	; 0x02
    3b06:	fc 01       	movw	r30, r24
    3b08:	26 83       	std	Z+6, r18	; 0x06
    3b0a:	37 83       	std	Z+7, r19	; 0x07
			}
			// Start transfer
			udd_endpoint_clear_NACK0(ep_ctrl);
    3b0c:	8d 81       	ldd	r24, Y+5	; 0x05
    3b0e:	9e 81       	ldd	r25, Y+6	; 0x06
    3b10:	fc 01       	movw	r30, r24
    3b12:	02 e0       	ldi	r16, 0x02	; 2
    3b14:	06 93       	lac	Z, r16
			return;
    3b16:	25 c0       	rjmp	.+74     	; 0x3b62 <udd_ep_trans_complet+0x3c4>
		}
	}

	// Job complete then call callback
	if (ptr_job->busy) {
    3b18:	8b 81       	ldd	r24, Y+3	; 0x03
    3b1a:	9c 81       	ldd	r25, Y+4	; 0x04
    3b1c:	fc 01       	movw	r30, r24
    3b1e:	80 81       	ld	r24, Z
    3b20:	81 70       	andi	r24, 0x01	; 1
    3b22:	88 23       	and	r24, r24
    3b24:	e9 f0       	breq	.+58     	; 0x3b60 <udd_ep_trans_complet+0x3c2>
		ptr_job->busy = false;
    3b26:	8b 81       	ldd	r24, Y+3	; 0x03
    3b28:	9c 81       	ldd	r25, Y+4	; 0x04
    3b2a:	fc 01       	movw	r30, r24
    3b2c:	20 81       	ld	r18, Z
    3b2e:	2e 7f       	andi	r18, 0xFE	; 254
    3b30:	fc 01       	movw	r30, r24
    3b32:	20 83       	st	Z, r18
		if (NULL != ptr_job->call_trans) {
    3b34:	8b 81       	ldd	r24, Y+3	; 0x03
    3b36:	9c 81       	ldd	r25, Y+4	; 0x04
    3b38:	fc 01       	movw	r30, r24
    3b3a:	87 81       	ldd	r24, Z+7	; 0x07
    3b3c:	90 85       	ldd	r25, Z+8	; 0x08
    3b3e:	89 2b       	or	r24, r25
    3b40:	79 f0       	breq	.+30     	; 0x3b60 <udd_ep_trans_complet+0x3c2>
			ptr_job->call_trans(UDD_EP_TRANSFER_OK,
    3b42:	8b 81       	ldd	r24, Y+3	; 0x03
    3b44:	9c 81       	ldd	r25, Y+4	; 0x04
    3b46:	fc 01       	movw	r30, r24
    3b48:	27 81       	ldd	r18, Z+7	; 0x07
    3b4a:	30 85       	ldd	r19, Z+8	; 0x08
    3b4c:	8b 81       	ldd	r24, Y+3	; 0x03
    3b4e:	9c 81       	ldd	r25, Y+4	; 0x04
    3b50:	fc 01       	movw	r30, r24
    3b52:	85 81       	ldd	r24, Z+5	; 0x05
    3b54:	96 81       	ldd	r25, Z+6	; 0x06
    3b56:	4b 85       	ldd	r20, Y+11	; 0x0b
    3b58:	bc 01       	movw	r22, r24
    3b5a:	80 e0       	ldi	r24, 0x00	; 0
    3b5c:	f9 01       	movw	r30, r18
    3b5e:	19 95       	eicall
				ptr_job->nb_trans,
				ep);
		}
	}
	return;
    3b60:	00 00       	nop
}
    3b62:	65 96       	adiw	r28, 0x15	; 21
    3b64:	cd bf       	out	0x3d, r28	; 61
    3b66:	de bf       	out	0x3e, r29	; 62
    3b68:	df 91       	pop	r29
    3b6a:	cf 91       	pop	r28
    3b6c:	0f 91       	pop	r16
    3b6e:	08 95       	ret

00003b70 <_ZN9CDeviceIOC1Ev>:
extern bool pin_changed;

/**
 * \brief Default Constructor
 */
CDeviceIO::CDeviceIO(void){	
    3b70:	cf 93       	push	r28
    3b72:	df 93       	push	r29
    3b74:	1f 92       	push	r1
    3b76:	1f 92       	push	r1
    3b78:	cd b7       	in	r28, 0x3d	; 61
    3b7a:	de b7       	in	r29, 0x3e	; 62
    3b7c:	89 83       	std	Y+1, r24	; 0x01
    3b7e:	9a 83       	std	Y+2, r25	; 0x02
}
    3b80:	0f 90       	pop	r0
    3b82:	0f 90       	pop	r0
    3b84:	df 91       	pop	r29
    3b86:	cf 91       	pop	r28
    3b88:	08 95       	ret

00003b8a <_ZN9CDeviceIOD1Ev>:

/**
 * \brief Default DeConstructor
 */
CDeviceIO::~CDeviceIO(void){
    3b8a:	cf 93       	push	r28
    3b8c:	df 93       	push	r29
    3b8e:	1f 92       	push	r1
    3b90:	1f 92       	push	r1
    3b92:	cd b7       	in	r28, 0x3d	; 61
    3b94:	de b7       	in	r29, 0x3e	; 62
    3b96:	89 83       	std	Y+1, r24	; 0x01
    3b98:	9a 83       	std	Y+2, r25	; 0x02
}
    3b9a:	0f 90       	pop	r0
    3b9c:	0f 90       	pop	r0
    3b9e:	df 91       	pop	r29
    3ba0:	cf 91       	pop	r28
    3ba2:	08 95       	ret

00003ba4 <_ZN9CDeviceIO11device_initEh13PORT_ISC_enum13PORT_OPC_enum>:
 * \brief Initialize the I/O Device
 * \param _device_pin	I/O Pin address          
 * \param device_sense  Interrupt edge type
 * \param device_conf  I/O Configuration
 */
void CDeviceIO::device_init(uint8_t _device_pin, PORT_ISC_t device_sense, PORT_OPC_t device_conf){
    3ba4:	cf 93       	push	r28
    3ba6:	df 93       	push	r29
    3ba8:	cd b7       	in	r28, 0x3d	; 61
    3baa:	de b7       	in	r29, 0x3e	; 62
    3bac:	25 97       	sbiw	r28, 0x05	; 5
    3bae:	cd bf       	out	0x3d, r28	; 61
    3bb0:	de bf       	out	0x3e, r29	; 62
    3bb2:	89 83       	std	Y+1, r24	; 0x01
    3bb4:	9a 83       	std	Y+2, r25	; 0x02
    3bb6:	6b 83       	std	Y+3, r22	; 0x03
    3bb8:	4c 83       	std	Y+4, r20	; 0x04
    3bba:	2d 83       	std	Y+5, r18	; 0x05
	
	device_pin = _device_pin;
    3bbc:	89 81       	ldd	r24, Y+1	; 0x01
    3bbe:	9a 81       	ldd	r25, Y+2	; 0x02
    3bc0:	2b 81       	ldd	r18, Y+3	; 0x03
    3bc2:	fc 01       	movw	r30, r24
    3bc4:	20 83       	st	Z, r18
	
	switch(device_pin){
    3bc6:	89 81       	ldd	r24, Y+1	; 0x01
    3bc8:	9a 81       	ldd	r25, Y+2	; 0x02
    3bca:	fc 01       	movw	r30, r24
    3bcc:	80 81       	ld	r24, Z
    3bce:	88 2f       	mov	r24, r24
    3bd0:	90 e0       	ldi	r25, 0x00	; 0
    3bd2:	09 2e       	mov	r0, r25
    3bd4:	00 0c       	add	r0, r0
    3bd6:	aa 0b       	sbc	r26, r26
    3bd8:	bb 0b       	sbc	r27, r27
    3bda:	40 e0       	ldi	r20, 0x00	; 0
    3bdc:	50 e0       	ldi	r21, 0x00	; 0
    3bde:	27 e0       	ldi	r18, 0x07	; 7
    3be0:	30 e0       	ldi	r19, 0x00	; 0
    3be2:	84 1b       	sub	r24, r20
    3be4:	95 0b       	sbc	r25, r21
    3be6:	28 17       	cp	r18, r24
    3be8:	39 07       	cpc	r19, r25
    3bea:	08 f4       	brcc	.+2      	; 0x3bee <_ZN9CDeviceIO11device_initEh13PORT_ISC_enum13PORT_OPC_enum+0x4a>
    3bec:	ff c0       	rjmp	.+510    	; 0x3dec <_ZN9CDeviceIO11device_initEh13PORT_ISC_enum13PORT_OPC_enum+0x248>
    3bee:	fc 01       	movw	r30, r24
    3bf0:	88 27       	eor	r24, r24
    3bf2:	e7 55       	subi	r30, 0x57	; 87
    3bf4:	ff 4f       	sbci	r31, 0xFF	; 255
    3bf6:	8f 4f       	sbci	r24, 0xFF	; 255
    3bf8:	0c 94 80 28 	jmp	0x5100	; 0x5100 <__tablejump2__>
		case PIN0_bp:
		device_pin_bm  = PIN0_bm;						/* store the pin bitmap */
    3bfc:	89 81       	ldd	r24, Y+1	; 0x01
    3bfe:	9a 81       	ldd	r25, Y+2	; 0x02
    3c00:	21 e0       	ldi	r18, 0x01	; 1
    3c02:	fc 01       	movw	r30, r24
    3c04:	21 83       	std	Z+1, r18	; 0x01
		PORTA.DIR	   &= ~PIN0_bm;						/* set the pin direction to input */
    3c06:	80 e0       	ldi	r24, 0x00	; 0
    3c08:	96 e0       	ldi	r25, 0x06	; 6
    3c0a:	20 e0       	ldi	r18, 0x00	; 0
    3c0c:	36 e0       	ldi	r19, 0x06	; 6
    3c0e:	f9 01       	movw	r30, r18
    3c10:	20 81       	ld	r18, Z
    3c12:	2e 7f       	andi	r18, 0xFE	; 254
    3c14:	fc 01       	movw	r30, r24
    3c16:	20 83       	st	Z, r18
		PORTA.INT0MASK |= PIN0_bm;						/* select which pins uses for interrupts 0 */
    3c18:	80 e0       	ldi	r24, 0x00	; 0
    3c1a:	96 e0       	ldi	r25, 0x06	; 6
    3c1c:	20 e0       	ldi	r18, 0x00	; 0
    3c1e:	36 e0       	ldi	r19, 0x06	; 6
    3c20:	f9 01       	movw	r30, r18
    3c22:	22 85       	ldd	r18, Z+10	; 0x0a
    3c24:	21 60       	ori	r18, 0x01	; 1
    3c26:	fc 01       	movw	r30, r24
    3c28:	22 87       	std	Z+10, r18	; 0x0a
		PORTA.PIN0CTRL = device_sense | device_conf;	/* pin configuration p.138 */
    3c2a:	80 e0       	ldi	r24, 0x00	; 0
    3c2c:	96 e0       	ldi	r25, 0x06	; 6
    3c2e:	3c 81       	ldd	r19, Y+4	; 0x04
    3c30:	2d 81       	ldd	r18, Y+5	; 0x05
    3c32:	23 2b       	or	r18, r19
    3c34:	fc 01       	movw	r30, r24
    3c36:	20 8b       	std	Z+16, r18	; 0x10
		break;
    3c38:	d9 c0       	rjmp	.+434    	; 0x3dec <_ZN9CDeviceIO11device_initEh13PORT_ISC_enum13PORT_OPC_enum+0x248>
		
		case PIN1_bp:
		device_pin_bm  = PIN1_bm;						/* store the pin bitmap */
    3c3a:	89 81       	ldd	r24, Y+1	; 0x01
    3c3c:	9a 81       	ldd	r25, Y+2	; 0x02
    3c3e:	22 e0       	ldi	r18, 0x02	; 2
    3c40:	fc 01       	movw	r30, r24
    3c42:	21 83       	std	Z+1, r18	; 0x01
		PORTA.DIR	   &= ~PIN1_bm;						/* set the port direction to input */
    3c44:	80 e0       	ldi	r24, 0x00	; 0
    3c46:	96 e0       	ldi	r25, 0x06	; 6
    3c48:	20 e0       	ldi	r18, 0x00	; 0
    3c4a:	36 e0       	ldi	r19, 0x06	; 6
    3c4c:	f9 01       	movw	r30, r18
    3c4e:	20 81       	ld	r18, Z
    3c50:	2d 7f       	andi	r18, 0xFD	; 253
    3c52:	fc 01       	movw	r30, r24
    3c54:	20 83       	st	Z, r18
		PORTA.INT0MASK |= PIN1_bm;						/* select which pins uses for interrupts 0 */
    3c56:	80 e0       	ldi	r24, 0x00	; 0
    3c58:	96 e0       	ldi	r25, 0x06	; 6
    3c5a:	20 e0       	ldi	r18, 0x00	; 0
    3c5c:	36 e0       	ldi	r19, 0x06	; 6
    3c5e:	f9 01       	movw	r30, r18
    3c60:	22 85       	ldd	r18, Z+10	; 0x0a
    3c62:	22 60       	ori	r18, 0x02	; 2
    3c64:	fc 01       	movw	r30, r24
    3c66:	22 87       	std	Z+10, r18	; 0x0a
		PORTA.PIN1CTRL = device_sense | device_conf;	/* pin configuration p.138 */
    3c68:	80 e0       	ldi	r24, 0x00	; 0
    3c6a:	96 e0       	ldi	r25, 0x06	; 6
    3c6c:	3c 81       	ldd	r19, Y+4	; 0x04
    3c6e:	2d 81       	ldd	r18, Y+5	; 0x05
    3c70:	23 2b       	or	r18, r19
    3c72:	fc 01       	movw	r30, r24
    3c74:	21 8b       	std	Z+17, r18	; 0x11
		break;
    3c76:	ba c0       	rjmp	.+372    	; 0x3dec <_ZN9CDeviceIO11device_initEh13PORT_ISC_enum13PORT_OPC_enum+0x248>
		
		case PIN2_bp:
		device_pin_bm  = PIN2_bm;						/* store the pin bitmap */
    3c78:	89 81       	ldd	r24, Y+1	; 0x01
    3c7a:	9a 81       	ldd	r25, Y+2	; 0x02
    3c7c:	24 e0       	ldi	r18, 0x04	; 4
    3c7e:	fc 01       	movw	r30, r24
    3c80:	21 83       	std	Z+1, r18	; 0x01
		PORTA.DIR	   &= ~PIN2_bm;						/* set the port direction to input */
    3c82:	80 e0       	ldi	r24, 0x00	; 0
    3c84:	96 e0       	ldi	r25, 0x06	; 6
    3c86:	20 e0       	ldi	r18, 0x00	; 0
    3c88:	36 e0       	ldi	r19, 0x06	; 6
    3c8a:	f9 01       	movw	r30, r18
    3c8c:	20 81       	ld	r18, Z
    3c8e:	2b 7f       	andi	r18, 0xFB	; 251
    3c90:	fc 01       	movw	r30, r24
    3c92:	20 83       	st	Z, r18
		PORTA.INT0MASK |= PIN2_bm;						/* select which pins uses for interrupts 0 */
    3c94:	80 e0       	ldi	r24, 0x00	; 0
    3c96:	96 e0       	ldi	r25, 0x06	; 6
    3c98:	20 e0       	ldi	r18, 0x00	; 0
    3c9a:	36 e0       	ldi	r19, 0x06	; 6
    3c9c:	f9 01       	movw	r30, r18
    3c9e:	22 85       	ldd	r18, Z+10	; 0x0a
    3ca0:	24 60       	ori	r18, 0x04	; 4
    3ca2:	fc 01       	movw	r30, r24
    3ca4:	22 87       	std	Z+10, r18	; 0x0a
		PORTA.PIN2CTRL = device_sense | device_conf;	/* pin configuration p.138 */
    3ca6:	80 e0       	ldi	r24, 0x00	; 0
    3ca8:	96 e0       	ldi	r25, 0x06	; 6
    3caa:	3c 81       	ldd	r19, Y+4	; 0x04
    3cac:	2d 81       	ldd	r18, Y+5	; 0x05
    3cae:	23 2b       	or	r18, r19
    3cb0:	fc 01       	movw	r30, r24
    3cb2:	22 8b       	std	Z+18, r18	; 0x12
		break;
    3cb4:	9b c0       	rjmp	.+310    	; 0x3dec <_ZN9CDeviceIO11device_initEh13PORT_ISC_enum13PORT_OPC_enum+0x248>
		
		case PIN3_bp:
		device_pin_bm  = PIN3_bm;						/* store the pin bitmap */
    3cb6:	89 81       	ldd	r24, Y+1	; 0x01
    3cb8:	9a 81       	ldd	r25, Y+2	; 0x02
    3cba:	28 e0       	ldi	r18, 0x08	; 8
    3cbc:	fc 01       	movw	r30, r24
    3cbe:	21 83       	std	Z+1, r18	; 0x01
		PORTA.DIR	   &= ~PIN3_bm;						/* set the port direction to input */
    3cc0:	80 e0       	ldi	r24, 0x00	; 0
    3cc2:	96 e0       	ldi	r25, 0x06	; 6
    3cc4:	20 e0       	ldi	r18, 0x00	; 0
    3cc6:	36 e0       	ldi	r19, 0x06	; 6
    3cc8:	f9 01       	movw	r30, r18
    3cca:	20 81       	ld	r18, Z
    3ccc:	27 7f       	andi	r18, 0xF7	; 247
    3cce:	fc 01       	movw	r30, r24
    3cd0:	20 83       	st	Z, r18
		PORTA.INT0MASK |= PIN3_bm;						/* select which pins uses for interrupts 0 */
    3cd2:	80 e0       	ldi	r24, 0x00	; 0
    3cd4:	96 e0       	ldi	r25, 0x06	; 6
    3cd6:	20 e0       	ldi	r18, 0x00	; 0
    3cd8:	36 e0       	ldi	r19, 0x06	; 6
    3cda:	f9 01       	movw	r30, r18
    3cdc:	22 85       	ldd	r18, Z+10	; 0x0a
    3cde:	28 60       	ori	r18, 0x08	; 8
    3ce0:	fc 01       	movw	r30, r24
    3ce2:	22 87       	std	Z+10, r18	; 0x0a
		PORTA.PIN3CTRL = device_sense | device_conf;	/* pin configuration p.138 */
    3ce4:	80 e0       	ldi	r24, 0x00	; 0
    3ce6:	96 e0       	ldi	r25, 0x06	; 6
    3ce8:	3c 81       	ldd	r19, Y+4	; 0x04
    3cea:	2d 81       	ldd	r18, Y+5	; 0x05
    3cec:	23 2b       	or	r18, r19
    3cee:	fc 01       	movw	r30, r24
    3cf0:	23 8b       	std	Z+19, r18	; 0x13
		break;
    3cf2:	7c c0       	rjmp	.+248    	; 0x3dec <_ZN9CDeviceIO11device_initEh13PORT_ISC_enum13PORT_OPC_enum+0x248>
		
		case PIN4_bp:
		device_pin_bm  = PIN4_bm;						/* store the pin bitmap */
    3cf4:	89 81       	ldd	r24, Y+1	; 0x01
    3cf6:	9a 81       	ldd	r25, Y+2	; 0x02
    3cf8:	20 e1       	ldi	r18, 0x10	; 16
    3cfa:	fc 01       	movw	r30, r24
    3cfc:	21 83       	std	Z+1, r18	; 0x01
		PORTA.DIR	   &= ~PIN4_bm;						/* set the port direction to input */
    3cfe:	80 e0       	ldi	r24, 0x00	; 0
    3d00:	96 e0       	ldi	r25, 0x06	; 6
    3d02:	20 e0       	ldi	r18, 0x00	; 0
    3d04:	36 e0       	ldi	r19, 0x06	; 6
    3d06:	f9 01       	movw	r30, r18
    3d08:	20 81       	ld	r18, Z
    3d0a:	2f 7e       	andi	r18, 0xEF	; 239
    3d0c:	fc 01       	movw	r30, r24
    3d0e:	20 83       	st	Z, r18
		PORTA.INT0MASK |= PIN4_bm;						/* select which pins uses for interrupts 0 */
    3d10:	80 e0       	ldi	r24, 0x00	; 0
    3d12:	96 e0       	ldi	r25, 0x06	; 6
    3d14:	20 e0       	ldi	r18, 0x00	; 0
    3d16:	36 e0       	ldi	r19, 0x06	; 6
    3d18:	f9 01       	movw	r30, r18
    3d1a:	22 85       	ldd	r18, Z+10	; 0x0a
    3d1c:	20 61       	ori	r18, 0x10	; 16
    3d1e:	fc 01       	movw	r30, r24
    3d20:	22 87       	std	Z+10, r18	; 0x0a
		PORTA.PIN4CTRL = device_sense | device_conf;	/* pin configuration p.138 */
    3d22:	80 e0       	ldi	r24, 0x00	; 0
    3d24:	96 e0       	ldi	r25, 0x06	; 6
    3d26:	3c 81       	ldd	r19, Y+4	; 0x04
    3d28:	2d 81       	ldd	r18, Y+5	; 0x05
    3d2a:	23 2b       	or	r18, r19
    3d2c:	fc 01       	movw	r30, r24
    3d2e:	24 8b       	std	Z+20, r18	; 0x14
		break;
    3d30:	5d c0       	rjmp	.+186    	; 0x3dec <_ZN9CDeviceIO11device_initEh13PORT_ISC_enum13PORT_OPC_enum+0x248>
		
		case PIN5_bp:
		device_pin_bm  = PIN5_bm;						/* store the pin bitmap */
    3d32:	89 81       	ldd	r24, Y+1	; 0x01
    3d34:	9a 81       	ldd	r25, Y+2	; 0x02
    3d36:	20 e2       	ldi	r18, 0x20	; 32
    3d38:	fc 01       	movw	r30, r24
    3d3a:	21 83       	std	Z+1, r18	; 0x01
		PORTA.DIR	   &= ~PIN5_bm;						/* set the port direction to input */
    3d3c:	80 e0       	ldi	r24, 0x00	; 0
    3d3e:	96 e0       	ldi	r25, 0x06	; 6
    3d40:	20 e0       	ldi	r18, 0x00	; 0
    3d42:	36 e0       	ldi	r19, 0x06	; 6
    3d44:	f9 01       	movw	r30, r18
    3d46:	20 81       	ld	r18, Z
    3d48:	2f 7d       	andi	r18, 0xDF	; 223
    3d4a:	fc 01       	movw	r30, r24
    3d4c:	20 83       	st	Z, r18
		PORTA.INT0MASK |= PIN5_bm;						/* select which pins uses for interrupts 0 */
    3d4e:	80 e0       	ldi	r24, 0x00	; 0
    3d50:	96 e0       	ldi	r25, 0x06	; 6
    3d52:	20 e0       	ldi	r18, 0x00	; 0
    3d54:	36 e0       	ldi	r19, 0x06	; 6
    3d56:	f9 01       	movw	r30, r18
    3d58:	22 85       	ldd	r18, Z+10	; 0x0a
    3d5a:	20 62       	ori	r18, 0x20	; 32
    3d5c:	fc 01       	movw	r30, r24
    3d5e:	22 87       	std	Z+10, r18	; 0x0a
		PORTA.PIN5CTRL = device_sense | device_conf;	/* pin configuration p.138 */
    3d60:	80 e0       	ldi	r24, 0x00	; 0
    3d62:	96 e0       	ldi	r25, 0x06	; 6
    3d64:	3c 81       	ldd	r19, Y+4	; 0x04
    3d66:	2d 81       	ldd	r18, Y+5	; 0x05
    3d68:	23 2b       	or	r18, r19
    3d6a:	fc 01       	movw	r30, r24
    3d6c:	25 8b       	std	Z+21, r18	; 0x15
		break;
    3d6e:	3e c0       	rjmp	.+124    	; 0x3dec <_ZN9CDeviceIO11device_initEh13PORT_ISC_enum13PORT_OPC_enum+0x248>
		
		case PIN6_bp:
		device_pin_bm  = PIN6_bm;						/* store the pin bitmap */
    3d70:	89 81       	ldd	r24, Y+1	; 0x01
    3d72:	9a 81       	ldd	r25, Y+2	; 0x02
    3d74:	20 e4       	ldi	r18, 0x40	; 64
    3d76:	fc 01       	movw	r30, r24
    3d78:	21 83       	std	Z+1, r18	; 0x01
		PORTA.DIR	   &= ~PIN6_bm;						/* set the port direction to input */
    3d7a:	80 e0       	ldi	r24, 0x00	; 0
    3d7c:	96 e0       	ldi	r25, 0x06	; 6
    3d7e:	20 e0       	ldi	r18, 0x00	; 0
    3d80:	36 e0       	ldi	r19, 0x06	; 6
    3d82:	f9 01       	movw	r30, r18
    3d84:	20 81       	ld	r18, Z
    3d86:	2f 7b       	andi	r18, 0xBF	; 191
    3d88:	fc 01       	movw	r30, r24
    3d8a:	20 83       	st	Z, r18
		PORTA.INT0MASK |= PIN6_bm;						/* select which pins uses for interrupts 0 */
    3d8c:	80 e0       	ldi	r24, 0x00	; 0
    3d8e:	96 e0       	ldi	r25, 0x06	; 6
    3d90:	20 e0       	ldi	r18, 0x00	; 0
    3d92:	36 e0       	ldi	r19, 0x06	; 6
    3d94:	f9 01       	movw	r30, r18
    3d96:	22 85       	ldd	r18, Z+10	; 0x0a
    3d98:	20 64       	ori	r18, 0x40	; 64
    3d9a:	fc 01       	movw	r30, r24
    3d9c:	22 87       	std	Z+10, r18	; 0x0a
		PORTA.PIN6CTRL = device_sense | device_conf;	/* pin configuration p.138 */
    3d9e:	80 e0       	ldi	r24, 0x00	; 0
    3da0:	96 e0       	ldi	r25, 0x06	; 6
    3da2:	3c 81       	ldd	r19, Y+4	; 0x04
    3da4:	2d 81       	ldd	r18, Y+5	; 0x05
    3da6:	23 2b       	or	r18, r19
    3da8:	fc 01       	movw	r30, r24
    3daa:	26 8b       	std	Z+22, r18	; 0x16
		break;
    3dac:	1f c0       	rjmp	.+62     	; 0x3dec <_ZN9CDeviceIO11device_initEh13PORT_ISC_enum13PORT_OPC_enum+0x248>
		
		case PIN7_bp:
		device_pin_bm  = PIN7_bm;						/* store the pin bitmap */
    3dae:	89 81       	ldd	r24, Y+1	; 0x01
    3db0:	9a 81       	ldd	r25, Y+2	; 0x02
    3db2:	20 e8       	ldi	r18, 0x80	; 128
    3db4:	fc 01       	movw	r30, r24
    3db6:	21 83       	std	Z+1, r18	; 0x01
		PORTA.DIR	   &= ~PIN7_bm;						/* set the port direction to input */
    3db8:	80 e0       	ldi	r24, 0x00	; 0
    3dba:	96 e0       	ldi	r25, 0x06	; 6
    3dbc:	20 e0       	ldi	r18, 0x00	; 0
    3dbe:	36 e0       	ldi	r19, 0x06	; 6
    3dc0:	f9 01       	movw	r30, r18
    3dc2:	20 81       	ld	r18, Z
    3dc4:	2f 77       	andi	r18, 0x7F	; 127
    3dc6:	fc 01       	movw	r30, r24
    3dc8:	20 83       	st	Z, r18
		PORTA.INT0MASK |= PIN7_bm;						/* select which pins uses for interrupts 0 */
    3dca:	80 e0       	ldi	r24, 0x00	; 0
    3dcc:	96 e0       	ldi	r25, 0x06	; 6
    3dce:	20 e0       	ldi	r18, 0x00	; 0
    3dd0:	36 e0       	ldi	r19, 0x06	; 6
    3dd2:	f9 01       	movw	r30, r18
    3dd4:	22 85       	ldd	r18, Z+10	; 0x0a
    3dd6:	20 68       	ori	r18, 0x80	; 128
    3dd8:	fc 01       	movw	r30, r24
    3dda:	22 87       	std	Z+10, r18	; 0x0a
		PORTA.PIN7CTRL = device_sense | device_conf;	/* pin configuration p.138 */
    3ddc:	80 e0       	ldi	r24, 0x00	; 0
    3dde:	96 e0       	ldi	r25, 0x06	; 6
    3de0:	3c 81       	ldd	r19, Y+4	; 0x04
    3de2:	2d 81       	ldd	r18, Y+5	; 0x05
    3de4:	23 2b       	or	r18, r19
    3de6:	fc 01       	movw	r30, r24
    3de8:	27 8b       	std	Z+23, r18	; 0x17
		break;
    3dea:	00 00       	nop
	}
	
	/* set the interrupt level */
	PORTA.INTCTRL |= PORT_INT0LVL_HI_gc;	
    3dec:	80 e0       	ldi	r24, 0x00	; 0
    3dee:	96 e0       	ldi	r25, 0x06	; 6
    3df0:	20 e0       	ldi	r18, 0x00	; 0
    3df2:	36 e0       	ldi	r19, 0x06	; 6
    3df4:	f9 01       	movw	r30, r18
    3df6:	21 85       	ldd	r18, Z+9	; 0x09
    3df8:	23 60       	ori	r18, 0x03	; 3
    3dfa:	fc 01       	movw	r30, r24
    3dfc:	21 87       	std	Z+9, r18	; 0x09
}
    3dfe:	25 96       	adiw	r28, 0x05	; 5
    3e00:	cd bf       	out	0x3d, r28	; 61
    3e02:	de bf       	out	0x3e, r29	; 62
    3e04:	df 91       	pop	r29
    3e06:	cf 91       	pop	r28
    3e08:	08 95       	ret

00003e0a <_ZN9CDeviceIO11isConnectedEv>:
/**
 * \brief Determine if I/O Pin is connected
 * \return true if the the I/O pin is connected to jumper or VCC
 * \return false if the I/O pin is floating or unconnected
 */
bool CDeviceIO::isConnected(void){
    3e0a:	cf 93       	push	r28
    3e0c:	df 93       	push	r29
    3e0e:	00 d0       	rcall	.+0      	; 0x3e10 <_ZN9CDeviceIO11isConnectedEv+0x6>
    3e10:	cd b7       	in	r28, 0x3d	; 61
    3e12:	de b7       	in	r29, 0x3e	; 62
    3e14:	8a 83       	std	Y+2, r24	; 0x02
    3e16:	9b 83       	std	Y+3, r25	; 0x03
	bool retval;
	
	if((PORTA.IN & device_pin_bm))    // if connected to VCC
    3e18:	80 e0       	ldi	r24, 0x00	; 0
    3e1a:	96 e0       	ldi	r25, 0x06	; 6
    3e1c:	fc 01       	movw	r30, r24
    3e1e:	20 85       	ldd	r18, Z+8	; 0x08
    3e20:	8a 81       	ldd	r24, Y+2	; 0x02
    3e22:	9b 81       	ldd	r25, Y+3	; 0x03
    3e24:	fc 01       	movw	r30, r24
    3e26:	81 81       	ldd	r24, Z+1	; 0x01
    3e28:	92 2f       	mov	r25, r18
    3e2a:	98 23       	and	r25, r24
    3e2c:	81 e0       	ldi	r24, 0x01	; 1
    3e2e:	99 23       	and	r25, r25
    3e30:	09 f4       	brne	.+2      	; 0x3e34 <_ZN9CDeviceIO11isConnectedEv+0x2a>
    3e32:	80 e0       	ldi	r24, 0x00	; 0
    3e34:	88 23       	and	r24, r24
    3e36:	19 f0       	breq	.+6      	; 0x3e3e <_ZN9CDeviceIO11isConnectedEv+0x34>
	retval = true;
    3e38:	81 e0       	ldi	r24, 0x01	; 1
    3e3a:	89 83       	std	Y+1, r24	; 0x01
    3e3c:	01 c0       	rjmp	.+2      	; 0x3e40 <_ZN9CDeviceIO11isConnectedEv+0x36>
	else
	retval = false;
    3e3e:	19 82       	std	Y+1, r1	; 0x01
	
	return retval;
    3e40:	89 81       	ldd	r24, Y+1	; 0x01
}
    3e42:	23 96       	adiw	r28, 0x03	; 3
    3e44:	cd bf       	out	0x3d, r28	; 61
    3e46:	de bf       	out	0x3e, r29	; 62
    3e48:	df 91       	pop	r29
    3e4a:	cf 91       	pop	r28
    3e4c:	08 95       	ret

00003e4e <__vector_75>:

/**
 * \brief Interrupt Service routine for I/O Device
 */
void CDeviceIO::PinChangedISR(void){
    3e4e:	1f 92       	push	r1
    3e50:	0f 92       	push	r0
    3e52:	00 90 3f 00 	lds	r0, 0x003F	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
    3e56:	0f 92       	push	r0
    3e58:	11 24       	eor	r1, r1
    3e5a:	8f 93       	push	r24
    3e5c:	cf 93       	push	r28
    3e5e:	df 93       	push	r29
    3e60:	cd b7       	in	r28, 0x3d	; 61
    3e62:	de b7       	in	r29, 0x3e	; 62
	 pin_changed = true;
    3e64:	81 e0       	ldi	r24, 0x01	; 1
    3e66:	80 93 3f 23 	sts	0x233F, r24	; 0x80233f <pin_changed>
}
    3e6a:	df 91       	pop	r29
    3e6c:	cf 91       	pop	r28
    3e6e:	8f 91       	pop	r24
    3e70:	0f 90       	pop	r0
    3e72:	00 92 3f 00 	sts	0x003F, r0	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
    3e76:	0f 90       	pop	r0
    3e78:	1f 90       	pop	r1
    3e7a:	18 95       	reti

00003e7c <_ZN7CSerialC1Ev>:
	PORTC_DIRSET = PIN3_bm; 
	
	//RX pin as input
	PORTC_OUTCLR = PIN2_bm;
	PORTC_DIRCLR = PIN2_bm;
}
    3e7c:	cf 93       	push	r28
    3e7e:	df 93       	push	r29
    3e80:	1f 92       	push	r1
    3e82:	1f 92       	push	r1
    3e84:	cd b7       	in	r28, 0x3d	; 61
    3e86:	de b7       	in	r29, 0x3e	; 62
    3e88:	89 83       	std	Y+1, r24	; 0x01
    3e8a:	9a 83       	std	Y+2, r25	; 0x02
    3e8c:	0f 90       	pop	r0
    3e8e:	0f 90       	pop	r0
    3e90:	df 91       	pop	r29
    3e92:	cf 91       	pop	r28
    3e94:	08 95       	ret

00003e96 <_ZN7CSerialD1Ev>:
    3e96:	cf 93       	push	r28
    3e98:	df 93       	push	r29
    3e9a:	1f 92       	push	r1
    3e9c:	1f 92       	push	r1
    3e9e:	cd b7       	in	r28, 0x3d	; 61
    3ea0:	de b7       	in	r29, 0x3e	; 62
    3ea2:	89 83       	std	Y+1, r24	; 0x01
    3ea4:	9a 83       	std	Y+2, r25	; 0x02
    3ea6:	0f 90       	pop	r0
    3ea8:	0f 90       	pop	r0
    3eaa:	df 91       	pop	r29
    3eac:	cf 91       	pop	r28
    3eae:	08 95       	ret

00003eb0 <_ZN7CSerial8sendCharEc>:

/**
 * \brief Send one char to Serial Device
 * \param c	character to send        
 */
void CSerial::sendChar(char c){
    3eb0:	cf 93       	push	r28
    3eb2:	df 93       	push	r29
    3eb4:	00 d0       	rcall	.+0      	; 0x3eb6 <_ZN7CSerial8sendCharEc+0x6>
    3eb6:	cd b7       	in	r28, 0x3d	; 61
    3eb8:	de b7       	in	r29, 0x3e	; 62
    3eba:	89 83       	std	Y+1, r24	; 0x01
    3ebc:	9a 83       	std	Y+2, r25	; 0x02
    3ebe:	6b 83       	std	Y+3, r22	; 0x03
	//Wait until DATA buffer is empty
	while( !(USARTC0_STATUS & USART_DREIF_bm) ); 
    3ec0:	00 00       	nop
    3ec2:	81 ea       	ldi	r24, 0xA1	; 161
    3ec4:	98 e0       	ldi	r25, 0x08	; 8
    3ec6:	fc 01       	movw	r30, r24
    3ec8:	80 81       	ld	r24, Z
    3eca:	88 2f       	mov	r24, r24
    3ecc:	90 e0       	ldi	r25, 0x00	; 0
    3ece:	80 72       	andi	r24, 0x20	; 32
    3ed0:	99 27       	eor	r25, r25
    3ed2:	21 e0       	ldi	r18, 0x01	; 1
    3ed4:	89 2b       	or	r24, r25
    3ed6:	09 f0       	breq	.+2      	; 0x3eda <_ZN7CSerial8sendCharEc+0x2a>
    3ed8:	20 e0       	ldi	r18, 0x00	; 0
    3eda:	22 23       	and	r18, r18
    3edc:	91 f7       	brne	.-28     	; 0x3ec2 <_ZN7CSerial8sendCharEc+0x12>
	
	USARTC0_DATA = c;
    3ede:	80 ea       	ldi	r24, 0xA0	; 160
    3ee0:	98 e0       	ldi	r25, 0x08	; 8
    3ee2:	2b 81       	ldd	r18, Y+3	; 0x03
    3ee4:	fc 01       	movw	r30, r24
    3ee6:	20 83       	st	Z, r18
}
    3ee8:	23 96       	adiw	r28, 0x03	; 3
    3eea:	cd bf       	out	0x3d, r28	; 61
    3eec:	de bf       	out	0x3e, r29	; 62
    3eee:	df 91       	pop	r29
    3ef0:	cf 91       	pop	r28
    3ef2:	08 95       	ret

00003ef4 <_ZN7CSerial10sendStringEPc>:

/**
 * \brief Send string to Serial Device
 * \param text	character string to send        
 */
void CSerial::sendString(char *text){
    3ef4:	cf 93       	push	r28
    3ef6:	df 93       	push	r29
    3ef8:	00 d0       	rcall	.+0      	; 0x3efa <_ZN7CSerial10sendStringEPc+0x6>
    3efa:	1f 92       	push	r1
    3efc:	cd b7       	in	r28, 0x3d	; 61
    3efe:	de b7       	in	r29, 0x3e	; 62
    3f00:	89 83       	std	Y+1, r24	; 0x01
    3f02:	9a 83       	std	Y+2, r25	; 0x02
    3f04:	6b 83       	std	Y+3, r22	; 0x03
    3f06:	7c 83       	std	Y+4, r23	; 0x04
	while(*text)
    3f08:	0e c0       	rjmp	.+28     	; 0x3f26 <_ZN7CSerial10sendStringEPc+0x32>
		sendChar(*text++);
    3f0a:	8b 81       	ldd	r24, Y+3	; 0x03
    3f0c:	9c 81       	ldd	r25, Y+4	; 0x04
    3f0e:	9c 01       	movw	r18, r24
    3f10:	2f 5f       	subi	r18, 0xFF	; 255
    3f12:	3f 4f       	sbci	r19, 0xFF	; 255
    3f14:	2b 83       	std	Y+3, r18	; 0x03
    3f16:	3c 83       	std	Y+4, r19	; 0x04
    3f18:	fc 01       	movw	r30, r24
    3f1a:	20 81       	ld	r18, Z
    3f1c:	89 81       	ldd	r24, Y+1	; 0x01
    3f1e:	9a 81       	ldd	r25, Y+2	; 0x02
    3f20:	62 2f       	mov	r22, r18
    3f22:	0e 94 58 1f 	call	0x3eb0	; 0x3eb0 <_ZN7CSerial8sendCharEc>
/**
 * \brief Send string to Serial Device
 * \param text	character string to send        
 */
void CSerial::sendString(char *text){
	while(*text)
    3f26:	8b 81       	ldd	r24, Y+3	; 0x03
    3f28:	9c 81       	ldd	r25, Y+4	; 0x04
    3f2a:	fc 01       	movw	r30, r24
    3f2c:	80 81       	ld	r24, Z
    3f2e:	88 23       	and	r24, r24
    3f30:	61 f7       	brne	.-40     	; 0x3f0a <_ZN7CSerial10sendStringEPc+0x16>
		sendChar(*text++);
    3f32:	24 96       	adiw	r28, 0x04	; 4
    3f34:	cd bf       	out	0x3d, r28	; 61
    3f36:	de bf       	out	0x3e, r29	; 62
    3f38:	df 91       	pop	r29
    3f3a:	cf 91       	pop	r28
    3f3c:	08 95       	ret

00003f3e <lcd_blinkrate_init>:
 * display blinking is disabled.
 *
 * \param  lcd_blink_rate  Hardware display blinking frequency.
 */
static inline void lcd_blinkrate_init(enum LCD_BLINKRATE_enum lcd_blink_rate)
{
    3f3e:	cf 93       	push	r28
    3f40:	df 93       	push	r29
    3f42:	1f 92       	push	r1
    3f44:	cd b7       	in	r28, 0x3d	; 61
    3f46:	de b7       	in	r29, 0x3e	; 62
    3f48:	89 83       	std	Y+1, r24	; 0x01
	LCD.CTRLD = (uint8_t)((LCD.CTRLD & ~LCD_BLINKRATE_gm) | lcd_blink_rate);
    3f4a:	80 e0       	ldi	r24, 0x00	; 0
    3f4c:	9d e0       	ldi	r25, 0x0D	; 13
    3f4e:	20 e0       	ldi	r18, 0x00	; 0
    3f50:	3d e0       	ldi	r19, 0x0D	; 13
    3f52:	f9 01       	movw	r30, r18
    3f54:	25 81       	ldd	r18, Z+5	; 0x05
    3f56:	32 2f       	mov	r19, r18
    3f58:	3c 7f       	andi	r19, 0xFC	; 252
    3f5a:	29 81       	ldd	r18, Y+1	; 0x01
    3f5c:	23 2b       	or	r18, r19
    3f5e:	fc 01       	movw	r30, r24
    3f60:	25 83       	std	Z+5, r18	; 0x05
}
    3f62:	0f 90       	pop	r0
    3f64:	df 91       	pop	r29
    3f66:	cf 91       	pop	r28
    3f68:	08 95       	ret

00003f6a <lcd_set_contrast>:
 * Transfer function: VLCD = 3.0 V + (fcont[5:0] * 0.016 V)
 *
 * \param  fcont  -32 <= signed contrast value <= 31.
 */
static inline void lcd_set_contrast(int8_t fcont)
{
    3f6a:	cf 93       	push	r28
    3f6c:	df 93       	push	r29
    3f6e:	1f 92       	push	r1
    3f70:	cd b7       	in	r28, 0x3d	; 61
    3f72:	de b7       	in	r29, 0x3e	; 62
    3f74:	89 83       	std	Y+1, r24	; 0x01
	if (fcont > ((int8_t)(LCD_FCONT_gm >> 1))) {
    3f76:	89 81       	ldd	r24, Y+1	; 0x01
    3f78:	80 32       	cpi	r24, 0x20	; 32
    3f7a:	34 f0       	brlt	.+12     	; 0x3f88 <lcd_set_contrast+0x1e>
		LCD.CTRLF = LCD_FCONT_gm >> 1;
    3f7c:	80 e0       	ldi	r24, 0x00	; 0
    3f7e:	9d e0       	ldi	r25, 0x0D	; 13
    3f80:	2f e1       	ldi	r18, 0x1F	; 31
    3f82:	fc 01       	movw	r30, r24
    3f84:	27 83       	std	Z+7, r18	; 0x07
    3f86:	0e c0       	rjmp	.+28     	; 0x3fa4 <lcd_set_contrast+0x3a>
	} else if (fcont < ((int8_t)(((~LCD_FCONT_gm) >> 1) | 0x80))) {
    3f88:	89 81       	ldd	r24, Y+1	; 0x01
    3f8a:	80 3e       	cpi	r24, 0xE0	; 224
    3f8c:	34 f4       	brge	.+12     	; 0x3f9a <lcd_set_contrast+0x30>
		LCD.CTRLF = ((~LCD_FCONT_gm) >> 1) | 0x80;
    3f8e:	80 e0       	ldi	r24, 0x00	; 0
    3f90:	9d e0       	ldi	r25, 0x0D	; 13
    3f92:	20 ee       	ldi	r18, 0xE0	; 224
    3f94:	fc 01       	movw	r30, r24
    3f96:	27 83       	std	Z+7, r18	; 0x07
    3f98:	05 c0       	rjmp	.+10     	; 0x3fa4 <lcd_set_contrast+0x3a>
	} else {
		LCD.CTRLF = fcont;
    3f9a:	80 e0       	ldi	r24, 0x00	; 0
    3f9c:	9d e0       	ldi	r25, 0x0D	; 13
    3f9e:	29 81       	ldd	r18, Y+1	; 0x01
    3fa0:	fc 01       	movw	r30, r24
    3fa2:	27 83       	std	Z+7, r18	; 0x07
	}
}
    3fa4:	0f 90       	pop	r0
    3fa6:	df 91       	pop	r29
    3fa8:	cf 91       	pop	r28
    3faa:	08 95       	ret

00003fac <c42048a_write_alpha_packet>:
 * lcd glass.
 *
 * \param data Pointer to the data input string
 */
static inline void c42048a_write_alpha_packet(const uint8_t *data)
{
    3fac:	0f 93       	push	r16
    3fae:	cf 93       	push	r28
    3fb0:	df 93       	push	r29
    3fb2:	1f 92       	push	r1
    3fb4:	1f 92       	push	r1
    3fb6:	cd b7       	in	r28, 0x3d	; 61
    3fb8:	de b7       	in	r29, 0x3e	; 62
    3fba:	89 83       	std	Y+1, r24	; 0x01
    3fbc:	9a 83       	std	Y+2, r25	; 0x02
	lcd_write_packet(LCD_TDG_14S_4C_gc, FIRST_14SEG_4C, data, \
			WIDTH_14SEG_4C, DIR_14SEG_4C);
    3fbe:	89 81       	ldd	r24, Y+1	; 0x01
    3fc0:	9a 81       	ldd	r25, Y+2	; 0x02
    3fc2:	00 e0       	ldi	r16, 0x00	; 0
    3fc4:	27 e0       	ldi	r18, 0x07	; 7
    3fc6:	30 e0       	ldi	r19, 0x00	; 0
    3fc8:	ac 01       	movw	r20, r24
    3fca:	6c e0       	ldi	r22, 0x0C	; 12
    3fcc:	80 e8       	ldi	r24, 0x80	; 128
    3fce:	0e 94 f7 11 	call	0x23ee	; 0x23ee <lcd_write_packet>
}
    3fd2:	0f 90       	pop	r0
    3fd4:	0f 90       	pop	r0
    3fd6:	df 91       	pop	r29
    3fd8:	cf 91       	pop	r28
    3fda:	0f 91       	pop	r16
    3fdc:	08 95       	ret

00003fde <c42048a_set_contrast>:
 *  This function allows to adjust the LCD contrast of the glass.
 *
 *  \param  fcont  -32 <= signed contrast value <= 31.
 */
static inline void c42048a_set_contrast(int8_t fcont)
{
    3fde:	cf 93       	push	r28
    3fe0:	df 93       	push	r29
    3fe2:	1f 92       	push	r1
    3fe4:	cd b7       	in	r28, 0x3d	; 61
    3fe6:	de b7       	in	r29, 0x3e	; 62
    3fe8:	89 83       	std	Y+1, r24	; 0x01
	lcd_set_contrast(fcont);
    3fea:	89 81       	ldd	r24, Y+1	; 0x01
    3fec:	0e 94 b5 1f 	call	0x3f6a	; 0x3f6a <lcd_set_contrast>
}
    3ff0:	0f 90       	pop	r0
    3ff2:	df 91       	pop	r29
    3ff4:	cf 91       	pop	r28
    3ff6:	08 95       	ret

00003ff8 <c42048a_blinkrate_init>:
 *
 *  \param  lcd_blink_rate  Hardware display blinking frequency.
 */
static inline void c42048a_blinkrate_init(
		enum LCD_BLINKRATE_enum lcd_blink_rate)
{
    3ff8:	cf 93       	push	r28
    3ffa:	df 93       	push	r29
    3ffc:	1f 92       	push	r1
    3ffe:	cd b7       	in	r28, 0x3d	; 61
    4000:	de b7       	in	r29, 0x3e	; 62
    4002:	89 83       	std	Y+1, r24	; 0x01
	lcd_blinkrate_init(lcd_blink_rate);
    4004:	89 81       	ldd	r24, Y+1	; 0x01
    4006:	0e 94 9f 1f 	call	0x3f3e	; 0x3f3e <lcd_blinkrate_init>
}
    400a:	0f 90       	pop	r0
    400c:	df 91       	pop	r29
    400e:	cf 91       	pop	r28
    4010:	08 95       	ret

00004012 <c42048a_set_text>:
 */
#ifdef CONFIG_XMEGA_128B1_REVA
void c42048a_set_text(const uint8_t *data);

#else // XMEGA_B rev. higher than revA
static inline void c42048a_set_text(const uint8_t *data) {
    4012:	cf 93       	push	r28
    4014:	df 93       	push	r29
    4016:	1f 92       	push	r1
    4018:	1f 92       	push	r1
    401a:	cd b7       	in	r28, 0x3d	; 61
    401c:	de b7       	in	r29, 0x3e	; 62
    401e:	89 83       	std	Y+1, r24	; 0x01
    4020:	9a 83       	std	Y+2, r25	; 0x02
	c42048a_write_alpha_packet(data);
    4022:	89 81       	ldd	r24, Y+1	; 0x01
    4024:	9a 81       	ldd	r25, Y+2	; 0x02
    4026:	0e 94 d6 1f 	call	0x3fac	; 0x3fac <c42048a_write_alpha_packet>
}
    402a:	0f 90       	pop	r0
    402c:	0f 90       	pop	r0
    402e:	df 91       	pop	r29
    4030:	cf 91       	pop	r28
    4032:	08 95       	ret

00004034 <_ZN3CUIC1Ev>:
#include <string.h>

/**
 * \brief Default Constructor
 */
CUI::CUI(){	
    4034:	cf 93       	push	r28
    4036:	df 93       	push	r29
    4038:	1f 92       	push	r1
    403a:	1f 92       	push	r1
    403c:	cd b7       	in	r28, 0x3d	; 61
    403e:	de b7       	in	r29, 0x3e	; 62
    4040:	89 83       	std	Y+1, r24	; 0x01
    4042:	9a 83       	std	Y+2, r25	; 0x02
}
    4044:	0f 90       	pop	r0
    4046:	0f 90       	pop	r0
    4048:	df 91       	pop	r29
    404a:	cf 91       	pop	r28
    404c:	08 95       	ret

0000404e <_ZN3CUI7ui_initEP7CSerial>:

/**
 * \brief Initialize the User Interface Devices (LCD, Virtual COM, Serial)
 * \param _serial	Serial Device Object  
 */
void CUI::ui_init(CSerial* _serial){
    404e:	cf 93       	push	r28
    4050:	df 93       	push	r29
    4052:	00 d0       	rcall	.+0      	; 0x4054 <_ZN3CUI7ui_initEP7CSerial+0x6>
    4054:	1f 92       	push	r1
    4056:	cd b7       	in	r28, 0x3d	; 61
    4058:	de b7       	in	r29, 0x3e	; 62
    405a:	89 83       	std	Y+1, r24	; 0x01
    405c:	9a 83       	std	Y+2, r25	; 0x02
    405e:	6b 83       	std	Y+3, r22	; 0x03
    4060:	7c 83       	std	Y+4, r23	; 0x04
	serial = _serial;
    4062:	89 81       	ldd	r24, Y+1	; 0x01
    4064:	9a 81       	ldd	r25, Y+2	; 0x02
    4066:	2b 81       	ldd	r18, Y+3	; 0x03
    4068:	3c 81       	ldd	r19, Y+4	; 0x04
    406a:	fc 01       	movw	r30, r24
    406c:	20 83       	st	Z, r18
    406e:	31 83       	std	Z+1, r19	; 0x01
	c42048a_init();
    4070:	0e 94 97 11 	call	0x232e	; 0x232e <c42048a_init>
	c42048a_set_contrast(LCD_CONTRAST);
    4074:	8c e3       	ldi	r24, 0x3C	; 60
    4076:	0e 94 ef 1f 	call	0x3fde	; 0x3fde <c42048a_set_contrast>
	c42048a_blinkrate_init(LCD_BLINKRATE_1Hz_gc);
    407a:	82 e0       	ldi	r24, 0x02	; 2
    407c:	0e 94 fc 1f 	call	0x3ff8	; 0x3ff8 <c42048a_blinkrate_init>
}
    4080:	24 96       	adiw	r28, 0x04	; 4
    4082:	cd bf       	out	0x3d, r28	; 61
    4084:	de bf       	out	0x3e, r29	; 62
    4086:	df 91       	pop	r29
    4088:	cf 91       	pop	r28
    408a:	08 95       	ret

0000408c <_ZN3CUI8sendTextEPc>:

/**
 * \brief Send/Display string to User Interface Devices
 * \param msg	character string to send/display        
 */
void CUI::sendText(char* msg){
    408c:	cf 93       	push	r28
    408e:	df 93       	push	r29
    4090:	00 d0       	rcall	.+0      	; 0x4092 <_ZN3CUI8sendTextEPc+0x6>
    4092:	1f 92       	push	r1
    4094:	cd b7       	in	r28, 0x3d	; 61
    4096:	de b7       	in	r29, 0x3e	; 62
    4098:	89 83       	std	Y+1, r24	; 0x01
    409a:	9a 83       	std	Y+2, r25	; 0x02
    409c:	6b 83       	std	Y+3, r22	; 0x03
    409e:	7c 83       	std	Y+4, r23	; 0x04
	/* Copy msg to buffer */
	strcpy (lcd_msg, msg);
    40a0:	89 81       	ldd	r24, Y+1	; 0x01
    40a2:	9a 81       	ldd	r25, Y+2	; 0x02
    40a4:	02 96       	adiw	r24, 0x02	; 2
    40a6:	2b 81       	ldd	r18, Y+3	; 0x03
    40a8:	3c 81       	ldd	r19, Y+4	; 0x04
    40aa:	b9 01       	movw	r22, r18
    40ac:	0e 94 c2 28 	call	0x5184	; 0x5184 <strcpy>
	
	/* Send Message to LSD */
	c42048a_set_text((uint8_t*) lcd_msg);
    40b0:	89 81       	ldd	r24, Y+1	; 0x01
    40b2:	9a 81       	ldd	r25, Y+2	; 0x02
    40b4:	02 96       	adiw	r24, 0x02	; 2
    40b6:	0e 94 09 20 	call	0x4012	; 0x4012 <c42048a_set_text>
	
	/* Send Message to USB Com Port */
	if(udi_cdc_is_tx_ready()){
    40ba:	0e 94 49 09 	call	0x1292	; 0x1292 <udi_cdc_is_tx_ready>
    40be:	88 23       	and	r24, r24
    40c0:	a1 f0       	breq	.+40     	; 0x40ea <_ZN3CUI8sendTextEPc+0x5e>
		while(*msg)
    40c2:	0d c0       	rjmp	.+26     	; 0x40de <_ZN3CUI8sendTextEPc+0x52>
			udi_cdc_putc(*msg++);
    40c4:	8b 81       	ldd	r24, Y+3	; 0x03
    40c6:	9c 81       	ldd	r25, Y+4	; 0x04
    40c8:	9c 01       	movw	r18, r24
    40ca:	2f 5f       	subi	r18, 0xFF	; 255
    40cc:	3f 4f       	sbci	r19, 0xFF	; 255
    40ce:	2b 83       	std	Y+3, r18	; 0x03
    40d0:	3c 83       	std	Y+4, r19	; 0x04
    40d2:	fc 01       	movw	r30, r24
    40d4:	80 81       	ld	r24, Z
    40d6:	88 2f       	mov	r24, r24
    40d8:	90 e0       	ldi	r25, 0x00	; 0
    40da:	0e 94 e4 09 	call	0x13c8	; 0x13c8 <udi_cdc_putc>
	/* Send Message to LSD */
	c42048a_set_text((uint8_t*) lcd_msg);
	
	/* Send Message to USB Com Port */
	if(udi_cdc_is_tx_ready()){
		while(*msg)
    40de:	8b 81       	ldd	r24, Y+3	; 0x03
    40e0:	9c 81       	ldd	r25, Y+4	; 0x04
    40e2:	fc 01       	movw	r30, r24
    40e4:	80 81       	ld	r24, Z
    40e6:	88 23       	and	r24, r24
    40e8:	69 f7       	brne	.-38     	; 0x40c4 <_ZN3CUI8sendTextEPc+0x38>
			udi_cdc_putc(*msg++);
	}
	
	/* Send Message to Serial Device */
	serial->sendString(lcd_msg);
    40ea:	89 81       	ldd	r24, Y+1	; 0x01
    40ec:	9a 81       	ldd	r25, Y+2	; 0x02
    40ee:	9c 01       	movw	r18, r24
    40f0:	2e 5f       	subi	r18, 0xFE	; 254
    40f2:	3f 4f       	sbci	r19, 0xFF	; 255
    40f4:	89 81       	ldd	r24, Y+1	; 0x01
    40f6:	9a 81       	ldd	r25, Y+2	; 0x02
    40f8:	fc 01       	movw	r30, r24
    40fa:	80 81       	ld	r24, Z
    40fc:	91 81       	ldd	r25, Z+1	; 0x01
    40fe:	b9 01       	movw	r22, r18
    4100:	0e 94 7a 1f 	call	0x3ef4	; 0x3ef4 <_ZN7CSerial10sendStringEPc>
}
    4104:	24 96       	adiw	r28, 0x04	; 4
    4106:	cd bf       	out	0x3d, r28	; 61
    4108:	de bf       	out	0x3e, r29	; 62
    410a:	df 91       	pop	r29
    410c:	cf 91       	pop	r28
    410e:	08 95       	ret

00004110 <_ZN3CUI7clearUIEv>:

/**
 * \brief Clear Screen of User Interface Device     
 */
void CUI::clearUI(void){
    4110:	cf 93       	push	r28
    4112:	df 93       	push	r29
    4114:	cd b7       	in	r28, 0x3d	; 61
    4116:	de b7       	in	r29, 0x3e	; 62
    4118:	2a 97       	sbiw	r28, 0x0a	; 10
    411a:	cd bf       	out	0x3d, r28	; 61
    411c:	de bf       	out	0x3e, r29	; 62
    411e:	89 87       	std	Y+9, r24	; 0x09
    4120:	9a 87       	std	Y+10, r25	; 0x0a
	/* Clear User Interface */
	uint8_t msg[] = "       ";
    4122:	28 e0       	ldi	r18, 0x08	; 8
    4124:	ec eb       	ldi	r30, 0xBC	; 188
    4126:	f0 e2       	ldi	r31, 0x20	; 32
    4128:	ce 01       	movw	r24, r28
    412a:	01 96       	adiw	r24, 0x01	; 1
    412c:	dc 01       	movw	r26, r24
    412e:	01 90       	ld	r0, Z+
    4130:	0d 92       	st	X+, r0
    4132:	2a 95       	dec	r18
    4134:	e1 f7       	brne	.-8      	; 0x412e <_ZN3CUI7clearUIEv+0x1e>
	c42048a_set_text(msg);
    4136:	ce 01       	movw	r24, r28
    4138:	01 96       	adiw	r24, 0x01	; 1
    413a:	0e 94 09 20 	call	0x4012	; 0x4012 <c42048a_set_text>
}
    413e:	2a 96       	adiw	r28, 0x0a	; 10
    4140:	cd bf       	out	0x3d, r28	; 61
    4142:	de bf       	out	0x3e, r29	; 62
    4144:	df 91       	pop	r29
    4146:	cf 91       	pop	r28
    4148:	08 95       	ret

0000414a <_ZN4CLedC1Ev>:
extern CLed led1;

/**
 * \brief Default Constructor
 */
CLed::CLed(void){
    414a:	cf 93       	push	r28
    414c:	df 93       	push	r29
    414e:	1f 92       	push	r1
    4150:	1f 92       	push	r1
    4152:	cd b7       	in	r28, 0x3d	; 61
    4154:	de b7       	in	r29, 0x3e	; 62
    4156:	89 83       	std	Y+1, r24	; 0x01
    4158:	9a 83       	std	Y+2, r25	; 0x02
	freq_hz      = 0;
    415a:	89 81       	ldd	r24, Y+1	; 0x01
    415c:	9a 81       	ldd	r25, Y+2	; 0x02
    415e:	fc 01       	movw	r30, r24
    4160:	11 82       	std	Z+1, r1	; 0x01
	dc           = 0;
    4162:	89 81       	ldd	r24, Y+1	; 0x01
    4164:	9a 81       	ldd	r25, Y+2	; 0x02
    4166:	fc 01       	movw	r30, r24
    4168:	12 82       	std	Z+2, r1	; 0x02
}
    416a:	0f 90       	pop	r0
    416c:	0f 90       	pop	r0
    416e:	df 91       	pop	r29
    4170:	cf 91       	pop	r28
    4172:	08 95       	ret

00004174 <_ZN4CLed8led_initEP11PORT_structhh>:
 * \brief Initialize the LED Device
 * \param _device_port	LED Port address          
 * \param _device_pinbm  LED Pin bit mask
 * \param _device_timer  Timer associated with LED Device 
 */
void CLed::led_init(PORT_t* _device_port, uint8_t _device_pinbm, uint8_t _device_timer){
    4174:	cf 93       	push	r28
    4176:	df 93       	push	r29
    4178:	00 d0       	rcall	.+0      	; 0x417a <_ZN4CLed8led_initEP11PORT_structhh+0x6>
    417a:	00 d0       	rcall	.+0      	; 0x417c <_ZN4CLed8led_initEP11PORT_structhh+0x8>
    417c:	cd b7       	in	r28, 0x3d	; 61
    417e:	de b7       	in	r29, 0x3e	; 62
    4180:	89 83       	std	Y+1, r24	; 0x01
    4182:	9a 83       	std	Y+2, r25	; 0x02
    4184:	6b 83       	std	Y+3, r22	; 0x03
    4186:	7c 83       	std	Y+4, r23	; 0x04
    4188:	4d 83       	std	Y+5, r20	; 0x05
    418a:	2e 83       	std	Y+6, r18	; 0x06
	device_port  = _device_port;
    418c:	89 81       	ldd	r24, Y+1	; 0x01
    418e:	9a 81       	ldd	r25, Y+2	; 0x02
    4190:	2b 81       	ldd	r18, Y+3	; 0x03
    4192:	3c 81       	ldd	r19, Y+4	; 0x04
    4194:	fc 01       	movw	r30, r24
    4196:	23 83       	std	Z+3, r18	; 0x03
    4198:	34 83       	std	Z+4, r19	; 0x04
	device_pinbm = _device_pinbm;
    419a:	89 81       	ldd	r24, Y+1	; 0x01
    419c:	9a 81       	ldd	r25, Y+2	; 0x02
    419e:	2d 81       	ldd	r18, Y+5	; 0x05
    41a0:	fc 01       	movw	r30, r24
    41a2:	25 83       	std	Z+5, r18	; 0x05
	device_timer = _device_timer;
    41a4:	89 81       	ldd	r24, Y+1	; 0x01
    41a6:	9a 81       	ldd	r25, Y+2	; 0x02
    41a8:	2e 81       	ldd	r18, Y+6	; 0x06
    41aa:	fc 01       	movw	r30, r24
    41ac:	26 83       	std	Z+6, r18	; 0x06
	
	// Timer Clock was disabled initially in sysclk_init()
	// Must re-activate the Timer clock before configuring its registers 
	if(device_timer == 0)
    41ae:	89 81       	ldd	r24, Y+1	; 0x01
    41b0:	9a 81       	ldd	r25, Y+2	; 0x02
    41b2:	fc 01       	movw	r30, r24
    41b4:	86 81       	ldd	r24, Z+6	; 0x06
    41b6:	88 23       	and	r24, r24
    41b8:	51 f4       	brne	.+20     	; 0x41ce <_ZN4CLed8led_initEP11PORT_structhh+0x5a>
		PR.PRPC &= ~PR_TC0_bm; // Clear Timer 0 bit in Power Reduction PortC Register
    41ba:	80 e7       	ldi	r24, 0x70	; 112
    41bc:	90 e0       	ldi	r25, 0x00	; 0
    41be:	20 e7       	ldi	r18, 0x70	; 112
    41c0:	30 e0       	ldi	r19, 0x00	; 0
    41c2:	f9 01       	movw	r30, r18
    41c4:	23 81       	ldd	r18, Z+3	; 0x03
    41c6:	2e 7f       	andi	r18, 0xFE	; 254
    41c8:	fc 01       	movw	r30, r24
    41ca:	23 83       	std	Z+3, r18	; 0x03
    41cc:	09 c0       	rjmp	.+18     	; 0x41e0 <_ZN4CLed8led_initEP11PORT_structhh+0x6c>
	else
		PR.PRPC &= ~PR_TC1_bm; // Clear Timer 1 bit in Power Reduction PortC Register
    41ce:	80 e7       	ldi	r24, 0x70	; 112
    41d0:	90 e0       	ldi	r25, 0x00	; 0
    41d2:	20 e7       	ldi	r18, 0x70	; 112
    41d4:	30 e0       	ldi	r19, 0x00	; 0
    41d6:	f9 01       	movw	r30, r18
    41d8:	23 81       	ldd	r18, Z+3	; 0x03
    41da:	2d 7f       	andi	r18, 0xFD	; 253
    41dc:	fc 01       	movw	r30, r24
    41de:	23 83       	std	Z+3, r18	; 0x03
		
	/* Configure Led Pin for Output */
	device_port->DIR |= device_pinbm;
    41e0:	89 81       	ldd	r24, Y+1	; 0x01
    41e2:	9a 81       	ldd	r25, Y+2	; 0x02
    41e4:	fc 01       	movw	r30, r24
    41e6:	83 81       	ldd	r24, Z+3	; 0x03
    41e8:	94 81       	ldd	r25, Z+4	; 0x04
    41ea:	29 81       	ldd	r18, Y+1	; 0x01
    41ec:	3a 81       	ldd	r19, Y+2	; 0x02
    41ee:	f9 01       	movw	r30, r18
    41f0:	23 81       	ldd	r18, Z+3	; 0x03
    41f2:	34 81       	ldd	r19, Z+4	; 0x04
    41f4:	f9 01       	movw	r30, r18
    41f6:	40 81       	ld	r20, Z
    41f8:	29 81       	ldd	r18, Y+1	; 0x01
    41fa:	3a 81       	ldd	r19, Y+2	; 0x02
    41fc:	f9 01       	movw	r30, r18
    41fe:	25 81       	ldd	r18, Z+5	; 0x05
    4200:	24 2b       	or	r18, r20
    4202:	fc 01       	movw	r30, r24
    4204:	20 83       	st	Z, r18
	
	/* Turn off Led Pin */
	led_Off();
    4206:	89 81       	ldd	r24, Y+1	; 0x01
    4208:	9a 81       	ldd	r25, Y+2	; 0x02
    420a:	0e 94 93 21 	call	0x4326	; 0x4326 <_ZN4CLed7led_OffEv>
}
    420e:	26 96       	adiw	r28, 0x06	; 6
    4210:	cd bf       	out	0x3d, r28	; 61
    4212:	de bf       	out	0x3e, r29	; 62
    4214:	df 91       	pop	r29
    4216:	cf 91       	pop	r28
    4218:	08 95       	ret

0000421a <_ZN4CLed5blinkEhh>:
/**
 * \brief Set the Frequency and Duty Cycle of the LED
 * \param _freq_hz	blinking frequency 1 - 100 Hz          
 * \param _dc blinking duty-cycle 1 - 100 %
 */
void CLed::blink(uint8_t _freq_hz, uint8_t _dc){
    421a:	cf 93       	push	r28
    421c:	df 93       	push	r29
    421e:	00 d0       	rcall	.+0      	; 0x4220 <_ZN4CLed5blinkEhh+0x6>
    4220:	1f 92       	push	r1
    4222:	cd b7       	in	r28, 0x3d	; 61
    4224:	de b7       	in	r29, 0x3e	; 62
    4226:	89 83       	std	Y+1, r24	; 0x01
    4228:	9a 83       	std	Y+2, r25	; 0x02
    422a:	6b 83       	std	Y+3, r22	; 0x03
    422c:	4c 83       	std	Y+4, r20	; 0x04
	/* Disable Timer interrupt */
	disableInterrupts();
    422e:	89 81       	ldd	r24, Y+1	; 0x01
    4230:	9a 81       	ldd	r25, Y+2	; 0x02
    4232:	0e 94 49 21 	call	0x4292	; 0x4292 <_ZN4CLed17disableInterruptsEv>
	
	if(_dc > 0 && _dc <= 100 && _freq_hz > 0 && _freq_hz <= 100){
    4236:	8c 81       	ldd	r24, Y+4	; 0x04
    4238:	88 23       	and	r24, r24
    423a:	e9 f0       	breq	.+58     	; 0x4276 <_ZN4CLed5blinkEhh+0x5c>
    423c:	8c 81       	ldd	r24, Y+4	; 0x04
    423e:	85 36       	cpi	r24, 0x65	; 101
    4240:	d0 f4       	brcc	.+52     	; 0x4276 <_ZN4CLed5blinkEhh+0x5c>
    4242:	8b 81       	ldd	r24, Y+3	; 0x03
    4244:	88 23       	and	r24, r24
    4246:	b9 f0       	breq	.+46     	; 0x4276 <_ZN4CLed5blinkEhh+0x5c>
    4248:	8b 81       	ldd	r24, Y+3	; 0x03
    424a:	85 36       	cpi	r24, 0x65	; 101
    424c:	a0 f4       	brcc	.+40     	; 0x4276 <_ZN4CLed5blinkEhh+0x5c>
		dc      = _dc;
    424e:	89 81       	ldd	r24, Y+1	; 0x01
    4250:	9a 81       	ldd	r25, Y+2	; 0x02
    4252:	2c 81       	ldd	r18, Y+4	; 0x04
    4254:	fc 01       	movw	r30, r24
    4256:	22 83       	std	Z+2, r18	; 0x02
		freq_hz = _freq_hz;
    4258:	89 81       	ldd	r24, Y+1	; 0x01
    425a:	9a 81       	ldd	r25, Y+2	; 0x02
    425c:	2b 81       	ldd	r18, Y+3	; 0x03
    425e:	fc 01       	movw	r30, r24
    4260:	21 83       	std	Z+1, r18	; 0x01
		initTimer(device_timer);
    4262:	89 81       	ldd	r24, Y+1	; 0x01
    4264:	9a 81       	ldd	r25, Y+2	; 0x02
    4266:	fc 01       	movw	r30, r24
    4268:	26 81       	ldd	r18, Z+6	; 0x06
    426a:	89 81       	ldd	r24, Y+1	; 0x01
    426c:	9a 81       	ldd	r25, Y+2	; 0x02
    426e:	62 2f       	mov	r22, r18
    4270:	0e 94 0b 23 	call	0x4616	; 0x4616 <_ZN4CLed9initTimerEh>
    4274:	08 c0       	rjmp	.+16     	; 0x4286 <_ZN4CLed5blinkEhh+0x6c>
	}
	else{
		dc      = 0;
    4276:	89 81       	ldd	r24, Y+1	; 0x01
    4278:	9a 81       	ldd	r25, Y+2	; 0x02
    427a:	fc 01       	movw	r30, r24
    427c:	12 82       	std	Z+2, r1	; 0x02
		freq_hz = 0;
    427e:	89 81       	ldd	r24, Y+1	; 0x01
    4280:	9a 81       	ldd	r25, Y+2	; 0x02
    4282:	fc 01       	movw	r30, r24
    4284:	11 82       	std	Z+1, r1	; 0x01
	}
}
    4286:	24 96       	adiw	r28, 0x04	; 4
    4288:	cd bf       	out	0x3d, r28	; 61
    428a:	de bf       	out	0x3e, r29	; 62
    428c:	df 91       	pop	r29
    428e:	cf 91       	pop	r28
    4290:	08 95       	ret

00004292 <_ZN4CLed17disableInterruptsEv>:

/**
 * \brief Disable the LED Interrupts
 */
void CLed::disableInterrupts(void){
    4292:	cf 93       	push	r28
    4294:	df 93       	push	r29
    4296:	1f 92       	push	r1
    4298:	1f 92       	push	r1
    429a:	cd b7       	in	r28, 0x3d	; 61
    429c:	de b7       	in	r29, 0x3e	; 62
    429e:	89 83       	std	Y+1, r24	; 0x01
    42a0:	9a 83       	std	Y+2, r25	; 0x02
	/* Make sure LED is off */
	led_Off();
    42a2:	89 81       	ldd	r24, Y+1	; 0x01
    42a4:	9a 81       	ldd	r25, Y+2	; 0x02
    42a6:	0e 94 93 21 	call	0x4326	; 0x4326 <_ZN4CLed7led_OffEv>
	
	/* Disable Timer interrupt */
	if(timer_type == 0){
    42aa:	89 81       	ldd	r24, Y+1	; 0x01
    42ac:	9a 81       	ldd	r25, Y+2	; 0x02
    42ae:	fc 01       	movw	r30, r24
    42b0:	80 81       	ld	r24, Z
    42b2:	88 23       	and	r24, r24
    42b4:	49 f4       	brne	.+18     	; 0x42c8 <_ZN4CLed17disableInterruptsEv+0x36>
		TCC0.INTCTRLA = TC_OVFINTLVL_OFF_gc;
    42b6:	80 e0       	ldi	r24, 0x00	; 0
    42b8:	98 e0       	ldi	r25, 0x08	; 8
    42ba:	fc 01       	movw	r30, r24
    42bc:	16 82       	std	Z+6, r1	; 0x06
		TCC0.INTCTRLB = TC_OVFINTLVL_OFF_gc;
    42be:	80 e0       	ldi	r24, 0x00	; 0
    42c0:	98 e0       	ldi	r25, 0x08	; 8
    42c2:	fc 01       	movw	r30, r24
    42c4:	17 82       	std	Z+7, r1	; 0x07
    42c6:	08 c0       	rjmp	.+16     	; 0x42d8 <_ZN4CLed17disableInterruptsEv+0x46>
	}
	else{
		TCC1.INTCTRLA = TC_OVFINTLVL_OFF_gc;
    42c8:	80 e4       	ldi	r24, 0x40	; 64
    42ca:	98 e0       	ldi	r25, 0x08	; 8
    42cc:	fc 01       	movw	r30, r24
    42ce:	16 82       	std	Z+6, r1	; 0x06
		TCC1.INTCTRLB = TC_OVFINTLVL_OFF_gc;
    42d0:	80 e4       	ldi	r24, 0x40	; 64
    42d2:	98 e0       	ldi	r25, 0x08	; 8
    42d4:	fc 01       	movw	r30, r24
    42d6:	17 82       	std	Z+7, r1	; 0x07
	}
}
    42d8:	0f 90       	pop	r0
    42da:	0f 90       	pop	r0
    42dc:	df 91       	pop	r29
    42de:	cf 91       	pop	r28
    42e0:	08 95       	ret

000042e2 <_ZN4CLed6led_OnEv>:

/**
 * \brief Turns on the LED
 */
void CLed::led_On(void){
    42e2:	cf 93       	push	r28
    42e4:	df 93       	push	r29
    42e6:	1f 92       	push	r1
    42e8:	1f 92       	push	r1
    42ea:	cd b7       	in	r28, 0x3d	; 61
    42ec:	de b7       	in	r29, 0x3e	; 62
    42ee:	89 83       	std	Y+1, r24	; 0x01
    42f0:	9a 83       	std	Y+2, r25	; 0x02
	/* Turn On Led Pin */
	device_port->OUT &=  ~device_pinbm; // Pin goes low
    42f2:	89 81       	ldd	r24, Y+1	; 0x01
    42f4:	9a 81       	ldd	r25, Y+2	; 0x02
    42f6:	fc 01       	movw	r30, r24
    42f8:	83 81       	ldd	r24, Z+3	; 0x03
    42fa:	94 81       	ldd	r25, Z+4	; 0x04
    42fc:	29 81       	ldd	r18, Y+1	; 0x01
    42fe:	3a 81       	ldd	r19, Y+2	; 0x02
    4300:	f9 01       	movw	r30, r18
    4302:	23 81       	ldd	r18, Z+3	; 0x03
    4304:	34 81       	ldd	r19, Z+4	; 0x04
    4306:	f9 01       	movw	r30, r18
    4308:	24 81       	ldd	r18, Z+4	; 0x04
    430a:	42 2f       	mov	r20, r18
    430c:	29 81       	ldd	r18, Y+1	; 0x01
    430e:	3a 81       	ldd	r19, Y+2	; 0x02
    4310:	f9 01       	movw	r30, r18
    4312:	25 81       	ldd	r18, Z+5	; 0x05
    4314:	20 95       	com	r18
    4316:	24 23       	and	r18, r20
    4318:	fc 01       	movw	r30, r24
    431a:	24 83       	std	Z+4, r18	; 0x04
}
    431c:	0f 90       	pop	r0
    431e:	0f 90       	pop	r0
    4320:	df 91       	pop	r29
    4322:	cf 91       	pop	r28
    4324:	08 95       	ret

00004326 <_ZN4CLed7led_OffEv>:

/**
 * \brief Turns off the LED
 */
void CLed::led_Off(void){
    4326:	cf 93       	push	r28
    4328:	df 93       	push	r29
    432a:	1f 92       	push	r1
    432c:	1f 92       	push	r1
    432e:	cd b7       	in	r28, 0x3d	; 61
    4330:	de b7       	in	r29, 0x3e	; 62
    4332:	89 83       	std	Y+1, r24	; 0x01
    4334:	9a 83       	std	Y+2, r25	; 0x02
	/* Turn Off Led Pin */
	device_port->OUT |=  device_pinbm; // Pin goes high
    4336:	89 81       	ldd	r24, Y+1	; 0x01
    4338:	9a 81       	ldd	r25, Y+2	; 0x02
    433a:	fc 01       	movw	r30, r24
    433c:	83 81       	ldd	r24, Z+3	; 0x03
    433e:	94 81       	ldd	r25, Z+4	; 0x04
    4340:	29 81       	ldd	r18, Y+1	; 0x01
    4342:	3a 81       	ldd	r19, Y+2	; 0x02
    4344:	f9 01       	movw	r30, r18
    4346:	23 81       	ldd	r18, Z+3	; 0x03
    4348:	34 81       	ldd	r19, Z+4	; 0x04
    434a:	f9 01       	movw	r30, r18
    434c:	44 81       	ldd	r20, Z+4	; 0x04
    434e:	29 81       	ldd	r18, Y+1	; 0x01
    4350:	3a 81       	ldd	r19, Y+2	; 0x02
    4352:	f9 01       	movw	r30, r18
    4354:	25 81       	ldd	r18, Z+5	; 0x05
    4356:	24 2b       	or	r18, r20
    4358:	fc 01       	movw	r30, r24
    435a:	24 83       	std	Z+4, r18	; 0x04
}
    435c:	0f 90       	pop	r0
    435e:	0f 90       	pop	r0
    4360:	df 91       	pop	r29
    4362:	cf 91       	pop	r28
    4364:	08 95       	ret

00004366 <__vector_16>:

/**
 * \brief Interrupt Service Routine on Compare Match to turn off LED using Timer 0
 */
void CLed::Timer0CompareISR(void){
    4366:	1f 92       	push	r1
    4368:	0f 92       	push	r0
    436a:	00 90 3f 00 	lds	r0, 0x003F	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
    436e:	0f 92       	push	r0
    4370:	11 24       	eor	r1, r1
    4372:	00 90 3b 00 	lds	r0, 0x003B	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
    4376:	0f 92       	push	r0
    4378:	2f 93       	push	r18
    437a:	3f 93       	push	r19
    437c:	4f 93       	push	r20
    437e:	5f 93       	push	r21
    4380:	6f 93       	push	r22
    4382:	7f 93       	push	r23
    4384:	8f 93       	push	r24
    4386:	9f 93       	push	r25
    4388:	af 93       	push	r26
    438a:	bf 93       	push	r27
    438c:	ef 93       	push	r30
    438e:	ff 93       	push	r31
    4390:	cf 93       	push	r28
    4392:	df 93       	push	r29
    4394:	cd b7       	in	r28, 0x3d	; 61
    4396:	de b7       	in	r29, 0x3e	; 62
	led0.led_Off();
    4398:	81 e4       	ldi	r24, 0x41	; 65
    439a:	93 e2       	ldi	r25, 0x23	; 35
    439c:	0e 94 93 21 	call	0x4326	; 0x4326 <_ZN4CLed7led_OffEv>
}
    43a0:	df 91       	pop	r29
    43a2:	cf 91       	pop	r28
    43a4:	ff 91       	pop	r31
    43a6:	ef 91       	pop	r30
    43a8:	bf 91       	pop	r27
    43aa:	af 91       	pop	r26
    43ac:	9f 91       	pop	r25
    43ae:	8f 91       	pop	r24
    43b0:	7f 91       	pop	r23
    43b2:	6f 91       	pop	r22
    43b4:	5f 91       	pop	r21
    43b6:	4f 91       	pop	r20
    43b8:	3f 91       	pop	r19
    43ba:	2f 91       	pop	r18
    43bc:	0f 90       	pop	r0
    43be:	00 92 3b 00 	sts	0x003B, r0	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
    43c2:	0f 90       	pop	r0
    43c4:	00 92 3f 00 	sts	0x003F, r0	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
    43c8:	0f 90       	pop	r0
    43ca:	1f 90       	pop	r1
    43cc:	18 95       	reti

000043ce <__vector_14>:

/**
 * \brief Interrupt Service Routine on overflow to turn on LED using Timer 0
 */
void CLed::Timer0OvfISR(void){
    43ce:	1f 92       	push	r1
    43d0:	0f 92       	push	r0
    43d2:	00 90 3f 00 	lds	r0, 0x003F	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
    43d6:	0f 92       	push	r0
    43d8:	11 24       	eor	r1, r1
    43da:	00 90 3b 00 	lds	r0, 0x003B	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
    43de:	0f 92       	push	r0
    43e0:	2f 93       	push	r18
    43e2:	3f 93       	push	r19
    43e4:	4f 93       	push	r20
    43e6:	5f 93       	push	r21
    43e8:	6f 93       	push	r22
    43ea:	7f 93       	push	r23
    43ec:	8f 93       	push	r24
    43ee:	9f 93       	push	r25
    43f0:	af 93       	push	r26
    43f2:	bf 93       	push	r27
    43f4:	ef 93       	push	r30
    43f6:	ff 93       	push	r31
    43f8:	cf 93       	push	r28
    43fa:	df 93       	push	r29
    43fc:	cd b7       	in	r28, 0x3d	; 61
    43fe:	de b7       	in	r29, 0x3e	; 62
	led0.led_On();
    4400:	81 e4       	ldi	r24, 0x41	; 65
    4402:	93 e2       	ldi	r25, 0x23	; 35
    4404:	0e 94 71 21 	call	0x42e2	; 0x42e2 <_ZN4CLed6led_OnEv>
}
    4408:	df 91       	pop	r29
    440a:	cf 91       	pop	r28
    440c:	ff 91       	pop	r31
    440e:	ef 91       	pop	r30
    4410:	bf 91       	pop	r27
    4412:	af 91       	pop	r26
    4414:	9f 91       	pop	r25
    4416:	8f 91       	pop	r24
    4418:	7f 91       	pop	r23
    441a:	6f 91       	pop	r22
    441c:	5f 91       	pop	r21
    441e:	4f 91       	pop	r20
    4420:	3f 91       	pop	r19
    4422:	2f 91       	pop	r18
    4424:	0f 90       	pop	r0
    4426:	00 92 3b 00 	sts	0x003B, r0	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
    442a:	0f 90       	pop	r0
    442c:	00 92 3f 00 	sts	0x003F, r0	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
    4430:	0f 90       	pop	r0
    4432:	1f 90       	pop	r1
    4434:	18 95       	reti

00004436 <__vector_22>:

/**
 * \brief Interrupt Service Routine on Compare Match to turn off LED using Timer 1
 */
void CLed::Timer1CompareISR(void){
    4436:	1f 92       	push	r1
    4438:	0f 92       	push	r0
    443a:	00 90 3f 00 	lds	r0, 0x003F	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
    443e:	0f 92       	push	r0
    4440:	11 24       	eor	r1, r1
    4442:	00 90 3b 00 	lds	r0, 0x003B	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
    4446:	0f 92       	push	r0
    4448:	2f 93       	push	r18
    444a:	3f 93       	push	r19
    444c:	4f 93       	push	r20
    444e:	5f 93       	push	r21
    4450:	6f 93       	push	r22
    4452:	7f 93       	push	r23
    4454:	8f 93       	push	r24
    4456:	9f 93       	push	r25
    4458:	af 93       	push	r26
    445a:	bf 93       	push	r27
    445c:	ef 93       	push	r30
    445e:	ff 93       	push	r31
    4460:	cf 93       	push	r28
    4462:	df 93       	push	r29
    4464:	cd b7       	in	r28, 0x3d	; 61
    4466:	de b7       	in	r29, 0x3e	; 62
	led1.led_Off();
    4468:	88 e4       	ldi	r24, 0x48	; 72
    446a:	93 e2       	ldi	r25, 0x23	; 35
    446c:	0e 94 93 21 	call	0x4326	; 0x4326 <_ZN4CLed7led_OffEv>
}
    4470:	df 91       	pop	r29
    4472:	cf 91       	pop	r28
    4474:	ff 91       	pop	r31
    4476:	ef 91       	pop	r30
    4478:	bf 91       	pop	r27
    447a:	af 91       	pop	r26
    447c:	9f 91       	pop	r25
    447e:	8f 91       	pop	r24
    4480:	7f 91       	pop	r23
    4482:	6f 91       	pop	r22
    4484:	5f 91       	pop	r21
    4486:	4f 91       	pop	r20
    4488:	3f 91       	pop	r19
    448a:	2f 91       	pop	r18
    448c:	0f 90       	pop	r0
    448e:	00 92 3b 00 	sts	0x003B, r0	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
    4492:	0f 90       	pop	r0
    4494:	00 92 3f 00 	sts	0x003F, r0	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
    4498:	0f 90       	pop	r0
    449a:	1f 90       	pop	r1
    449c:	18 95       	reti

0000449e <__vector_20>:

/**
 * \brief Interrupt Service Routine on overflow to turn on LED using Timer 0
 */
void CLed::Timer1OvfISR(void){
    449e:	1f 92       	push	r1
    44a0:	0f 92       	push	r0
    44a2:	00 90 3f 00 	lds	r0, 0x003F	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
    44a6:	0f 92       	push	r0
    44a8:	11 24       	eor	r1, r1
    44aa:	00 90 3b 00 	lds	r0, 0x003B	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
    44ae:	0f 92       	push	r0
    44b0:	2f 93       	push	r18
    44b2:	3f 93       	push	r19
    44b4:	4f 93       	push	r20
    44b6:	5f 93       	push	r21
    44b8:	6f 93       	push	r22
    44ba:	7f 93       	push	r23
    44bc:	8f 93       	push	r24
    44be:	9f 93       	push	r25
    44c0:	af 93       	push	r26
    44c2:	bf 93       	push	r27
    44c4:	ef 93       	push	r30
    44c6:	ff 93       	push	r31
    44c8:	cf 93       	push	r28
    44ca:	df 93       	push	r29
    44cc:	cd b7       	in	r28, 0x3d	; 61
    44ce:	de b7       	in	r29, 0x3e	; 62
	led1.led_On();
    44d0:	88 e4       	ldi	r24, 0x48	; 72
    44d2:	93 e2       	ldi	r25, 0x23	; 35
    44d4:	0e 94 71 21 	call	0x42e2	; 0x42e2 <_ZN4CLed6led_OnEv>
}
    44d8:	df 91       	pop	r29
    44da:	cf 91       	pop	r28
    44dc:	ff 91       	pop	r31
    44de:	ef 91       	pop	r30
    44e0:	bf 91       	pop	r27
    44e2:	af 91       	pop	r26
    44e4:	9f 91       	pop	r25
    44e6:	8f 91       	pop	r24
    44e8:	7f 91       	pop	r23
    44ea:	6f 91       	pop	r22
    44ec:	5f 91       	pop	r21
    44ee:	4f 91       	pop	r20
    44f0:	3f 91       	pop	r19
    44f2:	2f 91       	pop	r18
    44f4:	0f 90       	pop	r0
    44f6:	00 92 3b 00 	sts	0x003B, r0	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
    44fa:	0f 90       	pop	r0
    44fc:	00 92 3f 00 	sts	0x003F, r0	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
    4500:	0f 90       	pop	r0
    4502:	1f 90       	pop	r1
    4504:	18 95       	reti

00004506 <_ZN4CLed11calcDividerERj>:
/**
 * \brief Calculates the clock divider to set the Timer Period
 * \param dividor	Clock Divider          
 * \return Clock Selection
 */
TC_CLKSEL_t CLed::calcDivider(uint16_t& dividor){
    4506:	cf 93       	push	r28
    4508:	df 93       	push	r29
    450a:	cd b7       	in	r28, 0x3d	; 61
    450c:	de b7       	in	r29, 0x3e	; 62
    450e:	2e 97       	sbiw	r28, 0x0e	; 14
    4510:	cd bf       	out	0x3d, r28	; 61
    4512:	de bf       	out	0x3e, r29	; 62
    4514:	8b 83       	std	Y+3, r24	; 0x03
    4516:	9c 83       	std	Y+4, r25	; 0x04
    4518:	6d 83       	std	Y+5, r22	; 0x05
    451a:	7e 83       	std	Y+6, r23	; 0x06
	uint16_t smallest_div = CPU_HZ / freq_hz / 0xFFFF;
    451c:	8b 81       	ldd	r24, Y+3	; 0x03
    451e:	9c 81       	ldd	r25, Y+4	; 0x04
    4520:	fc 01       	movw	r30, r24
    4522:	81 81       	ldd	r24, Z+1	; 0x01
    4524:	28 2f       	mov	r18, r24
    4526:	30 e0       	ldi	r19, 0x00	; 0
    4528:	40 e0       	ldi	r20, 0x00	; 0
    452a:	50 e0       	ldi	r21, 0x00	; 0
    452c:	80 e0       	ldi	r24, 0x00	; 0
    452e:	96 e3       	ldi	r25, 0x36	; 54
    4530:	ae e6       	ldi	r26, 0x6E	; 110
    4532:	b1 e0       	ldi	r27, 0x01	; 1
    4534:	bc 01       	movw	r22, r24
    4536:	cd 01       	movw	r24, r26
    4538:	0e 94 61 28 	call	0x50c2	; 0x50c2 <__divmodsi4>
    453c:	da 01       	movw	r26, r20
    453e:	c9 01       	movw	r24, r18
    4540:	2f ef       	ldi	r18, 0xFF	; 255
    4542:	3f ef       	ldi	r19, 0xFF	; 255
    4544:	40 e0       	ldi	r20, 0x00	; 0
    4546:	50 e0       	ldi	r21, 0x00	; 0
    4548:	bc 01       	movw	r22, r24
    454a:	cd 01       	movw	r24, r26
    454c:	0e 94 61 28 	call	0x50c2	; 0x50c2 <__divmodsi4>
    4550:	da 01       	movw	r26, r20
    4552:	c9 01       	movw	r24, r18
    4554:	89 83       	std	Y+1, r24	; 0x01
    4556:	9a 83       	std	Y+2, r25	; 0x02
	
	if (smallest_div < 1) {
    4558:	89 81       	ldd	r24, Y+1	; 0x01
    455a:	9a 81       	ldd	r25, Y+2	; 0x02
    455c:	89 2b       	or	r24, r25
    455e:	49 f4       	brne	.+18     	; 0x4572 <_ZN4CLed11calcDividerERj+0x6c>
		dividor    = 1;
    4560:	8d 81       	ldd	r24, Y+5	; 0x05
    4562:	9e 81       	ldd	r25, Y+6	; 0x06
    4564:	21 e0       	ldi	r18, 0x01	; 1
    4566:	30 e0       	ldi	r19, 0x00	; 0
    4568:	fc 01       	movw	r30, r24
    456a:	20 83       	st	Z, r18
    456c:	31 83       	std	Z+1, r19	; 0x01
		return TC_CLKSEL_DIV1_gc;
    456e:	81 e0       	ldi	r24, 0x01	; 1
    4570:	4c c0       	rjmp	.+152    	; 0x460a <_ZN4CLed11calcDividerERj+0x104>
		} else if (smallest_div < 2) {
    4572:	89 81       	ldd	r24, Y+1	; 0x01
    4574:	9a 81       	ldd	r25, Y+2	; 0x02
    4576:	02 97       	sbiw	r24, 0x02	; 2
    4578:	48 f4       	brcc	.+18     	; 0x458c <_ZN4CLed11calcDividerERj+0x86>
		dividor    = 2;
    457a:	8d 81       	ldd	r24, Y+5	; 0x05
    457c:	9e 81       	ldd	r25, Y+6	; 0x06
    457e:	22 e0       	ldi	r18, 0x02	; 2
    4580:	30 e0       	ldi	r19, 0x00	; 0
    4582:	fc 01       	movw	r30, r24
    4584:	20 83       	st	Z, r18
    4586:	31 83       	std	Z+1, r19	; 0x01
		return TC_CLKSEL_DIV2_gc;
    4588:	82 e0       	ldi	r24, 0x02	; 2
    458a:	3f c0       	rjmp	.+126    	; 0x460a <_ZN4CLed11calcDividerERj+0x104>
		} else if (smallest_div < 4) {
    458c:	89 81       	ldd	r24, Y+1	; 0x01
    458e:	9a 81       	ldd	r25, Y+2	; 0x02
    4590:	04 97       	sbiw	r24, 0x04	; 4
    4592:	48 f4       	brcc	.+18     	; 0x45a6 <_ZN4CLed11calcDividerERj+0xa0>
		dividor    = 4;
    4594:	8d 81       	ldd	r24, Y+5	; 0x05
    4596:	9e 81       	ldd	r25, Y+6	; 0x06
    4598:	24 e0       	ldi	r18, 0x04	; 4
    459a:	30 e0       	ldi	r19, 0x00	; 0
    459c:	fc 01       	movw	r30, r24
    459e:	20 83       	st	Z, r18
    45a0:	31 83       	std	Z+1, r19	; 0x01
		return TC_CLKSEL_DIV4_gc;
    45a2:	83 e0       	ldi	r24, 0x03	; 3
    45a4:	32 c0       	rjmp	.+100    	; 0x460a <_ZN4CLed11calcDividerERj+0x104>
		} else if (smallest_div < 8) {
    45a6:	89 81       	ldd	r24, Y+1	; 0x01
    45a8:	9a 81       	ldd	r25, Y+2	; 0x02
    45aa:	08 97       	sbiw	r24, 0x08	; 8
    45ac:	48 f4       	brcc	.+18     	; 0x45c0 <_ZN4CLed11calcDividerERj+0xba>
		dividor    = 8;
    45ae:	8d 81       	ldd	r24, Y+5	; 0x05
    45b0:	9e 81       	ldd	r25, Y+6	; 0x06
    45b2:	28 e0       	ldi	r18, 0x08	; 8
    45b4:	30 e0       	ldi	r19, 0x00	; 0
    45b6:	fc 01       	movw	r30, r24
    45b8:	20 83       	st	Z, r18
    45ba:	31 83       	std	Z+1, r19	; 0x01
		return TC_CLKSEL_DIV8_gc;
    45bc:	84 e0       	ldi	r24, 0x04	; 4
    45be:	25 c0       	rjmp	.+74     	; 0x460a <_ZN4CLed11calcDividerERj+0x104>
		} else if (smallest_div < 64) {
    45c0:	89 81       	ldd	r24, Y+1	; 0x01
    45c2:	9a 81       	ldd	r25, Y+2	; 0x02
    45c4:	80 34       	cpi	r24, 0x40	; 64
    45c6:	91 05       	cpc	r25, r1
    45c8:	48 f4       	brcc	.+18     	; 0x45dc <_ZN4CLed11calcDividerERj+0xd6>
		dividor    = 64;
    45ca:	8d 81       	ldd	r24, Y+5	; 0x05
    45cc:	9e 81       	ldd	r25, Y+6	; 0x06
    45ce:	20 e4       	ldi	r18, 0x40	; 64
    45d0:	30 e0       	ldi	r19, 0x00	; 0
    45d2:	fc 01       	movw	r30, r24
    45d4:	20 83       	st	Z, r18
    45d6:	31 83       	std	Z+1, r19	; 0x01
		return TC_CLKSEL_DIV64_gc;
    45d8:	85 e0       	ldi	r24, 0x05	; 5
    45da:	17 c0       	rjmp	.+46     	; 0x460a <_ZN4CLed11calcDividerERj+0x104>
		} else if (smallest_div < 256) {
    45dc:	89 81       	ldd	r24, Y+1	; 0x01
    45de:	9a 81       	ldd	r25, Y+2	; 0x02
    45e0:	8f 3f       	cpi	r24, 0xFF	; 255
    45e2:	91 05       	cpc	r25, r1
    45e4:	09 f0       	breq	.+2      	; 0x45e8 <_ZN4CLed11calcDividerERj+0xe2>
    45e6:	48 f4       	brcc	.+18     	; 0x45fa <_ZN4CLed11calcDividerERj+0xf4>
		dividor    = 256;
    45e8:	8d 81       	ldd	r24, Y+5	; 0x05
    45ea:	9e 81       	ldd	r25, Y+6	; 0x06
    45ec:	20 e0       	ldi	r18, 0x00	; 0
    45ee:	31 e0       	ldi	r19, 0x01	; 1
    45f0:	fc 01       	movw	r30, r24
    45f2:	20 83       	st	Z, r18
    45f4:	31 83       	std	Z+1, r19	; 0x01
		return TC_CLKSEL_DIV256_gc;
    45f6:	86 e0       	ldi	r24, 0x06	; 6
    45f8:	08 c0       	rjmp	.+16     	; 0x460a <_ZN4CLed11calcDividerERj+0x104>
		} else {
		dividor    = 1024;
    45fa:	8d 81       	ldd	r24, Y+5	; 0x05
    45fc:	9e 81       	ldd	r25, Y+6	; 0x06
    45fe:	20 e0       	ldi	r18, 0x00	; 0
    4600:	34 e0       	ldi	r19, 0x04	; 4
    4602:	fc 01       	movw	r30, r24
    4604:	20 83       	st	Z, r18
    4606:	31 83       	std	Z+1, r19	; 0x01
		return TC_CLKSEL_DIV1024_gc;
    4608:	87 e0       	ldi	r24, 0x07	; 7
	}
}
    460a:	2e 96       	adiw	r28, 0x0e	; 14
    460c:	cd bf       	out	0x3d, r28	; 61
    460e:	de bf       	out	0x3e, r29	; 62
    4610:	df 91       	pop	r29
    4612:	cf 91       	pop	r28
    4614:	08 95       	ret

00004616 <_ZN4CLed9initTimerEh>:
 * \brief Initialize the LED Timer
 * \param timer_type	Timer Selection          
 * \return 0 if the timer was configured successfully
 * \return 1 timer configuration error
 */
uint8_t CLed::initTimer(uint8_t _timer_type){
    4616:	cf 92       	push	r12
    4618:	df 92       	push	r13
    461a:	ef 92       	push	r14
    461c:	ff 92       	push	r15
    461e:	0f 93       	push	r16
    4620:	1f 93       	push	r17
    4622:	cf 93       	push	r28
    4624:	df 93       	push	r29
    4626:	cd b7       	in	r28, 0x3d	; 61
    4628:	de b7       	in	r29, 0x3e	; 62
    462a:	66 97       	sbiw	r28, 0x16	; 22
    462c:	cd bf       	out	0x3d, r28	; 61
    462e:	de bf       	out	0x3e, r29	; 62
    4630:	8c 83       	std	Y+4, r24	; 0x04
    4632:	9d 83       	std	Y+5, r25	; 0x05
    4634:	6e 83       	std	Y+6, r22	; 0x06
	uint8_t retval = 0x00;
    4636:	19 82       	std	Y+1, r1	; 0x01
	timer_type = _timer_type;
    4638:	8c 81       	ldd	r24, Y+4	; 0x04
    463a:	9d 81       	ldd	r25, Y+5	; 0x05
    463c:	2e 81       	ldd	r18, Y+6	; 0x06
    463e:	fc 01       	movw	r30, r24
    4640:	20 83       	st	Z, r18

	/* Calculate the smallest divider for the requested frequency
	   related to the CPU frequency */
	uint16_t dividor = 0;
    4642:	1a 82       	std	Y+2, r1	; 0x02
    4644:	1b 82       	std	Y+3, r1	; 0x03
	
	if(timer_type == 0)
    4646:	8c 81       	ldd	r24, Y+4	; 0x04
    4648:	9d 81       	ldd	r25, Y+5	; 0x05
    464a:	fc 01       	movw	r30, r24
    464c:	80 81       	ld	r24, Z
    464e:	88 23       	and	r24, r24
    4650:	69 f4       	brne	.+26     	; 0x466c <_ZN4CLed9initTimerEh+0x56>
		TCC0.CTRLA = calcDivider(dividor);
    4652:	00 e0       	ldi	r16, 0x00	; 0
    4654:	18 e0       	ldi	r17, 0x08	; 8
    4656:	9e 01       	movw	r18, r28
    4658:	2e 5f       	subi	r18, 0xFE	; 254
    465a:	3f 4f       	sbci	r19, 0xFF	; 255
    465c:	8c 81       	ldd	r24, Y+4	; 0x04
    465e:	9d 81       	ldd	r25, Y+5	; 0x05
    4660:	b9 01       	movw	r22, r18
    4662:	0e 94 83 22 	call	0x4506	; 0x4506 <_ZN4CLed11calcDividerERj>
    4666:	f8 01       	movw	r30, r16
    4668:	80 83       	st	Z, r24
    466a:	0c c0       	rjmp	.+24     	; 0x4684 <_ZN4CLed9initTimerEh+0x6e>
    else
		TCC1.CTRLA = calcDivider(dividor);
    466c:	00 e4       	ldi	r16, 0x40	; 64
    466e:	18 e0       	ldi	r17, 0x08	; 8
    4670:	9e 01       	movw	r18, r28
    4672:	2e 5f       	subi	r18, 0xFE	; 254
    4674:	3f 4f       	sbci	r19, 0xFF	; 255
    4676:	8c 81       	ldd	r24, Y+4	; 0x04
    4678:	9d 81       	ldd	r25, Y+5	; 0x05
    467a:	b9 01       	movw	r22, r18
    467c:	0e 94 83 22 	call	0x4506	; 0x4506 <_ZN4CLed11calcDividerERj>
    4680:	f8 01       	movw	r30, r16
    4682:	80 83       	st	Z, r24

	/* Calculate the period from the divider */
	if(timer_type == 0)
    4684:	8c 81       	ldd	r24, Y+4	; 0x04
    4686:	9d 81       	ldd	r25, Y+5	; 0x05
    4688:	fc 01       	movw	r30, r24
    468a:	80 81       	ld	r24, Z
    468c:	88 23       	and	r24, r24
    468e:	29 f5       	brne	.+74     	; 0x46da <_ZN4CLed9initTimerEh+0xc4>
		TCC0.PER = CPU_HZ / dividor / freq_hz;
    4690:	00 e0       	ldi	r16, 0x00	; 0
    4692:	18 e0       	ldi	r17, 0x08	; 8
    4694:	8a 81       	ldd	r24, Y+2	; 0x02
    4696:	9b 81       	ldd	r25, Y+3	; 0x03
    4698:	9c 01       	movw	r18, r24
    469a:	40 e0       	ldi	r20, 0x00	; 0
    469c:	50 e0       	ldi	r21, 0x00	; 0
    469e:	80 e0       	ldi	r24, 0x00	; 0
    46a0:	96 e3       	ldi	r25, 0x36	; 54
    46a2:	ae e6       	ldi	r26, 0x6E	; 110
    46a4:	b1 e0       	ldi	r27, 0x01	; 1
    46a6:	bc 01       	movw	r22, r24
    46a8:	cd 01       	movw	r24, r26
    46aa:	0e 94 61 28 	call	0x50c2	; 0x50c2 <__divmodsi4>
    46ae:	da 01       	movw	r26, r20
    46b0:	c9 01       	movw	r24, r18
    46b2:	6c 01       	movw	r12, r24
    46b4:	7d 01       	movw	r14, r26
    46b6:	8c 81       	ldd	r24, Y+4	; 0x04
    46b8:	9d 81       	ldd	r25, Y+5	; 0x05
    46ba:	fc 01       	movw	r30, r24
    46bc:	81 81       	ldd	r24, Z+1	; 0x01
    46be:	28 2f       	mov	r18, r24
    46c0:	30 e0       	ldi	r19, 0x00	; 0
    46c2:	40 e0       	ldi	r20, 0x00	; 0
    46c4:	50 e0       	ldi	r21, 0x00	; 0
    46c6:	c7 01       	movw	r24, r14
    46c8:	b6 01       	movw	r22, r12
    46ca:	0e 94 61 28 	call	0x50c2	; 0x50c2 <__divmodsi4>
    46ce:	da 01       	movw	r26, r20
    46d0:	c9 01       	movw	r24, r18
    46d2:	f8 01       	movw	r30, r16
    46d4:	86 a3       	std	Z+38, r24	; 0x26
    46d6:	97 a3       	std	Z+39, r25	; 0x27
    46d8:	24 c0       	rjmp	.+72     	; 0x4722 <_ZN4CLed9initTimerEh+0x10c>
	else
		TCC1.PER = CPU_HZ / dividor / freq_hz;
    46da:	00 e4       	ldi	r16, 0x40	; 64
    46dc:	18 e0       	ldi	r17, 0x08	; 8
    46de:	8a 81       	ldd	r24, Y+2	; 0x02
    46e0:	9b 81       	ldd	r25, Y+3	; 0x03
    46e2:	9c 01       	movw	r18, r24
    46e4:	40 e0       	ldi	r20, 0x00	; 0
    46e6:	50 e0       	ldi	r21, 0x00	; 0
    46e8:	80 e0       	ldi	r24, 0x00	; 0
    46ea:	96 e3       	ldi	r25, 0x36	; 54
    46ec:	ae e6       	ldi	r26, 0x6E	; 110
    46ee:	b1 e0       	ldi	r27, 0x01	; 1
    46f0:	bc 01       	movw	r22, r24
    46f2:	cd 01       	movw	r24, r26
    46f4:	0e 94 61 28 	call	0x50c2	; 0x50c2 <__divmodsi4>
    46f8:	da 01       	movw	r26, r20
    46fa:	c9 01       	movw	r24, r18
    46fc:	6c 01       	movw	r12, r24
    46fe:	7d 01       	movw	r14, r26
    4700:	8c 81       	ldd	r24, Y+4	; 0x04
    4702:	9d 81       	ldd	r25, Y+5	; 0x05
    4704:	fc 01       	movw	r30, r24
    4706:	81 81       	ldd	r24, Z+1	; 0x01
    4708:	28 2f       	mov	r18, r24
    470a:	30 e0       	ldi	r19, 0x00	; 0
    470c:	40 e0       	ldi	r20, 0x00	; 0
    470e:	50 e0       	ldi	r21, 0x00	; 0
    4710:	c7 01       	movw	r24, r14
    4712:	b6 01       	movw	r22, r12
    4714:	0e 94 61 28 	call	0x50c2	; 0x50c2 <__divmodsi4>
    4718:	da 01       	movw	r26, r20
    471a:	c9 01       	movw	r24, r18
    471c:	f8 01       	movw	r30, r16
    471e:	86 a3       	std	Z+38, r24	; 0x26
    4720:	97 a3       	std	Z+39, r25	; 0x27
	
	/* Configure the timer for Single Slope PWM counting. */
	if(timer_type == 0)
    4722:	8c 81       	ldd	r24, Y+4	; 0x04
    4724:	9d 81       	ldd	r25, Y+5	; 0x05
    4726:	fc 01       	movw	r30, r24
    4728:	80 81       	ld	r24, Z
    472a:	88 23       	and	r24, r24
    472c:	31 f4       	brne	.+12     	; 0x473a <_ZN4CLed9initTimerEh+0x124>
		TCC0.CTRLB = TC_WGMODE_SS_gc;
    472e:	80 e0       	ldi	r24, 0x00	; 0
    4730:	98 e0       	ldi	r25, 0x08	; 8
    4732:	23 e0       	ldi	r18, 0x03	; 3
    4734:	fc 01       	movw	r30, r24
    4736:	21 83       	std	Z+1, r18	; 0x01
    4738:	05 c0       	rjmp	.+10     	; 0x4744 <_ZN4CLed9initTimerEh+0x12e>
	else
		TCC1.CTRLB = TC_WGMODE_SS_gc; 
    473a:	80 e4       	ldi	r24, 0x40	; 64
    473c:	98 e0       	ldi	r25, 0x08	; 8
    473e:	23 e0       	ldi	r18, 0x03	; 3
    4740:	fc 01       	movw	r30, r24
    4742:	21 83       	std	Z+1, r18	; 0x01
	
	/* Configure the Duty Cycle */
	if(timer_type == 0)
    4744:	8c 81       	ldd	r24, Y+4	; 0x04
    4746:	9d 81       	ldd	r25, Y+5	; 0x05
    4748:	fc 01       	movw	r30, r24
    474a:	80 81       	ld	r24, Z
    474c:	88 23       	and	r24, r24
    474e:	19 f5       	brne	.+70     	; 0x4796 <_ZN4CLed9initTimerEh+0x180>
		TCC0.CCA = dc * TCC0.PER / 100;
    4750:	40 e0       	ldi	r20, 0x00	; 0
    4752:	58 e0       	ldi	r21, 0x08	; 8
    4754:	8c 81       	ldd	r24, Y+4	; 0x04
    4756:	9d 81       	ldd	r25, Y+5	; 0x05
    4758:	fc 01       	movw	r30, r24
    475a:	82 81       	ldd	r24, Z+2	; 0x02
    475c:	68 2f       	mov	r22, r24
    475e:	70 e0       	ldi	r23, 0x00	; 0
    4760:	80 e0       	ldi	r24, 0x00	; 0
    4762:	98 e0       	ldi	r25, 0x08	; 8
    4764:	fc 01       	movw	r30, r24
    4766:	26 a1       	ldd	r18, Z+38	; 0x26
    4768:	37 a1       	ldd	r19, Z+39	; 0x27
    476a:	62 9f       	mul	r22, r18
    476c:	c0 01       	movw	r24, r0
    476e:	63 9f       	mul	r22, r19
    4770:	90 0d       	add	r25, r0
    4772:	72 9f       	mul	r23, r18
    4774:	90 0d       	add	r25, r0
    4776:	11 24       	eor	r1, r1
    4778:	96 95       	lsr	r25
    477a:	87 95       	ror	r24
    477c:	96 95       	lsr	r25
    477e:	87 95       	ror	r24
    4780:	9c 01       	movw	r18, r24
    4782:	ab e7       	ldi	r26, 0x7B	; 123
    4784:	b4 e1       	ldi	r27, 0x14	; 20
    4786:	0e 94 88 28 	call	0x5110	; 0x5110 <__umulhisi3>
    478a:	96 95       	lsr	r25
    478c:	87 95       	ror	r24
    478e:	fa 01       	movw	r30, r20
    4790:	80 a7       	std	Z+40, r24	; 0x28
    4792:	91 a7       	std	Z+41, r25	; 0x29
    4794:	22 c0       	rjmp	.+68     	; 0x47da <_ZN4CLed9initTimerEh+0x1c4>
	else
		TCC1.CCA = dc * TCC0.PER / 100;
    4796:	40 e4       	ldi	r20, 0x40	; 64
    4798:	58 e0       	ldi	r21, 0x08	; 8
    479a:	8c 81       	ldd	r24, Y+4	; 0x04
    479c:	9d 81       	ldd	r25, Y+5	; 0x05
    479e:	fc 01       	movw	r30, r24
    47a0:	82 81       	ldd	r24, Z+2	; 0x02
    47a2:	68 2f       	mov	r22, r24
    47a4:	70 e0       	ldi	r23, 0x00	; 0
    47a6:	80 e0       	ldi	r24, 0x00	; 0
    47a8:	98 e0       	ldi	r25, 0x08	; 8
    47aa:	fc 01       	movw	r30, r24
    47ac:	26 a1       	ldd	r18, Z+38	; 0x26
    47ae:	37 a1       	ldd	r19, Z+39	; 0x27
    47b0:	62 9f       	mul	r22, r18
    47b2:	c0 01       	movw	r24, r0
    47b4:	63 9f       	mul	r22, r19
    47b6:	90 0d       	add	r25, r0
    47b8:	72 9f       	mul	r23, r18
    47ba:	90 0d       	add	r25, r0
    47bc:	11 24       	eor	r1, r1
    47be:	96 95       	lsr	r25
    47c0:	87 95       	ror	r24
    47c2:	96 95       	lsr	r25
    47c4:	87 95       	ror	r24
    47c6:	9c 01       	movw	r18, r24
    47c8:	ab e7       	ldi	r26, 0x7B	; 123
    47ca:	b4 e1       	ldi	r27, 0x14	; 20
    47cc:	0e 94 88 28 	call	0x5110	; 0x5110 <__umulhisi3>
    47d0:	96 95       	lsr	r25
    47d2:	87 95       	ror	r24
    47d4:	fa 01       	movw	r30, r20
    47d6:	80 a7       	std	Z+40, r24	; 0x28
    47d8:	91 a7       	std	Z+41, r25	; 0x29
	
	/* Configure timer to generate an interrupt at bottom */ 
	if(timer_type == 0)
    47da:	8c 81       	ldd	r24, Y+4	; 0x04
    47dc:	9d 81       	ldd	r25, Y+5	; 0x05
    47de:	fc 01       	movw	r30, r24
    47e0:	80 81       	ld	r24, Z
    47e2:	88 23       	and	r24, r24
    47e4:	31 f4       	brne	.+12     	; 0x47f2 <_ZN4CLed9initTimerEh+0x1dc>
		TCC0.INTCTRLA = TC_OVFINTLVL_LO_gc;  
    47e6:	80 e0       	ldi	r24, 0x00	; 0
    47e8:	98 e0       	ldi	r25, 0x08	; 8
    47ea:	21 e0       	ldi	r18, 0x01	; 1
    47ec:	fc 01       	movw	r30, r24
    47ee:	26 83       	std	Z+6, r18	; 0x06
    47f0:	05 c0       	rjmp	.+10     	; 0x47fc <_ZN4CLed9initTimerEh+0x1e6>
	else
		TCC1.INTCTRLA = TC_OVFINTLVL_LO_gc; 
    47f2:	80 e4       	ldi	r24, 0x40	; 64
    47f4:	98 e0       	ldi	r25, 0x08	; 8
    47f6:	21 e0       	ldi	r18, 0x01	; 1
    47f8:	fc 01       	movw	r30, r24
    47fa:	26 83       	std	Z+6, r18	; 0x06
	
	/* Configure timer to generate an interrupt at compare. */
	if(timer_type == 0)
    47fc:	8c 81       	ldd	r24, Y+4	; 0x04
    47fe:	9d 81       	ldd	r25, Y+5	; 0x05
    4800:	fc 01       	movw	r30, r24
    4802:	80 81       	ld	r24, Z
    4804:	88 23       	and	r24, r24
    4806:	31 f4       	brne	.+12     	; 0x4814 <_ZN4CLed9initTimerEh+0x1fe>
		TCC0.INTCTRLB = TC_OVFINTLVL_LO_gc;  
    4808:	80 e0       	ldi	r24, 0x00	; 0
    480a:	98 e0       	ldi	r25, 0x08	; 8
    480c:	21 e0       	ldi	r18, 0x01	; 1
    480e:	fc 01       	movw	r30, r24
    4810:	27 83       	std	Z+7, r18	; 0x07
    4812:	05 c0       	rjmp	.+10     	; 0x481e <_ZN4CLed9initTimerEh+0x208>
	else
		TCC1.INTCTRLB = TC_OVFINTLVL_LO_gc;  
    4814:	80 e4       	ldi	r24, 0x40	; 64
    4816:	98 e0       	ldi	r25, 0x08	; 8
    4818:	21 e0       	ldi	r18, 0x01	; 1
    481a:	fc 01       	movw	r30, r24
    481c:	27 83       	std	Z+7, r18	; 0x07
	
	/* Make sure our period is at least 100 ticks so we are able to provide
	   a full range (0-100% duty cycle) */
	if ((timer_type == 0 && TCC0.PER < 100) || (timer_type == 1 && TCC1.PER < 100)) {
    481e:	8c 81       	ldd	r24, Y+4	; 0x04
    4820:	9d 81       	ldd	r25, Y+5	; 0x05
    4822:	fc 01       	movw	r30, r24
    4824:	80 81       	ld	r24, Z
    4826:	88 23       	and	r24, r24
    4828:	41 f4       	brne	.+16     	; 0x483a <_ZN4CLed9initTimerEh+0x224>
    482a:	80 e0       	ldi	r24, 0x00	; 0
    482c:	98 e0       	ldi	r25, 0x08	; 8
    482e:	fc 01       	movw	r30, r24
    4830:	86 a1       	ldd	r24, Z+38	; 0x26
    4832:	97 a1       	ldd	r25, Z+39	; 0x27
    4834:	84 36       	cpi	r24, 0x64	; 100
    4836:	91 05       	cpc	r25, r1
    4838:	70 f0       	brcs	.+28     	; 0x4856 <_ZN4CLed9initTimerEh+0x240>
    483a:	8c 81       	ldd	r24, Y+4	; 0x04
    483c:	9d 81       	ldd	r25, Y+5	; 0x05
    483e:	fc 01       	movw	r30, r24
    4840:	80 81       	ld	r24, Z
    4842:	81 30       	cpi	r24, 0x01	; 1
    4844:	51 f4       	brne	.+20     	; 0x485a <_ZN4CLed9initTimerEh+0x244>
    4846:	80 e4       	ldi	r24, 0x40	; 64
    4848:	98 e0       	ldi	r25, 0x08	; 8
    484a:	fc 01       	movw	r30, r24
    484c:	86 a1       	ldd	r24, Z+38	; 0x26
    484e:	97 a1       	ldd	r25, Z+39	; 0x27
    4850:	84 36       	cpi	r24, 0x64	; 100
    4852:	91 05       	cpc	r25, r1
    4854:	10 f4       	brcc	.+4      	; 0x485a <_ZN4CLed9initTimerEh+0x244>
    4856:	81 e0       	ldi	r24, 0x01	; 1
    4858:	01 c0       	rjmp	.+2      	; 0x485c <_ZN4CLed9initTimerEh+0x246>
    485a:	80 e0       	ldi	r24, 0x00	; 0
    485c:	88 23       	and	r24, r24
    485e:	11 f0       	breq	.+4      	; 0x4864 <_ZN4CLed9initTimerEh+0x24e>
		retval = 0x01;
    4860:	81 e0       	ldi	r24, 0x01	; 1
    4862:	89 83       	std	Y+1, r24	; 0x01
	}
		
	return retval;
    4864:	89 81       	ldd	r24, Y+1	; 0x01
}
    4866:	66 96       	adiw	r28, 0x16	; 22
    4868:	cd bf       	out	0x3d, r28	; 61
    486a:	de bf       	out	0x3e, r29	; 62
    486c:	df 91       	pop	r29
    486e:	cf 91       	pop	r28
    4870:	1f 91       	pop	r17
    4872:	0f 91       	pop	r16
    4874:	ff 90       	pop	r15
    4876:	ef 90       	pop	r14
    4878:	df 90       	pop	r13
    487a:	cf 90       	pop	r12
    487c:	08 95       	ret

0000487e <main>:
/**
 * \brief Miniproject Main Function  
 * \return 0 Always
 */
int main(void)
{	
    487e:	cf 93       	push	r28
    4880:	df 93       	push	r29
    4882:	cd b7       	in	r28, 0x3d	; 61
    4884:	de b7       	in	r29, 0x3e	; 62
	/* Set System Clock to 24 MHz, and USB Clock to 48 MHz */
	sysclk_init();
    4886:	0e 94 d0 02 	call	0x5a0	; 0x5a0 <sysclk_init>
	
	/* Enable all interrupt level. */
	irq_initialize_vectors();
    488a:	80 ea       	ldi	r24, 0xA0	; 160
    488c:	90 e0       	ldi	r25, 0x00	; 0
    488e:	27 e0       	ldi	r18, 0x07	; 7
    4890:	fc 01       	movw	r30, r24
    4892:	22 83       	std	Z+2, r18	; 0x02
		UDI_CDC_DEFAULT_RATEB			 115200
		UDI_CDC_DEFAULT_STOPBITS         CDC_STOP_BITS_1
		UDI_CDC_DEFAULT_PARITY           CDC_PAR_NONE
		UDI_CDC_DEFAULT_DATABITS         8
	*/
	udc_start();
    4894:	0e 94 7c 0b 	call	0x16f8	; 0x16f8 <udc_start>
	
	/* Initialize the LCD glass control */
	ui.ui_init(&serial);
    4898:	64 e6       	ldi	r22, 0x64	; 100
    489a:	73 e2       	ldi	r23, 0x23	; 35
    489c:	8b e5       	ldi	r24, 0x5B	; 91
    489e:	93 e2       	ldi	r25, 0x23	; 35
    48a0:	0e 94 27 20 	call	0x404e	; 0x404e <_ZN3CUI7ui_initEP7CSerial>
	
	/* Initialize the Potentiometer */
	pot.potentiometer_init();
    48a4:	80 e4       	ldi	r24, 0x40	; 64
    48a6:	93 e2       	ldi	r25, 0x23	; 35
    48a8:	0e 94 80 26 	call	0x4d00	; 0x4d00 <_ZN14CPotentiometer18potentiometer_initEv>
	
	/* Initialize the LEDs */
	led0.led_init(&LED0_GPIO_PORT, LED0_GPIO_PIN, LED0_TIMER);	
    48ac:	20 e0       	ldi	r18, 0x00	; 0
    48ae:	40 e1       	ldi	r20, 0x10	; 16
    48b0:	60 e2       	ldi	r22, 0x20	; 32
    48b2:	76 e0       	ldi	r23, 0x06	; 6
    48b4:	81 e4       	ldi	r24, 0x41	; 65
    48b6:	93 e2       	ldi	r25, 0x23	; 35
    48b8:	0e 94 ba 20 	call	0x4174	; 0x4174 <_ZN4CLed8led_initEP11PORT_structhh>
	led1.led_init(&LED1_GPIO_PORT, LED1_GPIO_PIN, LED1_TIMER);
    48bc:	21 e0       	ldi	r18, 0x01	; 1
    48be:	40 e2       	ldi	r20, 0x20	; 32
    48c0:	60 e2       	ldi	r22, 0x20	; 32
    48c2:	76 e0       	ldi	r23, 0x06	; 6
    48c4:	88 e4       	ldi	r24, 0x48	; 72
    48c6:	93 e2       	ldi	r25, 0x23	; 35
    48c8:	0e 94 ba 20 	call	0x4174	; 0x4174 <_ZN4CLed8led_initEP11PORT_structhh>
	 * Configure PA3 as input, triggered on both edges.
	 * Configure PA5 as input, triggered on both edges. 
	 * Configure PA6 as input, triggered on both edges. 
	 * Configure PA7 as input, triggered on both edges. 
	*/	
	pA0.device_init(PIN0_bp, PORT_ISC_BOTHEDGES_gc, PORT_OPC_WIREDANDPULL_gc);
    48cc:	28 e3       	ldi	r18, 0x38	; 56
    48ce:	40 e0       	ldi	r20, 0x00	; 0
    48d0:	60 e0       	ldi	r22, 0x00	; 0
    48d2:	8f e4       	ldi	r24, 0x4F	; 79
    48d4:	93 e2       	ldi	r25, 0x23	; 35
    48d6:	0e 94 d2 1d 	call	0x3ba4	; 0x3ba4 <_ZN9CDeviceIO11device_initEh13PORT_ISC_enum13PORT_OPC_enum>
	pA1.device_init(PIN1_bp, PORT_ISC_BOTHEDGES_gc, PORT_OPC_PULLDOWN_gc);
    48da:	20 e1       	ldi	r18, 0x10	; 16
    48dc:	40 e0       	ldi	r20, 0x00	; 0
    48de:	61 e0       	ldi	r22, 0x01	; 1
    48e0:	81 e5       	ldi	r24, 0x51	; 81
    48e2:	93 e2       	ldi	r25, 0x23	; 35
    48e4:	0e 94 d2 1d 	call	0x3ba4	; 0x3ba4 <_ZN9CDeviceIO11device_initEh13PORT_ISC_enum13PORT_OPC_enum>
	pA3.device_init(PIN3_bp, PORT_ISC_BOTHEDGES_gc, PORT_OPC_PULLDOWN_gc);  
    48e8:	20 e1       	ldi	r18, 0x10	; 16
    48ea:	40 e0       	ldi	r20, 0x00	; 0
    48ec:	63 e0       	ldi	r22, 0x03	; 3
    48ee:	83 e5       	ldi	r24, 0x53	; 83
    48f0:	93 e2       	ldi	r25, 0x23	; 35
    48f2:	0e 94 d2 1d 	call	0x3ba4	; 0x3ba4 <_ZN9CDeviceIO11device_initEh13PORT_ISC_enum13PORT_OPC_enum>
	pA5.device_init(PIN5_bp, PORT_ISC_BOTHEDGES_gc, PORT_OPC_WIREDANDPULL_gc);
    48f6:	28 e3       	ldi	r18, 0x38	; 56
    48f8:	40 e0       	ldi	r20, 0x00	; 0
    48fa:	65 e0       	ldi	r22, 0x05	; 5
    48fc:	85 e5       	ldi	r24, 0x55	; 85
    48fe:	93 e2       	ldi	r25, 0x23	; 35
    4900:	0e 94 d2 1d 	call	0x3ba4	; 0x3ba4 <_ZN9CDeviceIO11device_initEh13PORT_ISC_enum13PORT_OPC_enum>
	pA6.device_init(PIN6_bp, PORT_ISC_BOTHEDGES_gc, PORT_OPC_PULLUP_gc);
    4904:	28 e1       	ldi	r18, 0x18	; 24
    4906:	40 e0       	ldi	r20, 0x00	; 0
    4908:	66 e0       	ldi	r22, 0x06	; 6
    490a:	87 e5       	ldi	r24, 0x57	; 87
    490c:	93 e2       	ldi	r25, 0x23	; 35
    490e:	0e 94 d2 1d 	call	0x3ba4	; 0x3ba4 <_ZN9CDeviceIO11device_initEh13PORT_ISC_enum13PORT_OPC_enum>
	pA7.device_init(PIN7_bp, PORT_ISC_BOTHEDGES_gc, PORT_OPC_PULLDOWN_gc);
    4912:	20 e1       	ldi	r18, 0x10	; 16
    4914:	40 e0       	ldi	r20, 0x00	; 0
    4916:	67 e0       	ldi	r22, 0x07	; 7
    4918:	89 e5       	ldi	r24, 0x59	; 89
    491a:	93 e2       	ldi	r25, 0x23	; 35
    491c:	0e 94 d2 1d 	call	0x3ba4	; 0x3ba4 <_ZN9CDeviceIO11device_initEh13PORT_ISC_enum13PORT_OPC_enum>
			
	/* Enable Interrupts */
	cpu_irq_enable(); // sei();
    4920:	78 94       	sei
	
	while (1)
	{
		task();
    4922:	0e 94 94 24 	call	0x4928	; 0x4928 <_Z4taskv>

/**
 * \brief Miniproject Main Function  
 * \return 0 Always
 */
int main(void)
    4926:	fd cf       	rjmp	.-6      	; 0x4922 <main+0xa4>

00004928 <_Z4taskv>:

/**
 * \brief Main Algorithm executed after an I/O Interrupt
 */
void task(void)
{
    4928:	cf 93       	push	r28
    492a:	df 93       	push	r29
    492c:	cd b7       	in	r28, 0x3d	; 61
    492e:	de b7       	in	r29, 0x3e	; 62
    4930:	2e 97       	sbiw	r28, 0x0e	; 14
    4932:	cd bf       	out	0x3d, r28	; 61
    4934:	de bf       	out	0x3e, r29	; 62
	if(pin_changed){
    4936:	80 91 3f 23 	lds	r24, 0x233F	; 0x80233f <pin_changed>
    493a:	88 23       	and	r24, r24
    493c:	09 f4       	brne	.+2      	; 0x4940 <_Z4taskv+0x18>
    493e:	8a c0       	rjmp	.+276    	; 0x4a54 <_Z4taskv+0x12c>
		
		/* Reset Interrupt Flag */
		pin_changed = false;
    4940:	10 92 3f 23 	sts	0x233F, r1	; 0x80233f <pin_changed>
		
		/* LED0 will blink @ 1HZ (50% duty cycle) when PA0 and PA3 are connected */
		if(pA0.isConnected() && pA3.isConnected() && !pA5.isConnected()){
    4944:	8f e4       	ldi	r24, 0x4F	; 79
    4946:	93 e2       	ldi	r25, 0x23	; 35
    4948:	0e 94 05 1f 	call	0x3e0a	; 0x3e0a <_ZN9CDeviceIO11isConnectedEv>
    494c:	88 23       	and	r24, r24
    494e:	89 f0       	breq	.+34     	; 0x4972 <_Z4taskv+0x4a>
    4950:	83 e5       	ldi	r24, 0x53	; 83
    4952:	93 e2       	ldi	r25, 0x23	; 35
    4954:	0e 94 05 1f 	call	0x3e0a	; 0x3e0a <_ZN9CDeviceIO11isConnectedEv>
    4958:	88 23       	and	r24, r24
    495a:	59 f0       	breq	.+22     	; 0x4972 <_Z4taskv+0x4a>
    495c:	85 e5       	ldi	r24, 0x55	; 85
    495e:	93 e2       	ldi	r25, 0x23	; 35
    4960:	0e 94 05 1f 	call	0x3e0a	; 0x3e0a <_ZN9CDeviceIO11isConnectedEv>
    4964:	98 2f       	mov	r25, r24
    4966:	81 e0       	ldi	r24, 0x01	; 1
    4968:	89 27       	eor	r24, r25
    496a:	88 23       	and	r24, r24
    496c:	11 f0       	breq	.+4      	; 0x4972 <_Z4taskv+0x4a>
    496e:	81 e0       	ldi	r24, 0x01	; 1
    4970:	01 c0       	rjmp	.+2      	; 0x4974 <_Z4taskv+0x4c>
    4972:	80 e0       	ldi	r24, 0x00	; 0
    4974:	88 23       	and	r24, r24
    4976:	39 f0       	breq	.+14     	; 0x4986 <_Z4taskv+0x5e>
			led0.blink(1, 50);
    4978:	42 e3       	ldi	r20, 0x32	; 50
    497a:	61 e0       	ldi	r22, 0x01	; 1
    497c:	81 e4       	ldi	r24, 0x41	; 65
    497e:	93 e2       	ldi	r25, 0x23	; 35
    4980:	0e 94 0d 21 	call	0x421a	; 0x421a <_ZN4CLed5blinkEhh>
    4984:	1e c0       	rjmp	.+60     	; 0x49c2 <_Z4taskv+0x9a>
		}	
		/* LED0 will blink @ 2HZ when (75% on duty cycle) when PA0 and PA1 are connected */ 
		else if(pA0.isConnected() && pA1.isConnected()){
    4986:	8f e4       	ldi	r24, 0x4F	; 79
    4988:	93 e2       	ldi	r25, 0x23	; 35
    498a:	0e 94 05 1f 	call	0x3e0a	; 0x3e0a <_ZN9CDeviceIO11isConnectedEv>
    498e:	88 23       	and	r24, r24
    4990:	41 f0       	breq	.+16     	; 0x49a2 <_Z4taskv+0x7a>
    4992:	81 e5       	ldi	r24, 0x51	; 81
    4994:	93 e2       	ldi	r25, 0x23	; 35
    4996:	0e 94 05 1f 	call	0x3e0a	; 0x3e0a <_ZN9CDeviceIO11isConnectedEv>
    499a:	88 23       	and	r24, r24
    499c:	11 f0       	breq	.+4      	; 0x49a2 <_Z4taskv+0x7a>
    499e:	81 e0       	ldi	r24, 0x01	; 1
    49a0:	01 c0       	rjmp	.+2      	; 0x49a4 <_Z4taskv+0x7c>
    49a2:	80 e0       	ldi	r24, 0x00	; 0
    49a4:	88 23       	and	r24, r24
    49a6:	39 f0       	breq	.+14     	; 0x49b6 <_Z4taskv+0x8e>
			led0.blink(2, 75);
    49a8:	4b e4       	ldi	r20, 0x4B	; 75
    49aa:	62 e0       	ldi	r22, 0x02	; 2
    49ac:	81 e4       	ldi	r24, 0x41	; 65
    49ae:	93 e2       	ldi	r25, 0x23	; 35
    49b0:	0e 94 0d 21 	call	0x421a	; 0x421a <_ZN4CLed5blinkEhh>
    49b4:	06 c0       	rjmp	.+12     	; 0x49c2 <_Z4taskv+0x9a>
		}
		/* LED0 will be off when PA0 is unconnected */
		else
			led0.blink(0, 0);
    49b6:	40 e0       	ldi	r20, 0x00	; 0
    49b8:	60 e0       	ldi	r22, 0x00	; 0
    49ba:	81 e4       	ldi	r24, 0x41	; 65
    49bc:	93 e2       	ldi	r25, 0x23	; 35
    49be:	0e 94 0d 21 	call	0x421a	; 0x421a <_ZN4CLed5blinkEhh>
		
		
	
		/* When PA5 is connected to PA3, LED1 will blink at a rate from 1HZ to 100HZ depending on the
		    setting of the variable resistor located next to the LEDs */
		if(pA5.isConnected() && pA3.isConnected()){
    49c2:	85 e5       	ldi	r24, 0x55	; 85
    49c4:	93 e2       	ldi	r25, 0x23	; 35
    49c6:	0e 94 05 1f 	call	0x3e0a	; 0x3e0a <_ZN9CDeviceIO11isConnectedEv>
    49ca:	88 23       	and	r24, r24
    49cc:	41 f0       	breq	.+16     	; 0x49de <_Z4taskv+0xb6>
    49ce:	83 e5       	ldi	r24, 0x53	; 83
    49d0:	93 e2       	ldi	r25, 0x23	; 35
    49d2:	0e 94 05 1f 	call	0x3e0a	; 0x3e0a <_ZN9CDeviceIO11isConnectedEv>
    49d6:	88 23       	and	r24, r24
    49d8:	11 f0       	breq	.+4      	; 0x49de <_Z4taskv+0xb6>
    49da:	81 e0       	ldi	r24, 0x01	; 1
    49dc:	01 c0       	rjmp	.+2      	; 0x49e0 <_Z4taskv+0xb8>
    49de:	80 e0       	ldi	r24, 0x00	; 0
    49e0:	88 23       	and	r24, r24
    49e2:	59 f0       	breq	.+22     	; 0x49fa <_Z4taskv+0xd2>
			led1.blink(pot.getPercentage(), 50);
    49e4:	80 e4       	ldi	r24, 0x40	; 64
    49e6:	93 e2       	ldi	r25, 0x23	; 35
    49e8:	0e 94 ea 26 	call	0x4dd4	; 0x4dd4 <_ZN14CPotentiometer13getPercentageEv>
    49ec:	42 e3       	ldi	r20, 0x32	; 50
    49ee:	68 2f       	mov	r22, r24
    49f0:	88 e4       	ldi	r24, 0x48	; 72
    49f2:	93 e2       	ldi	r25, 0x23	; 35
    49f4:	0e 94 0d 21 	call	0x421a	; 0x421a <_ZN4CLed5blinkEhh>
    49f8:	06 c0       	rjmp	.+12     	; 0x4a06 <_Z4taskv+0xde>
		}
		/* LED1 will be off when PA5 is unconnected */
		else
			led1.blink(0, 0);
    49fa:	40 e0       	ldi	r20, 0x00	; 0
    49fc:	60 e0       	ldi	r22, 0x00	; 0
    49fe:	88 e4       	ldi	r24, 0x48	; 72
    4a00:	93 e2       	ldi	r25, 0x23	; 35
    4a02:	0e 94 0d 21 	call	0x421a	; 0x421a <_ZN4CLed5blinkEhh>
			
		
		/* When PA6 is connected to ground, SunTech  will be continually sent out the serial port */ 
		if(!pA6.isConnected()){
    4a06:	87 e5       	ldi	r24, 0x57	; 87
    4a08:	93 e2       	ldi	r25, 0x23	; 35
    4a0a:	0e 94 05 1f 	call	0x3e0a	; 0x3e0a <_ZN9CDeviceIO11isConnectedEv>
    4a0e:	98 2f       	mov	r25, r24
    4a10:	81 e0       	ldi	r24, 0x01	; 1
    4a12:	89 27       	eor	r24, r25
    4a14:	88 23       	and	r24, r24
    4a16:	51 f0       	breq	.+20     	; 0x4a2c <_Z4taskv+0x104>
			ui.sendText("SunTech ");
    4a18:	64 ec       	ldi	r22, 0xC4	; 196
    4a1a:	70 e2       	ldi	r23, 0x20	; 32
    4a1c:	8b e5       	ldi	r24, 0x5B	; 91
    4a1e:	93 e2       	ldi	r25, 0x23	; 35
    4a20:	0e 94 46 20 	call	0x408c	; 0x408c <_ZN3CUI8sendTextEPc>
			pin_changed = true;
    4a24:	81 e0       	ldi	r24, 0x01	; 1
    4a26:	80 93 3f 23 	sts	0x233F, r24	; 0x80233f <pin_changed>
    4a2a:	14 c0       	rjmp	.+40     	; 0x4a54 <_Z4taskv+0x12c>
		}
		/* When PA7 is connected to Vcc, Medical  will be continually sent out the serial port */ 
		else if(pA7.isConnected()){
    4a2c:	89 e5       	ldi	r24, 0x59	; 89
    4a2e:	93 e2       	ldi	r25, 0x23	; 35
    4a30:	0e 94 05 1f 	call	0x3e0a	; 0x3e0a <_ZN9CDeviceIO11isConnectedEv>
    4a34:	88 23       	and	r24, r24
    4a36:	51 f0       	breq	.+20     	; 0x4a4c <_Z4taskv+0x124>
			ui.sendText("Medical ");
    4a38:	6d ec       	ldi	r22, 0xCD	; 205
    4a3a:	70 e2       	ldi	r23, 0x20	; 32
    4a3c:	8b e5       	ldi	r24, 0x5B	; 91
    4a3e:	93 e2       	ldi	r25, 0x23	; 35
    4a40:	0e 94 46 20 	call	0x408c	; 0x408c <_ZN3CUI8sendTextEPc>
			pin_changed = true;
    4a44:	81 e0       	ldi	r24, 0x01	; 1
    4a46:	80 93 3f 23 	sts	0x233F, r24	; 0x80233f <pin_changed>
    4a4a:	04 c0       	rjmp	.+8      	; 0x4a54 <_Z4taskv+0x12c>
		}
		else{ 
			ui.clearUI();
    4a4c:	8b e5       	ldi	r24, 0x5B	; 91
    4a4e:	93 e2       	ldi	r25, 0x23	; 35
    4a50:	0e 94 88 20 	call	0x4110	; 0x4110 <_ZN3CUI7clearUIEv>
    4a54:	80 e0       	ldi	r24, 0x00	; 0
    4a56:	90 e0       	ldi	r25, 0x00	; 0
    4a58:	a8 e4       	ldi	r26, 0x48	; 72
    4a5a:	b3 e4       	ldi	r27, 0x43	; 67
    4a5c:	89 83       	std	Y+1, r24	; 0x01
    4a5e:	9a 83       	std	Y+2, r25	; 0x02
    4a60:	ab 83       	std	Y+3, r26	; 0x03
    4a62:	bc 83       	std	Y+4, r27	; 0x04

	__builtin_avr_delay_cycles(__ticks_dc);

#else
	uint16_t __ticks;
	__tmp = ((F_CPU) / 4e3) * __ms;
    4a64:	20 e0       	ldi	r18, 0x00	; 0
    4a66:	30 e0       	ldi	r19, 0x00	; 0
    4a68:	4a e7       	ldi	r20, 0x7A	; 122
    4a6a:	53 e4       	ldi	r21, 0x43	; 67
    4a6c:	69 81       	ldd	r22, Y+1	; 0x01
    4a6e:	7a 81       	ldd	r23, Y+2	; 0x02
    4a70:	8b 81       	ldd	r24, Y+3	; 0x03
    4a72:	9c 81       	ldd	r25, Y+4	; 0x04
    4a74:	0e 94 b8 27 	call	0x4f70	; 0x4f70 <__mulsf3>
    4a78:	dc 01       	movw	r26, r24
    4a7a:	cb 01       	movw	r24, r22
    4a7c:	8d 83       	std	Y+5, r24	; 0x05
    4a7e:	9e 83       	std	Y+6, r25	; 0x06
    4a80:	af 83       	std	Y+7, r26	; 0x07
    4a82:	b8 87       	std	Y+8, r27	; 0x08
	if (__tmp < 1.0)
    4a84:	20 e0       	ldi	r18, 0x00	; 0
    4a86:	30 e0       	ldi	r19, 0x00	; 0
    4a88:	40 e8       	ldi	r20, 0x80	; 128
    4a8a:	5f e3       	ldi	r21, 0x3F	; 63
    4a8c:	6d 81       	ldd	r22, Y+5	; 0x05
    4a8e:	7e 81       	ldd	r23, Y+6	; 0x06
    4a90:	8f 81       	ldd	r24, Y+7	; 0x07
    4a92:	98 85       	ldd	r25, Y+8	; 0x08
    4a94:	0e 94 32 27 	call	0x4e64	; 0x4e64 <__cmpsf2>
    4a98:	88 23       	and	r24, r24
    4a9a:	2c f4       	brge	.+10     	; 0x4aa6 <_Z4taskv+0x17e>
		__ticks = 1;
    4a9c:	81 e0       	ldi	r24, 0x01	; 1
    4a9e:	90 e0       	ldi	r25, 0x00	; 0
    4aa0:	89 87       	std	Y+9, r24	; 0x09
    4aa2:	9a 87       	std	Y+10, r25	; 0x0a
    4aa4:	3f c0       	rjmp	.+126    	; 0x4b24 <_Z4taskv+0x1fc>
	else if (__tmp > 65535)
    4aa6:	20 e0       	ldi	r18, 0x00	; 0
    4aa8:	3f ef       	ldi	r19, 0xFF	; 255
    4aaa:	4f e7       	ldi	r20, 0x7F	; 127
    4aac:	57 e4       	ldi	r21, 0x47	; 71
    4aae:	6d 81       	ldd	r22, Y+5	; 0x05
    4ab0:	7e 81       	ldd	r23, Y+6	; 0x06
    4ab2:	8f 81       	ldd	r24, Y+7	; 0x07
    4ab4:	98 85       	ldd	r25, Y+8	; 0x08
    4ab6:	0e 94 b3 27 	call	0x4f66	; 0x4f66 <__gesf2>
    4aba:	18 16       	cp	r1, r24
    4abc:	4c f5       	brge	.+82     	; 0x4b10 <_Z4taskv+0x1e8>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    4abe:	20 e0       	ldi	r18, 0x00	; 0
    4ac0:	30 e0       	ldi	r19, 0x00	; 0
    4ac2:	40 e2       	ldi	r20, 0x20	; 32
    4ac4:	51 e4       	ldi	r21, 0x41	; 65
    4ac6:	69 81       	ldd	r22, Y+1	; 0x01
    4ac8:	7a 81       	ldd	r23, Y+2	; 0x02
    4aca:	8b 81       	ldd	r24, Y+3	; 0x03
    4acc:	9c 81       	ldd	r25, Y+4	; 0x04
    4ace:	0e 94 b8 27 	call	0x4f70	; 0x4f70 <__mulsf3>
    4ad2:	dc 01       	movw	r26, r24
    4ad4:	cb 01       	movw	r24, r22
    4ad6:	bc 01       	movw	r22, r24
    4ad8:	cd 01       	movw	r24, r26
    4ada:	0e 94 37 27 	call	0x4e6e	; 0x4e6e <__fixunssfsi>
    4ade:	dc 01       	movw	r26, r24
    4ae0:	cb 01       	movw	r24, r22
    4ae2:	89 87       	std	Y+9, r24	; 0x09
    4ae4:	9a 87       	std	Y+10, r25	; 0x0a
    4ae6:	0f c0       	rjmp	.+30     	; 0x4b06 <_Z4taskv+0x1de>
    4ae8:	89 e1       	ldi	r24, 0x19	; 25
    4aea:	90 e0       	ldi	r25, 0x00	; 0
    4aec:	8b 87       	std	Y+11, r24	; 0x0b
    4aee:	9c 87       	std	Y+12, r25	; 0x0c
	__asm__ volatile (
		"1: sbiw %0,1" "\n\t"
		"brne 1b"
		: "=w" (__count)
		: "0" (__count)
	);
    4af0:	8b 85       	ldd	r24, Y+11	; 0x0b
    4af2:	9c 85       	ldd	r25, Y+12	; 0x0c
    4af4:	01 97       	sbiw	r24, 0x01	; 1
    4af6:	f1 f7       	brne	.-4      	; 0x4af4 <_Z4taskv+0x1cc>
    4af8:	8b 87       	std	Y+11, r24	; 0x0b
    4afa:	9c 87       	std	Y+12, r25	; 0x0c
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    4afc:	89 85       	ldd	r24, Y+9	; 0x09
    4afe:	9a 85       	ldd	r25, Y+10	; 0x0a
    4b00:	01 97       	sbiw	r24, 0x01	; 1
    4b02:	89 87       	std	Y+9, r24	; 0x09
    4b04:	9a 87       	std	Y+10, r25	; 0x0a
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    4b06:	89 85       	ldd	r24, Y+9	; 0x09
    4b08:	9a 85       	ldd	r25, Y+10	; 0x0a
    4b0a:	89 2b       	or	r24, r25
    4b0c:	69 f7       	brne	.-38     	; 0x4ae8 <_Z4taskv+0x1c0>
    4b0e:	14 c0       	rjmp	.+40     	; 0x4b38 <_Z4taskv+0x210>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    4b10:	6d 81       	ldd	r22, Y+5	; 0x05
    4b12:	7e 81       	ldd	r23, Y+6	; 0x06
    4b14:	8f 81       	ldd	r24, Y+7	; 0x07
    4b16:	98 85       	ldd	r25, Y+8	; 0x08
    4b18:	0e 94 37 27 	call	0x4e6e	; 0x4e6e <__fixunssfsi>
    4b1c:	dc 01       	movw	r26, r24
    4b1e:	cb 01       	movw	r24, r22
    4b20:	89 87       	std	Y+9, r24	; 0x09
    4b22:	9a 87       	std	Y+10, r25	; 0x0a
    4b24:	89 85       	ldd	r24, Y+9	; 0x09
    4b26:	9a 85       	ldd	r25, Y+10	; 0x0a
    4b28:	8d 87       	std	Y+13, r24	; 0x0d
    4b2a:	9e 87       	std	Y+14, r25	; 0x0e
    4b2c:	8d 85       	ldd	r24, Y+13	; 0x0d
    4b2e:	9e 85       	ldd	r25, Y+14	; 0x0e
    4b30:	01 97       	sbiw	r24, 0x01	; 1
    4b32:	f1 f7       	brne	.-4      	; 0x4b30 <_Z4taskv+0x208>
    4b34:	8d 87       	std	Y+13, r24	; 0x0d
    4b36:	9e 87       	std	Y+14, r25	; 0x0e
		}
	}
	_delay_ms(200);
}
    4b38:	2e 96       	adiw	r28, 0x0e	; 14
    4b3a:	cd bf       	out	0x3d, r28	; 61
    4b3c:	de bf       	out	0x3e, r29	; 62
    4b3e:	df 91       	pop	r29
    4b40:	cf 91       	pop	r28
    4b42:	08 95       	ret

00004b44 <my_callback_cdc_enable>:
/**
* \brief USB Interrupt Callback when Enabled
* \return true Always
*/
bool my_callback_cdc_enable(void)
{
    4b44:	cf 93       	push	r28
    4b46:	df 93       	push	r29
    4b48:	cd b7       	in	r28, 0x3d	; 61
    4b4a:	de b7       	in	r29, 0x3e	; 62
	my_flag_autorize_cdc_transfert = true;
    4b4c:	81 e0       	ldi	r24, 0x01	; 1
    4b4e:	80 93 3e 23 	sts	0x233E, r24	; 0x80233e <_ZL30my_flag_autorize_cdc_transfert>
	return true;
    4b52:	81 e0       	ldi	r24, 0x01	; 1
}
    4b54:	df 91       	pop	r29
    4b56:	cf 91       	pop	r28
    4b58:	08 95       	ret

00004b5a <my_callback_cdc_disable>:

/**
* \brief USB Interrupt Callback when Disable
*/
void my_callback_cdc_disable(void)
{
    4b5a:	cf 93       	push	r28
    4b5c:	df 93       	push	r29
    4b5e:	cd b7       	in	r28, 0x3d	; 61
    4b60:	de b7       	in	r29, 0x3e	; 62
	my_flag_autorize_cdc_transfert = false;
    4b62:	10 92 3e 23 	sts	0x233E, r1	; 0x80233e <_ZL30my_flag_autorize_cdc_transfert>
}
    4b66:	df 91       	pop	r29
    4b68:	cf 91       	pop	r28
    4b6a:	08 95       	ret

00004b6c <_Z41__static_initialization_and_destruction_0ii>:
    4b6c:	cf 93       	push	r28
    4b6e:	df 93       	push	r29
    4b70:	00 d0       	rcall	.+0      	; 0x4b72 <_Z41__static_initialization_and_destruction_0ii+0x6>
    4b72:	1f 92       	push	r1
    4b74:	cd b7       	in	r28, 0x3d	; 61
    4b76:	de b7       	in	r29, 0x3e	; 62
    4b78:	89 83       	std	Y+1, r24	; 0x01
    4b7a:	9a 83       	std	Y+2, r25	; 0x02
    4b7c:	6b 83       	std	Y+3, r22	; 0x03
    4b7e:	7c 83       	std	Y+4, r23	; 0x04
    4b80:	89 81       	ldd	r24, Y+1	; 0x01
    4b82:	9a 81       	ldd	r25, Y+2	; 0x02
    4b84:	01 97       	sbiw	r24, 0x01	; 1
    4b86:	81 f5       	brne	.+96     	; 0x4be8 <_Z41__static_initialization_and_destruction_0ii+0x7c>
    4b88:	8b 81       	ldd	r24, Y+3	; 0x03
    4b8a:	9c 81       	ldd	r25, Y+4	; 0x04
    4b8c:	01 96       	adiw	r24, 0x01	; 1
    4b8e:	61 f5       	brne	.+88     	; 0x4be8 <_Z41__static_initialization_and_destruction_0ii+0x7c>

static bool my_flag_autorize_cdc_transfert = false;
bool pin_changed = false;


CPotentiometer pot; //!< Potentiometer Object
    4b90:	80 e4       	ldi	r24, 0x40	; 64
    4b92:	93 e2       	ldi	r25, 0x23	; 35
    4b94:	0e 94 3c 26 	call	0x4c78	; 0x4c78 <_ZN14CPotentiometerC1Ev>
CLed led0;			//!< LED0 Object
    4b98:	81 e4       	ldi	r24, 0x41	; 65
    4b9a:	93 e2       	ldi	r25, 0x23	; 35
    4b9c:	0e 94 a5 20 	call	0x414a	; 0x414a <_ZN4CLedC1Ev>
CLed led1;			//!< LED1 Object
    4ba0:	88 e4       	ldi	r24, 0x48	; 72
    4ba2:	93 e2       	ldi	r25, 0x23	; 35
    4ba4:	0e 94 a5 20 	call	0x414a	; 0x414a <_ZN4CLedC1Ev>
CDeviceIO pA0;		//!< PORTA PIN0 Object
    4ba8:	8f e4       	ldi	r24, 0x4F	; 79
    4baa:	93 e2       	ldi	r25, 0x23	; 35
    4bac:	0e 94 b8 1d 	call	0x3b70	; 0x3b70 <_ZN9CDeviceIOC1Ev>
CDeviceIO pA1;		//!< PORTA PIN1 Object
    4bb0:	81 e5       	ldi	r24, 0x51	; 81
    4bb2:	93 e2       	ldi	r25, 0x23	; 35
    4bb4:	0e 94 b8 1d 	call	0x3b70	; 0x3b70 <_ZN9CDeviceIOC1Ev>
CDeviceIO pA3;		//!< PORTA PIN3 Object
    4bb8:	83 e5       	ldi	r24, 0x53	; 83
    4bba:	93 e2       	ldi	r25, 0x23	; 35
    4bbc:	0e 94 b8 1d 	call	0x3b70	; 0x3b70 <_ZN9CDeviceIOC1Ev>
CDeviceIO pA5;		//!< PORTA PIN5 Object
    4bc0:	85 e5       	ldi	r24, 0x55	; 85
    4bc2:	93 e2       	ldi	r25, 0x23	; 35
    4bc4:	0e 94 b8 1d 	call	0x3b70	; 0x3b70 <_ZN9CDeviceIOC1Ev>
CDeviceIO pA6;		//!< PORTA PIN6 Object
    4bc8:	87 e5       	ldi	r24, 0x57	; 87
    4bca:	93 e2       	ldi	r25, 0x23	; 35
    4bcc:	0e 94 b8 1d 	call	0x3b70	; 0x3b70 <_ZN9CDeviceIOC1Ev>
CDeviceIO pA7;		//!< PORTA PIN7 Object
    4bd0:	89 e5       	ldi	r24, 0x59	; 89
    4bd2:	93 e2       	ldi	r25, 0x23	; 35
    4bd4:	0e 94 b8 1d 	call	0x3b70	; 0x3b70 <_ZN9CDeviceIOC1Ev>
CUI ui;				//!< User Interface Object
    4bd8:	8b e5       	ldi	r24, 0x5B	; 91
    4bda:	93 e2       	ldi	r25, 0x23	; 35
    4bdc:	0e 94 1a 20 	call	0x4034	; 0x4034 <_ZN3CUIC1Ev>
CSerial serial;		//!< Serial Object
    4be0:	84 e6       	ldi	r24, 0x64	; 100
    4be2:	93 e2       	ldi	r25, 0x23	; 35
    4be4:	0e 94 3e 1f 	call	0x3e7c	; 0x3e7c <_ZN7CSerialC1Ev>
    4be8:	89 81       	ldd	r24, Y+1	; 0x01
    4bea:	9a 81       	ldd	r25, Y+2	; 0x02
    4bec:	89 2b       	or	r24, r25
    4bee:	21 f5       	brne	.+72     	; 0x4c38 <_Z41__static_initialization_and_destruction_0ii+0xcc>
    4bf0:	8b 81       	ldd	r24, Y+3	; 0x03
    4bf2:	9c 81       	ldd	r25, Y+4	; 0x04
    4bf4:	01 96       	adiw	r24, 0x01	; 1
    4bf6:	01 f5       	brne	.+64     	; 0x4c38 <_Z41__static_initialization_and_destruction_0ii+0xcc>
    4bf8:	84 e6       	ldi	r24, 0x64	; 100
    4bfa:	93 e2       	ldi	r25, 0x23	; 35
    4bfc:	0e 94 4b 1f 	call	0x3e96	; 0x3e96 <_ZN7CSerialD1Ev>
CDeviceIO pA0;		//!< PORTA PIN0 Object
CDeviceIO pA1;		//!< PORTA PIN1 Object
CDeviceIO pA3;		//!< PORTA PIN3 Object
CDeviceIO pA5;		//!< PORTA PIN5 Object
CDeviceIO pA6;		//!< PORTA PIN6 Object
CDeviceIO pA7;		//!< PORTA PIN7 Object
    4c00:	89 e5       	ldi	r24, 0x59	; 89
    4c02:	93 e2       	ldi	r25, 0x23	; 35
    4c04:	0e 94 c5 1d 	call	0x3b8a	; 0x3b8a <_ZN9CDeviceIOD1Ev>
CLed led1;			//!< LED1 Object
CDeviceIO pA0;		//!< PORTA PIN0 Object
CDeviceIO pA1;		//!< PORTA PIN1 Object
CDeviceIO pA3;		//!< PORTA PIN3 Object
CDeviceIO pA5;		//!< PORTA PIN5 Object
CDeviceIO pA6;		//!< PORTA PIN6 Object
    4c08:	87 e5       	ldi	r24, 0x57	; 87
    4c0a:	93 e2       	ldi	r25, 0x23	; 35
    4c0c:	0e 94 c5 1d 	call	0x3b8a	; 0x3b8a <_ZN9CDeviceIOD1Ev>
CLed led0;			//!< LED0 Object
CLed led1;			//!< LED1 Object
CDeviceIO pA0;		//!< PORTA PIN0 Object
CDeviceIO pA1;		//!< PORTA PIN1 Object
CDeviceIO pA3;		//!< PORTA PIN3 Object
CDeviceIO pA5;		//!< PORTA PIN5 Object
    4c10:	85 e5       	ldi	r24, 0x55	; 85
    4c12:	93 e2       	ldi	r25, 0x23	; 35
    4c14:	0e 94 c5 1d 	call	0x3b8a	; 0x3b8a <_ZN9CDeviceIOD1Ev>
CPotentiometer pot; //!< Potentiometer Object
CLed led0;			//!< LED0 Object
CLed led1;			//!< LED1 Object
CDeviceIO pA0;		//!< PORTA PIN0 Object
CDeviceIO pA1;		//!< PORTA PIN1 Object
CDeviceIO pA3;		//!< PORTA PIN3 Object
    4c18:	83 e5       	ldi	r24, 0x53	; 83
    4c1a:	93 e2       	ldi	r25, 0x23	; 35
    4c1c:	0e 94 c5 1d 	call	0x3b8a	; 0x3b8a <_ZN9CDeviceIOD1Ev>

CPotentiometer pot; //!< Potentiometer Object
CLed led0;			//!< LED0 Object
CLed led1;			//!< LED1 Object
CDeviceIO pA0;		//!< PORTA PIN0 Object
CDeviceIO pA1;		//!< PORTA PIN1 Object
    4c20:	81 e5       	ldi	r24, 0x51	; 81
    4c22:	93 e2       	ldi	r25, 0x23	; 35
    4c24:	0e 94 c5 1d 	call	0x3b8a	; 0x3b8a <_ZN9CDeviceIOD1Ev>


CPotentiometer pot; //!< Potentiometer Object
CLed led0;			//!< LED0 Object
CLed led1;			//!< LED1 Object
CDeviceIO pA0;		//!< PORTA PIN0 Object
    4c28:	8f e4       	ldi	r24, 0x4F	; 79
    4c2a:	93 e2       	ldi	r25, 0x23	; 35
    4c2c:	0e 94 c5 1d 	call	0x3b8a	; 0x3b8a <_ZN9CDeviceIOD1Ev>

static bool my_flag_autorize_cdc_transfert = false;
bool pin_changed = false;


CPotentiometer pot; //!< Potentiometer Object
    4c30:	80 e4       	ldi	r24, 0x40	; 64
    4c32:	93 e2       	ldi	r25, 0x23	; 35
    4c34:	0e 94 4d 26 	call	0x4c9a	; 0x4c9a <_ZN14CPotentiometerD1Ev>
* \brief USB Interrupt Callback when Disable
*/
void my_callback_cdc_disable(void)
{
	my_flag_autorize_cdc_transfert = false;
}
    4c38:	24 96       	adiw	r28, 0x04	; 4
    4c3a:	cd bf       	out	0x3d, r28	; 61
    4c3c:	de bf       	out	0x3e, r29	; 62
    4c3e:	df 91       	pop	r29
    4c40:	cf 91       	pop	r28
    4c42:	08 95       	ret

00004c44 <_GLOBAL__sub_I_pin_changed>:
    4c44:	cf 93       	push	r28
    4c46:	df 93       	push	r29
    4c48:	cd b7       	in	r28, 0x3d	; 61
    4c4a:	de b7       	in	r29, 0x3e	; 62
    4c4c:	6f ef       	ldi	r22, 0xFF	; 255
    4c4e:	7f ef       	ldi	r23, 0xFF	; 255
    4c50:	81 e0       	ldi	r24, 0x01	; 1
    4c52:	90 e0       	ldi	r25, 0x00	; 0
    4c54:	0e 94 b6 25 	call	0x4b6c	; 0x4b6c <_Z41__static_initialization_and_destruction_0ii>
    4c58:	df 91       	pop	r29
    4c5a:	cf 91       	pop	r28
    4c5c:	08 95       	ret

00004c5e <_GLOBAL__sub_D_pin_changed>:
    4c5e:	cf 93       	push	r28
    4c60:	df 93       	push	r29
    4c62:	cd b7       	in	r28, 0x3d	; 61
    4c64:	de b7       	in	r29, 0x3e	; 62
    4c66:	6f ef       	ldi	r22, 0xFF	; 255
    4c68:	7f ef       	ldi	r23, 0xFF	; 255
    4c6a:	80 e0       	ldi	r24, 0x00	; 0
    4c6c:	90 e0       	ldi	r25, 0x00	; 0
    4c6e:	0e 94 b6 25 	call	0x4b6c	; 0x4b6c <_Z41__static_initialization_and_destruction_0ii>
    4c72:	df 91       	pop	r29
    4c74:	cf 91       	pop	r28
    4c76:	08 95       	ret

00004c78 <_ZN14CPotentiometerC1Ev>:
 * \brief Get the 12bit ADC Value        
 * \return raw ADC value
 */
uint16_t CPotentiometer::getValue(void){
	return value;
}
    4c78:	cf 93       	push	r28
    4c7a:	df 93       	push	r29
    4c7c:	1f 92       	push	r1
    4c7e:	1f 92       	push	r1
    4c80:	cd b7       	in	r28, 0x3d	; 61
    4c82:	de b7       	in	r29, 0x3e	; 62
    4c84:	89 83       	std	Y+1, r24	; 0x01
    4c86:	9a 83       	std	Y+2, r25	; 0x02
    4c88:	10 92 65 23 	sts	0x2365, r1	; 0x802365 <_ZN14CPotentiometer5valueE>
    4c8c:	10 92 66 23 	sts	0x2366, r1	; 0x802366 <_ZN14CPotentiometer5valueE+0x1>
    4c90:	0f 90       	pop	r0
    4c92:	0f 90       	pop	r0
    4c94:	df 91       	pop	r29
    4c96:	cf 91       	pop	r28
    4c98:	08 95       	ret

00004c9a <_ZN14CPotentiometerD1Ev>:
    4c9a:	cf 93       	push	r28
    4c9c:	df 93       	push	r29
    4c9e:	1f 92       	push	r1
    4ca0:	1f 92       	push	r1
    4ca2:	cd b7       	in	r28, 0x3d	; 61
    4ca4:	de b7       	in	r29, 0x3e	; 62
    4ca6:	89 83       	std	Y+1, r24	; 0x01
    4ca8:	9a 83       	std	Y+2, r25	; 0x02
    4caa:	0f 90       	pop	r0
    4cac:	0f 90       	pop	r0
    4cae:	df 91       	pop	r29
    4cb0:	cf 91       	pop	r28
    4cb2:	08 95       	ret

00004cb4 <_ZN14CPotentiometer19ReadCalibrationByteEh>:
    4cb4:	cf 93       	push	r28
    4cb6:	df 93       	push	r29
    4cb8:	cd b7       	in	r28, 0x3d	; 61
    4cba:	de b7       	in	r29, 0x3e	; 62
    4cbc:	27 97       	sbiw	r28, 0x07	; 7
    4cbe:	cd bf       	out	0x3d, r28	; 61
    4cc0:	de bf       	out	0x3e, r29	; 62
    4cc2:	8d 83       	std	Y+5, r24	; 0x05
    4cc4:	9e 83       	std	Y+6, r25	; 0x06
    4cc6:	6f 83       	std	Y+7, r22	; 0x07
    4cc8:	8a ec       	ldi	r24, 0xCA	; 202
    4cca:	91 e0       	ldi	r25, 0x01	; 1
    4ccc:	22 e0       	ldi	r18, 0x02	; 2
    4cce:	fc 01       	movw	r30, r24
    4cd0:	20 83       	st	Z, r18
    4cd2:	8f 81       	ldd	r24, Y+7	; 0x07
    4cd4:	88 2f       	mov	r24, r24
    4cd6:	90 e0       	ldi	r25, 0x00	; 0
    4cd8:	89 83       	std	Y+1, r24	; 0x01
    4cda:	9a 83       	std	Y+2, r25	; 0x02
    4cdc:	89 81       	ldd	r24, Y+1	; 0x01
    4cde:	9a 81       	ldd	r25, Y+2	; 0x02
    4ce0:	fc 01       	movw	r30, r24
    4ce2:	84 91       	lpm	r24, Z
    4ce4:	8b 83       	std	Y+3, r24	; 0x03
    4ce6:	8b 81       	ldd	r24, Y+3	; 0x03
    4ce8:	8c 83       	std	Y+4, r24	; 0x04
    4cea:	8a ec       	ldi	r24, 0xCA	; 202
    4cec:	91 e0       	ldi	r25, 0x01	; 1
    4cee:	fc 01       	movw	r30, r24
    4cf0:	10 82       	st	Z, r1
    4cf2:	8c 81       	ldd	r24, Y+4	; 0x04
    4cf4:	27 96       	adiw	r28, 0x07	; 7
    4cf6:	cd bf       	out	0x3d, r28	; 61
    4cf8:	de bf       	out	0x3e, r29	; 62
    4cfa:	df 91       	pop	r29
    4cfc:	cf 91       	pop	r28
    4cfe:	08 95       	ret

00004d00 <_ZN14CPotentiometer18potentiometer_initEv>:
    4d00:	0f 93       	push	r16
    4d02:	1f 93       	push	r17
    4d04:	cf 93       	push	r28
    4d06:	df 93       	push	r29
    4d08:	1f 92       	push	r1
    4d0a:	1f 92       	push	r1
    4d0c:	cd b7       	in	r28, 0x3d	; 61
    4d0e:	de b7       	in	r29, 0x3e	; 62
    4d10:	89 83       	std	Y+1, r24	; 0x01
    4d12:	9a 83       	std	Y+2, r25	; 0x02
    4d14:	80 e7       	ldi	r24, 0x70	; 112
    4d16:	90 e0       	ldi	r25, 0x00	; 0
    4d18:	20 e7       	ldi	r18, 0x70	; 112
    4d1a:	30 e0       	ldi	r19, 0x00	; 0
    4d1c:	f9 01       	movw	r30, r18
    4d1e:	22 81       	ldd	r18, Z+2	; 0x02
    4d20:	2d 7f       	andi	r18, 0xFD	; 253
    4d22:	fc 01       	movw	r30, r24
    4d24:	22 83       	std	Z+2, r18	; 0x02
    4d26:	00 e4       	ldi	r16, 0x40	; 64
    4d28:	12 e0       	ldi	r17, 0x02	; 2
    4d2a:	89 81       	ldd	r24, Y+1	; 0x01
    4d2c:	9a 81       	ldd	r25, Y+2	; 0x02
    4d2e:	64 e2       	ldi	r22, 0x24	; 36
    4d30:	0e 94 5a 26 	call	0x4cb4	; 0x4cb4 <_ZN14CPotentiometer19ReadCalibrationByteEh>
    4d34:	f8 01       	movw	r30, r16
    4d36:	84 87       	std	Z+12, r24	; 0x0c
    4d38:	00 e4       	ldi	r16, 0x40	; 64
    4d3a:	12 e0       	ldi	r17, 0x02	; 2
    4d3c:	89 81       	ldd	r24, Y+1	; 0x01
    4d3e:	9a 81       	ldd	r25, Y+2	; 0x02
    4d40:	65 e2       	ldi	r22, 0x25	; 37
    4d42:	0e 94 5a 26 	call	0x4cb4	; 0x4cb4 <_ZN14CPotentiometer19ReadCalibrationByteEh>
    4d46:	f8 01       	movw	r30, r16
    4d48:	85 87       	std	Z+13, r24	; 0x0d
    4d4a:	00 e4       	ldi	r16, 0x40	; 64
    4d4c:	12 e0       	ldi	r17, 0x02	; 2
    4d4e:	89 81       	ldd	r24, Y+1	; 0x01
    4d50:	9a 81       	ldd	r25, Y+2	; 0x02
    4d52:	64 e2       	ldi	r22, 0x24	; 36
    4d54:	0e 94 5a 26 	call	0x4cb4	; 0x4cb4 <_ZN14CPotentiometer19ReadCalibrationByteEh>
    4d58:	f8 01       	movw	r30, r16
    4d5a:	84 87       	std	Z+12, r24	; 0x0c
    4d5c:	00 e4       	ldi	r16, 0x40	; 64
    4d5e:	12 e0       	ldi	r17, 0x02	; 2
    4d60:	89 81       	ldd	r24, Y+1	; 0x01
    4d62:	9a 81       	ldd	r25, Y+2	; 0x02
    4d64:	65 e2       	ldi	r22, 0x25	; 37
    4d66:	0e 94 5a 26 	call	0x4cb4	; 0x4cb4 <_ZN14CPotentiometer19ReadCalibrationByteEh>
    4d6a:	f8 01       	movw	r30, r16
    4d6c:	85 87       	std	Z+13, r24	; 0x0d
    4d6e:	80 e4       	ldi	r24, 0x40	; 64
    4d70:	92 e0       	ldi	r25, 0x02	; 2
    4d72:	21 e0       	ldi	r18, 0x01	; 1
    4d74:	fc 01       	movw	r30, r24
    4d76:	20 a3       	std	Z+32, r18	; 0x20
    4d78:	80 e4       	ldi	r24, 0x40	; 64
    4d7a:	92 e0       	ldi	r25, 0x02	; 2
    4d7c:	28 e0       	ldi	r18, 0x08	; 8
    4d7e:	fc 01       	movw	r30, r24
    4d80:	21 a3       	std	Z+33, r18	; 0x21
    4d82:	80 e4       	ldi	r24, 0x40	; 64
    4d84:	92 e0       	ldi	r25, 0x02	; 2
    4d86:	28 e1       	ldi	r18, 0x18	; 24
    4d88:	fc 01       	movw	r30, r24
    4d8a:	21 83       	std	Z+1, r18	; 0x01
    4d8c:	80 e4       	ldi	r24, 0x40	; 64
    4d8e:	92 e0       	ldi	r25, 0x02	; 2
    4d90:	25 e0       	ldi	r18, 0x05	; 5
    4d92:	fc 01       	movw	r30, r24
    4d94:	24 83       	std	Z+4, r18	; 0x04
    4d96:	80 e4       	ldi	r24, 0x40	; 64
    4d98:	92 e0       	ldi	r25, 0x02	; 2
    4d9a:	20 e1       	ldi	r18, 0x10	; 16
    4d9c:	fc 01       	movw	r30, r24
    4d9e:	22 83       	std	Z+2, r18	; 0x02
    4da0:	80 e4       	ldi	r24, 0x40	; 64
    4da2:	92 e0       	ldi	r25, 0x02	; 2
    4da4:	fc 01       	movw	r30, r24
    4da6:	13 82       	std	Z+3, r1	; 0x03
    4da8:	80 e4       	ldi	r24, 0x40	; 64
    4daa:	92 e0       	ldi	r25, 0x02	; 2
    4dac:	21 e0       	ldi	r18, 0x01	; 1
    4dae:	fc 01       	movw	r30, r24
    4db0:	26 83       	std	Z+6, r18	; 0x06
    4db2:	80 e4       	ldi	r24, 0x40	; 64
    4db4:	92 e0       	ldi	r25, 0x02	; 2
    4db6:	23 e0       	ldi	r18, 0x03	; 3
    4db8:	fc 01       	movw	r30, r24
    4dba:	22 a3       	std	Z+34, r18	; 0x22
    4dbc:	80 e4       	ldi	r24, 0x40	; 64
    4dbe:	92 e0       	ldi	r25, 0x02	; 2
    4dc0:	21 e0       	ldi	r18, 0x01	; 1
    4dc2:	fc 01       	movw	r30, r24
    4dc4:	20 83       	st	Z, r18
    4dc6:	0f 90       	pop	r0
    4dc8:	0f 90       	pop	r0
    4dca:	df 91       	pop	r29
    4dcc:	cf 91       	pop	r28
    4dce:	1f 91       	pop	r17
    4dd0:	0f 91       	pop	r16
    4dd2:	08 95       	ret

00004dd4 <_ZN14CPotentiometer13getPercentageEv>:

/**
 * \brief Get the 12bit ADC Value        
 * \return ADC value as a percentange (0 - 100)
 */
uint8_t CPotentiometer::getPercentage(void){
    4dd4:	cf 93       	push	r28
    4dd6:	df 93       	push	r29
    4dd8:	00 d0       	rcall	.+0      	; 0x4dda <_ZN14CPotentiometer13getPercentageEv+0x6>
    4dda:	1f 92       	push	r1
    4ddc:	cd b7       	in	r28, 0x3d	; 61
    4dde:	de b7       	in	r29, 0x3e	; 62
    4de0:	89 83       	std	Y+1, r24	; 0x01
    4de2:	9a 83       	std	Y+2, r25	; 0x02
	return (value*100)/0xFFF; 
    4de4:	80 91 65 23 	lds	r24, 0x2365	; 0x802365 <_ZN14CPotentiometer5valueE>
    4de8:	90 91 66 23 	lds	r25, 0x2366	; 0x802366 <_ZN14CPotentiometer5valueE+0x1>
    4dec:	24 e6       	ldi	r18, 0x64	; 100
    4dee:	28 9f       	mul	r18, r24
    4df0:	a0 01       	movw	r20, r0
    4df2:	29 9f       	mul	r18, r25
    4df4:	50 0d       	add	r21, r0
    4df6:	11 24       	eor	r1, r1
    4df8:	2f ef       	ldi	r18, 0xFF	; 255
    4dfa:	3f e0       	ldi	r19, 0x0F	; 15
    4dfc:	ca 01       	movw	r24, r20
    4dfe:	b9 01       	movw	r22, r18
    4e00:	0e 94 4d 28 	call	0x509a	; 0x509a <__udivmodhi4>
    4e04:	cb 01       	movw	r24, r22
}
    4e06:	24 96       	adiw	r28, 0x04	; 4
    4e08:	cd bf       	out	0x3d, r28	; 61
    4e0a:	de bf       	out	0x3e, r29	; 62
    4e0c:	df 91       	pop	r29
    4e0e:	cf 91       	pop	r28
    4e10:	08 95       	ret

00004e12 <__vector_44>:

/**
 * \brief Interrupt Service Routine for ADC Conversion
 */
void CPotentiometer::ConversionCompleteISR(void){
    4e12:	1f 92       	push	r1
    4e14:	0f 92       	push	r0
    4e16:	00 90 3f 00 	lds	r0, 0x003F	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
    4e1a:	0f 92       	push	r0
    4e1c:	11 24       	eor	r1, r1
    4e1e:	00 90 3b 00 	lds	r0, 0x003B	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
    4e22:	0f 92       	push	r0
    4e24:	8f 93       	push	r24
    4e26:	9f 93       	push	r25
    4e28:	ef 93       	push	r30
    4e2a:	ff 93       	push	r31
    4e2c:	cf 93       	push	r28
    4e2e:	df 93       	push	r29
    4e30:	cd b7       	in	r28, 0x3d	; 61
    4e32:	de b7       	in	r29, 0x3e	; 62
	value = ADCB.CH0.RES;
    4e34:	80 e4       	ldi	r24, 0x40	; 64
    4e36:	92 e0       	ldi	r25, 0x02	; 2
    4e38:	fc 01       	movw	r30, r24
    4e3a:	84 a1       	ldd	r24, Z+36	; 0x24
    4e3c:	95 a1       	ldd	r25, Z+37	; 0x25
    4e3e:	80 93 65 23 	sts	0x2365, r24	; 0x802365 <_ZN14CPotentiometer5valueE>
    4e42:	90 93 66 23 	sts	0x2366, r25	; 0x802366 <_ZN14CPotentiometer5valueE+0x1>
}
    4e46:	df 91       	pop	r29
    4e48:	cf 91       	pop	r28
    4e4a:	ff 91       	pop	r31
    4e4c:	ef 91       	pop	r30
    4e4e:	9f 91       	pop	r25
    4e50:	8f 91       	pop	r24
    4e52:	0f 90       	pop	r0
    4e54:	00 92 3b 00 	sts	0x003B, r0	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
    4e58:	0f 90       	pop	r0
    4e5a:	00 92 3f 00 	sts	0x003F, r0	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
    4e5e:	0f 90       	pop	r0
    4e60:	1f 90       	pop	r1
    4e62:	18 95       	reti

00004e64 <__cmpsf2>:
    4e64:	0e 94 66 27 	call	0x4ecc	; 0x4ecc <__fp_cmp>
    4e68:	08 f4       	brcc	.+2      	; 0x4e6c <__cmpsf2+0x8>
    4e6a:	81 e0       	ldi	r24, 0x01	; 1
    4e6c:	08 95       	ret

00004e6e <__fixunssfsi>:
    4e6e:	0e 94 92 27 	call	0x4f24	; 0x4f24 <__fp_splitA>
    4e72:	88 f0       	brcs	.+34     	; 0x4e96 <__fixunssfsi+0x28>
    4e74:	9f 57       	subi	r25, 0x7F	; 127
    4e76:	98 f0       	brcs	.+38     	; 0x4e9e <__fixunssfsi+0x30>
    4e78:	b9 2f       	mov	r27, r25
    4e7a:	99 27       	eor	r25, r25
    4e7c:	b7 51       	subi	r27, 0x17	; 23
    4e7e:	b0 f0       	brcs	.+44     	; 0x4eac <__fixunssfsi+0x3e>
    4e80:	e1 f0       	breq	.+56     	; 0x4eba <__fixunssfsi+0x4c>
    4e82:	66 0f       	add	r22, r22
    4e84:	77 1f       	adc	r23, r23
    4e86:	88 1f       	adc	r24, r24
    4e88:	99 1f       	adc	r25, r25
    4e8a:	1a f0       	brmi	.+6      	; 0x4e92 <__fixunssfsi+0x24>
    4e8c:	ba 95       	dec	r27
    4e8e:	c9 f7       	brne	.-14     	; 0x4e82 <__fixunssfsi+0x14>
    4e90:	14 c0       	rjmp	.+40     	; 0x4eba <__fixunssfsi+0x4c>
    4e92:	b1 30       	cpi	r27, 0x01	; 1
    4e94:	91 f0       	breq	.+36     	; 0x4eba <__fixunssfsi+0x4c>
    4e96:	0e 94 ac 27 	call	0x4f58	; 0x4f58 <__fp_zero>
    4e9a:	b1 e0       	ldi	r27, 0x01	; 1
    4e9c:	08 95       	ret
    4e9e:	0c 94 ac 27 	jmp	0x4f58	; 0x4f58 <__fp_zero>
    4ea2:	67 2f       	mov	r22, r23
    4ea4:	78 2f       	mov	r23, r24
    4ea6:	88 27       	eor	r24, r24
    4ea8:	b8 5f       	subi	r27, 0xF8	; 248
    4eaa:	39 f0       	breq	.+14     	; 0x4eba <__fixunssfsi+0x4c>
    4eac:	b9 3f       	cpi	r27, 0xF9	; 249
    4eae:	cc f3       	brlt	.-14     	; 0x4ea2 <__fixunssfsi+0x34>
    4eb0:	86 95       	lsr	r24
    4eb2:	77 95       	ror	r23
    4eb4:	67 95       	ror	r22
    4eb6:	b3 95       	inc	r27
    4eb8:	d9 f7       	brne	.-10     	; 0x4eb0 <__fixunssfsi+0x42>
    4eba:	3e f4       	brtc	.+14     	; 0x4eca <__fixunssfsi+0x5c>
    4ebc:	90 95       	com	r25
    4ebe:	80 95       	com	r24
    4ec0:	70 95       	com	r23
    4ec2:	61 95       	neg	r22
    4ec4:	7f 4f       	sbci	r23, 0xFF	; 255
    4ec6:	8f 4f       	sbci	r24, 0xFF	; 255
    4ec8:	9f 4f       	sbci	r25, 0xFF	; 255
    4eca:	08 95       	ret

00004ecc <__fp_cmp>:
    4ecc:	99 0f       	add	r25, r25
    4ece:	00 08       	sbc	r0, r0
    4ed0:	55 0f       	add	r21, r21
    4ed2:	aa 0b       	sbc	r26, r26
    4ed4:	e0 e8       	ldi	r30, 0x80	; 128
    4ed6:	fe ef       	ldi	r31, 0xFE	; 254
    4ed8:	16 16       	cp	r1, r22
    4eda:	17 06       	cpc	r1, r23
    4edc:	e8 07       	cpc	r30, r24
    4ede:	f9 07       	cpc	r31, r25
    4ee0:	c0 f0       	brcs	.+48     	; 0x4f12 <__fp_cmp+0x46>
    4ee2:	12 16       	cp	r1, r18
    4ee4:	13 06       	cpc	r1, r19
    4ee6:	e4 07       	cpc	r30, r20
    4ee8:	f5 07       	cpc	r31, r21
    4eea:	98 f0       	brcs	.+38     	; 0x4f12 <__fp_cmp+0x46>
    4eec:	62 1b       	sub	r22, r18
    4eee:	73 0b       	sbc	r23, r19
    4ef0:	84 0b       	sbc	r24, r20
    4ef2:	95 0b       	sbc	r25, r21
    4ef4:	39 f4       	brne	.+14     	; 0x4f04 <__fp_cmp+0x38>
    4ef6:	0a 26       	eor	r0, r26
    4ef8:	61 f0       	breq	.+24     	; 0x4f12 <__fp_cmp+0x46>
    4efa:	23 2b       	or	r18, r19
    4efc:	24 2b       	or	r18, r20
    4efe:	25 2b       	or	r18, r21
    4f00:	21 f4       	brne	.+8      	; 0x4f0a <__fp_cmp+0x3e>
    4f02:	08 95       	ret
    4f04:	0a 26       	eor	r0, r26
    4f06:	09 f4       	brne	.+2      	; 0x4f0a <__fp_cmp+0x3e>
    4f08:	a1 40       	sbci	r26, 0x01	; 1
    4f0a:	a6 95       	lsr	r26
    4f0c:	8f ef       	ldi	r24, 0xFF	; 255
    4f0e:	81 1d       	adc	r24, r1
    4f10:	81 1d       	adc	r24, r1
    4f12:	08 95       	ret

00004f14 <__fp_split3>:
    4f14:	57 fd       	sbrc	r21, 7
    4f16:	90 58       	subi	r25, 0x80	; 128
    4f18:	44 0f       	add	r20, r20
    4f1a:	55 1f       	adc	r21, r21
    4f1c:	59 f0       	breq	.+22     	; 0x4f34 <__fp_splitA+0x10>
    4f1e:	5f 3f       	cpi	r21, 0xFF	; 255
    4f20:	71 f0       	breq	.+28     	; 0x4f3e <__fp_splitA+0x1a>
    4f22:	47 95       	ror	r20

00004f24 <__fp_splitA>:
    4f24:	88 0f       	add	r24, r24
    4f26:	97 fb       	bst	r25, 7
    4f28:	99 1f       	adc	r25, r25
    4f2a:	61 f0       	breq	.+24     	; 0x4f44 <__fp_splitA+0x20>
    4f2c:	9f 3f       	cpi	r25, 0xFF	; 255
    4f2e:	79 f0       	breq	.+30     	; 0x4f4e <__fp_splitA+0x2a>
    4f30:	87 95       	ror	r24
    4f32:	08 95       	ret
    4f34:	12 16       	cp	r1, r18
    4f36:	13 06       	cpc	r1, r19
    4f38:	14 06       	cpc	r1, r20
    4f3a:	55 1f       	adc	r21, r21
    4f3c:	f2 cf       	rjmp	.-28     	; 0x4f22 <__fp_split3+0xe>
    4f3e:	46 95       	lsr	r20
    4f40:	f1 df       	rcall	.-30     	; 0x4f24 <__fp_splitA>
    4f42:	08 c0       	rjmp	.+16     	; 0x4f54 <__fp_splitA+0x30>
    4f44:	16 16       	cp	r1, r22
    4f46:	17 06       	cpc	r1, r23
    4f48:	18 06       	cpc	r1, r24
    4f4a:	99 1f       	adc	r25, r25
    4f4c:	f1 cf       	rjmp	.-30     	; 0x4f30 <__fp_splitA+0xc>
    4f4e:	86 95       	lsr	r24
    4f50:	71 05       	cpc	r23, r1
    4f52:	61 05       	cpc	r22, r1
    4f54:	08 94       	sec
    4f56:	08 95       	ret

00004f58 <__fp_zero>:
    4f58:	e8 94       	clt

00004f5a <__fp_szero>:
    4f5a:	bb 27       	eor	r27, r27
    4f5c:	66 27       	eor	r22, r22
    4f5e:	77 27       	eor	r23, r23
    4f60:	cb 01       	movw	r24, r22
    4f62:	97 f9       	bld	r25, 7
    4f64:	08 95       	ret

00004f66 <__gesf2>:
    4f66:	0e 94 66 27 	call	0x4ecc	; 0x4ecc <__fp_cmp>
    4f6a:	08 f4       	brcc	.+2      	; 0x4f6e <__gesf2+0x8>
    4f6c:	8f ef       	ldi	r24, 0xFF	; 255
    4f6e:	08 95       	ret

00004f70 <__mulsf3>:
    4f70:	0e 94 cb 27 	call	0x4f96	; 0x4f96 <__mulsf3x>
    4f74:	0c 94 3c 28 	jmp	0x5078	; 0x5078 <__fp_round>
    4f78:	0e 94 2e 28 	call	0x505c	; 0x505c <__fp_pscA>
    4f7c:	38 f0       	brcs	.+14     	; 0x4f8c <__mulsf3+0x1c>
    4f7e:	0e 94 35 28 	call	0x506a	; 0x506a <__fp_pscB>
    4f82:	20 f0       	brcs	.+8      	; 0x4f8c <__mulsf3+0x1c>
    4f84:	95 23       	and	r25, r21
    4f86:	11 f0       	breq	.+4      	; 0x4f8c <__mulsf3+0x1c>
    4f88:	0c 94 25 28 	jmp	0x504a	; 0x504a <__fp_inf>
    4f8c:	0c 94 2b 28 	jmp	0x5056	; 0x5056 <__fp_nan>
    4f90:	11 24       	eor	r1, r1
    4f92:	0c 94 ad 27 	jmp	0x4f5a	; 0x4f5a <__fp_szero>

00004f96 <__mulsf3x>:
    4f96:	0e 94 8a 27 	call	0x4f14	; 0x4f14 <__fp_split3>
    4f9a:	70 f3       	brcs	.-36     	; 0x4f78 <__mulsf3+0x8>

00004f9c <__mulsf3_pse>:
    4f9c:	95 9f       	mul	r25, r21
    4f9e:	c1 f3       	breq	.-16     	; 0x4f90 <__mulsf3+0x20>
    4fa0:	95 0f       	add	r25, r21
    4fa2:	50 e0       	ldi	r21, 0x00	; 0
    4fa4:	55 1f       	adc	r21, r21
    4fa6:	62 9f       	mul	r22, r18
    4fa8:	f0 01       	movw	r30, r0
    4faa:	72 9f       	mul	r23, r18
    4fac:	bb 27       	eor	r27, r27
    4fae:	f0 0d       	add	r31, r0
    4fb0:	b1 1d       	adc	r27, r1
    4fb2:	63 9f       	mul	r22, r19
    4fb4:	aa 27       	eor	r26, r26
    4fb6:	f0 0d       	add	r31, r0
    4fb8:	b1 1d       	adc	r27, r1
    4fba:	aa 1f       	adc	r26, r26
    4fbc:	64 9f       	mul	r22, r20
    4fbe:	66 27       	eor	r22, r22
    4fc0:	b0 0d       	add	r27, r0
    4fc2:	a1 1d       	adc	r26, r1
    4fc4:	66 1f       	adc	r22, r22
    4fc6:	82 9f       	mul	r24, r18
    4fc8:	22 27       	eor	r18, r18
    4fca:	b0 0d       	add	r27, r0
    4fcc:	a1 1d       	adc	r26, r1
    4fce:	62 1f       	adc	r22, r18
    4fd0:	73 9f       	mul	r23, r19
    4fd2:	b0 0d       	add	r27, r0
    4fd4:	a1 1d       	adc	r26, r1
    4fd6:	62 1f       	adc	r22, r18
    4fd8:	83 9f       	mul	r24, r19
    4fda:	a0 0d       	add	r26, r0
    4fdc:	61 1d       	adc	r22, r1
    4fde:	22 1f       	adc	r18, r18
    4fe0:	74 9f       	mul	r23, r20
    4fe2:	33 27       	eor	r19, r19
    4fe4:	a0 0d       	add	r26, r0
    4fe6:	61 1d       	adc	r22, r1
    4fe8:	23 1f       	adc	r18, r19
    4fea:	84 9f       	mul	r24, r20
    4fec:	60 0d       	add	r22, r0
    4fee:	21 1d       	adc	r18, r1
    4ff0:	82 2f       	mov	r24, r18
    4ff2:	76 2f       	mov	r23, r22
    4ff4:	6a 2f       	mov	r22, r26
    4ff6:	11 24       	eor	r1, r1
    4ff8:	9f 57       	subi	r25, 0x7F	; 127
    4ffa:	50 40       	sbci	r21, 0x00	; 0
    4ffc:	9a f0       	brmi	.+38     	; 0x5024 <__mulsf3_pse+0x88>
    4ffe:	f1 f0       	breq	.+60     	; 0x503c <__mulsf3_pse+0xa0>
    5000:	88 23       	and	r24, r24
    5002:	4a f0       	brmi	.+18     	; 0x5016 <__mulsf3_pse+0x7a>
    5004:	ee 0f       	add	r30, r30
    5006:	ff 1f       	adc	r31, r31
    5008:	bb 1f       	adc	r27, r27
    500a:	66 1f       	adc	r22, r22
    500c:	77 1f       	adc	r23, r23
    500e:	88 1f       	adc	r24, r24
    5010:	91 50       	subi	r25, 0x01	; 1
    5012:	50 40       	sbci	r21, 0x00	; 0
    5014:	a9 f7       	brne	.-22     	; 0x5000 <__mulsf3_pse+0x64>
    5016:	9e 3f       	cpi	r25, 0xFE	; 254
    5018:	51 05       	cpc	r21, r1
    501a:	80 f0       	brcs	.+32     	; 0x503c <__mulsf3_pse+0xa0>
    501c:	0c 94 25 28 	jmp	0x504a	; 0x504a <__fp_inf>
    5020:	0c 94 ad 27 	jmp	0x4f5a	; 0x4f5a <__fp_szero>
    5024:	5f 3f       	cpi	r21, 0xFF	; 255
    5026:	e4 f3       	brlt	.-8      	; 0x5020 <__mulsf3_pse+0x84>
    5028:	98 3e       	cpi	r25, 0xE8	; 232
    502a:	d4 f3       	brlt	.-12     	; 0x5020 <__mulsf3_pse+0x84>
    502c:	86 95       	lsr	r24
    502e:	77 95       	ror	r23
    5030:	67 95       	ror	r22
    5032:	b7 95       	ror	r27
    5034:	f7 95       	ror	r31
    5036:	e7 95       	ror	r30
    5038:	9f 5f       	subi	r25, 0xFF	; 255
    503a:	c1 f7       	brne	.-16     	; 0x502c <__mulsf3_pse+0x90>
    503c:	fe 2b       	or	r31, r30
    503e:	88 0f       	add	r24, r24
    5040:	91 1d       	adc	r25, r1
    5042:	96 95       	lsr	r25
    5044:	87 95       	ror	r24
    5046:	97 f9       	bld	r25, 7
    5048:	08 95       	ret

0000504a <__fp_inf>:
    504a:	97 f9       	bld	r25, 7
    504c:	9f 67       	ori	r25, 0x7F	; 127
    504e:	80 e8       	ldi	r24, 0x80	; 128
    5050:	70 e0       	ldi	r23, 0x00	; 0
    5052:	60 e0       	ldi	r22, 0x00	; 0
    5054:	08 95       	ret

00005056 <__fp_nan>:
    5056:	9f ef       	ldi	r25, 0xFF	; 255
    5058:	80 ec       	ldi	r24, 0xC0	; 192
    505a:	08 95       	ret

0000505c <__fp_pscA>:
    505c:	00 24       	eor	r0, r0
    505e:	0a 94       	dec	r0
    5060:	16 16       	cp	r1, r22
    5062:	17 06       	cpc	r1, r23
    5064:	18 06       	cpc	r1, r24
    5066:	09 06       	cpc	r0, r25
    5068:	08 95       	ret

0000506a <__fp_pscB>:
    506a:	00 24       	eor	r0, r0
    506c:	0a 94       	dec	r0
    506e:	12 16       	cp	r1, r18
    5070:	13 06       	cpc	r1, r19
    5072:	14 06       	cpc	r1, r20
    5074:	05 06       	cpc	r0, r21
    5076:	08 95       	ret

00005078 <__fp_round>:
    5078:	09 2e       	mov	r0, r25
    507a:	03 94       	inc	r0
    507c:	00 0c       	add	r0, r0
    507e:	11 f4       	brne	.+4      	; 0x5084 <__fp_round+0xc>
    5080:	88 23       	and	r24, r24
    5082:	52 f0       	brmi	.+20     	; 0x5098 <__fp_round+0x20>
    5084:	bb 0f       	add	r27, r27
    5086:	40 f4       	brcc	.+16     	; 0x5098 <__fp_round+0x20>
    5088:	bf 2b       	or	r27, r31
    508a:	11 f4       	brne	.+4      	; 0x5090 <__fp_round+0x18>
    508c:	60 ff       	sbrs	r22, 0
    508e:	04 c0       	rjmp	.+8      	; 0x5098 <__fp_round+0x20>
    5090:	6f 5f       	subi	r22, 0xFF	; 255
    5092:	7f 4f       	sbci	r23, 0xFF	; 255
    5094:	8f 4f       	sbci	r24, 0xFF	; 255
    5096:	9f 4f       	sbci	r25, 0xFF	; 255
    5098:	08 95       	ret

0000509a <__udivmodhi4>:
    509a:	aa 1b       	sub	r26, r26
    509c:	bb 1b       	sub	r27, r27
    509e:	51 e1       	ldi	r21, 0x11	; 17
    50a0:	07 c0       	rjmp	.+14     	; 0x50b0 <__udivmodhi4_ep>

000050a2 <__udivmodhi4_loop>:
    50a2:	aa 1f       	adc	r26, r26
    50a4:	bb 1f       	adc	r27, r27
    50a6:	a6 17       	cp	r26, r22
    50a8:	b7 07       	cpc	r27, r23
    50aa:	10 f0       	brcs	.+4      	; 0x50b0 <__udivmodhi4_ep>
    50ac:	a6 1b       	sub	r26, r22
    50ae:	b7 0b       	sbc	r27, r23

000050b0 <__udivmodhi4_ep>:
    50b0:	88 1f       	adc	r24, r24
    50b2:	99 1f       	adc	r25, r25
    50b4:	5a 95       	dec	r21
    50b6:	a9 f7       	brne	.-22     	; 0x50a2 <__udivmodhi4_loop>
    50b8:	80 95       	com	r24
    50ba:	90 95       	com	r25
    50bc:	bc 01       	movw	r22, r24
    50be:	cd 01       	movw	r24, r26
    50c0:	08 95       	ret

000050c2 <__divmodsi4>:
    50c2:	05 2e       	mov	r0, r21
    50c4:	97 fb       	bst	r25, 7
    50c6:	1e f4       	brtc	.+6      	; 0x50ce <__divmodsi4+0xc>
    50c8:	00 94       	com	r0
    50ca:	0e 94 78 28 	call	0x50f0	; 0x50f0 <__negsi2>
    50ce:	57 fd       	sbrc	r21, 7
    50d0:	07 d0       	rcall	.+14     	; 0x50e0 <__divmodsi4_neg2>
    50d2:	0e 94 97 28 	call	0x512e	; 0x512e <__udivmodsi4>
    50d6:	07 fc       	sbrc	r0, 7
    50d8:	03 d0       	rcall	.+6      	; 0x50e0 <__divmodsi4_neg2>
    50da:	4e f4       	brtc	.+18     	; 0x50ee <__divmodsi4_exit>
    50dc:	0c 94 78 28 	jmp	0x50f0	; 0x50f0 <__negsi2>

000050e0 <__divmodsi4_neg2>:
    50e0:	50 95       	com	r21
    50e2:	40 95       	com	r20
    50e4:	30 95       	com	r19
    50e6:	21 95       	neg	r18
    50e8:	3f 4f       	sbci	r19, 0xFF	; 255
    50ea:	4f 4f       	sbci	r20, 0xFF	; 255
    50ec:	5f 4f       	sbci	r21, 0xFF	; 255

000050ee <__divmodsi4_exit>:
    50ee:	08 95       	ret

000050f0 <__negsi2>:
    50f0:	90 95       	com	r25
    50f2:	80 95       	com	r24
    50f4:	70 95       	com	r23
    50f6:	61 95       	neg	r22
    50f8:	7f 4f       	sbci	r23, 0xFF	; 255
    50fa:	8f 4f       	sbci	r24, 0xFF	; 255
    50fc:	9f 4f       	sbci	r25, 0xFF	; 255
    50fe:	08 95       	ret

00005100 <__tablejump2__>:
    5100:	ee 0f       	add	r30, r30
    5102:	ff 1f       	adc	r31, r31
    5104:	88 1f       	adc	r24, r24
    5106:	8b bf       	out	0x3b, r24	; 59
    5108:	07 90       	elpm	r0, Z+
    510a:	f6 91       	elpm	r31, Z
    510c:	e0 2d       	mov	r30, r0
    510e:	19 94       	eijmp

00005110 <__umulhisi3>:
    5110:	a2 9f       	mul	r26, r18
    5112:	b0 01       	movw	r22, r0
    5114:	b3 9f       	mul	r27, r19
    5116:	c0 01       	movw	r24, r0
    5118:	a3 9f       	mul	r26, r19
    511a:	70 0d       	add	r23, r0
    511c:	81 1d       	adc	r24, r1
    511e:	11 24       	eor	r1, r1
    5120:	91 1d       	adc	r25, r1
    5122:	b2 9f       	mul	r27, r18
    5124:	70 0d       	add	r23, r0
    5126:	81 1d       	adc	r24, r1
    5128:	11 24       	eor	r1, r1
    512a:	91 1d       	adc	r25, r1
    512c:	08 95       	ret

0000512e <__udivmodsi4>:
    512e:	a1 e2       	ldi	r26, 0x21	; 33
    5130:	1a 2e       	mov	r1, r26
    5132:	aa 1b       	sub	r26, r26
    5134:	bb 1b       	sub	r27, r27
    5136:	fd 01       	movw	r30, r26
    5138:	0d c0       	rjmp	.+26     	; 0x5154 <__udivmodsi4_ep>

0000513a <__udivmodsi4_loop>:
    513a:	aa 1f       	adc	r26, r26
    513c:	bb 1f       	adc	r27, r27
    513e:	ee 1f       	adc	r30, r30
    5140:	ff 1f       	adc	r31, r31
    5142:	a2 17       	cp	r26, r18
    5144:	b3 07       	cpc	r27, r19
    5146:	e4 07       	cpc	r30, r20
    5148:	f5 07       	cpc	r31, r21
    514a:	20 f0       	brcs	.+8      	; 0x5154 <__udivmodsi4_ep>
    514c:	a2 1b       	sub	r26, r18
    514e:	b3 0b       	sbc	r27, r19
    5150:	e4 0b       	sbc	r30, r20
    5152:	f5 0b       	sbc	r31, r21

00005154 <__udivmodsi4_ep>:
    5154:	66 1f       	adc	r22, r22
    5156:	77 1f       	adc	r23, r23
    5158:	88 1f       	adc	r24, r24
    515a:	99 1f       	adc	r25, r25
    515c:	1a 94       	dec	r1
    515e:	69 f7       	brne	.-38     	; 0x513a <__udivmodsi4_loop>
    5160:	60 95       	com	r22
    5162:	70 95       	com	r23
    5164:	80 95       	com	r24
    5166:	90 95       	com	r25
    5168:	9b 01       	movw	r18, r22
    516a:	ac 01       	movw	r20, r24
    516c:	bd 01       	movw	r22, r26
    516e:	cf 01       	movw	r24, r30
    5170:	08 95       	ret

00005172 <memcpy>:
    5172:	fb 01       	movw	r30, r22
    5174:	dc 01       	movw	r26, r24
    5176:	02 c0       	rjmp	.+4      	; 0x517c <memcpy+0xa>
    5178:	01 90       	ld	r0, Z+
    517a:	0d 92       	st	X+, r0
    517c:	41 50       	subi	r20, 0x01	; 1
    517e:	50 40       	sbci	r21, 0x00	; 0
    5180:	d8 f7       	brcc	.-10     	; 0x5178 <memcpy+0x6>
    5182:	08 95       	ret

00005184 <strcpy>:
    5184:	fb 01       	movw	r30, r22
    5186:	dc 01       	movw	r26, r24
    5188:	01 90       	ld	r0, Z+
    518a:	0d 92       	st	X+, r0
    518c:	00 20       	and	r0, r0
    518e:	e1 f7       	brne	.-8      	; 0x5188 <strcpy+0x4>
    5190:	08 95       	ret

00005192 <__do_global_dtors>:
    5192:	10 e0       	ldi	r17, 0x00	; 0
    5194:	cc ee       	ldi	r28, 0xEC	; 236
    5196:	d0 e0       	ldi	r29, 0x00	; 0
    5198:	00 e0       	ldi	r16, 0x00	; 0
    519a:	06 c0       	rjmp	.+12     	; 0x51a8 <__do_global_dtors+0x16>
    519c:	80 2f       	mov	r24, r16
    519e:	fe 01       	movw	r30, r28
    51a0:	0e 94 80 28 	call	0x5100	; 0x5100 <__tablejump2__>
    51a4:	21 96       	adiw	r28, 0x01	; 1
    51a6:	01 1d       	adc	r16, r1
    51a8:	cd 3e       	cpi	r28, 0xED	; 237
    51aa:	d1 07       	cpc	r29, r17
    51ac:	80 e0       	ldi	r24, 0x00	; 0
    51ae:	08 07       	cpc	r16, r24
    51b0:	a9 f7       	brne	.-22     	; 0x519c <__do_global_dtors+0xa>
    51b2:	f8 94       	cli

000051b4 <__stop_program>:
    51b4:	ff cf       	rjmp	.-2      	; 0x51b4 <__stop_program>
