#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1deb4b0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1e2ea90 .scope module, "tb" "tb" 3 211;
 .timescale -12 -12;
L_0x1de97e0 .functor NOT 1, L_0x1e626a0, C4<0>, C4<0>, C4<0>;
L_0x1e39600 .functor XOR 8, L_0x1e621c0, L_0x1e62380, C4<00000000>, C4<00000000>;
L_0x1e62590 .functor XOR 8, L_0x1e39600, L_0x1e624c0, C4<00000000>, C4<00000000>;
v0x1e5fda0_0 .net *"_ivl_10", 7 0, L_0x1e624c0;  1 drivers
v0x1e5fea0_0 .net *"_ivl_12", 7 0, L_0x1e62590;  1 drivers
v0x1e5ff80_0 .net *"_ivl_2", 7 0, L_0x1e62120;  1 drivers
v0x1e60040_0 .net *"_ivl_4", 7 0, L_0x1e621c0;  1 drivers
v0x1e60120_0 .net *"_ivl_6", 7 0, L_0x1e62380;  1 drivers
v0x1e60250_0 .net *"_ivl_8", 7 0, L_0x1e39600;  1 drivers
v0x1e60330_0 .net "areset", 0 0, L_0x1de9bf0;  1 drivers
v0x1e603d0_0 .var "clk", 0 0;
v0x1e60470_0 .net "predict_history_dut", 6 0, v0x1e5f180_0;  1 drivers
v0x1e605c0_0 .net "predict_history_ref", 6 0, L_0x1e61f90;  1 drivers
v0x1e60660_0 .net "predict_pc", 6 0, L_0x1e61220;  1 drivers
v0x1e60700_0 .net "predict_taken_dut", 0 0, v0x1e5f370_0;  1 drivers
v0x1e607a0_0 .net "predict_taken_ref", 0 0, L_0x1e61dd0;  1 drivers
v0x1e60840_0 .net "predict_valid", 0 0, v0x1e5c2a0_0;  1 drivers
v0x1e608e0_0 .var/2u "stats1", 223 0;
v0x1e60980_0 .var/2u "strobe", 0 0;
v0x1e60a40_0 .net "tb_match", 0 0, L_0x1e626a0;  1 drivers
v0x1e60bf0_0 .net "tb_mismatch", 0 0, L_0x1de97e0;  1 drivers
v0x1e60c90_0 .net "train_history", 6 0, L_0x1e617d0;  1 drivers
v0x1e60d50_0 .net "train_mispredicted", 0 0, L_0x1e61670;  1 drivers
v0x1e60df0_0 .net "train_pc", 6 0, L_0x1e61960;  1 drivers
v0x1e60eb0_0 .net "train_taken", 0 0, L_0x1e61450;  1 drivers
v0x1e60f50_0 .net "train_valid", 0 0, v0x1e5cc20_0;  1 drivers
v0x1e60ff0_0 .net "wavedrom_enable", 0 0, v0x1e5ccf0_0;  1 drivers
v0x1e61090_0 .net/2s "wavedrom_hide_after_time", 31 0, v0x1e5cd90_0;  1 drivers
v0x1e61130_0 .net "wavedrom_title", 511 0, v0x1e5ce70_0;  1 drivers
L_0x1e62120 .concat [ 7 1 0 0], L_0x1e61f90, L_0x1e61dd0;
L_0x1e621c0 .concat [ 7 1 0 0], L_0x1e61f90, L_0x1e61dd0;
L_0x1e62380 .concat [ 7 1 0 0], v0x1e5f180_0, v0x1e5f370_0;
L_0x1e624c0 .concat [ 7 1 0 0], L_0x1e61f90, L_0x1e61dd0;
L_0x1e626a0 .cmp/eeq 8, L_0x1e62120, L_0x1e62590;
S_0x1e38300 .scope module, "good1" "reference_module" 3 268, 3 4 0, S_0x1e2ea90;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "areset";
    .port_info 2 /INPUT 1 "predict_valid";
    .port_info 3 /INPUT 7 "predict_pc";
    .port_info 4 /OUTPUT 1 "predict_taken";
    .port_info 5 /OUTPUT 7 "predict_history";
    .port_info 6 /INPUT 1 "train_valid";
    .port_info 7 /INPUT 1 "train_taken";
    .port_info 8 /INPUT 1 "train_mispredicted";
    .port_info 9 /INPUT 7 "train_history";
    .port_info 10 /INPUT 7 "train_pc";
P_0x1e36d50 .param/l "LNT" 0 3 22, C4<01>;
P_0x1e36d90 .param/l "LT" 0 3 22, C4<10>;
P_0x1e36dd0 .param/l "SNT" 0 3 22, C4<00>;
P_0x1e36e10 .param/l "ST" 0 3 22, C4<11>;
P_0x1e36e50 .param/l "n" 0 3 19, +C4<00000000000000000000000000000111>;
L_0x1dea0d0 .functor XOR 7, v0x1e5a440_0, L_0x1e61220, C4<0000000>, C4<0000000>;
L_0x1e14e30 .functor XOR 7, L_0x1e617d0, L_0x1e61960, C4<0000000>, C4<0000000>;
v0x1e27cd0_0 .net *"_ivl_11", 0 0, L_0x1e61ce0;  1 drivers
L_0x7f0a6f79d1c8 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1e27fa0_0 .net *"_ivl_12", 0 0, L_0x7f0a6f79d1c8;  1 drivers
L_0x7f0a6f79d210 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x1de9850_0 .net *"_ivl_16", 6 0, L_0x7f0a6f79d210;  1 drivers
v0x1de9a90_0 .net *"_ivl_4", 1 0, L_0x1e61af0;  1 drivers
v0x1de9c60_0 .net *"_ivl_6", 8 0, L_0x1e61bf0;  1 drivers
L_0x7f0a6f79d180 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1dea1c0_0 .net *"_ivl_9", 1 0, L_0x7f0a6f79d180;  1 drivers
v0x1e5a120_0 .net "areset", 0 0, L_0x1de9bf0;  alias, 1 drivers
v0x1e5a1e0_0 .net "clk", 0 0, v0x1e603d0_0;  1 drivers
v0x1e5a2a0 .array "pht", 0 127, 1 0;
v0x1e5a360_0 .net "predict_history", 6 0, L_0x1e61f90;  alias, 1 drivers
v0x1e5a440_0 .var "predict_history_r", 6 0;
v0x1e5a520_0 .net "predict_index", 6 0, L_0x1dea0d0;  1 drivers
v0x1e5a600_0 .net "predict_pc", 6 0, L_0x1e61220;  alias, 1 drivers
v0x1e5a6e0_0 .net "predict_taken", 0 0, L_0x1e61dd0;  alias, 1 drivers
v0x1e5a7a0_0 .net "predict_valid", 0 0, v0x1e5c2a0_0;  alias, 1 drivers
v0x1e5a860_0 .net "train_history", 6 0, L_0x1e617d0;  alias, 1 drivers
v0x1e5a940_0 .net "train_index", 6 0, L_0x1e14e30;  1 drivers
v0x1e5aa20_0 .net "train_mispredicted", 0 0, L_0x1e61670;  alias, 1 drivers
v0x1e5aae0_0 .net "train_pc", 6 0, L_0x1e61960;  alias, 1 drivers
v0x1e5abc0_0 .net "train_taken", 0 0, L_0x1e61450;  alias, 1 drivers
v0x1e5ac80_0 .net "train_valid", 0 0, v0x1e5cc20_0;  alias, 1 drivers
E_0x1dfa770 .event posedge, v0x1e5a120_0, v0x1e5a1e0_0;
L_0x1e61af0 .array/port v0x1e5a2a0, L_0x1e61bf0;
L_0x1e61bf0 .concat [ 7 2 0 0], L_0x1dea0d0, L_0x7f0a6f79d180;
L_0x1e61ce0 .part L_0x1e61af0, 1, 1;
L_0x1e61dd0 .functor MUXZ 1, L_0x7f0a6f79d1c8, L_0x1e61ce0, v0x1e5c2a0_0, C4<>;
L_0x1e61f90 .functor MUXZ 7, L_0x7f0a6f79d210, v0x1e5a440_0, v0x1e5c2a0_0, C4<>;
S_0x1decce0 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 3 30, 3 30 0, S_0x1e38300;
 .timescale -12 -12;
v0x1e278b0_0 .var/i "i", 31 0;
S_0x1e5aea0 .scope module, "stim1" "stimulus_gen" 3 257, 3 51 0, S_0x1e2ea90;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "areset";
    .port_info 2 /OUTPUT 1 "predict_valid";
    .port_info 3 /OUTPUT 7 "predict_pc";
    .port_info 4 /OUTPUT 1 "train_valid";
    .port_info 5 /OUTPUT 1 "train_taken";
    .port_info 6 /OUTPUT 1 "train_mispredicted";
    .port_info 7 /OUTPUT 7 "train_history";
    .port_info 8 /OUTPUT 7 "train_pc";
    .port_info 9 /INPUT 1 "tb_match";
    .port_info 10 /OUTPUT 512 "wavedrom_title";
    .port_info 11 /OUTPUT 1 "wavedrom_enable";
    .port_info 12 /OUTPUT 32 "wavedrom_hide_after_time";
P_0x1e5b050 .param/l "N" 0 3 52, +C4<00000000000000000000000000000111>;
L_0x1de9bf0 .functor BUFZ 1, v0x1e5c370_0, C4<0>, C4<0>, C4<0>;
L_0x7f0a6f79d0a8 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1e5bb30_0 .net *"_ivl_10", 0 0, L_0x7f0a6f79d0a8;  1 drivers
L_0x7f0a6f79d0f0 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x1e5bc10_0 .net *"_ivl_14", 6 0, L_0x7f0a6f79d0f0;  1 drivers
L_0x7f0a6f79d138 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x1e5bcf0_0 .net *"_ivl_18", 6 0, L_0x7f0a6f79d138;  1 drivers
L_0x7f0a6f79d018 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x1e5bdb0_0 .net *"_ivl_2", 6 0, L_0x7f0a6f79d018;  1 drivers
L_0x7f0a6f79d060 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1e5be90_0 .net *"_ivl_6", 0 0, L_0x7f0a6f79d060;  1 drivers
v0x1e5bfc0_0 .net "areset", 0 0, L_0x1de9bf0;  alias, 1 drivers
v0x1e5c060_0 .net "clk", 0 0, v0x1e603d0_0;  alias, 1 drivers
v0x1e5c130_0 .net "predict_pc", 6 0, L_0x1e61220;  alias, 1 drivers
v0x1e5c200_0 .var "predict_pc_r", 6 0;
v0x1e5c2a0_0 .var "predict_valid", 0 0;
v0x1e5c370_0 .var "reset", 0 0;
v0x1e5c410_0 .net "tb_match", 0 0, L_0x1e626a0;  alias, 1 drivers
v0x1e5c4d0_0 .net "train_history", 6 0, L_0x1e617d0;  alias, 1 drivers
v0x1e5c5c0_0 .var "train_history_r", 6 0;
v0x1e5c680_0 .net "train_mispredicted", 0 0, L_0x1e61670;  alias, 1 drivers
v0x1e5c750_0 .var "train_mispredicted_r", 0 0;
v0x1e5c7f0_0 .net "train_pc", 6 0, L_0x1e61960;  alias, 1 drivers
v0x1e5c9f0_0 .var "train_pc_r", 6 0;
v0x1e5cab0_0 .net "train_taken", 0 0, L_0x1e61450;  alias, 1 drivers
v0x1e5cb80_0 .var "train_taken_r", 0 0;
v0x1e5cc20_0 .var "train_valid", 0 0;
v0x1e5ccf0_0 .var "wavedrom_enable", 0 0;
v0x1e5cd90_0 .var/2s "wavedrom_hide_after_time", 31 0;
v0x1e5ce70_0 .var "wavedrom_title", 511 0;
E_0x1df9c10/0 .event negedge, v0x1e5a1e0_0;
E_0x1df9c10/1 .event posedge, v0x1e5a1e0_0;
E_0x1df9c10 .event/or E_0x1df9c10/0, E_0x1df9c10/1;
L_0x1e61220 .functor MUXZ 7, L_0x7f0a6f79d018, v0x1e5c200_0, v0x1e5c2a0_0, C4<>;
L_0x1e61450 .functor MUXZ 1, L_0x7f0a6f79d060, v0x1e5cb80_0, v0x1e5cc20_0, C4<>;
L_0x1e61670 .functor MUXZ 1, L_0x7f0a6f79d0a8, v0x1e5c750_0, v0x1e5cc20_0, C4<>;
L_0x1e617d0 .functor MUXZ 7, L_0x7f0a6f79d0f0, v0x1e5c5c0_0, v0x1e5cc20_0, C4<>;
L_0x1e61960 .functor MUXZ 7, L_0x7f0a6f79d138, v0x1e5c9f0_0, v0x1e5cc20_0, C4<>;
S_0x1e5b110 .scope task, "reset_test" "reset_test" 3 86, 3 86 0, S_0x1e5aea0;
 .timescale -12 -12;
v0x1e5b370_0 .var/2u "arfail", 0 0;
v0x1e5b450_0 .var "async", 0 0;
v0x1e5b510_0 .var/2u "datafail", 0 0;
v0x1e5b5b0_0 .var/2u "srfail", 0 0;
E_0x1df99c0 .event posedge, v0x1e5a1e0_0;
E_0x1ddb9f0 .event negedge, v0x1e5a1e0_0;
TD_tb.stim1.reset_test ;
    %wait E_0x1df99c0;
    %wait E_0x1df99c0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e5c370_0, 0;
    %pushi/vec4 3, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1df99c0;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %wait E_0x1ddb9f0;
    %load/vec4 v0x1e5c410_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x1e5b510_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1e5c370_0, 0;
    %wait E_0x1df99c0;
    %load/vec4 v0x1e5c410_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x1e5b370_0, 0, 1;
    %wait E_0x1df99c0;
    %load/vec4 v0x1e5c410_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x1e5b5b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e5c370_0, 0;
    %load/vec4 v0x1e5b5b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %vpi_call/w 3 100 "$display", "Hint: Your reset doesn't seem to be working." {0 0 0};
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x1e5b370_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.6, 9;
    %load/vec4 v0x1e5b450_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/1 T_0.7, 9;
    %load/vec4 v0x1e5b510_0;
    %nor/r;
    %or;
T_0.7;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0x1e5b450_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.8, 8;
    %pushi/vec4 1634957678, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_0.9, 8;
T_0.8 ; End of true expr.
    %pushi/vec4 7567726, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_0.9, 8;
 ; End of false expr.
    %blend;
T_0.9;
    %vpi_call/w 3 102 "$display", "Hint: Your reset should be %0s, but doesn't appear to be.", S<0,vec4,u96> {1 0 0};
T_0.4 ;
T_0.3 ;
    %end;
S_0x1e5b670 .scope task, "wavedrom_start" "wavedrom_start" 3 77, 3 77 0, S_0x1e5aea0;
 .timescale -12 -12;
v0x1e5b870_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1e5b950 .scope task, "wavedrom_stop" "wavedrom_stop" 3 80, 3 80 0, S_0x1e5aea0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1e5d0f0 .scope module, "top_module1" "top_module" 3 281, 4 1 0, S_0x1e2ea90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "areset";
    .port_info 2 /INPUT 1 "predict_valid";
    .port_info 3 /INPUT 7 "predict_pc";
    .port_info 4 /OUTPUT 1 "predict_taken";
    .port_info 5 /OUTPUT 7 "predict_history";
    .port_info 6 /INPUT 1 "train_valid";
    .port_info 7 /INPUT 1 "train_taken";
    .port_info 8 /INPUT 1 "train_mispredicted";
    .port_info 9 /INPUT 7 "train_history";
    .port_info 10 /INPUT 7 "train_pc";
P_0x1e36990 .param/l "HISTORY_SIZE" 0 4 18, +C4<00000000000000000000000000000111>;
P_0x1e369d0 .param/l "PHT_SIZE" 0 4 17, +C4<00000000000000000000000010000000>;
L_0x1e03af0 .functor XOR 7, L_0x1e61220, v0x1e5def0_0, C4<0000000>, C4<0000000>;
v0x1e5dcd0_0 .net "areset", 0 0, L_0x1de9bf0;  alias, 1 drivers
v0x1e5dde0_0 .net "clk", 0 0, v0x1e603d0_0;  alias, 1 drivers
v0x1e5def0_0 .var "global_history", 6 0;
v0x1e5df90 .array "pht", 0 127, 1 0;
v0x1e5f050_0 .net "pht_index", 6 0, L_0x1e03af0;  1 drivers
v0x1e5f180_0 .var "predict_history", 6 0;
v0x1e5f260_0 .net "predict_pc", 6 0, L_0x1e61220;  alias, 1 drivers
v0x1e5f370_0 .var "predict_taken", 0 0;
v0x1e5f430_0 .net "predict_valid", 0 0, v0x1e5c2a0_0;  alias, 1 drivers
v0x1e5f4d0_0 .net "train_history", 6 0, L_0x1e617d0;  alias, 1 drivers
v0x1e5f5e0_0 .net "train_mispredicted", 0 0, L_0x1e61670;  alias, 1 drivers
v0x1e5f6d0_0 .net "train_pc", 6 0, L_0x1e61960;  alias, 1 drivers
v0x1e5f7e0_0 .net "train_taken", 0 0, L_0x1e61450;  alias, 1 drivers
v0x1e5f8d0_0 .net "train_valid", 0 0, v0x1e5cc20_0;  alias, 1 drivers
v0x1e5df90_0 .array/port v0x1e5df90, 0;
v0x1e5df90_1 .array/port v0x1e5df90, 1;
E_0x1e40060/0 .event anyedge, v0x1e5a7a0_0, v0x1e5f050_0, v0x1e5df90_0, v0x1e5df90_1;
v0x1e5df90_2 .array/port v0x1e5df90, 2;
v0x1e5df90_3 .array/port v0x1e5df90, 3;
v0x1e5df90_4 .array/port v0x1e5df90, 4;
v0x1e5df90_5 .array/port v0x1e5df90, 5;
E_0x1e40060/1 .event anyedge, v0x1e5df90_2, v0x1e5df90_3, v0x1e5df90_4, v0x1e5df90_5;
v0x1e5df90_6 .array/port v0x1e5df90, 6;
v0x1e5df90_7 .array/port v0x1e5df90, 7;
v0x1e5df90_8 .array/port v0x1e5df90, 8;
v0x1e5df90_9 .array/port v0x1e5df90, 9;
E_0x1e40060/2 .event anyedge, v0x1e5df90_6, v0x1e5df90_7, v0x1e5df90_8, v0x1e5df90_9;
v0x1e5df90_10 .array/port v0x1e5df90, 10;
v0x1e5df90_11 .array/port v0x1e5df90, 11;
v0x1e5df90_12 .array/port v0x1e5df90, 12;
v0x1e5df90_13 .array/port v0x1e5df90, 13;
E_0x1e40060/3 .event anyedge, v0x1e5df90_10, v0x1e5df90_11, v0x1e5df90_12, v0x1e5df90_13;
v0x1e5df90_14 .array/port v0x1e5df90, 14;
v0x1e5df90_15 .array/port v0x1e5df90, 15;
v0x1e5df90_16 .array/port v0x1e5df90, 16;
v0x1e5df90_17 .array/port v0x1e5df90, 17;
E_0x1e40060/4 .event anyedge, v0x1e5df90_14, v0x1e5df90_15, v0x1e5df90_16, v0x1e5df90_17;
v0x1e5df90_18 .array/port v0x1e5df90, 18;
v0x1e5df90_19 .array/port v0x1e5df90, 19;
v0x1e5df90_20 .array/port v0x1e5df90, 20;
v0x1e5df90_21 .array/port v0x1e5df90, 21;
E_0x1e40060/5 .event anyedge, v0x1e5df90_18, v0x1e5df90_19, v0x1e5df90_20, v0x1e5df90_21;
v0x1e5df90_22 .array/port v0x1e5df90, 22;
v0x1e5df90_23 .array/port v0x1e5df90, 23;
v0x1e5df90_24 .array/port v0x1e5df90, 24;
v0x1e5df90_25 .array/port v0x1e5df90, 25;
E_0x1e40060/6 .event anyedge, v0x1e5df90_22, v0x1e5df90_23, v0x1e5df90_24, v0x1e5df90_25;
v0x1e5df90_26 .array/port v0x1e5df90, 26;
v0x1e5df90_27 .array/port v0x1e5df90, 27;
v0x1e5df90_28 .array/port v0x1e5df90, 28;
v0x1e5df90_29 .array/port v0x1e5df90, 29;
E_0x1e40060/7 .event anyedge, v0x1e5df90_26, v0x1e5df90_27, v0x1e5df90_28, v0x1e5df90_29;
v0x1e5df90_30 .array/port v0x1e5df90, 30;
v0x1e5df90_31 .array/port v0x1e5df90, 31;
v0x1e5df90_32 .array/port v0x1e5df90, 32;
v0x1e5df90_33 .array/port v0x1e5df90, 33;
E_0x1e40060/8 .event anyedge, v0x1e5df90_30, v0x1e5df90_31, v0x1e5df90_32, v0x1e5df90_33;
v0x1e5df90_34 .array/port v0x1e5df90, 34;
v0x1e5df90_35 .array/port v0x1e5df90, 35;
v0x1e5df90_36 .array/port v0x1e5df90, 36;
v0x1e5df90_37 .array/port v0x1e5df90, 37;
E_0x1e40060/9 .event anyedge, v0x1e5df90_34, v0x1e5df90_35, v0x1e5df90_36, v0x1e5df90_37;
v0x1e5df90_38 .array/port v0x1e5df90, 38;
v0x1e5df90_39 .array/port v0x1e5df90, 39;
v0x1e5df90_40 .array/port v0x1e5df90, 40;
v0x1e5df90_41 .array/port v0x1e5df90, 41;
E_0x1e40060/10 .event anyedge, v0x1e5df90_38, v0x1e5df90_39, v0x1e5df90_40, v0x1e5df90_41;
v0x1e5df90_42 .array/port v0x1e5df90, 42;
v0x1e5df90_43 .array/port v0x1e5df90, 43;
v0x1e5df90_44 .array/port v0x1e5df90, 44;
v0x1e5df90_45 .array/port v0x1e5df90, 45;
E_0x1e40060/11 .event anyedge, v0x1e5df90_42, v0x1e5df90_43, v0x1e5df90_44, v0x1e5df90_45;
v0x1e5df90_46 .array/port v0x1e5df90, 46;
v0x1e5df90_47 .array/port v0x1e5df90, 47;
v0x1e5df90_48 .array/port v0x1e5df90, 48;
v0x1e5df90_49 .array/port v0x1e5df90, 49;
E_0x1e40060/12 .event anyedge, v0x1e5df90_46, v0x1e5df90_47, v0x1e5df90_48, v0x1e5df90_49;
v0x1e5df90_50 .array/port v0x1e5df90, 50;
v0x1e5df90_51 .array/port v0x1e5df90, 51;
v0x1e5df90_52 .array/port v0x1e5df90, 52;
v0x1e5df90_53 .array/port v0x1e5df90, 53;
E_0x1e40060/13 .event anyedge, v0x1e5df90_50, v0x1e5df90_51, v0x1e5df90_52, v0x1e5df90_53;
v0x1e5df90_54 .array/port v0x1e5df90, 54;
v0x1e5df90_55 .array/port v0x1e5df90, 55;
v0x1e5df90_56 .array/port v0x1e5df90, 56;
v0x1e5df90_57 .array/port v0x1e5df90, 57;
E_0x1e40060/14 .event anyedge, v0x1e5df90_54, v0x1e5df90_55, v0x1e5df90_56, v0x1e5df90_57;
v0x1e5df90_58 .array/port v0x1e5df90, 58;
v0x1e5df90_59 .array/port v0x1e5df90, 59;
v0x1e5df90_60 .array/port v0x1e5df90, 60;
v0x1e5df90_61 .array/port v0x1e5df90, 61;
E_0x1e40060/15 .event anyedge, v0x1e5df90_58, v0x1e5df90_59, v0x1e5df90_60, v0x1e5df90_61;
v0x1e5df90_62 .array/port v0x1e5df90, 62;
v0x1e5df90_63 .array/port v0x1e5df90, 63;
v0x1e5df90_64 .array/port v0x1e5df90, 64;
v0x1e5df90_65 .array/port v0x1e5df90, 65;
E_0x1e40060/16 .event anyedge, v0x1e5df90_62, v0x1e5df90_63, v0x1e5df90_64, v0x1e5df90_65;
v0x1e5df90_66 .array/port v0x1e5df90, 66;
v0x1e5df90_67 .array/port v0x1e5df90, 67;
v0x1e5df90_68 .array/port v0x1e5df90, 68;
v0x1e5df90_69 .array/port v0x1e5df90, 69;
E_0x1e40060/17 .event anyedge, v0x1e5df90_66, v0x1e5df90_67, v0x1e5df90_68, v0x1e5df90_69;
v0x1e5df90_70 .array/port v0x1e5df90, 70;
v0x1e5df90_71 .array/port v0x1e5df90, 71;
v0x1e5df90_72 .array/port v0x1e5df90, 72;
v0x1e5df90_73 .array/port v0x1e5df90, 73;
E_0x1e40060/18 .event anyedge, v0x1e5df90_70, v0x1e5df90_71, v0x1e5df90_72, v0x1e5df90_73;
v0x1e5df90_74 .array/port v0x1e5df90, 74;
v0x1e5df90_75 .array/port v0x1e5df90, 75;
v0x1e5df90_76 .array/port v0x1e5df90, 76;
v0x1e5df90_77 .array/port v0x1e5df90, 77;
E_0x1e40060/19 .event anyedge, v0x1e5df90_74, v0x1e5df90_75, v0x1e5df90_76, v0x1e5df90_77;
v0x1e5df90_78 .array/port v0x1e5df90, 78;
v0x1e5df90_79 .array/port v0x1e5df90, 79;
v0x1e5df90_80 .array/port v0x1e5df90, 80;
v0x1e5df90_81 .array/port v0x1e5df90, 81;
E_0x1e40060/20 .event anyedge, v0x1e5df90_78, v0x1e5df90_79, v0x1e5df90_80, v0x1e5df90_81;
v0x1e5df90_82 .array/port v0x1e5df90, 82;
v0x1e5df90_83 .array/port v0x1e5df90, 83;
v0x1e5df90_84 .array/port v0x1e5df90, 84;
v0x1e5df90_85 .array/port v0x1e5df90, 85;
E_0x1e40060/21 .event anyedge, v0x1e5df90_82, v0x1e5df90_83, v0x1e5df90_84, v0x1e5df90_85;
v0x1e5df90_86 .array/port v0x1e5df90, 86;
v0x1e5df90_87 .array/port v0x1e5df90, 87;
v0x1e5df90_88 .array/port v0x1e5df90, 88;
v0x1e5df90_89 .array/port v0x1e5df90, 89;
E_0x1e40060/22 .event anyedge, v0x1e5df90_86, v0x1e5df90_87, v0x1e5df90_88, v0x1e5df90_89;
v0x1e5df90_90 .array/port v0x1e5df90, 90;
v0x1e5df90_91 .array/port v0x1e5df90, 91;
v0x1e5df90_92 .array/port v0x1e5df90, 92;
v0x1e5df90_93 .array/port v0x1e5df90, 93;
E_0x1e40060/23 .event anyedge, v0x1e5df90_90, v0x1e5df90_91, v0x1e5df90_92, v0x1e5df90_93;
v0x1e5df90_94 .array/port v0x1e5df90, 94;
v0x1e5df90_95 .array/port v0x1e5df90, 95;
v0x1e5df90_96 .array/port v0x1e5df90, 96;
v0x1e5df90_97 .array/port v0x1e5df90, 97;
E_0x1e40060/24 .event anyedge, v0x1e5df90_94, v0x1e5df90_95, v0x1e5df90_96, v0x1e5df90_97;
v0x1e5df90_98 .array/port v0x1e5df90, 98;
v0x1e5df90_99 .array/port v0x1e5df90, 99;
v0x1e5df90_100 .array/port v0x1e5df90, 100;
v0x1e5df90_101 .array/port v0x1e5df90, 101;
E_0x1e40060/25 .event anyedge, v0x1e5df90_98, v0x1e5df90_99, v0x1e5df90_100, v0x1e5df90_101;
v0x1e5df90_102 .array/port v0x1e5df90, 102;
v0x1e5df90_103 .array/port v0x1e5df90, 103;
v0x1e5df90_104 .array/port v0x1e5df90, 104;
v0x1e5df90_105 .array/port v0x1e5df90, 105;
E_0x1e40060/26 .event anyedge, v0x1e5df90_102, v0x1e5df90_103, v0x1e5df90_104, v0x1e5df90_105;
v0x1e5df90_106 .array/port v0x1e5df90, 106;
v0x1e5df90_107 .array/port v0x1e5df90, 107;
v0x1e5df90_108 .array/port v0x1e5df90, 108;
v0x1e5df90_109 .array/port v0x1e5df90, 109;
E_0x1e40060/27 .event anyedge, v0x1e5df90_106, v0x1e5df90_107, v0x1e5df90_108, v0x1e5df90_109;
v0x1e5df90_110 .array/port v0x1e5df90, 110;
v0x1e5df90_111 .array/port v0x1e5df90, 111;
v0x1e5df90_112 .array/port v0x1e5df90, 112;
v0x1e5df90_113 .array/port v0x1e5df90, 113;
E_0x1e40060/28 .event anyedge, v0x1e5df90_110, v0x1e5df90_111, v0x1e5df90_112, v0x1e5df90_113;
v0x1e5df90_114 .array/port v0x1e5df90, 114;
v0x1e5df90_115 .array/port v0x1e5df90, 115;
v0x1e5df90_116 .array/port v0x1e5df90, 116;
v0x1e5df90_117 .array/port v0x1e5df90, 117;
E_0x1e40060/29 .event anyedge, v0x1e5df90_114, v0x1e5df90_115, v0x1e5df90_116, v0x1e5df90_117;
v0x1e5df90_118 .array/port v0x1e5df90, 118;
v0x1e5df90_119 .array/port v0x1e5df90, 119;
v0x1e5df90_120 .array/port v0x1e5df90, 120;
v0x1e5df90_121 .array/port v0x1e5df90, 121;
E_0x1e40060/30 .event anyedge, v0x1e5df90_118, v0x1e5df90_119, v0x1e5df90_120, v0x1e5df90_121;
v0x1e5df90_122 .array/port v0x1e5df90, 122;
v0x1e5df90_123 .array/port v0x1e5df90, 123;
v0x1e5df90_124 .array/port v0x1e5df90, 124;
v0x1e5df90_125 .array/port v0x1e5df90, 125;
E_0x1e40060/31 .event anyedge, v0x1e5df90_122, v0x1e5df90_123, v0x1e5df90_124, v0x1e5df90_125;
v0x1e5df90_126 .array/port v0x1e5df90, 126;
v0x1e5df90_127 .array/port v0x1e5df90, 127;
E_0x1e40060/32 .event anyedge, v0x1e5df90_126, v0x1e5df90_127, v0x1e5def0_0;
E_0x1e40060 .event/or E_0x1e40060/0, E_0x1e40060/1, E_0x1e40060/2, E_0x1e40060/3, E_0x1e40060/4, E_0x1e40060/5, E_0x1e40060/6, E_0x1e40060/7, E_0x1e40060/8, E_0x1e40060/9, E_0x1e40060/10, E_0x1e40060/11, E_0x1e40060/12, E_0x1e40060/13, E_0x1e40060/14, E_0x1e40060/15, E_0x1e40060/16, E_0x1e40060/17, E_0x1e40060/18, E_0x1e40060/19, E_0x1e40060/20, E_0x1e40060/21, E_0x1e40060/22, E_0x1e40060/23, E_0x1e40060/24, E_0x1e40060/25, E_0x1e40060/26, E_0x1e40060/27, E_0x1e40060/28, E_0x1e40060/29, E_0x1e40060/30, E_0x1e40060/31, E_0x1e40060/32;
S_0x1e5d9d0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 4 42, 4 42 0, S_0x1e5d0f0;
 .timescale 0 0;
v0x1e5dbd0_0 .var/2s "i", 31 0;
S_0x1e5fb80 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 296, 3 296 0, S_0x1e2ea90;
 .timescale -12 -12;
E_0x1e40350 .event anyedge, v0x1e60980_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_3.10 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.11, 5;
    %jmp/1 T_3.11, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1e60980_0;
    %nor/r;
    %assign/vec4 v0x1e60980_0, 0;
    %wait E_0x1e40350;
    %jmp T_3.10;
T_3.11 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1e5aea0;
T_4 ;
    %wait E_0x1df99c0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1e5c370_0, 0;
    %wait E_0x1df99c0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e5c370_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1e5c2a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1e5c750_0, 0;
    %pushi/vec4 127, 0, 7;
    %assign/vec4 v0x1e5c5c0_0, 0;
    %pushi/vec4 4, 0, 7;
    %assign/vec4 v0x1e5c9f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1e5cb80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1e5cc20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1e5c2a0_0, 0;
    %pushi/vec4 4, 0, 7;
    %assign/vec4 v0x1e5c200_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1e5b450_0, 0, 1;
    %fork TD_tb.stim1.reset_test, S_0x1e5b110;
    %join;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1e5b950;
    %join;
    %wait E_0x1df99c0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1e5c370_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e5c2a0_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0x1e5c200_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1e5c2a0_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x1e5c5c0_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0x1e5c9f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1e5cb80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e5cc20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e5c750_0, 0;
    %wait E_0x1ddb9f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e5c370_0, 0;
    %wait E_0x1df99c0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1e5cc20_0, 0;
    %wait E_0x1df99c0;
    %pushi/vec4 2, 0, 7;
    %assign/vec4 v0x1e5c5c0_0, 0;
    %wait E_0x1df99c0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e5cc20_0, 0;
    %pushi/vec4 4, 0, 32;
T_4.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.1, 5;
    %jmp/1 T_4.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1df99c0;
    %jmp T_4.0;
T_4.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x1e5c5c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e5cb80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1e5cc20_0, 0;
    %wait E_0x1df99c0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e5cc20_0, 0;
    %pushi/vec4 8, 0, 32;
T_4.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.3, 5;
    %jmp/1 T_4.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1df99c0;
    %jmp T_4.2;
T_4.3 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1e5b950;
    %join;
    %wait E_0x1df99c0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1e5c370_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0x1e5c200_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1e5c2a0_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x1e5c5c0_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0x1e5c9f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1e5cb80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e5cc20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1e5c750_0, 0;
    %wait E_0x1ddb9f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e5c370_0, 0;
    %wait E_0x1df99c0;
    %wait E_0x1df99c0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1e5cc20_0, 0;
    %wait E_0x1df99c0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e5cc20_0, 0;
    %wait E_0x1df99c0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1e5cc20_0, 0;
    %pushi/vec4 16, 0, 7;
    %assign/vec4 v0x1e5c5c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e5cb80_0, 0;
    %wait E_0x1df99c0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e5cc20_0, 0;
    %pushi/vec4 4, 0, 32;
T_4.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.5, 5;
    %jmp/1 T_4.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1df99c0;
    %jmp T_4.4;
T_4.5 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x1e5c5c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e5cb80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1e5cc20_0, 0;
    %wait E_0x1df99c0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e5cc20_0, 0;
    %wait E_0x1df99c0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1e5cc20_0, 0;
    %pushi/vec4 32, 0, 7;
    %assign/vec4 v0x1e5c5c0_0, 0;
    %wait E_0x1df99c0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e5cc20_0, 0;
    %pushi/vec4 3, 0, 32;
T_4.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.7, 5;
    %jmp/1 T_4.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1df99c0;
    %jmp T_4.6;
T_4.7 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1e5b950;
    %join;
    %pushi/vec4 1000, 0, 32;
T_4.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.9, 5;
    %jmp/1 T_4.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1df9c10;
    %vpi_func 3 201 "$urandom" 32 {0 0 0};
    %pad/u 17;
    %split/vec4 1;
    %assign/vec4 v0x1e5cc20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e5cb80_0, 0;
    %split/vec4 7;
    %assign/vec4 v0x1e5c9f0_0, 0;
    %split/vec4 7;
    %assign/vec4 v0x1e5c200_0, 0;
    %assign/vec4 v0x1e5c2a0_0, 0;
    %vpi_func 3 202 "$urandom" 32 {0 0 0};
    %pad/u 7;
    %assign/vec4 v0x1e5c5c0_0, 0;
    %vpi_func 3 203 "$urandom_range" 32, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000011111 {0 0 0};
    %nor/r;
    %assign/vec4 v0x1e5c750_0, 0;
    %jmp T_4.8;
T_4.9 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 206 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x1e38300;
T_5 ;
    %wait E_0x1dfa770;
    %load/vec4 v0x1e5a120_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %fork t_1, S_0x1decce0;
    %jmp t_0;
    .scope S_0x1decce0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1e278b0_0, 0, 32;
T_5.2 ; Top of for-loop 
    %load/vec4 v0x1e278b0_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_5.3, 5;
    %pushi/vec4 1, 0, 2;
    %ix/getv/s 4, v0x1e278b0_0;
    %store/vec4a v0x1e5a2a0, 4, 0;
T_5.4 ; for-loop step statement
    %load/vec4 v0x1e278b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1e278b0_0, 0, 32;
    %jmp T_5.2;
T_5.3 ; for-loop exit label
    %end;
    .scope S_0x1e38300;
t_0 %join;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x1e5a440_0, 0, 7;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x1e5a7a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %load/vec4 v0x1e5a440_0;
    %load/vec4 v0x1e5a6e0_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 7;
    %assign/vec4 v0x1e5a440_0, 0;
T_5.5 ;
    %load/vec4 v0x1e5ac80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.7, 8;
    %load/vec4 v0x1e5a940_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x1e5a2a0, 4;
    %pad/u 32;
    %cmpi/u 3, 0, 32;
    %flag_get/vec4 5;
    %jmp/0 T_5.11, 5;
    %load/vec4 v0x1e5abc0_0;
    %and;
T_5.11;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.9, 8;
    %load/vec4 v0x1e5a940_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x1e5a2a0, 4;
    %addi 1, 0, 2;
    %load/vec4 v0x1e5a940_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1e5a2a0, 0, 4;
    %jmp T_5.10;
T_5.9 ;
    %load/vec4 v0x1e5a940_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x1e5a2a0, 4;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_get/vec4 5;
    %jmp/0 T_5.14, 5;
    %load/vec4 v0x1e5abc0_0;
    %nor/r;
    %and;
T_5.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.12, 8;
    %load/vec4 v0x1e5a940_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x1e5a2a0, 4;
    %subi 1, 0, 2;
    %load/vec4 v0x1e5a940_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1e5a2a0, 0, 4;
T_5.12 ;
T_5.10 ;
    %load/vec4 v0x1e5aa20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.15, 8;
    %load/vec4 v0x1e5a860_0;
    %load/vec4 v0x1e5abc0_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 7;
    %assign/vec4 v0x1e5a440_0, 0;
T_5.15 ;
T_5.7 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x1e5d0f0;
T_6 ;
    %wait E_0x1e40060;
    %load/vec4 v0x1e5f430_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x1e5f050_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x1e5df90, 4;
    %parti/s 1, 1, 2;
    %store/vec4 v0x1e5f370_0, 0, 1;
    %load/vec4 v0x1e5def0_0;
    %store/vec4 v0x1e5f180_0, 0, 7;
    %jmp T_6.1;
T_6.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1e5f370_0, 0, 1;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x1e5f180_0, 0, 7;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x1e5d0f0;
T_7 ;
    %wait E_0x1dfa770;
    %load/vec4 v0x1e5dcd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x1e5def0_0, 0;
    %fork t_3, S_0x1e5d9d0;
    %jmp t_2;
    .scope S_0x1e5d9d0;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1e5dbd0_0, 0, 32;
T_7.2 ; Top of for-loop 
    %load/vec4 v0x1e5dbd0_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_7.3, 5;
    %pushi/vec4 2, 0, 2;
    %ix/getv/s 3, v0x1e5dbd0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1e5df90, 0, 4;
T_7.4 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1e5dbd0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x1e5dbd0_0, 0, 32;
    %jmp T_7.2;
T_7.3 ; for-loop exit label
    %end;
    .scope S_0x1e5d0f0;
t_2 %join;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x1e5f8d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.5, 8;
    %load/vec4 v0x1e5f7e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.7, 8;
    %load/vec4 v0x1e5f6d0_0;
    %load/vec4 v0x1e5f4d0_0;
    %xor;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x1e5df90, 4;
    %cmpi/e 0, 0, 2;
    %flag_mov 8, 4;
    %jmp/0 T_7.9, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_7.10, 8;
T_7.9 ; End of true expr.
    %load/vec4 v0x1e5f6d0_0;
    %load/vec4 v0x1e5f4d0_0;
    %xor;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x1e5df90, 4;
    %addi 1, 0, 2;
    %jmp/0 T_7.10, 8;
 ; End of false expr.
    %blend;
T_7.10;
    %load/vec4 v0x1e5f6d0_0;
    %load/vec4 v0x1e5f4d0_0;
    %xor;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1e5df90, 0, 4;
    %jmp T_7.8;
T_7.7 ;
    %load/vec4 v0x1e5f6d0_0;
    %load/vec4 v0x1e5f4d0_0;
    %xor;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x1e5df90, 4;
    %cmpi/e 3, 0, 2;
    %flag_mov 8, 4;
    %jmp/0 T_7.11, 8;
    %pushi/vec4 2, 0, 2;
    %jmp/1 T_7.12, 8;
T_7.11 ; End of true expr.
    %load/vec4 v0x1e5f6d0_0;
    %load/vec4 v0x1e5f4d0_0;
    %xor;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x1e5df90, 4;
    %subi 1, 0, 2;
    %jmp/0 T_7.12, 8;
 ; End of false expr.
    %blend;
T_7.12;
    %load/vec4 v0x1e5f6d0_0;
    %load/vec4 v0x1e5f4d0_0;
    %xor;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1e5df90, 0, 4;
T_7.8 ;
    %load/vec4 v0x1e5f5e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.13, 8;
    %load/vec4 v0x1e5f4d0_0;
    %assign/vec4 v0x1e5def0_0, 0;
    %jmp T_7.14;
T_7.13 ;
    %load/vec4 v0x1e5def0_0;
    %parti/s 6, 0, 2;
    %load/vec4 v0x1e5f7e0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x1e5def0_0, 0;
T_7.14 ;
T_7.5 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x1e2ea90;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1e603d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1e60980_0, 0, 1;
    %end;
    .thread T_8, $init;
    .scope S_0x1e2ea90;
T_9 ;
T_9.0 ;
    %delay 5, 0;
    %load/vec4 v0x1e603d0_0;
    %inv;
    %store/vec4 v0x1e603d0_0, 0, 1;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_0x1e2ea90;
T_10 ;
    %vpi_call/w 3 249 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 250 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1e5c060_0, v0x1e60bf0_0, v0x1e603d0_0, v0x1e60330_0, v0x1e60840_0, v0x1e60660_0, v0x1e60f50_0, v0x1e60eb0_0, v0x1e60d50_0, v0x1e60c90_0, v0x1e60df0_0, v0x1e607a0_0, v0x1e60700_0, v0x1e605c0_0, v0x1e60470_0 {0 0 0};
    %end;
    .thread T_10;
    .scope S_0x1e2ea90;
T_11 ;
    %load/vec4 v0x1e608e0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_11.0, 4;
    %load/vec4 v0x1e608e0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1e608e0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 305 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "predict_taken", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_11.1;
T_11.0 ;
    %vpi_call/w 3 306 "$display", "Hint: Output '%s' has no mismatches.", "predict_taken" {0 0 0};
T_11.1 ;
    %load/vec4 v0x1e608e0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_11.2, 4;
    %load/vec4 v0x1e608e0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1e608e0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 307 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "predict_history", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_11.3;
T_11.2 ;
    %vpi_call/w 3 308 "$display", "Hint: Output '%s' has no mismatches.", "predict_history" {0 0 0};
T_11.3 ;
    %load/vec4 v0x1e608e0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1e608e0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 310 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 311 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1e608e0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1e608e0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 312 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_11, $final;
    .scope S_0x1e2ea90;
T_12 ;
    %wait E_0x1df9c10;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1e608e0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1e608e0_0, 4, 32;
    %load/vec4 v0x1e60a40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x1e608e0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.2, 4;
    %vpi_func 3 323 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1e608e0_0, 4, 32;
T_12.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1e608e0_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1e608e0_0, 4, 32;
T_12.0 ;
    %load/vec4 v0x1e607a0_0;
    %load/vec4 v0x1e607a0_0;
    %load/vec4 v0x1e60700_0;
    %xor;
    %load/vec4 v0x1e607a0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_12.4, 6;
    %load/vec4 v0x1e608e0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.6, 4;
    %vpi_func 3 327 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1e608e0_0, 4, 32;
T_12.6 ;
    %load/vec4 v0x1e608e0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1e608e0_0, 4, 32;
T_12.4 ;
    %load/vec4 v0x1e605c0_0;
    %load/vec4 v0x1e605c0_0;
    %load/vec4 v0x1e60470_0;
    %xor;
    %load/vec4 v0x1e605c0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_12.8, 6;
    %load/vec4 v0x1e608e0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.10, 4;
    %vpi_func 3 330 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1e608e0_0, 4, 32;
T_12.10 ;
    %load/vec4 v0x1e608e0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1e608e0_0, 4, 32;
T_12.8 ;
    %jmp T_12;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/gshare/gshare_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/haiku/can55_depth0/human/gshare/iter0/response16/top_module.sv";
