<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [RTGEN 206-101] Register 'current_eq_cap_V' is power-on initialization." projectName="FpgaRLCSolver" solutionName="vc707" date="2020-11-22T01:23:52.694+0100" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'current_eq_ind_V' is power-on initialization." projectName="FpgaRLCSolver" solutionName="vc707" date="2020-11-22T01:23:52.690+0100" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'x_V_2' is power-on initialization." projectName="FpgaRLCSolver" solutionName="vc707" date="2020-11-22T01:23:52.684+0100" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'x_V_1' is power-on initialization." projectName="FpgaRLCSolver" solutionName="vc707" date="2020-11-22T01:23:52.671+0100" type="Warning"/>
      </synLog>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
