Reading OpenROAD database at '/mnt/d/APIC/FIR_Openlane/highpass/runs/RUN_2024-06-16_23-16-54/39-openroad-repairantennas/1-diodeinsertion/highpass.odb'…
Reading library file at '/home/nurwiyoso14/.volare/volare/sky130/versions/bdc9412b3e468c102d01b7cf6337be06ec6e9c9a/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib'…
Reading design constraints file at '/nix/store/ly0xjc8f0gmgmckxcrs0bw8vqc9gf9bk-python3-3.11.6-env/lib/python3.11/site-packages/openlane/scripts/base.sdc'…
[INFO] Using clock clk…
[INFO] Setting output delay to: 5
[INFO] Setting input delay to: 5
[INFO] Setting load to: 0.033442
[INFO] Setting clock uncertainty to: 0.25
[INFO] Setting clock transition to: 0.1499999999999999944488848768742172978818416595458984375
[INFO] Setting timing derate to: 5%
[INFO ORD-0030] Using 12 thread(s).
[INFO DRT-0149] Reading tech and libs.

Units:                1000
Number of layers:     13
Number of macros:     441
Number of vias:       25
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   highpass
Die area:                 ( 0 0 ) ( 481840 492560 )
Number of track patterns: 12
Number of DEF vias:       0
Number of components:     15358
Number of terminals:      263
Number of snets:          2
Number of nets:           12009

[INFO DRT-0167] List of default vias:
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
  Complete 10000 instances.
[INFO DRT-0164] Number of unique instances = 433.
[INFO DRT-0168] Init region query.
[INFO DRT-0018]   Complete 10000 insts.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete Fr_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] FR_VIA shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 327976.
[INFO DRT-0033] mcon shape region query size = 0.
[INFO DRT-0033] met1 shape region query size = 34798.
[INFO DRT-0033] via shape region query size = 2610.
[INFO DRT-0033] met2 shape region query size = 1810.
[INFO DRT-0033] via2 shape region query size = 2088.
[INFO DRT-0033] met3 shape region query size = 1583.
[INFO DRT-0033] via3 shape region query size = 2088.
[INFO DRT-0033] met4 shape region query size = 552.
[INFO DRT-0033] via4 shape region query size = 18.
[INFO DRT-0033] met5 shape region query size = 30.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 100 pins.
[INFO DRT-0076]   Complete 200 pins.
[INFO DRT-0076]   Complete 300 pins.
[INFO DRT-0076]   Complete 400 pins.
[INFO DRT-0076]   Complete 500 pins.
[INFO DRT-0076]   Complete 600 pins.
[INFO DRT-0076]   Complete 700 pins.
[INFO DRT-0076]   Complete 800 pins.
[INFO DRT-0076]   Complete 900 pins.
[INFO DRT-0077]   Complete 1000 pins.
[INFO DRT-0078]   Complete 1659 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0079]   Complete 200 unique inst patterns.
[INFO DRT-0079]   Complete 300 unique inst patterns.
[INFO DRT-0079]   Complete 400 unique inst patterns.
[INFO DRT-0081]   Complete 427 unique inst patterns.
[INFO DRT-0082]   Complete 1000 groups.
[INFO DRT-0082]   Complete 2000 groups.
[INFO DRT-0082]   Complete 3000 groups.
[INFO DRT-0082]   Complete 4000 groups.
[INFO DRT-0082]   Complete 5000 groups.
[INFO DRT-0082]   Complete 6000 groups.
[INFO DRT-0084]   Complete 6607 groups.
#scanned instances     = 15358
#unique  instances     = 433
#stdCellGenAp          = 12244
#stdCellValidPlanarAp  = 50
#stdCellValidViaAp     = 9387
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 38301
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:02:24, elapsed time = 00:00:12, memory = 195.02 (MB), peak = 196.28 (MB)

Number of guides:     74490

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 69 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 71 STEP 6900 ;
[INFO DRT-0026]   Complete 10000 origin guides.
[INFO DRT-0026]   Complete 20000 origin guides.
[INFO DRT-0026]   Complete 30000 origin guides.
[INFO DRT-0026]   Complete 40000 origin guides.
[INFO DRT-0026]   Complete 50000 origin guides.
[INFO DRT-0026]   Complete 60000 origin guides.
[INFO DRT-0026]   Complete 70000 origin guides.
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete Fr_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
  complete 10000 nets.
[INFO DRT-0178] Init guide query.
[INFO DRT-0029]   Complete 10000 nets (guide).
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete Fr_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 27511.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 20364.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 10100.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 664.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 263.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 37874 vertical wires in 2 frboxes and 21028 horizontal wires in 2 frboxes.
[INFO DRT-0186] Done with 3373 vertical wires in 2 frboxes and 5689 horizontal wires in 2 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:09, elapsed time = 00:00:02, memory = 307.21 (MB), peak = 307.21 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 307.21 (MB), peak = 307.21 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:03, memory = 670.18 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:08, memory = 721.66 (MB).
    Completing 30% with 1326 violations.
    elapsed time = 00:00:12, memory = 805.43 (MB).
    Completing 40% with 1326 violations.
    elapsed time = 00:00:16, memory = 858.58 (MB).
    Completing 50% with 1326 violations.
    elapsed time = 00:00:22, memory = 821.45 (MB).
    Completing 60% with 2886 violations.
    elapsed time = 00:00:25, memory = 859.33 (MB).
    Completing 70% with 2886 violations.
    elapsed time = 00:00:29, memory = 887.35 (MB).
    Completing 80% with 4120 violations.
    elapsed time = 00:00:35, memory = 934.58 (MB).
    Completing 90% with 4120 violations.
    elapsed time = 00:00:42, memory = 995.74 (MB).
    Completing 100% with 5605 violations.
    elapsed time = 00:00:50, memory = 953.47 (MB).
[INFO DRT-0199]   Number of violations = 6545.
Viol/Layer         li1   mcon   met1   met2   met3   met4
Cut Spacing          0     15      0      0      0      0
Metal Spacing       98      0   1168    160     15      0
Min Hole             0      0      6      0      0      0
Recheck              0      0    604    303     16     17
Short                0      0   3831    312      0      0
[INFO DRT-0267] cpu time = 00:07:19, elapsed time = 00:00:51, memory = 1239.63 (MB), peak = 1239.63 (MB)
Total wire length = 360612 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 153010 um.
Total wire length on LAYER met2 = 157769 um.
Total wire length on LAYER met3 = 24053 um.
Total wire length on LAYER met4 = 25779 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 75635.
Up-via summary (total 75635):.

------------------------
 FR_MASTERSLICE        0
            li1    38217
           met1    35938
           met2      985
           met3      495
           met4        0
------------------------
                   75635


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 6545 violations.
    elapsed time = 00:00:00, memory = 1254.50 (MB).
    Completing 20% with 6545 violations.
    elapsed time = 00:00:06, memory = 1278.07 (MB).
    Completing 30% with 5808 violations.
    elapsed time = 00:00:11, memory = 1279.88 (MB).
    Completing 40% with 5808 violations.
    elapsed time = 00:00:14, memory = 1310.14 (MB).
    Completing 50% with 5808 violations.
    elapsed time = 00:00:20, memory = 1289.94 (MB).
    Completing 60% with 5358 violations.
    elapsed time = 00:00:22, memory = 1286.12 (MB).
    Completing 70% with 5358 violations.
    elapsed time = 00:00:28, memory = 1289.66 (MB).
    Completing 80% with 4739 violations.
    elapsed time = 00:00:33, memory = 1289.91 (MB).
    Completing 90% with 4739 violations.
    elapsed time = 00:00:38, memory = 1323.70 (MB).
    Completing 100% with 4113 violations.
    elapsed time = 00:00:51, memory = 1292.57 (MB).
[INFO DRT-0199]   Number of violations = 4113.
Viol/Layer         li1   mcon   met1   met2   met3
Cut Spacing          0     19      0      0      0
Metal Spacing        1      0    734     77     22
Min Hole             0      0      1      0      0
Short                0      0   3120    139      0
[INFO DRT-0267] cpu time = 00:07:05, elapsed time = 00:00:51, memory = 1295.71 (MB), peak = 1326.21 (MB)
Total wire length = 359029 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 152604 um.
Total wire length on LAYER met2 = 156469 um.
Total wire length on LAYER met3 = 24101 um.
Total wire length on LAYER met4 = 25853 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 75402.
Up-via summary (total 75402):.

------------------------
 FR_MASTERSLICE        0
            li1    38171
           met1    35753
           met2      986
           met3      492
           met4        0
------------------------
                   75402


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 4113 violations.
    elapsed time = 00:00:00, memory = 1301.99 (MB).
    Completing 20% with 4113 violations.
    elapsed time = 00:00:06, memory = 1307.60 (MB).
    Completing 30% with 3944 violations.
    elapsed time = 00:00:10, memory = 1307.60 (MB).
    Completing 40% with 3944 violations.
    elapsed time = 00:00:13, memory = 1307.60 (MB).
    Completing 50% with 3944 violations.
    elapsed time = 00:00:19, memory = 1307.60 (MB).
    Completing 60% with 3994 violations.
    elapsed time = 00:00:22, memory = 1307.60 (MB).
    Completing 70% with 3994 violations.
    elapsed time = 00:00:29, memory = 1308.89 (MB).
    Completing 80% with 3988 violations.
    elapsed time = 00:00:33, memory = 1308.89 (MB).
    Completing 90% with 3988 violations.
    elapsed time = 00:00:40, memory = 1340.67 (MB).
    Completing 100% with 3953 violations.
    elapsed time = 00:00:47, memory = 1309.38 (MB).
[INFO DRT-0199]   Number of violations = 3953.
Viol/Layer        mcon   met1   met2   met3
Cut Spacing         13      0      0      0
Metal Spacing        0    714     76     18
Short                0   2969    163      0
[INFO DRT-0267] cpu time = 00:07:09, elapsed time = 00:00:47, memory = 1315.44 (MB), peak = 1342.67 (MB)
Total wire length = 358710 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 152407 um.
Total wire length on LAYER met2 = 156481 um.
Total wire length on LAYER met3 = 24154 um.
Total wire length on LAYER met4 = 25667 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 75131.
Up-via summary (total 75131):.

------------------------
 FR_MASTERSLICE        0
            li1    38171
           met1    35483
           met2      987
           met3      490
           met4        0
------------------------
                   75131


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 3953 violations.
    elapsed time = 00:00:02, memory = 1315.44 (MB).
    Completing 20% with 3953 violations.
    elapsed time = 00:00:05, memory = 1319.10 (MB).
    Completing 30% with 2992 violations.
    elapsed time = 00:00:15, memory = 1321.10 (MB).
    Completing 40% with 2992 violations.
    elapsed time = 00:00:18, memory = 1323.65 (MB).
    Completing 50% with 2992 violations.
    elapsed time = 00:00:27, memory = 1323.65 (MB).
    Completing 60% with 2107 violations.
    elapsed time = 00:00:28, memory = 1327.21 (MB).
    Completing 70% with 2107 violations.
    elapsed time = 00:00:31, memory = 1327.47 (MB).
    Completing 80% with 1364 violations.
    elapsed time = 00:00:36, memory = 1328.75 (MB).
    Completing 90% with 1364 violations.
    elapsed time = 00:00:40, memory = 1328.75 (MB).
    Completing 100% with 476 violations.
    elapsed time = 00:00:51, memory = 1328.75 (MB).
[INFO DRT-0199]   Number of violations = 476.
Viol/Layer        mcon   met1    via   met2   met3
Cut Spacing          2      0      2      0      0
Metal Spacing        0    145      0     31      1
Min Hole             0      1      0      0      0
Short                0    282      0     12      0
[INFO DRT-0267] cpu time = 00:06:31, elapsed time = 00:00:51, memory = 1328.75 (MB), peak = 1342.67 (MB)
Total wire length = 358770 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 144308 um.
Total wire length on LAYER met2 = 157383 um.
Total wire length on LAYER met3 = 31396 um.
Total wire length on LAYER met4 = 25682 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 77286.
Up-via summary (total 77286):.

------------------------
 FR_MASTERSLICE        0
            li1    38171
           met1    36678
           met2     1943
           met3      494
           met4        0
------------------------
                   77286


[INFO DRT-0195] Start 4th optimization iteration.
    Completing 10% with 476 violations.
    elapsed time = 00:00:00, memory = 1328.75 (MB).
    Completing 20% with 476 violations.
    elapsed time = 00:00:00, memory = 1328.75 (MB).
    Completing 30% with 323 violations.
    elapsed time = 00:00:04, memory = 1328.75 (MB).
    Completing 40% with 323 violations.
    elapsed time = 00:00:04, memory = 1330.27 (MB).
    Completing 50% with 323 violations.
    elapsed time = 00:00:08, memory = 1330.34 (MB).
    Completing 60% with 193 violations.
    elapsed time = 00:00:08, memory = 1330.34 (MB).
    Completing 70% with 193 violations.
    elapsed time = 00:00:08, memory = 1330.34 (MB).
    Completing 80% with 104 violations.
    elapsed time = 00:00:12, memory = 1330.34 (MB).
    Completing 90% with 104 violations.
    elapsed time = 00:00:13, memory = 1330.59 (MB).
    Completing 100% with 27 violations.
    elapsed time = 00:00:16, memory = 1330.59 (MB).
[INFO DRT-0199]   Number of violations = 27.
Viol/Layer        met1
Metal Spacing       18
Short                9
[INFO DRT-0267] cpu time = 00:01:06, elapsed time = 00:00:17, memory = 1330.59 (MB), peak = 1342.67 (MB)
Total wire length = 358770 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 144007 um.
Total wire length on LAYER met2 = 157457 um.
Total wire length on LAYER met3 = 31622 um.
Total wire length on LAYER met4 = 25682 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 77362.
Up-via summary (total 77362):.

------------------------
 FR_MASTERSLICE        0
            li1    38171
           met1    36726
           met2     1969
           met3      496
           met4        0
------------------------
                   77362


[INFO DRT-0195] Start 5th optimization iteration.
    Completing 10% with 27 violations.
    elapsed time = 00:00:00, memory = 1330.59 (MB).
    Completing 20% with 27 violations.
    elapsed time = 00:00:00, memory = 1330.59 (MB).
    Completing 30% with 19 violations.
    elapsed time = 00:00:01, memory = 1330.59 (MB).
    Completing 40% with 19 violations.
    elapsed time = 00:00:01, memory = 1330.59 (MB).
    Completing 50% with 19 violations.
    elapsed time = 00:00:01, memory = 1330.59 (MB).
    Completing 60% with 15 violations.
    elapsed time = 00:00:02, memory = 1330.59 (MB).
    Completing 70% with 15 violations.
    elapsed time = 00:00:02, memory = 1330.59 (MB).
    Completing 80% with 15 violations.
    elapsed time = 00:00:02, memory = 1330.59 (MB).
    Completing 90% with 15 violations.
    elapsed time = 00:00:02, memory = 1330.59 (MB).
    Completing 100% with 5 violations.
    elapsed time = 00:00:03, memory = 1330.59 (MB).
[INFO DRT-0199]   Number of violations = 5.
Viol/Layer        met1
Metal Spacing        4
Short                1
[INFO DRT-0267] cpu time = 00:00:13, elapsed time = 00:00:04, memory = 1330.59 (MB), peak = 1342.67 (MB)
Total wire length = 358768 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 143986 um.
Total wire length on LAYER met2 = 157473 um.
Total wire length on LAYER met3 = 31635 um.
Total wire length on LAYER met4 = 25673 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 77365.
Up-via summary (total 77365):.

------------------------
 FR_MASTERSLICE        0
            li1    38171
           met1    36729
           met2     1969
           met3      496
           met4        0
------------------------
                   77365


[INFO DRT-0195] Start 6th optimization iteration.
    Completing 10% with 5 violations.
    elapsed time = 00:00:00, memory = 1330.59 (MB).
    Completing 20% with 5 violations.
    elapsed time = 00:00:00, memory = 1330.59 (MB).
    Completing 30% with 3 violations.
    elapsed time = 00:00:00, memory = 1330.59 (MB).
    Completing 40% with 3 violations.
    elapsed time = 00:00:00, memory = 1330.59 (MB).
    Completing 50% with 3 violations.
    elapsed time = 00:00:00, memory = 1330.59 (MB).
    Completing 60% with 3 violations.
    elapsed time = 00:00:00, memory = 1330.59 (MB).
    Completing 70% with 3 violations.
    elapsed time = 00:00:00, memory = 1330.59 (MB).
    Completing 80% with 3 violations.
    elapsed time = 00:00:00, memory = 1330.59 (MB).
    Completing 90% with 3 violations.
    elapsed time = 00:00:00, memory = 1330.59 (MB).
    Completing 100% with 3 violations.
    elapsed time = 00:00:01, memory = 1330.59 (MB).
[INFO DRT-0199]   Number of violations = 3.
Viol/Layer        met1
Metal Spacing        3
[INFO DRT-0267] cpu time = 00:00:06, elapsed time = 00:00:01, memory = 1330.59 (MB), peak = 1342.67 (MB)
Total wire length = 358770 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 143988 um.
Total wire length on LAYER met2 = 157472 um.
Total wire length on LAYER met3 = 31635 um.
Total wire length on LAYER met4 = 25673 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 77364.
Up-via summary (total 77364):.

------------------------
 FR_MASTERSLICE        0
            li1    38171
           met1    36728
           met2     1969
           met3      496
           met4        0
------------------------
                   77364


[INFO DRT-0195] Start 7th optimization iteration.
    Completing 10% with 3 violations.
    elapsed time = 00:00:00, memory = 1330.59 (MB).
    Completing 20% with 3 violations.
    elapsed time = 00:00:00, memory = 1330.59 (MB).
    Completing 30% with 3 violations.
    elapsed time = 00:00:00, memory = 1330.59 (MB).
    Completing 40% with 3 violations.
    elapsed time = 00:00:00, memory = 1330.59 (MB).
    Completing 50% with 3 violations.
    elapsed time = 00:00:00, memory = 1330.59 (MB).
    Completing 60% with 0 violations.
    elapsed time = 00:00:00, memory = 1330.59 (MB).
    Completing 70% with 0 violations.
    elapsed time = 00:00:00, memory = 1330.59 (MB).
    Completing 80% with 0 violations.
    elapsed time = 00:00:00, memory = 1330.59 (MB).
    Completing 90% with 0 violations.
    elapsed time = 00:00:00, memory = 1330.59 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:00, memory = 1330.59 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:05, elapsed time = 00:00:01, memory = 1330.59 (MB), peak = 1342.67 (MB)
Total wire length = 358763 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 143946 um.
Total wire length on LAYER met2 = 157467 um.
Total wire length on LAYER met3 = 31675 um.
Total wire length on LAYER met4 = 25673 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 77364.
Up-via summary (total 77364):.

------------------------
 FR_MASTERSLICE        0
            li1    38171
           met1    36726
           met2     1971
           met3      496
           met4        0
------------------------
                   77364


[INFO DRT-0198] Complete detail routing.
Total wire length = 358763 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 143946 um.
Total wire length on LAYER met2 = 157467 um.
Total wire length on LAYER met3 = 31675 um.
Total wire length on LAYER met4 = 25673 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 77364.
Up-via summary (total 77364):.

------------------------
 FR_MASTERSLICE        0
            li1    38171
           met1    36726
           met2     1971
           met3      496
           met4        0
------------------------
                   77364


[INFO DRT-0267] cpu time = 00:29:39, elapsed time = 00:03:46, memory = 1330.59 (MB), peak = 1342.67 (MB)

[INFO DRT-0180] Post processing.
Setting global connections for newly added cells…
[INFO] Setting global connections...
Writing OpenROAD database to '/mnt/d/APIC/FIR_Openlane/highpass/runs/RUN_2024-06-16_23-16-54/41-openroad-detailedrouting/highpass.odb'…
Writing netlist to '/mnt/d/APIC/FIR_Openlane/highpass/runs/RUN_2024-06-16_23-16-54/41-openroad-detailedrouting/highpass.nl.v'…
Writing powered netlist to '/mnt/d/APIC/FIR_Openlane/highpass/runs/RUN_2024-06-16_23-16-54/41-openroad-detailedrouting/highpass.pnl.v'…
Writing layout to '/mnt/d/APIC/FIR_Openlane/highpass/runs/RUN_2024-06-16_23-16-54/41-openroad-detailedrouting/highpass.def'…
Writing timing constraints to '/mnt/d/APIC/FIR_Openlane/highpass/runs/RUN_2024-06-16_23-16-54/41-openroad-detailedrouting/highpass.sdc'…
