
*** Running vivado
    with args -log top.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source top.tcl -notrace


****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source top.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1532.535 ; gain = 0.023 ; free physical = 1099 ; free virtual = 6296
Command: link_design -top top -part xc7a35tcpg236-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1826.574 ; gain = 0.000 ; free physical = 830 ; free virtual = 6028
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/johncrespo/FPGA/UART_FPGA/src/basys3_Master.xdc]
WARNING: [Vivado 12-507] No nets matched 'r_RX_Byte[0]'. [/home/johncrespo/FPGA/UART_FPGA/src/basys3_Master.xdc:340]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/johncrespo/FPGA/UART_FPGA/src/basys3_Master.xdc:340]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'r_RX_Byte[1]'. [/home/johncrespo/FPGA/UART_FPGA/src/basys3_Master.xdc:341]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/johncrespo/FPGA/UART_FPGA/src/basys3_Master.xdc:341]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'r_RX_Byte[2]'. [/home/johncrespo/FPGA/UART_FPGA/src/basys3_Master.xdc:342]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/johncrespo/FPGA/UART_FPGA/src/basys3_Master.xdc:342]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'r_RX_Byte[3]'. [/home/johncrespo/FPGA/UART_FPGA/src/basys3_Master.xdc:343]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/johncrespo/FPGA/UART_FPGA/src/basys3_Master.xdc:343]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'r_RX_Byte[4]'. [/home/johncrespo/FPGA/UART_FPGA/src/basys3_Master.xdc:344]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/johncrespo/FPGA/UART_FPGA/src/basys3_Master.xdc:344]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'r_RX_Byte[5]'. [/home/johncrespo/FPGA/UART_FPGA/src/basys3_Master.xdc:345]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/johncrespo/FPGA/UART_FPGA/src/basys3_Master.xdc:345]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'r_RX_Byte[6]'. [/home/johncrespo/FPGA/UART_FPGA/src/basys3_Master.xdc:346]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/johncrespo/FPGA/UART_FPGA/src/basys3_Master.xdc:346]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'r_RX_Byte[7]'. [/home/johncrespo/FPGA/UART_FPGA/src/basys3_Master.xdc:347]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/johncrespo/FPGA/UART_FPGA/src/basys3_Master.xdc:347]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'r_RX_Byte[0]'. [/home/johncrespo/FPGA/UART_FPGA/src/basys3_Master.xdc:350]
WARNING: [Vivado 12-507] No nets matched 'r_RX_Byte[1]'. [/home/johncrespo/FPGA/UART_FPGA/src/basys3_Master.xdc:350]
WARNING: [Vivado 12-507] No nets matched 'r_RX_Byte[2]'. [/home/johncrespo/FPGA/UART_FPGA/src/basys3_Master.xdc:350]
WARNING: [Vivado 12-507] No nets matched 'r_RX_Byte[3]'. [/home/johncrespo/FPGA/UART_FPGA/src/basys3_Master.xdc:350]
WARNING: [Vivado 12-507] No nets matched 'r_RX_Byte[4]'. [/home/johncrespo/FPGA/UART_FPGA/src/basys3_Master.xdc:350]
WARNING: [Vivado 12-507] No nets matched 'r_RX_Byte[5]'. [/home/johncrespo/FPGA/UART_FPGA/src/basys3_Master.xdc:350]
WARNING: [Vivado 12-507] No nets matched 'r_RX_Byte[6]'. [/home/johncrespo/FPGA/UART_FPGA/src/basys3_Master.xdc:350]
WARNING: [Vivado 12-507] No nets matched 'r_RX_Byte[7]'. [/home/johncrespo/FPGA/UART_FPGA/src/basys3_Master.xdc:350]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/johncrespo/FPGA/UART_FPGA/src/basys3_Master.xdc:350]
Finished Parsing XDC File [/home/johncrespo/FPGA/UART_FPGA/src/basys3_Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2050.133 ; gain = 0.000 ; free physical = 718 ; free virtual = 5916
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

5 Infos, 16 Warnings, 9 Critical Warnings and 0 Errors encountered.
link_design completed successfully
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.96 ; elapsed = 00:00:00.6 . Memory (MB): peak = 2137.914 ; gain = 81.809 ; free physical = 690 ; free virtual = 5889

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1b48018f5

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2632.773 ; gain = 494.859 ; free physical = 266 ; free virtual = 5481

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup

Phase 1.1.1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2023.2/data/ip'.
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
INFO: [Chipscope 16-329] Generating Script for core instance : u_ila_0 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:ila:6.2 for cell u_ila_0_CV.
INFO: [Chipscope 16-469] Using cached IP synthesis design for IP xilinx.com:ip:xsdbm:3.0, cache-ID = 7db98c4d33f73ad2.
INFO: [Chipscope 16-469] Using cached IP synthesis design for IP xilinx.com:ip:ila:6.2, cache-ID = e0036caaf52fd155.
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2970.211 ; gain = 0.000 ; free physical = 984 ; free virtual = 4764
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2970.211 ; gain = 0.000 ; free physical = 965 ; free virtual = 4745
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2974.180 ; gain = 0.000 ; free physical = 945 ; free virtual = 4732
Phase 1.1.1 Generate And Synthesize Debug Cores | Checksum: dc0babf0

Time (s): cpu = 00:00:24 ; elapsed = 00:00:34 . Memory (MB): peak = 2974.180 ; gain = 33.688 ; free physical = 945 ; free virtual = 4732
Phase 1.1 Core Generation And Design Setup | Checksum: dc0babf0

Time (s): cpu = 00:00:24 ; elapsed = 00:00:34 . Memory (MB): peak = 2974.180 ; gain = 33.688 ; free physical = 945 ; free virtual = 4732

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: dc0babf0

Time (s): cpu = 00:00:24 ; elapsed = 00:00:34 . Memory (MB): peak = 2974.180 ; gain = 33.688 ; free physical = 945 ; free virtual = 4732
Phase 1 Initialization | Checksum: dc0babf0

Time (s): cpu = 00:00:24 ; elapsed = 00:00:34 . Memory (MB): peak = 2974.180 ; gain = 33.688 ; free physical = 945 ; free virtual = 4732

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: dc0babf0

Time (s): cpu = 00:00:24 ; elapsed = 00:00:34 . Memory (MB): peak = 2974.180 ; gain = 33.688 ; free physical = 945 ; free virtual = 4732

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: dc0babf0

Time (s): cpu = 00:00:24 ; elapsed = 00:00:34 . Memory (MB): peak = 2974.180 ; gain = 33.688 ; free physical = 944 ; free virtual = 4731
Phase 2 Timer Update And Timing Data Collection | Checksum: dc0babf0

Time (s): cpu = 00:00:24 ; elapsed = 00:00:34 . Memory (MB): peak = 2974.180 ; gain = 33.688 ; free physical = 944 ; free virtual = 4731

Phase 3 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: a04cc9b6

Time (s): cpu = 00:00:24 ; elapsed = 00:00:34 . Memory (MB): peak = 2974.180 ; gain = 33.688 ; free physical = 944 ; free virtual = 4731
Retarget | Checksum: a04cc9b6
INFO: [Opt 31-389] Phase Retarget created 5 cells and removed 12 cells
INFO: [Opt 31-1021] In phase Retarget, 66 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: ad8cd28c

Time (s): cpu = 00:00:24 ; elapsed = 00:00:34 . Memory (MB): peak = 2974.180 ; gain = 33.688 ; free physical = 944 ; free virtual = 4731
Constant propagation | Checksum: ad8cd28c
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 16 cells
INFO: [Opt 31-1021] In phase Constant propagation, 49 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 Sweep
Phase 5 Sweep | Checksum: b0e35543

Time (s): cpu = 00:00:24 ; elapsed = 00:00:34 . Memory (MB): peak = 2974.180 ; gain = 33.688 ; free physical = 944 ; free virtual = 4731
Sweep | Checksum: b0e35543
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 59 cells
INFO: [Opt 31-1021] In phase Sweep, 867 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: b0e35543

Time (s): cpu = 00:00:24 ; elapsed = 00:00:34 . Memory (MB): peak = 3006.195 ; gain = 65.703 ; free physical = 943 ; free virtual = 4730
BUFG optimization | Checksum: b0e35543
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
WARNING: [Opt 31-1131] Can not pull register out from u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/U_CDONE/I_YESLUT6.U_SRL32_A due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/U_CDONE/I_YESLUT6.U_SRL32_B due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/U_NS0/I_YESLUT6.U_SRL32_A due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/U_NS0/I_YESLUT6.U_SRL32_B due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/U_NS0/I_YESLUT6.U_SRL32_C due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/U_NS0/I_YESLUT6.U_SRL32_D due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/U_NS1/I_YESLUT6.U_SRL32_A due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/U_NS1/I_YESLUT6.U_SRL32_B due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/U_NS1/I_YESLUT6.U_SRL32_C due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/U_NS1/I_YESLUT6.U_SRL32_D due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/I_YESLUT6.U_SRL32_A due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/I_YESLUT6.U_SRL32_B due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/I_YESLUT6.U_SRLC16E due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/I_YESLUT6.U_SRL32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/I_YESLUT6.U_SRL32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/I_YESLUT6.U_SRLC16E due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/I_YESLUT6.U_SRL32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_A due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B due to none static srl address bits
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: b0e35543

Time (s): cpu = 00:00:24 ; elapsed = 00:00:34 . Memory (MB): peak = 3006.195 ; gain = 65.703 ; free physical = 943 ; free virtual = 4730
Shift Register Optimization | Checksum: b0e35543
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: b0e35543

Time (s): cpu = 00:00:24 ; elapsed = 00:00:34 . Memory (MB): peak = 3006.195 ; gain = 65.703 ; free physical = 943 ; free virtual = 4730
Post Processing Netlist | Checksum: b0e35543
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 57 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 11b3ed9c1

Time (s): cpu = 00:00:24 ; elapsed = 00:00:34 . Memory (MB): peak = 3006.195 ; gain = 65.703 ; free physical = 943 ; free virtual = 4730

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3006.195 ; gain = 0.000 ; free physical = 943 ; free virtual = 4730
Phase 9.2 Verifying Netlist Connectivity | Checksum: 11b3ed9c1

Time (s): cpu = 00:00:24 ; elapsed = 00:00:34 . Memory (MB): peak = 3006.195 ; gain = 65.703 ; free physical = 943 ; free virtual = 4730
Phase 9 Finalization | Checksum: 11b3ed9c1

Time (s): cpu = 00:00:24 ; elapsed = 00:00:34 . Memory (MB): peak = 3006.195 ; gain = 65.703 ; free physical = 943 ; free virtual = 4730
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               5  |              12  |                                             66  |
|  Constant propagation         |               0  |              16  |                                             49  |
|  Sweep                        |               0  |              59  |                                            867  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             57  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 11b3ed9c1

Time (s): cpu = 00:00:24 ; elapsed = 00:00:34 . Memory (MB): peak = 3006.195 ; gain = 65.703 ; free physical = 943 ; free virtual = 4730
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3006.195 ; gain = 0.000 ; free physical = 943 ; free virtual = 4730

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-10] Applying ODC optimizations ...
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 1 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 1 newly gated: 0 Total Ports: 2
Ending PowerOpt Patch Enables Task | Checksum: 1e90076b4

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3265.148 ; gain = 0.000 ; free physical = 799 ; free virtual = 4604
Ending Power Optimization Task | Checksum: 1e90076b4

Time (s): cpu = 00:00:00.76 ; elapsed = 00:00:00.45 . Memory (MB): peak = 3265.148 ; gain = 258.953 ; free physical = 799 ; free virtual = 4604

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1e90076b4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3265.148 ; gain = 0.000 ; free physical = 799 ; free virtual = 4604

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3265.148 ; gain = 0.000 ; free physical = 799 ; free virtual = 4604
Ending Netlist Obfuscation Task | Checksum: 1b07a9c61

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3265.148 ; gain = 0.000 ; free physical = 799 ; free virtual = 4604
INFO: [Common 17-83] Releasing license: Implementation
50 Infos, 37 Warnings, 9 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:43 . Memory (MB): peak = 3265.148 ; gain = 1209.043 ; free physical = 799 ; free virtual = 4604
INFO: [runtcl-4] Executing : report_drc -file top_drc_opted.rpt -pb top_drc_opted.pb -rpx top_drc_opted.rpx
Command: report_drc -file top_drc_opted.rpt -pb top_drc_opted.pb -rpx top_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/johncrespo/FPGA/RISC_V_SC/fpga/RISC_V_SC.runs/impl_1/top_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3265.148 ; gain = 0.000 ; free physical = 797 ; free virtual = 4603
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3265.148 ; gain = 0.000 ; free physical = 797 ; free virtual = 4603
Writing XDEF routing.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3265.148 ; gain = 0.000 ; free physical = 797 ; free virtual = 4603
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3265.148 ; gain = 0.000 ; free physical = 793 ; free virtual = 4599
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3265.148 ; gain = 0.000 ; free physical = 793 ; free virtual = 4599
Wrote Device Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3265.148 ; gain = 0.000 ; free physical = 793 ; free virtual = 4600
Write Physdb Complete: Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3265.148 ; gain = 0.000 ; free physical = 793 ; free virtual = 4600
INFO: [Common 17-1381] The checkpoint '/home/johncrespo/FPGA/RISC_V_SC/fpga/RISC_V_SC.runs/impl_1/top_opt.dcp' has been generated.
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3265.148 ; gain = 0.000 ; free physical = 781 ; free virtual = 4592
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: ee83c302

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3265.148 ; gain = 0.000 ; free physical = 781 ; free virtual = 4592
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3265.148 ; gain = 0.000 ; free physical = 781 ; free virtual = 4592

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: f9d8fb94

Time (s): cpu = 00:00:00.51 ; elapsed = 00:00:00.18 . Memory (MB): peak = 3265.148 ; gain = 0.000 ; free physical = 780 ; free virtual = 4593

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1f1f88f2e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.55 . Memory (MB): peak = 3265.148 ; gain = 0.000 ; free physical = 776 ; free virtual = 4592

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1f1f88f2e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.55 . Memory (MB): peak = 3265.148 ; gain = 0.000 ; free physical = 776 ; free virtual = 4592
Phase 1 Placer Initialization | Checksum: 1f1f88f2e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.56 . Memory (MB): peak = 3265.148 ; gain = 0.000 ; free physical = 776 ; free virtual = 4592

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 13a0f135d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.66 . Memory (MB): peak = 3265.148 ; gain = 0.000 ; free physical = 775 ; free virtual = 4591

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1b1d9cb32

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.73 . Memory (MB): peak = 3265.148 ; gain = 0.000 ; free physical = 800 ; free virtual = 4616

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1b1d9cb32

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.74 . Memory (MB): peak = 3265.148 ; gain = 0.000 ; free physical = 800 ; free virtual = 4616

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 13b8d9e64

Time (s): cpu = 00:00:13 ; elapsed = 00:00:03 . Memory (MB): peak = 3265.148 ; gain = 0.000 ; free physical = 800 ; free virtual = 4623

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 119 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 54 nets or LUTs. Breaked 0 LUT, combined 54 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3265.148 ; gain = 0.000 ; free physical = 799 ; free virtual = 4622

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             54  |                    54  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             54  |                    54  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 11d2e3fe2

Time (s): cpu = 00:00:14 ; elapsed = 00:00:04 . Memory (MB): peak = 3265.148 ; gain = 0.000 ; free physical = 797 ; free virtual = 4622
Phase 2.4 Global Placement Core | Checksum: f2f38dd5

Time (s): cpu = 00:00:14 ; elapsed = 00:00:04 . Memory (MB): peak = 3265.148 ; gain = 0.000 ; free physical = 797 ; free virtual = 4622
Phase 2 Global Placement | Checksum: f2f38dd5

Time (s): cpu = 00:00:14 ; elapsed = 00:00:04 . Memory (MB): peak = 3265.148 ; gain = 0.000 ; free physical = 797 ; free virtual = 4622

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: f4896ea1

Time (s): cpu = 00:00:15 ; elapsed = 00:00:04 . Memory (MB): peak = 3265.148 ; gain = 0.000 ; free physical = 797 ; free virtual = 4622

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 19ec893a0

Time (s): cpu = 00:00:15 ; elapsed = 00:00:04 . Memory (MB): peak = 3265.148 ; gain = 0.000 ; free physical = 794 ; free virtual = 4620

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: eeb4ad10

Time (s): cpu = 00:00:16 ; elapsed = 00:00:04 . Memory (MB): peak = 3265.148 ; gain = 0.000 ; free physical = 794 ; free virtual = 4620

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1261d5101

Time (s): cpu = 00:00:16 ; elapsed = 00:00:04 . Memory (MB): peak = 3265.148 ; gain = 0.000 ; free physical = 794 ; free virtual = 4620

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: e30d96b4

Time (s): cpu = 00:00:17 ; elapsed = 00:00:05 . Memory (MB): peak = 3265.148 ; gain = 0.000 ; free physical = 758 ; free virtual = 4644

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 17f511bd9

Time (s): cpu = 00:00:17 ; elapsed = 00:00:05 . Memory (MB): peak = 3265.148 ; gain = 0.000 ; free physical = 750 ; free virtual = 4638

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1f5fa0ffd

Time (s): cpu = 00:00:17 ; elapsed = 00:00:05 . Memory (MB): peak = 3265.148 ; gain = 0.000 ; free physical = 750 ; free virtual = 4638
Phase 3 Detail Placement | Checksum: 1f5fa0ffd

Time (s): cpu = 00:00:17 ; elapsed = 00:00:05 . Memory (MB): peak = 3265.148 ; gain = 0.000 ; free physical = 750 ; free virtual = 4638

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 20e39849c

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=27.470 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 267e259c8

Time (s): cpu = 00:00:00.34 ; elapsed = 00:00:00.15 . Memory (MB): peak = 3265.148 ; gain = 0.000 ; free physical = 729 ; free virtual = 4634
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 267e259c8

Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.18 . Memory (MB): peak = 3265.148 ; gain = 0.000 ; free physical = 729 ; free virtual = 4634
Phase 4.1.1.1 BUFG Insertion | Checksum: 20e39849c

Time (s): cpu = 00:00:19 ; elapsed = 00:00:06 . Memory (MB): peak = 3265.148 ; gain = 0.000 ; free physical = 729 ; free virtual = 4634

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=27.470. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 27d16b27d

Time (s): cpu = 00:00:19 ; elapsed = 00:00:06 . Memory (MB): peak = 3265.148 ; gain = 0.000 ; free physical = 729 ; free virtual = 4634

Time (s): cpu = 00:00:19 ; elapsed = 00:00:06 . Memory (MB): peak = 3265.148 ; gain = 0.000 ; free physical = 729 ; free virtual = 4634
Phase 4.1 Post Commit Optimization | Checksum: 27d16b27d

Time (s): cpu = 00:00:19 ; elapsed = 00:00:06 . Memory (MB): peak = 3265.148 ; gain = 0.000 ; free physical = 729 ; free virtual = 4634

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 27d16b27d

Time (s): cpu = 00:00:19 ; elapsed = 00:00:06 . Memory (MB): peak = 3265.148 ; gain = 0.000 ; free physical = 729 ; free virtual = 4634

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 27d16b27d

Time (s): cpu = 00:00:19 ; elapsed = 00:00:06 . Memory (MB): peak = 3265.148 ; gain = 0.000 ; free physical = 729 ; free virtual = 4634
Phase 4.3 Placer Reporting | Checksum: 27d16b27d

Time (s): cpu = 00:00:19 ; elapsed = 00:00:06 . Memory (MB): peak = 3265.148 ; gain = 0.000 ; free physical = 729 ; free virtual = 4634

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3265.148 ; gain = 0.000 ; free physical = 729 ; free virtual = 4634

Time (s): cpu = 00:00:19 ; elapsed = 00:00:06 . Memory (MB): peak = 3265.148 ; gain = 0.000 ; free physical = 729 ; free virtual = 4634
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 2915bc4af

Time (s): cpu = 00:00:19 ; elapsed = 00:00:06 . Memory (MB): peak = 3265.148 ; gain = 0.000 ; free physical = 729 ; free virtual = 4634
Ending Placer Task | Checksum: 1ba30929b

Time (s): cpu = 00:00:19 ; elapsed = 00:00:06 . Memory (MB): peak = 3265.148 ; gain = 0.000 ; free physical = 729 ; free virtual = 4634
86 Infos, 37 Warnings, 9 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:06 . Memory (MB): peak = 3265.148 ; gain = 0.000 ; free physical = 729 ; free virtual = 4634
INFO: [runtcl-4] Executing : report_io -file top_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3265.148 ; gain = 0.000 ; free physical = 727 ; free virtual = 4632
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_placed.rpt -pb top_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3265.148 ; gain = 0.000 ; free physical = 727 ; free virtual = 4633
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00 . Memory (MB): peak = 3265.148 ; gain = 0.000 ; free physical = 726 ; free virtual = 4632
Wrote PlaceDB: Time (s): cpu = 00:00:00.54 ; elapsed = 00:00:00.15 . Memory (MB): peak = 3265.148 ; gain = 0.000 ; free physical = 708 ; free virtual = 4617
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3265.148 ; gain = 0.000 ; free physical = 708 ; free virtual = 4617
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3265.148 ; gain = 0.000 ; free physical = 708 ; free virtual = 4618
Wrote Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3265.148 ; gain = 0.000 ; free physical = 706 ; free virtual = 4616
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3265.148 ; gain = 0.000 ; free physical = 706 ; free virtual = 4616
Write Physdb Complete: Time (s): cpu = 00:00:00.59 ; elapsed = 00:00:00.17 . Memory (MB): peak = 3265.148 ; gain = 0.000 ; free physical = 706 ; free virtual = 4616
INFO: [Common 17-1381] The checkpoint '/home/johncrespo/FPGA/RISC_V_SC/fpga/RISC_V_SC.runs/impl_1/top_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.34 . Memory (MB): peak = 3265.148 ; gain = 0.000 ; free physical = 699 ; free virtual = 4607
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
95 Infos, 37 Warnings, 9 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3265.148 ; gain = 0.000 ; free physical = 699 ; free virtual = 4607
Wrote PlaceDB: Time (s): cpu = 00:00:00.56 ; elapsed = 00:00:00.15 . Memory (MB): peak = 3265.148 ; gain = 0.000 ; free physical = 683 ; free virtual = 4595
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3265.148 ; gain = 0.000 ; free physical = 683 ; free virtual = 4595
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3265.148 ; gain = 0.000 ; free physical = 683 ; free virtual = 4595
Wrote Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3265.148 ; gain = 0.000 ; free physical = 683 ; free virtual = 4595
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3265.148 ; gain = 0.000 ; free physical = 681 ; free virtual = 4593
Write Physdb Complete: Time (s): cpu = 00:00:00.64 ; elapsed = 00:00:00.18 . Memory (MB): peak = 3265.148 ; gain = 0.000 ; free physical = 681 ; free virtual = 4593
INFO: [Common 17-1381] The checkpoint '/home/johncrespo/FPGA/RISC_V_SC/fpga/RISC_V_SC.runs/impl_1/top_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: e6691613 ConstDB: 0 ShapeSum: d3c77c88 RouteDB: 0
Post Restoration Checksum: NetGraph: 66a522d8 | NumContArr: af749a8 | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 1f6ee61ba

Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 3265.148 ; gain = 0.000 ; free physical = 585 ; free virtual = 4536

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 1f6ee61ba

Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 3265.148 ; gain = 0.000 ; free physical = 585 ; free virtual = 4536

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 1f6ee61ba

Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 3265.148 ; gain = 0.000 ; free physical = 585 ; free virtual = 4536
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 1f5860d87

Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 3265.148 ; gain = 0.000 ; free physical = 559 ; free virtual = 4512
INFO: [Route 35-416] Intermediate Timing Summary | WNS=27.614 | TNS=0.000  | WHS=-0.202 | THS=-70.518|


Phase 2.4 Update Timing for Bus Skew

Phase 2.4.1 Update Timing
Phase 2.4.1 Update Timing | Checksum: 2750297e3

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 3265.148 ; gain = 0.000 ; free physical = 558 ; free virtual = 4512
INFO: [Route 35-416] Intermediate Timing Summary | WNS=27.614 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 2.4 Update Timing for Bus Skew | Checksum: 1ff76068c

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 3265.148 ; gain = 0.000 ; free physical = 556 ; free virtual = 4516

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 2644
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 2644
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 294616c71

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 3265.148 ; gain = 0.000 ; free physical = 549 ; free virtual = 4508

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 294616c71

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 3265.148 ; gain = 0.000 ; free physical = 549 ; free virtual = 4508

Phase 3.2 Initial Net Routing
Phase 3.2 Initial Net Routing | Checksum: 311f847e5

Time (s): cpu = 00:00:21 ; elapsed = 00:00:15 . Memory (MB): peak = 3265.148 ; gain = 0.000 ; free physical = 549 ; free virtual = 4508
Phase 3 Initial Routing | Checksum: 311f847e5

Time (s): cpu = 00:00:21 ; elapsed = 00:00:15 . Memory (MB): peak = 3265.148 ; gain = 0.000 ; free physical = 549 ; free virtual = 4508

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 142
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=27.196 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 23752cbba

Time (s): cpu = 00:00:22 ; elapsed = 00:00:16 . Memory (MB): peak = 3265.148 ; gain = 0.000 ; free physical = 548 ; free virtual = 4508

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=27.196 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 13f94c14f

Time (s): cpu = 00:00:22 ; elapsed = 00:00:16 . Memory (MB): peak = 3265.148 ; gain = 0.000 ; free physical = 548 ; free virtual = 4508
Phase 4 Rip-up And Reroute | Checksum: 13f94c14f

Time (s): cpu = 00:00:22 ; elapsed = 00:00:16 . Memory (MB): peak = 3265.148 ; gain = 0.000 ; free physical = 548 ; free virtual = 4508

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 13f94c14f

Time (s): cpu = 00:00:22 ; elapsed = 00:00:16 . Memory (MB): peak = 3265.148 ; gain = 0.000 ; free physical = 548 ; free virtual = 4508

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 13f94c14f

Time (s): cpu = 00:00:22 ; elapsed = 00:00:16 . Memory (MB): peak = 3265.148 ; gain = 0.000 ; free physical = 548 ; free virtual = 4508
Phase 5 Delay and Skew Optimization | Checksum: 13f94c14f

Time (s): cpu = 00:00:22 ; elapsed = 00:00:16 . Memory (MB): peak = 3265.148 ; gain = 0.000 ; free physical = 548 ; free virtual = 4508

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 19dba197d

Time (s): cpu = 00:00:23 ; elapsed = 00:00:16 . Memory (MB): peak = 3265.148 ; gain = 0.000 ; free physical = 548 ; free virtual = 4508
INFO: [Route 35-416] Intermediate Timing Summary | WNS=27.203 | TNS=0.000  | WHS=0.031  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 14a16cad7

Time (s): cpu = 00:00:23 ; elapsed = 00:00:16 . Memory (MB): peak = 3265.148 ; gain = 0.000 ; free physical = 548 ; free virtual = 4508
Phase 6 Post Hold Fix | Checksum: 14a16cad7

Time (s): cpu = 00:00:23 ; elapsed = 00:00:16 . Memory (MB): peak = 3265.148 ; gain = 0.000 ; free physical = 548 ; free virtual = 4508

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.454277 %
  Global Horizontal Routing Utilization  = 0.606195 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 14a16cad7

Time (s): cpu = 00:00:23 ; elapsed = 00:00:16 . Memory (MB): peak = 3265.148 ; gain = 0.000 ; free physical = 548 ; free virtual = 4508

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 14a16cad7

Time (s): cpu = 00:00:23 ; elapsed = 00:00:16 . Memory (MB): peak = 3265.148 ; gain = 0.000 ; free physical = 547 ; free virtual = 4507

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1a645716a

Time (s): cpu = 00:00:23 ; elapsed = 00:00:16 . Memory (MB): peak = 3265.148 ; gain = 0.000 ; free physical = 547 ; free virtual = 4507

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=27.203 | TNS=0.000  | WHS=0.031  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1a645716a

Time (s): cpu = 00:00:23 ; elapsed = 00:00:16 . Memory (MB): peak = 3265.148 ; gain = 0.000 ; free physical = 547 ; free virtual = 4507
INFO: [Route 35-16] Router Completed Successfully

Phase 11 Post-Route Event Processing
Phase 11 Post-Route Event Processing | Checksum: 1713b6fa0

Time (s): cpu = 00:00:24 ; elapsed = 00:00:16 . Memory (MB): peak = 3265.148 ; gain = 0.000 ; free physical = 547 ; free virtual = 4507
Ending Routing Task | Checksum: 1713b6fa0

Time (s): cpu = 00:00:24 ; elapsed = 00:00:16 . Memory (MB): peak = 3265.148 ; gain = 0.000 ; free physical = 547 ; free virtual = 4507

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
111 Infos, 37 Warnings, 9 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:17 . Memory (MB): peak = 3265.148 ; gain = 0.000 ; free physical = 547 ; free virtual = 4507
INFO: [runtcl-4] Executing : report_drc -file top_drc_routed.rpt -pb top_drc_routed.pb -rpx top_drc_routed.rpx
Command: report_drc -file top_drc_routed.rpt -pb top_drc_routed.pb -rpx top_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/johncrespo/FPGA/RISC_V_SC/fpga/RISC_V_SC.runs/impl_1/top_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file top_methodology_drc_routed.rpt -pb top_methodology_drc_routed.pb -rpx top_methodology_drc_routed.rpx
Command: report_methodology -file top_methodology_drc_routed.rpt -pb top_methodology_drc_routed.pb -rpx top_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/johncrespo/FPGA/RISC_V_SC/fpga/RISC_V_SC.runs/impl_1/top_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
Command: report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
121 Infos, 37 Warnings, 9 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file top_route_status.rpt -pb top_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file top_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file top_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file top_bus_skew_routed.rpt -pb top_bus_skew_routed.pb -rpx top_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3309.086 ; gain = 0.000 ; free physical = 471 ; free virtual = 4450
Wrote PlaceDB: Time (s): cpu = 00:00:00.52 ; elapsed = 00:00:00.14 . Memory (MB): peak = 3309.086 ; gain = 0.000 ; free physical = 470 ; free virtual = 4453
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3309.086 ; gain = 0.000 ; free physical = 470 ; free virtual = 4453
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3309.086 ; gain = 0.000 ; free physical = 470 ; free virtual = 4453
Wrote Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3309.086 ; gain = 0.000 ; free physical = 470 ; free virtual = 4454
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3309.086 ; gain = 0.000 ; free physical = 470 ; free virtual = 4454
Write Physdb Complete: Time (s): cpu = 00:00:00.65 ; elapsed = 00:00:00.18 . Memory (MB): peak = 3309.086 ; gain = 0.000 ; free physical = 470 ; free virtual = 4454
INFO: [Common 17-1381] The checkpoint '/home/johncrespo/FPGA/RISC_V_SC/fpga/RISC_V_SC.runs/impl_1/top_routed.dcp' has been generated.
Command: write_bitstream -force top.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A1' of cell dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1 (pin dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1/I1) is not included in the LUT equation: 'O5=(A2*A5)+(A2*(~A5)*(~A4))+((~A2))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1 (pin dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1/I0) is not included in the LUT equation: 'O5=(A2*A5)+(A2*(~A5)*(~A4))+((~A2))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[0]_i_1 (pin dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[0]_i_1/I0) is not included in the LUT equation: 'O6=(A6+~A6)*((A2))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC RTSTAT-10] No routable loads: 25 net(s) have no routable loads. The problem bus(es) and/or net(s) are dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/TMS, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2:0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_capture[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_runtest[0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[2], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[2], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i... and (the first 15 of 23 listed).
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 4 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./top.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
14 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:09 ; elapsed = 00:00:15 . Memory (MB): peak = 3545.137 ; gain = 236.051 ; free physical = 140 ; free virtual = 4187
INFO: [Common 17-206] Exiting Vivado at Fri Apr 11 19:49:38 2025...
