// Seed: 1913754226
module module_0 (
    output tri0 id_0,
    output wand id_1,
    input supply1 id_2,
    output tri0 id_3,
    output wand id_4,
    input wor id_5,
    input uwire id_6,
    input wand id_7,
    input uwire id_8,
    output uwire id_9
);
  assign module_1.id_0 = 0;
  wor id_11 = 1, id_12, id_13, id_14;
  parameter id_15 = -1;
endmodule
module module_1 (
    output wand id_0,
    input tri1 id_1,
    output uwire id_2,
    input uwire id_3,
    input supply1 id_4,
    input wire id_5,
    output supply0 id_6,
    output supply0 id_7,
    input supply1 id_8
);
  wire id_10;
  xor primCall (id_2, id_5, id_10, id_4, id_3);
  module_0 modCall_1 (
      id_6,
      id_0,
      id_4,
      id_6,
      id_0,
      id_5,
      id_1,
      id_1,
      id_1,
      id_2
  );
endmodule
