<?xml version="1.0"?>
<cf:model cf:cpu="cortex_a53" cf:partition="0" cf:prefix="p_0_" cf:name="dr" xd:type="design" xmlns:xd="http://www.xilinx.com/xd" xmlns:cf="http://www.xilinx.com/connections">
  <cf:block cf:name="hwblk_lzw_fpga">
    <cf:port cf:name="s_axi_control" cf:portType="stream" cf:direction="in"/>
    <cf:port cf:name="s" cf:portType="stream" cf:direction="in"/>
    <cf:port cf:name="output_code" cf:portType="stream" cf:direction="in"/>
    <cf:port cf:name="output_size" cf:portType="stream" cf:direction="in"/>
    <cf:port cf:name="output" cf:portType="stream" cf:direction="in"/>
  </cf:block>
  <cf:block cf:name="swblk_lzw_fpga">
    <cf:port cf:name="s_axi_control" cf:portType="stream" cf:direction="out"/>
    <cf:port cf:name="s" cf:portType="stream" cf:direction="out"/>
    <cf:port cf:name="output_code" cf:portType="stream" cf:direction="out"/>
    <cf:port cf:name="output_size" cf:portType="stream" cf:direction="out"/>
    <cf:port cf:name="output" cf:portType="stream" cf:direction="out"/>
  </cf:block>
  <cf:comp cf:name="u96v2_sbc_base" xd:componentRef="u96v2_sbc_base" xd:clockId="0"/>
  <cf:comp cf:name="lzw_fpga_1" xd:componentRef="lzw_fpga" xd:clockId="0"/>
  <cf:instance cf:name="hwinst_lzw_fpga_1" cf:blockName="hwblk_lzw_fpga" cf:compName="lzw_fpga_1">
    <cf:portMap cf:blockPort="s_axi_control" cf:compPort="s_axi_control" xd:register="0x0"/>
    <cf:portMap cf:blockPort="s" cf:compPort="m_axi_gmem" cf:ctrlPort="s_axi_control" xd:register="0x10"/>
    <cf:portMap cf:blockPort="output_code" cf:compPort="m_axi_gmem" cf:ctrlPort="s_axi_control" xd:register="0x1C"/>
    <cf:portMap cf:blockPort="output_size" cf:compPort="m_axi_gmem" cf:ctrlPort="s_axi_control" xd:register="0x28"/>
    <cf:portMap cf:blockPort="output" cf:compPort="m_axi_gmem" cf:ctrlPort="s_axi_control" xd:register="0x34"/>
  </cf:instance>
  <cf:instance cf:name="swinst_lzw_fpga_1" cf:blockName="swblk_lzw_fpga" cf:compName="u96v2_sbc_base">
    <cf:portMap cf:blockPort="s_axi_control" cf:compPort="zynq_ultra_ps_e_0_M_AXI_HPM1_FPD"/>
    <cf:portMap cf:blockPort="s" cf:compPort="zynq_ultra_ps_e_0_S_AXI_HP0_FPD" cf:ctrlPort="zynq_ultra_ps_e_0_M_AXI_HPM1_FPD" cf:sptag="HP0"/>
    <cf:portMap cf:blockPort="output_code" cf:compPort="zynq_ultra_ps_e_0_S_AXI_HP0_FPD" cf:ctrlPort="zynq_ultra_ps_e_0_M_AXI_HPM1_FPD" cf:sptag="HP0"/>
    <cf:portMap cf:blockPort="output_size" cf:compPort="zynq_ultra_ps_e_0_S_AXI_HP0_FPD" cf:ctrlPort="zynq_ultra_ps_e_0_M_AXI_HPM1_FPD" cf:sptag="HP0"/>
    <cf:portMap cf:blockPort="output" cf:compPort="zynq_ultra_ps_e_0_S_AXI_HP0_FPD" cf:ctrlPort="zynq_ultra_ps_e_0_M_AXI_HPM1_FPD" cf:sptag="HP0"/>
  </cf:instance>
  <cf:connection cf:srcInst="swinst_lzw_fpga_1" cf:srcPort="s_axi_control" cf:dstInst="hwinst_lzw_fpga_1" cf:dstPort="s_axi_control">
    <cf:dataMover cf:compName="u96v2_sbc_base" cf:softwareLib="axi_lite"/>
  </cf:connection>
  <cf:connection cf:srcInst="swinst_lzw_fpga_1" cf:srcPort="s" cf:dstInst="hwinst_lzw_fpga_1" cf:dstPort="s">
    <cf:dataMover cf:compName="lzw_fpga_1" cf:softwareLib="zero_copy"/>
  </cf:connection>
  <cf:connection cf:srcInst="swinst_lzw_fpga_1" cf:srcPort="output_code" cf:dstInst="hwinst_lzw_fpga_1" cf:dstPort="output_code">
    <cf:dataMover cf:compName="lzw_fpga_1" cf:softwareLib="zero_copy"/>
  </cf:connection>
  <cf:connection cf:srcInst="swinst_lzw_fpga_1" cf:srcPort="output_size" cf:dstInst="hwinst_lzw_fpga_1" cf:dstPort="output_size">
    <cf:dataMover cf:compName="lzw_fpga_1" cf:softwareLib="zero_copy"/>
  </cf:connection>
  <cf:connection cf:srcInst="swinst_lzw_fpga_1" cf:srcPort="output" cf:dstInst="hwinst_lzw_fpga_1" cf:dstPort="output">
    <cf:dataMover cf:compName="lzw_fpga_1" cf:softwareLib="zero_copy"/>
  </cf:connection>
</cf:model>
