// Seed: 2497875348
module module_0 (
    input supply0 id_0,
    output tri0 id_1,
    output tri1 id_2,
    input tri id_3,
    input uwire id_4,
    input uwire id_5,
    output wand id_6,
    input wor id_7,
    output tri0 id_8,
    output uwire id_9,
    input uwire id_10,
    input tri1 id_11,
    input wire id_12,
    input tri1 id_13,
    output supply1 sample,
    input tri module_0,
    output wor id_16,
    input tri id_17,
    output supply1 id_18,
    output tri0 id_19,
    output supply0 id_20,
    output tri id_21,
    output wire id_22
);
  wire id_24;
  wire id_25;
  wire id_26 = 1;
endmodule
module module_1 (
    input wor id_0,
    input tri1 id_1,
    input wor id_2,
    input wor id_3,
    input tri1 id_4,
    inout tri1 id_5,
    input tri id_6,
    input supply1 id_7,
    input supply0 id_8,
    output supply0 id_9,
    input tri1 id_10,
    output wor id_11,
    input tri1 id_12,
    input tri0 id_13,
    input wor id_14,
    input uwire id_15,
    input supply0 id_16,
    output uwire id_17,
    output wor id_18,
    output tri id_19,
    input supply1 id_20,
    input wor id_21,
    input uwire id_22,
    input supply1 id_23,
    output wor id_24
);
  wire id_26;
  assign id_5 = id_1 && id_20;
  module_0(
      id_2,
      id_18,
      id_5,
      id_5,
      id_8,
      id_2,
      id_24,
      id_8,
      id_17,
      id_9,
      id_10,
      id_5,
      id_8,
      id_16,
      id_11,
      id_7,
      id_5,
      id_22,
      id_5,
      id_11,
      id_9,
      id_24,
      id_18
  );
endmodule
