// Seed: 4122828704
module module_0 (
    output wor id_0,
    input wire id_1,
    output supply0 id_2,
    input supply0 id_3,
    output supply0 id_4
);
  assign id_0 = (id_3 + id_1);
  assign module_1.id_0 = 0;
  wire id_6;
  and primCall (id_0, id_1, id_6, id_3);
  module_2 modCall_1 (
      id_6,
      id_6,
      id_6,
      id_6,
      id_6
  );
endmodule
module module_1 (
    input  tri0 id_0,
    input  wire id_1,
    output tri  id_2,
    input  tri1 id_3
);
  assign id_2 = -1;
  xnor primCall (id_2, id_3, id_1, id_0);
  module_0 modCall_1 (
      id_2,
      id_0,
      id_2,
      id_3,
      id_2
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_6;
  ;
endmodule
