{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 04 12:56:04 2022 " "Info: Processing started: Fri Nov 04 12:56:04 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off main -c main --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off main -c main --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "main.bdf" "" { Schematic "C:/sifo5/main.bdf" { { 80 208 376 96 "clk" "" } { 72 376 544 88 "clk" "" } { 160 208 240 176 "clk" "" } { 72 784 832 88 "clk" "" } { 72 1088 1120 88 "clk" "" } } } } { "c:/sifo/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/sifo/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "clk register register central_arbiter:inst1\|lpm_counter1:inst\|lpm_counter:lpm_counter_component\|cntr_a1j:auto_generated\|safe_q\[0\] central_arbiter:inst1\|lpm_counter1:inst\|lpm_counter:lpm_counter_component\|cntr_a1j:auto_generated\|safe_q\[1\] 500.0 MHz Internal " "Info: Clock \"clk\" Internal fmax is restricted to 500.0 MHz between source register \"central_arbiter:inst1\|lpm_counter1:inst\|lpm_counter:lpm_counter_component\|cntr_a1j:auto_generated\|safe_q\[0\]\" and destination register \"central_arbiter:inst1\|lpm_counter1:inst\|lpm_counter:lpm_counter_component\|cntr_a1j:auto_generated\|safe_q\[1\]\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.0 ns " "Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.779 ns + Longest register register " "Info: + Longest register to register delay is 1.779 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns central_arbiter:inst1\|lpm_counter1:inst\|lpm_counter:lpm_counter_component\|cntr_a1j:auto_generated\|safe_q\[0\] 1 REG LCFF_X5_Y11_N17 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X5_Y11_N17; Fanout = 6; REG Node = 'central_arbiter:inst1\|lpm_counter1:inst\|lpm_counter:lpm_counter_component\|cntr_a1j:auto_generated\|safe_q\[0\]'" {  } { { "c:/sifo/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/sifo/quartus/bin/TimingClosureFloorplan.fld" "" "" { central_arbiter:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_a1j:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_a1j.tdf" "" { Text "C:/sifo5/db/cntr_a1j.tdf" 73 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 0.458 ns central_arbiter:inst1\|lpm_counter1:inst\|lpm_counter:lpm_counter_component\|cntr_a1j:auto_generated\|counter_comb_bita0~COUT 2 COMB LCCOMB_X5_Y11_N16 2 " "Info: 2: + IC(0.000 ns) + CELL(0.458 ns) = 0.458 ns; Loc. = LCCOMB_X5_Y11_N16; Fanout = 2; COMB Node = 'central_arbiter:inst1\|lpm_counter1:inst\|lpm_counter:lpm_counter_component\|cntr_a1j:auto_generated\|counter_comb_bita0~COUT'" {  } { { "c:/sifo/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/sifo/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { central_arbiter:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_a1j:auto_generated|safe_q[0] central_arbiter:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_a1j:auto_generated|counter_comb_bita0~COUT } "NODE_NAME" } } { "db/cntr_a1j.tdf" "" { Text "C:/sifo5/db/cntr_a1j.tdf" 37 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 0.493 ns central_arbiter:inst1\|lpm_counter1:inst\|lpm_counter:lpm_counter_component\|cntr_a1j:auto_generated\|counter_comb_bita1~COUT 3 COMB LCCOMB_X5_Y11_N18 2 " "Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 0.493 ns; Loc. = LCCOMB_X5_Y11_N18; Fanout = 2; COMB Node = 'central_arbiter:inst1\|lpm_counter1:inst\|lpm_counter:lpm_counter_component\|cntr_a1j:auto_generated\|counter_comb_bita1~COUT'" {  } { { "c:/sifo/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/sifo/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { central_arbiter:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_a1j:auto_generated|counter_comb_bita0~COUT central_arbiter:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_a1j:auto_generated|counter_comb_bita1~COUT } "NODE_NAME" } } { "db/cntr_a1j.tdf" "" { Text "C:/sifo5/db/cntr_a1j.tdf" 43 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 0.528 ns central_arbiter:inst1\|lpm_counter1:inst\|lpm_counter:lpm_counter_component\|cntr_a1j:auto_generated\|counter_comb_bita2~COUT 4 COMB LCCOMB_X5_Y11_N20 2 " "Info: 4: + IC(0.000 ns) + CELL(0.035 ns) = 0.528 ns; Loc. = LCCOMB_X5_Y11_N20; Fanout = 2; COMB Node = 'central_arbiter:inst1\|lpm_counter1:inst\|lpm_counter:lpm_counter_component\|cntr_a1j:auto_generated\|counter_comb_bita2~COUT'" {  } { { "c:/sifo/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/sifo/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { central_arbiter:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_a1j:auto_generated|counter_comb_bita1~COUT central_arbiter:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_a1j:auto_generated|counter_comb_bita2~COUT } "NODE_NAME" } } { "db/cntr_a1j.tdf" "" { Text "C:/sifo5/db/cntr_a1j.tdf" 49 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 0.563 ns central_arbiter:inst1\|lpm_counter1:inst\|lpm_counter:lpm_counter_component\|cntr_a1j:auto_generated\|counter_comb_bita3~COUT 5 COMB LCCOMB_X5_Y11_N22 1 " "Info: 5: + IC(0.000 ns) + CELL(0.035 ns) = 0.563 ns; Loc. = LCCOMB_X5_Y11_N22; Fanout = 1; COMB Node = 'central_arbiter:inst1\|lpm_counter1:inst\|lpm_counter:lpm_counter_component\|cntr_a1j:auto_generated\|counter_comb_bita3~COUT'" {  } { { "c:/sifo/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/sifo/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { central_arbiter:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_a1j:auto_generated|counter_comb_bita2~COUT central_arbiter:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_a1j:auto_generated|counter_comb_bita3~COUT } "NODE_NAME" } } { "db/cntr_a1j.tdf" "" { Text "C:/sifo5/db/cntr_a1j.tdf" 55 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 0.688 ns central_arbiter:inst1\|lpm_counter1:inst\|lpm_counter:lpm_counter_component\|cntr_a1j:auto_generated\|counter_comb_bita3~1 6 COMB LCCOMB_X5_Y11_N24 1 " "Info: 6: + IC(0.000 ns) + CELL(0.125 ns) = 0.688 ns; Loc. = LCCOMB_X5_Y11_N24; Fanout = 1; COMB Node = 'central_arbiter:inst1\|lpm_counter1:inst\|lpm_counter:lpm_counter_component\|cntr_a1j:auto_generated\|counter_comb_bita3~1'" {  } { { "c:/sifo/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/sifo/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { central_arbiter:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_a1j:auto_generated|counter_comb_bita3~COUT central_arbiter:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_a1j:auto_generated|counter_comb_bita3~1 } "NODE_NAME" } } { "db/cntr_a1j.tdf" "" { Text "C:/sifo5/db/cntr_a1j.tdf" 55 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.320 ns) + CELL(0.053 ns) 1.061 ns central_arbiter:inst1\|lpm_counter1:inst\|lpm_counter:lpm_counter_component\|cntr_a1j:auto_generated\|cout_actual 7 COMB LCCOMB_X5_Y11_N2 4 " "Info: 7: + IC(0.320 ns) + CELL(0.053 ns) = 1.061 ns; Loc. = LCCOMB_X5_Y11_N2; Fanout = 4; COMB Node = 'central_arbiter:inst1\|lpm_counter1:inst\|lpm_counter:lpm_counter_component\|cntr_a1j:auto_generated\|cout_actual'" {  } { { "c:/sifo/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/sifo/quartus/bin/TimingClosureFloorplan.fld" "" "0.373 ns" { central_arbiter:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_a1j:auto_generated|counter_comb_bita3~1 central_arbiter:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_a1j:auto_generated|cout_actual } "NODE_NAME" } } { "db/cntr_a1j.tdf" "" { Text "C:/sifo5/db/cntr_a1j.tdf" 66 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.215 ns) + CELL(0.503 ns) 1.779 ns central_arbiter:inst1\|lpm_counter1:inst\|lpm_counter:lpm_counter_component\|cntr_a1j:auto_generated\|safe_q\[1\] 8 REG LCFF_X5_Y11_N19 6 " "Info: 8: + IC(0.215 ns) + CELL(0.503 ns) = 1.779 ns; Loc. = LCFF_X5_Y11_N19; Fanout = 6; REG Node = 'central_arbiter:inst1\|lpm_counter1:inst\|lpm_counter:lpm_counter_component\|cntr_a1j:auto_generated\|safe_q\[1\]'" {  } { { "c:/sifo/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/sifo/quartus/bin/TimingClosureFloorplan.fld" "" "0.718 ns" { central_arbiter:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_a1j:auto_generated|cout_actual central_arbiter:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_a1j:auto_generated|safe_q[1] } "NODE_NAME" } } { "db/cntr_a1j.tdf" "" { Text "C:/sifo5/db/cntr_a1j.tdf" 73 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.244 ns ( 69.93 % ) " "Info: Total cell delay = 1.244 ns ( 69.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.535 ns ( 30.07 % ) " "Info: Total interconnect delay = 0.535 ns ( 30.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/sifo/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/sifo/quartus/bin/TimingClosureFloorplan.fld" "" "1.779 ns" { central_arbiter:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_a1j:auto_generated|safe_q[0] central_arbiter:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_a1j:auto_generated|counter_comb_bita0~COUT central_arbiter:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_a1j:auto_generated|counter_comb_bita1~COUT central_arbiter:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_a1j:auto_generated|counter_comb_bita2~COUT central_arbiter:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_a1j:auto_generated|counter_comb_bita3~COUT central_arbiter:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_a1j:auto_generated|counter_comb_bita3~1 central_arbiter:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_a1j:auto_generated|cout_actual central_arbiter:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_a1j:auto_generated|safe_q[1] } "NODE_NAME" } } { "c:/sifo/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/sifo/quartus/bin/Technology_Viewer.qrui" "1.779 ns" { central_arbiter:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_a1j:auto_generated|safe_q[0] {} central_arbiter:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_a1j:auto_generated|counter_comb_bita0~COUT {} central_arbiter:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_a1j:auto_generated|counter_comb_bita1~COUT {} central_arbiter:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_a1j:auto_generated|counter_comb_bita2~COUT {} central_arbiter:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_a1j:auto_generated|counter_comb_bita3~COUT {} central_arbiter:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_a1j:auto_generated|counter_comb_bita3~1 {} central_arbiter:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_a1j:auto_generated|cout_actual {} central_arbiter:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_a1j:auto_generated|safe_q[1] {} } { 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.320ns 0.215ns } { 0.000ns 0.458ns 0.035ns 0.035ns 0.035ns 0.125ns 0.053ns 0.503ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.482 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.482 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/sifo/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/sifo/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "main.bdf" "" { Schematic "C:/sifo5/main.bdf" { { 80 208 376 96 "clk" "" } { 72 376 544 88 "clk" "" } { 160 208 240 176 "clk" "" } { 72 784 832 88 "clk" "" } { 72 1088 1120 88 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 4 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 4; COMB Node = 'clk~clkctrl'" {  } { { "c:/sifo/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/sifo/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "main.bdf" "" { Schematic "C:/sifo5/main.bdf" { { 80 208 376 96 "clk" "" } { 72 376 544 88 "clk" "" } { 160 208 240 176 "clk" "" } { 72 784 832 88 "clk" "" } { 72 1088 1120 88 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.667 ns) + CELL(0.618 ns) 2.482 ns central_arbiter:inst1\|lpm_counter1:inst\|lpm_counter:lpm_counter_component\|cntr_a1j:auto_generated\|safe_q\[1\] 3 REG LCFF_X5_Y11_N19 6 " "Info: 3: + IC(0.667 ns) + CELL(0.618 ns) = 2.482 ns; Loc. = LCFF_X5_Y11_N19; Fanout = 6; REG Node = 'central_arbiter:inst1\|lpm_counter1:inst\|lpm_counter:lpm_counter_component\|cntr_a1j:auto_generated\|safe_q\[1\]'" {  } { { "c:/sifo/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/sifo/quartus/bin/TimingClosureFloorplan.fld" "" "1.285 ns" { clk~clkctrl central_arbiter:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_a1j:auto_generated|safe_q[1] } "NODE_NAME" } } { "db/cntr_a1j.tdf" "" { Text "C:/sifo5/db/cntr_a1j.tdf" 73 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.31 % ) " "Info: Total cell delay = 1.472 ns ( 59.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.010 ns ( 40.69 % ) " "Info: Total interconnect delay = 1.010 ns ( 40.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/sifo/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/sifo/quartus/bin/TimingClosureFloorplan.fld" "" "2.482 ns" { clk clk~clkctrl central_arbiter:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_a1j:auto_generated|safe_q[1] } "NODE_NAME" } } { "c:/sifo/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/sifo/quartus/bin/Technology_Viewer.qrui" "2.482 ns" { clk {} clk~combout {} clk~clkctrl {} central_arbiter:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_a1j:auto_generated|safe_q[1] {} } { 0.000ns 0.000ns 0.343ns 0.667ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.482 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.482 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/sifo/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/sifo/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "main.bdf" "" { Schematic "C:/sifo5/main.bdf" { { 80 208 376 96 "clk" "" } { 72 376 544 88 "clk" "" } { 160 208 240 176 "clk" "" } { 72 784 832 88 "clk" "" } { 72 1088 1120 88 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 4 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 4; COMB Node = 'clk~clkctrl'" {  } { { "c:/sifo/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/sifo/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "main.bdf" "" { Schematic "C:/sifo5/main.bdf" { { 80 208 376 96 "clk" "" } { 72 376 544 88 "clk" "" } { 160 208 240 176 "clk" "" } { 72 784 832 88 "clk" "" } { 72 1088 1120 88 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.667 ns) + CELL(0.618 ns) 2.482 ns central_arbiter:inst1\|lpm_counter1:inst\|lpm_counter:lpm_counter_component\|cntr_a1j:auto_generated\|safe_q\[0\] 3 REG LCFF_X5_Y11_N17 6 " "Info: 3: + IC(0.667 ns) + CELL(0.618 ns) = 2.482 ns; Loc. = LCFF_X5_Y11_N17; Fanout = 6; REG Node = 'central_arbiter:inst1\|lpm_counter1:inst\|lpm_counter:lpm_counter_component\|cntr_a1j:auto_generated\|safe_q\[0\]'" {  } { { "c:/sifo/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/sifo/quartus/bin/TimingClosureFloorplan.fld" "" "1.285 ns" { clk~clkctrl central_arbiter:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_a1j:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_a1j.tdf" "" { Text "C:/sifo5/db/cntr_a1j.tdf" 73 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.31 % ) " "Info: Total cell delay = 1.472 ns ( 59.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.010 ns ( 40.69 % ) " "Info: Total interconnect delay = 1.010 ns ( 40.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/sifo/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/sifo/quartus/bin/TimingClosureFloorplan.fld" "" "2.482 ns" { clk clk~clkctrl central_arbiter:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_a1j:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/sifo/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/sifo/quartus/bin/Technology_Viewer.qrui" "2.482 ns" { clk {} clk~combout {} clk~clkctrl {} central_arbiter:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_a1j:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 0.343ns 0.667ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/sifo/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/sifo/quartus/bin/TimingClosureFloorplan.fld" "" "2.482 ns" { clk clk~clkctrl central_arbiter:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_a1j:auto_generated|safe_q[1] } "NODE_NAME" } } { "c:/sifo/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/sifo/quartus/bin/Technology_Viewer.qrui" "2.482 ns" { clk {} clk~combout {} clk~clkctrl {} central_arbiter:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_a1j:auto_generated|safe_q[1] {} } { 0.000ns 0.000ns 0.343ns 0.667ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/sifo/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/sifo/quartus/bin/TimingClosureFloorplan.fld" "" "2.482 ns" { clk clk~clkctrl central_arbiter:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_a1j:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/sifo/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/sifo/quartus/bin/Technology_Viewer.qrui" "2.482 ns" { clk {} clk~combout {} clk~clkctrl {} central_arbiter:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_a1j:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 0.343ns 0.667ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "db/cntr_a1j.tdf" "" { Text "C:/sifo5/db/cntr_a1j.tdf" 73 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "db/cntr_a1j.tdf" "" { Text "C:/sifo5/db/cntr_a1j.tdf" 73 8 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/sifo/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/sifo/quartus/bin/TimingClosureFloorplan.fld" "" "1.779 ns" { central_arbiter:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_a1j:auto_generated|safe_q[0] central_arbiter:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_a1j:auto_generated|counter_comb_bita0~COUT central_arbiter:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_a1j:auto_generated|counter_comb_bita1~COUT central_arbiter:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_a1j:auto_generated|counter_comb_bita2~COUT central_arbiter:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_a1j:auto_generated|counter_comb_bita3~COUT central_arbiter:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_a1j:auto_generated|counter_comb_bita3~1 central_arbiter:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_a1j:auto_generated|cout_actual central_arbiter:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_a1j:auto_generated|safe_q[1] } "NODE_NAME" } } { "c:/sifo/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/sifo/quartus/bin/Technology_Viewer.qrui" "1.779 ns" { central_arbiter:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_a1j:auto_generated|safe_q[0] {} central_arbiter:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_a1j:auto_generated|counter_comb_bita0~COUT {} central_arbiter:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_a1j:auto_generated|counter_comb_bita1~COUT {} central_arbiter:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_a1j:auto_generated|counter_comb_bita2~COUT {} central_arbiter:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_a1j:auto_generated|counter_comb_bita3~COUT {} central_arbiter:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_a1j:auto_generated|counter_comb_bita3~1 {} central_arbiter:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_a1j:auto_generated|cout_actual {} central_arbiter:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_a1j:auto_generated|safe_q[1] {} } { 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.320ns 0.215ns } { 0.000ns 0.458ns 0.035ns 0.035ns 0.035ns 0.125ns 0.053ns 0.503ns } "" } } { "c:/sifo/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/sifo/quartus/bin/TimingClosureFloorplan.fld" "" "2.482 ns" { clk clk~clkctrl central_arbiter:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_a1j:auto_generated|safe_q[1] } "NODE_NAME" } } { "c:/sifo/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/sifo/quartus/bin/Technology_Viewer.qrui" "2.482 ns" { clk {} clk~combout {} clk~clkctrl {} central_arbiter:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_a1j:auto_generated|safe_q[1] {} } { 0.000ns 0.000ns 0.343ns 0.667ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/sifo/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/sifo/quartus/bin/TimingClosureFloorplan.fld" "" "2.482 ns" { clk clk~clkctrl central_arbiter:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_a1j:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/sifo/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/sifo/quartus/bin/Technology_Viewer.qrui" "2.482 ns" { clk {} clk~combout {} clk~clkctrl {} central_arbiter:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_a1j:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 0.343ns 0.667ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/sifo/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/sifo/quartus/bin/TimingClosureFloorplan.fld" "" "" { central_arbiter:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_a1j:auto_generated|safe_q[1] } "NODE_NAME" } } { "c:/sifo/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/sifo/quartus/bin/Technology_Viewer.qrui" "" { central_arbiter:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_a1j:auto_generated|safe_q[1] {} } {  } {  } "" } } { "db/cntr_a1j.tdf" "" { Text "C:/sifo5/db/cntr_a1j.tdf" 73 8 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk time_quant\[0\] central_arbiter:inst1\|lpm_counter1:inst\|lpm_counter:lpm_counter_component\|cntr_a1j:auto_generated\|safe_q\[2\] 6.723 ns register " "Info: tco from clock \"clk\" to destination pin \"time_quant\[0\]\" through register \"central_arbiter:inst1\|lpm_counter1:inst\|lpm_counter:lpm_counter_component\|cntr_a1j:auto_generated\|safe_q\[2\]\" is 6.723 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.482 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.482 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/sifo/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/sifo/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "main.bdf" "" { Schematic "C:/sifo5/main.bdf" { { 80 208 376 96 "clk" "" } { 72 376 544 88 "clk" "" } { 160 208 240 176 "clk" "" } { 72 784 832 88 "clk" "" } { 72 1088 1120 88 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 4 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 4; COMB Node = 'clk~clkctrl'" {  } { { "c:/sifo/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/sifo/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "main.bdf" "" { Schematic "C:/sifo5/main.bdf" { { 80 208 376 96 "clk" "" } { 72 376 544 88 "clk" "" } { 160 208 240 176 "clk" "" } { 72 784 832 88 "clk" "" } { 72 1088 1120 88 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.667 ns) + CELL(0.618 ns) 2.482 ns central_arbiter:inst1\|lpm_counter1:inst\|lpm_counter:lpm_counter_component\|cntr_a1j:auto_generated\|safe_q\[2\] 3 REG LCFF_X5_Y11_N21 6 " "Info: 3: + IC(0.667 ns) + CELL(0.618 ns) = 2.482 ns; Loc. = LCFF_X5_Y11_N21; Fanout = 6; REG Node = 'central_arbiter:inst1\|lpm_counter1:inst\|lpm_counter:lpm_counter_component\|cntr_a1j:auto_generated\|safe_q\[2\]'" {  } { { "c:/sifo/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/sifo/quartus/bin/TimingClosureFloorplan.fld" "" "1.285 ns" { clk~clkctrl central_arbiter:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_a1j:auto_generated|safe_q[2] } "NODE_NAME" } } { "db/cntr_a1j.tdf" "" { Text "C:/sifo5/db/cntr_a1j.tdf" 73 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.31 % ) " "Info: Total cell delay = 1.472 ns ( 59.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.010 ns ( 40.69 % ) " "Info: Total interconnect delay = 1.010 ns ( 40.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/sifo/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/sifo/quartus/bin/TimingClosureFloorplan.fld" "" "2.482 ns" { clk clk~clkctrl central_arbiter:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_a1j:auto_generated|safe_q[2] } "NODE_NAME" } } { "c:/sifo/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/sifo/quartus/bin/Technology_Viewer.qrui" "2.482 ns" { clk {} clk~combout {} clk~clkctrl {} central_arbiter:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_a1j:auto_generated|safe_q[2] {} } { 0.000ns 0.000ns 0.343ns 0.667ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "db/cntr_a1j.tdf" "" { Text "C:/sifo5/db/cntr_a1j.tdf" 73 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.147 ns + Longest register pin " "Info: + Longest register to pin delay is 4.147 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns central_arbiter:inst1\|lpm_counter1:inst\|lpm_counter:lpm_counter_component\|cntr_a1j:auto_generated\|safe_q\[2\] 1 REG LCFF_X5_Y11_N21 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X5_Y11_N21; Fanout = 6; REG Node = 'central_arbiter:inst1\|lpm_counter1:inst\|lpm_counter:lpm_counter_component\|cntr_a1j:auto_generated\|safe_q\[2\]'" {  } { { "c:/sifo/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/sifo/quartus/bin/TimingClosureFloorplan.fld" "" "" { central_arbiter:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_a1j:auto_generated|safe_q[2] } "NODE_NAME" } } { "db/cntr_a1j.tdf" "" { Text "C:/sifo5/db/cntr_a1j.tdf" 73 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.281 ns) + CELL(0.378 ns) 0.659 ns central_arbiter:inst1\|inst4~0 2 COMB LCCOMB_X5_Y11_N6 1 " "Info: 2: + IC(0.281 ns) + CELL(0.378 ns) = 0.659 ns; Loc. = LCCOMB_X5_Y11_N6; Fanout = 1; COMB Node = 'central_arbiter:inst1\|inst4~0'" {  } { { "c:/sifo/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/sifo/quartus/bin/TimingClosureFloorplan.fld" "" "0.659 ns" { central_arbiter:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_a1j:auto_generated|safe_q[2] central_arbiter:inst1|inst4~0 } "NODE_NAME" } } { "central_arbiter.bdf" "" { Schematic "C:/sifo5/central_arbiter.bdf" { { 96 888 952 144 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.354 ns) + CELL(2.134 ns) 4.147 ns time_quant\[0\] 3 PIN PIN_J18 0 " "Info: 3: + IC(1.354 ns) + CELL(2.134 ns) = 4.147 ns; Loc. = PIN_J18; Fanout = 0; PIN Node = 'time_quant\[0\]'" {  } { { "c:/sifo/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/sifo/quartus/bin/TimingClosureFloorplan.fld" "" "3.488 ns" { central_arbiter:inst1|inst4~0 time_quant[0] } "NODE_NAME" } } { "main.bdf" "" { Schematic "C:/sifo5/main.bdf" { { 184 424 600 200 "time_quant\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.512 ns ( 60.57 % ) " "Info: Total cell delay = 2.512 ns ( 60.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.635 ns ( 39.43 % ) " "Info: Total interconnect delay = 1.635 ns ( 39.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/sifo/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/sifo/quartus/bin/TimingClosureFloorplan.fld" "" "4.147 ns" { central_arbiter:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_a1j:auto_generated|safe_q[2] central_arbiter:inst1|inst4~0 time_quant[0] } "NODE_NAME" } } { "c:/sifo/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/sifo/quartus/bin/Technology_Viewer.qrui" "4.147 ns" { central_arbiter:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_a1j:auto_generated|safe_q[2] {} central_arbiter:inst1|inst4~0 {} time_quant[0] {} } { 0.000ns 0.281ns 1.354ns } { 0.000ns 0.378ns 2.134ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/sifo/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/sifo/quartus/bin/TimingClosureFloorplan.fld" "" "2.482 ns" { clk clk~clkctrl central_arbiter:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_a1j:auto_generated|safe_q[2] } "NODE_NAME" } } { "c:/sifo/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/sifo/quartus/bin/Technology_Viewer.qrui" "2.482 ns" { clk {} clk~combout {} clk~clkctrl {} central_arbiter:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_a1j:auto_generated|safe_q[2] {} } { 0.000ns 0.000ns 0.343ns 0.667ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/sifo/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/sifo/quartus/bin/TimingClosureFloorplan.fld" "" "4.147 ns" { central_arbiter:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_a1j:auto_generated|safe_q[2] central_arbiter:inst1|inst4~0 time_quant[0] } "NODE_NAME" } } { "c:/sifo/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/sifo/quartus/bin/Technology_Viewer.qrui" "4.147 ns" { central_arbiter:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_a1j:auto_generated|safe_q[2] {} central_arbiter:inst1|inst4~0 {} time_quant[0] {} } { 0.000ns 0.281ns 1.354ns } { 0.000ns 0.378ns 2.134ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "188 " "Info: Peak virtual memory: 188 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 04 12:56:04 2022 " "Info: Processing ended: Fri Nov 04 12:56:04 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
