Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date             : Sat Jun 17 21:45:49 2017
| Host             : DESKTOP-TAPUO4A running 64-bit major release  (build 9200)
| Command          : report_power -file Small_Program_Top_power_routed.rpt -pb Small_Program_Top_power_summary_routed.pb -rpx Small_Program_Top_power_routed.rpx
| Design           : Small_Program_Top
| Device           : xc7a100tcsg324-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 0.127 |
| Dynamic (W)              | 0.030 |
| Device Static (W)        | 0.097 |
| Effective TJA (C/W)      | 4.6   |
| Max Ambient (C)          | 84.4  |
| Junction Temperature (C) | 25.6  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Clocks         |    <0.001 |        3 |       --- |             --- |
| Slice Logic    |     0.007 |    61536 |       --- |             --- |
|   LUT as Logic |     0.007 |    18472 |     63400 |           29.14 |
|   CARRY4       |    <0.001 |      232 |     15850 |            1.46 |
|   BUFG         |    <0.001 |        9 |        32 |           28.13 |
|   Register     |    <0.001 |    35344 |    126800 |           27.87 |
|   F7/F8 Muxes  |    <0.001 |     6802 |     63400 |           10.73 |
|   Others       |     0.000 |       36 |       --- |             --- |
| Signals        |     0.022 |    47488 |       --- |             --- |
| DSPs           |     0.000 |        4 |       240 |            1.67 |
| I/O            |    <0.001 |       32 |       210 |           15.24 |
| Static Power   |     0.097 |          |           |                 |
| Total          |     0.127 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.045 |       0.030 |      0.015 |
| Vccaux    |       1.800 |     0.018 |       0.000 |      0.018 |
| Vcco33    |       3.300 |     0.004 |       0.000 |      0.004 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.6                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------------+--------+-----------------+
| Clock       | Domain | Constraint (ns) |
+-------------+--------+-----------------+
| sys_clk_pin | clk    |            10.0 |
+-------------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+----------------------+-----------+
| Name                 | Power (W) |
+----------------------+-----------+
| Small_Program_Top    |     0.030 |
|   apple0             |    <0.001 |
|   clk_div0           |     0.015 |
|   clk_div1           |    <0.001 |
|   key0               |    <0.001 |
|   openmips_min_sopc0 |     0.013 |
|     data_ram0        |    <0.001 |
|     inst_rom0        |     0.002 |
|     openmips0        |     0.010 |
|       LLbit_reg0     |    <0.001 |
|       cp0_reg0       |    <0.001 |
|       ctrl0          |    <0.001 |
|       div0           |    <0.001 |
|       ex0            |     0.001 |
|       ex_mem0        |    <0.001 |
|       hilo_reg0      |    <0.001 |
|       id0            |     0.002 |
|       id_ex0         |    <0.001 |
|       if_id0         |    <0.001 |
|       mem0           |     0.002 |
|       mem_wb0        |    <0.001 |
|       pc_reg0        |    <0.001 |
|       regfile1       |    <0.001 |
|   seg_display0       |    <0.001 |
|   vga1               |    <0.001 |
+----------------------+-----------+


