#
# Be aware that even a small syntax error here can lead to failures in output.
#

sidebar:
  position: right # position of the sidebar : left or right
  about: True # set to False or comment line if you want to remove the "how to use?" in the sidebar
  education: True # set to False if you want education in main section instead of in sidebar

  # Profile information
  name: Yunjun Nam
  tagline: Master candidate of CSDL, POSTECH in Korea
  avatar: yjnam.jpg #place a 100x100 picture inside /assets/images/ folder and provide the name of the file below

  # Sidebar links
  email: yjnam5684@postech.ac.kr
  phone: 010 7673 5684
  github: nann-junn

  languages:
    title: Languages
    info:
    - idiom: Korea
      level: Native

    - idiom: English
      level: Normal
      

  interests:
    title: Interests
    info:
    - item: Physical Design Optimization
      link:

    - item: Gym
      link:


career-profile:
    title: Career Profile
    summary: |
      Yunjun Nam received the BS. degree in Electronic Engineering from Hanyang University, Seoul, South Korea, in 2025. He is currently the MS. candidate in Electrical Engineering in 2025 from Pohang University of Science and Technology(POSTECH), Pohang, South Korea. His current research interests include Physical Design Optimization. He is working with Prof. Seokhyeong Kang in CAD & SoC Design Lab.
education:
  title: Education
  info:
  - degree: MS. in Electrical Engineering
    university: in CSDL, POSTECH (Pohang University of Science and Technology), Republic of Korea
    time: Sep. 2025 - Present
    details: |
      Advisor: Prof. Seokhyeong Kang
      
  - degree: BS. in Electronic Engineering
    university: Hanyang University, Seoul, South Korea
    time: Mar. 2023 - Aug. 2025
    details: |


experiences:
  title: Experiences
  info:
  - role: Intern
    time: Sep 2024 - Dec 2024
    company: Controller Development Team, Memory Business, Device Solutions (DS) Division, Samsung Electronics
    details: |
      1. AMBA AHB/AXI Seminar
      2. SRAM Verification using SystemVerilog
      3. SRMA-C (Controller) Verification using UVM (Universal Verification Methodology)

projects:


publications:


skills:
  title: Skills &amp; Proficiency

  toolset:
  - name: Python
    level: 50%

  - name: C/C++
    level: 50%

  - name: Verilog
    level: 50%


footer: >
  Designed with <i class="fas fa-heart"></i> by <a href="http://themes.3rdwavemedia.com" target="_blank" rel="nofollow">Xiaoying Riley</a>
