# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../project_1.srcs/sources_1/new/DM.v" \
"../../../../project_1.srcs/sources_1/new/EX-MEM.v" \
"../../../../project_1.srcs/sources_1/new/ID-EX.v" \
"../../../../project_1.srcs/sources_1/new/IF-ID.v" \
"../../../../project_1.srcs/sources_1/new/IM.v" \
"../../../../project_1.srcs/sources_1/new/IR_Extern.v" \
"../../../../project_1.srcs/sources_1/new/MEM-WB.v" \
"../../../../project_1.srcs/sources_1/new/RegFileRead.v" \
"../../../../project_1.srcs/sources_1/new/RegFileWrite.v" \
"../../../../project_1.srcs/sources_1/new/RegFiletoALU.v" \
"../../../../project_1.srcs/sources_1/new/SwitchFrequency.v" \
"../../../../project_1.srcs/sources_1/new/TopLayer.v" \
"../../../../project_1.srcs/sources_1/new/alu.v" \
"../../../../project_1.srcs/sources_1/new/branch_halt.v" \
"../../../../project_1.srcs/sources_1/new/buffer.v" \
"../../../../project_1.srcs/sources_1/new/controll.v" \
"../../../../project_1.srcs/sources_1/new/counter.v" \
"../../../../project_1.srcs/sources_1/new/ctrl2.v" \
"../../../../project_1.srcs/sources_1/new/ctrl3.v" \
"../../../../project_1.srcs/sources_1/new/ctrl4.v" \
"../../../../project_1.srcs/sources_1/new/ctrl5.v" \
"../../../../project_1.srcs/sources_1/new/decodShowInDisplay.v" \
"../../../../project_1.srcs/sources_1/new/divider.v" \
"../../../../project_1.srcs/sources_1/new/halt.v" \
"../../../../project_1.srcs/sources_1/new/loaduse.v" \
"../../../../project_1.srcs/sources_1/new/npc.v" \
"../../../../project_1.srcs/sources_1/new/pc.v" \
"../../../../project_1.srcs/sources_1/new/redirect.v" \
"../../../../project_1.srcs/sources_1/new/regfile.v" \
"../../../../project_1.srcs/sources_1/new/syacall.v" \
"../../../../project_1.srcs/sim_1/new/test_top.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
