// Seed: 1151833113
`define pp_0 0
module module_0;
  logic id_1;
  reg   id_2;
  assign id_1 = ({1, 1});
  always @(posedge 1'b0) id_2 <= 1;
endmodule
