// Seed: 2657336305
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  inout wire id_7;
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  logic [7:0][-1] id_9;
endmodule
module module_1 (
    output wor id_0,
    input tri id_1,
    output tri1 id_2,
    output supply1 id_3
);
  always_latch @(posedge id_1 ? -1 : -1'h0 ? id_1 : -1) $display;
  wire id_5, id_6, id_7;
  module_0 modCall_1 (
      id_5,
      id_6,
      id_7,
      id_5,
      id_6,
      id_6,
      id_6,
      id_5
  );
endmodule
