Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/eric/Documents/Verilog_stuff/ADCinterface3/ADCinterface_qsys.qsys --synthesis=VERILOG --output-directory=/home/eric/Documents/Verilog_stuff/ADCinterface3/ADCinterface_qsys/synthesis --family="Cyclone V" --part=5CEFA2F23C8
Progress: Loading ADCinterface3/ADCinterface_qsys.qsys
Progress: Reading input file
Progress: Adding ADCinterface_0 [ADCinterface 1.0]
Progress: Parameterizing module ADCinterface_0
Progress: Adding clk_0 [clock_source 15.0]
Progress: Parameterizing module clk_0
Progress: Adding master_0 [altera_jtag_avalon_master 15.0]
Progress: Parameterizing module master_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: ADCinterface_qsys: Generating ADCinterface_qsys "ADCinterface_qsys" for QUARTUS_SYNTH
Info: Interconnect is inserted between master master_0.master and slave ADCinterface_0.avmm_control because the master has address signal 32 bit wide, but the slave is 5 bit wide.
Info: Interconnect is inserted between master master_0.master and slave ADCinterface_0.avmm_control because the master has readdata signal 32 bit wide, but the slave is 16 bit wide.
Info: Interconnect is inserted between master master_0.master and slave ADCinterface_0.avmm_control because the master has writedata signal 32 bit wide, but the slave is 16 bit wide.
Info: Interconnect is inserted between master master_0.master and slave ADCinterface_0.avmm_control because the master has waitrequest signal 1 bit wide, but the slave is 0 bit wide.
Info: Interconnect is inserted between master master_0.master and slave ADCinterface_0.avmm_control because the master has readdatavalid signal 1 bit wide, but the slave is 0 bit wide.
Info: Interconnect is inserted between master master_0.master and slave ADCinterface_0.avmm_control because the master has byteenable signal 4 bit wide, but the slave is 0 bit wide.
Info: ADCinterface_0: "ADCinterface_qsys" instantiated ADCinterface "ADCinterface_0"
Info: master_0: "ADCinterface_qsys" instantiated altera_jtag_avalon_master "master_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "ADCinterface_qsys" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: rst_controller: "ADCinterface_qsys" instantiated altera_reset_controller "rst_controller"
Info: jtag_phy_embedded_in_jtag_master: "master_0" instantiated altera_jtag_dc_streaming "jtag_phy_embedded_in_jtag_master"
Info: timing_adt: "master_0" instantiated timing_adapter "timing_adt"
Info: fifo: "master_0" instantiated altera_avalon_sc_fifo "fifo"
Info: b2p: "master_0" instantiated altera_avalon_st_bytes_to_packets "b2p"
Info: p2b: "master_0" instantiated altera_avalon_st_packets_to_bytes "p2b"
Info: transacto: "master_0" instantiated altera_avalon_packets_to_master "transacto"
Info: b2p_adapter: "master_0" instantiated channel_adapter "b2p_adapter"
Info: p2b_adapter: "master_0" instantiated channel_adapter "p2b_adapter"
Info: master_0_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "master_0_master_translator"
Info: ADCinterface_0_avmm_control_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "ADCinterface_0_avmm_control_translator"
Info: master_0_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "master_0_master_agent"
Info: ADCinterface_0_avmm_control_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "ADCinterface_0_avmm_control_agent"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: ADCinterface_0_avmm_control_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "ADCinterface_0_avmm_control_burst_adapter"
Info: Reusing file /home/eric/Documents/Verilog_stuff/ADCinterface3/ADCinterface_qsys/synthesis/submodules/altera_avalon_st_pipeline_stage.sv
Info: Reusing file /home/eric/Documents/Verilog_stuff/ADCinterface3/ADCinterface_qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file /home/eric/Documents/Verilog_stuff/ADCinterface3/ADCinterface_qsys/synthesis/submodules/altera_merlin_arbitrator.sv
Info: ADCinterface_0_avmm_control_rsp_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "ADCinterface_0_avmm_control_rsp_width_adapter"
Info: Reusing file /home/eric/Documents/Verilog_stuff/ADCinterface3/ADCinterface_qsys/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file /home/eric/Documents/Verilog_stuff/ADCinterface3/ADCinterface_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: ADCinterface_qsys: Done "ADCinterface_qsys" with 26 modules, 46 files
Info: ip-generate succeeded.
Info: Finished: Create HDL design files for synthesis
