<profile>

<section name = "Vitis HLS Report for 'Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_22'" level="0">
<item name = "Date">Fri Mar 28 16:44:20 2025
</item>
<item name = "Version">2024.2 (Build 5238294 on Nov  8 2024)</item>
<item name = "Project">prjhls_awqmul</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xck26-sfvc784-2LV-c</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">5.00 ns, 1.825 ns, 1.35 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">18, 18, 90.000 ns, 90.000 ns, 17, 17, loop auto-rewind stp (delay=0 clock cycles(s))</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_154_2">16, 16, 2, 1, 1, 16, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 55, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, 0, 108, -</column>
<column name="Register">-, -, 14, -, -</column>
<specialColumn name="Available">288, 1248, 234240, 117120, 64</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln154_fu_166_p2">+, 0, 0, 12, 5, 1</column>
<column name="ap_block_pp0_stage0_01001_grp1">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage0_01001_grp3">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage0_01001_grp5">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage0_01001_grp7">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage0_11001">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln154_fu_160_p2">icmp, 0, 0, 13, 5, 6</column>
<column name="icmp_ln160_fu_184_p2">icmp, 0, 0, 10, 3, 2</column>
<column name="ap_block_state2_pp0_stage0_iter1_grp1">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state2_pp0_stage0_iter1_grp3">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state2_pp0_stage0_iter1_grp5">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state2_pp0_stage0_iter1_grp7">or, 0, 0, 2, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_j">9, 2, 5, 10</column>
<column name="j_3_fu_68">9, 2, 5, 10</column>
<column name="mro1_s_M_elems_V_0_blk_n">9, 2, 1, 2</column>
<column name="mro1_s_M_elems_V_1_blk_n">9, 2, 1, 2</column>
<column name="mro1_s_M_elems_V_2_blk_n">9, 2, 1, 2</column>
<column name="mro1_s_M_elems_V_3_blk_n">9, 2, 1, 2</column>
<column name="mro1_s_M_elems_V_4_blk_n">9, 2, 1, 2</column>
<column name="mro1_s_M_elems_V_5_blk_n">9, 2, 1, 2</column>
<column name="mro1_s_M_elems_V_6_blk_n">9, 2, 1, 2</column>
<column name="mro1_s_M_elems_V_7_blk_n">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_block_pp0_stage0_subdone_grp1_done_reg">1, 0, 1, 0</column>
<column name="ap_block_pp0_stage0_subdone_grp3_done_reg">1, 0, 1, 0</column>
<column name="ap_block_pp0_stage0_subdone_grp5_done_reg">1, 0, 1, 0</column>
<column name="ap_block_pp0_stage0_subdone_grp7_done_reg">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="icmp_ln160_reg_233">1, 0, 1, 0</column>
<column name="j_3_fu_68">5, 0, 5, 0</column>
<column name="trunc_ln159_reg_229">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_22, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_22, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_22, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_22, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_22, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_22, return value</column>
<column name="mro1_s_M_elems_V_0_din">out, 32, ap_fifo, mro1_s_M_elems_V_0, pointer</column>
<column name="mro1_s_M_elems_V_0_full_n">in, 1, ap_fifo, mro1_s_M_elems_V_0, pointer</column>
<column name="mro1_s_M_elems_V_0_write">out, 1, ap_fifo, mro1_s_M_elems_V_0, pointer</column>
<column name="mro1_s_M_elems_V_4_din">out, 32, ap_fifo, mro1_s_M_elems_V_4, pointer</column>
<column name="mro1_s_M_elems_V_4_full_n">in, 1, ap_fifo, mro1_s_M_elems_V_4, pointer</column>
<column name="mro1_s_M_elems_V_4_write">out, 1, ap_fifo, mro1_s_M_elems_V_4, pointer</column>
<column name="mro1_s_M_elems_V_1_din">out, 32, ap_fifo, mro1_s_M_elems_V_1, pointer</column>
<column name="mro1_s_M_elems_V_1_full_n">in, 1, ap_fifo, mro1_s_M_elems_V_1, pointer</column>
<column name="mro1_s_M_elems_V_1_write">out, 1, ap_fifo, mro1_s_M_elems_V_1, pointer</column>
<column name="mro1_s_M_elems_V_5_din">out, 32, ap_fifo, mro1_s_M_elems_V_5, pointer</column>
<column name="mro1_s_M_elems_V_5_full_n">in, 1, ap_fifo, mro1_s_M_elems_V_5, pointer</column>
<column name="mro1_s_M_elems_V_5_write">out, 1, ap_fifo, mro1_s_M_elems_V_5, pointer</column>
<column name="mro1_s_M_elems_V_2_din">out, 32, ap_fifo, mro1_s_M_elems_V_2, pointer</column>
<column name="mro1_s_M_elems_V_2_full_n">in, 1, ap_fifo, mro1_s_M_elems_V_2, pointer</column>
<column name="mro1_s_M_elems_V_2_write">out, 1, ap_fifo, mro1_s_M_elems_V_2, pointer</column>
<column name="mro1_s_M_elems_V_6_din">out, 32, ap_fifo, mro1_s_M_elems_V_6, pointer</column>
<column name="mro1_s_M_elems_V_6_full_n">in, 1, ap_fifo, mro1_s_M_elems_V_6, pointer</column>
<column name="mro1_s_M_elems_V_6_write">out, 1, ap_fifo, mro1_s_M_elems_V_6, pointer</column>
<column name="mro1_s_M_elems_V_7_din">out, 32, ap_fifo, mro1_s_M_elems_V_7, pointer</column>
<column name="mro1_s_M_elems_V_7_full_n">in, 1, ap_fifo, mro1_s_M_elems_V_7, pointer</column>
<column name="mro1_s_M_elems_V_7_write">out, 1, ap_fifo, mro1_s_M_elems_V_7, pointer</column>
<column name="mro1_s_M_elems_V_3_din">out, 32, ap_fifo, mro1_s_M_elems_V_3, pointer</column>
<column name="mro1_s_M_elems_V_3_full_n">in, 1, ap_fifo, mro1_s_M_elems_V_3, pointer</column>
<column name="mro1_s_M_elems_V_3_write">out, 1, ap_fifo, mro1_s_M_elems_V_3, pointer</column>
<column name="p_0_0_3721_partselect">in, 32, ap_none, p_0_0_3721_partselect, scalar</column>
<column name="p_0_0_2720_partselect">in, 32, ap_none, p_0_0_2720_partselect, scalar</column>
<column name="p_0_0_1719_partselect">in, 32, ap_none, p_0_0_1719_partselect, scalar</column>
<column name="empty">in, 32, ap_none, empty, scalar</column>
</table>
</item>
</section>
</profile>
