

================================================================
== Vivado HLS Report for 'master_ip_uart_to_byte'
================================================================
* Date:           Wed May 11 13:21:23 2016

* Version:        2015.4 (Build 1412921 on Wed Nov 18 09:58:55 AM 2015)
* Project:        master_ip
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|     10.50|        2.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    0|    0|    0|    0|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    485|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     39|
|Register         |        -|      -|       -|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|       0|    524|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|       0|   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------------------+----------+-------+---+----+------------+------------+
    |                Variable Name               | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------------------+----------+-------+---+----+------------+------------+
    |grp_fu_208_p2                               |     +    |      0|  0|  16|          16|          12|
    |grp_fu_215_p2                               |     +    |      0|  0|  16|          16|           1|
    |r_V_4_fu_322_p2                             |     +    |      0|  0|   5|           3|           5|
    |sel_tmp2_i_fu_444_p2                        |     +    |      0|  0|  16|          16|          16|
    |tmp_70_i_fu_402_p2                          |     +    |      0|  0|   4|           1|           4|
    |tmp_57_i_fu_344_p2                          |     -    |      0|  0|   5|           2|           5|
    |newSel1_fu_514_p3                           |  Select  |      0|  0|   4|           1|           4|
    |newSel3_fu_531_p3                           |  Select  |      0|  0|   8|           1|           8|
    |newSel4_fu_539_p3                           |  Select  |      0|  0|   8|           1|           8|
    |newSel5_fu_547_p3                           |  Select  |      0|  0|   8|           1|           8|
    |newSel6_fu_650_p3                           |  Select  |      0|  0|  16|           1|           1|
    |newSel7_fu_658_p3                           |  Select  |      0|  0|  16|           1|          16|
    |newSel_fu_506_p3                            |  Select  |      0|  0|   4|           1|           4|
    |r_V_1_fu_416_p3                             |  Select  |      0|  0|   8|           1|           8|
    |r_V_fu_394_p3                               |  Select  |      0|  0|   8|           1|           8|
    |sel_tmp13_i_fu_489_p3                       |  Select  |      0|  0|   1|           1|           1|
    |sel_tmp1_fu_633_p3                          |  Select  |      0|  0|   8|           1|           8|
    |sel_tmp2_v_i_cast_cast_fu_436_p3            |  Select  |      0|  0|  12|           1|          12|
    |uart_to_coordinates_count_V_wr_1_fu_666_p3  |  Select  |      0|  0|  16|           1|          16|
    |uart_to_coordinates_count_V_wr_fu_480_p3    |  Select  |      0|  0|  16|           1|           1|
    |uart_to_coordinates_current_ou_fu_641_p3    |  Select  |      0|  0|   8|           1|           8|
    |uart_to_coordinates_previous_i_1_fu_497_p3  |  Select  |      0|  0|   1|           1|           1|
    |uart_to_coordinates_previous_i_2_fu_675_p3  |  Select  |      0|  0|   1|           1|           1|
    |uart_to_coordinates_uart_state_1_fu_522_p3  |  Select  |      0|  0|   4|           1|           4|
    |uart_to_coordinates_uart_state_4_fu_684_p3  |  Select  |      0|  0|   4|           1|           4|
    |ap_sig_bdd_480                              |    and   |      0|  0|   1|           1|           1|
    |grp_fu_202_p2                               |    and   |      0|  0|   1|           1|           1|
    |or_cond3_fu_574_p2                          |    and   |      0|  0|   1|           1|           1|
    |or_cond4_fu_699_p2                          |    and   |      0|  0|   1|           1|           1|
    |sel_tmp1_i_fu_430_p2                        |    and   |      0|  0|   1|           1|           1|
    |sel_tmp4_fu_592_p2                          |    and   |      0|  0|   1|           1|           1|
    |sel_tmp4_i_fu_456_p2                        |    and   |      0|  0|   1|           1|           1|
    |sel_tmp6_i_fu_468_p2                        |    and   |      0|  0|   1|           1|           1|
    |sel_tmp9_fu_610_p2                          |    and   |      0|  0|   1|           1|           1|
    |sel_tmp_fu_616_p2                           |    and   |      0|  0|   1|           1|           1|
    |tmp1_fu_462_p2                              |    and   |      0|  0|   1|           1|           1|
    |tmp2_fu_604_p2                              |    and   |      0|  0|   1|           1|           1|
    |grp_fu_184_p2                               |   icmp   |      0|  0|   6|          16|          11|
    |grp_fu_190_p2                               |   icmp   |      0|  0|   6|          16|          11|
    |grp_fu_196_p2                               |   icmp   |      0|  0|   6|          16|          11|
    |tmp_10_fu_234_p2                            |   icmp   |      0|  0|   2|           4|           2|
    |tmp_12_fu_240_p2                            |   icmp   |      0|  0|   2|           4|           3|
    |tmp_15_fu_252_p2                            |   icmp   |      0|  0|   2|           4|           3|
    |tmp_17_fu_264_p2                            |   icmp   |      0|  0|   2|           4|           4|
    |tmp_19_fu_276_p2                            |   icmp   |      0|  0|   2|           4|           4|
    |tmp_1_fu_228_p2                             |   icmp   |      0|  0|   2|           4|           1|
    |tmp_21_fu_288_p2                            |   icmp   |      0|  0|   2|           4|           4|
    |tmp_23_fu_300_p2                            |   icmp   |      0|  0|   2|           4|           1|
    |tmp_2_fu_693_p2                             |   icmp   |      0|  0|   6|          16|          14|
    |tmp_3_fu_568_p2                             |   icmp   |      0|  0|   2|           4|           3|
    |tmp_9_fu_562_p2                             |   icmp   |      0|  0|   2|           4|           4|
    |tmp_fu_222_p2                               |   icmp   |      0|  0|   2|           4|           1|
    |tmp_58_i_fu_350_p2                          |   lshr   |      0|  0|   6|           5|           5|
    |tmp_65_i_fu_374_p2                          |   lshr   |      0|  0|   6|           5|           5|
    |sel_tmp7_fu_598_p2                          |    or    |      0|  0|   1|           1|           1|
    |tmp_13_fu_474_p2                            |    or    |      0|  0|   1|           1|           1|
    |tmp_14_fu_246_p2                            |    or    |      0|  0|   1|           1|           1|
    |tmp_16_fu_258_p2                            |    or    |      0|  0|   1|           1|           1|
    |tmp_18_fu_270_p2                            |    or    |      0|  0|   1|           1|           1|
    |tmp_20_fu_282_p2                            |    or    |      0|  0|   1|           1|           1|
    |tmp_22_fu_294_p2                            |    or    |      0|  0|   1|           1|           1|
    |tmp_24_fu_306_p2                            |    or    |      0|  0|   1|           1|           1|
    |uart_to_coordinates_next_out_b_1_fu_555_p2  |    or    |      0|  0|   8|           8|           8|
    |uart_to_coordinates_uart_state_2_fu_622_p2  |    or    |      0|  0|   1|           1|           1|
    |tmp_61_i_fu_360_p2                          |    shl   |      0|  0|  88|          32|          32|
    |tmp_68_i_fu_380_p2                          |    shl   |      0|  0|  88|          32|          32|
    |sel_tmp3_fu_586_p2                          |    xor   |      0|  0|   2|           1|           2|
    |sel_tmp3_i_fu_450_p2                        |    xor   |      0|  0|   2|           1|           2|
    |sel_tmp_i_fu_424_p2                         |    xor   |      0|  0|   2|           1|           2|
    |tmp_i1_fu_312_p2                            |    xor   |      0|  0|   1|           1|           1|
    |uart_to_coordinates_current_in_fu_580_p2    |    xor   |      0|  0|   2|           1|           2|
    +--------------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                       |          |      0|  0| 485|         289|         353|
    +--------------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------------------+----+-----------+-----+-----------+
    |                      Name                      | LUT| Input Size| Bits| Total Bits|
    +------------------------------------------------+----+-----------+-----+-----------+
    |p_s_phi_fu_177_p4                               |   1|          3|    1|          3|
    |storemerge_phi_fu_155_p4                        |   1|          3|    1|          3|
    |uart_to_coordinates_count_V_o                   |  16|          7|   16|        112|
    |uart_to_coordinates_current_ou_1_phi_fu_167_p4  |   8|          3|    8|         24|
    |uart_to_coordinates_next_out_byte_V_o           |   8|          3|    8|         24|
    |uart_to_coordinates_previous_input_V_o          |   1|          6|    1|          6|
    |uart_to_coordinates_uart_state_V_o              |   4|          6|    4|         24|
    +------------------------------------------------+----+-----------+-----+-----------+
    |Total                                           |  39|         31|   39|        196|
    +------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------------------------+-----+-----+------------+---------------------------------------------+--------------+
|                   RTL Ports                   | Dir | Bits|  Protocol  |                Source Object                |    C Type    |
+-----------------------------------------------+-----+-----+------------+---------------------------------------------+--------------+
|uart_to_coordinates_count_V_i                  |  in |   16|   ap_ovld  |         uart_to_coordinates_count_V         |    pointer   |
|uart_to_coordinates_count_V_o                  | out |   16|   ap_ovld  |         uart_to_coordinates_count_V         |    pointer   |
|uart_to_coordinates_count_V_o_ap_vld           | out |    1|   ap_ovld  |         uart_to_coordinates_count_V         |    pointer   |
|uart_to_coordinates_previous_input_V_i         |  in |    1|   ap_ovld  |     uart_to_coordinates_previous_input_V    |    pointer   |
|uart_to_coordinates_previous_input_V_o         | out |    1|   ap_ovld  |     uart_to_coordinates_previous_input_V    |    pointer   |
|uart_to_coordinates_previous_input_V_o_ap_vld  | out |    1|   ap_ovld  |     uart_to_coordinates_previous_input_V    |    pointer   |
|uart_to_coordinates_current_input_V_read       |  in |    1|   ap_none  |   uart_to_coordinates_current_input_V_read  |    scalar    |
|uart_to_coordinates_uart_state_V_i             |  in |    4|   ap_ovld  |       uart_to_coordinates_uart_state_V      |    pointer   |
|uart_to_coordinates_uart_state_V_o             | out |    4|   ap_ovld  |       uart_to_coordinates_uart_state_V      |    pointer   |
|uart_to_coordinates_uart_state_V_o_ap_vld      | out |    1|   ap_ovld  |       uart_to_coordinates_uart_state_V      |    pointer   |
|uart_to_coordinates_next_out_byte_V_i          |  in |    8|   ap_ovld  |     uart_to_coordinates_next_out_byte_V     |    pointer   |
|uart_to_coordinates_next_out_byte_V_o          | out |    8|   ap_ovld  |     uart_to_coordinates_next_out_byte_V     |    pointer   |
|uart_to_coordinates_next_out_byte_V_o_ap_vld   | out |    1|   ap_ovld  |     uart_to_coordinates_next_out_byte_V     |    pointer   |
|uart_to_coordinates_current_out_byte_V_read    |  in |    8|   ap_none  | uart_to_coordinates_current_out_byte_V_read |    scalar    |
|ap_return_0                                    | out |    1| ap_ctrl_hs |            master_ip_uart_to_byte           | return value |
|ap_return_1                                    | out |    8| ap_ctrl_hs |            master_ip_uart_to_byte           | return value |
+-----------------------------------------------+-----+-----+------------+---------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 1
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 0
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 1
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
* FSM state operations: 

 <State 1>: 10.50ns
ST_1: uart_to_coordinates_current_ou_2 [1/1] 0.00ns
:0  %uart_to_coordinates_current_ou_2 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %uart_to_coordinates_current_out_byte_V_read)

ST_1: uart_to_coordinates_current_in_1 [1/1] 0.00ns
:1  %uart_to_coordinates_current_in_1 = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %uart_to_coordinates_current_input_V_read)

ST_1: uart_to_coordinates_uart_state [1/1] 0.00ns
:2  %uart_to_coordinates_uart_state = call i4 @_ssdm_op_Read.ap_auto.i4P(i4* %uart_to_coordinates_uart_state_V)

ST_1: tmp [1/1] 1.88ns
:3  %tmp = icmp eq i4 %uart_to_coordinates_uart_state, 0

ST_1: uart_to_coordinates_previous_i [1/1] 0.00ns
:4  %uart_to_coordinates_previous_i = call i1 @_ssdm_op_Read.ap_auto.i1P(i1* %uart_to_coordinates_previous_input_V)

ST_1: t_V [1/1] 0.00ns
:5  %t_V = call i16 @_ssdm_op_Read.ap_auto.i16P(i16* %uart_to_coordinates_count_V)

ST_1: stg_8 [1/1] 0.00ns
:6  br i1 %tmp, label %1, label %8

ST_1: tmp_1 [1/1] 1.88ns
:0  %tmp_1 = icmp eq i4 %uart_to_coordinates_uart_state, 1

ST_1: uart_to_coordinates_next_out_b [1/1] 0.00ns
:1  %uart_to_coordinates_next_out_b = call i8 @_ssdm_op_Read.ap_auto.i8P(i8* %uart_to_coordinates_next_out_byte_V)

ST_1: stg_11 [1/1] 0.00ns
:2  br i1 %tmp_1, label %9, label %16

ST_1: tmp_10 [1/1] 1.88ns
:0  %tmp_10 = icmp eq i4 %uart_to_coordinates_uart_state, -1

ST_1: tmp_12 [1/1] 1.88ns
:1  %tmp_12 = icmp eq i4 %uart_to_coordinates_uart_state, -2

ST_1: tmp_14 [1/1] 1.37ns
:2  %tmp_14 = or i1 %tmp_12, %tmp_10

ST_1: tmp_15 [1/1] 1.88ns
:3  %tmp_15 = icmp eq i4 %uart_to_coordinates_uart_state, -3

ST_1: tmp_16 [1/1] 1.37ns
:4  %tmp_16 = or i1 %tmp_15, %tmp_14

ST_1: tmp_17 [1/1] 1.88ns
:5  %tmp_17 = icmp eq i4 %uart_to_coordinates_uart_state, -4

ST_1: tmp_18 [1/1] 1.37ns
:6  %tmp_18 = or i1 %tmp_17, %tmp_16

ST_1: tmp_19 [1/1] 1.88ns
:7  %tmp_19 = icmp eq i4 %uart_to_coordinates_uart_state, -5

ST_1: tmp_20 [1/1] 1.37ns
:8  %tmp_20 = or i1 %tmp_19, %tmp_18

ST_1: tmp_21 [1/1] 1.88ns
:9  %tmp_21 = icmp eq i4 %uart_to_coordinates_uart_state, -6

ST_1: tmp_22 [1/1] 1.37ns
:10  %tmp_22 = or i1 %tmp_21, %tmp_20

ST_1: tmp_23 [1/1] 1.88ns
:11  %tmp_23 = icmp eq i4 %uart_to_coordinates_uart_state, 0

ST_1: tmp_24 [1/1] 1.37ns
:12  %tmp_24 = or i1 %tmp_23, %tmp_22

ST_1: stg_25 [1/1] 0.00ns
:13  br i1 %tmp_24, label %._crit_edge359, label %17

ST_1: tmp_i1 [1/1] 1.37ns
:0  %tmp_i1 = xor i1 %uart_to_coordinates_previous_i, %uart_to_coordinates_current_in_1

ST_1: tmp_i1_10 [1/1] 2.28ns
:1  %tmp_i1_10 = icmp ult i16 %t_V, 1350

ST_1: tmp_52_i [1/1] 2.28ns
:2  %tmp_52_i = icmp ugt i16 %t_V, 1250

ST_1: tmp_53_i [1/1] 2.28ns
:3  %tmp_53_i = icmp ugt i16 %t_V, 1350

ST_1: lhs_V_1_i_cast [1/1] 0.00ns
:4  %lhs_V_1_i_cast = zext i4 %uart_to_coordinates_uart_state to i5

ST_1: r_V_4 [1/1] 0.80ns
:5  %r_V_4 = add i5 -2, %lhs_V_1_i_cast

ST_1: tmp_25 [1/1] 0.00ns
:6  %tmp_25 = call i1 @_ssdm_op_BitSelect.i1.i5.i32(i5 %r_V_4, i32 4)

ST_1: tmp_56_i [1/1] 0.00ns
:7  %tmp_56_i = zext i1 %uart_to_coordinates_previous_i to i32

ST_1: tmp_56_i_cast [1/1] 0.00ns
:8  %tmp_56_i_cast = zext i1 %uart_to_coordinates_previous_i to i5

ST_1: tmp_57_i [1/1] 0.80ns
:9  %tmp_57_i = sub i5 2, %lhs_V_1_i_cast

ST_1: tmp_58_i [1/1] 1.18ns
:10  %tmp_58_i = lshr i5 %tmp_56_i_cast, %tmp_57_i

ST_1: tmp_60_i [1/1] 0.00ns
:11  %tmp_60_i = sext i5 %r_V_4 to i32

ST_1: tmp_61_i [1/1] 1.18ns
:12  %tmp_61_i = shl i32 %tmp_56_i, %tmp_60_i

ST_1: tmp_63_i [1/1] 0.00ns
:13  %tmp_63_i = zext i1 %uart_to_coordinates_current_in_1 to i32

ST_1: tmp_63_i_cast [1/1] 0.00ns
:14  %tmp_63_i_cast = zext i1 %uart_to_coordinates_current_in_1 to i5

ST_1: tmp_65_i [1/1] 1.18ns
:15  %tmp_65_i = lshr i5 %tmp_63_i_cast, %tmp_57_i

ST_1: tmp_68_i [1/1] 1.18ns
:16  %tmp_68_i = shl i32 %tmp_63_i, %tmp_60_i

ST_1: tmp_5 [1/1] 0.00ns
:17  %tmp_5 = zext i5 %tmp_58_i to i8

ST_1: tmp_26 [1/1] 0.00ns
:18  %tmp_26 = trunc i32 %tmp_61_i to i8

ST_1: r_V [1/1] 1.37ns
:19  %r_V = select i1 %tmp_25, i8 %tmp_5, i8 %tmp_26

ST_1: tmp_70_i [1/1] 0.80ns
:20  %tmp_70_i = add i4 1, %uart_to_coordinates_uart_state

ST_1: tmp_11 [1/1] 0.00ns
:21  %tmp_11 = zext i5 %tmp_65_i to i8

ST_1: tmp_27 [1/1] 0.00ns
:22  %tmp_27 = trunc i32 %tmp_68_i to i8

ST_1: r_V_1 [1/1] 1.37ns
:23  %r_V_1 = select i1 %tmp_25, i8 %tmp_11, i8 %tmp_27

ST_1: sel_tmp_i [1/1] 1.37ns
:24  %sel_tmp_i = xor i1 %tmp_i1, true

ST_1: sel_tmp1_i [1/1] 1.37ns
:25  %sel_tmp1_i = and i1 %tmp_53_i, %sel_tmp_i

ST_1: sel_tmp2_v_i_cast_cast [1/1] 1.37ns
:26  %sel_tmp2_v_i_cast_cast = select i1 %sel_tmp1_i, i16 -1299, i16 1

ST_1: sel_tmp2_i [1/1] 1.96ns
:27  %sel_tmp2_i = add i16 %t_V, %sel_tmp2_v_i_cast_cast

ST_1: sel_tmp3_demorgan_i [1/1] 1.37ns
:28  %sel_tmp3_demorgan_i = and i1 %tmp_i1_10, %tmp_52_i

ST_1: sel_tmp3_i [1/1] 1.37ns
:29  %sel_tmp3_i = xor i1 %sel_tmp3_demorgan_i, true

ST_1: sel_tmp4_i [1/1] 1.37ns
:30  %sel_tmp4_i = and i1 %tmp_i1, %sel_tmp3_i

ST_1: tmp1 [1/1] 1.37ns
:31  %tmp1 = and i1 %tmp_52_i, %tmp_i1

ST_1: sel_tmp6_i [1/1] 1.37ns
:32  %sel_tmp6_i = and i1 %tmp1, %tmp_i1_10

ST_1: tmp_13 [1/1] 1.37ns
:33  %tmp_13 = or i1 %sel_tmp6_i, %sel_tmp4_i

ST_1: uart_to_coordinates_count_V_wr [1/1] 1.37ns
:34  %uart_to_coordinates_count_V_wr = select i1 %tmp_13, i16 1, i16 %sel_tmp2_i

ST_1: sel_tmp13_i [1/1] 1.37ns
:35  %sel_tmp13_i = select i1 %sel_tmp4_i, i1 %uart_to_coordinates_current_in_1, i1 %uart_to_coordinates_previous_i

ST_1: uart_to_coordinates_previous_i_1 [1/1] 1.37ns
:36  %uart_to_coordinates_previous_i_1 = select i1 %sel_tmp6_i, i1 %uart_to_coordinates_current_in_1, i1 %sel_tmp13_i

ST_1: newSel [1/1] 1.37ns
:37  %newSel = select i1 %sel_tmp6_i, i4 %tmp_70_i, i4 0

ST_1: newSel1 [1/1] 1.37ns
:38  %newSel1 = select i1 %sel_tmp1_i, i4 %tmp_70_i, i4 %uart_to_coordinates_uart_state

ST_1: uart_to_coordinates_uart_state_1 [1/1] 1.37ns
:39  %uart_to_coordinates_uart_state_1 = select i1 %tmp_13, i4 %newSel, i4 %newSel1

ST_1: newSel3 [1/1] 1.37ns
:40  %newSel3 = select i1 %sel_tmp6_i, i8 %r_V, i8 0

ST_1: newSel4 [1/1] 1.37ns
:41  %newSel4 = select i1 %sel_tmp1_i, i8 %r_V_1, i8 0

ST_1: newSel5 [1/1] 1.37ns
:42  %newSel5 = select i1 %tmp_13, i8 %newSel3, i8 %newSel4

ST_1: uart_to_coordinates_next_out_b_1 [1/1] 1.37ns
:43  %uart_to_coordinates_next_out_b_1 = or i8 %uart_to_coordinates_next_out_b, %newSel5

ST_1: stg_70 [1/1] 0.00ns
:44  call void @_ssdm_op_Write.ap_auto.i16P(i16* %uart_to_coordinates_count_V, i16 %uart_to_coordinates_count_V_wr)

ST_1: stg_71 [1/1] 0.00ns
:45  call void @_ssdm_op_Write.ap_auto.i1P(i1* %uart_to_coordinates_previous_input_V, i1 %uart_to_coordinates_previous_i_1)

ST_1: stg_72 [1/1] 0.00ns
:46  call void @_ssdm_op_Write.ap_auto.i4P(i4* %uart_to_coordinates_uart_state_V, i4 %uart_to_coordinates_uart_state_1)

ST_1: stg_73 [1/1] 0.00ns
:47  call void @_ssdm_op_Write.ap_auto.i8P(i8* %uart_to_coordinates_next_out_byte_V, i8 %uart_to_coordinates_next_out_b_1)

ST_1: stg_74 [1/1] 0.00ns
:48  br label %._crit_edge361

ST_1: tmp_9 [1/1] 1.88ns
._crit_edge359:0  %tmp_9 = icmp ugt i4 %uart_to_coordinates_uart_state, -7

ST_1: tmp_3 [1/1] 1.88ns
._crit_edge359:1  %tmp_3 = icmp ult i4 %uart_to_coordinates_uart_state, -3

ST_1: or_cond3 [1/1] 1.37ns
._crit_edge359:2  %or_cond3 = and i1 %tmp_9, %tmp_3

ST_1: stg_78 [1/1] 0.00ns
._crit_edge359:3  br i1 %or_cond3, label %_ifconv, label %._crit_edge361

ST_1: stg_79 [1/1] 0.00ns
._crit_edge361:0  br label %18

ST_1: tmp_i [1/1] 2.28ns
_ifconv:0  %tmp_i = icmp ugt i16 %t_V, 1350

ST_1: tmp_i_11 [1/1] 2.28ns
_ifconv:1  %tmp_i_11 = icmp ult i16 %t_V, 1350

ST_1: tmp_11_i [1/1] 2.28ns
_ifconv:2  %tmp_11_i = icmp ugt i16 %t_V, 1250

ST_1: addconv_i [1/1] 1.96ns
_ifconv:3  %addconv_i = add i16 %t_V, -1299

ST_1: tmp_12_i [1/1] 1.96ns
_ifconv:4  %tmp_12_i = add i16 %t_V, 1

ST_1: uart_to_coordinates_current_in [1/1] 1.37ns
_ifconv:5  %uart_to_coordinates_current_in = xor i1 %uart_to_coordinates_current_in_1, true

ST_1: sel_tmp3 [1/1] 1.37ns
_ifconv:6  %sel_tmp3 = xor i1 %tmp_i, true

ST_1: sel_tmp4 [1/1] 1.37ns
_ifconv:7  %sel_tmp4 = and i1 %uart_to_coordinates_current_in_1, %sel_tmp3

ST_1: sel_tmp7 [1/1] 1.37ns
_ifconv:8  %sel_tmp7 = or i1 %tmp_i, %uart_to_coordinates_current_in

ST_1: tmp2 [1/1] 1.37ns
_ifconv:9  %tmp2 = and i1 %tmp_11_i, %uart_to_coordinates_current_in

ST_1: sel_tmp9 [1/1] 1.37ns
_ifconv:10  %sel_tmp9 = and i1 %tmp2, %tmp_i_11

ST_1: sel_tmp [1/1] 1.37ns
_ifconv:11  %sel_tmp = and i1 %tmp_i, %uart_to_coordinates_current_in_1

ST_1: uart_to_coordinates_uart_state_2 [1/1] 1.37ns
_ifconv:12  %uart_to_coordinates_uart_state_2 = or i1 %sel_tmp9, %sel_tmp

ST_1: uart_to_coordinates_uart_state_3 [1/1] 0.00ns
_ifconv:13  %uart_to_coordinates_uart_state_3 = zext i1 %uart_to_coordinates_uart_state_2 to i4

ST_1: sel_tmp1 [1/1] 1.37ns
_ifconv:14  %sel_tmp1 = select i1 %sel_tmp, i8 %uart_to_coordinates_next_out_b, i8 %uart_to_coordinates_current_ou_2

ST_1: uart_to_coordinates_current_ou [1/1] 1.37ns
_ifconv:15  %uart_to_coordinates_current_ou = select i1 %sel_tmp9, i8 %uart_to_coordinates_next_out_b, i8 %sel_tmp1

ST_1: newSel6 [1/1] 1.37ns
_ifconv:16  %newSel6 = select i1 %sel_tmp9, i16 1, i16 %addconv_i

ST_1: newSel7 [1/1] 1.37ns
_ifconv:17  %newSel7 = select i1 %sel_tmp4, i16 %tmp_12_i, i16 1

ST_1: uart_to_coordinates_count_V_wr_1 [1/1] 1.37ns
_ifconv:18  %uart_to_coordinates_count_V_wr_1 = select i1 %uart_to_coordinates_uart_state_2, i16 %newSel6, i16 %newSel7

ST_1: uart_to_coordinates_previous_i_2 [1/1] 1.37ns
_ifconv:19  %uart_to_coordinates_previous_i_2 = select i1 %sel_tmp7, i1 %sel_tmp, i1 %uart_to_coordinates_previous_i

ST_1: uart_to_coordinates_uart_state_4 [1/1] 1.37ns
_ifconv:20  %uart_to_coordinates_uart_state_4 = select i1 %sel_tmp7, i4 %uart_to_coordinates_uart_state_3, i4 %uart_to_coordinates_uart_state

ST_1: stg_101 [1/1] 0.00ns
_ifconv:21  call void @_ssdm_op_Write.ap_auto.i16P(i16* %uart_to_coordinates_count_V, i16 %uart_to_coordinates_count_V_wr_1)

ST_1: stg_102 [1/1] 0.00ns
_ifconv:22  call void @_ssdm_op_Write.ap_auto.i1P(i1* %uart_to_coordinates_previous_input_V, i1 %uart_to_coordinates_previous_i_2)

ST_1: stg_103 [1/1] 0.00ns
_ifconv:23  call void @_ssdm_op_Write.ap_auto.i4P(i4* %uart_to_coordinates_uart_state_V, i4 %uart_to_coordinates_uart_state_4)

ST_1: stg_104 [1/1] 1.57ns
_ifconv:24  br label %20

ST_1: stg_105 [1/1] 0.00ns
:0  br i1 %uart_to_coordinates_current_in_1, label %.critedge363, label %10

ST_1: tmp_7 [1/1] 2.28ns
:0  %tmp_7 = icmp ugt i16 %t_V, 1350

ST_1: stg_107 [1/1] 0.00ns
:1  br i1 %tmp_7, label %11, label %._crit_edge355

ST_1: tmp_8 [1/1] 1.96ns
._crit_edge355:0  %tmp_8 = add i16 %t_V, 1

ST_1: stg_109 [1/1] 0.00ns
._crit_edge355:1  call void @_ssdm_op_Write.ap_auto.i16P(i16* %uart_to_coordinates_count_V, i16 %tmp_8)

ST_1: stg_110 [1/1] 0.00ns
._crit_edge355:2  br label %14

ST_1: stg_111 [1/1] 0.00ns
:0  call void @_ssdm_op_Write.ap_auto.i4P(i4* %uart_to_coordinates_uart_state_V, i4 2)

ST_1: addconv [1/1] 1.96ns
:1  %addconv = add i16 %t_V, -1299

ST_1: stg_113 [1/1] 0.00ns
:2  call void @_ssdm_op_Write.ap_auto.i16P(i16* %uart_to_coordinates_count_V, i16 %addconv)

ST_1: stg_114 [1/1] 0.00ns
:3  call void @_ssdm_op_Write.ap_auto.i1P(i1* %uart_to_coordinates_previous_input_V, i1 false)

ST_1: stg_115 [1/1] 0.00ns
:4  call void @_ssdm_op_Write.ap_auto.i8P(i8* %uart_to_coordinates_next_out_byte_V, i8 0)

ST_1: stg_116 [1/1] 0.00ns
:5  br label %15

ST_1: tmp_6 [1/1] 2.28ns
.critedge363:0  %tmp_6 = icmp ult i16 %t_V, 1350

ST_1: tmp_s [1/1] 2.28ns
.critedge363:1  %tmp_s = icmp ugt i16 %t_V, 1250

ST_1: or_cond [1/1] 1.37ns
.critedge363:2  %or_cond = and i1 %tmp_6, %tmp_s

ST_1: stg_120 [1/1] 0.00ns
.critedge363:3  br i1 %or_cond, label %12, label %._crit_edge357

ST_1: stg_121 [1/1] 0.00ns
._crit_edge357:0  call void @_ssdm_op_Write.ap_auto.i4P(i4* %uart_to_coordinates_uart_state_V, i4 0)

ST_1: stg_122 [1/1] 0.00ns
._crit_edge357:1  call void @_ssdm_op_Write.ap_auto.i16P(i16* %uart_to_coordinates_count_V, i16 1)

ST_1: stg_123 [1/1] 0.00ns
._crit_edge357:2  call void @_ssdm_op_Write.ap_auto.i1P(i1* %uart_to_coordinates_previous_input_V, i1 true)

ST_1: stg_124 [1/1] 0.00ns
._crit_edge357:3  br label %13

ST_1: stg_125 [1/1] 0.00ns
:0  call void @_ssdm_op_Write.ap_auto.i4P(i4* %uart_to_coordinates_uart_state_V, i4 2)

ST_1: stg_126 [1/1] 0.00ns
:1  call void @_ssdm_op_Write.ap_auto.i16P(i16* %uart_to_coordinates_count_V, i16 1)

ST_1: stg_127 [1/1] 0.00ns
:2  call void @_ssdm_op_Write.ap_auto.i1P(i1* %uart_to_coordinates_previous_input_V, i1 true)

ST_1: stg_128 [1/1] 0.00ns
:3  call void @_ssdm_op_Write.ap_auto.i8P(i8* %uart_to_coordinates_next_out_byte_V, i8 0)

ST_1: stg_129 [1/1] 0.00ns
:4  br label %13

ST_1: stg_130 [1/1] 0.00ns
:0  br label %14

ST_1: stg_131 [1/1] 0.00ns
:0  br label %15

ST_1: stg_132 [1/1] 0.00ns
:0  br label %18

ST_1: stg_133 [1/1] 0.00ns
:0  br label %19

ST_1: tmp_2 [1/1] 2.28ns
:0  %tmp_2 = icmp eq i16 %t_V, 14300

ST_1: stg_135 [1/1] 0.00ns
:1  br i1 %uart_to_coordinates_current_in_1, label %.critedge, label %2

ST_1: or_cond4 [1/1] 1.37ns
:0  %or_cond4 = and i1 %uart_to_coordinates_previous_i, %tmp_2

ST_1: stg_137 [1/1] 0.00ns
:1  br i1 %or_cond4, label %3, label %._crit_edge

ST_1: stg_138 [1/1] 0.00ns
._crit_edge:0  call void @_ssdm_op_Write.ap_auto.i16P(i16* %uart_to_coordinates_count_V, i16 0)

ST_1: stg_139 [1/1] 1.57ns
._crit_edge:1  br label %6

ST_1: stg_140 [1/1] 0.00ns
:0  call void @_ssdm_op_Write.ap_auto.i4P(i4* %uart_to_coordinates_uart_state_V, i4 1)

ST_1: stg_141 [1/1] 0.00ns
:1  call void @_ssdm_op_Write.ap_auto.i16P(i16* %uart_to_coordinates_count_V, i16 1)

ST_1: stg_142 [1/1] 0.00ns
:2  br label %7

ST_1: stg_143 [1/1] 0.00ns
.critedge:0  br i1 %tmp_2, label %5, label %4

ST_1: tmp_4 [1/1] 1.96ns
:0  %tmp_4 = add i16 %t_V, 1

ST_1: stg_145 [1/1] 0.00ns
:1  call void @_ssdm_op_Write.ap_auto.i16P(i16* %uart_to_coordinates_count_V, i16 %tmp_4)

ST_1: stg_146 [1/1] 0.00ns
:2  br label %5

ST_1: stg_147 [1/1] 1.57ns
:0  br label %6

ST_1: storemerge [1/1] 0.00ns
:0  %storemerge = phi i1 [ true, %5 ], [ false, %._crit_edge ]

ST_1: stg_149 [1/1] 0.00ns
:1  call void @_ssdm_op_Write.ap_auto.i1P(i1* %uart_to_coordinates_previous_input_V, i1 %storemerge)

ST_1: stg_150 [1/1] 0.00ns
:2  br label %7

ST_1: stg_151 [1/1] 0.00ns
:0  br label %19

ST_1: stg_152 [1/1] 1.57ns
:0  br label %20

ST_1: uart_to_coordinates_current_ou_1 [1/1] 0.00ns
:0  %uart_to_coordinates_current_ou_1 = phi i8 [ %uart_to_coordinates_current_ou_2, %19 ], [ %uart_to_coordinates_current_ou, %_ifconv ]

ST_1: p_s [1/1] 0.00ns
:1  %p_s = phi i1 [ false, %19 ], [ %uart_to_coordinates_uart_state_2, %_ifconv ]

ST_1: mrv [1/1] 0.00ns
:2  %mrv = insertvalue { i1, i8 } undef, i1 %p_s, 0

ST_1: mrv_1 [1/1] 0.00ns
:3  %mrv_1 = insertvalue { i1, i8 } %mrv, i8 %uart_to_coordinates_current_ou_1, 1

ST_1: stg_157 [1/1] 0.00ns
:4  ret { i1, i8 } %mrv_1



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 1
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ uart_to_coordinates_count_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; mode=0x2a420061030; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ uart_to_coordinates_previous_input_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; mode=0x2a420061270; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ uart_to_coordinates_current_input_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x2a42005f920; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ uart_to_coordinates_uart_state_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; mode=0x2a4200611e0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ uart_to_coordinates_next_out_byte_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; mode=0x2a420061390; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ uart_to_coordinates_current_out_byte_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x2a42005f9b0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
uart_to_coordinates_current_ou_2 (read       ) [ 00]
uart_to_coordinates_current_in_1 (read       ) [ 01]
uart_to_coordinates_uart_state   (read       ) [ 00]
tmp                              (icmp       ) [ 01]
uart_to_coordinates_previous_i   (read       ) [ 00]
t_V                              (read       ) [ 00]
stg_8                            (br         ) [ 00]
tmp_1                            (icmp       ) [ 01]
uart_to_coordinates_next_out_b   (read       ) [ 00]
stg_11                           (br         ) [ 00]
tmp_10                           (icmp       ) [ 00]
tmp_12                           (icmp       ) [ 00]
tmp_14                           (or         ) [ 00]
tmp_15                           (icmp       ) [ 00]
tmp_16                           (or         ) [ 00]
tmp_17                           (icmp       ) [ 00]
tmp_18                           (or         ) [ 00]
tmp_19                           (icmp       ) [ 00]
tmp_20                           (or         ) [ 00]
tmp_21                           (icmp       ) [ 00]
tmp_22                           (or         ) [ 00]
tmp_23                           (icmp       ) [ 00]
tmp_24                           (or         ) [ 01]
stg_25                           (br         ) [ 00]
tmp_i1                           (xor        ) [ 00]
tmp_i1_10                        (icmp       ) [ 00]
tmp_52_i                         (icmp       ) [ 00]
tmp_53_i                         (icmp       ) [ 00]
lhs_V_1_i_cast                   (zext       ) [ 00]
r_V_4                            (add        ) [ 00]
tmp_25                           (bitselect  ) [ 01]
tmp_56_i                         (zext       ) [ 00]
tmp_56_i_cast                    (zext       ) [ 00]
tmp_57_i                         (sub        ) [ 00]
tmp_58_i                         (lshr       ) [ 00]
tmp_60_i                         (sext       ) [ 00]
tmp_61_i                         (shl        ) [ 00]
tmp_63_i                         (zext       ) [ 00]
tmp_63_i_cast                    (zext       ) [ 00]
tmp_65_i                         (lshr       ) [ 00]
tmp_68_i                         (shl        ) [ 00]
tmp_5                            (zext       ) [ 00]
tmp_26                           (trunc      ) [ 00]
r_V                              (select     ) [ 00]
tmp_70_i                         (add        ) [ 00]
tmp_11                           (zext       ) [ 00]
tmp_27                           (trunc      ) [ 00]
r_V_1                            (select     ) [ 00]
sel_tmp_i                        (xor        ) [ 00]
sel_tmp1_i                       (and        ) [ 01]
sel_tmp2_v_i_cast_cast           (select     ) [ 00]
sel_tmp2_i                       (add        ) [ 00]
sel_tmp3_demorgan_i              (and        ) [ 00]
sel_tmp3_i                       (xor        ) [ 00]
sel_tmp4_i                       (and        ) [ 00]
tmp1                             (and        ) [ 00]
sel_tmp6_i                       (and        ) [ 01]
tmp_13                           (or         ) [ 01]
uart_to_coordinates_count_V_wr   (select     ) [ 00]
sel_tmp13_i                      (select     ) [ 00]
uart_to_coordinates_previous_i_1 (select     ) [ 00]
newSel                           (select     ) [ 00]
newSel1                          (select     ) [ 00]
uart_to_coordinates_uart_state_1 (select     ) [ 00]
newSel3                          (select     ) [ 00]
newSel4                          (select     ) [ 00]
newSel5                          (select     ) [ 00]
uart_to_coordinates_next_out_b_1 (or         ) [ 00]
stg_70                           (write      ) [ 00]
stg_71                           (write      ) [ 00]
stg_72                           (write      ) [ 00]
stg_73                           (write      ) [ 00]
stg_74                           (br         ) [ 00]
tmp_9                            (icmp       ) [ 00]
tmp_3                            (icmp       ) [ 00]
or_cond3                         (and        ) [ 01]
stg_78                           (br         ) [ 00]
stg_79                           (br         ) [ 00]
tmp_i                            (icmp       ) [ 00]
tmp_i_11                         (icmp       ) [ 00]
tmp_11_i                         (icmp       ) [ 00]
addconv_i                        (add        ) [ 00]
tmp_12_i                         (add        ) [ 00]
uart_to_coordinates_current_in   (xor        ) [ 00]
sel_tmp3                         (xor        ) [ 00]
sel_tmp4                         (and        ) [ 01]
sel_tmp7                         (or         ) [ 01]
tmp2                             (and        ) [ 00]
sel_tmp9                         (and        ) [ 01]
sel_tmp                          (and        ) [ 00]
uart_to_coordinates_uart_state_2 (or         ) [ 01]
uart_to_coordinates_uart_state_3 (zext       ) [ 00]
sel_tmp1                         (select     ) [ 00]
uart_to_coordinates_current_ou   (select     ) [ 00]
newSel6                          (select     ) [ 00]
newSel7                          (select     ) [ 00]
uart_to_coordinates_count_V_wr_1 (select     ) [ 00]
uart_to_coordinates_previous_i_2 (select     ) [ 00]
uart_to_coordinates_uart_state_4 (select     ) [ 00]
stg_101                          (write      ) [ 00]
stg_102                          (write      ) [ 00]
stg_103                          (write      ) [ 00]
stg_104                          (br         ) [ 00]
stg_105                          (br         ) [ 00]
tmp_7                            (icmp       ) [ 01]
stg_107                          (br         ) [ 00]
tmp_8                            (add        ) [ 00]
stg_109                          (write      ) [ 00]
stg_110                          (br         ) [ 00]
stg_111                          (write      ) [ 00]
addconv                          (add        ) [ 00]
stg_113                          (write      ) [ 00]
stg_114                          (write      ) [ 00]
stg_115                          (write      ) [ 00]
stg_116                          (br         ) [ 00]
tmp_6                            (icmp       ) [ 00]
tmp_s                            (icmp       ) [ 00]
or_cond                          (and        ) [ 01]
stg_120                          (br         ) [ 00]
stg_121                          (write      ) [ 00]
stg_122                          (write      ) [ 00]
stg_123                          (write      ) [ 00]
stg_124                          (br         ) [ 00]
stg_125                          (write      ) [ 00]
stg_126                          (write      ) [ 00]
stg_127                          (write      ) [ 00]
stg_128                          (write      ) [ 00]
stg_129                          (br         ) [ 00]
stg_130                          (br         ) [ 00]
stg_131                          (br         ) [ 00]
stg_132                          (br         ) [ 00]
stg_133                          (br         ) [ 00]
tmp_2                            (icmp       ) [ 01]
stg_135                          (br         ) [ 00]
or_cond4                         (and        ) [ 01]
stg_137                          (br         ) [ 00]
stg_138                          (write      ) [ 00]
stg_139                          (br         ) [ 00]
stg_140                          (write      ) [ 00]
stg_141                          (write      ) [ 00]
stg_142                          (br         ) [ 00]
stg_143                          (br         ) [ 00]
tmp_4                            (add        ) [ 00]
stg_145                          (write      ) [ 00]
stg_146                          (br         ) [ 00]
stg_147                          (br         ) [ 00]
storemerge                       (phi        ) [ 00]
stg_149                          (write      ) [ 00]
stg_150                          (br         ) [ 00]
stg_151                          (br         ) [ 00]
stg_152                          (br         ) [ 00]
uart_to_coordinates_current_ou_1 (phi        ) [ 00]
p_s                              (phi        ) [ 00]
mrv                              (insertvalue) [ 00]
mrv_1                            (insertvalue) [ 00]
stg_157                          (ret        ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="uart_to_coordinates_count_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="uart_to_coordinates_count_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="uart_to_coordinates_previous_input_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="uart_to_coordinates_previous_input_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="uart_to_coordinates_current_input_V_read">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="uart_to_coordinates_current_input_V_read"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="uart_to_coordinates_uart_state_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="uart_to_coordinates_uart_state_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="uart_to_coordinates_next_out_byte_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="uart_to_coordinates_next_out_byte_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="uart_to_coordinates_current_out_byte_V_read">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="uart_to_coordinates_current_out_byte_V_read"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i4P"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1P"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16P"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8P"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i5.i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i16P"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i1P"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i4P"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i8P"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1004" name="uart_to_coordinates_current_ou_2_read_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="8" slack="0"/>
<pin id="82" dir="0" index="1" bw="8" slack="0"/>
<pin id="83" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="uart_to_coordinates_current_ou_2/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="uart_to_coordinates_current_in_1_read_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="0" index="1" bw="1" slack="0"/>
<pin id="89" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="uart_to_coordinates_current_in_1/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="uart_to_coordinates_uart_state_read_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="4" slack="0"/>
<pin id="94" dir="0" index="1" bw="4" slack="0"/>
<pin id="95" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="uart_to_coordinates_uart_state/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="uart_to_coordinates_previous_i_read_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="0" index="1" bw="1" slack="0"/>
<pin id="101" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="uart_to_coordinates_previous_i/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="t_V_read_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="16" slack="0"/>
<pin id="106" dir="0" index="1" bw="16" slack="0"/>
<pin id="107" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="t_V/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="uart_to_coordinates_next_out_b_read_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="8" slack="0"/>
<pin id="112" dir="0" index="1" bw="8" slack="0"/>
<pin id="113" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="uart_to_coordinates_next_out_b/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="grp_write_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="0" slack="0"/>
<pin id="118" dir="0" index="1" bw="16" slack="0"/>
<pin id="119" dir="0" index="2" bw="16" slack="0"/>
<pin id="120" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_70/1 stg_101/1 stg_109/1 stg_113/1 stg_122/1 stg_126/1 stg_138/1 stg_141/1 stg_145/1 "/>
</bind>
</comp>

<comp id="123" class="1004" name="grp_write_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="0" slack="0"/>
<pin id="125" dir="0" index="1" bw="1" slack="0"/>
<pin id="126" dir="0" index="2" bw="1" slack="0"/>
<pin id="127" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_71/1 stg_102/1 stg_114/1 stg_123/1 stg_127/1 stg_149/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="grp_write_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="0" slack="0"/>
<pin id="132" dir="0" index="1" bw="4" slack="0"/>
<pin id="133" dir="0" index="2" bw="4" slack="0"/>
<pin id="134" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_72/1 stg_103/1 stg_111/1 stg_121/1 stg_125/1 stg_140/1 "/>
</bind>
</comp>

<comp id="137" class="1004" name="grp_write_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="0" slack="0"/>
<pin id="139" dir="0" index="1" bw="8" slack="0"/>
<pin id="140" dir="0" index="2" bw="8" slack="0"/>
<pin id="141" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_73/1 stg_115/1 stg_128/1 "/>
</bind>
</comp>

<comp id="152" class="1005" name="storemerge_reg_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="154" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="storemerge (phireg) "/>
</bind>
</comp>

<comp id="155" class="1004" name="storemerge_phi_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="1" slack="0"/>
<pin id="157" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="158" dir="0" index="2" bw="1" slack="0"/>
<pin id="159" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="160" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="storemerge/1 "/>
</bind>
</comp>

<comp id="164" class="1005" name="uart_to_coordinates_current_ou_1_reg_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="166" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opset="uart_to_coordinates_current_ou_1 (phireg) "/>
</bind>
</comp>

<comp id="167" class="1004" name="uart_to_coordinates_current_ou_1_phi_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="8" slack="0"/>
<pin id="169" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="170" dir="0" index="2" bw="8" slack="0"/>
<pin id="171" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="172" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="uart_to_coordinates_current_ou_1/1 "/>
</bind>
</comp>

<comp id="174" class="1005" name="p_s_reg_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="176" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="p_s (phireg) "/>
</bind>
</comp>

<comp id="177" class="1004" name="p_s_phi_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="1" slack="0"/>
<pin id="179" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="180" dir="0" index="2" bw="1" slack="0"/>
<pin id="181" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="182" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_s/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="grp_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="16" slack="0"/>
<pin id="186" dir="0" index="1" bw="16" slack="0"/>
<pin id="187" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_i1_10/1 tmp_i_11/1 tmp_6/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="grp_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="16" slack="0"/>
<pin id="192" dir="0" index="1" bw="16" slack="0"/>
<pin id="193" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_52_i/1 tmp_11_i/1 tmp_s/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="grp_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="16" slack="0"/>
<pin id="198" dir="0" index="1" bw="16" slack="0"/>
<pin id="199" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_53_i/1 tmp_i/1 tmp_7/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="grp_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="1" slack="0"/>
<pin id="204" dir="0" index="1" bw="1" slack="0"/>
<pin id="205" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp3_demorgan_i/1 or_cond/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="grp_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="16" slack="0"/>
<pin id="210" dir="0" index="1" bw="12" slack="0"/>
<pin id="211" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="addconv_i/1 addconv/1 "/>
</bind>
</comp>

<comp id="215" class="1004" name="grp_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="16" slack="0"/>
<pin id="217" dir="0" index="1" bw="1" slack="0"/>
<pin id="218" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_12_i/1 tmp_8/1 tmp_4/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="tmp_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="4" slack="0"/>
<pin id="224" dir="0" index="1" bw="4" slack="0"/>
<pin id="225" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="tmp_1_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="4" slack="0"/>
<pin id="230" dir="0" index="1" bw="4" slack="0"/>
<pin id="231" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="234" class="1004" name="tmp_10_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="4" slack="0"/>
<pin id="236" dir="0" index="1" bw="4" slack="0"/>
<pin id="237" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_10/1 "/>
</bind>
</comp>

<comp id="240" class="1004" name="tmp_12_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="4" slack="0"/>
<pin id="242" dir="0" index="1" bw="4" slack="0"/>
<pin id="243" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_12/1 "/>
</bind>
</comp>

<comp id="246" class="1004" name="tmp_14_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="1" slack="0"/>
<pin id="248" dir="0" index="1" bw="1" slack="0"/>
<pin id="249" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_14/1 "/>
</bind>
</comp>

<comp id="252" class="1004" name="tmp_15_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="4" slack="0"/>
<pin id="254" dir="0" index="1" bw="4" slack="0"/>
<pin id="255" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_15/1 "/>
</bind>
</comp>

<comp id="258" class="1004" name="tmp_16_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="1" slack="0"/>
<pin id="260" dir="0" index="1" bw="1" slack="0"/>
<pin id="261" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_16/1 "/>
</bind>
</comp>

<comp id="264" class="1004" name="tmp_17_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="4" slack="0"/>
<pin id="266" dir="0" index="1" bw="4" slack="0"/>
<pin id="267" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_17/1 "/>
</bind>
</comp>

<comp id="270" class="1004" name="tmp_18_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="1" slack="0"/>
<pin id="272" dir="0" index="1" bw="1" slack="0"/>
<pin id="273" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_18/1 "/>
</bind>
</comp>

<comp id="276" class="1004" name="tmp_19_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="4" slack="0"/>
<pin id="278" dir="0" index="1" bw="4" slack="0"/>
<pin id="279" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_19/1 "/>
</bind>
</comp>

<comp id="282" class="1004" name="tmp_20_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="1" slack="0"/>
<pin id="284" dir="0" index="1" bw="1" slack="0"/>
<pin id="285" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_20/1 "/>
</bind>
</comp>

<comp id="288" class="1004" name="tmp_21_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="4" slack="0"/>
<pin id="290" dir="0" index="1" bw="4" slack="0"/>
<pin id="291" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_21/1 "/>
</bind>
</comp>

<comp id="294" class="1004" name="tmp_22_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="1" slack="0"/>
<pin id="296" dir="0" index="1" bw="1" slack="0"/>
<pin id="297" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_22/1 "/>
</bind>
</comp>

<comp id="300" class="1004" name="tmp_23_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="4" slack="0"/>
<pin id="302" dir="0" index="1" bw="4" slack="0"/>
<pin id="303" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_23/1 "/>
</bind>
</comp>

<comp id="306" class="1004" name="tmp_24_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="1" slack="0"/>
<pin id="308" dir="0" index="1" bw="1" slack="0"/>
<pin id="309" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_24/1 "/>
</bind>
</comp>

<comp id="312" class="1004" name="tmp_i1_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="1" slack="0"/>
<pin id="314" dir="0" index="1" bw="1" slack="0"/>
<pin id="315" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_i1/1 "/>
</bind>
</comp>

<comp id="318" class="1004" name="lhs_V_1_i_cast_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="4" slack="0"/>
<pin id="320" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="lhs_V_1_i_cast/1 "/>
</bind>
</comp>

<comp id="322" class="1004" name="r_V_4_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="2" slack="0"/>
<pin id="324" dir="0" index="1" bw="4" slack="0"/>
<pin id="325" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_V_4/1 "/>
</bind>
</comp>

<comp id="328" class="1004" name="tmp_25_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="1" slack="0"/>
<pin id="330" dir="0" index="1" bw="5" slack="0"/>
<pin id="331" dir="0" index="2" bw="4" slack="0"/>
<pin id="332" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_25/1 "/>
</bind>
</comp>

<comp id="336" class="1004" name="tmp_56_i_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="1" slack="0"/>
<pin id="338" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_56_i/1 "/>
</bind>
</comp>

<comp id="340" class="1004" name="tmp_56_i_cast_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="1" slack="0"/>
<pin id="342" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_56_i_cast/1 "/>
</bind>
</comp>

<comp id="344" class="1004" name="tmp_57_i_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="3" slack="0"/>
<pin id="346" dir="0" index="1" bw="4" slack="0"/>
<pin id="347" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_57_i/1 "/>
</bind>
</comp>

<comp id="350" class="1004" name="tmp_58_i_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="1" slack="0"/>
<pin id="352" dir="0" index="1" bw="5" slack="0"/>
<pin id="353" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="tmp_58_i/1 "/>
</bind>
</comp>

<comp id="356" class="1004" name="tmp_60_i_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="5" slack="0"/>
<pin id="358" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_60_i/1 "/>
</bind>
</comp>

<comp id="360" class="1004" name="tmp_61_i_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="1" slack="0"/>
<pin id="362" dir="0" index="1" bw="5" slack="0"/>
<pin id="363" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_61_i/1 "/>
</bind>
</comp>

<comp id="366" class="1004" name="tmp_63_i_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="1" slack="0"/>
<pin id="368" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_63_i/1 "/>
</bind>
</comp>

<comp id="370" class="1004" name="tmp_63_i_cast_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="1" slack="0"/>
<pin id="372" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_63_i_cast/1 "/>
</bind>
</comp>

<comp id="374" class="1004" name="tmp_65_i_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="1" slack="0"/>
<pin id="376" dir="0" index="1" bw="5" slack="0"/>
<pin id="377" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="tmp_65_i/1 "/>
</bind>
</comp>

<comp id="380" class="1004" name="tmp_68_i_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="1" slack="0"/>
<pin id="382" dir="0" index="1" bw="5" slack="0"/>
<pin id="383" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_68_i/1 "/>
</bind>
</comp>

<comp id="386" class="1004" name="tmp_5_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="5" slack="0"/>
<pin id="388" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_5/1 "/>
</bind>
</comp>

<comp id="390" class="1004" name="tmp_26_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="32" slack="0"/>
<pin id="392" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_26/1 "/>
</bind>
</comp>

<comp id="394" class="1004" name="r_V_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="1" slack="0"/>
<pin id="396" dir="0" index="1" bw="8" slack="0"/>
<pin id="397" dir="0" index="2" bw="8" slack="0"/>
<pin id="398" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="r_V/1 "/>
</bind>
</comp>

<comp id="402" class="1004" name="tmp_70_i_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="1" slack="0"/>
<pin id="404" dir="0" index="1" bw="4" slack="0"/>
<pin id="405" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_70_i/1 "/>
</bind>
</comp>

<comp id="408" class="1004" name="tmp_11_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="5" slack="0"/>
<pin id="410" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_11/1 "/>
</bind>
</comp>

<comp id="412" class="1004" name="tmp_27_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="32" slack="0"/>
<pin id="414" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_27/1 "/>
</bind>
</comp>

<comp id="416" class="1004" name="r_V_1_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="1" slack="0"/>
<pin id="418" dir="0" index="1" bw="8" slack="0"/>
<pin id="419" dir="0" index="2" bw="8" slack="0"/>
<pin id="420" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="r_V_1/1 "/>
</bind>
</comp>

<comp id="424" class="1004" name="sel_tmp_i_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="1" slack="0"/>
<pin id="426" dir="0" index="1" bw="1" slack="0"/>
<pin id="427" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp_i/1 "/>
</bind>
</comp>

<comp id="430" class="1004" name="sel_tmp1_i_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="1" slack="0"/>
<pin id="432" dir="0" index="1" bw="1" slack="0"/>
<pin id="433" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp1_i/1 "/>
</bind>
</comp>

<comp id="436" class="1004" name="sel_tmp2_v_i_cast_cast_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="1" slack="0"/>
<pin id="438" dir="0" index="1" bw="16" slack="0"/>
<pin id="439" dir="0" index="2" bw="16" slack="0"/>
<pin id="440" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sel_tmp2_v_i_cast_cast/1 "/>
</bind>
</comp>

<comp id="444" class="1004" name="sel_tmp2_i_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="16" slack="0"/>
<pin id="446" dir="0" index="1" bw="12" slack="0"/>
<pin id="447" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sel_tmp2_i/1 "/>
</bind>
</comp>

<comp id="450" class="1004" name="sel_tmp3_i_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="1" slack="0"/>
<pin id="452" dir="0" index="1" bw="1" slack="0"/>
<pin id="453" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp3_i/1 "/>
</bind>
</comp>

<comp id="456" class="1004" name="sel_tmp4_i_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="1" slack="0"/>
<pin id="458" dir="0" index="1" bw="1" slack="0"/>
<pin id="459" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp4_i/1 "/>
</bind>
</comp>

<comp id="462" class="1004" name="tmp1_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="1" slack="0"/>
<pin id="464" dir="0" index="1" bw="1" slack="0"/>
<pin id="465" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp1/1 "/>
</bind>
</comp>

<comp id="468" class="1004" name="sel_tmp6_i_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="1" slack="0"/>
<pin id="470" dir="0" index="1" bw="1" slack="0"/>
<pin id="471" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp6_i/1 "/>
</bind>
</comp>

<comp id="474" class="1004" name="tmp_13_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="1" slack="0"/>
<pin id="476" dir="0" index="1" bw="1" slack="0"/>
<pin id="477" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_13/1 "/>
</bind>
</comp>

<comp id="480" class="1004" name="uart_to_coordinates_count_V_wr_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="1" slack="0"/>
<pin id="482" dir="0" index="1" bw="16" slack="0"/>
<pin id="483" dir="0" index="2" bw="16" slack="0"/>
<pin id="484" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="uart_to_coordinates_count_V_wr/1 "/>
</bind>
</comp>

<comp id="489" class="1004" name="sel_tmp13_i_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="1" slack="0"/>
<pin id="491" dir="0" index="1" bw="1" slack="0"/>
<pin id="492" dir="0" index="2" bw="1" slack="0"/>
<pin id="493" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sel_tmp13_i/1 "/>
</bind>
</comp>

<comp id="497" class="1004" name="uart_to_coordinates_previous_i_1_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="1" slack="0"/>
<pin id="499" dir="0" index="1" bw="1" slack="0"/>
<pin id="500" dir="0" index="2" bw="1" slack="0"/>
<pin id="501" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="uart_to_coordinates_previous_i_1/1 "/>
</bind>
</comp>

<comp id="506" class="1004" name="newSel_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="1" slack="0"/>
<pin id="508" dir="0" index="1" bw="4" slack="0"/>
<pin id="509" dir="0" index="2" bw="4" slack="0"/>
<pin id="510" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="newSel/1 "/>
</bind>
</comp>

<comp id="514" class="1004" name="newSel1_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="1" slack="0"/>
<pin id="516" dir="0" index="1" bw="4" slack="0"/>
<pin id="517" dir="0" index="2" bw="4" slack="0"/>
<pin id="518" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="newSel1/1 "/>
</bind>
</comp>

<comp id="522" class="1004" name="uart_to_coordinates_uart_state_1_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="1" slack="0"/>
<pin id="524" dir="0" index="1" bw="4" slack="0"/>
<pin id="525" dir="0" index="2" bw="4" slack="0"/>
<pin id="526" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="uart_to_coordinates_uart_state_1/1 "/>
</bind>
</comp>

<comp id="531" class="1004" name="newSel3_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="1" slack="0"/>
<pin id="533" dir="0" index="1" bw="8" slack="0"/>
<pin id="534" dir="0" index="2" bw="8" slack="0"/>
<pin id="535" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="newSel3/1 "/>
</bind>
</comp>

<comp id="539" class="1004" name="newSel4_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="1" slack="0"/>
<pin id="541" dir="0" index="1" bw="8" slack="0"/>
<pin id="542" dir="0" index="2" bw="8" slack="0"/>
<pin id="543" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="newSel4/1 "/>
</bind>
</comp>

<comp id="547" class="1004" name="newSel5_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="1" slack="0"/>
<pin id="549" dir="0" index="1" bw="8" slack="0"/>
<pin id="550" dir="0" index="2" bw="8" slack="0"/>
<pin id="551" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="newSel5/1 "/>
</bind>
</comp>

<comp id="555" class="1004" name="uart_to_coordinates_next_out_b_1_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="8" slack="0"/>
<pin id="557" dir="0" index="1" bw="8" slack="0"/>
<pin id="558" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="uart_to_coordinates_next_out_b_1/1 "/>
</bind>
</comp>

<comp id="562" class="1004" name="tmp_9_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="4" slack="0"/>
<pin id="564" dir="0" index="1" bw="4" slack="0"/>
<pin id="565" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_9/1 "/>
</bind>
</comp>

<comp id="568" class="1004" name="tmp_3_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="4" slack="0"/>
<pin id="570" dir="0" index="1" bw="4" slack="0"/>
<pin id="571" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_3/1 "/>
</bind>
</comp>

<comp id="574" class="1004" name="or_cond3_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="1" slack="0"/>
<pin id="576" dir="0" index="1" bw="1" slack="0"/>
<pin id="577" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond3/1 "/>
</bind>
</comp>

<comp id="580" class="1004" name="uart_to_coordinates_current_in_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="1" slack="0"/>
<pin id="582" dir="0" index="1" bw="1" slack="0"/>
<pin id="583" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="uart_to_coordinates_current_in/1 "/>
</bind>
</comp>

<comp id="586" class="1004" name="sel_tmp3_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="1" slack="0"/>
<pin id="588" dir="0" index="1" bw="1" slack="0"/>
<pin id="589" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp3/1 "/>
</bind>
</comp>

<comp id="592" class="1004" name="sel_tmp4_fu_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="1" slack="0"/>
<pin id="594" dir="0" index="1" bw="1" slack="0"/>
<pin id="595" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp4/1 "/>
</bind>
</comp>

<comp id="598" class="1004" name="sel_tmp7_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="1" slack="0"/>
<pin id="600" dir="0" index="1" bw="1" slack="0"/>
<pin id="601" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="sel_tmp7/1 "/>
</bind>
</comp>

<comp id="604" class="1004" name="tmp2_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="1" slack="0"/>
<pin id="606" dir="0" index="1" bw="1" slack="0"/>
<pin id="607" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp2/1 "/>
</bind>
</comp>

<comp id="610" class="1004" name="sel_tmp9_fu_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="1" slack="0"/>
<pin id="612" dir="0" index="1" bw="1" slack="0"/>
<pin id="613" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp9/1 "/>
</bind>
</comp>

<comp id="616" class="1004" name="sel_tmp_fu_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="1" slack="0"/>
<pin id="618" dir="0" index="1" bw="1" slack="0"/>
<pin id="619" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp/1 "/>
</bind>
</comp>

<comp id="622" class="1004" name="uart_to_coordinates_uart_state_2_fu_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="1" slack="0"/>
<pin id="624" dir="0" index="1" bw="1" slack="0"/>
<pin id="625" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="uart_to_coordinates_uart_state_2/1 "/>
</bind>
</comp>

<comp id="629" class="1004" name="uart_to_coordinates_uart_state_3_fu_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="1" slack="0"/>
<pin id="631" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="uart_to_coordinates_uart_state_3/1 "/>
</bind>
</comp>

<comp id="633" class="1004" name="sel_tmp1_fu_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="1" slack="0"/>
<pin id="635" dir="0" index="1" bw="8" slack="0"/>
<pin id="636" dir="0" index="2" bw="8" slack="0"/>
<pin id="637" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sel_tmp1/1 "/>
</bind>
</comp>

<comp id="641" class="1004" name="uart_to_coordinates_current_ou_fu_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="1" slack="0"/>
<pin id="643" dir="0" index="1" bw="8" slack="0"/>
<pin id="644" dir="0" index="2" bw="8" slack="0"/>
<pin id="645" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="uart_to_coordinates_current_ou/1 "/>
</bind>
</comp>

<comp id="650" class="1004" name="newSel6_fu_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="1" slack="0"/>
<pin id="652" dir="0" index="1" bw="16" slack="0"/>
<pin id="653" dir="0" index="2" bw="16" slack="0"/>
<pin id="654" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="newSel6/1 "/>
</bind>
</comp>

<comp id="658" class="1004" name="newSel7_fu_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="1" slack="0"/>
<pin id="660" dir="0" index="1" bw="16" slack="0"/>
<pin id="661" dir="0" index="2" bw="16" slack="0"/>
<pin id="662" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="newSel7/1 "/>
</bind>
</comp>

<comp id="666" class="1004" name="uart_to_coordinates_count_V_wr_1_fu_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="1" slack="0"/>
<pin id="668" dir="0" index="1" bw="16" slack="0"/>
<pin id="669" dir="0" index="2" bw="16" slack="0"/>
<pin id="670" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="uart_to_coordinates_count_V_wr_1/1 "/>
</bind>
</comp>

<comp id="675" class="1004" name="uart_to_coordinates_previous_i_2_fu_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="1" slack="0"/>
<pin id="677" dir="0" index="1" bw="1" slack="0"/>
<pin id="678" dir="0" index="2" bw="1" slack="0"/>
<pin id="679" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="uart_to_coordinates_previous_i_2/1 "/>
</bind>
</comp>

<comp id="684" class="1004" name="uart_to_coordinates_uart_state_4_fu_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="1" slack="0"/>
<pin id="686" dir="0" index="1" bw="4" slack="0"/>
<pin id="687" dir="0" index="2" bw="4" slack="0"/>
<pin id="688" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="uart_to_coordinates_uart_state_4/1 "/>
</bind>
</comp>

<comp id="693" class="1004" name="tmp_2_fu_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="16" slack="0"/>
<pin id="695" dir="0" index="1" bw="16" slack="0"/>
<pin id="696" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_2/1 "/>
</bind>
</comp>

<comp id="699" class="1004" name="or_cond4_fu_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="1" slack="0"/>
<pin id="701" dir="0" index="1" bw="1" slack="0"/>
<pin id="702" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond4/1 "/>
</bind>
</comp>

<comp id="705" class="1004" name="mrv_fu_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="9" slack="0"/>
<pin id="707" dir="0" index="1" bw="1" slack="0"/>
<pin id="708" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv/1 "/>
</bind>
</comp>

<comp id="711" class="1004" name="mrv_1_fu_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="9" slack="0"/>
<pin id="713" dir="0" index="1" bw="8" slack="0"/>
<pin id="714" dir="1" index="2" bw="9" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="84"><net_src comp="12" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="10" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="90"><net_src comp="14" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="4" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="96"><net_src comp="16" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="6" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="102"><net_src comp="20" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="2" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="108"><net_src comp="22" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="0" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="114"><net_src comp="26" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="8" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="121"><net_src comp="60" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="122"><net_src comp="0" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="128"><net_src comp="62" pin="0"/><net_sink comp="123" pin=0"/></net>

<net id="129"><net_src comp="2" pin="0"/><net_sink comp="123" pin=1"/></net>

<net id="135"><net_src comp="64" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="136"><net_src comp="6" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="142"><net_src comp="66" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="143"><net_src comp="8" pin="0"/><net_sink comp="137" pin=1"/></net>

<net id="144"><net_src comp="70" pin="0"/><net_sink comp="130" pin=2"/></net>

<net id="145"><net_src comp="72" pin="0"/><net_sink comp="123" pin=2"/></net>

<net id="146"><net_src comp="58" pin="0"/><net_sink comp="137" pin=2"/></net>

<net id="147"><net_src comp="18" pin="0"/><net_sink comp="130" pin=2"/></net>

<net id="148"><net_src comp="56" pin="0"/><net_sink comp="116" pin=2"/></net>

<net id="149"><net_src comp="52" pin="0"/><net_sink comp="123" pin=2"/></net>

<net id="150"><net_src comp="76" pin="0"/><net_sink comp="116" pin=2"/></net>

<net id="151"><net_src comp="24" pin="0"/><net_sink comp="130" pin=2"/></net>

<net id="161"><net_src comp="52" pin="0"/><net_sink comp="155" pin=0"/></net>

<net id="162"><net_src comp="72" pin="0"/><net_sink comp="155" pin=2"/></net>

<net id="163"><net_src comp="155" pin="4"/><net_sink comp="123" pin=2"/></net>

<net id="173"><net_src comp="80" pin="2"/><net_sink comp="167" pin=0"/></net>

<net id="183"><net_src comp="72" pin="0"/><net_sink comp="177" pin=0"/></net>

<net id="188"><net_src comp="104" pin="2"/><net_sink comp="184" pin=0"/></net>

<net id="189"><net_src comp="40" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="194"><net_src comp="104" pin="2"/><net_sink comp="190" pin=0"/></net>

<net id="195"><net_src comp="42" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="200"><net_src comp="104" pin="2"/><net_sink comp="196" pin=0"/></net>

<net id="201"><net_src comp="40" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="206"><net_src comp="184" pin="2"/><net_sink comp="202" pin=0"/></net>

<net id="207"><net_src comp="190" pin="2"/><net_sink comp="202" pin=1"/></net>

<net id="212"><net_src comp="104" pin="2"/><net_sink comp="208" pin=0"/></net>

<net id="213"><net_src comp="54" pin="0"/><net_sink comp="208" pin=1"/></net>

<net id="214"><net_src comp="208" pin="2"/><net_sink comp="116" pin=2"/></net>

<net id="219"><net_src comp="104" pin="2"/><net_sink comp="215" pin=0"/></net>

<net id="220"><net_src comp="56" pin="0"/><net_sink comp="215" pin=1"/></net>

<net id="221"><net_src comp="215" pin="2"/><net_sink comp="116" pin=2"/></net>

<net id="226"><net_src comp="92" pin="2"/><net_sink comp="222" pin=0"/></net>

<net id="227"><net_src comp="18" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="232"><net_src comp="92" pin="2"/><net_sink comp="228" pin=0"/></net>

<net id="233"><net_src comp="24" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="238"><net_src comp="92" pin="2"/><net_sink comp="234" pin=0"/></net>

<net id="239"><net_src comp="28" pin="0"/><net_sink comp="234" pin=1"/></net>

<net id="244"><net_src comp="92" pin="2"/><net_sink comp="240" pin=0"/></net>

<net id="245"><net_src comp="30" pin="0"/><net_sink comp="240" pin=1"/></net>

<net id="250"><net_src comp="240" pin="2"/><net_sink comp="246" pin=0"/></net>

<net id="251"><net_src comp="234" pin="2"/><net_sink comp="246" pin=1"/></net>

<net id="256"><net_src comp="92" pin="2"/><net_sink comp="252" pin=0"/></net>

<net id="257"><net_src comp="32" pin="0"/><net_sink comp="252" pin=1"/></net>

<net id="262"><net_src comp="252" pin="2"/><net_sink comp="258" pin=0"/></net>

<net id="263"><net_src comp="246" pin="2"/><net_sink comp="258" pin=1"/></net>

<net id="268"><net_src comp="92" pin="2"/><net_sink comp="264" pin=0"/></net>

<net id="269"><net_src comp="34" pin="0"/><net_sink comp="264" pin=1"/></net>

<net id="274"><net_src comp="264" pin="2"/><net_sink comp="270" pin=0"/></net>

<net id="275"><net_src comp="258" pin="2"/><net_sink comp="270" pin=1"/></net>

<net id="280"><net_src comp="92" pin="2"/><net_sink comp="276" pin=0"/></net>

<net id="281"><net_src comp="36" pin="0"/><net_sink comp="276" pin=1"/></net>

<net id="286"><net_src comp="276" pin="2"/><net_sink comp="282" pin=0"/></net>

<net id="287"><net_src comp="270" pin="2"/><net_sink comp="282" pin=1"/></net>

<net id="292"><net_src comp="92" pin="2"/><net_sink comp="288" pin=0"/></net>

<net id="293"><net_src comp="38" pin="0"/><net_sink comp="288" pin=1"/></net>

<net id="298"><net_src comp="288" pin="2"/><net_sink comp="294" pin=0"/></net>

<net id="299"><net_src comp="282" pin="2"/><net_sink comp="294" pin=1"/></net>

<net id="304"><net_src comp="92" pin="2"/><net_sink comp="300" pin=0"/></net>

<net id="305"><net_src comp="18" pin="0"/><net_sink comp="300" pin=1"/></net>

<net id="310"><net_src comp="300" pin="2"/><net_sink comp="306" pin=0"/></net>

<net id="311"><net_src comp="294" pin="2"/><net_sink comp="306" pin=1"/></net>

<net id="316"><net_src comp="98" pin="2"/><net_sink comp="312" pin=0"/></net>

<net id="317"><net_src comp="86" pin="2"/><net_sink comp="312" pin=1"/></net>

<net id="321"><net_src comp="92" pin="2"/><net_sink comp="318" pin=0"/></net>

<net id="326"><net_src comp="44" pin="0"/><net_sink comp="322" pin=0"/></net>

<net id="327"><net_src comp="318" pin="1"/><net_sink comp="322" pin=1"/></net>

<net id="333"><net_src comp="46" pin="0"/><net_sink comp="328" pin=0"/></net>

<net id="334"><net_src comp="322" pin="2"/><net_sink comp="328" pin=1"/></net>

<net id="335"><net_src comp="48" pin="0"/><net_sink comp="328" pin=2"/></net>

<net id="339"><net_src comp="98" pin="2"/><net_sink comp="336" pin=0"/></net>

<net id="343"><net_src comp="98" pin="2"/><net_sink comp="340" pin=0"/></net>

<net id="348"><net_src comp="50" pin="0"/><net_sink comp="344" pin=0"/></net>

<net id="349"><net_src comp="318" pin="1"/><net_sink comp="344" pin=1"/></net>

<net id="354"><net_src comp="340" pin="1"/><net_sink comp="350" pin=0"/></net>

<net id="355"><net_src comp="344" pin="2"/><net_sink comp="350" pin=1"/></net>

<net id="359"><net_src comp="322" pin="2"/><net_sink comp="356" pin=0"/></net>

<net id="364"><net_src comp="336" pin="1"/><net_sink comp="360" pin=0"/></net>

<net id="365"><net_src comp="356" pin="1"/><net_sink comp="360" pin=1"/></net>

<net id="369"><net_src comp="86" pin="2"/><net_sink comp="366" pin=0"/></net>

<net id="373"><net_src comp="86" pin="2"/><net_sink comp="370" pin=0"/></net>

<net id="378"><net_src comp="370" pin="1"/><net_sink comp="374" pin=0"/></net>

<net id="379"><net_src comp="344" pin="2"/><net_sink comp="374" pin=1"/></net>

<net id="384"><net_src comp="366" pin="1"/><net_sink comp="380" pin=0"/></net>

<net id="385"><net_src comp="356" pin="1"/><net_sink comp="380" pin=1"/></net>

<net id="389"><net_src comp="350" pin="2"/><net_sink comp="386" pin=0"/></net>

<net id="393"><net_src comp="360" pin="2"/><net_sink comp="390" pin=0"/></net>

<net id="399"><net_src comp="328" pin="3"/><net_sink comp="394" pin=0"/></net>

<net id="400"><net_src comp="386" pin="1"/><net_sink comp="394" pin=1"/></net>

<net id="401"><net_src comp="390" pin="1"/><net_sink comp="394" pin=2"/></net>

<net id="406"><net_src comp="24" pin="0"/><net_sink comp="402" pin=0"/></net>

<net id="407"><net_src comp="92" pin="2"/><net_sink comp="402" pin=1"/></net>

<net id="411"><net_src comp="374" pin="2"/><net_sink comp="408" pin=0"/></net>

<net id="415"><net_src comp="380" pin="2"/><net_sink comp="412" pin=0"/></net>

<net id="421"><net_src comp="328" pin="3"/><net_sink comp="416" pin=0"/></net>

<net id="422"><net_src comp="408" pin="1"/><net_sink comp="416" pin=1"/></net>

<net id="423"><net_src comp="412" pin="1"/><net_sink comp="416" pin=2"/></net>

<net id="428"><net_src comp="312" pin="2"/><net_sink comp="424" pin=0"/></net>

<net id="429"><net_src comp="52" pin="0"/><net_sink comp="424" pin=1"/></net>

<net id="434"><net_src comp="196" pin="2"/><net_sink comp="430" pin=0"/></net>

<net id="435"><net_src comp="424" pin="2"/><net_sink comp="430" pin=1"/></net>

<net id="441"><net_src comp="430" pin="2"/><net_sink comp="436" pin=0"/></net>

<net id="442"><net_src comp="54" pin="0"/><net_sink comp="436" pin=1"/></net>

<net id="443"><net_src comp="56" pin="0"/><net_sink comp="436" pin=2"/></net>

<net id="448"><net_src comp="104" pin="2"/><net_sink comp="444" pin=0"/></net>

<net id="449"><net_src comp="436" pin="3"/><net_sink comp="444" pin=1"/></net>

<net id="454"><net_src comp="202" pin="2"/><net_sink comp="450" pin=0"/></net>

<net id="455"><net_src comp="52" pin="0"/><net_sink comp="450" pin=1"/></net>

<net id="460"><net_src comp="312" pin="2"/><net_sink comp="456" pin=0"/></net>

<net id="461"><net_src comp="450" pin="2"/><net_sink comp="456" pin=1"/></net>

<net id="466"><net_src comp="190" pin="2"/><net_sink comp="462" pin=0"/></net>

<net id="467"><net_src comp="312" pin="2"/><net_sink comp="462" pin=1"/></net>

<net id="472"><net_src comp="462" pin="2"/><net_sink comp="468" pin=0"/></net>

<net id="473"><net_src comp="184" pin="2"/><net_sink comp="468" pin=1"/></net>

<net id="478"><net_src comp="468" pin="2"/><net_sink comp="474" pin=0"/></net>

<net id="479"><net_src comp="456" pin="2"/><net_sink comp="474" pin=1"/></net>

<net id="485"><net_src comp="474" pin="2"/><net_sink comp="480" pin=0"/></net>

<net id="486"><net_src comp="56" pin="0"/><net_sink comp="480" pin=1"/></net>

<net id="487"><net_src comp="444" pin="2"/><net_sink comp="480" pin=2"/></net>

<net id="488"><net_src comp="480" pin="3"/><net_sink comp="116" pin=2"/></net>

<net id="494"><net_src comp="456" pin="2"/><net_sink comp="489" pin=0"/></net>

<net id="495"><net_src comp="86" pin="2"/><net_sink comp="489" pin=1"/></net>

<net id="496"><net_src comp="98" pin="2"/><net_sink comp="489" pin=2"/></net>

<net id="502"><net_src comp="468" pin="2"/><net_sink comp="497" pin=0"/></net>

<net id="503"><net_src comp="86" pin="2"/><net_sink comp="497" pin=1"/></net>

<net id="504"><net_src comp="489" pin="3"/><net_sink comp="497" pin=2"/></net>

<net id="505"><net_src comp="497" pin="3"/><net_sink comp="123" pin=2"/></net>

<net id="511"><net_src comp="468" pin="2"/><net_sink comp="506" pin=0"/></net>

<net id="512"><net_src comp="402" pin="2"/><net_sink comp="506" pin=1"/></net>

<net id="513"><net_src comp="18" pin="0"/><net_sink comp="506" pin=2"/></net>

<net id="519"><net_src comp="430" pin="2"/><net_sink comp="514" pin=0"/></net>

<net id="520"><net_src comp="402" pin="2"/><net_sink comp="514" pin=1"/></net>

<net id="521"><net_src comp="92" pin="2"/><net_sink comp="514" pin=2"/></net>

<net id="527"><net_src comp="474" pin="2"/><net_sink comp="522" pin=0"/></net>

<net id="528"><net_src comp="506" pin="3"/><net_sink comp="522" pin=1"/></net>

<net id="529"><net_src comp="514" pin="3"/><net_sink comp="522" pin=2"/></net>

<net id="530"><net_src comp="522" pin="3"/><net_sink comp="130" pin=2"/></net>

<net id="536"><net_src comp="468" pin="2"/><net_sink comp="531" pin=0"/></net>

<net id="537"><net_src comp="394" pin="3"/><net_sink comp="531" pin=1"/></net>

<net id="538"><net_src comp="58" pin="0"/><net_sink comp="531" pin=2"/></net>

<net id="544"><net_src comp="430" pin="2"/><net_sink comp="539" pin=0"/></net>

<net id="545"><net_src comp="416" pin="3"/><net_sink comp="539" pin=1"/></net>

<net id="546"><net_src comp="58" pin="0"/><net_sink comp="539" pin=2"/></net>

<net id="552"><net_src comp="474" pin="2"/><net_sink comp="547" pin=0"/></net>

<net id="553"><net_src comp="531" pin="3"/><net_sink comp="547" pin=1"/></net>

<net id="554"><net_src comp="539" pin="3"/><net_sink comp="547" pin=2"/></net>

<net id="559"><net_src comp="110" pin="2"/><net_sink comp="555" pin=0"/></net>

<net id="560"><net_src comp="547" pin="3"/><net_sink comp="555" pin=1"/></net>

<net id="561"><net_src comp="555" pin="2"/><net_sink comp="137" pin=2"/></net>

<net id="566"><net_src comp="92" pin="2"/><net_sink comp="562" pin=0"/></net>

<net id="567"><net_src comp="68" pin="0"/><net_sink comp="562" pin=1"/></net>

<net id="572"><net_src comp="92" pin="2"/><net_sink comp="568" pin=0"/></net>

<net id="573"><net_src comp="32" pin="0"/><net_sink comp="568" pin=1"/></net>

<net id="578"><net_src comp="562" pin="2"/><net_sink comp="574" pin=0"/></net>

<net id="579"><net_src comp="568" pin="2"/><net_sink comp="574" pin=1"/></net>

<net id="584"><net_src comp="86" pin="2"/><net_sink comp="580" pin=0"/></net>

<net id="585"><net_src comp="52" pin="0"/><net_sink comp="580" pin=1"/></net>

<net id="590"><net_src comp="196" pin="2"/><net_sink comp="586" pin=0"/></net>

<net id="591"><net_src comp="52" pin="0"/><net_sink comp="586" pin=1"/></net>

<net id="596"><net_src comp="86" pin="2"/><net_sink comp="592" pin=0"/></net>

<net id="597"><net_src comp="586" pin="2"/><net_sink comp="592" pin=1"/></net>

<net id="602"><net_src comp="196" pin="2"/><net_sink comp="598" pin=0"/></net>

<net id="603"><net_src comp="580" pin="2"/><net_sink comp="598" pin=1"/></net>

<net id="608"><net_src comp="190" pin="2"/><net_sink comp="604" pin=0"/></net>

<net id="609"><net_src comp="580" pin="2"/><net_sink comp="604" pin=1"/></net>

<net id="614"><net_src comp="604" pin="2"/><net_sink comp="610" pin=0"/></net>

<net id="615"><net_src comp="184" pin="2"/><net_sink comp="610" pin=1"/></net>

<net id="620"><net_src comp="196" pin="2"/><net_sink comp="616" pin=0"/></net>

<net id="621"><net_src comp="86" pin="2"/><net_sink comp="616" pin=1"/></net>

<net id="626"><net_src comp="610" pin="2"/><net_sink comp="622" pin=0"/></net>

<net id="627"><net_src comp="616" pin="2"/><net_sink comp="622" pin=1"/></net>

<net id="628"><net_src comp="622" pin="2"/><net_sink comp="177" pin=2"/></net>

<net id="632"><net_src comp="622" pin="2"/><net_sink comp="629" pin=0"/></net>

<net id="638"><net_src comp="616" pin="2"/><net_sink comp="633" pin=0"/></net>

<net id="639"><net_src comp="110" pin="2"/><net_sink comp="633" pin=1"/></net>

<net id="640"><net_src comp="80" pin="2"/><net_sink comp="633" pin=2"/></net>

<net id="646"><net_src comp="610" pin="2"/><net_sink comp="641" pin=0"/></net>

<net id="647"><net_src comp="110" pin="2"/><net_sink comp="641" pin=1"/></net>

<net id="648"><net_src comp="633" pin="3"/><net_sink comp="641" pin=2"/></net>

<net id="649"><net_src comp="641" pin="3"/><net_sink comp="167" pin=2"/></net>

<net id="655"><net_src comp="610" pin="2"/><net_sink comp="650" pin=0"/></net>

<net id="656"><net_src comp="56" pin="0"/><net_sink comp="650" pin=1"/></net>

<net id="657"><net_src comp="208" pin="2"/><net_sink comp="650" pin=2"/></net>

<net id="663"><net_src comp="592" pin="2"/><net_sink comp="658" pin=0"/></net>

<net id="664"><net_src comp="215" pin="2"/><net_sink comp="658" pin=1"/></net>

<net id="665"><net_src comp="56" pin="0"/><net_sink comp="658" pin=2"/></net>

<net id="671"><net_src comp="622" pin="2"/><net_sink comp="666" pin=0"/></net>

<net id="672"><net_src comp="650" pin="3"/><net_sink comp="666" pin=1"/></net>

<net id="673"><net_src comp="658" pin="3"/><net_sink comp="666" pin=2"/></net>

<net id="674"><net_src comp="666" pin="3"/><net_sink comp="116" pin=2"/></net>

<net id="680"><net_src comp="598" pin="2"/><net_sink comp="675" pin=0"/></net>

<net id="681"><net_src comp="616" pin="2"/><net_sink comp="675" pin=1"/></net>

<net id="682"><net_src comp="98" pin="2"/><net_sink comp="675" pin=2"/></net>

<net id="683"><net_src comp="675" pin="3"/><net_sink comp="123" pin=2"/></net>

<net id="689"><net_src comp="598" pin="2"/><net_sink comp="684" pin=0"/></net>

<net id="690"><net_src comp="629" pin="1"/><net_sink comp="684" pin=1"/></net>

<net id="691"><net_src comp="92" pin="2"/><net_sink comp="684" pin=2"/></net>

<net id="692"><net_src comp="684" pin="3"/><net_sink comp="130" pin=2"/></net>

<net id="697"><net_src comp="104" pin="2"/><net_sink comp="693" pin=0"/></net>

<net id="698"><net_src comp="74" pin="0"/><net_sink comp="693" pin=1"/></net>

<net id="703"><net_src comp="98" pin="2"/><net_sink comp="699" pin=0"/></net>

<net id="704"><net_src comp="693" pin="2"/><net_sink comp="699" pin=1"/></net>

<net id="709"><net_src comp="78" pin="0"/><net_sink comp="705" pin=0"/></net>

<net id="710"><net_src comp="177" pin="4"/><net_sink comp="705" pin=1"/></net>

<net id="715"><net_src comp="705" pin="2"/><net_sink comp="711" pin=0"/></net>

<net id="716"><net_src comp="167" pin="4"/><net_sink comp="711" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: uart_to_coordinates_count_V | {1 }
	Port: uart_to_coordinates_previous_input_V | {1 }
	Port: uart_to_coordinates_uart_state_V | {1 }
	Port: uart_to_coordinates_next_out_byte_V | {1 }
  - Chain level:
	State 1
		stg_8 : 1
		stg_11 : 1
		tmp_14 : 1
		tmp_16 : 1
		tmp_18 : 1
		tmp_20 : 1
		tmp_22 : 1
		tmp_24 : 1
		stg_25 : 1
		r_V_4 : 1
		tmp_25 : 2
		tmp_57_i : 1
		tmp_58_i : 2
		tmp_60_i : 2
		tmp_61_i : 3
		tmp_65_i : 2
		tmp_68_i : 3
		tmp_5 : 3
		tmp_26 : 4
		r_V : 5
		tmp_11 : 3
		tmp_27 : 4
		r_V_1 : 5
		sel_tmp2_i : 1
		sel_tmp3_demorgan_i : 1
		sel_tmp3_i : 1
		sel_tmp4_i : 1
		tmp1 : 1
		sel_tmp6_i : 1
		tmp_13 : 1
		uart_to_coordinates_count_V_wr : 1
		sel_tmp13_i : 1
		uart_to_coordinates_previous_i_1 : 2
		newSel : 1
		uart_to_coordinates_uart_state_1 : 1
		newSel3 : 6
		newSel4 : 6
		newSel5 : 7
		uart_to_coordinates_next_out_b_1 : 8
		stg_70 : 2
		stg_71 : 3
		stg_72 : 2
		stg_73 : 8
		or_cond3 : 1
		stg_78 : 1
		sel_tmp3 : 1
		sel_tmp4 : 1
		sel_tmp7 : 1
		tmp2 : 1
		sel_tmp9 : 1
		sel_tmp : 1
		uart_to_coordinates_uart_state_2 : 1
		uart_to_coordinates_uart_state_3 : 1
		sel_tmp1 : 1
		uart_to_coordinates_current_ou : 1
		newSel6 : 1
		newSel7 : 1
		uart_to_coordinates_count_V_wr_1 : 2
		uart_to_coordinates_previous_i_2 : 1
		uart_to_coordinates_uart_state_4 : 2
		stg_101 : 3
		stg_102 : 2
		stg_103 : 3
		stg_107 : 1
		stg_109 : 1
		stg_113 : 1
		or_cond : 1
		stg_120 : 1
		or_cond4 : 1
		stg_137 : 1
		stg_143 : 1
		stg_145 : 1
		storemerge : 1
		stg_149 : 2
		uart_to_coordinates_current_ou_1 : 2
		p_s : 1
		mrv : 2
		mrv_1 : 3
		stg_157 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------------|---------|---------|
| Operation|               Functional Unit               |    FF   |   LUT   |
|----------|---------------------------------------------|---------|---------|
|          |                  r_V_fu_394                 |    0    |    8    |
|          |                 r_V_1_fu_416                |    0    |    8    |
|          |        sel_tmp2_v_i_cast_cast_fu_436        |    0    |    16   |
|          |    uart_to_coordinates_count_V_wr_fu_480    |    0    |    16   |
|          |              sel_tmp13_i_fu_489             |    0    |    1    |
|          |   uart_to_coordinates_previous_i_1_fu_497   |    0    |    1    |
|          |                newSel_fu_506                |    0    |    4    |
|          |                newSel1_fu_514               |    0    |    4    |
|          |   uart_to_coordinates_uart_state_1_fu_522   |    0    |    4    |
|  select  |                newSel3_fu_531               |    0    |    8    |
|          |                newSel4_fu_539               |    0    |    8    |
|          |                newSel5_fu_547               |    0    |    8    |
|          |               sel_tmp1_fu_633               |    0    |    8    |
|          |    uart_to_coordinates_current_ou_fu_641    |    0    |    8    |
|          |                newSel6_fu_650               |    0    |    16   |
|          |                newSel7_fu_658               |    0    |    16   |
|          |   uart_to_coordinates_count_V_wr_1_fu_666   |    0    |    16   |
|          |   uart_to_coordinates_previous_i_2_fu_675   |    0    |    1    |
|          |   uart_to_coordinates_uart_state_4_fu_684   |    0    |    4    |
|----------|---------------------------------------------|---------|---------|
|          |                  grp_fu_208                 |    0    |    16   |
|          |                  grp_fu_215                 |    0    |    16   |
|    add   |                 r_V_4_fu_322                |    0    |    4    |
|          |               tmp_70_i_fu_402               |    0    |    4    |
|          |              sel_tmp2_i_fu_444              |    0    |    16   |
|----------|---------------------------------------------|---------|---------|
|          |                  grp_fu_184                 |    0    |    6    |
|          |                  grp_fu_190                 |    0    |    6    |
|          |                  grp_fu_196                 |    0    |    6    |
|          |                  tmp_fu_222                 |    0    |    2    |
|          |                 tmp_1_fu_228                |    0    |    2    |
|          |                tmp_10_fu_234                |    0    |    2    |
|          |                tmp_12_fu_240                |    0    |    2    |
|   icmp   |                tmp_15_fu_252                |    0    |    2    |
|          |                tmp_17_fu_264                |    0    |    2    |
|          |                tmp_19_fu_276                |    0    |    2    |
|          |                tmp_21_fu_288                |    0    |    2    |
|          |                tmp_23_fu_300                |    0    |    2    |
|          |                 tmp_9_fu_562                |    0    |    2    |
|          |                 tmp_3_fu_568                |    0    |    2    |
|          |                 tmp_2_fu_693                |    0    |    6    |
|----------|---------------------------------------------|---------|---------|
|          |                tmp_14_fu_246                |    0    |    1    |
|          |                tmp_16_fu_258                |    0    |    1    |
|          |                tmp_18_fu_270                |    0    |    1    |
|          |                tmp_20_fu_282                |    0    |    1    |
|    or    |                tmp_22_fu_294                |    0    |    1    |
|          |                tmp_24_fu_306                |    0    |    1    |
|          |                tmp_13_fu_474                |    0    |    1    |
|          |   uart_to_coordinates_next_out_b_1_fu_555   |    0    |    8    |
|          |               sel_tmp7_fu_598               |    0    |    1    |
|          |   uart_to_coordinates_uart_state_2_fu_622   |    0    |    1    |
|----------|---------------------------------------------|---------|---------|
|   lshr   |               tmp_58_i_fu_350               |    0    |    6    |
|          |               tmp_65_i_fu_374               |    0    |    6    |
|----------|---------------------------------------------|---------|---------|
|    shl   |               tmp_61_i_fu_360               |    0    |    6    |
|          |               tmp_68_i_fu_380               |    0    |    6    |
|----------|---------------------------------------------|---------|---------|
|          |                  grp_fu_202                 |    0    |    1    |
|          |              sel_tmp1_i_fu_430              |    0    |    1    |
|          |              sel_tmp4_i_fu_456              |    0    |    1    |
|          |                 tmp1_fu_462                 |    0    |    1    |
|          |              sel_tmp6_i_fu_468              |    0    |    1    |
|    and   |               or_cond3_fu_574               |    0    |    1    |
|          |               sel_tmp4_fu_592               |    0    |    1    |
|          |                 tmp2_fu_604                 |    0    |    1    |
|          |               sel_tmp9_fu_610               |    0    |    1    |
|          |                sel_tmp_fu_616               |    0    |    1    |
|          |               or_cond4_fu_699               |    0    |    1    |
|----------|---------------------------------------------|---------|---------|
|          |                tmp_i1_fu_312                |    0    |    1    |
|          |               sel_tmp_i_fu_424              |    0    |    1    |
|    xor   |              sel_tmp3_i_fu_450              |    0    |    1    |
|          |    uart_to_coordinates_current_in_fu_580    |    0    |    1    |
|          |               sel_tmp3_fu_586               |    0    |    1    |
|----------|---------------------------------------------|---------|---------|
|    sub   |               tmp_57_i_fu_344               |    0    |    4    |
|----------|---------------------------------------------|---------|---------|
|          | uart_to_coordinates_current_ou_2_read_fu_80 |    0    |    0    |
|          | uart_to_coordinates_current_in_1_read_fu_86 |    0    |    0    |
|   read   |  uart_to_coordinates_uart_state_read_fu_92  |    0    |    0    |
|          |  uart_to_coordinates_previous_i_read_fu_98  |    0    |    0    |
|          |               t_V_read_fu_104               |    0    |    0    |
|          |  uart_to_coordinates_next_out_b_read_fu_110 |    0    |    0    |
|----------|---------------------------------------------|---------|---------|
|          |               grp_write_fu_116              |    0    |    0    |
|   write  |               grp_write_fu_123              |    0    |    0    |
|          |               grp_write_fu_130              |    0    |    0    |
|          |               grp_write_fu_137              |    0    |    0    |
|----------|---------------------------------------------|---------|---------|
|          |            lhs_V_1_i_cast_fu_318            |    0    |    0    |
|          |               tmp_56_i_fu_336               |    0    |    0    |
|          |             tmp_56_i_cast_fu_340            |    0    |    0    |
|   zext   |               tmp_63_i_fu_366               |    0    |    0    |
|          |             tmp_63_i_cast_fu_370            |    0    |    0    |
|          |                 tmp_5_fu_386                |    0    |    0    |
|          |                tmp_11_fu_408                |    0    |    0    |
|          |   uart_to_coordinates_uart_state_3_fu_629   |    0    |    0    |
|----------|---------------------------------------------|---------|---------|
| bitselect|                tmp_25_fu_328                |    0    |    0    |
|----------|---------------------------------------------|---------|---------|
|   sext   |               tmp_60_i_fu_356               |    0    |    0    |
|----------|---------------------------------------------|---------|---------|
|   trunc  |                tmp_26_fu_390                |    0    |    0    |
|          |                tmp_27_fu_412                |    0    |    0    |
|----------|---------------------------------------------|---------|---------|
|insertvalue|                  mrv_fu_705                 |    0    |    0    |
|          |                 mrv_1_fu_711                |    0    |    0    |
|----------|---------------------------------------------|---------|---------|
|   Total  |                                             |    0    |   318   |
|----------|---------------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------------------+--------+
|                                        |   FF   |
+----------------------------------------+--------+
|               p_s_reg_174              |    1   |
|           storemerge_reg_152           |    1   |
|uart_to_coordinates_current_ou_1_reg_164|    8   |
+----------------------------------------+--------+
|                  Total                 |   10   |
+----------------------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_write_fu_116 |  p2  |   6  |  16  |   96   ||    16   |
| grp_write_fu_123 |  p2  |   5  |   1  |    5   ||    1    |
| grp_write_fu_130 |  p2  |   5  |   4  |   20   ||    4    |
| grp_write_fu_137 |  p2  |   2  |   8  |   16   ||    8    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   137  ||  7.388  ||    29   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   318  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    7   |    -   |   29   |
|  Register |    -   |   10   |    -   |
+-----------+--------+--------+--------+
|   Total   |    7   |   10   |   347  |
+-----------+--------+--------+--------+
