/*
 * libbinrec: a recompiling translator for machine code
 * Copyright (c) 2016 Andrew Church <achurch@achurch.org>
 *
 * This software may be copied and redistributed under certain conditions;
 * see the file "COPYING" in the source code distribution for details.
 * NO WARRANTY is provided with this software.
 */

#include "tests/guest-ppc/insn/common.h"

static const uint8_t input[] = {
    0x10,0x22,0x18,0x2A,  // ps_add f1,f2,f3
};

static const unsigned int guest_opt = BINREC_OPT_G_PPC_IGNORE_FPSCR_VXFOO;
static const unsigned int common_opt = BINREC_OPT_NATIVE_IEEE_NAN;

static const bool expected_success = true;

static const char expected[] =
    "[info] Scanning terminated at requested limit 0x3\n"
    "    0: LOAD_ARG   r1, 0\n"
    "    1: LOAD_ARG   r2, 1\n"
    "    2: GET_ALIAS  r3, a5\n"
    "    3: BFEXT      r4, r3, 12, 7\n"
    "    4: SET_ALIAS  a6, r4\n"
    "    5: GET_ALIAS  r5, a3\n"
    "    6: GET_ALIAS  r6, a4\n"
    "    7: FADD       r7, r5, r6\n"
    "    8: VFCVT      r8, r7\n"
    "    9: LOAD_IMM   r9, 0x1000000\n"
    "   10: VEXTRACT   r10, r8, 1\n"
    "   11: BITCAST    r11, r10\n"
    "   12: SLLI       r12, r11, 1\n"
    "   13: SEQ        r13, r12, r9\n"
    "   14: GOTO_IF_NZ r13, L1\n"
    "   15: VEXTRACT   r14, r8, 0\n"
    "   16: BITCAST    r15, r14\n"
    "   17: SLLI       r16, r15, 1\n"
    "   18: SEQ        r17, r16, r9\n"
    "   19: GOTO_IF_Z  r17, L2\n"
    "   20: LABEL      L1\n"
    "   21: FGETSTATE  r18\n"
    "   22: FSETROUND  r19, r18, TRUNC\n"
    "   23: FSETSTATE  r19\n"
    "   24: FADD       r20, r5, r6\n"
    "   25: VFCVT      r21, r20\n"
    "   26: FGETSTATE  r22\n"
    "   27: FCOPYROUND r23, r22, r18\n"
    "   28: FSETSTATE  r23\n"
    "   29: LABEL      L2\n"
    "   30: GET_ALIAS  r24, a5\n"
    "   31: FGETSTATE  r25\n"
    "   32: FCLEAREXC  r26, r25\n"
    "   33: FSETSTATE  r26\n"
    "   34: FTESTEXC   r27, r25, INVALID\n"
    "   35: GOTO_IF_Z  r27, L3\n"
    "   36: NOT        r28, r24\n"
    "   37: ORI        r29, r24, 16777216\n"
    "   38: ANDI       r30, r28, 16777216\n"
    "   39: SET_ALIAS  a5, r29\n"
    "   40: GOTO_IF_Z  r30, L4\n"
    "   41: ORI        r31, r29, -2147483648\n"
    "   42: SET_ALIAS  a5, r31\n"
    "   43: LABEL      L4\n"
    "   44: ANDI       r32, r24, 128\n"
    "   45: GOTO_IF_Z  r32, L3\n"
    "   46: GET_ALIAS  r33, a6\n"
    "   47: ANDI       r34, r33, 31\n"
    "   48: SET_ALIAS  a6, r34\n"
    "   49: GOTO       L5\n"
    "   50: LABEL      L3\n"
    "   51: VFCVT      r35, r8\n"
    "   52: SET_ALIAS  a2, r35\n"
    "   53: VEXTRACT   r36, r8, 0\n"
    "   54: BITCAST    r37, r36\n"
    "   55: SGTUI      r38, r37, 0\n"
    "   56: SRLI       r39, r37, 31\n"
    "   57: BFEXT      r43, r37, 23, 8\n"
    "   58: SEQI       r40, r43, 0\n"
    "   59: SEQI       r41, r43, 255\n"
    "   60: SLLI       r44, r37, 9\n"
    "   61: SEQI       r42, r44, 0\n"
    "   62: AND        r45, r40, r42\n"
    "   63: XORI       r46, r42, 1\n"
    "   64: AND        r47, r41, r46\n"
    "   65: AND        r48, r40, r38\n"
    "   66: OR         r49, r48, r47\n"
    "   67: OR         r50, r45, r47\n"
    "   68: XORI       r51, r50, 1\n"
    "   69: XORI       r52, r39, 1\n"
    "   70: AND        r53, r39, r51\n"
    "   71: AND        r54, r52, r51\n"
    "   72: SLLI       r55, r49, 4\n"
    "   73: SLLI       r56, r53, 3\n"
    "   74: SLLI       r57, r54, 2\n"
    "   75: SLLI       r58, r45, 1\n"
    "   76: OR         r59, r55, r56\n"
    "   77: OR         r60, r57, r58\n"
    "   78: OR         r61, r59, r41\n"
    "   79: OR         r62, r61, r60\n"
    "   80: FTESTEXC   r63, r25, INEXACT\n"
    "   81: SLLI       r64, r63, 5\n"
    "   82: OR         r65, r62, r64\n"
    "   83: SET_ALIAS  a6, r65\n"
    "   84: GOTO_IF_Z  r63, L6\n"
    "   85: GET_ALIAS  r66, a5\n"
    "   86: NOT        r67, r66\n"
    "   87: ORI        r68, r66, 33554432\n"
    "   88: ANDI       r69, r67, 33554432\n"
    "   89: SET_ALIAS  a5, r68\n"
    "   90: GOTO_IF_Z  r69, L7\n"
    "   91: ORI        r70, r68, -2147483648\n"
    "   92: SET_ALIAS  a5, r70\n"
    "   93: LABEL      L7\n"
    "   94: LABEL      L6\n"
    "   95: FTESTEXC   r71, r25, OVERFLOW\n"
    "   96: GOTO_IF_Z  r71, L8\n"
    "   97: GET_ALIAS  r72, a5\n"
    "   98: NOT        r73, r72\n"
    "   99: ORI        r74, r72, 268435456\n"
    "  100: ANDI       r75, r73, 268435456\n"
    "  101: SET_ALIAS  a5, r74\n"
    "  102: GOTO_IF_Z  r75, L9\n"
    "  103: ORI        r76, r74, -2147483648\n"
    "  104: SET_ALIAS  a5, r76\n"
    "  105: LABEL      L9\n"
    "  106: LABEL      L8\n"
    "  107: FTESTEXC   r77, r25, UNDERFLOW\n"
    "  108: GOTO_IF_Z  r77, L5\n"
    "  109: GET_ALIAS  r78, a5\n"
    "  110: NOT        r79, r78\n"
    "  111: ORI        r80, r78, 134217728\n"
    "  112: ANDI       r81, r79, 134217728\n"
    "  113: SET_ALIAS  a5, r80\n"
    "  114: GOTO_IF_Z  r81, L10\n"
    "  115: ORI        r82, r80, -2147483648\n"
    "  116: SET_ALIAS  a5, r82\n"
    "  117: LABEL      L10\n"
    "  118: LABEL      L5\n"
    "  119: LOAD_IMM   r83, 4\n"
    "  120: SET_ALIAS  a1, r83\n"
    "  121: GET_ALIAS  r84, a5\n"
    "  122: GET_ALIAS  r85, a6\n"
    "  123: ANDI       r86, r84, -1611134977\n"
    "  124: SLLI       r87, r85, 12\n"
    "  125: OR         r88, r86, r87\n"
    "  126: SET_ALIAS  a5, r88\n"
    "  127: RETURN\n"
    "\n"
    "Alias 1: int32 @ 956(r1)\n"
    "Alias 2: float64[2] @ 400(r1)\n"
    "Alias 3: float64[2] @ 416(r1)\n"
    "Alias 4: float64[2] @ 432(r1)\n"
    "Alias 5: int32 @ 944(r1)\n"
    "Alias 6: int32, no bound storage\n"
    "\n"
    "Block 0: <none> --> [0,14] --> 1,2\n"
    "Block 1: 0 --> [15,19] --> 2,3\n"
    "Block 2: 1,0 --> [20,28] --> 3\n"
    "Block 3: 2,1 --> [29,35] --> 4,8\n"
    "Block 4: 3 --> [36,40] --> 5,6\n"
    "Block 5: 4 --> [41,42] --> 6\n"
    "Block 6: 5,4 --> [43,45] --> 7,8\n"
    "Block 7: 6 --> [46,49] --> 20\n"
    "Block 8: 3,6 --> [50,84] --> 9,12\n"
    "Block 9: 8 --> [85,90] --> 10,11\n"
    "Block 10: 9 --> [91,92] --> 11\n"
    "Block 11: 10,9 --> [93,93] --> 12\n"
    "Block 12: 11,8 --> [94,96] --> 13,16\n"
    "Block 13: 12 --> [97,102] --> 14,15\n"
    "Block 14: 13 --> [103,104] --> 15\n"
    "Block 15: 14,13 --> [105,105] --> 16\n"
    "Block 16: 15,12 --> [106,108] --> 17,20\n"
    "Block 17: 16 --> [109,114] --> 18,19\n"
    "Block 18: 17 --> [115,116] --> 19\n"
    "Block 19: 18,17 --> [117,117] --> 20\n"
    "Block 20: 19,7,16 --> [118,127] --> <none>\n"
    ;

#include "tests/rtl-disasm-test.i"
