# Description

J1 Forth CPU Core with Wishbone interface adapted from [System Verilog source](https://github.com/pbing/J1).
