

================================================================
== Vivado HLS Report for 'rozmycie'
================================================================
* Date:           Wed Jan 22 10:55:49 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        Rozmycie_Gaussa
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z010clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     9.400|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  927928|  927928|  927928|  927928|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------+--------+--------+----------+-----------+-----------+------+----------+
        |            |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name |   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +------------+--------+--------+----------+-----------+-----------+------+----------+
        |- OUT_LOOP  |  927927|  927927|      1287|          -|          -|   721|    no    |
        | + IN_LOOP  |    1284|    1284|         5|          1|          1|  1281|    yes   |
        +------------+--------+--------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 3 4 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond3)
3 --> 
	8  / (exitcond)
	4  / (!exitcond)
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	3  / true
8 --> 
	2  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%tmp2_1 = alloca i32"   --->   Operation 9 'alloca' 'tmp2_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%tmp1_1 = alloca i32"   --->   Operation 10 'alloca' 'tmp1_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%okno_val_0_0_s = alloca i8"   --->   Operation 11 'alloca' 'okno_val_0_0_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%okno_val_0_1_s = alloca i8"   --->   Operation 12 'alloca' 'okno_val_0_1_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%okno_val_1_0_s = alloca i8"   --->   Operation 13 'alloca' 'okno_val_1_0_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%okno_val_1_1_s = alloca i8"   --->   Operation 14 'alloca' 'okno_val_1_1_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%okno_val_0_0_1 = alloca i8"   --->   Operation 15 'alloca' 'okno_val_0_0_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%okno_val_2_0_s = alloca i8"   --->   Operation 16 'alloca' 'okno_val_2_0_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%okno_val_2_1_s = alloca i8"   --->   Operation 17 'alloca' 'okno_val_2_1_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %img_out_data_stream_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 18 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %img_in_data_stream_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 19 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%buffer_val_0 = alloca [1280 x i8], align 1" [Rozmycie_Gaussa/.settings/filtrGauss.cpp:32]   --->   Operation 20 'alloca' 'buffer_val_0' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1280> <RAM>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%buffer_val_1 = alloca [1280 x i8], align 1" [Rozmycie_Gaussa/.settings/filtrGauss.cpp:32]   --->   Operation 21 'alloca' 'buffer_val_1' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1280> <RAM>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%rbegin_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([64 x i8]* @hls_KD_KD_LineBuffe) nounwind" [/opt/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:627->Rozmycie_Gaussa/.settings/filtrGauss.cpp:32]   --->   Operation 22 'specregionbegin' 'rbegin_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%rend_i = call i32 (...)* @_ssdm_op_SpecRegionEnd([64 x i8]* @hls_KD_KD_LineBuffe, i32 %rbegin_i) nounwind" [/opt/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:627->Rozmycie_Gaussa/.settings/filtrGauss.cpp:32]   --->   Operation 23 'specregionend' 'rend_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (1.76ns)   --->   "br label %1" [Rozmycie_Gaussa/.settings/filtrGauss.cpp:35]   --->   Operation 24 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 2.74>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%i = phi i10 [ 0, %0 ], [ %i_1, %6 ]"   --->   Operation 25 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (1.77ns)   --->   "%exitcond3 = icmp eq i10 %i, -303" [Rozmycie_Gaussa/.settings/filtrGauss.cpp:35]   --->   Operation 26 'icmp' 'exitcond3' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 721, i64 721, i64 721)"   --->   Operation 27 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (1.73ns)   --->   "%i_1 = add i10 %i, 1" [Rozmycie_Gaussa/.settings/filtrGauss.cpp:35]   --->   Operation 28 'add' 'i_1' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "br i1 %exitcond3, label %7, label %2" [Rozmycie_Gaussa/.settings/filtrGauss.cpp:35]   --->   Operation 29 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str3) nounwind" [Rozmycie_Gaussa/.settings/filtrGauss.cpp:35]   --->   Operation 30 'specloopname' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str3)" [Rozmycie_Gaussa/.settings/filtrGauss.cpp:35]   --->   Operation 31 'specregionbegin' 'tmp_3' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (1.77ns)   --->   "%tmp = icmp ult i10 %i, -304" [Rozmycie_Gaussa/.settings/filtrGauss.cpp:48]   --->   Operation 32 'icmp' 'tmp' <Predicate = (!exitcond3)> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_1 = call i9 @_ssdm_op_PartSelect.i9.i10.i32.i32(i10 %i, i32 1, i32 9)" [Rozmycie_Gaussa/.settings/filtrGauss.cpp:61]   --->   Operation 33 'partselect' 'tmp_1' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (1.66ns)   --->   "%icmp = icmp ne i9 %tmp_1, 0" [Rozmycie_Gaussa/.settings/filtrGauss.cpp:61]   --->   Operation 34 'icmp' 'icmp' <Predicate = (!exitcond3)> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (1.77ns)   --->   "%tmp_2 = icmp ne i10 %i, 0" [Rozmycie_Gaussa/.settings/filtrGauss.cpp:66]   --->   Operation 35 'icmp' 'tmp_2' <Predicate = (!exitcond3)> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (1.76ns)   --->   "br label %3" [Rozmycie_Gaussa/.settings/filtrGauss.cpp:36]   --->   Operation 36 'br' <Predicate = (!exitcond3)> <Delay = 1.76>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "ret void" [Rozmycie_Gaussa/.settings/filtrGauss.cpp:70]   --->   Operation 37 'ret' <Predicate = (exitcond3)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.83>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%col_assign = phi i11 [ 0, %2 ], [ %j, %._crit_edge9 ]"   --->   Operation 38 'phi' 'col_assign' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (1.88ns)   --->   "%exitcond = icmp eq i11 %col_assign, -767" [Rozmycie_Gaussa/.settings/filtrGauss.cpp:36]   --->   Operation 39 'icmp' 'exitcond' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 1281, i64 1281, i64 1281)"   --->   Operation 40 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (1.63ns)   --->   "%j = add i11 %col_assign, 1" [Rozmycie_Gaussa/.settings/filtrGauss.cpp:36]   --->   Operation 41 'add' 'j' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %6, label %4" [Rozmycie_Gaussa/.settings/filtrGauss.cpp:36]   --->   Operation 42 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (1.88ns)   --->   "%tmp_4 = icmp ult i11 %col_assign, -768" [Rozmycie_Gaussa/.settings/filtrGauss.cpp:44]   --->   Operation 43 'icmp' 'tmp_4' <Predicate = (!exitcond)> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_6 = zext i11 %col_assign to i64" [/opt/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:689->/opt/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:853->Rozmycie_Gaussa/.settings/filtrGauss.cpp:45]   --->   Operation 44 'zext' 'tmp_6' <Predicate = (!exitcond & tmp_4)> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%buffer_val_1_addr = getelementptr [1280 x i8]* %buffer_val_1, i64 0, i64 %tmp_6" [/opt/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:689->/opt/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:853->Rozmycie_Gaussa/.settings/filtrGauss.cpp:45]   --->   Operation 45 'getelementptr' 'buffer_val_1_addr' <Predicate = (!exitcond & tmp_4)> <Delay = 0.00>
ST_3 : Operation 46 [2/2] (3.25ns)   --->   "%buffer_val_1_load = load i8* %buffer_val_1_addr, align 1" [/opt/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:689->/opt/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:853->Rozmycie_Gaussa/.settings/filtrGauss.cpp:45]   --->   Operation 46 'load' 'buffer_val_1_load' <Predicate = (!exitcond & tmp_4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1280> <RAM>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%buffer_val_0_addr = getelementptr [1280 x i8]* %buffer_val_0, i64 0, i64 %tmp_6" [/opt/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:689->/opt/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:853->Rozmycie_Gaussa/.settings/filtrGauss.cpp:45]   --->   Operation 47 'getelementptr' 'buffer_val_0_addr' <Predicate = (!exitcond & tmp_4)> <Delay = 0.00>
ST_3 : Operation 48 [2/2] (3.25ns)   --->   "%buffer_val_0_load = load i8* %buffer_val_0_addr, align 1" [/opt/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:689->/opt/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:853->Rozmycie_Gaussa/.settings/filtrGauss.cpp:45]   --->   Operation 48 'load' 'buffer_val_0_load' <Predicate = (!exitcond & tmp_4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1280> <RAM>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_13 = call i10 @_ssdm_op_PartSelect.i10.i11.i32.i32(i11 %col_assign, i32 1, i32 10)" [Rozmycie_Gaussa/.settings/filtrGauss.cpp:61]   --->   Operation 49 'partselect' 'tmp_13' <Predicate = (!exitcond)> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (1.77ns)   --->   "%icmp1 = icmp ne i10 %tmp_13, 0" [Rozmycie_Gaussa/.settings/filtrGauss.cpp:61]   --->   Operation 50 'icmp' 'icmp1' <Predicate = (!exitcond)> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 51 [1/1] (1.88ns)   --->   "%tmp_s = icmp ne i11 %col_assign, 0" [Rozmycie_Gaussa/.settings/filtrGauss.cpp:66]   --->   Operation 51 'icmp' 'tmp_s' <Predicate = (!exitcond)> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 52 [1/1] (0.97ns)   --->   "%or_cond6 = and i1 %tmp_2, %tmp_s" [Rozmycie_Gaussa/.settings/filtrGauss.cpp:66]   --->   Operation 52 'and' 'or_cond6' <Predicate = (!exitcond)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "br i1 %or_cond6, label %5, label %._crit_edge9" [Rozmycie_Gaussa/.settings/filtrGauss.cpp:66]   --->   Operation 53 'br' <Predicate = (!exitcond)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 6.88>
ST_4 : Operation 54 [1/2] (3.25ns)   --->   "%buffer_val_1_load = load i8* %buffer_val_1_addr, align 1" [/opt/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:689->/opt/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:853->Rozmycie_Gaussa/.settings/filtrGauss.cpp:45]   --->   Operation 54 'load' 'buffer_val_1_load' <Predicate = (tmp_4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1280> <RAM>
ST_4 : Operation 55 [1/2] (3.25ns)   --->   "%buffer_val_0_load = load i8* %buffer_val_0_addr, align 1" [/opt/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:689->/opt/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:853->Rozmycie_Gaussa/.settings/filtrGauss.cpp:45]   --->   Operation 55 'load' 'buffer_val_0_load' <Predicate = (tmp_4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1280> <RAM>
ST_4 : Operation 56 [1/1] (3.25ns)   --->   "store i8 %buffer_val_0_load, i8* %buffer_val_1_addr, align 1" [/opt/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:689->/opt/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:853->Rozmycie_Gaussa/.settings/filtrGauss.cpp:45]   --->   Operation 56 'store' <Predicate = (tmp_4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1280> <RAM>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%tmp1 = zext i8 %buffer_val_0_load to i32" [Rozmycie_Gaussa/.settings/filtrGauss.cpp:46]   --->   Operation 57 'zext' 'tmp1' <Predicate = (tmp_4)> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%tmp2 = zext i8 %buffer_val_1_load to i32" [Rozmycie_Gaussa/.settings/filtrGauss.cpp:47]   --->   Operation 58 'zext' 'tmp2' <Predicate = (tmp_4)> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "store i32 %tmp1, i32* %tmp1_1" [Rozmycie_Gaussa/.settings/filtrGauss.cpp:46]   --->   Operation 59 'store' <Predicate = (tmp_4)> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "store i32 %tmp2, i32* %tmp2_1" [Rozmycie_Gaussa/.settings/filtrGauss.cpp:47]   --->   Operation 60 'store' <Predicate = (tmp_4)> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "br i1 %tmp, label %insert_top_row.exit, label %._crit_edge_ifconv" [Rozmycie_Gaussa/.settings/filtrGauss.cpp:48]   --->   Operation 61 'br' <Predicate = (tmp_4)> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_7 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str31)" [/opt/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:672->/opt/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:711->Rozmycie_Gaussa/.settings/filtrGauss.cpp:49]   --->   Operation 62 'specregionbegin' 'tmp_7' <Predicate = (tmp_4 & tmp)> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str2) nounwind" [/opt/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:676->/opt/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:711->Rozmycie_Gaussa/.settings/filtrGauss.cpp:49]   --->   Operation 63 'specprotocol' <Predicate = (tmp_4 & tmp)> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (3.63ns)   --->   "%tmp_18 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %img_in_data_stream_V)" [/opt/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:679->/opt/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:711->Rozmycie_Gaussa/.settings/filtrGauss.cpp:49]   --->   Operation 64 'read' 'tmp_18' <Predicate = (tmp_4 & tmp)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str31, i32 %tmp_7)" [/opt/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:681->/opt/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:711->Rozmycie_Gaussa/.settings/filtrGauss.cpp:49]   --->   Operation 65 'specregionend' 'empty' <Predicate = (tmp_4 & tmp)> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (3.25ns)   --->   "store i8 %tmp_18, i8* %buffer_val_0_addr, align 1" [/opt/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:797->Rozmycie_Gaussa/.settings/filtrGauss.cpp:50]   --->   Operation 66 'store' <Predicate = (tmp_4 & tmp)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1280> <RAM>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "store i8 %tmp_18, i8* %okno_val_0_0_1" [/opt/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:679->/opt/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:711->Rozmycie_Gaussa/.settings/filtrGauss.cpp:49]   --->   Operation 67 'store' <Predicate = (tmp_4 & tmp)> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "br label %._crit_edge_ifconv" [Rozmycie_Gaussa/.settings/filtrGauss.cpp:51]   --->   Operation 68 'br' <Predicate = (tmp_4 & tmp)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 9.40>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%tmp2_1_load = load i32* %tmp2_1" [Rozmycie_Gaussa/.settings/filtrGauss.cpp:55]   --->   Operation 69 'load' 'tmp2_1_load' <Predicate = (tmp_4)> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%tmp1_1_load = load i32* %tmp1_1" [Rozmycie_Gaussa/.settings/filtrGauss.cpp:56]   --->   Operation 70 'load' 'tmp1_1_load' <Predicate = (tmp_4)> <Delay = 0.00>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%okno_val_0_0_load_1 = load i8* %okno_val_0_0_s"   --->   Operation 71 'load' 'okno_val_0_0_load_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "%okno_val_0_1_load = load i8* %okno_val_0_1_s" [Rozmycie_Gaussa/.settings/filtrGauss.cpp:78->Rozmycie_Gaussa/.settings/filtrGauss.cpp:62]   --->   Operation 72 'load' 'okno_val_0_1_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "%okno_val_1_0_load_1 = load i8* %okno_val_1_0_s" [Rozmycie_Gaussa/.settings/filtrGauss.cpp:78->Rozmycie_Gaussa/.settings/filtrGauss.cpp:62]   --->   Operation 73 'load' 'okno_val_1_0_load_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%okno_val_1_1_load = load i8* %okno_val_1_1_s"   --->   Operation 74 'load' 'okno_val_1_1_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "%okno_val_0_0_2 = load i8* %okno_val_0_0_1"   --->   Operation 75 'load' 'okno_val_0_0_2' <Predicate = (tmp_4)> <Delay = 0.00>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "%okno_val_2_0_load_1 = load i8* %okno_val_2_0_s"   --->   Operation 76 'load' 'okno_val_2_0_load_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "%okno_val_2_1_load = load i8* %okno_val_2_1_s" [Rozmycie_Gaussa/.settings/filtrGauss.cpp:78->Rozmycie_Gaussa/.settings/filtrGauss.cpp:62]   --->   Operation 77 'load' 'okno_val_2_1_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "%okno_val_2_0_1 = trunc i32 %tmp2_1_load to i8" [Rozmycie_Gaussa/.settings/filtrGauss.cpp:55]   --->   Operation 78 'trunc' 'okno_val_2_0_1' <Predicate = (tmp_4)> <Delay = 0.00>
ST_5 : Operation 79 [1/1] (0.00ns)   --->   "%okno_val_1_0_1 = trunc i32 %tmp1_1_load to i8" [Rozmycie_Gaussa/.settings/filtrGauss.cpp:56]   --->   Operation 79 'trunc' 'okno_val_1_0_1' <Predicate = (tmp_4)> <Delay = 0.00>
ST_5 : Operation 80 [1/1] (1.24ns)   --->   "%okno_val_2_0 = select i1 %tmp_4, i8 %okno_val_2_0_1, i8 %okno_val_2_0_load_1" [Rozmycie_Gaussa/.settings/filtrGauss.cpp:44]   --->   Operation 80 'select' 'okno_val_2_0' <Predicate = true> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 81 [1/1] (1.24ns)   --->   "%okno_val_1_0 = select i1 %tmp_4, i8 %okno_val_1_0_1, i8 %okno_val_1_0_load_1" [Rozmycie_Gaussa/.settings/filtrGauss.cpp:44]   --->   Operation 81 'select' 'okno_val_1_0' <Predicate = true> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 82 [1/1] (1.24ns)   --->   "%okno_val_0_0 = select i1 %tmp_4, i8 %okno_val_0_0_2, i8 %okno_val_0_0_load_1" [Rozmycie_Gaussa/.settings/filtrGauss.cpp:44]   --->   Operation 82 'select' 'okno_val_0_0' <Predicate = true> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 83 [1/1] (0.00ns)   --->   "%rhs_V_0_i_cast = zext i8 %okno_val_0_0 to i14" [Rozmycie_Gaussa/.settings/filtrGauss.cpp:78->Rozmycie_Gaussa/.settings/filtrGauss.cpp:62]   --->   Operation 83 'zext' 'rhs_V_0_i_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 84 [1/1] (3.36ns) (grouped into DSP with root node tmp6)   --->   "%ret_V_0_i = mul i14 19, %rhs_V_0_i_cast" [Rozmycie_Gaussa/.settings/filtrGauss.cpp:78->Rozmycie_Gaussa/.settings/filtrGauss.cpp:62]   --->   Operation 84 'mul' 'ret_V_0_i' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 85 [1/1] (0.00ns)   --->   "%rhs_V_0_1_i_cast = zext i8 %okno_val_0_0_load_1 to i14" [Rozmycie_Gaussa/.settings/filtrGauss.cpp:78->Rozmycie_Gaussa/.settings/filtrGauss.cpp:62]   --->   Operation 85 'zext' 'rhs_V_0_1_i_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 86 [1/1] (0.00ns)   --->   "%tmp_14 = call i13 @_ssdm_op_BitConcatenate.i13.i8.i5(i8 %okno_val_0_0_load_1, i5 0)"   --->   Operation 86 'bitconcatenate' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 87 [1/1] (0.00ns)   --->   "%p_shl1 = zext i13 %tmp_14 to i14" [Rozmycie_Gaussa/.settings/filtrGauss.cpp:78->Rozmycie_Gaussa/.settings/filtrGauss.cpp:62]   --->   Operation 87 'zext' 'p_shl1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 88 [1/1] (1.67ns)   --->   "%ret_V_0_1_i = sub i14 %p_shl1, %rhs_V_0_1_i_cast" [Rozmycie_Gaussa/.settings/filtrGauss.cpp:78->Rozmycie_Gaussa/.settings/filtrGauss.cpp:62]   --->   Operation 88 'sub' 'ret_V_0_1_i' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 89 [1/1] (0.00ns)   --->   "%rhs_V_0_2_i_cast = zext i8 %okno_val_0_1_load to i14" [Rozmycie_Gaussa/.settings/filtrGauss.cpp:78->Rozmycie_Gaussa/.settings/filtrGauss.cpp:62]   --->   Operation 89 'zext' 'rhs_V_0_2_i_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 90 [1/1] (3.36ns) (grouped into DSP with root node tmp7)   --->   "%ret_V_0_2_i = mul i14 19, %rhs_V_0_2_i_cast" [Rozmycie_Gaussa/.settings/filtrGauss.cpp:78->Rozmycie_Gaussa/.settings/filtrGauss.cpp:62]   --->   Operation 90 'mul' 'ret_V_0_2_i' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 91 [1/1] (0.00ns)   --->   "%rhs_V_1_i_cast = zext i8 %okno_val_1_0 to i14" [Rozmycie_Gaussa/.settings/filtrGauss.cpp:78->Rozmycie_Gaussa/.settings/filtrGauss.cpp:62]   --->   Operation 91 'zext' 'rhs_V_1_i_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 92 [1/1] (0.00ns)   --->   "%tmp_15 = call i13 @_ssdm_op_BitConcatenate.i13.i8.i5(i8 %okno_val_1_0, i5 0)" [Rozmycie_Gaussa/.settings/filtrGauss.cpp:44]   --->   Operation 92 'bitconcatenate' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 93 [1/1] (0.00ns)   --->   "%p_shl2 = zext i13 %tmp_15 to i14" [Rozmycie_Gaussa/.settings/filtrGauss.cpp:78->Rozmycie_Gaussa/.settings/filtrGauss.cpp:62]   --->   Operation 93 'zext' 'p_shl2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 94 [1/1] (1.67ns)   --->   "%ret_V_1_i = sub i14 %p_shl2, %rhs_V_1_i_cast" [Rozmycie_Gaussa/.settings/filtrGauss.cpp:78->Rozmycie_Gaussa/.settings/filtrGauss.cpp:62]   --->   Operation 94 'sub' 'ret_V_1_i' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 95 [1/1] (0.00ns)   --->   "%rhs_V_1_1_i_cast = zext i8 %okno_val_1_0_load_1 to i15" [Rozmycie_Gaussa/.settings/filtrGauss.cpp:78->Rozmycie_Gaussa/.settings/filtrGauss.cpp:62]   --->   Operation 95 'zext' 'rhs_V_1_1_i_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 96 [1/1] (3.36ns) (grouped into DSP with root node tmp9)   --->   "%ret_V_1_1_i = mul i15 52, %rhs_V_1_1_i_cast" [Rozmycie_Gaussa/.settings/filtrGauss.cpp:78->Rozmycie_Gaussa/.settings/filtrGauss.cpp:62]   --->   Operation 96 'mul' 'ret_V_1_1_i' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 97 [1/1] (0.00ns)   --->   "%rhs_V_1_2_i_cast = zext i8 %okno_val_1_1_load to i14" [Rozmycie_Gaussa/.settings/filtrGauss.cpp:78->Rozmycie_Gaussa/.settings/filtrGauss.cpp:62]   --->   Operation 97 'zext' 'rhs_V_1_2_i_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 98 [1/1] (0.00ns)   --->   "%tmp_16 = call i13 @_ssdm_op_BitConcatenate.i13.i8.i5(i8 %okno_val_1_1_load, i5 0)"   --->   Operation 98 'bitconcatenate' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 99 [1/1] (0.00ns)   --->   "%p_shl3 = zext i13 %tmp_16 to i14" [Rozmycie_Gaussa/.settings/filtrGauss.cpp:78->Rozmycie_Gaussa/.settings/filtrGauss.cpp:62]   --->   Operation 99 'zext' 'p_shl3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 100 [1/1] (1.67ns)   --->   "%ret_V_1_2_i = sub i14 %p_shl3, %rhs_V_1_2_i_cast" [Rozmycie_Gaussa/.settings/filtrGauss.cpp:78->Rozmycie_Gaussa/.settings/filtrGauss.cpp:62]   --->   Operation 100 'sub' 'ret_V_1_2_i' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 101 [1/1] (0.00ns)   --->   "%ret_V_1_2_i_cast = zext i14 %ret_V_1_2_i to i15" [Rozmycie_Gaussa/.settings/filtrGauss.cpp:78->Rozmycie_Gaussa/.settings/filtrGauss.cpp:62]   --->   Operation 101 'zext' 'ret_V_1_2_i_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 102 [1/1] (0.00ns)   --->   "%rhs_V_2_i_cast = zext i8 %okno_val_2_0 to i14" [Rozmycie_Gaussa/.settings/filtrGauss.cpp:78->Rozmycie_Gaussa/.settings/filtrGauss.cpp:62]   --->   Operation 102 'zext' 'rhs_V_2_i_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 103 [1/1] (3.36ns) (grouped into DSP with root node tmp10)   --->   "%ret_V_2_i = mul i14 19, %rhs_V_2_i_cast" [Rozmycie_Gaussa/.settings/filtrGauss.cpp:78->Rozmycie_Gaussa/.settings/filtrGauss.cpp:62]   --->   Operation 103 'mul' 'ret_V_2_i' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 104 [1/1] (0.00ns) (grouped into DSP with root node tmp10)   --->   "%ret_V_2_i_cast = zext i14 %ret_V_2_i to i15" [Rozmycie_Gaussa/.settings/filtrGauss.cpp:78->Rozmycie_Gaussa/.settings/filtrGauss.cpp:62]   --->   Operation 104 'zext' 'ret_V_2_i_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 105 [1/1] (0.00ns)   --->   "%rhs_V_2_1_i_cast = zext i8 %okno_val_2_0_load_1 to i14" [Rozmycie_Gaussa/.settings/filtrGauss.cpp:78->Rozmycie_Gaussa/.settings/filtrGauss.cpp:62]   --->   Operation 105 'zext' 'rhs_V_2_1_i_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 106 [1/1] (0.00ns)   --->   "%tmp_17 = call i13 @_ssdm_op_BitConcatenate.i13.i8.i5(i8 %okno_val_2_0_load_1, i5 0)"   --->   Operation 106 'bitconcatenate' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 107 [1/1] (0.00ns)   --->   "%p_shl = zext i13 %tmp_17 to i14" [Rozmycie_Gaussa/.settings/filtrGauss.cpp:78->Rozmycie_Gaussa/.settings/filtrGauss.cpp:62]   --->   Operation 107 'zext' 'p_shl' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 108 [1/1] (1.67ns)   --->   "%ret_V_2_1_i = sub i14 %p_shl, %rhs_V_2_1_i_cast" [Rozmycie_Gaussa/.settings/filtrGauss.cpp:78->Rozmycie_Gaussa/.settings/filtrGauss.cpp:62]   --->   Operation 108 'sub' 'ret_V_2_1_i' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 109 [1/1] (0.00ns)   --->   "%rhs_V_2_2_i_cast = zext i8 %okno_val_2_1_load to i14" [Rozmycie_Gaussa/.settings/filtrGauss.cpp:78->Rozmycie_Gaussa/.settings/filtrGauss.cpp:62]   --->   Operation 109 'zext' 'rhs_V_2_2_i_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 110 [1/1] (3.36ns) (grouped into DSP with root node tmp11)   --->   "%ret_V_2_2_i = mul i14 19, %rhs_V_2_2_i_cast" [Rozmycie_Gaussa/.settings/filtrGauss.cpp:78->Rozmycie_Gaussa/.settings/filtrGauss.cpp:62]   --->   Operation 110 'mul' 'ret_V_2_2_i' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 111 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp6 = add i14 %ret_V_0_i, %ret_V_0_1_i" [Rozmycie_Gaussa/.settings/filtrGauss.cpp:78->Rozmycie_Gaussa/.settings/filtrGauss.cpp:62]   --->   Operation 111 'add' 'tmp6' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 112 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp7 = add i14 %ret_V_1_i, %ret_V_0_2_i" [Rozmycie_Gaussa/.settings/filtrGauss.cpp:78->Rozmycie_Gaussa/.settings/filtrGauss.cpp:62]   --->   Operation 112 'add' 'tmp7' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 113 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp9 = add i15 %ret_V_1_2_i_cast, %ret_V_1_1_i" [Rozmycie_Gaussa/.settings/filtrGauss.cpp:78->Rozmycie_Gaussa/.settings/filtrGauss.cpp:62]   --->   Operation 113 'add' 'tmp9' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 114 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp11 = add i14 %ret_V_2_2_i, %ret_V_2_1_i" [Rozmycie_Gaussa/.settings/filtrGauss.cpp:78->Rozmycie_Gaussa/.settings/filtrGauss.cpp:62]   --->   Operation 114 'add' 'tmp11' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 115 [1/1] (0.00ns)   --->   "%tmp11_cast = zext i14 %tmp11 to i15" [Rozmycie_Gaussa/.settings/filtrGauss.cpp:78->Rozmycie_Gaussa/.settings/filtrGauss.cpp:62]   --->   Operation 115 'zext' 'tmp11_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 116 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp10 = add i15 %ret_V_2_i_cast, %tmp11_cast" [Rozmycie_Gaussa/.settings/filtrGauss.cpp:78->Rozmycie_Gaussa/.settings/filtrGauss.cpp:62]   --->   Operation 116 'add' 'tmp10' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 117 [1/1] (0.00ns)   --->   "%okno_val_0_0_load = load i8* %okno_val_0_0_s" [/opt/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:68->Rozmycie_Gaussa/.settings/filtrGauss.cpp:78->Rozmycie_Gaussa/.settings/filtrGauss.cpp:62]   --->   Operation 117 'load' 'okno_val_0_0_load' <Predicate = (!exitcond)> <Delay = 0.00>
ST_5 : Operation 118 [1/1] (0.00ns)   --->   "%okno_val_1_0_load = load i8* %okno_val_1_0_s" [/opt/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:68->Rozmycie_Gaussa/.settings/filtrGauss.cpp:78->Rozmycie_Gaussa/.settings/filtrGauss.cpp:62]   --->   Operation 118 'load' 'okno_val_1_0_load' <Predicate = (!exitcond)> <Delay = 0.00>
ST_5 : Operation 119 [1/1] (0.00ns)   --->   "%okno_val_2_0_load = load i8* %okno_val_2_0_s" [/opt/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:68->Rozmycie_Gaussa/.settings/filtrGauss.cpp:78->Rozmycie_Gaussa/.settings/filtrGauss.cpp:62]   --->   Operation 119 'load' 'okno_val_2_0_load' <Predicate = (!exitcond)> <Delay = 0.00>
ST_5 : Operation 120 [1/1] (0.00ns)   --->   "store i8 %okno_val_2_0_load, i8* %okno_val_2_1_s" [/opt/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:68->Rozmycie_Gaussa/.settings/filtrGauss.cpp:78->Rozmycie_Gaussa/.settings/filtrGauss.cpp:62]   --->   Operation 120 'store' <Predicate = (!exitcond)> <Delay = 0.00>
ST_5 : Operation 121 [1/1] (0.00ns)   --->   "store i8 %okno_val_2_0, i8* %okno_val_2_0_s" [/opt/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:68->Rozmycie_Gaussa/.settings/filtrGauss.cpp:78->Rozmycie_Gaussa/.settings/filtrGauss.cpp:62]   --->   Operation 121 'store' <Predicate = (!exitcond)> <Delay = 0.00>
ST_5 : Operation 122 [1/1] (0.00ns)   --->   "store i8 %okno_val_1_0_load, i8* %okno_val_1_1_s" [/opt/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:68->Rozmycie_Gaussa/.settings/filtrGauss.cpp:78->Rozmycie_Gaussa/.settings/filtrGauss.cpp:62]   --->   Operation 122 'store' <Predicate = (!exitcond)> <Delay = 0.00>
ST_5 : Operation 123 [1/1] (0.00ns)   --->   "store i8 %okno_val_1_0, i8* %okno_val_1_0_s" [/opt/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:68->Rozmycie_Gaussa/.settings/filtrGauss.cpp:78->Rozmycie_Gaussa/.settings/filtrGauss.cpp:62]   --->   Operation 123 'store' <Predicate = (!exitcond)> <Delay = 0.00>
ST_5 : Operation 124 [1/1] (0.00ns)   --->   "store i8 %okno_val_0_0_load, i8* %okno_val_0_1_s" [/opt/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:68->Rozmycie_Gaussa/.settings/filtrGauss.cpp:78->Rozmycie_Gaussa/.settings/filtrGauss.cpp:62]   --->   Operation 124 'store' <Predicate = (!exitcond)> <Delay = 0.00>
ST_5 : Operation 125 [1/1] (0.00ns)   --->   "store i8 %okno_val_0_0, i8* %okno_val_0_0_s" [/opt/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:68->Rozmycie_Gaussa/.settings/filtrGauss.cpp:78->Rozmycie_Gaussa/.settings/filtrGauss.cpp:62]   --->   Operation 125 'store' <Predicate = (!exitcond)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 6.96>
ST_6 : Operation 126 [1/1] (0.00ns)   --->   "br i1 %tmp_4, label %.preheader.preheader.i.i, label %._crit_edge_ifconv" [Rozmycie_Gaussa/.settings/filtrGauss.cpp:44]   --->   Operation 126 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node tmp_12)   --->   "%tmp3 = and i1 %icmp, %icmp1" [Rozmycie_Gaussa/.settings/filtrGauss.cpp:61]   --->   Operation 127 'and' 'tmp3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node tmp_12)   --->   "%tmp4 = and i1 %tmp, %tmp_4" [Rozmycie_Gaussa/.settings/filtrGauss.cpp:61]   --->   Operation 128 'and' 'tmp4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node tmp_12)   --->   "%or_cond5 = and i1 %tmp4, %tmp3" [Rozmycie_Gaussa/.settings/filtrGauss.cpp:61]   --->   Operation 129 'and' 'or_cond5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 130 [1/1] (0.00ns)   --->   "%tmp6_cast = zext i14 %tmp6 to i15" [Rozmycie_Gaussa/.settings/filtrGauss.cpp:78->Rozmycie_Gaussa/.settings/filtrGauss.cpp:62]   --->   Operation 130 'zext' 'tmp6_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 131 [1/1] (0.00ns)   --->   "%tmp7_cast = zext i14 %tmp7 to i15" [Rozmycie_Gaussa/.settings/filtrGauss.cpp:78->Rozmycie_Gaussa/.settings/filtrGauss.cpp:62]   --->   Operation 131 'zext' 'tmp7_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 132 [1/1] (1.81ns)   --->   "%tmp5 = add i15 %tmp6_cast, %tmp7_cast" [Rozmycie_Gaussa/.settings/filtrGauss.cpp:78->Rozmycie_Gaussa/.settings/filtrGauss.cpp:62]   --->   Operation 132 'add' 'tmp5' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 133 [1/1] (0.00ns)   --->   "%tmp5_cast = zext i15 %tmp5 to i16" [Rozmycie_Gaussa/.settings/filtrGauss.cpp:78->Rozmycie_Gaussa/.settings/filtrGauss.cpp:62]   --->   Operation 133 'zext' 'tmp5_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 134 [1/1] (0.00ns)   --->   "%tmp9_cast = zext i15 %tmp9 to i16" [Rozmycie_Gaussa/.settings/filtrGauss.cpp:78->Rozmycie_Gaussa/.settings/filtrGauss.cpp:62]   --->   Operation 134 'zext' 'tmp9_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 135 [1/1] (0.00ns)   --->   "%tmp10_cast = zext i15 %tmp10 to i16" [Rozmycie_Gaussa/.settings/filtrGauss.cpp:78->Rozmycie_Gaussa/.settings/filtrGauss.cpp:62]   --->   Operation 135 'zext' 'tmp10_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 136 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp8 = add i16 %tmp9_cast, %tmp10_cast" [Rozmycie_Gaussa/.settings/filtrGauss.cpp:78->Rozmycie_Gaussa/.settings/filtrGauss.cpp:62]   --->   Operation 136 'add' 'tmp8' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 137 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%acc_V_2_2_i = add i16 %tmp5_cast, %tmp8" [Rozmycie_Gaussa/.settings/filtrGauss.cpp:78->Rozmycie_Gaussa/.settings/filtrGauss.cpp:62]   --->   Operation 137 'add' 'acc_V_2_2_i' <Predicate = true> <Delay = 3.90> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 138 [1/1] (0.00ns) (grouped into LUT with out node tmp_12)   --->   "%v0_assign = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %acc_V_2_2_i, i32 8, i32 15)" [Rozmycie_Gaussa/.settings/filtrGauss.cpp:81->Rozmycie_Gaussa/.settings/filtrGauss.cpp:62]   --->   Operation 138 'partselect' 'v0_assign' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 139 [1/1] (1.24ns) (out node of the LUT)   --->   "%tmp_12 = select i1 %or_cond5, i8 %v0_assign, i8 0" [Rozmycie_Gaussa/.settings/filtrGauss.cpp:61]   --->   Operation 139 'select' 'tmp_12' <Predicate = true> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.63>
ST_7 : Operation 140 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str4) nounwind" [Rozmycie_Gaussa/.settings/filtrGauss.cpp:36]   --->   Operation 140 'specloopname' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 141 [1/1] (0.00ns)   --->   "%tmp_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str4)" [Rozmycie_Gaussa/.settings/filtrGauss.cpp:36]   --->   Operation 141 'specregionbegin' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 142 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [Rozmycie_Gaussa/.settings/filtrGauss.cpp:38]   --->   Operation 142 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 143 [1/1] (0.00ns)   --->   "%tmp_8 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str26)" [/opt/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:696->/opt/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:717->Rozmycie_Gaussa/.settings/filtrGauss.cpp:67]   --->   Operation 143 'specregionbegin' 'tmp_8' <Predicate = (or_cond6)> <Delay = 0.00>
ST_7 : Operation 144 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str2) nounwind" [/opt/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:700->/opt/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:717->Rozmycie_Gaussa/.settings/filtrGauss.cpp:67]   --->   Operation 144 'specprotocol' <Predicate = (or_cond6)> <Delay = 0.00>
ST_7 : Operation 145 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %img_out_data_stream_V, i8 %tmp_12)" [/opt/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:703->/opt/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:717->Rozmycie_Gaussa/.settings/filtrGauss.cpp:67]   --->   Operation 145 'write' <Predicate = (or_cond6)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_7 : Operation 146 [1/1] (0.00ns)   --->   "%empty_10 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str26, i32 %tmp_8)" [/opt/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:705->/opt/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:717->Rozmycie_Gaussa/.settings/filtrGauss.cpp:67]   --->   Operation 146 'specregionend' 'empty_10' <Predicate = (or_cond6)> <Delay = 0.00>
ST_7 : Operation 147 [1/1] (0.00ns)   --->   "br label %._crit_edge9" [Rozmycie_Gaussa/.settings/filtrGauss.cpp:67]   --->   Operation 147 'br' <Predicate = (or_cond6)> <Delay = 0.00>
ST_7 : Operation 148 [1/1] (0.00ns)   --->   "%empty_11 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str4, i32 %tmp_5)" [Rozmycie_Gaussa/.settings/filtrGauss.cpp:68]   --->   Operation 148 'specregionend' 'empty_11' <Predicate = (!exitcond)> <Delay = 0.00>
ST_7 : Operation 149 [1/1] (0.00ns)   --->   "br label %3" [Rozmycie_Gaussa/.settings/filtrGauss.cpp:36]   --->   Operation 149 'br' <Predicate = (!exitcond)> <Delay = 0.00>

State 8 <SV = 3> <Delay = 0.00>
ST_8 : Operation 150 [1/1] (0.00ns)   --->   "%empty_12 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str3, i32 %tmp_3)" [Rozmycie_Gaussa/.settings/filtrGauss.cpp:69]   --->   Operation 150 'specregionend' 'empty_12' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 151 [1/1] (0.00ns)   --->   "br label %1" [Rozmycie_Gaussa/.settings/filtrGauss.cpp:35]   --->   Operation 151 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', Rozmycie_Gaussa/.settings/filtrGauss.cpp:35) [20]  (1.77 ns)

 <State 2>: 2.75ns
The critical path consists of the following:
	'icmp' operation ('exitcond3', Rozmycie_Gaussa/.settings/filtrGauss.cpp:35) [21]  (1.77 ns)
	blocking operation 0.978 ns on control path)

 <State 3>: 3.84ns
The critical path consists of the following:
	'icmp' operation ('exitcond', Rozmycie_Gaussa/.settings/filtrGauss.cpp:36) [35]  (1.88 ns)
	blocking operation 1.96 ns on control path)

 <State 4>: 6.89ns
The critical path consists of the following:
	fifo read on port 'img_in_data_stream_V' (/opt/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:679->/opt/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:711->Rozmycie_Gaussa/.settings/filtrGauss.cpp:49) [60]  (3.63 ns)
	'store' operation (/opt/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:797->Rozmycie_Gaussa/.settings/filtrGauss.cpp:50) of variable 'tmp', /opt/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:679->/opt/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:711->Rozmycie_Gaussa/.settings/filtrGauss.cpp:49 on array 'buffer.val[0]', Rozmycie_Gaussa/.settings/filtrGauss.cpp:32 [62]  (3.25 ns)

 <State 5>: 9.4ns
The critical path consists of the following:
	'load' operation ('okno_val_2_1_load', Rozmycie_Gaussa/.settings/filtrGauss.cpp:78->Rozmycie_Gaussa/.settings/filtrGauss.cpp:62) on local variable 'Window<3, 3, unsigned char>.val[2][2]' [74]  (0 ns)
	'mul' operation of DSP[121] ('ret_V_2_2_i', Rozmycie_Gaussa/.settings/filtrGauss.cpp:78->Rozmycie_Gaussa/.settings/filtrGauss.cpp:62) [112]  (3.36 ns)
	'add' operation of DSP[121] ('tmp11', Rozmycie_Gaussa/.settings/filtrGauss.cpp:78->Rozmycie_Gaussa/.settings/filtrGauss.cpp:62) [121]  (3.02 ns)
	'add' operation of DSP[123] ('tmp10', Rozmycie_Gaussa/.settings/filtrGauss.cpp:78->Rozmycie_Gaussa/.settings/filtrGauss.cpp:62) [123]  (3.02 ns)

 <State 6>: 6.96ns
The critical path consists of the following:
	'add' operation ('tmp5', Rozmycie_Gaussa/.settings/filtrGauss.cpp:78->Rozmycie_Gaussa/.settings/filtrGauss.cpp:62) [117]  (1.81 ns)
	'add' operation ('acc_V_2_2_i', Rozmycie_Gaussa/.settings/filtrGauss.cpp:78->Rozmycie_Gaussa/.settings/filtrGauss.cpp:62) [126]  (3.9 ns)
	'select' operation ('tmp', Rozmycie_Gaussa/.settings/filtrGauss.cpp:61) [128]  (1.25 ns)

 <State 7>: 3.63ns
The critical path consists of the following:
	fifo write on port 'img_out_data_stream_V' (/opt/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:703->/opt/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:717->Rozmycie_Gaussa/.settings/filtrGauss.cpp:67) [135]  (3.63 ns)

 <State 8>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
