
Efinix FPGA Placement and Routing.
Version: 2023.2.307.5.10 
Compiled: May 19 2024.

Copyright (C) 2013 - 2023 Efinix, Inc. All rights reserved.


The Tool Is Based on VPR of University of Toronto,
a free open source code under MIT license.


Running Placement and Routing for Family "Titanium", Device "Ti60F225" ...

***** Beginning stage routing ... *****
WARNING(1): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:14] No valid object(s) found for 'dsi_refclk_i'
WARNING(2): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:14] No valid pin(s) found for clock
WARNING(3): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:14] Unable to run 'create_clock' constraint due to warnings found
WARNING(4): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:24] No valid object(s) found for 'clk_pixel_2x'
WARNING(5): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:24] No valid pin(s) found for clock
WARNING(6): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:24] Unable to run 'create_clock' constraint due to warnings found
WARNING(7): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:29] No valid object(s) found for 'clk_54m'
WARNING(8): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:29] No valid pin(s) found for clock
WARNING(9): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:29] Unable to run 'create_clock' constraint due to warnings found
WARNING(10): No ports matched 'csi_rxc_i'
WARNING(11): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:33] No valid object(s) found for ''
WARNING(12): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:33] No valid pin(s) found for clock
WARNING(13): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:33] Unable to run 'create_clock' constraint due to warnings found
WARNING(14): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:35] set_clock_groups: Defaulting to -exclusive since none of the required option was specified
WARNING(15): No clocks matched 'csi_rxc_i'
WARNING(16): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:48] No valid object(s) found for ''
WARNING(17): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:48] set_false_path: Object(s) specified for -to option contains no vaild endpoints
WARNING(18): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:48] Unable to run 'set_false_path' constraint due to warnings found
WARNING(19): No clocks matched 'csi_rxc_i'
WARNING(20): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:49] No valid object(s) found for ''
WARNING(21): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:49] set_false_path: Object(s) specified for -from option contains no vaild startpoints
WARNING(22): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:49] Unable to run 'set_false_path' constraint due to warnings found
WARNING(23): No ports matched 'cmos_pclk~CLKOUT~4~1'
WARNING(24): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:78] No valid object(s) found for ''
WARNING(25): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:78] set_input_delay: No valid output port found for -reference_pin
WARNING(26): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:78] Unable to run 'set_input_delay' constraint due to warnings found
WARNING(27): No ports matched 'cmos_pclk~CLKOUT~4~1'
WARNING(28): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:79] No valid object(s) found for ''
WARNING(29): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:79] set_input_delay: No valid output port found for -reference_pin
WARNING(30): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:79] Unable to run 'set_input_delay' constraint due to warnings found
WARNING(31): No ports matched 'cmos_pclk~CLKOUT~6~1'
WARNING(32): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:80] No valid object(s) found for ''
WARNING(33): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:80] set_input_delay: No valid output port found for -reference_pin
WARNING(34): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:80] Unable to run 'set_input_delay' constraint due to warnings found
WARNING(35): No ports matched 'cmos_pclk~CLKOUT~6~1'
WARNING(36): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:81] No valid object(s) found for ''
WARNING(37): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:81] set_input_delay: No valid output port found for -reference_pin
WARNING(38): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:81] Unable to run 'set_input_delay' constraint due to warnings found
WARNING(39): No ports matched 'cmos_pclk~CLKOUT~12~322'
WARNING(40): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:82] No valid object(s) found for ''
WARNING(41): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:82] set_input_delay: No valid output port found for -reference_pin
WARNING(42): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:82] Unable to run 'set_input_delay' constraint due to warnings found
WARNING(43): No ports matched 'cmos_pclk~CLKOUT~12~322'
WARNING(44): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:83] No valid object(s) found for ''
WARNING(45): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:83] set_input_delay: No valid output port found for -reference_pin
WARNING(46): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:83] Unable to run 'set_input_delay' constraint due to warnings found
WARNING(47): No ports matched 'cmos_pclk~CLKOUT~214~322'
WARNING(48): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:84] No valid object(s) found for ''
WARNING(49): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:84] set_input_delay: No valid output port found for -reference_pin
WARNING(50): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:84] Unable to run 'set_input_delay' constraint due to warnings found
WARNING(51): No ports matched 'cmos_pclk~CLKOUT~214~322'
WARNING(52): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:85] No valid object(s) found for ''
WARNING(53): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:85] set_input_delay: No valid output port found for -reference_pin
WARNING(54): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:85] Unable to run 'set_input_delay' constraint due to warnings found
WARNING(55): No ports matched 'cmos_pclk~CLKOUT~4~322'
WARNING(56): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:86] No valid object(s) found for ''
WARNING(57): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:86] set_input_delay: No valid output port found for -reference_pin
WARNING(58): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:86] Unable to run 'set_input_delay' constraint due to warnings found
WARNING(59): No ports matched 'cmos_pclk~CLKOUT~4~322'
WARNING(60): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:87] No valid object(s) found for ''
WARNING(61): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:87] set_input_delay: No valid output port found for -reference_pin
WARNING(62): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:87] Unable to run 'set_input_delay' constraint due to warnings found
WARNING(63): No ports matched 'cmos_pclk~CLKOUT~212~322'
WARNING(64): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:88] No valid object(s) found for ''
WARNING(65): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:88] set_input_delay: No valid output port found for -reference_pin
WARNING(66): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:88] Unable to run 'set_input_delay' constraint due to warnings found
WARNING(67): No ports matched 'cmos_pclk~CLKOUT~212~322'
WARNING(68): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:89] No valid object(s) found for ''
WARNING(69): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:89] set_input_delay: No valid output port found for -reference_pin
WARNING(70): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:89] Unable to run 'set_input_delay' constraint due to warnings found
WARNING(71): No ports matched 'cmos_pclk~CLKOUT~10~322'
WARNING(72): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:90] No valid object(s) found for ''
WARNING(73): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:90] set_input_delay: No valid output port found for -reference_pin
WARNING(74): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:90] Unable to run 'set_input_delay' constraint due to warnings found
WARNING(75): No ports matched 'cmos_pclk~CLKOUT~10~322'
WARNING(76): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:91] No valid object(s) found for ''
WARNING(77): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:91] set_input_delay: No valid output port found for -reference_pin
WARNING(78): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:91] Unable to run 'set_input_delay' constraint due to warnings found
WARNING(79): No ports matched 'cmos_pclk~CLKOUT~197~322'
WARNING(80): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:92] No valid object(s) found for ''
WARNING(81): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:92] set_input_delay: No valid output port found for -reference_pin
WARNING(82): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:92] Unable to run 'set_input_delay' constraint due to warnings found
WARNING(83): No ports matched 'cmos_pclk~CLKOUT~197~322'
WARNING(84): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:93] No valid object(s) found for ''
WARNING(85): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:93] set_input_delay: No valid output port found for -reference_pin
WARNING(86): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:93] Unable to run 'set_input_delay' constraint due to warnings found
WARNING(87): No ports matched 'cmos_pclk~CLKOUT~216~322'
WARNING(88): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:94] No valid object(s) found for ''
WARNING(89): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:94] set_input_delay: No valid output port found for -reference_pin
WARNING(90): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:94] Unable to run 'set_input_delay' constraint due to warnings found
WARNING(91): No ports matched 'cmos_pclk~CLKOUT~216~322'
WARNING(92): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:95] No valid object(s) found for ''
WARNING(93): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:95] set_input_delay: No valid output port found for -reference_pin
WARNING(94): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:95] Unable to run 'set_input_delay' constraint due to warnings found
WARNING(95): No ports matched 'cmos_pclk~CLKOUT~18~322'
WARNING(96): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:96] No valid object(s) found for ''
WARNING(97): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:96] set_input_delay: No valid output port found for -reference_pin
WARNING(98): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:96] Unable to run 'set_input_delay' constraint due to warnings found
WARNING(99): No ports matched 'cmos_pclk~CLKOUT~18~322'
WARNING(100): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:97] No valid object(s) found for ''
WARNING(101): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:97] set_input_delay: No valid output port found for -reference_pin
WARNING(102): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:97] Unable to run 'set_input_delay' constraint due to warnings found
WARNING(103): No ports matched 'i_dqs_n_lo[0]'
WARNING(104): No ports matched 'i_dqs_n_hi[0]'
WARNING(105): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:341] No valid object(s) found for ''
WARNING(106): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:341] set_input_delay: No valid input port(s) found
WARNING(107): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:341] Unable to run 'set_input_delay' constraint due to warnings found
WARNING(108): No ports matched 'i_dqs_n_lo[0]'
WARNING(109): No ports matched 'i_dqs_n_hi[0]'
WARNING(110): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:342] No valid object(s) found for ''
WARNING(111): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:342] set_input_delay: No valid input port(s) found
WARNING(112): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:342] Unable to run 'set_input_delay' constraint due to warnings found
WARNING(113): No ports matched 'i_dqs_n_lo[1]'
WARNING(114): No ports matched 'i_dqs_n_hi[1]'
WARNING(115): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:347] No valid object(s) found for ''
WARNING(116): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:347] set_input_delay: No valid input port(s) found
WARNING(117): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:347] Unable to run 'set_input_delay' constraint due to warnings found
WARNING(118): No ports matched 'i_dqs_n_lo[1]'
WARNING(119): No ports matched 'i_dqs_n_hi[1]'
WARNING(120): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:348] No valid object(s) found for ''
WARNING(121): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:348] set_input_delay: No valid input port(s) found
WARNING(122): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:348] Unable to run 'set_input_delay' constraint due to warnings found
WARNING(123): No ports matched 'csi_rxc_i~CLKOUT~218~278'
WARNING(124): No ports matched 'csi_rxd0_fifo_rd_o'
WARNING(125): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:576] No clocks matched 'csi_rxc_i'
WARNING(126): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:576] set_output_delay: No valid clock found for -clock
WARNING(127): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:576] Unable to run 'set_output_delay' constraint due to warnings found
WARNING(128): No ports matched 'csi_rxc_i~CLKOUT~218~278'
WARNING(129): No ports matched 'csi_rxd0_fifo_rd_o'
WARNING(130): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:577] No clocks matched 'csi_rxc_i'
WARNING(131): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:577] set_output_delay: No valid clock found for -clock
WARNING(132): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:577] Unable to run 'set_output_delay' constraint due to warnings found
WARNING(133): No ports matched 'csi_rxc_i~CLKOUT~218~278'
WARNING(134): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:578] No clocks matched 'csi_rxc_i'
WARNING(135): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:578] set_output_delay: No valid clock found for -clock
WARNING(136): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:578] Unable to run 'set_output_delay' constraint due to warnings found
WARNING(137): No ports matched 'csi_rxc_i~CLKOUT~218~278'
WARNING(138): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:579] No clocks matched 'csi_rxc_i'
WARNING(139): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:579] set_output_delay: No valid clock found for -clock
WARNING(140): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:579] Unable to run 'set_output_delay' constraint due to warnings found
WARNING(141): No ports matched 'csi_rxc_i~CLKOUT~218~278'
WARNING(142): No ports matched 'csi_rxd0_fifo_empty_i'
WARNING(143): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:580] No clocks matched 'csi_rxc_i'
WARNING(144): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:580] set_input_delay: No valid clock found for -clock
WARNING(145): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:580] Unable to run 'set_input_delay' constraint due to warnings found
WARNING(146): No ports matched 'csi_rxc_i~CLKOUT~218~278'
WARNING(147): No ports matched 'csi_rxd0_fifo_empty_i'
WARNING(148): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:581] No clocks matched 'csi_rxc_i'
WARNING(149): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:581] set_input_delay: No valid clock found for -clock
WARNING(150): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:581] Unable to run 'set_input_delay' constraint due to warnings found
WARNING(151): No ports matched 'csi_rxc_i~CLKOUT~218~278'
WARNING(152): No ports matched 'csi_rxd0_hs_i[*]'
WARNING(153): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:582] No clocks matched 'csi_rxc_i'
WARNING(154): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:582] set_input_delay: No valid clock found for -clock
WARNING(155): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:582] Unable to run 'set_input_delay' constraint due to warnings found
WARNING(156): No ports matched 'csi_rxc_i~CLKOUT~218~278'
WARNING(157): No ports matched 'csi_rxd0_hs_i[*]'
WARNING(158): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:583] No clocks matched 'csi_rxc_i'
WARNING(159): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:583] set_input_delay: No valid clock found for -clock
WARNING(160): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:583] Unable to run 'set_input_delay' constraint due to warnings found
WARNING(161): No ports matched 'csi_rxc_i~CLKOUT~218~294'
WARNING(162): No ports matched 'csi_rxd1_fifo_rd_o'
WARNING(163): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:584] No clocks matched 'csi_rxc_i'
WARNING(164): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:584] set_output_delay: No valid clock found for -clock
WARNING(165): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:584] Unable to run 'set_output_delay' constraint due to warnings found
WARNING(166): No ports matched 'csi_rxc_i~CLKOUT~218~294'
WARNING(167): No ports matched 'csi_rxd1_fifo_rd_o'
WARNING(168): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:585] No clocks matched 'csi_rxc_i'
WARNING(169): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:585] set_output_delay: No valid clock found for -clock
WARNING(170): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:585] Unable to run 'set_output_delay' constraint due to warnings found
WARNING(171): No ports matched 'csi_rxc_i~CLKOUT~218~294'
WARNING(172): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:586] No clocks matched 'csi_rxc_i'
WARNING(173): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:586] set_output_delay: No valid clock found for -clock
WARNING(174): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:586] Unable to run 'set_output_delay' constraint due to warnings found
WARNING(175): No ports matched 'csi_rxc_i~CLKOUT~218~294'
WARNING(176): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:587] No clocks matched 'csi_rxc_i'
WARNING(177): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:587] set_output_delay: No valid clock found for -clock
WARNING(178): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:587] Unable to run 'set_output_delay' constraint due to warnings found
WARNING(179): No ports matched 'csi_rxc_i~CLKOUT~218~294'
WARNING(180): No ports matched 'csi_rxd1_fifo_empty_i'
WARNING(181): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:588] No clocks matched 'csi_rxc_i'
WARNING(182): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:588] set_input_delay: No valid clock found for -clock
WARNING(183): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:588] Unable to run 'set_input_delay' constraint due to warnings found
WARNING(184): No ports matched 'csi_rxc_i~CLKOUT~218~294'
WARNING(185): No ports matched 'csi_rxd1_fifo_empty_i'
WARNING(186): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:589] No clocks matched 'csi_rxc_i'
WARNING(187): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:589] set_input_delay: No valid clock found for -clock
WARNING(188): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:589] Unable to run 'set_input_delay' constraint due to warnings found
WARNING(189): No ports matched 'csi_rxc_i~CLKOUT~218~294'
WARNING(190): No ports matched 'csi_rxd1_hs_i[*]'
WARNING(191): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:590] No clocks matched 'csi_rxc_i'
WARNING(192): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:590] set_input_delay: No valid clock found for -clock
WARNING(193): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:590] Unable to run 'set_input_delay' constraint due to warnings found
WARNING(194): No ports matched 'csi_rxc_i~CLKOUT~218~294'
WARNING(195): No ports matched 'csi_rxd1_hs_i[*]'
WARNING(196): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:591] No clocks matched 'csi_rxc_i'
WARNING(197): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:591] set_input_delay: No valid clock found for -clock
WARNING(198): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:591] Unable to run 'set_input_delay' constraint due to warnings found
WARNING(199): No ports matched 'csi_rxc_i~CLKOUT~218~245'
WARNING(200): No ports matched 'csi_rxd2_fifo_rd_o'
WARNING(201): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:592] No clocks matched 'csi_rxc_i'
WARNING(202): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:592] set_output_delay: No valid clock found for -clock
WARNING(203): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:592] Unable to run 'set_output_delay' constraint due to warnings found
WARNING(204): No ports matched 'csi_rxc_i~CLKOUT~218~245'
WARNING(205): No ports matched 'csi_rxd2_fifo_rd_o'
WARNING(206): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:593] No clocks matched 'csi_rxc_i'
WARNING(207): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:593] set_output_delay: No valid clock found for -clock
WARNING(208): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:593] Unable to run 'set_output_delay' constraint due to warnings found
WARNING(209): No ports matched 'csi_rxc_i~CLKOUT~218~245'
WARNING(210): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:594] No clocks matched 'csi_rxc_i'
WARNING(211): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:594] set_output_delay: No valid clock found for -clock
WARNING(212): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:594] Unable to run 'set_output_delay' constraint due to warnings found
WARNING(213): No ports matched 'csi_rxc_i~CLKOUT~218~245'
WARNING(214): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:595] No clocks matched 'csi_rxc_i'
WARNING(215): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:595] set_output_delay: No valid clock found for -clock
WARNING(216): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:595] Unable to run 'set_output_delay' constraint due to warnings found
WARNING(217): No ports matched 'csi_rxc_i~CLKOUT~218~245'
WARNING(218): No ports matched 'csi_rxd2_fifo_empty_i'
WARNING(219): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:596] No clocks matched 'csi_rxc_i'
WARNING(220): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:596] set_input_delay: No valid clock found for -clock
WARNING(221): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:596] Unable to run 'set_input_delay' constraint due to warnings found
WARNING(222): No ports matched 'csi_rxc_i~CLKOUT~218~245'
WARNING(223): No ports matched 'csi_rxd2_fifo_empty_i'
WARNING(224): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:597] No clocks matched 'csi_rxc_i'
WARNING(225): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:597] set_input_delay: No valid clock found for -clock
WARNING(226): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:597] Unable to run 'set_input_delay' constraint due to warnings found
WARNING(227): No ports matched 'csi_rxc_i~CLKOUT~218~245'
WARNING(228): No ports matched 'csi_rxd2_hs_i[*]'
WARNING(229): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:598] No clocks matched 'csi_rxc_i'
WARNING(230): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:598] set_input_delay: No valid clock found for -clock
WARNING(231): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:598] Unable to run 'set_input_delay' constraint due to warnings found
WARNING(232): No ports matched 'csi_rxc_i~CLKOUT~218~245'
WARNING(233): No ports matched 'csi_rxd2_hs_i[*]'
WARNING(234): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:599] No clocks matched 'csi_rxc_i'
WARNING(235): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:599] set_input_delay: No valid clock found for -clock
WARNING(236): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:599] Unable to run 'set_input_delay' constraint due to warnings found
WARNING(237): No ports matched 'csi_rxc_i~CLKOUT~218~255'
WARNING(238): No ports matched 'csi_rxd3_fifo_rd_o'
WARNING(239): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:600] No clocks matched 'csi_rxc_i'
WARNING(240): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:600] set_output_delay: No valid clock found for -clock
WARNING(241): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:600] Unable to run 'set_output_delay' constraint due to warnings found
WARNING(242): No ports matched 'csi_rxc_i~CLKOUT~218~255'
WARNING(243): No ports matched 'csi_rxd3_fifo_rd_o'
WARNING(244): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:601] No clocks matched 'csi_rxc_i'
WARNING(245): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:601] set_output_delay: No valid clock found for -clock
WARNING(246): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:601] Unable to run 'set_output_delay' constraint due to warnings found
WARNING(247): No ports matched 'csi_rxc_i~CLKOUT~218~255'
WARNING(248): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:602] No clocks matched 'csi_rxc_i'
WARNING(249): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:602] set_output_delay: No valid clock found for -clock
WARNING(250): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:602] Unable to run 'set_output_delay' constraint due to warnings found
WARNING(251): No ports matched 'csi_rxc_i~CLKOUT~218~255'
WARNING(252): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:603] No clocks matched 'csi_rxc_i'
WARNING(253): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:603] set_output_delay: No valid clock found for -clock
WARNING(254): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:603] Unable to run 'set_output_delay' constraint due to warnings found
WARNING(255): No ports matched 'csi_rxc_i~CLKOUT~218~255'
WARNING(256): No ports matched 'csi_rxd3_fifo_empty_i'
WARNING(257): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:604] No clocks matched 'csi_rxc_i'
WARNING(258): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:604] set_input_delay: No valid clock found for -clock
WARNING(259): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:604] Unable to run 'set_input_delay' constraint due to warnings found
WARNING(260): No ports matched 'csi_rxc_i~CLKOUT~218~255'
WARNING(261): No ports matched 'csi_rxd3_fifo_empty_i'
WARNING(262): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:605] No clocks matched 'csi_rxc_i'
WARNING(263): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:605] set_input_delay: No valid clock found for -clock
WARNING(264): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:605] Unable to run 'set_input_delay' constraint due to warnings found
WARNING(265): No ports matched 'csi_rxc_i~CLKOUT~218~255'
WARNING(266): No ports matched 'csi_rxd3_hs_i[*]'
WARNING(267): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:606] No clocks matched 'csi_rxc_i'
WARNING(268): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:606] set_input_delay: No valid clock found for -clock
WARNING(269): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:606] Unable to run 'set_input_delay' constraint due to warnings found
WARNING(270): No ports matched 'csi_rxc_i~CLKOUT~218~255'
WARNING(271): No ports matched 'csi_rxd3_hs_i[*]'
WARNING(272): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:607] No clocks matched 'csi_rxc_i'
WARNING(273): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:607] set_input_delay: No valid clock found for -clock
WARNING(274): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:607] Unable to run 'set_input_delay' constraint due to warnings found

SDC file 'E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc' parsed successfully.
14 clocks (including virtual clocks), 36 inputs and 232 outputs were constrained.

~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
Router Setup
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
[Setup Parallel Routing Scheduler]
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
Route Circuit with 2 threads
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
CSS enabled! Optimizing clock skews ... 
Non-legalized beneficial skew improved geomean CPD by 3.10% (from 3064ps to 2969ps)
CSS improved CPD of clock core_clk by 1.15% (from 4365ps to 4315ps)
CSS improved CPD of clock tac_clk by 0.00% (from 2152ps to 2152ps)
Discretized beneficial skew improved geomean CPD by 0.55% (from 3064ps to 3047ps in 5 iterations and 0.6 sec)
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
Iter  1: overlap=10618   heapops=1905888    (0%) cpd=1900  frr=1.00  msec=1711
[Setup Delay Budgets | 226.6 ms]
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
Hold Fixing
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
Total min wire delay:   1469069
Hold fix wire delay:        138
Hold fix delay ratio:     0.01%
Pins requiring hold fix:  0.00%
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
Iter  2: overlap=1589    heapops=1139514    (45%) cpd=1900  frr=1.00  msec=440
Iter  3: overlap=344     heapops=387524     (77%) cpd=1900  frr=1.00  msec=242
[Rebuild Parallel Routing Scheduler]
Iter  4: overlap=64      heapops=138679     (86%) cpd=1900  frr=1.00  msec=345
Iter  5: overlap=2       heapops=56945      (88%) cpd=1900  frr=1.00  msec=167
Iter  6: overlap=1       heapops=23553      (89%) cpd=1900  frr=1.00  msec=158
Iter  7: overlap=1       heapops=23351      (89%) cpd=1900  frr=1.00  msec=156
Iter  8: overlap=0       heapops=23006      (89%) cpd=1900  frr=1.00  msec=155
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
Routing Result
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
Routing Succeeded in 3.92 seconds taking 8 iterations! 

First iteration critical path delay = 1.900 ns 
Last iteration critical path delay  = 1.900 ns (ratio = 1.00)
Max Routing Heap Size = 4,046
Routing trace written to file 'E:/Desktop/FPGA/work/mt9m001_update(2)/outflow/Ti60_Demo.troutingtraces' 
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
Routing took 13.3337 seconds.
	Routing took 1.5 seconds (approximately) in total CPU time.
Routing virtual memory usage: begin = 389.46 MB, end = 732.316 MB, delta = 342.856 MB
	Routing peak virtual memory usage = 758.448 MB
Routing resident set memory usage: begin = 371.336 MB, end = 699.512 MB, delta = 328.176 MB
	Routing peak resident set memory usage = 725.44 MB
***** Ending stage routing *****

***** Beginning stage final timing analysis ... *****
WARNING(275): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:14] No valid object(s) found for 'dsi_refclk_i'
WARNING(276): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:14] No valid pin(s) found for clock
WARNING(277): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:14] Unable to run 'create_clock' constraint due to warnings found
WARNING(278): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:24] No valid object(s) found for 'clk_pixel_2x'
WARNING(279): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:24] No valid pin(s) found for clock
WARNING(280): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:24] Unable to run 'create_clock' constraint due to warnings found
WARNING(281): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:29] No valid object(s) found for 'clk_54m'
WARNING(282): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:29] No valid pin(s) found for clock
WARNING(283): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:29] Unable to run 'create_clock' constraint due to warnings found
WARNING(284): No ports matched 'csi_rxc_i'
WARNING(285): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:33] No valid object(s) found for ''
WARNING(286): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:33] No valid pin(s) found for clock
WARNING(287): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:33] Unable to run 'create_clock' constraint due to warnings found
WARNING(288): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:35] set_clock_groups: Defaulting to -exclusive since none of the required option was specified
WARNING(289): No clocks matched 'csi_rxc_i'
WARNING(290): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:48] No valid object(s) found for ''
WARNING(291): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:48] set_false_path: Object(s) specified for -to option contains no vaild endpoints
WARNING(292): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:48] Unable to run 'set_false_path' constraint due to warnings found
WARNING(293): No clocks matched 'csi_rxc_i'
WARNING(294): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:49] No valid object(s) found for ''
WARNING(295): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:49] set_false_path: Object(s) specified for -from option contains no vaild startpoints
WARNING(296): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:49] Unable to run 'set_false_path' constraint due to warnings found
WARNING(297): No ports matched 'cmos_pclk~CLKOUT~4~1'
WARNING(298): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:78] No valid object(s) found for ''
WARNING(299): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:78] set_input_delay: No valid output port found for -reference_pin
WARNING(300): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:78] Unable to run 'set_input_delay' constraint due to warnings found
WARNING(301): No ports matched 'cmos_pclk~CLKOUT~4~1'
WARNING(302): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:79] No valid object(s) found for ''
WARNING(303): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:79] set_input_delay: No valid output port found for -reference_pin
WARNING(304): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:79] Unable to run 'set_input_delay' constraint due to warnings found
WARNING(305): No ports matched 'cmos_pclk~CLKOUT~6~1'
WARNING(306): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:80] No valid object(s) found for ''
WARNING(307): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:80] set_input_delay: No valid output port found for -reference_pin
WARNING(308): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:80] Unable to run 'set_input_delay' constraint due to warnings found
WARNING(309): No ports matched 'cmos_pclk~CLKOUT~6~1'
WARNING(310): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:81] No valid object(s) found for ''
WARNING(311): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:81] set_input_delay: No valid output port found for -reference_pin
WARNING(312): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:81] Unable to run 'set_input_delay' constraint due to warnings found
WARNING(313): No ports matched 'cmos_pclk~CLKOUT~12~322'
WARNING(314): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:82] No valid object(s) found for ''
WARNING(315): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:82] set_input_delay: No valid output port found for -reference_pin
WARNING(316): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:82] Unable to run 'set_input_delay' constraint due to warnings found
WARNING(317): No ports matched 'cmos_pclk~CLKOUT~12~322'
WARNING(318): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:83] No valid object(s) found for ''
WARNING(319): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:83] set_input_delay: No valid output port found for -reference_pin
WARNING(320): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:83] Unable to run 'set_input_delay' constraint due to warnings found
WARNING(321): No ports matched 'cmos_pclk~CLKOUT~214~322'
WARNING(322): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:84] No valid object(s) found for ''
WARNING(323): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:84] set_input_delay: No valid output port found for -reference_pin
WARNING(324): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:84] Unable to run 'set_input_delay' constraint due to warnings found
WARNING(325): No ports matched 'cmos_pclk~CLKOUT~214~322'
WARNING(326): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:85] No valid object(s) found for ''
WARNING(327): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:85] set_input_delay: No valid output port found for -reference_pin
WARNING(328): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:85] Unable to run 'set_input_delay' constraint due to warnings found
WARNING(329): No ports matched 'cmos_pclk~CLKOUT~4~322'
WARNING(330): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:86] No valid object(s) found for ''
WARNING(331): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:86] set_input_delay: No valid output port found for -reference_pin
WARNING(332): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:86] Unable to run 'set_input_delay' constraint due to warnings found
WARNING(333): No ports matched 'cmos_pclk~CLKOUT~4~322'
WARNING(334): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:87] No valid object(s) found for ''
WARNING(335): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:87] set_input_delay: No valid output port found for -reference_pin
WARNING(336): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:87] Unable to run 'set_input_delay' constraint due to warnings found
WARNING(337): No ports matched 'cmos_pclk~CLKOUT~212~322'
WARNING(338): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:88] No valid object(s) found for ''
WARNING(339): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:88] set_input_delay: No valid output port found for -reference_pin
WARNING(340): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:88] Unable to run 'set_input_delay' constraint due to warnings found
WARNING(341): No ports matched 'cmos_pclk~CLKOUT~212~322'
WARNING(342): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:89] No valid object(s) found for ''
WARNING(343): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:89] set_input_delay: No valid output port found for -reference_pin
WARNING(344): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:89] Unable to run 'set_input_delay' constraint due to warnings found
WARNING(345): No ports matched 'cmos_pclk~CLKOUT~10~322'
WARNING(346): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:90] No valid object(s) found for ''
WARNING(347): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:90] set_input_delay: No valid output port found for -reference_pin
WARNING(348): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:90] Unable to run 'set_input_delay' constraint due to warnings found
WARNING(349): No ports matched 'cmos_pclk~CLKOUT~10~322'
WARNING(350): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:91] No valid object(s) found for ''
WARNING(351): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:91] set_input_delay: No valid output port found for -reference_pin
WARNING(352): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:91] Unable to run 'set_input_delay' constraint due to warnings found
WARNING(353): No ports matched 'cmos_pclk~CLKOUT~197~322'
WARNING(354): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:92] No valid object(s) found for ''
WARNING(355): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:92] set_input_delay: No valid output port found for -reference_pin
WARNING(356): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:92] Unable to run 'set_input_delay' constraint due to warnings found
WARNING(357): No ports matched 'cmos_pclk~CLKOUT~197~322'
WARNING(358): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:93] No valid object(s) found for ''
WARNING(359): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:93] set_input_delay: No valid output port found for -reference_pin
WARNING(360): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:93] Unable to run 'set_input_delay' constraint due to warnings found
WARNING(361): No ports matched 'cmos_pclk~CLKOUT~216~322'
WARNING(362): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:94] No valid object(s) found for ''
WARNING(363): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:94] set_input_delay: No valid output port found for -reference_pin
WARNING(364): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:94] Unable to run 'set_input_delay' constraint due to warnings found
WARNING(365): No ports matched 'cmos_pclk~CLKOUT~216~322'
WARNING(366): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:95] No valid object(s) found for ''
WARNING(367): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:95] set_input_delay: No valid output port found for -reference_pin
WARNING(368): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:95] Unable to run 'set_input_delay' constraint due to warnings found
WARNING(369): No ports matched 'cmos_pclk~CLKOUT~18~322'
WARNING(370): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:96] No valid object(s) found for ''
WARNING(371): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:96] set_input_delay: No valid output port found for -reference_pin
WARNING(372): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:96] Unable to run 'set_input_delay' constraint due to warnings found
WARNING(373): No ports matched 'cmos_pclk~CLKOUT~18~322'
WARNING(374): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:97] No valid object(s) found for ''
WARNING(375): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:97] set_input_delay: No valid output port found for -reference_pin
WARNING(376): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:97] Unable to run 'set_input_delay' constraint due to warnings found
WARNING(377): No ports matched 'i_dqs_n_lo[0]'
WARNING(378): No ports matched 'i_dqs_n_hi[0]'
WARNING(379): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:341] No valid object(s) found for ''
WARNING(380): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:341] set_input_delay: No valid input port(s) found
WARNING(381): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:341] Unable to run 'set_input_delay' constraint due to warnings found
WARNING(382): No ports matched 'i_dqs_n_lo[0]'
WARNING(383): No ports matched 'i_dqs_n_hi[0]'
WARNING(384): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:342] No valid object(s) found for ''
WARNING(385): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:342] set_input_delay: No valid input port(s) found
WARNING(386): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:342] Unable to run 'set_input_delay' constraint due to warnings found
WARNING(387): No ports matched 'i_dqs_n_lo[1]'
WARNING(388): No ports matched 'i_dqs_n_hi[1]'
WARNING(389): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:347] No valid object(s) found for ''
WARNING(390): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:347] set_input_delay: No valid input port(s) found
WARNING(391): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:347] Unable to run 'set_input_delay' constraint due to warnings found
WARNING(392): No ports matched 'i_dqs_n_lo[1]'
WARNING(393): No ports matched 'i_dqs_n_hi[1]'
WARNING(394): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:348] No valid object(s) found for ''
WARNING(395): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:348] set_input_delay: No valid input port(s) found
WARNING(396): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:348] Unable to run 'set_input_delay' constraint due to warnings found
WARNING(397): No ports matched 'csi_rxc_i~CLKOUT~218~278'
WARNING(398): No ports matched 'csi_rxd0_fifo_rd_o'
WARNING(399): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:576] No clocks matched 'csi_rxc_i'
WARNING(400): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:576] set_output_delay: No valid clock found for -clock
WARNING(401): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:576] Unable to run 'set_output_delay' constraint due to warnings found
WARNING(402): No ports matched 'csi_rxc_i~CLKOUT~218~278'
WARNING(403): No ports matched 'csi_rxd0_fifo_rd_o'
WARNING(404): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:577] No clocks matched 'csi_rxc_i'
WARNING(405): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:577] set_output_delay: No valid clock found for -clock
WARNING(406): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:577] Unable to run 'set_output_delay' constraint due to warnings found
WARNING(407): No ports matched 'csi_rxc_i~CLKOUT~218~278'
WARNING(408): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:578] No clocks matched 'csi_rxc_i'
WARNING(409): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:578] set_output_delay: No valid clock found for -clock
WARNING(410): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:578] Unable to run 'set_output_delay' constraint due to warnings found
WARNING(411): No ports matched 'csi_rxc_i~CLKOUT~218~278'
WARNING(412): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:579] No clocks matched 'csi_rxc_i'
WARNING(413): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:579] set_output_delay: No valid clock found for -clock
WARNING(414): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:579] Unable to run 'set_output_delay' constraint due to warnings found
WARNING(415): No ports matched 'csi_rxc_i~CLKOUT~218~278'
WARNING(416): No ports matched 'csi_rxd0_fifo_empty_i'
WARNING(417): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:580] No clocks matched 'csi_rxc_i'
WARNING(418): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:580] set_input_delay: No valid clock found for -clock
WARNING(419): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:580] Unable to run 'set_input_delay' constraint due to warnings found
WARNING(420): No ports matched 'csi_rxc_i~CLKOUT~218~278'
WARNING(421): No ports matched 'csi_rxd0_fifo_empty_i'
WARNING(422): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:581] No clocks matched 'csi_rxc_i'
WARNING(423): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:581] set_input_delay: No valid clock found for -clock
WARNING(424): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:581] Unable to run 'set_input_delay' constraint due to warnings found
WARNING(425): No ports matched 'csi_rxc_i~CLKOUT~218~278'
WARNING(426): No ports matched 'csi_rxd0_hs_i[*]'
WARNING(427): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:582] No clocks matched 'csi_rxc_i'
WARNING(428): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:582] set_input_delay: No valid clock found for -clock
WARNING(429): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:582] Unable to run 'set_input_delay' constraint due to warnings found
WARNING(430): No ports matched 'csi_rxc_i~CLKOUT~218~278'
WARNING(431): No ports matched 'csi_rxd0_hs_i[*]'
WARNING(432): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:583] No clocks matched 'csi_rxc_i'
WARNING(433): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:583] set_input_delay: No valid clock found for -clock
WARNING(434): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:583] Unable to run 'set_input_delay' constraint due to warnings found
WARNING(435): No ports matched 'csi_rxc_i~CLKOUT~218~294'
WARNING(436): No ports matched 'csi_rxd1_fifo_rd_o'
WARNING(437): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:584] No clocks matched 'csi_rxc_i'
WARNING(438): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:584] set_output_delay: No valid clock found for -clock
WARNING(439): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:584] Unable to run 'set_output_delay' constraint due to warnings found
WARNING(440): No ports matched 'csi_rxc_i~CLKOUT~218~294'
WARNING(441): No ports matched 'csi_rxd1_fifo_rd_o'
WARNING(442): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:585] No clocks matched 'csi_rxc_i'
WARNING(443): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:585] set_output_delay: No valid clock found for -clock
WARNING(444): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:585] Unable to run 'set_output_delay' constraint due to warnings found
WARNING(445): No ports matched 'csi_rxc_i~CLKOUT~218~294'
WARNING(446): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:586] No clocks matched 'csi_rxc_i'
WARNING(447): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:586] set_output_delay: No valid clock found for -clock
WARNING(448): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:586] Unable to run 'set_output_delay' constraint due to warnings found
WARNING(449): No ports matched 'csi_rxc_i~CLKOUT~218~294'
WARNING(450): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:587] No clocks matched 'csi_rxc_i'
WARNING(451): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:587] set_output_delay: No valid clock found for -clock
WARNING(452): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:587] Unable to run 'set_output_delay' constraint due to warnings found
WARNING(453): No ports matched 'csi_rxc_i~CLKOUT~218~294'
WARNING(454): No ports matched 'csi_rxd1_fifo_empty_i'
WARNING(455): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:588] No clocks matched 'csi_rxc_i'
WARNING(456): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:588] set_input_delay: No valid clock found for -clock
WARNING(457): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:588] Unable to run 'set_input_delay' constraint due to warnings found
WARNING(458): No ports matched 'csi_rxc_i~CLKOUT~218~294'
WARNING(459): No ports matched 'csi_rxd1_fifo_empty_i'
WARNING(460): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:589] No clocks matched 'csi_rxc_i'
WARNING(461): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:589] set_input_delay: No valid clock found for -clock
WARNING(462): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:589] Unable to run 'set_input_delay' constraint due to warnings found
WARNING(463): No ports matched 'csi_rxc_i~CLKOUT~218~294'
WARNING(464): No ports matched 'csi_rxd1_hs_i[*]'
WARNING(465): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:590] No clocks matched 'csi_rxc_i'
WARNING(466): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:590] set_input_delay: No valid clock found for -clock
WARNING(467): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:590] Unable to run 'set_input_delay' constraint due to warnings found
WARNING(468): No ports matched 'csi_rxc_i~CLKOUT~218~294'
WARNING(469): No ports matched 'csi_rxd1_hs_i[*]'
WARNING(470): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:591] No clocks matched 'csi_rxc_i'
WARNING(471): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:591] set_input_delay: No valid clock found for -clock
WARNING(472): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:591] Unable to run 'set_input_delay' constraint due to warnings found
WARNING(473): No ports matched 'csi_rxc_i~CLKOUT~218~245'
WARNING(474): No ports matched 'csi_rxd2_fifo_rd_o'
WARNING(475): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:592] No clocks matched 'csi_rxc_i'
WARNING(476): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:592] set_output_delay: No valid clock found for -clock
WARNING(477): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:592] Unable to run 'set_output_delay' constraint due to warnings found
WARNING(478): No ports matched 'csi_rxc_i~CLKOUT~218~245'
WARNING(479): No ports matched 'csi_rxd2_fifo_rd_o'
WARNING(480): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:593] No clocks matched 'csi_rxc_i'
WARNING(481): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:593] set_output_delay: No valid clock found for -clock
WARNING(482): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:593] Unable to run 'set_output_delay' constraint due to warnings found
WARNING(483): No ports matched 'csi_rxc_i~CLKOUT~218~245'
WARNING(484): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:594] No clocks matched 'csi_rxc_i'
WARNING(485): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:594] set_output_delay: No valid clock found for -clock
WARNING(486): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:594] Unable to run 'set_output_delay' constraint due to warnings found
WARNING(487): No ports matched 'csi_rxc_i~CLKOUT~218~245'
WARNING(488): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:595] No clocks matched 'csi_rxc_i'
WARNING(489): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:595] set_output_delay: No valid clock found for -clock
WARNING(490): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:595] Unable to run 'set_output_delay' constraint due to warnings found
WARNING(491): No ports matched 'csi_rxc_i~CLKOUT~218~245'
WARNING(492): No ports matched 'csi_rxd2_fifo_empty_i'
WARNING(493): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:596] No clocks matched 'csi_rxc_i'
WARNING(494): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:596] set_input_delay: No valid clock found for -clock
WARNING(495): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:596] Unable to run 'set_input_delay' constraint due to warnings found
WARNING(496): No ports matched 'csi_rxc_i~CLKOUT~218~245'
WARNING(497): No ports matched 'csi_rxd2_fifo_empty_i'
WARNING(498): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:597] No clocks matched 'csi_rxc_i'
WARNING(499): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:597] set_input_delay: No valid clock found for -clock
WARNING(500): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:597] Unable to run 'set_input_delay' constraint due to warnings found
WARNING(501): No ports matched 'csi_rxc_i~CLKOUT~218~245'
WARNING(502): No ports matched 'csi_rxd2_hs_i[*]'
WARNING(503): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:598] No clocks matched 'csi_rxc_i'
WARNING(504): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:598] set_input_delay: No valid clock found for -clock
WARNING(505): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:598] Unable to run 'set_input_delay' constraint due to warnings found
WARNING(506): No ports matched 'csi_rxc_i~CLKOUT~218~245'
WARNING(507): No ports matched 'csi_rxd2_hs_i[*]'
WARNING(508): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:599] No clocks matched 'csi_rxc_i'
WARNING(509): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:599] set_input_delay: No valid clock found for -clock
WARNING(510): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:599] Unable to run 'set_input_delay' constraint due to warnings found
WARNING(511): No ports matched 'csi_rxc_i~CLKOUT~218~255'
WARNING(512): No ports matched 'csi_rxd3_fifo_rd_o'
WARNING(513): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:600] No clocks matched 'csi_rxc_i'
WARNING(514): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:600] set_output_delay: No valid clock found for -clock
WARNING(515): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:600] Unable to run 'set_output_delay' constraint due to warnings found
WARNING(516): No ports matched 'csi_rxc_i~CLKOUT~218~255'
WARNING(517): No ports matched 'csi_rxd3_fifo_rd_o'
WARNING(518): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:601] No clocks matched 'csi_rxc_i'
WARNING(519): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:601] set_output_delay: No valid clock found for -clock
WARNING(520): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:601] Unable to run 'set_output_delay' constraint due to warnings found
WARNING(521): No ports matched 'csi_rxc_i~CLKOUT~218~255'
WARNING(522): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:602] No clocks matched 'csi_rxc_i'
WARNING(523): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:602] set_output_delay: No valid clock found for -clock
WARNING(524): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:602] Unable to run 'set_output_delay' constraint due to warnings found
WARNING(525): No ports matched 'csi_rxc_i~CLKOUT~218~255'
WARNING(526): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:603] No clocks matched 'csi_rxc_i'
WARNING(527): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:603] set_output_delay: No valid clock found for -clock
WARNING(528): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:603] Unable to run 'set_output_delay' constraint due to warnings found
WARNING(529): No ports matched 'csi_rxc_i~CLKOUT~218~255'
WARNING(530): No ports matched 'csi_rxd3_fifo_empty_i'
WARNING(531): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:604] No clocks matched 'csi_rxc_i'
WARNING(532): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:604] set_input_delay: No valid clock found for -clock
WARNING(533): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:604] Unable to run 'set_input_delay' constraint due to warnings found
WARNING(534): No ports matched 'csi_rxc_i~CLKOUT~218~255'
WARNING(535): No ports matched 'csi_rxd3_fifo_empty_i'
WARNING(536): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:605] No clocks matched 'csi_rxc_i'
WARNING(537): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:605] set_input_delay: No valid clock found for -clock
WARNING(538): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:605] Unable to run 'set_input_delay' constraint due to warnings found
WARNING(539): No ports matched 'csi_rxc_i~CLKOUT~218~255'
WARNING(540): No ports matched 'csi_rxd3_hs_i[*]'
WARNING(541): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:606] No clocks matched 'csi_rxc_i'
WARNING(542): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:606] set_input_delay: No valid clock found for -clock
WARNING(543): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:606] Unable to run 'set_input_delay' constraint due to warnings found
WARNING(544): No ports matched 'csi_rxc_i~CLKOUT~218~255'
WARNING(545): No ports matched 'csi_rxd3_hs_i[*]'
WARNING(546): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:607] No clocks matched 'csi_rxc_i'
WARNING(547): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:607] set_input_delay: No valid clock found for -clock
WARNING(548): [SDC E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc:607] Unable to run 'set_input_delay' constraint due to warnings found

SDC file 'E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc' parsed successfully.
14 clocks (including virtual clocks), 36 inputs and 232 outputs were constrained.

Maximum possible analyzed clocks frequency
 Clock Name  Period (ns)  Frequency (MHz)     Edge
 tdqss_clk      2.011        497.265         (R-R)
 core_clk       4.565        219.058         (R-R)
 tac_clk        2.234        447.628         (R-R)
 twd_clk        2.084        479.846         (R-R)
 clk_sys        6.244        160.154         (R-R)
 clk_pixel      6.500        153.846         (R-R)
 cmos_pclk      2.886        346.500         (R-R)

Geomean max period: 3.377

Setup (Max) Clock Relationship
  Launch Clock    Capture Clock   Constraint (ns)     Slack (ns)          Edge
   tdqss_clk        tdqss_clk           2.604           0.593            (R-R)
   tdqss_clk        core_clk            2.604           1.809            (R-R)
   core_clk         tdqss_clk           2.604           1.509            (R-R)
   core_clk         core_clk            5.208           0.643            (R-R)
   core_clk         tac_clk             2.604           1.881            (R-R)
   core_clk         twd_clk             0.651           0.326            (R-R)
   core_clk         clk_sys             4.500           2.512            (R-R)
   tac_clk          core_clk            2.604           1.760            (R-R)
   tac_clk          tac_clk             2.604           0.370            (R-R)
   twd_clk          twd_clk             2.604           0.520            (R-R)
   clk_sys          core_clk            4.500           3.063            (R-R)
   clk_sys          clk_sys            10.417           4.173            (R-R)
   clk_pixel        clk_pixel          13.441           6.941            (R-R)
   cmos_pclk        cmos_pclk          10.000           7.114            (R-R)

Hold (Min) Clock Relationship
  Launch Clock    Capture Clock   Constraint (ns)     Slack (ns)          Edge
   tdqss_clk        tdqss_clk           0.000           0.103            (R-R)
   tdqss_clk        core_clk            0.000           0.139            (R-R)
   core_clk         tdqss_clk           0.000           0.117            (R-R)
   core_clk         core_clk            0.000           0.037            (R-R)
   core_clk         tac_clk             0.000           0.068            (R-R)
   core_clk         twd_clk            -1.953           2.021            (R-R)
   tac_clk          core_clk            0.000           0.138            (R-R)
   tac_clk          tac_clk             0.000           0.029            (R-R)
   twd_clk          twd_clk             0.000           0.076            (R-R)
   clk_sys          clk_sys             0.000           0.035            (R-R)
   clk_pixel        clk_pixel           0.000           0.071            (R-R)
   cmos_pclk        cmos_pclk           0.000           0.101            (R-R)

Write Timing Report to "E:/Desktop/FPGA/work/mt9m001_update(2)/outflow\Ti60_Demo.timing.rpt" ...
final timing analysis took 16.0706 seconds.
	final timing analysis took 0.1875 seconds (approximately) in total CPU time.
final timing analysis virtual memory usage: begin = 732.316 MB, end = 804.548 MB, delta = 72.232 MB
	final timing analysis peak virtual memory usage = 806.024 MB
final timing analysis resident set memory usage: begin = 699.536 MB, end = 766.208 MB, delta = 66.672 MB
	final timing analysis peak resident set memory usage = 767.42 MB
***** Ending stage final timing analysis *****

***** Beginning stage bitstream generation ... *****
Reading core interface constraints from 'E:/Desktop/FPGA/work/mt9m001_update(2)/outflow/Ti60_Demo.interface.csv'.
Successfully processed interface constraints file "E:/Desktop/FPGA/work/mt9m001_update(2)/outflow/Ti60_Demo.interface.csv".
Finished writing bitstream file E:/Desktop/FPGA/work/mt9m001_update(2)/work_pnr\Ti60_Demo.lbf.
Bitstream generation took 3.86536 seconds.
	Bitstream generation took 0.578125 seconds (approximately) in total CPU time.
Bitstream generation virtual memory usage: begin = 804.548 MB, end = 1013.87 MB, delta = 209.324 MB
	Bitstream generation peak virtual memory usage = 1076.02 MB
Bitstream generation resident set memory usage: begin = 766.244 MB, end = 971.064 MB, delta = 204.82 MB
	Bitstream generation peak resident set memory usage = 1016.76 MB
***** Ending stage bitstream generation *****

The entire flow of EFX_PNR took 83.3327 seconds.
	The entire flow of EFX_PNR took 14.0469 seconds (approximately) in total CPU time.
The entire flow of EFX_PNR virtual memory usage: begin = 5.668 MB, end = 518.944 MB, delta = 513.276 MB
	The entire flow of EFX_PNR peak virtual memory usage = 1076.02 MB
The entire flow of EFX_PNR resident set memory usage: begin = 13.364 MB, end = 499.784 MB, delta = 486.42 MB
	The entire flow of EFX_PNR peak resident set memory usage = 1016.76 MB
