Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Thu Jun 12 15:02:12 2025
| Host         : YOGA7 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Top_timing_summary_routed.rpt -pb Top_timing_summary_routed.pb -rpx Top_timing_summary_routed.rpx -warn_on_violation
| Design       : Top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                 Violations  
---------  --------  ------------------------------------------  ----------  
SYNTH-6    Warning   Timing of a RAM block might be sub-optimal  2           
TIMING-18  Warning   Missing input or output delay               22          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (5)
6. checking no_output_delay (17)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (17)
--------------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.855        0.000                      0                 2641        0.041        0.000                      0                 2641        4.020        0.000                       0                   970  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.855        0.000                      0                 2641        0.041        0.000                      0                 2641        4.020        0.000                       0                   970  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.855ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.041ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.855ns  (required time - arrival time)
  Source:                 gameTop/gameLogic/collisionAstIndex_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameTop/gameLogic/explosionTimer_0_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.543ns  (logic 3.138ns (36.731%)  route 5.405ns (63.269%))
  Logic Levels:           10  (CARRY4=3 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.762ns = ( 14.762 - 10.000 ) 
    Source Clock Delay      (SCD):    5.062ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=969, routed)         1.541     5.062    gameTop/gameLogic/clock_IBUF_BUFG
    SLICE_X47Y78         FDRE                                         r  gameTop/gameLogic/collisionAstIndex_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y78         FDRE (Prop_fdre_C_Q)         0.456     5.518 r  gameTop/gameLogic/collisionAstIndex_reg[1]/Q
                         net (fo=89, routed)          1.311     6.829    gameTop/gameLogic/collisionAstIndex_reg[1]
    SLICE_X47Y73         LUT5 (Prop_lut5_I3_O)        0.152     6.981 r  gameTop/gameLogic/explosionSize_0[0]_i_3/O
                         net (fo=5, routed)           0.469     7.450    gameTop/gameLogic/explosionSize_0[0]_i_3_n_0
    SLICE_X46Y73         LUT6 (Prop_lut6_I0_O)        0.326     7.776 r  gameTop/gameLogic/explosionTimer_0[3]_i_185/O
                         net (fo=2, routed)           0.463     8.240    gameTop/gameLogic/_GEN_185[6]
    SLICE_X44Y71         LUT6 (Prop_lut6_I5_O)        0.124     8.364 r  gameTop/gameLogic/explosionTimer_0[3]_i_181/O
                         net (fo=1, routed)           0.000     8.364    gameTop/gameLogic/explosionTimer_0[3]_i_181_n_0
    SLICE_X44Y71         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.765 r  gameTop/gameLogic/explosionTimer_0_reg[3]_i_157/CO[3]
                         net (fo=1, routed)           0.000     8.765    gameTop/gameLogic/explosionTimer_0_reg[3]_i_157_n_0
    SLICE_X44Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.099 r  gameTop/gameLogic/explosionTimer_0_reg[3]_i_120/O[1]
                         net (fo=2, routed)           0.751     9.849    gameTop/gameLogic/asteroidRight[8]
    SLICE_X41Y73         LUT6 (Prop_lut6_I4_O)        0.303    10.152 r  gameTop/gameLogic/explosionTimer_0[3]_i_47/O
                         net (fo=1, routed)           0.479    10.631    gameTop/gameLogic/explosionTimer_0[3]_i_47_n_0
    SLICE_X40Y72         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465    11.096 r  gameTop/gameLogic/explosionTimer_0_reg[3]_i_14/CO[1]
                         net (fo=2, routed)           0.608    11.704    gameTop/gameLogic/_T_1061
    SLICE_X43Y75         LUT6 (Prop_lut6_I2_O)        0.329    12.033 f  gameTop/gameLogic/explosionTimer_0[3]_i_7/O
                         net (fo=1, routed)           0.263    12.296    gameTop/gameLogic/explosionTimer_0[3]_i_7_n_0
    SLICE_X43Y75         LUT6 (Prop_lut6_I2_O)        0.124    12.420 r  gameTop/gameLogic/explosionTimer_0[3]_i_4/O
                         net (fo=25, routed)          0.532    12.952    gameTop/gameLogic/explosionX_0
    SLICE_X38Y77         LUT6 (Prop_lut6_I5_O)        0.124    13.076 r  gameTop/gameLogic/explosionTimer_0[3]_i_1/O
                         net (fo=4, routed)           0.529    13.605    gameTop/gameLogic/explosionTimer_0[3]_i_1_n_0
    SLICE_X38Y77         FDRE                                         r  gameTop/gameLogic/explosionTimer_0_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=969, routed)         1.421    14.762    gameTop/gameLogic/clock_IBUF_BUFG
    SLICE_X38Y77         FDRE                                         r  gameTop/gameLogic/explosionTimer_0_reg[0]/C
                         clock pessimism              0.258    15.020    
                         clock uncertainty           -0.035    14.985    
    SLICE_X38Y77         FDRE (Setup_fdre_C_R)       -0.524    14.461    gameTop/gameLogic/explosionTimer_0_reg[0]
  -------------------------------------------------------------------
                         required time                         14.461    
                         arrival time                         -13.605    
  -------------------------------------------------------------------
                         slack                                  0.855    

Slack (MET) :             0.855ns  (required time - arrival time)
  Source:                 gameTop/gameLogic/collisionAstIndex_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameTop/gameLogic/explosionTimer_0_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.543ns  (logic 3.138ns (36.731%)  route 5.405ns (63.269%))
  Logic Levels:           10  (CARRY4=3 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.762ns = ( 14.762 - 10.000 ) 
    Source Clock Delay      (SCD):    5.062ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=969, routed)         1.541     5.062    gameTop/gameLogic/clock_IBUF_BUFG
    SLICE_X47Y78         FDRE                                         r  gameTop/gameLogic/collisionAstIndex_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y78         FDRE (Prop_fdre_C_Q)         0.456     5.518 r  gameTop/gameLogic/collisionAstIndex_reg[1]/Q
                         net (fo=89, routed)          1.311     6.829    gameTop/gameLogic/collisionAstIndex_reg[1]
    SLICE_X47Y73         LUT5 (Prop_lut5_I3_O)        0.152     6.981 r  gameTop/gameLogic/explosionSize_0[0]_i_3/O
                         net (fo=5, routed)           0.469     7.450    gameTop/gameLogic/explosionSize_0[0]_i_3_n_0
    SLICE_X46Y73         LUT6 (Prop_lut6_I0_O)        0.326     7.776 r  gameTop/gameLogic/explosionTimer_0[3]_i_185/O
                         net (fo=2, routed)           0.463     8.240    gameTop/gameLogic/_GEN_185[6]
    SLICE_X44Y71         LUT6 (Prop_lut6_I5_O)        0.124     8.364 r  gameTop/gameLogic/explosionTimer_0[3]_i_181/O
                         net (fo=1, routed)           0.000     8.364    gameTop/gameLogic/explosionTimer_0[3]_i_181_n_0
    SLICE_X44Y71         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.765 r  gameTop/gameLogic/explosionTimer_0_reg[3]_i_157/CO[3]
                         net (fo=1, routed)           0.000     8.765    gameTop/gameLogic/explosionTimer_0_reg[3]_i_157_n_0
    SLICE_X44Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.099 r  gameTop/gameLogic/explosionTimer_0_reg[3]_i_120/O[1]
                         net (fo=2, routed)           0.751     9.849    gameTop/gameLogic/asteroidRight[8]
    SLICE_X41Y73         LUT6 (Prop_lut6_I4_O)        0.303    10.152 r  gameTop/gameLogic/explosionTimer_0[3]_i_47/O
                         net (fo=1, routed)           0.479    10.631    gameTop/gameLogic/explosionTimer_0[3]_i_47_n_0
    SLICE_X40Y72         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465    11.096 r  gameTop/gameLogic/explosionTimer_0_reg[3]_i_14/CO[1]
                         net (fo=2, routed)           0.608    11.704    gameTop/gameLogic/_T_1061
    SLICE_X43Y75         LUT6 (Prop_lut6_I2_O)        0.329    12.033 f  gameTop/gameLogic/explosionTimer_0[3]_i_7/O
                         net (fo=1, routed)           0.263    12.296    gameTop/gameLogic/explosionTimer_0[3]_i_7_n_0
    SLICE_X43Y75         LUT6 (Prop_lut6_I2_O)        0.124    12.420 r  gameTop/gameLogic/explosionTimer_0[3]_i_4/O
                         net (fo=25, routed)          0.532    12.952    gameTop/gameLogic/explosionX_0
    SLICE_X38Y77         LUT6 (Prop_lut6_I5_O)        0.124    13.076 r  gameTop/gameLogic/explosionTimer_0[3]_i_1/O
                         net (fo=4, routed)           0.529    13.605    gameTop/gameLogic/explosionTimer_0[3]_i_1_n_0
    SLICE_X38Y77         FDRE                                         r  gameTop/gameLogic/explosionTimer_0_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=969, routed)         1.421    14.762    gameTop/gameLogic/clock_IBUF_BUFG
    SLICE_X38Y77         FDRE                                         r  gameTop/gameLogic/explosionTimer_0_reg[1]/C
                         clock pessimism              0.258    15.020    
                         clock uncertainty           -0.035    14.985    
    SLICE_X38Y77         FDRE (Setup_fdre_C_R)       -0.524    14.461    gameTop/gameLogic/explosionTimer_0_reg[1]
  -------------------------------------------------------------------
                         required time                         14.461    
                         arrival time                         -13.605    
  -------------------------------------------------------------------
                         slack                                  0.855    

Slack (MET) :             0.855ns  (required time - arrival time)
  Source:                 gameTop/gameLogic/collisionAstIndex_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameTop/gameLogic/explosionTimer_0_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.543ns  (logic 3.138ns (36.731%)  route 5.405ns (63.269%))
  Logic Levels:           10  (CARRY4=3 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.762ns = ( 14.762 - 10.000 ) 
    Source Clock Delay      (SCD):    5.062ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=969, routed)         1.541     5.062    gameTop/gameLogic/clock_IBUF_BUFG
    SLICE_X47Y78         FDRE                                         r  gameTop/gameLogic/collisionAstIndex_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y78         FDRE (Prop_fdre_C_Q)         0.456     5.518 r  gameTop/gameLogic/collisionAstIndex_reg[1]/Q
                         net (fo=89, routed)          1.311     6.829    gameTop/gameLogic/collisionAstIndex_reg[1]
    SLICE_X47Y73         LUT5 (Prop_lut5_I3_O)        0.152     6.981 r  gameTop/gameLogic/explosionSize_0[0]_i_3/O
                         net (fo=5, routed)           0.469     7.450    gameTop/gameLogic/explosionSize_0[0]_i_3_n_0
    SLICE_X46Y73         LUT6 (Prop_lut6_I0_O)        0.326     7.776 r  gameTop/gameLogic/explosionTimer_0[3]_i_185/O
                         net (fo=2, routed)           0.463     8.240    gameTop/gameLogic/_GEN_185[6]
    SLICE_X44Y71         LUT6 (Prop_lut6_I5_O)        0.124     8.364 r  gameTop/gameLogic/explosionTimer_0[3]_i_181/O
                         net (fo=1, routed)           0.000     8.364    gameTop/gameLogic/explosionTimer_0[3]_i_181_n_0
    SLICE_X44Y71         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.765 r  gameTop/gameLogic/explosionTimer_0_reg[3]_i_157/CO[3]
                         net (fo=1, routed)           0.000     8.765    gameTop/gameLogic/explosionTimer_0_reg[3]_i_157_n_0
    SLICE_X44Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.099 r  gameTop/gameLogic/explosionTimer_0_reg[3]_i_120/O[1]
                         net (fo=2, routed)           0.751     9.849    gameTop/gameLogic/asteroidRight[8]
    SLICE_X41Y73         LUT6 (Prop_lut6_I4_O)        0.303    10.152 r  gameTop/gameLogic/explosionTimer_0[3]_i_47/O
                         net (fo=1, routed)           0.479    10.631    gameTop/gameLogic/explosionTimer_0[3]_i_47_n_0
    SLICE_X40Y72         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465    11.096 r  gameTop/gameLogic/explosionTimer_0_reg[3]_i_14/CO[1]
                         net (fo=2, routed)           0.608    11.704    gameTop/gameLogic/_T_1061
    SLICE_X43Y75         LUT6 (Prop_lut6_I2_O)        0.329    12.033 f  gameTop/gameLogic/explosionTimer_0[3]_i_7/O
                         net (fo=1, routed)           0.263    12.296    gameTop/gameLogic/explosionTimer_0[3]_i_7_n_0
    SLICE_X43Y75         LUT6 (Prop_lut6_I2_O)        0.124    12.420 r  gameTop/gameLogic/explosionTimer_0[3]_i_4/O
                         net (fo=25, routed)          0.532    12.952    gameTop/gameLogic/explosionX_0
    SLICE_X38Y77         LUT6 (Prop_lut6_I5_O)        0.124    13.076 r  gameTop/gameLogic/explosionTimer_0[3]_i_1/O
                         net (fo=4, routed)           0.529    13.605    gameTop/gameLogic/explosionTimer_0[3]_i_1_n_0
    SLICE_X38Y77         FDRE                                         r  gameTop/gameLogic/explosionTimer_0_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=969, routed)         1.421    14.762    gameTop/gameLogic/clock_IBUF_BUFG
    SLICE_X38Y77         FDRE                                         r  gameTop/gameLogic/explosionTimer_0_reg[2]/C
                         clock pessimism              0.258    15.020    
                         clock uncertainty           -0.035    14.985    
    SLICE_X38Y77         FDRE (Setup_fdre_C_R)       -0.524    14.461    gameTop/gameLogic/explosionTimer_0_reg[2]
  -------------------------------------------------------------------
                         required time                         14.461    
                         arrival time                         -13.605    
  -------------------------------------------------------------------
                         slack                                  0.855    

Slack (MET) :             0.855ns  (required time - arrival time)
  Source:                 gameTop/gameLogic/collisionAstIndex_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameTop/gameLogic/explosionTimer_0_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.543ns  (logic 3.138ns (36.731%)  route 5.405ns (63.269%))
  Logic Levels:           10  (CARRY4=3 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.762ns = ( 14.762 - 10.000 ) 
    Source Clock Delay      (SCD):    5.062ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=969, routed)         1.541     5.062    gameTop/gameLogic/clock_IBUF_BUFG
    SLICE_X47Y78         FDRE                                         r  gameTop/gameLogic/collisionAstIndex_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y78         FDRE (Prop_fdre_C_Q)         0.456     5.518 r  gameTop/gameLogic/collisionAstIndex_reg[1]/Q
                         net (fo=89, routed)          1.311     6.829    gameTop/gameLogic/collisionAstIndex_reg[1]
    SLICE_X47Y73         LUT5 (Prop_lut5_I3_O)        0.152     6.981 r  gameTop/gameLogic/explosionSize_0[0]_i_3/O
                         net (fo=5, routed)           0.469     7.450    gameTop/gameLogic/explosionSize_0[0]_i_3_n_0
    SLICE_X46Y73         LUT6 (Prop_lut6_I0_O)        0.326     7.776 r  gameTop/gameLogic/explosionTimer_0[3]_i_185/O
                         net (fo=2, routed)           0.463     8.240    gameTop/gameLogic/_GEN_185[6]
    SLICE_X44Y71         LUT6 (Prop_lut6_I5_O)        0.124     8.364 r  gameTop/gameLogic/explosionTimer_0[3]_i_181/O
                         net (fo=1, routed)           0.000     8.364    gameTop/gameLogic/explosionTimer_0[3]_i_181_n_0
    SLICE_X44Y71         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.765 r  gameTop/gameLogic/explosionTimer_0_reg[3]_i_157/CO[3]
                         net (fo=1, routed)           0.000     8.765    gameTop/gameLogic/explosionTimer_0_reg[3]_i_157_n_0
    SLICE_X44Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.099 r  gameTop/gameLogic/explosionTimer_0_reg[3]_i_120/O[1]
                         net (fo=2, routed)           0.751     9.849    gameTop/gameLogic/asteroidRight[8]
    SLICE_X41Y73         LUT6 (Prop_lut6_I4_O)        0.303    10.152 r  gameTop/gameLogic/explosionTimer_0[3]_i_47/O
                         net (fo=1, routed)           0.479    10.631    gameTop/gameLogic/explosionTimer_0[3]_i_47_n_0
    SLICE_X40Y72         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465    11.096 r  gameTop/gameLogic/explosionTimer_0_reg[3]_i_14/CO[1]
                         net (fo=2, routed)           0.608    11.704    gameTop/gameLogic/_T_1061
    SLICE_X43Y75         LUT6 (Prop_lut6_I2_O)        0.329    12.033 f  gameTop/gameLogic/explosionTimer_0[3]_i_7/O
                         net (fo=1, routed)           0.263    12.296    gameTop/gameLogic/explosionTimer_0[3]_i_7_n_0
    SLICE_X43Y75         LUT6 (Prop_lut6_I2_O)        0.124    12.420 r  gameTop/gameLogic/explosionTimer_0[3]_i_4/O
                         net (fo=25, routed)          0.532    12.952    gameTop/gameLogic/explosionX_0
    SLICE_X38Y77         LUT6 (Prop_lut6_I5_O)        0.124    13.076 r  gameTop/gameLogic/explosionTimer_0[3]_i_1/O
                         net (fo=4, routed)           0.529    13.605    gameTop/gameLogic/explosionTimer_0[3]_i_1_n_0
    SLICE_X38Y77         FDRE                                         r  gameTop/gameLogic/explosionTimer_0_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=969, routed)         1.421    14.762    gameTop/gameLogic/clock_IBUF_BUFG
    SLICE_X38Y77         FDRE                                         r  gameTop/gameLogic/explosionTimer_0_reg[3]/C
                         clock pessimism              0.258    15.020    
                         clock uncertainty           -0.035    14.985    
    SLICE_X38Y77         FDRE (Setup_fdre_C_R)       -0.524    14.461    gameTop/gameLogic/explosionTimer_0_reg[3]
  -------------------------------------------------------------------
                         required time                         14.461    
                         arrival time                         -13.605    
  -------------------------------------------------------------------
                         slack                                  0.855    

Slack (MET) :             1.461ns  (required time - arrival time)
  Source:                 gameTop/gameLogic/collisionAstIndex_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameTop/gameLogic/explosionActive_0_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.509ns  (logic 3.366ns (39.556%)  route 5.143ns (60.444%))
  Logic Levels:           10  (CARRY4=3 LUT3=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.765ns = ( 14.765 - 10.000 ) 
    Source Clock Delay      (SCD):    5.062ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=969, routed)         1.541     5.062    gameTop/gameLogic/clock_IBUF_BUFG
    SLICE_X47Y78         FDRE                                         r  gameTop/gameLogic/collisionAstIndex_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y78         FDRE (Prop_fdre_C_Q)         0.456     5.518 r  gameTop/gameLogic/collisionAstIndex_reg[1]/Q
                         net (fo=89, routed)          1.311     6.829    gameTop/gameLogic/collisionAstIndex_reg[1]
    SLICE_X47Y73         LUT5 (Prop_lut5_I3_O)        0.152     6.981 r  gameTop/gameLogic/explosionSize_0[0]_i_3/O
                         net (fo=5, routed)           0.469     7.450    gameTop/gameLogic/explosionSize_0[0]_i_3_n_0
    SLICE_X46Y73         LUT6 (Prop_lut6_I0_O)        0.326     7.776 r  gameTop/gameLogic/explosionTimer_0[3]_i_185/O
                         net (fo=2, routed)           0.463     8.240    gameTop/gameLogic/_GEN_185[6]
    SLICE_X44Y71         LUT6 (Prop_lut6_I5_O)        0.124     8.364 r  gameTop/gameLogic/explosionTimer_0[3]_i_181/O
                         net (fo=1, routed)           0.000     8.364    gameTop/gameLogic/explosionTimer_0[3]_i_181_n_0
    SLICE_X44Y71         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.765 r  gameTop/gameLogic/explosionTimer_0_reg[3]_i_157/CO[3]
                         net (fo=1, routed)           0.000     8.765    gameTop/gameLogic/explosionTimer_0_reg[3]_i_157_n_0
    SLICE_X44Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.099 r  gameTop/gameLogic/explosionTimer_0_reg[3]_i_120/O[1]
                         net (fo=2, routed)           0.751     9.849    gameTop/gameLogic/asteroidRight[8]
    SLICE_X41Y73         LUT6 (Prop_lut6_I4_O)        0.303    10.152 r  gameTop/gameLogic/explosionTimer_0[3]_i_47/O
                         net (fo=1, routed)           0.479    10.631    gameTop/gameLogic/explosionTimer_0[3]_i_47_n_0
    SLICE_X40Y72         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465    11.096 r  gameTop/gameLogic/explosionTimer_0_reg[3]_i_14/CO[1]
                         net (fo=2, routed)           0.735    11.830    gameTop/gameLogic/_T_1061
    SLICE_X43Y75         LUT6 (Prop_lut6_I3_O)        0.329    12.159 f  gameTop/gameLogic/asteroidActive_0_i_7/O
                         net (fo=1, routed)           0.433    12.592    gameTop/gameLogic/asteroidActive_0_i_7_n_0
    SLICE_X43Y75         LUT3 (Prop_lut3_I0_O)        0.150    12.742 f  gameTop/gameLogic/asteroidActive_0_i_3/O
                         net (fo=4, routed)           0.503    13.245    gameTop/gameLogic_n_179
    SLICE_X44Y77         LUT6 (Prop_lut6_I0_O)        0.326    13.571 r  gameTop/explosionActive_0_i_1/O
                         net (fo=1, routed)           0.000    13.571    gameTop/gameLogic/explosionActive_0_reg_0
    SLICE_X44Y77         FDRE                                         r  gameTop/gameLogic/explosionActive_0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=969, routed)         1.424    14.765    gameTop/gameLogic/clock_IBUF_BUFG
    SLICE_X44Y77         FDRE                                         r  gameTop/gameLogic/explosionActive_0_reg/C
                         clock pessimism              0.272    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X44Y77         FDRE (Setup_fdre_C_D)        0.031    15.033    gameTop/gameLogic/explosionActive_0_reg
  -------------------------------------------------------------------
                         required time                         15.033    
                         arrival time                         -13.571    
  -------------------------------------------------------------------
                         slack                                  1.461    

Slack (MET) :             1.464ns  (required time - arrival time)
  Source:                 gameTop/gameLogic/collisionAstIndex_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameTop/gameLogic/asteroidActive_4_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.505ns  (logic 3.366ns (39.576%)  route 5.139ns (60.424%))
  Logic Levels:           10  (CARRY4=3 LUT3=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.765ns = ( 14.765 - 10.000 ) 
    Source Clock Delay      (SCD):    5.062ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=969, routed)         1.541     5.062    gameTop/gameLogic/clock_IBUF_BUFG
    SLICE_X47Y78         FDRE                                         r  gameTop/gameLogic/collisionAstIndex_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y78         FDRE (Prop_fdre_C_Q)         0.456     5.518 r  gameTop/gameLogic/collisionAstIndex_reg[1]/Q
                         net (fo=89, routed)          1.311     6.829    gameTop/gameLogic/collisionAstIndex_reg[1]
    SLICE_X47Y73         LUT5 (Prop_lut5_I3_O)        0.152     6.981 r  gameTop/gameLogic/explosionSize_0[0]_i_3/O
                         net (fo=5, routed)           0.469     7.450    gameTop/gameLogic/explosionSize_0[0]_i_3_n_0
    SLICE_X46Y73         LUT6 (Prop_lut6_I0_O)        0.326     7.776 r  gameTop/gameLogic/explosionTimer_0[3]_i_185/O
                         net (fo=2, routed)           0.463     8.240    gameTop/gameLogic/_GEN_185[6]
    SLICE_X44Y71         LUT6 (Prop_lut6_I5_O)        0.124     8.364 r  gameTop/gameLogic/explosionTimer_0[3]_i_181/O
                         net (fo=1, routed)           0.000     8.364    gameTop/gameLogic/explosionTimer_0[3]_i_181_n_0
    SLICE_X44Y71         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.765 r  gameTop/gameLogic/explosionTimer_0_reg[3]_i_157/CO[3]
                         net (fo=1, routed)           0.000     8.765    gameTop/gameLogic/explosionTimer_0_reg[3]_i_157_n_0
    SLICE_X44Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.099 r  gameTop/gameLogic/explosionTimer_0_reg[3]_i_120/O[1]
                         net (fo=2, routed)           0.751     9.849    gameTop/gameLogic/asteroidRight[8]
    SLICE_X41Y73         LUT6 (Prop_lut6_I4_O)        0.303    10.152 r  gameTop/gameLogic/explosionTimer_0[3]_i_47/O
                         net (fo=1, routed)           0.479    10.631    gameTop/gameLogic/explosionTimer_0[3]_i_47_n_0
    SLICE_X40Y72         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465    11.096 f  gameTop/gameLogic/explosionTimer_0_reg[3]_i_14/CO[1]
                         net (fo=2, routed)           0.735    11.830    gameTop/gameLogic/_T_1061
    SLICE_X43Y75         LUT6 (Prop_lut6_I3_O)        0.329    12.159 r  gameTop/gameLogic/asteroidActive_0_i_7/O
                         net (fo=1, routed)           0.433    12.592    gameTop/gameLogic/asteroidActive_0_i_7_n_0
    SLICE_X43Y75         LUT3 (Prop_lut3_I0_O)        0.150    12.742 r  gameTop/gameLogic/asteroidActive_0_i_3/O
                         net (fo=4, routed)           0.499    13.241    gameTop/gameLogic_n_179
    SLICE_X45Y77         LUT6 (Prop_lut6_I3_O)        0.326    13.567 r  gameTop/asteroidActive_4_i_1/O
                         net (fo=1, routed)           0.000    13.567    gameTop/gameLogic/asteroidActive_4_reg_0
    SLICE_X45Y77         FDRE                                         r  gameTop/gameLogic/asteroidActive_4_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=969, routed)         1.424    14.765    gameTop/gameLogic/clock_IBUF_BUFG
    SLICE_X45Y77         FDRE                                         r  gameTop/gameLogic/asteroidActive_4_reg/C
                         clock pessimism              0.272    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X45Y77         FDRE (Setup_fdre_C_D)        0.029    15.031    gameTop/gameLogic/asteroidActive_4_reg
  -------------------------------------------------------------------
                         required time                         15.031    
                         arrival time                         -13.567    
  -------------------------------------------------------------------
                         slack                                  1.464    

Slack (MET) :             1.530ns  (required time - arrival time)
  Source:                 gameTop/gameLogic/collisionAstIndex_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameTop/gameLogic/asteroidActive_0_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.486ns  (logic 3.366ns (39.666%)  route 5.120ns (60.334%))
  Logic Levels:           10  (CARRY4=3 LUT3=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.764ns = ( 14.764 - 10.000 ) 
    Source Clock Delay      (SCD):    5.062ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=969, routed)         1.541     5.062    gameTop/gameLogic/clock_IBUF_BUFG
    SLICE_X47Y78         FDRE                                         r  gameTop/gameLogic/collisionAstIndex_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y78         FDRE (Prop_fdre_C_Q)         0.456     5.518 r  gameTop/gameLogic/collisionAstIndex_reg[1]/Q
                         net (fo=89, routed)          1.311     6.829    gameTop/gameLogic/collisionAstIndex_reg[1]
    SLICE_X47Y73         LUT5 (Prop_lut5_I3_O)        0.152     6.981 r  gameTop/gameLogic/explosionSize_0[0]_i_3/O
                         net (fo=5, routed)           0.469     7.450    gameTop/gameLogic/explosionSize_0[0]_i_3_n_0
    SLICE_X46Y73         LUT6 (Prop_lut6_I0_O)        0.326     7.776 r  gameTop/gameLogic/explosionTimer_0[3]_i_185/O
                         net (fo=2, routed)           0.463     8.240    gameTop/gameLogic/_GEN_185[6]
    SLICE_X44Y71         LUT6 (Prop_lut6_I5_O)        0.124     8.364 r  gameTop/gameLogic/explosionTimer_0[3]_i_181/O
                         net (fo=1, routed)           0.000     8.364    gameTop/gameLogic/explosionTimer_0[3]_i_181_n_0
    SLICE_X44Y71         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.765 r  gameTop/gameLogic/explosionTimer_0_reg[3]_i_157/CO[3]
                         net (fo=1, routed)           0.000     8.765    gameTop/gameLogic/explosionTimer_0_reg[3]_i_157_n_0
    SLICE_X44Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.099 r  gameTop/gameLogic/explosionTimer_0_reg[3]_i_120/O[1]
                         net (fo=2, routed)           0.751     9.849    gameTop/gameLogic/asteroidRight[8]
    SLICE_X41Y73         LUT6 (Prop_lut6_I4_O)        0.303    10.152 r  gameTop/gameLogic/explosionTimer_0[3]_i_47/O
                         net (fo=1, routed)           0.479    10.631    gameTop/gameLogic/explosionTimer_0[3]_i_47_n_0
    SLICE_X40Y72         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465    11.096 f  gameTop/gameLogic/explosionTimer_0_reg[3]_i_14/CO[1]
                         net (fo=2, routed)           0.735    11.830    gameTop/gameLogic/_T_1061
    SLICE_X43Y75         LUT6 (Prop_lut6_I3_O)        0.329    12.159 r  gameTop/gameLogic/asteroidActive_0_i_7/O
                         net (fo=1, routed)           0.433    12.592    gameTop/gameLogic/asteroidActive_0_i_7_n_0
    SLICE_X43Y75         LUT3 (Prop_lut3_I0_O)        0.150    12.742 r  gameTop/gameLogic/asteroidActive_0_i_3/O
                         net (fo=4, routed)           0.480    13.222    gameTop/gameLogic_n_179
    SLICE_X46Y76         LUT6 (Prop_lut6_I1_O)        0.326    13.548 r  gameTop/asteroidActive_0_i_1/O
                         net (fo=1, routed)           0.000    13.548    gameTop/gameLogic/asteroidActive_0_reg_1
    SLICE_X46Y76         FDRE                                         r  gameTop/gameLogic/asteroidActive_0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=969, routed)         1.423    14.764    gameTop/gameLogic/clock_IBUF_BUFG
    SLICE_X46Y76         FDRE                                         r  gameTop/gameLogic/asteroidActive_0_reg/C
                         clock pessimism              0.272    15.036    
                         clock uncertainty           -0.035    15.001    
    SLICE_X46Y76         FDRE (Setup_fdre_C_D)        0.077    15.078    gameTop/gameLogic/asteroidActive_0_reg
  -------------------------------------------------------------------
                         required time                         15.078    
                         arrival time                         -13.548    
  -------------------------------------------------------------------
                         slack                                  1.530    

Slack (MET) :             1.538ns  (required time - arrival time)
  Source:                 gameTop/gameLogic/rocketY_0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameTop/gameLogic/explosionX_0_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.438ns  (logic 2.315ns (27.435%)  route 6.123ns (72.565%))
  Logic Levels:           9  (CARRY4=1 LUT3=4 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.766ns = ( 14.766 - 10.000 ) 
    Source Clock Delay      (SCD):    5.058ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=969, routed)         1.537     5.058    gameTop/gameLogic/clock_IBUF_BUFG
    SLICE_X40Y72         FDRE                                         r  gameTop/gameLogic/rocketY_0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y72         FDRE (Prop_fdre_C_Q)         0.456     5.514 r  gameTop/gameLogic/rocketY_0_reg[3]/Q
                         net (fo=2, routed)           1.022     6.536    gameTop/gameLogic/rocketY_0_reg[9]_0[3]
    SLICE_X39Y73         LUT6 (Prop_lut6_I0_O)        0.124     6.660 f  gameTop/gameLogic/explosionTimer_0[3]_i_96/O
                         net (fo=10, routed)          1.003     7.663    gameTop/gameLogic/explosionTimer_0[3]_i_96_n_0
    SLICE_X44Y75         LUT4 (Prop_lut4_I0_O)        0.152     7.815 r  gameTop/gameLogic/explosionTimer_0[3]_i_93/O
                         net (fo=5, routed)           0.712     8.527    gameTop/gameLogic/explosionTimer_0[3]_i_93_n_0
    SLICE_X44Y75         LUT3 (Prop_lut3_I2_O)        0.360     8.887 f  gameTop/gameLogic/explosionTimer_0[3]_i_91/O
                         net (fo=5, routed)           0.467     9.354    gameTop/gameLogic/explosionTimer_0[3]_i_91_n_0
    SLICE_X44Y75         LUT3 (Prop_lut3_I2_O)        0.326     9.680 r  gameTop/gameLogic/explosionTimer_0[3]_i_86/O
                         net (fo=4, routed)           0.647    10.327    gameTop/gameLogic/explosionTimer_0[3]_i_86_n_0
    SLICE_X45Y76         LUT5 (Prop_lut5_I1_O)        0.124    10.451 r  gameTop/gameLogic/explosionTimer_0[3]_i_27/O
                         net (fo=1, routed)           0.000    10.451    gameTop/gameLogic/explosionTimer_0[3]_i_27_n_0
    SLICE_X45Y76         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.852 r  gameTop/gameLogic/explosionTimer_0_reg[3]_i_11/CO[3]
                         net (fo=2, routed)           0.805    11.657    gameTop/gameLogic/asteroidActive_01485_in
    SLICE_X43Y74         LUT6 (Prop_lut6_I4_O)        0.124    11.781 f  gameTop/gameLogic/explosionX_0[10]_i_6/O
                         net (fo=1, routed)           0.663    12.443    gameTop/gameLogic/explosionX_0[10]_i_6_n_0
    SLICE_X43Y75         LUT3 (Prop_lut3_I1_O)        0.124    12.567 r  gameTop/gameLogic/explosionX_0[10]_i_4/O
                         net (fo=24, routed)          0.805    13.372    gameTop/gameLogic/collisionCheckMode_reg[3]_0
    SLICE_X43Y71         LUT3 (Prop_lut3_I2_O)        0.124    13.496 r  gameTop/gameLogic/explosionX_0[1]_i_1/O
                         net (fo=1, routed)           0.000    13.496    gameTop/gameLogic/_GEN_795[1]
    SLICE_X43Y71         FDRE                                         r  gameTop/gameLogic/explosionX_0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=969, routed)         1.425    14.766    gameTop/gameLogic/clock_IBUF_BUFG
    SLICE_X43Y71         FDRE                                         r  gameTop/gameLogic/explosionX_0_reg[1]/C
                         clock pessimism              0.272    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X43Y71         FDRE (Setup_fdre_C_D)        0.031    15.034    gameTop/gameLogic/explosionX_0_reg[1]
  -------------------------------------------------------------------
                         required time                         15.034    
                         arrival time                         -13.496    
  -------------------------------------------------------------------
                         slack                                  1.538    

Slack (MET) :             1.538ns  (required time - arrival time)
  Source:                 gameTop/gameLogic/collisionAstIndex_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameTop/gameLogic/asteroidActive_2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.478ns  (logic 3.366ns (39.702%)  route 5.112ns (60.298%))
  Logic Levels:           10  (CARRY4=3 LUT3=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.765ns = ( 14.765 - 10.000 ) 
    Source Clock Delay      (SCD):    5.062ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=969, routed)         1.541     5.062    gameTop/gameLogic/clock_IBUF_BUFG
    SLICE_X47Y78         FDRE                                         r  gameTop/gameLogic/collisionAstIndex_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y78         FDRE (Prop_fdre_C_Q)         0.456     5.518 r  gameTop/gameLogic/collisionAstIndex_reg[1]/Q
                         net (fo=89, routed)          1.311     6.829    gameTop/gameLogic/collisionAstIndex_reg[1]
    SLICE_X47Y73         LUT5 (Prop_lut5_I3_O)        0.152     6.981 r  gameTop/gameLogic/explosionSize_0[0]_i_3/O
                         net (fo=5, routed)           0.469     7.450    gameTop/gameLogic/explosionSize_0[0]_i_3_n_0
    SLICE_X46Y73         LUT6 (Prop_lut6_I0_O)        0.326     7.776 r  gameTop/gameLogic/explosionTimer_0[3]_i_185/O
                         net (fo=2, routed)           0.463     8.240    gameTop/gameLogic/_GEN_185[6]
    SLICE_X44Y71         LUT6 (Prop_lut6_I5_O)        0.124     8.364 r  gameTop/gameLogic/explosionTimer_0[3]_i_181/O
                         net (fo=1, routed)           0.000     8.364    gameTop/gameLogic/explosionTimer_0[3]_i_181_n_0
    SLICE_X44Y71         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.765 r  gameTop/gameLogic/explosionTimer_0_reg[3]_i_157/CO[3]
                         net (fo=1, routed)           0.000     8.765    gameTop/gameLogic/explosionTimer_0_reg[3]_i_157_n_0
    SLICE_X44Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.099 r  gameTop/gameLogic/explosionTimer_0_reg[3]_i_120/O[1]
                         net (fo=2, routed)           0.751     9.849    gameTop/gameLogic/asteroidRight[8]
    SLICE_X41Y73         LUT6 (Prop_lut6_I4_O)        0.303    10.152 r  gameTop/gameLogic/explosionTimer_0[3]_i_47/O
                         net (fo=1, routed)           0.479    10.631    gameTop/gameLogic/explosionTimer_0[3]_i_47_n_0
    SLICE_X40Y72         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465    11.096 f  gameTop/gameLogic/explosionTimer_0_reg[3]_i_14/CO[1]
                         net (fo=2, routed)           0.735    11.830    gameTop/gameLogic/_T_1061
    SLICE_X43Y75         LUT6 (Prop_lut6_I3_O)        0.329    12.159 r  gameTop/gameLogic/asteroidActive_0_i_7/O
                         net (fo=1, routed)           0.433    12.592    gameTop/gameLogic/asteroidActive_0_i_7_n_0
    SLICE_X43Y75         LUT3 (Prop_lut3_I0_O)        0.150    12.742 r  gameTop/gameLogic/asteroidActive_0_i_3/O
                         net (fo=4, routed)           0.472    13.214    gameTop/gameLogic_n_179
    SLICE_X46Y77         LUT6 (Prop_lut6_I3_O)        0.326    13.540 r  gameTop/asteroidActive_2_i_1/O
                         net (fo=1, routed)           0.000    13.540    gameTop/gameLogic/asteroidActive_2_reg_1
    SLICE_X46Y77         FDRE                                         r  gameTop/gameLogic/asteroidActive_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=969, routed)         1.424    14.765    gameTop/gameLogic/clock_IBUF_BUFG
    SLICE_X46Y77         FDRE                                         r  gameTop/gameLogic/asteroidActive_2_reg/C
                         clock pessimism              0.272    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X46Y77         FDRE (Setup_fdre_C_D)        0.077    15.079    gameTop/gameLogic/asteroidActive_2_reg
  -------------------------------------------------------------------
                         required time                         15.079    
                         arrival time                         -13.540    
  -------------------------------------------------------------------
                         slack                                  1.538    

Slack (MET) :             1.540ns  (required time - arrival time)
  Source:                 gameTop/gameLogic/rocketY_0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameTop/gameLogic/explosionX_0_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.437ns  (logic 2.315ns (27.438%)  route 6.122ns (72.562%))
  Logic Levels:           9  (CARRY4=1 LUT3=4 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.766ns = ( 14.766 - 10.000 ) 
    Source Clock Delay      (SCD):    5.058ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=969, routed)         1.537     5.058    gameTop/gameLogic/clock_IBUF_BUFG
    SLICE_X40Y72         FDRE                                         r  gameTop/gameLogic/rocketY_0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y72         FDRE (Prop_fdre_C_Q)         0.456     5.514 r  gameTop/gameLogic/rocketY_0_reg[3]/Q
                         net (fo=2, routed)           1.022     6.536    gameTop/gameLogic/rocketY_0_reg[9]_0[3]
    SLICE_X39Y73         LUT6 (Prop_lut6_I0_O)        0.124     6.660 f  gameTop/gameLogic/explosionTimer_0[3]_i_96/O
                         net (fo=10, routed)          1.003     7.663    gameTop/gameLogic/explosionTimer_0[3]_i_96_n_0
    SLICE_X44Y75         LUT4 (Prop_lut4_I0_O)        0.152     7.815 r  gameTop/gameLogic/explosionTimer_0[3]_i_93/O
                         net (fo=5, routed)           0.712     8.527    gameTop/gameLogic/explosionTimer_0[3]_i_93_n_0
    SLICE_X44Y75         LUT3 (Prop_lut3_I2_O)        0.360     8.887 f  gameTop/gameLogic/explosionTimer_0[3]_i_91/O
                         net (fo=5, routed)           0.467     9.354    gameTop/gameLogic/explosionTimer_0[3]_i_91_n_0
    SLICE_X44Y75         LUT3 (Prop_lut3_I2_O)        0.326     9.680 r  gameTop/gameLogic/explosionTimer_0[3]_i_86/O
                         net (fo=4, routed)           0.647    10.327    gameTop/gameLogic/explosionTimer_0[3]_i_86_n_0
    SLICE_X45Y76         LUT5 (Prop_lut5_I1_O)        0.124    10.451 r  gameTop/gameLogic/explosionTimer_0[3]_i_27/O
                         net (fo=1, routed)           0.000    10.451    gameTop/gameLogic/explosionTimer_0[3]_i_27_n_0
    SLICE_X45Y76         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.852 r  gameTop/gameLogic/explosionTimer_0_reg[3]_i_11/CO[3]
                         net (fo=2, routed)           0.805    11.657    gameTop/gameLogic/asteroidActive_01485_in
    SLICE_X43Y74         LUT6 (Prop_lut6_I4_O)        0.124    11.781 f  gameTop/gameLogic/explosionX_0[10]_i_6/O
                         net (fo=1, routed)           0.663    12.443    gameTop/gameLogic/explosionX_0[10]_i_6_n_0
    SLICE_X43Y75         LUT3 (Prop_lut3_I1_O)        0.124    12.567 r  gameTop/gameLogic/explosionX_0[10]_i_4/O
                         net (fo=24, routed)          0.804    13.371    gameTop/gameLogic/collisionCheckMode_reg[3]_0
    SLICE_X43Y71         LUT3 (Prop_lut3_I1_O)        0.124    13.495 r  gameTop/gameLogic/explosionX_0[5]_i_1/O
                         net (fo=1, routed)           0.000    13.495    gameTop/gameLogic/_GEN_795[5]
    SLICE_X43Y71         FDRE                                         r  gameTop/gameLogic/explosionX_0_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=969, routed)         1.425    14.766    gameTop/gameLogic/clock_IBUF_BUFG
    SLICE_X43Y71         FDRE                                         r  gameTop/gameLogic/explosionX_0_reg[5]/C
                         clock pessimism              0.272    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X43Y71         FDRE (Setup_fdre_C_D)        0.032    15.035    gameTop/gameLogic/explosionX_0_reg[5]
  -------------------------------------------------------------------
                         required time                         15.035    
                         arrival time                         -13.495    
  -------------------------------------------------------------------
                         slack                                  1.540    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 gameTop/gameLogic/explosionX_1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameTop/graphicEngineVGA/spriteXPositionReg_30_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (37.960%)  route 0.230ns (62.040%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=969, routed)         0.556     1.439    gameTop/gameLogic/clock_IBUF_BUFG
    SLICE_X40Y66         FDRE                                         r  gameTop/gameLogic/explosionX_1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y66         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  gameTop/gameLogic/explosionX_1_reg[5]/Q
                         net (fo=2, routed)           0.230     1.811    gameTop/graphicEngineVGA/spriteXPositionReg_30_reg[10]_0[5]
    SLICE_X35Y66         FDRE                                         r  gameTop/graphicEngineVGA/spriteXPositionReg_30_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=969, routed)         0.822     1.949    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X35Y66         FDRE                                         r  gameTop/graphicEngineVGA/spriteXPositionReg_30_reg[5]/C
                         clock pessimism             -0.249     1.700    
    SLICE_X35Y66         FDRE (Hold_fdre_C_D)         0.070     1.770    gameTop/graphicEngineVGA/spriteXPositionReg_30_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.770    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 gameTop/gameLogic/rocketY_2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameTop/graphicEngineVGA/spriteYPositionReg_13_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.164ns (44.152%)  route 0.207ns (55.848%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.940ns
    Source Clock Delay      (SCD):    1.432ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=969, routed)         0.549     1.432    gameTop/gameLogic/clock_IBUF_BUFG
    SLICE_X38Y76         FDRE                                         r  gameTop/gameLogic/rocketY_2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y76         FDRE (Prop_fdre_C_Q)         0.164     1.596 r  gameTop/gameLogic/rocketY_2_reg[4]/Q
                         net (fo=2, routed)           0.207     1.804    gameTop/graphicEngineVGA/spriteYPositionReg_13_reg[9]_0[4]
    SLICE_X35Y75         FDRE                                         r  gameTop/graphicEngineVGA/spriteYPositionReg_13_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=969, routed)         0.812     1.940    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X35Y75         FDRE                                         r  gameTop/graphicEngineVGA/spriteYPositionReg_13_reg[4]/C
                         clock pessimism             -0.249     1.691    
    SLICE_X35Y75         FDRE (Hold_fdre_C_D)         0.070     1.761    gameTop/graphicEngineVGA/spriteYPositionReg_13_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.761    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 gameTop/gameLogic/explosionX_1_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameTop/graphicEngineVGA/spriteXPositionReg_30_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.141ns (37.735%)  route 0.233ns (62.265%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=969, routed)         0.554     1.437    gameTop/gameLogic/clock_IBUF_BUFG
    SLICE_X40Y68         FDRE                                         r  gameTop/gameLogic/explosionX_1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y68         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  gameTop/gameLogic/explosionX_1_reg[10]/Q
                         net (fo=2, routed)           0.233     1.811    gameTop/graphicEngineVGA/spriteXPositionReg_30_reg[10]_0[10]
    SLICE_X35Y68         FDRE                                         r  gameTop/graphicEngineVGA/spriteXPositionReg_30_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=969, routed)         0.819     1.947    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X35Y68         FDRE                                         r  gameTop/graphicEngineVGA/spriteXPositionReg_30_reg[10]/C
                         clock pessimism             -0.249     1.698    
    SLICE_X35Y68         FDRE (Hold_fdre_C_D)         0.070     1.768    gameTop/graphicEngineVGA/spriteXPositionReg_30_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.768    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 gameTop/gameLogic/rocketY_2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameTop/graphicEngineVGA/spriteYPositionReg_13_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.164ns (44.061%)  route 0.208ns (55.939%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.940ns
    Source Clock Delay      (SCD):    1.432ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=969, routed)         0.549     1.432    gameTop/gameLogic/clock_IBUF_BUFG
    SLICE_X38Y76         FDRE                                         r  gameTop/gameLogic/rocketY_2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y76         FDRE (Prop_fdre_C_Q)         0.164     1.596 r  gameTop/gameLogic/rocketY_2_reg[5]/Q
                         net (fo=2, routed)           0.208     1.804    gameTop/graphicEngineVGA/spriteYPositionReg_13_reg[9]_0[5]
    SLICE_X35Y75         FDRE                                         r  gameTop/graphicEngineVGA/spriteYPositionReg_13_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=969, routed)         0.812     1.940    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X35Y75         FDRE                                         r  gameTop/graphicEngineVGA/spriteYPositionReg_13_reg[5]/C
                         clock pessimism             -0.249     1.691    
    SLICE_X35Y75         FDRE (Hold_fdre_C_D)         0.066     1.757    gameTop/graphicEngineVGA/spriteYPositionReg_13_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.757    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 gameTop/gameLogic/rocketY_2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameTop/graphicEngineVGA/spriteYPositionReg_13_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.164ns (43.564%)  route 0.212ns (56.436%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.941ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=969, routed)         0.551     1.434    gameTop/gameLogic/clock_IBUF_BUFG
    SLICE_X38Y72         FDRE                                         r  gameTop/gameLogic/rocketY_2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y72         FDRE (Prop_fdre_C_Q)         0.164     1.598 r  gameTop/gameLogic/rocketY_2_reg[2]/Q
                         net (fo=2, routed)           0.212     1.811    gameTop/graphicEngineVGA/spriteYPositionReg_13_reg[9]_0[2]
    SLICE_X35Y73         FDRE                                         r  gameTop/graphicEngineVGA/spriteYPositionReg_13_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=969, routed)         0.813     1.941    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X35Y73         FDRE                                         r  gameTop/graphicEngineVGA/spriteYPositionReg_13_reg[2]/C
                         clock pessimism             -0.249     1.692    
    SLICE_X35Y73         FDRE (Hold_fdre_C_D)         0.070     1.762    gameTop/graphicEngineVGA/spriteYPositionReg_13_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.762    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 gameTop/gameLogic/explosionX_1_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameTop/gameLogic/explosionX_2_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.141ns (37.943%)  route 0.231ns (62.057%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=969, routed)         0.554     1.437    gameTop/gameLogic/clock_IBUF_BUFG
    SLICE_X40Y68         FDRE                                         r  gameTop/gameLogic/explosionX_1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y68         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  gameTop/gameLogic/explosionX_1_reg[8]/Q
                         net (fo=2, routed)           0.231     1.809    gameTop/gameLogic/explosionX_1_reg[10]_0[8]
    SLICE_X34Y68         FDRE                                         r  gameTop/gameLogic/explosionX_2_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=969, routed)         0.819     1.947    gameTop/gameLogic/clock_IBUF_BUFG
    SLICE_X34Y68         FDRE                                         r  gameTop/gameLogic/explosionX_2_reg[8]/C
                         clock pessimism             -0.249     1.698    
    SLICE_X34Y68         FDRE (Hold_fdre_C_D)         0.052     1.750    gameTop/gameLogic/explosionX_2_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.750    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 gameTop/gameLogic/explosionY_1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameTop/gameLogic/explosionY_2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.164ns (41.741%)  route 0.229ns (58.259%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=969, routed)         0.553     1.436    gameTop/gameLogic/clock_IBUF_BUFG
    SLICE_X38Y69         FDRE                                         r  gameTop/gameLogic/explosionY_1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y69         FDRE (Prop_fdre_C_Q)         0.164     1.600 r  gameTop/gameLogic/explosionY_1_reg[7]/Q
                         net (fo=2, routed)           0.229     1.829    gameTop/gameLogic/explosionY_1_reg[8]_0[5]
    SLICE_X34Y68         FDRE                                         r  gameTop/gameLogic/explosionY_2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=969, routed)         0.819     1.947    gameTop/gameLogic/clock_IBUF_BUFG
    SLICE_X34Y68         FDRE                                         r  gameTop/gameLogic/explosionY_2_reg[7]/C
                         clock pessimism             -0.249     1.698    
    SLICE_X34Y68         FDRE (Hold_fdre_C_D)         0.063     1.761    gameTop/gameLogic/explosionY_2_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.761    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 gameTop/graphicEngineVGA/spriteVisibleReg_15_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameTop/graphicEngineVGA/multiHotPriortyReductionTree_io_selectInput_15_pipeReg__1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.164ns (41.695%)  route 0.229ns (58.305%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=969, routed)         0.554     1.437    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X38Y81         FDSE                                         r  gameTop/graphicEngineVGA/spriteVisibleReg_15_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y81         FDSE (Prop_fdse_C_Q)         0.164     1.601 r  gameTop/graphicEngineVGA/spriteVisibleReg_15_reg/Q
                         net (fo=2, routed)           0.229     1.831    gameTop/graphicEngineVGA/spriteVisibleReg_15
    SLICE_X34Y79         FDRE                                         r  gameTop/graphicEngineVGA/multiHotPriortyReductionTree_io_selectInput_15_pipeReg__1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=969, routed)         0.817     1.945    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X34Y79         FDRE                                         r  gameTop/graphicEngineVGA/multiHotPriortyReductionTree_io_selectInput_15_pipeReg__1_reg/C
                         clock pessimism             -0.249     1.696    
    SLICE_X34Y79         FDRE (Hold_fdre_C_D)         0.052     1.748    gameTop/graphicEngineVGA/multiHotPriortyReductionTree_io_selectInput_15_pipeReg__1_reg
  -------------------------------------------------------------------
                         required time                         -1.748    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 gameTop/gameLogic/explosionY_1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameTop/graphicEngineVGA/spriteYPositionReg_30_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.141ns (34.619%)  route 0.266ns (65.381%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=969, routed)         0.556     1.439    gameTop/gameLogic/clock_IBUF_BUFG
    SLICE_X36Y66         FDRE                                         r  gameTop/gameLogic/explosionY_1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y66         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  gameTop/gameLogic/explosionY_1_reg[4]/Q
                         net (fo=2, routed)           0.266     1.847    gameTop/graphicEngineVGA/spriteYPositionReg_30_reg[8]_0[2]
    SLICE_X33Y65         FDRE                                         r  gameTop/graphicEngineVGA/spriteYPositionReg_30_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=969, routed)         0.823     1.951    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X33Y65         FDRE                                         r  gameTop/graphicEngineVGA/spriteYPositionReg_30_reg[4]/C
                         clock pessimism             -0.249     1.702    
    SLICE_X33Y65         FDRE (Hold_fdre_C_D)         0.055     1.757    gameTop/graphicEngineVGA/spriteYPositionReg_30_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.757    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 gameTop/gameLogic/explosionY_1_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameTop/gameLogic/explosionY_2_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.164ns (38.495%)  route 0.262ns (61.505%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=969, routed)         0.553     1.436    gameTop/gameLogic/clock_IBUF_BUFG
    SLICE_X38Y69         FDRE                                         r  gameTop/gameLogic/explosionY_1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y69         FDRE (Prop_fdre_C_Q)         0.164     1.600 r  gameTop/gameLogic/explosionY_1_reg[8]/Q
                         net (fo=2, routed)           0.262     1.862    gameTop/gameLogic/explosionY_1_reg[8]_0[6]
    SLICE_X32Y68         FDRE                                         r  gameTop/gameLogic/explosionY_2_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=969, routed)         0.820     1.948    gameTop/gameLogic/clock_IBUF_BUFG
    SLICE_X32Y68         FDRE                                         r  gameTop/gameLogic/explosionY_2_reg[8]/C
                         clock pessimism             -0.249     1.699    
    SLICE_X32Y68         FDRE (Hold_fdre_C_D)         0.070     1.769    gameTop/gameLogic/explosionY_2_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.769    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.093    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y34  gameTop/graphicEngineVGA/backBufferMemory/ramsSpWf/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y36  gameTop/graphicEngineVGA/backBufferRestoreMemory/ramsSpWf/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y35  gameTop/graphicEngineVGA/backBufferShadowMemory/ramsSpWf/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y32  gameTop/graphicEngineVGA/backTileMemories_0/ramsSpWf/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y33  gameTop/graphicEngineVGA/backTileMemories_15/ramsSpWf/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y31  gameTop/graphicEngineVGA/spriteMemories_0/ramsSpWf/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y32  gameTop/graphicEngineVGA/spriteMemories_1/ramsSpWf/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y32  gameTop/graphicEngineVGA/spriteMemories_1/ramsSpWf/RAM_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y29  gameTop/graphicEngineVGA/spriteMemories_10/ramsSpWf/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y29  gameTop/graphicEngineVGA/spriteMemories_11/ramsSpWf/RAM_reg/CLKARDCLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X14Y79  gameTop/graphicEngineVGA/io_Hsync_pipeReg_1_reg_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X14Y79  gameTop/graphicEngineVGA/io_Hsync_pipeReg_1_reg_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X14Y79  gameTop/graphicEngineVGA/io_Vsync_pipeReg_1_reg_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X14Y79  gameTop/graphicEngineVGA/io_Vsync_pipeReg_1_reg_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X14Y79  gameTop/graphicEngineVGA/pixelColourVGA_pipeReg_1_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X14Y79  gameTop/graphicEngineVGA/pixelColourVGA_pipeReg_1_reg_srl2/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X50Y91  pipeResetReg_0_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X50Y91  pipeResetReg_0_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X50Y91  pipeResetReg_1_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X50Y91  pipeResetReg_1_reg/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X14Y79  gameTop/graphicEngineVGA/io_Hsync_pipeReg_1_reg_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X14Y79  gameTop/graphicEngineVGA/io_Hsync_pipeReg_1_reg_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X14Y79  gameTop/graphicEngineVGA/io_Vsync_pipeReg_1_reg_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X14Y79  gameTop/graphicEngineVGA/io_Vsync_pipeReg_1_reg_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X14Y79  gameTop/graphicEngineVGA/pixelColourVGA_pipeReg_1_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X14Y79  gameTop/graphicEngineVGA/pixelColourVGA_pipeReg_1_reg_srl2/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X50Y91  pipeResetReg_0_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X50Y91  pipeResetReg_0_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X50Y91  pipeResetReg_1_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X50Y91  pipeResetReg_1_reg/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            17 Endpoints
Min Delay            17 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 gameTop/graphicEngineVGA/io_Vsync_pipeReg_0_reg__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_Vsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.973ns  (logic 4.158ns (52.157%)  route 3.814ns (47.843%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=969, routed)         1.544     5.065    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X14Y79         FDRE                                         r  gameTop/graphicEngineVGA/io_Vsync_pipeReg_0_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y79         FDRE (Prop_fdre_C_Q)         0.478     5.543 r  gameTop/graphicEngineVGA/io_Vsync_pipeReg_0_reg__0/Q
                         net (fo=1, routed)           3.814     9.357    io_Vsync_OBUF
    R19                  OBUF (Prop_obuf_I_O)         3.680    13.037 r  io_Vsync_OBUF_inst/O
                         net (fo=0)                   0.000    13.037    io_Vsync
    R19                                                               r  io_Vsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gameTop/graphicEngineVGA/io_Hsync_pipeReg_0_reg__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_Hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.806ns  (logic 4.146ns (53.106%)  route 3.661ns (46.894%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=969, routed)         1.544     5.065    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X14Y79         FDRE                                         r  gameTop/graphicEngineVGA/io_Hsync_pipeReg_0_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y79         FDRE (Prop_fdre_C_Q)         0.478     5.543 r  gameTop/graphicEngineVGA/io_Hsync_pipeReg_0_reg__0/Q
                         net (fo=1, routed)           3.661     9.203    io_Hsync_OBUF
    P19                  OBUF (Prop_obuf_I_O)         3.668    12.871 r  io_Hsync_OBUF_inst/O
                         net (fo=0)                   0.000    12.871    io_Hsync
    P19                                                               r  io_Hsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gameTop/graphicEngineVGA/io_vgaBlue_REG_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_vgaBlue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.738ns  (logic 3.959ns (51.171%)  route 3.778ns (48.829%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=969, routed)         1.541     5.062    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X29Y79         FDRE                                         r  gameTop/graphicEngineVGA/io_vgaBlue_REG_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y79         FDRE (Prop_fdre_C_Q)         0.456     5.518 r  gameTop/graphicEngineVGA/io_vgaBlue_REG_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           3.778     9.296    lopt_2
    L18                  OBUF (Prop_obuf_I_O)         3.503    12.799 r  io_vgaBlue_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.799    io_vgaBlue[1]
    L18                                                               r  io_vgaBlue[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gameTop/gameLogic/ledActive_2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led_2
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.729ns  (logic 3.957ns (51.197%)  route 3.772ns (48.803%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=969, routed)         1.534     5.055    gameTop/gameLogic/clock_IBUF_BUFG
    SLICE_X29Y75         FDRE                                         r  gameTop/gameLogic/ledActive_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y75         FDRE (Prop_fdre_C_Q)         0.456     5.511 r  gameTop/gameLogic/ledActive_2_reg/Q
                         net (fo=1, routed)           3.772     9.283    io_led_2_OBUF
    U19                  OBUF (Prop_obuf_I_O)         3.501    12.784 r  io_led_2_OBUF_inst/O
                         net (fo=0)                   0.000    12.784    io_led_2
    U19                                                               r  io_led_2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gameTop/graphicEngineVGA/io_vgaRed_REG_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_vgaRed[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.633ns  (logic 3.958ns (51.857%)  route 3.675ns (48.143%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=969, routed)         1.541     5.062    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X28Y79         FDRE                                         r  gameTop/graphicEngineVGA/io_vgaRed_REG_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y79         FDRE (Prop_fdre_C_Q)         0.456     5.518 r  gameTop/graphicEngineVGA/io_vgaRed_REG_reg[3]/Q
                         net (fo=1, routed)           3.675     9.193    io_vgaRed_OBUF[1]
    N19                  OBUF (Prop_obuf_I_O)         3.502    12.695 r  io_vgaRed_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.695    io_vgaRed[3]
    N19                                                               r  io_vgaRed[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gameTop/graphicEngineVGA/io_vgaBlue_REG_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_vgaBlue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.621ns  (logic 3.981ns (52.231%)  route 3.641ns (47.769%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=969, routed)         1.541     5.062    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X29Y79         FDRE                                         r  gameTop/graphicEngineVGA/io_vgaBlue_REG_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y79         FDRE (Prop_fdre_C_Q)         0.456     5.518 r  gameTop/graphicEngineVGA/io_vgaBlue_REG_reg[3]/Q
                         net (fo=1, routed)           3.641     9.159    io_vgaBlue_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         3.525    12.683 r  io_vgaBlue_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.683    io_vgaBlue[3]
    J18                                                               r  io_vgaBlue[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gameTop/gameLogic/ledActive_1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led_1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.610ns  (logic 3.986ns (52.373%)  route 3.625ns (47.627%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=969, routed)         1.535     5.056    gameTop/gameLogic/clock_IBUF_BUFG
    SLICE_X45Y74         FDRE                                         r  gameTop/gameLogic/ledActive_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y74         FDRE (Prop_fdre_C_Q)         0.456     5.512 r  gameTop/gameLogic/ledActive_1_reg/Q
                         net (fo=1, routed)           3.625     9.136    io_led_1_OBUF
    E19                  OBUF (Prop_obuf_I_O)         3.530    12.666 r  io_led_1_OBUF_inst/O
                         net (fo=0)                   0.000    12.666    io_led_1
    E19                                                               r  io_led_1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gameTop/graphicEngineVGA/io_vgaBlue_REG_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_vgaBlue[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.603ns  (logic 3.975ns (52.282%)  route 3.628ns (47.718%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=969, routed)         1.540     5.061    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X28Y78         FDRE                                         r  gameTop/graphicEngineVGA/io_vgaBlue_REG_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y78         FDRE (Prop_fdre_C_Q)         0.456     5.517 r  gameTop/graphicEngineVGA/io_vgaBlue_REG_reg[2]/Q
                         net (fo=1, routed)           3.628     9.145    io_vgaBlue_OBUF[0]
    K18                  OBUF (Prop_obuf_I_O)         3.519    12.663 r  io_vgaBlue_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.663    io_vgaBlue[2]
    K18                                                               r  io_vgaBlue[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gameTop/graphicEngineVGA/io_vgaGreen_REG_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_vgaGreen[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.598ns  (logic 3.985ns (52.452%)  route 3.612ns (47.548%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=969, routed)         1.541     5.062    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X28Y79         FDRE                                         r  gameTop/graphicEngineVGA/io_vgaGreen_REG_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y79         FDRE (Prop_fdre_C_Q)         0.456     5.518 r  gameTop/graphicEngineVGA/io_vgaGreen_REG_reg[2]/Q
                         net (fo=1, routed)           3.612     9.130    io_vgaGreen_OBUF[0]
    G17                  OBUF (Prop_obuf_I_O)         3.529    12.659 r  io_vgaGreen_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.659    io_vgaGreen[2]
    G17                                                               r  io_vgaGreen[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gameTop/graphicEngineVGA/io_vgaRed_REG_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_vgaRed[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.585ns  (logic 3.980ns (52.469%)  route 3.605ns (47.531%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=969, routed)         1.540     5.061    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X28Y78         FDRE                                         r  gameTop/graphicEngineVGA/io_vgaRed_REG_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y78         FDRE (Prop_fdre_C_Q)         0.456     5.517 r  gameTop/graphicEngineVGA/io_vgaRed_REG_reg[2]/Q
                         net (fo=1, routed)           3.605     9.122    io_vgaRed_OBUF[0]
    J19                  OBUF (Prop_obuf_I_O)         3.524    12.646 r  io_vgaRed_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.646    io_vgaRed[2]
    J19                                                               r  io_vgaRed[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 gameTop/graphicEngineVGA/missingFrameErrorReg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_missingFrameError
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.199ns  (logic 1.363ns (62.006%)  route 0.835ns (37.994%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=969, routed)         0.556     1.439    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X36Y83         FDRE                                         r  gameTop/graphicEngineVGA/missingFrameErrorReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y83         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  gameTop/graphicEngineVGA/missingFrameErrorReg_reg/Q
                         net (fo=2, routed)           0.835     2.416    io_missingFrameError_OBUF
    L1                   OBUF (Prop_obuf_I_O)         1.222     3.638 r  io_missingFrameError_OBUF_inst/O
                         net (fo=0)                   0.000     3.638    io_missingFrameError
    L1                                                                r  io_missingFrameError (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gameTop/graphicEngineVGA/io_vgaGreen_REG_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_vgaGreen[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.363ns  (logic 1.372ns (58.069%)  route 0.991ns (41.931%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=969, routed)         0.551     1.434    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X28Y78         FDRE                                         r  gameTop/graphicEngineVGA/io_vgaGreen_REG_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y78         FDRE (Prop_fdre_C_Q)         0.141     1.575 r  gameTop/graphicEngineVGA/io_vgaGreen_REG_reg[3]/Q
                         net (fo=1, routed)           0.991     2.566    io_vgaGreen_OBUF[1]
    D17                  OBUF (Prop_obuf_I_O)         1.231     3.798 r  io_vgaGreen_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.798    io_vgaGreen[3]
    D17                                                               r  io_vgaGreen[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gameTop/graphicEngineVGA/io_vgaBlue_REG_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_vgaBlue[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.492ns  (logic 1.338ns (53.669%)  route 1.155ns (46.331%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=969, routed)         0.552     1.435    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X29Y79         FDRE                                         r  gameTop/graphicEngineVGA/io_vgaBlue_REG_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y79         FDRE (Prop_fdre_C_Q)         0.141     1.576 r  gameTop/graphicEngineVGA/io_vgaBlue_REG_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           1.155     2.731    lopt
    N18                  OBUF (Prop_obuf_I_O)         1.197     3.927 r  io_vgaBlue_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.927    io_vgaBlue[0]
    N18                                                               r  io_vgaBlue[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gameTop/graphicEngineVGA/io_vgaGreen_REG_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_vgaGreen[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.506ns  (logic 1.348ns (53.766%)  route 1.159ns (46.234%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=969, routed)         0.551     1.434    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X28Y78         FDRE                                         r  gameTop/graphicEngineVGA/io_vgaGreen_REG_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y78         FDRE (Prop_fdre_C_Q)         0.141     1.575 r  gameTop/graphicEngineVGA/io_vgaGreen_REG_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           1.159     2.734    lopt_6
    H17                  OBUF (Prop_obuf_I_O)         1.207     3.941 r  io_vgaGreen_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.941    io_vgaGreen[1]
    H17                                                               r  io_vgaGreen[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gameTop/graphicEngineVGA/io_vgaRed_REG_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_vgaRed[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.510ns  (logic 1.361ns (54.226%)  route 1.149ns (45.774%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=969, routed)         0.552     1.435    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X28Y79         FDRE                                         r  gameTop/graphicEngineVGA/io_vgaRed_REG_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y79         FDRE (Prop_fdre_C_Q)         0.141     1.576 r  gameTop/graphicEngineVGA/io_vgaRed_REG_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           1.149     2.725    lopt_10
    H19                  OBUF (Prop_obuf_I_O)         1.220     3.946 r  io_vgaRed_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.946    io_vgaRed[1]
    H19                                                               r  io_vgaRed[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gameTop/graphicEngineVGA/io_vgaGreen_REG_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_vgaGreen[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.533ns  (logic 1.363ns (53.804%)  route 1.170ns (46.196%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=969, routed)         0.552     1.435    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X28Y79         FDRE                                         r  gameTop/graphicEngineVGA/io_vgaGreen_REG_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y79         FDRE (Prop_fdre_C_Q)         0.141     1.576 r  gameTop/graphicEngineVGA/io_vgaGreen_REG_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           1.170     2.746    lopt_4
    J17                  OBUF (Prop_obuf_I_O)         1.222     3.968 r  io_vgaGreen_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.968    io_vgaGreen[0]
    J17                                                               r  io_vgaGreen[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gameTop/graphicEngineVGA/io_vgaRed_REG_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_vgaRed[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.552ns  (logic 1.407ns (55.127%)  route 1.145ns (44.873%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=969, routed)         0.551     1.434    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X28Y78         FDRE                                         r  gameTop/graphicEngineVGA/io_vgaRed_REG_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y78         FDRE (Prop_fdre_C_Q)         0.128     1.562 r  gameTop/graphicEngineVGA/io_vgaRed_REG_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           1.145     2.707    lopt_8
    G19                  OBUF (Prop_obuf_I_O)         1.279     3.986 r  io_vgaRed_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.986    io_vgaRed[0]
    G19                                                               r  io_vgaRed[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gameTop/graphicEngineVGA/io_vgaRed_REG_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_vgaRed[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.584ns  (logic 1.366ns (52.855%)  route 1.218ns (47.145%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=969, routed)         0.551     1.434    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X28Y78         FDRE                                         r  gameTop/graphicEngineVGA/io_vgaRed_REG_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y78         FDRE (Prop_fdre_C_Q)         0.141     1.575 r  gameTop/graphicEngineVGA/io_vgaRed_REG_reg[2]/Q
                         net (fo=1, routed)           1.218     2.794    io_vgaRed_OBUF[0]
    J19                  OBUF (Prop_obuf_I_O)         1.225     4.018 r  io_vgaRed_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.018    io_vgaRed[2]
    J19                                                               r  io_vgaRed[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gameTop/graphicEngineVGA/io_vgaBlue_REG_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_vgaBlue[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.597ns  (logic 1.361ns (52.407%)  route 1.236ns (47.593%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=969, routed)         0.551     1.434    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X28Y78         FDRE                                         r  gameTop/graphicEngineVGA/io_vgaBlue_REG_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y78         FDRE (Prop_fdre_C_Q)         0.141     1.575 r  gameTop/graphicEngineVGA/io_vgaBlue_REG_reg[2]/Q
                         net (fo=1, routed)           1.236     2.811    io_vgaBlue_OBUF[0]
    K18                  OBUF (Prop_obuf_I_O)         1.220     4.031 r  io_vgaBlue_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.031    io_vgaBlue[2]
    K18                                                               r  io_vgaBlue[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gameTop/graphicEngineVGA/io_vgaGreen_REG_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_vgaGreen[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.610ns  (logic 1.371ns (52.520%)  route 1.239ns (47.480%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=969, routed)         0.552     1.435    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X28Y79         FDRE                                         r  gameTop/graphicEngineVGA/io_vgaGreen_REG_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y79         FDRE (Prop_fdre_C_Q)         0.141     1.576 r  gameTop/graphicEngineVGA/io_vgaGreen_REG_reg[2]/Q
                         net (fo=1, routed)           1.239     2.816    io_vgaGreen_OBUF[0]
    G17                  OBUF (Prop_obuf_I_O)         1.230     4.046 r  io_vgaGreen_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.046    io_vgaGreen[2]
    G17                                                               r  io_vgaGreen[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 io_btnU
                            (input port)
  Destination:            gameTop/btnUState_pipeReg_2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.430ns  (logic 1.454ns (26.771%)  route 3.977ns (73.229%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.773ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.773ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  io_btnU (IN)
                         net (fo=0)                   0.000     0.000    io_btnU
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  io_btnU_IBUF_inst/O
                         net (fo=1, routed)           3.977     5.430    gameTop/io_btnU_IBUF
    SLICE_X40Y85         FDRE                                         r  gameTop/btnUState_pipeReg_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=969, routed)         1.432     4.773    gameTop/clock_IBUF_BUFG
    SLICE_X40Y85         FDRE                                         r  gameTop/btnUState_pipeReg_2_reg/C

Slack:                    inf
  Source:                 io_btnD
                            (input port)
  Destination:            gameTop/btnDState_pipeReg_2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.373ns  (logic 1.452ns (27.034%)  route 3.920ns (72.966%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.773ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.773ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  io_btnD (IN)
                         net (fo=0)                   0.000     0.000    io_btnD
    U17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  io_btnD_IBUF_inst/O
                         net (fo=1, routed)           3.920     5.373    gameTop/io_btnD_IBUF
    SLICE_X40Y85         FDRE                                         r  gameTop/btnDState_pipeReg_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=969, routed)         1.432     4.773    gameTop/clock_IBUF_BUFG
    SLICE_X40Y85         FDRE                                         r  gameTop/btnDState_pipeReg_2_reg/C

Slack:                    inf
  Source:                 io_btnC
                            (input port)
  Destination:            gameTop/btnCState_pipeReg_2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.329ns  (logic 1.441ns (27.046%)  route 3.888ns (72.954%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.773ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.773ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  io_btnC (IN)
                         net (fo=0)                   0.000     0.000    io_btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  io_btnC_IBUF_inst/O
                         net (fo=1, routed)           3.888     5.329    gameTop/io_btnC_IBUF
    SLICE_X46Y84         FDRE                                         r  gameTop/btnCState_pipeReg_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=969, routed)         1.432     4.773    gameTop/clock_IBUF_BUFG
    SLICE_X46Y84         FDRE                                         r  gameTop/btnCState_pipeReg_2_reg/C

Slack:                    inf
  Source:                 io_btnR
                            (input port)
  Destination:            gameTop/btnRState_pipeReg_2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.284ns  (logic 1.451ns (27.464%)  route 3.833ns (72.536%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.772ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  io_btnR (IN)
                         net (fo=0)                   0.000     0.000    io_btnR
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  io_btnR_IBUF_inst/O
                         net (fo=1, routed)           3.833     5.284    gameTop/io_btnR_IBUF
    SLICE_X40Y84         FDRE                                         r  gameTop/btnRState_pipeReg_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=969, routed)         1.431     4.772    gameTop/clock_IBUF_BUFG
    SLICE_X40Y84         FDRE                                         r  gameTop/btnRState_pipeReg_2_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            syncResetInput_REG_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.388ns  (logic 1.456ns (42.983%)  route 1.932ns (57.017%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.780ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  reset_IBUF_inst/O
                         net (fo=1, routed)           1.932     3.388    reset_IBUF
    SLICE_X54Y88         FDRE                                         r  syncResetInput_REG_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=969, routed)         1.439     4.780    clock_IBUF_BUFG
    SLICE_X54Y88         FDRE                                         r  syncResetInput_REG_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            syncResetInput_REG_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.021ns  (logic 0.224ns (21.967%)  route 0.797ns (78.033%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.960ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  reset_IBUF_inst/O
                         net (fo=1, routed)           0.797     1.021    reset_IBUF
    SLICE_X54Y88         FDRE                                         r  syncResetInput_REG_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=969, routed)         0.832     1.960    clock_IBUF_BUFG
    SLICE_X54Y88         FDRE                                         r  syncResetInput_REG_reg/C

Slack:                    inf
  Source:                 io_btnC
                            (input port)
  Destination:            gameTop/btnCState_pipeReg_2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.929ns  (logic 0.210ns (10.860%)  route 1.720ns (89.140%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.953ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  io_btnC (IN)
                         net (fo=0)                   0.000     0.000    io_btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  io_btnC_IBUF_inst/O
                         net (fo=1, routed)           1.720     1.929    gameTop/io_btnC_IBUF
    SLICE_X46Y84         FDRE                                         r  gameTop/btnCState_pipeReg_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=969, routed)         0.826     1.953    gameTop/clock_IBUF_BUFG
    SLICE_X46Y84         FDRE                                         r  gameTop/btnCState_pipeReg_2_reg/C

Slack:                    inf
  Source:                 io_btnR
                            (input port)
  Destination:            gameTop/btnRState_pipeReg_2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.930ns  (logic 0.219ns (11.361%)  route 1.711ns (88.639%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.952ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  io_btnR (IN)
                         net (fo=0)                   0.000     0.000    io_btnR
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  io_btnR_IBUF_inst/O
                         net (fo=1, routed)           1.711     1.930    gameTop/io_btnR_IBUF
    SLICE_X40Y84         FDRE                                         r  gameTop/btnRState_pipeReg_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=969, routed)         0.825     1.952    gameTop/clock_IBUF_BUFG
    SLICE_X40Y84         FDRE                                         r  gameTop/btnRState_pipeReg_2_reg/C

Slack:                    inf
  Source:                 io_btnD
                            (input port)
  Destination:            gameTop/btnDState_pipeReg_2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.951ns  (logic 0.221ns (11.306%)  route 1.730ns (88.694%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.953ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  io_btnD (IN)
                         net (fo=0)                   0.000     0.000    io_btnD
    U17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  io_btnD_IBUF_inst/O
                         net (fo=1, routed)           1.730     1.951    gameTop/io_btnD_IBUF
    SLICE_X40Y85         FDRE                                         r  gameTop/btnDState_pipeReg_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=969, routed)         0.826     1.953    gameTop/clock_IBUF_BUFG
    SLICE_X40Y85         FDRE                                         r  gameTop/btnDState_pipeReg_2_reg/C

Slack:                    inf
  Source:                 io_btnU
                            (input port)
  Destination:            gameTop/btnUState_pipeReg_2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.974ns  (logic 0.222ns (11.237%)  route 1.753ns (88.763%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.953ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  io_btnU (IN)
                         net (fo=0)                   0.000     0.000    io_btnU
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  io_btnU_IBUF_inst/O
                         net (fo=1, routed)           1.753     1.974    gameTop/io_btnU_IBUF
    SLICE_X40Y85         FDRE                                         r  gameTop/btnUState_pipeReg_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=969, routed)         0.826     1.953    gameTop/clock_IBUF_BUFG
    SLICE_X40Y85         FDRE                                         r  gameTop/btnUState_pipeReg_2_reg/C





