library ieee;
use ieee.std_logic_1164.all;
use work.ogpu_data_record_pkg.all;

entity ogpu_quad_edge_test is
	port(clock: in std_logic;
		  reset: in std_logic;
		  e0: in ogpu_edge;
		  e1: in ogpu_edge;
		  e2: in ogpu_edge;
		  edge_test: in std_logic;
		  edge_ready: out std_logic;
		  edge_mask: out std_logic_vector(0 to 3));
end ogpu_quad_edge_test;

architecture edge_test_1 of ogpu_quad_edge_test is
begin
end edge_test_1;