-- Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2014.3 (lin64) Build 1034051 Fri Oct  3 16:31:15 MDT 2014
-- Date        : Sun Oct 25 15:46:30 2015
-- Host        : arthas-ubuntu running 64-bit Ubuntu 14.04.3 LTS
-- Command     : write_vhdl -force -mode funcsim
--               /home/arthas/git/SHD/SHD.srcs/sources_1/ip/pcie3_7x_0/pcie3_7x_0_funcsim.vhdl
-- Design      : pcie3_7x_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7vx690tffg1761-2
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_7x_0_pcie3_7x_0_gtx_cpllpd_ovrd is
  port (
    CPLLPD0 : out STD_LOGIC;
    CPLLRESET0 : out STD_LOGIC;
    gt_refclk : in STD_LOGIC;
    p_0_in15_in : in STD_LOGIC;
    rst_cpllpd : in STD_LOGIC;
    p_0_in13_in : in STD_LOGIC;
    I18 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_7x_0_pcie3_7x_0_gtx_cpllpd_ovrd : entity is "pcie3_7x_0_gtx_cpllpd_ovrd";
end pcie3_7x_0_pcie3_7x_0_gtx_cpllpd_ovrd;

architecture STRUCTURE of pcie3_7x_0_pcie3_7x_0_gtx_cpllpd_ovrd is
  signal cpllpd : STD_LOGIC;
  signal cpllrst : STD_LOGIC;
  signal \n_0_cpllpd_wait_reg[94]_srl31\ : STD_LOGIC;
  signal \n_0_cpllreset_wait_reg[126]_srl31\ : STD_LOGIC;
  signal \n_1_cpllpd_wait_reg[31]_srl32\ : STD_LOGIC;
  signal \n_1_cpllpd_wait_reg[63]_srl32\ : STD_LOGIC;
  signal \n_1_cpllreset_wait_reg[31]_srl32\ : STD_LOGIC;
  signal \n_1_cpllreset_wait_reg[63]_srl32\ : STD_LOGIC;
  signal \n_1_cpllreset_wait_reg[95]_srl32\ : STD_LOGIC;
  signal \NLW_cpllpd_wait_reg[31]_srl32_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_cpllpd_wait_reg[63]_srl32_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_cpllpd_wait_reg[94]_srl31_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_cpllreset_wait_reg[126]_srl31_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_cpllreset_wait_reg[31]_srl32_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_cpllreset_wait_reg[63]_srl32_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_cpllreset_wait_reg[95]_srl32_Q_UNCONNECTED\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \cpllpd_wait_reg[31]_srl32\ : label is "inst/\gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg ";
  attribute srl_name : string;
  attribute srl_name of \cpllpd_wait_reg[31]_srl32\ : label is "inst/\gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32 ";
  attribute srl_bus_name of \cpllpd_wait_reg[63]_srl32\ : label is "inst/\gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg ";
  attribute srl_name of \cpllpd_wait_reg[63]_srl32\ : label is "inst/\gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32 ";
  attribute srl_bus_name of \cpllpd_wait_reg[94]_srl31\ : label is "inst/\gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg ";
  attribute srl_name of \cpllpd_wait_reg[94]_srl31\ : label is "inst/\gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31 ";
  attribute srl_bus_name of \cpllreset_wait_reg[126]_srl31\ : label is "inst/\gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg ";
  attribute srl_name of \cpllreset_wait_reg[126]_srl31\ : label is "inst/\gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31 ";
  attribute srl_bus_name of \cpllreset_wait_reg[31]_srl32\ : label is "inst/\gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg ";
  attribute srl_name of \cpllreset_wait_reg[31]_srl32\ : label is "inst/\gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[31]_srl32 ";
  attribute srl_bus_name of \cpllreset_wait_reg[63]_srl32\ : label is "inst/\gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg ";
  attribute srl_name of \cpllreset_wait_reg[63]_srl32\ : label is "inst/\gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32 ";
  attribute srl_bus_name of \cpllreset_wait_reg[95]_srl32\ : label is "inst/\gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg ";
  attribute srl_name of \cpllreset_wait_reg[95]_srl32\ : label is "inst/\gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32 ";
begin
\cpllpd_wait_reg[31]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"FFFFFFFF"
    )
    port map (
      A(4) => '1',
      A(3) => '1',
      A(2) => '1',
      A(1) => '1',
      A(0) => '1',
      CE => '1',
      CLK => gt_refclk,
      D => '0',
      Q => \NLW_cpllpd_wait_reg[31]_srl32_Q_UNCONNECTED\,
      Q31 => \n_1_cpllpd_wait_reg[31]_srl32\
    );
\cpllpd_wait_reg[63]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"FFFFFFFF"
    )
    port map (
      A(4) => '1',
      A(3) => '1',
      A(2) => '1',
      A(1) => '1',
      A(0) => '1',
      CE => '1',
      CLK => gt_refclk,
      D => \n_1_cpllpd_wait_reg[31]_srl32\,
      Q => \NLW_cpllpd_wait_reg[63]_srl32_Q_UNCONNECTED\,
      Q31 => \n_1_cpllpd_wait_reg[63]_srl32\
    );
\cpllpd_wait_reg[94]_srl31\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"7FFFFFFF"
    )
    port map (
      A(4) => '1',
      A(3) => '1',
      A(2) => '1',
      A(1) => '1',
      A(0) => '0',
      CE => '1',
      CLK => gt_refclk,
      D => \n_1_cpllpd_wait_reg[63]_srl32\,
      Q => \n_0_cpllpd_wait_reg[94]_srl31\,
      Q31 => \NLW_cpllpd_wait_reg[94]_srl31_Q31_UNCONNECTED\
    );
\cpllpd_wait_reg[95]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
    port map (
      C => gt_refclk,
      CE => '1',
      D => \n_0_cpllpd_wait_reg[94]_srl31\,
      Q => cpllpd,
      R => '0'
    );
\cpllreset_wait_reg[126]_srl31\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
    port map (
      A(4) => '1',
      A(3) => '1',
      A(2) => '1',
      A(1) => '1',
      A(0) => '0',
      CE => '1',
      CLK => gt_refclk,
      D => \n_1_cpllreset_wait_reg[95]_srl32\,
      Q => \n_0_cpllreset_wait_reg[126]_srl31\,
      Q31 => \NLW_cpllreset_wait_reg[126]_srl31_Q31_UNCONNECTED\
    );
\cpllreset_wait_reg[127]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => gt_refclk,
      CE => '1',
      D => \n_0_cpllreset_wait_reg[126]_srl31\,
      Q => cpllrst,
      R => '0'
    );
\cpllreset_wait_reg[31]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"000000FF"
    )
    port map (
      A(4) => '1',
      A(3) => '1',
      A(2) => '1',
      A(1) => '1',
      A(0) => '1',
      CE => '1',
      CLK => gt_refclk,
      D => '0',
      Q => \NLW_cpllreset_wait_reg[31]_srl32_Q_UNCONNECTED\,
      Q31 => \n_1_cpllreset_wait_reg[31]_srl32\
    );
\cpllreset_wait_reg[63]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
    port map (
      A(4) => '1',
      A(3) => '1',
      A(2) => '1',
      A(1) => '1',
      A(0) => '1',
      CE => '1',
      CLK => gt_refclk,
      D => \n_1_cpllreset_wait_reg[31]_srl32\,
      Q => \NLW_cpllreset_wait_reg[63]_srl32_Q_UNCONNECTED\,
      Q31 => \n_1_cpllreset_wait_reg[63]_srl32\
    );
\cpllreset_wait_reg[95]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
    port map (
      A(4) => '1',
      A(3) => '1',
      A(2) => '1',
      A(1) => '1',
      A(0) => '1',
      CE => '1',
      CLK => gt_refclk,
      D => \n_1_cpllreset_wait_reg[63]_srl32\,
      Q => \NLW_cpllreset_wait_reg[95]_srl32_Q_UNCONNECTED\,
      Q31 => \n_1_cpllreset_wait_reg[95]_srl32\
    );
\gth_channel.gthe2_channel_i_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => cpllpd,
      I1 => p_0_in15_in,
      I2 => rst_cpllpd,
      O => CPLLPD0
    );
\gth_channel.gthe2_channel_i_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => cpllrst,
      I1 => p_0_in13_in,
      I2 => I18,
      O => CPLLRESET0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_7x_0_pcie3_7x_0_gtx_cpllpd_ovrd_19 is
  port (
    CPLLPD0 : out STD_LOGIC;
    CPLLRESET0 : out STD_LOGIC;
    gt_refclk : in STD_LOGIC;
    p_0_in27_in : in STD_LOGIC;
    rst_cpllpd : in STD_LOGIC;
    p_0_in25_in : in STD_LOGIC;
    I18 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_7x_0_pcie3_7x_0_gtx_cpllpd_ovrd_19 : entity is "pcie3_7x_0_gtx_cpllpd_ovrd";
end pcie3_7x_0_pcie3_7x_0_gtx_cpllpd_ovrd_19;

architecture STRUCTURE of pcie3_7x_0_pcie3_7x_0_gtx_cpllpd_ovrd_19 is
  signal cpllpd : STD_LOGIC;
  signal cpllrst : STD_LOGIC;
  signal \n_0_cpllpd_wait_reg[94]_srl31\ : STD_LOGIC;
  signal \n_0_cpllreset_wait_reg[126]_srl31\ : STD_LOGIC;
  signal \n_1_cpllpd_wait_reg[31]_srl32\ : STD_LOGIC;
  signal \n_1_cpllpd_wait_reg[63]_srl32\ : STD_LOGIC;
  signal \n_1_cpllreset_wait_reg[31]_srl32\ : STD_LOGIC;
  signal \n_1_cpllreset_wait_reg[63]_srl32\ : STD_LOGIC;
  signal \n_1_cpllreset_wait_reg[95]_srl32\ : STD_LOGIC;
  signal \NLW_cpllpd_wait_reg[31]_srl32_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_cpllpd_wait_reg[63]_srl32_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_cpllpd_wait_reg[94]_srl31_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_cpllreset_wait_reg[126]_srl31_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_cpllreset_wait_reg[31]_srl32_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_cpllreset_wait_reg[63]_srl32_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_cpllreset_wait_reg[95]_srl32_Q_UNCONNECTED\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \cpllpd_wait_reg[31]_srl32\ : label is "inst/\gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg ";
  attribute srl_name : string;
  attribute srl_name of \cpllpd_wait_reg[31]_srl32\ : label is "inst/\gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32 ";
  attribute srl_bus_name of \cpllpd_wait_reg[63]_srl32\ : label is "inst/\gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg ";
  attribute srl_name of \cpllpd_wait_reg[63]_srl32\ : label is "inst/\gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32 ";
  attribute srl_bus_name of \cpllpd_wait_reg[94]_srl31\ : label is "inst/\gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg ";
  attribute srl_name of \cpllpd_wait_reg[94]_srl31\ : label is "inst/\gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31 ";
  attribute srl_bus_name of \cpllreset_wait_reg[126]_srl31\ : label is "inst/\gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg ";
  attribute srl_name of \cpllreset_wait_reg[126]_srl31\ : label is "inst/\gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31 ";
  attribute srl_bus_name of \cpllreset_wait_reg[31]_srl32\ : label is "inst/\gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg ";
  attribute srl_name of \cpllreset_wait_reg[31]_srl32\ : label is "inst/\gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[31]_srl32 ";
  attribute srl_bus_name of \cpllreset_wait_reg[63]_srl32\ : label is "inst/\gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg ";
  attribute srl_name of \cpllreset_wait_reg[63]_srl32\ : label is "inst/\gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32 ";
  attribute srl_bus_name of \cpllreset_wait_reg[95]_srl32\ : label is "inst/\gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg ";
  attribute srl_name of \cpllreset_wait_reg[95]_srl32\ : label is "inst/\gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32 ";
begin
\cpllpd_wait_reg[31]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"FFFFFFFF"
    )
    port map (
      A(4) => '1',
      A(3) => '1',
      A(2) => '1',
      A(1) => '1',
      A(0) => '1',
      CE => '1',
      CLK => gt_refclk,
      D => '0',
      Q => \NLW_cpllpd_wait_reg[31]_srl32_Q_UNCONNECTED\,
      Q31 => \n_1_cpllpd_wait_reg[31]_srl32\
    );
\cpllpd_wait_reg[63]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"FFFFFFFF"
    )
    port map (
      A(4) => '1',
      A(3) => '1',
      A(2) => '1',
      A(1) => '1',
      A(0) => '1',
      CE => '1',
      CLK => gt_refclk,
      D => \n_1_cpllpd_wait_reg[31]_srl32\,
      Q => \NLW_cpllpd_wait_reg[63]_srl32_Q_UNCONNECTED\,
      Q31 => \n_1_cpllpd_wait_reg[63]_srl32\
    );
\cpllpd_wait_reg[94]_srl31\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"7FFFFFFF"
    )
    port map (
      A(4) => '1',
      A(3) => '1',
      A(2) => '1',
      A(1) => '1',
      A(0) => '0',
      CE => '1',
      CLK => gt_refclk,
      D => \n_1_cpllpd_wait_reg[63]_srl32\,
      Q => \n_0_cpllpd_wait_reg[94]_srl31\,
      Q31 => \NLW_cpllpd_wait_reg[94]_srl31_Q31_UNCONNECTED\
    );
\cpllpd_wait_reg[95]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
    port map (
      C => gt_refclk,
      CE => '1',
      D => \n_0_cpllpd_wait_reg[94]_srl31\,
      Q => cpllpd,
      R => '0'
    );
\cpllreset_wait_reg[126]_srl31\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
    port map (
      A(4) => '1',
      A(3) => '1',
      A(2) => '1',
      A(1) => '1',
      A(0) => '0',
      CE => '1',
      CLK => gt_refclk,
      D => \n_1_cpllreset_wait_reg[95]_srl32\,
      Q => \n_0_cpllreset_wait_reg[126]_srl31\,
      Q31 => \NLW_cpllreset_wait_reg[126]_srl31_Q31_UNCONNECTED\
    );
\cpllreset_wait_reg[127]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => gt_refclk,
      CE => '1',
      D => \n_0_cpllreset_wait_reg[126]_srl31\,
      Q => cpllrst,
      R => '0'
    );
\cpllreset_wait_reg[31]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"000000FF"
    )
    port map (
      A(4) => '1',
      A(3) => '1',
      A(2) => '1',
      A(1) => '1',
      A(0) => '1',
      CE => '1',
      CLK => gt_refclk,
      D => '0',
      Q => \NLW_cpllreset_wait_reg[31]_srl32_Q_UNCONNECTED\,
      Q31 => \n_1_cpllreset_wait_reg[31]_srl32\
    );
\cpllreset_wait_reg[63]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
    port map (
      A(4) => '1',
      A(3) => '1',
      A(2) => '1',
      A(1) => '1',
      A(0) => '1',
      CE => '1',
      CLK => gt_refclk,
      D => \n_1_cpllreset_wait_reg[31]_srl32\,
      Q => \NLW_cpllreset_wait_reg[63]_srl32_Q_UNCONNECTED\,
      Q31 => \n_1_cpllreset_wait_reg[63]_srl32\
    );
\cpllreset_wait_reg[95]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
    port map (
      A(4) => '1',
      A(3) => '1',
      A(2) => '1',
      A(1) => '1',
      A(0) => '1',
      CE => '1',
      CLK => gt_refclk,
      D => \n_1_cpllreset_wait_reg[63]_srl32\,
      Q => \NLW_cpllreset_wait_reg[95]_srl32_Q_UNCONNECTED\,
      Q31 => \n_1_cpllreset_wait_reg[95]_srl32\
    );
\gth_channel.gthe2_channel_i_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => cpllpd,
      I1 => p_0_in27_in,
      I2 => rst_cpllpd,
      O => CPLLPD0
    );
\gth_channel.gthe2_channel_i_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => cpllrst,
      I1 => p_0_in25_in,
      I2 => I18,
      O => CPLLRESET0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_7x_0_pcie3_7x_0_gtx_cpllpd_ovrd_21 is
  port (
    CPLLPD0 : out STD_LOGIC;
    CPLLRESET0 : out STD_LOGIC;
    gt_refclk : in STD_LOGIC;
    p_0_in49_in : in STD_LOGIC;
    rst_cpllpd : in STD_LOGIC;
    p_0_in47_in : in STD_LOGIC;
    I18 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_7x_0_pcie3_7x_0_gtx_cpllpd_ovrd_21 : entity is "pcie3_7x_0_gtx_cpllpd_ovrd";
end pcie3_7x_0_pcie3_7x_0_gtx_cpllpd_ovrd_21;

architecture STRUCTURE of pcie3_7x_0_pcie3_7x_0_gtx_cpllpd_ovrd_21 is
  signal cpllpd : STD_LOGIC;
  signal cpllrst : STD_LOGIC;
  signal \n_0_cpllpd_wait_reg[94]_srl31\ : STD_LOGIC;
  signal \n_0_cpllreset_wait_reg[126]_srl31\ : STD_LOGIC;
  signal \n_1_cpllpd_wait_reg[31]_srl32\ : STD_LOGIC;
  signal \n_1_cpllpd_wait_reg[63]_srl32\ : STD_LOGIC;
  signal \n_1_cpllreset_wait_reg[31]_srl32\ : STD_LOGIC;
  signal \n_1_cpllreset_wait_reg[63]_srl32\ : STD_LOGIC;
  signal \n_1_cpllreset_wait_reg[95]_srl32\ : STD_LOGIC;
  signal \NLW_cpllpd_wait_reg[31]_srl32_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_cpllpd_wait_reg[63]_srl32_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_cpllpd_wait_reg[94]_srl31_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_cpllreset_wait_reg[126]_srl31_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_cpllreset_wait_reg[31]_srl32_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_cpllreset_wait_reg[63]_srl32_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_cpllreset_wait_reg[95]_srl32_Q_UNCONNECTED\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \cpllpd_wait_reg[31]_srl32\ : label is "inst/\gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg ";
  attribute srl_name : string;
  attribute srl_name of \cpllpd_wait_reg[31]_srl32\ : label is "inst/\gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32 ";
  attribute srl_bus_name of \cpllpd_wait_reg[63]_srl32\ : label is "inst/\gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg ";
  attribute srl_name of \cpllpd_wait_reg[63]_srl32\ : label is "inst/\gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32 ";
  attribute srl_bus_name of \cpllpd_wait_reg[94]_srl31\ : label is "inst/\gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg ";
  attribute srl_name of \cpllpd_wait_reg[94]_srl31\ : label is "inst/\gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31 ";
  attribute srl_bus_name of \cpllreset_wait_reg[126]_srl31\ : label is "inst/\gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg ";
  attribute srl_name of \cpllreset_wait_reg[126]_srl31\ : label is "inst/\gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31 ";
  attribute srl_bus_name of \cpllreset_wait_reg[31]_srl32\ : label is "inst/\gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg ";
  attribute srl_name of \cpllreset_wait_reg[31]_srl32\ : label is "inst/\gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[31]_srl32 ";
  attribute srl_bus_name of \cpllreset_wait_reg[63]_srl32\ : label is "inst/\gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg ";
  attribute srl_name of \cpllreset_wait_reg[63]_srl32\ : label is "inst/\gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32 ";
  attribute srl_bus_name of \cpllreset_wait_reg[95]_srl32\ : label is "inst/\gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg ";
  attribute srl_name of \cpllreset_wait_reg[95]_srl32\ : label is "inst/\gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32 ";
begin
\cpllpd_wait_reg[31]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"FFFFFFFF"
    )
    port map (
      A(4) => '1',
      A(3) => '1',
      A(2) => '1',
      A(1) => '1',
      A(0) => '1',
      CE => '1',
      CLK => gt_refclk,
      D => '0',
      Q => \NLW_cpllpd_wait_reg[31]_srl32_Q_UNCONNECTED\,
      Q31 => \n_1_cpllpd_wait_reg[31]_srl32\
    );
\cpllpd_wait_reg[63]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"FFFFFFFF"
    )
    port map (
      A(4) => '1',
      A(3) => '1',
      A(2) => '1',
      A(1) => '1',
      A(0) => '1',
      CE => '1',
      CLK => gt_refclk,
      D => \n_1_cpllpd_wait_reg[31]_srl32\,
      Q => \NLW_cpllpd_wait_reg[63]_srl32_Q_UNCONNECTED\,
      Q31 => \n_1_cpllpd_wait_reg[63]_srl32\
    );
\cpllpd_wait_reg[94]_srl31\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"7FFFFFFF"
    )
    port map (
      A(4) => '1',
      A(3) => '1',
      A(2) => '1',
      A(1) => '1',
      A(0) => '0',
      CE => '1',
      CLK => gt_refclk,
      D => \n_1_cpllpd_wait_reg[63]_srl32\,
      Q => \n_0_cpllpd_wait_reg[94]_srl31\,
      Q31 => \NLW_cpllpd_wait_reg[94]_srl31_Q31_UNCONNECTED\
    );
\cpllpd_wait_reg[95]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
    port map (
      C => gt_refclk,
      CE => '1',
      D => \n_0_cpllpd_wait_reg[94]_srl31\,
      Q => cpllpd,
      R => '0'
    );
\cpllreset_wait_reg[126]_srl31\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
    port map (
      A(4) => '1',
      A(3) => '1',
      A(2) => '1',
      A(1) => '1',
      A(0) => '0',
      CE => '1',
      CLK => gt_refclk,
      D => \n_1_cpllreset_wait_reg[95]_srl32\,
      Q => \n_0_cpllreset_wait_reg[126]_srl31\,
      Q31 => \NLW_cpllreset_wait_reg[126]_srl31_Q31_UNCONNECTED\
    );
\cpllreset_wait_reg[127]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => gt_refclk,
      CE => '1',
      D => \n_0_cpllreset_wait_reg[126]_srl31\,
      Q => cpllrst,
      R => '0'
    );
\cpllreset_wait_reg[31]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"000000FF"
    )
    port map (
      A(4) => '1',
      A(3) => '1',
      A(2) => '1',
      A(1) => '1',
      A(0) => '1',
      CE => '1',
      CLK => gt_refclk,
      D => '0',
      Q => \NLW_cpllreset_wait_reg[31]_srl32_Q_UNCONNECTED\,
      Q31 => \n_1_cpllreset_wait_reg[31]_srl32\
    );
\cpllreset_wait_reg[63]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
    port map (
      A(4) => '1',
      A(3) => '1',
      A(2) => '1',
      A(1) => '1',
      A(0) => '1',
      CE => '1',
      CLK => gt_refclk,
      D => \n_1_cpllreset_wait_reg[31]_srl32\,
      Q => \NLW_cpllreset_wait_reg[63]_srl32_Q_UNCONNECTED\,
      Q31 => \n_1_cpllreset_wait_reg[63]_srl32\
    );
\cpllreset_wait_reg[95]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
    port map (
      A(4) => '1',
      A(3) => '1',
      A(2) => '1',
      A(1) => '1',
      A(0) => '1',
      CE => '1',
      CLK => gt_refclk,
      D => \n_1_cpllreset_wait_reg[63]_srl32\,
      Q => \NLW_cpllreset_wait_reg[95]_srl32_Q_UNCONNECTED\,
      Q31 => \n_1_cpllreset_wait_reg[95]_srl32\
    );
\gth_channel.gthe2_channel_i_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => cpllpd,
      I1 => p_0_in49_in,
      I2 => rst_cpllpd,
      O => CPLLPD0
    );
\gth_channel.gthe2_channel_i_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => cpllrst,
      I1 => p_0_in47_in,
      I2 => I18,
      O => CPLLRESET0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_7x_0_pcie3_7x_0_gtx_cpllpd_ovrd_23 is
  port (
    CPLLPD0 : out STD_LOGIC;
    CPLLRESET0 : out STD_LOGIC;
    gt_refclk : in STD_LOGIC;
    p_0_in3_in : in STD_LOGIC;
    rst_cpllpd : in STD_LOGIC;
    p_0_in2_in : in STD_LOGIC;
    I13 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_7x_0_pcie3_7x_0_gtx_cpllpd_ovrd_23 : entity is "pcie3_7x_0_gtx_cpllpd_ovrd";
end pcie3_7x_0_pcie3_7x_0_gtx_cpllpd_ovrd_23;

architecture STRUCTURE of pcie3_7x_0_pcie3_7x_0_gtx_cpllpd_ovrd_23 is
  signal cpllpd : STD_LOGIC;
  signal cpllrst : STD_LOGIC;
  signal \n_0_cpllpd_wait_reg[94]_srl31\ : STD_LOGIC;
  signal \n_0_cpllreset_wait_reg[126]_srl31\ : STD_LOGIC;
  signal \n_1_cpllpd_wait_reg[31]_srl32\ : STD_LOGIC;
  signal \n_1_cpllpd_wait_reg[63]_srl32\ : STD_LOGIC;
  signal \n_1_cpllreset_wait_reg[31]_srl32\ : STD_LOGIC;
  signal \n_1_cpllreset_wait_reg[63]_srl32\ : STD_LOGIC;
  signal \n_1_cpllreset_wait_reg[95]_srl32\ : STD_LOGIC;
  signal \NLW_cpllpd_wait_reg[31]_srl32_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_cpllpd_wait_reg[63]_srl32_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_cpllpd_wait_reg[94]_srl31_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_cpllreset_wait_reg[126]_srl31_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_cpllreset_wait_reg[31]_srl32_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_cpllreset_wait_reg[63]_srl32_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_cpllreset_wait_reg[95]_srl32_Q_UNCONNECTED\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \cpllpd_wait_reg[31]_srl32\ : label is "inst/\gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg ";
  attribute srl_name : string;
  attribute srl_name of \cpllpd_wait_reg[31]_srl32\ : label is "inst/\gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32 ";
  attribute srl_bus_name of \cpllpd_wait_reg[63]_srl32\ : label is "inst/\gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg ";
  attribute srl_name of \cpllpd_wait_reg[63]_srl32\ : label is "inst/\gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32 ";
  attribute srl_bus_name of \cpllpd_wait_reg[94]_srl31\ : label is "inst/\gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg ";
  attribute srl_name of \cpllpd_wait_reg[94]_srl31\ : label is "inst/\gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31 ";
  attribute srl_bus_name of \cpllreset_wait_reg[126]_srl31\ : label is "inst/\gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg ";
  attribute srl_name of \cpllreset_wait_reg[126]_srl31\ : label is "inst/\gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31 ";
  attribute srl_bus_name of \cpllreset_wait_reg[31]_srl32\ : label is "inst/\gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg ";
  attribute srl_name of \cpllreset_wait_reg[31]_srl32\ : label is "inst/\gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[31]_srl32 ";
  attribute srl_bus_name of \cpllreset_wait_reg[63]_srl32\ : label is "inst/\gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg ";
  attribute srl_name of \cpllreset_wait_reg[63]_srl32\ : label is "inst/\gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32 ";
  attribute srl_bus_name of \cpllreset_wait_reg[95]_srl32\ : label is "inst/\gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg ";
  attribute srl_name of \cpllreset_wait_reg[95]_srl32\ : label is "inst/\gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32 ";
begin
\cpllpd_wait_reg[31]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"FFFFFFFF"
    )
    port map (
      A(4) => '1',
      A(3) => '1',
      A(2) => '1',
      A(1) => '1',
      A(0) => '1',
      CE => '1',
      CLK => gt_refclk,
      D => '0',
      Q => \NLW_cpllpd_wait_reg[31]_srl32_Q_UNCONNECTED\,
      Q31 => \n_1_cpllpd_wait_reg[31]_srl32\
    );
\cpllpd_wait_reg[63]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"FFFFFFFF"
    )
    port map (
      A(4) => '1',
      A(3) => '1',
      A(2) => '1',
      A(1) => '1',
      A(0) => '1',
      CE => '1',
      CLK => gt_refclk,
      D => \n_1_cpllpd_wait_reg[31]_srl32\,
      Q => \NLW_cpllpd_wait_reg[63]_srl32_Q_UNCONNECTED\,
      Q31 => \n_1_cpllpd_wait_reg[63]_srl32\
    );
\cpllpd_wait_reg[94]_srl31\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"7FFFFFFF"
    )
    port map (
      A(4) => '1',
      A(3) => '1',
      A(2) => '1',
      A(1) => '1',
      A(0) => '0',
      CE => '1',
      CLK => gt_refclk,
      D => \n_1_cpllpd_wait_reg[63]_srl32\,
      Q => \n_0_cpllpd_wait_reg[94]_srl31\,
      Q31 => \NLW_cpllpd_wait_reg[94]_srl31_Q31_UNCONNECTED\
    );
\cpllpd_wait_reg[95]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
    port map (
      C => gt_refclk,
      CE => '1',
      D => \n_0_cpllpd_wait_reg[94]_srl31\,
      Q => cpllpd,
      R => '0'
    );
\cpllreset_wait_reg[126]_srl31\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
    port map (
      A(4) => '1',
      A(3) => '1',
      A(2) => '1',
      A(1) => '1',
      A(0) => '0',
      CE => '1',
      CLK => gt_refclk,
      D => \n_1_cpllreset_wait_reg[95]_srl32\,
      Q => \n_0_cpllreset_wait_reg[126]_srl31\,
      Q31 => \NLW_cpllreset_wait_reg[126]_srl31_Q31_UNCONNECTED\
    );
\cpllreset_wait_reg[127]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => gt_refclk,
      CE => '1',
      D => \n_0_cpllreset_wait_reg[126]_srl31\,
      Q => cpllrst,
      R => '0'
    );
\cpllreset_wait_reg[31]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"000000FF"
    )
    port map (
      A(4) => '1',
      A(3) => '1',
      A(2) => '1',
      A(1) => '1',
      A(0) => '1',
      CE => '1',
      CLK => gt_refclk,
      D => '0',
      Q => \NLW_cpllreset_wait_reg[31]_srl32_Q_UNCONNECTED\,
      Q31 => \n_1_cpllreset_wait_reg[31]_srl32\
    );
\cpllreset_wait_reg[63]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
    port map (
      A(4) => '1',
      A(3) => '1',
      A(2) => '1',
      A(1) => '1',
      A(0) => '1',
      CE => '1',
      CLK => gt_refclk,
      D => \n_1_cpllreset_wait_reg[31]_srl32\,
      Q => \NLW_cpllreset_wait_reg[63]_srl32_Q_UNCONNECTED\,
      Q31 => \n_1_cpllreset_wait_reg[63]_srl32\
    );
\cpllreset_wait_reg[95]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
    port map (
      A(4) => '1',
      A(3) => '1',
      A(2) => '1',
      A(1) => '1',
      A(0) => '1',
      CE => '1',
      CLK => gt_refclk,
      D => \n_1_cpllreset_wait_reg[63]_srl32\,
      Q => \NLW_cpllreset_wait_reg[95]_srl32_Q_UNCONNECTED\,
      Q31 => \n_1_cpllreset_wait_reg[95]_srl32\
    );
\gth_channel.gthe2_channel_i_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => cpllpd,
      I1 => p_0_in3_in,
      I2 => rst_cpllpd,
      O => CPLLPD0
    );
\gth_channel.gthe2_channel_i_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => cpllrst,
      I1 => p_0_in2_in,
      I2 => I13,
      O => CPLLRESET0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_7x_0_pcie3_7x_0_pcie_bram_7vx_16k is
  port (
    MICOMPLETIONRAMREADDATA : out STD_LOGIC_VECTOR ( 143 downto 0 );
    int_userclk1_out : in STD_LOGIC;
    ren_i : in STD_LOGIC_VECTOR ( 7 downto 0 );
    mi_cpl_waddr0_i : in STD_LOGIC_VECTOR ( 9 downto 0 );
    mi_cpl_raddr0_i : in STD_LOGIC_VECTOR ( 9 downto 0 );
    mi_cpl_wdata_i : in STD_LOGIC_VECTOR ( 127 downto 0 );
    mi_cpl_wdip_i : in STD_LOGIC_VECTOR ( 15 downto 0 );
    wen_i : in STD_LOGIC_VECTOR ( 7 downto 0 );
    mi_cpl_waddr1_i : in STD_LOGIC_VECTOR ( 9 downto 0 );
    mi_cpl_raddr1_i : in STD_LOGIC_VECTOR ( 9 downto 0 );
    mi_cpl_waddr2_i : in STD_LOGIC_VECTOR ( 9 downto 0 );
    mi_cpl_raddr2_i : in STD_LOGIC_VECTOR ( 9 downto 0 );
    mi_cpl_waddr3_i : in STD_LOGIC_VECTOR ( 9 downto 0 );
    mi_cpl_raddr3_i : in STD_LOGIC_VECTOR ( 9 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_7x_0_pcie3_7x_0_pcie_bram_7vx_16k : entity is "pcie3_7x_0_pcie_bram_7vx_16k";
end pcie3_7x_0_pcie3_7x_0_pcie_bram_7vx_16k;

architecture STRUCTURE of pcie3_7x_0_pcie3_7x_0_pcie_bram_7vx_16k is
  signal \NLW_SPEED_500MHz_OR_NO_DECODE_LOGIC.RAMB18E1[0].u_fifo_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_SPEED_500MHz_OR_NO_DECODE_LOGIC.RAMB18E1[0].u_fifo_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_SPEED_500MHz_OR_NO_DECODE_LOGIC.RAMB18E1[1].u_fifo_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_SPEED_500MHz_OR_NO_DECODE_LOGIC.RAMB18E1[1].u_fifo_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_SPEED_500MHz_OR_NO_DECODE_LOGIC.RAMB18E1[2].u_fifo_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_SPEED_500MHz_OR_NO_DECODE_LOGIC.RAMB18E1[2].u_fifo_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_SPEED_500MHz_OR_NO_DECODE_LOGIC.RAMB18E1[3].u_fifo_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_SPEED_500MHz_OR_NO_DECODE_LOGIC.RAMB18E1[3].u_fifo_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_SPEED_500MHz_OR_NO_DECODE_LOGIC.RAMB18E1[4].u_fifo_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_SPEED_500MHz_OR_NO_DECODE_LOGIC.RAMB18E1[4].u_fifo_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_SPEED_500MHz_OR_NO_DECODE_LOGIC.RAMB18E1[5].u_fifo_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_SPEED_500MHz_OR_NO_DECODE_LOGIC.RAMB18E1[5].u_fifo_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_SPEED_500MHz_OR_NO_DECODE_LOGIC.RAMB18E1[6].u_fifo_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_SPEED_500MHz_OR_NO_DECODE_LOGIC.RAMB18E1[6].u_fifo_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_SPEED_500MHz_OR_NO_DECODE_LOGIC.RAMB18E1[7].u_fifo_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_SPEED_500MHz_OR_NO_DECODE_LOGIC.RAMB18E1[7].u_fifo_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \SPEED_500MHz_OR_NO_DECODE_LOGIC.RAMB18E1[0].u_fifo\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \SPEED_500MHz_OR_NO_DECODE_LOGIC.RAMB18E1[1].u_fifo\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \SPEED_500MHz_OR_NO_DECODE_LOGIC.RAMB18E1[2].u_fifo\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \SPEED_500MHz_OR_NO_DECODE_LOGIC.RAMB18E1[3].u_fifo\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \SPEED_500MHz_OR_NO_DECODE_LOGIC.RAMB18E1[4].u_fifo\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \SPEED_500MHz_OR_NO_DECODE_LOGIC.RAMB18E1[5].u_fifo\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \SPEED_500MHz_OR_NO_DECODE_LOGIC.RAMB18E1[6].u_fifo\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \SPEED_500MHz_OR_NO_DECODE_LOGIC.RAMB18E1[7].u_fifo\ : label is "PRIMITIVE";
begin
\SPEED_500MHz_OR_NO_DECODE_LOGIC.RAMB18E1[0].u_fifo\: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
    port map (
      ADDRARDADDR(13 downto 4) => mi_cpl_waddr0_i(9 downto 0),
      ADDRARDADDR(3) => '0',
      ADDRARDADDR(2) => '0',
      ADDRARDADDR(1) => '0',
      ADDRARDADDR(0) => '0',
      ADDRBWRADDR(13 downto 4) => mi_cpl_raddr0_i(9 downto 0),
      ADDRBWRADDR(3) => '0',
      ADDRBWRADDR(2) => '0',
      ADDRBWRADDR(1) => '0',
      ADDRBWRADDR(0) => '0',
      CLKARDCLK => int_userclk1_out,
      CLKBWRCLK => int_userclk1_out,
      DIADI(15 downto 0) => mi_cpl_wdata_i(15 downto 0),
      DIBDI(15) => '0',
      DIBDI(14) => '0',
      DIBDI(13) => '0',
      DIBDI(12) => '0',
      DIBDI(11) => '0',
      DIBDI(10) => '0',
      DIBDI(9) => '0',
      DIBDI(8) => '0',
      DIBDI(7) => '0',
      DIBDI(6) => '0',
      DIBDI(5) => '0',
      DIBDI(4) => '0',
      DIBDI(3) => '0',
      DIBDI(2) => '0',
      DIBDI(1) => '0',
      DIBDI(0) => '0',
      DIPADIP(1 downto 0) => mi_cpl_wdip_i(1 downto 0),
      DIPBDIP(1) => '0',
      DIPBDIP(0) => '0',
      DOADO(15 downto 0) => \NLW_SPEED_500MHz_OR_NO_DECODE_LOGIC.RAMB18E1[0].u_fifo_DOADO_UNCONNECTED\(15 downto 0),
      DOBDO(15 downto 8) => MICOMPLETIONRAMREADDATA(16 downto 9),
      DOBDO(7 downto 0) => MICOMPLETIONRAMREADDATA(7 downto 0),
      DOPADOP(1 downto 0) => \NLW_SPEED_500MHz_OR_NO_DECODE_LOGIC.RAMB18E1[0].u_fifo_DOPADOP_UNCONNECTED\(1 downto 0),
      DOPBDOP(1) => MICOMPLETIONRAMREADDATA(17),
      DOPBDOP(0) => MICOMPLETIONRAMREADDATA(8),
      ENARDEN => '1',
      ENBWREN => ren_i(0),
      REGCEAREGCE => '0',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => wen_i(0),
      WEA(0) => wen_i(0),
      WEBWE(3) => '0',
      WEBWE(2) => '0',
      WEBWE(1) => '0',
      WEBWE(0) => '0'
    );
\SPEED_500MHz_OR_NO_DECODE_LOGIC.RAMB18E1[1].u_fifo\: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
    port map (
      ADDRARDADDR(13 downto 4) => mi_cpl_waddr0_i(9 downto 0),
      ADDRARDADDR(3) => '0',
      ADDRARDADDR(2) => '0',
      ADDRARDADDR(1) => '0',
      ADDRARDADDR(0) => '0',
      ADDRBWRADDR(13 downto 4) => mi_cpl_raddr0_i(9 downto 0),
      ADDRBWRADDR(3) => '0',
      ADDRBWRADDR(2) => '0',
      ADDRBWRADDR(1) => '0',
      ADDRBWRADDR(0) => '0',
      CLKARDCLK => int_userclk1_out,
      CLKBWRCLK => int_userclk1_out,
      DIADI(15 downto 0) => mi_cpl_wdata_i(31 downto 16),
      DIBDI(15) => '0',
      DIBDI(14) => '0',
      DIBDI(13) => '0',
      DIBDI(12) => '0',
      DIBDI(11) => '0',
      DIBDI(10) => '0',
      DIBDI(9) => '0',
      DIBDI(8) => '0',
      DIBDI(7) => '0',
      DIBDI(6) => '0',
      DIBDI(5) => '0',
      DIBDI(4) => '0',
      DIBDI(3) => '0',
      DIBDI(2) => '0',
      DIBDI(1) => '0',
      DIBDI(0) => '0',
      DIPADIP(1 downto 0) => mi_cpl_wdip_i(3 downto 2),
      DIPBDIP(1) => '0',
      DIPBDIP(0) => '0',
      DOADO(15 downto 0) => \NLW_SPEED_500MHz_OR_NO_DECODE_LOGIC.RAMB18E1[1].u_fifo_DOADO_UNCONNECTED\(15 downto 0),
      DOBDO(15 downto 8) => MICOMPLETIONRAMREADDATA(34 downto 27),
      DOBDO(7 downto 0) => MICOMPLETIONRAMREADDATA(25 downto 18),
      DOPADOP(1 downto 0) => \NLW_SPEED_500MHz_OR_NO_DECODE_LOGIC.RAMB18E1[1].u_fifo_DOPADOP_UNCONNECTED\(1 downto 0),
      DOPBDOP(1) => MICOMPLETIONRAMREADDATA(35),
      DOPBDOP(0) => MICOMPLETIONRAMREADDATA(26),
      ENARDEN => '1',
      ENBWREN => ren_i(1),
      REGCEAREGCE => '0',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => wen_i(1),
      WEA(0) => wen_i(1),
      WEBWE(3) => '0',
      WEBWE(2) => '0',
      WEBWE(1) => '0',
      WEBWE(0) => '0'
    );
\SPEED_500MHz_OR_NO_DECODE_LOGIC.RAMB18E1[2].u_fifo\: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
    port map (
      ADDRARDADDR(13 downto 4) => mi_cpl_waddr1_i(9 downto 0),
      ADDRARDADDR(3) => '0',
      ADDRARDADDR(2) => '0',
      ADDRARDADDR(1) => '0',
      ADDRARDADDR(0) => '0',
      ADDRBWRADDR(13 downto 4) => mi_cpl_raddr1_i(9 downto 0),
      ADDRBWRADDR(3) => '0',
      ADDRBWRADDR(2) => '0',
      ADDRBWRADDR(1) => '0',
      ADDRBWRADDR(0) => '0',
      CLKARDCLK => int_userclk1_out,
      CLKBWRCLK => int_userclk1_out,
      DIADI(15 downto 0) => mi_cpl_wdata_i(47 downto 32),
      DIBDI(15) => '0',
      DIBDI(14) => '0',
      DIBDI(13) => '0',
      DIBDI(12) => '0',
      DIBDI(11) => '0',
      DIBDI(10) => '0',
      DIBDI(9) => '0',
      DIBDI(8) => '0',
      DIBDI(7) => '0',
      DIBDI(6) => '0',
      DIBDI(5) => '0',
      DIBDI(4) => '0',
      DIBDI(3) => '0',
      DIBDI(2) => '0',
      DIBDI(1) => '0',
      DIBDI(0) => '0',
      DIPADIP(1 downto 0) => mi_cpl_wdip_i(5 downto 4),
      DIPBDIP(1) => '0',
      DIPBDIP(0) => '0',
      DOADO(15 downto 0) => \NLW_SPEED_500MHz_OR_NO_DECODE_LOGIC.RAMB18E1[2].u_fifo_DOADO_UNCONNECTED\(15 downto 0),
      DOBDO(15 downto 8) => MICOMPLETIONRAMREADDATA(52 downto 45),
      DOBDO(7 downto 0) => MICOMPLETIONRAMREADDATA(43 downto 36),
      DOPADOP(1 downto 0) => \NLW_SPEED_500MHz_OR_NO_DECODE_LOGIC.RAMB18E1[2].u_fifo_DOPADOP_UNCONNECTED\(1 downto 0),
      DOPBDOP(1) => MICOMPLETIONRAMREADDATA(53),
      DOPBDOP(0) => MICOMPLETIONRAMREADDATA(44),
      ENARDEN => '1',
      ENBWREN => ren_i(2),
      REGCEAREGCE => '0',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => wen_i(2),
      WEA(0) => wen_i(2),
      WEBWE(3) => '0',
      WEBWE(2) => '0',
      WEBWE(1) => '0',
      WEBWE(0) => '0'
    );
\SPEED_500MHz_OR_NO_DECODE_LOGIC.RAMB18E1[3].u_fifo\: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
    port map (
      ADDRARDADDR(13 downto 4) => mi_cpl_waddr1_i(9 downto 0),
      ADDRARDADDR(3) => '0',
      ADDRARDADDR(2) => '0',
      ADDRARDADDR(1) => '0',
      ADDRARDADDR(0) => '0',
      ADDRBWRADDR(13 downto 4) => mi_cpl_raddr1_i(9 downto 0),
      ADDRBWRADDR(3) => '0',
      ADDRBWRADDR(2) => '0',
      ADDRBWRADDR(1) => '0',
      ADDRBWRADDR(0) => '0',
      CLKARDCLK => int_userclk1_out,
      CLKBWRCLK => int_userclk1_out,
      DIADI(15 downto 0) => mi_cpl_wdata_i(63 downto 48),
      DIBDI(15) => '0',
      DIBDI(14) => '0',
      DIBDI(13) => '0',
      DIBDI(12) => '0',
      DIBDI(11) => '0',
      DIBDI(10) => '0',
      DIBDI(9) => '0',
      DIBDI(8) => '0',
      DIBDI(7) => '0',
      DIBDI(6) => '0',
      DIBDI(5) => '0',
      DIBDI(4) => '0',
      DIBDI(3) => '0',
      DIBDI(2) => '0',
      DIBDI(1) => '0',
      DIBDI(0) => '0',
      DIPADIP(1 downto 0) => mi_cpl_wdip_i(7 downto 6),
      DIPBDIP(1) => '0',
      DIPBDIP(0) => '0',
      DOADO(15 downto 0) => \NLW_SPEED_500MHz_OR_NO_DECODE_LOGIC.RAMB18E1[3].u_fifo_DOADO_UNCONNECTED\(15 downto 0),
      DOBDO(15 downto 8) => MICOMPLETIONRAMREADDATA(70 downto 63),
      DOBDO(7 downto 0) => MICOMPLETIONRAMREADDATA(61 downto 54),
      DOPADOP(1 downto 0) => \NLW_SPEED_500MHz_OR_NO_DECODE_LOGIC.RAMB18E1[3].u_fifo_DOPADOP_UNCONNECTED\(1 downto 0),
      DOPBDOP(1) => MICOMPLETIONRAMREADDATA(71),
      DOPBDOP(0) => MICOMPLETIONRAMREADDATA(62),
      ENARDEN => '1',
      ENBWREN => ren_i(3),
      REGCEAREGCE => '0',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => wen_i(3),
      WEA(0) => wen_i(3),
      WEBWE(3) => '0',
      WEBWE(2) => '0',
      WEBWE(1) => '0',
      WEBWE(0) => '0'
    );
\SPEED_500MHz_OR_NO_DECODE_LOGIC.RAMB18E1[4].u_fifo\: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
    port map (
      ADDRARDADDR(13 downto 4) => mi_cpl_waddr2_i(9 downto 0),
      ADDRARDADDR(3) => '0',
      ADDRARDADDR(2) => '0',
      ADDRARDADDR(1) => '0',
      ADDRARDADDR(0) => '0',
      ADDRBWRADDR(13 downto 4) => mi_cpl_raddr2_i(9 downto 0),
      ADDRBWRADDR(3) => '0',
      ADDRBWRADDR(2) => '0',
      ADDRBWRADDR(1) => '0',
      ADDRBWRADDR(0) => '0',
      CLKARDCLK => int_userclk1_out,
      CLKBWRCLK => int_userclk1_out,
      DIADI(15 downto 0) => mi_cpl_wdata_i(79 downto 64),
      DIBDI(15) => '0',
      DIBDI(14) => '0',
      DIBDI(13) => '0',
      DIBDI(12) => '0',
      DIBDI(11) => '0',
      DIBDI(10) => '0',
      DIBDI(9) => '0',
      DIBDI(8) => '0',
      DIBDI(7) => '0',
      DIBDI(6) => '0',
      DIBDI(5) => '0',
      DIBDI(4) => '0',
      DIBDI(3) => '0',
      DIBDI(2) => '0',
      DIBDI(1) => '0',
      DIBDI(0) => '0',
      DIPADIP(1 downto 0) => mi_cpl_wdip_i(9 downto 8),
      DIPBDIP(1) => '0',
      DIPBDIP(0) => '0',
      DOADO(15 downto 0) => \NLW_SPEED_500MHz_OR_NO_DECODE_LOGIC.RAMB18E1[4].u_fifo_DOADO_UNCONNECTED\(15 downto 0),
      DOBDO(15 downto 8) => MICOMPLETIONRAMREADDATA(88 downto 81),
      DOBDO(7 downto 0) => MICOMPLETIONRAMREADDATA(79 downto 72),
      DOPADOP(1 downto 0) => \NLW_SPEED_500MHz_OR_NO_DECODE_LOGIC.RAMB18E1[4].u_fifo_DOPADOP_UNCONNECTED\(1 downto 0),
      DOPBDOP(1) => MICOMPLETIONRAMREADDATA(89),
      DOPBDOP(0) => MICOMPLETIONRAMREADDATA(80),
      ENARDEN => '1',
      ENBWREN => ren_i(4),
      REGCEAREGCE => '0',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => wen_i(4),
      WEA(0) => wen_i(4),
      WEBWE(3) => '0',
      WEBWE(2) => '0',
      WEBWE(1) => '0',
      WEBWE(0) => '0'
    );
\SPEED_500MHz_OR_NO_DECODE_LOGIC.RAMB18E1[5].u_fifo\: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
    port map (
      ADDRARDADDR(13 downto 4) => mi_cpl_waddr2_i(9 downto 0),
      ADDRARDADDR(3) => '0',
      ADDRARDADDR(2) => '0',
      ADDRARDADDR(1) => '0',
      ADDRARDADDR(0) => '0',
      ADDRBWRADDR(13 downto 4) => mi_cpl_raddr2_i(9 downto 0),
      ADDRBWRADDR(3) => '0',
      ADDRBWRADDR(2) => '0',
      ADDRBWRADDR(1) => '0',
      ADDRBWRADDR(0) => '0',
      CLKARDCLK => int_userclk1_out,
      CLKBWRCLK => int_userclk1_out,
      DIADI(15 downto 0) => mi_cpl_wdata_i(95 downto 80),
      DIBDI(15) => '0',
      DIBDI(14) => '0',
      DIBDI(13) => '0',
      DIBDI(12) => '0',
      DIBDI(11) => '0',
      DIBDI(10) => '0',
      DIBDI(9) => '0',
      DIBDI(8) => '0',
      DIBDI(7) => '0',
      DIBDI(6) => '0',
      DIBDI(5) => '0',
      DIBDI(4) => '0',
      DIBDI(3) => '0',
      DIBDI(2) => '0',
      DIBDI(1) => '0',
      DIBDI(0) => '0',
      DIPADIP(1 downto 0) => mi_cpl_wdip_i(11 downto 10),
      DIPBDIP(1) => '0',
      DIPBDIP(0) => '0',
      DOADO(15 downto 0) => \NLW_SPEED_500MHz_OR_NO_DECODE_LOGIC.RAMB18E1[5].u_fifo_DOADO_UNCONNECTED\(15 downto 0),
      DOBDO(15 downto 8) => MICOMPLETIONRAMREADDATA(106 downto 99),
      DOBDO(7 downto 0) => MICOMPLETIONRAMREADDATA(97 downto 90),
      DOPADOP(1 downto 0) => \NLW_SPEED_500MHz_OR_NO_DECODE_LOGIC.RAMB18E1[5].u_fifo_DOPADOP_UNCONNECTED\(1 downto 0),
      DOPBDOP(1) => MICOMPLETIONRAMREADDATA(107),
      DOPBDOP(0) => MICOMPLETIONRAMREADDATA(98),
      ENARDEN => '1',
      ENBWREN => ren_i(5),
      REGCEAREGCE => '0',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => wen_i(5),
      WEA(0) => wen_i(5),
      WEBWE(3) => '0',
      WEBWE(2) => '0',
      WEBWE(1) => '0',
      WEBWE(0) => '0'
    );
\SPEED_500MHz_OR_NO_DECODE_LOGIC.RAMB18E1[6].u_fifo\: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
    port map (
      ADDRARDADDR(13 downto 4) => mi_cpl_waddr3_i(9 downto 0),
      ADDRARDADDR(3) => '0',
      ADDRARDADDR(2) => '0',
      ADDRARDADDR(1) => '0',
      ADDRARDADDR(0) => '0',
      ADDRBWRADDR(13 downto 4) => mi_cpl_raddr3_i(9 downto 0),
      ADDRBWRADDR(3) => '0',
      ADDRBWRADDR(2) => '0',
      ADDRBWRADDR(1) => '0',
      ADDRBWRADDR(0) => '0',
      CLKARDCLK => int_userclk1_out,
      CLKBWRCLK => int_userclk1_out,
      DIADI(15 downto 0) => mi_cpl_wdata_i(111 downto 96),
      DIBDI(15) => '0',
      DIBDI(14) => '0',
      DIBDI(13) => '0',
      DIBDI(12) => '0',
      DIBDI(11) => '0',
      DIBDI(10) => '0',
      DIBDI(9) => '0',
      DIBDI(8) => '0',
      DIBDI(7) => '0',
      DIBDI(6) => '0',
      DIBDI(5) => '0',
      DIBDI(4) => '0',
      DIBDI(3) => '0',
      DIBDI(2) => '0',
      DIBDI(1) => '0',
      DIBDI(0) => '0',
      DIPADIP(1 downto 0) => mi_cpl_wdip_i(13 downto 12),
      DIPBDIP(1) => '0',
      DIPBDIP(0) => '0',
      DOADO(15 downto 0) => \NLW_SPEED_500MHz_OR_NO_DECODE_LOGIC.RAMB18E1[6].u_fifo_DOADO_UNCONNECTED\(15 downto 0),
      DOBDO(15 downto 8) => MICOMPLETIONRAMREADDATA(124 downto 117),
      DOBDO(7 downto 0) => MICOMPLETIONRAMREADDATA(115 downto 108),
      DOPADOP(1 downto 0) => \NLW_SPEED_500MHz_OR_NO_DECODE_LOGIC.RAMB18E1[6].u_fifo_DOPADOP_UNCONNECTED\(1 downto 0),
      DOPBDOP(1) => MICOMPLETIONRAMREADDATA(125),
      DOPBDOP(0) => MICOMPLETIONRAMREADDATA(116),
      ENARDEN => '1',
      ENBWREN => ren_i(6),
      REGCEAREGCE => '0',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => wen_i(6),
      WEA(0) => wen_i(6),
      WEBWE(3) => '0',
      WEBWE(2) => '0',
      WEBWE(1) => '0',
      WEBWE(0) => '0'
    );
\SPEED_500MHz_OR_NO_DECODE_LOGIC.RAMB18E1[7].u_fifo\: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
    port map (
      ADDRARDADDR(13 downto 4) => mi_cpl_waddr3_i(9 downto 0),
      ADDRARDADDR(3) => '0',
      ADDRARDADDR(2) => '0',
      ADDRARDADDR(1) => '0',
      ADDRARDADDR(0) => '0',
      ADDRBWRADDR(13 downto 4) => mi_cpl_raddr3_i(9 downto 0),
      ADDRBWRADDR(3) => '0',
      ADDRBWRADDR(2) => '0',
      ADDRBWRADDR(1) => '0',
      ADDRBWRADDR(0) => '0',
      CLKARDCLK => int_userclk1_out,
      CLKBWRCLK => int_userclk1_out,
      DIADI(15 downto 0) => mi_cpl_wdata_i(127 downto 112),
      DIBDI(15) => '0',
      DIBDI(14) => '0',
      DIBDI(13) => '0',
      DIBDI(12) => '0',
      DIBDI(11) => '0',
      DIBDI(10) => '0',
      DIBDI(9) => '0',
      DIBDI(8) => '0',
      DIBDI(7) => '0',
      DIBDI(6) => '0',
      DIBDI(5) => '0',
      DIBDI(4) => '0',
      DIBDI(3) => '0',
      DIBDI(2) => '0',
      DIBDI(1) => '0',
      DIBDI(0) => '0',
      DIPADIP(1 downto 0) => mi_cpl_wdip_i(15 downto 14),
      DIPBDIP(1) => '0',
      DIPBDIP(0) => '0',
      DOADO(15 downto 0) => \NLW_SPEED_500MHz_OR_NO_DECODE_LOGIC.RAMB18E1[7].u_fifo_DOADO_UNCONNECTED\(15 downto 0),
      DOBDO(15 downto 8) => MICOMPLETIONRAMREADDATA(142 downto 135),
      DOBDO(7 downto 0) => MICOMPLETIONRAMREADDATA(133 downto 126),
      DOPADOP(1 downto 0) => \NLW_SPEED_500MHz_OR_NO_DECODE_LOGIC.RAMB18E1[7].u_fifo_DOPADOP_UNCONNECTED\(1 downto 0),
      DOPBDOP(1) => MICOMPLETIONRAMREADDATA(143),
      DOPBDOP(0) => MICOMPLETIONRAMREADDATA(134),
      ENARDEN => '1',
      ENBWREN => ren_i(7),
      REGCEAREGCE => '0',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => wen_i(7),
      WEA(0) => wen_i(7),
      WEBWE(3) => '0',
      WEBWE(2) => '0',
      WEBWE(1) => '0',
      WEBWE(0) => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_7x_0_pcie3_7x_0_pcie_bram_7vx_8k is
  port (
    MIREQUESTRAMREADDATA : out STD_LOGIC_VECTOR ( 143 downto 0 );
    int_userclk1_out : in STD_LOGIC;
    MIREQUESTRAMREADENABLE : in STD_LOGIC_VECTOR ( 3 downto 0 );
    mi_req_raddr0_i : in STD_LOGIC_VECTOR ( 8 downto 0 );
    mi_req_waddr0_i : in STD_LOGIC_VECTOR ( 8 downto 0 );
    MIREQUESTRAMWRITEDATA : in STD_LOGIC_VECTOR ( 143 downto 0 );
    MIREQUESTRAMWRITEENABLE : in STD_LOGIC_VECTOR ( 3 downto 0 );
    mi_req_raddr1_i : in STD_LOGIC_VECTOR ( 8 downto 0 );
    mi_req_waddr1_i : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_7x_0_pcie3_7x_0_pcie_bram_7vx_8k : entity is "pcie3_7x_0_pcie_bram_7vx_8k";
end pcie3_7x_0_pcie3_7x_0_pcie_bram_7vx_8k;

architecture STRUCTURE of pcie3_7x_0_pcie3_7x_0_pcie_bram_7vx_8k is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \RAMB18E1[0].u_fifo\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \RAMB18E1[1].u_fifo\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \RAMB18E1[2].u_fifo\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \RAMB18E1[3].u_fifo\ : label is "PRIMITIVE";
begin
\RAMB18E1[0].u_fifo\: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_MODE => "SDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 36
    )
    port map (
      ADDRARDADDR(13 downto 5) => mi_req_raddr0_i(8 downto 0),
      ADDRARDADDR(4) => '0',
      ADDRARDADDR(3) => '0',
      ADDRARDADDR(2) => '0',
      ADDRARDADDR(1) => '0',
      ADDRARDADDR(0) => '0',
      ADDRBWRADDR(13 downto 5) => mi_req_waddr0_i(8 downto 0),
      ADDRBWRADDR(4) => '0',
      ADDRBWRADDR(3) => '0',
      ADDRBWRADDR(2) => '0',
      ADDRBWRADDR(1) => '0',
      ADDRBWRADDR(0) => '0',
      CLKARDCLK => int_userclk1_out,
      CLKBWRCLK => int_userclk1_out,
      DIADI(15 downto 8) => MIREQUESTRAMWRITEDATA(16 downto 9),
      DIADI(7 downto 0) => MIREQUESTRAMWRITEDATA(7 downto 0),
      DIBDI(15 downto 8) => MIREQUESTRAMWRITEDATA(34 downto 27),
      DIBDI(7 downto 0) => MIREQUESTRAMWRITEDATA(25 downto 18),
      DIPADIP(1) => MIREQUESTRAMWRITEDATA(17),
      DIPADIP(0) => MIREQUESTRAMWRITEDATA(8),
      DIPBDIP(1) => MIREQUESTRAMWRITEDATA(35),
      DIPBDIP(0) => MIREQUESTRAMWRITEDATA(26),
      DOADO(15 downto 8) => MIREQUESTRAMREADDATA(16 downto 9),
      DOADO(7 downto 0) => MIREQUESTRAMREADDATA(7 downto 0),
      DOBDO(15 downto 8) => MIREQUESTRAMREADDATA(34 downto 27),
      DOBDO(7 downto 0) => MIREQUESTRAMREADDATA(25 downto 18),
      DOPADOP(1) => MIREQUESTRAMREADDATA(17),
      DOPADOP(0) => MIREQUESTRAMREADDATA(8),
      DOPBDOP(1) => MIREQUESTRAMREADDATA(35),
      DOPBDOP(0) => MIREQUESTRAMREADDATA(26),
      ENARDEN => MIREQUESTRAMREADENABLE(0),
      ENBWREN => '1',
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => '0',
      WEA(0) => '0',
      WEBWE(3) => MIREQUESTRAMWRITEENABLE(0),
      WEBWE(2) => MIREQUESTRAMWRITEENABLE(0),
      WEBWE(1) => MIREQUESTRAMWRITEENABLE(0),
      WEBWE(0) => MIREQUESTRAMWRITEENABLE(0)
    );
\RAMB18E1[1].u_fifo\: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_MODE => "SDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 36
    )
    port map (
      ADDRARDADDR(13 downto 5) => mi_req_raddr0_i(8 downto 0),
      ADDRARDADDR(4) => '0',
      ADDRARDADDR(3) => '0',
      ADDRARDADDR(2) => '0',
      ADDRARDADDR(1) => '0',
      ADDRARDADDR(0) => '0',
      ADDRBWRADDR(13 downto 5) => mi_req_waddr0_i(8 downto 0),
      ADDRBWRADDR(4) => '0',
      ADDRBWRADDR(3) => '0',
      ADDRBWRADDR(2) => '0',
      ADDRBWRADDR(1) => '0',
      ADDRBWRADDR(0) => '0',
      CLKARDCLK => int_userclk1_out,
      CLKBWRCLK => int_userclk1_out,
      DIADI(15 downto 8) => MIREQUESTRAMWRITEDATA(52 downto 45),
      DIADI(7 downto 0) => MIREQUESTRAMWRITEDATA(43 downto 36),
      DIBDI(15 downto 8) => MIREQUESTRAMWRITEDATA(70 downto 63),
      DIBDI(7 downto 0) => MIREQUESTRAMWRITEDATA(61 downto 54),
      DIPADIP(1) => MIREQUESTRAMWRITEDATA(53),
      DIPADIP(0) => MIREQUESTRAMWRITEDATA(44),
      DIPBDIP(1) => MIREQUESTRAMWRITEDATA(71),
      DIPBDIP(0) => MIREQUESTRAMWRITEDATA(62),
      DOADO(15 downto 8) => MIREQUESTRAMREADDATA(52 downto 45),
      DOADO(7 downto 0) => MIREQUESTRAMREADDATA(43 downto 36),
      DOBDO(15 downto 8) => MIREQUESTRAMREADDATA(70 downto 63),
      DOBDO(7 downto 0) => MIREQUESTRAMREADDATA(61 downto 54),
      DOPADOP(1) => MIREQUESTRAMREADDATA(53),
      DOPADOP(0) => MIREQUESTRAMREADDATA(44),
      DOPBDOP(1) => MIREQUESTRAMREADDATA(71),
      DOPBDOP(0) => MIREQUESTRAMREADDATA(62),
      ENARDEN => MIREQUESTRAMREADENABLE(1),
      ENBWREN => '1',
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => '0',
      WEA(0) => '0',
      WEBWE(3) => MIREQUESTRAMWRITEENABLE(1),
      WEBWE(2) => MIREQUESTRAMWRITEENABLE(1),
      WEBWE(1) => MIREQUESTRAMWRITEENABLE(1),
      WEBWE(0) => MIREQUESTRAMWRITEENABLE(1)
    );
\RAMB18E1[2].u_fifo\: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_MODE => "SDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 36
    )
    port map (
      ADDRARDADDR(13 downto 5) => mi_req_raddr1_i(8 downto 0),
      ADDRARDADDR(4) => '0',
      ADDRARDADDR(3) => '0',
      ADDRARDADDR(2) => '0',
      ADDRARDADDR(1) => '0',
      ADDRARDADDR(0) => '0',
      ADDRBWRADDR(13 downto 5) => mi_req_waddr1_i(8 downto 0),
      ADDRBWRADDR(4) => '0',
      ADDRBWRADDR(3) => '0',
      ADDRBWRADDR(2) => '0',
      ADDRBWRADDR(1) => '0',
      ADDRBWRADDR(0) => '0',
      CLKARDCLK => int_userclk1_out,
      CLKBWRCLK => int_userclk1_out,
      DIADI(15 downto 8) => MIREQUESTRAMWRITEDATA(88 downto 81),
      DIADI(7 downto 0) => MIREQUESTRAMWRITEDATA(79 downto 72),
      DIBDI(15 downto 8) => MIREQUESTRAMWRITEDATA(106 downto 99),
      DIBDI(7 downto 0) => MIREQUESTRAMWRITEDATA(97 downto 90),
      DIPADIP(1) => MIREQUESTRAMWRITEDATA(89),
      DIPADIP(0) => MIREQUESTRAMWRITEDATA(80),
      DIPBDIP(1) => MIREQUESTRAMWRITEDATA(107),
      DIPBDIP(0) => MIREQUESTRAMWRITEDATA(98),
      DOADO(15 downto 8) => MIREQUESTRAMREADDATA(88 downto 81),
      DOADO(7 downto 0) => MIREQUESTRAMREADDATA(79 downto 72),
      DOBDO(15 downto 8) => MIREQUESTRAMREADDATA(106 downto 99),
      DOBDO(7 downto 0) => MIREQUESTRAMREADDATA(97 downto 90),
      DOPADOP(1) => MIREQUESTRAMREADDATA(89),
      DOPADOP(0) => MIREQUESTRAMREADDATA(80),
      DOPBDOP(1) => MIREQUESTRAMREADDATA(107),
      DOPBDOP(0) => MIREQUESTRAMREADDATA(98),
      ENARDEN => MIREQUESTRAMREADENABLE(2),
      ENBWREN => '1',
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => '0',
      WEA(0) => '0',
      WEBWE(3) => MIREQUESTRAMWRITEENABLE(2),
      WEBWE(2) => MIREQUESTRAMWRITEENABLE(2),
      WEBWE(1) => MIREQUESTRAMWRITEENABLE(2),
      WEBWE(0) => MIREQUESTRAMWRITEENABLE(2)
    );
\RAMB18E1[3].u_fifo\: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_MODE => "SDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 36
    )
    port map (
      ADDRARDADDR(13 downto 5) => mi_req_raddr1_i(8 downto 0),
      ADDRARDADDR(4) => '0',
      ADDRARDADDR(3) => '0',
      ADDRARDADDR(2) => '0',
      ADDRARDADDR(1) => '0',
      ADDRARDADDR(0) => '0',
      ADDRBWRADDR(13 downto 5) => mi_req_waddr1_i(8 downto 0),
      ADDRBWRADDR(4) => '0',
      ADDRBWRADDR(3) => '0',
      ADDRBWRADDR(2) => '0',
      ADDRBWRADDR(1) => '0',
      ADDRBWRADDR(0) => '0',
      CLKARDCLK => int_userclk1_out,
      CLKBWRCLK => int_userclk1_out,
      DIADI(15 downto 8) => MIREQUESTRAMWRITEDATA(124 downto 117),
      DIADI(7 downto 0) => MIREQUESTRAMWRITEDATA(115 downto 108),
      DIBDI(15 downto 8) => MIREQUESTRAMWRITEDATA(142 downto 135),
      DIBDI(7 downto 0) => MIREQUESTRAMWRITEDATA(133 downto 126),
      DIPADIP(1) => MIREQUESTRAMWRITEDATA(125),
      DIPADIP(0) => MIREQUESTRAMWRITEDATA(116),
      DIPBDIP(1) => MIREQUESTRAMWRITEDATA(143),
      DIPBDIP(0) => MIREQUESTRAMWRITEDATA(134),
      DOADO(15 downto 8) => MIREQUESTRAMREADDATA(124 downto 117),
      DOADO(7 downto 0) => MIREQUESTRAMREADDATA(115 downto 108),
      DOBDO(15 downto 8) => MIREQUESTRAMREADDATA(142 downto 135),
      DOBDO(7 downto 0) => MIREQUESTRAMREADDATA(133 downto 126),
      DOPADOP(1) => MIREQUESTRAMREADDATA(125),
      DOPADOP(0) => MIREQUESTRAMREADDATA(116),
      DOPBDOP(1) => MIREQUESTRAMREADDATA(143),
      DOPBDOP(0) => MIREQUESTRAMREADDATA(134),
      ENARDEN => MIREQUESTRAMREADENABLE(3),
      ENBWREN => '1',
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => '0',
      WEA(0) => '0',
      WEBWE(3) => MIREQUESTRAMWRITEENABLE(3),
      WEBWE(2) => MIREQUESTRAMWRITEENABLE(3),
      WEBWE(1) => MIREQUESTRAMWRITEENABLE(3),
      WEBWE(0) => MIREQUESTRAMWRITEENABLE(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_7x_0_pcie3_7x_0_pcie_bram_7vx_rep_8k is
  port (
    MIREPLAYRAMREADDATA : out STD_LOGIC_VECTOR ( 143 downto 0 );
    int_userclk1_out : in STD_LOGIC;
    MIREPLAYRAMADDRESS : in STD_LOGIC_VECTOR ( 8 downto 0 );
    MIREPLAYRAMWRITEDATA : in STD_LOGIC_VECTOR ( 143 downto 0 );
    MIREPLAYRAMWRITEENABLE : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_7x_0_pcie3_7x_0_pcie_bram_7vx_rep_8k : entity is "pcie3_7x_0_pcie_bram_7vx_rep_8k";
end pcie3_7x_0_pcie3_7x_0_pcie_bram_7vx_rep_8k;

architecture STRUCTURE of pcie3_7x_0_pcie3_7x_0_pcie_bram_7vx_rep_8k is
  signal \NLW_RAMB36E1[0].u_buffer_CASCADEINA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_RAMB36E1[0].u_buffer_CASCADEINB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_RAMB36E1[0].u_buffer_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_RAMB36E1[0].u_buffer_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_RAMB36E1[0].u_buffer_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_RAMB36E1[0].u_buffer_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_RAMB36E1[0].u_buffer_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_RAMB36E1[0].u_buffer_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_RAMB36E1[1].u_buffer_CASCADEINA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_RAMB36E1[1].u_buffer_CASCADEINB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_RAMB36E1[1].u_buffer_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_RAMB36E1[1].u_buffer_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_RAMB36E1[1].u_buffer_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_RAMB36E1[1].u_buffer_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_RAMB36E1[1].u_buffer_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_RAMB36E1[1].u_buffer_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \RAMB36E1[0].u_buffer\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \RAMB36E1[1].u_buffer\ : label is "PRIMITIVE";
begin
\RAMB36E1[0].u_buffer\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
    port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 6) => MIREPLAYRAMADDRESS(8 downto 0),
      ADDRARDADDR(5) => '0',
      ADDRARDADDR(4) => '0',
      ADDRARDADDR(3) => '0',
      ADDRARDADDR(2) => '0',
      ADDRARDADDR(1) => '0',
      ADDRARDADDR(0) => '0',
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 6) => MIREPLAYRAMADDRESS(8 downto 0),
      ADDRBWRADDR(5) => '1',
      ADDRBWRADDR(4) => '0',
      ADDRBWRADDR(3) => '0',
      ADDRBWRADDR(2) => '0',
      ADDRBWRADDR(1) => '0',
      ADDRBWRADDR(0) => '0',
      CASCADEINA => \NLW_RAMB36E1[0].u_buffer_CASCADEINA_UNCONNECTED\,
      CASCADEINB => \NLW_RAMB36E1[0].u_buffer_CASCADEINB_UNCONNECTED\,
      CASCADEOUTA => \NLW_RAMB36E1[0].u_buffer_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_RAMB36E1[0].u_buffer_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => int_userclk1_out,
      CLKBWRCLK => int_userclk1_out,
      DBITERR => \NLW_RAMB36E1[0].u_buffer_DBITERR_UNCONNECTED\,
      DIADI(31 downto 24) => MIREPLAYRAMWRITEDATA(34 downto 27),
      DIADI(23 downto 16) => MIREPLAYRAMWRITEDATA(25 downto 18),
      DIADI(15 downto 8) => MIREPLAYRAMWRITEDATA(16 downto 9),
      DIADI(7 downto 0) => MIREPLAYRAMWRITEDATA(7 downto 0),
      DIBDI(31 downto 24) => MIREPLAYRAMWRITEDATA(70 downto 63),
      DIBDI(23 downto 16) => MIREPLAYRAMWRITEDATA(61 downto 54),
      DIBDI(15 downto 8) => MIREPLAYRAMWRITEDATA(52 downto 45),
      DIBDI(7 downto 0) => MIREPLAYRAMWRITEDATA(43 downto 36),
      DIPADIP(3) => MIREPLAYRAMWRITEDATA(35),
      DIPADIP(2) => MIREPLAYRAMWRITEDATA(26),
      DIPADIP(1) => MIREPLAYRAMWRITEDATA(17),
      DIPADIP(0) => MIREPLAYRAMWRITEDATA(8),
      DIPBDIP(3) => MIREPLAYRAMWRITEDATA(71),
      DIPBDIP(2) => MIREPLAYRAMWRITEDATA(62),
      DIPBDIP(1) => MIREPLAYRAMWRITEDATA(53),
      DIPBDIP(0) => MIREPLAYRAMWRITEDATA(44),
      DOADO(31 downto 24) => MIREPLAYRAMREADDATA(34 downto 27),
      DOADO(23 downto 16) => MIREPLAYRAMREADDATA(25 downto 18),
      DOADO(15 downto 8) => MIREPLAYRAMREADDATA(16 downto 9),
      DOADO(7 downto 0) => MIREPLAYRAMREADDATA(7 downto 0),
      DOBDO(31 downto 24) => MIREPLAYRAMREADDATA(70 downto 63),
      DOBDO(23 downto 16) => MIREPLAYRAMREADDATA(61 downto 54),
      DOBDO(15 downto 8) => MIREPLAYRAMREADDATA(52 downto 45),
      DOBDO(7 downto 0) => MIREPLAYRAMREADDATA(43 downto 36),
      DOPADOP(3) => MIREPLAYRAMREADDATA(35),
      DOPADOP(2) => MIREPLAYRAMREADDATA(26),
      DOPADOP(1) => MIREPLAYRAMREADDATA(17),
      DOPADOP(0) => MIREPLAYRAMREADDATA(8),
      DOPBDOP(3) => MIREPLAYRAMREADDATA(71),
      DOPBDOP(2) => MIREPLAYRAMREADDATA(62),
      DOPBDOP(1) => MIREPLAYRAMREADDATA(53),
      DOPBDOP(0) => MIREPLAYRAMREADDATA(44),
      ECCPARITY(7 downto 0) => \NLW_RAMB36E1[0].u_buffer_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '1',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_RAMB36E1[0].u_buffer_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_RAMB36E1[0].u_buffer_SBITERR_UNCONNECTED\,
      WEA(3) => MIREPLAYRAMWRITEENABLE(0),
      WEA(2) => MIREPLAYRAMWRITEENABLE(0),
      WEA(1) => MIREPLAYRAMWRITEENABLE(0),
      WEA(0) => MIREPLAYRAMWRITEENABLE(0),
      WEBWE(7) => '0',
      WEBWE(6) => '0',
      WEBWE(5) => '0',
      WEBWE(4) => '0',
      WEBWE(3) => MIREPLAYRAMWRITEENABLE(0),
      WEBWE(2) => MIREPLAYRAMWRITEENABLE(0),
      WEBWE(1) => MIREPLAYRAMWRITEENABLE(0),
      WEBWE(0) => MIREPLAYRAMWRITEENABLE(0)
    );
\RAMB36E1[1].u_buffer\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
    port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 6) => MIREPLAYRAMADDRESS(8 downto 0),
      ADDRARDADDR(5) => '0',
      ADDRARDADDR(4) => '0',
      ADDRARDADDR(3) => '0',
      ADDRARDADDR(2) => '0',
      ADDRARDADDR(1) => '0',
      ADDRARDADDR(0) => '0',
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 6) => MIREPLAYRAMADDRESS(8 downto 0),
      ADDRBWRADDR(5) => '1',
      ADDRBWRADDR(4) => '0',
      ADDRBWRADDR(3) => '0',
      ADDRBWRADDR(2) => '0',
      ADDRBWRADDR(1) => '0',
      ADDRBWRADDR(0) => '0',
      CASCADEINA => \NLW_RAMB36E1[1].u_buffer_CASCADEINA_UNCONNECTED\,
      CASCADEINB => \NLW_RAMB36E1[1].u_buffer_CASCADEINB_UNCONNECTED\,
      CASCADEOUTA => \NLW_RAMB36E1[1].u_buffer_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_RAMB36E1[1].u_buffer_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => int_userclk1_out,
      CLKBWRCLK => int_userclk1_out,
      DBITERR => \NLW_RAMB36E1[1].u_buffer_DBITERR_UNCONNECTED\,
      DIADI(31 downto 24) => MIREPLAYRAMWRITEDATA(106 downto 99),
      DIADI(23 downto 16) => MIREPLAYRAMWRITEDATA(97 downto 90),
      DIADI(15 downto 8) => MIREPLAYRAMWRITEDATA(88 downto 81),
      DIADI(7 downto 0) => MIREPLAYRAMWRITEDATA(79 downto 72),
      DIBDI(31 downto 24) => MIREPLAYRAMWRITEDATA(142 downto 135),
      DIBDI(23 downto 16) => MIREPLAYRAMWRITEDATA(133 downto 126),
      DIBDI(15 downto 8) => MIREPLAYRAMWRITEDATA(124 downto 117),
      DIBDI(7 downto 0) => MIREPLAYRAMWRITEDATA(115 downto 108),
      DIPADIP(3) => MIREPLAYRAMWRITEDATA(107),
      DIPADIP(2) => MIREPLAYRAMWRITEDATA(98),
      DIPADIP(1) => MIREPLAYRAMWRITEDATA(89),
      DIPADIP(0) => MIREPLAYRAMWRITEDATA(80),
      DIPBDIP(3) => MIREPLAYRAMWRITEDATA(143),
      DIPBDIP(2) => MIREPLAYRAMWRITEDATA(134),
      DIPBDIP(1) => MIREPLAYRAMWRITEDATA(125),
      DIPBDIP(0) => MIREPLAYRAMWRITEDATA(116),
      DOADO(31 downto 24) => MIREPLAYRAMREADDATA(106 downto 99),
      DOADO(23 downto 16) => MIREPLAYRAMREADDATA(97 downto 90),
      DOADO(15 downto 8) => MIREPLAYRAMREADDATA(88 downto 81),
      DOADO(7 downto 0) => MIREPLAYRAMREADDATA(79 downto 72),
      DOBDO(31 downto 24) => MIREPLAYRAMREADDATA(142 downto 135),
      DOBDO(23 downto 16) => MIREPLAYRAMREADDATA(133 downto 126),
      DOBDO(15 downto 8) => MIREPLAYRAMREADDATA(124 downto 117),
      DOBDO(7 downto 0) => MIREPLAYRAMREADDATA(115 downto 108),
      DOPADOP(3) => MIREPLAYRAMREADDATA(107),
      DOPADOP(2) => MIREPLAYRAMREADDATA(98),
      DOPADOP(1) => MIREPLAYRAMREADDATA(89),
      DOPADOP(0) => MIREPLAYRAMREADDATA(80),
      DOPBDOP(3) => MIREPLAYRAMREADDATA(143),
      DOPBDOP(2) => MIREPLAYRAMREADDATA(134),
      DOPBDOP(1) => MIREPLAYRAMREADDATA(125),
      DOPBDOP(0) => MIREPLAYRAMREADDATA(116),
      ECCPARITY(7 downto 0) => \NLW_RAMB36E1[1].u_buffer_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '1',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_RAMB36E1[1].u_buffer_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_RAMB36E1[1].u_buffer_SBITERR_UNCONNECTED\,
      WEA(3) => MIREPLAYRAMWRITEENABLE(1),
      WEA(2) => MIREPLAYRAMWRITEENABLE(1),
      WEA(1) => MIREPLAYRAMWRITEENABLE(1),
      WEA(0) => MIREPLAYRAMWRITEENABLE(1),
      WEBWE(7) => '0',
      WEBWE(6) => '0',
      WEBWE(5) => '0',
      WEBWE(4) => '0',
      WEBWE(3) => MIREPLAYRAMWRITEENABLE(1),
      WEBWE(2) => MIREPLAYRAMWRITEENABLE(1),
      WEBWE(1) => MIREPLAYRAMWRITEENABLE(1),
      WEBWE(0) => MIREPLAYRAMWRITEENABLE(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_7x_0_pcie3_7x_0_pcie_force_adapt is
  port (
    speed_change : out STD_LOGIC;
    PIPE_RXEQ_CONTROL : out STD_LOGIC_VECTOR ( 7 downto 0 );
    PIPERX0DATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    PIPERX1DATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    PIPERX2DATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    PIPERX3DATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    PIPERX6DATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    cfg_ltssm_state : in STD_LOGIC_VECTOR ( 5 downto 0 );
    CLK : in STD_LOGIC;
    int_oobclk_out : in STD_LOGIC;
    I1 : in STD_LOGIC;
    cfg_current_speed : in STD_LOGIC_VECTOR ( 0 to 0 );
    PIPETXRATE : in STD_LOGIC_VECTOR ( 0 to 0 );
    pipe_rx0_eq_adapt_done : in STD_LOGIC;
    PIPE_RXELECIDLE : in STD_LOGIC_VECTOR ( 0 to 0 );
    PIPERX3EQCONTROL : in STD_LOGIC_VECTOR ( 1 downto 0 );
    PIPERX2EQCONTROL : in STD_LOGIC_VECTOR ( 1 downto 0 );
    PIPERX1EQCONTROL : in STD_LOGIC_VECTOR ( 1 downto 0 );
    PIPERX0EQCONTROL : in STD_LOGIC_VECTOR ( 1 downto 0 );
    PIPE_RXDATA : in STD_LOGIC_VECTOR ( 127 downto 0 );
    PIPE_TXEQ_CONTROL : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_7x_0_pcie3_7x_0_pcie_force_adapt : entity is "pcie3_7x_0_pcie_force_adapt";
end pcie3_7x_0_pcie3_7x_0_pcie_force_adapt;

architecture STRUCTURE of pcie3_7x_0_pcie3_7x_0_pcie_force_adapt is
  signal cfg_loopback : STD_LOGIC;
  signal cfg_loopback_reg0 : STD_LOGIC;
  signal cfg_loopback_reg1 : STD_LOGIC;
  signal cfg_loopback_reg2 : STD_LOGIC;
  signal cfg_ltssm_state_reg : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal cfg_ltssm_state_reg0 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal cfg_ltssm_state_reg1 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal eq_state : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal eq_state13_out : STD_LOGIC;
  signal gen3_flag : STD_LOGIC;
  signal gen3_flag0 : STD_LOGIC;
  signal \loopback.cfg_loopback_reg0\ : STD_LOGIC;
  signal \n_0_eq_state[0]_i_2\ : STD_LOGIC;
  signal \n_0_eq_state[3]_i_1\ : STD_LOGIC;
  signal \n_0_eq_state_reg[0]\ : STD_LOGIC;
  signal \n_0_eq_state_reg[1]\ : STD_LOGIC;
  signal \n_0_eq_state_reg[2]\ : STD_LOGIC;
  signal \n_0_eq_state_reg[3]\ : STD_LOGIC;
  signal n_0_gen3_flag_i_1 : STD_LOGIC;
  signal n_0_gen3_flag_i_3 : STD_LOGIC;
  signal n_0_speed_change_i_1 : STD_LOGIC;
  signal n_0_speed_change_i_2 : STD_LOGIC;
  signal n_0_speed_change_i_3 : STD_LOGIC;
  signal speed_change_reg0 : STD_LOGIC;
  signal speed_change_reg1 : STD_LOGIC;
  signal speed_change_reg2 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of PCIE_3_0_i_i_100 : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of PCIE_3_0_i_i_101 : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of PCIE_3_0_i_i_102 : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of PCIE_3_0_i_i_103 : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of PCIE_3_0_i_i_104 : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of PCIE_3_0_i_i_105 : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of PCIE_3_0_i_i_106 : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of PCIE_3_0_i_i_107 : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of PCIE_3_0_i_i_108 : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of PCIE_3_0_i_i_109 : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of PCIE_3_0_i_i_110 : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of PCIE_3_0_i_i_111 : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of PCIE_3_0_i_i_112 : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of PCIE_3_0_i_i_113 : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of PCIE_3_0_i_i_114 : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of PCIE_3_0_i_i_115 : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of PCIE_3_0_i_i_116 : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of PCIE_3_0_i_i_117 : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of PCIE_3_0_i_i_214 : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of PCIE_3_0_i_i_215 : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of PCIE_3_0_i_i_216 : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of PCIE_3_0_i_i_217 : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of PCIE_3_0_i_i_218 : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of PCIE_3_0_i_i_219 : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of PCIE_3_0_i_i_220 : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of PCIE_3_0_i_i_221 : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of PCIE_3_0_i_i_222 : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of PCIE_3_0_i_i_223 : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of PCIE_3_0_i_i_224 : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of PCIE_3_0_i_i_225 : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of PCIE_3_0_i_i_226 : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of PCIE_3_0_i_i_227 : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of PCIE_3_0_i_i_228 : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of PCIE_3_0_i_i_229 : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of PCIE_3_0_i_i_230 : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of PCIE_3_0_i_i_231 : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of PCIE_3_0_i_i_232 : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of PCIE_3_0_i_i_233 : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of PCIE_3_0_i_i_234 : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of PCIE_3_0_i_i_235 : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of PCIE_3_0_i_i_236 : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of PCIE_3_0_i_i_237 : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of PCIE_3_0_i_i_238 : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of PCIE_3_0_i_i_239 : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of PCIE_3_0_i_i_240 : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of PCIE_3_0_i_i_241 : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of PCIE_3_0_i_i_242 : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of PCIE_3_0_i_i_243 : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of PCIE_3_0_i_i_244 : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of PCIE_3_0_i_i_245 : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of PCIE_3_0_i_i_94 : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of PCIE_3_0_i_i_95 : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of PCIE_3_0_i_i_96 : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of PCIE_3_0_i_i_97 : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of PCIE_3_0_i_i_98 : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of PCIE_3_0_i_i_99 : label is "soft_lutpair162";
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of cfg_loopback_reg0_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of cfg_loopback_reg0_reg : label is "yes";
  attribute ASYNC_REG of cfg_loopback_reg1_reg : label is std.standard.true;
  attribute KEEP of cfg_loopback_reg1_reg : label is "yes";
  attribute ASYNC_REG of cfg_loopback_reg2_reg : label is std.standard.true;
  attribute KEEP of cfg_loopback_reg2_reg : label is "yes";
  attribute ASYNC_REG of \cfg_ltssm_state_reg0_reg[0]\ : label is std.standard.true;
  attribute KEEP of \cfg_ltssm_state_reg0_reg[0]\ : label is "yes";
  attribute ASYNC_REG of \cfg_ltssm_state_reg0_reg[1]\ : label is std.standard.true;
  attribute KEEP of \cfg_ltssm_state_reg0_reg[1]\ : label is "yes";
  attribute ASYNC_REG of \cfg_ltssm_state_reg0_reg[2]\ : label is std.standard.true;
  attribute KEEP of \cfg_ltssm_state_reg0_reg[2]\ : label is "yes";
  attribute ASYNC_REG of \cfg_ltssm_state_reg0_reg[3]\ : label is std.standard.true;
  attribute KEEP of \cfg_ltssm_state_reg0_reg[3]\ : label is "yes";
  attribute ASYNC_REG of \cfg_ltssm_state_reg0_reg[4]\ : label is std.standard.true;
  attribute KEEP of \cfg_ltssm_state_reg0_reg[4]\ : label is "yes";
  attribute ASYNC_REG of \cfg_ltssm_state_reg0_reg[5]\ : label is std.standard.true;
  attribute KEEP of \cfg_ltssm_state_reg0_reg[5]\ : label is "yes";
  attribute ASYNC_REG of \cfg_ltssm_state_reg1_reg[0]\ : label is std.standard.true;
  attribute KEEP of \cfg_ltssm_state_reg1_reg[0]\ : label is "yes";
  attribute ASYNC_REG of \cfg_ltssm_state_reg1_reg[1]\ : label is std.standard.true;
  attribute KEEP of \cfg_ltssm_state_reg1_reg[1]\ : label is "yes";
  attribute ASYNC_REG of \cfg_ltssm_state_reg1_reg[2]\ : label is std.standard.true;
  attribute KEEP of \cfg_ltssm_state_reg1_reg[2]\ : label is "yes";
  attribute ASYNC_REG of \cfg_ltssm_state_reg1_reg[3]\ : label is std.standard.true;
  attribute KEEP of \cfg_ltssm_state_reg1_reg[3]\ : label is "yes";
  attribute ASYNC_REG of \cfg_ltssm_state_reg1_reg[4]\ : label is std.standard.true;
  attribute KEEP of \cfg_ltssm_state_reg1_reg[4]\ : label is "yes";
  attribute ASYNC_REG of \cfg_ltssm_state_reg1_reg[5]\ : label is std.standard.true;
  attribute KEEP of \cfg_ltssm_state_reg1_reg[5]\ : label is "yes";
  attribute ASYNC_REG of \cfg_ltssm_state_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP of \cfg_ltssm_state_reg_reg[0]\ : label is "yes";
  attribute ASYNC_REG of \cfg_ltssm_state_reg_reg[1]\ : label is std.standard.true;
  attribute KEEP of \cfg_ltssm_state_reg_reg[1]\ : label is "yes";
  attribute ASYNC_REG of \cfg_ltssm_state_reg_reg[2]\ : label is std.standard.true;
  attribute KEEP of \cfg_ltssm_state_reg_reg[2]\ : label is "yes";
  attribute ASYNC_REG of \cfg_ltssm_state_reg_reg[3]\ : label is std.standard.true;
  attribute KEEP of \cfg_ltssm_state_reg_reg[3]\ : label is "yes";
  attribute ASYNC_REG of \cfg_ltssm_state_reg_reg[4]\ : label is std.standard.true;
  attribute KEEP of \cfg_ltssm_state_reg_reg[4]\ : label is "yes";
  attribute ASYNC_REG of \cfg_ltssm_state_reg_reg[5]\ : label is std.standard.true;
  attribute KEEP of \cfg_ltssm_state_reg_reg[5]\ : label is "yes";
  attribute ASYNC_REG of \loopback.cfg_loopback_reg\ : label is std.standard.true;
  attribute KEEP of \loopback.cfg_loopback_reg\ : label is "yes";
  attribute SOFT_HLUTNM of \rxeq_control_reg1[0]_i_1\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \rxeq_control_reg1[0]_i_1__0\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \rxeq_control_reg1[0]_i_1__1\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \rxeq_control_reg1[0]_i_1__2\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \rxeq_control_reg1[1]_i_1\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \rxeq_control_reg1[1]_i_1__0\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \rxeq_control_reg1[1]_i_1__1\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \rxeq_control_reg1[1]_i_1__2\ : label is "soft_lutpair143";
  attribute ASYNC_REG of speed_change_reg : label is std.standard.true;
  attribute KEEP of speed_change_reg : label is "yes";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of speed_change_reg : label is "NO";
  attribute ASYNC_REG of speed_change_reg0_reg : label is std.standard.true;
  attribute KEEP of speed_change_reg0_reg : label is "yes";
  attribute ASYNC_REG of speed_change_reg1_reg : label is std.standard.true;
  attribute KEEP of speed_change_reg1_reg : label is "yes";
  attribute ASYNC_REG of speed_change_reg2_reg : label is std.standard.true;
  attribute KEEP of speed_change_reg2_reg : label is "yes";
begin
PCIE_3_0_i_i_100: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAABAA"
    )
    port map (
      I0 => PIPE_RXDATA(17),
      I1 => \n_0_eq_state_reg[3]\,
      I2 => \n_0_eq_state_reg[2]\,
      I3 => \n_0_eq_state_reg[1]\,
      I4 => \n_0_eq_state_reg[0]\,
      O => PIPERX0DATA(17)
    );
PCIE_3_0_i_i_101: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAABAA"
    )
    port map (
      I0 => PIPE_RXDATA(16),
      I1 => \n_0_eq_state_reg[3]\,
      I2 => \n_0_eq_state_reg[2]\,
      I3 => \n_0_eq_state_reg[1]\,
      I4 => \n_0_eq_state_reg[0]\,
      O => PIPERX0DATA(16)
    );
PCIE_3_0_i_i_102: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAABAA"
    )
    port map (
      I0 => PIPE_RXDATA(15),
      I1 => \n_0_eq_state_reg[3]\,
      I2 => \n_0_eq_state_reg[2]\,
      I3 => \n_0_eq_state_reg[1]\,
      I4 => \n_0_eq_state_reg[0]\,
      O => PIPERX0DATA(15)
    );
PCIE_3_0_i_i_103: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAABAA"
    )
    port map (
      I0 => PIPE_RXDATA(14),
      I1 => \n_0_eq_state_reg[3]\,
      I2 => \n_0_eq_state_reg[2]\,
      I3 => \n_0_eq_state_reg[1]\,
      I4 => \n_0_eq_state_reg[0]\,
      O => PIPERX0DATA(14)
    );
PCIE_3_0_i_i_104: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAABAA"
    )
    port map (
      I0 => PIPE_RXDATA(13),
      I1 => \n_0_eq_state_reg[3]\,
      I2 => \n_0_eq_state_reg[2]\,
      I3 => \n_0_eq_state_reg[1]\,
      I4 => \n_0_eq_state_reg[0]\,
      O => PIPERX0DATA(13)
    );
PCIE_3_0_i_i_105: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAABAA"
    )
    port map (
      I0 => PIPE_RXDATA(12),
      I1 => \n_0_eq_state_reg[3]\,
      I2 => \n_0_eq_state_reg[2]\,
      I3 => \n_0_eq_state_reg[1]\,
      I4 => \n_0_eq_state_reg[0]\,
      O => PIPERX0DATA(12)
    );
PCIE_3_0_i_i_106: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAABAA"
    )
    port map (
      I0 => PIPE_RXDATA(11),
      I1 => \n_0_eq_state_reg[3]\,
      I2 => \n_0_eq_state_reg[2]\,
      I3 => \n_0_eq_state_reg[1]\,
      I4 => \n_0_eq_state_reg[0]\,
      O => PIPERX0DATA(11)
    );
PCIE_3_0_i_i_107: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAABAA"
    )
    port map (
      I0 => PIPE_RXDATA(10),
      I1 => \n_0_eq_state_reg[3]\,
      I2 => \n_0_eq_state_reg[2]\,
      I3 => \n_0_eq_state_reg[1]\,
      I4 => \n_0_eq_state_reg[0]\,
      O => PIPERX0DATA(10)
    );
PCIE_3_0_i_i_108: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAABAA"
    )
    port map (
      I0 => PIPE_RXDATA(9),
      I1 => \n_0_eq_state_reg[3]\,
      I2 => \n_0_eq_state_reg[2]\,
      I3 => \n_0_eq_state_reg[1]\,
      I4 => \n_0_eq_state_reg[0]\,
      O => PIPERX0DATA(9)
    );
PCIE_3_0_i_i_109: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAABAA"
    )
    port map (
      I0 => PIPE_RXDATA(8),
      I1 => \n_0_eq_state_reg[3]\,
      I2 => \n_0_eq_state_reg[2]\,
      I3 => \n_0_eq_state_reg[1]\,
      I4 => \n_0_eq_state_reg[0]\,
      O => PIPERX0DATA(8)
    );
PCIE_3_0_i_i_110: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAABAA"
    )
    port map (
      I0 => PIPE_RXDATA(7),
      I1 => \n_0_eq_state_reg[3]\,
      I2 => \n_0_eq_state_reg[2]\,
      I3 => \n_0_eq_state_reg[1]\,
      I4 => \n_0_eq_state_reg[0]\,
      O => PIPERX0DATA(7)
    );
PCIE_3_0_i_i_111: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAABAA"
    )
    port map (
      I0 => PIPE_RXDATA(6),
      I1 => \n_0_eq_state_reg[3]\,
      I2 => \n_0_eq_state_reg[2]\,
      I3 => \n_0_eq_state_reg[1]\,
      I4 => \n_0_eq_state_reg[0]\,
      O => PIPERX0DATA(6)
    );
PCIE_3_0_i_i_112: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAABAA"
    )
    port map (
      I0 => PIPE_RXDATA(5),
      I1 => \n_0_eq_state_reg[3]\,
      I2 => \n_0_eq_state_reg[2]\,
      I3 => \n_0_eq_state_reg[1]\,
      I4 => \n_0_eq_state_reg[0]\,
      O => PIPERX0DATA(5)
    );
PCIE_3_0_i_i_113: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAABAA"
    )
    port map (
      I0 => PIPE_RXDATA(4),
      I1 => \n_0_eq_state_reg[3]\,
      I2 => \n_0_eq_state_reg[2]\,
      I3 => \n_0_eq_state_reg[1]\,
      I4 => \n_0_eq_state_reg[0]\,
      O => PIPERX0DATA(4)
    );
PCIE_3_0_i_i_114: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAABAA"
    )
    port map (
      I0 => PIPE_RXDATA(3),
      I1 => \n_0_eq_state_reg[3]\,
      I2 => \n_0_eq_state_reg[2]\,
      I3 => \n_0_eq_state_reg[1]\,
      I4 => \n_0_eq_state_reg[0]\,
      O => PIPERX0DATA(3)
    );
PCIE_3_0_i_i_115: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAABAA"
    )
    port map (
      I0 => PIPE_RXDATA(2),
      I1 => \n_0_eq_state_reg[3]\,
      I2 => \n_0_eq_state_reg[2]\,
      I3 => \n_0_eq_state_reg[1]\,
      I4 => \n_0_eq_state_reg[0]\,
      O => PIPERX0DATA(2)
    );
PCIE_3_0_i_i_116: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAABAA"
    )
    port map (
      I0 => PIPE_RXDATA(1),
      I1 => \n_0_eq_state_reg[3]\,
      I2 => \n_0_eq_state_reg[2]\,
      I3 => \n_0_eq_state_reg[1]\,
      I4 => \n_0_eq_state_reg[0]\,
      O => PIPERX0DATA(1)
    );
PCIE_3_0_i_i_117: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAABAA"
    )
    port map (
      I0 => PIPE_RXDATA(0),
      I1 => \n_0_eq_state_reg[3]\,
      I2 => \n_0_eq_state_reg[2]\,
      I3 => \n_0_eq_state_reg[1]\,
      I4 => \n_0_eq_state_reg[0]\,
      O => PIPERX0DATA(0)
    );
PCIE_3_0_i_i_118: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAABAA"
    )
    port map (
      I0 => PIPE_RXDATA(63),
      I1 => \n_0_eq_state_reg[3]\,
      I2 => \n_0_eq_state_reg[2]\,
      I3 => \n_0_eq_state_reg[1]\,
      I4 => \n_0_eq_state_reg[0]\,
      O => PIPERX1DATA(31)
    );
PCIE_3_0_i_i_119: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAABAA"
    )
    port map (
      I0 => PIPE_RXDATA(62),
      I1 => \n_0_eq_state_reg[3]\,
      I2 => \n_0_eq_state_reg[2]\,
      I3 => \n_0_eq_state_reg[1]\,
      I4 => \n_0_eq_state_reg[0]\,
      O => PIPERX1DATA(30)
    );
PCIE_3_0_i_i_120: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAABAA"
    )
    port map (
      I0 => PIPE_RXDATA(61),
      I1 => \n_0_eq_state_reg[3]\,
      I2 => \n_0_eq_state_reg[2]\,
      I3 => \n_0_eq_state_reg[1]\,
      I4 => \n_0_eq_state_reg[0]\,
      O => PIPERX1DATA(29)
    );
PCIE_3_0_i_i_121: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAABAA"
    )
    port map (
      I0 => PIPE_RXDATA(60),
      I1 => \n_0_eq_state_reg[3]\,
      I2 => \n_0_eq_state_reg[2]\,
      I3 => \n_0_eq_state_reg[1]\,
      I4 => \n_0_eq_state_reg[0]\,
      O => PIPERX1DATA(28)
    );
PCIE_3_0_i_i_122: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAABAA"
    )
    port map (
      I0 => PIPE_RXDATA(59),
      I1 => \n_0_eq_state_reg[3]\,
      I2 => \n_0_eq_state_reg[2]\,
      I3 => \n_0_eq_state_reg[1]\,
      I4 => \n_0_eq_state_reg[0]\,
      O => PIPERX1DATA(27)
    );
PCIE_3_0_i_i_123: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAABAA"
    )
    port map (
      I0 => PIPE_RXDATA(58),
      I1 => \n_0_eq_state_reg[3]\,
      I2 => \n_0_eq_state_reg[2]\,
      I3 => \n_0_eq_state_reg[1]\,
      I4 => \n_0_eq_state_reg[0]\,
      O => PIPERX1DATA(26)
    );
PCIE_3_0_i_i_124: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAABAA"
    )
    port map (
      I0 => PIPE_RXDATA(57),
      I1 => \n_0_eq_state_reg[3]\,
      I2 => \n_0_eq_state_reg[2]\,
      I3 => \n_0_eq_state_reg[1]\,
      I4 => \n_0_eq_state_reg[0]\,
      O => PIPERX1DATA(25)
    );
PCIE_3_0_i_i_125: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAABAA"
    )
    port map (
      I0 => PIPE_RXDATA(56),
      I1 => \n_0_eq_state_reg[3]\,
      I2 => \n_0_eq_state_reg[2]\,
      I3 => \n_0_eq_state_reg[1]\,
      I4 => \n_0_eq_state_reg[0]\,
      O => PIPERX1DATA(24)
    );
PCIE_3_0_i_i_126: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAABAA"
    )
    port map (
      I0 => PIPE_RXDATA(55),
      I1 => \n_0_eq_state_reg[3]\,
      I2 => \n_0_eq_state_reg[2]\,
      I3 => \n_0_eq_state_reg[1]\,
      I4 => \n_0_eq_state_reg[0]\,
      O => PIPERX1DATA(23)
    );
PCIE_3_0_i_i_127: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAABAA"
    )
    port map (
      I0 => PIPE_RXDATA(54),
      I1 => \n_0_eq_state_reg[3]\,
      I2 => \n_0_eq_state_reg[2]\,
      I3 => \n_0_eq_state_reg[1]\,
      I4 => \n_0_eq_state_reg[0]\,
      O => PIPERX1DATA(22)
    );
PCIE_3_0_i_i_128: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAABAA"
    )
    port map (
      I0 => PIPE_RXDATA(53),
      I1 => \n_0_eq_state_reg[3]\,
      I2 => \n_0_eq_state_reg[2]\,
      I3 => \n_0_eq_state_reg[1]\,
      I4 => \n_0_eq_state_reg[0]\,
      O => PIPERX1DATA(21)
    );
PCIE_3_0_i_i_129: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAABAA"
    )
    port map (
      I0 => PIPE_RXDATA(52),
      I1 => \n_0_eq_state_reg[3]\,
      I2 => \n_0_eq_state_reg[2]\,
      I3 => \n_0_eq_state_reg[1]\,
      I4 => \n_0_eq_state_reg[0]\,
      O => PIPERX1DATA(20)
    );
PCIE_3_0_i_i_130: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAABAA"
    )
    port map (
      I0 => PIPE_RXDATA(51),
      I1 => \n_0_eq_state_reg[3]\,
      I2 => \n_0_eq_state_reg[2]\,
      I3 => \n_0_eq_state_reg[1]\,
      I4 => \n_0_eq_state_reg[0]\,
      O => PIPERX1DATA(19)
    );
PCIE_3_0_i_i_131: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAABAA"
    )
    port map (
      I0 => PIPE_RXDATA(50),
      I1 => \n_0_eq_state_reg[3]\,
      I2 => \n_0_eq_state_reg[2]\,
      I3 => \n_0_eq_state_reg[1]\,
      I4 => \n_0_eq_state_reg[0]\,
      O => PIPERX1DATA(18)
    );
PCIE_3_0_i_i_132: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAABAA"
    )
    port map (
      I0 => PIPE_RXDATA(49),
      I1 => \n_0_eq_state_reg[3]\,
      I2 => \n_0_eq_state_reg[2]\,
      I3 => \n_0_eq_state_reg[1]\,
      I4 => \n_0_eq_state_reg[0]\,
      O => PIPERX1DATA(17)
    );
PCIE_3_0_i_i_133: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAABAA"
    )
    port map (
      I0 => PIPE_RXDATA(48),
      I1 => \n_0_eq_state_reg[3]\,
      I2 => \n_0_eq_state_reg[2]\,
      I3 => \n_0_eq_state_reg[1]\,
      I4 => \n_0_eq_state_reg[0]\,
      O => PIPERX1DATA(16)
    );
PCIE_3_0_i_i_134: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAABAA"
    )
    port map (
      I0 => PIPE_RXDATA(47),
      I1 => \n_0_eq_state_reg[3]\,
      I2 => \n_0_eq_state_reg[2]\,
      I3 => \n_0_eq_state_reg[1]\,
      I4 => \n_0_eq_state_reg[0]\,
      O => PIPERX1DATA(15)
    );
PCIE_3_0_i_i_135: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAABAA"
    )
    port map (
      I0 => PIPE_RXDATA(46),
      I1 => \n_0_eq_state_reg[3]\,
      I2 => \n_0_eq_state_reg[2]\,
      I3 => \n_0_eq_state_reg[1]\,
      I4 => \n_0_eq_state_reg[0]\,
      O => PIPERX1DATA(14)
    );
PCIE_3_0_i_i_136: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAABAA"
    )
    port map (
      I0 => PIPE_RXDATA(45),
      I1 => \n_0_eq_state_reg[3]\,
      I2 => \n_0_eq_state_reg[2]\,
      I3 => \n_0_eq_state_reg[1]\,
      I4 => \n_0_eq_state_reg[0]\,
      O => PIPERX1DATA(13)
    );
PCIE_3_0_i_i_137: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAABAA"
    )
    port map (
      I0 => PIPE_RXDATA(44),
      I1 => \n_0_eq_state_reg[3]\,
      I2 => \n_0_eq_state_reg[2]\,
      I3 => \n_0_eq_state_reg[1]\,
      I4 => \n_0_eq_state_reg[0]\,
      O => PIPERX1DATA(12)
    );
PCIE_3_0_i_i_138: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAABAA"
    )
    port map (
      I0 => PIPE_RXDATA(43),
      I1 => \n_0_eq_state_reg[3]\,
      I2 => \n_0_eq_state_reg[2]\,
      I3 => \n_0_eq_state_reg[1]\,
      I4 => \n_0_eq_state_reg[0]\,
      O => PIPERX1DATA(11)
    );
PCIE_3_0_i_i_139: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAABAA"
    )
    port map (
      I0 => PIPE_RXDATA(42),
      I1 => \n_0_eq_state_reg[3]\,
      I2 => \n_0_eq_state_reg[2]\,
      I3 => \n_0_eq_state_reg[1]\,
      I4 => \n_0_eq_state_reg[0]\,
      O => PIPERX1DATA(10)
    );
PCIE_3_0_i_i_140: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAABAA"
    )
    port map (
      I0 => PIPE_RXDATA(41),
      I1 => \n_0_eq_state_reg[3]\,
      I2 => \n_0_eq_state_reg[2]\,
      I3 => \n_0_eq_state_reg[1]\,
      I4 => \n_0_eq_state_reg[0]\,
      O => PIPERX1DATA(9)
    );
PCIE_3_0_i_i_141: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAABAA"
    )
    port map (
      I0 => PIPE_RXDATA(40),
      I1 => \n_0_eq_state_reg[3]\,
      I2 => \n_0_eq_state_reg[2]\,
      I3 => \n_0_eq_state_reg[1]\,
      I4 => \n_0_eq_state_reg[0]\,
      O => PIPERX1DATA(8)
    );
PCIE_3_0_i_i_142: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAABAA"
    )
    port map (
      I0 => PIPE_RXDATA(39),
      I1 => \n_0_eq_state_reg[3]\,
      I2 => \n_0_eq_state_reg[2]\,
      I3 => \n_0_eq_state_reg[1]\,
      I4 => \n_0_eq_state_reg[0]\,
      O => PIPERX1DATA(7)
    );
PCIE_3_0_i_i_143: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAABAA"
    )
    port map (
      I0 => PIPE_RXDATA(38),
      I1 => \n_0_eq_state_reg[3]\,
      I2 => \n_0_eq_state_reg[2]\,
      I3 => \n_0_eq_state_reg[1]\,
      I4 => \n_0_eq_state_reg[0]\,
      O => PIPERX1DATA(6)
    );
PCIE_3_0_i_i_144: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAABAA"
    )
    port map (
      I0 => PIPE_RXDATA(37),
      I1 => \n_0_eq_state_reg[3]\,
      I2 => \n_0_eq_state_reg[2]\,
      I3 => \n_0_eq_state_reg[1]\,
      I4 => \n_0_eq_state_reg[0]\,
      O => PIPERX1DATA(5)
    );
PCIE_3_0_i_i_145: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAABAA"
    )
    port map (
      I0 => PIPE_RXDATA(36),
      I1 => \n_0_eq_state_reg[3]\,
      I2 => \n_0_eq_state_reg[2]\,
      I3 => \n_0_eq_state_reg[1]\,
      I4 => \n_0_eq_state_reg[0]\,
      O => PIPERX1DATA(4)
    );
PCIE_3_0_i_i_146: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAABAA"
    )
    port map (
      I0 => PIPE_RXDATA(35),
      I1 => \n_0_eq_state_reg[3]\,
      I2 => \n_0_eq_state_reg[2]\,
      I3 => \n_0_eq_state_reg[1]\,
      I4 => \n_0_eq_state_reg[0]\,
      O => PIPERX1DATA(3)
    );
PCIE_3_0_i_i_147: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAABAA"
    )
    port map (
      I0 => PIPE_RXDATA(34),
      I1 => \n_0_eq_state_reg[3]\,
      I2 => \n_0_eq_state_reg[2]\,
      I3 => \n_0_eq_state_reg[1]\,
      I4 => \n_0_eq_state_reg[0]\,
      O => PIPERX1DATA(2)
    );
PCIE_3_0_i_i_148: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAABAA"
    )
    port map (
      I0 => PIPE_RXDATA(33),
      I1 => \n_0_eq_state_reg[3]\,
      I2 => \n_0_eq_state_reg[2]\,
      I3 => \n_0_eq_state_reg[1]\,
      I4 => \n_0_eq_state_reg[0]\,
      O => PIPERX1DATA(1)
    );
PCIE_3_0_i_i_149: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAABAA"
    )
    port map (
      I0 => PIPE_RXDATA(32),
      I1 => \n_0_eq_state_reg[3]\,
      I2 => \n_0_eq_state_reg[2]\,
      I3 => \n_0_eq_state_reg[1]\,
      I4 => \n_0_eq_state_reg[0]\,
      O => PIPERX1DATA(0)
    );
PCIE_3_0_i_i_150: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAABAA"
    )
    port map (
      I0 => PIPE_RXDATA(95),
      I1 => \n_0_eq_state_reg[3]\,
      I2 => \n_0_eq_state_reg[2]\,
      I3 => \n_0_eq_state_reg[1]\,
      I4 => \n_0_eq_state_reg[0]\,
      O => PIPERX2DATA(31)
    );
PCIE_3_0_i_i_151: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAABAA"
    )
    port map (
      I0 => PIPE_RXDATA(94),
      I1 => \n_0_eq_state_reg[3]\,
      I2 => \n_0_eq_state_reg[2]\,
      I3 => \n_0_eq_state_reg[1]\,
      I4 => \n_0_eq_state_reg[0]\,
      O => PIPERX2DATA(30)
    );
PCIE_3_0_i_i_152: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAABAA"
    )
    port map (
      I0 => PIPE_RXDATA(93),
      I1 => \n_0_eq_state_reg[3]\,
      I2 => \n_0_eq_state_reg[2]\,
      I3 => \n_0_eq_state_reg[1]\,
      I4 => \n_0_eq_state_reg[0]\,
      O => PIPERX2DATA(29)
    );
PCIE_3_0_i_i_153: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAABAA"
    )
    port map (
      I0 => PIPE_RXDATA(92),
      I1 => \n_0_eq_state_reg[3]\,
      I2 => \n_0_eq_state_reg[2]\,
      I3 => \n_0_eq_state_reg[1]\,
      I4 => \n_0_eq_state_reg[0]\,
      O => PIPERX2DATA(28)
    );
PCIE_3_0_i_i_154: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAABAA"
    )
    port map (
      I0 => PIPE_RXDATA(91),
      I1 => \n_0_eq_state_reg[3]\,
      I2 => \n_0_eq_state_reg[2]\,
      I3 => \n_0_eq_state_reg[1]\,
      I4 => \n_0_eq_state_reg[0]\,
      O => PIPERX2DATA(27)
    );
PCIE_3_0_i_i_155: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAABAA"
    )
    port map (
      I0 => PIPE_RXDATA(90),
      I1 => \n_0_eq_state_reg[3]\,
      I2 => \n_0_eq_state_reg[2]\,
      I3 => \n_0_eq_state_reg[1]\,
      I4 => \n_0_eq_state_reg[0]\,
      O => PIPERX2DATA(26)
    );
PCIE_3_0_i_i_156: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAABAA"
    )
    port map (
      I0 => PIPE_RXDATA(89),
      I1 => \n_0_eq_state_reg[3]\,
      I2 => \n_0_eq_state_reg[2]\,
      I3 => \n_0_eq_state_reg[1]\,
      I4 => \n_0_eq_state_reg[0]\,
      O => PIPERX2DATA(25)
    );
PCIE_3_0_i_i_157: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAABAA"
    )
    port map (
      I0 => PIPE_RXDATA(88),
      I1 => \n_0_eq_state_reg[3]\,
      I2 => \n_0_eq_state_reg[2]\,
      I3 => \n_0_eq_state_reg[1]\,
      I4 => \n_0_eq_state_reg[0]\,
      O => PIPERX2DATA(24)
    );
PCIE_3_0_i_i_158: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAABAA"
    )
    port map (
      I0 => PIPE_RXDATA(87),
      I1 => \n_0_eq_state_reg[3]\,
      I2 => \n_0_eq_state_reg[2]\,
      I3 => \n_0_eq_state_reg[1]\,
      I4 => \n_0_eq_state_reg[0]\,
      O => PIPERX2DATA(23)
    );
PCIE_3_0_i_i_159: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAABAA"
    )
    port map (
      I0 => PIPE_RXDATA(86),
      I1 => \n_0_eq_state_reg[3]\,
      I2 => \n_0_eq_state_reg[2]\,
      I3 => \n_0_eq_state_reg[1]\,
      I4 => \n_0_eq_state_reg[0]\,
      O => PIPERX2DATA(22)
    );
PCIE_3_0_i_i_160: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAABAA"
    )
    port map (
      I0 => PIPE_RXDATA(85),
      I1 => \n_0_eq_state_reg[3]\,
      I2 => \n_0_eq_state_reg[2]\,
      I3 => \n_0_eq_state_reg[1]\,
      I4 => \n_0_eq_state_reg[0]\,
      O => PIPERX2DATA(21)
    );
PCIE_3_0_i_i_161: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAABAA"
    )
    port map (
      I0 => PIPE_RXDATA(84),
      I1 => \n_0_eq_state_reg[3]\,
      I2 => \n_0_eq_state_reg[2]\,
      I3 => \n_0_eq_state_reg[1]\,
      I4 => \n_0_eq_state_reg[0]\,
      O => PIPERX2DATA(20)
    );
PCIE_3_0_i_i_162: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAABAA"
    )
    port map (
      I0 => PIPE_RXDATA(83),
      I1 => \n_0_eq_state_reg[3]\,
      I2 => \n_0_eq_state_reg[2]\,
      I3 => \n_0_eq_state_reg[1]\,
      I4 => \n_0_eq_state_reg[0]\,
      O => PIPERX2DATA(19)
    );
PCIE_3_0_i_i_163: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAABAA"
    )
    port map (
      I0 => PIPE_RXDATA(82),
      I1 => \n_0_eq_state_reg[3]\,
      I2 => \n_0_eq_state_reg[2]\,
      I3 => \n_0_eq_state_reg[1]\,
      I4 => \n_0_eq_state_reg[0]\,
      O => PIPERX2DATA(18)
    );
PCIE_3_0_i_i_164: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAABAA"
    )
    port map (
      I0 => PIPE_RXDATA(81),
      I1 => \n_0_eq_state_reg[3]\,
      I2 => \n_0_eq_state_reg[2]\,
      I3 => \n_0_eq_state_reg[1]\,
      I4 => \n_0_eq_state_reg[0]\,
      O => PIPERX2DATA(17)
    );
PCIE_3_0_i_i_165: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAABAA"
    )
    port map (
      I0 => PIPE_RXDATA(80),
      I1 => \n_0_eq_state_reg[3]\,
      I2 => \n_0_eq_state_reg[2]\,
      I3 => \n_0_eq_state_reg[1]\,
      I4 => \n_0_eq_state_reg[0]\,
      O => PIPERX2DATA(16)
    );
PCIE_3_0_i_i_166: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAABAA"
    )
    port map (
      I0 => PIPE_RXDATA(79),
      I1 => \n_0_eq_state_reg[3]\,
      I2 => \n_0_eq_state_reg[2]\,
      I3 => \n_0_eq_state_reg[1]\,
      I4 => \n_0_eq_state_reg[0]\,
      O => PIPERX2DATA(15)
    );
PCIE_3_0_i_i_167: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAABAA"
    )
    port map (
      I0 => PIPE_RXDATA(78),
      I1 => \n_0_eq_state_reg[3]\,
      I2 => \n_0_eq_state_reg[2]\,
      I3 => \n_0_eq_state_reg[1]\,
      I4 => \n_0_eq_state_reg[0]\,
      O => PIPERX2DATA(14)
    );
PCIE_3_0_i_i_168: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAABAA"
    )
    port map (
      I0 => PIPE_RXDATA(77),
      I1 => \n_0_eq_state_reg[3]\,
      I2 => \n_0_eq_state_reg[2]\,
      I3 => \n_0_eq_state_reg[1]\,
      I4 => \n_0_eq_state_reg[0]\,
      O => PIPERX2DATA(13)
    );
PCIE_3_0_i_i_169: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAABAA"
    )
    port map (
      I0 => PIPE_RXDATA(76),
      I1 => \n_0_eq_state_reg[3]\,
      I2 => \n_0_eq_state_reg[2]\,
      I3 => \n_0_eq_state_reg[1]\,
      I4 => \n_0_eq_state_reg[0]\,
      O => PIPERX2DATA(12)
    );
PCIE_3_0_i_i_170: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAABAA"
    )
    port map (
      I0 => PIPE_RXDATA(75),
      I1 => \n_0_eq_state_reg[3]\,
      I2 => \n_0_eq_state_reg[2]\,
      I3 => \n_0_eq_state_reg[1]\,
      I4 => \n_0_eq_state_reg[0]\,
      O => PIPERX2DATA(11)
    );
PCIE_3_0_i_i_171: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAABAA"
    )
    port map (
      I0 => PIPE_RXDATA(74),
      I1 => \n_0_eq_state_reg[3]\,
      I2 => \n_0_eq_state_reg[2]\,
      I3 => \n_0_eq_state_reg[1]\,
      I4 => \n_0_eq_state_reg[0]\,
      O => PIPERX2DATA(10)
    );
PCIE_3_0_i_i_172: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAABAA"
    )
    port map (
      I0 => PIPE_RXDATA(73),
      I1 => \n_0_eq_state_reg[3]\,
      I2 => \n_0_eq_state_reg[2]\,
      I3 => \n_0_eq_state_reg[1]\,
      I4 => \n_0_eq_state_reg[0]\,
      O => PIPERX2DATA(9)
    );
PCIE_3_0_i_i_173: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAABAA"
    )
    port map (
      I0 => PIPE_RXDATA(72),
      I1 => \n_0_eq_state_reg[3]\,
      I2 => \n_0_eq_state_reg[2]\,
      I3 => \n_0_eq_state_reg[1]\,
      I4 => \n_0_eq_state_reg[0]\,
      O => PIPERX2DATA(8)
    );
PCIE_3_0_i_i_174: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAABAA"
    )
    port map (
      I0 => PIPE_RXDATA(71),
      I1 => \n_0_eq_state_reg[3]\,
      I2 => \n_0_eq_state_reg[2]\,
      I3 => \n_0_eq_state_reg[1]\,
      I4 => \n_0_eq_state_reg[0]\,
      O => PIPERX2DATA(7)
    );
PCIE_3_0_i_i_175: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAABAA"
    )
    port map (
      I0 => PIPE_RXDATA(70),
      I1 => \n_0_eq_state_reg[3]\,
      I2 => \n_0_eq_state_reg[2]\,
      I3 => \n_0_eq_state_reg[1]\,
      I4 => \n_0_eq_state_reg[0]\,
      O => PIPERX2DATA(6)
    );
PCIE_3_0_i_i_176: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAABAA"
    )
    port map (
      I0 => PIPE_RXDATA(69),
      I1 => \n_0_eq_state_reg[3]\,
      I2 => \n_0_eq_state_reg[2]\,
      I3 => \n_0_eq_state_reg[1]\,
      I4 => \n_0_eq_state_reg[0]\,
      O => PIPERX2DATA(5)
    );
PCIE_3_0_i_i_177: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAABAA"
    )
    port map (
      I0 => PIPE_RXDATA(68),
      I1 => \n_0_eq_state_reg[3]\,
      I2 => \n_0_eq_state_reg[2]\,
      I3 => \n_0_eq_state_reg[1]\,
      I4 => \n_0_eq_state_reg[0]\,
      O => PIPERX2DATA(4)
    );
PCIE_3_0_i_i_178: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAABAA"
    )
    port map (
      I0 => PIPE_RXDATA(67),
      I1 => \n_0_eq_state_reg[3]\,
      I2 => \n_0_eq_state_reg[2]\,
      I3 => \n_0_eq_state_reg[1]\,
      I4 => \n_0_eq_state_reg[0]\,
      O => PIPERX2DATA(3)
    );
PCIE_3_0_i_i_179: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAABAA"
    )
    port map (
      I0 => PIPE_RXDATA(66),
      I1 => \n_0_eq_state_reg[3]\,
      I2 => \n_0_eq_state_reg[2]\,
      I3 => \n_0_eq_state_reg[1]\,
      I4 => \n_0_eq_state_reg[0]\,
      O => PIPERX2DATA(2)
    );
PCIE_3_0_i_i_180: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAABAA"
    )
    port map (
      I0 => PIPE_RXDATA(65),
      I1 => \n_0_eq_state_reg[3]\,
      I2 => \n_0_eq_state_reg[2]\,
      I3 => \n_0_eq_state_reg[1]\,
      I4 => \n_0_eq_state_reg[0]\,
      O => PIPERX2DATA(1)
    );
PCIE_3_0_i_i_181: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAABAA"
    )
    port map (
      I0 => PIPE_RXDATA(64),
      I1 => \n_0_eq_state_reg[3]\,
      I2 => \n_0_eq_state_reg[2]\,
      I3 => \n_0_eq_state_reg[1]\,
      I4 => \n_0_eq_state_reg[0]\,
      O => PIPERX2DATA(0)
    );
PCIE_3_0_i_i_182: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAABAA"
    )
    port map (
      I0 => PIPE_RXDATA(127),
      I1 => \n_0_eq_state_reg[3]\,
      I2 => \n_0_eq_state_reg[2]\,
      I3 => \n_0_eq_state_reg[1]\,
      I4 => \n_0_eq_state_reg[0]\,
      O => PIPERX3DATA(31)
    );
PCIE_3_0_i_i_183: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAABAA"
    )
    port map (
      I0 => PIPE_RXDATA(126),
      I1 => \n_0_eq_state_reg[3]\,
      I2 => \n_0_eq_state_reg[2]\,
      I3 => \n_0_eq_state_reg[1]\,
      I4 => \n_0_eq_state_reg[0]\,
      O => PIPERX3DATA(30)
    );
PCIE_3_0_i_i_184: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAABAA"
    )
    port map (
      I0 => PIPE_RXDATA(125),
      I1 => \n_0_eq_state_reg[3]\,
      I2 => \n_0_eq_state_reg[2]\,
      I3 => \n_0_eq_state_reg[1]\,
      I4 => \n_0_eq_state_reg[0]\,
      O => PIPERX3DATA(29)
    );
PCIE_3_0_i_i_185: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAABAA"
    )
    port map (
      I0 => PIPE_RXDATA(124),
      I1 => \n_0_eq_state_reg[3]\,
      I2 => \n_0_eq_state_reg[2]\,
      I3 => \n_0_eq_state_reg[1]\,
      I4 => \n_0_eq_state_reg[0]\,
      O => PIPERX3DATA(28)
    );
PCIE_3_0_i_i_186: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAABAA"
    )
    port map (
      I0 => PIPE_RXDATA(123),
      I1 => \n_0_eq_state_reg[3]\,
      I2 => \n_0_eq_state_reg[2]\,
      I3 => \n_0_eq_state_reg[1]\,
      I4 => \n_0_eq_state_reg[0]\,
      O => PIPERX3DATA(27)
    );
PCIE_3_0_i_i_187: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAABAA"
    )
    port map (
      I0 => PIPE_RXDATA(122),
      I1 => \n_0_eq_state_reg[3]\,
      I2 => \n_0_eq_state_reg[2]\,
      I3 => \n_0_eq_state_reg[1]\,
      I4 => \n_0_eq_state_reg[0]\,
      O => PIPERX3DATA(26)
    );
PCIE_3_0_i_i_188: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAABAA"
    )
    port map (
      I0 => PIPE_RXDATA(121),
      I1 => \n_0_eq_state_reg[3]\,
      I2 => \n_0_eq_state_reg[2]\,
      I3 => \n_0_eq_state_reg[1]\,
      I4 => \n_0_eq_state_reg[0]\,
      O => PIPERX3DATA(25)
    );
PCIE_3_0_i_i_189: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAABAA"
    )
    port map (
      I0 => PIPE_RXDATA(120),
      I1 => \n_0_eq_state_reg[3]\,
      I2 => \n_0_eq_state_reg[2]\,
      I3 => \n_0_eq_state_reg[1]\,
      I4 => \n_0_eq_state_reg[0]\,
      O => PIPERX3DATA(24)
    );
PCIE_3_0_i_i_190: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAABAA"
    )
    port map (
      I0 => PIPE_RXDATA(119),
      I1 => \n_0_eq_state_reg[3]\,
      I2 => \n_0_eq_state_reg[2]\,
      I3 => \n_0_eq_state_reg[1]\,
      I4 => \n_0_eq_state_reg[0]\,
      O => PIPERX3DATA(23)
    );
PCIE_3_0_i_i_191: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAABAA"
    )
    port map (
      I0 => PIPE_RXDATA(118),
      I1 => \n_0_eq_state_reg[3]\,
      I2 => \n_0_eq_state_reg[2]\,
      I3 => \n_0_eq_state_reg[1]\,
      I4 => \n_0_eq_state_reg[0]\,
      O => PIPERX3DATA(22)
    );
PCIE_3_0_i_i_192: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAABAA"
    )
    port map (
      I0 => PIPE_RXDATA(117),
      I1 => \n_0_eq_state_reg[3]\,
      I2 => \n_0_eq_state_reg[2]\,
      I3 => \n_0_eq_state_reg[1]\,
      I4 => \n_0_eq_state_reg[0]\,
      O => PIPERX3DATA(21)
    );
PCIE_3_0_i_i_193: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAABAA"
    )
    port map (
      I0 => PIPE_RXDATA(116),
      I1 => \n_0_eq_state_reg[3]\,
      I2 => \n_0_eq_state_reg[2]\,
      I3 => \n_0_eq_state_reg[1]\,
      I4 => \n_0_eq_state_reg[0]\,
      O => PIPERX3DATA(20)
    );
PCIE_3_0_i_i_194: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAABAA"
    )
    port map (
      I0 => PIPE_RXDATA(115),
      I1 => \n_0_eq_state_reg[3]\,
      I2 => \n_0_eq_state_reg[2]\,
      I3 => \n_0_eq_state_reg[1]\,
      I4 => \n_0_eq_state_reg[0]\,
      O => PIPERX3DATA(19)
    );
PCIE_3_0_i_i_195: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAABAA"
    )
    port map (
      I0 => PIPE_RXDATA(114),
      I1 => \n_0_eq_state_reg[3]\,
      I2 => \n_0_eq_state_reg[2]\,
      I3 => \n_0_eq_state_reg[1]\,
      I4 => \n_0_eq_state_reg[0]\,
      O => PIPERX3DATA(18)
    );
PCIE_3_0_i_i_196: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAABAA"
    )
    port map (
      I0 => PIPE_RXDATA(113),
      I1 => \n_0_eq_state_reg[3]\,
      I2 => \n_0_eq_state_reg[2]\,
      I3 => \n_0_eq_state_reg[1]\,
      I4 => \n_0_eq_state_reg[0]\,
      O => PIPERX3DATA(17)
    );
PCIE_3_0_i_i_197: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAABAA"
    )
    port map (
      I0 => PIPE_RXDATA(112),
      I1 => \n_0_eq_state_reg[3]\,
      I2 => \n_0_eq_state_reg[2]\,
      I3 => \n_0_eq_state_reg[1]\,
      I4 => \n_0_eq_state_reg[0]\,
      O => PIPERX3DATA(16)
    );
PCIE_3_0_i_i_198: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAABAA"
    )
    port map (
      I0 => PIPE_RXDATA(111),
      I1 => \n_0_eq_state_reg[3]\,
      I2 => \n_0_eq_state_reg[2]\,
      I3 => \n_0_eq_state_reg[1]\,
      I4 => \n_0_eq_state_reg[0]\,
      O => PIPERX3DATA(15)
    );
PCIE_3_0_i_i_199: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAABAA"
    )
    port map (
      I0 => PIPE_RXDATA(110),
      I1 => \n_0_eq_state_reg[3]\,
      I2 => \n_0_eq_state_reg[2]\,
      I3 => \n_0_eq_state_reg[1]\,
      I4 => \n_0_eq_state_reg[0]\,
      O => PIPERX3DATA(14)
    );
PCIE_3_0_i_i_200: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAABAA"
    )
    port map (
      I0 => PIPE_RXDATA(109),
      I1 => \n_0_eq_state_reg[3]\,
      I2 => \n_0_eq_state_reg[2]\,
      I3 => \n_0_eq_state_reg[1]\,
      I4 => \n_0_eq_state_reg[0]\,
      O => PIPERX3DATA(13)
    );
PCIE_3_0_i_i_201: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAABAA"
    )
    port map (
      I0 => PIPE_RXDATA(108),
      I1 => \n_0_eq_state_reg[3]\,
      I2 => \n_0_eq_state_reg[2]\,
      I3 => \n_0_eq_state_reg[1]\,
      I4 => \n_0_eq_state_reg[0]\,
      O => PIPERX3DATA(12)
    );
PCIE_3_0_i_i_202: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAABAA"
    )
    port map (
      I0 => PIPE_RXDATA(107),
      I1 => \n_0_eq_state_reg[3]\,
      I2 => \n_0_eq_state_reg[2]\,
      I3 => \n_0_eq_state_reg[1]\,
      I4 => \n_0_eq_state_reg[0]\,
      O => PIPERX3DATA(11)
    );
PCIE_3_0_i_i_203: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAABAA"
    )
    port map (
      I0 => PIPE_RXDATA(106),
      I1 => \n_0_eq_state_reg[3]\,
      I2 => \n_0_eq_state_reg[2]\,
      I3 => \n_0_eq_state_reg[1]\,
      I4 => \n_0_eq_state_reg[0]\,
      O => PIPERX3DATA(10)
    );
PCIE_3_0_i_i_204: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAABAA"
    )
    port map (
      I0 => PIPE_RXDATA(105),
      I1 => \n_0_eq_state_reg[3]\,
      I2 => \n_0_eq_state_reg[2]\,
      I3 => \n_0_eq_state_reg[1]\,
      I4 => \n_0_eq_state_reg[0]\,
      O => PIPERX3DATA(9)
    );
PCIE_3_0_i_i_205: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAABAA"
    )
    port map (
      I0 => PIPE_RXDATA(104),
      I1 => \n_0_eq_state_reg[3]\,
      I2 => \n_0_eq_state_reg[2]\,
      I3 => \n_0_eq_state_reg[1]\,
      I4 => \n_0_eq_state_reg[0]\,
      O => PIPERX3DATA(8)
    );
PCIE_3_0_i_i_206: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAABAA"
    )
    port map (
      I0 => PIPE_RXDATA(103),
      I1 => \n_0_eq_state_reg[3]\,
      I2 => \n_0_eq_state_reg[2]\,
      I3 => \n_0_eq_state_reg[1]\,
      I4 => \n_0_eq_state_reg[0]\,
      O => PIPERX3DATA(7)
    );
PCIE_3_0_i_i_207: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAABAA"
    )
    port map (
      I0 => PIPE_RXDATA(102),
      I1 => \n_0_eq_state_reg[3]\,
      I2 => \n_0_eq_state_reg[2]\,
      I3 => \n_0_eq_state_reg[1]\,
      I4 => \n_0_eq_state_reg[0]\,
      O => PIPERX3DATA(6)
    );
PCIE_3_0_i_i_208: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAABAA"
    )
    port map (
      I0 => PIPE_RXDATA(101),
      I1 => \n_0_eq_state_reg[3]\,
      I2 => \n_0_eq_state_reg[2]\,
      I3 => \n_0_eq_state_reg[1]\,
      I4 => \n_0_eq_state_reg[0]\,
      O => PIPERX3DATA(5)
    );
PCIE_3_0_i_i_209: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAABAA"
    )
    port map (
      I0 => PIPE_RXDATA(100),
      I1 => \n_0_eq_state_reg[3]\,
      I2 => \n_0_eq_state_reg[2]\,
      I3 => \n_0_eq_state_reg[1]\,
      I4 => \n_0_eq_state_reg[0]\,
      O => PIPERX3DATA(4)
    );
PCIE_3_0_i_i_210: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAABAA"
    )
    port map (
      I0 => PIPE_RXDATA(99),
      I1 => \n_0_eq_state_reg[3]\,
      I2 => \n_0_eq_state_reg[2]\,
      I3 => \n_0_eq_state_reg[1]\,
      I4 => \n_0_eq_state_reg[0]\,
      O => PIPERX3DATA(3)
    );
PCIE_3_0_i_i_211: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAABAA"
    )
    port map (
      I0 => PIPE_RXDATA(98),
      I1 => \n_0_eq_state_reg[3]\,
      I2 => \n_0_eq_state_reg[2]\,
      I3 => \n_0_eq_state_reg[1]\,
      I4 => \n_0_eq_state_reg[0]\,
      O => PIPERX3DATA(2)
    );
PCIE_3_0_i_i_212: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAABAA"
    )
    port map (
      I0 => PIPE_RXDATA(97),
      I1 => \n_0_eq_state_reg[3]\,
      I2 => \n_0_eq_state_reg[2]\,
      I3 => \n_0_eq_state_reg[1]\,
      I4 => \n_0_eq_state_reg[0]\,
      O => PIPERX3DATA(1)
    );
PCIE_3_0_i_i_213: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAABAA"
    )
    port map (
      I0 => PIPE_RXDATA(96),
      I1 => \n_0_eq_state_reg[3]\,
      I2 => \n_0_eq_state_reg[2]\,
      I3 => \n_0_eq_state_reg[1]\,
      I4 => \n_0_eq_state_reg[0]\,
      O => PIPERX3DATA(0)
    );
PCIE_3_0_i_i_214: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
    port map (
      I0 => \n_0_eq_state_reg[2]\,
      I1 => \n_0_eq_state_reg[3]\,
      I2 => \n_0_eq_state_reg[1]\,
      I3 => \n_0_eq_state_reg[0]\,
      O => PIPERX6DATA(31)
    );
PCIE_3_0_i_i_215: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
    port map (
      I0 => \n_0_eq_state_reg[2]\,
      I1 => \n_0_eq_state_reg[3]\,
      I2 => \n_0_eq_state_reg[1]\,
      I3 => \n_0_eq_state_reg[0]\,
      O => PIPERX6DATA(30)
    );
PCIE_3_0_i_i_216: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
    port map (
      I0 => \n_0_eq_state_reg[2]\,
      I1 => \n_0_eq_state_reg[3]\,
      I2 => \n_0_eq_state_reg[1]\,
      I3 => \n_0_eq_state_reg[0]\,
      O => PIPERX6DATA(29)
    );
PCIE_3_0_i_i_217: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
    port map (
      I0 => \n_0_eq_state_reg[2]\,
      I1 => \n_0_eq_state_reg[3]\,
      I2 => \n_0_eq_state_reg[1]\,
      I3 => \n_0_eq_state_reg[0]\,
      O => PIPERX6DATA(28)
    );
PCIE_3_0_i_i_218: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
    port map (
      I0 => \n_0_eq_state_reg[2]\,
      I1 => \n_0_eq_state_reg[3]\,
      I2 => \n_0_eq_state_reg[1]\,
      I3 => \n_0_eq_state_reg[0]\,
      O => PIPERX6DATA(27)
    );
PCIE_3_0_i_i_219: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
    port map (
      I0 => \n_0_eq_state_reg[2]\,
      I1 => \n_0_eq_state_reg[3]\,
      I2 => \n_0_eq_state_reg[1]\,
      I3 => \n_0_eq_state_reg[0]\,
      O => PIPERX6DATA(26)
    );
PCIE_3_0_i_i_220: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
    port map (
      I0 => \n_0_eq_state_reg[2]\,
      I1 => \n_0_eq_state_reg[3]\,
      I2 => \n_0_eq_state_reg[1]\,
      I3 => \n_0_eq_state_reg[0]\,
      O => PIPERX6DATA(25)
    );
PCIE_3_0_i_i_221: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
    port map (
      I0 => \n_0_eq_state_reg[2]\,
      I1 => \n_0_eq_state_reg[3]\,
      I2 => \n_0_eq_state_reg[1]\,
      I3 => \n_0_eq_state_reg[0]\,
      O => PIPERX6DATA(24)
    );
PCIE_3_0_i_i_222: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
    port map (
      I0 => \n_0_eq_state_reg[2]\,
      I1 => \n_0_eq_state_reg[3]\,
      I2 => \n_0_eq_state_reg[1]\,
      I3 => \n_0_eq_state_reg[0]\,
      O => PIPERX6DATA(23)
    );
PCIE_3_0_i_i_223: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
    port map (
      I0 => \n_0_eq_state_reg[2]\,
      I1 => \n_0_eq_state_reg[3]\,
      I2 => \n_0_eq_state_reg[1]\,
      I3 => \n_0_eq_state_reg[0]\,
      O => PIPERX6DATA(22)
    );
PCIE_3_0_i_i_224: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
    port map (
      I0 => \n_0_eq_state_reg[2]\,
      I1 => \n_0_eq_state_reg[3]\,
      I2 => \n_0_eq_state_reg[1]\,
      I3 => \n_0_eq_state_reg[0]\,
      O => PIPERX6DATA(21)
    );
PCIE_3_0_i_i_225: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
    port map (
      I0 => \n_0_eq_state_reg[2]\,
      I1 => \n_0_eq_state_reg[3]\,
      I2 => \n_0_eq_state_reg[1]\,
      I3 => \n_0_eq_state_reg[0]\,
      O => PIPERX6DATA(20)
    );
PCIE_3_0_i_i_226: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
    port map (
      I0 => \n_0_eq_state_reg[2]\,
      I1 => \n_0_eq_state_reg[3]\,
      I2 => \n_0_eq_state_reg[1]\,
      I3 => \n_0_eq_state_reg[0]\,
      O => PIPERX6DATA(19)
    );
PCIE_3_0_i_i_227: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
    port map (
      I0 => \n_0_eq_state_reg[2]\,
      I1 => \n_0_eq_state_reg[3]\,
      I2 => \n_0_eq_state_reg[1]\,
      I3 => \n_0_eq_state_reg[0]\,
      O => PIPERX6DATA(18)
    );
PCIE_3_0_i_i_228: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
    port map (
      I0 => \n_0_eq_state_reg[2]\,
      I1 => \n_0_eq_state_reg[3]\,
      I2 => \n_0_eq_state_reg[1]\,
      I3 => \n_0_eq_state_reg[0]\,
      O => PIPERX6DATA(17)
    );
PCIE_3_0_i_i_229: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
    port map (
      I0 => \n_0_eq_state_reg[2]\,
      I1 => \n_0_eq_state_reg[3]\,
      I2 => \n_0_eq_state_reg[1]\,
      I3 => \n_0_eq_state_reg[0]\,
      O => PIPERX6DATA(16)
    );
PCIE_3_0_i_i_230: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
    port map (
      I0 => \n_0_eq_state_reg[2]\,
      I1 => \n_0_eq_state_reg[3]\,
      I2 => \n_0_eq_state_reg[1]\,
      I3 => \n_0_eq_state_reg[0]\,
      O => PIPERX6DATA(15)
    );
PCIE_3_0_i_i_231: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
    port map (
      I0 => \n_0_eq_state_reg[2]\,
      I1 => \n_0_eq_state_reg[3]\,
      I2 => \n_0_eq_state_reg[1]\,
      I3 => \n_0_eq_state_reg[0]\,
      O => PIPERX6DATA(14)
    );
PCIE_3_0_i_i_232: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
    port map (
      I0 => \n_0_eq_state_reg[2]\,
      I1 => \n_0_eq_state_reg[3]\,
      I2 => \n_0_eq_state_reg[1]\,
      I3 => \n_0_eq_state_reg[0]\,
      O => PIPERX6DATA(13)
    );
PCIE_3_0_i_i_233: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
    port map (
      I0 => \n_0_eq_state_reg[2]\,
      I1 => \n_0_eq_state_reg[3]\,
      I2 => \n_0_eq_state_reg[1]\,
      I3 => \n_0_eq_state_reg[0]\,
      O => PIPERX6DATA(12)
    );
PCIE_3_0_i_i_234: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
    port map (
      I0 => \n_0_eq_state_reg[2]\,
      I1 => \n_0_eq_state_reg[3]\,
      I2 => \n_0_eq_state_reg[1]\,
      I3 => \n_0_eq_state_reg[0]\,
      O => PIPERX6DATA(11)
    );
PCIE_3_0_i_i_235: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
    port map (
      I0 => \n_0_eq_state_reg[2]\,
      I1 => \n_0_eq_state_reg[3]\,
      I2 => \n_0_eq_state_reg[1]\,
      I3 => \n_0_eq_state_reg[0]\,
      O => PIPERX6DATA(10)
    );
PCIE_3_0_i_i_236: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
    port map (
      I0 => \n_0_eq_state_reg[2]\,
      I1 => \n_0_eq_state_reg[3]\,
      I2 => \n_0_eq_state_reg[1]\,
      I3 => \n_0_eq_state_reg[0]\,
      O => PIPERX6DATA(9)
    );
PCIE_3_0_i_i_237: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
    port map (
      I0 => \n_0_eq_state_reg[2]\,
      I1 => \n_0_eq_state_reg[3]\,
      I2 => \n_0_eq_state_reg[1]\,
      I3 => \n_0_eq_state_reg[0]\,
      O => PIPERX6DATA(8)
    );
PCIE_3_0_i_i_238: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
    port map (
      I0 => \n_0_eq_state_reg[2]\,
      I1 => \n_0_eq_state_reg[3]\,
      I2 => \n_0_eq_state_reg[1]\,
      I3 => \n_0_eq_state_reg[0]\,
      O => PIPERX6DATA(7)
    );
PCIE_3_0_i_i_239: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
    port map (
      I0 => \n_0_eq_state_reg[2]\,
      I1 => \n_0_eq_state_reg[3]\,
      I2 => \n_0_eq_state_reg[1]\,
      I3 => \n_0_eq_state_reg[0]\,
      O => PIPERX6DATA(6)
    );
PCIE_3_0_i_i_240: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
    port map (
      I0 => \n_0_eq_state_reg[2]\,
      I1 => \n_0_eq_state_reg[3]\,
      I2 => \n_0_eq_state_reg[1]\,
      I3 => \n_0_eq_state_reg[0]\,
      O => PIPERX6DATA(5)
    );
PCIE_3_0_i_i_241: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
    port map (
      I0 => \n_0_eq_state_reg[2]\,
      I1 => \n_0_eq_state_reg[3]\,
      I2 => \n_0_eq_state_reg[1]\,
      I3 => \n_0_eq_state_reg[0]\,
      O => PIPERX6DATA(4)
    );
PCIE_3_0_i_i_242: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
    port map (
      I0 => \n_0_eq_state_reg[2]\,
      I1 => \n_0_eq_state_reg[3]\,
      I2 => \n_0_eq_state_reg[1]\,
      I3 => \n_0_eq_state_reg[0]\,
      O => PIPERX6DATA(3)
    );
PCIE_3_0_i_i_243: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
    port map (
      I0 => \n_0_eq_state_reg[2]\,
      I1 => \n_0_eq_state_reg[3]\,
      I2 => \n_0_eq_state_reg[1]\,
      I3 => \n_0_eq_state_reg[0]\,
      O => PIPERX6DATA(2)
    );
PCIE_3_0_i_i_244: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
    port map (
      I0 => \n_0_eq_state_reg[2]\,
      I1 => \n_0_eq_state_reg[3]\,
      I2 => \n_0_eq_state_reg[1]\,
      I3 => \n_0_eq_state_reg[0]\,
      O => PIPERX6DATA(1)
    );
PCIE_3_0_i_i_245: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
    port map (
      I0 => \n_0_eq_state_reg[2]\,
      I1 => \n_0_eq_state_reg[3]\,
      I2 => \n_0_eq_state_reg[1]\,
      I3 => \n_0_eq_state_reg[0]\,
      O => PIPERX6DATA(0)
    );
PCIE_3_0_i_i_86: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAABAA"
    )
    port map (
      I0 => PIPE_RXDATA(31),
      I1 => \n_0_eq_state_reg[3]\,
      I2 => \n_0_eq_state_reg[2]\,
      I3 => \n_0_eq_state_reg[1]\,
      I4 => \n_0_eq_state_reg[0]\,
      O => PIPERX0DATA(31)
    );
PCIE_3_0_i_i_87: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAABAA"
    )
    port map (
      I0 => PIPE_RXDATA(30),
      I1 => \n_0_eq_state_reg[3]\,
      I2 => \n_0_eq_state_reg[2]\,
      I3 => \n_0_eq_state_reg[1]\,
      I4 => \n_0_eq_state_reg[0]\,
      O => PIPERX0DATA(30)
    );
PCIE_3_0_i_i_88: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAABAA"
    )
    port map (
      I0 => PIPE_RXDATA(29),
      I1 => \n_0_eq_state_reg[3]\,
      I2 => \n_0_eq_state_reg[2]\,
      I3 => \n_0_eq_state_reg[1]\,
      I4 => \n_0_eq_state_reg[0]\,
      O => PIPERX0DATA(29)
    );
PCIE_3_0_i_i_89: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAABAA"
    )
    port map (
      I0 => PIPE_RXDATA(28),
      I1 => \n_0_eq_state_reg[3]\,
      I2 => \n_0_eq_state_reg[2]\,
      I3 => \n_0_eq_state_reg[1]\,
      I4 => \n_0_eq_state_reg[0]\,
      O => PIPERX0DATA(28)
    );
PCIE_3_0_i_i_90: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAABAA"
    )
    port map (
      I0 => PIPE_RXDATA(27),
      I1 => \n_0_eq_state_reg[3]\,
      I2 => \n_0_eq_state_reg[2]\,
      I3 => \n_0_eq_state_reg[1]\,
      I4 => \n_0_eq_state_reg[0]\,
      O => PIPERX0DATA(27)
    );
PCIE_3_0_i_i_91: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAABAA"
    )
    port map (
      I0 => PIPE_RXDATA(26),
      I1 => \n_0_eq_state_reg[3]\,
      I2 => \n_0_eq_state_reg[2]\,
      I3 => \n_0_eq_state_reg[1]\,
      I4 => \n_0_eq_state_reg[0]\,
      O => PIPERX0DATA(26)
    );
PCIE_3_0_i_i_92: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAABAA"
    )
    port map (
      I0 => PIPE_RXDATA(25),
      I1 => \n_0_eq_state_reg[3]\,
      I2 => \n_0_eq_state_reg[2]\,
      I3 => \n_0_eq_state_reg[1]\,
      I4 => \n_0_eq_state_reg[0]\,
      O => PIPERX0DATA(25)
    );
PCIE_3_0_i_i_93: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAABAA"
    )
    port map (
      I0 => PIPE_RXDATA(24),
      I1 => \n_0_eq_state_reg[3]\,
      I2 => \n_0_eq_state_reg[2]\,
      I3 => \n_0_eq_state_reg[1]\,
      I4 => \n_0_eq_state_reg[0]\,
      O => PIPERX0DATA(24)
    );
PCIE_3_0_i_i_94: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAABAA"
    )
    port map (
      I0 => PIPE_RXDATA(23),
      I1 => \n_0_eq_state_reg[3]\,
      I2 => \n_0_eq_state_reg[2]\,
      I3 => \n_0_eq_state_reg[1]\,
      I4 => \n_0_eq_state_reg[0]\,
      O => PIPERX0DATA(23)
    );
PCIE_3_0_i_i_95: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAABAA"
    )
    port map (
      I0 => PIPE_RXDATA(22),
      I1 => \n_0_eq_state_reg[3]\,
      I2 => \n_0_eq_state_reg[2]\,
      I3 => \n_0_eq_state_reg[1]\,
      I4 => \n_0_eq_state_reg[0]\,
      O => PIPERX0DATA(22)
    );
PCIE_3_0_i_i_96: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAABAA"
    )
    port map (
      I0 => PIPE_RXDATA(21),
      I1 => \n_0_eq_state_reg[3]\,
      I2 => \n_0_eq_state_reg[2]\,
      I3 => \n_0_eq_state_reg[1]\,
      I4 => \n_0_eq_state_reg[0]\,
      O => PIPERX0DATA(21)
    );
PCIE_3_0_i_i_97: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAABAA"
    )
    port map (
      I0 => PIPE_RXDATA(20),
      I1 => \n_0_eq_state_reg[3]\,
      I2 => \n_0_eq_state_reg[2]\,
      I3 => \n_0_eq_state_reg[1]\,
      I4 => \n_0_eq_state_reg[0]\,
      O => PIPERX0DATA(20)
    );
PCIE_3_0_i_i_98: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAABAA"
    )
    port map (
      I0 => PIPE_RXDATA(19),
      I1 => \n_0_eq_state_reg[3]\,
      I2 => \n_0_eq_state_reg[2]\,
      I3 => \n_0_eq_state_reg[1]\,
      I4 => \n_0_eq_state_reg[0]\,
      O => PIPERX0DATA(19)
    );
PCIE_3_0_i_i_99: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAABAA"
    )
    port map (
      I0 => PIPE_RXDATA(18),
      I1 => \n_0_eq_state_reg[3]\,
      I2 => \n_0_eq_state_reg[2]\,
      I3 => \n_0_eq_state_reg[1]\,
      I4 => \n_0_eq_state_reg[0]\,
      O => PIPERX0DATA(18)
    );
cfg_loopback_reg0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => int_oobclk_out,
      CE => '1',
      D => cfg_loopback,
      Q => cfg_loopback_reg0,
      R => '0'
    );
cfg_loopback_reg1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => int_oobclk_out,
      CE => '1',
      D => cfg_loopback_reg0,
      Q => cfg_loopback_reg1,
      R => '0'
    );
cfg_loopback_reg2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => int_oobclk_out,
      CE => '1',
      D => cfg_loopback_reg1,
      Q => cfg_loopback_reg2,
      R => '0'
    );
\cfg_ltssm_state_reg0_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => '1',
      D => cfg_ltssm_state_reg(0),
      Q => cfg_ltssm_state_reg0(0),
      R => '0'
    );
\cfg_ltssm_state_reg0_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => '1',
      D => cfg_ltssm_state_reg(1),
      Q => cfg_ltssm_state_reg0(1),
      R => '0'
    );
\cfg_ltssm_state_reg0_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => '1',
      D => cfg_ltssm_state_reg(2),
      Q => cfg_ltssm_state_reg0(2),
      R => '0'
    );
\cfg_ltssm_state_reg0_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => '1',
      D => cfg_ltssm_state_reg(3),
      Q => cfg_ltssm_state_reg0(3),
      R => '0'
    );
\cfg_ltssm_state_reg0_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => '1',
      D => cfg_ltssm_state_reg(4),
      Q => cfg_ltssm_state_reg0(4),
      R => '0'
    );
\cfg_ltssm_state_reg0_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => '1',
      D => cfg_ltssm_state_reg(5),
      Q => cfg_ltssm_state_reg0(5),
      R => '0'
    );
\cfg_ltssm_state_reg1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => '1',
      D => cfg_ltssm_state_reg0(0),
      Q => cfg_ltssm_state_reg1(0),
      R => '0'
    );
\cfg_ltssm_state_reg1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => '1',
      D => cfg_ltssm_state_reg0(1),
      Q => cfg_ltssm_state_reg1(1),
      R => '0'
    );
\cfg_ltssm_state_reg1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => '1',
      D => cfg_ltssm_state_reg0(2),
      Q => cfg_ltssm_state_reg1(2),
      R => '0'
    );
\cfg_ltssm_state_reg1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => '1',
      D => cfg_ltssm_state_reg0(3),
      Q => cfg_ltssm_state_reg1(3),
      R => '0'
    );
\cfg_ltssm_state_reg1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => '1',
      D => cfg_ltssm_state_reg0(4),
      Q => cfg_ltssm_state_reg1(4),
      R => '0'
    );
\cfg_ltssm_state_reg1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => '1',
      D => cfg_ltssm_state_reg0(5),
      Q => cfg_ltssm_state_reg1(5),
      R => '0'
    );
\cfg_ltssm_state_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => '1',
      D => cfg_ltssm_state(0),
      Q => cfg_ltssm_state_reg(0),
      R => '0'
    );
\cfg_ltssm_state_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => '1',
      D => cfg_ltssm_state(1),
      Q => cfg_ltssm_state_reg(1),
      R => '0'
    );
\cfg_ltssm_state_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => '1',
      D => cfg_ltssm_state(2),
      Q => cfg_ltssm_state_reg(2),
      R => '0'
    );
\cfg_ltssm_state_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => '1',
      D => cfg_ltssm_state(3),
      Q => cfg_ltssm_state_reg(3),
      R => '0'
    );
\cfg_ltssm_state_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => '1',
      D => cfg_ltssm_state(4),
      Q => cfg_ltssm_state_reg(4),
      R => '0'
    );
\cfg_ltssm_state_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => '1',
      D => cfg_ltssm_state(5),
      Q => cfg_ltssm_state_reg(5),
      R => '0'
    );
\eq_state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8FFF8F8"
    )
    port map (
      I0 => \n_0_eq_state_reg[2]\,
      I1 => pipe_rx0_eq_adapt_done,
      I2 => \n_0_eq_state[0]_i_2\,
      I3 => speed_change_reg2,
      I4 => \n_0_eq_state_reg[3]\,
      O => eq_state(0)
    );
\eq_state[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2A0A2A2A"
    )
    port map (
      I0 => \n_0_eq_state_reg[0]\,
      I1 => cfg_loopback_reg2,
      I2 => PIPETXRATE(0),
      I3 => PIPE_RXELECIDLE(0),
      I4 => speed_change_reg2,
      O => \n_0_eq_state[0]_i_2\
    );
\eq_state[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000FFFF40004000"
    )
    port map (
      I0 => PIPE_RXELECIDLE(0),
      I1 => speed_change_reg2,
      I2 => PIPETXRATE(0),
      I3 => \n_0_eq_state_reg[0]\,
      I4 => pipe_rx0_eq_adapt_done,
      I5 => \n_0_eq_state_reg[1]\,
      O => eq_state(1)
    );
\eq_state[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800FFFF08000800"
    )
    port map (
      I0 => PIPETXRATE(0),
      I1 => cfg_loopback_reg2,
      I2 => eq_state13_out,
      I3 => \n_0_eq_state_reg[0]\,
      I4 => pipe_rx0_eq_adapt_done,
      I5 => \n_0_eq_state_reg[2]\,
      O => eq_state(2)
    );
\eq_state[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
    port map (
      I0 => PIPE_RXELECIDLE(0),
      I1 => speed_change_reg2,
      I2 => PIPETXRATE(0),
      O => eq_state13_out
    );
\eq_state[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0116"
    )
    port map (
      I0 => \n_0_eq_state_reg[0]\,
      I1 => \n_0_eq_state_reg[1]\,
      I2 => \n_0_eq_state_reg[2]\,
      I3 => \n_0_eq_state_reg[3]\,
      O => \n_0_eq_state[3]_i_1\
    );
\eq_state[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => pipe_rx0_eq_adapt_done,
      I1 => \n_0_eq_state_reg[1]\,
      I2 => speed_change_reg2,
      I3 => \n_0_eq_state_reg[3]\,
      O => eq_state(3)
    );
\eq_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
    port map (
      C => int_oobclk_out,
      CE => \n_0_eq_state[3]_i_1\,
      D => eq_state(0),
      Q => \n_0_eq_state_reg[0]\,
      R => '0'
    );
\eq_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => int_oobclk_out,
      CE => \n_0_eq_state[3]_i_1\,
      D => eq_state(1),
      Q => \n_0_eq_state_reg[1]\,
      R => '0'
    );
\eq_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => int_oobclk_out,
      CE => \n_0_eq_state[3]_i_1\,
      D => eq_state(2),
      Q => \n_0_eq_state_reg[2]\,
      R => '0'
    );
\eq_state_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => int_oobclk_out,
      CE => \n_0_eq_state[3]_i_1\,
      D => eq_state(3),
      Q => \n_0_eq_state_reg[3]\,
      R => '0'
    );
gen3_flag_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444444444444F44"
    )
    port map (
      I0 => gen3_flag0,
      I1 => gen3_flag,
      I2 => n_0_gen3_flag_i_3,
      I3 => cfg_current_speed(0),
      I4 => cfg_ltssm_state_reg1(0),
      I5 => cfg_ltssm_state_reg1(3),
      O => n_0_gen3_flag_i_1
    );
gen3_flag_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100000000000"
    )
    port map (
      I0 => cfg_ltssm_state_reg1(1),
      I1 => cfg_ltssm_state_reg1(5),
      I2 => cfg_ltssm_state_reg1(3),
      I3 => PIPE_TXEQ_CONTROL(0),
      I4 => cfg_ltssm_state_reg1(4),
      I5 => cfg_ltssm_state_reg1(2),
      O => gen3_flag0
    );
gen3_flag_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
    port map (
      I0 => cfg_ltssm_state_reg1(5),
      I1 => cfg_ltssm_state_reg1(1),
      I2 => cfg_ltssm_state_reg1(4),
      I3 => cfg_ltssm_state_reg1(2),
      O => n_0_gen3_flag_i_3
    );
gen3_flag_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
    port map (
      C => CLK,
      CE => '1',
      D => n_0_gen3_flag_i_1,
      Q => gen3_flag,
      R => '0'
    );
\loopback.cfg_loopback_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001000"
    )
    port map (
      I0 => cfg_ltssm_state_reg1(3),
      I1 => cfg_ltssm_state_reg1(1),
      I2 => cfg_ltssm_state_reg1(5),
      I3 => cfg_ltssm_state_reg1(2),
      I4 => cfg_ltssm_state_reg1(4),
      O => \loopback.cfg_loopback_reg0\
    );
\loopback.cfg_loopback_reg\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \loopback.cfg_loopback_reg0\,
      Q => cfg_loopback,
      R => '0'
    );
\rxeq_control_reg1[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0102"
    )
    port map (
      I0 => \n_0_eq_state_reg[2]\,
      I1 => \n_0_eq_state_reg[0]\,
      I2 => \n_0_eq_state_reg[3]\,
      I3 => \n_0_eq_state_reg[1]\,
      I4 => PIPERX3EQCONTROL(0),
      O => PIPE_RXEQ_CONTROL(6)
    );
\rxeq_control_reg1[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0102"
    )
    port map (
      I0 => \n_0_eq_state_reg[2]\,
      I1 => \n_0_eq_state_reg[0]\,
      I2 => \n_0_eq_state_reg[3]\,
      I3 => \n_0_eq_state_reg[1]\,
      I4 => PIPERX2EQCONTROL(0),
      O => PIPE_RXEQ_CONTROL(4)
    );
\rxeq_control_reg1[0]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0102"
    )
    port map (
      I0 => \n_0_eq_state_reg[2]\,
      I1 => \n_0_eq_state_reg[0]\,
      I2 => \n_0_eq_state_reg[3]\,
      I3 => \n_0_eq_state_reg[1]\,
      I4 => PIPERX1EQCONTROL(0),
      O => PIPE_RXEQ_CONTROL(2)
    );
\rxeq_control_reg1[0]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0102"
    )
    port map (
      I0 => \n_0_eq_state_reg[2]\,
      I1 => \n_0_eq_state_reg[0]\,
      I2 => \n_0_eq_state_reg[3]\,
      I3 => \n_0_eq_state_reg[1]\,
      I4 => PIPERX0EQCONTROL(0),
      O => PIPE_RXEQ_CONTROL(0)
    );
\rxeq_control_reg1[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0102"
    )
    port map (
      I0 => \n_0_eq_state_reg[2]\,
      I1 => \n_0_eq_state_reg[0]\,
      I2 => \n_0_eq_state_reg[3]\,
      I3 => \n_0_eq_state_reg[1]\,
      I4 => PIPERX3EQCONTROL(1),
      O => PIPE_RXEQ_CONTROL(7)
    );
\rxeq_control_reg1[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0102"
    )
    port map (
      I0 => \n_0_eq_state_reg[2]\,
      I1 => \n_0_eq_state_reg[0]\,
      I2 => \n_0_eq_state_reg[3]\,
      I3 => \n_0_eq_state_reg[1]\,
      I4 => PIPERX2EQCONTROL(1),
      O => PIPE_RXEQ_CONTROL(5)
    );
\rxeq_control_reg1[1]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0102"
    )
    port map (
      I0 => \n_0_eq_state_reg[2]\,
      I1 => \n_0_eq_state_reg[0]\,
      I2 => \n_0_eq_state_reg[3]\,
      I3 => \n_0_eq_state_reg[1]\,
      I4 => PIPERX1EQCONTROL(1),
      O => PIPE_RXEQ_CONTROL(3)
    );
\rxeq_control_reg1[1]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0102"
    )
    port map (
      I0 => \n_0_eq_state_reg[2]\,
      I1 => \n_0_eq_state_reg[0]\,
      I2 => \n_0_eq_state_reg[3]\,
      I3 => \n_0_eq_state_reg[1]\,
      I4 => PIPERX0EQCONTROL(1),
      O => PIPE_RXEQ_CONTROL(1)
    );
speed_change_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFBFFFFFFFFFFFF"
    )
    port map (
      I0 => cfg_ltssm_state(4),
      I1 => cfg_ltssm_state(1),
      I2 => cfg_ltssm_state(5),
      I3 => cfg_ltssm_state(2),
      I4 => cfg_ltssm_state(3),
      I5 => cfg_ltssm_state(0),
      O => n_0_speed_change_i_1
    );
speed_change_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000440"
    )
    port map (
      I0 => cfg_ltssm_state_reg1(0),
      I1 => n_0_speed_change_i_3,
      I2 => cfg_ltssm_state_reg1(2),
      I3 => cfg_ltssm_state_reg1(4),
      I4 => n_0_speed_change_i_1,
      O => n_0_speed_change_i_2
    );
speed_change_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
    port map (
      I0 => cfg_ltssm_state_reg1(3),
      I1 => cfg_ltssm_state_reg1(5),
      I2 => cfg_ltssm_state_reg1(1),
      O => n_0_speed_change_i_3
    );
speed_change_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => n_0_speed_change_i_2,
      D => gen3_flag,
      Q => speed_change,
      R => n_0_speed_change_i_1
    );
speed_change_reg0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => int_oobclk_out,
      CE => '1',
      D => I1,
      Q => speed_change_reg0,
      R => '0'
    );
speed_change_reg1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => int_oobclk_out,
      CE => '1',
      D => speed_change_reg0,
      Q => speed_change_reg1,
      R => '0'
    );
speed_change_reg2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => int_oobclk_out,
      CE => '1',
      D => speed_change_reg1,
      Q => speed_change_reg2,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_7x_0_pcie3_7x_0_pcie_init_ctrl_7vx is
  port (
    reset_n : out STD_LOGIC;
    pipe_reset_n : out STD_LOGIC;
    mgmt_reset_n : out STD_LOGIC;
    mgmt_sticky_reset_n : out STD_LOGIC;
    out6 : out STD_LOGIC;
    cfg_input_update_request : out STD_LOGIC;
    CLK : in STD_LOGIC;
    cfg_input_update_done : in STD_LOGIC;
    cfg_mc_update_done : in STD_LOGIC;
    mmcm_lock : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_7x_0_pcie3_7x_0_pcie_init_ctrl_7vx : entity is "pcie3_7x_0_pcie_init_ctrl_7vx";
end pcie3_7x_0_pcie3_7x_0_pcie_init_ctrl_7vx;

architecture STRUCTURE of pcie3_7x_0_pcie3_7x_0_pcie_init_ctrl_7vx is
  signal cold_reset : STD_LOGIC;
  signal \n_0_FSM_onehot_reg_state[0]_i_1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_reg_state[1]_i_1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_reg_state[1]_i_2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_reg_state[2]_i_1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_reg_state[3]_i_1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_reg_state[4]_i_1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_reg_state[4]_i_2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_reg_state[5]_i_1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_reg_state[6]_i_1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_reg_state[6]_i_2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_reg_state[6]_i_3\ : STD_LOGIC;
  signal \n_0_FSM_onehot_reg_state[7]_i_1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_reg_state[7]_i_2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_reg_state_reg[0]\ : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \n_0_FSM_onehot_reg_state_reg[0]\ : signal is "yes";
  signal \n_0_FSM_onehot_reg_state_reg[1]\ : STD_LOGIC;
  attribute RTL_KEEP of \n_0_FSM_onehot_reg_state_reg[1]\ : signal is "yes";
  signal \n_0_FSM_onehot_reg_state_reg[3]\ : STD_LOGIC;
  attribute RTL_KEEP of \n_0_FSM_onehot_reg_state_reg[3]\ : signal is "yes";
  signal \n_0_FSM_onehot_reg_state_reg[4]\ : STD_LOGIC;
  attribute RTL_KEEP of \n_0_FSM_onehot_reg_state_reg[4]\ : signal is "yes";
  signal \n_0_FSM_onehot_reg_state_reg[5]\ : STD_LOGIC;
  attribute RTL_KEEP of \n_0_FSM_onehot_reg_state_reg[5]\ : signal is "yes";
  signal \n_0_FSM_onehot_reg_state_reg[6]\ : STD_LOGIC;
  attribute RTL_KEEP of \n_0_FSM_onehot_reg_state_reg[6]\ : signal is "yes";
  signal \n_0_FSM_onehot_reg_state_reg[7]\ : STD_LOGIC;
  attribute RTL_KEEP of \n_0_FSM_onehot_reg_state_reg[7]\ : signal is "yes";
  signal \n_0_reg_clock_locked[1]_i_1\ : STD_LOGIC;
  signal n_0_reg_cold_reset_i_1 : STD_LOGIC;
  signal n_0_reg_cold_reset_i_2 : STD_LOGIC;
  signal n_0_reg_cold_reset_i_6 : STD_LOGIC;
  signal n_0_reg_cold_reset_i_7 : STD_LOGIC;
  signal n_0_reg_cold_reset_i_8 : STD_LOGIC;
  signal n_0_reg_cold_reset_i_9 : STD_LOGIC;
  signal \n_0_reg_mgmt_reset_timer[4]_i_1\ : STD_LOGIC;
  signal \n_0_reg_reset_timer[0]_i_1\ : STD_LOGIC;
  signal \n_0_reg_reset_timer[1]_i_1\ : STD_LOGIC;
  signal \n_0_reg_reset_timer[1]_i_2\ : STD_LOGIC;
  signal \n_0_reg_reset_timer[1]_i_3\ : STD_LOGIC;
  signal \n_0_reg_reset_timer[1]_i_4\ : STD_LOGIC;
  signal n_0_regff_mgmt_reset_n_o_i_2 : STD_LOGIC;
  signal n_0_regff_mgmt_reset_n_o_i_3 : STD_LOGIC;
  signal \^out6\ : STD_LOGIC;
  attribute RTL_KEEP of \^out6\ : signal is "yes";
  signal p_0_in : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal reg_clock_locked : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal reg_mgmt_reset_n_o : STD_LOGIC;
  signal \reg_mgmt_reset_timer_reg__0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal reg_mgmt_sticky_reset_n_o : STD_LOGIC;
  signal reg_next_state : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal reg_phy_rdy : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal reg_pipe_reset_n_o : STD_LOGIC;
  signal reg_reset_n_o : STD_LOGIC;
  signal reg_reset_timer : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_reg_state[6]_i_3\ : label is "soft_lutpair170";
  attribute KEEP : string;
  attribute KEEP of \FSM_onehot_reg_state_reg[0]\ : label is "yes";
  attribute KEEP of \FSM_onehot_reg_state_reg[1]\ : label is "yes";
  attribute KEEP of \FSM_onehot_reg_state_reg[2]\ : label is "yes";
  attribute KEEP of \FSM_onehot_reg_state_reg[3]\ : label is "yes";
  attribute KEEP of \FSM_onehot_reg_state_reg[4]\ : label is "yes";
  attribute KEEP of \FSM_onehot_reg_state_reg[5]\ : label is "yes";
  attribute KEEP of \FSM_onehot_reg_state_reg[6]\ : label is "yes";
  attribute KEEP of \FSM_onehot_reg_state_reg[7]\ : label is "yes";
  attribute SOFT_HLUTNM of \reg_mgmt_reset_timer[1]_i_1\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \reg_mgmt_reset_timer[2]_i_1\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \reg_mgmt_reset_timer[3]_i_1\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \reg_mgmt_reset_timer[4]_i_2\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \reg_reset_timer[0]_i_1\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \reg_reset_timer[1]_i_1\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of regff_mgmt_reset_n_o_i_3 : label is "soft_lutpair168";
begin
  out6 <= \^out6\;
\FSM_onehot_reg_state[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \n_0_FSM_onehot_reg_state_reg[0]\,
      I1 => reg_clock_locked(1),
      O => \n_0_FSM_onehot_reg_state[0]_i_1\
    );
\FSM_onehot_reg_state[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2222FFFFF222F222"
    )
    port map (
      I0 => \n_0_FSM_onehot_reg_state[6]_i_2\,
      I1 => \n_0_FSM_onehot_reg_state[6]_i_3\,
      I2 => \n_0_FSM_onehot_reg_state_reg[1]\,
      I3 => \n_0_FSM_onehot_reg_state[1]_i_2\,
      I4 => reg_clock_locked(1),
      I5 => \n_0_FSM_onehot_reg_state_reg[0]\,
      O => \n_0_FSM_onehot_reg_state[1]_i_1\
    );
\FSM_onehot_reg_state[1]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
    port map (
      I0 => reg_reset_timer(0),
      I1 => reg_reset_timer(1),
      O => \n_0_FSM_onehot_reg_state[1]_i_2\
    );
\FSM_onehot_reg_state[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00008888000000F0"
    )
    port map (
      I0 => reg_reset_timer(0),
      I1 => reg_reset_timer(1),
      I2 => \^out6\,
      I3 => cfg_mc_update_done,
      I4 => \n_0_FSM_onehot_reg_state_reg[0]\,
      I5 => \n_0_FSM_onehot_reg_state_reg[1]\,
      O => \n_0_FSM_onehot_reg_state[2]_i_1\
    );
\FSM_onehot_reg_state[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020002000230020"
    )
    port map (
      I0 => cfg_mc_update_done,
      I1 => \n_0_FSM_onehot_reg_state_reg[1]\,
      I2 => \^out6\,
      I3 => \n_0_FSM_onehot_reg_state_reg[0]\,
      I4 => \n_0_FSM_onehot_reg_state_reg[3]\,
      I5 => cfg_input_update_done,
      O => \n_0_FSM_onehot_reg_state[3]_i_1\
    );
\FSM_onehot_reg_state[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000F000800000008"
    )
    port map (
      I0 => reg_phy_rdy(1),
      I1 => \n_0_FSM_onehot_reg_state_reg[4]\,
      I2 => \n_0_FSM_onehot_reg_state[4]_i_2\,
      I3 => \n_0_FSM_onehot_reg_state_reg[0]\,
      I4 => \n_0_FSM_onehot_reg_state_reg[3]\,
      I5 => cfg_input_update_done,
      O => \n_0_FSM_onehot_reg_state[4]_i_1\
    );
\FSM_onehot_reg_state[4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \n_0_FSM_onehot_reg_state_reg[1]\,
      I1 => \^out6\,
      O => \n_0_FSM_onehot_reg_state[4]_i_2\
    );
\FSM_onehot_reg_state[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"444C444044404440"
    )
    port map (
      I0 => reg_phy_rdy(1),
      I1 => \n_0_FSM_onehot_reg_state[7]_i_2\,
      I2 => \n_0_FSM_onehot_reg_state_reg[4]\,
      I3 => \n_0_FSM_onehot_reg_state_reg[5]\,
      I4 => \n_0_FSM_onehot_reg_state_reg[7]\,
      I5 => cfg_input_update_done,
      O => \n_0_FSM_onehot_reg_state[5]_i_1\
    );
\FSM_onehot_reg_state[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF200020002000"
    )
    port map (
      I0 => \n_0_FSM_onehot_reg_state[7]_i_2\,
      I1 => \n_0_FSM_onehot_reg_state_reg[4]\,
      I2 => reg_phy_rdy(1),
      I3 => \n_0_FSM_onehot_reg_state_reg[5]\,
      I4 => \n_0_FSM_onehot_reg_state[6]_i_2\,
      I5 => \n_0_FSM_onehot_reg_state[6]_i_3\,
      O => \n_0_FSM_onehot_reg_state[6]_i_1\
    );
\FSM_onehot_reg_state[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
    port map (
      I0 => n_0_regff_mgmt_reset_n_o_i_2,
      I1 => \n_0_FSM_onehot_reg_state_reg[6]\,
      I2 => \n_0_FSM_onehot_reg_state_reg[0]\,
      I3 => \^out6\,
      I4 => \n_0_FSM_onehot_reg_state_reg[1]\,
      I5 => \n_0_FSM_onehot_reg_state_reg[3]\,
      O => \n_0_FSM_onehot_reg_state[6]_i_2\
    );
\FSM_onehot_reg_state[6]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
    port map (
      I0 => \reg_mgmt_reset_timer_reg__0\(0),
      I1 => \reg_mgmt_reset_timer_reg__0\(3),
      I2 => \reg_mgmt_reset_timer_reg__0\(4),
      I3 => \reg_mgmt_reset_timer_reg__0\(2),
      I4 => \reg_mgmt_reset_timer_reg__0\(1),
      O => \n_0_FSM_onehot_reg_state[6]_i_3\
    );
\FSM_onehot_reg_state[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00040000"
    )
    port map (
      I0 => \n_0_FSM_onehot_reg_state_reg[5]\,
      I1 => \n_0_FSM_onehot_reg_state_reg[7]\,
      I2 => cfg_input_update_done,
      I3 => \n_0_FSM_onehot_reg_state_reg[4]\,
      I4 => \n_0_FSM_onehot_reg_state[7]_i_2\,
      O => \n_0_FSM_onehot_reg_state[7]_i_1\
    );
\FSM_onehot_reg_state[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => \n_0_FSM_onehot_reg_state_reg[3]\,
      I1 => \n_0_FSM_onehot_reg_state_reg[1]\,
      I2 => \^out6\,
      I3 => \n_0_FSM_onehot_reg_state_reg[0]\,
      O => \n_0_FSM_onehot_reg_state[7]_i_2\
    );
\FSM_onehot_reg_state_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_FSM_onehot_reg_state[0]_i_1\,
      PRE => reg_clock_locked(1),
      Q => \n_0_FSM_onehot_reg_state_reg[0]\
    );
\FSM_onehot_reg_state_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => '1',
      CLR => reg_clock_locked(1),
      D => \n_0_FSM_onehot_reg_state[1]_i_1\,
      Q => \n_0_FSM_onehot_reg_state_reg[1]\
    );
\FSM_onehot_reg_state_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => '1',
      CLR => reg_clock_locked(1),
      D => \n_0_FSM_onehot_reg_state[2]_i_1\,
      Q => \^out6\
    );
\FSM_onehot_reg_state_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => '1',
      CLR => reg_clock_locked(1),
      D => \n_0_FSM_onehot_reg_state[3]_i_1\,
      Q => \n_0_FSM_onehot_reg_state_reg[3]\
    );
\FSM_onehot_reg_state_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => '1',
      CLR => reg_clock_locked(1),
      D => \n_0_FSM_onehot_reg_state[4]_i_1\,
      Q => \n_0_FSM_onehot_reg_state_reg[4]\
    );
\FSM_onehot_reg_state_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => '1',
      CLR => reg_clock_locked(1),
      D => \n_0_FSM_onehot_reg_state[5]_i_1\,
      Q => \n_0_FSM_onehot_reg_state_reg[5]\
    );
\FSM_onehot_reg_state_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => '1',
      CLR => reg_clock_locked(1),
      D => \n_0_FSM_onehot_reg_state[6]_i_1\,
      Q => \n_0_FSM_onehot_reg_state_reg[6]\
    );
\FSM_onehot_reg_state_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => '1',
      CLR => reg_clock_locked(1),
      D => \n_0_FSM_onehot_reg_state[7]_i_1\,
      Q => \n_0_FSM_onehot_reg_state_reg[7]\
    );
PCIE_3_0_i_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \n_0_FSM_onehot_reg_state_reg[3]\,
      I1 => \n_0_FSM_onehot_reg_state_reg[7]\,
      O => cfg_input_update_request
    );
\reg_clock_locked[1]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => mmcm_lock,
      O => \n_0_reg_clock_locked[1]_i_1\
    );
\reg_clock_locked_reg[0]\: unisim.vcomponents.FDPE
    port map (
      C => CLK,
      CE => '1',
      D => '0',
      PRE => \n_0_reg_clock_locked[1]_i_1\,
      Q => reg_clock_locked(0)
    );
\reg_clock_locked_reg[1]\: unisim.vcomponents.FDPE
    port map (
      C => CLK,
      CE => '1',
      D => reg_clock_locked(0),
      PRE => \n_0_reg_clock_locked[1]_i_1\,
      Q => reg_clock_locked(1)
    );
reg_cold_reset_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
    port map (
      I0 => n_0_reg_cold_reset_i_2,
      I1 => \n_0_reg_reset_timer[1]_i_3\,
      I2 => cold_reset,
      O => n_0_reg_cold_reset_i_1
    );
reg_cold_reset_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100000000000000"
    )
    port map (
      I0 => \n_0_reg_reset_timer[1]_i_2\,
      I1 => \n_0_reg_reset_timer[1]_i_4\,
      I2 => reg_next_state(1),
      I3 => reg_next_state(2),
      I4 => cold_reset,
      I5 => reg_next_state(0),
      O => n_0_reg_cold_reset_i_2
    );
reg_cold_reset_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFCFFFCFFFFFFFE"
    )
    port map (
      I0 => \n_0_FSM_onehot_reg_state_reg[7]\,
      I1 => n_0_reg_cold_reset_i_6,
      I2 => \^out6\,
      I3 => n_0_reg_cold_reset_i_7,
      I4 => \n_0_FSM_onehot_reg_state_reg[3]\,
      I5 => cfg_input_update_done,
      O => reg_next_state(1)
    );
reg_cold_reset_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
    port map (
      I0 => n_0_regff_mgmt_reset_n_o_i_2,
      I1 => n_0_regff_mgmt_reset_n_o_i_3,
      I2 => \n_0_FSM_onehot_reg_state_reg[6]\,
      I3 => \n_0_FSM_onehot_reg_state_reg[3]\,
      I4 => cfg_input_update_done,
      O => reg_next_state(2)
    );
reg_cold_reset_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => \^out6\,
      I1 => cfg_mc_update_done,
      I2 => n_0_reg_cold_reset_i_8,
      I3 => n_0_reg_cold_reset_i_9,
      O => reg_next_state(0)
    );
reg_cold_reset_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF808080"
    )
    port map (
      I0 => reg_reset_timer(1),
      I1 => reg_reset_timer(0),
      I2 => \n_0_FSM_onehot_reg_state_reg[1]\,
      I3 => \n_0_FSM_onehot_reg_state_reg[5]\,
      I4 => reg_phy_rdy(1),
      O => n_0_reg_cold_reset_i_6
    );
reg_cold_reset_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF00000000"
    )
    port map (
      I0 => \reg_mgmt_reset_timer_reg__0\(4),
      I1 => \reg_mgmt_reset_timer_reg__0\(2),
      I2 => \reg_mgmt_reset_timer_reg__0\(0),
      I3 => \reg_mgmt_reset_timer_reg__0\(1),
      I4 => \reg_mgmt_reset_timer_reg__0\(3),
      I5 => \n_0_FSM_onehot_reg_state_reg[6]\,
      O => n_0_reg_cold_reset_i_7
    );
reg_cold_reset_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF4FFF4FFFFFFF4"
    )
    port map (
      I0 => reg_phy_rdy(1),
      I1 => \n_0_FSM_onehot_reg_state_reg[4]\,
      I2 => \n_0_FSM_onehot_reg_state_reg[6]\,
      I3 => \n_0_FSM_onehot_reg_state_reg[5]\,
      I4 => \n_0_FSM_onehot_reg_state_reg[0]\,
      I5 => reg_clock_locked(1),
      O => n_0_reg_cold_reset_i_8
    );
reg_cold_reset_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF7F07700F7F0"
    )
    port map (
      I0 => reg_reset_timer(1),
      I1 => reg_reset_timer(0),
      I2 => \n_0_FSM_onehot_reg_state_reg[3]\,
      I3 => \n_0_FSM_onehot_reg_state_reg[1]\,
      I4 => cfg_input_update_done,
      I5 => \n_0_FSM_onehot_reg_state_reg[7]\,
      O => n_0_reg_cold_reset_i_9
    );
reg_cold_reset_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
    port map (
      C => CLK,
      CE => '1',
      D => n_0_reg_cold_reset_i_1,
      Q => cold_reset,
      R => '0'
    );
\reg_mgmt_reset_timer[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \reg_mgmt_reset_timer_reg__0\(0),
      O => p_0_in(0)
    );
\reg_mgmt_reset_timer[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \reg_mgmt_reset_timer_reg__0\(0),
      I1 => \reg_mgmt_reset_timer_reg__0\(1),
      O => p_0_in(1)
    );
\reg_mgmt_reset_timer[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
    port map (
      I0 => \reg_mgmt_reset_timer_reg__0\(1),
      I1 => \reg_mgmt_reset_timer_reg__0\(0),
      I2 => \reg_mgmt_reset_timer_reg__0\(2),
      O => p_0_in(2)
    );
\reg_mgmt_reset_timer[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
    port map (
      I0 => \reg_mgmt_reset_timer_reg__0\(2),
      I1 => \reg_mgmt_reset_timer_reg__0\(0),
      I2 => \reg_mgmt_reset_timer_reg__0\(1),
      I3 => \reg_mgmt_reset_timer_reg__0\(3),
      O => p_0_in(3)
    );
\reg_mgmt_reset_timer[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_FSM_onehot_reg_state_reg[1]\,
      I1 => \n_0_FSM_onehot_reg_state_reg[6]\,
      O => \n_0_reg_mgmt_reset_timer[4]_i_1\
    );
\reg_mgmt_reset_timer[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
    port map (
      I0 => \reg_mgmt_reset_timer_reg__0\(3),
      I1 => \reg_mgmt_reset_timer_reg__0\(1),
      I2 => \reg_mgmt_reset_timer_reg__0\(0),
      I3 => \reg_mgmt_reset_timer_reg__0\(2),
      I4 => \reg_mgmt_reset_timer_reg__0\(4),
      O => p_0_in(4)
    );
\reg_mgmt_reset_timer_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_FSM_onehot_reg_state_reg[6]\,
      D => p_0_in(0),
      Q => \reg_mgmt_reset_timer_reg__0\(0),
      R => \n_0_reg_mgmt_reset_timer[4]_i_1\
    );
\reg_mgmt_reset_timer_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_FSM_onehot_reg_state_reg[6]\,
      D => p_0_in(1),
      Q => \reg_mgmt_reset_timer_reg__0\(1),
      R => \n_0_reg_mgmt_reset_timer[4]_i_1\
    );
\reg_mgmt_reset_timer_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_FSM_onehot_reg_state_reg[6]\,
      D => p_0_in(2),
      Q => \reg_mgmt_reset_timer_reg__0\(2),
      R => \n_0_reg_mgmt_reset_timer[4]_i_1\
    );
\reg_mgmt_reset_timer_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_FSM_onehot_reg_state_reg[6]\,
      D => p_0_in(3),
      Q => \reg_mgmt_reset_timer_reg__0\(3),
      R => \n_0_reg_mgmt_reset_timer[4]_i_1\
    );
\reg_mgmt_reset_timer_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_FSM_onehot_reg_state_reg[6]\,
      D => p_0_in(4),
      Q => \reg_mgmt_reset_timer_reg__0\(4),
      R => \n_0_reg_mgmt_reset_timer[4]_i_1\
    );
\reg_phy_rdy_reg[0]\: unisim.vcomponents.FDPE
    port map (
      C => CLK,
      CE => '1',
      D => '0',
      PRE => Q(0),
      Q => reg_phy_rdy(0)
    );
\reg_phy_rdy_reg[1]\: unisim.vcomponents.FDPE
    port map (
      C => CLK,
      CE => '1',
      D => reg_phy_rdy(0),
      PRE => Q(0),
      Q => reg_phy_rdy(1)
    );
\reg_reset_timer[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABAAA9AA"
    )
    port map (
      I0 => reg_reset_timer(0),
      I1 => \n_0_reg_reset_timer[1]_i_2\,
      I2 => \n_0_reg_reset_timer[1]_i_3\,
      I3 => \n_0_reg_reset_timer[1]_i_4\,
      I4 => reg_reset_timer(1),
      O => \n_0_reg_reset_timer[0]_i_1\
    );
\reg_reset_timer[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAEAAAA"
    )
    port map (
      I0 => reg_reset_timer(1),
      I1 => reg_reset_timer(0),
      I2 => \n_0_reg_reset_timer[1]_i_2\,
      I3 => \n_0_reg_reset_timer[1]_i_3\,
      I4 => \n_0_reg_reset_timer[1]_i_4\,
      O => \n_0_reg_reset_timer[1]_i_1\
    );
\reg_reset_timer[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => \n_0_FSM_onehot_reg_state_reg[3]\,
      I1 => \^out6\,
      I2 => \n_0_FSM_onehot_reg_state_reg[7]\,
      I3 => \n_0_FSM_onehot_reg_state_reg[6]\,
      O => \n_0_reg_reset_timer[1]_i_2\
    );
\reg_reset_timer[1]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => \n_0_FSM_onehot_reg_state_reg[4]\,
      I1 => \n_0_FSM_onehot_reg_state_reg[5]\,
      I2 => \n_0_FSM_onehot_reg_state_reg[7]\,
      I3 => \n_0_FSM_onehot_reg_state_reg[6]\,
      O => \n_0_reg_reset_timer[1]_i_3\
    );
\reg_reset_timer[1]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => \n_0_FSM_onehot_reg_state_reg[3]\,
      I1 => \n_0_FSM_onehot_reg_state_reg[1]\,
      I2 => \n_0_FSM_onehot_reg_state_reg[6]\,
      I3 => \n_0_FSM_onehot_reg_state_reg[5]\,
      O => \n_0_reg_reset_timer[1]_i_4\
    );
\reg_reset_timer_reg[0]\: unisim.vcomponents.FDCE
    port map (
      C => CLK,
      CE => '1',
      CLR => reg_clock_locked(1),
      D => \n_0_reg_reset_timer[0]_i_1\,
      Q => reg_reset_timer(0)
    );
\reg_reset_timer_reg[1]\: unisim.vcomponents.FDCE
    port map (
      C => CLK,
      CE => '1',
      CLR => reg_clock_locked(1),
      D => \n_0_reg_reset_timer[1]_i_1\,
      Q => reg_reset_timer(1)
    );
regff_mgmt_reset_n_o_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFFFFFEFFFE"
    )
    port map (
      I0 => n_0_regff_mgmt_reset_n_o_i_2,
      I1 => \^out6\,
      I2 => \n_0_FSM_onehot_reg_state_reg[1]\,
      I3 => \n_0_FSM_onehot_reg_state_reg[3]\,
      I4 => n_0_regff_mgmt_reset_n_o_i_3,
      I5 => \n_0_FSM_onehot_reg_state_reg[6]\,
      O => reg_mgmt_reset_n_o
    );
regff_mgmt_reset_n_o_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => \n_0_FSM_onehot_reg_state_reg[7]\,
      I1 => \n_0_FSM_onehot_reg_state_reg[5]\,
      I2 => \n_0_FSM_onehot_reg_state_reg[4]\,
      O => n_0_regff_mgmt_reset_n_o_i_2
    );
regff_mgmt_reset_n_o_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
    port map (
      I0 => \reg_mgmt_reset_timer_reg__0\(3),
      I1 => \reg_mgmt_reset_timer_reg__0\(1),
      I2 => \reg_mgmt_reset_timer_reg__0\(0),
      I3 => \reg_mgmt_reset_timer_reg__0\(2),
      I4 => \reg_mgmt_reset_timer_reg__0\(4),
      O => n_0_regff_mgmt_reset_n_o_i_3
    );
regff_mgmt_reset_n_o_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => '1',
      D => reg_mgmt_reset_n_o,
      Q => mgmt_reset_n,
      R => '0'
    );
regff_mgmt_sticky_reset_n_o_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
    port map (
      I0 => \n_0_FSM_onehot_reg_state_reg[6]\,
      I1 => n_0_regff_mgmt_reset_n_o_i_2,
      I2 => \n_0_FSM_onehot_reg_state_reg[3]\,
      I3 => \n_0_FSM_onehot_reg_state_reg[1]\,
      I4 => \^out6\,
      O => reg_mgmt_sticky_reset_n_o
    );
regff_mgmt_sticky_reset_n_o_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => '1',
      D => reg_mgmt_sticky_reset_n_o,
      Q => mgmt_sticky_reset_n,
      R => '0'
    );
regff_pipe_reset_n_o_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF4"
    )
    port map (
      I0 => cold_reset,
      I1 => \n_0_FSM_onehot_reg_state_reg[4]\,
      I2 => \n_0_FSM_onehot_reg_state_reg[7]\,
      I3 => \n_0_FSM_onehot_reg_state_reg[5]\,
      O => reg_pipe_reset_n_o
    );
regff_pipe_reset_n_o_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => '1',
      D => reg_pipe_reset_n_o,
      Q => pipe_reset_n,
      R => '0'
    );
regff_reset_n_o_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \n_0_FSM_onehot_reg_state_reg[5]\,
      I1 => \n_0_FSM_onehot_reg_state_reg[7]\,
      O => reg_reset_n_o
    );
regff_reset_n_o_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => '1',
      D => reg_reset_n_o,
      Q => reset_n,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_7x_0_pcie3_7x_0_pcie_tlp_tph_tbl_7vx is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 31 downto 0 );
    user_tph_stt_read_data : out STD_LOGIC_VECTOR ( 31 downto 0 );
    cfg_tph_stt_read_data_valid : out STD_LOGIC;
    user_tph_stt_read_data_valid : out STD_LOGIC;
    CLK : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 7 downto 0 );
    CFGTPHSTTWRITEDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    user_tph_stt_read_enable : in STD_LOGIC;
    reset_n : in STD_LOGIC;
    D : in STD_LOGIC;
    user_tph_function_num : in STD_LOGIC_VECTOR ( 2 downto 0 );
    user_tph_stt_address : in STD_LOGIC_VECTOR ( 4 downto 0 );
    cfg_tph_stt_write_enable : in STD_LOGIC;
    CFGTPHSTTWRITEBYTEVALID : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_7x_0_pcie3_7x_0_pcie_tlp_tph_tbl_7vx : entity is "pcie3_7x_0_pcie_tlp_tph_tbl_7vx";
end pcie3_7x_0_pcie3_7x_0_pcie_tlp_tph_tbl_7vx;

architecture STRUCTURE of pcie3_7x_0_pcie3_7x_0_pcie_tlp_tph_tbl_7vx is
  signal \^cfg_tph_stt_read_data_valid\ : STD_LOGIC;
  signal clear : STD_LOGIC;
  signal \n_0_reg_count[7]_i_3\ : STD_LOGIC;
  signal \n_0_reg_count[7]_i_4\ : STD_LOGIC;
  signal n_0_reg_user_tph_stt_read_data_valid_o_i_2 : STD_LOGIC;
  signal n_0_u_ram_i_1 : STD_LOGIC;
  signal n_0_u_ram_i_14 : STD_LOGIC;
  signal n_0_u_ram_i_2 : STD_LOGIC;
  signal n_0_u_ram_i_3 : STD_LOGIC;
  signal n_0_u_ram_i_4 : STD_LOGIC;
  signal n_0_u_ram_i_5 : STD_LOGIC;
  signal n_0_u_ram_i_6 : STD_LOGIC;
  signal n_0_u_ram_i_7 : STD_LOGIC;
  signal n_0_u_ram_i_8 : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal reg_cfg_tph_stt_read_data_valid_o0 : STD_LOGIC;
  signal reg_cfg_tph_stt_read_enable_i : STD_LOGIC;
  signal \reg_count_reg__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal reg_next_state : STD_LOGIC;
  signal reg_state : STD_LOGIC;
  signal reg_user_tph_stt_read_data_valid_o0 : STD_LOGIC;
  signal reg_user_tph_stt_read_enable_i : STD_LOGIC;
  signal \^user_tph_stt_read_data_valid\ : STD_LOGIC;
  signal wea : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_u_ram_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_u_ram_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_u_ram_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_u_ram_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_u_ram_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_u_ram_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_u_ram_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_u_ram_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of u_ram : label is "PRIMITIVE";
begin
  cfg_tph_stt_read_data_valid <= \^cfg_tph_stt_read_data_valid\;
  user_tph_stt_read_data_valid <= \^user_tph_stt_read_data_valid\;
reg_cfg_tph_stt_read_data_valid_o_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
    port map (
      I0 => \^cfg_tph_stt_read_data_valid\,
      I1 => reg_cfg_tph_stt_read_enable_i,
      I2 => reg_state,
      I3 => D,
      O => reg_cfg_tph_stt_read_data_valid_o0
    );
reg_cfg_tph_stt_read_data_valid_o_reg: unisim.vcomponents.FDCE
    port map (
      C => CLK,
      CE => '1',
      CLR => n_0_reg_user_tph_stt_read_data_valid_o_i_2,
      D => reg_cfg_tph_stt_read_data_valid_o0,
      Q => \^cfg_tph_stt_read_data_valid\
    );
reg_cfg_tph_stt_read_enable_i_reg: unisim.vcomponents.FDCE
    port map (
      C => CLK,
      CE => '1',
      CLR => n_0_reg_user_tph_stt_read_data_valid_o_i_2,
      D => D,
      Q => reg_cfg_tph_stt_read_enable_i
    );
\reg_count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \reg_count_reg__0\(0),
      O => \p_0_in__0\(0)
    );
\reg_count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \reg_count_reg__0\(0),
      I1 => \reg_count_reg__0\(1),
      O => \p_0_in__0\(1)
    );
\reg_count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
    port map (
      I0 => \reg_count_reg__0\(1),
      I1 => \reg_count_reg__0\(0),
      I2 => \reg_count_reg__0\(2),
      O => \p_0_in__0\(2)
    );
\reg_count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
    port map (
      I0 => \reg_count_reg__0\(2),
      I1 => \reg_count_reg__0\(0),
      I2 => \reg_count_reg__0\(1),
      I3 => \reg_count_reg__0\(3),
      O => \p_0_in__0\(3)
    );
\reg_count[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
    port map (
      I0 => \reg_count_reg__0\(1),
      I1 => \reg_count_reg__0\(0),
      I2 => \reg_count_reg__0\(2),
      I3 => \reg_count_reg__0\(3),
      I4 => \reg_count_reg__0\(4),
      O => \p_0_in__0\(4)
    );
\reg_count[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
    port map (
      I0 => \reg_count_reg__0\(4),
      I1 => \reg_count_reg__0\(3),
      I2 => \reg_count_reg__0\(2),
      I3 => \reg_count_reg__0\(0),
      I4 => \reg_count_reg__0\(1),
      I5 => \reg_count_reg__0\(5),
      O => \p_0_in__0\(5)
    );
\reg_count[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFFFFF40000000"
    )
    port map (
      I0 => \n_0_reg_count[7]_i_3\,
      I1 => \reg_count_reg__0\(5),
      I2 => \reg_count_reg__0\(4),
      I3 => \reg_count_reg__0\(1),
      I4 => \reg_count_reg__0\(0),
      I5 => \reg_count_reg__0\(6),
      O => \p_0_in__0\(6)
    );
\reg_count[7]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => reg_state,
      O => clear
    );
\reg_count[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF7FFFF00080000"
    )
    port map (
      I0 => \reg_count_reg__0\(5),
      I1 => \reg_count_reg__0\(4),
      I2 => \n_0_reg_count[7]_i_3\,
      I3 => \n_0_reg_count[7]_i_4\,
      I4 => \reg_count_reg__0\(6),
      I5 => \reg_count_reg__0\(7),
      O => \p_0_in__0\(7)
    );
\reg_count[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
    port map (
      I0 => \reg_count_reg__0\(2),
      I1 => \reg_count_reg__0\(3),
      O => \n_0_reg_count[7]_i_3\
    );
\reg_count[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
    port map (
      I0 => \reg_count_reg__0\(1),
      I1 => \reg_count_reg__0\(0),
      O => \n_0_reg_count[7]_i_4\
    );
\reg_count_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \p_0_in__0\(0),
      Q => \reg_count_reg__0\(0),
      R => clear
    );
\reg_count_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \p_0_in__0\(1),
      Q => \reg_count_reg__0\(1),
      R => clear
    );
\reg_count_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \p_0_in__0\(2),
      Q => \reg_count_reg__0\(2),
      R => clear
    );
\reg_count_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \p_0_in__0\(3),
      Q => \reg_count_reg__0\(3),
      R => clear
    );
\reg_count_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \p_0_in__0\(4),
      Q => \reg_count_reg__0\(4),
      R => clear
    );
\reg_count_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \p_0_in__0\(5),
      Q => \reg_count_reg__0\(5),
      R => clear
    );
\reg_count_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \p_0_in__0\(6),
      Q => \reg_count_reg__0\(6),
      R => clear
    );
\reg_count_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \p_0_in__0\(7),
      Q => \reg_count_reg__0\(7),
      R => clear
    );
reg_state_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => '1',
      D => reg_next_state,
      Q => reg_state,
      R => '0'
    );
reg_user_tph_stt_read_data_valid_o_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
    port map (
      I0 => \^user_tph_stt_read_data_valid\,
      I1 => reg_user_tph_stt_read_enable_i,
      I2 => reg_state,
      I3 => user_tph_stt_read_enable,
      O => reg_user_tph_stt_read_data_valid_o0
    );
reg_user_tph_stt_read_data_valid_o_i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => reset_n,
      O => n_0_reg_user_tph_stt_read_data_valid_o_i_2
    );
reg_user_tph_stt_read_data_valid_o_reg: unisim.vcomponents.FDCE
    port map (
      C => CLK,
      CE => '1',
      CLR => n_0_reg_user_tph_stt_read_data_valid_o_i_2,
      D => reg_user_tph_stt_read_data_valid_o0,
      Q => \^user_tph_stt_read_data_valid\
    );
reg_user_tph_stt_read_enable_i_reg: unisim.vcomponents.FDCE
    port map (
      C => CLK,
      CE => '1',
      CLR => n_0_reg_user_tph_stt_read_data_valid_o_i_2,
      D => user_tph_stt_read_enable,
      Q => reg_user_tph_stt_read_enable_i
    );
u_ram: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "GENERATE_X_ONLY",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
    port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14) => '0',
      ADDRARDADDR(13) => '0',
      ADDRARDADDR(12 downto 5) => ADDRARDADDR(7 downto 0),
      ADDRARDADDR(4) => '0',
      ADDRARDADDR(3) => '0',
      ADDRARDADDR(2) => '0',
      ADDRARDADDR(1) => '0',
      ADDRARDADDR(0) => '0',
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14) => '0',
      ADDRBWRADDR(13) => '0',
      ADDRBWRADDR(12) => n_0_u_ram_i_1,
      ADDRBWRADDR(11) => n_0_u_ram_i_2,
      ADDRBWRADDR(10) => n_0_u_ram_i_3,
      ADDRBWRADDR(9) => n_0_u_ram_i_4,
      ADDRBWRADDR(8) => n_0_u_ram_i_5,
      ADDRBWRADDR(7) => n_0_u_ram_i_6,
      ADDRBWRADDR(6) => n_0_u_ram_i_7,
      ADDRBWRADDR(5) => n_0_u_ram_i_8,
      ADDRBWRADDR(4) => '0',
      ADDRBWRADDR(3) => '0',
      ADDRBWRADDR(2) => '0',
      ADDRBWRADDR(1) => '0',
      ADDRBWRADDR(0) => '0',
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => NLW_u_ram_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_u_ram_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => CLK,
      CLKBWRCLK => CLK,
      DBITERR => NLW_u_ram_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => CFGTPHSTTWRITEDATA(31 downto 0),
      DIBDI(31) => '0',
      DIBDI(30) => '0',
      DIBDI(29) => '0',
      DIBDI(28) => '0',
      DIBDI(27) => '0',
      DIBDI(26) => '0',
      DIBDI(25) => '0',
      DIBDI(24) => '0',
      DIBDI(23) => '0',
      DIBDI(22) => '0',
      DIBDI(21) => '0',
      DIBDI(20) => '0',
      DIBDI(19) => '0',
      DIBDI(18) => '0',
      DIBDI(17) => '0',
      DIBDI(16) => '0',
      DIBDI(15) => '0',
      DIBDI(14) => '0',
      DIBDI(13) => '0',
      DIBDI(12) => '0',
      DIBDI(11) => '0',
      DIBDI(10) => '0',
      DIBDI(9) => '0',
      DIBDI(8) => '0',
      DIBDI(7) => '0',
      DIBDI(6) => '0',
      DIBDI(5) => '0',
      DIBDI(4) => '0',
      DIBDI(3) => '0',
      DIBDI(2) => '0',
      DIBDI(1) => '0',
      DIBDI(0) => '0',
      DIPADIP(3) => '0',
      DIPADIP(2) => '0',
      DIPADIP(1) => '0',
      DIPADIP(0) => '0',
      DIPBDIP(3) => '0',
      DIPBDIP(2) => '0',
      DIPBDIP(1) => '0',
      DIPBDIP(0) => '0',
      DOADO(31 downto 0) => DOADO(31 downto 0),
      DOBDO(31 downto 0) => user_tph_stt_read_data(31 downto 0),
      DOPADOP(3 downto 0) => NLW_u_ram_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_u_ram_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_u_ram_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '1',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => NLW_u_ram_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_u_ram_SBITERR_UNCONNECTED,
      WEA(3 downto 0) => wea(3 downto 0),
      WEBWE(7) => '0',
      WEBWE(6) => '0',
      WEBWE(5) => '0',
      WEBWE(4) => '0',
      WEBWE(3) => reg_next_state,
      WEBWE(2) => reg_next_state,
      WEBWE(1) => reg_next_state,
      WEBWE(0) => reg_next_state
    );
u_ram_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \reg_count_reg__0\(7),
      I1 => reg_state,
      I2 => user_tph_function_num(2),
      O => n_0_u_ram_i_1
    );
u_ram_i_10: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => cfg_tph_stt_write_enable,
      I1 => CFGTPHSTTWRITEBYTEVALID(2),
      O => wea(2)
    );
u_ram_i_11: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => cfg_tph_stt_write_enable,
      I1 => CFGTPHSTTWRITEBYTEVALID(1),
      O => wea(1)
    );
u_ram_i_12: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => cfg_tph_stt_write_enable,
      I1 => CFGTPHSTTWRITEBYTEVALID(0),
      O => wea(0)
    );
u_ram_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F535"
    )
    port map (
      I0 => reset_n,
      I1 => \reg_count_reg__0\(7),
      I2 => reg_state,
      I3 => n_0_u_ram_i_14,
      O => reg_next_state
    );
u_ram_i_14: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF7FFFFFFFFFFFFF"
    )
    port map (
      I0 => \reg_count_reg__0\(6),
      I1 => \reg_count_reg__0\(1),
      I2 => \reg_count_reg__0\(0),
      I3 => \n_0_reg_count[7]_i_3\,
      I4 => \reg_count_reg__0\(4),
      I5 => \reg_count_reg__0\(5),
      O => n_0_u_ram_i_14
    );
u_ram_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \reg_count_reg__0\(6),
      I1 => reg_state,
      I2 => user_tph_function_num(1),
      O => n_0_u_ram_i_2
    );
u_ram_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \reg_count_reg__0\(5),
      I1 => reg_state,
      I2 => user_tph_function_num(0),
      O => n_0_u_ram_i_3
    );
u_ram_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \reg_count_reg__0\(4),
      I1 => reg_state,
      I2 => user_tph_stt_address(4),
      O => n_0_u_ram_i_4
    );
u_ram_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \reg_count_reg__0\(3),
      I1 => reg_state,
      I2 => user_tph_stt_address(3),
      O => n_0_u_ram_i_5
    );
u_ram_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \reg_count_reg__0\(2),
      I1 => reg_state,
      I2 => user_tph_stt_address(2),
      O => n_0_u_ram_i_6
    );
u_ram_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \reg_count_reg__0\(1),
      I1 => reg_state,
      I2 => user_tph_stt_address(1),
      O => n_0_u_ram_i_7
    );
u_ram_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \reg_count_reg__0\(0),
      I1 => reg_state,
      I2 => user_tph_stt_address(0),
      O => n_0_u_ram_i_8
    );
u_ram_i_9: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => cfg_tph_stt_write_enable,
      I1 => CFGTPHSTTWRITEBYTEVALID(3),
      O => wea(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_7x_0_pcie3_7x_0_pipe_clock is
  port (
    SYNC_MMCM_LOCK : out STD_LOGIC;
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    CLK : out STD_LOGIC;
    int_userclk1_out : out STD_LOGIC;
    INT_USERCLK2_OUT : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    pipe_txoutclk_out : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    I1 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 3 downto 0 );
    int_pclk_sel_slave : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_7x_0_pcie3_7x_0_pipe_clock : entity is "pcie3_7x_0_pipe_clock";
end pcie3_7x_0_pcie3_7x_0_pipe_clock;

architecture STRUCTURE of pcie3_7x_0_pcie3_7x_0_pipe_clock is
  signal \^o1\ : STD_LOGIC;
  signal \^o2\ : STD_LOGIC;
  signal clk_125mhz : STD_LOGIC;
  signal clk_250mhz : STD_LOGIC;
  signal gen3_reg1 : STD_LOGIC;
  signal gen3_reg2 : STD_LOGIC;
  signal mmcm_fb : STD_LOGIC;
  signal pclk_sel_reg1 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal pclk_sel_reg2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal pclk_sel_slave_reg1 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal pclk_sel_slave_reg2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal userclk1 : STD_LOGIC;
  signal userclk2 : STD_LOGIC;
  signal NLW_mmcm_i_CLKFBOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_mmcm_i_CLKFBSTOPPED_UNCONNECTED : STD_LOGIC;
  signal NLW_mmcm_i_CLKINSTOPPED_UNCONNECTED : STD_LOGIC;
  signal NLW_mmcm_i_CLKOUT0B_UNCONNECTED : STD_LOGIC;
  signal NLW_mmcm_i_CLKOUT1B_UNCONNECTED : STD_LOGIC;
  signal NLW_mmcm_i_CLKOUT2B_UNCONNECTED : STD_LOGIC;
  signal NLW_mmcm_i_CLKOUT3B_UNCONNECTED : STD_LOGIC;
  signal NLW_mmcm_i_CLKOUT4_UNCONNECTED : STD_LOGIC;
  signal NLW_mmcm_i_CLKOUT5_UNCONNECTED : STD_LOGIC;
  signal NLW_mmcm_i_CLKOUT6_UNCONNECTED : STD_LOGIC;
  signal NLW_mmcm_i_DRDY_UNCONNECTED : STD_LOGIC;
  signal NLW_mmcm_i_PSDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_mmcm_i_DO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \dclk_i_bufg.dclk_i\ : label is "PRIMITIVE";
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of gen3_reg1_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of gen3_reg1_reg : label is "yes";
  attribute ASYNC_REG of gen3_reg2_reg : label is std.standard.true;
  attribute KEEP of gen3_reg2_reg : label is "yes";
  attribute BOX_TYPE of mmcm_i : label is "PRIMITIVE";
  attribute BOX_TYPE of \pclk_i1_bufgctrl.pclk_i1\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \pclk_sel_reg1_reg[0]\ : label is std.standard.true;
  attribute KEEP of \pclk_sel_reg1_reg[0]\ : label is "yes";
  attribute ASYNC_REG of \pclk_sel_reg1_reg[1]\ : label is std.standard.true;
  attribute KEEP of \pclk_sel_reg1_reg[1]\ : label is "yes";
  attribute ASYNC_REG of \pclk_sel_reg1_reg[2]\ : label is std.standard.true;
  attribute KEEP of \pclk_sel_reg1_reg[2]\ : label is "yes";
  attribute ASYNC_REG of \pclk_sel_reg1_reg[3]\ : label is std.standard.true;
  attribute KEEP of \pclk_sel_reg1_reg[3]\ : label is "yes";
  attribute ASYNC_REG of \pclk_sel_reg2_reg[0]\ : label is std.standard.true;
  attribute KEEP of \pclk_sel_reg2_reg[0]\ : label is "yes";
  attribute ASYNC_REG of \pclk_sel_reg2_reg[1]\ : label is std.standard.true;
  attribute KEEP of \pclk_sel_reg2_reg[1]\ : label is "yes";
  attribute ASYNC_REG of \pclk_sel_reg2_reg[2]\ : label is std.standard.true;
  attribute KEEP of \pclk_sel_reg2_reg[2]\ : label is "yes";
  attribute ASYNC_REG of \pclk_sel_reg2_reg[3]\ : label is std.standard.true;
  attribute KEEP of \pclk_sel_reg2_reg[3]\ : label is "yes";
  attribute ASYNC_REG of \pclk_sel_slave_reg1_reg[0]\ : label is std.standard.true;
  attribute KEEP of \pclk_sel_slave_reg1_reg[0]\ : label is "yes";
  attribute ASYNC_REG of \pclk_sel_slave_reg1_reg[1]\ : label is std.standard.true;
  attribute KEEP of \pclk_sel_slave_reg1_reg[1]\ : label is "yes";
  attribute ASYNC_REG of \pclk_sel_slave_reg1_reg[2]\ : label is std.standard.true;
  attribute KEEP of \pclk_sel_slave_reg1_reg[2]\ : label is "yes";
  attribute ASYNC_REG of \pclk_sel_slave_reg1_reg[3]\ : label is std.standard.true;
  attribute KEEP of \pclk_sel_slave_reg1_reg[3]\ : label is "yes";
  attribute ASYNC_REG of \pclk_sel_slave_reg2_reg[0]\ : label is std.standard.true;
  attribute KEEP of \pclk_sel_slave_reg2_reg[0]\ : label is "yes";
  attribute ASYNC_REG of \pclk_sel_slave_reg2_reg[1]\ : label is std.standard.true;
  attribute KEEP of \pclk_sel_slave_reg2_reg[1]\ : label is "yes";
  attribute ASYNC_REG of \pclk_sel_slave_reg2_reg[2]\ : label is std.standard.true;
  attribute KEEP of \pclk_sel_slave_reg2_reg[2]\ : label is "yes";
  attribute ASYNC_REG of \pclk_sel_slave_reg2_reg[3]\ : label is std.standard.true;
  attribute KEEP of \pclk_sel_slave_reg2_reg[3]\ : label is "yes";
  attribute BOX_TYPE of \userclk1_i1.usrclk1_i1\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \userclk2_i1.usrclk2_i1\ : label is "PRIMITIVE";
begin
  O1 <= \^o1\;
  O2 <= \^o2\;
  \out\(3 downto 0) <= pclk_sel_reg2(3 downto 0);
\dclk_i_bufg.dclk_i\: unisim.vcomponents.BUFG
    port map (
      I => clk_125mhz,
      O => CLK
    );
gen3_reg1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => \^o1\,
      CE => '1',
      D => I2,
      Q => gen3_reg1,
      R => SR(0)
    );
gen3_reg2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => \^o1\,
      CE => '1',
      D => gen3_reg1,
      Q => gen3_reg2,
      R => SR(0)
    );
mmcm_i: unisim.vcomponents.MMCME2_ADV
    generic map(
      BANDWIDTH => "OPTIMIZED",
      CLKFBOUT_MULT_F => 10.000000,
      CLKFBOUT_PHASE => 0.000000,
      CLKFBOUT_USE_FINE_PS => false,
      CLKIN1_PERIOD => 10.000000,
      CLKIN2_PERIOD => 0.000000,
      CLKOUT0_DIVIDE_F => 8.000000,
      CLKOUT0_DUTY_CYCLE => 0.500000,
      CLKOUT0_PHASE => 0.000000,
      CLKOUT0_USE_FINE_PS => false,
      CLKOUT1_DIVIDE => 4,
      CLKOUT1_DUTY_CYCLE => 0.500000,
      CLKOUT1_PHASE => 0.000000,
      CLKOUT1_USE_FINE_PS => false,
      CLKOUT2_DIVIDE => 2,
      CLKOUT2_DUTY_CYCLE => 0.500000,
      CLKOUT2_PHASE => 0.000000,
      CLKOUT2_USE_FINE_PS => false,
      CLKOUT3_DIVIDE => 4,
      CLKOUT3_DUTY_CYCLE => 0.500000,
      CLKOUT3_PHASE => 0.000000,
      CLKOUT3_USE_FINE_PS => false,
      CLKOUT4_CASCADE => false,
      CLKOUT4_DIVIDE => 20,
      CLKOUT4_DUTY_CYCLE => 0.500000,
      CLKOUT4_PHASE => 0.000000,
      CLKOUT4_USE_FINE_PS => false,
      CLKOUT5_DIVIDE => 1,
      CLKOUT5_DUTY_CYCLE => 0.500000,
      CLKOUT5_PHASE => 0.000000,
      CLKOUT5_USE_FINE_PS => false,
      CLKOUT6_DIVIDE => 1,
      CLKOUT6_DUTY_CYCLE => 0.500000,
      CLKOUT6_PHASE => 0.000000,
      CLKOUT6_USE_FINE_PS => false,
      COMPENSATION => "INTERNAL",
      DIVCLK_DIVIDE => 1,
      IS_CLKINSEL_INVERTED => '0',
      IS_PSEN_INVERTED => '0',
      IS_PSINCDEC_INVERTED => '0',
      IS_PWRDWN_INVERTED => '0',
      IS_RST_INVERTED => '0',
      REF_JITTER1 => 0.010000,
      REF_JITTER2 => 0.010000,
      SS_EN => "FALSE",
      SS_MODE => "CENTER_HIGH",
      SS_MOD_PERIOD => 10000,
      STARTUP_WAIT => false
    )
    port map (
      CLKFBIN => mmcm_fb,
      CLKFBOUT => mmcm_fb,
      CLKFBOUTB => NLW_mmcm_i_CLKFBOUTB_UNCONNECTED,
      CLKFBSTOPPED => NLW_mmcm_i_CLKFBSTOPPED_UNCONNECTED,
      CLKIN1 => pipe_txoutclk_out,
      CLKIN2 => '0',
      CLKINSEL => '1',
      CLKINSTOPPED => NLW_mmcm_i_CLKINSTOPPED_UNCONNECTED,
      CLKOUT0 => clk_125mhz,
      CLKOUT0B => NLW_mmcm_i_CLKOUT0B_UNCONNECTED,
      CLKOUT1 => clk_250mhz,
      CLKOUT1B => NLW_mmcm_i_CLKOUT1B_UNCONNECTED,
      CLKOUT2 => userclk1,
      CLKOUT2B => NLW_mmcm_i_CLKOUT2B_UNCONNECTED,
      CLKOUT3 => userclk2,
      CLKOUT3B => NLW_mmcm_i_CLKOUT3B_UNCONNECTED,
      CLKOUT4 => NLW_mmcm_i_CLKOUT4_UNCONNECTED,
      CLKOUT5 => NLW_mmcm_i_CLKOUT5_UNCONNECTED,
      CLKOUT6 => NLW_mmcm_i_CLKOUT6_UNCONNECTED,
      DADDR(6) => '0',
      DADDR(5) => '0',
      DADDR(4) => '0',
      DADDR(3) => '0',
      DADDR(2) => '0',
      DADDR(1) => '0',
      DADDR(0) => '0',
      DCLK => '0',
      DEN => '0',
      DI(15) => '0',
      DI(14) => '0',
      DI(13) => '0',
      DI(12) => '0',
      DI(11) => '0',
      DI(10) => '0',
      DI(9) => '0',
      DI(8) => '0',
      DI(7) => '0',
      DI(6) => '0',
      DI(5) => '0',
      DI(4) => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      DO(15 downto 0) => NLW_mmcm_i_DO_UNCONNECTED(15 downto 0),
      DRDY => NLW_mmcm_i_DRDY_UNCONNECTED,
      DWE => '0',
      LOCKED => SYNC_MMCM_LOCK,
      PSCLK => '0',
      PSDONE => NLW_mmcm_i_PSDONE_UNCONNECTED,
      PSEN => '0',
      PSINCDEC => '0',
      PWRDWN => '0',
      RST => SR(0)
    );
\pclk_i1_bufgctrl.pclk_i1\: unisim.vcomponents.BUFGCTRL
    generic map(
      INIT_OUT => 0,
      IS_CE0_INVERTED => '0',
      IS_CE1_INVERTED => '0',
      IS_I0_INVERTED => '0',
      IS_I1_INVERTED => '0',
      IS_IGNORE0_INVERTED => '0',
      IS_IGNORE1_INVERTED => '0',
      IS_S0_INVERTED => '0',
      IS_S1_INVERTED => '0',
      PRESELECT_I0 => false,
      PRESELECT_I1 => false
    )
    port map (
      CE0 => '1',
      CE1 => '1',
      I0 => clk_125mhz,
      I1 => clk_250mhz,
      IGNORE0 => '0',
      IGNORE1 => '0',
      O => \^o1\,
      S0 => I1,
      S1 => \^o2\
    );
pclk_sel_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => \^o1\,
      CE => '1',
      D => I3,
      Q => \^o2\,
      R => '0'
    );
\pclk_sel_reg1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => \^o1\,
      CE => '1',
      D => D(0),
      Q => pclk_sel_reg1(0),
      R => SR(0)
    );
\pclk_sel_reg1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => \^o1\,
      CE => '1',
      D => D(1),
      Q => pclk_sel_reg1(1),
      R => SR(0)
    );
\pclk_sel_reg1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => \^o1\,
      CE => '1',
      D => D(2),
      Q => pclk_sel_reg1(2),
      R => SR(0)
    );
\pclk_sel_reg1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => \^o1\,
      CE => '1',
      D => D(3),
      Q => pclk_sel_reg1(3),
      R => SR(0)
    );
\pclk_sel_reg2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => \^o1\,
      CE => '1',
      D => pclk_sel_reg1(0),
      Q => pclk_sel_reg2(0),
      R => SR(0)
    );
\pclk_sel_reg2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => \^o1\,
      CE => '1',
      D => pclk_sel_reg1(1),
      Q => pclk_sel_reg2(1),
      R => SR(0)
    );
\pclk_sel_reg2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => \^o1\,
      CE => '1',
      D => pclk_sel_reg1(2),
      Q => pclk_sel_reg2(2),
      R => SR(0)
    );
\pclk_sel_reg2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => \^o1\,
      CE => '1',
      D => pclk_sel_reg1(3),
      Q => pclk_sel_reg2(3),
      R => SR(0)
    );
\pclk_sel_slave_reg1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => \^o1\,
      CE => '1',
      D => int_pclk_sel_slave(0),
      Q => pclk_sel_slave_reg1(0),
      R => SR(0)
    );
\pclk_sel_slave_reg1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => \^o1\,
      CE => '1',
      D => int_pclk_sel_slave(1),
      Q => pclk_sel_slave_reg1(1),
      R => SR(0)
    );
\pclk_sel_slave_reg1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => \^o1\,
      CE => '1',
      D => int_pclk_sel_slave(2),
      Q => pclk_sel_slave_reg1(2),
      R => SR(0)
    );
\pclk_sel_slave_reg1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => \^o1\,
      CE => '1',
      D => int_pclk_sel_slave(3),
      Q => pclk_sel_slave_reg1(3),
      R => SR(0)
    );
\pclk_sel_slave_reg2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => \^o1\,
      CE => '1',
      D => pclk_sel_slave_reg1(0),
      Q => pclk_sel_slave_reg2(0),
      R => SR(0)
    );
\pclk_sel_slave_reg2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => \^o1\,
      CE => '1',
      D => pclk_sel_slave_reg1(1),
      Q => pclk_sel_slave_reg2(1),
      R => SR(0)
    );
\pclk_sel_slave_reg2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => \^o1\,
      CE => '1',
      D => pclk_sel_slave_reg1(2),
      Q => pclk_sel_slave_reg2(2),
      R => SR(0)
    );
\pclk_sel_slave_reg2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => \^o1\,
      CE => '1',
      D => pclk_sel_slave_reg1(3),
      Q => pclk_sel_slave_reg2(3),
      R => SR(0)
    );
\userclk1_i1.usrclk1_i1\: unisim.vcomponents.BUFG
    port map (
      I => userclk1,
      O => int_userclk1_out
    );
\userclk2_i1.usrclk2_i1\: unisim.vcomponents.BUFG
    port map (
      I => userclk2,
      O => INT_USERCLK2_OUT
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_7x_0_pcie3_7x_0_pipe_drp is
  port (
    DRP_FSM : out STD_LOGIC_VECTOR ( 6 downto 0 );
    DRPADDR : out STD_LOGIC_VECTOR ( 8 downto 0 );
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    DRPDI : out STD_LOGIC_VECTOR ( 15 downto 0 );
    DRP_DONE : out STD_LOGIC;
    ext_ch_gt_drpaddr : in STD_LOGIC_VECTOR ( 8 downto 0 );
    ext_ch_gt_drpen : in STD_LOGIC_VECTOR ( 0 to 0 );
    ext_ch_gt_drpwe : in STD_LOGIC_VECTOR ( 0 to 0 );
    ext_ch_gt_drpdi : in STD_LOGIC_VECTOR ( 15 downto 0 );
    RST_DCLK_RESET : in STD_LOGIC;
    DRP_X16X20_MODE : in STD_LOGIC;
    I1 : in STD_LOGIC;
    DRP_START : in STD_LOGIC;
    ext_ch_gt_drprdy : in STD_LOGIC_VECTOR ( 0 to 0 );
    PIPETXRATE : in STD_LOGIC_VECTOR ( 1 downto 0 );
    DRP_X16 : in STD_LOGIC;
    ext_ch_gt_drpdo : in STD_LOGIC_VECTOR ( 15 downto 0 );
    DRP_GTXRESET : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_7x_0_pcie3_7x_0_pipe_drp : entity is "pcie3_7x_0_pipe_drp";
end pcie3_7x_0_pcie3_7x_0_pipe_drp;

architecture STRUCTURE of pcie3_7x_0_pcie3_7x_0_pipe_drp is
  signal \^drp_fsm\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal di_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal do_reg1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal do_reg2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal done : STD_LOGIC;
  signal fsm : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal gtxreset_reg1 : STD_LOGIC;
  signal gtxreset_reg2 : STD_LOGIC;
  signal load_cnt : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \n_0_addr_reg[0]_i_1\ : STD_LOGIC;
  signal \n_0_addr_reg[1]_i_1\ : STD_LOGIC;
  signal \n_0_addr_reg[2]_i_1\ : STD_LOGIC;
  signal \n_0_addr_reg[3]_i_1\ : STD_LOGIC;
  signal \n_0_addr_reg[4]_i_1\ : STD_LOGIC;
  signal \n_0_addr_reg[4]_i_2\ : STD_LOGIC;
  signal \n_0_addr_reg[5]_i_1\ : STD_LOGIC;
  signal \n_0_addr_reg[6]_i_1\ : STD_LOGIC;
  signal \n_0_addr_reg[7]_i_1\ : STD_LOGIC;
  signal \n_0_addr_reg[7]_i_2\ : STD_LOGIC;
  signal \n_0_addr_reg_reg[0]\ : STD_LOGIC;
  signal \n_0_addr_reg_reg[1]\ : STD_LOGIC;
  signal \n_0_addr_reg_reg[2]\ : STD_LOGIC;
  signal \n_0_addr_reg_reg[3]\ : STD_LOGIC;
  signal \n_0_addr_reg_reg[4]\ : STD_LOGIC;
  signal \n_0_addr_reg_reg[5]\ : STD_LOGIC;
  signal \n_0_addr_reg_reg[6]\ : STD_LOGIC;
  signal \n_0_addr_reg_reg[7]\ : STD_LOGIC;
  signal \n_0_di_reg[0]_i_2\ : STD_LOGIC;
  signal \n_0_di_reg[0]_i_3\ : STD_LOGIC;
  signal \n_0_di_reg[0]_i_4\ : STD_LOGIC;
  signal \n_0_di_reg[11]_i_2\ : STD_LOGIC;
  signal \n_0_di_reg[11]_i_3\ : STD_LOGIC;
  signal \n_0_di_reg[11]_i_4\ : STD_LOGIC;
  signal \n_0_di_reg[11]_i_5\ : STD_LOGIC;
  signal \n_0_di_reg[12]_i_2\ : STD_LOGIC;
  signal \n_0_di_reg[12]_i_3\ : STD_LOGIC;
  signal \n_0_di_reg[13]_i_2\ : STD_LOGIC;
  signal \n_0_di_reg[13]_i_3\ : STD_LOGIC;
  signal \n_0_di_reg[14]_i_2\ : STD_LOGIC;
  signal \n_0_di_reg[14]_i_3\ : STD_LOGIC;
  signal \n_0_di_reg[14]_i_4\ : STD_LOGIC;
  signal \n_0_di_reg[1]_i_2\ : STD_LOGIC;
  signal \n_0_di_reg[1]_i_3\ : STD_LOGIC;
  signal \n_0_di_reg[1]_i_4\ : STD_LOGIC;
  signal \n_0_di_reg[1]_i_5\ : STD_LOGIC;
  signal \n_0_di_reg[2]_i_2\ : STD_LOGIC;
  signal \n_0_di_reg[2]_i_3\ : STD_LOGIC;
  signal \n_0_di_reg[2]_i_4\ : STD_LOGIC;
  signal \n_0_di_reg[4]_i_2\ : STD_LOGIC;
  signal \n_0_di_reg[4]_i_3\ : STD_LOGIC;
  signal \n_0_di_reg[4]_i_4\ : STD_LOGIC;
  signal \n_0_di_reg[4]_i_5\ : STD_LOGIC;
  signal \n_0_di_reg[4]_i_6\ : STD_LOGIC;
  signal \n_0_di_reg[4]_i_7\ : STD_LOGIC;
  signal \n_0_di_reg[5]_i_2\ : STD_LOGIC;
  signal \n_0_di_reg[6]_i_2\ : STD_LOGIC;
  signal \n_0_di_reg[6]_i_3\ : STD_LOGIC;
  signal \n_0_di_reg[6]_i_4\ : STD_LOGIC;
  signal \n_0_di_reg[9]_i_2\ : STD_LOGIC;
  signal \n_0_di_reg_reg[0]\ : STD_LOGIC;
  signal \n_0_di_reg_reg[10]\ : STD_LOGIC;
  signal \n_0_di_reg_reg[11]\ : STD_LOGIC;
  signal \n_0_di_reg_reg[12]\ : STD_LOGIC;
  signal \n_0_di_reg_reg[13]\ : STD_LOGIC;
  signal \n_0_di_reg_reg[14]\ : STD_LOGIC;
  signal \n_0_di_reg_reg[15]\ : STD_LOGIC;
  signal \n_0_di_reg_reg[1]\ : STD_LOGIC;
  signal \n_0_di_reg_reg[2]\ : STD_LOGIC;
  signal \n_0_di_reg_reg[3]\ : STD_LOGIC;
  signal \n_0_di_reg_reg[4]\ : STD_LOGIC;
  signal \n_0_di_reg_reg[5]\ : STD_LOGIC;
  signal \n_0_di_reg_reg[6]\ : STD_LOGIC;
  signal \n_0_di_reg_reg[7]\ : STD_LOGIC;
  signal \n_0_di_reg_reg[8]\ : STD_LOGIC;
  signal \n_0_di_reg_reg[9]\ : STD_LOGIC;
  signal n_0_done_i_2 : STD_LOGIC;
  signal \n_0_fsm[0]_i_2__0\ : STD_LOGIC;
  signal \n_0_fsm[1]_i_2__1\ : STD_LOGIC;
  signal \n_0_fsm[1]_i_3\ : STD_LOGIC;
  signal \n_0_fsm[1]_i_4\ : STD_LOGIC;
  signal \n_0_fsm[6]_i_2\ : STD_LOGIC;
  signal \n_0_fsm[6]_i_3\ : STD_LOGIC;
  signal \n_0_fsm[6]_i_4\ : STD_LOGIC;
  signal \n_0_gth_channel.gthe2_channel_i_i_55\ : STD_LOGIC;
  signal \n_0_index[0]_i_1\ : STD_LOGIC;
  signal \n_0_index[1]_i_1\ : STD_LOGIC;
  signal \n_0_index[2]_i_1\ : STD_LOGIC;
  signal \n_0_index[3]_i_1\ : STD_LOGIC;
  signal \n_0_index[4]_i_1\ : STD_LOGIC;
  signal \n_0_index[4]_i_2\ : STD_LOGIC;
  signal \n_0_index[4]_i_3\ : STD_LOGIC;
  signal \n_0_index[4]_i_4\ : STD_LOGIC;
  signal \n_0_index[4]_i_5\ : STD_LOGIC;
  signal \n_0_index_reg[0]\ : STD_LOGIC;
  signal \n_0_index_reg[1]\ : STD_LOGIC;
  signal \n_0_index_reg[2]\ : STD_LOGIC;
  signal \n_0_index_reg[3]\ : STD_LOGIC;
  signal \n_0_index_reg[4]\ : STD_LOGIC;
  signal \n_0_load_cnt[0]_i_1\ : STD_LOGIC;
  signal n_0_mode_i_1 : STD_LOGIC;
  signal n_0_mode_i_2 : STD_LOGIC;
  signal n_0_mode_i_3 : STD_LOGIC;
  signal n_0_mode_i_4 : STD_LOGIC;
  signal n_0_mode_reg : STD_LOGIC;
  signal rate_reg1 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal rate_reg2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal rdy_reg1 : STD_LOGIC;
  signal rdy_reg2 : STD_LOGIC;
  signal start_reg1 : STD_LOGIC;
  signal start_reg2 : STD_LOGIC;
  signal x16_reg1 : STD_LOGIC;
  signal x16_reg2 : STD_LOGIC;
  signal x16x20_mode_reg1 : STD_LOGIC;
  signal x16x20_mode_reg2 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \di_reg[0]_i_3\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \di_reg[2]_i_2\ : label is "soft_lutpair0";
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \do_reg1_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \do_reg1_reg[0]\ : label is "yes";
  attribute ASYNC_REG of \do_reg1_reg[10]\ : label is std.standard.true;
  attribute KEEP of \do_reg1_reg[10]\ : label is "yes";
  attribute ASYNC_REG of \do_reg1_reg[11]\ : label is std.standard.true;
  attribute KEEP of \do_reg1_reg[11]\ : label is "yes";
  attribute ASYNC_REG of \do_reg1_reg[12]\ : label is std.standard.true;
  attribute KEEP of \do_reg1_reg[12]\ : label is "yes";
  attribute ASYNC_REG of \do_reg1_reg[13]\ : label is std.standard.true;
  attribute KEEP of \do_reg1_reg[13]\ : label is "yes";
  attribute ASYNC_REG of \do_reg1_reg[14]\ : label is std.standard.true;
  attribute KEEP of \do_reg1_reg[14]\ : label is "yes";
  attribute ASYNC_REG of \do_reg1_reg[15]\ : label is std.standard.true;
  attribute KEEP of \do_reg1_reg[15]\ : label is "yes";
  attribute ASYNC_REG of \do_reg1_reg[1]\ : label is std.standard.true;
  attribute KEEP of \do_reg1_reg[1]\ : label is "yes";
  attribute ASYNC_REG of \do_reg1_reg[2]\ : label is std.standard.true;
  attribute KEEP of \do_reg1_reg[2]\ : label is "yes";
  attribute ASYNC_REG of \do_reg1_reg[3]\ : label is std.standard.true;
  attribute KEEP of \do_reg1_reg[3]\ : label is "yes";
  attribute ASYNC_REG of \do_reg1_reg[4]\ : label is std.standard.true;
  attribute KEEP of \do_reg1_reg[4]\ : label is "yes";
  attribute ASYNC_REG of \do_reg1_reg[5]\ : label is std.standard.true;
  attribute KEEP of \do_reg1_reg[5]\ : label is "yes";
  attribute ASYNC_REG of \do_reg1_reg[6]\ : label is std.standard.true;
  attribute KEEP of \do_reg1_reg[6]\ : label is "yes";
  attribute ASYNC_REG of \do_reg1_reg[7]\ : label is std.standard.true;
  attribute KEEP of \do_reg1_reg[7]\ : label is "yes";
  attribute ASYNC_REG of \do_reg1_reg[8]\ : label is std.standard.true;
  attribute KEEP of \do_reg1_reg[8]\ : label is "yes";
  attribute ASYNC_REG of \do_reg1_reg[9]\ : label is std.standard.true;
  attribute KEEP of \do_reg1_reg[9]\ : label is "yes";
  attribute ASYNC_REG of \do_reg2_reg[0]\ : label is std.standard.true;
  attribute KEEP of \do_reg2_reg[0]\ : label is "yes";
  attribute ASYNC_REG of \do_reg2_reg[10]\ : label is std.standard.true;
  attribute KEEP of \do_reg2_reg[10]\ : label is "yes";
  attribute ASYNC_REG of \do_reg2_reg[11]\ : label is std.standard.true;
  attribute KEEP of \do_reg2_reg[11]\ : label is "yes";
  attribute ASYNC_REG of \do_reg2_reg[12]\ : label is std.standard.true;
  attribute KEEP of \do_reg2_reg[12]\ : label is "yes";
  attribute ASYNC_REG of \do_reg2_reg[13]\ : label is std.standard.true;
  attribute KEEP of \do_reg2_reg[13]\ : label is "yes";
  attribute ASYNC_REG of \do_reg2_reg[14]\ : label is std.standard.true;
  attribute KEEP of \do_reg2_reg[14]\ : label is "yes";
  attribute ASYNC_REG of \do_reg2_reg[15]\ : label is std.standard.true;
  attribute KEEP of \do_reg2_reg[15]\ : label is "yes";
  attribute ASYNC_REG of \do_reg2_reg[1]\ : label is std.standard.true;
  attribute KEEP of \do_reg2_reg[1]\ : label is "yes";
  attribute ASYNC_REG of \do_reg2_reg[2]\ : label is std.standard.true;
  attribute KEEP of \do_reg2_reg[2]\ : label is "yes";
  attribute ASYNC_REG of \do_reg2_reg[3]\ : label is std.standard.true;
  attribute KEEP of \do_reg2_reg[3]\ : label is "yes";
  attribute ASYNC_REG of \do_reg2_reg[4]\ : label is std.standard.true;
  attribute KEEP of \do_reg2_reg[4]\ : label is "yes";
  attribute ASYNC_REG of \do_reg2_reg[5]\ : label is std.standard.true;
  attribute KEEP of \do_reg2_reg[5]\ : label is "yes";
  attribute ASYNC_REG of \do_reg2_reg[6]\ : label is std.standard.true;
  attribute KEEP of \do_reg2_reg[6]\ : label is "yes";
  attribute ASYNC_REG of \do_reg2_reg[7]\ : label is std.standard.true;
  attribute KEEP of \do_reg2_reg[7]\ : label is "yes";
  attribute ASYNC_REG of \do_reg2_reg[8]\ : label is std.standard.true;
  attribute KEEP of \do_reg2_reg[8]\ : label is "yes";
  attribute ASYNC_REG of \do_reg2_reg[9]\ : label is std.standard.true;
  attribute KEEP of \do_reg2_reg[9]\ : label is "yes";
  attribute ASYNC_REG of gtxreset_reg1_reg : label is std.standard.true;
  attribute KEEP of gtxreset_reg1_reg : label is "yes";
  attribute ASYNC_REG of gtxreset_reg2_reg : label is std.standard.true;
  attribute KEEP of gtxreset_reg2_reg : label is "yes";
  attribute ASYNC_REG of \rate_reg1_reg[0]\ : label is std.standard.true;
  attribute KEEP of \rate_reg1_reg[0]\ : label is "yes";
  attribute ASYNC_REG of \rate_reg1_reg[1]\ : label is std.standard.true;
  attribute KEEP of \rate_reg1_reg[1]\ : label is "yes";
  attribute ASYNC_REG of \rate_reg2_reg[0]\ : label is std.standard.true;
  attribute KEEP of \rate_reg2_reg[0]\ : label is "yes";
  attribute ASYNC_REG of \rate_reg2_reg[1]\ : label is std.standard.true;
  attribute KEEP of \rate_reg2_reg[1]\ : label is "yes";
  attribute ASYNC_REG of rdy_reg1_reg : label is std.standard.true;
  attribute KEEP of rdy_reg1_reg : label is "yes";
  attribute ASYNC_REG of rdy_reg2_reg : label is std.standard.true;
  attribute KEEP of rdy_reg2_reg : label is "yes";
  attribute ASYNC_REG of start_reg1_reg : label is std.standard.true;
  attribute KEEP of start_reg1_reg : label is "yes";
  attribute ASYNC_REG of start_reg2_reg : label is std.standard.true;
  attribute KEEP of start_reg2_reg : label is "yes";
  attribute ASYNC_REG of x16_reg1_reg : label is std.standard.true;
  attribute KEEP of x16_reg1_reg : label is "yes";
  attribute ASYNC_REG of x16_reg2_reg : label is std.standard.true;
  attribute KEEP of x16_reg2_reg : label is "yes";
  attribute ASYNC_REG of x16x20_mode_reg1_reg : label is std.standard.true;
  attribute KEEP of x16x20_mode_reg1_reg : label is "yes";
  attribute ASYNC_REG of x16x20_mode_reg2_reg : label is std.standard.true;
  attribute KEEP of x16x20_mode_reg2_reg : label is "yes";
begin
  DRP_FSM(6 downto 0) <= \^drp_fsm\(6 downto 0);
\addr_reg[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1471357514713564"
    )
    port map (
      I0 => \n_0_index_reg[4]\,
      I1 => \n_0_index_reg[3]\,
      I2 => \n_0_index_reg[0]\,
      I3 => \n_0_index_reg[2]\,
      I4 => \n_0_index_reg[1]\,
      I5 => \n_0_addr_reg[7]_i_2\,
      O => \n_0_addr_reg[0]_i_1\
    );
\addr_reg[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"404050500F0F0500"
    )
    port map (
      I0 => \n_0_index_reg[4]\,
      I1 => \n_0_index_reg[0]\,
      I2 => \n_0_index_reg[3]\,
      I3 => n_0_mode_reg,
      I4 => \n_0_index_reg[1]\,
      I5 => \n_0_index_reg[2]\,
      O => \n_0_addr_reg[1]_i_1\
    );
\addr_reg[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"051005105A055A00"
    )
    port map (
      I0 => \n_0_index_reg[4]\,
      I1 => \n_0_index_reg[0]\,
      I2 => \n_0_index_reg[3]\,
      I3 => \n_0_index_reg[2]\,
      I4 => n_0_mode_reg,
      I5 => \n_0_index_reg[1]\,
      O => \n_0_addr_reg[2]_i_1\
    );
\addr_reg[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5767576753275326"
    )
    port map (
      I0 => \n_0_index_reg[4]\,
      I1 => \n_0_index_reg[3]\,
      I2 => \n_0_index_reg[2]\,
      I3 => \n_0_index_reg[1]\,
      I4 => \n_0_addr_reg[4]_i_2\,
      I5 => \n_0_index_reg[0]\,
      O => \n_0_addr_reg[3]_i_1\
    );
\addr_reg[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FCCFFF01"
    )
    port map (
      I0 => \n_0_addr_reg[4]_i_2\,
      I1 => \n_0_index_reg[0]\,
      I2 => \n_0_index_reg[1]\,
      I3 => \n_0_index_reg[2]\,
      I4 => \n_0_index_reg[3]\,
      I5 => \n_0_index_reg[4]\,
      O => \n_0_addr_reg[4]_i_1\
    );
\addr_reg[4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => n_0_mode_reg,
      I1 => x16x20_mode_reg2,
      O => \n_0_addr_reg[4]_i_2\
    );
\addr_reg[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00001A1A0F0F0F0A"
    )
    port map (
      I0 => \n_0_index_reg[4]\,
      I1 => \n_0_index_reg[0]\,
      I2 => \n_0_index_reg[3]\,
      I3 => n_0_mode_reg,
      I4 => \n_0_index_reg[1]\,
      I5 => \n_0_index_reg[2]\,
      O => \n_0_addr_reg[5]_i_1\
    );
\addr_reg[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000011545554"
    )
    port map (
      I0 => \n_0_index_reg[2]\,
      I1 => \n_0_index_reg[1]\,
      I2 => n_0_mode_reg,
      I3 => \n_0_index_reg[3]\,
      I4 => \n_0_index_reg[0]\,
      I5 => \n_0_index_reg[4]\,
      O => \n_0_addr_reg[6]_i_1\
    );
\addr_reg[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5422262254222633"
    )
    port map (
      I0 => \n_0_index_reg[4]\,
      I1 => \n_0_index_reg[3]\,
      I2 => \n_0_index_reg[0]\,
      I3 => \n_0_index_reg[2]\,
      I4 => \n_0_index_reg[1]\,
      I5 => \n_0_addr_reg[7]_i_2\,
      O => \n_0_addr_reg[7]_i_1\
    );
\addr_reg[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DC"
    )
    port map (
      I0 => \n_0_index_reg[0]\,
      I1 => n_0_mode_reg,
      I2 => x16x20_mode_reg2,
      O => \n_0_addr_reg[7]_i_2\
    );
\addr_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => '1',
      D => \n_0_addr_reg[0]_i_1\,
      Q => \n_0_addr_reg_reg[0]\,
      R => RST_DCLK_RESET
    );
\addr_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => '1',
      D => \n_0_addr_reg[1]_i_1\,
      Q => \n_0_addr_reg_reg[1]\,
      R => RST_DCLK_RESET
    );
\addr_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => '1',
      D => \n_0_addr_reg[2]_i_1\,
      Q => \n_0_addr_reg_reg[2]\,
      R => RST_DCLK_RESET
    );
\addr_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => '1',
      D => \n_0_addr_reg[3]_i_1\,
      Q => \n_0_addr_reg_reg[3]\,
      R => RST_DCLK_RESET
    );
\addr_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => '1',
      D => \n_0_addr_reg[4]_i_1\,
      Q => \n_0_addr_reg_reg[4]\,
      R => RST_DCLK_RESET
    );
\addr_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => '1',
      D => \n_0_addr_reg[5]_i_1\,
      Q => \n_0_addr_reg_reg[5]\,
      R => RST_DCLK_RESET
    );
\addr_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => '1',
      D => \n_0_addr_reg[6]_i_1\,
      Q => \n_0_addr_reg_reg[6]\,
      R => RST_DCLK_RESET
    );
\addr_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => '1',
      D => \n_0_addr_reg[7]_i_1\,
      Q => \n_0_addr_reg_reg[7]\,
      R => RST_DCLK_RESET
    );
\di_reg[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
    port map (
      I0 => \n_0_di_reg[0]_i_2\,
      I1 => \n_0_di_reg[0]_i_3\,
      I2 => do_reg2(0),
      I3 => \n_0_index_reg[3]\,
      I4 => \n_0_di_reg[0]_i_4\,
      I5 => \n_0_index_reg[4]\,
      O => di_reg(0)
    );
\di_reg[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => rate_reg2(0),
      I1 => rate_reg2(1),
      O => \n_0_di_reg[0]_i_2\
    );
\di_reg[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEFB"
    )
    port map (
      I0 => \n_0_index_reg[2]\,
      I1 => \n_0_index_reg[0]\,
      I2 => n_0_mode_reg,
      I3 => \n_0_index_reg[1]\,
      O => \n_0_di_reg[0]_i_3\
    );
\di_reg[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0BBF000F0F0F0"
    )
    port map (
      I0 => rate_reg2(0),
      I1 => rate_reg2(1),
      I2 => do_reg2(0),
      I3 => \n_0_index_reg[1]\,
      I4 => \n_0_index_reg[2]\,
      I5 => \n_0_index_reg[0]\,
      O => \n_0_di_reg[0]_i_4\
    );
\di_reg[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"033B3B3300080000"
    )
    port map (
      I0 => \n_0_index_reg[0]\,
      I1 => \n_0_index_reg[4]\,
      I2 => \n_0_index_reg[3]\,
      I3 => \n_0_index_reg[2]\,
      I4 => \n_0_index_reg[1]\,
      I5 => do_reg2(10),
      O => di_reg(10)
    );
\di_reg[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
    port map (
      I0 => \n_0_di_reg[11]_i_2\,
      I1 => \n_0_index_reg[4]\,
      I2 => \n_0_di_reg[11]_i_3\,
      I3 => \n_0_index_reg[3]\,
      I4 => \n_0_di_reg[11]_i_4\,
      O => di_reg(11)
    );
\di_reg[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08083B0800000000"
    )
    port map (
      I0 => do_reg2(11),
      I1 => \n_0_index_reg[2]\,
      I2 => \n_0_index_reg[1]\,
      I3 => rate_reg2(1),
      I4 => rate_reg2(0),
      I5 => \n_0_index_reg[0]\,
      O => \n_0_di_reg[11]_i_2\
    );
\di_reg[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0BFFFF000B0000"
    )
    port map (
      I0 => rate_reg2(0),
      I1 => rate_reg2(1),
      I2 => \n_0_index_reg[1]\,
      I3 => \n_0_index_reg[0]\,
      I4 => \n_0_index_reg[2]\,
      I5 => do_reg2(11),
      O => \n_0_di_reg[11]_i_3\
    );
\di_reg[11]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBBFF8B0088008B"
    )
    port map (
      I0 => \n_0_di_reg[0]_i_2\,
      I1 => \n_0_index_reg[2]\,
      I2 => x16_reg2,
      I3 => \n_0_di_reg[11]_i_5\,
      I4 => \n_0_addr_reg[4]_i_2\,
      I5 => do_reg2(11),
      O => \n_0_di_reg[11]_i_4\
    );
\di_reg[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \n_0_index_reg[0]\,
      I1 => \n_0_index_reg[1]\,
      O => \n_0_di_reg[11]_i_5\
    );
\di_reg[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3000BBBB30008888"
    )
    port map (
      I0 => \n_0_di_reg[12]_i_2\,
      I1 => \n_0_index_reg[4]\,
      I2 => \n_0_index[4]_i_4\,
      I3 => do_reg2(12),
      I4 => \n_0_index_reg[3]\,
      I5 => \n_0_di_reg[12]_i_3\,
      O => di_reg(12)
    );
\di_reg[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0808080800300000"
    )
    port map (
      I0 => do_reg2(12),
      I1 => \n_0_index_reg[2]\,
      I2 => \n_0_index_reg[1]\,
      I3 => rate_reg2(0),
      I4 => rate_reg2(1),
      I5 => \n_0_index_reg[0]\,
      O => \n_0_di_reg[12]_i_2\
    );
\di_reg[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0F0F0F0DDF0F0"
    )
    port map (
      I0 => rate_reg2(1),
      I1 => rate_reg2(0),
      I2 => do_reg2(12),
      I3 => \n_0_index_reg[0]\,
      I4 => \n_0_index_reg[2]\,
      I5 => \n_0_index_reg[1]\,
      O => \n_0_di_reg[12]_i_3\
    );
\di_reg[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3000BBBB30008888"
    )
    port map (
      I0 => \n_0_di_reg[13]_i_2\,
      I1 => \n_0_index_reg[4]\,
      I2 => \n_0_index[4]_i_4\,
      I3 => do_reg2(13),
      I4 => \n_0_index_reg[3]\,
      I5 => \n_0_di_reg[13]_i_3\,
      O => di_reg(13)
    );
\di_reg[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0808080830300030"
    )
    port map (
      I0 => do_reg2(13),
      I1 => \n_0_index_reg[2]\,
      I2 => \n_0_index_reg[1]\,
      I3 => rate_reg2(1),
      I4 => rate_reg2(0),
      I5 => \n_0_index_reg[0]\,
      O => \n_0_di_reg[13]_i_2\
    );
\di_reg[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA8AAA8AAABAAA8A"
    )
    port map (
      I0 => do_reg2(13),
      I1 => \n_0_index_reg[0]\,
      I2 => \n_0_index_reg[2]\,
      I3 => \n_0_index_reg[1]\,
      I4 => rate_reg2(1),
      I5 => rate_reg2(0),
      O => \n_0_di_reg[13]_i_3\
    );
\di_reg[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
    port map (
      I0 => \n_0_di_reg[14]_i_2\,
      I1 => \n_0_index_reg[4]\,
      I2 => \n_0_di_reg[14]_i_3\,
      I3 => \n_0_index_reg[3]\,
      I4 => \n_0_di_reg[14]_i_4\,
      O => di_reg(14)
    );
\di_reg[14]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002202"
    )
    port map (
      I0 => \n_0_index_reg[0]\,
      I1 => \n_0_index_reg[1]\,
      I2 => \n_0_index_reg[2]\,
      I3 => do_reg2(14),
      I4 => \n_0_index_reg[3]\,
      O => \n_0_di_reg[14]_i_2\
    );
\di_reg[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7472747230507472"
    )
    port map (
      I0 => \n_0_index_reg[1]\,
      I1 => \n_0_index_reg[2]\,
      I2 => do_reg2(14),
      I3 => \n_0_index_reg[0]\,
      I4 => rate_reg2(1),
      I5 => rate_reg2(0),
      O => \n_0_di_reg[14]_i_3\
    );
\di_reg[14]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F000F044F0F0F0"
    )
    port map (
      I0 => rate_reg2(0),
      I1 => rate_reg2(1),
      I2 => do_reg2(14),
      I3 => \n_0_index_reg[2]\,
      I4 => \n_0_index_reg[0]\,
      I5 => \n_0_index_reg[1]\,
      O => \n_0_di_reg[14]_i_4\
    );
\di_reg[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"03333B3B00000008"
    )
    port map (
      I0 => \n_0_index_reg[0]\,
      I1 => \n_0_index_reg[4]\,
      I2 => \n_0_index_reg[3]\,
      I3 => \n_0_index_reg[2]\,
      I4 => \n_0_index_reg[1]\,
      I5 => do_reg2(15),
      O => di_reg(15)
    );
\di_reg[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8B88"
    )
    port map (
      I0 => \n_0_di_reg[1]_i_2\,
      I1 => \n_0_index_reg[4]\,
      I2 => \n_0_di_reg[1]_i_3\,
      I3 => \n_0_di_reg[1]_i_4\,
      O => di_reg(1)
    );
\di_reg[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008082808"
    )
    port map (
      I0 => \n_0_index_reg[0]\,
      I1 => \n_0_index_reg[1]\,
      I2 => \n_0_index_reg[2]\,
      I3 => rate_reg2(1),
      I4 => rate_reg2(0),
      I5 => \n_0_index_reg[3]\,
      O => \n_0_di_reg[1]_i_2\
    );
\di_reg[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC44C444C044C444"
    )
    port map (
      I0 => do_reg2(1),
      I1 => \n_0_index_reg[3]\,
      I2 => \n_0_index_reg[2]\,
      I3 => \n_0_index_reg[1]\,
      I4 => \n_0_index_reg[0]\,
      I5 => \n_0_di_reg[0]_i_2\,
      O => \n_0_di_reg[1]_i_3\
    );
\di_reg[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFCCC5555"
    )
    port map (
      I0 => \n_0_di_reg[1]_i_5\,
      I1 => do_reg2(1),
      I2 => \n_0_index_reg[1]\,
      I3 => \n_0_index_reg[0]\,
      I4 => \n_0_index_reg[2]\,
      I5 => \n_0_index_reg[3]\,
      O => \n_0_di_reg[1]_i_4\
    );
\di_reg[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"002F0F20F02FFF2F"
    )
    port map (
      I0 => rate_reg2(1),
      I1 => rate_reg2(0),
      I2 => \n_0_index_reg[1]\,
      I3 => \n_0_index_reg[0]\,
      I4 => n_0_mode_reg,
      I5 => do_reg2(1),
      O => \n_0_di_reg[1]_i_5\
    );
\di_reg[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBBBBABAAAB"
    )
    port map (
      I0 => \n_0_di_reg[2]_i_2\,
      I1 => \n_0_di_reg[2]_i_3\,
      I2 => \n_0_di_reg[2]_i_4\,
      I3 => \n_0_index_reg[2]\,
      I4 => do_reg2(2),
      I5 => \n_0_index_reg[3]\,
      O => di_reg(2)
    );
\di_reg[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002000"
    )
    port map (
      I0 => \n_0_index_reg[4]\,
      I1 => \n_0_index_reg[3]\,
      I2 => \n_0_index_reg[0]\,
      I3 => \n_0_index_reg[1]\,
      I4 => \n_0_index_reg[2]\,
      O => \n_0_di_reg[2]_i_2\
    );
\di_reg[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFAAEFAAEFAAAFAA"
    )
    port map (
      I0 => \n_0_index_reg[4]\,
      I1 => \n_0_index_reg[1]\,
      I2 => do_reg2(2),
      I3 => \n_0_index_reg[3]\,
      I4 => \n_0_index_reg[0]\,
      I5 => \n_0_index_reg[2]\,
      O => \n_0_di_reg[2]_i_3\
    );
\di_reg[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00BF0FB0F0BFFFBF"
    )
    port map (
      I0 => rate_reg2(0),
      I1 => rate_reg2(1),
      I2 => \n_0_index_reg[1]\,
      I3 => \n_0_index_reg[0]\,
      I4 => n_0_mode_reg,
      I5 => do_reg2(2),
      O => \n_0_di_reg[2]_i_4\
    );
\di_reg[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1700554037225702"
    )
    port map (
      I0 => \n_0_index_reg[4]\,
      I1 => \n_0_index_reg[3]\,
      I2 => \n_0_index_reg[1]\,
      I3 => do_reg2(3),
      I4 => \n_0_index_reg[0]\,
      I5 => \n_0_index_reg[2]\,
      O => di_reg(3)
    );
\di_reg[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"20AA20AA20AAA0AA"
    )
    port map (
      I0 => \n_0_di_reg[4]_i_4\,
      I1 => \n_0_index_reg[1]\,
      I2 => do_reg2(4),
      I3 => \n_0_index_reg[3]\,
      I4 => \n_0_index_reg[0]\,
      I5 => \n_0_index_reg[2]\,
      O => \n_0_di_reg[4]_i_2\
    );
\di_reg[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000CCE233"
    )
    port map (
      I0 => \n_0_di_reg[4]_i_5\,
      I1 => \n_0_index_reg[0]\,
      I2 => do_reg2(4),
      I3 => \n_0_index_reg[2]\,
      I4 => \n_0_index_reg[1]\,
      I5 => \n_0_index_reg[3]\,
      O => \n_0_di_reg[4]_i_3\
    );
\di_reg[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEEEEF222"
    )
    port map (
      I0 => \n_0_di_reg[4]_i_6\,
      I1 => \n_0_di_reg[6]_i_4\,
      I2 => \n_0_di_reg[4]_i_7\,
      I3 => \n_0_index_reg[0]\,
      I4 => \n_0_di_reg[0]_i_2\,
      I5 => \n_0_index_reg[3]\,
      O => \n_0_di_reg[4]_i_4\
    );
\di_reg[4]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => rate_reg2(1),
      I1 => rate_reg2(0),
      O => \n_0_di_reg[4]_i_5\
    );
\di_reg[4]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8AAA"
    )
    port map (
      I0 => do_reg2(4),
      I1 => \n_0_index_reg[2]\,
      I2 => \n_0_index_reg[1]\,
      I3 => \n_0_index_reg[0]\,
      O => \n_0_di_reg[4]_i_6\
    );
\di_reg[4]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_index_reg[1]\,
      I1 => \n_0_index_reg[2]\,
      O => \n_0_di_reg[4]_i_7\
    );
\di_reg[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3030000088BB8888"
    )
    port map (
      I0 => \n_0_di_reg[5]_i_2\,
      I1 => \n_0_index_reg[4]\,
      I2 => \n_0_index[4]_i_4\,
      I3 => \n_0_di_reg[6]_i_4\,
      I4 => do_reg2(5),
      I5 => \n_0_index_reg[3]\,
      O => di_reg(5)
    );
\di_reg[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6244620062446244"
    )
    port map (
      I0 => \n_0_index_reg[1]\,
      I1 => \n_0_index_reg[2]\,
      I2 => do_reg2(5),
      I3 => \n_0_index_reg[0]\,
      I4 => rate_reg2(0),
      I5 => rate_reg2(1),
      O => \n_0_di_reg[5]_i_2\
    );
\di_reg[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3088308830BB3088"
    )
    port map (
      I0 => \n_0_di_reg[6]_i_2\,
      I1 => \n_0_index_reg[4]\,
      I2 => \n_0_di_reg[6]_i_3\,
      I3 => \n_0_index_reg[3]\,
      I4 => do_reg2(6),
      I5 => \n_0_di_reg[6]_i_4\,
      O => di_reg(6)
    );
\di_reg[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"38383B3800000000"
    )
    port map (
      I0 => do_reg2(6),
      I1 => \n_0_index_reg[2]\,
      I2 => \n_0_index_reg[1]\,
      I3 => rate_reg2(1),
      I4 => rate_reg2(0),
      I5 => \n_0_index_reg[0]\,
      O => \n_0_di_reg[6]_i_2\
    );
\di_reg[6]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6070"
    )
    port map (
      I0 => \n_0_index_reg[2]\,
      I1 => \n_0_index_reg[1]\,
      I2 => do_reg2(6),
      I3 => \n_0_index_reg[0]\,
      O => \n_0_di_reg[6]_i_3\
    );
\di_reg[6]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
    port map (
      I0 => n_0_mode_reg,
      I1 => x16x20_mode_reg2,
      I2 => \n_0_index_reg[0]\,
      I3 => \n_0_index_reg[1]\,
      I4 => \n_0_index_reg[2]\,
      O => \n_0_di_reg[6]_i_4\
    );
\di_reg[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"15157D5500012000"
    )
    port map (
      I0 => \n_0_index_reg[4]\,
      I1 => \n_0_index_reg[2]\,
      I2 => \n_0_index_reg[1]\,
      I3 => \n_0_index_reg[0]\,
      I4 => \n_0_index_reg[3]\,
      I5 => do_reg2(7),
      O => di_reg(7)
    );
\di_reg[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"033B3B3300080000"
    )
    port map (
      I0 => \n_0_index_reg[0]\,
      I1 => \n_0_index_reg[4]\,
      I2 => \n_0_index_reg[3]\,
      I3 => \n_0_index_reg[2]\,
      I4 => \n_0_index_reg[1]\,
      I5 => do_reg2(8),
      O => di_reg(8)
    );
\di_reg[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0B3B3B3B08080808"
    )
    port map (
      I0 => \n_0_di_reg[9]_i_2\,
      I1 => \n_0_index_reg[4]\,
      I2 => \n_0_index_reg[3]\,
      I3 => \n_0_index_reg[2]\,
      I4 => \n_0_index_reg[1]\,
      I5 => do_reg2(9),
      O => di_reg(9)
    );
\di_reg[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3B383B3B00000000"
    )
    port map (
      I0 => do_reg2(9),
      I1 => \n_0_index_reg[2]\,
      I2 => \n_0_index_reg[1]\,
      I3 => rate_reg2(0),
      I4 => rate_reg2(1),
      I5 => \n_0_index_reg[0]\,
      O => \n_0_di_reg[9]_i_2\
    );
\di_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => '1',
      D => di_reg(0),
      Q => \n_0_di_reg_reg[0]\,
      R => RST_DCLK_RESET
    );
\di_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => '1',
      D => di_reg(10),
      Q => \n_0_di_reg_reg[10]\,
      R => RST_DCLK_RESET
    );
\di_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => '1',
      D => di_reg(11),
      Q => \n_0_di_reg_reg[11]\,
      R => RST_DCLK_RESET
    );
\di_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => '1',
      D => di_reg(12),
      Q => \n_0_di_reg_reg[12]\,
      R => RST_DCLK_RESET
    );
\di_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => '1',
      D => di_reg(13),
      Q => \n_0_di_reg_reg[13]\,
      R => RST_DCLK_RESET
    );
\di_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => '1',
      D => di_reg(14),
      Q => \n_0_di_reg_reg[14]\,
      R => RST_DCLK_RESET
    );
\di_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => '1',
      D => di_reg(15),
      Q => \n_0_di_reg_reg[15]\,
      R => RST_DCLK_RESET
    );
\di_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => '1',
      D => di_reg(1),
      Q => \n_0_di_reg_reg[1]\,
      R => RST_DCLK_RESET
    );
\di_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => '1',
      D => di_reg(2),
      Q => \n_0_di_reg_reg[2]\,
      R => RST_DCLK_RESET
    );
\di_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => '1',
      D => di_reg(3),
      Q => \n_0_di_reg_reg[3]\,
      R => RST_DCLK_RESET
    );
\di_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => '1',
      D => di_reg(4),
      Q => \n_0_di_reg_reg[4]\,
      R => RST_DCLK_RESET
    );
\di_reg_reg[4]_i_1\: unisim.vcomponents.MUXF7
    port map (
      I0 => \n_0_di_reg[4]_i_2\,
      I1 => \n_0_di_reg[4]_i_3\,
      O => di_reg(4),
      S => \n_0_index_reg[4]\
    );
\di_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => '1',
      D => di_reg(5),
      Q => \n_0_di_reg_reg[5]\,
      R => RST_DCLK_RESET
    );
\di_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => '1',
      D => di_reg(6),
      Q => \n_0_di_reg_reg[6]\,
      R => RST_DCLK_RESET
    );
\di_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => '1',
      D => di_reg(7),
      Q => \n_0_di_reg_reg[7]\,
      R => RST_DCLK_RESET
    );
\di_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => '1',
      D => di_reg(8),
      Q => \n_0_di_reg_reg[8]\,
      R => RST_DCLK_RESET
    );
\di_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => '1',
      D => di_reg(9),
      Q => \n_0_di_reg_reg[9]\,
      R => RST_DCLK_RESET
    );
\do_reg1_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => ext_ch_gt_drpdo(0),
      Q => do_reg1(0),
      R => RST_DCLK_RESET
    );
\do_reg1_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => ext_ch_gt_drpdo(10),
      Q => do_reg1(10),
      R => RST_DCLK_RESET
    );
\do_reg1_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => ext_ch_gt_drpdo(11),
      Q => do_reg1(11),
      R => RST_DCLK_RESET
    );
\do_reg1_reg[12]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => ext_ch_gt_drpdo(12),
      Q => do_reg1(12),
      R => RST_DCLK_RESET
    );
\do_reg1_reg[13]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => ext_ch_gt_drpdo(13),
      Q => do_reg1(13),
      R => RST_DCLK_RESET
    );
\do_reg1_reg[14]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => ext_ch_gt_drpdo(14),
      Q => do_reg1(14),
      R => RST_DCLK_RESET
    );
\do_reg1_reg[15]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => ext_ch_gt_drpdo(15),
      Q => do_reg1(15),
      R => RST_DCLK_RESET
    );
\do_reg1_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => ext_ch_gt_drpdo(1),
      Q => do_reg1(1),
      R => RST_DCLK_RESET
    );
\do_reg1_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => ext_ch_gt_drpdo(2),
      Q => do_reg1(2),
      R => RST_DCLK_RESET
    );
\do_reg1_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => ext_ch_gt_drpdo(3),
      Q => do_reg1(3),
      R => RST_DCLK_RESET
    );
\do_reg1_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => ext_ch_gt_drpdo(4),
      Q => do_reg1(4),
      R => RST_DCLK_RESET
    );
\do_reg1_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => ext_ch_gt_drpdo(5),
      Q => do_reg1(5),
      R => RST_DCLK_RESET
    );
\do_reg1_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => ext_ch_gt_drpdo(6),
      Q => do_reg1(6),
      R => RST_DCLK_RESET
    );
\do_reg1_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => ext_ch_gt_drpdo(7),
      Q => do_reg1(7),
      R => RST_DCLK_RESET
    );
\do_reg1_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => ext_ch_gt_drpdo(8),
      Q => do_reg1(8),
      R => RST_DCLK_RESET
    );
\do_reg1_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => ext_ch_gt_drpdo(9),
      Q => do_reg1(9),
      R => RST_DCLK_RESET
    );
\do_reg2_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => do_reg1(0),
      Q => do_reg2(0),
      R => RST_DCLK_RESET
    );
\do_reg2_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => do_reg1(10),
      Q => do_reg2(10),
      R => RST_DCLK_RESET
    );
\do_reg2_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => do_reg1(11),
      Q => do_reg2(11),
      R => RST_DCLK_RESET
    );
\do_reg2_reg[12]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => do_reg1(12),
      Q => do_reg2(12),
      R => RST_DCLK_RESET
    );
\do_reg2_reg[13]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => do_reg1(13),
      Q => do_reg2(13),
      R => RST_DCLK_RESET
    );
\do_reg2_reg[14]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => do_reg1(14),
      Q => do_reg2(14),
      R => RST_DCLK_RESET
    );
\do_reg2_reg[15]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => do_reg1(15),
      Q => do_reg2(15),
      R => RST_DCLK_RESET
    );
\do_reg2_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => do_reg1(1),
      Q => do_reg2(1),
      R => RST_DCLK_RESET
    );
\do_reg2_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => do_reg1(2),
      Q => do_reg2(2),
      R => RST_DCLK_RESET
    );
\do_reg2_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => do_reg1(3),
      Q => do_reg2(3),
      R => RST_DCLK_RESET
    );
\do_reg2_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => do_reg1(4),
      Q => do_reg2(4),
      R => RST_DCLK_RESET
    );
\do_reg2_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => do_reg1(5),
      Q => do_reg2(5),
      R => RST_DCLK_RESET
    );
\do_reg2_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => do_reg1(6),
      Q => do_reg2(6),
      R => RST_DCLK_RESET
    );
\do_reg2_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => do_reg1(7),
      Q => do_reg2(7),
      R => RST_DCLK_RESET
    );
\do_reg2_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => do_reg1(8),
      Q => do_reg2(8),
      R => RST_DCLK_RESET
    );
\do_reg2_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => do_reg1(9),
      Q => do_reg2(9),
      R => RST_DCLK_RESET
    );
done_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
    port map (
      I0 => n_0_done_i_2,
      I1 => \^drp_fsm\(0),
      I2 => start_reg2,
      I3 => \^drp_fsm\(6),
      I4 => \^drp_fsm\(5),
      O => done
    );
done_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => \^drp_fsm\(1),
      I1 => \^drp_fsm\(4),
      I2 => \^drp_fsm\(2),
      I3 => \^drp_fsm\(3),
      O => n_0_done_i_2
    );
done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => '1',
      D => done,
      Q => DRP_DONE,
      R => RST_DCLK_RESET
    );
\fsm[0]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F2FF"
    )
    port map (
      I0 => \^drp_fsm\(0),
      I1 => start_reg2,
      I2 => \n_0_fsm[0]_i_2__0\,
      I3 => \n_0_fsm[6]_i_2\,
      O => fsm(0)
    );
\fsm[0]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2200220020222000"
    )
    port map (
      I0 => \^drp_fsm\(6),
      I1 => \n_0_fsm[1]_i_4\,
      I2 => n_0_mode_reg,
      I3 => \n_0_index_reg[0]\,
      I4 => x16x20_mode_reg2,
      I5 => \n_0_index_reg[2]\,
      O => \n_0_fsm[0]_i_2__0\
    );
\fsm[1]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
    port map (
      I0 => \n_0_fsm[6]_i_2\,
      I1 => \n_0_fsm[1]_i_2__1\,
      I2 => \n_0_fsm[1]_i_3\,
      O => fsm(1)
    );
\fsm[1]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF8F8888"
    )
    port map (
      I0 => start_reg2,
      I1 => \^drp_fsm\(0),
      I2 => load_cnt(0),
      I3 => load_cnt(1),
      I4 => \^drp_fsm\(1),
      O => \n_0_fsm[1]_i_2__1\
    );
\fsm[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88AA88AA8A888AAA"
    )
    port map (
      I0 => \^drp_fsm\(6),
      I1 => \n_0_fsm[1]_i_4\,
      I2 => n_0_mode_reg,
      I3 => \n_0_index_reg[0]\,
      I4 => x16x20_mode_reg2,
      I5 => \n_0_index_reg[2]\,
      O => \n_0_fsm[1]_i_3\
    );
\fsm[1]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFBE"
    )
    port map (
      I0 => \n_0_index_reg[1]\,
      I1 => \n_0_index_reg[2]\,
      I2 => \n_0_index_reg[4]\,
      I3 => \n_0_index_reg[3]\,
      O => \n_0_fsm[1]_i_4\
    );
\fsm[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
    port map (
      I0 => \n_0_fsm[6]_i_2\,
      I1 => load_cnt(1),
      I2 => \^drp_fsm\(1),
      I3 => load_cnt(0),
      O => fsm(2)
    );
\fsm[3]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA08"
    )
    port map (
      I0 => \n_0_fsm[6]_i_2\,
      I1 => \^drp_fsm\(3),
      I2 => rdy_reg2,
      I3 => \^drp_fsm\(2),
      O => fsm(3)
    );
\fsm[4]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => \n_0_fsm[6]_i_2\,
      I1 => rdy_reg2,
      I2 => \^drp_fsm\(3),
      O => fsm(4)
    );
\fsm[5]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA08"
    )
    port map (
      I0 => \n_0_fsm[6]_i_2\,
      I1 => \^drp_fsm\(5),
      I2 => rdy_reg2,
      I3 => \^drp_fsm\(4),
      O => fsm(5)
    );
\fsm[6]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => \n_0_fsm[6]_i_2\,
      I1 => rdy_reg2,
      I2 => \^drp_fsm\(5),
      O => fsm(6)
    );
\fsm[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000116"
    )
    port map (
      I0 => \^drp_fsm\(0),
      I1 => \^drp_fsm\(1),
      I2 => \^drp_fsm\(2),
      I3 => \n_0_fsm[6]_i_3\,
      I4 => \n_0_fsm[6]_i_4\,
      O => \n_0_fsm[6]_i_2\
    );
\fsm[6]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0116"
    )
    port map (
      I0 => \^drp_fsm\(3),
      I1 => \^drp_fsm\(4),
      I2 => \^drp_fsm\(5),
      I3 => \^drp_fsm\(6),
      O => \n_0_fsm[6]_i_3\
    );
\fsm[6]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEE8"
    )
    port map (
      I0 => \^drp_fsm\(3),
      I1 => \^drp_fsm\(4),
      I2 => \^drp_fsm\(5),
      I3 => \^drp_fsm\(6),
      O => \n_0_fsm[6]_i_4\
    );
\fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
    port map (
      C => I1,
      CE => '1',
      D => fsm(0),
      Q => \^drp_fsm\(0),
      S => RST_DCLK_RESET
    );
\fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => '1',
      D => fsm(1),
      Q => \^drp_fsm\(1),
      R => RST_DCLK_RESET
    );
\fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => '1',
      D => fsm(2),
      Q => \^drp_fsm\(2),
      R => RST_DCLK_RESET
    );
\fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => '1',
      D => fsm(3),
      Q => \^drp_fsm\(3),
      R => RST_DCLK_RESET
    );
\fsm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => '1',
      D => fsm(4),
      Q => \^drp_fsm\(4),
      R => RST_DCLK_RESET
    );
\fsm_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => '1',
      D => fsm(5),
      Q => \^drp_fsm\(5),
      R => RST_DCLK_RESET
    );
\fsm_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => '1',
      D => fsm(6),
      Q => \^drp_fsm\(6),
      R => RST_DCLK_RESET
    );
\gth_channel.gthe2_channel_i_i_13__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => ext_ch_gt_drpdi(15),
      I1 => \n_0_di_reg_reg[15]\,
      I2 => \^drp_fsm\(0),
      O => DRPDI(15)
    );
\gth_channel.gthe2_channel_i_i_14__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => ext_ch_gt_drpdi(14),
      I1 => \n_0_di_reg_reg[14]\,
      I2 => \^drp_fsm\(0),
      O => DRPDI(14)
    );
\gth_channel.gthe2_channel_i_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => ext_ch_gt_drpdi(13),
      I1 => \n_0_di_reg_reg[13]\,
      I2 => \^drp_fsm\(0),
      O => DRPDI(13)
    );
\gth_channel.gthe2_channel_i_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => ext_ch_gt_drpdi(12),
      I1 => \n_0_di_reg_reg[12]\,
      I2 => \^drp_fsm\(0),
      O => DRPDI(12)
    );
\gth_channel.gthe2_channel_i_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => ext_ch_gt_drpdi(11),
      I1 => \n_0_di_reg_reg[11]\,
      I2 => \^drp_fsm\(0),
      O => DRPDI(11)
    );
\gth_channel.gthe2_channel_i_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => ext_ch_gt_drpdi(10),
      I1 => \n_0_di_reg_reg[10]\,
      I2 => \^drp_fsm\(0),
      O => DRPDI(10)
    );
\gth_channel.gthe2_channel_i_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => ext_ch_gt_drpdi(9),
      I1 => \n_0_di_reg_reg[9]\,
      I2 => \^drp_fsm\(0),
      O => DRPDI(9)
    );
\gth_channel.gthe2_channel_i_i_20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => ext_ch_gt_drpdi(8),
      I1 => \n_0_di_reg_reg[8]\,
      I2 => \^drp_fsm\(0),
      O => DRPDI(8)
    );
\gth_channel.gthe2_channel_i_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => ext_ch_gt_drpdi(7),
      I1 => \n_0_di_reg_reg[7]\,
      I2 => \^drp_fsm\(0),
      O => DRPDI(7)
    );
\gth_channel.gthe2_channel_i_i_22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => ext_ch_gt_drpdi(6),
      I1 => \n_0_di_reg_reg[6]\,
      I2 => \^drp_fsm\(0),
      O => DRPDI(6)
    );
\gth_channel.gthe2_channel_i_i_23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => ext_ch_gt_drpdi(5),
      I1 => \n_0_di_reg_reg[5]\,
      I2 => \^drp_fsm\(0),
      O => DRPDI(5)
    );
\gth_channel.gthe2_channel_i_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => ext_ch_gt_drpdi(4),
      I1 => \n_0_di_reg_reg[4]\,
      I2 => \^drp_fsm\(0),
      O => DRPDI(4)
    );
\gth_channel.gthe2_channel_i_i_25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => ext_ch_gt_drpdi(3),
      I1 => \n_0_di_reg_reg[3]\,
      I2 => \^drp_fsm\(0),
      O => DRPDI(3)
    );
\gth_channel.gthe2_channel_i_i_26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => ext_ch_gt_drpdi(2),
      I1 => \n_0_di_reg_reg[2]\,
      I2 => \^drp_fsm\(0),
      O => DRPDI(2)
    );
\gth_channel.gthe2_channel_i_i_27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => ext_ch_gt_drpdi(1),
      I1 => \n_0_di_reg_reg[1]\,
      I2 => \^drp_fsm\(0),
      O => DRPDI(1)
    );
\gth_channel.gthe2_channel_i_i_28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => ext_ch_gt_drpdi(0),
      I1 => \n_0_di_reg_reg[0]\,
      I2 => \^drp_fsm\(0),
      O => DRPDI(0)
    );
\gth_channel.gthe2_channel_i_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888888B8B888"
    )
    port map (
      I0 => ext_ch_gt_drpen(0),
      I1 => \^drp_fsm\(0),
      I2 => \n_0_gth_channel.gthe2_channel_i_i_55\,
      I3 => \^drp_fsm\(2),
      I4 => \^drp_fsm\(4),
      I5 => \^drp_fsm\(1),
      O => O1
    );
\gth_channel.gthe2_channel_i_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888888B888888888"
    )
    port map (
      I0 => ext_ch_gt_drpwe(0),
      I1 => \^drp_fsm\(0),
      I2 => \n_0_gth_channel.gthe2_channel_i_i_55\,
      I3 => \^drp_fsm\(1),
      I4 => \^drp_fsm\(2),
      I5 => \^drp_fsm\(4),
      O => O2
    );
\gth_channel.gthe2_channel_i_i_46__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => ext_ch_gt_drpaddr(8),
      I1 => \^drp_fsm\(0),
      O => DRPADDR(8)
    );
\gth_channel.gthe2_channel_i_i_47__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => ext_ch_gt_drpaddr(7),
      I1 => \n_0_addr_reg_reg[7]\,
      I2 => \^drp_fsm\(0),
      O => DRPADDR(7)
    );
\gth_channel.gthe2_channel_i_i_48__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => ext_ch_gt_drpaddr(6),
      I1 => \n_0_addr_reg_reg[6]\,
      I2 => \^drp_fsm\(0),
      O => DRPADDR(6)
    );
\gth_channel.gthe2_channel_i_i_49\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => ext_ch_gt_drpaddr(5),
      I1 => \n_0_addr_reg_reg[5]\,
      I2 => \^drp_fsm\(0),
      O => DRPADDR(5)
    );
\gth_channel.gthe2_channel_i_i_50\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => ext_ch_gt_drpaddr(4),
      I1 => \n_0_addr_reg_reg[4]\,
      I2 => \^drp_fsm\(0),
      O => DRPADDR(4)
    );
\gth_channel.gthe2_channel_i_i_51\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => ext_ch_gt_drpaddr(3),
      I1 => \n_0_addr_reg_reg[3]\,
      I2 => \^drp_fsm\(0),
      O => DRPADDR(3)
    );
\gth_channel.gthe2_channel_i_i_52\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => ext_ch_gt_drpaddr(2),
      I1 => \n_0_addr_reg_reg[2]\,
      I2 => \^drp_fsm\(0),
      O => DRPADDR(2)
    );
\gth_channel.gthe2_channel_i_i_53\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => ext_ch_gt_drpaddr(1),
      I1 => \n_0_addr_reg_reg[1]\,
      I2 => \^drp_fsm\(0),
      O => DRPADDR(1)
    );
\gth_channel.gthe2_channel_i_i_54\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => ext_ch_gt_drpaddr(0),
      I1 => \n_0_addr_reg_reg[0]\,
      I2 => \^drp_fsm\(0),
      O => DRPADDR(0)
    );
\gth_channel.gthe2_channel_i_i_55\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => \^drp_fsm\(5),
      I1 => \^drp_fsm\(0),
      I2 => \^drp_fsm\(6),
      I3 => \^drp_fsm\(3),
      O => \n_0_gth_channel.gthe2_channel_i_i_55\
    );
gtxreset_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => DRP_GTXRESET,
      Q => gtxreset_reg1,
      R => RST_DCLK_RESET
    );
gtxreset_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => gtxreset_reg1,
      Q => gtxreset_reg2,
      R => RST_DCLK_RESET
    );
\index[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
    port map (
      I0 => \n_0_fsm[1]_i_3\,
      I1 => \n_0_index[4]_i_5\,
      I2 => \n_0_index_reg[0]\,
      O => \n_0_index[0]_i_1\
    );
\index[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0028"
    )
    port map (
      I0 => \n_0_fsm[1]_i_3\,
      I1 => \n_0_index_reg[0]\,
      I2 => \n_0_index_reg[1]\,
      I3 => \n_0_index[4]_i_5\,
      O => \n_0_index[1]_i_1\
    );
\index[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002888"
    )
    port map (
      I0 => \n_0_fsm[1]_i_3\,
      I1 => \n_0_index_reg[2]\,
      I2 => \n_0_index_reg[1]\,
      I3 => \n_0_index_reg[0]\,
      I4 => \n_0_index[4]_i_5\,
      O => \n_0_index[2]_i_1\
    );
\index[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000028888888"
    )
    port map (
      I0 => \n_0_fsm[1]_i_3\,
      I1 => \n_0_index_reg[3]\,
      I2 => \n_0_index_reg[2]\,
      I3 => \n_0_index_reg[1]\,
      I4 => \n_0_index_reg[0]\,
      I5 => \n_0_index[4]_i_5\,
      O => \n_0_index[3]_i_1\
    );
\index[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFE0001"
    )
    port map (
      I0 => \^drp_fsm\(4),
      I1 => \^drp_fsm\(5),
      I2 => \^drp_fsm\(2),
      I3 => \^drp_fsm\(3),
      I4 => \^drp_fsm\(1),
      I5 => \n_0_index[4]_i_3\,
      O => \n_0_index[4]_i_1\
    );
\index[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000088288888"
    )
    port map (
      I0 => \n_0_fsm[1]_i_3\,
      I1 => \n_0_index_reg[4]\,
      I2 => \n_0_index_reg[0]\,
      I3 => \n_0_index[4]_i_4\,
      I4 => \n_0_index_reg[3]\,
      I5 => \n_0_index[4]_i_5\,
      O => \n_0_index[4]_i_2\
    );
\index[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFEFEEC"
    )
    port map (
      I0 => \^drp_fsm\(2),
      I1 => \^drp_fsm\(6),
      I2 => \^drp_fsm\(3),
      I3 => \^drp_fsm\(4),
      I4 => \^drp_fsm\(5),
      I5 => \^drp_fsm\(0),
      O => \n_0_index[4]_i_3\
    );
\index[4]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
    port map (
      I0 => \n_0_index_reg[2]\,
      I1 => \n_0_index_reg[1]\,
      O => \n_0_index[4]_i_4\
    );
\index[4]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => \^drp_fsm\(5),
      I1 => \^drp_fsm\(0),
      I2 => \^drp_fsm\(3),
      I3 => \^drp_fsm\(2),
      I4 => \^drp_fsm\(4),
      I5 => \^drp_fsm\(1),
      O => \n_0_index[4]_i_5\
    );
\index_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \n_0_index[4]_i_1\,
      D => \n_0_index[0]_i_1\,
      Q => \n_0_index_reg[0]\,
      R => RST_DCLK_RESET
    );
\index_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \n_0_index[4]_i_1\,
      D => \n_0_index[1]_i_1\,
      Q => \n_0_index_reg[1]\,
      R => RST_DCLK_RESET
    );
\index_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \n_0_index[4]_i_1\,
      D => \n_0_index[2]_i_1\,
      Q => \n_0_index_reg[2]\,
      R => RST_DCLK_RESET
    );
\index_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \n_0_index[4]_i_1\,
      D => \n_0_index[3]_i_1\,
      Q => \n_0_index_reg[3]\,
      R => RST_DCLK_RESET
    );
\index_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \n_0_index[4]_i_1\,
      D => \n_0_index[4]_i_2\,
      Q => \n_0_index_reg[4]\,
      R => RST_DCLK_RESET
    );
\load_cnt[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000020"
    )
    port map (
      I0 => \n_0_gth_channel.gthe2_channel_i_i_55\,
      I1 => load_cnt(1),
      I2 => \^drp_fsm\(1),
      I3 => \^drp_fsm\(4),
      I4 => \^drp_fsm\(2),
      O => \n_0_load_cnt[0]_i_1\
    );
\load_cnt_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => '1',
      D => \n_0_load_cnt[0]_i_1\,
      Q => load_cnt(0),
      R => RST_DCLK_RESET
    );
\load_cnt_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => '1',
      D => '0',
      Q => load_cnt(1),
      R => RST_DCLK_RESET
    );
mode_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000022220"
    )
    port map (
      I0 => n_0_mode_reg,
      I1 => \^drp_fsm\(0),
      I2 => n_0_mode_i_2,
      I3 => n_0_mode_i_3,
      I4 => \^drp_fsm\(1),
      I5 => n_0_mode_i_4,
      O => n_0_mode_i_1
    );
mode_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \^drp_fsm\(4),
      I1 => \^drp_fsm\(2),
      O => n_0_mode_i_2
    );
mode_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => \^drp_fsm\(5),
      I1 => \^drp_fsm\(6),
      I2 => \^drp_fsm\(3),
      O => n_0_mode_i_3
    );
mode_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFEFCC0"
    )
    port map (
      I0 => \n_0_fsm[0]_i_2__0\,
      I1 => \^drp_fsm\(2),
      I2 => \^drp_fsm\(4),
      I3 => \^drp_fsm\(3),
      I4 => \^drp_fsm\(6),
      I5 => \^drp_fsm\(5),
      O => n_0_mode_i_4
    );
mode_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => '1',
      D => n_0_mode_i_1,
      Q => n_0_mode_reg,
      R => RST_DCLK_RESET
    );
\rate_reg1_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => PIPETXRATE(0),
      Q => rate_reg1(0),
      R => RST_DCLK_RESET
    );
\rate_reg1_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => PIPETXRATE(1),
      Q => rate_reg1(1),
      R => RST_DCLK_RESET
    );
\rate_reg2_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => rate_reg1(0),
      Q => rate_reg2(0),
      R => RST_DCLK_RESET
    );
\rate_reg2_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => rate_reg1(1),
      Q => rate_reg2(1),
      R => RST_DCLK_RESET
    );
rdy_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => ext_ch_gt_drprdy(0),
      Q => rdy_reg1,
      R => RST_DCLK_RESET
    );
rdy_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => rdy_reg1,
      Q => rdy_reg2,
      R => RST_DCLK_RESET
    );
start_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => DRP_START,
      Q => start_reg1,
      R => RST_DCLK_RESET
    );
start_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => start_reg1,
      Q => start_reg2,
      R => RST_DCLK_RESET
    );
x16_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => DRP_X16,
      Q => x16_reg1,
      R => RST_DCLK_RESET
    );
x16_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => x16_reg1,
      Q => x16_reg2,
      R => RST_DCLK_RESET
    );
x16x20_mode_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => DRP_X16X20_MODE,
      Q => x16x20_mode_reg1,
      R => RST_DCLK_RESET
    );
x16x20_mode_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => x16x20_mode_reg1,
      Q => x16x20_mode_reg2,
      R => RST_DCLK_RESET
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_7x_0_pcie3_7x_0_pipe_drp_1 is
  port (
    DRP_FSM : out STD_LOGIC_VECTOR ( 6 downto 0 );
    DRPADDR : out STD_LOGIC_VECTOR ( 8 downto 0 );
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    DRPDI : out STD_LOGIC_VECTOR ( 15 downto 0 );
    DRP_DONE : out STD_LOGIC;
    ext_ch_gt_drpaddr : in STD_LOGIC_VECTOR ( 8 downto 0 );
    ext_ch_gt_drpen : in STD_LOGIC_VECTOR ( 0 to 0 );
    ext_ch_gt_drpwe : in STD_LOGIC_VECTOR ( 0 to 0 );
    ext_ch_gt_drpdi : in STD_LOGIC_VECTOR ( 15 downto 0 );
    RST_DCLK_RESET : in STD_LOGIC;
    DRP_X16X20_MODE : in STD_LOGIC;
    I1 : in STD_LOGIC;
    DRP_START : in STD_LOGIC;
    ext_ch_gt_drprdy : in STD_LOGIC_VECTOR ( 0 to 0 );
    PIPETXRATE : in STD_LOGIC_VECTOR ( 1 downto 0 );
    DRP_X16 : in STD_LOGIC;
    ext_ch_gt_drpdo : in STD_LOGIC_VECTOR ( 15 downto 0 );
    rst_gtreset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_7x_0_pcie3_7x_0_pipe_drp_1 : entity is "pcie3_7x_0_pipe_drp";
end pcie3_7x_0_pcie3_7x_0_pipe_drp_1;

architecture STRUCTURE of pcie3_7x_0_pcie3_7x_0_pipe_drp_1 is
  signal \^drp_fsm\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal di_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal do_reg1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal do_reg2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal done : STD_LOGIC;
  signal fsm : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal gtxreset_reg1 : STD_LOGIC;
  signal gtxreset_reg2 : STD_LOGIC;
  signal load_cnt : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \n_0_addr_reg[0]_i_1__0\ : STD_LOGIC;
  signal \n_0_addr_reg[1]_i_1__0\ : STD_LOGIC;
  signal \n_0_addr_reg[2]_i_1__0\ : STD_LOGIC;
  signal \n_0_addr_reg[3]_i_1__0\ : STD_LOGIC;
  signal \n_0_addr_reg[4]_i_1__0\ : STD_LOGIC;
  signal \n_0_addr_reg[4]_i_2__0\ : STD_LOGIC;
  signal \n_0_addr_reg[5]_i_1__0\ : STD_LOGIC;
  signal \n_0_addr_reg[6]_i_1__0\ : STD_LOGIC;
  signal \n_0_addr_reg[7]_i_1__0\ : STD_LOGIC;
  signal \n_0_addr_reg[7]_i_2__0\ : STD_LOGIC;
  signal \n_0_addr_reg_reg[0]\ : STD_LOGIC;
  signal \n_0_addr_reg_reg[1]\ : STD_LOGIC;
  signal \n_0_addr_reg_reg[2]\ : STD_LOGIC;
  signal \n_0_addr_reg_reg[3]\ : STD_LOGIC;
  signal \n_0_addr_reg_reg[4]\ : STD_LOGIC;
  signal \n_0_addr_reg_reg[5]\ : STD_LOGIC;
  signal \n_0_addr_reg_reg[6]\ : STD_LOGIC;
  signal \n_0_addr_reg_reg[7]\ : STD_LOGIC;
  signal \n_0_di_reg[0]_i_2__0\ : STD_LOGIC;
  signal \n_0_di_reg[0]_i_3__0\ : STD_LOGIC;
  signal \n_0_di_reg[0]_i_4__0\ : STD_LOGIC;
  signal \n_0_di_reg[11]_i_2__0\ : STD_LOGIC;
  signal \n_0_di_reg[11]_i_3__0\ : STD_LOGIC;
  signal \n_0_di_reg[11]_i_4__0\ : STD_LOGIC;
  signal \n_0_di_reg[11]_i_5__0\ : STD_LOGIC;
  signal \n_0_di_reg[12]_i_2__0\ : STD_LOGIC;
  signal \n_0_di_reg[12]_i_3__0\ : STD_LOGIC;
  signal \n_0_di_reg[13]_i_2__0\ : STD_LOGIC;
  signal \n_0_di_reg[13]_i_3__0\ : STD_LOGIC;
  signal \n_0_di_reg[14]_i_2__0\ : STD_LOGIC;
  signal \n_0_di_reg[14]_i_3__0\ : STD_LOGIC;
  signal \n_0_di_reg[14]_i_4__0\ : STD_LOGIC;
  signal \n_0_di_reg[1]_i_2__0\ : STD_LOGIC;
  signal \n_0_di_reg[1]_i_3__0\ : STD_LOGIC;
  signal \n_0_di_reg[1]_i_4__0\ : STD_LOGIC;
  signal \n_0_di_reg[1]_i_5__0\ : STD_LOGIC;
  signal \n_0_di_reg[2]_i_2__0\ : STD_LOGIC;
  signal \n_0_di_reg[2]_i_3__0\ : STD_LOGIC;
  signal \n_0_di_reg[2]_i_4__0\ : STD_LOGIC;
  signal \n_0_di_reg[4]_i_2__0\ : STD_LOGIC;
  signal \n_0_di_reg[4]_i_3__0\ : STD_LOGIC;
  signal \n_0_di_reg[4]_i_4__0\ : STD_LOGIC;
  signal \n_0_di_reg[4]_i_5__0\ : STD_LOGIC;
  signal \n_0_di_reg[4]_i_6__0\ : STD_LOGIC;
  signal \n_0_di_reg[4]_i_7__0\ : STD_LOGIC;
  signal \n_0_di_reg[5]_i_2__0\ : STD_LOGIC;
  signal \n_0_di_reg[6]_i_2__0\ : STD_LOGIC;
  signal \n_0_di_reg[6]_i_3__0\ : STD_LOGIC;
  signal \n_0_di_reg[6]_i_4__0\ : STD_LOGIC;
  signal \n_0_di_reg[9]_i_2__0\ : STD_LOGIC;
  signal \n_0_di_reg_reg[0]\ : STD_LOGIC;
  signal \n_0_di_reg_reg[10]\ : STD_LOGIC;
  signal \n_0_di_reg_reg[11]\ : STD_LOGIC;
  signal \n_0_di_reg_reg[12]\ : STD_LOGIC;
  signal \n_0_di_reg_reg[13]\ : STD_LOGIC;
  signal \n_0_di_reg_reg[14]\ : STD_LOGIC;
  signal \n_0_di_reg_reg[15]\ : STD_LOGIC;
  signal \n_0_di_reg_reg[1]\ : STD_LOGIC;
  signal \n_0_di_reg_reg[2]\ : STD_LOGIC;
  signal \n_0_di_reg_reg[3]\ : STD_LOGIC;
  signal \n_0_di_reg_reg[4]\ : STD_LOGIC;
  signal \n_0_di_reg_reg[5]\ : STD_LOGIC;
  signal \n_0_di_reg_reg[6]\ : STD_LOGIC;
  signal \n_0_di_reg_reg[7]\ : STD_LOGIC;
  signal \n_0_di_reg_reg[8]\ : STD_LOGIC;
  signal \n_0_di_reg_reg[9]\ : STD_LOGIC;
  signal \n_0_done_i_2__1\ : STD_LOGIC;
  signal \n_0_fsm[0]_i_2__3\ : STD_LOGIC;
  signal \n_0_fsm[1]_i_2__4\ : STD_LOGIC;
  signal \n_0_fsm[1]_i_3__1\ : STD_LOGIC;
  signal \n_0_fsm[1]_i_4__0\ : STD_LOGIC;
  signal \n_0_fsm[6]_i_2__0\ : STD_LOGIC;
  signal \n_0_fsm[6]_i_3__0\ : STD_LOGIC;
  signal \n_0_fsm[6]_i_4__0\ : STD_LOGIC;
  signal \n_0_gth_channel.gthe2_channel_i_i_55__0\ : STD_LOGIC;
  signal \n_0_index[0]_i_1__0\ : STD_LOGIC;
  signal \n_0_index[1]_i_1__0\ : STD_LOGIC;
  signal \n_0_index[2]_i_1__0\ : STD_LOGIC;
  signal \n_0_index[3]_i_1__0\ : STD_LOGIC;
  signal \n_0_index[4]_i_1__0\ : STD_LOGIC;
  signal \n_0_index[4]_i_2__0\ : STD_LOGIC;
  signal \n_0_index[4]_i_3__0\ : STD_LOGIC;
  signal \n_0_index[4]_i_4__0\ : STD_LOGIC;
  signal \n_0_index[4]_i_5__0\ : STD_LOGIC;
  signal \n_0_index_reg[0]\ : STD_LOGIC;
  signal \n_0_index_reg[1]\ : STD_LOGIC;
  signal \n_0_index_reg[2]\ : STD_LOGIC;
  signal \n_0_index_reg[3]\ : STD_LOGIC;
  signal \n_0_index_reg[4]\ : STD_LOGIC;
  signal \n_0_load_cnt[0]_i_1__1\ : STD_LOGIC;
  signal \n_0_mode_i_1__1\ : STD_LOGIC;
  signal \n_0_mode_i_2__1\ : STD_LOGIC;
  signal \n_0_mode_i_3__0\ : STD_LOGIC;
  signal \n_0_mode_i_4__0\ : STD_LOGIC;
  signal n_0_mode_reg : STD_LOGIC;
  signal rate_reg1 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal rate_reg2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal rdy_reg1 : STD_LOGIC;
  signal rdy_reg2 : STD_LOGIC;
  signal start_reg1 : STD_LOGIC;
  signal start_reg2 : STD_LOGIC;
  signal x16_reg1 : STD_LOGIC;
  signal x16_reg2 : STD_LOGIC;
  signal x16x20_mode_reg1 : STD_LOGIC;
  signal x16x20_mode_reg2 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \di_reg[0]_i_3__0\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \di_reg[2]_i_2__0\ : label is "soft_lutpair39";
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \do_reg1_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \do_reg1_reg[0]\ : label is "yes";
  attribute ASYNC_REG of \do_reg1_reg[10]\ : label is std.standard.true;
  attribute KEEP of \do_reg1_reg[10]\ : label is "yes";
  attribute ASYNC_REG of \do_reg1_reg[11]\ : label is std.standard.true;
  attribute KEEP of \do_reg1_reg[11]\ : label is "yes";
  attribute ASYNC_REG of \do_reg1_reg[12]\ : label is std.standard.true;
  attribute KEEP of \do_reg1_reg[12]\ : label is "yes";
  attribute ASYNC_REG of \do_reg1_reg[13]\ : label is std.standard.true;
  attribute KEEP of \do_reg1_reg[13]\ : label is "yes";
  attribute ASYNC_REG of \do_reg1_reg[14]\ : label is std.standard.true;
  attribute KEEP of \do_reg1_reg[14]\ : label is "yes";
  attribute ASYNC_REG of \do_reg1_reg[15]\ : label is std.standard.true;
  attribute KEEP of \do_reg1_reg[15]\ : label is "yes";
  attribute ASYNC_REG of \do_reg1_reg[1]\ : label is std.standard.true;
  attribute KEEP of \do_reg1_reg[1]\ : label is "yes";
  attribute ASYNC_REG of \do_reg1_reg[2]\ : label is std.standard.true;
  attribute KEEP of \do_reg1_reg[2]\ : label is "yes";
  attribute ASYNC_REG of \do_reg1_reg[3]\ : label is std.standard.true;
  attribute KEEP of \do_reg1_reg[3]\ : label is "yes";
  attribute ASYNC_REG of \do_reg1_reg[4]\ : label is std.standard.true;
  attribute KEEP of \do_reg1_reg[4]\ : label is "yes";
  attribute ASYNC_REG of \do_reg1_reg[5]\ : label is std.standard.true;
  attribute KEEP of \do_reg1_reg[5]\ : label is "yes";
  attribute ASYNC_REG of \do_reg1_reg[6]\ : label is std.standard.true;
  attribute KEEP of \do_reg1_reg[6]\ : label is "yes";
  attribute ASYNC_REG of \do_reg1_reg[7]\ : label is std.standard.true;
  attribute KEEP of \do_reg1_reg[7]\ : label is "yes";
  attribute ASYNC_REG of \do_reg1_reg[8]\ : label is std.standard.true;
  attribute KEEP of \do_reg1_reg[8]\ : label is "yes";
  attribute ASYNC_REG of \do_reg1_reg[9]\ : label is std.standard.true;
  attribute KEEP of \do_reg1_reg[9]\ : label is "yes";
  attribute ASYNC_REG of \do_reg2_reg[0]\ : label is std.standard.true;
  attribute KEEP of \do_reg2_reg[0]\ : label is "yes";
  attribute ASYNC_REG of \do_reg2_reg[10]\ : label is std.standard.true;
  attribute KEEP of \do_reg2_reg[10]\ : label is "yes";
  attribute ASYNC_REG of \do_reg2_reg[11]\ : label is std.standard.true;
  attribute KEEP of \do_reg2_reg[11]\ : label is "yes";
  attribute ASYNC_REG of \do_reg2_reg[12]\ : label is std.standard.true;
  attribute KEEP of \do_reg2_reg[12]\ : label is "yes";
  attribute ASYNC_REG of \do_reg2_reg[13]\ : label is std.standard.true;
  attribute KEEP of \do_reg2_reg[13]\ : label is "yes";
  attribute ASYNC_REG of \do_reg2_reg[14]\ : label is std.standard.true;
  attribute KEEP of \do_reg2_reg[14]\ : label is "yes";
  attribute ASYNC_REG of \do_reg2_reg[15]\ : label is std.standard.true;
  attribute KEEP of \do_reg2_reg[15]\ : label is "yes";
  attribute ASYNC_REG of \do_reg2_reg[1]\ : label is std.standard.true;
  attribute KEEP of \do_reg2_reg[1]\ : label is "yes";
  attribute ASYNC_REG of \do_reg2_reg[2]\ : label is std.standard.true;
  attribute KEEP of \do_reg2_reg[2]\ : label is "yes";
  attribute ASYNC_REG of \do_reg2_reg[3]\ : label is std.standard.true;
  attribute KEEP of \do_reg2_reg[3]\ : label is "yes";
  attribute ASYNC_REG of \do_reg2_reg[4]\ : label is std.standard.true;
  attribute KEEP of \do_reg2_reg[4]\ : label is "yes";
  attribute ASYNC_REG of \do_reg2_reg[5]\ : label is std.standard.true;
  attribute KEEP of \do_reg2_reg[5]\ : label is "yes";
  attribute ASYNC_REG of \do_reg2_reg[6]\ : label is std.standard.true;
  attribute KEEP of \do_reg2_reg[6]\ : label is "yes";
  attribute ASYNC_REG of \do_reg2_reg[7]\ : label is std.standard.true;
  attribute KEEP of \do_reg2_reg[7]\ : label is "yes";
  attribute ASYNC_REG of \do_reg2_reg[8]\ : label is std.standard.true;
  attribute KEEP of \do_reg2_reg[8]\ : label is "yes";
  attribute ASYNC_REG of \do_reg2_reg[9]\ : label is std.standard.true;
  attribute KEEP of \do_reg2_reg[9]\ : label is "yes";
  attribute ASYNC_REG of gtxreset_reg1_reg : label is std.standard.true;
  attribute KEEP of gtxreset_reg1_reg : label is "yes";
  attribute ASYNC_REG of gtxreset_reg2_reg : label is std.standard.true;
  attribute KEEP of gtxreset_reg2_reg : label is "yes";
  attribute ASYNC_REG of \rate_reg1_reg[0]\ : label is std.standard.true;
  attribute KEEP of \rate_reg1_reg[0]\ : label is "yes";
  attribute ASYNC_REG of \rate_reg1_reg[1]\ : label is std.standard.true;
  attribute KEEP of \rate_reg1_reg[1]\ : label is "yes";
  attribute ASYNC_REG of \rate_reg2_reg[0]\ : label is std.standard.true;
  attribute KEEP of \rate_reg2_reg[0]\ : label is "yes";
  attribute ASYNC_REG of \rate_reg2_reg[1]\ : label is std.standard.true;
  attribute KEEP of \rate_reg2_reg[1]\ : label is "yes";
  attribute ASYNC_REG of rdy_reg1_reg : label is std.standard.true;
  attribute KEEP of rdy_reg1_reg : label is "yes";
  attribute ASYNC_REG of rdy_reg2_reg : label is std.standard.true;
  attribute KEEP of rdy_reg2_reg : label is "yes";
  attribute ASYNC_REG of start_reg1_reg : label is std.standard.true;
  attribute KEEP of start_reg1_reg : label is "yes";
  attribute ASYNC_REG of start_reg2_reg : label is std.standard.true;
  attribute KEEP of start_reg2_reg : label is "yes";
  attribute ASYNC_REG of x16_reg1_reg : label is std.standard.true;
  attribute KEEP of x16_reg1_reg : label is "yes";
  attribute ASYNC_REG of x16_reg2_reg : label is std.standard.true;
  attribute KEEP of x16_reg2_reg : label is "yes";
  attribute ASYNC_REG of x16x20_mode_reg1_reg : label is std.standard.true;
  attribute KEEP of x16x20_mode_reg1_reg : label is "yes";
  attribute ASYNC_REG of x16x20_mode_reg2_reg : label is std.standard.true;
  attribute KEEP of x16x20_mode_reg2_reg : label is "yes";
begin
  DRP_FSM(6 downto 0) <= \^drp_fsm\(6 downto 0);
\addr_reg[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1471357514713564"
    )
    port map (
      I0 => \n_0_index_reg[4]\,
      I1 => \n_0_index_reg[3]\,
      I2 => \n_0_index_reg[0]\,
      I3 => \n_0_index_reg[2]\,
      I4 => \n_0_index_reg[1]\,
      I5 => \n_0_addr_reg[7]_i_2__0\,
      O => \n_0_addr_reg[0]_i_1__0\
    );
\addr_reg[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"404050500F0F0500"
    )
    port map (
      I0 => \n_0_index_reg[4]\,
      I1 => \n_0_index_reg[0]\,
      I2 => \n_0_index_reg[3]\,
      I3 => n_0_mode_reg,
      I4 => \n_0_index_reg[1]\,
      I5 => \n_0_index_reg[2]\,
      O => \n_0_addr_reg[1]_i_1__0\
    );
\addr_reg[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"051005105A055A00"
    )
    port map (
      I0 => \n_0_index_reg[4]\,
      I1 => \n_0_index_reg[0]\,
      I2 => \n_0_index_reg[3]\,
      I3 => \n_0_index_reg[2]\,
      I4 => n_0_mode_reg,
      I5 => \n_0_index_reg[1]\,
      O => \n_0_addr_reg[2]_i_1__0\
    );
\addr_reg[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5767576753275326"
    )
    port map (
      I0 => \n_0_index_reg[4]\,
      I1 => \n_0_index_reg[3]\,
      I2 => \n_0_index_reg[2]\,
      I3 => \n_0_index_reg[1]\,
      I4 => \n_0_addr_reg[4]_i_2__0\,
      I5 => \n_0_index_reg[0]\,
      O => \n_0_addr_reg[3]_i_1__0\
    );
\addr_reg[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FCCFFF01"
    )
    port map (
      I0 => \n_0_addr_reg[4]_i_2__0\,
      I1 => \n_0_index_reg[0]\,
      I2 => \n_0_index_reg[1]\,
      I3 => \n_0_index_reg[2]\,
      I4 => \n_0_index_reg[3]\,
      I5 => \n_0_index_reg[4]\,
      O => \n_0_addr_reg[4]_i_1__0\
    );
\addr_reg[4]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => n_0_mode_reg,
      I1 => x16x20_mode_reg2,
      O => \n_0_addr_reg[4]_i_2__0\
    );
\addr_reg[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00001A1A0F0F0F0A"
    )
    port map (
      I0 => \n_0_index_reg[4]\,
      I1 => \n_0_index_reg[0]\,
      I2 => \n_0_index_reg[3]\,
      I3 => n_0_mode_reg,
      I4 => \n_0_index_reg[1]\,
      I5 => \n_0_index_reg[2]\,
      O => \n_0_addr_reg[5]_i_1__0\
    );
\addr_reg[6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000011545554"
    )
    port map (
      I0 => \n_0_index_reg[2]\,
      I1 => \n_0_index_reg[1]\,
      I2 => n_0_mode_reg,
      I3 => \n_0_index_reg[3]\,
      I4 => \n_0_index_reg[0]\,
      I5 => \n_0_index_reg[4]\,
      O => \n_0_addr_reg[6]_i_1__0\
    );
\addr_reg[7]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5422262254222633"
    )
    port map (
      I0 => \n_0_index_reg[4]\,
      I1 => \n_0_index_reg[3]\,
      I2 => \n_0_index_reg[0]\,
      I3 => \n_0_index_reg[2]\,
      I4 => \n_0_index_reg[1]\,
      I5 => \n_0_addr_reg[7]_i_2__0\,
      O => \n_0_addr_reg[7]_i_1__0\
    );
\addr_reg[7]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DC"
    )
    port map (
      I0 => \n_0_index_reg[0]\,
      I1 => n_0_mode_reg,
      I2 => x16x20_mode_reg2,
      O => \n_0_addr_reg[7]_i_2__0\
    );
\addr_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => '1',
      D => \n_0_addr_reg[0]_i_1__0\,
      Q => \n_0_addr_reg_reg[0]\,
      R => RST_DCLK_RESET
    );
\addr_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => '1',
      D => \n_0_addr_reg[1]_i_1__0\,
      Q => \n_0_addr_reg_reg[1]\,
      R => RST_DCLK_RESET
    );
\addr_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => '1',
      D => \n_0_addr_reg[2]_i_1__0\,
      Q => \n_0_addr_reg_reg[2]\,
      R => RST_DCLK_RESET
    );
\addr_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => '1',
      D => \n_0_addr_reg[3]_i_1__0\,
      Q => \n_0_addr_reg_reg[3]\,
      R => RST_DCLK_RESET
    );
\addr_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => '1',
      D => \n_0_addr_reg[4]_i_1__0\,
      Q => \n_0_addr_reg_reg[4]\,
      R => RST_DCLK_RESET
    );
\addr_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => '1',
      D => \n_0_addr_reg[5]_i_1__0\,
      Q => \n_0_addr_reg_reg[5]\,
      R => RST_DCLK_RESET
    );
\addr_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => '1',
      D => \n_0_addr_reg[6]_i_1__0\,
      Q => \n_0_addr_reg_reg[6]\,
      R => RST_DCLK_RESET
    );
\addr_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => '1',
      D => \n_0_addr_reg[7]_i_1__0\,
      Q => \n_0_addr_reg_reg[7]\,
      R => RST_DCLK_RESET
    );
\di_reg[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
    port map (
      I0 => \n_0_di_reg[0]_i_2__0\,
      I1 => \n_0_di_reg[0]_i_3__0\,
      I2 => do_reg2(0),
      I3 => \n_0_index_reg[3]\,
      I4 => \n_0_di_reg[0]_i_4__0\,
      I5 => \n_0_index_reg[4]\,
      O => di_reg(0)
    );
\di_reg[0]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => rate_reg2(0),
      I1 => rate_reg2(1),
      O => \n_0_di_reg[0]_i_2__0\
    );
\di_reg[0]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEFB"
    )
    port map (
      I0 => \n_0_index_reg[2]\,
      I1 => \n_0_index_reg[0]\,
      I2 => n_0_mode_reg,
      I3 => \n_0_index_reg[1]\,
      O => \n_0_di_reg[0]_i_3__0\
    );
\di_reg[0]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0BBF000F0F0F0"
    )
    port map (
      I0 => rate_reg2(0),
      I1 => rate_reg2(1),
      I2 => do_reg2(0),
      I3 => \n_0_index_reg[1]\,
      I4 => \n_0_index_reg[2]\,
      I5 => \n_0_index_reg[0]\,
      O => \n_0_di_reg[0]_i_4__0\
    );
\di_reg[10]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"033B3B3300080000"
    )
    port map (
      I0 => \n_0_index_reg[0]\,
      I1 => \n_0_index_reg[4]\,
      I2 => \n_0_index_reg[3]\,
      I3 => \n_0_index_reg[2]\,
      I4 => \n_0_index_reg[1]\,
      I5 => do_reg2(10),
      O => di_reg(10)
    );
\di_reg[11]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
    port map (
      I0 => \n_0_di_reg[11]_i_2__0\,
      I1 => \n_0_index_reg[4]\,
      I2 => \n_0_di_reg[11]_i_3__0\,
      I3 => \n_0_index_reg[3]\,
      I4 => \n_0_di_reg[11]_i_4__0\,
      O => di_reg(11)
    );
\di_reg[11]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08083B0800000000"
    )
    port map (
      I0 => do_reg2(11),
      I1 => \n_0_index_reg[2]\,
      I2 => \n_0_index_reg[1]\,
      I3 => rate_reg2(1),
      I4 => rate_reg2(0),
      I5 => \n_0_index_reg[0]\,
      O => \n_0_di_reg[11]_i_2__0\
    );
\di_reg[11]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0BFFFF000B0000"
    )
    port map (
      I0 => rate_reg2(0),
      I1 => rate_reg2(1),
      I2 => \n_0_index_reg[1]\,
      I3 => \n_0_index_reg[0]\,
      I4 => \n_0_index_reg[2]\,
      I5 => do_reg2(11),
      O => \n_0_di_reg[11]_i_3__0\
    );
\di_reg[11]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBBFF8B0088008B"
    )
    port map (
      I0 => \n_0_di_reg[0]_i_2__0\,
      I1 => \n_0_index_reg[2]\,
      I2 => x16_reg2,
      I3 => \n_0_di_reg[11]_i_5__0\,
      I4 => \n_0_addr_reg[4]_i_2__0\,
      I5 => do_reg2(11),
      O => \n_0_di_reg[11]_i_4__0\
    );
\di_reg[11]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \n_0_index_reg[0]\,
      I1 => \n_0_index_reg[1]\,
      O => \n_0_di_reg[11]_i_5__0\
    );
\di_reg[12]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3000BBBB30008888"
    )
    port map (
      I0 => \n_0_di_reg[12]_i_2__0\,
      I1 => \n_0_index_reg[4]\,
      I2 => \n_0_index[4]_i_4__0\,
      I3 => do_reg2(12),
      I4 => \n_0_index_reg[3]\,
      I5 => \n_0_di_reg[12]_i_3__0\,
      O => di_reg(12)
    );
\di_reg[12]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0808080800300000"
    )
    port map (
      I0 => do_reg2(12),
      I1 => \n_0_index_reg[2]\,
      I2 => \n_0_index_reg[1]\,
      I3 => rate_reg2(0),
      I4 => rate_reg2(1),
      I5 => \n_0_index_reg[0]\,
      O => \n_0_di_reg[12]_i_2__0\
    );
\di_reg[12]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0F0F0F0DDF0F0"
    )
    port map (
      I0 => rate_reg2(1),
      I1 => rate_reg2(0),
      I2 => do_reg2(12),
      I3 => \n_0_index_reg[0]\,
      I4 => \n_0_index_reg[2]\,
      I5 => \n_0_index_reg[1]\,
      O => \n_0_di_reg[12]_i_3__0\
    );
\di_reg[13]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3000BBBB30008888"
    )
    port map (
      I0 => \n_0_di_reg[13]_i_2__0\,
      I1 => \n_0_index_reg[4]\,
      I2 => \n_0_index[4]_i_4__0\,
      I3 => do_reg2(13),
      I4 => \n_0_index_reg[3]\,
      I5 => \n_0_di_reg[13]_i_3__0\,
      O => di_reg(13)
    );
\di_reg[13]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0808080830300030"
    )
    port map (
      I0 => do_reg2(13),
      I1 => \n_0_index_reg[2]\,
      I2 => \n_0_index_reg[1]\,
      I3 => rate_reg2(1),
      I4 => rate_reg2(0),
      I5 => \n_0_index_reg[0]\,
      O => \n_0_di_reg[13]_i_2__0\
    );
\di_reg[13]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA8AAA8AAABAAA8A"
    )
    port map (
      I0 => do_reg2(13),
      I1 => \n_0_index_reg[0]\,
      I2 => \n_0_index_reg[2]\,
      I3 => \n_0_index_reg[1]\,
      I4 => rate_reg2(1),
      I5 => rate_reg2(0),
      O => \n_0_di_reg[13]_i_3__0\
    );
\di_reg[14]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
    port map (
      I0 => \n_0_di_reg[14]_i_2__0\,
      I1 => \n_0_index_reg[4]\,
      I2 => \n_0_di_reg[14]_i_3__0\,
      I3 => \n_0_index_reg[3]\,
      I4 => \n_0_di_reg[14]_i_4__0\,
      O => di_reg(14)
    );
\di_reg[14]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002202"
    )
    port map (
      I0 => \n_0_index_reg[0]\,
      I1 => \n_0_index_reg[1]\,
      I2 => \n_0_index_reg[2]\,
      I3 => do_reg2(14),
      I4 => \n_0_index_reg[3]\,
      O => \n_0_di_reg[14]_i_2__0\
    );
\di_reg[14]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7472747230507472"
    )
    port map (
      I0 => \n_0_index_reg[1]\,
      I1 => \n_0_index_reg[2]\,
      I2 => do_reg2(14),
      I3 => \n_0_index_reg[0]\,
      I4 => rate_reg2(1),
      I5 => rate_reg2(0),
      O => \n_0_di_reg[14]_i_3__0\
    );
\di_reg[14]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F000F044F0F0F0"
    )
    port map (
      I0 => rate_reg2(0),
      I1 => rate_reg2(1),
      I2 => do_reg2(14),
      I3 => \n_0_index_reg[2]\,
      I4 => \n_0_index_reg[0]\,
      I5 => \n_0_index_reg[1]\,
      O => \n_0_di_reg[14]_i_4__0\
    );
\di_reg[15]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"03333B3B00000008"
    )
    port map (
      I0 => \n_0_index_reg[0]\,
      I1 => \n_0_index_reg[4]\,
      I2 => \n_0_index_reg[3]\,
      I3 => \n_0_index_reg[2]\,
      I4 => \n_0_index_reg[1]\,
      I5 => do_reg2(15),
      O => di_reg(15)
    );
\di_reg[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8B88"
    )
    port map (
      I0 => \n_0_di_reg[1]_i_2__0\,
      I1 => \n_0_index_reg[4]\,
      I2 => \n_0_di_reg[1]_i_3__0\,
      I3 => \n_0_di_reg[1]_i_4__0\,
      O => di_reg(1)
    );
\di_reg[1]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008082808"
    )
    port map (
      I0 => \n_0_index_reg[0]\,
      I1 => \n_0_index_reg[1]\,
      I2 => \n_0_index_reg[2]\,
      I3 => rate_reg2(1),
      I4 => rate_reg2(0),
      I5 => \n_0_index_reg[3]\,
      O => \n_0_di_reg[1]_i_2__0\
    );
\di_reg[1]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC44C444C044C444"
    )
    port map (
      I0 => do_reg2(1),
      I1 => \n_0_index_reg[3]\,
      I2 => \n_0_index_reg[2]\,
      I3 => \n_0_index_reg[1]\,
      I4 => \n_0_index_reg[0]\,
      I5 => \n_0_di_reg[0]_i_2__0\,
      O => \n_0_di_reg[1]_i_3__0\
    );
\di_reg[1]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFCCC5555"
    )
    port map (
      I0 => \n_0_di_reg[1]_i_5__0\,
      I1 => do_reg2(1),
      I2 => \n_0_index_reg[1]\,
      I3 => \n_0_index_reg[0]\,
      I4 => \n_0_index_reg[2]\,
      I5 => \n_0_index_reg[3]\,
      O => \n_0_di_reg[1]_i_4__0\
    );
\di_reg[1]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"002F0F20F02FFF2F"
    )
    port map (
      I0 => rate_reg2(1),
      I1 => rate_reg2(0),
      I2 => \n_0_index_reg[1]\,
      I3 => \n_0_index_reg[0]\,
      I4 => n_0_mode_reg,
      I5 => do_reg2(1),
      O => \n_0_di_reg[1]_i_5__0\
    );
\di_reg[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBBBBABAAAB"
    )
    port map (
      I0 => \n_0_di_reg[2]_i_2__0\,
      I1 => \n_0_di_reg[2]_i_3__0\,
      I2 => \n_0_di_reg[2]_i_4__0\,
      I3 => \n_0_index_reg[2]\,
      I4 => do_reg2(2),
      I5 => \n_0_index_reg[3]\,
      O => di_reg(2)
    );
\di_reg[2]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002000"
    )
    port map (
      I0 => \n_0_index_reg[4]\,
      I1 => \n_0_index_reg[3]\,
      I2 => \n_0_index_reg[0]\,
      I3 => \n_0_index_reg[1]\,
      I4 => \n_0_index_reg[2]\,
      O => \n_0_di_reg[2]_i_2__0\
    );
\di_reg[2]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFAAEFAAEFAAAFAA"
    )
    port map (
      I0 => \n_0_index_reg[4]\,
      I1 => \n_0_index_reg[1]\,
      I2 => do_reg2(2),
      I3 => \n_0_index_reg[3]\,
      I4 => \n_0_index_reg[0]\,
      I5 => \n_0_index_reg[2]\,
      O => \n_0_di_reg[2]_i_3__0\
    );
\di_reg[2]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00BF0FB0F0BFFFBF"
    )
    port map (
      I0 => rate_reg2(0),
      I1 => rate_reg2(1),
      I2 => \n_0_index_reg[1]\,
      I3 => \n_0_index_reg[0]\,
      I4 => n_0_mode_reg,
      I5 => do_reg2(2),
      O => \n_0_di_reg[2]_i_4__0\
    );
\di_reg[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1700554037225702"
    )
    port map (
      I0 => \n_0_index_reg[4]\,
      I1 => \n_0_index_reg[3]\,
      I2 => \n_0_index_reg[1]\,
      I3 => do_reg2(3),
      I4 => \n_0_index_reg[0]\,
      I5 => \n_0_index_reg[2]\,
      O => di_reg(3)
    );
\di_reg[4]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"20AA20AA20AAA0AA"
    )
    port map (
      I0 => \n_0_di_reg[4]_i_4__0\,
      I1 => \n_0_index_reg[1]\,
      I2 => do_reg2(4),
      I3 => \n_0_index_reg[3]\,
      I4 => \n_0_index_reg[0]\,
      I5 => \n_0_index_reg[2]\,
      O => \n_0_di_reg[4]_i_2__0\
    );
\di_reg[4]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000CCE233"
    )
    port map (
      I0 => \n_0_di_reg[4]_i_5__0\,
      I1 => \n_0_index_reg[0]\,
      I2 => do_reg2(4),
      I3 => \n_0_index_reg[2]\,
      I4 => \n_0_index_reg[1]\,
      I5 => \n_0_index_reg[3]\,
      O => \n_0_di_reg[4]_i_3__0\
    );
\di_reg[4]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEEEEF222"
    )
    port map (
      I0 => \n_0_di_reg[4]_i_6__0\,
      I1 => \n_0_di_reg[6]_i_4__0\,
      I2 => \n_0_di_reg[4]_i_7__0\,
      I3 => \n_0_index_reg[0]\,
      I4 => \n_0_di_reg[0]_i_2__0\,
      I5 => \n_0_index_reg[3]\,
      O => \n_0_di_reg[4]_i_4__0\
    );
\di_reg[4]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => rate_reg2(1),
      I1 => rate_reg2(0),
      O => \n_0_di_reg[4]_i_5__0\
    );
\di_reg[4]_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8AAA"
    )
    port map (
      I0 => do_reg2(4),
      I1 => \n_0_index_reg[2]\,
      I2 => \n_0_index_reg[1]\,
      I3 => \n_0_index_reg[0]\,
      O => \n_0_di_reg[4]_i_6__0\
    );
\di_reg[4]_i_7__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_index_reg[1]\,
      I1 => \n_0_index_reg[2]\,
      O => \n_0_di_reg[4]_i_7__0\
    );
\di_reg[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3030000088BB8888"
    )
    port map (
      I0 => \n_0_di_reg[5]_i_2__0\,
      I1 => \n_0_index_reg[4]\,
      I2 => \n_0_index[4]_i_4__0\,
      I3 => \n_0_di_reg[6]_i_4__0\,
      I4 => do_reg2(5),
      I5 => \n_0_index_reg[3]\,
      O => di_reg(5)
    );
\di_reg[5]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6244620062446244"
    )
    port map (
      I0 => \n_0_index_reg[1]\,
      I1 => \n_0_index_reg[2]\,
      I2 => do_reg2(5),
      I3 => \n_0_index_reg[0]\,
      I4 => rate_reg2(0),
      I5 => rate_reg2(1),
      O => \n_0_di_reg[5]_i_2__0\
    );
\di_reg[6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3088308830BB3088"
    )
    port map (
      I0 => \n_0_di_reg[6]_i_2__0\,
      I1 => \n_0_index_reg[4]\,
      I2 => \n_0_di_reg[6]_i_3__0\,
      I3 => \n_0_index_reg[3]\,
      I4 => do_reg2(6),
      I5 => \n_0_di_reg[6]_i_4__0\,
      O => di_reg(6)
    );
\di_reg[6]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"38383B3800000000"
    )
    port map (
      I0 => do_reg2(6),
      I1 => \n_0_index_reg[2]\,
      I2 => \n_0_index_reg[1]\,
      I3 => rate_reg2(1),
      I4 => rate_reg2(0),
      I5 => \n_0_index_reg[0]\,
      O => \n_0_di_reg[6]_i_2__0\
    );
\di_reg[6]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6070"
    )
    port map (
      I0 => \n_0_index_reg[2]\,
      I1 => \n_0_index_reg[1]\,
      I2 => do_reg2(6),
      I3 => \n_0_index_reg[0]\,
      O => \n_0_di_reg[6]_i_3__0\
    );
\di_reg[6]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
    port map (
      I0 => n_0_mode_reg,
      I1 => x16x20_mode_reg2,
      I2 => \n_0_index_reg[0]\,
      I3 => \n_0_index_reg[1]\,
      I4 => \n_0_index_reg[2]\,
      O => \n_0_di_reg[6]_i_4__0\
    );
\di_reg[7]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"15157D5500012000"
    )
    port map (
      I0 => \n_0_index_reg[4]\,
      I1 => \n_0_index_reg[2]\,
      I2 => \n_0_index_reg[1]\,
      I3 => \n_0_index_reg[0]\,
      I4 => \n_0_index_reg[3]\,
      I5 => do_reg2(7),
      O => di_reg(7)
    );
\di_reg[8]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"033B3B3300080000"
    )
    port map (
      I0 => \n_0_index_reg[0]\,
      I1 => \n_0_index_reg[4]\,
      I2 => \n_0_index_reg[3]\,
      I3 => \n_0_index_reg[2]\,
      I4 => \n_0_index_reg[1]\,
      I5 => do_reg2(8),
      O => di_reg(8)
    );
\di_reg[9]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0B3B3B3B08080808"
    )
    port map (
      I0 => \n_0_di_reg[9]_i_2__0\,
      I1 => \n_0_index_reg[4]\,
      I2 => \n_0_index_reg[3]\,
      I3 => \n_0_index_reg[2]\,
      I4 => \n_0_index_reg[1]\,
      I5 => do_reg2(9),
      O => di_reg(9)
    );
\di_reg[9]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3B383B3B00000000"
    )
    port map (
      I0 => do_reg2(9),
      I1 => \n_0_index_reg[2]\,
      I2 => \n_0_index_reg[1]\,
      I3 => rate_reg2(0),
      I4 => rate_reg2(1),
      I5 => \n_0_index_reg[0]\,
      O => \n_0_di_reg[9]_i_2__0\
    );
\di_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => '1',
      D => di_reg(0),
      Q => \n_0_di_reg_reg[0]\,
      R => RST_DCLK_RESET
    );
\di_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => '1',
      D => di_reg(10),
      Q => \n_0_di_reg_reg[10]\,
      R => RST_DCLK_RESET
    );
\di_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => '1',
      D => di_reg(11),
      Q => \n_0_di_reg_reg[11]\,
      R => RST_DCLK_RESET
    );
\di_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => '1',
      D => di_reg(12),
      Q => \n_0_di_reg_reg[12]\,
      R => RST_DCLK_RESET
    );
\di_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => '1',
      D => di_reg(13),
      Q => \n_0_di_reg_reg[13]\,
      R => RST_DCLK_RESET
    );
\di_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => '1',
      D => di_reg(14),
      Q => \n_0_di_reg_reg[14]\,
      R => RST_DCLK_RESET
    );
\di_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => '1',
      D => di_reg(15),
      Q => \n_0_di_reg_reg[15]\,
      R => RST_DCLK_RESET
    );
\di_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => '1',
      D => di_reg(1),
      Q => \n_0_di_reg_reg[1]\,
      R => RST_DCLK_RESET
    );
\di_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => '1',
      D => di_reg(2),
      Q => \n_0_di_reg_reg[2]\,
      R => RST_DCLK_RESET
    );
\di_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => '1',
      D => di_reg(3),
      Q => \n_0_di_reg_reg[3]\,
      R => RST_DCLK_RESET
    );
\di_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => '1',
      D => di_reg(4),
      Q => \n_0_di_reg_reg[4]\,
      R => RST_DCLK_RESET
    );
\di_reg_reg[4]_i_1__0\: unisim.vcomponents.MUXF7
    port map (
      I0 => \n_0_di_reg[4]_i_2__0\,
      I1 => \n_0_di_reg[4]_i_3__0\,
      O => di_reg(4),
      S => \n_0_index_reg[4]\
    );
\di_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => '1',
      D => di_reg(5),
      Q => \n_0_di_reg_reg[5]\,
      R => RST_DCLK_RESET
    );
\di_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => '1',
      D => di_reg(6),
      Q => \n_0_di_reg_reg[6]\,
      R => RST_DCLK_RESET
    );
\di_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => '1',
      D => di_reg(7),
      Q => \n_0_di_reg_reg[7]\,
      R => RST_DCLK_RESET
    );
\di_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => '1',
      D => di_reg(8),
      Q => \n_0_di_reg_reg[8]\,
      R => RST_DCLK_RESET
    );
\di_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => '1',
      D => di_reg(9),
      Q => \n_0_di_reg_reg[9]\,
      R => RST_DCLK_RESET
    );
\do_reg1_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => ext_ch_gt_drpdo(0),
      Q => do_reg1(0),
      R => RST_DCLK_RESET
    );
\do_reg1_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => ext_ch_gt_drpdo(10),
      Q => do_reg1(10),
      R => RST_DCLK_RESET
    );
\do_reg1_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => ext_ch_gt_drpdo(11),
      Q => do_reg1(11),
      R => RST_DCLK_RESET
    );
\do_reg1_reg[12]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => ext_ch_gt_drpdo(12),
      Q => do_reg1(12),
      R => RST_DCLK_RESET
    );
\do_reg1_reg[13]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => ext_ch_gt_drpdo(13),
      Q => do_reg1(13),
      R => RST_DCLK_RESET
    );
\do_reg1_reg[14]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => ext_ch_gt_drpdo(14),
      Q => do_reg1(14),
      R => RST_DCLK_RESET
    );
\do_reg1_reg[15]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => ext_ch_gt_drpdo(15),
      Q => do_reg1(15),
      R => RST_DCLK_RESET
    );
\do_reg1_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => ext_ch_gt_drpdo(1),
      Q => do_reg1(1),
      R => RST_DCLK_RESET
    );
\do_reg1_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => ext_ch_gt_drpdo(2),
      Q => do_reg1(2),
      R => RST_DCLK_RESET
    );
\do_reg1_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => ext_ch_gt_drpdo(3),
      Q => do_reg1(3),
      R => RST_DCLK_RESET
    );
\do_reg1_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => ext_ch_gt_drpdo(4),
      Q => do_reg1(4),
      R => RST_DCLK_RESET
    );
\do_reg1_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => ext_ch_gt_drpdo(5),
      Q => do_reg1(5),
      R => RST_DCLK_RESET
    );
\do_reg1_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => ext_ch_gt_drpdo(6),
      Q => do_reg1(6),
      R => RST_DCLK_RESET
    );
\do_reg1_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => ext_ch_gt_drpdo(7),
      Q => do_reg1(7),
      R => RST_DCLK_RESET
    );
\do_reg1_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => ext_ch_gt_drpdo(8),
      Q => do_reg1(8),
      R => RST_DCLK_RESET
    );
\do_reg1_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => ext_ch_gt_drpdo(9),
      Q => do_reg1(9),
      R => RST_DCLK_RESET
    );
\do_reg2_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => do_reg1(0),
      Q => do_reg2(0),
      R => RST_DCLK_RESET
    );
\do_reg2_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => do_reg1(10),
      Q => do_reg2(10),
      R => RST_DCLK_RESET
    );
\do_reg2_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => do_reg1(11),
      Q => do_reg2(11),
      R => RST_DCLK_RESET
    );
\do_reg2_reg[12]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => do_reg1(12),
      Q => do_reg2(12),
      R => RST_DCLK_RESET
    );
\do_reg2_reg[13]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => do_reg1(13),
      Q => do_reg2(13),
      R => RST_DCLK_RESET
    );
\do_reg2_reg[14]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => do_reg1(14),
      Q => do_reg2(14),
      R => RST_DCLK_RESET
    );
\do_reg2_reg[15]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => do_reg1(15),
      Q => do_reg2(15),
      R => RST_DCLK_RESET
    );
\do_reg2_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => do_reg1(1),
      Q => do_reg2(1),
      R => RST_DCLK_RESET
    );
\do_reg2_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => do_reg1(2),
      Q => do_reg2(2),
      R => RST_DCLK_RESET
    );
\do_reg2_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => do_reg1(3),
      Q => do_reg2(3),
      R => RST_DCLK_RESET
    );
\do_reg2_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => do_reg1(4),
      Q => do_reg2(4),
      R => RST_DCLK_RESET
    );
\do_reg2_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => do_reg1(5),
      Q => do_reg2(5),
      R => RST_DCLK_RESET
    );
\do_reg2_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => do_reg1(6),
      Q => do_reg2(6),
      R => RST_DCLK_RESET
    );
\do_reg2_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => do_reg1(7),
      Q => do_reg2(7),
      R => RST_DCLK_RESET
    );
\do_reg2_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => do_reg1(8),
      Q => do_reg2(8),
      R => RST_DCLK_RESET
    );
\do_reg2_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => do_reg1(9),
      Q => do_reg2(9),
      R => RST_DCLK_RESET
    );
\done_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
    port map (
      I0 => \n_0_done_i_2__1\,
      I1 => \^drp_fsm\(0),
      I2 => start_reg2,
      I3 => \^drp_fsm\(6),
      I4 => \^drp_fsm\(5),
      O => done
    );
\done_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => \^drp_fsm\(1),
      I1 => \^drp_fsm\(4),
      I2 => \^drp_fsm\(2),
      I3 => \^drp_fsm\(3),
      O => \n_0_done_i_2__1\
    );
done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => '1',
      D => done,
      Q => DRP_DONE,
      R => RST_DCLK_RESET
    );
\fsm[0]_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F2FF"
    )
    port map (
      I0 => \^drp_fsm\(0),
      I1 => start_reg2,
      I2 => \n_0_fsm[0]_i_2__3\,
      I3 => \n_0_fsm[6]_i_2__0\,
      O => fsm(0)
    );
\fsm[0]_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2200220020222000"
    )
    port map (
      I0 => \^drp_fsm\(6),
      I1 => \n_0_fsm[1]_i_4__0\,
      I2 => n_0_mode_reg,
      I3 => \n_0_index_reg[0]\,
      I4 => x16x20_mode_reg2,
      I5 => \n_0_index_reg[2]\,
      O => \n_0_fsm[0]_i_2__3\
    );
\fsm[1]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
    port map (
      I0 => \n_0_fsm[6]_i_2__0\,
      I1 => \n_0_fsm[1]_i_2__4\,
      I2 => \n_0_fsm[1]_i_3__1\,
      O => fsm(1)
    );
\fsm[1]_i_2__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF8F8888"
    )
    port map (
      I0 => start_reg2,
      I1 => \^drp_fsm\(0),
      I2 => load_cnt(0),
      I3 => load_cnt(1),
      I4 => \^drp_fsm\(1),
      O => \n_0_fsm[1]_i_2__4\
    );
\fsm[1]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88AA88AA8A888AAA"
    )
    port map (
      I0 => \^drp_fsm\(6),
      I1 => \n_0_fsm[1]_i_4__0\,
      I2 => n_0_mode_reg,
      I3 => \n_0_index_reg[0]\,
      I4 => x16x20_mode_reg2,
      I5 => \n_0_index_reg[2]\,
      O => \n_0_fsm[1]_i_3__1\
    );
\fsm[1]_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFBE"
    )
    port map (
      I0 => \n_0_index_reg[1]\,
      I1 => \n_0_index_reg[2]\,
      I2 => \n_0_index_reg[4]\,
      I3 => \n_0_index_reg[3]\,
      O => \n_0_fsm[1]_i_4__0\
    );
\fsm[2]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
    port map (
      I0 => \n_0_fsm[6]_i_2__0\,
      I1 => load_cnt(1),
      I2 => \^drp_fsm\(1),
      I3 => load_cnt(0),
      O => fsm(2)
    );
\fsm[3]_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA08"
    )
    port map (
      I0 => \n_0_fsm[6]_i_2__0\,
      I1 => \^drp_fsm\(3),
      I2 => rdy_reg2,
      I3 => \^drp_fsm\(2),
      O => fsm(3)
    );
\fsm[4]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => \n_0_fsm[6]_i_2__0\,
      I1 => rdy_reg2,
      I2 => \^drp_fsm\(3),
      O => fsm(4)
    );
\fsm[5]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA08"
    )
    port map (
      I0 => \n_0_fsm[6]_i_2__0\,
      I1 => \^drp_fsm\(5),
      I2 => rdy_reg2,
      I3 => \^drp_fsm\(4),
      O => fsm(5)
    );
\fsm[6]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => \n_0_fsm[6]_i_2__0\,
      I1 => rdy_reg2,
      I2 => \^drp_fsm\(5),
      O => fsm(6)
    );
\fsm[6]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000116"
    )
    port map (
      I0 => \^drp_fsm\(0),
      I1 => \^drp_fsm\(1),
      I2 => \^drp_fsm\(2),
      I3 => \n_0_fsm[6]_i_3__0\,
      I4 => \n_0_fsm[6]_i_4__0\,
      O => \n_0_fsm[6]_i_2__0\
    );
\fsm[6]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0116"
    )
    port map (
      I0 => \^drp_fsm\(3),
      I1 => \^drp_fsm\(4),
      I2 => \^drp_fsm\(5),
      I3 => \^drp_fsm\(6),
      O => \n_0_fsm[6]_i_3__0\
    );
\fsm[6]_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEE8"
    )
    port map (
      I0 => \^drp_fsm\(3),
      I1 => \^drp_fsm\(4),
      I2 => \^drp_fsm\(5),
      I3 => \^drp_fsm\(6),
      O => \n_0_fsm[6]_i_4__0\
    );
\fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
    port map (
      C => I1,
      CE => '1',
      D => fsm(0),
      Q => \^drp_fsm\(0),
      S => RST_DCLK_RESET
    );
\fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => '1',
      D => fsm(1),
      Q => \^drp_fsm\(1),
      R => RST_DCLK_RESET
    );
\fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => '1',
      D => fsm(2),
      Q => \^drp_fsm\(2),
      R => RST_DCLK_RESET
    );
\fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => '1',
      D => fsm(3),
      Q => \^drp_fsm\(3),
      R => RST_DCLK_RESET
    );
\fsm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => '1',
      D => fsm(4),
      Q => \^drp_fsm\(4),
      R => RST_DCLK_RESET
    );
\fsm_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => '1',
      D => fsm(5),
      Q => \^drp_fsm\(5),
      R => RST_DCLK_RESET
    );
\fsm_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => '1',
      D => fsm(6),
      Q => \^drp_fsm\(6),
      R => RST_DCLK_RESET
    );
\gth_channel.gthe2_channel_i_i_13__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => ext_ch_gt_drpdi(15),
      I1 => \n_0_di_reg_reg[15]\,
      I2 => \^drp_fsm\(0),
      O => DRPDI(15)
    );
\gth_channel.gthe2_channel_i_i_14__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => ext_ch_gt_drpdi(14),
      I1 => \n_0_di_reg_reg[14]\,
      I2 => \^drp_fsm\(0),
      O => DRPDI(14)
    );
\gth_channel.gthe2_channel_i_i_15__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => ext_ch_gt_drpdi(13),
      I1 => \n_0_di_reg_reg[13]\,
      I2 => \^drp_fsm\(0),
      O => DRPDI(13)
    );
\gth_channel.gthe2_channel_i_i_16__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => ext_ch_gt_drpdi(12),
      I1 => \n_0_di_reg_reg[12]\,
      I2 => \^drp_fsm\(0),
      O => DRPDI(12)
    );
\gth_channel.gthe2_channel_i_i_17__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => ext_ch_gt_drpdi(11),
      I1 => \n_0_di_reg_reg[11]\,
      I2 => \^drp_fsm\(0),
      O => DRPDI(11)
    );
\gth_channel.gthe2_channel_i_i_18__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => ext_ch_gt_drpdi(10),
      I1 => \n_0_di_reg_reg[10]\,
      I2 => \^drp_fsm\(0),
      O => DRPDI(10)
    );
\gth_channel.gthe2_channel_i_i_19__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => ext_ch_gt_drpdi(9),
      I1 => \n_0_di_reg_reg[9]\,
      I2 => \^drp_fsm\(0),
      O => DRPDI(9)
    );
\gth_channel.gthe2_channel_i_i_20__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => ext_ch_gt_drpdi(8),
      I1 => \n_0_di_reg_reg[8]\,
      I2 => \^drp_fsm\(0),
      O => DRPDI(8)
    );
\gth_channel.gthe2_channel_i_i_21__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => ext_ch_gt_drpdi(7),
      I1 => \n_0_di_reg_reg[7]\,
      I2 => \^drp_fsm\(0),
      O => DRPDI(7)
    );
\gth_channel.gthe2_channel_i_i_22__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => ext_ch_gt_drpdi(6),
      I1 => \n_0_di_reg_reg[6]\,
      I2 => \^drp_fsm\(0),
      O => DRPDI(6)
    );
\gth_channel.gthe2_channel_i_i_23__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => ext_ch_gt_drpdi(5),
      I1 => \n_0_di_reg_reg[5]\,
      I2 => \^drp_fsm\(0),
      O => DRPDI(5)
    );
\gth_channel.gthe2_channel_i_i_24__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => ext_ch_gt_drpdi(4),
      I1 => \n_0_di_reg_reg[4]\,
      I2 => \^drp_fsm\(0),
      O => DRPDI(4)
    );
\gth_channel.gthe2_channel_i_i_25__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => ext_ch_gt_drpdi(3),
      I1 => \n_0_di_reg_reg[3]\,
      I2 => \^drp_fsm\(0),
      O => DRPDI(3)
    );
\gth_channel.gthe2_channel_i_i_26__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => ext_ch_gt_drpdi(2),
      I1 => \n_0_di_reg_reg[2]\,
      I2 => \^drp_fsm\(0),
      O => DRPDI(2)
    );
\gth_channel.gthe2_channel_i_i_27__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => ext_ch_gt_drpdi(1),
      I1 => \n_0_di_reg_reg[1]\,
      I2 => \^drp_fsm\(0),
      O => DRPDI(1)
    );
\gth_channel.gthe2_channel_i_i_28__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => ext_ch_gt_drpdi(0),
      I1 => \n_0_di_reg_reg[0]\,
      I2 => \^drp_fsm\(0),
      O => DRPDI(0)
    );
\gth_channel.gthe2_channel_i_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888888B8B888"
    )
    port map (
      I0 => ext_ch_gt_drpen(0),
      I1 => \^drp_fsm\(0),
      I2 => \n_0_gth_channel.gthe2_channel_i_i_55__0\,
      I3 => \^drp_fsm\(2),
      I4 => \^drp_fsm\(4),
      I5 => \^drp_fsm\(1),
      O => O1
    );
\gth_channel.gthe2_channel_i_i_46__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => ext_ch_gt_drpaddr(8),
      I1 => \^drp_fsm\(0),
      O => DRPADDR(8)
    );
\gth_channel.gthe2_channel_i_i_47__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => ext_ch_gt_drpaddr(7),
      I1 => \n_0_addr_reg_reg[7]\,
      I2 => \^drp_fsm\(0),
      O => DRPADDR(7)
    );
\gth_channel.gthe2_channel_i_i_48__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => ext_ch_gt_drpaddr(6),
      I1 => \n_0_addr_reg_reg[6]\,
      I2 => \^drp_fsm\(0),
      O => DRPADDR(6)
    );
\gth_channel.gthe2_channel_i_i_49__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => ext_ch_gt_drpaddr(5),
      I1 => \n_0_addr_reg_reg[5]\,
      I2 => \^drp_fsm\(0),
      O => DRPADDR(5)
    );
\gth_channel.gthe2_channel_i_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888888B888888888"
    )
    port map (
      I0 => ext_ch_gt_drpwe(0),
      I1 => \^drp_fsm\(0),
      I2 => \n_0_gth_channel.gthe2_channel_i_i_55__0\,
      I3 => \^drp_fsm\(1),
      I4 => \^drp_fsm\(2),
      I5 => \^drp_fsm\(4),
      O => O2
    );
\gth_channel.gthe2_channel_i_i_50__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => ext_ch_gt_drpaddr(4),
      I1 => \n_0_addr_reg_reg[4]\,
      I2 => \^drp_fsm\(0),
      O => DRPADDR(4)
    );
\gth_channel.gthe2_channel_i_i_51__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => ext_ch_gt_drpaddr(3),
      I1 => \n_0_addr_reg_reg[3]\,
      I2 => \^drp_fsm\(0),
      O => DRPADDR(3)
    );
\gth_channel.gthe2_channel_i_i_52__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => ext_ch_gt_drpaddr(2),
      I1 => \n_0_addr_reg_reg[2]\,
      I2 => \^drp_fsm\(0),
      O => DRPADDR(2)
    );
\gth_channel.gthe2_channel_i_i_53__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => ext_ch_gt_drpaddr(1),
      I1 => \n_0_addr_reg_reg[1]\,
      I2 => \^drp_fsm\(0),
      O => DRPADDR(1)
    );
\gth_channel.gthe2_channel_i_i_54__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => ext_ch_gt_drpaddr(0),
      I1 => \n_0_addr_reg_reg[0]\,
      I2 => \^drp_fsm\(0),
      O => DRPADDR(0)
    );
\gth_channel.gthe2_channel_i_i_55__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => \^drp_fsm\(5),
      I1 => \^drp_fsm\(0),
      I2 => \^drp_fsm\(6),
      I3 => \^drp_fsm\(3),
      O => \n_0_gth_channel.gthe2_channel_i_i_55__0\
    );
gtxreset_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => rst_gtreset,
      Q => gtxreset_reg1,
      R => RST_DCLK_RESET
    );
gtxreset_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => gtxreset_reg1,
      Q => gtxreset_reg2,
      R => RST_DCLK_RESET
    );
\index[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
    port map (
      I0 => \n_0_fsm[1]_i_3__1\,
      I1 => \n_0_index[4]_i_5__0\,
      I2 => \n_0_index_reg[0]\,
      O => \n_0_index[0]_i_1__0\
    );
\index[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0028"
    )
    port map (
      I0 => \n_0_fsm[1]_i_3__1\,
      I1 => \n_0_index_reg[0]\,
      I2 => \n_0_index_reg[1]\,
      I3 => \n_0_index[4]_i_5__0\,
      O => \n_0_index[1]_i_1__0\
    );
\index[2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002888"
    )
    port map (
      I0 => \n_0_fsm[1]_i_3__1\,
      I1 => \n_0_index_reg[2]\,
      I2 => \n_0_index_reg[1]\,
      I3 => \n_0_index_reg[0]\,
      I4 => \n_0_index[4]_i_5__0\,
      O => \n_0_index[2]_i_1__0\
    );
\index[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000028888888"
    )
    port map (
      I0 => \n_0_fsm[1]_i_3__1\,
      I1 => \n_0_index_reg[3]\,
      I2 => \n_0_index_reg[2]\,
      I3 => \n_0_index_reg[1]\,
      I4 => \n_0_index_reg[0]\,
      I5 => \n_0_index[4]_i_5__0\,
      O => \n_0_index[3]_i_1__0\
    );
\index[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFE0001"
    )
    port map (
      I0 => \^drp_fsm\(4),
      I1 => \^drp_fsm\(5),
      I2 => \^drp_fsm\(2),
      I3 => \^drp_fsm\(3),
      I4 => \^drp_fsm\(1),
      I5 => \n_0_index[4]_i_3__0\,
      O => \n_0_index[4]_i_1__0\
    );
\index[4]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000088288888"
    )
    port map (
      I0 => \n_0_fsm[1]_i_3__1\,
      I1 => \n_0_index_reg[4]\,
      I2 => \n_0_index_reg[0]\,
      I3 => \n_0_index[4]_i_4__0\,
      I4 => \n_0_index_reg[3]\,
      I5 => \n_0_index[4]_i_5__0\,
      O => \n_0_index[4]_i_2__0\
    );
\index[4]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFEFEEC"
    )
    port map (
      I0 => \^drp_fsm\(2),
      I1 => \^drp_fsm\(6),
      I2 => \^drp_fsm\(3),
      I3 => \^drp_fsm\(4),
      I4 => \^drp_fsm\(5),
      I5 => \^drp_fsm\(0),
      O => \n_0_index[4]_i_3__0\
    );
\index[4]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
    port map (
      I0 => \n_0_index_reg[2]\,
      I1 => \n_0_index_reg[1]\,
      O => \n_0_index[4]_i_4__0\
    );
\index[4]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => \^drp_fsm\(5),
      I1 => \^drp_fsm\(0),
      I2 => \^drp_fsm\(3),
      I3 => \^drp_fsm\(2),
      I4 => \^drp_fsm\(4),
      I5 => \^drp_fsm\(1),
      O => \n_0_index[4]_i_5__0\
    );
\index_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \n_0_index[4]_i_1__0\,
      D => \n_0_index[0]_i_1__0\,
      Q => \n_0_index_reg[0]\,
      R => RST_DCLK_RESET
    );
\index_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \n_0_index[4]_i_1__0\,
      D => \n_0_index[1]_i_1__0\,
      Q => \n_0_index_reg[1]\,
      R => RST_DCLK_RESET
    );
\index_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \n_0_index[4]_i_1__0\,
      D => \n_0_index[2]_i_1__0\,
      Q => \n_0_index_reg[2]\,
      R => RST_DCLK_RESET
    );
\index_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \n_0_index[4]_i_1__0\,
      D => \n_0_index[3]_i_1__0\,
      Q => \n_0_index_reg[3]\,
      R => RST_DCLK_RESET
    );
\index_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \n_0_index[4]_i_1__0\,
      D => \n_0_index[4]_i_2__0\,
      Q => \n_0_index_reg[4]\,
      R => RST_DCLK_RESET
    );
\load_cnt[0]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000020"
    )
    port map (
      I0 => \n_0_gth_channel.gthe2_channel_i_i_55__0\,
      I1 => load_cnt(1),
      I2 => \^drp_fsm\(1),
      I3 => \^drp_fsm\(4),
      I4 => \^drp_fsm\(2),
      O => \n_0_load_cnt[0]_i_1__1\
    );
\load_cnt_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => '1',
      D => \n_0_load_cnt[0]_i_1__1\,
      Q => load_cnt(0),
      R => RST_DCLK_RESET
    );
\load_cnt_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => '1',
      D => '0',
      Q => load_cnt(1),
      R => RST_DCLK_RESET
    );
\mode_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000022220"
    )
    port map (
      I0 => n_0_mode_reg,
      I1 => \^drp_fsm\(0),
      I2 => \n_0_mode_i_2__1\,
      I3 => \n_0_mode_i_3__0\,
      I4 => \^drp_fsm\(1),
      I5 => \n_0_mode_i_4__0\,
      O => \n_0_mode_i_1__1\
    );
\mode_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \^drp_fsm\(4),
      I1 => \^drp_fsm\(2),
      O => \n_0_mode_i_2__1\
    );
\mode_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => \^drp_fsm\(5),
      I1 => \^drp_fsm\(6),
      I2 => \^drp_fsm\(3),
      O => \n_0_mode_i_3__0\
    );
\mode_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFEFCC0"
    )
    port map (
      I0 => \n_0_fsm[0]_i_2__3\,
      I1 => \^drp_fsm\(2),
      I2 => \^drp_fsm\(4),
      I3 => \^drp_fsm\(3),
      I4 => \^drp_fsm\(6),
      I5 => \^drp_fsm\(5),
      O => \n_0_mode_i_4__0\
    );
mode_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => '1',
      D => \n_0_mode_i_1__1\,
      Q => n_0_mode_reg,
      R => RST_DCLK_RESET
    );
\rate_reg1_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => PIPETXRATE(0),
      Q => rate_reg1(0),
      R => RST_DCLK_RESET
    );
\rate_reg1_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => PIPETXRATE(1),
      Q => rate_reg1(1),
      R => RST_DCLK_RESET
    );
\rate_reg2_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => rate_reg1(0),
      Q => rate_reg2(0),
      R => RST_DCLK_RESET
    );
\rate_reg2_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => rate_reg1(1),
      Q => rate_reg2(1),
      R => RST_DCLK_RESET
    );
rdy_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => ext_ch_gt_drprdy(0),
      Q => rdy_reg1,
      R => RST_DCLK_RESET
    );
rdy_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => rdy_reg1,
      Q => rdy_reg2,
      R => RST_DCLK_RESET
    );
start_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => DRP_START,
      Q => start_reg1,
      R => RST_DCLK_RESET
    );
start_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => start_reg1,
      Q => start_reg2,
      R => RST_DCLK_RESET
    );
x16_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => DRP_X16,
      Q => x16_reg1,
      R => RST_DCLK_RESET
    );
x16_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => x16_reg1,
      Q => x16_reg2,
      R => RST_DCLK_RESET
    );
x16x20_mode_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => DRP_X16X20_MODE,
      Q => x16x20_mode_reg1,
      R => RST_DCLK_RESET
    );
x16x20_mode_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => x16x20_mode_reg1,
      Q => x16x20_mode_reg2,
      R => RST_DCLK_RESET
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_7x_0_pcie3_7x_0_pipe_drp_13 is
  port (
    DRP_FSM : out STD_LOGIC_VECTOR ( 6 downto 0 );
    DRPADDR : out STD_LOGIC_VECTOR ( 8 downto 0 );
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    DRPDI : out STD_LOGIC_VECTOR ( 15 downto 0 );
    DRP_DONE : out STD_LOGIC;
    ext_ch_gt_drpaddr : in STD_LOGIC_VECTOR ( 8 downto 0 );
    ext_ch_gt_drpen : in STD_LOGIC_VECTOR ( 0 to 0 );
    ext_ch_gt_drpwe : in STD_LOGIC_VECTOR ( 0 to 0 );
    ext_ch_gt_drpdi : in STD_LOGIC_VECTOR ( 15 downto 0 );
    RST_DCLK_RESET : in STD_LOGIC;
    DRP_X16X20_MODE : in STD_LOGIC;
    I1 : in STD_LOGIC;
    DRP_START : in STD_LOGIC;
    ext_ch_gt_drprdy : in STD_LOGIC_VECTOR ( 0 to 0 );
    PIPETXRATE : in STD_LOGIC_VECTOR ( 1 downto 0 );
    DRP_X16 : in STD_LOGIC;
    ext_ch_gt_drpdo : in STD_LOGIC_VECTOR ( 15 downto 0 );
    rst_gtreset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_7x_0_pcie3_7x_0_pipe_drp_13 : entity is "pcie3_7x_0_pipe_drp";
end pcie3_7x_0_pcie3_7x_0_pipe_drp_13;

architecture STRUCTURE of pcie3_7x_0_pcie3_7x_0_pipe_drp_13 is
  signal \^drp_fsm\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal di_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal do_reg1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal do_reg2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal done : STD_LOGIC;
  signal fsm : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal gtxreset_reg1 : STD_LOGIC;
  signal gtxreset_reg2 : STD_LOGIC;
  signal load_cnt : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \n_0_addr_reg[0]_i_1__2\ : STD_LOGIC;
  signal \n_0_addr_reg[1]_i_1__2\ : STD_LOGIC;
  signal \n_0_addr_reg[2]_i_1__2\ : STD_LOGIC;
  signal \n_0_addr_reg[3]_i_1__2\ : STD_LOGIC;
  signal \n_0_addr_reg[4]_i_1__2\ : STD_LOGIC;
  signal \n_0_addr_reg[4]_i_2__2\ : STD_LOGIC;
  signal \n_0_addr_reg[5]_i_1__2\ : STD_LOGIC;
  signal \n_0_addr_reg[6]_i_1__2\ : STD_LOGIC;
  signal \n_0_addr_reg[7]_i_1__2\ : STD_LOGIC;
  signal \n_0_addr_reg[7]_i_2__2\ : STD_LOGIC;
  signal \n_0_addr_reg_reg[0]\ : STD_LOGIC;
  signal \n_0_addr_reg_reg[1]\ : STD_LOGIC;
  signal \n_0_addr_reg_reg[2]\ : STD_LOGIC;
  signal \n_0_addr_reg_reg[3]\ : STD_LOGIC;
  signal \n_0_addr_reg_reg[4]\ : STD_LOGIC;
  signal \n_0_addr_reg_reg[5]\ : STD_LOGIC;
  signal \n_0_addr_reg_reg[6]\ : STD_LOGIC;
  signal \n_0_addr_reg_reg[7]\ : STD_LOGIC;
  signal \n_0_di_reg[0]_i_2__2\ : STD_LOGIC;
  signal \n_0_di_reg[0]_i_3__2\ : STD_LOGIC;
  signal \n_0_di_reg[0]_i_4__2\ : STD_LOGIC;
  signal \n_0_di_reg[11]_i_2__2\ : STD_LOGIC;
  signal \n_0_di_reg[11]_i_3__2\ : STD_LOGIC;
  signal \n_0_di_reg[11]_i_4__2\ : STD_LOGIC;
  signal \n_0_di_reg[11]_i_5__2\ : STD_LOGIC;
  signal \n_0_di_reg[12]_i_2__2\ : STD_LOGIC;
  signal \n_0_di_reg[12]_i_3__2\ : STD_LOGIC;
  signal \n_0_di_reg[13]_i_2__2\ : STD_LOGIC;
  signal \n_0_di_reg[13]_i_3__2\ : STD_LOGIC;
  signal \n_0_di_reg[14]_i_2__2\ : STD_LOGIC;
  signal \n_0_di_reg[14]_i_3__2\ : STD_LOGIC;
  signal \n_0_di_reg[14]_i_4__2\ : STD_LOGIC;
  signal \n_0_di_reg[1]_i_2__2\ : STD_LOGIC;
  signal \n_0_di_reg[1]_i_3__2\ : STD_LOGIC;
  signal \n_0_di_reg[1]_i_4__2\ : STD_LOGIC;
  signal \n_0_di_reg[1]_i_5__2\ : STD_LOGIC;
  signal \n_0_di_reg[2]_i_2__2\ : STD_LOGIC;
  signal \n_0_di_reg[2]_i_3__2\ : STD_LOGIC;
  signal \n_0_di_reg[2]_i_4__2\ : STD_LOGIC;
  signal \n_0_di_reg[4]_i_2__2\ : STD_LOGIC;
  signal \n_0_di_reg[4]_i_3__2\ : STD_LOGIC;
  signal \n_0_di_reg[4]_i_4__2\ : STD_LOGIC;
  signal \n_0_di_reg[4]_i_5__2\ : STD_LOGIC;
  signal \n_0_di_reg[4]_i_6__2\ : STD_LOGIC;
  signal \n_0_di_reg[4]_i_7__2\ : STD_LOGIC;
  signal \n_0_di_reg[5]_i_2__2\ : STD_LOGIC;
  signal \n_0_di_reg[6]_i_2__2\ : STD_LOGIC;
  signal \n_0_di_reg[6]_i_3__2\ : STD_LOGIC;
  signal \n_0_di_reg[6]_i_4__2\ : STD_LOGIC;
  signal \n_0_di_reg[9]_i_2__2\ : STD_LOGIC;
  signal \n_0_di_reg_reg[0]\ : STD_LOGIC;
  signal \n_0_di_reg_reg[10]\ : STD_LOGIC;
  signal \n_0_di_reg_reg[11]\ : STD_LOGIC;
  signal \n_0_di_reg_reg[12]\ : STD_LOGIC;
  signal \n_0_di_reg_reg[13]\ : STD_LOGIC;
  signal \n_0_di_reg_reg[14]\ : STD_LOGIC;
  signal \n_0_di_reg_reg[15]\ : STD_LOGIC;
  signal \n_0_di_reg_reg[1]\ : STD_LOGIC;
  signal \n_0_di_reg_reg[2]\ : STD_LOGIC;
  signal \n_0_di_reg_reg[3]\ : STD_LOGIC;
  signal \n_0_di_reg_reg[4]\ : STD_LOGIC;
  signal \n_0_di_reg_reg[5]\ : STD_LOGIC;
  signal \n_0_di_reg_reg[6]\ : STD_LOGIC;
  signal \n_0_di_reg_reg[7]\ : STD_LOGIC;
  signal \n_0_di_reg_reg[8]\ : STD_LOGIC;
  signal \n_0_di_reg_reg[9]\ : STD_LOGIC;
  signal \n_0_done_i_2__3\ : STD_LOGIC;
  signal \n_0_fsm[0]_i_2__7\ : STD_LOGIC;
  signal \n_0_fsm[1]_i_2__8\ : STD_LOGIC;
  signal \n_0_fsm[1]_i_3__3\ : STD_LOGIC;
  signal \n_0_fsm[1]_i_4__2\ : STD_LOGIC;
  signal \n_0_fsm[6]_i_2__2\ : STD_LOGIC;
  signal \n_0_fsm[6]_i_3__2\ : STD_LOGIC;
  signal \n_0_fsm[6]_i_4__2\ : STD_LOGIC;
  signal \n_0_gth_channel.gthe2_channel_i_i_58\ : STD_LOGIC;
  signal \n_0_index[0]_i_1__2\ : STD_LOGIC;
  signal \n_0_index[1]_i_1__2\ : STD_LOGIC;
  signal \n_0_index[2]_i_1__2\ : STD_LOGIC;
  signal \n_0_index[3]_i_1__2\ : STD_LOGIC;
  signal \n_0_index[4]_i_1__2\ : STD_LOGIC;
  signal \n_0_index[4]_i_2__2\ : STD_LOGIC;
  signal \n_0_index[4]_i_3__2\ : STD_LOGIC;
  signal \n_0_index[4]_i_4__2\ : STD_LOGIC;
  signal \n_0_index[4]_i_5__2\ : STD_LOGIC;
  signal \n_0_index_reg[0]\ : STD_LOGIC;
  signal \n_0_index_reg[1]\ : STD_LOGIC;
  signal \n_0_index_reg[2]\ : STD_LOGIC;
  signal \n_0_index_reg[3]\ : STD_LOGIC;
  signal \n_0_index_reg[4]\ : STD_LOGIC;
  signal \n_0_load_cnt[0]_i_1__3\ : STD_LOGIC;
  signal \n_0_mode_i_1__3\ : STD_LOGIC;
  signal \n_0_mode_i_2__3\ : STD_LOGIC;
  signal \n_0_mode_i_3__2\ : STD_LOGIC;
  signal \n_0_mode_i_4__2\ : STD_LOGIC;
  signal n_0_mode_reg : STD_LOGIC;
  signal rate_reg1 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal rate_reg2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal rdy_reg1 : STD_LOGIC;
  signal rdy_reg2 : STD_LOGIC;
  signal start_reg1 : STD_LOGIC;
  signal start_reg2 : STD_LOGIC;
  signal x16_reg1 : STD_LOGIC;
  signal x16_reg2 : STD_LOGIC;
  signal x16x20_mode_reg1 : STD_LOGIC;
  signal x16x20_mode_reg2 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \di_reg[0]_i_3__2\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \di_reg[2]_i_2__2\ : label is "soft_lutpair101";
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \do_reg1_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \do_reg1_reg[0]\ : label is "yes";
  attribute ASYNC_REG of \do_reg1_reg[10]\ : label is std.standard.true;
  attribute KEEP of \do_reg1_reg[10]\ : label is "yes";
  attribute ASYNC_REG of \do_reg1_reg[11]\ : label is std.standard.true;
  attribute KEEP of \do_reg1_reg[11]\ : label is "yes";
  attribute ASYNC_REG of \do_reg1_reg[12]\ : label is std.standard.true;
  attribute KEEP of \do_reg1_reg[12]\ : label is "yes";
  attribute ASYNC_REG of \do_reg1_reg[13]\ : label is std.standard.true;
  attribute KEEP of \do_reg1_reg[13]\ : label is "yes";
  attribute ASYNC_REG of \do_reg1_reg[14]\ : label is std.standard.true;
  attribute KEEP of \do_reg1_reg[14]\ : label is "yes";
  attribute ASYNC_REG of \do_reg1_reg[15]\ : label is std.standard.true;
  attribute KEEP of \do_reg1_reg[15]\ : label is "yes";
  attribute ASYNC_REG of \do_reg1_reg[1]\ : label is std.standard.true;
  attribute KEEP of \do_reg1_reg[1]\ : label is "yes";
  attribute ASYNC_REG of \do_reg1_reg[2]\ : label is std.standard.true;
  attribute KEEP of \do_reg1_reg[2]\ : label is "yes";
  attribute ASYNC_REG of \do_reg1_reg[3]\ : label is std.standard.true;
  attribute KEEP of \do_reg1_reg[3]\ : label is "yes";
  attribute ASYNC_REG of \do_reg1_reg[4]\ : label is std.standard.true;
  attribute KEEP of \do_reg1_reg[4]\ : label is "yes";
  attribute ASYNC_REG of \do_reg1_reg[5]\ : label is std.standard.true;
  attribute KEEP of \do_reg1_reg[5]\ : label is "yes";
  attribute ASYNC_REG of \do_reg1_reg[6]\ : label is std.standard.true;
  attribute KEEP of \do_reg1_reg[6]\ : label is "yes";
  attribute ASYNC_REG of \do_reg1_reg[7]\ : label is std.standard.true;
  attribute KEEP of \do_reg1_reg[7]\ : label is "yes";
  attribute ASYNC_REG of \do_reg1_reg[8]\ : label is std.standard.true;
  attribute KEEP of \do_reg1_reg[8]\ : label is "yes";
  attribute ASYNC_REG of \do_reg1_reg[9]\ : label is std.standard.true;
  attribute KEEP of \do_reg1_reg[9]\ : label is "yes";
  attribute ASYNC_REG of \do_reg2_reg[0]\ : label is std.standard.true;
  attribute KEEP of \do_reg2_reg[0]\ : label is "yes";
  attribute ASYNC_REG of \do_reg2_reg[10]\ : label is std.standard.true;
  attribute KEEP of \do_reg2_reg[10]\ : label is "yes";
  attribute ASYNC_REG of \do_reg2_reg[11]\ : label is std.standard.true;
  attribute KEEP of \do_reg2_reg[11]\ : label is "yes";
  attribute ASYNC_REG of \do_reg2_reg[12]\ : label is std.standard.true;
  attribute KEEP of \do_reg2_reg[12]\ : label is "yes";
  attribute ASYNC_REG of \do_reg2_reg[13]\ : label is std.standard.true;
  attribute KEEP of \do_reg2_reg[13]\ : label is "yes";
  attribute ASYNC_REG of \do_reg2_reg[14]\ : label is std.standard.true;
  attribute KEEP of \do_reg2_reg[14]\ : label is "yes";
  attribute ASYNC_REG of \do_reg2_reg[15]\ : label is std.standard.true;
  attribute KEEP of \do_reg2_reg[15]\ : label is "yes";
  attribute ASYNC_REG of \do_reg2_reg[1]\ : label is std.standard.true;
  attribute KEEP of \do_reg2_reg[1]\ : label is "yes";
  attribute ASYNC_REG of \do_reg2_reg[2]\ : label is std.standard.true;
  attribute KEEP of \do_reg2_reg[2]\ : label is "yes";
  attribute ASYNC_REG of \do_reg2_reg[3]\ : label is std.standard.true;
  attribute KEEP of \do_reg2_reg[3]\ : label is "yes";
  attribute ASYNC_REG of \do_reg2_reg[4]\ : label is std.standard.true;
  attribute KEEP of \do_reg2_reg[4]\ : label is "yes";
  attribute ASYNC_REG of \do_reg2_reg[5]\ : label is std.standard.true;
  attribute KEEP of \do_reg2_reg[5]\ : label is "yes";
  attribute ASYNC_REG of \do_reg2_reg[6]\ : label is std.standard.true;
  attribute KEEP of \do_reg2_reg[6]\ : label is "yes";
  attribute ASYNC_REG of \do_reg2_reg[7]\ : label is std.standard.true;
  attribute KEEP of \do_reg2_reg[7]\ : label is "yes";
  attribute ASYNC_REG of \do_reg2_reg[8]\ : label is std.standard.true;
  attribute KEEP of \do_reg2_reg[8]\ : label is "yes";
  attribute ASYNC_REG of \do_reg2_reg[9]\ : label is std.standard.true;
  attribute KEEP of \do_reg2_reg[9]\ : label is "yes";
  attribute ASYNC_REG of gtxreset_reg1_reg : label is std.standard.true;
  attribute KEEP of gtxreset_reg1_reg : label is "yes";
  attribute ASYNC_REG of gtxreset_reg2_reg : label is std.standard.true;
  attribute KEEP of gtxreset_reg2_reg : label is "yes";
  attribute ASYNC_REG of \rate_reg1_reg[0]\ : label is std.standard.true;
  attribute KEEP of \rate_reg1_reg[0]\ : label is "yes";
  attribute ASYNC_REG of \rate_reg1_reg[1]\ : label is std.standard.true;
  attribute KEEP of \rate_reg1_reg[1]\ : label is "yes";
  attribute ASYNC_REG of \rate_reg2_reg[0]\ : label is std.standard.true;
  attribute KEEP of \rate_reg2_reg[0]\ : label is "yes";
  attribute ASYNC_REG of \rate_reg2_reg[1]\ : label is std.standard.true;
  attribute KEEP of \rate_reg2_reg[1]\ : label is "yes";
  attribute ASYNC_REG of rdy_reg1_reg : label is std.standard.true;
  attribute KEEP of rdy_reg1_reg : label is "yes";
  attribute ASYNC_REG of rdy_reg2_reg : label is std.standard.true;
  attribute KEEP of rdy_reg2_reg : label is "yes";
  attribute ASYNC_REG of start_reg1_reg : label is std.standard.true;
  attribute KEEP of start_reg1_reg : label is "yes";
  attribute ASYNC_REG of start_reg2_reg : label is std.standard.true;
  attribute KEEP of start_reg2_reg : label is "yes";
  attribute ASYNC_REG of x16_reg1_reg : label is std.standard.true;
  attribute KEEP of x16_reg1_reg : label is "yes";
  attribute ASYNC_REG of x16_reg2_reg : label is std.standard.true;
  attribute KEEP of x16_reg2_reg : label is "yes";
  attribute ASYNC_REG of x16x20_mode_reg1_reg : label is std.standard.true;
  attribute KEEP of x16x20_mode_reg1_reg : label is "yes";
  attribute ASYNC_REG of x16x20_mode_reg2_reg : label is std.standard.true;
  attribute KEEP of x16x20_mode_reg2_reg : label is "yes";
begin
  DRP_FSM(6 downto 0) <= \^drp_fsm\(6 downto 0);
\addr_reg[0]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1471357514713564"
    )
    port map (
      I0 => \n_0_index_reg[4]\,
      I1 => \n_0_index_reg[3]\,
      I2 => \n_0_index_reg[0]\,
      I3 => \n_0_index_reg[2]\,
      I4 => \n_0_index_reg[1]\,
      I5 => \n_0_addr_reg[7]_i_2__2\,
      O => \n_0_addr_reg[0]_i_1__2\
    );
\addr_reg[1]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"404050500F0F0500"
    )
    port map (
      I0 => \n_0_index_reg[4]\,
      I1 => \n_0_index_reg[0]\,
      I2 => \n_0_index_reg[3]\,
      I3 => n_0_mode_reg,
      I4 => \n_0_index_reg[1]\,
      I5 => \n_0_index_reg[2]\,
      O => \n_0_addr_reg[1]_i_1__2\
    );
\addr_reg[2]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"051005105A055A00"
    )
    port map (
      I0 => \n_0_index_reg[4]\,
      I1 => \n_0_index_reg[0]\,
      I2 => \n_0_index_reg[3]\,
      I3 => \n_0_index_reg[2]\,
      I4 => n_0_mode_reg,
      I5 => \n_0_index_reg[1]\,
      O => \n_0_addr_reg[2]_i_1__2\
    );
\addr_reg[3]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5767576753275326"
    )
    port map (
      I0 => \n_0_index_reg[4]\,
      I1 => \n_0_index_reg[3]\,
      I2 => \n_0_index_reg[2]\,
      I3 => \n_0_index_reg[1]\,
      I4 => \n_0_addr_reg[4]_i_2__2\,
      I5 => \n_0_index_reg[0]\,
      O => \n_0_addr_reg[3]_i_1__2\
    );
\addr_reg[4]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FCCFFF01"
    )
    port map (
      I0 => \n_0_addr_reg[4]_i_2__2\,
      I1 => \n_0_index_reg[0]\,
      I2 => \n_0_index_reg[1]\,
      I3 => \n_0_index_reg[2]\,
      I4 => \n_0_index_reg[3]\,
      I5 => \n_0_index_reg[4]\,
      O => \n_0_addr_reg[4]_i_1__2\
    );
\addr_reg[4]_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => n_0_mode_reg,
      I1 => x16x20_mode_reg2,
      O => \n_0_addr_reg[4]_i_2__2\
    );
\addr_reg[5]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00001A1A0F0F0F0A"
    )
    port map (
      I0 => \n_0_index_reg[4]\,
      I1 => \n_0_index_reg[0]\,
      I2 => \n_0_index_reg[3]\,
      I3 => n_0_mode_reg,
      I4 => \n_0_index_reg[1]\,
      I5 => \n_0_index_reg[2]\,
      O => \n_0_addr_reg[5]_i_1__2\
    );
\addr_reg[6]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000011545554"
    )
    port map (
      I0 => \n_0_index_reg[2]\,
      I1 => \n_0_index_reg[1]\,
      I2 => n_0_mode_reg,
      I3 => \n_0_index_reg[3]\,
      I4 => \n_0_index_reg[0]\,
      I5 => \n_0_index_reg[4]\,
      O => \n_0_addr_reg[6]_i_1__2\
    );
\addr_reg[7]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5422262254222633"
    )
    port map (
      I0 => \n_0_index_reg[4]\,
      I1 => \n_0_index_reg[3]\,
      I2 => \n_0_index_reg[0]\,
      I3 => \n_0_index_reg[2]\,
      I4 => \n_0_index_reg[1]\,
      I5 => \n_0_addr_reg[7]_i_2__2\,
      O => \n_0_addr_reg[7]_i_1__2\
    );
\addr_reg[7]_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DC"
    )
    port map (
      I0 => \n_0_index_reg[0]\,
      I1 => n_0_mode_reg,
      I2 => x16x20_mode_reg2,
      O => \n_0_addr_reg[7]_i_2__2\
    );
\addr_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => '1',
      D => \n_0_addr_reg[0]_i_1__2\,
      Q => \n_0_addr_reg_reg[0]\,
      R => RST_DCLK_RESET
    );
\addr_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => '1',
      D => \n_0_addr_reg[1]_i_1__2\,
      Q => \n_0_addr_reg_reg[1]\,
      R => RST_DCLK_RESET
    );
\addr_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => '1',
      D => \n_0_addr_reg[2]_i_1__2\,
      Q => \n_0_addr_reg_reg[2]\,
      R => RST_DCLK_RESET
    );
\addr_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => '1',
      D => \n_0_addr_reg[3]_i_1__2\,
      Q => \n_0_addr_reg_reg[3]\,
      R => RST_DCLK_RESET
    );
\addr_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => '1',
      D => \n_0_addr_reg[4]_i_1__2\,
      Q => \n_0_addr_reg_reg[4]\,
      R => RST_DCLK_RESET
    );
\addr_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => '1',
      D => \n_0_addr_reg[5]_i_1__2\,
      Q => \n_0_addr_reg_reg[5]\,
      R => RST_DCLK_RESET
    );
\addr_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => '1',
      D => \n_0_addr_reg[6]_i_1__2\,
      Q => \n_0_addr_reg_reg[6]\,
      R => RST_DCLK_RESET
    );
\addr_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => '1',
      D => \n_0_addr_reg[7]_i_1__2\,
      Q => \n_0_addr_reg_reg[7]\,
      R => RST_DCLK_RESET
    );
\di_reg[0]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
    port map (
      I0 => \n_0_di_reg[0]_i_2__2\,
      I1 => \n_0_di_reg[0]_i_3__2\,
      I2 => do_reg2(0),
      I3 => \n_0_index_reg[3]\,
      I4 => \n_0_di_reg[0]_i_4__2\,
      I5 => \n_0_index_reg[4]\,
      O => di_reg(0)
    );
\di_reg[0]_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => rate_reg2(0),
      I1 => rate_reg2(1),
      O => \n_0_di_reg[0]_i_2__2\
    );
\di_reg[0]_i_3__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEFB"
    )
    port map (
      I0 => \n_0_index_reg[2]\,
      I1 => \n_0_index_reg[0]\,
      I2 => n_0_mode_reg,
      I3 => \n_0_index_reg[1]\,
      O => \n_0_di_reg[0]_i_3__2\
    );
\di_reg[0]_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0BBF000F0F0F0"
    )
    port map (
      I0 => rate_reg2(0),
      I1 => rate_reg2(1),
      I2 => do_reg2(0),
      I3 => \n_0_index_reg[1]\,
      I4 => \n_0_index_reg[2]\,
      I5 => \n_0_index_reg[0]\,
      O => \n_0_di_reg[0]_i_4__2\
    );
\di_reg[10]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"033B3B3300080000"
    )
    port map (
      I0 => \n_0_index_reg[0]\,
      I1 => \n_0_index_reg[4]\,
      I2 => \n_0_index_reg[3]\,
      I3 => \n_0_index_reg[2]\,
      I4 => \n_0_index_reg[1]\,
      I5 => do_reg2(10),
      O => di_reg(10)
    );
\di_reg[11]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
    port map (
      I0 => \n_0_di_reg[11]_i_2__2\,
      I1 => \n_0_index_reg[4]\,
      I2 => \n_0_di_reg[11]_i_3__2\,
      I3 => \n_0_index_reg[3]\,
      I4 => \n_0_di_reg[11]_i_4__2\,
      O => di_reg(11)
    );
\di_reg[11]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08083B0800000000"
    )
    port map (
      I0 => do_reg2(11),
      I1 => \n_0_index_reg[2]\,
      I2 => \n_0_index_reg[1]\,
      I3 => rate_reg2(1),
      I4 => rate_reg2(0),
      I5 => \n_0_index_reg[0]\,
      O => \n_0_di_reg[11]_i_2__2\
    );
\di_reg[11]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0BFFFF000B0000"
    )
    port map (
      I0 => rate_reg2(0),
      I1 => rate_reg2(1),
      I2 => \n_0_index_reg[1]\,
      I3 => \n_0_index_reg[0]\,
      I4 => \n_0_index_reg[2]\,
      I5 => do_reg2(11),
      O => \n_0_di_reg[11]_i_3__2\
    );
\di_reg[11]_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBBFF8B0088008B"
    )
    port map (
      I0 => \n_0_di_reg[0]_i_2__2\,
      I1 => \n_0_index_reg[2]\,
      I2 => x16_reg2,
      I3 => \n_0_di_reg[11]_i_5__2\,
      I4 => \n_0_addr_reg[4]_i_2__2\,
      I5 => do_reg2(11),
      O => \n_0_di_reg[11]_i_4__2\
    );
\di_reg[11]_i_5__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \n_0_index_reg[0]\,
      I1 => \n_0_index_reg[1]\,
      O => \n_0_di_reg[11]_i_5__2\
    );
\di_reg[12]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3000BBBB30008888"
    )
    port map (
      I0 => \n_0_di_reg[12]_i_2__2\,
      I1 => \n_0_index_reg[4]\,
      I2 => \n_0_index[4]_i_4__2\,
      I3 => do_reg2(12),
      I4 => \n_0_index_reg[3]\,
      I5 => \n_0_di_reg[12]_i_3__2\,
      O => di_reg(12)
    );
\di_reg[12]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0808080800300000"
    )
    port map (
      I0 => do_reg2(12),
      I1 => \n_0_index_reg[2]\,
      I2 => \n_0_index_reg[1]\,
      I3 => rate_reg2(0),
      I4 => rate_reg2(1),
      I5 => \n_0_index_reg[0]\,
      O => \n_0_di_reg[12]_i_2__2\
    );
\di_reg[12]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0F0F0F0DDF0F0"
    )
    port map (
      I0 => rate_reg2(1),
      I1 => rate_reg2(0),
      I2 => do_reg2(12),
      I3 => \n_0_index_reg[0]\,
      I4 => \n_0_index_reg[2]\,
      I5 => \n_0_index_reg[1]\,
      O => \n_0_di_reg[12]_i_3__2\
    );
\di_reg[13]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3000BBBB30008888"
    )
    port map (
      I0 => \n_0_di_reg[13]_i_2__2\,
      I1 => \n_0_index_reg[4]\,
      I2 => \n_0_index[4]_i_4__2\,
      I3 => do_reg2(13),
      I4 => \n_0_index_reg[3]\,
      I5 => \n_0_di_reg[13]_i_3__2\,
      O => di_reg(13)
    );
\di_reg[13]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0808080830300030"
    )
    port map (
      I0 => do_reg2(13),
      I1 => \n_0_index_reg[2]\,
      I2 => \n_0_index_reg[1]\,
      I3 => rate_reg2(1),
      I4 => rate_reg2(0),
      I5 => \n_0_index_reg[0]\,
      O => \n_0_di_reg[13]_i_2__2\
    );
\di_reg[13]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA8AAA8AAABAAA8A"
    )
    port map (
      I0 => do_reg2(13),
      I1 => \n_0_index_reg[0]\,
      I2 => \n_0_index_reg[2]\,
      I3 => \n_0_index_reg[1]\,
      I4 => rate_reg2(1),
      I5 => rate_reg2(0),
      O => \n_0_di_reg[13]_i_3__2\
    );
\di_reg[14]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
    port map (
      I0 => \n_0_di_reg[14]_i_2__2\,
      I1 => \n_0_index_reg[4]\,
      I2 => \n_0_di_reg[14]_i_3__2\,
      I3 => \n_0_index_reg[3]\,
      I4 => \n_0_di_reg[14]_i_4__2\,
      O => di_reg(14)
    );
\di_reg[14]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002202"
    )
    port map (
      I0 => \n_0_index_reg[0]\,
      I1 => \n_0_index_reg[1]\,
      I2 => \n_0_index_reg[2]\,
      I3 => do_reg2(14),
      I4 => \n_0_index_reg[3]\,
      O => \n_0_di_reg[14]_i_2__2\
    );
\di_reg[14]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7472747230507472"
    )
    port map (
      I0 => \n_0_index_reg[1]\,
      I1 => \n_0_index_reg[2]\,
      I2 => do_reg2(14),
      I3 => \n_0_index_reg[0]\,
      I4 => rate_reg2(1),
      I5 => rate_reg2(0),
      O => \n_0_di_reg[14]_i_3__2\
    );
\di_reg[14]_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F000F044F0F0F0"
    )
    port map (
      I0 => rate_reg2(0),
      I1 => rate_reg2(1),
      I2 => do_reg2(14),
      I3 => \n_0_index_reg[2]\,
      I4 => \n_0_index_reg[0]\,
      I5 => \n_0_index_reg[1]\,
      O => \n_0_di_reg[14]_i_4__2\
    );
\di_reg[15]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"03333B3B00000008"
    )
    port map (
      I0 => \n_0_index_reg[0]\,
      I1 => \n_0_index_reg[4]\,
      I2 => \n_0_index_reg[3]\,
      I3 => \n_0_index_reg[2]\,
      I4 => \n_0_index_reg[1]\,
      I5 => do_reg2(15),
      O => di_reg(15)
    );
\di_reg[1]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8B88"
    )
    port map (
      I0 => \n_0_di_reg[1]_i_2__2\,
      I1 => \n_0_index_reg[4]\,
      I2 => \n_0_di_reg[1]_i_3__2\,
      I3 => \n_0_di_reg[1]_i_4__2\,
      O => di_reg(1)
    );
\di_reg[1]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008082808"
    )
    port map (
      I0 => \n_0_index_reg[0]\,
      I1 => \n_0_index_reg[1]\,
      I2 => \n_0_index_reg[2]\,
      I3 => rate_reg2(1),
      I4 => rate_reg2(0),
      I5 => \n_0_index_reg[3]\,
      O => \n_0_di_reg[1]_i_2__2\
    );
\di_reg[1]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC44C444C044C444"
    )
    port map (
      I0 => do_reg2(1),
      I1 => \n_0_index_reg[3]\,
      I2 => \n_0_index_reg[2]\,
      I3 => \n_0_index_reg[1]\,
      I4 => \n_0_index_reg[0]\,
      I5 => \n_0_di_reg[0]_i_2__2\,
      O => \n_0_di_reg[1]_i_3__2\
    );
\di_reg[1]_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFCCC5555"
    )
    port map (
      I0 => \n_0_di_reg[1]_i_5__2\,
      I1 => do_reg2(1),
      I2 => \n_0_index_reg[1]\,
      I3 => \n_0_index_reg[0]\,
      I4 => \n_0_index_reg[2]\,
      I5 => \n_0_index_reg[3]\,
      O => \n_0_di_reg[1]_i_4__2\
    );
\di_reg[1]_i_5__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"002F0F20F02FFF2F"
    )
    port map (
      I0 => rate_reg2(1),
      I1 => rate_reg2(0),
      I2 => \n_0_index_reg[1]\,
      I3 => \n_0_index_reg[0]\,
      I4 => n_0_mode_reg,
      I5 => do_reg2(1),
      O => \n_0_di_reg[1]_i_5__2\
    );
\di_reg[2]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBBBBABAAAB"
    )
    port map (
      I0 => \n_0_di_reg[2]_i_2__2\,
      I1 => \n_0_di_reg[2]_i_3__2\,
      I2 => \n_0_di_reg[2]_i_4__2\,
      I3 => \n_0_index_reg[2]\,
      I4 => do_reg2(2),
      I5 => \n_0_index_reg[3]\,
      O => di_reg(2)
    );
\di_reg[2]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002000"
    )
    port map (
      I0 => \n_0_index_reg[4]\,
      I1 => \n_0_index_reg[3]\,
      I2 => \n_0_index_reg[0]\,
      I3 => \n_0_index_reg[1]\,
      I4 => \n_0_index_reg[2]\,
      O => \n_0_di_reg[2]_i_2__2\
    );
\di_reg[2]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFAAEFAAEFAAAFAA"
    )
    port map (
      I0 => \n_0_index_reg[4]\,
      I1 => \n_0_index_reg[1]\,
      I2 => do_reg2(2),
      I3 => \n_0_index_reg[3]\,
      I4 => \n_0_index_reg[0]\,
      I5 => \n_0_index_reg[2]\,
      O => \n_0_di_reg[2]_i_3__2\
    );
\di_reg[2]_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00BF0FB0F0BFFFBF"
    )
    port map (
      I0 => rate_reg2(0),
      I1 => rate_reg2(1),
      I2 => \n_0_index_reg[1]\,
      I3 => \n_0_index_reg[0]\,
      I4 => n_0_mode_reg,
      I5 => do_reg2(2),
      O => \n_0_di_reg[2]_i_4__2\
    );
\di_reg[3]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1700554037225702"
    )
    port map (
      I0 => \n_0_index_reg[4]\,
      I1 => \n_0_index_reg[3]\,
      I2 => \n_0_index_reg[1]\,
      I3 => do_reg2(3),
      I4 => \n_0_index_reg[0]\,
      I5 => \n_0_index_reg[2]\,
      O => di_reg(3)
    );
\di_reg[4]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"20AA20AA20AAA0AA"
    )
    port map (
      I0 => \n_0_di_reg[4]_i_4__2\,
      I1 => \n_0_index_reg[1]\,
      I2 => do_reg2(4),
      I3 => \n_0_index_reg[3]\,
      I4 => \n_0_index_reg[0]\,
      I5 => \n_0_index_reg[2]\,
      O => \n_0_di_reg[4]_i_2__2\
    );
\di_reg[4]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000CCE233"
    )
    port map (
      I0 => \n_0_di_reg[4]_i_5__2\,
      I1 => \n_0_index_reg[0]\,
      I2 => do_reg2(4),
      I3 => \n_0_index_reg[2]\,
      I4 => \n_0_index_reg[1]\,
      I5 => \n_0_index_reg[3]\,
      O => \n_0_di_reg[4]_i_3__2\
    );
\di_reg[4]_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEEEEF222"
    )
    port map (
      I0 => \n_0_di_reg[4]_i_6__2\,
      I1 => \n_0_di_reg[6]_i_4__2\,
      I2 => \n_0_di_reg[4]_i_7__2\,
      I3 => \n_0_index_reg[0]\,
      I4 => \n_0_di_reg[0]_i_2__2\,
      I5 => \n_0_index_reg[3]\,
      O => \n_0_di_reg[4]_i_4__2\
    );
\di_reg[4]_i_5__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => rate_reg2(1),
      I1 => rate_reg2(0),
      O => \n_0_di_reg[4]_i_5__2\
    );
\di_reg[4]_i_6__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8AAA"
    )
    port map (
      I0 => do_reg2(4),
      I1 => \n_0_index_reg[2]\,
      I2 => \n_0_index_reg[1]\,
      I3 => \n_0_index_reg[0]\,
      O => \n_0_di_reg[4]_i_6__2\
    );
\di_reg[4]_i_7__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_index_reg[1]\,
      I1 => \n_0_index_reg[2]\,
      O => \n_0_di_reg[4]_i_7__2\
    );
\di_reg[5]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3030000088BB8888"
    )
    port map (
      I0 => \n_0_di_reg[5]_i_2__2\,
      I1 => \n_0_index_reg[4]\,
      I2 => \n_0_index[4]_i_4__2\,
      I3 => \n_0_di_reg[6]_i_4__2\,
      I4 => do_reg2(5),
      I5 => \n_0_index_reg[3]\,
      O => di_reg(5)
    );
\di_reg[5]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6244620062446244"
    )
    port map (
      I0 => \n_0_index_reg[1]\,
      I1 => \n_0_index_reg[2]\,
      I2 => do_reg2(5),
      I3 => \n_0_index_reg[0]\,
      I4 => rate_reg2(0),
      I5 => rate_reg2(1),
      O => \n_0_di_reg[5]_i_2__2\
    );
\di_reg[6]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3088308830BB3088"
    )
    port map (
      I0 => \n_0_di_reg[6]_i_2__2\,
      I1 => \n_0_index_reg[4]\,
      I2 => \n_0_di_reg[6]_i_3__2\,
      I3 => \n_0_index_reg[3]\,
      I4 => do_reg2(6),
      I5 => \n_0_di_reg[6]_i_4__2\,
      O => di_reg(6)
    );
\di_reg[6]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"38383B3800000000"
    )
    port map (
      I0 => do_reg2(6),
      I1 => \n_0_index_reg[2]\,
      I2 => \n_0_index_reg[1]\,
      I3 => rate_reg2(1),
      I4 => rate_reg2(0),
      I5 => \n_0_index_reg[0]\,
      O => \n_0_di_reg[6]_i_2__2\
    );
\di_reg[6]_i_3__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6070"
    )
    port map (
      I0 => \n_0_index_reg[2]\,
      I1 => \n_0_index_reg[1]\,
      I2 => do_reg2(6),
      I3 => \n_0_index_reg[0]\,
      O => \n_0_di_reg[6]_i_3__2\
    );
\di_reg[6]_i_4__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
    port map (
      I0 => n_0_mode_reg,
      I1 => x16x20_mode_reg2,
      I2 => \n_0_index_reg[0]\,
      I3 => \n_0_index_reg[1]\,
      I4 => \n_0_index_reg[2]\,
      O => \n_0_di_reg[6]_i_4__2\
    );
\di_reg[7]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"15157D5500012000"
    )
    port map (
      I0 => \n_0_index_reg[4]\,
      I1 => \n_0_index_reg[2]\,
      I2 => \n_0_index_reg[1]\,
      I3 => \n_0_index_reg[0]\,
      I4 => \n_0_index_reg[3]\,
      I5 => do_reg2(7),
      O => di_reg(7)
    );
\di_reg[8]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"033B3B3300080000"
    )
    port map (
      I0 => \n_0_index_reg[0]\,
      I1 => \n_0_index_reg[4]\,
      I2 => \n_0_index_reg[3]\,
      I3 => \n_0_index_reg[2]\,
      I4 => \n_0_index_reg[1]\,
      I5 => do_reg2(8),
      O => di_reg(8)
    );
\di_reg[9]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0B3B3B3B08080808"
    )
    port map (
      I0 => \n_0_di_reg[9]_i_2__2\,
      I1 => \n_0_index_reg[4]\,
      I2 => \n_0_index_reg[3]\,
      I3 => \n_0_index_reg[2]\,
      I4 => \n_0_index_reg[1]\,
      I5 => do_reg2(9),
      O => di_reg(9)
    );
\di_reg[9]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3B383B3B00000000"
    )
    port map (
      I0 => do_reg2(9),
      I1 => \n_0_index_reg[2]\,
      I2 => \n_0_index_reg[1]\,
      I3 => rate_reg2(0),
      I4 => rate_reg2(1),
      I5 => \n_0_index_reg[0]\,
      O => \n_0_di_reg[9]_i_2__2\
    );
\di_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => '1',
      D => di_reg(0),
      Q => \n_0_di_reg_reg[0]\,
      R => RST_DCLK_RESET
    );
\di_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => '1',
      D => di_reg(10),
      Q => \n_0_di_reg_reg[10]\,
      R => RST_DCLK_RESET
    );
\di_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => '1',
      D => di_reg(11),
      Q => \n_0_di_reg_reg[11]\,
      R => RST_DCLK_RESET
    );
\di_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => '1',
      D => di_reg(12),
      Q => \n_0_di_reg_reg[12]\,
      R => RST_DCLK_RESET
    );
\di_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => '1',
      D => di_reg(13),
      Q => \n_0_di_reg_reg[13]\,
      R => RST_DCLK_RESET
    );
\di_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => '1',
      D => di_reg(14),
      Q => \n_0_di_reg_reg[14]\,
      R => RST_DCLK_RESET
    );
\di_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => '1',
      D => di_reg(15),
      Q => \n_0_di_reg_reg[15]\,
      R => RST_DCLK_RESET
    );
\di_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => '1',
      D => di_reg(1),
      Q => \n_0_di_reg_reg[1]\,
      R => RST_DCLK_RESET
    );
\di_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => '1',
      D => di_reg(2),
      Q => \n_0_di_reg_reg[2]\,
      R => RST_DCLK_RESET
    );
\di_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => '1',
      D => di_reg(3),
      Q => \n_0_di_reg_reg[3]\,
      R => RST_DCLK_RESET
    );
\di_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => '1',
      D => di_reg(4),
      Q => \n_0_di_reg_reg[4]\,
      R => RST_DCLK_RESET
    );
\di_reg_reg[4]_i_1__2\: unisim.vcomponents.MUXF7
    port map (
      I0 => \n_0_di_reg[4]_i_2__2\,
      I1 => \n_0_di_reg[4]_i_3__2\,
      O => di_reg(4),
      S => \n_0_index_reg[4]\
    );
\di_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => '1',
      D => di_reg(5),
      Q => \n_0_di_reg_reg[5]\,
      R => RST_DCLK_RESET
    );
\di_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => '1',
      D => di_reg(6),
      Q => \n_0_di_reg_reg[6]\,
      R => RST_DCLK_RESET
    );
\di_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => '1',
      D => di_reg(7),
      Q => \n_0_di_reg_reg[7]\,
      R => RST_DCLK_RESET
    );
\di_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => '1',
      D => di_reg(8),
      Q => \n_0_di_reg_reg[8]\,
      R => RST_DCLK_RESET
    );
\di_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => '1',
      D => di_reg(9),
      Q => \n_0_di_reg_reg[9]\,
      R => RST_DCLK_RESET
    );
\do_reg1_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => ext_ch_gt_drpdo(0),
      Q => do_reg1(0),
      R => RST_DCLK_RESET
    );
\do_reg1_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => ext_ch_gt_drpdo(10),
      Q => do_reg1(10),
      R => RST_DCLK_RESET
    );
\do_reg1_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => ext_ch_gt_drpdo(11),
      Q => do_reg1(11),
      R => RST_DCLK_RESET
    );
\do_reg1_reg[12]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => ext_ch_gt_drpdo(12),
      Q => do_reg1(12),
      R => RST_DCLK_RESET
    );
\do_reg1_reg[13]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => ext_ch_gt_drpdo(13),
      Q => do_reg1(13),
      R => RST_DCLK_RESET
    );
\do_reg1_reg[14]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => ext_ch_gt_drpdo(14),
      Q => do_reg1(14),
      R => RST_DCLK_RESET
    );
\do_reg1_reg[15]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => ext_ch_gt_drpdo(15),
      Q => do_reg1(15),
      R => RST_DCLK_RESET
    );
\do_reg1_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => ext_ch_gt_drpdo(1),
      Q => do_reg1(1),
      R => RST_DCLK_RESET
    );
\do_reg1_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => ext_ch_gt_drpdo(2),
      Q => do_reg1(2),
      R => RST_DCLK_RESET
    );
\do_reg1_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => ext_ch_gt_drpdo(3),
      Q => do_reg1(3),
      R => RST_DCLK_RESET
    );
\do_reg1_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => ext_ch_gt_drpdo(4),
      Q => do_reg1(4),
      R => RST_DCLK_RESET
    );
\do_reg1_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => ext_ch_gt_drpdo(5),
      Q => do_reg1(5),
      R => RST_DCLK_RESET
    );
\do_reg1_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => ext_ch_gt_drpdo(6),
      Q => do_reg1(6),
      R => RST_DCLK_RESET
    );
\do_reg1_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => ext_ch_gt_drpdo(7),
      Q => do_reg1(7),
      R => RST_DCLK_RESET
    );
\do_reg1_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => ext_ch_gt_drpdo(8),
      Q => do_reg1(8),
      R => RST_DCLK_RESET
    );
\do_reg1_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => ext_ch_gt_drpdo(9),
      Q => do_reg1(9),
      R => RST_DCLK_RESET
    );
\do_reg2_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => do_reg1(0),
      Q => do_reg2(0),
      R => RST_DCLK_RESET
    );
\do_reg2_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => do_reg1(10),
      Q => do_reg2(10),
      R => RST_DCLK_RESET
    );
\do_reg2_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => do_reg1(11),
      Q => do_reg2(11),
      R => RST_DCLK_RESET
    );
\do_reg2_reg[12]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => do_reg1(12),
      Q => do_reg2(12),
      R => RST_DCLK_RESET
    );
\do_reg2_reg[13]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => do_reg1(13),
      Q => do_reg2(13),
      R => RST_DCLK_RESET
    );
\do_reg2_reg[14]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => do_reg1(14),
      Q => do_reg2(14),
      R => RST_DCLK_RESET
    );
\do_reg2_reg[15]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => do_reg1(15),
      Q => do_reg2(15),
      R => RST_DCLK_RESET
    );
\do_reg2_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => do_reg1(1),
      Q => do_reg2(1),
      R => RST_DCLK_RESET
    );
\do_reg2_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => do_reg1(2),
      Q => do_reg2(2),
      R => RST_DCLK_RESET
    );
\do_reg2_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => do_reg1(3),
      Q => do_reg2(3),
      R => RST_DCLK_RESET
    );
\do_reg2_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => do_reg1(4),
      Q => do_reg2(4),
      R => RST_DCLK_RESET
    );
\do_reg2_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => do_reg1(5),
      Q => do_reg2(5),
      R => RST_DCLK_RESET
    );
\do_reg2_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => do_reg1(6),
      Q => do_reg2(6),
      R => RST_DCLK_RESET
    );
\do_reg2_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => do_reg1(7),
      Q => do_reg2(7),
      R => RST_DCLK_RESET
    );
\do_reg2_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => do_reg1(8),
      Q => do_reg2(8),
      R => RST_DCLK_RESET
    );
\do_reg2_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => do_reg1(9),
      Q => do_reg2(9),
      R => RST_DCLK_RESET
    );
\done_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
    port map (
      I0 => \n_0_done_i_2__3\,
      I1 => \^drp_fsm\(0),
      I2 => start_reg2,
      I3 => \^drp_fsm\(6),
      I4 => \^drp_fsm\(5),
      O => done
    );
\done_i_2__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => \^drp_fsm\(1),
      I1 => \^drp_fsm\(4),
      I2 => \^drp_fsm\(2),
      I3 => \^drp_fsm\(3),
      O => \n_0_done_i_2__3\
    );
done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => '1',
      D => done,
      Q => DRP_DONE,
      R => RST_DCLK_RESET
    );
\fsm[0]_i_1__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F2FF"
    )
    port map (
      I0 => \^drp_fsm\(0),
      I1 => start_reg2,
      I2 => \n_0_fsm[0]_i_2__7\,
      I3 => \n_0_fsm[6]_i_2__2\,
      O => fsm(0)
    );
\fsm[0]_i_2__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2200220020222000"
    )
    port map (
      I0 => \^drp_fsm\(6),
      I1 => \n_0_fsm[1]_i_4__2\,
      I2 => n_0_mode_reg,
      I3 => \n_0_index_reg[0]\,
      I4 => x16x20_mode_reg2,
      I5 => \n_0_index_reg[2]\,
      O => \n_0_fsm[0]_i_2__7\
    );
\fsm[1]_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
    port map (
      I0 => \n_0_fsm[6]_i_2__2\,
      I1 => \n_0_fsm[1]_i_2__8\,
      I2 => \n_0_fsm[1]_i_3__3\,
      O => fsm(1)
    );
\fsm[1]_i_2__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF8F8888"
    )
    port map (
      I0 => start_reg2,
      I1 => \^drp_fsm\(0),
      I2 => load_cnt(0),
      I3 => load_cnt(1),
      I4 => \^drp_fsm\(1),
      O => \n_0_fsm[1]_i_2__8\
    );
\fsm[1]_i_3__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88AA88AA8A888AAA"
    )
    port map (
      I0 => \^drp_fsm\(6),
      I1 => \n_0_fsm[1]_i_4__2\,
      I2 => n_0_mode_reg,
      I3 => \n_0_index_reg[0]\,
      I4 => x16x20_mode_reg2,
      I5 => \n_0_index_reg[2]\,
      O => \n_0_fsm[1]_i_3__3\
    );
\fsm[1]_i_4__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFBE"
    )
    port map (
      I0 => \n_0_index_reg[1]\,
      I1 => \n_0_index_reg[2]\,
      I2 => \n_0_index_reg[4]\,
      I3 => \n_0_index_reg[3]\,
      O => \n_0_fsm[1]_i_4__2\
    );
\fsm[2]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
    port map (
      I0 => \n_0_fsm[6]_i_2__2\,
      I1 => load_cnt(1),
      I2 => \^drp_fsm\(1),
      I3 => load_cnt(0),
      O => fsm(2)
    );
\fsm[3]_i_1__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA08"
    )
    port map (
      I0 => \n_0_fsm[6]_i_2__2\,
      I1 => \^drp_fsm\(3),
      I2 => rdy_reg2,
      I3 => \^drp_fsm\(2),
      O => fsm(3)
    );
\fsm[4]_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => \n_0_fsm[6]_i_2__2\,
      I1 => rdy_reg2,
      I2 => \^drp_fsm\(3),
      O => fsm(4)
    );
\fsm[5]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA08"
    )
    port map (
      I0 => \n_0_fsm[6]_i_2__2\,
      I1 => \^drp_fsm\(5),
      I2 => rdy_reg2,
      I3 => \^drp_fsm\(4),
      O => fsm(5)
    );
\fsm[6]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => \n_0_fsm[6]_i_2__2\,
      I1 => rdy_reg2,
      I2 => \^drp_fsm\(5),
      O => fsm(6)
    );
\fsm[6]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000116"
    )
    port map (
      I0 => \^drp_fsm\(0),
      I1 => \^drp_fsm\(1),
      I2 => \^drp_fsm\(2),
      I3 => \n_0_fsm[6]_i_3__2\,
      I4 => \n_0_fsm[6]_i_4__2\,
      O => \n_0_fsm[6]_i_2__2\
    );
\fsm[6]_i_3__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0116"
    )
    port map (
      I0 => \^drp_fsm\(3),
      I1 => \^drp_fsm\(4),
      I2 => \^drp_fsm\(5),
      I3 => \^drp_fsm\(6),
      O => \n_0_fsm[6]_i_3__2\
    );
\fsm[6]_i_4__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEE8"
    )
    port map (
      I0 => \^drp_fsm\(3),
      I1 => \^drp_fsm\(4),
      I2 => \^drp_fsm\(5),
      I3 => \^drp_fsm\(6),
      O => \n_0_fsm[6]_i_4__2\
    );
\fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
    port map (
      C => I1,
      CE => '1',
      D => fsm(0),
      Q => \^drp_fsm\(0),
      S => RST_DCLK_RESET
    );
\fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => '1',
      D => fsm(1),
      Q => \^drp_fsm\(1),
      R => RST_DCLK_RESET
    );
\fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => '1',
      D => fsm(2),
      Q => \^drp_fsm\(2),
      R => RST_DCLK_RESET
    );
\fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => '1',
      D => fsm(3),
      Q => \^drp_fsm\(3),
      R => RST_DCLK_RESET
    );
\fsm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => '1',
      D => fsm(4),
      Q => \^drp_fsm\(4),
      R => RST_DCLK_RESET
    );
\fsm_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => '1',
      D => fsm(5),
      Q => \^drp_fsm\(5),
      R => RST_DCLK_RESET
    );
\fsm_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => '1',
      D => fsm(6),
      Q => \^drp_fsm\(6),
      R => RST_DCLK_RESET
    );
\gth_channel.gthe2_channel_i_i_16__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => ext_ch_gt_drpdi(15),
      I1 => \n_0_di_reg_reg[15]\,
      I2 => \^drp_fsm\(0),
      O => DRPDI(15)
    );
\gth_channel.gthe2_channel_i_i_17__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => ext_ch_gt_drpdi(14),
      I1 => \n_0_di_reg_reg[14]\,
      I2 => \^drp_fsm\(0),
      O => DRPDI(14)
    );
\gth_channel.gthe2_channel_i_i_18__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => ext_ch_gt_drpdi(13),
      I1 => \n_0_di_reg_reg[13]\,
      I2 => \^drp_fsm\(0),
      O => DRPDI(13)
    );
\gth_channel.gthe2_channel_i_i_19__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => ext_ch_gt_drpdi(12),
      I1 => \n_0_di_reg_reg[12]\,
      I2 => \^drp_fsm\(0),
      O => DRPDI(12)
    );
\gth_channel.gthe2_channel_i_i_20__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => ext_ch_gt_drpdi(11),
      I1 => \n_0_di_reg_reg[11]\,
      I2 => \^drp_fsm\(0),
      O => DRPDI(11)
    );
\gth_channel.gthe2_channel_i_i_21__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => ext_ch_gt_drpdi(10),
      I1 => \n_0_di_reg_reg[10]\,
      I2 => \^drp_fsm\(0),
      O => DRPDI(10)
    );
\gth_channel.gthe2_channel_i_i_22__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => ext_ch_gt_drpdi(9),
      I1 => \n_0_di_reg_reg[9]\,
      I2 => \^drp_fsm\(0),
      O => DRPDI(9)
    );
\gth_channel.gthe2_channel_i_i_23__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => ext_ch_gt_drpdi(8),
      I1 => \n_0_di_reg_reg[8]\,
      I2 => \^drp_fsm\(0),
      O => DRPDI(8)
    );
\gth_channel.gthe2_channel_i_i_24__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => ext_ch_gt_drpdi(7),
      I1 => \n_0_di_reg_reg[7]\,
      I2 => \^drp_fsm\(0),
      O => DRPDI(7)
    );
\gth_channel.gthe2_channel_i_i_25__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => ext_ch_gt_drpdi(6),
      I1 => \n_0_di_reg_reg[6]\,
      I2 => \^drp_fsm\(0),
      O => DRPDI(6)
    );
\gth_channel.gthe2_channel_i_i_26__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => ext_ch_gt_drpdi(5),
      I1 => \n_0_di_reg_reg[5]\,
      I2 => \^drp_fsm\(0),
      O => DRPDI(5)
    );
\gth_channel.gthe2_channel_i_i_27__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => ext_ch_gt_drpdi(4),
      I1 => \n_0_di_reg_reg[4]\,
      I2 => \^drp_fsm\(0),
      O => DRPDI(4)
    );
\gth_channel.gthe2_channel_i_i_28__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => ext_ch_gt_drpdi(3),
      I1 => \n_0_di_reg_reg[3]\,
      I2 => \^drp_fsm\(0),
      O => DRPDI(3)
    );
\gth_channel.gthe2_channel_i_i_29__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => ext_ch_gt_drpdi(2),
      I1 => \n_0_di_reg_reg[2]\,
      I2 => \^drp_fsm\(0),
      O => DRPDI(2)
    );
\gth_channel.gthe2_channel_i_i_30__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => ext_ch_gt_drpdi(1),
      I1 => \n_0_di_reg_reg[1]\,
      I2 => \^drp_fsm\(0),
      O => DRPDI(1)
    );
\gth_channel.gthe2_channel_i_i_31__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => ext_ch_gt_drpdi(0),
      I1 => \n_0_di_reg_reg[0]\,
      I2 => \^drp_fsm\(0),
      O => DRPDI(0)
    );
\gth_channel.gthe2_channel_i_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888888B8B888"
    )
    port map (
      I0 => ext_ch_gt_drpen(0),
      I1 => \^drp_fsm\(0),
      I2 => \n_0_gth_channel.gthe2_channel_i_i_58\,
      I3 => \^drp_fsm\(2),
      I4 => \^drp_fsm\(4),
      I5 => \^drp_fsm\(1),
      O => O1
    );
\gth_channel.gthe2_channel_i_i_49__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => ext_ch_gt_drpaddr(8),
      I1 => \^drp_fsm\(0),
      O => DRPADDR(8)
    );
\gth_channel.gthe2_channel_i_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888888B888888888"
    )
    port map (
      I0 => ext_ch_gt_drpwe(0),
      I1 => \^drp_fsm\(0),
      I2 => \n_0_gth_channel.gthe2_channel_i_i_58\,
      I3 => \^drp_fsm\(1),
      I4 => \^drp_fsm\(2),
      I5 => \^drp_fsm\(4),
      O => O2
    );
\gth_channel.gthe2_channel_i_i_50__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => ext_ch_gt_drpaddr(7),
      I1 => \n_0_addr_reg_reg[7]\,
      I2 => \^drp_fsm\(0),
      O => DRPADDR(7)
    );
\gth_channel.gthe2_channel_i_i_51__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => ext_ch_gt_drpaddr(6),
      I1 => \n_0_addr_reg_reg[6]\,
      I2 => \^drp_fsm\(0),
      O => DRPADDR(6)
    );
\gth_channel.gthe2_channel_i_i_52__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => ext_ch_gt_drpaddr(5),
      I1 => \n_0_addr_reg_reg[5]\,
      I2 => \^drp_fsm\(0),
      O => DRPADDR(5)
    );
\gth_channel.gthe2_channel_i_i_53__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => ext_ch_gt_drpaddr(4),
      I1 => \n_0_addr_reg_reg[4]\,
      I2 => \^drp_fsm\(0),
      O => DRPADDR(4)
    );
\gth_channel.gthe2_channel_i_i_54__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => ext_ch_gt_drpaddr(3),
      I1 => \n_0_addr_reg_reg[3]\,
      I2 => \^drp_fsm\(0),
      O => DRPADDR(3)
    );
\gth_channel.gthe2_channel_i_i_55__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => ext_ch_gt_drpaddr(2),
      I1 => \n_0_addr_reg_reg[2]\,
      I2 => \^drp_fsm\(0),
      O => DRPADDR(2)
    );
\gth_channel.gthe2_channel_i_i_56__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => ext_ch_gt_drpaddr(1),
      I1 => \n_0_addr_reg_reg[1]\,
      I2 => \^drp_fsm\(0),
      O => DRPADDR(1)
    );
\gth_channel.gthe2_channel_i_i_57\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => ext_ch_gt_drpaddr(0),
      I1 => \n_0_addr_reg_reg[0]\,
      I2 => \^drp_fsm\(0),
      O => DRPADDR(0)
    );
\gth_channel.gthe2_channel_i_i_58\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => \^drp_fsm\(5),
      I1 => \^drp_fsm\(0),
      I2 => \^drp_fsm\(6),
      I3 => \^drp_fsm\(3),
      O => \n_0_gth_channel.gthe2_channel_i_i_58\
    );
gtxreset_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => rst_gtreset,
      Q => gtxreset_reg1,
      R => RST_DCLK_RESET
    );
gtxreset_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => gtxreset_reg1,
      Q => gtxreset_reg2,
      R => RST_DCLK_RESET
    );
\index[0]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
    port map (
      I0 => \n_0_fsm[1]_i_3__3\,
      I1 => \n_0_index[4]_i_5__2\,
      I2 => \n_0_index_reg[0]\,
      O => \n_0_index[0]_i_1__2\
    );
\index[1]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0028"
    )
    port map (
      I0 => \n_0_fsm[1]_i_3__3\,
      I1 => \n_0_index_reg[0]\,
      I2 => \n_0_index_reg[1]\,
      I3 => \n_0_index[4]_i_5__2\,
      O => \n_0_index[1]_i_1__2\
    );
\index[2]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002888"
    )
    port map (
      I0 => \n_0_fsm[1]_i_3__3\,
      I1 => \n_0_index_reg[2]\,
      I2 => \n_0_index_reg[1]\,
      I3 => \n_0_index_reg[0]\,
      I4 => \n_0_index[4]_i_5__2\,
      O => \n_0_index[2]_i_1__2\
    );
\index[3]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000028888888"
    )
    port map (
      I0 => \n_0_fsm[1]_i_3__3\,
      I1 => \n_0_index_reg[3]\,
      I2 => \n_0_index_reg[2]\,
      I3 => \n_0_index_reg[1]\,
      I4 => \n_0_index_reg[0]\,
      I5 => \n_0_index[4]_i_5__2\,
      O => \n_0_index[3]_i_1__2\
    );
\index[4]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFE0001"
    )
    port map (
      I0 => \^drp_fsm\(4),
      I1 => \^drp_fsm\(5),
      I2 => \^drp_fsm\(2),
      I3 => \^drp_fsm\(3),
      I4 => \^drp_fsm\(1),
      I5 => \n_0_index[4]_i_3__2\,
      O => \n_0_index[4]_i_1__2\
    );
\index[4]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000088288888"
    )
    port map (
      I0 => \n_0_fsm[1]_i_3__3\,
      I1 => \n_0_index_reg[4]\,
      I2 => \n_0_index_reg[0]\,
      I3 => \n_0_index[4]_i_4__2\,
      I4 => \n_0_index_reg[3]\,
      I5 => \n_0_index[4]_i_5__2\,
      O => \n_0_index[4]_i_2__2\
    );
\index[4]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFEFEEC"
    )
    port map (
      I0 => \^drp_fsm\(2),
      I1 => \^drp_fsm\(6),
      I2 => \^drp_fsm\(3),
      I3 => \^drp_fsm\(4),
      I4 => \^drp_fsm\(5),
      I5 => \^drp_fsm\(0),
      O => \n_0_index[4]_i_3__2\
    );
\index[4]_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
    port map (
      I0 => \n_0_index_reg[2]\,
      I1 => \n_0_index_reg[1]\,
      O => \n_0_index[4]_i_4__2\
    );
\index[4]_i_5__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => \^drp_fsm\(5),
      I1 => \^drp_fsm\(0),
      I2 => \^drp_fsm\(3),
      I3 => \^drp_fsm\(2),
      I4 => \^drp_fsm\(4),
      I5 => \^drp_fsm\(1),
      O => \n_0_index[4]_i_5__2\
    );
\index_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \n_0_index[4]_i_1__2\,
      D => \n_0_index[0]_i_1__2\,
      Q => \n_0_index_reg[0]\,
      R => RST_DCLK_RESET
    );
\index_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \n_0_index[4]_i_1__2\,
      D => \n_0_index[1]_i_1__2\,
      Q => \n_0_index_reg[1]\,
      R => RST_DCLK_RESET
    );
\index_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \n_0_index[4]_i_1__2\,
      D => \n_0_index[2]_i_1__2\,
      Q => \n_0_index_reg[2]\,
      R => RST_DCLK_RESET
    );
\index_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \n_0_index[4]_i_1__2\,
      D => \n_0_index[3]_i_1__2\,
      Q => \n_0_index_reg[3]\,
      R => RST_DCLK_RESET
    );
\index_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \n_0_index[4]_i_1__2\,
      D => \n_0_index[4]_i_2__2\,
      Q => \n_0_index_reg[4]\,
      R => RST_DCLK_RESET
    );
\load_cnt[0]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000020"
    )
    port map (
      I0 => \n_0_gth_channel.gthe2_channel_i_i_58\,
      I1 => load_cnt(1),
      I2 => \^drp_fsm\(1),
      I3 => \^drp_fsm\(4),
      I4 => \^drp_fsm\(2),
      O => \n_0_load_cnt[0]_i_1__3\
    );
\load_cnt_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => '1',
      D => \n_0_load_cnt[0]_i_1__3\,
      Q => load_cnt(0),
      R => RST_DCLK_RESET
    );
\load_cnt_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => '1',
      D => '0',
      Q => load_cnt(1),
      R => RST_DCLK_RESET
    );
\mode_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000022220"
    )
    port map (
      I0 => n_0_mode_reg,
      I1 => \^drp_fsm\(0),
      I2 => \n_0_mode_i_2__3\,
      I3 => \n_0_mode_i_3__2\,
      I4 => \^drp_fsm\(1),
      I5 => \n_0_mode_i_4__2\,
      O => \n_0_mode_i_1__3\
    );
\mode_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \^drp_fsm\(4),
      I1 => \^drp_fsm\(2),
      O => \n_0_mode_i_2__3\
    );
\mode_i_3__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => \^drp_fsm\(5),
      I1 => \^drp_fsm\(6),
      I2 => \^drp_fsm\(3),
      O => \n_0_mode_i_3__2\
    );
\mode_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFEFCC0"
    )
    port map (
      I0 => \n_0_fsm[0]_i_2__7\,
      I1 => \^drp_fsm\(2),
      I2 => \^drp_fsm\(4),
      I3 => \^drp_fsm\(3),
      I4 => \^drp_fsm\(6),
      I5 => \^drp_fsm\(5),
      O => \n_0_mode_i_4__2\
    );
mode_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => '1',
      D => \n_0_mode_i_1__3\,
      Q => n_0_mode_reg,
      R => RST_DCLK_RESET
    );
\rate_reg1_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => PIPETXRATE(0),
      Q => rate_reg1(0),
      R => RST_DCLK_RESET
    );
\rate_reg1_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => PIPETXRATE(1),
      Q => rate_reg1(1),
      R => RST_DCLK_RESET
    );
\rate_reg2_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => rate_reg1(0),
      Q => rate_reg2(0),
      R => RST_DCLK_RESET
    );
\rate_reg2_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => rate_reg1(1),
      Q => rate_reg2(1),
      R => RST_DCLK_RESET
    );
rdy_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => ext_ch_gt_drprdy(0),
      Q => rdy_reg1,
      R => RST_DCLK_RESET
    );
rdy_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => rdy_reg1,
      Q => rdy_reg2,
      R => RST_DCLK_RESET
    );
start_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => DRP_START,
      Q => start_reg1,
      R => RST_DCLK_RESET
    );
start_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => start_reg1,
      Q => start_reg2,
      R => RST_DCLK_RESET
    );
x16_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => DRP_X16,
      Q => x16_reg1,
      R => RST_DCLK_RESET
    );
x16_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => x16_reg1,
      Q => x16_reg2,
      R => RST_DCLK_RESET
    );
x16x20_mode_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => DRP_X16X20_MODE,
      Q => x16x20_mode_reg1,
      R => RST_DCLK_RESET
    );
x16x20_mode_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => x16x20_mode_reg1,
      Q => x16x20_mode_reg2,
      R => RST_DCLK_RESET
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_7x_0_pcie3_7x_0_pipe_drp_7 is
  port (
    DRP_FSM : out STD_LOGIC_VECTOR ( 6 downto 0 );
    DRPADDR : out STD_LOGIC_VECTOR ( 8 downto 0 );
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    DRPDI : out STD_LOGIC_VECTOR ( 15 downto 0 );
    DRP_DONE : out STD_LOGIC;
    ext_ch_gt_drpaddr : in STD_LOGIC_VECTOR ( 8 downto 0 );
    ext_ch_gt_drpen : in STD_LOGIC_VECTOR ( 0 to 0 );
    ext_ch_gt_drpwe : in STD_LOGIC_VECTOR ( 0 to 0 );
    ext_ch_gt_drpdi : in STD_LOGIC_VECTOR ( 15 downto 0 );
    RST_DCLK_RESET : in STD_LOGIC;
    DRP_X16X20_MODE : in STD_LOGIC;
    I1 : in STD_LOGIC;
    DRP_START : in STD_LOGIC;
    ext_ch_gt_drprdy : in STD_LOGIC_VECTOR ( 0 to 0 );
    PIPETXRATE : in STD_LOGIC_VECTOR ( 1 downto 0 );
    DRP_X16 : in STD_LOGIC;
    ext_ch_gt_drpdo : in STD_LOGIC_VECTOR ( 15 downto 0 );
    rst_gtreset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_7x_0_pcie3_7x_0_pipe_drp_7 : entity is "pcie3_7x_0_pipe_drp";
end pcie3_7x_0_pcie3_7x_0_pipe_drp_7;

architecture STRUCTURE of pcie3_7x_0_pcie3_7x_0_pipe_drp_7 is
  signal \^drp_fsm\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal di_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal do_reg1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal do_reg2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal done : STD_LOGIC;
  signal fsm : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal gtxreset_reg1 : STD_LOGIC;
  signal gtxreset_reg2 : STD_LOGIC;
  signal load_cnt : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \n_0_addr_reg[0]_i_1__1\ : STD_LOGIC;
  signal \n_0_addr_reg[1]_i_1__1\ : STD_LOGIC;
  signal \n_0_addr_reg[2]_i_1__1\ : STD_LOGIC;
  signal \n_0_addr_reg[3]_i_1__1\ : STD_LOGIC;
  signal \n_0_addr_reg[4]_i_1__1\ : STD_LOGIC;
  signal \n_0_addr_reg[4]_i_2__1\ : STD_LOGIC;
  signal \n_0_addr_reg[5]_i_1__1\ : STD_LOGIC;
  signal \n_0_addr_reg[6]_i_1__1\ : STD_LOGIC;
  signal \n_0_addr_reg[7]_i_1__1\ : STD_LOGIC;
  signal \n_0_addr_reg[7]_i_2__1\ : STD_LOGIC;
  signal \n_0_addr_reg_reg[0]\ : STD_LOGIC;
  signal \n_0_addr_reg_reg[1]\ : STD_LOGIC;
  signal \n_0_addr_reg_reg[2]\ : STD_LOGIC;
  signal \n_0_addr_reg_reg[3]\ : STD_LOGIC;
  signal \n_0_addr_reg_reg[4]\ : STD_LOGIC;
  signal \n_0_addr_reg_reg[5]\ : STD_LOGIC;
  signal \n_0_addr_reg_reg[6]\ : STD_LOGIC;
  signal \n_0_addr_reg_reg[7]\ : STD_LOGIC;
  signal \n_0_di_reg[0]_i_2__1\ : STD_LOGIC;
  signal \n_0_di_reg[0]_i_3__1\ : STD_LOGIC;
  signal \n_0_di_reg[0]_i_4__1\ : STD_LOGIC;
  signal \n_0_di_reg[11]_i_2__1\ : STD_LOGIC;
  signal \n_0_di_reg[11]_i_3__1\ : STD_LOGIC;
  signal \n_0_di_reg[11]_i_4__1\ : STD_LOGIC;
  signal \n_0_di_reg[11]_i_5__1\ : STD_LOGIC;
  signal \n_0_di_reg[12]_i_2__1\ : STD_LOGIC;
  signal \n_0_di_reg[12]_i_3__1\ : STD_LOGIC;
  signal \n_0_di_reg[13]_i_2__1\ : STD_LOGIC;
  signal \n_0_di_reg[13]_i_3__1\ : STD_LOGIC;
  signal \n_0_di_reg[14]_i_2__1\ : STD_LOGIC;
  signal \n_0_di_reg[14]_i_3__1\ : STD_LOGIC;
  signal \n_0_di_reg[14]_i_4__1\ : STD_LOGIC;
  signal \n_0_di_reg[1]_i_2__1\ : STD_LOGIC;
  signal \n_0_di_reg[1]_i_3__1\ : STD_LOGIC;
  signal \n_0_di_reg[1]_i_4__1\ : STD_LOGIC;
  signal \n_0_di_reg[1]_i_5__1\ : STD_LOGIC;
  signal \n_0_di_reg[2]_i_2__1\ : STD_LOGIC;
  signal \n_0_di_reg[2]_i_3__1\ : STD_LOGIC;
  signal \n_0_di_reg[2]_i_4__1\ : STD_LOGIC;
  signal \n_0_di_reg[4]_i_2__1\ : STD_LOGIC;
  signal \n_0_di_reg[4]_i_3__1\ : STD_LOGIC;
  signal \n_0_di_reg[4]_i_4__1\ : STD_LOGIC;
  signal \n_0_di_reg[4]_i_5__1\ : STD_LOGIC;
  signal \n_0_di_reg[4]_i_6__1\ : STD_LOGIC;
  signal \n_0_di_reg[4]_i_7__1\ : STD_LOGIC;
  signal \n_0_di_reg[5]_i_2__1\ : STD_LOGIC;
  signal \n_0_di_reg[6]_i_2__1\ : STD_LOGIC;
  signal \n_0_di_reg[6]_i_3__1\ : STD_LOGIC;
  signal \n_0_di_reg[6]_i_4__1\ : STD_LOGIC;
  signal \n_0_di_reg[9]_i_2__1\ : STD_LOGIC;
  signal \n_0_di_reg_reg[0]\ : STD_LOGIC;
  signal \n_0_di_reg_reg[10]\ : STD_LOGIC;
  signal \n_0_di_reg_reg[11]\ : STD_LOGIC;
  signal \n_0_di_reg_reg[12]\ : STD_LOGIC;
  signal \n_0_di_reg_reg[13]\ : STD_LOGIC;
  signal \n_0_di_reg_reg[14]\ : STD_LOGIC;
  signal \n_0_di_reg_reg[15]\ : STD_LOGIC;
  signal \n_0_di_reg_reg[1]\ : STD_LOGIC;
  signal \n_0_di_reg_reg[2]\ : STD_LOGIC;
  signal \n_0_di_reg_reg[3]\ : STD_LOGIC;
  signal \n_0_di_reg_reg[4]\ : STD_LOGIC;
  signal \n_0_di_reg_reg[5]\ : STD_LOGIC;
  signal \n_0_di_reg_reg[6]\ : STD_LOGIC;
  signal \n_0_di_reg_reg[7]\ : STD_LOGIC;
  signal \n_0_di_reg_reg[8]\ : STD_LOGIC;
  signal \n_0_di_reg_reg[9]\ : STD_LOGIC;
  signal \n_0_done_i_2__2\ : STD_LOGIC;
  signal \n_0_fsm[0]_i_2__5\ : STD_LOGIC;
  signal \n_0_fsm[1]_i_2__6\ : STD_LOGIC;
  signal \n_0_fsm[1]_i_3__2\ : STD_LOGIC;
  signal \n_0_fsm[1]_i_4__1\ : STD_LOGIC;
  signal \n_0_fsm[6]_i_2__1\ : STD_LOGIC;
  signal \n_0_fsm[6]_i_3__1\ : STD_LOGIC;
  signal \n_0_fsm[6]_i_4__1\ : STD_LOGIC;
  signal \n_0_gth_channel.gthe2_channel_i_i_55__1\ : STD_LOGIC;
  signal \n_0_index[0]_i_1__1\ : STD_LOGIC;
  signal \n_0_index[1]_i_1__1\ : STD_LOGIC;
  signal \n_0_index[2]_i_1__1\ : STD_LOGIC;
  signal \n_0_index[3]_i_1__1\ : STD_LOGIC;
  signal \n_0_index[4]_i_1__1\ : STD_LOGIC;
  signal \n_0_index[4]_i_2__1\ : STD_LOGIC;
  signal \n_0_index[4]_i_3__1\ : STD_LOGIC;
  signal \n_0_index[4]_i_4__1\ : STD_LOGIC;
  signal \n_0_index[4]_i_5__1\ : STD_LOGIC;
  signal \n_0_index_reg[0]\ : STD_LOGIC;
  signal \n_0_index_reg[1]\ : STD_LOGIC;
  signal \n_0_index_reg[2]\ : STD_LOGIC;
  signal \n_0_index_reg[3]\ : STD_LOGIC;
  signal \n_0_index_reg[4]\ : STD_LOGIC;
  signal \n_0_load_cnt[0]_i_1__2\ : STD_LOGIC;
  signal \n_0_mode_i_1__2\ : STD_LOGIC;
  signal \n_0_mode_i_2__2\ : STD_LOGIC;
  signal \n_0_mode_i_3__1\ : STD_LOGIC;
  signal \n_0_mode_i_4__1\ : STD_LOGIC;
  signal n_0_mode_reg : STD_LOGIC;
  signal rate_reg1 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal rate_reg2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal rdy_reg1 : STD_LOGIC;
  signal rdy_reg2 : STD_LOGIC;
  signal start_reg1 : STD_LOGIC;
  signal start_reg2 : STD_LOGIC;
  signal x16_reg1 : STD_LOGIC;
  signal x16_reg2 : STD_LOGIC;
  signal x16x20_mode_reg1 : STD_LOGIC;
  signal x16x20_mode_reg2 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \di_reg[0]_i_3__1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \di_reg[2]_i_2__1\ : label is "soft_lutpair70";
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \do_reg1_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \do_reg1_reg[0]\ : label is "yes";
  attribute ASYNC_REG of \do_reg1_reg[10]\ : label is std.standard.true;
  attribute KEEP of \do_reg1_reg[10]\ : label is "yes";
  attribute ASYNC_REG of \do_reg1_reg[11]\ : label is std.standard.true;
  attribute KEEP of \do_reg1_reg[11]\ : label is "yes";
  attribute ASYNC_REG of \do_reg1_reg[12]\ : label is std.standard.true;
  attribute KEEP of \do_reg1_reg[12]\ : label is "yes";
  attribute ASYNC_REG of \do_reg1_reg[13]\ : label is std.standard.true;
  attribute KEEP of \do_reg1_reg[13]\ : label is "yes";
  attribute ASYNC_REG of \do_reg1_reg[14]\ : label is std.standard.true;
  attribute KEEP of \do_reg1_reg[14]\ : label is "yes";
  attribute ASYNC_REG of \do_reg1_reg[15]\ : label is std.standard.true;
  attribute KEEP of \do_reg1_reg[15]\ : label is "yes";
  attribute ASYNC_REG of \do_reg1_reg[1]\ : label is std.standard.true;
  attribute KEEP of \do_reg1_reg[1]\ : label is "yes";
  attribute ASYNC_REG of \do_reg1_reg[2]\ : label is std.standard.true;
  attribute KEEP of \do_reg1_reg[2]\ : label is "yes";
  attribute ASYNC_REG of \do_reg1_reg[3]\ : label is std.standard.true;
  attribute KEEP of \do_reg1_reg[3]\ : label is "yes";
  attribute ASYNC_REG of \do_reg1_reg[4]\ : label is std.standard.true;
  attribute KEEP of \do_reg1_reg[4]\ : label is "yes";
  attribute ASYNC_REG of \do_reg1_reg[5]\ : label is std.standard.true;
  attribute KEEP of \do_reg1_reg[5]\ : label is "yes";
  attribute ASYNC_REG of \do_reg1_reg[6]\ : label is std.standard.true;
  attribute KEEP of \do_reg1_reg[6]\ : label is "yes";
  attribute ASYNC_REG of \do_reg1_reg[7]\ : label is std.standard.true;
  attribute KEEP of \do_reg1_reg[7]\ : label is "yes";
  attribute ASYNC_REG of \do_reg1_reg[8]\ : label is std.standard.true;
  attribute KEEP of \do_reg1_reg[8]\ : label is "yes";
  attribute ASYNC_REG of \do_reg1_reg[9]\ : label is std.standard.true;
  attribute KEEP of \do_reg1_reg[9]\ : label is "yes";
  attribute ASYNC_REG of \do_reg2_reg[0]\ : label is std.standard.true;
  attribute KEEP of \do_reg2_reg[0]\ : label is "yes";
  attribute ASYNC_REG of \do_reg2_reg[10]\ : label is std.standard.true;
  attribute KEEP of \do_reg2_reg[10]\ : label is "yes";
  attribute ASYNC_REG of \do_reg2_reg[11]\ : label is std.standard.true;
  attribute KEEP of \do_reg2_reg[11]\ : label is "yes";
  attribute ASYNC_REG of \do_reg2_reg[12]\ : label is std.standard.true;
  attribute KEEP of \do_reg2_reg[12]\ : label is "yes";
  attribute ASYNC_REG of \do_reg2_reg[13]\ : label is std.standard.true;
  attribute KEEP of \do_reg2_reg[13]\ : label is "yes";
  attribute ASYNC_REG of \do_reg2_reg[14]\ : label is std.standard.true;
  attribute KEEP of \do_reg2_reg[14]\ : label is "yes";
  attribute ASYNC_REG of \do_reg2_reg[15]\ : label is std.standard.true;
  attribute KEEP of \do_reg2_reg[15]\ : label is "yes";
  attribute ASYNC_REG of \do_reg2_reg[1]\ : label is std.standard.true;
  attribute KEEP of \do_reg2_reg[1]\ : label is "yes";
  attribute ASYNC_REG of \do_reg2_reg[2]\ : label is std.standard.true;
  attribute KEEP of \do_reg2_reg[2]\ : label is "yes";
  attribute ASYNC_REG of \do_reg2_reg[3]\ : label is std.standard.true;
  attribute KEEP of \do_reg2_reg[3]\ : label is "yes";
  attribute ASYNC_REG of \do_reg2_reg[4]\ : label is std.standard.true;
  attribute KEEP of \do_reg2_reg[4]\ : label is "yes";
  attribute ASYNC_REG of \do_reg2_reg[5]\ : label is std.standard.true;
  attribute KEEP of \do_reg2_reg[5]\ : label is "yes";
  attribute ASYNC_REG of \do_reg2_reg[6]\ : label is std.standard.true;
  attribute KEEP of \do_reg2_reg[6]\ : label is "yes";
  attribute ASYNC_REG of \do_reg2_reg[7]\ : label is std.standard.true;
  attribute KEEP of \do_reg2_reg[7]\ : label is "yes";
  attribute ASYNC_REG of \do_reg2_reg[8]\ : label is std.standard.true;
  attribute KEEP of \do_reg2_reg[8]\ : label is "yes";
  attribute ASYNC_REG of \do_reg2_reg[9]\ : label is std.standard.true;
  attribute KEEP of \do_reg2_reg[9]\ : label is "yes";
  attribute ASYNC_REG of gtxreset_reg1_reg : label is std.standard.true;
  attribute KEEP of gtxreset_reg1_reg : label is "yes";
  attribute ASYNC_REG of gtxreset_reg2_reg : label is std.standard.true;
  attribute KEEP of gtxreset_reg2_reg : label is "yes";
  attribute ASYNC_REG of \rate_reg1_reg[0]\ : label is std.standard.true;
  attribute KEEP of \rate_reg1_reg[0]\ : label is "yes";
  attribute ASYNC_REG of \rate_reg1_reg[1]\ : label is std.standard.true;
  attribute KEEP of \rate_reg1_reg[1]\ : label is "yes";
  attribute ASYNC_REG of \rate_reg2_reg[0]\ : label is std.standard.true;
  attribute KEEP of \rate_reg2_reg[0]\ : label is "yes";
  attribute ASYNC_REG of \rate_reg2_reg[1]\ : label is std.standard.true;
  attribute KEEP of \rate_reg2_reg[1]\ : label is "yes";
  attribute ASYNC_REG of rdy_reg1_reg : label is std.standard.true;
  attribute KEEP of rdy_reg1_reg : label is "yes";
  attribute ASYNC_REG of rdy_reg2_reg : label is std.standard.true;
  attribute KEEP of rdy_reg2_reg : label is "yes";
  attribute ASYNC_REG of start_reg1_reg : label is std.standard.true;
  attribute KEEP of start_reg1_reg : label is "yes";
  attribute ASYNC_REG of start_reg2_reg : label is std.standard.true;
  attribute KEEP of start_reg2_reg : label is "yes";
  attribute ASYNC_REG of x16_reg1_reg : label is std.standard.true;
  attribute KEEP of x16_reg1_reg : label is "yes";
  attribute ASYNC_REG of x16_reg2_reg : label is std.standard.true;
  attribute KEEP of x16_reg2_reg : label is "yes";
  attribute ASYNC_REG of x16x20_mode_reg1_reg : label is std.standard.true;
  attribute KEEP of x16x20_mode_reg1_reg : label is "yes";
  attribute ASYNC_REG of x16x20_mode_reg2_reg : label is std.standard.true;
  attribute KEEP of x16x20_mode_reg2_reg : label is "yes";
begin
  DRP_FSM(6 downto 0) <= \^drp_fsm\(6 downto 0);
\addr_reg[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1471357514713564"
    )
    port map (
      I0 => \n_0_index_reg[4]\,
      I1 => \n_0_index_reg[3]\,
      I2 => \n_0_index_reg[0]\,
      I3 => \n_0_index_reg[2]\,
      I4 => \n_0_index_reg[1]\,
      I5 => \n_0_addr_reg[7]_i_2__1\,
      O => \n_0_addr_reg[0]_i_1__1\
    );
\addr_reg[1]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"404050500F0F0500"
    )
    port map (
      I0 => \n_0_index_reg[4]\,
      I1 => \n_0_index_reg[0]\,
      I2 => \n_0_index_reg[3]\,
      I3 => n_0_mode_reg,
      I4 => \n_0_index_reg[1]\,
      I5 => \n_0_index_reg[2]\,
      O => \n_0_addr_reg[1]_i_1__1\
    );
\addr_reg[2]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"051005105A055A00"
    )
    port map (
      I0 => \n_0_index_reg[4]\,
      I1 => \n_0_index_reg[0]\,
      I2 => \n_0_index_reg[3]\,
      I3 => \n_0_index_reg[2]\,
      I4 => n_0_mode_reg,
      I5 => \n_0_index_reg[1]\,
      O => \n_0_addr_reg[2]_i_1__1\
    );
\addr_reg[3]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5767576753275326"
    )
    port map (
      I0 => \n_0_index_reg[4]\,
      I1 => \n_0_index_reg[3]\,
      I2 => \n_0_index_reg[2]\,
      I3 => \n_0_index_reg[1]\,
      I4 => \n_0_addr_reg[4]_i_2__1\,
      I5 => \n_0_index_reg[0]\,
      O => \n_0_addr_reg[3]_i_1__1\
    );
\addr_reg[4]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FCCFFF01"
    )
    port map (
      I0 => \n_0_addr_reg[4]_i_2__1\,
      I1 => \n_0_index_reg[0]\,
      I2 => \n_0_index_reg[1]\,
      I3 => \n_0_index_reg[2]\,
      I4 => \n_0_index_reg[3]\,
      I5 => \n_0_index_reg[4]\,
      O => \n_0_addr_reg[4]_i_1__1\
    );
\addr_reg[4]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => n_0_mode_reg,
      I1 => x16x20_mode_reg2,
      O => \n_0_addr_reg[4]_i_2__1\
    );
\addr_reg[5]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00001A1A0F0F0F0A"
    )
    port map (
      I0 => \n_0_index_reg[4]\,
      I1 => \n_0_index_reg[0]\,
      I2 => \n_0_index_reg[3]\,
      I3 => n_0_mode_reg,
      I4 => \n_0_index_reg[1]\,
      I5 => \n_0_index_reg[2]\,
      O => \n_0_addr_reg[5]_i_1__1\
    );
\addr_reg[6]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000011545554"
    )
    port map (
      I0 => \n_0_index_reg[2]\,
      I1 => \n_0_index_reg[1]\,
      I2 => n_0_mode_reg,
      I3 => \n_0_index_reg[3]\,
      I4 => \n_0_index_reg[0]\,
      I5 => \n_0_index_reg[4]\,
      O => \n_0_addr_reg[6]_i_1__1\
    );
\addr_reg[7]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5422262254222633"
    )
    port map (
      I0 => \n_0_index_reg[4]\,
      I1 => \n_0_index_reg[3]\,
      I2 => \n_0_index_reg[0]\,
      I3 => \n_0_index_reg[2]\,
      I4 => \n_0_index_reg[1]\,
      I5 => \n_0_addr_reg[7]_i_2__1\,
      O => \n_0_addr_reg[7]_i_1__1\
    );
\addr_reg[7]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DC"
    )
    port map (
      I0 => \n_0_index_reg[0]\,
      I1 => n_0_mode_reg,
      I2 => x16x20_mode_reg2,
      O => \n_0_addr_reg[7]_i_2__1\
    );
\addr_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => '1',
      D => \n_0_addr_reg[0]_i_1__1\,
      Q => \n_0_addr_reg_reg[0]\,
      R => RST_DCLK_RESET
    );
\addr_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => '1',
      D => \n_0_addr_reg[1]_i_1__1\,
      Q => \n_0_addr_reg_reg[1]\,
      R => RST_DCLK_RESET
    );
\addr_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => '1',
      D => \n_0_addr_reg[2]_i_1__1\,
      Q => \n_0_addr_reg_reg[2]\,
      R => RST_DCLK_RESET
    );
\addr_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => '1',
      D => \n_0_addr_reg[3]_i_1__1\,
      Q => \n_0_addr_reg_reg[3]\,
      R => RST_DCLK_RESET
    );
\addr_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => '1',
      D => \n_0_addr_reg[4]_i_1__1\,
      Q => \n_0_addr_reg_reg[4]\,
      R => RST_DCLK_RESET
    );
\addr_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => '1',
      D => \n_0_addr_reg[5]_i_1__1\,
      Q => \n_0_addr_reg_reg[5]\,
      R => RST_DCLK_RESET
    );
\addr_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => '1',
      D => \n_0_addr_reg[6]_i_1__1\,
      Q => \n_0_addr_reg_reg[6]\,
      R => RST_DCLK_RESET
    );
\addr_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => '1',
      D => \n_0_addr_reg[7]_i_1__1\,
      Q => \n_0_addr_reg_reg[7]\,
      R => RST_DCLK_RESET
    );
\di_reg[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
    port map (
      I0 => \n_0_di_reg[0]_i_2__1\,
      I1 => \n_0_di_reg[0]_i_3__1\,
      I2 => do_reg2(0),
      I3 => \n_0_index_reg[3]\,
      I4 => \n_0_di_reg[0]_i_4__1\,
      I5 => \n_0_index_reg[4]\,
      O => di_reg(0)
    );
\di_reg[0]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => rate_reg2(0),
      I1 => rate_reg2(1),
      O => \n_0_di_reg[0]_i_2__1\
    );
\di_reg[0]_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEFB"
    )
    port map (
      I0 => \n_0_index_reg[2]\,
      I1 => \n_0_index_reg[0]\,
      I2 => n_0_mode_reg,
      I3 => \n_0_index_reg[1]\,
      O => \n_0_di_reg[0]_i_3__1\
    );
\di_reg[0]_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0BBF000F0F0F0"
    )
    port map (
      I0 => rate_reg2(0),
      I1 => rate_reg2(1),
      I2 => do_reg2(0),
      I3 => \n_0_index_reg[1]\,
      I4 => \n_0_index_reg[2]\,
      I5 => \n_0_index_reg[0]\,
      O => \n_0_di_reg[0]_i_4__1\
    );
\di_reg[10]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"033B3B3300080000"
    )
    port map (
      I0 => \n_0_index_reg[0]\,
      I1 => \n_0_index_reg[4]\,
      I2 => \n_0_index_reg[3]\,
      I3 => \n_0_index_reg[2]\,
      I4 => \n_0_index_reg[1]\,
      I5 => do_reg2(10),
      O => di_reg(10)
    );
\di_reg[11]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
    port map (
      I0 => \n_0_di_reg[11]_i_2__1\,
      I1 => \n_0_index_reg[4]\,
      I2 => \n_0_di_reg[11]_i_3__1\,
      I3 => \n_0_index_reg[3]\,
      I4 => \n_0_di_reg[11]_i_4__1\,
      O => di_reg(11)
    );
\di_reg[11]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08083B0800000000"
    )
    port map (
      I0 => do_reg2(11),
      I1 => \n_0_index_reg[2]\,
      I2 => \n_0_index_reg[1]\,
      I3 => rate_reg2(1),
      I4 => rate_reg2(0),
      I5 => \n_0_index_reg[0]\,
      O => \n_0_di_reg[11]_i_2__1\
    );
\di_reg[11]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0BFFFF000B0000"
    )
    port map (
      I0 => rate_reg2(0),
      I1 => rate_reg2(1),
      I2 => \n_0_index_reg[1]\,
      I3 => \n_0_index_reg[0]\,
      I4 => \n_0_index_reg[2]\,
      I5 => do_reg2(11),
      O => \n_0_di_reg[11]_i_3__1\
    );
\di_reg[11]_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBBFF8B0088008B"
    )
    port map (
      I0 => \n_0_di_reg[0]_i_2__1\,
      I1 => \n_0_index_reg[2]\,
      I2 => x16_reg2,
      I3 => \n_0_di_reg[11]_i_5__1\,
      I4 => \n_0_addr_reg[4]_i_2__1\,
      I5 => do_reg2(11),
      O => \n_0_di_reg[11]_i_4__1\
    );
\di_reg[11]_i_5__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \n_0_index_reg[0]\,
      I1 => \n_0_index_reg[1]\,
      O => \n_0_di_reg[11]_i_5__1\
    );
\di_reg[12]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3000BBBB30008888"
    )
    port map (
      I0 => \n_0_di_reg[12]_i_2__1\,
      I1 => \n_0_index_reg[4]\,
      I2 => \n_0_index[4]_i_4__1\,
      I3 => do_reg2(12),
      I4 => \n_0_index_reg[3]\,
      I5 => \n_0_di_reg[12]_i_3__1\,
      O => di_reg(12)
    );
\di_reg[12]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0808080800300000"
    )
    port map (
      I0 => do_reg2(12),
      I1 => \n_0_index_reg[2]\,
      I2 => \n_0_index_reg[1]\,
      I3 => rate_reg2(0),
      I4 => rate_reg2(1),
      I5 => \n_0_index_reg[0]\,
      O => \n_0_di_reg[12]_i_2__1\
    );
\di_reg[12]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0F0F0F0DDF0F0"
    )
    port map (
      I0 => rate_reg2(1),
      I1 => rate_reg2(0),
      I2 => do_reg2(12),
      I3 => \n_0_index_reg[0]\,
      I4 => \n_0_index_reg[2]\,
      I5 => \n_0_index_reg[1]\,
      O => \n_0_di_reg[12]_i_3__1\
    );
\di_reg[13]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3000BBBB30008888"
    )
    port map (
      I0 => \n_0_di_reg[13]_i_2__1\,
      I1 => \n_0_index_reg[4]\,
      I2 => \n_0_index[4]_i_4__1\,
      I3 => do_reg2(13),
      I4 => \n_0_index_reg[3]\,
      I5 => \n_0_di_reg[13]_i_3__1\,
      O => di_reg(13)
    );
\di_reg[13]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0808080830300030"
    )
    port map (
      I0 => do_reg2(13),
      I1 => \n_0_index_reg[2]\,
      I2 => \n_0_index_reg[1]\,
      I3 => rate_reg2(1),
      I4 => rate_reg2(0),
      I5 => \n_0_index_reg[0]\,
      O => \n_0_di_reg[13]_i_2__1\
    );
\di_reg[13]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA8AAA8AAABAAA8A"
    )
    port map (
      I0 => do_reg2(13),
      I1 => \n_0_index_reg[0]\,
      I2 => \n_0_index_reg[2]\,
      I3 => \n_0_index_reg[1]\,
      I4 => rate_reg2(1),
      I5 => rate_reg2(0),
      O => \n_0_di_reg[13]_i_3__1\
    );
\di_reg[14]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
    port map (
      I0 => \n_0_di_reg[14]_i_2__1\,
      I1 => \n_0_index_reg[4]\,
      I2 => \n_0_di_reg[14]_i_3__1\,
      I3 => \n_0_index_reg[3]\,
      I4 => \n_0_di_reg[14]_i_4__1\,
      O => di_reg(14)
    );
\di_reg[14]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002202"
    )
    port map (
      I0 => \n_0_index_reg[0]\,
      I1 => \n_0_index_reg[1]\,
      I2 => \n_0_index_reg[2]\,
      I3 => do_reg2(14),
      I4 => \n_0_index_reg[3]\,
      O => \n_0_di_reg[14]_i_2__1\
    );
\di_reg[14]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7472747230507472"
    )
    port map (
      I0 => \n_0_index_reg[1]\,
      I1 => \n_0_index_reg[2]\,
      I2 => do_reg2(14),
      I3 => \n_0_index_reg[0]\,
      I4 => rate_reg2(1),
      I5 => rate_reg2(0),
      O => \n_0_di_reg[14]_i_3__1\
    );
\di_reg[14]_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F000F044F0F0F0"
    )
    port map (
      I0 => rate_reg2(0),
      I1 => rate_reg2(1),
      I2 => do_reg2(14),
      I3 => \n_0_index_reg[2]\,
      I4 => \n_0_index_reg[0]\,
      I5 => \n_0_index_reg[1]\,
      O => \n_0_di_reg[14]_i_4__1\
    );
\di_reg[15]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"03333B3B00000008"
    )
    port map (
      I0 => \n_0_index_reg[0]\,
      I1 => \n_0_index_reg[4]\,
      I2 => \n_0_index_reg[3]\,
      I3 => \n_0_index_reg[2]\,
      I4 => \n_0_index_reg[1]\,
      I5 => do_reg2(15),
      O => di_reg(15)
    );
\di_reg[1]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8B88"
    )
    port map (
      I0 => \n_0_di_reg[1]_i_2__1\,
      I1 => \n_0_index_reg[4]\,
      I2 => \n_0_di_reg[1]_i_3__1\,
      I3 => \n_0_di_reg[1]_i_4__1\,
      O => di_reg(1)
    );
\di_reg[1]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008082808"
    )
    port map (
      I0 => \n_0_index_reg[0]\,
      I1 => \n_0_index_reg[1]\,
      I2 => \n_0_index_reg[2]\,
      I3 => rate_reg2(1),
      I4 => rate_reg2(0),
      I5 => \n_0_index_reg[3]\,
      O => \n_0_di_reg[1]_i_2__1\
    );
\di_reg[1]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC44C444C044C444"
    )
    port map (
      I0 => do_reg2(1),
      I1 => \n_0_index_reg[3]\,
      I2 => \n_0_index_reg[2]\,
      I3 => \n_0_index_reg[1]\,
      I4 => \n_0_index_reg[0]\,
      I5 => \n_0_di_reg[0]_i_2__1\,
      O => \n_0_di_reg[1]_i_3__1\
    );
\di_reg[1]_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFCCC5555"
    )
    port map (
      I0 => \n_0_di_reg[1]_i_5__1\,
      I1 => do_reg2(1),
      I2 => \n_0_index_reg[1]\,
      I3 => \n_0_index_reg[0]\,
      I4 => \n_0_index_reg[2]\,
      I5 => \n_0_index_reg[3]\,
      O => \n_0_di_reg[1]_i_4__1\
    );
\di_reg[1]_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"002F0F20F02FFF2F"
    )
    port map (
      I0 => rate_reg2(1),
      I1 => rate_reg2(0),
      I2 => \n_0_index_reg[1]\,
      I3 => \n_0_index_reg[0]\,
      I4 => n_0_mode_reg,
      I5 => do_reg2(1),
      O => \n_0_di_reg[1]_i_5__1\
    );
\di_reg[2]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBBBBABAAAB"
    )
    port map (
      I0 => \n_0_di_reg[2]_i_2__1\,
      I1 => \n_0_di_reg[2]_i_3__1\,
      I2 => \n_0_di_reg[2]_i_4__1\,
      I3 => \n_0_index_reg[2]\,
      I4 => do_reg2(2),
      I5 => \n_0_index_reg[3]\,
      O => di_reg(2)
    );
\di_reg[2]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002000"
    )
    port map (
      I0 => \n_0_index_reg[4]\,
      I1 => \n_0_index_reg[3]\,
      I2 => \n_0_index_reg[0]\,
      I3 => \n_0_index_reg[1]\,
      I4 => \n_0_index_reg[2]\,
      O => \n_0_di_reg[2]_i_2__1\
    );
\di_reg[2]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFAAEFAAEFAAAFAA"
    )
    port map (
      I0 => \n_0_index_reg[4]\,
      I1 => \n_0_index_reg[1]\,
      I2 => do_reg2(2),
      I3 => \n_0_index_reg[3]\,
      I4 => \n_0_index_reg[0]\,
      I5 => \n_0_index_reg[2]\,
      O => \n_0_di_reg[2]_i_3__1\
    );
\di_reg[2]_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00BF0FB0F0BFFFBF"
    )
    port map (
      I0 => rate_reg2(0),
      I1 => rate_reg2(1),
      I2 => \n_0_index_reg[1]\,
      I3 => \n_0_index_reg[0]\,
      I4 => n_0_mode_reg,
      I5 => do_reg2(2),
      O => \n_0_di_reg[2]_i_4__1\
    );
\di_reg[3]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1700554037225702"
    )
    port map (
      I0 => \n_0_index_reg[4]\,
      I1 => \n_0_index_reg[3]\,
      I2 => \n_0_index_reg[1]\,
      I3 => do_reg2(3),
      I4 => \n_0_index_reg[0]\,
      I5 => \n_0_index_reg[2]\,
      O => di_reg(3)
    );
\di_reg[4]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"20AA20AA20AAA0AA"
    )
    port map (
      I0 => \n_0_di_reg[4]_i_4__1\,
      I1 => \n_0_index_reg[1]\,
      I2 => do_reg2(4),
      I3 => \n_0_index_reg[3]\,
      I4 => \n_0_index_reg[0]\,
      I5 => \n_0_index_reg[2]\,
      O => \n_0_di_reg[4]_i_2__1\
    );
\di_reg[4]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000CCE233"
    )
    port map (
      I0 => \n_0_di_reg[4]_i_5__1\,
      I1 => \n_0_index_reg[0]\,
      I2 => do_reg2(4),
      I3 => \n_0_index_reg[2]\,
      I4 => \n_0_index_reg[1]\,
      I5 => \n_0_index_reg[3]\,
      O => \n_0_di_reg[4]_i_3__1\
    );
\di_reg[4]_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEEEEF222"
    )
    port map (
      I0 => \n_0_di_reg[4]_i_6__1\,
      I1 => \n_0_di_reg[6]_i_4__1\,
      I2 => \n_0_di_reg[4]_i_7__1\,
      I3 => \n_0_index_reg[0]\,
      I4 => \n_0_di_reg[0]_i_2__1\,
      I5 => \n_0_index_reg[3]\,
      O => \n_0_di_reg[4]_i_4__1\
    );
\di_reg[4]_i_5__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => rate_reg2(1),
      I1 => rate_reg2(0),
      O => \n_0_di_reg[4]_i_5__1\
    );
\di_reg[4]_i_6__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8AAA"
    )
    port map (
      I0 => do_reg2(4),
      I1 => \n_0_index_reg[2]\,
      I2 => \n_0_index_reg[1]\,
      I3 => \n_0_index_reg[0]\,
      O => \n_0_di_reg[4]_i_6__1\
    );
\di_reg[4]_i_7__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_index_reg[1]\,
      I1 => \n_0_index_reg[2]\,
      O => \n_0_di_reg[4]_i_7__1\
    );
\di_reg[5]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3030000088BB8888"
    )
    port map (
      I0 => \n_0_di_reg[5]_i_2__1\,
      I1 => \n_0_index_reg[4]\,
      I2 => \n_0_index[4]_i_4__1\,
      I3 => \n_0_di_reg[6]_i_4__1\,
      I4 => do_reg2(5),
      I5 => \n_0_index_reg[3]\,
      O => di_reg(5)
    );
\di_reg[5]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6244620062446244"
    )
    port map (
      I0 => \n_0_index_reg[1]\,
      I1 => \n_0_index_reg[2]\,
      I2 => do_reg2(5),
      I3 => \n_0_index_reg[0]\,
      I4 => rate_reg2(0),
      I5 => rate_reg2(1),
      O => \n_0_di_reg[5]_i_2__1\
    );
\di_reg[6]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3088308830BB3088"
    )
    port map (
      I0 => \n_0_di_reg[6]_i_2__1\,
      I1 => \n_0_index_reg[4]\,
      I2 => \n_0_di_reg[6]_i_3__1\,
      I3 => \n_0_index_reg[3]\,
      I4 => do_reg2(6),
      I5 => \n_0_di_reg[6]_i_4__1\,
      O => di_reg(6)
    );
\di_reg[6]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"38383B3800000000"
    )
    port map (
      I0 => do_reg2(6),
      I1 => \n_0_index_reg[2]\,
      I2 => \n_0_index_reg[1]\,
      I3 => rate_reg2(1),
      I4 => rate_reg2(0),
      I5 => \n_0_index_reg[0]\,
      O => \n_0_di_reg[6]_i_2__1\
    );
\di_reg[6]_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6070"
    )
    port map (
      I0 => \n_0_index_reg[2]\,
      I1 => \n_0_index_reg[1]\,
      I2 => do_reg2(6),
      I3 => \n_0_index_reg[0]\,
      O => \n_0_di_reg[6]_i_3__1\
    );
\di_reg[6]_i_4__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
    port map (
      I0 => n_0_mode_reg,
      I1 => x16x20_mode_reg2,
      I2 => \n_0_index_reg[0]\,
      I3 => \n_0_index_reg[1]\,
      I4 => \n_0_index_reg[2]\,
      O => \n_0_di_reg[6]_i_4__1\
    );
\di_reg[7]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"15157D5500012000"
    )
    port map (
      I0 => \n_0_index_reg[4]\,
      I1 => \n_0_index_reg[2]\,
      I2 => \n_0_index_reg[1]\,
      I3 => \n_0_index_reg[0]\,
      I4 => \n_0_index_reg[3]\,
      I5 => do_reg2(7),
      O => di_reg(7)
    );
\di_reg[8]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"033B3B3300080000"
    )
    port map (
      I0 => \n_0_index_reg[0]\,
      I1 => \n_0_index_reg[4]\,
      I2 => \n_0_index_reg[3]\,
      I3 => \n_0_index_reg[2]\,
      I4 => \n_0_index_reg[1]\,
      I5 => do_reg2(8),
      O => di_reg(8)
    );
\di_reg[9]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0B3B3B3B08080808"
    )
    port map (
      I0 => \n_0_di_reg[9]_i_2__1\,
      I1 => \n_0_index_reg[4]\,
      I2 => \n_0_index_reg[3]\,
      I3 => \n_0_index_reg[2]\,
      I4 => \n_0_index_reg[1]\,
      I5 => do_reg2(9),
      O => di_reg(9)
    );
\di_reg[9]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3B383B3B00000000"
    )
    port map (
      I0 => do_reg2(9),
      I1 => \n_0_index_reg[2]\,
      I2 => \n_0_index_reg[1]\,
      I3 => rate_reg2(0),
      I4 => rate_reg2(1),
      I5 => \n_0_index_reg[0]\,
      O => \n_0_di_reg[9]_i_2__1\
    );
\di_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => '1',
      D => di_reg(0),
      Q => \n_0_di_reg_reg[0]\,
      R => RST_DCLK_RESET
    );
\di_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => '1',
      D => di_reg(10),
      Q => \n_0_di_reg_reg[10]\,
      R => RST_DCLK_RESET
    );
\di_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => '1',
      D => di_reg(11),
      Q => \n_0_di_reg_reg[11]\,
      R => RST_DCLK_RESET
    );
\di_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => '1',
      D => di_reg(12),
      Q => \n_0_di_reg_reg[12]\,
      R => RST_DCLK_RESET
    );
\di_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => '1',
      D => di_reg(13),
      Q => \n_0_di_reg_reg[13]\,
      R => RST_DCLK_RESET
    );
\di_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => '1',
      D => di_reg(14),
      Q => \n_0_di_reg_reg[14]\,
      R => RST_DCLK_RESET
    );
\di_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => '1',
      D => di_reg(15),
      Q => \n_0_di_reg_reg[15]\,
      R => RST_DCLK_RESET
    );
\di_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => '1',
      D => di_reg(1),
      Q => \n_0_di_reg_reg[1]\,
      R => RST_DCLK_RESET
    );
\di_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => '1',
      D => di_reg(2),
      Q => \n_0_di_reg_reg[2]\,
      R => RST_DCLK_RESET
    );
\di_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => '1',
      D => di_reg(3),
      Q => \n_0_di_reg_reg[3]\,
      R => RST_DCLK_RESET
    );
\di_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => '1',
      D => di_reg(4),
      Q => \n_0_di_reg_reg[4]\,
      R => RST_DCLK_RESET
    );
\di_reg_reg[4]_i_1__1\: unisim.vcomponents.MUXF7
    port map (
      I0 => \n_0_di_reg[4]_i_2__1\,
      I1 => \n_0_di_reg[4]_i_3__1\,
      O => di_reg(4),
      S => \n_0_index_reg[4]\
    );
\di_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => '1',
      D => di_reg(5),
      Q => \n_0_di_reg_reg[5]\,
      R => RST_DCLK_RESET
    );
\di_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => '1',
      D => di_reg(6),
      Q => \n_0_di_reg_reg[6]\,
      R => RST_DCLK_RESET
    );
\di_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => '1',
      D => di_reg(7),
      Q => \n_0_di_reg_reg[7]\,
      R => RST_DCLK_RESET
    );
\di_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => '1',
      D => di_reg(8),
      Q => \n_0_di_reg_reg[8]\,
      R => RST_DCLK_RESET
    );
\di_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => '1',
      D => di_reg(9),
      Q => \n_0_di_reg_reg[9]\,
      R => RST_DCLK_RESET
    );
\do_reg1_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => ext_ch_gt_drpdo(0),
      Q => do_reg1(0),
      R => RST_DCLK_RESET
    );
\do_reg1_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => ext_ch_gt_drpdo(10),
      Q => do_reg1(10),
      R => RST_DCLK_RESET
    );
\do_reg1_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => ext_ch_gt_drpdo(11),
      Q => do_reg1(11),
      R => RST_DCLK_RESET
    );
\do_reg1_reg[12]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => ext_ch_gt_drpdo(12),
      Q => do_reg1(12),
      R => RST_DCLK_RESET
    );
\do_reg1_reg[13]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => ext_ch_gt_drpdo(13),
      Q => do_reg1(13),
      R => RST_DCLK_RESET
    );
\do_reg1_reg[14]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => ext_ch_gt_drpdo(14),
      Q => do_reg1(14),
      R => RST_DCLK_RESET
    );
\do_reg1_reg[15]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => ext_ch_gt_drpdo(15),
      Q => do_reg1(15),
      R => RST_DCLK_RESET
    );
\do_reg1_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => ext_ch_gt_drpdo(1),
      Q => do_reg1(1),
      R => RST_DCLK_RESET
    );
\do_reg1_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => ext_ch_gt_drpdo(2),
      Q => do_reg1(2),
      R => RST_DCLK_RESET
    );
\do_reg1_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => ext_ch_gt_drpdo(3),
      Q => do_reg1(3),
      R => RST_DCLK_RESET
    );
\do_reg1_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => ext_ch_gt_drpdo(4),
      Q => do_reg1(4),
      R => RST_DCLK_RESET
    );
\do_reg1_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => ext_ch_gt_drpdo(5),
      Q => do_reg1(5),
      R => RST_DCLK_RESET
    );
\do_reg1_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => ext_ch_gt_drpdo(6),
      Q => do_reg1(6),
      R => RST_DCLK_RESET
    );
\do_reg1_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => ext_ch_gt_drpdo(7),
      Q => do_reg1(7),
      R => RST_DCLK_RESET
    );
\do_reg1_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => ext_ch_gt_drpdo(8),
      Q => do_reg1(8),
      R => RST_DCLK_RESET
    );
\do_reg1_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => ext_ch_gt_drpdo(9),
      Q => do_reg1(9),
      R => RST_DCLK_RESET
    );
\do_reg2_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => do_reg1(0),
      Q => do_reg2(0),
      R => RST_DCLK_RESET
    );
\do_reg2_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => do_reg1(10),
      Q => do_reg2(10),
      R => RST_DCLK_RESET
    );
\do_reg2_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => do_reg1(11),
      Q => do_reg2(11),
      R => RST_DCLK_RESET
    );
\do_reg2_reg[12]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => do_reg1(12),
      Q => do_reg2(12),
      R => RST_DCLK_RESET
    );
\do_reg2_reg[13]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => do_reg1(13),
      Q => do_reg2(13),
      R => RST_DCLK_RESET
    );
\do_reg2_reg[14]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => do_reg1(14),
      Q => do_reg2(14),
      R => RST_DCLK_RESET
    );
\do_reg2_reg[15]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => do_reg1(15),
      Q => do_reg2(15),
      R => RST_DCLK_RESET
    );
\do_reg2_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => do_reg1(1),
      Q => do_reg2(1),
      R => RST_DCLK_RESET
    );
\do_reg2_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => do_reg1(2),
      Q => do_reg2(2),
      R => RST_DCLK_RESET
    );
\do_reg2_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => do_reg1(3),
      Q => do_reg2(3),
      R => RST_DCLK_RESET
    );
\do_reg2_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => do_reg1(4),
      Q => do_reg2(4),
      R => RST_DCLK_RESET
    );
\do_reg2_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => do_reg1(5),
      Q => do_reg2(5),
      R => RST_DCLK_RESET
    );
\do_reg2_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => do_reg1(6),
      Q => do_reg2(6),
      R => RST_DCLK_RESET
    );
\do_reg2_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => do_reg1(7),
      Q => do_reg2(7),
      R => RST_DCLK_RESET
    );
\do_reg2_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => do_reg1(8),
      Q => do_reg2(8),
      R => RST_DCLK_RESET
    );
\do_reg2_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => do_reg1(9),
      Q => do_reg2(9),
      R => RST_DCLK_RESET
    );
\done_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
    port map (
      I0 => \n_0_done_i_2__2\,
      I1 => \^drp_fsm\(0),
      I2 => start_reg2,
      I3 => \^drp_fsm\(6),
      I4 => \^drp_fsm\(5),
      O => done
    );
\done_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => \^drp_fsm\(1),
      I1 => \^drp_fsm\(4),
      I2 => \^drp_fsm\(2),
      I3 => \^drp_fsm\(3),
      O => \n_0_done_i_2__2\
    );
done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => '1',
      D => done,
      Q => DRP_DONE,
      R => RST_DCLK_RESET
    );
\fsm[0]_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F2FF"
    )
    port map (
      I0 => \^drp_fsm\(0),
      I1 => start_reg2,
      I2 => \n_0_fsm[0]_i_2__5\,
      I3 => \n_0_fsm[6]_i_2__1\,
      O => fsm(0)
    );
\fsm[0]_i_2__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2200220020222000"
    )
    port map (
      I0 => \^drp_fsm\(6),
      I1 => \n_0_fsm[1]_i_4__1\,
      I2 => n_0_mode_reg,
      I3 => \n_0_index_reg[0]\,
      I4 => x16x20_mode_reg2,
      I5 => \n_0_index_reg[2]\,
      O => \n_0_fsm[0]_i_2__5\
    );
\fsm[1]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
    port map (
      I0 => \n_0_fsm[6]_i_2__1\,
      I1 => \n_0_fsm[1]_i_2__6\,
      I2 => \n_0_fsm[1]_i_3__2\,
      O => fsm(1)
    );
\fsm[1]_i_2__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF8F8888"
    )
    port map (
      I0 => start_reg2,
      I1 => \^drp_fsm\(0),
      I2 => load_cnt(0),
      I3 => load_cnt(1),
      I4 => \^drp_fsm\(1),
      O => \n_0_fsm[1]_i_2__6\
    );
\fsm[1]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88AA88AA8A888AAA"
    )
    port map (
      I0 => \^drp_fsm\(6),
      I1 => \n_0_fsm[1]_i_4__1\,
      I2 => n_0_mode_reg,
      I3 => \n_0_index_reg[0]\,
      I4 => x16x20_mode_reg2,
      I5 => \n_0_index_reg[2]\,
      O => \n_0_fsm[1]_i_3__2\
    );
\fsm[1]_i_4__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFBE"
    )
    port map (
      I0 => \n_0_index_reg[1]\,
      I1 => \n_0_index_reg[2]\,
      I2 => \n_0_index_reg[4]\,
      I3 => \n_0_index_reg[3]\,
      O => \n_0_fsm[1]_i_4__1\
    );
\fsm[2]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
    port map (
      I0 => \n_0_fsm[6]_i_2__1\,
      I1 => load_cnt(1),
      I2 => \^drp_fsm\(1),
      I3 => load_cnt(0),
      O => fsm(2)
    );
\fsm[3]_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA08"
    )
    port map (
      I0 => \n_0_fsm[6]_i_2__1\,
      I1 => \^drp_fsm\(3),
      I2 => rdy_reg2,
      I3 => \^drp_fsm\(2),
      O => fsm(3)
    );
\fsm[4]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => \n_0_fsm[6]_i_2__1\,
      I1 => rdy_reg2,
      I2 => \^drp_fsm\(3),
      O => fsm(4)
    );
\fsm[5]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA08"
    )
    port map (
      I0 => \n_0_fsm[6]_i_2__1\,
      I1 => \^drp_fsm\(5),
      I2 => rdy_reg2,
      I3 => \^drp_fsm\(4),
      O => fsm(5)
    );
\fsm[6]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => \n_0_fsm[6]_i_2__1\,
      I1 => rdy_reg2,
      I2 => \^drp_fsm\(5),
      O => fsm(6)
    );
\fsm[6]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000116"
    )
    port map (
      I0 => \^drp_fsm\(0),
      I1 => \^drp_fsm\(1),
      I2 => \^drp_fsm\(2),
      I3 => \n_0_fsm[6]_i_3__1\,
      I4 => \n_0_fsm[6]_i_4__1\,
      O => \n_0_fsm[6]_i_2__1\
    );
\fsm[6]_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0116"
    )
    port map (
      I0 => \^drp_fsm\(3),
      I1 => \^drp_fsm\(4),
      I2 => \^drp_fsm\(5),
      I3 => \^drp_fsm\(6),
      O => \n_0_fsm[6]_i_3__1\
    );
\fsm[6]_i_4__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEE8"
    )
    port map (
      I0 => \^drp_fsm\(3),
      I1 => \^drp_fsm\(4),
      I2 => \^drp_fsm\(5),
      I3 => \^drp_fsm\(6),
      O => \n_0_fsm[6]_i_4__1\
    );
\fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
    port map (
      C => I1,
      CE => '1',
      D => fsm(0),
      Q => \^drp_fsm\(0),
      S => RST_DCLK_RESET
    );
\fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => '1',
      D => fsm(1),
      Q => \^drp_fsm\(1),
      R => RST_DCLK_RESET
    );
\fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => '1',
      D => fsm(2),
      Q => \^drp_fsm\(2),
      R => RST_DCLK_RESET
    );
\fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => '1',
      D => fsm(3),
      Q => \^drp_fsm\(3),
      R => RST_DCLK_RESET
    );
\fsm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => '1',
      D => fsm(4),
      Q => \^drp_fsm\(4),
      R => RST_DCLK_RESET
    );
\fsm_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => '1',
      D => fsm(5),
      Q => \^drp_fsm\(5),
      R => RST_DCLK_RESET
    );
\fsm_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => '1',
      D => fsm(6),
      Q => \^drp_fsm\(6),
      R => RST_DCLK_RESET
    );
\gth_channel.gthe2_channel_i_i_13__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => ext_ch_gt_drpdi(15),
      I1 => \n_0_di_reg_reg[15]\,
      I2 => \^drp_fsm\(0),
      O => DRPDI(15)
    );
\gth_channel.gthe2_channel_i_i_14__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => ext_ch_gt_drpdi(14),
      I1 => \n_0_di_reg_reg[14]\,
      I2 => \^drp_fsm\(0),
      O => DRPDI(14)
    );
\gth_channel.gthe2_channel_i_i_15__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => ext_ch_gt_drpdi(13),
      I1 => \n_0_di_reg_reg[13]\,
      I2 => \^drp_fsm\(0),
      O => DRPDI(13)
    );
\gth_channel.gthe2_channel_i_i_16__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => ext_ch_gt_drpdi(12),
      I1 => \n_0_di_reg_reg[12]\,
      I2 => \^drp_fsm\(0),
      O => DRPDI(12)
    );
\gth_channel.gthe2_channel_i_i_17__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => ext_ch_gt_drpdi(11),
      I1 => \n_0_di_reg_reg[11]\,
      I2 => \^drp_fsm\(0),
      O => DRPDI(11)
    );
\gth_channel.gthe2_channel_i_i_18__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => ext_ch_gt_drpdi(10),
      I1 => \n_0_di_reg_reg[10]\,
      I2 => \^drp_fsm\(0),
      O => DRPDI(10)
    );
\gth_channel.gthe2_channel_i_i_19__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => ext_ch_gt_drpdi(9),
      I1 => \n_0_di_reg_reg[9]\,
      I2 => \^drp_fsm\(0),
      O => DRPDI(9)
    );
\gth_channel.gthe2_channel_i_i_20__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => ext_ch_gt_drpdi(8),
      I1 => \n_0_di_reg_reg[8]\,
      I2 => \^drp_fsm\(0),
      O => DRPDI(8)
    );
\gth_channel.gthe2_channel_i_i_21__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => ext_ch_gt_drpdi(7),
      I1 => \n_0_di_reg_reg[7]\,
      I2 => \^drp_fsm\(0),
      O => DRPDI(7)
    );
\gth_channel.gthe2_channel_i_i_22__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => ext_ch_gt_drpdi(6),
      I1 => \n_0_di_reg_reg[6]\,
      I2 => \^drp_fsm\(0),
      O => DRPDI(6)
    );
\gth_channel.gthe2_channel_i_i_23__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => ext_ch_gt_drpdi(5),
      I1 => \n_0_di_reg_reg[5]\,
      I2 => \^drp_fsm\(0),
      O => DRPDI(5)
    );
\gth_channel.gthe2_channel_i_i_24__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => ext_ch_gt_drpdi(4),
      I1 => \n_0_di_reg_reg[4]\,
      I2 => \^drp_fsm\(0),
      O => DRPDI(4)
    );
\gth_channel.gthe2_channel_i_i_25__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => ext_ch_gt_drpdi(3),
      I1 => \n_0_di_reg_reg[3]\,
      I2 => \^drp_fsm\(0),
      O => DRPDI(3)
    );
\gth_channel.gthe2_channel_i_i_26__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => ext_ch_gt_drpdi(2),
      I1 => \n_0_di_reg_reg[2]\,
      I2 => \^drp_fsm\(0),
      O => DRPDI(2)
    );
\gth_channel.gthe2_channel_i_i_27__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => ext_ch_gt_drpdi(1),
      I1 => \n_0_di_reg_reg[1]\,
      I2 => \^drp_fsm\(0),
      O => DRPDI(1)
    );
\gth_channel.gthe2_channel_i_i_28__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => ext_ch_gt_drpdi(0),
      I1 => \n_0_di_reg_reg[0]\,
      I2 => \^drp_fsm\(0),
      O => DRPDI(0)
    );
\gth_channel.gthe2_channel_i_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888888B8B888"
    )
    port map (
      I0 => ext_ch_gt_drpen(0),
      I1 => \^drp_fsm\(0),
      I2 => \n_0_gth_channel.gthe2_channel_i_i_55__1\,
      I3 => \^drp_fsm\(2),
      I4 => \^drp_fsm\(4),
      I5 => \^drp_fsm\(1),
      O => O1
    );
\gth_channel.gthe2_channel_i_i_46__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => ext_ch_gt_drpaddr(8),
      I1 => \^drp_fsm\(0),
      O => DRPADDR(8)
    );
\gth_channel.gthe2_channel_i_i_47__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => ext_ch_gt_drpaddr(7),
      I1 => \n_0_addr_reg_reg[7]\,
      I2 => \^drp_fsm\(0),
      O => DRPADDR(7)
    );
\gth_channel.gthe2_channel_i_i_48__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => ext_ch_gt_drpaddr(6),
      I1 => \n_0_addr_reg_reg[6]\,
      I2 => \^drp_fsm\(0),
      O => DRPADDR(6)
    );
\gth_channel.gthe2_channel_i_i_49__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => ext_ch_gt_drpaddr(5),
      I1 => \n_0_addr_reg_reg[5]\,
      I2 => \^drp_fsm\(0),
      O => DRPADDR(5)
    );
\gth_channel.gthe2_channel_i_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888888B888888888"
    )
    port map (
      I0 => ext_ch_gt_drpwe(0),
      I1 => \^drp_fsm\(0),
      I2 => \n_0_gth_channel.gthe2_channel_i_i_55__1\,
      I3 => \^drp_fsm\(1),
      I4 => \^drp_fsm\(2),
      I5 => \^drp_fsm\(4),
      O => O2
    );
\gth_channel.gthe2_channel_i_i_50__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => ext_ch_gt_drpaddr(4),
      I1 => \n_0_addr_reg_reg[4]\,
      I2 => \^drp_fsm\(0),
      O => DRPADDR(4)
    );
\gth_channel.gthe2_channel_i_i_51__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => ext_ch_gt_drpaddr(3),
      I1 => \n_0_addr_reg_reg[3]\,
      I2 => \^drp_fsm\(0),
      O => DRPADDR(3)
    );
\gth_channel.gthe2_channel_i_i_52__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => ext_ch_gt_drpaddr(2),
      I1 => \n_0_addr_reg_reg[2]\,
      I2 => \^drp_fsm\(0),
      O => DRPADDR(2)
    );
\gth_channel.gthe2_channel_i_i_53__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => ext_ch_gt_drpaddr(1),
      I1 => \n_0_addr_reg_reg[1]\,
      I2 => \^drp_fsm\(0),
      O => DRPADDR(1)
    );
\gth_channel.gthe2_channel_i_i_54__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => ext_ch_gt_drpaddr(0),
      I1 => \n_0_addr_reg_reg[0]\,
      I2 => \^drp_fsm\(0),
      O => DRPADDR(0)
    );
\gth_channel.gthe2_channel_i_i_55__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => \^drp_fsm\(5),
      I1 => \^drp_fsm\(0),
      I2 => \^drp_fsm\(6),
      I3 => \^drp_fsm\(3),
      O => \n_0_gth_channel.gthe2_channel_i_i_55__1\
    );
gtxreset_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => rst_gtreset,
      Q => gtxreset_reg1,
      R => RST_DCLK_RESET
    );
gtxreset_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => gtxreset_reg1,
      Q => gtxreset_reg2,
      R => RST_DCLK_RESET
    );
\index[0]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
    port map (
      I0 => \n_0_fsm[1]_i_3__2\,
      I1 => \n_0_index[4]_i_5__1\,
      I2 => \n_0_index_reg[0]\,
      O => \n_0_index[0]_i_1__1\
    );
\index[1]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0028"
    )
    port map (
      I0 => \n_0_fsm[1]_i_3__2\,
      I1 => \n_0_index_reg[0]\,
      I2 => \n_0_index_reg[1]\,
      I3 => \n_0_index[4]_i_5__1\,
      O => \n_0_index[1]_i_1__1\
    );
\index[2]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002888"
    )
    port map (
      I0 => \n_0_fsm[1]_i_3__2\,
      I1 => \n_0_index_reg[2]\,
      I2 => \n_0_index_reg[1]\,
      I3 => \n_0_index_reg[0]\,
      I4 => \n_0_index[4]_i_5__1\,
      O => \n_0_index[2]_i_1__1\
    );
\index[3]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000028888888"
    )
    port map (
      I0 => \n_0_fsm[1]_i_3__2\,
      I1 => \n_0_index_reg[3]\,
      I2 => \n_0_index_reg[2]\,
      I3 => \n_0_index_reg[1]\,
      I4 => \n_0_index_reg[0]\,
      I5 => \n_0_index[4]_i_5__1\,
      O => \n_0_index[3]_i_1__1\
    );
\index[4]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFE0001"
    )
    port map (
      I0 => \^drp_fsm\(4),
      I1 => \^drp_fsm\(5),
      I2 => \^drp_fsm\(2),
      I3 => \^drp_fsm\(3),
      I4 => \^drp_fsm\(1),
      I5 => \n_0_index[4]_i_3__1\,
      O => \n_0_index[4]_i_1__1\
    );
\index[4]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000088288888"
    )
    port map (
      I0 => \n_0_fsm[1]_i_3__2\,
      I1 => \n_0_index_reg[4]\,
      I2 => \n_0_index_reg[0]\,
      I3 => \n_0_index[4]_i_4__1\,
      I4 => \n_0_index_reg[3]\,
      I5 => \n_0_index[4]_i_5__1\,
      O => \n_0_index[4]_i_2__1\
    );
\index[4]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFEFEEC"
    )
    port map (
      I0 => \^drp_fsm\(2),
      I1 => \^drp_fsm\(6),
      I2 => \^drp_fsm\(3),
      I3 => \^drp_fsm\(4),
      I4 => \^drp_fsm\(5),
      I5 => \^drp_fsm\(0),
      O => \n_0_index[4]_i_3__1\
    );
\index[4]_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
    port map (
      I0 => \n_0_index_reg[2]\,
      I1 => \n_0_index_reg[1]\,
      O => \n_0_index[4]_i_4__1\
    );
\index[4]_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => \^drp_fsm\(5),
      I1 => \^drp_fsm\(0),
      I2 => \^drp_fsm\(3),
      I3 => \^drp_fsm\(2),
      I4 => \^drp_fsm\(4),
      I5 => \^drp_fsm\(1),
      O => \n_0_index[4]_i_5__1\
    );
\index_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \n_0_index[4]_i_1__1\,
      D => \n_0_index[0]_i_1__1\,
      Q => \n_0_index_reg[0]\,
      R => RST_DCLK_RESET
    );
\index_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \n_0_index[4]_i_1__1\,
      D => \n_0_index[1]_i_1__1\,
      Q => \n_0_index_reg[1]\,
      R => RST_DCLK_RESET
    );
\index_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \n_0_index[4]_i_1__1\,
      D => \n_0_index[2]_i_1__1\,
      Q => \n_0_index_reg[2]\,
      R => RST_DCLK_RESET
    );
\index_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \n_0_index[4]_i_1__1\,
      D => \n_0_index[3]_i_1__1\,
      Q => \n_0_index_reg[3]\,
      R => RST_DCLK_RESET
    );
\index_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \n_0_index[4]_i_1__1\,
      D => \n_0_index[4]_i_2__1\,
      Q => \n_0_index_reg[4]\,
      R => RST_DCLK_RESET
    );
\load_cnt[0]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000020"
    )
    port map (
      I0 => \n_0_gth_channel.gthe2_channel_i_i_55__1\,
      I1 => load_cnt(1),
      I2 => \^drp_fsm\(1),
      I3 => \^drp_fsm\(4),
      I4 => \^drp_fsm\(2),
      O => \n_0_load_cnt[0]_i_1__2\
    );
\load_cnt_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => '1',
      D => \n_0_load_cnt[0]_i_1__2\,
      Q => load_cnt(0),
      R => RST_DCLK_RESET
    );
\load_cnt_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => '1',
      D => '0',
      Q => load_cnt(1),
      R => RST_DCLK_RESET
    );
\mode_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000022220"
    )
    port map (
      I0 => n_0_mode_reg,
      I1 => \^drp_fsm\(0),
      I2 => \n_0_mode_i_2__2\,
      I3 => \n_0_mode_i_3__1\,
      I4 => \^drp_fsm\(1),
      I5 => \n_0_mode_i_4__1\,
      O => \n_0_mode_i_1__2\
    );
\mode_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \^drp_fsm\(4),
      I1 => \^drp_fsm\(2),
      O => \n_0_mode_i_2__2\
    );
\mode_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => \^drp_fsm\(5),
      I1 => \^drp_fsm\(6),
      I2 => \^drp_fsm\(3),
      O => \n_0_mode_i_3__1\
    );
\mode_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFEFCC0"
    )
    port map (
      I0 => \n_0_fsm[0]_i_2__5\,
      I1 => \^drp_fsm\(2),
      I2 => \^drp_fsm\(4),
      I3 => \^drp_fsm\(3),
      I4 => \^drp_fsm\(6),
      I5 => \^drp_fsm\(5),
      O => \n_0_mode_i_4__1\
    );
mode_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => '1',
      D => \n_0_mode_i_1__2\,
      Q => n_0_mode_reg,
      R => RST_DCLK_RESET
    );
\rate_reg1_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => PIPETXRATE(0),
      Q => rate_reg1(0),
      R => RST_DCLK_RESET
    );
\rate_reg1_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => PIPETXRATE(1),
      Q => rate_reg1(1),
      R => RST_DCLK_RESET
    );
\rate_reg2_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => rate_reg1(0),
      Q => rate_reg2(0),
      R => RST_DCLK_RESET
    );
\rate_reg2_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => rate_reg1(1),
      Q => rate_reg2(1),
      R => RST_DCLK_RESET
    );
rdy_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => ext_ch_gt_drprdy(0),
      Q => rdy_reg1,
      R => RST_DCLK_RESET
    );
rdy_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => rdy_reg1,
      Q => rdy_reg2,
      R => RST_DCLK_RESET
    );
start_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => DRP_START,
      Q => start_reg1,
      R => RST_DCLK_RESET
    );
start_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => start_reg1,
      Q => start_reg2,
      R => RST_DCLK_RESET
    );
x16_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => DRP_X16,
      Q => x16_reg1,
      R => RST_DCLK_RESET
    );
x16_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => x16_reg1,
      Q => x16_reg2,
      R => RST_DCLK_RESET
    );
x16x20_mode_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => DRP_X16X20_MODE,
      Q => x16x20_mode_reg1,
      R => RST_DCLK_RESET
    );
x16x20_mode_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => x16x20_mode_reg1,
      Q => x16x20_mode_reg2,
      R => RST_DCLK_RESET
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_7x_0_pcie3_7x_0_pipe_rate is
  port (
    SYNC_TXSYNC_START : out STD_LOGIC;
    out0 : out STD_LOGIC_VECTOR ( 4 downto 0 );
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    USER_RATE_DONE : out STD_LOGIC;
    SYNC_RXSYNC_START : out STD_LOGIC;
    USER_RESETOVRD_START : out STD_LOGIC;
    RATE_DRP_START : out STD_LOGIC;
    RXSYSCLKSEL : out STD_LOGIC_VECTOR ( 1 downto 0 );
    RATE_DRP_X16X20_MODE : out STD_LOGIC;
    RATE_DRP_X16 : out STD_LOGIC;
    RXRATE : out STD_LOGIC_VECTOR ( 2 downto 0 );
    O3 : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_0_in3_in : out STD_LOGIC;
    O4 : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_0_in2_in : out STD_LOGIC;
    USER_RATE_RXSYNC : out STD_LOGIC;
    USER_PCLK_SEL : out STD_LOGIC;
    p_0_in : out STD_LOGIC;
    GT_TXPMARESET0 : out STD_LOGIC;
    p_0_in7_in : in STD_LOGIC;
    p_1_in8_in : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \p_0_in__0\ : in STD_LOGIC;
    I1 : in STD_LOGIC;
    RATE_PHYSTATUS : in STD_LOGIC;
    RATE_RXRATEDONE : in STD_LOGIC;
    RATE_TXRATEDONE : in STD_LOGIC;
    PIPETXRATE : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    RATE_QPLLLOCK : in STD_LOGIC;
    RATE_DRP_DONE : in STD_LOGIC;
    pipe_rxpmaresetdone : in STD_LOGIC_VECTOR ( 0 to 0 );
    SYNC_MMCM_LOCK : in STD_LOGIC;
    USER_TXRESETDONE : in STD_LOGIC;
    USER_RXRESETDONE : in STD_LOGIC;
    RATE_RESETOVRD_DONE : in STD_LOGIC;
    RATE_TXSYNC_DONE : in STD_LOGIC;
    SYNC_RXDLYEN : in STD_LOGIC;
    I3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_7x_0_pcie3_7x_0_pipe_rate : entity is "pcie3_7x_0_pipe_rate";
end pcie3_7x_0_pcie3_7x_0_pipe_rate;

architecture STRUCTURE of pcie3_7x_0_pcie3_7x_0_pipe_rate is
  signal \^gt_txpmareset0\ : STD_LOGIC;
  signal \^o2\ : STD_LOGIC;
  signal \^o3\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^o4\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^rxrate\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^rxsysclksel\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^user_pclk_sel\ : STD_LOGIC;
  signal cplllock_reg1 : STD_LOGIC;
  signal cplllock_reg2 : STD_LOGIC;
  signal drp_done_reg1 : STD_LOGIC;
  signal drp_done_reg2 : STD_LOGIC;
  signal drp_start : STD_LOGIC;
  signal drp_x16 : STD_LOGIC;
  signal drp_x16x20_mode : STD_LOGIC;
  signal fsm1 : STD_LOGIC;
  signal fsm2 : STD_LOGIC;
  signal fsm25_out : STD_LOGIC;
  signal mmcm_lock_reg1 : STD_LOGIC;
  signal mmcm_lock_reg2 : STD_LOGIC;
  signal n_0_cpllpd_i_1 : STD_LOGIC;
  signal n_0_cpllpd_i_2 : STD_LOGIC;
  signal \n_0_cpllreset_i_1__0\ : STD_LOGIC;
  signal \n_0_cpllreset_i_2__0\ : STD_LOGIC;
  signal \n_0_fsm[0]_i_1\ : STD_LOGIC;
  signal \n_0_fsm[0]_i_10\ : STD_LOGIC;
  signal \n_0_fsm[0]_i_2\ : STD_LOGIC;
  signal \n_0_fsm[0]_i_3\ : STD_LOGIC;
  signal \n_0_fsm[0]_i_4\ : STD_LOGIC;
  signal \n_0_fsm[0]_i_6\ : STD_LOGIC;
  signal \n_0_fsm[0]_i_7\ : STD_LOGIC;
  signal \n_0_fsm[0]_i_8\ : STD_LOGIC;
  signal \n_0_fsm[0]_i_9\ : STD_LOGIC;
  signal \n_0_fsm[1]_i_1\ : STD_LOGIC;
  signal \n_0_fsm[1]_i_10\ : STD_LOGIC;
  signal \n_0_fsm[1]_i_11\ : STD_LOGIC;
  signal \n_0_fsm[1]_i_12\ : STD_LOGIC;
  signal \n_0_fsm[1]_i_13\ : STD_LOGIC;
  signal \n_0_fsm[1]_i_2__0\ : STD_LOGIC;
  signal \n_0_fsm[1]_i_3__4\ : STD_LOGIC;
  signal \n_0_fsm[1]_i_5\ : STD_LOGIC;
  signal \n_0_fsm[1]_i_6\ : STD_LOGIC;
  signal \n_0_fsm[1]_i_7\ : STD_LOGIC;
  signal \n_0_fsm[1]_i_8\ : STD_LOGIC;
  signal \n_0_fsm[1]_i_9\ : STD_LOGIC;
  signal \n_0_fsm[2]_i_4\ : STD_LOGIC;
  signal \n_0_fsm[2]_i_5\ : STD_LOGIC;
  signal \n_0_fsm[2]_i_6\ : STD_LOGIC;
  signal \n_0_fsm[2]_i_7\ : STD_LOGIC;
  signal \n_0_fsm[2]_i_8\ : STD_LOGIC;
  signal \n_0_fsm[2]_i_9\ : STD_LOGIC;
  signal \n_0_fsm[3]_i_1\ : STD_LOGIC;
  signal \n_0_fsm[3]_i_2__0\ : STD_LOGIC;
  signal \n_0_fsm[3]_i_3\ : STD_LOGIC;
  signal \n_0_fsm[3]_i_4\ : STD_LOGIC;
  signal \n_0_fsm[3]_i_6\ : STD_LOGIC;
  signal \n_0_fsm[3]_i_8\ : STD_LOGIC;
  signal \n_0_fsm[3]_i_9\ : STD_LOGIC;
  signal \n_0_fsm[4]_i_1\ : STD_LOGIC;
  signal \n_0_fsm[4]_i_2\ : STD_LOGIC;
  signal \n_0_fsm[4]_i_3\ : STD_LOGIC;
  signal \n_0_fsm_reg[0]_i_5\ : STD_LOGIC;
  signal \n_0_fsm_reg[1]_i_4\ : STD_LOGIC;
  signal \n_0_fsm_reg[2]_i_1\ : STD_LOGIC;
  signal \n_0_fsm_reg[2]_i_2\ : STD_LOGIC;
  signal \n_0_fsm_reg[2]_i_3\ : STD_LOGIC;
  signal n_0_gen3_exit_i_1 : STD_LOGIC;
  signal n_0_gen3_exit_i_2 : STD_LOGIC;
  signal n_0_gen3_exit_reg : STD_LOGIC;
  signal n_0_gen3_i_1 : STD_LOGIC;
  signal n_0_gen3_i_2 : STD_LOGIC;
  signal n_0_gen3_i_3 : STD_LOGIC;
  signal n_0_pclk_sel_i_1 : STD_LOGIC;
  signal n_0_pclk_sel_i_2 : STD_LOGIC;
  signal n_0_phystatus_i_1 : STD_LOGIC;
  signal n_0_phystatus_reg : STD_LOGIC;
  signal \n_0_qpllpd_i_1__0\ : STD_LOGIC;
  signal \n_0_qpllreset_i_1__0\ : STD_LOGIC;
  signal \n_0_rate_out[0]_i_1\ : STD_LOGIC;
  signal \n_0_rate_out[1]_i_1\ : STD_LOGIC;
  signal \n_0_rate_out[2]_i_1\ : STD_LOGIC;
  signal \n_0_rate_out[2]_i_2\ : STD_LOGIC;
  signal n_0_ratedone_i_1 : STD_LOGIC;
  signal n_0_ratedone_reg : STD_LOGIC;
  signal n_0_rxpmareset_i_1 : STD_LOGIC;
  signal n_0_rxratedone_i_1 : STD_LOGIC;
  signal n_0_rxratedone_reg : STD_LOGIC;
  signal \n_0_sysclksel[0]_i_1\ : STD_LOGIC;
  signal \n_0_sysclksel[1]_i_1\ : STD_LOGIC;
  signal \n_0_sysclksel[1]_i_2\ : STD_LOGIC;
  signal \n_0_txdata_wait_cnt[3]_i_2\ : STD_LOGIC;
  signal n_0_txpmareset_i_1 : STD_LOGIC;
  signal n_0_txpmareset_i_2 : STD_LOGIC;
  signal n_0_txratedone_i_1 : STD_LOGIC;
  signal n_0_txratedone_i_2 : STD_LOGIC;
  signal n_0_txratedone_i_3 : STD_LOGIC;
  signal n_0_txratedone_reg : STD_LOGIC;
  signal \^out0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^p_0_in\ : STD_LOGIC;
  signal \^p_0_in2_in\ : STD_LOGIC;
  signal \^p_0_in3_in\ : STD_LOGIC;
  signal \p_0_in__0_2\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal phystatus_reg1 : STD_LOGIC;
  signal phystatus_reg2 : STD_LOGIC;
  signal pll_lock : STD_LOGIC;
  signal qplllock_reg1 : STD_LOGIC;
  signal qplllock_reg2 : STD_LOGIC;
  signal rate_in_reg1 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal rate_in_reg2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ratedone0 : STD_LOGIC;
  signal resetovrd_done_reg1 : STD_LOGIC;
  signal resetovrd_done_reg2 : STD_LOGIC;
  signal rst_idle_reg1 : STD_LOGIC;
  signal rst_idle_reg2 : STD_LOGIC;
  signal rxpmaresetdone_reg1 : STD_LOGIC;
  signal rxpmaresetdone_reg2 : STD_LOGIC;
  signal rxratedone_reg1 : STD_LOGIC;
  signal rxratedone_reg2 : STD_LOGIC;
  signal rxresetdone_reg1 : STD_LOGIC;
  signal rxresetdone_reg2 : STD_LOGIC;
  signal rxsync_done_reg1 : STD_LOGIC;
  signal rxsync_done_reg2 : STD_LOGIC;
  signal \txdata_wait_cnt_reg__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal txpmareset0 : STD_LOGIC;
  signal txratedone_reg1 : STD_LOGIC;
  signal txratedone_reg2 : STD_LOGIC;
  signal txresetdone_reg1 : STD_LOGIC;
  signal txresetdone_reg2 : STD_LOGIC;
  signal txsync_done_reg1 : STD_LOGIC;
  signal txsync_done_reg2 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of cplllock_reg1_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of cplllock_reg1_reg : label is "yes";
  attribute ASYNC_REG of cplllock_reg2_reg : label is std.standard.true;
  attribute KEEP of cplllock_reg2_reg : label is "yes";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of cpllpd_i_2 : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \cpllreset_i_2__0\ : label is "soft_lutpair30";
  attribute ASYNC_REG of drp_done_reg1_reg : label is std.standard.true;
  attribute KEEP of drp_done_reg1_reg : label is "yes";
  attribute ASYNC_REG of drp_done_reg2_reg : label is std.standard.true;
  attribute KEEP of drp_done_reg2_reg : label is "yes";
  attribute SOFT_HLUTNM of \fsm[2]_i_8\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of gen3_i_3 : label is "soft_lutpair34";
  attribute ASYNC_REG of mmcm_lock_reg1_reg : label is std.standard.true;
  attribute KEEP of mmcm_lock_reg1_reg : label is "yes";
  attribute ASYNC_REG of mmcm_lock_reg2_reg : label is std.standard.true;
  attribute KEEP of mmcm_lock_reg2_reg : label is "yes";
  attribute SOFT_HLUTNM of pclk_sel_i_2 : label is "soft_lutpair31";
  attribute ASYNC_REG of phystatus_reg1_reg : label is std.standard.true;
  attribute KEEP of phystatus_reg1_reg : label is "yes";
  attribute ASYNC_REG of phystatus_reg2_reg : label is std.standard.true;
  attribute KEEP of phystatus_reg2_reg : label is "yes";
  attribute SOFT_HLUTNM of pipe_rate_idle_INST_0_i_2 : label is "soft_lutpair28";
  attribute ASYNC_REG of qplllock_reg1_reg : label is std.standard.true;
  attribute KEEP of qplllock_reg1_reg : label is "yes";
  attribute ASYNC_REG of qplllock_reg2_reg : label is std.standard.true;
  attribute KEEP of qplllock_reg2_reg : label is "yes";
  attribute SOFT_HLUTNM of rate_done_reg1_i_1 : label is "soft_lutpair30";
  attribute ASYNC_REG of \rate_in_reg1_reg[0]\ : label is std.standard.true;
  attribute KEEP of \rate_in_reg1_reg[0]\ : label is "yes";
  attribute ASYNC_REG of \rate_in_reg1_reg[1]\ : label is std.standard.true;
  attribute KEEP of \rate_in_reg1_reg[1]\ : label is "yes";
  attribute ASYNC_REG of \rate_in_reg2_reg[0]\ : label is std.standard.true;
  attribute KEEP of \rate_in_reg2_reg[0]\ : label is "yes";
  attribute ASYNC_REG of \rate_in_reg2_reg[1]\ : label is std.standard.true;
  attribute KEEP of \rate_in_reg2_reg[1]\ : label is "yes";
  attribute SOFT_HLUTNM of \rate_out[1]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \rate_out[2]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of rate_rxsync_reg1_i_1 : label is "soft_lutpair33";
  attribute ASYNC_REG of resetovrd_done_reg1_reg : label is std.standard.true;
  attribute KEEP of resetovrd_done_reg1_reg : label is "yes";
  attribute ASYNC_REG of resetovrd_done_reg2_reg : label is std.standard.true;
  attribute KEEP of resetovrd_done_reg2_reg : label is "yes";
  attribute SOFT_HLUTNM of resetovrd_start_reg1_i_1 : label is "soft_lutpair32";
  attribute ASYNC_REG of rst_idle_reg1_reg : label is std.standard.true;
  attribute KEEP of rst_idle_reg1_reg : label is "yes";
  attribute ASYNC_REG of rst_idle_reg2_reg : label is std.standard.true;
  attribute KEEP of rst_idle_reg2_reg : label is "yes";
  attribute ASYNC_REG of rxpmaresetdone_reg1_reg : label is std.standard.true;
  attribute KEEP of rxpmaresetdone_reg1_reg : label is "yes";
  attribute ASYNC_REG of rxpmaresetdone_reg2_reg : label is std.standard.true;
  attribute KEEP of rxpmaresetdone_reg2_reg : label is "yes";
  attribute ASYNC_REG of rxratedone_reg1_reg : label is std.standard.true;
  attribute KEEP of rxratedone_reg1_reg : label is "yes";
  attribute ASYNC_REG of rxratedone_reg2_reg : label is std.standard.true;
  attribute KEEP of rxratedone_reg2_reg : label is "yes";
  attribute ASYNC_REG of rxresetdone_reg1_reg : label is std.standard.true;
  attribute KEEP of rxresetdone_reg1_reg : label is "yes";
  attribute ASYNC_REG of rxresetdone_reg2_reg : label is std.standard.true;
  attribute KEEP of rxresetdone_reg2_reg : label is "yes";
  attribute ASYNC_REG of rxsync_done_reg1_reg : label is std.standard.true;
  attribute KEEP of rxsync_done_reg1_reg : label is "yes";
  attribute ASYNC_REG of rxsync_done_reg2_reg : label is std.standard.true;
  attribute KEEP of rxsync_done_reg2_reg : label is "yes";
  attribute SOFT_HLUTNM of rxsync_start_reg1_i_1 : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \sysclksel[1]_i_2\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of txpmareset_i_2 : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of txratedone_i_2 : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of txratedone_i_3 : label is "soft_lutpair32";
  attribute ASYNC_REG of txratedone_reg1_reg : label is std.standard.true;
  attribute KEEP of txratedone_reg1_reg : label is "yes";
  attribute ASYNC_REG of txratedone_reg2_reg : label is std.standard.true;
  attribute KEEP of txratedone_reg2_reg : label is "yes";
  attribute ASYNC_REG of txresetdone_reg1_reg : label is std.standard.true;
  attribute KEEP of txresetdone_reg1_reg : label is "yes";
  attribute ASYNC_REG of txresetdone_reg2_reg : label is std.standard.true;
  attribute KEEP of txresetdone_reg2_reg : label is "yes";
  attribute ASYNC_REG of txsync_done_reg1_reg : label is std.standard.true;
  attribute KEEP of txsync_done_reg1_reg : label is "yes";
  attribute ASYNC_REG of txsync_done_reg2_reg : label is std.standard.true;
  attribute KEEP of txsync_done_reg2_reg : label is "yes";
begin
  GT_TXPMARESET0 <= \^gt_txpmareset0\;
  O2 <= \^o2\;
  O3(0) <= \^o3\(0);
  O4(0) <= \^o4\(0);
  RXRATE(2 downto 0) <= \^rxrate\(2 downto 0);
  RXSYSCLKSEL(1 downto 0) <= \^rxsysclksel\(1 downto 0);
  USER_PCLK_SEL <= \^user_pclk_sel\;
  out0(4 downto 0) <= \^out0\(4 downto 0);
  p_0_in <= \^p_0_in\;
  p_0_in2_in <= \^p_0_in2_in\;
  p_0_in3_in <= \^p_0_in3_in\;
cplllock_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => I2(0),
      Q => cplllock_reg1,
      R => \p_0_in__0\
    );
cplllock_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => cplllock_reg1,
      Q => cplllock_reg2,
      R => \p_0_in__0\
    );
cpllpd_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020FFFF00200000"
    )
    port map (
      I0 => rate_in_reg2(1),
      I1 => rate_in_reg2(0),
      I2 => \^out0\(4),
      I3 => \^out0\(2),
      I4 => n_0_cpllpd_i_2,
      I5 => \^p_0_in3_in\,
      O => n_0_cpllpd_i_1
    );
cpllpd_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90010000"
    )
    port map (
      I0 => \^out0\(2),
      I1 => \^out0\(1),
      I2 => \^out0\(4),
      I3 => \^out0\(3),
      I4 => \^out0\(0),
      O => n_0_cpllpd_i_2
    );
cpllpd_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => '1',
      D => n_0_cpllpd_i_1,
      Q => \^p_0_in3_in\,
      R => \p_0_in__0\
    );
\cpllreset_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020FFFF00200000"
    )
    port map (
      I0 => rate_in_reg2(1),
      I1 => rate_in_reg2(0),
      I2 => \^out0\(4),
      I3 => \^out0\(2),
      I4 => \n_0_cpllreset_i_2__0\,
      I5 => \^p_0_in2_in\,
      O => \n_0_cpllreset_i_1__0\
    );
\cpllreset_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000140"
    )
    port map (
      I0 => \^out0\(2),
      I1 => \^out0\(4),
      I2 => \^out0\(3),
      I3 => \^out0\(1),
      I4 => \^out0\(0),
      O => \n_0_cpllreset_i_2__0\
    );
cpllreset_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => '1',
      D => \n_0_cpllreset_i_1__0\,
      Q => \^p_0_in2_in\,
      R => \p_0_in__0\
    );
drp_done_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => RATE_DRP_DONE,
      Q => drp_done_reg1,
      R => \p_0_in__0\
    );
drp_done_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => drp_done_reg1,
      Q => drp_done_reg2,
      R => \p_0_in__0\
    );
drp_start_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"24100002"
    )
    port map (
      I0 => \^out0\(2),
      I1 => \^out0\(4),
      I2 => \^out0\(3),
      I3 => \^out0\(1),
      I4 => \^out0\(0),
      O => drp_start
    );
drp_start_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => '1',
      D => drp_start,
      Q => RATE_DRP_START,
      R => \p_0_in__0\
    );
drp_x16_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08020012"
    )
    port map (
      I0 => \^out0\(2),
      I1 => \^out0\(1),
      I2 => \^out0\(4),
      I3 => \^out0\(3),
      I4 => \^out0\(0),
      O => drp_x16
    );
drp_x16_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => '1',
      D => drp_x16,
      Q => RATE_DRP_X16,
      R => \p_0_in__0\
    );
drp_x16x20_mode_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0480030A"
    )
    port map (
      I0 => \^out0\(2),
      I1 => \^out0\(0),
      I2 => \^out0\(3),
      I3 => \^out0\(4),
      I4 => \^out0\(1),
      O => drp_x16x20_mode
    );
drp_x16x20_mode_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => '1',
      D => drp_x16x20_mode,
      Q => RATE_DRP_X16X20_MODE,
      R => \p_0_in__0\
    );
\fsm[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_fsm[0]_i_2\,
      I1 => \n_0_fsm[0]_i_3\,
      I2 => \^out0\(2),
      I3 => \n_0_fsm[0]_i_4\,
      I4 => \^out0\(0),
      I5 => \n_0_fsm_reg[0]_i_5\,
      O => \n_0_fsm[0]_i_1\
    );
\fsm[0]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF00007FFFFFFF"
    )
    port map (
      I0 => \txdata_wait_cnt_reg__0\(3),
      I1 => \txdata_wait_cnt_reg__0\(1),
      I2 => \txdata_wait_cnt_reg__0\(0),
      I3 => \txdata_wait_cnt_reg__0\(2),
      I4 => \^out0\(3),
      I5 => drp_done_reg2,
      O => \n_0_fsm[0]_i_10\
    );
\fsm[0]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA8A0080"
    )
    port map (
      I0 => drp_done_reg2,
      I1 => qplllock_reg2,
      I2 => rate_in_reg2(1),
      I3 => rate_in_reg2(0),
      I4 => cplllock_reg2,
      O => fsm2
    );
\fsm[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3044FFFF30440000"
    )
    port map (
      I0 => resetovrd_done_reg2,
      I1 => \^out0\(4),
      I2 => drp_done_reg2,
      I3 => \^out0\(3),
      I4 => \^out0\(1),
      I5 => \n_0_fsm[0]_i_6\,
      O => \n_0_fsm[0]_i_2\
    );
\fsm[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0C0F0C7C7C4F4F"
    )
    port map (
      I0 => resetovrd_done_reg2,
      I1 => \^out0\(1),
      I2 => \^out0\(4),
      I3 => \n_0_fsm[0]_i_7\,
      I4 => drp_done_reg2,
      I5 => \^out0\(3),
      O => \n_0_fsm[0]_i_3\
    );
\fsm[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88BB88888B888B88"
    )
    port map (
      I0 => \n_0_fsm[1]_i_9\,
      I1 => \^out0\(1),
      I2 => \n_0_fsm[3]_i_6\,
      I3 => \^out0\(4),
      I4 => drp_done_reg2,
      I5 => \^out0\(3),
      O => \n_0_fsm[0]_i_4\
    );
\fsm[0]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C5FFC500"
    )
    port map (
      I0 => fsm1,
      I1 => rxsync_done_reg2,
      I2 => \^out0\(3),
      I3 => \^out0\(4),
      I4 => \n_0_fsm[0]_i_10\,
      O => \n_0_fsm[0]_i_6\
    );
\fsm[0]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF080808"
    )
    port map (
      I0 => txresetdone_reg2,
      I1 => rxresetdone_reg2,
      I2 => phystatus_reg2,
      I3 => p_0_in7_in,
      I4 => p_1_in8_in,
      O => \n_0_fsm[0]_i_7\
    );
\fsm[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFCBBBBCCFC8888"
    )
    port map (
      I0 => drp_done_reg2,
      I1 => \^out0\(4),
      I2 => mmcm_lock_reg2,
      I3 => rxpmaresetdone_reg2,
      I4 => \^out0\(3),
      I5 => \n_0_fsm[3]_i_9\,
      O => \n_0_fsm[0]_i_8\
    );
\fsm[0]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5F5050503F3F3F3F"
    )
    port map (
      I0 => txsync_done_reg2,
      I1 => rxpmaresetdone_reg2,
      I2 => \^out0\(4),
      I3 => fsm2,
      I4 => rst_idle_reg2,
      I5 => \^out0\(3),
      O => \n_0_fsm[0]_i_9\
    );
\fsm[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00BABAFF008A8A"
    )
    port map (
      I0 => \n_0_fsm[1]_i_2__0\,
      I1 => \n_0_fsm[1]_i_3__4\,
      I2 => rst_idle_reg2,
      I3 => \n_0_fsm_reg[1]_i_4\,
      I4 => \^out0\(2),
      I5 => \n_0_fsm[1]_i_5\,
      O => \n_0_fsm[1]_i_1\
    );
\fsm[1]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FFFF45FF45FF"
    )
    port map (
      I0 => rate_in_reg2(1),
      I1 => rate_in_reg2(0),
      I2 => n_0_gen3_exit_reg,
      I3 => \^out0\(4),
      I4 => drp_done_reg2,
      I5 => \^out0\(3),
      O => \n_0_fsm[1]_i_10\
    );
\fsm[1]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBFFFFF00000000"
    )
    port map (
      I0 => \^out0\(4),
      I1 => drp_done_reg2,
      I2 => pll_lock,
      I3 => rst_idle_reg2,
      I4 => \^out0\(3),
      I5 => \^out0\(1),
      O => \n_0_fsm[1]_i_11\
    );
\fsm[1]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3044"
    )
    port map (
      I0 => resetovrd_done_reg2,
      I1 => \^out0\(4),
      I2 => drp_done_reg2,
      I3 => \^out0\(3),
      O => \n_0_fsm[1]_i_12\
    );
\fsm[1]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000FFFF80000000"
    )
    port map (
      I0 => \txdata_wait_cnt_reg__0\(3),
      I1 => \txdata_wait_cnt_reg__0\(1),
      I2 => \txdata_wait_cnt_reg__0\(0),
      I3 => \txdata_wait_cnt_reg__0\(2),
      I4 => \^out0\(3),
      I5 => drp_done_reg2,
      O => \n_0_fsm[1]_i_13\
    );
\fsm[1]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8BBBB88888888"
    )
    port map (
      I0 => \n_0_fsm[1]_i_6\,
      I1 => \^out0\(0),
      I2 => \^out0\(4),
      I3 => \n_0_fsm[3]_i_8\,
      I4 => \^out0\(3),
      I5 => \^out0\(1),
      O => \n_0_fsm[1]_i_2__0\
    );
\fsm[1]_i_3__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => rate_in_reg2(0),
      I1 => rate_in_reg2(1),
      O => \n_0_fsm[1]_i_3__4\
    );
\fsm[1]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => \n_0_fsm[1]_i_9\,
      I1 => \^out0\(1),
      I2 => \n_0_fsm[1]_i_10\,
      I3 => \^out0\(0),
      I4 => \n_0_fsm[1]_i_11\,
      O => \n_0_fsm[1]_i_5\
    );
\fsm[1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"77007733FCFF30FF"
    )
    port map (
      I0 => txsync_done_reg2,
      I1 => \^out0\(1),
      I2 => \n_0_fsm[3]_i_6\,
      I3 => \^out0\(4),
      I4 => drp_done_reg2,
      I5 => \^out0\(3),
      O => \n_0_fsm[1]_i_6\
    );
\fsm[1]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5DFD0000"
    )
    port map (
      I0 => \^out0\(3),
      I1 => \n_0_fsm[3]_i_6\,
      I2 => \^out0\(4),
      I3 => rxsync_done_reg2,
      I4 => \^out0\(1),
      O => \n_0_fsm[1]_i_7\
    );
\fsm[1]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
    port map (
      I0 => \n_0_fsm[1]_i_12\,
      I1 => \^out0\(1),
      I2 => \^out0\(3),
      I3 => rxsync_done_reg2,
      I4 => \^out0\(4),
      I5 => \n_0_fsm[1]_i_13\,
      O => \n_0_fsm[1]_i_8\
    );
\fsm[1]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5050C0CF"
    )
    port map (
      I0 => txsync_done_reg2,
      I1 => drp_done_reg2,
      I2 => \^out0\(4),
      I3 => pll_lock,
      I4 => \^out0\(3),
      O => \n_0_fsm[1]_i_9\
    );
\fsm[2]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
    port map (
      I0 => cplllock_reg2,
      I1 => rate_in_reg2(0),
      I2 => rate_in_reg2(1),
      I3 => qplllock_reg2,
      O => pll_lock
    );
\fsm[2]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2A200A2"
    )
    port map (
      I0 => \n_0_fsm[2]_i_8\,
      I1 => rate_in_reg1(1),
      I2 => rate_in_reg1(0),
      I3 => rate_in_reg2(1),
      I4 => rate_in_reg2(0),
      O => \n_0_fsm[2]_i_4\
    );
\fsm[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A0A0AFF0F0C0C0"
    )
    port map (
      I0 => \n_0_fsm[2]_i_9\,
      I1 => pll_lock,
      I2 => \^out0\(1),
      I3 => \n_0_fsm[3]_i_6\,
      I4 => \^out0\(3),
      I5 => \^out0\(4),
      O => \n_0_fsm[2]_i_5\
    );
\fsm[2]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50FFCFFF"
    )
    port map (
      I0 => rxsync_done_reg2,
      I1 => \n_0_fsm[3]_i_6\,
      I2 => \^out0\(1),
      I3 => \^out0\(3),
      I4 => \^out0\(4),
      O => \n_0_fsm[2]_i_6\
    );
\fsm[2]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FCF500F0FCF5F0F"
    )
    port map (
      I0 => resetovrd_done_reg2,
      I1 => drp_done_reg2,
      I2 => \^out0\(1),
      I3 => \^out0\(4),
      I4 => \^out0\(3),
      I5 => fsm1,
      O => \n_0_fsm[2]_i_7\
    );
\fsm[2]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
    port map (
      I0 => \^out0\(4),
      I1 => \n_0_fsm[3]_i_9\,
      I2 => \^out0\(3),
      I3 => \^out0\(1),
      O => \n_0_fsm[2]_i_8\
    );
\fsm[2]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
    port map (
      I0 => txsync_done_reg2,
      I1 => \^out0\(3),
      I2 => drp_done_reg2,
      O => \n_0_fsm[2]_i_9\
    );
\fsm[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_fsm[3]_i_2__0\,
      I1 => \n_0_fsm[3]_i_3\,
      I2 => \^out0\(2),
      I3 => \^out0\(3),
      I4 => \^out0\(0),
      I5 => \n_0_fsm[3]_i_4\,
      O => \n_0_fsm[3]_i_1\
    );
\fsm[3]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FCF0FCFAFF0A0F0"
    )
    port map (
      I0 => resetovrd_done_reg2,
      I1 => drp_done_reg2,
      I2 => \^out0\(1),
      I3 => \^out0\(4),
      I4 => fsm1,
      I5 => \^out0\(3),
      O => \n_0_fsm[3]_i_2__0\
    );
\fsm[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5000CF00"
    )
    port map (
      I0 => rxsync_done_reg2,
      I1 => \n_0_fsm[3]_i_6\,
      I2 => \^out0\(1),
      I3 => \^out0\(3),
      I4 => \^out0\(4),
      O => \n_0_fsm[3]_i_3\
    );
\fsm[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCFFFCF00050000"
    )
    port map (
      I0 => fsm25_out,
      I1 => \n_0_fsm[3]_i_8\,
      I2 => \^out0\(1),
      I3 => \^out0\(4),
      I4 => \n_0_fsm[3]_i_9\,
      I5 => \^out0\(3),
      O => \n_0_fsm[3]_i_4\
    );
\fsm[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFF2F2F2"
    )
    port map (
      I0 => rate_in_reg2(1),
      I1 => rate_in_reg2(0),
      I2 => n_0_gen3_exit_reg,
      I3 => p_1_in8_in,
      I4 => p_0_in7_in,
      I5 => n_0_ratedone_reg,
      O => fsm1
    );
\fsm[3]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0D"
    )
    port map (
      I0 => n_0_gen3_exit_reg,
      I1 => rate_in_reg2(0),
      I2 => rate_in_reg2(1),
      O => \n_0_fsm[3]_i_6\
    );
\fsm[3]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
    port map (
      I0 => rate_in_reg2(0),
      I1 => rate_in_reg2(1),
      I2 => rate_in_reg1(0),
      I3 => rate_in_reg1(1),
      O => fsm25_out
    );
\fsm[3]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABBBFBBFFFFFFFF"
    )
    port map (
      I0 => rst_idle_reg2,
      I1 => cplllock_reg2,
      I2 => rate_in_reg2(0),
      I3 => rate_in_reg2(1),
      I4 => qplllock_reg2,
      I5 => drp_done_reg2,
      O => \n_0_fsm[3]_i_8\
    );
\fsm[3]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
    port map (
      I0 => rate_in_reg2(0),
      I1 => rate_in_reg1(0),
      I2 => rate_in_reg2(1),
      I3 => rate_in_reg1(1),
      O => \n_0_fsm[3]_i_9\
    );
\fsm[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_fsm[4]_i_2\,
      I1 => \^out0\(2),
      I2 => \^out0\(4),
      O => \n_0_fsm[4]_i_1\
    );
\fsm[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"30CC7400FCFF3000"
    )
    port map (
      I0 => drp_done_reg2,
      I1 => \^out0\(0),
      I2 => \n_0_fsm[4]_i_3\,
      I3 => \^out0\(1),
      I4 => \^out0\(4),
      I5 => \^out0\(3),
      O => \n_0_fsm[4]_i_2\
    );
\fsm[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7C4C7C7C7C4C7C4C"
    )
    port map (
      I0 => rxsync_done_reg2,
      I1 => \^out0\(4),
      I2 => \^out0\(3),
      I3 => rate_in_reg2(1),
      I4 => rate_in_reg2(0),
      I5 => n_0_gen3_exit_reg,
      O => \n_0_fsm[4]_i_3\
    );
\fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => '1',
      D => \n_0_fsm[0]_i_1\,
      Q => \^out0\(0),
      S => \p_0_in__0\
    );
\fsm_reg[0]_i_5\: unisim.vcomponents.MUXF7
    port map (
      I0 => \n_0_fsm[0]_i_8\,
      I1 => \n_0_fsm[0]_i_9\,
      O => \n_0_fsm_reg[0]_i_5\,
      S => \^out0\(1)
    );
\fsm_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => '1',
      D => \n_0_fsm[1]_i_1\,
      Q => \^out0\(1),
      S => \p_0_in__0\
    );
\fsm_reg[1]_i_4\: unisim.vcomponents.MUXF7
    port map (
      I0 => \n_0_fsm[1]_i_7\,
      I1 => \n_0_fsm[1]_i_8\,
      O => \n_0_fsm_reg[1]_i_4\,
      S => \^out0\(0)
    );
\fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => '1',
      D => \n_0_fsm_reg[2]_i_1\,
      Q => \^out0\(2),
      R => \p_0_in__0\
    );
\fsm_reg[2]_i_1\: unisim.vcomponents.MUXF8
    port map (
      I0 => \n_0_fsm_reg[2]_i_2\,
      I1 => \n_0_fsm_reg[2]_i_3\,
      O => \n_0_fsm_reg[2]_i_1\,
      S => \^out0\(2)
    );
\fsm_reg[2]_i_2\: unisim.vcomponents.MUXF7
    port map (
      I0 => \n_0_fsm[2]_i_4\,
      I1 => \n_0_fsm[2]_i_5\,
      O => \n_0_fsm_reg[2]_i_2\,
      S => \^out0\(0)
    );
\fsm_reg[2]_i_3\: unisim.vcomponents.MUXF7
    port map (
      I0 => \n_0_fsm[2]_i_6\,
      I1 => \n_0_fsm[2]_i_7\,
      O => \n_0_fsm_reg[2]_i_3\,
      S => \^out0\(0)
    );
\fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => '1',
      D => \n_0_fsm[3]_i_1\,
      Q => \^out0\(3),
      R => \p_0_in__0\
    );
\fsm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => '1',
      D => \n_0_fsm[4]_i_1\,
      Q => \^out0\(4),
      R => \p_0_in__0\
    );
gen3_exit_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FF0400"
    )
    port map (
      I0 => rate_in_reg2(0),
      I1 => rate_in_reg2(1),
      I2 => \^out0\(4),
      I3 => n_0_gen3_exit_i_2,
      I4 => n_0_gen3_exit_reg,
      O => n_0_gen3_exit_i_1
    );
gen3_exit_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8080000000000100"
    )
    port map (
      I0 => \^out0\(2),
      I1 => \^out0\(1),
      I2 => \^out0\(3),
      I3 => \n_0_fsm[3]_i_9\,
      I4 => \^out0\(4),
      I5 => \^out0\(0),
      O => n_0_gen3_exit_i_2
    );
gen3_exit_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => '1',
      D => n_0_gen3_exit_i_1,
      Q => n_0_gen3_exit_reg,
      R => \p_0_in__0\
    );
gen3_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F222FFF20222000"
    )
    port map (
      I0 => n_0_gen3_i_2,
      I1 => \^out0\(4),
      I2 => n_0_gen3_i_3,
      I3 => \^out0\(2),
      I4 => \n_0_txdata_wait_cnt[3]_i_2\,
      I5 => \^o2\,
      O => n_0_gen3_i_1
    );
gen3_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => rate_in_reg2(1),
      I1 => rate_in_reg2(0),
      O => n_0_gen3_i_2
    );
gen3_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => \^out0\(1),
      I1 => \^out0\(3),
      I2 => \^out0\(4),
      I3 => \^out0\(0),
      O => n_0_gen3_i_3
    );
gen3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => '1',
      D => n_0_gen3_i_1,
      Q => \^o2\,
      R => \p_0_in__0\
    );
\gth_channel.gthe2_channel_i_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \^o2\,
      O => O1
    );
mmcm_lock_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => SYNC_MMCM_LOCK,
      Q => mmcm_lock_reg1,
      R => \p_0_in__0\
    );
mmcm_lock_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => mmcm_lock_reg1,
      Q => mmcm_lock_reg2,
      R => \p_0_in__0\
    );
pclk_sel_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"06FF0600"
    )
    port map (
      I0 => rate_in_reg2(1),
      I1 => rate_in_reg2(0),
      I2 => \^out0\(4),
      I3 => n_0_pclk_sel_i_2,
      I4 => \^user_pclk_sel\,
      O => n_0_pclk_sel_i_1
    );
pclk_sel_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80100080"
    )
    port map (
      I0 => \^out0\(2),
      I1 => \^out0\(1),
      I2 => \^out0\(3),
      I3 => \^out0\(4),
      I4 => \^out0\(0),
      O => n_0_pclk_sel_i_2
    );
pclk_sel_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => '1',
      D => n_0_pclk_sel_i_1,
      Q => \^user_pclk_sel\,
      R => \p_0_in__0\
    );
phystatus_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20232020"
    )
    port map (
      I0 => n_0_txratedone_i_2,
      I1 => I3,
      I2 => phystatus_reg2,
      I3 => n_0_txratedone_i_3,
      I4 => n_0_phystatus_reg,
      O => n_0_phystatus_i_1
    );
phystatus_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => '1',
      D => n_0_phystatus_i_1,
      Q => n_0_phystatus_reg,
      R => '0'
    );
phystatus_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => RATE_PHYSTATUS,
      Q => phystatus_reg1,
      R => \p_0_in__0\
    );
phystatus_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => phystatus_reg1,
      Q => phystatus_reg2,
      R => \p_0_in__0\
    );
pipe_rate_idle_INST_0_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
    port map (
      I0 => \^out0\(0),
      I1 => \^out0\(4),
      I2 => \^out0\(3),
      I3 => \^out0\(1),
      I4 => \^out0\(2),
      O => D(0)
    );
qplllock_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => RATE_QPLLLOCK,
      Q => qplllock_reg1,
      R => \p_0_in__0\
    );
qplllock_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => qplllock_reg1,
      Q => qplllock_reg2,
      R => \p_0_in__0\
    );
\qpllpd_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"008AFFFF008A0000"
    )
    port map (
      I0 => \^out0\(4),
      I1 => rate_in_reg2(0),
      I2 => rate_in_reg2(1),
      I3 => \^out0\(2),
      I4 => n_0_cpllpd_i_2,
      I5 => \^o3\(0),
      O => \n_0_qpllpd_i_1__0\
    );
qpllpd_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => '1',
      D => \n_0_qpllpd_i_1__0\,
      Q => \^o3\(0),
      R => \p_0_in__0\
    );
\qpllreset_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"008AFFFF008A0000"
    )
    port map (
      I0 => \^out0\(4),
      I1 => rate_in_reg2(0),
      I2 => rate_in_reg2(1),
      I3 => \^out0\(2),
      I4 => \n_0_cpllreset_i_2__0\,
      I5 => \^o4\(0),
      O => \n_0_qpllreset_i_1__0\
    );
qpllreset_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => '1',
      D => \n_0_qpllreset_i_1__0\,
      Q => \^o4\(0),
      R => \p_0_in__0\
    );
rate_done_reg1_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00400000"
    )
    port map (
      I0 => \^out0\(0),
      I1 => \^out0\(4),
      I2 => \^out0\(3),
      I3 => \^out0\(1),
      I4 => \^out0\(2),
      O => USER_RATE_DONE
    );
\rate_in_reg1_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => PIPETXRATE(0),
      Q => rate_in_reg1(0),
      R => \p_0_in__0\
    );
\rate_in_reg1_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => PIPETXRATE(1),
      Q => rate_in_reg1(1),
      R => \p_0_in__0\
    );
\rate_in_reg2_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => rate_in_reg1(0),
      Q => rate_in_reg2(0),
      R => \p_0_in__0\
    );
\rate_in_reg2_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => rate_in_reg1(1),
      Q => rate_in_reg2(1),
      R => \p_0_in__0\
    );
\rate_out[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0700FFFF07000000"
    )
    port map (
      I0 => \^out0\(4),
      I1 => \^out0\(3),
      I2 => rate_in_reg2(1),
      I3 => rate_in_reg2(0),
      I4 => \n_0_rate_out[2]_i_2\,
      I5 => \^rxrate\(0),
      O => \n_0_rate_out[0]_i_1\
    );
\rate_out[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => \n_0_rate_out[2]_i_2\,
      I1 => \^rxrate\(1),
      O => \n_0_rate_out[1]_i_1\
    );
\rate_out[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => \n_0_rate_out[2]_i_2\,
      I1 => \^rxrate\(2),
      O => \n_0_rate_out[2]_i_1\
    );
\rate_out[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8810110000000000"
    )
    port map (
      I0 => \^out0\(2),
      I1 => \^out0\(1),
      I2 => txpmareset0,
      I3 => \^out0\(4),
      I4 => \^out0\(3),
      I5 => \^out0\(0),
      O => \n_0_rate_out[2]_i_2\
    );
\rate_out[2]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
    port map (
      I0 => rate_in_reg2(0),
      I1 => rate_in_reg2(1),
      I2 => n_0_gen3_exit_reg,
      O => txpmareset0
    );
\rate_out_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => '1',
      D => \n_0_rate_out[0]_i_1\,
      Q => \^rxrate\(0),
      R => \p_0_in__0\
    );
\rate_out_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => '1',
      D => \n_0_rate_out[1]_i_1\,
      Q => \^rxrate\(1),
      R => \p_0_in__0\
    );
\rate_out_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => '1',
      D => \n_0_rate_out[2]_i_1\,
      Q => \^rxrate\(2),
      R => \p_0_in__0\
    );
rate_rxsync_reg1_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20008000"
    )
    port map (
      I0 => \^out0\(2),
      I1 => \^out0\(1),
      I2 => \^out0\(3),
      I3 => \^out0\(4),
      I4 => \^out0\(0),
      O => USER_RATE_RXSYNC
    );
ratedone_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20232020"
    )
    port map (
      I0 => n_0_txratedone_i_2,
      I1 => I3,
      I2 => ratedone0,
      I3 => n_0_txratedone_i_3,
      I4 => n_0_ratedone_reg,
      O => n_0_ratedone_i_1
    );
ratedone_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => n_0_phystatus_reg,
      I1 => n_0_rxratedone_reg,
      I2 => n_0_txratedone_reg,
      O => ratedone0
    );
ratedone_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => '1',
      D => n_0_ratedone_i_1,
      Q => n_0_ratedone_reg,
      R => '0'
    );
resetovrd_done_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => RATE_RESETOVRD_DONE,
      Q => resetovrd_done_reg1,
      R => \p_0_in__0\
    );
resetovrd_done_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => resetovrd_done_reg1,
      Q => resetovrd_done_reg2,
      R => \p_0_in__0\
    );
resetovrd_start_reg1_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
    port map (
      I0 => \^out0\(0),
      I1 => \^out0\(3),
      I2 => \^out0\(4),
      I3 => \^out0\(1),
      I4 => \^out0\(2),
      O => USER_RESETOVRD_START
    );
rst_idle_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => \out\(0),
      Q => rst_idle_reg1,
      R => \p_0_in__0\
    );
rst_idle_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => rst_idle_reg1,
      Q => rst_idle_reg2,
      R => \p_0_in__0\
    );
rxpmareset_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AEFFFF00AE0000"
    )
    port map (
      I0 => n_0_gen3_exit_reg,
      I1 => rate_in_reg2(1),
      I2 => rate_in_reg2(0),
      I3 => \^out0\(3),
      I4 => n_0_txpmareset_i_2,
      I5 => \^p_0_in\,
      O => n_0_rxpmareset_i_1
    );
rxpmareset_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => '1',
      D => n_0_rxpmareset_i_1,
      Q => \^p_0_in\,
      R => \p_0_in__0\
    );
rxpmaresetdone_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => pipe_rxpmaresetdone(0),
      Q => rxpmaresetdone_reg1,
      R => \p_0_in__0\
    );
rxpmaresetdone_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => rxpmaresetdone_reg1,
      Q => rxpmaresetdone_reg2,
      R => \p_0_in__0\
    );
rxratedone_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20232020"
    )
    port map (
      I0 => n_0_txratedone_i_2,
      I1 => I3,
      I2 => rxratedone_reg2,
      I3 => n_0_txratedone_i_3,
      I4 => n_0_rxratedone_reg,
      O => n_0_rxratedone_i_1
    );
rxratedone_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => '1',
      D => n_0_rxratedone_i_1,
      Q => n_0_rxratedone_reg,
      R => '0'
    );
rxratedone_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => RATE_RXRATEDONE,
      Q => rxratedone_reg1,
      R => \p_0_in__0\
    );
rxratedone_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => rxratedone_reg1,
      Q => rxratedone_reg2,
      R => \p_0_in__0\
    );
rxresetdone_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => USER_RXRESETDONE,
      Q => rxresetdone_reg1,
      R => \p_0_in__0\
    );
rxresetdone_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => rxresetdone_reg1,
      Q => rxresetdone_reg2,
      R => \p_0_in__0\
    );
rxsync_done_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => SYNC_RXDLYEN,
      Q => rxsync_done_reg1,
      R => \p_0_in__0\
    );
rxsync_done_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => rxsync_done_reg1,
      Q => rxsync_done_reg2,
      R => \p_0_in__0\
    );
rxsync_start_reg1_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
    port map (
      I0 => \^out0\(0),
      I1 => \^out0\(4),
      I2 => \^out0\(3),
      I3 => \^out0\(1),
      I4 => \^out0\(2),
      O => SYNC_RXSYNC_START
    );
\sysclksel[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FF0400"
    )
    port map (
      I0 => rate_in_reg2(0),
      I1 => rate_in_reg2(1),
      I2 => \^out0\(4),
      I3 => \n_0_sysclksel[1]_i_2\,
      I4 => \^rxsysclksel\(0),
      O => \n_0_sysclksel[0]_i_1\
    );
\sysclksel[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => \n_0_sysclksel[1]_i_2\,
      I1 => \^rxsysclksel\(1),
      O => \n_0_sysclksel[1]_i_1\
    );
\sysclksel[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"82000000"
    )
    port map (
      I0 => \^out0\(0),
      I1 => \^out0\(3),
      I2 => \^out0\(4),
      I3 => \^out0\(1),
      I4 => \^out0\(2),
      O => \n_0_sysclksel[1]_i_2\
    );
\sysclksel_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => '1',
      D => \n_0_sysclksel[0]_i_1\,
      Q => \^rxsysclksel\(0),
      R => \p_0_in__0\
    );
\sysclksel_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => '1',
      D => \n_0_sysclksel[1]_i_1\,
      Q => \^rxsysclksel\(1),
      R => \p_0_in__0\
    );
\txdata_wait_cnt[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8088008800880088"
    )
    port map (
      I0 => \^out0\(2),
      I1 => \n_0_txdata_wait_cnt[3]_i_2\,
      I2 => \txdata_wait_cnt_reg__0\(1),
      I3 => \txdata_wait_cnt_reg__0\(0),
      I4 => \txdata_wait_cnt_reg__0\(2),
      I5 => \txdata_wait_cnt_reg__0\(3),
      O => \p_0_in__0_2\(0)
    );
\txdata_wait_cnt[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8880088008800880"
    )
    port map (
      I0 => \^out0\(2),
      I1 => \n_0_txdata_wait_cnt[3]_i_2\,
      I2 => \txdata_wait_cnt_reg__0\(1),
      I3 => \txdata_wait_cnt_reg__0\(0),
      I4 => \txdata_wait_cnt_reg__0\(2),
      I5 => \txdata_wait_cnt_reg__0\(3),
      O => \p_0_in__0_2\(1)
    );
\txdata_wait_cnt[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888800008888000"
    )
    port map (
      I0 => \^out0\(2),
      I1 => \n_0_txdata_wait_cnt[3]_i_2\,
      I2 => \txdata_wait_cnt_reg__0\(1),
      I3 => \txdata_wait_cnt_reg__0\(0),
      I4 => \txdata_wait_cnt_reg__0\(2),
      I5 => \txdata_wait_cnt_reg__0\(3),
      O => \p_0_in__0_2\(2)
    );
\txdata_wait_cnt[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888880000000"
    )
    port map (
      I0 => \^out0\(2),
      I1 => \n_0_txdata_wait_cnt[3]_i_2\,
      I2 => \txdata_wait_cnt_reg__0\(1),
      I3 => \txdata_wait_cnt_reg__0\(0),
      I4 => \txdata_wait_cnt_reg__0\(2),
      I5 => \txdata_wait_cnt_reg__0\(3),
      O => \p_0_in__0_2\(3)
    );
\txdata_wait_cnt[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
    port map (
      I0 => \^out0\(1),
      I1 => \^out0\(3),
      I2 => \^out0\(4),
      I3 => \^out0\(0),
      O => \n_0_txdata_wait_cnt[3]_i_2\
    );
\txdata_wait_cnt_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => '1',
      D => \p_0_in__0_2\(0),
      Q => \txdata_wait_cnt_reg__0\(0),
      R => \p_0_in__0\
    );
\txdata_wait_cnt_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => '1',
      D => \p_0_in__0_2\(1),
      Q => \txdata_wait_cnt_reg__0\(1),
      R => \p_0_in__0\
    );
\txdata_wait_cnt_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => '1',
      D => \p_0_in__0_2\(2),
      Q => \txdata_wait_cnt_reg__0\(2),
      R => \p_0_in__0\
    );
\txdata_wait_cnt_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => '1',
      D => \p_0_in__0_2\(3),
      Q => \txdata_wait_cnt_reg__0\(3),
      R => \p_0_in__0\
    );
txpmareset_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AEFFFF00AE0000"
    )
    port map (
      I0 => n_0_gen3_exit_reg,
      I1 => rate_in_reg2(1),
      I2 => rate_in_reg2(0),
      I3 => \^out0\(3),
      I4 => n_0_txpmareset_i_2,
      I5 => \^gt_txpmareset0\,
      O => n_0_txpmareset_i_1
    );
txpmareset_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80400008"
    )
    port map (
      I0 => \^out0\(2),
      I1 => \^out0\(1),
      I2 => \^out0\(3),
      I3 => \^out0\(4),
      I4 => \^out0\(0),
      O => n_0_txpmareset_i_2
    );
txpmareset_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => '1',
      D => n_0_txpmareset_i_1,
      Q => \^gt_txpmareset0\,
      R => \p_0_in__0\
    );
txratedone_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20232020"
    )
    port map (
      I0 => n_0_txratedone_i_2,
      I1 => I3,
      I2 => txratedone_reg2,
      I3 => n_0_txratedone_i_3,
      I4 => n_0_txratedone_reg,
      O => n_0_txratedone_i_1
    );
txratedone_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
    port map (
      I0 => \^out0\(0),
      I1 => \^out0\(3),
      I2 => \^out0\(4),
      I3 => \^out0\(1),
      I4 => \^out0\(2),
      O => n_0_txratedone_i_2
    );
txratedone_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF7FFFF"
    )
    port map (
      I0 => \^out0\(0),
      I1 => \^out0\(4),
      I2 => \^out0\(3),
      I3 => \^out0\(1),
      I4 => \^out0\(2),
      O => n_0_txratedone_i_3
    );
txratedone_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => '1',
      D => n_0_txratedone_i_1,
      Q => n_0_txratedone_reg,
      R => '0'
    );
txratedone_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => RATE_TXRATEDONE,
      Q => txratedone_reg1,
      R => \p_0_in__0\
    );
txratedone_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => txratedone_reg1,
      Q => txratedone_reg2,
      R => \p_0_in__0\
    );
txresetdone_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => USER_TXRESETDONE,
      Q => txresetdone_reg1,
      R => \p_0_in__0\
    );
txresetdone_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => txresetdone_reg1,
      Q => txresetdone_reg2,
      R => \p_0_in__0\
    );
txsync_done_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => RATE_TXSYNC_DONE,
      Q => txsync_done_reg1,
      R => \p_0_in__0\
    );
txsync_done_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => txsync_done_reg1,
      Q => txsync_done_reg2,
      R => \p_0_in__0\
    );
txsync_start_reg1_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00004000"
    )
    port map (
      I0 => \^out0\(2),
      I1 => \^out0\(1),
      I2 => \^out0\(3),
      I3 => \^out0\(4),
      I4 => \^out0\(0),
      I5 => \out\(1),
      O => SYNC_TXSYNC_START
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_7x_0_pcie3_7x_0_pipe_rate_15 is
  port (
    SYNC_TXSYNC_START : out STD_LOGIC;
    out0 : out STD_LOGIC_VECTOR ( 4 downto 0 );
    O1 : out STD_LOGIC;
    p_43_out : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    USER_RATE_DONE : out STD_LOGIC;
    SYNC_RXSYNC_START : out STD_LOGIC;
    USER_RESETOVRD_START : out STD_LOGIC;
    RATE_DRP_START : out STD_LOGIC;
    RXSYSCLKSEL : out STD_LOGIC_VECTOR ( 1 downto 0 );
    RATE_DRP_X16X20_MODE : out STD_LOGIC;
    RATE_DRP_X16 : out STD_LOGIC;
    RXRATE : out STD_LOGIC_VECTOR ( 2 downto 0 );
    O2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_0_in15_in : out STD_LOGIC;
    O3 : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_0_in13_in : out STD_LOGIC;
    USER_RATE_RXSYNC : out STD_LOGIC;
    USER_PCLK_SEL : out STD_LOGIC;
    p_0_in7_in : out STD_LOGIC;
    GT_TXPMARESET012_out : out STD_LOGIC;
    p_0_in7_in_0 : in STD_LOGIC;
    p_1_in8_in : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \p_0_in__0\ : in STD_LOGIC;
    I1 : in STD_LOGIC;
    RATE_PHYSTATUS : in STD_LOGIC;
    RATE_RXRATEDONE : in STD_LOGIC;
    RATE_TXRATEDONE : in STD_LOGIC;
    PIPETXRATE : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I3 : in STD_LOGIC;
    RATE_DRP_DONE : in STD_LOGIC;
    pipe_rxpmaresetdone : in STD_LOGIC_VECTOR ( 0 to 0 );
    I4 : in STD_LOGIC;
    USER_TXRESETDONE : in STD_LOGIC;
    USER_RXRESETDONE : in STD_LOGIC;
    RATE_RESETOVRD_DONE : in STD_LOGIC;
    RATE_TXSYNC_DONE : in STD_LOGIC;
    SYNC_RXDLYEN : in STD_LOGIC;
    I5 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_7x_0_pcie3_7x_0_pipe_rate_15 : entity is "pcie3_7x_0_pipe_rate";
end pcie3_7x_0_pcie3_7x_0_pipe_rate_15;

architecture STRUCTURE of pcie3_7x_0_pcie3_7x_0_pipe_rate_15 is
  signal \^gt_txpmareset012_out\ : STD_LOGIC;
  signal \^o2\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^o3\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^rxrate\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^rxsysclksel\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^user_pclk_sel\ : STD_LOGIC;
  signal cplllock_reg1 : STD_LOGIC;
  signal cplllock_reg2 : STD_LOGIC;
  signal drp_done_reg1 : STD_LOGIC;
  signal drp_done_reg2 : STD_LOGIC;
  signal drp_start : STD_LOGIC;
  signal drp_x16 : STD_LOGIC;
  signal drp_x16x20_mode : STD_LOGIC;
  signal fsm1 : STD_LOGIC;
  signal fsm2 : STD_LOGIC;
  signal fsm25_out : STD_LOGIC;
  signal mmcm_lock_reg1 : STD_LOGIC;
  signal mmcm_lock_reg2 : STD_LOGIC;
  signal \n_0_cpllpd_i_1__2\ : STD_LOGIC;
  signal \n_0_cpllpd_i_2__2\ : STD_LOGIC;
  signal \n_0_cpllreset_i_1__3\ : STD_LOGIC;
  signal \n_0_cpllreset_i_2__3\ : STD_LOGIC;
  signal \n_0_fsm[0]_i_10__2\ : STD_LOGIC;
  signal \n_0_fsm[0]_i_1__2\ : STD_LOGIC;
  signal \n_0_fsm[0]_i_2__6\ : STD_LOGIC;
  signal \n_0_fsm[0]_i_3__2\ : STD_LOGIC;
  signal \n_0_fsm[0]_i_4__2\ : STD_LOGIC;
  signal \n_0_fsm[0]_i_6__2\ : STD_LOGIC;
  signal \n_0_fsm[0]_i_7__2\ : STD_LOGIC;
  signal \n_0_fsm[0]_i_8__2\ : STD_LOGIC;
  signal \n_0_fsm[0]_i_9__2\ : STD_LOGIC;
  signal \n_0_fsm[1]_i_10__2\ : STD_LOGIC;
  signal \n_0_fsm[1]_i_11__2\ : STD_LOGIC;
  signal \n_0_fsm[1]_i_12__2\ : STD_LOGIC;
  signal \n_0_fsm[1]_i_13__2\ : STD_LOGIC;
  signal \n_0_fsm[1]_i_1__2\ : STD_LOGIC;
  signal \n_0_fsm[1]_i_2__7\ : STD_LOGIC;
  signal \n_0_fsm[1]_i_3__7\ : STD_LOGIC;
  signal \n_0_fsm[1]_i_5__2\ : STD_LOGIC;
  signal \n_0_fsm[1]_i_6__2\ : STD_LOGIC;
  signal \n_0_fsm[1]_i_7__2\ : STD_LOGIC;
  signal \n_0_fsm[1]_i_8__2\ : STD_LOGIC;
  signal \n_0_fsm[1]_i_9__2\ : STD_LOGIC;
  signal \n_0_fsm[2]_i_4__2\ : STD_LOGIC;
  signal \n_0_fsm[2]_i_5__2\ : STD_LOGIC;
  signal \n_0_fsm[2]_i_6__2\ : STD_LOGIC;
  signal \n_0_fsm[2]_i_7__2\ : STD_LOGIC;
  signal \n_0_fsm[2]_i_8__2\ : STD_LOGIC;
  signal \n_0_fsm[2]_i_9__2\ : STD_LOGIC;
  signal \n_0_fsm[3]_i_1__2\ : STD_LOGIC;
  signal \n_0_fsm[3]_i_2__3\ : STD_LOGIC;
  signal \n_0_fsm[3]_i_3__2\ : STD_LOGIC;
  signal \n_0_fsm[3]_i_4__2\ : STD_LOGIC;
  signal \n_0_fsm[3]_i_6__2\ : STD_LOGIC;
  signal \n_0_fsm[3]_i_8__2\ : STD_LOGIC;
  signal \n_0_fsm[3]_i_9__2\ : STD_LOGIC;
  signal \n_0_fsm[4]_i_1__2\ : STD_LOGIC;
  signal \n_0_fsm[4]_i_2__2\ : STD_LOGIC;
  signal \n_0_fsm[4]_i_3__2\ : STD_LOGIC;
  signal \n_0_fsm_reg[0]_i_5__2\ : STD_LOGIC;
  signal \n_0_fsm_reg[1]_i_4__2\ : STD_LOGIC;
  signal \n_0_fsm_reg[2]_i_1__2\ : STD_LOGIC;
  signal \n_0_fsm_reg[2]_i_2__2\ : STD_LOGIC;
  signal \n_0_fsm_reg[2]_i_3__2\ : STD_LOGIC;
  signal \n_0_gen3_exit_i_1__2\ : STD_LOGIC;
  signal \n_0_gen3_exit_i_2__2\ : STD_LOGIC;
  signal n_0_gen3_exit_reg : STD_LOGIC;
  signal \n_0_gen3_i_1__2\ : STD_LOGIC;
  signal \n_0_gen3_i_2__2\ : STD_LOGIC;
  signal \n_0_gen3_i_3__2\ : STD_LOGIC;
  signal \n_0_pclk_sel_i_1__2\ : STD_LOGIC;
  signal \n_0_pclk_sel_i_2__2\ : STD_LOGIC;
  signal \n_0_phystatus_i_1__2\ : STD_LOGIC;
  signal n_0_phystatus_reg : STD_LOGIC;
  signal \n_0_qpllpd_i_1__3\ : STD_LOGIC;
  signal \n_0_qpllreset_i_1__3\ : STD_LOGIC;
  signal \n_0_rate_out[0]_i_1__2\ : STD_LOGIC;
  signal \n_0_rate_out[1]_i_1__2\ : STD_LOGIC;
  signal \n_0_rate_out[2]_i_1__2\ : STD_LOGIC;
  signal \n_0_rate_out[2]_i_2__2\ : STD_LOGIC;
  signal \n_0_ratedone_i_1__2\ : STD_LOGIC;
  signal n_0_ratedone_reg : STD_LOGIC;
  signal \n_0_rxpmareset_i_1__2\ : STD_LOGIC;
  signal \n_0_rxratedone_i_1__2\ : STD_LOGIC;
  signal n_0_rxratedone_reg : STD_LOGIC;
  signal \n_0_sysclksel[0]_i_1__2\ : STD_LOGIC;
  signal \n_0_sysclksel[1]_i_1__2\ : STD_LOGIC;
  signal \n_0_sysclksel[1]_i_2__2\ : STD_LOGIC;
  signal \n_0_txdata_wait_cnt[3]_i_2__2\ : STD_LOGIC;
  signal \n_0_txpmareset_i_1__2\ : STD_LOGIC;
  signal \n_0_txpmareset_i_2__2\ : STD_LOGIC;
  signal \n_0_txratedone_i_1__2\ : STD_LOGIC;
  signal \n_0_txratedone_i_2__2\ : STD_LOGIC;
  signal \n_0_txratedone_i_3__2\ : STD_LOGIC;
  signal n_0_txratedone_reg : STD_LOGIC;
  signal \^out0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^p_0_in13_in\ : STD_LOGIC;
  signal \^p_0_in15_in\ : STD_LOGIC;
  signal \^p_0_in7_in\ : STD_LOGIC;
  signal \p_0_in__0_1\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^p_43_out\ : STD_LOGIC;
  signal phystatus_reg1 : STD_LOGIC;
  signal phystatus_reg2 : STD_LOGIC;
  signal pll_lock : STD_LOGIC;
  signal qplllock_reg1 : STD_LOGIC;
  signal qplllock_reg2 : STD_LOGIC;
  signal rate_in_reg1 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal rate_in_reg2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ratedone0 : STD_LOGIC;
  signal resetovrd_done_reg1 : STD_LOGIC;
  signal resetovrd_done_reg2 : STD_LOGIC;
  signal rst_idle_reg1 : STD_LOGIC;
  signal rst_idle_reg2 : STD_LOGIC;
  signal rxpmaresetdone_reg1 : STD_LOGIC;
  signal rxpmaresetdone_reg2 : STD_LOGIC;
  signal rxratedone_reg1 : STD_LOGIC;
  signal rxratedone_reg2 : STD_LOGIC;
  signal rxresetdone_reg1 : STD_LOGIC;
  signal rxresetdone_reg2 : STD_LOGIC;
  signal rxsync_done_reg1 : STD_LOGIC;
  signal rxsync_done_reg2 : STD_LOGIC;
  signal txdata_wait_cnt_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal txpmareset0 : STD_LOGIC;
  signal txratedone_reg1 : STD_LOGIC;
  signal txratedone_reg2 : STD_LOGIC;
  signal txresetdone_reg1 : STD_LOGIC;
  signal txresetdone_reg2 : STD_LOGIC;
  signal txsync_done_reg1 : STD_LOGIC;
  signal txsync_done_reg2 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of cplllock_reg1_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of cplllock_reg1_reg : label is "yes";
  attribute ASYNC_REG of cplllock_reg2_reg : label is std.standard.true;
  attribute KEEP of cplllock_reg2_reg : label is "yes";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \cpllpd_i_2__2\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \cpllreset_i_2__3\ : label is "soft_lutpair124";
  attribute ASYNC_REG of drp_done_reg1_reg : label is std.standard.true;
  attribute KEEP of drp_done_reg1_reg : label is "yes";
  attribute ASYNC_REG of drp_done_reg2_reg : label is std.standard.true;
  attribute KEEP of drp_done_reg2_reg : label is "yes";
  attribute SOFT_HLUTNM of \fsm[2]_i_8__2\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \gen3_i_3__2\ : label is "soft_lutpair128";
  attribute ASYNC_REG of mmcm_lock_reg1_reg : label is std.standard.true;
  attribute KEEP of mmcm_lock_reg1_reg : label is "yes";
  attribute ASYNC_REG of mmcm_lock_reg2_reg : label is std.standard.true;
  attribute KEEP of mmcm_lock_reg2_reg : label is "yes";
  attribute SOFT_HLUTNM of \pclk_sel_i_2__2\ : label is "soft_lutpair125";
  attribute ASYNC_REG of phystatus_reg1_reg : label is std.standard.true;
  attribute KEEP of phystatus_reg1_reg : label is "yes";
  attribute ASYNC_REG of phystatus_reg2_reg : label is std.standard.true;
  attribute KEEP of phystatus_reg2_reg : label is "yes";
  attribute SOFT_HLUTNM of pipe_rate_idle_INST_0_i_4 : label is "soft_lutpair122";
  attribute ASYNC_REG of qplllock_reg1_reg : label is std.standard.true;
  attribute KEEP of qplllock_reg1_reg : label is "yes";
  attribute ASYNC_REG of qplllock_reg2_reg : label is std.standard.true;
  attribute KEEP of qplllock_reg2_reg : label is "yes";
  attribute SOFT_HLUTNM of \rate_done_reg1_i_1__2\ : label is "soft_lutpair124";
  attribute ASYNC_REG of \rate_in_reg1_reg[0]\ : label is std.standard.true;
  attribute KEEP of \rate_in_reg1_reg[0]\ : label is "yes";
  attribute ASYNC_REG of \rate_in_reg1_reg[1]\ : label is std.standard.true;
  attribute KEEP of \rate_in_reg1_reg[1]\ : label is "yes";
  attribute ASYNC_REG of \rate_in_reg2_reg[0]\ : label is std.standard.true;
  attribute KEEP of \rate_in_reg2_reg[0]\ : label is "yes";
  attribute ASYNC_REG of \rate_in_reg2_reg[1]\ : label is std.standard.true;
  attribute KEEP of \rate_in_reg2_reg[1]\ : label is "yes";
  attribute SOFT_HLUTNM of \rate_out[1]_i_1__2\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \rate_out[2]_i_1__2\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \rate_rxsync_reg1_i_1__2\ : label is "soft_lutpair127";
  attribute ASYNC_REG of resetovrd_done_reg1_reg : label is std.standard.true;
  attribute KEEP of resetovrd_done_reg1_reg : label is "yes";
  attribute ASYNC_REG of resetovrd_done_reg2_reg : label is std.standard.true;
  attribute KEEP of resetovrd_done_reg2_reg : label is "yes";
  attribute SOFT_HLUTNM of \resetovrd_start_reg1_i_1__2\ : label is "soft_lutpair126";
  attribute ASYNC_REG of rst_idle_reg1_reg : label is std.standard.true;
  attribute KEEP of rst_idle_reg1_reg : label is "yes";
  attribute ASYNC_REG of rst_idle_reg2_reg : label is std.standard.true;
  attribute KEEP of rst_idle_reg2_reg : label is "yes";
  attribute ASYNC_REG of rxpmaresetdone_reg1_reg : label is std.standard.true;
  attribute KEEP of rxpmaresetdone_reg1_reg : label is "yes";
  attribute ASYNC_REG of rxpmaresetdone_reg2_reg : label is std.standard.true;
  attribute KEEP of rxpmaresetdone_reg2_reg : label is "yes";
  attribute ASYNC_REG of rxratedone_reg1_reg : label is std.standard.true;
  attribute KEEP of rxratedone_reg1_reg : label is "yes";
  attribute ASYNC_REG of rxratedone_reg2_reg : label is std.standard.true;
  attribute KEEP of rxratedone_reg2_reg : label is "yes";
  attribute ASYNC_REG of rxresetdone_reg1_reg : label is std.standard.true;
  attribute KEEP of rxresetdone_reg1_reg : label is "yes";
  attribute ASYNC_REG of rxresetdone_reg2_reg : label is std.standard.true;
  attribute KEEP of rxresetdone_reg2_reg : label is "yes";
  attribute ASYNC_REG of rxsync_done_reg1_reg : label is std.standard.true;
  attribute KEEP of rxsync_done_reg1_reg : label is "yes";
  attribute ASYNC_REG of rxsync_done_reg2_reg : label is std.standard.true;
  attribute KEEP of rxsync_done_reg2_reg : label is "yes";
  attribute SOFT_HLUTNM of \rxsync_start_reg1_i_1__2\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \sysclksel[1]_i_2__2\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \txpmareset_i_2__2\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \txratedone_i_2__2\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \txratedone_i_3__2\ : label is "soft_lutpair126";
  attribute ASYNC_REG of txratedone_reg1_reg : label is std.standard.true;
  attribute KEEP of txratedone_reg1_reg : label is "yes";
  attribute ASYNC_REG of txratedone_reg2_reg : label is std.standard.true;
  attribute KEEP of txratedone_reg2_reg : label is "yes";
  attribute ASYNC_REG of txresetdone_reg1_reg : label is std.standard.true;
  attribute KEEP of txresetdone_reg1_reg : label is "yes";
  attribute ASYNC_REG of txresetdone_reg2_reg : label is std.standard.true;
  attribute KEEP of txresetdone_reg2_reg : label is "yes";
  attribute ASYNC_REG of txsync_done_reg1_reg : label is std.standard.true;
  attribute KEEP of txsync_done_reg1_reg : label is "yes";
  attribute ASYNC_REG of txsync_done_reg2_reg : label is std.standard.true;
  attribute KEEP of txsync_done_reg2_reg : label is "yes";
begin
  GT_TXPMARESET012_out <= \^gt_txpmareset012_out\;
  O2(0) <= \^o2\(0);
  O3(0) <= \^o3\(0);
  RXRATE(2 downto 0) <= \^rxrate\(2 downto 0);
  RXSYSCLKSEL(1 downto 0) <= \^rxsysclksel\(1 downto 0);
  USER_PCLK_SEL <= \^user_pclk_sel\;
  out0(4 downto 0) <= \^out0\(4 downto 0);
  p_0_in13_in <= \^p_0_in13_in\;
  p_0_in15_in <= \^p_0_in15_in\;
  p_0_in7_in <= \^p_0_in7_in\;
  p_43_out <= \^p_43_out\;
cplllock_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => I2(0),
      Q => cplllock_reg1,
      R => \p_0_in__0\
    );
cplllock_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => cplllock_reg1,
      Q => cplllock_reg2,
      R => \p_0_in__0\
    );
\cpllpd_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020FFFF00200000"
    )
    port map (
      I0 => rate_in_reg2(1),
      I1 => rate_in_reg2(0),
      I2 => \^out0\(4),
      I3 => \^out0\(2),
      I4 => \n_0_cpllpd_i_2__2\,
      I5 => \^p_0_in15_in\,
      O => \n_0_cpllpd_i_1__2\
    );
\cpllpd_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90010000"
    )
    port map (
      I0 => \^out0\(2),
      I1 => \^out0\(1),
      I2 => \^out0\(4),
      I3 => \^out0\(3),
      I4 => \^out0\(0),
      O => \n_0_cpllpd_i_2__2\
    );
cpllpd_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => '1',
      D => \n_0_cpllpd_i_1__2\,
      Q => \^p_0_in15_in\,
      R => \p_0_in__0\
    );
\cpllreset_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020FFFF00200000"
    )
    port map (
      I0 => rate_in_reg2(1),
      I1 => rate_in_reg2(0),
      I2 => \^out0\(4),
      I3 => \^out0\(2),
      I4 => \n_0_cpllreset_i_2__3\,
      I5 => \^p_0_in13_in\,
      O => \n_0_cpllreset_i_1__3\
    );
\cpllreset_i_2__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000140"
    )
    port map (
      I0 => \^out0\(2),
      I1 => \^out0\(4),
      I2 => \^out0\(3),
      I3 => \^out0\(1),
      I4 => \^out0\(0),
      O => \n_0_cpllreset_i_2__3\
    );
cpllreset_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => '1',
      D => \n_0_cpllreset_i_1__3\,
      Q => \^p_0_in13_in\,
      R => \p_0_in__0\
    );
drp_done_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => RATE_DRP_DONE,
      Q => drp_done_reg1,
      R => \p_0_in__0\
    );
drp_done_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => drp_done_reg1,
      Q => drp_done_reg2,
      R => \p_0_in__0\
    );
\drp_start_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"24100002"
    )
    port map (
      I0 => \^out0\(2),
      I1 => \^out0\(4),
      I2 => \^out0\(3),
      I3 => \^out0\(1),
      I4 => \^out0\(0),
      O => drp_start
    );
drp_start_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => '1',
      D => drp_start,
      Q => RATE_DRP_START,
      R => \p_0_in__0\
    );
\drp_x16_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08020012"
    )
    port map (
      I0 => \^out0\(2),
      I1 => \^out0\(1),
      I2 => \^out0\(4),
      I3 => \^out0\(3),
      I4 => \^out0\(0),
      O => drp_x16
    );
drp_x16_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => '1',
      D => drp_x16,
      Q => RATE_DRP_X16,
      R => \p_0_in__0\
    );
\drp_x16x20_mode_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0480030A"
    )
    port map (
      I0 => \^out0\(2),
      I1 => \^out0\(0),
      I2 => \^out0\(3),
      I3 => \^out0\(4),
      I4 => \^out0\(1),
      O => drp_x16x20_mode
    );
drp_x16x20_mode_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => '1',
      D => drp_x16x20_mode,
      Q => RATE_DRP_X16X20_MODE,
      R => \p_0_in__0\
    );
\fsm[0]_i_10__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF00007FFFFFFF"
    )
    port map (
      I0 => txdata_wait_cnt_reg(3),
      I1 => txdata_wait_cnt_reg(1),
      I2 => txdata_wait_cnt_reg(0),
      I3 => txdata_wait_cnt_reg(2),
      I4 => \^out0\(3),
      I5 => drp_done_reg2,
      O => \n_0_fsm[0]_i_10__2\
    );
\fsm[0]_i_11__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA8A0080"
    )
    port map (
      I0 => drp_done_reg2,
      I1 => qplllock_reg2,
      I2 => rate_in_reg2(1),
      I3 => rate_in_reg2(0),
      I4 => cplllock_reg2,
      O => fsm2
    );
\fsm[0]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_fsm[0]_i_2__6\,
      I1 => \n_0_fsm[0]_i_3__2\,
      I2 => \^out0\(2),
      I3 => \n_0_fsm[0]_i_4__2\,
      I4 => \^out0\(0),
      I5 => \n_0_fsm_reg[0]_i_5__2\,
      O => \n_0_fsm[0]_i_1__2\
    );
\fsm[0]_i_2__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3044FFFF30440000"
    )
    port map (
      I0 => resetovrd_done_reg2,
      I1 => \^out0\(4),
      I2 => drp_done_reg2,
      I3 => \^out0\(3),
      I4 => \^out0\(1),
      I5 => \n_0_fsm[0]_i_6__2\,
      O => \n_0_fsm[0]_i_2__6\
    );
\fsm[0]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0C0F0C7C7C4F4F"
    )
    port map (
      I0 => resetovrd_done_reg2,
      I1 => \^out0\(1),
      I2 => \^out0\(4),
      I3 => \n_0_fsm[0]_i_7__2\,
      I4 => drp_done_reg2,
      I5 => \^out0\(3),
      O => \n_0_fsm[0]_i_3__2\
    );
\fsm[0]_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88BB88888B888B88"
    )
    port map (
      I0 => \n_0_fsm[1]_i_9__2\,
      I1 => \^out0\(1),
      I2 => \n_0_fsm[3]_i_6__2\,
      I3 => \^out0\(4),
      I4 => drp_done_reg2,
      I5 => \^out0\(3),
      O => \n_0_fsm[0]_i_4__2\
    );
\fsm[0]_i_6__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C5FFC500"
    )
    port map (
      I0 => fsm1,
      I1 => rxsync_done_reg2,
      I2 => \^out0\(3),
      I3 => \^out0\(4),
      I4 => \n_0_fsm[0]_i_10__2\,
      O => \n_0_fsm[0]_i_6__2\
    );
\fsm[0]_i_7__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF080808"
    )
    port map (
      I0 => txresetdone_reg2,
      I1 => rxresetdone_reg2,
      I2 => phystatus_reg2,
      I3 => p_0_in7_in_0,
      I4 => p_1_in8_in,
      O => \n_0_fsm[0]_i_7__2\
    );
\fsm[0]_i_8__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFCBBBBCCFC8888"
    )
    port map (
      I0 => drp_done_reg2,
      I1 => \^out0\(4),
      I2 => mmcm_lock_reg2,
      I3 => rxpmaresetdone_reg2,
      I4 => \^out0\(3),
      I5 => \n_0_fsm[3]_i_9__2\,
      O => \n_0_fsm[0]_i_8__2\
    );
\fsm[0]_i_9__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5F5050503F3F3F3F"
    )
    port map (
      I0 => txsync_done_reg2,
      I1 => rxpmaresetdone_reg2,
      I2 => \^out0\(4),
      I3 => fsm2,
      I4 => rst_idle_reg2,
      I5 => \^out0\(3),
      O => \n_0_fsm[0]_i_9__2\
    );
\fsm[1]_i_10__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FFFF45FF45FF"
    )
    port map (
      I0 => rate_in_reg2(1),
      I1 => rate_in_reg2(0),
      I2 => n_0_gen3_exit_reg,
      I3 => \^out0\(4),
      I4 => drp_done_reg2,
      I5 => \^out0\(3),
      O => \n_0_fsm[1]_i_10__2\
    );
\fsm[1]_i_11__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBFFFFF00000000"
    )
    port map (
      I0 => \^out0\(4),
      I1 => drp_done_reg2,
      I2 => pll_lock,
      I3 => rst_idle_reg2,
      I4 => \^out0\(3),
      I5 => \^out0\(1),
      O => \n_0_fsm[1]_i_11__2\
    );
\fsm[1]_i_12__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3044"
    )
    port map (
      I0 => resetovrd_done_reg2,
      I1 => \^out0\(4),
      I2 => drp_done_reg2,
      I3 => \^out0\(3),
      O => \n_0_fsm[1]_i_12__2\
    );
\fsm[1]_i_13__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000FFFF80000000"
    )
    port map (
      I0 => txdata_wait_cnt_reg(3),
      I1 => txdata_wait_cnt_reg(1),
      I2 => txdata_wait_cnt_reg(0),
      I3 => txdata_wait_cnt_reg(2),
      I4 => \^out0\(3),
      I5 => drp_done_reg2,
      O => \n_0_fsm[1]_i_13__2\
    );
\fsm[1]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00BABAFF008A8A"
    )
    port map (
      I0 => \n_0_fsm[1]_i_2__7\,
      I1 => \n_0_fsm[1]_i_3__7\,
      I2 => rst_idle_reg2,
      I3 => \n_0_fsm_reg[1]_i_4__2\,
      I4 => \^out0\(2),
      I5 => \n_0_fsm[1]_i_5__2\,
      O => \n_0_fsm[1]_i_1__2\
    );
\fsm[1]_i_2__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8BBBB88888888"
    )
    port map (
      I0 => \n_0_fsm[1]_i_6__2\,
      I1 => \^out0\(0),
      I2 => \^out0\(4),
      I3 => \n_0_fsm[3]_i_8__2\,
      I4 => \^out0\(3),
      I5 => \^out0\(1),
      O => \n_0_fsm[1]_i_2__7\
    );
\fsm[1]_i_3__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => rate_in_reg2(0),
      I1 => rate_in_reg2(1),
      O => \n_0_fsm[1]_i_3__7\
    );
\fsm[1]_i_5__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => \n_0_fsm[1]_i_9__2\,
      I1 => \^out0\(1),
      I2 => \n_0_fsm[1]_i_10__2\,
      I3 => \^out0\(0),
      I4 => \n_0_fsm[1]_i_11__2\,
      O => \n_0_fsm[1]_i_5__2\
    );
\fsm[1]_i_6__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"77007733FCFF30FF"
    )
    port map (
      I0 => txsync_done_reg2,
      I1 => \^out0\(1),
      I2 => \n_0_fsm[3]_i_6__2\,
      I3 => \^out0\(4),
      I4 => drp_done_reg2,
      I5 => \^out0\(3),
      O => \n_0_fsm[1]_i_6__2\
    );
\fsm[1]_i_7__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5DFD0000"
    )
    port map (
      I0 => \^out0\(3),
      I1 => \n_0_fsm[3]_i_6__2\,
      I2 => \^out0\(4),
      I3 => rxsync_done_reg2,
      I4 => \^out0\(1),
      O => \n_0_fsm[1]_i_7__2\
    );
\fsm[1]_i_8__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
    port map (
      I0 => \n_0_fsm[1]_i_12__2\,
      I1 => \^out0\(1),
      I2 => \^out0\(3),
      I3 => rxsync_done_reg2,
      I4 => \^out0\(4),
      I5 => \n_0_fsm[1]_i_13__2\,
      O => \n_0_fsm[1]_i_8__2\
    );
\fsm[1]_i_9__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5050C0CF"
    )
    port map (
      I0 => txsync_done_reg2,
      I1 => drp_done_reg2,
      I2 => \^out0\(4),
      I3 => pll_lock,
      I4 => \^out0\(3),
      O => \n_0_fsm[1]_i_9__2\
    );
\fsm[2]_i_10__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
    port map (
      I0 => cplllock_reg2,
      I1 => rate_in_reg2(0),
      I2 => rate_in_reg2(1),
      I3 => qplllock_reg2,
      O => pll_lock
    );
\fsm[2]_i_4__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2A200A2"
    )
    port map (
      I0 => \n_0_fsm[2]_i_8__2\,
      I1 => rate_in_reg1(1),
      I2 => rate_in_reg1(0),
      I3 => rate_in_reg2(1),
      I4 => rate_in_reg2(0),
      O => \n_0_fsm[2]_i_4__2\
    );
\fsm[2]_i_5__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A0A0AFF0F0C0C0"
    )
    port map (
      I0 => \n_0_fsm[2]_i_9__2\,
      I1 => pll_lock,
      I2 => \^out0\(1),
      I3 => \n_0_fsm[3]_i_6__2\,
      I4 => \^out0\(3),
      I5 => \^out0\(4),
      O => \n_0_fsm[2]_i_5__2\
    );
\fsm[2]_i_6__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50FFCFFF"
    )
    port map (
      I0 => rxsync_done_reg2,
      I1 => \n_0_fsm[3]_i_6__2\,
      I2 => \^out0\(1),
      I3 => \^out0\(3),
      I4 => \^out0\(4),
      O => \n_0_fsm[2]_i_6__2\
    );
\fsm[2]_i_7__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FCF500F0FCF5F0F"
    )
    port map (
      I0 => resetovrd_done_reg2,
      I1 => drp_done_reg2,
      I2 => \^out0\(1),
      I3 => \^out0\(4),
      I4 => \^out0\(3),
      I5 => fsm1,
      O => \n_0_fsm[2]_i_7__2\
    );
\fsm[2]_i_8__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
    port map (
      I0 => \^out0\(4),
      I1 => \n_0_fsm[3]_i_9__2\,
      I2 => \^out0\(3),
      I3 => \^out0\(1),
      O => \n_0_fsm[2]_i_8__2\
    );
\fsm[2]_i_9__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
    port map (
      I0 => txsync_done_reg2,
      I1 => \^out0\(3),
      I2 => drp_done_reg2,
      O => \n_0_fsm[2]_i_9__2\
    );
\fsm[3]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_fsm[3]_i_2__3\,
      I1 => \n_0_fsm[3]_i_3__2\,
      I2 => \^out0\(2),
      I3 => \^out0\(3),
      I4 => \^out0\(0),
      I5 => \n_0_fsm[3]_i_4__2\,
      O => \n_0_fsm[3]_i_1__2\
    );
\fsm[3]_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FCF0FCFAFF0A0F0"
    )
    port map (
      I0 => resetovrd_done_reg2,
      I1 => drp_done_reg2,
      I2 => \^out0\(1),
      I3 => \^out0\(4),
      I4 => fsm1,
      I5 => \^out0\(3),
      O => \n_0_fsm[3]_i_2__3\
    );
\fsm[3]_i_3__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5000CF00"
    )
    port map (
      I0 => rxsync_done_reg2,
      I1 => \n_0_fsm[3]_i_6__2\,
      I2 => \^out0\(1),
      I3 => \^out0\(3),
      I4 => \^out0\(4),
      O => \n_0_fsm[3]_i_3__2\
    );
\fsm[3]_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCFFFCF00050000"
    )
    port map (
      I0 => fsm25_out,
      I1 => \n_0_fsm[3]_i_8__2\,
      I2 => \^out0\(1),
      I3 => \^out0\(4),
      I4 => \n_0_fsm[3]_i_9__2\,
      I5 => \^out0\(3),
      O => \n_0_fsm[3]_i_4__2\
    );
\fsm[3]_i_5__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFF2F2F2"
    )
    port map (
      I0 => rate_in_reg2(1),
      I1 => rate_in_reg2(0),
      I2 => n_0_gen3_exit_reg,
      I3 => p_1_in8_in,
      I4 => p_0_in7_in_0,
      I5 => n_0_ratedone_reg,
      O => fsm1
    );
\fsm[3]_i_6__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0D"
    )
    port map (
      I0 => n_0_gen3_exit_reg,
      I1 => rate_in_reg2(0),
      I2 => rate_in_reg2(1),
      O => \n_0_fsm[3]_i_6__2\
    );
\fsm[3]_i_7__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
    port map (
      I0 => rate_in_reg2(0),
      I1 => rate_in_reg2(1),
      I2 => rate_in_reg1(0),
      I3 => rate_in_reg1(1),
      O => fsm25_out
    );
\fsm[3]_i_8__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABBBFBBFFFFFFFF"
    )
    port map (
      I0 => rst_idle_reg2,
      I1 => cplllock_reg2,
      I2 => rate_in_reg2(0),
      I3 => rate_in_reg2(1),
      I4 => qplllock_reg2,
      I5 => drp_done_reg2,
      O => \n_0_fsm[3]_i_8__2\
    );
\fsm[3]_i_9__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
    port map (
      I0 => rate_in_reg2(0),
      I1 => rate_in_reg1(0),
      I2 => rate_in_reg2(1),
      I3 => rate_in_reg1(1),
      O => \n_0_fsm[3]_i_9__2\
    );
\fsm[4]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_fsm[4]_i_2__2\,
      I1 => \^out0\(2),
      I2 => \^out0\(4),
      O => \n_0_fsm[4]_i_1__2\
    );
\fsm[4]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"30CC7400FCFF3000"
    )
    port map (
      I0 => drp_done_reg2,
      I1 => \^out0\(0),
      I2 => \n_0_fsm[4]_i_3__2\,
      I3 => \^out0\(1),
      I4 => \^out0\(4),
      I5 => \^out0\(3),
      O => \n_0_fsm[4]_i_2__2\
    );
\fsm[4]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7C4C7C7C7C4C7C4C"
    )
    port map (
      I0 => rxsync_done_reg2,
      I1 => \^out0\(4),
      I2 => \^out0\(3),
      I3 => rate_in_reg2(1),
      I4 => rate_in_reg2(0),
      I5 => n_0_gen3_exit_reg,
      O => \n_0_fsm[4]_i_3__2\
    );
\fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => '1',
      D => \n_0_fsm[0]_i_1__2\,
      Q => \^out0\(0),
      S => \p_0_in__0\
    );
\fsm_reg[0]_i_5__2\: unisim.vcomponents.MUXF7
    port map (
      I0 => \n_0_fsm[0]_i_8__2\,
      I1 => \n_0_fsm[0]_i_9__2\,
      O => \n_0_fsm_reg[0]_i_5__2\,
      S => \^out0\(1)
    );
\fsm_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => '1',
      D => \n_0_fsm[1]_i_1__2\,
      Q => \^out0\(1),
      S => \p_0_in__0\
    );
\fsm_reg[1]_i_4__2\: unisim.vcomponents.MUXF7
    port map (
      I0 => \n_0_fsm[1]_i_7__2\,
      I1 => \n_0_fsm[1]_i_8__2\,
      O => \n_0_fsm_reg[1]_i_4__2\,
      S => \^out0\(0)
    );
\fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => '1',
      D => \n_0_fsm_reg[2]_i_1__2\,
      Q => \^out0\(2),
      R => \p_0_in__0\
    );
\fsm_reg[2]_i_1__2\: unisim.vcomponents.MUXF8
    port map (
      I0 => \n_0_fsm_reg[2]_i_2__2\,
      I1 => \n_0_fsm_reg[2]_i_3__2\,
      O => \n_0_fsm_reg[2]_i_1__2\,
      S => \^out0\(2)
    );
\fsm_reg[2]_i_2__2\: unisim.vcomponents.MUXF7
    port map (
      I0 => \n_0_fsm[2]_i_4__2\,
      I1 => \n_0_fsm[2]_i_5__2\,
      O => \n_0_fsm_reg[2]_i_2__2\,
      S => \^out0\(0)
    );
\fsm_reg[2]_i_3__2\: unisim.vcomponents.MUXF7
    port map (
      I0 => \n_0_fsm[2]_i_6__2\,
      I1 => \n_0_fsm[2]_i_7__2\,
      O => \n_0_fsm_reg[2]_i_3__2\,
      S => \^out0\(0)
    );
\fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => '1',
      D => \n_0_fsm[3]_i_1__2\,
      Q => \^out0\(3),
      R => \p_0_in__0\
    );
\fsm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => '1',
      D => \n_0_fsm[4]_i_1__2\,
      Q => \^out0\(4),
      R => \p_0_in__0\
    );
\gen3_exit_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FF0400"
    )
    port map (
      I0 => rate_in_reg2(0),
      I1 => rate_in_reg2(1),
      I2 => \^out0\(4),
      I3 => \n_0_gen3_exit_i_2__2\,
      I4 => n_0_gen3_exit_reg,
      O => \n_0_gen3_exit_i_1__2\
    );
\gen3_exit_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8080000000000100"
    )
    port map (
      I0 => \^out0\(2),
      I1 => \^out0\(1),
      I2 => \^out0\(3),
      I3 => \n_0_fsm[3]_i_9__2\,
      I4 => \^out0\(4),
      I5 => \^out0\(0),
      O => \n_0_gen3_exit_i_2__2\
    );
gen3_exit_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => '1',
      D => \n_0_gen3_exit_i_1__2\,
      Q => n_0_gen3_exit_reg,
      R => \p_0_in__0\
    );
\gen3_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F222FFF20222000"
    )
    port map (
      I0 => \n_0_gen3_i_2__2\,
      I1 => \^out0\(4),
      I2 => \n_0_gen3_i_3__2\,
      I3 => \^out0\(2),
      I4 => \n_0_txdata_wait_cnt[3]_i_2__2\,
      I5 => \^p_43_out\,
      O => \n_0_gen3_i_1__2\
    );
\gen3_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => rate_in_reg2(1),
      I1 => rate_in_reg2(0),
      O => \n_0_gen3_i_2__2\
    );
\gen3_i_3__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => \^out0\(1),
      I1 => \^out0\(3),
      I2 => \^out0\(4),
      I3 => \^out0\(0),
      O => \n_0_gen3_i_3__2\
    );
gen3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => '1',
      D => \n_0_gen3_i_1__2\,
      Q => \^p_43_out\,
      R => \p_0_in__0\
    );
\gth_channel.gthe2_channel_i_i_6__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \^p_43_out\,
      O => O1
    );
mmcm_lock_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => I4,
      Q => mmcm_lock_reg1,
      R => \p_0_in__0\
    );
mmcm_lock_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => mmcm_lock_reg1,
      Q => mmcm_lock_reg2,
      R => \p_0_in__0\
    );
\pclk_sel_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"06FF0600"
    )
    port map (
      I0 => rate_in_reg2(1),
      I1 => rate_in_reg2(0),
      I2 => \^out0\(4),
      I3 => \n_0_pclk_sel_i_2__2\,
      I4 => \^user_pclk_sel\,
      O => \n_0_pclk_sel_i_1__2\
    );
\pclk_sel_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80100080"
    )
    port map (
      I0 => \^out0\(2),
      I1 => \^out0\(1),
      I2 => \^out0\(3),
      I3 => \^out0\(4),
      I4 => \^out0\(0),
      O => \n_0_pclk_sel_i_2__2\
    );
pclk_sel_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => '1',
      D => \n_0_pclk_sel_i_1__2\,
      Q => \^user_pclk_sel\,
      R => \p_0_in__0\
    );
\phystatus_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20232020"
    )
    port map (
      I0 => \n_0_txratedone_i_2__2\,
      I1 => I5,
      I2 => phystatus_reg2,
      I3 => \n_0_txratedone_i_3__2\,
      I4 => n_0_phystatus_reg,
      O => \n_0_phystatus_i_1__2\
    );
phystatus_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => '1',
      D => \n_0_phystatus_i_1__2\,
      Q => n_0_phystatus_reg,
      R => '0'
    );
phystatus_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => RATE_PHYSTATUS,
      Q => phystatus_reg1,
      R => \p_0_in__0\
    );
phystatus_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => phystatus_reg1,
      Q => phystatus_reg2,
      R => \p_0_in__0\
    );
pipe_rate_idle_INST_0_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
    port map (
      I0 => \^out0\(0),
      I1 => \^out0\(4),
      I2 => \^out0\(3),
      I3 => \^out0\(1),
      I4 => \^out0\(2),
      O => D(0)
    );
qplllock_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => I3,
      Q => qplllock_reg1,
      R => \p_0_in__0\
    );
qplllock_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => qplllock_reg1,
      Q => qplllock_reg2,
      R => \p_0_in__0\
    );
\qpllpd_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"008AFFFF008A0000"
    )
    port map (
      I0 => \^out0\(4),
      I1 => rate_in_reg2(0),
      I2 => rate_in_reg2(1),
      I3 => \^out0\(2),
      I4 => \n_0_cpllpd_i_2__2\,
      I5 => \^o2\(0),
      O => \n_0_qpllpd_i_1__3\
    );
qpllpd_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => '1',
      D => \n_0_qpllpd_i_1__3\,
      Q => \^o2\(0),
      R => \p_0_in__0\
    );
\qpllreset_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"008AFFFF008A0000"
    )
    port map (
      I0 => \^out0\(4),
      I1 => rate_in_reg2(0),
      I2 => rate_in_reg2(1),
      I3 => \^out0\(2),
      I4 => \n_0_cpllreset_i_2__3\,
      I5 => \^o3\(0),
      O => \n_0_qpllreset_i_1__3\
    );
qpllreset_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => '1',
      D => \n_0_qpllreset_i_1__3\,
      Q => \^o3\(0),
      R => \p_0_in__0\
    );
\rate_done_reg1_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00400000"
    )
    port map (
      I0 => \^out0\(0),
      I1 => \^out0\(4),
      I2 => \^out0\(3),
      I3 => \^out0\(1),
      I4 => \^out0\(2),
      O => USER_RATE_DONE
    );
\rate_in_reg1_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => PIPETXRATE(0),
      Q => rate_in_reg1(0),
      R => \p_0_in__0\
    );
\rate_in_reg1_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => PIPETXRATE(1),
      Q => rate_in_reg1(1),
      R => \p_0_in__0\
    );
\rate_in_reg2_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => rate_in_reg1(0),
      Q => rate_in_reg2(0),
      R => \p_0_in__0\
    );
\rate_in_reg2_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => rate_in_reg1(1),
      Q => rate_in_reg2(1),
      R => \p_0_in__0\
    );
\rate_out[0]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0700FFFF07000000"
    )
    port map (
      I0 => \^out0\(4),
      I1 => \^out0\(3),
      I2 => rate_in_reg2(1),
      I3 => rate_in_reg2(0),
      I4 => \n_0_rate_out[2]_i_2__2\,
      I5 => \^rxrate\(0),
      O => \n_0_rate_out[0]_i_1__2\
    );
\rate_out[1]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => \n_0_rate_out[2]_i_2__2\,
      I1 => \^rxrate\(1),
      O => \n_0_rate_out[1]_i_1__2\
    );
\rate_out[2]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => \n_0_rate_out[2]_i_2__2\,
      I1 => \^rxrate\(2),
      O => \n_0_rate_out[2]_i_1__2\
    );
\rate_out[2]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8810110000000000"
    )
    port map (
      I0 => \^out0\(2),
      I1 => \^out0\(1),
      I2 => txpmareset0,
      I3 => \^out0\(4),
      I4 => \^out0\(3),
      I5 => \^out0\(0),
      O => \n_0_rate_out[2]_i_2__2\
    );
\rate_out[2]_i_3__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
    port map (
      I0 => rate_in_reg2(0),
      I1 => rate_in_reg2(1),
      I2 => n_0_gen3_exit_reg,
      O => txpmareset0
    );
\rate_out_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => '1',
      D => \n_0_rate_out[0]_i_1__2\,
      Q => \^rxrate\(0),
      R => \p_0_in__0\
    );
\rate_out_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => '1',
      D => \n_0_rate_out[1]_i_1__2\,
      Q => \^rxrate\(1),
      R => \p_0_in__0\
    );
\rate_out_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => '1',
      D => \n_0_rate_out[2]_i_1__2\,
      Q => \^rxrate\(2),
      R => \p_0_in__0\
    );
\rate_rxsync_reg1_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20008000"
    )
    port map (
      I0 => \^out0\(2),
      I1 => \^out0\(1),
      I2 => \^out0\(3),
      I3 => \^out0\(4),
      I4 => \^out0\(0),
      O => USER_RATE_RXSYNC
    );
\ratedone_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20232020"
    )
    port map (
      I0 => \n_0_txratedone_i_2__2\,
      I1 => I5,
      I2 => ratedone0,
      I3 => \n_0_txratedone_i_3__2\,
      I4 => n_0_ratedone_reg,
      O => \n_0_ratedone_i_1__2\
    );
\ratedone_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => n_0_phystatus_reg,
      I1 => n_0_rxratedone_reg,
      I2 => n_0_txratedone_reg,
      O => ratedone0
    );
ratedone_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => '1',
      D => \n_0_ratedone_i_1__2\,
      Q => n_0_ratedone_reg,
      R => '0'
    );
resetovrd_done_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => RATE_RESETOVRD_DONE,
      Q => resetovrd_done_reg1,
      R => \p_0_in__0\
    );
resetovrd_done_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => resetovrd_done_reg1,
      Q => resetovrd_done_reg2,
      R => \p_0_in__0\
    );
\resetovrd_start_reg1_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
    port map (
      I0 => \^out0\(0),
      I1 => \^out0\(3),
      I2 => \^out0\(4),
      I3 => \^out0\(1),
      I4 => \^out0\(2),
      O => USER_RESETOVRD_START
    );
rst_idle_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => \out\(0),
      Q => rst_idle_reg1,
      R => \p_0_in__0\
    );
rst_idle_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => rst_idle_reg1,
      Q => rst_idle_reg2,
      R => \p_0_in__0\
    );
\rxpmareset_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AEFFFF00AE0000"
    )
    port map (
      I0 => n_0_gen3_exit_reg,
      I1 => rate_in_reg2(1),
      I2 => rate_in_reg2(0),
      I3 => \^out0\(3),
      I4 => \n_0_txpmareset_i_2__2\,
      I5 => \^p_0_in7_in\,
      O => \n_0_rxpmareset_i_1__2\
    );
rxpmareset_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => '1',
      D => \n_0_rxpmareset_i_1__2\,
      Q => \^p_0_in7_in\,
      R => \p_0_in__0\
    );
rxpmaresetdone_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => pipe_rxpmaresetdone(0),
      Q => rxpmaresetdone_reg1,
      R => \p_0_in__0\
    );
rxpmaresetdone_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => rxpmaresetdone_reg1,
      Q => rxpmaresetdone_reg2,
      R => \p_0_in__0\
    );
\rxratedone_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20232020"
    )
    port map (
      I0 => \n_0_txratedone_i_2__2\,
      I1 => I5,
      I2 => rxratedone_reg2,
      I3 => \n_0_txratedone_i_3__2\,
      I4 => n_0_rxratedone_reg,
      O => \n_0_rxratedone_i_1__2\
    );
rxratedone_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => '1',
      D => \n_0_rxratedone_i_1__2\,
      Q => n_0_rxratedone_reg,
      R => '0'
    );
rxratedone_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => RATE_RXRATEDONE,
      Q => rxratedone_reg1,
      R => \p_0_in__0\
    );
rxratedone_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => rxratedone_reg1,
      Q => rxratedone_reg2,
      R => \p_0_in__0\
    );
rxresetdone_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => USER_RXRESETDONE,
      Q => rxresetdone_reg1,
      R => \p_0_in__0\
    );
rxresetdone_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => rxresetdone_reg1,
      Q => rxresetdone_reg2,
      R => \p_0_in__0\
    );
rxsync_done_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => SYNC_RXDLYEN,
      Q => rxsync_done_reg1,
      R => \p_0_in__0\
    );
rxsync_done_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => rxsync_done_reg1,
      Q => rxsync_done_reg2,
      R => \p_0_in__0\
    );
\rxsync_start_reg1_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
    port map (
      I0 => \^out0\(0),
      I1 => \^out0\(4),
      I2 => \^out0\(3),
      I3 => \^out0\(1),
      I4 => \^out0\(2),
      O => SYNC_RXSYNC_START
    );
\sysclksel[0]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FF0400"
    )
    port map (
      I0 => rate_in_reg2(0),
      I1 => rate_in_reg2(1),
      I2 => \^out0\(4),
      I3 => \n_0_sysclksel[1]_i_2__2\,
      I4 => \^rxsysclksel\(0),
      O => \n_0_sysclksel[0]_i_1__2\
    );
\sysclksel[1]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => \n_0_sysclksel[1]_i_2__2\,
      I1 => \^rxsysclksel\(1),
      O => \n_0_sysclksel[1]_i_1__2\
    );
\sysclksel[1]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"82000000"
    )
    port map (
      I0 => \^out0\(0),
      I1 => \^out0\(3),
      I2 => \^out0\(4),
      I3 => \^out0\(1),
      I4 => \^out0\(2),
      O => \n_0_sysclksel[1]_i_2__2\
    );
\sysclksel_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => '1',
      D => \n_0_sysclksel[0]_i_1__2\,
      Q => \^rxsysclksel\(0),
      R => \p_0_in__0\
    );
\sysclksel_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => '1',
      D => \n_0_sysclksel[1]_i_1__2\,
      Q => \^rxsysclksel\(1),
      R => \p_0_in__0\
    );
\txdata_wait_cnt[0]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8088008800880088"
    )
    port map (
      I0 => \^out0\(2),
      I1 => \n_0_txdata_wait_cnt[3]_i_2__2\,
      I2 => txdata_wait_cnt_reg(1),
      I3 => txdata_wait_cnt_reg(0),
      I4 => txdata_wait_cnt_reg(2),
      I5 => txdata_wait_cnt_reg(3),
      O => \p_0_in__0_1\(0)
    );
\txdata_wait_cnt[1]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8880088008800880"
    )
    port map (
      I0 => \^out0\(2),
      I1 => \n_0_txdata_wait_cnt[3]_i_2__2\,
      I2 => txdata_wait_cnt_reg(1),
      I3 => txdata_wait_cnt_reg(0),
      I4 => txdata_wait_cnt_reg(2),
      I5 => txdata_wait_cnt_reg(3),
      O => \p_0_in__0_1\(1)
    );
\txdata_wait_cnt[2]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888800008888000"
    )
    port map (
      I0 => \^out0\(2),
      I1 => \n_0_txdata_wait_cnt[3]_i_2__2\,
      I2 => txdata_wait_cnt_reg(1),
      I3 => txdata_wait_cnt_reg(0),
      I4 => txdata_wait_cnt_reg(2),
      I5 => txdata_wait_cnt_reg(3),
      O => \p_0_in__0_1\(2)
    );
\txdata_wait_cnt[3]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888880000000"
    )
    port map (
      I0 => \^out0\(2),
      I1 => \n_0_txdata_wait_cnt[3]_i_2__2\,
      I2 => txdata_wait_cnt_reg(1),
      I3 => txdata_wait_cnt_reg(0),
      I4 => txdata_wait_cnt_reg(2),
      I5 => txdata_wait_cnt_reg(3),
      O => \p_0_in__0_1\(3)
    );
\txdata_wait_cnt[3]_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
    port map (
      I0 => \^out0\(1),
      I1 => \^out0\(3),
      I2 => \^out0\(4),
      I3 => \^out0\(0),
      O => \n_0_txdata_wait_cnt[3]_i_2__2\
    );
\txdata_wait_cnt_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => '1',
      D => \p_0_in__0_1\(0),
      Q => txdata_wait_cnt_reg(0),
      R => \p_0_in__0\
    );
\txdata_wait_cnt_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => '1',
      D => \p_0_in__0_1\(1),
      Q => txdata_wait_cnt_reg(1),
      R => \p_0_in__0\
    );
\txdata_wait_cnt_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => '1',
      D => \p_0_in__0_1\(2),
      Q => txdata_wait_cnt_reg(2),
      R => \p_0_in__0\
    );
\txdata_wait_cnt_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => '1',
      D => \p_0_in__0_1\(3),
      Q => txdata_wait_cnt_reg(3),
      R => \p_0_in__0\
    );
\txpmareset_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AEFFFF00AE0000"
    )
    port map (
      I0 => n_0_gen3_exit_reg,
      I1 => rate_in_reg2(1),
      I2 => rate_in_reg2(0),
      I3 => \^out0\(3),
      I4 => \n_0_txpmareset_i_2__2\,
      I5 => \^gt_txpmareset012_out\,
      O => \n_0_txpmareset_i_1__2\
    );
\txpmareset_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80400008"
    )
    port map (
      I0 => \^out0\(2),
      I1 => \^out0\(1),
      I2 => \^out0\(3),
      I3 => \^out0\(4),
      I4 => \^out0\(0),
      O => \n_0_txpmareset_i_2__2\
    );
txpmareset_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => '1',
      D => \n_0_txpmareset_i_1__2\,
      Q => \^gt_txpmareset012_out\,
      R => \p_0_in__0\
    );
\txratedone_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20232020"
    )
    port map (
      I0 => \n_0_txratedone_i_2__2\,
      I1 => I5,
      I2 => txratedone_reg2,
      I3 => \n_0_txratedone_i_3__2\,
      I4 => n_0_txratedone_reg,
      O => \n_0_txratedone_i_1__2\
    );
\txratedone_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
    port map (
      I0 => \^out0\(0),
      I1 => \^out0\(3),
      I2 => \^out0\(4),
      I3 => \^out0\(1),
      I4 => \^out0\(2),
      O => \n_0_txratedone_i_2__2\
    );
\txratedone_i_3__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF7FFFF"
    )
    port map (
      I0 => \^out0\(0),
      I1 => \^out0\(4),
      I2 => \^out0\(3),
      I3 => \^out0\(1),
      I4 => \^out0\(2),
      O => \n_0_txratedone_i_3__2\
    );
txratedone_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => '1',
      D => \n_0_txratedone_i_1__2\,
      Q => n_0_txratedone_reg,
      R => '0'
    );
txratedone_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => RATE_TXRATEDONE,
      Q => txratedone_reg1,
      R => \p_0_in__0\
    );
txratedone_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => txratedone_reg1,
      Q => txratedone_reg2,
      R => \p_0_in__0\
    );
txresetdone_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => USER_TXRESETDONE,
      Q => txresetdone_reg1,
      R => \p_0_in__0\
    );
txresetdone_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => txresetdone_reg1,
      Q => txresetdone_reg2,
      R => \p_0_in__0\
    );
txsync_done_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => RATE_TXSYNC_DONE,
      Q => txsync_done_reg1,
      R => \p_0_in__0\
    );
txsync_done_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => txsync_done_reg1,
      Q => txsync_done_reg2,
      R => \p_0_in__0\
    );
\txsync_start_reg1_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00004000"
    )
    port map (
      I0 => \^out0\(2),
      I1 => \^out0\(1),
      I2 => \^out0\(3),
      I3 => \^out0\(4),
      I4 => \^out0\(0),
      I5 => \out\(1),
      O => SYNC_TXSYNC_START
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_7x_0_pcie3_7x_0_pipe_rate_3 is
  port (
    SYNC_TXSYNC_START : out STD_LOGIC;
    out0 : out STD_LOGIC_VECTOR ( 4 downto 0 );
    O1 : out STD_LOGIC;
    p_153_out : out STD_LOGIC;
    O2 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    USER_RATE_DONE : out STD_LOGIC;
    SYNC_RXSYNC_START : out STD_LOGIC;
    USER_RESETOVRD_START : out STD_LOGIC;
    RATE_DRP_START : out STD_LOGIC;
    RXSYSCLKSEL : out STD_LOGIC_VECTOR ( 1 downto 0 );
    RATE_DRP_X16X20_MODE : out STD_LOGIC;
    RATE_DRP_X16 : out STD_LOGIC;
    RXRATE : out STD_LOGIC_VECTOR ( 2 downto 0 );
    O3 : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_0_in49_in : out STD_LOGIC;
    O4 : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_0_in47_in : out STD_LOGIC;
    USER_RATE_RXSYNC : out STD_LOGIC;
    USER_PCLK_SEL : out STD_LOGIC;
    p_0_in41_in : out STD_LOGIC;
    GT_TXPMARESET046_out : out STD_LOGIC;
    p_0_in7_in : in STD_LOGIC;
    p_1_in8_in : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I1 : in STD_LOGIC;
    p_98_out : in STD_LOGIC;
    p_43_out : in STD_LOGIC;
    \p_0_in__0\ : in STD_LOGIC;
    I2 : in STD_LOGIC;
    RATE_PHYSTATUS : in STD_LOGIC;
    RATE_RXRATEDONE : in STD_LOGIC;
    RATE_TXRATEDONE : in STD_LOGIC;
    PIPETXRATE : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I3 : in STD_LOGIC_VECTOR ( 0 to 0 );
    RATE_QPLLLOCK : in STD_LOGIC;
    RATE_DRP_DONE : in STD_LOGIC;
    pipe_rxpmaresetdone : in STD_LOGIC_VECTOR ( 0 to 0 );
    SYNC_MMCM_LOCK : in STD_LOGIC;
    USER_TXRESETDONE : in STD_LOGIC;
    USER_RXRESETDONE : in STD_LOGIC;
    RATE_RESETOVRD_DONE : in STD_LOGIC;
    RATE_TXSYNC_DONE : in STD_LOGIC;
    SYNC_RXDLYEN : in STD_LOGIC;
    I4 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_7x_0_pcie3_7x_0_pipe_rate_3 : entity is "pcie3_7x_0_pipe_rate";
end pcie3_7x_0_pcie3_7x_0_pipe_rate_3;

architecture STRUCTURE of pcie3_7x_0_pcie3_7x_0_pipe_rate_3 is
  signal \^gt_txpmareset046_out\ : STD_LOGIC;
  signal \^o3\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^o4\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^rxrate\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^rxsysclksel\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^user_pclk_sel\ : STD_LOGIC;
  signal cplllock_reg1 : STD_LOGIC;
  signal cplllock_reg2 : STD_LOGIC;
  signal drp_done_reg1 : STD_LOGIC;
  signal drp_done_reg2 : STD_LOGIC;
  signal drp_start : STD_LOGIC;
  signal drp_x16 : STD_LOGIC;
  signal drp_x16x20_mode : STD_LOGIC;
  signal fsm1 : STD_LOGIC;
  signal fsm2 : STD_LOGIC;
  signal fsm25_out : STD_LOGIC;
  signal mmcm_lock_reg1 : STD_LOGIC;
  signal mmcm_lock_reg2 : STD_LOGIC;
  signal \n_0_cpllpd_i_1__0\ : STD_LOGIC;
  signal \n_0_cpllpd_i_2__0\ : STD_LOGIC;
  signal \n_0_cpllreset_i_1__1\ : STD_LOGIC;
  signal \n_0_cpllreset_i_2__1\ : STD_LOGIC;
  signal \n_0_fsm[0]_i_10__0\ : STD_LOGIC;
  signal \n_0_fsm[0]_i_1__0\ : STD_LOGIC;
  signal \n_0_fsm[0]_i_2__2\ : STD_LOGIC;
  signal \n_0_fsm[0]_i_3__0\ : STD_LOGIC;
  signal \n_0_fsm[0]_i_4__0\ : STD_LOGIC;
  signal \n_0_fsm[0]_i_6__0\ : STD_LOGIC;
  signal \n_0_fsm[0]_i_7__0\ : STD_LOGIC;
  signal \n_0_fsm[0]_i_8__0\ : STD_LOGIC;
  signal \n_0_fsm[0]_i_9__0\ : STD_LOGIC;
  signal \n_0_fsm[1]_i_10__0\ : STD_LOGIC;
  signal \n_0_fsm[1]_i_11__0\ : STD_LOGIC;
  signal \n_0_fsm[1]_i_12__0\ : STD_LOGIC;
  signal \n_0_fsm[1]_i_13__0\ : STD_LOGIC;
  signal \n_0_fsm[1]_i_1__0\ : STD_LOGIC;
  signal \n_0_fsm[1]_i_2__3\ : STD_LOGIC;
  signal \n_0_fsm[1]_i_3__5\ : STD_LOGIC;
  signal \n_0_fsm[1]_i_5__0\ : STD_LOGIC;
  signal \n_0_fsm[1]_i_6__0\ : STD_LOGIC;
  signal \n_0_fsm[1]_i_7__0\ : STD_LOGIC;
  signal \n_0_fsm[1]_i_8__0\ : STD_LOGIC;
  signal \n_0_fsm[1]_i_9__0\ : STD_LOGIC;
  signal \n_0_fsm[2]_i_4__0\ : STD_LOGIC;
  signal \n_0_fsm[2]_i_5__0\ : STD_LOGIC;
  signal \n_0_fsm[2]_i_6__0\ : STD_LOGIC;
  signal \n_0_fsm[2]_i_7__0\ : STD_LOGIC;
  signal \n_0_fsm[2]_i_8__0\ : STD_LOGIC;
  signal \n_0_fsm[2]_i_9__0\ : STD_LOGIC;
  signal \n_0_fsm[3]_i_1__0\ : STD_LOGIC;
  signal \n_0_fsm[3]_i_2__1\ : STD_LOGIC;
  signal \n_0_fsm[3]_i_3__0\ : STD_LOGIC;
  signal \n_0_fsm[3]_i_4__0\ : STD_LOGIC;
  signal \n_0_fsm[3]_i_6__0\ : STD_LOGIC;
  signal \n_0_fsm[3]_i_8__0\ : STD_LOGIC;
  signal \n_0_fsm[3]_i_9__0\ : STD_LOGIC;
  signal \n_0_fsm[4]_i_1__0\ : STD_LOGIC;
  signal \n_0_fsm[4]_i_2__0\ : STD_LOGIC;
  signal \n_0_fsm[4]_i_3__0\ : STD_LOGIC;
  signal \n_0_fsm_reg[0]_i_5__0\ : STD_LOGIC;
  signal \n_0_fsm_reg[1]_i_4__0\ : STD_LOGIC;
  signal \n_0_fsm_reg[2]_i_1__0\ : STD_LOGIC;
  signal \n_0_fsm_reg[2]_i_2__0\ : STD_LOGIC;
  signal \n_0_fsm_reg[2]_i_3__0\ : STD_LOGIC;
  signal \n_0_gen3_exit_i_1__0\ : STD_LOGIC;
  signal \n_0_gen3_exit_i_2__0\ : STD_LOGIC;
  signal n_0_gen3_exit_reg : STD_LOGIC;
  signal \n_0_gen3_i_1__0\ : STD_LOGIC;
  signal \n_0_gen3_i_2__0\ : STD_LOGIC;
  signal \n_0_gen3_i_3__0\ : STD_LOGIC;
  signal \n_0_pclk_sel_i_1__0\ : STD_LOGIC;
  signal \n_0_pclk_sel_i_2__0\ : STD_LOGIC;
  signal \n_0_phystatus_i_1__0\ : STD_LOGIC;
  signal n_0_phystatus_reg : STD_LOGIC;
  signal \n_0_qpllpd_i_1__1\ : STD_LOGIC;
  signal \n_0_qpllreset_i_1__1\ : STD_LOGIC;
  signal \n_0_rate_out[0]_i_1__0\ : STD_LOGIC;
  signal \n_0_rate_out[1]_i_1__0\ : STD_LOGIC;
  signal \n_0_rate_out[2]_i_1__0\ : STD_LOGIC;
  signal \n_0_rate_out[2]_i_2__0\ : STD_LOGIC;
  signal \n_0_ratedone_i_1__0\ : STD_LOGIC;
  signal n_0_ratedone_reg : STD_LOGIC;
  signal \n_0_rxpmareset_i_1__0\ : STD_LOGIC;
  signal \n_0_rxratedone_i_1__0\ : STD_LOGIC;
  signal n_0_rxratedone_reg : STD_LOGIC;
  signal \n_0_sysclksel[0]_i_1__0\ : STD_LOGIC;
  signal \n_0_sysclksel[1]_i_1__0\ : STD_LOGIC;
  signal \n_0_sysclksel[1]_i_2__0\ : STD_LOGIC;
  signal \n_0_txdata_wait_cnt[3]_i_2__0\ : STD_LOGIC;
  signal \n_0_txpmareset_i_1__0\ : STD_LOGIC;
  signal \n_0_txpmareset_i_2__0\ : STD_LOGIC;
  signal \n_0_txratedone_i_1__0\ : STD_LOGIC;
  signal \n_0_txratedone_i_2__0\ : STD_LOGIC;
  signal \n_0_txratedone_i_3__0\ : STD_LOGIC;
  signal n_0_txratedone_reg : STD_LOGIC;
  signal \^out0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^p_0_in41_in\ : STD_LOGIC;
  signal \^p_0_in47_in\ : STD_LOGIC;
  signal \^p_0_in49_in\ : STD_LOGIC;
  signal \p_0_in__0_1\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^p_153_out\ : STD_LOGIC;
  signal phystatus_reg1 : STD_LOGIC;
  signal phystatus_reg2 : STD_LOGIC;
  signal pll_lock : STD_LOGIC;
  signal qplllock_reg1 : STD_LOGIC;
  signal qplllock_reg2 : STD_LOGIC;
  signal rate_in_reg1 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal rate_in_reg2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ratedone0 : STD_LOGIC;
  signal resetovrd_done_reg1 : STD_LOGIC;
  signal resetovrd_done_reg2 : STD_LOGIC;
  signal rst_idle_reg1 : STD_LOGIC;
  signal rst_idle_reg2 : STD_LOGIC;
  signal rxpmaresetdone_reg1 : STD_LOGIC;
  signal rxpmaresetdone_reg2 : STD_LOGIC;
  signal rxratedone_reg1 : STD_LOGIC;
  signal rxratedone_reg2 : STD_LOGIC;
  signal rxresetdone_reg1 : STD_LOGIC;
  signal rxresetdone_reg2 : STD_LOGIC;
  signal rxsync_done_reg1 : STD_LOGIC;
  signal rxsync_done_reg2 : STD_LOGIC;
  signal txdata_wait_cnt_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal txpmareset0 : STD_LOGIC;
  signal txratedone_reg1 : STD_LOGIC;
  signal txratedone_reg2 : STD_LOGIC;
  signal txresetdone_reg1 : STD_LOGIC;
  signal txresetdone_reg2 : STD_LOGIC;
  signal txsync_done_reg1 : STD_LOGIC;
  signal txsync_done_reg2 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of cplllock_reg1_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of cplllock_reg1_reg : label is "yes";
  attribute ASYNC_REG of cplllock_reg2_reg : label is std.standard.true;
  attribute KEEP of cplllock_reg2_reg : label is "yes";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \cpllpd_i_2__0\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \cpllreset_i_2__1\ : label is "soft_lutpair62";
  attribute ASYNC_REG of drp_done_reg1_reg : label is std.standard.true;
  attribute KEEP of drp_done_reg1_reg : label is "yes";
  attribute ASYNC_REG of drp_done_reg2_reg : label is std.standard.true;
  attribute KEEP of drp_done_reg2_reg : label is "yes";
  attribute SOFT_HLUTNM of \fsm[2]_i_8__0\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \gen3_i_3__0\ : label is "soft_lutpair66";
  attribute ASYNC_REG of mmcm_lock_reg1_reg : label is std.standard.true;
  attribute KEEP of mmcm_lock_reg1_reg : label is "yes";
  attribute ASYNC_REG of mmcm_lock_reg2_reg : label is std.standard.true;
  attribute KEEP of mmcm_lock_reg2_reg : label is "yes";
  attribute SOFT_HLUTNM of \pclk_sel_i_2__0\ : label is "soft_lutpair63";
  attribute ASYNC_REG of phystatus_reg1_reg : label is std.standard.true;
  attribute KEEP of phystatus_reg1_reg : label is "yes";
  attribute ASYNC_REG of phystatus_reg2_reg : label is std.standard.true;
  attribute KEEP of phystatus_reg2_reg : label is "yes";
  attribute SOFT_HLUTNM of pipe_rate_idle_INST_0_i_1 : label is "soft_lutpair61";
  attribute ASYNC_REG of qplllock_reg1_reg : label is std.standard.true;
  attribute KEEP of qplllock_reg1_reg : label is "yes";
  attribute ASYNC_REG of qplllock_reg2_reg : label is std.standard.true;
  attribute KEEP of qplllock_reg2_reg : label is "yes";
  attribute SOFT_HLUTNM of \rate_done_reg1_i_1__0\ : label is "soft_lutpair61";
  attribute ASYNC_REG of \rate_in_reg1_reg[0]\ : label is std.standard.true;
  attribute KEEP of \rate_in_reg1_reg[0]\ : label is "yes";
  attribute ASYNC_REG of \rate_in_reg1_reg[1]\ : label is std.standard.true;
  attribute KEEP of \rate_in_reg1_reg[1]\ : label is "yes";
  attribute ASYNC_REG of \rate_in_reg2_reg[0]\ : label is std.standard.true;
  attribute KEEP of \rate_in_reg2_reg[0]\ : label is "yes";
  attribute ASYNC_REG of \rate_in_reg2_reg[1]\ : label is std.standard.true;
  attribute KEEP of \rate_in_reg2_reg[1]\ : label is "yes";
  attribute SOFT_HLUTNM of \rate_out[1]_i_1__0\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \rate_out[2]_i_1__0\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \rate_rxsync_reg1_i_1__0\ : label is "soft_lutpair65";
  attribute ASYNC_REG of resetovrd_done_reg1_reg : label is std.standard.true;
  attribute KEEP of resetovrd_done_reg1_reg : label is "yes";
  attribute ASYNC_REG of resetovrd_done_reg2_reg : label is std.standard.true;
  attribute KEEP of resetovrd_done_reg2_reg : label is "yes";
  attribute SOFT_HLUTNM of \resetovrd_start_reg1_i_1__0\ : label is "soft_lutpair64";
  attribute ASYNC_REG of rst_idle_reg1_reg : label is std.standard.true;
  attribute KEEP of rst_idle_reg1_reg : label is "yes";
  attribute ASYNC_REG of rst_idle_reg2_reg : label is std.standard.true;
  attribute KEEP of rst_idle_reg2_reg : label is "yes";
  attribute ASYNC_REG of rxpmaresetdone_reg1_reg : label is std.standard.true;
  attribute KEEP of rxpmaresetdone_reg1_reg : label is "yes";
  attribute ASYNC_REG of rxpmaresetdone_reg2_reg : label is std.standard.true;
  attribute KEEP of rxpmaresetdone_reg2_reg : label is "yes";
  attribute ASYNC_REG of rxratedone_reg1_reg : label is std.standard.true;
  attribute KEEP of rxratedone_reg1_reg : label is "yes";
  attribute ASYNC_REG of rxratedone_reg2_reg : label is std.standard.true;
  attribute KEEP of rxratedone_reg2_reg : label is "yes";
  attribute ASYNC_REG of rxresetdone_reg1_reg : label is std.standard.true;
  attribute KEEP of rxresetdone_reg1_reg : label is "yes";
  attribute ASYNC_REG of rxresetdone_reg2_reg : label is std.standard.true;
  attribute KEEP of rxresetdone_reg2_reg : label is "yes";
  attribute ASYNC_REG of rxsync_done_reg1_reg : label is std.standard.true;
  attribute KEEP of rxsync_done_reg1_reg : label is "yes";
  attribute ASYNC_REG of rxsync_done_reg2_reg : label is std.standard.true;
  attribute KEEP of rxsync_done_reg2_reg : label is "yes";
  attribute SOFT_HLUTNM of \rxsync_start_reg1_i_1__0\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \sysclksel[1]_i_2__0\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \txpmareset_i_2__0\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \txratedone_i_2__0\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \txratedone_i_3__0\ : label is "soft_lutpair64";
  attribute ASYNC_REG of txratedone_reg1_reg : label is std.standard.true;
  attribute KEEP of txratedone_reg1_reg : label is "yes";
  attribute ASYNC_REG of txratedone_reg2_reg : label is std.standard.true;
  attribute KEEP of txratedone_reg2_reg : label is "yes";
  attribute ASYNC_REG of txresetdone_reg1_reg : label is std.standard.true;
  attribute KEEP of txresetdone_reg1_reg : label is "yes";
  attribute ASYNC_REG of txresetdone_reg2_reg : label is std.standard.true;
  attribute KEEP of txresetdone_reg2_reg : label is "yes";
  attribute ASYNC_REG of txsync_done_reg1_reg : label is std.standard.true;
  attribute KEEP of txsync_done_reg1_reg : label is "yes";
  attribute ASYNC_REG of txsync_done_reg2_reg : label is std.standard.true;
  attribute KEEP of txsync_done_reg2_reg : label is "yes";
begin
  GT_TXPMARESET046_out <= \^gt_txpmareset046_out\;
  O3(0) <= \^o3\(0);
  O4(0) <= \^o4\(0);
  RXRATE(2 downto 0) <= \^rxrate\(2 downto 0);
  RXSYSCLKSEL(1 downto 0) <= \^rxsysclksel\(1 downto 0);
  USER_PCLK_SEL <= \^user_pclk_sel\;
  out0(4 downto 0) <= \^out0\(4 downto 0);
  p_0_in41_in <= \^p_0_in41_in\;
  p_0_in47_in <= \^p_0_in47_in\;
  p_0_in49_in <= \^p_0_in49_in\;
  p_153_out <= \^p_153_out\;
cplllock_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => I3(0),
      Q => cplllock_reg1,
      R => \p_0_in__0\
    );
cplllock_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => cplllock_reg1,
      Q => cplllock_reg2,
      R => \p_0_in__0\
    );
\cpllpd_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020FFFF00200000"
    )
    port map (
      I0 => rate_in_reg2(1),
      I1 => rate_in_reg2(0),
      I2 => \^out0\(4),
      I3 => \^out0\(2),
      I4 => \n_0_cpllpd_i_2__0\,
      I5 => \^p_0_in49_in\,
      O => \n_0_cpllpd_i_1__0\
    );
\cpllpd_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90010000"
    )
    port map (
      I0 => \^out0\(2),
      I1 => \^out0\(1),
      I2 => \^out0\(4),
      I3 => \^out0\(3),
      I4 => \^out0\(0),
      O => \n_0_cpllpd_i_2__0\
    );
cpllpd_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => '1',
      D => \n_0_cpllpd_i_1__0\,
      Q => \^p_0_in49_in\,
      R => \p_0_in__0\
    );
\cpllreset_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020FFFF00200000"
    )
    port map (
      I0 => rate_in_reg2(1),
      I1 => rate_in_reg2(0),
      I2 => \^out0\(4),
      I3 => \^out0\(2),
      I4 => \n_0_cpllreset_i_2__1\,
      I5 => \^p_0_in47_in\,
      O => \n_0_cpllreset_i_1__1\
    );
\cpllreset_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000140"
    )
    port map (
      I0 => \^out0\(2),
      I1 => \^out0\(4),
      I2 => \^out0\(3),
      I3 => \^out0\(1),
      I4 => \^out0\(0),
      O => \n_0_cpllreset_i_2__1\
    );
cpllreset_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => '1',
      D => \n_0_cpllreset_i_1__1\,
      Q => \^p_0_in47_in\,
      R => \p_0_in__0\
    );
drp_done_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => RATE_DRP_DONE,
      Q => drp_done_reg1,
      R => \p_0_in__0\
    );
drp_done_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => drp_done_reg1,
      Q => drp_done_reg2,
      R => \p_0_in__0\
    );
\drp_start_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"24100002"
    )
    port map (
      I0 => \^out0\(2),
      I1 => \^out0\(4),
      I2 => \^out0\(3),
      I3 => \^out0\(1),
      I4 => \^out0\(0),
      O => drp_start
    );
drp_start_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => '1',
      D => drp_start,
      Q => RATE_DRP_START,
      R => \p_0_in__0\
    );
\drp_x16_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08020012"
    )
    port map (
      I0 => \^out0\(2),
      I1 => \^out0\(1),
      I2 => \^out0\(4),
      I3 => \^out0\(3),
      I4 => \^out0\(0),
      O => drp_x16
    );
drp_x16_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => '1',
      D => drp_x16,
      Q => RATE_DRP_X16,
      R => \p_0_in__0\
    );
\drp_x16x20_mode_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0480030A"
    )
    port map (
      I0 => \^out0\(2),
      I1 => \^out0\(0),
      I2 => \^out0\(3),
      I3 => \^out0\(4),
      I4 => \^out0\(1),
      O => drp_x16x20_mode
    );
drp_x16x20_mode_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => '1',
      D => drp_x16x20_mode,
      Q => RATE_DRP_X16X20_MODE,
      R => \p_0_in__0\
    );
\fsm[0]_i_10__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF00007FFFFFFF"
    )
    port map (
      I0 => txdata_wait_cnt_reg(3),
      I1 => txdata_wait_cnt_reg(1),
      I2 => txdata_wait_cnt_reg(0),
      I3 => txdata_wait_cnt_reg(2),
      I4 => \^out0\(3),
      I5 => drp_done_reg2,
      O => \n_0_fsm[0]_i_10__0\
    );
\fsm[0]_i_11__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA8A0080"
    )
    port map (
      I0 => drp_done_reg2,
      I1 => qplllock_reg2,
      I2 => rate_in_reg2(1),
      I3 => rate_in_reg2(0),
      I4 => cplllock_reg2,
      O => fsm2
    );
\fsm[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_fsm[0]_i_2__2\,
      I1 => \n_0_fsm[0]_i_3__0\,
      I2 => \^out0\(2),
      I3 => \n_0_fsm[0]_i_4__0\,
      I4 => \^out0\(0),
      I5 => \n_0_fsm_reg[0]_i_5__0\,
      O => \n_0_fsm[0]_i_1__0\
    );
\fsm[0]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3044FFFF30440000"
    )
    port map (
      I0 => resetovrd_done_reg2,
      I1 => \^out0\(4),
      I2 => drp_done_reg2,
      I3 => \^out0\(3),
      I4 => \^out0\(1),
      I5 => \n_0_fsm[0]_i_6__0\,
      O => \n_0_fsm[0]_i_2__2\
    );
\fsm[0]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0C0F0C7C7C4F4F"
    )
    port map (
      I0 => resetovrd_done_reg2,
      I1 => \^out0\(1),
      I2 => \^out0\(4),
      I3 => \n_0_fsm[0]_i_7__0\,
      I4 => drp_done_reg2,
      I5 => \^out0\(3),
      O => \n_0_fsm[0]_i_3__0\
    );
\fsm[0]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88BB88888B888B88"
    )
    port map (
      I0 => \n_0_fsm[1]_i_9__0\,
      I1 => \^out0\(1),
      I2 => \n_0_fsm[3]_i_6__0\,
      I3 => \^out0\(4),
      I4 => drp_done_reg2,
      I5 => \^out0\(3),
      O => \n_0_fsm[0]_i_4__0\
    );
\fsm[0]_i_6__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C5FFC500"
    )
    port map (
      I0 => fsm1,
      I1 => rxsync_done_reg2,
      I2 => \^out0\(3),
      I3 => \^out0\(4),
      I4 => \n_0_fsm[0]_i_10__0\,
      O => \n_0_fsm[0]_i_6__0\
    );
\fsm[0]_i_7__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF080808"
    )
    port map (
      I0 => txresetdone_reg2,
      I1 => rxresetdone_reg2,
      I2 => phystatus_reg2,
      I3 => p_0_in7_in,
      I4 => p_1_in8_in,
      O => \n_0_fsm[0]_i_7__0\
    );
\fsm[0]_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFCBBBBCCFC8888"
    )
    port map (
      I0 => drp_done_reg2,
      I1 => \^out0\(4),
      I2 => mmcm_lock_reg2,
      I3 => rxpmaresetdone_reg2,
      I4 => \^out0\(3),
      I5 => \n_0_fsm[3]_i_9__0\,
      O => \n_0_fsm[0]_i_8__0\
    );
\fsm[0]_i_9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5F5050503F3F3F3F"
    )
    port map (
      I0 => txsync_done_reg2,
      I1 => rxpmaresetdone_reg2,
      I2 => \^out0\(4),
      I3 => fsm2,
      I4 => rst_idle_reg2,
      I5 => \^out0\(3),
      O => \n_0_fsm[0]_i_9__0\
    );
\fsm[1]_i_10__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FFFF45FF45FF"
    )
    port map (
      I0 => rate_in_reg2(1),
      I1 => rate_in_reg2(0),
      I2 => n_0_gen3_exit_reg,
      I3 => \^out0\(4),
      I4 => drp_done_reg2,
      I5 => \^out0\(3),
      O => \n_0_fsm[1]_i_10__0\
    );
\fsm[1]_i_11__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBFFFFF00000000"
    )
    port map (
      I0 => \^out0\(4),
      I1 => drp_done_reg2,
      I2 => pll_lock,
      I3 => rst_idle_reg2,
      I4 => \^out0\(3),
      I5 => \^out0\(1),
      O => \n_0_fsm[1]_i_11__0\
    );
\fsm[1]_i_12__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3044"
    )
    port map (
      I0 => resetovrd_done_reg2,
      I1 => \^out0\(4),
      I2 => drp_done_reg2,
      I3 => \^out0\(3),
      O => \n_0_fsm[1]_i_12__0\
    );
\fsm[1]_i_13__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000FFFF80000000"
    )
    port map (
      I0 => txdata_wait_cnt_reg(3),
      I1 => txdata_wait_cnt_reg(1),
      I2 => txdata_wait_cnt_reg(0),
      I3 => txdata_wait_cnt_reg(2),
      I4 => \^out0\(3),
      I5 => drp_done_reg2,
      O => \n_0_fsm[1]_i_13__0\
    );
\fsm[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00BABAFF008A8A"
    )
    port map (
      I0 => \n_0_fsm[1]_i_2__3\,
      I1 => \n_0_fsm[1]_i_3__5\,
      I2 => rst_idle_reg2,
      I3 => \n_0_fsm_reg[1]_i_4__0\,
      I4 => \^out0\(2),
      I5 => \n_0_fsm[1]_i_5__0\,
      O => \n_0_fsm[1]_i_1__0\
    );
\fsm[1]_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8BBBB88888888"
    )
    port map (
      I0 => \n_0_fsm[1]_i_6__0\,
      I1 => \^out0\(0),
      I2 => \^out0\(4),
      I3 => \n_0_fsm[3]_i_8__0\,
      I4 => \^out0\(3),
      I5 => \^out0\(1),
      O => \n_0_fsm[1]_i_2__3\
    );
\fsm[1]_i_3__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => rate_in_reg2(0),
      I1 => rate_in_reg2(1),
      O => \n_0_fsm[1]_i_3__5\
    );
\fsm[1]_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => \n_0_fsm[1]_i_9__0\,
      I1 => \^out0\(1),
      I2 => \n_0_fsm[1]_i_10__0\,
      I3 => \^out0\(0),
      I4 => \n_0_fsm[1]_i_11__0\,
      O => \n_0_fsm[1]_i_5__0\
    );
\fsm[1]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"77007733FCFF30FF"
    )
    port map (
      I0 => txsync_done_reg2,
      I1 => \^out0\(1),
      I2 => \n_0_fsm[3]_i_6__0\,
      I3 => \^out0\(4),
      I4 => drp_done_reg2,
      I5 => \^out0\(3),
      O => \n_0_fsm[1]_i_6__0\
    );
\fsm[1]_i_7__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5DFD0000"
    )
    port map (
      I0 => \^out0\(3),
      I1 => \n_0_fsm[3]_i_6__0\,
      I2 => \^out0\(4),
      I3 => rxsync_done_reg2,
      I4 => \^out0\(1),
      O => \n_0_fsm[1]_i_7__0\
    );
\fsm[1]_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
    port map (
      I0 => \n_0_fsm[1]_i_12__0\,
      I1 => \^out0\(1),
      I2 => \^out0\(3),
      I3 => rxsync_done_reg2,
      I4 => \^out0\(4),
      I5 => \n_0_fsm[1]_i_13__0\,
      O => \n_0_fsm[1]_i_8__0\
    );
\fsm[1]_i_9__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5050C0CF"
    )
    port map (
      I0 => txsync_done_reg2,
      I1 => drp_done_reg2,
      I2 => \^out0\(4),
      I3 => pll_lock,
      I4 => \^out0\(3),
      O => \n_0_fsm[1]_i_9__0\
    );
\fsm[2]_i_10__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
    port map (
      I0 => cplllock_reg2,
      I1 => rate_in_reg2(0),
      I2 => rate_in_reg2(1),
      I3 => qplllock_reg2,
      O => pll_lock
    );
\fsm[2]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2A200A2"
    )
    port map (
      I0 => \n_0_fsm[2]_i_8__0\,
      I1 => rate_in_reg1(1),
      I2 => rate_in_reg1(0),
      I3 => rate_in_reg2(1),
      I4 => rate_in_reg2(0),
      O => \n_0_fsm[2]_i_4__0\
    );
\fsm[2]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A0A0AFF0F0C0C0"
    )
    port map (
      I0 => \n_0_fsm[2]_i_9__0\,
      I1 => pll_lock,
      I2 => \^out0\(1),
      I3 => \n_0_fsm[3]_i_6__0\,
      I4 => \^out0\(3),
      I5 => \^out0\(4),
      O => \n_0_fsm[2]_i_5__0\
    );
\fsm[2]_i_6__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50FFCFFF"
    )
    port map (
      I0 => rxsync_done_reg2,
      I1 => \n_0_fsm[3]_i_6__0\,
      I2 => \^out0\(1),
      I3 => \^out0\(3),
      I4 => \^out0\(4),
      O => \n_0_fsm[2]_i_6__0\
    );
\fsm[2]_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FCF500F0FCF5F0F"
    )
    port map (
      I0 => resetovrd_done_reg2,
      I1 => drp_done_reg2,
      I2 => \^out0\(1),
      I3 => \^out0\(4),
      I4 => \^out0\(3),
      I5 => fsm1,
      O => \n_0_fsm[2]_i_7__0\
    );
\fsm[2]_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
    port map (
      I0 => \^out0\(4),
      I1 => \n_0_fsm[3]_i_9__0\,
      I2 => \^out0\(3),
      I3 => \^out0\(1),
      O => \n_0_fsm[2]_i_8__0\
    );
\fsm[2]_i_9__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
    port map (
      I0 => txsync_done_reg2,
      I1 => \^out0\(3),
      I2 => drp_done_reg2,
      O => \n_0_fsm[2]_i_9__0\
    );
\fsm[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_fsm[3]_i_2__1\,
      I1 => \n_0_fsm[3]_i_3__0\,
      I2 => \^out0\(2),
      I3 => \^out0\(3),
      I4 => \^out0\(0),
      I5 => \n_0_fsm[3]_i_4__0\,
      O => \n_0_fsm[3]_i_1__0\
    );
\fsm[3]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FCF0FCFAFF0A0F0"
    )
    port map (
      I0 => resetovrd_done_reg2,
      I1 => drp_done_reg2,
      I2 => \^out0\(1),
      I3 => \^out0\(4),
      I4 => fsm1,
      I5 => \^out0\(3),
      O => \n_0_fsm[3]_i_2__1\
    );
\fsm[3]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5000CF00"
    )
    port map (
      I0 => rxsync_done_reg2,
      I1 => \n_0_fsm[3]_i_6__0\,
      I2 => \^out0\(1),
      I3 => \^out0\(3),
      I4 => \^out0\(4),
      O => \n_0_fsm[3]_i_3__0\
    );
\fsm[3]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCFFFCF00050000"
    )
    port map (
      I0 => fsm25_out,
      I1 => \n_0_fsm[3]_i_8__0\,
      I2 => \^out0\(1),
      I3 => \^out0\(4),
      I4 => \n_0_fsm[3]_i_9__0\,
      I5 => \^out0\(3),
      O => \n_0_fsm[3]_i_4__0\
    );
\fsm[3]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFF2F2F2"
    )
    port map (
      I0 => rate_in_reg2(1),
      I1 => rate_in_reg2(0),
      I2 => n_0_gen3_exit_reg,
      I3 => p_1_in8_in,
      I4 => p_0_in7_in,
      I5 => n_0_ratedone_reg,
      O => fsm1
    );
\fsm[3]_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0D"
    )
    port map (
      I0 => n_0_gen3_exit_reg,
      I1 => rate_in_reg2(0),
      I2 => rate_in_reg2(1),
      O => \n_0_fsm[3]_i_6__0\
    );
\fsm[3]_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
    port map (
      I0 => rate_in_reg2(0),
      I1 => rate_in_reg2(1),
      I2 => rate_in_reg1(0),
      I3 => rate_in_reg1(1),
      O => fsm25_out
    );
\fsm[3]_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABBBFBBFFFFFFFF"
    )
    port map (
      I0 => rst_idle_reg2,
      I1 => cplllock_reg2,
      I2 => rate_in_reg2(0),
      I3 => rate_in_reg2(1),
      I4 => qplllock_reg2,
      I5 => drp_done_reg2,
      O => \n_0_fsm[3]_i_8__0\
    );
\fsm[3]_i_9__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
    port map (
      I0 => rate_in_reg2(0),
      I1 => rate_in_reg1(0),
      I2 => rate_in_reg2(1),
      I3 => rate_in_reg1(1),
      O => \n_0_fsm[3]_i_9__0\
    );
\fsm[4]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_fsm[4]_i_2__0\,
      I1 => \^out0\(2),
      I2 => \^out0\(4),
      O => \n_0_fsm[4]_i_1__0\
    );
\fsm[4]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"30CC7400FCFF3000"
    )
    port map (
      I0 => drp_done_reg2,
      I1 => \^out0\(0),
      I2 => \n_0_fsm[4]_i_3__0\,
      I3 => \^out0\(1),
      I4 => \^out0\(4),
      I5 => \^out0\(3),
      O => \n_0_fsm[4]_i_2__0\
    );
\fsm[4]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7C4C7C7C7C4C7C4C"
    )
    port map (
      I0 => rxsync_done_reg2,
      I1 => \^out0\(4),
      I2 => \^out0\(3),
      I3 => rate_in_reg2(1),
      I4 => rate_in_reg2(0),
      I5 => n_0_gen3_exit_reg,
      O => \n_0_fsm[4]_i_3__0\
    );
\fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => '1',
      D => \n_0_fsm[0]_i_1__0\,
      Q => \^out0\(0),
      S => \p_0_in__0\
    );
\fsm_reg[0]_i_5__0\: unisim.vcomponents.MUXF7
    port map (
      I0 => \n_0_fsm[0]_i_8__0\,
      I1 => \n_0_fsm[0]_i_9__0\,
      O => \n_0_fsm_reg[0]_i_5__0\,
      S => \^out0\(1)
    );
\fsm_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => '1',
      D => \n_0_fsm[1]_i_1__0\,
      Q => \^out0\(1),
      S => \p_0_in__0\
    );
\fsm_reg[1]_i_4__0\: unisim.vcomponents.MUXF7
    port map (
      I0 => \n_0_fsm[1]_i_7__0\,
      I1 => \n_0_fsm[1]_i_8__0\,
      O => \n_0_fsm_reg[1]_i_4__0\,
      S => \^out0\(0)
    );
\fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => '1',
      D => \n_0_fsm_reg[2]_i_1__0\,
      Q => \^out0\(2),
      R => \p_0_in__0\
    );
\fsm_reg[2]_i_1__0\: unisim.vcomponents.MUXF8
    port map (
      I0 => \n_0_fsm_reg[2]_i_2__0\,
      I1 => \n_0_fsm_reg[2]_i_3__0\,
      O => \n_0_fsm_reg[2]_i_1__0\,
      S => \^out0\(2)
    );
\fsm_reg[2]_i_2__0\: unisim.vcomponents.MUXF7
    port map (
      I0 => \n_0_fsm[2]_i_4__0\,
      I1 => \n_0_fsm[2]_i_5__0\,
      O => \n_0_fsm_reg[2]_i_2__0\,
      S => \^out0\(0)
    );
\fsm_reg[2]_i_3__0\: unisim.vcomponents.MUXF7
    port map (
      I0 => \n_0_fsm[2]_i_6__0\,
      I1 => \n_0_fsm[2]_i_7__0\,
      O => \n_0_fsm_reg[2]_i_3__0\,
      S => \^out0\(0)
    );
\fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => '1',
      D => \n_0_fsm[3]_i_1__0\,
      Q => \^out0\(3),
      R => \p_0_in__0\
    );
\fsm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => '1',
      D => \n_0_fsm[4]_i_1__0\,
      Q => \^out0\(4),
      R => \p_0_in__0\
    );
\gen3_exit_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FF0400"
    )
    port map (
      I0 => rate_in_reg2(0),
      I1 => rate_in_reg2(1),
      I2 => \^out0\(4),
      I3 => \n_0_gen3_exit_i_2__0\,
      I4 => n_0_gen3_exit_reg,
      O => \n_0_gen3_exit_i_1__0\
    );
\gen3_exit_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8080000000000100"
    )
    port map (
      I0 => \^out0\(2),
      I1 => \^out0\(1),
      I2 => \^out0\(3),
      I3 => \n_0_fsm[3]_i_9__0\,
      I4 => \^out0\(4),
      I5 => \^out0\(0),
      O => \n_0_gen3_exit_i_2__0\
    );
gen3_exit_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => '1',
      D => \n_0_gen3_exit_i_1__0\,
      Q => n_0_gen3_exit_reg,
      R => \p_0_in__0\
    );
\gen3_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F222FFF20222000"
    )
    port map (
      I0 => \n_0_gen3_i_2__0\,
      I1 => \^out0\(4),
      I2 => \n_0_gen3_i_3__0\,
      I3 => \^out0\(2),
      I4 => \n_0_txdata_wait_cnt[3]_i_2__0\,
      I5 => \^p_153_out\,
      O => \n_0_gen3_i_1__0\
    );
\gen3_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => rate_in_reg2(1),
      I1 => rate_in_reg2(0),
      O => \n_0_gen3_i_2__0\
    );
\gen3_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => \^out0\(1),
      I1 => \^out0\(3),
      I2 => \^out0\(4),
      I3 => \^out0\(0),
      O => \n_0_gen3_i_3__0\
    );
gen3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => '1',
      D => \n_0_gen3_i_1__0\,
      Q => \^p_153_out\,
      R => \p_0_in__0\
    );
gen3_reg1_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => \^p_153_out\,
      I1 => I1,
      I2 => p_98_out,
      I3 => p_43_out,
      O => O1
    );
\gth_channel.gthe2_channel_i_i_6__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \^p_153_out\,
      O => O2
    );
mmcm_lock_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => SYNC_MMCM_LOCK,
      Q => mmcm_lock_reg1,
      R => \p_0_in__0\
    );
mmcm_lock_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => mmcm_lock_reg1,
      Q => mmcm_lock_reg2,
      R => \p_0_in__0\
    );
\pclk_sel_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"06FF0600"
    )
    port map (
      I0 => rate_in_reg2(1),
      I1 => rate_in_reg2(0),
      I2 => \^out0\(4),
      I3 => \n_0_pclk_sel_i_2__0\,
      I4 => \^user_pclk_sel\,
      O => \n_0_pclk_sel_i_1__0\
    );
\pclk_sel_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80100080"
    )
    port map (
      I0 => \^out0\(2),
      I1 => \^out0\(1),
      I2 => \^out0\(3),
      I3 => \^out0\(4),
      I4 => \^out0\(0),
      O => \n_0_pclk_sel_i_2__0\
    );
pclk_sel_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => '1',
      D => \n_0_pclk_sel_i_1__0\,
      Q => \^user_pclk_sel\,
      R => \p_0_in__0\
    );
\phystatus_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20232020"
    )
    port map (
      I0 => \n_0_txratedone_i_2__0\,
      I1 => I4,
      I2 => phystatus_reg2,
      I3 => \n_0_txratedone_i_3__0\,
      I4 => n_0_phystatus_reg,
      O => \n_0_phystatus_i_1__0\
    );
phystatus_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => '1',
      D => \n_0_phystatus_i_1__0\,
      Q => n_0_phystatus_reg,
      R => '0'
    );
phystatus_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => RATE_PHYSTATUS,
      Q => phystatus_reg1,
      R => \p_0_in__0\
    );
phystatus_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => phystatus_reg1,
      Q => phystatus_reg2,
      R => \p_0_in__0\
    );
pipe_rate_idle_INST_0_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
    port map (
      I0 => \^out0\(0),
      I1 => \^out0\(4),
      I2 => \^out0\(3),
      I3 => \^out0\(1),
      I4 => \^out0\(2),
      O => D(0)
    );
qplllock_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => RATE_QPLLLOCK,
      Q => qplllock_reg1,
      R => \p_0_in__0\
    );
qplllock_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => qplllock_reg1,
      Q => qplllock_reg2,
      R => \p_0_in__0\
    );
\qpllpd_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"008AFFFF008A0000"
    )
    port map (
      I0 => \^out0\(4),
      I1 => rate_in_reg2(0),
      I2 => rate_in_reg2(1),
      I3 => \^out0\(2),
      I4 => \n_0_cpllpd_i_2__0\,
      I5 => \^o3\(0),
      O => \n_0_qpllpd_i_1__1\
    );
qpllpd_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => '1',
      D => \n_0_qpllpd_i_1__1\,
      Q => \^o3\(0),
      R => \p_0_in__0\
    );
\qpllreset_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"008AFFFF008A0000"
    )
    port map (
      I0 => \^out0\(4),
      I1 => rate_in_reg2(0),
      I2 => rate_in_reg2(1),
      I3 => \^out0\(2),
      I4 => \n_0_cpllreset_i_2__1\,
      I5 => \^o4\(0),
      O => \n_0_qpllreset_i_1__1\
    );
qpllreset_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => '1',
      D => \n_0_qpllreset_i_1__1\,
      Q => \^o4\(0),
      R => \p_0_in__0\
    );
\rate_done_reg1_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00400000"
    )
    port map (
      I0 => \^out0\(0),
      I1 => \^out0\(4),
      I2 => \^out0\(3),
      I3 => \^out0\(1),
      I4 => \^out0\(2),
      O => USER_RATE_DONE
    );
\rate_in_reg1_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => PIPETXRATE(0),
      Q => rate_in_reg1(0),
      R => \p_0_in__0\
    );
\rate_in_reg1_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => PIPETXRATE(1),
      Q => rate_in_reg1(1),
      R => \p_0_in__0\
    );
\rate_in_reg2_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => rate_in_reg1(0),
      Q => rate_in_reg2(0),
      R => \p_0_in__0\
    );
\rate_in_reg2_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => rate_in_reg1(1),
      Q => rate_in_reg2(1),
      R => \p_0_in__0\
    );
\rate_out[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0700FFFF07000000"
    )
    port map (
      I0 => \^out0\(4),
      I1 => \^out0\(3),
      I2 => rate_in_reg2(1),
      I3 => rate_in_reg2(0),
      I4 => \n_0_rate_out[2]_i_2__0\,
      I5 => \^rxrate\(0),
      O => \n_0_rate_out[0]_i_1__0\
    );
\rate_out[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => \n_0_rate_out[2]_i_2__0\,
      I1 => \^rxrate\(1),
      O => \n_0_rate_out[1]_i_1__0\
    );
\rate_out[2]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => \n_0_rate_out[2]_i_2__0\,
      I1 => \^rxrate\(2),
      O => \n_0_rate_out[2]_i_1__0\
    );
\rate_out[2]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8810110000000000"
    )
    port map (
      I0 => \^out0\(2),
      I1 => \^out0\(1),
      I2 => txpmareset0,
      I3 => \^out0\(4),
      I4 => \^out0\(3),
      I5 => \^out0\(0),
      O => \n_0_rate_out[2]_i_2__0\
    );
\rate_out[2]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
    port map (
      I0 => rate_in_reg2(0),
      I1 => rate_in_reg2(1),
      I2 => n_0_gen3_exit_reg,
      O => txpmareset0
    );
\rate_out_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => '1',
      D => \n_0_rate_out[0]_i_1__0\,
      Q => \^rxrate\(0),
      R => \p_0_in__0\
    );
\rate_out_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => '1',
      D => \n_0_rate_out[1]_i_1__0\,
      Q => \^rxrate\(1),
      R => \p_0_in__0\
    );
\rate_out_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => '1',
      D => \n_0_rate_out[2]_i_1__0\,
      Q => \^rxrate\(2),
      R => \p_0_in__0\
    );
\rate_rxsync_reg1_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20008000"
    )
    port map (
      I0 => \^out0\(2),
      I1 => \^out0\(1),
      I2 => \^out0\(3),
      I3 => \^out0\(4),
      I4 => \^out0\(0),
      O => USER_RATE_RXSYNC
    );
\ratedone_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20232020"
    )
    port map (
      I0 => \n_0_txratedone_i_2__0\,
      I1 => I4,
      I2 => ratedone0,
      I3 => \n_0_txratedone_i_3__0\,
      I4 => n_0_ratedone_reg,
      O => \n_0_ratedone_i_1__0\
    );
\ratedone_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => n_0_phystatus_reg,
      I1 => n_0_rxratedone_reg,
      I2 => n_0_txratedone_reg,
      O => ratedone0
    );
ratedone_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => '1',
      D => \n_0_ratedone_i_1__0\,
      Q => n_0_ratedone_reg,
      R => '0'
    );
resetovrd_done_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => RATE_RESETOVRD_DONE,
      Q => resetovrd_done_reg1,
      R => \p_0_in__0\
    );
resetovrd_done_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => resetovrd_done_reg1,
      Q => resetovrd_done_reg2,
      R => \p_0_in__0\
    );
\resetovrd_start_reg1_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
    port map (
      I0 => \^out0\(0),
      I1 => \^out0\(3),
      I2 => \^out0\(4),
      I3 => \^out0\(1),
      I4 => \^out0\(2),
      O => USER_RESETOVRD_START
    );
rst_idle_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => \out\(0),
      Q => rst_idle_reg1,
      R => \p_0_in__0\
    );
rst_idle_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => rst_idle_reg1,
      Q => rst_idle_reg2,
      R => \p_0_in__0\
    );
\rxpmareset_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AEFFFF00AE0000"
    )
    port map (
      I0 => n_0_gen3_exit_reg,
      I1 => rate_in_reg2(1),
      I2 => rate_in_reg2(0),
      I3 => \^out0\(3),
      I4 => \n_0_txpmareset_i_2__0\,
      I5 => \^p_0_in41_in\,
      O => \n_0_rxpmareset_i_1__0\
    );
rxpmareset_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => '1',
      D => \n_0_rxpmareset_i_1__0\,
      Q => \^p_0_in41_in\,
      R => \p_0_in__0\
    );
rxpmaresetdone_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => pipe_rxpmaresetdone(0),
      Q => rxpmaresetdone_reg1,
      R => \p_0_in__0\
    );
rxpmaresetdone_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => rxpmaresetdone_reg1,
      Q => rxpmaresetdone_reg2,
      R => \p_0_in__0\
    );
\rxratedone_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20232020"
    )
    port map (
      I0 => \n_0_txratedone_i_2__0\,
      I1 => I4,
      I2 => rxratedone_reg2,
      I3 => \n_0_txratedone_i_3__0\,
      I4 => n_0_rxratedone_reg,
      O => \n_0_rxratedone_i_1__0\
    );
rxratedone_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => '1',
      D => \n_0_rxratedone_i_1__0\,
      Q => n_0_rxratedone_reg,
      R => '0'
    );
rxratedone_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => RATE_RXRATEDONE,
      Q => rxratedone_reg1,
      R => \p_0_in__0\
    );
rxratedone_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => rxratedone_reg1,
      Q => rxratedone_reg2,
      R => \p_0_in__0\
    );
rxresetdone_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => USER_RXRESETDONE,
      Q => rxresetdone_reg1,
      R => \p_0_in__0\
    );
rxresetdone_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => rxresetdone_reg1,
      Q => rxresetdone_reg2,
      R => \p_0_in__0\
    );
rxsync_done_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => SYNC_RXDLYEN,
      Q => rxsync_done_reg1,
      R => \p_0_in__0\
    );
rxsync_done_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => rxsync_done_reg1,
      Q => rxsync_done_reg2,
      R => \p_0_in__0\
    );
\rxsync_start_reg1_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
    port map (
      I0 => \^out0\(0),
      I1 => \^out0\(4),
      I2 => \^out0\(3),
      I3 => \^out0\(1),
      I4 => \^out0\(2),
      O => SYNC_RXSYNC_START
    );
\sysclksel[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FF0400"
    )
    port map (
      I0 => rate_in_reg2(0),
      I1 => rate_in_reg2(1),
      I2 => \^out0\(4),
      I3 => \n_0_sysclksel[1]_i_2__0\,
      I4 => \^rxsysclksel\(0),
      O => \n_0_sysclksel[0]_i_1__0\
    );
\sysclksel[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => \n_0_sysclksel[1]_i_2__0\,
      I1 => \^rxsysclksel\(1),
      O => \n_0_sysclksel[1]_i_1__0\
    );
\sysclksel[1]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"82000000"
    )
    port map (
      I0 => \^out0\(0),
      I1 => \^out0\(3),
      I2 => \^out0\(4),
      I3 => \^out0\(1),
      I4 => \^out0\(2),
      O => \n_0_sysclksel[1]_i_2__0\
    );
\sysclksel_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => '1',
      D => \n_0_sysclksel[0]_i_1__0\,
      Q => \^rxsysclksel\(0),
      R => \p_0_in__0\
    );
\sysclksel_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => '1',
      D => \n_0_sysclksel[1]_i_1__0\,
      Q => \^rxsysclksel\(1),
      R => \p_0_in__0\
    );
\txdata_wait_cnt[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8088008800880088"
    )
    port map (
      I0 => \^out0\(2),
      I1 => \n_0_txdata_wait_cnt[3]_i_2__0\,
      I2 => txdata_wait_cnt_reg(1),
      I3 => txdata_wait_cnt_reg(0),
      I4 => txdata_wait_cnt_reg(2),
      I5 => txdata_wait_cnt_reg(3),
      O => \p_0_in__0_1\(0)
    );
\txdata_wait_cnt[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8880088008800880"
    )
    port map (
      I0 => \^out0\(2),
      I1 => \n_0_txdata_wait_cnt[3]_i_2__0\,
      I2 => txdata_wait_cnt_reg(1),
      I3 => txdata_wait_cnt_reg(0),
      I4 => txdata_wait_cnt_reg(2),
      I5 => txdata_wait_cnt_reg(3),
      O => \p_0_in__0_1\(1)
    );
\txdata_wait_cnt[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888800008888000"
    )
    port map (
      I0 => \^out0\(2),
      I1 => \n_0_txdata_wait_cnt[3]_i_2__0\,
      I2 => txdata_wait_cnt_reg(1),
      I3 => txdata_wait_cnt_reg(0),
      I4 => txdata_wait_cnt_reg(2),
      I5 => txdata_wait_cnt_reg(3),
      O => \p_0_in__0_1\(2)
    );
\txdata_wait_cnt[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888880000000"
    )
    port map (
      I0 => \^out0\(2),
      I1 => \n_0_txdata_wait_cnt[3]_i_2__0\,
      I2 => txdata_wait_cnt_reg(1),
      I3 => txdata_wait_cnt_reg(0),
      I4 => txdata_wait_cnt_reg(2),
      I5 => txdata_wait_cnt_reg(3),
      O => \p_0_in__0_1\(3)
    );
\txdata_wait_cnt[3]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
    port map (
      I0 => \^out0\(1),
      I1 => \^out0\(3),
      I2 => \^out0\(4),
      I3 => \^out0\(0),
      O => \n_0_txdata_wait_cnt[3]_i_2__0\
    );
\txdata_wait_cnt_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => '1',
      D => \p_0_in__0_1\(0),
      Q => txdata_wait_cnt_reg(0),
      R => \p_0_in__0\
    );
\txdata_wait_cnt_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => '1',
      D => \p_0_in__0_1\(1),
      Q => txdata_wait_cnt_reg(1),
      R => \p_0_in__0\
    );
\txdata_wait_cnt_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => '1',
      D => \p_0_in__0_1\(2),
      Q => txdata_wait_cnt_reg(2),
      R => \p_0_in__0\
    );
\txdata_wait_cnt_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => '1',
      D => \p_0_in__0_1\(3),
      Q => txdata_wait_cnt_reg(3),
      R => \p_0_in__0\
    );
\txpmareset_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AEFFFF00AE0000"
    )
    port map (
      I0 => n_0_gen3_exit_reg,
      I1 => rate_in_reg2(1),
      I2 => rate_in_reg2(0),
      I3 => \^out0\(3),
      I4 => \n_0_txpmareset_i_2__0\,
      I5 => \^gt_txpmareset046_out\,
      O => \n_0_txpmareset_i_1__0\
    );
\txpmareset_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80400008"
    )
    port map (
      I0 => \^out0\(2),
      I1 => \^out0\(1),
      I2 => \^out0\(3),
      I3 => \^out0\(4),
      I4 => \^out0\(0),
      O => \n_0_txpmareset_i_2__0\
    );
txpmareset_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => '1',
      D => \n_0_txpmareset_i_1__0\,
      Q => \^gt_txpmareset046_out\,
      R => \p_0_in__0\
    );
\txratedone_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20232020"
    )
    port map (
      I0 => \n_0_txratedone_i_2__0\,
      I1 => I4,
      I2 => txratedone_reg2,
      I3 => \n_0_txratedone_i_3__0\,
      I4 => n_0_txratedone_reg,
      O => \n_0_txratedone_i_1__0\
    );
\txratedone_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
    port map (
      I0 => \^out0\(0),
      I1 => \^out0\(3),
      I2 => \^out0\(4),
      I3 => \^out0\(1),
      I4 => \^out0\(2),
      O => \n_0_txratedone_i_2__0\
    );
\txratedone_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF7FFFF"
    )
    port map (
      I0 => \^out0\(0),
      I1 => \^out0\(4),
      I2 => \^out0\(3),
      I3 => \^out0\(1),
      I4 => \^out0\(2),
      O => \n_0_txratedone_i_3__0\
    );
txratedone_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => '1',
      D => \n_0_txratedone_i_1__0\,
      Q => n_0_txratedone_reg,
      R => '0'
    );
txratedone_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => RATE_TXRATEDONE,
      Q => txratedone_reg1,
      R => \p_0_in__0\
    );
txratedone_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => txratedone_reg1,
      Q => txratedone_reg2,
      R => \p_0_in__0\
    );
txresetdone_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => USER_TXRESETDONE,
      Q => txresetdone_reg1,
      R => \p_0_in__0\
    );
txresetdone_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => txresetdone_reg1,
      Q => txresetdone_reg2,
      R => \p_0_in__0\
    );
txsync_done_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => RATE_TXSYNC_DONE,
      Q => txsync_done_reg1,
      R => \p_0_in__0\
    );
txsync_done_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => txsync_done_reg1,
      Q => txsync_done_reg2,
      R => \p_0_in__0\
    );
\txsync_start_reg1_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00004000"
    )
    port map (
      I0 => \^out0\(2),
      I1 => \^out0\(1),
      I2 => \^out0\(3),
      I3 => \^out0\(4),
      I4 => \^out0\(0),
      I5 => \out\(1),
      O => SYNC_TXSYNC_START
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_7x_0_pcie3_7x_0_pipe_rate_9 is
  port (
    SYNC_TXSYNC_START : out STD_LOGIC;
    out0 : out STD_LOGIC_VECTOR ( 4 downto 0 );
    O1 : out STD_LOGIC;
    p_98_out : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    USER_RATE_DONE : out STD_LOGIC;
    SYNC_RXSYNC_START : out STD_LOGIC;
    USER_RESETOVRD_START : out STD_LOGIC;
    RATE_DRP_START : out STD_LOGIC;
    RXSYSCLKSEL : out STD_LOGIC_VECTOR ( 1 downto 0 );
    RATE_DRP_X16X20_MODE : out STD_LOGIC;
    RATE_DRP_X16 : out STD_LOGIC;
    RXRATE : out STD_LOGIC_VECTOR ( 2 downto 0 );
    O2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_0_in27_in : out STD_LOGIC;
    O3 : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_0_in25_in : out STD_LOGIC;
    USER_RATE_RXSYNC : out STD_LOGIC;
    USER_PCLK_SEL : out STD_LOGIC;
    p_0_in19_in : out STD_LOGIC;
    GT_TXPMARESET024_out : out STD_LOGIC;
    p_0_in7_in : in STD_LOGIC;
    p_1_in8_in : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \p_0_in__0\ : in STD_LOGIC;
    I1 : in STD_LOGIC;
    RATE_PHYSTATUS : in STD_LOGIC;
    RATE_RXRATEDONE : in STD_LOGIC;
    RATE_TXRATEDONE : in STD_LOGIC;
    PIPETXRATE : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    RATE_QPLLLOCK : in STD_LOGIC;
    RATE_DRP_DONE : in STD_LOGIC;
    pipe_rxpmaresetdone : in STD_LOGIC_VECTOR ( 0 to 0 );
    I3 : in STD_LOGIC;
    USER_TXRESETDONE : in STD_LOGIC;
    USER_RXRESETDONE : in STD_LOGIC;
    RATE_RESETOVRD_DONE : in STD_LOGIC;
    RATE_TXSYNC_DONE : in STD_LOGIC;
    SYNC_RXDLYEN : in STD_LOGIC;
    I4 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_7x_0_pcie3_7x_0_pipe_rate_9 : entity is "pcie3_7x_0_pipe_rate";
end pcie3_7x_0_pcie3_7x_0_pipe_rate_9;

architecture STRUCTURE of pcie3_7x_0_pcie3_7x_0_pipe_rate_9 is
  signal \^gt_txpmareset024_out\ : STD_LOGIC;
  signal \^o2\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^o3\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^rxrate\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^rxsysclksel\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^user_pclk_sel\ : STD_LOGIC;
  signal cplllock_reg1 : STD_LOGIC;
  signal cplllock_reg2 : STD_LOGIC;
  signal drp_done_reg1 : STD_LOGIC;
  signal drp_done_reg2 : STD_LOGIC;
  signal drp_start : STD_LOGIC;
  signal drp_x16 : STD_LOGIC;
  signal drp_x16x20_mode : STD_LOGIC;
  signal fsm1 : STD_LOGIC;
  signal fsm2 : STD_LOGIC;
  signal fsm25_out : STD_LOGIC;
  signal mmcm_lock_reg1 : STD_LOGIC;
  signal mmcm_lock_reg2 : STD_LOGIC;
  signal \n_0_cpllpd_i_1__1\ : STD_LOGIC;
  signal \n_0_cpllpd_i_2__1\ : STD_LOGIC;
  signal \n_0_cpllreset_i_1__2\ : STD_LOGIC;
  signal \n_0_cpllreset_i_2__2\ : STD_LOGIC;
  signal \n_0_fsm[0]_i_10__1\ : STD_LOGIC;
  signal \n_0_fsm[0]_i_1__1\ : STD_LOGIC;
  signal \n_0_fsm[0]_i_2__4\ : STD_LOGIC;
  signal \n_0_fsm[0]_i_3__1\ : STD_LOGIC;
  signal \n_0_fsm[0]_i_4__1\ : STD_LOGIC;
  signal \n_0_fsm[0]_i_6__1\ : STD_LOGIC;
  signal \n_0_fsm[0]_i_7__1\ : STD_LOGIC;
  signal \n_0_fsm[0]_i_8__1\ : STD_LOGIC;
  signal \n_0_fsm[0]_i_9__1\ : STD_LOGIC;
  signal \n_0_fsm[1]_i_10__1\ : STD_LOGIC;
  signal \n_0_fsm[1]_i_11__1\ : STD_LOGIC;
  signal \n_0_fsm[1]_i_12__1\ : STD_LOGIC;
  signal \n_0_fsm[1]_i_13__1\ : STD_LOGIC;
  signal \n_0_fsm[1]_i_1__1\ : STD_LOGIC;
  signal \n_0_fsm[1]_i_2__5\ : STD_LOGIC;
  signal \n_0_fsm[1]_i_3__6\ : STD_LOGIC;
  signal \n_0_fsm[1]_i_5__1\ : STD_LOGIC;
  signal \n_0_fsm[1]_i_6__1\ : STD_LOGIC;
  signal \n_0_fsm[1]_i_7__1\ : STD_LOGIC;
  signal \n_0_fsm[1]_i_8__1\ : STD_LOGIC;
  signal \n_0_fsm[1]_i_9__1\ : STD_LOGIC;
  signal \n_0_fsm[2]_i_4__1\ : STD_LOGIC;
  signal \n_0_fsm[2]_i_5__1\ : STD_LOGIC;
  signal \n_0_fsm[2]_i_6__1\ : STD_LOGIC;
  signal \n_0_fsm[2]_i_7__1\ : STD_LOGIC;
  signal \n_0_fsm[2]_i_8__1\ : STD_LOGIC;
  signal \n_0_fsm[2]_i_9__1\ : STD_LOGIC;
  signal \n_0_fsm[3]_i_1__1\ : STD_LOGIC;
  signal \n_0_fsm[3]_i_2__2\ : STD_LOGIC;
  signal \n_0_fsm[3]_i_3__1\ : STD_LOGIC;
  signal \n_0_fsm[3]_i_4__1\ : STD_LOGIC;
  signal \n_0_fsm[3]_i_6__1\ : STD_LOGIC;
  signal \n_0_fsm[3]_i_8__1\ : STD_LOGIC;
  signal \n_0_fsm[3]_i_9__1\ : STD_LOGIC;
  signal \n_0_fsm[4]_i_1__1\ : STD_LOGIC;
  signal \n_0_fsm[4]_i_2__1\ : STD_LOGIC;
  signal \n_0_fsm[4]_i_3__1\ : STD_LOGIC;
  signal \n_0_fsm_reg[0]_i_5__1\ : STD_LOGIC;
  signal \n_0_fsm_reg[1]_i_4__1\ : STD_LOGIC;
  signal \n_0_fsm_reg[2]_i_1__1\ : STD_LOGIC;
  signal \n_0_fsm_reg[2]_i_2__1\ : STD_LOGIC;
  signal \n_0_fsm_reg[2]_i_3__1\ : STD_LOGIC;
  signal \n_0_gen3_exit_i_1__1\ : STD_LOGIC;
  signal \n_0_gen3_exit_i_2__1\ : STD_LOGIC;
  signal n_0_gen3_exit_reg : STD_LOGIC;
  signal \n_0_gen3_i_1__1\ : STD_LOGIC;
  signal \n_0_gen3_i_2__1\ : STD_LOGIC;
  signal \n_0_gen3_i_3__1\ : STD_LOGIC;
  signal \n_0_pclk_sel_i_1__1\ : STD_LOGIC;
  signal \n_0_pclk_sel_i_2__1\ : STD_LOGIC;
  signal \n_0_phystatus_i_1__1\ : STD_LOGIC;
  signal n_0_phystatus_reg : STD_LOGIC;
  signal \n_0_qpllpd_i_1__2\ : STD_LOGIC;
  signal \n_0_qpllreset_i_1__2\ : STD_LOGIC;
  signal \n_0_rate_out[0]_i_1__1\ : STD_LOGIC;
  signal \n_0_rate_out[1]_i_1__1\ : STD_LOGIC;
  signal \n_0_rate_out[2]_i_1__1\ : STD_LOGIC;
  signal \n_0_rate_out[2]_i_2__1\ : STD_LOGIC;
  signal \n_0_ratedone_i_1__1\ : STD_LOGIC;
  signal n_0_ratedone_reg : STD_LOGIC;
  signal \n_0_rxpmareset_i_1__1\ : STD_LOGIC;
  signal \n_0_rxratedone_i_1__1\ : STD_LOGIC;
  signal n_0_rxratedone_reg : STD_LOGIC;
  signal \n_0_sysclksel[0]_i_1__1\ : STD_LOGIC;
  signal \n_0_sysclksel[1]_i_1__1\ : STD_LOGIC;
  signal \n_0_sysclksel[1]_i_2__1\ : STD_LOGIC;
  signal \n_0_txdata_wait_cnt[3]_i_2__1\ : STD_LOGIC;
  signal \n_0_txpmareset_i_1__1\ : STD_LOGIC;
  signal \n_0_txpmareset_i_2__1\ : STD_LOGIC;
  signal \n_0_txratedone_i_1__1\ : STD_LOGIC;
  signal \n_0_txratedone_i_2__1\ : STD_LOGIC;
  signal \n_0_txratedone_i_3__1\ : STD_LOGIC;
  signal n_0_txratedone_reg : STD_LOGIC;
  signal \^out0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^p_0_in19_in\ : STD_LOGIC;
  signal \^p_0_in25_in\ : STD_LOGIC;
  signal \^p_0_in27_in\ : STD_LOGIC;
  signal \p_0_in__0_1\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^p_98_out\ : STD_LOGIC;
  signal phystatus_reg1 : STD_LOGIC;
  signal phystatus_reg2 : STD_LOGIC;
  signal pll_lock : STD_LOGIC;
  signal qplllock_reg1 : STD_LOGIC;
  signal qplllock_reg2 : STD_LOGIC;
  signal rate_in_reg1 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal rate_in_reg2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ratedone0 : STD_LOGIC;
  signal resetovrd_done_reg1 : STD_LOGIC;
  signal resetovrd_done_reg2 : STD_LOGIC;
  signal rst_idle_reg1 : STD_LOGIC;
  signal rst_idle_reg2 : STD_LOGIC;
  signal rxpmaresetdone_reg1 : STD_LOGIC;
  signal rxpmaresetdone_reg2 : STD_LOGIC;
  signal rxratedone_reg1 : STD_LOGIC;
  signal rxratedone_reg2 : STD_LOGIC;
  signal rxresetdone_reg1 : STD_LOGIC;
  signal rxresetdone_reg2 : STD_LOGIC;
  signal rxsync_done_reg1 : STD_LOGIC;
  signal rxsync_done_reg2 : STD_LOGIC;
  signal txdata_wait_cnt_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal txpmareset0 : STD_LOGIC;
  signal txratedone_reg1 : STD_LOGIC;
  signal txratedone_reg2 : STD_LOGIC;
  signal txresetdone_reg1 : STD_LOGIC;
  signal txresetdone_reg2 : STD_LOGIC;
  signal txsync_done_reg1 : STD_LOGIC;
  signal txsync_done_reg2 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of cplllock_reg1_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of cplllock_reg1_reg : label is "yes";
  attribute ASYNC_REG of cplllock_reg2_reg : label is std.standard.true;
  attribute KEEP of cplllock_reg2_reg : label is "yes";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \cpllpd_i_2__1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \cpllreset_i_2__2\ : label is "soft_lutpair93";
  attribute ASYNC_REG of drp_done_reg1_reg : label is std.standard.true;
  attribute KEEP of drp_done_reg1_reg : label is "yes";
  attribute ASYNC_REG of drp_done_reg2_reg : label is std.standard.true;
  attribute KEEP of drp_done_reg2_reg : label is "yes";
  attribute SOFT_HLUTNM of \fsm[2]_i_8__1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \gen3_i_3__1\ : label is "soft_lutpair97";
  attribute ASYNC_REG of mmcm_lock_reg1_reg : label is std.standard.true;
  attribute KEEP of mmcm_lock_reg1_reg : label is "yes";
  attribute ASYNC_REG of mmcm_lock_reg2_reg : label is std.standard.true;
  attribute KEEP of mmcm_lock_reg2_reg : label is "yes";
  attribute SOFT_HLUTNM of \pclk_sel_i_2__1\ : label is "soft_lutpair94";
  attribute ASYNC_REG of phystatus_reg1_reg : label is std.standard.true;
  attribute KEEP of phystatus_reg1_reg : label is "yes";
  attribute ASYNC_REG of phystatus_reg2_reg : label is std.standard.true;
  attribute KEEP of phystatus_reg2_reg : label is "yes";
  attribute SOFT_HLUTNM of pipe_rate_idle_INST_0_i_3 : label is "soft_lutpair91";
  attribute ASYNC_REG of qplllock_reg1_reg : label is std.standard.true;
  attribute KEEP of qplllock_reg1_reg : label is "yes";
  attribute ASYNC_REG of qplllock_reg2_reg : label is std.standard.true;
  attribute KEEP of qplllock_reg2_reg : label is "yes";
  attribute SOFT_HLUTNM of \rate_done_reg1_i_1__1\ : label is "soft_lutpair93";
  attribute ASYNC_REG of \rate_in_reg1_reg[0]\ : label is std.standard.true;
  attribute KEEP of \rate_in_reg1_reg[0]\ : label is "yes";
  attribute ASYNC_REG of \rate_in_reg1_reg[1]\ : label is std.standard.true;
  attribute KEEP of \rate_in_reg1_reg[1]\ : label is "yes";
  attribute ASYNC_REG of \rate_in_reg2_reg[0]\ : label is std.standard.true;
  attribute KEEP of \rate_in_reg2_reg[0]\ : label is "yes";
  attribute ASYNC_REG of \rate_in_reg2_reg[1]\ : label is std.standard.true;
  attribute KEEP of \rate_in_reg2_reg[1]\ : label is "yes";
  attribute SOFT_HLUTNM of \rate_out[1]_i_1__1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \rate_out[2]_i_1__1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \rate_rxsync_reg1_i_1__1\ : label is "soft_lutpair96";
  attribute ASYNC_REG of resetovrd_done_reg1_reg : label is std.standard.true;
  attribute KEEP of resetovrd_done_reg1_reg : label is "yes";
  attribute ASYNC_REG of resetovrd_done_reg2_reg : label is std.standard.true;
  attribute KEEP of resetovrd_done_reg2_reg : label is "yes";
  attribute SOFT_HLUTNM of \resetovrd_start_reg1_i_1__1\ : label is "soft_lutpair95";
  attribute ASYNC_REG of rst_idle_reg1_reg : label is std.standard.true;
  attribute KEEP of rst_idle_reg1_reg : label is "yes";
  attribute ASYNC_REG of rst_idle_reg2_reg : label is std.standard.true;
  attribute KEEP of rst_idle_reg2_reg : label is "yes";
  attribute ASYNC_REG of rxpmaresetdone_reg1_reg : label is std.standard.true;
  attribute KEEP of rxpmaresetdone_reg1_reg : label is "yes";
  attribute ASYNC_REG of rxpmaresetdone_reg2_reg : label is std.standard.true;
  attribute KEEP of rxpmaresetdone_reg2_reg : label is "yes";
  attribute ASYNC_REG of rxratedone_reg1_reg : label is std.standard.true;
  attribute KEEP of rxratedone_reg1_reg : label is "yes";
  attribute ASYNC_REG of rxratedone_reg2_reg : label is std.standard.true;
  attribute KEEP of rxratedone_reg2_reg : label is "yes";
  attribute ASYNC_REG of rxresetdone_reg1_reg : label is std.standard.true;
  attribute KEEP of rxresetdone_reg1_reg : label is "yes";
  attribute ASYNC_REG of rxresetdone_reg2_reg : label is std.standard.true;
  attribute KEEP of rxresetdone_reg2_reg : label is "yes";
  attribute ASYNC_REG of rxsync_done_reg1_reg : label is std.standard.true;
  attribute KEEP of rxsync_done_reg1_reg : label is "yes";
  attribute ASYNC_REG of rxsync_done_reg2_reg : label is std.standard.true;
  attribute KEEP of rxsync_done_reg2_reg : label is "yes";
  attribute SOFT_HLUTNM of \rxsync_start_reg1_i_1__1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \sysclksel[1]_i_2__1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \txpmareset_i_2__1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \txratedone_i_2__1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \txratedone_i_3__1\ : label is "soft_lutpair95";
  attribute ASYNC_REG of txratedone_reg1_reg : label is std.standard.true;
  attribute KEEP of txratedone_reg1_reg : label is "yes";
  attribute ASYNC_REG of txratedone_reg2_reg : label is std.standard.true;
  attribute KEEP of txratedone_reg2_reg : label is "yes";
  attribute ASYNC_REG of txresetdone_reg1_reg : label is std.standard.true;
  attribute KEEP of txresetdone_reg1_reg : label is "yes";
  attribute ASYNC_REG of txresetdone_reg2_reg : label is std.standard.true;
  attribute KEEP of txresetdone_reg2_reg : label is "yes";
  attribute ASYNC_REG of txsync_done_reg1_reg : label is std.standard.true;
  attribute KEEP of txsync_done_reg1_reg : label is "yes";
  attribute ASYNC_REG of txsync_done_reg2_reg : label is std.standard.true;
  attribute KEEP of txsync_done_reg2_reg : label is "yes";
begin
  GT_TXPMARESET024_out <= \^gt_txpmareset024_out\;
  O2(0) <= \^o2\(0);
  O3(0) <= \^o3\(0);
  RXRATE(2 downto 0) <= \^rxrate\(2 downto 0);
  RXSYSCLKSEL(1 downto 0) <= \^rxsysclksel\(1 downto 0);
  USER_PCLK_SEL <= \^user_pclk_sel\;
  out0(4 downto 0) <= \^out0\(4 downto 0);
  p_0_in19_in <= \^p_0_in19_in\;
  p_0_in25_in <= \^p_0_in25_in\;
  p_0_in27_in <= \^p_0_in27_in\;
  p_98_out <= \^p_98_out\;
cplllock_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => I2(0),
      Q => cplllock_reg1,
      R => \p_0_in__0\
    );
cplllock_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => cplllock_reg1,
      Q => cplllock_reg2,
      R => \p_0_in__0\
    );
\cpllpd_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020FFFF00200000"
    )
    port map (
      I0 => rate_in_reg2(1),
      I1 => rate_in_reg2(0),
      I2 => \^out0\(4),
      I3 => \^out0\(2),
      I4 => \n_0_cpllpd_i_2__1\,
      I5 => \^p_0_in27_in\,
      O => \n_0_cpllpd_i_1__1\
    );
\cpllpd_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90010000"
    )
    port map (
      I0 => \^out0\(2),
      I1 => \^out0\(1),
      I2 => \^out0\(4),
      I3 => \^out0\(3),
      I4 => \^out0\(0),
      O => \n_0_cpllpd_i_2__1\
    );
cpllpd_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => '1',
      D => \n_0_cpllpd_i_1__1\,
      Q => \^p_0_in27_in\,
      R => \p_0_in__0\
    );
\cpllreset_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020FFFF00200000"
    )
    port map (
      I0 => rate_in_reg2(1),
      I1 => rate_in_reg2(0),
      I2 => \^out0\(4),
      I3 => \^out0\(2),
      I4 => \n_0_cpllreset_i_2__2\,
      I5 => \^p_0_in25_in\,
      O => \n_0_cpllreset_i_1__2\
    );
\cpllreset_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000140"
    )
    port map (
      I0 => \^out0\(2),
      I1 => \^out0\(4),
      I2 => \^out0\(3),
      I3 => \^out0\(1),
      I4 => \^out0\(0),
      O => \n_0_cpllreset_i_2__2\
    );
cpllreset_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => '1',
      D => \n_0_cpllreset_i_1__2\,
      Q => \^p_0_in25_in\,
      R => \p_0_in__0\
    );
drp_done_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => RATE_DRP_DONE,
      Q => drp_done_reg1,
      R => \p_0_in__0\
    );
drp_done_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => drp_done_reg1,
      Q => drp_done_reg2,
      R => \p_0_in__0\
    );
\drp_start_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"24100002"
    )
    port map (
      I0 => \^out0\(2),
      I1 => \^out0\(4),
      I2 => \^out0\(3),
      I3 => \^out0\(1),
      I4 => \^out0\(0),
      O => drp_start
    );
drp_start_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => '1',
      D => drp_start,
      Q => RATE_DRP_START,
      R => \p_0_in__0\
    );
\drp_x16_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08020012"
    )
    port map (
      I0 => \^out0\(2),
      I1 => \^out0\(1),
      I2 => \^out0\(4),
      I3 => \^out0\(3),
      I4 => \^out0\(0),
      O => drp_x16
    );
drp_x16_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => '1',
      D => drp_x16,
      Q => RATE_DRP_X16,
      R => \p_0_in__0\
    );
\drp_x16x20_mode_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0480030A"
    )
    port map (
      I0 => \^out0\(2),
      I1 => \^out0\(0),
      I2 => \^out0\(3),
      I3 => \^out0\(4),
      I4 => \^out0\(1),
      O => drp_x16x20_mode
    );
drp_x16x20_mode_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => '1',
      D => drp_x16x20_mode,
      Q => RATE_DRP_X16X20_MODE,
      R => \p_0_in__0\
    );
\fsm[0]_i_10__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF00007FFFFFFF"
    )
    port map (
      I0 => txdata_wait_cnt_reg(3),
      I1 => txdata_wait_cnt_reg(1),
      I2 => txdata_wait_cnt_reg(0),
      I3 => txdata_wait_cnt_reg(2),
      I4 => \^out0\(3),
      I5 => drp_done_reg2,
      O => \n_0_fsm[0]_i_10__1\
    );
\fsm[0]_i_11__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA8A0080"
    )
    port map (
      I0 => drp_done_reg2,
      I1 => qplllock_reg2,
      I2 => rate_in_reg2(1),
      I3 => rate_in_reg2(0),
      I4 => cplllock_reg2,
      O => fsm2
    );
\fsm[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_fsm[0]_i_2__4\,
      I1 => \n_0_fsm[0]_i_3__1\,
      I2 => \^out0\(2),
      I3 => \n_0_fsm[0]_i_4__1\,
      I4 => \^out0\(0),
      I5 => \n_0_fsm_reg[0]_i_5__1\,
      O => \n_0_fsm[0]_i_1__1\
    );
\fsm[0]_i_2__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3044FFFF30440000"
    )
    port map (
      I0 => resetovrd_done_reg2,
      I1 => \^out0\(4),
      I2 => drp_done_reg2,
      I3 => \^out0\(3),
      I4 => \^out0\(1),
      I5 => \n_0_fsm[0]_i_6__1\,
      O => \n_0_fsm[0]_i_2__4\
    );
\fsm[0]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0C0F0C7C7C4F4F"
    )
    port map (
      I0 => resetovrd_done_reg2,
      I1 => \^out0\(1),
      I2 => \^out0\(4),
      I3 => \n_0_fsm[0]_i_7__1\,
      I4 => drp_done_reg2,
      I5 => \^out0\(3),
      O => \n_0_fsm[0]_i_3__1\
    );
\fsm[0]_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88BB88888B888B88"
    )
    port map (
      I0 => \n_0_fsm[1]_i_9__1\,
      I1 => \^out0\(1),
      I2 => \n_0_fsm[3]_i_6__1\,
      I3 => \^out0\(4),
      I4 => drp_done_reg2,
      I5 => \^out0\(3),
      O => \n_0_fsm[0]_i_4__1\
    );
\fsm[0]_i_6__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C5FFC500"
    )
    port map (
      I0 => fsm1,
      I1 => rxsync_done_reg2,
      I2 => \^out0\(3),
      I3 => \^out0\(4),
      I4 => \n_0_fsm[0]_i_10__1\,
      O => \n_0_fsm[0]_i_6__1\
    );
\fsm[0]_i_7__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF080808"
    )
    port map (
      I0 => txresetdone_reg2,
      I1 => rxresetdone_reg2,
      I2 => phystatus_reg2,
      I3 => p_0_in7_in,
      I4 => p_1_in8_in,
      O => \n_0_fsm[0]_i_7__1\
    );
\fsm[0]_i_8__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFCBBBBCCFC8888"
    )
    port map (
      I0 => drp_done_reg2,
      I1 => \^out0\(4),
      I2 => mmcm_lock_reg2,
      I3 => rxpmaresetdone_reg2,
      I4 => \^out0\(3),
      I5 => \n_0_fsm[3]_i_9__1\,
      O => \n_0_fsm[0]_i_8__1\
    );
\fsm[0]_i_9__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5F5050503F3F3F3F"
    )
    port map (
      I0 => txsync_done_reg2,
      I1 => rxpmaresetdone_reg2,
      I2 => \^out0\(4),
      I3 => fsm2,
      I4 => rst_idle_reg2,
      I5 => \^out0\(3),
      O => \n_0_fsm[0]_i_9__1\
    );
\fsm[1]_i_10__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FFFF45FF45FF"
    )
    port map (
      I0 => rate_in_reg2(1),
      I1 => rate_in_reg2(0),
      I2 => n_0_gen3_exit_reg,
      I3 => \^out0\(4),
      I4 => drp_done_reg2,
      I5 => \^out0\(3),
      O => \n_0_fsm[1]_i_10__1\
    );
\fsm[1]_i_11__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBFFFFF00000000"
    )
    port map (
      I0 => \^out0\(4),
      I1 => drp_done_reg2,
      I2 => pll_lock,
      I3 => rst_idle_reg2,
      I4 => \^out0\(3),
      I5 => \^out0\(1),
      O => \n_0_fsm[1]_i_11__1\
    );
\fsm[1]_i_12__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3044"
    )
    port map (
      I0 => resetovrd_done_reg2,
      I1 => \^out0\(4),
      I2 => drp_done_reg2,
      I3 => \^out0\(3),
      O => \n_0_fsm[1]_i_12__1\
    );
\fsm[1]_i_13__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000FFFF80000000"
    )
    port map (
      I0 => txdata_wait_cnt_reg(3),
      I1 => txdata_wait_cnt_reg(1),
      I2 => txdata_wait_cnt_reg(0),
      I3 => txdata_wait_cnt_reg(2),
      I4 => \^out0\(3),
      I5 => drp_done_reg2,
      O => \n_0_fsm[1]_i_13__1\
    );
\fsm[1]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00BABAFF008A8A"
    )
    port map (
      I0 => \n_0_fsm[1]_i_2__5\,
      I1 => \n_0_fsm[1]_i_3__6\,
      I2 => rst_idle_reg2,
      I3 => \n_0_fsm_reg[1]_i_4__1\,
      I4 => \^out0\(2),
      I5 => \n_0_fsm[1]_i_5__1\,
      O => \n_0_fsm[1]_i_1__1\
    );
\fsm[1]_i_2__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8BBBB88888888"
    )
    port map (
      I0 => \n_0_fsm[1]_i_6__1\,
      I1 => \^out0\(0),
      I2 => \^out0\(4),
      I3 => \n_0_fsm[3]_i_8__1\,
      I4 => \^out0\(3),
      I5 => \^out0\(1),
      O => \n_0_fsm[1]_i_2__5\
    );
\fsm[1]_i_3__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => rate_in_reg2(0),
      I1 => rate_in_reg2(1),
      O => \n_0_fsm[1]_i_3__6\
    );
\fsm[1]_i_5__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => \n_0_fsm[1]_i_9__1\,
      I1 => \^out0\(1),
      I2 => \n_0_fsm[1]_i_10__1\,
      I3 => \^out0\(0),
      I4 => \n_0_fsm[1]_i_11__1\,
      O => \n_0_fsm[1]_i_5__1\
    );
\fsm[1]_i_6__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"77007733FCFF30FF"
    )
    port map (
      I0 => txsync_done_reg2,
      I1 => \^out0\(1),
      I2 => \n_0_fsm[3]_i_6__1\,
      I3 => \^out0\(4),
      I4 => drp_done_reg2,
      I5 => \^out0\(3),
      O => \n_0_fsm[1]_i_6__1\
    );
\fsm[1]_i_7__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5DFD0000"
    )
    port map (
      I0 => \^out0\(3),
      I1 => \n_0_fsm[3]_i_6__1\,
      I2 => \^out0\(4),
      I3 => rxsync_done_reg2,
      I4 => \^out0\(1),
      O => \n_0_fsm[1]_i_7__1\
    );
\fsm[1]_i_8__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
    port map (
      I0 => \n_0_fsm[1]_i_12__1\,
      I1 => \^out0\(1),
      I2 => \^out0\(3),
      I3 => rxsync_done_reg2,
      I4 => \^out0\(4),
      I5 => \n_0_fsm[1]_i_13__1\,
      O => \n_0_fsm[1]_i_8__1\
    );
\fsm[1]_i_9__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5050C0CF"
    )
    port map (
      I0 => txsync_done_reg2,
      I1 => drp_done_reg2,
      I2 => \^out0\(4),
      I3 => pll_lock,
      I4 => \^out0\(3),
      O => \n_0_fsm[1]_i_9__1\
    );
\fsm[2]_i_10__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
    port map (
      I0 => cplllock_reg2,
      I1 => rate_in_reg2(0),
      I2 => rate_in_reg2(1),
      I3 => qplllock_reg2,
      O => pll_lock
    );
\fsm[2]_i_4__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2A200A2"
    )
    port map (
      I0 => \n_0_fsm[2]_i_8__1\,
      I1 => rate_in_reg1(1),
      I2 => rate_in_reg1(0),
      I3 => rate_in_reg2(1),
      I4 => rate_in_reg2(0),
      O => \n_0_fsm[2]_i_4__1\
    );
\fsm[2]_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A0A0AFF0F0C0C0"
    )
    port map (
      I0 => \n_0_fsm[2]_i_9__1\,
      I1 => pll_lock,
      I2 => \^out0\(1),
      I3 => \n_0_fsm[3]_i_6__1\,
      I4 => \^out0\(3),
      I5 => \^out0\(4),
      O => \n_0_fsm[2]_i_5__1\
    );
\fsm[2]_i_6__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50FFCFFF"
    )
    port map (
      I0 => rxsync_done_reg2,
      I1 => \n_0_fsm[3]_i_6__1\,
      I2 => \^out0\(1),
      I3 => \^out0\(3),
      I4 => \^out0\(4),
      O => \n_0_fsm[2]_i_6__1\
    );
\fsm[2]_i_7__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FCF500F0FCF5F0F"
    )
    port map (
      I0 => resetovrd_done_reg2,
      I1 => drp_done_reg2,
      I2 => \^out0\(1),
      I3 => \^out0\(4),
      I4 => \^out0\(3),
      I5 => fsm1,
      O => \n_0_fsm[2]_i_7__1\
    );
\fsm[2]_i_8__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
    port map (
      I0 => \^out0\(4),
      I1 => \n_0_fsm[3]_i_9__1\,
      I2 => \^out0\(3),
      I3 => \^out0\(1),
      O => \n_0_fsm[2]_i_8__1\
    );
\fsm[2]_i_9__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
    port map (
      I0 => txsync_done_reg2,
      I1 => \^out0\(3),
      I2 => drp_done_reg2,
      O => \n_0_fsm[2]_i_9__1\
    );
\fsm[3]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_fsm[3]_i_2__2\,
      I1 => \n_0_fsm[3]_i_3__1\,
      I2 => \^out0\(2),
      I3 => \^out0\(3),
      I4 => \^out0\(0),
      I5 => \n_0_fsm[3]_i_4__1\,
      O => \n_0_fsm[3]_i_1__1\
    );
\fsm[3]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FCF0FCFAFF0A0F0"
    )
    port map (
      I0 => resetovrd_done_reg2,
      I1 => drp_done_reg2,
      I2 => \^out0\(1),
      I3 => \^out0\(4),
      I4 => fsm1,
      I5 => \^out0\(3),
      O => \n_0_fsm[3]_i_2__2\
    );
\fsm[3]_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5000CF00"
    )
    port map (
      I0 => rxsync_done_reg2,
      I1 => \n_0_fsm[3]_i_6__1\,
      I2 => \^out0\(1),
      I3 => \^out0\(3),
      I4 => \^out0\(4),
      O => \n_0_fsm[3]_i_3__1\
    );
\fsm[3]_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCFFFCF00050000"
    )
    port map (
      I0 => fsm25_out,
      I1 => \n_0_fsm[3]_i_8__1\,
      I2 => \^out0\(1),
      I3 => \^out0\(4),
      I4 => \n_0_fsm[3]_i_9__1\,
      I5 => \^out0\(3),
      O => \n_0_fsm[3]_i_4__1\
    );
\fsm[3]_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFF2F2F2"
    )
    port map (
      I0 => rate_in_reg2(1),
      I1 => rate_in_reg2(0),
      I2 => n_0_gen3_exit_reg,
      I3 => p_1_in8_in,
      I4 => p_0_in7_in,
      I5 => n_0_ratedone_reg,
      O => fsm1
    );
\fsm[3]_i_6__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0D"
    )
    port map (
      I0 => n_0_gen3_exit_reg,
      I1 => rate_in_reg2(0),
      I2 => rate_in_reg2(1),
      O => \n_0_fsm[3]_i_6__1\
    );
\fsm[3]_i_7__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
    port map (
      I0 => rate_in_reg2(0),
      I1 => rate_in_reg2(1),
      I2 => rate_in_reg1(0),
      I3 => rate_in_reg1(1),
      O => fsm25_out
    );
\fsm[3]_i_8__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABBBFBBFFFFFFFF"
    )
    port map (
      I0 => rst_idle_reg2,
      I1 => cplllock_reg2,
      I2 => rate_in_reg2(0),
      I3 => rate_in_reg2(1),
      I4 => qplllock_reg2,
      I5 => drp_done_reg2,
      O => \n_0_fsm[3]_i_8__1\
    );
\fsm[3]_i_9__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
    port map (
      I0 => rate_in_reg2(0),
      I1 => rate_in_reg1(0),
      I2 => rate_in_reg2(1),
      I3 => rate_in_reg1(1),
      O => \n_0_fsm[3]_i_9__1\
    );
\fsm[4]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_fsm[4]_i_2__1\,
      I1 => \^out0\(2),
      I2 => \^out0\(4),
      O => \n_0_fsm[4]_i_1__1\
    );
\fsm[4]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"30CC7400FCFF3000"
    )
    port map (
      I0 => drp_done_reg2,
      I1 => \^out0\(0),
      I2 => \n_0_fsm[4]_i_3__1\,
      I3 => \^out0\(1),
      I4 => \^out0\(4),
      I5 => \^out0\(3),
      O => \n_0_fsm[4]_i_2__1\
    );
\fsm[4]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7C4C7C7C7C4C7C4C"
    )
    port map (
      I0 => rxsync_done_reg2,
      I1 => \^out0\(4),
      I2 => \^out0\(3),
      I3 => rate_in_reg2(1),
      I4 => rate_in_reg2(0),
      I5 => n_0_gen3_exit_reg,
      O => \n_0_fsm[4]_i_3__1\
    );
\fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => '1',
      D => \n_0_fsm[0]_i_1__1\,
      Q => \^out0\(0),
      S => \p_0_in__0\
    );
\fsm_reg[0]_i_5__1\: unisim.vcomponents.MUXF7
    port map (
      I0 => \n_0_fsm[0]_i_8__1\,
      I1 => \n_0_fsm[0]_i_9__1\,
      O => \n_0_fsm_reg[0]_i_5__1\,
      S => \^out0\(1)
    );
\fsm_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => '1',
      D => \n_0_fsm[1]_i_1__1\,
      Q => \^out0\(1),
      S => \p_0_in__0\
    );
\fsm_reg[1]_i_4__1\: unisim.vcomponents.MUXF7
    port map (
      I0 => \n_0_fsm[1]_i_7__1\,
      I1 => \n_0_fsm[1]_i_8__1\,
      O => \n_0_fsm_reg[1]_i_4__1\,
      S => \^out0\(0)
    );
\fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => '1',
      D => \n_0_fsm_reg[2]_i_1__1\,
      Q => \^out0\(2),
      R => \p_0_in__0\
    );
\fsm_reg[2]_i_1__1\: unisim.vcomponents.MUXF8
    port map (
      I0 => \n_0_fsm_reg[2]_i_2__1\,
      I1 => \n_0_fsm_reg[2]_i_3__1\,
      O => \n_0_fsm_reg[2]_i_1__1\,
      S => \^out0\(2)
    );
\fsm_reg[2]_i_2__1\: unisim.vcomponents.MUXF7
    port map (
      I0 => \n_0_fsm[2]_i_4__1\,
      I1 => \n_0_fsm[2]_i_5__1\,
      O => \n_0_fsm_reg[2]_i_2__1\,
      S => \^out0\(0)
    );
\fsm_reg[2]_i_3__1\: unisim.vcomponents.MUXF7
    port map (
      I0 => \n_0_fsm[2]_i_6__1\,
      I1 => \n_0_fsm[2]_i_7__1\,
      O => \n_0_fsm_reg[2]_i_3__1\,
      S => \^out0\(0)
    );
\fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => '1',
      D => \n_0_fsm[3]_i_1__1\,
      Q => \^out0\(3),
      R => \p_0_in__0\
    );
\fsm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => '1',
      D => \n_0_fsm[4]_i_1__1\,
      Q => \^out0\(4),
      R => \p_0_in__0\
    );
\gen3_exit_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FF0400"
    )
    port map (
      I0 => rate_in_reg2(0),
      I1 => rate_in_reg2(1),
      I2 => \^out0\(4),
      I3 => \n_0_gen3_exit_i_2__1\,
      I4 => n_0_gen3_exit_reg,
      O => \n_0_gen3_exit_i_1__1\
    );
\gen3_exit_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8080000000000100"
    )
    port map (
      I0 => \^out0\(2),
      I1 => \^out0\(1),
      I2 => \^out0\(3),
      I3 => \n_0_fsm[3]_i_9__1\,
      I4 => \^out0\(4),
      I5 => \^out0\(0),
      O => \n_0_gen3_exit_i_2__1\
    );
gen3_exit_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => '1',
      D => \n_0_gen3_exit_i_1__1\,
      Q => n_0_gen3_exit_reg,
      R => \p_0_in__0\
    );
\gen3_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F222FFF20222000"
    )
    port map (
      I0 => \n_0_gen3_i_2__1\,
      I1 => \^out0\(4),
      I2 => \n_0_gen3_i_3__1\,
      I3 => \^out0\(2),
      I4 => \n_0_txdata_wait_cnt[3]_i_2__1\,
      I5 => \^p_98_out\,
      O => \n_0_gen3_i_1__1\
    );
\gen3_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => rate_in_reg2(1),
      I1 => rate_in_reg2(0),
      O => \n_0_gen3_i_2__1\
    );
\gen3_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => \^out0\(1),
      I1 => \^out0\(3),
      I2 => \^out0\(4),
      I3 => \^out0\(0),
      O => \n_0_gen3_i_3__1\
    );
gen3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => '1',
      D => \n_0_gen3_i_1__1\,
      Q => \^p_98_out\,
      R => \p_0_in__0\
    );
\gth_channel.gthe2_channel_i_i_6__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \^p_98_out\,
      O => O1
    );
mmcm_lock_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => I3,
      Q => mmcm_lock_reg1,
      R => \p_0_in__0\
    );
mmcm_lock_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => mmcm_lock_reg1,
      Q => mmcm_lock_reg2,
      R => \p_0_in__0\
    );
\pclk_sel_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"06FF0600"
    )
    port map (
      I0 => rate_in_reg2(1),
      I1 => rate_in_reg2(0),
      I2 => \^out0\(4),
      I3 => \n_0_pclk_sel_i_2__1\,
      I4 => \^user_pclk_sel\,
      O => \n_0_pclk_sel_i_1__1\
    );
\pclk_sel_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80100080"
    )
    port map (
      I0 => \^out0\(2),
      I1 => \^out0\(1),
      I2 => \^out0\(3),
      I3 => \^out0\(4),
      I4 => \^out0\(0),
      O => \n_0_pclk_sel_i_2__1\
    );
pclk_sel_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => '1',
      D => \n_0_pclk_sel_i_1__1\,
      Q => \^user_pclk_sel\,
      R => \p_0_in__0\
    );
\phystatus_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20232020"
    )
    port map (
      I0 => \n_0_txratedone_i_2__1\,
      I1 => I4,
      I2 => phystatus_reg2,
      I3 => \n_0_txratedone_i_3__1\,
      I4 => n_0_phystatus_reg,
      O => \n_0_phystatus_i_1__1\
    );
phystatus_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => '1',
      D => \n_0_phystatus_i_1__1\,
      Q => n_0_phystatus_reg,
      R => '0'
    );
phystatus_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => RATE_PHYSTATUS,
      Q => phystatus_reg1,
      R => \p_0_in__0\
    );
phystatus_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => phystatus_reg1,
      Q => phystatus_reg2,
      R => \p_0_in__0\
    );
pipe_rate_idle_INST_0_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
    port map (
      I0 => \^out0\(0),
      I1 => \^out0\(4),
      I2 => \^out0\(3),
      I3 => \^out0\(1),
      I4 => \^out0\(2),
      O => D(0)
    );
qplllock_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => RATE_QPLLLOCK,
      Q => qplllock_reg1,
      R => \p_0_in__0\
    );
qplllock_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => qplllock_reg1,
      Q => qplllock_reg2,
      R => \p_0_in__0\
    );
\qpllpd_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"008AFFFF008A0000"
    )
    port map (
      I0 => \^out0\(4),
      I1 => rate_in_reg2(0),
      I2 => rate_in_reg2(1),
      I3 => \^out0\(2),
      I4 => \n_0_cpllpd_i_2__1\,
      I5 => \^o2\(0),
      O => \n_0_qpllpd_i_1__2\
    );
qpllpd_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => '1',
      D => \n_0_qpllpd_i_1__2\,
      Q => \^o2\(0),
      R => \p_0_in__0\
    );
\qpllreset_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"008AFFFF008A0000"
    )
    port map (
      I0 => \^out0\(4),
      I1 => rate_in_reg2(0),
      I2 => rate_in_reg2(1),
      I3 => \^out0\(2),
      I4 => \n_0_cpllreset_i_2__2\,
      I5 => \^o3\(0),
      O => \n_0_qpllreset_i_1__2\
    );
qpllreset_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => '1',
      D => \n_0_qpllreset_i_1__2\,
      Q => \^o3\(0),
      R => \p_0_in__0\
    );
\rate_done_reg1_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00400000"
    )
    port map (
      I0 => \^out0\(0),
      I1 => \^out0\(4),
      I2 => \^out0\(3),
      I3 => \^out0\(1),
      I4 => \^out0\(2),
      O => USER_RATE_DONE
    );
\rate_in_reg1_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => PIPETXRATE(0),
      Q => rate_in_reg1(0),
      R => \p_0_in__0\
    );
\rate_in_reg1_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => PIPETXRATE(1),
      Q => rate_in_reg1(1),
      R => \p_0_in__0\
    );
\rate_in_reg2_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => rate_in_reg1(0),
      Q => rate_in_reg2(0),
      R => \p_0_in__0\
    );
\rate_in_reg2_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => rate_in_reg1(1),
      Q => rate_in_reg2(1),
      R => \p_0_in__0\
    );
\rate_out[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0700FFFF07000000"
    )
    port map (
      I0 => \^out0\(4),
      I1 => \^out0\(3),
      I2 => rate_in_reg2(1),
      I3 => rate_in_reg2(0),
      I4 => \n_0_rate_out[2]_i_2__1\,
      I5 => \^rxrate\(0),
      O => \n_0_rate_out[0]_i_1__1\
    );
\rate_out[1]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => \n_0_rate_out[2]_i_2__1\,
      I1 => \^rxrate\(1),
      O => \n_0_rate_out[1]_i_1__1\
    );
\rate_out[2]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => \n_0_rate_out[2]_i_2__1\,
      I1 => \^rxrate\(2),
      O => \n_0_rate_out[2]_i_1__1\
    );
\rate_out[2]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8810110000000000"
    )
    port map (
      I0 => \^out0\(2),
      I1 => \^out0\(1),
      I2 => txpmareset0,
      I3 => \^out0\(4),
      I4 => \^out0\(3),
      I5 => \^out0\(0),
      O => \n_0_rate_out[2]_i_2__1\
    );
\rate_out[2]_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
    port map (
      I0 => rate_in_reg2(0),
      I1 => rate_in_reg2(1),
      I2 => n_0_gen3_exit_reg,
      O => txpmareset0
    );
\rate_out_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => '1',
      D => \n_0_rate_out[0]_i_1__1\,
      Q => \^rxrate\(0),
      R => \p_0_in__0\
    );
\rate_out_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => '1',
      D => \n_0_rate_out[1]_i_1__1\,
      Q => \^rxrate\(1),
      R => \p_0_in__0\
    );
\rate_out_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => '1',
      D => \n_0_rate_out[2]_i_1__1\,
      Q => \^rxrate\(2),
      R => \p_0_in__0\
    );
\rate_rxsync_reg1_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20008000"
    )
    port map (
      I0 => \^out0\(2),
      I1 => \^out0\(1),
      I2 => \^out0\(3),
      I3 => \^out0\(4),
      I4 => \^out0\(0),
      O => USER_RATE_RXSYNC
    );
\ratedone_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20232020"
    )
    port map (
      I0 => \n_0_txratedone_i_2__1\,
      I1 => I4,
      I2 => ratedone0,
      I3 => \n_0_txratedone_i_3__1\,
      I4 => n_0_ratedone_reg,
      O => \n_0_ratedone_i_1__1\
    );
\ratedone_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => n_0_phystatus_reg,
      I1 => n_0_rxratedone_reg,
      I2 => n_0_txratedone_reg,
      O => ratedone0
    );
ratedone_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => '1',
      D => \n_0_ratedone_i_1__1\,
      Q => n_0_ratedone_reg,
      R => '0'
    );
resetovrd_done_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => RATE_RESETOVRD_DONE,
      Q => resetovrd_done_reg1,
      R => \p_0_in__0\
    );
resetovrd_done_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => resetovrd_done_reg1,
      Q => resetovrd_done_reg2,
      R => \p_0_in__0\
    );
\resetovrd_start_reg1_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
    port map (
      I0 => \^out0\(0),
      I1 => \^out0\(3),
      I2 => \^out0\(4),
      I3 => \^out0\(1),
      I4 => \^out0\(2),
      O => USER_RESETOVRD_START
    );
rst_idle_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => \out\(0),
      Q => rst_idle_reg1,
      R => \p_0_in__0\
    );
rst_idle_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => rst_idle_reg1,
      Q => rst_idle_reg2,
      R => \p_0_in__0\
    );
\rxpmareset_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AEFFFF00AE0000"
    )
    port map (
      I0 => n_0_gen3_exit_reg,
      I1 => rate_in_reg2(1),
      I2 => rate_in_reg2(0),
      I3 => \^out0\(3),
      I4 => \n_0_txpmareset_i_2__1\,
      I5 => \^p_0_in19_in\,
      O => \n_0_rxpmareset_i_1__1\
    );
rxpmareset_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => '1',
      D => \n_0_rxpmareset_i_1__1\,
      Q => \^p_0_in19_in\,
      R => \p_0_in__0\
    );
rxpmaresetdone_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => pipe_rxpmaresetdone(0),
      Q => rxpmaresetdone_reg1,
      R => \p_0_in__0\
    );
rxpmaresetdone_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => rxpmaresetdone_reg1,
      Q => rxpmaresetdone_reg2,
      R => \p_0_in__0\
    );
\rxratedone_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20232020"
    )
    port map (
      I0 => \n_0_txratedone_i_2__1\,
      I1 => I4,
      I2 => rxratedone_reg2,
      I3 => \n_0_txratedone_i_3__1\,
      I4 => n_0_rxratedone_reg,
      O => \n_0_rxratedone_i_1__1\
    );
rxratedone_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => '1',
      D => \n_0_rxratedone_i_1__1\,
      Q => n_0_rxratedone_reg,
      R => '0'
    );
rxratedone_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => RATE_RXRATEDONE,
      Q => rxratedone_reg1,
      R => \p_0_in__0\
    );
rxratedone_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => rxratedone_reg1,
      Q => rxratedone_reg2,
      R => \p_0_in__0\
    );
rxresetdone_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => USER_RXRESETDONE,
      Q => rxresetdone_reg1,
      R => \p_0_in__0\
    );
rxresetdone_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => rxresetdone_reg1,
      Q => rxresetdone_reg2,
      R => \p_0_in__0\
    );
rxsync_done_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => SYNC_RXDLYEN,
      Q => rxsync_done_reg1,
      R => \p_0_in__0\
    );
rxsync_done_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => rxsync_done_reg1,
      Q => rxsync_done_reg2,
      R => \p_0_in__0\
    );
\rxsync_start_reg1_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
    port map (
      I0 => \^out0\(0),
      I1 => \^out0\(4),
      I2 => \^out0\(3),
      I3 => \^out0\(1),
      I4 => \^out0\(2),
      O => SYNC_RXSYNC_START
    );
\sysclksel[0]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FF0400"
    )
    port map (
      I0 => rate_in_reg2(0),
      I1 => rate_in_reg2(1),
      I2 => \^out0\(4),
      I3 => \n_0_sysclksel[1]_i_2__1\,
      I4 => \^rxsysclksel\(0),
      O => \n_0_sysclksel[0]_i_1__1\
    );
\sysclksel[1]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => \n_0_sysclksel[1]_i_2__1\,
      I1 => \^rxsysclksel\(1),
      O => \n_0_sysclksel[1]_i_1__1\
    );
\sysclksel[1]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"82000000"
    )
    port map (
      I0 => \^out0\(0),
      I1 => \^out0\(3),
      I2 => \^out0\(4),
      I3 => \^out0\(1),
      I4 => \^out0\(2),
      O => \n_0_sysclksel[1]_i_2__1\
    );
\sysclksel_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => '1',
      D => \n_0_sysclksel[0]_i_1__1\,
      Q => \^rxsysclksel\(0),
      R => \p_0_in__0\
    );
\sysclksel_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => '1',
      D => \n_0_sysclksel[1]_i_1__1\,
      Q => \^rxsysclksel\(1),
      R => \p_0_in__0\
    );
\txdata_wait_cnt[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8088008800880088"
    )
    port map (
      I0 => \^out0\(2),
      I1 => \n_0_txdata_wait_cnt[3]_i_2__1\,
      I2 => txdata_wait_cnt_reg(1),
      I3 => txdata_wait_cnt_reg(0),
      I4 => txdata_wait_cnt_reg(2),
      I5 => txdata_wait_cnt_reg(3),
      O => \p_0_in__0_1\(0)
    );
\txdata_wait_cnt[1]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8880088008800880"
    )
    port map (
      I0 => \^out0\(2),
      I1 => \n_0_txdata_wait_cnt[3]_i_2__1\,
      I2 => txdata_wait_cnt_reg(1),
      I3 => txdata_wait_cnt_reg(0),
      I4 => txdata_wait_cnt_reg(2),
      I5 => txdata_wait_cnt_reg(3),
      O => \p_0_in__0_1\(1)
    );
\txdata_wait_cnt[2]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888800008888000"
    )
    port map (
      I0 => \^out0\(2),
      I1 => \n_0_txdata_wait_cnt[3]_i_2__1\,
      I2 => txdata_wait_cnt_reg(1),
      I3 => txdata_wait_cnt_reg(0),
      I4 => txdata_wait_cnt_reg(2),
      I5 => txdata_wait_cnt_reg(3),
      O => \p_0_in__0_1\(2)
    );
\txdata_wait_cnt[3]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888880000000"
    )
    port map (
      I0 => \^out0\(2),
      I1 => \n_0_txdata_wait_cnt[3]_i_2__1\,
      I2 => txdata_wait_cnt_reg(1),
      I3 => txdata_wait_cnt_reg(0),
      I4 => txdata_wait_cnt_reg(2),
      I5 => txdata_wait_cnt_reg(3),
      O => \p_0_in__0_1\(3)
    );
\txdata_wait_cnt[3]_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
    port map (
      I0 => \^out0\(1),
      I1 => \^out0\(3),
      I2 => \^out0\(4),
      I3 => \^out0\(0),
      O => \n_0_txdata_wait_cnt[3]_i_2__1\
    );
\txdata_wait_cnt_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => '1',
      D => \p_0_in__0_1\(0),
      Q => txdata_wait_cnt_reg(0),
      R => \p_0_in__0\
    );
\txdata_wait_cnt_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => '1',
      D => \p_0_in__0_1\(1),
      Q => txdata_wait_cnt_reg(1),
      R => \p_0_in__0\
    );
\txdata_wait_cnt_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => '1',
      D => \p_0_in__0_1\(2),
      Q => txdata_wait_cnt_reg(2),
      R => \p_0_in__0\
    );
\txdata_wait_cnt_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => '1',
      D => \p_0_in__0_1\(3),
      Q => txdata_wait_cnt_reg(3),
      R => \p_0_in__0\
    );
\txpmareset_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AEFFFF00AE0000"
    )
    port map (
      I0 => n_0_gen3_exit_reg,
      I1 => rate_in_reg2(1),
      I2 => rate_in_reg2(0),
      I3 => \^out0\(3),
      I4 => \n_0_txpmareset_i_2__1\,
      I5 => \^gt_txpmareset024_out\,
      O => \n_0_txpmareset_i_1__1\
    );
\txpmareset_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80400008"
    )
    port map (
      I0 => \^out0\(2),
      I1 => \^out0\(1),
      I2 => \^out0\(3),
      I3 => \^out0\(4),
      I4 => \^out0\(0),
      O => \n_0_txpmareset_i_2__1\
    );
txpmareset_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => '1',
      D => \n_0_txpmareset_i_1__1\,
      Q => \^gt_txpmareset024_out\,
      R => \p_0_in__0\
    );
\txratedone_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20232020"
    )
    port map (
      I0 => \n_0_txratedone_i_2__1\,
      I1 => I4,
      I2 => txratedone_reg2,
      I3 => \n_0_txratedone_i_3__1\,
      I4 => n_0_txratedone_reg,
      O => \n_0_txratedone_i_1__1\
    );
\txratedone_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
    port map (
      I0 => \^out0\(0),
      I1 => \^out0\(3),
      I2 => \^out0\(4),
      I3 => \^out0\(1),
      I4 => \^out0\(2),
      O => \n_0_txratedone_i_2__1\
    );
\txratedone_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF7FFFF"
    )
    port map (
      I0 => \^out0\(0),
      I1 => \^out0\(4),
      I2 => \^out0\(3),
      I3 => \^out0\(1),
      I4 => \^out0\(2),
      O => \n_0_txratedone_i_3__1\
    );
txratedone_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => '1',
      D => \n_0_txratedone_i_1__1\,
      Q => n_0_txratedone_reg,
      R => '0'
    );
txratedone_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => RATE_TXRATEDONE,
      Q => txratedone_reg1,
      R => \p_0_in__0\
    );
txratedone_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => txratedone_reg1,
      Q => txratedone_reg2,
      R => \p_0_in__0\
    );
txresetdone_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => USER_TXRESETDONE,
      Q => txresetdone_reg1,
      R => \p_0_in__0\
    );
txresetdone_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => txresetdone_reg1,
      Q => txresetdone_reg2,
      R => \p_0_in__0\
    );
txsync_done_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => RATE_TXSYNC_DONE,
      Q => txsync_done_reg1,
      R => \p_0_in__0\
    );
txsync_done_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => txsync_done_reg1,
      Q => txsync_done_reg2,
      R => \p_0_in__0\
    );
\txsync_start_reg1_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00004000"
    )
    port map (
      I0 => \^out0\(2),
      I1 => \^out0\(1),
      I2 => \^out0\(3),
      I3 => \^out0\(4),
      I4 => \^out0\(0),
      I5 => \out\(1),
      O => SYNC_TXSYNC_START
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_7x_0_pcie3_7x_0_pipe_reset is
  port (
    rst_cpllpd : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    pipe_rst_fsm : out STD_LOGIC_VECTOR ( 3 downto 0 );
    DRP_X16X20_MODE0 : out STD_LOGIC;
    DRP_X16X20_MODE060_out : out STD_LOGIC;
    DRP_X16X20_MODE040_out : out STD_LOGIC;
    DRP_X16X20_MODE062_out : out STD_LOGIC;
    DRP_X16033_out : out STD_LOGIC;
    DRP_X16058_out : out STD_LOGIC;
    DRP_X16038_out : out STD_LOGIC;
    DRP_X160 : out STD_LOGIC;
    DRP_START031_out : out STD_LOGIC;
    DRP_START056_out : out STD_LOGIC;
    DRP_START036_out : out STD_LOGIC;
    DRP_START0 : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    RST_RXUSRCLK_RESET : out STD_LOGIC;
    RST_DCLK_RESET : out STD_LOGIC;
    O1 : out STD_LOGIC;
    \p_0_in__0\ : out STD_LOGIC;
    rst_userrdy : out STD_LOGIC;
    rst_gtreset : out STD_LOGIC;
    p_0_in34_in : in STD_LOGIC;
    p_0_in59_in : in STD_LOGIC;
    p_0_in39_in : in STD_LOGIC;
    p_0_in61_in : in STD_LOGIC;
    p_0_in32_in : in STD_LOGIC;
    p_0_in57_in : in STD_LOGIC;
    p_0_in37_in : in STD_LOGIC;
    p_0_in5_in : in STD_LOGIC;
    p_0_in30_in : in STD_LOGIC;
    p_0_in55_in : in STD_LOGIC;
    p_0_in35_in : in STD_LOGIC;
    p_0_in4_in : in STD_LOGIC;
    I1 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    RST_RESETDONE : in STD_LOGIC_VECTOR ( 3 downto 0 );
    D : in STD_LOGIC_VECTOR ( 3 downto 0 );
    RST_RATE_IDLE : in STD_LOGIC_VECTOR ( 3 downto 0 );
    RST_DRP_DONE : in STD_LOGIC_VECTOR ( 3 downto 0 );
    pipe_rxpmaresetdone : in STD_LOGIC_VECTOR ( 3 downto 0 );
    RST_PHYSTATUS : in STD_LOGIC_VECTOR ( 3 downto 0 );
    RST_TXSYNC_DONE : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I3 : in STD_LOGIC;
    pipe_qrst_idle : in STD_LOGIC;
    RST_RXCDRLOCK : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I4 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_7x_0_pcie3_7x_0_pipe_reset : entity is "pcie3_7x_0_pipe_reset";
end pcie3_7x_0_pcie3_7x_0_pipe_reset;

architecture STRUCTURE of pcie3_7x_0_pcie3_7x_0_pipe_reset is
  signal \^o1\ : STD_LOGIC;
  signal RST_DRP_START0 : STD_LOGIC;
  signal RST_DRP_X16X20_MODE0 : STD_LOGIC;
  signal \^sr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \cfg_wait_cnt_reg__0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal cplllock_reg1 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal cplllock_reg2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal dclk_rst_reg1 : STD_LOGIC;
  signal dclk_rst_reg2 : STD_LOGIC;
  signal drp_done_reg1 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal drp_done_reg2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal fsm2 : STD_LOGIC;
  signal fsm23_out : STD_LOGIC;
  signal mmcm_lock_reg1 : STD_LOGIC;
  signal mmcm_lock_reg2 : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm[0]_i_1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm[0]_i_2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm[0]_i_3\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm[10]_i_1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm[10]_i_2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm[11]_i_1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm[11]_i_2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm[12]_i_1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm[12]_i_2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm[12]_i_3\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm[12]_i_4\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm[13]_i_1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm[13]_i_2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm[14]_i_1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm[15]_i_1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm[15]_i_2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm[15]_i_4\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm[16]_i_1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm[16]_i_2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm[17]_i_1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm[17]_i_2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm[17]_i_3\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm[1]_i_1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm[1]_i_2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm[3]_i_1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm[3]_i_2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm[3]_i_3\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm[4]_i_1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm[4]_i_3__3\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm[5]_i_1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm[5]_i_2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm[6]_i_1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm[6]_i_2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm[7]_i_1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm[7]_i_2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm[8]_i_1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm[9]_i_1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm[9]_i_2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm[9]_i_3\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm_reg[0]\ : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \n_0_FSM_onehot_fsm_reg[0]\ : signal is "yes";
  signal \n_0_FSM_onehot_fsm_reg[10]\ : STD_LOGIC;
  attribute RTL_KEEP of \n_0_FSM_onehot_fsm_reg[10]\ : signal is "yes";
  signal \n_0_FSM_onehot_fsm_reg[11]\ : STD_LOGIC;
  attribute RTL_KEEP of \n_0_FSM_onehot_fsm_reg[11]\ : signal is "yes";
  signal \n_0_FSM_onehot_fsm_reg[12]\ : STD_LOGIC;
  attribute RTL_KEEP of \n_0_FSM_onehot_fsm_reg[12]\ : signal is "yes";
  signal \n_0_FSM_onehot_fsm_reg[13]\ : STD_LOGIC;
  attribute RTL_KEEP of \n_0_FSM_onehot_fsm_reg[13]\ : signal is "yes";
  signal \n_0_FSM_onehot_fsm_reg[14]\ : STD_LOGIC;
  attribute RTL_KEEP of \n_0_FSM_onehot_fsm_reg[14]\ : signal is "yes";
  signal \n_0_FSM_onehot_fsm_reg[15]\ : STD_LOGIC;
  attribute RTL_KEEP of \n_0_FSM_onehot_fsm_reg[15]\ : signal is "yes";
  signal \n_0_FSM_onehot_fsm_reg[1]\ : STD_LOGIC;
  attribute RTL_KEEP of \n_0_FSM_onehot_fsm_reg[1]\ : signal is "yes";
  signal \n_0_FSM_onehot_fsm_reg[2]\ : STD_LOGIC;
  attribute RTL_KEEP of \n_0_FSM_onehot_fsm_reg[2]\ : signal is "yes";
  signal \n_0_FSM_onehot_fsm_reg[4]\ : STD_LOGIC;
  attribute RTL_KEEP of \n_0_FSM_onehot_fsm_reg[4]\ : signal is "yes";
  signal \n_0_FSM_onehot_fsm_reg[5]\ : STD_LOGIC;
  attribute RTL_KEEP of \n_0_FSM_onehot_fsm_reg[5]\ : signal is "yes";
  signal \n_0_FSM_onehot_fsm_reg[6]\ : STD_LOGIC;
  attribute RTL_KEEP of \n_0_FSM_onehot_fsm_reg[6]\ : signal is "yes";
  signal \n_0_FSM_onehot_fsm_reg[7]\ : STD_LOGIC;
  attribute RTL_KEEP of \n_0_FSM_onehot_fsm_reg[7]\ : signal is "yes";
  signal \n_0_FSM_onehot_fsm_reg[8]\ : STD_LOGIC;
  attribute RTL_KEEP of \n_0_FSM_onehot_fsm_reg[8]\ : signal is "yes";
  signal \n_0_FSM_onehot_fsm_reg[9]\ : STD_LOGIC;
  attribute RTL_KEEP of \n_0_FSM_onehot_fsm_reg[9]\ : signal is "yes";
  signal \n_0_cfg_wait_cnt[3]_i_2\ : STD_LOGIC;
  signal \n_0_cfg_wait_cnt[5]_i_2\ : STD_LOGIC;
  signal \n_0_cpllpd_i_1__3\ : STD_LOGIC;
  signal n_0_cpllreset_i_1 : STD_LOGIC;
  signal n_0_cpllreset_i_2 : STD_LOGIC;
  signal n_0_cpllreset_rep_i_1 : STD_LOGIC;
  signal n_0_gtreset_i_1 : STD_LOGIC;
  signal n_0_gtreset_i_2 : STD_LOGIC;
  signal \n_0_pipe_rst_fsm[0]_INST_0_i_1\ : STD_LOGIC;
  signal \n_0_pipe_rst_fsm[1]_INST_0_i_1\ : STD_LOGIC;
  signal \n_0_pipe_rst_fsm[1]_INST_0_i_2\ : STD_LOGIC;
  signal \n_0_pipe_rst_fsm[2]_INST_0_i_1\ : STD_LOGIC;
  signal \n_0_pipe_rst_fsm[3]_INST_0_i_1\ : STD_LOGIC;
  signal n_0_userrdy_i_1 : STD_LOGIC;
  signal n_0_userrdy_i_2 : STD_LOGIC;
  signal \^out\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^p_0_in__0\ : STD_LOGIC;
  signal \p_0_in__0_0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal p_2_in : STD_LOGIC;
  signal phystatus_reg1 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal phystatus_reg2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^pipe_rst_fsm\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal qpll_idle_reg1 : STD_LOGIC;
  signal qpll_idle_reg2 : STD_LOGIC;
  signal rate_idle_reg1 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rate_idle_reg2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal resetdone_reg1 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal resetdone_reg2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^rst_cpllpd\ : STD_LOGIC;
  signal rst_drp_start : STD_LOGIC;
  signal rst_drp_x16 : STD_LOGIC;
  signal rst_drp_x16x20_mode : STD_LOGIC;
  signal \^rst_gtreset\ : STD_LOGIC;
  signal \^rst_userrdy\ : STD_LOGIC;
  signal rxcdrlock_reg1 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rxcdrlock_reg2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rxpmaresetdone_reg1 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rxpmaresetdone_reg2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rxusrclk_rst_reg1 : STD_LOGIC;
  signal rxusrclk_rst_reg2 : STD_LOGIC;
  signal txsync_done_reg1 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal txsync_done_reg2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute KEEP : string;
  attribute KEEP of \FSM_onehot_fsm_reg[0]\ : label is "yes";
  attribute KEEP of \FSM_onehot_fsm_reg[10]\ : label is "yes";
  attribute KEEP of \FSM_onehot_fsm_reg[11]\ : label is "yes";
  attribute KEEP of \FSM_onehot_fsm_reg[12]\ : label is "yes";
  attribute KEEP of \FSM_onehot_fsm_reg[13]\ : label is "yes";
  attribute KEEP of \FSM_onehot_fsm_reg[14]\ : label is "yes";
  attribute KEEP of \FSM_onehot_fsm_reg[15]\ : label is "yes";
  attribute KEEP of \FSM_onehot_fsm_reg[16]\ : label is "yes";
  attribute KEEP of \FSM_onehot_fsm_reg[17]\ : label is "yes";
  attribute KEEP of \FSM_onehot_fsm_reg[1]\ : label is "yes";
  attribute KEEP of \FSM_onehot_fsm_reg[2]\ : label is "yes";
  attribute KEEP of \FSM_onehot_fsm_reg[3]\ : label is "yes";
  attribute KEEP of \FSM_onehot_fsm_reg[4]\ : label is "yes";
  attribute KEEP of \FSM_onehot_fsm_reg[5]\ : label is "yes";
  attribute KEEP of \FSM_onehot_fsm_reg[6]\ : label is "yes";
  attribute KEEP of \FSM_onehot_fsm_reg[7]\ : label is "yes";
  attribute KEEP of \FSM_onehot_fsm_reg[8]\ : label is "yes";
  attribute KEEP of \FSM_onehot_fsm_reg[9]\ : label is "yes";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \cfg_wait_cnt[3]_i_2\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \cfg_wait_cnt[5]_i_2\ : label is "soft_lutpair132";
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \cplllock_reg1_reg[0]\ : label is std.standard.true;
  attribute KEEP of \cplllock_reg1_reg[0]\ : label is "yes";
  attribute ASYNC_REG of \cplllock_reg1_reg[1]\ : label is std.standard.true;
  attribute KEEP of \cplllock_reg1_reg[1]\ : label is "yes";
  attribute ASYNC_REG of \cplllock_reg1_reg[2]\ : label is std.standard.true;
  attribute KEEP of \cplllock_reg1_reg[2]\ : label is "yes";
  attribute ASYNC_REG of \cplllock_reg1_reg[3]\ : label is std.standard.true;
  attribute KEEP of \cplllock_reg1_reg[3]\ : label is "yes";
  attribute ASYNC_REG of \cplllock_reg2_reg[0]\ : label is std.standard.true;
  attribute KEEP of \cplllock_reg2_reg[0]\ : label is "yes";
  attribute ASYNC_REG of \cplllock_reg2_reg[1]\ : label is std.standard.true;
  attribute KEEP of \cplllock_reg2_reg[1]\ : label is "yes";
  attribute ASYNC_REG of \cplllock_reg2_reg[2]\ : label is std.standard.true;
  attribute KEEP of \cplllock_reg2_reg[2]\ : label is "yes";
  attribute ASYNC_REG of \cplllock_reg2_reg[3]\ : label is std.standard.true;
  attribute KEEP of \cplllock_reg2_reg[3]\ : label is "yes";
  attribute ORIG_CELL_NAME : string;
  attribute ORIG_CELL_NAME of cpllreset_reg : label is "cpllreset_reg";
  attribute ORIG_CELL_NAME of cpllreset_reg_rep : label is "cpllreset_reg";
  attribute ASYNC_REG of dclk_rst_reg1_reg : label is std.standard.true;
  attribute KEEP of dclk_rst_reg1_reg : label is "yes";
  attribute ASYNC_REG of dclk_rst_reg2_reg : label is std.standard.true;
  attribute KEEP of dclk_rst_reg2_reg : label is "yes";
  attribute ASYNC_REG of \drp_done_reg1_reg[0]\ : label is std.standard.true;
  attribute KEEP of \drp_done_reg1_reg[0]\ : label is "yes";
  attribute ASYNC_REG of \drp_done_reg1_reg[1]\ : label is std.standard.true;
  attribute KEEP of \drp_done_reg1_reg[1]\ : label is "yes";
  attribute ASYNC_REG of \drp_done_reg1_reg[2]\ : label is std.standard.true;
  attribute KEEP of \drp_done_reg1_reg[2]\ : label is "yes";
  attribute ASYNC_REG of \drp_done_reg1_reg[3]\ : label is std.standard.true;
  attribute KEEP of \drp_done_reg1_reg[3]\ : label is "yes";
  attribute ASYNC_REG of \drp_done_reg2_reg[0]\ : label is std.standard.true;
  attribute KEEP of \drp_done_reg2_reg[0]\ : label is "yes";
  attribute ASYNC_REG of \drp_done_reg2_reg[1]\ : label is std.standard.true;
  attribute KEEP of \drp_done_reg2_reg[1]\ : label is "yes";
  attribute ASYNC_REG of \drp_done_reg2_reg[2]\ : label is std.standard.true;
  attribute KEEP of \drp_done_reg2_reg[2]\ : label is "yes";
  attribute ASYNC_REG of \drp_done_reg2_reg[3]\ : label is std.standard.true;
  attribute KEEP of \drp_done_reg2_reg[3]\ : label is "yes";
  attribute ASYNC_REG of mmcm_lock_reg1_reg : label is std.standard.true;
  attribute KEEP of mmcm_lock_reg1_reg : label is "yes";
  attribute ASYNC_REG of mmcm_lock_reg2_reg : label is std.standard.true;
  attribute KEEP of mmcm_lock_reg2_reg : label is "yes";
  attribute ASYNC_REG of \phystatus_reg1_reg[0]\ : label is std.standard.true;
  attribute KEEP of \phystatus_reg1_reg[0]\ : label is "yes";
  attribute ASYNC_REG of \phystatus_reg1_reg[1]\ : label is std.standard.true;
  attribute KEEP of \phystatus_reg1_reg[1]\ : label is "yes";
  attribute ASYNC_REG of \phystatus_reg1_reg[2]\ : label is std.standard.true;
  attribute KEEP of \phystatus_reg1_reg[2]\ : label is "yes";
  attribute ASYNC_REG of \phystatus_reg1_reg[3]\ : label is std.standard.true;
  attribute KEEP of \phystatus_reg1_reg[3]\ : label is "yes";
  attribute ASYNC_REG of \phystatus_reg2_reg[0]\ : label is std.standard.true;
  attribute KEEP of \phystatus_reg2_reg[0]\ : label is "yes";
  attribute ASYNC_REG of \phystatus_reg2_reg[1]\ : label is std.standard.true;
  attribute KEEP of \phystatus_reg2_reg[1]\ : label is "yes";
  attribute ASYNC_REG of \phystatus_reg2_reg[2]\ : label is std.standard.true;
  attribute KEEP of \phystatus_reg2_reg[2]\ : label is "yes";
  attribute ASYNC_REG of \phystatus_reg2_reg[3]\ : label is std.standard.true;
  attribute KEEP of \phystatus_reg2_reg[3]\ : label is "yes";
  attribute ASYNC_REG of qpll_idle_reg1_reg : label is std.standard.true;
  attribute KEEP of qpll_idle_reg1_reg : label is "yes";
  attribute ASYNC_REG of qpll_idle_reg2_reg : label is std.standard.true;
  attribute KEEP of qpll_idle_reg2_reg : label is "yes";
  attribute ASYNC_REG of \rate_idle_reg1_reg[0]\ : label is std.standard.true;
  attribute KEEP of \rate_idle_reg1_reg[0]\ : label is "yes";
  attribute ASYNC_REG of \rate_idle_reg1_reg[1]\ : label is std.standard.true;
  attribute KEEP of \rate_idle_reg1_reg[1]\ : label is "yes";
  attribute ASYNC_REG of \rate_idle_reg1_reg[2]\ : label is std.standard.true;
  attribute KEEP of \rate_idle_reg1_reg[2]\ : label is "yes";
  attribute ASYNC_REG of \rate_idle_reg1_reg[3]\ : label is std.standard.true;
  attribute KEEP of \rate_idle_reg1_reg[3]\ : label is "yes";
  attribute ASYNC_REG of \rate_idle_reg2_reg[0]\ : label is std.standard.true;
  attribute KEEP of \rate_idle_reg2_reg[0]\ : label is "yes";
  attribute ASYNC_REG of \rate_idle_reg2_reg[1]\ : label is std.standard.true;
  attribute KEEP of \rate_idle_reg2_reg[1]\ : label is "yes";
  attribute ASYNC_REG of \rate_idle_reg2_reg[2]\ : label is std.standard.true;
  attribute KEEP of \rate_idle_reg2_reg[2]\ : label is "yes";
  attribute ASYNC_REG of \rate_idle_reg2_reg[3]\ : label is std.standard.true;
  attribute KEEP of \rate_idle_reg2_reg[3]\ : label is "yes";
  attribute ASYNC_REG of \resetdone_reg1_reg[0]\ : label is std.standard.true;
  attribute KEEP of \resetdone_reg1_reg[0]\ : label is "yes";
  attribute ASYNC_REG of \resetdone_reg1_reg[1]\ : label is std.standard.true;
  attribute KEEP of \resetdone_reg1_reg[1]\ : label is "yes";
  attribute ASYNC_REG of \resetdone_reg1_reg[2]\ : label is std.standard.true;
  attribute KEEP of \resetdone_reg1_reg[2]\ : label is "yes";
  attribute ASYNC_REG of \resetdone_reg1_reg[3]\ : label is std.standard.true;
  attribute KEEP of \resetdone_reg1_reg[3]\ : label is "yes";
  attribute ASYNC_REG of \resetdone_reg2_reg[0]\ : label is std.standard.true;
  attribute KEEP of \resetdone_reg2_reg[0]\ : label is "yes";
  attribute ASYNC_REG of \resetdone_reg2_reg[1]\ : label is std.standard.true;
  attribute KEEP of \resetdone_reg2_reg[1]\ : label is "yes";
  attribute ASYNC_REG of \resetdone_reg2_reg[2]\ : label is std.standard.true;
  attribute KEEP of \resetdone_reg2_reg[2]\ : label is "yes";
  attribute ASYNC_REG of \resetdone_reg2_reg[3]\ : label is std.standard.true;
  attribute KEEP of \resetdone_reg2_reg[3]\ : label is "yes";
  attribute ASYNC_REG of \rxcdrlock_reg1_reg[0]\ : label is std.standard.true;
  attribute KEEP of \rxcdrlock_reg1_reg[0]\ : label is "yes";
  attribute ASYNC_REG of \rxcdrlock_reg1_reg[1]\ : label is std.standard.true;
  attribute KEEP of \rxcdrlock_reg1_reg[1]\ : label is "yes";
  attribute ASYNC_REG of \rxcdrlock_reg1_reg[2]\ : label is std.standard.true;
  attribute KEEP of \rxcdrlock_reg1_reg[2]\ : label is "yes";
  attribute ASYNC_REG of \rxcdrlock_reg1_reg[3]\ : label is std.standard.true;
  attribute KEEP of \rxcdrlock_reg1_reg[3]\ : label is "yes";
  attribute ASYNC_REG of \rxcdrlock_reg2_reg[0]\ : label is std.standard.true;
  attribute KEEP of \rxcdrlock_reg2_reg[0]\ : label is "yes";
  attribute ASYNC_REG of \rxcdrlock_reg2_reg[1]\ : label is std.standard.true;
  attribute KEEP of \rxcdrlock_reg2_reg[1]\ : label is "yes";
  attribute ASYNC_REG of \rxcdrlock_reg2_reg[2]\ : label is std.standard.true;
  attribute KEEP of \rxcdrlock_reg2_reg[2]\ : label is "yes";
  attribute ASYNC_REG of \rxcdrlock_reg2_reg[3]\ : label is std.standard.true;
  attribute KEEP of \rxcdrlock_reg2_reg[3]\ : label is "yes";
  attribute ASYNC_REG of \rxpmaresetdone_reg1_reg[0]\ : label is std.standard.true;
  attribute KEEP of \rxpmaresetdone_reg1_reg[0]\ : label is "yes";
  attribute ASYNC_REG of \rxpmaresetdone_reg1_reg[1]\ : label is std.standard.true;
  attribute KEEP of \rxpmaresetdone_reg1_reg[1]\ : label is "yes";
  attribute ASYNC_REG of \rxpmaresetdone_reg1_reg[2]\ : label is std.standard.true;
  attribute KEEP of \rxpmaresetdone_reg1_reg[2]\ : label is "yes";
  attribute ASYNC_REG of \rxpmaresetdone_reg1_reg[3]\ : label is std.standard.true;
  attribute KEEP of \rxpmaresetdone_reg1_reg[3]\ : label is "yes";
  attribute ASYNC_REG of \rxpmaresetdone_reg2_reg[0]\ : label is std.standard.true;
  attribute KEEP of \rxpmaresetdone_reg2_reg[0]\ : label is "yes";
  attribute ASYNC_REG of \rxpmaresetdone_reg2_reg[1]\ : label is std.standard.true;
  attribute KEEP of \rxpmaresetdone_reg2_reg[1]\ : label is "yes";
  attribute ASYNC_REG of \rxpmaresetdone_reg2_reg[2]\ : label is std.standard.true;
  attribute KEEP of \rxpmaresetdone_reg2_reg[2]\ : label is "yes";
  attribute ASYNC_REG of \rxpmaresetdone_reg2_reg[3]\ : label is std.standard.true;
  attribute KEEP of \rxpmaresetdone_reg2_reg[3]\ : label is "yes";
  attribute ASYNC_REG of rxusrclk_rst_reg1_reg : label is std.standard.true;
  attribute KEEP of rxusrclk_rst_reg1_reg : label is "yes";
  attribute ASYNC_REG of rxusrclk_rst_reg2_reg : label is std.standard.true;
  attribute KEEP of rxusrclk_rst_reg2_reg : label is "yes";
  attribute ASYNC_REG of \txsync_done_reg1_reg[0]\ : label is std.standard.true;
  attribute KEEP of \txsync_done_reg1_reg[0]\ : label is "yes";
  attribute ASYNC_REG of \txsync_done_reg1_reg[1]\ : label is std.standard.true;
  attribute KEEP of \txsync_done_reg1_reg[1]\ : label is "yes";
  attribute ASYNC_REG of \txsync_done_reg1_reg[2]\ : label is std.standard.true;
  attribute KEEP of \txsync_done_reg1_reg[2]\ : label is "yes";
  attribute ASYNC_REG of \txsync_done_reg1_reg[3]\ : label is std.standard.true;
  attribute KEEP of \txsync_done_reg1_reg[3]\ : label is "yes";
  attribute ASYNC_REG of \txsync_done_reg2_reg[0]\ : label is std.standard.true;
  attribute KEEP of \txsync_done_reg2_reg[0]\ : label is "yes";
  attribute ASYNC_REG of \txsync_done_reg2_reg[1]\ : label is std.standard.true;
  attribute KEEP of \txsync_done_reg2_reg[1]\ : label is "yes";
  attribute ASYNC_REG of \txsync_done_reg2_reg[2]\ : label is std.standard.true;
  attribute KEEP of \txsync_done_reg2_reg[2]\ : label is "yes";
  attribute ASYNC_REG of \txsync_done_reg2_reg[3]\ : label is std.standard.true;
  attribute KEEP of \txsync_done_reg2_reg[3]\ : label is "yes";
begin
  O1 <= \^o1\;
  RST_DCLK_RESET <= dclk_rst_reg2;
  RST_RXUSRCLK_RESET <= rxusrclk_rst_reg2;
  SR(0) <= \^sr\(0);
  \out\(2 downto 0) <= \^out\(2 downto 0);
  \p_0_in__0\ <= \^p_0_in__0\;
  pipe_rst_fsm(3 downto 0) <= \^pipe_rst_fsm\(3 downto 0);
  rst_cpllpd <= \^rst_cpllpd\;
  rst_gtreset <= \^rst_gtreset\;
  rst_userrdy <= \^rst_userrdy\;
\FSM_onehot_fsm[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8080808080FF8080"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm[0]_i_2\,
      I1 => \cfg_wait_cnt_reg__0\(3),
      I2 => \cfg_wait_cnt_reg__0\(2),
      I3 => \n_0_FSM_onehot_fsm[0]_i_3\,
      I4 => \n_0_FSM_onehot_fsm_reg[0]\,
      I5 => fsm23_out,
      O => \n_0_FSM_onehot_fsm[0]_i_1\
    );
\FSM_onehot_fsm[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
    port map (
      I0 => \cfg_wait_cnt_reg__0\(5),
      I1 => \cfg_wait_cnt_reg__0\(4),
      I2 => \n_0_FSM_onehot_fsm_reg[1]\,
      I3 => \^out\(0),
      I4 => \cfg_wait_cnt_reg__0\(1),
      I5 => \cfg_wait_cnt_reg__0\(0),
      O => \n_0_FSM_onehot_fsm[0]_i_2\
    );
\FSM_onehot_fsm[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \^out\(0),
      I1 => \n_0_FSM_onehot_fsm_reg[1]\,
      O => \n_0_FSM_onehot_fsm[0]_i_3\
    );
\FSM_onehot_fsm[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm[17]_i_3\,
      I1 => \n_0_FSM_onehot_fsm[10]_i_2\,
      O => \n_0_FSM_onehot_fsm[10]_i_1\
    );
\FSM_onehot_fsm[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E444444444444440"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_reg[9]\,
      I1 => \n_0_FSM_onehot_fsm_reg[10]\,
      I2 => rxpmaresetdone_reg2(3),
      I3 => rxpmaresetdone_reg2(2),
      I4 => rxpmaresetdone_reg2(0),
      I5 => rxpmaresetdone_reg2(1),
      O => \n_0_FSM_onehot_fsm[10]_i_2\
    );
\FSM_onehot_fsm[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4040454000000000"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_reg[9]\,
      I1 => \n_0_FSM_onehot_fsm[11]_i_2\,
      I2 => \n_0_FSM_onehot_fsm_reg[10]\,
      I3 => \n_0_FSM_onehot_fsm_reg[11]\,
      I4 => \n_0_FSM_onehot_fsm[12]_i_3\,
      I5 => \n_0_FSM_onehot_fsm[17]_i_3\,
      O => \n_0_FSM_onehot_fsm[11]_i_1\
    );
\FSM_onehot_fsm[11]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => rxpmaresetdone_reg2(1),
      I1 => rxpmaresetdone_reg2(0),
      I2 => rxpmaresetdone_reg2(2),
      I3 => rxpmaresetdone_reg2(3),
      O => \n_0_FSM_onehot_fsm[11]_i_2\
    );
\FSM_onehot_fsm[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4040454000000000"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm[12]_i_2\,
      I1 => \n_0_FSM_onehot_fsm[12]_i_3\,
      I2 => \n_0_FSM_onehot_fsm_reg[11]\,
      I3 => \n_0_FSM_onehot_fsm_reg[12]\,
      I4 => \n_0_FSM_onehot_fsm[12]_i_4\,
      I5 => \n_0_FSM_onehot_fsm[17]_i_3\,
      O => \n_0_FSM_onehot_fsm[12]_i_1\
    );
\FSM_onehot_fsm[12]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_reg[10]\,
      I1 => \n_0_FSM_onehot_fsm_reg[9]\,
      O => \n_0_FSM_onehot_fsm[12]_i_2\
    );
\FSM_onehot_fsm[12]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => drp_done_reg2(1),
      I1 => drp_done_reg2(0),
      I2 => drp_done_reg2(2),
      I3 => drp_done_reg2(3),
      O => \n_0_FSM_onehot_fsm[12]_i_3\
    );
\FSM_onehot_fsm[12]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => drp_done_reg2(1),
      I1 => drp_done_reg2(0),
      I2 => drp_done_reg2(2),
      I3 => drp_done_reg2(3),
      O => \n_0_FSM_onehot_fsm[12]_i_4\
    );
\FSM_onehot_fsm[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm[13]_i_2\,
      I1 => \n_0_FSM_onehot_fsm_reg[9]\,
      I2 => \n_0_FSM_onehot_fsm_reg[10]\,
      I3 => \n_0_FSM_onehot_fsm_reg[11]\,
      I4 => \n_0_FSM_onehot_fsm[17]_i_3\,
      O => \n_0_FSM_onehot_fsm[13]_i_1\
    );
\FSM_onehot_fsm[13]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm[12]_i_4\,
      I1 => \n_0_FSM_onehot_fsm_reg[12]\,
      I2 => \n_0_FSM_onehot_fsm_reg[13]\,
      I3 => mmcm_lock_reg2,
      O => \n_0_FSM_onehot_fsm[13]_i_2\
    );
\FSM_onehot_fsm[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4040454000000000"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm[15]_i_2\,
      I1 => mmcm_lock_reg2,
      I2 => \n_0_FSM_onehot_fsm_reg[13]\,
      I3 => \n_0_FSM_onehot_fsm_reg[14]\,
      I4 => fsm2,
      I5 => \n_0_FSM_onehot_fsm[17]_i_3\,
      O => \n_0_FSM_onehot_fsm[14]_i_1\
    );
\FSM_onehot_fsm[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm[15]_i_2\,
      I1 => \n_0_FSM_onehot_fsm_reg[13]\,
      I2 => \n_0_FSM_onehot_fsm_reg[14]\,
      I3 => fsm2,
      I4 => \n_0_FSM_onehot_fsm[17]_i_3\,
      O => \n_0_FSM_onehot_fsm[15]_i_1\
    );
\FSM_onehot_fsm[15]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_reg[11]\,
      I1 => \n_0_FSM_onehot_fsm_reg[12]\,
      I2 => \n_0_FSM_onehot_fsm_reg[9]\,
      I3 => \n_0_FSM_onehot_fsm_reg[10]\,
      O => \n_0_FSM_onehot_fsm[15]_i_2\
    );
\FSM_onehot_fsm[15]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => phystatus_reg2(1),
      I1 => phystatus_reg2(0),
      I2 => \n_0_FSM_onehot_fsm[15]_i_4\,
      O => fsm2
    );
\FSM_onehot_fsm[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000000000000000"
    )
    port map (
      I0 => phystatus_reg2(3),
      I1 => phystatus_reg2(2),
      I2 => resetdone_reg2(2),
      I3 => resetdone_reg2(3),
      I4 => resetdone_reg2(0),
      I5 => resetdone_reg2(1),
      O => \n_0_FSM_onehot_fsm[15]_i_4\
    );
\FSM_onehot_fsm[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00A200A0"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm[17]_i_3\,
      I1 => \n_0_FSM_onehot_fsm[16]_i_2\,
      I2 => \n_0_FSM_onehot_fsm_reg[15]\,
      I3 => \n_0_pipe_rst_fsm[3]_INST_0_i_1\,
      I4 => \^out\(1),
      O => \n_0_FSM_onehot_fsm[16]_i_1\
    );
\FSM_onehot_fsm[16]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => txsync_done_reg2(1),
      I1 => txsync_done_reg2(0),
      I2 => txsync_done_reg2(2),
      I3 => txsync_done_reg2(3),
      O => \n_0_FSM_onehot_fsm[16]_i_2\
    );
\FSM_onehot_fsm[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm[17]_i_2\,
      I1 => \n_0_pipe_rst_fsm[3]_INST_0_i_1\,
      I2 => \n_0_FSM_onehot_fsm_reg[15]\,
      I3 => \n_0_FSM_onehot_fsm[17]_i_3\,
      O => \n_0_FSM_onehot_fsm[17]_i_1\
    );
\FSM_onehot_fsm[17]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"044444444444444E"
    )
    port map (
      I0 => \^out\(1),
      I1 => \^out\(2),
      I2 => txsync_done_reg2(3),
      I3 => txsync_done_reg2(2),
      I4 => txsync_done_reg2(0),
      I5 => txsync_done_reg2(1),
      O => \n_0_FSM_onehot_fsm[17]_i_2\
    );
\FSM_onehot_fsm[17]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_reg[6]\,
      I1 => \n_0_FSM_onehot_fsm_reg[8]\,
      I2 => \n_0_FSM_onehot_fsm_reg[4]\,
      I3 => \n_0_FSM_onehot_fsm_reg[5]\,
      I4 => \n_0_FSM_onehot_fsm_reg[7]\,
      I5 => \n_0_FSM_onehot_fsm[9]_i_3\,
      O => \n_0_FSM_onehot_fsm[17]_i_3\
    );
\FSM_onehot_fsm[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
    port map (
      I0 => \^out\(0),
      I1 => \n_0_FSM_onehot_fsm_reg[1]\,
      I2 => \n_0_FSM_onehot_fsm[1]_i_2\,
      O => \n_0_FSM_onehot_fsm[1]_i_1\
    );
\FSM_onehot_fsm[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
    port map (
      I0 => \cfg_wait_cnt_reg__0\(4),
      I1 => \cfg_wait_cnt_reg__0\(5),
      I2 => \cfg_wait_cnt_reg__0\(3),
      I3 => \cfg_wait_cnt_reg__0\(2),
      I4 => \cfg_wait_cnt_reg__0\(0),
      I5 => \cfg_wait_cnt_reg__0\(1),
      O => \n_0_FSM_onehot_fsm[1]_i_2\
    );
\FSM_onehot_fsm[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF04000000"
    )
    port map (
      I0 => \^pipe_rst_fsm\(3),
      I1 => \^out\(2),
      I2 => \n_0_FSM_onehot_fsm_reg[1]\,
      I3 => \n_0_FSM_onehot_fsm[3]_i_2\,
      I4 => \n_0_FSM_onehot_fsm[3]_i_3\,
      I5 => \^out\(0),
      O => \n_0_FSM_onehot_fsm[3]_i_1\
    );
\FSM_onehot_fsm[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
    port map (
      I0 => txsync_done_reg2(3),
      I1 => txsync_done_reg2(2),
      I2 => txsync_done_reg2(0),
      I3 => txsync_done_reg2(1),
      I4 => \n_0_FSM_onehot_fsm_reg[0]\,
      O => \n_0_FSM_onehot_fsm[3]_i_2\
    );
\FSM_onehot_fsm[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_reg[7]\,
      I1 => \n_0_FSM_onehot_fsm_reg[5]\,
      I2 => \n_0_FSM_onehot_fsm_reg[4]\,
      I3 => \n_0_FSM_onehot_fsm_reg[8]\,
      I4 => \n_0_FSM_onehot_fsm_reg[6]\,
      O => \n_0_FSM_onehot_fsm[3]_i_3\
    );
\FSM_onehot_fsm[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0200020002030200"
    )
    port map (
      I0 => fsm23_out,
      I1 => \n_0_FSM_onehot_fsm_reg[1]\,
      I2 => \^out\(0),
      I3 => \n_0_FSM_onehot_fsm_reg[0]\,
      I4 => \n_0_FSM_onehot_fsm_reg[4]\,
      I5 => \n_0_FSM_onehot_fsm[5]_i_2\,
      O => \n_0_FSM_onehot_fsm[4]_i_1\
    );
\FSM_onehot_fsm[4]_i_2__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => cplllock_reg2(1),
      I1 => cplllock_reg2(0),
      I2 => \n_0_FSM_onehot_fsm[4]_i_3__3\,
      O => fsm23_out
    );
\FSM_onehot_fsm[4]_i_3__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => cplllock_reg2(3),
      I1 => cplllock_reg2(2),
      I2 => resetdone_reg2(2),
      I3 => resetdone_reg2(3),
      I4 => resetdone_reg2(0),
      I5 => resetdone_reg2(1),
      O => \n_0_FSM_onehot_fsm[4]_i_3__3\
    );
\FSM_onehot_fsm[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"22220300"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm[5]_i_2\,
      I1 => \n_0_FSM_onehot_fsm[9]_i_3\,
      I2 => \n_0_FSM_onehot_fsm[6]_i_2\,
      I3 => \n_0_FSM_onehot_fsm_reg[5]\,
      I4 => \n_0_FSM_onehot_fsm_reg[4]\,
      O => \n_0_FSM_onehot_fsm[5]_i_1\
    );
\FSM_onehot_fsm[5]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => cplllock_reg2(1),
      I1 => cplllock_reg2(0),
      I2 => cplllock_reg2(3),
      I3 => cplllock_reg2(2),
      O => \n_0_FSM_onehot_fsm[5]_i_2\
    );
\FSM_onehot_fsm[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0202020200030000"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm[6]_i_2\,
      I1 => \n_0_FSM_onehot_fsm[9]_i_3\,
      I2 => \n_0_FSM_onehot_fsm_reg[4]\,
      I3 => \n_0_FSM_onehot_fsm[12]_i_3\,
      I4 => \n_0_FSM_onehot_fsm_reg[6]\,
      I5 => \n_0_FSM_onehot_fsm_reg[5]\,
      O => \n_0_FSM_onehot_fsm[6]_i_1\
    );
\FSM_onehot_fsm[6]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => rate_idle_reg2(1),
      I1 => rate_idle_reg2(0),
      I2 => rate_idle_reg2(2),
      I3 => rate_idle_reg2(3),
      O => \n_0_FSM_onehot_fsm[6]_i_2\
    );
\FSM_onehot_fsm[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1111010000000100"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm[7]_i_2\,
      I1 => \n_0_FSM_onehot_fsm[9]_i_3\,
      I2 => \n_0_FSM_onehot_fsm[12]_i_4\,
      I3 => \n_0_FSM_onehot_fsm_reg[7]\,
      I4 => \n_0_FSM_onehot_fsm_reg[6]\,
      I5 => \n_0_FSM_onehot_fsm[12]_i_3\,
      O => \n_0_FSM_onehot_fsm[7]_i_1\
    );
\FSM_onehot_fsm[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_reg[5]\,
      I1 => \n_0_FSM_onehot_fsm_reg[4]\,
      O => \n_0_FSM_onehot_fsm[7]_i_2\
    );
\FSM_onehot_fsm[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001000000"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_reg[5]\,
      I1 => \n_0_FSM_onehot_fsm_reg[4]\,
      I2 => \n_0_FSM_onehot_fsm_reg[6]\,
      I3 => \n_0_FSM_onehot_fsm_reg[7]\,
      I4 => \n_0_FSM_onehot_fsm[12]_i_4\,
      I5 => \n_0_FSM_onehot_fsm[9]_i_3\,
      O => \n_0_FSM_onehot_fsm[8]_i_1\
    );
\FSM_onehot_fsm[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000010101110"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_reg[6]\,
      I1 => \n_0_pipe_rst_fsm[2]_INST_0_i_1\,
      I2 => \n_0_FSM_onehot_fsm_reg[8]\,
      I3 => \n_0_FSM_onehot_fsm_reg[9]\,
      I4 => \n_0_FSM_onehot_fsm[9]_i_2\,
      I5 => \n_0_FSM_onehot_fsm[9]_i_3\,
      O => \n_0_FSM_onehot_fsm[9]_i_1\
    );
\FSM_onehot_fsm[9]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => rxpmaresetdone_reg2(1),
      I1 => rxpmaresetdone_reg2(0),
      I2 => rxpmaresetdone_reg2(2),
      I3 => rxpmaresetdone_reg2(3),
      O => \n_0_FSM_onehot_fsm[9]_i_2\
    );
\FSM_onehot_fsm[9]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_reg[1]\,
      I1 => \^out\(0),
      I2 => \n_0_FSM_onehot_fsm_reg[0]\,
      O => \n_0_FSM_onehot_fsm[9]_i_3\
    );
\FSM_onehot_fsm_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
    port map (
      C => I1,
      CE => '1',
      D => \n_0_FSM_onehot_fsm[0]_i_1\,
      Q => \n_0_FSM_onehot_fsm_reg[0]\,
      R => \^sr\(0)
    );
\FSM_onehot_fsm_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => '1',
      D => \n_0_FSM_onehot_fsm[10]_i_1\,
      Q => \n_0_FSM_onehot_fsm_reg[10]\,
      R => \^sr\(0)
    );
\FSM_onehot_fsm_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => '1',
      D => \n_0_FSM_onehot_fsm[11]_i_1\,
      Q => \n_0_FSM_onehot_fsm_reg[11]\,
      R => \^sr\(0)
    );
\FSM_onehot_fsm_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => '1',
      D => \n_0_FSM_onehot_fsm[12]_i_1\,
      Q => \n_0_FSM_onehot_fsm_reg[12]\,
      R => \^sr\(0)
    );
\FSM_onehot_fsm_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => '1',
      D => \n_0_FSM_onehot_fsm[13]_i_1\,
      Q => \n_0_FSM_onehot_fsm_reg[13]\,
      R => \^sr\(0)
    );
\FSM_onehot_fsm_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => '1',
      D => \n_0_FSM_onehot_fsm[14]_i_1\,
      Q => \n_0_FSM_onehot_fsm_reg[14]\,
      R => \^sr\(0)
    );
\FSM_onehot_fsm_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => '1',
      D => \n_0_FSM_onehot_fsm[15]_i_1\,
      Q => \n_0_FSM_onehot_fsm_reg[15]\,
      R => \^sr\(0)
    );
\FSM_onehot_fsm_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => '1',
      D => \n_0_FSM_onehot_fsm[16]_i_1\,
      Q => \^out\(1),
      R => \^sr\(0)
    );
\FSM_onehot_fsm_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => '1',
      D => \n_0_FSM_onehot_fsm[17]_i_1\,
      Q => \^out\(2),
      R => \^sr\(0)
    );
\FSM_onehot_fsm_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => '1',
      D => \n_0_FSM_onehot_fsm[1]_i_1\,
      Q => \n_0_FSM_onehot_fsm_reg[1]\,
      S => \^sr\(0)
    );
\FSM_onehot_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => '1',
      D => '0',
      Q => \n_0_FSM_onehot_fsm_reg[2]\,
      R => \^sr\(0)
    );
\FSM_onehot_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => '1',
      D => \n_0_FSM_onehot_fsm[3]_i_1\,
      Q => \^out\(0),
      R => \^sr\(0)
    );
\FSM_onehot_fsm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => '1',
      D => \n_0_FSM_onehot_fsm[4]_i_1\,
      Q => \n_0_FSM_onehot_fsm_reg[4]\,
      R => \^sr\(0)
    );
\FSM_onehot_fsm_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => '1',
      D => \n_0_FSM_onehot_fsm[5]_i_1\,
      Q => \n_0_FSM_onehot_fsm_reg[5]\,
      R => \^sr\(0)
    );
\FSM_onehot_fsm_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => '1',
      D => \n_0_FSM_onehot_fsm[6]_i_1\,
      Q => \n_0_FSM_onehot_fsm_reg[6]\,
      R => \^sr\(0)
    );
\FSM_onehot_fsm_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => '1',
      D => \n_0_FSM_onehot_fsm[7]_i_1\,
      Q => \n_0_FSM_onehot_fsm_reg[7]\,
      R => \^sr\(0)
    );
\FSM_onehot_fsm_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => '1',
      D => \n_0_FSM_onehot_fsm[8]_i_1\,
      Q => \n_0_FSM_onehot_fsm_reg[8]\,
      R => \^sr\(0)
    );
\FSM_onehot_fsm_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => '1',
      D => \n_0_FSM_onehot_fsm[9]_i_1\,
      Q => \n_0_FSM_onehot_fsm_reg[9]\,
      R => \^sr\(0)
    );
RST_DRP_START_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_reg[6]\,
      I1 => \n_0_FSM_onehot_fsm_reg[11]\,
      O => RST_DRP_START0
    );
RST_DRP_START_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => RST_DRP_START0,
      Q => rst_drp_start,
      R => \^sr\(0)
    );
RST_DRP_X16X20_MODE_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_reg[12]\,
      I1 => \n_0_FSM_onehot_fsm_reg[6]\,
      I2 => \n_0_FSM_onehot_fsm_reg[7]\,
      I3 => \n_0_FSM_onehot_fsm_reg[11]\,
      O => RST_DRP_X16X20_MODE0
    );
RST_DRP_X16X20_MODE_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => RST_DRP_X16X20_MODE0,
      Q => rst_drp_x16x20_mode,
      R => \^sr\(0)
    );
RST_DRP_X16_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_reg[6]\,
      I1 => \n_0_FSM_onehot_fsm_reg[7]\,
      O => p_2_in
    );
RST_DRP_X16_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => p_2_in,
      Q => rst_drp_x16,
      R => \^sr\(0)
    );
\cfg_wait_cnt[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2000AAAA"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_reg[1]\,
      I1 => \n_0_cfg_wait_cnt[5]_i_2\,
      I2 => \cfg_wait_cnt_reg__0\(5),
      I3 => \cfg_wait_cnt_reg__0\(4),
      I4 => \cfg_wait_cnt_reg__0\(0),
      O => \p_0_in__0_0\(0)
    );
\cfg_wait_cnt[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"28AA282828282828"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_reg[1]\,
      I1 => \cfg_wait_cnt_reg__0\(0),
      I2 => \cfg_wait_cnt_reg__0\(1),
      I3 => \n_0_cfg_wait_cnt[5]_i_2\,
      I4 => \cfg_wait_cnt_reg__0\(5),
      I5 => \cfg_wait_cnt_reg__0\(4),
      O => \p_0_in__0_0\(1)
    );
\cfg_wait_cnt[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88A2882288228822"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_reg[1]\,
      I1 => \cfg_wait_cnt_reg__0\(2),
      I2 => \cfg_wait_cnt_reg__0\(3),
      I3 => \n_0_cfg_wait_cnt[3]_i_2\,
      I4 => \cfg_wait_cnt_reg__0\(5),
      I5 => \cfg_wait_cnt_reg__0\(4),
      O => \p_0_in__0_0\(2)
    );
\cfg_wait_cnt[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A88828882888288"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_reg[1]\,
      I1 => \cfg_wait_cnt_reg__0\(3),
      I2 => \n_0_cfg_wait_cnt[3]_i_2\,
      I3 => \cfg_wait_cnt_reg__0\(2),
      I4 => \cfg_wait_cnt_reg__0\(5),
      I5 => \cfg_wait_cnt_reg__0\(4),
      O => \p_0_in__0_0\(3)
    );
\cfg_wait_cnt[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
    port map (
      I0 => \cfg_wait_cnt_reg__0\(0),
      I1 => \cfg_wait_cnt_reg__0\(1),
      O => \n_0_cfg_wait_cnt[3]_i_2\
    );
\cfg_wait_cnt[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C80C"
    )
    port map (
      I0 => \cfg_wait_cnt_reg__0\(5),
      I1 => \n_0_FSM_onehot_fsm_reg[1]\,
      I2 => \n_0_cfg_wait_cnt[5]_i_2\,
      I3 => \cfg_wait_cnt_reg__0\(4),
      O => \p_0_in__0_0\(4)
    );
\cfg_wait_cnt[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8A88"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_reg[1]\,
      I1 => \cfg_wait_cnt_reg__0\(5),
      I2 => \n_0_cfg_wait_cnt[5]_i_2\,
      I3 => \cfg_wait_cnt_reg__0\(4),
      O => \p_0_in__0_0\(5)
    );
\cfg_wait_cnt[5]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
    port map (
      I0 => \cfg_wait_cnt_reg__0\(1),
      I1 => \cfg_wait_cnt_reg__0\(0),
      I2 => \cfg_wait_cnt_reg__0\(3),
      I3 => \cfg_wait_cnt_reg__0\(2),
      O => \n_0_cfg_wait_cnt[5]_i_2\
    );
\cfg_wait_cnt_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => '1',
      D => \p_0_in__0_0\(0),
      Q => \cfg_wait_cnt_reg__0\(0),
      R => \^sr\(0)
    );
\cfg_wait_cnt_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => '1',
      D => \p_0_in__0_0\(1),
      Q => \cfg_wait_cnt_reg__0\(1),
      R => \^sr\(0)
    );
\cfg_wait_cnt_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => '1',
      D => \p_0_in__0_0\(2),
      Q => \cfg_wait_cnt_reg__0\(2),
      R => \^sr\(0)
    );
\cfg_wait_cnt_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => '1',
      D => \p_0_in__0_0\(3),
      Q => \cfg_wait_cnt_reg__0\(3),
      R => \^sr\(0)
    );
\cfg_wait_cnt_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => '1',
      D => \p_0_in__0_0\(4),
      Q => \cfg_wait_cnt_reg__0\(4),
      R => \^sr\(0)
    );
\cfg_wait_cnt_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => '1',
      D => \p_0_in__0_0\(5),
      Q => \cfg_wait_cnt_reg__0\(5),
      R => \^sr\(0)
    );
\cplllock_reg1_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => D(0),
      Q => cplllock_reg1(0),
      R => \^sr\(0)
    );
\cplllock_reg1_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => D(1),
      Q => cplllock_reg1(1),
      R => \^sr\(0)
    );
\cplllock_reg1_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => D(2),
      Q => cplllock_reg1(2),
      R => \^sr\(0)
    );
\cplllock_reg1_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => D(3),
      Q => cplllock_reg1(3),
      R => \^sr\(0)
    );
\cplllock_reg2_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => cplllock_reg1(0),
      Q => cplllock_reg2(0),
      R => \^sr\(0)
    );
\cplllock_reg2_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => cplllock_reg1(1),
      Q => cplllock_reg2(1),
      R => \^sr\(0)
    );
\cplllock_reg2_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => cplllock_reg1(2),
      Q => cplllock_reg2(2),
      R => \^sr\(0)
    );
\cplllock_reg2_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => cplllock_reg1(3),
      Q => cplllock_reg2(3),
      R => \^sr\(0)
    );
\cpllpd_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2222222022222222"
    )
    port map (
      I0 => \^rst_cpllpd\,
      I1 => \n_0_FSM_onehot_fsm_reg[15]\,
      I2 => \n_0_pipe_rst_fsm[3]_INST_0_i_1\,
      I3 => \^out\(1),
      I4 => \^out\(2),
      I5 => \n_0_FSM_onehot_fsm[17]_i_3\,
      O => \n_0_cpllpd_i_1__3\
    );
cpllpd_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => '1',
      D => \n_0_cpllpd_i_1__3\,
      Q => \^rst_cpllpd\,
      R => \^sr\(0)
    );
cpllreset_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABBAAAA"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_reg[0]\,
      I1 => \n_0_FSM_onehot_fsm_reg[4]\,
      I2 => \^pipe_rst_fsm\(3),
      I3 => n_0_cpllreset_i_2,
      I4 => \^p_0_in__0\,
      O => n_0_cpllreset_i_1
    );
cpllreset_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_reg[6]\,
      I1 => \n_0_FSM_onehot_fsm_reg[8]\,
      I2 => \n_0_FSM_onehot_fsm[0]_i_3\,
      I3 => \n_0_FSM_onehot_fsm_reg[5]\,
      I4 => \n_0_FSM_onehot_fsm_reg[7]\,
      I5 => \^out\(2),
      O => n_0_cpllreset_i_2
    );
cpllreset_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => '1',
      D => n_0_cpllreset_i_1,
      Q => \^p_0_in__0\,
      R => \^sr\(0)
    );
cpllreset_reg_rep: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => '1',
      D => n_0_cpllreset_rep_i_1,
      Q => \^o1\,
      R => \^sr\(0)
    );
cpllreset_rep_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABBAAAA"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_reg[0]\,
      I1 => \n_0_FSM_onehot_fsm_reg[4]\,
      I2 => \^pipe_rst_fsm\(3),
      I3 => n_0_cpllreset_i_2,
      I4 => \^o1\,
      O => n_0_cpllreset_rep_i_1
    );
dclk_rst_reg1_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
    port map (
      C => I3,
      CE => '1',
      D => '0',
      Q => dclk_rst_reg1,
      S => \n_0_FSM_onehot_fsm_reg[1]\
    );
dclk_rst_reg2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I3,
      CE => '1',
      D => dclk_rst_reg1,
      Q => dclk_rst_reg2,
      R => '0'
    );
\drp_done_reg1_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => RST_DRP_DONE(0),
      Q => drp_done_reg1(0),
      R => \^sr\(0)
    );
\drp_done_reg1_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => RST_DRP_DONE(1),
      Q => drp_done_reg1(1),
      R => \^sr\(0)
    );
\drp_done_reg1_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => RST_DRP_DONE(2),
      Q => drp_done_reg1(2),
      R => \^sr\(0)
    );
\drp_done_reg1_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => RST_DRP_DONE(3),
      Q => drp_done_reg1(3),
      R => \^sr\(0)
    );
\drp_done_reg2_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => drp_done_reg1(0),
      Q => drp_done_reg2(0),
      R => \^sr\(0)
    );
\drp_done_reg2_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => drp_done_reg1(1),
      Q => drp_done_reg2(1),
      R => \^sr\(0)
    );
\drp_done_reg2_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => drp_done_reg1(2),
      Q => drp_done_reg2(2),
      R => \^sr\(0)
    );
\drp_done_reg2_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => drp_done_reg1(3),
      Q => drp_done_reg2(3),
      R => \^sr\(0)
    );
\fsm[11]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => I4,
      O => \^sr\(0)
    );
gtreset_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABBAAAA"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_reg[0]\,
      I1 => \n_0_FSM_onehot_fsm_reg[8]\,
      I2 => \^pipe_rst_fsm\(3),
      I3 => n_0_gtreset_i_2,
      I4 => \^rst_gtreset\,
      O => n_0_gtreset_i_1
    );
gtreset_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm[0]_i_3\,
      I1 => \n_0_FSM_onehot_fsm_reg[6]\,
      I2 => \^out\(2),
      I3 => \n_0_FSM_onehot_fsm_reg[7]\,
      I4 => \n_0_FSM_onehot_fsm_reg[5]\,
      I5 => \n_0_FSM_onehot_fsm_reg[4]\,
      O => n_0_gtreset_i_2
    );
gtreset_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => '1',
      D => n_0_gtreset_i_1,
      Q => \^rst_gtreset\,
      R => \^sr\(0)
    );
mmcm_lock_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => I2,
      Q => mmcm_lock_reg1,
      R => \^sr\(0)
    );
mmcm_lock_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => mmcm_lock_reg1,
      Q => mmcm_lock_reg2,
      R => \^sr\(0)
    );
\phystatus_reg1_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => RST_PHYSTATUS(0),
      Q => phystatus_reg1(0),
      R => \^sr\(0)
    );
\phystatus_reg1_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => RST_PHYSTATUS(1),
      Q => phystatus_reg1(1),
      R => \^sr\(0)
    );
\phystatus_reg1_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => RST_PHYSTATUS(2),
      Q => phystatus_reg1(2),
      R => \^sr\(0)
    );
\phystatus_reg1_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => RST_PHYSTATUS(3),
      Q => phystatus_reg1(3),
      R => \^sr\(0)
    );
\phystatus_reg2_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => phystatus_reg1(0),
      Q => phystatus_reg2(0),
      R => \^sr\(0)
    );
\phystatus_reg2_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => phystatus_reg1(1),
      Q => phystatus_reg2(1),
      R => \^sr\(0)
    );
\phystatus_reg2_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => phystatus_reg1(2),
      Q => phystatus_reg2(2),
      R => \^sr\(0)
    );
\phystatus_reg2_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => phystatus_reg1(3),
      Q => phystatus_reg2(3),
      R => \^sr\(0)
    );
\pipe_rst_fsm[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_reg[8]\,
      I1 => \n_0_FSM_onehot_fsm_reg[6]\,
      I2 => \n_0_pipe_rst_fsm[0]_INST_0_i_1\,
      O => \^pipe_rst_fsm\(0)
    );
\pipe_rst_fsm[0]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_reg[4]\,
      I1 => \n_0_FSM_onehot_fsm_reg[1]\,
      I2 => \n_0_FSM_onehot_fsm_reg[10]\,
      I3 => \^out\(1),
      I4 => \n_0_FSM_onehot_fsm_reg[14]\,
      I5 => \n_0_FSM_onehot_fsm_reg[12]\,
      O => \n_0_pipe_rst_fsm[0]_INST_0_i_1\
    );
\pipe_rst_fsm[1]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_reg[5]\,
      I1 => \n_0_FSM_onehot_fsm_reg[11]\,
      I2 => \n_0_FSM_onehot_fsm_reg[12]\,
      I3 => \n_0_pipe_rst_fsm[1]_INST_0_i_1\,
      I4 => \n_0_pipe_rst_fsm[1]_INST_0_i_2\,
      I5 => \n_0_FSM_onehot_fsm_reg[0]\,
      O => \^pipe_rst_fsm\(1)
    );
\pipe_rst_fsm[1]_INST_0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_reg[15]\,
      I1 => \^out\(1),
      O => \n_0_pipe_rst_fsm[1]_INST_0_i_1\
    );
\pipe_rst_fsm[1]_INST_0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_reg[6]\,
      I1 => \n_0_FSM_onehot_fsm_reg[8]\,
      O => \n_0_pipe_rst_fsm[1]_INST_0_i_2\
    );
\pipe_rst_fsm[2]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => \n_0_pipe_rst_fsm[2]_INST_0_i_1\,
      I1 => \n_0_FSM_onehot_fsm_reg[8]\,
      I2 => \n_0_FSM_onehot_fsm_reg[15]\,
      I3 => \^out\(1),
      I4 => \n_0_FSM_onehot_fsm_reg[14]\,
      I5 => \n_0_FSM_onehot_fsm_reg[13]\,
      O => \^pipe_rst_fsm\(2)
    );
\pipe_rst_fsm[2]_INST_0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_reg[4]\,
      I1 => \n_0_FSM_onehot_fsm_reg[5]\,
      I2 => \n_0_FSM_onehot_fsm_reg[7]\,
      O => \n_0_pipe_rst_fsm[2]_INST_0_i_1\
    );
\pipe_rst_fsm[3]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => \n_0_pipe_rst_fsm[3]_INST_0_i_1\,
      I1 => \^out\(1),
      I2 => \n_0_FSM_onehot_fsm_reg[15]\,
      O => \^pipe_rst_fsm\(3)
    );
\pipe_rst_fsm[3]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_reg[13]\,
      I1 => \n_0_FSM_onehot_fsm_reg[14]\,
      I2 => \n_0_FSM_onehot_fsm_reg[10]\,
      I3 => \n_0_FSM_onehot_fsm_reg[9]\,
      I4 => \n_0_FSM_onehot_fsm_reg[12]\,
      I5 => \n_0_FSM_onehot_fsm_reg[11]\,
      O => \n_0_pipe_rst_fsm[3]_INST_0_i_1\
    );
qpll_idle_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => pipe_qrst_idle,
      Q => qpll_idle_reg1,
      R => \^sr\(0)
    );
qpll_idle_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => qpll_idle_reg1,
      Q => qpll_idle_reg2,
      R => \^sr\(0)
    );
\rate_idle_reg1_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => RST_RATE_IDLE(0),
      Q => rate_idle_reg1(0),
      R => \^sr\(0)
    );
\rate_idle_reg1_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => RST_RATE_IDLE(1),
      Q => rate_idle_reg1(1),
      R => \^sr\(0)
    );
\rate_idle_reg1_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => RST_RATE_IDLE(2),
      Q => rate_idle_reg1(2),
      R => \^sr\(0)
    );
\rate_idle_reg1_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => RST_RATE_IDLE(3),
      Q => rate_idle_reg1(3),
      R => \^sr\(0)
    );
\rate_idle_reg2_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => rate_idle_reg1(0),
      Q => rate_idle_reg2(0),
      R => \^sr\(0)
    );
\rate_idle_reg2_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => rate_idle_reg1(1),
      Q => rate_idle_reg2(1),
      R => \^sr\(0)
    );
\rate_idle_reg2_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => rate_idle_reg1(2),
      Q => rate_idle_reg2(2),
      R => \^sr\(0)
    );
\rate_idle_reg2_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => rate_idle_reg1(3),
      Q => rate_idle_reg2(3),
      R => \^sr\(0)
    );
\resetdone_reg1_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => RST_RESETDONE(0),
      Q => resetdone_reg1(0),
      R => \^sr\(0)
    );
\resetdone_reg1_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => RST_RESETDONE(1),
      Q => resetdone_reg1(1),
      R => \^sr\(0)
    );
\resetdone_reg1_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => RST_RESETDONE(2),
      Q => resetdone_reg1(2),
      R => \^sr\(0)
    );
\resetdone_reg1_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => RST_RESETDONE(3),
      Q => resetdone_reg1(3),
      R => \^sr\(0)
    );
\resetdone_reg2_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => resetdone_reg1(0),
      Q => resetdone_reg2(0),
      R => \^sr\(0)
    );
\resetdone_reg2_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => resetdone_reg1(1),
      Q => resetdone_reg2(1),
      R => \^sr\(0)
    );
\resetdone_reg2_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => resetdone_reg1(2),
      Q => resetdone_reg2(2),
      R => \^sr\(0)
    );
\resetdone_reg2_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => resetdone_reg1(3),
      Q => resetdone_reg2(3),
      R => \^sr\(0)
    );
\rxcdrlock_reg1_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => RST_RXCDRLOCK(0),
      Q => rxcdrlock_reg1(0),
      R => \^sr\(0)
    );
\rxcdrlock_reg1_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => RST_RXCDRLOCK(1),
      Q => rxcdrlock_reg1(1),
      R => \^sr\(0)
    );
\rxcdrlock_reg1_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => RST_RXCDRLOCK(2),
      Q => rxcdrlock_reg1(2),
      R => \^sr\(0)
    );
\rxcdrlock_reg1_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => RST_RXCDRLOCK(3),
      Q => rxcdrlock_reg1(3),
      R => \^sr\(0)
    );
\rxcdrlock_reg2_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => rxcdrlock_reg1(0),
      Q => rxcdrlock_reg2(0),
      R => \^sr\(0)
    );
\rxcdrlock_reg2_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => rxcdrlock_reg1(1),
      Q => rxcdrlock_reg2(1),
      R => \^sr\(0)
    );
\rxcdrlock_reg2_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => rxcdrlock_reg1(2),
      Q => rxcdrlock_reg2(2),
      R => \^sr\(0)
    );
\rxcdrlock_reg2_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => rxcdrlock_reg1(3),
      Q => rxcdrlock_reg2(3),
      R => \^sr\(0)
    );
\rxpmaresetdone_reg1_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => pipe_rxpmaresetdone(0),
      Q => rxpmaresetdone_reg1(0),
      R => \^sr\(0)
    );
\rxpmaresetdone_reg1_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => pipe_rxpmaresetdone(1),
      Q => rxpmaresetdone_reg1(1),
      R => \^sr\(0)
    );
\rxpmaresetdone_reg1_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => pipe_rxpmaresetdone(2),
      Q => rxpmaresetdone_reg1(2),
      R => \^sr\(0)
    );
\rxpmaresetdone_reg1_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => pipe_rxpmaresetdone(3),
      Q => rxpmaresetdone_reg1(3),
      R => \^sr\(0)
    );
\rxpmaresetdone_reg2_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => rxpmaresetdone_reg1(0),
      Q => rxpmaresetdone_reg2(0),
      R => \^sr\(0)
    );
\rxpmaresetdone_reg2_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => rxpmaresetdone_reg1(1),
      Q => rxpmaresetdone_reg2(1),
      R => \^sr\(0)
    );
\rxpmaresetdone_reg2_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => rxpmaresetdone_reg1(2),
      Q => rxpmaresetdone_reg2(2),
      R => \^sr\(0)
    );
\rxpmaresetdone_reg2_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => rxpmaresetdone_reg1(3),
      Q => rxpmaresetdone_reg2(3),
      R => \^sr\(0)
    );
rxusrclk_rst_reg1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => '1',
      D => \^o1\,
      Q => rxusrclk_rst_reg1,
      R => '0'
    );
rxusrclk_rst_reg2_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => '1',
      D => rxusrclk_rst_reg1,
      Q => rxusrclk_rst_reg2,
      S => \^p_0_in__0\
    );
start_reg1_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => rst_drp_start,
      I1 => p_0_in30_in,
      O => DRP_START031_out
    );
\start_reg1_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => rst_drp_start,
      I1 => p_0_in55_in,
      O => DRP_START056_out
    );
\start_reg1_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => rst_drp_start,
      I1 => p_0_in35_in,
      O => DRP_START036_out
    );
\start_reg1_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => rst_drp_start,
      I1 => p_0_in4_in,
      O => DRP_START0
    );
\txsync_done_reg1_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => RST_TXSYNC_DONE(0),
      Q => txsync_done_reg1(0),
      R => \^sr\(0)
    );
\txsync_done_reg1_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => RST_TXSYNC_DONE(1),
      Q => txsync_done_reg1(1),
      R => \^sr\(0)
    );
\txsync_done_reg1_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => RST_TXSYNC_DONE(2),
      Q => txsync_done_reg1(2),
      R => \^sr\(0)
    );
\txsync_done_reg1_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => RST_TXSYNC_DONE(3),
      Q => txsync_done_reg1(3),
      R => \^sr\(0)
    );
\txsync_done_reg2_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => txsync_done_reg1(0),
      Q => txsync_done_reg2(0),
      R => \^sr\(0)
    );
\txsync_done_reg2_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => txsync_done_reg1(1),
      Q => txsync_done_reg2(1),
      R => \^sr\(0)
    );
\txsync_done_reg2_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => txsync_done_reg1(2),
      Q => txsync_done_reg2(2),
      R => \^sr\(0)
    );
\txsync_done_reg2_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => txsync_done_reg1(3),
      Q => txsync_done_reg2(3),
      R => \^sr\(0)
    );
userrdy_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA3FAA00"
    )
    port map (
      I0 => mmcm_lock_reg2,
      I1 => \n_0_FSM_onehot_fsm[17]_i_3\,
      I2 => n_0_userrdy_i_2,
      I3 => \n_0_FSM_onehot_fsm_reg[13]\,
      I4 => \^rst_userrdy\,
      O => n_0_userrdy_i_1
    );
userrdy_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_reg[15]\,
      I1 => \^out\(1),
      I2 => \n_0_FSM_onehot_fsm_reg[14]\,
      I3 => \^out\(2),
      I4 => \n_0_FSM_onehot_fsm[15]_i_2\,
      O => n_0_userrdy_i_2
    );
userrdy_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
    port map (
      C => I1,
      CE => '1',
      D => n_0_userrdy_i_1,
      Q => \^rst_userrdy\,
      R => \^sr\(0)
    );
x16_reg1_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => rst_drp_x16,
      I1 => p_0_in32_in,
      O => DRP_X16033_out
    );
\x16_reg1_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => rst_drp_x16,
      I1 => p_0_in57_in,
      O => DRP_X16058_out
    );
\x16_reg1_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => rst_drp_x16,
      I1 => p_0_in37_in,
      O => DRP_X16038_out
    );
\x16_reg1_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => rst_drp_x16,
      I1 => p_0_in5_in,
      O => DRP_X160
    );
x16x20_mode_reg1_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => rst_drp_x16x20_mode,
      I1 => p_0_in34_in,
      O => DRP_X16X20_MODE0
    );
\x16x20_mode_reg1_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => rst_drp_x16x20_mode,
      I1 => p_0_in59_in,
      O => DRP_X16X20_MODE060_out
    );
\x16x20_mode_reg1_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => rst_drp_x16x20_mode,
      I1 => p_0_in39_in,
      O => DRP_X16X20_MODE040_out
    );
\x16x20_mode_reg1_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => rst_drp_x16x20_mode,
      I1 => p_0_in61_in,
      O => DRP_X16X20_MODE062_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_7x_0_pcie3_7x_0_pipe_sync is
  port (
    SYNC_FSM_TX : out STD_LOGIC_VECTOR ( 5 downto 0 );
    pipe_sync_fsm_rx : out STD_LOGIC_VECTOR ( 6 downto 0 );
    SYNC_RXSYNC_DONEM_IN : out STD_LOGIC;
    SYNC_RXSYNC_DONE : out STD_LOGIC;
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    O5 : out STD_LOGIC;
    O6 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O7 : out STD_LOGIC;
    I1 : in STD_LOGIC;
    \p_0_in__0\ : in STD_LOGIC;
    SYNC_TXSYNC_START : in STD_LOGIC;
    I2 : in STD_LOGIC;
    SYNC_MMCM_LOCK : in STD_LOGIC;
    SYNC_TXDLYSRESETDONE : in STD_LOGIC;
    SYNC_TXPHINITDONE : in STD_LOGIC;
    SYNC_TXPHALIGNDONE : in STD_LOGIC;
    I3 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    PIPE_RXELECIDLE : in STD_LOGIC_VECTOR ( 0 to 0 );
    SYNC_RXCDRLOCK : in STD_LOGIC;
    SYNC_TXSYNCDONE : in STD_LOGIC;
    SYNC_RXSYNC_START : in STD_LOGIC;
    SYNC_RXDLYSRESETDONE : in STD_LOGIC;
    SYNC_RXPHALIGNDONE_M : in STD_LOGIC;
    SYNC_RXPHALIGNDONE_S : in STD_LOGIC;
    pipe_rxsyncdone : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_0_in7_in : in STD_LOGIC;
    p_1_in8_in : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_7x_0_pcie3_7x_0_pipe_sync : entity is "pcie3_7x_0_pipe_sync";
end pcie3_7x_0_pcie3_7x_0_pipe_sync;

architecture STRUCTURE of pcie3_7x_0_pcie3_7x_0_pipe_sync is
  signal \^o6\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^o7\ : STD_LOGIC;
  signal \^sync_fsm_tx\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \^sync_rxsync_donem_in\ : STD_LOGIC;
  signal fsm_tx : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal fsm_tx1 : STD_LOGIC;
  signal fsm_tx22_out : STD_LOGIC;
  signal gen3_reg1 : STD_LOGIC;
  signal gen3_reg2 : STD_LOGIC;
  signal mmcm_lock_reg1 : STD_LOGIC;
  signal mmcm_lock_reg2 : STD_LOGIC;
  signal \n_0_gth_channel.gthe2_channel_i_i_56\ : STD_LOGIC;
  signal \n_0_txsync_fsm.fsm_tx[5]_i_2\ : STD_LOGIC;
  signal \n_0_txsync_fsm.txdlyen_i_1\ : STD_LOGIC;
  signal \n_0_txsync_fsm.txdlyen_i_2\ : STD_LOGIC;
  signal \n_0_txsync_fsm.txdlyen_i_3\ : STD_LOGIC;
  signal \n_0_txsync_fsm.txdlyen_i_5\ : STD_LOGIC;
  signal \n_0_txsync_fsm.txsync_done_i_1\ : STD_LOGIC;
  signal \n_0_txsync_fsm.txsync_done_i_2\ : STD_LOGIC;
  signal \^pipe_sync_fsm_rx\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal rate_idle_reg1 : STD_LOGIC;
  signal rate_idle_reg2 : STD_LOGIC;
  signal rxcdrlock_reg1 : STD_LOGIC;
  signal rxcdrlock_reg2 : STD_LOGIC;
  signal rxdlysresetdone_reg1 : STD_LOGIC;
  signal rxdlysresetdone_reg2 : STD_LOGIC;
  signal rxelecidle_reg1 : STD_LOGIC;
  signal rxelecidle_reg2 : STD_LOGIC;
  signal rxphaligndone_m_reg1 : STD_LOGIC;
  signal rxphaligndone_m_reg2 : STD_LOGIC;
  signal rxphaligndone_s_reg1 : STD_LOGIC;
  signal rxphaligndone_s_reg2 : STD_LOGIC;
  signal rxsync_donem_reg1 : STD_LOGIC;
  signal rxsync_donem_reg2 : STD_LOGIC;
  signal rxsync_start_reg1 : STD_LOGIC;
  signal rxsync_start_reg2 : STD_LOGIC;
  signal rxsyncdone_reg1 : STD_LOGIC;
  signal rxsyncdone_reg2 : STD_LOGIC;
  signal txdlyen : STD_LOGIC;
  signal txdlysresetdone_reg1 : STD_LOGIC;
  signal txdlysresetdone_reg2 : STD_LOGIC;
  signal txdlysresetdone_reg3 : STD_LOGIC;
  signal txphaligndone_reg1 : STD_LOGIC;
  signal txphaligndone_reg2 : STD_LOGIC;
  signal txphaligndone_reg3 : STD_LOGIC;
  signal txphinitdone_reg1 : STD_LOGIC;
  signal txphinitdone_reg2 : STD_LOGIC;
  signal txphinitdone_reg3 : STD_LOGIC;
  signal txsync_start_reg1 : STD_LOGIC;
  signal txsync_start_reg2 : STD_LOGIC;
  signal txsync_start_reg3 : STD_LOGIC;
  signal txsyncdone_reg1 : STD_LOGIC;
  signal txsyncdone_reg2 : STD_LOGIC;
  signal txsyncdone_reg3 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of gen3_reg1_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of gen3_reg1_reg : label is "yes";
  attribute ASYNC_REG of gen3_reg2_reg : label is std.standard.true;
  attribute KEEP of gen3_reg2_reg : label is "yes";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gth_channel.gthe2_channel_i_i_7__0\ : label is "soft_lutpair36";
  attribute ASYNC_REG of mmcm_lock_reg1_reg : label is std.standard.true;
  attribute KEEP of mmcm_lock_reg1_reg : label is "yes";
  attribute ASYNC_REG of mmcm_lock_reg2_reg : label is std.standard.true;
  attribute KEEP of mmcm_lock_reg2_reg : label is "yes";
  attribute ASYNC_REG of rate_idle_reg1_reg : label is std.standard.true;
  attribute KEEP of rate_idle_reg1_reg : label is "yes";
  attribute ASYNC_REG of rate_idle_reg2_reg : label is std.standard.true;
  attribute KEEP of rate_idle_reg2_reg : label is "yes";
  attribute ASYNC_REG of rxcdrlock_reg1_reg : label is std.standard.true;
  attribute KEEP of rxcdrlock_reg1_reg : label is "yes";
  attribute ASYNC_REG of rxcdrlock_reg2_reg : label is std.standard.true;
  attribute KEEP of rxcdrlock_reg2_reg : label is "yes";
  attribute ASYNC_REG of rxdlysresetdone_reg1_reg : label is std.standard.true;
  attribute KEEP of rxdlysresetdone_reg1_reg : label is "yes";
  attribute ASYNC_REG of rxdlysresetdone_reg2_reg : label is std.standard.true;
  attribute KEEP of rxdlysresetdone_reg2_reg : label is "yes";
  attribute ASYNC_REG of rxelecidle_reg1_reg : label is std.standard.true;
  attribute KEEP of rxelecidle_reg1_reg : label is "yes";
  attribute ASYNC_REG of rxelecidle_reg2_reg : label is std.standard.true;
  attribute KEEP of rxelecidle_reg2_reg : label is "yes";
  attribute ASYNC_REG of rxphaligndone_m_reg1_reg : label is std.standard.true;
  attribute KEEP of rxphaligndone_m_reg1_reg : label is "yes";
  attribute ASYNC_REG of rxphaligndone_m_reg2_reg : label is std.standard.true;
  attribute KEEP of rxphaligndone_m_reg2_reg : label is "yes";
  attribute ASYNC_REG of rxphaligndone_s_reg1_reg : label is std.standard.true;
  attribute KEEP of rxphaligndone_s_reg1_reg : label is "yes";
  attribute ASYNC_REG of rxphaligndone_s_reg2_reg : label is std.standard.true;
  attribute KEEP of rxphaligndone_s_reg2_reg : label is "yes";
  attribute SOFT_HLUTNM of rxsync_donem_reg1_i_1 : label is "soft_lutpair36";
  attribute ASYNC_REG of rxsync_donem_reg1_reg : label is std.standard.true;
  attribute KEEP of rxsync_donem_reg1_reg : label is "yes";
  attribute ASYNC_REG of rxsync_donem_reg2_reg : label is std.standard.true;
  attribute KEEP of rxsync_donem_reg2_reg : label is "yes";
  attribute ASYNC_REG of rxsync_start_reg1_reg : label is std.standard.true;
  attribute KEEP of rxsync_start_reg1_reg : label is "yes";
  attribute ASYNC_REG of rxsync_start_reg2_reg : label is std.standard.true;
  attribute KEEP of rxsync_start_reg2_reg : label is "yes";
  attribute ASYNC_REG of rxsyncdone_reg1_reg : label is std.standard.true;
  attribute KEEP of rxsyncdone_reg1_reg : label is "yes";
  attribute ASYNC_REG of rxsyncdone_reg2_reg : label is std.standard.true;
  attribute KEEP of rxsyncdone_reg2_reg : label is "yes";
  attribute ASYNC_REG of txdlysresetdone_reg1_reg : label is std.standard.true;
  attribute KEEP of txdlysresetdone_reg1_reg : label is "yes";
  attribute ASYNC_REG of txdlysresetdone_reg2_reg : label is std.standard.true;
  attribute KEEP of txdlysresetdone_reg2_reg : label is "yes";
  attribute ASYNC_REG of txdlysresetdone_reg3_reg : label is std.standard.true;
  attribute KEEP of txdlysresetdone_reg3_reg : label is "yes";
  attribute ASYNC_REG of txphaligndone_reg1_reg : label is std.standard.true;
  attribute KEEP of txphaligndone_reg1_reg : label is "yes";
  attribute ASYNC_REG of txphaligndone_reg2_reg : label is std.standard.true;
  attribute KEEP of txphaligndone_reg2_reg : label is "yes";
  attribute ASYNC_REG of txphaligndone_reg3_reg : label is std.standard.true;
  attribute KEEP of txphaligndone_reg3_reg : label is "yes";
  attribute ASYNC_REG of txphinitdone_reg1_reg : label is std.standard.true;
  attribute KEEP of txphinitdone_reg1_reg : label is "yes";
  attribute ASYNC_REG of txphinitdone_reg2_reg : label is std.standard.true;
  attribute KEEP of txphinitdone_reg2_reg : label is "yes";
  attribute ASYNC_REG of txphinitdone_reg3_reg : label is std.standard.true;
  attribute KEEP of txphinitdone_reg3_reg : label is "yes";
  attribute ASYNC_REG of txsync_start_reg1_reg : label is std.standard.true;
  attribute KEEP of txsync_start_reg1_reg : label is "yes";
  attribute ASYNC_REG of txsync_start_reg2_reg : label is std.standard.true;
  attribute KEEP of txsync_start_reg2_reg : label is "yes";
  attribute ASYNC_REG of txsync_start_reg3_reg : label is std.standard.true;
  attribute KEEP of txsync_start_reg3_reg : label is "yes";
  attribute ASYNC_REG of txsyncdone_reg1_reg : label is std.standard.true;
  attribute KEEP of txsyncdone_reg1_reg : label is "yes";
  attribute ASYNC_REG of txsyncdone_reg2_reg : label is std.standard.true;
  attribute KEEP of txsyncdone_reg2_reg : label is "yes";
  attribute ASYNC_REG of txsyncdone_reg3_reg : label is std.standard.true;
  attribute KEEP of txsyncdone_reg3_reg : label is "yes";
begin
  O6(0) <= \^o6\(0);
  O7 <= \^o7\;
  SYNC_FSM_TX(5 downto 0) <= \^sync_fsm_tx\(5 downto 0);
  SYNC_RXSYNC_DONEM_IN <= \^sync_rxsync_donem_in\;
  pipe_sync_fsm_rx(6 downto 0) <= \^pipe_sync_fsm_rx\(6 downto 0);
gen3_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => I3,
      Q => gen3_reg1,
      R => \p_0_in__0\
    );
gen3_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => gen3_reg1,
      Q => gen3_reg2,
      R => \p_0_in__0\
    );
\gth_channel.gthe2_channel_i_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
    port map (
      I0 => \^sync_fsm_tx\(1),
      I1 => \^sync_fsm_tx\(5),
      I2 => \^sync_fsm_tx\(2),
      I3 => \^sync_fsm_tx\(3),
      I4 => \^sync_fsm_tx\(0),
      I5 => \^sync_fsm_tx\(4),
      O => O3
    );
\gth_channel.gthe2_channel_i_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
    port map (
      I0 => \^sync_fsm_tx\(1),
      I1 => \^sync_fsm_tx\(5),
      I2 => \^sync_fsm_tx\(4),
      I3 => \^sync_fsm_tx\(0),
      I4 => \^sync_fsm_tx\(2),
      I5 => \^sync_fsm_tx\(3),
      O => O2
    );
\gth_channel.gthe2_channel_i_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
    port map (
      I0 => \^sync_fsm_tx\(1),
      I1 => \^sync_fsm_tx\(5),
      I2 => \^sync_fsm_tx\(3),
      I3 => \^sync_fsm_tx\(2),
      I4 => \^sync_fsm_tx\(0),
      I5 => \^sync_fsm_tx\(4),
      O => O4
    );
\gth_channel.gthe2_channel_i_i_56\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => \^pipe_sync_fsm_rx\(0),
      I1 => \^pipe_sync_fsm_rx\(1),
      I2 => \^pipe_sync_fsm_rx\(6),
      I3 => \^pipe_sync_fsm_rx\(4),
      O => \n_0_gth_channel.gthe2_channel_i_i_56\
    );
\gth_channel.gthe2_channel_i_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
    port map (
      I0 => \^pipe_sync_fsm_rx\(2),
      I1 => \^pipe_sync_fsm_rx\(3),
      I2 => \^pipe_sync_fsm_rx\(5),
      I3 => \n_0_gth_channel.gthe2_channel_i_i_56\,
      O => O1
    );
\gth_channel.gthe2_channel_i_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
    port map (
      I0 => \n_0_gth_channel.gthe2_channel_i_i_56\,
      I1 => \^pipe_sync_fsm_rx\(5),
      I2 => \^pipe_sync_fsm_rx\(3),
      I3 => \^pipe_sync_fsm_rx\(2),
      O => O5
    );
mmcm_lock_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => SYNC_MMCM_LOCK,
      Q => mmcm_lock_reg1,
      R => \p_0_in__0\
    );
mmcm_lock_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => mmcm_lock_reg1,
      Q => mmcm_lock_reg2,
      R => \p_0_in__0\
    );
rate_idle_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => D(0),
      Q => rate_idle_reg1,
      R => \p_0_in__0\
    );
rate_idle_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => rate_idle_reg1,
      Q => rate_idle_reg2,
      R => \p_0_in__0\
    );
rxcdrlock_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => SYNC_RXCDRLOCK,
      Q => rxcdrlock_reg1,
      R => \p_0_in__0\
    );
rxcdrlock_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => rxcdrlock_reg1,
      Q => rxcdrlock_reg2,
      R => \p_0_in__0\
    );
rxdlysresetdone_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => SYNC_RXDLYSRESETDONE,
      Q => rxdlysresetdone_reg1,
      R => \p_0_in__0\
    );
rxdlysresetdone_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => rxdlysresetdone_reg1,
      Q => rxdlysresetdone_reg2,
      R => \p_0_in__0\
    );
rxelecidle_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => PIPE_RXELECIDLE(0),
      Q => rxelecidle_reg1,
      R => \p_0_in__0\
    );
rxelecidle_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => rxelecidle_reg1,
      Q => rxelecidle_reg2,
      R => \p_0_in__0\
    );
rxphaligndone_m_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => SYNC_RXPHALIGNDONE_M,
      Q => rxphaligndone_m_reg1,
      R => \p_0_in__0\
    );
rxphaligndone_m_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => rxphaligndone_m_reg1,
      Q => rxphaligndone_m_reg2,
      R => \p_0_in__0\
    );
rxphaligndone_s_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => SYNC_RXPHALIGNDONE_S,
      Q => rxphaligndone_s_reg1,
      R => \p_0_in__0\
    );
rxphaligndone_s_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => rxphaligndone_s_reg1,
      Q => rxphaligndone_s_reg2,
      R => \p_0_in__0\
    );
rxsync_donem_reg1_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
    port map (
      I0 => \^pipe_sync_fsm_rx\(2),
      I1 => \^pipe_sync_fsm_rx\(5),
      I2 => \^pipe_sync_fsm_rx\(3),
      I3 => \n_0_gth_channel.gthe2_channel_i_i_56\,
      O => \^sync_rxsync_donem_in\
    );
rxsync_donem_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => \^sync_rxsync_donem_in\,
      Q => rxsync_donem_reg1,
      R => \p_0_in__0\
    );
rxsync_donem_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => rxsync_donem_reg1,
      Q => rxsync_donem_reg2,
      R => \p_0_in__0\
    );
\rxsync_fsm_disable.fsm_rx_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => '1',
      Q => \^pipe_sync_fsm_rx\(0),
      R => '0'
    );
\rxsync_fsm_disable.fsm_rx_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => '0',
      Q => \^pipe_sync_fsm_rx\(1),
      R => '0'
    );
\rxsync_fsm_disable.fsm_rx_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => '0',
      Q => \^pipe_sync_fsm_rx\(2),
      R => '0'
    );
\rxsync_fsm_disable.fsm_rx_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => '0',
      Q => \^pipe_sync_fsm_rx\(3),
      R => '0'
    );
\rxsync_fsm_disable.fsm_rx_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => '0',
      Q => \^pipe_sync_fsm_rx\(4),
      R => '0'
    );
\rxsync_fsm_disable.fsm_rx_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => '0',
      Q => \^pipe_sync_fsm_rx\(5),
      R => '0'
    );
\rxsync_fsm_disable.fsm_rx_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => '0',
      Q => \^pipe_sync_fsm_rx\(6),
      R => '0'
    );
\rxsync_fsm_disable.rxdlyen_reg\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => '0',
      Q => SYNC_RXSYNC_DONE,
      R => '0'
    );
rxsync_start_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => SYNC_RXSYNC_START,
      Q => rxsync_start_reg1,
      R => \p_0_in__0\
    );
rxsync_start_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => rxsync_start_reg1,
      Q => rxsync_start_reg2,
      R => \p_0_in__0\
    );
rxsyncdone_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => pipe_rxsyncdone(0),
      Q => rxsyncdone_reg1,
      R => \p_0_in__0\
    );
rxsyncdone_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => rxsyncdone_reg1,
      Q => rxsyncdone_reg2,
      R => \p_0_in__0\
    );
txdlysresetdone_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => SYNC_TXDLYSRESETDONE,
      Q => txdlysresetdone_reg1,
      R => \p_0_in__0\
    );
txdlysresetdone_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => txdlysresetdone_reg1,
      Q => txdlysresetdone_reg2,
      R => \p_0_in__0\
    );
txdlysresetdone_reg3_reg: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => txdlysresetdone_reg2,
      Q => txdlysresetdone_reg3,
      R => \p_0_in__0\
    );
txphaligndone_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => SYNC_TXPHALIGNDONE,
      Q => txphaligndone_reg1,
      R => \p_0_in__0\
    );
txphaligndone_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => txphaligndone_reg1,
      Q => txphaligndone_reg2,
      R => \p_0_in__0\
    );
txphaligndone_reg3_reg: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => txphaligndone_reg2,
      Q => txphaligndone_reg3,
      R => \p_0_in__0\
    );
txphinitdone_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => SYNC_TXPHINITDONE,
      Q => txphinitdone_reg1,
      R => \p_0_in__0\
    );
txphinitdone_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => txphinitdone_reg1,
      Q => txphinitdone_reg2,
      R => \p_0_in__0\
    );
txphinitdone_reg3_reg: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => txphinitdone_reg2,
      Q => txphinitdone_reg3,
      R => \p_0_in__0\
    );
\txsync_fsm.fsm_tx[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F222FFFF"
    )
    port map (
      I0 => \^sync_fsm_tx\(0),
      I1 => txsync_start_reg2,
      I2 => \^sync_fsm_tx\(5),
      I3 => fsm_tx1,
      I4 => \n_0_txsync_fsm.fsm_tx[5]_i_2\,
      O => fsm_tx(0)
    );
\txsync_fsm.fsm_tx[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8080AA80"
    )
    port map (
      I0 => \n_0_txsync_fsm.fsm_tx[5]_i_2\,
      I1 => \^sync_fsm_tx\(0),
      I2 => txsync_start_reg2,
      I3 => \^sync_fsm_tx\(1),
      I4 => mmcm_lock_reg2,
      O => fsm_tx(1)
    );
\txsync_fsm.fsm_tx[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA80AA80808080"
    )
    port map (
      I0 => \n_0_txsync_fsm.fsm_tx[5]_i_2\,
      I1 => \^sync_fsm_tx\(1),
      I2 => mmcm_lock_reg2,
      I3 => txdlysresetdone_reg2,
      I4 => txdlysresetdone_reg3,
      I5 => \^sync_fsm_tx\(2),
      O => fsm_tx(2)
    );
\txsync_fsm.fsm_tx[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08080808AA080808"
    )
    port map (
      I0 => \n_0_txsync_fsm.fsm_tx[5]_i_2\,
      I1 => \^sync_fsm_tx\(3),
      I2 => fsm_tx22_out,
      I3 => \^sync_fsm_tx\(2),
      I4 => txdlysresetdone_reg2,
      I5 => txdlysresetdone_reg3,
      O => fsm_tx(3)
    );
\txsync_fsm.fsm_tx[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8080AA80"
    )
    port map (
      I0 => \n_0_txsync_fsm.fsm_tx[5]_i_2\,
      I1 => \^sync_fsm_tx\(3),
      I2 => fsm_tx22_out,
      I3 => \^sync_fsm_tx\(4),
      I4 => fsm_tx1,
      O => fsm_tx(4)
    );
\txsync_fsm.fsm_tx[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
    port map (
      I0 => txphinitdone_reg3,
      I1 => txphinitdone_reg2,
      I2 => p_0_in7_in,
      I3 => p_1_in8_in,
      O => fsm_tx22_out
    );
\txsync_fsm.fsm_tx[4]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
    port map (
      I0 => txphaligndone_reg3,
      I1 => txphaligndone_reg2,
      I2 => p_0_in7_in,
      I3 => p_1_in8_in,
      O => fsm_tx1
    );
\txsync_fsm.fsm_tx[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A888A808088808"
    )
    port map (
      I0 => \n_0_txsync_fsm.fsm_tx[5]_i_2\,
      I1 => \^sync_fsm_tx\(4),
      I2 => I1,
      I3 => txphaligndone_reg2,
      I4 => txphaligndone_reg3,
      I5 => \^sync_fsm_tx\(5),
      O => fsm_tx(5)
    );
\txsync_fsm.fsm_tx[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100010116"
    )
    port map (
      I0 => \^sync_fsm_tx\(0),
      I1 => \^sync_fsm_tx\(1),
      I2 => \^sync_fsm_tx\(2),
      I3 => \^sync_fsm_tx\(3),
      I4 => \^sync_fsm_tx\(4),
      I5 => \^sync_fsm_tx\(5),
      O => \n_0_txsync_fsm.fsm_tx[5]_i_2\
    );
\txsync_fsm.fsm_tx_reg[0]\: unisim.vcomponents.FDSE
    port map (
      C => I2,
      CE => '1',
      D => fsm_tx(0),
      Q => \^sync_fsm_tx\(0),
      S => \p_0_in__0\
    );
\txsync_fsm.fsm_tx_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => fsm_tx(1),
      Q => \^sync_fsm_tx\(1),
      R => \p_0_in__0\
    );
\txsync_fsm.fsm_tx_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => fsm_tx(2),
      Q => \^sync_fsm_tx\(2),
      R => \p_0_in__0\
    );
\txsync_fsm.fsm_tx_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => fsm_tx(3),
      Q => \^sync_fsm_tx\(3),
      R => \p_0_in__0\
    );
\txsync_fsm.fsm_tx_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => fsm_tx(4),
      Q => \^sync_fsm_tx\(4),
      R => \p_0_in__0\
    );
\txsync_fsm.fsm_tx_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => fsm_tx(5),
      Q => \^sync_fsm_tx\(5),
      R => \p_0_in__0\
    );
\txsync_fsm.txdlyen_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040FFFF00400000"
    )
    port map (
      I0 => \n_0_txsync_fsm.txdlyen_i_2\,
      I1 => \n_0_txsync_fsm.txdlyen_i_3\,
      I2 => \^sync_fsm_tx\(5),
      I3 => \^sync_fsm_tx\(1),
      I4 => txdlyen,
      I5 => \^o7\,
      O => \n_0_txsync_fsm.txdlyen_i_1\
    );
\txsync_fsm.txdlyen_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \^sync_fsm_tx\(3),
      I1 => \^sync_fsm_tx\(2),
      O => \n_0_txsync_fsm.txdlyen_i_2\
    );
\txsync_fsm.txdlyen_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \^sync_fsm_tx\(4),
      I1 => \^sync_fsm_tx\(0),
      O => \n_0_txsync_fsm.txdlyen_i_3\
    );
\txsync_fsm.txdlyen_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFEF"
    )
    port map (
      I0 => txsync_start_reg2,
      I1 => \^sync_fsm_tx\(4),
      I2 => \^sync_fsm_tx\(0),
      I3 => \n_0_txsync_fsm.txdlyen_i_5\,
      I4 => \^sync_fsm_tx\(3),
      I5 => \^sync_fsm_tx\(2),
      O => txdlyen
    );
\txsync_fsm.txdlyen_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \^sync_fsm_tx\(1),
      I1 => \^sync_fsm_tx\(5),
      O => \n_0_txsync_fsm.txdlyen_i_5\
    );
\txsync_fsm.txdlyen_reg\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => \n_0_txsync_fsm.txdlyen_i_1\,
      Q => \^o7\,
      R => \p_0_in__0\
    );
\txsync_fsm.txsync_done_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22A2FFFF22A20000"
    )
    port map (
      I0 => \n_0_txsync_fsm.txsync_done_i_2\,
      I1 => I1,
      I2 => txphaligndone_reg2,
      I3 => txphaligndone_reg3,
      I4 => txdlyen,
      I5 => \^o6\(0),
      O => \n_0_txsync_fsm.txsync_done_i_1\
    );
\txsync_fsm.txsync_done_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
    port map (
      I0 => \^sync_fsm_tx\(3),
      I1 => \^sync_fsm_tx\(2),
      I2 => \^sync_fsm_tx\(5),
      I3 => \^sync_fsm_tx\(1),
      I4 => \^sync_fsm_tx\(0),
      I5 => \^sync_fsm_tx\(4),
      O => \n_0_txsync_fsm.txsync_done_i_2\
    );
\txsync_fsm.txsync_done_reg\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => \n_0_txsync_fsm.txsync_done_i_1\,
      Q => \^o6\(0),
      R => \p_0_in__0\
    );
txsync_start_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => SYNC_TXSYNC_START,
      Q => txsync_start_reg1,
      R => \p_0_in__0\
    );
txsync_start_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => txsync_start_reg1,
      Q => txsync_start_reg2,
      R => \p_0_in__0\
    );
txsync_start_reg3_reg: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => txsync_start_reg2,
      Q => txsync_start_reg3,
      R => \p_0_in__0\
    );
txsyncdone_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => SYNC_TXSYNCDONE,
      Q => txsyncdone_reg1,
      R => \p_0_in__0\
    );
txsyncdone_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => txsyncdone_reg1,
      Q => txsyncdone_reg2,
      R => \p_0_in__0\
    );
txsyncdone_reg3_reg: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => txsyncdone_reg2,
      Q => txsyncdone_reg3,
      R => \p_0_in__0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_7x_0_pcie3_7x_0_pipe_sync_10 is
  port (
    SYNC_FSM_TX : out STD_LOGIC_VECTOR ( 5 downto 0 );
    pipe_sync_fsm_rx : out STD_LOGIC_VECTOR ( 6 downto 0 );
    SYNC_RXSYNC_DONE : out STD_LOGIC;
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    O5 : out STD_LOGIC;
    O6 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O7 : out STD_LOGIC;
    p_0_in7_in : in STD_LOGIC;
    p_1_in8_in : in STD_LOGIC;
    \p_0_in__0\ : in STD_LOGIC;
    SYNC_TXSYNC_START : in STD_LOGIC;
    I1 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    SYNC_TXDLYSRESETDONE : in STD_LOGIC;
    SYNC_TXPHINITDONE : in STD_LOGIC;
    txsyncallin : in STD_LOGIC;
    SYNC_RXSYNC_DONEM_IN : in STD_LOGIC;
    SYNC_GEN3 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    PIPE_RXELECIDLE : in STD_LOGIC_VECTOR ( 0 to 0 );
    SYNC_RXCDRLOCK : in STD_LOGIC;
    SYNC_TXSYNCDONE : in STD_LOGIC;
    SYNC_RXSYNC_START : in STD_LOGIC;
    SYNC_RXDLYSRESETDONE : in STD_LOGIC;
    I3 : in STD_LOGIC;
    SYNC_RXPHALIGNDONE_S : in STD_LOGIC;
    pipe_rxsyncdone : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_7x_0_pcie3_7x_0_pipe_sync_10 : entity is "pcie3_7x_0_pipe_sync";
end pcie3_7x_0_pcie3_7x_0_pipe_sync_10;

architecture STRUCTURE of pcie3_7x_0_pcie3_7x_0_pipe_sync_10 is
  signal \^o6\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^o7\ : STD_LOGIC;
  signal \^sync_fsm_tx\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal fsm_tx : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal fsm_tx22_out : STD_LOGIC;
  signal gen3_reg1 : STD_LOGIC;
  signal gen3_reg2 : STD_LOGIC;
  signal mmcm_lock_reg1 : STD_LOGIC;
  signal mmcm_lock_reg2 : STD_LOGIC;
  signal \n_0_gth_channel.gthe2_channel_i_i_56__1\ : STD_LOGIC;
  signal \n_0_txsync_fsm.fsm_tx[4]_i_3__1\ : STD_LOGIC;
  signal \n_0_txsync_fsm.fsm_tx[5]_i_2__1\ : STD_LOGIC;
  signal \n_0_txsync_fsm.txdlyen_i_1__1\ : STD_LOGIC;
  signal \n_0_txsync_fsm.txdlyen_i_3__1\ : STD_LOGIC;
  signal \n_0_txsync_fsm.txsync_done_i_1__1\ : STD_LOGIC;
  signal \n_0_txsync_fsm.txsync_done_i_2__1\ : STD_LOGIC;
  signal \n_0_txsync_fsm.txsync_done_i_3__0\ : STD_LOGIC;
  signal \^pipe_sync_fsm_rx\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal rate_idle_reg1 : STD_LOGIC;
  signal rate_idle_reg2 : STD_LOGIC;
  signal rxcdrlock_reg1 : STD_LOGIC;
  signal rxcdrlock_reg2 : STD_LOGIC;
  signal rxdlysresetdone_reg1 : STD_LOGIC;
  signal rxdlysresetdone_reg2 : STD_LOGIC;
  signal rxelecidle_reg1 : STD_LOGIC;
  signal rxelecidle_reg2 : STD_LOGIC;
  signal rxphaligndone_m_reg1 : STD_LOGIC;
  signal rxphaligndone_m_reg2 : STD_LOGIC;
  signal rxphaligndone_s_reg1 : STD_LOGIC;
  signal rxphaligndone_s_reg2 : STD_LOGIC;
  signal rxsync_donem_reg1 : STD_LOGIC;
  signal rxsync_donem_reg2 : STD_LOGIC;
  signal rxsync_start_reg1 : STD_LOGIC;
  signal rxsync_start_reg2 : STD_LOGIC;
  signal rxsyncdone_reg1 : STD_LOGIC;
  signal rxsyncdone_reg2 : STD_LOGIC;
  signal txdlyen : STD_LOGIC;
  signal txdlysresetdone_reg1 : STD_LOGIC;
  signal txdlysresetdone_reg2 : STD_LOGIC;
  signal txdlysresetdone_reg3 : STD_LOGIC;
  signal txphaligndone_reg1 : STD_LOGIC;
  signal txphaligndone_reg2 : STD_LOGIC;
  signal txphaligndone_reg3 : STD_LOGIC;
  signal txphinitdone_reg1 : STD_LOGIC;
  signal txphinitdone_reg2 : STD_LOGIC;
  signal txphinitdone_reg3 : STD_LOGIC;
  signal txsync_start_reg1 : STD_LOGIC;
  signal txsync_start_reg2 : STD_LOGIC;
  signal txsync_start_reg3 : STD_LOGIC;
  signal txsyncdone_reg1 : STD_LOGIC;
  signal txsyncdone_reg2 : STD_LOGIC;
  signal txsyncdone_reg3 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of gen3_reg1_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of gen3_reg1_reg : label is "yes";
  attribute ASYNC_REG of gen3_reg2_reg : label is std.standard.true;
  attribute KEEP of gen3_reg2_reg : label is "yes";
  attribute ASYNC_REG of mmcm_lock_reg1_reg : label is std.standard.true;
  attribute KEEP of mmcm_lock_reg1_reg : label is "yes";
  attribute ASYNC_REG of mmcm_lock_reg2_reg : label is std.standard.true;
  attribute KEEP of mmcm_lock_reg2_reg : label is "yes";
  attribute ASYNC_REG of rate_idle_reg1_reg : label is std.standard.true;
  attribute KEEP of rate_idle_reg1_reg : label is "yes";
  attribute ASYNC_REG of rate_idle_reg2_reg : label is std.standard.true;
  attribute KEEP of rate_idle_reg2_reg : label is "yes";
  attribute ASYNC_REG of rxcdrlock_reg1_reg : label is std.standard.true;
  attribute KEEP of rxcdrlock_reg1_reg : label is "yes";
  attribute ASYNC_REG of rxcdrlock_reg2_reg : label is std.standard.true;
  attribute KEEP of rxcdrlock_reg2_reg : label is "yes";
  attribute ASYNC_REG of rxdlysresetdone_reg1_reg : label is std.standard.true;
  attribute KEEP of rxdlysresetdone_reg1_reg : label is "yes";
  attribute ASYNC_REG of rxdlysresetdone_reg2_reg : label is std.standard.true;
  attribute KEEP of rxdlysresetdone_reg2_reg : label is "yes";
  attribute ASYNC_REG of rxelecidle_reg1_reg : label is std.standard.true;
  attribute KEEP of rxelecidle_reg1_reg : label is "yes";
  attribute ASYNC_REG of rxelecidle_reg2_reg : label is std.standard.true;
  attribute KEEP of rxelecidle_reg2_reg : label is "yes";
  attribute ASYNC_REG of rxphaligndone_m_reg1_reg : label is std.standard.true;
  attribute KEEP of rxphaligndone_m_reg1_reg : label is "yes";
  attribute ASYNC_REG of rxphaligndone_m_reg2_reg : label is std.standard.true;
  attribute KEEP of rxphaligndone_m_reg2_reg : label is "yes";
  attribute ASYNC_REG of rxphaligndone_s_reg1_reg : label is std.standard.true;
  attribute KEEP of rxphaligndone_s_reg1_reg : label is "yes";
  attribute ASYNC_REG of rxphaligndone_s_reg2_reg : label is std.standard.true;
  attribute KEEP of rxphaligndone_s_reg2_reg : label is "yes";
  attribute ASYNC_REG of rxsync_donem_reg1_reg : label is std.standard.true;
  attribute KEEP of rxsync_donem_reg1_reg : label is "yes";
  attribute ASYNC_REG of rxsync_donem_reg2_reg : label is std.standard.true;
  attribute KEEP of rxsync_donem_reg2_reg : label is "yes";
  attribute ASYNC_REG of rxsync_start_reg1_reg : label is std.standard.true;
  attribute KEEP of rxsync_start_reg1_reg : label is "yes";
  attribute ASYNC_REG of rxsync_start_reg2_reg : label is std.standard.true;
  attribute KEEP of rxsync_start_reg2_reg : label is "yes";
  attribute ASYNC_REG of rxsyncdone_reg1_reg : label is std.standard.true;
  attribute KEEP of rxsyncdone_reg1_reg : label is "yes";
  attribute ASYNC_REG of rxsyncdone_reg2_reg : label is std.standard.true;
  attribute KEEP of rxsyncdone_reg2_reg : label is "yes";
  attribute ASYNC_REG of txdlysresetdone_reg1_reg : label is std.standard.true;
  attribute KEEP of txdlysresetdone_reg1_reg : label is "yes";
  attribute ASYNC_REG of txdlysresetdone_reg2_reg : label is std.standard.true;
  attribute KEEP of txdlysresetdone_reg2_reg : label is "yes";
  attribute ASYNC_REG of txdlysresetdone_reg3_reg : label is std.standard.true;
  attribute KEEP of txdlysresetdone_reg3_reg : label is "yes";
  attribute ASYNC_REG of txphaligndone_reg1_reg : label is std.standard.true;
  attribute KEEP of txphaligndone_reg1_reg : label is "yes";
  attribute ASYNC_REG of txphaligndone_reg2_reg : label is std.standard.true;
  attribute KEEP of txphaligndone_reg2_reg : label is "yes";
  attribute ASYNC_REG of txphaligndone_reg3_reg : label is std.standard.true;
  attribute KEEP of txphaligndone_reg3_reg : label is "yes";
  attribute ASYNC_REG of txphinitdone_reg1_reg : label is std.standard.true;
  attribute KEEP of txphinitdone_reg1_reg : label is "yes";
  attribute ASYNC_REG of txphinitdone_reg2_reg : label is std.standard.true;
  attribute KEEP of txphinitdone_reg2_reg : label is "yes";
  attribute ASYNC_REG of txphinitdone_reg3_reg : label is std.standard.true;
  attribute KEEP of txphinitdone_reg3_reg : label is "yes";
  attribute ASYNC_REG of txsync_start_reg1_reg : label is std.standard.true;
  attribute KEEP of txsync_start_reg1_reg : label is "yes";
  attribute ASYNC_REG of txsync_start_reg2_reg : label is std.standard.true;
  attribute KEEP of txsync_start_reg2_reg : label is "yes";
  attribute ASYNC_REG of txsync_start_reg3_reg : label is std.standard.true;
  attribute KEEP of txsync_start_reg3_reg : label is "yes";
  attribute ASYNC_REG of txsyncdone_reg1_reg : label is std.standard.true;
  attribute KEEP of txsyncdone_reg1_reg : label is "yes";
  attribute ASYNC_REG of txsyncdone_reg2_reg : label is std.standard.true;
  attribute KEEP of txsyncdone_reg2_reg : label is "yes";
  attribute ASYNC_REG of txsyncdone_reg3_reg : label is std.standard.true;
  attribute KEEP of txsyncdone_reg3_reg : label is "yes";
begin
  O6(0) <= \^o6\(0);
  O7 <= \^o7\;
  SYNC_FSM_TX(5 downto 0) <= \^sync_fsm_tx\(5 downto 0);
  pipe_sync_fsm_rx(6 downto 0) <= \^pipe_sync_fsm_rx\(6 downto 0);
gen3_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => SYNC_GEN3,
      Q => gen3_reg1,
      R => \p_0_in__0\
    );
gen3_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => gen3_reg1,
      Q => gen3_reg2,
      R => \p_0_in__0\
    );
\gth_channel.gthe2_channel_i_i_10__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
    port map (
      I0 => \^sync_fsm_tx\(1),
      I1 => \^sync_fsm_tx\(5),
      I2 => \^sync_fsm_tx\(2),
      I3 => \^sync_fsm_tx\(3),
      I4 => \^sync_fsm_tx\(0),
      I5 => \^sync_fsm_tx\(4),
      O => O4
    );
\gth_channel.gthe2_channel_i_i_11__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
    port map (
      I0 => \^sync_fsm_tx\(1),
      I1 => \^sync_fsm_tx\(5),
      I2 => \^sync_fsm_tx\(4),
      I3 => \^sync_fsm_tx\(0),
      I4 => \^sync_fsm_tx\(2),
      I5 => \^sync_fsm_tx\(3),
      O => O3
    );
\gth_channel.gthe2_channel_i_i_12__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
    port map (
      I0 => \^sync_fsm_tx\(1),
      I1 => \^sync_fsm_tx\(5),
      I2 => \^sync_fsm_tx\(3),
      I3 => \^sync_fsm_tx\(2),
      I4 => \^sync_fsm_tx\(0),
      I5 => \^sync_fsm_tx\(4),
      O => O5
    );
\gth_channel.gthe2_channel_i_i_56__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => \^pipe_sync_fsm_rx\(0),
      I1 => \^pipe_sync_fsm_rx\(1),
      I2 => \^pipe_sync_fsm_rx\(6),
      I3 => \^pipe_sync_fsm_rx\(4),
      O => \n_0_gth_channel.gthe2_channel_i_i_56__1\
    );
\gth_channel.gthe2_channel_i_i_7__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
    port map (
      I0 => \^pipe_sync_fsm_rx\(2),
      I1 => \^pipe_sync_fsm_rx\(3),
      I2 => \^pipe_sync_fsm_rx\(5),
      I3 => \n_0_gth_channel.gthe2_channel_i_i_56__1\,
      O => O2
    );
\gth_channel.gthe2_channel_i_i_8__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
    port map (
      I0 => \n_0_gth_channel.gthe2_channel_i_i_56__1\,
      I1 => \^pipe_sync_fsm_rx\(5),
      I2 => \^pipe_sync_fsm_rx\(3),
      I3 => \^pipe_sync_fsm_rx\(2),
      I4 => rxsync_donem_reg2,
      O => O1
    );
mmcm_lock_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => I2,
      Q => mmcm_lock_reg1,
      R => \p_0_in__0\
    );
mmcm_lock_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => mmcm_lock_reg1,
      Q => mmcm_lock_reg2,
      R => \p_0_in__0\
    );
rate_idle_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => D(0),
      Q => rate_idle_reg1,
      R => \p_0_in__0\
    );
rate_idle_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => rate_idle_reg1,
      Q => rate_idle_reg2,
      R => \p_0_in__0\
    );
rxcdrlock_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => SYNC_RXCDRLOCK,
      Q => rxcdrlock_reg1,
      R => \p_0_in__0\
    );
rxcdrlock_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => rxcdrlock_reg1,
      Q => rxcdrlock_reg2,
      R => \p_0_in__0\
    );
rxdlysresetdone_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => SYNC_RXDLYSRESETDONE,
      Q => rxdlysresetdone_reg1,
      R => \p_0_in__0\
    );
rxdlysresetdone_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => rxdlysresetdone_reg1,
      Q => rxdlysresetdone_reg2,
      R => \p_0_in__0\
    );
rxelecidle_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => PIPE_RXELECIDLE(0),
      Q => rxelecidle_reg1,
      R => \p_0_in__0\
    );
rxelecidle_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => rxelecidle_reg1,
      Q => rxelecidle_reg2,
      R => \p_0_in__0\
    );
rxphaligndone_m_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => I3,
      Q => rxphaligndone_m_reg1,
      R => \p_0_in__0\
    );
rxphaligndone_m_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => rxphaligndone_m_reg1,
      Q => rxphaligndone_m_reg2,
      R => \p_0_in__0\
    );
rxphaligndone_s_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => SYNC_RXPHALIGNDONE_S,
      Q => rxphaligndone_s_reg1,
      R => \p_0_in__0\
    );
rxphaligndone_s_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => rxphaligndone_s_reg1,
      Q => rxphaligndone_s_reg2,
      R => \p_0_in__0\
    );
rxsync_donem_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => SYNC_RXSYNC_DONEM_IN,
      Q => rxsync_donem_reg1,
      R => \p_0_in__0\
    );
rxsync_donem_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => rxsync_donem_reg1,
      Q => rxsync_donem_reg2,
      R => \p_0_in__0\
    );
\rxsync_fsm_disable.fsm_rx_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => '1',
      Q => \^pipe_sync_fsm_rx\(0),
      R => '0'
    );
\rxsync_fsm_disable.fsm_rx_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => '0',
      Q => \^pipe_sync_fsm_rx\(1),
      R => '0'
    );
\rxsync_fsm_disable.fsm_rx_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => '0',
      Q => \^pipe_sync_fsm_rx\(2),
      R => '0'
    );
\rxsync_fsm_disable.fsm_rx_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => '0',
      Q => \^pipe_sync_fsm_rx\(3),
      R => '0'
    );
\rxsync_fsm_disable.fsm_rx_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => '0',
      Q => \^pipe_sync_fsm_rx\(4),
      R => '0'
    );
\rxsync_fsm_disable.fsm_rx_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => '0',
      Q => \^pipe_sync_fsm_rx\(5),
      R => '0'
    );
\rxsync_fsm_disable.fsm_rx_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => '0',
      Q => \^pipe_sync_fsm_rx\(6),
      R => '0'
    );
\rxsync_fsm_disable.rxdlyen_reg\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => '0',
      Q => SYNC_RXSYNC_DONE,
      R => '0'
    );
rxsync_start_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => SYNC_RXSYNC_START,
      Q => rxsync_start_reg1,
      R => \p_0_in__0\
    );
rxsync_start_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => rxsync_start_reg1,
      Q => rxsync_start_reg2,
      R => \p_0_in__0\
    );
rxsyncdone_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => pipe_rxsyncdone(0),
      Q => rxsyncdone_reg1,
      R => \p_0_in__0\
    );
rxsyncdone_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => rxsyncdone_reg1,
      Q => rxsyncdone_reg2,
      R => \p_0_in__0\
    );
txdlysresetdone_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => SYNC_TXDLYSRESETDONE,
      Q => txdlysresetdone_reg1,
      R => \p_0_in__0\
    );
txdlysresetdone_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => txdlysresetdone_reg1,
      Q => txdlysresetdone_reg2,
      R => \p_0_in__0\
    );
txdlysresetdone_reg3_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => txdlysresetdone_reg2,
      Q => txdlysresetdone_reg3,
      R => \p_0_in__0\
    );
txphaligndone_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => txsyncallin,
      Q => txphaligndone_reg1,
      R => \p_0_in__0\
    );
txphaligndone_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => txphaligndone_reg1,
      Q => txphaligndone_reg2,
      R => \p_0_in__0\
    );
txphaligndone_reg3_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => txphaligndone_reg2,
      Q => txphaligndone_reg3,
      R => \p_0_in__0\
    );
txphinitdone_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => SYNC_TXPHINITDONE,
      Q => txphinitdone_reg1,
      R => \p_0_in__0\
    );
txphinitdone_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => txphinitdone_reg1,
      Q => txphinitdone_reg2,
      R => \p_0_in__0\
    );
txphinitdone_reg3_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => txphinitdone_reg2,
      Q => txphinitdone_reg3,
      R => \p_0_in__0\
    );
\txsync_fsm.fsm_tx[0]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F2FF"
    )
    port map (
      I0 => \^sync_fsm_tx\(0),
      I1 => txsync_start_reg2,
      I2 => \^sync_fsm_tx\(5),
      I3 => \n_0_txsync_fsm.fsm_tx[5]_i_2__1\,
      O => fsm_tx(0)
    );
\txsync_fsm.fsm_tx[1]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8080AA80"
    )
    port map (
      I0 => \n_0_txsync_fsm.fsm_tx[5]_i_2__1\,
      I1 => \^sync_fsm_tx\(0),
      I2 => txsync_start_reg2,
      I3 => \^sync_fsm_tx\(1),
      I4 => mmcm_lock_reg2,
      O => fsm_tx(1)
    );
\txsync_fsm.fsm_tx[2]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA80AA80808080"
    )
    port map (
      I0 => \n_0_txsync_fsm.fsm_tx[5]_i_2__1\,
      I1 => \^sync_fsm_tx\(1),
      I2 => mmcm_lock_reg2,
      I3 => txdlysresetdone_reg2,
      I4 => txdlysresetdone_reg3,
      I5 => \^sync_fsm_tx\(2),
      O => fsm_tx(2)
    );
\txsync_fsm.fsm_tx[3]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08080808AA080808"
    )
    port map (
      I0 => \n_0_txsync_fsm.fsm_tx[5]_i_2__1\,
      I1 => \^sync_fsm_tx\(3),
      I2 => fsm_tx22_out,
      I3 => \^sync_fsm_tx\(2),
      I4 => txdlysresetdone_reg2,
      I5 => txdlysresetdone_reg3,
      O => fsm_tx(3)
    );
\txsync_fsm.fsm_tx[4]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8080AA80"
    )
    port map (
      I0 => \n_0_txsync_fsm.fsm_tx[5]_i_2__1\,
      I1 => \^sync_fsm_tx\(3),
      I2 => fsm_tx22_out,
      I3 => \^sync_fsm_tx\(4),
      I4 => \n_0_txsync_fsm.fsm_tx[4]_i_3__1\,
      O => fsm_tx(4)
    );
\txsync_fsm.fsm_tx[4]_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
    port map (
      I0 => txphinitdone_reg3,
      I1 => txphinitdone_reg2,
      I2 => p_0_in7_in,
      I3 => p_1_in8_in,
      O => fsm_tx22_out
    );
\txsync_fsm.fsm_tx[4]_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
    port map (
      I0 => txphaligndone_reg3,
      I1 => txphaligndone_reg2,
      I2 => p_0_in7_in,
      I3 => p_1_in8_in,
      O => \n_0_txsync_fsm.fsm_tx[4]_i_3__1\
    );
\txsync_fsm.fsm_tx[5]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA20202000000000"
    )
    port map (
      I0 => \n_0_txsync_fsm.fsm_tx[5]_i_2__1\,
      I1 => txphaligndone_reg3,
      I2 => txphaligndone_reg2,
      I3 => p_0_in7_in,
      I4 => p_1_in8_in,
      I5 => \^sync_fsm_tx\(4),
      O => fsm_tx(5)
    );
\txsync_fsm.fsm_tx[5]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100010116"
    )
    port map (
      I0 => \^sync_fsm_tx\(0),
      I1 => \^sync_fsm_tx\(1),
      I2 => \^sync_fsm_tx\(2),
      I3 => \^sync_fsm_tx\(3),
      I4 => \^sync_fsm_tx\(4),
      I5 => \^sync_fsm_tx\(5),
      O => \n_0_txsync_fsm.fsm_tx[5]_i_2__1\
    );
\txsync_fsm.fsm_tx_reg[0]\: unisim.vcomponents.FDSE
    port map (
      C => I1,
      CE => '1',
      D => fsm_tx(0),
      Q => \^sync_fsm_tx\(0),
      S => \p_0_in__0\
    );
\txsync_fsm.fsm_tx_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => fsm_tx(1),
      Q => \^sync_fsm_tx\(1),
      R => \p_0_in__0\
    );
\txsync_fsm.fsm_tx_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => fsm_tx(2),
      Q => \^sync_fsm_tx\(2),
      R => \p_0_in__0\
    );
\txsync_fsm.fsm_tx_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => fsm_tx(3),
      Q => \^sync_fsm_tx\(3),
      R => \p_0_in__0\
    );
\txsync_fsm.fsm_tx_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => fsm_tx(4),
      Q => \^sync_fsm_tx\(4),
      R => \p_0_in__0\
    );
\txsync_fsm.fsm_tx_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => fsm_tx(5),
      Q => \^sync_fsm_tx\(5),
      R => \p_0_in__0\
    );
\txsync_fsm.txdlyen_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => txdlyen,
      I1 => \^o7\,
      O => \n_0_txsync_fsm.txdlyen_i_1__1\
    );
\txsync_fsm.txdlyen_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFEF"
    )
    port map (
      I0 => txsync_start_reg2,
      I1 => \^sync_fsm_tx\(4),
      I2 => \^sync_fsm_tx\(0),
      I3 => \n_0_txsync_fsm.txdlyen_i_3__1\,
      I4 => \^sync_fsm_tx\(3),
      I5 => \^sync_fsm_tx\(2),
      O => txdlyen
    );
\txsync_fsm.txdlyen_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \^sync_fsm_tx\(1),
      I1 => \^sync_fsm_tx\(5),
      O => \n_0_txsync_fsm.txdlyen_i_3__1\
    );
\txsync_fsm.txdlyen_reg\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => \n_0_txsync_fsm.txdlyen_i_1__1\,
      Q => \^o7\,
      R => \p_0_in__0\
    );
\txsync_fsm.txsync_done_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0400FFFF04000000"
    )
    port map (
      I0 => \n_0_txsync_fsm.txsync_done_i_2__1\,
      I1 => \^sync_fsm_tx\(5),
      I2 => \^sync_fsm_tx\(1),
      I3 => \n_0_txsync_fsm.txsync_done_i_3__0\,
      I4 => txdlyen,
      I5 => \^o6\(0),
      O => \n_0_txsync_fsm.txsync_done_i_1__1\
    );
\txsync_fsm.txsync_done_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \^sync_fsm_tx\(3),
      I1 => \^sync_fsm_tx\(2),
      O => \n_0_txsync_fsm.txsync_done_i_2__1\
    );
\txsync_fsm.txsync_done_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \^sync_fsm_tx\(4),
      I1 => \^sync_fsm_tx\(0),
      O => \n_0_txsync_fsm.txsync_done_i_3__0\
    );
\txsync_fsm.txsync_done_reg\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => \n_0_txsync_fsm.txsync_done_i_1__1\,
      Q => \^o6\(0),
      R => \p_0_in__0\
    );
txsync_start_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => SYNC_TXSYNC_START,
      Q => txsync_start_reg1,
      R => \p_0_in__0\
    );
txsync_start_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => txsync_start_reg1,
      Q => txsync_start_reg2,
      R => \p_0_in__0\
    );
txsync_start_reg3_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => txsync_start_reg2,
      Q => txsync_start_reg3,
      R => \p_0_in__0\
    );
txsyncdone_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => SYNC_TXSYNCDONE,
      Q => txsyncdone_reg1,
      R => \p_0_in__0\
    );
txsyncdone_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => txsyncdone_reg1,
      Q => txsyncdone_reg2,
      R => \p_0_in__0\
    );
txsyncdone_reg3_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => txsyncdone_reg2,
      Q => txsyncdone_reg3,
      R => \p_0_in__0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_7x_0_pcie3_7x_0_pipe_sync_16 is
  port (
    SYNC_FSM_TX : out STD_LOGIC_VECTOR ( 5 downto 0 );
    pipe_sync_fsm_rx : out STD_LOGIC_VECTOR ( 6 downto 0 );
    SYNC_RXSYNC_DONE : out STD_LOGIC;
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    O5 : out STD_LOGIC;
    O6 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O7 : out STD_LOGIC;
    p_0_in7_in : in STD_LOGIC;
    p_1_in8_in : in STD_LOGIC;
    \p_0_in__0\ : in STD_LOGIC;
    SYNC_TXSYNC_START : in STD_LOGIC;
    I1 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    SYNC_TXDLYSRESETDONE : in STD_LOGIC;
    I3 : in STD_LOGIC;
    txsyncallin : in STD_LOGIC;
    SYNC_RXSYNC_DONEM_IN : in STD_LOGIC;
    SYNC_GEN3 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    PIPE_RXELECIDLE : in STD_LOGIC_VECTOR ( 0 to 0 );
    SYNC_RXCDRLOCK : in STD_LOGIC;
    SYNC_TXSYNCDONE : in STD_LOGIC;
    SYNC_RXSYNC_START : in STD_LOGIC;
    SYNC_RXDLYSRESETDONE : in STD_LOGIC;
    I4 : in STD_LOGIC;
    I5 : in STD_LOGIC;
    pipe_rxsyncdone : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_7x_0_pcie3_7x_0_pipe_sync_16 : entity is "pcie3_7x_0_pipe_sync";
end pcie3_7x_0_pcie3_7x_0_pipe_sync_16;

architecture STRUCTURE of pcie3_7x_0_pcie3_7x_0_pipe_sync_16 is
  signal \^o6\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^o7\ : STD_LOGIC;
  signal \^sync_fsm_tx\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal fsm_tx : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal fsm_tx22_out : STD_LOGIC;
  signal gen3_reg1 : STD_LOGIC;
  signal gen3_reg2 : STD_LOGIC;
  signal mmcm_lock_reg1 : STD_LOGIC;
  signal mmcm_lock_reg2 : STD_LOGIC;
  signal \n_0_gth_channel.gthe2_channel_i_i_63\ : STD_LOGIC;
  signal \n_0_txsync_fsm.fsm_tx[4]_i_3__2\ : STD_LOGIC;
  signal \n_0_txsync_fsm.fsm_tx[5]_i_2__2\ : STD_LOGIC;
  signal \n_0_txsync_fsm.txdlyen_i_1__2\ : STD_LOGIC;
  signal \n_0_txsync_fsm.txdlyen_i_3__2\ : STD_LOGIC;
  signal \n_0_txsync_fsm.txsync_done_i_1__2\ : STD_LOGIC;
  signal \n_0_txsync_fsm.txsync_done_i_2__2\ : STD_LOGIC;
  signal \n_0_txsync_fsm.txsync_done_i_3__1\ : STD_LOGIC;
  signal \^pipe_sync_fsm_rx\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal rate_idle_reg1 : STD_LOGIC;
  signal rate_idle_reg2 : STD_LOGIC;
  signal rxcdrlock_reg1 : STD_LOGIC;
  signal rxcdrlock_reg2 : STD_LOGIC;
  signal rxdlysresetdone_reg1 : STD_LOGIC;
  signal rxdlysresetdone_reg2 : STD_LOGIC;
  signal rxelecidle_reg1 : STD_LOGIC;
  signal rxelecidle_reg2 : STD_LOGIC;
  signal rxphaligndone_m_reg1 : STD_LOGIC;
  signal rxphaligndone_m_reg2 : STD_LOGIC;
  signal rxphaligndone_s_reg1 : STD_LOGIC;
  signal rxphaligndone_s_reg2 : STD_LOGIC;
  signal rxsync_donem_reg1 : STD_LOGIC;
  signal rxsync_donem_reg2 : STD_LOGIC;
  signal rxsync_start_reg1 : STD_LOGIC;
  signal rxsync_start_reg2 : STD_LOGIC;
  signal rxsyncdone_reg1 : STD_LOGIC;
  signal rxsyncdone_reg2 : STD_LOGIC;
  signal txdlyen : STD_LOGIC;
  signal txdlysresetdone_reg1 : STD_LOGIC;
  signal txdlysresetdone_reg2 : STD_LOGIC;
  signal txdlysresetdone_reg3 : STD_LOGIC;
  signal txphaligndone_reg1 : STD_LOGIC;
  signal txphaligndone_reg2 : STD_LOGIC;
  signal txphaligndone_reg3 : STD_LOGIC;
  signal txphinitdone_reg1 : STD_LOGIC;
  signal txphinitdone_reg2 : STD_LOGIC;
  signal txphinitdone_reg3 : STD_LOGIC;
  signal txsync_start_reg1 : STD_LOGIC;
  signal txsync_start_reg2 : STD_LOGIC;
  signal txsync_start_reg3 : STD_LOGIC;
  signal txsyncdone_reg1 : STD_LOGIC;
  signal txsyncdone_reg2 : STD_LOGIC;
  signal txsyncdone_reg3 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of gen3_reg1_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of gen3_reg1_reg : label is "yes";
  attribute ASYNC_REG of gen3_reg2_reg : label is std.standard.true;
  attribute KEEP of gen3_reg2_reg : label is "yes";
  attribute ASYNC_REG of mmcm_lock_reg1_reg : label is std.standard.true;
  attribute KEEP of mmcm_lock_reg1_reg : label is "yes";
  attribute ASYNC_REG of mmcm_lock_reg2_reg : label is std.standard.true;
  attribute KEEP of mmcm_lock_reg2_reg : label is "yes";
  attribute ASYNC_REG of rate_idle_reg1_reg : label is std.standard.true;
  attribute KEEP of rate_idle_reg1_reg : label is "yes";
  attribute ASYNC_REG of rate_idle_reg2_reg : label is std.standard.true;
  attribute KEEP of rate_idle_reg2_reg : label is "yes";
  attribute ASYNC_REG of rxcdrlock_reg1_reg : label is std.standard.true;
  attribute KEEP of rxcdrlock_reg1_reg : label is "yes";
  attribute ASYNC_REG of rxcdrlock_reg2_reg : label is std.standard.true;
  attribute KEEP of rxcdrlock_reg2_reg : label is "yes";
  attribute ASYNC_REG of rxdlysresetdone_reg1_reg : label is std.standard.true;
  attribute KEEP of rxdlysresetdone_reg1_reg : label is "yes";
  attribute ASYNC_REG of rxdlysresetdone_reg2_reg : label is std.standard.true;
  attribute KEEP of rxdlysresetdone_reg2_reg : label is "yes";
  attribute ASYNC_REG of rxelecidle_reg1_reg : label is std.standard.true;
  attribute KEEP of rxelecidle_reg1_reg : label is "yes";
  attribute ASYNC_REG of rxelecidle_reg2_reg : label is std.standard.true;
  attribute KEEP of rxelecidle_reg2_reg : label is "yes";
  attribute ASYNC_REG of rxphaligndone_m_reg1_reg : label is std.standard.true;
  attribute KEEP of rxphaligndone_m_reg1_reg : label is "yes";
  attribute ASYNC_REG of rxphaligndone_m_reg2_reg : label is std.standard.true;
  attribute KEEP of rxphaligndone_m_reg2_reg : label is "yes";
  attribute ASYNC_REG of rxphaligndone_s_reg1_reg : label is std.standard.true;
  attribute KEEP of rxphaligndone_s_reg1_reg : label is "yes";
  attribute ASYNC_REG of rxphaligndone_s_reg2_reg : label is std.standard.true;
  attribute KEEP of rxphaligndone_s_reg2_reg : label is "yes";
  attribute ASYNC_REG of rxsync_donem_reg1_reg : label is std.standard.true;
  attribute KEEP of rxsync_donem_reg1_reg : label is "yes";
  attribute ASYNC_REG of rxsync_donem_reg2_reg : label is std.standard.true;
  attribute KEEP of rxsync_donem_reg2_reg : label is "yes";
  attribute ASYNC_REG of rxsync_start_reg1_reg : label is std.standard.true;
  attribute KEEP of rxsync_start_reg1_reg : label is "yes";
  attribute ASYNC_REG of rxsync_start_reg2_reg : label is std.standard.true;
  attribute KEEP of rxsync_start_reg2_reg : label is "yes";
  attribute ASYNC_REG of rxsyncdone_reg1_reg : label is std.standard.true;
  attribute KEEP of rxsyncdone_reg1_reg : label is "yes";
  attribute ASYNC_REG of rxsyncdone_reg2_reg : label is std.standard.true;
  attribute KEEP of rxsyncdone_reg2_reg : label is "yes";
  attribute ASYNC_REG of txdlysresetdone_reg1_reg : label is std.standard.true;
  attribute KEEP of txdlysresetdone_reg1_reg : label is "yes";
  attribute ASYNC_REG of txdlysresetdone_reg2_reg : label is std.standard.true;
  attribute KEEP of txdlysresetdone_reg2_reg : label is "yes";
  attribute ASYNC_REG of txdlysresetdone_reg3_reg : label is std.standard.true;
  attribute KEEP of txdlysresetdone_reg3_reg : label is "yes";
  attribute ASYNC_REG of txphaligndone_reg1_reg : label is std.standard.true;
  attribute KEEP of txphaligndone_reg1_reg : label is "yes";
  attribute ASYNC_REG of txphaligndone_reg2_reg : label is std.standard.true;
  attribute KEEP of txphaligndone_reg2_reg : label is "yes";
  attribute ASYNC_REG of txphaligndone_reg3_reg : label is std.standard.true;
  attribute KEEP of txphaligndone_reg3_reg : label is "yes";
  attribute ASYNC_REG of txphinitdone_reg1_reg : label is std.standard.true;
  attribute KEEP of txphinitdone_reg1_reg : label is "yes";
  attribute ASYNC_REG of txphinitdone_reg2_reg : label is std.standard.true;
  attribute KEEP of txphinitdone_reg2_reg : label is "yes";
  attribute ASYNC_REG of txphinitdone_reg3_reg : label is std.standard.true;
  attribute KEEP of txphinitdone_reg3_reg : label is "yes";
  attribute ASYNC_REG of txsync_start_reg1_reg : label is std.standard.true;
  attribute KEEP of txsync_start_reg1_reg : label is "yes";
  attribute ASYNC_REG of txsync_start_reg2_reg : label is std.standard.true;
  attribute KEEP of txsync_start_reg2_reg : label is "yes";
  attribute ASYNC_REG of txsync_start_reg3_reg : label is std.standard.true;
  attribute KEEP of txsync_start_reg3_reg : label is "yes";
  attribute ASYNC_REG of txsyncdone_reg1_reg : label is std.standard.true;
  attribute KEEP of txsyncdone_reg1_reg : label is "yes";
  attribute ASYNC_REG of txsyncdone_reg2_reg : label is std.standard.true;
  attribute KEEP of txsyncdone_reg2_reg : label is "yes";
  attribute ASYNC_REG of txsyncdone_reg3_reg : label is std.standard.true;
  attribute KEEP of txsyncdone_reg3_reg : label is "yes";
begin
  O6(0) <= \^o6\(0);
  O7 <= \^o7\;
  SYNC_FSM_TX(5 downto 0) <= \^sync_fsm_tx\(5 downto 0);
  pipe_sync_fsm_rx(6 downto 0) <= \^pipe_sync_fsm_rx\(6 downto 0);
gen3_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => SYNC_GEN3,
      Q => gen3_reg1,
      R => \p_0_in__0\
    );
gen3_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => gen3_reg1,
      Q => gen3_reg2,
      R => \p_0_in__0\
    );
\gth_channel.gthe2_channel_i_i_12__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
    port map (
      I0 => \^sync_fsm_tx\(1),
      I1 => \^sync_fsm_tx\(5),
      I2 => \^sync_fsm_tx\(2),
      I3 => \^sync_fsm_tx\(3),
      I4 => \^sync_fsm_tx\(0),
      I5 => \^sync_fsm_tx\(4),
      O => O4
    );
\gth_channel.gthe2_channel_i_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
    port map (
      I0 => \^sync_fsm_tx\(1),
      I1 => \^sync_fsm_tx\(5),
      I2 => \^sync_fsm_tx\(4),
      I3 => \^sync_fsm_tx\(0),
      I4 => \^sync_fsm_tx\(2),
      I5 => \^sync_fsm_tx\(3),
      O => O3
    );
\gth_channel.gthe2_channel_i_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
    port map (
      I0 => \^sync_fsm_tx\(1),
      I1 => \^sync_fsm_tx\(5),
      I2 => \^sync_fsm_tx\(3),
      I3 => \^sync_fsm_tx\(2),
      I4 => \^sync_fsm_tx\(0),
      I5 => \^sync_fsm_tx\(4),
      O => O5
    );
\gth_channel.gthe2_channel_i_i_63\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => \^pipe_sync_fsm_rx\(0),
      I1 => \^pipe_sync_fsm_rx\(1),
      I2 => \^pipe_sync_fsm_rx\(6),
      I3 => \^pipe_sync_fsm_rx\(4),
      O => \n_0_gth_channel.gthe2_channel_i_i_63\
    );
\gth_channel.gthe2_channel_i_i_8__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
    port map (
      I0 => \^pipe_sync_fsm_rx\(2),
      I1 => \^pipe_sync_fsm_rx\(3),
      I2 => \^pipe_sync_fsm_rx\(5),
      I3 => \n_0_gth_channel.gthe2_channel_i_i_63\,
      O => O2
    );
\gth_channel.gthe2_channel_i_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
    port map (
      I0 => \n_0_gth_channel.gthe2_channel_i_i_63\,
      I1 => \^pipe_sync_fsm_rx\(5),
      I2 => \^pipe_sync_fsm_rx\(3),
      I3 => \^pipe_sync_fsm_rx\(2),
      I4 => rxsync_donem_reg2,
      O => O1
    );
mmcm_lock_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => I2,
      Q => mmcm_lock_reg1,
      R => \p_0_in__0\
    );
mmcm_lock_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => mmcm_lock_reg1,
      Q => mmcm_lock_reg2,
      R => \p_0_in__0\
    );
rate_idle_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => D(0),
      Q => rate_idle_reg1,
      R => \p_0_in__0\
    );
rate_idle_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => rate_idle_reg1,
      Q => rate_idle_reg2,
      R => \p_0_in__0\
    );
rxcdrlock_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => SYNC_RXCDRLOCK,
      Q => rxcdrlock_reg1,
      R => \p_0_in__0\
    );
rxcdrlock_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => rxcdrlock_reg1,
      Q => rxcdrlock_reg2,
      R => \p_0_in__0\
    );
rxdlysresetdone_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => SYNC_RXDLYSRESETDONE,
      Q => rxdlysresetdone_reg1,
      R => \p_0_in__0\
    );
rxdlysresetdone_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => rxdlysresetdone_reg1,
      Q => rxdlysresetdone_reg2,
      R => \p_0_in__0\
    );
rxelecidle_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => PIPE_RXELECIDLE(0),
      Q => rxelecidle_reg1,
      R => \p_0_in__0\
    );
rxelecidle_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => rxelecidle_reg1,
      Q => rxelecidle_reg2,
      R => \p_0_in__0\
    );
rxphaligndone_m_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => I4,
      Q => rxphaligndone_m_reg1,
      R => \p_0_in__0\
    );
rxphaligndone_m_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => rxphaligndone_m_reg1,
      Q => rxphaligndone_m_reg2,
      R => \p_0_in__0\
    );
rxphaligndone_s_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => I5,
      Q => rxphaligndone_s_reg1,
      R => \p_0_in__0\
    );
rxphaligndone_s_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => rxphaligndone_s_reg1,
      Q => rxphaligndone_s_reg2,
      R => \p_0_in__0\
    );
rxsync_donem_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => SYNC_RXSYNC_DONEM_IN,
      Q => rxsync_donem_reg1,
      R => \p_0_in__0\
    );
rxsync_donem_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => rxsync_donem_reg1,
      Q => rxsync_donem_reg2,
      R => \p_0_in__0\
    );
\rxsync_fsm_disable.fsm_rx_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => '1',
      Q => \^pipe_sync_fsm_rx\(0),
      R => '0'
    );
\rxsync_fsm_disable.fsm_rx_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => '0',
      Q => \^pipe_sync_fsm_rx\(1),
      R => '0'
    );
\rxsync_fsm_disable.fsm_rx_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => '0',
      Q => \^pipe_sync_fsm_rx\(2),
      R => '0'
    );
\rxsync_fsm_disable.fsm_rx_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => '0',
      Q => \^pipe_sync_fsm_rx\(3),
      R => '0'
    );
\rxsync_fsm_disable.fsm_rx_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => '0',
      Q => \^pipe_sync_fsm_rx\(4),
      R => '0'
    );
\rxsync_fsm_disable.fsm_rx_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => '0',
      Q => \^pipe_sync_fsm_rx\(5),
      R => '0'
    );
\rxsync_fsm_disable.fsm_rx_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => '0',
      Q => \^pipe_sync_fsm_rx\(6),
      R => '0'
    );
\rxsync_fsm_disable.rxdlyen_reg\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => '0',
      Q => SYNC_RXSYNC_DONE,
      R => '0'
    );
rxsync_start_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => SYNC_RXSYNC_START,
      Q => rxsync_start_reg1,
      R => \p_0_in__0\
    );
rxsync_start_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => rxsync_start_reg1,
      Q => rxsync_start_reg2,
      R => \p_0_in__0\
    );
rxsyncdone_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => pipe_rxsyncdone(0),
      Q => rxsyncdone_reg1,
      R => \p_0_in__0\
    );
rxsyncdone_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => rxsyncdone_reg1,
      Q => rxsyncdone_reg2,
      R => \p_0_in__0\
    );
txdlysresetdone_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => SYNC_TXDLYSRESETDONE,
      Q => txdlysresetdone_reg1,
      R => \p_0_in__0\
    );
txdlysresetdone_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => txdlysresetdone_reg1,
      Q => txdlysresetdone_reg2,
      R => \p_0_in__0\
    );
txdlysresetdone_reg3_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => txdlysresetdone_reg2,
      Q => txdlysresetdone_reg3,
      R => \p_0_in__0\
    );
txphaligndone_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => txsyncallin,
      Q => txphaligndone_reg1,
      R => \p_0_in__0\
    );
txphaligndone_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => txphaligndone_reg1,
      Q => txphaligndone_reg2,
      R => \p_0_in__0\
    );
txphaligndone_reg3_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => txphaligndone_reg2,
      Q => txphaligndone_reg3,
      R => \p_0_in__0\
    );
txphinitdone_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => I3,
      Q => txphinitdone_reg1,
      R => \p_0_in__0\
    );
txphinitdone_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => txphinitdone_reg1,
      Q => txphinitdone_reg2,
      R => \p_0_in__0\
    );
txphinitdone_reg3_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => txphinitdone_reg2,
      Q => txphinitdone_reg3,
      R => \p_0_in__0\
    );
\txsync_fsm.fsm_tx[0]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F2FF"
    )
    port map (
      I0 => \^sync_fsm_tx\(0),
      I1 => txsync_start_reg2,
      I2 => \^sync_fsm_tx\(5),
      I3 => \n_0_txsync_fsm.fsm_tx[5]_i_2__2\,
      O => fsm_tx(0)
    );
\txsync_fsm.fsm_tx[1]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8080AA80"
    )
    port map (
      I0 => \n_0_txsync_fsm.fsm_tx[5]_i_2__2\,
      I1 => \^sync_fsm_tx\(0),
      I2 => txsync_start_reg2,
      I3 => \^sync_fsm_tx\(1),
      I4 => mmcm_lock_reg2,
      O => fsm_tx(1)
    );
\txsync_fsm.fsm_tx[2]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA80AA80808080"
    )
    port map (
      I0 => \n_0_txsync_fsm.fsm_tx[5]_i_2__2\,
      I1 => \^sync_fsm_tx\(1),
      I2 => mmcm_lock_reg2,
      I3 => txdlysresetdone_reg2,
      I4 => txdlysresetdone_reg3,
      I5 => \^sync_fsm_tx\(2),
      O => fsm_tx(2)
    );
\txsync_fsm.fsm_tx[3]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08080808AA080808"
    )
    port map (
      I0 => \n_0_txsync_fsm.fsm_tx[5]_i_2__2\,
      I1 => \^sync_fsm_tx\(3),
      I2 => fsm_tx22_out,
      I3 => \^sync_fsm_tx\(2),
      I4 => txdlysresetdone_reg2,
      I5 => txdlysresetdone_reg3,
      O => fsm_tx(3)
    );
\txsync_fsm.fsm_tx[4]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8080AA80"
    )
    port map (
      I0 => \n_0_txsync_fsm.fsm_tx[5]_i_2__2\,
      I1 => \^sync_fsm_tx\(3),
      I2 => fsm_tx22_out,
      I3 => \^sync_fsm_tx\(4),
      I4 => \n_0_txsync_fsm.fsm_tx[4]_i_3__2\,
      O => fsm_tx(4)
    );
\txsync_fsm.fsm_tx[4]_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
    port map (
      I0 => txphinitdone_reg3,
      I1 => txphinitdone_reg2,
      I2 => p_0_in7_in,
      I3 => p_1_in8_in,
      O => fsm_tx22_out
    );
\txsync_fsm.fsm_tx[4]_i_3__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
    port map (
      I0 => txphaligndone_reg3,
      I1 => txphaligndone_reg2,
      I2 => p_0_in7_in,
      I3 => p_1_in8_in,
      O => \n_0_txsync_fsm.fsm_tx[4]_i_3__2\
    );
\txsync_fsm.fsm_tx[5]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA20202000000000"
    )
    port map (
      I0 => \n_0_txsync_fsm.fsm_tx[5]_i_2__2\,
      I1 => txphaligndone_reg3,
      I2 => txphaligndone_reg2,
      I3 => p_0_in7_in,
      I4 => p_1_in8_in,
      I5 => \^sync_fsm_tx\(4),
      O => fsm_tx(5)
    );
\txsync_fsm.fsm_tx[5]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100010116"
    )
    port map (
      I0 => \^sync_fsm_tx\(0),
      I1 => \^sync_fsm_tx\(1),
      I2 => \^sync_fsm_tx\(2),
      I3 => \^sync_fsm_tx\(3),
      I4 => \^sync_fsm_tx\(4),
      I5 => \^sync_fsm_tx\(5),
      O => \n_0_txsync_fsm.fsm_tx[5]_i_2__2\
    );
\txsync_fsm.fsm_tx_reg[0]\: unisim.vcomponents.FDSE
    port map (
      C => I1,
      CE => '1',
      D => fsm_tx(0),
      Q => \^sync_fsm_tx\(0),
      S => \p_0_in__0\
    );
\txsync_fsm.fsm_tx_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => fsm_tx(1),
      Q => \^sync_fsm_tx\(1),
      R => \p_0_in__0\
    );
\txsync_fsm.fsm_tx_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => fsm_tx(2),
      Q => \^sync_fsm_tx\(2),
      R => \p_0_in__0\
    );
\txsync_fsm.fsm_tx_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => fsm_tx(3),
      Q => \^sync_fsm_tx\(3),
      R => \p_0_in__0\
    );
\txsync_fsm.fsm_tx_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => fsm_tx(4),
      Q => \^sync_fsm_tx\(4),
      R => \p_0_in__0\
    );
\txsync_fsm.fsm_tx_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => fsm_tx(5),
      Q => \^sync_fsm_tx\(5),
      R => \p_0_in__0\
    );
\txsync_fsm.txdlyen_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => txdlyen,
      I1 => \^o7\,
      O => \n_0_txsync_fsm.txdlyen_i_1__2\
    );
\txsync_fsm.txdlyen_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFEF"
    )
    port map (
      I0 => txsync_start_reg2,
      I1 => \^sync_fsm_tx\(4),
      I2 => \^sync_fsm_tx\(0),
      I3 => \n_0_txsync_fsm.txdlyen_i_3__2\,
      I4 => \^sync_fsm_tx\(3),
      I5 => \^sync_fsm_tx\(2),
      O => txdlyen
    );
\txsync_fsm.txdlyen_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \^sync_fsm_tx\(1),
      I1 => \^sync_fsm_tx\(5),
      O => \n_0_txsync_fsm.txdlyen_i_3__2\
    );
\txsync_fsm.txdlyen_reg\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => \n_0_txsync_fsm.txdlyen_i_1__2\,
      Q => \^o7\,
      R => \p_0_in__0\
    );
\txsync_fsm.txsync_done_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0400FFFF04000000"
    )
    port map (
      I0 => \n_0_txsync_fsm.txsync_done_i_2__2\,
      I1 => \^sync_fsm_tx\(5),
      I2 => \^sync_fsm_tx\(1),
      I3 => \n_0_txsync_fsm.txsync_done_i_3__1\,
      I4 => txdlyen,
      I5 => \^o6\(0),
      O => \n_0_txsync_fsm.txsync_done_i_1__2\
    );
\txsync_fsm.txsync_done_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \^sync_fsm_tx\(3),
      I1 => \^sync_fsm_tx\(2),
      O => \n_0_txsync_fsm.txsync_done_i_2__2\
    );
\txsync_fsm.txsync_done_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \^sync_fsm_tx\(4),
      I1 => \^sync_fsm_tx\(0),
      O => \n_0_txsync_fsm.txsync_done_i_3__1\
    );
\txsync_fsm.txsync_done_reg\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => \n_0_txsync_fsm.txsync_done_i_1__2\,
      Q => \^o6\(0),
      R => \p_0_in__0\
    );
txsync_start_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => SYNC_TXSYNC_START,
      Q => txsync_start_reg1,
      R => \p_0_in__0\
    );
txsync_start_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => txsync_start_reg1,
      Q => txsync_start_reg2,
      R => \p_0_in__0\
    );
txsync_start_reg3_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => txsync_start_reg2,
      Q => txsync_start_reg3,
      R => \p_0_in__0\
    );
txsyncdone_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => SYNC_TXSYNCDONE,
      Q => txsyncdone_reg1,
      R => \p_0_in__0\
    );
txsyncdone_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => txsyncdone_reg1,
      Q => txsyncdone_reg2,
      R => \p_0_in__0\
    );
txsyncdone_reg3_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => txsyncdone_reg2,
      Q => txsyncdone_reg3,
      R => \p_0_in__0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_7x_0_pcie3_7x_0_pipe_sync_4 is
  port (
    SYNC_FSM_TX : out STD_LOGIC_VECTOR ( 5 downto 0 );
    pipe_sync_fsm_rx : out STD_LOGIC_VECTOR ( 6 downto 0 );
    SYNC_RXSYNC_DONE : out STD_LOGIC;
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    O5 : out STD_LOGIC;
    O6 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O7 : out STD_LOGIC;
    p_0_in7_in : in STD_LOGIC;
    p_1_in8_in : in STD_LOGIC;
    \p_0_in__0\ : in STD_LOGIC;
    SYNC_TXSYNC_START : in STD_LOGIC;
    I1 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    SYNC_TXDLYSRESETDONE : in STD_LOGIC;
    SYNC_TXPHINITDONE : in STD_LOGIC;
    txsyncallin : in STD_LOGIC;
    SYNC_RXSYNC_DONEM_IN : in STD_LOGIC;
    SYNC_GEN3 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    PIPE_RXELECIDLE : in STD_LOGIC_VECTOR ( 0 to 0 );
    SYNC_RXCDRLOCK : in STD_LOGIC;
    SYNC_TXSYNCDONE : in STD_LOGIC;
    SYNC_RXSYNC_START : in STD_LOGIC;
    SYNC_RXDLYSRESETDONE : in STD_LOGIC;
    SYNC_RXPHALIGNDONE_M : in STD_LOGIC;
    SYNC_RXPHALIGNDONE_S : in STD_LOGIC;
    pipe_rxsyncdone : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_7x_0_pcie3_7x_0_pipe_sync_4 : entity is "pcie3_7x_0_pipe_sync";
end pcie3_7x_0_pcie3_7x_0_pipe_sync_4;

architecture STRUCTURE of pcie3_7x_0_pcie3_7x_0_pipe_sync_4 is
  signal \^o6\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^o7\ : STD_LOGIC;
  signal \^sync_fsm_tx\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal fsm_tx : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal fsm_tx22_out : STD_LOGIC;
  signal gen3_reg1 : STD_LOGIC;
  signal gen3_reg2 : STD_LOGIC;
  signal mmcm_lock_reg1 : STD_LOGIC;
  signal mmcm_lock_reg2 : STD_LOGIC;
  signal \n_0_gth_channel.gthe2_channel_i_i_56__0\ : STD_LOGIC;
  signal \n_0_txsync_fsm.fsm_tx[4]_i_3__0\ : STD_LOGIC;
  signal \n_0_txsync_fsm.fsm_tx[5]_i_2__0\ : STD_LOGIC;
  signal \n_0_txsync_fsm.txdlyen_i_1__0\ : STD_LOGIC;
  signal \n_0_txsync_fsm.txdlyen_i_3__0\ : STD_LOGIC;
  signal \n_0_txsync_fsm.txsync_done_i_1__0\ : STD_LOGIC;
  signal \n_0_txsync_fsm.txsync_done_i_2__0\ : STD_LOGIC;
  signal \n_0_txsync_fsm.txsync_done_i_3\ : STD_LOGIC;
  signal \^pipe_sync_fsm_rx\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal rate_idle_reg1 : STD_LOGIC;
  signal rate_idle_reg2 : STD_LOGIC;
  signal rxcdrlock_reg1 : STD_LOGIC;
  signal rxcdrlock_reg2 : STD_LOGIC;
  signal rxdlysresetdone_reg1 : STD_LOGIC;
  signal rxdlysresetdone_reg2 : STD_LOGIC;
  signal rxelecidle_reg1 : STD_LOGIC;
  signal rxelecidle_reg2 : STD_LOGIC;
  signal rxphaligndone_m_reg1 : STD_LOGIC;
  signal rxphaligndone_m_reg2 : STD_LOGIC;
  signal rxphaligndone_s_reg1 : STD_LOGIC;
  signal rxphaligndone_s_reg2 : STD_LOGIC;
  signal rxsync_donem_reg1 : STD_LOGIC;
  signal rxsync_donem_reg2 : STD_LOGIC;
  signal rxsync_start_reg1 : STD_LOGIC;
  signal rxsync_start_reg2 : STD_LOGIC;
  signal rxsyncdone_reg1 : STD_LOGIC;
  signal rxsyncdone_reg2 : STD_LOGIC;
  signal txdlyen : STD_LOGIC;
  signal txdlysresetdone_reg1 : STD_LOGIC;
  signal txdlysresetdone_reg2 : STD_LOGIC;
  signal txdlysresetdone_reg3 : STD_LOGIC;
  signal txphaligndone_reg1 : STD_LOGIC;
  signal txphaligndone_reg2 : STD_LOGIC;
  signal txphaligndone_reg3 : STD_LOGIC;
  signal txphinitdone_reg1 : STD_LOGIC;
  signal txphinitdone_reg2 : STD_LOGIC;
  signal txphinitdone_reg3 : STD_LOGIC;
  signal txsync_start_reg1 : STD_LOGIC;
  signal txsync_start_reg2 : STD_LOGIC;
  signal txsync_start_reg3 : STD_LOGIC;
  signal txsyncdone_reg1 : STD_LOGIC;
  signal txsyncdone_reg2 : STD_LOGIC;
  signal txsyncdone_reg3 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of gen3_reg1_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of gen3_reg1_reg : label is "yes";
  attribute ASYNC_REG of gen3_reg2_reg : label is std.standard.true;
  attribute KEEP of gen3_reg2_reg : label is "yes";
  attribute ASYNC_REG of mmcm_lock_reg1_reg : label is std.standard.true;
  attribute KEEP of mmcm_lock_reg1_reg : label is "yes";
  attribute ASYNC_REG of mmcm_lock_reg2_reg : label is std.standard.true;
  attribute KEEP of mmcm_lock_reg2_reg : label is "yes";
  attribute ASYNC_REG of rate_idle_reg1_reg : label is std.standard.true;
  attribute KEEP of rate_idle_reg1_reg : label is "yes";
  attribute ASYNC_REG of rate_idle_reg2_reg : label is std.standard.true;
  attribute KEEP of rate_idle_reg2_reg : label is "yes";
  attribute ASYNC_REG of rxcdrlock_reg1_reg : label is std.standard.true;
  attribute KEEP of rxcdrlock_reg1_reg : label is "yes";
  attribute ASYNC_REG of rxcdrlock_reg2_reg : label is std.standard.true;
  attribute KEEP of rxcdrlock_reg2_reg : label is "yes";
  attribute ASYNC_REG of rxdlysresetdone_reg1_reg : label is std.standard.true;
  attribute KEEP of rxdlysresetdone_reg1_reg : label is "yes";
  attribute ASYNC_REG of rxdlysresetdone_reg2_reg : label is std.standard.true;
  attribute KEEP of rxdlysresetdone_reg2_reg : label is "yes";
  attribute ASYNC_REG of rxelecidle_reg1_reg : label is std.standard.true;
  attribute KEEP of rxelecidle_reg1_reg : label is "yes";
  attribute ASYNC_REG of rxelecidle_reg2_reg : label is std.standard.true;
  attribute KEEP of rxelecidle_reg2_reg : label is "yes";
  attribute ASYNC_REG of rxphaligndone_m_reg1_reg : label is std.standard.true;
  attribute KEEP of rxphaligndone_m_reg1_reg : label is "yes";
  attribute ASYNC_REG of rxphaligndone_m_reg2_reg : label is std.standard.true;
  attribute KEEP of rxphaligndone_m_reg2_reg : label is "yes";
  attribute ASYNC_REG of rxphaligndone_s_reg1_reg : label is std.standard.true;
  attribute KEEP of rxphaligndone_s_reg1_reg : label is "yes";
  attribute ASYNC_REG of rxphaligndone_s_reg2_reg : label is std.standard.true;
  attribute KEEP of rxphaligndone_s_reg2_reg : label is "yes";
  attribute ASYNC_REG of rxsync_donem_reg1_reg : label is std.standard.true;
  attribute KEEP of rxsync_donem_reg1_reg : label is "yes";
  attribute ASYNC_REG of rxsync_donem_reg2_reg : label is std.standard.true;
  attribute KEEP of rxsync_donem_reg2_reg : label is "yes";
  attribute ASYNC_REG of rxsync_start_reg1_reg : label is std.standard.true;
  attribute KEEP of rxsync_start_reg1_reg : label is "yes";
  attribute ASYNC_REG of rxsync_start_reg2_reg : label is std.standard.true;
  attribute KEEP of rxsync_start_reg2_reg : label is "yes";
  attribute ASYNC_REG of rxsyncdone_reg1_reg : label is std.standard.true;
  attribute KEEP of rxsyncdone_reg1_reg : label is "yes";
  attribute ASYNC_REG of rxsyncdone_reg2_reg : label is std.standard.true;
  attribute KEEP of rxsyncdone_reg2_reg : label is "yes";
  attribute ASYNC_REG of txdlysresetdone_reg1_reg : label is std.standard.true;
  attribute KEEP of txdlysresetdone_reg1_reg : label is "yes";
  attribute ASYNC_REG of txdlysresetdone_reg2_reg : label is std.standard.true;
  attribute KEEP of txdlysresetdone_reg2_reg : label is "yes";
  attribute ASYNC_REG of txdlysresetdone_reg3_reg : label is std.standard.true;
  attribute KEEP of txdlysresetdone_reg3_reg : label is "yes";
  attribute ASYNC_REG of txphaligndone_reg1_reg : label is std.standard.true;
  attribute KEEP of txphaligndone_reg1_reg : label is "yes";
  attribute ASYNC_REG of txphaligndone_reg2_reg : label is std.standard.true;
  attribute KEEP of txphaligndone_reg2_reg : label is "yes";
  attribute ASYNC_REG of txphaligndone_reg3_reg : label is std.standard.true;
  attribute KEEP of txphaligndone_reg3_reg : label is "yes";
  attribute ASYNC_REG of txphinitdone_reg1_reg : label is std.standard.true;
  attribute KEEP of txphinitdone_reg1_reg : label is "yes";
  attribute ASYNC_REG of txphinitdone_reg2_reg : label is std.standard.true;
  attribute KEEP of txphinitdone_reg2_reg : label is "yes";
  attribute ASYNC_REG of txphinitdone_reg3_reg : label is std.standard.true;
  attribute KEEP of txphinitdone_reg3_reg : label is "yes";
  attribute ASYNC_REG of txsync_start_reg1_reg : label is std.standard.true;
  attribute KEEP of txsync_start_reg1_reg : label is "yes";
  attribute ASYNC_REG of txsync_start_reg2_reg : label is std.standard.true;
  attribute KEEP of txsync_start_reg2_reg : label is "yes";
  attribute ASYNC_REG of txsync_start_reg3_reg : label is std.standard.true;
  attribute KEEP of txsync_start_reg3_reg : label is "yes";
  attribute ASYNC_REG of txsyncdone_reg1_reg : label is std.standard.true;
  attribute KEEP of txsyncdone_reg1_reg : label is "yes";
  attribute ASYNC_REG of txsyncdone_reg2_reg : label is std.standard.true;
  attribute KEEP of txsyncdone_reg2_reg : label is "yes";
  attribute ASYNC_REG of txsyncdone_reg3_reg : label is std.standard.true;
  attribute KEEP of txsyncdone_reg3_reg : label is "yes";
begin
  O6(0) <= \^o6\(0);
  O7 <= \^o7\;
  SYNC_FSM_TX(5 downto 0) <= \^sync_fsm_tx\(5 downto 0);
  pipe_sync_fsm_rx(6 downto 0) <= \^pipe_sync_fsm_rx\(6 downto 0);
gen3_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => SYNC_GEN3,
      Q => gen3_reg1,
      R => \p_0_in__0\
    );
gen3_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => gen3_reg1,
      Q => gen3_reg2,
      R => \p_0_in__0\
    );
\gth_channel.gthe2_channel_i_i_10__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
    port map (
      I0 => \^sync_fsm_tx\(1),
      I1 => \^sync_fsm_tx\(5),
      I2 => \^sync_fsm_tx\(2),
      I3 => \^sync_fsm_tx\(3),
      I4 => \^sync_fsm_tx\(0),
      I5 => \^sync_fsm_tx\(4),
      O => O4
    );
\gth_channel.gthe2_channel_i_i_11__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
    port map (
      I0 => \^sync_fsm_tx\(1),
      I1 => \^sync_fsm_tx\(5),
      I2 => \^sync_fsm_tx\(4),
      I3 => \^sync_fsm_tx\(0),
      I4 => \^sync_fsm_tx\(2),
      I5 => \^sync_fsm_tx\(3),
      O => O3
    );
\gth_channel.gthe2_channel_i_i_12__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
    port map (
      I0 => \^sync_fsm_tx\(1),
      I1 => \^sync_fsm_tx\(5),
      I2 => \^sync_fsm_tx\(3),
      I3 => \^sync_fsm_tx\(2),
      I4 => \^sync_fsm_tx\(0),
      I5 => \^sync_fsm_tx\(4),
      O => O5
    );
\gth_channel.gthe2_channel_i_i_56__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => \^pipe_sync_fsm_rx\(0),
      I1 => \^pipe_sync_fsm_rx\(1),
      I2 => \^pipe_sync_fsm_rx\(6),
      I3 => \^pipe_sync_fsm_rx\(4),
      O => \n_0_gth_channel.gthe2_channel_i_i_56__0\
    );
\gth_channel.gthe2_channel_i_i_7__0__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
    port map (
      I0 => \^pipe_sync_fsm_rx\(2),
      I1 => \^pipe_sync_fsm_rx\(3),
      I2 => \^pipe_sync_fsm_rx\(5),
      I3 => \n_0_gth_channel.gthe2_channel_i_i_56__0\,
      O => O2
    );
\gth_channel.gthe2_channel_i_i_8__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
    port map (
      I0 => \n_0_gth_channel.gthe2_channel_i_i_56__0\,
      I1 => \^pipe_sync_fsm_rx\(5),
      I2 => \^pipe_sync_fsm_rx\(3),
      I3 => \^pipe_sync_fsm_rx\(2),
      I4 => rxsync_donem_reg2,
      O => O1
    );
mmcm_lock_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => I2,
      Q => mmcm_lock_reg1,
      R => \p_0_in__0\
    );
mmcm_lock_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => mmcm_lock_reg1,
      Q => mmcm_lock_reg2,
      R => \p_0_in__0\
    );
rate_idle_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => D(0),
      Q => rate_idle_reg1,
      R => \p_0_in__0\
    );
rate_idle_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => rate_idle_reg1,
      Q => rate_idle_reg2,
      R => \p_0_in__0\
    );
rxcdrlock_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => SYNC_RXCDRLOCK,
      Q => rxcdrlock_reg1,
      R => \p_0_in__0\
    );
rxcdrlock_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => rxcdrlock_reg1,
      Q => rxcdrlock_reg2,
      R => \p_0_in__0\
    );
rxdlysresetdone_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => SYNC_RXDLYSRESETDONE,
      Q => rxdlysresetdone_reg1,
      R => \p_0_in__0\
    );
rxdlysresetdone_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => rxdlysresetdone_reg1,
      Q => rxdlysresetdone_reg2,
      R => \p_0_in__0\
    );
rxelecidle_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => PIPE_RXELECIDLE(0),
      Q => rxelecidle_reg1,
      R => \p_0_in__0\
    );
rxelecidle_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => rxelecidle_reg1,
      Q => rxelecidle_reg2,
      R => \p_0_in__0\
    );
rxphaligndone_m_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => SYNC_RXPHALIGNDONE_M,
      Q => rxphaligndone_m_reg1,
      R => \p_0_in__0\
    );
rxphaligndone_m_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => rxphaligndone_m_reg1,
      Q => rxphaligndone_m_reg2,
      R => \p_0_in__0\
    );
rxphaligndone_s_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => SYNC_RXPHALIGNDONE_S,
      Q => rxphaligndone_s_reg1,
      R => \p_0_in__0\
    );
rxphaligndone_s_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => rxphaligndone_s_reg1,
      Q => rxphaligndone_s_reg2,
      R => \p_0_in__0\
    );
rxsync_donem_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => SYNC_RXSYNC_DONEM_IN,
      Q => rxsync_donem_reg1,
      R => \p_0_in__0\
    );
rxsync_donem_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => rxsync_donem_reg1,
      Q => rxsync_donem_reg2,
      R => \p_0_in__0\
    );
\rxsync_fsm_disable.fsm_rx_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => '1',
      Q => \^pipe_sync_fsm_rx\(0),
      R => '0'
    );
\rxsync_fsm_disable.fsm_rx_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => '0',
      Q => \^pipe_sync_fsm_rx\(1),
      R => '0'
    );
\rxsync_fsm_disable.fsm_rx_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => '0',
      Q => \^pipe_sync_fsm_rx\(2),
      R => '0'
    );
\rxsync_fsm_disable.fsm_rx_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => '0',
      Q => \^pipe_sync_fsm_rx\(3),
      R => '0'
    );
\rxsync_fsm_disable.fsm_rx_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => '0',
      Q => \^pipe_sync_fsm_rx\(4),
      R => '0'
    );
\rxsync_fsm_disable.fsm_rx_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => '0',
      Q => \^pipe_sync_fsm_rx\(5),
      R => '0'
    );
\rxsync_fsm_disable.fsm_rx_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => '0',
      Q => \^pipe_sync_fsm_rx\(6),
      R => '0'
    );
\rxsync_fsm_disable.rxdlyen_reg\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => '0',
      Q => SYNC_RXSYNC_DONE,
      R => '0'
    );
rxsync_start_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => SYNC_RXSYNC_START,
      Q => rxsync_start_reg1,
      R => \p_0_in__0\
    );
rxsync_start_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => rxsync_start_reg1,
      Q => rxsync_start_reg2,
      R => \p_0_in__0\
    );
rxsyncdone_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => pipe_rxsyncdone(0),
      Q => rxsyncdone_reg1,
      R => \p_0_in__0\
    );
rxsyncdone_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => rxsyncdone_reg1,
      Q => rxsyncdone_reg2,
      R => \p_0_in__0\
    );
txdlysresetdone_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => SYNC_TXDLYSRESETDONE,
      Q => txdlysresetdone_reg1,
      R => \p_0_in__0\
    );
txdlysresetdone_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => txdlysresetdone_reg1,
      Q => txdlysresetdone_reg2,
      R => \p_0_in__0\
    );
txdlysresetdone_reg3_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => txdlysresetdone_reg2,
      Q => txdlysresetdone_reg3,
      R => \p_0_in__0\
    );
txphaligndone_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => txsyncallin,
      Q => txphaligndone_reg1,
      R => \p_0_in__0\
    );
txphaligndone_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => txphaligndone_reg1,
      Q => txphaligndone_reg2,
      R => \p_0_in__0\
    );
txphaligndone_reg3_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => txphaligndone_reg2,
      Q => txphaligndone_reg3,
      R => \p_0_in__0\
    );
txphinitdone_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => SYNC_TXPHINITDONE,
      Q => txphinitdone_reg1,
      R => \p_0_in__0\
    );
txphinitdone_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => txphinitdone_reg1,
      Q => txphinitdone_reg2,
      R => \p_0_in__0\
    );
txphinitdone_reg3_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => txphinitdone_reg2,
      Q => txphinitdone_reg3,
      R => \p_0_in__0\
    );
\txsync_fsm.fsm_tx[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F2FF"
    )
    port map (
      I0 => \^sync_fsm_tx\(0),
      I1 => txsync_start_reg2,
      I2 => \^sync_fsm_tx\(5),
      I3 => \n_0_txsync_fsm.fsm_tx[5]_i_2__0\,
      O => fsm_tx(0)
    );
\txsync_fsm.fsm_tx[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8080AA80"
    )
    port map (
      I0 => \n_0_txsync_fsm.fsm_tx[5]_i_2__0\,
      I1 => \^sync_fsm_tx\(0),
      I2 => txsync_start_reg2,
      I3 => \^sync_fsm_tx\(1),
      I4 => mmcm_lock_reg2,
      O => fsm_tx(1)
    );
\txsync_fsm.fsm_tx[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA80AA80808080"
    )
    port map (
      I0 => \n_0_txsync_fsm.fsm_tx[5]_i_2__0\,
      I1 => \^sync_fsm_tx\(1),
      I2 => mmcm_lock_reg2,
      I3 => txdlysresetdone_reg2,
      I4 => txdlysresetdone_reg3,
      I5 => \^sync_fsm_tx\(2),
      O => fsm_tx(2)
    );
\txsync_fsm.fsm_tx[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08080808AA080808"
    )
    port map (
      I0 => \n_0_txsync_fsm.fsm_tx[5]_i_2__0\,
      I1 => \^sync_fsm_tx\(3),
      I2 => fsm_tx22_out,
      I3 => \^sync_fsm_tx\(2),
      I4 => txdlysresetdone_reg2,
      I5 => txdlysresetdone_reg3,
      O => fsm_tx(3)
    );
\txsync_fsm.fsm_tx[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8080AA80"
    )
    port map (
      I0 => \n_0_txsync_fsm.fsm_tx[5]_i_2__0\,
      I1 => \^sync_fsm_tx\(3),
      I2 => fsm_tx22_out,
      I3 => \^sync_fsm_tx\(4),
      I4 => \n_0_txsync_fsm.fsm_tx[4]_i_3__0\,
      O => fsm_tx(4)
    );
\txsync_fsm.fsm_tx[4]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
    port map (
      I0 => txphinitdone_reg3,
      I1 => txphinitdone_reg2,
      I2 => p_0_in7_in,
      I3 => p_1_in8_in,
      O => fsm_tx22_out
    );
\txsync_fsm.fsm_tx[4]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
    port map (
      I0 => txphaligndone_reg3,
      I1 => txphaligndone_reg2,
      I2 => p_0_in7_in,
      I3 => p_1_in8_in,
      O => \n_0_txsync_fsm.fsm_tx[4]_i_3__0\
    );
\txsync_fsm.fsm_tx[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA20202000000000"
    )
    port map (
      I0 => \n_0_txsync_fsm.fsm_tx[5]_i_2__0\,
      I1 => txphaligndone_reg3,
      I2 => txphaligndone_reg2,
      I3 => p_0_in7_in,
      I4 => p_1_in8_in,
      I5 => \^sync_fsm_tx\(4),
      O => fsm_tx(5)
    );
\txsync_fsm.fsm_tx[5]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100010116"
    )
    port map (
      I0 => \^sync_fsm_tx\(0),
      I1 => \^sync_fsm_tx\(1),
      I2 => \^sync_fsm_tx\(2),
      I3 => \^sync_fsm_tx\(3),
      I4 => \^sync_fsm_tx\(4),
      I5 => \^sync_fsm_tx\(5),
      O => \n_0_txsync_fsm.fsm_tx[5]_i_2__0\
    );
\txsync_fsm.fsm_tx_reg[0]\: unisim.vcomponents.FDSE
    port map (
      C => I1,
      CE => '1',
      D => fsm_tx(0),
      Q => \^sync_fsm_tx\(0),
      S => \p_0_in__0\
    );
\txsync_fsm.fsm_tx_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => fsm_tx(1),
      Q => \^sync_fsm_tx\(1),
      R => \p_0_in__0\
    );
\txsync_fsm.fsm_tx_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => fsm_tx(2),
      Q => \^sync_fsm_tx\(2),
      R => \p_0_in__0\
    );
\txsync_fsm.fsm_tx_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => fsm_tx(3),
      Q => \^sync_fsm_tx\(3),
      R => \p_0_in__0\
    );
\txsync_fsm.fsm_tx_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => fsm_tx(4),
      Q => \^sync_fsm_tx\(4),
      R => \p_0_in__0\
    );
\txsync_fsm.fsm_tx_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => fsm_tx(5),
      Q => \^sync_fsm_tx\(5),
      R => \p_0_in__0\
    );
\txsync_fsm.txdlyen_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => txdlyen,
      I1 => \^o7\,
      O => \n_0_txsync_fsm.txdlyen_i_1__0\
    );
\txsync_fsm.txdlyen_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFEF"
    )
    port map (
      I0 => txsync_start_reg2,
      I1 => \^sync_fsm_tx\(4),
      I2 => \^sync_fsm_tx\(0),
      I3 => \n_0_txsync_fsm.txdlyen_i_3__0\,
      I4 => \^sync_fsm_tx\(3),
      I5 => \^sync_fsm_tx\(2),
      O => txdlyen
    );
\txsync_fsm.txdlyen_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \^sync_fsm_tx\(1),
      I1 => \^sync_fsm_tx\(5),
      O => \n_0_txsync_fsm.txdlyen_i_3__0\
    );
\txsync_fsm.txdlyen_reg\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => \n_0_txsync_fsm.txdlyen_i_1__0\,
      Q => \^o7\,
      R => \p_0_in__0\
    );
\txsync_fsm.txsync_done_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0400FFFF04000000"
    )
    port map (
      I0 => \n_0_txsync_fsm.txsync_done_i_2__0\,
      I1 => \^sync_fsm_tx\(5),
      I2 => \^sync_fsm_tx\(1),
      I3 => \n_0_txsync_fsm.txsync_done_i_3\,
      I4 => txdlyen,
      I5 => \^o6\(0),
      O => \n_0_txsync_fsm.txsync_done_i_1__0\
    );
\txsync_fsm.txsync_done_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \^sync_fsm_tx\(3),
      I1 => \^sync_fsm_tx\(2),
      O => \n_0_txsync_fsm.txsync_done_i_2__0\
    );
\txsync_fsm.txsync_done_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \^sync_fsm_tx\(4),
      I1 => \^sync_fsm_tx\(0),
      O => \n_0_txsync_fsm.txsync_done_i_3\
    );
\txsync_fsm.txsync_done_reg\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => \n_0_txsync_fsm.txsync_done_i_1__0\,
      Q => \^o6\(0),
      R => \p_0_in__0\
    );
txsync_start_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => SYNC_TXSYNC_START,
      Q => txsync_start_reg1,
      R => \p_0_in__0\
    );
txsync_start_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => txsync_start_reg1,
      Q => txsync_start_reg2,
      R => \p_0_in__0\
    );
txsync_start_reg3_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => txsync_start_reg2,
      Q => txsync_start_reg3,
      R => \p_0_in__0\
    );
txsyncdone_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => SYNC_TXSYNCDONE,
      Q => txsyncdone_reg1,
      R => \p_0_in__0\
    );
txsyncdone_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => txsyncdone_reg1,
      Q => txsyncdone_reg2,
      R => \p_0_in__0\
    );
txsyncdone_reg3_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => txsyncdone_reg2,
      Q => txsyncdone_reg3,
      R => \p_0_in__0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_7x_0_pcie3_7x_0_pipe_user is
  port (
    O1 : out STD_LOGIC;
    SYNC_TXPHINITDONE : out STD_LOGIC;
    p_0_in7_in : out STD_LOGIC;
    p_1_in8_in : out STD_LOGIC;
    rxsyncallin : out STD_LOGIC;
    SYNC_TXPHALIGNDONE : out STD_LOGIC;
    p_2_in : out STD_LOGIC;
    USER_OOBCLK : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 5 downto 0 );
    O19 : out STD_LOGIC_VECTOR ( 0 to 0 );
    PIPE_GEN3_RDY : out STD_LOGIC_VECTOR ( 0 to 0 );
    O2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    pipe_rx0_valid : out STD_LOGIC;
    pipe_rx0_phy_status : out STD_LOGIC;
    O3 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    O5 : out STD_LOGIC;
    O6 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O7 : out STD_LOGIC;
    O8 : out STD_LOGIC;
    pipe_txphinitdone : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I1 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    PIPE_RXPHALIGNDONE : in STD_LOGIC_VECTOR ( 0 to 0 );
    SYNC_RXPHALIGNDONE_M : in STD_LOGIC;
    I3 : in STD_LOGIC;
    pipe_txphaligndone : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I4 : in STD_LOGIC;
    \p_0_in__0\ : in STD_LOGIC;
    I5 : in STD_LOGIC;
    O15 : in STD_LOGIC_VECTOR ( 0 to 0 );
    USER_RXRESETDONE : in STD_LOGIC;
    USER_TXRESETDONE : in STD_LOGIC;
    PIPE_TXCOMPLIANCE : in STD_LOGIC_VECTOR ( 0 to 0 );
    PIPE_TXELECIDLE : in STD_LOGIC_VECTOR ( 0 to 0 );
    I6 : in STD_LOGIC;
    RST_RXUSRCLK_RESET : in STD_LOGIC;
    I7 : in STD_LOGIC;
    pipe_rxstatus : in STD_LOGIC_VECTOR ( 0 to 0 );
    RST_IDLE : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    USER_RATE_RXSYNC : in STD_LOGIC;
    USER_RATE_DONE : in STD_LOGIC;
    I8 : in STD_LOGIC;
    pipe_rx0_eq_adapt_done : in STD_LOGIC;
    USER_RESETOVRD_START : in STD_LOGIC;
    I9 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I10 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_7x_0_pcie3_7x_0_pipe_user : entity is "pcie3_7x_0_pipe_user";
end pcie3_7x_0_pcie3_7x_0_pipe_user;

architecture STRUCTURE of pcie3_7x_0_pcie3_7x_0_pipe_user is
  signal \^o3\ : STD_LOGIC;
  signal \^o8\ : STD_LOGIC;
  signal converge_cnt_reg : STD_LOGIC_VECTOR ( 21 downto 0 );
  signal fsm : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal gen3_rdy0 : STD_LOGIC;
  signal n_0_PCIE_3_0_i_i_246 : STD_LOGIC;
  signal \n_0_converge_cnt[0]_i_1\ : STD_LOGIC;
  signal \n_0_converge_cnt[0]_i_4\ : STD_LOGIC;
  signal \n_0_converge_cnt[0]_i_5\ : STD_LOGIC;
  signal \n_0_converge_cnt[0]_i_6\ : STD_LOGIC;
  signal \n_0_converge_cnt[0]_i_7\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[0]_i_3\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[10]_i_1\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[10]_i_2\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[11]_i_1\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[11]_i_2\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[12]_i_1\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[12]_i_2\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[13]_i_1\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[13]_i_2\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[14]_i_1\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[14]_i_2\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[15]_i_1\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[15]_i_2\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[16]_i_1\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[16]_i_2\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[17]_i_1\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[17]_i_2\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[18]_i_1\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[18]_i_2\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[19]_i_1\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[19]_i_2\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[1]_i_1\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[1]_i_2\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[20]_i_1\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[20]_i_2\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[21]_i_1\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[2]_i_1\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[2]_i_2\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[3]_i_1\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[3]_i_2\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[4]_i_1\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[4]_i_2\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[5]_i_1\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[5]_i_2\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[6]_i_1\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[6]_i_2\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[7]_i_1\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[7]_i_2\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[8]_i_1\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[8]_i_2\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[9]_i_1\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[9]_i_2\ : STD_LOGIC;
  signal n_0_converge_gen3_i_1 : STD_LOGIC;
  signal \n_0_gth_channel.gthe2_channel_i_i_70\ : STD_LOGIC;
  signal \n_0_gth_channel.gthe2_channel_i_i_71\ : STD_LOGIC;
  signal \n_0_gth_channel.gthe2_channel_i_i_78\ : STD_LOGIC;
  signal \n_0_oobclk_div.oobclk_i_1\ : STD_LOGIC;
  signal oobclk_cnt : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \p_0_in__0_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \p_0_in__0__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \p_1_in__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal pclk_sel_reg1 : STD_LOGIC;
  signal pclk_sel_reg2 : STD_LOGIC;
  signal rate_done_reg1 : STD_LOGIC;
  signal rate_done_reg2 : STD_LOGIC;
  signal rate_gen3_reg1 : STD_LOGIC;
  signal rate_gen3_reg2 : STD_LOGIC;
  signal rate_idle_reg1 : STD_LOGIC;
  signal rate_idle_reg2 : STD_LOGIC;
  signal rate_rxsync_reg1 : STD_LOGIC;
  signal rate_rxsync_reg2 : STD_LOGIC;
  signal resetovrd_start_reg1 : STD_LOGIC;
  signal resetovrd_start_reg2 : STD_LOGIC;
  signal rst_idle_reg1 : STD_LOGIC;
  signal rst_idle_reg2 : STD_LOGIC;
  signal \rxcdrlock_cnt_reg__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rxcdrlock_reg1 : STD_LOGIC;
  signal rxcdrlock_reg2 : STD_LOGIC;
  signal rxeq_adapt_done_reg1 : STD_LOGIC;
  signal rxeq_adapt_done_reg2 : STD_LOGIC;
  signal rxresetdone_reg1 : STD_LOGIC;
  signal rxresetdone_reg2 : STD_LOGIC;
  signal rxstatus_reg1 : STD_LOGIC;
  signal rxstatus_reg2 : STD_LOGIC;
  signal \rxvalid_cnt_reg__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rxvalid_reg1 : STD_LOGIC;
  signal rxvalid_reg2 : STD_LOGIC;
  signal sel : STD_LOGIC;
  signal txcompliance_reg1 : STD_LOGIC;
  signal txcompliance_reg2 : STD_LOGIC;
  signal txelecidle_reg1 : STD_LOGIC;
  signal txelecidle_reg2 : STD_LOGIC;
  signal txresetdone_reg1 : STD_LOGIC;
  signal txresetdone_reg2 : STD_LOGIC;
  signal \NLW_converge_cnt_reg[21]_i_2_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_converge_cnt_reg[21]_i_2_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_converge_cnt_reg[21]_i_2_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_converge_cnt_reg[21]_i_2_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \converge_cnt_reg[13]_i_2_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \converge_cnt_reg[13]_i_2_CARRY4\ : label is "LO:O";
  attribute XILINX_LEGACY_PRIM of \converge_cnt_reg[17]_i_2_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP of \converge_cnt_reg[17]_i_2_CARRY4\ : label is "LO:O";
  attribute XILINX_LEGACY_PRIM of \converge_cnt_reg[1]_i_2_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP of \converge_cnt_reg[1]_i_2_CARRY4\ : label is "LO:O";
  attribute XILINX_LEGACY_PRIM of \converge_cnt_reg[21]_i_2_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP of \converge_cnt_reg[21]_i_2_CARRY4\ : label is "LO:O";
  attribute XILINX_LEGACY_PRIM of \converge_cnt_reg[5]_i_2_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP of \converge_cnt_reg[5]_i_2_CARRY4\ : label is "LO:O";
  attribute XILINX_LEGACY_PRIM of \converge_cnt_reg[9]_i_2_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP of \converge_cnt_reg[9]_i_2_CARRY4\ : label is "LO:O";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gth_channel.gthe2_channel_i_i_5\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \oobclk_div.oobclk_cnt[0]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \oobclk_div.oobclk_cnt[1]_i_1\ : label is "soft_lutpair37";
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of pclk_sel_reg1_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of pclk_sel_reg1_reg : label is "yes";
  attribute ASYNC_REG of pclk_sel_reg2_reg : label is std.standard.true;
  attribute KEEP of pclk_sel_reg2_reg : label is "yes";
  attribute ASYNC_REG of rate_done_reg1_reg : label is std.standard.true;
  attribute KEEP of rate_done_reg1_reg : label is "yes";
  attribute ASYNC_REG of rate_done_reg2_reg : label is std.standard.true;
  attribute KEEP of rate_done_reg2_reg : label is "yes";
  attribute ASYNC_REG of rate_gen3_reg1_reg : label is std.standard.true;
  attribute KEEP of rate_gen3_reg1_reg : label is "yes";
  attribute ASYNC_REG of rate_gen3_reg2_reg : label is std.standard.true;
  attribute KEEP of rate_gen3_reg2_reg : label is "yes";
  attribute ASYNC_REG of rate_idle_reg1_reg : label is std.standard.true;
  attribute KEEP of rate_idle_reg1_reg : label is "yes";
  attribute ASYNC_REG of rate_idle_reg2_reg : label is std.standard.true;
  attribute KEEP of rate_idle_reg2_reg : label is "yes";
  attribute ASYNC_REG of rate_rxsync_reg1_reg : label is std.standard.true;
  attribute KEEP of rate_rxsync_reg1_reg : label is "yes";
  attribute ASYNC_REG of rate_rxsync_reg2_reg : label is std.standard.true;
  attribute KEEP of rate_rxsync_reg2_reg : label is "yes";
  attribute SOFT_HLUTNM of resetovrd_done_reg1_i_1 : label is "soft_lutpair38";
  attribute ASYNC_REG of resetovrd_start_reg1_reg : label is std.standard.true;
  attribute KEEP of resetovrd_start_reg1_reg : label is "yes";
  attribute ASYNC_REG of resetovrd_start_reg2_reg : label is std.standard.true;
  attribute KEEP of resetovrd_start_reg2_reg : label is "yes";
  attribute ASYNC_REG of rst_idle_reg1_reg : label is std.standard.true;
  attribute KEEP of rst_idle_reg1_reg : label is "yes";
  attribute ASYNC_REG of rst_idle_reg2_reg : label is std.standard.true;
  attribute KEEP of rst_idle_reg2_reg : label is "yes";
  attribute ASYNC_REG of rxcdrlock_reg1_reg : label is std.standard.true;
  attribute KEEP of rxcdrlock_reg1_reg : label is "yes";
  attribute ASYNC_REG of rxcdrlock_reg2_reg : label is std.standard.true;
  attribute KEEP of rxcdrlock_reg2_reg : label is "yes";
  attribute ASYNC_REG of rxeq_adapt_done_reg1_reg : label is std.standard.true;
  attribute KEEP of rxeq_adapt_done_reg1_reg : label is "yes";
  attribute ASYNC_REG of rxeq_adapt_done_reg2_reg : label is std.standard.true;
  attribute KEEP of rxeq_adapt_done_reg2_reg : label is "yes";
  attribute ASYNC_REG of rxresetdone_reg1_reg : label is std.standard.true;
  attribute KEEP of rxresetdone_reg1_reg : label is "yes";
  attribute ASYNC_REG of rxresetdone_reg2_reg : label is std.standard.true;
  attribute KEEP of rxresetdone_reg2_reg : label is "yes";
  attribute ASYNC_REG of rxstatus_reg1_reg : label is std.standard.true;
  attribute KEEP of rxstatus_reg1_reg : label is "yes";
  attribute ASYNC_REG of rxstatus_reg2_reg : label is std.standard.true;
  attribute KEEP of rxstatus_reg2_reg : label is "yes";
  attribute ASYNC_REG of rxvalid_reg1_reg : label is std.standard.true;
  attribute KEEP of rxvalid_reg1_reg : label is "yes";
  attribute ASYNC_REG of rxvalid_reg2_reg : label is std.standard.true;
  attribute KEEP of rxvalid_reg2_reg : label is "yes";
  attribute ASYNC_REG of txcompliance_reg1_reg : label is std.standard.true;
  attribute KEEP of txcompliance_reg1_reg : label is "yes";
  attribute ASYNC_REG of txcompliance_reg2_reg : label is std.standard.true;
  attribute KEEP of txcompliance_reg2_reg : label is "yes";
  attribute ASYNC_REG of txelecidle_reg1_reg : label is std.standard.true;
  attribute KEEP of txelecidle_reg1_reg : label is "yes";
  attribute ASYNC_REG of txelecidle_reg2_reg : label is std.standard.true;
  attribute KEEP of txelecidle_reg2_reg : label is "yes";
  attribute ASYNC_REG of txresetdone_reg1_reg : label is std.standard.true;
  attribute KEEP of txresetdone_reg1_reg : label is "yes";
  attribute ASYNC_REG of txresetdone_reg2_reg : label is std.standard.true;
  attribute KEEP of txresetdone_reg2_reg : label is "yes";
begin
  O3 <= \^o3\;
  O8 <= \^o8\;
  p_0_in7_in <= txcompliance_reg2;
  p_1_in8_in <= txelecidle_reg2;
  p_2_in <= rst_idle_reg2;
PCIE_3_0_i_i_246: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
    port map (
      I0 => \rxvalid_cnt_reg__0\(0),
      I1 => \rxvalid_cnt_reg__0\(1),
      O => n_0_PCIE_3_0_i_i_246
    );
PCIE_3_0_i_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFA8FF"
    )
    port map (
      I0 => I9(0),
      I1 => rate_idle_reg2,
      I2 => rate_rxsync_reg2,
      I3 => rst_idle_reg2,
      I4 => rate_done_reg2,
      O => pipe_rx0_phy_status
    );
PCIE_3_0_i_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
    port map (
      I0 => I7,
      I1 => rst_idle_reg2,
      I2 => rate_idle_reg2,
      I3 => \rxvalid_cnt_reg__0\(3),
      I4 => \rxvalid_cnt_reg__0\(2),
      I5 => n_0_PCIE_3_0_i_i_246,
      O => pipe_rx0_valid
    );
\converge_cnt[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
    port map (
      I0 => rst_idle_reg2,
      I1 => I10,
      I2 => rate_idle_reg2,
      I3 => rate_gen3_reg2,
      O => \n_0_converge_cnt[0]_i_1\
    );
\converge_cnt[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF5555555D"
    )
    port map (
      I0 => converge_cnt_reg(21),
      I1 => \n_0_converge_cnt[0]_i_4\,
      I2 => converge_cnt_reg(12),
      I3 => converge_cnt_reg(14),
      I4 => converge_cnt_reg(20),
      I5 => \n_0_converge_cnt[0]_i_5\,
      O => sel
    );
\converge_cnt[0]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
    port map (
      I0 => converge_cnt_reg(3),
      I1 => converge_cnt_reg(4),
      I2 => converge_cnt_reg(5),
      I3 => converge_cnt_reg(7),
      I4 => converge_cnt_reg(6),
      O => \n_0_converge_cnt[0]_i_4\
    );
\converge_cnt[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0B0A0F0A0B0A0B"
    )
    port map (
      I0 => \^o3\,
      I1 => converge_cnt_reg(13),
      I2 => converge_cnt_reg(20),
      I3 => converge_cnt_reg(14),
      I4 => converge_cnt_reg(12),
      I5 => \n_0_converge_cnt[0]_i_7\,
      O => \n_0_converge_cnt[0]_i_5\
    );
\converge_cnt[0]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => converge_cnt_reg(0),
      O => \n_0_converge_cnt[0]_i_6\
    );
\converge_cnt[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
    port map (
      I0 => converge_cnt_reg(9),
      I1 => converge_cnt_reg(8),
      I2 => converge_cnt_reg(11),
      I3 => converge_cnt_reg(10),
      O => \n_0_converge_cnt[0]_i_7\
    );
\converge_cnt_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I5,
      CE => sel,
      D => \n_0_converge_cnt_reg[0]_i_3\,
      Q => converge_cnt_reg(0),
      R => \n_0_converge_cnt[0]_i_1\
    );
\converge_cnt_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I5,
      CE => sel,
      D => \n_0_converge_cnt_reg[10]_i_1\,
      Q => converge_cnt_reg(10),
      R => \n_0_converge_cnt[0]_i_1\
    );
\converge_cnt_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I5,
      CE => sel,
      D => \n_0_converge_cnt_reg[11]_i_1\,
      Q => converge_cnt_reg(11),
      R => \n_0_converge_cnt[0]_i_1\
    );
\converge_cnt_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I5,
      CE => sel,
      D => \n_0_converge_cnt_reg[12]_i_1\,
      Q => converge_cnt_reg(12),
      R => \n_0_converge_cnt[0]_i_1\
    );
\converge_cnt_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I5,
      CE => sel,
      D => \n_0_converge_cnt_reg[13]_i_1\,
      Q => converge_cnt_reg(13),
      R => \n_0_converge_cnt[0]_i_1\
    );
\converge_cnt_reg[13]_i_2_CARRY4\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_converge_cnt_reg[12]_i_2\,
      CO(3) => \n_0_converge_cnt_reg[16]_i_2\,
      CO(2) => \n_0_converge_cnt_reg[15]_i_2\,
      CO(1) => \n_0_converge_cnt_reg[14]_i_2\,
      CO(0) => \n_0_converge_cnt_reg[13]_i_2\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => \n_0_converge_cnt_reg[15]_i_1\,
      O(2) => \n_0_converge_cnt_reg[14]_i_1\,
      O(1) => \n_0_converge_cnt_reg[13]_i_1\,
      O(0) => \n_0_converge_cnt_reg[12]_i_1\,
      S(3 downto 0) => converge_cnt_reg(15 downto 12)
    );
\converge_cnt_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I5,
      CE => sel,
      D => \n_0_converge_cnt_reg[14]_i_1\,
      Q => converge_cnt_reg(14),
      R => \n_0_converge_cnt[0]_i_1\
    );
\converge_cnt_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I5,
      CE => sel,
      D => \n_0_converge_cnt_reg[15]_i_1\,
      Q => converge_cnt_reg(15),
      R => \n_0_converge_cnt[0]_i_1\
    );
\converge_cnt_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I5,
      CE => sel,
      D => \n_0_converge_cnt_reg[16]_i_1\,
      Q => converge_cnt_reg(16),
      R => \n_0_converge_cnt[0]_i_1\
    );
\converge_cnt_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I5,
      CE => sel,
      D => \n_0_converge_cnt_reg[17]_i_1\,
      Q => converge_cnt_reg(17),
      R => \n_0_converge_cnt[0]_i_1\
    );
\converge_cnt_reg[17]_i_2_CARRY4\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_converge_cnt_reg[16]_i_2\,
      CO(3) => \n_0_converge_cnt_reg[20]_i_2\,
      CO(2) => \n_0_converge_cnt_reg[19]_i_2\,
      CO(1) => \n_0_converge_cnt_reg[18]_i_2\,
      CO(0) => \n_0_converge_cnt_reg[17]_i_2\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => \n_0_converge_cnt_reg[19]_i_1\,
      O(2) => \n_0_converge_cnt_reg[18]_i_1\,
      O(1) => \n_0_converge_cnt_reg[17]_i_1\,
      O(0) => \n_0_converge_cnt_reg[16]_i_1\,
      S(3 downto 0) => converge_cnt_reg(19 downto 16)
    );
\converge_cnt_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I5,
      CE => sel,
      D => \n_0_converge_cnt_reg[18]_i_1\,
      Q => converge_cnt_reg(18),
      R => \n_0_converge_cnt[0]_i_1\
    );
\converge_cnt_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I5,
      CE => sel,
      D => \n_0_converge_cnt_reg[19]_i_1\,
      Q => converge_cnt_reg(19),
      R => \n_0_converge_cnt[0]_i_1\
    );
\converge_cnt_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I5,
      CE => sel,
      D => \n_0_converge_cnt_reg[1]_i_1\,
      Q => converge_cnt_reg(1),
      R => \n_0_converge_cnt[0]_i_1\
    );
\converge_cnt_reg[1]_i_2_CARRY4\: unisim.vcomponents.CARRY4
    port map (
      CI => '0',
      CO(3) => \n_0_converge_cnt_reg[4]_i_2\,
      CO(2) => \n_0_converge_cnt_reg[3]_i_2\,
      CO(1) => \n_0_converge_cnt_reg[2]_i_2\,
      CO(0) => \n_0_converge_cnt_reg[1]_i_2\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '1',
      O(3) => \n_0_converge_cnt_reg[3]_i_1\,
      O(2) => \n_0_converge_cnt_reg[2]_i_1\,
      O(1) => \n_0_converge_cnt_reg[1]_i_1\,
      O(0) => \n_0_converge_cnt_reg[0]_i_3\,
      S(3 downto 1) => converge_cnt_reg(3 downto 1),
      S(0) => \n_0_converge_cnt[0]_i_6\
    );
\converge_cnt_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I5,
      CE => sel,
      D => \n_0_converge_cnt_reg[20]_i_1\,
      Q => converge_cnt_reg(20),
      R => \n_0_converge_cnt[0]_i_1\
    );
\converge_cnt_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I5,
      CE => sel,
      D => \n_0_converge_cnt_reg[21]_i_1\,
      Q => converge_cnt_reg(21),
      R => \n_0_converge_cnt[0]_i_1\
    );
\converge_cnt_reg[21]_i_2_CARRY4\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_converge_cnt_reg[20]_i_2\,
      CO(3 downto 0) => \NLW_converge_cnt_reg[21]_i_2_CARRY4_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 1) => \NLW_converge_cnt_reg[21]_i_2_CARRY4_DI_UNCONNECTED\(3 downto 1),
      DI(0) => '0',
      O(3 downto 2) => \NLW_converge_cnt_reg[21]_i_2_CARRY4_O_UNCONNECTED\(3 downto 2),
      O(1) => \n_0_converge_cnt_reg[21]_i_1\,
      O(0) => \n_0_converge_cnt_reg[20]_i_1\,
      S(3 downto 2) => \NLW_converge_cnt_reg[21]_i_2_CARRY4_S_UNCONNECTED\(3 downto 2),
      S(1 downto 0) => converge_cnt_reg(21 downto 20)
    );
\converge_cnt_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I5,
      CE => sel,
      D => \n_0_converge_cnt_reg[2]_i_1\,
      Q => converge_cnt_reg(2),
      R => \n_0_converge_cnt[0]_i_1\
    );
\converge_cnt_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I5,
      CE => sel,
      D => \n_0_converge_cnt_reg[3]_i_1\,
      Q => converge_cnt_reg(3),
      R => \n_0_converge_cnt[0]_i_1\
    );
\converge_cnt_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I5,
      CE => sel,
      D => \n_0_converge_cnt_reg[4]_i_1\,
      Q => converge_cnt_reg(4),
      R => \n_0_converge_cnt[0]_i_1\
    );
\converge_cnt_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I5,
      CE => sel,
      D => \n_0_converge_cnt_reg[5]_i_1\,
      Q => converge_cnt_reg(5),
      R => \n_0_converge_cnt[0]_i_1\
    );
\converge_cnt_reg[5]_i_2_CARRY4\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_converge_cnt_reg[4]_i_2\,
      CO(3) => \n_0_converge_cnt_reg[8]_i_2\,
      CO(2) => \n_0_converge_cnt_reg[7]_i_2\,
      CO(1) => \n_0_converge_cnt_reg[6]_i_2\,
      CO(0) => \n_0_converge_cnt_reg[5]_i_2\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => \n_0_converge_cnt_reg[7]_i_1\,
      O(2) => \n_0_converge_cnt_reg[6]_i_1\,
      O(1) => \n_0_converge_cnt_reg[5]_i_1\,
      O(0) => \n_0_converge_cnt_reg[4]_i_1\,
      S(3 downto 0) => converge_cnt_reg(7 downto 4)
    );
\converge_cnt_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I5,
      CE => sel,
      D => \n_0_converge_cnt_reg[6]_i_1\,
      Q => converge_cnt_reg(6),
      R => \n_0_converge_cnt[0]_i_1\
    );
\converge_cnt_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I5,
      CE => sel,
      D => \n_0_converge_cnt_reg[7]_i_1\,
      Q => converge_cnt_reg(7),
      R => \n_0_converge_cnt[0]_i_1\
    );
\converge_cnt_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I5,
      CE => sel,
      D => \n_0_converge_cnt_reg[8]_i_1\,
      Q => converge_cnt_reg(8),
      R => \n_0_converge_cnt[0]_i_1\
    );
\converge_cnt_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I5,
      CE => sel,
      D => \n_0_converge_cnt_reg[9]_i_1\,
      Q => converge_cnt_reg(9),
      R => \n_0_converge_cnt[0]_i_1\
    );
\converge_cnt_reg[9]_i_2_CARRY4\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_converge_cnt_reg[8]_i_2\,
      CO(3) => \n_0_converge_cnt_reg[12]_i_2\,
      CO(2) => \n_0_converge_cnt_reg[11]_i_2\,
      CO(1) => \n_0_converge_cnt_reg[10]_i_2\,
      CO(0) => \n_0_converge_cnt_reg[9]_i_2\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => \n_0_converge_cnt_reg[11]_i_1\,
      O(2) => \n_0_converge_cnt_reg[10]_i_1\,
      O(1) => \n_0_converge_cnt_reg[9]_i_1\,
      O(0) => \n_0_converge_cnt_reg[8]_i_1\,
      S(3 downto 0) => converge_cnt_reg(11 downto 8)
    );
converge_gen3_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2220"
    )
    port map (
      I0 => rate_gen3_reg2,
      I1 => I10,
      I2 => rxeq_adapt_done_reg2,
      I3 => \^o8\,
      O => n_0_converge_gen3_i_1
    );
converge_gen3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I5,
      CE => '1',
      D => n_0_converge_gen3_i_1,
      Q => \^o8\,
      R => '0'
    );
gen3_rdy_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => rate_idle_reg2,
      I1 => rate_gen3_reg2,
      O => gen3_rdy0
    );
gen3_rdy_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I5,
      CE => '1',
      D => gen3_rdy0,
      Q => PIPE_GEN3_RDY(0),
      R => RST_RXUSRCLK_RESET
    );
\gth_channel.gthe2_channel_i_i_11__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB0B0B000000000"
    )
    port map (
      I0 => PIPE_RXPHALIGNDONE(0),
      I1 => I1,
      I2 => SYNC_RXPHALIGNDONE_M,
      I3 => txcompliance_reg2,
      I4 => txelecidle_reg2,
      I5 => I3,
      O => rxsyncallin
    );
\gth_channel.gthe2_channel_i_i_15__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB0B0B000000000"
    )
    port map (
      I0 => pipe_txphaligndone(1),
      I1 => I1,
      I2 => pipe_txphaligndone(0),
      I3 => txcompliance_reg2,
      I4 => txelecidle_reg2,
      I5 => I4,
      O => SYNC_TXPHALIGNDONE
    );
\gth_channel.gthe2_channel_i_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => fsm(1),
      I1 => fsm(0),
      O => O4
    );
\gth_channel.gthe2_channel_i_i_60\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
    port map (
      I0 => converge_cnt_reg(15),
      I1 => converge_cnt_reg(18),
      I2 => converge_cnt_reg(19),
      I3 => converge_cnt_reg(17),
      I4 => converge_cnt_reg(16),
      O => \^o3\
    );
\gth_channel.gthe2_channel_i_i_61\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
    port map (
      I0 => converge_cnt_reg(9),
      I1 => converge_cnt_reg(8),
      I2 => converge_cnt_reg(11),
      I3 => converge_cnt_reg(10),
      I4 => \n_0_gth_channel.gthe2_channel_i_i_70\,
      I5 => \n_0_gth_channel.gthe2_channel_i_i_71\,
      O => O1
    );
\gth_channel.gthe2_channel_i_i_70\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
    port map (
      I0 => converge_cnt_reg(20),
      I1 => converge_cnt_reg(14),
      I2 => converge_cnt_reg(12),
      O => \n_0_gth_channel.gthe2_channel_i_i_70\
    );
\gth_channel.gthe2_channel_i_i_71\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
    port map (
      I0 => converge_cnt_reg(4),
      I1 => converge_cnt_reg(5),
      I2 => converge_cnt_reg(1),
      I3 => converge_cnt_reg(0),
      I4 => \n_0_gth_channel.gthe2_channel_i_i_78\,
      O => \n_0_gth_channel.gthe2_channel_i_i_71\
    );
\gth_channel.gthe2_channel_i_i_78\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000400000"
    )
    port map (
      I0 => converge_cnt_reg(7),
      I1 => converge_cnt_reg(21),
      I2 => converge_cnt_reg(3),
      I3 => converge_cnt_reg(6),
      I4 => converge_cnt_reg(13),
      I5 => converge_cnt_reg(2),
      O => \n_0_gth_channel.gthe2_channel_i_i_78\
    );
\oobclk_div.oobclk_cnt[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => oobclk_cnt(0),
      O => \p_1_in__0\(0)
    );
\oobclk_div.oobclk_cnt[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => oobclk_cnt(0),
      I1 => oobclk_cnt(1),
      O => \p_1_in__0\(1)
    );
\oobclk_div.oobclk_cnt_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => I5,
      CE => '1',
      D => \p_1_in__0\(0),
      Q => oobclk_cnt(0),
      R => \p_0_in__0\
    );
\oobclk_div.oobclk_cnt_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => I5,
      CE => '1',
      D => \p_1_in__0\(1),
      Q => oobclk_cnt(1),
      R => \p_0_in__0\
    );
\oobclk_div.oobclk_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => oobclk_cnt(1),
      I1 => pclk_sel_reg2,
      I2 => oobclk_cnt(0),
      O => \n_0_oobclk_div.oobclk_i_1\
    );
\oobclk_div.oobclk_reg\: unisim.vcomponents.FDRE
    port map (
      C => I5,
      CE => '1',
      D => \n_0_oobclk_div.oobclk_i_1\,
      Q => USER_OOBCLK,
      R => \p_0_in__0\
    );
pclk_sel_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I5,
      CE => '1',
      D => O15(0),
      Q => pclk_sel_reg1,
      R => \p_0_in__0\
    );
pclk_sel_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I5,
      CE => '1',
      D => pclk_sel_reg1,
      Q => pclk_sel_reg2,
      R => \p_0_in__0\
    );
rate_done_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I5,
      CE => '1',
      D => USER_RATE_DONE,
      Q => rate_done_reg1,
      R => RST_RXUSRCLK_RESET
    );
rate_done_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I5,
      CE => '1',
      D => rate_done_reg1,
      Q => rate_done_reg2,
      R => RST_RXUSRCLK_RESET
    );
rate_gen3_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I5,
      CE => '1',
      D => I8,
      Q => rate_gen3_reg1,
      R => RST_RXUSRCLK_RESET
    );
rate_gen3_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I5,
      CE => '1',
      D => rate_gen3_reg1,
      Q => rate_gen3_reg2,
      R => RST_RXUSRCLK_RESET
    );
rate_idle_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I5,
      CE => '1',
      D => D(0),
      Q => rate_idle_reg1,
      R => RST_RXUSRCLK_RESET
    );
rate_idle_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I5,
      CE => '1',
      D => rate_idle_reg1,
      Q => rate_idle_reg2,
      R => RST_RXUSRCLK_RESET
    );
rate_rxsync_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I5,
      CE => '1',
      D => USER_RATE_RXSYNC,
      Q => rate_rxsync_reg1,
      R => RST_RXUSRCLK_RESET
    );
rate_rxsync_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I5,
      CE => '1',
      D => rate_rxsync_reg1,
      Q => rate_rxsync_reg2,
      R => RST_RXUSRCLK_RESET
    );
\resetdone_reg1[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => txresetdone_reg2,
      I1 => rxresetdone_reg2,
      O => O6(0)
    );
\resetovrd_disble.fsm_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => I5,
      CE => '1',
      D => '0',
      Q => fsm(0),
      R => '0'
    );
\resetovrd_disble.fsm_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => I5,
      CE => '1',
      D => '0',
      Q => fsm(1),
      R => '0'
    );
\resetovrd_disble.reset_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => I5,
      CE => '1',
      D => '0',
      Q => O19(0),
      R => '0'
    );
\resetovrd_disble.reset_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => I5,
      CE => '1',
      D => '0',
      Q => Q(0),
      R => '0'
    );
\resetovrd_disble.reset_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => I5,
      CE => '1',
      D => '0',
      Q => Q(1),
      R => '0'
    );
\resetovrd_disble.reset_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => I5,
      CE => '1',
      D => '0',
      Q => Q(2),
      R => '0'
    );
\resetovrd_disble.reset_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => I5,
      CE => '1',
      D => '0',
      Q => Q(3),
      R => '0'
    );
\resetovrd_disble.reset_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => I5,
      CE => '1',
      D => '0',
      Q => Q(4),
      R => '0'
    );
\resetovrd_disble.reset_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => I5,
      CE => '1',
      D => '0',
      Q => Q(5),
      R => '0'
    );
resetovrd_done_reg1_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => fsm(1),
      I1 => fsm(0),
      O => O5
    );
resetovrd_start_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I5,
      CE => '1',
      D => USER_RESETOVRD_START,
      Q => resetovrd_start_reg1,
      R => \p_0_in__0\
    );
resetovrd_start_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I5,
      CE => '1',
      D => resetovrd_start_reg1,
      Q => resetovrd_start_reg2,
      R => \p_0_in__0\
    );
rst_idle_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I5,
      CE => '1',
      D => RST_IDLE,
      Q => rst_idle_reg1,
      R => RST_RXUSRCLK_RESET
    );
rst_idle_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I5,
      CE => '1',
      D => rst_idle_reg1,
      Q => rst_idle_reg2,
      R => RST_RXUSRCLK_RESET
    );
\rxcdrlock_cnt[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D0505050"
    )
    port map (
      I0 => \rxcdrlock_cnt_reg__0\(0),
      I1 => \rxcdrlock_cnt_reg__0\(2),
      I2 => rxcdrlock_reg2,
      I3 => \rxcdrlock_cnt_reg__0\(1),
      I4 => \rxcdrlock_cnt_reg__0\(3),
      O => \p_0_in__0_0\(0)
    );
\rxcdrlock_cnt[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8FF00000"
    )
    port map (
      I0 => \rxcdrlock_cnt_reg__0\(3),
      I1 => \rxcdrlock_cnt_reg__0\(2),
      I2 => \rxcdrlock_cnt_reg__0\(0),
      I3 => \rxcdrlock_cnt_reg__0\(1),
      I4 => rxcdrlock_reg2,
      O => \p_0_in__0_0\(1)
    );
\rxcdrlock_cnt[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8780000"
    )
    port map (
      I0 => \rxcdrlock_cnt_reg__0\(0),
      I1 => \rxcdrlock_cnt_reg__0\(1),
      I2 => \rxcdrlock_cnt_reg__0\(2),
      I3 => \rxcdrlock_cnt_reg__0\(3),
      I4 => rxcdrlock_reg2,
      O => \p_0_in__0_0\(2)
    );
\rxcdrlock_cnt[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF008000"
    )
    port map (
      I0 => \rxcdrlock_cnt_reg__0\(0),
      I1 => \rxcdrlock_cnt_reg__0\(1),
      I2 => \rxcdrlock_cnt_reg__0\(2),
      I3 => rxcdrlock_reg2,
      I4 => \rxcdrlock_cnt_reg__0\(3),
      O => \p_0_in__0_0\(3)
    );
\rxcdrlock_cnt_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I5,
      CE => '1',
      D => \p_0_in__0_0\(0),
      Q => \rxcdrlock_cnt_reg__0\(0),
      R => \p_0_in__0\
    );
\rxcdrlock_cnt_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I5,
      CE => '1',
      D => \p_0_in__0_0\(1),
      Q => \rxcdrlock_cnt_reg__0\(1),
      R => \p_0_in__0\
    );
\rxcdrlock_cnt_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I5,
      CE => '1',
      D => \p_0_in__0_0\(2),
      Q => \rxcdrlock_cnt_reg__0\(2),
      R => \p_0_in__0\
    );
\rxcdrlock_cnt_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I5,
      CE => '1',
      D => \p_0_in__0_0\(3),
      Q => \rxcdrlock_cnt_reg__0\(3),
      R => \p_0_in__0\
    );
\rxcdrlock_reg1[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
    port map (
      I0 => \rxcdrlock_cnt_reg__0\(2),
      I1 => \rxcdrlock_cnt_reg__0\(3),
      I2 => I6,
      I3 => \rxcdrlock_cnt_reg__0\(1),
      I4 => \rxcdrlock_cnt_reg__0\(0),
      O => O2(0)
    );
rxcdrlock_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I5,
      CE => '1',
      D => I6,
      Q => rxcdrlock_reg1,
      R => \p_0_in__0\
    );
rxcdrlock_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I5,
      CE => '1',
      D => rxcdrlock_reg1,
      Q => rxcdrlock_reg2,
      R => \p_0_in__0\
    );
rxeq_adapt_done_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I5,
      CE => '1',
      D => pipe_rx0_eq_adapt_done,
      Q => rxeq_adapt_done_reg1,
      R => \p_0_in__0\
    );
rxeq_adapt_done_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I5,
      CE => '1',
      D => rxeq_adapt_done_reg1,
      Q => rxeq_adapt_done_reg2,
      R => \p_0_in__0\
    );
rxresetdone_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I5,
      CE => '1',
      D => USER_RXRESETDONE,
      Q => rxresetdone_reg1,
      R => \p_0_in__0\
    );
rxresetdone_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I5,
      CE => '1',
      D => rxresetdone_reg1,
      Q => rxresetdone_reg2,
      R => \p_0_in__0\
    );
rxstatus_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I5,
      CE => '1',
      D => pipe_rxstatus(0),
      Q => rxstatus_reg1,
      R => RST_RXUSRCLK_RESET
    );
rxstatus_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I5,
      CE => '1',
      D => rxstatus_reg1,
      Q => rxstatus_reg2,
      R => RST_RXUSRCLK_RESET
    );
\rxvalid_cnt[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C404040404040404"
    )
    port map (
      I0 => rxstatus_reg2,
      I1 => rxvalid_reg2,
      I2 => \rxvalid_cnt_reg__0\(0),
      I3 => \rxvalid_cnt_reg__0\(1),
      I4 => \rxvalid_cnt_reg__0\(2),
      I5 => \rxvalid_cnt_reg__0\(3),
      O => \p_0_in__0__0\(0)
    );
\rxvalid_cnt[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"808000F000F00000"
    )
    port map (
      I0 => \rxvalid_cnt_reg__0\(3),
      I1 => \rxvalid_cnt_reg__0\(2),
      I2 => rxvalid_reg2,
      I3 => rxstatus_reg2,
      I4 => \rxvalid_cnt_reg__0\(1),
      I5 => \rxvalid_cnt_reg__0\(0),
      O => \p_0_in__0__0\(1)
    );
\rxvalid_cnt[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80BF000000C00000"
    )
    port map (
      I0 => \rxvalid_cnt_reg__0\(3),
      I1 => \rxvalid_cnt_reg__0\(0),
      I2 => \rxvalid_cnt_reg__0\(1),
      I3 => rxstatus_reg2,
      I4 => rxvalid_reg2,
      I5 => \rxvalid_cnt_reg__0\(2),
      O => \p_0_in__0__0\(2)
    );
\rxvalid_cnt[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8C08080808080808"
    )
    port map (
      I0 => \rxvalid_cnt_reg__0\(3),
      I1 => rxvalid_reg2,
      I2 => rxstatus_reg2,
      I3 => \rxvalid_cnt_reg__0\(2),
      I4 => \rxvalid_cnt_reg__0\(1),
      I5 => \rxvalid_cnt_reg__0\(0),
      O => \p_0_in__0__0\(3)
    );
\rxvalid_cnt_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I5,
      CE => '1',
      D => \p_0_in__0__0\(0),
      Q => \rxvalid_cnt_reg__0\(0),
      R => RST_RXUSRCLK_RESET
    );
\rxvalid_cnt_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I5,
      CE => '1',
      D => \p_0_in__0__0\(1),
      Q => \rxvalid_cnt_reg__0\(1),
      R => RST_RXUSRCLK_RESET
    );
\rxvalid_cnt_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I5,
      CE => '1',
      D => \p_0_in__0__0\(2),
      Q => \rxvalid_cnt_reg__0\(2),
      R => RST_RXUSRCLK_RESET
    );
\rxvalid_cnt_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I5,
      CE => '1',
      D => \p_0_in__0__0\(3),
      Q => \rxvalid_cnt_reg__0\(3),
      R => RST_RXUSRCLK_RESET
    );
rxvalid_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I5,
      CE => '1',
      D => I7,
      Q => rxvalid_reg1,
      R => RST_RXUSRCLK_RESET
    );
rxvalid_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I5,
      CE => '1',
      D => rxvalid_reg1,
      Q => rxvalid_reg2,
      R => RST_RXUSRCLK_RESET
    );
txcompliance_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I5,
      CE => '1',
      D => PIPE_TXCOMPLIANCE(0),
      Q => txcompliance_reg1,
      R => \p_0_in__0\
    );
txcompliance_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I5,
      CE => '1',
      D => txcompliance_reg1,
      Q => txcompliance_reg2,
      R => \p_0_in__0\
    );
txelecidle_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I5,
      CE => '1',
      D => PIPE_TXELECIDLE(0),
      Q => txelecidle_reg1,
      R => \p_0_in__0\
    );
txelecidle_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I5,
      CE => '1',
      D => txelecidle_reg1,
      Q => txelecidle_reg2,
      R => \p_0_in__0\
    );
txphinitdone_reg1_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB0B0B000000000"
    )
    port map (
      I0 => pipe_txphinitdone(1),
      I1 => I1,
      I2 => pipe_txphinitdone(0),
      I3 => txcompliance_reg2,
      I4 => txelecidle_reg2,
      I5 => I2,
      O => SYNC_TXPHINITDONE
    );
txresetdone_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I5,
      CE => '1',
      D => USER_TXRESETDONE,
      Q => txresetdone_reg1,
      R => \p_0_in__0\
    );
txresetdone_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I5,
      CE => '1',
      D => txresetdone_reg1,
      Q => txresetdone_reg2,
      R => \p_0_in__0\
    );
\txsync_fsm.fsm_tx[5]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
    port map (
      I0 => txelecidle_reg2,
      I1 => txcompliance_reg2,
      O => O7
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_7x_0_pcie3_7x_0_pipe_user_11 is
  port (
    O1 : out STD_LOGIC;
    p_1_in8_in : out STD_LOGIC;
    p_0_in7_in : out STD_LOGIC;
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    p_2_in : out STD_LOGIC;
    USER_OOBCLK : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 5 downto 0 );
    O21 : out STD_LOGIC_VECTOR ( 0 to 0 );
    PIPE_GEN3_RDY : out STD_LOGIC_VECTOR ( 0 to 0 );
    O4 : out STD_LOGIC_VECTOR ( 0 to 0 );
    pipe_rx2_valid : out STD_LOGIC;
    pipe_rx2_phy_status : out STD_LOGIC;
    O5 : out STD_LOGIC;
    O6 : out STD_LOGIC;
    O7 : out STD_LOGIC;
    O8 : out STD_LOGIC_VECTOR ( 0 to 0 );
    pipe_txphinitdone : in STD_LOGIC_VECTOR ( 1 downto 0 );
    p_1_in8_in_0 : in STD_LOGIC;
    p_0_in7_in_1 : in STD_LOGIC;
    PIPE_RXPHALIGNDONE : in STD_LOGIC_VECTOR ( 1 downto 0 );
    pipe_txphaligndone : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \p_0_in__0\ : in STD_LOGIC;
    I1 : in STD_LOGIC;
    O15 : in STD_LOGIC_VECTOR ( 0 to 0 );
    USER_RXRESETDONE : in STD_LOGIC;
    USER_TXRESETDONE : in STD_LOGIC;
    PIPE_TXCOMPLIANCE : in STD_LOGIC_VECTOR ( 0 to 0 );
    PIPE_TXELECIDLE : in STD_LOGIC_VECTOR ( 0 to 0 );
    I2 : in STD_LOGIC;
    RST_RXUSRCLK_RESET : in STD_LOGIC;
    I3 : in STD_LOGIC;
    pipe_rxstatus : in STD_LOGIC_VECTOR ( 0 to 0 );
    RST_IDLE : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    USER_RATE_RXSYNC : in STD_LOGIC;
    USER_RATE_DONE : in STD_LOGIC;
    p_98_out : in STD_LOGIC;
    O22 : in STD_LOGIC;
    USER_RESETOVRD_START : in STD_LOGIC;
    I4 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I5 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_7x_0_pcie3_7x_0_pipe_user_11 : entity is "pcie3_7x_0_pipe_user";
end pcie3_7x_0_pcie3_7x_0_pipe_user_11;

architecture STRUCTURE of pcie3_7x_0_pcie3_7x_0_pipe_user_11 is
  signal converge_cnt_reg : STD_LOGIC_VECTOR ( 21 downto 0 );
  signal fsm : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal gen3_rdy0 : STD_LOGIC;
  signal n_0_PCIE_3_0_i_i_248 : STD_LOGIC;
  signal \n_0_converge_cnt[0]_i_1__3\ : STD_LOGIC;
  signal \n_0_converge_cnt[0]_i_4__1\ : STD_LOGIC;
  signal \n_0_converge_cnt[0]_i_5__1\ : STD_LOGIC;
  signal \n_0_converge_cnt[0]_i_6__1\ : STD_LOGIC;
  signal \n_0_converge_cnt[0]_i_7__0\ : STD_LOGIC;
  signal \n_0_converge_cnt[0]_i_8\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[0]_i_3__1\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[10]_i_1__1\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[10]_i_2__1\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[11]_i_1__1\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[11]_i_2__1\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[12]_i_1__1\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[12]_i_2__1\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[13]_i_1__1\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[13]_i_2__1\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[14]_i_1__1\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[14]_i_2__1\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[15]_i_1__1\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[15]_i_2__1\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[16]_i_1__1\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[16]_i_2__1\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[17]_i_1__1\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[17]_i_2__1\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[18]_i_1__1\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[18]_i_2__1\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[19]_i_1__1\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[19]_i_2__1\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[1]_i_1__1\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[1]_i_2__1\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[20]_i_1__1\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[20]_i_2__1\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[21]_i_1__1\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[2]_i_1__1\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[2]_i_2__1\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[3]_i_1__1\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[3]_i_2__1\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[4]_i_1__1\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[4]_i_2__1\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[5]_i_1__1\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[5]_i_2__1\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[6]_i_1__1\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[6]_i_2__1\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[7]_i_1__1\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[7]_i_2__1\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[8]_i_1__1\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[8]_i_2__1\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[9]_i_1__1\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[9]_i_2__1\ : STD_LOGIC;
  signal \n_0_converge_gen3_i_1__1\ : STD_LOGIC;
  signal n_0_converge_gen3_reg : STD_LOGIC;
  signal \n_0_gth_channel.gthe2_channel_i_i_80\ : STD_LOGIC;
  signal \n_0_gth_channel.gthe2_channel_i_i_81\ : STD_LOGIC;
  signal \n_0_gth_channel.gthe2_channel_i_i_82\ : STD_LOGIC;
  signal \n_0_oobclk_div.oobclk_i_1__1\ : STD_LOGIC;
  signal oobclk_cnt : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \p_0_in__0_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \p_0_in__0__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \p_1_in__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal pclk_sel_reg1 : STD_LOGIC;
  signal pclk_sel_reg2 : STD_LOGIC;
  signal rate_done_reg1 : STD_LOGIC;
  signal rate_done_reg2 : STD_LOGIC;
  signal rate_gen3_reg1 : STD_LOGIC;
  signal rate_gen3_reg2 : STD_LOGIC;
  signal rate_idle_reg1 : STD_LOGIC;
  signal rate_idle_reg2 : STD_LOGIC;
  signal rate_rxsync_reg1 : STD_LOGIC;
  signal rate_rxsync_reg2 : STD_LOGIC;
  signal resetovrd_start_reg1 : STD_LOGIC;
  signal resetovrd_start_reg2 : STD_LOGIC;
  signal rst_idle_reg1 : STD_LOGIC;
  signal rst_idle_reg2 : STD_LOGIC;
  signal \rxcdrlock_cnt_reg__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rxcdrlock_reg1 : STD_LOGIC;
  signal rxcdrlock_reg2 : STD_LOGIC;
  signal rxeq_adapt_done_reg1 : STD_LOGIC;
  signal rxeq_adapt_done_reg2 : STD_LOGIC;
  signal rxresetdone_reg1 : STD_LOGIC;
  signal rxresetdone_reg2 : STD_LOGIC;
  signal rxstatus_reg1 : STD_LOGIC;
  signal rxstatus_reg2 : STD_LOGIC;
  signal \rxvalid_cnt_reg__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rxvalid_reg1 : STD_LOGIC;
  signal rxvalid_reg2 : STD_LOGIC;
  signal sel : STD_LOGIC;
  signal txcompliance_reg1 : STD_LOGIC;
  signal txcompliance_reg2 : STD_LOGIC;
  signal txelecidle_reg1 : STD_LOGIC;
  signal txelecidle_reg2 : STD_LOGIC;
  signal txresetdone_reg1 : STD_LOGIC;
  signal txresetdone_reg2 : STD_LOGIC;
  signal \NLW_converge_cnt_reg[21]_i_2__1_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_converge_cnt_reg[21]_i_2__1_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_converge_cnt_reg[21]_i_2__1_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_converge_cnt_reg[21]_i_2__1_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \converge_cnt_reg[13]_i_2__1_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \converge_cnt_reg[13]_i_2__1_CARRY4\ : label is "LO:O";
  attribute XILINX_LEGACY_PRIM of \converge_cnt_reg[17]_i_2__1_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP of \converge_cnt_reg[17]_i_2__1_CARRY4\ : label is "LO:O";
  attribute XILINX_LEGACY_PRIM of \converge_cnt_reg[1]_i_2__1_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP of \converge_cnt_reg[1]_i_2__1_CARRY4\ : label is "LO:O";
  attribute XILINX_LEGACY_PRIM of \converge_cnt_reg[21]_i_2__1_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP of \converge_cnt_reg[21]_i_2__1_CARRY4\ : label is "LO:O";
  attribute XILINX_LEGACY_PRIM of \converge_cnt_reg[5]_i_2__1_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP of \converge_cnt_reg[5]_i_2__1_CARRY4\ : label is "LO:O";
  attribute XILINX_LEGACY_PRIM of \converge_cnt_reg[9]_i_2__1_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP of \converge_cnt_reg[9]_i_2__1_CARRY4\ : label is "LO:O";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gth_channel.gthe2_channel_i_i_5__1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \oobclk_div.oobclk_cnt[0]_i_1__1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \oobclk_div.oobclk_cnt[1]_i_1__1\ : label is "soft_lutpair99";
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of pclk_sel_reg1_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of pclk_sel_reg1_reg : label is "yes";
  attribute ASYNC_REG of pclk_sel_reg2_reg : label is std.standard.true;
  attribute KEEP of pclk_sel_reg2_reg : label is "yes";
  attribute ASYNC_REG of rate_done_reg1_reg : label is std.standard.true;
  attribute KEEP of rate_done_reg1_reg : label is "yes";
  attribute ASYNC_REG of rate_done_reg2_reg : label is std.standard.true;
  attribute KEEP of rate_done_reg2_reg : label is "yes";
  attribute ASYNC_REG of rate_gen3_reg1_reg : label is std.standard.true;
  attribute KEEP of rate_gen3_reg1_reg : label is "yes";
  attribute ASYNC_REG of rate_gen3_reg2_reg : label is std.standard.true;
  attribute KEEP of rate_gen3_reg2_reg : label is "yes";
  attribute ASYNC_REG of rate_idle_reg1_reg : label is std.standard.true;
  attribute KEEP of rate_idle_reg1_reg : label is "yes";
  attribute ASYNC_REG of rate_idle_reg2_reg : label is std.standard.true;
  attribute KEEP of rate_idle_reg2_reg : label is "yes";
  attribute ASYNC_REG of rate_rxsync_reg1_reg : label is std.standard.true;
  attribute KEEP of rate_rxsync_reg1_reg : label is "yes";
  attribute ASYNC_REG of rate_rxsync_reg2_reg : label is std.standard.true;
  attribute KEEP of rate_rxsync_reg2_reg : label is "yes";
  attribute SOFT_HLUTNM of \resetovrd_done_reg1_i_1__1\ : label is "soft_lutpair100";
  attribute ASYNC_REG of resetovrd_start_reg1_reg : label is std.standard.true;
  attribute KEEP of resetovrd_start_reg1_reg : label is "yes";
  attribute ASYNC_REG of resetovrd_start_reg2_reg : label is std.standard.true;
  attribute KEEP of resetovrd_start_reg2_reg : label is "yes";
  attribute ASYNC_REG of rst_idle_reg1_reg : label is std.standard.true;
  attribute KEEP of rst_idle_reg1_reg : label is "yes";
  attribute ASYNC_REG of rst_idle_reg2_reg : label is std.standard.true;
  attribute KEEP of rst_idle_reg2_reg : label is "yes";
  attribute ASYNC_REG of rxcdrlock_reg1_reg : label is std.standard.true;
  attribute KEEP of rxcdrlock_reg1_reg : label is "yes";
  attribute ASYNC_REG of rxcdrlock_reg2_reg : label is std.standard.true;
  attribute KEEP of rxcdrlock_reg2_reg : label is "yes";
  attribute ASYNC_REG of rxeq_adapt_done_reg1_reg : label is std.standard.true;
  attribute KEEP of rxeq_adapt_done_reg1_reg : label is "yes";
  attribute ASYNC_REG of rxeq_adapt_done_reg2_reg : label is std.standard.true;
  attribute KEEP of rxeq_adapt_done_reg2_reg : label is "yes";
  attribute ASYNC_REG of rxresetdone_reg1_reg : label is std.standard.true;
  attribute KEEP of rxresetdone_reg1_reg : label is "yes";
  attribute ASYNC_REG of rxresetdone_reg2_reg : label is std.standard.true;
  attribute KEEP of rxresetdone_reg2_reg : label is "yes";
  attribute ASYNC_REG of rxstatus_reg1_reg : label is std.standard.true;
  attribute KEEP of rxstatus_reg1_reg : label is "yes";
  attribute ASYNC_REG of rxstatus_reg2_reg : label is std.standard.true;
  attribute KEEP of rxstatus_reg2_reg : label is "yes";
  attribute ASYNC_REG of rxvalid_reg1_reg : label is std.standard.true;
  attribute KEEP of rxvalid_reg1_reg : label is "yes";
  attribute ASYNC_REG of rxvalid_reg2_reg : label is std.standard.true;
  attribute KEEP of rxvalid_reg2_reg : label is "yes";
  attribute ASYNC_REG of txcompliance_reg1_reg : label is std.standard.true;
  attribute KEEP of txcompliance_reg1_reg : label is "yes";
  attribute ASYNC_REG of txcompliance_reg2_reg : label is std.standard.true;
  attribute KEEP of txcompliance_reg2_reg : label is "yes";
  attribute ASYNC_REG of txelecidle_reg1_reg : label is std.standard.true;
  attribute KEEP of txelecidle_reg1_reg : label is "yes";
  attribute ASYNC_REG of txelecidle_reg2_reg : label is std.standard.true;
  attribute KEEP of txelecidle_reg2_reg : label is "yes";
  attribute ASYNC_REG of txresetdone_reg1_reg : label is std.standard.true;
  attribute KEEP of txresetdone_reg1_reg : label is "yes";
  attribute ASYNC_REG of txresetdone_reg2_reg : label is std.standard.true;
  attribute KEEP of txresetdone_reg2_reg : label is "yes";
begin
  p_0_in7_in <= txcompliance_reg2;
  p_1_in8_in <= txelecidle_reg2;
  p_2_in <= rst_idle_reg2;
PCIE_3_0_i_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
    port map (
      I0 => I3,
      I1 => rst_idle_reg2,
      I2 => rate_idle_reg2,
      I3 => \rxvalid_cnt_reg__0\(3),
      I4 => \rxvalid_cnt_reg__0\(2),
      I5 => n_0_PCIE_3_0_i_i_248,
      O => pipe_rx2_valid
    );
PCIE_3_0_i_i_248: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
    port map (
      I0 => \rxvalid_cnt_reg__0\(0),
      I1 => \rxvalid_cnt_reg__0\(1),
      O => n_0_PCIE_3_0_i_i_248
    );
PCIE_3_0_i_i_9: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFA8FF"
    )
    port map (
      I0 => I4(0),
      I1 => rate_idle_reg2,
      I2 => rate_rxsync_reg2,
      I3 => rst_idle_reg2,
      I4 => rate_done_reg2,
      O => pipe_rx2_phy_status
    );
\converge_cnt[0]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
    port map (
      I0 => rst_idle_reg2,
      I1 => I5,
      I2 => rate_idle_reg2,
      I3 => rate_gen3_reg2,
      O => \n_0_converge_cnt[0]_i_1__3\
    );
\converge_cnt[0]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF5555555D"
    )
    port map (
      I0 => converge_cnt_reg(21),
      I1 => \n_0_converge_cnt[0]_i_4__1\,
      I2 => converge_cnt_reg(12),
      I3 => converge_cnt_reg(14),
      I4 => converge_cnt_reg(20),
      I5 => \n_0_converge_cnt[0]_i_5__1\,
      O => sel
    );
\converge_cnt[0]_i_4__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
    port map (
      I0 => converge_cnt_reg(3),
      I1 => converge_cnt_reg(4),
      I2 => converge_cnt_reg(5),
      I3 => converge_cnt_reg(7),
      I4 => converge_cnt_reg(6),
      O => \n_0_converge_cnt[0]_i_4__1\
    );
\converge_cnt[0]_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0B0A0F0A0B0A0B"
    )
    port map (
      I0 => \n_0_converge_cnt[0]_i_7__0\,
      I1 => converge_cnt_reg(13),
      I2 => converge_cnt_reg(20),
      I3 => converge_cnt_reg(14),
      I4 => converge_cnt_reg(12),
      I5 => \n_0_converge_cnt[0]_i_8\,
      O => \n_0_converge_cnt[0]_i_5__1\
    );
\converge_cnt[0]_i_6__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => converge_cnt_reg(0),
      O => \n_0_converge_cnt[0]_i_6__1\
    );
\converge_cnt[0]_i_7__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
    port map (
      I0 => converge_cnt_reg(15),
      I1 => converge_cnt_reg(18),
      I2 => converge_cnt_reg(19),
      I3 => converge_cnt_reg(17),
      I4 => converge_cnt_reg(16),
      O => \n_0_converge_cnt[0]_i_7__0\
    );
\converge_cnt[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
    port map (
      I0 => converge_cnt_reg(9),
      I1 => converge_cnt_reg(8),
      I2 => converge_cnt_reg(11),
      I3 => converge_cnt_reg(10),
      O => \n_0_converge_cnt[0]_i_8\
    );
\converge_cnt_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => sel,
      D => \n_0_converge_cnt_reg[0]_i_3__1\,
      Q => converge_cnt_reg(0),
      R => \n_0_converge_cnt[0]_i_1__3\
    );
\converge_cnt_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => sel,
      D => \n_0_converge_cnt_reg[10]_i_1__1\,
      Q => converge_cnt_reg(10),
      R => \n_0_converge_cnt[0]_i_1__3\
    );
\converge_cnt_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => sel,
      D => \n_0_converge_cnt_reg[11]_i_1__1\,
      Q => converge_cnt_reg(11),
      R => \n_0_converge_cnt[0]_i_1__3\
    );
\converge_cnt_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => sel,
      D => \n_0_converge_cnt_reg[12]_i_1__1\,
      Q => converge_cnt_reg(12),
      R => \n_0_converge_cnt[0]_i_1__3\
    );
\converge_cnt_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => sel,
      D => \n_0_converge_cnt_reg[13]_i_1__1\,
      Q => converge_cnt_reg(13),
      R => \n_0_converge_cnt[0]_i_1__3\
    );
\converge_cnt_reg[13]_i_2__1_CARRY4\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_converge_cnt_reg[12]_i_2__1\,
      CO(3) => \n_0_converge_cnt_reg[16]_i_2__1\,
      CO(2) => \n_0_converge_cnt_reg[15]_i_2__1\,
      CO(1) => \n_0_converge_cnt_reg[14]_i_2__1\,
      CO(0) => \n_0_converge_cnt_reg[13]_i_2__1\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => \n_0_converge_cnt_reg[15]_i_1__1\,
      O(2) => \n_0_converge_cnt_reg[14]_i_1__1\,
      O(1) => \n_0_converge_cnt_reg[13]_i_1__1\,
      O(0) => \n_0_converge_cnt_reg[12]_i_1__1\,
      S(3 downto 0) => converge_cnt_reg(15 downto 12)
    );
\converge_cnt_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => sel,
      D => \n_0_converge_cnt_reg[14]_i_1__1\,
      Q => converge_cnt_reg(14),
      R => \n_0_converge_cnt[0]_i_1__3\
    );
\converge_cnt_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => sel,
      D => \n_0_converge_cnt_reg[15]_i_1__1\,
      Q => converge_cnt_reg(15),
      R => \n_0_converge_cnt[0]_i_1__3\
    );
\converge_cnt_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => sel,
      D => \n_0_converge_cnt_reg[16]_i_1__1\,
      Q => converge_cnt_reg(16),
      R => \n_0_converge_cnt[0]_i_1__3\
    );
\converge_cnt_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => sel,
      D => \n_0_converge_cnt_reg[17]_i_1__1\,
      Q => converge_cnt_reg(17),
      R => \n_0_converge_cnt[0]_i_1__3\
    );
\converge_cnt_reg[17]_i_2__1_CARRY4\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_converge_cnt_reg[16]_i_2__1\,
      CO(3) => \n_0_converge_cnt_reg[20]_i_2__1\,
      CO(2) => \n_0_converge_cnt_reg[19]_i_2__1\,
      CO(1) => \n_0_converge_cnt_reg[18]_i_2__1\,
      CO(0) => \n_0_converge_cnt_reg[17]_i_2__1\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => \n_0_converge_cnt_reg[19]_i_1__1\,
      O(2) => \n_0_converge_cnt_reg[18]_i_1__1\,
      O(1) => \n_0_converge_cnt_reg[17]_i_1__1\,
      O(0) => \n_0_converge_cnt_reg[16]_i_1__1\,
      S(3 downto 0) => converge_cnt_reg(19 downto 16)
    );
\converge_cnt_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => sel,
      D => \n_0_converge_cnt_reg[18]_i_1__1\,
      Q => converge_cnt_reg(18),
      R => \n_0_converge_cnt[0]_i_1__3\
    );
\converge_cnt_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => sel,
      D => \n_0_converge_cnt_reg[19]_i_1__1\,
      Q => converge_cnt_reg(19),
      R => \n_0_converge_cnt[0]_i_1__3\
    );
\converge_cnt_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => sel,
      D => \n_0_converge_cnt_reg[1]_i_1__1\,
      Q => converge_cnt_reg(1),
      R => \n_0_converge_cnt[0]_i_1__3\
    );
\converge_cnt_reg[1]_i_2__1_CARRY4\: unisim.vcomponents.CARRY4
    port map (
      CI => '0',
      CO(3) => \n_0_converge_cnt_reg[4]_i_2__1\,
      CO(2) => \n_0_converge_cnt_reg[3]_i_2__1\,
      CO(1) => \n_0_converge_cnt_reg[2]_i_2__1\,
      CO(0) => \n_0_converge_cnt_reg[1]_i_2__1\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '1',
      O(3) => \n_0_converge_cnt_reg[3]_i_1__1\,
      O(2) => \n_0_converge_cnt_reg[2]_i_1__1\,
      O(1) => \n_0_converge_cnt_reg[1]_i_1__1\,
      O(0) => \n_0_converge_cnt_reg[0]_i_3__1\,
      S(3 downto 1) => converge_cnt_reg(3 downto 1),
      S(0) => \n_0_converge_cnt[0]_i_6__1\
    );
\converge_cnt_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => sel,
      D => \n_0_converge_cnt_reg[20]_i_1__1\,
      Q => converge_cnt_reg(20),
      R => \n_0_converge_cnt[0]_i_1__3\
    );
\converge_cnt_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => sel,
      D => \n_0_converge_cnt_reg[21]_i_1__1\,
      Q => converge_cnt_reg(21),
      R => \n_0_converge_cnt[0]_i_1__3\
    );
\converge_cnt_reg[21]_i_2__1_CARRY4\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_converge_cnt_reg[20]_i_2__1\,
      CO(3 downto 0) => \NLW_converge_cnt_reg[21]_i_2__1_CARRY4_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 1) => \NLW_converge_cnt_reg[21]_i_2__1_CARRY4_DI_UNCONNECTED\(3 downto 1),
      DI(0) => '0',
      O(3 downto 2) => \NLW_converge_cnt_reg[21]_i_2__1_CARRY4_O_UNCONNECTED\(3 downto 2),
      O(1) => \n_0_converge_cnt_reg[21]_i_1__1\,
      O(0) => \n_0_converge_cnt_reg[20]_i_1__1\,
      S(3 downto 2) => \NLW_converge_cnt_reg[21]_i_2__1_CARRY4_S_UNCONNECTED\(3 downto 2),
      S(1 downto 0) => converge_cnt_reg(21 downto 20)
    );
\converge_cnt_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => sel,
      D => \n_0_converge_cnt_reg[2]_i_1__1\,
      Q => converge_cnt_reg(2),
      R => \n_0_converge_cnt[0]_i_1__3\
    );
\converge_cnt_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => sel,
      D => \n_0_converge_cnt_reg[3]_i_1__1\,
      Q => converge_cnt_reg(3),
      R => \n_0_converge_cnt[0]_i_1__3\
    );
\converge_cnt_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => sel,
      D => \n_0_converge_cnt_reg[4]_i_1__1\,
      Q => converge_cnt_reg(4),
      R => \n_0_converge_cnt[0]_i_1__3\
    );
\converge_cnt_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => sel,
      D => \n_0_converge_cnt_reg[5]_i_1__1\,
      Q => converge_cnt_reg(5),
      R => \n_0_converge_cnt[0]_i_1__3\
    );
\converge_cnt_reg[5]_i_2__1_CARRY4\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_converge_cnt_reg[4]_i_2__1\,
      CO(3) => \n_0_converge_cnt_reg[8]_i_2__1\,
      CO(2) => \n_0_converge_cnt_reg[7]_i_2__1\,
      CO(1) => \n_0_converge_cnt_reg[6]_i_2__1\,
      CO(0) => \n_0_converge_cnt_reg[5]_i_2__1\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => \n_0_converge_cnt_reg[7]_i_1__1\,
      O(2) => \n_0_converge_cnt_reg[6]_i_1__1\,
      O(1) => \n_0_converge_cnt_reg[5]_i_1__1\,
      O(0) => \n_0_converge_cnt_reg[4]_i_1__1\,
      S(3 downto 0) => converge_cnt_reg(7 downto 4)
    );
\converge_cnt_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => sel,
      D => \n_0_converge_cnt_reg[6]_i_1__1\,
      Q => converge_cnt_reg(6),
      R => \n_0_converge_cnt[0]_i_1__3\
    );
\converge_cnt_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => sel,
      D => \n_0_converge_cnt_reg[7]_i_1__1\,
      Q => converge_cnt_reg(7),
      R => \n_0_converge_cnt[0]_i_1__3\
    );
\converge_cnt_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => sel,
      D => \n_0_converge_cnt_reg[8]_i_1__1\,
      Q => converge_cnt_reg(8),
      R => \n_0_converge_cnt[0]_i_1__3\
    );
\converge_cnt_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => sel,
      D => \n_0_converge_cnt_reg[9]_i_1__1\,
      Q => converge_cnt_reg(9),
      R => \n_0_converge_cnt[0]_i_1__3\
    );
\converge_cnt_reg[9]_i_2__1_CARRY4\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_converge_cnt_reg[8]_i_2__1\,
      CO(3) => \n_0_converge_cnt_reg[12]_i_2__1\,
      CO(2) => \n_0_converge_cnt_reg[11]_i_2__1\,
      CO(1) => \n_0_converge_cnt_reg[10]_i_2__1\,
      CO(0) => \n_0_converge_cnt_reg[9]_i_2__1\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => \n_0_converge_cnt_reg[11]_i_1__1\,
      O(2) => \n_0_converge_cnt_reg[10]_i_1__1\,
      O(1) => \n_0_converge_cnt_reg[9]_i_1__1\,
      O(0) => \n_0_converge_cnt_reg[8]_i_1__1\,
      S(3 downto 0) => converge_cnt_reg(11 downto 8)
    );
\converge_gen3_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2220"
    )
    port map (
      I0 => rate_gen3_reg2,
      I1 => I5,
      I2 => rxeq_adapt_done_reg2,
      I3 => n_0_converge_gen3_reg,
      O => \n_0_converge_gen3_i_1__1\
    );
converge_gen3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => '1',
      D => \n_0_converge_gen3_i_1__1\,
      Q => n_0_converge_gen3_reg,
      R => '0'
    );
\gen3_rdy_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => rate_idle_reg2,
      I1 => rate_gen3_reg2,
      O => gen3_rdy0
    );
gen3_rdy_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => '1',
      D => gen3_rdy0,
      Q => PIPE_GEN3_RDY(0),
      R => RST_RXUSRCLK_RESET
    );
\gth_channel.gthe2_channel_i_i_5__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => fsm(1),
      I1 => fsm(0),
      O => O6
    );
\gth_channel.gthe2_channel_i_i_65\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8F8F8F8F8000000"
    )
    port map (
      I0 => txelecidle_reg2,
      I1 => txcompliance_reg2,
      I2 => PIPE_RXPHALIGNDONE(0),
      I3 => p_1_in8_in_0,
      I4 => p_0_in7_in_1,
      I5 => PIPE_RXPHALIGNDONE(1),
      O => O2
    );
\gth_channel.gthe2_channel_i_i_66\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8F8F8F8F8000000"
    )
    port map (
      I0 => txelecidle_reg2,
      I1 => txcompliance_reg2,
      I2 => pipe_txphaligndone(0),
      I3 => p_1_in8_in_0,
      I4 => p_0_in7_in_1,
      I5 => pipe_txphaligndone(1),
      O => O3
    );
\gth_channel.gthe2_channel_i_i_76\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF10000000"
    )
    port map (
      I0 => \n_0_converge_cnt[0]_i_8\,
      I1 => \n_0_converge_cnt[0]_i_7__0\,
      I2 => \n_0_gth_channel.gthe2_channel_i_i_80\,
      I3 => \n_0_gth_channel.gthe2_channel_i_i_81\,
      I4 => \n_0_gth_channel.gthe2_channel_i_i_82\,
      I5 => n_0_converge_gen3_reg,
      O => O5
    );
\gth_channel.gthe2_channel_i_i_80\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
    port map (
      I0 => converge_cnt_reg(20),
      I1 => converge_cnt_reg(14),
      I2 => converge_cnt_reg(12),
      O => \n_0_gth_channel.gthe2_channel_i_i_80\
    );
\gth_channel.gthe2_channel_i_i_81\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
    port map (
      I0 => converge_cnt_reg(1),
      I1 => converge_cnt_reg(0),
      I2 => converge_cnt_reg(5),
      I3 => converge_cnt_reg(4),
      I4 => converge_cnt_reg(3),
      I5 => converge_cnt_reg(2),
      O => \n_0_gth_channel.gthe2_channel_i_i_81\
    );
\gth_channel.gthe2_channel_i_i_82\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
    port map (
      I0 => converge_cnt_reg(6),
      I1 => converge_cnt_reg(13),
      I2 => converge_cnt_reg(7),
      I3 => converge_cnt_reg(21),
      O => \n_0_gth_channel.gthe2_channel_i_i_82\
    );
\oobclk_div.oobclk_cnt[0]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => oobclk_cnt(0),
      O => \p_1_in__0\(0)
    );
\oobclk_div.oobclk_cnt[1]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => oobclk_cnt(0),
      I1 => oobclk_cnt(1),
      O => \p_1_in__0\(1)
    );
\oobclk_div.oobclk_cnt_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => \p_1_in__0\(0),
      Q => oobclk_cnt(0),
      R => \p_0_in__0\
    );
\oobclk_div.oobclk_cnt_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => \p_1_in__0\(1),
      Q => oobclk_cnt(1),
      R => \p_0_in__0\
    );
\oobclk_div.oobclk_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => oobclk_cnt(1),
      I1 => pclk_sel_reg2,
      I2 => oobclk_cnt(0),
      O => \n_0_oobclk_div.oobclk_i_1__1\
    );
\oobclk_div.oobclk_reg\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => \n_0_oobclk_div.oobclk_i_1__1\,
      Q => USER_OOBCLK,
      R => \p_0_in__0\
    );
pclk_sel_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => O15(0),
      Q => pclk_sel_reg1,
      R => \p_0_in__0\
    );
pclk_sel_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => pclk_sel_reg1,
      Q => pclk_sel_reg2,
      R => \p_0_in__0\
    );
rate_done_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => USER_RATE_DONE,
      Q => rate_done_reg1,
      R => RST_RXUSRCLK_RESET
    );
rate_done_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => rate_done_reg1,
      Q => rate_done_reg2,
      R => RST_RXUSRCLK_RESET
    );
rate_gen3_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => p_98_out,
      Q => rate_gen3_reg1,
      R => RST_RXUSRCLK_RESET
    );
rate_gen3_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => rate_gen3_reg1,
      Q => rate_gen3_reg2,
      R => RST_RXUSRCLK_RESET
    );
rate_idle_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => D(0),
      Q => rate_idle_reg1,
      R => RST_RXUSRCLK_RESET
    );
rate_idle_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => rate_idle_reg1,
      Q => rate_idle_reg2,
      R => RST_RXUSRCLK_RESET
    );
rate_rxsync_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => USER_RATE_RXSYNC,
      Q => rate_rxsync_reg1,
      R => RST_RXUSRCLK_RESET
    );
rate_rxsync_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => rate_rxsync_reg1,
      Q => rate_rxsync_reg2,
      R => RST_RXUSRCLK_RESET
    );
\resetdone_reg1[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => txresetdone_reg2,
      I1 => rxresetdone_reg2,
      O => O8(0)
    );
\resetovrd_disble.fsm_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => '0',
      Q => fsm(0),
      R => '0'
    );
\resetovrd_disble.fsm_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => '0',
      Q => fsm(1),
      R => '0'
    );
\resetovrd_disble.reset_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => '0',
      Q => O21(0),
      R => '0'
    );
\resetovrd_disble.reset_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => '0',
      Q => Q(0),
      R => '0'
    );
\resetovrd_disble.reset_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => '0',
      Q => Q(1),
      R => '0'
    );
\resetovrd_disble.reset_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => '0',
      Q => Q(2),
      R => '0'
    );
\resetovrd_disble.reset_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => '0',
      Q => Q(3),
      R => '0'
    );
\resetovrd_disble.reset_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => '0',
      Q => Q(4),
      R => '0'
    );
\resetovrd_disble.reset_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => '0',
      Q => Q(5),
      R => '0'
    );
\resetovrd_done_reg1_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => fsm(1),
      I1 => fsm(0),
      O => O7
    );
resetovrd_start_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => USER_RESETOVRD_START,
      Q => resetovrd_start_reg1,
      R => \p_0_in__0\
    );
resetovrd_start_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => resetovrd_start_reg1,
      Q => resetovrd_start_reg2,
      R => \p_0_in__0\
    );
rst_idle_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => RST_IDLE,
      Q => rst_idle_reg1,
      R => RST_RXUSRCLK_RESET
    );
rst_idle_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => rst_idle_reg1,
      Q => rst_idle_reg2,
      R => RST_RXUSRCLK_RESET
    );
\rxcdrlock_cnt[0]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D0505050"
    )
    port map (
      I0 => \rxcdrlock_cnt_reg__0\(0),
      I1 => \rxcdrlock_cnt_reg__0\(2),
      I2 => rxcdrlock_reg2,
      I3 => \rxcdrlock_cnt_reg__0\(1),
      I4 => \rxcdrlock_cnt_reg__0\(3),
      O => \p_0_in__0_0\(0)
    );
\rxcdrlock_cnt[1]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8FF00000"
    )
    port map (
      I0 => \rxcdrlock_cnt_reg__0\(3),
      I1 => \rxcdrlock_cnt_reg__0\(2),
      I2 => \rxcdrlock_cnt_reg__0\(0),
      I3 => \rxcdrlock_cnt_reg__0\(1),
      I4 => rxcdrlock_reg2,
      O => \p_0_in__0_0\(1)
    );
\rxcdrlock_cnt[2]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8780000"
    )
    port map (
      I0 => \rxcdrlock_cnt_reg__0\(0),
      I1 => \rxcdrlock_cnt_reg__0\(1),
      I2 => \rxcdrlock_cnt_reg__0\(2),
      I3 => \rxcdrlock_cnt_reg__0\(3),
      I4 => rxcdrlock_reg2,
      O => \p_0_in__0_0\(2)
    );
\rxcdrlock_cnt[3]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF008000"
    )
    port map (
      I0 => \rxcdrlock_cnt_reg__0\(0),
      I1 => \rxcdrlock_cnt_reg__0\(1),
      I2 => \rxcdrlock_cnt_reg__0\(2),
      I3 => rxcdrlock_reg2,
      I4 => \rxcdrlock_cnt_reg__0\(3),
      O => \p_0_in__0_0\(3)
    );
\rxcdrlock_cnt_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => '1',
      D => \p_0_in__0_0\(0),
      Q => \rxcdrlock_cnt_reg__0\(0),
      R => \p_0_in__0\
    );
\rxcdrlock_cnt_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => '1',
      D => \p_0_in__0_0\(1),
      Q => \rxcdrlock_cnt_reg__0\(1),
      R => \p_0_in__0\
    );
\rxcdrlock_cnt_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => '1',
      D => \p_0_in__0_0\(2),
      Q => \rxcdrlock_cnt_reg__0\(2),
      R => \p_0_in__0\
    );
\rxcdrlock_cnt_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => '1',
      D => \p_0_in__0_0\(3),
      Q => \rxcdrlock_cnt_reg__0\(3),
      R => \p_0_in__0\
    );
\rxcdrlock_reg1[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
    port map (
      I0 => \rxcdrlock_cnt_reg__0\(2),
      I1 => \rxcdrlock_cnt_reg__0\(3),
      I2 => I2,
      I3 => \rxcdrlock_cnt_reg__0\(1),
      I4 => \rxcdrlock_cnt_reg__0\(0),
      O => O4(0)
    );
rxcdrlock_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => I2,
      Q => rxcdrlock_reg1,
      R => \p_0_in__0\
    );
rxcdrlock_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => rxcdrlock_reg1,
      Q => rxcdrlock_reg2,
      R => \p_0_in__0\
    );
rxeq_adapt_done_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => O22,
      Q => rxeq_adapt_done_reg1,
      R => \p_0_in__0\
    );
rxeq_adapt_done_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => rxeq_adapt_done_reg1,
      Q => rxeq_adapt_done_reg2,
      R => \p_0_in__0\
    );
rxresetdone_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => USER_RXRESETDONE,
      Q => rxresetdone_reg1,
      R => \p_0_in__0\
    );
rxresetdone_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => rxresetdone_reg1,
      Q => rxresetdone_reg2,
      R => \p_0_in__0\
    );
rxstatus_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => pipe_rxstatus(0),
      Q => rxstatus_reg1,
      R => RST_RXUSRCLK_RESET
    );
rxstatus_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => rxstatus_reg1,
      Q => rxstatus_reg2,
      R => RST_RXUSRCLK_RESET
    );
\rxvalid_cnt[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C404040404040404"
    )
    port map (
      I0 => rxstatus_reg2,
      I1 => rxvalid_reg2,
      I2 => \rxvalid_cnt_reg__0\(0),
      I3 => \rxvalid_cnt_reg__0\(1),
      I4 => \rxvalid_cnt_reg__0\(2),
      I5 => \rxvalid_cnt_reg__0\(3),
      O => \p_0_in__0__0\(0)
    );
\rxvalid_cnt[1]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"808000F000F00000"
    )
    port map (
      I0 => \rxvalid_cnt_reg__0\(3),
      I1 => \rxvalid_cnt_reg__0\(2),
      I2 => rxvalid_reg2,
      I3 => rxstatus_reg2,
      I4 => \rxvalid_cnt_reg__0\(1),
      I5 => \rxvalid_cnt_reg__0\(0),
      O => \p_0_in__0__0\(1)
    );
\rxvalid_cnt[2]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80BF000000C00000"
    )
    port map (
      I0 => \rxvalid_cnt_reg__0\(3),
      I1 => \rxvalid_cnt_reg__0\(0),
      I2 => \rxvalid_cnt_reg__0\(1),
      I3 => rxstatus_reg2,
      I4 => rxvalid_reg2,
      I5 => \rxvalid_cnt_reg__0\(2),
      O => \p_0_in__0__0\(2)
    );
\rxvalid_cnt[3]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8C08080808080808"
    )
    port map (
      I0 => \rxvalid_cnt_reg__0\(3),
      I1 => rxvalid_reg2,
      I2 => rxstatus_reg2,
      I3 => \rxvalid_cnt_reg__0\(2),
      I4 => \rxvalid_cnt_reg__0\(1),
      I5 => \rxvalid_cnt_reg__0\(0),
      O => \p_0_in__0__0\(3)
    );
\rxvalid_cnt_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => '1',
      D => \p_0_in__0__0\(0),
      Q => \rxvalid_cnt_reg__0\(0),
      R => RST_RXUSRCLK_RESET
    );
\rxvalid_cnt_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => '1',
      D => \p_0_in__0__0\(1),
      Q => \rxvalid_cnt_reg__0\(1),
      R => RST_RXUSRCLK_RESET
    );
\rxvalid_cnt_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => '1',
      D => \p_0_in__0__0\(2),
      Q => \rxvalid_cnt_reg__0\(2),
      R => RST_RXUSRCLK_RESET
    );
\rxvalid_cnt_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => '1',
      D => \p_0_in__0__0\(3),
      Q => \rxvalid_cnt_reg__0\(3),
      R => RST_RXUSRCLK_RESET
    );
rxvalid_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => I3,
      Q => rxvalid_reg1,
      R => RST_RXUSRCLK_RESET
    );
rxvalid_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => rxvalid_reg1,
      Q => rxvalid_reg2,
      R => RST_RXUSRCLK_RESET
    );
txcompliance_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => PIPE_TXCOMPLIANCE(0),
      Q => txcompliance_reg1,
      R => \p_0_in__0\
    );
txcompliance_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => txcompliance_reg1,
      Q => txcompliance_reg2,
      R => \p_0_in__0\
    );
txelecidle_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => PIPE_TXELECIDLE(0),
      Q => txelecidle_reg1,
      R => \p_0_in__0\
    );
txelecidle_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => txelecidle_reg1,
      Q => txelecidle_reg2,
      R => \p_0_in__0\
    );
txphinitdone_reg1_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8F8F8F8F8000000"
    )
    port map (
      I0 => txelecidle_reg2,
      I1 => txcompliance_reg2,
      I2 => pipe_txphinitdone(0),
      I3 => p_1_in8_in_0,
      I4 => p_0_in7_in_1,
      I5 => pipe_txphinitdone(1),
      O => O1
    );
txresetdone_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => USER_TXRESETDONE,
      Q => txresetdone_reg1,
      R => \p_0_in__0\
    );
txresetdone_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => txresetdone_reg1,
      Q => txresetdone_reg2,
      R => \p_0_in__0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_7x_0_pcie3_7x_0_pipe_user_17 is
  port (
    O1 : out STD_LOGIC;
    p_0_in7_in : out STD_LOGIC;
    p_1_in8_in : out STD_LOGIC;
    p_2_in : out STD_LOGIC;
    USER_OOBCLK : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 5 downto 0 );
    O23 : out STD_LOGIC_VECTOR ( 0 to 0 );
    PIPE_GEN3_RDY : out STD_LOGIC_VECTOR ( 0 to 0 );
    O2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    pipe_rx3_valid : out STD_LOGIC;
    pipe_rx3_phy_status : out STD_LOGIC;
    O3 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    O5 : out STD_LOGIC;
    O6 : out STD_LOGIC;
    O7 : out STD_LOGIC;
    O8 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O9 : out STD_LOGIC;
    \p_0_in__0\ : in STD_LOGIC;
    I1 : in STD_LOGIC;
    O15 : in STD_LOGIC_VECTOR ( 0 to 0 );
    USER_RXRESETDONE : in STD_LOGIC;
    USER_TXRESETDONE : in STD_LOGIC;
    PIPE_TXCOMPLIANCE : in STD_LOGIC_VECTOR ( 0 to 0 );
    PIPE_TXELECIDLE : in STD_LOGIC_VECTOR ( 0 to 0 );
    I2 : in STD_LOGIC;
    RST_RXUSRCLK_RESET : in STD_LOGIC;
    I3 : in STD_LOGIC;
    pipe_rxstatus : in STD_LOGIC_VECTOR ( 0 to 0 );
    RST_IDLE : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    USER_RATE_RXSYNC : in STD_LOGIC;
    USER_RATE_DONE : in STD_LOGIC;
    p_43_out : in STD_LOGIC;
    O24 : in STD_LOGIC;
    USER_RESETOVRD_START : in STD_LOGIC;
    I4 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I5 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_7x_0_pcie3_7x_0_pipe_user_17 : entity is "pcie3_7x_0_pipe_user";
end pcie3_7x_0_pcie3_7x_0_pipe_user_17;

architecture STRUCTURE of pcie3_7x_0_pcie3_7x_0_pipe_user_17 is
  signal \^o3\ : STD_LOGIC;
  signal \^o4\ : STD_LOGIC;
  signal \^o9\ : STD_LOGIC;
  signal converge_cnt_reg : STD_LOGIC_VECTOR ( 21 downto 0 );
  signal fsm : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal gen3_rdy0 : STD_LOGIC;
  signal n_0_PCIE_3_0_i_i_249 : STD_LOGIC;
  signal \n_0_converge_cnt[0]_i_1__5\ : STD_LOGIC;
  signal \n_0_converge_cnt[0]_i_4__2\ : STD_LOGIC;
  signal \n_0_converge_cnt[0]_i_5__2\ : STD_LOGIC;
  signal \n_0_converge_cnt[0]_i_6__2\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[0]_i_3__2\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[10]_i_1__2\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[10]_i_2__2\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[11]_i_1__2\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[11]_i_2__2\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[12]_i_1__2\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[12]_i_2__2\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[13]_i_1__2\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[13]_i_2__2\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[14]_i_1__2\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[14]_i_2__2\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[15]_i_1__2\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[15]_i_2__2\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[16]_i_1__2\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[16]_i_2__2\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[17]_i_1__2\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[17]_i_2__2\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[18]_i_1__2\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[18]_i_2__2\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[19]_i_1__2\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[19]_i_2__2\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[1]_i_1__2\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[1]_i_2__2\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[20]_i_1__2\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[20]_i_2__2\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[21]_i_1__2\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[2]_i_1__2\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[2]_i_2__2\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[3]_i_1__2\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[3]_i_2__2\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[4]_i_1__2\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[4]_i_2__2\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[5]_i_1__2\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[5]_i_2__2\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[6]_i_1__2\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[6]_i_2__2\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[7]_i_1__2\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[7]_i_2__2\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[8]_i_1__2\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[8]_i_2__2\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[9]_i_1__2\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[9]_i_2__2\ : STD_LOGIC;
  signal \n_0_converge_gen3_i_1__2\ : STD_LOGIC;
  signal \n_0_gth_channel.gthe2_channel_i_i_79\ : STD_LOGIC;
  signal \n_0_oobclk_div.oobclk_i_1__2\ : STD_LOGIC;
  signal oobclk_cnt : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \p_0_in__0_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \p_0_in__0__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \p_1_in__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal pclk_sel_reg1 : STD_LOGIC;
  signal pclk_sel_reg2 : STD_LOGIC;
  signal rate_done_reg1 : STD_LOGIC;
  signal rate_done_reg2 : STD_LOGIC;
  signal rate_gen3_reg1 : STD_LOGIC;
  signal rate_gen3_reg2 : STD_LOGIC;
  signal rate_idle_reg1 : STD_LOGIC;
  signal rate_idle_reg2 : STD_LOGIC;
  signal rate_rxsync_reg1 : STD_LOGIC;
  signal rate_rxsync_reg2 : STD_LOGIC;
  signal resetovrd_start_reg1 : STD_LOGIC;
  signal resetovrd_start_reg2 : STD_LOGIC;
  signal rst_idle_reg1 : STD_LOGIC;
  signal rst_idle_reg2 : STD_LOGIC;
  signal \rxcdrlock_cnt_reg__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rxcdrlock_reg1 : STD_LOGIC;
  signal rxcdrlock_reg2 : STD_LOGIC;
  signal rxeq_adapt_done_reg1 : STD_LOGIC;
  signal rxeq_adapt_done_reg2 : STD_LOGIC;
  signal rxresetdone_reg1 : STD_LOGIC;
  signal rxresetdone_reg2 : STD_LOGIC;
  signal rxstatus_reg1 : STD_LOGIC;
  signal rxstatus_reg2 : STD_LOGIC;
  signal \rxvalid_cnt_reg__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rxvalid_reg1 : STD_LOGIC;
  signal rxvalid_reg2 : STD_LOGIC;
  signal sel : STD_LOGIC;
  signal txcompliance_reg1 : STD_LOGIC;
  signal txcompliance_reg2 : STD_LOGIC;
  signal txelecidle_reg1 : STD_LOGIC;
  signal txelecidle_reg2 : STD_LOGIC;
  signal txresetdone_reg1 : STD_LOGIC;
  signal txresetdone_reg2 : STD_LOGIC;
  signal \NLW_converge_cnt_reg[21]_i_2__2_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_converge_cnt_reg[21]_i_2__2_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_converge_cnt_reg[21]_i_2__2_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_converge_cnt_reg[21]_i_2__2_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \converge_cnt_reg[13]_i_2__2_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \converge_cnt_reg[13]_i_2__2_CARRY4\ : label is "LO:O";
  attribute XILINX_LEGACY_PRIM of \converge_cnt_reg[17]_i_2__2_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP of \converge_cnt_reg[17]_i_2__2_CARRY4\ : label is "LO:O";
  attribute XILINX_LEGACY_PRIM of \converge_cnt_reg[1]_i_2__2_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP of \converge_cnt_reg[1]_i_2__2_CARRY4\ : label is "LO:O";
  attribute XILINX_LEGACY_PRIM of \converge_cnt_reg[21]_i_2__2_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP of \converge_cnt_reg[21]_i_2__2_CARRY4\ : label is "LO:O";
  attribute XILINX_LEGACY_PRIM of \converge_cnt_reg[5]_i_2__2_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP of \converge_cnt_reg[5]_i_2__2_CARRY4\ : label is "LO:O";
  attribute XILINX_LEGACY_PRIM of \converge_cnt_reg[9]_i_2__2_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP of \converge_cnt_reg[9]_i_2__2_CARRY4\ : label is "LO:O";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gth_channel.gthe2_channel_i_i_5__2\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \oobclk_div.oobclk_cnt[0]_i_1__2\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \oobclk_div.oobclk_cnt[1]_i_1__2\ : label is "soft_lutpair130";
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of pclk_sel_reg1_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of pclk_sel_reg1_reg : label is "yes";
  attribute ASYNC_REG of pclk_sel_reg2_reg : label is std.standard.true;
  attribute KEEP of pclk_sel_reg2_reg : label is "yes";
  attribute ASYNC_REG of rate_done_reg1_reg : label is std.standard.true;
  attribute KEEP of rate_done_reg1_reg : label is "yes";
  attribute ASYNC_REG of rate_done_reg2_reg : label is std.standard.true;
  attribute KEEP of rate_done_reg2_reg : label is "yes";
  attribute ASYNC_REG of rate_gen3_reg1_reg : label is std.standard.true;
  attribute KEEP of rate_gen3_reg1_reg : label is "yes";
  attribute ASYNC_REG of rate_gen3_reg2_reg : label is std.standard.true;
  attribute KEEP of rate_gen3_reg2_reg : label is "yes";
  attribute ASYNC_REG of rate_idle_reg1_reg : label is std.standard.true;
  attribute KEEP of rate_idle_reg1_reg : label is "yes";
  attribute ASYNC_REG of rate_idle_reg2_reg : label is std.standard.true;
  attribute KEEP of rate_idle_reg2_reg : label is "yes";
  attribute ASYNC_REG of rate_rxsync_reg1_reg : label is std.standard.true;
  attribute KEEP of rate_rxsync_reg1_reg : label is "yes";
  attribute ASYNC_REG of rate_rxsync_reg2_reg : label is std.standard.true;
  attribute KEEP of rate_rxsync_reg2_reg : label is "yes";
  attribute SOFT_HLUTNM of \resetovrd_done_reg1_i_1__2\ : label is "soft_lutpair131";
  attribute ASYNC_REG of resetovrd_start_reg1_reg : label is std.standard.true;
  attribute KEEP of resetovrd_start_reg1_reg : label is "yes";
  attribute ASYNC_REG of resetovrd_start_reg2_reg : label is std.standard.true;
  attribute KEEP of resetovrd_start_reg2_reg : label is "yes";
  attribute ASYNC_REG of rst_idle_reg1_reg : label is std.standard.true;
  attribute KEEP of rst_idle_reg1_reg : label is "yes";
  attribute ASYNC_REG of rst_idle_reg2_reg : label is std.standard.true;
  attribute KEEP of rst_idle_reg2_reg : label is "yes";
  attribute ASYNC_REG of rxcdrlock_reg1_reg : label is std.standard.true;
  attribute KEEP of rxcdrlock_reg1_reg : label is "yes";
  attribute ASYNC_REG of rxcdrlock_reg2_reg : label is std.standard.true;
  attribute KEEP of rxcdrlock_reg2_reg : label is "yes";
  attribute ASYNC_REG of rxeq_adapt_done_reg1_reg : label is std.standard.true;
  attribute KEEP of rxeq_adapt_done_reg1_reg : label is "yes";
  attribute ASYNC_REG of rxeq_adapt_done_reg2_reg : label is std.standard.true;
  attribute KEEP of rxeq_adapt_done_reg2_reg : label is "yes";
  attribute ASYNC_REG of rxresetdone_reg1_reg : label is std.standard.true;
  attribute KEEP of rxresetdone_reg1_reg : label is "yes";
  attribute ASYNC_REG of rxresetdone_reg2_reg : label is std.standard.true;
  attribute KEEP of rxresetdone_reg2_reg : label is "yes";
  attribute ASYNC_REG of rxstatus_reg1_reg : label is std.standard.true;
  attribute KEEP of rxstatus_reg1_reg : label is "yes";
  attribute ASYNC_REG of rxstatus_reg2_reg : label is std.standard.true;
  attribute KEEP of rxstatus_reg2_reg : label is "yes";
  attribute ASYNC_REG of rxvalid_reg1_reg : label is std.standard.true;
  attribute KEEP of rxvalid_reg1_reg : label is "yes";
  attribute ASYNC_REG of rxvalid_reg2_reg : label is std.standard.true;
  attribute KEEP of rxvalid_reg2_reg : label is "yes";
  attribute ASYNC_REG of txcompliance_reg1_reg : label is std.standard.true;
  attribute KEEP of txcompliance_reg1_reg : label is "yes";
  attribute ASYNC_REG of txcompliance_reg2_reg : label is std.standard.true;
  attribute KEEP of txcompliance_reg2_reg : label is "yes";
  attribute ASYNC_REG of txelecidle_reg1_reg : label is std.standard.true;
  attribute KEEP of txelecidle_reg1_reg : label is "yes";
  attribute ASYNC_REG of txelecidle_reg2_reg : label is std.standard.true;
  attribute KEEP of txelecidle_reg2_reg : label is "yes";
  attribute ASYNC_REG of txresetdone_reg1_reg : label is std.standard.true;
  attribute KEEP of txresetdone_reg1_reg : label is "yes";
  attribute ASYNC_REG of txresetdone_reg2_reg : label is std.standard.true;
  attribute KEEP of txresetdone_reg2_reg : label is "yes";
begin
  O3 <= \^o3\;
  O4 <= \^o4\;
  O9 <= \^o9\;
  p_0_in7_in <= txcompliance_reg2;
  p_1_in8_in <= txelecidle_reg2;
  p_2_in <= rst_idle_reg2;
PCIE_3_0_i_i_12: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFA8FF"
    )
    port map (
      I0 => I4(0),
      I1 => rate_idle_reg2,
      I2 => rate_rxsync_reg2,
      I3 => rst_idle_reg2,
      I4 => rate_done_reg2,
      O => pipe_rx3_phy_status
    );
PCIE_3_0_i_i_13: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
    port map (
      I0 => I3,
      I1 => rst_idle_reg2,
      I2 => rate_idle_reg2,
      I3 => \rxvalid_cnt_reg__0\(3),
      I4 => \rxvalid_cnt_reg__0\(2),
      I5 => n_0_PCIE_3_0_i_i_249,
      O => pipe_rx3_valid
    );
PCIE_3_0_i_i_249: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
    port map (
      I0 => \rxvalid_cnt_reg__0\(0),
      I1 => \rxvalid_cnt_reg__0\(1),
      O => n_0_PCIE_3_0_i_i_249
    );
\converge_cnt[0]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
    port map (
      I0 => rst_idle_reg2,
      I1 => I5,
      I2 => rate_idle_reg2,
      I3 => rate_gen3_reg2,
      O => \n_0_converge_cnt[0]_i_1__5\
    );
\converge_cnt[0]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF5555555D"
    )
    port map (
      I0 => converge_cnt_reg(21),
      I1 => \n_0_converge_cnt[0]_i_4__2\,
      I2 => converge_cnt_reg(12),
      I3 => converge_cnt_reg(14),
      I4 => converge_cnt_reg(20),
      I5 => \n_0_converge_cnt[0]_i_5__2\,
      O => sel
    );
\converge_cnt[0]_i_4__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
    port map (
      I0 => converge_cnt_reg(3),
      I1 => converge_cnt_reg(4),
      I2 => converge_cnt_reg(5),
      I3 => converge_cnt_reg(7),
      I4 => converge_cnt_reg(6),
      O => \n_0_converge_cnt[0]_i_4__2\
    );
\converge_cnt[0]_i_5__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0B0A0F0A0B0A0B"
    )
    port map (
      I0 => \^o3\,
      I1 => converge_cnt_reg(13),
      I2 => converge_cnt_reg(20),
      I3 => converge_cnt_reg(14),
      I4 => converge_cnt_reg(12),
      I5 => \^o4\,
      O => \n_0_converge_cnt[0]_i_5__2\
    );
\converge_cnt[0]_i_6__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => converge_cnt_reg(0),
      O => \n_0_converge_cnt[0]_i_6__2\
    );
\converge_cnt_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => sel,
      D => \n_0_converge_cnt_reg[0]_i_3__2\,
      Q => converge_cnt_reg(0),
      R => \n_0_converge_cnt[0]_i_1__5\
    );
\converge_cnt_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => sel,
      D => \n_0_converge_cnt_reg[10]_i_1__2\,
      Q => converge_cnt_reg(10),
      R => \n_0_converge_cnt[0]_i_1__5\
    );
\converge_cnt_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => sel,
      D => \n_0_converge_cnt_reg[11]_i_1__2\,
      Q => converge_cnt_reg(11),
      R => \n_0_converge_cnt[0]_i_1__5\
    );
\converge_cnt_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => sel,
      D => \n_0_converge_cnt_reg[12]_i_1__2\,
      Q => converge_cnt_reg(12),
      R => \n_0_converge_cnt[0]_i_1__5\
    );
\converge_cnt_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => sel,
      D => \n_0_converge_cnt_reg[13]_i_1__2\,
      Q => converge_cnt_reg(13),
      R => \n_0_converge_cnt[0]_i_1__5\
    );
\converge_cnt_reg[13]_i_2__2_CARRY4\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_converge_cnt_reg[12]_i_2__2\,
      CO(3) => \n_0_converge_cnt_reg[16]_i_2__2\,
      CO(2) => \n_0_converge_cnt_reg[15]_i_2__2\,
      CO(1) => \n_0_converge_cnt_reg[14]_i_2__2\,
      CO(0) => \n_0_converge_cnt_reg[13]_i_2__2\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => \n_0_converge_cnt_reg[15]_i_1__2\,
      O(2) => \n_0_converge_cnt_reg[14]_i_1__2\,
      O(1) => \n_0_converge_cnt_reg[13]_i_1__2\,
      O(0) => \n_0_converge_cnt_reg[12]_i_1__2\,
      S(3 downto 0) => converge_cnt_reg(15 downto 12)
    );
\converge_cnt_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => sel,
      D => \n_0_converge_cnt_reg[14]_i_1__2\,
      Q => converge_cnt_reg(14),
      R => \n_0_converge_cnt[0]_i_1__5\
    );
\converge_cnt_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => sel,
      D => \n_0_converge_cnt_reg[15]_i_1__2\,
      Q => converge_cnt_reg(15),
      R => \n_0_converge_cnt[0]_i_1__5\
    );
\converge_cnt_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => sel,
      D => \n_0_converge_cnt_reg[16]_i_1__2\,
      Q => converge_cnt_reg(16),
      R => \n_0_converge_cnt[0]_i_1__5\
    );
\converge_cnt_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => sel,
      D => \n_0_converge_cnt_reg[17]_i_1__2\,
      Q => converge_cnt_reg(17),
      R => \n_0_converge_cnt[0]_i_1__5\
    );
\converge_cnt_reg[17]_i_2__2_CARRY4\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_converge_cnt_reg[16]_i_2__2\,
      CO(3) => \n_0_converge_cnt_reg[20]_i_2__2\,
      CO(2) => \n_0_converge_cnt_reg[19]_i_2__2\,
      CO(1) => \n_0_converge_cnt_reg[18]_i_2__2\,
      CO(0) => \n_0_converge_cnt_reg[17]_i_2__2\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => \n_0_converge_cnt_reg[19]_i_1__2\,
      O(2) => \n_0_converge_cnt_reg[18]_i_1__2\,
      O(1) => \n_0_converge_cnt_reg[17]_i_1__2\,
      O(0) => \n_0_converge_cnt_reg[16]_i_1__2\,
      S(3 downto 0) => converge_cnt_reg(19 downto 16)
    );
\converge_cnt_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => sel,
      D => \n_0_converge_cnt_reg[18]_i_1__2\,
      Q => converge_cnt_reg(18),
      R => \n_0_converge_cnt[0]_i_1__5\
    );
\converge_cnt_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => sel,
      D => \n_0_converge_cnt_reg[19]_i_1__2\,
      Q => converge_cnt_reg(19),
      R => \n_0_converge_cnt[0]_i_1__5\
    );
\converge_cnt_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => sel,
      D => \n_0_converge_cnt_reg[1]_i_1__2\,
      Q => converge_cnt_reg(1),
      R => \n_0_converge_cnt[0]_i_1__5\
    );
\converge_cnt_reg[1]_i_2__2_CARRY4\: unisim.vcomponents.CARRY4
    port map (
      CI => '0',
      CO(3) => \n_0_converge_cnt_reg[4]_i_2__2\,
      CO(2) => \n_0_converge_cnt_reg[3]_i_2__2\,
      CO(1) => \n_0_converge_cnt_reg[2]_i_2__2\,
      CO(0) => \n_0_converge_cnt_reg[1]_i_2__2\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '1',
      O(3) => \n_0_converge_cnt_reg[3]_i_1__2\,
      O(2) => \n_0_converge_cnt_reg[2]_i_1__2\,
      O(1) => \n_0_converge_cnt_reg[1]_i_1__2\,
      O(0) => \n_0_converge_cnt_reg[0]_i_3__2\,
      S(3 downto 1) => converge_cnt_reg(3 downto 1),
      S(0) => \n_0_converge_cnt[0]_i_6__2\
    );
\converge_cnt_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => sel,
      D => \n_0_converge_cnt_reg[20]_i_1__2\,
      Q => converge_cnt_reg(20),
      R => \n_0_converge_cnt[0]_i_1__5\
    );
\converge_cnt_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => sel,
      D => \n_0_converge_cnt_reg[21]_i_1__2\,
      Q => converge_cnt_reg(21),
      R => \n_0_converge_cnt[0]_i_1__5\
    );
\converge_cnt_reg[21]_i_2__2_CARRY4\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_converge_cnt_reg[20]_i_2__2\,
      CO(3 downto 0) => \NLW_converge_cnt_reg[21]_i_2__2_CARRY4_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 1) => \NLW_converge_cnt_reg[21]_i_2__2_CARRY4_DI_UNCONNECTED\(3 downto 1),
      DI(0) => '0',
      O(3 downto 2) => \NLW_converge_cnt_reg[21]_i_2__2_CARRY4_O_UNCONNECTED\(3 downto 2),
      O(1) => \n_0_converge_cnt_reg[21]_i_1__2\,
      O(0) => \n_0_converge_cnt_reg[20]_i_1__2\,
      S(3 downto 2) => \NLW_converge_cnt_reg[21]_i_2__2_CARRY4_S_UNCONNECTED\(3 downto 2),
      S(1 downto 0) => converge_cnt_reg(21 downto 20)
    );
\converge_cnt_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => sel,
      D => \n_0_converge_cnt_reg[2]_i_1__2\,
      Q => converge_cnt_reg(2),
      R => \n_0_converge_cnt[0]_i_1__5\
    );
\converge_cnt_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => sel,
      D => \n_0_converge_cnt_reg[3]_i_1__2\,
      Q => converge_cnt_reg(3),
      R => \n_0_converge_cnt[0]_i_1__5\
    );
\converge_cnt_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => sel,
      D => \n_0_converge_cnt_reg[4]_i_1__2\,
      Q => converge_cnt_reg(4),
      R => \n_0_converge_cnt[0]_i_1__5\
    );
\converge_cnt_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => sel,
      D => \n_0_converge_cnt_reg[5]_i_1__2\,
      Q => converge_cnt_reg(5),
      R => \n_0_converge_cnt[0]_i_1__5\
    );
\converge_cnt_reg[5]_i_2__2_CARRY4\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_converge_cnt_reg[4]_i_2__2\,
      CO(3) => \n_0_converge_cnt_reg[8]_i_2__2\,
      CO(2) => \n_0_converge_cnt_reg[7]_i_2__2\,
      CO(1) => \n_0_converge_cnt_reg[6]_i_2__2\,
      CO(0) => \n_0_converge_cnt_reg[5]_i_2__2\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => \n_0_converge_cnt_reg[7]_i_1__2\,
      O(2) => \n_0_converge_cnt_reg[6]_i_1__2\,
      O(1) => \n_0_converge_cnt_reg[5]_i_1__2\,
      O(0) => \n_0_converge_cnt_reg[4]_i_1__2\,
      S(3 downto 0) => converge_cnt_reg(7 downto 4)
    );
\converge_cnt_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => sel,
      D => \n_0_converge_cnt_reg[6]_i_1__2\,
      Q => converge_cnt_reg(6),
      R => \n_0_converge_cnt[0]_i_1__5\
    );
\converge_cnt_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => sel,
      D => \n_0_converge_cnt_reg[7]_i_1__2\,
      Q => converge_cnt_reg(7),
      R => \n_0_converge_cnt[0]_i_1__5\
    );
\converge_cnt_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => sel,
      D => \n_0_converge_cnt_reg[8]_i_1__2\,
      Q => converge_cnt_reg(8),
      R => \n_0_converge_cnt[0]_i_1__5\
    );
\converge_cnt_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => sel,
      D => \n_0_converge_cnt_reg[9]_i_1__2\,
      Q => converge_cnt_reg(9),
      R => \n_0_converge_cnt[0]_i_1__5\
    );
\converge_cnt_reg[9]_i_2__2_CARRY4\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_converge_cnt_reg[8]_i_2__2\,
      CO(3) => \n_0_converge_cnt_reg[12]_i_2__2\,
      CO(2) => \n_0_converge_cnt_reg[11]_i_2__2\,
      CO(1) => \n_0_converge_cnt_reg[10]_i_2__2\,
      CO(0) => \n_0_converge_cnt_reg[9]_i_2__2\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => \n_0_converge_cnt_reg[11]_i_1__2\,
      O(2) => \n_0_converge_cnt_reg[10]_i_1__2\,
      O(1) => \n_0_converge_cnt_reg[9]_i_1__2\,
      O(0) => \n_0_converge_cnt_reg[8]_i_1__2\,
      S(3 downto 0) => converge_cnt_reg(11 downto 8)
    );
\converge_gen3_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2220"
    )
    port map (
      I0 => rate_gen3_reg2,
      I1 => I5,
      I2 => rxeq_adapt_done_reg2,
      I3 => \^o9\,
      O => \n_0_converge_gen3_i_1__2\
    );
converge_gen3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => '1',
      D => \n_0_converge_gen3_i_1__2\,
      Q => \^o9\,
      R => '0'
    );
\gen3_rdy_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => rate_idle_reg2,
      I1 => rate_gen3_reg2,
      O => gen3_rdy0
    );
gen3_rdy_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => '1',
      D => gen3_rdy0,
      Q => PIPE_GEN3_RDY(0),
      R => RST_RXUSRCLK_RESET
    );
\gth_channel.gthe2_channel_i_i_5__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => fsm(1),
      I1 => fsm(0),
      O => O6
    );
\gth_channel.gthe2_channel_i_i_72\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
    port map (
      I0 => converge_cnt_reg(21),
      I1 => converge_cnt_reg(7),
      I2 => converge_cnt_reg(13),
      I3 => converge_cnt_reg(6),
      I4 => \n_0_gth_channel.gthe2_channel_i_i_79\,
      O => O1
    );
\gth_channel.gthe2_channel_i_i_73\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
    port map (
      I0 => converge_cnt_reg(20),
      I1 => converge_cnt_reg(14),
      I2 => converge_cnt_reg(12),
      O => O5
    );
\gth_channel.gthe2_channel_i_i_74\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
    port map (
      I0 => converge_cnt_reg(15),
      I1 => converge_cnt_reg(18),
      I2 => converge_cnt_reg(19),
      I3 => converge_cnt_reg(17),
      I4 => converge_cnt_reg(16),
      O => \^o3\
    );
\gth_channel.gthe2_channel_i_i_75\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
    port map (
      I0 => converge_cnt_reg(9),
      I1 => converge_cnt_reg(8),
      I2 => converge_cnt_reg(11),
      I3 => converge_cnt_reg(10),
      O => \^o4\
    );
\gth_channel.gthe2_channel_i_i_79\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
    port map (
      I0 => converge_cnt_reg(1),
      I1 => converge_cnt_reg(0),
      I2 => converge_cnt_reg(5),
      I3 => converge_cnt_reg(4),
      I4 => converge_cnt_reg(3),
      I5 => converge_cnt_reg(2),
      O => \n_0_gth_channel.gthe2_channel_i_i_79\
    );
\oobclk_div.oobclk_cnt[0]_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => oobclk_cnt(0),
      O => \p_1_in__0\(0)
    );
\oobclk_div.oobclk_cnt[1]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => oobclk_cnt(0),
      I1 => oobclk_cnt(1),
      O => \p_1_in__0\(1)
    );
\oobclk_div.oobclk_cnt_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => \p_1_in__0\(0),
      Q => oobclk_cnt(0),
      R => \p_0_in__0\
    );
\oobclk_div.oobclk_cnt_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => \p_1_in__0\(1),
      Q => oobclk_cnt(1),
      R => \p_0_in__0\
    );
\oobclk_div.oobclk_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => oobclk_cnt(1),
      I1 => pclk_sel_reg2,
      I2 => oobclk_cnt(0),
      O => \n_0_oobclk_div.oobclk_i_1__2\
    );
\oobclk_div.oobclk_reg\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => \n_0_oobclk_div.oobclk_i_1__2\,
      Q => USER_OOBCLK,
      R => \p_0_in__0\
    );
pclk_sel_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => O15(0),
      Q => pclk_sel_reg1,
      R => \p_0_in__0\
    );
pclk_sel_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => pclk_sel_reg1,
      Q => pclk_sel_reg2,
      R => \p_0_in__0\
    );
rate_done_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => USER_RATE_DONE,
      Q => rate_done_reg1,
      R => RST_RXUSRCLK_RESET
    );
rate_done_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => rate_done_reg1,
      Q => rate_done_reg2,
      R => RST_RXUSRCLK_RESET
    );
rate_gen3_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => p_43_out,
      Q => rate_gen3_reg1,
      R => RST_RXUSRCLK_RESET
    );
rate_gen3_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => rate_gen3_reg1,
      Q => rate_gen3_reg2,
      R => RST_RXUSRCLK_RESET
    );
rate_idle_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => D(0),
      Q => rate_idle_reg1,
      R => RST_RXUSRCLK_RESET
    );
rate_idle_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => rate_idle_reg1,
      Q => rate_idle_reg2,
      R => RST_RXUSRCLK_RESET
    );
rate_rxsync_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => USER_RATE_RXSYNC,
      Q => rate_rxsync_reg1,
      R => RST_RXUSRCLK_RESET
    );
rate_rxsync_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => rate_rxsync_reg1,
      Q => rate_rxsync_reg2,
      R => RST_RXUSRCLK_RESET
    );
\resetdone_reg1[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => txresetdone_reg2,
      I1 => rxresetdone_reg2,
      O => O8(0)
    );
\resetovrd_disble.fsm_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => '0',
      Q => fsm(0),
      R => '0'
    );
\resetovrd_disble.fsm_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => '0',
      Q => fsm(1),
      R => '0'
    );
\resetovrd_disble.reset_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => '0',
      Q => O23(0),
      R => '0'
    );
\resetovrd_disble.reset_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => '0',
      Q => Q(0),
      R => '0'
    );
\resetovrd_disble.reset_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => '0',
      Q => Q(1),
      R => '0'
    );
\resetovrd_disble.reset_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => '0',
      Q => Q(2),
      R => '0'
    );
\resetovrd_disble.reset_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => '0',
      Q => Q(3),
      R => '0'
    );
\resetovrd_disble.reset_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => '0',
      Q => Q(4),
      R => '0'
    );
\resetovrd_disble.reset_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => '0',
      Q => Q(5),
      R => '0'
    );
\resetovrd_done_reg1_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => fsm(1),
      I1 => fsm(0),
      O => O7
    );
resetovrd_start_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => USER_RESETOVRD_START,
      Q => resetovrd_start_reg1,
      R => \p_0_in__0\
    );
resetovrd_start_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => resetovrd_start_reg1,
      Q => resetovrd_start_reg2,
      R => \p_0_in__0\
    );
rst_idle_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => RST_IDLE,
      Q => rst_idle_reg1,
      R => RST_RXUSRCLK_RESET
    );
rst_idle_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => rst_idle_reg1,
      Q => rst_idle_reg2,
      R => RST_RXUSRCLK_RESET
    );
\rxcdrlock_cnt[0]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D0505050"
    )
    port map (
      I0 => \rxcdrlock_cnt_reg__0\(0),
      I1 => \rxcdrlock_cnt_reg__0\(2),
      I2 => rxcdrlock_reg2,
      I3 => \rxcdrlock_cnt_reg__0\(1),
      I4 => \rxcdrlock_cnt_reg__0\(3),
      O => \p_0_in__0_0\(0)
    );
\rxcdrlock_cnt[1]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8FF00000"
    )
    port map (
      I0 => \rxcdrlock_cnt_reg__0\(3),
      I1 => \rxcdrlock_cnt_reg__0\(2),
      I2 => \rxcdrlock_cnt_reg__0\(0),
      I3 => \rxcdrlock_cnt_reg__0\(1),
      I4 => rxcdrlock_reg2,
      O => \p_0_in__0_0\(1)
    );
\rxcdrlock_cnt[2]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8780000"
    )
    port map (
      I0 => \rxcdrlock_cnt_reg__0\(0),
      I1 => \rxcdrlock_cnt_reg__0\(1),
      I2 => \rxcdrlock_cnt_reg__0\(2),
      I3 => \rxcdrlock_cnt_reg__0\(3),
      I4 => rxcdrlock_reg2,
      O => \p_0_in__0_0\(2)
    );
\rxcdrlock_cnt[3]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF008000"
    )
    port map (
      I0 => \rxcdrlock_cnt_reg__0\(0),
      I1 => \rxcdrlock_cnt_reg__0\(1),
      I2 => \rxcdrlock_cnt_reg__0\(2),
      I3 => rxcdrlock_reg2,
      I4 => \rxcdrlock_cnt_reg__0\(3),
      O => \p_0_in__0_0\(3)
    );
\rxcdrlock_cnt_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => '1',
      D => \p_0_in__0_0\(0),
      Q => \rxcdrlock_cnt_reg__0\(0),
      R => \p_0_in__0\
    );
\rxcdrlock_cnt_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => '1',
      D => \p_0_in__0_0\(1),
      Q => \rxcdrlock_cnt_reg__0\(1),
      R => \p_0_in__0\
    );
\rxcdrlock_cnt_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => '1',
      D => \p_0_in__0_0\(2),
      Q => \rxcdrlock_cnt_reg__0\(2),
      R => \p_0_in__0\
    );
\rxcdrlock_cnt_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => '1',
      D => \p_0_in__0_0\(3),
      Q => \rxcdrlock_cnt_reg__0\(3),
      R => \p_0_in__0\
    );
\rxcdrlock_reg1[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
    port map (
      I0 => \rxcdrlock_cnt_reg__0\(2),
      I1 => \rxcdrlock_cnt_reg__0\(3),
      I2 => I2,
      I3 => \rxcdrlock_cnt_reg__0\(1),
      I4 => \rxcdrlock_cnt_reg__0\(0),
      O => O2(0)
    );
rxcdrlock_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => I2,
      Q => rxcdrlock_reg1,
      R => \p_0_in__0\
    );
rxcdrlock_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => rxcdrlock_reg1,
      Q => rxcdrlock_reg2,
      R => \p_0_in__0\
    );
rxeq_adapt_done_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => O24,
      Q => rxeq_adapt_done_reg1,
      R => \p_0_in__0\
    );
rxeq_adapt_done_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => rxeq_adapt_done_reg1,
      Q => rxeq_adapt_done_reg2,
      R => \p_0_in__0\
    );
rxresetdone_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => USER_RXRESETDONE,
      Q => rxresetdone_reg1,
      R => \p_0_in__0\
    );
rxresetdone_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => rxresetdone_reg1,
      Q => rxresetdone_reg2,
      R => \p_0_in__0\
    );
rxstatus_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => pipe_rxstatus(0),
      Q => rxstatus_reg1,
      R => RST_RXUSRCLK_RESET
    );
rxstatus_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => rxstatus_reg1,
      Q => rxstatus_reg2,
      R => RST_RXUSRCLK_RESET
    );
\rxvalid_cnt[0]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C404040404040404"
    )
    port map (
      I0 => rxstatus_reg2,
      I1 => rxvalid_reg2,
      I2 => \rxvalid_cnt_reg__0\(0),
      I3 => \rxvalid_cnt_reg__0\(1),
      I4 => \rxvalid_cnt_reg__0\(2),
      I5 => \rxvalid_cnt_reg__0\(3),
      O => \p_0_in__0__0\(0)
    );
\rxvalid_cnt[1]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"808000F000F00000"
    )
    port map (
      I0 => \rxvalid_cnt_reg__0\(3),
      I1 => \rxvalid_cnt_reg__0\(2),
      I2 => rxvalid_reg2,
      I3 => rxstatus_reg2,
      I4 => \rxvalid_cnt_reg__0\(1),
      I5 => \rxvalid_cnt_reg__0\(0),
      O => \p_0_in__0__0\(1)
    );
\rxvalid_cnt[2]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80BF000000C00000"
    )
    port map (
      I0 => \rxvalid_cnt_reg__0\(3),
      I1 => \rxvalid_cnt_reg__0\(0),
      I2 => \rxvalid_cnt_reg__0\(1),
      I3 => rxstatus_reg2,
      I4 => rxvalid_reg2,
      I5 => \rxvalid_cnt_reg__0\(2),
      O => \p_0_in__0__0\(2)
    );
\rxvalid_cnt[3]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8C08080808080808"
    )
    port map (
      I0 => \rxvalid_cnt_reg__0\(3),
      I1 => rxvalid_reg2,
      I2 => rxstatus_reg2,
      I3 => \rxvalid_cnt_reg__0\(2),
      I4 => \rxvalid_cnt_reg__0\(1),
      I5 => \rxvalid_cnt_reg__0\(0),
      O => \p_0_in__0__0\(3)
    );
\rxvalid_cnt_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => '1',
      D => \p_0_in__0__0\(0),
      Q => \rxvalid_cnt_reg__0\(0),
      R => RST_RXUSRCLK_RESET
    );
\rxvalid_cnt_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => '1',
      D => \p_0_in__0__0\(1),
      Q => \rxvalid_cnt_reg__0\(1),
      R => RST_RXUSRCLK_RESET
    );
\rxvalid_cnt_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => '1',
      D => \p_0_in__0__0\(2),
      Q => \rxvalid_cnt_reg__0\(2),
      R => RST_RXUSRCLK_RESET
    );
\rxvalid_cnt_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => '1',
      D => \p_0_in__0__0\(3),
      Q => \rxvalid_cnt_reg__0\(3),
      R => RST_RXUSRCLK_RESET
    );
rxvalid_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => I3,
      Q => rxvalid_reg1,
      R => RST_RXUSRCLK_RESET
    );
rxvalid_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => rxvalid_reg1,
      Q => rxvalid_reg2,
      R => RST_RXUSRCLK_RESET
    );
txcompliance_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => PIPE_TXCOMPLIANCE(0),
      Q => txcompliance_reg1,
      R => \p_0_in__0\
    );
txcompliance_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => txcompliance_reg1,
      Q => txcompliance_reg2,
      R => \p_0_in__0\
    );
txelecidle_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => PIPE_TXELECIDLE(0),
      Q => txelecidle_reg1,
      R => \p_0_in__0\
    );
txelecidle_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => txelecidle_reg1,
      Q => txelecidle_reg2,
      R => \p_0_in__0\
    );
txresetdone_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => USER_TXRESETDONE,
      Q => txresetdone_reg1,
      R => \p_0_in__0\
    );
txresetdone_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => txresetdone_reg1,
      Q => txresetdone_reg2,
      R => \p_0_in__0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_7x_0_pcie3_7x_0_pipe_user_5 is
  port (
    O1 : out STD_LOGIC;
    O14 : out STD_LOGIC;
    p_0_in7_in : out STD_LOGIC;
    p_1_in8_in : out STD_LOGIC;
    USER_OOBCLK : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 5 downto 0 );
    O20 : out STD_LOGIC_VECTOR ( 0 to 0 );
    PIPE_GEN3_RDY : out STD_LOGIC_VECTOR ( 0 to 0 );
    O2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    pipe_rx1_valid : out STD_LOGIC;
    pipe_rx1_phy_status : out STD_LOGIC;
    O3 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    O5 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O6 : out STD_LOGIC;
    O7 : out STD_LOGIC;
    p_2_in : in STD_LOGIC;
    p_2_in_0 : in STD_LOGIC;
    p_2_in_1 : in STD_LOGIC;
    \p_0_in__0\ : in STD_LOGIC;
    I1 : in STD_LOGIC;
    O15 : in STD_LOGIC_VECTOR ( 0 to 0 );
    USER_RXRESETDONE : in STD_LOGIC;
    USER_TXRESETDONE : in STD_LOGIC;
    PIPE_TXCOMPLIANCE : in STD_LOGIC_VECTOR ( 0 to 0 );
    PIPE_TXELECIDLE : in STD_LOGIC_VECTOR ( 0 to 0 );
    I2 : in STD_LOGIC;
    RST_RXUSRCLK_RESET : in STD_LOGIC;
    I3 : in STD_LOGIC;
    pipe_rxstatus : in STD_LOGIC_VECTOR ( 0 to 0 );
    RST_IDLE : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    USER_RATE_RXSYNC : in STD_LOGIC;
    USER_RATE_DONE : in STD_LOGIC;
    USER_RATE_GEN3 : in STD_LOGIC;
    USER_RXEQ_ADAPT_DONE : in STD_LOGIC;
    USER_RESETOVRD_START : in STD_LOGIC;
    I4 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I5 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_7x_0_pcie3_7x_0_pipe_user_5 : entity is "pcie3_7x_0_pipe_user";
end pcie3_7x_0_pcie3_7x_0_pipe_user_5;

architecture STRUCTURE of pcie3_7x_0_pcie3_7x_0_pipe_user_5 is
  signal \^o7\ : STD_LOGIC;
  signal converge_cnt_reg : STD_LOGIC_VECTOR ( 21 downto 0 );
  signal fsm : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal gen3_rdy0 : STD_LOGIC;
  signal n_0_PCIE_3_0_i_i_247 : STD_LOGIC;
  signal \n_0_converge_cnt[0]_i_1__1\ : STD_LOGIC;
  signal \n_0_converge_cnt[0]_i_4__0\ : STD_LOGIC;
  signal \n_0_converge_cnt[0]_i_5__0\ : STD_LOGIC;
  signal \n_0_converge_cnt[0]_i_6__0\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[0]_i_3__0\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[10]_i_1__0\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[10]_i_2__0\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[11]_i_1__0\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[11]_i_2__0\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[12]_i_1__0\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[12]_i_2__0\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[13]_i_1__0\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[13]_i_2__0\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[14]_i_1__0\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[14]_i_2__0\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[15]_i_1__0\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[15]_i_2__0\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[16]_i_1__0\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[16]_i_2__0\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[17]_i_1__0\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[17]_i_2__0\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[18]_i_1__0\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[18]_i_2__0\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[19]_i_1__0\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[19]_i_2__0\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[1]_i_1__0\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[1]_i_2__0\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[20]_i_1__0\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[20]_i_2__0\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[21]_i_1__0\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[2]_i_1__0\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[2]_i_2__0\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[3]_i_1__0\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[3]_i_2__0\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[4]_i_1__0\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[4]_i_2__0\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[5]_i_1__0\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[5]_i_2__0\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[6]_i_1__0\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[6]_i_2__0\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[7]_i_1__0\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[7]_i_2__0\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[8]_i_1__0\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[8]_i_2__0\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[9]_i_1__0\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[9]_i_2__0\ : STD_LOGIC;
  signal \n_0_converge_gen3_i_1__0\ : STD_LOGIC;
  signal \n_0_gth_channel.gthe2_channel_i_i_67\ : STD_LOGIC;
  signal \n_0_gth_channel.gthe2_channel_i_i_68\ : STD_LOGIC;
  signal \n_0_gth_channel.gthe2_channel_i_i_69\ : STD_LOGIC;
  signal \n_0_gth_channel.gthe2_channel_i_i_77\ : STD_LOGIC;
  signal \n_0_oobclk_div.oobclk_i_1__0\ : STD_LOGIC;
  signal oobclk_cnt : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \p_0_in__0_3\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \p_0_in__0__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \p_1_in__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal pclk_sel_reg1 : STD_LOGIC;
  signal pclk_sel_reg2 : STD_LOGIC;
  signal rate_done_reg1 : STD_LOGIC;
  signal rate_done_reg2 : STD_LOGIC;
  signal rate_gen3_reg1 : STD_LOGIC;
  signal rate_gen3_reg2 : STD_LOGIC;
  signal rate_idle_reg1 : STD_LOGIC;
  signal rate_idle_reg2 : STD_LOGIC;
  signal rate_rxsync_reg1 : STD_LOGIC;
  signal rate_rxsync_reg2 : STD_LOGIC;
  signal resetovrd_start_reg1 : STD_LOGIC;
  signal resetovrd_start_reg2 : STD_LOGIC;
  signal rst_idle_reg1 : STD_LOGIC;
  signal rst_idle_reg2 : STD_LOGIC;
  signal \rxcdrlock_cnt_reg__0__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rxcdrlock_reg1 : STD_LOGIC;
  signal rxcdrlock_reg2 : STD_LOGIC;
  signal rxeq_adapt_done_reg1 : STD_LOGIC;
  signal rxeq_adapt_done_reg2 : STD_LOGIC;
  signal rxresetdone_reg1 : STD_LOGIC;
  signal rxresetdone_reg2 : STD_LOGIC;
  signal rxstatus_reg1 : STD_LOGIC;
  signal rxstatus_reg2 : STD_LOGIC;
  signal \rxvalid_cnt_reg__0__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rxvalid_reg1 : STD_LOGIC;
  signal rxvalid_reg2 : STD_LOGIC;
  signal sel : STD_LOGIC;
  signal txcompliance_reg1 : STD_LOGIC;
  signal txcompliance_reg2 : STD_LOGIC;
  signal txelecidle_reg1 : STD_LOGIC;
  signal txelecidle_reg2 : STD_LOGIC;
  signal txresetdone_reg1 : STD_LOGIC;
  signal txresetdone_reg2 : STD_LOGIC;
  signal \NLW_converge_cnt_reg[21]_i_2__0_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_converge_cnt_reg[21]_i_2__0_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_converge_cnt_reg[21]_i_2__0_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_converge_cnt_reg[21]_i_2__0_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \converge_cnt_reg[13]_i_2__0_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \converge_cnt_reg[13]_i_2__0_CARRY4\ : label is "LO:O";
  attribute XILINX_LEGACY_PRIM of \converge_cnt_reg[17]_i_2__0_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP of \converge_cnt_reg[17]_i_2__0_CARRY4\ : label is "LO:O";
  attribute XILINX_LEGACY_PRIM of \converge_cnt_reg[1]_i_2__0_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP of \converge_cnt_reg[1]_i_2__0_CARRY4\ : label is "LO:O";
  attribute XILINX_LEGACY_PRIM of \converge_cnt_reg[21]_i_2__0_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP of \converge_cnt_reg[21]_i_2__0_CARRY4\ : label is "LO:O";
  attribute XILINX_LEGACY_PRIM of \converge_cnt_reg[5]_i_2__0_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP of \converge_cnt_reg[5]_i_2__0_CARRY4\ : label is "LO:O";
  attribute XILINX_LEGACY_PRIM of \converge_cnt_reg[9]_i_2__0_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP of \converge_cnt_reg[9]_i_2__0_CARRY4\ : label is "LO:O";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gth_channel.gthe2_channel_i_i_5__0\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \oobclk_div.oobclk_cnt[0]_i_1__0\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \oobclk_div.oobclk_cnt[1]_i_1__0\ : label is "soft_lutpair68";
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of pclk_sel_reg1_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of pclk_sel_reg1_reg : label is "yes";
  attribute ASYNC_REG of pclk_sel_reg2_reg : label is std.standard.true;
  attribute KEEP of pclk_sel_reg2_reg : label is "yes";
  attribute ASYNC_REG of rate_done_reg1_reg : label is std.standard.true;
  attribute KEEP of rate_done_reg1_reg : label is "yes";
  attribute ASYNC_REG of rate_done_reg2_reg : label is std.standard.true;
  attribute KEEP of rate_done_reg2_reg : label is "yes";
  attribute ASYNC_REG of rate_gen3_reg1_reg : label is std.standard.true;
  attribute KEEP of rate_gen3_reg1_reg : label is "yes";
  attribute ASYNC_REG of rate_gen3_reg2_reg : label is std.standard.true;
  attribute KEEP of rate_gen3_reg2_reg : label is "yes";
  attribute ASYNC_REG of rate_idle_reg1_reg : label is std.standard.true;
  attribute KEEP of rate_idle_reg1_reg : label is "yes";
  attribute ASYNC_REG of rate_idle_reg2_reg : label is std.standard.true;
  attribute KEEP of rate_idle_reg2_reg : label is "yes";
  attribute ASYNC_REG of rate_rxsync_reg1_reg : label is std.standard.true;
  attribute KEEP of rate_rxsync_reg1_reg : label is "yes";
  attribute ASYNC_REG of rate_rxsync_reg2_reg : label is std.standard.true;
  attribute KEEP of rate_rxsync_reg2_reg : label is "yes";
  attribute SOFT_HLUTNM of \resetovrd_done_reg1_i_1__0\ : label is "soft_lutpair69";
  attribute ASYNC_REG of resetovrd_start_reg1_reg : label is std.standard.true;
  attribute KEEP of resetovrd_start_reg1_reg : label is "yes";
  attribute ASYNC_REG of resetovrd_start_reg2_reg : label is std.standard.true;
  attribute KEEP of resetovrd_start_reg2_reg : label is "yes";
  attribute ASYNC_REG of rst_idle_reg1_reg : label is std.standard.true;
  attribute KEEP of rst_idle_reg1_reg : label is "yes";
  attribute ASYNC_REG of rst_idle_reg2_reg : label is std.standard.true;
  attribute KEEP of rst_idle_reg2_reg : label is "yes";
  attribute ASYNC_REG of rxcdrlock_reg1_reg : label is std.standard.true;
  attribute KEEP of rxcdrlock_reg1_reg : label is "yes";
  attribute ASYNC_REG of rxcdrlock_reg2_reg : label is std.standard.true;
  attribute KEEP of rxcdrlock_reg2_reg : label is "yes";
  attribute ASYNC_REG of rxeq_adapt_done_reg1_reg : label is std.standard.true;
  attribute KEEP of rxeq_adapt_done_reg1_reg : label is "yes";
  attribute ASYNC_REG of rxeq_adapt_done_reg2_reg : label is std.standard.true;
  attribute KEEP of rxeq_adapt_done_reg2_reg : label is "yes";
  attribute ASYNC_REG of rxresetdone_reg1_reg : label is std.standard.true;
  attribute KEEP of rxresetdone_reg1_reg : label is "yes";
  attribute ASYNC_REG of rxresetdone_reg2_reg : label is std.standard.true;
  attribute KEEP of rxresetdone_reg2_reg : label is "yes";
  attribute ASYNC_REG of rxstatus_reg1_reg : label is std.standard.true;
  attribute KEEP of rxstatus_reg1_reg : label is "yes";
  attribute ASYNC_REG of rxstatus_reg2_reg : label is std.standard.true;
  attribute KEEP of rxstatus_reg2_reg : label is "yes";
  attribute ASYNC_REG of rxvalid_reg1_reg : label is std.standard.true;
  attribute KEEP of rxvalid_reg1_reg : label is "yes";
  attribute ASYNC_REG of rxvalid_reg2_reg : label is std.standard.true;
  attribute KEEP of rxvalid_reg2_reg : label is "yes";
  attribute ASYNC_REG of txcompliance_reg1_reg : label is std.standard.true;
  attribute KEEP of txcompliance_reg1_reg : label is "yes";
  attribute ASYNC_REG of txcompliance_reg2_reg : label is std.standard.true;
  attribute KEEP of txcompliance_reg2_reg : label is "yes";
  attribute ASYNC_REG of txelecidle_reg1_reg : label is std.standard.true;
  attribute KEEP of txelecidle_reg1_reg : label is "yes";
  attribute ASYNC_REG of txelecidle_reg2_reg : label is std.standard.true;
  attribute KEEP of txelecidle_reg2_reg : label is "yes";
  attribute ASYNC_REG of txresetdone_reg1_reg : label is std.standard.true;
  attribute KEEP of txresetdone_reg1_reg : label is "yes";
  attribute ASYNC_REG of txresetdone_reg2_reg : label is std.standard.true;
  attribute KEEP of txresetdone_reg2_reg : label is "yes";
begin
  O7 <= \^o7\;
  p_0_in7_in <= txcompliance_reg2;
  p_1_in8_in <= txelecidle_reg2;
PCIE_3_0_i_i_247: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
    port map (
      I0 => \rxvalid_cnt_reg__0__0\(0),
      I1 => \rxvalid_cnt_reg__0__0\(1),
      O => n_0_PCIE_3_0_i_i_247
    );
PCIE_3_0_i_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFA8FF"
    )
    port map (
      I0 => I4(0),
      I1 => rate_idle_reg2,
      I2 => rate_rxsync_reg2,
      I3 => rst_idle_reg2,
      I4 => rate_done_reg2,
      O => pipe_rx1_phy_status
    );
PCIE_3_0_i_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
    port map (
      I0 => I3,
      I1 => rst_idle_reg2,
      I2 => rate_idle_reg2,
      I3 => \rxvalid_cnt_reg__0__0\(3),
      I4 => \rxvalid_cnt_reg__0__0\(2),
      I5 => n_0_PCIE_3_0_i_i_247,
      O => pipe_rx1_valid
    );
\converge_cnt[0]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
    port map (
      I0 => rst_idle_reg2,
      I1 => I5,
      I2 => rate_idle_reg2,
      I3 => rate_gen3_reg2,
      O => \n_0_converge_cnt[0]_i_1__1\
    );
\converge_cnt[0]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF5555555D"
    )
    port map (
      I0 => converge_cnt_reg(21),
      I1 => \n_0_converge_cnt[0]_i_4__0\,
      I2 => converge_cnt_reg(12),
      I3 => converge_cnt_reg(14),
      I4 => converge_cnt_reg(20),
      I5 => \n_0_converge_cnt[0]_i_5__0\,
      O => sel
    );
\converge_cnt[0]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
    port map (
      I0 => converge_cnt_reg(3),
      I1 => converge_cnt_reg(4),
      I2 => converge_cnt_reg(5),
      I3 => converge_cnt_reg(7),
      I4 => converge_cnt_reg(6),
      O => \n_0_converge_cnt[0]_i_4__0\
    );
\converge_cnt[0]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0B0A0F0A0B0A0B"
    )
    port map (
      I0 => \n_0_gth_channel.gthe2_channel_i_i_68\,
      I1 => converge_cnt_reg(13),
      I2 => converge_cnt_reg(20),
      I3 => converge_cnt_reg(14),
      I4 => converge_cnt_reg(12),
      I5 => \n_0_gth_channel.gthe2_channel_i_i_69\,
      O => \n_0_converge_cnt[0]_i_5__0\
    );
\converge_cnt[0]_i_6__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => converge_cnt_reg(0),
      O => \n_0_converge_cnt[0]_i_6__0\
    );
\converge_cnt_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => sel,
      D => \n_0_converge_cnt_reg[0]_i_3__0\,
      Q => converge_cnt_reg(0),
      R => \n_0_converge_cnt[0]_i_1__1\
    );
\converge_cnt_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => sel,
      D => \n_0_converge_cnt_reg[10]_i_1__0\,
      Q => converge_cnt_reg(10),
      R => \n_0_converge_cnt[0]_i_1__1\
    );
\converge_cnt_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => sel,
      D => \n_0_converge_cnt_reg[11]_i_1__0\,
      Q => converge_cnt_reg(11),
      R => \n_0_converge_cnt[0]_i_1__1\
    );
\converge_cnt_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => sel,
      D => \n_0_converge_cnt_reg[12]_i_1__0\,
      Q => converge_cnt_reg(12),
      R => \n_0_converge_cnt[0]_i_1__1\
    );
\converge_cnt_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => sel,
      D => \n_0_converge_cnt_reg[13]_i_1__0\,
      Q => converge_cnt_reg(13),
      R => \n_0_converge_cnt[0]_i_1__1\
    );
\converge_cnt_reg[13]_i_2__0_CARRY4\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_converge_cnt_reg[12]_i_2__0\,
      CO(3) => \n_0_converge_cnt_reg[16]_i_2__0\,
      CO(2) => \n_0_converge_cnt_reg[15]_i_2__0\,
      CO(1) => \n_0_converge_cnt_reg[14]_i_2__0\,
      CO(0) => \n_0_converge_cnt_reg[13]_i_2__0\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => \n_0_converge_cnt_reg[15]_i_1__0\,
      O(2) => \n_0_converge_cnt_reg[14]_i_1__0\,
      O(1) => \n_0_converge_cnt_reg[13]_i_1__0\,
      O(0) => \n_0_converge_cnt_reg[12]_i_1__0\,
      S(3 downto 0) => converge_cnt_reg(15 downto 12)
    );
\converge_cnt_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => sel,
      D => \n_0_converge_cnt_reg[14]_i_1__0\,
      Q => converge_cnt_reg(14),
      R => \n_0_converge_cnt[0]_i_1__1\
    );
\converge_cnt_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => sel,
      D => \n_0_converge_cnt_reg[15]_i_1__0\,
      Q => converge_cnt_reg(15),
      R => \n_0_converge_cnt[0]_i_1__1\
    );
\converge_cnt_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => sel,
      D => \n_0_converge_cnt_reg[16]_i_1__0\,
      Q => converge_cnt_reg(16),
      R => \n_0_converge_cnt[0]_i_1__1\
    );
\converge_cnt_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => sel,
      D => \n_0_converge_cnt_reg[17]_i_1__0\,
      Q => converge_cnt_reg(17),
      R => \n_0_converge_cnt[0]_i_1__1\
    );
\converge_cnt_reg[17]_i_2__0_CARRY4\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_converge_cnt_reg[16]_i_2__0\,
      CO(3) => \n_0_converge_cnt_reg[20]_i_2__0\,
      CO(2) => \n_0_converge_cnt_reg[19]_i_2__0\,
      CO(1) => \n_0_converge_cnt_reg[18]_i_2__0\,
      CO(0) => \n_0_converge_cnt_reg[17]_i_2__0\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => \n_0_converge_cnt_reg[19]_i_1__0\,
      O(2) => \n_0_converge_cnt_reg[18]_i_1__0\,
      O(1) => \n_0_converge_cnt_reg[17]_i_1__0\,
      O(0) => \n_0_converge_cnt_reg[16]_i_1__0\,
      S(3 downto 0) => converge_cnt_reg(19 downto 16)
    );
\converge_cnt_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => sel,
      D => \n_0_converge_cnt_reg[18]_i_1__0\,
      Q => converge_cnt_reg(18),
      R => \n_0_converge_cnt[0]_i_1__1\
    );
\converge_cnt_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => sel,
      D => \n_0_converge_cnt_reg[19]_i_1__0\,
      Q => converge_cnt_reg(19),
      R => \n_0_converge_cnt[0]_i_1__1\
    );
\converge_cnt_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => sel,
      D => \n_0_converge_cnt_reg[1]_i_1__0\,
      Q => converge_cnt_reg(1),
      R => \n_0_converge_cnt[0]_i_1__1\
    );
\converge_cnt_reg[1]_i_2__0_CARRY4\: unisim.vcomponents.CARRY4
    port map (
      CI => '0',
      CO(3) => \n_0_converge_cnt_reg[4]_i_2__0\,
      CO(2) => \n_0_converge_cnt_reg[3]_i_2__0\,
      CO(1) => \n_0_converge_cnt_reg[2]_i_2__0\,
      CO(0) => \n_0_converge_cnt_reg[1]_i_2__0\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '1',
      O(3) => \n_0_converge_cnt_reg[3]_i_1__0\,
      O(2) => \n_0_converge_cnt_reg[2]_i_1__0\,
      O(1) => \n_0_converge_cnt_reg[1]_i_1__0\,
      O(0) => \n_0_converge_cnt_reg[0]_i_3__0\,
      S(3 downto 1) => converge_cnt_reg(3 downto 1),
      S(0) => \n_0_converge_cnt[0]_i_6__0\
    );
\converge_cnt_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => sel,
      D => \n_0_converge_cnt_reg[20]_i_1__0\,
      Q => converge_cnt_reg(20),
      R => \n_0_converge_cnt[0]_i_1__1\
    );
\converge_cnt_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => sel,
      D => \n_0_converge_cnt_reg[21]_i_1__0\,
      Q => converge_cnt_reg(21),
      R => \n_0_converge_cnt[0]_i_1__1\
    );
\converge_cnt_reg[21]_i_2__0_CARRY4\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_converge_cnt_reg[20]_i_2__0\,
      CO(3 downto 0) => \NLW_converge_cnt_reg[21]_i_2__0_CARRY4_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 1) => \NLW_converge_cnt_reg[21]_i_2__0_CARRY4_DI_UNCONNECTED\(3 downto 1),
      DI(0) => '0',
      O(3 downto 2) => \NLW_converge_cnt_reg[21]_i_2__0_CARRY4_O_UNCONNECTED\(3 downto 2),
      O(1) => \n_0_converge_cnt_reg[21]_i_1__0\,
      O(0) => \n_0_converge_cnt_reg[20]_i_1__0\,
      S(3 downto 2) => \NLW_converge_cnt_reg[21]_i_2__0_CARRY4_S_UNCONNECTED\(3 downto 2),
      S(1 downto 0) => converge_cnt_reg(21 downto 20)
    );
\converge_cnt_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => sel,
      D => \n_0_converge_cnt_reg[2]_i_1__0\,
      Q => converge_cnt_reg(2),
      R => \n_0_converge_cnt[0]_i_1__1\
    );
\converge_cnt_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => sel,
      D => \n_0_converge_cnt_reg[3]_i_1__0\,
      Q => converge_cnt_reg(3),
      R => \n_0_converge_cnt[0]_i_1__1\
    );
\converge_cnt_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => sel,
      D => \n_0_converge_cnt_reg[4]_i_1__0\,
      Q => converge_cnt_reg(4),
      R => \n_0_converge_cnt[0]_i_1__1\
    );
\converge_cnt_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => sel,
      D => \n_0_converge_cnt_reg[5]_i_1__0\,
      Q => converge_cnt_reg(5),
      R => \n_0_converge_cnt[0]_i_1__1\
    );
\converge_cnt_reg[5]_i_2__0_CARRY4\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_converge_cnt_reg[4]_i_2__0\,
      CO(3) => \n_0_converge_cnt_reg[8]_i_2__0\,
      CO(2) => \n_0_converge_cnt_reg[7]_i_2__0\,
      CO(1) => \n_0_converge_cnt_reg[6]_i_2__0\,
      CO(0) => \n_0_converge_cnt_reg[5]_i_2__0\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => \n_0_converge_cnt_reg[7]_i_1__0\,
      O(2) => \n_0_converge_cnt_reg[6]_i_1__0\,
      O(1) => \n_0_converge_cnt_reg[5]_i_1__0\,
      O(0) => \n_0_converge_cnt_reg[4]_i_1__0\,
      S(3 downto 0) => converge_cnt_reg(7 downto 4)
    );
\converge_cnt_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => sel,
      D => \n_0_converge_cnt_reg[6]_i_1__0\,
      Q => converge_cnt_reg(6),
      R => \n_0_converge_cnt[0]_i_1__1\
    );
\converge_cnt_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => sel,
      D => \n_0_converge_cnt_reg[7]_i_1__0\,
      Q => converge_cnt_reg(7),
      R => \n_0_converge_cnt[0]_i_1__1\
    );
\converge_cnt_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => sel,
      D => \n_0_converge_cnt_reg[8]_i_1__0\,
      Q => converge_cnt_reg(8),
      R => \n_0_converge_cnt[0]_i_1__1\
    );
\converge_cnt_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => sel,
      D => \n_0_converge_cnt_reg[9]_i_1__0\,
      Q => converge_cnt_reg(9),
      R => \n_0_converge_cnt[0]_i_1__1\
    );
\converge_cnt_reg[9]_i_2__0_CARRY4\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_converge_cnt_reg[8]_i_2__0\,
      CO(3) => \n_0_converge_cnt_reg[12]_i_2__0\,
      CO(2) => \n_0_converge_cnt_reg[11]_i_2__0\,
      CO(1) => \n_0_converge_cnt_reg[10]_i_2__0\,
      CO(0) => \n_0_converge_cnt_reg[9]_i_2__0\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => \n_0_converge_cnt_reg[11]_i_1__0\,
      O(2) => \n_0_converge_cnt_reg[10]_i_1__0\,
      O(1) => \n_0_converge_cnt_reg[9]_i_1__0\,
      O(0) => \n_0_converge_cnt_reg[8]_i_1__0\,
      S(3 downto 0) => converge_cnt_reg(11 downto 8)
    );
\converge_gen3_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2220"
    )
    port map (
      I0 => rate_gen3_reg2,
      I1 => I5,
      I2 => rxeq_adapt_done_reg2,
      I3 => \^o7\,
      O => \n_0_converge_gen3_i_1__0\
    );
converge_gen3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => '1',
      D => \n_0_converge_gen3_i_1__0\,
      Q => \^o7\,
      R => '0'
    );
\gen3_rdy_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => rate_idle_reg2,
      I1 => rate_gen3_reg2,
      O => gen3_rdy0
    );
gen3_rdy_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => '1',
      D => gen3_rdy0,
      Q => PIPE_GEN3_RDY(0),
      R => RST_RXUSRCLK_RESET
    );
\gth_channel.gthe2_channel_i_i_59\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
    port map (
      I0 => \n_0_gth_channel.gthe2_channel_i_i_67\,
      I1 => converge_cnt_reg(12),
      I2 => converge_cnt_reg(14),
      I3 => converge_cnt_reg(20),
      I4 => \n_0_gth_channel.gthe2_channel_i_i_68\,
      I5 => \n_0_gth_channel.gthe2_channel_i_i_69\,
      O => O1
    );
\gth_channel.gthe2_channel_i_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => fsm(1),
      I1 => fsm(0),
      O => O3
    );
\gth_channel.gthe2_channel_i_i_64\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
    port map (
      I0 => txelecidle_reg2,
      I1 => txcompliance_reg2,
      O => O6
    );
\gth_channel.gthe2_channel_i_i_67\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
    port map (
      I0 => converge_cnt_reg(21),
      I1 => converge_cnt_reg(7),
      I2 => converge_cnt_reg(13),
      I3 => converge_cnt_reg(6),
      I4 => \n_0_gth_channel.gthe2_channel_i_i_77\,
      O => \n_0_gth_channel.gthe2_channel_i_i_67\
    );
\gth_channel.gthe2_channel_i_i_68\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
    port map (
      I0 => converge_cnt_reg(15),
      I1 => converge_cnt_reg(18),
      I2 => converge_cnt_reg(19),
      I3 => converge_cnt_reg(17),
      I4 => converge_cnt_reg(16),
      O => \n_0_gth_channel.gthe2_channel_i_i_68\
    );
\gth_channel.gthe2_channel_i_i_69\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
    port map (
      I0 => converge_cnt_reg(9),
      I1 => converge_cnt_reg(8),
      I2 => converge_cnt_reg(11),
      I3 => converge_cnt_reg(10),
      O => \n_0_gth_channel.gthe2_channel_i_i_69\
    );
\gth_channel.gthe2_channel_i_i_77\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
    port map (
      I0 => converge_cnt_reg(1),
      I1 => converge_cnt_reg(0),
      I2 => converge_cnt_reg(5),
      I3 => converge_cnt_reg(4),
      I4 => converge_cnt_reg(3),
      I5 => converge_cnt_reg(2),
      O => \n_0_gth_channel.gthe2_channel_i_i_77\
    );
\oobclk_div.oobclk_cnt[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => oobclk_cnt(0),
      O => \p_1_in__0\(0)
    );
\oobclk_div.oobclk_cnt[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => oobclk_cnt(0),
      I1 => oobclk_cnt(1),
      O => \p_1_in__0\(1)
    );
\oobclk_div.oobclk_cnt_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => \p_1_in__0\(0),
      Q => oobclk_cnt(0),
      R => \p_0_in__0\
    );
\oobclk_div.oobclk_cnt_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => \p_1_in__0\(1),
      Q => oobclk_cnt(1),
      R => \p_0_in__0\
    );
\oobclk_div.oobclk_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => oobclk_cnt(1),
      I1 => pclk_sel_reg2,
      I2 => oobclk_cnt(0),
      O => \n_0_oobclk_div.oobclk_i_1__0\
    );
\oobclk_div.oobclk_reg\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => \n_0_oobclk_div.oobclk_i_1__0\,
      Q => USER_OOBCLK,
      R => \p_0_in__0\
    );
pclk_sel_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => O15(0),
      Q => pclk_sel_reg1,
      R => \p_0_in__0\
    );
pclk_sel_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => pclk_sel_reg1,
      Q => pclk_sel_reg2,
      R => \p_0_in__0\
    );
rate_done_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => USER_RATE_DONE,
      Q => rate_done_reg1,
      R => RST_RXUSRCLK_RESET
    );
rate_done_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => rate_done_reg1,
      Q => rate_done_reg2,
      R => RST_RXUSRCLK_RESET
    );
rate_gen3_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => USER_RATE_GEN3,
      Q => rate_gen3_reg1,
      R => RST_RXUSRCLK_RESET
    );
rate_gen3_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => rate_gen3_reg1,
      Q => rate_gen3_reg2,
      R => RST_RXUSRCLK_RESET
    );
rate_idle_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => D(0),
      Q => rate_idle_reg1,
      R => RST_RXUSRCLK_RESET
    );
rate_idle_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => rate_idle_reg1,
      Q => rate_idle_reg2,
      R => RST_RXUSRCLK_RESET
    );
rate_rxsync_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => USER_RATE_RXSYNC,
      Q => rate_rxsync_reg1,
      R => RST_RXUSRCLK_RESET
    );
rate_rxsync_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => rate_rxsync_reg1,
      Q => rate_rxsync_reg2,
      R => RST_RXUSRCLK_RESET
    );
\reg_phy_rdy[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
    port map (
      I0 => rst_idle_reg2,
      I1 => p_2_in,
      I2 => p_2_in_0,
      I3 => p_2_in_1,
      O => O14
    );
\resetdone_reg1[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => txresetdone_reg2,
      I1 => rxresetdone_reg2,
      O => O5(0)
    );
\resetovrd_disble.fsm_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => '0',
      Q => fsm(0),
      R => '0'
    );
\resetovrd_disble.fsm_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => '0',
      Q => fsm(1),
      R => '0'
    );
\resetovrd_disble.reset_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => '0',
      Q => O20(0),
      R => '0'
    );
\resetovrd_disble.reset_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => '0',
      Q => Q(0),
      R => '0'
    );
\resetovrd_disble.reset_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => '0',
      Q => Q(1),
      R => '0'
    );
\resetovrd_disble.reset_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => '0',
      Q => Q(2),
      R => '0'
    );
\resetovrd_disble.reset_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => '0',
      Q => Q(3),
      R => '0'
    );
\resetovrd_disble.reset_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => '0',
      Q => Q(4),
      R => '0'
    );
\resetovrd_disble.reset_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => '0',
      Q => Q(5),
      R => '0'
    );
\resetovrd_done_reg1_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => fsm(1),
      I1 => fsm(0),
      O => O4
    );
resetovrd_start_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => USER_RESETOVRD_START,
      Q => resetovrd_start_reg1,
      R => \p_0_in__0\
    );
resetovrd_start_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => resetovrd_start_reg1,
      Q => resetovrd_start_reg2,
      R => \p_0_in__0\
    );
rst_idle_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => RST_IDLE,
      Q => rst_idle_reg1,
      R => RST_RXUSRCLK_RESET
    );
rst_idle_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => rst_idle_reg1,
      Q => rst_idle_reg2,
      R => RST_RXUSRCLK_RESET
    );
\rxcdrlock_cnt[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D0505050"
    )
    port map (
      I0 => \rxcdrlock_cnt_reg__0__0\(0),
      I1 => \rxcdrlock_cnt_reg__0__0\(2),
      I2 => rxcdrlock_reg2,
      I3 => \rxcdrlock_cnt_reg__0__0\(1),
      I4 => \rxcdrlock_cnt_reg__0__0\(3),
      O => \p_0_in__0_3\(0)
    );
\rxcdrlock_cnt[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8FF00000"
    )
    port map (
      I0 => \rxcdrlock_cnt_reg__0__0\(3),
      I1 => \rxcdrlock_cnt_reg__0__0\(2),
      I2 => \rxcdrlock_cnt_reg__0__0\(0),
      I3 => \rxcdrlock_cnt_reg__0__0\(1),
      I4 => rxcdrlock_reg2,
      O => \p_0_in__0_3\(1)
    );
\rxcdrlock_cnt[2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8780000"
    )
    port map (
      I0 => \rxcdrlock_cnt_reg__0__0\(0),
      I1 => \rxcdrlock_cnt_reg__0__0\(1),
      I2 => \rxcdrlock_cnt_reg__0__0\(2),
      I3 => \rxcdrlock_cnt_reg__0__0\(3),
      I4 => rxcdrlock_reg2,
      O => \p_0_in__0_3\(2)
    );
\rxcdrlock_cnt[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF008000"
    )
    port map (
      I0 => \rxcdrlock_cnt_reg__0__0\(0),
      I1 => \rxcdrlock_cnt_reg__0__0\(1),
      I2 => \rxcdrlock_cnt_reg__0__0\(2),
      I3 => rxcdrlock_reg2,
      I4 => \rxcdrlock_cnt_reg__0__0\(3),
      O => \p_0_in__0_3\(3)
    );
\rxcdrlock_cnt_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => '1',
      D => \p_0_in__0_3\(0),
      Q => \rxcdrlock_cnt_reg__0__0\(0),
      R => \p_0_in__0\
    );
\rxcdrlock_cnt_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => '1',
      D => \p_0_in__0_3\(1),
      Q => \rxcdrlock_cnt_reg__0__0\(1),
      R => \p_0_in__0\
    );
\rxcdrlock_cnt_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => '1',
      D => \p_0_in__0_3\(2),
      Q => \rxcdrlock_cnt_reg__0__0\(2),
      R => \p_0_in__0\
    );
\rxcdrlock_cnt_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => '1',
      D => \p_0_in__0_3\(3),
      Q => \rxcdrlock_cnt_reg__0__0\(3),
      R => \p_0_in__0\
    );
\rxcdrlock_reg1[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
    port map (
      I0 => \rxcdrlock_cnt_reg__0__0\(2),
      I1 => \rxcdrlock_cnt_reg__0__0\(3),
      I2 => I2,
      I3 => \rxcdrlock_cnt_reg__0__0\(1),
      I4 => \rxcdrlock_cnt_reg__0__0\(0),
      O => O2(0)
    );
rxcdrlock_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => I2,
      Q => rxcdrlock_reg1,
      R => \p_0_in__0\
    );
rxcdrlock_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => rxcdrlock_reg1,
      Q => rxcdrlock_reg2,
      R => \p_0_in__0\
    );
rxeq_adapt_done_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => USER_RXEQ_ADAPT_DONE,
      Q => rxeq_adapt_done_reg1,
      R => \p_0_in__0\
    );
rxeq_adapt_done_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => rxeq_adapt_done_reg1,
      Q => rxeq_adapt_done_reg2,
      R => \p_0_in__0\
    );
rxresetdone_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => USER_RXRESETDONE,
      Q => rxresetdone_reg1,
      R => \p_0_in__0\
    );
rxresetdone_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => rxresetdone_reg1,
      Q => rxresetdone_reg2,
      R => \p_0_in__0\
    );
rxstatus_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => pipe_rxstatus(0),
      Q => rxstatus_reg1,
      R => RST_RXUSRCLK_RESET
    );
rxstatus_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => rxstatus_reg1,
      Q => rxstatus_reg2,
      R => RST_RXUSRCLK_RESET
    );
\rxvalid_cnt[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C404040404040404"
    )
    port map (
      I0 => rxstatus_reg2,
      I1 => rxvalid_reg2,
      I2 => \rxvalid_cnt_reg__0__0\(0),
      I3 => \rxvalid_cnt_reg__0__0\(1),
      I4 => \rxvalid_cnt_reg__0__0\(2),
      I5 => \rxvalid_cnt_reg__0__0\(3),
      O => \p_0_in__0__0\(0)
    );
\rxvalid_cnt[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"808000F000F00000"
    )
    port map (
      I0 => \rxvalid_cnt_reg__0__0\(3),
      I1 => \rxvalid_cnt_reg__0__0\(2),
      I2 => rxvalid_reg2,
      I3 => rxstatus_reg2,
      I4 => \rxvalid_cnt_reg__0__0\(1),
      I5 => \rxvalid_cnt_reg__0__0\(0),
      O => \p_0_in__0__0\(1)
    );
\rxvalid_cnt[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80BF000000C00000"
    )
    port map (
      I0 => \rxvalid_cnt_reg__0__0\(3),
      I1 => \rxvalid_cnt_reg__0__0\(0),
      I2 => \rxvalid_cnt_reg__0__0\(1),
      I3 => rxstatus_reg2,
      I4 => rxvalid_reg2,
      I5 => \rxvalid_cnt_reg__0__0\(2),
      O => \p_0_in__0__0\(2)
    );
\rxvalid_cnt[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8C08080808080808"
    )
    port map (
      I0 => \rxvalid_cnt_reg__0__0\(3),
      I1 => rxvalid_reg2,
      I2 => rxstatus_reg2,
      I3 => \rxvalid_cnt_reg__0__0\(2),
      I4 => \rxvalid_cnt_reg__0__0\(1),
      I5 => \rxvalid_cnt_reg__0__0\(0),
      O => \p_0_in__0__0\(3)
    );
\rxvalid_cnt_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => '1',
      D => \p_0_in__0__0\(0),
      Q => \rxvalid_cnt_reg__0__0\(0),
      R => RST_RXUSRCLK_RESET
    );
\rxvalid_cnt_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => '1',
      D => \p_0_in__0__0\(1),
      Q => \rxvalid_cnt_reg__0__0\(1),
      R => RST_RXUSRCLK_RESET
    );
\rxvalid_cnt_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => '1',
      D => \p_0_in__0__0\(2),
      Q => \rxvalid_cnt_reg__0__0\(2),
      R => RST_RXUSRCLK_RESET
    );
\rxvalid_cnt_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => '1',
      D => \p_0_in__0__0\(3),
      Q => \rxvalid_cnt_reg__0__0\(3),
      R => RST_RXUSRCLK_RESET
    );
rxvalid_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => I3,
      Q => rxvalid_reg1,
      R => RST_RXUSRCLK_RESET
    );
rxvalid_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => rxvalid_reg1,
      Q => rxvalid_reg2,
      R => RST_RXUSRCLK_RESET
    );
txcompliance_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => PIPE_TXCOMPLIANCE(0),
      Q => txcompliance_reg1,
      R => \p_0_in__0\
    );
txcompliance_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => txcompliance_reg1,
      Q => txcompliance_reg2,
      R => \p_0_in__0\
    );
txelecidle_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => PIPE_TXELECIDLE(0),
      Q => txelecidle_reg1,
      R => \p_0_in__0\
    );
txelecidle_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => txelecidle_reg1,
      Q => txelecidle_reg2,
      R => \p_0_in__0\
    );
txresetdone_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => USER_TXRESETDONE,
      Q => txresetdone_reg1,
      R => \p_0_in__0\
    );
txresetdone_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => txresetdone_reg1,
      Q => txresetdone_reg2,
      R => \p_0_in__0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_7x_0_pcie3_7x_0_qpll_drp is
  port (
    QPLL_DRP_DONE : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O7 : out STD_LOGIC;
    O1 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    O2 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    qpll_drp_en : out STD_LOGIC;
    qpll_drp_we : out STD_LOGIC;
    O26 : out STD_LOGIC;
    O27 : out STD_LOGIC;
    RST_DCLK_RESET : in STD_LOGIC;
    QPLL_DRP_START : in STD_LOGIC;
    I1 : in STD_LOGIC;
    qpll_drp_rdy : in STD_LOGIC;
    QPLL_QPLLLOCK : in STD_LOGIC;
    QPLL_DRP_GEN3 : in STD_LOGIC;
    QPLL_DRP_OVRD : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_7x_0_pcie3_7x_0_qpll_drp : entity is "pcie3_7x_0_qpll_drp";
end pcie3_7x_0_pcie3_7x_0_qpll_drp;

architecture STRUCTURE of pcie3_7x_0_pcie3_7x_0_qpll_drp is
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal di : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal do_reg1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal do_reg2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal done : STD_LOGIC;
  signal fsm : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal gen3_reg1 : STD_LOGIC;
  signal gen3_reg2 : STD_LOGIC;
  signal load_cnt : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \n_0_addr[0]_i_1\ : STD_LOGIC;
  signal \n_0_addr[1]_i_1\ : STD_LOGIC;
  signal \n_0_addr[2]_i_1\ : STD_LOGIC;
  signal \n_0_addr[3]_i_1\ : STD_LOGIC;
  signal \n_0_addr[4]_i_1\ : STD_LOGIC;
  signal \n_0_addr[5]_i_1\ : STD_LOGIC;
  signal \n_0_addr[7]_i_1\ : STD_LOGIC;
  signal \n_0_crscode[0]_i_1\ : STD_LOGIC;
  signal \n_0_crscode[1]_i_1\ : STD_LOGIC;
  signal \n_0_crscode[2]_i_1\ : STD_LOGIC;
  signal \n_0_crscode[3]_i_1\ : STD_LOGIC;
  signal \n_0_crscode[4]_i_1\ : STD_LOGIC;
  signal \n_0_crscode[5]_i_1\ : STD_LOGIC;
  signal \n_0_crscode[5]_i_2\ : STD_LOGIC;
  signal \n_0_crscode_reg[0]\ : STD_LOGIC;
  signal \n_0_crscode_reg[1]\ : STD_LOGIC;
  signal \n_0_crscode_reg[2]\ : STD_LOGIC;
  signal \n_0_crscode_reg[3]\ : STD_LOGIC;
  signal \n_0_crscode_reg[4]\ : STD_LOGIC;
  signal \n_0_crscode_reg[5]\ : STD_LOGIC;
  signal \n_0_di[11]_i_2\ : STD_LOGIC;
  signal \n_0_di[12]_i_2\ : STD_LOGIC;
  signal \n_0_di[13]_i_2\ : STD_LOGIC;
  signal \n_0_di[14]_i_2\ : STD_LOGIC;
  signal \n_0_di[15]_i_2\ : STD_LOGIC;
  signal \n_0_done_i_2__0\ : STD_LOGIC;
  signal \n_0_fsm[0]_i_2__1\ : STD_LOGIC;
  signal \n_0_fsm[1]_i_2__2\ : STD_LOGIC;
  signal \n_0_fsm[1]_i_3__0\ : STD_LOGIC;
  signal \n_0_fsm[7]_i_2\ : STD_LOGIC;
  signal \n_0_fsm[8]_i_2\ : STD_LOGIC;
  signal \n_0_fsm[8]_i_3\ : STD_LOGIC;
  signal \n_0_fsm[8]_i_4\ : STD_LOGIC;
  signal \n_0_fsm[8]_i_5\ : STD_LOGIC;
  signal \n_0_fsm[8]_i_6\ : STD_LOGIC;
  signal \n_0_fsm_reg[1]\ : STD_LOGIC;
  signal \n_0_fsm_reg[2]\ : STD_LOGIC;
  signal \n_0_fsm_reg[3]\ : STD_LOGIC;
  signal \n_0_fsm_reg[4]\ : STD_LOGIC;
  signal \n_0_fsm_reg[5]\ : STD_LOGIC;
  signal \n_0_fsm_reg[6]\ : STD_LOGIC;
  signal \n_0_fsm_reg[8]\ : STD_LOGIC;
  signal \n_0_gth_common.gthe2_common_i_i_4\ : STD_LOGIC;
  signal \n_0_index[0]_i_1\ : STD_LOGIC;
  signal \n_0_index[1]_i_1\ : STD_LOGIC;
  signal \n_0_index[2]_i_1\ : STD_LOGIC;
  signal \n_0_index[2]_i_2\ : STD_LOGIC;
  signal \n_0_index[2]_i_3\ : STD_LOGIC;
  signal \n_0_index[2]_i_4\ : STD_LOGIC;
  signal \n_0_index[2]_i_5\ : STD_LOGIC;
  signal \n_0_index_reg[0]\ : STD_LOGIC;
  signal \n_0_index_reg[1]\ : STD_LOGIC;
  signal \n_0_index_reg[2]\ : STD_LOGIC;
  signal \n_0_load_cnt[0]_i_1__0\ : STD_LOGIC;
  signal \n_0_load_cnt[1]_i_1\ : STD_LOGIC;
  signal \n_0_load_cnt[1]_i_2\ : STD_LOGIC;
  signal \n_0_mode_i_1__0\ : STD_LOGIC;
  signal \n_0_mode_i_2__0\ : STD_LOGIC;
  signal n_0_mode_reg : STD_LOGIC;
  signal ovrd_reg1 : STD_LOGIC;
  signal ovrd_reg2 : STD_LOGIC;
  signal qplllock_reg1 : STD_LOGIC;
  signal qplllock_reg2 : STD_LOGIC;
  signal rdy_reg1 : STD_LOGIC;
  signal rdy_reg2 : STD_LOGIC;
  signal start_reg1 : STD_LOGIC;
  signal start_reg2 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \di[14]_i_2\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \di[15]_i_2\ : label is "soft_lutpair23";
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \do_reg1_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \do_reg1_reg[0]\ : label is "yes";
  attribute ASYNC_REG of \do_reg1_reg[10]\ : label is std.standard.true;
  attribute KEEP of \do_reg1_reg[10]\ : label is "yes";
  attribute ASYNC_REG of \do_reg1_reg[11]\ : label is std.standard.true;
  attribute KEEP of \do_reg1_reg[11]\ : label is "yes";
  attribute ASYNC_REG of \do_reg1_reg[12]\ : label is std.standard.true;
  attribute KEEP of \do_reg1_reg[12]\ : label is "yes";
  attribute ASYNC_REG of \do_reg1_reg[13]\ : label is std.standard.true;
  attribute KEEP of \do_reg1_reg[13]\ : label is "yes";
  attribute ASYNC_REG of \do_reg1_reg[14]\ : label is std.standard.true;
  attribute KEEP of \do_reg1_reg[14]\ : label is "yes";
  attribute ASYNC_REG of \do_reg1_reg[15]\ : label is std.standard.true;
  attribute KEEP of \do_reg1_reg[15]\ : label is "yes";
  attribute ASYNC_REG of \do_reg1_reg[1]\ : label is std.standard.true;
  attribute KEEP of \do_reg1_reg[1]\ : label is "yes";
  attribute ASYNC_REG of \do_reg1_reg[2]\ : label is std.standard.true;
  attribute KEEP of \do_reg1_reg[2]\ : label is "yes";
  attribute ASYNC_REG of \do_reg1_reg[3]\ : label is std.standard.true;
  attribute KEEP of \do_reg1_reg[3]\ : label is "yes";
  attribute ASYNC_REG of \do_reg1_reg[4]\ : label is std.standard.true;
  attribute KEEP of \do_reg1_reg[4]\ : label is "yes";
  attribute ASYNC_REG of \do_reg1_reg[5]\ : label is std.standard.true;
  attribute KEEP of \do_reg1_reg[5]\ : label is "yes";
  attribute ASYNC_REG of \do_reg1_reg[6]\ : label is std.standard.true;
  attribute KEEP of \do_reg1_reg[6]\ : label is "yes";
  attribute ASYNC_REG of \do_reg1_reg[7]\ : label is std.standard.true;
  attribute KEEP of \do_reg1_reg[7]\ : label is "yes";
  attribute ASYNC_REG of \do_reg1_reg[8]\ : label is std.standard.true;
  attribute KEEP of \do_reg1_reg[8]\ : label is "yes";
  attribute ASYNC_REG of \do_reg1_reg[9]\ : label is std.standard.true;
  attribute KEEP of \do_reg1_reg[9]\ : label is "yes";
  attribute ASYNC_REG of \do_reg2_reg[0]\ : label is std.standard.true;
  attribute KEEP of \do_reg2_reg[0]\ : label is "yes";
  attribute ASYNC_REG of \do_reg2_reg[10]\ : label is std.standard.true;
  attribute KEEP of \do_reg2_reg[10]\ : label is "yes";
  attribute ASYNC_REG of \do_reg2_reg[11]\ : label is std.standard.true;
  attribute KEEP of \do_reg2_reg[11]\ : label is "yes";
  attribute ASYNC_REG of \do_reg2_reg[12]\ : label is std.standard.true;
  attribute KEEP of \do_reg2_reg[12]\ : label is "yes";
  attribute ASYNC_REG of \do_reg2_reg[13]\ : label is std.standard.true;
  attribute KEEP of \do_reg2_reg[13]\ : label is "yes";
  attribute ASYNC_REG of \do_reg2_reg[14]\ : label is std.standard.true;
  attribute KEEP of \do_reg2_reg[14]\ : label is "yes";
  attribute ASYNC_REG of \do_reg2_reg[15]\ : label is std.standard.true;
  attribute KEEP of \do_reg2_reg[15]\ : label is "yes";
  attribute ASYNC_REG of \do_reg2_reg[1]\ : label is std.standard.true;
  attribute KEEP of \do_reg2_reg[1]\ : label is "yes";
  attribute ASYNC_REG of \do_reg2_reg[2]\ : label is std.standard.true;
  attribute KEEP of \do_reg2_reg[2]\ : label is "yes";
  attribute ASYNC_REG of \do_reg2_reg[3]\ : label is std.standard.true;
  attribute KEEP of \do_reg2_reg[3]\ : label is "yes";
  attribute ASYNC_REG of \do_reg2_reg[4]\ : label is std.standard.true;
  attribute KEEP of \do_reg2_reg[4]\ : label is "yes";
  attribute ASYNC_REG of \do_reg2_reg[5]\ : label is std.standard.true;
  attribute KEEP of \do_reg2_reg[5]\ : label is "yes";
  attribute ASYNC_REG of \do_reg2_reg[6]\ : label is std.standard.true;
  attribute KEEP of \do_reg2_reg[6]\ : label is "yes";
  attribute ASYNC_REG of \do_reg2_reg[7]\ : label is std.standard.true;
  attribute KEEP of \do_reg2_reg[7]\ : label is "yes";
  attribute ASYNC_REG of \do_reg2_reg[8]\ : label is std.standard.true;
  attribute KEEP of \do_reg2_reg[8]\ : label is "yes";
  attribute ASYNC_REG of \do_reg2_reg[9]\ : label is std.standard.true;
  attribute KEEP of \do_reg2_reg[9]\ : label is "yes";
  attribute SOFT_HLUTNM of \done_i_2__0\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \fsm[0]_i_2__1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \fsm[1]_i_3__0\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \fsm[8]_i_3\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \fsm[8]_i_5\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \fsm[8]_i_6\ : label is "soft_lutpair24";
  attribute ASYNC_REG of gen3_reg1_reg : label is std.standard.true;
  attribute KEEP of gen3_reg1_reg : label is "yes";
  attribute ASYNC_REG of gen3_reg2_reg : label is std.standard.true;
  attribute KEEP of gen3_reg2_reg : label is "yes";
  attribute SOFT_HLUTNM of \gth_common.gthe2_common_i_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \gth_common.gthe2_common_i_i_2\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \index[2]_i_3\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \index[2]_i_4\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \index[2]_i_5\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \mode_i_2__0\ : label is "soft_lutpair22";
  attribute ASYNC_REG of ovrd_reg1_reg : label is std.standard.true;
  attribute KEEP of ovrd_reg1_reg : label is "yes";
  attribute ASYNC_REG of ovrd_reg2_reg : label is std.standard.true;
  attribute KEEP of ovrd_reg2_reg : label is "yes";
  attribute ASYNC_REG of qplllock_reg1_reg : label is std.standard.true;
  attribute KEEP of qplllock_reg1_reg : label is "yes";
  attribute ASYNC_REG of qplllock_reg2_reg : label is std.standard.true;
  attribute KEEP of qplllock_reg2_reg : label is "yes";
  attribute ASYNC_REG of rdy_reg1_reg : label is std.standard.true;
  attribute KEEP of rdy_reg1_reg : label is "yes";
  attribute ASYNC_REG of rdy_reg2_reg : label is std.standard.true;
  attribute KEEP of rdy_reg2_reg : label is "yes";
  attribute ASYNC_REG of start_reg1_reg : label is std.standard.true;
  attribute KEEP of start_reg1_reg : label is "yes";
  attribute ASYNC_REG of start_reg2_reg : label is std.standard.true;
  attribute KEEP of start_reg2_reg : label is "yes";
begin
  Q(1 downto 0) <= \^q\(1 downto 0);
\addr[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"14"
    )
    port map (
      I0 => \n_0_index_reg[0]\,
      I1 => \n_0_index_reg[1]\,
      I2 => \n_0_index_reg[2]\,
      O => \n_0_addr[0]_i_1\
    );
\addr[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
    port map (
      I0 => \n_0_index_reg[1]\,
      I1 => \n_0_index_reg[0]\,
      I2 => \n_0_index_reg[2]\,
      O => \n_0_addr[1]_i_1\
    );
\addr[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
    port map (
      I0 => \n_0_index_reg[1]\,
      I1 => \n_0_index_reg[0]\,
      I2 => \n_0_index_reg[2]\,
      O => \n_0_addr[2]_i_1\
    );
\addr[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
    port map (
      I0 => \n_0_index_reg[2]\,
      I1 => \n_0_index_reg[0]\,
      I2 => \n_0_index_reg[1]\,
      O => \n_0_addr[3]_i_1\
    );
\addr[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
    port map (
      I0 => \n_0_index_reg[1]\,
      I1 => \n_0_index_reg[0]\,
      O => \n_0_addr[4]_i_1\
    );
\addr[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
    port map (
      I0 => \n_0_index_reg[1]\,
      I1 => \n_0_index_reg[0]\,
      O => \n_0_addr[5]_i_1\
    );
\addr[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
    port map (
      I0 => \n_0_index_reg[2]\,
      I1 => \n_0_index_reg[0]\,
      I2 => \n_0_index_reg[1]\,
      O => \n_0_addr[7]_i_1\
    );
\addr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => '1',
      D => \n_0_addr[0]_i_1\,
      Q => O1(0),
      R => RST_DCLK_RESET
    );
\addr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => '1',
      D => \n_0_addr[1]_i_1\,
      Q => O1(1),
      R => RST_DCLK_RESET
    );
\addr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => '1',
      D => \n_0_addr[2]_i_1\,
      Q => O1(2),
      R => RST_DCLK_RESET
    );
\addr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => '1',
      D => \n_0_addr[3]_i_1\,
      Q => O1(3),
      R => RST_DCLK_RESET
    );
\addr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => '1',
      D => \n_0_addr[4]_i_1\,
      Q => O1(4),
      R => RST_DCLK_RESET
    );
\addr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => '1',
      D => \n_0_addr[5]_i_1\,
      Q => O1(5),
      R => RST_DCLK_RESET
    );
\addr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => '1',
      D => '0',
      Q => O1(6),
      R => RST_DCLK_RESET
    );
\addr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => '1',
      D => \n_0_addr[7]_i_1\,
      Q => O1(7),
      R => RST_DCLK_RESET
    );
\crscode[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => do_reg2(1),
      I1 => \n_0_index_reg[2]\,
      O => \n_0_crscode[0]_i_1\
    );
\crscode[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => do_reg2(2),
      I1 => \n_0_index_reg[2]\,
      O => \n_0_crscode[1]_i_1\
    );
\crscode[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => do_reg2(3),
      I1 => \n_0_index_reg[2]\,
      O => \n_0_crscode[2]_i_1\
    );
\crscode[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => do_reg2(4),
      I1 => \n_0_index_reg[2]\,
      O => \n_0_crscode[3]_i_1\
    );
\crscode[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => do_reg2(5),
      I1 => \n_0_index_reg[2]\,
      O => \n_0_crscode[4]_i_1\
    );
\crscode[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E000"
    )
    port map (
      I0 => ovrd_reg2,
      I1 => \n_0_index_reg[2]\,
      I2 => \n_0_index_reg[0]\,
      I3 => \n_0_index_reg[1]\,
      O => \n_0_crscode[5]_i_1\
    );
\crscode[5]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => do_reg2(6),
      I1 => \n_0_index_reg[2]\,
      O => \n_0_crscode[5]_i_2\
    );
\crscode_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \n_0_crscode[5]_i_1\,
      D => \n_0_crscode[0]_i_1\,
      Q => \n_0_crscode_reg[0]\,
      R => RST_DCLK_RESET
    );
\crscode_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \n_0_crscode[5]_i_1\,
      D => \n_0_crscode[1]_i_1\,
      Q => \n_0_crscode_reg[1]\,
      R => RST_DCLK_RESET
    );
\crscode_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \n_0_crscode[5]_i_1\,
      D => \n_0_crscode[2]_i_1\,
      Q => \n_0_crscode_reg[2]\,
      R => RST_DCLK_RESET
    );
\crscode_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \n_0_crscode[5]_i_1\,
      D => \n_0_crscode[3]_i_1\,
      Q => \n_0_crscode_reg[3]\,
      R => RST_DCLK_RESET
    );
\crscode_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \n_0_crscode[5]_i_1\,
      D => \n_0_crscode[4]_i_1\,
      Q => \n_0_crscode_reg[4]\,
      R => RST_DCLK_RESET
    );
\crscode_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \n_0_crscode[5]_i_1\,
      D => \n_0_crscode[5]_i_2\,
      Q => \n_0_crscode_reg[5]\,
      R => RST_DCLK_RESET
    );
\di[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7E00"
    )
    port map (
      I0 => \n_0_index_reg[2]\,
      I1 => \n_0_index_reg[1]\,
      I2 => \n_0_index_reg[0]\,
      I3 => do_reg2(0),
      O => di(0)
    );
\di[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0CCCCC5C"
    )
    port map (
      I0 => \n_0_crscode_reg[0]\,
      I1 => do_reg2(10),
      I2 => \n_0_index_reg[2]\,
      I3 => \n_0_index_reg[0]\,
      I4 => \n_0_index_reg[1]\,
      O => di(10)
    );
\di[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBB8B88"
    )
    port map (
      I0 => \n_0_di[11]_i_2\,
      I1 => \n_0_index_reg[2]\,
      I2 => \n_0_index_reg[0]\,
      I3 => \n_0_index_reg[1]\,
      I4 => do_reg2(11),
      O => di(11)
    );
\di[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000D88D"
    )
    port map (
      I0 => \n_0_index_reg[0]\,
      I1 => ovrd_reg2,
      I2 => \n_0_crscode_reg[0]\,
      I3 => \n_0_crscode_reg[1]\,
      I4 => \n_0_index_reg[1]\,
      O => \n_0_di[11]_i_2\
    );
\di[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F9FFFF00090000"
    )
    port map (
      I0 => \n_0_crscode_reg[2]\,
      I1 => \n_0_di[12]_i_2\,
      I2 => \n_0_index_reg[0]\,
      I3 => \n_0_index_reg[1]\,
      I4 => \n_0_index_reg[2]\,
      I5 => do_reg2(12),
      O => di(12)
    );
\di[12]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \n_0_crscode_reg[1]\,
      I1 => \n_0_crscode_reg[0]\,
      O => \n_0_di[12]_i_2\
    );
\di[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FFFFF9F000F0090"
    )
    port map (
      I0 => \n_0_crscode_reg[3]\,
      I1 => \n_0_di[13]_i_2\,
      I2 => \n_0_index_reg[2]\,
      I3 => \n_0_index_reg[0]\,
      I4 => \n_0_index_reg[1]\,
      I5 => do_reg2(13),
      O => di(13)
    );
\di[13]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => \n_0_crscode_reg[2]\,
      I1 => \n_0_crscode_reg[0]\,
      I2 => \n_0_crscode_reg[1]\,
      O => \n_0_di[13]_i_2\
    );
\di[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FFFFF6F000F0060"
    )
    port map (
      I0 => \n_0_crscode_reg[4]\,
      I1 => \n_0_di[14]_i_2\,
      I2 => \n_0_index_reg[2]\,
      I3 => \n_0_index_reg[0]\,
      I4 => \n_0_index_reg[1]\,
      I5 => do_reg2(14),
      O => di(14)
    );
\di[14]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => \n_0_crscode_reg[3]\,
      I1 => \n_0_crscode_reg[1]\,
      I2 => \n_0_crscode_reg[0]\,
      I3 => \n_0_crscode_reg[2]\,
      O => \n_0_di[14]_i_2\
    );
\di[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"76FF1000"
    )
    port map (
      I0 => \n_0_index_reg[1]\,
      I1 => \n_0_index_reg[0]\,
      I2 => \n_0_di[15]_i_2\,
      I3 => \n_0_index_reg[2]\,
      I4 => do_reg2(15),
      O => di(15)
    );
\di[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA9"
    )
    port map (
      I0 => \n_0_crscode_reg[5]\,
      I1 => \n_0_crscode_reg[4]\,
      I2 => \n_0_crscode_reg[3]\,
      I3 => \n_0_crscode_reg[1]\,
      I4 => \n_0_crscode_reg[0]\,
      I5 => \n_0_crscode_reg[2]\,
      O => \n_0_di[15]_i_2\
    );
\di[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7E00"
    )
    port map (
      I0 => \n_0_index_reg[2]\,
      I1 => \n_0_index_reg[1]\,
      I2 => \n_0_index_reg[0]\,
      I3 => do_reg2(1),
      O => di(1)
    );
\di[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7E00"
    )
    port map (
      I0 => \n_0_index_reg[2]\,
      I1 => \n_0_index_reg[1]\,
      I2 => \n_0_index_reg[0]\,
      I3 => do_reg2(2),
      O => di(2)
    );
\di[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7E00"
    )
    port map (
      I0 => \n_0_index_reg[2]\,
      I1 => \n_0_index_reg[1]\,
      I2 => \n_0_index_reg[0]\,
      I3 => do_reg2(3),
      O => di(3)
    );
\di[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4CC84CC84CCD4CC8"
    )
    port map (
      I0 => \n_0_index_reg[2]\,
      I1 => do_reg2(4),
      I2 => \n_0_index_reg[1]\,
      I3 => \n_0_index_reg[0]\,
      I4 => n_0_mode_reg,
      I5 => gen3_reg2,
      O => di(4)
    );
\di[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"70F1"
    )
    port map (
      I0 => \n_0_index_reg[2]\,
      I1 => \n_0_index_reg[1]\,
      I2 => do_reg2(5),
      I3 => \n_0_index_reg[0]\,
      O => di(5)
    );
\di[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4DC84DCD4DC84DC8"
    )
    port map (
      I0 => \n_0_index_reg[2]\,
      I1 => do_reg2(6),
      I2 => \n_0_index_reg[1]\,
      I3 => \n_0_index_reg[0]\,
      I4 => gen3_reg2,
      I5 => n_0_mode_reg,
      O => di(6)
    );
\di[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7E00"
    )
    port map (
      I0 => \n_0_index_reg[2]\,
      I1 => \n_0_index_reg[1]\,
      I2 => \n_0_index_reg[0]\,
      I3 => do_reg2(7),
      O => di(7)
    );
\di[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"70F1"
    )
    port map (
      I0 => \n_0_index_reg[2]\,
      I1 => \n_0_index_reg[1]\,
      I2 => do_reg2(8),
      I3 => \n_0_index_reg[0]\,
      O => di(8)
    );
\di[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7E00"
    )
    port map (
      I0 => \n_0_index_reg[2]\,
      I1 => \n_0_index_reg[1]\,
      I2 => \n_0_index_reg[0]\,
      I3 => do_reg2(9),
      O => di(9)
    );
\di_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => '1',
      D => di(0),
      Q => O2(0),
      R => RST_DCLK_RESET
    );
\di_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => '1',
      D => di(10),
      Q => O2(10),
      R => RST_DCLK_RESET
    );
\di_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => '1',
      D => di(11),
      Q => O2(11),
      R => RST_DCLK_RESET
    );
\di_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => '1',
      D => di(12),
      Q => O2(12),
      R => RST_DCLK_RESET
    );
\di_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => '1',
      D => di(13),
      Q => O2(13),
      R => RST_DCLK_RESET
    );
\di_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => '1',
      D => di(14),
      Q => O2(14),
      R => RST_DCLK_RESET
    );
\di_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => '1',
      D => di(15),
      Q => O2(15),
      R => RST_DCLK_RESET
    );
\di_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => '1',
      D => di(1),
      Q => O2(1),
      R => RST_DCLK_RESET
    );
\di_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => '1',
      D => di(2),
      Q => O2(2),
      R => RST_DCLK_RESET
    );
\di_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => '1',
      D => di(3),
      Q => O2(3),
      R => RST_DCLK_RESET
    );
\di_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => '1',
      D => di(4),
      Q => O2(4),
      R => RST_DCLK_RESET
    );
\di_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => '1',
      D => di(5),
      Q => O2(5),
      R => RST_DCLK_RESET
    );
\di_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => '1',
      D => di(6),
      Q => O2(6),
      R => RST_DCLK_RESET
    );
\di_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => '1',
      D => di(7),
      Q => O2(7),
      R => RST_DCLK_RESET
    );
\di_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => '1',
      D => di(8),
      Q => O2(8),
      R => RST_DCLK_RESET
    );
\di_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => '1',
      D => di(9),
      Q => O2(9),
      R => RST_DCLK_RESET
    );
\do_reg1_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => D(0),
      Q => do_reg1(0),
      R => RST_DCLK_RESET
    );
\do_reg1_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => D(10),
      Q => do_reg1(10),
      R => RST_DCLK_RESET
    );
\do_reg1_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => D(11),
      Q => do_reg1(11),
      R => RST_DCLK_RESET
    );
\do_reg1_reg[12]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => D(12),
      Q => do_reg1(12),
      R => RST_DCLK_RESET
    );
\do_reg1_reg[13]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => D(13),
      Q => do_reg1(13),
      R => RST_DCLK_RESET
    );
\do_reg1_reg[14]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => D(14),
      Q => do_reg1(14),
      R => RST_DCLK_RESET
    );
\do_reg1_reg[15]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => D(15),
      Q => do_reg1(15),
      R => RST_DCLK_RESET
    );
\do_reg1_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => D(1),
      Q => do_reg1(1),
      R => RST_DCLK_RESET
    );
\do_reg1_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => D(2),
      Q => do_reg1(2),
      R => RST_DCLK_RESET
    );
\do_reg1_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => D(3),
      Q => do_reg1(3),
      R => RST_DCLK_RESET
    );
\do_reg1_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => D(4),
      Q => do_reg1(4),
      R => RST_DCLK_RESET
    );
\do_reg1_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => D(5),
      Q => do_reg1(5),
      R => RST_DCLK_RESET
    );
\do_reg1_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => D(6),
      Q => do_reg1(6),
      R => RST_DCLK_RESET
    );
\do_reg1_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => D(7),
      Q => do_reg1(7),
      R => RST_DCLK_RESET
    );
\do_reg1_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => D(8),
      Q => do_reg1(8),
      R => RST_DCLK_RESET
    );
\do_reg1_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => D(9),
      Q => do_reg1(9),
      R => RST_DCLK_RESET
    );
\do_reg2_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => do_reg1(0),
      Q => do_reg2(0),
      R => RST_DCLK_RESET
    );
\do_reg2_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => do_reg1(10),
      Q => do_reg2(10),
      R => RST_DCLK_RESET
    );
\do_reg2_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => do_reg1(11),
      Q => do_reg2(11),
      R => RST_DCLK_RESET
    );
\do_reg2_reg[12]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => do_reg1(12),
      Q => do_reg2(12),
      R => RST_DCLK_RESET
    );
\do_reg2_reg[13]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => do_reg1(13),
      Q => do_reg2(13),
      R => RST_DCLK_RESET
    );
\do_reg2_reg[14]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => do_reg1(14),
      Q => do_reg2(14),
      R => RST_DCLK_RESET
    );
\do_reg2_reg[15]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => do_reg1(15),
      Q => do_reg2(15),
      R => RST_DCLK_RESET
    );
\do_reg2_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => do_reg1(1),
      Q => do_reg2(1),
      R => RST_DCLK_RESET
    );
\do_reg2_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => do_reg1(2),
      Q => do_reg2(2),
      R => RST_DCLK_RESET
    );
\do_reg2_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => do_reg1(3),
      Q => do_reg2(3),
      R => RST_DCLK_RESET
    );
\do_reg2_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => do_reg1(4),
      Q => do_reg2(4),
      R => RST_DCLK_RESET
    );
\do_reg2_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => do_reg1(5),
      Q => do_reg2(5),
      R => RST_DCLK_RESET
    );
\do_reg2_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => do_reg1(6),
      Q => do_reg2(6),
      R => RST_DCLK_RESET
    );
\do_reg2_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => do_reg1(7),
      Q => do_reg2(7),
      R => RST_DCLK_RESET
    );
\do_reg2_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => do_reg1(8),
      Q => do_reg2(8),
      R => RST_DCLK_RESET
    );
\do_reg2_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => do_reg1(9),
      Q => do_reg2(9),
      R => RST_DCLK_RESET
    );
\done_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
    port map (
      I0 => \n_0_done_i_2__0\,
      I1 => \^q\(0),
      I2 => start_reg2,
      I3 => \n_0_fsm_reg[4]\,
      I4 => \n_0_fsm_reg[6]\,
      I5 => \n_0_fsm_reg[8]\,
      O => done
    );
\done_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
    port map (
      I0 => \n_0_fsm_reg[1]\,
      I1 => \n_0_fsm_reg[2]\,
      I2 => \n_0_fsm_reg[3]\,
      I3 => \^q\(1),
      I4 => \n_0_fsm_reg[5]\,
      O => \n_0_done_i_2__0\
    );
done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => '1',
      D => done,
      Q => QPLL_DRP_DONE,
      R => RST_DCLK_RESET
    );
\fsm[0]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF444FFFFFFFF"
    )
    port map (
      I0 => start_reg2,
      I1 => \^q\(0),
      I2 => qplllock_reg2,
      I3 => \n_0_fsm_reg[8]\,
      I4 => \n_0_fsm[0]_i_2__1\,
      I5 => \n_0_fsm[8]_i_2\,
      O => fsm(0)
    );
\fsm[0]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000800"
    )
    port map (
      I0 => \n_0_index_reg[2]\,
      I1 => \n_0_index_reg[1]\,
      I2 => \n_0_index_reg[0]\,
      I3 => \n_0_fsm_reg[6]\,
      I4 => n_0_mode_reg,
      O => \n_0_fsm[0]_i_2__1\
    );
\fsm[1]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA80AA8080"
    )
    port map (
      I0 => \n_0_fsm[8]_i_2\,
      I1 => start_reg2,
      I2 => \^q\(0),
      I3 => \n_0_fsm[1]_i_2__2\,
      I4 => \n_0_fsm_reg[1]\,
      I5 => \n_0_fsm[1]_i_3__0\,
      O => fsm(1)
    );
\fsm[1]_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => load_cnt(1),
      I1 => load_cnt(0),
      O => \n_0_fsm[1]_i_2__2\
    );
\fsm[1]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA02AA"
    )
    port map (
      I0 => \n_0_fsm_reg[6]\,
      I1 => n_0_mode_reg,
      I2 => \n_0_index_reg[2]\,
      I3 => \n_0_index_reg[1]\,
      I4 => \n_0_index_reg[0]\,
      O => \n_0_fsm[1]_i_3__0\
    );
\fsm[2]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => \n_0_fsm[8]_i_2\,
      I1 => load_cnt(1),
      I2 => load_cnt(0),
      I3 => \n_0_fsm_reg[1]\,
      O => fsm(2)
    );
\fsm[3]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA08"
    )
    port map (
      I0 => \n_0_fsm[8]_i_2\,
      I1 => \n_0_fsm_reg[3]\,
      I2 => rdy_reg2,
      I3 => \n_0_fsm_reg[2]\,
      O => fsm(3)
    );
\fsm[4]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => \n_0_fsm[8]_i_2\,
      I1 => rdy_reg2,
      I2 => \n_0_fsm_reg[3]\,
      O => fsm(4)
    );
\fsm[5]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA08"
    )
    port map (
      I0 => \n_0_fsm[8]_i_2\,
      I1 => \n_0_fsm_reg[5]\,
      I2 => rdy_reg2,
      I3 => \n_0_fsm_reg[4]\,
      O => fsm(5)
    );
\fsm[6]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => \n_0_fsm[8]_i_2\,
      I1 => rdy_reg2,
      I2 => \n_0_fsm_reg[5]\,
      O => fsm(6)
    );
\fsm[7]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA800080008000"
    )
    port map (
      I0 => \n_0_fsm[8]_i_2\,
      I1 => \n_0_fsm[7]_i_2\,
      I2 => n_0_mode_reg,
      I3 => \n_0_fsm_reg[6]\,
      I4 => \^q\(1),
      I5 => qplllock_reg2,
      O => fsm(7)
    );
\fsm[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_index_reg[1]\,
      I1 => \n_0_index_reg[0]\,
      O => \n_0_fsm[7]_i_2\
    );
\fsm[8]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2220"
    )
    port map (
      I0 => \n_0_fsm[8]_i_2\,
      I1 => qplllock_reg2,
      I2 => \n_0_fsm_reg[8]\,
      I3 => \^q\(1),
      O => fsm(8)
    );
\fsm[8]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0012"
    )
    port map (
      I0 => \n_0_fsm[8]_i_3\,
      I1 => \n_0_fsm[8]_i_4\,
      I2 => \n_0_fsm[8]_i_5\,
      I3 => \n_0_fsm[8]_i_6\,
      O => \n_0_fsm[8]_i_2\
    );
\fsm[8]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0116"
    )
    port map (
      I0 => \^q\(0),
      I1 => \n_0_fsm_reg[1]\,
      I2 => \n_0_fsm_reg[2]\,
      I3 => \n_0_fsm_reg[3]\,
      O => \n_0_fsm[8]_i_3\
    );
\fsm[8]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEE8"
    )
    port map (
      I0 => \^q\(0),
      I1 => \n_0_fsm_reg[1]\,
      I2 => \n_0_fsm_reg[2]\,
      I3 => \n_0_fsm_reg[3]\,
      O => \n_0_fsm[8]_i_4\
    );
\fsm[8]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010116"
    )
    port map (
      I0 => \n_0_fsm_reg[4]\,
      I1 => \n_0_fsm_reg[5]\,
      I2 => \n_0_fsm_reg[6]\,
      I3 => \^q\(1),
      I4 => \n_0_fsm_reg[8]\,
      O => \n_0_fsm[8]_i_5\
    );
\fsm[8]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFEE8"
    )
    port map (
      I0 => \n_0_fsm_reg[4]\,
      I1 => \n_0_fsm_reg[5]\,
      I2 => \n_0_fsm_reg[6]\,
      I3 => \^q\(1),
      I4 => \n_0_fsm_reg[8]\,
      O => \n_0_fsm[8]_i_6\
    );
\fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
    port map (
      C => I1,
      CE => '1',
      D => fsm(0),
      Q => \^q\(0),
      S => RST_DCLK_RESET
    );
\fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => '1',
      D => fsm(1),
      Q => \n_0_fsm_reg[1]\,
      R => RST_DCLK_RESET
    );
\fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => '1',
      D => fsm(2),
      Q => \n_0_fsm_reg[2]\,
      R => RST_DCLK_RESET
    );
\fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => '1',
      D => fsm(3),
      Q => \n_0_fsm_reg[3]\,
      R => RST_DCLK_RESET
    );
\fsm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => '1',
      D => fsm(4),
      Q => \n_0_fsm_reg[4]\,
      R => RST_DCLK_RESET
    );
\fsm_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => '1',
      D => fsm(5),
      Q => \n_0_fsm_reg[5]\,
      R => RST_DCLK_RESET
    );
\fsm_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => '1',
      D => fsm(6),
      Q => \n_0_fsm_reg[6]\,
      R => RST_DCLK_RESET
    );
\fsm_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => '1',
      D => fsm(7),
      Q => \^q\(1),
      R => RST_DCLK_RESET
    );
\fsm_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => '1',
      D => fsm(8),
      Q => \n_0_fsm_reg[8]\,
      R => RST_DCLK_RESET
    );
gen3_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => QPLL_DRP_GEN3,
      Q => gen3_reg1,
      R => RST_DCLK_RESET
    );
gen3_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => gen3_reg1,
      Q => gen3_reg2,
      R => RST_DCLK_RESET
    );
\gth_common.gthe2_common_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01040000"
    )
    port map (
      I0 => \n_0_fsm_reg[1]\,
      I1 => \n_0_fsm_reg[2]\,
      I2 => \^q\(0),
      I3 => \n_0_fsm_reg[4]\,
      I4 => \n_0_gth_common.gthe2_common_i_i_4\,
      O => qpll_drp_en
    );
\gth_common.gthe2_common_i_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
    port map (
      I0 => \n_0_gth_common.gthe2_common_i_i_4\,
      I1 => \n_0_fsm_reg[4]\,
      I2 => \^q\(0),
      I3 => \n_0_fsm_reg[2]\,
      I4 => \n_0_fsm_reg[1]\,
      O => qpll_drp_we
    );
\gth_common.gthe2_common_i_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
    port map (
      I0 => \n_0_fsm_reg[8]\,
      I1 => \^q\(1),
      I2 => \n_0_fsm_reg[6]\,
      I3 => \n_0_fsm_reg[5]\,
      I4 => \n_0_fsm_reg[3]\,
      O => \n_0_gth_common.gthe2_common_i_i_4\
    );
\gth_common.gthe2_common_i_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \n_0_fsm_reg[2]\,
      I1 => \n_0_fsm_reg[1]\,
      O => O26
    );
\gth_common.gthe2_common_i_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \n_0_fsm_reg[3]\,
      I1 => \n_0_fsm_reg[5]\,
      O => O27
    );
\gth_common.gthe2_common_i_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
    port map (
      I0 => \n_0_fsm_reg[4]\,
      I1 => \n_0_fsm_reg[6]\,
      I2 => \n_0_fsm_reg[8]\,
      O => O7
    );
\index[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0F80"
    )
    port map (
      I0 => \n_0_index[2]_i_2\,
      I1 => \n_0_fsm[1]_i_3__0\,
      I2 => \n_0_index[2]_i_3\,
      I3 => \n_0_index_reg[0]\,
      O => \n_0_index[0]_i_1\
    );
\index[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20FF8000"
    )
    port map (
      I0 => \n_0_index[2]_i_2\,
      I1 => \n_0_index_reg[0]\,
      I2 => \n_0_fsm[1]_i_3__0\,
      I3 => \n_0_index[2]_i_3\,
      I4 => \n_0_index_reg[1]\,
      O => \n_0_index[1]_i_1\
    );
\index[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A00FFFF80000000"
    )
    port map (
      I0 => \n_0_index[2]_i_2\,
      I1 => \n_0_index_reg[0]\,
      I2 => \n_0_index_reg[1]\,
      I3 => \n_0_fsm_reg[6]\,
      I4 => \n_0_index[2]_i_3\,
      I5 => \n_0_index_reg[2]\,
      O => \n_0_index[2]_i_1\
    );
\index[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
    port map (
      I0 => \n_0_done_i_2__0\,
      I1 => \^q\(0),
      I2 => \n_0_fsm_reg[8]\,
      I3 => \n_0_fsm_reg[4]\,
      O => \n_0_index[2]_i_2\
    );
\index[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFDFDD5"
    )
    port map (
      I0 => \n_0_index[2]_i_4\,
      I1 => \n_0_fsm_reg[4]\,
      I2 => \n_0_fsm_reg[5]\,
      I3 => \n_0_fsm_reg[3]\,
      I4 => \n_0_fsm_reg[2]\,
      I5 => \n_0_index[2]_i_5\,
      O => \n_0_index[2]_i_3\
    );
\index[2]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
    port map (
      I0 => \n_0_fsm_reg[6]\,
      I1 => \^q\(1),
      I2 => \n_0_fsm_reg[8]\,
      O => \n_0_index[2]_i_4\
    );
\index[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEAAAAAAAB"
    )
    port map (
      I0 => \^q\(0),
      I1 => \n_0_fsm_reg[5]\,
      I2 => \n_0_fsm_reg[3]\,
      I3 => \n_0_fsm_reg[4]\,
      I4 => \n_0_fsm_reg[2]\,
      I5 => \n_0_fsm_reg[1]\,
      O => \n_0_index[2]_i_5\
    );
\index_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => '1',
      D => \n_0_index[0]_i_1\,
      Q => \n_0_index_reg[0]\,
      R => RST_DCLK_RESET
    );
\index_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => '1',
      D => \n_0_index[1]_i_1\,
      Q => \n_0_index_reg[1]\,
      R => RST_DCLK_RESET
    );
\index_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => '1',
      D => \n_0_index[2]_i_1\,
      Q => \n_0_index_reg[2]\,
      R => RST_DCLK_RESET
    );
\load_cnt[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004000000040004"
    )
    port map (
      I0 => \n_0_fsm_reg[2]\,
      I1 => \n_0_fsm_reg[1]\,
      I2 => \^q\(0),
      I3 => \n_0_load_cnt[1]_i_2\,
      I4 => load_cnt(1),
      I5 => load_cnt(0),
      O => \n_0_load_cnt[0]_i_1__0\
    );
\load_cnt[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004000400040000"
    )
    port map (
      I0 => \n_0_fsm_reg[2]\,
      I1 => \n_0_fsm_reg[1]\,
      I2 => \^q\(0),
      I3 => \n_0_load_cnt[1]_i_2\,
      I4 => load_cnt(0),
      I5 => load_cnt(1),
      O => \n_0_load_cnt[1]_i_1\
    );
\load_cnt[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => \n_0_fsm_reg[4]\,
      I1 => \n_0_fsm_reg[3]\,
      I2 => \n_0_fsm_reg[5]\,
      I3 => \n_0_fsm_reg[6]\,
      I4 => \^q\(1),
      I5 => \n_0_fsm_reg[8]\,
      O => \n_0_load_cnt[1]_i_2\
    );
\load_cnt_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => '1',
      D => \n_0_load_cnt[0]_i_1__0\,
      Q => load_cnt(0),
      R => RST_DCLK_RESET
    );
\load_cnt_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => '1',
      D => \n_0_load_cnt[1]_i_1\,
      Q => load_cnt(1),
      R => RST_DCLK_RESET
    );
\mode_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000022000022222"
    )
    port map (
      I0 => n_0_mode_reg,
      I1 => \^q\(0),
      I2 => \n_0_fsm_reg[2]\,
      I3 => \n_0_fsm_reg[1]\,
      I4 => \n_0_load_cnt[1]_i_2\,
      I5 => \n_0_mode_i_2__0\,
      O => \n_0_mode_i_1__0\
    );
\mode_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFEFEE9"
    )
    port map (
      I0 => \n_0_fsm_reg[8]\,
      I1 => \^q\(1),
      I2 => \n_0_fsm_reg[6]\,
      I3 => \n_0_fsm_reg[5]\,
      I4 => \n_0_fsm_reg[3]\,
      I5 => \n_0_fsm_reg[4]\,
      O => \n_0_mode_i_2__0\
    );
mode_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => '1',
      D => \n_0_mode_i_1__0\,
      Q => n_0_mode_reg,
      R => RST_DCLK_RESET
    );
ovrd_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => QPLL_DRP_OVRD,
      Q => ovrd_reg1,
      R => RST_DCLK_RESET
    );
ovrd_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => ovrd_reg1,
      Q => ovrd_reg2,
      R => RST_DCLK_RESET
    );
qplllock_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => QPLL_QPLLLOCK,
      Q => qplllock_reg1,
      R => RST_DCLK_RESET
    );
qplllock_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => qplllock_reg1,
      Q => qplllock_reg2,
      R => RST_DCLK_RESET
    );
rdy_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => qpll_drp_rdy,
      Q => rdy_reg1,
      R => RST_DCLK_RESET
    );
rdy_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => rdy_reg1,
      Q => rdy_reg2,
      R => RST_DCLK_RESET
    );
start_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => QPLL_DRP_START,
      Q => start_reg1,
      R => RST_DCLK_RESET
    );
start_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => '1',
      D => start_reg1,
      Q => start_reg2,
      R => RST_DCLK_RESET
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_7x_0_pcie3_7x_0_qpll_reset is
  port (
    QRST_FSM : out STD_LOGIC_VECTOR ( 11 downto 0 );
    qrst_drp_start : out STD_LOGIC;
    pipe_qrst_idle : out STD_LOGIC;
    qrst_ovrd : out STD_LOGIC;
    qrst_qpllreset : out STD_LOGIC;
    qpllpd : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    I1 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    QRST_CPLLLOCK : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I3 : in STD_LOGIC;
    QRST_DRP_DONE : in STD_LOGIC_VECTOR ( 0 to 0 );
    QRST_QPLLRESET_IN : in STD_LOGIC_VECTOR ( 3 downto 0 );
    PIPETXRATE : in STD_LOGIC_VECTOR ( 1 downto 0 );
    QRST_QPLLPD_IN : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_7x_0_pcie3_7x_0_qpll_reset : entity is "pcie3_7x_0_qpll_reset";
end pcie3_7x_0_pcie3_7x_0_qpll_reset;

architecture STRUCTURE of pcie3_7x_0_pcie3_7x_0_qpll_reset is
  signal \^qrst_fsm\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal cplllock_reg1 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal cplllock_reg2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal drp_done_reg1 : STD_LOGIC;
  signal drp_done_reg2 : STD_LOGIC;
  signal fsm : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal mmcm_lock_reg1 : STD_LOGIC;
  signal mmcm_lock_reg2 : STD_LOGIC;
  signal \n_0_fsm[11]_i_3\ : STD_LOGIC;
  signal \n_0_fsm[11]_i_4\ : STD_LOGIC;
  signal \n_0_fsm[11]_i_5\ : STD_LOGIC;
  signal \n_0_fsm[11]_i_6\ : STD_LOGIC;
  signal \n_0_fsm[11]_i_7\ : STD_LOGIC;
  signal \n_0_fsm[1]_i_2\ : STD_LOGIC;
  signal \n_0_fsm[2]_i_2\ : STD_LOGIC;
  signal \n_0_fsm[2]_i_3\ : STD_LOGIC;
  signal \n_0_fsm[3]_i_2\ : STD_LOGIC;
  signal n_0_ovrd_i_1 : STD_LOGIC;
  signal n_0_ovrd_i_2 : STD_LOGIC;
  signal n_0_ovrd_i_3 : STD_LOGIC;
  signal n_0_ovrd_i_4 : STD_LOGIC;
  signal n_0_ovrd_i_5 : STD_LOGIC;
  signal n_0_ovrd_i_6 : STD_LOGIC;
  signal n_0_pipe_qrst_idle_INST_0_i_1 : STD_LOGIC;
  signal n_0_pipe_qrst_idle_INST_0_i_2 : STD_LOGIC;
  signal n_0_qpllpd_i_1 : STD_LOGIC;
  signal n_0_qpllpd_i_10 : STD_LOGIC;
  signal n_0_qpllpd_i_11 : STD_LOGIC;
  signal n_0_qpllpd_i_2 : STD_LOGIC;
  signal n_0_qpllpd_i_3 : STD_LOGIC;
  signal n_0_qpllpd_i_4 : STD_LOGIC;
  signal n_0_qpllpd_i_5 : STD_LOGIC;
  signal n_0_qpllpd_i_6 : STD_LOGIC;
  signal n_0_qpllpd_i_7 : STD_LOGIC;
  signal n_0_qpllpd_i_8 : STD_LOGIC;
  signal n_0_qpllpd_i_9 : STD_LOGIC;
  signal n_0_qpllreset_i_1 : STD_LOGIC;
  signal n_0_qpllreset_i_10 : STD_LOGIC;
  signal n_0_qpllreset_i_11 : STD_LOGIC;
  signal n_0_qpllreset_i_12 : STD_LOGIC;
  signal n_0_qpllreset_i_2 : STD_LOGIC;
  signal n_0_qpllreset_i_3 : STD_LOGIC;
  signal n_0_qpllreset_i_5 : STD_LOGIC;
  signal n_0_qpllreset_i_6 : STD_LOGIC;
  signal n_0_qpllreset_i_7 : STD_LOGIC;
  signal n_0_qpllreset_i_8 : STD_LOGIC;
  signal n_0_qpllreset_i_9 : STD_LOGIC;
  signal n_0_start_reg1_i_2 : STD_LOGIC;
  signal qplllock_reg1 : STD_LOGIC;
  signal qplllock_reg2 : STD_LOGIC;
  signal \^qpllpd\ : STD_LOGIC;
  signal qpllpd_in_reg1 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal qpllpd_in_reg2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal qpllreset : STD_LOGIC;
  signal qpllreset_in_reg1 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal qpllreset_in_reg2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^qrst_ovrd\ : STD_LOGIC;
  signal \^qrst_qpllreset\ : STD_LOGIC;
  signal rate_reg1 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal rate_reg2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \cplllock_reg1_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \cplllock_reg1_reg[0]\ : label is "yes";
  attribute ASYNC_REG of \cplllock_reg1_reg[1]\ : label is std.standard.true;
  attribute KEEP of \cplllock_reg1_reg[1]\ : label is "yes";
  attribute ASYNC_REG of \cplllock_reg1_reg[2]\ : label is std.standard.true;
  attribute KEEP of \cplllock_reg1_reg[2]\ : label is "yes";
  attribute ASYNC_REG of \cplllock_reg1_reg[3]\ : label is std.standard.true;
  attribute KEEP of \cplllock_reg1_reg[3]\ : label is "yes";
  attribute ASYNC_REG of \cplllock_reg2_reg[0]\ : label is std.standard.true;
  attribute KEEP of \cplllock_reg2_reg[0]\ : label is "yes";
  attribute ASYNC_REG of \cplllock_reg2_reg[1]\ : label is std.standard.true;
  attribute KEEP of \cplllock_reg2_reg[1]\ : label is "yes";
  attribute ASYNC_REG of \cplllock_reg2_reg[2]\ : label is std.standard.true;
  attribute KEEP of \cplllock_reg2_reg[2]\ : label is "yes";
  attribute ASYNC_REG of \cplllock_reg2_reg[3]\ : label is std.standard.true;
  attribute KEEP of \cplllock_reg2_reg[3]\ : label is "yes";
  attribute ASYNC_REG of \drp_done_reg1_reg[0]\ : label is std.standard.true;
  attribute KEEP of \drp_done_reg1_reg[0]\ : label is "yes";
  attribute ASYNC_REG of \drp_done_reg2_reg[0]\ : label is std.standard.true;
  attribute KEEP of \drp_done_reg2_reg[0]\ : label is "yes";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \fsm[11]_i_6\ : label is "soft_lutpair133";
  attribute ASYNC_REG of mmcm_lock_reg1_reg : label is std.standard.true;
  attribute KEEP of mmcm_lock_reg1_reg : label is "yes";
  attribute ASYNC_REG of mmcm_lock_reg2_reg : label is std.standard.true;
  attribute KEEP of mmcm_lock_reg2_reg : label is "yes";
  attribute SOFT_HLUTNM of ovrd_i_2 : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of ovrd_i_3 : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of pipe_qrst_idle_INST_0_i_2 : label is "soft_lutpair133";
  attribute ASYNC_REG of \qplllock_reg1_reg[0]\ : label is std.standard.true;
  attribute KEEP of \qplllock_reg1_reg[0]\ : label is "yes";
  attribute ASYNC_REG of \qplllock_reg2_reg[0]\ : label is std.standard.true;
  attribute KEEP of \qplllock_reg2_reg[0]\ : label is "yes";
  attribute ASYNC_REG of \qpllpd_in_reg1_reg[0]\ : label is std.standard.true;
  attribute KEEP of \qpllpd_in_reg1_reg[0]\ : label is "yes";
  attribute ASYNC_REG of \qpllpd_in_reg1_reg[1]\ : label is std.standard.true;
  attribute KEEP of \qpllpd_in_reg1_reg[1]\ : label is "yes";
  attribute ASYNC_REG of \qpllpd_in_reg1_reg[2]\ : label is std.standard.true;
  attribute KEEP of \qpllpd_in_reg1_reg[2]\ : label is "yes";
  attribute ASYNC_REG of \qpllpd_in_reg1_reg[3]\ : label is std.standard.true;
  attribute KEEP of \qpllpd_in_reg1_reg[3]\ : label is "yes";
  attribute ASYNC_REG of \qpllpd_in_reg2_reg[0]\ : label is std.standard.true;
  attribute KEEP of \qpllpd_in_reg2_reg[0]\ : label is "yes";
  attribute ASYNC_REG of \qpllpd_in_reg2_reg[1]\ : label is std.standard.true;
  attribute KEEP of \qpllpd_in_reg2_reg[1]\ : label is "yes";
  attribute ASYNC_REG of \qpllpd_in_reg2_reg[2]\ : label is std.standard.true;
  attribute KEEP of \qpllpd_in_reg2_reg[2]\ : label is "yes";
  attribute ASYNC_REG of \qpllpd_in_reg2_reg[3]\ : label is std.standard.true;
  attribute KEEP of \qpllpd_in_reg2_reg[3]\ : label is "yes";
  attribute SOFT_HLUTNM of qpllreset_i_11 : label is "soft_lutpair134";
  attribute ASYNC_REG of \qpllreset_in_reg1_reg[0]\ : label is std.standard.true;
  attribute KEEP of \qpllreset_in_reg1_reg[0]\ : label is "yes";
  attribute ASYNC_REG of \qpllreset_in_reg1_reg[1]\ : label is std.standard.true;
  attribute KEEP of \qpllreset_in_reg1_reg[1]\ : label is "yes";
  attribute ASYNC_REG of \qpllreset_in_reg1_reg[2]\ : label is std.standard.true;
  attribute KEEP of \qpllreset_in_reg1_reg[2]\ : label is "yes";
  attribute ASYNC_REG of \qpllreset_in_reg1_reg[3]\ : label is std.standard.true;
  attribute KEEP of \qpllreset_in_reg1_reg[3]\ : label is "yes";
  attribute ASYNC_REG of \qpllreset_in_reg2_reg[0]\ : label is std.standard.true;
  attribute KEEP of \qpllreset_in_reg2_reg[0]\ : label is "yes";
  attribute ASYNC_REG of \qpllreset_in_reg2_reg[1]\ : label is std.standard.true;
  attribute KEEP of \qpllreset_in_reg2_reg[1]\ : label is "yes";
  attribute ASYNC_REG of \qpllreset_in_reg2_reg[2]\ : label is std.standard.true;
  attribute KEEP of \qpllreset_in_reg2_reg[2]\ : label is "yes";
  attribute ASYNC_REG of \qpllreset_in_reg2_reg[3]\ : label is std.standard.true;
  attribute KEEP of \qpllreset_in_reg2_reg[3]\ : label is "yes";
  attribute ASYNC_REG of \rate_reg1_reg[0]\ : label is std.standard.true;
  attribute KEEP of \rate_reg1_reg[0]\ : label is "yes";
  attribute ASYNC_REG of \rate_reg1_reg[1]\ : label is std.standard.true;
  attribute KEEP of \rate_reg1_reg[1]\ : label is "yes";
  attribute ASYNC_REG of \rate_reg2_reg[0]\ : label is std.standard.true;
  attribute KEEP of \rate_reg2_reg[0]\ : label is "yes";
  attribute ASYNC_REG of \rate_reg2_reg[1]\ : label is std.standard.true;
  attribute KEEP of \rate_reg2_reg[1]\ : label is "yes";
  attribute SOFT_HLUTNM of start_reg1_i_2 : label is "soft_lutpair135";
begin
  QRST_FSM(11 downto 0) <= \^qrst_fsm\(11 downto 0);
  qpllpd <= \^qpllpd\;
  qrst_ovrd <= \^qrst_ovrd\;
  qrst_qpllreset <= \^qrst_qpllreset\;
\cplllock_reg1_reg[0]\: unisim.vcomponents.FDSE
    port map (
      C => I2,
      CE => '1',
      D => QRST_CPLLLOCK(0),
      Q => cplllock_reg1(0),
      S => SR(0)
    );
\cplllock_reg1_reg[1]\: unisim.vcomponents.FDSE
    port map (
      C => I2,
      CE => '1',
      D => QRST_CPLLLOCK(1),
      Q => cplllock_reg1(1),
      S => SR(0)
    );
\cplllock_reg1_reg[2]\: unisim.vcomponents.FDSE
    port map (
      C => I2,
      CE => '1',
      D => QRST_CPLLLOCK(2),
      Q => cplllock_reg1(2),
      S => SR(0)
    );
\cplllock_reg1_reg[3]\: unisim.vcomponents.FDSE
    port map (
      C => I2,
      CE => '1',
      D => QRST_CPLLLOCK(3),
      Q => cplllock_reg1(3),
      S => SR(0)
    );
\cplllock_reg2_reg[0]\: unisim.vcomponents.FDSE
    port map (
      C => I2,
      CE => '1',
      D => cplllock_reg1(0),
      Q => cplllock_reg2(0),
      S => SR(0)
    );
\cplllock_reg2_reg[1]\: unisim.vcomponents.FDSE
    port map (
      C => I2,
      CE => '1',
      D => cplllock_reg1(1),
      Q => cplllock_reg2(1),
      S => SR(0)
    );
\cplllock_reg2_reg[2]\: unisim.vcomponents.FDSE
    port map (
      C => I2,
      CE => '1',
      D => cplllock_reg1(2),
      Q => cplllock_reg2(2),
      S => SR(0)
    );
\cplllock_reg2_reg[3]\: unisim.vcomponents.FDSE
    port map (
      C => I2,
      CE => '1',
      D => cplllock_reg1(3),
      Q => cplllock_reg2(3),
      S => SR(0)
    );
\drp_done_reg1_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => QRST_DRP_DONE(0),
      Q => drp_done_reg1,
      R => SR(0)
    );
\drp_done_reg2_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => drp_done_reg1,
      Q => drp_done_reg2,
      R => SR(0)
    );
\fsm[0]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAA888"
    )
    port map (
      I0 => \n_0_fsm[11]_i_3\,
      I1 => \^qrst_fsm\(0),
      I2 => \^qrst_fsm\(9),
      I3 => qplllock_reg2,
      I4 => \^qrst_fsm\(11),
      O => fsm(0)
    );
\fsm[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA808080"
    )
    port map (
      I0 => \n_0_fsm[11]_i_3\,
      I1 => \^qrst_fsm\(7),
      I2 => drp_done_reg2,
      I3 => \^qrst_fsm\(5),
      I4 => qplllock_reg2,
      O => fsm(10)
    );
\fsm[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \n_0_fsm[11]_i_3\,
      I1 => \^qrst_fsm\(10),
      O => fsm(11)
    );
\fsm[11]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0012"
    )
    port map (
      I0 => \n_0_fsm[11]_i_4\,
      I1 => \n_0_fsm[11]_i_5\,
      I2 => \n_0_fsm[11]_i_6\,
      I3 => \n_0_fsm[11]_i_7\,
      O => \n_0_fsm[11]_i_3\
    );
\fsm[11]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100010116"
    )
    port map (
      I0 => \^qrst_fsm\(0),
      I1 => \^qrst_fsm\(1),
      I2 => \^qrst_fsm\(2),
      I3 => \^qrst_fsm\(3),
      I4 => \^qrst_fsm\(4),
      I5 => \^qrst_fsm\(5),
      O => \n_0_fsm[11]_i_4\
    );
\fsm[11]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFEFEE8"
    )
    port map (
      I0 => \^qrst_fsm\(0),
      I1 => \^qrst_fsm\(1),
      I2 => \^qrst_fsm\(2),
      I3 => \^qrst_fsm\(3),
      I4 => \^qrst_fsm\(4),
      I5 => \^qrst_fsm\(5),
      O => \n_0_fsm[11]_i_5\
    );
\fsm[11]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100010116"
    )
    port map (
      I0 => \^qrst_fsm\(6),
      I1 => \^qrst_fsm\(7),
      I2 => \^qrst_fsm\(8),
      I3 => \^qrst_fsm\(9),
      I4 => \^qrst_fsm\(10),
      I5 => \^qrst_fsm\(11),
      O => \n_0_fsm[11]_i_6\
    );
\fsm[11]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFEFEE8"
    )
    port map (
      I0 => \^qrst_fsm\(6),
      I1 => \^qrst_fsm\(7),
      I2 => \^qrst_fsm\(8),
      I3 => \^qrst_fsm\(9),
      I4 => \^qrst_fsm\(10),
      I5 => \^qrst_fsm\(11),
      O => \n_0_fsm[11]_i_7\
    );
\fsm[1]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => \n_0_fsm[1]_i_2\,
      I1 => \n_0_fsm[11]_i_3\,
      O => fsm(1)
    );
\fsm[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000000"
    )
    port map (
      I0 => qplllock_reg2,
      I1 => cplllock_reg2(3),
      I2 => cplllock_reg2(1),
      I3 => cplllock_reg2(0),
      I4 => cplllock_reg2(2),
      I5 => \^qrst_fsm\(1),
      O => \n_0_fsm[1]_i_2\
    );
\fsm[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => \n_0_fsm[11]_i_3\,
      I1 => \n_0_fsm[2]_i_2\,
      I2 => \^qrst_fsm\(2),
      I3 => \n_0_fsm[2]_i_3\,
      O => fsm(2)
    );
\fsm[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100000000"
    )
    port map (
      I0 => qplllock_reg2,
      I1 => cplllock_reg2(3),
      I2 => cplllock_reg2(1),
      I3 => cplllock_reg2(0),
      I4 => cplllock_reg2(2),
      I5 => \^qrst_fsm\(1),
      O => \n_0_fsm[2]_i_2\
    );
\fsm[2]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
    port map (
      I0 => cplllock_reg2(2),
      I1 => cplllock_reg2(0),
      I2 => cplllock_reg2(1),
      I3 => cplllock_reg2(3),
      I4 => mmcm_lock_reg2,
      O => \n_0_fsm[2]_i_3\
    );
\fsm[3]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA80808080808080"
    )
    port map (
      I0 => \n_0_fsm[11]_i_3\,
      I1 => \^qrst_fsm\(3),
      I2 => drp_done_reg2,
      I3 => \^qrst_fsm\(2),
      I4 => mmcm_lock_reg2,
      I5 => \n_0_fsm[3]_i_2\,
      O => fsm(3)
    );
\fsm[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => cplllock_reg2(3),
      I1 => cplllock_reg2(1),
      I2 => cplllock_reg2(0),
      I3 => cplllock_reg2(2),
      O => \n_0_fsm[3]_i_2\
    );
\fsm[4]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2220"
    )
    port map (
      I0 => \n_0_fsm[11]_i_3\,
      I1 => drp_done_reg2,
      I2 => \^qrst_fsm\(3),
      I3 => \^qrst_fsm\(4),
      O => fsm(4)
    );
\fsm[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA202020"
    )
    port map (
      I0 => \n_0_fsm[11]_i_3\,
      I1 => qplllock_reg2,
      I2 => \^qrst_fsm\(5),
      I3 => \^qrst_fsm\(4),
      I4 => drp_done_reg2,
      O => fsm(5)
    );
\fsm[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => \n_0_fsm[11]_i_3\,
      I1 => \^qrst_fsm\(6),
      I2 => drp_done_reg2,
      O => fsm(6)
    );
\fsm[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2220"
    )
    port map (
      I0 => \n_0_fsm[11]_i_3\,
      I1 => drp_done_reg2,
      I2 => \^qrst_fsm\(7),
      I3 => \^qrst_fsm\(6),
      O => fsm(7)
    );
\fsm[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => \n_0_fsm[11]_i_3\,
      I1 => \^qrst_fsm\(8),
      I2 => qplllock_reg2,
      O => fsm(8)
    );
\fsm[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2220"
    )
    port map (
      I0 => \n_0_fsm[11]_i_3\,
      I1 => qplllock_reg2,
      I2 => \^qrst_fsm\(9),
      I3 => \^qrst_fsm\(8),
      O => fsm(9)
    );
\fsm_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => '1',
      D => fsm(0),
      Q => \^qrst_fsm\(0),
      R => SR(0)
    );
\fsm_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => '1',
      D => fsm(10),
      Q => \^qrst_fsm\(10),
      R => SR(0)
    );
\fsm_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => '1',
      D => fsm(11),
      Q => \^qrst_fsm\(11),
      R => SR(0)
    );
\fsm_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
    port map (
      C => I2,
      CE => '1',
      D => fsm(1),
      Q => \^qrst_fsm\(1),
      S => SR(0)
    );
\fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => '1',
      D => fsm(2),
      Q => \^qrst_fsm\(2),
      R => SR(0)
    );
\fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => '1',
      D => fsm(3),
      Q => \^qrst_fsm\(3),
      R => SR(0)
    );
\fsm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => '1',
      D => fsm(4),
      Q => \^qrst_fsm\(4),
      R => SR(0)
    );
\fsm_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => '1',
      D => fsm(5),
      Q => \^qrst_fsm\(5),
      R => SR(0)
    );
\fsm_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => '1',
      D => fsm(6),
      Q => \^qrst_fsm\(6),
      R => SR(0)
    );
\fsm_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => '1',
      D => fsm(7),
      Q => \^qrst_fsm\(7),
      R => SR(0)
    );
\fsm_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => '1',
      D => fsm(8),
      Q => \^qrst_fsm\(8),
      R => SR(0)
    );
\fsm_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => '1',
      D => fsm(9),
      Q => \^qrst_fsm\(9),
      R => SR(0)
    );
mmcm_lock_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => I3,
      Q => mmcm_lock_reg1,
      R => SR(0)
    );
mmcm_lock_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => mmcm_lock_reg1,
      Q => mmcm_lock_reg2,
      R => SR(0)
    );
ovrd_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABAEABBFA8A2A880"
    )
    port map (
      I0 => n_0_ovrd_i_2,
      I1 => \^qrst_fsm\(2),
      I2 => n_0_ovrd_i_3,
      I3 => \^qrst_fsm\(0),
      I4 => n_0_ovrd_i_4,
      I5 => \^qrst_ovrd\,
      O => n_0_ovrd_i_1
    );
ovrd_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
    port map (
      I0 => n_0_pipe_qrst_idle_INST_0_i_1,
      I1 => \^qrst_fsm\(0),
      I2 => \^qrst_fsm\(2),
      I3 => \^qrst_fsm\(1),
      I4 => \^qrst_fsm\(4),
      I5 => \^qrst_fsm\(6),
      O => n_0_ovrd_i_2
    );
ovrd_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
    port map (
      I0 => \^qrst_fsm\(4),
      I1 => \^qrst_fsm\(3),
      I2 => n_0_ovrd_i_5,
      I3 => \^qrst_fsm\(6),
      I4 => \^qrst_fsm\(1),
      O => n_0_ovrd_i_3
    );
ovrd_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFEEE98"
    )
    port map (
      I0 => \^qrst_fsm\(1),
      I1 => \^qrst_fsm\(4),
      I2 => n_0_ovrd_i_6,
      I3 => \^qrst_fsm\(3),
      I4 => n_0_ovrd_i_5,
      I5 => \^qrst_fsm\(6),
      O => n_0_ovrd_i_4
    );
ovrd_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => \^qrst_fsm\(11),
      I1 => \^qrst_fsm\(8),
      I2 => \^qrst_fsm\(10),
      I3 => \^qrst_fsm\(9),
      I4 => \^qrst_fsm\(7),
      I5 => \^qrst_fsm\(5),
      O => n_0_ovrd_i_5
    );
ovrd_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFEFEE9"
    )
    port map (
      I0 => \^qrst_fsm\(5),
      I1 => \^qrst_fsm\(11),
      I2 => \^qrst_fsm\(7),
      I3 => \^qrst_fsm\(8),
      I4 => \^qrst_fsm\(9),
      I5 => \^qrst_fsm\(10),
      O => n_0_ovrd_i_6
    );
ovrd_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => '1',
      D => n_0_ovrd_i_1,
      Q => \^qrst_ovrd\,
      R => SR(0)
    );
pipe_qrst_idle_INST_0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
    port map (
      I0 => n_0_pipe_qrst_idle_INST_0_i_1,
      I1 => \^qrst_fsm\(2),
      I2 => \^qrst_fsm\(1),
      I3 => \^qrst_fsm\(6),
      I4 => \^qrst_fsm\(4),
      I5 => \^qrst_fsm\(0),
      O => pipe_qrst_idle
    );
pipe_qrst_idle_INST_0_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => n_0_pipe_qrst_idle_INST_0_i_2,
      I1 => \^qrst_fsm\(3),
      O => n_0_pipe_qrst_idle_INST_0_i_1
    );
pipe_qrst_idle_INST_0_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => \^qrst_fsm\(11),
      I1 => \^qrst_fsm\(8),
      I2 => \^qrst_fsm\(10),
      I3 => \^qrst_fsm\(9),
      I4 => \^qrst_fsm\(7),
      I5 => \^qrst_fsm\(5),
      O => n_0_pipe_qrst_idle_INST_0_i_2
    );
\qplllock_reg1_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => I1,
      Q => qplllock_reg1,
      R => SR(0)
    );
\qplllock_reg2_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => qplllock_reg1,
      Q => qplllock_reg2,
      R => SR(0)
    );
qpllpd_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABABABF8A8A8A80"
    )
    port map (
      I0 => n_0_qpllpd_i_2,
      I1 => n_0_qpllpd_i_3,
      I2 => \^qrst_fsm\(2),
      I3 => n_0_qpllpd_i_4,
      I4 => \^qrst_fsm\(0),
      I5 => \^qpllpd\,
      O => n_0_qpllpd_i_1
    );
qpllpd_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100010116"
    )
    port map (
      I0 => \^qrst_fsm\(6),
      I1 => \^qrst_fsm\(7),
      I2 => \^qrst_fsm\(8),
      I3 => \^qrst_fsm\(9),
      I4 => \^qrst_fsm\(10),
      I5 => \^qrst_fsm\(11),
      O => n_0_qpllpd_i_10
    );
qpllpd_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFEFEE8"
    )
    port map (
      I0 => \^qrst_fsm\(6),
      I1 => \^qrst_fsm\(7),
      I2 => \^qrst_fsm\(8),
      I3 => \^qrst_fsm\(9),
      I4 => \^qrst_fsm\(10),
      I5 => \^qrst_fsm\(11),
      O => n_0_qpllpd_i_11
    );
qpllpd_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA808880888088"
    )
    port map (
      I0 => n_0_qpllpd_i_5,
      I1 => \^qrst_fsm\(11),
      I2 => rate_reg2(0),
      I3 => rate_reg2(1),
      I4 => \^qrst_fsm\(0),
      I5 => n_0_qpllpd_i_6,
      O => n_0_qpllpd_i_2
    );
qpllpd_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => \^qrst_fsm\(1),
      I1 => \^qrst_fsm\(6),
      I2 => n_0_ovrd_i_5,
      I3 => \^qrst_fsm\(3),
      I4 => \^qrst_fsm\(4),
      I5 => \^qrst_fsm\(0),
      O => n_0_qpllpd_i_3
    );
qpllpd_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFE9FFFEFEE8"
    )
    port map (
      I0 => \^qrst_fsm\(1),
      I1 => \^qrst_fsm\(4),
      I2 => \^qrst_fsm\(6),
      I3 => n_0_ovrd_i_5,
      I4 => \^qrst_fsm\(3),
      I5 => n_0_qpllpd_i_7,
      O => n_0_qpllpd_i_4
    );
qpllpd_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0012"
    )
    port map (
      I0 => n_0_qpllpd_i_8,
      I1 => n_0_qpllpd_i_9,
      I2 => n_0_qpllpd_i_10,
      I3 => n_0_qpllpd_i_11,
      O => n_0_qpllpd_i_5
    );
qpllpd_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => qpllpd_in_reg2(3),
      I1 => qpllpd_in_reg2(1),
      I2 => qpllpd_in_reg2(0),
      I3 => qpllpd_in_reg2(2),
      O => n_0_qpllpd_i_6
    );
qpllpd_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFEFEFD"
    )
    port map (
      I0 => \^qrst_fsm\(5),
      I1 => \^qrst_fsm\(8),
      I2 => \^qrst_fsm\(9),
      I3 => \^qrst_fsm\(10),
      I4 => \^qrst_fsm\(7),
      I5 => \^qrst_fsm\(11),
      O => n_0_qpllpd_i_7
    );
qpllpd_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100010116"
    )
    port map (
      I0 => \^qrst_fsm\(0),
      I1 => \^qrst_fsm\(1),
      I2 => \^qrst_fsm\(2),
      I3 => \^qrst_fsm\(3),
      I4 => \^qrst_fsm\(4),
      I5 => \^qrst_fsm\(5),
      O => n_0_qpllpd_i_8
    );
qpllpd_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFEFEE8"
    )
    port map (
      I0 => \^qrst_fsm\(0),
      I1 => \^qrst_fsm\(1),
      I2 => \^qrst_fsm\(2),
      I3 => \^qrst_fsm\(3),
      I4 => \^qrst_fsm\(4),
      I5 => \^qrst_fsm\(5),
      O => n_0_qpllpd_i_9
    );
\qpllpd_in_reg1_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => QRST_QPLLPD_IN(0),
      Q => qpllpd_in_reg1(0),
      R => SR(0)
    );
\qpllpd_in_reg1_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => QRST_QPLLPD_IN(1),
      Q => qpllpd_in_reg1(1),
      R => SR(0)
    );
\qpllpd_in_reg1_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => QRST_QPLLPD_IN(2),
      Q => qpllpd_in_reg1(2),
      R => SR(0)
    );
\qpllpd_in_reg1_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => QRST_QPLLPD_IN(3),
      Q => qpllpd_in_reg1(3),
      R => SR(0)
    );
\qpllpd_in_reg2_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => qpllpd_in_reg1(0),
      Q => qpllpd_in_reg2(0),
      R => SR(0)
    );
\qpllpd_in_reg2_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => qpllpd_in_reg1(1),
      Q => qpllpd_in_reg2(1),
      R => SR(0)
    );
\qpllpd_in_reg2_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => qpllpd_in_reg1(2),
      Q => qpllpd_in_reg2(2),
      R => SR(0)
    );
\qpllpd_in_reg2_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => qpllpd_in_reg1(3),
      Q => qpllpd_in_reg2(3),
      R => SR(0)
    );
qpllpd_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => '1',
      D => n_0_qpllpd_i_1,
      Q => \^qpllpd\,
      R => SR(0)
    );
qpllreset_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
    port map (
      I0 => n_0_qpllreset_i_2,
      I1 => n_0_qpllreset_i_3,
      I2 => qpllreset,
      I3 => \^qrst_qpllreset\,
      O => n_0_qpllreset_i_1
    );
qpllreset_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEF9FEF9FEF9FEE8"
    )
    port map (
      I0 => \^qrst_fsm\(4),
      I1 => \^qrst_fsm\(6),
      I2 => n_0_ovrd_i_5,
      I3 => \^qrst_fsm\(3),
      I4 => n_0_qpllreset_i_12,
      I5 => \^qrst_fsm\(5),
      O => n_0_qpllreset_i_10
    );
qpllreset_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => \^qrst_fsm\(6),
      I1 => n_0_ovrd_i_5,
      I2 => \^qrst_fsm\(3),
      I3 => \^qrst_fsm\(4),
      O => n_0_qpllreset_i_11
    );
qpllreset_i_12: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFDFFFD"
    )
    port map (
      I0 => \^qrst_fsm\(11),
      I1 => \^qrst_fsm\(9),
      I2 => \^qrst_fsm\(10),
      I3 => \^qrst_fsm\(8),
      I4 => drp_done_reg2,
      I5 => \^qrst_fsm\(7),
      O => n_0_qpllreset_i_12
    );
qpllreset_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0012"
    )
    port map (
      I0 => n_0_qpllreset_i_5,
      I1 => n_0_qpllreset_i_6,
      I2 => n_0_qpllreset_i_7,
      I3 => n_0_qpllreset_i_8,
      O => n_0_qpllreset_i_2
    );
qpllreset_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF888F8F8"
    )
    port map (
      I0 => n_0_qpllreset_i_9,
      I1 => \^qrst_fsm\(0),
      I2 => \^qrst_fsm\(10),
      I3 => rate_reg2(0),
      I4 => rate_reg2(1),
      I5 => \^qrst_fsm\(8),
      O => n_0_qpllreset_i_3
    );
qpllreset_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFEA4"
    )
    port map (
      I0 => \^qrst_fsm\(2),
      I1 => n_0_qpllreset_i_10,
      I2 => \^qrst_fsm\(1),
      I3 => n_0_qpllreset_i_11,
      I4 => \^qrst_fsm\(0),
      O => qpllreset
    );
qpllreset_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100010116"
    )
    port map (
      I0 => \^qrst_fsm\(0),
      I1 => \^qrst_fsm\(1),
      I2 => \^qrst_fsm\(2),
      I3 => \^qrst_fsm\(3),
      I4 => \^qrst_fsm\(4),
      I5 => \^qrst_fsm\(5),
      O => n_0_qpllreset_i_5
    );
qpllreset_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFEFEE8"
    )
    port map (
      I0 => \^qrst_fsm\(0),
      I1 => \^qrst_fsm\(1),
      I2 => \^qrst_fsm\(2),
      I3 => \^qrst_fsm\(3),
      I4 => \^qrst_fsm\(4),
      I5 => \^qrst_fsm\(5),
      O => n_0_qpllreset_i_6
    );
qpllreset_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100010116"
    )
    port map (
      I0 => \^qrst_fsm\(6),
      I1 => \^qrst_fsm\(7),
      I2 => \^qrst_fsm\(8),
      I3 => \^qrst_fsm\(9),
      I4 => \^qrst_fsm\(10),
      I5 => \^qrst_fsm\(11),
      O => n_0_qpllreset_i_7
    );
qpllreset_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFEFEE8"
    )
    port map (
      I0 => \^qrst_fsm\(6),
      I1 => \^qrst_fsm\(7),
      I2 => \^qrst_fsm\(8),
      I3 => \^qrst_fsm\(9),
      I4 => \^qrst_fsm\(10),
      I5 => \^qrst_fsm\(11),
      O => n_0_qpllreset_i_8
    );
qpllreset_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => qpllreset_in_reg2(3),
      I1 => qpllreset_in_reg2(1),
      I2 => qpllreset_in_reg2(0),
      I3 => qpllreset_in_reg2(2),
      O => n_0_qpllreset_i_9
    );
\qpllreset_in_reg1_reg[0]\: unisim.vcomponents.FDSE
    port map (
      C => I2,
      CE => '1',
      D => QRST_QPLLRESET_IN(0),
      Q => qpllreset_in_reg1(0),
      S => SR(0)
    );
\qpllreset_in_reg1_reg[1]\: unisim.vcomponents.FDSE
    port map (
      C => I2,
      CE => '1',
      D => QRST_QPLLRESET_IN(1),
      Q => qpllreset_in_reg1(1),
      S => SR(0)
    );
\qpllreset_in_reg1_reg[2]\: unisim.vcomponents.FDSE
    port map (
      C => I2,
      CE => '1',
      D => QRST_QPLLRESET_IN(2),
      Q => qpllreset_in_reg1(2),
      S => SR(0)
    );
\qpllreset_in_reg1_reg[3]\: unisim.vcomponents.FDSE
    port map (
      C => I2,
      CE => '1',
      D => QRST_QPLLRESET_IN(3),
      Q => qpllreset_in_reg1(3),
      S => SR(0)
    );
\qpllreset_in_reg2_reg[0]\: unisim.vcomponents.FDSE
    port map (
      C => I2,
      CE => '1',
      D => qpllreset_in_reg1(0),
      Q => qpllreset_in_reg2(0),
      S => SR(0)
    );
\qpllreset_in_reg2_reg[1]\: unisim.vcomponents.FDSE
    port map (
      C => I2,
      CE => '1',
      D => qpllreset_in_reg1(1),
      Q => qpllreset_in_reg2(1),
      S => SR(0)
    );
\qpllreset_in_reg2_reg[2]\: unisim.vcomponents.FDSE
    port map (
      C => I2,
      CE => '1',
      D => qpllreset_in_reg1(2),
      Q => qpllreset_in_reg2(2),
      S => SR(0)
    );
\qpllreset_in_reg2_reg[3]\: unisim.vcomponents.FDSE
    port map (
      C => I2,
      CE => '1',
      D => qpllreset_in_reg1(3),
      Q => qpllreset_in_reg2(3),
      S => SR(0)
    );
qpllreset_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
    port map (
      C => I2,
      CE => '1',
      D => n_0_qpllreset_i_1,
      Q => \^qrst_qpllreset\,
      S => SR(0)
    );
\rate_reg1_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => PIPETXRATE(0),
      Q => rate_reg1(0),
      R => SR(0)
    );
\rate_reg1_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => PIPETXRATE(1),
      Q => rate_reg1(1),
      R => SR(0)
    );
\rate_reg2_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => rate_reg1(0),
      Q => rate_reg2(0),
      R => SR(0)
    );
\rate_reg2_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => rate_reg1(1),
      Q => rate_reg2(1),
      R => SR(0)
    );
\start_reg1_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4800"
    )
    port map (
      I0 => \^qrst_fsm\(3),
      I1 => n_0_pipe_qrst_idle_INST_0_i_2,
      I2 => \^qrst_fsm\(6),
      I3 => n_0_start_reg1_i_2,
      O => qrst_drp_start
    );
start_reg1_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => \^qrst_fsm\(1),
      I1 => \^qrst_fsm\(0),
      I2 => \^qrst_fsm\(4),
      I3 => \^qrst_fsm\(2),
      O => n_0_start_reg1_i_2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_7x_0_pcie3_7x_0_qpll_wrapper is
  port (
    qpll_drp_rdy : out STD_LOGIC;
    QPLL_QPLLLOCK : out STD_LOGIC;
    QPLL_QPLLOUTCLK : out STD_LOGIC;
    QPLL_QPLLOUTREFCLK : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    I1 : in STD_LOGIC;
    qpll_drp_en : in STD_LOGIC;
    qpll_drp_we : in STD_LOGIC;
    sys_clk : in STD_LOGIC;
    QPLL_QPLLPD : in STD_LOGIC;
    QPLL_QPLLRESET : in STD_LOGIC;
    O2 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    O1 : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_7x_0_pcie3_7x_0_qpll_wrapper : entity is "pcie3_7x_0_qpll_wrapper";
end pcie3_7x_0_pcie3_7x_0_qpll_wrapper;

architecture STRUCTURE of pcie3_7x_0_pcie3_7x_0_qpll_wrapper is
  signal \NLW_gth_common.gthe2_common_i_QPLLFBCLKLOST_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gth_common.gthe2_common_i_QPLLREFCLKLOST_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gth_common.gthe2_common_i_REFCLKOUTMONITOR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gth_common.gthe2_common_i_PMARSVDOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_gth_common.gthe2_common_i_QPLLDMONITOR_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gth_common.gthe2_common_i\ : label is "PRIMITIVE";
begin
\gth_common.gthe2_common_i\: unisim.vcomponents.GTHE2_COMMON
    generic map(
      BIAS_CFG => X"0000040000001050",
      COMMON_CFG => X"0000001C",
      IS_DRPCLK_INVERTED => '0',
      IS_GTGREFCLK_INVERTED => '0',
      IS_QPLLLOCKDETCLK_INVERTED => '0',
      QPLL_CFG => X"04801C7",
      QPLL_CLKOUT_CFG => B"1111",
      QPLL_COARSE_FREQ_OVRD => B"010000",
      QPLL_COARSE_FREQ_OVRD_EN => '0',
      QPLL_CP => B"0011111111",
      QPLL_CP_MONITOR_EN => '0',
      QPLL_DMONITOR_SEL => '0',
      QPLL_FBDIV => B"0100100000",
      QPLL_FBDIV_MONITOR_EN => '0',
      QPLL_FBDIV_RATIO => '1',
      QPLL_INIT_CFG => X"000006",
      QPLL_LOCK_CFG => X"05E8",
      QPLL_LPF => B"1101",
      QPLL_REFCLK_DIV => 1,
      QPLL_RP_COMP => '0',
      QPLL_VTRL_RESET => B"00",
      RCAL_CFG => B"00",
      RSVD_ATTR0 => X"0000",
      RSVD_ATTR1 => X"0000",
      SIM_QPLLREFCLK_SEL => B"001",
      SIM_RESET_SPEEDUP => "FALSE",
      SIM_VERSION => "2.0"
    )
    port map (
      BGBYPASSB => '1',
      BGMONITORENB => '1',
      BGPDB => '1',
      BGRCALOVRD(4) => '1',
      BGRCALOVRD(3) => '1',
      BGRCALOVRD(2) => '1',
      BGRCALOVRD(1) => '1',
      BGRCALOVRD(0) => '1',
      BGRCALOVRDENB => '1',
      DRPADDR(7 downto 0) => O1(7 downto 0),
      DRPCLK => I1,
      DRPDI(15 downto 0) => O2(15 downto 0),
      DRPDO(15 downto 0) => D(15 downto 0),
      DRPEN => qpll_drp_en,
      DRPRDY => qpll_drp_rdy,
      DRPWE => qpll_drp_we,
      GTGREFCLK => '0',
      GTNORTHREFCLK0 => '0',
      GTNORTHREFCLK1 => '0',
      GTREFCLK0 => sys_clk,
      GTREFCLK1 => '0',
      GTSOUTHREFCLK0 => '0',
      GTSOUTHREFCLK1 => '0',
      PMARSVD(7) => '0',
      PMARSVD(6) => '0',
      PMARSVD(5) => '0',
      PMARSVD(4) => '0',
      PMARSVD(3) => '0',
      PMARSVD(2) => '0',
      PMARSVD(1) => '0',
      PMARSVD(0) => '0',
      PMARSVDOUT(15 downto 0) => \NLW_gth_common.gthe2_common_i_PMARSVDOUT_UNCONNECTED\(15 downto 0),
      QPLLDMONITOR(7 downto 0) => \NLW_gth_common.gthe2_common_i_QPLLDMONITOR_UNCONNECTED\(7 downto 0),
      QPLLFBCLKLOST => \NLW_gth_common.gthe2_common_i_QPLLFBCLKLOST_UNCONNECTED\,
      QPLLLOCK => QPLL_QPLLLOCK,
      QPLLLOCKDETCLK => '0',
      QPLLLOCKEN => '1',
      QPLLOUTCLK => QPLL_QPLLOUTCLK,
      QPLLOUTREFCLK => QPLL_QPLLOUTREFCLK,
      QPLLOUTRESET => '0',
      QPLLPD => QPLL_QPLLPD,
      QPLLREFCLKLOST => \NLW_gth_common.gthe2_common_i_QPLLREFCLKLOST_UNCONNECTED\,
      QPLLREFCLKSEL(2) => '0',
      QPLLREFCLKSEL(1) => '0',
      QPLLREFCLKSEL(0) => '1',
      QPLLRESET => QPLL_QPLLRESET,
      QPLLRSVD1(15) => '0',
      QPLLRSVD1(14) => '0',
      QPLLRSVD1(13) => '0',
      QPLLRSVD1(12) => '0',
      QPLLRSVD1(11) => '0',
      QPLLRSVD1(10) => '0',
      QPLLRSVD1(9) => '0',
      QPLLRSVD1(8) => '0',
      QPLLRSVD1(7) => '0',
      QPLLRSVD1(6) => '0',
      QPLLRSVD1(5) => '0',
      QPLLRSVD1(4) => '0',
      QPLLRSVD1(3) => '0',
      QPLLRSVD1(2) => '0',
      QPLLRSVD1(1) => '0',
      QPLLRSVD1(0) => '0',
      QPLLRSVD2(4) => '1',
      QPLLRSVD2(3) => '1',
      QPLLRSVD2(2) => '1',
      QPLLRSVD2(1) => '1',
      QPLLRSVD2(0) => '1',
      RCALENB => '1',
      REFCLKOUTMONITOR => \NLW_gth_common.gthe2_common_i_REFCLKOUTMONITOR_UNCONNECTED\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_7x_0_pcie3_7x_0_rxeq_scan is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    rxeq_new_txcoeff_req : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxeq_done : out STD_LOGIC;
    O1 : out STD_LOGIC_VECTOR ( 17 downto 0 );
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    \p_0_in__0\ : in STD_LOGIC;
    I1 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I4 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    I5 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    I6 : in STD_LOGIC;
    I7 : in STD_LOGIC;
    O24 : in STD_LOGIC;
    I8 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    I9 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I10 : in STD_LOGIC_VECTOR ( 17 downto 0 );
    I11 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    I12 : in STD_LOGIC_VECTOR ( 5 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_7x_0_pcie3_7x_0_rxeq_scan : entity is "pcie3_7x_0_rxeq_scan";
end pcie3_7x_0_pcie3_7x_0_rxeq_scan;

architecture STRUCTURE of pcie3_7x_0_pcie3_7x_0_rxeq_scan is
  signal adapt_done : STD_LOGIC;
  signal adapt_done_cnt : STD_LOGIC;
  signal converge_cnt : STD_LOGIC_VECTOR ( 22 downto 0 );
  signal converge_cnt0 : STD_LOGIC_VECTOR ( 22 downto 0 );
  signal fs_reg1 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal fs_reg2 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal fsm1 : STD_LOGIC;
  signal lf_reg1 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal lf_reg2 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \n_0_FSM_onehot_fsm[1]_i_1__3\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm[3]_i_1__3\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm[4]_i_1__3\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm[4]_i_2__2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm[4]_i_3__2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm[4]_i_4__2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm[4]_i_5__2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm[4]_i_6__2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm[4]_i_7__2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm[4]_i_8__2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm[4]_i_9__2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm[5]_i_10__2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm[5]_i_1__3\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm[5]_i_2__3\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm[5]_i_3__2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm[5]_i_4__2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm[5]_i_6__2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm[5]_i_7__2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm[5]_i_8__2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm[5]_i_9__2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm_reg[0]\ : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \n_0_FSM_onehot_fsm_reg[0]\ : signal is "yes";
  signal \n_0_FSM_onehot_fsm_reg[1]\ : STD_LOGIC;
  attribute RTL_KEEP of \n_0_FSM_onehot_fsm_reg[1]\ : signal is "yes";
  signal \n_0_FSM_onehot_fsm_reg[2]\ : STD_LOGIC;
  attribute RTL_KEEP of \n_0_FSM_onehot_fsm_reg[2]\ : signal is "yes";
  signal \n_0_FSM_onehot_fsm_reg[3]\ : STD_LOGIC;
  attribute RTL_KEEP of \n_0_FSM_onehot_fsm_reg[3]\ : signal is "yes";
  signal \n_0_FSM_onehot_fsm_reg[4]\ : STD_LOGIC;
  attribute RTL_KEEP of \n_0_FSM_onehot_fsm_reg[4]\ : signal is "yes";
  signal \n_0_FSM_onehot_fsm_reg[5]\ : STD_LOGIC;
  attribute RTL_KEEP of \n_0_FSM_onehot_fsm_reg[5]\ : signal is "yes";
  signal \n_0_FSM_sequential_fsm_rx[1]_i_2__2\ : STD_LOGIC;
  signal \n_0_FSM_sequential_fsm_rx[2]_i_2__2\ : STD_LOGIC;
  signal \n_0_adapt_done_cnt_i_1__2\ : STD_LOGIC;
  signal n_0_adapt_done_cnt_reg : STD_LOGIC;
  signal \n_0_converge_cnt[11]_i_3__2\ : STD_LOGIC;
  signal \n_0_converge_cnt[11]_i_4__2\ : STD_LOGIC;
  signal \n_0_converge_cnt[11]_i_5__2\ : STD_LOGIC;
  signal \n_0_converge_cnt[11]_i_6__2\ : STD_LOGIC;
  signal \n_0_converge_cnt[15]_i_3__2\ : STD_LOGIC;
  signal \n_0_converge_cnt[15]_i_4__2\ : STD_LOGIC;
  signal \n_0_converge_cnt[15]_i_5__2\ : STD_LOGIC;
  signal \n_0_converge_cnt[15]_i_6__2\ : STD_LOGIC;
  signal \n_0_converge_cnt[19]_i_3__2\ : STD_LOGIC;
  signal \n_0_converge_cnt[19]_i_4__2\ : STD_LOGIC;
  signal \n_0_converge_cnt[19]_i_5__2\ : STD_LOGIC;
  signal \n_0_converge_cnt[19]_i_6__2\ : STD_LOGIC;
  signal \n_0_converge_cnt[22]_i_3__2\ : STD_LOGIC;
  signal \n_0_converge_cnt[22]_i_4__2\ : STD_LOGIC;
  signal \n_0_converge_cnt[22]_i_5__2\ : STD_LOGIC;
  signal \n_0_converge_cnt[3]_i_3__2\ : STD_LOGIC;
  signal \n_0_converge_cnt[3]_i_4__2\ : STD_LOGIC;
  signal \n_0_converge_cnt[3]_i_5__2\ : STD_LOGIC;
  signal \n_0_converge_cnt[3]_i_6__2\ : STD_LOGIC;
  signal \n_0_converge_cnt[7]_i_3__2\ : STD_LOGIC;
  signal \n_0_converge_cnt[7]_i_4__2\ : STD_LOGIC;
  signal \n_0_converge_cnt[7]_i_5__2\ : STD_LOGIC;
  signal \n_0_converge_cnt[7]_i_6__2\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[0]\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[10]\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[11]\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[11]_i_2__2\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[12]\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[13]\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[14]\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[15]\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[15]_i_2__2\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[16]\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[17]\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[18]\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[19]\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[19]_i_2__2\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[1]\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[20]\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[21]\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[22]\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[2]\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[3]\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[3]_i_2__2\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[4]\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[5]\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[6]\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[7]\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[7]_i_2__2\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[8]\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[9]\ : STD_LOGIC;
  signal \n_0_lffs_sel_i_1__2\ : STD_LOGIC;
  signal \n_0_lffs_sel_i_2__2\ : STD_LOGIC;
  signal \n_0_new_txcoeff[17]_i_1__2\ : STD_LOGIC;
  signal \n_0_rxeq_adapt_done_reg_i_2__2\ : STD_LOGIC;
  signal \n_1_converge_cnt_reg[11]_i_2__2\ : STD_LOGIC;
  signal \n_1_converge_cnt_reg[15]_i_2__2\ : STD_LOGIC;
  signal \n_1_converge_cnt_reg[19]_i_2__2\ : STD_LOGIC;
  signal \n_1_converge_cnt_reg[3]_i_2__2\ : STD_LOGIC;
  signal \n_1_converge_cnt_reg[7]_i_2__2\ : STD_LOGIC;
  signal \n_2_converge_cnt_reg[11]_i_2__2\ : STD_LOGIC;
  signal \n_2_converge_cnt_reg[15]_i_2__2\ : STD_LOGIC;
  signal \n_2_converge_cnt_reg[19]_i_2__2\ : STD_LOGIC;
  signal \n_2_converge_cnt_reg[22]_i_2__2\ : STD_LOGIC;
  signal \n_2_converge_cnt_reg[3]_i_2__2\ : STD_LOGIC;
  signal \n_2_converge_cnt_reg[7]_i_2__2\ : STD_LOGIC;
  signal \n_3_converge_cnt_reg[11]_i_2__2\ : STD_LOGIC;
  signal \n_3_converge_cnt_reg[15]_i_2__2\ : STD_LOGIC;
  signal \n_3_converge_cnt_reg[19]_i_2__2\ : STD_LOGIC;
  signal \n_3_converge_cnt_reg[22]_i_2__2\ : STD_LOGIC;
  signal \n_3_converge_cnt_reg[3]_i_2__2\ : STD_LOGIC;
  signal \n_3_converge_cnt_reg[7]_i_2__2\ : STD_LOGIC;
  signal new_txcoeff : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal new_txcoeff_done : STD_LOGIC;
  signal new_txcoeff_req_reg1 : STD_LOGIC;
  signal new_txcoeff_req_reg2 : STD_LOGIC;
  signal preset_done : STD_LOGIC;
  signal preset_reg1 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal preset_reg2 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal preset_valid_reg1 : STD_LOGIC;
  signal preset_valid_reg2 : STD_LOGIC;
  signal rxeq_adapt_done_reg0 : STD_LOGIC;
  signal rxeqscan_adapt_done : STD_LOGIC;
  signal rxeqscan_lffs_sel : STD_LOGIC;
  signal rxeqscan_new_txcoeff_done : STD_LOGIC;
  signal rxeqscan_preset_done : STD_LOGIC;
  signal txcoeff_reg1 : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal txcoeff_reg2 : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal txpreset_reg1 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal txpreset_reg2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_converge_cnt_reg[22]_i_2__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_converge_cnt_reg[22]_i_2__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_fsm[4]_i_7__2\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \FSM_onehot_fsm[5]_i_3__2\ : label is "soft_lutpair102";
  attribute KEEP : string;
  attribute KEEP of \FSM_onehot_fsm_reg[0]\ : label is "yes";
  attribute KEEP of \FSM_onehot_fsm_reg[1]\ : label is "yes";
  attribute KEEP of \FSM_onehot_fsm_reg[2]\ : label is "yes";
  attribute KEEP of \FSM_onehot_fsm_reg[3]\ : label is "yes";
  attribute KEEP of \FSM_onehot_fsm_reg[4]\ : label is "yes";
  attribute KEEP of \FSM_onehot_fsm_reg[5]\ : label is "yes";
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \fs_reg1_reg[0]\ : label is std.standard.true;
  attribute KEEP of \fs_reg1_reg[0]\ : label is "yes";
  attribute ASYNC_REG of \fs_reg1_reg[1]\ : label is std.standard.true;
  attribute KEEP of \fs_reg1_reg[1]\ : label is "yes";
  attribute ASYNC_REG of \fs_reg1_reg[2]\ : label is std.standard.true;
  attribute KEEP of \fs_reg1_reg[2]\ : label is "yes";
  attribute ASYNC_REG of \fs_reg1_reg[3]\ : label is std.standard.true;
  attribute KEEP of \fs_reg1_reg[3]\ : label is "yes";
  attribute ASYNC_REG of \fs_reg1_reg[4]\ : label is std.standard.true;
  attribute KEEP of \fs_reg1_reg[4]\ : label is "yes";
  attribute ASYNC_REG of \fs_reg1_reg[5]\ : label is std.standard.true;
  attribute KEEP of \fs_reg1_reg[5]\ : label is "yes";
  attribute ASYNC_REG of \fs_reg2_reg[0]\ : label is std.standard.true;
  attribute KEEP of \fs_reg2_reg[0]\ : label is "yes";
  attribute ASYNC_REG of \fs_reg2_reg[1]\ : label is std.standard.true;
  attribute KEEP of \fs_reg2_reg[1]\ : label is "yes";
  attribute ASYNC_REG of \fs_reg2_reg[2]\ : label is std.standard.true;
  attribute KEEP of \fs_reg2_reg[2]\ : label is "yes";
  attribute ASYNC_REG of \fs_reg2_reg[3]\ : label is std.standard.true;
  attribute KEEP of \fs_reg2_reg[3]\ : label is "yes";
  attribute ASYNC_REG of \fs_reg2_reg[4]\ : label is std.standard.true;
  attribute KEEP of \fs_reg2_reg[4]\ : label is "yes";
  attribute ASYNC_REG of \fs_reg2_reg[5]\ : label is std.standard.true;
  attribute KEEP of \fs_reg2_reg[5]\ : label is "yes";
  attribute ASYNC_REG of \lf_reg1_reg[0]\ : label is std.standard.true;
  attribute KEEP of \lf_reg1_reg[0]\ : label is "yes";
  attribute ASYNC_REG of \lf_reg1_reg[1]\ : label is std.standard.true;
  attribute KEEP of \lf_reg1_reg[1]\ : label is "yes";
  attribute ASYNC_REG of \lf_reg1_reg[2]\ : label is std.standard.true;
  attribute KEEP of \lf_reg1_reg[2]\ : label is "yes";
  attribute ASYNC_REG of \lf_reg1_reg[3]\ : label is std.standard.true;
  attribute KEEP of \lf_reg1_reg[3]\ : label is "yes";
  attribute ASYNC_REG of \lf_reg1_reg[4]\ : label is std.standard.true;
  attribute KEEP of \lf_reg1_reg[4]\ : label is "yes";
  attribute ASYNC_REG of \lf_reg1_reg[5]\ : label is std.standard.true;
  attribute KEEP of \lf_reg1_reg[5]\ : label is "yes";
  attribute ASYNC_REG of \lf_reg2_reg[0]\ : label is std.standard.true;
  attribute KEEP of \lf_reg2_reg[0]\ : label is "yes";
  attribute ASYNC_REG of \lf_reg2_reg[1]\ : label is std.standard.true;
  attribute KEEP of \lf_reg2_reg[1]\ : label is "yes";
  attribute ASYNC_REG of \lf_reg2_reg[2]\ : label is std.standard.true;
  attribute KEEP of \lf_reg2_reg[2]\ : label is "yes";
  attribute ASYNC_REG of \lf_reg2_reg[3]\ : label is std.standard.true;
  attribute KEEP of \lf_reg2_reg[3]\ : label is "yes";
  attribute ASYNC_REG of \lf_reg2_reg[4]\ : label is std.standard.true;
  attribute KEEP of \lf_reg2_reg[4]\ : label is "yes";
  attribute ASYNC_REG of \lf_reg2_reg[5]\ : label is std.standard.true;
  attribute KEEP of \lf_reg2_reg[5]\ : label is "yes";
  attribute ASYNC_REG of new_txcoeff_req_reg1_reg : label is std.standard.true;
  attribute KEEP of new_txcoeff_req_reg1_reg : label is "yes";
  attribute ASYNC_REG of new_txcoeff_req_reg2_reg : label is std.standard.true;
  attribute KEEP of new_txcoeff_req_reg2_reg : label is "yes";
  attribute ASYNC_REG of \preset_reg1_reg[0]\ : label is std.standard.true;
  attribute KEEP of \preset_reg1_reg[0]\ : label is "yes";
  attribute ASYNC_REG of \preset_reg1_reg[1]\ : label is std.standard.true;
  attribute KEEP of \preset_reg1_reg[1]\ : label is "yes";
  attribute ASYNC_REG of \preset_reg1_reg[2]\ : label is std.standard.true;
  attribute KEEP of \preset_reg1_reg[2]\ : label is "yes";
  attribute ASYNC_REG of \preset_reg2_reg[0]\ : label is std.standard.true;
  attribute KEEP of \preset_reg2_reg[0]\ : label is "yes";
  attribute ASYNC_REG of \preset_reg2_reg[1]\ : label is std.standard.true;
  attribute KEEP of \preset_reg2_reg[1]\ : label is "yes";
  attribute ASYNC_REG of \preset_reg2_reg[2]\ : label is std.standard.true;
  attribute KEEP of \preset_reg2_reg[2]\ : label is "yes";
  attribute ASYNC_REG of preset_valid_reg1_reg : label is std.standard.true;
  attribute KEEP of preset_valid_reg1_reg : label is "yes";
  attribute ASYNC_REG of preset_valid_reg2_reg : label is std.standard.true;
  attribute KEEP of preset_valid_reg2_reg : label is "yes";
  attribute SOFT_HLUTNM of \rxeq_adapt_done_i_2__2\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \rxeq_adapt_done_reg_i_1__2\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \rxeq_done_i_1__2\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \rxeq_new_txcoeff[0]_i_1__2\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \rxeq_new_txcoeff[10]_i_1__2\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \rxeq_new_txcoeff[11]_i_1__2\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \rxeq_new_txcoeff[12]_i_1__2\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \rxeq_new_txcoeff[13]_i_1__2\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \rxeq_new_txcoeff[14]_i_1__2\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \rxeq_new_txcoeff[15]_i_1__2\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \rxeq_new_txcoeff[16]_i_1__2\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \rxeq_new_txcoeff[17]_i_1__2\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \rxeq_new_txcoeff[17]_i_2__2\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \rxeq_new_txcoeff[2]_i_1__2\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \rxeq_new_txcoeff[3]_i_1__2\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \rxeq_new_txcoeff[4]_i_1__2\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \rxeq_new_txcoeff[5]_i_1__2\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \rxeq_new_txcoeff[6]_i_1__2\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \rxeq_new_txcoeff[7]_i_1__2\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \rxeq_new_txcoeff[8]_i_1__2\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \rxeq_new_txcoeff[9]_i_1__2\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \rxeq_new_txcoeff_req_i_1__2\ : label is "soft_lutpair105";
  attribute ASYNC_REG of \txcoeff_reg1_reg[0]\ : label is std.standard.true;
  attribute KEEP of \txcoeff_reg1_reg[0]\ : label is "yes";
  attribute ASYNC_REG of \txcoeff_reg1_reg[10]\ : label is std.standard.true;
  attribute KEEP of \txcoeff_reg1_reg[10]\ : label is "yes";
  attribute ASYNC_REG of \txcoeff_reg1_reg[11]\ : label is std.standard.true;
  attribute KEEP of \txcoeff_reg1_reg[11]\ : label is "yes";
  attribute ASYNC_REG of \txcoeff_reg1_reg[12]\ : label is std.standard.true;
  attribute KEEP of \txcoeff_reg1_reg[12]\ : label is "yes";
  attribute ASYNC_REG of \txcoeff_reg1_reg[13]\ : label is std.standard.true;
  attribute KEEP of \txcoeff_reg1_reg[13]\ : label is "yes";
  attribute ASYNC_REG of \txcoeff_reg1_reg[14]\ : label is std.standard.true;
  attribute KEEP of \txcoeff_reg1_reg[14]\ : label is "yes";
  attribute ASYNC_REG of \txcoeff_reg1_reg[15]\ : label is std.standard.true;
  attribute KEEP of \txcoeff_reg1_reg[15]\ : label is "yes";
  attribute ASYNC_REG of \txcoeff_reg1_reg[16]\ : label is std.standard.true;
  attribute KEEP of \txcoeff_reg1_reg[16]\ : label is "yes";
  attribute ASYNC_REG of \txcoeff_reg1_reg[17]\ : label is std.standard.true;
  attribute KEEP of \txcoeff_reg1_reg[17]\ : label is "yes";
  attribute ASYNC_REG of \txcoeff_reg1_reg[1]\ : label is std.standard.true;
  attribute KEEP of \txcoeff_reg1_reg[1]\ : label is "yes";
  attribute ASYNC_REG of \txcoeff_reg1_reg[2]\ : label is std.standard.true;
  attribute KEEP of \txcoeff_reg1_reg[2]\ : label is "yes";
  attribute ASYNC_REG of \txcoeff_reg1_reg[3]\ : label is std.standard.true;
  attribute KEEP of \txcoeff_reg1_reg[3]\ : label is "yes";
  attribute ASYNC_REG of \txcoeff_reg1_reg[4]\ : label is std.standard.true;
  attribute KEEP of \txcoeff_reg1_reg[4]\ : label is "yes";
  attribute ASYNC_REG of \txcoeff_reg1_reg[5]\ : label is std.standard.true;
  attribute KEEP of \txcoeff_reg1_reg[5]\ : label is "yes";
  attribute ASYNC_REG of \txcoeff_reg1_reg[6]\ : label is std.standard.true;
  attribute KEEP of \txcoeff_reg1_reg[6]\ : label is "yes";
  attribute ASYNC_REG of \txcoeff_reg1_reg[7]\ : label is std.standard.true;
  attribute KEEP of \txcoeff_reg1_reg[7]\ : label is "yes";
  attribute ASYNC_REG of \txcoeff_reg1_reg[8]\ : label is std.standard.true;
  attribute KEEP of \txcoeff_reg1_reg[8]\ : label is "yes";
  attribute ASYNC_REG of \txcoeff_reg1_reg[9]\ : label is std.standard.true;
  attribute KEEP of \txcoeff_reg1_reg[9]\ : label is "yes";
  attribute ASYNC_REG of \txcoeff_reg2_reg[0]\ : label is std.standard.true;
  attribute KEEP of \txcoeff_reg2_reg[0]\ : label is "yes";
  attribute ASYNC_REG of \txcoeff_reg2_reg[10]\ : label is std.standard.true;
  attribute KEEP of \txcoeff_reg2_reg[10]\ : label is "yes";
  attribute ASYNC_REG of \txcoeff_reg2_reg[11]\ : label is std.standard.true;
  attribute KEEP of \txcoeff_reg2_reg[11]\ : label is "yes";
  attribute ASYNC_REG of \txcoeff_reg2_reg[12]\ : label is std.standard.true;
  attribute KEEP of \txcoeff_reg2_reg[12]\ : label is "yes";
  attribute ASYNC_REG of \txcoeff_reg2_reg[13]\ : label is std.standard.true;
  attribute KEEP of \txcoeff_reg2_reg[13]\ : label is "yes";
  attribute ASYNC_REG of \txcoeff_reg2_reg[14]\ : label is std.standard.true;
  attribute KEEP of \txcoeff_reg2_reg[14]\ : label is "yes";
  attribute ASYNC_REG of \txcoeff_reg2_reg[15]\ : label is std.standard.true;
  attribute KEEP of \txcoeff_reg2_reg[15]\ : label is "yes";
  attribute ASYNC_REG of \txcoeff_reg2_reg[16]\ : label is std.standard.true;
  attribute KEEP of \txcoeff_reg2_reg[16]\ : label is "yes";
  attribute ASYNC_REG of \txcoeff_reg2_reg[17]\ : label is std.standard.true;
  attribute KEEP of \txcoeff_reg2_reg[17]\ : label is "yes";
  attribute ASYNC_REG of \txcoeff_reg2_reg[1]\ : label is std.standard.true;
  attribute KEEP of \txcoeff_reg2_reg[1]\ : label is "yes";
  attribute ASYNC_REG of \txcoeff_reg2_reg[2]\ : label is std.standard.true;
  attribute KEEP of \txcoeff_reg2_reg[2]\ : label is "yes";
  attribute ASYNC_REG of \txcoeff_reg2_reg[3]\ : label is std.standard.true;
  attribute KEEP of \txcoeff_reg2_reg[3]\ : label is "yes";
  attribute ASYNC_REG of \txcoeff_reg2_reg[4]\ : label is std.standard.true;
  attribute KEEP of \txcoeff_reg2_reg[4]\ : label is "yes";
  attribute ASYNC_REG of \txcoeff_reg2_reg[5]\ : label is std.standard.true;
  attribute KEEP of \txcoeff_reg2_reg[5]\ : label is "yes";
  attribute ASYNC_REG of \txcoeff_reg2_reg[6]\ : label is std.standard.true;
  attribute KEEP of \txcoeff_reg2_reg[6]\ : label is "yes";
  attribute ASYNC_REG of \txcoeff_reg2_reg[7]\ : label is std.standard.true;
  attribute KEEP of \txcoeff_reg2_reg[7]\ : label is "yes";
  attribute ASYNC_REG of \txcoeff_reg2_reg[8]\ : label is std.standard.true;
  attribute KEEP of \txcoeff_reg2_reg[8]\ : label is "yes";
  attribute ASYNC_REG of \txcoeff_reg2_reg[9]\ : label is std.standard.true;
  attribute KEEP of \txcoeff_reg2_reg[9]\ : label is "yes";
  attribute ASYNC_REG of \txpreset_reg1_reg[0]\ : label is std.standard.true;
  attribute KEEP of \txpreset_reg1_reg[0]\ : label is "yes";
  attribute ASYNC_REG of \txpreset_reg1_reg[1]\ : label is std.standard.true;
  attribute KEEP of \txpreset_reg1_reg[1]\ : label is "yes";
  attribute ASYNC_REG of \txpreset_reg1_reg[2]\ : label is std.standard.true;
  attribute KEEP of \txpreset_reg1_reg[2]\ : label is "yes";
  attribute ASYNC_REG of \txpreset_reg1_reg[3]\ : label is std.standard.true;
  attribute KEEP of \txpreset_reg1_reg[3]\ : label is "yes";
  attribute ASYNC_REG of \txpreset_reg2_reg[0]\ : label is std.standard.true;
  attribute KEEP of \txpreset_reg2_reg[0]\ : label is "yes";
  attribute ASYNC_REG of \txpreset_reg2_reg[1]\ : label is std.standard.true;
  attribute KEEP of \txpreset_reg2_reg[1]\ : label is "yes";
  attribute ASYNC_REG of \txpreset_reg2_reg[2]\ : label is std.standard.true;
  attribute KEEP of \txpreset_reg2_reg[2]\ : label is "yes";
  attribute ASYNC_REG of \txpreset_reg2_reg[3]\ : label is std.standard.true;
  attribute KEEP of \txpreset_reg2_reg[3]\ : label is "yes";
begin
\FSM_onehot_fsm[1]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000F0F0111CDDD"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_reg[4]\,
      I1 => \n_0_FSM_onehot_fsm_reg[3]\,
      I2 => new_txcoeff_req_reg2,
      I3 => \n_0_FSM_onehot_fsm_reg[5]\,
      I4 => preset_valid_reg2,
      I5 => \n_0_FSM_onehot_fsm_reg[1]\,
      O => \n_0_FSM_onehot_fsm[1]_i_1__3\
    );
\FSM_onehot_fsm[3]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
    port map (
      I0 => preset_valid_reg2,
      I1 => \n_0_FSM_onehot_fsm_reg[3]\,
      I2 => \n_0_FSM_onehot_fsm_reg[1]\,
      O => \n_0_FSM_onehot_fsm[3]_i_1__3\
    );
\FSM_onehot_fsm[4]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FF40FF40FF40"
    )
    port map (
      I0 => preset_valid_reg2,
      I1 => new_txcoeff_req_reg2,
      I2 => \n_0_FSM_onehot_fsm_reg[1]\,
      I3 => \n_0_FSM_onehot_fsm[4]_i_2__2\,
      I4 => \n_0_FSM_onehot_fsm[4]_i_3__2\,
      I5 => \n_0_FSM_onehot_fsm[4]_i_4__2\,
      O => \n_0_FSM_onehot_fsm[4]_i_1__3\
    );
\FSM_onehot_fsm[4]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000EF00000000"
    )
    port map (
      I0 => \out\(0),
      I1 => n_0_adapt_done_cnt_reg,
      I2 => \out\(1),
      I3 => \n_0_FSM_onehot_fsm_reg[1]\,
      I4 => \n_0_FSM_onehot_fsm_reg[3]\,
      I5 => \n_0_FSM_onehot_fsm_reg[4]\,
      O => \n_0_FSM_onehot_fsm[4]_i_2__2\
    );
\FSM_onehot_fsm[4]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0200000000000000"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm[4]_i_5__2\,
      I1 => \n_0_converge_cnt_reg[1]\,
      I2 => \n_0_converge_cnt_reg[0]\,
      I3 => \n_0_converge_cnt_reg[9]\,
      I4 => \n_0_converge_cnt_reg[18]\,
      I5 => \n_0_FSM_onehot_fsm[4]_i_6__2\,
      O => \n_0_FSM_onehot_fsm[4]_i_3__2\
    );
\FSM_onehot_fsm[4]_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000900000099000"
    )
    port map (
      I0 => \n_0_converge_cnt_reg[8]\,
      I1 => \n_0_converge_cnt_reg[11]\,
      I2 => \n_0_converge_cnt_reg[19]\,
      I3 => \n_0_converge_cnt_reg[21]\,
      I4 => \n_0_converge_cnt_reg[22]\,
      I5 => \n_0_FSM_onehot_fsm[4]_i_7__2\,
      O => \n_0_FSM_onehot_fsm[4]_i_4__2\
    );
\FSM_onehot_fsm[4]_i_5__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
    port map (
      I0 => \n_0_converge_cnt_reg[10]\,
      I1 => \n_0_converge_cnt_reg[15]\,
      I2 => \n_0_converge_cnt_reg[17]\,
      I3 => \n_0_converge_cnt_reg[16]\,
      I4 => \n_0_FSM_onehot_fsm[4]_i_8__2\,
      O => \n_0_FSM_onehot_fsm[4]_i_5__2\
    );
\FSM_onehot_fsm[4]_i_6__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100001000000000"
    )
    port map (
      I0 => \n_0_converge_cnt_reg[20]\,
      I1 => \n_0_converge_cnt_reg[6]\,
      I2 => \n_0_converge_cnt_reg[8]\,
      I3 => \n_0_converge_cnt_reg[2]\,
      I4 => \n_0_converge_cnt_reg[7]\,
      I5 => \n_0_FSM_onehot_fsm[4]_i_9__2\,
      O => \n_0_FSM_onehot_fsm[4]_i_6__2\
    );
\FSM_onehot_fsm[4]_i_7__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \out\(1),
      I1 => \out\(0),
      O => \n_0_FSM_onehot_fsm[4]_i_7__2\
    );
\FSM_onehot_fsm[4]_i_8__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
    port map (
      I0 => \n_0_converge_cnt_reg[12]\,
      I1 => \n_0_converge_cnt_reg[5]\,
      I2 => \n_0_converge_cnt_reg[3]\,
      I3 => \n_0_FSM_onehot_fsm_reg[1]\,
      I4 => \n_0_converge_cnt_reg[4]\,
      I5 => \n_0_converge_cnt_reg[14]\,
      O => \n_0_FSM_onehot_fsm[4]_i_8__2\
    );
\FSM_onehot_fsm[4]_i_9__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA000000000000BA"
    )
    port map (
      I0 => \n_0_converge_cnt_reg[22]\,
      I1 => \out\(0),
      I2 => \out\(1),
      I3 => \n_0_converge_cnt_reg[13]\,
      I4 => \n_0_converge_cnt_reg[11]\,
      I5 => \n_0_converge_cnt_reg[19]\,
      O => \n_0_FSM_onehot_fsm[4]_i_9__2\
    );
\FSM_onehot_fsm[5]_i_10__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001000"
    )
    port map (
      I0 => \n_0_converge_cnt_reg[12]\,
      I1 => \n_0_converge_cnt_reg[5]\,
      I2 => \n_0_converge_cnt_reg[15]\,
      I3 => \n_0_FSM_onehot_fsm_reg[4]\,
      I4 => \n_0_converge_cnt_reg[4]\,
      I5 => \n_0_converge_cnt_reg[14]\,
      O => \n_0_FSM_onehot_fsm[5]_i_10__2\
    );
\FSM_onehot_fsm[5]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA808080AA80AAAA"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm[5]_i_2__3\,
      I1 => \n_0_FSM_onehot_fsm[5]_i_3__2\,
      I2 => \n_0_FSM_onehot_fsm[5]_i_4__2\,
      I3 => fsm1,
      I4 => \n_0_FSM_onehot_fsm_reg[4]\,
      I5 => \n_0_FSM_onehot_fsm[5]_i_6__2\,
      O => \n_0_FSM_onehot_fsm[5]_i_1__3\
    );
\FSM_onehot_fsm[5]_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_reg[1]\,
      I1 => \n_0_FSM_onehot_fsm_reg[3]\,
      O => \n_0_FSM_onehot_fsm[5]_i_2__3\
    );
\FSM_onehot_fsm[5]_i_3__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"42440000"
    )
    port map (
      I0 => \n_0_converge_cnt_reg[21]\,
      I1 => \n_0_converge_cnt_reg[22]\,
      I2 => \out\(0),
      I3 => \out\(1),
      I4 => \n_0_FSM_onehot_fsm[5]_i_7__2\,
      O => \n_0_FSM_onehot_fsm[5]_i_3__2\
    );
\FSM_onehot_fsm[5]_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm[5]_i_8__2\,
      I1 => \n_0_converge_cnt_reg[6]\,
      I2 => \n_0_converge_cnt_reg[20]\,
      I3 => \n_0_converge_cnt_reg[1]\,
      I4 => \n_0_converge_cnt_reg[0]\,
      I5 => \n_0_FSM_onehot_fsm[5]_i_9__2\,
      O => \n_0_FSM_onehot_fsm[5]_i_4__2\
    );
\FSM_onehot_fsm[5]_i_5__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
    port map (
      I0 => \out\(1),
      I1 => n_0_adapt_done_cnt_reg,
      I2 => \out\(0),
      O => fsm1
    );
\FSM_onehot_fsm[5]_i_6__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_reg[5]\,
      I1 => new_txcoeff_req_reg2,
      O => \n_0_FSM_onehot_fsm[5]_i_6__2\
    );
\FSM_onehot_fsm[5]_i_7__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000008"
    )
    port map (
      I0 => \n_0_converge_cnt_reg[7]\,
      I1 => \n_0_converge_cnt_reg[2]\,
      I2 => \n_0_converge_cnt_reg[11]\,
      I3 => \n_0_converge_cnt_reg[13]\,
      I4 => \n_0_converge_cnt_reg[8]\,
      O => \n_0_FSM_onehot_fsm[5]_i_7__2\
    );
\FSM_onehot_fsm[5]_i_8__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
    port map (
      I0 => \n_0_converge_cnt_reg[16]\,
      I1 => \n_0_converge_cnt_reg[10]\,
      I2 => \n_0_converge_cnt_reg[17]\,
      I3 => \n_0_converge_cnt_reg[3]\,
      I4 => \n_0_FSM_onehot_fsm[5]_i_10__2\,
      O => \n_0_FSM_onehot_fsm[5]_i_8__2\
    );
\FSM_onehot_fsm[5]_i_9__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"81000000"
    )
    port map (
      I0 => \n_0_converge_cnt_reg[19]\,
      I1 => \n_0_converge_cnt_reg[21]\,
      I2 => \n_0_converge_cnt_reg[13]\,
      I3 => \n_0_converge_cnt_reg[9]\,
      I4 => \n_0_converge_cnt_reg[18]\,
      O => \n_0_FSM_onehot_fsm[5]_i_9__2\
    );
\FSM_onehot_fsm_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
    port map (
      C => I2,
      CE => '1',
      D => '0',
      Q => \n_0_FSM_onehot_fsm_reg[0]\,
      R => \p_0_in__0\
    );
\FSM_onehot_fsm_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => '1',
      D => \n_0_FSM_onehot_fsm[1]_i_1__3\,
      Q => \n_0_FSM_onehot_fsm_reg[1]\,
      S => \p_0_in__0\
    );
\FSM_onehot_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => '1',
      D => '0',
      Q => \n_0_FSM_onehot_fsm_reg[2]\,
      R => \p_0_in__0\
    );
\FSM_onehot_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => '1',
      D => \n_0_FSM_onehot_fsm[3]_i_1__3\,
      Q => \n_0_FSM_onehot_fsm_reg[3]\,
      R => \p_0_in__0\
    );
\FSM_onehot_fsm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => '1',
      D => \n_0_FSM_onehot_fsm[4]_i_1__3\,
      Q => \n_0_FSM_onehot_fsm_reg[4]\,
      R => \p_0_in__0\
    );
\FSM_onehot_fsm_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => '1',
      D => \n_0_FSM_onehot_fsm[5]_i_1__3\,
      Q => \n_0_FSM_onehot_fsm_reg[5]\,
      R => \p_0_in__0\
    );
\FSM_sequential_fsm_rx[1]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B888B8BBB888"
    )
    port map (
      I0 => \n_0_FSM_sequential_fsm_rx[1]_i_2__2\,
      I1 => I4(2),
      I2 => I5,
      I3 => I4(0),
      I4 => I4(1),
      I5 => rxeqscan_preset_done,
      O => D(0)
    );
\FSM_sequential_fsm_rx[1]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000FF8000"
    )
    port map (
      I0 => Q(2),
      I1 => Q(0),
      I2 => Q(1),
      I3 => I4(0),
      I4 => I4(1),
      I5 => rxeqscan_new_txcoeff_done,
      O => \n_0_FSM_sequential_fsm_rx[1]_i_2__2\
    );
\FSM_sequential_fsm_rx[2]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55FEFFFF55FE0000"
    )
    port map (
      I0 => I4(0),
      I1 => \out\(1),
      I2 => \out\(0),
      I3 => I4(1),
      I4 => I4(2),
      I5 => \n_0_FSM_sequential_fsm_rx[2]_i_2__2\,
      O => D(1)
    );
\FSM_sequential_fsm_rx[2]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"04FF040000000000"
    )
    port map (
      I0 => Q(2),
      I1 => Q(1),
      I2 => Q(0),
      I3 => I4(0),
      I4 => rxeqscan_preset_done,
      I5 => I4(1),
      O => \n_0_FSM_sequential_fsm_rx[2]_i_2__2\
    );
\adapt_done_cnt_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FF7000"
    )
    port map (
      I0 => \out\(0),
      I1 => \out\(1),
      I2 => \n_0_FSM_onehot_fsm_reg[5]\,
      I3 => adapt_done_cnt,
      I4 => n_0_adapt_done_cnt_reg,
      O => \n_0_adapt_done_cnt_i_1__2\
    );
\adapt_done_cnt_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F000F101FFFFF101"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_reg[1]\,
      I1 => \n_0_FSM_onehot_fsm_reg[3]\,
      I2 => \n_0_FSM_onehot_fsm_reg[4]\,
      I3 => fsm1,
      I4 => \n_0_FSM_onehot_fsm_reg[5]\,
      I5 => new_txcoeff_req_reg2,
      O => adapt_done_cnt
    );
adapt_done_cnt_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => '1',
      D => \n_0_adapt_done_cnt_i_1__2\,
      Q => n_0_adapt_done_cnt_reg,
      R => \p_0_in__0\
    );
\adapt_done_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8880000"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_reg[5]\,
      I1 => n_0_adapt_done_cnt_reg,
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => new_txcoeff_req_reg2,
      O => adapt_done
    );
adapt_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => '1',
      D => adapt_done,
      Q => rxeqscan_adapt_done,
      R => \p_0_in__0\
    );
\converge_cnt[0]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA20000"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_reg[4]\,
      I1 => \out\(1),
      I2 => n_0_adapt_done_cnt_reg,
      I3 => \out\(0),
      I4 => converge_cnt0(0),
      O => converge_cnt(0)
    );
\converge_cnt[10]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA20000"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_reg[4]\,
      I1 => \out\(1),
      I2 => n_0_adapt_done_cnt_reg,
      I3 => \out\(0),
      I4 => converge_cnt0(10),
      O => converge_cnt(10)
    );
\converge_cnt[11]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA20000"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_reg[4]\,
      I1 => \out\(1),
      I2 => n_0_adapt_done_cnt_reg,
      I3 => \out\(0),
      I4 => converge_cnt0(11),
      O => converge_cnt(11)
    );
\converge_cnt[11]_i_3__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_converge_cnt_reg[11]\,
      O => \n_0_converge_cnt[11]_i_3__2\
    );
\converge_cnt[11]_i_4__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_converge_cnt_reg[10]\,
      O => \n_0_converge_cnt[11]_i_4__2\
    );
\converge_cnt[11]_i_5__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_converge_cnt_reg[9]\,
      O => \n_0_converge_cnt[11]_i_5__2\
    );
\converge_cnt[11]_i_6__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_converge_cnt_reg[8]\,
      O => \n_0_converge_cnt[11]_i_6__2\
    );
\converge_cnt[12]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA20000"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_reg[4]\,
      I1 => \out\(1),
      I2 => n_0_adapt_done_cnt_reg,
      I3 => \out\(0),
      I4 => converge_cnt0(12),
      O => converge_cnt(12)
    );
\converge_cnt[13]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA20000"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_reg[4]\,
      I1 => \out\(1),
      I2 => n_0_adapt_done_cnt_reg,
      I3 => \out\(0),
      I4 => converge_cnt0(13),
      O => converge_cnt(13)
    );
\converge_cnt[14]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA20000"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_reg[4]\,
      I1 => \out\(1),
      I2 => n_0_adapt_done_cnt_reg,
      I3 => \out\(0),
      I4 => converge_cnt0(14),
      O => converge_cnt(14)
    );
\converge_cnt[15]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA20000"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_reg[4]\,
      I1 => \out\(1),
      I2 => n_0_adapt_done_cnt_reg,
      I3 => \out\(0),
      I4 => converge_cnt0(15),
      O => converge_cnt(15)
    );
\converge_cnt[15]_i_3__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_converge_cnt_reg[15]\,
      O => \n_0_converge_cnt[15]_i_3__2\
    );
\converge_cnt[15]_i_4__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_converge_cnt_reg[14]\,
      O => \n_0_converge_cnt[15]_i_4__2\
    );
\converge_cnt[15]_i_5__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_converge_cnt_reg[13]\,
      O => \n_0_converge_cnt[15]_i_5__2\
    );
\converge_cnt[15]_i_6__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_converge_cnt_reg[12]\,
      O => \n_0_converge_cnt[15]_i_6__2\
    );
\converge_cnt[16]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA20000"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_reg[4]\,
      I1 => \out\(1),
      I2 => n_0_adapt_done_cnt_reg,
      I3 => \out\(0),
      I4 => converge_cnt0(16),
      O => converge_cnt(16)
    );
\converge_cnt[17]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA20000"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_reg[4]\,
      I1 => \out\(1),
      I2 => n_0_adapt_done_cnt_reg,
      I3 => \out\(0),
      I4 => converge_cnt0(17),
      O => converge_cnt(17)
    );
\converge_cnt[18]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA20000"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_reg[4]\,
      I1 => \out\(1),
      I2 => n_0_adapt_done_cnt_reg,
      I3 => \out\(0),
      I4 => converge_cnt0(18),
      O => converge_cnt(18)
    );
\converge_cnt[19]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA20000"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_reg[4]\,
      I1 => \out\(1),
      I2 => n_0_adapt_done_cnt_reg,
      I3 => \out\(0),
      I4 => converge_cnt0(19),
      O => converge_cnt(19)
    );
\converge_cnt[19]_i_3__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_converge_cnt_reg[19]\,
      O => \n_0_converge_cnt[19]_i_3__2\
    );
\converge_cnt[19]_i_4__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_converge_cnt_reg[18]\,
      O => \n_0_converge_cnt[19]_i_4__2\
    );
\converge_cnt[19]_i_5__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_converge_cnt_reg[17]\,
      O => \n_0_converge_cnt[19]_i_5__2\
    );
\converge_cnt[19]_i_6__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_converge_cnt_reg[16]\,
      O => \n_0_converge_cnt[19]_i_6__2\
    );
\converge_cnt[1]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA20000"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_reg[4]\,
      I1 => \out\(1),
      I2 => n_0_adapt_done_cnt_reg,
      I3 => \out\(0),
      I4 => converge_cnt0(1),
      O => converge_cnt(1)
    );
\converge_cnt[20]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA20000"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_reg[4]\,
      I1 => \out\(1),
      I2 => n_0_adapt_done_cnt_reg,
      I3 => \out\(0),
      I4 => converge_cnt0(20),
      O => converge_cnt(20)
    );
\converge_cnt[21]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA20000"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_reg[4]\,
      I1 => \out\(1),
      I2 => n_0_adapt_done_cnt_reg,
      I3 => \out\(0),
      I4 => converge_cnt0(21),
      O => converge_cnt(21)
    );
\converge_cnt[22]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA20000"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_reg[4]\,
      I1 => \out\(1),
      I2 => n_0_adapt_done_cnt_reg,
      I3 => \out\(0),
      I4 => converge_cnt0(22),
      O => converge_cnt(22)
    );
\converge_cnt[22]_i_3__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_converge_cnt_reg[22]\,
      O => \n_0_converge_cnt[22]_i_3__2\
    );
\converge_cnt[22]_i_4__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_converge_cnt_reg[21]\,
      O => \n_0_converge_cnt[22]_i_4__2\
    );
\converge_cnt[22]_i_5__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_converge_cnt_reg[20]\,
      O => \n_0_converge_cnt[22]_i_5__2\
    );
\converge_cnt[2]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA20000"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_reg[4]\,
      I1 => \out\(1),
      I2 => n_0_adapt_done_cnt_reg,
      I3 => \out\(0),
      I4 => converge_cnt0(2),
      O => converge_cnt(2)
    );
\converge_cnt[3]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA20000"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_reg[4]\,
      I1 => \out\(1),
      I2 => n_0_adapt_done_cnt_reg,
      I3 => \out\(0),
      I4 => converge_cnt0(3),
      O => converge_cnt(3)
    );
\converge_cnt[3]_i_3__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_converge_cnt_reg[3]\,
      O => \n_0_converge_cnt[3]_i_3__2\
    );
\converge_cnt[3]_i_4__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_converge_cnt_reg[2]\,
      O => \n_0_converge_cnt[3]_i_4__2\
    );
\converge_cnt[3]_i_5__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_converge_cnt_reg[1]\,
      O => \n_0_converge_cnt[3]_i_5__2\
    );
\converge_cnt[3]_i_6__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \n_0_converge_cnt_reg[0]\,
      O => \n_0_converge_cnt[3]_i_6__2\
    );
\converge_cnt[4]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA20000"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_reg[4]\,
      I1 => \out\(1),
      I2 => n_0_adapt_done_cnt_reg,
      I3 => \out\(0),
      I4 => converge_cnt0(4),
      O => converge_cnt(4)
    );
\converge_cnt[5]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA20000"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_reg[4]\,
      I1 => \out\(1),
      I2 => n_0_adapt_done_cnt_reg,
      I3 => \out\(0),
      I4 => converge_cnt0(5),
      O => converge_cnt(5)
    );
\converge_cnt[6]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA20000"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_reg[4]\,
      I1 => \out\(1),
      I2 => n_0_adapt_done_cnt_reg,
      I3 => \out\(0),
      I4 => converge_cnt0(6),
      O => converge_cnt(6)
    );
\converge_cnt[7]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA20000"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_reg[4]\,
      I1 => \out\(1),
      I2 => n_0_adapt_done_cnt_reg,
      I3 => \out\(0),
      I4 => converge_cnt0(7),
      O => converge_cnt(7)
    );
\converge_cnt[7]_i_3__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_converge_cnt_reg[7]\,
      O => \n_0_converge_cnt[7]_i_3__2\
    );
\converge_cnt[7]_i_4__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_converge_cnt_reg[6]\,
      O => \n_0_converge_cnt[7]_i_4__2\
    );
\converge_cnt[7]_i_5__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_converge_cnt_reg[5]\,
      O => \n_0_converge_cnt[7]_i_5__2\
    );
\converge_cnt[7]_i_6__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_converge_cnt_reg[4]\,
      O => \n_0_converge_cnt[7]_i_6__2\
    );
\converge_cnt[8]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA20000"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_reg[4]\,
      I1 => \out\(1),
      I2 => n_0_adapt_done_cnt_reg,
      I3 => \out\(0),
      I4 => converge_cnt0(8),
      O => converge_cnt(8)
    );
\converge_cnt[9]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA20000"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_reg[4]\,
      I1 => \out\(1),
      I2 => n_0_adapt_done_cnt_reg,
      I3 => \out\(0),
      I4 => converge_cnt0(9),
      O => converge_cnt(9)
    );
\converge_cnt_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => '1',
      D => converge_cnt(0),
      Q => \n_0_converge_cnt_reg[0]\,
      R => \p_0_in__0\
    );
\converge_cnt_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => '1',
      D => converge_cnt(10),
      Q => \n_0_converge_cnt_reg[10]\,
      R => \p_0_in__0\
    );
\converge_cnt_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => '1',
      D => converge_cnt(11),
      Q => \n_0_converge_cnt_reg[11]\,
      R => \p_0_in__0\
    );
\converge_cnt_reg[11]_i_2__2\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_converge_cnt_reg[7]_i_2__2\,
      CO(3) => \n_0_converge_cnt_reg[11]_i_2__2\,
      CO(2) => \n_1_converge_cnt_reg[11]_i_2__2\,
      CO(1) => \n_2_converge_cnt_reg[11]_i_2__2\,
      CO(0) => \n_3_converge_cnt_reg[11]_i_2__2\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3 downto 0) => converge_cnt0(11 downto 8),
      S(3) => \n_0_converge_cnt[11]_i_3__2\,
      S(2) => \n_0_converge_cnt[11]_i_4__2\,
      S(1) => \n_0_converge_cnt[11]_i_5__2\,
      S(0) => \n_0_converge_cnt[11]_i_6__2\
    );
\converge_cnt_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => '1',
      D => converge_cnt(12),
      Q => \n_0_converge_cnt_reg[12]\,
      R => \p_0_in__0\
    );
\converge_cnt_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => '1',
      D => converge_cnt(13),
      Q => \n_0_converge_cnt_reg[13]\,
      R => \p_0_in__0\
    );
\converge_cnt_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => '1',
      D => converge_cnt(14),
      Q => \n_0_converge_cnt_reg[14]\,
      R => \p_0_in__0\
    );
\converge_cnt_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => '1',
      D => converge_cnt(15),
      Q => \n_0_converge_cnt_reg[15]\,
      R => \p_0_in__0\
    );
\converge_cnt_reg[15]_i_2__2\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_converge_cnt_reg[11]_i_2__2\,
      CO(3) => \n_0_converge_cnt_reg[15]_i_2__2\,
      CO(2) => \n_1_converge_cnt_reg[15]_i_2__2\,
      CO(1) => \n_2_converge_cnt_reg[15]_i_2__2\,
      CO(0) => \n_3_converge_cnt_reg[15]_i_2__2\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3 downto 0) => converge_cnt0(15 downto 12),
      S(3) => \n_0_converge_cnt[15]_i_3__2\,
      S(2) => \n_0_converge_cnt[15]_i_4__2\,
      S(1) => \n_0_converge_cnt[15]_i_5__2\,
      S(0) => \n_0_converge_cnt[15]_i_6__2\
    );
\converge_cnt_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => '1',
      D => converge_cnt(16),
      Q => \n_0_converge_cnt_reg[16]\,
      R => \p_0_in__0\
    );
\converge_cnt_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => '1',
      D => converge_cnt(17),
      Q => \n_0_converge_cnt_reg[17]\,
      R => \p_0_in__0\
    );
\converge_cnt_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => '1',
      D => converge_cnt(18),
      Q => \n_0_converge_cnt_reg[18]\,
      R => \p_0_in__0\
    );
\converge_cnt_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => '1',
      D => converge_cnt(19),
      Q => \n_0_converge_cnt_reg[19]\,
      R => \p_0_in__0\
    );
\converge_cnt_reg[19]_i_2__2\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_converge_cnt_reg[15]_i_2__2\,
      CO(3) => \n_0_converge_cnt_reg[19]_i_2__2\,
      CO(2) => \n_1_converge_cnt_reg[19]_i_2__2\,
      CO(1) => \n_2_converge_cnt_reg[19]_i_2__2\,
      CO(0) => \n_3_converge_cnt_reg[19]_i_2__2\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3 downto 0) => converge_cnt0(19 downto 16),
      S(3) => \n_0_converge_cnt[19]_i_3__2\,
      S(2) => \n_0_converge_cnt[19]_i_4__2\,
      S(1) => \n_0_converge_cnt[19]_i_5__2\,
      S(0) => \n_0_converge_cnt[19]_i_6__2\
    );
\converge_cnt_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => '1',
      D => converge_cnt(1),
      Q => \n_0_converge_cnt_reg[1]\,
      R => \p_0_in__0\
    );
\converge_cnt_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => '1',
      D => converge_cnt(20),
      Q => \n_0_converge_cnt_reg[20]\,
      R => \p_0_in__0\
    );
\converge_cnt_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => '1',
      D => converge_cnt(21),
      Q => \n_0_converge_cnt_reg[21]\,
      R => \p_0_in__0\
    );
\converge_cnt_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => '1',
      D => converge_cnt(22),
      Q => \n_0_converge_cnt_reg[22]\,
      R => \p_0_in__0\
    );
\converge_cnt_reg[22]_i_2__2\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_converge_cnt_reg[19]_i_2__2\,
      CO(3 downto 2) => \NLW_converge_cnt_reg[22]_i_2__2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \n_2_converge_cnt_reg[22]_i_2__2\,
      CO(0) => \n_3_converge_cnt_reg[22]_i_2__2\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => \NLW_converge_cnt_reg[22]_i_2__2_O_UNCONNECTED\(3),
      O(2 downto 0) => converge_cnt0(22 downto 20),
      S(3) => '0',
      S(2) => \n_0_converge_cnt[22]_i_3__2\,
      S(1) => \n_0_converge_cnt[22]_i_4__2\,
      S(0) => \n_0_converge_cnt[22]_i_5__2\
    );
\converge_cnt_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => '1',
      D => converge_cnt(2),
      Q => \n_0_converge_cnt_reg[2]\,
      R => \p_0_in__0\
    );
\converge_cnt_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => '1',
      D => converge_cnt(3),
      Q => \n_0_converge_cnt_reg[3]\,
      R => \p_0_in__0\
    );
\converge_cnt_reg[3]_i_2__2\: unisim.vcomponents.CARRY4
    port map (
      CI => '0',
      CO(3) => \n_0_converge_cnt_reg[3]_i_2__2\,
      CO(2) => \n_1_converge_cnt_reg[3]_i_2__2\,
      CO(1) => \n_2_converge_cnt_reg[3]_i_2__2\,
      CO(0) => \n_3_converge_cnt_reg[3]_i_2__2\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => \n_0_converge_cnt_reg[0]\,
      O(3 downto 0) => converge_cnt0(3 downto 0),
      S(3) => \n_0_converge_cnt[3]_i_3__2\,
      S(2) => \n_0_converge_cnt[3]_i_4__2\,
      S(1) => \n_0_converge_cnt[3]_i_5__2\,
      S(0) => \n_0_converge_cnt[3]_i_6__2\
    );
\converge_cnt_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => '1',
      D => converge_cnt(4),
      Q => \n_0_converge_cnt_reg[4]\,
      R => \p_0_in__0\
    );
\converge_cnt_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => '1',
      D => converge_cnt(5),
      Q => \n_0_converge_cnt_reg[5]\,
      R => \p_0_in__0\
    );
\converge_cnt_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => '1',
      D => converge_cnt(6),
      Q => \n_0_converge_cnt_reg[6]\,
      R => \p_0_in__0\
    );
\converge_cnt_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => '1',
      D => converge_cnt(7),
      Q => \n_0_converge_cnt_reg[7]\,
      R => \p_0_in__0\
    );
\converge_cnt_reg[7]_i_2__2\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_converge_cnt_reg[3]_i_2__2\,
      CO(3) => \n_0_converge_cnt_reg[7]_i_2__2\,
      CO(2) => \n_1_converge_cnt_reg[7]_i_2__2\,
      CO(1) => \n_2_converge_cnt_reg[7]_i_2__2\,
      CO(0) => \n_3_converge_cnt_reg[7]_i_2__2\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3 downto 0) => converge_cnt0(7 downto 4),
      S(3) => \n_0_converge_cnt[7]_i_3__2\,
      S(2) => \n_0_converge_cnt[7]_i_4__2\,
      S(1) => \n_0_converge_cnt[7]_i_5__2\,
      S(0) => \n_0_converge_cnt[7]_i_6__2\
    );
\converge_cnt_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => '1',
      D => converge_cnt(8),
      Q => \n_0_converge_cnt_reg[8]\,
      R => \p_0_in__0\
    );
\converge_cnt_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => '1',
      D => converge_cnt(9),
      Q => \n_0_converge_cnt_reg[9]\,
      R => \p_0_in__0\
    );
\fs_reg1_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => I11(0),
      Q => fs_reg1(0),
      R => \p_0_in__0\
    );
\fs_reg1_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => I11(1),
      Q => fs_reg1(1),
      R => \p_0_in__0\
    );
\fs_reg1_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => I11(2),
      Q => fs_reg1(2),
      R => \p_0_in__0\
    );
\fs_reg1_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => I11(3),
      Q => fs_reg1(3),
      R => \p_0_in__0\
    );
\fs_reg1_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => I11(4),
      Q => fs_reg1(4),
      R => \p_0_in__0\
    );
\fs_reg1_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => I11(5),
      Q => fs_reg1(5),
      R => \p_0_in__0\
    );
\fs_reg2_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => fs_reg1(0),
      Q => fs_reg2(0),
      R => \p_0_in__0\
    );
\fs_reg2_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => fs_reg1(1),
      Q => fs_reg2(1),
      R => \p_0_in__0\
    );
\fs_reg2_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => fs_reg1(2),
      Q => fs_reg2(2),
      R => \p_0_in__0\
    );
\fs_reg2_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => fs_reg1(3),
      Q => fs_reg2(3),
      R => \p_0_in__0\
    );
\fs_reg2_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => fs_reg1(4),
      Q => fs_reg2(4),
      R => \p_0_in__0\
    );
\fs_reg2_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => fs_reg1(5),
      Q => fs_reg2(5),
      R => \p_0_in__0\
    );
\lf_reg1_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => I12(0),
      Q => lf_reg1(0),
      R => \p_0_in__0\
    );
\lf_reg1_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => I12(1),
      Q => lf_reg1(1),
      R => \p_0_in__0\
    );
\lf_reg1_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => I12(2),
      Q => lf_reg1(2),
      R => \p_0_in__0\
    );
\lf_reg1_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => I12(3),
      Q => lf_reg1(3),
      R => \p_0_in__0\
    );
\lf_reg1_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => I12(4),
      Q => lf_reg1(4),
      R => \p_0_in__0\
    );
\lf_reg1_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => I12(5),
      Q => lf_reg1(5),
      R => \p_0_in__0\
    );
\lf_reg2_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => lf_reg1(0),
      Q => lf_reg2(0),
      R => \p_0_in__0\
    );
\lf_reg2_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => lf_reg1(1),
      Q => lf_reg2(1),
      R => \p_0_in__0\
    );
\lf_reg2_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => lf_reg1(2),
      Q => lf_reg2(2),
      R => \p_0_in__0\
    );
\lf_reg2_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => lf_reg1(3),
      Q => lf_reg2(3),
      R => \p_0_in__0\
    );
\lf_reg2_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => lf_reg1(4),
      Q => lf_reg2(4),
      R => \p_0_in__0\
    );
\lf_reg2_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => lf_reg1(5),
      Q => lf_reg2(5),
      R => \p_0_in__0\
    );
\lffs_sel_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444000F44440000"
    )
    port map (
      I0 => preset_valid_reg2,
      I1 => new_txcoeff_req_reg2,
      I2 => \n_0_lffs_sel_i_2__2\,
      I3 => \n_0_FSM_onehot_fsm_reg[3]\,
      I4 => \n_0_FSM_onehot_fsm_reg[1]\,
      I5 => rxeqscan_lffs_sel,
      O => \n_0_lffs_sel_i_1__2\
    );
\lffs_sel_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_reg[5]\,
      I1 => \n_0_FSM_onehot_fsm_reg[4]\,
      O => \n_0_lffs_sel_i_2__2\
    );
lffs_sel_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => '1',
      D => \n_0_lffs_sel_i_1__2\,
      Q => rxeqscan_lffs_sel,
      R => \p_0_in__0\
    );
\new_txcoeff[17]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FF0001010101"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_reg[3]\,
      I1 => \n_0_FSM_onehot_fsm_reg[5]\,
      I2 => \n_0_FSM_onehot_fsm_reg[4]\,
      I3 => new_txcoeff_req_reg2,
      I4 => preset_valid_reg2,
      I5 => \n_0_FSM_onehot_fsm_reg[1]\,
      O => \n_0_new_txcoeff[17]_i_1__2\
    );
\new_txcoeff_done_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => new_txcoeff_req_reg2,
      I1 => \n_0_FSM_onehot_fsm_reg[5]\,
      O => new_txcoeff_done
    );
new_txcoeff_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => '1',
      D => new_txcoeff_done,
      Q => rxeqscan_new_txcoeff_done,
      R => \p_0_in__0\
    );
\new_txcoeff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \n_0_new_txcoeff[17]_i_1__2\,
      D => '0',
      Q => new_txcoeff(0),
      R => \p_0_in__0\
    );
\new_txcoeff_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \n_0_new_txcoeff[17]_i_1__2\,
      D => '0',
      Q => new_txcoeff(10),
      R => \p_0_in__0\
    );
\new_txcoeff_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \n_0_new_txcoeff[17]_i_1__2\,
      D => '0',
      Q => new_txcoeff(11),
      R => \p_0_in__0\
    );
\new_txcoeff_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \n_0_new_txcoeff[17]_i_1__2\,
      D => '0',
      Q => new_txcoeff(12),
      R => \p_0_in__0\
    );
\new_txcoeff_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \n_0_new_txcoeff[17]_i_1__2\,
      D => '0',
      Q => new_txcoeff(13),
      R => \p_0_in__0\
    );
\new_txcoeff_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \n_0_new_txcoeff[17]_i_1__2\,
      D => '0',
      Q => new_txcoeff(14),
      R => \p_0_in__0\
    );
\new_txcoeff_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \n_0_new_txcoeff[17]_i_1__2\,
      D => '0',
      Q => new_txcoeff(15),
      R => \p_0_in__0\
    );
\new_txcoeff_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \n_0_new_txcoeff[17]_i_1__2\,
      D => '0',
      Q => new_txcoeff(16),
      R => \p_0_in__0\
    );
\new_txcoeff_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \n_0_new_txcoeff[17]_i_1__2\,
      D => '0',
      Q => new_txcoeff(17),
      R => \p_0_in__0\
    );
\new_txcoeff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \n_0_new_txcoeff[17]_i_1__2\,
      D => '0',
      Q => new_txcoeff(1),
      R => \p_0_in__0\
    );
\new_txcoeff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \n_0_new_txcoeff[17]_i_1__2\,
      D => \n_0_FSM_onehot_fsm_reg[1]\,
      Q => new_txcoeff(2),
      R => \p_0_in__0\
    );
\new_txcoeff_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \n_0_new_txcoeff[17]_i_1__2\,
      D => '0',
      Q => new_txcoeff(3),
      R => \p_0_in__0\
    );
\new_txcoeff_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \n_0_new_txcoeff[17]_i_1__2\,
      D => '0',
      Q => new_txcoeff(4),
      R => \p_0_in__0\
    );
\new_txcoeff_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \n_0_new_txcoeff[17]_i_1__2\,
      D => '0',
      Q => new_txcoeff(5),
      R => \p_0_in__0\
    );
\new_txcoeff_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \n_0_new_txcoeff[17]_i_1__2\,
      D => '0',
      Q => new_txcoeff(6),
      R => \p_0_in__0\
    );
\new_txcoeff_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \n_0_new_txcoeff[17]_i_1__2\,
      D => '0',
      Q => new_txcoeff(7),
      R => \p_0_in__0\
    );
\new_txcoeff_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \n_0_new_txcoeff[17]_i_1__2\,
      D => '0',
      Q => new_txcoeff(8),
      R => \p_0_in__0\
    );
\new_txcoeff_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \n_0_new_txcoeff[17]_i_1__2\,
      D => '0',
      Q => new_txcoeff(9),
      R => \p_0_in__0\
    );
new_txcoeff_req_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => I1,
      Q => new_txcoeff_req_reg1,
      R => \p_0_in__0\
    );
new_txcoeff_req_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => new_txcoeff_req_reg1,
      Q => new_txcoeff_req_reg2,
      R => \p_0_in__0\
    );
\preset_done_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_reg[3]\,
      I1 => preset_valid_reg2,
      I2 => \n_0_FSM_onehot_fsm_reg[1]\,
      O => preset_done
    );
preset_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => '1',
      D => preset_done,
      Q => rxeqscan_preset_done,
      R => \p_0_in__0\
    );
\preset_reg1_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => I8(0),
      Q => preset_reg1(0),
      R => \p_0_in__0\
    );
\preset_reg1_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => I8(1),
      Q => preset_reg1(1),
      R => \p_0_in__0\
    );
\preset_reg1_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => I8(2),
      Q => preset_reg1(2),
      R => \p_0_in__0\
    );
\preset_reg2_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => preset_reg1(0),
      Q => preset_reg2(0),
      R => \p_0_in__0\
    );
\preset_reg2_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => preset_reg1(1),
      Q => preset_reg2(1),
      R => \p_0_in__0\
    );
\preset_reg2_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => preset_reg1(2),
      Q => preset_reg2(2),
      R => \p_0_in__0\
    );
preset_valid_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => I3,
      Q => preset_valid_reg1,
      R => \p_0_in__0\
    );
preset_valid_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => preset_valid_reg1,
      Q => preset_valid_reg2,
      R => \p_0_in__0\
    );
\rxeq_adapt_done_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"080F000008000000"
    )
    port map (
      I0 => rxeqscan_new_txcoeff_done,
      I1 => rxeq_adapt_done_reg0,
      I2 => I4(0),
      I3 => I4(1),
      I4 => I4(2),
      I5 => O24,
      O => O4
    );
\rxeq_adapt_done_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => rxeqscan_adapt_done,
      I1 => I6,
      O => rxeq_adapt_done_reg0
    );
\rxeq_adapt_done_reg_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50FF4000"
    )
    port map (
      I0 => I4(0),
      I1 => rxeqscan_adapt_done,
      I2 => I4(2),
      I3 => \n_0_rxeq_adapt_done_reg_i_2__2\,
      I4 => I6,
      O => O2
    );
\rxeq_adapt_done_reg_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCC888803003333"
    )
    port map (
      I0 => rxeqscan_new_txcoeff_done,
      I1 => I4(2),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => I4(0),
      I5 => I4(1),
      O => \n_0_rxeq_adapt_done_reg_i_2__2\
    );
\rxeq_done_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4500"
    )
    port map (
      I0 => I4(0),
      I1 => rxeqscan_new_txcoeff_done,
      I2 => I4(1),
      I3 => I4(2),
      O => rxeq_done
    );
\rxeq_lffs_sel_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08FFF00008F0F000"
    )
    port map (
      I0 => rxeqscan_new_txcoeff_done,
      I1 => rxeqscan_lffs_sel,
      I2 => I4(0),
      I3 => I4(1),
      I4 => I4(2),
      I5 => I7,
      O => O3
    );
\rxeq_new_txcoeff[0]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
    port map (
      I0 => I4(0),
      I1 => I4(2),
      I2 => new_txcoeff(0),
      O => O1(0)
    );
\rxeq_new_txcoeff[10]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
    port map (
      I0 => I4(0),
      I1 => I4(2),
      I2 => rxeqscan_lffs_sel,
      I3 => new_txcoeff(10),
      O => O1(10)
    );
\rxeq_new_txcoeff[11]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
    port map (
      I0 => I4(0),
      I1 => I4(2),
      I2 => rxeqscan_lffs_sel,
      I3 => new_txcoeff(11),
      O => O1(11)
    );
\rxeq_new_txcoeff[12]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
    port map (
      I0 => I4(0),
      I1 => I4(2),
      I2 => rxeqscan_lffs_sel,
      I3 => new_txcoeff(12),
      O => O1(12)
    );
\rxeq_new_txcoeff[13]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
    port map (
      I0 => I4(0),
      I1 => I4(2),
      I2 => rxeqscan_lffs_sel,
      I3 => new_txcoeff(13),
      O => O1(13)
    );
\rxeq_new_txcoeff[14]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
    port map (
      I0 => I4(0),
      I1 => I4(2),
      I2 => rxeqscan_lffs_sel,
      I3 => new_txcoeff(14),
      O => O1(14)
    );
\rxeq_new_txcoeff[15]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
    port map (
      I0 => I4(0),
      I1 => I4(2),
      I2 => rxeqscan_lffs_sel,
      I3 => new_txcoeff(15),
      O => O1(15)
    );
\rxeq_new_txcoeff[16]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
    port map (
      I0 => I4(0),
      I1 => I4(2),
      I2 => rxeqscan_lffs_sel,
      I3 => new_txcoeff(16),
      O => O1(16)
    );
\rxeq_new_txcoeff[17]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C083"
    )
    port map (
      I0 => rxeqscan_new_txcoeff_done,
      I1 => I4(2),
      I2 => I4(1),
      I3 => I4(0),
      O => E(0)
    );
\rxeq_new_txcoeff[17]_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
    port map (
      I0 => I4(0),
      I1 => I4(2),
      I2 => rxeqscan_lffs_sel,
      I3 => new_txcoeff(17),
      O => O1(17)
    );
\rxeq_new_txcoeff[1]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
    port map (
      I0 => I4(0),
      I1 => I4(2),
      I2 => new_txcoeff(1),
      O => O1(1)
    );
\rxeq_new_txcoeff[2]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
    port map (
      I0 => I4(0),
      I1 => I4(2),
      I2 => new_txcoeff(2),
      O => O1(2)
    );
\rxeq_new_txcoeff[3]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
    port map (
      I0 => I4(0),
      I1 => I4(2),
      I2 => new_txcoeff(3),
      O => O1(3)
    );
\rxeq_new_txcoeff[4]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
    port map (
      I0 => I4(0),
      I1 => I4(2),
      I2 => rxeqscan_lffs_sel,
      I3 => new_txcoeff(4),
      O => O1(4)
    );
\rxeq_new_txcoeff[5]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
    port map (
      I0 => I4(0),
      I1 => I4(2),
      I2 => rxeqscan_lffs_sel,
      I3 => new_txcoeff(5),
      O => O1(5)
    );
\rxeq_new_txcoeff[6]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
    port map (
      I0 => I4(0),
      I1 => I4(2),
      I2 => rxeqscan_lffs_sel,
      I3 => new_txcoeff(6),
      O => O1(6)
    );
\rxeq_new_txcoeff[7]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
    port map (
      I0 => I4(0),
      I1 => I4(2),
      I2 => rxeqscan_lffs_sel,
      I3 => new_txcoeff(7),
      O => O1(7)
    );
\rxeq_new_txcoeff[8]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
    port map (
      I0 => I4(0),
      I1 => I4(2),
      I2 => rxeqscan_lffs_sel,
      I3 => new_txcoeff(8),
      O => O1(8)
    );
\rxeq_new_txcoeff[9]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
    port map (
      I0 => I4(0),
      I1 => I4(2),
      I2 => rxeqscan_lffs_sel,
      I3 => new_txcoeff(9),
      O => O1(9)
    );
\rxeq_new_txcoeff_req_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
    port map (
      I0 => I4(0),
      I1 => I4(1),
      I2 => rxeqscan_new_txcoeff_done,
      I3 => I4(2),
      O => rxeq_new_txcoeff_req
    );
\txcoeff_reg1_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => I10(0),
      Q => txcoeff_reg1(0),
      R => \p_0_in__0\
    );
\txcoeff_reg1_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => I10(10),
      Q => txcoeff_reg1(10),
      R => \p_0_in__0\
    );
\txcoeff_reg1_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => I10(11),
      Q => txcoeff_reg1(11),
      R => \p_0_in__0\
    );
\txcoeff_reg1_reg[12]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => I10(12),
      Q => txcoeff_reg1(12),
      R => \p_0_in__0\
    );
\txcoeff_reg1_reg[13]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => I10(13),
      Q => txcoeff_reg1(13),
      R => \p_0_in__0\
    );
\txcoeff_reg1_reg[14]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => I10(14),
      Q => txcoeff_reg1(14),
      R => \p_0_in__0\
    );
\txcoeff_reg1_reg[15]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => I10(15),
      Q => txcoeff_reg1(15),
      R => \p_0_in__0\
    );
\txcoeff_reg1_reg[16]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => I10(16),
      Q => txcoeff_reg1(16),
      R => \p_0_in__0\
    );
\txcoeff_reg1_reg[17]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => I10(17),
      Q => txcoeff_reg1(17),
      R => \p_0_in__0\
    );
\txcoeff_reg1_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => I10(1),
      Q => txcoeff_reg1(1),
      R => \p_0_in__0\
    );
\txcoeff_reg1_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => I10(2),
      Q => txcoeff_reg1(2),
      R => \p_0_in__0\
    );
\txcoeff_reg1_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => I10(3),
      Q => txcoeff_reg1(3),
      R => \p_0_in__0\
    );
\txcoeff_reg1_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => I10(4),
      Q => txcoeff_reg1(4),
      R => \p_0_in__0\
    );
\txcoeff_reg1_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => I10(5),
      Q => txcoeff_reg1(5),
      R => \p_0_in__0\
    );
\txcoeff_reg1_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => I10(6),
      Q => txcoeff_reg1(6),
      R => \p_0_in__0\
    );
\txcoeff_reg1_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => I10(7),
      Q => txcoeff_reg1(7),
      R => \p_0_in__0\
    );
\txcoeff_reg1_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => I10(8),
      Q => txcoeff_reg1(8),
      R => \p_0_in__0\
    );
\txcoeff_reg1_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => I10(9),
      Q => txcoeff_reg1(9),
      R => \p_0_in__0\
    );
\txcoeff_reg2_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => txcoeff_reg1(0),
      Q => txcoeff_reg2(0),
      R => \p_0_in__0\
    );
\txcoeff_reg2_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => txcoeff_reg1(10),
      Q => txcoeff_reg2(10),
      R => \p_0_in__0\
    );
\txcoeff_reg2_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => txcoeff_reg1(11),
      Q => txcoeff_reg2(11),
      R => \p_0_in__0\
    );
\txcoeff_reg2_reg[12]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => txcoeff_reg1(12),
      Q => txcoeff_reg2(12),
      R => \p_0_in__0\
    );
\txcoeff_reg2_reg[13]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => txcoeff_reg1(13),
      Q => txcoeff_reg2(13),
      R => \p_0_in__0\
    );
\txcoeff_reg2_reg[14]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => txcoeff_reg1(14),
      Q => txcoeff_reg2(14),
      R => \p_0_in__0\
    );
\txcoeff_reg2_reg[15]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => txcoeff_reg1(15),
      Q => txcoeff_reg2(15),
      R => \p_0_in__0\
    );
\txcoeff_reg2_reg[16]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => txcoeff_reg1(16),
      Q => txcoeff_reg2(16),
      R => \p_0_in__0\
    );
\txcoeff_reg2_reg[17]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => txcoeff_reg1(17),
      Q => txcoeff_reg2(17),
      R => \p_0_in__0\
    );
\txcoeff_reg2_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => txcoeff_reg1(1),
      Q => txcoeff_reg2(1),
      R => \p_0_in__0\
    );
\txcoeff_reg2_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => txcoeff_reg1(2),
      Q => txcoeff_reg2(2),
      R => \p_0_in__0\
    );
\txcoeff_reg2_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => txcoeff_reg1(3),
      Q => txcoeff_reg2(3),
      R => \p_0_in__0\
    );
\txcoeff_reg2_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => txcoeff_reg1(4),
      Q => txcoeff_reg2(4),
      R => \p_0_in__0\
    );
\txcoeff_reg2_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => txcoeff_reg1(5),
      Q => txcoeff_reg2(5),
      R => \p_0_in__0\
    );
\txcoeff_reg2_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => txcoeff_reg1(6),
      Q => txcoeff_reg2(6),
      R => \p_0_in__0\
    );
\txcoeff_reg2_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => txcoeff_reg1(7),
      Q => txcoeff_reg2(7),
      R => \p_0_in__0\
    );
\txcoeff_reg2_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => txcoeff_reg1(8),
      Q => txcoeff_reg2(8),
      R => \p_0_in__0\
    );
\txcoeff_reg2_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => txcoeff_reg1(9),
      Q => txcoeff_reg2(9),
      R => \p_0_in__0\
    );
\txpreset_reg1_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => I9(0),
      Q => txpreset_reg1(0),
      R => \p_0_in__0\
    );
\txpreset_reg1_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => I9(1),
      Q => txpreset_reg1(1),
      R => \p_0_in__0\
    );
\txpreset_reg1_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => I9(2),
      Q => txpreset_reg1(2),
      R => \p_0_in__0\
    );
\txpreset_reg1_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => I9(3),
      Q => txpreset_reg1(3),
      R => \p_0_in__0\
    );
\txpreset_reg2_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => txpreset_reg1(0),
      Q => txpreset_reg2(0),
      R => \p_0_in__0\
    );
\txpreset_reg2_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => txpreset_reg1(1),
      Q => txpreset_reg2(1),
      R => \p_0_in__0\
    );
\txpreset_reg2_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => txpreset_reg1(2),
      Q => txpreset_reg2(2),
      R => \p_0_in__0\
    );
\txpreset_reg2_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => txpreset_reg1(3),
      Q => txpreset_reg2(3),
      R => \p_0_in__0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_7x_0_pcie3_7x_0_rxeq_scan_18 is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    rxeq_new_txcoeff_req : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxeq_done : out STD_LOGIC;
    O1 : out STD_LOGIC_VECTOR ( 17 downto 0 );
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    \p_0_in__0\ : in STD_LOGIC;
    I1 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I4 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    I5 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    I6 : in STD_LOGIC;
    I7 : in STD_LOGIC;
    O22 : in STD_LOGIC;
    I8 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    I9 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I10 : in STD_LOGIC_VECTOR ( 17 downto 0 );
    I11 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    I12 : in STD_LOGIC_VECTOR ( 5 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_7x_0_pcie3_7x_0_rxeq_scan_18 : entity is "pcie3_7x_0_rxeq_scan";
end pcie3_7x_0_pcie3_7x_0_rxeq_scan_18;

architecture STRUCTURE of pcie3_7x_0_pcie3_7x_0_rxeq_scan_18 is
  signal adapt_done : STD_LOGIC;
  signal adapt_done_cnt : STD_LOGIC;
  signal converge_cnt : STD_LOGIC_VECTOR ( 22 downto 0 );
  signal converge_cnt0 : STD_LOGIC_VECTOR ( 22 downto 0 );
  signal fs_reg1 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal fs_reg2 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal fsm1 : STD_LOGIC;
  signal lf_reg1 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal lf_reg2 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \n_0_FSM_onehot_fsm[1]_i_1__2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm[3]_i_1__2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm[4]_i_1__2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm[4]_i_2__1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm[4]_i_3__1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm[4]_i_4__1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm[4]_i_5__1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm[4]_i_6__1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm[4]_i_7__1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm[4]_i_8__1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm[4]_i_9__1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm[5]_i_10__1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm[5]_i_1__2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm[5]_i_2__2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm[5]_i_3__1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm[5]_i_4__1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm[5]_i_6__1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm[5]_i_7__1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm[5]_i_8__1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm[5]_i_9__1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm_reg[0]\ : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \n_0_FSM_onehot_fsm_reg[0]\ : signal is "yes";
  signal \n_0_FSM_onehot_fsm_reg[1]\ : STD_LOGIC;
  attribute RTL_KEEP of \n_0_FSM_onehot_fsm_reg[1]\ : signal is "yes";
  signal \n_0_FSM_onehot_fsm_reg[2]\ : STD_LOGIC;
  attribute RTL_KEEP of \n_0_FSM_onehot_fsm_reg[2]\ : signal is "yes";
  signal \n_0_FSM_onehot_fsm_reg[3]\ : STD_LOGIC;
  attribute RTL_KEEP of \n_0_FSM_onehot_fsm_reg[3]\ : signal is "yes";
  signal \n_0_FSM_onehot_fsm_reg[4]\ : STD_LOGIC;
  attribute RTL_KEEP of \n_0_FSM_onehot_fsm_reg[4]\ : signal is "yes";
  signal \n_0_FSM_onehot_fsm_reg[5]\ : STD_LOGIC;
  attribute RTL_KEEP of \n_0_FSM_onehot_fsm_reg[5]\ : signal is "yes";
  signal \n_0_FSM_sequential_fsm_rx[1]_i_2__1\ : STD_LOGIC;
  signal \n_0_FSM_sequential_fsm_rx[2]_i_2__1\ : STD_LOGIC;
  signal \n_0_adapt_done_cnt_i_1__1\ : STD_LOGIC;
  signal n_0_adapt_done_cnt_reg : STD_LOGIC;
  signal \n_0_converge_cnt[11]_i_3__1\ : STD_LOGIC;
  signal \n_0_converge_cnt[11]_i_4__1\ : STD_LOGIC;
  signal \n_0_converge_cnt[11]_i_5__1\ : STD_LOGIC;
  signal \n_0_converge_cnt[11]_i_6__1\ : STD_LOGIC;
  signal \n_0_converge_cnt[15]_i_3__1\ : STD_LOGIC;
  signal \n_0_converge_cnt[15]_i_4__1\ : STD_LOGIC;
  signal \n_0_converge_cnt[15]_i_5__1\ : STD_LOGIC;
  signal \n_0_converge_cnt[15]_i_6__1\ : STD_LOGIC;
  signal \n_0_converge_cnt[19]_i_3__1\ : STD_LOGIC;
  signal \n_0_converge_cnt[19]_i_4__1\ : STD_LOGIC;
  signal \n_0_converge_cnt[19]_i_5__1\ : STD_LOGIC;
  signal \n_0_converge_cnt[19]_i_6__1\ : STD_LOGIC;
  signal \n_0_converge_cnt[22]_i_3__1\ : STD_LOGIC;
  signal \n_0_converge_cnt[22]_i_4__1\ : STD_LOGIC;
  signal \n_0_converge_cnt[22]_i_5__1\ : STD_LOGIC;
  signal \n_0_converge_cnt[3]_i_3__1\ : STD_LOGIC;
  signal \n_0_converge_cnt[3]_i_4__1\ : STD_LOGIC;
  signal \n_0_converge_cnt[3]_i_5__1\ : STD_LOGIC;
  signal \n_0_converge_cnt[3]_i_6__1\ : STD_LOGIC;
  signal \n_0_converge_cnt[7]_i_3__1\ : STD_LOGIC;
  signal \n_0_converge_cnt[7]_i_4__1\ : STD_LOGIC;
  signal \n_0_converge_cnt[7]_i_5__1\ : STD_LOGIC;
  signal \n_0_converge_cnt[7]_i_6__1\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[0]\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[10]\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[11]\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[11]_i_2__1\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[12]\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[13]\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[14]\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[15]\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[15]_i_2__1\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[16]\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[17]\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[18]\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[19]\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[19]_i_2__1\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[1]\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[20]\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[21]\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[22]\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[2]\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[3]\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[3]_i_2__1\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[4]\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[5]\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[6]\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[7]\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[7]_i_2__1\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[8]\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[9]\ : STD_LOGIC;
  signal \n_0_lffs_sel_i_1__1\ : STD_LOGIC;
  signal \n_0_lffs_sel_i_2__1\ : STD_LOGIC;
  signal \n_0_new_txcoeff[17]_i_1__1\ : STD_LOGIC;
  signal \n_0_rxeq_adapt_done_reg_i_2__1\ : STD_LOGIC;
  signal \n_1_converge_cnt_reg[11]_i_2__1\ : STD_LOGIC;
  signal \n_1_converge_cnt_reg[15]_i_2__1\ : STD_LOGIC;
  signal \n_1_converge_cnt_reg[19]_i_2__1\ : STD_LOGIC;
  signal \n_1_converge_cnt_reg[3]_i_2__1\ : STD_LOGIC;
  signal \n_1_converge_cnt_reg[7]_i_2__1\ : STD_LOGIC;
  signal \n_2_converge_cnt_reg[11]_i_2__1\ : STD_LOGIC;
  signal \n_2_converge_cnt_reg[15]_i_2__1\ : STD_LOGIC;
  signal \n_2_converge_cnt_reg[19]_i_2__1\ : STD_LOGIC;
  signal \n_2_converge_cnt_reg[22]_i_2__1\ : STD_LOGIC;
  signal \n_2_converge_cnt_reg[3]_i_2__1\ : STD_LOGIC;
  signal \n_2_converge_cnt_reg[7]_i_2__1\ : STD_LOGIC;
  signal \n_3_converge_cnt_reg[11]_i_2__1\ : STD_LOGIC;
  signal \n_3_converge_cnt_reg[15]_i_2__1\ : STD_LOGIC;
  signal \n_3_converge_cnt_reg[19]_i_2__1\ : STD_LOGIC;
  signal \n_3_converge_cnt_reg[22]_i_2__1\ : STD_LOGIC;
  signal \n_3_converge_cnt_reg[3]_i_2__1\ : STD_LOGIC;
  signal \n_3_converge_cnt_reg[7]_i_2__1\ : STD_LOGIC;
  signal new_txcoeff : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal new_txcoeff_done : STD_LOGIC;
  signal new_txcoeff_req_reg1 : STD_LOGIC;
  signal new_txcoeff_req_reg2 : STD_LOGIC;
  signal preset_done : STD_LOGIC;
  signal preset_reg1 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal preset_reg2 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal preset_valid_reg1 : STD_LOGIC;
  signal preset_valid_reg2 : STD_LOGIC;
  signal rxeq_adapt_done_reg0 : STD_LOGIC;
  signal rxeqscan_adapt_done : STD_LOGIC;
  signal rxeqscan_lffs_sel : STD_LOGIC;
  signal rxeqscan_new_txcoeff_done : STD_LOGIC;
  signal rxeqscan_preset_done : STD_LOGIC;
  signal txcoeff_reg1 : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal txcoeff_reg2 : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal txpreset_reg1 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal txpreset_reg2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_converge_cnt_reg[22]_i_2__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_converge_cnt_reg[22]_i_2__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_fsm[4]_i_7__1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \FSM_onehot_fsm[5]_i_3__1\ : label is "soft_lutpair71";
  attribute KEEP : string;
  attribute KEEP of \FSM_onehot_fsm_reg[0]\ : label is "yes";
  attribute KEEP of \FSM_onehot_fsm_reg[1]\ : label is "yes";
  attribute KEEP of \FSM_onehot_fsm_reg[2]\ : label is "yes";
  attribute KEEP of \FSM_onehot_fsm_reg[3]\ : label is "yes";
  attribute KEEP of \FSM_onehot_fsm_reg[4]\ : label is "yes";
  attribute KEEP of \FSM_onehot_fsm_reg[5]\ : label is "yes";
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \fs_reg1_reg[0]\ : label is std.standard.true;
  attribute KEEP of \fs_reg1_reg[0]\ : label is "yes";
  attribute ASYNC_REG of \fs_reg1_reg[1]\ : label is std.standard.true;
  attribute KEEP of \fs_reg1_reg[1]\ : label is "yes";
  attribute ASYNC_REG of \fs_reg1_reg[2]\ : label is std.standard.true;
  attribute KEEP of \fs_reg1_reg[2]\ : label is "yes";
  attribute ASYNC_REG of \fs_reg1_reg[3]\ : label is std.standard.true;
  attribute KEEP of \fs_reg1_reg[3]\ : label is "yes";
  attribute ASYNC_REG of \fs_reg1_reg[4]\ : label is std.standard.true;
  attribute KEEP of \fs_reg1_reg[4]\ : label is "yes";
  attribute ASYNC_REG of \fs_reg1_reg[5]\ : label is std.standard.true;
  attribute KEEP of \fs_reg1_reg[5]\ : label is "yes";
  attribute ASYNC_REG of \fs_reg2_reg[0]\ : label is std.standard.true;
  attribute KEEP of \fs_reg2_reg[0]\ : label is "yes";
  attribute ASYNC_REG of \fs_reg2_reg[1]\ : label is std.standard.true;
  attribute KEEP of \fs_reg2_reg[1]\ : label is "yes";
  attribute ASYNC_REG of \fs_reg2_reg[2]\ : label is std.standard.true;
  attribute KEEP of \fs_reg2_reg[2]\ : label is "yes";
  attribute ASYNC_REG of \fs_reg2_reg[3]\ : label is std.standard.true;
  attribute KEEP of \fs_reg2_reg[3]\ : label is "yes";
  attribute ASYNC_REG of \fs_reg2_reg[4]\ : label is std.standard.true;
  attribute KEEP of \fs_reg2_reg[4]\ : label is "yes";
  attribute ASYNC_REG of \fs_reg2_reg[5]\ : label is std.standard.true;
  attribute KEEP of \fs_reg2_reg[5]\ : label is "yes";
  attribute ASYNC_REG of \lf_reg1_reg[0]\ : label is std.standard.true;
  attribute KEEP of \lf_reg1_reg[0]\ : label is "yes";
  attribute ASYNC_REG of \lf_reg1_reg[1]\ : label is std.standard.true;
  attribute KEEP of \lf_reg1_reg[1]\ : label is "yes";
  attribute ASYNC_REG of \lf_reg1_reg[2]\ : label is std.standard.true;
  attribute KEEP of \lf_reg1_reg[2]\ : label is "yes";
  attribute ASYNC_REG of \lf_reg1_reg[3]\ : label is std.standard.true;
  attribute KEEP of \lf_reg1_reg[3]\ : label is "yes";
  attribute ASYNC_REG of \lf_reg1_reg[4]\ : label is std.standard.true;
  attribute KEEP of \lf_reg1_reg[4]\ : label is "yes";
  attribute ASYNC_REG of \lf_reg1_reg[5]\ : label is std.standard.true;
  attribute KEEP of \lf_reg1_reg[5]\ : label is "yes";
  attribute ASYNC_REG of \lf_reg2_reg[0]\ : label is std.standard.true;
  attribute KEEP of \lf_reg2_reg[0]\ : label is "yes";
  attribute ASYNC_REG of \lf_reg2_reg[1]\ : label is std.standard.true;
  attribute KEEP of \lf_reg2_reg[1]\ : label is "yes";
  attribute ASYNC_REG of \lf_reg2_reg[2]\ : label is std.standard.true;
  attribute KEEP of \lf_reg2_reg[2]\ : label is "yes";
  attribute ASYNC_REG of \lf_reg2_reg[3]\ : label is std.standard.true;
  attribute KEEP of \lf_reg2_reg[3]\ : label is "yes";
  attribute ASYNC_REG of \lf_reg2_reg[4]\ : label is std.standard.true;
  attribute KEEP of \lf_reg2_reg[4]\ : label is "yes";
  attribute ASYNC_REG of \lf_reg2_reg[5]\ : label is std.standard.true;
  attribute KEEP of \lf_reg2_reg[5]\ : label is "yes";
  attribute ASYNC_REG of new_txcoeff_req_reg1_reg : label is std.standard.true;
  attribute KEEP of new_txcoeff_req_reg1_reg : label is "yes";
  attribute ASYNC_REG of new_txcoeff_req_reg2_reg : label is std.standard.true;
  attribute KEEP of new_txcoeff_req_reg2_reg : label is "yes";
  attribute ASYNC_REG of \preset_reg1_reg[0]\ : label is std.standard.true;
  attribute KEEP of \preset_reg1_reg[0]\ : label is "yes";
  attribute ASYNC_REG of \preset_reg1_reg[1]\ : label is std.standard.true;
  attribute KEEP of \preset_reg1_reg[1]\ : label is "yes";
  attribute ASYNC_REG of \preset_reg1_reg[2]\ : label is std.standard.true;
  attribute KEEP of \preset_reg1_reg[2]\ : label is "yes";
  attribute ASYNC_REG of \preset_reg2_reg[0]\ : label is std.standard.true;
  attribute KEEP of \preset_reg2_reg[0]\ : label is "yes";
  attribute ASYNC_REG of \preset_reg2_reg[1]\ : label is std.standard.true;
  attribute KEEP of \preset_reg2_reg[1]\ : label is "yes";
  attribute ASYNC_REG of \preset_reg2_reg[2]\ : label is std.standard.true;
  attribute KEEP of \preset_reg2_reg[2]\ : label is "yes";
  attribute ASYNC_REG of preset_valid_reg1_reg : label is std.standard.true;
  attribute KEEP of preset_valid_reg1_reg : label is "yes";
  attribute ASYNC_REG of preset_valid_reg2_reg : label is std.standard.true;
  attribute KEEP of preset_valid_reg2_reg : label is "yes";
  attribute SOFT_HLUTNM of \rxeq_adapt_done_i_2__1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \rxeq_adapt_done_reg_i_1__1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \rxeq_done_i_1__1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \rxeq_new_txcoeff[0]_i_1__1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \rxeq_new_txcoeff[10]_i_1__1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \rxeq_new_txcoeff[11]_i_1__1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \rxeq_new_txcoeff[12]_i_1__1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \rxeq_new_txcoeff[13]_i_1__1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \rxeq_new_txcoeff[14]_i_1__1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \rxeq_new_txcoeff[15]_i_1__1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \rxeq_new_txcoeff[16]_i_1__1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \rxeq_new_txcoeff[17]_i_1__1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \rxeq_new_txcoeff[17]_i_2__1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \rxeq_new_txcoeff[2]_i_1__1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \rxeq_new_txcoeff[3]_i_1__1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \rxeq_new_txcoeff[4]_i_1__1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \rxeq_new_txcoeff[5]_i_1__1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \rxeq_new_txcoeff[6]_i_1__1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \rxeq_new_txcoeff[7]_i_1__1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \rxeq_new_txcoeff[8]_i_1__1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \rxeq_new_txcoeff[9]_i_1__1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \rxeq_new_txcoeff_req_i_1__1\ : label is "soft_lutpair74";
  attribute ASYNC_REG of \txcoeff_reg1_reg[0]\ : label is std.standard.true;
  attribute KEEP of \txcoeff_reg1_reg[0]\ : label is "yes";
  attribute ASYNC_REG of \txcoeff_reg1_reg[10]\ : label is std.standard.true;
  attribute KEEP of \txcoeff_reg1_reg[10]\ : label is "yes";
  attribute ASYNC_REG of \txcoeff_reg1_reg[11]\ : label is std.standard.true;
  attribute KEEP of \txcoeff_reg1_reg[11]\ : label is "yes";
  attribute ASYNC_REG of \txcoeff_reg1_reg[12]\ : label is std.standard.true;
  attribute KEEP of \txcoeff_reg1_reg[12]\ : label is "yes";
  attribute ASYNC_REG of \txcoeff_reg1_reg[13]\ : label is std.standard.true;
  attribute KEEP of \txcoeff_reg1_reg[13]\ : label is "yes";
  attribute ASYNC_REG of \txcoeff_reg1_reg[14]\ : label is std.standard.true;
  attribute KEEP of \txcoeff_reg1_reg[14]\ : label is "yes";
  attribute ASYNC_REG of \txcoeff_reg1_reg[15]\ : label is std.standard.true;
  attribute KEEP of \txcoeff_reg1_reg[15]\ : label is "yes";
  attribute ASYNC_REG of \txcoeff_reg1_reg[16]\ : label is std.standard.true;
  attribute KEEP of \txcoeff_reg1_reg[16]\ : label is "yes";
  attribute ASYNC_REG of \txcoeff_reg1_reg[17]\ : label is std.standard.true;
  attribute KEEP of \txcoeff_reg1_reg[17]\ : label is "yes";
  attribute ASYNC_REG of \txcoeff_reg1_reg[1]\ : label is std.standard.true;
  attribute KEEP of \txcoeff_reg1_reg[1]\ : label is "yes";
  attribute ASYNC_REG of \txcoeff_reg1_reg[2]\ : label is std.standard.true;
  attribute KEEP of \txcoeff_reg1_reg[2]\ : label is "yes";
  attribute ASYNC_REG of \txcoeff_reg1_reg[3]\ : label is std.standard.true;
  attribute KEEP of \txcoeff_reg1_reg[3]\ : label is "yes";
  attribute ASYNC_REG of \txcoeff_reg1_reg[4]\ : label is std.standard.true;
  attribute KEEP of \txcoeff_reg1_reg[4]\ : label is "yes";
  attribute ASYNC_REG of \txcoeff_reg1_reg[5]\ : label is std.standard.true;
  attribute KEEP of \txcoeff_reg1_reg[5]\ : label is "yes";
  attribute ASYNC_REG of \txcoeff_reg1_reg[6]\ : label is std.standard.true;
  attribute KEEP of \txcoeff_reg1_reg[6]\ : label is "yes";
  attribute ASYNC_REG of \txcoeff_reg1_reg[7]\ : label is std.standard.true;
  attribute KEEP of \txcoeff_reg1_reg[7]\ : label is "yes";
  attribute ASYNC_REG of \txcoeff_reg1_reg[8]\ : label is std.standard.true;
  attribute KEEP of \txcoeff_reg1_reg[8]\ : label is "yes";
  attribute ASYNC_REG of \txcoeff_reg1_reg[9]\ : label is std.standard.true;
  attribute KEEP of \txcoeff_reg1_reg[9]\ : label is "yes";
  attribute ASYNC_REG of \txcoeff_reg2_reg[0]\ : label is std.standard.true;
  attribute KEEP of \txcoeff_reg2_reg[0]\ : label is "yes";
  attribute ASYNC_REG of \txcoeff_reg2_reg[10]\ : label is std.standard.true;
  attribute KEEP of \txcoeff_reg2_reg[10]\ : label is "yes";
  attribute ASYNC_REG of \txcoeff_reg2_reg[11]\ : label is std.standard.true;
  attribute KEEP of \txcoeff_reg2_reg[11]\ : label is "yes";
  attribute ASYNC_REG of \txcoeff_reg2_reg[12]\ : label is std.standard.true;
  attribute KEEP of \txcoeff_reg2_reg[12]\ : label is "yes";
  attribute ASYNC_REG of \txcoeff_reg2_reg[13]\ : label is std.standard.true;
  attribute KEEP of \txcoeff_reg2_reg[13]\ : label is "yes";
  attribute ASYNC_REG of \txcoeff_reg2_reg[14]\ : label is std.standard.true;
  attribute KEEP of \txcoeff_reg2_reg[14]\ : label is "yes";
  attribute ASYNC_REG of \txcoeff_reg2_reg[15]\ : label is std.standard.true;
  attribute KEEP of \txcoeff_reg2_reg[15]\ : label is "yes";
  attribute ASYNC_REG of \txcoeff_reg2_reg[16]\ : label is std.standard.true;
  attribute KEEP of \txcoeff_reg2_reg[16]\ : label is "yes";
  attribute ASYNC_REG of \txcoeff_reg2_reg[17]\ : label is std.standard.true;
  attribute KEEP of \txcoeff_reg2_reg[17]\ : label is "yes";
  attribute ASYNC_REG of \txcoeff_reg2_reg[1]\ : label is std.standard.true;
  attribute KEEP of \txcoeff_reg2_reg[1]\ : label is "yes";
  attribute ASYNC_REG of \txcoeff_reg2_reg[2]\ : label is std.standard.true;
  attribute KEEP of \txcoeff_reg2_reg[2]\ : label is "yes";
  attribute ASYNC_REG of \txcoeff_reg2_reg[3]\ : label is std.standard.true;
  attribute KEEP of \txcoeff_reg2_reg[3]\ : label is "yes";
  attribute ASYNC_REG of \txcoeff_reg2_reg[4]\ : label is std.standard.true;
  attribute KEEP of \txcoeff_reg2_reg[4]\ : label is "yes";
  attribute ASYNC_REG of \txcoeff_reg2_reg[5]\ : label is std.standard.true;
  attribute KEEP of \txcoeff_reg2_reg[5]\ : label is "yes";
  attribute ASYNC_REG of \txcoeff_reg2_reg[6]\ : label is std.standard.true;
  attribute KEEP of \txcoeff_reg2_reg[6]\ : label is "yes";
  attribute ASYNC_REG of \txcoeff_reg2_reg[7]\ : label is std.standard.true;
  attribute KEEP of \txcoeff_reg2_reg[7]\ : label is "yes";
  attribute ASYNC_REG of \txcoeff_reg2_reg[8]\ : label is std.standard.true;
  attribute KEEP of \txcoeff_reg2_reg[8]\ : label is "yes";
  attribute ASYNC_REG of \txcoeff_reg2_reg[9]\ : label is std.standard.true;
  attribute KEEP of \txcoeff_reg2_reg[9]\ : label is "yes";
  attribute ASYNC_REG of \txpreset_reg1_reg[0]\ : label is std.standard.true;
  attribute KEEP of \txpreset_reg1_reg[0]\ : label is "yes";
  attribute ASYNC_REG of \txpreset_reg1_reg[1]\ : label is std.standard.true;
  attribute KEEP of \txpreset_reg1_reg[1]\ : label is "yes";
  attribute ASYNC_REG of \txpreset_reg1_reg[2]\ : label is std.standard.true;
  attribute KEEP of \txpreset_reg1_reg[2]\ : label is "yes";
  attribute ASYNC_REG of \txpreset_reg1_reg[3]\ : label is std.standard.true;
  attribute KEEP of \txpreset_reg1_reg[3]\ : label is "yes";
  attribute ASYNC_REG of \txpreset_reg2_reg[0]\ : label is std.standard.true;
  attribute KEEP of \txpreset_reg2_reg[0]\ : label is "yes";
  attribute ASYNC_REG of \txpreset_reg2_reg[1]\ : label is std.standard.true;
  attribute KEEP of \txpreset_reg2_reg[1]\ : label is "yes";
  attribute ASYNC_REG of \txpreset_reg2_reg[2]\ : label is std.standard.true;
  attribute KEEP of \txpreset_reg2_reg[2]\ : label is "yes";
  attribute ASYNC_REG of \txpreset_reg2_reg[3]\ : label is std.standard.true;
  attribute KEEP of \txpreset_reg2_reg[3]\ : label is "yes";
begin
\FSM_onehot_fsm[1]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000F0F0111CDDD"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_reg[4]\,
      I1 => \n_0_FSM_onehot_fsm_reg[3]\,
      I2 => new_txcoeff_req_reg2,
      I3 => \n_0_FSM_onehot_fsm_reg[5]\,
      I4 => preset_valid_reg2,
      I5 => \n_0_FSM_onehot_fsm_reg[1]\,
      O => \n_0_FSM_onehot_fsm[1]_i_1__2\
    );
\FSM_onehot_fsm[3]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
    port map (
      I0 => preset_valid_reg2,
      I1 => \n_0_FSM_onehot_fsm_reg[3]\,
      I2 => \n_0_FSM_onehot_fsm_reg[1]\,
      O => \n_0_FSM_onehot_fsm[3]_i_1__2\
    );
\FSM_onehot_fsm[4]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FF40FF40FF40"
    )
    port map (
      I0 => preset_valid_reg2,
      I1 => new_txcoeff_req_reg2,
      I2 => \n_0_FSM_onehot_fsm_reg[1]\,
      I3 => \n_0_FSM_onehot_fsm[4]_i_2__1\,
      I4 => \n_0_FSM_onehot_fsm[4]_i_3__1\,
      I5 => \n_0_FSM_onehot_fsm[4]_i_4__1\,
      O => \n_0_FSM_onehot_fsm[4]_i_1__2\
    );
\FSM_onehot_fsm[4]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000EF00000000"
    )
    port map (
      I0 => \out\(0),
      I1 => n_0_adapt_done_cnt_reg,
      I2 => \out\(1),
      I3 => \n_0_FSM_onehot_fsm_reg[1]\,
      I4 => \n_0_FSM_onehot_fsm_reg[3]\,
      I5 => \n_0_FSM_onehot_fsm_reg[4]\,
      O => \n_0_FSM_onehot_fsm[4]_i_2__1\
    );
\FSM_onehot_fsm[4]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0200000000000000"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm[4]_i_5__1\,
      I1 => \n_0_converge_cnt_reg[1]\,
      I2 => \n_0_converge_cnt_reg[0]\,
      I3 => \n_0_converge_cnt_reg[9]\,
      I4 => \n_0_converge_cnt_reg[18]\,
      I5 => \n_0_FSM_onehot_fsm[4]_i_6__1\,
      O => \n_0_FSM_onehot_fsm[4]_i_3__1\
    );
\FSM_onehot_fsm[4]_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000900000099000"
    )
    port map (
      I0 => \n_0_converge_cnt_reg[8]\,
      I1 => \n_0_converge_cnt_reg[11]\,
      I2 => \n_0_converge_cnt_reg[19]\,
      I3 => \n_0_converge_cnt_reg[21]\,
      I4 => \n_0_converge_cnt_reg[22]\,
      I5 => \n_0_FSM_onehot_fsm[4]_i_7__1\,
      O => \n_0_FSM_onehot_fsm[4]_i_4__1\
    );
\FSM_onehot_fsm[4]_i_5__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
    port map (
      I0 => \n_0_converge_cnt_reg[10]\,
      I1 => \n_0_converge_cnt_reg[15]\,
      I2 => \n_0_converge_cnt_reg[17]\,
      I3 => \n_0_converge_cnt_reg[16]\,
      I4 => \n_0_FSM_onehot_fsm[4]_i_8__1\,
      O => \n_0_FSM_onehot_fsm[4]_i_5__1\
    );
\FSM_onehot_fsm[4]_i_6__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100001000000000"
    )
    port map (
      I0 => \n_0_converge_cnt_reg[20]\,
      I1 => \n_0_converge_cnt_reg[6]\,
      I2 => \n_0_converge_cnt_reg[8]\,
      I3 => \n_0_converge_cnt_reg[2]\,
      I4 => \n_0_converge_cnt_reg[7]\,
      I5 => \n_0_FSM_onehot_fsm[4]_i_9__1\,
      O => \n_0_FSM_onehot_fsm[4]_i_6__1\
    );
\FSM_onehot_fsm[4]_i_7__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \out\(1),
      I1 => \out\(0),
      O => \n_0_FSM_onehot_fsm[4]_i_7__1\
    );
\FSM_onehot_fsm[4]_i_8__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
    port map (
      I0 => \n_0_converge_cnt_reg[12]\,
      I1 => \n_0_converge_cnt_reg[5]\,
      I2 => \n_0_converge_cnt_reg[3]\,
      I3 => \n_0_FSM_onehot_fsm_reg[1]\,
      I4 => \n_0_converge_cnt_reg[4]\,
      I5 => \n_0_converge_cnt_reg[14]\,
      O => \n_0_FSM_onehot_fsm[4]_i_8__1\
    );
\FSM_onehot_fsm[4]_i_9__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA000000000000BA"
    )
    port map (
      I0 => \n_0_converge_cnt_reg[22]\,
      I1 => \out\(0),
      I2 => \out\(1),
      I3 => \n_0_converge_cnt_reg[13]\,
      I4 => \n_0_converge_cnt_reg[11]\,
      I5 => \n_0_converge_cnt_reg[19]\,
      O => \n_0_FSM_onehot_fsm[4]_i_9__1\
    );
\FSM_onehot_fsm[5]_i_10__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001000"
    )
    port map (
      I0 => \n_0_converge_cnt_reg[12]\,
      I1 => \n_0_converge_cnt_reg[5]\,
      I2 => \n_0_converge_cnt_reg[15]\,
      I3 => \n_0_FSM_onehot_fsm_reg[4]\,
      I4 => \n_0_converge_cnt_reg[4]\,
      I5 => \n_0_converge_cnt_reg[14]\,
      O => \n_0_FSM_onehot_fsm[5]_i_10__1\
    );
\FSM_onehot_fsm[5]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA808080AA80AAAA"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm[5]_i_2__2\,
      I1 => \n_0_FSM_onehot_fsm[5]_i_3__1\,
      I2 => \n_0_FSM_onehot_fsm[5]_i_4__1\,
      I3 => fsm1,
      I4 => \n_0_FSM_onehot_fsm_reg[4]\,
      I5 => \n_0_FSM_onehot_fsm[5]_i_6__1\,
      O => \n_0_FSM_onehot_fsm[5]_i_1__2\
    );
\FSM_onehot_fsm[5]_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_reg[1]\,
      I1 => \n_0_FSM_onehot_fsm_reg[3]\,
      O => \n_0_FSM_onehot_fsm[5]_i_2__2\
    );
\FSM_onehot_fsm[5]_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"42440000"
    )
    port map (
      I0 => \n_0_converge_cnt_reg[21]\,
      I1 => \n_0_converge_cnt_reg[22]\,
      I2 => \out\(0),
      I3 => \out\(1),
      I4 => \n_0_FSM_onehot_fsm[5]_i_7__1\,
      O => \n_0_FSM_onehot_fsm[5]_i_3__1\
    );
\FSM_onehot_fsm[5]_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm[5]_i_8__1\,
      I1 => \n_0_converge_cnt_reg[6]\,
      I2 => \n_0_converge_cnt_reg[20]\,
      I3 => \n_0_converge_cnt_reg[1]\,
      I4 => \n_0_converge_cnt_reg[0]\,
      I5 => \n_0_FSM_onehot_fsm[5]_i_9__1\,
      O => \n_0_FSM_onehot_fsm[5]_i_4__1\
    );
\FSM_onehot_fsm[5]_i_5__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
    port map (
      I0 => \out\(1),
      I1 => n_0_adapt_done_cnt_reg,
      I2 => \out\(0),
      O => fsm1
    );
\FSM_onehot_fsm[5]_i_6__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_reg[5]\,
      I1 => new_txcoeff_req_reg2,
      O => \n_0_FSM_onehot_fsm[5]_i_6__1\
    );
\FSM_onehot_fsm[5]_i_7__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000008"
    )
    port map (
      I0 => \n_0_converge_cnt_reg[7]\,
      I1 => \n_0_converge_cnt_reg[2]\,
      I2 => \n_0_converge_cnt_reg[11]\,
      I3 => \n_0_converge_cnt_reg[13]\,
      I4 => \n_0_converge_cnt_reg[8]\,
      O => \n_0_FSM_onehot_fsm[5]_i_7__1\
    );
\FSM_onehot_fsm[5]_i_8__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
    port map (
      I0 => \n_0_converge_cnt_reg[16]\,
      I1 => \n_0_converge_cnt_reg[10]\,
      I2 => \n_0_converge_cnt_reg[17]\,
      I3 => \n_0_converge_cnt_reg[3]\,
      I4 => \n_0_FSM_onehot_fsm[5]_i_10__1\,
      O => \n_0_FSM_onehot_fsm[5]_i_8__1\
    );
\FSM_onehot_fsm[5]_i_9__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"81000000"
    )
    port map (
      I0 => \n_0_converge_cnt_reg[19]\,
      I1 => \n_0_converge_cnt_reg[21]\,
      I2 => \n_0_converge_cnt_reg[13]\,
      I3 => \n_0_converge_cnt_reg[9]\,
      I4 => \n_0_converge_cnt_reg[18]\,
      O => \n_0_FSM_onehot_fsm[5]_i_9__1\
    );
\FSM_onehot_fsm_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
    port map (
      C => I2,
      CE => '1',
      D => '0',
      Q => \n_0_FSM_onehot_fsm_reg[0]\,
      R => \p_0_in__0\
    );
\FSM_onehot_fsm_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => '1',
      D => \n_0_FSM_onehot_fsm[1]_i_1__2\,
      Q => \n_0_FSM_onehot_fsm_reg[1]\,
      S => \p_0_in__0\
    );
\FSM_onehot_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => '1',
      D => '0',
      Q => \n_0_FSM_onehot_fsm_reg[2]\,
      R => \p_0_in__0\
    );
\FSM_onehot_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => '1',
      D => \n_0_FSM_onehot_fsm[3]_i_1__2\,
      Q => \n_0_FSM_onehot_fsm_reg[3]\,
      R => \p_0_in__0\
    );
\FSM_onehot_fsm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => '1',
      D => \n_0_FSM_onehot_fsm[4]_i_1__2\,
      Q => \n_0_FSM_onehot_fsm_reg[4]\,
      R => \p_0_in__0\
    );
\FSM_onehot_fsm_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => '1',
      D => \n_0_FSM_onehot_fsm[5]_i_1__2\,
      Q => \n_0_FSM_onehot_fsm_reg[5]\,
      R => \p_0_in__0\
    );
\FSM_sequential_fsm_rx[1]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B888B8BBB888"
    )
    port map (
      I0 => \n_0_FSM_sequential_fsm_rx[1]_i_2__1\,
      I1 => I4(2),
      I2 => I5,
      I3 => I4(0),
      I4 => I4(1),
      I5 => rxeqscan_preset_done,
      O => D(0)
    );
\FSM_sequential_fsm_rx[1]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000FF8000"
    )
    port map (
      I0 => Q(2),
      I1 => Q(0),
      I2 => Q(1),
      I3 => I4(0),
      I4 => I4(1),
      I5 => rxeqscan_new_txcoeff_done,
      O => \n_0_FSM_sequential_fsm_rx[1]_i_2__1\
    );
\FSM_sequential_fsm_rx[2]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55FEFFFF55FE0000"
    )
    port map (
      I0 => I4(0),
      I1 => \out\(1),
      I2 => \out\(0),
      I3 => I4(1),
      I4 => I4(2),
      I5 => \n_0_FSM_sequential_fsm_rx[2]_i_2__1\,
      O => D(1)
    );
\FSM_sequential_fsm_rx[2]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"04FF040000000000"
    )
    port map (
      I0 => Q(2),
      I1 => Q(1),
      I2 => Q(0),
      I3 => I4(0),
      I4 => rxeqscan_preset_done,
      I5 => I4(1),
      O => \n_0_FSM_sequential_fsm_rx[2]_i_2__1\
    );
\adapt_done_cnt_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FF7000"
    )
    port map (
      I0 => \out\(0),
      I1 => \out\(1),
      I2 => \n_0_FSM_onehot_fsm_reg[5]\,
      I3 => adapt_done_cnt,
      I4 => n_0_adapt_done_cnt_reg,
      O => \n_0_adapt_done_cnt_i_1__1\
    );
\adapt_done_cnt_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F000F101FFFFF101"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_reg[1]\,
      I1 => \n_0_FSM_onehot_fsm_reg[3]\,
      I2 => \n_0_FSM_onehot_fsm_reg[4]\,
      I3 => fsm1,
      I4 => \n_0_FSM_onehot_fsm_reg[5]\,
      I5 => new_txcoeff_req_reg2,
      O => adapt_done_cnt
    );
adapt_done_cnt_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => '1',
      D => \n_0_adapt_done_cnt_i_1__1\,
      Q => n_0_adapt_done_cnt_reg,
      R => \p_0_in__0\
    );
\adapt_done_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8880000"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_reg[5]\,
      I1 => n_0_adapt_done_cnt_reg,
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => new_txcoeff_req_reg2,
      O => adapt_done
    );
adapt_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => '1',
      D => adapt_done,
      Q => rxeqscan_adapt_done,
      R => \p_0_in__0\
    );
\converge_cnt[0]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA20000"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_reg[4]\,
      I1 => \out\(1),
      I2 => n_0_adapt_done_cnt_reg,
      I3 => \out\(0),
      I4 => converge_cnt0(0),
      O => converge_cnt(0)
    );
\converge_cnt[10]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA20000"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_reg[4]\,
      I1 => \out\(1),
      I2 => n_0_adapt_done_cnt_reg,
      I3 => \out\(0),
      I4 => converge_cnt0(10),
      O => converge_cnt(10)
    );
\converge_cnt[11]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA20000"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_reg[4]\,
      I1 => \out\(1),
      I2 => n_0_adapt_done_cnt_reg,
      I3 => \out\(0),
      I4 => converge_cnt0(11),
      O => converge_cnt(11)
    );
\converge_cnt[11]_i_3__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_converge_cnt_reg[11]\,
      O => \n_0_converge_cnt[11]_i_3__1\
    );
\converge_cnt[11]_i_4__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_converge_cnt_reg[10]\,
      O => \n_0_converge_cnt[11]_i_4__1\
    );
\converge_cnt[11]_i_5__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_converge_cnt_reg[9]\,
      O => \n_0_converge_cnt[11]_i_5__1\
    );
\converge_cnt[11]_i_6__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_converge_cnt_reg[8]\,
      O => \n_0_converge_cnt[11]_i_6__1\
    );
\converge_cnt[12]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA20000"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_reg[4]\,
      I1 => \out\(1),
      I2 => n_0_adapt_done_cnt_reg,
      I3 => \out\(0),
      I4 => converge_cnt0(12),
      O => converge_cnt(12)
    );
\converge_cnt[13]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA20000"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_reg[4]\,
      I1 => \out\(1),
      I2 => n_0_adapt_done_cnt_reg,
      I3 => \out\(0),
      I4 => converge_cnt0(13),
      O => converge_cnt(13)
    );
\converge_cnt[14]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA20000"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_reg[4]\,
      I1 => \out\(1),
      I2 => n_0_adapt_done_cnt_reg,
      I3 => \out\(0),
      I4 => converge_cnt0(14),
      O => converge_cnt(14)
    );
\converge_cnt[15]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA20000"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_reg[4]\,
      I1 => \out\(1),
      I2 => n_0_adapt_done_cnt_reg,
      I3 => \out\(0),
      I4 => converge_cnt0(15),
      O => converge_cnt(15)
    );
\converge_cnt[15]_i_3__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_converge_cnt_reg[15]\,
      O => \n_0_converge_cnt[15]_i_3__1\
    );
\converge_cnt[15]_i_4__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_converge_cnt_reg[14]\,
      O => \n_0_converge_cnt[15]_i_4__1\
    );
\converge_cnt[15]_i_5__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_converge_cnt_reg[13]\,
      O => \n_0_converge_cnt[15]_i_5__1\
    );
\converge_cnt[15]_i_6__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_converge_cnt_reg[12]\,
      O => \n_0_converge_cnt[15]_i_6__1\
    );
\converge_cnt[16]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA20000"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_reg[4]\,
      I1 => \out\(1),
      I2 => n_0_adapt_done_cnt_reg,
      I3 => \out\(0),
      I4 => converge_cnt0(16),
      O => converge_cnt(16)
    );
\converge_cnt[17]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA20000"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_reg[4]\,
      I1 => \out\(1),
      I2 => n_0_adapt_done_cnt_reg,
      I3 => \out\(0),
      I4 => converge_cnt0(17),
      O => converge_cnt(17)
    );
\converge_cnt[18]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA20000"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_reg[4]\,
      I1 => \out\(1),
      I2 => n_0_adapt_done_cnt_reg,
      I3 => \out\(0),
      I4 => converge_cnt0(18),
      O => converge_cnt(18)
    );
\converge_cnt[19]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA20000"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_reg[4]\,
      I1 => \out\(1),
      I2 => n_0_adapt_done_cnt_reg,
      I3 => \out\(0),
      I4 => converge_cnt0(19),
      O => converge_cnt(19)
    );
\converge_cnt[19]_i_3__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_converge_cnt_reg[19]\,
      O => \n_0_converge_cnt[19]_i_3__1\
    );
\converge_cnt[19]_i_4__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_converge_cnt_reg[18]\,
      O => \n_0_converge_cnt[19]_i_4__1\
    );
\converge_cnt[19]_i_5__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_converge_cnt_reg[17]\,
      O => \n_0_converge_cnt[19]_i_5__1\
    );
\converge_cnt[19]_i_6__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_converge_cnt_reg[16]\,
      O => \n_0_converge_cnt[19]_i_6__1\
    );
\converge_cnt[1]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA20000"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_reg[4]\,
      I1 => \out\(1),
      I2 => n_0_adapt_done_cnt_reg,
      I3 => \out\(0),
      I4 => converge_cnt0(1),
      O => converge_cnt(1)
    );
\converge_cnt[20]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA20000"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_reg[4]\,
      I1 => \out\(1),
      I2 => n_0_adapt_done_cnt_reg,
      I3 => \out\(0),
      I4 => converge_cnt0(20),
      O => converge_cnt(20)
    );
\converge_cnt[21]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA20000"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_reg[4]\,
      I1 => \out\(1),
      I2 => n_0_adapt_done_cnt_reg,
      I3 => \out\(0),
      I4 => converge_cnt0(21),
      O => converge_cnt(21)
    );
\converge_cnt[22]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA20000"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_reg[4]\,
      I1 => \out\(1),
      I2 => n_0_adapt_done_cnt_reg,
      I3 => \out\(0),
      I4 => converge_cnt0(22),
      O => converge_cnt(22)
    );
\converge_cnt[22]_i_3__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_converge_cnt_reg[22]\,
      O => \n_0_converge_cnt[22]_i_3__1\
    );
\converge_cnt[22]_i_4__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_converge_cnt_reg[21]\,
      O => \n_0_converge_cnt[22]_i_4__1\
    );
\converge_cnt[22]_i_5__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_converge_cnt_reg[20]\,
      O => \n_0_converge_cnt[22]_i_5__1\
    );
\converge_cnt[2]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA20000"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_reg[4]\,
      I1 => \out\(1),
      I2 => n_0_adapt_done_cnt_reg,
      I3 => \out\(0),
      I4 => converge_cnt0(2),
      O => converge_cnt(2)
    );
\converge_cnt[3]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA20000"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_reg[4]\,
      I1 => \out\(1),
      I2 => n_0_adapt_done_cnt_reg,
      I3 => \out\(0),
      I4 => converge_cnt0(3),
      O => converge_cnt(3)
    );
\converge_cnt[3]_i_3__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_converge_cnt_reg[3]\,
      O => \n_0_converge_cnt[3]_i_3__1\
    );
\converge_cnt[3]_i_4__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_converge_cnt_reg[2]\,
      O => \n_0_converge_cnt[3]_i_4__1\
    );
\converge_cnt[3]_i_5__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_converge_cnt_reg[1]\,
      O => \n_0_converge_cnt[3]_i_5__1\
    );
\converge_cnt[3]_i_6__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \n_0_converge_cnt_reg[0]\,
      O => \n_0_converge_cnt[3]_i_6__1\
    );
\converge_cnt[4]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA20000"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_reg[4]\,
      I1 => \out\(1),
      I2 => n_0_adapt_done_cnt_reg,
      I3 => \out\(0),
      I4 => converge_cnt0(4),
      O => converge_cnt(4)
    );
\converge_cnt[5]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA20000"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_reg[4]\,
      I1 => \out\(1),
      I2 => n_0_adapt_done_cnt_reg,
      I3 => \out\(0),
      I4 => converge_cnt0(5),
      O => converge_cnt(5)
    );
\converge_cnt[6]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA20000"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_reg[4]\,
      I1 => \out\(1),
      I2 => n_0_adapt_done_cnt_reg,
      I3 => \out\(0),
      I4 => converge_cnt0(6),
      O => converge_cnt(6)
    );
\converge_cnt[7]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA20000"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_reg[4]\,
      I1 => \out\(1),
      I2 => n_0_adapt_done_cnt_reg,
      I3 => \out\(0),
      I4 => converge_cnt0(7),
      O => converge_cnt(7)
    );
\converge_cnt[7]_i_3__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_converge_cnt_reg[7]\,
      O => \n_0_converge_cnt[7]_i_3__1\
    );
\converge_cnt[7]_i_4__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_converge_cnt_reg[6]\,
      O => \n_0_converge_cnt[7]_i_4__1\
    );
\converge_cnt[7]_i_5__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_converge_cnt_reg[5]\,
      O => \n_0_converge_cnt[7]_i_5__1\
    );
\converge_cnt[7]_i_6__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_converge_cnt_reg[4]\,
      O => \n_0_converge_cnt[7]_i_6__1\
    );
\converge_cnt[8]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA20000"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_reg[4]\,
      I1 => \out\(1),
      I2 => n_0_adapt_done_cnt_reg,
      I3 => \out\(0),
      I4 => converge_cnt0(8),
      O => converge_cnt(8)
    );
\converge_cnt[9]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA20000"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_reg[4]\,
      I1 => \out\(1),
      I2 => n_0_adapt_done_cnt_reg,
      I3 => \out\(0),
      I4 => converge_cnt0(9),
      O => converge_cnt(9)
    );
\converge_cnt_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => '1',
      D => converge_cnt(0),
      Q => \n_0_converge_cnt_reg[0]\,
      R => \p_0_in__0\
    );
\converge_cnt_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => '1',
      D => converge_cnt(10),
      Q => \n_0_converge_cnt_reg[10]\,
      R => \p_0_in__0\
    );
\converge_cnt_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => '1',
      D => converge_cnt(11),
      Q => \n_0_converge_cnt_reg[11]\,
      R => \p_0_in__0\
    );
\converge_cnt_reg[11]_i_2__1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_converge_cnt_reg[7]_i_2__1\,
      CO(3) => \n_0_converge_cnt_reg[11]_i_2__1\,
      CO(2) => \n_1_converge_cnt_reg[11]_i_2__1\,
      CO(1) => \n_2_converge_cnt_reg[11]_i_2__1\,
      CO(0) => \n_3_converge_cnt_reg[11]_i_2__1\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3 downto 0) => converge_cnt0(11 downto 8),
      S(3) => \n_0_converge_cnt[11]_i_3__1\,
      S(2) => \n_0_converge_cnt[11]_i_4__1\,
      S(1) => \n_0_converge_cnt[11]_i_5__1\,
      S(0) => \n_0_converge_cnt[11]_i_6__1\
    );
\converge_cnt_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => '1',
      D => converge_cnt(12),
      Q => \n_0_converge_cnt_reg[12]\,
      R => \p_0_in__0\
    );
\converge_cnt_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => '1',
      D => converge_cnt(13),
      Q => \n_0_converge_cnt_reg[13]\,
      R => \p_0_in__0\
    );
\converge_cnt_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => '1',
      D => converge_cnt(14),
      Q => \n_0_converge_cnt_reg[14]\,
      R => \p_0_in__0\
    );
\converge_cnt_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => '1',
      D => converge_cnt(15),
      Q => \n_0_converge_cnt_reg[15]\,
      R => \p_0_in__0\
    );
\converge_cnt_reg[15]_i_2__1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_converge_cnt_reg[11]_i_2__1\,
      CO(3) => \n_0_converge_cnt_reg[15]_i_2__1\,
      CO(2) => \n_1_converge_cnt_reg[15]_i_2__1\,
      CO(1) => \n_2_converge_cnt_reg[15]_i_2__1\,
      CO(0) => \n_3_converge_cnt_reg[15]_i_2__1\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3 downto 0) => converge_cnt0(15 downto 12),
      S(3) => \n_0_converge_cnt[15]_i_3__1\,
      S(2) => \n_0_converge_cnt[15]_i_4__1\,
      S(1) => \n_0_converge_cnt[15]_i_5__1\,
      S(0) => \n_0_converge_cnt[15]_i_6__1\
    );
\converge_cnt_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => '1',
      D => converge_cnt(16),
      Q => \n_0_converge_cnt_reg[16]\,
      R => \p_0_in__0\
    );
\converge_cnt_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => '1',
      D => converge_cnt(17),
      Q => \n_0_converge_cnt_reg[17]\,
      R => \p_0_in__0\
    );
\converge_cnt_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => '1',
      D => converge_cnt(18),
      Q => \n_0_converge_cnt_reg[18]\,
      R => \p_0_in__0\
    );
\converge_cnt_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => '1',
      D => converge_cnt(19),
      Q => \n_0_converge_cnt_reg[19]\,
      R => \p_0_in__0\
    );
\converge_cnt_reg[19]_i_2__1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_converge_cnt_reg[15]_i_2__1\,
      CO(3) => \n_0_converge_cnt_reg[19]_i_2__1\,
      CO(2) => \n_1_converge_cnt_reg[19]_i_2__1\,
      CO(1) => \n_2_converge_cnt_reg[19]_i_2__1\,
      CO(0) => \n_3_converge_cnt_reg[19]_i_2__1\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3 downto 0) => converge_cnt0(19 downto 16),
      S(3) => \n_0_converge_cnt[19]_i_3__1\,
      S(2) => \n_0_converge_cnt[19]_i_4__1\,
      S(1) => \n_0_converge_cnt[19]_i_5__1\,
      S(0) => \n_0_converge_cnt[19]_i_6__1\
    );
\converge_cnt_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => '1',
      D => converge_cnt(1),
      Q => \n_0_converge_cnt_reg[1]\,
      R => \p_0_in__0\
    );
\converge_cnt_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => '1',
      D => converge_cnt(20),
      Q => \n_0_converge_cnt_reg[20]\,
      R => \p_0_in__0\
    );
\converge_cnt_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => '1',
      D => converge_cnt(21),
      Q => \n_0_converge_cnt_reg[21]\,
      R => \p_0_in__0\
    );
\converge_cnt_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => '1',
      D => converge_cnt(22),
      Q => \n_0_converge_cnt_reg[22]\,
      R => \p_0_in__0\
    );
\converge_cnt_reg[22]_i_2__1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_converge_cnt_reg[19]_i_2__1\,
      CO(3 downto 2) => \NLW_converge_cnt_reg[22]_i_2__1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \n_2_converge_cnt_reg[22]_i_2__1\,
      CO(0) => \n_3_converge_cnt_reg[22]_i_2__1\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => \NLW_converge_cnt_reg[22]_i_2__1_O_UNCONNECTED\(3),
      O(2 downto 0) => converge_cnt0(22 downto 20),
      S(3) => '0',
      S(2) => \n_0_converge_cnt[22]_i_3__1\,
      S(1) => \n_0_converge_cnt[22]_i_4__1\,
      S(0) => \n_0_converge_cnt[22]_i_5__1\
    );
\converge_cnt_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => '1',
      D => converge_cnt(2),
      Q => \n_0_converge_cnt_reg[2]\,
      R => \p_0_in__0\
    );
\converge_cnt_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => '1',
      D => converge_cnt(3),
      Q => \n_0_converge_cnt_reg[3]\,
      R => \p_0_in__0\
    );
\converge_cnt_reg[3]_i_2__1\: unisim.vcomponents.CARRY4
    port map (
      CI => '0',
      CO(3) => \n_0_converge_cnt_reg[3]_i_2__1\,
      CO(2) => \n_1_converge_cnt_reg[3]_i_2__1\,
      CO(1) => \n_2_converge_cnt_reg[3]_i_2__1\,
      CO(0) => \n_3_converge_cnt_reg[3]_i_2__1\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => \n_0_converge_cnt_reg[0]\,
      O(3 downto 0) => converge_cnt0(3 downto 0),
      S(3) => \n_0_converge_cnt[3]_i_3__1\,
      S(2) => \n_0_converge_cnt[3]_i_4__1\,
      S(1) => \n_0_converge_cnt[3]_i_5__1\,
      S(0) => \n_0_converge_cnt[3]_i_6__1\
    );
\converge_cnt_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => '1',
      D => converge_cnt(4),
      Q => \n_0_converge_cnt_reg[4]\,
      R => \p_0_in__0\
    );
\converge_cnt_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => '1',
      D => converge_cnt(5),
      Q => \n_0_converge_cnt_reg[5]\,
      R => \p_0_in__0\
    );
\converge_cnt_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => '1',
      D => converge_cnt(6),
      Q => \n_0_converge_cnt_reg[6]\,
      R => \p_0_in__0\
    );
\converge_cnt_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => '1',
      D => converge_cnt(7),
      Q => \n_0_converge_cnt_reg[7]\,
      R => \p_0_in__0\
    );
\converge_cnt_reg[7]_i_2__1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_converge_cnt_reg[3]_i_2__1\,
      CO(3) => \n_0_converge_cnt_reg[7]_i_2__1\,
      CO(2) => \n_1_converge_cnt_reg[7]_i_2__1\,
      CO(1) => \n_2_converge_cnt_reg[7]_i_2__1\,
      CO(0) => \n_3_converge_cnt_reg[7]_i_2__1\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3 downto 0) => converge_cnt0(7 downto 4),
      S(3) => \n_0_converge_cnt[7]_i_3__1\,
      S(2) => \n_0_converge_cnt[7]_i_4__1\,
      S(1) => \n_0_converge_cnt[7]_i_5__1\,
      S(0) => \n_0_converge_cnt[7]_i_6__1\
    );
\converge_cnt_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => '1',
      D => converge_cnt(8),
      Q => \n_0_converge_cnt_reg[8]\,
      R => \p_0_in__0\
    );
\converge_cnt_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => '1',
      D => converge_cnt(9),
      Q => \n_0_converge_cnt_reg[9]\,
      R => \p_0_in__0\
    );
\fs_reg1_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => I11(0),
      Q => fs_reg1(0),
      R => \p_0_in__0\
    );
\fs_reg1_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => I11(1),
      Q => fs_reg1(1),
      R => \p_0_in__0\
    );
\fs_reg1_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => I11(2),
      Q => fs_reg1(2),
      R => \p_0_in__0\
    );
\fs_reg1_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => I11(3),
      Q => fs_reg1(3),
      R => \p_0_in__0\
    );
\fs_reg1_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => I11(4),
      Q => fs_reg1(4),
      R => \p_0_in__0\
    );
\fs_reg1_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => I11(5),
      Q => fs_reg1(5),
      R => \p_0_in__0\
    );
\fs_reg2_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => fs_reg1(0),
      Q => fs_reg2(0),
      R => \p_0_in__0\
    );
\fs_reg2_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => fs_reg1(1),
      Q => fs_reg2(1),
      R => \p_0_in__0\
    );
\fs_reg2_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => fs_reg1(2),
      Q => fs_reg2(2),
      R => \p_0_in__0\
    );
\fs_reg2_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => fs_reg1(3),
      Q => fs_reg2(3),
      R => \p_0_in__0\
    );
\fs_reg2_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => fs_reg1(4),
      Q => fs_reg2(4),
      R => \p_0_in__0\
    );
\fs_reg2_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => fs_reg1(5),
      Q => fs_reg2(5),
      R => \p_0_in__0\
    );
\lf_reg1_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => I12(0),
      Q => lf_reg1(0),
      R => \p_0_in__0\
    );
\lf_reg1_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => I12(1),
      Q => lf_reg1(1),
      R => \p_0_in__0\
    );
\lf_reg1_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => I12(2),
      Q => lf_reg1(2),
      R => \p_0_in__0\
    );
\lf_reg1_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => I12(3),
      Q => lf_reg1(3),
      R => \p_0_in__0\
    );
\lf_reg1_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => I12(4),
      Q => lf_reg1(4),
      R => \p_0_in__0\
    );
\lf_reg1_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => I12(5),
      Q => lf_reg1(5),
      R => \p_0_in__0\
    );
\lf_reg2_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => lf_reg1(0),
      Q => lf_reg2(0),
      R => \p_0_in__0\
    );
\lf_reg2_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => lf_reg1(1),
      Q => lf_reg2(1),
      R => \p_0_in__0\
    );
\lf_reg2_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => lf_reg1(2),
      Q => lf_reg2(2),
      R => \p_0_in__0\
    );
\lf_reg2_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => lf_reg1(3),
      Q => lf_reg2(3),
      R => \p_0_in__0\
    );
\lf_reg2_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => lf_reg1(4),
      Q => lf_reg2(4),
      R => \p_0_in__0\
    );
\lf_reg2_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => lf_reg1(5),
      Q => lf_reg2(5),
      R => \p_0_in__0\
    );
\lffs_sel_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444000F44440000"
    )
    port map (
      I0 => preset_valid_reg2,
      I1 => new_txcoeff_req_reg2,
      I2 => \n_0_lffs_sel_i_2__1\,
      I3 => \n_0_FSM_onehot_fsm_reg[3]\,
      I4 => \n_0_FSM_onehot_fsm_reg[1]\,
      I5 => rxeqscan_lffs_sel,
      O => \n_0_lffs_sel_i_1__1\
    );
\lffs_sel_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_reg[5]\,
      I1 => \n_0_FSM_onehot_fsm_reg[4]\,
      O => \n_0_lffs_sel_i_2__1\
    );
lffs_sel_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => '1',
      D => \n_0_lffs_sel_i_1__1\,
      Q => rxeqscan_lffs_sel,
      R => \p_0_in__0\
    );
\new_txcoeff[17]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FF0001010101"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_reg[3]\,
      I1 => \n_0_FSM_onehot_fsm_reg[5]\,
      I2 => \n_0_FSM_onehot_fsm_reg[4]\,
      I3 => new_txcoeff_req_reg2,
      I4 => preset_valid_reg2,
      I5 => \n_0_FSM_onehot_fsm_reg[1]\,
      O => \n_0_new_txcoeff[17]_i_1__1\
    );
\new_txcoeff_done_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => new_txcoeff_req_reg2,
      I1 => \n_0_FSM_onehot_fsm_reg[5]\,
      O => new_txcoeff_done
    );
new_txcoeff_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => '1',
      D => new_txcoeff_done,
      Q => rxeqscan_new_txcoeff_done,
      R => \p_0_in__0\
    );
\new_txcoeff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \n_0_new_txcoeff[17]_i_1__1\,
      D => '0',
      Q => new_txcoeff(0),
      R => \p_0_in__0\
    );
\new_txcoeff_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \n_0_new_txcoeff[17]_i_1__1\,
      D => '0',
      Q => new_txcoeff(10),
      R => \p_0_in__0\
    );
\new_txcoeff_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \n_0_new_txcoeff[17]_i_1__1\,
      D => '0',
      Q => new_txcoeff(11),
      R => \p_0_in__0\
    );
\new_txcoeff_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \n_0_new_txcoeff[17]_i_1__1\,
      D => '0',
      Q => new_txcoeff(12),
      R => \p_0_in__0\
    );
\new_txcoeff_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \n_0_new_txcoeff[17]_i_1__1\,
      D => '0',
      Q => new_txcoeff(13),
      R => \p_0_in__0\
    );
\new_txcoeff_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \n_0_new_txcoeff[17]_i_1__1\,
      D => '0',
      Q => new_txcoeff(14),
      R => \p_0_in__0\
    );
\new_txcoeff_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \n_0_new_txcoeff[17]_i_1__1\,
      D => '0',
      Q => new_txcoeff(15),
      R => \p_0_in__0\
    );
\new_txcoeff_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \n_0_new_txcoeff[17]_i_1__1\,
      D => '0',
      Q => new_txcoeff(16),
      R => \p_0_in__0\
    );
\new_txcoeff_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \n_0_new_txcoeff[17]_i_1__1\,
      D => '0',
      Q => new_txcoeff(17),
      R => \p_0_in__0\
    );
\new_txcoeff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \n_0_new_txcoeff[17]_i_1__1\,
      D => '0',
      Q => new_txcoeff(1),
      R => \p_0_in__0\
    );
\new_txcoeff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \n_0_new_txcoeff[17]_i_1__1\,
      D => \n_0_FSM_onehot_fsm_reg[1]\,
      Q => new_txcoeff(2),
      R => \p_0_in__0\
    );
\new_txcoeff_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \n_0_new_txcoeff[17]_i_1__1\,
      D => '0',
      Q => new_txcoeff(3),
      R => \p_0_in__0\
    );
\new_txcoeff_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \n_0_new_txcoeff[17]_i_1__1\,
      D => '0',
      Q => new_txcoeff(4),
      R => \p_0_in__0\
    );
\new_txcoeff_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \n_0_new_txcoeff[17]_i_1__1\,
      D => '0',
      Q => new_txcoeff(5),
      R => \p_0_in__0\
    );
\new_txcoeff_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \n_0_new_txcoeff[17]_i_1__1\,
      D => '0',
      Q => new_txcoeff(6),
      R => \p_0_in__0\
    );
\new_txcoeff_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \n_0_new_txcoeff[17]_i_1__1\,
      D => '0',
      Q => new_txcoeff(7),
      R => \p_0_in__0\
    );
\new_txcoeff_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \n_0_new_txcoeff[17]_i_1__1\,
      D => '0',
      Q => new_txcoeff(8),
      R => \p_0_in__0\
    );
\new_txcoeff_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \n_0_new_txcoeff[17]_i_1__1\,
      D => '0',
      Q => new_txcoeff(9),
      R => \p_0_in__0\
    );
new_txcoeff_req_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => I1,
      Q => new_txcoeff_req_reg1,
      R => \p_0_in__0\
    );
new_txcoeff_req_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => new_txcoeff_req_reg1,
      Q => new_txcoeff_req_reg2,
      R => \p_0_in__0\
    );
\preset_done_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_reg[3]\,
      I1 => preset_valid_reg2,
      I2 => \n_0_FSM_onehot_fsm_reg[1]\,
      O => preset_done
    );
preset_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => '1',
      D => preset_done,
      Q => rxeqscan_preset_done,
      R => \p_0_in__0\
    );
\preset_reg1_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => I8(0),
      Q => preset_reg1(0),
      R => \p_0_in__0\
    );
\preset_reg1_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => I8(1),
      Q => preset_reg1(1),
      R => \p_0_in__0\
    );
\preset_reg1_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => I8(2),
      Q => preset_reg1(2),
      R => \p_0_in__0\
    );
\preset_reg2_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => preset_reg1(0),
      Q => preset_reg2(0),
      R => \p_0_in__0\
    );
\preset_reg2_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => preset_reg1(1),
      Q => preset_reg2(1),
      R => \p_0_in__0\
    );
\preset_reg2_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => preset_reg1(2),
      Q => preset_reg2(2),
      R => \p_0_in__0\
    );
preset_valid_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => I3,
      Q => preset_valid_reg1,
      R => \p_0_in__0\
    );
preset_valid_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => preset_valid_reg1,
      Q => preset_valid_reg2,
      R => \p_0_in__0\
    );
\rxeq_adapt_done_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"080F000008000000"
    )
    port map (
      I0 => rxeqscan_new_txcoeff_done,
      I1 => rxeq_adapt_done_reg0,
      I2 => I4(0),
      I3 => I4(1),
      I4 => I4(2),
      I5 => O22,
      O => O4
    );
\rxeq_adapt_done_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => rxeqscan_adapt_done,
      I1 => I6,
      O => rxeq_adapt_done_reg0
    );
\rxeq_adapt_done_reg_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50FF4000"
    )
    port map (
      I0 => I4(0),
      I1 => rxeqscan_adapt_done,
      I2 => I4(2),
      I3 => \n_0_rxeq_adapt_done_reg_i_2__1\,
      I4 => I6,
      O => O2
    );
\rxeq_adapt_done_reg_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCC888803003333"
    )
    port map (
      I0 => rxeqscan_new_txcoeff_done,
      I1 => I4(2),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => I4(0),
      I5 => I4(1),
      O => \n_0_rxeq_adapt_done_reg_i_2__1\
    );
\rxeq_done_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4500"
    )
    port map (
      I0 => I4(0),
      I1 => rxeqscan_new_txcoeff_done,
      I2 => I4(1),
      I3 => I4(2),
      O => rxeq_done
    );
\rxeq_lffs_sel_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08FFF00008F0F000"
    )
    port map (
      I0 => rxeqscan_new_txcoeff_done,
      I1 => rxeqscan_lffs_sel,
      I2 => I4(0),
      I3 => I4(1),
      I4 => I4(2),
      I5 => I7,
      O => O3
    );
\rxeq_new_txcoeff[0]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
    port map (
      I0 => I4(0),
      I1 => I4(2),
      I2 => new_txcoeff(0),
      O => O1(0)
    );
\rxeq_new_txcoeff[10]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
    port map (
      I0 => I4(0),
      I1 => I4(2),
      I2 => rxeqscan_lffs_sel,
      I3 => new_txcoeff(10),
      O => O1(10)
    );
\rxeq_new_txcoeff[11]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
    port map (
      I0 => I4(0),
      I1 => I4(2),
      I2 => rxeqscan_lffs_sel,
      I3 => new_txcoeff(11),
      O => O1(11)
    );
\rxeq_new_txcoeff[12]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
    port map (
      I0 => I4(0),
      I1 => I4(2),
      I2 => rxeqscan_lffs_sel,
      I3 => new_txcoeff(12),
      O => O1(12)
    );
\rxeq_new_txcoeff[13]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
    port map (
      I0 => I4(0),
      I1 => I4(2),
      I2 => rxeqscan_lffs_sel,
      I3 => new_txcoeff(13),
      O => O1(13)
    );
\rxeq_new_txcoeff[14]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
    port map (
      I0 => I4(0),
      I1 => I4(2),
      I2 => rxeqscan_lffs_sel,
      I3 => new_txcoeff(14),
      O => O1(14)
    );
\rxeq_new_txcoeff[15]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
    port map (
      I0 => I4(0),
      I1 => I4(2),
      I2 => rxeqscan_lffs_sel,
      I3 => new_txcoeff(15),
      O => O1(15)
    );
\rxeq_new_txcoeff[16]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
    port map (
      I0 => I4(0),
      I1 => I4(2),
      I2 => rxeqscan_lffs_sel,
      I3 => new_txcoeff(16),
      O => O1(16)
    );
\rxeq_new_txcoeff[17]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C083"
    )
    port map (
      I0 => rxeqscan_new_txcoeff_done,
      I1 => I4(2),
      I2 => I4(1),
      I3 => I4(0),
      O => E(0)
    );
\rxeq_new_txcoeff[17]_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
    port map (
      I0 => I4(0),
      I1 => I4(2),
      I2 => rxeqscan_lffs_sel,
      I3 => new_txcoeff(17),
      O => O1(17)
    );
\rxeq_new_txcoeff[1]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
    port map (
      I0 => I4(0),
      I1 => I4(2),
      I2 => new_txcoeff(1),
      O => O1(1)
    );
\rxeq_new_txcoeff[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
    port map (
      I0 => I4(0),
      I1 => I4(2),
      I2 => new_txcoeff(2),
      O => O1(2)
    );
\rxeq_new_txcoeff[3]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
    port map (
      I0 => I4(0),
      I1 => I4(2),
      I2 => new_txcoeff(3),
      O => O1(3)
    );
\rxeq_new_txcoeff[4]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
    port map (
      I0 => I4(0),
      I1 => I4(2),
      I2 => rxeqscan_lffs_sel,
      I3 => new_txcoeff(4),
      O => O1(4)
    );
\rxeq_new_txcoeff[5]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
    port map (
      I0 => I4(0),
      I1 => I4(2),
      I2 => rxeqscan_lffs_sel,
      I3 => new_txcoeff(5),
      O => O1(5)
    );
\rxeq_new_txcoeff[6]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
    port map (
      I0 => I4(0),
      I1 => I4(2),
      I2 => rxeqscan_lffs_sel,
      I3 => new_txcoeff(6),
      O => O1(6)
    );
\rxeq_new_txcoeff[7]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
    port map (
      I0 => I4(0),
      I1 => I4(2),
      I2 => rxeqscan_lffs_sel,
      I3 => new_txcoeff(7),
      O => O1(7)
    );
\rxeq_new_txcoeff[8]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
    port map (
      I0 => I4(0),
      I1 => I4(2),
      I2 => rxeqscan_lffs_sel,
      I3 => new_txcoeff(8),
      O => O1(8)
    );
\rxeq_new_txcoeff[9]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
    port map (
      I0 => I4(0),
      I1 => I4(2),
      I2 => rxeqscan_lffs_sel,
      I3 => new_txcoeff(9),
      O => O1(9)
    );
\rxeq_new_txcoeff_req_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
    port map (
      I0 => I4(0),
      I1 => I4(1),
      I2 => rxeqscan_new_txcoeff_done,
      I3 => I4(2),
      O => rxeq_new_txcoeff_req
    );
\txcoeff_reg1_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => I10(0),
      Q => txcoeff_reg1(0),
      R => \p_0_in__0\
    );
\txcoeff_reg1_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => I10(10),
      Q => txcoeff_reg1(10),
      R => \p_0_in__0\
    );
\txcoeff_reg1_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => I10(11),
      Q => txcoeff_reg1(11),
      R => \p_0_in__0\
    );
\txcoeff_reg1_reg[12]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => I10(12),
      Q => txcoeff_reg1(12),
      R => \p_0_in__0\
    );
\txcoeff_reg1_reg[13]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => I10(13),
      Q => txcoeff_reg1(13),
      R => \p_0_in__0\
    );
\txcoeff_reg1_reg[14]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => I10(14),
      Q => txcoeff_reg1(14),
      R => \p_0_in__0\
    );
\txcoeff_reg1_reg[15]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => I10(15),
      Q => txcoeff_reg1(15),
      R => \p_0_in__0\
    );
\txcoeff_reg1_reg[16]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => I10(16),
      Q => txcoeff_reg1(16),
      R => \p_0_in__0\
    );
\txcoeff_reg1_reg[17]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => I10(17),
      Q => txcoeff_reg1(17),
      R => \p_0_in__0\
    );
\txcoeff_reg1_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => I10(1),
      Q => txcoeff_reg1(1),
      R => \p_0_in__0\
    );
\txcoeff_reg1_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => I10(2),
      Q => txcoeff_reg1(2),
      R => \p_0_in__0\
    );
\txcoeff_reg1_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => I10(3),
      Q => txcoeff_reg1(3),
      R => \p_0_in__0\
    );
\txcoeff_reg1_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => I10(4),
      Q => txcoeff_reg1(4),
      R => \p_0_in__0\
    );
\txcoeff_reg1_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => I10(5),
      Q => txcoeff_reg1(5),
      R => \p_0_in__0\
    );
\txcoeff_reg1_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => I10(6),
      Q => txcoeff_reg1(6),
      R => \p_0_in__0\
    );
\txcoeff_reg1_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => I10(7),
      Q => txcoeff_reg1(7),
      R => \p_0_in__0\
    );
\txcoeff_reg1_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => I10(8),
      Q => txcoeff_reg1(8),
      R => \p_0_in__0\
    );
\txcoeff_reg1_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => I10(9),
      Q => txcoeff_reg1(9),
      R => \p_0_in__0\
    );
\txcoeff_reg2_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => txcoeff_reg1(0),
      Q => txcoeff_reg2(0),
      R => \p_0_in__0\
    );
\txcoeff_reg2_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => txcoeff_reg1(10),
      Q => txcoeff_reg2(10),
      R => \p_0_in__0\
    );
\txcoeff_reg2_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => txcoeff_reg1(11),
      Q => txcoeff_reg2(11),
      R => \p_0_in__0\
    );
\txcoeff_reg2_reg[12]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => txcoeff_reg1(12),
      Q => txcoeff_reg2(12),
      R => \p_0_in__0\
    );
\txcoeff_reg2_reg[13]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => txcoeff_reg1(13),
      Q => txcoeff_reg2(13),
      R => \p_0_in__0\
    );
\txcoeff_reg2_reg[14]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => txcoeff_reg1(14),
      Q => txcoeff_reg2(14),
      R => \p_0_in__0\
    );
\txcoeff_reg2_reg[15]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => txcoeff_reg1(15),
      Q => txcoeff_reg2(15),
      R => \p_0_in__0\
    );
\txcoeff_reg2_reg[16]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => txcoeff_reg1(16),
      Q => txcoeff_reg2(16),
      R => \p_0_in__0\
    );
\txcoeff_reg2_reg[17]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => txcoeff_reg1(17),
      Q => txcoeff_reg2(17),
      R => \p_0_in__0\
    );
\txcoeff_reg2_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => txcoeff_reg1(1),
      Q => txcoeff_reg2(1),
      R => \p_0_in__0\
    );
\txcoeff_reg2_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => txcoeff_reg1(2),
      Q => txcoeff_reg2(2),
      R => \p_0_in__0\
    );
\txcoeff_reg2_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => txcoeff_reg1(3),
      Q => txcoeff_reg2(3),
      R => \p_0_in__0\
    );
\txcoeff_reg2_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => txcoeff_reg1(4),
      Q => txcoeff_reg2(4),
      R => \p_0_in__0\
    );
\txcoeff_reg2_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => txcoeff_reg1(5),
      Q => txcoeff_reg2(5),
      R => \p_0_in__0\
    );
\txcoeff_reg2_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => txcoeff_reg1(6),
      Q => txcoeff_reg2(6),
      R => \p_0_in__0\
    );
\txcoeff_reg2_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => txcoeff_reg1(7),
      Q => txcoeff_reg2(7),
      R => \p_0_in__0\
    );
\txcoeff_reg2_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => txcoeff_reg1(8),
      Q => txcoeff_reg2(8),
      R => \p_0_in__0\
    );
\txcoeff_reg2_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => txcoeff_reg1(9),
      Q => txcoeff_reg2(9),
      R => \p_0_in__0\
    );
\txpreset_reg1_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => I9(0),
      Q => txpreset_reg1(0),
      R => \p_0_in__0\
    );
\txpreset_reg1_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => I9(1),
      Q => txpreset_reg1(1),
      R => \p_0_in__0\
    );
\txpreset_reg1_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => I9(2),
      Q => txpreset_reg1(2),
      R => \p_0_in__0\
    );
\txpreset_reg1_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => I9(3),
      Q => txpreset_reg1(3),
      R => \p_0_in__0\
    );
\txpreset_reg2_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => txpreset_reg1(0),
      Q => txpreset_reg2(0),
      R => \p_0_in__0\
    );
\txpreset_reg2_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => txpreset_reg1(1),
      Q => txpreset_reg2(1),
      R => \p_0_in__0\
    );
\txpreset_reg2_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => txpreset_reg1(2),
      Q => txpreset_reg2(2),
      R => \p_0_in__0\
    );
\txpreset_reg2_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => txpreset_reg1(3),
      Q => txpreset_reg2(3),
      R => \p_0_in__0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_7x_0_pcie3_7x_0_rxeq_scan_20 is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    rxeq_new_txcoeff_req : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxeq_done : out STD_LOGIC;
    O1 : out STD_LOGIC_VECTOR ( 17 downto 0 );
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    \p_0_in__0\ : in STD_LOGIC;
    I1 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I4 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    I5 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    I6 : in STD_LOGIC;
    I7 : in STD_LOGIC;
    USER_RXEQ_ADAPT_DONE : in STD_LOGIC;
    I8 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    I9 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I10 : in STD_LOGIC_VECTOR ( 17 downto 0 );
    I11 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    I12 : in STD_LOGIC_VECTOR ( 5 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_7x_0_pcie3_7x_0_rxeq_scan_20 : entity is "pcie3_7x_0_rxeq_scan";
end pcie3_7x_0_pcie3_7x_0_rxeq_scan_20;

architecture STRUCTURE of pcie3_7x_0_pcie3_7x_0_rxeq_scan_20 is
  signal adapt_done : STD_LOGIC;
  signal adapt_done_cnt : STD_LOGIC;
  signal converge_cnt : STD_LOGIC_VECTOR ( 22 downto 0 );
  signal converge_cnt0 : STD_LOGIC_VECTOR ( 22 downto 0 );
  signal fs_reg1 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal fs_reg2 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal fsm1 : STD_LOGIC;
  signal lf_reg1 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal lf_reg2 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \n_0_FSM_onehot_fsm[1]_i_1__1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm[3]_i_1__1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm[4]_i_1__1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm[4]_i_2__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm[4]_i_3__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm[4]_i_4__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm[4]_i_5__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm[4]_i_6__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm[4]_i_7__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm[4]_i_8__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm[4]_i_9__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm[5]_i_10__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm[5]_i_1__1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm[5]_i_2__1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm[5]_i_3__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm[5]_i_4__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm[5]_i_6__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm[5]_i_7__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm[5]_i_8__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm[5]_i_9__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm_reg[0]\ : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \n_0_FSM_onehot_fsm_reg[0]\ : signal is "yes";
  signal \n_0_FSM_onehot_fsm_reg[1]\ : STD_LOGIC;
  attribute RTL_KEEP of \n_0_FSM_onehot_fsm_reg[1]\ : signal is "yes";
  signal \n_0_FSM_onehot_fsm_reg[2]\ : STD_LOGIC;
  attribute RTL_KEEP of \n_0_FSM_onehot_fsm_reg[2]\ : signal is "yes";
  signal \n_0_FSM_onehot_fsm_reg[3]\ : STD_LOGIC;
  attribute RTL_KEEP of \n_0_FSM_onehot_fsm_reg[3]\ : signal is "yes";
  signal \n_0_FSM_onehot_fsm_reg[4]\ : STD_LOGIC;
  attribute RTL_KEEP of \n_0_FSM_onehot_fsm_reg[4]\ : signal is "yes";
  signal \n_0_FSM_onehot_fsm_reg[5]\ : STD_LOGIC;
  attribute RTL_KEEP of \n_0_FSM_onehot_fsm_reg[5]\ : signal is "yes";
  signal \n_0_FSM_sequential_fsm_rx[1]_i_2__0\ : STD_LOGIC;
  signal \n_0_FSM_sequential_fsm_rx[2]_i_2__0\ : STD_LOGIC;
  signal \n_0_adapt_done_cnt_i_1__0\ : STD_LOGIC;
  signal n_0_adapt_done_cnt_reg : STD_LOGIC;
  signal \n_0_converge_cnt[11]_i_3__0\ : STD_LOGIC;
  signal \n_0_converge_cnt[11]_i_4__0\ : STD_LOGIC;
  signal \n_0_converge_cnt[11]_i_5__0\ : STD_LOGIC;
  signal \n_0_converge_cnt[11]_i_6__0\ : STD_LOGIC;
  signal \n_0_converge_cnt[15]_i_3__0\ : STD_LOGIC;
  signal \n_0_converge_cnt[15]_i_4__0\ : STD_LOGIC;
  signal \n_0_converge_cnt[15]_i_5__0\ : STD_LOGIC;
  signal \n_0_converge_cnt[15]_i_6__0\ : STD_LOGIC;
  signal \n_0_converge_cnt[19]_i_3__0\ : STD_LOGIC;
  signal \n_0_converge_cnt[19]_i_4__0\ : STD_LOGIC;
  signal \n_0_converge_cnt[19]_i_5__0\ : STD_LOGIC;
  signal \n_0_converge_cnt[19]_i_6__0\ : STD_LOGIC;
  signal \n_0_converge_cnt[22]_i_3__0\ : STD_LOGIC;
  signal \n_0_converge_cnt[22]_i_4__0\ : STD_LOGIC;
  signal \n_0_converge_cnt[22]_i_5__0\ : STD_LOGIC;
  signal \n_0_converge_cnt[3]_i_3__0\ : STD_LOGIC;
  signal \n_0_converge_cnt[3]_i_4__0\ : STD_LOGIC;
  signal \n_0_converge_cnt[3]_i_5__0\ : STD_LOGIC;
  signal \n_0_converge_cnt[3]_i_6__0\ : STD_LOGIC;
  signal \n_0_converge_cnt[7]_i_3__0\ : STD_LOGIC;
  signal \n_0_converge_cnt[7]_i_4__0\ : STD_LOGIC;
  signal \n_0_converge_cnt[7]_i_5__0\ : STD_LOGIC;
  signal \n_0_converge_cnt[7]_i_6__0\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[0]\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[10]\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[11]\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[11]_i_2__0\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[12]\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[13]\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[14]\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[15]\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[15]_i_2__0\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[16]\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[17]\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[18]\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[19]\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[19]_i_2__0\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[1]\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[20]\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[21]\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[22]\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[2]\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[3]\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[3]_i_2__0\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[4]\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[5]\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[6]\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[7]\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[7]_i_2__0\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[8]\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[9]\ : STD_LOGIC;
  signal \n_0_lffs_sel_i_1__0\ : STD_LOGIC;
  signal \n_0_lffs_sel_i_2__0\ : STD_LOGIC;
  signal \n_0_new_txcoeff[17]_i_1__0\ : STD_LOGIC;
  signal \n_0_rxeq_adapt_done_reg_i_2__0\ : STD_LOGIC;
  signal \n_1_converge_cnt_reg[11]_i_2__0\ : STD_LOGIC;
  signal \n_1_converge_cnt_reg[15]_i_2__0\ : STD_LOGIC;
  signal \n_1_converge_cnt_reg[19]_i_2__0\ : STD_LOGIC;
  signal \n_1_converge_cnt_reg[3]_i_2__0\ : STD_LOGIC;
  signal \n_1_converge_cnt_reg[7]_i_2__0\ : STD_LOGIC;
  signal \n_2_converge_cnt_reg[11]_i_2__0\ : STD_LOGIC;
  signal \n_2_converge_cnt_reg[15]_i_2__0\ : STD_LOGIC;
  signal \n_2_converge_cnt_reg[19]_i_2__0\ : STD_LOGIC;
  signal \n_2_converge_cnt_reg[22]_i_2__0\ : STD_LOGIC;
  signal \n_2_converge_cnt_reg[3]_i_2__0\ : STD_LOGIC;
  signal \n_2_converge_cnt_reg[7]_i_2__0\ : STD_LOGIC;
  signal \n_3_converge_cnt_reg[11]_i_2__0\ : STD_LOGIC;
  signal \n_3_converge_cnt_reg[15]_i_2__0\ : STD_LOGIC;
  signal \n_3_converge_cnt_reg[19]_i_2__0\ : STD_LOGIC;
  signal \n_3_converge_cnt_reg[22]_i_2__0\ : STD_LOGIC;
  signal \n_3_converge_cnt_reg[3]_i_2__0\ : STD_LOGIC;
  signal \n_3_converge_cnt_reg[7]_i_2__0\ : STD_LOGIC;
  signal new_txcoeff : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal new_txcoeff_done : STD_LOGIC;
  signal new_txcoeff_req_reg1 : STD_LOGIC;
  signal new_txcoeff_req_reg2 : STD_LOGIC;
  signal preset_done : STD_LOGIC;
  signal preset_reg1 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal preset_reg2 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal preset_valid_reg1 : STD_LOGIC;
  signal preset_valid_reg2 : STD_LOGIC;
  signal rxeq_adapt_done_reg0 : STD_LOGIC;
  signal rxeqscan_adapt_done : STD_LOGIC;
  signal rxeqscan_lffs_sel : STD_LOGIC;
  signal rxeqscan_new_txcoeff_done : STD_LOGIC;
  signal rxeqscan_preset_done : STD_LOGIC;
  signal txcoeff_reg1 : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal txcoeff_reg2 : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal txpreset_reg1 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal txpreset_reg2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_converge_cnt_reg[22]_i_2__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_converge_cnt_reg[22]_i_2__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_fsm[4]_i_7__0\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \FSM_onehot_fsm[5]_i_3__0\ : label is "soft_lutpair40";
  attribute KEEP : string;
  attribute KEEP of \FSM_onehot_fsm_reg[0]\ : label is "yes";
  attribute KEEP of \FSM_onehot_fsm_reg[1]\ : label is "yes";
  attribute KEEP of \FSM_onehot_fsm_reg[2]\ : label is "yes";
  attribute KEEP of \FSM_onehot_fsm_reg[3]\ : label is "yes";
  attribute KEEP of \FSM_onehot_fsm_reg[4]\ : label is "yes";
  attribute KEEP of \FSM_onehot_fsm_reg[5]\ : label is "yes";
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \fs_reg1_reg[0]\ : label is std.standard.true;
  attribute KEEP of \fs_reg1_reg[0]\ : label is "yes";
  attribute ASYNC_REG of \fs_reg1_reg[1]\ : label is std.standard.true;
  attribute KEEP of \fs_reg1_reg[1]\ : label is "yes";
  attribute ASYNC_REG of \fs_reg1_reg[2]\ : label is std.standard.true;
  attribute KEEP of \fs_reg1_reg[2]\ : label is "yes";
  attribute ASYNC_REG of \fs_reg1_reg[3]\ : label is std.standard.true;
  attribute KEEP of \fs_reg1_reg[3]\ : label is "yes";
  attribute ASYNC_REG of \fs_reg1_reg[4]\ : label is std.standard.true;
  attribute KEEP of \fs_reg1_reg[4]\ : label is "yes";
  attribute ASYNC_REG of \fs_reg1_reg[5]\ : label is std.standard.true;
  attribute KEEP of \fs_reg1_reg[5]\ : label is "yes";
  attribute ASYNC_REG of \fs_reg2_reg[0]\ : label is std.standard.true;
  attribute KEEP of \fs_reg2_reg[0]\ : label is "yes";
  attribute ASYNC_REG of \fs_reg2_reg[1]\ : label is std.standard.true;
  attribute KEEP of \fs_reg2_reg[1]\ : label is "yes";
  attribute ASYNC_REG of \fs_reg2_reg[2]\ : label is std.standard.true;
  attribute KEEP of \fs_reg2_reg[2]\ : label is "yes";
  attribute ASYNC_REG of \fs_reg2_reg[3]\ : label is std.standard.true;
  attribute KEEP of \fs_reg2_reg[3]\ : label is "yes";
  attribute ASYNC_REG of \fs_reg2_reg[4]\ : label is std.standard.true;
  attribute KEEP of \fs_reg2_reg[4]\ : label is "yes";
  attribute ASYNC_REG of \fs_reg2_reg[5]\ : label is std.standard.true;
  attribute KEEP of \fs_reg2_reg[5]\ : label is "yes";
  attribute ASYNC_REG of \lf_reg1_reg[0]\ : label is std.standard.true;
  attribute KEEP of \lf_reg1_reg[0]\ : label is "yes";
  attribute ASYNC_REG of \lf_reg1_reg[1]\ : label is std.standard.true;
  attribute KEEP of \lf_reg1_reg[1]\ : label is "yes";
  attribute ASYNC_REG of \lf_reg1_reg[2]\ : label is std.standard.true;
  attribute KEEP of \lf_reg1_reg[2]\ : label is "yes";
  attribute ASYNC_REG of \lf_reg1_reg[3]\ : label is std.standard.true;
  attribute KEEP of \lf_reg1_reg[3]\ : label is "yes";
  attribute ASYNC_REG of \lf_reg1_reg[4]\ : label is std.standard.true;
  attribute KEEP of \lf_reg1_reg[4]\ : label is "yes";
  attribute ASYNC_REG of \lf_reg1_reg[5]\ : label is std.standard.true;
  attribute KEEP of \lf_reg1_reg[5]\ : label is "yes";
  attribute ASYNC_REG of \lf_reg2_reg[0]\ : label is std.standard.true;
  attribute KEEP of \lf_reg2_reg[0]\ : label is "yes";
  attribute ASYNC_REG of \lf_reg2_reg[1]\ : label is std.standard.true;
  attribute KEEP of \lf_reg2_reg[1]\ : label is "yes";
  attribute ASYNC_REG of \lf_reg2_reg[2]\ : label is std.standard.true;
  attribute KEEP of \lf_reg2_reg[2]\ : label is "yes";
  attribute ASYNC_REG of \lf_reg2_reg[3]\ : label is std.standard.true;
  attribute KEEP of \lf_reg2_reg[3]\ : label is "yes";
  attribute ASYNC_REG of \lf_reg2_reg[4]\ : label is std.standard.true;
  attribute KEEP of \lf_reg2_reg[4]\ : label is "yes";
  attribute ASYNC_REG of \lf_reg2_reg[5]\ : label is std.standard.true;
  attribute KEEP of \lf_reg2_reg[5]\ : label is "yes";
  attribute ASYNC_REG of new_txcoeff_req_reg1_reg : label is std.standard.true;
  attribute KEEP of new_txcoeff_req_reg1_reg : label is "yes";
  attribute ASYNC_REG of new_txcoeff_req_reg2_reg : label is std.standard.true;
  attribute KEEP of new_txcoeff_req_reg2_reg : label is "yes";
  attribute ASYNC_REG of \preset_reg1_reg[0]\ : label is std.standard.true;
  attribute KEEP of \preset_reg1_reg[0]\ : label is "yes";
  attribute ASYNC_REG of \preset_reg1_reg[1]\ : label is std.standard.true;
  attribute KEEP of \preset_reg1_reg[1]\ : label is "yes";
  attribute ASYNC_REG of \preset_reg1_reg[2]\ : label is std.standard.true;
  attribute KEEP of \preset_reg1_reg[2]\ : label is "yes";
  attribute ASYNC_REG of \preset_reg2_reg[0]\ : label is std.standard.true;
  attribute KEEP of \preset_reg2_reg[0]\ : label is "yes";
  attribute ASYNC_REG of \preset_reg2_reg[1]\ : label is std.standard.true;
  attribute KEEP of \preset_reg2_reg[1]\ : label is "yes";
  attribute ASYNC_REG of \preset_reg2_reg[2]\ : label is std.standard.true;
  attribute KEEP of \preset_reg2_reg[2]\ : label is "yes";
  attribute ASYNC_REG of preset_valid_reg1_reg : label is std.standard.true;
  attribute KEEP of preset_valid_reg1_reg : label is "yes";
  attribute ASYNC_REG of preset_valid_reg2_reg : label is std.standard.true;
  attribute KEEP of preset_valid_reg2_reg : label is "yes";
  attribute SOFT_HLUTNM of \rxeq_adapt_done_i_2__0\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \rxeq_adapt_done_reg_i_1__0\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \rxeq_done_i_1__0\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \rxeq_new_txcoeff[0]_i_1__0\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \rxeq_new_txcoeff[10]_i_1__0\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \rxeq_new_txcoeff[11]_i_1__0\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \rxeq_new_txcoeff[12]_i_1__0\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \rxeq_new_txcoeff[13]_i_1__0\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \rxeq_new_txcoeff[14]_i_1__0\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \rxeq_new_txcoeff[15]_i_1__0\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \rxeq_new_txcoeff[16]_i_1__0\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \rxeq_new_txcoeff[17]_i_1__0\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \rxeq_new_txcoeff[17]_i_2__0\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \rxeq_new_txcoeff[2]_i_1__0\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \rxeq_new_txcoeff[3]_i_1__0\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \rxeq_new_txcoeff[4]_i_1__0\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \rxeq_new_txcoeff[5]_i_1__0\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \rxeq_new_txcoeff[6]_i_1__0\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \rxeq_new_txcoeff[7]_i_1__0\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \rxeq_new_txcoeff[8]_i_1__0\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \rxeq_new_txcoeff[9]_i_1__0\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \rxeq_new_txcoeff_req_i_1__0\ : label is "soft_lutpair43";
  attribute ASYNC_REG of \txcoeff_reg1_reg[0]\ : label is std.standard.true;
  attribute KEEP of \txcoeff_reg1_reg[0]\ : label is "yes";
  attribute ASYNC_REG of \txcoeff_reg1_reg[10]\ : label is std.standard.true;
  attribute KEEP of \txcoeff_reg1_reg[10]\ : label is "yes";
  attribute ASYNC_REG of \txcoeff_reg1_reg[11]\ : label is std.standard.true;
  attribute KEEP of \txcoeff_reg1_reg[11]\ : label is "yes";
  attribute ASYNC_REG of \txcoeff_reg1_reg[12]\ : label is std.standard.true;
  attribute KEEP of \txcoeff_reg1_reg[12]\ : label is "yes";
  attribute ASYNC_REG of \txcoeff_reg1_reg[13]\ : label is std.standard.true;
  attribute KEEP of \txcoeff_reg1_reg[13]\ : label is "yes";
  attribute ASYNC_REG of \txcoeff_reg1_reg[14]\ : label is std.standard.true;
  attribute KEEP of \txcoeff_reg1_reg[14]\ : label is "yes";
  attribute ASYNC_REG of \txcoeff_reg1_reg[15]\ : label is std.standard.true;
  attribute KEEP of \txcoeff_reg1_reg[15]\ : label is "yes";
  attribute ASYNC_REG of \txcoeff_reg1_reg[16]\ : label is std.standard.true;
  attribute KEEP of \txcoeff_reg1_reg[16]\ : label is "yes";
  attribute ASYNC_REG of \txcoeff_reg1_reg[17]\ : label is std.standard.true;
  attribute KEEP of \txcoeff_reg1_reg[17]\ : label is "yes";
  attribute ASYNC_REG of \txcoeff_reg1_reg[1]\ : label is std.standard.true;
  attribute KEEP of \txcoeff_reg1_reg[1]\ : label is "yes";
  attribute ASYNC_REG of \txcoeff_reg1_reg[2]\ : label is std.standard.true;
  attribute KEEP of \txcoeff_reg1_reg[2]\ : label is "yes";
  attribute ASYNC_REG of \txcoeff_reg1_reg[3]\ : label is std.standard.true;
  attribute KEEP of \txcoeff_reg1_reg[3]\ : label is "yes";
  attribute ASYNC_REG of \txcoeff_reg1_reg[4]\ : label is std.standard.true;
  attribute KEEP of \txcoeff_reg1_reg[4]\ : label is "yes";
  attribute ASYNC_REG of \txcoeff_reg1_reg[5]\ : label is std.standard.true;
  attribute KEEP of \txcoeff_reg1_reg[5]\ : label is "yes";
  attribute ASYNC_REG of \txcoeff_reg1_reg[6]\ : label is std.standard.true;
  attribute KEEP of \txcoeff_reg1_reg[6]\ : label is "yes";
  attribute ASYNC_REG of \txcoeff_reg1_reg[7]\ : label is std.standard.true;
  attribute KEEP of \txcoeff_reg1_reg[7]\ : label is "yes";
  attribute ASYNC_REG of \txcoeff_reg1_reg[8]\ : label is std.standard.true;
  attribute KEEP of \txcoeff_reg1_reg[8]\ : label is "yes";
  attribute ASYNC_REG of \txcoeff_reg1_reg[9]\ : label is std.standard.true;
  attribute KEEP of \txcoeff_reg1_reg[9]\ : label is "yes";
  attribute ASYNC_REG of \txcoeff_reg2_reg[0]\ : label is std.standard.true;
  attribute KEEP of \txcoeff_reg2_reg[0]\ : label is "yes";
  attribute ASYNC_REG of \txcoeff_reg2_reg[10]\ : label is std.standard.true;
  attribute KEEP of \txcoeff_reg2_reg[10]\ : label is "yes";
  attribute ASYNC_REG of \txcoeff_reg2_reg[11]\ : label is std.standard.true;
  attribute KEEP of \txcoeff_reg2_reg[11]\ : label is "yes";
  attribute ASYNC_REG of \txcoeff_reg2_reg[12]\ : label is std.standard.true;
  attribute KEEP of \txcoeff_reg2_reg[12]\ : label is "yes";
  attribute ASYNC_REG of \txcoeff_reg2_reg[13]\ : label is std.standard.true;
  attribute KEEP of \txcoeff_reg2_reg[13]\ : label is "yes";
  attribute ASYNC_REG of \txcoeff_reg2_reg[14]\ : label is std.standard.true;
  attribute KEEP of \txcoeff_reg2_reg[14]\ : label is "yes";
  attribute ASYNC_REG of \txcoeff_reg2_reg[15]\ : label is std.standard.true;
  attribute KEEP of \txcoeff_reg2_reg[15]\ : label is "yes";
  attribute ASYNC_REG of \txcoeff_reg2_reg[16]\ : label is std.standard.true;
  attribute KEEP of \txcoeff_reg2_reg[16]\ : label is "yes";
  attribute ASYNC_REG of \txcoeff_reg2_reg[17]\ : label is std.standard.true;
  attribute KEEP of \txcoeff_reg2_reg[17]\ : label is "yes";
  attribute ASYNC_REG of \txcoeff_reg2_reg[1]\ : label is std.standard.true;
  attribute KEEP of \txcoeff_reg2_reg[1]\ : label is "yes";
  attribute ASYNC_REG of \txcoeff_reg2_reg[2]\ : label is std.standard.true;
  attribute KEEP of \txcoeff_reg2_reg[2]\ : label is "yes";
  attribute ASYNC_REG of \txcoeff_reg2_reg[3]\ : label is std.standard.true;
  attribute KEEP of \txcoeff_reg2_reg[3]\ : label is "yes";
  attribute ASYNC_REG of \txcoeff_reg2_reg[4]\ : label is std.standard.true;
  attribute KEEP of \txcoeff_reg2_reg[4]\ : label is "yes";
  attribute ASYNC_REG of \txcoeff_reg2_reg[5]\ : label is std.standard.true;
  attribute KEEP of \txcoeff_reg2_reg[5]\ : label is "yes";
  attribute ASYNC_REG of \txcoeff_reg2_reg[6]\ : label is std.standard.true;
  attribute KEEP of \txcoeff_reg2_reg[6]\ : label is "yes";
  attribute ASYNC_REG of \txcoeff_reg2_reg[7]\ : label is std.standard.true;
  attribute KEEP of \txcoeff_reg2_reg[7]\ : label is "yes";
  attribute ASYNC_REG of \txcoeff_reg2_reg[8]\ : label is std.standard.true;
  attribute KEEP of \txcoeff_reg2_reg[8]\ : label is "yes";
  attribute ASYNC_REG of \txcoeff_reg2_reg[9]\ : label is std.standard.true;
  attribute KEEP of \txcoeff_reg2_reg[9]\ : label is "yes";
  attribute ASYNC_REG of \txpreset_reg1_reg[0]\ : label is std.standard.true;
  attribute KEEP of \txpreset_reg1_reg[0]\ : label is "yes";
  attribute ASYNC_REG of \txpreset_reg1_reg[1]\ : label is std.standard.true;
  attribute KEEP of \txpreset_reg1_reg[1]\ : label is "yes";
  attribute ASYNC_REG of \txpreset_reg1_reg[2]\ : label is std.standard.true;
  attribute KEEP of \txpreset_reg1_reg[2]\ : label is "yes";
  attribute ASYNC_REG of \txpreset_reg1_reg[3]\ : label is std.standard.true;
  attribute KEEP of \txpreset_reg1_reg[3]\ : label is "yes";
  attribute ASYNC_REG of \txpreset_reg2_reg[0]\ : label is std.standard.true;
  attribute KEEP of \txpreset_reg2_reg[0]\ : label is "yes";
  attribute ASYNC_REG of \txpreset_reg2_reg[1]\ : label is std.standard.true;
  attribute KEEP of \txpreset_reg2_reg[1]\ : label is "yes";
  attribute ASYNC_REG of \txpreset_reg2_reg[2]\ : label is std.standard.true;
  attribute KEEP of \txpreset_reg2_reg[2]\ : label is "yes";
  attribute ASYNC_REG of \txpreset_reg2_reg[3]\ : label is std.standard.true;
  attribute KEEP of \txpreset_reg2_reg[3]\ : label is "yes";
begin
\FSM_onehot_fsm[1]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000F0F0111CDDD"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_reg[4]\,
      I1 => \n_0_FSM_onehot_fsm_reg[3]\,
      I2 => new_txcoeff_req_reg2,
      I3 => \n_0_FSM_onehot_fsm_reg[5]\,
      I4 => preset_valid_reg2,
      I5 => \n_0_FSM_onehot_fsm_reg[1]\,
      O => \n_0_FSM_onehot_fsm[1]_i_1__1\
    );
\FSM_onehot_fsm[3]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
    port map (
      I0 => preset_valid_reg2,
      I1 => \n_0_FSM_onehot_fsm_reg[3]\,
      I2 => \n_0_FSM_onehot_fsm_reg[1]\,
      O => \n_0_FSM_onehot_fsm[3]_i_1__1\
    );
\FSM_onehot_fsm[4]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FF40FF40FF40"
    )
    port map (
      I0 => preset_valid_reg2,
      I1 => new_txcoeff_req_reg2,
      I2 => \n_0_FSM_onehot_fsm_reg[1]\,
      I3 => \n_0_FSM_onehot_fsm[4]_i_2__0\,
      I4 => \n_0_FSM_onehot_fsm[4]_i_3__0\,
      I5 => \n_0_FSM_onehot_fsm[4]_i_4__0\,
      O => \n_0_FSM_onehot_fsm[4]_i_1__1\
    );
\FSM_onehot_fsm[4]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000EF00000000"
    )
    port map (
      I0 => \out\(0),
      I1 => n_0_adapt_done_cnt_reg,
      I2 => \out\(1),
      I3 => \n_0_FSM_onehot_fsm_reg[1]\,
      I4 => \n_0_FSM_onehot_fsm_reg[3]\,
      I5 => \n_0_FSM_onehot_fsm_reg[4]\,
      O => \n_0_FSM_onehot_fsm[4]_i_2__0\
    );
\FSM_onehot_fsm[4]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0200000000000000"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm[4]_i_5__0\,
      I1 => \n_0_converge_cnt_reg[1]\,
      I2 => \n_0_converge_cnt_reg[0]\,
      I3 => \n_0_converge_cnt_reg[9]\,
      I4 => \n_0_converge_cnt_reg[18]\,
      I5 => \n_0_FSM_onehot_fsm[4]_i_6__0\,
      O => \n_0_FSM_onehot_fsm[4]_i_3__0\
    );
\FSM_onehot_fsm[4]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000900000099000"
    )
    port map (
      I0 => \n_0_converge_cnt_reg[8]\,
      I1 => \n_0_converge_cnt_reg[11]\,
      I2 => \n_0_converge_cnt_reg[19]\,
      I3 => \n_0_converge_cnt_reg[21]\,
      I4 => \n_0_converge_cnt_reg[22]\,
      I5 => \n_0_FSM_onehot_fsm[4]_i_7__0\,
      O => \n_0_FSM_onehot_fsm[4]_i_4__0\
    );
\FSM_onehot_fsm[4]_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
    port map (
      I0 => \n_0_converge_cnt_reg[10]\,
      I1 => \n_0_converge_cnt_reg[15]\,
      I2 => \n_0_converge_cnt_reg[17]\,
      I3 => \n_0_converge_cnt_reg[16]\,
      I4 => \n_0_FSM_onehot_fsm[4]_i_8__0\,
      O => \n_0_FSM_onehot_fsm[4]_i_5__0\
    );
\FSM_onehot_fsm[4]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100001000000000"
    )
    port map (
      I0 => \n_0_converge_cnt_reg[20]\,
      I1 => \n_0_converge_cnt_reg[6]\,
      I2 => \n_0_converge_cnt_reg[8]\,
      I3 => \n_0_converge_cnt_reg[2]\,
      I4 => \n_0_converge_cnt_reg[7]\,
      I5 => \n_0_FSM_onehot_fsm[4]_i_9__0\,
      O => \n_0_FSM_onehot_fsm[4]_i_6__0\
    );
\FSM_onehot_fsm[4]_i_7__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \out\(1),
      I1 => \out\(0),
      O => \n_0_FSM_onehot_fsm[4]_i_7__0\
    );
\FSM_onehot_fsm[4]_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
    port map (
      I0 => \n_0_converge_cnt_reg[12]\,
      I1 => \n_0_converge_cnt_reg[5]\,
      I2 => \n_0_converge_cnt_reg[3]\,
      I3 => \n_0_FSM_onehot_fsm_reg[1]\,
      I4 => \n_0_converge_cnt_reg[4]\,
      I5 => \n_0_converge_cnt_reg[14]\,
      O => \n_0_FSM_onehot_fsm[4]_i_8__0\
    );
\FSM_onehot_fsm[4]_i_9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA000000000000BA"
    )
    port map (
      I0 => \n_0_converge_cnt_reg[22]\,
      I1 => \out\(0),
      I2 => \out\(1),
      I3 => \n_0_converge_cnt_reg[13]\,
      I4 => \n_0_converge_cnt_reg[11]\,
      I5 => \n_0_converge_cnt_reg[19]\,
      O => \n_0_FSM_onehot_fsm[4]_i_9__0\
    );
\FSM_onehot_fsm[5]_i_10__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001000"
    )
    port map (
      I0 => \n_0_converge_cnt_reg[12]\,
      I1 => \n_0_converge_cnt_reg[5]\,
      I2 => \n_0_converge_cnt_reg[15]\,
      I3 => \n_0_FSM_onehot_fsm_reg[4]\,
      I4 => \n_0_converge_cnt_reg[4]\,
      I5 => \n_0_converge_cnt_reg[14]\,
      O => \n_0_FSM_onehot_fsm[5]_i_10__0\
    );
\FSM_onehot_fsm[5]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA808080AA80AAAA"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm[5]_i_2__1\,
      I1 => \n_0_FSM_onehot_fsm[5]_i_3__0\,
      I2 => \n_0_FSM_onehot_fsm[5]_i_4__0\,
      I3 => fsm1,
      I4 => \n_0_FSM_onehot_fsm_reg[4]\,
      I5 => \n_0_FSM_onehot_fsm[5]_i_6__0\,
      O => \n_0_FSM_onehot_fsm[5]_i_1__1\
    );
\FSM_onehot_fsm[5]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_reg[1]\,
      I1 => \n_0_FSM_onehot_fsm_reg[3]\,
      O => \n_0_FSM_onehot_fsm[5]_i_2__1\
    );
\FSM_onehot_fsm[5]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"42440000"
    )
    port map (
      I0 => \n_0_converge_cnt_reg[21]\,
      I1 => \n_0_converge_cnt_reg[22]\,
      I2 => \out\(0),
      I3 => \out\(1),
      I4 => \n_0_FSM_onehot_fsm[5]_i_7__0\,
      O => \n_0_FSM_onehot_fsm[5]_i_3__0\
    );
\FSM_onehot_fsm[5]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm[5]_i_8__0\,
      I1 => \n_0_converge_cnt_reg[6]\,
      I2 => \n_0_converge_cnt_reg[20]\,
      I3 => \n_0_converge_cnt_reg[1]\,
      I4 => \n_0_converge_cnt_reg[0]\,
      I5 => \n_0_FSM_onehot_fsm[5]_i_9__0\,
      O => \n_0_FSM_onehot_fsm[5]_i_4__0\
    );
\FSM_onehot_fsm[5]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
    port map (
      I0 => \out\(1),
      I1 => n_0_adapt_done_cnt_reg,
      I2 => \out\(0),
      O => fsm1
    );
\FSM_onehot_fsm[5]_i_6__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_reg[5]\,
      I1 => new_txcoeff_req_reg2,
      O => \n_0_FSM_onehot_fsm[5]_i_6__0\
    );
\FSM_onehot_fsm[5]_i_7__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000008"
    )
    port map (
      I0 => \n_0_converge_cnt_reg[7]\,
      I1 => \n_0_converge_cnt_reg[2]\,
      I2 => \n_0_converge_cnt_reg[11]\,
      I3 => \n_0_converge_cnt_reg[13]\,
      I4 => \n_0_converge_cnt_reg[8]\,
      O => \n_0_FSM_onehot_fsm[5]_i_7__0\
    );
\FSM_onehot_fsm[5]_i_8__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
    port map (
      I0 => \n_0_converge_cnt_reg[16]\,
      I1 => \n_0_converge_cnt_reg[10]\,
      I2 => \n_0_converge_cnt_reg[17]\,
      I3 => \n_0_converge_cnt_reg[3]\,
      I4 => \n_0_FSM_onehot_fsm[5]_i_10__0\,
      O => \n_0_FSM_onehot_fsm[5]_i_8__0\
    );
\FSM_onehot_fsm[5]_i_9__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"81000000"
    )
    port map (
      I0 => \n_0_converge_cnt_reg[19]\,
      I1 => \n_0_converge_cnt_reg[21]\,
      I2 => \n_0_converge_cnt_reg[13]\,
      I3 => \n_0_converge_cnt_reg[9]\,
      I4 => \n_0_converge_cnt_reg[18]\,
      O => \n_0_FSM_onehot_fsm[5]_i_9__0\
    );
\FSM_onehot_fsm_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
    port map (
      C => I2,
      CE => '1',
      D => '0',
      Q => \n_0_FSM_onehot_fsm_reg[0]\,
      R => \p_0_in__0\
    );
\FSM_onehot_fsm_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => '1',
      D => \n_0_FSM_onehot_fsm[1]_i_1__1\,
      Q => \n_0_FSM_onehot_fsm_reg[1]\,
      S => \p_0_in__0\
    );
\FSM_onehot_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => '1',
      D => '0',
      Q => \n_0_FSM_onehot_fsm_reg[2]\,
      R => \p_0_in__0\
    );
\FSM_onehot_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => '1',
      D => \n_0_FSM_onehot_fsm[3]_i_1__1\,
      Q => \n_0_FSM_onehot_fsm_reg[3]\,
      R => \p_0_in__0\
    );
\FSM_onehot_fsm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => '1',
      D => \n_0_FSM_onehot_fsm[4]_i_1__1\,
      Q => \n_0_FSM_onehot_fsm_reg[4]\,
      R => \p_0_in__0\
    );
\FSM_onehot_fsm_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => '1',
      D => \n_0_FSM_onehot_fsm[5]_i_1__1\,
      Q => \n_0_FSM_onehot_fsm_reg[5]\,
      R => \p_0_in__0\
    );
\FSM_sequential_fsm_rx[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B888B8BBB888"
    )
    port map (
      I0 => \n_0_FSM_sequential_fsm_rx[1]_i_2__0\,
      I1 => I4(2),
      I2 => I5,
      I3 => I4(0),
      I4 => I4(1),
      I5 => rxeqscan_preset_done,
      O => D(0)
    );
\FSM_sequential_fsm_rx[1]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000FF8000"
    )
    port map (
      I0 => Q(2),
      I1 => Q(0),
      I2 => Q(1),
      I3 => I4(0),
      I4 => I4(1),
      I5 => rxeqscan_new_txcoeff_done,
      O => \n_0_FSM_sequential_fsm_rx[1]_i_2__0\
    );
\FSM_sequential_fsm_rx[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55FEFFFF55FE0000"
    )
    port map (
      I0 => I4(0),
      I1 => \out\(1),
      I2 => \out\(0),
      I3 => I4(1),
      I4 => I4(2),
      I5 => \n_0_FSM_sequential_fsm_rx[2]_i_2__0\,
      O => D(1)
    );
\FSM_sequential_fsm_rx[2]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"04FF040000000000"
    )
    port map (
      I0 => Q(2),
      I1 => Q(1),
      I2 => Q(0),
      I3 => I4(0),
      I4 => rxeqscan_preset_done,
      I5 => I4(1),
      O => \n_0_FSM_sequential_fsm_rx[2]_i_2__0\
    );
\adapt_done_cnt_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FF7000"
    )
    port map (
      I0 => \out\(0),
      I1 => \out\(1),
      I2 => \n_0_FSM_onehot_fsm_reg[5]\,
      I3 => adapt_done_cnt,
      I4 => n_0_adapt_done_cnt_reg,
      O => \n_0_adapt_done_cnt_i_1__0\
    );
\adapt_done_cnt_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F000F101FFFFF101"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_reg[1]\,
      I1 => \n_0_FSM_onehot_fsm_reg[3]\,
      I2 => \n_0_FSM_onehot_fsm_reg[4]\,
      I3 => fsm1,
      I4 => \n_0_FSM_onehot_fsm_reg[5]\,
      I5 => new_txcoeff_req_reg2,
      O => adapt_done_cnt
    );
adapt_done_cnt_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => '1',
      D => \n_0_adapt_done_cnt_i_1__0\,
      Q => n_0_adapt_done_cnt_reg,
      R => \p_0_in__0\
    );
\adapt_done_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8880000"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_reg[5]\,
      I1 => n_0_adapt_done_cnt_reg,
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => new_txcoeff_req_reg2,
      O => adapt_done
    );
adapt_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => '1',
      D => adapt_done,
      Q => rxeqscan_adapt_done,
      R => \p_0_in__0\
    );
\converge_cnt[0]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA20000"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_reg[4]\,
      I1 => \out\(1),
      I2 => n_0_adapt_done_cnt_reg,
      I3 => \out\(0),
      I4 => converge_cnt0(0),
      O => converge_cnt(0)
    );
\converge_cnt[10]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA20000"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_reg[4]\,
      I1 => \out\(1),
      I2 => n_0_adapt_done_cnt_reg,
      I3 => \out\(0),
      I4 => converge_cnt0(10),
      O => converge_cnt(10)
    );
\converge_cnt[11]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA20000"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_reg[4]\,
      I1 => \out\(1),
      I2 => n_0_adapt_done_cnt_reg,
      I3 => \out\(0),
      I4 => converge_cnt0(11),
      O => converge_cnt(11)
    );
\converge_cnt[11]_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_converge_cnt_reg[11]\,
      O => \n_0_converge_cnt[11]_i_3__0\
    );
\converge_cnt[11]_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_converge_cnt_reg[10]\,
      O => \n_0_converge_cnt[11]_i_4__0\
    );
\converge_cnt[11]_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_converge_cnt_reg[9]\,
      O => \n_0_converge_cnt[11]_i_5__0\
    );
\converge_cnt[11]_i_6__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_converge_cnt_reg[8]\,
      O => \n_0_converge_cnt[11]_i_6__0\
    );
\converge_cnt[12]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA20000"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_reg[4]\,
      I1 => \out\(1),
      I2 => n_0_adapt_done_cnt_reg,
      I3 => \out\(0),
      I4 => converge_cnt0(12),
      O => converge_cnt(12)
    );
\converge_cnt[13]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA20000"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_reg[4]\,
      I1 => \out\(1),
      I2 => n_0_adapt_done_cnt_reg,
      I3 => \out\(0),
      I4 => converge_cnt0(13),
      O => converge_cnt(13)
    );
\converge_cnt[14]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA20000"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_reg[4]\,
      I1 => \out\(1),
      I2 => n_0_adapt_done_cnt_reg,
      I3 => \out\(0),
      I4 => converge_cnt0(14),
      O => converge_cnt(14)
    );
\converge_cnt[15]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA20000"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_reg[4]\,
      I1 => \out\(1),
      I2 => n_0_adapt_done_cnt_reg,
      I3 => \out\(0),
      I4 => converge_cnt0(15),
      O => converge_cnt(15)
    );
\converge_cnt[15]_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_converge_cnt_reg[15]\,
      O => \n_0_converge_cnt[15]_i_3__0\
    );
\converge_cnt[15]_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_converge_cnt_reg[14]\,
      O => \n_0_converge_cnt[15]_i_4__0\
    );
\converge_cnt[15]_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_converge_cnt_reg[13]\,
      O => \n_0_converge_cnt[15]_i_5__0\
    );
\converge_cnt[15]_i_6__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_converge_cnt_reg[12]\,
      O => \n_0_converge_cnt[15]_i_6__0\
    );
\converge_cnt[16]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA20000"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_reg[4]\,
      I1 => \out\(1),
      I2 => n_0_adapt_done_cnt_reg,
      I3 => \out\(0),
      I4 => converge_cnt0(16),
      O => converge_cnt(16)
    );
\converge_cnt[17]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA20000"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_reg[4]\,
      I1 => \out\(1),
      I2 => n_0_adapt_done_cnt_reg,
      I3 => \out\(0),
      I4 => converge_cnt0(17),
      O => converge_cnt(17)
    );
\converge_cnt[18]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA20000"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_reg[4]\,
      I1 => \out\(1),
      I2 => n_0_adapt_done_cnt_reg,
      I3 => \out\(0),
      I4 => converge_cnt0(18),
      O => converge_cnt(18)
    );
\converge_cnt[19]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA20000"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_reg[4]\,
      I1 => \out\(1),
      I2 => n_0_adapt_done_cnt_reg,
      I3 => \out\(0),
      I4 => converge_cnt0(19),
      O => converge_cnt(19)
    );
\converge_cnt[19]_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_converge_cnt_reg[19]\,
      O => \n_0_converge_cnt[19]_i_3__0\
    );
\converge_cnt[19]_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_converge_cnt_reg[18]\,
      O => \n_0_converge_cnt[19]_i_4__0\
    );
\converge_cnt[19]_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_converge_cnt_reg[17]\,
      O => \n_0_converge_cnt[19]_i_5__0\
    );
\converge_cnt[19]_i_6__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_converge_cnt_reg[16]\,
      O => \n_0_converge_cnt[19]_i_6__0\
    );
\converge_cnt[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA20000"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_reg[4]\,
      I1 => \out\(1),
      I2 => n_0_adapt_done_cnt_reg,
      I3 => \out\(0),
      I4 => converge_cnt0(1),
      O => converge_cnt(1)
    );
\converge_cnt[20]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA20000"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_reg[4]\,
      I1 => \out\(1),
      I2 => n_0_adapt_done_cnt_reg,
      I3 => \out\(0),
      I4 => converge_cnt0(20),
      O => converge_cnt(20)
    );
\converge_cnt[21]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA20000"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_reg[4]\,
      I1 => \out\(1),
      I2 => n_0_adapt_done_cnt_reg,
      I3 => \out\(0),
      I4 => converge_cnt0(21),
      O => converge_cnt(21)
    );
\converge_cnt[22]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA20000"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_reg[4]\,
      I1 => \out\(1),
      I2 => n_0_adapt_done_cnt_reg,
      I3 => \out\(0),
      I4 => converge_cnt0(22),
      O => converge_cnt(22)
    );
\converge_cnt[22]_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_converge_cnt_reg[22]\,
      O => \n_0_converge_cnt[22]_i_3__0\
    );
\converge_cnt[22]_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_converge_cnt_reg[21]\,
      O => \n_0_converge_cnt[22]_i_4__0\
    );
\converge_cnt[22]_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_converge_cnt_reg[20]\,
      O => \n_0_converge_cnt[22]_i_5__0\
    );
\converge_cnt[2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA20000"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_reg[4]\,
      I1 => \out\(1),
      I2 => n_0_adapt_done_cnt_reg,
      I3 => \out\(0),
      I4 => converge_cnt0(2),
      O => converge_cnt(2)
    );
\converge_cnt[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA20000"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_reg[4]\,
      I1 => \out\(1),
      I2 => n_0_adapt_done_cnt_reg,
      I3 => \out\(0),
      I4 => converge_cnt0(3),
      O => converge_cnt(3)
    );
\converge_cnt[3]_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_converge_cnt_reg[3]\,
      O => \n_0_converge_cnt[3]_i_3__0\
    );
\converge_cnt[3]_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_converge_cnt_reg[2]\,
      O => \n_0_converge_cnt[3]_i_4__0\
    );
\converge_cnt[3]_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_converge_cnt_reg[1]\,
      O => \n_0_converge_cnt[3]_i_5__0\
    );
\converge_cnt[3]_i_6__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \n_0_converge_cnt_reg[0]\,
      O => \n_0_converge_cnt[3]_i_6__0\
    );
\converge_cnt[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA20000"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_reg[4]\,
      I1 => \out\(1),
      I2 => n_0_adapt_done_cnt_reg,
      I3 => \out\(0),
      I4 => converge_cnt0(4),
      O => converge_cnt(4)
    );
\converge_cnt[5]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA20000"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_reg[4]\,
      I1 => \out\(1),
      I2 => n_0_adapt_done_cnt_reg,
      I3 => \out\(0),
      I4 => converge_cnt0(5),
      O => converge_cnt(5)
    );
\converge_cnt[6]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA20000"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_reg[4]\,
      I1 => \out\(1),
      I2 => n_0_adapt_done_cnt_reg,
      I3 => \out\(0),
      I4 => converge_cnt0(6),
      O => converge_cnt(6)
    );
\converge_cnt[7]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA20000"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_reg[4]\,
      I1 => \out\(1),
      I2 => n_0_adapt_done_cnt_reg,
      I3 => \out\(0),
      I4 => converge_cnt0(7),
      O => converge_cnt(7)
    );
\converge_cnt[7]_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_converge_cnt_reg[7]\,
      O => \n_0_converge_cnt[7]_i_3__0\
    );
\converge_cnt[7]_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_converge_cnt_reg[6]\,
      O => \n_0_converge_cnt[7]_i_4__0\
    );
\converge_cnt[7]_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_converge_cnt_reg[5]\,
      O => \n_0_converge_cnt[7]_i_5__0\
    );
\converge_cnt[7]_i_6__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_converge_cnt_reg[4]\,
      O => \n_0_converge_cnt[7]_i_6__0\
    );
\converge_cnt[8]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA20000"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_reg[4]\,
      I1 => \out\(1),
      I2 => n_0_adapt_done_cnt_reg,
      I3 => \out\(0),
      I4 => converge_cnt0(8),
      O => converge_cnt(8)
    );
\converge_cnt[9]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA20000"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_reg[4]\,
      I1 => \out\(1),
      I2 => n_0_adapt_done_cnt_reg,
      I3 => \out\(0),
      I4 => converge_cnt0(9),
      O => converge_cnt(9)
    );
\converge_cnt_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => '1',
      D => converge_cnt(0),
      Q => \n_0_converge_cnt_reg[0]\,
      R => \p_0_in__0\
    );
\converge_cnt_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => '1',
      D => converge_cnt(10),
      Q => \n_0_converge_cnt_reg[10]\,
      R => \p_0_in__0\
    );
\converge_cnt_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => '1',
      D => converge_cnt(11),
      Q => \n_0_converge_cnt_reg[11]\,
      R => \p_0_in__0\
    );
\converge_cnt_reg[11]_i_2__0\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_converge_cnt_reg[7]_i_2__0\,
      CO(3) => \n_0_converge_cnt_reg[11]_i_2__0\,
      CO(2) => \n_1_converge_cnt_reg[11]_i_2__0\,
      CO(1) => \n_2_converge_cnt_reg[11]_i_2__0\,
      CO(0) => \n_3_converge_cnt_reg[11]_i_2__0\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3 downto 0) => converge_cnt0(11 downto 8),
      S(3) => \n_0_converge_cnt[11]_i_3__0\,
      S(2) => \n_0_converge_cnt[11]_i_4__0\,
      S(1) => \n_0_converge_cnt[11]_i_5__0\,
      S(0) => \n_0_converge_cnt[11]_i_6__0\
    );
\converge_cnt_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => '1',
      D => converge_cnt(12),
      Q => \n_0_converge_cnt_reg[12]\,
      R => \p_0_in__0\
    );
\converge_cnt_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => '1',
      D => converge_cnt(13),
      Q => \n_0_converge_cnt_reg[13]\,
      R => \p_0_in__0\
    );
\converge_cnt_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => '1',
      D => converge_cnt(14),
      Q => \n_0_converge_cnt_reg[14]\,
      R => \p_0_in__0\
    );
\converge_cnt_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => '1',
      D => converge_cnt(15),
      Q => \n_0_converge_cnt_reg[15]\,
      R => \p_0_in__0\
    );
\converge_cnt_reg[15]_i_2__0\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_converge_cnt_reg[11]_i_2__0\,
      CO(3) => \n_0_converge_cnt_reg[15]_i_2__0\,
      CO(2) => \n_1_converge_cnt_reg[15]_i_2__0\,
      CO(1) => \n_2_converge_cnt_reg[15]_i_2__0\,
      CO(0) => \n_3_converge_cnt_reg[15]_i_2__0\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3 downto 0) => converge_cnt0(15 downto 12),
      S(3) => \n_0_converge_cnt[15]_i_3__0\,
      S(2) => \n_0_converge_cnt[15]_i_4__0\,
      S(1) => \n_0_converge_cnt[15]_i_5__0\,
      S(0) => \n_0_converge_cnt[15]_i_6__0\
    );
\converge_cnt_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => '1',
      D => converge_cnt(16),
      Q => \n_0_converge_cnt_reg[16]\,
      R => \p_0_in__0\
    );
\converge_cnt_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => '1',
      D => converge_cnt(17),
      Q => \n_0_converge_cnt_reg[17]\,
      R => \p_0_in__0\
    );
\converge_cnt_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => '1',
      D => converge_cnt(18),
      Q => \n_0_converge_cnt_reg[18]\,
      R => \p_0_in__0\
    );
\converge_cnt_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => '1',
      D => converge_cnt(19),
      Q => \n_0_converge_cnt_reg[19]\,
      R => \p_0_in__0\
    );
\converge_cnt_reg[19]_i_2__0\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_converge_cnt_reg[15]_i_2__0\,
      CO(3) => \n_0_converge_cnt_reg[19]_i_2__0\,
      CO(2) => \n_1_converge_cnt_reg[19]_i_2__0\,
      CO(1) => \n_2_converge_cnt_reg[19]_i_2__0\,
      CO(0) => \n_3_converge_cnt_reg[19]_i_2__0\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3 downto 0) => converge_cnt0(19 downto 16),
      S(3) => \n_0_converge_cnt[19]_i_3__0\,
      S(2) => \n_0_converge_cnt[19]_i_4__0\,
      S(1) => \n_0_converge_cnt[19]_i_5__0\,
      S(0) => \n_0_converge_cnt[19]_i_6__0\
    );
\converge_cnt_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => '1',
      D => converge_cnt(1),
      Q => \n_0_converge_cnt_reg[1]\,
      R => \p_0_in__0\
    );
\converge_cnt_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => '1',
      D => converge_cnt(20),
      Q => \n_0_converge_cnt_reg[20]\,
      R => \p_0_in__0\
    );
\converge_cnt_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => '1',
      D => converge_cnt(21),
      Q => \n_0_converge_cnt_reg[21]\,
      R => \p_0_in__0\
    );
\converge_cnt_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => '1',
      D => converge_cnt(22),
      Q => \n_0_converge_cnt_reg[22]\,
      R => \p_0_in__0\
    );
\converge_cnt_reg[22]_i_2__0\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_converge_cnt_reg[19]_i_2__0\,
      CO(3 downto 2) => \NLW_converge_cnt_reg[22]_i_2__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \n_2_converge_cnt_reg[22]_i_2__0\,
      CO(0) => \n_3_converge_cnt_reg[22]_i_2__0\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => \NLW_converge_cnt_reg[22]_i_2__0_O_UNCONNECTED\(3),
      O(2 downto 0) => converge_cnt0(22 downto 20),
      S(3) => '0',
      S(2) => \n_0_converge_cnt[22]_i_3__0\,
      S(1) => \n_0_converge_cnt[22]_i_4__0\,
      S(0) => \n_0_converge_cnt[22]_i_5__0\
    );
\converge_cnt_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => '1',
      D => converge_cnt(2),
      Q => \n_0_converge_cnt_reg[2]\,
      R => \p_0_in__0\
    );
\converge_cnt_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => '1',
      D => converge_cnt(3),
      Q => \n_0_converge_cnt_reg[3]\,
      R => \p_0_in__0\
    );
\converge_cnt_reg[3]_i_2__0\: unisim.vcomponents.CARRY4
    port map (
      CI => '0',
      CO(3) => \n_0_converge_cnt_reg[3]_i_2__0\,
      CO(2) => \n_1_converge_cnt_reg[3]_i_2__0\,
      CO(1) => \n_2_converge_cnt_reg[3]_i_2__0\,
      CO(0) => \n_3_converge_cnt_reg[3]_i_2__0\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => \n_0_converge_cnt_reg[0]\,
      O(3 downto 0) => converge_cnt0(3 downto 0),
      S(3) => \n_0_converge_cnt[3]_i_3__0\,
      S(2) => \n_0_converge_cnt[3]_i_4__0\,
      S(1) => \n_0_converge_cnt[3]_i_5__0\,
      S(0) => \n_0_converge_cnt[3]_i_6__0\
    );
\converge_cnt_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => '1',
      D => converge_cnt(4),
      Q => \n_0_converge_cnt_reg[4]\,
      R => \p_0_in__0\
    );
\converge_cnt_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => '1',
      D => converge_cnt(5),
      Q => \n_0_converge_cnt_reg[5]\,
      R => \p_0_in__0\
    );
\converge_cnt_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => '1',
      D => converge_cnt(6),
      Q => \n_0_converge_cnt_reg[6]\,
      R => \p_0_in__0\
    );
\converge_cnt_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => '1',
      D => converge_cnt(7),
      Q => \n_0_converge_cnt_reg[7]\,
      R => \p_0_in__0\
    );
\converge_cnt_reg[7]_i_2__0\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_converge_cnt_reg[3]_i_2__0\,
      CO(3) => \n_0_converge_cnt_reg[7]_i_2__0\,
      CO(2) => \n_1_converge_cnt_reg[7]_i_2__0\,
      CO(1) => \n_2_converge_cnt_reg[7]_i_2__0\,
      CO(0) => \n_3_converge_cnt_reg[7]_i_2__0\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3 downto 0) => converge_cnt0(7 downto 4),
      S(3) => \n_0_converge_cnt[7]_i_3__0\,
      S(2) => \n_0_converge_cnt[7]_i_4__0\,
      S(1) => \n_0_converge_cnt[7]_i_5__0\,
      S(0) => \n_0_converge_cnt[7]_i_6__0\
    );
\converge_cnt_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => '1',
      D => converge_cnt(8),
      Q => \n_0_converge_cnt_reg[8]\,
      R => \p_0_in__0\
    );
\converge_cnt_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => '1',
      D => converge_cnt(9),
      Q => \n_0_converge_cnt_reg[9]\,
      R => \p_0_in__0\
    );
\fs_reg1_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => I11(0),
      Q => fs_reg1(0),
      R => \p_0_in__0\
    );
\fs_reg1_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => I11(1),
      Q => fs_reg1(1),
      R => \p_0_in__0\
    );
\fs_reg1_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => I11(2),
      Q => fs_reg1(2),
      R => \p_0_in__0\
    );
\fs_reg1_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => I11(3),
      Q => fs_reg1(3),
      R => \p_0_in__0\
    );
\fs_reg1_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => I11(4),
      Q => fs_reg1(4),
      R => \p_0_in__0\
    );
\fs_reg1_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => I11(5),
      Q => fs_reg1(5),
      R => \p_0_in__0\
    );
\fs_reg2_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => fs_reg1(0),
      Q => fs_reg2(0),
      R => \p_0_in__0\
    );
\fs_reg2_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => fs_reg1(1),
      Q => fs_reg2(1),
      R => \p_0_in__0\
    );
\fs_reg2_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => fs_reg1(2),
      Q => fs_reg2(2),
      R => \p_0_in__0\
    );
\fs_reg2_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => fs_reg1(3),
      Q => fs_reg2(3),
      R => \p_0_in__0\
    );
\fs_reg2_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => fs_reg1(4),
      Q => fs_reg2(4),
      R => \p_0_in__0\
    );
\fs_reg2_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => fs_reg1(5),
      Q => fs_reg2(5),
      R => \p_0_in__0\
    );
\lf_reg1_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => I12(0),
      Q => lf_reg1(0),
      R => \p_0_in__0\
    );
\lf_reg1_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => I12(1),
      Q => lf_reg1(1),
      R => \p_0_in__0\
    );
\lf_reg1_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => I12(2),
      Q => lf_reg1(2),
      R => \p_0_in__0\
    );
\lf_reg1_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => I12(3),
      Q => lf_reg1(3),
      R => \p_0_in__0\
    );
\lf_reg1_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => I12(4),
      Q => lf_reg1(4),
      R => \p_0_in__0\
    );
\lf_reg1_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => I12(5),
      Q => lf_reg1(5),
      R => \p_0_in__0\
    );
\lf_reg2_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => lf_reg1(0),
      Q => lf_reg2(0),
      R => \p_0_in__0\
    );
\lf_reg2_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => lf_reg1(1),
      Q => lf_reg2(1),
      R => \p_0_in__0\
    );
\lf_reg2_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => lf_reg1(2),
      Q => lf_reg2(2),
      R => \p_0_in__0\
    );
\lf_reg2_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => lf_reg1(3),
      Q => lf_reg2(3),
      R => \p_0_in__0\
    );
\lf_reg2_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => lf_reg1(4),
      Q => lf_reg2(4),
      R => \p_0_in__0\
    );
\lf_reg2_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => lf_reg1(5),
      Q => lf_reg2(5),
      R => \p_0_in__0\
    );
\lffs_sel_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444000F44440000"
    )
    port map (
      I0 => preset_valid_reg2,
      I1 => new_txcoeff_req_reg2,
      I2 => \n_0_lffs_sel_i_2__0\,
      I3 => \n_0_FSM_onehot_fsm_reg[3]\,
      I4 => \n_0_FSM_onehot_fsm_reg[1]\,
      I5 => rxeqscan_lffs_sel,
      O => \n_0_lffs_sel_i_1__0\
    );
\lffs_sel_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_reg[5]\,
      I1 => \n_0_FSM_onehot_fsm_reg[4]\,
      O => \n_0_lffs_sel_i_2__0\
    );
lffs_sel_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => '1',
      D => \n_0_lffs_sel_i_1__0\,
      Q => rxeqscan_lffs_sel,
      R => \p_0_in__0\
    );
\new_txcoeff[17]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FF0001010101"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_reg[3]\,
      I1 => \n_0_FSM_onehot_fsm_reg[5]\,
      I2 => \n_0_FSM_onehot_fsm_reg[4]\,
      I3 => new_txcoeff_req_reg2,
      I4 => preset_valid_reg2,
      I5 => \n_0_FSM_onehot_fsm_reg[1]\,
      O => \n_0_new_txcoeff[17]_i_1__0\
    );
\new_txcoeff_done_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => new_txcoeff_req_reg2,
      I1 => \n_0_FSM_onehot_fsm_reg[5]\,
      O => new_txcoeff_done
    );
new_txcoeff_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => '1',
      D => new_txcoeff_done,
      Q => rxeqscan_new_txcoeff_done,
      R => \p_0_in__0\
    );
\new_txcoeff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \n_0_new_txcoeff[17]_i_1__0\,
      D => '0',
      Q => new_txcoeff(0),
      R => \p_0_in__0\
    );
\new_txcoeff_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \n_0_new_txcoeff[17]_i_1__0\,
      D => '0',
      Q => new_txcoeff(10),
      R => \p_0_in__0\
    );
\new_txcoeff_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \n_0_new_txcoeff[17]_i_1__0\,
      D => '0',
      Q => new_txcoeff(11),
      R => \p_0_in__0\
    );
\new_txcoeff_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \n_0_new_txcoeff[17]_i_1__0\,
      D => '0',
      Q => new_txcoeff(12),
      R => \p_0_in__0\
    );
\new_txcoeff_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \n_0_new_txcoeff[17]_i_1__0\,
      D => '0',
      Q => new_txcoeff(13),
      R => \p_0_in__0\
    );
\new_txcoeff_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \n_0_new_txcoeff[17]_i_1__0\,
      D => '0',
      Q => new_txcoeff(14),
      R => \p_0_in__0\
    );
\new_txcoeff_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \n_0_new_txcoeff[17]_i_1__0\,
      D => '0',
      Q => new_txcoeff(15),
      R => \p_0_in__0\
    );
\new_txcoeff_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \n_0_new_txcoeff[17]_i_1__0\,
      D => '0',
      Q => new_txcoeff(16),
      R => \p_0_in__0\
    );
\new_txcoeff_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \n_0_new_txcoeff[17]_i_1__0\,
      D => '0',
      Q => new_txcoeff(17),
      R => \p_0_in__0\
    );
\new_txcoeff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \n_0_new_txcoeff[17]_i_1__0\,
      D => '0',
      Q => new_txcoeff(1),
      R => \p_0_in__0\
    );
\new_txcoeff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \n_0_new_txcoeff[17]_i_1__0\,
      D => \n_0_FSM_onehot_fsm_reg[1]\,
      Q => new_txcoeff(2),
      R => \p_0_in__0\
    );
\new_txcoeff_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \n_0_new_txcoeff[17]_i_1__0\,
      D => '0',
      Q => new_txcoeff(3),
      R => \p_0_in__0\
    );
\new_txcoeff_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \n_0_new_txcoeff[17]_i_1__0\,
      D => '0',
      Q => new_txcoeff(4),
      R => \p_0_in__0\
    );
\new_txcoeff_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \n_0_new_txcoeff[17]_i_1__0\,
      D => '0',
      Q => new_txcoeff(5),
      R => \p_0_in__0\
    );
\new_txcoeff_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \n_0_new_txcoeff[17]_i_1__0\,
      D => '0',
      Q => new_txcoeff(6),
      R => \p_0_in__0\
    );
\new_txcoeff_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \n_0_new_txcoeff[17]_i_1__0\,
      D => '0',
      Q => new_txcoeff(7),
      R => \p_0_in__0\
    );
\new_txcoeff_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \n_0_new_txcoeff[17]_i_1__0\,
      D => '0',
      Q => new_txcoeff(8),
      R => \p_0_in__0\
    );
\new_txcoeff_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \n_0_new_txcoeff[17]_i_1__0\,
      D => '0',
      Q => new_txcoeff(9),
      R => \p_0_in__0\
    );
new_txcoeff_req_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => I1,
      Q => new_txcoeff_req_reg1,
      R => \p_0_in__0\
    );
new_txcoeff_req_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => new_txcoeff_req_reg1,
      Q => new_txcoeff_req_reg2,
      R => \p_0_in__0\
    );
\preset_done_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_reg[3]\,
      I1 => preset_valid_reg2,
      I2 => \n_0_FSM_onehot_fsm_reg[1]\,
      O => preset_done
    );
preset_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => '1',
      D => preset_done,
      Q => rxeqscan_preset_done,
      R => \p_0_in__0\
    );
\preset_reg1_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => I8(0),
      Q => preset_reg1(0),
      R => \p_0_in__0\
    );
\preset_reg1_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => I8(1),
      Q => preset_reg1(1),
      R => \p_0_in__0\
    );
\preset_reg1_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => I8(2),
      Q => preset_reg1(2),
      R => \p_0_in__0\
    );
\preset_reg2_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => preset_reg1(0),
      Q => preset_reg2(0),
      R => \p_0_in__0\
    );
\preset_reg2_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => preset_reg1(1),
      Q => preset_reg2(1),
      R => \p_0_in__0\
    );
\preset_reg2_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => preset_reg1(2),
      Q => preset_reg2(2),
      R => \p_0_in__0\
    );
preset_valid_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => I3,
      Q => preset_valid_reg1,
      R => \p_0_in__0\
    );
preset_valid_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => preset_valid_reg1,
      Q => preset_valid_reg2,
      R => \p_0_in__0\
    );
\rxeq_adapt_done_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"080F000008000000"
    )
    port map (
      I0 => rxeqscan_new_txcoeff_done,
      I1 => rxeq_adapt_done_reg0,
      I2 => I4(0),
      I3 => I4(1),
      I4 => I4(2),
      I5 => USER_RXEQ_ADAPT_DONE,
      O => O4
    );
\rxeq_adapt_done_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => rxeqscan_adapt_done,
      I1 => I6,
      O => rxeq_adapt_done_reg0
    );
\rxeq_adapt_done_reg_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50FF4000"
    )
    port map (
      I0 => I4(0),
      I1 => rxeqscan_adapt_done,
      I2 => I4(2),
      I3 => \n_0_rxeq_adapt_done_reg_i_2__0\,
      I4 => I6,
      O => O2
    );
\rxeq_adapt_done_reg_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCC888803003333"
    )
    port map (
      I0 => rxeqscan_new_txcoeff_done,
      I1 => I4(2),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => I4(0),
      I5 => I4(1),
      O => \n_0_rxeq_adapt_done_reg_i_2__0\
    );
\rxeq_done_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4500"
    )
    port map (
      I0 => I4(0),
      I1 => rxeqscan_new_txcoeff_done,
      I2 => I4(1),
      I3 => I4(2),
      O => rxeq_done
    );
\rxeq_lffs_sel_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08FFF00008F0F000"
    )
    port map (
      I0 => rxeqscan_new_txcoeff_done,
      I1 => rxeqscan_lffs_sel,
      I2 => I4(0),
      I3 => I4(1),
      I4 => I4(2),
      I5 => I7,
      O => O3
    );
\rxeq_new_txcoeff[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
    port map (
      I0 => I4(0),
      I1 => I4(2),
      I2 => new_txcoeff(0),
      O => O1(0)
    );
\rxeq_new_txcoeff[10]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
    port map (
      I0 => I4(0),
      I1 => I4(2),
      I2 => rxeqscan_lffs_sel,
      I3 => new_txcoeff(10),
      O => O1(10)
    );
\rxeq_new_txcoeff[11]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
    port map (
      I0 => I4(0),
      I1 => I4(2),
      I2 => rxeqscan_lffs_sel,
      I3 => new_txcoeff(11),
      O => O1(11)
    );
\rxeq_new_txcoeff[12]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
    port map (
      I0 => I4(0),
      I1 => I4(2),
      I2 => rxeqscan_lffs_sel,
      I3 => new_txcoeff(12),
      O => O1(12)
    );
\rxeq_new_txcoeff[13]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
    port map (
      I0 => I4(0),
      I1 => I4(2),
      I2 => rxeqscan_lffs_sel,
      I3 => new_txcoeff(13),
      O => O1(13)
    );
\rxeq_new_txcoeff[14]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
    port map (
      I0 => I4(0),
      I1 => I4(2),
      I2 => rxeqscan_lffs_sel,
      I3 => new_txcoeff(14),
      O => O1(14)
    );
\rxeq_new_txcoeff[15]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
    port map (
      I0 => I4(0),
      I1 => I4(2),
      I2 => rxeqscan_lffs_sel,
      I3 => new_txcoeff(15),
      O => O1(15)
    );
\rxeq_new_txcoeff[16]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
    port map (
      I0 => I4(0),
      I1 => I4(2),
      I2 => rxeqscan_lffs_sel,
      I3 => new_txcoeff(16),
      O => O1(16)
    );
\rxeq_new_txcoeff[17]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C083"
    )
    port map (
      I0 => rxeqscan_new_txcoeff_done,
      I1 => I4(2),
      I2 => I4(1),
      I3 => I4(0),
      O => E(0)
    );
\rxeq_new_txcoeff[17]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
    port map (
      I0 => I4(0),
      I1 => I4(2),
      I2 => rxeqscan_lffs_sel,
      I3 => new_txcoeff(17),
      O => O1(17)
    );
\rxeq_new_txcoeff[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
    port map (
      I0 => I4(0),
      I1 => I4(2),
      I2 => new_txcoeff(1),
      O => O1(1)
    );
\rxeq_new_txcoeff[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
    port map (
      I0 => I4(0),
      I1 => I4(2),
      I2 => new_txcoeff(2),
      O => O1(2)
    );
\rxeq_new_txcoeff[3]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
    port map (
      I0 => I4(0),
      I1 => I4(2),
      I2 => new_txcoeff(3),
      O => O1(3)
    );
\rxeq_new_txcoeff[4]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
    port map (
      I0 => I4(0),
      I1 => I4(2),
      I2 => rxeqscan_lffs_sel,
      I3 => new_txcoeff(4),
      O => O1(4)
    );
\rxeq_new_txcoeff[5]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
    port map (
      I0 => I4(0),
      I1 => I4(2),
      I2 => rxeqscan_lffs_sel,
      I3 => new_txcoeff(5),
      O => O1(5)
    );
\rxeq_new_txcoeff[6]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
    port map (
      I0 => I4(0),
      I1 => I4(2),
      I2 => rxeqscan_lffs_sel,
      I3 => new_txcoeff(6),
      O => O1(6)
    );
\rxeq_new_txcoeff[7]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
    port map (
      I0 => I4(0),
      I1 => I4(2),
      I2 => rxeqscan_lffs_sel,
      I3 => new_txcoeff(7),
      O => O1(7)
    );
\rxeq_new_txcoeff[8]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
    port map (
      I0 => I4(0),
      I1 => I4(2),
      I2 => rxeqscan_lffs_sel,
      I3 => new_txcoeff(8),
      O => O1(8)
    );
\rxeq_new_txcoeff[9]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
    port map (
      I0 => I4(0),
      I1 => I4(2),
      I2 => rxeqscan_lffs_sel,
      I3 => new_txcoeff(9),
      O => O1(9)
    );
\rxeq_new_txcoeff_req_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
    port map (
      I0 => I4(0),
      I1 => I4(1),
      I2 => rxeqscan_new_txcoeff_done,
      I3 => I4(2),
      O => rxeq_new_txcoeff_req
    );
\txcoeff_reg1_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => I10(0),
      Q => txcoeff_reg1(0),
      R => \p_0_in__0\
    );
\txcoeff_reg1_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => I10(10),
      Q => txcoeff_reg1(10),
      R => \p_0_in__0\
    );
\txcoeff_reg1_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => I10(11),
      Q => txcoeff_reg1(11),
      R => \p_0_in__0\
    );
\txcoeff_reg1_reg[12]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => I10(12),
      Q => txcoeff_reg1(12),
      R => \p_0_in__0\
    );
\txcoeff_reg1_reg[13]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => I10(13),
      Q => txcoeff_reg1(13),
      R => \p_0_in__0\
    );
\txcoeff_reg1_reg[14]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => I10(14),
      Q => txcoeff_reg1(14),
      R => \p_0_in__0\
    );
\txcoeff_reg1_reg[15]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => I10(15),
      Q => txcoeff_reg1(15),
      R => \p_0_in__0\
    );
\txcoeff_reg1_reg[16]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => I10(16),
      Q => txcoeff_reg1(16),
      R => \p_0_in__0\
    );
\txcoeff_reg1_reg[17]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => I10(17),
      Q => txcoeff_reg1(17),
      R => \p_0_in__0\
    );
\txcoeff_reg1_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => I10(1),
      Q => txcoeff_reg1(1),
      R => \p_0_in__0\
    );
\txcoeff_reg1_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => I10(2),
      Q => txcoeff_reg1(2),
      R => \p_0_in__0\
    );
\txcoeff_reg1_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => I10(3),
      Q => txcoeff_reg1(3),
      R => \p_0_in__0\
    );
\txcoeff_reg1_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => I10(4),
      Q => txcoeff_reg1(4),
      R => \p_0_in__0\
    );
\txcoeff_reg1_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => I10(5),
      Q => txcoeff_reg1(5),
      R => \p_0_in__0\
    );
\txcoeff_reg1_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => I10(6),
      Q => txcoeff_reg1(6),
      R => \p_0_in__0\
    );
\txcoeff_reg1_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => I10(7),
      Q => txcoeff_reg1(7),
      R => \p_0_in__0\
    );
\txcoeff_reg1_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => I10(8),
      Q => txcoeff_reg1(8),
      R => \p_0_in__0\
    );
\txcoeff_reg1_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => I10(9),
      Q => txcoeff_reg1(9),
      R => \p_0_in__0\
    );
\txcoeff_reg2_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => txcoeff_reg1(0),
      Q => txcoeff_reg2(0),
      R => \p_0_in__0\
    );
\txcoeff_reg2_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => txcoeff_reg1(10),
      Q => txcoeff_reg2(10),
      R => \p_0_in__0\
    );
\txcoeff_reg2_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => txcoeff_reg1(11),
      Q => txcoeff_reg2(11),
      R => \p_0_in__0\
    );
\txcoeff_reg2_reg[12]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => txcoeff_reg1(12),
      Q => txcoeff_reg2(12),
      R => \p_0_in__0\
    );
\txcoeff_reg2_reg[13]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => txcoeff_reg1(13),
      Q => txcoeff_reg2(13),
      R => \p_0_in__0\
    );
\txcoeff_reg2_reg[14]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => txcoeff_reg1(14),
      Q => txcoeff_reg2(14),
      R => \p_0_in__0\
    );
\txcoeff_reg2_reg[15]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => txcoeff_reg1(15),
      Q => txcoeff_reg2(15),
      R => \p_0_in__0\
    );
\txcoeff_reg2_reg[16]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => txcoeff_reg1(16),
      Q => txcoeff_reg2(16),
      R => \p_0_in__0\
    );
\txcoeff_reg2_reg[17]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => txcoeff_reg1(17),
      Q => txcoeff_reg2(17),
      R => \p_0_in__0\
    );
\txcoeff_reg2_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => txcoeff_reg1(1),
      Q => txcoeff_reg2(1),
      R => \p_0_in__0\
    );
\txcoeff_reg2_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => txcoeff_reg1(2),
      Q => txcoeff_reg2(2),
      R => \p_0_in__0\
    );
\txcoeff_reg2_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => txcoeff_reg1(3),
      Q => txcoeff_reg2(3),
      R => \p_0_in__0\
    );
\txcoeff_reg2_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => txcoeff_reg1(4),
      Q => txcoeff_reg2(4),
      R => \p_0_in__0\
    );
\txcoeff_reg2_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => txcoeff_reg1(5),
      Q => txcoeff_reg2(5),
      R => \p_0_in__0\
    );
\txcoeff_reg2_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => txcoeff_reg1(6),
      Q => txcoeff_reg2(6),
      R => \p_0_in__0\
    );
\txcoeff_reg2_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => txcoeff_reg1(7),
      Q => txcoeff_reg2(7),
      R => \p_0_in__0\
    );
\txcoeff_reg2_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => txcoeff_reg1(8),
      Q => txcoeff_reg2(8),
      R => \p_0_in__0\
    );
\txcoeff_reg2_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => txcoeff_reg1(9),
      Q => txcoeff_reg2(9),
      R => \p_0_in__0\
    );
\txpreset_reg1_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => I9(0),
      Q => txpreset_reg1(0),
      R => \p_0_in__0\
    );
\txpreset_reg1_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => I9(1),
      Q => txpreset_reg1(1),
      R => \p_0_in__0\
    );
\txpreset_reg1_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => I9(2),
      Q => txpreset_reg1(2),
      R => \p_0_in__0\
    );
\txpreset_reg1_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => I9(3),
      Q => txpreset_reg1(3),
      R => \p_0_in__0\
    );
\txpreset_reg2_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => txpreset_reg1(0),
      Q => txpreset_reg2(0),
      R => \p_0_in__0\
    );
\txpreset_reg2_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => txpreset_reg1(1),
      Q => txpreset_reg2(1),
      R => \p_0_in__0\
    );
\txpreset_reg2_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => txpreset_reg1(2),
      Q => txpreset_reg2(2),
      R => \p_0_in__0\
    );
\txpreset_reg2_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => txpreset_reg1(3),
      Q => txpreset_reg2(3),
      R => \p_0_in__0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_7x_0_pcie3_7x_0_rxeq_scan_22 is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    rxeq_new_txcoeff_req : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxeq_done : out STD_LOGIC;
    O1 : out STD_LOGIC_VECTOR ( 17 downto 0 );
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    \p_0_in__0\ : in STD_LOGIC;
    I1 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I4 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    I5 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    I6 : in STD_LOGIC;
    I7 : in STD_LOGIC;
    pipe_rx0_eq_adapt_done : in STD_LOGIC;
    I8 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    I9 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I10 : in STD_LOGIC_VECTOR ( 17 downto 0 );
    I11 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    I12 : in STD_LOGIC_VECTOR ( 5 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_7x_0_pcie3_7x_0_rxeq_scan_22 : entity is "pcie3_7x_0_rxeq_scan";
end pcie3_7x_0_pcie3_7x_0_rxeq_scan_22;

architecture STRUCTURE of pcie3_7x_0_pcie3_7x_0_rxeq_scan_22 is
  signal adapt_done : STD_LOGIC;
  signal adapt_done_cnt : STD_LOGIC;
  signal converge_cnt : STD_LOGIC_VECTOR ( 22 downto 0 );
  signal converge_cnt0 : STD_LOGIC_VECTOR ( 22 downto 0 );
  signal fs_reg1 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal fs_reg2 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal fsm1 : STD_LOGIC;
  signal lf_reg1 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal lf_reg2 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \n_0_FSM_onehot_fsm[1]_i_1__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm[3]_i_1__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm[4]_i_1__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm[4]_i_2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm[4]_i_3\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm[4]_i_4\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm[4]_i_5\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm[4]_i_6\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm[4]_i_7\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm[4]_i_8\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm[4]_i_9\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm[5]_i_10\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm[5]_i_1__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm[5]_i_2__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm[5]_i_3\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm[5]_i_4\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm[5]_i_6\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm[5]_i_7\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm[5]_i_8\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm[5]_i_9\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm_reg[0]\ : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \n_0_FSM_onehot_fsm_reg[0]\ : signal is "yes";
  signal \n_0_FSM_onehot_fsm_reg[1]\ : STD_LOGIC;
  attribute RTL_KEEP of \n_0_FSM_onehot_fsm_reg[1]\ : signal is "yes";
  signal \n_0_FSM_onehot_fsm_reg[2]\ : STD_LOGIC;
  attribute RTL_KEEP of \n_0_FSM_onehot_fsm_reg[2]\ : signal is "yes";
  signal \n_0_FSM_onehot_fsm_reg[3]\ : STD_LOGIC;
  attribute RTL_KEEP of \n_0_FSM_onehot_fsm_reg[3]\ : signal is "yes";
  signal \n_0_FSM_onehot_fsm_reg[4]\ : STD_LOGIC;
  attribute RTL_KEEP of \n_0_FSM_onehot_fsm_reg[4]\ : signal is "yes";
  signal \n_0_FSM_onehot_fsm_reg[5]\ : STD_LOGIC;
  attribute RTL_KEEP of \n_0_FSM_onehot_fsm_reg[5]\ : signal is "yes";
  signal \n_0_FSM_sequential_fsm_rx[1]_i_2\ : STD_LOGIC;
  signal \n_0_FSM_sequential_fsm_rx[2]_i_2\ : STD_LOGIC;
  signal n_0_adapt_done_cnt_i_1 : STD_LOGIC;
  signal n_0_adapt_done_cnt_reg : STD_LOGIC;
  signal \n_0_converge_cnt[11]_i_3\ : STD_LOGIC;
  signal \n_0_converge_cnt[11]_i_4\ : STD_LOGIC;
  signal \n_0_converge_cnt[11]_i_5\ : STD_LOGIC;
  signal \n_0_converge_cnt[11]_i_6\ : STD_LOGIC;
  signal \n_0_converge_cnt[15]_i_3\ : STD_LOGIC;
  signal \n_0_converge_cnt[15]_i_4\ : STD_LOGIC;
  signal \n_0_converge_cnt[15]_i_5\ : STD_LOGIC;
  signal \n_0_converge_cnt[15]_i_6\ : STD_LOGIC;
  signal \n_0_converge_cnt[19]_i_3\ : STD_LOGIC;
  signal \n_0_converge_cnt[19]_i_4\ : STD_LOGIC;
  signal \n_0_converge_cnt[19]_i_5\ : STD_LOGIC;
  signal \n_0_converge_cnt[19]_i_6\ : STD_LOGIC;
  signal \n_0_converge_cnt[22]_i_3\ : STD_LOGIC;
  signal \n_0_converge_cnt[22]_i_4\ : STD_LOGIC;
  signal \n_0_converge_cnt[22]_i_5\ : STD_LOGIC;
  signal \n_0_converge_cnt[3]_i_3\ : STD_LOGIC;
  signal \n_0_converge_cnt[3]_i_4\ : STD_LOGIC;
  signal \n_0_converge_cnt[3]_i_5\ : STD_LOGIC;
  signal \n_0_converge_cnt[3]_i_6\ : STD_LOGIC;
  signal \n_0_converge_cnt[7]_i_3\ : STD_LOGIC;
  signal \n_0_converge_cnt[7]_i_4\ : STD_LOGIC;
  signal \n_0_converge_cnt[7]_i_5\ : STD_LOGIC;
  signal \n_0_converge_cnt[7]_i_6\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[0]\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[10]\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[11]\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[11]_i_2\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[12]\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[13]\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[14]\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[15]\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[15]_i_2\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[16]\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[17]\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[18]\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[19]\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[19]_i_2\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[1]\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[20]\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[21]\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[22]\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[2]\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[3]\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[3]_i_2\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[4]\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[5]\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[6]\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[7]\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[7]_i_2\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[8]\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[9]\ : STD_LOGIC;
  signal n_0_lffs_sel_i_1 : STD_LOGIC;
  signal n_0_lffs_sel_i_2 : STD_LOGIC;
  signal \n_0_new_txcoeff[17]_i_1\ : STD_LOGIC;
  signal n_0_rxeq_adapt_done_reg_i_2 : STD_LOGIC;
  signal \n_1_converge_cnt_reg[11]_i_2\ : STD_LOGIC;
  signal \n_1_converge_cnt_reg[15]_i_2\ : STD_LOGIC;
  signal \n_1_converge_cnt_reg[19]_i_2\ : STD_LOGIC;
  signal \n_1_converge_cnt_reg[3]_i_2\ : STD_LOGIC;
  signal \n_1_converge_cnt_reg[7]_i_2\ : STD_LOGIC;
  signal \n_2_converge_cnt_reg[11]_i_2\ : STD_LOGIC;
  signal \n_2_converge_cnt_reg[15]_i_2\ : STD_LOGIC;
  signal \n_2_converge_cnt_reg[19]_i_2\ : STD_LOGIC;
  signal \n_2_converge_cnt_reg[22]_i_2\ : STD_LOGIC;
  signal \n_2_converge_cnt_reg[3]_i_2\ : STD_LOGIC;
  signal \n_2_converge_cnt_reg[7]_i_2\ : STD_LOGIC;
  signal \n_3_converge_cnt_reg[11]_i_2\ : STD_LOGIC;
  signal \n_3_converge_cnt_reg[15]_i_2\ : STD_LOGIC;
  signal \n_3_converge_cnt_reg[19]_i_2\ : STD_LOGIC;
  signal \n_3_converge_cnt_reg[22]_i_2\ : STD_LOGIC;
  signal \n_3_converge_cnt_reg[3]_i_2\ : STD_LOGIC;
  signal \n_3_converge_cnt_reg[7]_i_2\ : STD_LOGIC;
  signal new_txcoeff : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal new_txcoeff_done : STD_LOGIC;
  signal new_txcoeff_req_reg1 : STD_LOGIC;
  signal new_txcoeff_req_reg2 : STD_LOGIC;
  signal preset_done : STD_LOGIC;
  signal preset_reg1 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal preset_reg2 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal preset_valid_reg1 : STD_LOGIC;
  signal preset_valid_reg2 : STD_LOGIC;
  signal rxeq_adapt_done_reg0 : STD_LOGIC;
  signal rxeqscan_adapt_done : STD_LOGIC;
  signal rxeqscan_lffs_sel : STD_LOGIC;
  signal rxeqscan_new_txcoeff_done : STD_LOGIC;
  signal rxeqscan_preset_done : STD_LOGIC;
  signal txcoeff_reg1 : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal txcoeff_reg2 : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal txpreset_reg1 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal txpreset_reg2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_converge_cnt_reg[22]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_converge_cnt_reg[22]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_fsm[4]_i_7\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \FSM_onehot_fsm[5]_i_3\ : label is "soft_lutpair1";
  attribute KEEP : string;
  attribute KEEP of \FSM_onehot_fsm_reg[0]\ : label is "yes";
  attribute KEEP of \FSM_onehot_fsm_reg[1]\ : label is "yes";
  attribute KEEP of \FSM_onehot_fsm_reg[2]\ : label is "yes";
  attribute KEEP of \FSM_onehot_fsm_reg[3]\ : label is "yes";
  attribute KEEP of \FSM_onehot_fsm_reg[4]\ : label is "yes";
  attribute KEEP of \FSM_onehot_fsm_reg[5]\ : label is "yes";
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \fs_reg1_reg[0]\ : label is std.standard.true;
  attribute KEEP of \fs_reg1_reg[0]\ : label is "yes";
  attribute ASYNC_REG of \fs_reg1_reg[1]\ : label is std.standard.true;
  attribute KEEP of \fs_reg1_reg[1]\ : label is "yes";
  attribute ASYNC_REG of \fs_reg1_reg[2]\ : label is std.standard.true;
  attribute KEEP of \fs_reg1_reg[2]\ : label is "yes";
  attribute ASYNC_REG of \fs_reg1_reg[3]\ : label is std.standard.true;
  attribute KEEP of \fs_reg1_reg[3]\ : label is "yes";
  attribute ASYNC_REG of \fs_reg1_reg[4]\ : label is std.standard.true;
  attribute KEEP of \fs_reg1_reg[4]\ : label is "yes";
  attribute ASYNC_REG of \fs_reg1_reg[5]\ : label is std.standard.true;
  attribute KEEP of \fs_reg1_reg[5]\ : label is "yes";
  attribute ASYNC_REG of \fs_reg2_reg[0]\ : label is std.standard.true;
  attribute KEEP of \fs_reg2_reg[0]\ : label is "yes";
  attribute ASYNC_REG of \fs_reg2_reg[1]\ : label is std.standard.true;
  attribute KEEP of \fs_reg2_reg[1]\ : label is "yes";
  attribute ASYNC_REG of \fs_reg2_reg[2]\ : label is std.standard.true;
  attribute KEEP of \fs_reg2_reg[2]\ : label is "yes";
  attribute ASYNC_REG of \fs_reg2_reg[3]\ : label is std.standard.true;
  attribute KEEP of \fs_reg2_reg[3]\ : label is "yes";
  attribute ASYNC_REG of \fs_reg2_reg[4]\ : label is std.standard.true;
  attribute KEEP of \fs_reg2_reg[4]\ : label is "yes";
  attribute ASYNC_REG of \fs_reg2_reg[5]\ : label is std.standard.true;
  attribute KEEP of \fs_reg2_reg[5]\ : label is "yes";
  attribute ASYNC_REG of \lf_reg1_reg[0]\ : label is std.standard.true;
  attribute KEEP of \lf_reg1_reg[0]\ : label is "yes";
  attribute ASYNC_REG of \lf_reg1_reg[1]\ : label is std.standard.true;
  attribute KEEP of \lf_reg1_reg[1]\ : label is "yes";
  attribute ASYNC_REG of \lf_reg1_reg[2]\ : label is std.standard.true;
  attribute KEEP of \lf_reg1_reg[2]\ : label is "yes";
  attribute ASYNC_REG of \lf_reg1_reg[3]\ : label is std.standard.true;
  attribute KEEP of \lf_reg1_reg[3]\ : label is "yes";
  attribute ASYNC_REG of \lf_reg1_reg[4]\ : label is std.standard.true;
  attribute KEEP of \lf_reg1_reg[4]\ : label is "yes";
  attribute ASYNC_REG of \lf_reg1_reg[5]\ : label is std.standard.true;
  attribute KEEP of \lf_reg1_reg[5]\ : label is "yes";
  attribute ASYNC_REG of \lf_reg2_reg[0]\ : label is std.standard.true;
  attribute KEEP of \lf_reg2_reg[0]\ : label is "yes";
  attribute ASYNC_REG of \lf_reg2_reg[1]\ : label is std.standard.true;
  attribute KEEP of \lf_reg2_reg[1]\ : label is "yes";
  attribute ASYNC_REG of \lf_reg2_reg[2]\ : label is std.standard.true;
  attribute KEEP of \lf_reg2_reg[2]\ : label is "yes";
  attribute ASYNC_REG of \lf_reg2_reg[3]\ : label is std.standard.true;
  attribute KEEP of \lf_reg2_reg[3]\ : label is "yes";
  attribute ASYNC_REG of \lf_reg2_reg[4]\ : label is std.standard.true;
  attribute KEEP of \lf_reg2_reg[4]\ : label is "yes";
  attribute ASYNC_REG of \lf_reg2_reg[5]\ : label is std.standard.true;
  attribute KEEP of \lf_reg2_reg[5]\ : label is "yes";
  attribute ASYNC_REG of new_txcoeff_req_reg1_reg : label is std.standard.true;
  attribute KEEP of new_txcoeff_req_reg1_reg : label is "yes";
  attribute ASYNC_REG of new_txcoeff_req_reg2_reg : label is std.standard.true;
  attribute KEEP of new_txcoeff_req_reg2_reg : label is "yes";
  attribute ASYNC_REG of \preset_reg1_reg[0]\ : label is std.standard.true;
  attribute KEEP of \preset_reg1_reg[0]\ : label is "yes";
  attribute ASYNC_REG of \preset_reg1_reg[1]\ : label is std.standard.true;
  attribute KEEP of \preset_reg1_reg[1]\ : label is "yes";
  attribute ASYNC_REG of \preset_reg1_reg[2]\ : label is std.standard.true;
  attribute KEEP of \preset_reg1_reg[2]\ : label is "yes";
  attribute ASYNC_REG of \preset_reg2_reg[0]\ : label is std.standard.true;
  attribute KEEP of \preset_reg2_reg[0]\ : label is "yes";
  attribute ASYNC_REG of \preset_reg2_reg[1]\ : label is std.standard.true;
  attribute KEEP of \preset_reg2_reg[1]\ : label is "yes";
  attribute ASYNC_REG of \preset_reg2_reg[2]\ : label is std.standard.true;
  attribute KEEP of \preset_reg2_reg[2]\ : label is "yes";
  attribute ASYNC_REG of preset_valid_reg1_reg : label is std.standard.true;
  attribute KEEP of preset_valid_reg1_reg : label is "yes";
  attribute ASYNC_REG of preset_valid_reg2_reg : label is std.standard.true;
  attribute KEEP of preset_valid_reg2_reg : label is "yes";
  attribute SOFT_HLUTNM of rxeq_adapt_done_i_2 : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of rxeq_adapt_done_reg_i_1 : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of rxeq_done_i_1 : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \rxeq_new_txcoeff[0]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \rxeq_new_txcoeff[10]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \rxeq_new_txcoeff[11]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \rxeq_new_txcoeff[12]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \rxeq_new_txcoeff[13]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \rxeq_new_txcoeff[14]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \rxeq_new_txcoeff[15]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \rxeq_new_txcoeff[16]_i_1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \rxeq_new_txcoeff[17]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \rxeq_new_txcoeff[17]_i_2\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \rxeq_new_txcoeff[2]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \rxeq_new_txcoeff[3]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \rxeq_new_txcoeff[4]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \rxeq_new_txcoeff[5]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \rxeq_new_txcoeff[6]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \rxeq_new_txcoeff[7]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \rxeq_new_txcoeff[8]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \rxeq_new_txcoeff[9]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of rxeq_new_txcoeff_req_i_1 : label is "soft_lutpair4";
  attribute ASYNC_REG of \txcoeff_reg1_reg[0]\ : label is std.standard.true;
  attribute KEEP of \txcoeff_reg1_reg[0]\ : label is "yes";
  attribute ASYNC_REG of \txcoeff_reg1_reg[10]\ : label is std.standard.true;
  attribute KEEP of \txcoeff_reg1_reg[10]\ : label is "yes";
  attribute ASYNC_REG of \txcoeff_reg1_reg[11]\ : label is std.standard.true;
  attribute KEEP of \txcoeff_reg1_reg[11]\ : label is "yes";
  attribute ASYNC_REG of \txcoeff_reg1_reg[12]\ : label is std.standard.true;
  attribute KEEP of \txcoeff_reg1_reg[12]\ : label is "yes";
  attribute ASYNC_REG of \txcoeff_reg1_reg[13]\ : label is std.standard.true;
  attribute KEEP of \txcoeff_reg1_reg[13]\ : label is "yes";
  attribute ASYNC_REG of \txcoeff_reg1_reg[14]\ : label is std.standard.true;
  attribute KEEP of \txcoeff_reg1_reg[14]\ : label is "yes";
  attribute ASYNC_REG of \txcoeff_reg1_reg[15]\ : label is std.standard.true;
  attribute KEEP of \txcoeff_reg1_reg[15]\ : label is "yes";
  attribute ASYNC_REG of \txcoeff_reg1_reg[16]\ : label is std.standard.true;
  attribute KEEP of \txcoeff_reg1_reg[16]\ : label is "yes";
  attribute ASYNC_REG of \txcoeff_reg1_reg[17]\ : label is std.standard.true;
  attribute KEEP of \txcoeff_reg1_reg[17]\ : label is "yes";
  attribute ASYNC_REG of \txcoeff_reg1_reg[1]\ : label is std.standard.true;
  attribute KEEP of \txcoeff_reg1_reg[1]\ : label is "yes";
  attribute ASYNC_REG of \txcoeff_reg1_reg[2]\ : label is std.standard.true;
  attribute KEEP of \txcoeff_reg1_reg[2]\ : label is "yes";
  attribute ASYNC_REG of \txcoeff_reg1_reg[3]\ : label is std.standard.true;
  attribute KEEP of \txcoeff_reg1_reg[3]\ : label is "yes";
  attribute ASYNC_REG of \txcoeff_reg1_reg[4]\ : label is std.standard.true;
  attribute KEEP of \txcoeff_reg1_reg[4]\ : label is "yes";
  attribute ASYNC_REG of \txcoeff_reg1_reg[5]\ : label is std.standard.true;
  attribute KEEP of \txcoeff_reg1_reg[5]\ : label is "yes";
  attribute ASYNC_REG of \txcoeff_reg1_reg[6]\ : label is std.standard.true;
  attribute KEEP of \txcoeff_reg1_reg[6]\ : label is "yes";
  attribute ASYNC_REG of \txcoeff_reg1_reg[7]\ : label is std.standard.true;
  attribute KEEP of \txcoeff_reg1_reg[7]\ : label is "yes";
  attribute ASYNC_REG of \txcoeff_reg1_reg[8]\ : label is std.standard.true;
  attribute KEEP of \txcoeff_reg1_reg[8]\ : label is "yes";
  attribute ASYNC_REG of \txcoeff_reg1_reg[9]\ : label is std.standard.true;
  attribute KEEP of \txcoeff_reg1_reg[9]\ : label is "yes";
  attribute ASYNC_REG of \txcoeff_reg2_reg[0]\ : label is std.standard.true;
  attribute KEEP of \txcoeff_reg2_reg[0]\ : label is "yes";
  attribute ASYNC_REG of \txcoeff_reg2_reg[10]\ : label is std.standard.true;
  attribute KEEP of \txcoeff_reg2_reg[10]\ : label is "yes";
  attribute ASYNC_REG of \txcoeff_reg2_reg[11]\ : label is std.standard.true;
  attribute KEEP of \txcoeff_reg2_reg[11]\ : label is "yes";
  attribute ASYNC_REG of \txcoeff_reg2_reg[12]\ : label is std.standard.true;
  attribute KEEP of \txcoeff_reg2_reg[12]\ : label is "yes";
  attribute ASYNC_REG of \txcoeff_reg2_reg[13]\ : label is std.standard.true;
  attribute KEEP of \txcoeff_reg2_reg[13]\ : label is "yes";
  attribute ASYNC_REG of \txcoeff_reg2_reg[14]\ : label is std.standard.true;
  attribute KEEP of \txcoeff_reg2_reg[14]\ : label is "yes";
  attribute ASYNC_REG of \txcoeff_reg2_reg[15]\ : label is std.standard.true;
  attribute KEEP of \txcoeff_reg2_reg[15]\ : label is "yes";
  attribute ASYNC_REG of \txcoeff_reg2_reg[16]\ : label is std.standard.true;
  attribute KEEP of \txcoeff_reg2_reg[16]\ : label is "yes";
  attribute ASYNC_REG of \txcoeff_reg2_reg[17]\ : label is std.standard.true;
  attribute KEEP of \txcoeff_reg2_reg[17]\ : label is "yes";
  attribute ASYNC_REG of \txcoeff_reg2_reg[1]\ : label is std.standard.true;
  attribute KEEP of \txcoeff_reg2_reg[1]\ : label is "yes";
  attribute ASYNC_REG of \txcoeff_reg2_reg[2]\ : label is std.standard.true;
  attribute KEEP of \txcoeff_reg2_reg[2]\ : label is "yes";
  attribute ASYNC_REG of \txcoeff_reg2_reg[3]\ : label is std.standard.true;
  attribute KEEP of \txcoeff_reg2_reg[3]\ : label is "yes";
  attribute ASYNC_REG of \txcoeff_reg2_reg[4]\ : label is std.standard.true;
  attribute KEEP of \txcoeff_reg2_reg[4]\ : label is "yes";
  attribute ASYNC_REG of \txcoeff_reg2_reg[5]\ : label is std.standard.true;
  attribute KEEP of \txcoeff_reg2_reg[5]\ : label is "yes";
  attribute ASYNC_REG of \txcoeff_reg2_reg[6]\ : label is std.standard.true;
  attribute KEEP of \txcoeff_reg2_reg[6]\ : label is "yes";
  attribute ASYNC_REG of \txcoeff_reg2_reg[7]\ : label is std.standard.true;
  attribute KEEP of \txcoeff_reg2_reg[7]\ : label is "yes";
  attribute ASYNC_REG of \txcoeff_reg2_reg[8]\ : label is std.standard.true;
  attribute KEEP of \txcoeff_reg2_reg[8]\ : label is "yes";
  attribute ASYNC_REG of \txcoeff_reg2_reg[9]\ : label is std.standard.true;
  attribute KEEP of \txcoeff_reg2_reg[9]\ : label is "yes";
  attribute ASYNC_REG of \txpreset_reg1_reg[0]\ : label is std.standard.true;
  attribute KEEP of \txpreset_reg1_reg[0]\ : label is "yes";
  attribute ASYNC_REG of \txpreset_reg1_reg[1]\ : label is std.standard.true;
  attribute KEEP of \txpreset_reg1_reg[1]\ : label is "yes";
  attribute ASYNC_REG of \txpreset_reg1_reg[2]\ : label is std.standard.true;
  attribute KEEP of \txpreset_reg1_reg[2]\ : label is "yes";
  attribute ASYNC_REG of \txpreset_reg1_reg[3]\ : label is std.standard.true;
  attribute KEEP of \txpreset_reg1_reg[3]\ : label is "yes";
  attribute ASYNC_REG of \txpreset_reg2_reg[0]\ : label is std.standard.true;
  attribute KEEP of \txpreset_reg2_reg[0]\ : label is "yes";
  attribute ASYNC_REG of \txpreset_reg2_reg[1]\ : label is std.standard.true;
  attribute KEEP of \txpreset_reg2_reg[1]\ : label is "yes";
  attribute ASYNC_REG of \txpreset_reg2_reg[2]\ : label is std.standard.true;
  attribute KEEP of \txpreset_reg2_reg[2]\ : label is "yes";
  attribute ASYNC_REG of \txpreset_reg2_reg[3]\ : label is std.standard.true;
  attribute KEEP of \txpreset_reg2_reg[3]\ : label is "yes";
begin
\FSM_onehot_fsm[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000F0F0111CDDD"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_reg[4]\,
      I1 => \n_0_FSM_onehot_fsm_reg[3]\,
      I2 => new_txcoeff_req_reg2,
      I3 => \n_0_FSM_onehot_fsm_reg[5]\,
      I4 => preset_valid_reg2,
      I5 => \n_0_FSM_onehot_fsm_reg[1]\,
      O => \n_0_FSM_onehot_fsm[1]_i_1__0\
    );
\FSM_onehot_fsm[3]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
    port map (
      I0 => preset_valid_reg2,
      I1 => \n_0_FSM_onehot_fsm_reg[3]\,
      I2 => \n_0_FSM_onehot_fsm_reg[1]\,
      O => \n_0_FSM_onehot_fsm[3]_i_1__0\
    );
\FSM_onehot_fsm[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FF40FF40FF40"
    )
    port map (
      I0 => preset_valid_reg2,
      I1 => new_txcoeff_req_reg2,
      I2 => \n_0_FSM_onehot_fsm_reg[1]\,
      I3 => \n_0_FSM_onehot_fsm[4]_i_2\,
      I4 => \n_0_FSM_onehot_fsm[4]_i_3\,
      I5 => \n_0_FSM_onehot_fsm[4]_i_4\,
      O => \n_0_FSM_onehot_fsm[4]_i_1__0\
    );
\FSM_onehot_fsm[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000EF00000000"
    )
    port map (
      I0 => \out\(0),
      I1 => n_0_adapt_done_cnt_reg,
      I2 => \out\(1),
      I3 => \n_0_FSM_onehot_fsm_reg[1]\,
      I4 => \n_0_FSM_onehot_fsm_reg[3]\,
      I5 => \n_0_FSM_onehot_fsm_reg[4]\,
      O => \n_0_FSM_onehot_fsm[4]_i_2\
    );
\FSM_onehot_fsm[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0200000000000000"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm[4]_i_5\,
      I1 => \n_0_converge_cnt_reg[1]\,
      I2 => \n_0_converge_cnt_reg[0]\,
      I3 => \n_0_converge_cnt_reg[9]\,
      I4 => \n_0_converge_cnt_reg[18]\,
      I5 => \n_0_FSM_onehot_fsm[4]_i_6\,
      O => \n_0_FSM_onehot_fsm[4]_i_3\
    );
\FSM_onehot_fsm[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000900000099000"
    )
    port map (
      I0 => \n_0_converge_cnt_reg[8]\,
      I1 => \n_0_converge_cnt_reg[11]\,
      I2 => \n_0_converge_cnt_reg[19]\,
      I3 => \n_0_converge_cnt_reg[21]\,
      I4 => \n_0_converge_cnt_reg[22]\,
      I5 => \n_0_FSM_onehot_fsm[4]_i_7\,
      O => \n_0_FSM_onehot_fsm[4]_i_4\
    );
\FSM_onehot_fsm[4]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
    port map (
      I0 => \n_0_converge_cnt_reg[10]\,
      I1 => \n_0_converge_cnt_reg[15]\,
      I2 => \n_0_converge_cnt_reg[17]\,
      I3 => \n_0_converge_cnt_reg[16]\,
      I4 => \n_0_FSM_onehot_fsm[4]_i_8\,
      O => \n_0_FSM_onehot_fsm[4]_i_5\
    );
\FSM_onehot_fsm[4]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100001000000000"
    )
    port map (
      I0 => \n_0_converge_cnt_reg[20]\,
      I1 => \n_0_converge_cnt_reg[6]\,
      I2 => \n_0_converge_cnt_reg[8]\,
      I3 => \n_0_converge_cnt_reg[2]\,
      I4 => \n_0_converge_cnt_reg[7]\,
      I5 => \n_0_FSM_onehot_fsm[4]_i_9\,
      O => \n_0_FSM_onehot_fsm[4]_i_6\
    );
\FSM_onehot_fsm[4]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \out\(1),
      I1 => \out\(0),
      O => \n_0_FSM_onehot_fsm[4]_i_7\
    );
\FSM_onehot_fsm[4]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
    port map (
      I0 => \n_0_converge_cnt_reg[12]\,
      I1 => \n_0_converge_cnt_reg[5]\,
      I2 => \n_0_converge_cnt_reg[3]\,
      I3 => \n_0_FSM_onehot_fsm_reg[1]\,
      I4 => \n_0_converge_cnt_reg[4]\,
      I5 => \n_0_converge_cnt_reg[14]\,
      O => \n_0_FSM_onehot_fsm[4]_i_8\
    );
\FSM_onehot_fsm[4]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA000000000000BA"
    )
    port map (
      I0 => \n_0_converge_cnt_reg[22]\,
      I1 => \out\(0),
      I2 => \out\(1),
      I3 => \n_0_converge_cnt_reg[13]\,
      I4 => \n_0_converge_cnt_reg[11]\,
      I5 => \n_0_converge_cnt_reg[19]\,
      O => \n_0_FSM_onehot_fsm[4]_i_9\
    );
\FSM_onehot_fsm[5]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001000"
    )
    port map (
      I0 => \n_0_converge_cnt_reg[12]\,
      I1 => \n_0_converge_cnt_reg[5]\,
      I2 => \n_0_converge_cnt_reg[15]\,
      I3 => \n_0_FSM_onehot_fsm_reg[4]\,
      I4 => \n_0_converge_cnt_reg[4]\,
      I5 => \n_0_converge_cnt_reg[14]\,
      O => \n_0_FSM_onehot_fsm[5]_i_10\
    );
\FSM_onehot_fsm[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA808080AA80AAAA"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm[5]_i_2__0\,
      I1 => \n_0_FSM_onehot_fsm[5]_i_3\,
      I2 => \n_0_FSM_onehot_fsm[5]_i_4\,
      I3 => fsm1,
      I4 => \n_0_FSM_onehot_fsm_reg[4]\,
      I5 => \n_0_FSM_onehot_fsm[5]_i_6\,
      O => \n_0_FSM_onehot_fsm[5]_i_1__0\
    );
\FSM_onehot_fsm[5]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_reg[1]\,
      I1 => \n_0_FSM_onehot_fsm_reg[3]\,
      O => \n_0_FSM_onehot_fsm[5]_i_2__0\
    );
\FSM_onehot_fsm[5]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"42440000"
    )
    port map (
      I0 => \n_0_converge_cnt_reg[21]\,
      I1 => \n_0_converge_cnt_reg[22]\,
      I2 => \out\(0),
      I3 => \out\(1),
      I4 => \n_0_FSM_onehot_fsm[5]_i_7\,
      O => \n_0_FSM_onehot_fsm[5]_i_3\
    );
\FSM_onehot_fsm[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm[5]_i_8\,
      I1 => \n_0_converge_cnt_reg[6]\,
      I2 => \n_0_converge_cnt_reg[20]\,
      I3 => \n_0_converge_cnt_reg[1]\,
      I4 => \n_0_converge_cnt_reg[0]\,
      I5 => \n_0_FSM_onehot_fsm[5]_i_9\,
      O => \n_0_FSM_onehot_fsm[5]_i_4\
    );
\FSM_onehot_fsm[5]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
    port map (
      I0 => \out\(1),
      I1 => n_0_adapt_done_cnt_reg,
      I2 => \out\(0),
      O => fsm1
    );
\FSM_onehot_fsm[5]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_reg[5]\,
      I1 => new_txcoeff_req_reg2,
      O => \n_0_FSM_onehot_fsm[5]_i_6\
    );
\FSM_onehot_fsm[5]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000008"
    )
    port map (
      I0 => \n_0_converge_cnt_reg[7]\,
      I1 => \n_0_converge_cnt_reg[2]\,
      I2 => \n_0_converge_cnt_reg[11]\,
      I3 => \n_0_converge_cnt_reg[13]\,
      I4 => \n_0_converge_cnt_reg[8]\,
      O => \n_0_FSM_onehot_fsm[5]_i_7\
    );
\FSM_onehot_fsm[5]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
    port map (
      I0 => \n_0_converge_cnt_reg[16]\,
      I1 => \n_0_converge_cnt_reg[10]\,
      I2 => \n_0_converge_cnt_reg[17]\,
      I3 => \n_0_converge_cnt_reg[3]\,
      I4 => \n_0_FSM_onehot_fsm[5]_i_10\,
      O => \n_0_FSM_onehot_fsm[5]_i_8\
    );
\FSM_onehot_fsm[5]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"81000000"
    )
    port map (
      I0 => \n_0_converge_cnt_reg[19]\,
      I1 => \n_0_converge_cnt_reg[21]\,
      I2 => \n_0_converge_cnt_reg[13]\,
      I3 => \n_0_converge_cnt_reg[9]\,
      I4 => \n_0_converge_cnt_reg[18]\,
      O => \n_0_FSM_onehot_fsm[5]_i_9\
    );
\FSM_onehot_fsm_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
    port map (
      C => I2,
      CE => '1',
      D => '0',
      Q => \n_0_FSM_onehot_fsm_reg[0]\,
      R => \p_0_in__0\
    );
\FSM_onehot_fsm_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => '1',
      D => \n_0_FSM_onehot_fsm[1]_i_1__0\,
      Q => \n_0_FSM_onehot_fsm_reg[1]\,
      S => \p_0_in__0\
    );
\FSM_onehot_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => '1',
      D => '0',
      Q => \n_0_FSM_onehot_fsm_reg[2]\,
      R => \p_0_in__0\
    );
\FSM_onehot_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => '1',
      D => \n_0_FSM_onehot_fsm[3]_i_1__0\,
      Q => \n_0_FSM_onehot_fsm_reg[3]\,
      R => \p_0_in__0\
    );
\FSM_onehot_fsm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => '1',
      D => \n_0_FSM_onehot_fsm[4]_i_1__0\,
      Q => \n_0_FSM_onehot_fsm_reg[4]\,
      R => \p_0_in__0\
    );
\FSM_onehot_fsm_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => '1',
      D => \n_0_FSM_onehot_fsm[5]_i_1__0\,
      Q => \n_0_FSM_onehot_fsm_reg[5]\,
      R => \p_0_in__0\
    );
\FSM_sequential_fsm_rx[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B888B8BBB888"
    )
    port map (
      I0 => \n_0_FSM_sequential_fsm_rx[1]_i_2\,
      I1 => I4(2),
      I2 => I5,
      I3 => I4(0),
      I4 => I4(1),
      I5 => rxeqscan_preset_done,
      O => D(0)
    );
\FSM_sequential_fsm_rx[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000FF8000"
    )
    port map (
      I0 => Q(2),
      I1 => Q(0),
      I2 => Q(1),
      I3 => I4(0),
      I4 => I4(1),
      I5 => rxeqscan_new_txcoeff_done,
      O => \n_0_FSM_sequential_fsm_rx[1]_i_2\
    );
\FSM_sequential_fsm_rx[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55FEFFFF55FE0000"
    )
    port map (
      I0 => I4(0),
      I1 => \out\(1),
      I2 => \out\(0),
      I3 => I4(1),
      I4 => I4(2),
      I5 => \n_0_FSM_sequential_fsm_rx[2]_i_2\,
      O => D(1)
    );
\FSM_sequential_fsm_rx[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"04FF040000000000"
    )
    port map (
      I0 => Q(2),
      I1 => Q(1),
      I2 => Q(0),
      I3 => I4(0),
      I4 => rxeqscan_preset_done,
      I5 => I4(1),
      O => \n_0_FSM_sequential_fsm_rx[2]_i_2\
    );
adapt_done_cnt_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FF7000"
    )
    port map (
      I0 => \out\(0),
      I1 => \out\(1),
      I2 => \n_0_FSM_onehot_fsm_reg[5]\,
      I3 => adapt_done_cnt,
      I4 => n_0_adapt_done_cnt_reg,
      O => n_0_adapt_done_cnt_i_1
    );
adapt_done_cnt_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F000F101FFFFF101"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_reg[1]\,
      I1 => \n_0_FSM_onehot_fsm_reg[3]\,
      I2 => \n_0_FSM_onehot_fsm_reg[4]\,
      I3 => fsm1,
      I4 => \n_0_FSM_onehot_fsm_reg[5]\,
      I5 => new_txcoeff_req_reg2,
      O => adapt_done_cnt
    );
adapt_done_cnt_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => '1',
      D => n_0_adapt_done_cnt_i_1,
      Q => n_0_adapt_done_cnt_reg,
      R => \p_0_in__0\
    );
adapt_done_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8880000"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_reg[5]\,
      I1 => n_0_adapt_done_cnt_reg,
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => new_txcoeff_req_reg2,
      O => adapt_done
    );
adapt_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => '1',
      D => adapt_done,
      Q => rxeqscan_adapt_done,
      R => \p_0_in__0\
    );
\converge_cnt[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA20000"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_reg[4]\,
      I1 => \out\(1),
      I2 => n_0_adapt_done_cnt_reg,
      I3 => \out\(0),
      I4 => converge_cnt0(0),
      O => converge_cnt(0)
    );
\converge_cnt[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA20000"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_reg[4]\,
      I1 => \out\(1),
      I2 => n_0_adapt_done_cnt_reg,
      I3 => \out\(0),
      I4 => converge_cnt0(10),
      O => converge_cnt(10)
    );
\converge_cnt[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA20000"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_reg[4]\,
      I1 => \out\(1),
      I2 => n_0_adapt_done_cnt_reg,
      I3 => \out\(0),
      I4 => converge_cnt0(11),
      O => converge_cnt(11)
    );
\converge_cnt[11]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_converge_cnt_reg[11]\,
      O => \n_0_converge_cnt[11]_i_3\
    );
\converge_cnt[11]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_converge_cnt_reg[10]\,
      O => \n_0_converge_cnt[11]_i_4\
    );
\converge_cnt[11]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_converge_cnt_reg[9]\,
      O => \n_0_converge_cnt[11]_i_5\
    );
\converge_cnt[11]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_converge_cnt_reg[8]\,
      O => \n_0_converge_cnt[11]_i_6\
    );
\converge_cnt[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA20000"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_reg[4]\,
      I1 => \out\(1),
      I2 => n_0_adapt_done_cnt_reg,
      I3 => \out\(0),
      I4 => converge_cnt0(12),
      O => converge_cnt(12)
    );
\converge_cnt[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA20000"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_reg[4]\,
      I1 => \out\(1),
      I2 => n_0_adapt_done_cnt_reg,
      I3 => \out\(0),
      I4 => converge_cnt0(13),
      O => converge_cnt(13)
    );
\converge_cnt[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA20000"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_reg[4]\,
      I1 => \out\(1),
      I2 => n_0_adapt_done_cnt_reg,
      I3 => \out\(0),
      I4 => converge_cnt0(14),
      O => converge_cnt(14)
    );
\converge_cnt[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA20000"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_reg[4]\,
      I1 => \out\(1),
      I2 => n_0_adapt_done_cnt_reg,
      I3 => \out\(0),
      I4 => converge_cnt0(15),
      O => converge_cnt(15)
    );
\converge_cnt[15]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_converge_cnt_reg[15]\,
      O => \n_0_converge_cnt[15]_i_3\
    );
\converge_cnt[15]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_converge_cnt_reg[14]\,
      O => \n_0_converge_cnt[15]_i_4\
    );
\converge_cnt[15]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_converge_cnt_reg[13]\,
      O => \n_0_converge_cnt[15]_i_5\
    );
\converge_cnt[15]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_converge_cnt_reg[12]\,
      O => \n_0_converge_cnt[15]_i_6\
    );
\converge_cnt[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA20000"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_reg[4]\,
      I1 => \out\(1),
      I2 => n_0_adapt_done_cnt_reg,
      I3 => \out\(0),
      I4 => converge_cnt0(16),
      O => converge_cnt(16)
    );
\converge_cnt[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA20000"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_reg[4]\,
      I1 => \out\(1),
      I2 => n_0_adapt_done_cnt_reg,
      I3 => \out\(0),
      I4 => converge_cnt0(17),
      O => converge_cnt(17)
    );
\converge_cnt[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA20000"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_reg[4]\,
      I1 => \out\(1),
      I2 => n_0_adapt_done_cnt_reg,
      I3 => \out\(0),
      I4 => converge_cnt0(18),
      O => converge_cnt(18)
    );
\converge_cnt[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA20000"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_reg[4]\,
      I1 => \out\(1),
      I2 => n_0_adapt_done_cnt_reg,
      I3 => \out\(0),
      I4 => converge_cnt0(19),
      O => converge_cnt(19)
    );
\converge_cnt[19]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_converge_cnt_reg[19]\,
      O => \n_0_converge_cnt[19]_i_3\
    );
\converge_cnt[19]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_converge_cnt_reg[18]\,
      O => \n_0_converge_cnt[19]_i_4\
    );
\converge_cnt[19]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_converge_cnt_reg[17]\,
      O => \n_0_converge_cnt[19]_i_5\
    );
\converge_cnt[19]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_converge_cnt_reg[16]\,
      O => \n_0_converge_cnt[19]_i_6\
    );
\converge_cnt[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA20000"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_reg[4]\,
      I1 => \out\(1),
      I2 => n_0_adapt_done_cnt_reg,
      I3 => \out\(0),
      I4 => converge_cnt0(1),
      O => converge_cnt(1)
    );
\converge_cnt[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA20000"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_reg[4]\,
      I1 => \out\(1),
      I2 => n_0_adapt_done_cnt_reg,
      I3 => \out\(0),
      I4 => converge_cnt0(20),
      O => converge_cnt(20)
    );
\converge_cnt[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA20000"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_reg[4]\,
      I1 => \out\(1),
      I2 => n_0_adapt_done_cnt_reg,
      I3 => \out\(0),
      I4 => converge_cnt0(21),
      O => converge_cnt(21)
    );
\converge_cnt[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA20000"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_reg[4]\,
      I1 => \out\(1),
      I2 => n_0_adapt_done_cnt_reg,
      I3 => \out\(0),
      I4 => converge_cnt0(22),
      O => converge_cnt(22)
    );
\converge_cnt[22]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_converge_cnt_reg[22]\,
      O => \n_0_converge_cnt[22]_i_3\
    );
\converge_cnt[22]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_converge_cnt_reg[21]\,
      O => \n_0_converge_cnt[22]_i_4\
    );
\converge_cnt[22]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_converge_cnt_reg[20]\,
      O => \n_0_converge_cnt[22]_i_5\
    );
\converge_cnt[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA20000"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_reg[4]\,
      I1 => \out\(1),
      I2 => n_0_adapt_done_cnt_reg,
      I3 => \out\(0),
      I4 => converge_cnt0(2),
      O => converge_cnt(2)
    );
\converge_cnt[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA20000"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_reg[4]\,
      I1 => \out\(1),
      I2 => n_0_adapt_done_cnt_reg,
      I3 => \out\(0),
      I4 => converge_cnt0(3),
      O => converge_cnt(3)
    );
\converge_cnt[3]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_converge_cnt_reg[3]\,
      O => \n_0_converge_cnt[3]_i_3\
    );
\converge_cnt[3]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_converge_cnt_reg[2]\,
      O => \n_0_converge_cnt[3]_i_4\
    );
\converge_cnt[3]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_converge_cnt_reg[1]\,
      O => \n_0_converge_cnt[3]_i_5\
    );
\converge_cnt[3]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \n_0_converge_cnt_reg[0]\,
      O => \n_0_converge_cnt[3]_i_6\
    );
\converge_cnt[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA20000"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_reg[4]\,
      I1 => \out\(1),
      I2 => n_0_adapt_done_cnt_reg,
      I3 => \out\(0),
      I4 => converge_cnt0(4),
      O => converge_cnt(4)
    );
\converge_cnt[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA20000"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_reg[4]\,
      I1 => \out\(1),
      I2 => n_0_adapt_done_cnt_reg,
      I3 => \out\(0),
      I4 => converge_cnt0(5),
      O => converge_cnt(5)
    );
\converge_cnt[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA20000"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_reg[4]\,
      I1 => \out\(1),
      I2 => n_0_adapt_done_cnt_reg,
      I3 => \out\(0),
      I4 => converge_cnt0(6),
      O => converge_cnt(6)
    );
\converge_cnt[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA20000"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_reg[4]\,
      I1 => \out\(1),
      I2 => n_0_adapt_done_cnt_reg,
      I3 => \out\(0),
      I4 => converge_cnt0(7),
      O => converge_cnt(7)
    );
\converge_cnt[7]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_converge_cnt_reg[7]\,
      O => \n_0_converge_cnt[7]_i_3\
    );
\converge_cnt[7]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_converge_cnt_reg[6]\,
      O => \n_0_converge_cnt[7]_i_4\
    );
\converge_cnt[7]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_converge_cnt_reg[5]\,
      O => \n_0_converge_cnt[7]_i_5\
    );
\converge_cnt[7]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_converge_cnt_reg[4]\,
      O => \n_0_converge_cnt[7]_i_6\
    );
\converge_cnt[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA20000"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_reg[4]\,
      I1 => \out\(1),
      I2 => n_0_adapt_done_cnt_reg,
      I3 => \out\(0),
      I4 => converge_cnt0(8),
      O => converge_cnt(8)
    );
\converge_cnt[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA20000"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_reg[4]\,
      I1 => \out\(1),
      I2 => n_0_adapt_done_cnt_reg,
      I3 => \out\(0),
      I4 => converge_cnt0(9),
      O => converge_cnt(9)
    );
\converge_cnt_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => '1',
      D => converge_cnt(0),
      Q => \n_0_converge_cnt_reg[0]\,
      R => \p_0_in__0\
    );
\converge_cnt_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => '1',
      D => converge_cnt(10),
      Q => \n_0_converge_cnt_reg[10]\,
      R => \p_0_in__0\
    );
\converge_cnt_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => '1',
      D => converge_cnt(11),
      Q => \n_0_converge_cnt_reg[11]\,
      R => \p_0_in__0\
    );
\converge_cnt_reg[11]_i_2\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_converge_cnt_reg[7]_i_2\,
      CO(3) => \n_0_converge_cnt_reg[11]_i_2\,
      CO(2) => \n_1_converge_cnt_reg[11]_i_2\,
      CO(1) => \n_2_converge_cnt_reg[11]_i_2\,
      CO(0) => \n_3_converge_cnt_reg[11]_i_2\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3 downto 0) => converge_cnt0(11 downto 8),
      S(3) => \n_0_converge_cnt[11]_i_3\,
      S(2) => \n_0_converge_cnt[11]_i_4\,
      S(1) => \n_0_converge_cnt[11]_i_5\,
      S(0) => \n_0_converge_cnt[11]_i_6\
    );
\converge_cnt_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => '1',
      D => converge_cnt(12),
      Q => \n_0_converge_cnt_reg[12]\,
      R => \p_0_in__0\
    );
\converge_cnt_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => '1',
      D => converge_cnt(13),
      Q => \n_0_converge_cnt_reg[13]\,
      R => \p_0_in__0\
    );
\converge_cnt_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => '1',
      D => converge_cnt(14),
      Q => \n_0_converge_cnt_reg[14]\,
      R => \p_0_in__0\
    );
\converge_cnt_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => '1',
      D => converge_cnt(15),
      Q => \n_0_converge_cnt_reg[15]\,
      R => \p_0_in__0\
    );
\converge_cnt_reg[15]_i_2\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_converge_cnt_reg[11]_i_2\,
      CO(3) => \n_0_converge_cnt_reg[15]_i_2\,
      CO(2) => \n_1_converge_cnt_reg[15]_i_2\,
      CO(1) => \n_2_converge_cnt_reg[15]_i_2\,
      CO(0) => \n_3_converge_cnt_reg[15]_i_2\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3 downto 0) => converge_cnt0(15 downto 12),
      S(3) => \n_0_converge_cnt[15]_i_3\,
      S(2) => \n_0_converge_cnt[15]_i_4\,
      S(1) => \n_0_converge_cnt[15]_i_5\,
      S(0) => \n_0_converge_cnt[15]_i_6\
    );
\converge_cnt_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => '1',
      D => converge_cnt(16),
      Q => \n_0_converge_cnt_reg[16]\,
      R => \p_0_in__0\
    );
\converge_cnt_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => '1',
      D => converge_cnt(17),
      Q => \n_0_converge_cnt_reg[17]\,
      R => \p_0_in__0\
    );
\converge_cnt_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => '1',
      D => converge_cnt(18),
      Q => \n_0_converge_cnt_reg[18]\,
      R => \p_0_in__0\
    );
\converge_cnt_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => '1',
      D => converge_cnt(19),
      Q => \n_0_converge_cnt_reg[19]\,
      R => \p_0_in__0\
    );
\converge_cnt_reg[19]_i_2\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_converge_cnt_reg[15]_i_2\,
      CO(3) => \n_0_converge_cnt_reg[19]_i_2\,
      CO(2) => \n_1_converge_cnt_reg[19]_i_2\,
      CO(1) => \n_2_converge_cnt_reg[19]_i_2\,
      CO(0) => \n_3_converge_cnt_reg[19]_i_2\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3 downto 0) => converge_cnt0(19 downto 16),
      S(3) => \n_0_converge_cnt[19]_i_3\,
      S(2) => \n_0_converge_cnt[19]_i_4\,
      S(1) => \n_0_converge_cnt[19]_i_5\,
      S(0) => \n_0_converge_cnt[19]_i_6\
    );
\converge_cnt_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => '1',
      D => converge_cnt(1),
      Q => \n_0_converge_cnt_reg[1]\,
      R => \p_0_in__0\
    );
\converge_cnt_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => '1',
      D => converge_cnt(20),
      Q => \n_0_converge_cnt_reg[20]\,
      R => \p_0_in__0\
    );
\converge_cnt_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => '1',
      D => converge_cnt(21),
      Q => \n_0_converge_cnt_reg[21]\,
      R => \p_0_in__0\
    );
\converge_cnt_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => '1',
      D => converge_cnt(22),
      Q => \n_0_converge_cnt_reg[22]\,
      R => \p_0_in__0\
    );
\converge_cnt_reg[22]_i_2\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_converge_cnt_reg[19]_i_2\,
      CO(3 downto 2) => \NLW_converge_cnt_reg[22]_i_2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \n_2_converge_cnt_reg[22]_i_2\,
      CO(0) => \n_3_converge_cnt_reg[22]_i_2\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => \NLW_converge_cnt_reg[22]_i_2_O_UNCONNECTED\(3),
      O(2 downto 0) => converge_cnt0(22 downto 20),
      S(3) => '0',
      S(2) => \n_0_converge_cnt[22]_i_3\,
      S(1) => \n_0_converge_cnt[22]_i_4\,
      S(0) => \n_0_converge_cnt[22]_i_5\
    );
\converge_cnt_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => '1',
      D => converge_cnt(2),
      Q => \n_0_converge_cnt_reg[2]\,
      R => \p_0_in__0\
    );
\converge_cnt_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => '1',
      D => converge_cnt(3),
      Q => \n_0_converge_cnt_reg[3]\,
      R => \p_0_in__0\
    );
\converge_cnt_reg[3]_i_2\: unisim.vcomponents.CARRY4
    port map (
      CI => '0',
      CO(3) => \n_0_converge_cnt_reg[3]_i_2\,
      CO(2) => \n_1_converge_cnt_reg[3]_i_2\,
      CO(1) => \n_2_converge_cnt_reg[3]_i_2\,
      CO(0) => \n_3_converge_cnt_reg[3]_i_2\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => \n_0_converge_cnt_reg[0]\,
      O(3 downto 0) => converge_cnt0(3 downto 0),
      S(3) => \n_0_converge_cnt[3]_i_3\,
      S(2) => \n_0_converge_cnt[3]_i_4\,
      S(1) => \n_0_converge_cnt[3]_i_5\,
      S(0) => \n_0_converge_cnt[3]_i_6\
    );
\converge_cnt_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => '1',
      D => converge_cnt(4),
      Q => \n_0_converge_cnt_reg[4]\,
      R => \p_0_in__0\
    );
\converge_cnt_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => '1',
      D => converge_cnt(5),
      Q => \n_0_converge_cnt_reg[5]\,
      R => \p_0_in__0\
    );
\converge_cnt_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => '1',
      D => converge_cnt(6),
      Q => \n_0_converge_cnt_reg[6]\,
      R => \p_0_in__0\
    );
\converge_cnt_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => '1',
      D => converge_cnt(7),
      Q => \n_0_converge_cnt_reg[7]\,
      R => \p_0_in__0\
    );
\converge_cnt_reg[7]_i_2\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_converge_cnt_reg[3]_i_2\,
      CO(3) => \n_0_converge_cnt_reg[7]_i_2\,
      CO(2) => \n_1_converge_cnt_reg[7]_i_2\,
      CO(1) => \n_2_converge_cnt_reg[7]_i_2\,
      CO(0) => \n_3_converge_cnt_reg[7]_i_2\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3 downto 0) => converge_cnt0(7 downto 4),
      S(3) => \n_0_converge_cnt[7]_i_3\,
      S(2) => \n_0_converge_cnt[7]_i_4\,
      S(1) => \n_0_converge_cnt[7]_i_5\,
      S(0) => \n_0_converge_cnt[7]_i_6\
    );
\converge_cnt_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => '1',
      D => converge_cnt(8),
      Q => \n_0_converge_cnt_reg[8]\,
      R => \p_0_in__0\
    );
\converge_cnt_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => '1',
      D => converge_cnt(9),
      Q => \n_0_converge_cnt_reg[9]\,
      R => \p_0_in__0\
    );
\fs_reg1_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => I11(0),
      Q => fs_reg1(0),
      R => \p_0_in__0\
    );
\fs_reg1_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => I11(1),
      Q => fs_reg1(1),
      R => \p_0_in__0\
    );
\fs_reg1_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => I11(2),
      Q => fs_reg1(2),
      R => \p_0_in__0\
    );
\fs_reg1_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => I11(3),
      Q => fs_reg1(3),
      R => \p_0_in__0\
    );
\fs_reg1_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => I11(4),
      Q => fs_reg1(4),
      R => \p_0_in__0\
    );
\fs_reg1_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => I11(5),
      Q => fs_reg1(5),
      R => \p_0_in__0\
    );
\fs_reg2_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => fs_reg1(0),
      Q => fs_reg2(0),
      R => \p_0_in__0\
    );
\fs_reg2_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => fs_reg1(1),
      Q => fs_reg2(1),
      R => \p_0_in__0\
    );
\fs_reg2_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => fs_reg1(2),
      Q => fs_reg2(2),
      R => \p_0_in__0\
    );
\fs_reg2_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => fs_reg1(3),
      Q => fs_reg2(3),
      R => \p_0_in__0\
    );
\fs_reg2_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => fs_reg1(4),
      Q => fs_reg2(4),
      R => \p_0_in__0\
    );
\fs_reg2_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => fs_reg1(5),
      Q => fs_reg2(5),
      R => \p_0_in__0\
    );
\lf_reg1_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => I12(0),
      Q => lf_reg1(0),
      R => \p_0_in__0\
    );
\lf_reg1_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => I12(1),
      Q => lf_reg1(1),
      R => \p_0_in__0\
    );
\lf_reg1_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => I12(2),
      Q => lf_reg1(2),
      R => \p_0_in__0\
    );
\lf_reg1_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => I12(3),
      Q => lf_reg1(3),
      R => \p_0_in__0\
    );
\lf_reg1_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => I12(4),
      Q => lf_reg1(4),
      R => \p_0_in__0\
    );
\lf_reg1_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => I12(5),
      Q => lf_reg1(5),
      R => \p_0_in__0\
    );
\lf_reg2_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => lf_reg1(0),
      Q => lf_reg2(0),
      R => \p_0_in__0\
    );
\lf_reg2_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => lf_reg1(1),
      Q => lf_reg2(1),
      R => \p_0_in__0\
    );
\lf_reg2_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => lf_reg1(2),
      Q => lf_reg2(2),
      R => \p_0_in__0\
    );
\lf_reg2_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => lf_reg1(3),
      Q => lf_reg2(3),
      R => \p_0_in__0\
    );
\lf_reg2_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => lf_reg1(4),
      Q => lf_reg2(4),
      R => \p_0_in__0\
    );
\lf_reg2_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => lf_reg1(5),
      Q => lf_reg2(5),
      R => \p_0_in__0\
    );
lffs_sel_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444000F44440000"
    )
    port map (
      I0 => preset_valid_reg2,
      I1 => new_txcoeff_req_reg2,
      I2 => n_0_lffs_sel_i_2,
      I3 => \n_0_FSM_onehot_fsm_reg[3]\,
      I4 => \n_0_FSM_onehot_fsm_reg[1]\,
      I5 => rxeqscan_lffs_sel,
      O => n_0_lffs_sel_i_1
    );
lffs_sel_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_reg[5]\,
      I1 => \n_0_FSM_onehot_fsm_reg[4]\,
      O => n_0_lffs_sel_i_2
    );
lffs_sel_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => '1',
      D => n_0_lffs_sel_i_1,
      Q => rxeqscan_lffs_sel,
      R => \p_0_in__0\
    );
\new_txcoeff[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FF0001010101"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_reg[3]\,
      I1 => \n_0_FSM_onehot_fsm_reg[5]\,
      I2 => \n_0_FSM_onehot_fsm_reg[4]\,
      I3 => new_txcoeff_req_reg2,
      I4 => preset_valid_reg2,
      I5 => \n_0_FSM_onehot_fsm_reg[1]\,
      O => \n_0_new_txcoeff[17]_i_1\
    );
new_txcoeff_done_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => new_txcoeff_req_reg2,
      I1 => \n_0_FSM_onehot_fsm_reg[5]\,
      O => new_txcoeff_done
    );
new_txcoeff_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => '1',
      D => new_txcoeff_done,
      Q => rxeqscan_new_txcoeff_done,
      R => \p_0_in__0\
    );
\new_txcoeff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \n_0_new_txcoeff[17]_i_1\,
      D => '0',
      Q => new_txcoeff(0),
      R => \p_0_in__0\
    );
\new_txcoeff_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \n_0_new_txcoeff[17]_i_1\,
      D => '0',
      Q => new_txcoeff(10),
      R => \p_0_in__0\
    );
\new_txcoeff_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \n_0_new_txcoeff[17]_i_1\,
      D => '0',
      Q => new_txcoeff(11),
      R => \p_0_in__0\
    );
\new_txcoeff_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \n_0_new_txcoeff[17]_i_1\,
      D => '0',
      Q => new_txcoeff(12),
      R => \p_0_in__0\
    );
\new_txcoeff_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \n_0_new_txcoeff[17]_i_1\,
      D => '0',
      Q => new_txcoeff(13),
      R => \p_0_in__0\
    );
\new_txcoeff_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \n_0_new_txcoeff[17]_i_1\,
      D => '0',
      Q => new_txcoeff(14),
      R => \p_0_in__0\
    );
\new_txcoeff_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \n_0_new_txcoeff[17]_i_1\,
      D => '0',
      Q => new_txcoeff(15),
      R => \p_0_in__0\
    );
\new_txcoeff_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \n_0_new_txcoeff[17]_i_1\,
      D => '0',
      Q => new_txcoeff(16),
      R => \p_0_in__0\
    );
\new_txcoeff_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \n_0_new_txcoeff[17]_i_1\,
      D => '0',
      Q => new_txcoeff(17),
      R => \p_0_in__0\
    );
\new_txcoeff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \n_0_new_txcoeff[17]_i_1\,
      D => '0',
      Q => new_txcoeff(1),
      R => \p_0_in__0\
    );
\new_txcoeff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \n_0_new_txcoeff[17]_i_1\,
      D => \n_0_FSM_onehot_fsm_reg[1]\,
      Q => new_txcoeff(2),
      R => \p_0_in__0\
    );
\new_txcoeff_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \n_0_new_txcoeff[17]_i_1\,
      D => '0',
      Q => new_txcoeff(3),
      R => \p_0_in__0\
    );
\new_txcoeff_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \n_0_new_txcoeff[17]_i_1\,
      D => '0',
      Q => new_txcoeff(4),
      R => \p_0_in__0\
    );
\new_txcoeff_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \n_0_new_txcoeff[17]_i_1\,
      D => '0',
      Q => new_txcoeff(5),
      R => \p_0_in__0\
    );
\new_txcoeff_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \n_0_new_txcoeff[17]_i_1\,
      D => '0',
      Q => new_txcoeff(6),
      R => \p_0_in__0\
    );
\new_txcoeff_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \n_0_new_txcoeff[17]_i_1\,
      D => '0',
      Q => new_txcoeff(7),
      R => \p_0_in__0\
    );
\new_txcoeff_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \n_0_new_txcoeff[17]_i_1\,
      D => '0',
      Q => new_txcoeff(8),
      R => \p_0_in__0\
    );
\new_txcoeff_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \n_0_new_txcoeff[17]_i_1\,
      D => '0',
      Q => new_txcoeff(9),
      R => \p_0_in__0\
    );
new_txcoeff_req_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => I1,
      Q => new_txcoeff_req_reg1,
      R => \p_0_in__0\
    );
new_txcoeff_req_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => new_txcoeff_req_reg1,
      Q => new_txcoeff_req_reg2,
      R => \p_0_in__0\
    );
preset_done_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_reg[3]\,
      I1 => preset_valid_reg2,
      I2 => \n_0_FSM_onehot_fsm_reg[1]\,
      O => preset_done
    );
preset_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => '1',
      D => preset_done,
      Q => rxeqscan_preset_done,
      R => \p_0_in__0\
    );
\preset_reg1_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => I8(0),
      Q => preset_reg1(0),
      R => \p_0_in__0\
    );
\preset_reg1_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => I8(1),
      Q => preset_reg1(1),
      R => \p_0_in__0\
    );
\preset_reg1_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => I8(2),
      Q => preset_reg1(2),
      R => \p_0_in__0\
    );
\preset_reg2_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => preset_reg1(0),
      Q => preset_reg2(0),
      R => \p_0_in__0\
    );
\preset_reg2_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => preset_reg1(1),
      Q => preset_reg2(1),
      R => \p_0_in__0\
    );
\preset_reg2_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => preset_reg1(2),
      Q => preset_reg2(2),
      R => \p_0_in__0\
    );
preset_valid_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => I3,
      Q => preset_valid_reg1,
      R => \p_0_in__0\
    );
preset_valid_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => preset_valid_reg1,
      Q => preset_valid_reg2,
      R => \p_0_in__0\
    );
rxeq_adapt_done_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"080F000008000000"
    )
    port map (
      I0 => rxeqscan_new_txcoeff_done,
      I1 => rxeq_adapt_done_reg0,
      I2 => I4(0),
      I3 => I4(1),
      I4 => I4(2),
      I5 => pipe_rx0_eq_adapt_done,
      O => O4
    );
rxeq_adapt_done_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => rxeqscan_adapt_done,
      I1 => I6,
      O => rxeq_adapt_done_reg0
    );
rxeq_adapt_done_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50FF4000"
    )
    port map (
      I0 => I4(0),
      I1 => rxeqscan_adapt_done,
      I2 => I4(2),
      I3 => n_0_rxeq_adapt_done_reg_i_2,
      I4 => I6,
      O => O2
    );
rxeq_adapt_done_reg_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCC888803003333"
    )
    port map (
      I0 => rxeqscan_new_txcoeff_done,
      I1 => I4(2),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => I4(0),
      I5 => I4(1),
      O => n_0_rxeq_adapt_done_reg_i_2
    );
rxeq_done_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4500"
    )
    port map (
      I0 => I4(0),
      I1 => rxeqscan_new_txcoeff_done,
      I2 => I4(1),
      I3 => I4(2),
      O => rxeq_done
    );
rxeq_lffs_sel_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08FFF00008F0F000"
    )
    port map (
      I0 => rxeqscan_new_txcoeff_done,
      I1 => rxeqscan_lffs_sel,
      I2 => I4(0),
      I3 => I4(1),
      I4 => I4(2),
      I5 => I7,
      O => O3
    );
\rxeq_new_txcoeff[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
    port map (
      I0 => I4(0),
      I1 => I4(2),
      I2 => new_txcoeff(0),
      O => O1(0)
    );
\rxeq_new_txcoeff[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
    port map (
      I0 => I4(0),
      I1 => I4(2),
      I2 => rxeqscan_lffs_sel,
      I3 => new_txcoeff(10),
      O => O1(10)
    );
\rxeq_new_txcoeff[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
    port map (
      I0 => I4(0),
      I1 => I4(2),
      I2 => rxeqscan_lffs_sel,
      I3 => new_txcoeff(11),
      O => O1(11)
    );
\rxeq_new_txcoeff[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
    port map (
      I0 => I4(0),
      I1 => I4(2),
      I2 => rxeqscan_lffs_sel,
      I3 => new_txcoeff(12),
      O => O1(12)
    );
\rxeq_new_txcoeff[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
    port map (
      I0 => I4(0),
      I1 => I4(2),
      I2 => rxeqscan_lffs_sel,
      I3 => new_txcoeff(13),
      O => O1(13)
    );
\rxeq_new_txcoeff[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
    port map (
      I0 => I4(0),
      I1 => I4(2),
      I2 => rxeqscan_lffs_sel,
      I3 => new_txcoeff(14),
      O => O1(14)
    );
\rxeq_new_txcoeff[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
    port map (
      I0 => I4(0),
      I1 => I4(2),
      I2 => rxeqscan_lffs_sel,
      I3 => new_txcoeff(15),
      O => O1(15)
    );
\rxeq_new_txcoeff[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
    port map (
      I0 => I4(0),
      I1 => I4(2),
      I2 => rxeqscan_lffs_sel,
      I3 => new_txcoeff(16),
      O => O1(16)
    );
\rxeq_new_txcoeff[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C083"
    )
    port map (
      I0 => rxeqscan_new_txcoeff_done,
      I1 => I4(2),
      I2 => I4(1),
      I3 => I4(0),
      O => E(0)
    );
\rxeq_new_txcoeff[17]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
    port map (
      I0 => I4(0),
      I1 => I4(2),
      I2 => rxeqscan_lffs_sel,
      I3 => new_txcoeff(17),
      O => O1(17)
    );
\rxeq_new_txcoeff[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
    port map (
      I0 => I4(0),
      I1 => I4(2),
      I2 => new_txcoeff(1),
      O => O1(1)
    );
\rxeq_new_txcoeff[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
    port map (
      I0 => I4(0),
      I1 => I4(2),
      I2 => new_txcoeff(2),
      O => O1(2)
    );
\rxeq_new_txcoeff[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
    port map (
      I0 => I4(0),
      I1 => I4(2),
      I2 => new_txcoeff(3),
      O => O1(3)
    );
\rxeq_new_txcoeff[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
    port map (
      I0 => I4(0),
      I1 => I4(2),
      I2 => rxeqscan_lffs_sel,
      I3 => new_txcoeff(4),
      O => O1(4)
    );
\rxeq_new_txcoeff[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
    port map (
      I0 => I4(0),
      I1 => I4(2),
      I2 => rxeqscan_lffs_sel,
      I3 => new_txcoeff(5),
      O => O1(5)
    );
\rxeq_new_txcoeff[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
    port map (
      I0 => I4(0),
      I1 => I4(2),
      I2 => rxeqscan_lffs_sel,
      I3 => new_txcoeff(6),
      O => O1(6)
    );
\rxeq_new_txcoeff[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
    port map (
      I0 => I4(0),
      I1 => I4(2),
      I2 => rxeqscan_lffs_sel,
      I3 => new_txcoeff(7),
      O => O1(7)
    );
\rxeq_new_txcoeff[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
    port map (
      I0 => I4(0),
      I1 => I4(2),
      I2 => rxeqscan_lffs_sel,
      I3 => new_txcoeff(8),
      O => O1(8)
    );
\rxeq_new_txcoeff[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
    port map (
      I0 => I4(0),
      I1 => I4(2),
      I2 => rxeqscan_lffs_sel,
      I3 => new_txcoeff(9),
      O => O1(9)
    );
rxeq_new_txcoeff_req_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
    port map (
      I0 => I4(0),
      I1 => I4(1),
      I2 => rxeqscan_new_txcoeff_done,
      I3 => I4(2),
      O => rxeq_new_txcoeff_req
    );
\txcoeff_reg1_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => I10(0),
      Q => txcoeff_reg1(0),
      R => \p_0_in__0\
    );
\txcoeff_reg1_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => I10(10),
      Q => txcoeff_reg1(10),
      R => \p_0_in__0\
    );
\txcoeff_reg1_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => I10(11),
      Q => txcoeff_reg1(11),
      R => \p_0_in__0\
    );
\txcoeff_reg1_reg[12]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => I10(12),
      Q => txcoeff_reg1(12),
      R => \p_0_in__0\
    );
\txcoeff_reg1_reg[13]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => I10(13),
      Q => txcoeff_reg1(13),
      R => \p_0_in__0\
    );
\txcoeff_reg1_reg[14]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => I10(14),
      Q => txcoeff_reg1(14),
      R => \p_0_in__0\
    );
\txcoeff_reg1_reg[15]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => I10(15),
      Q => txcoeff_reg1(15),
      R => \p_0_in__0\
    );
\txcoeff_reg1_reg[16]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => I10(16),
      Q => txcoeff_reg1(16),
      R => \p_0_in__0\
    );
\txcoeff_reg1_reg[17]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => I10(17),
      Q => txcoeff_reg1(17),
      R => \p_0_in__0\
    );
\txcoeff_reg1_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => I10(1),
      Q => txcoeff_reg1(1),
      R => \p_0_in__0\
    );
\txcoeff_reg1_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => I10(2),
      Q => txcoeff_reg1(2),
      R => \p_0_in__0\
    );
\txcoeff_reg1_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => I10(3),
      Q => txcoeff_reg1(3),
      R => \p_0_in__0\
    );
\txcoeff_reg1_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => I10(4),
      Q => txcoeff_reg1(4),
      R => \p_0_in__0\
    );
\txcoeff_reg1_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => I10(5),
      Q => txcoeff_reg1(5),
      R => \p_0_in__0\
    );
\txcoeff_reg1_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => I10(6),
      Q => txcoeff_reg1(6),
      R => \p_0_in__0\
    );
\txcoeff_reg1_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => I10(7),
      Q => txcoeff_reg1(7),
      R => \p_0_in__0\
    );
\txcoeff_reg1_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => I10(8),
      Q => txcoeff_reg1(8),
      R => \p_0_in__0\
    );
\txcoeff_reg1_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => I10(9),
      Q => txcoeff_reg1(9),
      R => \p_0_in__0\
    );
\txcoeff_reg2_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => txcoeff_reg1(0),
      Q => txcoeff_reg2(0),
      R => \p_0_in__0\
    );
\txcoeff_reg2_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => txcoeff_reg1(10),
      Q => txcoeff_reg2(10),
      R => \p_0_in__0\
    );
\txcoeff_reg2_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => txcoeff_reg1(11),
      Q => txcoeff_reg2(11),
      R => \p_0_in__0\
    );
\txcoeff_reg2_reg[12]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => txcoeff_reg1(12),
      Q => txcoeff_reg2(12),
      R => \p_0_in__0\
    );
\txcoeff_reg2_reg[13]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => txcoeff_reg1(13),
      Q => txcoeff_reg2(13),
      R => \p_0_in__0\
    );
\txcoeff_reg2_reg[14]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => txcoeff_reg1(14),
      Q => txcoeff_reg2(14),
      R => \p_0_in__0\
    );
\txcoeff_reg2_reg[15]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => txcoeff_reg1(15),
      Q => txcoeff_reg2(15),
      R => \p_0_in__0\
    );
\txcoeff_reg2_reg[16]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => txcoeff_reg1(16),
      Q => txcoeff_reg2(16),
      R => \p_0_in__0\
    );
\txcoeff_reg2_reg[17]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => txcoeff_reg1(17),
      Q => txcoeff_reg2(17),
      R => \p_0_in__0\
    );
\txcoeff_reg2_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => txcoeff_reg1(1),
      Q => txcoeff_reg2(1),
      R => \p_0_in__0\
    );
\txcoeff_reg2_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => txcoeff_reg1(2),
      Q => txcoeff_reg2(2),
      R => \p_0_in__0\
    );
\txcoeff_reg2_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => txcoeff_reg1(3),
      Q => txcoeff_reg2(3),
      R => \p_0_in__0\
    );
\txcoeff_reg2_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => txcoeff_reg1(4),
      Q => txcoeff_reg2(4),
      R => \p_0_in__0\
    );
\txcoeff_reg2_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => txcoeff_reg1(5),
      Q => txcoeff_reg2(5),
      R => \p_0_in__0\
    );
\txcoeff_reg2_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => txcoeff_reg1(6),
      Q => txcoeff_reg2(6),
      R => \p_0_in__0\
    );
\txcoeff_reg2_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => txcoeff_reg1(7),
      Q => txcoeff_reg2(7),
      R => \p_0_in__0\
    );
\txcoeff_reg2_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => txcoeff_reg1(8),
      Q => txcoeff_reg2(8),
      R => \p_0_in__0\
    );
\txcoeff_reg2_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => txcoeff_reg1(9),
      Q => txcoeff_reg2(9),
      R => \p_0_in__0\
    );
\txpreset_reg1_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => I9(0),
      Q => txpreset_reg1(0),
      R => \p_0_in__0\
    );
\txpreset_reg1_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => I9(1),
      Q => txpreset_reg1(1),
      R => \p_0_in__0\
    );
\txpreset_reg1_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => I9(2),
      Q => txpreset_reg1(2),
      R => \p_0_in__0\
    );
\txpreset_reg1_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => I9(3),
      Q => txpreset_reg1(3),
      R => \p_0_in__0\
    );
\txpreset_reg2_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => txpreset_reg1(0),
      Q => txpreset_reg2(0),
      R => \p_0_in__0\
    );
\txpreset_reg2_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => txpreset_reg1(1),
      Q => txpreset_reg2(1),
      R => \p_0_in__0\
    );
\txpreset_reg2_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => txpreset_reg1(2),
      Q => txpreset_reg2(2),
      R => \p_0_in__0\
    );
\txpreset_reg2_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => txpreset_reg1(3),
      Q => txpreset_reg2(3),
      R => \p_0_in__0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_7x_0_pcie3_7x_0_gt_common is
  port (
    QPLL_DRP_FSM : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O7 : out STD_LOGIC;
    QPLL_QPLLLOCK : out STD_LOGIC;
    QPLL_QPLLOUTCLK : out STD_LOGIC;
    QPLL_QPLLOUTREFCLK : out STD_LOGIC;
    QPLL_DRP_DONE : out STD_LOGIC;
    O26 : out STD_LOGIC;
    O27 : out STD_LOGIC;
    I1 : in STD_LOGIC;
    sys_clk : in STD_LOGIC;
    QPLL_QPLLPD : in STD_LOGIC;
    QPLL_QPLLRESET : in STD_LOGIC;
    RST_DCLK_RESET : in STD_LOGIC;
    QPLL_DRP_START : in STD_LOGIC;
    QPLL_DRP_GEN3 : in STD_LOGIC;
    QPLL_DRP_OVRD : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_7x_0_pcie3_7x_0_gt_common : entity is "pcie3_7x_0_gt_common";
end pcie3_7x_0_pcie3_7x_0_gt_common;

architecture STRUCTURE of pcie3_7x_0_pcie3_7x_0_gt_common is
  signal \^qpll_qplllock\ : STD_LOGIC;
  signal qpll_drp_addr : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal qpll_drp_di : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal qpll_drp_do : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal qpll_drp_en : STD_LOGIC;
  signal qpll_drp_rdy : STD_LOGIC;
  signal qpll_drp_we : STD_LOGIC;
begin
  QPLL_QPLLLOCK <= \^qpll_qplllock\;
qpll_drp_i: entity work.pcie3_7x_0_pcie3_7x_0_qpll_drp
    port map (
      D(15 downto 0) => qpll_drp_do(15 downto 0),
      I1 => I1,
      O1(7 downto 0) => qpll_drp_addr(7 downto 0),
      O2(15 downto 0) => qpll_drp_di(15 downto 0),
      O26 => O26,
      O27 => O27,
      O7 => O7,
      Q(1 downto 0) => QPLL_DRP_FSM(1 downto 0),
      QPLL_DRP_DONE => QPLL_DRP_DONE,
      QPLL_DRP_GEN3 => QPLL_DRP_GEN3,
      QPLL_DRP_OVRD => QPLL_DRP_OVRD,
      QPLL_DRP_START => QPLL_DRP_START,
      QPLL_QPLLLOCK => \^qpll_qplllock\,
      RST_DCLK_RESET => RST_DCLK_RESET,
      qpll_drp_en => qpll_drp_en,
      qpll_drp_rdy => qpll_drp_rdy,
      qpll_drp_we => qpll_drp_we
    );
qpll_wrapper_i: entity work.pcie3_7x_0_pcie3_7x_0_qpll_wrapper
    port map (
      D(15 downto 0) => qpll_drp_do(15 downto 0),
      I1 => I1,
      O1(7 downto 0) => qpll_drp_addr(7 downto 0),
      O2(15 downto 0) => qpll_drp_di(15 downto 0),
      QPLL_QPLLLOCK => \^qpll_qplllock\,
      QPLL_QPLLOUTCLK => QPLL_QPLLOUTCLK,
      QPLL_QPLLOUTREFCLK => QPLL_QPLLOUTREFCLK,
      QPLL_QPLLPD => QPLL_QPLLPD,
      QPLL_QPLLRESET => QPLL_QPLLRESET,
      qpll_drp_en => qpll_drp_en,
      qpll_drp_rdy => qpll_drp_rdy,
      qpll_drp_we => qpll_drp_we,
      sys_clk => sys_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_7x_0_pcie3_7x_0_gt_wrapper is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    ext_ch_gt_drprdy : out STD_LOGIC_VECTOR ( 0 to 0 );
    pipe_eyescandataerror : out STD_LOGIC_VECTOR ( 0 to 0 );
    pci_exp_txn : out STD_LOGIC_VECTOR ( 0 to 0 );
    pci_exp_txp : out STD_LOGIC_VECTOR ( 0 to 0 );
    RATE_PHYSTATUS : out STD_LOGIC;
    O1 : out STD_LOGIC;
    pipe_rxcommadet : out STD_LOGIC_VECTOR ( 0 to 0 );
    pipe_rxdlysresetdone : out STD_LOGIC_VECTOR ( 0 to 0 );
    PIPE_RXELECIDLE : out STD_LOGIC_VECTOR ( 0 to 0 );
    pipe_rxoutclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    SYNC_RXPHALIGNDONE_M : out STD_LOGIC;
    pipe_rxpmaresetdone : out STD_LOGIC_VECTOR ( 0 to 0 );
    pipe_rxprbserr : out STD_LOGIC_VECTOR ( 0 to 0 );
    RATE_RXRATEDONE : out STD_LOGIC;
    USER_RXRESETDONE : out STD_LOGIC;
    pipe_rxsyncdone : out STD_LOGIC_VECTOR ( 0 to 0 );
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    pipe_txdlysresetdone : out STD_LOGIC_VECTOR ( 0 to 0 );
    pipe_txoutclk_out : out STD_LOGIC;
    pipe_txphaligndone : out STD_LOGIC_VECTOR ( 0 to 0 );
    pipe_txphinitdone : out STD_LOGIC_VECTOR ( 0 to 0 );
    RATE_TXRATEDONE : out STD_LOGIC;
    USER_TXRESETDONE : out STD_LOGIC;
    SYNC_TXSYNCDONE : out STD_LOGIC;
    O4 : out STD_LOGIC;
    pipe_dmonitorout : out STD_LOGIC_VECTOR ( 14 downto 0 );
    ext_ch_gt_drpdo : out STD_LOGIC_VECTOR ( 15 downto 0 );
    pipe_rxbufstatus : out STD_LOGIC_VECTOR ( 2 downto 0 );
    pipe_rxstatus : out STD_LOGIC_VECTOR ( 2 downto 0 );
    PIPE_RXDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    PIPE_RXDATAK : out STD_LOGIC_VECTOR ( 1 downto 0 );
    pipe_rxdisperr : out STD_LOGIC_VECTOR ( 7 downto 0 );
    pipe_rxnotintable : out STD_LOGIC_VECTOR ( 7 downto 0 );
    sys_clk : in STD_LOGIC;
    CLK : in STD_LOGIC;
    I1 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 5 downto 0 );
    pci_exp_rxn : in STD_LOGIC_VECTOR ( 0 to 0 );
    pci_exp_rxp : in STD_LOGIC_VECTOR ( 0 to 0 );
    DRP_GTXRESET : in STD_LOGIC;
    QPLL_QPLLOUTCLK : in STD_LOGIC;
    QPLL_QPLLOUTREFCLK : in STD_LOGIC;
    I3 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    I5 : in STD_LOGIC;
    SYNC_RXDLYEN : in STD_LOGIC;
    I6 : in STD_LOGIC;
    I7 : in STD_LOGIC;
    GT_RXPMARESET0 : in STD_LOGIC;
    PIPE_RXPOLARITY : in STD_LOGIC_VECTOR ( 0 to 0 );
    pipe_rxprbscntreset : in STD_LOGIC;
    PIPE_RXSLIDE : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxsyncallin : in STD_LOGIC;
    rst_userrdy : in STD_LOGIC;
    I8 : in STD_LOGIC;
    USER_OOBCLK : in STD_LOGIC;
    PIPE_TXDEEMPH : in STD_LOGIC_VECTOR ( 0 to 0 );
    pipe_tx_rcvr_det : in STD_LOGIC;
    I9 : in STD_LOGIC;
    I10 : in STD_LOGIC;
    PIPE_TXELECIDLE : in STD_LOGIC_VECTOR ( 0 to 0 );
    I11 : in STD_LOGIC;
    I12 : in STD_LOGIC;
    GT_TXPMARESET0 : in STD_LOGIC;
    pipe_txprbsforceerr : in STD_LOGIC;
    pipe_tx_swing : in STD_LOGIC;
    SYNC_TXPHALIGNDONE : in STD_LOGIC;
    DRPDI : in STD_LOGIC_VECTOR ( 15 downto 0 );
    PIPE_POWERDOWN : in STD_LOGIC_VECTOR ( 1 downto 0 );
    RXSYSCLKSEL : in STD_LOGIC_VECTOR ( 1 downto 0 );
    pipe_loopback : in STD_LOGIC_VECTOR ( 2 downto 0 );
    pipe_rxprbssel : in STD_LOGIC_VECTOR ( 2 downto 0 );
    RXRATE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    PIPETXMARGIN : in STD_LOGIC_VECTOR ( 2 downto 0 );
    pipe_txprbssel : in STD_LOGIC_VECTOR ( 2 downto 0 );
    TXPOSTCURSOR : in STD_LOGIC_VECTOR ( 4 downto 0 );
    TXPRECURSOR : in STD_LOGIC_VECTOR ( 4 downto 0 );
    PIPE_TXDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    TXMAINCURSOR : in STD_LOGIC_VECTOR ( 6 downto 0 );
    PIPE_TXCOMPLIANCE : in STD_LOGIC_VECTOR ( 0 to 0 );
    PIPE_TXDATAK : in STD_LOGIC_VECTOR ( 1 downto 0 );
    DRPADDR : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_0_in3_in : in STD_LOGIC;
    rst_cpllpd : in STD_LOGIC;
    p_0_in2_in : in STD_LOGIC;
    I13 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_7x_0_pcie3_7x_0_gt_wrapper : entity is "pcie3_7x_0_gt_wrapper";
end pcie3_7x_0_pcie3_7x_0_gt_wrapper;

architecture STRUCTURE of pcie3_7x_0_pcie3_7x_0_gt_wrapper is
  signal CPLLPD0 : STD_LOGIC;
  signal CPLLRESET0 : STD_LOGIC;
  signal \^o2\ : STD_LOGIC;
  signal \^o4\ : STD_LOGIC;
  signal gt_refclk : STD_LOGIC;
  signal \n_10_gth_channel.gthe2_channel_i\ : STD_LOGIC;
  signal \n_11_gth_channel.gthe2_channel_i\ : STD_LOGIC;
  signal \n_120_gth_channel.gthe2_channel_i\ : STD_LOGIC;
  signal \n_121_gth_channel.gthe2_channel_i\ : STD_LOGIC;
  signal \n_122_gth_channel.gthe2_channel_i\ : STD_LOGIC;
  signal \n_123_gth_channel.gthe2_channel_i\ : STD_LOGIC;
  signal \n_124_gth_channel.gthe2_channel_i\ : STD_LOGIC;
  signal \n_14_gth_channel.gthe2_channel_i\ : STD_LOGIC;
  signal \n_216_gth_channel.gthe2_channel_i\ : STD_LOGIC;
  signal \n_217_gth_channel.gthe2_channel_i\ : STD_LOGIC;
  signal \n_218_gth_channel.gthe2_channel_i\ : STD_LOGIC;
  signal \n_219_gth_channel.gthe2_channel_i\ : STD_LOGIC;
  signal \n_224_gth_channel.gthe2_channel_i\ : STD_LOGIC;
  signal \n_225_gth_channel.gthe2_channel_i\ : STD_LOGIC;
  signal \NLW_gth_channel.gthe2_channel_i_CPLLFBCLKLOST_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gth_channel.gthe2_channel_i_CPLLREFCLKLOST_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gth_channel.gthe2_channel_i_GTREFCLKMONITOR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gth_channel.gthe2_channel_i_RSOSINTDONE_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gth_channel.gthe2_channel_i_RXCHANBONDSEQ_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gth_channel.gthe2_channel_i_RXCHANREALIGN_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gth_channel.gthe2_channel_i_RXCOMINITDET_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gth_channel.gthe2_channel_i_RXCOMSASDET_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gth_channel.gthe2_channel_i_RXCOMWAKEDET_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gth_channel.gthe2_channel_i_RXDFESLIDETAPSTARTED_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gth_channel.gthe2_channel_i_RXDFESLIDETAPSTROBEDONE_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gth_channel.gthe2_channel_i_RXDFESLIDETAPSTROBESTARTED_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gth_channel.gthe2_channel_i_RXDFESTADAPTDONE_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gth_channel.gthe2_channel_i_RXOSINTSTARTED_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gth_channel.gthe2_channel_i_RXOSINTSTROBEDONE_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gth_channel.gthe2_channel_i_RXOSINTSTROBESTARTED_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gth_channel.gthe2_channel_i_RXOUTCLKFABRIC_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gth_channel.gthe2_channel_i_RXOUTCLKPCS_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gth_channel.gthe2_channel_i_RXQPISENN_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gth_channel.gthe2_channel_i_RXQPISENP_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gth_channel.gthe2_channel_i_TXCOMFINISH_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gth_channel.gthe2_channel_i_TXGEARBOXREADY_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gth_channel.gthe2_channel_i_TXOUTCLKFABRIC_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gth_channel.gthe2_channel_i_TXOUTCLKPCS_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gth_channel.gthe2_channel_i_TXPMARESETDONE_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gth_channel.gthe2_channel_i_TXQPISENN_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gth_channel.gthe2_channel_i_TXQPISENP_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gth_channel.gthe2_channel_i_PCSRSVDOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_gth_channel.gthe2_channel_i_RXCHARISCOMMA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \NLW_gth_channel.gthe2_channel_i_RXCHARISK_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \NLW_gth_channel.gthe2_channel_i_RXCLKCORCNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gth_channel.gthe2_channel_i_RXDATA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 63 downto 32 );
  signal \NLW_gth_channel.gthe2_channel_i_RXDATAVALID_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gth_channel.gthe2_channel_i_RXHEADER_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_gth_channel.gthe2_channel_i_RXHEADERVALID_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gth_channel.gthe2_channel_i_RXMONITOROUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \NLW_gth_channel.gthe2_channel_i_RXPHMONITOR_UNCONNECTED\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \NLW_gth_channel.gthe2_channel_i_RXPHSLIPMONITOR_UNCONNECTED\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \NLW_gth_channel.gthe2_channel_i_RXSTARTOFSEQ_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gth_channel.gthe2_channel_i_TXBUFSTATUS_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of gInst : label is "PRIMITIVE";
  attribute BOX_TYPE of \gth_channel.gthe2_channel_i\ : label is "PRIMITIVE";
begin
  O2 <= \^o2\;
  O4 <= \^o4\;
cpllPDInst: entity work.pcie3_7x_0_pcie3_7x_0_gtx_cpllpd_ovrd_23
    port map (
      CPLLPD0 => CPLLPD0,
      CPLLRESET0 => CPLLRESET0,
      I13 => I13,
      gt_refclk => gt_refclk,
      p_0_in2_in => p_0_in2_in,
      p_0_in3_in => p_0_in3_in,
      rst_cpllpd => rst_cpllpd
    );
gInst: unisim.vcomponents.BUFG
    port map (
      I => sys_clk,
      O => gt_refclk
    );
\gth_channel.gthe2_channel_i\: unisim.vcomponents.GTHE2_CHANNEL
    generic map(
      ACJTAG_DEBUG_MODE => '0',
      ACJTAG_MODE => '0',
      ACJTAG_RESET => '0',
      ADAPT_CFG0 => X"00C10",
      ALIGN_COMMA_DOUBLE => "FALSE",
      ALIGN_COMMA_ENABLE => B"1111111111",
      ALIGN_COMMA_WORD => 1,
      ALIGN_MCOMMA_DET => "TRUE",
      ALIGN_MCOMMA_VALUE => B"1010000011",
      ALIGN_PCOMMA_DET => "TRUE",
      ALIGN_PCOMMA_VALUE => B"0101111100",
      A_RXOSCALRESET => '0',
      CBCC_DATA_SOURCE_SEL => "DECODED",
      CFOK_CFG => X"24800040E80",
      CFOK_CFG2 => B"100000",
      CFOK_CFG3 => B"100000",
      CHAN_BOND_KEEP_ALIGN => "TRUE",
      CHAN_BOND_MAX_SKEW => 7,
      CHAN_BOND_SEQ_1_1 => B"0001001010",
      CHAN_BOND_SEQ_1_2 => B"0001001010",
      CHAN_BOND_SEQ_1_3 => B"0001001010",
      CHAN_BOND_SEQ_1_4 => B"0110111100",
      CHAN_BOND_SEQ_1_ENABLE => B"1111",
      CHAN_BOND_SEQ_2_1 => B"0001000101",
      CHAN_BOND_SEQ_2_2 => B"0001000101",
      CHAN_BOND_SEQ_2_3 => B"0001000101",
      CHAN_BOND_SEQ_2_4 => B"0110111100",
      CHAN_BOND_SEQ_2_ENABLE => B"1111",
      CHAN_BOND_SEQ_2_USE => "TRUE",
      CHAN_BOND_SEQ_LEN => 4,
      CLK_CORRECT_USE => "TRUE",
      CLK_COR_KEEP_IDLE => "TRUE",
      CLK_COR_MAX_LAT => 15,
      CLK_COR_MIN_LAT => 13,
      CLK_COR_PRECEDENCE => "TRUE",
      CLK_COR_REPEAT_WAIT => 0,
      CLK_COR_SEQ_1_1 => B"0100011100",
      CLK_COR_SEQ_1_2 => B"0000000000",
      CLK_COR_SEQ_1_3 => B"0000000000",
      CLK_COR_SEQ_1_4 => B"0000000000",
      CLK_COR_SEQ_1_ENABLE => B"1111",
      CLK_COR_SEQ_2_1 => B"0000000000",
      CLK_COR_SEQ_2_2 => B"0000000000",
      CLK_COR_SEQ_2_3 => B"0000000000",
      CLK_COR_SEQ_2_4 => B"0000000000",
      CLK_COR_SEQ_2_ENABLE => B"0000",
      CLK_COR_SEQ_2_USE => "FALSE",
      CLK_COR_SEQ_LEN => 1,
      CPLL_CFG => X"00A407CC",
      CPLL_FBDIV => 5,
      CPLL_FBDIV_45 => 5,
      CPLL_INIT_CFG => X"00001E",
      CPLL_LOCK_CFG => X"01E8",
      CPLL_REFCLK_DIV => 1,
      DEC_MCOMMA_DETECT => "TRUE",
      DEC_PCOMMA_DETECT => "TRUE",
      DEC_VALID_COMMA_ONLY => "FALSE",
      DMONITOR_CFG => X"000AB1",
      ES_CLK_PHASE_SEL => '0',
      ES_CONTROL => B"000000",
      ES_ERRDET_EN => "FALSE",
      ES_EYE_SCAN_EN => "FALSE",
      ES_HORZ_OFFSET => X"000",
      ES_PMA_CFG => B"0000000000",
      ES_PRESCALE => B"00000",
      ES_QUALIFIER => X"00000000000000000000",
      ES_QUAL_MASK => X"00000000000000000000",
      ES_SDATA_MASK => X"00000000000000000000",
      ES_VERT_OFFSET => B"000000000",
      FTS_DESKEW_SEQ_ENABLE => B"1111",
      FTS_LANE_DESKEW_CFG => B"1111",
      FTS_LANE_DESKEW_EN => "TRUE",
      GEARBOX_MODE => B"000",
      IS_CLKRSVD0_INVERTED => '0',
      IS_CLKRSVD1_INVERTED => '0',
      IS_CPLLLOCKDETCLK_INVERTED => '0',
      IS_DMONITORCLK_INVERTED => '0',
      IS_DRPCLK_INVERTED => '0',
      IS_GTGREFCLK_INVERTED => '0',
      IS_RXUSRCLK2_INVERTED => '0',
      IS_RXUSRCLK_INVERTED => '0',
      IS_SIGVALIDCLK_INVERTED => '0',
      IS_TXPHDLYTSTCLK_INVERTED => '0',
      IS_TXUSRCLK2_INVERTED => '0',
      IS_TXUSRCLK_INVERTED => '0',
      LOOPBACK_CFG => '1',
      OUTREFCLK_SEL_INV => B"11",
      PCS_PCIE_EN => "TRUE",
      PCS_RSVD_ATTR => X"000000000140",
      PD_TRANS_TIME_FROM_P2 => X"03C",
      PD_TRANS_TIME_NONE_P2 => X"09",
      PD_TRANS_TIME_TO_P2 => X"64",
      PMA_RSV => B"00000000000000000000000010000000",
      PMA_RSV2 => B"00011100000000000000000000001010",
      PMA_RSV3 => B"00",
      PMA_RSV4 => B"000000000001000",
      PMA_RSV5 => B"0000",
      RESET_POWERSAVE_DISABLE => '0',
      RXBUFRESET_TIME => B"00001",
      RXBUF_ADDR_MODE => "FULL",
      RXBUF_EIDLE_HI_CNT => B"0100",
      RXBUF_EIDLE_LO_CNT => B"0000",
      RXBUF_EN => "TRUE",
      RXBUF_RESET_ON_CB_CHANGE => "TRUE",
      RXBUF_RESET_ON_COMMAALIGN => "FALSE",
      RXBUF_RESET_ON_EIDLE => "TRUE",
      RXBUF_RESET_ON_RATE_CHANGE => "TRUE",
      RXBUF_THRESH_OVFLW => 61,
      RXBUF_THRESH_OVRD => "FALSE",
      RXBUF_THRESH_UNDFLW => 4,
      RXCDRFREQRESET_TIME => B"00001",
      RXCDRPHRESET_TIME => B"00001",
      RXCDR_CFG => X"0002007FE2000C2080018",
      RXCDR_FR_RESET_ON_EIDLE => '0',
      RXCDR_HOLD_DURING_EIDLE => '1',
      RXCDR_LOCK_CFG => B"010101",
      RXCDR_PH_RESET_ON_EIDLE => '0',
      RXDFELPMRESET_TIME => B"0001111",
      RXDLY_CFG => X"001F",
      RXDLY_LCFG => X"030",
      RXDLY_TAP_CFG => X"0000",
      RXGEARBOX_EN => "FALSE",
      RXISCANRESET_TIME => B"00001",
      RXLPM_HF_CFG => B"00001000000000",
      RXLPM_LF_CFG => B"001001000000000000",
      RXOOB_CFG => B"0000110",
      RXOOB_CLK_CFG => "FABRIC",
      RXOSCALRESET_TIME => B"00011",
      RXOSCALRESET_TIMEOUT => B"00000",
      RXOUT_DIV => 2,
      RXPCSRESET_TIME => B"00001",
      RXPHDLY_CFG => X"004020",
      RXPH_CFG => X"C00002",
      RXPH_MONITOR_SEL => B"00000",
      RXPI_CFG0 => B"00",
      RXPI_CFG1 => B"11",
      RXPI_CFG2 => B"11",
      RXPI_CFG3 => B"11",
      RXPI_CFG4 => '0',
      RXPI_CFG5 => '0',
      RXPI_CFG6 => B"100",
      RXPMARESET_TIME => B"00011",
      RXPRBS_ERR_LOOPBACK => '0',
      RXSLIDE_AUTO_WAIT => 7,
      RXSLIDE_MODE => "PMA",
      RXSYNC_MULTILANE => '1',
      RXSYNC_OVRD => '1',
      RXSYNC_SKIP_DA => '0',
      RX_BIAS_CFG => B"000011000000000000010000",
      RX_BUFFER_CFG => B"000000",
      RX_CLK25_DIV => 4,
      RX_CLKMUX_PD => '1',
      RX_CM_SEL => B"11",
      RX_CM_TRIM => B"1010",
      RX_DATA_WIDTH => 20,
      RX_DDI_SEL => B"000000",
      RX_DEBUG_CFG => B"00000011000000",
      RX_DEFER_RESET_BUF_EN => "TRUE",
      RX_DFELPM_CFG0 => B"0110",
      RX_DFELPM_CFG1 => '0',
      RX_DFELPM_KLKH_AGC_STUP_EN => '1',
      RX_DFE_AGC_CFG0 => B"00",
      RX_DFE_AGC_CFG1 => B"100",
      RX_DFE_AGC_CFG2 => B"0000",
      RX_DFE_AGC_OVRDEN => '1',
      RX_DFE_GAIN_CFG => X"0020C0",
      RX_DFE_H2_CFG => B"000000000000",
      RX_DFE_H3_CFG => B"000001000000",
      RX_DFE_H4_CFG => B"00011100000",
      RX_DFE_H5_CFG => B"00011100000",
      RX_DFE_H6_CFG => B"00000100000",
      RX_DFE_H7_CFG => B"00000100000",
      RX_DFE_KL_CFG => B"000000000000000000000001100010000",
      RX_DFE_KL_LPM_KH_CFG0 => B"10",
      RX_DFE_KL_LPM_KH_CFG1 => B"010",
      RX_DFE_KL_LPM_KH_CFG2 => B"0010",
      RX_DFE_KL_LPM_KH_OVRDEN => '1',
      RX_DFE_KL_LPM_KL_CFG0 => B"10",
      RX_DFE_KL_LPM_KL_CFG1 => B"010",
      RX_DFE_KL_LPM_KL_CFG2 => B"0010",
      RX_DFE_KL_LPM_KL_OVRDEN => '1',
      RX_DFE_LPM_CFG => X"0080",
      RX_DFE_LPM_HOLD_DURING_EIDLE => '1',
      RX_DFE_ST_CFG => X"00C100000C003F",
      RX_DFE_UT_CFG => B"00011100000000000",
      RX_DFE_VP_CFG => B"00011101010100011",
      RX_DISPERR_SEQ_MATCH => "TRUE",
      RX_INT_DATAWIDTH => 0,
      RX_OS_CFG => B"0000010000000",
      RX_SIG_VALID_DLY => 4,
      RX_XCLK_SEL => "RXREC",
      SAS_MAX_COM => 64,
      SAS_MIN_COM => 36,
      SATA_BURST_SEQ_LEN => B"1111",
      SATA_BURST_VAL => B"100",
      SATA_CPLL_CFG => "VCO_3000MHZ",
      SATA_EIDLE_VAL => B"100",
      SATA_MAX_BURST => 8,
      SATA_MAX_INIT => 21,
      SATA_MAX_WAKE => 7,
      SATA_MIN_BURST => 4,
      SATA_MIN_INIT => 12,
      SATA_MIN_WAKE => 4,
      SHOW_REALIGN_COMMA => "FALSE",
      SIM_CPLLREFCLK_SEL => B"001",
      SIM_RECEIVER_DETECT_PASS => "TRUE",
      SIM_RESET_SPEEDUP => "FALSE",
      SIM_TX_EIDLE_DRIVE_LEVEL => "1",
      SIM_VERSION => "2.0",
      TERM_RCAL_CFG => B"100001000010000",
      TERM_RCAL_OVRD => B"000",
      TRANS_TIME_RATE => X"0E",
      TST_RSV => X"00000000",
      TXBUF_EN => "FALSE",
      TXBUF_RESET_ON_RATE_CHANGE => "TRUE",
      TXDLY_CFG => X"001F",
      TXDLY_LCFG => X"030",
      TXDLY_TAP_CFG => X"0000",
      TXGEARBOX_EN => "FALSE",
      TXOOB_CFG => '1',
      TXOUT_DIV => 2,
      TXPCSRESET_TIME => B"00001",
      TXPHDLY_CFG => X"084020",
      TXPH_CFG => X"0780",
      TXPH_MONITOR_SEL => B"00000",
      TXPI_CFG0 => B"00",
      TXPI_CFG1 => B"00",
      TXPI_CFG2 => B"00",
      TXPI_CFG3 => '0',
      TXPI_CFG4 => '0',
      TXPI_CFG5 => B"100",
      TXPI_GREY_SEL => '0',
      TXPI_INVSTROBE_SEL => '0',
      TXPI_PPMCLK_SEL => "TXUSRCLK2",
      TXPI_PPM_CFG => B"00000000",
      TXPI_SYNFREQ_PPM => B"000",
      TXPMARESET_TIME => B"00011",
      TXSYNC_MULTILANE => '1',
      TXSYNC_OVRD => '1',
      TXSYNC_SKIP_DA => '0',
      TX_CLK25_DIV => 4,
      TX_CLKMUX_PD => '1',
      TX_DATA_WIDTH => 20,
      TX_DEEMPH0 => B"010100",
      TX_DEEMPH1 => B"001011",
      TX_DRIVE_MODE => "PIPE",
      TX_EIDLE_ASSERT_DELAY => B"100",
      TX_EIDLE_DEASSERT_DELAY => B"100",
      TX_INT_DATAWIDTH => 0,
      TX_LOOPBACK_DRIVE_HIZ => "FALSE",
      TX_MAINCURSOR_SEL => '0',
      TX_MARGIN_FULL_0 => B"1001111",
      TX_MARGIN_FULL_1 => B"1001110",
      TX_MARGIN_FULL_2 => B"1001101",
      TX_MARGIN_FULL_3 => B"1001100",
      TX_MARGIN_FULL_4 => B"1000011",
      TX_MARGIN_LOW_0 => B"1000101",
      TX_MARGIN_LOW_1 => B"1000110",
      TX_MARGIN_LOW_2 => B"1000011",
      TX_MARGIN_LOW_3 => B"1000010",
      TX_MARGIN_LOW_4 => B"1000000",
      TX_QPI_STATUS_EN => '0',
      TX_RXDETECT_CFG => X"0064",
      TX_RXDETECT_PRECHARGE_TIME => X"00001",
      TX_RXDETECT_REF => B"011",
      TX_XCLK_SEL => "TXUSR",
      UCODEER_CLR => '0',
      USE_PCS_CLK_PHASE_SEL => '0'
    )
    port map (
      CFGRESET => '0',
      CLKRSVD0 => '0',
      CLKRSVD1 => '0',
      CPLLFBCLKLOST => \NLW_gth_channel.gthe2_channel_i_CPLLFBCLKLOST_UNCONNECTED\,
      CPLLLOCK => D(0),
      CPLLLOCKDETCLK => '0',
      CPLLLOCKEN => '1',
      CPLLPD => CPLLPD0,
      CPLLREFCLKLOST => \NLW_gth_channel.gthe2_channel_i_CPLLREFCLKLOST_UNCONNECTED\,
      CPLLREFCLKSEL(2) => '0',
      CPLLREFCLKSEL(1) => '0',
      CPLLREFCLKSEL(0) => '1',
      CPLLRESET => CPLLRESET0,
      DMONFIFORESET => '0',
      DMONITORCLK => '0',
      DMONITOROUT(14 downto 0) => pipe_dmonitorout(14 downto 0),
      DRPADDR(8 downto 0) => DRPADDR(8 downto 0),
      DRPCLK => CLK,
      DRPDI(15 downto 0) => DRPDI(15 downto 0),
      DRPDO(15 downto 0) => ext_ch_gt_drpdo(15 downto 0),
      DRPEN => I1,
      DRPRDY => ext_ch_gt_drprdy(0),
      DRPWE => I2,
      EYESCANDATAERROR => pipe_eyescandataerror(0),
      EYESCANMODE => '0',
      EYESCANRESET => Q(3),
      EYESCANTRIGGER => '0',
      GTGREFCLK => '0',
      GTHRXN => pci_exp_rxn(0),
      GTHRXP => pci_exp_rxp(0),
      GTHTXN => pci_exp_txn(0),
      GTHTXP => pci_exp_txp(0),
      GTNORTHREFCLK0 => '0',
      GTNORTHREFCLK1 => '0',
      GTREFCLK0 => sys_clk,
      GTREFCLK1 => '0',
      GTREFCLKMONITOR => \NLW_gth_channel.gthe2_channel_i_GTREFCLKMONITOR_UNCONNECTED\,
      GTRESETSEL => '0',
      GTRSVD(15) => '0',
      GTRSVD(14) => '0',
      GTRSVD(13) => '0',
      GTRSVD(12) => '0',
      GTRSVD(11) => '0',
      GTRSVD(10) => '0',
      GTRSVD(9) => '0',
      GTRSVD(8) => '0',
      GTRSVD(7) => '0',
      GTRSVD(6) => '0',
      GTRSVD(5) => '0',
      GTRSVD(4) => '0',
      GTRSVD(3) => '0',
      GTRSVD(2) => '0',
      GTRSVD(1) => '0',
      GTRSVD(0) => '0',
      GTRXRESET => DRP_GTXRESET,
      GTSOUTHREFCLK0 => '0',
      GTSOUTHREFCLK1 => '0',
      GTTXRESET => DRP_GTXRESET,
      LOOPBACK(2 downto 0) => pipe_loopback(2 downto 0),
      PCSRSVDIN(15) => '0',
      PCSRSVDIN(14) => '0',
      PCSRSVDIN(13) => '0',
      PCSRSVDIN(12) => '0',
      PCSRSVDIN(11) => '0',
      PCSRSVDIN(10) => '0',
      PCSRSVDIN(9) => '0',
      PCSRSVDIN(8) => '0',
      PCSRSVDIN(7) => '0',
      PCSRSVDIN(6) => '0',
      PCSRSVDIN(5) => '0',
      PCSRSVDIN(4) => '0',
      PCSRSVDIN(3) => '0',
      PCSRSVDIN(2) => '0',
      PCSRSVDIN(1) => '0',
      PCSRSVDIN(0) => '0',
      PCSRSVDIN2(4) => '0',
      PCSRSVDIN2(3) => '0',
      PCSRSVDIN2(2) => '0',
      PCSRSVDIN2(1) => '0',
      PCSRSVDIN2(0) => '0',
      PCSRSVDOUT(15 downto 0) => \NLW_gth_channel.gthe2_channel_i_PCSRSVDOUT_UNCONNECTED\(15 downto 0),
      PHYSTATUS => RATE_PHYSTATUS,
      PMARSVDIN(4) => '0',
      PMARSVDIN(3) => '0',
      PMARSVDIN(2) => '0',
      PMARSVDIN(1) => '0',
      PMARSVDIN(0) => '0',
      QPLLCLK => QPLL_QPLLOUTCLK,
      QPLLREFCLK => QPLL_QPLLOUTREFCLK,
      RESETOVRD => I3,
      RSOSINTDONE => \NLW_gth_channel.gthe2_channel_i_RSOSINTDONE_UNCONNECTED\,
      RX8B10BEN => I4,
      RXADAPTSELTEST(13) => '0',
      RXADAPTSELTEST(12) => '0',
      RXADAPTSELTEST(11) => '0',
      RXADAPTSELTEST(10) => '0',
      RXADAPTSELTEST(9) => '0',
      RXADAPTSELTEST(8) => '0',
      RXADAPTSELTEST(7) => '0',
      RXADAPTSELTEST(6) => '0',
      RXADAPTSELTEST(5) => '0',
      RXADAPTSELTEST(4) => '0',
      RXADAPTSELTEST(3) => '0',
      RXADAPTSELTEST(2) => '0',
      RXADAPTSELTEST(1) => '0',
      RXADAPTSELTEST(0) => '0',
      RXBUFRESET => Q(5),
      RXBUFSTATUS(2 downto 0) => pipe_rxbufstatus(2 downto 0),
      RXBYTEISALIGNED => \n_10_gth_channel.gthe2_channel_i\,
      RXBYTEREALIGN => \n_11_gth_channel.gthe2_channel_i\,
      RXCDRFREQRESET => Q(1),
      RXCDRHOLD => '0',
      RXCDRLOCK => O1,
      RXCDROVRDEN => '0',
      RXCDRRESET => Q(0),
      RXCDRRESETRSV => '0',
      RXCHANBONDSEQ => \NLW_gth_channel.gthe2_channel_i_RXCHANBONDSEQ_UNCONNECTED\,
      RXCHANISALIGNED => \n_14_gth_channel.gthe2_channel_i\,
      RXCHANREALIGN => \NLW_gth_channel.gthe2_channel_i_RXCHANREALIGN_UNCONNECTED\,
      RXCHARISCOMMA(7 downto 4) => \NLW_gth_channel.gthe2_channel_i_RXCHARISCOMMA_UNCONNECTED\(7 downto 4),
      RXCHARISCOMMA(3) => \n_216_gth_channel.gthe2_channel_i\,
      RXCHARISCOMMA(2) => \n_217_gth_channel.gthe2_channel_i\,
      RXCHARISCOMMA(1) => \n_218_gth_channel.gthe2_channel_i\,
      RXCHARISCOMMA(0) => \n_219_gth_channel.gthe2_channel_i\,
      RXCHARISK(7 downto 4) => \NLW_gth_channel.gthe2_channel_i_RXCHARISK_UNCONNECTED\(7 downto 4),
      RXCHARISK(3) => \n_224_gth_channel.gthe2_channel_i\,
      RXCHARISK(2) => \n_225_gth_channel.gthe2_channel_i\,
      RXCHARISK(1 downto 0) => PIPE_RXDATAK(1 downto 0),
      RXCHBONDEN => '0',
      RXCHBONDI(4) => '0',
      RXCHBONDI(3) => '0',
      RXCHBONDI(2) => '0',
      RXCHBONDI(1) => '0',
      RXCHBONDI(0) => '0',
      RXCHBONDLEVEL(2) => '0',
      RXCHBONDLEVEL(1) => '0',
      RXCHBONDLEVEL(0) => '0',
      RXCHBONDMASTER => '0',
      RXCHBONDO(4) => \n_120_gth_channel.gthe2_channel_i\,
      RXCHBONDO(3) => \n_121_gth_channel.gthe2_channel_i\,
      RXCHBONDO(2) => \n_122_gth_channel.gthe2_channel_i\,
      RXCHBONDO(1) => \n_123_gth_channel.gthe2_channel_i\,
      RXCHBONDO(0) => \n_124_gth_channel.gthe2_channel_i\,
      RXCHBONDSLAVE => '0',
      RXCLKCORCNT(1 downto 0) => \NLW_gth_channel.gthe2_channel_i_RXCLKCORCNT_UNCONNECTED\(1 downto 0),
      RXCOMINITDET => \NLW_gth_channel.gthe2_channel_i_RXCOMINITDET_UNCONNECTED\,
      RXCOMMADET => pipe_rxcommadet(0),
      RXCOMMADETEN => '1',
      RXCOMSASDET => \NLW_gth_channel.gthe2_channel_i_RXCOMSASDET_UNCONNECTED\,
      RXCOMWAKEDET => \NLW_gth_channel.gthe2_channel_i_RXCOMWAKEDET_UNCONNECTED\,
      RXDATA(63 downto 32) => \NLW_gth_channel.gthe2_channel_i_RXDATA_UNCONNECTED\(63 downto 32),
      RXDATA(31 downto 0) => PIPE_RXDATA(31 downto 0),
      RXDATAVALID(1 downto 0) => \NLW_gth_channel.gthe2_channel_i_RXDATAVALID_UNCONNECTED\(1 downto 0),
      RXDDIEN => '0',
      RXDFEAGCHOLD => I5,
      RXDFEAGCOVRDEN => I4,
      RXDFEAGCTRL(4) => '1',
      RXDFEAGCTRL(3) => '0',
      RXDFEAGCTRL(2) => '0',
      RXDFEAGCTRL(1) => '0',
      RXDFEAGCTRL(0) => '0',
      RXDFECM1EN => '0',
      RXDFELFHOLD => I5,
      RXDFELFOVRDEN => '0',
      RXDFELPMRESET => Q(2),
      RXDFESLIDETAP(4) => '0',
      RXDFESLIDETAP(3) => '0',
      RXDFESLIDETAP(2) => '0',
      RXDFESLIDETAP(1) => '0',
      RXDFESLIDETAP(0) => '0',
      RXDFESLIDETAPADAPTEN => '0',
      RXDFESLIDETAPHOLD => '0',
      RXDFESLIDETAPID(5) => '0',
      RXDFESLIDETAPID(4) => '0',
      RXDFESLIDETAPID(3) => '0',
      RXDFESLIDETAPID(2) => '0',
      RXDFESLIDETAPID(1) => '0',
      RXDFESLIDETAPID(0) => '0',
      RXDFESLIDETAPINITOVRDEN => '0',
      RXDFESLIDETAPONLYADAPTEN => '0',
      RXDFESLIDETAPOVRDEN => '0',
      RXDFESLIDETAPSTARTED => \NLW_gth_channel.gthe2_channel_i_RXDFESLIDETAPSTARTED_UNCONNECTED\,
      RXDFESLIDETAPSTROBE => '0',
      RXDFESLIDETAPSTROBEDONE => \NLW_gth_channel.gthe2_channel_i_RXDFESLIDETAPSTROBEDONE_UNCONNECTED\,
      RXDFESLIDETAPSTROBESTARTED => \NLW_gth_channel.gthe2_channel_i_RXDFESLIDETAPSTROBESTARTED_UNCONNECTED\,
      RXDFESTADAPTDONE => \NLW_gth_channel.gthe2_channel_i_RXDFESTADAPTDONE_UNCONNECTED\,
      RXDFETAP2HOLD => '0',
      RXDFETAP2OVRDEN => '0',
      RXDFETAP3HOLD => '0',
      RXDFETAP3OVRDEN => '0',
      RXDFETAP4HOLD => '0',
      RXDFETAP4OVRDEN => '0',
      RXDFETAP5HOLD => '0',
      RXDFETAP5OVRDEN => '0',
      RXDFETAP6HOLD => '0',
      RXDFETAP6OVRDEN => '0',
      RXDFETAP7HOLD => '0',
      RXDFETAP7OVRDEN => '0',
      RXDFEUTHOLD => '0',
      RXDFEUTOVRDEN => '0',
      RXDFEVPHOLD => '0',
      RXDFEVPOVRDEN => '0',
      RXDFEVSEN => '0',
      RXDFEXYDEN => '1',
      RXDISPERR(7 downto 0) => pipe_rxdisperr(7 downto 0),
      RXDLYBYPASS => '1',
      RXDLYEN => SYNC_RXDLYEN,
      RXDLYOVRDEN => '0',
      RXDLYSRESET => I6,
      RXDLYSRESETDONE => pipe_rxdlysresetdone(0),
      RXELECIDLE => PIPE_RXELECIDLE(0),
      RXELECIDLEMODE(1) => '0',
      RXELECIDLEMODE(0) => '0',
      RXGEARBOXSLIP => '0',
      RXHEADER(5 downto 0) => \NLW_gth_channel.gthe2_channel_i_RXHEADER_UNCONNECTED\(5 downto 0),
      RXHEADERVALID(1 downto 0) => \NLW_gth_channel.gthe2_channel_i_RXHEADERVALID_UNCONNECTED\(1 downto 0),
      RXLPMEN => I4,
      RXLPMHFHOLD => I5,
      RXLPMHFOVRDEN => '0',
      RXLPMLFHOLD => I5,
      RXLPMLFKLOVRDEN => '0',
      RXMCOMMAALIGNEN => I4,
      RXMONITOROUT(6 downto 0) => \NLW_gth_channel.gthe2_channel_i_RXMONITOROUT_UNCONNECTED\(6 downto 0),
      RXMONITORSEL(1) => '0',
      RXMONITORSEL(0) => '0',
      RXNOTINTABLE(7 downto 0) => pipe_rxnotintable(7 downto 0),
      RXOOBRESET => '0',
      RXOSCALRESET => '0',
      RXOSHOLD => '0',
      RXOSINTCFG(3) => '0',
      RXOSINTCFG(2) => '1',
      RXOSINTCFG(1) => '1',
      RXOSINTCFG(0) => '0',
      RXOSINTEN => '1',
      RXOSINTHOLD => '0',
      RXOSINTID0(3) => '0',
      RXOSINTID0(2) => '0',
      RXOSINTID0(1) => '0',
      RXOSINTID0(0) => '0',
      RXOSINTNTRLEN => '0',
      RXOSINTOVRDEN => '0',
      RXOSINTSTARTED => \NLW_gth_channel.gthe2_channel_i_RXOSINTSTARTED_UNCONNECTED\,
      RXOSINTSTROBE => '0',
      RXOSINTSTROBEDONE => \NLW_gth_channel.gthe2_channel_i_RXOSINTSTROBEDONE_UNCONNECTED\,
      RXOSINTSTROBESTARTED => \NLW_gth_channel.gthe2_channel_i_RXOSINTSTROBESTARTED_UNCONNECTED\,
      RXOSINTTESTOVRDEN => '0',
      RXOSOVRDEN => '0',
      RXOUTCLK => pipe_rxoutclk_out(0),
      RXOUTCLKFABRIC => \NLW_gth_channel.gthe2_channel_i_RXOUTCLKFABRIC_UNCONNECTED\,
      RXOUTCLKPCS => \NLW_gth_channel.gthe2_channel_i_RXOUTCLKPCS_UNCONNECTED\,
      RXOUTCLKSEL(2) => '0',
      RXOUTCLKSEL(1) => '0',
      RXOUTCLKSEL(0) => '0',
      RXPCOMMAALIGNEN => I4,
      RXPCSRESET => Q(4),
      RXPD(1 downto 0) => PIPE_POWERDOWN(1 downto 0),
      RXPHALIGN => I7,
      RXPHALIGNDONE => SYNC_RXPHALIGNDONE_M,
      RXPHALIGNEN => '0',
      RXPHDLYPD => '0',
      RXPHDLYRESET => '0',
      RXPHMONITOR(4 downto 0) => \NLW_gth_channel.gthe2_channel_i_RXPHMONITOR_UNCONNECTED\(4 downto 0),
      RXPHOVRDEN => '0',
      RXPHSLIPMONITOR(4 downto 0) => \NLW_gth_channel.gthe2_channel_i_RXPHSLIPMONITOR_UNCONNECTED\(4 downto 0),
      RXPMARESET => GT_RXPMARESET0,
      RXPMARESETDONE => pipe_rxpmaresetdone(0),
      RXPOLARITY => PIPE_RXPOLARITY(0),
      RXPRBSCNTRESET => pipe_rxprbscntreset,
      RXPRBSERR => pipe_rxprbserr(0),
      RXPRBSSEL(2 downto 0) => pipe_rxprbssel(2 downto 0),
      RXQPIEN => '0',
      RXQPISENN => \NLW_gth_channel.gthe2_channel_i_RXQPISENN_UNCONNECTED\,
      RXQPISENP => \NLW_gth_channel.gthe2_channel_i_RXQPISENP_UNCONNECTED\,
      RXRATE(2 downto 0) => RXRATE(2 downto 0),
      RXRATEDONE => RATE_RXRATEDONE,
      RXRATEMODE => '0',
      RXRESETDONE => USER_RXRESETDONE,
      RXSLIDE => PIPE_RXSLIDE(0),
      RXSTARTOFSEQ(1 downto 0) => \NLW_gth_channel.gthe2_channel_i_RXSTARTOFSEQ_UNCONNECTED\(1 downto 0),
      RXSTATUS(2 downto 0) => pipe_rxstatus(2 downto 0),
      RXSYNCALLIN => rxsyncallin,
      RXSYNCDONE => pipe_rxsyncdone(0),
      RXSYNCIN => \^o2\,
      RXSYNCMODE => '1',
      RXSYNCOUT => \^o2\,
      RXSYSCLKSEL(1 downto 0) => RXSYSCLKSEL(1 downto 0),
      RXUSERRDY => rst_userrdy,
      RXUSRCLK => I8,
      RXUSRCLK2 => I8,
      RXVALID => O3,
      SETERRSTATUS => '0',
      SIGVALIDCLK => USER_OOBCLK,
      TSTIN(19) => '1',
      TSTIN(18) => '1',
      TSTIN(17) => '1',
      TSTIN(16) => '1',
      TSTIN(15) => '1',
      TSTIN(14) => '1',
      TSTIN(13) => '1',
      TSTIN(12) => '1',
      TSTIN(11) => '1',
      TSTIN(10) => '1',
      TSTIN(9) => '1',
      TSTIN(8) => '1',
      TSTIN(7) => '1',
      TSTIN(6) => '1',
      TSTIN(5) => '1',
      TSTIN(4) => '1',
      TSTIN(3) => '1',
      TSTIN(2) => '1',
      TSTIN(1) => '1',
      TSTIN(0) => '1',
      TX8B10BBYPASS(7) => '0',
      TX8B10BBYPASS(6) => '0',
      TX8B10BBYPASS(5) => '0',
      TX8B10BBYPASS(4) => '0',
      TX8B10BBYPASS(3) => '0',
      TX8B10BBYPASS(2) => '0',
      TX8B10BBYPASS(1) => '0',
      TX8B10BBYPASS(0) => '0',
      TX8B10BEN => I4,
      TXBUFDIFFCTRL(2) => '1',
      TXBUFDIFFCTRL(1) => '0',
      TXBUFDIFFCTRL(0) => '0',
      TXBUFSTATUS(1 downto 0) => \NLW_gth_channel.gthe2_channel_i_TXBUFSTATUS_UNCONNECTED\(1 downto 0),
      TXCHARDISPMODE(7) => '0',
      TXCHARDISPMODE(6) => '0',
      TXCHARDISPMODE(5) => '0',
      TXCHARDISPMODE(4) => '0',
      TXCHARDISPMODE(3) => '0',
      TXCHARDISPMODE(2) => '0',
      TXCHARDISPMODE(1) => '0',
      TXCHARDISPMODE(0) => PIPE_TXCOMPLIANCE(0),
      TXCHARDISPVAL(7) => '0',
      TXCHARDISPVAL(6) => '0',
      TXCHARDISPVAL(5) => '0',
      TXCHARDISPVAL(4) => '0',
      TXCHARDISPVAL(3) => '0',
      TXCHARDISPVAL(2) => '0',
      TXCHARDISPVAL(1) => '0',
      TXCHARDISPVAL(0) => '0',
      TXCHARISK(7) => '0',
      TXCHARISK(6) => '0',
      TXCHARISK(5) => '0',
      TXCHARISK(4) => '0',
      TXCHARISK(3) => '0',
      TXCHARISK(2) => '0',
      TXCHARISK(1 downto 0) => PIPE_TXDATAK(1 downto 0),
      TXCOMFINISH => \NLW_gth_channel.gthe2_channel_i_TXCOMFINISH_UNCONNECTED\,
      TXCOMINIT => '0',
      TXCOMSAS => '0',
      TXCOMWAKE => '0',
      TXDATA(63) => '0',
      TXDATA(62) => '0',
      TXDATA(61) => '0',
      TXDATA(60) => '0',
      TXDATA(59) => '0',
      TXDATA(58) => '0',
      TXDATA(57) => '0',
      TXDATA(56) => '0',
      TXDATA(55) => '0',
      TXDATA(54) => '0',
      TXDATA(53) => '0',
      TXDATA(52) => '0',
      TXDATA(51) => '0',
      TXDATA(50) => '0',
      TXDATA(49) => '0',
      TXDATA(48) => '0',
      TXDATA(47) => '0',
      TXDATA(46) => '0',
      TXDATA(45) => '0',
      TXDATA(44) => '0',
      TXDATA(43) => '0',
      TXDATA(42) => '0',
      TXDATA(41) => '0',
      TXDATA(40) => '0',
      TXDATA(39) => '0',
      TXDATA(38) => '0',
      TXDATA(37) => '0',
      TXDATA(36) => '0',
      TXDATA(35) => '0',
      TXDATA(34) => '0',
      TXDATA(33) => '0',
      TXDATA(32) => '0',
      TXDATA(31 downto 0) => PIPE_TXDATA(31 downto 0),
      TXDEEMPH => PIPE_TXDEEMPH(0),
      TXDETECTRX => pipe_tx_rcvr_det,
      TXDIFFCTRL(3) => '1',
      TXDIFFCTRL(2) => '1',
      TXDIFFCTRL(1) => '1',
      TXDIFFCTRL(0) => '1',
      TXDIFFPD => '0',
      TXDLYBYPASS => '0',
      TXDLYEN => I9,
      TXDLYHOLD => '0',
      TXDLYOVRDEN => '0',
      TXDLYSRESET => I10,
      TXDLYSRESETDONE => pipe_txdlysresetdone(0),
      TXDLYUPDOWN => '0',
      TXELECIDLE => PIPE_TXELECIDLE(0),
      TXGEARBOXREADY => \NLW_gth_channel.gthe2_channel_i_TXGEARBOXREADY_UNCONNECTED\,
      TXHEADER(2) => '0',
      TXHEADER(1) => '0',
      TXHEADER(0) => '0',
      TXINHIBIT => '0',
      TXMAINCURSOR(6 downto 0) => TXMAINCURSOR(6 downto 0),
      TXMARGIN(2 downto 0) => PIPETXMARGIN(2 downto 0),
      TXOUTCLK => pipe_txoutclk_out,
      TXOUTCLKFABRIC => \NLW_gth_channel.gthe2_channel_i_TXOUTCLKFABRIC_UNCONNECTED\,
      TXOUTCLKPCS => \NLW_gth_channel.gthe2_channel_i_TXOUTCLKPCS_UNCONNECTED\,
      TXOUTCLKSEL(2) => '0',
      TXOUTCLKSEL(1) => '1',
      TXOUTCLKSEL(0) => '1',
      TXPCSRESET => '0',
      TXPD(1 downto 0) => PIPE_POWERDOWN(1 downto 0),
      TXPDELECIDLEMODE => '0',
      TXPHALIGN => I11,
      TXPHALIGNDONE => pipe_txphaligndone(0),
      TXPHALIGNEN => '1',
      TXPHDLYPD => '0',
      TXPHDLYRESET => '0',
      TXPHDLYTSTCLK => '0',
      TXPHINIT => I12,
      TXPHINITDONE => pipe_txphinitdone(0),
      TXPHOVRDEN => '0',
      TXPIPPMEN => '0',
      TXPIPPMOVRDEN => '0',
      TXPIPPMPD => '0',
      TXPIPPMSEL => '0',
      TXPIPPMSTEPSIZE(4) => '0',
      TXPIPPMSTEPSIZE(3) => '0',
      TXPIPPMSTEPSIZE(2) => '0',
      TXPIPPMSTEPSIZE(1) => '0',
      TXPIPPMSTEPSIZE(0) => '0',
      TXPISOPD => '0',
      TXPMARESET => GT_TXPMARESET0,
      TXPMARESETDONE => \NLW_gth_channel.gthe2_channel_i_TXPMARESETDONE_UNCONNECTED\,
      TXPOLARITY => '0',
      TXPOSTCURSOR(4 downto 0) => TXPOSTCURSOR(4 downto 0),
      TXPOSTCURSORINV => '0',
      TXPRBSFORCEERR => pipe_txprbsforceerr,
      TXPRBSSEL(2 downto 0) => pipe_txprbssel(2 downto 0),
      TXPRECURSOR(4 downto 0) => TXPRECURSOR(4 downto 0),
      TXPRECURSORINV => '0',
      TXQPIBIASEN => '0',
      TXQPISENN => \NLW_gth_channel.gthe2_channel_i_TXQPISENN_UNCONNECTED\,
      TXQPISENP => \NLW_gth_channel.gthe2_channel_i_TXQPISENP_UNCONNECTED\,
      TXQPISTRONGPDOWN => '0',
      TXQPIWEAKPUP => '0',
      TXRATE(2 downto 0) => RXRATE(2 downto 0),
      TXRATEDONE => RATE_TXRATEDONE,
      TXRATEMODE => '0',
      TXRESETDONE => USER_TXRESETDONE,
      TXSEQUENCE(6) => '0',
      TXSEQUENCE(5) => '0',
      TXSEQUENCE(4) => '0',
      TXSEQUENCE(3) => '0',
      TXSEQUENCE(2) => '0',
      TXSEQUENCE(1) => '0',
      TXSEQUENCE(0) => '0',
      TXSTARTSEQ => '0',
      TXSWING => pipe_tx_swing,
      TXSYNCALLIN => SYNC_TXPHALIGNDONE,
      TXSYNCDONE => SYNC_TXSYNCDONE,
      TXSYNCIN => \^o4\,
      TXSYNCMODE => '1',
      TXSYNCOUT => \^o4\,
      TXSYSCLKSEL(1 downto 0) => RXSYSCLKSEL(1 downto 0),
      TXUSERRDY => rst_userrdy,
      TXUSRCLK => I8,
      TXUSRCLK2 => I8
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_7x_0_pcie3_7x_0_gt_wrapper_0 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    ext_ch_gt_drprdy : out STD_LOGIC_VECTOR ( 0 to 0 );
    pipe_eyescandataerror : out STD_LOGIC_VECTOR ( 0 to 0 );
    pci_exp_txn : out STD_LOGIC_VECTOR ( 0 to 0 );
    pci_exp_txp : out STD_LOGIC_VECTOR ( 0 to 0 );
    RATE_PHYSTATUS : out STD_LOGIC;
    O1 : out STD_LOGIC;
    pipe_rxcommadet : out STD_LOGIC_VECTOR ( 0 to 0 );
    pipe_rxdlysresetdone : out STD_LOGIC_VECTOR ( 0 to 0 );
    PIPE_RXELECIDLE : out STD_LOGIC_VECTOR ( 0 to 0 );
    pipe_rxoutclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    PIPE_RXPHALIGNDONE : out STD_LOGIC_VECTOR ( 0 to 0 );
    pipe_rxpmaresetdone : out STD_LOGIC_VECTOR ( 0 to 0 );
    pipe_rxprbserr : out STD_LOGIC_VECTOR ( 0 to 0 );
    RATE_RXRATEDONE : out STD_LOGIC;
    USER_RXRESETDONE : out STD_LOGIC;
    pipe_rxsyncdone : out STD_LOGIC_VECTOR ( 0 to 0 );
    O2 : out STD_LOGIC;
    pipe_txdlysresetdone : out STD_LOGIC_VECTOR ( 0 to 0 );
    pipe_txphaligndone : out STD_LOGIC_VECTOR ( 0 to 0 );
    pipe_txphinitdone : out STD_LOGIC_VECTOR ( 0 to 0 );
    RATE_TXRATEDONE : out STD_LOGIC;
    USER_TXRESETDONE : out STD_LOGIC;
    SYNC_TXSYNCDONE : out STD_LOGIC;
    pipe_dmonitorout : out STD_LOGIC_VECTOR ( 14 downto 0 );
    ext_ch_gt_drpdo : out STD_LOGIC_VECTOR ( 15 downto 0 );
    pipe_rxbufstatus : out STD_LOGIC_VECTOR ( 2 downto 0 );
    pipe_rxstatus : out STD_LOGIC_VECTOR ( 2 downto 0 );
    PIPE_RXDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    PIPE_RXDATAK : out STD_LOGIC_VECTOR ( 1 downto 0 );
    pipe_rxdisperr : out STD_LOGIC_VECTOR ( 7 downto 0 );
    pipe_rxnotintable : out STD_LOGIC_VECTOR ( 7 downto 0 );
    sys_clk : in STD_LOGIC;
    I1 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 5 downto 0 );
    pci_exp_rxn : in STD_LOGIC_VECTOR ( 0 to 0 );
    pci_exp_rxp : in STD_LOGIC_VECTOR ( 0 to 0 );
    rst_gtreset : in STD_LOGIC;
    I4 : in STD_LOGIC;
    I5 : in STD_LOGIC;
    I6 : in STD_LOGIC;
    I7 : in STD_LOGIC;
    I8 : in STD_LOGIC;
    SYNC_RXDLYEN : in STD_LOGIC;
    I9 : in STD_LOGIC;
    I10 : in STD_LOGIC;
    GT_RXPMARESET043_out : in STD_LOGIC;
    PIPE_RXPOLARITY : in STD_LOGIC_VECTOR ( 0 to 0 );
    pipe_rxprbscntreset : in STD_LOGIC;
    PIPE_RXSLIDE : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxsyncallin : in STD_LOGIC;
    I11 : in STD_LOGIC;
    rst_userrdy : in STD_LOGIC;
    I12 : in STD_LOGIC;
    USER_OOBCLK : in STD_LOGIC;
    PIPE_TXDEEMPH : in STD_LOGIC_VECTOR ( 0 to 0 );
    pipe_tx_rcvr_det : in STD_LOGIC;
    I13 : in STD_LOGIC;
    I14 : in STD_LOGIC;
    PIPE_TXELECIDLE : in STD_LOGIC_VECTOR ( 0 to 0 );
    I15 : in STD_LOGIC;
    I16 : in STD_LOGIC;
    GT_TXPMARESET046_out : in STD_LOGIC;
    pipe_txprbsforceerr : in STD_LOGIC;
    pipe_tx_swing : in STD_LOGIC;
    SYNC_TXPHALIGNDONE : in STD_LOGIC;
    I17 : in STD_LOGIC;
    DRPDI : in STD_LOGIC_VECTOR ( 15 downto 0 );
    PIPE_POWERDOWN : in STD_LOGIC_VECTOR ( 1 downto 0 );
    RXSYSCLKSEL : in STD_LOGIC_VECTOR ( 1 downto 0 );
    pipe_loopback : in STD_LOGIC_VECTOR ( 2 downto 0 );
    pipe_rxprbssel : in STD_LOGIC_VECTOR ( 2 downto 0 );
    RXRATE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    PIPETXMARGIN : in STD_LOGIC_VECTOR ( 2 downto 0 );
    pipe_txprbssel : in STD_LOGIC_VECTOR ( 2 downto 0 );
    TXPOSTCURSOR : in STD_LOGIC_VECTOR ( 4 downto 0 );
    TXPRECURSOR : in STD_LOGIC_VECTOR ( 4 downto 0 );
    PIPE_TXDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    TXMAINCURSOR : in STD_LOGIC_VECTOR ( 6 downto 0 );
    PIPE_TXCOMPLIANCE : in STD_LOGIC_VECTOR ( 0 to 0 );
    PIPE_TXDATAK : in STD_LOGIC_VECTOR ( 1 downto 0 );
    DRPADDR : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_0_in49_in : in STD_LOGIC;
    rst_cpllpd : in STD_LOGIC;
    p_0_in47_in : in STD_LOGIC;
    I18 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_7x_0_pcie3_7x_0_gt_wrapper_0 : entity is "pcie3_7x_0_gt_wrapper";
end pcie3_7x_0_pcie3_7x_0_gt_wrapper_0;

architecture STRUCTURE of pcie3_7x_0_pcie3_7x_0_gt_wrapper_0 is
  signal CPLLPD0 : STD_LOGIC;
  signal CPLLRESET0 : STD_LOGIC;
  signal gt_refclk : STD_LOGIC;
  signal \n_10_gth_channel.gthe2_channel_i\ : STD_LOGIC;
  signal \n_11_gth_channel.gthe2_channel_i\ : STD_LOGIC;
  signal \n_120_gth_channel.gthe2_channel_i\ : STD_LOGIC;
  signal \n_121_gth_channel.gthe2_channel_i\ : STD_LOGIC;
  signal \n_122_gth_channel.gthe2_channel_i\ : STD_LOGIC;
  signal \n_123_gth_channel.gthe2_channel_i\ : STD_LOGIC;
  signal \n_124_gth_channel.gthe2_channel_i\ : STD_LOGIC;
  signal \n_14_gth_channel.gthe2_channel_i\ : STD_LOGIC;
  signal \n_216_gth_channel.gthe2_channel_i\ : STD_LOGIC;
  signal \n_217_gth_channel.gthe2_channel_i\ : STD_LOGIC;
  signal \n_218_gth_channel.gthe2_channel_i\ : STD_LOGIC;
  signal \n_219_gth_channel.gthe2_channel_i\ : STD_LOGIC;
  signal \n_224_gth_channel.gthe2_channel_i\ : STD_LOGIC;
  signal \n_225_gth_channel.gthe2_channel_i\ : STD_LOGIC;
  signal \n_40_gth_channel.gthe2_channel_i\ : STD_LOGIC;
  signal \n_45_gth_channel.gthe2_channel_i\ : STD_LOGIC;
  signal \n_56_gth_channel.gthe2_channel_i\ : STD_LOGIC;
  signal \NLW_gth_channel.gthe2_channel_i_CPLLFBCLKLOST_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gth_channel.gthe2_channel_i_CPLLREFCLKLOST_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gth_channel.gthe2_channel_i_GTREFCLKMONITOR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gth_channel.gthe2_channel_i_RSOSINTDONE_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gth_channel.gthe2_channel_i_RXCHANBONDSEQ_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gth_channel.gthe2_channel_i_RXCHANREALIGN_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gth_channel.gthe2_channel_i_RXCOMINITDET_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gth_channel.gthe2_channel_i_RXCOMSASDET_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gth_channel.gthe2_channel_i_RXCOMWAKEDET_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gth_channel.gthe2_channel_i_RXDFESLIDETAPSTARTED_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gth_channel.gthe2_channel_i_RXDFESLIDETAPSTROBEDONE_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gth_channel.gthe2_channel_i_RXDFESLIDETAPSTROBESTARTED_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gth_channel.gthe2_channel_i_RXDFESTADAPTDONE_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gth_channel.gthe2_channel_i_RXOSINTSTARTED_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gth_channel.gthe2_channel_i_RXOSINTSTROBEDONE_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gth_channel.gthe2_channel_i_RXOSINTSTROBESTARTED_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gth_channel.gthe2_channel_i_RXOUTCLKFABRIC_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gth_channel.gthe2_channel_i_RXOUTCLKPCS_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gth_channel.gthe2_channel_i_RXQPISENN_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gth_channel.gthe2_channel_i_RXQPISENP_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gth_channel.gthe2_channel_i_TXCOMFINISH_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gth_channel.gthe2_channel_i_TXGEARBOXREADY_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gth_channel.gthe2_channel_i_TXOUTCLKFABRIC_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gth_channel.gthe2_channel_i_TXOUTCLKPCS_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gth_channel.gthe2_channel_i_TXPMARESETDONE_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gth_channel.gthe2_channel_i_TXQPISENN_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gth_channel.gthe2_channel_i_TXQPISENP_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gth_channel.gthe2_channel_i_PCSRSVDOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_gth_channel.gthe2_channel_i_RXCHARISCOMMA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \NLW_gth_channel.gthe2_channel_i_RXCHARISK_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \NLW_gth_channel.gthe2_channel_i_RXCLKCORCNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gth_channel.gthe2_channel_i_RXDATA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 63 downto 32 );
  signal \NLW_gth_channel.gthe2_channel_i_RXDATAVALID_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gth_channel.gthe2_channel_i_RXHEADER_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_gth_channel.gthe2_channel_i_RXHEADERVALID_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gth_channel.gthe2_channel_i_RXMONITOROUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \NLW_gth_channel.gthe2_channel_i_RXPHMONITOR_UNCONNECTED\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \NLW_gth_channel.gthe2_channel_i_RXPHSLIPMONITOR_UNCONNECTED\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \NLW_gth_channel.gthe2_channel_i_RXSTARTOFSEQ_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gth_channel.gthe2_channel_i_TXBUFSTATUS_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of gInst : label is "PRIMITIVE";
  attribute BOX_TYPE of \gth_channel.gthe2_channel_i\ : label is "PRIMITIVE";
begin
cpllPDInst: entity work.pcie3_7x_0_pcie3_7x_0_gtx_cpllpd_ovrd_21
    port map (
      CPLLPD0 => CPLLPD0,
      CPLLRESET0 => CPLLRESET0,
      I18 => I18,
      gt_refclk => gt_refclk,
      p_0_in47_in => p_0_in47_in,
      p_0_in49_in => p_0_in49_in,
      rst_cpllpd => rst_cpllpd
    );
gInst: unisim.vcomponents.BUFG
    port map (
      I => sys_clk,
      O => gt_refclk
    );
\gth_channel.gthe2_channel_i\: unisim.vcomponents.GTHE2_CHANNEL
    generic map(
      ACJTAG_DEBUG_MODE => '0',
      ACJTAG_MODE => '0',
      ACJTAG_RESET => '0',
      ADAPT_CFG0 => X"00C10",
      ALIGN_COMMA_DOUBLE => "FALSE",
      ALIGN_COMMA_ENABLE => B"1111111111",
      ALIGN_COMMA_WORD => 1,
      ALIGN_MCOMMA_DET => "TRUE",
      ALIGN_MCOMMA_VALUE => B"1010000011",
      ALIGN_PCOMMA_DET => "TRUE",
      ALIGN_PCOMMA_VALUE => B"0101111100",
      A_RXOSCALRESET => '0',
      CBCC_DATA_SOURCE_SEL => "DECODED",
      CFOK_CFG => X"24800040E80",
      CFOK_CFG2 => B"100000",
      CFOK_CFG3 => B"100000",
      CHAN_BOND_KEEP_ALIGN => "TRUE",
      CHAN_BOND_MAX_SKEW => 7,
      CHAN_BOND_SEQ_1_1 => B"0001001010",
      CHAN_BOND_SEQ_1_2 => B"0001001010",
      CHAN_BOND_SEQ_1_3 => B"0001001010",
      CHAN_BOND_SEQ_1_4 => B"0110111100",
      CHAN_BOND_SEQ_1_ENABLE => B"1111",
      CHAN_BOND_SEQ_2_1 => B"0001000101",
      CHAN_BOND_SEQ_2_2 => B"0001000101",
      CHAN_BOND_SEQ_2_3 => B"0001000101",
      CHAN_BOND_SEQ_2_4 => B"0110111100",
      CHAN_BOND_SEQ_2_ENABLE => B"1111",
      CHAN_BOND_SEQ_2_USE => "TRUE",
      CHAN_BOND_SEQ_LEN => 4,
      CLK_CORRECT_USE => "TRUE",
      CLK_COR_KEEP_IDLE => "TRUE",
      CLK_COR_MAX_LAT => 15,
      CLK_COR_MIN_LAT => 13,
      CLK_COR_PRECEDENCE => "TRUE",
      CLK_COR_REPEAT_WAIT => 0,
      CLK_COR_SEQ_1_1 => B"0100011100",
      CLK_COR_SEQ_1_2 => B"0000000000",
      CLK_COR_SEQ_1_3 => B"0000000000",
      CLK_COR_SEQ_1_4 => B"0000000000",
      CLK_COR_SEQ_1_ENABLE => B"1111",
      CLK_COR_SEQ_2_1 => B"0000000000",
      CLK_COR_SEQ_2_2 => B"0000000000",
      CLK_COR_SEQ_2_3 => B"0000000000",
      CLK_COR_SEQ_2_4 => B"0000000000",
      CLK_COR_SEQ_2_ENABLE => B"0000",
      CLK_COR_SEQ_2_USE => "FALSE",
      CLK_COR_SEQ_LEN => 1,
      CPLL_CFG => X"00A407CC",
      CPLL_FBDIV => 5,
      CPLL_FBDIV_45 => 5,
      CPLL_INIT_CFG => X"00001E",
      CPLL_LOCK_CFG => X"01E8",
      CPLL_REFCLK_DIV => 1,
      DEC_MCOMMA_DETECT => "TRUE",
      DEC_PCOMMA_DETECT => "TRUE",
      DEC_VALID_COMMA_ONLY => "FALSE",
      DMONITOR_CFG => X"000AB1",
      ES_CLK_PHASE_SEL => '0',
      ES_CONTROL => B"000000",
      ES_ERRDET_EN => "FALSE",
      ES_EYE_SCAN_EN => "FALSE",
      ES_HORZ_OFFSET => X"000",
      ES_PMA_CFG => B"0000000000",
      ES_PRESCALE => B"00000",
      ES_QUALIFIER => X"00000000000000000000",
      ES_QUAL_MASK => X"00000000000000000000",
      ES_SDATA_MASK => X"00000000000000000000",
      ES_VERT_OFFSET => B"000000000",
      FTS_DESKEW_SEQ_ENABLE => B"1111",
      FTS_LANE_DESKEW_CFG => B"1111",
      FTS_LANE_DESKEW_EN => "TRUE",
      GEARBOX_MODE => B"000",
      IS_CLKRSVD0_INVERTED => '0',
      IS_CLKRSVD1_INVERTED => '0',
      IS_CPLLLOCKDETCLK_INVERTED => '0',
      IS_DMONITORCLK_INVERTED => '0',
      IS_DRPCLK_INVERTED => '0',
      IS_GTGREFCLK_INVERTED => '0',
      IS_RXUSRCLK2_INVERTED => '0',
      IS_RXUSRCLK_INVERTED => '0',
      IS_SIGVALIDCLK_INVERTED => '0',
      IS_TXPHDLYTSTCLK_INVERTED => '0',
      IS_TXUSRCLK2_INVERTED => '0',
      IS_TXUSRCLK_INVERTED => '0',
      LOOPBACK_CFG => '1',
      OUTREFCLK_SEL_INV => B"11",
      PCS_PCIE_EN => "TRUE",
      PCS_RSVD_ATTR => X"000000000140",
      PD_TRANS_TIME_FROM_P2 => X"03C",
      PD_TRANS_TIME_NONE_P2 => X"09",
      PD_TRANS_TIME_TO_P2 => X"64",
      PMA_RSV => B"00000000000000000000000010000000",
      PMA_RSV2 => B"00011100000000000000000000001010",
      PMA_RSV3 => B"00",
      PMA_RSV4 => B"000000000001000",
      PMA_RSV5 => B"0000",
      RESET_POWERSAVE_DISABLE => '0',
      RXBUFRESET_TIME => B"00001",
      RXBUF_ADDR_MODE => "FULL",
      RXBUF_EIDLE_HI_CNT => B"0100",
      RXBUF_EIDLE_LO_CNT => B"0000",
      RXBUF_EN => "TRUE",
      RXBUF_RESET_ON_CB_CHANGE => "TRUE",
      RXBUF_RESET_ON_COMMAALIGN => "FALSE",
      RXBUF_RESET_ON_EIDLE => "TRUE",
      RXBUF_RESET_ON_RATE_CHANGE => "TRUE",
      RXBUF_THRESH_OVFLW => 61,
      RXBUF_THRESH_OVRD => "FALSE",
      RXBUF_THRESH_UNDFLW => 4,
      RXCDRFREQRESET_TIME => B"00001",
      RXCDRPHRESET_TIME => B"00001",
      RXCDR_CFG => X"0002007FE2000C2080018",
      RXCDR_FR_RESET_ON_EIDLE => '0',
      RXCDR_HOLD_DURING_EIDLE => '1',
      RXCDR_LOCK_CFG => B"010101",
      RXCDR_PH_RESET_ON_EIDLE => '0',
      RXDFELPMRESET_TIME => B"0001111",
      RXDLY_CFG => X"001F",
      RXDLY_LCFG => X"030",
      RXDLY_TAP_CFG => X"0000",
      RXGEARBOX_EN => "FALSE",
      RXISCANRESET_TIME => B"00001",
      RXLPM_HF_CFG => B"00001000000000",
      RXLPM_LF_CFG => B"001001000000000000",
      RXOOB_CFG => B"0000110",
      RXOOB_CLK_CFG => "FABRIC",
      RXOSCALRESET_TIME => B"00011",
      RXOSCALRESET_TIMEOUT => B"00000",
      RXOUT_DIV => 2,
      RXPCSRESET_TIME => B"00001",
      RXPHDLY_CFG => X"004020",
      RXPH_CFG => X"C00002",
      RXPH_MONITOR_SEL => B"00000",
      RXPI_CFG0 => B"00",
      RXPI_CFG1 => B"11",
      RXPI_CFG2 => B"11",
      RXPI_CFG3 => B"11",
      RXPI_CFG4 => '0',
      RXPI_CFG5 => '0',
      RXPI_CFG6 => B"100",
      RXPMARESET_TIME => B"00011",
      RXPRBS_ERR_LOOPBACK => '0',
      RXSLIDE_AUTO_WAIT => 7,
      RXSLIDE_MODE => "PMA",
      RXSYNC_MULTILANE => '1',
      RXSYNC_OVRD => '1',
      RXSYNC_SKIP_DA => '0',
      RX_BIAS_CFG => B"000011000000000000010000",
      RX_BUFFER_CFG => B"000000",
      RX_CLK25_DIV => 4,
      RX_CLKMUX_PD => '1',
      RX_CM_SEL => B"11",
      RX_CM_TRIM => B"1010",
      RX_DATA_WIDTH => 20,
      RX_DDI_SEL => B"000000",
      RX_DEBUG_CFG => B"00000011000000",
      RX_DEFER_RESET_BUF_EN => "TRUE",
      RX_DFELPM_CFG0 => B"0110",
      RX_DFELPM_CFG1 => '0',
      RX_DFELPM_KLKH_AGC_STUP_EN => '1',
      RX_DFE_AGC_CFG0 => B"00",
      RX_DFE_AGC_CFG1 => B"100",
      RX_DFE_AGC_CFG2 => B"0000",
      RX_DFE_AGC_OVRDEN => '1',
      RX_DFE_GAIN_CFG => X"0020C0",
      RX_DFE_H2_CFG => B"000000000000",
      RX_DFE_H3_CFG => B"000001000000",
      RX_DFE_H4_CFG => B"00011100000",
      RX_DFE_H5_CFG => B"00011100000",
      RX_DFE_H6_CFG => B"00000100000",
      RX_DFE_H7_CFG => B"00000100000",
      RX_DFE_KL_CFG => B"000000000000000000000001100010000",
      RX_DFE_KL_LPM_KH_CFG0 => B"10",
      RX_DFE_KL_LPM_KH_CFG1 => B"010",
      RX_DFE_KL_LPM_KH_CFG2 => B"0010",
      RX_DFE_KL_LPM_KH_OVRDEN => '1',
      RX_DFE_KL_LPM_KL_CFG0 => B"10",
      RX_DFE_KL_LPM_KL_CFG1 => B"010",
      RX_DFE_KL_LPM_KL_CFG2 => B"0010",
      RX_DFE_KL_LPM_KL_OVRDEN => '1',
      RX_DFE_LPM_CFG => X"0080",
      RX_DFE_LPM_HOLD_DURING_EIDLE => '1',
      RX_DFE_ST_CFG => X"00C100000C003F",
      RX_DFE_UT_CFG => B"00011100000000000",
      RX_DFE_VP_CFG => B"00011101010100011",
      RX_DISPERR_SEQ_MATCH => "TRUE",
      RX_INT_DATAWIDTH => 0,
      RX_OS_CFG => B"0000010000000",
      RX_SIG_VALID_DLY => 4,
      RX_XCLK_SEL => "RXREC",
      SAS_MAX_COM => 64,
      SAS_MIN_COM => 36,
      SATA_BURST_SEQ_LEN => B"1111",
      SATA_BURST_VAL => B"100",
      SATA_CPLL_CFG => "VCO_3000MHZ",
      SATA_EIDLE_VAL => B"100",
      SATA_MAX_BURST => 8,
      SATA_MAX_INIT => 21,
      SATA_MAX_WAKE => 7,
      SATA_MIN_BURST => 4,
      SATA_MIN_INIT => 12,
      SATA_MIN_WAKE => 4,
      SHOW_REALIGN_COMMA => "FALSE",
      SIM_CPLLREFCLK_SEL => B"001",
      SIM_RECEIVER_DETECT_PASS => "TRUE",
      SIM_RESET_SPEEDUP => "FALSE",
      SIM_TX_EIDLE_DRIVE_LEVEL => "1",
      SIM_VERSION => "2.0",
      TERM_RCAL_CFG => B"100001000010000",
      TERM_RCAL_OVRD => B"000",
      TRANS_TIME_RATE => X"0E",
      TST_RSV => X"00000000",
      TXBUF_EN => "FALSE",
      TXBUF_RESET_ON_RATE_CHANGE => "TRUE",
      TXDLY_CFG => X"001F",
      TXDLY_LCFG => X"030",
      TXDLY_TAP_CFG => X"0000",
      TXGEARBOX_EN => "FALSE",
      TXOOB_CFG => '1',
      TXOUT_DIV => 2,
      TXPCSRESET_TIME => B"00001",
      TXPHDLY_CFG => X"084020",
      TXPH_CFG => X"0780",
      TXPH_MONITOR_SEL => B"00000",
      TXPI_CFG0 => B"00",
      TXPI_CFG1 => B"00",
      TXPI_CFG2 => B"00",
      TXPI_CFG3 => '0',
      TXPI_CFG4 => '0',
      TXPI_CFG5 => B"100",
      TXPI_GREY_SEL => '0',
      TXPI_INVSTROBE_SEL => '0',
      TXPI_PPMCLK_SEL => "TXUSRCLK2",
      TXPI_PPM_CFG => B"00000000",
      TXPI_SYNFREQ_PPM => B"000",
      TXPMARESET_TIME => B"00011",
      TXSYNC_MULTILANE => '1',
      TXSYNC_OVRD => '1',
      TXSYNC_SKIP_DA => '0',
      TX_CLK25_DIV => 4,
      TX_CLKMUX_PD => '1',
      TX_DATA_WIDTH => 20,
      TX_DEEMPH0 => B"010100",
      TX_DEEMPH1 => B"001011",
      TX_DRIVE_MODE => "PIPE",
      TX_EIDLE_ASSERT_DELAY => B"100",
      TX_EIDLE_DEASSERT_DELAY => B"100",
      TX_INT_DATAWIDTH => 0,
      TX_LOOPBACK_DRIVE_HIZ => "FALSE",
      TX_MAINCURSOR_SEL => '0',
      TX_MARGIN_FULL_0 => B"1001111",
      TX_MARGIN_FULL_1 => B"1001110",
      TX_MARGIN_FULL_2 => B"1001101",
      TX_MARGIN_FULL_3 => B"1001100",
      TX_MARGIN_FULL_4 => B"1000011",
      TX_MARGIN_LOW_0 => B"1000101",
      TX_MARGIN_LOW_1 => B"1000110",
      TX_MARGIN_LOW_2 => B"1000011",
      TX_MARGIN_LOW_3 => B"1000010",
      TX_MARGIN_LOW_4 => B"1000000",
      TX_QPI_STATUS_EN => '0',
      TX_RXDETECT_CFG => X"0064",
      TX_RXDETECT_PRECHARGE_TIME => X"00001",
      TX_RXDETECT_REF => B"011",
      TX_XCLK_SEL => "TXUSR",
      UCODEER_CLR => '0',
      USE_PCS_CLK_PHASE_SEL => '0'
    )
    port map (
      CFGRESET => '0',
      CLKRSVD0 => '0',
      CLKRSVD1 => '0',
      CPLLFBCLKLOST => \NLW_gth_channel.gthe2_channel_i_CPLLFBCLKLOST_UNCONNECTED\,
      CPLLLOCK => D(0),
      CPLLLOCKDETCLK => '0',
      CPLLLOCKEN => '1',
      CPLLPD => CPLLPD0,
      CPLLREFCLKLOST => \NLW_gth_channel.gthe2_channel_i_CPLLREFCLKLOST_UNCONNECTED\,
      CPLLREFCLKSEL(2) => '0',
      CPLLREFCLKSEL(1) => '0',
      CPLLREFCLKSEL(0) => '1',
      CPLLRESET => CPLLRESET0,
      DMONFIFORESET => '0',
      DMONITORCLK => '0',
      DMONITOROUT(14 downto 0) => pipe_dmonitorout(14 downto 0),
      DRPADDR(8 downto 0) => DRPADDR(8 downto 0),
      DRPCLK => I1,
      DRPDI(15 downto 0) => DRPDI(15 downto 0),
      DRPDO(15 downto 0) => ext_ch_gt_drpdo(15 downto 0),
      DRPEN => I2,
      DRPRDY => ext_ch_gt_drprdy(0),
      DRPWE => I3,
      EYESCANDATAERROR => pipe_eyescandataerror(0),
      EYESCANMODE => '0',
      EYESCANRESET => Q(3),
      EYESCANTRIGGER => '0',
      GTGREFCLK => '0',
      GTHRXN => pci_exp_rxn(0),
      GTHRXP => pci_exp_rxp(0),
      GTHTXN => pci_exp_txn(0),
      GTHTXP => pci_exp_txp(0),
      GTNORTHREFCLK0 => '0',
      GTNORTHREFCLK1 => '0',
      GTREFCLK0 => sys_clk,
      GTREFCLK1 => '0',
      GTREFCLKMONITOR => \NLW_gth_channel.gthe2_channel_i_GTREFCLKMONITOR_UNCONNECTED\,
      GTRESETSEL => '0',
      GTRSVD(15) => '0',
      GTRSVD(14) => '0',
      GTRSVD(13) => '0',
      GTRSVD(12) => '0',
      GTRSVD(11) => '0',
      GTRSVD(10) => '0',
      GTRSVD(9) => '0',
      GTRSVD(8) => '0',
      GTRSVD(7) => '0',
      GTRSVD(6) => '0',
      GTRSVD(5) => '0',
      GTRSVD(4) => '0',
      GTRSVD(3) => '0',
      GTRSVD(2) => '0',
      GTRSVD(1) => '0',
      GTRSVD(0) => '0',
      GTRXRESET => rst_gtreset,
      GTSOUTHREFCLK0 => '0',
      GTSOUTHREFCLK1 => '0',
      GTTXRESET => rst_gtreset,
      LOOPBACK(2 downto 0) => pipe_loopback(2 downto 0),
      PCSRSVDIN(15) => '0',
      PCSRSVDIN(14) => '0',
      PCSRSVDIN(13) => '0',
      PCSRSVDIN(12) => '0',
      PCSRSVDIN(11) => '0',
      PCSRSVDIN(10) => '0',
      PCSRSVDIN(9) => '0',
      PCSRSVDIN(8) => '0',
      PCSRSVDIN(7) => '0',
      PCSRSVDIN(6) => '0',
      PCSRSVDIN(5) => '0',
      PCSRSVDIN(4) => '0',
      PCSRSVDIN(3) => '0',
      PCSRSVDIN(2) => '0',
      PCSRSVDIN(1) => '0',
      PCSRSVDIN(0) => '0',
      PCSRSVDIN2(4) => '0',
      PCSRSVDIN2(3) => '0',
      PCSRSVDIN2(2) => '0',
      PCSRSVDIN2(1) => '0',
      PCSRSVDIN2(0) => '0',
      PCSRSVDOUT(15 downto 0) => \NLW_gth_channel.gthe2_channel_i_PCSRSVDOUT_UNCONNECTED\(15 downto 0),
      PHYSTATUS => RATE_PHYSTATUS,
      PMARSVDIN(4) => '0',
      PMARSVDIN(3) => '0',
      PMARSVDIN(2) => '0',
      PMARSVDIN(1) => '0',
      PMARSVDIN(0) => '0',
      QPLLCLK => I4,
      QPLLREFCLK => I5,
      RESETOVRD => I6,
      RSOSINTDONE => \NLW_gth_channel.gthe2_channel_i_RSOSINTDONE_UNCONNECTED\,
      RX8B10BEN => I7,
      RXADAPTSELTEST(13) => '0',
      RXADAPTSELTEST(12) => '0',
      RXADAPTSELTEST(11) => '0',
      RXADAPTSELTEST(10) => '0',
      RXADAPTSELTEST(9) => '0',
      RXADAPTSELTEST(8) => '0',
      RXADAPTSELTEST(7) => '0',
      RXADAPTSELTEST(6) => '0',
      RXADAPTSELTEST(5) => '0',
      RXADAPTSELTEST(4) => '0',
      RXADAPTSELTEST(3) => '0',
      RXADAPTSELTEST(2) => '0',
      RXADAPTSELTEST(1) => '0',
      RXADAPTSELTEST(0) => '0',
      RXBUFRESET => Q(5),
      RXBUFSTATUS(2 downto 0) => pipe_rxbufstatus(2 downto 0),
      RXBYTEISALIGNED => \n_10_gth_channel.gthe2_channel_i\,
      RXBYTEREALIGN => \n_11_gth_channel.gthe2_channel_i\,
      RXCDRFREQRESET => Q(1),
      RXCDRHOLD => '0',
      RXCDRLOCK => O1,
      RXCDROVRDEN => '0',
      RXCDRRESET => Q(0),
      RXCDRRESETRSV => '0',
      RXCHANBONDSEQ => \NLW_gth_channel.gthe2_channel_i_RXCHANBONDSEQ_UNCONNECTED\,
      RXCHANISALIGNED => \n_14_gth_channel.gthe2_channel_i\,
      RXCHANREALIGN => \NLW_gth_channel.gthe2_channel_i_RXCHANREALIGN_UNCONNECTED\,
      RXCHARISCOMMA(7 downto 4) => \NLW_gth_channel.gthe2_channel_i_RXCHARISCOMMA_UNCONNECTED\(7 downto 4),
      RXCHARISCOMMA(3) => \n_216_gth_channel.gthe2_channel_i\,
      RXCHARISCOMMA(2) => \n_217_gth_channel.gthe2_channel_i\,
      RXCHARISCOMMA(1) => \n_218_gth_channel.gthe2_channel_i\,
      RXCHARISCOMMA(0) => \n_219_gth_channel.gthe2_channel_i\,
      RXCHARISK(7 downto 4) => \NLW_gth_channel.gthe2_channel_i_RXCHARISK_UNCONNECTED\(7 downto 4),
      RXCHARISK(3) => \n_224_gth_channel.gthe2_channel_i\,
      RXCHARISK(2) => \n_225_gth_channel.gthe2_channel_i\,
      RXCHARISK(1 downto 0) => PIPE_RXDATAK(1 downto 0),
      RXCHBONDEN => '0',
      RXCHBONDI(4) => '0',
      RXCHBONDI(3) => '0',
      RXCHBONDI(2) => '0',
      RXCHBONDI(1) => '0',
      RXCHBONDI(0) => '0',
      RXCHBONDLEVEL(2) => '0',
      RXCHBONDLEVEL(1) => '0',
      RXCHBONDLEVEL(0) => '0',
      RXCHBONDMASTER => '0',
      RXCHBONDO(4) => \n_120_gth_channel.gthe2_channel_i\,
      RXCHBONDO(3) => \n_121_gth_channel.gthe2_channel_i\,
      RXCHBONDO(2) => \n_122_gth_channel.gthe2_channel_i\,
      RXCHBONDO(1) => \n_123_gth_channel.gthe2_channel_i\,
      RXCHBONDO(0) => \n_124_gth_channel.gthe2_channel_i\,
      RXCHBONDSLAVE => '0',
      RXCLKCORCNT(1 downto 0) => \NLW_gth_channel.gthe2_channel_i_RXCLKCORCNT_UNCONNECTED\(1 downto 0),
      RXCOMINITDET => \NLW_gth_channel.gthe2_channel_i_RXCOMINITDET_UNCONNECTED\,
      RXCOMMADET => pipe_rxcommadet(0),
      RXCOMMADETEN => '1',
      RXCOMSASDET => \NLW_gth_channel.gthe2_channel_i_RXCOMSASDET_UNCONNECTED\,
      RXCOMWAKEDET => \NLW_gth_channel.gthe2_channel_i_RXCOMWAKEDET_UNCONNECTED\,
      RXDATA(63 downto 32) => \NLW_gth_channel.gthe2_channel_i_RXDATA_UNCONNECTED\(63 downto 32),
      RXDATA(31 downto 0) => PIPE_RXDATA(31 downto 0),
      RXDATAVALID(1 downto 0) => \NLW_gth_channel.gthe2_channel_i_RXDATAVALID_UNCONNECTED\(1 downto 0),
      RXDDIEN => '0',
      RXDFEAGCHOLD => I8,
      RXDFEAGCOVRDEN => I7,
      RXDFEAGCTRL(4) => '1',
      RXDFEAGCTRL(3) => '0',
      RXDFEAGCTRL(2) => '0',
      RXDFEAGCTRL(1) => '0',
      RXDFEAGCTRL(0) => '0',
      RXDFECM1EN => '0',
      RXDFELFHOLD => I8,
      RXDFELFOVRDEN => '0',
      RXDFELPMRESET => Q(2),
      RXDFESLIDETAP(4) => '0',
      RXDFESLIDETAP(3) => '0',
      RXDFESLIDETAP(2) => '0',
      RXDFESLIDETAP(1) => '0',
      RXDFESLIDETAP(0) => '0',
      RXDFESLIDETAPADAPTEN => '0',
      RXDFESLIDETAPHOLD => '0',
      RXDFESLIDETAPID(5) => '0',
      RXDFESLIDETAPID(4) => '0',
      RXDFESLIDETAPID(3) => '0',
      RXDFESLIDETAPID(2) => '0',
      RXDFESLIDETAPID(1) => '0',
      RXDFESLIDETAPID(0) => '0',
      RXDFESLIDETAPINITOVRDEN => '0',
      RXDFESLIDETAPONLYADAPTEN => '0',
      RXDFESLIDETAPOVRDEN => '0',
      RXDFESLIDETAPSTARTED => \NLW_gth_channel.gthe2_channel_i_RXDFESLIDETAPSTARTED_UNCONNECTED\,
      RXDFESLIDETAPSTROBE => '0',
      RXDFESLIDETAPSTROBEDONE => \NLW_gth_channel.gthe2_channel_i_RXDFESLIDETAPSTROBEDONE_UNCONNECTED\,
      RXDFESLIDETAPSTROBESTARTED => \NLW_gth_channel.gthe2_channel_i_RXDFESLIDETAPSTROBESTARTED_UNCONNECTED\,
      RXDFESTADAPTDONE => \NLW_gth_channel.gthe2_channel_i_RXDFESTADAPTDONE_UNCONNECTED\,
      RXDFETAP2HOLD => '0',
      RXDFETAP2OVRDEN => '0',
      RXDFETAP3HOLD => '0',
      RXDFETAP3OVRDEN => '0',
      RXDFETAP4HOLD => '0',
      RXDFETAP4OVRDEN => '0',
      RXDFETAP5HOLD => '0',
      RXDFETAP5OVRDEN => '0',
      RXDFETAP6HOLD => '0',
      RXDFETAP6OVRDEN => '0',
      RXDFETAP7HOLD => '0',
      RXDFETAP7OVRDEN => '0',
      RXDFEUTHOLD => '0',
      RXDFEUTOVRDEN => '0',
      RXDFEVPHOLD => '0',
      RXDFEVPOVRDEN => '0',
      RXDFEVSEN => '0',
      RXDFEXYDEN => '1',
      RXDISPERR(7 downto 0) => pipe_rxdisperr(7 downto 0),
      RXDLYBYPASS => '1',
      RXDLYEN => SYNC_RXDLYEN,
      RXDLYOVRDEN => '0',
      RXDLYSRESET => I9,
      RXDLYSRESETDONE => pipe_rxdlysresetdone(0),
      RXELECIDLE => PIPE_RXELECIDLE(0),
      RXELECIDLEMODE(1) => '0',
      RXELECIDLEMODE(0) => '0',
      RXGEARBOXSLIP => '0',
      RXHEADER(5 downto 0) => \NLW_gth_channel.gthe2_channel_i_RXHEADER_UNCONNECTED\(5 downto 0),
      RXHEADERVALID(1 downto 0) => \NLW_gth_channel.gthe2_channel_i_RXHEADERVALID_UNCONNECTED\(1 downto 0),
      RXLPMEN => I7,
      RXLPMHFHOLD => I8,
      RXLPMHFOVRDEN => '0',
      RXLPMLFHOLD => I8,
      RXLPMLFKLOVRDEN => '0',
      RXMCOMMAALIGNEN => I7,
      RXMONITOROUT(6 downto 0) => \NLW_gth_channel.gthe2_channel_i_RXMONITOROUT_UNCONNECTED\(6 downto 0),
      RXMONITORSEL(1) => '0',
      RXMONITORSEL(0) => '0',
      RXNOTINTABLE(7 downto 0) => pipe_rxnotintable(7 downto 0),
      RXOOBRESET => '0',
      RXOSCALRESET => '0',
      RXOSHOLD => '0',
      RXOSINTCFG(3) => '0',
      RXOSINTCFG(2) => '1',
      RXOSINTCFG(1) => '1',
      RXOSINTCFG(0) => '0',
      RXOSINTEN => '1',
      RXOSINTHOLD => '0',
      RXOSINTID0(3) => '0',
      RXOSINTID0(2) => '0',
      RXOSINTID0(1) => '0',
      RXOSINTID0(0) => '0',
      RXOSINTNTRLEN => '0',
      RXOSINTOVRDEN => '0',
      RXOSINTSTARTED => \NLW_gth_channel.gthe2_channel_i_RXOSINTSTARTED_UNCONNECTED\,
      RXOSINTSTROBE => '0',
      RXOSINTSTROBEDONE => \NLW_gth_channel.gthe2_channel_i_RXOSINTSTROBEDONE_UNCONNECTED\,
      RXOSINTSTROBESTARTED => \NLW_gth_channel.gthe2_channel_i_RXOSINTSTROBESTARTED_UNCONNECTED\,
      RXOSINTTESTOVRDEN => '0',
      RXOSOVRDEN => '0',
      RXOUTCLK => pipe_rxoutclk_out(0),
      RXOUTCLKFABRIC => \NLW_gth_channel.gthe2_channel_i_RXOUTCLKFABRIC_UNCONNECTED\,
      RXOUTCLKPCS => \NLW_gth_channel.gthe2_channel_i_RXOUTCLKPCS_UNCONNECTED\,
      RXOUTCLKSEL(2) => '0',
      RXOUTCLKSEL(1) => '0',
      RXOUTCLKSEL(0) => '0',
      RXPCOMMAALIGNEN => I7,
      RXPCSRESET => Q(4),
      RXPD(1 downto 0) => PIPE_POWERDOWN(1 downto 0),
      RXPHALIGN => I10,
      RXPHALIGNDONE => PIPE_RXPHALIGNDONE(0),
      RXPHALIGNEN => '0',
      RXPHDLYPD => '0',
      RXPHDLYRESET => '0',
      RXPHMONITOR(4 downto 0) => \NLW_gth_channel.gthe2_channel_i_RXPHMONITOR_UNCONNECTED\(4 downto 0),
      RXPHOVRDEN => '0',
      RXPHSLIPMONITOR(4 downto 0) => \NLW_gth_channel.gthe2_channel_i_RXPHSLIPMONITOR_UNCONNECTED\(4 downto 0),
      RXPMARESET => GT_RXPMARESET043_out,
      RXPMARESETDONE => pipe_rxpmaresetdone(0),
      RXPOLARITY => PIPE_RXPOLARITY(0),
      RXPRBSCNTRESET => pipe_rxprbscntreset,
      RXPRBSERR => pipe_rxprbserr(0),
      RXPRBSSEL(2 downto 0) => pipe_rxprbssel(2 downto 0),
      RXQPIEN => '0',
      RXQPISENN => \NLW_gth_channel.gthe2_channel_i_RXQPISENN_UNCONNECTED\,
      RXQPISENP => \NLW_gth_channel.gthe2_channel_i_RXQPISENP_UNCONNECTED\,
      RXRATE(2 downto 0) => RXRATE(2 downto 0),
      RXRATEDONE => RATE_RXRATEDONE,
      RXRATEMODE => '0',
      RXRESETDONE => USER_RXRESETDONE,
      RXSLIDE => PIPE_RXSLIDE(0),
      RXSTARTOFSEQ(1 downto 0) => \NLW_gth_channel.gthe2_channel_i_RXSTARTOFSEQ_UNCONNECTED\(1 downto 0),
      RXSTATUS(2 downto 0) => pipe_rxstatus(2 downto 0),
      RXSYNCALLIN => rxsyncallin,
      RXSYNCDONE => pipe_rxsyncdone(0),
      RXSYNCIN => I11,
      RXSYNCMODE => '0',
      RXSYNCOUT => \n_40_gth_channel.gthe2_channel_i\,
      RXSYSCLKSEL(1 downto 0) => RXSYSCLKSEL(1 downto 0),
      RXUSERRDY => rst_userrdy,
      RXUSRCLK => I12,
      RXUSRCLK2 => I12,
      RXVALID => O2,
      SETERRSTATUS => '0',
      SIGVALIDCLK => USER_OOBCLK,
      TSTIN(19) => '1',
      TSTIN(18) => '1',
      TSTIN(17) => '1',
      TSTIN(16) => '1',
      TSTIN(15) => '1',
      TSTIN(14) => '1',
      TSTIN(13) => '1',
      TSTIN(12) => '1',
      TSTIN(11) => '1',
      TSTIN(10) => '1',
      TSTIN(9) => '1',
      TSTIN(8) => '1',
      TSTIN(7) => '1',
      TSTIN(6) => '1',
      TSTIN(5) => '1',
      TSTIN(4) => '1',
      TSTIN(3) => '1',
      TSTIN(2) => '1',
      TSTIN(1) => '1',
      TSTIN(0) => '1',
      TX8B10BBYPASS(7) => '0',
      TX8B10BBYPASS(6) => '0',
      TX8B10BBYPASS(5) => '0',
      TX8B10BBYPASS(4) => '0',
      TX8B10BBYPASS(3) => '0',
      TX8B10BBYPASS(2) => '0',
      TX8B10BBYPASS(1) => '0',
      TX8B10BBYPASS(0) => '0',
      TX8B10BEN => I7,
      TXBUFDIFFCTRL(2) => '1',
      TXBUFDIFFCTRL(1) => '0',
      TXBUFDIFFCTRL(0) => '0',
      TXBUFSTATUS(1 downto 0) => \NLW_gth_channel.gthe2_channel_i_TXBUFSTATUS_UNCONNECTED\(1 downto 0),
      TXCHARDISPMODE(7) => '0',
      TXCHARDISPMODE(6) => '0',
      TXCHARDISPMODE(5) => '0',
      TXCHARDISPMODE(4) => '0',
      TXCHARDISPMODE(3) => '0',
      TXCHARDISPMODE(2) => '0',
      TXCHARDISPMODE(1) => '0',
      TXCHARDISPMODE(0) => PIPE_TXCOMPLIANCE(0),
      TXCHARDISPVAL(7) => '0',
      TXCHARDISPVAL(6) => '0',
      TXCHARDISPVAL(5) => '0',
      TXCHARDISPVAL(4) => '0',
      TXCHARDISPVAL(3) => '0',
      TXCHARDISPVAL(2) => '0',
      TXCHARDISPVAL(1) => '0',
      TXCHARDISPVAL(0) => '0',
      TXCHARISK(7) => '0',
      TXCHARISK(6) => '0',
      TXCHARISK(5) => '0',
      TXCHARISK(4) => '0',
      TXCHARISK(3) => '0',
      TXCHARISK(2) => '0',
      TXCHARISK(1 downto 0) => PIPE_TXDATAK(1 downto 0),
      TXCOMFINISH => \NLW_gth_channel.gthe2_channel_i_TXCOMFINISH_UNCONNECTED\,
      TXCOMINIT => '0',
      TXCOMSAS => '0',
      TXCOMWAKE => '0',
      TXDATA(63) => '0',
      TXDATA(62) => '0',
      TXDATA(61) => '0',
      TXDATA(60) => '0',
      TXDATA(59) => '0',
      TXDATA(58) => '0',
      TXDATA(57) => '0',
      TXDATA(56) => '0',
      TXDATA(55) => '0',
      TXDATA(54) => '0',
      TXDATA(53) => '0',
      TXDATA(52) => '0',
      TXDATA(51) => '0',
      TXDATA(50) => '0',
      TXDATA(49) => '0',
      TXDATA(48) => '0',
      TXDATA(47) => '0',
      TXDATA(46) => '0',
      TXDATA(45) => '0',
      TXDATA(44) => '0',
      TXDATA(43) => '0',
      TXDATA(42) => '0',
      TXDATA(41) => '0',
      TXDATA(40) => '0',
      TXDATA(39) => '0',
      TXDATA(38) => '0',
      TXDATA(37) => '0',
      TXDATA(36) => '0',
      TXDATA(35) => '0',
      TXDATA(34) => '0',
      TXDATA(33) => '0',
      TXDATA(32) => '0',
      TXDATA(31 downto 0) => PIPE_TXDATA(31 downto 0),
      TXDEEMPH => PIPE_TXDEEMPH(0),
      TXDETECTRX => pipe_tx_rcvr_det,
      TXDIFFCTRL(3) => '1',
      TXDIFFCTRL(2) => '1',
      TXDIFFCTRL(1) => '1',
      TXDIFFCTRL(0) => '1',
      TXDIFFPD => '0',
      TXDLYBYPASS => '0',
      TXDLYEN => I13,
      TXDLYHOLD => '0',
      TXDLYOVRDEN => '0',
      TXDLYSRESET => I14,
      TXDLYSRESETDONE => pipe_txdlysresetdone(0),
      TXDLYUPDOWN => '0',
      TXELECIDLE => PIPE_TXELECIDLE(0),
      TXGEARBOXREADY => \NLW_gth_channel.gthe2_channel_i_TXGEARBOXREADY_UNCONNECTED\,
      TXHEADER(2) => '0',
      TXHEADER(1) => '0',
      TXHEADER(0) => '0',
      TXINHIBIT => '0',
      TXMAINCURSOR(6 downto 0) => TXMAINCURSOR(6 downto 0),
      TXMARGIN(2 downto 0) => PIPETXMARGIN(2 downto 0),
      TXOUTCLK => \n_45_gth_channel.gthe2_channel_i\,
      TXOUTCLKFABRIC => \NLW_gth_channel.gthe2_channel_i_TXOUTCLKFABRIC_UNCONNECTED\,
      TXOUTCLKPCS => \NLW_gth_channel.gthe2_channel_i_TXOUTCLKPCS_UNCONNECTED\,
      TXOUTCLKSEL(2) => '0',
      TXOUTCLKSEL(1) => '0',
      TXOUTCLKSEL(0) => '0',
      TXPCSRESET => '0',
      TXPD(1 downto 0) => PIPE_POWERDOWN(1 downto 0),
      TXPDELECIDLEMODE => '0',
      TXPHALIGN => I15,
      TXPHALIGNDONE => pipe_txphaligndone(0),
      TXPHALIGNEN => '1',
      TXPHDLYPD => '0',
      TXPHDLYRESET => '0',
      TXPHDLYTSTCLK => '0',
      TXPHINIT => I16,
      TXPHINITDONE => pipe_txphinitdone(0),
      TXPHOVRDEN => '0',
      TXPIPPMEN => '0',
      TXPIPPMOVRDEN => '0',
      TXPIPPMPD => '0',
      TXPIPPMSEL => '0',
      TXPIPPMSTEPSIZE(4) => '0',
      TXPIPPMSTEPSIZE(3) => '0',
      TXPIPPMSTEPSIZE(2) => '0',
      TXPIPPMSTEPSIZE(1) => '0',
      TXPIPPMSTEPSIZE(0) => '0',
      TXPISOPD => '0',
      TXPMARESET => GT_TXPMARESET046_out,
      TXPMARESETDONE => \NLW_gth_channel.gthe2_channel_i_TXPMARESETDONE_UNCONNECTED\,
      TXPOLARITY => '0',
      TXPOSTCURSOR(4 downto 0) => TXPOSTCURSOR(4 downto 0),
      TXPOSTCURSORINV => '0',
      TXPRBSFORCEERR => pipe_txprbsforceerr,
      TXPRBSSEL(2 downto 0) => pipe_txprbssel(2 downto 0),
      TXPRECURSOR(4 downto 0) => TXPRECURSOR(4 downto 0),
      TXPRECURSORINV => '0',
      TXQPIBIASEN => '0',
      TXQPISENN => \NLW_gth_channel.gthe2_channel_i_TXQPISENN_UNCONNECTED\,
      TXQPISENP => \NLW_gth_channel.gthe2_channel_i_TXQPISENP_UNCONNECTED\,
      TXQPISTRONGPDOWN => '0',
      TXQPIWEAKPUP => '0',
      TXRATE(2 downto 0) => RXRATE(2 downto 0),
      TXRATEDONE => RATE_TXRATEDONE,
      TXRATEMODE => '0',
      TXRESETDONE => USER_TXRESETDONE,
      TXSEQUENCE(6) => '0',
      TXSEQUENCE(5) => '0',
      TXSEQUENCE(4) => '0',
      TXSEQUENCE(3) => '0',
      TXSEQUENCE(2) => '0',
      TXSEQUENCE(1) => '0',
      TXSEQUENCE(0) => '0',
      TXSTARTSEQ => '0',
      TXSWING => pipe_tx_swing,
      TXSYNCALLIN => SYNC_TXPHALIGNDONE,
      TXSYNCDONE => SYNC_TXSYNCDONE,
      TXSYNCIN => I17,
      TXSYNCMODE => '0',
      TXSYNCOUT => \n_56_gth_channel.gthe2_channel_i\,
      TXSYSCLKSEL(1 downto 0) => RXSYSCLKSEL(1 downto 0),
      TXUSERRDY => rst_userrdy,
      TXUSRCLK => I12,
      TXUSRCLK2 => I12
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_7x_0_pcie3_7x_0_gt_wrapper_12 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    ext_ch_gt_drprdy : out STD_LOGIC_VECTOR ( 0 to 0 );
    pipe_eyescandataerror : out STD_LOGIC_VECTOR ( 0 to 0 );
    pci_exp_txn : out STD_LOGIC_VECTOR ( 0 to 0 );
    pci_exp_txp : out STD_LOGIC_VECTOR ( 0 to 0 );
    RATE_PHYSTATUS : out STD_LOGIC;
    O1 : out STD_LOGIC;
    pipe_rxcommadet : out STD_LOGIC_VECTOR ( 0 to 0 );
    pipe_rxdlysresetdone : out STD_LOGIC_VECTOR ( 0 to 0 );
    PIPE_RXELECIDLE : out STD_LOGIC_VECTOR ( 0 to 0 );
    pipe_rxoutclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    PIPE_RXPHALIGNDONE : out STD_LOGIC_VECTOR ( 0 to 0 );
    pipe_rxpmaresetdone : out STD_LOGIC_VECTOR ( 0 to 0 );
    pipe_rxprbserr : out STD_LOGIC_VECTOR ( 0 to 0 );
    RATE_RXRATEDONE : out STD_LOGIC;
    USER_RXRESETDONE : out STD_LOGIC;
    pipe_rxsyncdone : out STD_LOGIC_VECTOR ( 0 to 0 );
    O2 : out STD_LOGIC;
    pipe_txdlysresetdone : out STD_LOGIC_VECTOR ( 0 to 0 );
    pipe_txphaligndone : out STD_LOGIC_VECTOR ( 0 to 0 );
    pipe_txphinitdone : out STD_LOGIC_VECTOR ( 0 to 0 );
    RATE_TXRATEDONE : out STD_LOGIC;
    USER_TXRESETDONE : out STD_LOGIC;
    SYNC_TXSYNCDONE : out STD_LOGIC;
    pipe_dmonitorout : out STD_LOGIC_VECTOR ( 14 downto 0 );
    ext_ch_gt_drpdo : out STD_LOGIC_VECTOR ( 15 downto 0 );
    pipe_rxbufstatus : out STD_LOGIC_VECTOR ( 2 downto 0 );
    pipe_rxstatus : out STD_LOGIC_VECTOR ( 2 downto 0 );
    PIPE_RXDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    PIPE_RXDATAK : out STD_LOGIC_VECTOR ( 1 downto 0 );
    pipe_rxdisperr : out STD_LOGIC_VECTOR ( 7 downto 0 );
    pipe_rxnotintable : out STD_LOGIC_VECTOR ( 7 downto 0 );
    O3 : out STD_LOGIC;
    sys_clk : in STD_LOGIC;
    I1 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 5 downto 0 );
    pci_exp_rxn : in STD_LOGIC_VECTOR ( 0 to 0 );
    pci_exp_rxp : in STD_LOGIC_VECTOR ( 0 to 0 );
    rst_gtreset : in STD_LOGIC;
    I4 : in STD_LOGIC;
    I5 : in STD_LOGIC;
    I6 : in STD_LOGIC;
    I7 : in STD_LOGIC;
    I8 : in STD_LOGIC;
    SYNC_RXDLYEN : in STD_LOGIC;
    I9 : in STD_LOGIC;
    I10 : in STD_LOGIC;
    GT_RXPMARESET09_out : in STD_LOGIC;
    PIPE_RXPOLARITY : in STD_LOGIC_VECTOR ( 0 to 0 );
    pipe_rxprbscntreset : in STD_LOGIC;
    PIPE_RXSLIDE : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxsyncallin : in STD_LOGIC;
    I11 : in STD_LOGIC;
    rst_userrdy : in STD_LOGIC;
    I12 : in STD_LOGIC;
    USER_OOBCLK : in STD_LOGIC;
    PIPE_TXDEEMPH : in STD_LOGIC_VECTOR ( 0 to 0 );
    pipe_tx_rcvr_det : in STD_LOGIC;
    I13 : in STD_LOGIC;
    I14 : in STD_LOGIC;
    PIPE_TXELECIDLE : in STD_LOGIC_VECTOR ( 0 to 0 );
    I15 : in STD_LOGIC;
    I16 : in STD_LOGIC;
    GT_TXPMARESET012_out : in STD_LOGIC;
    pipe_txprbsforceerr : in STD_LOGIC;
    pipe_tx_swing : in STD_LOGIC;
    txsyncallin : in STD_LOGIC;
    I17 : in STD_LOGIC;
    DRPDI : in STD_LOGIC_VECTOR ( 15 downto 0 );
    PIPE_POWERDOWN : in STD_LOGIC_VECTOR ( 1 downto 0 );
    RXSYSCLKSEL : in STD_LOGIC_VECTOR ( 1 downto 0 );
    pipe_loopback : in STD_LOGIC_VECTOR ( 2 downto 0 );
    pipe_rxprbssel : in STD_LOGIC_VECTOR ( 2 downto 0 );
    RXRATE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    PIPETXMARGIN : in STD_LOGIC_VECTOR ( 2 downto 0 );
    pipe_txprbssel : in STD_LOGIC_VECTOR ( 2 downto 0 );
    TXPOSTCURSOR : in STD_LOGIC_VECTOR ( 4 downto 0 );
    TXPRECURSOR : in STD_LOGIC_VECTOR ( 4 downto 0 );
    PIPE_TXDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    TXMAINCURSOR : in STD_LOGIC_VECTOR ( 6 downto 0 );
    PIPE_TXCOMPLIANCE : in STD_LOGIC_VECTOR ( 0 to 0 );
    PIPE_TXDATAK : in STD_LOGIC_VECTOR ( 1 downto 0 );
    DRPADDR : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_0_in15_in : in STD_LOGIC;
    rst_cpllpd : in STD_LOGIC;
    p_0_in13_in : in STD_LOGIC;
    I18 : in STD_LOGIC;
    I19 : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_7x_0_pcie3_7x_0_gt_wrapper_12 : entity is "pcie3_7x_0_gt_wrapper";
end pcie3_7x_0_pcie3_7x_0_gt_wrapper_12;

architecture STRUCTURE of pcie3_7x_0_pcie3_7x_0_gt_wrapper_12 is
  signal CPLLPD0 : STD_LOGIC;
  signal CPLLRESET0 : STD_LOGIC;
  signal \^pipe_rxphaligndone\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal gt_refclk : STD_LOGIC;
  signal \n_10_gth_channel.gthe2_channel_i\ : STD_LOGIC;
  signal \n_11_gth_channel.gthe2_channel_i\ : STD_LOGIC;
  signal \n_120_gth_channel.gthe2_channel_i\ : STD_LOGIC;
  signal \n_121_gth_channel.gthe2_channel_i\ : STD_LOGIC;
  signal \n_122_gth_channel.gthe2_channel_i\ : STD_LOGIC;
  signal \n_123_gth_channel.gthe2_channel_i\ : STD_LOGIC;
  signal \n_124_gth_channel.gthe2_channel_i\ : STD_LOGIC;
  signal \n_14_gth_channel.gthe2_channel_i\ : STD_LOGIC;
  signal \n_216_gth_channel.gthe2_channel_i\ : STD_LOGIC;
  signal \n_217_gth_channel.gthe2_channel_i\ : STD_LOGIC;
  signal \n_218_gth_channel.gthe2_channel_i\ : STD_LOGIC;
  signal \n_219_gth_channel.gthe2_channel_i\ : STD_LOGIC;
  signal \n_224_gth_channel.gthe2_channel_i\ : STD_LOGIC;
  signal \n_225_gth_channel.gthe2_channel_i\ : STD_LOGIC;
  signal \n_40_gth_channel.gthe2_channel_i\ : STD_LOGIC;
  signal \n_45_gth_channel.gthe2_channel_i\ : STD_LOGIC;
  signal \n_56_gth_channel.gthe2_channel_i\ : STD_LOGIC;
  signal \NLW_gth_channel.gthe2_channel_i_CPLLFBCLKLOST_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gth_channel.gthe2_channel_i_CPLLREFCLKLOST_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gth_channel.gthe2_channel_i_GTREFCLKMONITOR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gth_channel.gthe2_channel_i_RSOSINTDONE_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gth_channel.gthe2_channel_i_RXCHANBONDSEQ_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gth_channel.gthe2_channel_i_RXCHANREALIGN_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gth_channel.gthe2_channel_i_RXCOMINITDET_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gth_channel.gthe2_channel_i_RXCOMSASDET_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gth_channel.gthe2_channel_i_RXCOMWAKEDET_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gth_channel.gthe2_channel_i_RXDFESLIDETAPSTARTED_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gth_channel.gthe2_channel_i_RXDFESLIDETAPSTROBEDONE_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gth_channel.gthe2_channel_i_RXDFESLIDETAPSTROBESTARTED_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gth_channel.gthe2_channel_i_RXDFESTADAPTDONE_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gth_channel.gthe2_channel_i_RXOSINTSTARTED_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gth_channel.gthe2_channel_i_RXOSINTSTROBEDONE_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gth_channel.gthe2_channel_i_RXOSINTSTROBESTARTED_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gth_channel.gthe2_channel_i_RXOUTCLKFABRIC_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gth_channel.gthe2_channel_i_RXOUTCLKPCS_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gth_channel.gthe2_channel_i_RXQPISENN_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gth_channel.gthe2_channel_i_RXQPISENP_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gth_channel.gthe2_channel_i_TXCOMFINISH_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gth_channel.gthe2_channel_i_TXGEARBOXREADY_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gth_channel.gthe2_channel_i_TXOUTCLKFABRIC_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gth_channel.gthe2_channel_i_TXOUTCLKPCS_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gth_channel.gthe2_channel_i_TXPMARESETDONE_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gth_channel.gthe2_channel_i_TXQPISENN_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gth_channel.gthe2_channel_i_TXQPISENP_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gth_channel.gthe2_channel_i_PCSRSVDOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_gth_channel.gthe2_channel_i_RXCHARISCOMMA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \NLW_gth_channel.gthe2_channel_i_RXCHARISK_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \NLW_gth_channel.gthe2_channel_i_RXCLKCORCNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gth_channel.gthe2_channel_i_RXDATA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 63 downto 32 );
  signal \NLW_gth_channel.gthe2_channel_i_RXDATAVALID_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gth_channel.gthe2_channel_i_RXHEADER_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_gth_channel.gthe2_channel_i_RXHEADERVALID_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gth_channel.gthe2_channel_i_RXMONITOROUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \NLW_gth_channel.gthe2_channel_i_RXPHMONITOR_UNCONNECTED\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \NLW_gth_channel.gthe2_channel_i_RXPHSLIPMONITOR_UNCONNECTED\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \NLW_gth_channel.gthe2_channel_i_RXSTARTOFSEQ_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gth_channel.gthe2_channel_i_TXBUFSTATUS_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of gInst : label is "PRIMITIVE";
  attribute BOX_TYPE of \gth_channel.gthe2_channel_i\ : label is "PRIMITIVE";
begin
  PIPE_RXPHALIGNDONE(0) <= \^pipe_rxphaligndone\(0);
cpllPDInst: entity work.pcie3_7x_0_pcie3_7x_0_gtx_cpllpd_ovrd
    port map (
      CPLLPD0 => CPLLPD0,
      CPLLRESET0 => CPLLRESET0,
      I18 => I18,
      gt_refclk => gt_refclk,
      p_0_in13_in => p_0_in13_in,
      p_0_in15_in => p_0_in15_in,
      rst_cpllpd => rst_cpllpd
    );
gInst: unisim.vcomponents.BUFG
    port map (
      I => sys_clk,
      O => gt_refclk
    );
\gth_channel.gthe2_channel_i\: unisim.vcomponents.GTHE2_CHANNEL
    generic map(
      ACJTAG_DEBUG_MODE => '0',
      ACJTAG_MODE => '0',
      ACJTAG_RESET => '0',
      ADAPT_CFG0 => X"00C10",
      ALIGN_COMMA_DOUBLE => "FALSE",
      ALIGN_COMMA_ENABLE => B"1111111111",
      ALIGN_COMMA_WORD => 1,
      ALIGN_MCOMMA_DET => "TRUE",
      ALIGN_MCOMMA_VALUE => B"1010000011",
      ALIGN_PCOMMA_DET => "TRUE",
      ALIGN_PCOMMA_VALUE => B"0101111100",
      A_RXOSCALRESET => '0',
      CBCC_DATA_SOURCE_SEL => "DECODED",
      CFOK_CFG => X"24800040E80",
      CFOK_CFG2 => B"100000",
      CFOK_CFG3 => B"100000",
      CHAN_BOND_KEEP_ALIGN => "TRUE",
      CHAN_BOND_MAX_SKEW => 7,
      CHAN_BOND_SEQ_1_1 => B"0001001010",
      CHAN_BOND_SEQ_1_2 => B"0001001010",
      CHAN_BOND_SEQ_1_3 => B"0001001010",
      CHAN_BOND_SEQ_1_4 => B"0110111100",
      CHAN_BOND_SEQ_1_ENABLE => B"1111",
      CHAN_BOND_SEQ_2_1 => B"0001000101",
      CHAN_BOND_SEQ_2_2 => B"0001000101",
      CHAN_BOND_SEQ_2_3 => B"0001000101",
      CHAN_BOND_SEQ_2_4 => B"0110111100",
      CHAN_BOND_SEQ_2_ENABLE => B"1111",
      CHAN_BOND_SEQ_2_USE => "TRUE",
      CHAN_BOND_SEQ_LEN => 4,
      CLK_CORRECT_USE => "TRUE",
      CLK_COR_KEEP_IDLE => "TRUE",
      CLK_COR_MAX_LAT => 15,
      CLK_COR_MIN_LAT => 13,
      CLK_COR_PRECEDENCE => "TRUE",
      CLK_COR_REPEAT_WAIT => 0,
      CLK_COR_SEQ_1_1 => B"0100011100",
      CLK_COR_SEQ_1_2 => B"0000000000",
      CLK_COR_SEQ_1_3 => B"0000000000",
      CLK_COR_SEQ_1_4 => B"0000000000",
      CLK_COR_SEQ_1_ENABLE => B"1111",
      CLK_COR_SEQ_2_1 => B"0000000000",
      CLK_COR_SEQ_2_2 => B"0000000000",
      CLK_COR_SEQ_2_3 => B"0000000000",
      CLK_COR_SEQ_2_4 => B"0000000000",
      CLK_COR_SEQ_2_ENABLE => B"0000",
      CLK_COR_SEQ_2_USE => "FALSE",
      CLK_COR_SEQ_LEN => 1,
      CPLL_CFG => X"00A407CC",
      CPLL_FBDIV => 5,
      CPLL_FBDIV_45 => 5,
      CPLL_INIT_CFG => X"00001E",
      CPLL_LOCK_CFG => X"01E8",
      CPLL_REFCLK_DIV => 1,
      DEC_MCOMMA_DETECT => "TRUE",
      DEC_PCOMMA_DETECT => "TRUE",
      DEC_VALID_COMMA_ONLY => "FALSE",
      DMONITOR_CFG => X"000AB1",
      ES_CLK_PHASE_SEL => '0',
      ES_CONTROL => B"000000",
      ES_ERRDET_EN => "FALSE",
      ES_EYE_SCAN_EN => "FALSE",
      ES_HORZ_OFFSET => X"000",
      ES_PMA_CFG => B"0000000000",
      ES_PRESCALE => B"00000",
      ES_QUALIFIER => X"00000000000000000000",
      ES_QUAL_MASK => X"00000000000000000000",
      ES_SDATA_MASK => X"00000000000000000000",
      ES_VERT_OFFSET => B"000000000",
      FTS_DESKEW_SEQ_ENABLE => B"1111",
      FTS_LANE_DESKEW_CFG => B"1111",
      FTS_LANE_DESKEW_EN => "TRUE",
      GEARBOX_MODE => B"000",
      IS_CLKRSVD0_INVERTED => '0',
      IS_CLKRSVD1_INVERTED => '0',
      IS_CPLLLOCKDETCLK_INVERTED => '0',
      IS_DMONITORCLK_INVERTED => '0',
      IS_DRPCLK_INVERTED => '0',
      IS_GTGREFCLK_INVERTED => '0',
      IS_RXUSRCLK2_INVERTED => '0',
      IS_RXUSRCLK_INVERTED => '0',
      IS_SIGVALIDCLK_INVERTED => '0',
      IS_TXPHDLYTSTCLK_INVERTED => '0',
      IS_TXUSRCLK2_INVERTED => '0',
      IS_TXUSRCLK_INVERTED => '0',
      LOOPBACK_CFG => '1',
      OUTREFCLK_SEL_INV => B"11",
      PCS_PCIE_EN => "TRUE",
      PCS_RSVD_ATTR => X"000000000140",
      PD_TRANS_TIME_FROM_P2 => X"03C",
      PD_TRANS_TIME_NONE_P2 => X"09",
      PD_TRANS_TIME_TO_P2 => X"64",
      PMA_RSV => B"00000000000000000000000010000000",
      PMA_RSV2 => B"00011100000000000000000000001010",
      PMA_RSV3 => B"00",
      PMA_RSV4 => B"000000000001000",
      PMA_RSV5 => B"0000",
      RESET_POWERSAVE_DISABLE => '0',
      RXBUFRESET_TIME => B"00001",
      RXBUF_ADDR_MODE => "FULL",
      RXBUF_EIDLE_HI_CNT => B"0100",
      RXBUF_EIDLE_LO_CNT => B"0000",
      RXBUF_EN => "TRUE",
      RXBUF_RESET_ON_CB_CHANGE => "TRUE",
      RXBUF_RESET_ON_COMMAALIGN => "FALSE",
      RXBUF_RESET_ON_EIDLE => "TRUE",
      RXBUF_RESET_ON_RATE_CHANGE => "TRUE",
      RXBUF_THRESH_OVFLW => 61,
      RXBUF_THRESH_OVRD => "FALSE",
      RXBUF_THRESH_UNDFLW => 4,
      RXCDRFREQRESET_TIME => B"00001",
      RXCDRPHRESET_TIME => B"00001",
      RXCDR_CFG => X"0002007FE2000C2080018",
      RXCDR_FR_RESET_ON_EIDLE => '0',
      RXCDR_HOLD_DURING_EIDLE => '1',
      RXCDR_LOCK_CFG => B"010101",
      RXCDR_PH_RESET_ON_EIDLE => '0',
      RXDFELPMRESET_TIME => B"0001111",
      RXDLY_CFG => X"001F",
      RXDLY_LCFG => X"030",
      RXDLY_TAP_CFG => X"0000",
      RXGEARBOX_EN => "FALSE",
      RXISCANRESET_TIME => B"00001",
      RXLPM_HF_CFG => B"00001000000000",
      RXLPM_LF_CFG => B"001001000000000000",
      RXOOB_CFG => B"0000110",
      RXOOB_CLK_CFG => "FABRIC",
      RXOSCALRESET_TIME => B"00011",
      RXOSCALRESET_TIMEOUT => B"00000",
      RXOUT_DIV => 2,
      RXPCSRESET_TIME => B"00001",
      RXPHDLY_CFG => X"004020",
      RXPH_CFG => X"C00002",
      RXPH_MONITOR_SEL => B"00000",
      RXPI_CFG0 => B"00",
      RXPI_CFG1 => B"11",
      RXPI_CFG2 => B"11",
      RXPI_CFG3 => B"11",
      RXPI_CFG4 => '0',
      RXPI_CFG5 => '0',
      RXPI_CFG6 => B"100",
      RXPMARESET_TIME => B"00011",
      RXPRBS_ERR_LOOPBACK => '0',
      RXSLIDE_AUTO_WAIT => 7,
      RXSLIDE_MODE => "PMA",
      RXSYNC_MULTILANE => '1',
      RXSYNC_OVRD => '1',
      RXSYNC_SKIP_DA => '0',
      RX_BIAS_CFG => B"000011000000000000010000",
      RX_BUFFER_CFG => B"000000",
      RX_CLK25_DIV => 4,
      RX_CLKMUX_PD => '1',
      RX_CM_SEL => B"11",
      RX_CM_TRIM => B"1010",
      RX_DATA_WIDTH => 20,
      RX_DDI_SEL => B"000000",
      RX_DEBUG_CFG => B"00000011000000",
      RX_DEFER_RESET_BUF_EN => "TRUE",
      RX_DFELPM_CFG0 => B"0110",
      RX_DFELPM_CFG1 => '0',
      RX_DFELPM_KLKH_AGC_STUP_EN => '1',
      RX_DFE_AGC_CFG0 => B"00",
      RX_DFE_AGC_CFG1 => B"100",
      RX_DFE_AGC_CFG2 => B"0000",
      RX_DFE_AGC_OVRDEN => '1',
      RX_DFE_GAIN_CFG => X"0020C0",
      RX_DFE_H2_CFG => B"000000000000",
      RX_DFE_H3_CFG => B"000001000000",
      RX_DFE_H4_CFG => B"00011100000",
      RX_DFE_H5_CFG => B"00011100000",
      RX_DFE_H6_CFG => B"00000100000",
      RX_DFE_H7_CFG => B"00000100000",
      RX_DFE_KL_CFG => B"000000000000000000000001100010000",
      RX_DFE_KL_LPM_KH_CFG0 => B"10",
      RX_DFE_KL_LPM_KH_CFG1 => B"010",
      RX_DFE_KL_LPM_KH_CFG2 => B"0010",
      RX_DFE_KL_LPM_KH_OVRDEN => '1',
      RX_DFE_KL_LPM_KL_CFG0 => B"10",
      RX_DFE_KL_LPM_KL_CFG1 => B"010",
      RX_DFE_KL_LPM_KL_CFG2 => B"0010",
      RX_DFE_KL_LPM_KL_OVRDEN => '1',
      RX_DFE_LPM_CFG => X"0080",
      RX_DFE_LPM_HOLD_DURING_EIDLE => '1',
      RX_DFE_ST_CFG => X"00C100000C003F",
      RX_DFE_UT_CFG => B"00011100000000000",
      RX_DFE_VP_CFG => B"00011101010100011",
      RX_DISPERR_SEQ_MATCH => "TRUE",
      RX_INT_DATAWIDTH => 0,
      RX_OS_CFG => B"0000010000000",
      RX_SIG_VALID_DLY => 4,
      RX_XCLK_SEL => "RXREC",
      SAS_MAX_COM => 64,
      SAS_MIN_COM => 36,
      SATA_BURST_SEQ_LEN => B"1111",
      SATA_BURST_VAL => B"100",
      SATA_CPLL_CFG => "VCO_3000MHZ",
      SATA_EIDLE_VAL => B"100",
      SATA_MAX_BURST => 8,
      SATA_MAX_INIT => 21,
      SATA_MAX_WAKE => 7,
      SATA_MIN_BURST => 4,
      SATA_MIN_INIT => 12,
      SATA_MIN_WAKE => 4,
      SHOW_REALIGN_COMMA => "FALSE",
      SIM_CPLLREFCLK_SEL => B"001",
      SIM_RECEIVER_DETECT_PASS => "TRUE",
      SIM_RESET_SPEEDUP => "FALSE",
      SIM_TX_EIDLE_DRIVE_LEVEL => "1",
      SIM_VERSION => "2.0",
      TERM_RCAL_CFG => B"100001000010000",
      TERM_RCAL_OVRD => B"000",
      TRANS_TIME_RATE => X"0E",
      TST_RSV => X"00000000",
      TXBUF_EN => "FALSE",
      TXBUF_RESET_ON_RATE_CHANGE => "TRUE",
      TXDLY_CFG => X"001F",
      TXDLY_LCFG => X"030",
      TXDLY_TAP_CFG => X"0000",
      TXGEARBOX_EN => "FALSE",
      TXOOB_CFG => '1',
      TXOUT_DIV => 2,
      TXPCSRESET_TIME => B"00001",
      TXPHDLY_CFG => X"084020",
      TXPH_CFG => X"0780",
      TXPH_MONITOR_SEL => B"00000",
      TXPI_CFG0 => B"00",
      TXPI_CFG1 => B"00",
      TXPI_CFG2 => B"00",
      TXPI_CFG3 => '0',
      TXPI_CFG4 => '0',
      TXPI_CFG5 => B"100",
      TXPI_GREY_SEL => '0',
      TXPI_INVSTROBE_SEL => '0',
      TXPI_PPMCLK_SEL => "TXUSRCLK2",
      TXPI_PPM_CFG => B"00000000",
      TXPI_SYNFREQ_PPM => B"000",
      TXPMARESET_TIME => B"00011",
      TXSYNC_MULTILANE => '1',
      TXSYNC_OVRD => '1',
      TXSYNC_SKIP_DA => '0',
      TX_CLK25_DIV => 4,
      TX_CLKMUX_PD => '1',
      TX_DATA_WIDTH => 20,
      TX_DEEMPH0 => B"010100",
      TX_DEEMPH1 => B"001011",
      TX_DRIVE_MODE => "PIPE",
      TX_EIDLE_ASSERT_DELAY => B"100",
      TX_EIDLE_DEASSERT_DELAY => B"100",
      TX_INT_DATAWIDTH => 0,
      TX_LOOPBACK_DRIVE_HIZ => "FALSE",
      TX_MAINCURSOR_SEL => '0',
      TX_MARGIN_FULL_0 => B"1001111",
      TX_MARGIN_FULL_1 => B"1001110",
      TX_MARGIN_FULL_2 => B"1001101",
      TX_MARGIN_FULL_3 => B"1001100",
      TX_MARGIN_FULL_4 => B"1000011",
      TX_MARGIN_LOW_0 => B"1000101",
      TX_MARGIN_LOW_1 => B"1000110",
      TX_MARGIN_LOW_2 => B"1000011",
      TX_MARGIN_LOW_3 => B"1000010",
      TX_MARGIN_LOW_4 => B"1000000",
      TX_QPI_STATUS_EN => '0',
      TX_RXDETECT_CFG => X"0064",
      TX_RXDETECT_PRECHARGE_TIME => X"00001",
      TX_RXDETECT_REF => B"011",
      TX_XCLK_SEL => "TXUSR",
      UCODEER_CLR => '0',
      USE_PCS_CLK_PHASE_SEL => '0'
    )
    port map (
      CFGRESET => '0',
      CLKRSVD0 => '0',
      CLKRSVD1 => '0',
      CPLLFBCLKLOST => \NLW_gth_channel.gthe2_channel_i_CPLLFBCLKLOST_UNCONNECTED\,
      CPLLLOCK => D(0),
      CPLLLOCKDETCLK => '0',
      CPLLLOCKEN => '1',
      CPLLPD => CPLLPD0,
      CPLLREFCLKLOST => \NLW_gth_channel.gthe2_channel_i_CPLLREFCLKLOST_UNCONNECTED\,
      CPLLREFCLKSEL(2) => '0',
      CPLLREFCLKSEL(1) => '0',
      CPLLREFCLKSEL(0) => '1',
      CPLLRESET => CPLLRESET0,
      DMONFIFORESET => '0',
      DMONITORCLK => '0',
      DMONITOROUT(14 downto 0) => pipe_dmonitorout(14 downto 0),
      DRPADDR(8 downto 0) => DRPADDR(8 downto 0),
      DRPCLK => I1,
      DRPDI(15 downto 0) => DRPDI(15 downto 0),
      DRPDO(15 downto 0) => ext_ch_gt_drpdo(15 downto 0),
      DRPEN => I2,
      DRPRDY => ext_ch_gt_drprdy(0),
      DRPWE => I3,
      EYESCANDATAERROR => pipe_eyescandataerror(0),
      EYESCANMODE => '0',
      EYESCANRESET => Q(3),
      EYESCANTRIGGER => '0',
      GTGREFCLK => '0',
      GTHRXN => pci_exp_rxn(0),
      GTHRXP => pci_exp_rxp(0),
      GTHTXN => pci_exp_txn(0),
      GTHTXP => pci_exp_txp(0),
      GTNORTHREFCLK0 => '0',
      GTNORTHREFCLK1 => '0',
      GTREFCLK0 => sys_clk,
      GTREFCLK1 => '0',
      GTREFCLKMONITOR => \NLW_gth_channel.gthe2_channel_i_GTREFCLKMONITOR_UNCONNECTED\,
      GTRESETSEL => '0',
      GTRSVD(15) => '0',
      GTRSVD(14) => '0',
      GTRSVD(13) => '0',
      GTRSVD(12) => '0',
      GTRSVD(11) => '0',
      GTRSVD(10) => '0',
      GTRSVD(9) => '0',
      GTRSVD(8) => '0',
      GTRSVD(7) => '0',
      GTRSVD(6) => '0',
      GTRSVD(5) => '0',
      GTRSVD(4) => '0',
      GTRSVD(3) => '0',
      GTRSVD(2) => '0',
      GTRSVD(1) => '0',
      GTRSVD(0) => '0',
      GTRXRESET => rst_gtreset,
      GTSOUTHREFCLK0 => '0',
      GTSOUTHREFCLK1 => '0',
      GTTXRESET => rst_gtreset,
      LOOPBACK(2 downto 0) => pipe_loopback(2 downto 0),
      PCSRSVDIN(15) => '0',
      PCSRSVDIN(14) => '0',
      PCSRSVDIN(13) => '0',
      PCSRSVDIN(12) => '0',
      PCSRSVDIN(11) => '0',
      PCSRSVDIN(10) => '0',
      PCSRSVDIN(9) => '0',
      PCSRSVDIN(8) => '0',
      PCSRSVDIN(7) => '0',
      PCSRSVDIN(6) => '0',
      PCSRSVDIN(5) => '0',
      PCSRSVDIN(4) => '0',
      PCSRSVDIN(3) => '0',
      PCSRSVDIN(2) => '0',
      PCSRSVDIN(1) => '0',
      PCSRSVDIN(0) => '0',
      PCSRSVDIN2(4) => '0',
      PCSRSVDIN2(3) => '0',
      PCSRSVDIN2(2) => '0',
      PCSRSVDIN2(1) => '0',
      PCSRSVDIN2(0) => '0',
      PCSRSVDOUT(15 downto 0) => \NLW_gth_channel.gthe2_channel_i_PCSRSVDOUT_UNCONNECTED\(15 downto 0),
      PHYSTATUS => RATE_PHYSTATUS,
      PMARSVDIN(4) => '0',
      PMARSVDIN(3) => '0',
      PMARSVDIN(2) => '0',
      PMARSVDIN(1) => '0',
      PMARSVDIN(0) => '0',
      QPLLCLK => I4,
      QPLLREFCLK => I5,
      RESETOVRD => I6,
      RSOSINTDONE => \NLW_gth_channel.gthe2_channel_i_RSOSINTDONE_UNCONNECTED\,
      RX8B10BEN => I7,
      RXADAPTSELTEST(13) => '0',
      RXADAPTSELTEST(12) => '0',
      RXADAPTSELTEST(11) => '0',
      RXADAPTSELTEST(10) => '0',
      RXADAPTSELTEST(9) => '0',
      RXADAPTSELTEST(8) => '0',
      RXADAPTSELTEST(7) => '0',
      RXADAPTSELTEST(6) => '0',
      RXADAPTSELTEST(5) => '0',
      RXADAPTSELTEST(4) => '0',
      RXADAPTSELTEST(3) => '0',
      RXADAPTSELTEST(2) => '0',
      RXADAPTSELTEST(1) => '0',
      RXADAPTSELTEST(0) => '0',
      RXBUFRESET => Q(5),
      RXBUFSTATUS(2 downto 0) => pipe_rxbufstatus(2 downto 0),
      RXBYTEISALIGNED => \n_10_gth_channel.gthe2_channel_i\,
      RXBYTEREALIGN => \n_11_gth_channel.gthe2_channel_i\,
      RXCDRFREQRESET => Q(1),
      RXCDRHOLD => '0',
      RXCDRLOCK => O1,
      RXCDROVRDEN => '0',
      RXCDRRESET => Q(0),
      RXCDRRESETRSV => '0',
      RXCHANBONDSEQ => \NLW_gth_channel.gthe2_channel_i_RXCHANBONDSEQ_UNCONNECTED\,
      RXCHANISALIGNED => \n_14_gth_channel.gthe2_channel_i\,
      RXCHANREALIGN => \NLW_gth_channel.gthe2_channel_i_RXCHANREALIGN_UNCONNECTED\,
      RXCHARISCOMMA(7 downto 4) => \NLW_gth_channel.gthe2_channel_i_RXCHARISCOMMA_UNCONNECTED\(7 downto 4),
      RXCHARISCOMMA(3) => \n_216_gth_channel.gthe2_channel_i\,
      RXCHARISCOMMA(2) => \n_217_gth_channel.gthe2_channel_i\,
      RXCHARISCOMMA(1) => \n_218_gth_channel.gthe2_channel_i\,
      RXCHARISCOMMA(0) => \n_219_gth_channel.gthe2_channel_i\,
      RXCHARISK(7 downto 4) => \NLW_gth_channel.gthe2_channel_i_RXCHARISK_UNCONNECTED\(7 downto 4),
      RXCHARISK(3) => \n_224_gth_channel.gthe2_channel_i\,
      RXCHARISK(2) => \n_225_gth_channel.gthe2_channel_i\,
      RXCHARISK(1 downto 0) => PIPE_RXDATAK(1 downto 0),
      RXCHBONDEN => '0',
      RXCHBONDI(4) => '0',
      RXCHBONDI(3) => '0',
      RXCHBONDI(2) => '0',
      RXCHBONDI(1) => '0',
      RXCHBONDI(0) => '0',
      RXCHBONDLEVEL(2) => '0',
      RXCHBONDLEVEL(1) => '0',
      RXCHBONDLEVEL(0) => '0',
      RXCHBONDMASTER => '0',
      RXCHBONDO(4) => \n_120_gth_channel.gthe2_channel_i\,
      RXCHBONDO(3) => \n_121_gth_channel.gthe2_channel_i\,
      RXCHBONDO(2) => \n_122_gth_channel.gthe2_channel_i\,
      RXCHBONDO(1) => \n_123_gth_channel.gthe2_channel_i\,
      RXCHBONDO(0) => \n_124_gth_channel.gthe2_channel_i\,
      RXCHBONDSLAVE => '0',
      RXCLKCORCNT(1 downto 0) => \NLW_gth_channel.gthe2_channel_i_RXCLKCORCNT_UNCONNECTED\(1 downto 0),
      RXCOMINITDET => \NLW_gth_channel.gthe2_channel_i_RXCOMINITDET_UNCONNECTED\,
      RXCOMMADET => pipe_rxcommadet(0),
      RXCOMMADETEN => '1',
      RXCOMSASDET => \NLW_gth_channel.gthe2_channel_i_RXCOMSASDET_UNCONNECTED\,
      RXCOMWAKEDET => \NLW_gth_channel.gthe2_channel_i_RXCOMWAKEDET_UNCONNECTED\,
      RXDATA(63 downto 32) => \NLW_gth_channel.gthe2_channel_i_RXDATA_UNCONNECTED\(63 downto 32),
      RXDATA(31 downto 0) => PIPE_RXDATA(31 downto 0),
      RXDATAVALID(1 downto 0) => \NLW_gth_channel.gthe2_channel_i_RXDATAVALID_UNCONNECTED\(1 downto 0),
      RXDDIEN => '0',
      RXDFEAGCHOLD => I8,
      RXDFEAGCOVRDEN => I7,
      RXDFEAGCTRL(4) => '1',
      RXDFEAGCTRL(3) => '0',
      RXDFEAGCTRL(2) => '0',
      RXDFEAGCTRL(1) => '0',
      RXDFEAGCTRL(0) => '0',
      RXDFECM1EN => '0',
      RXDFELFHOLD => I8,
      RXDFELFOVRDEN => '0',
      RXDFELPMRESET => Q(2),
      RXDFESLIDETAP(4) => '0',
      RXDFESLIDETAP(3) => '0',
      RXDFESLIDETAP(2) => '0',
      RXDFESLIDETAP(1) => '0',
      RXDFESLIDETAP(0) => '0',
      RXDFESLIDETAPADAPTEN => '0',
      RXDFESLIDETAPHOLD => '0',
      RXDFESLIDETAPID(5) => '0',
      RXDFESLIDETAPID(4) => '0',
      RXDFESLIDETAPID(3) => '0',
      RXDFESLIDETAPID(2) => '0',
      RXDFESLIDETAPID(1) => '0',
      RXDFESLIDETAPID(0) => '0',
      RXDFESLIDETAPINITOVRDEN => '0',
      RXDFESLIDETAPONLYADAPTEN => '0',
      RXDFESLIDETAPOVRDEN => '0',
      RXDFESLIDETAPSTARTED => \NLW_gth_channel.gthe2_channel_i_RXDFESLIDETAPSTARTED_UNCONNECTED\,
      RXDFESLIDETAPSTROBE => '0',
      RXDFESLIDETAPSTROBEDONE => \NLW_gth_channel.gthe2_channel_i_RXDFESLIDETAPSTROBEDONE_UNCONNECTED\,
      RXDFESLIDETAPSTROBESTARTED => \NLW_gth_channel.gthe2_channel_i_RXDFESLIDETAPSTROBESTARTED_UNCONNECTED\,
      RXDFESTADAPTDONE => \NLW_gth_channel.gthe2_channel_i_RXDFESTADAPTDONE_UNCONNECTED\,
      RXDFETAP2HOLD => '0',
      RXDFETAP2OVRDEN => '0',
      RXDFETAP3HOLD => '0',
      RXDFETAP3OVRDEN => '0',
      RXDFETAP4HOLD => '0',
      RXDFETAP4OVRDEN => '0',
      RXDFETAP5HOLD => '0',
      RXDFETAP5OVRDEN => '0',
      RXDFETAP6HOLD => '0',
      RXDFETAP6OVRDEN => '0',
      RXDFETAP7HOLD => '0',
      RXDFETAP7OVRDEN => '0',
      RXDFEUTHOLD => '0',
      RXDFEUTOVRDEN => '0',
      RXDFEVPHOLD => '0',
      RXDFEVPOVRDEN => '0',
      RXDFEVSEN => '0',
      RXDFEXYDEN => '1',
      RXDISPERR(7 downto 0) => pipe_rxdisperr(7 downto 0),
      RXDLYBYPASS => '1',
      RXDLYEN => SYNC_RXDLYEN,
      RXDLYOVRDEN => '0',
      RXDLYSRESET => I9,
      RXDLYSRESETDONE => pipe_rxdlysresetdone(0),
      RXELECIDLE => PIPE_RXELECIDLE(0),
      RXELECIDLEMODE(1) => '0',
      RXELECIDLEMODE(0) => '0',
      RXGEARBOXSLIP => '0',
      RXHEADER(5 downto 0) => \NLW_gth_channel.gthe2_channel_i_RXHEADER_UNCONNECTED\(5 downto 0),
      RXHEADERVALID(1 downto 0) => \NLW_gth_channel.gthe2_channel_i_RXHEADERVALID_UNCONNECTED\(1 downto 0),
      RXLPMEN => I7,
      RXLPMHFHOLD => I8,
      RXLPMHFOVRDEN => '0',
      RXLPMLFHOLD => I8,
      RXLPMLFKLOVRDEN => '0',
      RXMCOMMAALIGNEN => I7,
      RXMONITOROUT(6 downto 0) => \NLW_gth_channel.gthe2_channel_i_RXMONITOROUT_UNCONNECTED\(6 downto 0),
      RXMONITORSEL(1) => '0',
      RXMONITORSEL(0) => '0',
      RXNOTINTABLE(7 downto 0) => pipe_rxnotintable(7 downto 0),
      RXOOBRESET => '0',
      RXOSCALRESET => '0',
      RXOSHOLD => '0',
      RXOSINTCFG(3) => '0',
      RXOSINTCFG(2) => '1',
      RXOSINTCFG(1) => '1',
      RXOSINTCFG(0) => '0',
      RXOSINTEN => '1',
      RXOSINTHOLD => '0',
      RXOSINTID0(3) => '0',
      RXOSINTID0(2) => '0',
      RXOSINTID0(1) => '0',
      RXOSINTID0(0) => '0',
      RXOSINTNTRLEN => '0',
      RXOSINTOVRDEN => '0',
      RXOSINTSTARTED => \NLW_gth_channel.gthe2_channel_i_RXOSINTSTARTED_UNCONNECTED\,
      RXOSINTSTROBE => '0',
      RXOSINTSTROBEDONE => \NLW_gth_channel.gthe2_channel_i_RXOSINTSTROBEDONE_UNCONNECTED\,
      RXOSINTSTROBESTARTED => \NLW_gth_channel.gthe2_channel_i_RXOSINTSTROBESTARTED_UNCONNECTED\,
      RXOSINTTESTOVRDEN => '0',
      RXOSOVRDEN => '0',
      RXOUTCLK => pipe_rxoutclk_out(0),
      RXOUTCLKFABRIC => \NLW_gth_channel.gthe2_channel_i_RXOUTCLKFABRIC_UNCONNECTED\,
      RXOUTCLKPCS => \NLW_gth_channel.gthe2_channel_i_RXOUTCLKPCS_UNCONNECTED\,
      RXOUTCLKSEL(2) => '0',
      RXOUTCLKSEL(1) => '0',
      RXOUTCLKSEL(0) => '0',
      RXPCOMMAALIGNEN => I7,
      RXPCSRESET => Q(4),
      RXPD(1 downto 0) => PIPE_POWERDOWN(1 downto 0),
      RXPHALIGN => I10,
      RXPHALIGNDONE => \^pipe_rxphaligndone\(0),
      RXPHALIGNEN => '0',
      RXPHDLYPD => '0',
      RXPHDLYRESET => '0',
      RXPHMONITOR(4 downto 0) => \NLW_gth_channel.gthe2_channel_i_RXPHMONITOR_UNCONNECTED\(4 downto 0),
      RXPHOVRDEN => '0',
      RXPHSLIPMONITOR(4 downto 0) => \NLW_gth_channel.gthe2_channel_i_RXPHSLIPMONITOR_UNCONNECTED\(4 downto 0),
      RXPMARESET => GT_RXPMARESET09_out,
      RXPMARESETDONE => pipe_rxpmaresetdone(0),
      RXPOLARITY => PIPE_RXPOLARITY(0),
      RXPRBSCNTRESET => pipe_rxprbscntreset,
      RXPRBSERR => pipe_rxprbserr(0),
      RXPRBSSEL(2 downto 0) => pipe_rxprbssel(2 downto 0),
      RXQPIEN => '0',
      RXQPISENN => \NLW_gth_channel.gthe2_channel_i_RXQPISENN_UNCONNECTED\,
      RXQPISENP => \NLW_gth_channel.gthe2_channel_i_RXQPISENP_UNCONNECTED\,
      RXRATE(2 downto 0) => RXRATE(2 downto 0),
      RXRATEDONE => RATE_RXRATEDONE,
      RXRATEMODE => '0',
      RXRESETDONE => USER_RXRESETDONE,
      RXSLIDE => PIPE_RXSLIDE(0),
      RXSTARTOFSEQ(1 downto 0) => \NLW_gth_channel.gthe2_channel_i_RXSTARTOFSEQ_UNCONNECTED\(1 downto 0),
      RXSTATUS(2 downto 0) => pipe_rxstatus(2 downto 0),
      RXSYNCALLIN => rxsyncallin,
      RXSYNCDONE => pipe_rxsyncdone(0),
      RXSYNCIN => I11,
      RXSYNCMODE => '0',
      RXSYNCOUT => \n_40_gth_channel.gthe2_channel_i\,
      RXSYSCLKSEL(1 downto 0) => RXSYSCLKSEL(1 downto 0),
      RXUSERRDY => rst_userrdy,
      RXUSRCLK => I12,
      RXUSRCLK2 => I12,
      RXVALID => O2,
      SETERRSTATUS => '0',
      SIGVALIDCLK => USER_OOBCLK,
      TSTIN(19) => '1',
      TSTIN(18) => '1',
      TSTIN(17) => '1',
      TSTIN(16) => '1',
      TSTIN(15) => '1',
      TSTIN(14) => '1',
      TSTIN(13) => '1',
      TSTIN(12) => '1',
      TSTIN(11) => '1',
      TSTIN(10) => '1',
      TSTIN(9) => '1',
      TSTIN(8) => '1',
      TSTIN(7) => '1',
      TSTIN(6) => '1',
      TSTIN(5) => '1',
      TSTIN(4) => '1',
      TSTIN(3) => '1',
      TSTIN(2) => '1',
      TSTIN(1) => '1',
      TSTIN(0) => '1',
      TX8B10BBYPASS(7) => '0',
      TX8B10BBYPASS(6) => '0',
      TX8B10BBYPASS(5) => '0',
      TX8B10BBYPASS(4) => '0',
      TX8B10BBYPASS(3) => '0',
      TX8B10BBYPASS(2) => '0',
      TX8B10BBYPASS(1) => '0',
      TX8B10BBYPASS(0) => '0',
      TX8B10BEN => I7,
      TXBUFDIFFCTRL(2) => '1',
      TXBUFDIFFCTRL(1) => '0',
      TXBUFDIFFCTRL(0) => '0',
      TXBUFSTATUS(1 downto 0) => \NLW_gth_channel.gthe2_channel_i_TXBUFSTATUS_UNCONNECTED\(1 downto 0),
      TXCHARDISPMODE(7) => '0',
      TXCHARDISPMODE(6) => '0',
      TXCHARDISPMODE(5) => '0',
      TXCHARDISPMODE(4) => '0',
      TXCHARDISPMODE(3) => '0',
      TXCHARDISPMODE(2) => '0',
      TXCHARDISPMODE(1) => '0',
      TXCHARDISPMODE(0) => PIPE_TXCOMPLIANCE(0),
      TXCHARDISPVAL(7) => '0',
      TXCHARDISPVAL(6) => '0',
      TXCHARDISPVAL(5) => '0',
      TXCHARDISPVAL(4) => '0',
      TXCHARDISPVAL(3) => '0',
      TXCHARDISPVAL(2) => '0',
      TXCHARDISPVAL(1) => '0',
      TXCHARDISPVAL(0) => '0',
      TXCHARISK(7) => '0',
      TXCHARISK(6) => '0',
      TXCHARISK(5) => '0',
      TXCHARISK(4) => '0',
      TXCHARISK(3) => '0',
      TXCHARISK(2) => '0',
      TXCHARISK(1 downto 0) => PIPE_TXDATAK(1 downto 0),
      TXCOMFINISH => \NLW_gth_channel.gthe2_channel_i_TXCOMFINISH_UNCONNECTED\,
      TXCOMINIT => '0',
      TXCOMSAS => '0',
      TXCOMWAKE => '0',
      TXDATA(63) => '0',
      TXDATA(62) => '0',
      TXDATA(61) => '0',
      TXDATA(60) => '0',
      TXDATA(59) => '0',
      TXDATA(58) => '0',
      TXDATA(57) => '0',
      TXDATA(56) => '0',
      TXDATA(55) => '0',
      TXDATA(54) => '0',
      TXDATA(53) => '0',
      TXDATA(52) => '0',
      TXDATA(51) => '0',
      TXDATA(50) => '0',
      TXDATA(49) => '0',
      TXDATA(48) => '0',
      TXDATA(47) => '0',
      TXDATA(46) => '0',
      TXDATA(45) => '0',
      TXDATA(44) => '0',
      TXDATA(43) => '0',
      TXDATA(42) => '0',
      TXDATA(41) => '0',
      TXDATA(40) => '0',
      TXDATA(39) => '0',
      TXDATA(38) => '0',
      TXDATA(37) => '0',
      TXDATA(36) => '0',
      TXDATA(35) => '0',
      TXDATA(34) => '0',
      TXDATA(33) => '0',
      TXDATA(32) => '0',
      TXDATA(31 downto 0) => PIPE_TXDATA(31 downto 0),
      TXDEEMPH => PIPE_TXDEEMPH(0),
      TXDETECTRX => pipe_tx_rcvr_det,
      TXDIFFCTRL(3) => '1',
      TXDIFFCTRL(2) => '1',
      TXDIFFCTRL(1) => '1',
      TXDIFFCTRL(0) => '1',
      TXDIFFPD => '0',
      TXDLYBYPASS => '0',
      TXDLYEN => I13,
      TXDLYHOLD => '0',
      TXDLYOVRDEN => '0',
      TXDLYSRESET => I14,
      TXDLYSRESETDONE => pipe_txdlysresetdone(0),
      TXDLYUPDOWN => '0',
      TXELECIDLE => PIPE_TXELECIDLE(0),
      TXGEARBOXREADY => \NLW_gth_channel.gthe2_channel_i_TXGEARBOXREADY_UNCONNECTED\,
      TXHEADER(2) => '0',
      TXHEADER(1) => '0',
      TXHEADER(0) => '0',
      TXINHIBIT => '0',
      TXMAINCURSOR(6 downto 0) => TXMAINCURSOR(6 downto 0),
      TXMARGIN(2 downto 0) => PIPETXMARGIN(2 downto 0),
      TXOUTCLK => \n_45_gth_channel.gthe2_channel_i\,
      TXOUTCLKFABRIC => \NLW_gth_channel.gthe2_channel_i_TXOUTCLKFABRIC_UNCONNECTED\,
      TXOUTCLKPCS => \NLW_gth_channel.gthe2_channel_i_TXOUTCLKPCS_UNCONNECTED\,
      TXOUTCLKSEL(2) => '0',
      TXOUTCLKSEL(1) => '0',
      TXOUTCLKSEL(0) => '0',
      TXPCSRESET => '0',
      TXPD(1 downto 0) => PIPE_POWERDOWN(1 downto 0),
      TXPDELECIDLEMODE => '0',
      TXPHALIGN => I15,
      TXPHALIGNDONE => pipe_txphaligndone(0),
      TXPHALIGNEN => '1',
      TXPHDLYPD => '0',
      TXPHDLYRESET => '0',
      TXPHDLYTSTCLK => '0',
      TXPHINIT => I16,
      TXPHINITDONE => pipe_txphinitdone(0),
      TXPHOVRDEN => '0',
      TXPIPPMEN => '0',
      TXPIPPMOVRDEN => '0',
      TXPIPPMPD => '0',
      TXPIPPMSEL => '0',
      TXPIPPMSTEPSIZE(4) => '0',
      TXPIPPMSTEPSIZE(3) => '0',
      TXPIPPMSTEPSIZE(2) => '0',
      TXPIPPMSTEPSIZE(1) => '0',
      TXPIPPMSTEPSIZE(0) => '0',
      TXPISOPD => '0',
      TXPMARESET => GT_TXPMARESET012_out,
      TXPMARESETDONE => \NLW_gth_channel.gthe2_channel_i_TXPMARESETDONE_UNCONNECTED\,
      TXPOLARITY => '0',
      TXPOSTCURSOR(4 downto 0) => TXPOSTCURSOR(4 downto 0),
      TXPOSTCURSORINV => '0',
      TXPRBSFORCEERR => pipe_txprbsforceerr,
      TXPRBSSEL(2 downto 0) => pipe_txprbssel(2 downto 0),
      TXPRECURSOR(4 downto 0) => TXPRECURSOR(4 downto 0),
      TXPRECURSORINV => '0',
      TXQPIBIASEN => '0',
      TXQPISENN => \NLW_gth_channel.gthe2_channel_i_TXQPISENN_UNCONNECTED\,
      TXQPISENP => \NLW_gth_channel.gthe2_channel_i_TXQPISENP_UNCONNECTED\,
      TXQPISTRONGPDOWN => '0',
      TXQPIWEAKPUP => '0',
      TXRATE(2 downto 0) => RXRATE(2 downto 0),
      TXRATEDONE => RATE_TXRATEDONE,
      TXRATEMODE => '0',
      TXRESETDONE => USER_TXRESETDONE,
      TXSEQUENCE(6) => '0',
      TXSEQUENCE(5) => '0',
      TXSEQUENCE(4) => '0',
      TXSEQUENCE(3) => '0',
      TXSEQUENCE(2) => '0',
      TXSEQUENCE(1) => '0',
      TXSEQUENCE(0) => '0',
      TXSTARTSEQ => '0',
      TXSWING => pipe_tx_swing,
      TXSYNCALLIN => txsyncallin,
      TXSYNCDONE => SYNC_TXSYNCDONE,
      TXSYNCIN => I17,
      TXSYNCMODE => '0',
      TXSYNCOUT => \n_56_gth_channel.gthe2_channel_i\,
      TXSYSCLKSEL(1 downto 0) => RXSYSCLKSEL(1 downto 0),
      TXUSERRDY => rst_userrdy,
      TXUSRCLK => I12,
      TXUSRCLK2 => I12
    );
rxphaligndone_s_reg1_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => \^pipe_rxphaligndone\(0),
      I1 => I19(1),
      I2 => I19(0),
      O => O3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_7x_0_pcie3_7x_0_gt_wrapper_6 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    ext_ch_gt_drprdy : out STD_LOGIC_VECTOR ( 0 to 0 );
    pipe_eyescandataerror : out STD_LOGIC_VECTOR ( 0 to 0 );
    pci_exp_txn : out STD_LOGIC_VECTOR ( 0 to 0 );
    pci_exp_txp : out STD_LOGIC_VECTOR ( 0 to 0 );
    RATE_PHYSTATUS : out STD_LOGIC;
    O1 : out STD_LOGIC;
    pipe_rxcommadet : out STD_LOGIC_VECTOR ( 0 to 0 );
    pipe_rxdlysresetdone : out STD_LOGIC_VECTOR ( 0 to 0 );
    PIPE_RXELECIDLE : out STD_LOGIC_VECTOR ( 0 to 0 );
    pipe_rxoutclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    PIPE_RXPHALIGNDONE : out STD_LOGIC_VECTOR ( 0 to 0 );
    pipe_rxpmaresetdone : out STD_LOGIC_VECTOR ( 0 to 0 );
    pipe_rxprbserr : out STD_LOGIC_VECTOR ( 0 to 0 );
    RATE_RXRATEDONE : out STD_LOGIC;
    USER_RXRESETDONE : out STD_LOGIC;
    pipe_rxsyncdone : out STD_LOGIC_VECTOR ( 0 to 0 );
    O2 : out STD_LOGIC;
    pipe_txdlysresetdone : out STD_LOGIC_VECTOR ( 0 to 0 );
    pipe_txphaligndone : out STD_LOGIC_VECTOR ( 0 to 0 );
    pipe_txphinitdone : out STD_LOGIC_VECTOR ( 0 to 0 );
    RATE_TXRATEDONE : out STD_LOGIC;
    USER_TXRESETDONE : out STD_LOGIC;
    SYNC_TXSYNCDONE : out STD_LOGIC;
    pipe_dmonitorout : out STD_LOGIC_VECTOR ( 14 downto 0 );
    ext_ch_gt_drpdo : out STD_LOGIC_VECTOR ( 15 downto 0 );
    pipe_rxbufstatus : out STD_LOGIC_VECTOR ( 2 downto 0 );
    pipe_rxstatus : out STD_LOGIC_VECTOR ( 2 downto 0 );
    PIPE_RXDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    PIPE_RXDATAK : out STD_LOGIC_VECTOR ( 1 downto 0 );
    pipe_rxdisperr : out STD_LOGIC_VECTOR ( 7 downto 0 );
    pipe_rxnotintable : out STD_LOGIC_VECTOR ( 7 downto 0 );
    sys_clk : in STD_LOGIC;
    I1 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 5 downto 0 );
    pci_exp_rxn : in STD_LOGIC_VECTOR ( 0 to 0 );
    pci_exp_rxp : in STD_LOGIC_VECTOR ( 0 to 0 );
    rst_gtreset : in STD_LOGIC;
    I4 : in STD_LOGIC;
    I5 : in STD_LOGIC;
    I6 : in STD_LOGIC;
    I7 : in STD_LOGIC;
    I8 : in STD_LOGIC;
    SYNC_RXDLYEN : in STD_LOGIC;
    I9 : in STD_LOGIC;
    I10 : in STD_LOGIC;
    GT_RXPMARESET021_out : in STD_LOGIC;
    PIPE_RXPOLARITY : in STD_LOGIC_VECTOR ( 0 to 0 );
    pipe_rxprbscntreset : in STD_LOGIC;
    PIPE_RXSLIDE : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxsyncallin : in STD_LOGIC;
    I11 : in STD_LOGIC;
    rst_userrdy : in STD_LOGIC;
    I12 : in STD_LOGIC;
    USER_OOBCLK : in STD_LOGIC;
    PIPE_TXDEEMPH : in STD_LOGIC_VECTOR ( 0 to 0 );
    pipe_tx_rcvr_det : in STD_LOGIC;
    I13 : in STD_LOGIC;
    I14 : in STD_LOGIC;
    PIPE_TXELECIDLE : in STD_LOGIC_VECTOR ( 0 to 0 );
    I15 : in STD_LOGIC;
    I16 : in STD_LOGIC;
    GT_TXPMARESET024_out : in STD_LOGIC;
    pipe_txprbsforceerr : in STD_LOGIC;
    pipe_tx_swing : in STD_LOGIC;
    txsyncallin : in STD_LOGIC;
    I17 : in STD_LOGIC;
    DRPDI : in STD_LOGIC_VECTOR ( 15 downto 0 );
    PIPE_POWERDOWN : in STD_LOGIC_VECTOR ( 1 downto 0 );
    RXSYSCLKSEL : in STD_LOGIC_VECTOR ( 1 downto 0 );
    pipe_loopback : in STD_LOGIC_VECTOR ( 2 downto 0 );
    pipe_rxprbssel : in STD_LOGIC_VECTOR ( 2 downto 0 );
    RXRATE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    PIPETXMARGIN : in STD_LOGIC_VECTOR ( 2 downto 0 );
    pipe_txprbssel : in STD_LOGIC_VECTOR ( 2 downto 0 );
    TXPOSTCURSOR : in STD_LOGIC_VECTOR ( 4 downto 0 );
    TXPRECURSOR : in STD_LOGIC_VECTOR ( 4 downto 0 );
    PIPE_TXDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    TXMAINCURSOR : in STD_LOGIC_VECTOR ( 6 downto 0 );
    PIPE_TXCOMPLIANCE : in STD_LOGIC_VECTOR ( 0 to 0 );
    PIPE_TXDATAK : in STD_LOGIC_VECTOR ( 1 downto 0 );
    DRPADDR : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_0_in27_in : in STD_LOGIC;
    rst_cpllpd : in STD_LOGIC;
    p_0_in25_in : in STD_LOGIC;
    I18 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_7x_0_pcie3_7x_0_gt_wrapper_6 : entity is "pcie3_7x_0_gt_wrapper";
end pcie3_7x_0_pcie3_7x_0_gt_wrapper_6;

architecture STRUCTURE of pcie3_7x_0_pcie3_7x_0_gt_wrapper_6 is
  signal CPLLPD0 : STD_LOGIC;
  signal CPLLRESET0 : STD_LOGIC;
  signal gt_refclk : STD_LOGIC;
  signal \n_10_gth_channel.gthe2_channel_i\ : STD_LOGIC;
  signal \n_11_gth_channel.gthe2_channel_i\ : STD_LOGIC;
  signal \n_120_gth_channel.gthe2_channel_i\ : STD_LOGIC;
  signal \n_121_gth_channel.gthe2_channel_i\ : STD_LOGIC;
  signal \n_122_gth_channel.gthe2_channel_i\ : STD_LOGIC;
  signal \n_123_gth_channel.gthe2_channel_i\ : STD_LOGIC;
  signal \n_124_gth_channel.gthe2_channel_i\ : STD_LOGIC;
  signal \n_14_gth_channel.gthe2_channel_i\ : STD_LOGIC;
  signal \n_216_gth_channel.gthe2_channel_i\ : STD_LOGIC;
  signal \n_217_gth_channel.gthe2_channel_i\ : STD_LOGIC;
  signal \n_218_gth_channel.gthe2_channel_i\ : STD_LOGIC;
  signal \n_219_gth_channel.gthe2_channel_i\ : STD_LOGIC;
  signal \n_224_gth_channel.gthe2_channel_i\ : STD_LOGIC;
  signal \n_225_gth_channel.gthe2_channel_i\ : STD_LOGIC;
  signal \n_40_gth_channel.gthe2_channel_i\ : STD_LOGIC;
  signal \n_45_gth_channel.gthe2_channel_i\ : STD_LOGIC;
  signal \n_56_gth_channel.gthe2_channel_i\ : STD_LOGIC;
  signal \NLW_gth_channel.gthe2_channel_i_CPLLFBCLKLOST_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gth_channel.gthe2_channel_i_CPLLREFCLKLOST_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gth_channel.gthe2_channel_i_GTREFCLKMONITOR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gth_channel.gthe2_channel_i_RSOSINTDONE_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gth_channel.gthe2_channel_i_RXCHANBONDSEQ_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gth_channel.gthe2_channel_i_RXCHANREALIGN_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gth_channel.gthe2_channel_i_RXCOMINITDET_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gth_channel.gthe2_channel_i_RXCOMSASDET_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gth_channel.gthe2_channel_i_RXCOMWAKEDET_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gth_channel.gthe2_channel_i_RXDFESLIDETAPSTARTED_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gth_channel.gthe2_channel_i_RXDFESLIDETAPSTROBEDONE_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gth_channel.gthe2_channel_i_RXDFESLIDETAPSTROBESTARTED_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gth_channel.gthe2_channel_i_RXDFESTADAPTDONE_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gth_channel.gthe2_channel_i_RXOSINTSTARTED_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gth_channel.gthe2_channel_i_RXOSINTSTROBEDONE_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gth_channel.gthe2_channel_i_RXOSINTSTROBESTARTED_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gth_channel.gthe2_channel_i_RXOUTCLKFABRIC_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gth_channel.gthe2_channel_i_RXOUTCLKPCS_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gth_channel.gthe2_channel_i_RXQPISENN_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gth_channel.gthe2_channel_i_RXQPISENP_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gth_channel.gthe2_channel_i_TXCOMFINISH_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gth_channel.gthe2_channel_i_TXGEARBOXREADY_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gth_channel.gthe2_channel_i_TXOUTCLKFABRIC_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gth_channel.gthe2_channel_i_TXOUTCLKPCS_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gth_channel.gthe2_channel_i_TXPMARESETDONE_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gth_channel.gthe2_channel_i_TXQPISENN_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gth_channel.gthe2_channel_i_TXQPISENP_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gth_channel.gthe2_channel_i_PCSRSVDOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_gth_channel.gthe2_channel_i_RXCHARISCOMMA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \NLW_gth_channel.gthe2_channel_i_RXCHARISK_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \NLW_gth_channel.gthe2_channel_i_RXCLKCORCNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gth_channel.gthe2_channel_i_RXDATA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 63 downto 32 );
  signal \NLW_gth_channel.gthe2_channel_i_RXDATAVALID_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gth_channel.gthe2_channel_i_RXHEADER_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_gth_channel.gthe2_channel_i_RXHEADERVALID_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gth_channel.gthe2_channel_i_RXMONITOROUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \NLW_gth_channel.gthe2_channel_i_RXPHMONITOR_UNCONNECTED\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \NLW_gth_channel.gthe2_channel_i_RXPHSLIPMONITOR_UNCONNECTED\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \NLW_gth_channel.gthe2_channel_i_RXSTARTOFSEQ_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gth_channel.gthe2_channel_i_TXBUFSTATUS_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of gInst : label is "PRIMITIVE";
  attribute BOX_TYPE of \gth_channel.gthe2_channel_i\ : label is "PRIMITIVE";
begin
cpllPDInst: entity work.pcie3_7x_0_pcie3_7x_0_gtx_cpllpd_ovrd_19
    port map (
      CPLLPD0 => CPLLPD0,
      CPLLRESET0 => CPLLRESET0,
      I18 => I18,
      gt_refclk => gt_refclk,
      p_0_in25_in => p_0_in25_in,
      p_0_in27_in => p_0_in27_in,
      rst_cpllpd => rst_cpllpd
    );
gInst: unisim.vcomponents.BUFG
    port map (
      I => sys_clk,
      O => gt_refclk
    );
\gth_channel.gthe2_channel_i\: unisim.vcomponents.GTHE2_CHANNEL
    generic map(
      ACJTAG_DEBUG_MODE => '0',
      ACJTAG_MODE => '0',
      ACJTAG_RESET => '0',
      ADAPT_CFG0 => X"00C10",
      ALIGN_COMMA_DOUBLE => "FALSE",
      ALIGN_COMMA_ENABLE => B"1111111111",
      ALIGN_COMMA_WORD => 1,
      ALIGN_MCOMMA_DET => "TRUE",
      ALIGN_MCOMMA_VALUE => B"1010000011",
      ALIGN_PCOMMA_DET => "TRUE",
      ALIGN_PCOMMA_VALUE => B"0101111100",
      A_RXOSCALRESET => '0',
      CBCC_DATA_SOURCE_SEL => "DECODED",
      CFOK_CFG => X"24800040E80",
      CFOK_CFG2 => B"100000",
      CFOK_CFG3 => B"100000",
      CHAN_BOND_KEEP_ALIGN => "TRUE",
      CHAN_BOND_MAX_SKEW => 7,
      CHAN_BOND_SEQ_1_1 => B"0001001010",
      CHAN_BOND_SEQ_1_2 => B"0001001010",
      CHAN_BOND_SEQ_1_3 => B"0001001010",
      CHAN_BOND_SEQ_1_4 => B"0110111100",
      CHAN_BOND_SEQ_1_ENABLE => B"1111",
      CHAN_BOND_SEQ_2_1 => B"0001000101",
      CHAN_BOND_SEQ_2_2 => B"0001000101",
      CHAN_BOND_SEQ_2_3 => B"0001000101",
      CHAN_BOND_SEQ_2_4 => B"0110111100",
      CHAN_BOND_SEQ_2_ENABLE => B"1111",
      CHAN_BOND_SEQ_2_USE => "TRUE",
      CHAN_BOND_SEQ_LEN => 4,
      CLK_CORRECT_USE => "TRUE",
      CLK_COR_KEEP_IDLE => "TRUE",
      CLK_COR_MAX_LAT => 15,
      CLK_COR_MIN_LAT => 13,
      CLK_COR_PRECEDENCE => "TRUE",
      CLK_COR_REPEAT_WAIT => 0,
      CLK_COR_SEQ_1_1 => B"0100011100",
      CLK_COR_SEQ_1_2 => B"0000000000",
      CLK_COR_SEQ_1_3 => B"0000000000",
      CLK_COR_SEQ_1_4 => B"0000000000",
      CLK_COR_SEQ_1_ENABLE => B"1111",
      CLK_COR_SEQ_2_1 => B"0000000000",
      CLK_COR_SEQ_2_2 => B"0000000000",
      CLK_COR_SEQ_2_3 => B"0000000000",
      CLK_COR_SEQ_2_4 => B"0000000000",
      CLK_COR_SEQ_2_ENABLE => B"0000",
      CLK_COR_SEQ_2_USE => "FALSE",
      CLK_COR_SEQ_LEN => 1,
      CPLL_CFG => X"00A407CC",
      CPLL_FBDIV => 5,
      CPLL_FBDIV_45 => 5,
      CPLL_INIT_CFG => X"00001E",
      CPLL_LOCK_CFG => X"01E8",
      CPLL_REFCLK_DIV => 1,
      DEC_MCOMMA_DETECT => "TRUE",
      DEC_PCOMMA_DETECT => "TRUE",
      DEC_VALID_COMMA_ONLY => "FALSE",
      DMONITOR_CFG => X"000AB1",
      ES_CLK_PHASE_SEL => '0',
      ES_CONTROL => B"000000",
      ES_ERRDET_EN => "FALSE",
      ES_EYE_SCAN_EN => "FALSE",
      ES_HORZ_OFFSET => X"000",
      ES_PMA_CFG => B"0000000000",
      ES_PRESCALE => B"00000",
      ES_QUALIFIER => X"00000000000000000000",
      ES_QUAL_MASK => X"00000000000000000000",
      ES_SDATA_MASK => X"00000000000000000000",
      ES_VERT_OFFSET => B"000000000",
      FTS_DESKEW_SEQ_ENABLE => B"1111",
      FTS_LANE_DESKEW_CFG => B"1111",
      FTS_LANE_DESKEW_EN => "TRUE",
      GEARBOX_MODE => B"000",
      IS_CLKRSVD0_INVERTED => '0',
      IS_CLKRSVD1_INVERTED => '0',
      IS_CPLLLOCKDETCLK_INVERTED => '0',
      IS_DMONITORCLK_INVERTED => '0',
      IS_DRPCLK_INVERTED => '0',
      IS_GTGREFCLK_INVERTED => '0',
      IS_RXUSRCLK2_INVERTED => '0',
      IS_RXUSRCLK_INVERTED => '0',
      IS_SIGVALIDCLK_INVERTED => '0',
      IS_TXPHDLYTSTCLK_INVERTED => '0',
      IS_TXUSRCLK2_INVERTED => '0',
      IS_TXUSRCLK_INVERTED => '0',
      LOOPBACK_CFG => '1',
      OUTREFCLK_SEL_INV => B"11",
      PCS_PCIE_EN => "TRUE",
      PCS_RSVD_ATTR => X"000000000140",
      PD_TRANS_TIME_FROM_P2 => X"03C",
      PD_TRANS_TIME_NONE_P2 => X"09",
      PD_TRANS_TIME_TO_P2 => X"64",
      PMA_RSV => B"00000000000000000000000010000000",
      PMA_RSV2 => B"00011100000000000000000000001010",
      PMA_RSV3 => B"00",
      PMA_RSV4 => B"000000000001000",
      PMA_RSV5 => B"0000",
      RESET_POWERSAVE_DISABLE => '0',
      RXBUFRESET_TIME => B"00001",
      RXBUF_ADDR_MODE => "FULL",
      RXBUF_EIDLE_HI_CNT => B"0100",
      RXBUF_EIDLE_LO_CNT => B"0000",
      RXBUF_EN => "TRUE",
      RXBUF_RESET_ON_CB_CHANGE => "TRUE",
      RXBUF_RESET_ON_COMMAALIGN => "FALSE",
      RXBUF_RESET_ON_EIDLE => "TRUE",
      RXBUF_RESET_ON_RATE_CHANGE => "TRUE",
      RXBUF_THRESH_OVFLW => 61,
      RXBUF_THRESH_OVRD => "FALSE",
      RXBUF_THRESH_UNDFLW => 4,
      RXCDRFREQRESET_TIME => B"00001",
      RXCDRPHRESET_TIME => B"00001",
      RXCDR_CFG => X"0002007FE2000C2080018",
      RXCDR_FR_RESET_ON_EIDLE => '0',
      RXCDR_HOLD_DURING_EIDLE => '1',
      RXCDR_LOCK_CFG => B"010101",
      RXCDR_PH_RESET_ON_EIDLE => '0',
      RXDFELPMRESET_TIME => B"0001111",
      RXDLY_CFG => X"001F",
      RXDLY_LCFG => X"030",
      RXDLY_TAP_CFG => X"0000",
      RXGEARBOX_EN => "FALSE",
      RXISCANRESET_TIME => B"00001",
      RXLPM_HF_CFG => B"00001000000000",
      RXLPM_LF_CFG => B"001001000000000000",
      RXOOB_CFG => B"0000110",
      RXOOB_CLK_CFG => "FABRIC",
      RXOSCALRESET_TIME => B"00011",
      RXOSCALRESET_TIMEOUT => B"00000",
      RXOUT_DIV => 2,
      RXPCSRESET_TIME => B"00001",
      RXPHDLY_CFG => X"004020",
      RXPH_CFG => X"C00002",
      RXPH_MONITOR_SEL => B"00000",
      RXPI_CFG0 => B"00",
      RXPI_CFG1 => B"11",
      RXPI_CFG2 => B"11",
      RXPI_CFG3 => B"11",
      RXPI_CFG4 => '0',
      RXPI_CFG5 => '0',
      RXPI_CFG6 => B"100",
      RXPMARESET_TIME => B"00011",
      RXPRBS_ERR_LOOPBACK => '0',
      RXSLIDE_AUTO_WAIT => 7,
      RXSLIDE_MODE => "PMA",
      RXSYNC_MULTILANE => '1',
      RXSYNC_OVRD => '1',
      RXSYNC_SKIP_DA => '0',
      RX_BIAS_CFG => B"000011000000000000010000",
      RX_BUFFER_CFG => B"000000",
      RX_CLK25_DIV => 4,
      RX_CLKMUX_PD => '1',
      RX_CM_SEL => B"11",
      RX_CM_TRIM => B"1010",
      RX_DATA_WIDTH => 20,
      RX_DDI_SEL => B"000000",
      RX_DEBUG_CFG => B"00000011000000",
      RX_DEFER_RESET_BUF_EN => "TRUE",
      RX_DFELPM_CFG0 => B"0110",
      RX_DFELPM_CFG1 => '0',
      RX_DFELPM_KLKH_AGC_STUP_EN => '1',
      RX_DFE_AGC_CFG0 => B"00",
      RX_DFE_AGC_CFG1 => B"100",
      RX_DFE_AGC_CFG2 => B"0000",
      RX_DFE_AGC_OVRDEN => '1',
      RX_DFE_GAIN_CFG => X"0020C0",
      RX_DFE_H2_CFG => B"000000000000",
      RX_DFE_H3_CFG => B"000001000000",
      RX_DFE_H4_CFG => B"00011100000",
      RX_DFE_H5_CFG => B"00011100000",
      RX_DFE_H6_CFG => B"00000100000",
      RX_DFE_H7_CFG => B"00000100000",
      RX_DFE_KL_CFG => B"000000000000000000000001100010000",
      RX_DFE_KL_LPM_KH_CFG0 => B"10",
      RX_DFE_KL_LPM_KH_CFG1 => B"010",
      RX_DFE_KL_LPM_KH_CFG2 => B"0010",
      RX_DFE_KL_LPM_KH_OVRDEN => '1',
      RX_DFE_KL_LPM_KL_CFG0 => B"10",
      RX_DFE_KL_LPM_KL_CFG1 => B"010",
      RX_DFE_KL_LPM_KL_CFG2 => B"0010",
      RX_DFE_KL_LPM_KL_OVRDEN => '1',
      RX_DFE_LPM_CFG => X"0080",
      RX_DFE_LPM_HOLD_DURING_EIDLE => '1',
      RX_DFE_ST_CFG => X"00C100000C003F",
      RX_DFE_UT_CFG => B"00011100000000000",
      RX_DFE_VP_CFG => B"00011101010100011",
      RX_DISPERR_SEQ_MATCH => "TRUE",
      RX_INT_DATAWIDTH => 0,
      RX_OS_CFG => B"0000010000000",
      RX_SIG_VALID_DLY => 4,
      RX_XCLK_SEL => "RXREC",
      SAS_MAX_COM => 64,
      SAS_MIN_COM => 36,
      SATA_BURST_SEQ_LEN => B"1111",
      SATA_BURST_VAL => B"100",
      SATA_CPLL_CFG => "VCO_3000MHZ",
      SATA_EIDLE_VAL => B"100",
      SATA_MAX_BURST => 8,
      SATA_MAX_INIT => 21,
      SATA_MAX_WAKE => 7,
      SATA_MIN_BURST => 4,
      SATA_MIN_INIT => 12,
      SATA_MIN_WAKE => 4,
      SHOW_REALIGN_COMMA => "FALSE",
      SIM_CPLLREFCLK_SEL => B"001",
      SIM_RECEIVER_DETECT_PASS => "TRUE",
      SIM_RESET_SPEEDUP => "FALSE",
      SIM_TX_EIDLE_DRIVE_LEVEL => "1",
      SIM_VERSION => "2.0",
      TERM_RCAL_CFG => B"100001000010000",
      TERM_RCAL_OVRD => B"000",
      TRANS_TIME_RATE => X"0E",
      TST_RSV => X"00000000",
      TXBUF_EN => "FALSE",
      TXBUF_RESET_ON_RATE_CHANGE => "TRUE",
      TXDLY_CFG => X"001F",
      TXDLY_LCFG => X"030",
      TXDLY_TAP_CFG => X"0000",
      TXGEARBOX_EN => "FALSE",
      TXOOB_CFG => '1',
      TXOUT_DIV => 2,
      TXPCSRESET_TIME => B"00001",
      TXPHDLY_CFG => X"084020",
      TXPH_CFG => X"0780",
      TXPH_MONITOR_SEL => B"00000",
      TXPI_CFG0 => B"00",
      TXPI_CFG1 => B"00",
      TXPI_CFG2 => B"00",
      TXPI_CFG3 => '0',
      TXPI_CFG4 => '0',
      TXPI_CFG5 => B"100",
      TXPI_GREY_SEL => '0',
      TXPI_INVSTROBE_SEL => '0',
      TXPI_PPMCLK_SEL => "TXUSRCLK2",
      TXPI_PPM_CFG => B"00000000",
      TXPI_SYNFREQ_PPM => B"000",
      TXPMARESET_TIME => B"00011",
      TXSYNC_MULTILANE => '1',
      TXSYNC_OVRD => '1',
      TXSYNC_SKIP_DA => '0',
      TX_CLK25_DIV => 4,
      TX_CLKMUX_PD => '1',
      TX_DATA_WIDTH => 20,
      TX_DEEMPH0 => B"010100",
      TX_DEEMPH1 => B"001011",
      TX_DRIVE_MODE => "PIPE",
      TX_EIDLE_ASSERT_DELAY => B"100",
      TX_EIDLE_DEASSERT_DELAY => B"100",
      TX_INT_DATAWIDTH => 0,
      TX_LOOPBACK_DRIVE_HIZ => "FALSE",
      TX_MAINCURSOR_SEL => '0',
      TX_MARGIN_FULL_0 => B"1001111",
      TX_MARGIN_FULL_1 => B"1001110",
      TX_MARGIN_FULL_2 => B"1001101",
      TX_MARGIN_FULL_3 => B"1001100",
      TX_MARGIN_FULL_4 => B"1000011",
      TX_MARGIN_LOW_0 => B"1000101",
      TX_MARGIN_LOW_1 => B"1000110",
      TX_MARGIN_LOW_2 => B"1000011",
      TX_MARGIN_LOW_3 => B"1000010",
      TX_MARGIN_LOW_4 => B"1000000",
      TX_QPI_STATUS_EN => '0',
      TX_RXDETECT_CFG => X"0064",
      TX_RXDETECT_PRECHARGE_TIME => X"00001",
      TX_RXDETECT_REF => B"011",
      TX_XCLK_SEL => "TXUSR",
      UCODEER_CLR => '0',
      USE_PCS_CLK_PHASE_SEL => '0'
    )
    port map (
      CFGRESET => '0',
      CLKRSVD0 => '0',
      CLKRSVD1 => '0',
      CPLLFBCLKLOST => \NLW_gth_channel.gthe2_channel_i_CPLLFBCLKLOST_UNCONNECTED\,
      CPLLLOCK => D(0),
      CPLLLOCKDETCLK => '0',
      CPLLLOCKEN => '1',
      CPLLPD => CPLLPD0,
      CPLLREFCLKLOST => \NLW_gth_channel.gthe2_channel_i_CPLLREFCLKLOST_UNCONNECTED\,
      CPLLREFCLKSEL(2) => '0',
      CPLLREFCLKSEL(1) => '0',
      CPLLREFCLKSEL(0) => '1',
      CPLLRESET => CPLLRESET0,
      DMONFIFORESET => '0',
      DMONITORCLK => '0',
      DMONITOROUT(14 downto 0) => pipe_dmonitorout(14 downto 0),
      DRPADDR(8 downto 0) => DRPADDR(8 downto 0),
      DRPCLK => I1,
      DRPDI(15 downto 0) => DRPDI(15 downto 0),
      DRPDO(15 downto 0) => ext_ch_gt_drpdo(15 downto 0),
      DRPEN => I2,
      DRPRDY => ext_ch_gt_drprdy(0),
      DRPWE => I3,
      EYESCANDATAERROR => pipe_eyescandataerror(0),
      EYESCANMODE => '0',
      EYESCANRESET => Q(3),
      EYESCANTRIGGER => '0',
      GTGREFCLK => '0',
      GTHRXN => pci_exp_rxn(0),
      GTHRXP => pci_exp_rxp(0),
      GTHTXN => pci_exp_txn(0),
      GTHTXP => pci_exp_txp(0),
      GTNORTHREFCLK0 => '0',
      GTNORTHREFCLK1 => '0',
      GTREFCLK0 => sys_clk,
      GTREFCLK1 => '0',
      GTREFCLKMONITOR => \NLW_gth_channel.gthe2_channel_i_GTREFCLKMONITOR_UNCONNECTED\,
      GTRESETSEL => '0',
      GTRSVD(15) => '0',
      GTRSVD(14) => '0',
      GTRSVD(13) => '0',
      GTRSVD(12) => '0',
      GTRSVD(11) => '0',
      GTRSVD(10) => '0',
      GTRSVD(9) => '0',
      GTRSVD(8) => '0',
      GTRSVD(7) => '0',
      GTRSVD(6) => '0',
      GTRSVD(5) => '0',
      GTRSVD(4) => '0',
      GTRSVD(3) => '0',
      GTRSVD(2) => '0',
      GTRSVD(1) => '0',
      GTRSVD(0) => '0',
      GTRXRESET => rst_gtreset,
      GTSOUTHREFCLK0 => '0',
      GTSOUTHREFCLK1 => '0',
      GTTXRESET => rst_gtreset,
      LOOPBACK(2 downto 0) => pipe_loopback(2 downto 0),
      PCSRSVDIN(15) => '0',
      PCSRSVDIN(14) => '0',
      PCSRSVDIN(13) => '0',
      PCSRSVDIN(12) => '0',
      PCSRSVDIN(11) => '0',
      PCSRSVDIN(10) => '0',
      PCSRSVDIN(9) => '0',
      PCSRSVDIN(8) => '0',
      PCSRSVDIN(7) => '0',
      PCSRSVDIN(6) => '0',
      PCSRSVDIN(5) => '0',
      PCSRSVDIN(4) => '0',
      PCSRSVDIN(3) => '0',
      PCSRSVDIN(2) => '0',
      PCSRSVDIN(1) => '0',
      PCSRSVDIN(0) => '0',
      PCSRSVDIN2(4) => '0',
      PCSRSVDIN2(3) => '0',
      PCSRSVDIN2(2) => '0',
      PCSRSVDIN2(1) => '0',
      PCSRSVDIN2(0) => '0',
      PCSRSVDOUT(15 downto 0) => \NLW_gth_channel.gthe2_channel_i_PCSRSVDOUT_UNCONNECTED\(15 downto 0),
      PHYSTATUS => RATE_PHYSTATUS,
      PMARSVDIN(4) => '0',
      PMARSVDIN(3) => '0',
      PMARSVDIN(2) => '0',
      PMARSVDIN(1) => '0',
      PMARSVDIN(0) => '0',
      QPLLCLK => I4,
      QPLLREFCLK => I5,
      RESETOVRD => I6,
      RSOSINTDONE => \NLW_gth_channel.gthe2_channel_i_RSOSINTDONE_UNCONNECTED\,
      RX8B10BEN => I7,
      RXADAPTSELTEST(13) => '0',
      RXADAPTSELTEST(12) => '0',
      RXADAPTSELTEST(11) => '0',
      RXADAPTSELTEST(10) => '0',
      RXADAPTSELTEST(9) => '0',
      RXADAPTSELTEST(8) => '0',
      RXADAPTSELTEST(7) => '0',
      RXADAPTSELTEST(6) => '0',
      RXADAPTSELTEST(5) => '0',
      RXADAPTSELTEST(4) => '0',
      RXADAPTSELTEST(3) => '0',
      RXADAPTSELTEST(2) => '0',
      RXADAPTSELTEST(1) => '0',
      RXADAPTSELTEST(0) => '0',
      RXBUFRESET => Q(5),
      RXBUFSTATUS(2 downto 0) => pipe_rxbufstatus(2 downto 0),
      RXBYTEISALIGNED => \n_10_gth_channel.gthe2_channel_i\,
      RXBYTEREALIGN => \n_11_gth_channel.gthe2_channel_i\,
      RXCDRFREQRESET => Q(1),
      RXCDRHOLD => '0',
      RXCDRLOCK => O1,
      RXCDROVRDEN => '0',
      RXCDRRESET => Q(0),
      RXCDRRESETRSV => '0',
      RXCHANBONDSEQ => \NLW_gth_channel.gthe2_channel_i_RXCHANBONDSEQ_UNCONNECTED\,
      RXCHANISALIGNED => \n_14_gth_channel.gthe2_channel_i\,
      RXCHANREALIGN => \NLW_gth_channel.gthe2_channel_i_RXCHANREALIGN_UNCONNECTED\,
      RXCHARISCOMMA(7 downto 4) => \NLW_gth_channel.gthe2_channel_i_RXCHARISCOMMA_UNCONNECTED\(7 downto 4),
      RXCHARISCOMMA(3) => \n_216_gth_channel.gthe2_channel_i\,
      RXCHARISCOMMA(2) => \n_217_gth_channel.gthe2_channel_i\,
      RXCHARISCOMMA(1) => \n_218_gth_channel.gthe2_channel_i\,
      RXCHARISCOMMA(0) => \n_219_gth_channel.gthe2_channel_i\,
      RXCHARISK(7 downto 4) => \NLW_gth_channel.gthe2_channel_i_RXCHARISK_UNCONNECTED\(7 downto 4),
      RXCHARISK(3) => \n_224_gth_channel.gthe2_channel_i\,
      RXCHARISK(2) => \n_225_gth_channel.gthe2_channel_i\,
      RXCHARISK(1 downto 0) => PIPE_RXDATAK(1 downto 0),
      RXCHBONDEN => '0',
      RXCHBONDI(4) => '0',
      RXCHBONDI(3) => '0',
      RXCHBONDI(2) => '0',
      RXCHBONDI(1) => '0',
      RXCHBONDI(0) => '0',
      RXCHBONDLEVEL(2) => '0',
      RXCHBONDLEVEL(1) => '0',
      RXCHBONDLEVEL(0) => '0',
      RXCHBONDMASTER => '0',
      RXCHBONDO(4) => \n_120_gth_channel.gthe2_channel_i\,
      RXCHBONDO(3) => \n_121_gth_channel.gthe2_channel_i\,
      RXCHBONDO(2) => \n_122_gth_channel.gthe2_channel_i\,
      RXCHBONDO(1) => \n_123_gth_channel.gthe2_channel_i\,
      RXCHBONDO(0) => \n_124_gth_channel.gthe2_channel_i\,
      RXCHBONDSLAVE => '0',
      RXCLKCORCNT(1 downto 0) => \NLW_gth_channel.gthe2_channel_i_RXCLKCORCNT_UNCONNECTED\(1 downto 0),
      RXCOMINITDET => \NLW_gth_channel.gthe2_channel_i_RXCOMINITDET_UNCONNECTED\,
      RXCOMMADET => pipe_rxcommadet(0),
      RXCOMMADETEN => '1',
      RXCOMSASDET => \NLW_gth_channel.gthe2_channel_i_RXCOMSASDET_UNCONNECTED\,
      RXCOMWAKEDET => \NLW_gth_channel.gthe2_channel_i_RXCOMWAKEDET_UNCONNECTED\,
      RXDATA(63 downto 32) => \NLW_gth_channel.gthe2_channel_i_RXDATA_UNCONNECTED\(63 downto 32),
      RXDATA(31 downto 0) => PIPE_RXDATA(31 downto 0),
      RXDATAVALID(1 downto 0) => \NLW_gth_channel.gthe2_channel_i_RXDATAVALID_UNCONNECTED\(1 downto 0),
      RXDDIEN => '0',
      RXDFEAGCHOLD => I8,
      RXDFEAGCOVRDEN => I7,
      RXDFEAGCTRL(4) => '1',
      RXDFEAGCTRL(3) => '0',
      RXDFEAGCTRL(2) => '0',
      RXDFEAGCTRL(1) => '0',
      RXDFEAGCTRL(0) => '0',
      RXDFECM1EN => '0',
      RXDFELFHOLD => I8,
      RXDFELFOVRDEN => '0',
      RXDFELPMRESET => Q(2),
      RXDFESLIDETAP(4) => '0',
      RXDFESLIDETAP(3) => '0',
      RXDFESLIDETAP(2) => '0',
      RXDFESLIDETAP(1) => '0',
      RXDFESLIDETAP(0) => '0',
      RXDFESLIDETAPADAPTEN => '0',
      RXDFESLIDETAPHOLD => '0',
      RXDFESLIDETAPID(5) => '0',
      RXDFESLIDETAPID(4) => '0',
      RXDFESLIDETAPID(3) => '0',
      RXDFESLIDETAPID(2) => '0',
      RXDFESLIDETAPID(1) => '0',
      RXDFESLIDETAPID(0) => '0',
      RXDFESLIDETAPINITOVRDEN => '0',
      RXDFESLIDETAPONLYADAPTEN => '0',
      RXDFESLIDETAPOVRDEN => '0',
      RXDFESLIDETAPSTARTED => \NLW_gth_channel.gthe2_channel_i_RXDFESLIDETAPSTARTED_UNCONNECTED\,
      RXDFESLIDETAPSTROBE => '0',
      RXDFESLIDETAPSTROBEDONE => \NLW_gth_channel.gthe2_channel_i_RXDFESLIDETAPSTROBEDONE_UNCONNECTED\,
      RXDFESLIDETAPSTROBESTARTED => \NLW_gth_channel.gthe2_channel_i_RXDFESLIDETAPSTROBESTARTED_UNCONNECTED\,
      RXDFESTADAPTDONE => \NLW_gth_channel.gthe2_channel_i_RXDFESTADAPTDONE_UNCONNECTED\,
      RXDFETAP2HOLD => '0',
      RXDFETAP2OVRDEN => '0',
      RXDFETAP3HOLD => '0',
      RXDFETAP3OVRDEN => '0',
      RXDFETAP4HOLD => '0',
      RXDFETAP4OVRDEN => '0',
      RXDFETAP5HOLD => '0',
      RXDFETAP5OVRDEN => '0',
      RXDFETAP6HOLD => '0',
      RXDFETAP6OVRDEN => '0',
      RXDFETAP7HOLD => '0',
      RXDFETAP7OVRDEN => '0',
      RXDFEUTHOLD => '0',
      RXDFEUTOVRDEN => '0',
      RXDFEVPHOLD => '0',
      RXDFEVPOVRDEN => '0',
      RXDFEVSEN => '0',
      RXDFEXYDEN => '1',
      RXDISPERR(7 downto 0) => pipe_rxdisperr(7 downto 0),
      RXDLYBYPASS => '1',
      RXDLYEN => SYNC_RXDLYEN,
      RXDLYOVRDEN => '0',
      RXDLYSRESET => I9,
      RXDLYSRESETDONE => pipe_rxdlysresetdone(0),
      RXELECIDLE => PIPE_RXELECIDLE(0),
      RXELECIDLEMODE(1) => '0',
      RXELECIDLEMODE(0) => '0',
      RXGEARBOXSLIP => '0',
      RXHEADER(5 downto 0) => \NLW_gth_channel.gthe2_channel_i_RXHEADER_UNCONNECTED\(5 downto 0),
      RXHEADERVALID(1 downto 0) => \NLW_gth_channel.gthe2_channel_i_RXHEADERVALID_UNCONNECTED\(1 downto 0),
      RXLPMEN => I7,
      RXLPMHFHOLD => I8,
      RXLPMHFOVRDEN => '0',
      RXLPMLFHOLD => I8,
      RXLPMLFKLOVRDEN => '0',
      RXMCOMMAALIGNEN => I7,
      RXMONITOROUT(6 downto 0) => \NLW_gth_channel.gthe2_channel_i_RXMONITOROUT_UNCONNECTED\(6 downto 0),
      RXMONITORSEL(1) => '0',
      RXMONITORSEL(0) => '0',
      RXNOTINTABLE(7 downto 0) => pipe_rxnotintable(7 downto 0),
      RXOOBRESET => '0',
      RXOSCALRESET => '0',
      RXOSHOLD => '0',
      RXOSINTCFG(3) => '0',
      RXOSINTCFG(2) => '1',
      RXOSINTCFG(1) => '1',
      RXOSINTCFG(0) => '0',
      RXOSINTEN => '1',
      RXOSINTHOLD => '0',
      RXOSINTID0(3) => '0',
      RXOSINTID0(2) => '0',
      RXOSINTID0(1) => '0',
      RXOSINTID0(0) => '0',
      RXOSINTNTRLEN => '0',
      RXOSINTOVRDEN => '0',
      RXOSINTSTARTED => \NLW_gth_channel.gthe2_channel_i_RXOSINTSTARTED_UNCONNECTED\,
      RXOSINTSTROBE => '0',
      RXOSINTSTROBEDONE => \NLW_gth_channel.gthe2_channel_i_RXOSINTSTROBEDONE_UNCONNECTED\,
      RXOSINTSTROBESTARTED => \NLW_gth_channel.gthe2_channel_i_RXOSINTSTROBESTARTED_UNCONNECTED\,
      RXOSINTTESTOVRDEN => '0',
      RXOSOVRDEN => '0',
      RXOUTCLK => pipe_rxoutclk_out(0),
      RXOUTCLKFABRIC => \NLW_gth_channel.gthe2_channel_i_RXOUTCLKFABRIC_UNCONNECTED\,
      RXOUTCLKPCS => \NLW_gth_channel.gthe2_channel_i_RXOUTCLKPCS_UNCONNECTED\,
      RXOUTCLKSEL(2) => '0',
      RXOUTCLKSEL(1) => '0',
      RXOUTCLKSEL(0) => '0',
      RXPCOMMAALIGNEN => I7,
      RXPCSRESET => Q(4),
      RXPD(1 downto 0) => PIPE_POWERDOWN(1 downto 0),
      RXPHALIGN => I10,
      RXPHALIGNDONE => PIPE_RXPHALIGNDONE(0),
      RXPHALIGNEN => '0',
      RXPHDLYPD => '0',
      RXPHDLYRESET => '0',
      RXPHMONITOR(4 downto 0) => \NLW_gth_channel.gthe2_channel_i_RXPHMONITOR_UNCONNECTED\(4 downto 0),
      RXPHOVRDEN => '0',
      RXPHSLIPMONITOR(4 downto 0) => \NLW_gth_channel.gthe2_channel_i_RXPHSLIPMONITOR_UNCONNECTED\(4 downto 0),
      RXPMARESET => GT_RXPMARESET021_out,
      RXPMARESETDONE => pipe_rxpmaresetdone(0),
      RXPOLARITY => PIPE_RXPOLARITY(0),
      RXPRBSCNTRESET => pipe_rxprbscntreset,
      RXPRBSERR => pipe_rxprbserr(0),
      RXPRBSSEL(2 downto 0) => pipe_rxprbssel(2 downto 0),
      RXQPIEN => '0',
      RXQPISENN => \NLW_gth_channel.gthe2_channel_i_RXQPISENN_UNCONNECTED\,
      RXQPISENP => \NLW_gth_channel.gthe2_channel_i_RXQPISENP_UNCONNECTED\,
      RXRATE(2 downto 0) => RXRATE(2 downto 0),
      RXRATEDONE => RATE_RXRATEDONE,
      RXRATEMODE => '0',
      RXRESETDONE => USER_RXRESETDONE,
      RXSLIDE => PIPE_RXSLIDE(0),
      RXSTARTOFSEQ(1 downto 0) => \NLW_gth_channel.gthe2_channel_i_RXSTARTOFSEQ_UNCONNECTED\(1 downto 0),
      RXSTATUS(2 downto 0) => pipe_rxstatus(2 downto 0),
      RXSYNCALLIN => rxsyncallin,
      RXSYNCDONE => pipe_rxsyncdone(0),
      RXSYNCIN => I11,
      RXSYNCMODE => '0',
      RXSYNCOUT => \n_40_gth_channel.gthe2_channel_i\,
      RXSYSCLKSEL(1 downto 0) => RXSYSCLKSEL(1 downto 0),
      RXUSERRDY => rst_userrdy,
      RXUSRCLK => I12,
      RXUSRCLK2 => I12,
      RXVALID => O2,
      SETERRSTATUS => '0',
      SIGVALIDCLK => USER_OOBCLK,
      TSTIN(19) => '1',
      TSTIN(18) => '1',
      TSTIN(17) => '1',
      TSTIN(16) => '1',
      TSTIN(15) => '1',
      TSTIN(14) => '1',
      TSTIN(13) => '1',
      TSTIN(12) => '1',
      TSTIN(11) => '1',
      TSTIN(10) => '1',
      TSTIN(9) => '1',
      TSTIN(8) => '1',
      TSTIN(7) => '1',
      TSTIN(6) => '1',
      TSTIN(5) => '1',
      TSTIN(4) => '1',
      TSTIN(3) => '1',
      TSTIN(2) => '1',
      TSTIN(1) => '1',
      TSTIN(0) => '1',
      TX8B10BBYPASS(7) => '0',
      TX8B10BBYPASS(6) => '0',
      TX8B10BBYPASS(5) => '0',
      TX8B10BBYPASS(4) => '0',
      TX8B10BBYPASS(3) => '0',
      TX8B10BBYPASS(2) => '0',
      TX8B10BBYPASS(1) => '0',
      TX8B10BBYPASS(0) => '0',
      TX8B10BEN => I7,
      TXBUFDIFFCTRL(2) => '1',
      TXBUFDIFFCTRL(1) => '0',
      TXBUFDIFFCTRL(0) => '0',
      TXBUFSTATUS(1 downto 0) => \NLW_gth_channel.gthe2_channel_i_TXBUFSTATUS_UNCONNECTED\(1 downto 0),
      TXCHARDISPMODE(7) => '0',
      TXCHARDISPMODE(6) => '0',
      TXCHARDISPMODE(5) => '0',
      TXCHARDISPMODE(4) => '0',
      TXCHARDISPMODE(3) => '0',
      TXCHARDISPMODE(2) => '0',
      TXCHARDISPMODE(1) => '0',
      TXCHARDISPMODE(0) => PIPE_TXCOMPLIANCE(0),
      TXCHARDISPVAL(7) => '0',
      TXCHARDISPVAL(6) => '0',
      TXCHARDISPVAL(5) => '0',
      TXCHARDISPVAL(4) => '0',
      TXCHARDISPVAL(3) => '0',
      TXCHARDISPVAL(2) => '0',
      TXCHARDISPVAL(1) => '0',
      TXCHARDISPVAL(0) => '0',
      TXCHARISK(7) => '0',
      TXCHARISK(6) => '0',
      TXCHARISK(5) => '0',
      TXCHARISK(4) => '0',
      TXCHARISK(3) => '0',
      TXCHARISK(2) => '0',
      TXCHARISK(1 downto 0) => PIPE_TXDATAK(1 downto 0),
      TXCOMFINISH => \NLW_gth_channel.gthe2_channel_i_TXCOMFINISH_UNCONNECTED\,
      TXCOMINIT => '0',
      TXCOMSAS => '0',
      TXCOMWAKE => '0',
      TXDATA(63) => '0',
      TXDATA(62) => '0',
      TXDATA(61) => '0',
      TXDATA(60) => '0',
      TXDATA(59) => '0',
      TXDATA(58) => '0',
      TXDATA(57) => '0',
      TXDATA(56) => '0',
      TXDATA(55) => '0',
      TXDATA(54) => '0',
      TXDATA(53) => '0',
      TXDATA(52) => '0',
      TXDATA(51) => '0',
      TXDATA(50) => '0',
      TXDATA(49) => '0',
      TXDATA(48) => '0',
      TXDATA(47) => '0',
      TXDATA(46) => '0',
      TXDATA(45) => '0',
      TXDATA(44) => '0',
      TXDATA(43) => '0',
      TXDATA(42) => '0',
      TXDATA(41) => '0',
      TXDATA(40) => '0',
      TXDATA(39) => '0',
      TXDATA(38) => '0',
      TXDATA(37) => '0',
      TXDATA(36) => '0',
      TXDATA(35) => '0',
      TXDATA(34) => '0',
      TXDATA(33) => '0',
      TXDATA(32) => '0',
      TXDATA(31 downto 0) => PIPE_TXDATA(31 downto 0),
      TXDEEMPH => PIPE_TXDEEMPH(0),
      TXDETECTRX => pipe_tx_rcvr_det,
      TXDIFFCTRL(3) => '1',
      TXDIFFCTRL(2) => '1',
      TXDIFFCTRL(1) => '1',
      TXDIFFCTRL(0) => '1',
      TXDIFFPD => '0',
      TXDLYBYPASS => '0',
      TXDLYEN => I13,
      TXDLYHOLD => '0',
      TXDLYOVRDEN => '0',
      TXDLYSRESET => I14,
      TXDLYSRESETDONE => pipe_txdlysresetdone(0),
      TXDLYUPDOWN => '0',
      TXELECIDLE => PIPE_TXELECIDLE(0),
      TXGEARBOXREADY => \NLW_gth_channel.gthe2_channel_i_TXGEARBOXREADY_UNCONNECTED\,
      TXHEADER(2) => '0',
      TXHEADER(1) => '0',
      TXHEADER(0) => '0',
      TXINHIBIT => '0',
      TXMAINCURSOR(6 downto 0) => TXMAINCURSOR(6 downto 0),
      TXMARGIN(2 downto 0) => PIPETXMARGIN(2 downto 0),
      TXOUTCLK => \n_45_gth_channel.gthe2_channel_i\,
      TXOUTCLKFABRIC => \NLW_gth_channel.gthe2_channel_i_TXOUTCLKFABRIC_UNCONNECTED\,
      TXOUTCLKPCS => \NLW_gth_channel.gthe2_channel_i_TXOUTCLKPCS_UNCONNECTED\,
      TXOUTCLKSEL(2) => '0',
      TXOUTCLKSEL(1) => '0',
      TXOUTCLKSEL(0) => '0',
      TXPCSRESET => '0',
      TXPD(1 downto 0) => PIPE_POWERDOWN(1 downto 0),
      TXPDELECIDLEMODE => '0',
      TXPHALIGN => I15,
      TXPHALIGNDONE => pipe_txphaligndone(0),
      TXPHALIGNEN => '1',
      TXPHDLYPD => '0',
      TXPHDLYRESET => '0',
      TXPHDLYTSTCLK => '0',
      TXPHINIT => I16,
      TXPHINITDONE => pipe_txphinitdone(0),
      TXPHOVRDEN => '0',
      TXPIPPMEN => '0',
      TXPIPPMOVRDEN => '0',
      TXPIPPMPD => '0',
      TXPIPPMSEL => '0',
      TXPIPPMSTEPSIZE(4) => '0',
      TXPIPPMSTEPSIZE(3) => '0',
      TXPIPPMSTEPSIZE(2) => '0',
      TXPIPPMSTEPSIZE(1) => '0',
      TXPIPPMSTEPSIZE(0) => '0',
      TXPISOPD => '0',
      TXPMARESET => GT_TXPMARESET024_out,
      TXPMARESETDONE => \NLW_gth_channel.gthe2_channel_i_TXPMARESETDONE_UNCONNECTED\,
      TXPOLARITY => '0',
      TXPOSTCURSOR(4 downto 0) => TXPOSTCURSOR(4 downto 0),
      TXPOSTCURSORINV => '0',
      TXPRBSFORCEERR => pipe_txprbsforceerr,
      TXPRBSSEL(2 downto 0) => pipe_txprbssel(2 downto 0),
      TXPRECURSOR(4 downto 0) => TXPRECURSOR(4 downto 0),
      TXPRECURSORINV => '0',
      TXQPIBIASEN => '0',
      TXQPISENN => \NLW_gth_channel.gthe2_channel_i_TXQPISENN_UNCONNECTED\,
      TXQPISENP => \NLW_gth_channel.gthe2_channel_i_TXQPISENP_UNCONNECTED\,
      TXQPISTRONGPDOWN => '0',
      TXQPIWEAKPUP => '0',
      TXRATE(2 downto 0) => RXRATE(2 downto 0),
      TXRATEDONE => RATE_TXRATEDONE,
      TXRATEMODE => '0',
      TXRESETDONE => USER_TXRESETDONE,
      TXSEQUENCE(6) => '0',
      TXSEQUENCE(5) => '0',
      TXSEQUENCE(4) => '0',
      TXSEQUENCE(3) => '0',
      TXSEQUENCE(2) => '0',
      TXSEQUENCE(1) => '0',
      TXSEQUENCE(0) => '0',
      TXSTARTSEQ => '0',
      TXSWING => pipe_tx_swing,
      TXSYNCALLIN => txsyncallin,
      TXSYNCDONE => SYNC_TXSYNCDONE,
      TXSYNCIN => I17,
      TXSYNCMODE => '0',
      TXSYNCOUT => \n_56_gth_channel.gthe2_channel_i\,
      TXSYSCLKSEL(1 downto 0) => RXSYSCLKSEL(1 downto 0),
      TXUSERRDY => rst_userrdy,
      TXUSRCLK => I12,
      TXUSRCLK2 => I12
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_7x_0_pcie3_7x_0_pcie_bram_7vx_cpl is
  port (
    MICOMPLETIONRAMREADDATA : out STD_LOGIC_VECTOR ( 143 downto 0 );
    int_userclk1_out : in STD_LOGIC;
    ren_i : in STD_LOGIC_VECTOR ( 7 downto 0 );
    mi_cpl_waddr0_i : in STD_LOGIC_VECTOR ( 9 downto 0 );
    mi_cpl_raddr0_i : in STD_LOGIC_VECTOR ( 9 downto 0 );
    mi_cpl_wdata_i : in STD_LOGIC_VECTOR ( 127 downto 0 );
    mi_cpl_wdip_i : in STD_LOGIC_VECTOR ( 15 downto 0 );
    wen_i : in STD_LOGIC_VECTOR ( 7 downto 0 );
    mi_cpl_waddr1_i : in STD_LOGIC_VECTOR ( 9 downto 0 );
    mi_cpl_raddr1_i : in STD_LOGIC_VECTOR ( 9 downto 0 );
    mi_cpl_waddr2_i : in STD_LOGIC_VECTOR ( 9 downto 0 );
    mi_cpl_raddr2_i : in STD_LOGIC_VECTOR ( 9 downto 0 );
    mi_cpl_waddr3_i : in STD_LOGIC_VECTOR ( 9 downto 0 );
    mi_cpl_raddr3_i : in STD_LOGIC_VECTOR ( 9 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_7x_0_pcie3_7x_0_pcie_bram_7vx_cpl : entity is "pcie3_7x_0_pcie_bram_7vx_cpl";
end pcie3_7x_0_pcie3_7x_0_pcie_bram_7vx_cpl;

architecture STRUCTURE of pcie3_7x_0_pcie3_7x_0_pcie_bram_7vx_cpl is
begin
\genblk1.CPL_FIFO_16KB.U0\: entity work.pcie3_7x_0_pcie3_7x_0_pcie_bram_7vx_16k
    port map (
      MICOMPLETIONRAMREADDATA(143 downto 0) => MICOMPLETIONRAMREADDATA(143 downto 0),
      int_userclk1_out => int_userclk1_out,
      mi_cpl_raddr0_i(9 downto 0) => mi_cpl_raddr0_i(9 downto 0),
      mi_cpl_raddr1_i(9 downto 0) => mi_cpl_raddr1_i(9 downto 0),
      mi_cpl_raddr2_i(9 downto 0) => mi_cpl_raddr2_i(9 downto 0),
      mi_cpl_raddr3_i(9 downto 0) => mi_cpl_raddr3_i(9 downto 0),
      mi_cpl_waddr0_i(9 downto 0) => mi_cpl_waddr0_i(9 downto 0),
      mi_cpl_waddr1_i(9 downto 0) => mi_cpl_waddr1_i(9 downto 0),
      mi_cpl_waddr2_i(9 downto 0) => mi_cpl_waddr2_i(9 downto 0),
      mi_cpl_waddr3_i(9 downto 0) => mi_cpl_waddr3_i(9 downto 0),
      mi_cpl_wdata_i(127 downto 0) => mi_cpl_wdata_i(127 downto 0),
      mi_cpl_wdip_i(15 downto 0) => mi_cpl_wdip_i(15 downto 0),
      ren_i(7 downto 0) => ren_i(7 downto 0),
      wen_i(7 downto 0) => wen_i(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_7x_0_pcie3_7x_0_pcie_bram_7vx_rep is
  port (
    MIREPLAYRAMREADDATA : out STD_LOGIC_VECTOR ( 143 downto 0 );
    int_userclk1_out : in STD_LOGIC;
    MIREPLAYRAMADDRESS : in STD_LOGIC_VECTOR ( 8 downto 0 );
    MIREPLAYRAMWRITEDATA : in STD_LOGIC_VECTOR ( 143 downto 0 );
    MIREPLAYRAMWRITEENABLE : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_7x_0_pcie3_7x_0_pcie_bram_7vx_rep : entity is "pcie3_7x_0_pcie_bram_7vx_rep";
end pcie3_7x_0_pcie3_7x_0_pcie_bram_7vx_rep;

architecture STRUCTURE of pcie3_7x_0_pcie3_7x_0_pcie_bram_7vx_rep is
begin
U0: entity work.pcie3_7x_0_pcie3_7x_0_pcie_bram_7vx_rep_8k
    port map (
      MIREPLAYRAMADDRESS(8 downto 0) => MIREPLAYRAMADDRESS(8 downto 0),
      MIREPLAYRAMREADDATA(143 downto 0) => MIREPLAYRAMREADDATA(143 downto 0),
      MIREPLAYRAMWRITEDATA(143 downto 0) => MIREPLAYRAMWRITEDATA(143 downto 0),
      MIREPLAYRAMWRITEENABLE(1 downto 0) => MIREPLAYRAMWRITEENABLE(1 downto 0),
      int_userclk1_out => int_userclk1_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_7x_0_pcie3_7x_0_pcie_bram_7vx_req is
  port (
    MIREQUESTRAMREADDATA : out STD_LOGIC_VECTOR ( 143 downto 0 );
    int_userclk1_out : in STD_LOGIC;
    MIREQUESTRAMREADENABLE : in STD_LOGIC_VECTOR ( 3 downto 0 );
    mi_req_raddr0_i : in STD_LOGIC_VECTOR ( 8 downto 0 );
    mi_req_waddr0_i : in STD_LOGIC_VECTOR ( 8 downto 0 );
    MIREQUESTRAMWRITEDATA : in STD_LOGIC_VECTOR ( 143 downto 0 );
    MIREQUESTRAMWRITEENABLE : in STD_LOGIC_VECTOR ( 3 downto 0 );
    mi_req_raddr1_i : in STD_LOGIC_VECTOR ( 8 downto 0 );
    mi_req_waddr1_i : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_7x_0_pcie3_7x_0_pcie_bram_7vx_req : entity is "pcie3_7x_0_pcie_bram_7vx_req";
end pcie3_7x_0_pcie3_7x_0_pcie_bram_7vx_req;

architecture STRUCTURE of pcie3_7x_0_pcie3_7x_0_pcie_bram_7vx_req is
begin
U0: entity work.pcie3_7x_0_pcie3_7x_0_pcie_bram_7vx_8k
    port map (
      MIREQUESTRAMREADDATA(143 downto 0) => MIREQUESTRAMREADDATA(143 downto 0),
      MIREQUESTRAMREADENABLE(3 downto 0) => MIREQUESTRAMREADENABLE(3 downto 0),
      MIREQUESTRAMWRITEDATA(143 downto 0) => MIREQUESTRAMWRITEDATA(143 downto 0),
      MIREQUESTRAMWRITEENABLE(3 downto 0) => MIREQUESTRAMWRITEENABLE(3 downto 0),
      int_userclk1_out => int_userclk1_out,
      mi_req_raddr0_i(8 downto 0) => mi_req_raddr0_i(8 downto 0),
      mi_req_raddr1_i(8 downto 0) => mi_req_raddr1_i(8 downto 0),
      mi_req_waddr0_i(8 downto 0) => mi_req_waddr0_i(8 downto 0),
      mi_req_waddr1_i(8 downto 0) => mi_req_waddr1_i(8 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_7x_0_pcie3_7x_0_pipe_eq is
  port (
    EQ_TXEQ_DEEMPH_OUT : out STD_LOGIC_VECTOR ( 15 downto 0 );
    PIPE_TXEQ_DONE : out STD_LOGIC_VECTOR ( 0 to 0 );
    PIPE_RXEQ_DONE : out STD_LOGIC_VECTOR ( 0 to 0 );
    TXPRECURSOR : out STD_LOGIC_VECTOR ( 4 downto 0 );
    TXMAINCURSOR : out STD_LOGIC_VECTOR ( 6 downto 0 );
    TXPOSTCURSOR : out STD_LOGIC_VECTOR ( 4 downto 0 );
    PIPERX0EQLPNEWTXCOEFFORPRESET : out STD_LOGIC_VECTOR ( 17 downto 0 );
    pipe_rx0_eq_lffs_sel : out STD_LOGIC;
    pipe_rx0_eq_adapt_done : out STD_LOGIC;
    I1 : in STD_LOGIC;
    \p_0_in__0\ : in STD_LOGIC;
    I2 : in STD_LOGIC;
    PIPE_TXEQ_CONTROL : in STD_LOGIC_VECTOR ( 1 downto 0 );
    PIPE_TXEQ_DEEMPH : in STD_LOGIC_VECTOR ( 5 downto 0 );
    PIPE_TXEQ_PRESET : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I3 : in STD_LOGIC;
    PIPE_RXEQ_PRESET : in STD_LOGIC_VECTOR ( 2 downto 0 );
    PIPE_RXEQ_CONTROL : in STD_LOGIC_VECTOR ( 1 downto 0 );
    PIPE_RXEQ_TXPRESET : in STD_LOGIC_VECTOR ( 3 downto 0 );
    PIPE_RXEQ_LFFS : in STD_LOGIC_VECTOR ( 5 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_7x_0_pcie3_7x_0_pipe_eq : entity is "pcie3_7x_0_pipe_eq";
end pcie3_7x_0_pcie3_7x_0_pipe_eq;

architecture STRUCTURE of pcie3_7x_0_pcie3_7x_0_pipe_eq is
  signal \^eq_txeq_deemph_out\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal gen3_reg1 : STD_LOGIC;
  signal gen3_reg2 : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm_tx[1]_i_1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm_tx[1]_i_2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm_tx[3]_i_1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm_tx[4]_i_1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm_tx[4]_i_2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm_tx[5]_i_1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm_tx[6]_i_1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm_tx[6]_i_2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm_tx[6]_i_3\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm_tx[7]_i_1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm_tx_reg[0]\ : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \n_0_FSM_onehot_fsm_tx_reg[0]\ : signal is "yes";
  signal \n_0_FSM_onehot_fsm_tx_reg[1]\ : STD_LOGIC;
  attribute RTL_KEEP of \n_0_FSM_onehot_fsm_tx_reg[1]\ : signal is "yes";
  signal \n_0_FSM_onehot_fsm_tx_reg[2]\ : STD_LOGIC;
  attribute RTL_KEEP of \n_0_FSM_onehot_fsm_tx_reg[2]\ : signal is "yes";
  signal \n_0_FSM_onehot_fsm_tx_reg[3]\ : STD_LOGIC;
  attribute RTL_KEEP of \n_0_FSM_onehot_fsm_tx_reg[3]\ : signal is "yes";
  signal \n_0_FSM_onehot_fsm_tx_reg[4]\ : STD_LOGIC;
  attribute RTL_KEEP of \n_0_FSM_onehot_fsm_tx_reg[4]\ : signal is "yes";
  signal \n_0_FSM_onehot_fsm_tx_reg[5]\ : STD_LOGIC;
  attribute RTL_KEEP of \n_0_FSM_onehot_fsm_tx_reg[5]\ : signal is "yes";
  signal \n_0_FSM_onehot_fsm_tx_reg[6]\ : STD_LOGIC;
  attribute RTL_KEEP of \n_0_FSM_onehot_fsm_tx_reg[6]\ : signal is "yes";
  signal \n_0_FSM_onehot_fsm_tx_reg[7]\ : STD_LOGIC;
  attribute RTL_KEEP of \n_0_FSM_onehot_fsm_tx_reg[7]\ : signal is "yes";
  signal \n_0_FSM_sequential_fsm_rx[0]_i_1\ : STD_LOGIC;
  signal \n_0_FSM_sequential_fsm_rx[0]_i_2\ : STD_LOGIC;
  signal \n_0_FSM_sequential_fsm_rx[1]_i_3\ : STD_LOGIC;
  signal \n_0_FSM_sequential_fsm_rx_reg[0]\ : STD_LOGIC;
  attribute RTL_KEEP of \n_0_FSM_sequential_fsm_rx_reg[0]\ : signal is "yes";
  signal \n_0_FSM_sequential_fsm_rx_reg[1]\ : STD_LOGIC;
  attribute RTL_KEEP of \n_0_FSM_sequential_fsm_rx_reg[1]\ : signal is "yes";
  signal \n_0_FSM_sequential_fsm_rx_reg[2]\ : STD_LOGIC;
  attribute RTL_KEEP of \n_0_FSM_sequential_fsm_rx_reg[2]\ : signal is "yes";
  signal n_0_rxeq_adapt_done_reg_reg : STD_LOGIC;
  signal \n_0_rxeq_cnt_reg[0]\ : STD_LOGIC;
  signal \n_0_rxeq_cnt_reg[1]\ : STD_LOGIC;
  signal \n_0_rxeq_cnt_reg[2]\ : STD_LOGIC;
  signal \n_0_rxeq_fs[5]_i_1\ : STD_LOGIC;
  signal \n_0_rxeq_lf[5]_i_1\ : STD_LOGIC;
  signal n_0_rxeq_lffs_sel_reg : STD_LOGIC;
  signal n_0_rxeq_new_txcoeff_req_reg : STD_LOGIC;
  signal \n_0_rxeq_preset[0]_i_1\ : STD_LOGIC;
  signal \n_0_rxeq_preset[1]_i_1\ : STD_LOGIC;
  signal \n_0_rxeq_preset[2]_i_1\ : STD_LOGIC;
  signal \n_0_rxeq_preset[2]_i_2\ : STD_LOGIC;
  signal n_0_rxeq_preset_valid_reg : STD_LOGIC;
  signal n_0_rxeq_scan_i : STD_LOGIC;
  signal \n_0_rxeq_txcoeff_reg[10]\ : STD_LOGIC;
  signal \n_0_rxeq_txcoeff_reg[11]\ : STD_LOGIC;
  signal \n_0_rxeq_txcoeff_reg[12]\ : STD_LOGIC;
  signal \n_0_rxeq_txcoeff_reg[13]\ : STD_LOGIC;
  signal \n_0_rxeq_txcoeff_reg[14]\ : STD_LOGIC;
  signal \n_0_rxeq_txcoeff_reg[15]\ : STD_LOGIC;
  signal \n_0_rxeq_txcoeff_reg[16]\ : STD_LOGIC;
  signal \n_0_rxeq_txcoeff_reg[17]\ : STD_LOGIC;
  signal \n_0_rxeq_txcoeff_reg[6]\ : STD_LOGIC;
  signal \n_0_rxeq_txcoeff_reg[7]\ : STD_LOGIC;
  signal \n_0_rxeq_txcoeff_reg[8]\ : STD_LOGIC;
  signal \n_0_rxeq_txcoeff_reg[9]\ : STD_LOGIC;
  signal \n_0_rxeq_txpreset[3]_i_1\ : STD_LOGIC;
  signal \n_0_txeq_preset[0]_i_1\ : STD_LOGIC;
  signal \n_0_txeq_preset[10]_i_1\ : STD_LOGIC;
  signal \n_0_txeq_preset[11]_i_1\ : STD_LOGIC;
  signal \n_0_txeq_preset[12]_i_1\ : STD_LOGIC;
  signal \n_0_txeq_preset[13]_i_1\ : STD_LOGIC;
  signal \n_0_txeq_preset[14]_i_1\ : STD_LOGIC;
  signal \n_0_txeq_preset[15]_i_1\ : STD_LOGIC;
  signal \n_0_txeq_preset[16]_i_1\ : STD_LOGIC;
  signal \n_0_txeq_preset[17]_i_1__2\ : STD_LOGIC;
  signal \n_0_txeq_preset[17]_i_2\ : STD_LOGIC;
  signal \n_0_txeq_preset[1]_i_1\ : STD_LOGIC;
  signal \n_0_txeq_preset[2]_i_1\ : STD_LOGIC;
  signal \n_0_txeq_preset[3]_i_1\ : STD_LOGIC;
  signal \n_0_txeq_preset[7]_i_1\ : STD_LOGIC;
  signal \n_0_txeq_preset[8]_i_1\ : STD_LOGIC;
  signal \n_0_txeq_preset[9]_i_1\ : STD_LOGIC;
  signal \n_0_txeq_preset_reg[0]\ : STD_LOGIC;
  signal \n_0_txeq_preset_reg[10]\ : STD_LOGIC;
  signal \n_0_txeq_preset_reg[11]\ : STD_LOGIC;
  signal \n_0_txeq_preset_reg[12]\ : STD_LOGIC;
  signal \n_0_txeq_preset_reg[13]\ : STD_LOGIC;
  signal \n_0_txeq_preset_reg[14]\ : STD_LOGIC;
  signal \n_0_txeq_preset_reg[15]\ : STD_LOGIC;
  signal \n_0_txeq_preset_reg[16]\ : STD_LOGIC;
  signal \n_0_txeq_preset_reg[17]\ : STD_LOGIC;
  signal \n_0_txeq_preset_reg[1]\ : STD_LOGIC;
  signal \n_0_txeq_preset_reg[2]\ : STD_LOGIC;
  signal \n_0_txeq_preset_reg[3]\ : STD_LOGIC;
  signal \n_0_txeq_preset_reg[4]\ : STD_LOGIC;
  signal \n_0_txeq_preset_reg[5]\ : STD_LOGIC;
  signal \n_0_txeq_preset_reg[6]\ : STD_LOGIC;
  signal \n_0_txeq_preset_reg[7]\ : STD_LOGIC;
  signal \n_0_txeq_preset_reg[8]\ : STD_LOGIC;
  signal \n_0_txeq_preset_reg[9]\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[0]_i_1\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[0]_i_2\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[10]_i_1\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[10]_i_2\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[10]_i_3\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[11]_i_1\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[11]_i_2\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[11]_i_3\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[12]_i_1\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[12]_i_2\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[12]_i_3\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[13]_i_1\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[13]_i_2\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[13]_i_3\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[14]_i_1\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[14]_i_2\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[14]_i_3\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[15]_i_1\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[15]_i_2\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[15]_i_3\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[16]_i_1\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[16]_i_2\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[16]_i_3\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[17]_i_1\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[17]_i_2\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[17]_i_3\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[18]_i_1\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[18]_i_2\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[18]_i_3\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[18]_i_4\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[1]_i_1\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[1]_i_2\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[1]_i_3\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[2]_i_1\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[2]_i_2\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[2]_i_3\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[3]_i_1\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[3]_i_2\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[3]_i_3\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[4]_i_1\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[4]_i_2\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[4]_i_3\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[5]_i_1\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[5]_i_2\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[5]_i_3\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[6]_i_1\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[6]_i_2\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[6]_i_3\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[7]_i_1\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[7]_i_2\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[7]_i_3\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[8]_i_1\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[8]_i_2\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[8]_i_3\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[9]_i_1\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[9]_i_2\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[9]_i_3\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff_cnt_reg[0]\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff_cnt_reg[1]\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff_reg[0]\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff_reg[13]\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff_reg[6]\ : STD_LOGIC;
  signal n_1_rxeq_scan_i : STD_LOGIC;
  signal n_23_rxeq_scan_i : STD_LOGIC;
  signal n_24_rxeq_scan_i : STD_LOGIC;
  signal n_25_rxeq_scan_i : STD_LOGIC;
  signal n_3_rxeq_scan_i : STD_LOGIC;
  signal \^pipe_rx0_eq_adapt_done\ : STD_LOGIC;
  signal rxeq_cnt : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal rxeq_control_reg1 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal rxeq_control_reg2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal rxeq_done : STD_LOGIC;
  signal rxeq_fs : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \rxeq_fs__0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal rxeq_lf : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \rxeq_lf__0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal rxeq_lffs_reg1 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal rxeq_lffs_reg2 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal rxeq_new_txcoeff : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \rxeq_new_txcoeff__0\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal rxeq_new_txcoeff_req : STD_LOGIC;
  signal \rxeq_preset__0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal rxeq_preset_reg1 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal rxeq_preset_reg2 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal rxeq_preset_valid : STD_LOGIC;
  signal rxeq_txcoeff : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \rxeq_txcoeff__0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal rxeq_txpreset : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \rxeq_txpreset__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rxeq_txpreset_reg1 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rxeq_txpreset_reg2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rxeq_user_en_reg1 : STD_LOGIC;
  signal rxeq_user_en_reg2 : STD_LOGIC;
  signal rxeq_user_mode_reg1 : STD_LOGIC;
  signal rxeq_user_mode_reg2 : STD_LOGIC;
  signal rxeq_user_txcoeff_reg1 : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal rxeq_user_txcoeff_reg2 : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal txeq_control_reg1 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal txeq_control_reg2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal txeq_deemph_reg1 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal txeq_deemph_reg2 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal txeq_preset_done : STD_LOGIC;
  signal txeq_preset_reg1 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal txeq_preset_reg2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal txeq_txcoeff_cnt : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute KEEP : string;
  attribute KEEP of \FSM_onehot_fsm_tx_reg[0]\ : label is "yes";
  attribute KEEP of \FSM_onehot_fsm_tx_reg[1]\ : label is "yes";
  attribute KEEP of \FSM_onehot_fsm_tx_reg[2]\ : label is "yes";
  attribute KEEP of \FSM_onehot_fsm_tx_reg[3]\ : label is "yes";
  attribute KEEP of \FSM_onehot_fsm_tx_reg[4]\ : label is "yes";
  attribute KEEP of \FSM_onehot_fsm_tx_reg[5]\ : label is "yes";
  attribute KEEP of \FSM_onehot_fsm_tx_reg[6]\ : label is "yes";
  attribute KEEP of \FSM_onehot_fsm_tx_reg[7]\ : label is "yes";
  attribute KEEP of \FSM_sequential_fsm_rx_reg[0]\ : label is "yes";
  attribute KEEP of \FSM_sequential_fsm_rx_reg[1]\ : label is "yes";
  attribute KEEP of \FSM_sequential_fsm_rx_reg[2]\ : label is "yes";
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of gen3_reg1_reg : label is std.standard.true;
  attribute KEEP of gen3_reg1_reg : label is "yes";
  attribute ASYNC_REG of gen3_reg2_reg : label is std.standard.true;
  attribute KEEP of gen3_reg2_reg : label is "yes";
  attribute ASYNC_REG of \rxeq_control_reg1_reg[0]\ : label is std.standard.true;
  attribute KEEP of \rxeq_control_reg1_reg[0]\ : label is "yes";
  attribute ASYNC_REG of \rxeq_control_reg1_reg[1]\ : label is std.standard.true;
  attribute KEEP of \rxeq_control_reg1_reg[1]\ : label is "yes";
  attribute ASYNC_REG of \rxeq_control_reg2_reg[0]\ : label is std.standard.true;
  attribute KEEP of \rxeq_control_reg2_reg[0]\ : label is "yes";
  attribute ASYNC_REG of \rxeq_control_reg2_reg[1]\ : label is std.standard.true;
  attribute KEEP of \rxeq_control_reg2_reg[1]\ : label is "yes";
  attribute ASYNC_REG of \rxeq_lffs_reg1_reg[0]\ : label is std.standard.true;
  attribute KEEP of \rxeq_lffs_reg1_reg[0]\ : label is "yes";
  attribute ASYNC_REG of \rxeq_lffs_reg1_reg[1]\ : label is std.standard.true;
  attribute KEEP of \rxeq_lffs_reg1_reg[1]\ : label is "yes";
  attribute ASYNC_REG of \rxeq_lffs_reg1_reg[2]\ : label is std.standard.true;
  attribute KEEP of \rxeq_lffs_reg1_reg[2]\ : label is "yes";
  attribute ASYNC_REG of \rxeq_lffs_reg1_reg[3]\ : label is std.standard.true;
  attribute KEEP of \rxeq_lffs_reg1_reg[3]\ : label is "yes";
  attribute ASYNC_REG of \rxeq_lffs_reg1_reg[4]\ : label is std.standard.true;
  attribute KEEP of \rxeq_lffs_reg1_reg[4]\ : label is "yes";
  attribute ASYNC_REG of \rxeq_lffs_reg1_reg[5]\ : label is std.standard.true;
  attribute KEEP of \rxeq_lffs_reg1_reg[5]\ : label is "yes";
  attribute ASYNC_REG of \rxeq_lffs_reg2_reg[0]\ : label is std.standard.true;
  attribute KEEP of \rxeq_lffs_reg2_reg[0]\ : label is "yes";
  attribute ASYNC_REG of \rxeq_lffs_reg2_reg[1]\ : label is std.standard.true;
  attribute KEEP of \rxeq_lffs_reg2_reg[1]\ : label is "yes";
  attribute ASYNC_REG of \rxeq_lffs_reg2_reg[2]\ : label is std.standard.true;
  attribute KEEP of \rxeq_lffs_reg2_reg[2]\ : label is "yes";
  attribute ASYNC_REG of \rxeq_lffs_reg2_reg[3]\ : label is std.standard.true;
  attribute KEEP of \rxeq_lffs_reg2_reg[3]\ : label is "yes";
  attribute ASYNC_REG of \rxeq_lffs_reg2_reg[4]\ : label is std.standard.true;
  attribute KEEP of \rxeq_lffs_reg2_reg[4]\ : label is "yes";
  attribute ASYNC_REG of \rxeq_lffs_reg2_reg[5]\ : label is std.standard.true;
  attribute KEEP of \rxeq_lffs_reg2_reg[5]\ : label is "yes";
  attribute ASYNC_REG of \rxeq_preset_reg1_reg[0]\ : label is std.standard.true;
  attribute KEEP of \rxeq_preset_reg1_reg[0]\ : label is "yes";
  attribute ASYNC_REG of \rxeq_preset_reg1_reg[1]\ : label is std.standard.true;
  attribute KEEP of \rxeq_preset_reg1_reg[1]\ : label is "yes";
  attribute ASYNC_REG of \rxeq_preset_reg1_reg[2]\ : label is std.standard.true;
  attribute KEEP of \rxeq_preset_reg1_reg[2]\ : label is "yes";
  attribute ASYNC_REG of \rxeq_preset_reg2_reg[0]\ : label is std.standard.true;
  attribute KEEP of \rxeq_preset_reg2_reg[0]\ : label is "yes";
  attribute ASYNC_REG of \rxeq_preset_reg2_reg[1]\ : label is std.standard.true;
  attribute KEEP of \rxeq_preset_reg2_reg[1]\ : label is "yes";
  attribute ASYNC_REG of \rxeq_preset_reg2_reg[2]\ : label is std.standard.true;
  attribute KEEP of \rxeq_preset_reg2_reg[2]\ : label is "yes";
  attribute ASYNC_REG of \rxeq_txpreset_reg1_reg[0]\ : label is std.standard.true;
  attribute KEEP of \rxeq_txpreset_reg1_reg[0]\ : label is "yes";
  attribute ASYNC_REG of \rxeq_txpreset_reg1_reg[1]\ : label is std.standard.true;
  attribute KEEP of \rxeq_txpreset_reg1_reg[1]\ : label is "yes";
  attribute ASYNC_REG of \rxeq_txpreset_reg1_reg[2]\ : label is std.standard.true;
  attribute KEEP of \rxeq_txpreset_reg1_reg[2]\ : label is "yes";
  attribute ASYNC_REG of \rxeq_txpreset_reg1_reg[3]\ : label is std.standard.true;
  attribute KEEP of \rxeq_txpreset_reg1_reg[3]\ : label is "yes";
  attribute ASYNC_REG of \rxeq_txpreset_reg2_reg[0]\ : label is std.standard.true;
  attribute KEEP of \rxeq_txpreset_reg2_reg[0]\ : label is "yes";
  attribute ASYNC_REG of \rxeq_txpreset_reg2_reg[1]\ : label is std.standard.true;
  attribute KEEP of \rxeq_txpreset_reg2_reg[1]\ : label is "yes";
  attribute ASYNC_REG of \rxeq_txpreset_reg2_reg[2]\ : label is std.standard.true;
  attribute KEEP of \rxeq_txpreset_reg2_reg[2]\ : label is "yes";
  attribute ASYNC_REG of \rxeq_txpreset_reg2_reg[3]\ : label is std.standard.true;
  attribute KEEP of \rxeq_txpreset_reg2_reg[3]\ : label is "yes";
  attribute ASYNC_REG of rxeq_user_en_reg1_reg : label is std.standard.true;
  attribute KEEP of rxeq_user_en_reg1_reg : label is "yes";
  attribute ASYNC_REG of rxeq_user_en_reg2_reg : label is std.standard.true;
  attribute KEEP of rxeq_user_en_reg2_reg : label is "yes";
  attribute ASYNC_REG of rxeq_user_mode_reg1_reg : label is std.standard.true;
  attribute KEEP of rxeq_user_mode_reg1_reg : label is "yes";
  attribute ASYNC_REG of rxeq_user_mode_reg2_reg : label is std.standard.true;
  attribute KEEP of rxeq_user_mode_reg2_reg : label is "yes";
  attribute ASYNC_REG of \rxeq_user_txcoeff_reg1_reg[0]\ : label is std.standard.true;
  attribute KEEP of \rxeq_user_txcoeff_reg1_reg[0]\ : label is "yes";
  attribute ASYNC_REG of \rxeq_user_txcoeff_reg1_reg[10]\ : label is std.standard.true;
  attribute KEEP of \rxeq_user_txcoeff_reg1_reg[10]\ : label is "yes";
  attribute ASYNC_REG of \rxeq_user_txcoeff_reg1_reg[11]\ : label is std.standard.true;
  attribute KEEP of \rxeq_user_txcoeff_reg1_reg[11]\ : label is "yes";
  attribute ASYNC_REG of \rxeq_user_txcoeff_reg1_reg[12]\ : label is std.standard.true;
  attribute KEEP of \rxeq_user_txcoeff_reg1_reg[12]\ : label is "yes";
  attribute ASYNC_REG of \rxeq_user_txcoeff_reg1_reg[13]\ : label is std.standard.true;
  attribute KEEP of \rxeq_user_txcoeff_reg1_reg[13]\ : label is "yes";
  attribute ASYNC_REG of \rxeq_user_txcoeff_reg1_reg[14]\ : label is std.standard.true;
  attribute KEEP of \rxeq_user_txcoeff_reg1_reg[14]\ : label is "yes";
  attribute ASYNC_REG of \rxeq_user_txcoeff_reg1_reg[15]\ : label is std.standard.true;
  attribute KEEP of \rxeq_user_txcoeff_reg1_reg[15]\ : label is "yes";
  attribute ASYNC_REG of \rxeq_user_txcoeff_reg1_reg[16]\ : label is std.standard.true;
  attribute KEEP of \rxeq_user_txcoeff_reg1_reg[16]\ : label is "yes";
  attribute ASYNC_REG of \rxeq_user_txcoeff_reg1_reg[17]\ : label is std.standard.true;
  attribute KEEP of \rxeq_user_txcoeff_reg1_reg[17]\ : label is "yes";
  attribute ASYNC_REG of \rxeq_user_txcoeff_reg1_reg[1]\ : label is std.standard.true;
  attribute KEEP of \rxeq_user_txcoeff_reg1_reg[1]\ : label is "yes";
  attribute ASYNC_REG of \rxeq_user_txcoeff_reg1_reg[2]\ : label is std.standard.true;
  attribute KEEP of \rxeq_user_txcoeff_reg1_reg[2]\ : label is "yes";
  attribute ASYNC_REG of \rxeq_user_txcoeff_reg1_reg[3]\ : label is std.standard.true;
  attribute KEEP of \rxeq_user_txcoeff_reg1_reg[3]\ : label is "yes";
  attribute ASYNC_REG of \rxeq_user_txcoeff_reg1_reg[4]\ : label is std.standard.true;
  attribute KEEP of \rxeq_user_txcoeff_reg1_reg[4]\ : label is "yes";
  attribute ASYNC_REG of \rxeq_user_txcoeff_reg1_reg[5]\ : label is std.standard.true;
  attribute KEEP of \rxeq_user_txcoeff_reg1_reg[5]\ : label is "yes";
  attribute ASYNC_REG of \rxeq_user_txcoeff_reg1_reg[6]\ : label is std.standard.true;
  attribute KEEP of \rxeq_user_txcoeff_reg1_reg[6]\ : label is "yes";
  attribute ASYNC_REG of \rxeq_user_txcoeff_reg1_reg[7]\ : label is std.standard.true;
  attribute KEEP of \rxeq_user_txcoeff_reg1_reg[7]\ : label is "yes";
  attribute ASYNC_REG of \rxeq_user_txcoeff_reg1_reg[8]\ : label is std.standard.true;
  attribute KEEP of \rxeq_user_txcoeff_reg1_reg[8]\ : label is "yes";
  attribute ASYNC_REG of \rxeq_user_txcoeff_reg1_reg[9]\ : label is std.standard.true;
  attribute KEEP of \rxeq_user_txcoeff_reg1_reg[9]\ : label is "yes";
  attribute ASYNC_REG of \rxeq_user_txcoeff_reg2_reg[0]\ : label is std.standard.true;
  attribute KEEP of \rxeq_user_txcoeff_reg2_reg[0]\ : label is "yes";
  attribute ASYNC_REG of \rxeq_user_txcoeff_reg2_reg[10]\ : label is std.standard.true;
  attribute KEEP of \rxeq_user_txcoeff_reg2_reg[10]\ : label is "yes";
  attribute ASYNC_REG of \rxeq_user_txcoeff_reg2_reg[11]\ : label is std.standard.true;
  attribute KEEP of \rxeq_user_txcoeff_reg2_reg[11]\ : label is "yes";
  attribute ASYNC_REG of \rxeq_user_txcoeff_reg2_reg[12]\ : label is std.standard.true;
  attribute KEEP of \rxeq_user_txcoeff_reg2_reg[12]\ : label is "yes";
  attribute ASYNC_REG of \rxeq_user_txcoeff_reg2_reg[13]\ : label is std.standard.true;
  attribute KEEP of \rxeq_user_txcoeff_reg2_reg[13]\ : label is "yes";
  attribute ASYNC_REG of \rxeq_user_txcoeff_reg2_reg[14]\ : label is std.standard.true;
  attribute KEEP of \rxeq_user_txcoeff_reg2_reg[14]\ : label is "yes";
  attribute ASYNC_REG of \rxeq_user_txcoeff_reg2_reg[15]\ : label is std.standard.true;
  attribute KEEP of \rxeq_user_txcoeff_reg2_reg[15]\ : label is "yes";
  attribute ASYNC_REG of \rxeq_user_txcoeff_reg2_reg[16]\ : label is std.standard.true;
  attribute KEEP of \rxeq_user_txcoeff_reg2_reg[16]\ : label is "yes";
  attribute ASYNC_REG of \rxeq_user_txcoeff_reg2_reg[17]\ : label is std.standard.true;
  attribute KEEP of \rxeq_user_txcoeff_reg2_reg[17]\ : label is "yes";
  attribute ASYNC_REG of \rxeq_user_txcoeff_reg2_reg[1]\ : label is std.standard.true;
  attribute KEEP of \rxeq_user_txcoeff_reg2_reg[1]\ : label is "yes";
  attribute ASYNC_REG of \rxeq_user_txcoeff_reg2_reg[2]\ : label is std.standard.true;
  attribute KEEP of \rxeq_user_txcoeff_reg2_reg[2]\ : label is "yes";
  attribute ASYNC_REG of \rxeq_user_txcoeff_reg2_reg[3]\ : label is std.standard.true;
  attribute KEEP of \rxeq_user_txcoeff_reg2_reg[3]\ : label is "yes";
  attribute ASYNC_REG of \rxeq_user_txcoeff_reg2_reg[4]\ : label is std.standard.true;
  attribute KEEP of \rxeq_user_txcoeff_reg2_reg[4]\ : label is "yes";
  attribute ASYNC_REG of \rxeq_user_txcoeff_reg2_reg[5]\ : label is std.standard.true;
  attribute KEEP of \rxeq_user_txcoeff_reg2_reg[5]\ : label is "yes";
  attribute ASYNC_REG of \rxeq_user_txcoeff_reg2_reg[6]\ : label is std.standard.true;
  attribute KEEP of \rxeq_user_txcoeff_reg2_reg[6]\ : label is "yes";
  attribute ASYNC_REG of \rxeq_user_txcoeff_reg2_reg[7]\ : label is std.standard.true;
  attribute KEEP of \rxeq_user_txcoeff_reg2_reg[7]\ : label is "yes";
  attribute ASYNC_REG of \rxeq_user_txcoeff_reg2_reg[8]\ : label is std.standard.true;
  attribute KEEP of \rxeq_user_txcoeff_reg2_reg[8]\ : label is "yes";
  attribute ASYNC_REG of \rxeq_user_txcoeff_reg2_reg[9]\ : label is std.standard.true;
  attribute KEEP of \rxeq_user_txcoeff_reg2_reg[9]\ : label is "yes";
  attribute ASYNC_REG of \txeq_control_reg1_reg[0]\ : label is std.standard.true;
  attribute KEEP of \txeq_control_reg1_reg[0]\ : label is "yes";
  attribute ASYNC_REG of \txeq_control_reg1_reg[1]\ : label is std.standard.true;
  attribute KEEP of \txeq_control_reg1_reg[1]\ : label is "yes";
  attribute ASYNC_REG of \txeq_control_reg2_reg[0]\ : label is std.standard.true;
  attribute KEEP of \txeq_control_reg2_reg[0]\ : label is "yes";
  attribute ASYNC_REG of \txeq_control_reg2_reg[1]\ : label is std.standard.true;
  attribute KEEP of \txeq_control_reg2_reg[1]\ : label is "yes";
  attribute ASYNC_REG of \txeq_deemph_reg1_reg[0]\ : label is std.standard.true;
  attribute KEEP of \txeq_deemph_reg1_reg[0]\ : label is "yes";
  attribute ASYNC_REG of \txeq_deemph_reg1_reg[1]\ : label is std.standard.true;
  attribute KEEP of \txeq_deemph_reg1_reg[1]\ : label is "yes";
  attribute ASYNC_REG of \txeq_deemph_reg1_reg[2]\ : label is std.standard.true;
  attribute KEEP of \txeq_deemph_reg1_reg[2]\ : label is "yes";
  attribute ASYNC_REG of \txeq_deemph_reg1_reg[3]\ : label is std.standard.true;
  attribute KEEP of \txeq_deemph_reg1_reg[3]\ : label is "yes";
  attribute ASYNC_REG of \txeq_deemph_reg1_reg[4]\ : label is std.standard.true;
  attribute KEEP of \txeq_deemph_reg1_reg[4]\ : label is "yes";
  attribute ASYNC_REG of \txeq_deemph_reg1_reg[5]\ : label is std.standard.true;
  attribute KEEP of \txeq_deemph_reg1_reg[5]\ : label is "yes";
  attribute ASYNC_REG of \txeq_deemph_reg2_reg[0]\ : label is std.standard.true;
  attribute KEEP of \txeq_deemph_reg2_reg[0]\ : label is "yes";
  attribute ASYNC_REG of \txeq_deemph_reg2_reg[1]\ : label is std.standard.true;
  attribute KEEP of \txeq_deemph_reg2_reg[1]\ : label is "yes";
  attribute ASYNC_REG of \txeq_deemph_reg2_reg[2]\ : label is std.standard.true;
  attribute KEEP of \txeq_deemph_reg2_reg[2]\ : label is "yes";
  attribute ASYNC_REG of \txeq_deemph_reg2_reg[3]\ : label is std.standard.true;
  attribute KEEP of \txeq_deemph_reg2_reg[3]\ : label is "yes";
  attribute ASYNC_REG of \txeq_deemph_reg2_reg[4]\ : label is std.standard.true;
  attribute KEEP of \txeq_deemph_reg2_reg[4]\ : label is "yes";
  attribute ASYNC_REG of \txeq_deemph_reg2_reg[5]\ : label is std.standard.true;
  attribute KEEP of \txeq_deemph_reg2_reg[5]\ : label is "yes";
  attribute ASYNC_REG of \txeq_preset_reg1_reg[0]\ : label is std.standard.true;
  attribute KEEP of \txeq_preset_reg1_reg[0]\ : label is "yes";
  attribute ASYNC_REG of \txeq_preset_reg1_reg[1]\ : label is std.standard.true;
  attribute KEEP of \txeq_preset_reg1_reg[1]\ : label is "yes";
  attribute ASYNC_REG of \txeq_preset_reg1_reg[2]\ : label is std.standard.true;
  attribute KEEP of \txeq_preset_reg1_reg[2]\ : label is "yes";
  attribute ASYNC_REG of \txeq_preset_reg1_reg[3]\ : label is std.standard.true;
  attribute KEEP of \txeq_preset_reg1_reg[3]\ : label is "yes";
  attribute ASYNC_REG of \txeq_preset_reg2_reg[0]\ : label is std.standard.true;
  attribute KEEP of \txeq_preset_reg2_reg[0]\ : label is "yes";
  attribute ASYNC_REG of \txeq_preset_reg2_reg[1]\ : label is std.standard.true;
  attribute KEEP of \txeq_preset_reg2_reg[1]\ : label is "yes";
  attribute ASYNC_REG of \txeq_preset_reg2_reg[2]\ : label is std.standard.true;
  attribute KEEP of \txeq_preset_reg2_reg[2]\ : label is "yes";
  attribute ASYNC_REG of \txeq_preset_reg2_reg[3]\ : label is std.standard.true;
  attribute KEEP of \txeq_preset_reg2_reg[3]\ : label is "yes";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \txeq_txcoeff[10]_i_3\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \txeq_txcoeff[11]_i_3\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \txeq_txcoeff[12]_i_3\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \txeq_txcoeff[13]_i_3\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \txeq_txcoeff[14]_i_3\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \txeq_txcoeff[15]_i_3\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \txeq_txcoeff[16]_i_3\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \txeq_txcoeff[1]_i_3\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \txeq_txcoeff[2]_i_3\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \txeq_txcoeff[3]_i_3\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \txeq_txcoeff[4]_i_3\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \txeq_txcoeff[5]_i_3\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \txeq_txcoeff[6]_i_3\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \txeq_txcoeff[7]_i_3\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \txeq_txcoeff[8]_i_3\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \txeq_txcoeff[9]_i_3\ : label is "soft_lutpair17";
begin
  EQ_TXEQ_DEEMPH_OUT(15 downto 0) <= \^eq_txeq_deemph_out\(15 downto 0);
  pipe_rx0_eq_adapt_done <= \^pipe_rx0_eq_adapt_done\;
\FSM_onehot_fsm_tx[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000F0008000F8888"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_tx[1]_i_2\,
      I1 => \n_0_FSM_onehot_fsm_tx[6]_i_2\,
      I2 => txeq_control_reg2(0),
      I3 => txeq_control_reg2(1),
      I4 => \n_0_FSM_onehot_fsm_tx_reg[1]\,
      I5 => \n_0_FSM_onehot_fsm_tx_reg[6]\,
      O => \n_0_FSM_onehot_fsm_tx[1]_i_1\
    );
\FSM_onehot_fsm_tx[1]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_tx_reg[4]\,
      I1 => \n_0_FSM_onehot_fsm_tx_reg[3]\,
      O => \n_0_FSM_onehot_fsm_tx[1]_i_2\
    );
\FSM_onehot_fsm_tx[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202F20"
    )
    port map (
      I0 => txeq_control_reg2(0),
      I1 => txeq_control_reg2(1),
      I2 => \n_0_FSM_onehot_fsm_tx_reg[1]\,
      I3 => \n_0_FSM_onehot_fsm_tx_reg[3]\,
      I4 => txeq_preset_done,
      O => \n_0_FSM_onehot_fsm_tx[3]_i_1\
    );
\FSM_onehot_fsm_tx[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"45454545FF454545"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_tx[4]_i_2\,
      I1 => \n_0_txeq_txcoeff_cnt_reg[0]\,
      I2 => \n_0_txeq_txcoeff_cnt_reg[1]\,
      I3 => \n_0_FSM_onehot_fsm_tx_reg[1]\,
      I4 => txeq_control_reg2(1),
      I5 => txeq_control_reg2(0),
      O => \n_0_FSM_onehot_fsm_tx[4]_i_1\
    );
\FSM_onehot_fsm_tx[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_tx_reg[3]\,
      I1 => \n_0_FSM_onehot_fsm_tx_reg[4]\,
      I2 => \n_0_FSM_onehot_fsm_tx_reg[1]\,
      O => \n_0_FSM_onehot_fsm_tx[4]_i_2\
    );
\FSM_onehot_fsm_tx[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => txeq_control_reg2(0),
      I1 => txeq_control_reg2(1),
      I2 => \n_0_FSM_onehot_fsm_tx_reg[1]\,
      O => \n_0_FSM_onehot_fsm_tx[5]_i_1\
    );
\FSM_onehot_fsm_tx[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BABB1011"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_tx_reg[3]\,
      I1 => \n_0_FSM_onehot_fsm_tx_reg[4]\,
      I2 => \n_0_FSM_onehot_fsm_tx_reg[6]\,
      I3 => \n_0_FSM_onehot_fsm_tx[6]_i_2\,
      I4 => txeq_preset_done,
      I5 => \n_0_FSM_onehot_fsm_tx[6]_i_3\,
      O => \n_0_FSM_onehot_fsm_tx[6]_i_1\
    );
\FSM_onehot_fsm_tx[6]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_tx_reg[7]\,
      I1 => \n_0_FSM_onehot_fsm_tx_reg[5]\,
      O => \n_0_FSM_onehot_fsm_tx[6]_i_2\
    );
\FSM_onehot_fsm_tx[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAAB"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_tx_reg[1]\,
      I1 => \n_0_FSM_onehot_fsm_tx_reg[3]\,
      I2 => txeq_control_reg2(1),
      I3 => txeq_control_reg2(0),
      I4 => \n_0_FSM_onehot_fsm_tx_reg[7]\,
      I5 => \n_0_FSM_onehot_fsm_tx_reg[5]\,
      O => \n_0_FSM_onehot_fsm_tx[6]_i_3\
    );
\FSM_onehot_fsm_tx[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000200"
    )
    port map (
      I0 => \n_0_txeq_txcoeff_cnt_reg[1]\,
      I1 => \n_0_txeq_txcoeff_cnt_reg[0]\,
      I2 => \n_0_FSM_onehot_fsm_tx_reg[1]\,
      I3 => \n_0_FSM_onehot_fsm_tx_reg[4]\,
      I4 => \n_0_FSM_onehot_fsm_tx_reg[3]\,
      O => \n_0_FSM_onehot_fsm_tx[7]_i_1\
    );
\FSM_onehot_fsm_tx_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
    port map (
      C => I2,
      CE => '1',
      D => '0',
      Q => \n_0_FSM_onehot_fsm_tx_reg[0]\,
      R => \p_0_in__0\
    );
\FSM_onehot_fsm_tx_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => '1',
      D => \n_0_FSM_onehot_fsm_tx[1]_i_1\,
      Q => \n_0_FSM_onehot_fsm_tx_reg[1]\,
      S => \p_0_in__0\
    );
\FSM_onehot_fsm_tx_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => '1',
      D => '0',
      Q => \n_0_FSM_onehot_fsm_tx_reg[2]\,
      R => \p_0_in__0\
    );
\FSM_onehot_fsm_tx_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => '1',
      D => \n_0_FSM_onehot_fsm_tx[3]_i_1\,
      Q => \n_0_FSM_onehot_fsm_tx_reg[3]\,
      R => \p_0_in__0\
    );
\FSM_onehot_fsm_tx_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => '1',
      D => \n_0_FSM_onehot_fsm_tx[4]_i_1\,
      Q => \n_0_FSM_onehot_fsm_tx_reg[4]\,
      R => \p_0_in__0\
    );
\FSM_onehot_fsm_tx_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => '1',
      D => \n_0_FSM_onehot_fsm_tx[5]_i_1\,
      Q => \n_0_FSM_onehot_fsm_tx_reg[5]\,
      R => \p_0_in__0\
    );
\FSM_onehot_fsm_tx_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => '1',
      D => \n_0_FSM_onehot_fsm_tx[6]_i_1\,
      Q => \n_0_FSM_onehot_fsm_tx_reg[6]\,
      R => \p_0_in__0\
    );
\FSM_onehot_fsm_tx_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => '1',
      D => \n_0_FSM_onehot_fsm_tx[7]_i_1\,
      Q => \n_0_FSM_onehot_fsm_tx_reg[7]\,
      R => \p_0_in__0\
    );
\FSM_sequential_fsm_rx[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBB0000BB8B333F"
    )
    port map (
      I0 => \n_0_FSM_sequential_fsm_rx[0]_i_2\,
      I1 => \n_0_FSM_sequential_fsm_rx_reg[2]\,
      I2 => rxeq_control_reg2(0),
      I3 => rxeq_control_reg2(1),
      I4 => \n_0_FSM_sequential_fsm_rx_reg[0]\,
      I5 => \n_0_FSM_sequential_fsm_rx_reg[1]\,
      O => \n_0_FSM_sequential_fsm_rx[0]_i_1\
    );
\FSM_sequential_fsm_rx[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF7F"
    )
    port map (
      I0 => \n_0_rxeq_cnt_reg[2]\,
      I1 => \n_0_rxeq_cnt_reg[0]\,
      I2 => \n_0_rxeq_cnt_reg[1]\,
      I3 => \n_0_FSM_sequential_fsm_rx_reg[1]\,
      O => \n_0_FSM_sequential_fsm_rx[0]_i_2\
    );
\FSM_sequential_fsm_rx[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFFFDFFFDFFFD00"
    )
    port map (
      I0 => \n_0_rxeq_cnt_reg[1]\,
      I1 => \n_0_rxeq_cnt_reg[0]\,
      I2 => \n_0_rxeq_cnt_reg[2]\,
      I3 => \n_0_FSM_sequential_fsm_rx_reg[1]\,
      I4 => rxeq_control_reg2(0),
      I5 => rxeq_control_reg2(1),
      O => \n_0_FSM_sequential_fsm_rx[1]_i_3\
    );
\FSM_sequential_fsm_rx_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => '1',
      D => \n_0_FSM_sequential_fsm_rx[0]_i_1\,
      Q => \n_0_FSM_sequential_fsm_rx_reg[0]\,
      S => \p_0_in__0\
    );
\FSM_sequential_fsm_rx_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => '1',
      D => n_1_rxeq_scan_i,
      Q => \n_0_FSM_sequential_fsm_rx_reg[1]\,
      R => \p_0_in__0\
    );
\FSM_sequential_fsm_rx_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => '1',
      D => n_0_rxeq_scan_i,
      Q => \n_0_FSM_sequential_fsm_rx_reg[2]\,
      R => \p_0_in__0\
    );
PCIE_3_0_i_i_14: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => rxeq_user_txcoeff_reg2(17),
      I1 => \rxeq_new_txcoeff__0\(17),
      I2 => rxeq_user_en_reg2,
      O => PIPERX0EQLPNEWTXCOEFFORPRESET(17)
    );
PCIE_3_0_i_i_15: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => rxeq_user_txcoeff_reg2(16),
      I1 => \rxeq_new_txcoeff__0\(16),
      I2 => rxeq_user_en_reg2,
      O => PIPERX0EQLPNEWTXCOEFFORPRESET(16)
    );
PCIE_3_0_i_i_16: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => rxeq_user_txcoeff_reg2(15),
      I1 => \rxeq_new_txcoeff__0\(15),
      I2 => rxeq_user_en_reg2,
      O => PIPERX0EQLPNEWTXCOEFFORPRESET(15)
    );
PCIE_3_0_i_i_17: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => rxeq_user_txcoeff_reg2(14),
      I1 => \rxeq_new_txcoeff__0\(14),
      I2 => rxeq_user_en_reg2,
      O => PIPERX0EQLPNEWTXCOEFFORPRESET(14)
    );
PCIE_3_0_i_i_18: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => rxeq_user_txcoeff_reg2(13),
      I1 => \rxeq_new_txcoeff__0\(13),
      I2 => rxeq_user_en_reg2,
      O => PIPERX0EQLPNEWTXCOEFFORPRESET(13)
    );
PCIE_3_0_i_i_19: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => rxeq_user_txcoeff_reg2(12),
      I1 => \rxeq_new_txcoeff__0\(12),
      I2 => rxeq_user_en_reg2,
      O => PIPERX0EQLPNEWTXCOEFFORPRESET(12)
    );
PCIE_3_0_i_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => rxeq_user_mode_reg2,
      I1 => rxeq_user_en_reg2,
      I2 => n_0_rxeq_lffs_sel_reg,
      O => pipe_rx0_eq_lffs_sel
    );
PCIE_3_0_i_i_20: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => rxeq_user_txcoeff_reg2(11),
      I1 => \rxeq_new_txcoeff__0\(11),
      I2 => rxeq_user_en_reg2,
      O => PIPERX0EQLPNEWTXCOEFFORPRESET(11)
    );
PCIE_3_0_i_i_21: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => rxeq_user_txcoeff_reg2(10),
      I1 => \rxeq_new_txcoeff__0\(10),
      I2 => rxeq_user_en_reg2,
      O => PIPERX0EQLPNEWTXCOEFFORPRESET(10)
    );
PCIE_3_0_i_i_22: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => rxeq_user_txcoeff_reg2(9),
      I1 => \rxeq_new_txcoeff__0\(9),
      I2 => rxeq_user_en_reg2,
      O => PIPERX0EQLPNEWTXCOEFFORPRESET(9)
    );
PCIE_3_0_i_i_23: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => rxeq_user_txcoeff_reg2(8),
      I1 => \rxeq_new_txcoeff__0\(8),
      I2 => rxeq_user_en_reg2,
      O => PIPERX0EQLPNEWTXCOEFFORPRESET(8)
    );
PCIE_3_0_i_i_24: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => rxeq_user_txcoeff_reg2(7),
      I1 => \rxeq_new_txcoeff__0\(7),
      I2 => rxeq_user_en_reg2,
      O => PIPERX0EQLPNEWTXCOEFFORPRESET(7)
    );
PCIE_3_0_i_i_25: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => rxeq_user_txcoeff_reg2(6),
      I1 => \rxeq_new_txcoeff__0\(6),
      I2 => rxeq_user_en_reg2,
      O => PIPERX0EQLPNEWTXCOEFFORPRESET(6)
    );
PCIE_3_0_i_i_26: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => rxeq_user_txcoeff_reg2(5),
      I1 => \rxeq_new_txcoeff__0\(5),
      I2 => rxeq_user_en_reg2,
      O => PIPERX0EQLPNEWTXCOEFFORPRESET(5)
    );
PCIE_3_0_i_i_27: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => rxeq_user_txcoeff_reg2(4),
      I1 => \rxeq_new_txcoeff__0\(4),
      I2 => rxeq_user_en_reg2,
      O => PIPERX0EQLPNEWTXCOEFFORPRESET(4)
    );
PCIE_3_0_i_i_28: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => rxeq_user_txcoeff_reg2(3),
      I1 => \rxeq_new_txcoeff__0\(3),
      I2 => rxeq_user_en_reg2,
      O => PIPERX0EQLPNEWTXCOEFFORPRESET(3)
    );
PCIE_3_0_i_i_29: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => rxeq_user_txcoeff_reg2(2),
      I1 => \rxeq_new_txcoeff__0\(2),
      I2 => rxeq_user_en_reg2,
      O => PIPERX0EQLPNEWTXCOEFFORPRESET(2)
    );
PCIE_3_0_i_i_30: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => rxeq_user_txcoeff_reg2(1),
      I1 => \rxeq_new_txcoeff__0\(1),
      I2 => rxeq_user_en_reg2,
      O => PIPERX0EQLPNEWTXCOEFFORPRESET(1)
    );
PCIE_3_0_i_i_31: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => rxeq_user_txcoeff_reg2(0),
      I1 => \rxeq_new_txcoeff__0\(0),
      I2 => rxeq_user_en_reg2,
      O => PIPERX0EQLPNEWTXCOEFFORPRESET(0)
    );
gen3_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => I3,
      Q => gen3_reg1,
      R => \p_0_in__0\
    );
gen3_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => gen3_reg1,
      Q => gen3_reg2,
      R => \p_0_in__0\
    );
\gth_channel.gthe2_channel_i_i_29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => gen3_reg2,
      I1 => \^eq_txeq_deemph_out\(14),
      O => TXPOSTCURSOR(4)
    );
\gth_channel.gthe2_channel_i_i_30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => gen3_reg2,
      I1 => \^eq_txeq_deemph_out\(13),
      O => TXPOSTCURSOR(3)
    );
\gth_channel.gthe2_channel_i_i_31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => gen3_reg2,
      I1 => \^eq_txeq_deemph_out\(12),
      O => TXPOSTCURSOR(2)
    );
\gth_channel.gthe2_channel_i_i_32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => gen3_reg2,
      I1 => \^eq_txeq_deemph_out\(11),
      O => TXPOSTCURSOR(1)
    );
\gth_channel.gthe2_channel_i_i_33\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => gen3_reg2,
      I1 => \n_0_txeq_txcoeff_reg[13]\,
      O => TXPOSTCURSOR(0)
    );
\gth_channel.gthe2_channel_i_i_34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => gen3_reg2,
      I1 => \^eq_txeq_deemph_out\(3),
      O => TXPRECURSOR(4)
    );
\gth_channel.gthe2_channel_i_i_35\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => gen3_reg2,
      I1 => \^eq_txeq_deemph_out\(2),
      O => TXPRECURSOR(3)
    );
\gth_channel.gthe2_channel_i_i_36\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => gen3_reg2,
      I1 => \^eq_txeq_deemph_out\(1),
      O => TXPRECURSOR(2)
    );
\gth_channel.gthe2_channel_i_i_37\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => gen3_reg2,
      I1 => \^eq_txeq_deemph_out\(0),
      O => TXPRECURSOR(1)
    );
\gth_channel.gthe2_channel_i_i_38\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => gen3_reg2,
      I1 => \n_0_txeq_txcoeff_reg[0]\,
      O => TXPRECURSOR(0)
    );
\gth_channel.gthe2_channel_i_i_39\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => gen3_reg2,
      I1 => \^eq_txeq_deemph_out\(10),
      O => TXMAINCURSOR(6)
    );
\gth_channel.gthe2_channel_i_i_40\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => gen3_reg2,
      I1 => \^eq_txeq_deemph_out\(9),
      O => TXMAINCURSOR(5)
    );
\gth_channel.gthe2_channel_i_i_41\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => gen3_reg2,
      I1 => \^eq_txeq_deemph_out\(8),
      O => TXMAINCURSOR(4)
    );
\gth_channel.gthe2_channel_i_i_42\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => gen3_reg2,
      I1 => \^eq_txeq_deemph_out\(7),
      O => TXMAINCURSOR(3)
    );
\gth_channel.gthe2_channel_i_i_43\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => gen3_reg2,
      I1 => \^eq_txeq_deemph_out\(6),
      O => TXMAINCURSOR(2)
    );
\gth_channel.gthe2_channel_i_i_44\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => gen3_reg2,
      I1 => \^eq_txeq_deemph_out\(5),
      O => TXMAINCURSOR(1)
    );
\gth_channel.gthe2_channel_i_i_45\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => gen3_reg2,
      I1 => \n_0_txeq_txcoeff_reg[6]\,
      O => TXMAINCURSOR(0)
    );
rxeq_adapt_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => '1',
      D => n_25_rxeq_scan_i,
      Q => \^pipe_rx0_eq_adapt_done\,
      R => \p_0_in__0\
    );
rxeq_adapt_done_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => '1',
      D => n_23_rxeq_scan_i,
      Q => n_0_rxeq_adapt_done_reg_reg,
      R => \p_0_in__0\
    );
\rxeq_cnt[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"045E0000"
    )
    port map (
      I0 => \n_0_FSM_sequential_fsm_rx_reg[2]\,
      I1 => rxeq_control_reg2(1),
      I2 => \n_0_FSM_sequential_fsm_rx_reg[1]\,
      I3 => \n_0_rxeq_cnt_reg[0]\,
      I4 => \n_0_FSM_sequential_fsm_rx_reg[0]\,
      O => rxeq_cnt(0)
    );
\rxeq_cnt[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"06600000"
    )
    port map (
      I0 => \n_0_FSM_sequential_fsm_rx_reg[2]\,
      I1 => \n_0_FSM_sequential_fsm_rx_reg[1]\,
      I2 => \n_0_rxeq_cnt_reg[0]\,
      I3 => \n_0_rxeq_cnt_reg[1]\,
      I4 => \n_0_FSM_sequential_fsm_rx_reg[0]\,
      O => rxeq_cnt(1)
    );
\rxeq_cnt[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0666600000000000"
    )
    port map (
      I0 => \n_0_FSM_sequential_fsm_rx_reg[2]\,
      I1 => \n_0_FSM_sequential_fsm_rx_reg[1]\,
      I2 => \n_0_rxeq_cnt_reg[0]\,
      I3 => \n_0_rxeq_cnt_reg[1]\,
      I4 => \n_0_rxeq_cnt_reg[2]\,
      I5 => \n_0_FSM_sequential_fsm_rx_reg[0]\,
      O => rxeq_cnt(2)
    );
\rxeq_cnt_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => '1',
      D => rxeq_cnt(0),
      Q => \n_0_rxeq_cnt_reg[0]\,
      R => \p_0_in__0\
    );
\rxeq_cnt_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => '1',
      D => rxeq_cnt(1),
      Q => \n_0_rxeq_cnt_reg[1]\,
      R => \p_0_in__0\
    );
\rxeq_cnt_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => '1',
      D => rxeq_cnt(2),
      Q => \n_0_rxeq_cnt_reg[2]\,
      R => \p_0_in__0\
    );
\rxeq_control_reg1_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => PIPE_RXEQ_CONTROL(0),
      Q => rxeq_control_reg1(0),
      R => \p_0_in__0\
    );
\rxeq_control_reg1_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => PIPE_RXEQ_CONTROL(1),
      Q => rxeq_control_reg1(1),
      R => \p_0_in__0\
    );
\rxeq_control_reg2_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => rxeq_control_reg1(0),
      Q => rxeq_control_reg2(0),
      R => \p_0_in__0\
    );
\rxeq_control_reg2_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => rxeq_control_reg1(1),
      Q => rxeq_control_reg2(1),
      R => \p_0_in__0\
    );
rxeq_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => '1',
      D => rxeq_done,
      Q => PIPE_RXEQ_DONE(0),
      R => \p_0_in__0\
    );
\rxeq_fs[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => \n_0_FSM_sequential_fsm_rx_reg[0]\,
      I1 => rxeq_lffs_reg2(0),
      I2 => \n_0_FSM_sequential_fsm_rx_reg[2]\,
      O => rxeq_fs(0)
    );
\rxeq_fs[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => \n_0_FSM_sequential_fsm_rx_reg[0]\,
      I1 => rxeq_lffs_reg2(1),
      I2 => \n_0_FSM_sequential_fsm_rx_reg[2]\,
      O => rxeq_fs(1)
    );
\rxeq_fs[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => \n_0_FSM_sequential_fsm_rx_reg[0]\,
      I1 => rxeq_lffs_reg2(2),
      I2 => \n_0_FSM_sequential_fsm_rx_reg[2]\,
      O => rxeq_fs(2)
    );
\rxeq_fs[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => \n_0_FSM_sequential_fsm_rx_reg[0]\,
      I1 => rxeq_lffs_reg2(3),
      I2 => \n_0_FSM_sequential_fsm_rx_reg[2]\,
      O => rxeq_fs(3)
    );
\rxeq_fs[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => \n_0_FSM_sequential_fsm_rx_reg[0]\,
      I1 => rxeq_lffs_reg2(4),
      I2 => \n_0_FSM_sequential_fsm_rx_reg[2]\,
      O => rxeq_fs(4)
    );
\rxeq_fs[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A045"
    )
    port map (
      I0 => \n_0_FSM_sequential_fsm_rx_reg[2]\,
      I1 => rxeq_control_reg2(1),
      I2 => \n_0_FSM_sequential_fsm_rx_reg[0]\,
      I3 => \n_0_FSM_sequential_fsm_rx_reg[1]\,
      O => \n_0_rxeq_fs[5]_i_1\
    );
\rxeq_fs[5]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => \n_0_FSM_sequential_fsm_rx_reg[0]\,
      I1 => rxeq_lffs_reg2(5),
      I2 => \n_0_FSM_sequential_fsm_rx_reg[2]\,
      O => rxeq_fs(5)
    );
\rxeq_fs_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \n_0_rxeq_fs[5]_i_1\,
      D => rxeq_fs(0),
      Q => \rxeq_fs__0\(0),
      R => \p_0_in__0\
    );
\rxeq_fs_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \n_0_rxeq_fs[5]_i_1\,
      D => rxeq_fs(1),
      Q => \rxeq_fs__0\(1),
      R => \p_0_in__0\
    );
\rxeq_fs_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \n_0_rxeq_fs[5]_i_1\,
      D => rxeq_fs(2),
      Q => \rxeq_fs__0\(2),
      R => \p_0_in__0\
    );
\rxeq_fs_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \n_0_rxeq_fs[5]_i_1\,
      D => rxeq_fs(3),
      Q => \rxeq_fs__0\(3),
      R => \p_0_in__0\
    );
\rxeq_fs_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \n_0_rxeq_fs[5]_i_1\,
      D => rxeq_fs(4),
      Q => \rxeq_fs__0\(4),
      R => \p_0_in__0\
    );
\rxeq_fs_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \n_0_rxeq_fs[5]_i_1\,
      D => rxeq_fs(5),
      Q => \rxeq_fs__0\(5),
      R => \p_0_in__0\
    );
\rxeq_lf[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
    port map (
      I0 => \n_0_FSM_sequential_fsm_rx_reg[1]\,
      I1 => rxeq_lffs_reg2(0),
      I2 => \n_0_FSM_sequential_fsm_rx_reg[2]\,
      O => rxeq_lf(0)
    );
\rxeq_lf[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
    port map (
      I0 => \n_0_FSM_sequential_fsm_rx_reg[1]\,
      I1 => rxeq_lffs_reg2(1),
      I2 => \n_0_FSM_sequential_fsm_rx_reg[2]\,
      O => rxeq_lf(1)
    );
\rxeq_lf[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
    port map (
      I0 => \n_0_FSM_sequential_fsm_rx_reg[1]\,
      I1 => rxeq_lffs_reg2(2),
      I2 => \n_0_FSM_sequential_fsm_rx_reg[2]\,
      O => rxeq_lf(2)
    );
\rxeq_lf[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
    port map (
      I0 => \n_0_FSM_sequential_fsm_rx_reg[1]\,
      I1 => rxeq_lffs_reg2(3),
      I2 => \n_0_FSM_sequential_fsm_rx_reg[2]\,
      O => rxeq_lf(3)
    );
\rxeq_lf[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
    port map (
      I0 => \n_0_FSM_sequential_fsm_rx_reg[1]\,
      I1 => rxeq_lffs_reg2(4),
      I2 => \n_0_FSM_sequential_fsm_rx_reg[2]\,
      O => rxeq_lf(4)
    );
\rxeq_lf[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF008000000000FF"
    )
    port map (
      I0 => \n_0_rxeq_cnt_reg[1]\,
      I1 => \n_0_rxeq_cnt_reg[0]\,
      I2 => \n_0_rxeq_cnt_reg[2]\,
      I3 => \n_0_FSM_sequential_fsm_rx_reg[2]\,
      I4 => \n_0_FSM_sequential_fsm_rx_reg[1]\,
      I5 => \n_0_FSM_sequential_fsm_rx_reg[0]\,
      O => \n_0_rxeq_lf[5]_i_1\
    );
\rxeq_lf[5]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
    port map (
      I0 => \n_0_FSM_sequential_fsm_rx_reg[1]\,
      I1 => rxeq_lffs_reg2(5),
      I2 => \n_0_FSM_sequential_fsm_rx_reg[2]\,
      O => rxeq_lf(5)
    );
\rxeq_lf_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \n_0_rxeq_lf[5]_i_1\,
      D => rxeq_lf(0),
      Q => \rxeq_lf__0\(0),
      R => \p_0_in__0\
    );
\rxeq_lf_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \n_0_rxeq_lf[5]_i_1\,
      D => rxeq_lf(1),
      Q => \rxeq_lf__0\(1),
      R => \p_0_in__0\
    );
\rxeq_lf_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \n_0_rxeq_lf[5]_i_1\,
      D => rxeq_lf(2),
      Q => \rxeq_lf__0\(2),
      R => \p_0_in__0\
    );
\rxeq_lf_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \n_0_rxeq_lf[5]_i_1\,
      D => rxeq_lf(3),
      Q => \rxeq_lf__0\(3),
      R => \p_0_in__0\
    );
\rxeq_lf_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \n_0_rxeq_lf[5]_i_1\,
      D => rxeq_lf(4),
      Q => \rxeq_lf__0\(4),
      R => \p_0_in__0\
    );
\rxeq_lf_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \n_0_rxeq_lf[5]_i_1\,
      D => rxeq_lf(5),
      Q => \rxeq_lf__0\(5),
      R => \p_0_in__0\
    );
\rxeq_lffs_reg1_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => PIPE_RXEQ_LFFS(0),
      Q => rxeq_lffs_reg1(0),
      R => \p_0_in__0\
    );
\rxeq_lffs_reg1_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => PIPE_RXEQ_LFFS(1),
      Q => rxeq_lffs_reg1(1),
      R => \p_0_in__0\
    );
\rxeq_lffs_reg1_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => PIPE_RXEQ_LFFS(2),
      Q => rxeq_lffs_reg1(2),
      R => \p_0_in__0\
    );
\rxeq_lffs_reg1_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => PIPE_RXEQ_LFFS(3),
      Q => rxeq_lffs_reg1(3),
      R => \p_0_in__0\
    );
\rxeq_lffs_reg1_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => PIPE_RXEQ_LFFS(4),
      Q => rxeq_lffs_reg1(4),
      R => \p_0_in__0\
    );
\rxeq_lffs_reg1_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => PIPE_RXEQ_LFFS(5),
      Q => rxeq_lffs_reg1(5),
      R => \p_0_in__0\
    );
\rxeq_lffs_reg2_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => rxeq_lffs_reg1(0),
      Q => rxeq_lffs_reg2(0),
      R => \p_0_in__0\
    );
\rxeq_lffs_reg2_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => rxeq_lffs_reg1(1),
      Q => rxeq_lffs_reg2(1),
      R => \p_0_in__0\
    );
\rxeq_lffs_reg2_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => rxeq_lffs_reg1(2),
      Q => rxeq_lffs_reg2(2),
      R => \p_0_in__0\
    );
\rxeq_lffs_reg2_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => rxeq_lffs_reg1(3),
      Q => rxeq_lffs_reg2(3),
      R => \p_0_in__0\
    );
\rxeq_lffs_reg2_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => rxeq_lffs_reg1(4),
      Q => rxeq_lffs_reg2(4),
      R => \p_0_in__0\
    );
\rxeq_lffs_reg2_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => rxeq_lffs_reg1(5),
      Q => rxeq_lffs_reg2(5),
      R => \p_0_in__0\
    );
rxeq_lffs_sel_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => '1',
      D => n_24_rxeq_scan_i,
      Q => n_0_rxeq_lffs_sel_reg,
      R => \p_0_in__0\
    );
\rxeq_new_txcoeff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => n_3_rxeq_scan_i,
      D => rxeq_new_txcoeff(0),
      Q => \rxeq_new_txcoeff__0\(0),
      R => \p_0_in__0\
    );
\rxeq_new_txcoeff_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => n_3_rxeq_scan_i,
      D => rxeq_new_txcoeff(10),
      Q => \rxeq_new_txcoeff__0\(10),
      R => \p_0_in__0\
    );
\rxeq_new_txcoeff_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => n_3_rxeq_scan_i,
      D => rxeq_new_txcoeff(11),
      Q => \rxeq_new_txcoeff__0\(11),
      R => \p_0_in__0\
    );
\rxeq_new_txcoeff_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => n_3_rxeq_scan_i,
      D => rxeq_new_txcoeff(12),
      Q => \rxeq_new_txcoeff__0\(12),
      R => \p_0_in__0\
    );
\rxeq_new_txcoeff_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => n_3_rxeq_scan_i,
      D => rxeq_new_txcoeff(13),
      Q => \rxeq_new_txcoeff__0\(13),
      R => \p_0_in__0\
    );
\rxeq_new_txcoeff_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => n_3_rxeq_scan_i,
      D => rxeq_new_txcoeff(14),
      Q => \rxeq_new_txcoeff__0\(14),
      R => \p_0_in__0\
    );
\rxeq_new_txcoeff_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => n_3_rxeq_scan_i,
      D => rxeq_new_txcoeff(15),
      Q => \rxeq_new_txcoeff__0\(15),
      R => \p_0_in__0\
    );
\rxeq_new_txcoeff_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => n_3_rxeq_scan_i,
      D => rxeq_new_txcoeff(16),
      Q => \rxeq_new_txcoeff__0\(16),
      R => \p_0_in__0\
    );
\rxeq_new_txcoeff_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => n_3_rxeq_scan_i,
      D => rxeq_new_txcoeff(17),
      Q => \rxeq_new_txcoeff__0\(17),
      R => \p_0_in__0\
    );
\rxeq_new_txcoeff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => n_3_rxeq_scan_i,
      D => rxeq_new_txcoeff(1),
      Q => \rxeq_new_txcoeff__0\(1),
      R => \p_0_in__0\
    );
\rxeq_new_txcoeff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => n_3_rxeq_scan_i,
      D => rxeq_new_txcoeff(2),
      Q => \rxeq_new_txcoeff__0\(2),
      R => \p_0_in__0\
    );
\rxeq_new_txcoeff_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => n_3_rxeq_scan_i,
      D => rxeq_new_txcoeff(3),
      Q => \rxeq_new_txcoeff__0\(3),
      R => \p_0_in__0\
    );
\rxeq_new_txcoeff_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => n_3_rxeq_scan_i,
      D => rxeq_new_txcoeff(4),
      Q => \rxeq_new_txcoeff__0\(4),
      R => \p_0_in__0\
    );
\rxeq_new_txcoeff_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => n_3_rxeq_scan_i,
      D => rxeq_new_txcoeff(5),
      Q => \rxeq_new_txcoeff__0\(5),
      R => \p_0_in__0\
    );
\rxeq_new_txcoeff_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => n_3_rxeq_scan_i,
      D => rxeq_new_txcoeff(6),
      Q => \rxeq_new_txcoeff__0\(6),
      R => \p_0_in__0\
    );
\rxeq_new_txcoeff_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => n_3_rxeq_scan_i,
      D => rxeq_new_txcoeff(7),
      Q => \rxeq_new_txcoeff__0\(7),
      R => \p_0_in__0\
    );
\rxeq_new_txcoeff_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => n_3_rxeq_scan_i,
      D => rxeq_new_txcoeff(8),
      Q => \rxeq_new_txcoeff__0\(8),
      R => \p_0_in__0\
    );
\rxeq_new_txcoeff_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => n_3_rxeq_scan_i,
      D => rxeq_new_txcoeff(9),
      Q => \rxeq_new_txcoeff__0\(9),
      R => \p_0_in__0\
    );
rxeq_new_txcoeff_req_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => '1',
      D => rxeq_new_txcoeff_req,
      Q => n_0_rxeq_new_txcoeff_req_reg,
      R => \p_0_in__0\
    );
\rxeq_preset[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A8FFFF00A80000"
    )
    port map (
      I0 => rxeq_preset_reg2(0),
      I1 => \n_0_FSM_sequential_fsm_rx_reg[1]\,
      I2 => \n_0_FSM_sequential_fsm_rx_reg[0]\,
      I3 => \n_0_FSM_sequential_fsm_rx_reg[2]\,
      I4 => \n_0_rxeq_preset[2]_i_2\,
      I5 => \rxeq_preset__0\(0),
      O => \n_0_rxeq_preset[0]_i_1\
    );
\rxeq_preset[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A8FFFF00A80000"
    )
    port map (
      I0 => rxeq_preset_reg2(1),
      I1 => \n_0_FSM_sequential_fsm_rx_reg[1]\,
      I2 => \n_0_FSM_sequential_fsm_rx_reg[0]\,
      I3 => \n_0_FSM_sequential_fsm_rx_reg[2]\,
      I4 => \n_0_rxeq_preset[2]_i_2\,
      I5 => \rxeq_preset__0\(1),
      O => \n_0_rxeq_preset[1]_i_1\
    );
\rxeq_preset[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A8FFFF00A80000"
    )
    port map (
      I0 => rxeq_preset_reg2(2),
      I1 => \n_0_FSM_sequential_fsm_rx_reg[1]\,
      I2 => \n_0_FSM_sequential_fsm_rx_reg[0]\,
      I3 => \n_0_FSM_sequential_fsm_rx_reg[2]\,
      I4 => \n_0_rxeq_preset[2]_i_2\,
      I5 => \rxeq_preset__0\(2),
      O => \n_0_rxeq_preset[2]_i_1\
    );
\rxeq_preset[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88985555"
    )
    port map (
      I0 => \n_0_FSM_sequential_fsm_rx_reg[2]\,
      I1 => \n_0_FSM_sequential_fsm_rx_reg[1]\,
      I2 => rxeq_control_reg2(0),
      I3 => rxeq_control_reg2(1),
      I4 => \n_0_FSM_sequential_fsm_rx_reg[0]\,
      O => \n_0_rxeq_preset[2]_i_2\
    );
\rxeq_preset_reg1_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => PIPE_RXEQ_PRESET(0),
      Q => rxeq_preset_reg1(0),
      R => \p_0_in__0\
    );
\rxeq_preset_reg1_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => PIPE_RXEQ_PRESET(1),
      Q => rxeq_preset_reg1(1),
      R => \p_0_in__0\
    );
\rxeq_preset_reg1_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => PIPE_RXEQ_PRESET(2),
      Q => rxeq_preset_reg1(2),
      R => \p_0_in__0\
    );
\rxeq_preset_reg2_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => rxeq_preset_reg1(0),
      Q => rxeq_preset_reg2(0),
      R => \p_0_in__0\
    );
\rxeq_preset_reg2_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => rxeq_preset_reg1(1),
      Q => rxeq_preset_reg2(1),
      R => \p_0_in__0\
    );
\rxeq_preset_reg2_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => rxeq_preset_reg1(2),
      Q => rxeq_preset_reg2(2),
      R => \p_0_in__0\
    );
\rxeq_preset_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => '1',
      D => \n_0_rxeq_preset[0]_i_1\,
      Q => \rxeq_preset__0\(0),
      R => \p_0_in__0\
    );
\rxeq_preset_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => '1',
      D => \n_0_rxeq_preset[1]_i_1\,
      Q => \rxeq_preset__0\(1),
      R => \p_0_in__0\
    );
\rxeq_preset_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => '1',
      D => \n_0_rxeq_preset[2]_i_1\,
      Q => \rxeq_preset__0\(2),
      R => \p_0_in__0\
    );
rxeq_preset_valid_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
    port map (
      I0 => \n_0_FSM_sequential_fsm_rx_reg[0]\,
      I1 => \n_0_FSM_sequential_fsm_rx_reg[1]\,
      I2 => \n_0_FSM_sequential_fsm_rx_reg[2]\,
      O => rxeq_preset_valid
    );
rxeq_preset_valid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => '1',
      D => rxeq_preset_valid,
      Q => n_0_rxeq_preset_valid_reg,
      R => \p_0_in__0\
    );
rxeq_scan_i: entity work.pcie3_7x_0_pcie3_7x_0_rxeq_scan_22
    port map (
      D(1) => n_0_rxeq_scan_i,
      D(0) => n_1_rxeq_scan_i,
      E(0) => n_3_rxeq_scan_i,
      I1 => n_0_rxeq_new_txcoeff_req_reg,
      I10(17) => \n_0_rxeq_txcoeff_reg[17]\,
      I10(16) => \n_0_rxeq_txcoeff_reg[16]\,
      I10(15) => \n_0_rxeq_txcoeff_reg[15]\,
      I10(14) => \n_0_rxeq_txcoeff_reg[14]\,
      I10(13) => \n_0_rxeq_txcoeff_reg[13]\,
      I10(12) => \n_0_rxeq_txcoeff_reg[12]\,
      I10(11) => \n_0_rxeq_txcoeff_reg[11]\,
      I10(10) => \n_0_rxeq_txcoeff_reg[10]\,
      I10(9) => \n_0_rxeq_txcoeff_reg[9]\,
      I10(8) => \n_0_rxeq_txcoeff_reg[8]\,
      I10(7) => \n_0_rxeq_txcoeff_reg[7]\,
      I10(6) => \n_0_rxeq_txcoeff_reg[6]\,
      I10(5 downto 0) => \rxeq_txcoeff__0\(5 downto 0),
      I11(5 downto 0) => \rxeq_fs__0\(5 downto 0),
      I12(5 downto 0) => \rxeq_lf__0\(5 downto 0),
      I2 => I2,
      I3 => n_0_rxeq_preset_valid_reg,
      I4(2) => \n_0_FSM_sequential_fsm_rx_reg[2]\,
      I4(1) => \n_0_FSM_sequential_fsm_rx_reg[1]\,
      I4(0) => \n_0_FSM_sequential_fsm_rx_reg[0]\,
      I5 => \n_0_FSM_sequential_fsm_rx[1]_i_3\,
      I6 => n_0_rxeq_adapt_done_reg_reg,
      I7 => n_0_rxeq_lffs_sel_reg,
      I8(2 downto 0) => \rxeq_preset__0\(2 downto 0),
      I9(3 downto 0) => \rxeq_txpreset__0\(3 downto 0),
      O1(17 downto 0) => rxeq_new_txcoeff(17 downto 0),
      O2 => n_23_rxeq_scan_i,
      O3 => n_24_rxeq_scan_i,
      O4 => n_25_rxeq_scan_i,
      Q(2) => \n_0_rxeq_cnt_reg[2]\,
      Q(1) => \n_0_rxeq_cnt_reg[1]\,
      Q(0) => \n_0_rxeq_cnt_reg[0]\,
      \out\(1 downto 0) => rxeq_control_reg2(1 downto 0),
      \p_0_in__0\ => \p_0_in__0\,
      pipe_rx0_eq_adapt_done => \^pipe_rx0_eq_adapt_done\,
      rxeq_done => rxeq_done,
      rxeq_new_txcoeff_req => rxeq_new_txcoeff_req
    );
\rxeq_txcoeff[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => \n_0_rxeq_txcoeff_reg[6]\,
      I1 => \n_0_FSM_sequential_fsm_rx_reg[0]\,
      I2 => \n_0_FSM_sequential_fsm_rx_reg[2]\,
      O => rxeq_txcoeff(0)
    );
\rxeq_txcoeff[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => \n_0_rxeq_txcoeff_reg[16]\,
      I1 => \n_0_FSM_sequential_fsm_rx_reg[0]\,
      I2 => \n_0_FSM_sequential_fsm_rx_reg[2]\,
      O => rxeq_txcoeff(10)
    );
\rxeq_txcoeff[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => \n_0_rxeq_txcoeff_reg[17]\,
      I1 => \n_0_FSM_sequential_fsm_rx_reg[0]\,
      I2 => \n_0_FSM_sequential_fsm_rx_reg[2]\,
      O => rxeq_txcoeff(11)
    );
\rxeq_txcoeff[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => txeq_deemph_reg2(0),
      I1 => \n_0_FSM_sequential_fsm_rx_reg[0]\,
      I2 => \n_0_FSM_sequential_fsm_rx_reg[2]\,
      O => rxeq_txcoeff(12)
    );
\rxeq_txcoeff[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => txeq_deemph_reg2(1),
      I1 => \n_0_FSM_sequential_fsm_rx_reg[0]\,
      I2 => \n_0_FSM_sequential_fsm_rx_reg[2]\,
      O => rxeq_txcoeff(13)
    );
\rxeq_txcoeff[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => txeq_deemph_reg2(2),
      I1 => \n_0_FSM_sequential_fsm_rx_reg[0]\,
      I2 => \n_0_FSM_sequential_fsm_rx_reg[2]\,
      O => rxeq_txcoeff(14)
    );
\rxeq_txcoeff[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => txeq_deemph_reg2(3),
      I1 => \n_0_FSM_sequential_fsm_rx_reg[0]\,
      I2 => \n_0_FSM_sequential_fsm_rx_reg[2]\,
      O => rxeq_txcoeff(15)
    );
\rxeq_txcoeff[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => \n_0_FSM_sequential_fsm_rx_reg[0]\,
      I1 => txeq_deemph_reg2(4),
      I2 => \n_0_FSM_sequential_fsm_rx_reg[2]\,
      O => rxeq_txcoeff(16)
    );
\rxeq_txcoeff[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => \n_0_FSM_sequential_fsm_rx_reg[0]\,
      I1 => txeq_deemph_reg2(5),
      I2 => \n_0_FSM_sequential_fsm_rx_reg[2]\,
      O => rxeq_txcoeff(17)
    );
\rxeq_txcoeff[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => \n_0_rxeq_txcoeff_reg[7]\,
      I1 => \n_0_FSM_sequential_fsm_rx_reg[0]\,
      I2 => \n_0_FSM_sequential_fsm_rx_reg[2]\,
      O => rxeq_txcoeff(1)
    );
\rxeq_txcoeff[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => \n_0_rxeq_txcoeff_reg[8]\,
      I1 => \n_0_FSM_sequential_fsm_rx_reg[0]\,
      I2 => \n_0_FSM_sequential_fsm_rx_reg[2]\,
      O => rxeq_txcoeff(2)
    );
\rxeq_txcoeff[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => \n_0_rxeq_txcoeff_reg[9]\,
      I1 => \n_0_FSM_sequential_fsm_rx_reg[0]\,
      I2 => \n_0_FSM_sequential_fsm_rx_reg[2]\,
      O => rxeq_txcoeff(3)
    );
\rxeq_txcoeff[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => \n_0_rxeq_txcoeff_reg[10]\,
      I1 => \n_0_FSM_sequential_fsm_rx_reg[0]\,
      I2 => \n_0_FSM_sequential_fsm_rx_reg[2]\,
      O => rxeq_txcoeff(4)
    );
\rxeq_txcoeff[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => \n_0_rxeq_txcoeff_reg[11]\,
      I1 => \n_0_FSM_sequential_fsm_rx_reg[0]\,
      I2 => \n_0_FSM_sequential_fsm_rx_reg[2]\,
      O => rxeq_txcoeff(5)
    );
\rxeq_txcoeff[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => \n_0_rxeq_txcoeff_reg[12]\,
      I1 => \n_0_FSM_sequential_fsm_rx_reg[0]\,
      I2 => \n_0_FSM_sequential_fsm_rx_reg[2]\,
      O => rxeq_txcoeff(6)
    );
\rxeq_txcoeff[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => \n_0_rxeq_txcoeff_reg[13]\,
      I1 => \n_0_FSM_sequential_fsm_rx_reg[0]\,
      I2 => \n_0_FSM_sequential_fsm_rx_reg[2]\,
      O => rxeq_txcoeff(7)
    );
\rxeq_txcoeff[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => \n_0_rxeq_txcoeff_reg[14]\,
      I1 => \n_0_FSM_sequential_fsm_rx_reg[0]\,
      I2 => \n_0_FSM_sequential_fsm_rx_reg[2]\,
      O => rxeq_txcoeff(8)
    );
\rxeq_txcoeff[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => \n_0_rxeq_txcoeff_reg[15]\,
      I1 => \n_0_FSM_sequential_fsm_rx_reg[0]\,
      I2 => \n_0_FSM_sequential_fsm_rx_reg[2]\,
      O => rxeq_txcoeff(9)
    );
\rxeq_txcoeff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \n_0_rxeq_txpreset[3]_i_1\,
      D => rxeq_txcoeff(0),
      Q => \rxeq_txcoeff__0\(0),
      R => \p_0_in__0\
    );
\rxeq_txcoeff_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \n_0_rxeq_txpreset[3]_i_1\,
      D => rxeq_txcoeff(10),
      Q => \n_0_rxeq_txcoeff_reg[10]\,
      R => \p_0_in__0\
    );
\rxeq_txcoeff_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \n_0_rxeq_txpreset[3]_i_1\,
      D => rxeq_txcoeff(11),
      Q => \n_0_rxeq_txcoeff_reg[11]\,
      R => \p_0_in__0\
    );
\rxeq_txcoeff_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \n_0_rxeq_txpreset[3]_i_1\,
      D => rxeq_txcoeff(12),
      Q => \n_0_rxeq_txcoeff_reg[12]\,
      R => \p_0_in__0\
    );
\rxeq_txcoeff_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \n_0_rxeq_txpreset[3]_i_1\,
      D => rxeq_txcoeff(13),
      Q => \n_0_rxeq_txcoeff_reg[13]\,
      R => \p_0_in__0\
    );
\rxeq_txcoeff_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \n_0_rxeq_txpreset[3]_i_1\,
      D => rxeq_txcoeff(14),
      Q => \n_0_rxeq_txcoeff_reg[14]\,
      R => \p_0_in__0\
    );
\rxeq_txcoeff_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \n_0_rxeq_txpreset[3]_i_1\,
      D => rxeq_txcoeff(15),
      Q => \n_0_rxeq_txcoeff_reg[15]\,
      R => \p_0_in__0\
    );
\rxeq_txcoeff_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \n_0_rxeq_txpreset[3]_i_1\,
      D => rxeq_txcoeff(16),
      Q => \n_0_rxeq_txcoeff_reg[16]\,
      R => \p_0_in__0\
    );
\rxeq_txcoeff_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \n_0_rxeq_txpreset[3]_i_1\,
      D => rxeq_txcoeff(17),
      Q => \n_0_rxeq_txcoeff_reg[17]\,
      R => \p_0_in__0\
    );
\rxeq_txcoeff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \n_0_rxeq_txpreset[3]_i_1\,
      D => rxeq_txcoeff(1),
      Q => \rxeq_txcoeff__0\(1),
      R => \p_0_in__0\
    );
\rxeq_txcoeff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \n_0_rxeq_txpreset[3]_i_1\,
      D => rxeq_txcoeff(2),
      Q => \rxeq_txcoeff__0\(2),
      R => \p_0_in__0\
    );
\rxeq_txcoeff_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \n_0_rxeq_txpreset[3]_i_1\,
      D => rxeq_txcoeff(3),
      Q => \rxeq_txcoeff__0\(3),
      R => \p_0_in__0\
    );
\rxeq_txcoeff_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \n_0_rxeq_txpreset[3]_i_1\,
      D => rxeq_txcoeff(4),
      Q => \rxeq_txcoeff__0\(4),
      R => \p_0_in__0\
    );
\rxeq_txcoeff_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \n_0_rxeq_txpreset[3]_i_1\,
      D => rxeq_txcoeff(5),
      Q => \rxeq_txcoeff__0\(5),
      R => \p_0_in__0\
    );
\rxeq_txcoeff_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \n_0_rxeq_txpreset[3]_i_1\,
      D => rxeq_txcoeff(6),
      Q => \n_0_rxeq_txcoeff_reg[6]\,
      R => \p_0_in__0\
    );
\rxeq_txcoeff_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \n_0_rxeq_txpreset[3]_i_1\,
      D => rxeq_txcoeff(7),
      Q => \n_0_rxeq_txcoeff_reg[7]\,
      R => \p_0_in__0\
    );
\rxeq_txcoeff_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \n_0_rxeq_txpreset[3]_i_1\,
      D => rxeq_txcoeff(8),
      Q => \n_0_rxeq_txcoeff_reg[8]\,
      R => \p_0_in__0\
    );
\rxeq_txcoeff_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \n_0_rxeq_txpreset[3]_i_1\,
      D => rxeq_txcoeff(9),
      Q => \n_0_rxeq_txcoeff_reg[9]\,
      R => \p_0_in__0\
    );
\rxeq_txpreset[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => \n_0_FSM_sequential_fsm_rx_reg[0]\,
      I1 => rxeq_txpreset_reg2(0),
      I2 => \n_0_FSM_sequential_fsm_rx_reg[2]\,
      O => rxeq_txpreset(0)
    );
\rxeq_txpreset[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => \n_0_FSM_sequential_fsm_rx_reg[0]\,
      I1 => rxeq_txpreset_reg2(1),
      I2 => \n_0_FSM_sequential_fsm_rx_reg[2]\,
      O => rxeq_txpreset(1)
    );
\rxeq_txpreset[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => \n_0_FSM_sequential_fsm_rx_reg[0]\,
      I1 => rxeq_txpreset_reg2(2),
      I2 => \n_0_FSM_sequential_fsm_rx_reg[2]\,
      O => rxeq_txpreset(2)
    );
\rxeq_txpreset[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F045"
    )
    port map (
      I0 => \n_0_FSM_sequential_fsm_rx_reg[2]\,
      I1 => rxeq_control_reg2(1),
      I2 => \n_0_FSM_sequential_fsm_rx_reg[0]\,
      I3 => \n_0_FSM_sequential_fsm_rx_reg[1]\,
      O => \n_0_rxeq_txpreset[3]_i_1\
    );
\rxeq_txpreset[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => \n_0_FSM_sequential_fsm_rx_reg[0]\,
      I1 => rxeq_txpreset_reg2(3),
      I2 => \n_0_FSM_sequential_fsm_rx_reg[2]\,
      O => rxeq_txpreset(3)
    );
\rxeq_txpreset_reg1_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => PIPE_RXEQ_TXPRESET(0),
      Q => rxeq_txpreset_reg1(0),
      R => \p_0_in__0\
    );
\rxeq_txpreset_reg1_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => PIPE_RXEQ_TXPRESET(1),
      Q => rxeq_txpreset_reg1(1),
      R => \p_0_in__0\
    );
\rxeq_txpreset_reg1_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => PIPE_RXEQ_TXPRESET(2),
      Q => rxeq_txpreset_reg1(2),
      R => \p_0_in__0\
    );
\rxeq_txpreset_reg1_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => PIPE_RXEQ_TXPRESET(3),
      Q => rxeq_txpreset_reg1(3),
      R => \p_0_in__0\
    );
\rxeq_txpreset_reg2_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => rxeq_txpreset_reg1(0),
      Q => rxeq_txpreset_reg2(0),
      R => \p_0_in__0\
    );
\rxeq_txpreset_reg2_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => rxeq_txpreset_reg1(1),
      Q => rxeq_txpreset_reg2(1),
      R => \p_0_in__0\
    );
\rxeq_txpreset_reg2_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => rxeq_txpreset_reg1(2),
      Q => rxeq_txpreset_reg2(2),
      R => \p_0_in__0\
    );
\rxeq_txpreset_reg2_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => rxeq_txpreset_reg1(3),
      Q => rxeq_txpreset_reg2(3),
      R => \p_0_in__0\
    );
\rxeq_txpreset_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \n_0_rxeq_txpreset[3]_i_1\,
      D => rxeq_txpreset(0),
      Q => \rxeq_txpreset__0\(0),
      R => \p_0_in__0\
    );
\rxeq_txpreset_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \n_0_rxeq_txpreset[3]_i_1\,
      D => rxeq_txpreset(1),
      Q => \rxeq_txpreset__0\(1),
      R => \p_0_in__0\
    );
\rxeq_txpreset_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \n_0_rxeq_txpreset[3]_i_1\,
      D => rxeq_txpreset(2),
      Q => \rxeq_txpreset__0\(2),
      R => \p_0_in__0\
    );
\rxeq_txpreset_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \n_0_rxeq_txpreset[3]_i_1\,
      D => rxeq_txpreset(3),
      Q => \rxeq_txpreset__0\(3),
      R => \p_0_in__0\
    );
rxeq_user_en_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => '0',
      Q => rxeq_user_en_reg1,
      R => \p_0_in__0\
    );
rxeq_user_en_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => rxeq_user_en_reg1,
      Q => rxeq_user_en_reg2,
      R => \p_0_in__0\
    );
rxeq_user_mode_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => '0',
      Q => rxeq_user_mode_reg1,
      R => \p_0_in__0\
    );
rxeq_user_mode_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => rxeq_user_mode_reg1,
      Q => rxeq_user_mode_reg2,
      R => \p_0_in__0\
    );
\rxeq_user_txcoeff_reg1_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => '0',
      Q => rxeq_user_txcoeff_reg1(0),
      R => \p_0_in__0\
    );
\rxeq_user_txcoeff_reg1_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => '0',
      Q => rxeq_user_txcoeff_reg1(10),
      R => \p_0_in__0\
    );
\rxeq_user_txcoeff_reg1_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => '0',
      Q => rxeq_user_txcoeff_reg1(11),
      R => \p_0_in__0\
    );
\rxeq_user_txcoeff_reg1_reg[12]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => '0',
      Q => rxeq_user_txcoeff_reg1(12),
      R => \p_0_in__0\
    );
\rxeq_user_txcoeff_reg1_reg[13]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => '0',
      Q => rxeq_user_txcoeff_reg1(13),
      R => \p_0_in__0\
    );
\rxeq_user_txcoeff_reg1_reg[14]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => '0',
      Q => rxeq_user_txcoeff_reg1(14),
      R => \p_0_in__0\
    );
\rxeq_user_txcoeff_reg1_reg[15]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => '0',
      Q => rxeq_user_txcoeff_reg1(15),
      R => \p_0_in__0\
    );
\rxeq_user_txcoeff_reg1_reg[16]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => '0',
      Q => rxeq_user_txcoeff_reg1(16),
      R => \p_0_in__0\
    );
\rxeq_user_txcoeff_reg1_reg[17]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => '0',
      Q => rxeq_user_txcoeff_reg1(17),
      R => \p_0_in__0\
    );
\rxeq_user_txcoeff_reg1_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => '0',
      Q => rxeq_user_txcoeff_reg1(1),
      R => \p_0_in__0\
    );
\rxeq_user_txcoeff_reg1_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => '0',
      Q => rxeq_user_txcoeff_reg1(2),
      R => \p_0_in__0\
    );
\rxeq_user_txcoeff_reg1_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => '0',
      Q => rxeq_user_txcoeff_reg1(3),
      R => \p_0_in__0\
    );
\rxeq_user_txcoeff_reg1_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => '0',
      Q => rxeq_user_txcoeff_reg1(4),
      R => \p_0_in__0\
    );
\rxeq_user_txcoeff_reg1_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => '0',
      Q => rxeq_user_txcoeff_reg1(5),
      R => \p_0_in__0\
    );
\rxeq_user_txcoeff_reg1_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => '0',
      Q => rxeq_user_txcoeff_reg1(6),
      R => \p_0_in__0\
    );
\rxeq_user_txcoeff_reg1_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => '0',
      Q => rxeq_user_txcoeff_reg1(7),
      R => \p_0_in__0\
    );
\rxeq_user_txcoeff_reg1_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => '0',
      Q => rxeq_user_txcoeff_reg1(8),
      R => \p_0_in__0\
    );
\rxeq_user_txcoeff_reg1_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => '0',
      Q => rxeq_user_txcoeff_reg1(9),
      R => \p_0_in__0\
    );
\rxeq_user_txcoeff_reg2_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => rxeq_user_txcoeff_reg1(0),
      Q => rxeq_user_txcoeff_reg2(0),
      R => \p_0_in__0\
    );
\rxeq_user_txcoeff_reg2_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => rxeq_user_txcoeff_reg1(10),
      Q => rxeq_user_txcoeff_reg2(10),
      R => \p_0_in__0\
    );
\rxeq_user_txcoeff_reg2_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => rxeq_user_txcoeff_reg1(11),
      Q => rxeq_user_txcoeff_reg2(11),
      R => \p_0_in__0\
    );
\rxeq_user_txcoeff_reg2_reg[12]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => rxeq_user_txcoeff_reg1(12),
      Q => rxeq_user_txcoeff_reg2(12),
      R => \p_0_in__0\
    );
\rxeq_user_txcoeff_reg2_reg[13]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => rxeq_user_txcoeff_reg1(13),
      Q => rxeq_user_txcoeff_reg2(13),
      R => \p_0_in__0\
    );
\rxeq_user_txcoeff_reg2_reg[14]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => rxeq_user_txcoeff_reg1(14),
      Q => rxeq_user_txcoeff_reg2(14),
      R => \p_0_in__0\
    );
\rxeq_user_txcoeff_reg2_reg[15]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => rxeq_user_txcoeff_reg1(15),
      Q => rxeq_user_txcoeff_reg2(15),
      R => \p_0_in__0\
    );
\rxeq_user_txcoeff_reg2_reg[16]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => rxeq_user_txcoeff_reg1(16),
      Q => rxeq_user_txcoeff_reg2(16),
      R => \p_0_in__0\
    );
\rxeq_user_txcoeff_reg2_reg[17]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => rxeq_user_txcoeff_reg1(17),
      Q => rxeq_user_txcoeff_reg2(17),
      R => \p_0_in__0\
    );
\rxeq_user_txcoeff_reg2_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => rxeq_user_txcoeff_reg1(1),
      Q => rxeq_user_txcoeff_reg2(1),
      R => \p_0_in__0\
    );
\rxeq_user_txcoeff_reg2_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => rxeq_user_txcoeff_reg1(2),
      Q => rxeq_user_txcoeff_reg2(2),
      R => \p_0_in__0\
    );
\rxeq_user_txcoeff_reg2_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => rxeq_user_txcoeff_reg1(3),
      Q => rxeq_user_txcoeff_reg2(3),
      R => \p_0_in__0\
    );
\rxeq_user_txcoeff_reg2_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => rxeq_user_txcoeff_reg1(4),
      Q => rxeq_user_txcoeff_reg2(4),
      R => \p_0_in__0\
    );
\rxeq_user_txcoeff_reg2_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => rxeq_user_txcoeff_reg1(5),
      Q => rxeq_user_txcoeff_reg2(5),
      R => \p_0_in__0\
    );
\rxeq_user_txcoeff_reg2_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => rxeq_user_txcoeff_reg1(6),
      Q => rxeq_user_txcoeff_reg2(6),
      R => \p_0_in__0\
    );
\rxeq_user_txcoeff_reg2_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => rxeq_user_txcoeff_reg1(7),
      Q => rxeq_user_txcoeff_reg2(7),
      R => \p_0_in__0\
    );
\rxeq_user_txcoeff_reg2_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => rxeq_user_txcoeff_reg1(8),
      Q => rxeq_user_txcoeff_reg2(8),
      R => \p_0_in__0\
    );
\rxeq_user_txcoeff_reg2_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => rxeq_user_txcoeff_reg1(9),
      Q => rxeq_user_txcoeff_reg2(9),
      R => \p_0_in__0\
    );
\txeq_control_reg1_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => PIPE_TXEQ_CONTROL(0),
      Q => txeq_control_reg1(0),
      R => \p_0_in__0\
    );
\txeq_control_reg1_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => PIPE_TXEQ_CONTROL(1),
      Q => txeq_control_reg1(1),
      R => \p_0_in__0\
    );
\txeq_control_reg2_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => txeq_control_reg1(0),
      Q => txeq_control_reg2(0),
      R => \p_0_in__0\
    );
\txeq_control_reg2_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => txeq_control_reg1(1),
      Q => txeq_control_reg2(1),
      R => \p_0_in__0\
    );
\txeq_deemph_reg1_reg[0]\: unisim.vcomponents.FDSE
    port map (
      C => I2,
      CE => '1',
      D => PIPE_TXEQ_DEEMPH(0),
      Q => txeq_deemph_reg1(0),
      S => \p_0_in__0\
    );
\txeq_deemph_reg1_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => PIPE_TXEQ_DEEMPH(1),
      Q => txeq_deemph_reg1(1),
      R => \p_0_in__0\
    );
\txeq_deemph_reg1_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => PIPE_TXEQ_DEEMPH(2),
      Q => txeq_deemph_reg1(2),
      R => \p_0_in__0\
    );
\txeq_deemph_reg1_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => PIPE_TXEQ_DEEMPH(3),
      Q => txeq_deemph_reg1(3),
      R => \p_0_in__0\
    );
\txeq_deemph_reg1_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => PIPE_TXEQ_DEEMPH(4),
      Q => txeq_deemph_reg1(4),
      R => \p_0_in__0\
    );
\txeq_deemph_reg1_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => PIPE_TXEQ_DEEMPH(5),
      Q => txeq_deemph_reg1(5),
      R => \p_0_in__0\
    );
\txeq_deemph_reg2_reg[0]\: unisim.vcomponents.FDSE
    port map (
      C => I2,
      CE => '1',
      D => txeq_deemph_reg1(0),
      Q => txeq_deemph_reg2(0),
      S => \p_0_in__0\
    );
\txeq_deemph_reg2_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => txeq_deemph_reg1(1),
      Q => txeq_deemph_reg2(1),
      R => \p_0_in__0\
    );
\txeq_deemph_reg2_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => txeq_deemph_reg1(2),
      Q => txeq_deemph_reg2(2),
      R => \p_0_in__0\
    );
\txeq_deemph_reg2_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => txeq_deemph_reg1(3),
      Q => txeq_deemph_reg2(3),
      R => \p_0_in__0\
    );
\txeq_deemph_reg2_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => txeq_deemph_reg1(4),
      Q => txeq_deemph_reg2(4),
      R => \p_0_in__0\
    );
\txeq_deemph_reg2_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => txeq_deemph_reg1(5),
      Q => txeq_deemph_reg2(5),
      R => \p_0_in__0\
    );
txeq_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => '1',
      D => \n_0_FSM_onehot_fsm_tx_reg[6]\,
      Q => PIPE_TXEQ_DONE(0),
      R => \p_0_in__0\
    );
\txeq_preset[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001000"
    )
    port map (
      I0 => txeq_preset_reg2(2),
      I1 => txeq_preset_reg2(1),
      I2 => txeq_preset_reg2(3),
      I3 => txeq_preset_reg2(0),
      I4 => I1,
      O => \n_0_txeq_preset[0]_i_1\
    );
\txeq_preset[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEABBABB"
    )
    port map (
      I0 => I1,
      I1 => txeq_preset_reg2(0),
      I2 => txeq_preset_reg2(3),
      I3 => txeq_preset_reg2(1),
      I4 => txeq_preset_reg2(2),
      O => \n_0_txeq_preset[10]_i_1\
    );
\txeq_preset[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEAABABB"
    )
    port map (
      I0 => I1,
      I1 => txeq_preset_reg2(0),
      I2 => txeq_preset_reg2(3),
      I3 => txeq_preset_reg2(1),
      I4 => txeq_preset_reg2(2),
      O => \n_0_txeq_preset[11]_i_1\
    );
\txeq_preset[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001574"
    )
    port map (
      I0 => txeq_preset_reg2(3),
      I1 => txeq_preset_reg2(1),
      I2 => txeq_preset_reg2(0),
      I3 => txeq_preset_reg2(2),
      I4 => I1,
      O => \n_0_txeq_preset[12]_i_1\
    );
\txeq_preset[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001004"
    )
    port map (
      I0 => txeq_preset_reg2(2),
      I1 => txeq_preset_reg2(0),
      I2 => txeq_preset_reg2(1),
      I3 => txeq_preset_reg2(3),
      I4 => I1,
      O => \n_0_txeq_preset[13]_i_1\
    );
\txeq_preset[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000410"
    )
    port map (
      I0 => txeq_preset_reg2(2),
      I1 => txeq_preset_reg2(0),
      I2 => txeq_preset_reg2(3),
      I3 => txeq_preset_reg2(1),
      I4 => I1,
      O => \n_0_txeq_preset[14]_i_1\
    );
\txeq_preset[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAAB"
    )
    port map (
      I0 => I1,
      I1 => txeq_preset_reg2(2),
      I2 => txeq_preset_reg2(1),
      I3 => txeq_preset_reg2(3),
      O => \n_0_txeq_preset[15]_i_1\
    );
\txeq_preset[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0014"
    )
    port map (
      I0 => txeq_preset_reg2(2),
      I1 => txeq_preset_reg2(0),
      I2 => txeq_preset_reg2(3),
      I3 => I1,
      O => \n_0_txeq_preset[16]_i_1\
    );
\txeq_preset[17]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_tx_reg[3]\,
      I1 => I1,
      O => \n_0_txeq_preset[17]_i_1__2\
    );
\txeq_preset[17]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAEABABB"
    )
    port map (
      I0 => I1,
      I1 => txeq_preset_reg2(0),
      I2 => txeq_preset_reg2(1),
      I3 => txeq_preset_reg2(3),
      I4 => txeq_preset_reg2(2),
      O => \n_0_txeq_preset[17]_i_2\
    );
\txeq_preset[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001004"
    )
    port map (
      I0 => txeq_preset_reg2(0),
      I1 => txeq_preset_reg2(3),
      I2 => txeq_preset_reg2(1),
      I3 => txeq_preset_reg2(2),
      I4 => I1,
      O => \n_0_txeq_preset[1]_i_1\
    );
\txeq_preset[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00C8"
    )
    port map (
      I0 => txeq_preset_reg2(0),
      I1 => txeq_preset_reg2(3),
      I2 => txeq_preset_reg2(2),
      I3 => I1,
      O => \n_0_txeq_preset[2]_i_1\
    );
\txeq_preset[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00003424"
    )
    port map (
      I0 => txeq_preset_reg2(1),
      I1 => txeq_preset_reg2(3),
      I2 => txeq_preset_reg2(2),
      I3 => txeq_preset_reg2(0),
      I4 => I1,
      O => \n_0_txeq_preset[3]_i_1\
    );
\txeq_preset[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000408"
    )
    port map (
      I0 => txeq_preset_reg2(0),
      I1 => txeq_preset_reg2(1),
      I2 => txeq_preset_reg2(3),
      I3 => txeq_preset_reg2(2),
      I4 => I1,
      O => \n_0_txeq_preset[7]_i_1\
    );
\txeq_preset[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAEBBFB"
    )
    port map (
      I0 => I1,
      I1 => txeq_preset_reg2(1),
      I2 => txeq_preset_reg2(0),
      I3 => txeq_preset_reg2(3),
      I4 => txeq_preset_reg2(2),
      O => \n_0_txeq_preset[8]_i_1\
    );
\txeq_preset[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEAEBABB"
    )
    port map (
      I0 => I1,
      I1 => txeq_preset_reg2(0),
      I2 => txeq_preset_reg2(3),
      I3 => txeq_preset_reg2(1),
      I4 => txeq_preset_reg2(2),
      O => \n_0_txeq_preset[9]_i_1\
    );
txeq_preset_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => '1',
      D => \n_0_FSM_onehot_fsm_tx_reg[3]\,
      Q => txeq_preset_done,
      R => \p_0_in__0\
    );
\txeq_preset_reg1_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => PIPE_TXEQ_PRESET(0),
      Q => txeq_preset_reg1(0),
      R => \p_0_in__0\
    );
\txeq_preset_reg1_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => PIPE_TXEQ_PRESET(1),
      Q => txeq_preset_reg1(1),
      R => \p_0_in__0\
    );
\txeq_preset_reg1_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => PIPE_TXEQ_PRESET(2),
      Q => txeq_preset_reg1(2),
      R => \p_0_in__0\
    );
\txeq_preset_reg1_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => PIPE_TXEQ_PRESET(3),
      Q => txeq_preset_reg1(3),
      R => \p_0_in__0\
    );
\txeq_preset_reg2_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => txeq_preset_reg1(0),
      Q => txeq_preset_reg2(0),
      R => \p_0_in__0\
    );
\txeq_preset_reg2_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => txeq_preset_reg1(1),
      Q => txeq_preset_reg2(1),
      R => \p_0_in__0\
    );
\txeq_preset_reg2_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => txeq_preset_reg1(2),
      Q => txeq_preset_reg2(2),
      R => \p_0_in__0\
    );
\txeq_preset_reg2_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => txeq_preset_reg1(3),
      Q => txeq_preset_reg2(3),
      R => \p_0_in__0\
    );
\txeq_preset_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \n_0_txeq_preset[17]_i_1__2\,
      D => \n_0_txeq_preset[0]_i_1\,
      Q => \n_0_txeq_preset_reg[0]\,
      R => '0'
    );
\txeq_preset_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \n_0_txeq_preset[17]_i_1__2\,
      D => \n_0_txeq_preset[10]_i_1\,
      Q => \n_0_txeq_preset_reg[10]\,
      R => '0'
    );
\txeq_preset_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \n_0_txeq_preset[17]_i_1__2\,
      D => \n_0_txeq_preset[11]_i_1\,
      Q => \n_0_txeq_preset_reg[11]\,
      R => '0'
    );
\txeq_preset_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \n_0_txeq_preset[17]_i_1__2\,
      D => \n_0_txeq_preset[12]_i_1\,
      Q => \n_0_txeq_preset_reg[12]\,
      R => '0'
    );
\txeq_preset_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \n_0_txeq_preset[17]_i_1__2\,
      D => \n_0_txeq_preset[13]_i_1\,
      Q => \n_0_txeq_preset_reg[13]\,
      R => '0'
    );
\txeq_preset_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \n_0_txeq_preset[17]_i_1__2\,
      D => \n_0_txeq_preset[14]_i_1\,
      Q => \n_0_txeq_preset_reg[14]\,
      R => '0'
    );
\txeq_preset_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \n_0_txeq_preset[17]_i_1__2\,
      D => \n_0_txeq_preset[15]_i_1\,
      Q => \n_0_txeq_preset_reg[15]\,
      R => '0'
    );
\txeq_preset_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \n_0_txeq_preset[17]_i_1__2\,
      D => \n_0_txeq_preset[16]_i_1\,
      Q => \n_0_txeq_preset_reg[16]\,
      R => '0'
    );
\txeq_preset_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \n_0_txeq_preset[17]_i_1__2\,
      D => \n_0_txeq_preset[17]_i_2\,
      Q => \n_0_txeq_preset_reg[17]\,
      R => '0'
    );
\txeq_preset_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \n_0_txeq_preset[17]_i_1__2\,
      D => \n_0_txeq_preset[1]_i_1\,
      Q => \n_0_txeq_preset_reg[1]\,
      R => '0'
    );
\txeq_preset_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \n_0_txeq_preset[17]_i_1__2\,
      D => \n_0_txeq_preset[2]_i_1\,
      Q => \n_0_txeq_preset_reg[2]\,
      R => '0'
    );
\txeq_preset_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \n_0_txeq_preset[17]_i_1__2\,
      D => \n_0_txeq_preset[3]_i_1\,
      Q => \n_0_txeq_preset_reg[3]\,
      R => '0'
    );
\txeq_preset_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \n_0_txeq_preset[17]_i_1__2\,
      D => '0',
      Q => \n_0_txeq_preset_reg[4]\,
      R => '0'
    );
\txeq_preset_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \n_0_txeq_preset[17]_i_1__2\,
      D => '0',
      Q => \n_0_txeq_preset_reg[5]\,
      R => '0'
    );
\txeq_preset_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \n_0_txeq_preset[17]_i_1__2\,
      D => '0',
      Q => \n_0_txeq_preset_reg[6]\,
      R => '0'
    );
\txeq_preset_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \n_0_txeq_preset[17]_i_1__2\,
      D => \n_0_txeq_preset[7]_i_1\,
      Q => \n_0_txeq_preset_reg[7]\,
      R => '0'
    );
\txeq_preset_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \n_0_txeq_preset[17]_i_1__2\,
      D => \n_0_txeq_preset[8]_i_1\,
      Q => \n_0_txeq_preset_reg[8]\,
      R => '0'
    );
\txeq_preset_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \n_0_txeq_preset[17]_i_1__2\,
      D => \n_0_txeq_preset[9]_i_1\,
      Q => \n_0_txeq_preset_reg[9]\,
      R => '0'
    );
\txeq_txcoeff[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => \n_0_txeq_preset_reg[0]\,
      I1 => \n_0_FSM_onehot_fsm_tx_reg[3]\,
      I2 => \n_0_txeq_txcoeff[0]_i_2\,
      O => \n_0_txeq_txcoeff[0]_i_1\
    );
\txeq_txcoeff[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0800FB000800"
    )
    port map (
      I0 => \^eq_txeq_deemph_out\(5),
      I1 => \n_0_txeq_txcoeff_cnt_reg[0]\,
      I2 => \n_0_txeq_txcoeff_cnt_reg[1]\,
      I3 => \n_0_FSM_onehot_fsm_tx_reg[4]\,
      I4 => \n_0_txeq_txcoeff_reg[6]\,
      I5 => \n_0_FSM_onehot_fsm_tx_reg[1]\,
      O => \n_0_txeq_txcoeff[0]_i_2\
    );
\txeq_txcoeff[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
    port map (
      I0 => \n_0_txeq_txcoeff[10]_i_2\,
      I1 => \n_0_FSM_onehot_fsm_tx_reg[3]\,
      I2 => \n_0_txeq_preset_reg[10]\,
      I3 => \n_0_FSM_onehot_fsm_tx_reg[1]\,
      I4 => \^eq_txeq_deemph_out\(13),
      O => \n_0_txeq_txcoeff[10]_i_1\
    );
\txeq_txcoeff[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAC00AC00AC00"
    )
    port map (
      I0 => \^eq_txeq_deemph_out\(14),
      I1 => \^eq_txeq_deemph_out\(13),
      I2 => \n_0_txeq_txcoeff[10]_i_3\,
      I3 => \n_0_FSM_onehot_fsm_tx_reg[4]\,
      I4 => \^eq_txeq_deemph_out\(7),
      I5 => \n_0_FSM_onehot_fsm_tx_reg[7]\,
      O => \n_0_txeq_txcoeff[10]_i_2\
    );
\txeq_txcoeff[10]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_txeq_txcoeff_cnt_reg[0]\,
      I1 => \n_0_txeq_txcoeff_cnt_reg[1]\,
      O => \n_0_txeq_txcoeff[10]_i_3\
    );
\txeq_txcoeff[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
    port map (
      I0 => \n_0_txeq_txcoeff[11]_i_2\,
      I1 => \n_0_FSM_onehot_fsm_tx_reg[3]\,
      I2 => \n_0_txeq_preset_reg[11]\,
      I3 => \n_0_FSM_onehot_fsm_tx_reg[1]\,
      I4 => \^eq_txeq_deemph_out\(14),
      O => \n_0_txeq_txcoeff[11]_i_1\
    );
\txeq_txcoeff[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAC00AC00AC00"
    )
    port map (
      I0 => \^eq_txeq_deemph_out\(15),
      I1 => \^eq_txeq_deemph_out\(14),
      I2 => \n_0_txeq_txcoeff[11]_i_3\,
      I3 => \n_0_FSM_onehot_fsm_tx_reg[4]\,
      I4 => \^eq_txeq_deemph_out\(8),
      I5 => \n_0_FSM_onehot_fsm_tx_reg[7]\,
      O => \n_0_txeq_txcoeff[11]_i_2\
    );
\txeq_txcoeff[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_txeq_txcoeff_cnt_reg[0]\,
      I1 => \n_0_txeq_txcoeff_cnt_reg[1]\,
      O => \n_0_txeq_txcoeff[11]_i_3\
    );
\txeq_txcoeff[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
    port map (
      I0 => \n_0_txeq_txcoeff[12]_i_2\,
      I1 => \n_0_FSM_onehot_fsm_tx_reg[3]\,
      I2 => \n_0_txeq_preset_reg[12]\,
      I3 => \n_0_FSM_onehot_fsm_tx_reg[1]\,
      I4 => \^eq_txeq_deemph_out\(15),
      O => \n_0_txeq_txcoeff[12]_i_1\
    );
\txeq_txcoeff[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAC00AC00AC00"
    )
    port map (
      I0 => txeq_deemph_reg2(0),
      I1 => \^eq_txeq_deemph_out\(15),
      I2 => \n_0_txeq_txcoeff[12]_i_3\,
      I3 => \n_0_FSM_onehot_fsm_tx_reg[4]\,
      I4 => \^eq_txeq_deemph_out\(9),
      I5 => \n_0_FSM_onehot_fsm_tx_reg[7]\,
      O => \n_0_txeq_txcoeff[12]_i_2\
    );
\txeq_txcoeff[12]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_txeq_txcoeff_cnt_reg[0]\,
      I1 => \n_0_txeq_txcoeff_cnt_reg[1]\,
      O => \n_0_txeq_txcoeff[12]_i_3\
    );
\txeq_txcoeff[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
    port map (
      I0 => \n_0_txeq_txcoeff[13]_i_2\,
      I1 => \n_0_FSM_onehot_fsm_tx_reg[3]\,
      I2 => \n_0_txeq_preset_reg[13]\,
      I3 => \n_0_FSM_onehot_fsm_tx_reg[1]\,
      I4 => txeq_deemph_reg2(0),
      O => \n_0_txeq_txcoeff[13]_i_1\
    );
\txeq_txcoeff[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAC00AC00AC00"
    )
    port map (
      I0 => txeq_deemph_reg2(1),
      I1 => txeq_deemph_reg2(0),
      I2 => \n_0_txeq_txcoeff[13]_i_3\,
      I3 => \n_0_FSM_onehot_fsm_tx_reg[4]\,
      I4 => \^eq_txeq_deemph_out\(10),
      I5 => \n_0_FSM_onehot_fsm_tx_reg[7]\,
      O => \n_0_txeq_txcoeff[13]_i_2\
    );
\txeq_txcoeff[13]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_txeq_txcoeff_cnt_reg[0]\,
      I1 => \n_0_txeq_txcoeff_cnt_reg[1]\,
      O => \n_0_txeq_txcoeff[13]_i_3\
    );
\txeq_txcoeff[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
    port map (
      I0 => \n_0_txeq_txcoeff[14]_i_2\,
      I1 => \n_0_FSM_onehot_fsm_tx_reg[3]\,
      I2 => \n_0_txeq_preset_reg[14]\,
      I3 => \n_0_FSM_onehot_fsm_tx_reg[1]\,
      I4 => txeq_deemph_reg2(1),
      O => \n_0_txeq_txcoeff[14]_i_1\
    );
\txeq_txcoeff[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAC00AC00AC00"
    )
    port map (
      I0 => txeq_deemph_reg2(2),
      I1 => txeq_deemph_reg2(1),
      I2 => \n_0_txeq_txcoeff[14]_i_3\,
      I3 => \n_0_FSM_onehot_fsm_tx_reg[4]\,
      I4 => \n_0_txeq_txcoeff_reg[13]\,
      I5 => \n_0_FSM_onehot_fsm_tx_reg[7]\,
      O => \n_0_txeq_txcoeff[14]_i_2\
    );
\txeq_txcoeff[14]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_txeq_txcoeff_cnt_reg[0]\,
      I1 => \n_0_txeq_txcoeff_cnt_reg[1]\,
      O => \n_0_txeq_txcoeff[14]_i_3\
    );
\txeq_txcoeff[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
    port map (
      I0 => \n_0_txeq_txcoeff[15]_i_2\,
      I1 => \n_0_FSM_onehot_fsm_tx_reg[3]\,
      I2 => \n_0_txeq_preset_reg[15]\,
      I3 => \n_0_FSM_onehot_fsm_tx_reg[1]\,
      I4 => txeq_deemph_reg2(2),
      O => \n_0_txeq_txcoeff[15]_i_1\
    );
\txeq_txcoeff[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAC00AC00AC00"
    )
    port map (
      I0 => txeq_deemph_reg2(3),
      I1 => txeq_deemph_reg2(2),
      I2 => \n_0_txeq_txcoeff[15]_i_3\,
      I3 => \n_0_FSM_onehot_fsm_tx_reg[4]\,
      I4 => \^eq_txeq_deemph_out\(11),
      I5 => \n_0_FSM_onehot_fsm_tx_reg[7]\,
      O => \n_0_txeq_txcoeff[15]_i_2\
    );
\txeq_txcoeff[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_txeq_txcoeff_cnt_reg[0]\,
      I1 => \n_0_txeq_txcoeff_cnt_reg[1]\,
      O => \n_0_txeq_txcoeff[15]_i_3\
    );
\txeq_txcoeff[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
    port map (
      I0 => \n_0_txeq_txcoeff[16]_i_2\,
      I1 => \n_0_FSM_onehot_fsm_tx_reg[3]\,
      I2 => \n_0_txeq_preset_reg[16]\,
      I3 => \n_0_FSM_onehot_fsm_tx_reg[1]\,
      I4 => txeq_deemph_reg2(3),
      O => \n_0_txeq_txcoeff[16]_i_1\
    );
\txeq_txcoeff[16]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAC00AC00AC00"
    )
    port map (
      I0 => txeq_deemph_reg2(4),
      I1 => txeq_deemph_reg2(3),
      I2 => \n_0_txeq_txcoeff[16]_i_3\,
      I3 => \n_0_FSM_onehot_fsm_tx_reg[4]\,
      I4 => \^eq_txeq_deemph_out\(12),
      I5 => \n_0_FSM_onehot_fsm_tx_reg[7]\,
      O => \n_0_txeq_txcoeff[16]_i_2\
    );
\txeq_txcoeff[16]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_txeq_txcoeff_cnt_reg[0]\,
      I1 => \n_0_txeq_txcoeff_cnt_reg[1]\,
      O => \n_0_txeq_txcoeff[16]_i_3\
    );
\txeq_txcoeff[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
    port map (
      I0 => \n_0_txeq_txcoeff[17]_i_2\,
      I1 => \n_0_FSM_onehot_fsm_tx_reg[3]\,
      I2 => \n_0_txeq_preset_reg[17]\,
      I3 => \n_0_FSM_onehot_fsm_tx_reg[1]\,
      I4 => txeq_deemph_reg2(4),
      O => \n_0_txeq_txcoeff[17]_i_1\
    );
\txeq_txcoeff[17]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAC00AC00AC00"
    )
    port map (
      I0 => txeq_deemph_reg2(5),
      I1 => txeq_deemph_reg2(4),
      I2 => \n_0_txeq_txcoeff[17]_i_3\,
      I3 => \n_0_FSM_onehot_fsm_tx_reg[4]\,
      I4 => \^eq_txeq_deemph_out\(13),
      I5 => \n_0_FSM_onehot_fsm_tx_reg[7]\,
      O => \n_0_txeq_txcoeff[17]_i_2\
    );
\txeq_txcoeff[17]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_txeq_txcoeff_cnt_reg[0]\,
      I1 => \n_0_txeq_txcoeff_cnt_reg[1]\,
      O => \n_0_txeq_txcoeff[17]_i_3\
    );
\txeq_txcoeff[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF01FFFFFFFF"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_tx_reg[1]\,
      I1 => \n_0_FSM_onehot_fsm_tx_reg[6]\,
      I2 => \n_0_FSM_onehot_fsm_tx_reg[5]\,
      I3 => \n_0_FSM_onehot_fsm_tx_reg[7]\,
      I4 => \n_0_txeq_txcoeff[18]_i_3\,
      I5 => \n_0_FSM_onehot_fsm_tx[1]_i_2\,
      O => \n_0_txeq_txcoeff[18]_i_1\
    );
\txeq_txcoeff[18]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF8A00"
    )
    port map (
      I0 => txeq_deemph_reg2(5),
      I1 => \n_0_txeq_txcoeff_cnt_reg[1]\,
      I2 => \n_0_txeq_txcoeff_cnt_reg[0]\,
      I3 => \n_0_FSM_onehot_fsm_tx_reg[4]\,
      I4 => \n_0_txeq_txcoeff[18]_i_4\,
      O => \n_0_txeq_txcoeff[18]_i_2\
    );
\txeq_txcoeff[18]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
    port map (
      I0 => txeq_control_reg2(0),
      I1 => txeq_control_reg2(1),
      I2 => \n_0_FSM_onehot_fsm_tx_reg[1]\,
      O => \n_0_txeq_txcoeff[18]_i_3\
    );
\txeq_txcoeff[18]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => \^eq_txeq_deemph_out\(14),
      I1 => \n_0_FSM_onehot_fsm_tx_reg[7]\,
      I2 => txeq_deemph_reg2(5),
      I3 => \n_0_FSM_onehot_fsm_tx_reg[1]\,
      O => \n_0_txeq_txcoeff[18]_i_4\
    );
\txeq_txcoeff[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
    port map (
      I0 => \n_0_txeq_txcoeff[1]_i_2\,
      I1 => \n_0_FSM_onehot_fsm_tx_reg[3]\,
      I2 => \n_0_txeq_preset_reg[1]\,
      I3 => \n_0_FSM_onehot_fsm_tx_reg[1]\,
      I4 => \^eq_txeq_deemph_out\(5),
      O => \n_0_txeq_txcoeff[1]_i_1\
    );
\txeq_txcoeff[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAC00AC00AC00"
    )
    port map (
      I0 => \^eq_txeq_deemph_out\(6),
      I1 => \^eq_txeq_deemph_out\(5),
      I2 => \n_0_txeq_txcoeff[1]_i_3\,
      I3 => \n_0_FSM_onehot_fsm_tx_reg[4]\,
      I4 => \n_0_txeq_txcoeff_reg[0]\,
      I5 => \n_0_FSM_onehot_fsm_tx_reg[7]\,
      O => \n_0_txeq_txcoeff[1]_i_2\
    );
\txeq_txcoeff[1]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_txeq_txcoeff_cnt_reg[0]\,
      I1 => \n_0_txeq_txcoeff_cnt_reg[1]\,
      O => \n_0_txeq_txcoeff[1]_i_3\
    );
\txeq_txcoeff[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
    port map (
      I0 => \n_0_txeq_txcoeff[2]_i_2\,
      I1 => \n_0_FSM_onehot_fsm_tx_reg[3]\,
      I2 => \n_0_txeq_preset_reg[2]\,
      I3 => \n_0_FSM_onehot_fsm_tx_reg[1]\,
      I4 => \^eq_txeq_deemph_out\(6),
      O => \n_0_txeq_txcoeff[2]_i_1\
    );
\txeq_txcoeff[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAC00AC00AC00"
    )
    port map (
      I0 => \^eq_txeq_deemph_out\(7),
      I1 => \^eq_txeq_deemph_out\(6),
      I2 => \n_0_txeq_txcoeff[2]_i_3\,
      I3 => \n_0_FSM_onehot_fsm_tx_reg[4]\,
      I4 => \^eq_txeq_deemph_out\(0),
      I5 => \n_0_FSM_onehot_fsm_tx_reg[7]\,
      O => \n_0_txeq_txcoeff[2]_i_2\
    );
\txeq_txcoeff[2]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_txeq_txcoeff_cnt_reg[0]\,
      I1 => \n_0_txeq_txcoeff_cnt_reg[1]\,
      O => \n_0_txeq_txcoeff[2]_i_3\
    );
\txeq_txcoeff[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
    port map (
      I0 => \n_0_txeq_txcoeff[3]_i_2\,
      I1 => \n_0_FSM_onehot_fsm_tx_reg[3]\,
      I2 => \n_0_txeq_preset_reg[3]\,
      I3 => \n_0_FSM_onehot_fsm_tx_reg[1]\,
      I4 => \^eq_txeq_deemph_out\(7),
      O => \n_0_txeq_txcoeff[3]_i_1\
    );
\txeq_txcoeff[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAC00AC00AC00"
    )
    port map (
      I0 => \^eq_txeq_deemph_out\(8),
      I1 => \^eq_txeq_deemph_out\(7),
      I2 => \n_0_txeq_txcoeff[3]_i_3\,
      I3 => \n_0_FSM_onehot_fsm_tx_reg[4]\,
      I4 => \^eq_txeq_deemph_out\(1),
      I5 => \n_0_FSM_onehot_fsm_tx_reg[7]\,
      O => \n_0_txeq_txcoeff[3]_i_2\
    );
\txeq_txcoeff[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_txeq_txcoeff_cnt_reg[0]\,
      I1 => \n_0_txeq_txcoeff_cnt_reg[1]\,
      O => \n_0_txeq_txcoeff[3]_i_3\
    );
\txeq_txcoeff[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
    port map (
      I0 => \n_0_txeq_txcoeff[4]_i_2\,
      I1 => \n_0_FSM_onehot_fsm_tx_reg[3]\,
      I2 => \n_0_txeq_preset_reg[4]\,
      I3 => \n_0_FSM_onehot_fsm_tx_reg[1]\,
      I4 => \^eq_txeq_deemph_out\(8),
      O => \n_0_txeq_txcoeff[4]_i_1\
    );
\txeq_txcoeff[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAC00AC00AC00"
    )
    port map (
      I0 => \^eq_txeq_deemph_out\(9),
      I1 => \^eq_txeq_deemph_out\(8),
      I2 => \n_0_txeq_txcoeff[4]_i_3\,
      I3 => \n_0_FSM_onehot_fsm_tx_reg[4]\,
      I4 => \^eq_txeq_deemph_out\(2),
      I5 => \n_0_FSM_onehot_fsm_tx_reg[7]\,
      O => \n_0_txeq_txcoeff[4]_i_2\
    );
\txeq_txcoeff[4]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_txeq_txcoeff_cnt_reg[0]\,
      I1 => \n_0_txeq_txcoeff_cnt_reg[1]\,
      O => \n_0_txeq_txcoeff[4]_i_3\
    );
\txeq_txcoeff[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
    port map (
      I0 => \n_0_txeq_txcoeff[5]_i_2\,
      I1 => \n_0_FSM_onehot_fsm_tx_reg[3]\,
      I2 => \n_0_txeq_preset_reg[5]\,
      I3 => \n_0_FSM_onehot_fsm_tx_reg[1]\,
      I4 => \^eq_txeq_deemph_out\(9),
      O => \n_0_txeq_txcoeff[5]_i_1\
    );
\txeq_txcoeff[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAC00AC00AC00"
    )
    port map (
      I0 => \^eq_txeq_deemph_out\(10),
      I1 => \^eq_txeq_deemph_out\(9),
      I2 => \n_0_txeq_txcoeff[5]_i_3\,
      I3 => \n_0_FSM_onehot_fsm_tx_reg[4]\,
      I4 => \^eq_txeq_deemph_out\(3),
      I5 => \n_0_FSM_onehot_fsm_tx_reg[7]\,
      O => \n_0_txeq_txcoeff[5]_i_2\
    );
\txeq_txcoeff[5]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_txeq_txcoeff_cnt_reg[0]\,
      I1 => \n_0_txeq_txcoeff_cnt_reg[1]\,
      O => \n_0_txeq_txcoeff[5]_i_3\
    );
\txeq_txcoeff[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
    port map (
      I0 => \n_0_txeq_txcoeff[6]_i_2\,
      I1 => \n_0_FSM_onehot_fsm_tx_reg[3]\,
      I2 => \n_0_txeq_preset_reg[6]\,
      I3 => \n_0_FSM_onehot_fsm_tx_reg[1]\,
      I4 => \^eq_txeq_deemph_out\(10),
      O => \n_0_txeq_txcoeff[6]_i_1\
    );
\txeq_txcoeff[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAC00AC00AC00"
    )
    port map (
      I0 => \n_0_txeq_txcoeff_reg[13]\,
      I1 => \^eq_txeq_deemph_out\(10),
      I2 => \n_0_txeq_txcoeff[6]_i_3\,
      I3 => \n_0_FSM_onehot_fsm_tx_reg[4]\,
      I4 => \^eq_txeq_deemph_out\(4),
      I5 => \n_0_FSM_onehot_fsm_tx_reg[7]\,
      O => \n_0_txeq_txcoeff[6]_i_2\
    );
\txeq_txcoeff[6]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_txeq_txcoeff_cnt_reg[0]\,
      I1 => \n_0_txeq_txcoeff_cnt_reg[1]\,
      O => \n_0_txeq_txcoeff[6]_i_3\
    );
\txeq_txcoeff[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
    port map (
      I0 => \n_0_txeq_txcoeff[7]_i_2\,
      I1 => \n_0_FSM_onehot_fsm_tx_reg[3]\,
      I2 => \n_0_txeq_preset_reg[7]\,
      I3 => \n_0_FSM_onehot_fsm_tx_reg[1]\,
      I4 => \n_0_txeq_txcoeff_reg[13]\,
      O => \n_0_txeq_txcoeff[7]_i_1\
    );
\txeq_txcoeff[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAC00AC00AC00"
    )
    port map (
      I0 => \^eq_txeq_deemph_out\(11),
      I1 => \n_0_txeq_txcoeff_reg[13]\,
      I2 => \n_0_txeq_txcoeff[7]_i_3\,
      I3 => \n_0_FSM_onehot_fsm_tx_reg[4]\,
      I4 => \n_0_txeq_txcoeff_reg[6]\,
      I5 => \n_0_FSM_onehot_fsm_tx_reg[7]\,
      O => \n_0_txeq_txcoeff[7]_i_2\
    );
\txeq_txcoeff[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_txeq_txcoeff_cnt_reg[0]\,
      I1 => \n_0_txeq_txcoeff_cnt_reg[1]\,
      O => \n_0_txeq_txcoeff[7]_i_3\
    );
\txeq_txcoeff[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
    port map (
      I0 => \n_0_txeq_txcoeff[8]_i_2\,
      I1 => \n_0_FSM_onehot_fsm_tx_reg[3]\,
      I2 => \n_0_txeq_preset_reg[8]\,
      I3 => \n_0_FSM_onehot_fsm_tx_reg[1]\,
      I4 => \^eq_txeq_deemph_out\(11),
      O => \n_0_txeq_txcoeff[8]_i_1\
    );
\txeq_txcoeff[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAC00AC00AC00"
    )
    port map (
      I0 => \^eq_txeq_deemph_out\(12),
      I1 => \^eq_txeq_deemph_out\(11),
      I2 => \n_0_txeq_txcoeff[8]_i_3\,
      I3 => \n_0_FSM_onehot_fsm_tx_reg[4]\,
      I4 => \^eq_txeq_deemph_out\(5),
      I5 => \n_0_FSM_onehot_fsm_tx_reg[7]\,
      O => \n_0_txeq_txcoeff[8]_i_2\
    );
\txeq_txcoeff[8]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_txeq_txcoeff_cnt_reg[0]\,
      I1 => \n_0_txeq_txcoeff_cnt_reg[1]\,
      O => \n_0_txeq_txcoeff[8]_i_3\
    );
\txeq_txcoeff[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
    port map (
      I0 => \n_0_txeq_txcoeff[9]_i_2\,
      I1 => \n_0_FSM_onehot_fsm_tx_reg[3]\,
      I2 => \n_0_txeq_preset_reg[9]\,
      I3 => \n_0_FSM_onehot_fsm_tx_reg[1]\,
      I4 => \^eq_txeq_deemph_out\(12),
      O => \n_0_txeq_txcoeff[9]_i_1\
    );
\txeq_txcoeff[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAC00AC00AC00"
    )
    port map (
      I0 => \^eq_txeq_deemph_out\(13),
      I1 => \^eq_txeq_deemph_out\(12),
      I2 => \n_0_txeq_txcoeff[9]_i_3\,
      I3 => \n_0_FSM_onehot_fsm_tx_reg[4]\,
      I4 => \^eq_txeq_deemph_out\(6),
      I5 => \n_0_FSM_onehot_fsm_tx_reg[7]\,
      O => \n_0_txeq_txcoeff[9]_i_2\
    );
\txeq_txcoeff[9]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_txeq_txcoeff_cnt_reg[0]\,
      I1 => \n_0_txeq_txcoeff_cnt_reg[1]\,
      O => \n_0_txeq_txcoeff[9]_i_3\
    );
\txeq_txcoeff_cnt[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4444F444"
    )
    port map (
      I0 => \n_0_txeq_txcoeff_cnt_reg[0]\,
      I1 => \n_0_FSM_onehot_fsm_tx_reg[4]\,
      I2 => \n_0_FSM_onehot_fsm_tx_reg[1]\,
      I3 => txeq_control_reg2(1),
      I4 => txeq_control_reg2(0),
      O => txeq_txcoeff_cnt(0)
    );
\txeq_txcoeff_cnt[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_tx_reg[4]\,
      I1 => \n_0_txeq_txcoeff_cnt_reg[1]\,
      I2 => \n_0_txeq_txcoeff_cnt_reg[0]\,
      O => txeq_txcoeff_cnt(1)
    );
\txeq_txcoeff_cnt_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => '1',
      D => txeq_txcoeff_cnt(0),
      Q => \n_0_txeq_txcoeff_cnt_reg[0]\,
      R => \p_0_in__0\
    );
\txeq_txcoeff_cnt_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => '1',
      D => txeq_txcoeff_cnt(1),
      Q => \n_0_txeq_txcoeff_cnt_reg[1]\,
      R => \p_0_in__0\
    );
\txeq_txcoeff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \n_0_txeq_txcoeff[18]_i_1\,
      D => \n_0_txeq_txcoeff[0]_i_1\,
      Q => \n_0_txeq_txcoeff_reg[0]\,
      R => \p_0_in__0\
    );
\txeq_txcoeff_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \n_0_txeq_txcoeff[18]_i_1\,
      D => \n_0_txeq_txcoeff[10]_i_1\,
      Q => \^eq_txeq_deemph_out\(8),
      R => \p_0_in__0\
    );
\txeq_txcoeff_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \n_0_txeq_txcoeff[18]_i_1\,
      D => \n_0_txeq_txcoeff[11]_i_1\,
      Q => \^eq_txeq_deemph_out\(9),
      R => \p_0_in__0\
    );
\txeq_txcoeff_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \n_0_txeq_txcoeff[18]_i_1\,
      D => \n_0_txeq_txcoeff[12]_i_1\,
      Q => \^eq_txeq_deemph_out\(10),
      R => \p_0_in__0\
    );
\txeq_txcoeff_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \n_0_txeq_txcoeff[18]_i_1\,
      D => \n_0_txeq_txcoeff[13]_i_1\,
      Q => \n_0_txeq_txcoeff_reg[13]\,
      R => \p_0_in__0\
    );
\txeq_txcoeff_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \n_0_txeq_txcoeff[18]_i_1\,
      D => \n_0_txeq_txcoeff[14]_i_1\,
      Q => \^eq_txeq_deemph_out\(11),
      R => \p_0_in__0\
    );
\txeq_txcoeff_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \n_0_txeq_txcoeff[18]_i_1\,
      D => \n_0_txeq_txcoeff[15]_i_1\,
      Q => \^eq_txeq_deemph_out\(12),
      R => \p_0_in__0\
    );
\txeq_txcoeff_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \n_0_txeq_txcoeff[18]_i_1\,
      D => \n_0_txeq_txcoeff[16]_i_1\,
      Q => \^eq_txeq_deemph_out\(13),
      R => \p_0_in__0\
    );
\txeq_txcoeff_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \n_0_txeq_txcoeff[18]_i_1\,
      D => \n_0_txeq_txcoeff[17]_i_1\,
      Q => \^eq_txeq_deemph_out\(14),
      R => \p_0_in__0\
    );
\txeq_txcoeff_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \n_0_txeq_txcoeff[18]_i_1\,
      D => \n_0_txeq_txcoeff[18]_i_2\,
      Q => \^eq_txeq_deemph_out\(15),
      R => \p_0_in__0\
    );
\txeq_txcoeff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \n_0_txeq_txcoeff[18]_i_1\,
      D => \n_0_txeq_txcoeff[1]_i_1\,
      Q => \^eq_txeq_deemph_out\(0),
      R => \p_0_in__0\
    );
\txeq_txcoeff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \n_0_txeq_txcoeff[18]_i_1\,
      D => \n_0_txeq_txcoeff[2]_i_1\,
      Q => \^eq_txeq_deemph_out\(1),
      R => \p_0_in__0\
    );
\txeq_txcoeff_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \n_0_txeq_txcoeff[18]_i_1\,
      D => \n_0_txeq_txcoeff[3]_i_1\,
      Q => \^eq_txeq_deemph_out\(2),
      R => \p_0_in__0\
    );
\txeq_txcoeff_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \n_0_txeq_txcoeff[18]_i_1\,
      D => \n_0_txeq_txcoeff[4]_i_1\,
      Q => \^eq_txeq_deemph_out\(3),
      R => \p_0_in__0\
    );
\txeq_txcoeff_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \n_0_txeq_txcoeff[18]_i_1\,
      D => \n_0_txeq_txcoeff[5]_i_1\,
      Q => \^eq_txeq_deemph_out\(4),
      R => \p_0_in__0\
    );
\txeq_txcoeff_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \n_0_txeq_txcoeff[18]_i_1\,
      D => \n_0_txeq_txcoeff[6]_i_1\,
      Q => \n_0_txeq_txcoeff_reg[6]\,
      R => \p_0_in__0\
    );
\txeq_txcoeff_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \n_0_txeq_txcoeff[18]_i_1\,
      D => \n_0_txeq_txcoeff[7]_i_1\,
      Q => \^eq_txeq_deemph_out\(5),
      R => \p_0_in__0\
    );
\txeq_txcoeff_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \n_0_txeq_txcoeff[18]_i_1\,
      D => \n_0_txeq_txcoeff[8]_i_1\,
      Q => \^eq_txeq_deemph_out\(6),
      R => \p_0_in__0\
    );
\txeq_txcoeff_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \n_0_txeq_txcoeff[18]_i_1\,
      D => \n_0_txeq_txcoeff[9]_i_1\,
      Q => \^eq_txeq_deemph_out\(7),
      R => \p_0_in__0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_7x_0_pcie3_7x_0_pipe_eq_14 is
  port (
    EQ_TXEQ_DEEMPH_OUT : out STD_LOGIC_VECTOR ( 15 downto 0 );
    PIPE_TXEQ_DONE : out STD_LOGIC_VECTOR ( 0 to 0 );
    PIPE_RXEQ_DONE : out STD_LOGIC_VECTOR ( 0 to 0 );
    TXPRECURSOR : out STD_LOGIC_VECTOR ( 4 downto 0 );
    TXMAINCURSOR : out STD_LOGIC_VECTOR ( 6 downto 0 );
    TXPOSTCURSOR : out STD_LOGIC_VECTOR ( 4 downto 0 );
    PIPERX3EQLPNEWTXCOEFFORPRESET : out STD_LOGIC_VECTOR ( 17 downto 0 );
    pipe_rx3_eq_lffs_sel : out STD_LOGIC;
    O24 : out STD_LOGIC;
    I1 : in STD_LOGIC;
    \p_0_in__0\ : in STD_LOGIC;
    I2 : in STD_LOGIC;
    PIPE_TXEQ_CONTROL : in STD_LOGIC_VECTOR ( 1 downto 0 );
    PIPE_TXEQ_DEEMPH : in STD_LOGIC_VECTOR ( 5 downto 0 );
    PIPE_TXEQ_PRESET : in STD_LOGIC_VECTOR ( 3 downto 0 );
    p_43_out : in STD_LOGIC;
    PIPE_RXEQ_PRESET : in STD_LOGIC_VECTOR ( 2 downto 0 );
    PIPE_RXEQ_CONTROL : in STD_LOGIC_VECTOR ( 1 downto 0 );
    PIPE_RXEQ_TXPRESET : in STD_LOGIC_VECTOR ( 3 downto 0 );
    PIPE_RXEQ_LFFS : in STD_LOGIC_VECTOR ( 5 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_7x_0_pcie3_7x_0_pipe_eq_14 : entity is "pcie3_7x_0_pipe_eq";
end pcie3_7x_0_pcie3_7x_0_pipe_eq_14;

architecture STRUCTURE of pcie3_7x_0_pcie3_7x_0_pipe_eq_14 is
  signal \^eq_txeq_deemph_out\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^o24\ : STD_LOGIC;
  signal gen3_reg1 : STD_LOGIC;
  signal gen3_reg2 : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm_tx[1]_i_1__2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm_tx[1]_i_2__2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm_tx[3]_i_1__2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm_tx[4]_i_1__2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm_tx[4]_i_2__2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm_tx[5]_i_1__2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm_tx[6]_i_1__2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm_tx[6]_i_2__2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm_tx[6]_i_3__2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm_tx[7]_i_1__2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm_tx_reg[0]\ : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \n_0_FSM_onehot_fsm_tx_reg[0]\ : signal is "yes";
  signal \n_0_FSM_onehot_fsm_tx_reg[1]\ : STD_LOGIC;
  attribute RTL_KEEP of \n_0_FSM_onehot_fsm_tx_reg[1]\ : signal is "yes";
  signal \n_0_FSM_onehot_fsm_tx_reg[2]\ : STD_LOGIC;
  attribute RTL_KEEP of \n_0_FSM_onehot_fsm_tx_reg[2]\ : signal is "yes";
  signal \n_0_FSM_onehot_fsm_tx_reg[3]\ : STD_LOGIC;
  attribute RTL_KEEP of \n_0_FSM_onehot_fsm_tx_reg[3]\ : signal is "yes";
  signal \n_0_FSM_onehot_fsm_tx_reg[4]\ : STD_LOGIC;
  attribute RTL_KEEP of \n_0_FSM_onehot_fsm_tx_reg[4]\ : signal is "yes";
  signal \n_0_FSM_onehot_fsm_tx_reg[5]\ : STD_LOGIC;
  attribute RTL_KEEP of \n_0_FSM_onehot_fsm_tx_reg[5]\ : signal is "yes";
  signal \n_0_FSM_onehot_fsm_tx_reg[6]\ : STD_LOGIC;
  attribute RTL_KEEP of \n_0_FSM_onehot_fsm_tx_reg[6]\ : signal is "yes";
  signal \n_0_FSM_onehot_fsm_tx_reg[7]\ : STD_LOGIC;
  attribute RTL_KEEP of \n_0_FSM_onehot_fsm_tx_reg[7]\ : signal is "yes";
  signal \n_0_FSM_sequential_fsm_rx[0]_i_1__2\ : STD_LOGIC;
  signal \n_0_FSM_sequential_fsm_rx[0]_i_2__2\ : STD_LOGIC;
  signal \n_0_FSM_sequential_fsm_rx[1]_i_3__2\ : STD_LOGIC;
  signal \n_0_FSM_sequential_fsm_rx_reg[0]\ : STD_LOGIC;
  attribute RTL_KEEP of \n_0_FSM_sequential_fsm_rx_reg[0]\ : signal is "yes";
  signal \n_0_FSM_sequential_fsm_rx_reg[1]\ : STD_LOGIC;
  attribute RTL_KEEP of \n_0_FSM_sequential_fsm_rx_reg[1]\ : signal is "yes";
  signal \n_0_FSM_sequential_fsm_rx_reg[2]\ : STD_LOGIC;
  attribute RTL_KEEP of \n_0_FSM_sequential_fsm_rx_reg[2]\ : signal is "yes";
  signal n_0_rxeq_adapt_done_reg_reg : STD_LOGIC;
  signal \n_0_rxeq_cnt_reg[0]\ : STD_LOGIC;
  signal \n_0_rxeq_cnt_reg[1]\ : STD_LOGIC;
  signal \n_0_rxeq_cnt_reg[2]\ : STD_LOGIC;
  signal \n_0_rxeq_fs[5]_i_1__2\ : STD_LOGIC;
  signal \n_0_rxeq_lf[5]_i_1__2\ : STD_LOGIC;
  signal n_0_rxeq_lffs_sel_reg : STD_LOGIC;
  signal n_0_rxeq_new_txcoeff_req_reg : STD_LOGIC;
  signal \n_0_rxeq_preset[0]_i_1__2\ : STD_LOGIC;
  signal \n_0_rxeq_preset[1]_i_1__2\ : STD_LOGIC;
  signal \n_0_rxeq_preset[2]_i_1__2\ : STD_LOGIC;
  signal \n_0_rxeq_preset[2]_i_2__2\ : STD_LOGIC;
  signal n_0_rxeq_preset_valid_reg : STD_LOGIC;
  signal n_0_rxeq_scan_i : STD_LOGIC;
  signal \n_0_rxeq_txcoeff_reg[10]\ : STD_LOGIC;
  signal \n_0_rxeq_txcoeff_reg[11]\ : STD_LOGIC;
  signal \n_0_rxeq_txcoeff_reg[12]\ : STD_LOGIC;
  signal \n_0_rxeq_txcoeff_reg[13]\ : STD_LOGIC;
  signal \n_0_rxeq_txcoeff_reg[14]\ : STD_LOGIC;
  signal \n_0_rxeq_txcoeff_reg[15]\ : STD_LOGIC;
  signal \n_0_rxeq_txcoeff_reg[16]\ : STD_LOGIC;
  signal \n_0_rxeq_txcoeff_reg[17]\ : STD_LOGIC;
  signal \n_0_rxeq_txcoeff_reg[6]\ : STD_LOGIC;
  signal \n_0_rxeq_txcoeff_reg[7]\ : STD_LOGIC;
  signal \n_0_rxeq_txcoeff_reg[8]\ : STD_LOGIC;
  signal \n_0_rxeq_txcoeff_reg[9]\ : STD_LOGIC;
  signal \n_0_rxeq_txpreset[3]_i_1__2\ : STD_LOGIC;
  signal \n_0_txeq_preset[0]_i_1__2\ : STD_LOGIC;
  signal \n_0_txeq_preset[10]_i_1__2\ : STD_LOGIC;
  signal \n_0_txeq_preset[11]_i_1__2\ : STD_LOGIC;
  signal \n_0_txeq_preset[12]_i_1__2\ : STD_LOGIC;
  signal \n_0_txeq_preset[13]_i_1__2\ : STD_LOGIC;
  signal \n_0_txeq_preset[14]_i_1__2\ : STD_LOGIC;
  signal \n_0_txeq_preset[15]_i_1__2\ : STD_LOGIC;
  signal \n_0_txeq_preset[16]_i_1__2\ : STD_LOGIC;
  signal \n_0_txeq_preset[17]_i_1\ : STD_LOGIC;
  signal \n_0_txeq_preset[17]_i_2__2\ : STD_LOGIC;
  signal \n_0_txeq_preset[1]_i_1__2\ : STD_LOGIC;
  signal \n_0_txeq_preset[2]_i_1__2\ : STD_LOGIC;
  signal \n_0_txeq_preset[3]_i_1__2\ : STD_LOGIC;
  signal \n_0_txeq_preset[7]_i_1__2\ : STD_LOGIC;
  signal \n_0_txeq_preset[8]_i_1__2\ : STD_LOGIC;
  signal \n_0_txeq_preset[9]_i_1__2\ : STD_LOGIC;
  signal \n_0_txeq_preset_reg[0]\ : STD_LOGIC;
  signal \n_0_txeq_preset_reg[10]\ : STD_LOGIC;
  signal \n_0_txeq_preset_reg[11]\ : STD_LOGIC;
  signal \n_0_txeq_preset_reg[12]\ : STD_LOGIC;
  signal \n_0_txeq_preset_reg[13]\ : STD_LOGIC;
  signal \n_0_txeq_preset_reg[14]\ : STD_LOGIC;
  signal \n_0_txeq_preset_reg[15]\ : STD_LOGIC;
  signal \n_0_txeq_preset_reg[16]\ : STD_LOGIC;
  signal \n_0_txeq_preset_reg[17]\ : STD_LOGIC;
  signal \n_0_txeq_preset_reg[1]\ : STD_LOGIC;
  signal \n_0_txeq_preset_reg[2]\ : STD_LOGIC;
  signal \n_0_txeq_preset_reg[3]\ : STD_LOGIC;
  signal \n_0_txeq_preset_reg[4]\ : STD_LOGIC;
  signal \n_0_txeq_preset_reg[5]\ : STD_LOGIC;
  signal \n_0_txeq_preset_reg[6]\ : STD_LOGIC;
  signal \n_0_txeq_preset_reg[7]\ : STD_LOGIC;
  signal \n_0_txeq_preset_reg[8]\ : STD_LOGIC;
  signal \n_0_txeq_preset_reg[9]\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[0]_i_1__2\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[0]_i_2__2\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[10]_i_1__2\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[10]_i_2__2\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[10]_i_3__2\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[11]_i_1__2\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[11]_i_2__2\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[11]_i_3__2\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[12]_i_1__2\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[12]_i_2__2\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[12]_i_3__2\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[13]_i_1__2\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[13]_i_2__2\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[13]_i_3__2\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[14]_i_1__2\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[14]_i_2__2\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[14]_i_3__2\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[15]_i_1__2\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[15]_i_2__2\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[15]_i_3__2\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[16]_i_1__2\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[16]_i_2__2\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[16]_i_3__2\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[17]_i_1__2\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[17]_i_2__2\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[17]_i_3__2\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[18]_i_1__2\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[18]_i_2__2\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[18]_i_3__2\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[18]_i_4__2\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[1]_i_1__2\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[1]_i_2__2\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[1]_i_3__2\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[2]_i_1__2\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[2]_i_2__2\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[2]_i_3__2\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[3]_i_1__2\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[3]_i_2__2\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[3]_i_3__2\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[4]_i_1__2\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[4]_i_2__2\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[4]_i_3__2\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[5]_i_1__2\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[5]_i_2__2\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[5]_i_3__2\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[6]_i_1__2\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[6]_i_2__2\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[6]_i_3__2\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[7]_i_1__2\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[7]_i_2__2\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[7]_i_3__2\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[8]_i_1__2\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[8]_i_2__2\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[8]_i_3__2\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[9]_i_1__2\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[9]_i_2__2\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[9]_i_3__2\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff_cnt_reg[0]\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff_cnt_reg[1]\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff_reg[0]\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff_reg[13]\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff_reg[6]\ : STD_LOGIC;
  signal n_1_rxeq_scan_i : STD_LOGIC;
  signal n_23_rxeq_scan_i : STD_LOGIC;
  signal n_24_rxeq_scan_i : STD_LOGIC;
  signal n_25_rxeq_scan_i : STD_LOGIC;
  signal n_3_rxeq_scan_i : STD_LOGIC;
  signal rxeq_cnt : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal rxeq_control_reg1 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal rxeq_control_reg2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal rxeq_done : STD_LOGIC;
  signal rxeq_fs : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \rxeq_fs__0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal rxeq_lf : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \rxeq_lf__0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal rxeq_lffs_reg1 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal rxeq_lffs_reg2 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal rxeq_new_txcoeff : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \rxeq_new_txcoeff__0\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal rxeq_new_txcoeff_req : STD_LOGIC;
  signal \rxeq_preset__0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal rxeq_preset_reg1 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal rxeq_preset_reg2 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal rxeq_preset_valid : STD_LOGIC;
  signal rxeq_txcoeff : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \rxeq_txcoeff__0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal rxeq_txpreset : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \rxeq_txpreset__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rxeq_txpreset_reg1 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rxeq_txpreset_reg2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rxeq_user_en_reg1 : STD_LOGIC;
  signal rxeq_user_en_reg2 : STD_LOGIC;
  signal rxeq_user_mode_reg1 : STD_LOGIC;
  signal rxeq_user_mode_reg2 : STD_LOGIC;
  signal rxeq_user_txcoeff_reg1 : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal rxeq_user_txcoeff_reg2 : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal txeq_control_reg1 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal txeq_control_reg2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal txeq_deemph_reg1 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal txeq_deemph_reg2 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal txeq_preset_done : STD_LOGIC;
  signal txeq_preset_reg1 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal txeq_preset_reg2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal txeq_txcoeff_cnt : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute KEEP : string;
  attribute KEEP of \FSM_onehot_fsm_tx_reg[0]\ : label is "yes";
  attribute KEEP of \FSM_onehot_fsm_tx_reg[1]\ : label is "yes";
  attribute KEEP of \FSM_onehot_fsm_tx_reg[2]\ : label is "yes";
  attribute KEEP of \FSM_onehot_fsm_tx_reg[3]\ : label is "yes";
  attribute KEEP of \FSM_onehot_fsm_tx_reg[4]\ : label is "yes";
  attribute KEEP of \FSM_onehot_fsm_tx_reg[5]\ : label is "yes";
  attribute KEEP of \FSM_onehot_fsm_tx_reg[6]\ : label is "yes";
  attribute KEEP of \FSM_onehot_fsm_tx_reg[7]\ : label is "yes";
  attribute KEEP of \FSM_sequential_fsm_rx_reg[0]\ : label is "yes";
  attribute KEEP of \FSM_sequential_fsm_rx_reg[1]\ : label is "yes";
  attribute KEEP of \FSM_sequential_fsm_rx_reg[2]\ : label is "yes";
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of gen3_reg1_reg : label is std.standard.true;
  attribute KEEP of gen3_reg1_reg : label is "yes";
  attribute ASYNC_REG of gen3_reg2_reg : label is std.standard.true;
  attribute KEEP of gen3_reg2_reg : label is "yes";
  attribute ASYNC_REG of \rxeq_control_reg1_reg[0]\ : label is std.standard.true;
  attribute KEEP of \rxeq_control_reg1_reg[0]\ : label is "yes";
  attribute ASYNC_REG of \rxeq_control_reg1_reg[1]\ : label is std.standard.true;
  attribute KEEP of \rxeq_control_reg1_reg[1]\ : label is "yes";
  attribute ASYNC_REG of \rxeq_control_reg2_reg[0]\ : label is std.standard.true;
  attribute KEEP of \rxeq_control_reg2_reg[0]\ : label is "yes";
  attribute ASYNC_REG of \rxeq_control_reg2_reg[1]\ : label is std.standard.true;
  attribute KEEP of \rxeq_control_reg2_reg[1]\ : label is "yes";
  attribute ASYNC_REG of \rxeq_lffs_reg1_reg[0]\ : label is std.standard.true;
  attribute KEEP of \rxeq_lffs_reg1_reg[0]\ : label is "yes";
  attribute ASYNC_REG of \rxeq_lffs_reg1_reg[1]\ : label is std.standard.true;
  attribute KEEP of \rxeq_lffs_reg1_reg[1]\ : label is "yes";
  attribute ASYNC_REG of \rxeq_lffs_reg1_reg[2]\ : label is std.standard.true;
  attribute KEEP of \rxeq_lffs_reg1_reg[2]\ : label is "yes";
  attribute ASYNC_REG of \rxeq_lffs_reg1_reg[3]\ : label is std.standard.true;
  attribute KEEP of \rxeq_lffs_reg1_reg[3]\ : label is "yes";
  attribute ASYNC_REG of \rxeq_lffs_reg1_reg[4]\ : label is std.standard.true;
  attribute KEEP of \rxeq_lffs_reg1_reg[4]\ : label is "yes";
  attribute ASYNC_REG of \rxeq_lffs_reg1_reg[5]\ : label is std.standard.true;
  attribute KEEP of \rxeq_lffs_reg1_reg[5]\ : label is "yes";
  attribute ASYNC_REG of \rxeq_lffs_reg2_reg[0]\ : label is std.standard.true;
  attribute KEEP of \rxeq_lffs_reg2_reg[0]\ : label is "yes";
  attribute ASYNC_REG of \rxeq_lffs_reg2_reg[1]\ : label is std.standard.true;
  attribute KEEP of \rxeq_lffs_reg2_reg[1]\ : label is "yes";
  attribute ASYNC_REG of \rxeq_lffs_reg2_reg[2]\ : label is std.standard.true;
  attribute KEEP of \rxeq_lffs_reg2_reg[2]\ : label is "yes";
  attribute ASYNC_REG of \rxeq_lffs_reg2_reg[3]\ : label is std.standard.true;
  attribute KEEP of \rxeq_lffs_reg2_reg[3]\ : label is "yes";
  attribute ASYNC_REG of \rxeq_lffs_reg2_reg[4]\ : label is std.standard.true;
  attribute KEEP of \rxeq_lffs_reg2_reg[4]\ : label is "yes";
  attribute ASYNC_REG of \rxeq_lffs_reg2_reg[5]\ : label is std.standard.true;
  attribute KEEP of \rxeq_lffs_reg2_reg[5]\ : label is "yes";
  attribute ASYNC_REG of \rxeq_preset_reg1_reg[0]\ : label is std.standard.true;
  attribute KEEP of \rxeq_preset_reg1_reg[0]\ : label is "yes";
  attribute ASYNC_REG of \rxeq_preset_reg1_reg[1]\ : label is std.standard.true;
  attribute KEEP of \rxeq_preset_reg1_reg[1]\ : label is "yes";
  attribute ASYNC_REG of \rxeq_preset_reg1_reg[2]\ : label is std.standard.true;
  attribute KEEP of \rxeq_preset_reg1_reg[2]\ : label is "yes";
  attribute ASYNC_REG of \rxeq_preset_reg2_reg[0]\ : label is std.standard.true;
  attribute KEEP of \rxeq_preset_reg2_reg[0]\ : label is "yes";
  attribute ASYNC_REG of \rxeq_preset_reg2_reg[1]\ : label is std.standard.true;
  attribute KEEP of \rxeq_preset_reg2_reg[1]\ : label is "yes";
  attribute ASYNC_REG of \rxeq_preset_reg2_reg[2]\ : label is std.standard.true;
  attribute KEEP of \rxeq_preset_reg2_reg[2]\ : label is "yes";
  attribute ASYNC_REG of \rxeq_txpreset_reg1_reg[0]\ : label is std.standard.true;
  attribute KEEP of \rxeq_txpreset_reg1_reg[0]\ : label is "yes";
  attribute ASYNC_REG of \rxeq_txpreset_reg1_reg[1]\ : label is std.standard.true;
  attribute KEEP of \rxeq_txpreset_reg1_reg[1]\ : label is "yes";
  attribute ASYNC_REG of \rxeq_txpreset_reg1_reg[2]\ : label is std.standard.true;
  attribute KEEP of \rxeq_txpreset_reg1_reg[2]\ : label is "yes";
  attribute ASYNC_REG of \rxeq_txpreset_reg1_reg[3]\ : label is std.standard.true;
  attribute KEEP of \rxeq_txpreset_reg1_reg[3]\ : label is "yes";
  attribute ASYNC_REG of \rxeq_txpreset_reg2_reg[0]\ : label is std.standard.true;
  attribute KEEP of \rxeq_txpreset_reg2_reg[0]\ : label is "yes";
  attribute ASYNC_REG of \rxeq_txpreset_reg2_reg[1]\ : label is std.standard.true;
  attribute KEEP of \rxeq_txpreset_reg2_reg[1]\ : label is "yes";
  attribute ASYNC_REG of \rxeq_txpreset_reg2_reg[2]\ : label is std.standard.true;
  attribute KEEP of \rxeq_txpreset_reg2_reg[2]\ : label is "yes";
  attribute ASYNC_REG of \rxeq_txpreset_reg2_reg[3]\ : label is std.standard.true;
  attribute KEEP of \rxeq_txpreset_reg2_reg[3]\ : label is "yes";
  attribute ASYNC_REG of rxeq_user_en_reg1_reg : label is std.standard.true;
  attribute KEEP of rxeq_user_en_reg1_reg : label is "yes";
  attribute ASYNC_REG of rxeq_user_en_reg2_reg : label is std.standard.true;
  attribute KEEP of rxeq_user_en_reg2_reg : label is "yes";
  attribute ASYNC_REG of rxeq_user_mode_reg1_reg : label is std.standard.true;
  attribute KEEP of rxeq_user_mode_reg1_reg : label is "yes";
  attribute ASYNC_REG of rxeq_user_mode_reg2_reg : label is std.standard.true;
  attribute KEEP of rxeq_user_mode_reg2_reg : label is "yes";
  attribute ASYNC_REG of \rxeq_user_txcoeff_reg1_reg[0]\ : label is std.standard.true;
  attribute KEEP of \rxeq_user_txcoeff_reg1_reg[0]\ : label is "yes";
  attribute ASYNC_REG of \rxeq_user_txcoeff_reg1_reg[10]\ : label is std.standard.true;
  attribute KEEP of \rxeq_user_txcoeff_reg1_reg[10]\ : label is "yes";
  attribute ASYNC_REG of \rxeq_user_txcoeff_reg1_reg[11]\ : label is std.standard.true;
  attribute KEEP of \rxeq_user_txcoeff_reg1_reg[11]\ : label is "yes";
  attribute ASYNC_REG of \rxeq_user_txcoeff_reg1_reg[12]\ : label is std.standard.true;
  attribute KEEP of \rxeq_user_txcoeff_reg1_reg[12]\ : label is "yes";
  attribute ASYNC_REG of \rxeq_user_txcoeff_reg1_reg[13]\ : label is std.standard.true;
  attribute KEEP of \rxeq_user_txcoeff_reg1_reg[13]\ : label is "yes";
  attribute ASYNC_REG of \rxeq_user_txcoeff_reg1_reg[14]\ : label is std.standard.true;
  attribute KEEP of \rxeq_user_txcoeff_reg1_reg[14]\ : label is "yes";
  attribute ASYNC_REG of \rxeq_user_txcoeff_reg1_reg[15]\ : label is std.standard.true;
  attribute KEEP of \rxeq_user_txcoeff_reg1_reg[15]\ : label is "yes";
  attribute ASYNC_REG of \rxeq_user_txcoeff_reg1_reg[16]\ : label is std.standard.true;
  attribute KEEP of \rxeq_user_txcoeff_reg1_reg[16]\ : label is "yes";
  attribute ASYNC_REG of \rxeq_user_txcoeff_reg1_reg[17]\ : label is std.standard.true;
  attribute KEEP of \rxeq_user_txcoeff_reg1_reg[17]\ : label is "yes";
  attribute ASYNC_REG of \rxeq_user_txcoeff_reg1_reg[1]\ : label is std.standard.true;
  attribute KEEP of \rxeq_user_txcoeff_reg1_reg[1]\ : label is "yes";
  attribute ASYNC_REG of \rxeq_user_txcoeff_reg1_reg[2]\ : label is std.standard.true;
  attribute KEEP of \rxeq_user_txcoeff_reg1_reg[2]\ : label is "yes";
  attribute ASYNC_REG of \rxeq_user_txcoeff_reg1_reg[3]\ : label is std.standard.true;
  attribute KEEP of \rxeq_user_txcoeff_reg1_reg[3]\ : label is "yes";
  attribute ASYNC_REG of \rxeq_user_txcoeff_reg1_reg[4]\ : label is std.standard.true;
  attribute KEEP of \rxeq_user_txcoeff_reg1_reg[4]\ : label is "yes";
  attribute ASYNC_REG of \rxeq_user_txcoeff_reg1_reg[5]\ : label is std.standard.true;
  attribute KEEP of \rxeq_user_txcoeff_reg1_reg[5]\ : label is "yes";
  attribute ASYNC_REG of \rxeq_user_txcoeff_reg1_reg[6]\ : label is std.standard.true;
  attribute KEEP of \rxeq_user_txcoeff_reg1_reg[6]\ : label is "yes";
  attribute ASYNC_REG of \rxeq_user_txcoeff_reg1_reg[7]\ : label is std.standard.true;
  attribute KEEP of \rxeq_user_txcoeff_reg1_reg[7]\ : label is "yes";
  attribute ASYNC_REG of \rxeq_user_txcoeff_reg1_reg[8]\ : label is std.standard.true;
  attribute KEEP of \rxeq_user_txcoeff_reg1_reg[8]\ : label is "yes";
  attribute ASYNC_REG of \rxeq_user_txcoeff_reg1_reg[9]\ : label is std.standard.true;
  attribute KEEP of \rxeq_user_txcoeff_reg1_reg[9]\ : label is "yes";
  attribute ASYNC_REG of \rxeq_user_txcoeff_reg2_reg[0]\ : label is std.standard.true;
  attribute KEEP of \rxeq_user_txcoeff_reg2_reg[0]\ : label is "yes";
  attribute ASYNC_REG of \rxeq_user_txcoeff_reg2_reg[10]\ : label is std.standard.true;
  attribute KEEP of \rxeq_user_txcoeff_reg2_reg[10]\ : label is "yes";
  attribute ASYNC_REG of \rxeq_user_txcoeff_reg2_reg[11]\ : label is std.standard.true;
  attribute KEEP of \rxeq_user_txcoeff_reg2_reg[11]\ : label is "yes";
  attribute ASYNC_REG of \rxeq_user_txcoeff_reg2_reg[12]\ : label is std.standard.true;
  attribute KEEP of \rxeq_user_txcoeff_reg2_reg[12]\ : label is "yes";
  attribute ASYNC_REG of \rxeq_user_txcoeff_reg2_reg[13]\ : label is std.standard.true;
  attribute KEEP of \rxeq_user_txcoeff_reg2_reg[13]\ : label is "yes";
  attribute ASYNC_REG of \rxeq_user_txcoeff_reg2_reg[14]\ : label is std.standard.true;
  attribute KEEP of \rxeq_user_txcoeff_reg2_reg[14]\ : label is "yes";
  attribute ASYNC_REG of \rxeq_user_txcoeff_reg2_reg[15]\ : label is std.standard.true;
  attribute KEEP of \rxeq_user_txcoeff_reg2_reg[15]\ : label is "yes";
  attribute ASYNC_REG of \rxeq_user_txcoeff_reg2_reg[16]\ : label is std.standard.true;
  attribute KEEP of \rxeq_user_txcoeff_reg2_reg[16]\ : label is "yes";
  attribute ASYNC_REG of \rxeq_user_txcoeff_reg2_reg[17]\ : label is std.standard.true;
  attribute KEEP of \rxeq_user_txcoeff_reg2_reg[17]\ : label is "yes";
  attribute ASYNC_REG of \rxeq_user_txcoeff_reg2_reg[1]\ : label is std.standard.true;
  attribute KEEP of \rxeq_user_txcoeff_reg2_reg[1]\ : label is "yes";
  attribute ASYNC_REG of \rxeq_user_txcoeff_reg2_reg[2]\ : label is std.standard.true;
  attribute KEEP of \rxeq_user_txcoeff_reg2_reg[2]\ : label is "yes";
  attribute ASYNC_REG of \rxeq_user_txcoeff_reg2_reg[3]\ : label is std.standard.true;
  attribute KEEP of \rxeq_user_txcoeff_reg2_reg[3]\ : label is "yes";
  attribute ASYNC_REG of \rxeq_user_txcoeff_reg2_reg[4]\ : label is std.standard.true;
  attribute KEEP of \rxeq_user_txcoeff_reg2_reg[4]\ : label is "yes";
  attribute ASYNC_REG of \rxeq_user_txcoeff_reg2_reg[5]\ : label is std.standard.true;
  attribute KEEP of \rxeq_user_txcoeff_reg2_reg[5]\ : label is "yes";
  attribute ASYNC_REG of \rxeq_user_txcoeff_reg2_reg[6]\ : label is std.standard.true;
  attribute KEEP of \rxeq_user_txcoeff_reg2_reg[6]\ : label is "yes";
  attribute ASYNC_REG of \rxeq_user_txcoeff_reg2_reg[7]\ : label is std.standard.true;
  attribute KEEP of \rxeq_user_txcoeff_reg2_reg[7]\ : label is "yes";
  attribute ASYNC_REG of \rxeq_user_txcoeff_reg2_reg[8]\ : label is std.standard.true;
  attribute KEEP of \rxeq_user_txcoeff_reg2_reg[8]\ : label is "yes";
  attribute ASYNC_REG of \rxeq_user_txcoeff_reg2_reg[9]\ : label is std.standard.true;
  attribute KEEP of \rxeq_user_txcoeff_reg2_reg[9]\ : label is "yes";
  attribute ASYNC_REG of \txeq_control_reg1_reg[0]\ : label is std.standard.true;
  attribute KEEP of \txeq_control_reg1_reg[0]\ : label is "yes";
  attribute ASYNC_REG of \txeq_control_reg1_reg[1]\ : label is std.standard.true;
  attribute KEEP of \txeq_control_reg1_reg[1]\ : label is "yes";
  attribute ASYNC_REG of \txeq_control_reg2_reg[0]\ : label is std.standard.true;
  attribute KEEP of \txeq_control_reg2_reg[0]\ : label is "yes";
  attribute ASYNC_REG of \txeq_control_reg2_reg[1]\ : label is std.standard.true;
  attribute KEEP of \txeq_control_reg2_reg[1]\ : label is "yes";
  attribute ASYNC_REG of \txeq_deemph_reg1_reg[0]\ : label is std.standard.true;
  attribute KEEP of \txeq_deemph_reg1_reg[0]\ : label is "yes";
  attribute ASYNC_REG of \txeq_deemph_reg1_reg[1]\ : label is std.standard.true;
  attribute KEEP of \txeq_deemph_reg1_reg[1]\ : label is "yes";
  attribute ASYNC_REG of \txeq_deemph_reg1_reg[2]\ : label is std.standard.true;
  attribute KEEP of \txeq_deemph_reg1_reg[2]\ : label is "yes";
  attribute ASYNC_REG of \txeq_deemph_reg1_reg[3]\ : label is std.standard.true;
  attribute KEEP of \txeq_deemph_reg1_reg[3]\ : label is "yes";
  attribute ASYNC_REG of \txeq_deemph_reg1_reg[4]\ : label is std.standard.true;
  attribute KEEP of \txeq_deemph_reg1_reg[4]\ : label is "yes";
  attribute ASYNC_REG of \txeq_deemph_reg1_reg[5]\ : label is std.standard.true;
  attribute KEEP of \txeq_deemph_reg1_reg[5]\ : label is "yes";
  attribute ASYNC_REG of \txeq_deemph_reg2_reg[0]\ : label is std.standard.true;
  attribute KEEP of \txeq_deemph_reg2_reg[0]\ : label is "yes";
  attribute ASYNC_REG of \txeq_deemph_reg2_reg[1]\ : label is std.standard.true;
  attribute KEEP of \txeq_deemph_reg2_reg[1]\ : label is "yes";
  attribute ASYNC_REG of \txeq_deemph_reg2_reg[2]\ : label is std.standard.true;
  attribute KEEP of \txeq_deemph_reg2_reg[2]\ : label is "yes";
  attribute ASYNC_REG of \txeq_deemph_reg2_reg[3]\ : label is std.standard.true;
  attribute KEEP of \txeq_deemph_reg2_reg[3]\ : label is "yes";
  attribute ASYNC_REG of \txeq_deemph_reg2_reg[4]\ : label is std.standard.true;
  attribute KEEP of \txeq_deemph_reg2_reg[4]\ : label is "yes";
  attribute ASYNC_REG of \txeq_deemph_reg2_reg[5]\ : label is std.standard.true;
  attribute KEEP of \txeq_deemph_reg2_reg[5]\ : label is "yes";
  attribute ASYNC_REG of \txeq_preset_reg1_reg[0]\ : label is std.standard.true;
  attribute KEEP of \txeq_preset_reg1_reg[0]\ : label is "yes";
  attribute ASYNC_REG of \txeq_preset_reg1_reg[1]\ : label is std.standard.true;
  attribute KEEP of \txeq_preset_reg1_reg[1]\ : label is "yes";
  attribute ASYNC_REG of \txeq_preset_reg1_reg[2]\ : label is std.standard.true;
  attribute KEEP of \txeq_preset_reg1_reg[2]\ : label is "yes";
  attribute ASYNC_REG of \txeq_preset_reg1_reg[3]\ : label is std.standard.true;
  attribute KEEP of \txeq_preset_reg1_reg[3]\ : label is "yes";
  attribute ASYNC_REG of \txeq_preset_reg2_reg[0]\ : label is std.standard.true;
  attribute KEEP of \txeq_preset_reg2_reg[0]\ : label is "yes";
  attribute ASYNC_REG of \txeq_preset_reg2_reg[1]\ : label is std.standard.true;
  attribute KEEP of \txeq_preset_reg2_reg[1]\ : label is "yes";
  attribute ASYNC_REG of \txeq_preset_reg2_reg[2]\ : label is std.standard.true;
  attribute KEEP of \txeq_preset_reg2_reg[2]\ : label is "yes";
  attribute ASYNC_REG of \txeq_preset_reg2_reg[3]\ : label is std.standard.true;
  attribute KEEP of \txeq_preset_reg2_reg[3]\ : label is "yes";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \txeq_txcoeff[10]_i_3__2\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \txeq_txcoeff[11]_i_3__2\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \txeq_txcoeff[12]_i_3__2\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \txeq_txcoeff[13]_i_3__2\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \txeq_txcoeff[14]_i_3__2\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \txeq_txcoeff[15]_i_3__2\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \txeq_txcoeff[16]_i_3__2\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \txeq_txcoeff[1]_i_3__2\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \txeq_txcoeff[2]_i_3__2\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \txeq_txcoeff[3]_i_3__2\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \txeq_txcoeff[4]_i_3__2\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \txeq_txcoeff[5]_i_3__2\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \txeq_txcoeff[6]_i_3__2\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \txeq_txcoeff[7]_i_3__2\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \txeq_txcoeff[8]_i_3__2\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \txeq_txcoeff[9]_i_3__2\ : label is "soft_lutpair118";
begin
  EQ_TXEQ_DEEMPH_OUT(15 downto 0) <= \^eq_txeq_deemph_out\(15 downto 0);
  O24 <= \^o24\;
\FSM_onehot_fsm_tx[1]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000F0008000F8888"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_tx[1]_i_2__2\,
      I1 => \n_0_FSM_onehot_fsm_tx[6]_i_2__2\,
      I2 => txeq_control_reg2(0),
      I3 => txeq_control_reg2(1),
      I4 => \n_0_FSM_onehot_fsm_tx_reg[1]\,
      I5 => \n_0_FSM_onehot_fsm_tx_reg[6]\,
      O => \n_0_FSM_onehot_fsm_tx[1]_i_1__2\
    );
\FSM_onehot_fsm_tx[1]_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_tx_reg[4]\,
      I1 => \n_0_FSM_onehot_fsm_tx_reg[3]\,
      O => \n_0_FSM_onehot_fsm_tx[1]_i_2__2\
    );
\FSM_onehot_fsm_tx[3]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202F20"
    )
    port map (
      I0 => txeq_control_reg2(0),
      I1 => txeq_control_reg2(1),
      I2 => \n_0_FSM_onehot_fsm_tx_reg[1]\,
      I3 => \n_0_FSM_onehot_fsm_tx_reg[3]\,
      I4 => txeq_preset_done,
      O => \n_0_FSM_onehot_fsm_tx[3]_i_1__2\
    );
\FSM_onehot_fsm_tx[4]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"45454545FF454545"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_tx[4]_i_2__2\,
      I1 => \n_0_txeq_txcoeff_cnt_reg[0]\,
      I2 => \n_0_txeq_txcoeff_cnt_reg[1]\,
      I3 => \n_0_FSM_onehot_fsm_tx_reg[1]\,
      I4 => txeq_control_reg2(1),
      I5 => txeq_control_reg2(0),
      O => \n_0_FSM_onehot_fsm_tx[4]_i_1__2\
    );
\FSM_onehot_fsm_tx[4]_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_tx_reg[3]\,
      I1 => \n_0_FSM_onehot_fsm_tx_reg[4]\,
      I2 => \n_0_FSM_onehot_fsm_tx_reg[1]\,
      O => \n_0_FSM_onehot_fsm_tx[4]_i_2__2\
    );
\FSM_onehot_fsm_tx[5]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => txeq_control_reg2(0),
      I1 => txeq_control_reg2(1),
      I2 => \n_0_FSM_onehot_fsm_tx_reg[1]\,
      O => \n_0_FSM_onehot_fsm_tx[5]_i_1__2\
    );
\FSM_onehot_fsm_tx[6]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BABB1011"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_tx_reg[3]\,
      I1 => \n_0_FSM_onehot_fsm_tx_reg[4]\,
      I2 => \n_0_FSM_onehot_fsm_tx_reg[6]\,
      I3 => \n_0_FSM_onehot_fsm_tx[6]_i_2__2\,
      I4 => txeq_preset_done,
      I5 => \n_0_FSM_onehot_fsm_tx[6]_i_3__2\,
      O => \n_0_FSM_onehot_fsm_tx[6]_i_1__2\
    );
\FSM_onehot_fsm_tx[6]_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_tx_reg[7]\,
      I1 => \n_0_FSM_onehot_fsm_tx_reg[5]\,
      O => \n_0_FSM_onehot_fsm_tx[6]_i_2__2\
    );
\FSM_onehot_fsm_tx[6]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAAB"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_tx_reg[1]\,
      I1 => \n_0_FSM_onehot_fsm_tx_reg[3]\,
      I2 => txeq_control_reg2(1),
      I3 => txeq_control_reg2(0),
      I4 => \n_0_FSM_onehot_fsm_tx_reg[7]\,
      I5 => \n_0_FSM_onehot_fsm_tx_reg[5]\,
      O => \n_0_FSM_onehot_fsm_tx[6]_i_3__2\
    );
\FSM_onehot_fsm_tx[7]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000200"
    )
    port map (
      I0 => \n_0_txeq_txcoeff_cnt_reg[1]\,
      I1 => \n_0_txeq_txcoeff_cnt_reg[0]\,
      I2 => \n_0_FSM_onehot_fsm_tx_reg[1]\,
      I3 => \n_0_FSM_onehot_fsm_tx_reg[4]\,
      I4 => \n_0_FSM_onehot_fsm_tx_reg[3]\,
      O => \n_0_FSM_onehot_fsm_tx[7]_i_1__2\
    );
\FSM_onehot_fsm_tx_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
    port map (
      C => I2,
      CE => '1',
      D => '0',
      Q => \n_0_FSM_onehot_fsm_tx_reg[0]\,
      R => \p_0_in__0\
    );
\FSM_onehot_fsm_tx_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => '1',
      D => \n_0_FSM_onehot_fsm_tx[1]_i_1__2\,
      Q => \n_0_FSM_onehot_fsm_tx_reg[1]\,
      S => \p_0_in__0\
    );
\FSM_onehot_fsm_tx_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => '1',
      D => '0',
      Q => \n_0_FSM_onehot_fsm_tx_reg[2]\,
      R => \p_0_in__0\
    );
\FSM_onehot_fsm_tx_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => '1',
      D => \n_0_FSM_onehot_fsm_tx[3]_i_1__2\,
      Q => \n_0_FSM_onehot_fsm_tx_reg[3]\,
      R => \p_0_in__0\
    );
\FSM_onehot_fsm_tx_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => '1',
      D => \n_0_FSM_onehot_fsm_tx[4]_i_1__2\,
      Q => \n_0_FSM_onehot_fsm_tx_reg[4]\,
      R => \p_0_in__0\
    );
\FSM_onehot_fsm_tx_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => '1',
      D => \n_0_FSM_onehot_fsm_tx[5]_i_1__2\,
      Q => \n_0_FSM_onehot_fsm_tx_reg[5]\,
      R => \p_0_in__0\
    );
\FSM_onehot_fsm_tx_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => '1',
      D => \n_0_FSM_onehot_fsm_tx[6]_i_1__2\,
      Q => \n_0_FSM_onehot_fsm_tx_reg[6]\,
      R => \p_0_in__0\
    );
\FSM_onehot_fsm_tx_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => '1',
      D => \n_0_FSM_onehot_fsm_tx[7]_i_1__2\,
      Q => \n_0_FSM_onehot_fsm_tx_reg[7]\,
      R => \p_0_in__0\
    );
\FSM_sequential_fsm_rx[0]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBB0000BB8B333F"
    )
    port map (
      I0 => \n_0_FSM_sequential_fsm_rx[0]_i_2__2\,
      I1 => \n_0_FSM_sequential_fsm_rx_reg[2]\,
      I2 => rxeq_control_reg2(0),
      I3 => rxeq_control_reg2(1),
      I4 => \n_0_FSM_sequential_fsm_rx_reg[0]\,
      I5 => \n_0_FSM_sequential_fsm_rx_reg[1]\,
      O => \n_0_FSM_sequential_fsm_rx[0]_i_1__2\
    );
\FSM_sequential_fsm_rx[0]_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF7F"
    )
    port map (
      I0 => \n_0_rxeq_cnt_reg[2]\,
      I1 => \n_0_rxeq_cnt_reg[0]\,
      I2 => \n_0_rxeq_cnt_reg[1]\,
      I3 => \n_0_FSM_sequential_fsm_rx_reg[1]\,
      O => \n_0_FSM_sequential_fsm_rx[0]_i_2__2\
    );
\FSM_sequential_fsm_rx[1]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFFFDFFFDFFFD00"
    )
    port map (
      I0 => \n_0_rxeq_cnt_reg[1]\,
      I1 => \n_0_rxeq_cnt_reg[0]\,
      I2 => \n_0_rxeq_cnt_reg[2]\,
      I3 => \n_0_FSM_sequential_fsm_rx_reg[1]\,
      I4 => rxeq_control_reg2(0),
      I5 => rxeq_control_reg2(1),
      O => \n_0_FSM_sequential_fsm_rx[1]_i_3__2\
    );
\FSM_sequential_fsm_rx_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => '1',
      D => \n_0_FSM_sequential_fsm_rx[0]_i_1__2\,
      Q => \n_0_FSM_sequential_fsm_rx_reg[0]\,
      S => \p_0_in__0\
    );
\FSM_sequential_fsm_rx_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => '1',
      D => n_1_rxeq_scan_i,
      Q => \n_0_FSM_sequential_fsm_rx_reg[1]\,
      R => \p_0_in__0\
    );
\FSM_sequential_fsm_rx_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => '1',
      D => n_0_rxeq_scan_i,
      Q => \n_0_FSM_sequential_fsm_rx_reg[2]\,
      R => \p_0_in__0\
    );
PCIE_3_0_i_i_11: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => rxeq_user_mode_reg2,
      I1 => rxeq_user_en_reg2,
      I2 => n_0_rxeq_lffs_sel_reg,
      O => pipe_rx3_eq_lffs_sel
    );
PCIE_3_0_i_i_68: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => rxeq_user_txcoeff_reg2(17),
      I1 => \rxeq_new_txcoeff__0\(17),
      I2 => rxeq_user_en_reg2,
      O => PIPERX3EQLPNEWTXCOEFFORPRESET(17)
    );
PCIE_3_0_i_i_69: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => rxeq_user_txcoeff_reg2(16),
      I1 => \rxeq_new_txcoeff__0\(16),
      I2 => rxeq_user_en_reg2,
      O => PIPERX3EQLPNEWTXCOEFFORPRESET(16)
    );
PCIE_3_0_i_i_70: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => rxeq_user_txcoeff_reg2(15),
      I1 => \rxeq_new_txcoeff__0\(15),
      I2 => rxeq_user_en_reg2,
      O => PIPERX3EQLPNEWTXCOEFFORPRESET(15)
    );
PCIE_3_0_i_i_71: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => rxeq_user_txcoeff_reg2(14),
      I1 => \rxeq_new_txcoeff__0\(14),
      I2 => rxeq_user_en_reg2,
      O => PIPERX3EQLPNEWTXCOEFFORPRESET(14)
    );
PCIE_3_0_i_i_72: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => rxeq_user_txcoeff_reg2(13),
      I1 => \rxeq_new_txcoeff__0\(13),
      I2 => rxeq_user_en_reg2,
      O => PIPERX3EQLPNEWTXCOEFFORPRESET(13)
    );
PCIE_3_0_i_i_73: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => rxeq_user_txcoeff_reg2(12),
      I1 => \rxeq_new_txcoeff__0\(12),
      I2 => rxeq_user_en_reg2,
      O => PIPERX3EQLPNEWTXCOEFFORPRESET(12)
    );
PCIE_3_0_i_i_74: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => rxeq_user_txcoeff_reg2(11),
      I1 => \rxeq_new_txcoeff__0\(11),
      I2 => rxeq_user_en_reg2,
      O => PIPERX3EQLPNEWTXCOEFFORPRESET(11)
    );
PCIE_3_0_i_i_75: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => rxeq_user_txcoeff_reg2(10),
      I1 => \rxeq_new_txcoeff__0\(10),
      I2 => rxeq_user_en_reg2,
      O => PIPERX3EQLPNEWTXCOEFFORPRESET(10)
    );
PCIE_3_0_i_i_76: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => rxeq_user_txcoeff_reg2(9),
      I1 => \rxeq_new_txcoeff__0\(9),
      I2 => rxeq_user_en_reg2,
      O => PIPERX3EQLPNEWTXCOEFFORPRESET(9)
    );
PCIE_3_0_i_i_77: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => rxeq_user_txcoeff_reg2(8),
      I1 => \rxeq_new_txcoeff__0\(8),
      I2 => rxeq_user_en_reg2,
      O => PIPERX3EQLPNEWTXCOEFFORPRESET(8)
    );
PCIE_3_0_i_i_78: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => rxeq_user_txcoeff_reg2(7),
      I1 => \rxeq_new_txcoeff__0\(7),
      I2 => rxeq_user_en_reg2,
      O => PIPERX3EQLPNEWTXCOEFFORPRESET(7)
    );
PCIE_3_0_i_i_79: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => rxeq_user_txcoeff_reg2(6),
      I1 => \rxeq_new_txcoeff__0\(6),
      I2 => rxeq_user_en_reg2,
      O => PIPERX3EQLPNEWTXCOEFFORPRESET(6)
    );
PCIE_3_0_i_i_80: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => rxeq_user_txcoeff_reg2(5),
      I1 => \rxeq_new_txcoeff__0\(5),
      I2 => rxeq_user_en_reg2,
      O => PIPERX3EQLPNEWTXCOEFFORPRESET(5)
    );
PCIE_3_0_i_i_81: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => rxeq_user_txcoeff_reg2(4),
      I1 => \rxeq_new_txcoeff__0\(4),
      I2 => rxeq_user_en_reg2,
      O => PIPERX3EQLPNEWTXCOEFFORPRESET(4)
    );
PCIE_3_0_i_i_82: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => rxeq_user_txcoeff_reg2(3),
      I1 => \rxeq_new_txcoeff__0\(3),
      I2 => rxeq_user_en_reg2,
      O => PIPERX3EQLPNEWTXCOEFFORPRESET(3)
    );
PCIE_3_0_i_i_83: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => rxeq_user_txcoeff_reg2(2),
      I1 => \rxeq_new_txcoeff__0\(2),
      I2 => rxeq_user_en_reg2,
      O => PIPERX3EQLPNEWTXCOEFFORPRESET(2)
    );
PCIE_3_0_i_i_84: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => rxeq_user_txcoeff_reg2(1),
      I1 => \rxeq_new_txcoeff__0\(1),
      I2 => rxeq_user_en_reg2,
      O => PIPERX3EQLPNEWTXCOEFFORPRESET(1)
    );
PCIE_3_0_i_i_85: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => rxeq_user_txcoeff_reg2(0),
      I1 => \rxeq_new_txcoeff__0\(0),
      I2 => rxeq_user_en_reg2,
      O => PIPERX3EQLPNEWTXCOEFFORPRESET(0)
    );
gen3_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => p_43_out,
      Q => gen3_reg1,
      R => \p_0_in__0\
    );
gen3_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => gen3_reg1,
      Q => gen3_reg2,
      R => \p_0_in__0\
    );
\gth_channel.gthe2_channel_i_i_32__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => gen3_reg2,
      I1 => \^eq_txeq_deemph_out\(14),
      O => TXPOSTCURSOR(4)
    );
\gth_channel.gthe2_channel_i_i_33__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => gen3_reg2,
      I1 => \^eq_txeq_deemph_out\(13),
      O => TXPOSTCURSOR(3)
    );
\gth_channel.gthe2_channel_i_i_34__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => gen3_reg2,
      I1 => \^eq_txeq_deemph_out\(12),
      O => TXPOSTCURSOR(2)
    );
\gth_channel.gthe2_channel_i_i_35__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => gen3_reg2,
      I1 => \^eq_txeq_deemph_out\(11),
      O => TXPOSTCURSOR(1)
    );
\gth_channel.gthe2_channel_i_i_36__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => gen3_reg2,
      I1 => \n_0_txeq_txcoeff_reg[13]\,
      O => TXPOSTCURSOR(0)
    );
\gth_channel.gthe2_channel_i_i_37__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => gen3_reg2,
      I1 => \^eq_txeq_deemph_out\(3),
      O => TXPRECURSOR(4)
    );
\gth_channel.gthe2_channel_i_i_38__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => gen3_reg2,
      I1 => \^eq_txeq_deemph_out\(2),
      O => TXPRECURSOR(3)
    );
\gth_channel.gthe2_channel_i_i_39__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => gen3_reg2,
      I1 => \^eq_txeq_deemph_out\(1),
      O => TXPRECURSOR(2)
    );
\gth_channel.gthe2_channel_i_i_40__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => gen3_reg2,
      I1 => \^eq_txeq_deemph_out\(0),
      O => TXPRECURSOR(1)
    );
\gth_channel.gthe2_channel_i_i_41__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => gen3_reg2,
      I1 => \n_0_txeq_txcoeff_reg[0]\,
      O => TXPRECURSOR(0)
    );
\gth_channel.gthe2_channel_i_i_42__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => gen3_reg2,
      I1 => \^eq_txeq_deemph_out\(10),
      O => TXMAINCURSOR(6)
    );
\gth_channel.gthe2_channel_i_i_43__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => gen3_reg2,
      I1 => \^eq_txeq_deemph_out\(9),
      O => TXMAINCURSOR(5)
    );
\gth_channel.gthe2_channel_i_i_44__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => gen3_reg2,
      I1 => \^eq_txeq_deemph_out\(8),
      O => TXMAINCURSOR(4)
    );
\gth_channel.gthe2_channel_i_i_45__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => gen3_reg2,
      I1 => \^eq_txeq_deemph_out\(7),
      O => TXMAINCURSOR(3)
    );
\gth_channel.gthe2_channel_i_i_46\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => gen3_reg2,
      I1 => \^eq_txeq_deemph_out\(6),
      O => TXMAINCURSOR(2)
    );
\gth_channel.gthe2_channel_i_i_47\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => gen3_reg2,
      I1 => \^eq_txeq_deemph_out\(5),
      O => TXMAINCURSOR(1)
    );
\gth_channel.gthe2_channel_i_i_48\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => gen3_reg2,
      I1 => \n_0_txeq_txcoeff_reg[6]\,
      O => TXMAINCURSOR(0)
    );
rxeq_adapt_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => '1',
      D => n_25_rxeq_scan_i,
      Q => \^o24\,
      R => \p_0_in__0\
    );
rxeq_adapt_done_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => '1',
      D => n_23_rxeq_scan_i,
      Q => n_0_rxeq_adapt_done_reg_reg,
      R => \p_0_in__0\
    );
\rxeq_cnt[0]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"045E0000"
    )
    port map (
      I0 => \n_0_FSM_sequential_fsm_rx_reg[2]\,
      I1 => rxeq_control_reg2(1),
      I2 => \n_0_FSM_sequential_fsm_rx_reg[1]\,
      I3 => \n_0_rxeq_cnt_reg[0]\,
      I4 => \n_0_FSM_sequential_fsm_rx_reg[0]\,
      O => rxeq_cnt(0)
    );
\rxeq_cnt[1]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"06600000"
    )
    port map (
      I0 => \n_0_FSM_sequential_fsm_rx_reg[2]\,
      I1 => \n_0_FSM_sequential_fsm_rx_reg[1]\,
      I2 => \n_0_rxeq_cnt_reg[0]\,
      I3 => \n_0_rxeq_cnt_reg[1]\,
      I4 => \n_0_FSM_sequential_fsm_rx_reg[0]\,
      O => rxeq_cnt(1)
    );
\rxeq_cnt[2]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0666600000000000"
    )
    port map (
      I0 => \n_0_FSM_sequential_fsm_rx_reg[2]\,
      I1 => \n_0_FSM_sequential_fsm_rx_reg[1]\,
      I2 => \n_0_rxeq_cnt_reg[0]\,
      I3 => \n_0_rxeq_cnt_reg[1]\,
      I4 => \n_0_rxeq_cnt_reg[2]\,
      I5 => \n_0_FSM_sequential_fsm_rx_reg[0]\,
      O => rxeq_cnt(2)
    );
\rxeq_cnt_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => '1',
      D => rxeq_cnt(0),
      Q => \n_0_rxeq_cnt_reg[0]\,
      R => \p_0_in__0\
    );
\rxeq_cnt_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => '1',
      D => rxeq_cnt(1),
      Q => \n_0_rxeq_cnt_reg[1]\,
      R => \p_0_in__0\
    );
\rxeq_cnt_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => '1',
      D => rxeq_cnt(2),
      Q => \n_0_rxeq_cnt_reg[2]\,
      R => \p_0_in__0\
    );
\rxeq_control_reg1_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => PIPE_RXEQ_CONTROL(0),
      Q => rxeq_control_reg1(0),
      R => \p_0_in__0\
    );
\rxeq_control_reg1_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => PIPE_RXEQ_CONTROL(1),
      Q => rxeq_control_reg1(1),
      R => \p_0_in__0\
    );
\rxeq_control_reg2_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => rxeq_control_reg1(0),
      Q => rxeq_control_reg2(0),
      R => \p_0_in__0\
    );
\rxeq_control_reg2_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => rxeq_control_reg1(1),
      Q => rxeq_control_reg2(1),
      R => \p_0_in__0\
    );
rxeq_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => '1',
      D => rxeq_done,
      Q => PIPE_RXEQ_DONE(0),
      R => \p_0_in__0\
    );
\rxeq_fs[0]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => \n_0_FSM_sequential_fsm_rx_reg[0]\,
      I1 => rxeq_lffs_reg2(0),
      I2 => \n_0_FSM_sequential_fsm_rx_reg[2]\,
      O => rxeq_fs(0)
    );
\rxeq_fs[1]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => \n_0_FSM_sequential_fsm_rx_reg[0]\,
      I1 => rxeq_lffs_reg2(1),
      I2 => \n_0_FSM_sequential_fsm_rx_reg[2]\,
      O => rxeq_fs(1)
    );
\rxeq_fs[2]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => \n_0_FSM_sequential_fsm_rx_reg[0]\,
      I1 => rxeq_lffs_reg2(2),
      I2 => \n_0_FSM_sequential_fsm_rx_reg[2]\,
      O => rxeq_fs(2)
    );
\rxeq_fs[3]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => \n_0_FSM_sequential_fsm_rx_reg[0]\,
      I1 => rxeq_lffs_reg2(3),
      I2 => \n_0_FSM_sequential_fsm_rx_reg[2]\,
      O => rxeq_fs(3)
    );
\rxeq_fs[4]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => \n_0_FSM_sequential_fsm_rx_reg[0]\,
      I1 => rxeq_lffs_reg2(4),
      I2 => \n_0_FSM_sequential_fsm_rx_reg[2]\,
      O => rxeq_fs(4)
    );
\rxeq_fs[5]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A045"
    )
    port map (
      I0 => \n_0_FSM_sequential_fsm_rx_reg[2]\,
      I1 => rxeq_control_reg2(1),
      I2 => \n_0_FSM_sequential_fsm_rx_reg[0]\,
      I3 => \n_0_FSM_sequential_fsm_rx_reg[1]\,
      O => \n_0_rxeq_fs[5]_i_1__2\
    );
\rxeq_fs[5]_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => \n_0_FSM_sequential_fsm_rx_reg[0]\,
      I1 => rxeq_lffs_reg2(5),
      I2 => \n_0_FSM_sequential_fsm_rx_reg[2]\,
      O => rxeq_fs(5)
    );
\rxeq_fs_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \n_0_rxeq_fs[5]_i_1__2\,
      D => rxeq_fs(0),
      Q => \rxeq_fs__0\(0),
      R => \p_0_in__0\
    );
\rxeq_fs_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \n_0_rxeq_fs[5]_i_1__2\,
      D => rxeq_fs(1),
      Q => \rxeq_fs__0\(1),
      R => \p_0_in__0\
    );
\rxeq_fs_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \n_0_rxeq_fs[5]_i_1__2\,
      D => rxeq_fs(2),
      Q => \rxeq_fs__0\(2),
      R => \p_0_in__0\
    );
\rxeq_fs_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \n_0_rxeq_fs[5]_i_1__2\,
      D => rxeq_fs(3),
      Q => \rxeq_fs__0\(3),
      R => \p_0_in__0\
    );
\rxeq_fs_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \n_0_rxeq_fs[5]_i_1__2\,
      D => rxeq_fs(4),
      Q => \rxeq_fs__0\(4),
      R => \p_0_in__0\
    );
\rxeq_fs_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \n_0_rxeq_fs[5]_i_1__2\,
      D => rxeq_fs(5),
      Q => \rxeq_fs__0\(5),
      R => \p_0_in__0\
    );
\rxeq_lf[0]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
    port map (
      I0 => \n_0_FSM_sequential_fsm_rx_reg[1]\,
      I1 => rxeq_lffs_reg2(0),
      I2 => \n_0_FSM_sequential_fsm_rx_reg[2]\,
      O => rxeq_lf(0)
    );
\rxeq_lf[1]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
    port map (
      I0 => \n_0_FSM_sequential_fsm_rx_reg[1]\,
      I1 => rxeq_lffs_reg2(1),
      I2 => \n_0_FSM_sequential_fsm_rx_reg[2]\,
      O => rxeq_lf(1)
    );
\rxeq_lf[2]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
    port map (
      I0 => \n_0_FSM_sequential_fsm_rx_reg[1]\,
      I1 => rxeq_lffs_reg2(2),
      I2 => \n_0_FSM_sequential_fsm_rx_reg[2]\,
      O => rxeq_lf(2)
    );
\rxeq_lf[3]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
    port map (
      I0 => \n_0_FSM_sequential_fsm_rx_reg[1]\,
      I1 => rxeq_lffs_reg2(3),
      I2 => \n_0_FSM_sequential_fsm_rx_reg[2]\,
      O => rxeq_lf(3)
    );
\rxeq_lf[4]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
    port map (
      I0 => \n_0_FSM_sequential_fsm_rx_reg[1]\,
      I1 => rxeq_lffs_reg2(4),
      I2 => \n_0_FSM_sequential_fsm_rx_reg[2]\,
      O => rxeq_lf(4)
    );
\rxeq_lf[5]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF008000000000FF"
    )
    port map (
      I0 => \n_0_rxeq_cnt_reg[1]\,
      I1 => \n_0_rxeq_cnt_reg[0]\,
      I2 => \n_0_rxeq_cnt_reg[2]\,
      I3 => \n_0_FSM_sequential_fsm_rx_reg[2]\,
      I4 => \n_0_FSM_sequential_fsm_rx_reg[1]\,
      I5 => \n_0_FSM_sequential_fsm_rx_reg[0]\,
      O => \n_0_rxeq_lf[5]_i_1__2\
    );
\rxeq_lf[5]_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
    port map (
      I0 => \n_0_FSM_sequential_fsm_rx_reg[1]\,
      I1 => rxeq_lffs_reg2(5),
      I2 => \n_0_FSM_sequential_fsm_rx_reg[2]\,
      O => rxeq_lf(5)
    );
\rxeq_lf_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \n_0_rxeq_lf[5]_i_1__2\,
      D => rxeq_lf(0),
      Q => \rxeq_lf__0\(0),
      R => \p_0_in__0\
    );
\rxeq_lf_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \n_0_rxeq_lf[5]_i_1__2\,
      D => rxeq_lf(1),
      Q => \rxeq_lf__0\(1),
      R => \p_0_in__0\
    );
\rxeq_lf_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \n_0_rxeq_lf[5]_i_1__2\,
      D => rxeq_lf(2),
      Q => \rxeq_lf__0\(2),
      R => \p_0_in__0\
    );
\rxeq_lf_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \n_0_rxeq_lf[5]_i_1__2\,
      D => rxeq_lf(3),
      Q => \rxeq_lf__0\(3),
      R => \p_0_in__0\
    );
\rxeq_lf_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \n_0_rxeq_lf[5]_i_1__2\,
      D => rxeq_lf(4),
      Q => \rxeq_lf__0\(4),
      R => \p_0_in__0\
    );
\rxeq_lf_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \n_0_rxeq_lf[5]_i_1__2\,
      D => rxeq_lf(5),
      Q => \rxeq_lf__0\(5),
      R => \p_0_in__0\
    );
\rxeq_lffs_reg1_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => PIPE_RXEQ_LFFS(0),
      Q => rxeq_lffs_reg1(0),
      R => \p_0_in__0\
    );
\rxeq_lffs_reg1_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => PIPE_RXEQ_LFFS(1),
      Q => rxeq_lffs_reg1(1),
      R => \p_0_in__0\
    );
\rxeq_lffs_reg1_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => PIPE_RXEQ_LFFS(2),
      Q => rxeq_lffs_reg1(2),
      R => \p_0_in__0\
    );
\rxeq_lffs_reg1_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => PIPE_RXEQ_LFFS(3),
      Q => rxeq_lffs_reg1(3),
      R => \p_0_in__0\
    );
\rxeq_lffs_reg1_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => PIPE_RXEQ_LFFS(4),
      Q => rxeq_lffs_reg1(4),
      R => \p_0_in__0\
    );
\rxeq_lffs_reg1_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => PIPE_RXEQ_LFFS(5),
      Q => rxeq_lffs_reg1(5),
      R => \p_0_in__0\
    );
\rxeq_lffs_reg2_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => rxeq_lffs_reg1(0),
      Q => rxeq_lffs_reg2(0),
      R => \p_0_in__0\
    );
\rxeq_lffs_reg2_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => rxeq_lffs_reg1(1),
      Q => rxeq_lffs_reg2(1),
      R => \p_0_in__0\
    );
\rxeq_lffs_reg2_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => rxeq_lffs_reg1(2),
      Q => rxeq_lffs_reg2(2),
      R => \p_0_in__0\
    );
\rxeq_lffs_reg2_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => rxeq_lffs_reg1(3),
      Q => rxeq_lffs_reg2(3),
      R => \p_0_in__0\
    );
\rxeq_lffs_reg2_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => rxeq_lffs_reg1(4),
      Q => rxeq_lffs_reg2(4),
      R => \p_0_in__0\
    );
\rxeq_lffs_reg2_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => rxeq_lffs_reg1(5),
      Q => rxeq_lffs_reg2(5),
      R => \p_0_in__0\
    );
rxeq_lffs_sel_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => '1',
      D => n_24_rxeq_scan_i,
      Q => n_0_rxeq_lffs_sel_reg,
      R => \p_0_in__0\
    );
\rxeq_new_txcoeff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => n_3_rxeq_scan_i,
      D => rxeq_new_txcoeff(0),
      Q => \rxeq_new_txcoeff__0\(0),
      R => \p_0_in__0\
    );
\rxeq_new_txcoeff_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => n_3_rxeq_scan_i,
      D => rxeq_new_txcoeff(10),
      Q => \rxeq_new_txcoeff__0\(10),
      R => \p_0_in__0\
    );
\rxeq_new_txcoeff_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => n_3_rxeq_scan_i,
      D => rxeq_new_txcoeff(11),
      Q => \rxeq_new_txcoeff__0\(11),
      R => \p_0_in__0\
    );
\rxeq_new_txcoeff_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => n_3_rxeq_scan_i,
      D => rxeq_new_txcoeff(12),
      Q => \rxeq_new_txcoeff__0\(12),
      R => \p_0_in__0\
    );
\rxeq_new_txcoeff_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => n_3_rxeq_scan_i,
      D => rxeq_new_txcoeff(13),
      Q => \rxeq_new_txcoeff__0\(13),
      R => \p_0_in__0\
    );
\rxeq_new_txcoeff_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => n_3_rxeq_scan_i,
      D => rxeq_new_txcoeff(14),
      Q => \rxeq_new_txcoeff__0\(14),
      R => \p_0_in__0\
    );
\rxeq_new_txcoeff_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => n_3_rxeq_scan_i,
      D => rxeq_new_txcoeff(15),
      Q => \rxeq_new_txcoeff__0\(15),
      R => \p_0_in__0\
    );
\rxeq_new_txcoeff_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => n_3_rxeq_scan_i,
      D => rxeq_new_txcoeff(16),
      Q => \rxeq_new_txcoeff__0\(16),
      R => \p_0_in__0\
    );
\rxeq_new_txcoeff_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => n_3_rxeq_scan_i,
      D => rxeq_new_txcoeff(17),
      Q => \rxeq_new_txcoeff__0\(17),
      R => \p_0_in__0\
    );
\rxeq_new_txcoeff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => n_3_rxeq_scan_i,
      D => rxeq_new_txcoeff(1),
      Q => \rxeq_new_txcoeff__0\(1),
      R => \p_0_in__0\
    );
\rxeq_new_txcoeff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => n_3_rxeq_scan_i,
      D => rxeq_new_txcoeff(2),
      Q => \rxeq_new_txcoeff__0\(2),
      R => \p_0_in__0\
    );
\rxeq_new_txcoeff_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => n_3_rxeq_scan_i,
      D => rxeq_new_txcoeff(3),
      Q => \rxeq_new_txcoeff__0\(3),
      R => \p_0_in__0\
    );
\rxeq_new_txcoeff_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => n_3_rxeq_scan_i,
      D => rxeq_new_txcoeff(4),
      Q => \rxeq_new_txcoeff__0\(4),
      R => \p_0_in__0\
    );
\rxeq_new_txcoeff_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => n_3_rxeq_scan_i,
      D => rxeq_new_txcoeff(5),
      Q => \rxeq_new_txcoeff__0\(5),
      R => \p_0_in__0\
    );
\rxeq_new_txcoeff_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => n_3_rxeq_scan_i,
      D => rxeq_new_txcoeff(6),
      Q => \rxeq_new_txcoeff__0\(6),
      R => \p_0_in__0\
    );
\rxeq_new_txcoeff_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => n_3_rxeq_scan_i,
      D => rxeq_new_txcoeff(7),
      Q => \rxeq_new_txcoeff__0\(7),
      R => \p_0_in__0\
    );
\rxeq_new_txcoeff_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => n_3_rxeq_scan_i,
      D => rxeq_new_txcoeff(8),
      Q => \rxeq_new_txcoeff__0\(8),
      R => \p_0_in__0\
    );
\rxeq_new_txcoeff_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => n_3_rxeq_scan_i,
      D => rxeq_new_txcoeff(9),
      Q => \rxeq_new_txcoeff__0\(9),
      R => \p_0_in__0\
    );
rxeq_new_txcoeff_req_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => '1',
      D => rxeq_new_txcoeff_req,
      Q => n_0_rxeq_new_txcoeff_req_reg,
      R => \p_0_in__0\
    );
\rxeq_preset[0]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A8FFFF00A80000"
    )
    port map (
      I0 => rxeq_preset_reg2(0),
      I1 => \n_0_FSM_sequential_fsm_rx_reg[1]\,
      I2 => \n_0_FSM_sequential_fsm_rx_reg[0]\,
      I3 => \n_0_FSM_sequential_fsm_rx_reg[2]\,
      I4 => \n_0_rxeq_preset[2]_i_2__2\,
      I5 => \rxeq_preset__0\(0),
      O => \n_0_rxeq_preset[0]_i_1__2\
    );
\rxeq_preset[1]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A8FFFF00A80000"
    )
    port map (
      I0 => rxeq_preset_reg2(1),
      I1 => \n_0_FSM_sequential_fsm_rx_reg[1]\,
      I2 => \n_0_FSM_sequential_fsm_rx_reg[0]\,
      I3 => \n_0_FSM_sequential_fsm_rx_reg[2]\,
      I4 => \n_0_rxeq_preset[2]_i_2__2\,
      I5 => \rxeq_preset__0\(1),
      O => \n_0_rxeq_preset[1]_i_1__2\
    );
\rxeq_preset[2]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A8FFFF00A80000"
    )
    port map (
      I0 => rxeq_preset_reg2(2),
      I1 => \n_0_FSM_sequential_fsm_rx_reg[1]\,
      I2 => \n_0_FSM_sequential_fsm_rx_reg[0]\,
      I3 => \n_0_FSM_sequential_fsm_rx_reg[2]\,
      I4 => \n_0_rxeq_preset[2]_i_2__2\,
      I5 => \rxeq_preset__0\(2),
      O => \n_0_rxeq_preset[2]_i_1__2\
    );
\rxeq_preset[2]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88985555"
    )
    port map (
      I0 => \n_0_FSM_sequential_fsm_rx_reg[2]\,
      I1 => \n_0_FSM_sequential_fsm_rx_reg[1]\,
      I2 => rxeq_control_reg2(0),
      I3 => rxeq_control_reg2(1),
      I4 => \n_0_FSM_sequential_fsm_rx_reg[0]\,
      O => \n_0_rxeq_preset[2]_i_2__2\
    );
\rxeq_preset_reg1_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => PIPE_RXEQ_PRESET(0),
      Q => rxeq_preset_reg1(0),
      R => \p_0_in__0\
    );
\rxeq_preset_reg1_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => PIPE_RXEQ_PRESET(1),
      Q => rxeq_preset_reg1(1),
      R => \p_0_in__0\
    );
\rxeq_preset_reg1_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => PIPE_RXEQ_PRESET(2),
      Q => rxeq_preset_reg1(2),
      R => \p_0_in__0\
    );
\rxeq_preset_reg2_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => rxeq_preset_reg1(0),
      Q => rxeq_preset_reg2(0),
      R => \p_0_in__0\
    );
\rxeq_preset_reg2_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => rxeq_preset_reg1(1),
      Q => rxeq_preset_reg2(1),
      R => \p_0_in__0\
    );
\rxeq_preset_reg2_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => rxeq_preset_reg1(2),
      Q => rxeq_preset_reg2(2),
      R => \p_0_in__0\
    );
\rxeq_preset_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => '1',
      D => \n_0_rxeq_preset[0]_i_1__2\,
      Q => \rxeq_preset__0\(0),
      R => \p_0_in__0\
    );
\rxeq_preset_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => '1',
      D => \n_0_rxeq_preset[1]_i_1__2\,
      Q => \rxeq_preset__0\(1),
      R => \p_0_in__0\
    );
\rxeq_preset_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => '1',
      D => \n_0_rxeq_preset[2]_i_1__2\,
      Q => \rxeq_preset__0\(2),
      R => \p_0_in__0\
    );
\rxeq_preset_valid_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
    port map (
      I0 => \n_0_FSM_sequential_fsm_rx_reg[0]\,
      I1 => \n_0_FSM_sequential_fsm_rx_reg[1]\,
      I2 => \n_0_FSM_sequential_fsm_rx_reg[2]\,
      O => rxeq_preset_valid
    );
rxeq_preset_valid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => '1',
      D => rxeq_preset_valid,
      Q => n_0_rxeq_preset_valid_reg,
      R => \p_0_in__0\
    );
rxeq_scan_i: entity work.pcie3_7x_0_pcie3_7x_0_rxeq_scan
    port map (
      D(1) => n_0_rxeq_scan_i,
      D(0) => n_1_rxeq_scan_i,
      E(0) => n_3_rxeq_scan_i,
      I1 => n_0_rxeq_new_txcoeff_req_reg,
      I10(17) => \n_0_rxeq_txcoeff_reg[17]\,
      I10(16) => \n_0_rxeq_txcoeff_reg[16]\,
      I10(15) => \n_0_rxeq_txcoeff_reg[15]\,
      I10(14) => \n_0_rxeq_txcoeff_reg[14]\,
      I10(13) => \n_0_rxeq_txcoeff_reg[13]\,
      I10(12) => \n_0_rxeq_txcoeff_reg[12]\,
      I10(11) => \n_0_rxeq_txcoeff_reg[11]\,
      I10(10) => \n_0_rxeq_txcoeff_reg[10]\,
      I10(9) => \n_0_rxeq_txcoeff_reg[9]\,
      I10(8) => \n_0_rxeq_txcoeff_reg[8]\,
      I10(7) => \n_0_rxeq_txcoeff_reg[7]\,
      I10(6) => \n_0_rxeq_txcoeff_reg[6]\,
      I10(5 downto 0) => \rxeq_txcoeff__0\(5 downto 0),
      I11(5 downto 0) => \rxeq_fs__0\(5 downto 0),
      I12(5 downto 0) => \rxeq_lf__0\(5 downto 0),
      I2 => I2,
      I3 => n_0_rxeq_preset_valid_reg,
      I4(2) => \n_0_FSM_sequential_fsm_rx_reg[2]\,
      I4(1) => \n_0_FSM_sequential_fsm_rx_reg[1]\,
      I4(0) => \n_0_FSM_sequential_fsm_rx_reg[0]\,
      I5 => \n_0_FSM_sequential_fsm_rx[1]_i_3__2\,
      I6 => n_0_rxeq_adapt_done_reg_reg,
      I7 => n_0_rxeq_lffs_sel_reg,
      I8(2 downto 0) => \rxeq_preset__0\(2 downto 0),
      I9(3 downto 0) => \rxeq_txpreset__0\(3 downto 0),
      O1(17 downto 0) => rxeq_new_txcoeff(17 downto 0),
      O2 => n_23_rxeq_scan_i,
      O24 => \^o24\,
      O3 => n_24_rxeq_scan_i,
      O4 => n_25_rxeq_scan_i,
      Q(2) => \n_0_rxeq_cnt_reg[2]\,
      Q(1) => \n_0_rxeq_cnt_reg[1]\,
      Q(0) => \n_0_rxeq_cnt_reg[0]\,
      \out\(1 downto 0) => rxeq_control_reg2(1 downto 0),
      \p_0_in__0\ => \p_0_in__0\,
      rxeq_done => rxeq_done,
      rxeq_new_txcoeff_req => rxeq_new_txcoeff_req
    );
\rxeq_txcoeff[0]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => \n_0_rxeq_txcoeff_reg[6]\,
      I1 => \n_0_FSM_sequential_fsm_rx_reg[0]\,
      I2 => \n_0_FSM_sequential_fsm_rx_reg[2]\,
      O => rxeq_txcoeff(0)
    );
\rxeq_txcoeff[10]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => \n_0_rxeq_txcoeff_reg[16]\,
      I1 => \n_0_FSM_sequential_fsm_rx_reg[0]\,
      I2 => \n_0_FSM_sequential_fsm_rx_reg[2]\,
      O => rxeq_txcoeff(10)
    );
\rxeq_txcoeff[11]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => \n_0_rxeq_txcoeff_reg[17]\,
      I1 => \n_0_FSM_sequential_fsm_rx_reg[0]\,
      I2 => \n_0_FSM_sequential_fsm_rx_reg[2]\,
      O => rxeq_txcoeff(11)
    );
\rxeq_txcoeff[12]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => txeq_deemph_reg2(0),
      I1 => \n_0_FSM_sequential_fsm_rx_reg[0]\,
      I2 => \n_0_FSM_sequential_fsm_rx_reg[2]\,
      O => rxeq_txcoeff(12)
    );
\rxeq_txcoeff[13]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => txeq_deemph_reg2(1),
      I1 => \n_0_FSM_sequential_fsm_rx_reg[0]\,
      I2 => \n_0_FSM_sequential_fsm_rx_reg[2]\,
      O => rxeq_txcoeff(13)
    );
\rxeq_txcoeff[14]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => txeq_deemph_reg2(2),
      I1 => \n_0_FSM_sequential_fsm_rx_reg[0]\,
      I2 => \n_0_FSM_sequential_fsm_rx_reg[2]\,
      O => rxeq_txcoeff(14)
    );
\rxeq_txcoeff[15]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => txeq_deemph_reg2(3),
      I1 => \n_0_FSM_sequential_fsm_rx_reg[0]\,
      I2 => \n_0_FSM_sequential_fsm_rx_reg[2]\,
      O => rxeq_txcoeff(15)
    );
\rxeq_txcoeff[16]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => \n_0_FSM_sequential_fsm_rx_reg[0]\,
      I1 => txeq_deemph_reg2(4),
      I2 => \n_0_FSM_sequential_fsm_rx_reg[2]\,
      O => rxeq_txcoeff(16)
    );
\rxeq_txcoeff[17]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => \n_0_FSM_sequential_fsm_rx_reg[0]\,
      I1 => txeq_deemph_reg2(5),
      I2 => \n_0_FSM_sequential_fsm_rx_reg[2]\,
      O => rxeq_txcoeff(17)
    );
\rxeq_txcoeff[1]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => \n_0_rxeq_txcoeff_reg[7]\,
      I1 => \n_0_FSM_sequential_fsm_rx_reg[0]\,
      I2 => \n_0_FSM_sequential_fsm_rx_reg[2]\,
      O => rxeq_txcoeff(1)
    );
\rxeq_txcoeff[2]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => \n_0_rxeq_txcoeff_reg[8]\,
      I1 => \n_0_FSM_sequential_fsm_rx_reg[0]\,
      I2 => \n_0_FSM_sequential_fsm_rx_reg[2]\,
      O => rxeq_txcoeff(2)
    );
\rxeq_txcoeff[3]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => \n_0_rxeq_txcoeff_reg[9]\,
      I1 => \n_0_FSM_sequential_fsm_rx_reg[0]\,
      I2 => \n_0_FSM_sequential_fsm_rx_reg[2]\,
      O => rxeq_txcoeff(3)
    );
\rxeq_txcoeff[4]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => \n_0_rxeq_txcoeff_reg[10]\,
      I1 => \n_0_FSM_sequential_fsm_rx_reg[0]\,
      I2 => \n_0_FSM_sequential_fsm_rx_reg[2]\,
      O => rxeq_txcoeff(4)
    );
\rxeq_txcoeff[5]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => \n_0_rxeq_txcoeff_reg[11]\,
      I1 => \n_0_FSM_sequential_fsm_rx_reg[0]\,
      I2 => \n_0_FSM_sequential_fsm_rx_reg[2]\,
      O => rxeq_txcoeff(5)
    );
\rxeq_txcoeff[6]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => \n_0_rxeq_txcoeff_reg[12]\,
      I1 => \n_0_FSM_sequential_fsm_rx_reg[0]\,
      I2 => \n_0_FSM_sequential_fsm_rx_reg[2]\,
      O => rxeq_txcoeff(6)
    );
\rxeq_txcoeff[7]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => \n_0_rxeq_txcoeff_reg[13]\,
      I1 => \n_0_FSM_sequential_fsm_rx_reg[0]\,
      I2 => \n_0_FSM_sequential_fsm_rx_reg[2]\,
      O => rxeq_txcoeff(7)
    );
\rxeq_txcoeff[8]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => \n_0_rxeq_txcoeff_reg[14]\,
      I1 => \n_0_FSM_sequential_fsm_rx_reg[0]\,
      I2 => \n_0_FSM_sequential_fsm_rx_reg[2]\,
      O => rxeq_txcoeff(8)
    );
\rxeq_txcoeff[9]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => \n_0_rxeq_txcoeff_reg[15]\,
      I1 => \n_0_FSM_sequential_fsm_rx_reg[0]\,
      I2 => \n_0_FSM_sequential_fsm_rx_reg[2]\,
      O => rxeq_txcoeff(9)
    );
\rxeq_txcoeff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \n_0_rxeq_txpreset[3]_i_1__2\,
      D => rxeq_txcoeff(0),
      Q => \rxeq_txcoeff__0\(0),
      R => \p_0_in__0\
    );
\rxeq_txcoeff_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \n_0_rxeq_txpreset[3]_i_1__2\,
      D => rxeq_txcoeff(10),
      Q => \n_0_rxeq_txcoeff_reg[10]\,
      R => \p_0_in__0\
    );
\rxeq_txcoeff_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \n_0_rxeq_txpreset[3]_i_1__2\,
      D => rxeq_txcoeff(11),
      Q => \n_0_rxeq_txcoeff_reg[11]\,
      R => \p_0_in__0\
    );
\rxeq_txcoeff_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \n_0_rxeq_txpreset[3]_i_1__2\,
      D => rxeq_txcoeff(12),
      Q => \n_0_rxeq_txcoeff_reg[12]\,
      R => \p_0_in__0\
    );
\rxeq_txcoeff_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \n_0_rxeq_txpreset[3]_i_1__2\,
      D => rxeq_txcoeff(13),
      Q => \n_0_rxeq_txcoeff_reg[13]\,
      R => \p_0_in__0\
    );
\rxeq_txcoeff_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \n_0_rxeq_txpreset[3]_i_1__2\,
      D => rxeq_txcoeff(14),
      Q => \n_0_rxeq_txcoeff_reg[14]\,
      R => \p_0_in__0\
    );
\rxeq_txcoeff_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \n_0_rxeq_txpreset[3]_i_1__2\,
      D => rxeq_txcoeff(15),
      Q => \n_0_rxeq_txcoeff_reg[15]\,
      R => \p_0_in__0\
    );
\rxeq_txcoeff_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \n_0_rxeq_txpreset[3]_i_1__2\,
      D => rxeq_txcoeff(16),
      Q => \n_0_rxeq_txcoeff_reg[16]\,
      R => \p_0_in__0\
    );
\rxeq_txcoeff_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \n_0_rxeq_txpreset[3]_i_1__2\,
      D => rxeq_txcoeff(17),
      Q => \n_0_rxeq_txcoeff_reg[17]\,
      R => \p_0_in__0\
    );
\rxeq_txcoeff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \n_0_rxeq_txpreset[3]_i_1__2\,
      D => rxeq_txcoeff(1),
      Q => \rxeq_txcoeff__0\(1),
      R => \p_0_in__0\
    );
\rxeq_txcoeff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \n_0_rxeq_txpreset[3]_i_1__2\,
      D => rxeq_txcoeff(2),
      Q => \rxeq_txcoeff__0\(2),
      R => \p_0_in__0\
    );
\rxeq_txcoeff_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \n_0_rxeq_txpreset[3]_i_1__2\,
      D => rxeq_txcoeff(3),
      Q => \rxeq_txcoeff__0\(3),
      R => \p_0_in__0\
    );
\rxeq_txcoeff_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \n_0_rxeq_txpreset[3]_i_1__2\,
      D => rxeq_txcoeff(4),
      Q => \rxeq_txcoeff__0\(4),
      R => \p_0_in__0\
    );
\rxeq_txcoeff_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \n_0_rxeq_txpreset[3]_i_1__2\,
      D => rxeq_txcoeff(5),
      Q => \rxeq_txcoeff__0\(5),
      R => \p_0_in__0\
    );
\rxeq_txcoeff_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \n_0_rxeq_txpreset[3]_i_1__2\,
      D => rxeq_txcoeff(6),
      Q => \n_0_rxeq_txcoeff_reg[6]\,
      R => \p_0_in__0\
    );
\rxeq_txcoeff_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \n_0_rxeq_txpreset[3]_i_1__2\,
      D => rxeq_txcoeff(7),
      Q => \n_0_rxeq_txcoeff_reg[7]\,
      R => \p_0_in__0\
    );
\rxeq_txcoeff_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \n_0_rxeq_txpreset[3]_i_1__2\,
      D => rxeq_txcoeff(8),
      Q => \n_0_rxeq_txcoeff_reg[8]\,
      R => \p_0_in__0\
    );
\rxeq_txcoeff_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \n_0_rxeq_txpreset[3]_i_1__2\,
      D => rxeq_txcoeff(9),
      Q => \n_0_rxeq_txcoeff_reg[9]\,
      R => \p_0_in__0\
    );
\rxeq_txpreset[0]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => \n_0_FSM_sequential_fsm_rx_reg[0]\,
      I1 => rxeq_txpreset_reg2(0),
      I2 => \n_0_FSM_sequential_fsm_rx_reg[2]\,
      O => rxeq_txpreset(0)
    );
\rxeq_txpreset[1]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => \n_0_FSM_sequential_fsm_rx_reg[0]\,
      I1 => rxeq_txpreset_reg2(1),
      I2 => \n_0_FSM_sequential_fsm_rx_reg[2]\,
      O => rxeq_txpreset(1)
    );
\rxeq_txpreset[2]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => \n_0_FSM_sequential_fsm_rx_reg[0]\,
      I1 => rxeq_txpreset_reg2(2),
      I2 => \n_0_FSM_sequential_fsm_rx_reg[2]\,
      O => rxeq_txpreset(2)
    );
\rxeq_txpreset[3]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F045"
    )
    port map (
      I0 => \n_0_FSM_sequential_fsm_rx_reg[2]\,
      I1 => rxeq_control_reg2(1),
      I2 => \n_0_FSM_sequential_fsm_rx_reg[0]\,
      I3 => \n_0_FSM_sequential_fsm_rx_reg[1]\,
      O => \n_0_rxeq_txpreset[3]_i_1__2\
    );
\rxeq_txpreset[3]_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => \n_0_FSM_sequential_fsm_rx_reg[0]\,
      I1 => rxeq_txpreset_reg2(3),
      I2 => \n_0_FSM_sequential_fsm_rx_reg[2]\,
      O => rxeq_txpreset(3)
    );
\rxeq_txpreset_reg1_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => PIPE_RXEQ_TXPRESET(0),
      Q => rxeq_txpreset_reg1(0),
      R => \p_0_in__0\
    );
\rxeq_txpreset_reg1_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => PIPE_RXEQ_TXPRESET(1),
      Q => rxeq_txpreset_reg1(1),
      R => \p_0_in__0\
    );
\rxeq_txpreset_reg1_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => PIPE_RXEQ_TXPRESET(2),
      Q => rxeq_txpreset_reg1(2),
      R => \p_0_in__0\
    );
\rxeq_txpreset_reg1_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => PIPE_RXEQ_TXPRESET(3),
      Q => rxeq_txpreset_reg1(3),
      R => \p_0_in__0\
    );
\rxeq_txpreset_reg2_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => rxeq_txpreset_reg1(0),
      Q => rxeq_txpreset_reg2(0),
      R => \p_0_in__0\
    );
\rxeq_txpreset_reg2_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => rxeq_txpreset_reg1(1),
      Q => rxeq_txpreset_reg2(1),
      R => \p_0_in__0\
    );
\rxeq_txpreset_reg2_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => rxeq_txpreset_reg1(2),
      Q => rxeq_txpreset_reg2(2),
      R => \p_0_in__0\
    );
\rxeq_txpreset_reg2_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => rxeq_txpreset_reg1(3),
      Q => rxeq_txpreset_reg2(3),
      R => \p_0_in__0\
    );
\rxeq_txpreset_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \n_0_rxeq_txpreset[3]_i_1__2\,
      D => rxeq_txpreset(0),
      Q => \rxeq_txpreset__0\(0),
      R => \p_0_in__0\
    );
\rxeq_txpreset_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \n_0_rxeq_txpreset[3]_i_1__2\,
      D => rxeq_txpreset(1),
      Q => \rxeq_txpreset__0\(1),
      R => \p_0_in__0\
    );
\rxeq_txpreset_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \n_0_rxeq_txpreset[3]_i_1__2\,
      D => rxeq_txpreset(2),
      Q => \rxeq_txpreset__0\(2),
      R => \p_0_in__0\
    );
\rxeq_txpreset_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \n_0_rxeq_txpreset[3]_i_1__2\,
      D => rxeq_txpreset(3),
      Q => \rxeq_txpreset__0\(3),
      R => \p_0_in__0\
    );
rxeq_user_en_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => '0',
      Q => rxeq_user_en_reg1,
      R => \p_0_in__0\
    );
rxeq_user_en_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => rxeq_user_en_reg1,
      Q => rxeq_user_en_reg2,
      R => \p_0_in__0\
    );
rxeq_user_mode_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => '0',
      Q => rxeq_user_mode_reg1,
      R => \p_0_in__0\
    );
rxeq_user_mode_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => rxeq_user_mode_reg1,
      Q => rxeq_user_mode_reg2,
      R => \p_0_in__0\
    );
\rxeq_user_txcoeff_reg1_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => '0',
      Q => rxeq_user_txcoeff_reg1(0),
      R => \p_0_in__0\
    );
\rxeq_user_txcoeff_reg1_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => '0',
      Q => rxeq_user_txcoeff_reg1(10),
      R => \p_0_in__0\
    );
\rxeq_user_txcoeff_reg1_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => '0',
      Q => rxeq_user_txcoeff_reg1(11),
      R => \p_0_in__0\
    );
\rxeq_user_txcoeff_reg1_reg[12]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => '0',
      Q => rxeq_user_txcoeff_reg1(12),
      R => \p_0_in__0\
    );
\rxeq_user_txcoeff_reg1_reg[13]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => '0',
      Q => rxeq_user_txcoeff_reg1(13),
      R => \p_0_in__0\
    );
\rxeq_user_txcoeff_reg1_reg[14]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => '0',
      Q => rxeq_user_txcoeff_reg1(14),
      R => \p_0_in__0\
    );
\rxeq_user_txcoeff_reg1_reg[15]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => '0',
      Q => rxeq_user_txcoeff_reg1(15),
      R => \p_0_in__0\
    );
\rxeq_user_txcoeff_reg1_reg[16]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => '0',
      Q => rxeq_user_txcoeff_reg1(16),
      R => \p_0_in__0\
    );
\rxeq_user_txcoeff_reg1_reg[17]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => '0',
      Q => rxeq_user_txcoeff_reg1(17),
      R => \p_0_in__0\
    );
\rxeq_user_txcoeff_reg1_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => '0',
      Q => rxeq_user_txcoeff_reg1(1),
      R => \p_0_in__0\
    );
\rxeq_user_txcoeff_reg1_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => '0',
      Q => rxeq_user_txcoeff_reg1(2),
      R => \p_0_in__0\
    );
\rxeq_user_txcoeff_reg1_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => '0',
      Q => rxeq_user_txcoeff_reg1(3),
      R => \p_0_in__0\
    );
\rxeq_user_txcoeff_reg1_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => '0',
      Q => rxeq_user_txcoeff_reg1(4),
      R => \p_0_in__0\
    );
\rxeq_user_txcoeff_reg1_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => '0',
      Q => rxeq_user_txcoeff_reg1(5),
      R => \p_0_in__0\
    );
\rxeq_user_txcoeff_reg1_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => '0',
      Q => rxeq_user_txcoeff_reg1(6),
      R => \p_0_in__0\
    );
\rxeq_user_txcoeff_reg1_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => '0',
      Q => rxeq_user_txcoeff_reg1(7),
      R => \p_0_in__0\
    );
\rxeq_user_txcoeff_reg1_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => '0',
      Q => rxeq_user_txcoeff_reg1(8),
      R => \p_0_in__0\
    );
\rxeq_user_txcoeff_reg1_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => '0',
      Q => rxeq_user_txcoeff_reg1(9),
      R => \p_0_in__0\
    );
\rxeq_user_txcoeff_reg2_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => rxeq_user_txcoeff_reg1(0),
      Q => rxeq_user_txcoeff_reg2(0),
      R => \p_0_in__0\
    );
\rxeq_user_txcoeff_reg2_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => rxeq_user_txcoeff_reg1(10),
      Q => rxeq_user_txcoeff_reg2(10),
      R => \p_0_in__0\
    );
\rxeq_user_txcoeff_reg2_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => rxeq_user_txcoeff_reg1(11),
      Q => rxeq_user_txcoeff_reg2(11),
      R => \p_0_in__0\
    );
\rxeq_user_txcoeff_reg2_reg[12]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => rxeq_user_txcoeff_reg1(12),
      Q => rxeq_user_txcoeff_reg2(12),
      R => \p_0_in__0\
    );
\rxeq_user_txcoeff_reg2_reg[13]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => rxeq_user_txcoeff_reg1(13),
      Q => rxeq_user_txcoeff_reg2(13),
      R => \p_0_in__0\
    );
\rxeq_user_txcoeff_reg2_reg[14]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => rxeq_user_txcoeff_reg1(14),
      Q => rxeq_user_txcoeff_reg2(14),
      R => \p_0_in__0\
    );
\rxeq_user_txcoeff_reg2_reg[15]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => rxeq_user_txcoeff_reg1(15),
      Q => rxeq_user_txcoeff_reg2(15),
      R => \p_0_in__0\
    );
\rxeq_user_txcoeff_reg2_reg[16]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => rxeq_user_txcoeff_reg1(16),
      Q => rxeq_user_txcoeff_reg2(16),
      R => \p_0_in__0\
    );
\rxeq_user_txcoeff_reg2_reg[17]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => rxeq_user_txcoeff_reg1(17),
      Q => rxeq_user_txcoeff_reg2(17),
      R => \p_0_in__0\
    );
\rxeq_user_txcoeff_reg2_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => rxeq_user_txcoeff_reg1(1),
      Q => rxeq_user_txcoeff_reg2(1),
      R => \p_0_in__0\
    );
\rxeq_user_txcoeff_reg2_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => rxeq_user_txcoeff_reg1(2),
      Q => rxeq_user_txcoeff_reg2(2),
      R => \p_0_in__0\
    );
\rxeq_user_txcoeff_reg2_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => rxeq_user_txcoeff_reg1(3),
      Q => rxeq_user_txcoeff_reg2(3),
      R => \p_0_in__0\
    );
\rxeq_user_txcoeff_reg2_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => rxeq_user_txcoeff_reg1(4),
      Q => rxeq_user_txcoeff_reg2(4),
      R => \p_0_in__0\
    );
\rxeq_user_txcoeff_reg2_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => rxeq_user_txcoeff_reg1(5),
      Q => rxeq_user_txcoeff_reg2(5),
      R => \p_0_in__0\
    );
\rxeq_user_txcoeff_reg2_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => rxeq_user_txcoeff_reg1(6),
      Q => rxeq_user_txcoeff_reg2(6),
      R => \p_0_in__0\
    );
\rxeq_user_txcoeff_reg2_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => rxeq_user_txcoeff_reg1(7),
      Q => rxeq_user_txcoeff_reg2(7),
      R => \p_0_in__0\
    );
\rxeq_user_txcoeff_reg2_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => rxeq_user_txcoeff_reg1(8),
      Q => rxeq_user_txcoeff_reg2(8),
      R => \p_0_in__0\
    );
\rxeq_user_txcoeff_reg2_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => rxeq_user_txcoeff_reg1(9),
      Q => rxeq_user_txcoeff_reg2(9),
      R => \p_0_in__0\
    );
\txeq_control_reg1_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => PIPE_TXEQ_CONTROL(0),
      Q => txeq_control_reg1(0),
      R => \p_0_in__0\
    );
\txeq_control_reg1_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => PIPE_TXEQ_CONTROL(1),
      Q => txeq_control_reg1(1),
      R => \p_0_in__0\
    );
\txeq_control_reg2_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => txeq_control_reg1(0),
      Q => txeq_control_reg2(0),
      R => \p_0_in__0\
    );
\txeq_control_reg2_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => txeq_control_reg1(1),
      Q => txeq_control_reg2(1),
      R => \p_0_in__0\
    );
\txeq_deemph_reg1_reg[0]\: unisim.vcomponents.FDSE
    port map (
      C => I2,
      CE => '1',
      D => PIPE_TXEQ_DEEMPH(0),
      Q => txeq_deemph_reg1(0),
      S => \p_0_in__0\
    );
\txeq_deemph_reg1_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => PIPE_TXEQ_DEEMPH(1),
      Q => txeq_deemph_reg1(1),
      R => \p_0_in__0\
    );
\txeq_deemph_reg1_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => PIPE_TXEQ_DEEMPH(2),
      Q => txeq_deemph_reg1(2),
      R => \p_0_in__0\
    );
\txeq_deemph_reg1_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => PIPE_TXEQ_DEEMPH(3),
      Q => txeq_deemph_reg1(3),
      R => \p_0_in__0\
    );
\txeq_deemph_reg1_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => PIPE_TXEQ_DEEMPH(4),
      Q => txeq_deemph_reg1(4),
      R => \p_0_in__0\
    );
\txeq_deemph_reg1_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => PIPE_TXEQ_DEEMPH(5),
      Q => txeq_deemph_reg1(5),
      R => \p_0_in__0\
    );
\txeq_deemph_reg2_reg[0]\: unisim.vcomponents.FDSE
    port map (
      C => I2,
      CE => '1',
      D => txeq_deemph_reg1(0),
      Q => txeq_deemph_reg2(0),
      S => \p_0_in__0\
    );
\txeq_deemph_reg2_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => txeq_deemph_reg1(1),
      Q => txeq_deemph_reg2(1),
      R => \p_0_in__0\
    );
\txeq_deemph_reg2_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => txeq_deemph_reg1(2),
      Q => txeq_deemph_reg2(2),
      R => \p_0_in__0\
    );
\txeq_deemph_reg2_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => txeq_deemph_reg1(3),
      Q => txeq_deemph_reg2(3),
      R => \p_0_in__0\
    );
\txeq_deemph_reg2_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => txeq_deemph_reg1(4),
      Q => txeq_deemph_reg2(4),
      R => \p_0_in__0\
    );
\txeq_deemph_reg2_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => txeq_deemph_reg1(5),
      Q => txeq_deemph_reg2(5),
      R => \p_0_in__0\
    );
txeq_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => '1',
      D => \n_0_FSM_onehot_fsm_tx_reg[6]\,
      Q => PIPE_TXEQ_DONE(0),
      R => \p_0_in__0\
    );
\txeq_preset[0]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001000"
    )
    port map (
      I0 => txeq_preset_reg2(2),
      I1 => txeq_preset_reg2(1),
      I2 => txeq_preset_reg2(3),
      I3 => txeq_preset_reg2(0),
      I4 => I1,
      O => \n_0_txeq_preset[0]_i_1__2\
    );
\txeq_preset[10]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEABBABB"
    )
    port map (
      I0 => I1,
      I1 => txeq_preset_reg2(0),
      I2 => txeq_preset_reg2(3),
      I3 => txeq_preset_reg2(1),
      I4 => txeq_preset_reg2(2),
      O => \n_0_txeq_preset[10]_i_1__2\
    );
\txeq_preset[11]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEAABABB"
    )
    port map (
      I0 => I1,
      I1 => txeq_preset_reg2(0),
      I2 => txeq_preset_reg2(3),
      I3 => txeq_preset_reg2(1),
      I4 => txeq_preset_reg2(2),
      O => \n_0_txeq_preset[11]_i_1__2\
    );
\txeq_preset[12]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001574"
    )
    port map (
      I0 => txeq_preset_reg2(3),
      I1 => txeq_preset_reg2(1),
      I2 => txeq_preset_reg2(0),
      I3 => txeq_preset_reg2(2),
      I4 => I1,
      O => \n_0_txeq_preset[12]_i_1__2\
    );
\txeq_preset[13]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001004"
    )
    port map (
      I0 => txeq_preset_reg2(2),
      I1 => txeq_preset_reg2(0),
      I2 => txeq_preset_reg2(1),
      I3 => txeq_preset_reg2(3),
      I4 => I1,
      O => \n_0_txeq_preset[13]_i_1__2\
    );
\txeq_preset[14]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000410"
    )
    port map (
      I0 => txeq_preset_reg2(2),
      I1 => txeq_preset_reg2(0),
      I2 => txeq_preset_reg2(3),
      I3 => txeq_preset_reg2(1),
      I4 => I1,
      O => \n_0_txeq_preset[14]_i_1__2\
    );
\txeq_preset[15]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAAB"
    )
    port map (
      I0 => I1,
      I1 => txeq_preset_reg2(2),
      I2 => txeq_preset_reg2(1),
      I3 => txeq_preset_reg2(3),
      O => \n_0_txeq_preset[15]_i_1__2\
    );
\txeq_preset[16]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0014"
    )
    port map (
      I0 => txeq_preset_reg2(2),
      I1 => txeq_preset_reg2(0),
      I2 => txeq_preset_reg2(3),
      I3 => I1,
      O => \n_0_txeq_preset[16]_i_1__2\
    );
\txeq_preset[17]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_tx_reg[3]\,
      I1 => I1,
      O => \n_0_txeq_preset[17]_i_1\
    );
\txeq_preset[17]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAEABABB"
    )
    port map (
      I0 => I1,
      I1 => txeq_preset_reg2(0),
      I2 => txeq_preset_reg2(1),
      I3 => txeq_preset_reg2(3),
      I4 => txeq_preset_reg2(2),
      O => \n_0_txeq_preset[17]_i_2__2\
    );
\txeq_preset[1]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001004"
    )
    port map (
      I0 => txeq_preset_reg2(0),
      I1 => txeq_preset_reg2(3),
      I2 => txeq_preset_reg2(1),
      I3 => txeq_preset_reg2(2),
      I4 => I1,
      O => \n_0_txeq_preset[1]_i_1__2\
    );
\txeq_preset[2]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00C8"
    )
    port map (
      I0 => txeq_preset_reg2(0),
      I1 => txeq_preset_reg2(3),
      I2 => txeq_preset_reg2(2),
      I3 => I1,
      O => \n_0_txeq_preset[2]_i_1__2\
    );
\txeq_preset[3]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00003424"
    )
    port map (
      I0 => txeq_preset_reg2(1),
      I1 => txeq_preset_reg2(3),
      I2 => txeq_preset_reg2(2),
      I3 => txeq_preset_reg2(0),
      I4 => I1,
      O => \n_0_txeq_preset[3]_i_1__2\
    );
\txeq_preset[7]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000408"
    )
    port map (
      I0 => txeq_preset_reg2(0),
      I1 => txeq_preset_reg2(1),
      I2 => txeq_preset_reg2(3),
      I3 => txeq_preset_reg2(2),
      I4 => I1,
      O => \n_0_txeq_preset[7]_i_1__2\
    );
\txeq_preset[8]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAEBBFB"
    )
    port map (
      I0 => I1,
      I1 => txeq_preset_reg2(1),
      I2 => txeq_preset_reg2(0),
      I3 => txeq_preset_reg2(3),
      I4 => txeq_preset_reg2(2),
      O => \n_0_txeq_preset[8]_i_1__2\
    );
\txeq_preset[9]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEAEBABB"
    )
    port map (
      I0 => I1,
      I1 => txeq_preset_reg2(0),
      I2 => txeq_preset_reg2(3),
      I3 => txeq_preset_reg2(1),
      I4 => txeq_preset_reg2(2),
      O => \n_0_txeq_preset[9]_i_1__2\
    );
txeq_preset_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => '1',
      D => \n_0_FSM_onehot_fsm_tx_reg[3]\,
      Q => txeq_preset_done,
      R => \p_0_in__0\
    );
\txeq_preset_reg1_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => PIPE_TXEQ_PRESET(0),
      Q => txeq_preset_reg1(0),
      R => \p_0_in__0\
    );
\txeq_preset_reg1_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => PIPE_TXEQ_PRESET(1),
      Q => txeq_preset_reg1(1),
      R => \p_0_in__0\
    );
\txeq_preset_reg1_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => PIPE_TXEQ_PRESET(2),
      Q => txeq_preset_reg1(2),
      R => \p_0_in__0\
    );
\txeq_preset_reg1_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => PIPE_TXEQ_PRESET(3),
      Q => txeq_preset_reg1(3),
      R => \p_0_in__0\
    );
\txeq_preset_reg2_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => txeq_preset_reg1(0),
      Q => txeq_preset_reg2(0),
      R => \p_0_in__0\
    );
\txeq_preset_reg2_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => txeq_preset_reg1(1),
      Q => txeq_preset_reg2(1),
      R => \p_0_in__0\
    );
\txeq_preset_reg2_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => txeq_preset_reg1(2),
      Q => txeq_preset_reg2(2),
      R => \p_0_in__0\
    );
\txeq_preset_reg2_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => txeq_preset_reg1(3),
      Q => txeq_preset_reg2(3),
      R => \p_0_in__0\
    );
\txeq_preset_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \n_0_txeq_preset[17]_i_1\,
      D => \n_0_txeq_preset[0]_i_1__2\,
      Q => \n_0_txeq_preset_reg[0]\,
      R => '0'
    );
\txeq_preset_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \n_0_txeq_preset[17]_i_1\,
      D => \n_0_txeq_preset[10]_i_1__2\,
      Q => \n_0_txeq_preset_reg[10]\,
      R => '0'
    );
\txeq_preset_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \n_0_txeq_preset[17]_i_1\,
      D => \n_0_txeq_preset[11]_i_1__2\,
      Q => \n_0_txeq_preset_reg[11]\,
      R => '0'
    );
\txeq_preset_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \n_0_txeq_preset[17]_i_1\,
      D => \n_0_txeq_preset[12]_i_1__2\,
      Q => \n_0_txeq_preset_reg[12]\,
      R => '0'
    );
\txeq_preset_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \n_0_txeq_preset[17]_i_1\,
      D => \n_0_txeq_preset[13]_i_1__2\,
      Q => \n_0_txeq_preset_reg[13]\,
      R => '0'
    );
\txeq_preset_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \n_0_txeq_preset[17]_i_1\,
      D => \n_0_txeq_preset[14]_i_1__2\,
      Q => \n_0_txeq_preset_reg[14]\,
      R => '0'
    );
\txeq_preset_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \n_0_txeq_preset[17]_i_1\,
      D => \n_0_txeq_preset[15]_i_1__2\,
      Q => \n_0_txeq_preset_reg[15]\,
      R => '0'
    );
\txeq_preset_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \n_0_txeq_preset[17]_i_1\,
      D => \n_0_txeq_preset[16]_i_1__2\,
      Q => \n_0_txeq_preset_reg[16]\,
      R => '0'
    );
\txeq_preset_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \n_0_txeq_preset[17]_i_1\,
      D => \n_0_txeq_preset[17]_i_2__2\,
      Q => \n_0_txeq_preset_reg[17]\,
      R => '0'
    );
\txeq_preset_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \n_0_txeq_preset[17]_i_1\,
      D => \n_0_txeq_preset[1]_i_1__2\,
      Q => \n_0_txeq_preset_reg[1]\,
      R => '0'
    );
\txeq_preset_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \n_0_txeq_preset[17]_i_1\,
      D => \n_0_txeq_preset[2]_i_1__2\,
      Q => \n_0_txeq_preset_reg[2]\,
      R => '0'
    );
\txeq_preset_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \n_0_txeq_preset[17]_i_1\,
      D => \n_0_txeq_preset[3]_i_1__2\,
      Q => \n_0_txeq_preset_reg[3]\,
      R => '0'
    );
\txeq_preset_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \n_0_txeq_preset[17]_i_1\,
      D => '0',
      Q => \n_0_txeq_preset_reg[4]\,
      R => '0'
    );
\txeq_preset_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \n_0_txeq_preset[17]_i_1\,
      D => '0',
      Q => \n_0_txeq_preset_reg[5]\,
      R => '0'
    );
\txeq_preset_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \n_0_txeq_preset[17]_i_1\,
      D => '0',
      Q => \n_0_txeq_preset_reg[6]\,
      R => '0'
    );
\txeq_preset_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \n_0_txeq_preset[17]_i_1\,
      D => \n_0_txeq_preset[7]_i_1__2\,
      Q => \n_0_txeq_preset_reg[7]\,
      R => '0'
    );
\txeq_preset_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \n_0_txeq_preset[17]_i_1\,
      D => \n_0_txeq_preset[8]_i_1__2\,
      Q => \n_0_txeq_preset_reg[8]\,
      R => '0'
    );
\txeq_preset_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \n_0_txeq_preset[17]_i_1\,
      D => \n_0_txeq_preset[9]_i_1__2\,
      Q => \n_0_txeq_preset_reg[9]\,
      R => '0'
    );
\txeq_txcoeff[0]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => \n_0_txeq_preset_reg[0]\,
      I1 => \n_0_FSM_onehot_fsm_tx_reg[3]\,
      I2 => \n_0_txeq_txcoeff[0]_i_2__2\,
      O => \n_0_txeq_txcoeff[0]_i_1__2\
    );
\txeq_txcoeff[0]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0800FB000800"
    )
    port map (
      I0 => \^eq_txeq_deemph_out\(5),
      I1 => \n_0_txeq_txcoeff_cnt_reg[0]\,
      I2 => \n_0_txeq_txcoeff_cnt_reg[1]\,
      I3 => \n_0_FSM_onehot_fsm_tx_reg[4]\,
      I4 => \n_0_txeq_txcoeff_reg[6]\,
      I5 => \n_0_FSM_onehot_fsm_tx_reg[1]\,
      O => \n_0_txeq_txcoeff[0]_i_2__2\
    );
\txeq_txcoeff[10]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
    port map (
      I0 => \n_0_txeq_txcoeff[10]_i_2__2\,
      I1 => \n_0_FSM_onehot_fsm_tx_reg[3]\,
      I2 => \n_0_txeq_preset_reg[10]\,
      I3 => \n_0_FSM_onehot_fsm_tx_reg[1]\,
      I4 => \^eq_txeq_deemph_out\(13),
      O => \n_0_txeq_txcoeff[10]_i_1__2\
    );
\txeq_txcoeff[10]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAC00AC00AC00"
    )
    port map (
      I0 => \^eq_txeq_deemph_out\(14),
      I1 => \^eq_txeq_deemph_out\(13),
      I2 => \n_0_txeq_txcoeff[10]_i_3__2\,
      I3 => \n_0_FSM_onehot_fsm_tx_reg[4]\,
      I4 => \^eq_txeq_deemph_out\(7),
      I5 => \n_0_FSM_onehot_fsm_tx_reg[7]\,
      O => \n_0_txeq_txcoeff[10]_i_2__2\
    );
\txeq_txcoeff[10]_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_txeq_txcoeff_cnt_reg[0]\,
      I1 => \n_0_txeq_txcoeff_cnt_reg[1]\,
      O => \n_0_txeq_txcoeff[10]_i_3__2\
    );
\txeq_txcoeff[11]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
    port map (
      I0 => \n_0_txeq_txcoeff[11]_i_2__2\,
      I1 => \n_0_FSM_onehot_fsm_tx_reg[3]\,
      I2 => \n_0_txeq_preset_reg[11]\,
      I3 => \n_0_FSM_onehot_fsm_tx_reg[1]\,
      I4 => \^eq_txeq_deemph_out\(14),
      O => \n_0_txeq_txcoeff[11]_i_1__2\
    );
\txeq_txcoeff[11]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAC00AC00AC00"
    )
    port map (
      I0 => \^eq_txeq_deemph_out\(15),
      I1 => \^eq_txeq_deemph_out\(14),
      I2 => \n_0_txeq_txcoeff[11]_i_3__2\,
      I3 => \n_0_FSM_onehot_fsm_tx_reg[4]\,
      I4 => \^eq_txeq_deemph_out\(8),
      I5 => \n_0_FSM_onehot_fsm_tx_reg[7]\,
      O => \n_0_txeq_txcoeff[11]_i_2__2\
    );
\txeq_txcoeff[11]_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_txeq_txcoeff_cnt_reg[0]\,
      I1 => \n_0_txeq_txcoeff_cnt_reg[1]\,
      O => \n_0_txeq_txcoeff[11]_i_3__2\
    );
\txeq_txcoeff[12]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
    port map (
      I0 => \n_0_txeq_txcoeff[12]_i_2__2\,
      I1 => \n_0_FSM_onehot_fsm_tx_reg[3]\,
      I2 => \n_0_txeq_preset_reg[12]\,
      I3 => \n_0_FSM_onehot_fsm_tx_reg[1]\,
      I4 => \^eq_txeq_deemph_out\(15),
      O => \n_0_txeq_txcoeff[12]_i_1__2\
    );
\txeq_txcoeff[12]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAC00AC00AC00"
    )
    port map (
      I0 => txeq_deemph_reg2(0),
      I1 => \^eq_txeq_deemph_out\(15),
      I2 => \n_0_txeq_txcoeff[12]_i_3__2\,
      I3 => \n_0_FSM_onehot_fsm_tx_reg[4]\,
      I4 => \^eq_txeq_deemph_out\(9),
      I5 => \n_0_FSM_onehot_fsm_tx_reg[7]\,
      O => \n_0_txeq_txcoeff[12]_i_2__2\
    );
\txeq_txcoeff[12]_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_txeq_txcoeff_cnt_reg[0]\,
      I1 => \n_0_txeq_txcoeff_cnt_reg[1]\,
      O => \n_0_txeq_txcoeff[12]_i_3__2\
    );
\txeq_txcoeff[13]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
    port map (
      I0 => \n_0_txeq_txcoeff[13]_i_2__2\,
      I1 => \n_0_FSM_onehot_fsm_tx_reg[3]\,
      I2 => \n_0_txeq_preset_reg[13]\,
      I3 => \n_0_FSM_onehot_fsm_tx_reg[1]\,
      I4 => txeq_deemph_reg2(0),
      O => \n_0_txeq_txcoeff[13]_i_1__2\
    );
\txeq_txcoeff[13]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAC00AC00AC00"
    )
    port map (
      I0 => txeq_deemph_reg2(1),
      I1 => txeq_deemph_reg2(0),
      I2 => \n_0_txeq_txcoeff[13]_i_3__2\,
      I3 => \n_0_FSM_onehot_fsm_tx_reg[4]\,
      I4 => \^eq_txeq_deemph_out\(10),
      I5 => \n_0_FSM_onehot_fsm_tx_reg[7]\,
      O => \n_0_txeq_txcoeff[13]_i_2__2\
    );
\txeq_txcoeff[13]_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_txeq_txcoeff_cnt_reg[0]\,
      I1 => \n_0_txeq_txcoeff_cnt_reg[1]\,
      O => \n_0_txeq_txcoeff[13]_i_3__2\
    );
\txeq_txcoeff[14]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
    port map (
      I0 => \n_0_txeq_txcoeff[14]_i_2__2\,
      I1 => \n_0_FSM_onehot_fsm_tx_reg[3]\,
      I2 => \n_0_txeq_preset_reg[14]\,
      I3 => \n_0_FSM_onehot_fsm_tx_reg[1]\,
      I4 => txeq_deemph_reg2(1),
      O => \n_0_txeq_txcoeff[14]_i_1__2\
    );
\txeq_txcoeff[14]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAC00AC00AC00"
    )
    port map (
      I0 => txeq_deemph_reg2(2),
      I1 => txeq_deemph_reg2(1),
      I2 => \n_0_txeq_txcoeff[14]_i_3__2\,
      I3 => \n_0_FSM_onehot_fsm_tx_reg[4]\,
      I4 => \n_0_txeq_txcoeff_reg[13]\,
      I5 => \n_0_FSM_onehot_fsm_tx_reg[7]\,
      O => \n_0_txeq_txcoeff[14]_i_2__2\
    );
\txeq_txcoeff[14]_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_txeq_txcoeff_cnt_reg[0]\,
      I1 => \n_0_txeq_txcoeff_cnt_reg[1]\,
      O => \n_0_txeq_txcoeff[14]_i_3__2\
    );
\txeq_txcoeff[15]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
    port map (
      I0 => \n_0_txeq_txcoeff[15]_i_2__2\,
      I1 => \n_0_FSM_onehot_fsm_tx_reg[3]\,
      I2 => \n_0_txeq_preset_reg[15]\,
      I3 => \n_0_FSM_onehot_fsm_tx_reg[1]\,
      I4 => txeq_deemph_reg2(2),
      O => \n_0_txeq_txcoeff[15]_i_1__2\
    );
\txeq_txcoeff[15]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAC00AC00AC00"
    )
    port map (
      I0 => txeq_deemph_reg2(3),
      I1 => txeq_deemph_reg2(2),
      I2 => \n_0_txeq_txcoeff[15]_i_3__2\,
      I3 => \n_0_FSM_onehot_fsm_tx_reg[4]\,
      I4 => \^eq_txeq_deemph_out\(11),
      I5 => \n_0_FSM_onehot_fsm_tx_reg[7]\,
      O => \n_0_txeq_txcoeff[15]_i_2__2\
    );
\txeq_txcoeff[15]_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_txeq_txcoeff_cnt_reg[0]\,
      I1 => \n_0_txeq_txcoeff_cnt_reg[1]\,
      O => \n_0_txeq_txcoeff[15]_i_3__2\
    );
\txeq_txcoeff[16]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
    port map (
      I0 => \n_0_txeq_txcoeff[16]_i_2__2\,
      I1 => \n_0_FSM_onehot_fsm_tx_reg[3]\,
      I2 => \n_0_txeq_preset_reg[16]\,
      I3 => \n_0_FSM_onehot_fsm_tx_reg[1]\,
      I4 => txeq_deemph_reg2(3),
      O => \n_0_txeq_txcoeff[16]_i_1__2\
    );
\txeq_txcoeff[16]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAC00AC00AC00"
    )
    port map (
      I0 => txeq_deemph_reg2(4),
      I1 => txeq_deemph_reg2(3),
      I2 => \n_0_txeq_txcoeff[16]_i_3__2\,
      I3 => \n_0_FSM_onehot_fsm_tx_reg[4]\,
      I4 => \^eq_txeq_deemph_out\(12),
      I5 => \n_0_FSM_onehot_fsm_tx_reg[7]\,
      O => \n_0_txeq_txcoeff[16]_i_2__2\
    );
\txeq_txcoeff[16]_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_txeq_txcoeff_cnt_reg[0]\,
      I1 => \n_0_txeq_txcoeff_cnt_reg[1]\,
      O => \n_0_txeq_txcoeff[16]_i_3__2\
    );
\txeq_txcoeff[17]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
    port map (
      I0 => \n_0_txeq_txcoeff[17]_i_2__2\,
      I1 => \n_0_FSM_onehot_fsm_tx_reg[3]\,
      I2 => \n_0_txeq_preset_reg[17]\,
      I3 => \n_0_FSM_onehot_fsm_tx_reg[1]\,
      I4 => txeq_deemph_reg2(4),
      O => \n_0_txeq_txcoeff[17]_i_1__2\
    );
\txeq_txcoeff[17]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAC00AC00AC00"
    )
    port map (
      I0 => txeq_deemph_reg2(5),
      I1 => txeq_deemph_reg2(4),
      I2 => \n_0_txeq_txcoeff[17]_i_3__2\,
      I3 => \n_0_FSM_onehot_fsm_tx_reg[4]\,
      I4 => \^eq_txeq_deemph_out\(13),
      I5 => \n_0_FSM_onehot_fsm_tx_reg[7]\,
      O => \n_0_txeq_txcoeff[17]_i_2__2\
    );
\txeq_txcoeff[17]_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_txeq_txcoeff_cnt_reg[0]\,
      I1 => \n_0_txeq_txcoeff_cnt_reg[1]\,
      O => \n_0_txeq_txcoeff[17]_i_3__2\
    );
\txeq_txcoeff[18]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF01FFFFFFFF"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_tx_reg[1]\,
      I1 => \n_0_FSM_onehot_fsm_tx_reg[6]\,
      I2 => \n_0_FSM_onehot_fsm_tx_reg[5]\,
      I3 => \n_0_FSM_onehot_fsm_tx_reg[7]\,
      I4 => \n_0_txeq_txcoeff[18]_i_3__2\,
      I5 => \n_0_FSM_onehot_fsm_tx[1]_i_2__2\,
      O => \n_0_txeq_txcoeff[18]_i_1__2\
    );
\txeq_txcoeff[18]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF8A00"
    )
    port map (
      I0 => txeq_deemph_reg2(5),
      I1 => \n_0_txeq_txcoeff_cnt_reg[1]\,
      I2 => \n_0_txeq_txcoeff_cnt_reg[0]\,
      I3 => \n_0_FSM_onehot_fsm_tx_reg[4]\,
      I4 => \n_0_txeq_txcoeff[18]_i_4__2\,
      O => \n_0_txeq_txcoeff[18]_i_2__2\
    );
\txeq_txcoeff[18]_i_3__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
    port map (
      I0 => txeq_control_reg2(0),
      I1 => txeq_control_reg2(1),
      I2 => \n_0_FSM_onehot_fsm_tx_reg[1]\,
      O => \n_0_txeq_txcoeff[18]_i_3__2\
    );
\txeq_txcoeff[18]_i_4__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => \^eq_txeq_deemph_out\(14),
      I1 => \n_0_FSM_onehot_fsm_tx_reg[7]\,
      I2 => txeq_deemph_reg2(5),
      I3 => \n_0_FSM_onehot_fsm_tx_reg[1]\,
      O => \n_0_txeq_txcoeff[18]_i_4__2\
    );
\txeq_txcoeff[1]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
    port map (
      I0 => \n_0_txeq_txcoeff[1]_i_2__2\,
      I1 => \n_0_FSM_onehot_fsm_tx_reg[3]\,
      I2 => \n_0_txeq_preset_reg[1]\,
      I3 => \n_0_FSM_onehot_fsm_tx_reg[1]\,
      I4 => \^eq_txeq_deemph_out\(5),
      O => \n_0_txeq_txcoeff[1]_i_1__2\
    );
\txeq_txcoeff[1]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAC00AC00AC00"
    )
    port map (
      I0 => \^eq_txeq_deemph_out\(6),
      I1 => \^eq_txeq_deemph_out\(5),
      I2 => \n_0_txeq_txcoeff[1]_i_3__2\,
      I3 => \n_0_FSM_onehot_fsm_tx_reg[4]\,
      I4 => \n_0_txeq_txcoeff_reg[0]\,
      I5 => \n_0_FSM_onehot_fsm_tx_reg[7]\,
      O => \n_0_txeq_txcoeff[1]_i_2__2\
    );
\txeq_txcoeff[1]_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_txeq_txcoeff_cnt_reg[0]\,
      I1 => \n_0_txeq_txcoeff_cnt_reg[1]\,
      O => \n_0_txeq_txcoeff[1]_i_3__2\
    );
\txeq_txcoeff[2]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
    port map (
      I0 => \n_0_txeq_txcoeff[2]_i_2__2\,
      I1 => \n_0_FSM_onehot_fsm_tx_reg[3]\,
      I2 => \n_0_txeq_preset_reg[2]\,
      I3 => \n_0_FSM_onehot_fsm_tx_reg[1]\,
      I4 => \^eq_txeq_deemph_out\(6),
      O => \n_0_txeq_txcoeff[2]_i_1__2\
    );
\txeq_txcoeff[2]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAC00AC00AC00"
    )
    port map (
      I0 => \^eq_txeq_deemph_out\(7),
      I1 => \^eq_txeq_deemph_out\(6),
      I2 => \n_0_txeq_txcoeff[2]_i_3__2\,
      I3 => \n_0_FSM_onehot_fsm_tx_reg[4]\,
      I4 => \^eq_txeq_deemph_out\(0),
      I5 => \n_0_FSM_onehot_fsm_tx_reg[7]\,
      O => \n_0_txeq_txcoeff[2]_i_2__2\
    );
\txeq_txcoeff[2]_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_txeq_txcoeff_cnt_reg[0]\,
      I1 => \n_0_txeq_txcoeff_cnt_reg[1]\,
      O => \n_0_txeq_txcoeff[2]_i_3__2\
    );
\txeq_txcoeff[3]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
    port map (
      I0 => \n_0_txeq_txcoeff[3]_i_2__2\,
      I1 => \n_0_FSM_onehot_fsm_tx_reg[3]\,
      I2 => \n_0_txeq_preset_reg[3]\,
      I3 => \n_0_FSM_onehot_fsm_tx_reg[1]\,
      I4 => \^eq_txeq_deemph_out\(7),
      O => \n_0_txeq_txcoeff[3]_i_1__2\
    );
\txeq_txcoeff[3]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAC00AC00AC00"
    )
    port map (
      I0 => \^eq_txeq_deemph_out\(8),
      I1 => \^eq_txeq_deemph_out\(7),
      I2 => \n_0_txeq_txcoeff[3]_i_3__2\,
      I3 => \n_0_FSM_onehot_fsm_tx_reg[4]\,
      I4 => \^eq_txeq_deemph_out\(1),
      I5 => \n_0_FSM_onehot_fsm_tx_reg[7]\,
      O => \n_0_txeq_txcoeff[3]_i_2__2\
    );
\txeq_txcoeff[3]_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_txeq_txcoeff_cnt_reg[0]\,
      I1 => \n_0_txeq_txcoeff_cnt_reg[1]\,
      O => \n_0_txeq_txcoeff[3]_i_3__2\
    );
\txeq_txcoeff[4]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
    port map (
      I0 => \n_0_txeq_txcoeff[4]_i_2__2\,
      I1 => \n_0_FSM_onehot_fsm_tx_reg[3]\,
      I2 => \n_0_txeq_preset_reg[4]\,
      I3 => \n_0_FSM_onehot_fsm_tx_reg[1]\,
      I4 => \^eq_txeq_deemph_out\(8),
      O => \n_0_txeq_txcoeff[4]_i_1__2\
    );
\txeq_txcoeff[4]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAC00AC00AC00"
    )
    port map (
      I0 => \^eq_txeq_deemph_out\(9),
      I1 => \^eq_txeq_deemph_out\(8),
      I2 => \n_0_txeq_txcoeff[4]_i_3__2\,
      I3 => \n_0_FSM_onehot_fsm_tx_reg[4]\,
      I4 => \^eq_txeq_deemph_out\(2),
      I5 => \n_0_FSM_onehot_fsm_tx_reg[7]\,
      O => \n_0_txeq_txcoeff[4]_i_2__2\
    );
\txeq_txcoeff[4]_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_txeq_txcoeff_cnt_reg[0]\,
      I1 => \n_0_txeq_txcoeff_cnt_reg[1]\,
      O => \n_0_txeq_txcoeff[4]_i_3__2\
    );
\txeq_txcoeff[5]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
    port map (
      I0 => \n_0_txeq_txcoeff[5]_i_2__2\,
      I1 => \n_0_FSM_onehot_fsm_tx_reg[3]\,
      I2 => \n_0_txeq_preset_reg[5]\,
      I3 => \n_0_FSM_onehot_fsm_tx_reg[1]\,
      I4 => \^eq_txeq_deemph_out\(9),
      O => \n_0_txeq_txcoeff[5]_i_1__2\
    );
\txeq_txcoeff[5]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAC00AC00AC00"
    )
    port map (
      I0 => \^eq_txeq_deemph_out\(10),
      I1 => \^eq_txeq_deemph_out\(9),
      I2 => \n_0_txeq_txcoeff[5]_i_3__2\,
      I3 => \n_0_FSM_onehot_fsm_tx_reg[4]\,
      I4 => \^eq_txeq_deemph_out\(3),
      I5 => \n_0_FSM_onehot_fsm_tx_reg[7]\,
      O => \n_0_txeq_txcoeff[5]_i_2__2\
    );
\txeq_txcoeff[5]_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_txeq_txcoeff_cnt_reg[0]\,
      I1 => \n_0_txeq_txcoeff_cnt_reg[1]\,
      O => \n_0_txeq_txcoeff[5]_i_3__2\
    );
\txeq_txcoeff[6]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
    port map (
      I0 => \n_0_txeq_txcoeff[6]_i_2__2\,
      I1 => \n_0_FSM_onehot_fsm_tx_reg[3]\,
      I2 => \n_0_txeq_preset_reg[6]\,
      I3 => \n_0_FSM_onehot_fsm_tx_reg[1]\,
      I4 => \^eq_txeq_deemph_out\(10),
      O => \n_0_txeq_txcoeff[6]_i_1__2\
    );
\txeq_txcoeff[6]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAC00AC00AC00"
    )
    port map (
      I0 => \n_0_txeq_txcoeff_reg[13]\,
      I1 => \^eq_txeq_deemph_out\(10),
      I2 => \n_0_txeq_txcoeff[6]_i_3__2\,
      I3 => \n_0_FSM_onehot_fsm_tx_reg[4]\,
      I4 => \^eq_txeq_deemph_out\(4),
      I5 => \n_0_FSM_onehot_fsm_tx_reg[7]\,
      O => \n_0_txeq_txcoeff[6]_i_2__2\
    );
\txeq_txcoeff[6]_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_txeq_txcoeff_cnt_reg[0]\,
      I1 => \n_0_txeq_txcoeff_cnt_reg[1]\,
      O => \n_0_txeq_txcoeff[6]_i_3__2\
    );
\txeq_txcoeff[7]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
    port map (
      I0 => \n_0_txeq_txcoeff[7]_i_2__2\,
      I1 => \n_0_FSM_onehot_fsm_tx_reg[3]\,
      I2 => \n_0_txeq_preset_reg[7]\,
      I3 => \n_0_FSM_onehot_fsm_tx_reg[1]\,
      I4 => \n_0_txeq_txcoeff_reg[13]\,
      O => \n_0_txeq_txcoeff[7]_i_1__2\
    );
\txeq_txcoeff[7]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAC00AC00AC00"
    )
    port map (
      I0 => \^eq_txeq_deemph_out\(11),
      I1 => \n_0_txeq_txcoeff_reg[13]\,
      I2 => \n_0_txeq_txcoeff[7]_i_3__2\,
      I3 => \n_0_FSM_onehot_fsm_tx_reg[4]\,
      I4 => \n_0_txeq_txcoeff_reg[6]\,
      I5 => \n_0_FSM_onehot_fsm_tx_reg[7]\,
      O => \n_0_txeq_txcoeff[7]_i_2__2\
    );
\txeq_txcoeff[7]_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_txeq_txcoeff_cnt_reg[0]\,
      I1 => \n_0_txeq_txcoeff_cnt_reg[1]\,
      O => \n_0_txeq_txcoeff[7]_i_3__2\
    );
\txeq_txcoeff[8]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
    port map (
      I0 => \n_0_txeq_txcoeff[8]_i_2__2\,
      I1 => \n_0_FSM_onehot_fsm_tx_reg[3]\,
      I2 => \n_0_txeq_preset_reg[8]\,
      I3 => \n_0_FSM_onehot_fsm_tx_reg[1]\,
      I4 => \^eq_txeq_deemph_out\(11),
      O => \n_0_txeq_txcoeff[8]_i_1__2\
    );
\txeq_txcoeff[8]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAC00AC00AC00"
    )
    port map (
      I0 => \^eq_txeq_deemph_out\(12),
      I1 => \^eq_txeq_deemph_out\(11),
      I2 => \n_0_txeq_txcoeff[8]_i_3__2\,
      I3 => \n_0_FSM_onehot_fsm_tx_reg[4]\,
      I4 => \^eq_txeq_deemph_out\(5),
      I5 => \n_0_FSM_onehot_fsm_tx_reg[7]\,
      O => \n_0_txeq_txcoeff[8]_i_2__2\
    );
\txeq_txcoeff[8]_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_txeq_txcoeff_cnt_reg[0]\,
      I1 => \n_0_txeq_txcoeff_cnt_reg[1]\,
      O => \n_0_txeq_txcoeff[8]_i_3__2\
    );
\txeq_txcoeff[9]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
    port map (
      I0 => \n_0_txeq_txcoeff[9]_i_2__2\,
      I1 => \n_0_FSM_onehot_fsm_tx_reg[3]\,
      I2 => \n_0_txeq_preset_reg[9]\,
      I3 => \n_0_FSM_onehot_fsm_tx_reg[1]\,
      I4 => \^eq_txeq_deemph_out\(12),
      O => \n_0_txeq_txcoeff[9]_i_1__2\
    );
\txeq_txcoeff[9]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAC00AC00AC00"
    )
    port map (
      I0 => \^eq_txeq_deemph_out\(13),
      I1 => \^eq_txeq_deemph_out\(12),
      I2 => \n_0_txeq_txcoeff[9]_i_3__2\,
      I3 => \n_0_FSM_onehot_fsm_tx_reg[4]\,
      I4 => \^eq_txeq_deemph_out\(6),
      I5 => \n_0_FSM_onehot_fsm_tx_reg[7]\,
      O => \n_0_txeq_txcoeff[9]_i_2__2\
    );
\txeq_txcoeff[9]_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_txeq_txcoeff_cnt_reg[0]\,
      I1 => \n_0_txeq_txcoeff_cnt_reg[1]\,
      O => \n_0_txeq_txcoeff[9]_i_3__2\
    );
\txeq_txcoeff_cnt[0]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4444F444"
    )
    port map (
      I0 => \n_0_txeq_txcoeff_cnt_reg[0]\,
      I1 => \n_0_FSM_onehot_fsm_tx_reg[4]\,
      I2 => \n_0_FSM_onehot_fsm_tx_reg[1]\,
      I3 => txeq_control_reg2(1),
      I4 => txeq_control_reg2(0),
      O => txeq_txcoeff_cnt(0)
    );
\txeq_txcoeff_cnt[1]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_tx_reg[4]\,
      I1 => \n_0_txeq_txcoeff_cnt_reg[1]\,
      I2 => \n_0_txeq_txcoeff_cnt_reg[0]\,
      O => txeq_txcoeff_cnt(1)
    );
\txeq_txcoeff_cnt_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => '1',
      D => txeq_txcoeff_cnt(0),
      Q => \n_0_txeq_txcoeff_cnt_reg[0]\,
      R => \p_0_in__0\
    );
\txeq_txcoeff_cnt_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => '1',
      D => txeq_txcoeff_cnt(1),
      Q => \n_0_txeq_txcoeff_cnt_reg[1]\,
      R => \p_0_in__0\
    );
\txeq_txcoeff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \n_0_txeq_txcoeff[18]_i_1__2\,
      D => \n_0_txeq_txcoeff[0]_i_1__2\,
      Q => \n_0_txeq_txcoeff_reg[0]\,
      R => \p_0_in__0\
    );
\txeq_txcoeff_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \n_0_txeq_txcoeff[18]_i_1__2\,
      D => \n_0_txeq_txcoeff[10]_i_1__2\,
      Q => \^eq_txeq_deemph_out\(8),
      R => \p_0_in__0\
    );
\txeq_txcoeff_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \n_0_txeq_txcoeff[18]_i_1__2\,
      D => \n_0_txeq_txcoeff[11]_i_1__2\,
      Q => \^eq_txeq_deemph_out\(9),
      R => \p_0_in__0\
    );
\txeq_txcoeff_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \n_0_txeq_txcoeff[18]_i_1__2\,
      D => \n_0_txeq_txcoeff[12]_i_1__2\,
      Q => \^eq_txeq_deemph_out\(10),
      R => \p_0_in__0\
    );
\txeq_txcoeff_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \n_0_txeq_txcoeff[18]_i_1__2\,
      D => \n_0_txeq_txcoeff[13]_i_1__2\,
      Q => \n_0_txeq_txcoeff_reg[13]\,
      R => \p_0_in__0\
    );
\txeq_txcoeff_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \n_0_txeq_txcoeff[18]_i_1__2\,
      D => \n_0_txeq_txcoeff[14]_i_1__2\,
      Q => \^eq_txeq_deemph_out\(11),
      R => \p_0_in__0\
    );
\txeq_txcoeff_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \n_0_txeq_txcoeff[18]_i_1__2\,
      D => \n_0_txeq_txcoeff[15]_i_1__2\,
      Q => \^eq_txeq_deemph_out\(12),
      R => \p_0_in__0\
    );
\txeq_txcoeff_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \n_0_txeq_txcoeff[18]_i_1__2\,
      D => \n_0_txeq_txcoeff[16]_i_1__2\,
      Q => \^eq_txeq_deemph_out\(13),
      R => \p_0_in__0\
    );
\txeq_txcoeff_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \n_0_txeq_txcoeff[18]_i_1__2\,
      D => \n_0_txeq_txcoeff[17]_i_1__2\,
      Q => \^eq_txeq_deemph_out\(14),
      R => \p_0_in__0\
    );
\txeq_txcoeff_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \n_0_txeq_txcoeff[18]_i_1__2\,
      D => \n_0_txeq_txcoeff[18]_i_2__2\,
      Q => \^eq_txeq_deemph_out\(15),
      R => \p_0_in__0\
    );
\txeq_txcoeff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \n_0_txeq_txcoeff[18]_i_1__2\,
      D => \n_0_txeq_txcoeff[1]_i_1__2\,
      Q => \^eq_txeq_deemph_out\(0),
      R => \p_0_in__0\
    );
\txeq_txcoeff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \n_0_txeq_txcoeff[18]_i_1__2\,
      D => \n_0_txeq_txcoeff[2]_i_1__2\,
      Q => \^eq_txeq_deemph_out\(1),
      R => \p_0_in__0\
    );
\txeq_txcoeff_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \n_0_txeq_txcoeff[18]_i_1__2\,
      D => \n_0_txeq_txcoeff[3]_i_1__2\,
      Q => \^eq_txeq_deemph_out\(2),
      R => \p_0_in__0\
    );
\txeq_txcoeff_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \n_0_txeq_txcoeff[18]_i_1__2\,
      D => \n_0_txeq_txcoeff[4]_i_1__2\,
      Q => \^eq_txeq_deemph_out\(3),
      R => \p_0_in__0\
    );
\txeq_txcoeff_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \n_0_txeq_txcoeff[18]_i_1__2\,
      D => \n_0_txeq_txcoeff[5]_i_1__2\,
      Q => \^eq_txeq_deemph_out\(4),
      R => \p_0_in__0\
    );
\txeq_txcoeff_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \n_0_txeq_txcoeff[18]_i_1__2\,
      D => \n_0_txeq_txcoeff[6]_i_1__2\,
      Q => \n_0_txeq_txcoeff_reg[6]\,
      R => \p_0_in__0\
    );
\txeq_txcoeff_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \n_0_txeq_txcoeff[18]_i_1__2\,
      D => \n_0_txeq_txcoeff[7]_i_1__2\,
      Q => \^eq_txeq_deemph_out\(5),
      R => \p_0_in__0\
    );
\txeq_txcoeff_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \n_0_txeq_txcoeff[18]_i_1__2\,
      D => \n_0_txeq_txcoeff[8]_i_1__2\,
      Q => \^eq_txeq_deemph_out\(6),
      R => \p_0_in__0\
    );
\txeq_txcoeff_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \n_0_txeq_txcoeff[18]_i_1__2\,
      D => \n_0_txeq_txcoeff[9]_i_1__2\,
      Q => \^eq_txeq_deemph_out\(7),
      R => \p_0_in__0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_7x_0_pcie3_7x_0_pipe_eq_2 is
  port (
    EQ_TXEQ_DEEMPH_OUT : out STD_LOGIC_VECTOR ( 15 downto 0 );
    PIPE_TXEQ_DONE : out STD_LOGIC_VECTOR ( 0 to 0 );
    PIPE_RXEQ_DONE : out STD_LOGIC_VECTOR ( 0 to 0 );
    TXPRECURSOR : out STD_LOGIC_VECTOR ( 4 downto 0 );
    TXMAINCURSOR : out STD_LOGIC_VECTOR ( 6 downto 0 );
    TXPOSTCURSOR : out STD_LOGIC_VECTOR ( 4 downto 0 );
    PIPERX1EQLPNEWTXCOEFFORPRESET : out STD_LOGIC_VECTOR ( 17 downto 0 );
    pipe_rx1_eq_lffs_sel : out STD_LOGIC;
    USER_RXEQ_ADAPT_DONE : out STD_LOGIC;
    I1 : in STD_LOGIC;
    \p_0_in__0\ : in STD_LOGIC;
    I2 : in STD_LOGIC;
    PIPE_TXEQ_CONTROL : in STD_LOGIC_VECTOR ( 1 downto 0 );
    PIPE_TXEQ_DEEMPH : in STD_LOGIC_VECTOR ( 5 downto 0 );
    PIPE_TXEQ_PRESET : in STD_LOGIC_VECTOR ( 3 downto 0 );
    p_153_out : in STD_LOGIC;
    PIPE_RXEQ_PRESET : in STD_LOGIC_VECTOR ( 2 downto 0 );
    PIPE_RXEQ_CONTROL : in STD_LOGIC_VECTOR ( 1 downto 0 );
    PIPE_RXEQ_TXPRESET : in STD_LOGIC_VECTOR ( 3 downto 0 );
    PIPE_RXEQ_LFFS : in STD_LOGIC_VECTOR ( 5 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_7x_0_pcie3_7x_0_pipe_eq_2 : entity is "pcie3_7x_0_pipe_eq";
end pcie3_7x_0_pcie3_7x_0_pipe_eq_2;

architecture STRUCTURE of pcie3_7x_0_pcie3_7x_0_pipe_eq_2 is
  signal \^eq_txeq_deemph_out\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^user_rxeq_adapt_done\ : STD_LOGIC;
  signal gen3_reg1 : STD_LOGIC;
  signal gen3_reg2 : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm_tx[1]_i_1__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm_tx[1]_i_2__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm_tx[3]_i_1__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm_tx[4]_i_1__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm_tx[4]_i_2__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm_tx[5]_i_1__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm_tx[6]_i_1__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm_tx[6]_i_2__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm_tx[6]_i_3__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm_tx[7]_i_1__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm_tx_reg[0]\ : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \n_0_FSM_onehot_fsm_tx_reg[0]\ : signal is "yes";
  signal \n_0_FSM_onehot_fsm_tx_reg[1]\ : STD_LOGIC;
  attribute RTL_KEEP of \n_0_FSM_onehot_fsm_tx_reg[1]\ : signal is "yes";
  signal \n_0_FSM_onehot_fsm_tx_reg[2]\ : STD_LOGIC;
  attribute RTL_KEEP of \n_0_FSM_onehot_fsm_tx_reg[2]\ : signal is "yes";
  signal \n_0_FSM_onehot_fsm_tx_reg[3]\ : STD_LOGIC;
  attribute RTL_KEEP of \n_0_FSM_onehot_fsm_tx_reg[3]\ : signal is "yes";
  signal \n_0_FSM_onehot_fsm_tx_reg[4]\ : STD_LOGIC;
  attribute RTL_KEEP of \n_0_FSM_onehot_fsm_tx_reg[4]\ : signal is "yes";
  signal \n_0_FSM_onehot_fsm_tx_reg[5]\ : STD_LOGIC;
  attribute RTL_KEEP of \n_0_FSM_onehot_fsm_tx_reg[5]\ : signal is "yes";
  signal \n_0_FSM_onehot_fsm_tx_reg[6]\ : STD_LOGIC;
  attribute RTL_KEEP of \n_0_FSM_onehot_fsm_tx_reg[6]\ : signal is "yes";
  signal \n_0_FSM_onehot_fsm_tx_reg[7]\ : STD_LOGIC;
  attribute RTL_KEEP of \n_0_FSM_onehot_fsm_tx_reg[7]\ : signal is "yes";
  signal \n_0_FSM_sequential_fsm_rx[0]_i_1__0\ : STD_LOGIC;
  signal \n_0_FSM_sequential_fsm_rx[0]_i_2__0\ : STD_LOGIC;
  signal \n_0_FSM_sequential_fsm_rx[1]_i_3__0\ : STD_LOGIC;
  signal \n_0_FSM_sequential_fsm_rx_reg[0]\ : STD_LOGIC;
  attribute RTL_KEEP of \n_0_FSM_sequential_fsm_rx_reg[0]\ : signal is "yes";
  signal \n_0_FSM_sequential_fsm_rx_reg[1]\ : STD_LOGIC;
  attribute RTL_KEEP of \n_0_FSM_sequential_fsm_rx_reg[1]\ : signal is "yes";
  signal \n_0_FSM_sequential_fsm_rx_reg[2]\ : STD_LOGIC;
  attribute RTL_KEEP of \n_0_FSM_sequential_fsm_rx_reg[2]\ : signal is "yes";
  signal n_0_rxeq_adapt_done_reg_reg : STD_LOGIC;
  signal \n_0_rxeq_cnt_reg[0]\ : STD_LOGIC;
  signal \n_0_rxeq_cnt_reg[1]\ : STD_LOGIC;
  signal \n_0_rxeq_cnt_reg[2]\ : STD_LOGIC;
  signal \n_0_rxeq_fs[5]_i_1__0\ : STD_LOGIC;
  signal \n_0_rxeq_lf[5]_i_1__0\ : STD_LOGIC;
  signal n_0_rxeq_lffs_sel_reg : STD_LOGIC;
  signal n_0_rxeq_new_txcoeff_req_reg : STD_LOGIC;
  signal \n_0_rxeq_preset[0]_i_1__0\ : STD_LOGIC;
  signal \n_0_rxeq_preset[1]_i_1__0\ : STD_LOGIC;
  signal \n_0_rxeq_preset[2]_i_1__0\ : STD_LOGIC;
  signal \n_0_rxeq_preset[2]_i_2__0\ : STD_LOGIC;
  signal n_0_rxeq_preset_valid_reg : STD_LOGIC;
  signal n_0_rxeq_scan_i : STD_LOGIC;
  signal \n_0_rxeq_txcoeff_reg[10]\ : STD_LOGIC;
  signal \n_0_rxeq_txcoeff_reg[11]\ : STD_LOGIC;
  signal \n_0_rxeq_txcoeff_reg[12]\ : STD_LOGIC;
  signal \n_0_rxeq_txcoeff_reg[13]\ : STD_LOGIC;
  signal \n_0_rxeq_txcoeff_reg[14]\ : STD_LOGIC;
  signal \n_0_rxeq_txcoeff_reg[15]\ : STD_LOGIC;
  signal \n_0_rxeq_txcoeff_reg[16]\ : STD_LOGIC;
  signal \n_0_rxeq_txcoeff_reg[17]\ : STD_LOGIC;
  signal \n_0_rxeq_txcoeff_reg[6]\ : STD_LOGIC;
  signal \n_0_rxeq_txcoeff_reg[7]\ : STD_LOGIC;
  signal \n_0_rxeq_txcoeff_reg[8]\ : STD_LOGIC;
  signal \n_0_rxeq_txcoeff_reg[9]\ : STD_LOGIC;
  signal \n_0_rxeq_txpreset[3]_i_1__0\ : STD_LOGIC;
  signal \n_0_txeq_preset[0]_i_1__0\ : STD_LOGIC;
  signal \n_0_txeq_preset[10]_i_1__0\ : STD_LOGIC;
  signal \n_0_txeq_preset[11]_i_1__0\ : STD_LOGIC;
  signal \n_0_txeq_preset[12]_i_1__0\ : STD_LOGIC;
  signal \n_0_txeq_preset[13]_i_1__0\ : STD_LOGIC;
  signal \n_0_txeq_preset[14]_i_1__0\ : STD_LOGIC;
  signal \n_0_txeq_preset[15]_i_1__0\ : STD_LOGIC;
  signal \n_0_txeq_preset[16]_i_1__0\ : STD_LOGIC;
  signal \n_0_txeq_preset[17]_i_1__1\ : STD_LOGIC;
  signal \n_0_txeq_preset[17]_i_2__0\ : STD_LOGIC;
  signal \n_0_txeq_preset[1]_i_1__0\ : STD_LOGIC;
  signal \n_0_txeq_preset[2]_i_1__0\ : STD_LOGIC;
  signal \n_0_txeq_preset[3]_i_1__0\ : STD_LOGIC;
  signal \n_0_txeq_preset[7]_i_1__0\ : STD_LOGIC;
  signal \n_0_txeq_preset[8]_i_1__0\ : STD_LOGIC;
  signal \n_0_txeq_preset[9]_i_1__0\ : STD_LOGIC;
  signal \n_0_txeq_preset_reg[0]\ : STD_LOGIC;
  signal \n_0_txeq_preset_reg[10]\ : STD_LOGIC;
  signal \n_0_txeq_preset_reg[11]\ : STD_LOGIC;
  signal \n_0_txeq_preset_reg[12]\ : STD_LOGIC;
  signal \n_0_txeq_preset_reg[13]\ : STD_LOGIC;
  signal \n_0_txeq_preset_reg[14]\ : STD_LOGIC;
  signal \n_0_txeq_preset_reg[15]\ : STD_LOGIC;
  signal \n_0_txeq_preset_reg[16]\ : STD_LOGIC;
  signal \n_0_txeq_preset_reg[17]\ : STD_LOGIC;
  signal \n_0_txeq_preset_reg[1]\ : STD_LOGIC;
  signal \n_0_txeq_preset_reg[2]\ : STD_LOGIC;
  signal \n_0_txeq_preset_reg[3]\ : STD_LOGIC;
  signal \n_0_txeq_preset_reg[4]\ : STD_LOGIC;
  signal \n_0_txeq_preset_reg[5]\ : STD_LOGIC;
  signal \n_0_txeq_preset_reg[6]\ : STD_LOGIC;
  signal \n_0_txeq_preset_reg[7]\ : STD_LOGIC;
  signal \n_0_txeq_preset_reg[8]\ : STD_LOGIC;
  signal \n_0_txeq_preset_reg[9]\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[0]_i_1__0\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[0]_i_2__0\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[10]_i_1__0\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[10]_i_2__0\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[10]_i_3__0\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[11]_i_1__0\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[11]_i_2__0\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[11]_i_3__0\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[12]_i_1__0\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[12]_i_2__0\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[12]_i_3__0\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[13]_i_1__0\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[13]_i_2__0\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[13]_i_3__0\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[14]_i_1__0\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[14]_i_2__0\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[14]_i_3__0\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[15]_i_1__0\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[15]_i_2__0\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[15]_i_3__0\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[16]_i_1__0\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[16]_i_2__0\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[16]_i_3__0\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[17]_i_1__0\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[17]_i_2__0\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[17]_i_3__0\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[18]_i_1__0\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[18]_i_2__0\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[18]_i_3__0\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[18]_i_4__0\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[1]_i_1__0\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[1]_i_2__0\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[1]_i_3__0\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[2]_i_1__0\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[2]_i_2__0\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[2]_i_3__0\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[3]_i_1__0\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[3]_i_2__0\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[3]_i_3__0\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[4]_i_1__0\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[4]_i_2__0\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[4]_i_3__0\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[5]_i_1__0\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[5]_i_2__0\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[5]_i_3__0\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[6]_i_1__0\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[6]_i_2__0\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[6]_i_3__0\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[7]_i_1__0\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[7]_i_2__0\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[7]_i_3__0\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[8]_i_1__0\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[8]_i_2__0\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[8]_i_3__0\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[9]_i_1__0\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[9]_i_2__0\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[9]_i_3__0\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff_cnt_reg[0]\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff_cnt_reg[1]\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff_reg[0]\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff_reg[13]\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff_reg[6]\ : STD_LOGIC;
  signal n_1_rxeq_scan_i : STD_LOGIC;
  signal n_23_rxeq_scan_i : STD_LOGIC;
  signal n_24_rxeq_scan_i : STD_LOGIC;
  signal n_25_rxeq_scan_i : STD_LOGIC;
  signal n_3_rxeq_scan_i : STD_LOGIC;
  signal rxeq_cnt : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal rxeq_control_reg1 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal rxeq_control_reg2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal rxeq_done : STD_LOGIC;
  signal rxeq_fs : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \rxeq_fs__0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal rxeq_lf : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \rxeq_lf__0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal rxeq_lffs_reg1 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal rxeq_lffs_reg2 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal rxeq_new_txcoeff : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \rxeq_new_txcoeff__0\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal rxeq_new_txcoeff_req : STD_LOGIC;
  signal \rxeq_preset__0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal rxeq_preset_reg1 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal rxeq_preset_reg2 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal rxeq_preset_valid : STD_LOGIC;
  signal rxeq_txcoeff : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \rxeq_txcoeff__0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal rxeq_txpreset : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \rxeq_txpreset__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rxeq_txpreset_reg1 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rxeq_txpreset_reg2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rxeq_user_en_reg1 : STD_LOGIC;
  signal rxeq_user_en_reg2 : STD_LOGIC;
  signal rxeq_user_mode_reg1 : STD_LOGIC;
  signal rxeq_user_mode_reg2 : STD_LOGIC;
  signal rxeq_user_txcoeff_reg1 : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal rxeq_user_txcoeff_reg2 : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal txeq_control_reg1 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal txeq_control_reg2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal txeq_deemph_reg1 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal txeq_deemph_reg2 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal txeq_preset_done : STD_LOGIC;
  signal txeq_preset_reg1 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal txeq_preset_reg2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal txeq_txcoeff_cnt : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute KEEP : string;
  attribute KEEP of \FSM_onehot_fsm_tx_reg[0]\ : label is "yes";
  attribute KEEP of \FSM_onehot_fsm_tx_reg[1]\ : label is "yes";
  attribute KEEP of \FSM_onehot_fsm_tx_reg[2]\ : label is "yes";
  attribute KEEP of \FSM_onehot_fsm_tx_reg[3]\ : label is "yes";
  attribute KEEP of \FSM_onehot_fsm_tx_reg[4]\ : label is "yes";
  attribute KEEP of \FSM_onehot_fsm_tx_reg[5]\ : label is "yes";
  attribute KEEP of \FSM_onehot_fsm_tx_reg[6]\ : label is "yes";
  attribute KEEP of \FSM_onehot_fsm_tx_reg[7]\ : label is "yes";
  attribute KEEP of \FSM_sequential_fsm_rx_reg[0]\ : label is "yes";
  attribute KEEP of \FSM_sequential_fsm_rx_reg[1]\ : label is "yes";
  attribute KEEP of \FSM_sequential_fsm_rx_reg[2]\ : label is "yes";
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of gen3_reg1_reg : label is std.standard.true;
  attribute KEEP of gen3_reg1_reg : label is "yes";
  attribute ASYNC_REG of gen3_reg2_reg : label is std.standard.true;
  attribute KEEP of gen3_reg2_reg : label is "yes";
  attribute ASYNC_REG of \rxeq_control_reg1_reg[0]\ : label is std.standard.true;
  attribute KEEP of \rxeq_control_reg1_reg[0]\ : label is "yes";
  attribute ASYNC_REG of \rxeq_control_reg1_reg[1]\ : label is std.standard.true;
  attribute KEEP of \rxeq_control_reg1_reg[1]\ : label is "yes";
  attribute ASYNC_REG of \rxeq_control_reg2_reg[0]\ : label is std.standard.true;
  attribute KEEP of \rxeq_control_reg2_reg[0]\ : label is "yes";
  attribute ASYNC_REG of \rxeq_control_reg2_reg[1]\ : label is std.standard.true;
  attribute KEEP of \rxeq_control_reg2_reg[1]\ : label is "yes";
  attribute ASYNC_REG of \rxeq_lffs_reg1_reg[0]\ : label is std.standard.true;
  attribute KEEP of \rxeq_lffs_reg1_reg[0]\ : label is "yes";
  attribute ASYNC_REG of \rxeq_lffs_reg1_reg[1]\ : label is std.standard.true;
  attribute KEEP of \rxeq_lffs_reg1_reg[1]\ : label is "yes";
  attribute ASYNC_REG of \rxeq_lffs_reg1_reg[2]\ : label is std.standard.true;
  attribute KEEP of \rxeq_lffs_reg1_reg[2]\ : label is "yes";
  attribute ASYNC_REG of \rxeq_lffs_reg1_reg[3]\ : label is std.standard.true;
  attribute KEEP of \rxeq_lffs_reg1_reg[3]\ : label is "yes";
  attribute ASYNC_REG of \rxeq_lffs_reg1_reg[4]\ : label is std.standard.true;
  attribute KEEP of \rxeq_lffs_reg1_reg[4]\ : label is "yes";
  attribute ASYNC_REG of \rxeq_lffs_reg1_reg[5]\ : label is std.standard.true;
  attribute KEEP of \rxeq_lffs_reg1_reg[5]\ : label is "yes";
  attribute ASYNC_REG of \rxeq_lffs_reg2_reg[0]\ : label is std.standard.true;
  attribute KEEP of \rxeq_lffs_reg2_reg[0]\ : label is "yes";
  attribute ASYNC_REG of \rxeq_lffs_reg2_reg[1]\ : label is std.standard.true;
  attribute KEEP of \rxeq_lffs_reg2_reg[1]\ : label is "yes";
  attribute ASYNC_REG of \rxeq_lffs_reg2_reg[2]\ : label is std.standard.true;
  attribute KEEP of \rxeq_lffs_reg2_reg[2]\ : label is "yes";
  attribute ASYNC_REG of \rxeq_lffs_reg2_reg[3]\ : label is std.standard.true;
  attribute KEEP of \rxeq_lffs_reg2_reg[3]\ : label is "yes";
  attribute ASYNC_REG of \rxeq_lffs_reg2_reg[4]\ : label is std.standard.true;
  attribute KEEP of \rxeq_lffs_reg2_reg[4]\ : label is "yes";
  attribute ASYNC_REG of \rxeq_lffs_reg2_reg[5]\ : label is std.standard.true;
  attribute KEEP of \rxeq_lffs_reg2_reg[5]\ : label is "yes";
  attribute ASYNC_REG of \rxeq_preset_reg1_reg[0]\ : label is std.standard.true;
  attribute KEEP of \rxeq_preset_reg1_reg[0]\ : label is "yes";
  attribute ASYNC_REG of \rxeq_preset_reg1_reg[1]\ : label is std.standard.true;
  attribute KEEP of \rxeq_preset_reg1_reg[1]\ : label is "yes";
  attribute ASYNC_REG of \rxeq_preset_reg1_reg[2]\ : label is std.standard.true;
  attribute KEEP of \rxeq_preset_reg1_reg[2]\ : label is "yes";
  attribute ASYNC_REG of \rxeq_preset_reg2_reg[0]\ : label is std.standard.true;
  attribute KEEP of \rxeq_preset_reg2_reg[0]\ : label is "yes";
  attribute ASYNC_REG of \rxeq_preset_reg2_reg[1]\ : label is std.standard.true;
  attribute KEEP of \rxeq_preset_reg2_reg[1]\ : label is "yes";
  attribute ASYNC_REG of \rxeq_preset_reg2_reg[2]\ : label is std.standard.true;
  attribute KEEP of \rxeq_preset_reg2_reg[2]\ : label is "yes";
  attribute ASYNC_REG of \rxeq_txpreset_reg1_reg[0]\ : label is std.standard.true;
  attribute KEEP of \rxeq_txpreset_reg1_reg[0]\ : label is "yes";
  attribute ASYNC_REG of \rxeq_txpreset_reg1_reg[1]\ : label is std.standard.true;
  attribute KEEP of \rxeq_txpreset_reg1_reg[1]\ : label is "yes";
  attribute ASYNC_REG of \rxeq_txpreset_reg1_reg[2]\ : label is std.standard.true;
  attribute KEEP of \rxeq_txpreset_reg1_reg[2]\ : label is "yes";
  attribute ASYNC_REG of \rxeq_txpreset_reg1_reg[3]\ : label is std.standard.true;
  attribute KEEP of \rxeq_txpreset_reg1_reg[3]\ : label is "yes";
  attribute ASYNC_REG of \rxeq_txpreset_reg2_reg[0]\ : label is std.standard.true;
  attribute KEEP of \rxeq_txpreset_reg2_reg[0]\ : label is "yes";
  attribute ASYNC_REG of \rxeq_txpreset_reg2_reg[1]\ : label is std.standard.true;
  attribute KEEP of \rxeq_txpreset_reg2_reg[1]\ : label is "yes";
  attribute ASYNC_REG of \rxeq_txpreset_reg2_reg[2]\ : label is std.standard.true;
  attribute KEEP of \rxeq_txpreset_reg2_reg[2]\ : label is "yes";
  attribute ASYNC_REG of \rxeq_txpreset_reg2_reg[3]\ : label is std.standard.true;
  attribute KEEP of \rxeq_txpreset_reg2_reg[3]\ : label is "yes";
  attribute ASYNC_REG of rxeq_user_en_reg1_reg : label is std.standard.true;
  attribute KEEP of rxeq_user_en_reg1_reg : label is "yes";
  attribute ASYNC_REG of rxeq_user_en_reg2_reg : label is std.standard.true;
  attribute KEEP of rxeq_user_en_reg2_reg : label is "yes";
  attribute ASYNC_REG of rxeq_user_mode_reg1_reg : label is std.standard.true;
  attribute KEEP of rxeq_user_mode_reg1_reg : label is "yes";
  attribute ASYNC_REG of rxeq_user_mode_reg2_reg : label is std.standard.true;
  attribute KEEP of rxeq_user_mode_reg2_reg : label is "yes";
  attribute ASYNC_REG of \rxeq_user_txcoeff_reg1_reg[0]\ : label is std.standard.true;
  attribute KEEP of \rxeq_user_txcoeff_reg1_reg[0]\ : label is "yes";
  attribute ASYNC_REG of \rxeq_user_txcoeff_reg1_reg[10]\ : label is std.standard.true;
  attribute KEEP of \rxeq_user_txcoeff_reg1_reg[10]\ : label is "yes";
  attribute ASYNC_REG of \rxeq_user_txcoeff_reg1_reg[11]\ : label is std.standard.true;
  attribute KEEP of \rxeq_user_txcoeff_reg1_reg[11]\ : label is "yes";
  attribute ASYNC_REG of \rxeq_user_txcoeff_reg1_reg[12]\ : label is std.standard.true;
  attribute KEEP of \rxeq_user_txcoeff_reg1_reg[12]\ : label is "yes";
  attribute ASYNC_REG of \rxeq_user_txcoeff_reg1_reg[13]\ : label is std.standard.true;
  attribute KEEP of \rxeq_user_txcoeff_reg1_reg[13]\ : label is "yes";
  attribute ASYNC_REG of \rxeq_user_txcoeff_reg1_reg[14]\ : label is std.standard.true;
  attribute KEEP of \rxeq_user_txcoeff_reg1_reg[14]\ : label is "yes";
  attribute ASYNC_REG of \rxeq_user_txcoeff_reg1_reg[15]\ : label is std.standard.true;
  attribute KEEP of \rxeq_user_txcoeff_reg1_reg[15]\ : label is "yes";
  attribute ASYNC_REG of \rxeq_user_txcoeff_reg1_reg[16]\ : label is std.standard.true;
  attribute KEEP of \rxeq_user_txcoeff_reg1_reg[16]\ : label is "yes";
  attribute ASYNC_REG of \rxeq_user_txcoeff_reg1_reg[17]\ : label is std.standard.true;
  attribute KEEP of \rxeq_user_txcoeff_reg1_reg[17]\ : label is "yes";
  attribute ASYNC_REG of \rxeq_user_txcoeff_reg1_reg[1]\ : label is std.standard.true;
  attribute KEEP of \rxeq_user_txcoeff_reg1_reg[1]\ : label is "yes";
  attribute ASYNC_REG of \rxeq_user_txcoeff_reg1_reg[2]\ : label is std.standard.true;
  attribute KEEP of \rxeq_user_txcoeff_reg1_reg[2]\ : label is "yes";
  attribute ASYNC_REG of \rxeq_user_txcoeff_reg1_reg[3]\ : label is std.standard.true;
  attribute KEEP of \rxeq_user_txcoeff_reg1_reg[3]\ : label is "yes";
  attribute ASYNC_REG of \rxeq_user_txcoeff_reg1_reg[4]\ : label is std.standard.true;
  attribute KEEP of \rxeq_user_txcoeff_reg1_reg[4]\ : label is "yes";
  attribute ASYNC_REG of \rxeq_user_txcoeff_reg1_reg[5]\ : label is std.standard.true;
  attribute KEEP of \rxeq_user_txcoeff_reg1_reg[5]\ : label is "yes";
  attribute ASYNC_REG of \rxeq_user_txcoeff_reg1_reg[6]\ : label is std.standard.true;
  attribute KEEP of \rxeq_user_txcoeff_reg1_reg[6]\ : label is "yes";
  attribute ASYNC_REG of \rxeq_user_txcoeff_reg1_reg[7]\ : label is std.standard.true;
  attribute KEEP of \rxeq_user_txcoeff_reg1_reg[7]\ : label is "yes";
  attribute ASYNC_REG of \rxeq_user_txcoeff_reg1_reg[8]\ : label is std.standard.true;
  attribute KEEP of \rxeq_user_txcoeff_reg1_reg[8]\ : label is "yes";
  attribute ASYNC_REG of \rxeq_user_txcoeff_reg1_reg[9]\ : label is std.standard.true;
  attribute KEEP of \rxeq_user_txcoeff_reg1_reg[9]\ : label is "yes";
  attribute ASYNC_REG of \rxeq_user_txcoeff_reg2_reg[0]\ : label is std.standard.true;
  attribute KEEP of \rxeq_user_txcoeff_reg2_reg[0]\ : label is "yes";
  attribute ASYNC_REG of \rxeq_user_txcoeff_reg2_reg[10]\ : label is std.standard.true;
  attribute KEEP of \rxeq_user_txcoeff_reg2_reg[10]\ : label is "yes";
  attribute ASYNC_REG of \rxeq_user_txcoeff_reg2_reg[11]\ : label is std.standard.true;
  attribute KEEP of \rxeq_user_txcoeff_reg2_reg[11]\ : label is "yes";
  attribute ASYNC_REG of \rxeq_user_txcoeff_reg2_reg[12]\ : label is std.standard.true;
  attribute KEEP of \rxeq_user_txcoeff_reg2_reg[12]\ : label is "yes";
  attribute ASYNC_REG of \rxeq_user_txcoeff_reg2_reg[13]\ : label is std.standard.true;
  attribute KEEP of \rxeq_user_txcoeff_reg2_reg[13]\ : label is "yes";
  attribute ASYNC_REG of \rxeq_user_txcoeff_reg2_reg[14]\ : label is std.standard.true;
  attribute KEEP of \rxeq_user_txcoeff_reg2_reg[14]\ : label is "yes";
  attribute ASYNC_REG of \rxeq_user_txcoeff_reg2_reg[15]\ : label is std.standard.true;
  attribute KEEP of \rxeq_user_txcoeff_reg2_reg[15]\ : label is "yes";
  attribute ASYNC_REG of \rxeq_user_txcoeff_reg2_reg[16]\ : label is std.standard.true;
  attribute KEEP of \rxeq_user_txcoeff_reg2_reg[16]\ : label is "yes";
  attribute ASYNC_REG of \rxeq_user_txcoeff_reg2_reg[17]\ : label is std.standard.true;
  attribute KEEP of \rxeq_user_txcoeff_reg2_reg[17]\ : label is "yes";
  attribute ASYNC_REG of \rxeq_user_txcoeff_reg2_reg[1]\ : label is std.standard.true;
  attribute KEEP of \rxeq_user_txcoeff_reg2_reg[1]\ : label is "yes";
  attribute ASYNC_REG of \rxeq_user_txcoeff_reg2_reg[2]\ : label is std.standard.true;
  attribute KEEP of \rxeq_user_txcoeff_reg2_reg[2]\ : label is "yes";
  attribute ASYNC_REG of \rxeq_user_txcoeff_reg2_reg[3]\ : label is std.standard.true;
  attribute KEEP of \rxeq_user_txcoeff_reg2_reg[3]\ : label is "yes";
  attribute ASYNC_REG of \rxeq_user_txcoeff_reg2_reg[4]\ : label is std.standard.true;
  attribute KEEP of \rxeq_user_txcoeff_reg2_reg[4]\ : label is "yes";
  attribute ASYNC_REG of \rxeq_user_txcoeff_reg2_reg[5]\ : label is std.standard.true;
  attribute KEEP of \rxeq_user_txcoeff_reg2_reg[5]\ : label is "yes";
  attribute ASYNC_REG of \rxeq_user_txcoeff_reg2_reg[6]\ : label is std.standard.true;
  attribute KEEP of \rxeq_user_txcoeff_reg2_reg[6]\ : label is "yes";
  attribute ASYNC_REG of \rxeq_user_txcoeff_reg2_reg[7]\ : label is std.standard.true;
  attribute KEEP of \rxeq_user_txcoeff_reg2_reg[7]\ : label is "yes";
  attribute ASYNC_REG of \rxeq_user_txcoeff_reg2_reg[8]\ : label is std.standard.true;
  attribute KEEP of \rxeq_user_txcoeff_reg2_reg[8]\ : label is "yes";
  attribute ASYNC_REG of \rxeq_user_txcoeff_reg2_reg[9]\ : label is std.standard.true;
  attribute KEEP of \rxeq_user_txcoeff_reg2_reg[9]\ : label is "yes";
  attribute ASYNC_REG of \txeq_control_reg1_reg[0]\ : label is std.standard.true;
  attribute KEEP of \txeq_control_reg1_reg[0]\ : label is "yes";
  attribute ASYNC_REG of \txeq_control_reg1_reg[1]\ : label is std.standard.true;
  attribute KEEP of \txeq_control_reg1_reg[1]\ : label is "yes";
  attribute ASYNC_REG of \txeq_control_reg2_reg[0]\ : label is std.standard.true;
  attribute KEEP of \txeq_control_reg2_reg[0]\ : label is "yes";
  attribute ASYNC_REG of \txeq_control_reg2_reg[1]\ : label is std.standard.true;
  attribute KEEP of \txeq_control_reg2_reg[1]\ : label is "yes";
  attribute ASYNC_REG of \txeq_deemph_reg1_reg[0]\ : label is std.standard.true;
  attribute KEEP of \txeq_deemph_reg1_reg[0]\ : label is "yes";
  attribute ASYNC_REG of \txeq_deemph_reg1_reg[1]\ : label is std.standard.true;
  attribute KEEP of \txeq_deemph_reg1_reg[1]\ : label is "yes";
  attribute ASYNC_REG of \txeq_deemph_reg1_reg[2]\ : label is std.standard.true;
  attribute KEEP of \txeq_deemph_reg1_reg[2]\ : label is "yes";
  attribute ASYNC_REG of \txeq_deemph_reg1_reg[3]\ : label is std.standard.true;
  attribute KEEP of \txeq_deemph_reg1_reg[3]\ : label is "yes";
  attribute ASYNC_REG of \txeq_deemph_reg1_reg[4]\ : label is std.standard.true;
  attribute KEEP of \txeq_deemph_reg1_reg[4]\ : label is "yes";
  attribute ASYNC_REG of \txeq_deemph_reg1_reg[5]\ : label is std.standard.true;
  attribute KEEP of \txeq_deemph_reg1_reg[5]\ : label is "yes";
  attribute ASYNC_REG of \txeq_deemph_reg2_reg[0]\ : label is std.standard.true;
  attribute KEEP of \txeq_deemph_reg2_reg[0]\ : label is "yes";
  attribute ASYNC_REG of \txeq_deemph_reg2_reg[1]\ : label is std.standard.true;
  attribute KEEP of \txeq_deemph_reg2_reg[1]\ : label is "yes";
  attribute ASYNC_REG of \txeq_deemph_reg2_reg[2]\ : label is std.standard.true;
  attribute KEEP of \txeq_deemph_reg2_reg[2]\ : label is "yes";
  attribute ASYNC_REG of \txeq_deemph_reg2_reg[3]\ : label is std.standard.true;
  attribute KEEP of \txeq_deemph_reg2_reg[3]\ : label is "yes";
  attribute ASYNC_REG of \txeq_deemph_reg2_reg[4]\ : label is std.standard.true;
  attribute KEEP of \txeq_deemph_reg2_reg[4]\ : label is "yes";
  attribute ASYNC_REG of \txeq_deemph_reg2_reg[5]\ : label is std.standard.true;
  attribute KEEP of \txeq_deemph_reg2_reg[5]\ : label is "yes";
  attribute ASYNC_REG of \txeq_preset_reg1_reg[0]\ : label is std.standard.true;
  attribute KEEP of \txeq_preset_reg1_reg[0]\ : label is "yes";
  attribute ASYNC_REG of \txeq_preset_reg1_reg[1]\ : label is std.standard.true;
  attribute KEEP of \txeq_preset_reg1_reg[1]\ : label is "yes";
  attribute ASYNC_REG of \txeq_preset_reg1_reg[2]\ : label is std.standard.true;
  attribute KEEP of \txeq_preset_reg1_reg[2]\ : label is "yes";
  attribute ASYNC_REG of \txeq_preset_reg1_reg[3]\ : label is std.standard.true;
  attribute KEEP of \txeq_preset_reg1_reg[3]\ : label is "yes";
  attribute ASYNC_REG of \txeq_preset_reg2_reg[0]\ : label is std.standard.true;
  attribute KEEP of \txeq_preset_reg2_reg[0]\ : label is "yes";
  attribute ASYNC_REG of \txeq_preset_reg2_reg[1]\ : label is std.standard.true;
  attribute KEEP of \txeq_preset_reg2_reg[1]\ : label is "yes";
  attribute ASYNC_REG of \txeq_preset_reg2_reg[2]\ : label is std.standard.true;
  attribute KEEP of \txeq_preset_reg2_reg[2]\ : label is "yes";
  attribute ASYNC_REG of \txeq_preset_reg2_reg[3]\ : label is std.standard.true;
  attribute KEEP of \txeq_preset_reg2_reg[3]\ : label is "yes";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \txeq_txcoeff[10]_i_3__0\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \txeq_txcoeff[11]_i_3__0\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \txeq_txcoeff[12]_i_3__0\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \txeq_txcoeff[13]_i_3__0\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \txeq_txcoeff[14]_i_3__0\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \txeq_txcoeff[15]_i_3__0\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \txeq_txcoeff[16]_i_3__0\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \txeq_txcoeff[1]_i_3__0\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \txeq_txcoeff[2]_i_3__0\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \txeq_txcoeff[3]_i_3__0\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \txeq_txcoeff[4]_i_3__0\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \txeq_txcoeff[5]_i_3__0\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \txeq_txcoeff[6]_i_3__0\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \txeq_txcoeff[7]_i_3__0\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \txeq_txcoeff[8]_i_3__0\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \txeq_txcoeff[9]_i_3__0\ : label is "soft_lutpair56";
begin
  EQ_TXEQ_DEEMPH_OUT(15 downto 0) <= \^eq_txeq_deemph_out\(15 downto 0);
  USER_RXEQ_ADAPT_DONE <= \^user_rxeq_adapt_done\;
\FSM_onehot_fsm_tx[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000F0008000F8888"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_tx[1]_i_2__0\,
      I1 => \n_0_FSM_onehot_fsm_tx[6]_i_2__0\,
      I2 => txeq_control_reg2(0),
      I3 => txeq_control_reg2(1),
      I4 => \n_0_FSM_onehot_fsm_tx_reg[1]\,
      I5 => \n_0_FSM_onehot_fsm_tx_reg[6]\,
      O => \n_0_FSM_onehot_fsm_tx[1]_i_1__0\
    );
\FSM_onehot_fsm_tx[1]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_tx_reg[4]\,
      I1 => \n_0_FSM_onehot_fsm_tx_reg[3]\,
      O => \n_0_FSM_onehot_fsm_tx[1]_i_2__0\
    );
\FSM_onehot_fsm_tx[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202F20"
    )
    port map (
      I0 => txeq_control_reg2(0),
      I1 => txeq_control_reg2(1),
      I2 => \n_0_FSM_onehot_fsm_tx_reg[1]\,
      I3 => \n_0_FSM_onehot_fsm_tx_reg[3]\,
      I4 => txeq_preset_done,
      O => \n_0_FSM_onehot_fsm_tx[3]_i_1__0\
    );
\FSM_onehot_fsm_tx[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"45454545FF454545"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_tx[4]_i_2__0\,
      I1 => \n_0_txeq_txcoeff_cnt_reg[0]\,
      I2 => \n_0_txeq_txcoeff_cnt_reg[1]\,
      I3 => \n_0_FSM_onehot_fsm_tx_reg[1]\,
      I4 => txeq_control_reg2(1),
      I5 => txeq_control_reg2(0),
      O => \n_0_FSM_onehot_fsm_tx[4]_i_1__0\
    );
\FSM_onehot_fsm_tx[4]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_tx_reg[3]\,
      I1 => \n_0_FSM_onehot_fsm_tx_reg[4]\,
      I2 => \n_0_FSM_onehot_fsm_tx_reg[1]\,
      O => \n_0_FSM_onehot_fsm_tx[4]_i_2__0\
    );
\FSM_onehot_fsm_tx[5]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => txeq_control_reg2(0),
      I1 => txeq_control_reg2(1),
      I2 => \n_0_FSM_onehot_fsm_tx_reg[1]\,
      O => \n_0_FSM_onehot_fsm_tx[5]_i_1__0\
    );
\FSM_onehot_fsm_tx[6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BABB1011"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_tx_reg[3]\,
      I1 => \n_0_FSM_onehot_fsm_tx_reg[4]\,
      I2 => \n_0_FSM_onehot_fsm_tx_reg[6]\,
      I3 => \n_0_FSM_onehot_fsm_tx[6]_i_2__0\,
      I4 => txeq_preset_done,
      I5 => \n_0_FSM_onehot_fsm_tx[6]_i_3__0\,
      O => \n_0_FSM_onehot_fsm_tx[6]_i_1__0\
    );
\FSM_onehot_fsm_tx[6]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_tx_reg[7]\,
      I1 => \n_0_FSM_onehot_fsm_tx_reg[5]\,
      O => \n_0_FSM_onehot_fsm_tx[6]_i_2__0\
    );
\FSM_onehot_fsm_tx[6]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAAB"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_tx_reg[1]\,
      I1 => \n_0_FSM_onehot_fsm_tx_reg[3]\,
      I2 => txeq_control_reg2(1),
      I3 => txeq_control_reg2(0),
      I4 => \n_0_FSM_onehot_fsm_tx_reg[7]\,
      I5 => \n_0_FSM_onehot_fsm_tx_reg[5]\,
      O => \n_0_FSM_onehot_fsm_tx[6]_i_3__0\
    );
\FSM_onehot_fsm_tx[7]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000200"
    )
    port map (
      I0 => \n_0_txeq_txcoeff_cnt_reg[1]\,
      I1 => \n_0_txeq_txcoeff_cnt_reg[0]\,
      I2 => \n_0_FSM_onehot_fsm_tx_reg[1]\,
      I3 => \n_0_FSM_onehot_fsm_tx_reg[4]\,
      I4 => \n_0_FSM_onehot_fsm_tx_reg[3]\,
      O => \n_0_FSM_onehot_fsm_tx[7]_i_1__0\
    );
\FSM_onehot_fsm_tx_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
    port map (
      C => I2,
      CE => '1',
      D => '0',
      Q => \n_0_FSM_onehot_fsm_tx_reg[0]\,
      R => \p_0_in__0\
    );
\FSM_onehot_fsm_tx_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => '1',
      D => \n_0_FSM_onehot_fsm_tx[1]_i_1__0\,
      Q => \n_0_FSM_onehot_fsm_tx_reg[1]\,
      S => \p_0_in__0\
    );
\FSM_onehot_fsm_tx_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => '1',
      D => '0',
      Q => \n_0_FSM_onehot_fsm_tx_reg[2]\,
      R => \p_0_in__0\
    );
\FSM_onehot_fsm_tx_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => '1',
      D => \n_0_FSM_onehot_fsm_tx[3]_i_1__0\,
      Q => \n_0_FSM_onehot_fsm_tx_reg[3]\,
      R => \p_0_in__0\
    );
\FSM_onehot_fsm_tx_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => '1',
      D => \n_0_FSM_onehot_fsm_tx[4]_i_1__0\,
      Q => \n_0_FSM_onehot_fsm_tx_reg[4]\,
      R => \p_0_in__0\
    );
\FSM_onehot_fsm_tx_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => '1',
      D => \n_0_FSM_onehot_fsm_tx[5]_i_1__0\,
      Q => \n_0_FSM_onehot_fsm_tx_reg[5]\,
      R => \p_0_in__0\
    );
\FSM_onehot_fsm_tx_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => '1',
      D => \n_0_FSM_onehot_fsm_tx[6]_i_1__0\,
      Q => \n_0_FSM_onehot_fsm_tx_reg[6]\,
      R => \p_0_in__0\
    );
\FSM_onehot_fsm_tx_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => '1',
      D => \n_0_FSM_onehot_fsm_tx[7]_i_1__0\,
      Q => \n_0_FSM_onehot_fsm_tx_reg[7]\,
      R => \p_0_in__0\
    );
\FSM_sequential_fsm_rx[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBB0000BB8B333F"
    )
    port map (
      I0 => \n_0_FSM_sequential_fsm_rx[0]_i_2__0\,
      I1 => \n_0_FSM_sequential_fsm_rx_reg[2]\,
      I2 => rxeq_control_reg2(0),
      I3 => rxeq_control_reg2(1),
      I4 => \n_0_FSM_sequential_fsm_rx_reg[0]\,
      I5 => \n_0_FSM_sequential_fsm_rx_reg[1]\,
      O => \n_0_FSM_sequential_fsm_rx[0]_i_1__0\
    );
\FSM_sequential_fsm_rx[0]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF7F"
    )
    port map (
      I0 => \n_0_rxeq_cnt_reg[2]\,
      I1 => \n_0_rxeq_cnt_reg[0]\,
      I2 => \n_0_rxeq_cnt_reg[1]\,
      I3 => \n_0_FSM_sequential_fsm_rx_reg[1]\,
      O => \n_0_FSM_sequential_fsm_rx[0]_i_2__0\
    );
\FSM_sequential_fsm_rx[1]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFFFDFFFDFFFD00"
    )
    port map (
      I0 => \n_0_rxeq_cnt_reg[1]\,
      I1 => \n_0_rxeq_cnt_reg[0]\,
      I2 => \n_0_rxeq_cnt_reg[2]\,
      I3 => \n_0_FSM_sequential_fsm_rx_reg[1]\,
      I4 => rxeq_control_reg2(0),
      I5 => rxeq_control_reg2(1),
      O => \n_0_FSM_sequential_fsm_rx[1]_i_3__0\
    );
\FSM_sequential_fsm_rx_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => '1',
      D => \n_0_FSM_sequential_fsm_rx[0]_i_1__0\,
      Q => \n_0_FSM_sequential_fsm_rx_reg[0]\,
      S => \p_0_in__0\
    );
\FSM_sequential_fsm_rx_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => '1',
      D => n_1_rxeq_scan_i,
      Q => \n_0_FSM_sequential_fsm_rx_reg[1]\,
      R => \p_0_in__0\
    );
\FSM_sequential_fsm_rx_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => '1',
      D => n_0_rxeq_scan_i,
      Q => \n_0_FSM_sequential_fsm_rx_reg[2]\,
      R => \p_0_in__0\
    );
PCIE_3_0_i_i_32: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => rxeq_user_txcoeff_reg2(17),
      I1 => \rxeq_new_txcoeff__0\(17),
      I2 => rxeq_user_en_reg2,
      O => PIPERX1EQLPNEWTXCOEFFORPRESET(17)
    );
PCIE_3_0_i_i_33: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => rxeq_user_txcoeff_reg2(16),
      I1 => \rxeq_new_txcoeff__0\(16),
      I2 => rxeq_user_en_reg2,
      O => PIPERX1EQLPNEWTXCOEFFORPRESET(16)
    );
PCIE_3_0_i_i_34: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => rxeq_user_txcoeff_reg2(15),
      I1 => \rxeq_new_txcoeff__0\(15),
      I2 => rxeq_user_en_reg2,
      O => PIPERX1EQLPNEWTXCOEFFORPRESET(15)
    );
PCIE_3_0_i_i_35: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => rxeq_user_txcoeff_reg2(14),
      I1 => \rxeq_new_txcoeff__0\(14),
      I2 => rxeq_user_en_reg2,
      O => PIPERX1EQLPNEWTXCOEFFORPRESET(14)
    );
PCIE_3_0_i_i_36: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => rxeq_user_txcoeff_reg2(13),
      I1 => \rxeq_new_txcoeff__0\(13),
      I2 => rxeq_user_en_reg2,
      O => PIPERX1EQLPNEWTXCOEFFORPRESET(13)
    );
PCIE_3_0_i_i_37: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => rxeq_user_txcoeff_reg2(12),
      I1 => \rxeq_new_txcoeff__0\(12),
      I2 => rxeq_user_en_reg2,
      O => PIPERX1EQLPNEWTXCOEFFORPRESET(12)
    );
PCIE_3_0_i_i_38: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => rxeq_user_txcoeff_reg2(11),
      I1 => \rxeq_new_txcoeff__0\(11),
      I2 => rxeq_user_en_reg2,
      O => PIPERX1EQLPNEWTXCOEFFORPRESET(11)
    );
PCIE_3_0_i_i_39: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => rxeq_user_txcoeff_reg2(10),
      I1 => \rxeq_new_txcoeff__0\(10),
      I2 => rxeq_user_en_reg2,
      O => PIPERX1EQLPNEWTXCOEFFORPRESET(10)
    );
PCIE_3_0_i_i_40: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => rxeq_user_txcoeff_reg2(9),
      I1 => \rxeq_new_txcoeff__0\(9),
      I2 => rxeq_user_en_reg2,
      O => PIPERX1EQLPNEWTXCOEFFORPRESET(9)
    );
PCIE_3_0_i_i_41: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => rxeq_user_txcoeff_reg2(8),
      I1 => \rxeq_new_txcoeff__0\(8),
      I2 => rxeq_user_en_reg2,
      O => PIPERX1EQLPNEWTXCOEFFORPRESET(8)
    );
PCIE_3_0_i_i_42: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => rxeq_user_txcoeff_reg2(7),
      I1 => \rxeq_new_txcoeff__0\(7),
      I2 => rxeq_user_en_reg2,
      O => PIPERX1EQLPNEWTXCOEFFORPRESET(7)
    );
PCIE_3_0_i_i_43: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => rxeq_user_txcoeff_reg2(6),
      I1 => \rxeq_new_txcoeff__0\(6),
      I2 => rxeq_user_en_reg2,
      O => PIPERX1EQLPNEWTXCOEFFORPRESET(6)
    );
PCIE_3_0_i_i_44: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => rxeq_user_txcoeff_reg2(5),
      I1 => \rxeq_new_txcoeff__0\(5),
      I2 => rxeq_user_en_reg2,
      O => PIPERX1EQLPNEWTXCOEFFORPRESET(5)
    );
PCIE_3_0_i_i_45: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => rxeq_user_txcoeff_reg2(4),
      I1 => \rxeq_new_txcoeff__0\(4),
      I2 => rxeq_user_en_reg2,
      O => PIPERX1EQLPNEWTXCOEFFORPRESET(4)
    );
PCIE_3_0_i_i_46: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => rxeq_user_txcoeff_reg2(3),
      I1 => \rxeq_new_txcoeff__0\(3),
      I2 => rxeq_user_en_reg2,
      O => PIPERX1EQLPNEWTXCOEFFORPRESET(3)
    );
PCIE_3_0_i_i_47: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => rxeq_user_txcoeff_reg2(2),
      I1 => \rxeq_new_txcoeff__0\(2),
      I2 => rxeq_user_en_reg2,
      O => PIPERX1EQLPNEWTXCOEFFORPRESET(2)
    );
PCIE_3_0_i_i_48: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => rxeq_user_txcoeff_reg2(1),
      I1 => \rxeq_new_txcoeff__0\(1),
      I2 => rxeq_user_en_reg2,
      O => PIPERX1EQLPNEWTXCOEFFORPRESET(1)
    );
PCIE_3_0_i_i_49: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => rxeq_user_txcoeff_reg2(0),
      I1 => \rxeq_new_txcoeff__0\(0),
      I2 => rxeq_user_en_reg2,
      O => PIPERX1EQLPNEWTXCOEFFORPRESET(0)
    );
PCIE_3_0_i_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => rxeq_user_mode_reg2,
      I1 => rxeq_user_en_reg2,
      I2 => n_0_rxeq_lffs_sel_reg,
      O => pipe_rx1_eq_lffs_sel
    );
gen3_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => p_153_out,
      Q => gen3_reg1,
      R => \p_0_in__0\
    );
gen3_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => gen3_reg1,
      Q => gen3_reg2,
      R => \p_0_in__0\
    );
\gth_channel.gthe2_channel_i_i_29__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => gen3_reg2,
      I1 => \^eq_txeq_deemph_out\(14),
      O => TXPOSTCURSOR(4)
    );
\gth_channel.gthe2_channel_i_i_30__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => gen3_reg2,
      I1 => \^eq_txeq_deemph_out\(13),
      O => TXPOSTCURSOR(3)
    );
\gth_channel.gthe2_channel_i_i_31__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => gen3_reg2,
      I1 => \^eq_txeq_deemph_out\(12),
      O => TXPOSTCURSOR(2)
    );
\gth_channel.gthe2_channel_i_i_32__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => gen3_reg2,
      I1 => \^eq_txeq_deemph_out\(11),
      O => TXPOSTCURSOR(1)
    );
\gth_channel.gthe2_channel_i_i_33__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => gen3_reg2,
      I1 => \n_0_txeq_txcoeff_reg[13]\,
      O => TXPOSTCURSOR(0)
    );
\gth_channel.gthe2_channel_i_i_34__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => gen3_reg2,
      I1 => \^eq_txeq_deemph_out\(3),
      O => TXPRECURSOR(4)
    );
\gth_channel.gthe2_channel_i_i_35__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => gen3_reg2,
      I1 => \^eq_txeq_deemph_out\(2),
      O => TXPRECURSOR(3)
    );
\gth_channel.gthe2_channel_i_i_36__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => gen3_reg2,
      I1 => \^eq_txeq_deemph_out\(1),
      O => TXPRECURSOR(2)
    );
\gth_channel.gthe2_channel_i_i_37__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => gen3_reg2,
      I1 => \^eq_txeq_deemph_out\(0),
      O => TXPRECURSOR(1)
    );
\gth_channel.gthe2_channel_i_i_38__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => gen3_reg2,
      I1 => \n_0_txeq_txcoeff_reg[0]\,
      O => TXPRECURSOR(0)
    );
\gth_channel.gthe2_channel_i_i_39__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => gen3_reg2,
      I1 => \^eq_txeq_deemph_out\(10),
      O => TXMAINCURSOR(6)
    );
\gth_channel.gthe2_channel_i_i_40__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => gen3_reg2,
      I1 => \^eq_txeq_deemph_out\(9),
      O => TXMAINCURSOR(5)
    );
\gth_channel.gthe2_channel_i_i_41__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => gen3_reg2,
      I1 => \^eq_txeq_deemph_out\(8),
      O => TXMAINCURSOR(4)
    );
\gth_channel.gthe2_channel_i_i_42__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => gen3_reg2,
      I1 => \^eq_txeq_deemph_out\(7),
      O => TXMAINCURSOR(3)
    );
\gth_channel.gthe2_channel_i_i_43__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => gen3_reg2,
      I1 => \^eq_txeq_deemph_out\(6),
      O => TXMAINCURSOR(2)
    );
\gth_channel.gthe2_channel_i_i_44__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => gen3_reg2,
      I1 => \^eq_txeq_deemph_out\(5),
      O => TXMAINCURSOR(1)
    );
\gth_channel.gthe2_channel_i_i_45__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => gen3_reg2,
      I1 => \n_0_txeq_txcoeff_reg[6]\,
      O => TXMAINCURSOR(0)
    );
rxeq_adapt_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => '1',
      D => n_25_rxeq_scan_i,
      Q => \^user_rxeq_adapt_done\,
      R => \p_0_in__0\
    );
rxeq_adapt_done_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => '1',
      D => n_23_rxeq_scan_i,
      Q => n_0_rxeq_adapt_done_reg_reg,
      R => \p_0_in__0\
    );
\rxeq_cnt[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"045E0000"
    )
    port map (
      I0 => \n_0_FSM_sequential_fsm_rx_reg[2]\,
      I1 => rxeq_control_reg2(1),
      I2 => \n_0_FSM_sequential_fsm_rx_reg[1]\,
      I3 => \n_0_rxeq_cnt_reg[0]\,
      I4 => \n_0_FSM_sequential_fsm_rx_reg[0]\,
      O => rxeq_cnt(0)
    );
\rxeq_cnt[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"06600000"
    )
    port map (
      I0 => \n_0_FSM_sequential_fsm_rx_reg[2]\,
      I1 => \n_0_FSM_sequential_fsm_rx_reg[1]\,
      I2 => \n_0_rxeq_cnt_reg[0]\,
      I3 => \n_0_rxeq_cnt_reg[1]\,
      I4 => \n_0_FSM_sequential_fsm_rx_reg[0]\,
      O => rxeq_cnt(1)
    );
\rxeq_cnt[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0666600000000000"
    )
    port map (
      I0 => \n_0_FSM_sequential_fsm_rx_reg[2]\,
      I1 => \n_0_FSM_sequential_fsm_rx_reg[1]\,
      I2 => \n_0_rxeq_cnt_reg[0]\,
      I3 => \n_0_rxeq_cnt_reg[1]\,
      I4 => \n_0_rxeq_cnt_reg[2]\,
      I5 => \n_0_FSM_sequential_fsm_rx_reg[0]\,
      O => rxeq_cnt(2)
    );
\rxeq_cnt_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => '1',
      D => rxeq_cnt(0),
      Q => \n_0_rxeq_cnt_reg[0]\,
      R => \p_0_in__0\
    );
\rxeq_cnt_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => '1',
      D => rxeq_cnt(1),
      Q => \n_0_rxeq_cnt_reg[1]\,
      R => \p_0_in__0\
    );
\rxeq_cnt_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => '1',
      D => rxeq_cnt(2),
      Q => \n_0_rxeq_cnt_reg[2]\,
      R => \p_0_in__0\
    );
\rxeq_control_reg1_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => PIPE_RXEQ_CONTROL(0),
      Q => rxeq_control_reg1(0),
      R => \p_0_in__0\
    );
\rxeq_control_reg1_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => PIPE_RXEQ_CONTROL(1),
      Q => rxeq_control_reg1(1),
      R => \p_0_in__0\
    );
\rxeq_control_reg2_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => rxeq_control_reg1(0),
      Q => rxeq_control_reg2(0),
      R => \p_0_in__0\
    );
\rxeq_control_reg2_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => rxeq_control_reg1(1),
      Q => rxeq_control_reg2(1),
      R => \p_0_in__0\
    );
rxeq_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => '1',
      D => rxeq_done,
      Q => PIPE_RXEQ_DONE(0),
      R => \p_0_in__0\
    );
\rxeq_fs[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => \n_0_FSM_sequential_fsm_rx_reg[0]\,
      I1 => rxeq_lffs_reg2(0),
      I2 => \n_0_FSM_sequential_fsm_rx_reg[2]\,
      O => rxeq_fs(0)
    );
\rxeq_fs[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => \n_0_FSM_sequential_fsm_rx_reg[0]\,
      I1 => rxeq_lffs_reg2(1),
      I2 => \n_0_FSM_sequential_fsm_rx_reg[2]\,
      O => rxeq_fs(1)
    );
\rxeq_fs[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => \n_0_FSM_sequential_fsm_rx_reg[0]\,
      I1 => rxeq_lffs_reg2(2),
      I2 => \n_0_FSM_sequential_fsm_rx_reg[2]\,
      O => rxeq_fs(2)
    );
\rxeq_fs[3]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => \n_0_FSM_sequential_fsm_rx_reg[0]\,
      I1 => rxeq_lffs_reg2(3),
      I2 => \n_0_FSM_sequential_fsm_rx_reg[2]\,
      O => rxeq_fs(3)
    );
\rxeq_fs[4]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => \n_0_FSM_sequential_fsm_rx_reg[0]\,
      I1 => rxeq_lffs_reg2(4),
      I2 => \n_0_FSM_sequential_fsm_rx_reg[2]\,
      O => rxeq_fs(4)
    );
\rxeq_fs[5]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A045"
    )
    port map (
      I0 => \n_0_FSM_sequential_fsm_rx_reg[2]\,
      I1 => rxeq_control_reg2(1),
      I2 => \n_0_FSM_sequential_fsm_rx_reg[0]\,
      I3 => \n_0_FSM_sequential_fsm_rx_reg[1]\,
      O => \n_0_rxeq_fs[5]_i_1__0\
    );
\rxeq_fs[5]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => \n_0_FSM_sequential_fsm_rx_reg[0]\,
      I1 => rxeq_lffs_reg2(5),
      I2 => \n_0_FSM_sequential_fsm_rx_reg[2]\,
      O => rxeq_fs(5)
    );
\rxeq_fs_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \n_0_rxeq_fs[5]_i_1__0\,
      D => rxeq_fs(0),
      Q => \rxeq_fs__0\(0),
      R => \p_0_in__0\
    );
\rxeq_fs_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \n_0_rxeq_fs[5]_i_1__0\,
      D => rxeq_fs(1),
      Q => \rxeq_fs__0\(1),
      R => \p_0_in__0\
    );
\rxeq_fs_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \n_0_rxeq_fs[5]_i_1__0\,
      D => rxeq_fs(2),
      Q => \rxeq_fs__0\(2),
      R => \p_0_in__0\
    );
\rxeq_fs_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \n_0_rxeq_fs[5]_i_1__0\,
      D => rxeq_fs(3),
      Q => \rxeq_fs__0\(3),
      R => \p_0_in__0\
    );
\rxeq_fs_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \n_0_rxeq_fs[5]_i_1__0\,
      D => rxeq_fs(4),
      Q => \rxeq_fs__0\(4),
      R => \p_0_in__0\
    );
\rxeq_fs_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \n_0_rxeq_fs[5]_i_1__0\,
      D => rxeq_fs(5),
      Q => \rxeq_fs__0\(5),
      R => \p_0_in__0\
    );
\rxeq_lf[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
    port map (
      I0 => \n_0_FSM_sequential_fsm_rx_reg[1]\,
      I1 => rxeq_lffs_reg2(0),
      I2 => \n_0_FSM_sequential_fsm_rx_reg[2]\,
      O => rxeq_lf(0)
    );
\rxeq_lf[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
    port map (
      I0 => \n_0_FSM_sequential_fsm_rx_reg[1]\,
      I1 => rxeq_lffs_reg2(1),
      I2 => \n_0_FSM_sequential_fsm_rx_reg[2]\,
      O => rxeq_lf(1)
    );
\rxeq_lf[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
    port map (
      I0 => \n_0_FSM_sequential_fsm_rx_reg[1]\,
      I1 => rxeq_lffs_reg2(2),
      I2 => \n_0_FSM_sequential_fsm_rx_reg[2]\,
      O => rxeq_lf(2)
    );
\rxeq_lf[3]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
    port map (
      I0 => \n_0_FSM_sequential_fsm_rx_reg[1]\,
      I1 => rxeq_lffs_reg2(3),
      I2 => \n_0_FSM_sequential_fsm_rx_reg[2]\,
      O => rxeq_lf(3)
    );
\rxeq_lf[4]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
    port map (
      I0 => \n_0_FSM_sequential_fsm_rx_reg[1]\,
      I1 => rxeq_lffs_reg2(4),
      I2 => \n_0_FSM_sequential_fsm_rx_reg[2]\,
      O => rxeq_lf(4)
    );
\rxeq_lf[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF008000000000FF"
    )
    port map (
      I0 => \n_0_rxeq_cnt_reg[1]\,
      I1 => \n_0_rxeq_cnt_reg[0]\,
      I2 => \n_0_rxeq_cnt_reg[2]\,
      I3 => \n_0_FSM_sequential_fsm_rx_reg[2]\,
      I4 => \n_0_FSM_sequential_fsm_rx_reg[1]\,
      I5 => \n_0_FSM_sequential_fsm_rx_reg[0]\,
      O => \n_0_rxeq_lf[5]_i_1__0\
    );
\rxeq_lf[5]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
    port map (
      I0 => \n_0_FSM_sequential_fsm_rx_reg[1]\,
      I1 => rxeq_lffs_reg2(5),
      I2 => \n_0_FSM_sequential_fsm_rx_reg[2]\,
      O => rxeq_lf(5)
    );
\rxeq_lf_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \n_0_rxeq_lf[5]_i_1__0\,
      D => rxeq_lf(0),
      Q => \rxeq_lf__0\(0),
      R => \p_0_in__0\
    );
\rxeq_lf_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \n_0_rxeq_lf[5]_i_1__0\,
      D => rxeq_lf(1),
      Q => \rxeq_lf__0\(1),
      R => \p_0_in__0\
    );
\rxeq_lf_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \n_0_rxeq_lf[5]_i_1__0\,
      D => rxeq_lf(2),
      Q => \rxeq_lf__0\(2),
      R => \p_0_in__0\
    );
\rxeq_lf_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \n_0_rxeq_lf[5]_i_1__0\,
      D => rxeq_lf(3),
      Q => \rxeq_lf__0\(3),
      R => \p_0_in__0\
    );
\rxeq_lf_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \n_0_rxeq_lf[5]_i_1__0\,
      D => rxeq_lf(4),
      Q => \rxeq_lf__0\(4),
      R => \p_0_in__0\
    );
\rxeq_lf_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \n_0_rxeq_lf[5]_i_1__0\,
      D => rxeq_lf(5),
      Q => \rxeq_lf__0\(5),
      R => \p_0_in__0\
    );
\rxeq_lffs_reg1_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => PIPE_RXEQ_LFFS(0),
      Q => rxeq_lffs_reg1(0),
      R => \p_0_in__0\
    );
\rxeq_lffs_reg1_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => PIPE_RXEQ_LFFS(1),
      Q => rxeq_lffs_reg1(1),
      R => \p_0_in__0\
    );
\rxeq_lffs_reg1_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => PIPE_RXEQ_LFFS(2),
      Q => rxeq_lffs_reg1(2),
      R => \p_0_in__0\
    );
\rxeq_lffs_reg1_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => PIPE_RXEQ_LFFS(3),
      Q => rxeq_lffs_reg1(3),
      R => \p_0_in__0\
    );
\rxeq_lffs_reg1_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => PIPE_RXEQ_LFFS(4),
      Q => rxeq_lffs_reg1(4),
      R => \p_0_in__0\
    );
\rxeq_lffs_reg1_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => PIPE_RXEQ_LFFS(5),
      Q => rxeq_lffs_reg1(5),
      R => \p_0_in__0\
    );
\rxeq_lffs_reg2_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => rxeq_lffs_reg1(0),
      Q => rxeq_lffs_reg2(0),
      R => \p_0_in__0\
    );
\rxeq_lffs_reg2_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => rxeq_lffs_reg1(1),
      Q => rxeq_lffs_reg2(1),
      R => \p_0_in__0\
    );
\rxeq_lffs_reg2_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => rxeq_lffs_reg1(2),
      Q => rxeq_lffs_reg2(2),
      R => \p_0_in__0\
    );
\rxeq_lffs_reg2_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => rxeq_lffs_reg1(3),
      Q => rxeq_lffs_reg2(3),
      R => \p_0_in__0\
    );
\rxeq_lffs_reg2_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => rxeq_lffs_reg1(4),
      Q => rxeq_lffs_reg2(4),
      R => \p_0_in__0\
    );
\rxeq_lffs_reg2_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => rxeq_lffs_reg1(5),
      Q => rxeq_lffs_reg2(5),
      R => \p_0_in__0\
    );
rxeq_lffs_sel_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => '1',
      D => n_24_rxeq_scan_i,
      Q => n_0_rxeq_lffs_sel_reg,
      R => \p_0_in__0\
    );
\rxeq_new_txcoeff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => n_3_rxeq_scan_i,
      D => rxeq_new_txcoeff(0),
      Q => \rxeq_new_txcoeff__0\(0),
      R => \p_0_in__0\
    );
\rxeq_new_txcoeff_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => n_3_rxeq_scan_i,
      D => rxeq_new_txcoeff(10),
      Q => \rxeq_new_txcoeff__0\(10),
      R => \p_0_in__0\
    );
\rxeq_new_txcoeff_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => n_3_rxeq_scan_i,
      D => rxeq_new_txcoeff(11),
      Q => \rxeq_new_txcoeff__0\(11),
      R => \p_0_in__0\
    );
\rxeq_new_txcoeff_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => n_3_rxeq_scan_i,
      D => rxeq_new_txcoeff(12),
      Q => \rxeq_new_txcoeff__0\(12),
      R => \p_0_in__0\
    );
\rxeq_new_txcoeff_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => n_3_rxeq_scan_i,
      D => rxeq_new_txcoeff(13),
      Q => \rxeq_new_txcoeff__0\(13),
      R => \p_0_in__0\
    );
\rxeq_new_txcoeff_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => n_3_rxeq_scan_i,
      D => rxeq_new_txcoeff(14),
      Q => \rxeq_new_txcoeff__0\(14),
      R => \p_0_in__0\
    );
\rxeq_new_txcoeff_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => n_3_rxeq_scan_i,
      D => rxeq_new_txcoeff(15),
      Q => \rxeq_new_txcoeff__0\(15),
      R => \p_0_in__0\
    );
\rxeq_new_txcoeff_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => n_3_rxeq_scan_i,
      D => rxeq_new_txcoeff(16),
      Q => \rxeq_new_txcoeff__0\(16),
      R => \p_0_in__0\
    );
\rxeq_new_txcoeff_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => n_3_rxeq_scan_i,
      D => rxeq_new_txcoeff(17),
      Q => \rxeq_new_txcoeff__0\(17),
      R => \p_0_in__0\
    );
\rxeq_new_txcoeff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => n_3_rxeq_scan_i,
      D => rxeq_new_txcoeff(1),
      Q => \rxeq_new_txcoeff__0\(1),
      R => \p_0_in__0\
    );
\rxeq_new_txcoeff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => n_3_rxeq_scan_i,
      D => rxeq_new_txcoeff(2),
      Q => \rxeq_new_txcoeff__0\(2),
      R => \p_0_in__0\
    );
\rxeq_new_txcoeff_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => n_3_rxeq_scan_i,
      D => rxeq_new_txcoeff(3),
      Q => \rxeq_new_txcoeff__0\(3),
      R => \p_0_in__0\
    );
\rxeq_new_txcoeff_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => n_3_rxeq_scan_i,
      D => rxeq_new_txcoeff(4),
      Q => \rxeq_new_txcoeff__0\(4),
      R => \p_0_in__0\
    );
\rxeq_new_txcoeff_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => n_3_rxeq_scan_i,
      D => rxeq_new_txcoeff(5),
      Q => \rxeq_new_txcoeff__0\(5),
      R => \p_0_in__0\
    );
\rxeq_new_txcoeff_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => n_3_rxeq_scan_i,
      D => rxeq_new_txcoeff(6),
      Q => \rxeq_new_txcoeff__0\(6),
      R => \p_0_in__0\
    );
\rxeq_new_txcoeff_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => n_3_rxeq_scan_i,
      D => rxeq_new_txcoeff(7),
      Q => \rxeq_new_txcoeff__0\(7),
      R => \p_0_in__0\
    );
\rxeq_new_txcoeff_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => n_3_rxeq_scan_i,
      D => rxeq_new_txcoeff(8),
      Q => \rxeq_new_txcoeff__0\(8),
      R => \p_0_in__0\
    );
\rxeq_new_txcoeff_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => n_3_rxeq_scan_i,
      D => rxeq_new_txcoeff(9),
      Q => \rxeq_new_txcoeff__0\(9),
      R => \p_0_in__0\
    );
rxeq_new_txcoeff_req_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => '1',
      D => rxeq_new_txcoeff_req,
      Q => n_0_rxeq_new_txcoeff_req_reg,
      R => \p_0_in__0\
    );
\rxeq_preset[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A8FFFF00A80000"
    )
    port map (
      I0 => rxeq_preset_reg2(0),
      I1 => \n_0_FSM_sequential_fsm_rx_reg[1]\,
      I2 => \n_0_FSM_sequential_fsm_rx_reg[0]\,
      I3 => \n_0_FSM_sequential_fsm_rx_reg[2]\,
      I4 => \n_0_rxeq_preset[2]_i_2__0\,
      I5 => \rxeq_preset__0\(0),
      O => \n_0_rxeq_preset[0]_i_1__0\
    );
\rxeq_preset[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A8FFFF00A80000"
    )
    port map (
      I0 => rxeq_preset_reg2(1),
      I1 => \n_0_FSM_sequential_fsm_rx_reg[1]\,
      I2 => \n_0_FSM_sequential_fsm_rx_reg[0]\,
      I3 => \n_0_FSM_sequential_fsm_rx_reg[2]\,
      I4 => \n_0_rxeq_preset[2]_i_2__0\,
      I5 => \rxeq_preset__0\(1),
      O => \n_0_rxeq_preset[1]_i_1__0\
    );
\rxeq_preset[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A8FFFF00A80000"
    )
    port map (
      I0 => rxeq_preset_reg2(2),
      I1 => \n_0_FSM_sequential_fsm_rx_reg[1]\,
      I2 => \n_0_FSM_sequential_fsm_rx_reg[0]\,
      I3 => \n_0_FSM_sequential_fsm_rx_reg[2]\,
      I4 => \n_0_rxeq_preset[2]_i_2__0\,
      I5 => \rxeq_preset__0\(2),
      O => \n_0_rxeq_preset[2]_i_1__0\
    );
\rxeq_preset[2]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88985555"
    )
    port map (
      I0 => \n_0_FSM_sequential_fsm_rx_reg[2]\,
      I1 => \n_0_FSM_sequential_fsm_rx_reg[1]\,
      I2 => rxeq_control_reg2(0),
      I3 => rxeq_control_reg2(1),
      I4 => \n_0_FSM_sequential_fsm_rx_reg[0]\,
      O => \n_0_rxeq_preset[2]_i_2__0\
    );
\rxeq_preset_reg1_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => PIPE_RXEQ_PRESET(0),
      Q => rxeq_preset_reg1(0),
      R => \p_0_in__0\
    );
\rxeq_preset_reg1_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => PIPE_RXEQ_PRESET(1),
      Q => rxeq_preset_reg1(1),
      R => \p_0_in__0\
    );
\rxeq_preset_reg1_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => PIPE_RXEQ_PRESET(2),
      Q => rxeq_preset_reg1(2),
      R => \p_0_in__0\
    );
\rxeq_preset_reg2_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => rxeq_preset_reg1(0),
      Q => rxeq_preset_reg2(0),
      R => \p_0_in__0\
    );
\rxeq_preset_reg2_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => rxeq_preset_reg1(1),
      Q => rxeq_preset_reg2(1),
      R => \p_0_in__0\
    );
\rxeq_preset_reg2_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => rxeq_preset_reg1(2),
      Q => rxeq_preset_reg2(2),
      R => \p_0_in__0\
    );
\rxeq_preset_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => '1',
      D => \n_0_rxeq_preset[0]_i_1__0\,
      Q => \rxeq_preset__0\(0),
      R => \p_0_in__0\
    );
\rxeq_preset_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => '1',
      D => \n_0_rxeq_preset[1]_i_1__0\,
      Q => \rxeq_preset__0\(1),
      R => \p_0_in__0\
    );
\rxeq_preset_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => '1',
      D => \n_0_rxeq_preset[2]_i_1__0\,
      Q => \rxeq_preset__0\(2),
      R => \p_0_in__0\
    );
\rxeq_preset_valid_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
    port map (
      I0 => \n_0_FSM_sequential_fsm_rx_reg[0]\,
      I1 => \n_0_FSM_sequential_fsm_rx_reg[1]\,
      I2 => \n_0_FSM_sequential_fsm_rx_reg[2]\,
      O => rxeq_preset_valid
    );
rxeq_preset_valid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => '1',
      D => rxeq_preset_valid,
      Q => n_0_rxeq_preset_valid_reg,
      R => \p_0_in__0\
    );
rxeq_scan_i: entity work.pcie3_7x_0_pcie3_7x_0_rxeq_scan_20
    port map (
      D(1) => n_0_rxeq_scan_i,
      D(0) => n_1_rxeq_scan_i,
      E(0) => n_3_rxeq_scan_i,
      I1 => n_0_rxeq_new_txcoeff_req_reg,
      I10(17) => \n_0_rxeq_txcoeff_reg[17]\,
      I10(16) => \n_0_rxeq_txcoeff_reg[16]\,
      I10(15) => \n_0_rxeq_txcoeff_reg[15]\,
      I10(14) => \n_0_rxeq_txcoeff_reg[14]\,
      I10(13) => \n_0_rxeq_txcoeff_reg[13]\,
      I10(12) => \n_0_rxeq_txcoeff_reg[12]\,
      I10(11) => \n_0_rxeq_txcoeff_reg[11]\,
      I10(10) => \n_0_rxeq_txcoeff_reg[10]\,
      I10(9) => \n_0_rxeq_txcoeff_reg[9]\,
      I10(8) => \n_0_rxeq_txcoeff_reg[8]\,
      I10(7) => \n_0_rxeq_txcoeff_reg[7]\,
      I10(6) => \n_0_rxeq_txcoeff_reg[6]\,
      I10(5 downto 0) => \rxeq_txcoeff__0\(5 downto 0),
      I11(5 downto 0) => \rxeq_fs__0\(5 downto 0),
      I12(5 downto 0) => \rxeq_lf__0\(5 downto 0),
      I2 => I2,
      I3 => n_0_rxeq_preset_valid_reg,
      I4(2) => \n_0_FSM_sequential_fsm_rx_reg[2]\,
      I4(1) => \n_0_FSM_sequential_fsm_rx_reg[1]\,
      I4(0) => \n_0_FSM_sequential_fsm_rx_reg[0]\,
      I5 => \n_0_FSM_sequential_fsm_rx[1]_i_3__0\,
      I6 => n_0_rxeq_adapt_done_reg_reg,
      I7 => n_0_rxeq_lffs_sel_reg,
      I8(2 downto 0) => \rxeq_preset__0\(2 downto 0),
      I9(3 downto 0) => \rxeq_txpreset__0\(3 downto 0),
      O1(17 downto 0) => rxeq_new_txcoeff(17 downto 0),
      O2 => n_23_rxeq_scan_i,
      O3 => n_24_rxeq_scan_i,
      O4 => n_25_rxeq_scan_i,
      Q(2) => \n_0_rxeq_cnt_reg[2]\,
      Q(1) => \n_0_rxeq_cnt_reg[1]\,
      Q(0) => \n_0_rxeq_cnt_reg[0]\,
      USER_RXEQ_ADAPT_DONE => \^user_rxeq_adapt_done\,
      \out\(1 downto 0) => rxeq_control_reg2(1 downto 0),
      \p_0_in__0\ => \p_0_in__0\,
      rxeq_done => rxeq_done,
      rxeq_new_txcoeff_req => rxeq_new_txcoeff_req
    );
\rxeq_txcoeff[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => \n_0_rxeq_txcoeff_reg[6]\,
      I1 => \n_0_FSM_sequential_fsm_rx_reg[0]\,
      I2 => \n_0_FSM_sequential_fsm_rx_reg[2]\,
      O => rxeq_txcoeff(0)
    );
\rxeq_txcoeff[10]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => \n_0_rxeq_txcoeff_reg[16]\,
      I1 => \n_0_FSM_sequential_fsm_rx_reg[0]\,
      I2 => \n_0_FSM_sequential_fsm_rx_reg[2]\,
      O => rxeq_txcoeff(10)
    );
\rxeq_txcoeff[11]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => \n_0_rxeq_txcoeff_reg[17]\,
      I1 => \n_0_FSM_sequential_fsm_rx_reg[0]\,
      I2 => \n_0_FSM_sequential_fsm_rx_reg[2]\,
      O => rxeq_txcoeff(11)
    );
\rxeq_txcoeff[12]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => txeq_deemph_reg2(0),
      I1 => \n_0_FSM_sequential_fsm_rx_reg[0]\,
      I2 => \n_0_FSM_sequential_fsm_rx_reg[2]\,
      O => rxeq_txcoeff(12)
    );
\rxeq_txcoeff[13]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => txeq_deemph_reg2(1),
      I1 => \n_0_FSM_sequential_fsm_rx_reg[0]\,
      I2 => \n_0_FSM_sequential_fsm_rx_reg[2]\,
      O => rxeq_txcoeff(13)
    );
\rxeq_txcoeff[14]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => txeq_deemph_reg2(2),
      I1 => \n_0_FSM_sequential_fsm_rx_reg[0]\,
      I2 => \n_0_FSM_sequential_fsm_rx_reg[2]\,
      O => rxeq_txcoeff(14)
    );
\rxeq_txcoeff[15]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => txeq_deemph_reg2(3),
      I1 => \n_0_FSM_sequential_fsm_rx_reg[0]\,
      I2 => \n_0_FSM_sequential_fsm_rx_reg[2]\,
      O => rxeq_txcoeff(15)
    );
\rxeq_txcoeff[16]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => \n_0_FSM_sequential_fsm_rx_reg[0]\,
      I1 => txeq_deemph_reg2(4),
      I2 => \n_0_FSM_sequential_fsm_rx_reg[2]\,
      O => rxeq_txcoeff(16)
    );
\rxeq_txcoeff[17]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => \n_0_FSM_sequential_fsm_rx_reg[0]\,
      I1 => txeq_deemph_reg2(5),
      I2 => \n_0_FSM_sequential_fsm_rx_reg[2]\,
      O => rxeq_txcoeff(17)
    );
\rxeq_txcoeff[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => \n_0_rxeq_txcoeff_reg[7]\,
      I1 => \n_0_FSM_sequential_fsm_rx_reg[0]\,
      I2 => \n_0_FSM_sequential_fsm_rx_reg[2]\,
      O => rxeq_txcoeff(1)
    );
\rxeq_txcoeff[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => \n_0_rxeq_txcoeff_reg[8]\,
      I1 => \n_0_FSM_sequential_fsm_rx_reg[0]\,
      I2 => \n_0_FSM_sequential_fsm_rx_reg[2]\,
      O => rxeq_txcoeff(2)
    );
\rxeq_txcoeff[3]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => \n_0_rxeq_txcoeff_reg[9]\,
      I1 => \n_0_FSM_sequential_fsm_rx_reg[0]\,
      I2 => \n_0_FSM_sequential_fsm_rx_reg[2]\,
      O => rxeq_txcoeff(3)
    );
\rxeq_txcoeff[4]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => \n_0_rxeq_txcoeff_reg[10]\,
      I1 => \n_0_FSM_sequential_fsm_rx_reg[0]\,
      I2 => \n_0_FSM_sequential_fsm_rx_reg[2]\,
      O => rxeq_txcoeff(4)
    );
\rxeq_txcoeff[5]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => \n_0_rxeq_txcoeff_reg[11]\,
      I1 => \n_0_FSM_sequential_fsm_rx_reg[0]\,
      I2 => \n_0_FSM_sequential_fsm_rx_reg[2]\,
      O => rxeq_txcoeff(5)
    );
\rxeq_txcoeff[6]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => \n_0_rxeq_txcoeff_reg[12]\,
      I1 => \n_0_FSM_sequential_fsm_rx_reg[0]\,
      I2 => \n_0_FSM_sequential_fsm_rx_reg[2]\,
      O => rxeq_txcoeff(6)
    );
\rxeq_txcoeff[7]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => \n_0_rxeq_txcoeff_reg[13]\,
      I1 => \n_0_FSM_sequential_fsm_rx_reg[0]\,
      I2 => \n_0_FSM_sequential_fsm_rx_reg[2]\,
      O => rxeq_txcoeff(7)
    );
\rxeq_txcoeff[8]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => \n_0_rxeq_txcoeff_reg[14]\,
      I1 => \n_0_FSM_sequential_fsm_rx_reg[0]\,
      I2 => \n_0_FSM_sequential_fsm_rx_reg[2]\,
      O => rxeq_txcoeff(8)
    );
\rxeq_txcoeff[9]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => \n_0_rxeq_txcoeff_reg[15]\,
      I1 => \n_0_FSM_sequential_fsm_rx_reg[0]\,
      I2 => \n_0_FSM_sequential_fsm_rx_reg[2]\,
      O => rxeq_txcoeff(9)
    );
\rxeq_txcoeff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \n_0_rxeq_txpreset[3]_i_1__0\,
      D => rxeq_txcoeff(0),
      Q => \rxeq_txcoeff__0\(0),
      R => \p_0_in__0\
    );
\rxeq_txcoeff_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \n_0_rxeq_txpreset[3]_i_1__0\,
      D => rxeq_txcoeff(10),
      Q => \n_0_rxeq_txcoeff_reg[10]\,
      R => \p_0_in__0\
    );
\rxeq_txcoeff_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \n_0_rxeq_txpreset[3]_i_1__0\,
      D => rxeq_txcoeff(11),
      Q => \n_0_rxeq_txcoeff_reg[11]\,
      R => \p_0_in__0\
    );
\rxeq_txcoeff_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \n_0_rxeq_txpreset[3]_i_1__0\,
      D => rxeq_txcoeff(12),
      Q => \n_0_rxeq_txcoeff_reg[12]\,
      R => \p_0_in__0\
    );
\rxeq_txcoeff_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \n_0_rxeq_txpreset[3]_i_1__0\,
      D => rxeq_txcoeff(13),
      Q => \n_0_rxeq_txcoeff_reg[13]\,
      R => \p_0_in__0\
    );
\rxeq_txcoeff_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \n_0_rxeq_txpreset[3]_i_1__0\,
      D => rxeq_txcoeff(14),
      Q => \n_0_rxeq_txcoeff_reg[14]\,
      R => \p_0_in__0\
    );
\rxeq_txcoeff_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \n_0_rxeq_txpreset[3]_i_1__0\,
      D => rxeq_txcoeff(15),
      Q => \n_0_rxeq_txcoeff_reg[15]\,
      R => \p_0_in__0\
    );
\rxeq_txcoeff_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \n_0_rxeq_txpreset[3]_i_1__0\,
      D => rxeq_txcoeff(16),
      Q => \n_0_rxeq_txcoeff_reg[16]\,
      R => \p_0_in__0\
    );
\rxeq_txcoeff_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \n_0_rxeq_txpreset[3]_i_1__0\,
      D => rxeq_txcoeff(17),
      Q => \n_0_rxeq_txcoeff_reg[17]\,
      R => \p_0_in__0\
    );
\rxeq_txcoeff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \n_0_rxeq_txpreset[3]_i_1__0\,
      D => rxeq_txcoeff(1),
      Q => \rxeq_txcoeff__0\(1),
      R => \p_0_in__0\
    );
\rxeq_txcoeff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \n_0_rxeq_txpreset[3]_i_1__0\,
      D => rxeq_txcoeff(2),
      Q => \rxeq_txcoeff__0\(2),
      R => \p_0_in__0\
    );
\rxeq_txcoeff_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \n_0_rxeq_txpreset[3]_i_1__0\,
      D => rxeq_txcoeff(3),
      Q => \rxeq_txcoeff__0\(3),
      R => \p_0_in__0\
    );
\rxeq_txcoeff_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \n_0_rxeq_txpreset[3]_i_1__0\,
      D => rxeq_txcoeff(4),
      Q => \rxeq_txcoeff__0\(4),
      R => \p_0_in__0\
    );
\rxeq_txcoeff_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \n_0_rxeq_txpreset[3]_i_1__0\,
      D => rxeq_txcoeff(5),
      Q => \rxeq_txcoeff__0\(5),
      R => \p_0_in__0\
    );
\rxeq_txcoeff_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \n_0_rxeq_txpreset[3]_i_1__0\,
      D => rxeq_txcoeff(6),
      Q => \n_0_rxeq_txcoeff_reg[6]\,
      R => \p_0_in__0\
    );
\rxeq_txcoeff_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \n_0_rxeq_txpreset[3]_i_1__0\,
      D => rxeq_txcoeff(7),
      Q => \n_0_rxeq_txcoeff_reg[7]\,
      R => \p_0_in__0\
    );
\rxeq_txcoeff_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \n_0_rxeq_txpreset[3]_i_1__0\,
      D => rxeq_txcoeff(8),
      Q => \n_0_rxeq_txcoeff_reg[8]\,
      R => \p_0_in__0\
    );
\rxeq_txcoeff_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \n_0_rxeq_txpreset[3]_i_1__0\,
      D => rxeq_txcoeff(9),
      Q => \n_0_rxeq_txcoeff_reg[9]\,
      R => \p_0_in__0\
    );
\rxeq_txpreset[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => \n_0_FSM_sequential_fsm_rx_reg[0]\,
      I1 => rxeq_txpreset_reg2(0),
      I2 => \n_0_FSM_sequential_fsm_rx_reg[2]\,
      O => rxeq_txpreset(0)
    );
\rxeq_txpreset[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => \n_0_FSM_sequential_fsm_rx_reg[0]\,
      I1 => rxeq_txpreset_reg2(1),
      I2 => \n_0_FSM_sequential_fsm_rx_reg[2]\,
      O => rxeq_txpreset(1)
    );
\rxeq_txpreset[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => \n_0_FSM_sequential_fsm_rx_reg[0]\,
      I1 => rxeq_txpreset_reg2(2),
      I2 => \n_0_FSM_sequential_fsm_rx_reg[2]\,
      O => rxeq_txpreset(2)
    );
\rxeq_txpreset[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F045"
    )
    port map (
      I0 => \n_0_FSM_sequential_fsm_rx_reg[2]\,
      I1 => rxeq_control_reg2(1),
      I2 => \n_0_FSM_sequential_fsm_rx_reg[0]\,
      I3 => \n_0_FSM_sequential_fsm_rx_reg[1]\,
      O => \n_0_rxeq_txpreset[3]_i_1__0\
    );
\rxeq_txpreset[3]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => \n_0_FSM_sequential_fsm_rx_reg[0]\,
      I1 => rxeq_txpreset_reg2(3),
      I2 => \n_0_FSM_sequential_fsm_rx_reg[2]\,
      O => rxeq_txpreset(3)
    );
\rxeq_txpreset_reg1_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => PIPE_RXEQ_TXPRESET(0),
      Q => rxeq_txpreset_reg1(0),
      R => \p_0_in__0\
    );
\rxeq_txpreset_reg1_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => PIPE_RXEQ_TXPRESET(1),
      Q => rxeq_txpreset_reg1(1),
      R => \p_0_in__0\
    );
\rxeq_txpreset_reg1_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => PIPE_RXEQ_TXPRESET(2),
      Q => rxeq_txpreset_reg1(2),
      R => \p_0_in__0\
    );
\rxeq_txpreset_reg1_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => PIPE_RXEQ_TXPRESET(3),
      Q => rxeq_txpreset_reg1(3),
      R => \p_0_in__0\
    );
\rxeq_txpreset_reg2_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => rxeq_txpreset_reg1(0),
      Q => rxeq_txpreset_reg2(0),
      R => \p_0_in__0\
    );
\rxeq_txpreset_reg2_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => rxeq_txpreset_reg1(1),
      Q => rxeq_txpreset_reg2(1),
      R => \p_0_in__0\
    );
\rxeq_txpreset_reg2_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => rxeq_txpreset_reg1(2),
      Q => rxeq_txpreset_reg2(2),
      R => \p_0_in__0\
    );
\rxeq_txpreset_reg2_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => rxeq_txpreset_reg1(3),
      Q => rxeq_txpreset_reg2(3),
      R => \p_0_in__0\
    );
\rxeq_txpreset_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \n_0_rxeq_txpreset[3]_i_1__0\,
      D => rxeq_txpreset(0),
      Q => \rxeq_txpreset__0\(0),
      R => \p_0_in__0\
    );
\rxeq_txpreset_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \n_0_rxeq_txpreset[3]_i_1__0\,
      D => rxeq_txpreset(1),
      Q => \rxeq_txpreset__0\(1),
      R => \p_0_in__0\
    );
\rxeq_txpreset_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \n_0_rxeq_txpreset[3]_i_1__0\,
      D => rxeq_txpreset(2),
      Q => \rxeq_txpreset__0\(2),
      R => \p_0_in__0\
    );
\rxeq_txpreset_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \n_0_rxeq_txpreset[3]_i_1__0\,
      D => rxeq_txpreset(3),
      Q => \rxeq_txpreset__0\(3),
      R => \p_0_in__0\
    );
rxeq_user_en_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => '0',
      Q => rxeq_user_en_reg1,
      R => \p_0_in__0\
    );
rxeq_user_en_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => rxeq_user_en_reg1,
      Q => rxeq_user_en_reg2,
      R => \p_0_in__0\
    );
rxeq_user_mode_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => '0',
      Q => rxeq_user_mode_reg1,
      R => \p_0_in__0\
    );
rxeq_user_mode_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => rxeq_user_mode_reg1,
      Q => rxeq_user_mode_reg2,
      R => \p_0_in__0\
    );
\rxeq_user_txcoeff_reg1_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => '0',
      Q => rxeq_user_txcoeff_reg1(0),
      R => \p_0_in__0\
    );
\rxeq_user_txcoeff_reg1_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => '0',
      Q => rxeq_user_txcoeff_reg1(10),
      R => \p_0_in__0\
    );
\rxeq_user_txcoeff_reg1_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => '0',
      Q => rxeq_user_txcoeff_reg1(11),
      R => \p_0_in__0\
    );
\rxeq_user_txcoeff_reg1_reg[12]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => '0',
      Q => rxeq_user_txcoeff_reg1(12),
      R => \p_0_in__0\
    );
\rxeq_user_txcoeff_reg1_reg[13]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => '0',
      Q => rxeq_user_txcoeff_reg1(13),
      R => \p_0_in__0\
    );
\rxeq_user_txcoeff_reg1_reg[14]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => '0',
      Q => rxeq_user_txcoeff_reg1(14),
      R => \p_0_in__0\
    );
\rxeq_user_txcoeff_reg1_reg[15]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => '0',
      Q => rxeq_user_txcoeff_reg1(15),
      R => \p_0_in__0\
    );
\rxeq_user_txcoeff_reg1_reg[16]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => '0',
      Q => rxeq_user_txcoeff_reg1(16),
      R => \p_0_in__0\
    );
\rxeq_user_txcoeff_reg1_reg[17]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => '0',
      Q => rxeq_user_txcoeff_reg1(17),
      R => \p_0_in__0\
    );
\rxeq_user_txcoeff_reg1_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => '0',
      Q => rxeq_user_txcoeff_reg1(1),
      R => \p_0_in__0\
    );
\rxeq_user_txcoeff_reg1_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => '0',
      Q => rxeq_user_txcoeff_reg1(2),
      R => \p_0_in__0\
    );
\rxeq_user_txcoeff_reg1_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => '0',
      Q => rxeq_user_txcoeff_reg1(3),
      R => \p_0_in__0\
    );
\rxeq_user_txcoeff_reg1_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => '0',
      Q => rxeq_user_txcoeff_reg1(4),
      R => \p_0_in__0\
    );
\rxeq_user_txcoeff_reg1_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => '0',
      Q => rxeq_user_txcoeff_reg1(5),
      R => \p_0_in__0\
    );
\rxeq_user_txcoeff_reg1_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => '0',
      Q => rxeq_user_txcoeff_reg1(6),
      R => \p_0_in__0\
    );
\rxeq_user_txcoeff_reg1_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => '0',
      Q => rxeq_user_txcoeff_reg1(7),
      R => \p_0_in__0\
    );
\rxeq_user_txcoeff_reg1_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => '0',
      Q => rxeq_user_txcoeff_reg1(8),
      R => \p_0_in__0\
    );
\rxeq_user_txcoeff_reg1_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => '0',
      Q => rxeq_user_txcoeff_reg1(9),
      R => \p_0_in__0\
    );
\rxeq_user_txcoeff_reg2_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => rxeq_user_txcoeff_reg1(0),
      Q => rxeq_user_txcoeff_reg2(0),
      R => \p_0_in__0\
    );
\rxeq_user_txcoeff_reg2_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => rxeq_user_txcoeff_reg1(10),
      Q => rxeq_user_txcoeff_reg2(10),
      R => \p_0_in__0\
    );
\rxeq_user_txcoeff_reg2_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => rxeq_user_txcoeff_reg1(11),
      Q => rxeq_user_txcoeff_reg2(11),
      R => \p_0_in__0\
    );
\rxeq_user_txcoeff_reg2_reg[12]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => rxeq_user_txcoeff_reg1(12),
      Q => rxeq_user_txcoeff_reg2(12),
      R => \p_0_in__0\
    );
\rxeq_user_txcoeff_reg2_reg[13]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => rxeq_user_txcoeff_reg1(13),
      Q => rxeq_user_txcoeff_reg2(13),
      R => \p_0_in__0\
    );
\rxeq_user_txcoeff_reg2_reg[14]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => rxeq_user_txcoeff_reg1(14),
      Q => rxeq_user_txcoeff_reg2(14),
      R => \p_0_in__0\
    );
\rxeq_user_txcoeff_reg2_reg[15]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => rxeq_user_txcoeff_reg1(15),
      Q => rxeq_user_txcoeff_reg2(15),
      R => \p_0_in__0\
    );
\rxeq_user_txcoeff_reg2_reg[16]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => rxeq_user_txcoeff_reg1(16),
      Q => rxeq_user_txcoeff_reg2(16),
      R => \p_0_in__0\
    );
\rxeq_user_txcoeff_reg2_reg[17]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => rxeq_user_txcoeff_reg1(17),
      Q => rxeq_user_txcoeff_reg2(17),
      R => \p_0_in__0\
    );
\rxeq_user_txcoeff_reg2_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => rxeq_user_txcoeff_reg1(1),
      Q => rxeq_user_txcoeff_reg2(1),
      R => \p_0_in__0\
    );
\rxeq_user_txcoeff_reg2_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => rxeq_user_txcoeff_reg1(2),
      Q => rxeq_user_txcoeff_reg2(2),
      R => \p_0_in__0\
    );
\rxeq_user_txcoeff_reg2_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => rxeq_user_txcoeff_reg1(3),
      Q => rxeq_user_txcoeff_reg2(3),
      R => \p_0_in__0\
    );
\rxeq_user_txcoeff_reg2_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => rxeq_user_txcoeff_reg1(4),
      Q => rxeq_user_txcoeff_reg2(4),
      R => \p_0_in__0\
    );
\rxeq_user_txcoeff_reg2_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => rxeq_user_txcoeff_reg1(5),
      Q => rxeq_user_txcoeff_reg2(5),
      R => \p_0_in__0\
    );
\rxeq_user_txcoeff_reg2_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => rxeq_user_txcoeff_reg1(6),
      Q => rxeq_user_txcoeff_reg2(6),
      R => \p_0_in__0\
    );
\rxeq_user_txcoeff_reg2_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => rxeq_user_txcoeff_reg1(7),
      Q => rxeq_user_txcoeff_reg2(7),
      R => \p_0_in__0\
    );
\rxeq_user_txcoeff_reg2_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => rxeq_user_txcoeff_reg1(8),
      Q => rxeq_user_txcoeff_reg2(8),
      R => \p_0_in__0\
    );
\rxeq_user_txcoeff_reg2_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => rxeq_user_txcoeff_reg1(9),
      Q => rxeq_user_txcoeff_reg2(9),
      R => \p_0_in__0\
    );
\txeq_control_reg1_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => PIPE_TXEQ_CONTROL(0),
      Q => txeq_control_reg1(0),
      R => \p_0_in__0\
    );
\txeq_control_reg1_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => PIPE_TXEQ_CONTROL(1),
      Q => txeq_control_reg1(1),
      R => \p_0_in__0\
    );
\txeq_control_reg2_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => txeq_control_reg1(0),
      Q => txeq_control_reg2(0),
      R => \p_0_in__0\
    );
\txeq_control_reg2_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => txeq_control_reg1(1),
      Q => txeq_control_reg2(1),
      R => \p_0_in__0\
    );
\txeq_deemph_reg1_reg[0]\: unisim.vcomponents.FDSE
    port map (
      C => I2,
      CE => '1',
      D => PIPE_TXEQ_DEEMPH(0),
      Q => txeq_deemph_reg1(0),
      S => \p_0_in__0\
    );
\txeq_deemph_reg1_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => PIPE_TXEQ_DEEMPH(1),
      Q => txeq_deemph_reg1(1),
      R => \p_0_in__0\
    );
\txeq_deemph_reg1_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => PIPE_TXEQ_DEEMPH(2),
      Q => txeq_deemph_reg1(2),
      R => \p_0_in__0\
    );
\txeq_deemph_reg1_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => PIPE_TXEQ_DEEMPH(3),
      Q => txeq_deemph_reg1(3),
      R => \p_0_in__0\
    );
\txeq_deemph_reg1_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => PIPE_TXEQ_DEEMPH(4),
      Q => txeq_deemph_reg1(4),
      R => \p_0_in__0\
    );
\txeq_deemph_reg1_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => PIPE_TXEQ_DEEMPH(5),
      Q => txeq_deemph_reg1(5),
      R => \p_0_in__0\
    );
\txeq_deemph_reg2_reg[0]\: unisim.vcomponents.FDSE
    port map (
      C => I2,
      CE => '1',
      D => txeq_deemph_reg1(0),
      Q => txeq_deemph_reg2(0),
      S => \p_0_in__0\
    );
\txeq_deemph_reg2_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => txeq_deemph_reg1(1),
      Q => txeq_deemph_reg2(1),
      R => \p_0_in__0\
    );
\txeq_deemph_reg2_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => txeq_deemph_reg1(2),
      Q => txeq_deemph_reg2(2),
      R => \p_0_in__0\
    );
\txeq_deemph_reg2_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => txeq_deemph_reg1(3),
      Q => txeq_deemph_reg2(3),
      R => \p_0_in__0\
    );
\txeq_deemph_reg2_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => txeq_deemph_reg1(4),
      Q => txeq_deemph_reg2(4),
      R => \p_0_in__0\
    );
\txeq_deemph_reg2_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => txeq_deemph_reg1(5),
      Q => txeq_deemph_reg2(5),
      R => \p_0_in__0\
    );
txeq_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => '1',
      D => \n_0_FSM_onehot_fsm_tx_reg[6]\,
      Q => PIPE_TXEQ_DONE(0),
      R => \p_0_in__0\
    );
\txeq_preset[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001000"
    )
    port map (
      I0 => txeq_preset_reg2(2),
      I1 => txeq_preset_reg2(1),
      I2 => txeq_preset_reg2(3),
      I3 => txeq_preset_reg2(0),
      I4 => I1,
      O => \n_0_txeq_preset[0]_i_1__0\
    );
\txeq_preset[10]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEABBABB"
    )
    port map (
      I0 => I1,
      I1 => txeq_preset_reg2(0),
      I2 => txeq_preset_reg2(3),
      I3 => txeq_preset_reg2(1),
      I4 => txeq_preset_reg2(2),
      O => \n_0_txeq_preset[10]_i_1__0\
    );
\txeq_preset[11]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEAABABB"
    )
    port map (
      I0 => I1,
      I1 => txeq_preset_reg2(0),
      I2 => txeq_preset_reg2(3),
      I3 => txeq_preset_reg2(1),
      I4 => txeq_preset_reg2(2),
      O => \n_0_txeq_preset[11]_i_1__0\
    );
\txeq_preset[12]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001574"
    )
    port map (
      I0 => txeq_preset_reg2(3),
      I1 => txeq_preset_reg2(1),
      I2 => txeq_preset_reg2(0),
      I3 => txeq_preset_reg2(2),
      I4 => I1,
      O => \n_0_txeq_preset[12]_i_1__0\
    );
\txeq_preset[13]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001004"
    )
    port map (
      I0 => txeq_preset_reg2(2),
      I1 => txeq_preset_reg2(0),
      I2 => txeq_preset_reg2(1),
      I3 => txeq_preset_reg2(3),
      I4 => I1,
      O => \n_0_txeq_preset[13]_i_1__0\
    );
\txeq_preset[14]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000410"
    )
    port map (
      I0 => txeq_preset_reg2(2),
      I1 => txeq_preset_reg2(0),
      I2 => txeq_preset_reg2(3),
      I3 => txeq_preset_reg2(1),
      I4 => I1,
      O => \n_0_txeq_preset[14]_i_1__0\
    );
\txeq_preset[15]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAAB"
    )
    port map (
      I0 => I1,
      I1 => txeq_preset_reg2(2),
      I2 => txeq_preset_reg2(1),
      I3 => txeq_preset_reg2(3),
      O => \n_0_txeq_preset[15]_i_1__0\
    );
\txeq_preset[16]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0014"
    )
    port map (
      I0 => txeq_preset_reg2(2),
      I1 => txeq_preset_reg2(0),
      I2 => txeq_preset_reg2(3),
      I3 => I1,
      O => \n_0_txeq_preset[16]_i_1__0\
    );
\txeq_preset[17]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_tx_reg[3]\,
      I1 => I1,
      O => \n_0_txeq_preset[17]_i_1__1\
    );
\txeq_preset[17]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAEABABB"
    )
    port map (
      I0 => I1,
      I1 => txeq_preset_reg2(0),
      I2 => txeq_preset_reg2(1),
      I3 => txeq_preset_reg2(3),
      I4 => txeq_preset_reg2(2),
      O => \n_0_txeq_preset[17]_i_2__0\
    );
\txeq_preset[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001004"
    )
    port map (
      I0 => txeq_preset_reg2(0),
      I1 => txeq_preset_reg2(3),
      I2 => txeq_preset_reg2(1),
      I3 => txeq_preset_reg2(2),
      I4 => I1,
      O => \n_0_txeq_preset[1]_i_1__0\
    );
\txeq_preset[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00C8"
    )
    port map (
      I0 => txeq_preset_reg2(0),
      I1 => txeq_preset_reg2(3),
      I2 => txeq_preset_reg2(2),
      I3 => I1,
      O => \n_0_txeq_preset[2]_i_1__0\
    );
\txeq_preset[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00003424"
    )
    port map (
      I0 => txeq_preset_reg2(1),
      I1 => txeq_preset_reg2(3),
      I2 => txeq_preset_reg2(2),
      I3 => txeq_preset_reg2(0),
      I4 => I1,
      O => \n_0_txeq_preset[3]_i_1__0\
    );
\txeq_preset[7]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000408"
    )
    port map (
      I0 => txeq_preset_reg2(0),
      I1 => txeq_preset_reg2(1),
      I2 => txeq_preset_reg2(3),
      I3 => txeq_preset_reg2(2),
      I4 => I1,
      O => \n_0_txeq_preset[7]_i_1__0\
    );
\txeq_preset[8]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAEBBFB"
    )
    port map (
      I0 => I1,
      I1 => txeq_preset_reg2(1),
      I2 => txeq_preset_reg2(0),
      I3 => txeq_preset_reg2(3),
      I4 => txeq_preset_reg2(2),
      O => \n_0_txeq_preset[8]_i_1__0\
    );
\txeq_preset[9]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEAEBABB"
    )
    port map (
      I0 => I1,
      I1 => txeq_preset_reg2(0),
      I2 => txeq_preset_reg2(3),
      I3 => txeq_preset_reg2(1),
      I4 => txeq_preset_reg2(2),
      O => \n_0_txeq_preset[9]_i_1__0\
    );
txeq_preset_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => '1',
      D => \n_0_FSM_onehot_fsm_tx_reg[3]\,
      Q => txeq_preset_done,
      R => \p_0_in__0\
    );
\txeq_preset_reg1_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => PIPE_TXEQ_PRESET(0),
      Q => txeq_preset_reg1(0),
      R => \p_0_in__0\
    );
\txeq_preset_reg1_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => PIPE_TXEQ_PRESET(1),
      Q => txeq_preset_reg1(1),
      R => \p_0_in__0\
    );
\txeq_preset_reg1_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => PIPE_TXEQ_PRESET(2),
      Q => txeq_preset_reg1(2),
      R => \p_0_in__0\
    );
\txeq_preset_reg1_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => PIPE_TXEQ_PRESET(3),
      Q => txeq_preset_reg1(3),
      R => \p_0_in__0\
    );
\txeq_preset_reg2_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => txeq_preset_reg1(0),
      Q => txeq_preset_reg2(0),
      R => \p_0_in__0\
    );
\txeq_preset_reg2_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => txeq_preset_reg1(1),
      Q => txeq_preset_reg2(1),
      R => \p_0_in__0\
    );
\txeq_preset_reg2_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => txeq_preset_reg1(2),
      Q => txeq_preset_reg2(2),
      R => \p_0_in__0\
    );
\txeq_preset_reg2_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => txeq_preset_reg1(3),
      Q => txeq_preset_reg2(3),
      R => \p_0_in__0\
    );
\txeq_preset_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \n_0_txeq_preset[17]_i_1__1\,
      D => \n_0_txeq_preset[0]_i_1__0\,
      Q => \n_0_txeq_preset_reg[0]\,
      R => '0'
    );
\txeq_preset_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \n_0_txeq_preset[17]_i_1__1\,
      D => \n_0_txeq_preset[10]_i_1__0\,
      Q => \n_0_txeq_preset_reg[10]\,
      R => '0'
    );
\txeq_preset_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \n_0_txeq_preset[17]_i_1__1\,
      D => \n_0_txeq_preset[11]_i_1__0\,
      Q => \n_0_txeq_preset_reg[11]\,
      R => '0'
    );
\txeq_preset_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \n_0_txeq_preset[17]_i_1__1\,
      D => \n_0_txeq_preset[12]_i_1__0\,
      Q => \n_0_txeq_preset_reg[12]\,
      R => '0'
    );
\txeq_preset_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \n_0_txeq_preset[17]_i_1__1\,
      D => \n_0_txeq_preset[13]_i_1__0\,
      Q => \n_0_txeq_preset_reg[13]\,
      R => '0'
    );
\txeq_preset_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \n_0_txeq_preset[17]_i_1__1\,
      D => \n_0_txeq_preset[14]_i_1__0\,
      Q => \n_0_txeq_preset_reg[14]\,
      R => '0'
    );
\txeq_preset_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \n_0_txeq_preset[17]_i_1__1\,
      D => \n_0_txeq_preset[15]_i_1__0\,
      Q => \n_0_txeq_preset_reg[15]\,
      R => '0'
    );
\txeq_preset_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \n_0_txeq_preset[17]_i_1__1\,
      D => \n_0_txeq_preset[16]_i_1__0\,
      Q => \n_0_txeq_preset_reg[16]\,
      R => '0'
    );
\txeq_preset_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \n_0_txeq_preset[17]_i_1__1\,
      D => \n_0_txeq_preset[17]_i_2__0\,
      Q => \n_0_txeq_preset_reg[17]\,
      R => '0'
    );
\txeq_preset_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \n_0_txeq_preset[17]_i_1__1\,
      D => \n_0_txeq_preset[1]_i_1__0\,
      Q => \n_0_txeq_preset_reg[1]\,
      R => '0'
    );
\txeq_preset_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \n_0_txeq_preset[17]_i_1__1\,
      D => \n_0_txeq_preset[2]_i_1__0\,
      Q => \n_0_txeq_preset_reg[2]\,
      R => '0'
    );
\txeq_preset_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \n_0_txeq_preset[17]_i_1__1\,
      D => \n_0_txeq_preset[3]_i_1__0\,
      Q => \n_0_txeq_preset_reg[3]\,
      R => '0'
    );
\txeq_preset_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \n_0_txeq_preset[17]_i_1__1\,
      D => '0',
      Q => \n_0_txeq_preset_reg[4]\,
      R => '0'
    );
\txeq_preset_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \n_0_txeq_preset[17]_i_1__1\,
      D => '0',
      Q => \n_0_txeq_preset_reg[5]\,
      R => '0'
    );
\txeq_preset_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \n_0_txeq_preset[17]_i_1__1\,
      D => '0',
      Q => \n_0_txeq_preset_reg[6]\,
      R => '0'
    );
\txeq_preset_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \n_0_txeq_preset[17]_i_1__1\,
      D => \n_0_txeq_preset[7]_i_1__0\,
      Q => \n_0_txeq_preset_reg[7]\,
      R => '0'
    );
\txeq_preset_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \n_0_txeq_preset[17]_i_1__1\,
      D => \n_0_txeq_preset[8]_i_1__0\,
      Q => \n_0_txeq_preset_reg[8]\,
      R => '0'
    );
\txeq_preset_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \n_0_txeq_preset[17]_i_1__1\,
      D => \n_0_txeq_preset[9]_i_1__0\,
      Q => \n_0_txeq_preset_reg[9]\,
      R => '0'
    );
\txeq_txcoeff[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => \n_0_txeq_preset_reg[0]\,
      I1 => \n_0_FSM_onehot_fsm_tx_reg[3]\,
      I2 => \n_0_txeq_txcoeff[0]_i_2__0\,
      O => \n_0_txeq_txcoeff[0]_i_1__0\
    );
\txeq_txcoeff[0]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0800FB000800"
    )
    port map (
      I0 => \^eq_txeq_deemph_out\(5),
      I1 => \n_0_txeq_txcoeff_cnt_reg[0]\,
      I2 => \n_0_txeq_txcoeff_cnt_reg[1]\,
      I3 => \n_0_FSM_onehot_fsm_tx_reg[4]\,
      I4 => \n_0_txeq_txcoeff_reg[6]\,
      I5 => \n_0_FSM_onehot_fsm_tx_reg[1]\,
      O => \n_0_txeq_txcoeff[0]_i_2__0\
    );
\txeq_txcoeff[10]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
    port map (
      I0 => \n_0_txeq_txcoeff[10]_i_2__0\,
      I1 => \n_0_FSM_onehot_fsm_tx_reg[3]\,
      I2 => \n_0_txeq_preset_reg[10]\,
      I3 => \n_0_FSM_onehot_fsm_tx_reg[1]\,
      I4 => \^eq_txeq_deemph_out\(13),
      O => \n_0_txeq_txcoeff[10]_i_1__0\
    );
\txeq_txcoeff[10]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAC00AC00AC00"
    )
    port map (
      I0 => \^eq_txeq_deemph_out\(14),
      I1 => \^eq_txeq_deemph_out\(13),
      I2 => \n_0_txeq_txcoeff[10]_i_3__0\,
      I3 => \n_0_FSM_onehot_fsm_tx_reg[4]\,
      I4 => \^eq_txeq_deemph_out\(7),
      I5 => \n_0_FSM_onehot_fsm_tx_reg[7]\,
      O => \n_0_txeq_txcoeff[10]_i_2__0\
    );
\txeq_txcoeff[10]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_txeq_txcoeff_cnt_reg[0]\,
      I1 => \n_0_txeq_txcoeff_cnt_reg[1]\,
      O => \n_0_txeq_txcoeff[10]_i_3__0\
    );
\txeq_txcoeff[11]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
    port map (
      I0 => \n_0_txeq_txcoeff[11]_i_2__0\,
      I1 => \n_0_FSM_onehot_fsm_tx_reg[3]\,
      I2 => \n_0_txeq_preset_reg[11]\,
      I3 => \n_0_FSM_onehot_fsm_tx_reg[1]\,
      I4 => \^eq_txeq_deemph_out\(14),
      O => \n_0_txeq_txcoeff[11]_i_1__0\
    );
\txeq_txcoeff[11]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAC00AC00AC00"
    )
    port map (
      I0 => \^eq_txeq_deemph_out\(15),
      I1 => \^eq_txeq_deemph_out\(14),
      I2 => \n_0_txeq_txcoeff[11]_i_3__0\,
      I3 => \n_0_FSM_onehot_fsm_tx_reg[4]\,
      I4 => \^eq_txeq_deemph_out\(8),
      I5 => \n_0_FSM_onehot_fsm_tx_reg[7]\,
      O => \n_0_txeq_txcoeff[11]_i_2__0\
    );
\txeq_txcoeff[11]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_txeq_txcoeff_cnt_reg[0]\,
      I1 => \n_0_txeq_txcoeff_cnt_reg[1]\,
      O => \n_0_txeq_txcoeff[11]_i_3__0\
    );
\txeq_txcoeff[12]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
    port map (
      I0 => \n_0_txeq_txcoeff[12]_i_2__0\,
      I1 => \n_0_FSM_onehot_fsm_tx_reg[3]\,
      I2 => \n_0_txeq_preset_reg[12]\,
      I3 => \n_0_FSM_onehot_fsm_tx_reg[1]\,
      I4 => \^eq_txeq_deemph_out\(15),
      O => \n_0_txeq_txcoeff[12]_i_1__0\
    );
\txeq_txcoeff[12]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAC00AC00AC00"
    )
    port map (
      I0 => txeq_deemph_reg2(0),
      I1 => \^eq_txeq_deemph_out\(15),
      I2 => \n_0_txeq_txcoeff[12]_i_3__0\,
      I3 => \n_0_FSM_onehot_fsm_tx_reg[4]\,
      I4 => \^eq_txeq_deemph_out\(9),
      I5 => \n_0_FSM_onehot_fsm_tx_reg[7]\,
      O => \n_0_txeq_txcoeff[12]_i_2__0\
    );
\txeq_txcoeff[12]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_txeq_txcoeff_cnt_reg[0]\,
      I1 => \n_0_txeq_txcoeff_cnt_reg[1]\,
      O => \n_0_txeq_txcoeff[12]_i_3__0\
    );
\txeq_txcoeff[13]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
    port map (
      I0 => \n_0_txeq_txcoeff[13]_i_2__0\,
      I1 => \n_0_FSM_onehot_fsm_tx_reg[3]\,
      I2 => \n_0_txeq_preset_reg[13]\,
      I3 => \n_0_FSM_onehot_fsm_tx_reg[1]\,
      I4 => txeq_deemph_reg2(0),
      O => \n_0_txeq_txcoeff[13]_i_1__0\
    );
\txeq_txcoeff[13]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAC00AC00AC00"
    )
    port map (
      I0 => txeq_deemph_reg2(1),
      I1 => txeq_deemph_reg2(0),
      I2 => \n_0_txeq_txcoeff[13]_i_3__0\,
      I3 => \n_0_FSM_onehot_fsm_tx_reg[4]\,
      I4 => \^eq_txeq_deemph_out\(10),
      I5 => \n_0_FSM_onehot_fsm_tx_reg[7]\,
      O => \n_0_txeq_txcoeff[13]_i_2__0\
    );
\txeq_txcoeff[13]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_txeq_txcoeff_cnt_reg[0]\,
      I1 => \n_0_txeq_txcoeff_cnt_reg[1]\,
      O => \n_0_txeq_txcoeff[13]_i_3__0\
    );
\txeq_txcoeff[14]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
    port map (
      I0 => \n_0_txeq_txcoeff[14]_i_2__0\,
      I1 => \n_0_FSM_onehot_fsm_tx_reg[3]\,
      I2 => \n_0_txeq_preset_reg[14]\,
      I3 => \n_0_FSM_onehot_fsm_tx_reg[1]\,
      I4 => txeq_deemph_reg2(1),
      O => \n_0_txeq_txcoeff[14]_i_1__0\
    );
\txeq_txcoeff[14]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAC00AC00AC00"
    )
    port map (
      I0 => txeq_deemph_reg2(2),
      I1 => txeq_deemph_reg2(1),
      I2 => \n_0_txeq_txcoeff[14]_i_3__0\,
      I3 => \n_0_FSM_onehot_fsm_tx_reg[4]\,
      I4 => \n_0_txeq_txcoeff_reg[13]\,
      I5 => \n_0_FSM_onehot_fsm_tx_reg[7]\,
      O => \n_0_txeq_txcoeff[14]_i_2__0\
    );
\txeq_txcoeff[14]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_txeq_txcoeff_cnt_reg[0]\,
      I1 => \n_0_txeq_txcoeff_cnt_reg[1]\,
      O => \n_0_txeq_txcoeff[14]_i_3__0\
    );
\txeq_txcoeff[15]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
    port map (
      I0 => \n_0_txeq_txcoeff[15]_i_2__0\,
      I1 => \n_0_FSM_onehot_fsm_tx_reg[3]\,
      I2 => \n_0_txeq_preset_reg[15]\,
      I3 => \n_0_FSM_onehot_fsm_tx_reg[1]\,
      I4 => txeq_deemph_reg2(2),
      O => \n_0_txeq_txcoeff[15]_i_1__0\
    );
\txeq_txcoeff[15]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAC00AC00AC00"
    )
    port map (
      I0 => txeq_deemph_reg2(3),
      I1 => txeq_deemph_reg2(2),
      I2 => \n_0_txeq_txcoeff[15]_i_3__0\,
      I3 => \n_0_FSM_onehot_fsm_tx_reg[4]\,
      I4 => \^eq_txeq_deemph_out\(11),
      I5 => \n_0_FSM_onehot_fsm_tx_reg[7]\,
      O => \n_0_txeq_txcoeff[15]_i_2__0\
    );
\txeq_txcoeff[15]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_txeq_txcoeff_cnt_reg[0]\,
      I1 => \n_0_txeq_txcoeff_cnt_reg[1]\,
      O => \n_0_txeq_txcoeff[15]_i_3__0\
    );
\txeq_txcoeff[16]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
    port map (
      I0 => \n_0_txeq_txcoeff[16]_i_2__0\,
      I1 => \n_0_FSM_onehot_fsm_tx_reg[3]\,
      I2 => \n_0_txeq_preset_reg[16]\,
      I3 => \n_0_FSM_onehot_fsm_tx_reg[1]\,
      I4 => txeq_deemph_reg2(3),
      O => \n_0_txeq_txcoeff[16]_i_1__0\
    );
\txeq_txcoeff[16]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAC00AC00AC00"
    )
    port map (
      I0 => txeq_deemph_reg2(4),
      I1 => txeq_deemph_reg2(3),
      I2 => \n_0_txeq_txcoeff[16]_i_3__0\,
      I3 => \n_0_FSM_onehot_fsm_tx_reg[4]\,
      I4 => \^eq_txeq_deemph_out\(12),
      I5 => \n_0_FSM_onehot_fsm_tx_reg[7]\,
      O => \n_0_txeq_txcoeff[16]_i_2__0\
    );
\txeq_txcoeff[16]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_txeq_txcoeff_cnt_reg[0]\,
      I1 => \n_0_txeq_txcoeff_cnt_reg[1]\,
      O => \n_0_txeq_txcoeff[16]_i_3__0\
    );
\txeq_txcoeff[17]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
    port map (
      I0 => \n_0_txeq_txcoeff[17]_i_2__0\,
      I1 => \n_0_FSM_onehot_fsm_tx_reg[3]\,
      I2 => \n_0_txeq_preset_reg[17]\,
      I3 => \n_0_FSM_onehot_fsm_tx_reg[1]\,
      I4 => txeq_deemph_reg2(4),
      O => \n_0_txeq_txcoeff[17]_i_1__0\
    );
\txeq_txcoeff[17]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAC00AC00AC00"
    )
    port map (
      I0 => txeq_deemph_reg2(5),
      I1 => txeq_deemph_reg2(4),
      I2 => \n_0_txeq_txcoeff[17]_i_3__0\,
      I3 => \n_0_FSM_onehot_fsm_tx_reg[4]\,
      I4 => \^eq_txeq_deemph_out\(13),
      I5 => \n_0_FSM_onehot_fsm_tx_reg[7]\,
      O => \n_0_txeq_txcoeff[17]_i_2__0\
    );
\txeq_txcoeff[17]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_txeq_txcoeff_cnt_reg[0]\,
      I1 => \n_0_txeq_txcoeff_cnt_reg[1]\,
      O => \n_0_txeq_txcoeff[17]_i_3__0\
    );
\txeq_txcoeff[18]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF01FFFFFFFF"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_tx_reg[1]\,
      I1 => \n_0_FSM_onehot_fsm_tx_reg[6]\,
      I2 => \n_0_FSM_onehot_fsm_tx_reg[5]\,
      I3 => \n_0_FSM_onehot_fsm_tx_reg[7]\,
      I4 => \n_0_txeq_txcoeff[18]_i_3__0\,
      I5 => \n_0_FSM_onehot_fsm_tx[1]_i_2__0\,
      O => \n_0_txeq_txcoeff[18]_i_1__0\
    );
\txeq_txcoeff[18]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF8A00"
    )
    port map (
      I0 => txeq_deemph_reg2(5),
      I1 => \n_0_txeq_txcoeff_cnt_reg[1]\,
      I2 => \n_0_txeq_txcoeff_cnt_reg[0]\,
      I3 => \n_0_FSM_onehot_fsm_tx_reg[4]\,
      I4 => \n_0_txeq_txcoeff[18]_i_4__0\,
      O => \n_0_txeq_txcoeff[18]_i_2__0\
    );
\txeq_txcoeff[18]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
    port map (
      I0 => txeq_control_reg2(0),
      I1 => txeq_control_reg2(1),
      I2 => \n_0_FSM_onehot_fsm_tx_reg[1]\,
      O => \n_0_txeq_txcoeff[18]_i_3__0\
    );
\txeq_txcoeff[18]_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => \^eq_txeq_deemph_out\(14),
      I1 => \n_0_FSM_onehot_fsm_tx_reg[7]\,
      I2 => txeq_deemph_reg2(5),
      I3 => \n_0_FSM_onehot_fsm_tx_reg[1]\,
      O => \n_0_txeq_txcoeff[18]_i_4__0\
    );
\txeq_txcoeff[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
    port map (
      I0 => \n_0_txeq_txcoeff[1]_i_2__0\,
      I1 => \n_0_FSM_onehot_fsm_tx_reg[3]\,
      I2 => \n_0_txeq_preset_reg[1]\,
      I3 => \n_0_FSM_onehot_fsm_tx_reg[1]\,
      I4 => \^eq_txeq_deemph_out\(5),
      O => \n_0_txeq_txcoeff[1]_i_1__0\
    );
\txeq_txcoeff[1]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAC00AC00AC00"
    )
    port map (
      I0 => \^eq_txeq_deemph_out\(6),
      I1 => \^eq_txeq_deemph_out\(5),
      I2 => \n_0_txeq_txcoeff[1]_i_3__0\,
      I3 => \n_0_FSM_onehot_fsm_tx_reg[4]\,
      I4 => \n_0_txeq_txcoeff_reg[0]\,
      I5 => \n_0_FSM_onehot_fsm_tx_reg[7]\,
      O => \n_0_txeq_txcoeff[1]_i_2__0\
    );
\txeq_txcoeff[1]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_txeq_txcoeff_cnt_reg[0]\,
      I1 => \n_0_txeq_txcoeff_cnt_reg[1]\,
      O => \n_0_txeq_txcoeff[1]_i_3__0\
    );
\txeq_txcoeff[2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
    port map (
      I0 => \n_0_txeq_txcoeff[2]_i_2__0\,
      I1 => \n_0_FSM_onehot_fsm_tx_reg[3]\,
      I2 => \n_0_txeq_preset_reg[2]\,
      I3 => \n_0_FSM_onehot_fsm_tx_reg[1]\,
      I4 => \^eq_txeq_deemph_out\(6),
      O => \n_0_txeq_txcoeff[2]_i_1__0\
    );
\txeq_txcoeff[2]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAC00AC00AC00"
    )
    port map (
      I0 => \^eq_txeq_deemph_out\(7),
      I1 => \^eq_txeq_deemph_out\(6),
      I2 => \n_0_txeq_txcoeff[2]_i_3__0\,
      I3 => \n_0_FSM_onehot_fsm_tx_reg[4]\,
      I4 => \^eq_txeq_deemph_out\(0),
      I5 => \n_0_FSM_onehot_fsm_tx_reg[7]\,
      O => \n_0_txeq_txcoeff[2]_i_2__0\
    );
\txeq_txcoeff[2]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_txeq_txcoeff_cnt_reg[0]\,
      I1 => \n_0_txeq_txcoeff_cnt_reg[1]\,
      O => \n_0_txeq_txcoeff[2]_i_3__0\
    );
\txeq_txcoeff[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
    port map (
      I0 => \n_0_txeq_txcoeff[3]_i_2__0\,
      I1 => \n_0_FSM_onehot_fsm_tx_reg[3]\,
      I2 => \n_0_txeq_preset_reg[3]\,
      I3 => \n_0_FSM_onehot_fsm_tx_reg[1]\,
      I4 => \^eq_txeq_deemph_out\(7),
      O => \n_0_txeq_txcoeff[3]_i_1__0\
    );
\txeq_txcoeff[3]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAC00AC00AC00"
    )
    port map (
      I0 => \^eq_txeq_deemph_out\(8),
      I1 => \^eq_txeq_deemph_out\(7),
      I2 => \n_0_txeq_txcoeff[3]_i_3__0\,
      I3 => \n_0_FSM_onehot_fsm_tx_reg[4]\,
      I4 => \^eq_txeq_deemph_out\(1),
      I5 => \n_0_FSM_onehot_fsm_tx_reg[7]\,
      O => \n_0_txeq_txcoeff[3]_i_2__0\
    );
\txeq_txcoeff[3]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_txeq_txcoeff_cnt_reg[0]\,
      I1 => \n_0_txeq_txcoeff_cnt_reg[1]\,
      O => \n_0_txeq_txcoeff[3]_i_3__0\
    );
\txeq_txcoeff[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
    port map (
      I0 => \n_0_txeq_txcoeff[4]_i_2__0\,
      I1 => \n_0_FSM_onehot_fsm_tx_reg[3]\,
      I2 => \n_0_txeq_preset_reg[4]\,
      I3 => \n_0_FSM_onehot_fsm_tx_reg[1]\,
      I4 => \^eq_txeq_deemph_out\(8),
      O => \n_0_txeq_txcoeff[4]_i_1__0\
    );
\txeq_txcoeff[4]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAC00AC00AC00"
    )
    port map (
      I0 => \^eq_txeq_deemph_out\(9),
      I1 => \^eq_txeq_deemph_out\(8),
      I2 => \n_0_txeq_txcoeff[4]_i_3__0\,
      I3 => \n_0_FSM_onehot_fsm_tx_reg[4]\,
      I4 => \^eq_txeq_deemph_out\(2),
      I5 => \n_0_FSM_onehot_fsm_tx_reg[7]\,
      O => \n_0_txeq_txcoeff[4]_i_2__0\
    );
\txeq_txcoeff[4]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_txeq_txcoeff_cnt_reg[0]\,
      I1 => \n_0_txeq_txcoeff_cnt_reg[1]\,
      O => \n_0_txeq_txcoeff[4]_i_3__0\
    );
\txeq_txcoeff[5]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
    port map (
      I0 => \n_0_txeq_txcoeff[5]_i_2__0\,
      I1 => \n_0_FSM_onehot_fsm_tx_reg[3]\,
      I2 => \n_0_txeq_preset_reg[5]\,
      I3 => \n_0_FSM_onehot_fsm_tx_reg[1]\,
      I4 => \^eq_txeq_deemph_out\(9),
      O => \n_0_txeq_txcoeff[5]_i_1__0\
    );
\txeq_txcoeff[5]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAC00AC00AC00"
    )
    port map (
      I0 => \^eq_txeq_deemph_out\(10),
      I1 => \^eq_txeq_deemph_out\(9),
      I2 => \n_0_txeq_txcoeff[5]_i_3__0\,
      I3 => \n_0_FSM_onehot_fsm_tx_reg[4]\,
      I4 => \^eq_txeq_deemph_out\(3),
      I5 => \n_0_FSM_onehot_fsm_tx_reg[7]\,
      O => \n_0_txeq_txcoeff[5]_i_2__0\
    );
\txeq_txcoeff[5]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_txeq_txcoeff_cnt_reg[0]\,
      I1 => \n_0_txeq_txcoeff_cnt_reg[1]\,
      O => \n_0_txeq_txcoeff[5]_i_3__0\
    );
\txeq_txcoeff[6]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
    port map (
      I0 => \n_0_txeq_txcoeff[6]_i_2__0\,
      I1 => \n_0_FSM_onehot_fsm_tx_reg[3]\,
      I2 => \n_0_txeq_preset_reg[6]\,
      I3 => \n_0_FSM_onehot_fsm_tx_reg[1]\,
      I4 => \^eq_txeq_deemph_out\(10),
      O => \n_0_txeq_txcoeff[6]_i_1__0\
    );
\txeq_txcoeff[6]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAC00AC00AC00"
    )
    port map (
      I0 => \n_0_txeq_txcoeff_reg[13]\,
      I1 => \^eq_txeq_deemph_out\(10),
      I2 => \n_0_txeq_txcoeff[6]_i_3__0\,
      I3 => \n_0_FSM_onehot_fsm_tx_reg[4]\,
      I4 => \^eq_txeq_deemph_out\(4),
      I5 => \n_0_FSM_onehot_fsm_tx_reg[7]\,
      O => \n_0_txeq_txcoeff[6]_i_2__0\
    );
\txeq_txcoeff[6]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_txeq_txcoeff_cnt_reg[0]\,
      I1 => \n_0_txeq_txcoeff_cnt_reg[1]\,
      O => \n_0_txeq_txcoeff[6]_i_3__0\
    );
\txeq_txcoeff[7]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
    port map (
      I0 => \n_0_txeq_txcoeff[7]_i_2__0\,
      I1 => \n_0_FSM_onehot_fsm_tx_reg[3]\,
      I2 => \n_0_txeq_preset_reg[7]\,
      I3 => \n_0_FSM_onehot_fsm_tx_reg[1]\,
      I4 => \n_0_txeq_txcoeff_reg[13]\,
      O => \n_0_txeq_txcoeff[7]_i_1__0\
    );
\txeq_txcoeff[7]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAC00AC00AC00"
    )
    port map (
      I0 => \^eq_txeq_deemph_out\(11),
      I1 => \n_0_txeq_txcoeff_reg[13]\,
      I2 => \n_0_txeq_txcoeff[7]_i_3__0\,
      I3 => \n_0_FSM_onehot_fsm_tx_reg[4]\,
      I4 => \n_0_txeq_txcoeff_reg[6]\,
      I5 => \n_0_FSM_onehot_fsm_tx_reg[7]\,
      O => \n_0_txeq_txcoeff[7]_i_2__0\
    );
\txeq_txcoeff[7]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_txeq_txcoeff_cnt_reg[0]\,
      I1 => \n_0_txeq_txcoeff_cnt_reg[1]\,
      O => \n_0_txeq_txcoeff[7]_i_3__0\
    );
\txeq_txcoeff[8]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
    port map (
      I0 => \n_0_txeq_txcoeff[8]_i_2__0\,
      I1 => \n_0_FSM_onehot_fsm_tx_reg[3]\,
      I2 => \n_0_txeq_preset_reg[8]\,
      I3 => \n_0_FSM_onehot_fsm_tx_reg[1]\,
      I4 => \^eq_txeq_deemph_out\(11),
      O => \n_0_txeq_txcoeff[8]_i_1__0\
    );
\txeq_txcoeff[8]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAC00AC00AC00"
    )
    port map (
      I0 => \^eq_txeq_deemph_out\(12),
      I1 => \^eq_txeq_deemph_out\(11),
      I2 => \n_0_txeq_txcoeff[8]_i_3__0\,
      I3 => \n_0_FSM_onehot_fsm_tx_reg[4]\,
      I4 => \^eq_txeq_deemph_out\(5),
      I5 => \n_0_FSM_onehot_fsm_tx_reg[7]\,
      O => \n_0_txeq_txcoeff[8]_i_2__0\
    );
\txeq_txcoeff[8]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_txeq_txcoeff_cnt_reg[0]\,
      I1 => \n_0_txeq_txcoeff_cnt_reg[1]\,
      O => \n_0_txeq_txcoeff[8]_i_3__0\
    );
\txeq_txcoeff[9]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
    port map (
      I0 => \n_0_txeq_txcoeff[9]_i_2__0\,
      I1 => \n_0_FSM_onehot_fsm_tx_reg[3]\,
      I2 => \n_0_txeq_preset_reg[9]\,
      I3 => \n_0_FSM_onehot_fsm_tx_reg[1]\,
      I4 => \^eq_txeq_deemph_out\(12),
      O => \n_0_txeq_txcoeff[9]_i_1__0\
    );
\txeq_txcoeff[9]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAC00AC00AC00"
    )
    port map (
      I0 => \^eq_txeq_deemph_out\(13),
      I1 => \^eq_txeq_deemph_out\(12),
      I2 => \n_0_txeq_txcoeff[9]_i_3__0\,
      I3 => \n_0_FSM_onehot_fsm_tx_reg[4]\,
      I4 => \^eq_txeq_deemph_out\(6),
      I5 => \n_0_FSM_onehot_fsm_tx_reg[7]\,
      O => \n_0_txeq_txcoeff[9]_i_2__0\
    );
\txeq_txcoeff[9]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_txeq_txcoeff_cnt_reg[0]\,
      I1 => \n_0_txeq_txcoeff_cnt_reg[1]\,
      O => \n_0_txeq_txcoeff[9]_i_3__0\
    );
\txeq_txcoeff_cnt[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4444F444"
    )
    port map (
      I0 => \n_0_txeq_txcoeff_cnt_reg[0]\,
      I1 => \n_0_FSM_onehot_fsm_tx_reg[4]\,
      I2 => \n_0_FSM_onehot_fsm_tx_reg[1]\,
      I3 => txeq_control_reg2(1),
      I4 => txeq_control_reg2(0),
      O => txeq_txcoeff_cnt(0)
    );
\txeq_txcoeff_cnt[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_tx_reg[4]\,
      I1 => \n_0_txeq_txcoeff_cnt_reg[1]\,
      I2 => \n_0_txeq_txcoeff_cnt_reg[0]\,
      O => txeq_txcoeff_cnt(1)
    );
\txeq_txcoeff_cnt_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => '1',
      D => txeq_txcoeff_cnt(0),
      Q => \n_0_txeq_txcoeff_cnt_reg[0]\,
      R => \p_0_in__0\
    );
\txeq_txcoeff_cnt_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => '1',
      D => txeq_txcoeff_cnt(1),
      Q => \n_0_txeq_txcoeff_cnt_reg[1]\,
      R => \p_0_in__0\
    );
\txeq_txcoeff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \n_0_txeq_txcoeff[18]_i_1__0\,
      D => \n_0_txeq_txcoeff[0]_i_1__0\,
      Q => \n_0_txeq_txcoeff_reg[0]\,
      R => \p_0_in__0\
    );
\txeq_txcoeff_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \n_0_txeq_txcoeff[18]_i_1__0\,
      D => \n_0_txeq_txcoeff[10]_i_1__0\,
      Q => \^eq_txeq_deemph_out\(8),
      R => \p_0_in__0\
    );
\txeq_txcoeff_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \n_0_txeq_txcoeff[18]_i_1__0\,
      D => \n_0_txeq_txcoeff[11]_i_1__0\,
      Q => \^eq_txeq_deemph_out\(9),
      R => \p_0_in__0\
    );
\txeq_txcoeff_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \n_0_txeq_txcoeff[18]_i_1__0\,
      D => \n_0_txeq_txcoeff[12]_i_1__0\,
      Q => \^eq_txeq_deemph_out\(10),
      R => \p_0_in__0\
    );
\txeq_txcoeff_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \n_0_txeq_txcoeff[18]_i_1__0\,
      D => \n_0_txeq_txcoeff[13]_i_1__0\,
      Q => \n_0_txeq_txcoeff_reg[13]\,
      R => \p_0_in__0\
    );
\txeq_txcoeff_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \n_0_txeq_txcoeff[18]_i_1__0\,
      D => \n_0_txeq_txcoeff[14]_i_1__0\,
      Q => \^eq_txeq_deemph_out\(11),
      R => \p_0_in__0\
    );
\txeq_txcoeff_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \n_0_txeq_txcoeff[18]_i_1__0\,
      D => \n_0_txeq_txcoeff[15]_i_1__0\,
      Q => \^eq_txeq_deemph_out\(12),
      R => \p_0_in__0\
    );
\txeq_txcoeff_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \n_0_txeq_txcoeff[18]_i_1__0\,
      D => \n_0_txeq_txcoeff[16]_i_1__0\,
      Q => \^eq_txeq_deemph_out\(13),
      R => \p_0_in__0\
    );
\txeq_txcoeff_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \n_0_txeq_txcoeff[18]_i_1__0\,
      D => \n_0_txeq_txcoeff[17]_i_1__0\,
      Q => \^eq_txeq_deemph_out\(14),
      R => \p_0_in__0\
    );
\txeq_txcoeff_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \n_0_txeq_txcoeff[18]_i_1__0\,
      D => \n_0_txeq_txcoeff[18]_i_2__0\,
      Q => \^eq_txeq_deemph_out\(15),
      R => \p_0_in__0\
    );
\txeq_txcoeff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \n_0_txeq_txcoeff[18]_i_1__0\,
      D => \n_0_txeq_txcoeff[1]_i_1__0\,
      Q => \^eq_txeq_deemph_out\(0),
      R => \p_0_in__0\
    );
\txeq_txcoeff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \n_0_txeq_txcoeff[18]_i_1__0\,
      D => \n_0_txeq_txcoeff[2]_i_1__0\,
      Q => \^eq_txeq_deemph_out\(1),
      R => \p_0_in__0\
    );
\txeq_txcoeff_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \n_0_txeq_txcoeff[18]_i_1__0\,
      D => \n_0_txeq_txcoeff[3]_i_1__0\,
      Q => \^eq_txeq_deemph_out\(2),
      R => \p_0_in__0\
    );
\txeq_txcoeff_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \n_0_txeq_txcoeff[18]_i_1__0\,
      D => \n_0_txeq_txcoeff[4]_i_1__0\,
      Q => \^eq_txeq_deemph_out\(3),
      R => \p_0_in__0\
    );
\txeq_txcoeff_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \n_0_txeq_txcoeff[18]_i_1__0\,
      D => \n_0_txeq_txcoeff[5]_i_1__0\,
      Q => \^eq_txeq_deemph_out\(4),
      R => \p_0_in__0\
    );
\txeq_txcoeff_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \n_0_txeq_txcoeff[18]_i_1__0\,
      D => \n_0_txeq_txcoeff[6]_i_1__0\,
      Q => \n_0_txeq_txcoeff_reg[6]\,
      R => \p_0_in__0\
    );
\txeq_txcoeff_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \n_0_txeq_txcoeff[18]_i_1__0\,
      D => \n_0_txeq_txcoeff[7]_i_1__0\,
      Q => \^eq_txeq_deemph_out\(5),
      R => \p_0_in__0\
    );
\txeq_txcoeff_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \n_0_txeq_txcoeff[18]_i_1__0\,
      D => \n_0_txeq_txcoeff[8]_i_1__0\,
      Q => \^eq_txeq_deemph_out\(6),
      R => \p_0_in__0\
    );
\txeq_txcoeff_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \n_0_txeq_txcoeff[18]_i_1__0\,
      D => \n_0_txeq_txcoeff[9]_i_1__0\,
      Q => \^eq_txeq_deemph_out\(7),
      R => \p_0_in__0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_7x_0_pcie3_7x_0_pipe_eq_8 is
  port (
    EQ_TXEQ_DEEMPH_OUT : out STD_LOGIC_VECTOR ( 15 downto 0 );
    PIPE_TXEQ_DONE : out STD_LOGIC_VECTOR ( 0 to 0 );
    PIPE_RXEQ_DONE : out STD_LOGIC_VECTOR ( 0 to 0 );
    TXPRECURSOR : out STD_LOGIC_VECTOR ( 4 downto 0 );
    TXMAINCURSOR : out STD_LOGIC_VECTOR ( 6 downto 0 );
    TXPOSTCURSOR : out STD_LOGIC_VECTOR ( 4 downto 0 );
    PIPERX2EQLPNEWTXCOEFFORPRESET : out STD_LOGIC_VECTOR ( 17 downto 0 );
    pipe_rx2_eq_lffs_sel : out STD_LOGIC;
    O22 : out STD_LOGIC;
    I1 : in STD_LOGIC;
    \p_0_in__0\ : in STD_LOGIC;
    I2 : in STD_LOGIC;
    PIPE_TXEQ_CONTROL : in STD_LOGIC_VECTOR ( 1 downto 0 );
    PIPE_TXEQ_DEEMPH : in STD_LOGIC_VECTOR ( 5 downto 0 );
    PIPE_TXEQ_PRESET : in STD_LOGIC_VECTOR ( 3 downto 0 );
    p_98_out : in STD_LOGIC;
    PIPE_RXEQ_PRESET : in STD_LOGIC_VECTOR ( 2 downto 0 );
    PIPE_RXEQ_CONTROL : in STD_LOGIC_VECTOR ( 1 downto 0 );
    PIPE_RXEQ_TXPRESET : in STD_LOGIC_VECTOR ( 3 downto 0 );
    PIPE_RXEQ_LFFS : in STD_LOGIC_VECTOR ( 5 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_7x_0_pcie3_7x_0_pipe_eq_8 : entity is "pcie3_7x_0_pipe_eq";
end pcie3_7x_0_pcie3_7x_0_pipe_eq_8;

architecture STRUCTURE of pcie3_7x_0_pcie3_7x_0_pipe_eq_8 is
  signal \^eq_txeq_deemph_out\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^o22\ : STD_LOGIC;
  signal gen3_reg1 : STD_LOGIC;
  signal gen3_reg2 : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm_tx[1]_i_1__1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm_tx[1]_i_2__1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm_tx[3]_i_1__1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm_tx[4]_i_1__1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm_tx[4]_i_2__1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm_tx[5]_i_1__1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm_tx[6]_i_1__1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm_tx[6]_i_2__1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm_tx[6]_i_3__1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm_tx[7]_i_1__1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm_tx_reg[0]\ : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \n_0_FSM_onehot_fsm_tx_reg[0]\ : signal is "yes";
  signal \n_0_FSM_onehot_fsm_tx_reg[1]\ : STD_LOGIC;
  attribute RTL_KEEP of \n_0_FSM_onehot_fsm_tx_reg[1]\ : signal is "yes";
  signal \n_0_FSM_onehot_fsm_tx_reg[2]\ : STD_LOGIC;
  attribute RTL_KEEP of \n_0_FSM_onehot_fsm_tx_reg[2]\ : signal is "yes";
  signal \n_0_FSM_onehot_fsm_tx_reg[3]\ : STD_LOGIC;
  attribute RTL_KEEP of \n_0_FSM_onehot_fsm_tx_reg[3]\ : signal is "yes";
  signal \n_0_FSM_onehot_fsm_tx_reg[4]\ : STD_LOGIC;
  attribute RTL_KEEP of \n_0_FSM_onehot_fsm_tx_reg[4]\ : signal is "yes";
  signal \n_0_FSM_onehot_fsm_tx_reg[5]\ : STD_LOGIC;
  attribute RTL_KEEP of \n_0_FSM_onehot_fsm_tx_reg[5]\ : signal is "yes";
  signal \n_0_FSM_onehot_fsm_tx_reg[6]\ : STD_LOGIC;
  attribute RTL_KEEP of \n_0_FSM_onehot_fsm_tx_reg[6]\ : signal is "yes";
  signal \n_0_FSM_onehot_fsm_tx_reg[7]\ : STD_LOGIC;
  attribute RTL_KEEP of \n_0_FSM_onehot_fsm_tx_reg[7]\ : signal is "yes";
  signal \n_0_FSM_sequential_fsm_rx[0]_i_1__1\ : STD_LOGIC;
  signal \n_0_FSM_sequential_fsm_rx[0]_i_2__1\ : STD_LOGIC;
  signal \n_0_FSM_sequential_fsm_rx[1]_i_3__1\ : STD_LOGIC;
  signal \n_0_FSM_sequential_fsm_rx_reg[0]\ : STD_LOGIC;
  attribute RTL_KEEP of \n_0_FSM_sequential_fsm_rx_reg[0]\ : signal is "yes";
  signal \n_0_FSM_sequential_fsm_rx_reg[1]\ : STD_LOGIC;
  attribute RTL_KEEP of \n_0_FSM_sequential_fsm_rx_reg[1]\ : signal is "yes";
  signal \n_0_FSM_sequential_fsm_rx_reg[2]\ : STD_LOGIC;
  attribute RTL_KEEP of \n_0_FSM_sequential_fsm_rx_reg[2]\ : signal is "yes";
  signal n_0_rxeq_adapt_done_reg_reg : STD_LOGIC;
  signal \n_0_rxeq_cnt_reg[0]\ : STD_LOGIC;
  signal \n_0_rxeq_cnt_reg[1]\ : STD_LOGIC;
  signal \n_0_rxeq_cnt_reg[2]\ : STD_LOGIC;
  signal \n_0_rxeq_fs[5]_i_1__1\ : STD_LOGIC;
  signal \n_0_rxeq_lf[5]_i_1__1\ : STD_LOGIC;
  signal n_0_rxeq_lffs_sel_reg : STD_LOGIC;
  signal n_0_rxeq_new_txcoeff_req_reg : STD_LOGIC;
  signal \n_0_rxeq_preset[0]_i_1__1\ : STD_LOGIC;
  signal \n_0_rxeq_preset[1]_i_1__1\ : STD_LOGIC;
  signal \n_0_rxeq_preset[2]_i_1__1\ : STD_LOGIC;
  signal \n_0_rxeq_preset[2]_i_2__1\ : STD_LOGIC;
  signal n_0_rxeq_preset_valid_reg : STD_LOGIC;
  signal n_0_rxeq_scan_i : STD_LOGIC;
  signal \n_0_rxeq_txcoeff_reg[10]\ : STD_LOGIC;
  signal \n_0_rxeq_txcoeff_reg[11]\ : STD_LOGIC;
  signal \n_0_rxeq_txcoeff_reg[12]\ : STD_LOGIC;
  signal \n_0_rxeq_txcoeff_reg[13]\ : STD_LOGIC;
  signal \n_0_rxeq_txcoeff_reg[14]\ : STD_LOGIC;
  signal \n_0_rxeq_txcoeff_reg[15]\ : STD_LOGIC;
  signal \n_0_rxeq_txcoeff_reg[16]\ : STD_LOGIC;
  signal \n_0_rxeq_txcoeff_reg[17]\ : STD_LOGIC;
  signal \n_0_rxeq_txcoeff_reg[6]\ : STD_LOGIC;
  signal \n_0_rxeq_txcoeff_reg[7]\ : STD_LOGIC;
  signal \n_0_rxeq_txcoeff_reg[8]\ : STD_LOGIC;
  signal \n_0_rxeq_txcoeff_reg[9]\ : STD_LOGIC;
  signal \n_0_rxeq_txpreset[3]_i_1__1\ : STD_LOGIC;
  signal \n_0_txeq_preset[0]_i_1__1\ : STD_LOGIC;
  signal \n_0_txeq_preset[10]_i_1__1\ : STD_LOGIC;
  signal \n_0_txeq_preset[11]_i_1__1\ : STD_LOGIC;
  signal \n_0_txeq_preset[12]_i_1__1\ : STD_LOGIC;
  signal \n_0_txeq_preset[13]_i_1__1\ : STD_LOGIC;
  signal \n_0_txeq_preset[14]_i_1__1\ : STD_LOGIC;
  signal \n_0_txeq_preset[15]_i_1__1\ : STD_LOGIC;
  signal \n_0_txeq_preset[16]_i_1__1\ : STD_LOGIC;
  signal \n_0_txeq_preset[17]_i_1__0\ : STD_LOGIC;
  signal \n_0_txeq_preset[17]_i_2__1\ : STD_LOGIC;
  signal \n_0_txeq_preset[1]_i_1__1\ : STD_LOGIC;
  signal \n_0_txeq_preset[2]_i_1__1\ : STD_LOGIC;
  signal \n_0_txeq_preset[3]_i_1__1\ : STD_LOGIC;
  signal \n_0_txeq_preset[7]_i_1__1\ : STD_LOGIC;
  signal \n_0_txeq_preset[8]_i_1__1\ : STD_LOGIC;
  signal \n_0_txeq_preset[9]_i_1__1\ : STD_LOGIC;
  signal \n_0_txeq_preset_reg[0]\ : STD_LOGIC;
  signal \n_0_txeq_preset_reg[10]\ : STD_LOGIC;
  signal \n_0_txeq_preset_reg[11]\ : STD_LOGIC;
  signal \n_0_txeq_preset_reg[12]\ : STD_LOGIC;
  signal \n_0_txeq_preset_reg[13]\ : STD_LOGIC;
  signal \n_0_txeq_preset_reg[14]\ : STD_LOGIC;
  signal \n_0_txeq_preset_reg[15]\ : STD_LOGIC;
  signal \n_0_txeq_preset_reg[16]\ : STD_LOGIC;
  signal \n_0_txeq_preset_reg[17]\ : STD_LOGIC;
  signal \n_0_txeq_preset_reg[1]\ : STD_LOGIC;
  signal \n_0_txeq_preset_reg[2]\ : STD_LOGIC;
  signal \n_0_txeq_preset_reg[3]\ : STD_LOGIC;
  signal \n_0_txeq_preset_reg[4]\ : STD_LOGIC;
  signal \n_0_txeq_preset_reg[5]\ : STD_LOGIC;
  signal \n_0_txeq_preset_reg[6]\ : STD_LOGIC;
  signal \n_0_txeq_preset_reg[7]\ : STD_LOGIC;
  signal \n_0_txeq_preset_reg[8]\ : STD_LOGIC;
  signal \n_0_txeq_preset_reg[9]\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[0]_i_1__1\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[0]_i_2__1\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[10]_i_1__1\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[10]_i_2__1\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[10]_i_3__1\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[11]_i_1__1\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[11]_i_2__1\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[11]_i_3__1\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[12]_i_1__1\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[12]_i_2__1\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[12]_i_3__1\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[13]_i_1__1\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[13]_i_2__1\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[13]_i_3__1\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[14]_i_1__1\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[14]_i_2__1\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[14]_i_3__1\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[15]_i_1__1\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[15]_i_2__1\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[15]_i_3__1\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[16]_i_1__1\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[16]_i_2__1\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[16]_i_3__1\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[17]_i_1__1\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[17]_i_2__1\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[17]_i_3__1\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[18]_i_1__1\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[18]_i_2__1\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[18]_i_3__1\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[18]_i_4__1\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[1]_i_1__1\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[1]_i_2__1\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[1]_i_3__1\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[2]_i_1__1\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[2]_i_2__1\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[2]_i_3__1\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[3]_i_1__1\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[3]_i_2__1\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[3]_i_3__1\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[4]_i_1__1\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[4]_i_2__1\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[4]_i_3__1\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[5]_i_1__1\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[5]_i_2__1\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[5]_i_3__1\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[6]_i_1__1\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[6]_i_2__1\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[6]_i_3__1\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[7]_i_1__1\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[7]_i_2__1\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[7]_i_3__1\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[8]_i_1__1\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[8]_i_2__1\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[8]_i_3__1\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[9]_i_1__1\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[9]_i_2__1\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[9]_i_3__1\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff_cnt_reg[0]\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff_cnt_reg[1]\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff_reg[0]\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff_reg[13]\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff_reg[6]\ : STD_LOGIC;
  signal n_1_rxeq_scan_i : STD_LOGIC;
  signal n_23_rxeq_scan_i : STD_LOGIC;
  signal n_24_rxeq_scan_i : STD_LOGIC;
  signal n_25_rxeq_scan_i : STD_LOGIC;
  signal n_3_rxeq_scan_i : STD_LOGIC;
  signal rxeq_cnt : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal rxeq_control_reg1 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal rxeq_control_reg2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal rxeq_done : STD_LOGIC;
  signal rxeq_fs : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \rxeq_fs__0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal rxeq_lf : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \rxeq_lf__0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal rxeq_lffs_reg1 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal rxeq_lffs_reg2 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal rxeq_new_txcoeff : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \rxeq_new_txcoeff__0\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal rxeq_new_txcoeff_req : STD_LOGIC;
  signal \rxeq_preset__0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal rxeq_preset_reg1 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal rxeq_preset_reg2 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal rxeq_preset_valid : STD_LOGIC;
  signal rxeq_txcoeff : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \rxeq_txcoeff__0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal rxeq_txpreset : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \rxeq_txpreset__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rxeq_txpreset_reg1 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rxeq_txpreset_reg2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rxeq_user_en_reg1 : STD_LOGIC;
  signal rxeq_user_en_reg2 : STD_LOGIC;
  signal rxeq_user_mode_reg1 : STD_LOGIC;
  signal rxeq_user_mode_reg2 : STD_LOGIC;
  signal rxeq_user_txcoeff_reg1 : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal rxeq_user_txcoeff_reg2 : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal txeq_control_reg1 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal txeq_control_reg2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal txeq_deemph_reg1 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal txeq_deemph_reg2 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal txeq_preset_done : STD_LOGIC;
  signal txeq_preset_reg1 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal txeq_preset_reg2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal txeq_txcoeff_cnt : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute KEEP : string;
  attribute KEEP of \FSM_onehot_fsm_tx_reg[0]\ : label is "yes";
  attribute KEEP of \FSM_onehot_fsm_tx_reg[1]\ : label is "yes";
  attribute KEEP of \FSM_onehot_fsm_tx_reg[2]\ : label is "yes";
  attribute KEEP of \FSM_onehot_fsm_tx_reg[3]\ : label is "yes";
  attribute KEEP of \FSM_onehot_fsm_tx_reg[4]\ : label is "yes";
  attribute KEEP of \FSM_onehot_fsm_tx_reg[5]\ : label is "yes";
  attribute KEEP of \FSM_onehot_fsm_tx_reg[6]\ : label is "yes";
  attribute KEEP of \FSM_onehot_fsm_tx_reg[7]\ : label is "yes";
  attribute KEEP of \FSM_sequential_fsm_rx_reg[0]\ : label is "yes";
  attribute KEEP of \FSM_sequential_fsm_rx_reg[1]\ : label is "yes";
  attribute KEEP of \FSM_sequential_fsm_rx_reg[2]\ : label is "yes";
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of gen3_reg1_reg : label is std.standard.true;
  attribute KEEP of gen3_reg1_reg : label is "yes";
  attribute ASYNC_REG of gen3_reg2_reg : label is std.standard.true;
  attribute KEEP of gen3_reg2_reg : label is "yes";
  attribute ASYNC_REG of \rxeq_control_reg1_reg[0]\ : label is std.standard.true;
  attribute KEEP of \rxeq_control_reg1_reg[0]\ : label is "yes";
  attribute ASYNC_REG of \rxeq_control_reg1_reg[1]\ : label is std.standard.true;
  attribute KEEP of \rxeq_control_reg1_reg[1]\ : label is "yes";
  attribute ASYNC_REG of \rxeq_control_reg2_reg[0]\ : label is std.standard.true;
  attribute KEEP of \rxeq_control_reg2_reg[0]\ : label is "yes";
  attribute ASYNC_REG of \rxeq_control_reg2_reg[1]\ : label is std.standard.true;
  attribute KEEP of \rxeq_control_reg2_reg[1]\ : label is "yes";
  attribute ASYNC_REG of \rxeq_lffs_reg1_reg[0]\ : label is std.standard.true;
  attribute KEEP of \rxeq_lffs_reg1_reg[0]\ : label is "yes";
  attribute ASYNC_REG of \rxeq_lffs_reg1_reg[1]\ : label is std.standard.true;
  attribute KEEP of \rxeq_lffs_reg1_reg[1]\ : label is "yes";
  attribute ASYNC_REG of \rxeq_lffs_reg1_reg[2]\ : label is std.standard.true;
  attribute KEEP of \rxeq_lffs_reg1_reg[2]\ : label is "yes";
  attribute ASYNC_REG of \rxeq_lffs_reg1_reg[3]\ : label is std.standard.true;
  attribute KEEP of \rxeq_lffs_reg1_reg[3]\ : label is "yes";
  attribute ASYNC_REG of \rxeq_lffs_reg1_reg[4]\ : label is std.standard.true;
  attribute KEEP of \rxeq_lffs_reg1_reg[4]\ : label is "yes";
  attribute ASYNC_REG of \rxeq_lffs_reg1_reg[5]\ : label is std.standard.true;
  attribute KEEP of \rxeq_lffs_reg1_reg[5]\ : label is "yes";
  attribute ASYNC_REG of \rxeq_lffs_reg2_reg[0]\ : label is std.standard.true;
  attribute KEEP of \rxeq_lffs_reg2_reg[0]\ : label is "yes";
  attribute ASYNC_REG of \rxeq_lffs_reg2_reg[1]\ : label is std.standard.true;
  attribute KEEP of \rxeq_lffs_reg2_reg[1]\ : label is "yes";
  attribute ASYNC_REG of \rxeq_lffs_reg2_reg[2]\ : label is std.standard.true;
  attribute KEEP of \rxeq_lffs_reg2_reg[2]\ : label is "yes";
  attribute ASYNC_REG of \rxeq_lffs_reg2_reg[3]\ : label is std.standard.true;
  attribute KEEP of \rxeq_lffs_reg2_reg[3]\ : label is "yes";
  attribute ASYNC_REG of \rxeq_lffs_reg2_reg[4]\ : label is std.standard.true;
  attribute KEEP of \rxeq_lffs_reg2_reg[4]\ : label is "yes";
  attribute ASYNC_REG of \rxeq_lffs_reg2_reg[5]\ : label is std.standard.true;
  attribute KEEP of \rxeq_lffs_reg2_reg[5]\ : label is "yes";
  attribute ASYNC_REG of \rxeq_preset_reg1_reg[0]\ : label is std.standard.true;
  attribute KEEP of \rxeq_preset_reg1_reg[0]\ : label is "yes";
  attribute ASYNC_REG of \rxeq_preset_reg1_reg[1]\ : label is std.standard.true;
  attribute KEEP of \rxeq_preset_reg1_reg[1]\ : label is "yes";
  attribute ASYNC_REG of \rxeq_preset_reg1_reg[2]\ : label is std.standard.true;
  attribute KEEP of \rxeq_preset_reg1_reg[2]\ : label is "yes";
  attribute ASYNC_REG of \rxeq_preset_reg2_reg[0]\ : label is std.standard.true;
  attribute KEEP of \rxeq_preset_reg2_reg[0]\ : label is "yes";
  attribute ASYNC_REG of \rxeq_preset_reg2_reg[1]\ : label is std.standard.true;
  attribute KEEP of \rxeq_preset_reg2_reg[1]\ : label is "yes";
  attribute ASYNC_REG of \rxeq_preset_reg2_reg[2]\ : label is std.standard.true;
  attribute KEEP of \rxeq_preset_reg2_reg[2]\ : label is "yes";
  attribute ASYNC_REG of \rxeq_txpreset_reg1_reg[0]\ : label is std.standard.true;
  attribute KEEP of \rxeq_txpreset_reg1_reg[0]\ : label is "yes";
  attribute ASYNC_REG of \rxeq_txpreset_reg1_reg[1]\ : label is std.standard.true;
  attribute KEEP of \rxeq_txpreset_reg1_reg[1]\ : label is "yes";
  attribute ASYNC_REG of \rxeq_txpreset_reg1_reg[2]\ : label is std.standard.true;
  attribute KEEP of \rxeq_txpreset_reg1_reg[2]\ : label is "yes";
  attribute ASYNC_REG of \rxeq_txpreset_reg1_reg[3]\ : label is std.standard.true;
  attribute KEEP of \rxeq_txpreset_reg1_reg[3]\ : label is "yes";
  attribute ASYNC_REG of \rxeq_txpreset_reg2_reg[0]\ : label is std.standard.true;
  attribute KEEP of \rxeq_txpreset_reg2_reg[0]\ : label is "yes";
  attribute ASYNC_REG of \rxeq_txpreset_reg2_reg[1]\ : label is std.standard.true;
  attribute KEEP of \rxeq_txpreset_reg2_reg[1]\ : label is "yes";
  attribute ASYNC_REG of \rxeq_txpreset_reg2_reg[2]\ : label is std.standard.true;
  attribute KEEP of \rxeq_txpreset_reg2_reg[2]\ : label is "yes";
  attribute ASYNC_REG of \rxeq_txpreset_reg2_reg[3]\ : label is std.standard.true;
  attribute KEEP of \rxeq_txpreset_reg2_reg[3]\ : label is "yes";
  attribute ASYNC_REG of rxeq_user_en_reg1_reg : label is std.standard.true;
  attribute KEEP of rxeq_user_en_reg1_reg : label is "yes";
  attribute ASYNC_REG of rxeq_user_en_reg2_reg : label is std.standard.true;
  attribute KEEP of rxeq_user_en_reg2_reg : label is "yes";
  attribute ASYNC_REG of rxeq_user_mode_reg1_reg : label is std.standard.true;
  attribute KEEP of rxeq_user_mode_reg1_reg : label is "yes";
  attribute ASYNC_REG of rxeq_user_mode_reg2_reg : label is std.standard.true;
  attribute KEEP of rxeq_user_mode_reg2_reg : label is "yes";
  attribute ASYNC_REG of \rxeq_user_txcoeff_reg1_reg[0]\ : label is std.standard.true;
  attribute KEEP of \rxeq_user_txcoeff_reg1_reg[0]\ : label is "yes";
  attribute ASYNC_REG of \rxeq_user_txcoeff_reg1_reg[10]\ : label is std.standard.true;
  attribute KEEP of \rxeq_user_txcoeff_reg1_reg[10]\ : label is "yes";
  attribute ASYNC_REG of \rxeq_user_txcoeff_reg1_reg[11]\ : label is std.standard.true;
  attribute KEEP of \rxeq_user_txcoeff_reg1_reg[11]\ : label is "yes";
  attribute ASYNC_REG of \rxeq_user_txcoeff_reg1_reg[12]\ : label is std.standard.true;
  attribute KEEP of \rxeq_user_txcoeff_reg1_reg[12]\ : label is "yes";
  attribute ASYNC_REG of \rxeq_user_txcoeff_reg1_reg[13]\ : label is std.standard.true;
  attribute KEEP of \rxeq_user_txcoeff_reg1_reg[13]\ : label is "yes";
  attribute ASYNC_REG of \rxeq_user_txcoeff_reg1_reg[14]\ : label is std.standard.true;
  attribute KEEP of \rxeq_user_txcoeff_reg1_reg[14]\ : label is "yes";
  attribute ASYNC_REG of \rxeq_user_txcoeff_reg1_reg[15]\ : label is std.standard.true;
  attribute KEEP of \rxeq_user_txcoeff_reg1_reg[15]\ : label is "yes";
  attribute ASYNC_REG of \rxeq_user_txcoeff_reg1_reg[16]\ : label is std.standard.true;
  attribute KEEP of \rxeq_user_txcoeff_reg1_reg[16]\ : label is "yes";
  attribute ASYNC_REG of \rxeq_user_txcoeff_reg1_reg[17]\ : label is std.standard.true;
  attribute KEEP of \rxeq_user_txcoeff_reg1_reg[17]\ : label is "yes";
  attribute ASYNC_REG of \rxeq_user_txcoeff_reg1_reg[1]\ : label is std.standard.true;
  attribute KEEP of \rxeq_user_txcoeff_reg1_reg[1]\ : label is "yes";
  attribute ASYNC_REG of \rxeq_user_txcoeff_reg1_reg[2]\ : label is std.standard.true;
  attribute KEEP of \rxeq_user_txcoeff_reg1_reg[2]\ : label is "yes";
  attribute ASYNC_REG of \rxeq_user_txcoeff_reg1_reg[3]\ : label is std.standard.true;
  attribute KEEP of \rxeq_user_txcoeff_reg1_reg[3]\ : label is "yes";
  attribute ASYNC_REG of \rxeq_user_txcoeff_reg1_reg[4]\ : label is std.standard.true;
  attribute KEEP of \rxeq_user_txcoeff_reg1_reg[4]\ : label is "yes";
  attribute ASYNC_REG of \rxeq_user_txcoeff_reg1_reg[5]\ : label is std.standard.true;
  attribute KEEP of \rxeq_user_txcoeff_reg1_reg[5]\ : label is "yes";
  attribute ASYNC_REG of \rxeq_user_txcoeff_reg1_reg[6]\ : label is std.standard.true;
  attribute KEEP of \rxeq_user_txcoeff_reg1_reg[6]\ : label is "yes";
  attribute ASYNC_REG of \rxeq_user_txcoeff_reg1_reg[7]\ : label is std.standard.true;
  attribute KEEP of \rxeq_user_txcoeff_reg1_reg[7]\ : label is "yes";
  attribute ASYNC_REG of \rxeq_user_txcoeff_reg1_reg[8]\ : label is std.standard.true;
  attribute KEEP of \rxeq_user_txcoeff_reg1_reg[8]\ : label is "yes";
  attribute ASYNC_REG of \rxeq_user_txcoeff_reg1_reg[9]\ : label is std.standard.true;
  attribute KEEP of \rxeq_user_txcoeff_reg1_reg[9]\ : label is "yes";
  attribute ASYNC_REG of \rxeq_user_txcoeff_reg2_reg[0]\ : label is std.standard.true;
  attribute KEEP of \rxeq_user_txcoeff_reg2_reg[0]\ : label is "yes";
  attribute ASYNC_REG of \rxeq_user_txcoeff_reg2_reg[10]\ : label is std.standard.true;
  attribute KEEP of \rxeq_user_txcoeff_reg2_reg[10]\ : label is "yes";
  attribute ASYNC_REG of \rxeq_user_txcoeff_reg2_reg[11]\ : label is std.standard.true;
  attribute KEEP of \rxeq_user_txcoeff_reg2_reg[11]\ : label is "yes";
  attribute ASYNC_REG of \rxeq_user_txcoeff_reg2_reg[12]\ : label is std.standard.true;
  attribute KEEP of \rxeq_user_txcoeff_reg2_reg[12]\ : label is "yes";
  attribute ASYNC_REG of \rxeq_user_txcoeff_reg2_reg[13]\ : label is std.standard.true;
  attribute KEEP of \rxeq_user_txcoeff_reg2_reg[13]\ : label is "yes";
  attribute ASYNC_REG of \rxeq_user_txcoeff_reg2_reg[14]\ : label is std.standard.true;
  attribute KEEP of \rxeq_user_txcoeff_reg2_reg[14]\ : label is "yes";
  attribute ASYNC_REG of \rxeq_user_txcoeff_reg2_reg[15]\ : label is std.standard.true;
  attribute KEEP of \rxeq_user_txcoeff_reg2_reg[15]\ : label is "yes";
  attribute ASYNC_REG of \rxeq_user_txcoeff_reg2_reg[16]\ : label is std.standard.true;
  attribute KEEP of \rxeq_user_txcoeff_reg2_reg[16]\ : label is "yes";
  attribute ASYNC_REG of \rxeq_user_txcoeff_reg2_reg[17]\ : label is std.standard.true;
  attribute KEEP of \rxeq_user_txcoeff_reg2_reg[17]\ : label is "yes";
  attribute ASYNC_REG of \rxeq_user_txcoeff_reg2_reg[1]\ : label is std.standard.true;
  attribute KEEP of \rxeq_user_txcoeff_reg2_reg[1]\ : label is "yes";
  attribute ASYNC_REG of \rxeq_user_txcoeff_reg2_reg[2]\ : label is std.standard.true;
  attribute KEEP of \rxeq_user_txcoeff_reg2_reg[2]\ : label is "yes";
  attribute ASYNC_REG of \rxeq_user_txcoeff_reg2_reg[3]\ : label is std.standard.true;
  attribute KEEP of \rxeq_user_txcoeff_reg2_reg[3]\ : label is "yes";
  attribute ASYNC_REG of \rxeq_user_txcoeff_reg2_reg[4]\ : label is std.standard.true;
  attribute KEEP of \rxeq_user_txcoeff_reg2_reg[4]\ : label is "yes";
  attribute ASYNC_REG of \rxeq_user_txcoeff_reg2_reg[5]\ : label is std.standard.true;
  attribute KEEP of \rxeq_user_txcoeff_reg2_reg[5]\ : label is "yes";
  attribute ASYNC_REG of \rxeq_user_txcoeff_reg2_reg[6]\ : label is std.standard.true;
  attribute KEEP of \rxeq_user_txcoeff_reg2_reg[6]\ : label is "yes";
  attribute ASYNC_REG of \rxeq_user_txcoeff_reg2_reg[7]\ : label is std.standard.true;
  attribute KEEP of \rxeq_user_txcoeff_reg2_reg[7]\ : label is "yes";
  attribute ASYNC_REG of \rxeq_user_txcoeff_reg2_reg[8]\ : label is std.standard.true;
  attribute KEEP of \rxeq_user_txcoeff_reg2_reg[8]\ : label is "yes";
  attribute ASYNC_REG of \rxeq_user_txcoeff_reg2_reg[9]\ : label is std.standard.true;
  attribute KEEP of \rxeq_user_txcoeff_reg2_reg[9]\ : label is "yes";
  attribute ASYNC_REG of \txeq_control_reg1_reg[0]\ : label is std.standard.true;
  attribute KEEP of \txeq_control_reg1_reg[0]\ : label is "yes";
  attribute ASYNC_REG of \txeq_control_reg1_reg[1]\ : label is std.standard.true;
  attribute KEEP of \txeq_control_reg1_reg[1]\ : label is "yes";
  attribute ASYNC_REG of \txeq_control_reg2_reg[0]\ : label is std.standard.true;
  attribute KEEP of \txeq_control_reg2_reg[0]\ : label is "yes";
  attribute ASYNC_REG of \txeq_control_reg2_reg[1]\ : label is std.standard.true;
  attribute KEEP of \txeq_control_reg2_reg[1]\ : label is "yes";
  attribute ASYNC_REG of \txeq_deemph_reg1_reg[0]\ : label is std.standard.true;
  attribute KEEP of \txeq_deemph_reg1_reg[0]\ : label is "yes";
  attribute ASYNC_REG of \txeq_deemph_reg1_reg[1]\ : label is std.standard.true;
  attribute KEEP of \txeq_deemph_reg1_reg[1]\ : label is "yes";
  attribute ASYNC_REG of \txeq_deemph_reg1_reg[2]\ : label is std.standard.true;
  attribute KEEP of \txeq_deemph_reg1_reg[2]\ : label is "yes";
  attribute ASYNC_REG of \txeq_deemph_reg1_reg[3]\ : label is std.standard.true;
  attribute KEEP of \txeq_deemph_reg1_reg[3]\ : label is "yes";
  attribute ASYNC_REG of \txeq_deemph_reg1_reg[4]\ : label is std.standard.true;
  attribute KEEP of \txeq_deemph_reg1_reg[4]\ : label is "yes";
  attribute ASYNC_REG of \txeq_deemph_reg1_reg[5]\ : label is std.standard.true;
  attribute KEEP of \txeq_deemph_reg1_reg[5]\ : label is "yes";
  attribute ASYNC_REG of \txeq_deemph_reg2_reg[0]\ : label is std.standard.true;
  attribute KEEP of \txeq_deemph_reg2_reg[0]\ : label is "yes";
  attribute ASYNC_REG of \txeq_deemph_reg2_reg[1]\ : label is std.standard.true;
  attribute KEEP of \txeq_deemph_reg2_reg[1]\ : label is "yes";
  attribute ASYNC_REG of \txeq_deemph_reg2_reg[2]\ : label is std.standard.true;
  attribute KEEP of \txeq_deemph_reg2_reg[2]\ : label is "yes";
  attribute ASYNC_REG of \txeq_deemph_reg2_reg[3]\ : label is std.standard.true;
  attribute KEEP of \txeq_deemph_reg2_reg[3]\ : label is "yes";
  attribute ASYNC_REG of \txeq_deemph_reg2_reg[4]\ : label is std.standard.true;
  attribute KEEP of \txeq_deemph_reg2_reg[4]\ : label is "yes";
  attribute ASYNC_REG of \txeq_deemph_reg2_reg[5]\ : label is std.standard.true;
  attribute KEEP of \txeq_deemph_reg2_reg[5]\ : label is "yes";
  attribute ASYNC_REG of \txeq_preset_reg1_reg[0]\ : label is std.standard.true;
  attribute KEEP of \txeq_preset_reg1_reg[0]\ : label is "yes";
  attribute ASYNC_REG of \txeq_preset_reg1_reg[1]\ : label is std.standard.true;
  attribute KEEP of \txeq_preset_reg1_reg[1]\ : label is "yes";
  attribute ASYNC_REG of \txeq_preset_reg1_reg[2]\ : label is std.standard.true;
  attribute KEEP of \txeq_preset_reg1_reg[2]\ : label is "yes";
  attribute ASYNC_REG of \txeq_preset_reg1_reg[3]\ : label is std.standard.true;
  attribute KEEP of \txeq_preset_reg1_reg[3]\ : label is "yes";
  attribute ASYNC_REG of \txeq_preset_reg2_reg[0]\ : label is std.standard.true;
  attribute KEEP of \txeq_preset_reg2_reg[0]\ : label is "yes";
  attribute ASYNC_REG of \txeq_preset_reg2_reg[1]\ : label is std.standard.true;
  attribute KEEP of \txeq_preset_reg2_reg[1]\ : label is "yes";
  attribute ASYNC_REG of \txeq_preset_reg2_reg[2]\ : label is std.standard.true;
  attribute KEEP of \txeq_preset_reg2_reg[2]\ : label is "yes";
  attribute ASYNC_REG of \txeq_preset_reg2_reg[3]\ : label is std.standard.true;
  attribute KEEP of \txeq_preset_reg2_reg[3]\ : label is "yes";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \txeq_txcoeff[10]_i_3__1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \txeq_txcoeff[11]_i_3__1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \txeq_txcoeff[12]_i_3__1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \txeq_txcoeff[13]_i_3__1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \txeq_txcoeff[14]_i_3__1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \txeq_txcoeff[15]_i_3__1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \txeq_txcoeff[16]_i_3__1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \txeq_txcoeff[1]_i_3__1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \txeq_txcoeff[2]_i_3__1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \txeq_txcoeff[3]_i_3__1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \txeq_txcoeff[4]_i_3__1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \txeq_txcoeff[5]_i_3__1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \txeq_txcoeff[6]_i_3__1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \txeq_txcoeff[7]_i_3__1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \txeq_txcoeff[8]_i_3__1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \txeq_txcoeff[9]_i_3__1\ : label is "soft_lutpair87";
begin
  EQ_TXEQ_DEEMPH_OUT(15 downto 0) <= \^eq_txeq_deemph_out\(15 downto 0);
  O22 <= \^o22\;
\FSM_onehot_fsm_tx[1]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000F0008000F8888"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_tx[1]_i_2__1\,
      I1 => \n_0_FSM_onehot_fsm_tx[6]_i_2__1\,
      I2 => txeq_control_reg2(0),
      I3 => txeq_control_reg2(1),
      I4 => \n_0_FSM_onehot_fsm_tx_reg[1]\,
      I5 => \n_0_FSM_onehot_fsm_tx_reg[6]\,
      O => \n_0_FSM_onehot_fsm_tx[1]_i_1__1\
    );
\FSM_onehot_fsm_tx[1]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_tx_reg[4]\,
      I1 => \n_0_FSM_onehot_fsm_tx_reg[3]\,
      O => \n_0_FSM_onehot_fsm_tx[1]_i_2__1\
    );
\FSM_onehot_fsm_tx[3]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202F20"
    )
    port map (
      I0 => txeq_control_reg2(0),
      I1 => txeq_control_reg2(1),
      I2 => \n_0_FSM_onehot_fsm_tx_reg[1]\,
      I3 => \n_0_FSM_onehot_fsm_tx_reg[3]\,
      I4 => txeq_preset_done,
      O => \n_0_FSM_onehot_fsm_tx[3]_i_1__1\
    );
\FSM_onehot_fsm_tx[4]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"45454545FF454545"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_tx[4]_i_2__1\,
      I1 => \n_0_txeq_txcoeff_cnt_reg[0]\,
      I2 => \n_0_txeq_txcoeff_cnt_reg[1]\,
      I3 => \n_0_FSM_onehot_fsm_tx_reg[1]\,
      I4 => txeq_control_reg2(1),
      I5 => txeq_control_reg2(0),
      O => \n_0_FSM_onehot_fsm_tx[4]_i_1__1\
    );
\FSM_onehot_fsm_tx[4]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_tx_reg[3]\,
      I1 => \n_0_FSM_onehot_fsm_tx_reg[4]\,
      I2 => \n_0_FSM_onehot_fsm_tx_reg[1]\,
      O => \n_0_FSM_onehot_fsm_tx[4]_i_2__1\
    );
\FSM_onehot_fsm_tx[5]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => txeq_control_reg2(0),
      I1 => txeq_control_reg2(1),
      I2 => \n_0_FSM_onehot_fsm_tx_reg[1]\,
      O => \n_0_FSM_onehot_fsm_tx[5]_i_1__1\
    );
\FSM_onehot_fsm_tx[6]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BABB1011"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_tx_reg[3]\,
      I1 => \n_0_FSM_onehot_fsm_tx_reg[4]\,
      I2 => \n_0_FSM_onehot_fsm_tx_reg[6]\,
      I3 => \n_0_FSM_onehot_fsm_tx[6]_i_2__1\,
      I4 => txeq_preset_done,
      I5 => \n_0_FSM_onehot_fsm_tx[6]_i_3__1\,
      O => \n_0_FSM_onehot_fsm_tx[6]_i_1__1\
    );
\FSM_onehot_fsm_tx[6]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_tx_reg[7]\,
      I1 => \n_0_FSM_onehot_fsm_tx_reg[5]\,
      O => \n_0_FSM_onehot_fsm_tx[6]_i_2__1\
    );
\FSM_onehot_fsm_tx[6]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAAB"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_tx_reg[1]\,
      I1 => \n_0_FSM_onehot_fsm_tx_reg[3]\,
      I2 => txeq_control_reg2(1),
      I3 => txeq_control_reg2(0),
      I4 => \n_0_FSM_onehot_fsm_tx_reg[7]\,
      I5 => \n_0_FSM_onehot_fsm_tx_reg[5]\,
      O => \n_0_FSM_onehot_fsm_tx[6]_i_3__1\
    );
\FSM_onehot_fsm_tx[7]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000200"
    )
    port map (
      I0 => \n_0_txeq_txcoeff_cnt_reg[1]\,
      I1 => \n_0_txeq_txcoeff_cnt_reg[0]\,
      I2 => \n_0_FSM_onehot_fsm_tx_reg[1]\,
      I3 => \n_0_FSM_onehot_fsm_tx_reg[4]\,
      I4 => \n_0_FSM_onehot_fsm_tx_reg[3]\,
      O => \n_0_FSM_onehot_fsm_tx[7]_i_1__1\
    );
\FSM_onehot_fsm_tx_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
    port map (
      C => I2,
      CE => '1',
      D => '0',
      Q => \n_0_FSM_onehot_fsm_tx_reg[0]\,
      R => \p_0_in__0\
    );
\FSM_onehot_fsm_tx_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => '1',
      D => \n_0_FSM_onehot_fsm_tx[1]_i_1__1\,
      Q => \n_0_FSM_onehot_fsm_tx_reg[1]\,
      S => \p_0_in__0\
    );
\FSM_onehot_fsm_tx_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => '1',
      D => '0',
      Q => \n_0_FSM_onehot_fsm_tx_reg[2]\,
      R => \p_0_in__0\
    );
\FSM_onehot_fsm_tx_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => '1',
      D => \n_0_FSM_onehot_fsm_tx[3]_i_1__1\,
      Q => \n_0_FSM_onehot_fsm_tx_reg[3]\,
      R => \p_0_in__0\
    );
\FSM_onehot_fsm_tx_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => '1',
      D => \n_0_FSM_onehot_fsm_tx[4]_i_1__1\,
      Q => \n_0_FSM_onehot_fsm_tx_reg[4]\,
      R => \p_0_in__0\
    );
\FSM_onehot_fsm_tx_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => '1',
      D => \n_0_FSM_onehot_fsm_tx[5]_i_1__1\,
      Q => \n_0_FSM_onehot_fsm_tx_reg[5]\,
      R => \p_0_in__0\
    );
\FSM_onehot_fsm_tx_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => '1',
      D => \n_0_FSM_onehot_fsm_tx[6]_i_1__1\,
      Q => \n_0_FSM_onehot_fsm_tx_reg[6]\,
      R => \p_0_in__0\
    );
\FSM_onehot_fsm_tx_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => '1',
      D => \n_0_FSM_onehot_fsm_tx[7]_i_1__1\,
      Q => \n_0_FSM_onehot_fsm_tx_reg[7]\,
      R => \p_0_in__0\
    );
\FSM_sequential_fsm_rx[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBB0000BB8B333F"
    )
    port map (
      I0 => \n_0_FSM_sequential_fsm_rx[0]_i_2__1\,
      I1 => \n_0_FSM_sequential_fsm_rx_reg[2]\,
      I2 => rxeq_control_reg2(0),
      I3 => rxeq_control_reg2(1),
      I4 => \n_0_FSM_sequential_fsm_rx_reg[0]\,
      I5 => \n_0_FSM_sequential_fsm_rx_reg[1]\,
      O => \n_0_FSM_sequential_fsm_rx[0]_i_1__1\
    );
\FSM_sequential_fsm_rx[0]_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF7F"
    )
    port map (
      I0 => \n_0_rxeq_cnt_reg[2]\,
      I1 => \n_0_rxeq_cnt_reg[0]\,
      I2 => \n_0_rxeq_cnt_reg[1]\,
      I3 => \n_0_FSM_sequential_fsm_rx_reg[1]\,
      O => \n_0_FSM_sequential_fsm_rx[0]_i_2__1\
    );
\FSM_sequential_fsm_rx[1]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFFFDFFFDFFFD00"
    )
    port map (
      I0 => \n_0_rxeq_cnt_reg[1]\,
      I1 => \n_0_rxeq_cnt_reg[0]\,
      I2 => \n_0_rxeq_cnt_reg[2]\,
      I3 => \n_0_FSM_sequential_fsm_rx_reg[1]\,
      I4 => rxeq_control_reg2(0),
      I5 => rxeq_control_reg2(1),
      O => \n_0_FSM_sequential_fsm_rx[1]_i_3__1\
    );
\FSM_sequential_fsm_rx_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => '1',
      D => \n_0_FSM_sequential_fsm_rx[0]_i_1__1\,
      Q => \n_0_FSM_sequential_fsm_rx_reg[0]\,
      S => \p_0_in__0\
    );
\FSM_sequential_fsm_rx_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => '1',
      D => n_1_rxeq_scan_i,
      Q => \n_0_FSM_sequential_fsm_rx_reg[1]\,
      R => \p_0_in__0\
    );
\FSM_sequential_fsm_rx_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => '1',
      D => n_0_rxeq_scan_i,
      Q => \n_0_FSM_sequential_fsm_rx_reg[2]\,
      R => \p_0_in__0\
    );
PCIE_3_0_i_i_50: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => rxeq_user_txcoeff_reg2(17),
      I1 => \rxeq_new_txcoeff__0\(17),
      I2 => rxeq_user_en_reg2,
      O => PIPERX2EQLPNEWTXCOEFFORPRESET(17)
    );
PCIE_3_0_i_i_51: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => rxeq_user_txcoeff_reg2(16),
      I1 => \rxeq_new_txcoeff__0\(16),
      I2 => rxeq_user_en_reg2,
      O => PIPERX2EQLPNEWTXCOEFFORPRESET(16)
    );
PCIE_3_0_i_i_52: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => rxeq_user_txcoeff_reg2(15),
      I1 => \rxeq_new_txcoeff__0\(15),
      I2 => rxeq_user_en_reg2,
      O => PIPERX2EQLPNEWTXCOEFFORPRESET(15)
    );
PCIE_3_0_i_i_53: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => rxeq_user_txcoeff_reg2(14),
      I1 => \rxeq_new_txcoeff__0\(14),
      I2 => rxeq_user_en_reg2,
      O => PIPERX2EQLPNEWTXCOEFFORPRESET(14)
    );
PCIE_3_0_i_i_54: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => rxeq_user_txcoeff_reg2(13),
      I1 => \rxeq_new_txcoeff__0\(13),
      I2 => rxeq_user_en_reg2,
      O => PIPERX2EQLPNEWTXCOEFFORPRESET(13)
    );
PCIE_3_0_i_i_55: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => rxeq_user_txcoeff_reg2(12),
      I1 => \rxeq_new_txcoeff__0\(12),
      I2 => rxeq_user_en_reg2,
      O => PIPERX2EQLPNEWTXCOEFFORPRESET(12)
    );
PCIE_3_0_i_i_56: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => rxeq_user_txcoeff_reg2(11),
      I1 => \rxeq_new_txcoeff__0\(11),
      I2 => rxeq_user_en_reg2,
      O => PIPERX2EQLPNEWTXCOEFFORPRESET(11)
    );
PCIE_3_0_i_i_57: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => rxeq_user_txcoeff_reg2(10),
      I1 => \rxeq_new_txcoeff__0\(10),
      I2 => rxeq_user_en_reg2,
      O => PIPERX2EQLPNEWTXCOEFFORPRESET(10)
    );
PCIE_3_0_i_i_58: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => rxeq_user_txcoeff_reg2(9),
      I1 => \rxeq_new_txcoeff__0\(9),
      I2 => rxeq_user_en_reg2,
      O => PIPERX2EQLPNEWTXCOEFFORPRESET(9)
    );
PCIE_3_0_i_i_59: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => rxeq_user_txcoeff_reg2(8),
      I1 => \rxeq_new_txcoeff__0\(8),
      I2 => rxeq_user_en_reg2,
      O => PIPERX2EQLPNEWTXCOEFFORPRESET(8)
    );
PCIE_3_0_i_i_60: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => rxeq_user_txcoeff_reg2(7),
      I1 => \rxeq_new_txcoeff__0\(7),
      I2 => rxeq_user_en_reg2,
      O => PIPERX2EQLPNEWTXCOEFFORPRESET(7)
    );
PCIE_3_0_i_i_61: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => rxeq_user_txcoeff_reg2(6),
      I1 => \rxeq_new_txcoeff__0\(6),
      I2 => rxeq_user_en_reg2,
      O => PIPERX2EQLPNEWTXCOEFFORPRESET(6)
    );
PCIE_3_0_i_i_62: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => rxeq_user_txcoeff_reg2(5),
      I1 => \rxeq_new_txcoeff__0\(5),
      I2 => rxeq_user_en_reg2,
      O => PIPERX2EQLPNEWTXCOEFFORPRESET(5)
    );
PCIE_3_0_i_i_63: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => rxeq_user_txcoeff_reg2(4),
      I1 => \rxeq_new_txcoeff__0\(4),
      I2 => rxeq_user_en_reg2,
      O => PIPERX2EQLPNEWTXCOEFFORPRESET(4)
    );
PCIE_3_0_i_i_64: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => rxeq_user_txcoeff_reg2(3),
      I1 => \rxeq_new_txcoeff__0\(3),
      I2 => rxeq_user_en_reg2,
      O => PIPERX2EQLPNEWTXCOEFFORPRESET(3)
    );
PCIE_3_0_i_i_65: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => rxeq_user_txcoeff_reg2(2),
      I1 => \rxeq_new_txcoeff__0\(2),
      I2 => rxeq_user_en_reg2,
      O => PIPERX2EQLPNEWTXCOEFFORPRESET(2)
    );
PCIE_3_0_i_i_66: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => rxeq_user_txcoeff_reg2(1),
      I1 => \rxeq_new_txcoeff__0\(1),
      I2 => rxeq_user_en_reg2,
      O => PIPERX2EQLPNEWTXCOEFFORPRESET(1)
    );
PCIE_3_0_i_i_67: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => rxeq_user_txcoeff_reg2(0),
      I1 => \rxeq_new_txcoeff__0\(0),
      I2 => rxeq_user_en_reg2,
      O => PIPERX2EQLPNEWTXCOEFFORPRESET(0)
    );
PCIE_3_0_i_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => rxeq_user_mode_reg2,
      I1 => rxeq_user_en_reg2,
      I2 => n_0_rxeq_lffs_sel_reg,
      O => pipe_rx2_eq_lffs_sel
    );
gen3_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => p_98_out,
      Q => gen3_reg1,
      R => \p_0_in__0\
    );
gen3_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => gen3_reg1,
      Q => gen3_reg2,
      R => \p_0_in__0\
    );
\gth_channel.gthe2_channel_i_i_29__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => gen3_reg2,
      I1 => \^eq_txeq_deemph_out\(14),
      O => TXPOSTCURSOR(4)
    );
\gth_channel.gthe2_channel_i_i_30__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => gen3_reg2,
      I1 => \^eq_txeq_deemph_out\(13),
      O => TXPOSTCURSOR(3)
    );
\gth_channel.gthe2_channel_i_i_31__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => gen3_reg2,
      I1 => \^eq_txeq_deemph_out\(12),
      O => TXPOSTCURSOR(2)
    );
\gth_channel.gthe2_channel_i_i_32__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => gen3_reg2,
      I1 => \^eq_txeq_deemph_out\(11),
      O => TXPOSTCURSOR(1)
    );
\gth_channel.gthe2_channel_i_i_33__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => gen3_reg2,
      I1 => \n_0_txeq_txcoeff_reg[13]\,
      O => TXPOSTCURSOR(0)
    );
\gth_channel.gthe2_channel_i_i_34__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => gen3_reg2,
      I1 => \^eq_txeq_deemph_out\(3),
      O => TXPRECURSOR(4)
    );
\gth_channel.gthe2_channel_i_i_35__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => gen3_reg2,
      I1 => \^eq_txeq_deemph_out\(2),
      O => TXPRECURSOR(3)
    );
\gth_channel.gthe2_channel_i_i_36__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => gen3_reg2,
      I1 => \^eq_txeq_deemph_out\(1),
      O => TXPRECURSOR(2)
    );
\gth_channel.gthe2_channel_i_i_37__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => gen3_reg2,
      I1 => \^eq_txeq_deemph_out\(0),
      O => TXPRECURSOR(1)
    );
\gth_channel.gthe2_channel_i_i_38__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => gen3_reg2,
      I1 => \n_0_txeq_txcoeff_reg[0]\,
      O => TXPRECURSOR(0)
    );
\gth_channel.gthe2_channel_i_i_39__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => gen3_reg2,
      I1 => \^eq_txeq_deemph_out\(10),
      O => TXMAINCURSOR(6)
    );
\gth_channel.gthe2_channel_i_i_40__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => gen3_reg2,
      I1 => \^eq_txeq_deemph_out\(9),
      O => TXMAINCURSOR(5)
    );
\gth_channel.gthe2_channel_i_i_41__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => gen3_reg2,
      I1 => \^eq_txeq_deemph_out\(8),
      O => TXMAINCURSOR(4)
    );
\gth_channel.gthe2_channel_i_i_42__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => gen3_reg2,
      I1 => \^eq_txeq_deemph_out\(7),
      O => TXMAINCURSOR(3)
    );
\gth_channel.gthe2_channel_i_i_43__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => gen3_reg2,
      I1 => \^eq_txeq_deemph_out\(6),
      O => TXMAINCURSOR(2)
    );
\gth_channel.gthe2_channel_i_i_44__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => gen3_reg2,
      I1 => \^eq_txeq_deemph_out\(5),
      O => TXMAINCURSOR(1)
    );
\gth_channel.gthe2_channel_i_i_45__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => gen3_reg2,
      I1 => \n_0_txeq_txcoeff_reg[6]\,
      O => TXMAINCURSOR(0)
    );
rxeq_adapt_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => '1',
      D => n_25_rxeq_scan_i,
      Q => \^o22\,
      R => \p_0_in__0\
    );
rxeq_adapt_done_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => '1',
      D => n_23_rxeq_scan_i,
      Q => n_0_rxeq_adapt_done_reg_reg,
      R => \p_0_in__0\
    );
\rxeq_cnt[0]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"045E0000"
    )
    port map (
      I0 => \n_0_FSM_sequential_fsm_rx_reg[2]\,
      I1 => rxeq_control_reg2(1),
      I2 => \n_0_FSM_sequential_fsm_rx_reg[1]\,
      I3 => \n_0_rxeq_cnt_reg[0]\,
      I4 => \n_0_FSM_sequential_fsm_rx_reg[0]\,
      O => rxeq_cnt(0)
    );
\rxeq_cnt[1]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"06600000"
    )
    port map (
      I0 => \n_0_FSM_sequential_fsm_rx_reg[2]\,
      I1 => \n_0_FSM_sequential_fsm_rx_reg[1]\,
      I2 => \n_0_rxeq_cnt_reg[0]\,
      I3 => \n_0_rxeq_cnt_reg[1]\,
      I4 => \n_0_FSM_sequential_fsm_rx_reg[0]\,
      O => rxeq_cnt(1)
    );
\rxeq_cnt[2]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0666600000000000"
    )
    port map (
      I0 => \n_0_FSM_sequential_fsm_rx_reg[2]\,
      I1 => \n_0_FSM_sequential_fsm_rx_reg[1]\,
      I2 => \n_0_rxeq_cnt_reg[0]\,
      I3 => \n_0_rxeq_cnt_reg[1]\,
      I4 => \n_0_rxeq_cnt_reg[2]\,
      I5 => \n_0_FSM_sequential_fsm_rx_reg[0]\,
      O => rxeq_cnt(2)
    );
\rxeq_cnt_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => '1',
      D => rxeq_cnt(0),
      Q => \n_0_rxeq_cnt_reg[0]\,
      R => \p_0_in__0\
    );
\rxeq_cnt_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => '1',
      D => rxeq_cnt(1),
      Q => \n_0_rxeq_cnt_reg[1]\,
      R => \p_0_in__0\
    );
\rxeq_cnt_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => '1',
      D => rxeq_cnt(2),
      Q => \n_0_rxeq_cnt_reg[2]\,
      R => \p_0_in__0\
    );
\rxeq_control_reg1_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => PIPE_RXEQ_CONTROL(0),
      Q => rxeq_control_reg1(0),
      R => \p_0_in__0\
    );
\rxeq_control_reg1_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => PIPE_RXEQ_CONTROL(1),
      Q => rxeq_control_reg1(1),
      R => \p_0_in__0\
    );
\rxeq_control_reg2_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => rxeq_control_reg1(0),
      Q => rxeq_control_reg2(0),
      R => \p_0_in__0\
    );
\rxeq_control_reg2_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => rxeq_control_reg1(1),
      Q => rxeq_control_reg2(1),
      R => \p_0_in__0\
    );
rxeq_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => '1',
      D => rxeq_done,
      Q => PIPE_RXEQ_DONE(0),
      R => \p_0_in__0\
    );
\rxeq_fs[0]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => \n_0_FSM_sequential_fsm_rx_reg[0]\,
      I1 => rxeq_lffs_reg2(0),
      I2 => \n_0_FSM_sequential_fsm_rx_reg[2]\,
      O => rxeq_fs(0)
    );
\rxeq_fs[1]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => \n_0_FSM_sequential_fsm_rx_reg[0]\,
      I1 => rxeq_lffs_reg2(1),
      I2 => \n_0_FSM_sequential_fsm_rx_reg[2]\,
      O => rxeq_fs(1)
    );
\rxeq_fs[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => \n_0_FSM_sequential_fsm_rx_reg[0]\,
      I1 => rxeq_lffs_reg2(2),
      I2 => \n_0_FSM_sequential_fsm_rx_reg[2]\,
      O => rxeq_fs(2)
    );
\rxeq_fs[3]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => \n_0_FSM_sequential_fsm_rx_reg[0]\,
      I1 => rxeq_lffs_reg2(3),
      I2 => \n_0_FSM_sequential_fsm_rx_reg[2]\,
      O => rxeq_fs(3)
    );
\rxeq_fs[4]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => \n_0_FSM_sequential_fsm_rx_reg[0]\,
      I1 => rxeq_lffs_reg2(4),
      I2 => \n_0_FSM_sequential_fsm_rx_reg[2]\,
      O => rxeq_fs(4)
    );
\rxeq_fs[5]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A045"
    )
    port map (
      I0 => \n_0_FSM_sequential_fsm_rx_reg[2]\,
      I1 => rxeq_control_reg2(1),
      I2 => \n_0_FSM_sequential_fsm_rx_reg[0]\,
      I3 => \n_0_FSM_sequential_fsm_rx_reg[1]\,
      O => \n_0_rxeq_fs[5]_i_1__1\
    );
\rxeq_fs[5]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => \n_0_FSM_sequential_fsm_rx_reg[0]\,
      I1 => rxeq_lffs_reg2(5),
      I2 => \n_0_FSM_sequential_fsm_rx_reg[2]\,
      O => rxeq_fs(5)
    );
\rxeq_fs_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \n_0_rxeq_fs[5]_i_1__1\,
      D => rxeq_fs(0),
      Q => \rxeq_fs__0\(0),
      R => \p_0_in__0\
    );
\rxeq_fs_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \n_0_rxeq_fs[5]_i_1__1\,
      D => rxeq_fs(1),
      Q => \rxeq_fs__0\(1),
      R => \p_0_in__0\
    );
\rxeq_fs_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \n_0_rxeq_fs[5]_i_1__1\,
      D => rxeq_fs(2),
      Q => \rxeq_fs__0\(2),
      R => \p_0_in__0\
    );
\rxeq_fs_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \n_0_rxeq_fs[5]_i_1__1\,
      D => rxeq_fs(3),
      Q => \rxeq_fs__0\(3),
      R => \p_0_in__0\
    );
\rxeq_fs_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \n_0_rxeq_fs[5]_i_1__1\,
      D => rxeq_fs(4),
      Q => \rxeq_fs__0\(4),
      R => \p_0_in__0\
    );
\rxeq_fs_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \n_0_rxeq_fs[5]_i_1__1\,
      D => rxeq_fs(5),
      Q => \rxeq_fs__0\(5),
      R => \p_0_in__0\
    );
\rxeq_lf[0]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
    port map (
      I0 => \n_0_FSM_sequential_fsm_rx_reg[1]\,
      I1 => rxeq_lffs_reg2(0),
      I2 => \n_0_FSM_sequential_fsm_rx_reg[2]\,
      O => rxeq_lf(0)
    );
\rxeq_lf[1]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
    port map (
      I0 => \n_0_FSM_sequential_fsm_rx_reg[1]\,
      I1 => rxeq_lffs_reg2(1),
      I2 => \n_0_FSM_sequential_fsm_rx_reg[2]\,
      O => rxeq_lf(1)
    );
\rxeq_lf[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
    port map (
      I0 => \n_0_FSM_sequential_fsm_rx_reg[1]\,
      I1 => rxeq_lffs_reg2(2),
      I2 => \n_0_FSM_sequential_fsm_rx_reg[2]\,
      O => rxeq_lf(2)
    );
\rxeq_lf[3]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
    port map (
      I0 => \n_0_FSM_sequential_fsm_rx_reg[1]\,
      I1 => rxeq_lffs_reg2(3),
      I2 => \n_0_FSM_sequential_fsm_rx_reg[2]\,
      O => rxeq_lf(3)
    );
\rxeq_lf[4]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
    port map (
      I0 => \n_0_FSM_sequential_fsm_rx_reg[1]\,
      I1 => rxeq_lffs_reg2(4),
      I2 => \n_0_FSM_sequential_fsm_rx_reg[2]\,
      O => rxeq_lf(4)
    );
\rxeq_lf[5]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF008000000000FF"
    )
    port map (
      I0 => \n_0_rxeq_cnt_reg[1]\,
      I1 => \n_0_rxeq_cnt_reg[0]\,
      I2 => \n_0_rxeq_cnt_reg[2]\,
      I3 => \n_0_FSM_sequential_fsm_rx_reg[2]\,
      I4 => \n_0_FSM_sequential_fsm_rx_reg[1]\,
      I5 => \n_0_FSM_sequential_fsm_rx_reg[0]\,
      O => \n_0_rxeq_lf[5]_i_1__1\
    );
\rxeq_lf[5]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
    port map (
      I0 => \n_0_FSM_sequential_fsm_rx_reg[1]\,
      I1 => rxeq_lffs_reg2(5),
      I2 => \n_0_FSM_sequential_fsm_rx_reg[2]\,
      O => rxeq_lf(5)
    );
\rxeq_lf_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \n_0_rxeq_lf[5]_i_1__1\,
      D => rxeq_lf(0),
      Q => \rxeq_lf__0\(0),
      R => \p_0_in__0\
    );
\rxeq_lf_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \n_0_rxeq_lf[5]_i_1__1\,
      D => rxeq_lf(1),
      Q => \rxeq_lf__0\(1),
      R => \p_0_in__0\
    );
\rxeq_lf_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \n_0_rxeq_lf[5]_i_1__1\,
      D => rxeq_lf(2),
      Q => \rxeq_lf__0\(2),
      R => \p_0_in__0\
    );
\rxeq_lf_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \n_0_rxeq_lf[5]_i_1__1\,
      D => rxeq_lf(3),
      Q => \rxeq_lf__0\(3),
      R => \p_0_in__0\
    );
\rxeq_lf_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \n_0_rxeq_lf[5]_i_1__1\,
      D => rxeq_lf(4),
      Q => \rxeq_lf__0\(4),
      R => \p_0_in__0\
    );
\rxeq_lf_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \n_0_rxeq_lf[5]_i_1__1\,
      D => rxeq_lf(5),
      Q => \rxeq_lf__0\(5),
      R => \p_0_in__0\
    );
\rxeq_lffs_reg1_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => PIPE_RXEQ_LFFS(0),
      Q => rxeq_lffs_reg1(0),
      R => \p_0_in__0\
    );
\rxeq_lffs_reg1_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => PIPE_RXEQ_LFFS(1),
      Q => rxeq_lffs_reg1(1),
      R => \p_0_in__0\
    );
\rxeq_lffs_reg1_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => PIPE_RXEQ_LFFS(2),
      Q => rxeq_lffs_reg1(2),
      R => \p_0_in__0\
    );
\rxeq_lffs_reg1_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => PIPE_RXEQ_LFFS(3),
      Q => rxeq_lffs_reg1(3),
      R => \p_0_in__0\
    );
\rxeq_lffs_reg1_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => PIPE_RXEQ_LFFS(4),
      Q => rxeq_lffs_reg1(4),
      R => \p_0_in__0\
    );
\rxeq_lffs_reg1_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => PIPE_RXEQ_LFFS(5),
      Q => rxeq_lffs_reg1(5),
      R => \p_0_in__0\
    );
\rxeq_lffs_reg2_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => rxeq_lffs_reg1(0),
      Q => rxeq_lffs_reg2(0),
      R => \p_0_in__0\
    );
\rxeq_lffs_reg2_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => rxeq_lffs_reg1(1),
      Q => rxeq_lffs_reg2(1),
      R => \p_0_in__0\
    );
\rxeq_lffs_reg2_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => rxeq_lffs_reg1(2),
      Q => rxeq_lffs_reg2(2),
      R => \p_0_in__0\
    );
\rxeq_lffs_reg2_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => rxeq_lffs_reg1(3),
      Q => rxeq_lffs_reg2(3),
      R => \p_0_in__0\
    );
\rxeq_lffs_reg2_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => rxeq_lffs_reg1(4),
      Q => rxeq_lffs_reg2(4),
      R => \p_0_in__0\
    );
\rxeq_lffs_reg2_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => rxeq_lffs_reg1(5),
      Q => rxeq_lffs_reg2(5),
      R => \p_0_in__0\
    );
rxeq_lffs_sel_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => '1',
      D => n_24_rxeq_scan_i,
      Q => n_0_rxeq_lffs_sel_reg,
      R => \p_0_in__0\
    );
\rxeq_new_txcoeff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => n_3_rxeq_scan_i,
      D => rxeq_new_txcoeff(0),
      Q => \rxeq_new_txcoeff__0\(0),
      R => \p_0_in__0\
    );
\rxeq_new_txcoeff_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => n_3_rxeq_scan_i,
      D => rxeq_new_txcoeff(10),
      Q => \rxeq_new_txcoeff__0\(10),
      R => \p_0_in__0\
    );
\rxeq_new_txcoeff_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => n_3_rxeq_scan_i,
      D => rxeq_new_txcoeff(11),
      Q => \rxeq_new_txcoeff__0\(11),
      R => \p_0_in__0\
    );
\rxeq_new_txcoeff_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => n_3_rxeq_scan_i,
      D => rxeq_new_txcoeff(12),
      Q => \rxeq_new_txcoeff__0\(12),
      R => \p_0_in__0\
    );
\rxeq_new_txcoeff_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => n_3_rxeq_scan_i,
      D => rxeq_new_txcoeff(13),
      Q => \rxeq_new_txcoeff__0\(13),
      R => \p_0_in__0\
    );
\rxeq_new_txcoeff_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => n_3_rxeq_scan_i,
      D => rxeq_new_txcoeff(14),
      Q => \rxeq_new_txcoeff__0\(14),
      R => \p_0_in__0\
    );
\rxeq_new_txcoeff_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => n_3_rxeq_scan_i,
      D => rxeq_new_txcoeff(15),
      Q => \rxeq_new_txcoeff__0\(15),
      R => \p_0_in__0\
    );
\rxeq_new_txcoeff_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => n_3_rxeq_scan_i,
      D => rxeq_new_txcoeff(16),
      Q => \rxeq_new_txcoeff__0\(16),
      R => \p_0_in__0\
    );
\rxeq_new_txcoeff_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => n_3_rxeq_scan_i,
      D => rxeq_new_txcoeff(17),
      Q => \rxeq_new_txcoeff__0\(17),
      R => \p_0_in__0\
    );
\rxeq_new_txcoeff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => n_3_rxeq_scan_i,
      D => rxeq_new_txcoeff(1),
      Q => \rxeq_new_txcoeff__0\(1),
      R => \p_0_in__0\
    );
\rxeq_new_txcoeff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => n_3_rxeq_scan_i,
      D => rxeq_new_txcoeff(2),
      Q => \rxeq_new_txcoeff__0\(2),
      R => \p_0_in__0\
    );
\rxeq_new_txcoeff_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => n_3_rxeq_scan_i,
      D => rxeq_new_txcoeff(3),
      Q => \rxeq_new_txcoeff__0\(3),
      R => \p_0_in__0\
    );
\rxeq_new_txcoeff_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => n_3_rxeq_scan_i,
      D => rxeq_new_txcoeff(4),
      Q => \rxeq_new_txcoeff__0\(4),
      R => \p_0_in__0\
    );
\rxeq_new_txcoeff_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => n_3_rxeq_scan_i,
      D => rxeq_new_txcoeff(5),
      Q => \rxeq_new_txcoeff__0\(5),
      R => \p_0_in__0\
    );
\rxeq_new_txcoeff_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => n_3_rxeq_scan_i,
      D => rxeq_new_txcoeff(6),
      Q => \rxeq_new_txcoeff__0\(6),
      R => \p_0_in__0\
    );
\rxeq_new_txcoeff_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => n_3_rxeq_scan_i,
      D => rxeq_new_txcoeff(7),
      Q => \rxeq_new_txcoeff__0\(7),
      R => \p_0_in__0\
    );
\rxeq_new_txcoeff_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => n_3_rxeq_scan_i,
      D => rxeq_new_txcoeff(8),
      Q => \rxeq_new_txcoeff__0\(8),
      R => \p_0_in__0\
    );
\rxeq_new_txcoeff_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => n_3_rxeq_scan_i,
      D => rxeq_new_txcoeff(9),
      Q => \rxeq_new_txcoeff__0\(9),
      R => \p_0_in__0\
    );
rxeq_new_txcoeff_req_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => '1',
      D => rxeq_new_txcoeff_req,
      Q => n_0_rxeq_new_txcoeff_req_reg,
      R => \p_0_in__0\
    );
\rxeq_preset[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A8FFFF00A80000"
    )
    port map (
      I0 => rxeq_preset_reg2(0),
      I1 => \n_0_FSM_sequential_fsm_rx_reg[1]\,
      I2 => \n_0_FSM_sequential_fsm_rx_reg[0]\,
      I3 => \n_0_FSM_sequential_fsm_rx_reg[2]\,
      I4 => \n_0_rxeq_preset[2]_i_2__1\,
      I5 => \rxeq_preset__0\(0),
      O => \n_0_rxeq_preset[0]_i_1__1\
    );
\rxeq_preset[1]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A8FFFF00A80000"
    )
    port map (
      I0 => rxeq_preset_reg2(1),
      I1 => \n_0_FSM_sequential_fsm_rx_reg[1]\,
      I2 => \n_0_FSM_sequential_fsm_rx_reg[0]\,
      I3 => \n_0_FSM_sequential_fsm_rx_reg[2]\,
      I4 => \n_0_rxeq_preset[2]_i_2__1\,
      I5 => \rxeq_preset__0\(1),
      O => \n_0_rxeq_preset[1]_i_1__1\
    );
\rxeq_preset[2]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A8FFFF00A80000"
    )
    port map (
      I0 => rxeq_preset_reg2(2),
      I1 => \n_0_FSM_sequential_fsm_rx_reg[1]\,
      I2 => \n_0_FSM_sequential_fsm_rx_reg[0]\,
      I3 => \n_0_FSM_sequential_fsm_rx_reg[2]\,
      I4 => \n_0_rxeq_preset[2]_i_2__1\,
      I5 => \rxeq_preset__0\(2),
      O => \n_0_rxeq_preset[2]_i_1__1\
    );
\rxeq_preset[2]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88985555"
    )
    port map (
      I0 => \n_0_FSM_sequential_fsm_rx_reg[2]\,
      I1 => \n_0_FSM_sequential_fsm_rx_reg[1]\,
      I2 => rxeq_control_reg2(0),
      I3 => rxeq_control_reg2(1),
      I4 => \n_0_FSM_sequential_fsm_rx_reg[0]\,
      O => \n_0_rxeq_preset[2]_i_2__1\
    );
\rxeq_preset_reg1_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => PIPE_RXEQ_PRESET(0),
      Q => rxeq_preset_reg1(0),
      R => \p_0_in__0\
    );
\rxeq_preset_reg1_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => PIPE_RXEQ_PRESET(1),
      Q => rxeq_preset_reg1(1),
      R => \p_0_in__0\
    );
\rxeq_preset_reg1_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => PIPE_RXEQ_PRESET(2),
      Q => rxeq_preset_reg1(2),
      R => \p_0_in__0\
    );
\rxeq_preset_reg2_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => rxeq_preset_reg1(0),
      Q => rxeq_preset_reg2(0),
      R => \p_0_in__0\
    );
\rxeq_preset_reg2_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => rxeq_preset_reg1(1),
      Q => rxeq_preset_reg2(1),
      R => \p_0_in__0\
    );
\rxeq_preset_reg2_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => rxeq_preset_reg1(2),
      Q => rxeq_preset_reg2(2),
      R => \p_0_in__0\
    );
\rxeq_preset_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => '1',
      D => \n_0_rxeq_preset[0]_i_1__1\,
      Q => \rxeq_preset__0\(0),
      R => \p_0_in__0\
    );
\rxeq_preset_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => '1',
      D => \n_0_rxeq_preset[1]_i_1__1\,
      Q => \rxeq_preset__0\(1),
      R => \p_0_in__0\
    );
\rxeq_preset_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => '1',
      D => \n_0_rxeq_preset[2]_i_1__1\,
      Q => \rxeq_preset__0\(2),
      R => \p_0_in__0\
    );
\rxeq_preset_valid_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
    port map (
      I0 => \n_0_FSM_sequential_fsm_rx_reg[0]\,
      I1 => \n_0_FSM_sequential_fsm_rx_reg[1]\,
      I2 => \n_0_FSM_sequential_fsm_rx_reg[2]\,
      O => rxeq_preset_valid
    );
rxeq_preset_valid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => '1',
      D => rxeq_preset_valid,
      Q => n_0_rxeq_preset_valid_reg,
      R => \p_0_in__0\
    );
rxeq_scan_i: entity work.pcie3_7x_0_pcie3_7x_0_rxeq_scan_18
    port map (
      D(1) => n_0_rxeq_scan_i,
      D(0) => n_1_rxeq_scan_i,
      E(0) => n_3_rxeq_scan_i,
      I1 => n_0_rxeq_new_txcoeff_req_reg,
      I10(17) => \n_0_rxeq_txcoeff_reg[17]\,
      I10(16) => \n_0_rxeq_txcoeff_reg[16]\,
      I10(15) => \n_0_rxeq_txcoeff_reg[15]\,
      I10(14) => \n_0_rxeq_txcoeff_reg[14]\,
      I10(13) => \n_0_rxeq_txcoeff_reg[13]\,
      I10(12) => \n_0_rxeq_txcoeff_reg[12]\,
      I10(11) => \n_0_rxeq_txcoeff_reg[11]\,
      I10(10) => \n_0_rxeq_txcoeff_reg[10]\,
      I10(9) => \n_0_rxeq_txcoeff_reg[9]\,
      I10(8) => \n_0_rxeq_txcoeff_reg[8]\,
      I10(7) => \n_0_rxeq_txcoeff_reg[7]\,
      I10(6) => \n_0_rxeq_txcoeff_reg[6]\,
      I10(5 downto 0) => \rxeq_txcoeff__0\(5 downto 0),
      I11(5 downto 0) => \rxeq_fs__0\(5 downto 0),
      I12(5 downto 0) => \rxeq_lf__0\(5 downto 0),
      I2 => I2,
      I3 => n_0_rxeq_preset_valid_reg,
      I4(2) => \n_0_FSM_sequential_fsm_rx_reg[2]\,
      I4(1) => \n_0_FSM_sequential_fsm_rx_reg[1]\,
      I4(0) => \n_0_FSM_sequential_fsm_rx_reg[0]\,
      I5 => \n_0_FSM_sequential_fsm_rx[1]_i_3__1\,
      I6 => n_0_rxeq_adapt_done_reg_reg,
      I7 => n_0_rxeq_lffs_sel_reg,
      I8(2 downto 0) => \rxeq_preset__0\(2 downto 0),
      I9(3 downto 0) => \rxeq_txpreset__0\(3 downto 0),
      O1(17 downto 0) => rxeq_new_txcoeff(17 downto 0),
      O2 => n_23_rxeq_scan_i,
      O22 => \^o22\,
      O3 => n_24_rxeq_scan_i,
      O4 => n_25_rxeq_scan_i,
      Q(2) => \n_0_rxeq_cnt_reg[2]\,
      Q(1) => \n_0_rxeq_cnt_reg[1]\,
      Q(0) => \n_0_rxeq_cnt_reg[0]\,
      \out\(1 downto 0) => rxeq_control_reg2(1 downto 0),
      \p_0_in__0\ => \p_0_in__0\,
      rxeq_done => rxeq_done,
      rxeq_new_txcoeff_req => rxeq_new_txcoeff_req
    );
\rxeq_txcoeff[0]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => \n_0_rxeq_txcoeff_reg[6]\,
      I1 => \n_0_FSM_sequential_fsm_rx_reg[0]\,
      I2 => \n_0_FSM_sequential_fsm_rx_reg[2]\,
      O => rxeq_txcoeff(0)
    );
\rxeq_txcoeff[10]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => \n_0_rxeq_txcoeff_reg[16]\,
      I1 => \n_0_FSM_sequential_fsm_rx_reg[0]\,
      I2 => \n_0_FSM_sequential_fsm_rx_reg[2]\,
      O => rxeq_txcoeff(10)
    );
\rxeq_txcoeff[11]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => \n_0_rxeq_txcoeff_reg[17]\,
      I1 => \n_0_FSM_sequential_fsm_rx_reg[0]\,
      I2 => \n_0_FSM_sequential_fsm_rx_reg[2]\,
      O => rxeq_txcoeff(11)
    );
\rxeq_txcoeff[12]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => txeq_deemph_reg2(0),
      I1 => \n_0_FSM_sequential_fsm_rx_reg[0]\,
      I2 => \n_0_FSM_sequential_fsm_rx_reg[2]\,
      O => rxeq_txcoeff(12)
    );
\rxeq_txcoeff[13]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => txeq_deemph_reg2(1),
      I1 => \n_0_FSM_sequential_fsm_rx_reg[0]\,
      I2 => \n_0_FSM_sequential_fsm_rx_reg[2]\,
      O => rxeq_txcoeff(13)
    );
\rxeq_txcoeff[14]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => txeq_deemph_reg2(2),
      I1 => \n_0_FSM_sequential_fsm_rx_reg[0]\,
      I2 => \n_0_FSM_sequential_fsm_rx_reg[2]\,
      O => rxeq_txcoeff(14)
    );
\rxeq_txcoeff[15]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => txeq_deemph_reg2(3),
      I1 => \n_0_FSM_sequential_fsm_rx_reg[0]\,
      I2 => \n_0_FSM_sequential_fsm_rx_reg[2]\,
      O => rxeq_txcoeff(15)
    );
\rxeq_txcoeff[16]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => \n_0_FSM_sequential_fsm_rx_reg[0]\,
      I1 => txeq_deemph_reg2(4),
      I2 => \n_0_FSM_sequential_fsm_rx_reg[2]\,
      O => rxeq_txcoeff(16)
    );
\rxeq_txcoeff[17]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => \n_0_FSM_sequential_fsm_rx_reg[0]\,
      I1 => txeq_deemph_reg2(5),
      I2 => \n_0_FSM_sequential_fsm_rx_reg[2]\,
      O => rxeq_txcoeff(17)
    );
\rxeq_txcoeff[1]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => \n_0_rxeq_txcoeff_reg[7]\,
      I1 => \n_0_FSM_sequential_fsm_rx_reg[0]\,
      I2 => \n_0_FSM_sequential_fsm_rx_reg[2]\,
      O => rxeq_txcoeff(1)
    );
\rxeq_txcoeff[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => \n_0_rxeq_txcoeff_reg[8]\,
      I1 => \n_0_FSM_sequential_fsm_rx_reg[0]\,
      I2 => \n_0_FSM_sequential_fsm_rx_reg[2]\,
      O => rxeq_txcoeff(2)
    );
\rxeq_txcoeff[3]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => \n_0_rxeq_txcoeff_reg[9]\,
      I1 => \n_0_FSM_sequential_fsm_rx_reg[0]\,
      I2 => \n_0_FSM_sequential_fsm_rx_reg[2]\,
      O => rxeq_txcoeff(3)
    );
\rxeq_txcoeff[4]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => \n_0_rxeq_txcoeff_reg[10]\,
      I1 => \n_0_FSM_sequential_fsm_rx_reg[0]\,
      I2 => \n_0_FSM_sequential_fsm_rx_reg[2]\,
      O => rxeq_txcoeff(4)
    );
\rxeq_txcoeff[5]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => \n_0_rxeq_txcoeff_reg[11]\,
      I1 => \n_0_FSM_sequential_fsm_rx_reg[0]\,
      I2 => \n_0_FSM_sequential_fsm_rx_reg[2]\,
      O => rxeq_txcoeff(5)
    );
\rxeq_txcoeff[6]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => \n_0_rxeq_txcoeff_reg[12]\,
      I1 => \n_0_FSM_sequential_fsm_rx_reg[0]\,
      I2 => \n_0_FSM_sequential_fsm_rx_reg[2]\,
      O => rxeq_txcoeff(6)
    );
\rxeq_txcoeff[7]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => \n_0_rxeq_txcoeff_reg[13]\,
      I1 => \n_0_FSM_sequential_fsm_rx_reg[0]\,
      I2 => \n_0_FSM_sequential_fsm_rx_reg[2]\,
      O => rxeq_txcoeff(7)
    );
\rxeq_txcoeff[8]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => \n_0_rxeq_txcoeff_reg[14]\,
      I1 => \n_0_FSM_sequential_fsm_rx_reg[0]\,
      I2 => \n_0_FSM_sequential_fsm_rx_reg[2]\,
      O => rxeq_txcoeff(8)
    );
\rxeq_txcoeff[9]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => \n_0_rxeq_txcoeff_reg[15]\,
      I1 => \n_0_FSM_sequential_fsm_rx_reg[0]\,
      I2 => \n_0_FSM_sequential_fsm_rx_reg[2]\,
      O => rxeq_txcoeff(9)
    );
\rxeq_txcoeff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \n_0_rxeq_txpreset[3]_i_1__1\,
      D => rxeq_txcoeff(0),
      Q => \rxeq_txcoeff__0\(0),
      R => \p_0_in__0\
    );
\rxeq_txcoeff_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \n_0_rxeq_txpreset[3]_i_1__1\,
      D => rxeq_txcoeff(10),
      Q => \n_0_rxeq_txcoeff_reg[10]\,
      R => \p_0_in__0\
    );
\rxeq_txcoeff_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \n_0_rxeq_txpreset[3]_i_1__1\,
      D => rxeq_txcoeff(11),
      Q => \n_0_rxeq_txcoeff_reg[11]\,
      R => \p_0_in__0\
    );
\rxeq_txcoeff_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \n_0_rxeq_txpreset[3]_i_1__1\,
      D => rxeq_txcoeff(12),
      Q => \n_0_rxeq_txcoeff_reg[12]\,
      R => \p_0_in__0\
    );
\rxeq_txcoeff_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \n_0_rxeq_txpreset[3]_i_1__1\,
      D => rxeq_txcoeff(13),
      Q => \n_0_rxeq_txcoeff_reg[13]\,
      R => \p_0_in__0\
    );
\rxeq_txcoeff_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \n_0_rxeq_txpreset[3]_i_1__1\,
      D => rxeq_txcoeff(14),
      Q => \n_0_rxeq_txcoeff_reg[14]\,
      R => \p_0_in__0\
    );
\rxeq_txcoeff_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \n_0_rxeq_txpreset[3]_i_1__1\,
      D => rxeq_txcoeff(15),
      Q => \n_0_rxeq_txcoeff_reg[15]\,
      R => \p_0_in__0\
    );
\rxeq_txcoeff_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \n_0_rxeq_txpreset[3]_i_1__1\,
      D => rxeq_txcoeff(16),
      Q => \n_0_rxeq_txcoeff_reg[16]\,
      R => \p_0_in__0\
    );
\rxeq_txcoeff_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \n_0_rxeq_txpreset[3]_i_1__1\,
      D => rxeq_txcoeff(17),
      Q => \n_0_rxeq_txcoeff_reg[17]\,
      R => \p_0_in__0\
    );
\rxeq_txcoeff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \n_0_rxeq_txpreset[3]_i_1__1\,
      D => rxeq_txcoeff(1),
      Q => \rxeq_txcoeff__0\(1),
      R => \p_0_in__0\
    );
\rxeq_txcoeff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \n_0_rxeq_txpreset[3]_i_1__1\,
      D => rxeq_txcoeff(2),
      Q => \rxeq_txcoeff__0\(2),
      R => \p_0_in__0\
    );
\rxeq_txcoeff_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \n_0_rxeq_txpreset[3]_i_1__1\,
      D => rxeq_txcoeff(3),
      Q => \rxeq_txcoeff__0\(3),
      R => \p_0_in__0\
    );
\rxeq_txcoeff_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \n_0_rxeq_txpreset[3]_i_1__1\,
      D => rxeq_txcoeff(4),
      Q => \rxeq_txcoeff__0\(4),
      R => \p_0_in__0\
    );
\rxeq_txcoeff_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \n_0_rxeq_txpreset[3]_i_1__1\,
      D => rxeq_txcoeff(5),
      Q => \rxeq_txcoeff__0\(5),
      R => \p_0_in__0\
    );
\rxeq_txcoeff_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \n_0_rxeq_txpreset[3]_i_1__1\,
      D => rxeq_txcoeff(6),
      Q => \n_0_rxeq_txcoeff_reg[6]\,
      R => \p_0_in__0\
    );
\rxeq_txcoeff_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \n_0_rxeq_txpreset[3]_i_1__1\,
      D => rxeq_txcoeff(7),
      Q => \n_0_rxeq_txcoeff_reg[7]\,
      R => \p_0_in__0\
    );
\rxeq_txcoeff_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \n_0_rxeq_txpreset[3]_i_1__1\,
      D => rxeq_txcoeff(8),
      Q => \n_0_rxeq_txcoeff_reg[8]\,
      R => \p_0_in__0\
    );
\rxeq_txcoeff_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \n_0_rxeq_txpreset[3]_i_1__1\,
      D => rxeq_txcoeff(9),
      Q => \n_0_rxeq_txcoeff_reg[9]\,
      R => \p_0_in__0\
    );
\rxeq_txpreset[0]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => \n_0_FSM_sequential_fsm_rx_reg[0]\,
      I1 => rxeq_txpreset_reg2(0),
      I2 => \n_0_FSM_sequential_fsm_rx_reg[2]\,
      O => rxeq_txpreset(0)
    );
\rxeq_txpreset[1]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => \n_0_FSM_sequential_fsm_rx_reg[0]\,
      I1 => rxeq_txpreset_reg2(1),
      I2 => \n_0_FSM_sequential_fsm_rx_reg[2]\,
      O => rxeq_txpreset(1)
    );
\rxeq_txpreset[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => \n_0_FSM_sequential_fsm_rx_reg[0]\,
      I1 => rxeq_txpreset_reg2(2),
      I2 => \n_0_FSM_sequential_fsm_rx_reg[2]\,
      O => rxeq_txpreset(2)
    );
\rxeq_txpreset[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F045"
    )
    port map (
      I0 => \n_0_FSM_sequential_fsm_rx_reg[2]\,
      I1 => rxeq_control_reg2(1),
      I2 => \n_0_FSM_sequential_fsm_rx_reg[0]\,
      I3 => \n_0_FSM_sequential_fsm_rx_reg[1]\,
      O => \n_0_rxeq_txpreset[3]_i_1__1\
    );
\rxeq_txpreset[3]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => \n_0_FSM_sequential_fsm_rx_reg[0]\,
      I1 => rxeq_txpreset_reg2(3),
      I2 => \n_0_FSM_sequential_fsm_rx_reg[2]\,
      O => rxeq_txpreset(3)
    );
\rxeq_txpreset_reg1_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => PIPE_RXEQ_TXPRESET(0),
      Q => rxeq_txpreset_reg1(0),
      R => \p_0_in__0\
    );
\rxeq_txpreset_reg1_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => PIPE_RXEQ_TXPRESET(1),
      Q => rxeq_txpreset_reg1(1),
      R => \p_0_in__0\
    );
\rxeq_txpreset_reg1_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => PIPE_RXEQ_TXPRESET(2),
      Q => rxeq_txpreset_reg1(2),
      R => \p_0_in__0\
    );
\rxeq_txpreset_reg1_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => PIPE_RXEQ_TXPRESET(3),
      Q => rxeq_txpreset_reg1(3),
      R => \p_0_in__0\
    );
\rxeq_txpreset_reg2_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => rxeq_txpreset_reg1(0),
      Q => rxeq_txpreset_reg2(0),
      R => \p_0_in__0\
    );
\rxeq_txpreset_reg2_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => rxeq_txpreset_reg1(1),
      Q => rxeq_txpreset_reg2(1),
      R => \p_0_in__0\
    );
\rxeq_txpreset_reg2_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => rxeq_txpreset_reg1(2),
      Q => rxeq_txpreset_reg2(2),
      R => \p_0_in__0\
    );
\rxeq_txpreset_reg2_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => rxeq_txpreset_reg1(3),
      Q => rxeq_txpreset_reg2(3),
      R => \p_0_in__0\
    );
\rxeq_txpreset_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \n_0_rxeq_txpreset[3]_i_1__1\,
      D => rxeq_txpreset(0),
      Q => \rxeq_txpreset__0\(0),
      R => \p_0_in__0\
    );
\rxeq_txpreset_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \n_0_rxeq_txpreset[3]_i_1__1\,
      D => rxeq_txpreset(1),
      Q => \rxeq_txpreset__0\(1),
      R => \p_0_in__0\
    );
\rxeq_txpreset_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \n_0_rxeq_txpreset[3]_i_1__1\,
      D => rxeq_txpreset(2),
      Q => \rxeq_txpreset__0\(2),
      R => \p_0_in__0\
    );
\rxeq_txpreset_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \n_0_rxeq_txpreset[3]_i_1__1\,
      D => rxeq_txpreset(3),
      Q => \rxeq_txpreset__0\(3),
      R => \p_0_in__0\
    );
rxeq_user_en_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => '0',
      Q => rxeq_user_en_reg1,
      R => \p_0_in__0\
    );
rxeq_user_en_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => rxeq_user_en_reg1,
      Q => rxeq_user_en_reg2,
      R => \p_0_in__0\
    );
rxeq_user_mode_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => '0',
      Q => rxeq_user_mode_reg1,
      R => \p_0_in__0\
    );
rxeq_user_mode_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => rxeq_user_mode_reg1,
      Q => rxeq_user_mode_reg2,
      R => \p_0_in__0\
    );
\rxeq_user_txcoeff_reg1_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => '0',
      Q => rxeq_user_txcoeff_reg1(0),
      R => \p_0_in__0\
    );
\rxeq_user_txcoeff_reg1_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => '0',
      Q => rxeq_user_txcoeff_reg1(10),
      R => \p_0_in__0\
    );
\rxeq_user_txcoeff_reg1_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => '0',
      Q => rxeq_user_txcoeff_reg1(11),
      R => \p_0_in__0\
    );
\rxeq_user_txcoeff_reg1_reg[12]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => '0',
      Q => rxeq_user_txcoeff_reg1(12),
      R => \p_0_in__0\
    );
\rxeq_user_txcoeff_reg1_reg[13]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => '0',
      Q => rxeq_user_txcoeff_reg1(13),
      R => \p_0_in__0\
    );
\rxeq_user_txcoeff_reg1_reg[14]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => '0',
      Q => rxeq_user_txcoeff_reg1(14),
      R => \p_0_in__0\
    );
\rxeq_user_txcoeff_reg1_reg[15]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => '0',
      Q => rxeq_user_txcoeff_reg1(15),
      R => \p_0_in__0\
    );
\rxeq_user_txcoeff_reg1_reg[16]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => '0',
      Q => rxeq_user_txcoeff_reg1(16),
      R => \p_0_in__0\
    );
\rxeq_user_txcoeff_reg1_reg[17]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => '0',
      Q => rxeq_user_txcoeff_reg1(17),
      R => \p_0_in__0\
    );
\rxeq_user_txcoeff_reg1_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => '0',
      Q => rxeq_user_txcoeff_reg1(1),
      R => \p_0_in__0\
    );
\rxeq_user_txcoeff_reg1_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => '0',
      Q => rxeq_user_txcoeff_reg1(2),
      R => \p_0_in__0\
    );
\rxeq_user_txcoeff_reg1_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => '0',
      Q => rxeq_user_txcoeff_reg1(3),
      R => \p_0_in__0\
    );
\rxeq_user_txcoeff_reg1_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => '0',
      Q => rxeq_user_txcoeff_reg1(4),
      R => \p_0_in__0\
    );
\rxeq_user_txcoeff_reg1_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => '0',
      Q => rxeq_user_txcoeff_reg1(5),
      R => \p_0_in__0\
    );
\rxeq_user_txcoeff_reg1_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => '0',
      Q => rxeq_user_txcoeff_reg1(6),
      R => \p_0_in__0\
    );
\rxeq_user_txcoeff_reg1_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => '0',
      Q => rxeq_user_txcoeff_reg1(7),
      R => \p_0_in__0\
    );
\rxeq_user_txcoeff_reg1_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => '0',
      Q => rxeq_user_txcoeff_reg1(8),
      R => \p_0_in__0\
    );
\rxeq_user_txcoeff_reg1_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => '0',
      Q => rxeq_user_txcoeff_reg1(9),
      R => \p_0_in__0\
    );
\rxeq_user_txcoeff_reg2_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => rxeq_user_txcoeff_reg1(0),
      Q => rxeq_user_txcoeff_reg2(0),
      R => \p_0_in__0\
    );
\rxeq_user_txcoeff_reg2_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => rxeq_user_txcoeff_reg1(10),
      Q => rxeq_user_txcoeff_reg2(10),
      R => \p_0_in__0\
    );
\rxeq_user_txcoeff_reg2_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => rxeq_user_txcoeff_reg1(11),
      Q => rxeq_user_txcoeff_reg2(11),
      R => \p_0_in__0\
    );
\rxeq_user_txcoeff_reg2_reg[12]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => rxeq_user_txcoeff_reg1(12),
      Q => rxeq_user_txcoeff_reg2(12),
      R => \p_0_in__0\
    );
\rxeq_user_txcoeff_reg2_reg[13]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => rxeq_user_txcoeff_reg1(13),
      Q => rxeq_user_txcoeff_reg2(13),
      R => \p_0_in__0\
    );
\rxeq_user_txcoeff_reg2_reg[14]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => rxeq_user_txcoeff_reg1(14),
      Q => rxeq_user_txcoeff_reg2(14),
      R => \p_0_in__0\
    );
\rxeq_user_txcoeff_reg2_reg[15]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => rxeq_user_txcoeff_reg1(15),
      Q => rxeq_user_txcoeff_reg2(15),
      R => \p_0_in__0\
    );
\rxeq_user_txcoeff_reg2_reg[16]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => rxeq_user_txcoeff_reg1(16),
      Q => rxeq_user_txcoeff_reg2(16),
      R => \p_0_in__0\
    );
\rxeq_user_txcoeff_reg2_reg[17]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => rxeq_user_txcoeff_reg1(17),
      Q => rxeq_user_txcoeff_reg2(17),
      R => \p_0_in__0\
    );
\rxeq_user_txcoeff_reg2_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => rxeq_user_txcoeff_reg1(1),
      Q => rxeq_user_txcoeff_reg2(1),
      R => \p_0_in__0\
    );
\rxeq_user_txcoeff_reg2_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => rxeq_user_txcoeff_reg1(2),
      Q => rxeq_user_txcoeff_reg2(2),
      R => \p_0_in__0\
    );
\rxeq_user_txcoeff_reg2_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => rxeq_user_txcoeff_reg1(3),
      Q => rxeq_user_txcoeff_reg2(3),
      R => \p_0_in__0\
    );
\rxeq_user_txcoeff_reg2_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => rxeq_user_txcoeff_reg1(4),
      Q => rxeq_user_txcoeff_reg2(4),
      R => \p_0_in__0\
    );
\rxeq_user_txcoeff_reg2_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => rxeq_user_txcoeff_reg1(5),
      Q => rxeq_user_txcoeff_reg2(5),
      R => \p_0_in__0\
    );
\rxeq_user_txcoeff_reg2_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => rxeq_user_txcoeff_reg1(6),
      Q => rxeq_user_txcoeff_reg2(6),
      R => \p_0_in__0\
    );
\rxeq_user_txcoeff_reg2_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => rxeq_user_txcoeff_reg1(7),
      Q => rxeq_user_txcoeff_reg2(7),
      R => \p_0_in__0\
    );
\rxeq_user_txcoeff_reg2_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => rxeq_user_txcoeff_reg1(8),
      Q => rxeq_user_txcoeff_reg2(8),
      R => \p_0_in__0\
    );
\rxeq_user_txcoeff_reg2_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => rxeq_user_txcoeff_reg1(9),
      Q => rxeq_user_txcoeff_reg2(9),
      R => \p_0_in__0\
    );
\txeq_control_reg1_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => PIPE_TXEQ_CONTROL(0),
      Q => txeq_control_reg1(0),
      R => \p_0_in__0\
    );
\txeq_control_reg1_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => PIPE_TXEQ_CONTROL(1),
      Q => txeq_control_reg1(1),
      R => \p_0_in__0\
    );
\txeq_control_reg2_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => txeq_control_reg1(0),
      Q => txeq_control_reg2(0),
      R => \p_0_in__0\
    );
\txeq_control_reg2_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => txeq_control_reg1(1),
      Q => txeq_control_reg2(1),
      R => \p_0_in__0\
    );
\txeq_deemph_reg1_reg[0]\: unisim.vcomponents.FDSE
    port map (
      C => I2,
      CE => '1',
      D => PIPE_TXEQ_DEEMPH(0),
      Q => txeq_deemph_reg1(0),
      S => \p_0_in__0\
    );
\txeq_deemph_reg1_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => PIPE_TXEQ_DEEMPH(1),
      Q => txeq_deemph_reg1(1),
      R => \p_0_in__0\
    );
\txeq_deemph_reg1_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => PIPE_TXEQ_DEEMPH(2),
      Q => txeq_deemph_reg1(2),
      R => \p_0_in__0\
    );
\txeq_deemph_reg1_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => PIPE_TXEQ_DEEMPH(3),
      Q => txeq_deemph_reg1(3),
      R => \p_0_in__0\
    );
\txeq_deemph_reg1_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => PIPE_TXEQ_DEEMPH(4),
      Q => txeq_deemph_reg1(4),
      R => \p_0_in__0\
    );
\txeq_deemph_reg1_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => PIPE_TXEQ_DEEMPH(5),
      Q => txeq_deemph_reg1(5),
      R => \p_0_in__0\
    );
\txeq_deemph_reg2_reg[0]\: unisim.vcomponents.FDSE
    port map (
      C => I2,
      CE => '1',
      D => txeq_deemph_reg1(0),
      Q => txeq_deemph_reg2(0),
      S => \p_0_in__0\
    );
\txeq_deemph_reg2_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => txeq_deemph_reg1(1),
      Q => txeq_deemph_reg2(1),
      R => \p_0_in__0\
    );
\txeq_deemph_reg2_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => txeq_deemph_reg1(2),
      Q => txeq_deemph_reg2(2),
      R => \p_0_in__0\
    );
\txeq_deemph_reg2_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => txeq_deemph_reg1(3),
      Q => txeq_deemph_reg2(3),
      R => \p_0_in__0\
    );
\txeq_deemph_reg2_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => txeq_deemph_reg1(4),
      Q => txeq_deemph_reg2(4),
      R => \p_0_in__0\
    );
\txeq_deemph_reg2_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => txeq_deemph_reg1(5),
      Q => txeq_deemph_reg2(5),
      R => \p_0_in__0\
    );
txeq_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => '1',
      D => \n_0_FSM_onehot_fsm_tx_reg[6]\,
      Q => PIPE_TXEQ_DONE(0),
      R => \p_0_in__0\
    );
\txeq_preset[0]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001000"
    )
    port map (
      I0 => txeq_preset_reg2(2),
      I1 => txeq_preset_reg2(1),
      I2 => txeq_preset_reg2(3),
      I3 => txeq_preset_reg2(0),
      I4 => I1,
      O => \n_0_txeq_preset[0]_i_1__1\
    );
\txeq_preset[10]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEABBABB"
    )
    port map (
      I0 => I1,
      I1 => txeq_preset_reg2(0),
      I2 => txeq_preset_reg2(3),
      I3 => txeq_preset_reg2(1),
      I4 => txeq_preset_reg2(2),
      O => \n_0_txeq_preset[10]_i_1__1\
    );
\txeq_preset[11]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEAABABB"
    )
    port map (
      I0 => I1,
      I1 => txeq_preset_reg2(0),
      I2 => txeq_preset_reg2(3),
      I3 => txeq_preset_reg2(1),
      I4 => txeq_preset_reg2(2),
      O => \n_0_txeq_preset[11]_i_1__1\
    );
\txeq_preset[12]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001574"
    )
    port map (
      I0 => txeq_preset_reg2(3),
      I1 => txeq_preset_reg2(1),
      I2 => txeq_preset_reg2(0),
      I3 => txeq_preset_reg2(2),
      I4 => I1,
      O => \n_0_txeq_preset[12]_i_1__1\
    );
\txeq_preset[13]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001004"
    )
    port map (
      I0 => txeq_preset_reg2(2),
      I1 => txeq_preset_reg2(0),
      I2 => txeq_preset_reg2(1),
      I3 => txeq_preset_reg2(3),
      I4 => I1,
      O => \n_0_txeq_preset[13]_i_1__1\
    );
\txeq_preset[14]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000410"
    )
    port map (
      I0 => txeq_preset_reg2(2),
      I1 => txeq_preset_reg2(0),
      I2 => txeq_preset_reg2(3),
      I3 => txeq_preset_reg2(1),
      I4 => I1,
      O => \n_0_txeq_preset[14]_i_1__1\
    );
\txeq_preset[15]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAAB"
    )
    port map (
      I0 => I1,
      I1 => txeq_preset_reg2(2),
      I2 => txeq_preset_reg2(1),
      I3 => txeq_preset_reg2(3),
      O => \n_0_txeq_preset[15]_i_1__1\
    );
\txeq_preset[16]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0014"
    )
    port map (
      I0 => txeq_preset_reg2(2),
      I1 => txeq_preset_reg2(0),
      I2 => txeq_preset_reg2(3),
      I3 => I1,
      O => \n_0_txeq_preset[16]_i_1__1\
    );
\txeq_preset[17]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_tx_reg[3]\,
      I1 => I1,
      O => \n_0_txeq_preset[17]_i_1__0\
    );
\txeq_preset[17]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAEABABB"
    )
    port map (
      I0 => I1,
      I1 => txeq_preset_reg2(0),
      I2 => txeq_preset_reg2(1),
      I3 => txeq_preset_reg2(3),
      I4 => txeq_preset_reg2(2),
      O => \n_0_txeq_preset[17]_i_2__1\
    );
\txeq_preset[1]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001004"
    )
    port map (
      I0 => txeq_preset_reg2(0),
      I1 => txeq_preset_reg2(3),
      I2 => txeq_preset_reg2(1),
      I3 => txeq_preset_reg2(2),
      I4 => I1,
      O => \n_0_txeq_preset[1]_i_1__1\
    );
\txeq_preset[2]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00C8"
    )
    port map (
      I0 => txeq_preset_reg2(0),
      I1 => txeq_preset_reg2(3),
      I2 => txeq_preset_reg2(2),
      I3 => I1,
      O => \n_0_txeq_preset[2]_i_1__1\
    );
\txeq_preset[3]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00003424"
    )
    port map (
      I0 => txeq_preset_reg2(1),
      I1 => txeq_preset_reg2(3),
      I2 => txeq_preset_reg2(2),
      I3 => txeq_preset_reg2(0),
      I4 => I1,
      O => \n_0_txeq_preset[3]_i_1__1\
    );
\txeq_preset[7]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000408"
    )
    port map (
      I0 => txeq_preset_reg2(0),
      I1 => txeq_preset_reg2(1),
      I2 => txeq_preset_reg2(3),
      I3 => txeq_preset_reg2(2),
      I4 => I1,
      O => \n_0_txeq_preset[7]_i_1__1\
    );
\txeq_preset[8]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAEBBFB"
    )
    port map (
      I0 => I1,
      I1 => txeq_preset_reg2(1),
      I2 => txeq_preset_reg2(0),
      I3 => txeq_preset_reg2(3),
      I4 => txeq_preset_reg2(2),
      O => \n_0_txeq_preset[8]_i_1__1\
    );
\txeq_preset[9]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEAEBABB"
    )
    port map (
      I0 => I1,
      I1 => txeq_preset_reg2(0),
      I2 => txeq_preset_reg2(3),
      I3 => txeq_preset_reg2(1),
      I4 => txeq_preset_reg2(2),
      O => \n_0_txeq_preset[9]_i_1__1\
    );
txeq_preset_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => '1',
      D => \n_0_FSM_onehot_fsm_tx_reg[3]\,
      Q => txeq_preset_done,
      R => \p_0_in__0\
    );
\txeq_preset_reg1_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => PIPE_TXEQ_PRESET(0),
      Q => txeq_preset_reg1(0),
      R => \p_0_in__0\
    );
\txeq_preset_reg1_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => PIPE_TXEQ_PRESET(1),
      Q => txeq_preset_reg1(1),
      R => \p_0_in__0\
    );
\txeq_preset_reg1_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => PIPE_TXEQ_PRESET(2),
      Q => txeq_preset_reg1(2),
      R => \p_0_in__0\
    );
\txeq_preset_reg1_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => PIPE_TXEQ_PRESET(3),
      Q => txeq_preset_reg1(3),
      R => \p_0_in__0\
    );
\txeq_preset_reg2_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => txeq_preset_reg1(0),
      Q => txeq_preset_reg2(0),
      R => \p_0_in__0\
    );
\txeq_preset_reg2_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => txeq_preset_reg1(1),
      Q => txeq_preset_reg2(1),
      R => \p_0_in__0\
    );
\txeq_preset_reg2_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => txeq_preset_reg1(2),
      Q => txeq_preset_reg2(2),
      R => \p_0_in__0\
    );
\txeq_preset_reg2_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => '1',
      D => txeq_preset_reg1(3),
      Q => txeq_preset_reg2(3),
      R => \p_0_in__0\
    );
\txeq_preset_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \n_0_txeq_preset[17]_i_1__0\,
      D => \n_0_txeq_preset[0]_i_1__1\,
      Q => \n_0_txeq_preset_reg[0]\,
      R => '0'
    );
\txeq_preset_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \n_0_txeq_preset[17]_i_1__0\,
      D => \n_0_txeq_preset[10]_i_1__1\,
      Q => \n_0_txeq_preset_reg[10]\,
      R => '0'
    );
\txeq_preset_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \n_0_txeq_preset[17]_i_1__0\,
      D => \n_0_txeq_preset[11]_i_1__1\,
      Q => \n_0_txeq_preset_reg[11]\,
      R => '0'
    );
\txeq_preset_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \n_0_txeq_preset[17]_i_1__0\,
      D => \n_0_txeq_preset[12]_i_1__1\,
      Q => \n_0_txeq_preset_reg[12]\,
      R => '0'
    );
\txeq_preset_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \n_0_txeq_preset[17]_i_1__0\,
      D => \n_0_txeq_preset[13]_i_1__1\,
      Q => \n_0_txeq_preset_reg[13]\,
      R => '0'
    );
\txeq_preset_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \n_0_txeq_preset[17]_i_1__0\,
      D => \n_0_txeq_preset[14]_i_1__1\,
      Q => \n_0_txeq_preset_reg[14]\,
      R => '0'
    );
\txeq_preset_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \n_0_txeq_preset[17]_i_1__0\,
      D => \n_0_txeq_preset[15]_i_1__1\,
      Q => \n_0_txeq_preset_reg[15]\,
      R => '0'
    );
\txeq_preset_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \n_0_txeq_preset[17]_i_1__0\,
      D => \n_0_txeq_preset[16]_i_1__1\,
      Q => \n_0_txeq_preset_reg[16]\,
      R => '0'
    );
\txeq_preset_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \n_0_txeq_preset[17]_i_1__0\,
      D => \n_0_txeq_preset[17]_i_2__1\,
      Q => \n_0_txeq_preset_reg[17]\,
      R => '0'
    );
\txeq_preset_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \n_0_txeq_preset[17]_i_1__0\,
      D => \n_0_txeq_preset[1]_i_1__1\,
      Q => \n_0_txeq_preset_reg[1]\,
      R => '0'
    );
\txeq_preset_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \n_0_txeq_preset[17]_i_1__0\,
      D => \n_0_txeq_preset[2]_i_1__1\,
      Q => \n_0_txeq_preset_reg[2]\,
      R => '0'
    );
\txeq_preset_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \n_0_txeq_preset[17]_i_1__0\,
      D => \n_0_txeq_preset[3]_i_1__1\,
      Q => \n_0_txeq_preset_reg[3]\,
      R => '0'
    );
\txeq_preset_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \n_0_txeq_preset[17]_i_1__0\,
      D => '0',
      Q => \n_0_txeq_preset_reg[4]\,
      R => '0'
    );
\txeq_preset_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \n_0_txeq_preset[17]_i_1__0\,
      D => '0',
      Q => \n_0_txeq_preset_reg[5]\,
      R => '0'
    );
\txeq_preset_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \n_0_txeq_preset[17]_i_1__0\,
      D => '0',
      Q => \n_0_txeq_preset_reg[6]\,
      R => '0'
    );
\txeq_preset_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \n_0_txeq_preset[17]_i_1__0\,
      D => \n_0_txeq_preset[7]_i_1__1\,
      Q => \n_0_txeq_preset_reg[7]\,
      R => '0'
    );
\txeq_preset_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \n_0_txeq_preset[17]_i_1__0\,
      D => \n_0_txeq_preset[8]_i_1__1\,
      Q => \n_0_txeq_preset_reg[8]\,
      R => '0'
    );
\txeq_preset_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \n_0_txeq_preset[17]_i_1__0\,
      D => \n_0_txeq_preset[9]_i_1__1\,
      Q => \n_0_txeq_preset_reg[9]\,
      R => '0'
    );
\txeq_txcoeff[0]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => \n_0_txeq_preset_reg[0]\,
      I1 => \n_0_FSM_onehot_fsm_tx_reg[3]\,
      I2 => \n_0_txeq_txcoeff[0]_i_2__1\,
      O => \n_0_txeq_txcoeff[0]_i_1__1\
    );
\txeq_txcoeff[0]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0800FB000800"
    )
    port map (
      I0 => \^eq_txeq_deemph_out\(5),
      I1 => \n_0_txeq_txcoeff_cnt_reg[0]\,
      I2 => \n_0_txeq_txcoeff_cnt_reg[1]\,
      I3 => \n_0_FSM_onehot_fsm_tx_reg[4]\,
      I4 => \n_0_txeq_txcoeff_reg[6]\,
      I5 => \n_0_FSM_onehot_fsm_tx_reg[1]\,
      O => \n_0_txeq_txcoeff[0]_i_2__1\
    );
\txeq_txcoeff[10]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
    port map (
      I0 => \n_0_txeq_txcoeff[10]_i_2__1\,
      I1 => \n_0_FSM_onehot_fsm_tx_reg[3]\,
      I2 => \n_0_txeq_preset_reg[10]\,
      I3 => \n_0_FSM_onehot_fsm_tx_reg[1]\,
      I4 => \^eq_txeq_deemph_out\(13),
      O => \n_0_txeq_txcoeff[10]_i_1__1\
    );
\txeq_txcoeff[10]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAC00AC00AC00"
    )
    port map (
      I0 => \^eq_txeq_deemph_out\(14),
      I1 => \^eq_txeq_deemph_out\(13),
      I2 => \n_0_txeq_txcoeff[10]_i_3__1\,
      I3 => \n_0_FSM_onehot_fsm_tx_reg[4]\,
      I4 => \^eq_txeq_deemph_out\(7),
      I5 => \n_0_FSM_onehot_fsm_tx_reg[7]\,
      O => \n_0_txeq_txcoeff[10]_i_2__1\
    );
\txeq_txcoeff[10]_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_txeq_txcoeff_cnt_reg[0]\,
      I1 => \n_0_txeq_txcoeff_cnt_reg[1]\,
      O => \n_0_txeq_txcoeff[10]_i_3__1\
    );
\txeq_txcoeff[11]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
    port map (
      I0 => \n_0_txeq_txcoeff[11]_i_2__1\,
      I1 => \n_0_FSM_onehot_fsm_tx_reg[3]\,
      I2 => \n_0_txeq_preset_reg[11]\,
      I3 => \n_0_FSM_onehot_fsm_tx_reg[1]\,
      I4 => \^eq_txeq_deemph_out\(14),
      O => \n_0_txeq_txcoeff[11]_i_1__1\
    );
\txeq_txcoeff[11]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAC00AC00AC00"
    )
    port map (
      I0 => \^eq_txeq_deemph_out\(15),
      I1 => \^eq_txeq_deemph_out\(14),
      I2 => \n_0_txeq_txcoeff[11]_i_3__1\,
      I3 => \n_0_FSM_onehot_fsm_tx_reg[4]\,
      I4 => \^eq_txeq_deemph_out\(8),
      I5 => \n_0_FSM_onehot_fsm_tx_reg[7]\,
      O => \n_0_txeq_txcoeff[11]_i_2__1\
    );
\txeq_txcoeff[11]_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_txeq_txcoeff_cnt_reg[0]\,
      I1 => \n_0_txeq_txcoeff_cnt_reg[1]\,
      O => \n_0_txeq_txcoeff[11]_i_3__1\
    );
\txeq_txcoeff[12]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
    port map (
      I0 => \n_0_txeq_txcoeff[12]_i_2__1\,
      I1 => \n_0_FSM_onehot_fsm_tx_reg[3]\,
      I2 => \n_0_txeq_preset_reg[12]\,
      I3 => \n_0_FSM_onehot_fsm_tx_reg[1]\,
      I4 => \^eq_txeq_deemph_out\(15),
      O => \n_0_txeq_txcoeff[12]_i_1__1\
    );
\txeq_txcoeff[12]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAC00AC00AC00"
    )
    port map (
      I0 => txeq_deemph_reg2(0),
      I1 => \^eq_txeq_deemph_out\(15),
      I2 => \n_0_txeq_txcoeff[12]_i_3__1\,
      I3 => \n_0_FSM_onehot_fsm_tx_reg[4]\,
      I4 => \^eq_txeq_deemph_out\(9),
      I5 => \n_0_FSM_onehot_fsm_tx_reg[7]\,
      O => \n_0_txeq_txcoeff[12]_i_2__1\
    );
\txeq_txcoeff[12]_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_txeq_txcoeff_cnt_reg[0]\,
      I1 => \n_0_txeq_txcoeff_cnt_reg[1]\,
      O => \n_0_txeq_txcoeff[12]_i_3__1\
    );
\txeq_txcoeff[13]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
    port map (
      I0 => \n_0_txeq_txcoeff[13]_i_2__1\,
      I1 => \n_0_FSM_onehot_fsm_tx_reg[3]\,
      I2 => \n_0_txeq_preset_reg[13]\,
      I3 => \n_0_FSM_onehot_fsm_tx_reg[1]\,
      I4 => txeq_deemph_reg2(0),
      O => \n_0_txeq_txcoeff[13]_i_1__1\
    );
\txeq_txcoeff[13]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAC00AC00AC00"
    )
    port map (
      I0 => txeq_deemph_reg2(1),
      I1 => txeq_deemph_reg2(0),
      I2 => \n_0_txeq_txcoeff[13]_i_3__1\,
      I3 => \n_0_FSM_onehot_fsm_tx_reg[4]\,
      I4 => \^eq_txeq_deemph_out\(10),
      I5 => \n_0_FSM_onehot_fsm_tx_reg[7]\,
      O => \n_0_txeq_txcoeff[13]_i_2__1\
    );
\txeq_txcoeff[13]_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_txeq_txcoeff_cnt_reg[0]\,
      I1 => \n_0_txeq_txcoeff_cnt_reg[1]\,
      O => \n_0_txeq_txcoeff[13]_i_3__1\
    );
\txeq_txcoeff[14]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
    port map (
      I0 => \n_0_txeq_txcoeff[14]_i_2__1\,
      I1 => \n_0_FSM_onehot_fsm_tx_reg[3]\,
      I2 => \n_0_txeq_preset_reg[14]\,
      I3 => \n_0_FSM_onehot_fsm_tx_reg[1]\,
      I4 => txeq_deemph_reg2(1),
      O => \n_0_txeq_txcoeff[14]_i_1__1\
    );
\txeq_txcoeff[14]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAC00AC00AC00"
    )
    port map (
      I0 => txeq_deemph_reg2(2),
      I1 => txeq_deemph_reg2(1),
      I2 => \n_0_txeq_txcoeff[14]_i_3__1\,
      I3 => \n_0_FSM_onehot_fsm_tx_reg[4]\,
      I4 => \n_0_txeq_txcoeff_reg[13]\,
      I5 => \n_0_FSM_onehot_fsm_tx_reg[7]\,
      O => \n_0_txeq_txcoeff[14]_i_2__1\
    );
\txeq_txcoeff[14]_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_txeq_txcoeff_cnt_reg[0]\,
      I1 => \n_0_txeq_txcoeff_cnt_reg[1]\,
      O => \n_0_txeq_txcoeff[14]_i_3__1\
    );
\txeq_txcoeff[15]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
    port map (
      I0 => \n_0_txeq_txcoeff[15]_i_2__1\,
      I1 => \n_0_FSM_onehot_fsm_tx_reg[3]\,
      I2 => \n_0_txeq_preset_reg[15]\,
      I3 => \n_0_FSM_onehot_fsm_tx_reg[1]\,
      I4 => txeq_deemph_reg2(2),
      O => \n_0_txeq_txcoeff[15]_i_1__1\
    );
\txeq_txcoeff[15]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAC00AC00AC00"
    )
    port map (
      I0 => txeq_deemph_reg2(3),
      I1 => txeq_deemph_reg2(2),
      I2 => \n_0_txeq_txcoeff[15]_i_3__1\,
      I3 => \n_0_FSM_onehot_fsm_tx_reg[4]\,
      I4 => \^eq_txeq_deemph_out\(11),
      I5 => \n_0_FSM_onehot_fsm_tx_reg[7]\,
      O => \n_0_txeq_txcoeff[15]_i_2__1\
    );
\txeq_txcoeff[15]_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_txeq_txcoeff_cnt_reg[0]\,
      I1 => \n_0_txeq_txcoeff_cnt_reg[1]\,
      O => \n_0_txeq_txcoeff[15]_i_3__1\
    );
\txeq_txcoeff[16]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
    port map (
      I0 => \n_0_txeq_txcoeff[16]_i_2__1\,
      I1 => \n_0_FSM_onehot_fsm_tx_reg[3]\,
      I2 => \n_0_txeq_preset_reg[16]\,
      I3 => \n_0_FSM_onehot_fsm_tx_reg[1]\,
      I4 => txeq_deemph_reg2(3),
      O => \n_0_txeq_txcoeff[16]_i_1__1\
    );
\txeq_txcoeff[16]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAC00AC00AC00"
    )
    port map (
      I0 => txeq_deemph_reg2(4),
      I1 => txeq_deemph_reg2(3),
      I2 => \n_0_txeq_txcoeff[16]_i_3__1\,
      I3 => \n_0_FSM_onehot_fsm_tx_reg[4]\,
      I4 => \^eq_txeq_deemph_out\(12),
      I5 => \n_0_FSM_onehot_fsm_tx_reg[7]\,
      O => \n_0_txeq_txcoeff[16]_i_2__1\
    );
\txeq_txcoeff[16]_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_txeq_txcoeff_cnt_reg[0]\,
      I1 => \n_0_txeq_txcoeff_cnt_reg[1]\,
      O => \n_0_txeq_txcoeff[16]_i_3__1\
    );
\txeq_txcoeff[17]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
    port map (
      I0 => \n_0_txeq_txcoeff[17]_i_2__1\,
      I1 => \n_0_FSM_onehot_fsm_tx_reg[3]\,
      I2 => \n_0_txeq_preset_reg[17]\,
      I3 => \n_0_FSM_onehot_fsm_tx_reg[1]\,
      I4 => txeq_deemph_reg2(4),
      O => \n_0_txeq_txcoeff[17]_i_1__1\
    );
\txeq_txcoeff[17]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAC00AC00AC00"
    )
    port map (
      I0 => txeq_deemph_reg2(5),
      I1 => txeq_deemph_reg2(4),
      I2 => \n_0_txeq_txcoeff[17]_i_3__1\,
      I3 => \n_0_FSM_onehot_fsm_tx_reg[4]\,
      I4 => \^eq_txeq_deemph_out\(13),
      I5 => \n_0_FSM_onehot_fsm_tx_reg[7]\,
      O => \n_0_txeq_txcoeff[17]_i_2__1\
    );
\txeq_txcoeff[17]_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_txeq_txcoeff_cnt_reg[0]\,
      I1 => \n_0_txeq_txcoeff_cnt_reg[1]\,
      O => \n_0_txeq_txcoeff[17]_i_3__1\
    );
\txeq_txcoeff[18]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF01FFFFFFFF"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_tx_reg[1]\,
      I1 => \n_0_FSM_onehot_fsm_tx_reg[6]\,
      I2 => \n_0_FSM_onehot_fsm_tx_reg[5]\,
      I3 => \n_0_FSM_onehot_fsm_tx_reg[7]\,
      I4 => \n_0_txeq_txcoeff[18]_i_3__1\,
      I5 => \n_0_FSM_onehot_fsm_tx[1]_i_2__1\,
      O => \n_0_txeq_txcoeff[18]_i_1__1\
    );
\txeq_txcoeff[18]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF8A00"
    )
    port map (
      I0 => txeq_deemph_reg2(5),
      I1 => \n_0_txeq_txcoeff_cnt_reg[1]\,
      I2 => \n_0_txeq_txcoeff_cnt_reg[0]\,
      I3 => \n_0_FSM_onehot_fsm_tx_reg[4]\,
      I4 => \n_0_txeq_txcoeff[18]_i_4__1\,
      O => \n_0_txeq_txcoeff[18]_i_2__1\
    );
\txeq_txcoeff[18]_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
    port map (
      I0 => txeq_control_reg2(0),
      I1 => txeq_control_reg2(1),
      I2 => \n_0_FSM_onehot_fsm_tx_reg[1]\,
      O => \n_0_txeq_txcoeff[18]_i_3__1\
    );
\txeq_txcoeff[18]_i_4__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => \^eq_txeq_deemph_out\(14),
      I1 => \n_0_FSM_onehot_fsm_tx_reg[7]\,
      I2 => txeq_deemph_reg2(5),
      I3 => \n_0_FSM_onehot_fsm_tx_reg[1]\,
      O => \n_0_txeq_txcoeff[18]_i_4__1\
    );
\txeq_txcoeff[1]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
    port map (
      I0 => \n_0_txeq_txcoeff[1]_i_2__1\,
      I1 => \n_0_FSM_onehot_fsm_tx_reg[3]\,
      I2 => \n_0_txeq_preset_reg[1]\,
      I3 => \n_0_FSM_onehot_fsm_tx_reg[1]\,
      I4 => \^eq_txeq_deemph_out\(5),
      O => \n_0_txeq_txcoeff[1]_i_1__1\
    );
\txeq_txcoeff[1]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAC00AC00AC00"
    )
    port map (
      I0 => \^eq_txeq_deemph_out\(6),
      I1 => \^eq_txeq_deemph_out\(5),
      I2 => \n_0_txeq_txcoeff[1]_i_3__1\,
      I3 => \n_0_FSM_onehot_fsm_tx_reg[4]\,
      I4 => \n_0_txeq_txcoeff_reg[0]\,
      I5 => \n_0_FSM_onehot_fsm_tx_reg[7]\,
      O => \n_0_txeq_txcoeff[1]_i_2__1\
    );
\txeq_txcoeff[1]_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_txeq_txcoeff_cnt_reg[0]\,
      I1 => \n_0_txeq_txcoeff_cnt_reg[1]\,
      O => \n_0_txeq_txcoeff[1]_i_3__1\
    );
\txeq_txcoeff[2]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
    port map (
      I0 => \n_0_txeq_txcoeff[2]_i_2__1\,
      I1 => \n_0_FSM_onehot_fsm_tx_reg[3]\,
      I2 => \n_0_txeq_preset_reg[2]\,
      I3 => \n_0_FSM_onehot_fsm_tx_reg[1]\,
      I4 => \^eq_txeq_deemph_out\(6),
      O => \n_0_txeq_txcoeff[2]_i_1__1\
    );
\txeq_txcoeff[2]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAC00AC00AC00"
    )
    port map (
      I0 => \^eq_txeq_deemph_out\(7),
      I1 => \^eq_txeq_deemph_out\(6),
      I2 => \n_0_txeq_txcoeff[2]_i_3__1\,
      I3 => \n_0_FSM_onehot_fsm_tx_reg[4]\,
      I4 => \^eq_txeq_deemph_out\(0),
      I5 => \n_0_FSM_onehot_fsm_tx_reg[7]\,
      O => \n_0_txeq_txcoeff[2]_i_2__1\
    );
\txeq_txcoeff[2]_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_txeq_txcoeff_cnt_reg[0]\,
      I1 => \n_0_txeq_txcoeff_cnt_reg[1]\,
      O => \n_0_txeq_txcoeff[2]_i_3__1\
    );
\txeq_txcoeff[3]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
    port map (
      I0 => \n_0_txeq_txcoeff[3]_i_2__1\,
      I1 => \n_0_FSM_onehot_fsm_tx_reg[3]\,
      I2 => \n_0_txeq_preset_reg[3]\,
      I3 => \n_0_FSM_onehot_fsm_tx_reg[1]\,
      I4 => \^eq_txeq_deemph_out\(7),
      O => \n_0_txeq_txcoeff[3]_i_1__1\
    );
\txeq_txcoeff[3]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAC00AC00AC00"
    )
    port map (
      I0 => \^eq_txeq_deemph_out\(8),
      I1 => \^eq_txeq_deemph_out\(7),
      I2 => \n_0_txeq_txcoeff[3]_i_3__1\,
      I3 => \n_0_FSM_onehot_fsm_tx_reg[4]\,
      I4 => \^eq_txeq_deemph_out\(1),
      I5 => \n_0_FSM_onehot_fsm_tx_reg[7]\,
      O => \n_0_txeq_txcoeff[3]_i_2__1\
    );
\txeq_txcoeff[3]_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_txeq_txcoeff_cnt_reg[0]\,
      I1 => \n_0_txeq_txcoeff_cnt_reg[1]\,
      O => \n_0_txeq_txcoeff[3]_i_3__1\
    );
\txeq_txcoeff[4]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
    port map (
      I0 => \n_0_txeq_txcoeff[4]_i_2__1\,
      I1 => \n_0_FSM_onehot_fsm_tx_reg[3]\,
      I2 => \n_0_txeq_preset_reg[4]\,
      I3 => \n_0_FSM_onehot_fsm_tx_reg[1]\,
      I4 => \^eq_txeq_deemph_out\(8),
      O => \n_0_txeq_txcoeff[4]_i_1__1\
    );
\txeq_txcoeff[4]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAC00AC00AC00"
    )
    port map (
      I0 => \^eq_txeq_deemph_out\(9),
      I1 => \^eq_txeq_deemph_out\(8),
      I2 => \n_0_txeq_txcoeff[4]_i_3__1\,
      I3 => \n_0_FSM_onehot_fsm_tx_reg[4]\,
      I4 => \^eq_txeq_deemph_out\(2),
      I5 => \n_0_FSM_onehot_fsm_tx_reg[7]\,
      O => \n_0_txeq_txcoeff[4]_i_2__1\
    );
\txeq_txcoeff[4]_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_txeq_txcoeff_cnt_reg[0]\,
      I1 => \n_0_txeq_txcoeff_cnt_reg[1]\,
      O => \n_0_txeq_txcoeff[4]_i_3__1\
    );
\txeq_txcoeff[5]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
    port map (
      I0 => \n_0_txeq_txcoeff[5]_i_2__1\,
      I1 => \n_0_FSM_onehot_fsm_tx_reg[3]\,
      I2 => \n_0_txeq_preset_reg[5]\,
      I3 => \n_0_FSM_onehot_fsm_tx_reg[1]\,
      I4 => \^eq_txeq_deemph_out\(9),
      O => \n_0_txeq_txcoeff[5]_i_1__1\
    );
\txeq_txcoeff[5]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAC00AC00AC00"
    )
    port map (
      I0 => \^eq_txeq_deemph_out\(10),
      I1 => \^eq_txeq_deemph_out\(9),
      I2 => \n_0_txeq_txcoeff[5]_i_3__1\,
      I3 => \n_0_FSM_onehot_fsm_tx_reg[4]\,
      I4 => \^eq_txeq_deemph_out\(3),
      I5 => \n_0_FSM_onehot_fsm_tx_reg[7]\,
      O => \n_0_txeq_txcoeff[5]_i_2__1\
    );
\txeq_txcoeff[5]_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_txeq_txcoeff_cnt_reg[0]\,
      I1 => \n_0_txeq_txcoeff_cnt_reg[1]\,
      O => \n_0_txeq_txcoeff[5]_i_3__1\
    );
\txeq_txcoeff[6]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
    port map (
      I0 => \n_0_txeq_txcoeff[6]_i_2__1\,
      I1 => \n_0_FSM_onehot_fsm_tx_reg[3]\,
      I2 => \n_0_txeq_preset_reg[6]\,
      I3 => \n_0_FSM_onehot_fsm_tx_reg[1]\,
      I4 => \^eq_txeq_deemph_out\(10),
      O => \n_0_txeq_txcoeff[6]_i_1__1\
    );
\txeq_txcoeff[6]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAC00AC00AC00"
    )
    port map (
      I0 => \n_0_txeq_txcoeff_reg[13]\,
      I1 => \^eq_txeq_deemph_out\(10),
      I2 => \n_0_txeq_txcoeff[6]_i_3__1\,
      I3 => \n_0_FSM_onehot_fsm_tx_reg[4]\,
      I4 => \^eq_txeq_deemph_out\(4),
      I5 => \n_0_FSM_onehot_fsm_tx_reg[7]\,
      O => \n_0_txeq_txcoeff[6]_i_2__1\
    );
\txeq_txcoeff[6]_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_txeq_txcoeff_cnt_reg[0]\,
      I1 => \n_0_txeq_txcoeff_cnt_reg[1]\,
      O => \n_0_txeq_txcoeff[6]_i_3__1\
    );
\txeq_txcoeff[7]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
    port map (
      I0 => \n_0_txeq_txcoeff[7]_i_2__1\,
      I1 => \n_0_FSM_onehot_fsm_tx_reg[3]\,
      I2 => \n_0_txeq_preset_reg[7]\,
      I3 => \n_0_FSM_onehot_fsm_tx_reg[1]\,
      I4 => \n_0_txeq_txcoeff_reg[13]\,
      O => \n_0_txeq_txcoeff[7]_i_1__1\
    );
\txeq_txcoeff[7]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAC00AC00AC00"
    )
    port map (
      I0 => \^eq_txeq_deemph_out\(11),
      I1 => \n_0_txeq_txcoeff_reg[13]\,
      I2 => \n_0_txeq_txcoeff[7]_i_3__1\,
      I3 => \n_0_FSM_onehot_fsm_tx_reg[4]\,
      I4 => \n_0_txeq_txcoeff_reg[6]\,
      I5 => \n_0_FSM_onehot_fsm_tx_reg[7]\,
      O => \n_0_txeq_txcoeff[7]_i_2__1\
    );
\txeq_txcoeff[7]_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_txeq_txcoeff_cnt_reg[0]\,
      I1 => \n_0_txeq_txcoeff_cnt_reg[1]\,
      O => \n_0_txeq_txcoeff[7]_i_3__1\
    );
\txeq_txcoeff[8]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
    port map (
      I0 => \n_0_txeq_txcoeff[8]_i_2__1\,
      I1 => \n_0_FSM_onehot_fsm_tx_reg[3]\,
      I2 => \n_0_txeq_preset_reg[8]\,
      I3 => \n_0_FSM_onehot_fsm_tx_reg[1]\,
      I4 => \^eq_txeq_deemph_out\(11),
      O => \n_0_txeq_txcoeff[8]_i_1__1\
    );
\txeq_txcoeff[8]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAC00AC00AC00"
    )
    port map (
      I0 => \^eq_txeq_deemph_out\(12),
      I1 => \^eq_txeq_deemph_out\(11),
      I2 => \n_0_txeq_txcoeff[8]_i_3__1\,
      I3 => \n_0_FSM_onehot_fsm_tx_reg[4]\,
      I4 => \^eq_txeq_deemph_out\(5),
      I5 => \n_0_FSM_onehot_fsm_tx_reg[7]\,
      O => \n_0_txeq_txcoeff[8]_i_2__1\
    );
\txeq_txcoeff[8]_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_txeq_txcoeff_cnt_reg[0]\,
      I1 => \n_0_txeq_txcoeff_cnt_reg[1]\,
      O => \n_0_txeq_txcoeff[8]_i_3__1\
    );
\txeq_txcoeff[9]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
    port map (
      I0 => \n_0_txeq_txcoeff[9]_i_2__1\,
      I1 => \n_0_FSM_onehot_fsm_tx_reg[3]\,
      I2 => \n_0_txeq_preset_reg[9]\,
      I3 => \n_0_FSM_onehot_fsm_tx_reg[1]\,
      I4 => \^eq_txeq_deemph_out\(12),
      O => \n_0_txeq_txcoeff[9]_i_1__1\
    );
\txeq_txcoeff[9]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAC00AC00AC00"
    )
    port map (
      I0 => \^eq_txeq_deemph_out\(13),
      I1 => \^eq_txeq_deemph_out\(12),
      I2 => \n_0_txeq_txcoeff[9]_i_3__1\,
      I3 => \n_0_FSM_onehot_fsm_tx_reg[4]\,
      I4 => \^eq_txeq_deemph_out\(6),
      I5 => \n_0_FSM_onehot_fsm_tx_reg[7]\,
      O => \n_0_txeq_txcoeff[9]_i_2__1\
    );
\txeq_txcoeff[9]_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_txeq_txcoeff_cnt_reg[0]\,
      I1 => \n_0_txeq_txcoeff_cnt_reg[1]\,
      O => \n_0_txeq_txcoeff[9]_i_3__1\
    );
\txeq_txcoeff_cnt[0]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4444F444"
    )
    port map (
      I0 => \n_0_txeq_txcoeff_cnt_reg[0]\,
      I1 => \n_0_FSM_onehot_fsm_tx_reg[4]\,
      I2 => \n_0_FSM_onehot_fsm_tx_reg[1]\,
      I3 => txeq_control_reg2(1),
      I4 => txeq_control_reg2(0),
      O => txeq_txcoeff_cnt(0)
    );
\txeq_txcoeff_cnt[1]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_tx_reg[4]\,
      I1 => \n_0_txeq_txcoeff_cnt_reg[1]\,
      I2 => \n_0_txeq_txcoeff_cnt_reg[0]\,
      O => txeq_txcoeff_cnt(1)
    );
\txeq_txcoeff_cnt_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => '1',
      D => txeq_txcoeff_cnt(0),
      Q => \n_0_txeq_txcoeff_cnt_reg[0]\,
      R => \p_0_in__0\
    );
\txeq_txcoeff_cnt_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => '1',
      D => txeq_txcoeff_cnt(1),
      Q => \n_0_txeq_txcoeff_cnt_reg[1]\,
      R => \p_0_in__0\
    );
\txeq_txcoeff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \n_0_txeq_txcoeff[18]_i_1__1\,
      D => \n_0_txeq_txcoeff[0]_i_1__1\,
      Q => \n_0_txeq_txcoeff_reg[0]\,
      R => \p_0_in__0\
    );
\txeq_txcoeff_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \n_0_txeq_txcoeff[18]_i_1__1\,
      D => \n_0_txeq_txcoeff[10]_i_1__1\,
      Q => \^eq_txeq_deemph_out\(8),
      R => \p_0_in__0\
    );
\txeq_txcoeff_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \n_0_txeq_txcoeff[18]_i_1__1\,
      D => \n_0_txeq_txcoeff[11]_i_1__1\,
      Q => \^eq_txeq_deemph_out\(9),
      R => \p_0_in__0\
    );
\txeq_txcoeff_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \n_0_txeq_txcoeff[18]_i_1__1\,
      D => \n_0_txeq_txcoeff[12]_i_1__1\,
      Q => \^eq_txeq_deemph_out\(10),
      R => \p_0_in__0\
    );
\txeq_txcoeff_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \n_0_txeq_txcoeff[18]_i_1__1\,
      D => \n_0_txeq_txcoeff[13]_i_1__1\,
      Q => \n_0_txeq_txcoeff_reg[13]\,
      R => \p_0_in__0\
    );
\txeq_txcoeff_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \n_0_txeq_txcoeff[18]_i_1__1\,
      D => \n_0_txeq_txcoeff[14]_i_1__1\,
      Q => \^eq_txeq_deemph_out\(11),
      R => \p_0_in__0\
    );
\txeq_txcoeff_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \n_0_txeq_txcoeff[18]_i_1__1\,
      D => \n_0_txeq_txcoeff[15]_i_1__1\,
      Q => \^eq_txeq_deemph_out\(12),
      R => \p_0_in__0\
    );
\txeq_txcoeff_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \n_0_txeq_txcoeff[18]_i_1__1\,
      D => \n_0_txeq_txcoeff[16]_i_1__1\,
      Q => \^eq_txeq_deemph_out\(13),
      R => \p_0_in__0\
    );
\txeq_txcoeff_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \n_0_txeq_txcoeff[18]_i_1__1\,
      D => \n_0_txeq_txcoeff[17]_i_1__1\,
      Q => \^eq_txeq_deemph_out\(14),
      R => \p_0_in__0\
    );
\txeq_txcoeff_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \n_0_txeq_txcoeff[18]_i_1__1\,
      D => \n_0_txeq_txcoeff[18]_i_2__1\,
      Q => \^eq_txeq_deemph_out\(15),
      R => \p_0_in__0\
    );
\txeq_txcoeff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \n_0_txeq_txcoeff[18]_i_1__1\,
      D => \n_0_txeq_txcoeff[1]_i_1__1\,
      Q => \^eq_txeq_deemph_out\(0),
      R => \p_0_in__0\
    );
\txeq_txcoeff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \n_0_txeq_txcoeff[18]_i_1__1\,
      D => \n_0_txeq_txcoeff[2]_i_1__1\,
      Q => \^eq_txeq_deemph_out\(1),
      R => \p_0_in__0\
    );
\txeq_txcoeff_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \n_0_txeq_txcoeff[18]_i_1__1\,
      D => \n_0_txeq_txcoeff[3]_i_1__1\,
      Q => \^eq_txeq_deemph_out\(2),
      R => \p_0_in__0\
    );
\txeq_txcoeff_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \n_0_txeq_txcoeff[18]_i_1__1\,
      D => \n_0_txeq_txcoeff[4]_i_1__1\,
      Q => \^eq_txeq_deemph_out\(3),
      R => \p_0_in__0\
    );
\txeq_txcoeff_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \n_0_txeq_txcoeff[18]_i_1__1\,
      D => \n_0_txeq_txcoeff[5]_i_1__1\,
      Q => \^eq_txeq_deemph_out\(4),
      R => \p_0_in__0\
    );
\txeq_txcoeff_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \n_0_txeq_txcoeff[18]_i_1__1\,
      D => \n_0_txeq_txcoeff[6]_i_1__1\,
      Q => \n_0_txeq_txcoeff_reg[6]\,
      R => \p_0_in__0\
    );
\txeq_txcoeff_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \n_0_txeq_txcoeff[18]_i_1__1\,
      D => \n_0_txeq_txcoeff[7]_i_1__1\,
      Q => \^eq_txeq_deemph_out\(5),
      R => \p_0_in__0\
    );
\txeq_txcoeff_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \n_0_txeq_txcoeff[18]_i_1__1\,
      D => \n_0_txeq_txcoeff[8]_i_1__1\,
      Q => \^eq_txeq_deemph_out\(6),
      R => \p_0_in__0\
    );
\txeq_txcoeff_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \n_0_txeq_txcoeff[18]_i_1__1\,
      D => \n_0_txeq_txcoeff[9]_i_1__1\,
      Q => \^eq_txeq_deemph_out\(7),
      R => \p_0_in__0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_7x_0_pcie3_7x_0_pcie_bram_7vx is
  port (
    MIREPLAYRAMREADDATA : out STD_LOGIC_VECTOR ( 143 downto 0 );
    MIREQUESTRAMREADDATA : out STD_LOGIC_VECTOR ( 143 downto 0 );
    MICOMPLETIONRAMREADDATA : out STD_LOGIC_VECTOR ( 143 downto 0 );
    int_userclk1_out : in STD_LOGIC;
    MIREPLAYRAMADDRESS : in STD_LOGIC_VECTOR ( 8 downto 0 );
    MIREPLAYRAMWRITEDATA : in STD_LOGIC_VECTOR ( 143 downto 0 );
    MIREPLAYRAMWRITEENABLE : in STD_LOGIC_VECTOR ( 1 downto 0 );
    MIREQUESTRAMREADENABLE : in STD_LOGIC_VECTOR ( 3 downto 0 );
    mi_req_raddr0_i : in STD_LOGIC_VECTOR ( 8 downto 0 );
    mi_req_waddr0_i : in STD_LOGIC_VECTOR ( 8 downto 0 );
    MIREQUESTRAMWRITEDATA : in STD_LOGIC_VECTOR ( 143 downto 0 );
    MIREQUESTRAMWRITEENABLE : in STD_LOGIC_VECTOR ( 3 downto 0 );
    mi_req_raddr1_i : in STD_LOGIC_VECTOR ( 8 downto 0 );
    mi_req_waddr1_i : in STD_LOGIC_VECTOR ( 8 downto 0 );
    MICOMPLETIONRAMREADENABLEL : in STD_LOGIC_VECTOR ( 3 downto 0 );
    mi_cpl_waddr0_i : in STD_LOGIC_VECTOR ( 9 downto 0 );
    mi_cpl_raddr0_i : in STD_LOGIC_VECTOR ( 9 downto 0 );
    mi_cpl_wdata_i : in STD_LOGIC_VECTOR ( 127 downto 0 );
    mi_cpl_wdip_i : in STD_LOGIC_VECTOR ( 15 downto 0 );
    MICOMPLETIONRAMWRITEENABLEL : in STD_LOGIC_VECTOR ( 3 downto 0 );
    mi_cpl_waddr1_i : in STD_LOGIC_VECTOR ( 9 downto 0 );
    mi_cpl_raddr1_i : in STD_LOGIC_VECTOR ( 9 downto 0 );
    MICOMPLETIONRAMREADENABLEU : in STD_LOGIC_VECTOR ( 3 downto 0 );
    mi_cpl_waddr2_i : in STD_LOGIC_VECTOR ( 9 downto 0 );
    mi_cpl_raddr2_i : in STD_LOGIC_VECTOR ( 9 downto 0 );
    MICOMPLETIONRAMWRITEENABLEU : in STD_LOGIC_VECTOR ( 3 downto 0 );
    mi_cpl_waddr3_i : in STD_LOGIC_VECTOR ( 9 downto 0 );
    mi_cpl_raddr3_i : in STD_LOGIC_VECTOR ( 9 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_7x_0_pcie3_7x_0_pcie_bram_7vx : entity is "pcie3_7x_0_pcie_bram_7vx";
end pcie3_7x_0_pcie3_7x_0_pcie_bram_7vx;

architecture STRUCTURE of pcie3_7x_0_pcie3_7x_0_pcie_bram_7vx is
begin
cpl_fifo: entity work.pcie3_7x_0_pcie3_7x_0_pcie_bram_7vx_cpl
    port map (
      MICOMPLETIONRAMREADDATA(143 downto 0) => MICOMPLETIONRAMREADDATA(143 downto 0),
      int_userclk1_out => int_userclk1_out,
      mi_cpl_raddr0_i(9 downto 0) => mi_cpl_raddr0_i(9 downto 0),
      mi_cpl_raddr1_i(9 downto 0) => mi_cpl_raddr1_i(9 downto 0),
      mi_cpl_raddr2_i(9 downto 0) => mi_cpl_raddr2_i(9 downto 0),
      mi_cpl_raddr3_i(9 downto 0) => mi_cpl_raddr3_i(9 downto 0),
      mi_cpl_waddr0_i(9 downto 0) => mi_cpl_waddr0_i(9 downto 0),
      mi_cpl_waddr1_i(9 downto 0) => mi_cpl_waddr1_i(9 downto 0),
      mi_cpl_waddr2_i(9 downto 0) => mi_cpl_waddr2_i(9 downto 0),
      mi_cpl_waddr3_i(9 downto 0) => mi_cpl_waddr3_i(9 downto 0),
      mi_cpl_wdata_i(127 downto 0) => mi_cpl_wdata_i(127 downto 0),
      mi_cpl_wdip_i(15 downto 0) => mi_cpl_wdip_i(15 downto 0),
      ren_i(7 downto 4) => MICOMPLETIONRAMREADENABLEU(3 downto 0),
      ren_i(3 downto 0) => MICOMPLETIONRAMREADENABLEL(3 downto 0),
      wen_i(7 downto 4) => MICOMPLETIONRAMWRITEENABLEU(3 downto 0),
      wen_i(3 downto 0) => MICOMPLETIONRAMWRITEENABLEL(3 downto 0)
    );
replay_buffer: entity work.pcie3_7x_0_pcie3_7x_0_pcie_bram_7vx_rep
    port map (
      MIREPLAYRAMADDRESS(8 downto 0) => MIREPLAYRAMADDRESS(8 downto 0),
      MIREPLAYRAMREADDATA(143 downto 0) => MIREPLAYRAMREADDATA(143 downto 0),
      MIREPLAYRAMWRITEDATA(143 downto 0) => MIREPLAYRAMWRITEDATA(143 downto 0),
      MIREPLAYRAMWRITEENABLE(1 downto 0) => MIREPLAYRAMWRITEENABLE(1 downto 0),
      int_userclk1_out => int_userclk1_out
    );
req_fifo: entity work.pcie3_7x_0_pcie3_7x_0_pcie_bram_7vx_req
    port map (
      MIREQUESTRAMREADDATA(143 downto 0) => MIREQUESTRAMREADDATA(143 downto 0),
      MIREQUESTRAMREADENABLE(3 downto 0) => MIREQUESTRAMREADENABLE(3 downto 0),
      MIREQUESTRAMWRITEDATA(143 downto 0) => MIREQUESTRAMWRITEDATA(143 downto 0),
      MIREQUESTRAMWRITEENABLE(3 downto 0) => MIREQUESTRAMWRITEENABLE(3 downto 0),
      int_userclk1_out => int_userclk1_out,
      mi_req_raddr0_i(8 downto 0) => mi_req_raddr0_i(8 downto 0),
      mi_req_raddr1_i(8 downto 0) => mi_req_raddr1_i(8 downto 0),
      mi_req_waddr0_i(8 downto 0) => mi_req_waddr0_i(8 downto 0),
      mi_req_waddr1_i(8 downto 0) => mi_req_waddr1_i(8 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_7x_0_pcie3_7x_0_pipe_wrapper is
  port (
    RATE_MMCM_LOCK : out STD_LOGIC;
    pipe_txoutclk_out : out STD_LOGIC;
    CLK : out STD_LOGIC;
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    int_userclk1_out : out STD_LOGIC;
    INT_USERCLK2_OUT : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ext_ch_gt_drprdy : out STD_LOGIC_VECTOR ( 3 downto 0 );
    pipe_eyescandataerror : out STD_LOGIC_VECTOR ( 3 downto 0 );
    pci_exp_txn : out STD_LOGIC_VECTOR ( 3 downto 0 );
    pci_exp_txp : out STD_LOGIC_VECTOR ( 3 downto 0 );
    pipe_rxcommadet : out STD_LOGIC_VECTOR ( 3 downto 0 );
    pipe_rxdlysresetdone : out STD_LOGIC_VECTOR ( 3 downto 0 );
    PIPE_RXELECIDLE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    pipe_rxoutclk_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    SYNC_RXPHALIGNDONE_M : out STD_LOGIC;
    pipe_rxpmaresetdone : out STD_LOGIC_VECTOR ( 3 downto 0 );
    pipe_rxprbserr : out STD_LOGIC_VECTOR ( 3 downto 0 );
    pipe_rxsyncdone : out STD_LOGIC_VECTOR ( 3 downto 0 );
    pipe_txdlysresetdone : out STD_LOGIC_VECTOR ( 3 downto 0 );
    pipe_txphaligndone : out STD_LOGIC_VECTOR ( 3 downto 0 );
    pipe_txphinitdone : out STD_LOGIC_VECTOR ( 3 downto 0 );
    pipe_dmonitorout : out STD_LOGIC_VECTOR ( 59 downto 0 );
    ext_ch_gt_drpdo : out STD_LOGIC_VECTOR ( 63 downto 0 );
    pipe_rxbufstatus : out STD_LOGIC_VECTOR ( 11 downto 0 );
    pipe_rxstatus : out STD_LOGIC_VECTOR ( 11 downto 0 );
    PIPE_RXDATA : out STD_LOGIC_VECTOR ( 127 downto 0 );
    PIPE_RXDATAK : out STD_LOGIC_VECTOR ( 7 downto 0 );
    pipe_rxdisperr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    pipe_rxnotintable : out STD_LOGIC_VECTOR ( 31 downto 0 );
    QPLL_QPLLOUTCLK : out STD_LOGIC;
    QPLL_QPLLOUTREFCLK : out STD_LOGIC;
    PIPE_RXPHALIGNDONE : out STD_LOGIC_VECTOR ( 2 downto 0 );
    O3 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    pipe_rst_fsm : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 11 downto 0 );
    pipe_qrst_idle : out STD_LOGIC;
    O4 : out STD_LOGIC_VECTOR ( 5 downto 0 );
    O5 : out STD_LOGIC_VECTOR ( 6 downto 0 );
    O6 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O7 : out STD_LOGIC;
    O8 : out STD_LOGIC_VECTOR ( 5 downto 0 );
    O9 : out STD_LOGIC_VECTOR ( 6 downto 0 );
    O10 : out STD_LOGIC_VECTOR ( 5 downto 0 );
    O11 : out STD_LOGIC_VECTOR ( 6 downto 0 );
    O12 : out STD_LOGIC_VECTOR ( 5 downto 0 );
    O13 : out STD_LOGIC_VECTOR ( 6 downto 0 );
    O14 : out STD_LOGIC;
    O15 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    RATE_FSM : out STD_LOGIC_VECTOR ( 4 downto 0 );
    O16 : out STD_LOGIC_VECTOR ( 4 downto 0 );
    O17 : out STD_LOGIC_VECTOR ( 4 downto 0 );
    O18 : out STD_LOGIC_VECTOR ( 4 downto 0 );
    rate_idle : out STD_LOGIC_VECTOR ( 3 downto 0 );
    QPLL_QPLLLOCK : out STD_LOGIC;
    p_0_in : out STD_LOGIC;
    p_0_in41_in : out STD_LOGIC;
    p_0_in19_in : out STD_LOGIC;
    p_0_in7_in : out STD_LOGIC;
    O19 : out STD_LOGIC_VECTOR ( 0 to 0 );
    PIPE_GEN3_RDY : out STD_LOGIC_VECTOR ( 3 downto 0 );
    pipe_rx0_eq_adapt_done : out STD_LOGIC;
    pipe_rx0_valid : out STD_LOGIC;
    pipe_rx0_phy_status : out STD_LOGIC;
    O20 : out STD_LOGIC_VECTOR ( 0 to 0 );
    USER_RXEQ_ADAPT_DONE : out STD_LOGIC;
    pipe_rx1_valid : out STD_LOGIC;
    pipe_rx1_phy_status : out STD_LOGIC;
    O21 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O22 : out STD_LOGIC;
    pipe_rx2_valid : out STD_LOGIC;
    pipe_rx2_phy_status : out STD_LOGIC;
    O23 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O24 : out STD_LOGIC;
    pipe_rx3_valid : out STD_LOGIC;
    pipe_rx3_phy_status : out STD_LOGIC;
    qrst_qpllreset : out STD_LOGIC;
    pipe_sync_fsm_rx : out STD_LOGIC_VECTOR ( 27 downto 0 );
    O25 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    PIPE_TXEQ_DONE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    PIPE_RXEQ_DONE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    PIPERX0EQLPNEWTXCOEFFORPRESET : out STD_LOGIC_VECTOR ( 17 downto 0 );
    pipe_rx0_eq_lffs_sel : out STD_LOGIC;
    O26 : out STD_LOGIC;
    O27 : out STD_LOGIC;
    O28 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    PIPERX1EQLPNEWTXCOEFFORPRESET : out STD_LOGIC_VECTOR ( 17 downto 0 );
    pipe_rx1_eq_lffs_sel : out STD_LOGIC;
    O29 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    PIPERX2EQLPNEWTXCOEFFORPRESET : out STD_LOGIC_VECTOR ( 17 downto 0 );
    pipe_rx2_eq_lffs_sel : out STD_LOGIC;
    O30 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    PIPERX3EQLPNEWTXCOEFFORPRESET : out STD_LOGIC_VECTOR ( 17 downto 0 );
    pipe_rx3_eq_lffs_sel : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    I1 : in STD_LOGIC;
    sys_clk : in STD_LOGIC;
    pci_exp_rxn : in STD_LOGIC_VECTOR ( 3 downto 0 );
    pci_exp_rxp : in STD_LOGIC_VECTOR ( 3 downto 0 );
    GT_RXPMARESET0 : in STD_LOGIC;
    PIPE_RXPOLARITY : in STD_LOGIC_VECTOR ( 3 downto 0 );
    pipe_rxprbscntreset : in STD_LOGIC;
    PIPE_RXSLIDE : in STD_LOGIC_VECTOR ( 3 downto 0 );
    PIPE_TXDEEMPH : in STD_LOGIC_VECTOR ( 0 to 0 );
    pipe_tx_rcvr_det : in STD_LOGIC;
    PIPE_TXELECIDLE : in STD_LOGIC_VECTOR ( 3 downto 0 );
    pipe_txprbsforceerr : in STD_LOGIC;
    pipe_tx_swing : in STD_LOGIC;
    PIPE_POWERDOWN : in STD_LOGIC_VECTOR ( 7 downto 0 );
    pipe_loopback : in STD_LOGIC_VECTOR ( 2 downto 0 );
    pipe_rxprbssel : in STD_LOGIC_VECTOR ( 2 downto 0 );
    PIPETXMARGIN : in STD_LOGIC_VECTOR ( 2 downto 0 );
    pipe_txprbssel : in STD_LOGIC_VECTOR ( 2 downto 0 );
    PIPE_TXDATA : in STD_LOGIC_VECTOR ( 127 downto 0 );
    PIPE_TXCOMPLIANCE : in STD_LOGIC_VECTOR ( 3 downto 0 );
    PIPE_TXDATAK : in STD_LOGIC_VECTOR ( 7 downto 0 );
    GT_RXPMARESET043_out : in STD_LOGIC;
    GT_RXPMARESET021_out : in STD_LOGIC;
    GT_RXPMARESET09_out : in STD_LOGIC;
    sys_reset : in STD_LOGIC;
    I2 : in STD_LOGIC;
    ext_ch_gt_drpaddr : in STD_LOGIC_VECTOR ( 35 downto 0 );
    int_pclk_sel_slave : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ext_ch_gt_drpdi : in STD_LOGIC_VECTOR ( 63 downto 0 );
    ext_ch_gt_drpen : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ext_ch_gt_drpwe : in STD_LOGIC_VECTOR ( 3 downto 0 );
    PIPETXRATE : in STD_LOGIC_VECTOR ( 1 downto 0 );
    SYNC_TXDLYSRESETDONE : in STD_LOGIC;
    SYNC_RXDLYSRESETDONE : in STD_LOGIC;
    PIPE_TXEQ_CONTROL : in STD_LOGIC_VECTOR ( 7 downto 0 );
    PIPE_TXEQ_DEEMPH : in STD_LOGIC_VECTOR ( 23 downto 0 );
    PIPE_TXEQ_PRESET : in STD_LOGIC_VECTOR ( 15 downto 0 );
    PIPE_RXEQ_PRESET : in STD_LOGIC_VECTOR ( 11 downto 0 );
    PIPE_RXEQ_CONTROL : in STD_LOGIC_VECTOR ( 7 downto 0 );
    PIPE_RXEQ_TXPRESET : in STD_LOGIC_VECTOR ( 15 downto 0 );
    PIPE_RXEQ_LFFS : in STD_LOGIC_VECTOR ( 23 downto 0 );
    QPLL_QPLLRESET : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_7x_0_pcie3_7x_0_pipe_wrapper : entity is "pcie3_7x_0_pipe_wrapper";
end pcie3_7x_0_pcie3_7x_0_pipe_wrapper;

architecture STRUCTURE of pcie3_7x_0_pcie3_7x_0_pipe_wrapper is
  signal \^clk\ : STD_LOGIC;
  signal \^d\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal DRP_START0 : STD_LOGIC;
  signal DRP_START031_out : STD_LOGIC;
  signal DRP_START036_out : STD_LOGIC;
  signal DRP_START056_out : STD_LOGIC;
  signal DRP_X160 : STD_LOGIC;
  signal DRP_X16033_out : STD_LOGIC;
  signal DRP_X16038_out : STD_LOGIC;
  signal DRP_X16058_out : STD_LOGIC;
  signal DRP_X16X20_MODE0 : STD_LOGIC;
  signal DRP_X16X20_MODE040_out : STD_LOGIC;
  signal DRP_X16X20_MODE060_out : STD_LOGIC;
  signal DRP_X16X20_MODE062_out : STD_LOGIC;
  signal GT_TXPMARESET0 : STD_LOGIC;
  signal GT_TXPMARESET012_out : STD_LOGIC;
  signal GT_TXPMARESET024_out : STD_LOGIC;
  signal GT_TXPMARESET046_out : STD_LOGIC;
  signal \^o15\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^o2\ : STD_LOGIC;
  signal \^o22\ : STD_LOGIC;
  signal \^o24\ : STD_LOGIC;
  signal \^o3\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^pipe_rxelecidle\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^pipe_rxphaligndone\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^qpll_qplllock\ : STD_LOGIC;
  signal \^qpll_qplloutclk\ : STD_LOGIC;
  signal \^qpll_qplloutrefclk\ : STD_LOGIC;
  signal \^rate_mmcm_lock\ : STD_LOGIC;
  signal \^sync_rxphaligndone_m\ : STD_LOGIC;
  signal SYNC_TXSYNC_START0 : STD_LOGIC;
  signal SYNC_TXSYNC_START018_out : STD_LOGIC;
  signal SYNC_TXSYNC_START052_out : STD_LOGIC;
  signal SYNC_TXSYNC_START054_out : STD_LOGIC;
  signal \^user_rxeq_adapt_done\ : STD_LOGIC;
  signal \^ext_ch_gt_drpdo\ : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal \^ext_ch_gt_drprdy\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \n_0_gth_channel.gthe2_channel_i_i_62\ : STD_LOGIC;
  signal \n_0_gth_channel.gthe2_channel_i_i_7\ : STD_LOGIC;
  signal \n_0_pipe_lane[0].pipe_user_i\ : STD_LOGIC;
  signal \n_0_pipe_lane[1].pipe_user_i\ : STD_LOGIC;
  signal \n_0_pipe_lane[2].pipe_user_i\ : STD_LOGIC;
  signal \n_0_pipe_lane[3].pipe_user_i\ : STD_LOGIC;
  signal \n_10_pipe_lane[0].pipe_drp_i\ : STD_LOGIC;
  signal \n_10_pipe_lane[0].pipe_rate_i\ : STD_LOGIC;
  signal \n_10_pipe_lane[0].pipe_user_i\ : STD_LOGIC;
  signal \n_10_pipe_lane[1].pipe_drp_i\ : STD_LOGIC;
  signal \n_10_pipe_lane[1].pipe_rate_i\ : STD_LOGIC;
  signal \n_10_pipe_lane[1].pipe_user_i\ : STD_LOGIC;
  signal \n_10_pipe_lane[2].pipe_drp_i\ : STD_LOGIC;
  signal \n_10_pipe_lane[2].pipe_rate_i\ : STD_LOGIC;
  signal \n_10_pipe_lane[2].pipe_user_i\ : STD_LOGIC;
  signal \n_10_pipe_lane[3].pipe_drp_i\ : STD_LOGIC;
  signal \n_10_pipe_lane[3].pipe_rate_i\ : STD_LOGIC;
  signal \n_10_pipe_lane[3].pipe_user_i\ : STD_LOGIC;
  signal \n_111_pipe_lane[3].gt_wrapper_i\ : STD_LOGIC;
  signal \n_11_pipe_lane[0].pipe_drp_i\ : STD_LOGIC;
  signal \n_11_pipe_lane[0].pipe_rate_i\ : STD_LOGIC;
  signal \n_11_pipe_lane[0].pipe_user_i\ : STD_LOGIC;
  signal \n_11_pipe_lane[1].pipe_drp_i\ : STD_LOGIC;
  signal \n_11_pipe_lane[1].pipe_rate_i\ : STD_LOGIC;
  signal \n_11_pipe_lane[2].pipe_drp_i\ : STD_LOGIC;
  signal \n_11_pipe_lane[2].pipe_rate_i\ : STD_LOGIC;
  signal \n_11_pipe_lane[2].pipe_user_i\ : STD_LOGIC;
  signal \n_11_pipe_lane[3].pipe_drp_i\ : STD_LOGIC;
  signal \n_11_pipe_lane[3].pipe_rate_i\ : STD_LOGIC;
  signal \n_12_pipe_lane[0].pipe_drp_i\ : STD_LOGIC;
  signal \n_12_pipe_lane[0].pipe_user_i\ : STD_LOGIC;
  signal \n_12_pipe_lane[1].pipe_drp_i\ : STD_LOGIC;
  signal \n_12_pipe_lane[1].pipe_rate_i\ : STD_LOGIC;
  signal \n_12_pipe_lane[2].pipe_drp_i\ : STD_LOGIC;
  signal \n_12_pipe_lane[2].pipe_user_i\ : STD_LOGIC;
  signal \n_12_pipe_lane[3].pipe_drp_i\ : STD_LOGIC;
  signal \n_13_pipe_lane[0].pipe_drp_i\ : STD_LOGIC;
  signal \n_13_pipe_lane[0].pipe_rate_i\ : STD_LOGIC;
  signal \n_13_pipe_lane[0].pipe_sync_i\ : STD_LOGIC;
  signal \n_13_pipe_lane[0].pipe_user_i\ : STD_LOGIC;
  signal \n_13_pipe_lane[1].pipe_drp_i\ : STD_LOGIC;
  signal \n_13_pipe_lane[1].pipe_sync_i\ : STD_LOGIC;
  signal \n_13_pipe_lane[1].pipe_user_i\ : STD_LOGIC;
  signal \n_13_pipe_lane[2].pipe_drp_i\ : STD_LOGIC;
  signal \n_13_pipe_lane[2].pipe_rate_i\ : STD_LOGIC;
  signal \n_13_pipe_lane[2].pipe_sync_i\ : STD_LOGIC;
  signal \n_13_pipe_lane[3].pipe_drp_i\ : STD_LOGIC;
  signal \n_13_pipe_lane[3].pipe_rate_i\ : STD_LOGIC;
  signal \n_13_pipe_lane[3].pipe_sync_i\ : STD_LOGIC;
  signal \n_13_pipe_lane[3].pipe_user_i\ : STD_LOGIC;
  signal \n_14_pipe_lane[0].gt_wrapper_i\ : STD_LOGIC;
  signal \n_14_pipe_lane[0].pipe_drp_i\ : STD_LOGIC;
  signal \n_14_pipe_lane[0].pipe_rate_i\ : STD_LOGIC;
  signal \n_14_pipe_lane[0].pipe_sync_i\ : STD_LOGIC;
  signal \n_14_pipe_lane[1].gt_wrapper_i\ : STD_LOGIC;
  signal \n_14_pipe_lane[1].pipe_drp_i\ : STD_LOGIC;
  signal \n_14_pipe_lane[1].pipe_rate_i\ : STD_LOGIC;
  signal \n_14_pipe_lane[1].pipe_sync_i\ : STD_LOGIC;
  signal \n_14_pipe_lane[2].gt_wrapper_i\ : STD_LOGIC;
  signal \n_14_pipe_lane[2].pipe_drp_i\ : STD_LOGIC;
  signal \n_14_pipe_lane[2].pipe_rate_i\ : STD_LOGIC;
  signal \n_14_pipe_lane[2].pipe_sync_i\ : STD_LOGIC;
  signal \n_14_pipe_lane[3].gt_wrapper_i\ : STD_LOGIC;
  signal \n_14_pipe_lane[3].pipe_drp_i\ : STD_LOGIC;
  signal \n_14_pipe_lane[3].pipe_rate_i\ : STD_LOGIC;
  signal \n_14_pipe_lane[3].pipe_sync_i\ : STD_LOGIC;
  signal \n_15_pipe_lane[0].gt_wrapper_i\ : STD_LOGIC;
  signal \n_15_pipe_lane[0].pipe_drp_i\ : STD_LOGIC;
  signal \n_15_pipe_lane[0].pipe_sync_i\ : STD_LOGIC;
  signal \n_15_pipe_lane[1].gt_wrapper_i\ : STD_LOGIC;
  signal \n_15_pipe_lane[1].pipe_drp_i\ : STD_LOGIC;
  signal \n_15_pipe_lane[1].pipe_rate_i\ : STD_LOGIC;
  signal \n_15_pipe_lane[1].pipe_sync_i\ : STD_LOGIC;
  signal \n_15_pipe_lane[2].gt_wrapper_i\ : STD_LOGIC;
  signal \n_15_pipe_lane[2].pipe_drp_i\ : STD_LOGIC;
  signal \n_15_pipe_lane[2].pipe_sync_i\ : STD_LOGIC;
  signal \n_15_pipe_lane[2].pipe_user_i\ : STD_LOGIC;
  signal \n_15_pipe_lane[3].gt_wrapper_i\ : STD_LOGIC;
  signal \n_15_pipe_lane[3].pipe_drp_i\ : STD_LOGIC;
  signal \n_15_pipe_lane[3].pipe_sync_i\ : STD_LOGIC;
  signal \n_16_pipe_lane[0].pipe_drp_i\ : STD_LOGIC;
  signal \n_16_pipe_lane[0].pipe_sync_i\ : STD_LOGIC;
  signal \n_16_pipe_lane[0].pipe_user_i\ : STD_LOGIC;
  signal \n_16_pipe_lane[1].pipe_drp_i\ : STD_LOGIC;
  signal \n_16_pipe_lane[1].pipe_sync_i\ : STD_LOGIC;
  signal \n_16_pipe_lane[1].pipe_user_i\ : STD_LOGIC;
  signal \n_16_pipe_lane[2].pipe_drp_i\ : STD_LOGIC;
  signal \n_16_pipe_lane[2].pipe_sync_i\ : STD_LOGIC;
  signal \n_16_pipe_lane[3].pipe_drp_i\ : STD_LOGIC;
  signal \n_16_pipe_lane[3].pipe_sync_i\ : STD_LOGIC;
  signal \n_16_pipe_lane[3].pipe_user_i\ : STD_LOGIC;
  signal \n_17_pipe_lane[0].gt_wrapper_i\ : STD_LOGIC;
  signal \n_17_pipe_lane[0].pipe_drp_i\ : STD_LOGIC;
  signal \n_17_pipe_lane[0].pipe_rate_i\ : STD_LOGIC;
  signal \n_17_pipe_lane[0].pipe_sync_i\ : STD_LOGIC;
  signal \n_17_pipe_lane[1].gt_wrapper_i\ : STD_LOGIC;
  signal \n_17_pipe_lane[1].pipe_drp_i\ : STD_LOGIC;
  signal \n_17_pipe_lane[1].pipe_sync_i\ : STD_LOGIC;
  signal \n_17_pipe_lane[1].pipe_user_i\ : STD_LOGIC;
  signal \n_17_pipe_lane[2].gt_wrapper_i\ : STD_LOGIC;
  signal \n_17_pipe_lane[2].pipe_drp_i\ : STD_LOGIC;
  signal \n_17_pipe_lane[2].pipe_rate_i\ : STD_LOGIC;
  signal \n_17_pipe_lane[2].pipe_sync_i\ : STD_LOGIC;
  signal \n_17_pipe_lane[3].gt_wrapper_i\ : STD_LOGIC;
  signal \n_17_pipe_lane[3].pipe_drp_i\ : STD_LOGIC;
  signal \n_17_pipe_lane[3].pipe_rate_i\ : STD_LOGIC;
  signal \n_17_pipe_lane[3].pipe_sync_i\ : STD_LOGIC;
  signal \n_17_pipe_lane[3].pipe_user_i\ : STD_LOGIC;
  signal \n_18_pipe_lane[0].gt_wrapper_i\ : STD_LOGIC;
  signal \n_18_pipe_lane[0].pipe_drp_i\ : STD_LOGIC;
  signal \n_18_pipe_lane[0].pipe_eq.pipe_eq_i\ : STD_LOGIC;
  signal \n_18_pipe_lane[0].pipe_rate_i\ : STD_LOGIC;
  signal \n_18_pipe_lane[0].pipe_sync_i\ : STD_LOGIC;
  signal \n_18_pipe_lane[1].pipe_drp_i\ : STD_LOGIC;
  signal \n_18_pipe_lane[1].pipe_eq.pipe_eq_i\ : STD_LOGIC;
  signal \n_18_pipe_lane[1].pipe_rate_i\ : STD_LOGIC;
  signal \n_18_pipe_lane[1].pipe_sync_i\ : STD_LOGIC;
  signal \n_18_pipe_lane[2].pipe_drp_i\ : STD_LOGIC;
  signal \n_18_pipe_lane[2].pipe_eq.pipe_eq_i\ : STD_LOGIC;
  signal \n_18_pipe_lane[2].pipe_rate_i\ : STD_LOGIC;
  signal \n_18_pipe_lane[2].pipe_sync_i\ : STD_LOGIC;
  signal \n_18_pipe_lane[2].pipe_user_i\ : STD_LOGIC;
  signal \n_18_pipe_lane[3].pipe_drp_i\ : STD_LOGIC;
  signal \n_18_pipe_lane[3].pipe_eq.pipe_eq_i\ : STD_LOGIC;
  signal \n_18_pipe_lane[3].pipe_rate_i\ : STD_LOGIC;
  signal \n_18_pipe_lane[3].pipe_sync_i\ : STD_LOGIC;
  signal \n_18_pipe_lane[3].pipe_user_i\ : STD_LOGIC;
  signal \n_19_pipe_lane[0].pipe_drp_i\ : STD_LOGIC;
  signal \n_19_pipe_lane[0].pipe_eq.pipe_eq_i\ : STD_LOGIC;
  signal \n_19_pipe_lane[0].pipe_rate_i\ : STD_LOGIC;
  signal \n_19_pipe_lane[0].pipe_sync_i\ : STD_LOGIC;
  signal \n_19_pipe_lane[0].pipe_user_i\ : STD_LOGIC;
  signal \n_19_pipe_lane[1].pipe_drp_i\ : STD_LOGIC;
  signal \n_19_pipe_lane[1].pipe_eq.pipe_eq_i\ : STD_LOGIC;
  signal \n_19_pipe_lane[1].pipe_rate_i\ : STD_LOGIC;
  signal \n_19_pipe_lane[1].pipe_sync_i\ : STD_LOGIC;
  signal \n_19_pipe_lane[1].pipe_user_i\ : STD_LOGIC;
  signal \n_19_pipe_lane[2].pipe_drp_i\ : STD_LOGIC;
  signal \n_19_pipe_lane[2].pipe_eq.pipe_eq_i\ : STD_LOGIC;
  signal \n_19_pipe_lane[2].pipe_rate_i\ : STD_LOGIC;
  signal \n_19_pipe_lane[2].pipe_sync_i\ : STD_LOGIC;
  signal \n_19_pipe_lane[2].pipe_user_i\ : STD_LOGIC;
  signal \n_19_pipe_lane[3].pipe_drp_i\ : STD_LOGIC;
  signal \n_19_pipe_lane[3].pipe_eq.pipe_eq_i\ : STD_LOGIC;
  signal \n_19_pipe_lane[3].pipe_rate_i\ : STD_LOGIC;
  signal \n_19_pipe_lane[3].pipe_sync_i\ : STD_LOGIC;
  signal \n_19_pipe_lane[3].pipe_user_i\ : STD_LOGIC;
  signal \n_1_pipe_lane[0].pipe_user_i\ : STD_LOGIC;
  signal \n_20_pipe_lane[0].pipe_drp_i\ : STD_LOGIC;
  signal \n_20_pipe_lane[0].pipe_eq.pipe_eq_i\ : STD_LOGIC;
  signal \n_20_pipe_lane[0].pipe_sync_i\ : STD_LOGIC;
  signal \n_20_pipe_lane[0].pipe_user_i\ : STD_LOGIC;
  signal \n_20_pipe_lane[1].pipe_drp_i\ : STD_LOGIC;
  signal \n_20_pipe_lane[1].pipe_eq.pipe_eq_i\ : STD_LOGIC;
  signal \n_20_pipe_lane[1].pipe_rate_i\ : STD_LOGIC;
  signal \n_20_pipe_lane[1].pipe_sync_i\ : STD_LOGIC;
  signal \n_20_pipe_lane[1].pipe_user_i\ : STD_LOGIC;
  signal \n_20_pipe_lane[2].pipe_drp_i\ : STD_LOGIC;
  signal \n_20_pipe_lane[2].pipe_eq.pipe_eq_i\ : STD_LOGIC;
  signal \n_20_pipe_lane[2].pipe_sync_i\ : STD_LOGIC;
  signal \n_20_pipe_lane[2].pipe_user_i\ : STD_LOGIC;
  signal \n_20_pipe_lane[3].pipe_drp_i\ : STD_LOGIC;
  signal \n_20_pipe_lane[3].pipe_eq.pipe_eq_i\ : STD_LOGIC;
  signal \n_20_pipe_lane[3].pipe_sync_i\ : STD_LOGIC;
  signal \n_20_pipe_lane[3].pipe_user_i\ : STD_LOGIC;
  signal n_20_pipe_reset_i : STD_LOGIC;
  signal \n_21_pipe_lane[0].pipe_drp_i\ : STD_LOGIC;
  signal \n_21_pipe_lane[0].pipe_eq.pipe_eq_i\ : STD_LOGIC;
  signal \n_21_pipe_lane[0].pipe_sync_i\ : STD_LOGIC;
  signal \n_21_pipe_lane[0].pipe_user_i\ : STD_LOGIC;
  signal \n_21_pipe_lane[1].gt_wrapper_i\ : STD_LOGIC;
  signal \n_21_pipe_lane[1].pipe_drp_i\ : STD_LOGIC;
  signal \n_21_pipe_lane[1].pipe_eq.pipe_eq_i\ : STD_LOGIC;
  signal \n_21_pipe_lane[2].gt_wrapper_i\ : STD_LOGIC;
  signal \n_21_pipe_lane[2].pipe_drp_i\ : STD_LOGIC;
  signal \n_21_pipe_lane[2].pipe_eq.pipe_eq_i\ : STD_LOGIC;
  signal \n_21_pipe_lane[3].gt_wrapper_i\ : STD_LOGIC;
  signal \n_21_pipe_lane[3].pipe_drp_i\ : STD_LOGIC;
  signal \n_21_pipe_lane[3].pipe_eq.pipe_eq_i\ : STD_LOGIC;
  signal \n_22_pipe_lane[0].pipe_drp_i\ : STD_LOGIC;
  signal \n_22_pipe_lane[0].pipe_eq.pipe_eq_i\ : STD_LOGIC;
  signal \n_22_pipe_lane[1].gt_wrapper_i\ : STD_LOGIC;
  signal \n_22_pipe_lane[1].pipe_drp_i\ : STD_LOGIC;
  signal \n_22_pipe_lane[1].pipe_eq.pipe_eq_i\ : STD_LOGIC;
  signal \n_22_pipe_lane[2].gt_wrapper_i\ : STD_LOGIC;
  signal \n_22_pipe_lane[2].pipe_drp_i\ : STD_LOGIC;
  signal \n_22_pipe_lane[2].pipe_eq.pipe_eq_i\ : STD_LOGIC;
  signal \n_22_pipe_lane[3].gt_wrapper_i\ : STD_LOGIC;
  signal \n_22_pipe_lane[3].pipe_drp_i\ : STD_LOGIC;
  signal \n_22_pipe_lane[3].pipe_eq.pipe_eq_i\ : STD_LOGIC;
  signal \n_22_pipe_lane[3].pipe_user_i\ : STD_LOGIC;
  signal \n_23_pipe_lane[0].gt_wrapper_i\ : STD_LOGIC;
  signal \n_23_pipe_lane[0].pipe_drp_i\ : STD_LOGIC;
  signal \n_23_pipe_lane[0].pipe_eq.pipe_eq_i\ : STD_LOGIC;
  signal \n_23_pipe_lane[0].pipe_user_i\ : STD_LOGIC;
  signal \n_23_pipe_lane[1].gt_wrapper_i\ : STD_LOGIC;
  signal \n_23_pipe_lane[1].pipe_drp_i\ : STD_LOGIC;
  signal \n_23_pipe_lane[1].pipe_eq.pipe_eq_i\ : STD_LOGIC;
  signal \n_23_pipe_lane[2].gt_wrapper_i\ : STD_LOGIC;
  signal \n_23_pipe_lane[2].pipe_drp_i\ : STD_LOGIC;
  signal \n_23_pipe_lane[2].pipe_eq.pipe_eq_i\ : STD_LOGIC;
  signal \n_23_pipe_lane[3].gt_wrapper_i\ : STD_LOGIC;
  signal \n_23_pipe_lane[3].pipe_drp_i\ : STD_LOGIC;
  signal \n_23_pipe_lane[3].pipe_eq.pipe_eq_i\ : STD_LOGIC;
  signal n_23_pipe_reset_i : STD_LOGIC;
  signal \n_24_pipe_lane[0].gt_wrapper_i\ : STD_LOGIC;
  signal \n_24_pipe_lane[0].pipe_drp_i\ : STD_LOGIC;
  signal \n_24_pipe_lane[0].pipe_eq.pipe_eq_i\ : STD_LOGIC;
  signal \n_24_pipe_lane[0].pipe_rate_i\ : STD_LOGIC;
  signal \n_24_pipe_lane[0].pipe_user_i\ : STD_LOGIC;
  signal \n_24_pipe_lane[1].pipe_drp_i\ : STD_LOGIC;
  signal \n_24_pipe_lane[1].pipe_eq.pipe_eq_i\ : STD_LOGIC;
  signal \n_24_pipe_lane[2].pipe_drp_i\ : STD_LOGIC;
  signal \n_24_pipe_lane[2].pipe_eq.pipe_eq_i\ : STD_LOGIC;
  signal \n_24_pipe_lane[2].pipe_rate_i\ : STD_LOGIC;
  signal \n_24_pipe_lane[3].pipe_drp_i\ : STD_LOGIC;
  signal \n_24_pipe_lane[3].pipe_eq.pipe_eq_i\ : STD_LOGIC;
  signal \n_24_pipe_lane[3].pipe_rate_i\ : STD_LOGIC;
  signal \n_25_pipe_lane[0].gt_wrapper_i\ : STD_LOGIC;
  signal \n_25_pipe_lane[0].pipe_drp_i\ : STD_LOGIC;
  signal \n_25_pipe_lane[0].pipe_eq.pipe_eq_i\ : STD_LOGIC;
  signal \n_25_pipe_lane[1].pipe_drp_i\ : STD_LOGIC;
  signal \n_25_pipe_lane[1].pipe_eq.pipe_eq_i\ : STD_LOGIC;
  signal \n_25_pipe_lane[1].pipe_rate_i\ : STD_LOGIC;
  signal \n_25_pipe_lane[2].pipe_drp_i\ : STD_LOGIC;
  signal \n_25_pipe_lane[2].pipe_eq.pipe_eq_i\ : STD_LOGIC;
  signal \n_25_pipe_lane[3].pipe_drp_i\ : STD_LOGIC;
  signal \n_25_pipe_lane[3].pipe_eq.pipe_eq_i\ : STD_LOGIC;
  signal \n_26_pipe_lane[0].gt_wrapper_i\ : STD_LOGIC;
  signal \n_26_pipe_lane[0].pipe_drp_i\ : STD_LOGIC;
  signal \n_26_pipe_lane[0].pipe_eq.pipe_eq_i\ : STD_LOGIC;
  signal \n_26_pipe_lane[1].pipe_drp_i\ : STD_LOGIC;
  signal \n_26_pipe_lane[1].pipe_eq.pipe_eq_i\ : STD_LOGIC;
  signal \n_26_pipe_lane[2].pipe_drp_i\ : STD_LOGIC;
  signal \n_26_pipe_lane[2].pipe_eq.pipe_eq_i\ : STD_LOGIC;
  signal \n_26_pipe_lane[3].pipe_drp_i\ : STD_LOGIC;
  signal \n_26_pipe_lane[3].pipe_eq.pipe_eq_i\ : STD_LOGIC;
  signal \n_27_pipe_lane[0].pipe_drp_i\ : STD_LOGIC;
  signal \n_27_pipe_lane[0].pipe_eq.pipe_eq_i\ : STD_LOGIC;
  signal \n_27_pipe_lane[1].pipe_drp_i\ : STD_LOGIC;
  signal \n_27_pipe_lane[1].pipe_eq.pipe_eq_i\ : STD_LOGIC;
  signal \n_27_pipe_lane[2].pipe_drp_i\ : STD_LOGIC;
  signal \n_27_pipe_lane[2].pipe_eq.pipe_eq_i\ : STD_LOGIC;
  signal \n_27_pipe_lane[3].pipe_drp_i\ : STD_LOGIC;
  signal \n_27_pipe_lane[3].pipe_eq.pipe_eq_i\ : STD_LOGIC;
  signal \n_28_pipe_lane[0].pipe_drp_i\ : STD_LOGIC;
  signal \n_28_pipe_lane[0].pipe_eq.pipe_eq_i\ : STD_LOGIC;
  signal \n_28_pipe_lane[1].pipe_drp_i\ : STD_LOGIC;
  signal \n_28_pipe_lane[1].pipe_eq.pipe_eq_i\ : STD_LOGIC;
  signal \n_28_pipe_lane[2].pipe_drp_i\ : STD_LOGIC;
  signal \n_28_pipe_lane[2].pipe_eq.pipe_eq_i\ : STD_LOGIC;
  signal \n_28_pipe_lane[3].pipe_drp_i\ : STD_LOGIC;
  signal \n_28_pipe_lane[3].pipe_eq.pipe_eq_i\ : STD_LOGIC;
  signal \n_29_pipe_lane[0].pipe_drp_i\ : STD_LOGIC;
  signal \n_29_pipe_lane[0].pipe_eq.pipe_eq_i\ : STD_LOGIC;
  signal \n_29_pipe_lane[1].pipe_drp_i\ : STD_LOGIC;
  signal \n_29_pipe_lane[1].pipe_eq.pipe_eq_i\ : STD_LOGIC;
  signal \n_29_pipe_lane[2].pipe_drp_i\ : STD_LOGIC;
  signal \n_29_pipe_lane[2].pipe_eq.pipe_eq_i\ : STD_LOGIC;
  signal \n_29_pipe_lane[3].pipe_drp_i\ : STD_LOGIC;
  signal \n_29_pipe_lane[3].pipe_eq.pipe_eq_i\ : STD_LOGIC;
  signal \n_30_pipe_lane[0].pipe_drp_i\ : STD_LOGIC;
  signal \n_30_pipe_lane[0].pipe_eq.pipe_eq_i\ : STD_LOGIC;
  signal \n_30_pipe_lane[1].pipe_drp_i\ : STD_LOGIC;
  signal \n_30_pipe_lane[1].pipe_eq.pipe_eq_i\ : STD_LOGIC;
  signal \n_30_pipe_lane[2].pipe_drp_i\ : STD_LOGIC;
  signal \n_30_pipe_lane[2].pipe_eq.pipe_eq_i\ : STD_LOGIC;
  signal \n_30_pipe_lane[3].pipe_drp_i\ : STD_LOGIC;
  signal \n_30_pipe_lane[3].pipe_eq.pipe_eq_i\ : STD_LOGIC;
  signal \n_31_pipe_lane[0].pipe_drp_i\ : STD_LOGIC;
  signal \n_31_pipe_lane[0].pipe_eq.pipe_eq_i\ : STD_LOGIC;
  signal \n_31_pipe_lane[1].pipe_drp_i\ : STD_LOGIC;
  signal \n_31_pipe_lane[1].pipe_eq.pipe_eq_i\ : STD_LOGIC;
  signal \n_31_pipe_lane[2].pipe_drp_i\ : STD_LOGIC;
  signal \n_31_pipe_lane[2].pipe_eq.pipe_eq_i\ : STD_LOGIC;
  signal \n_31_pipe_lane[3].pipe_drp_i\ : STD_LOGIC;
  signal \n_31_pipe_lane[3].pipe_eq.pipe_eq_i\ : STD_LOGIC;
  signal \n_32_pipe_lane[0].pipe_drp_i\ : STD_LOGIC;
  signal \n_32_pipe_lane[0].pipe_eq.pipe_eq_i\ : STD_LOGIC;
  signal \n_32_pipe_lane[1].pipe_drp_i\ : STD_LOGIC;
  signal \n_32_pipe_lane[1].pipe_eq.pipe_eq_i\ : STD_LOGIC;
  signal \n_32_pipe_lane[2].pipe_drp_i\ : STD_LOGIC;
  signal \n_32_pipe_lane[2].pipe_eq.pipe_eq_i\ : STD_LOGIC;
  signal \n_32_pipe_lane[3].pipe_drp_i\ : STD_LOGIC;
  signal \n_32_pipe_lane[3].pipe_eq.pipe_eq_i\ : STD_LOGIC;
  signal \n_33_pipe_lane[0].pipe_drp_i\ : STD_LOGIC;
  signal \n_33_pipe_lane[0].pipe_eq.pipe_eq_i\ : STD_LOGIC;
  signal \n_33_pipe_lane[1].pipe_drp_i\ : STD_LOGIC;
  signal \n_33_pipe_lane[1].pipe_eq.pipe_eq_i\ : STD_LOGIC;
  signal \n_33_pipe_lane[2].pipe_drp_i\ : STD_LOGIC;
  signal \n_33_pipe_lane[2].pipe_eq.pipe_eq_i\ : STD_LOGIC;
  signal \n_33_pipe_lane[3].pipe_drp_i\ : STD_LOGIC;
  signal \n_33_pipe_lane[3].pipe_eq.pipe_eq_i\ : STD_LOGIC;
  signal \n_34_pipe_lane[0].pipe_eq.pipe_eq_i\ : STD_LOGIC;
  signal \n_34_pipe_lane[1].pipe_eq.pipe_eq_i\ : STD_LOGIC;
  signal \n_34_pipe_lane[2].pipe_eq.pipe_eq_i\ : STD_LOGIC;
  signal \n_34_pipe_lane[3].pipe_eq.pipe_eq_i\ : STD_LOGIC;
  signal \n_3_pipe_lane[2].pipe_user_i\ : STD_LOGIC;
  signal \n_4_pipe_lane[1].pipe_user_i\ : STD_LOGIC;
  signal \n_4_pipe_lane[2].pipe_user_i\ : STD_LOGIC;
  signal \n_4_pipe_lane[3].pipe_user_i\ : STD_LOGIC;
  signal \n_5_pipe_lane[1].pipe_user_i\ : STD_LOGIC;
  signal \n_5_pipe_lane[3].pipe_user_i\ : STD_LOGIC;
  signal \n_6_pipe_lane[0].gt_wrapper_i\ : STD_LOGIC;
  signal \n_6_pipe_lane[0].pipe_rate_i\ : STD_LOGIC;
  signal \n_6_pipe_lane[1].gt_wrapper_i\ : STD_LOGIC;
  signal \n_6_pipe_lane[1].pipe_rate_i\ : STD_LOGIC;
  signal \n_6_pipe_lane[1].pipe_user_i\ : STD_LOGIC;
  signal \n_6_pipe_lane[2].gt_wrapper_i\ : STD_LOGIC;
  signal \n_6_pipe_lane[2].pipe_rate_i\ : STD_LOGIC;
  signal \n_6_pipe_lane[2].pipe_user_i\ : STD_LOGIC;
  signal \n_6_pipe_lane[3].gt_wrapper_i\ : STD_LOGIC;
  signal \n_6_pipe_lane[3].pipe_rate_i\ : STD_LOGIC;
  signal \n_6_pipe_lane[3].pipe_user_i\ : STD_LOGIC;
  signal \n_7_pipe_lane[0].pipe_drp_i\ : STD_LOGIC;
  signal \n_7_pipe_lane[0].pipe_rate_i\ : STD_LOGIC;
  signal \n_7_pipe_lane[0].pipe_user_i\ : STD_LOGIC;
  signal \n_7_pipe_lane[1].pipe_drp_i\ : STD_LOGIC;
  signal \n_7_pipe_lane[1].pipe_user_i\ : STD_LOGIC;
  signal \n_7_pipe_lane[2].pipe_drp_i\ : STD_LOGIC;
  signal \n_7_pipe_lane[2].pipe_user_i\ : STD_LOGIC;
  signal \n_7_pipe_lane[3].pipe_drp_i\ : STD_LOGIC;
  signal \n_7_pipe_lane[3].pipe_user_i\ : STD_LOGIC;
  signal \n_8_pipe_lane[0].pipe_drp_i\ : STD_LOGIC;
  signal \n_8_pipe_lane[0].pipe_user_i\ : STD_LOGIC;
  signal \n_8_pipe_lane[1].pipe_drp_i\ : STD_LOGIC;
  signal \n_8_pipe_lane[1].pipe_rate_i\ : STD_LOGIC;
  signal \n_8_pipe_lane[1].pipe_user_i\ : STD_LOGIC;
  signal \n_8_pipe_lane[2].pipe_drp_i\ : STD_LOGIC;
  signal \n_8_pipe_lane[2].pipe_user_i\ : STD_LOGIC;
  signal \n_8_pipe_lane[3].pipe_drp_i\ : STD_LOGIC;
  signal \n_8_pipe_lane[3].pipe_user_i\ : STD_LOGIC;
  signal \n_9_pipe_lane[0].pipe_drp_i\ : STD_LOGIC;
  signal \n_9_pipe_lane[0].pipe_rate_i\ : STD_LOGIC;
  signal \n_9_pipe_lane[0].pipe_user_i\ : STD_LOGIC;
  signal \n_9_pipe_lane[1].pipe_drp_i\ : STD_LOGIC;
  signal \n_9_pipe_lane[1].pipe_user_i\ : STD_LOGIC;
  signal \n_9_pipe_lane[2].pipe_drp_i\ : STD_LOGIC;
  signal \n_9_pipe_lane[2].pipe_rate_i\ : STD_LOGIC;
  signal \n_9_pipe_lane[2].pipe_user_i\ : STD_LOGIC;
  signal \n_9_pipe_lane[3].pipe_drp_i\ : STD_LOGIC;
  signal \n_9_pipe_lane[3].pipe_rate_i\ : STD_LOGIC;
  signal \n_9_pipe_lane[3].pipe_user_i\ : STD_LOGIC;
  signal p_0_in13_in : STD_LOGIC;
  signal p_0_in15_in : STD_LOGIC;
  signal p_0_in25_in : STD_LOGIC;
  signal p_0_in27_in : STD_LOGIC;
  signal p_0_in2_in : STD_LOGIC;
  signal p_0_in30_in : STD_LOGIC;
  signal p_0_in32_in : STD_LOGIC;
  signal p_0_in34_in : STD_LOGIC;
  signal p_0_in35_in : STD_LOGIC;
  signal p_0_in37_in : STD_LOGIC;
  signal p_0_in39_in : STD_LOGIC;
  signal p_0_in3_in : STD_LOGIC;
  signal p_0_in47_in : STD_LOGIC;
  signal p_0_in49_in : STD_LOGIC;
  signal p_0_in4_in : STD_LOGIC;
  signal p_0_in55_in : STD_LOGIC;
  signal p_0_in57_in : STD_LOGIC;
  signal p_0_in59_in : STD_LOGIC;
  signal p_0_in5_in : STD_LOGIC;
  signal p_0_in61_in : STD_LOGIC;
  signal p_0_in7_in_0 : STD_LOGIC;
  signal p_0_in7_in_2 : STD_LOGIC;
  signal p_0_in7_in_4 : STD_LOGIC;
  signal p_0_in7_in_8 : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC;
  signal p_100_out : STD_LOGIC;
  signal p_101_out : STD_LOGIC;
  signal p_109_out : STD_LOGIC;
  signal p_128_out : STD_LOGIC;
  signal p_146_out : STD_LOGIC;
  signal p_153_out : STD_LOGIC;
  signal p_155_out : STD_LOGIC;
  signal p_156_out : STD_LOGIC;
  signal p_164_out : STD_LOGIC;
  signal p_183_out : STD_LOGIC;
  signal p_18_out : STD_LOGIC;
  signal p_1_in8_in : STD_LOGIC;
  signal p_1_in8_in_1 : STD_LOGIC;
  signal p_1_in8_in_5 : STD_LOGIC;
  signal p_1_in8_in_7 : STD_LOGIC;
  signal p_201_out : STD_LOGIC;
  signal p_209_out : STD_LOGIC;
  signal p_210_out : STD_LOGIC;
  signal p_218_out : STD_LOGIC;
  signal p_2_in : STD_LOGIC;
  signal p_2_in_3 : STD_LOGIC;
  signal p_2_in_6 : STD_LOGIC;
  signal p_36_out : STD_LOGIC;
  signal p_43_out : STD_LOGIC;
  signal p_45_out : STD_LOGIC;
  signal p_46_out : STD_LOGIC;
  signal p_54_out : STD_LOGIC;
  signal p_73_out : STD_LOGIC;
  signal p_91_out : STD_LOGIC;
  signal p_98_out : STD_LOGIC;
  signal \^pipe_qrst_idle\ : STD_LOGIC;
  signal \^pipe_rx0_eq_adapt_done\ : STD_LOGIC;
  signal \^pipe_rxpmaresetdone\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^pipe_rxstatus\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \^pipe_rxsyncdone\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^pipe_txoutclk_out\ : STD_LOGIC;
  signal \^pipe_txphaligndone\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^pipe_txphinitdone\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal qdrp_done : STD_LOGIC;
  signal qpllpd : STD_LOGIC;
  signal qrst_drp_start : STD_LOGIC;
  signal qrst_ovrd : STD_LOGIC;
  signal \^rate_idle\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal reset_n_reg1 : STD_LOGIC;
  signal reset_n_reg2 : STD_LOGIC;
  signal rst_cpllpd : STD_LOGIC;
  signal rst_dclk_reset : STD_LOGIC;
  signal rst_gtreset : STD_LOGIC;
  signal rst_rxusrclk_reset : STD_LOGIC;
  signal rst_txsync_start : STD_LOGIC;
  signal rst_userrdy : STD_LOGIC;
  signal rxsyncallin : STD_LOGIC;
  signal txsyncallin : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of reset_n_reg1_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of reset_n_reg1_reg : label is "yes";
  attribute ASYNC_REG of reset_n_reg2_reg : label is std.standard.true;
  attribute KEEP of reset_n_reg2_reg : label is "yes";
begin
  CLK <= \^clk\;
  D(3 downto 0) <= \^d\(3 downto 0);
  O15(3 downto 0) <= \^o15\(3 downto 0);
  O2 <= \^o2\;
  O22 <= \^o22\;
  O24 <= \^o24\;
  O3(1 downto 0) <= \^o3\(1 downto 0);
  PIPE_RXELECIDLE(3 downto 0) <= \^pipe_rxelecidle\(3 downto 0);
  PIPE_RXPHALIGNDONE(2 downto 0) <= \^pipe_rxphaligndone\(2 downto 0);
  QPLL_QPLLLOCK <= \^qpll_qplllock\;
  QPLL_QPLLOUTCLK <= \^qpll_qplloutclk\;
  QPLL_QPLLOUTREFCLK <= \^qpll_qplloutrefclk\;
  RATE_MMCM_LOCK <= \^rate_mmcm_lock\;
  SYNC_RXPHALIGNDONE_M <= \^sync_rxphaligndone_m\;
  USER_RXEQ_ADAPT_DONE <= \^user_rxeq_adapt_done\;
  ext_ch_gt_drpdo(63 downto 0) <= \^ext_ch_gt_drpdo\(63 downto 0);
  ext_ch_gt_drprdy(3 downto 0) <= \^ext_ch_gt_drprdy\(3 downto 0);
  pipe_qrst_idle <= \^pipe_qrst_idle\;
  pipe_rx0_eq_adapt_done <= \^pipe_rx0_eq_adapt_done\;
  pipe_rxpmaresetdone(3 downto 0) <= \^pipe_rxpmaresetdone\(3 downto 0);
  pipe_rxstatus(11 downto 0) <= \^pipe_rxstatus\(11 downto 0);
  pipe_rxsyncdone(3 downto 0) <= \^pipe_rxsyncdone\(3 downto 0);
  pipe_txoutclk_out <= \^pipe_txoutclk_out\;
  pipe_txphaligndone(3 downto 0) <= \^pipe_txphaligndone\(3 downto 0);
  pipe_txphinitdone(3 downto 0) <= \^pipe_txphinitdone\(3 downto 0);
  rate_idle(3 downto 0) <= \^rate_idle\(3 downto 0);
\gth_channel.gthe2_channel_i_i_62\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55555515FFFFFFFF"
    )
    port map (
      I0 => \n_22_pipe_lane[3].pipe_user_i\,
      I1 => \n_0_pipe_lane[3].pipe_user_i\,
      I2 => \n_18_pipe_lane[3].pipe_user_i\,
      I3 => \n_16_pipe_lane[3].pipe_user_i\,
      I4 => \n_17_pipe_lane[3].pipe_user_i\,
      I5 => \n_18_pipe_lane[2].pipe_user_i\,
      O => \n_0_gth_channel.gthe2_channel_i_i_62\
    );
\gth_channel.gthe2_channel_i_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEEE0E00"
    )
    port map (
      I0 => \n_0_pipe_lane[1].pipe_user_i\,
      I1 => \n_20_pipe_lane[1].pipe_user_i\,
      I2 => \n_19_pipe_lane[0].pipe_user_i\,
      I3 => \n_0_pipe_lane[0].pipe_user_i\,
      I4 => \n_24_pipe_lane[0].pipe_user_i\,
      I5 => \n_0_gth_channel.gthe2_channel_i_i_62\,
      O => \n_0_gth_channel.gthe2_channel_i_i_7\
    );
\pipe_clock_int.pipe_clock_i\: entity work.pcie3_7x_0_pcie3_7x_0_pipe_clock
    port map (
      CLK => \^o2\,
      D(3 downto 0) => \^o15\(3 downto 0),
      I1 => I1,
      I2 => \n_7_pipe_lane[0].pipe_rate_i\,
      I3 => I2,
      INT_USERCLK2_OUT => INT_USERCLK2_OUT,
      O1 => \^clk\,
      O2 => O1,
      SR(0) => SR(0),
      SYNC_MMCM_LOCK => \^rate_mmcm_lock\,
      int_pclk_sel_slave(3 downto 0) => int_pclk_sel_slave(3 downto 0),
      int_userclk1_out => int_userclk1_out,
      \out\(3 downto 0) => \out\(3 downto 0),
      pipe_txoutclk_out => \^pipe_txoutclk_out\
    );
\pipe_lane[0].gt_wrapper_i\: entity work.pcie3_7x_0_pcie3_7x_0_gt_wrapper
    port map (
      CLK => \^o2\,
      D(0) => \^d\(0),
      DRPADDR(8) => \n_7_pipe_lane[0].pipe_drp_i\,
      DRPADDR(7) => \n_8_pipe_lane[0].pipe_drp_i\,
      DRPADDR(6) => \n_9_pipe_lane[0].pipe_drp_i\,
      DRPADDR(5) => \n_10_pipe_lane[0].pipe_drp_i\,
      DRPADDR(4) => \n_11_pipe_lane[0].pipe_drp_i\,
      DRPADDR(3) => \n_12_pipe_lane[0].pipe_drp_i\,
      DRPADDR(2) => \n_13_pipe_lane[0].pipe_drp_i\,
      DRPADDR(1) => \n_14_pipe_lane[0].pipe_drp_i\,
      DRPADDR(0) => \n_15_pipe_lane[0].pipe_drp_i\,
      DRPDI(15) => \n_18_pipe_lane[0].pipe_drp_i\,
      DRPDI(14) => \n_19_pipe_lane[0].pipe_drp_i\,
      DRPDI(13) => \n_20_pipe_lane[0].pipe_drp_i\,
      DRPDI(12) => \n_21_pipe_lane[0].pipe_drp_i\,
      DRPDI(11) => \n_22_pipe_lane[0].pipe_drp_i\,
      DRPDI(10) => \n_23_pipe_lane[0].pipe_drp_i\,
      DRPDI(9) => \n_24_pipe_lane[0].pipe_drp_i\,
      DRPDI(8) => \n_25_pipe_lane[0].pipe_drp_i\,
      DRPDI(7) => \n_26_pipe_lane[0].pipe_drp_i\,
      DRPDI(6) => \n_27_pipe_lane[0].pipe_drp_i\,
      DRPDI(5) => \n_28_pipe_lane[0].pipe_drp_i\,
      DRPDI(4) => \n_29_pipe_lane[0].pipe_drp_i\,
      DRPDI(3) => \n_30_pipe_lane[0].pipe_drp_i\,
      DRPDI(2) => \n_31_pipe_lane[0].pipe_drp_i\,
      DRPDI(1) => \n_32_pipe_lane[0].pipe_drp_i\,
      DRPDI(0) => \n_33_pipe_lane[0].pipe_drp_i\,
      DRP_GTXRESET => rst_gtreset,
      GT_RXPMARESET0 => GT_RXPMARESET0,
      GT_TXPMARESET0 => GT_TXPMARESET0,
      I1 => \n_16_pipe_lane[0].pipe_drp_i\,
      I10 => \n_17_pipe_lane[0].pipe_sync_i\,
      I11 => \n_16_pipe_lane[0].pipe_sync_i\,
      I12 => \n_18_pipe_lane[0].pipe_sync_i\,
      I13 => n_23_pipe_reset_i,
      I2 => \n_17_pipe_lane[0].pipe_drp_i\,
      I3 => \n_20_pipe_lane[0].pipe_user_i\,
      I4 => \n_6_pipe_lane[0].pipe_rate_i\,
      I5 => \n_0_gth_channel.gthe2_channel_i_i_7\,
      I6 => \n_15_pipe_lane[0].pipe_sync_i\,
      I7 => \n_19_pipe_lane[0].pipe_sync_i\,
      I8 => \^clk\,
      I9 => \n_21_pipe_lane[0].pipe_sync_i\,
      O1 => \n_6_pipe_lane[0].gt_wrapper_i\,
      O2 => \n_17_pipe_lane[0].gt_wrapper_i\,
      O3 => \n_18_pipe_lane[0].gt_wrapper_i\,
      O4 => \n_26_pipe_lane[0].gt_wrapper_i\,
      PIPETXMARGIN(2 downto 0) => PIPETXMARGIN(2 downto 0),
      PIPE_POWERDOWN(1 downto 0) => PIPE_POWERDOWN(1 downto 0),
      PIPE_RXDATA(31 downto 0) => PIPE_RXDATA(31 downto 0),
      PIPE_RXDATAK(1 downto 0) => PIPE_RXDATAK(1 downto 0),
      PIPE_RXELECIDLE(0) => \^pipe_rxelecidle\(0),
      PIPE_RXPOLARITY(0) => PIPE_RXPOLARITY(0),
      PIPE_RXSLIDE(0) => PIPE_RXSLIDE(0),
      PIPE_TXCOMPLIANCE(0) => PIPE_TXCOMPLIANCE(0),
      PIPE_TXDATA(31 downto 0) => PIPE_TXDATA(31 downto 0),
      PIPE_TXDATAK(1 downto 0) => PIPE_TXDATAK(1 downto 0),
      PIPE_TXDEEMPH(0) => PIPE_TXDEEMPH(0),
      PIPE_TXELECIDLE(0) => PIPE_TXELECIDLE(0),
      Q(5) => \n_8_pipe_lane[0].pipe_user_i\,
      Q(4) => \n_9_pipe_lane[0].pipe_user_i\,
      Q(3) => \n_10_pipe_lane[0].pipe_user_i\,
      Q(2) => \n_11_pipe_lane[0].pipe_user_i\,
      Q(1) => \n_12_pipe_lane[0].pipe_user_i\,
      Q(0) => \n_13_pipe_lane[0].pipe_user_i\,
      QPLL_QPLLOUTCLK => \^qpll_qplloutclk\,
      QPLL_QPLLOUTREFCLK => \^qpll_qplloutrefclk\,
      RATE_PHYSTATUS => p_183_out,
      RATE_RXRATEDONE => \n_14_pipe_lane[0].gt_wrapper_i\,
      RATE_TXRATEDONE => \n_23_pipe_lane[0].gt_wrapper_i\,
      RXRATE(2) => \n_17_pipe_lane[0].pipe_rate_i\,
      RXRATE(1) => \n_18_pipe_lane[0].pipe_rate_i\,
      RXRATE(0) => \n_19_pipe_lane[0].pipe_rate_i\,
      RXSYSCLKSEL(1) => \n_13_pipe_lane[0].pipe_rate_i\,
      RXSYSCLKSEL(0) => \n_14_pipe_lane[0].pipe_rate_i\,
      SYNC_RXDLYEN => \n_14_pipe_lane[0].pipe_sync_i\,
      SYNC_RXPHALIGNDONE_M => \^sync_rxphaligndone_m\,
      SYNC_TXPHALIGNDONE => txsyncallin,
      SYNC_TXSYNCDONE => \n_25_pipe_lane[0].gt_wrapper_i\,
      TXMAINCURSOR(6) => \n_23_pipe_lane[0].pipe_eq.pipe_eq_i\,
      TXMAINCURSOR(5) => \n_24_pipe_lane[0].pipe_eq.pipe_eq_i\,
      TXMAINCURSOR(4) => \n_25_pipe_lane[0].pipe_eq.pipe_eq_i\,
      TXMAINCURSOR(3) => \n_26_pipe_lane[0].pipe_eq.pipe_eq_i\,
      TXMAINCURSOR(2) => \n_27_pipe_lane[0].pipe_eq.pipe_eq_i\,
      TXMAINCURSOR(1) => \n_28_pipe_lane[0].pipe_eq.pipe_eq_i\,
      TXMAINCURSOR(0) => \n_29_pipe_lane[0].pipe_eq.pipe_eq_i\,
      TXPOSTCURSOR(4) => \n_30_pipe_lane[0].pipe_eq.pipe_eq_i\,
      TXPOSTCURSOR(3) => \n_31_pipe_lane[0].pipe_eq.pipe_eq_i\,
      TXPOSTCURSOR(2) => \n_32_pipe_lane[0].pipe_eq.pipe_eq_i\,
      TXPOSTCURSOR(1) => \n_33_pipe_lane[0].pipe_eq.pipe_eq_i\,
      TXPOSTCURSOR(0) => \n_34_pipe_lane[0].pipe_eq.pipe_eq_i\,
      TXPRECURSOR(4) => \n_18_pipe_lane[0].pipe_eq.pipe_eq_i\,
      TXPRECURSOR(3) => \n_19_pipe_lane[0].pipe_eq.pipe_eq_i\,
      TXPRECURSOR(2) => \n_20_pipe_lane[0].pipe_eq.pipe_eq_i\,
      TXPRECURSOR(1) => \n_21_pipe_lane[0].pipe_eq.pipe_eq_i\,
      TXPRECURSOR(0) => \n_22_pipe_lane[0].pipe_eq.pipe_eq_i\,
      USER_OOBCLK => \n_7_pipe_lane[0].pipe_user_i\,
      USER_RXRESETDONE => \n_15_pipe_lane[0].gt_wrapper_i\,
      USER_TXRESETDONE => \n_24_pipe_lane[0].gt_wrapper_i\,
      ext_ch_gt_drpdo(15 downto 0) => \^ext_ch_gt_drpdo\(15 downto 0),
      ext_ch_gt_drprdy(0) => \^ext_ch_gt_drprdy\(0),
      p_0_in2_in => p_0_in2_in,
      p_0_in3_in => p_0_in3_in,
      pci_exp_rxn(0) => pci_exp_rxn(0),
      pci_exp_rxp(0) => pci_exp_rxp(0),
      pci_exp_txn(0) => pci_exp_txn(0),
      pci_exp_txp(0) => pci_exp_txp(0),
      pipe_dmonitorout(14 downto 0) => pipe_dmonitorout(14 downto 0),
      pipe_eyescandataerror(0) => pipe_eyescandataerror(0),
      pipe_loopback(2 downto 0) => pipe_loopback(2 downto 0),
      pipe_rxbufstatus(2 downto 0) => pipe_rxbufstatus(2 downto 0),
      pipe_rxcommadet(0) => pipe_rxcommadet(0),
      pipe_rxdisperr(7 downto 0) => pipe_rxdisperr(7 downto 0),
      pipe_rxdlysresetdone(0) => pipe_rxdlysresetdone(0),
      pipe_rxnotintable(7 downto 0) => pipe_rxnotintable(7 downto 0),
      pipe_rxoutclk_out(0) => pipe_rxoutclk_out(0),
      pipe_rxpmaresetdone(0) => \^pipe_rxpmaresetdone\(0),
      pipe_rxprbscntreset => pipe_rxprbscntreset,
      pipe_rxprbserr(0) => pipe_rxprbserr(0),
      pipe_rxprbssel(2 downto 0) => pipe_rxprbssel(2 downto 0),
      pipe_rxstatus(2 downto 0) => \^pipe_rxstatus\(2 downto 0),
      pipe_rxsyncdone(0) => \^pipe_rxsyncdone\(0),
      pipe_tx_rcvr_det => pipe_tx_rcvr_det,
      pipe_tx_swing => pipe_tx_swing,
      pipe_txdlysresetdone(0) => pipe_txdlysresetdone(0),
      pipe_txoutclk_out => \^pipe_txoutclk_out\,
      pipe_txphaligndone(0) => \^pipe_txphaligndone\(0),
      pipe_txphinitdone(0) => \^pipe_txphinitdone\(0),
      pipe_txprbsforceerr => pipe_txprbsforceerr,
      pipe_txprbssel(2 downto 0) => pipe_txprbssel(2 downto 0),
      rst_cpllpd => rst_cpllpd,
      rst_userrdy => rst_userrdy,
      rxsyncallin => rxsyncallin,
      sys_clk => sys_clk
    );
\pipe_lane[0].pipe_drp_i\: entity work.pcie3_7x_0_pcie3_7x_0_pipe_drp
    port map (
      DRPADDR(8) => \n_7_pipe_lane[0].pipe_drp_i\,
      DRPADDR(7) => \n_8_pipe_lane[0].pipe_drp_i\,
      DRPADDR(6) => \n_9_pipe_lane[0].pipe_drp_i\,
      DRPADDR(5) => \n_10_pipe_lane[0].pipe_drp_i\,
      DRPADDR(4) => \n_11_pipe_lane[0].pipe_drp_i\,
      DRPADDR(3) => \n_12_pipe_lane[0].pipe_drp_i\,
      DRPADDR(2) => \n_13_pipe_lane[0].pipe_drp_i\,
      DRPADDR(1) => \n_14_pipe_lane[0].pipe_drp_i\,
      DRPADDR(0) => \n_15_pipe_lane[0].pipe_drp_i\,
      DRPDI(15) => \n_18_pipe_lane[0].pipe_drp_i\,
      DRPDI(14) => \n_19_pipe_lane[0].pipe_drp_i\,
      DRPDI(13) => \n_20_pipe_lane[0].pipe_drp_i\,
      DRPDI(12) => \n_21_pipe_lane[0].pipe_drp_i\,
      DRPDI(11) => \n_22_pipe_lane[0].pipe_drp_i\,
      DRPDI(10) => \n_23_pipe_lane[0].pipe_drp_i\,
      DRPDI(9) => \n_24_pipe_lane[0].pipe_drp_i\,
      DRPDI(8) => \n_25_pipe_lane[0].pipe_drp_i\,
      DRPDI(7) => \n_26_pipe_lane[0].pipe_drp_i\,
      DRPDI(6) => \n_27_pipe_lane[0].pipe_drp_i\,
      DRPDI(5) => \n_28_pipe_lane[0].pipe_drp_i\,
      DRPDI(4) => \n_29_pipe_lane[0].pipe_drp_i\,
      DRPDI(3) => \n_30_pipe_lane[0].pipe_drp_i\,
      DRPDI(2) => \n_31_pipe_lane[0].pipe_drp_i\,
      DRPDI(1) => \n_32_pipe_lane[0].pipe_drp_i\,
      DRPDI(0) => \n_33_pipe_lane[0].pipe_drp_i\,
      DRP_DONE => p_201_out,
      DRP_FSM(6 downto 0) => O5(6 downto 0),
      DRP_GTXRESET => rst_gtreset,
      DRP_START => DRP_START031_out,
      DRP_X16 => DRP_X16033_out,
      DRP_X16X20_MODE => DRP_X16X20_MODE0,
      I1 => \^o2\,
      O1 => \n_16_pipe_lane[0].pipe_drp_i\,
      O2 => \n_17_pipe_lane[0].pipe_drp_i\,
      PIPETXRATE(1 downto 0) => PIPETXRATE(1 downto 0),
      RST_DCLK_RESET => rst_dclk_reset,
      ext_ch_gt_drpaddr(8 downto 0) => ext_ch_gt_drpaddr(8 downto 0),
      ext_ch_gt_drpdi(15 downto 0) => ext_ch_gt_drpdi(15 downto 0),
      ext_ch_gt_drpdo(15 downto 0) => \^ext_ch_gt_drpdo\(15 downto 0),
      ext_ch_gt_drpen(0) => ext_ch_gt_drpen(0),
      ext_ch_gt_drprdy(0) => \^ext_ch_gt_drprdy\(0),
      ext_ch_gt_drpwe(0) => ext_ch_gt_drpwe(0)
    );
\pipe_lane[0].pipe_eq.pipe_eq_i\: entity work.pcie3_7x_0_pcie3_7x_0_pipe_eq
    port map (
      EQ_TXEQ_DEEMPH_OUT(15 downto 0) => O25(15 downto 0),
      I1 => n_23_pipe_reset_i,
      I2 => \^clk\,
      I3 => \n_7_pipe_lane[0].pipe_rate_i\,
      PIPERX0EQLPNEWTXCOEFFORPRESET(17 downto 0) => PIPERX0EQLPNEWTXCOEFFORPRESET(17 downto 0),
      PIPE_RXEQ_CONTROL(1 downto 0) => PIPE_RXEQ_CONTROL(1 downto 0),
      PIPE_RXEQ_DONE(0) => PIPE_RXEQ_DONE(0),
      PIPE_RXEQ_LFFS(5 downto 0) => PIPE_RXEQ_LFFS(5 downto 0),
      PIPE_RXEQ_PRESET(2 downto 0) => PIPE_RXEQ_PRESET(2 downto 0),
      PIPE_RXEQ_TXPRESET(3 downto 0) => PIPE_RXEQ_TXPRESET(3 downto 0),
      PIPE_TXEQ_CONTROL(1 downto 0) => PIPE_TXEQ_CONTROL(1 downto 0),
      PIPE_TXEQ_DEEMPH(5 downto 0) => PIPE_TXEQ_DEEMPH(5 downto 0),
      PIPE_TXEQ_DONE(0) => PIPE_TXEQ_DONE(0),
      PIPE_TXEQ_PRESET(3 downto 0) => PIPE_TXEQ_PRESET(3 downto 0),
      TXMAINCURSOR(6) => \n_23_pipe_lane[0].pipe_eq.pipe_eq_i\,
      TXMAINCURSOR(5) => \n_24_pipe_lane[0].pipe_eq.pipe_eq_i\,
      TXMAINCURSOR(4) => \n_25_pipe_lane[0].pipe_eq.pipe_eq_i\,
      TXMAINCURSOR(3) => \n_26_pipe_lane[0].pipe_eq.pipe_eq_i\,
      TXMAINCURSOR(2) => \n_27_pipe_lane[0].pipe_eq.pipe_eq_i\,
      TXMAINCURSOR(1) => \n_28_pipe_lane[0].pipe_eq.pipe_eq_i\,
      TXMAINCURSOR(0) => \n_29_pipe_lane[0].pipe_eq.pipe_eq_i\,
      TXPOSTCURSOR(4) => \n_30_pipe_lane[0].pipe_eq.pipe_eq_i\,
      TXPOSTCURSOR(3) => \n_31_pipe_lane[0].pipe_eq.pipe_eq_i\,
      TXPOSTCURSOR(2) => \n_32_pipe_lane[0].pipe_eq.pipe_eq_i\,
      TXPOSTCURSOR(1) => \n_33_pipe_lane[0].pipe_eq.pipe_eq_i\,
      TXPOSTCURSOR(0) => \n_34_pipe_lane[0].pipe_eq.pipe_eq_i\,
      TXPRECURSOR(4) => \n_18_pipe_lane[0].pipe_eq.pipe_eq_i\,
      TXPRECURSOR(3) => \n_19_pipe_lane[0].pipe_eq.pipe_eq_i\,
      TXPRECURSOR(2) => \n_20_pipe_lane[0].pipe_eq.pipe_eq_i\,
      TXPRECURSOR(1) => \n_21_pipe_lane[0].pipe_eq.pipe_eq_i\,
      TXPRECURSOR(0) => \n_22_pipe_lane[0].pipe_eq.pipe_eq_i\,
      \p_0_in__0\ => \p_0_in__0\,
      pipe_rx0_eq_adapt_done => \^pipe_rx0_eq_adapt_done\,
      pipe_rx0_eq_lffs_sel => pipe_rx0_eq_lffs_sel
    );
\pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i\: entity work.pcie3_7x_0_pcie3_7x_0_gt_common
    port map (
      I1 => \^o2\,
      O26 => O26,
      O27 => O27,
      O7 => O7,
      QPLL_DRP_DONE => qdrp_done,
      QPLL_DRP_FSM(1 downto 0) => O6(1 downto 0),
      QPLL_DRP_GEN3 => \n_6_pipe_lane[1].pipe_rate_i\,
      QPLL_DRP_OVRD => qrst_ovrd,
      QPLL_DRP_START => qrst_drp_start,
      QPLL_QPLLLOCK => \^qpll_qplllock\,
      QPLL_QPLLOUTCLK => \^qpll_qplloutclk\,
      QPLL_QPLLOUTREFCLK => \^qpll_qplloutrefclk\,
      QPLL_QPLLPD => qpllpd,
      QPLL_QPLLRESET => QPLL_QPLLRESET,
      RST_DCLK_RESET => rst_dclk_reset,
      sys_clk => sys_clk
    );
\pipe_lane[0].pipe_rate_i\: entity work.pcie3_7x_0_pcie3_7x_0_pipe_rate
    port map (
      D(0) => \^rate_idle\(0),
      GT_TXPMARESET0 => GT_TXPMARESET0,
      I1 => \^clk\,
      I2(0) => \^d\(0),
      I3 => n_23_pipe_reset_i,
      O1 => \n_6_pipe_lane[0].pipe_rate_i\,
      O2 => \n_7_pipe_lane[0].pipe_rate_i\,
      O3(0) => p_210_out,
      O4(0) => p_209_out,
      PIPETXRATE(1 downto 0) => PIPETXRATE(1 downto 0),
      RATE_DRP_DONE => p_201_out,
      RATE_DRP_START => p_0_in30_in,
      RATE_DRP_X16 => p_0_in32_in,
      RATE_DRP_X16X20_MODE => p_0_in34_in,
      RATE_PHYSTATUS => p_183_out,
      RATE_QPLLLOCK => \^qpll_qplllock\,
      RATE_RESETOVRD_DONE => \n_21_pipe_lane[0].pipe_user_i\,
      RATE_RXRATEDONE => \n_14_pipe_lane[0].gt_wrapper_i\,
      RATE_TXRATEDONE => \n_23_pipe_lane[0].gt_wrapper_i\,
      RATE_TXSYNC_DONE => \n_20_pipe_lane[0].pipe_sync_i\,
      RXRATE(2) => \n_17_pipe_lane[0].pipe_rate_i\,
      RXRATE(1) => \n_18_pipe_lane[0].pipe_rate_i\,
      RXRATE(0) => \n_19_pipe_lane[0].pipe_rate_i\,
      RXSYSCLKSEL(1) => \n_13_pipe_lane[0].pipe_rate_i\,
      RXSYSCLKSEL(0) => \n_14_pipe_lane[0].pipe_rate_i\,
      SYNC_MMCM_LOCK => \^rate_mmcm_lock\,
      SYNC_RXDLYEN => \n_14_pipe_lane[0].pipe_sync_i\,
      SYNC_RXSYNC_START => \n_10_pipe_lane[0].pipe_rate_i\,
      SYNC_TXSYNC_START => SYNC_TXSYNC_START052_out,
      USER_PCLK_SEL => \^o15\(0),
      USER_RATE_DONE => \n_9_pipe_lane[0].pipe_rate_i\,
      USER_RATE_RXSYNC => \n_24_pipe_lane[0].pipe_rate_i\,
      USER_RESETOVRD_START => \n_11_pipe_lane[0].pipe_rate_i\,
      USER_RXRESETDONE => \n_15_pipe_lane[0].gt_wrapper_i\,
      USER_TXRESETDONE => \n_24_pipe_lane[0].gt_wrapper_i\,
      \out\(1) => rst_txsync_start,
      \out\(0) => \^o3\(0),
      out0(4 downto 0) => RATE_FSM(4 downto 0),
      p_0_in => p_0_in,
      p_0_in2_in => p_0_in2_in,
      p_0_in3_in => p_0_in3_in,
      p_0_in7_in => p_0_in7_in_0,
      \p_0_in__0\ => \p_0_in__0\,
      p_1_in8_in => p_1_in8_in,
      pipe_rxpmaresetdone(0) => \^pipe_rxpmaresetdone\(0)
    );
\pipe_lane[0].pipe_sync_i\: entity work.pcie3_7x_0_pcie3_7x_0_pipe_sync
    port map (
      D(0) => \^rate_idle\(0),
      I1 => \n_23_pipe_lane[0].pipe_user_i\,
      I2 => \^clk\,
      I3 => \n_7_pipe_lane[0].pipe_rate_i\,
      O1 => \n_15_pipe_lane[0].pipe_sync_i\,
      O2 => \n_16_pipe_lane[0].pipe_sync_i\,
      O3 => \n_17_pipe_lane[0].pipe_sync_i\,
      O4 => \n_18_pipe_lane[0].pipe_sync_i\,
      O5 => \n_19_pipe_lane[0].pipe_sync_i\,
      O6(0) => \n_20_pipe_lane[0].pipe_sync_i\,
      O7 => \n_21_pipe_lane[0].pipe_sync_i\,
      PIPE_RXELECIDLE(0) => \^pipe_rxelecidle\(0),
      SYNC_FSM_TX(5 downto 0) => O4(5 downto 0),
      SYNC_MMCM_LOCK => \^rate_mmcm_lock\,
      SYNC_RXCDRLOCK => \n_16_pipe_lane[0].pipe_user_i\,
      SYNC_RXDLYSRESETDONE => SYNC_RXDLYSRESETDONE,
      SYNC_RXPHALIGNDONE_M => \^sync_rxphaligndone_m\,
      SYNC_RXPHALIGNDONE_S => \n_111_pipe_lane[3].gt_wrapper_i\,
      SYNC_RXSYNC_DONE => \n_14_pipe_lane[0].pipe_sync_i\,
      SYNC_RXSYNC_DONEM_IN => \n_13_pipe_lane[0].pipe_sync_i\,
      SYNC_RXSYNC_START => \n_10_pipe_lane[0].pipe_rate_i\,
      SYNC_TXDLYSRESETDONE => SYNC_TXDLYSRESETDONE,
      SYNC_TXPHALIGNDONE => txsyncallin,
      SYNC_TXPHINITDONE => \n_1_pipe_lane[0].pipe_user_i\,
      SYNC_TXSYNCDONE => \n_25_pipe_lane[0].gt_wrapper_i\,
      SYNC_TXSYNC_START => SYNC_TXSYNC_START052_out,
      p_0_in7_in => p_0_in7_in_0,
      \p_0_in__0\ => \p_0_in__0\,
      p_1_in8_in => p_1_in8_in,
      pipe_rxsyncdone(0) => \^pipe_rxsyncdone\(0),
      pipe_sync_fsm_rx(6 downto 0) => pipe_sync_fsm_rx(6 downto 0)
    );
\pipe_lane[0].pipe_user_i\: entity work.pcie3_7x_0_pcie3_7x_0_pipe_user
    port map (
      D(0) => \^rate_idle\(0),
      I1 => \n_19_pipe_lane[1].pipe_user_i\,
      I10 => n_23_pipe_reset_i,
      I2 => \n_0_pipe_lane[2].pipe_user_i\,
      I3 => \n_3_pipe_lane[2].pipe_user_i\,
      I4 => \n_4_pipe_lane[2].pipe_user_i\,
      I5 => \^clk\,
      I6 => \n_6_pipe_lane[0].gt_wrapper_i\,
      I7 => \n_18_pipe_lane[0].gt_wrapper_i\,
      I8 => \n_7_pipe_lane[0].pipe_rate_i\,
      I9(0) => p_183_out,
      O1 => \n_0_pipe_lane[0].pipe_user_i\,
      O15(0) => \^o15\(0),
      O19(0) => O19(0),
      O2(0) => \n_16_pipe_lane[0].pipe_user_i\,
      O3 => \n_19_pipe_lane[0].pipe_user_i\,
      O4 => \n_20_pipe_lane[0].pipe_user_i\,
      O5 => \n_21_pipe_lane[0].pipe_user_i\,
      O6(0) => p_218_out,
      O7 => \n_23_pipe_lane[0].pipe_user_i\,
      O8 => \n_24_pipe_lane[0].pipe_user_i\,
      PIPE_GEN3_RDY(0) => PIPE_GEN3_RDY(0),
      PIPE_RXPHALIGNDONE(0) => \^pipe_rxphaligndone\(0),
      PIPE_TXCOMPLIANCE(0) => PIPE_TXCOMPLIANCE(0),
      PIPE_TXELECIDLE(0) => PIPE_TXELECIDLE(0),
      Q(5) => \n_8_pipe_lane[0].pipe_user_i\,
      Q(4) => \n_9_pipe_lane[0].pipe_user_i\,
      Q(3) => \n_10_pipe_lane[0].pipe_user_i\,
      Q(2) => \n_11_pipe_lane[0].pipe_user_i\,
      Q(1) => \n_12_pipe_lane[0].pipe_user_i\,
      Q(0) => \n_13_pipe_lane[0].pipe_user_i\,
      RST_IDLE => \^o3\(0),
      RST_RXUSRCLK_RESET => rst_rxusrclk_reset,
      SYNC_RXPHALIGNDONE_M => \^sync_rxphaligndone_m\,
      SYNC_TXPHALIGNDONE => txsyncallin,
      SYNC_TXPHINITDONE => \n_1_pipe_lane[0].pipe_user_i\,
      USER_OOBCLK => \n_7_pipe_lane[0].pipe_user_i\,
      USER_RATE_DONE => \n_9_pipe_lane[0].pipe_rate_i\,
      USER_RATE_RXSYNC => \n_24_pipe_lane[0].pipe_rate_i\,
      USER_RESETOVRD_START => \n_11_pipe_lane[0].pipe_rate_i\,
      USER_RXRESETDONE => \n_15_pipe_lane[0].gt_wrapper_i\,
      USER_TXRESETDONE => \n_24_pipe_lane[0].gt_wrapper_i\,
      p_0_in7_in => p_0_in7_in_0,
      \p_0_in__0\ => \p_0_in__0\,
      p_1_in8_in => p_1_in8_in,
      p_2_in => p_2_in,
      pipe_rx0_eq_adapt_done => \^pipe_rx0_eq_adapt_done\,
      pipe_rx0_phy_status => pipe_rx0_phy_status,
      pipe_rx0_valid => pipe_rx0_valid,
      pipe_rxstatus(0) => \^pipe_rxstatus\(2),
      pipe_txphaligndone(1 downto 0) => \^pipe_txphaligndone\(1 downto 0),
      pipe_txphinitdone(1 downto 0) => \^pipe_txphinitdone\(1 downto 0),
      rxsyncallin => rxsyncallin
    );
\pipe_lane[1].gt_wrapper_i\: entity work.pcie3_7x_0_pcie3_7x_0_gt_wrapper_0
    port map (
      D(0) => \^d\(1),
      DRPADDR(8) => \n_7_pipe_lane[1].pipe_drp_i\,
      DRPADDR(7) => \n_8_pipe_lane[1].pipe_drp_i\,
      DRPADDR(6) => \n_9_pipe_lane[1].pipe_drp_i\,
      DRPADDR(5) => \n_10_pipe_lane[1].pipe_drp_i\,
      DRPADDR(4) => \n_11_pipe_lane[1].pipe_drp_i\,
      DRPADDR(3) => \n_12_pipe_lane[1].pipe_drp_i\,
      DRPADDR(2) => \n_13_pipe_lane[1].pipe_drp_i\,
      DRPADDR(1) => \n_14_pipe_lane[1].pipe_drp_i\,
      DRPADDR(0) => \n_15_pipe_lane[1].pipe_drp_i\,
      DRPDI(15) => \n_18_pipe_lane[1].pipe_drp_i\,
      DRPDI(14) => \n_19_pipe_lane[1].pipe_drp_i\,
      DRPDI(13) => \n_20_pipe_lane[1].pipe_drp_i\,
      DRPDI(12) => \n_21_pipe_lane[1].pipe_drp_i\,
      DRPDI(11) => \n_22_pipe_lane[1].pipe_drp_i\,
      DRPDI(10) => \n_23_pipe_lane[1].pipe_drp_i\,
      DRPDI(9) => \n_24_pipe_lane[1].pipe_drp_i\,
      DRPDI(8) => \n_25_pipe_lane[1].pipe_drp_i\,
      DRPDI(7) => \n_26_pipe_lane[1].pipe_drp_i\,
      DRPDI(6) => \n_27_pipe_lane[1].pipe_drp_i\,
      DRPDI(5) => \n_28_pipe_lane[1].pipe_drp_i\,
      DRPDI(4) => \n_29_pipe_lane[1].pipe_drp_i\,
      DRPDI(3) => \n_30_pipe_lane[1].pipe_drp_i\,
      DRPDI(2) => \n_31_pipe_lane[1].pipe_drp_i\,
      DRPDI(1) => \n_32_pipe_lane[1].pipe_drp_i\,
      DRPDI(0) => \n_33_pipe_lane[1].pipe_drp_i\,
      GT_RXPMARESET043_out => GT_RXPMARESET043_out,
      GT_TXPMARESET046_out => GT_TXPMARESET046_out,
      I1 => \^o2\,
      I10 => \n_14_pipe_lane[1].pipe_sync_i\,
      I11 => \n_17_pipe_lane[0].gt_wrapper_i\,
      I12 => \^clk\,
      I13 => \n_20_pipe_lane[1].pipe_sync_i\,
      I14 => \n_17_pipe_lane[1].pipe_sync_i\,
      I15 => \n_16_pipe_lane[1].pipe_sync_i\,
      I16 => \n_18_pipe_lane[1].pipe_sync_i\,
      I17 => \n_26_pipe_lane[0].gt_wrapper_i\,
      I18 => n_23_pipe_reset_i,
      I2 => \n_16_pipe_lane[1].pipe_drp_i\,
      I3 => \n_17_pipe_lane[1].pipe_drp_i\,
      I4 => \^qpll_qplloutclk\,
      I5 => \^qpll_qplloutrefclk\,
      I6 => \n_16_pipe_lane[1].pipe_user_i\,
      I7 => \n_8_pipe_lane[1].pipe_rate_i\,
      I8 => \n_0_gth_channel.gthe2_channel_i_i_7\,
      I9 => \n_15_pipe_lane[1].pipe_sync_i\,
      O1 => \n_6_pipe_lane[1].gt_wrapper_i\,
      O2 => \n_17_pipe_lane[1].gt_wrapper_i\,
      PIPETXMARGIN(2 downto 0) => PIPETXMARGIN(2 downto 0),
      PIPE_POWERDOWN(1 downto 0) => PIPE_POWERDOWN(3 downto 2),
      PIPE_RXDATA(31 downto 0) => PIPE_RXDATA(63 downto 32),
      PIPE_RXDATAK(1 downto 0) => PIPE_RXDATAK(3 downto 2),
      PIPE_RXELECIDLE(0) => \^pipe_rxelecidle\(1),
      PIPE_RXPHALIGNDONE(0) => \^pipe_rxphaligndone\(0),
      PIPE_RXPOLARITY(0) => PIPE_RXPOLARITY(1),
      PIPE_RXSLIDE(0) => PIPE_RXSLIDE(1),
      PIPE_TXCOMPLIANCE(0) => PIPE_TXCOMPLIANCE(1),
      PIPE_TXDATA(31 downto 0) => PIPE_TXDATA(63 downto 32),
      PIPE_TXDATAK(1 downto 0) => PIPE_TXDATAK(3 downto 2),
      PIPE_TXDEEMPH(0) => PIPE_TXDEEMPH(0),
      PIPE_TXELECIDLE(0) => PIPE_TXELECIDLE(1),
      Q(5) => \n_5_pipe_lane[1].pipe_user_i\,
      Q(4) => \n_6_pipe_lane[1].pipe_user_i\,
      Q(3) => \n_7_pipe_lane[1].pipe_user_i\,
      Q(2) => \n_8_pipe_lane[1].pipe_user_i\,
      Q(1) => \n_9_pipe_lane[1].pipe_user_i\,
      Q(0) => \n_10_pipe_lane[1].pipe_user_i\,
      RATE_PHYSTATUS => p_128_out,
      RATE_RXRATEDONE => \n_14_pipe_lane[1].gt_wrapper_i\,
      RATE_TXRATEDONE => \n_21_pipe_lane[1].gt_wrapper_i\,
      RXRATE(2) => \n_18_pipe_lane[1].pipe_rate_i\,
      RXRATE(1) => \n_19_pipe_lane[1].pipe_rate_i\,
      RXRATE(0) => \n_20_pipe_lane[1].pipe_rate_i\,
      RXSYSCLKSEL(1) => \n_14_pipe_lane[1].pipe_rate_i\,
      RXSYSCLKSEL(0) => \n_15_pipe_lane[1].pipe_rate_i\,
      SYNC_RXDLYEN => \n_13_pipe_lane[1].pipe_sync_i\,
      SYNC_TXPHALIGNDONE => txsyncallin,
      SYNC_TXSYNCDONE => \n_23_pipe_lane[1].gt_wrapper_i\,
      TXMAINCURSOR(6) => \n_23_pipe_lane[1].pipe_eq.pipe_eq_i\,
      TXMAINCURSOR(5) => \n_24_pipe_lane[1].pipe_eq.pipe_eq_i\,
      TXMAINCURSOR(4) => \n_25_pipe_lane[1].pipe_eq.pipe_eq_i\,
      TXMAINCURSOR(3) => \n_26_pipe_lane[1].pipe_eq.pipe_eq_i\,
      TXMAINCURSOR(2) => \n_27_pipe_lane[1].pipe_eq.pipe_eq_i\,
      TXMAINCURSOR(1) => \n_28_pipe_lane[1].pipe_eq.pipe_eq_i\,
      TXMAINCURSOR(0) => \n_29_pipe_lane[1].pipe_eq.pipe_eq_i\,
      TXPOSTCURSOR(4) => \n_30_pipe_lane[1].pipe_eq.pipe_eq_i\,
      TXPOSTCURSOR(3) => \n_31_pipe_lane[1].pipe_eq.pipe_eq_i\,
      TXPOSTCURSOR(2) => \n_32_pipe_lane[1].pipe_eq.pipe_eq_i\,
      TXPOSTCURSOR(1) => \n_33_pipe_lane[1].pipe_eq.pipe_eq_i\,
      TXPOSTCURSOR(0) => \n_34_pipe_lane[1].pipe_eq.pipe_eq_i\,
      TXPRECURSOR(4) => \n_18_pipe_lane[1].pipe_eq.pipe_eq_i\,
      TXPRECURSOR(3) => \n_19_pipe_lane[1].pipe_eq.pipe_eq_i\,
      TXPRECURSOR(2) => \n_20_pipe_lane[1].pipe_eq.pipe_eq_i\,
      TXPRECURSOR(1) => \n_21_pipe_lane[1].pipe_eq.pipe_eq_i\,
      TXPRECURSOR(0) => \n_22_pipe_lane[1].pipe_eq.pipe_eq_i\,
      USER_OOBCLK => \n_4_pipe_lane[1].pipe_user_i\,
      USER_RXRESETDONE => \n_15_pipe_lane[1].gt_wrapper_i\,
      USER_TXRESETDONE => \n_22_pipe_lane[1].gt_wrapper_i\,
      ext_ch_gt_drpdo(15 downto 0) => \^ext_ch_gt_drpdo\(31 downto 16),
      ext_ch_gt_drprdy(0) => \^ext_ch_gt_drprdy\(1),
      p_0_in47_in => p_0_in47_in,
      p_0_in49_in => p_0_in49_in,
      pci_exp_rxn(0) => pci_exp_rxn(1),
      pci_exp_rxp(0) => pci_exp_rxp(1),
      pci_exp_txn(0) => pci_exp_txn(1),
      pci_exp_txp(0) => pci_exp_txp(1),
      pipe_dmonitorout(14 downto 0) => pipe_dmonitorout(29 downto 15),
      pipe_eyescandataerror(0) => pipe_eyescandataerror(1),
      pipe_loopback(2 downto 0) => pipe_loopback(2 downto 0),
      pipe_rxbufstatus(2 downto 0) => pipe_rxbufstatus(5 downto 3),
      pipe_rxcommadet(0) => pipe_rxcommadet(1),
      pipe_rxdisperr(7 downto 0) => pipe_rxdisperr(15 downto 8),
      pipe_rxdlysresetdone(0) => pipe_rxdlysresetdone(1),
      pipe_rxnotintable(7 downto 0) => pipe_rxnotintable(15 downto 8),
      pipe_rxoutclk_out(0) => pipe_rxoutclk_out(1),
      pipe_rxpmaresetdone(0) => \^pipe_rxpmaresetdone\(1),
      pipe_rxprbscntreset => pipe_rxprbscntreset,
      pipe_rxprbserr(0) => pipe_rxprbserr(1),
      pipe_rxprbssel(2 downto 0) => pipe_rxprbssel(2 downto 0),
      pipe_rxstatus(2 downto 0) => \^pipe_rxstatus\(5 downto 3),
      pipe_rxsyncdone(0) => \^pipe_rxsyncdone\(1),
      pipe_tx_rcvr_det => pipe_tx_rcvr_det,
      pipe_tx_swing => pipe_tx_swing,
      pipe_txdlysresetdone(0) => pipe_txdlysresetdone(1),
      pipe_txphaligndone(0) => \^pipe_txphaligndone\(1),
      pipe_txphinitdone(0) => \^pipe_txphinitdone\(1),
      pipe_txprbsforceerr => pipe_txprbsforceerr,
      pipe_txprbssel(2 downto 0) => pipe_txprbssel(2 downto 0),
      rst_cpllpd => rst_cpllpd,
      rst_gtreset => rst_gtreset,
      rst_userrdy => rst_userrdy,
      rxsyncallin => rxsyncallin,
      sys_clk => sys_clk
    );
\pipe_lane[1].pipe_drp_i\: entity work.pcie3_7x_0_pcie3_7x_0_pipe_drp_1
    port map (
      DRPADDR(8) => \n_7_pipe_lane[1].pipe_drp_i\,
      DRPADDR(7) => \n_8_pipe_lane[1].pipe_drp_i\,
      DRPADDR(6) => \n_9_pipe_lane[1].pipe_drp_i\,
      DRPADDR(5) => \n_10_pipe_lane[1].pipe_drp_i\,
      DRPADDR(4) => \n_11_pipe_lane[1].pipe_drp_i\,
      DRPADDR(3) => \n_12_pipe_lane[1].pipe_drp_i\,
      DRPADDR(2) => \n_13_pipe_lane[1].pipe_drp_i\,
      DRPADDR(1) => \n_14_pipe_lane[1].pipe_drp_i\,
      DRPADDR(0) => \n_15_pipe_lane[1].pipe_drp_i\,
      DRPDI(15) => \n_18_pipe_lane[1].pipe_drp_i\,
      DRPDI(14) => \n_19_pipe_lane[1].pipe_drp_i\,
      DRPDI(13) => \n_20_pipe_lane[1].pipe_drp_i\,
      DRPDI(12) => \n_21_pipe_lane[1].pipe_drp_i\,
      DRPDI(11) => \n_22_pipe_lane[1].pipe_drp_i\,
      DRPDI(10) => \n_23_pipe_lane[1].pipe_drp_i\,
      DRPDI(9) => \n_24_pipe_lane[1].pipe_drp_i\,
      DRPDI(8) => \n_25_pipe_lane[1].pipe_drp_i\,
      DRPDI(7) => \n_26_pipe_lane[1].pipe_drp_i\,
      DRPDI(6) => \n_27_pipe_lane[1].pipe_drp_i\,
      DRPDI(5) => \n_28_pipe_lane[1].pipe_drp_i\,
      DRPDI(4) => \n_29_pipe_lane[1].pipe_drp_i\,
      DRPDI(3) => \n_30_pipe_lane[1].pipe_drp_i\,
      DRPDI(2) => \n_31_pipe_lane[1].pipe_drp_i\,
      DRPDI(1) => \n_32_pipe_lane[1].pipe_drp_i\,
      DRPDI(0) => \n_33_pipe_lane[1].pipe_drp_i\,
      DRP_DONE => p_146_out,
      DRP_FSM(6 downto 0) => O9(6 downto 0),
      DRP_START => DRP_START056_out,
      DRP_X16 => DRP_X16058_out,
      DRP_X16X20_MODE => DRP_X16X20_MODE060_out,
      I1 => \^o2\,
      O1 => \n_16_pipe_lane[1].pipe_drp_i\,
      O2 => \n_17_pipe_lane[1].pipe_drp_i\,
      PIPETXRATE(1 downto 0) => PIPETXRATE(1 downto 0),
      RST_DCLK_RESET => rst_dclk_reset,
      ext_ch_gt_drpaddr(8 downto 0) => ext_ch_gt_drpaddr(17 downto 9),
      ext_ch_gt_drpdi(15 downto 0) => ext_ch_gt_drpdi(31 downto 16),
      ext_ch_gt_drpdo(15 downto 0) => \^ext_ch_gt_drpdo\(31 downto 16),
      ext_ch_gt_drpen(0) => ext_ch_gt_drpen(1),
      ext_ch_gt_drprdy(0) => \^ext_ch_gt_drprdy\(1),
      ext_ch_gt_drpwe(0) => ext_ch_gt_drpwe(1),
      rst_gtreset => rst_gtreset
    );
\pipe_lane[1].pipe_eq.pipe_eq_i\: entity work.pcie3_7x_0_pcie3_7x_0_pipe_eq_2
    port map (
      EQ_TXEQ_DEEMPH_OUT(15 downto 0) => O28(15 downto 0),
      I1 => n_23_pipe_reset_i,
      I2 => \^clk\,
      PIPERX1EQLPNEWTXCOEFFORPRESET(17 downto 0) => PIPERX1EQLPNEWTXCOEFFORPRESET(17 downto 0),
      PIPE_RXEQ_CONTROL(1 downto 0) => PIPE_RXEQ_CONTROL(3 downto 2),
      PIPE_RXEQ_DONE(0) => PIPE_RXEQ_DONE(1),
      PIPE_RXEQ_LFFS(5 downto 0) => PIPE_RXEQ_LFFS(11 downto 6),
      PIPE_RXEQ_PRESET(2 downto 0) => PIPE_RXEQ_PRESET(5 downto 3),
      PIPE_RXEQ_TXPRESET(3 downto 0) => PIPE_RXEQ_TXPRESET(7 downto 4),
      PIPE_TXEQ_CONTROL(1 downto 0) => PIPE_TXEQ_CONTROL(3 downto 2),
      PIPE_TXEQ_DEEMPH(5 downto 0) => PIPE_TXEQ_DEEMPH(11 downto 6),
      PIPE_TXEQ_DONE(0) => PIPE_TXEQ_DONE(1),
      PIPE_TXEQ_PRESET(3 downto 0) => PIPE_TXEQ_PRESET(7 downto 4),
      TXMAINCURSOR(6) => \n_23_pipe_lane[1].pipe_eq.pipe_eq_i\,
      TXMAINCURSOR(5) => \n_24_pipe_lane[1].pipe_eq.pipe_eq_i\,
      TXMAINCURSOR(4) => \n_25_pipe_lane[1].pipe_eq.pipe_eq_i\,
      TXMAINCURSOR(3) => \n_26_pipe_lane[1].pipe_eq.pipe_eq_i\,
      TXMAINCURSOR(2) => \n_27_pipe_lane[1].pipe_eq.pipe_eq_i\,
      TXMAINCURSOR(1) => \n_28_pipe_lane[1].pipe_eq.pipe_eq_i\,
      TXMAINCURSOR(0) => \n_29_pipe_lane[1].pipe_eq.pipe_eq_i\,
      TXPOSTCURSOR(4) => \n_30_pipe_lane[1].pipe_eq.pipe_eq_i\,
      TXPOSTCURSOR(3) => \n_31_pipe_lane[1].pipe_eq.pipe_eq_i\,
      TXPOSTCURSOR(2) => \n_32_pipe_lane[1].pipe_eq.pipe_eq_i\,
      TXPOSTCURSOR(1) => \n_33_pipe_lane[1].pipe_eq.pipe_eq_i\,
      TXPOSTCURSOR(0) => \n_34_pipe_lane[1].pipe_eq.pipe_eq_i\,
      TXPRECURSOR(4) => \n_18_pipe_lane[1].pipe_eq.pipe_eq_i\,
      TXPRECURSOR(3) => \n_19_pipe_lane[1].pipe_eq.pipe_eq_i\,
      TXPRECURSOR(2) => \n_20_pipe_lane[1].pipe_eq.pipe_eq_i\,
      TXPRECURSOR(1) => \n_21_pipe_lane[1].pipe_eq.pipe_eq_i\,
      TXPRECURSOR(0) => \n_22_pipe_lane[1].pipe_eq.pipe_eq_i\,
      USER_RXEQ_ADAPT_DONE => \^user_rxeq_adapt_done\,
      \p_0_in__0\ => \p_0_in__0\,
      p_153_out => p_153_out,
      pipe_rx1_eq_lffs_sel => pipe_rx1_eq_lffs_sel
    );
\pipe_lane[1].pipe_rate_i\: entity work.pcie3_7x_0_pcie3_7x_0_pipe_rate_3
    port map (
      D(0) => \^rate_idle\(1),
      GT_TXPMARESET046_out => GT_TXPMARESET046_out,
      I1 => \n_7_pipe_lane[0].pipe_rate_i\,
      I2 => \^clk\,
      I3(0) => \^d\(1),
      I4 => n_23_pipe_reset_i,
      O1 => \n_6_pipe_lane[1].pipe_rate_i\,
      O2 => \n_8_pipe_lane[1].pipe_rate_i\,
      O3(0) => p_156_out,
      O4(0) => p_155_out,
      PIPETXRATE(1 downto 0) => PIPETXRATE(1 downto 0),
      RATE_DRP_DONE => p_146_out,
      RATE_DRP_START => p_0_in55_in,
      RATE_DRP_X16 => p_0_in57_in,
      RATE_DRP_X16X20_MODE => p_0_in59_in,
      RATE_PHYSTATUS => p_128_out,
      RATE_QPLLLOCK => \^qpll_qplllock\,
      RATE_RESETOVRD_DONE => \n_17_pipe_lane[1].pipe_user_i\,
      RATE_RXRATEDONE => \n_14_pipe_lane[1].gt_wrapper_i\,
      RATE_TXRATEDONE => \n_21_pipe_lane[1].gt_wrapper_i\,
      RATE_TXSYNC_DONE => \n_19_pipe_lane[1].pipe_sync_i\,
      RXRATE(2) => \n_18_pipe_lane[1].pipe_rate_i\,
      RXRATE(1) => \n_19_pipe_lane[1].pipe_rate_i\,
      RXRATE(0) => \n_20_pipe_lane[1].pipe_rate_i\,
      RXSYSCLKSEL(1) => \n_14_pipe_lane[1].pipe_rate_i\,
      RXSYSCLKSEL(0) => \n_15_pipe_lane[1].pipe_rate_i\,
      SYNC_MMCM_LOCK => \^rate_mmcm_lock\,
      SYNC_RXDLYEN => \n_13_pipe_lane[1].pipe_sync_i\,
      SYNC_RXSYNC_START => \n_11_pipe_lane[1].pipe_rate_i\,
      SYNC_TXSYNC_START => SYNC_TXSYNC_START054_out,
      USER_PCLK_SEL => \^o15\(1),
      USER_RATE_DONE => \n_10_pipe_lane[1].pipe_rate_i\,
      USER_RATE_RXSYNC => \n_25_pipe_lane[1].pipe_rate_i\,
      USER_RESETOVRD_START => \n_12_pipe_lane[1].pipe_rate_i\,
      USER_RXRESETDONE => \n_15_pipe_lane[1].gt_wrapper_i\,
      USER_TXRESETDONE => \n_22_pipe_lane[1].gt_wrapper_i\,
      \out\(1) => rst_txsync_start,
      \out\(0) => \^o3\(0),
      out0(4 downto 0) => O16(4 downto 0),
      p_0_in41_in => p_0_in41_in,
      p_0_in47_in => p_0_in47_in,
      p_0_in49_in => p_0_in49_in,
      p_0_in7_in => p_0_in7_in_2,
      \p_0_in__0\ => \p_0_in__0\,
      p_153_out => p_153_out,
      p_1_in8_in => p_1_in8_in_1,
      p_43_out => p_43_out,
      p_98_out => p_98_out,
      pipe_rxpmaresetdone(0) => \^pipe_rxpmaresetdone\(1)
    );
\pipe_lane[1].pipe_sync_i\: entity work.pcie3_7x_0_pcie3_7x_0_pipe_sync_4
    port map (
      D(0) => \^rate_idle\(1),
      I1 => \^clk\,
      I2 => \^rate_mmcm_lock\,
      O1 => \n_14_pipe_lane[1].pipe_sync_i\,
      O2 => \n_15_pipe_lane[1].pipe_sync_i\,
      O3 => \n_16_pipe_lane[1].pipe_sync_i\,
      O4 => \n_17_pipe_lane[1].pipe_sync_i\,
      O5 => \n_18_pipe_lane[1].pipe_sync_i\,
      O6(0) => \n_19_pipe_lane[1].pipe_sync_i\,
      O7 => \n_20_pipe_lane[1].pipe_sync_i\,
      PIPE_RXELECIDLE(0) => \^pipe_rxelecidle\(1),
      SYNC_FSM_TX(5 downto 0) => O8(5 downto 0),
      SYNC_GEN3 => p_153_out,
      SYNC_RXCDRLOCK => \n_13_pipe_lane[1].pipe_user_i\,
      SYNC_RXDLYSRESETDONE => SYNC_RXDLYSRESETDONE,
      SYNC_RXPHALIGNDONE_M => \^sync_rxphaligndone_m\,
      SYNC_RXPHALIGNDONE_S => \n_111_pipe_lane[3].gt_wrapper_i\,
      SYNC_RXSYNC_DONE => \n_13_pipe_lane[1].pipe_sync_i\,
      SYNC_RXSYNC_DONEM_IN => \n_13_pipe_lane[0].pipe_sync_i\,
      SYNC_RXSYNC_START => \n_11_pipe_lane[1].pipe_rate_i\,
      SYNC_TXDLYSRESETDONE => SYNC_TXDLYSRESETDONE,
      SYNC_TXPHINITDONE => \n_1_pipe_lane[0].pipe_user_i\,
      SYNC_TXSYNCDONE => \n_23_pipe_lane[1].gt_wrapper_i\,
      SYNC_TXSYNC_START => SYNC_TXSYNC_START054_out,
      p_0_in7_in => p_0_in7_in_2,
      \p_0_in__0\ => \p_0_in__0\,
      p_1_in8_in => p_1_in8_in_1,
      pipe_rxsyncdone(0) => \^pipe_rxsyncdone\(1),
      pipe_sync_fsm_rx(6 downto 0) => pipe_sync_fsm_rx(13 downto 7),
      txsyncallin => txsyncallin
    );
\pipe_lane[1].pipe_user_i\: entity work.pcie3_7x_0_pcie3_7x_0_pipe_user_5
    port map (
      D(0) => \^rate_idle\(1),
      I1 => \^clk\,
      I2 => \n_6_pipe_lane[1].gt_wrapper_i\,
      I3 => \n_17_pipe_lane[1].gt_wrapper_i\,
      I4(0) => p_128_out,
      I5 => n_23_pipe_reset_i,
      O1 => \n_0_pipe_lane[1].pipe_user_i\,
      O14 => O14,
      O15(0) => \^o15\(1),
      O2(0) => \n_13_pipe_lane[1].pipe_user_i\,
      O20(0) => O20(0),
      O3 => \n_16_pipe_lane[1].pipe_user_i\,
      O4 => \n_17_pipe_lane[1].pipe_user_i\,
      O5(0) => p_164_out,
      O6 => \n_19_pipe_lane[1].pipe_user_i\,
      O7 => \n_20_pipe_lane[1].pipe_user_i\,
      PIPE_GEN3_RDY(0) => PIPE_GEN3_RDY(1),
      PIPE_TXCOMPLIANCE(0) => PIPE_TXCOMPLIANCE(1),
      PIPE_TXELECIDLE(0) => PIPE_TXELECIDLE(1),
      Q(5) => \n_5_pipe_lane[1].pipe_user_i\,
      Q(4) => \n_6_pipe_lane[1].pipe_user_i\,
      Q(3) => \n_7_pipe_lane[1].pipe_user_i\,
      Q(2) => \n_8_pipe_lane[1].pipe_user_i\,
      Q(1) => \n_9_pipe_lane[1].pipe_user_i\,
      Q(0) => \n_10_pipe_lane[1].pipe_user_i\,
      RST_IDLE => \^o3\(0),
      RST_RXUSRCLK_RESET => rst_rxusrclk_reset,
      USER_OOBCLK => \n_4_pipe_lane[1].pipe_user_i\,
      USER_RATE_DONE => \n_10_pipe_lane[1].pipe_rate_i\,
      USER_RATE_GEN3 => p_153_out,
      USER_RATE_RXSYNC => \n_25_pipe_lane[1].pipe_rate_i\,
      USER_RESETOVRD_START => \n_12_pipe_lane[1].pipe_rate_i\,
      USER_RXEQ_ADAPT_DONE => \^user_rxeq_adapt_done\,
      USER_RXRESETDONE => \n_15_pipe_lane[1].gt_wrapper_i\,
      USER_TXRESETDONE => \n_22_pipe_lane[1].gt_wrapper_i\,
      p_0_in7_in => p_0_in7_in_2,
      \p_0_in__0\ => \p_0_in__0\,
      p_1_in8_in => p_1_in8_in_1,
      p_2_in => p_2_in,
      p_2_in_0 => p_2_in_3,
      p_2_in_1 => p_2_in_6,
      pipe_rx1_phy_status => pipe_rx1_phy_status,
      pipe_rx1_valid => pipe_rx1_valid,
      pipe_rxstatus(0) => \^pipe_rxstatus\(5)
    );
\pipe_lane[2].gt_wrapper_i\: entity work.pcie3_7x_0_pcie3_7x_0_gt_wrapper_6
    port map (
      D(0) => \^d\(2),
      DRPADDR(8) => \n_7_pipe_lane[2].pipe_drp_i\,
      DRPADDR(7) => \n_8_pipe_lane[2].pipe_drp_i\,
      DRPADDR(6) => \n_9_pipe_lane[2].pipe_drp_i\,
      DRPADDR(5) => \n_10_pipe_lane[2].pipe_drp_i\,
      DRPADDR(4) => \n_11_pipe_lane[2].pipe_drp_i\,
      DRPADDR(3) => \n_12_pipe_lane[2].pipe_drp_i\,
      DRPADDR(2) => \n_13_pipe_lane[2].pipe_drp_i\,
      DRPADDR(1) => \n_14_pipe_lane[2].pipe_drp_i\,
      DRPADDR(0) => \n_15_pipe_lane[2].pipe_drp_i\,
      DRPDI(15) => \n_18_pipe_lane[2].pipe_drp_i\,
      DRPDI(14) => \n_19_pipe_lane[2].pipe_drp_i\,
      DRPDI(13) => \n_20_pipe_lane[2].pipe_drp_i\,
      DRPDI(12) => \n_21_pipe_lane[2].pipe_drp_i\,
      DRPDI(11) => \n_22_pipe_lane[2].pipe_drp_i\,
      DRPDI(10) => \n_23_pipe_lane[2].pipe_drp_i\,
      DRPDI(9) => \n_24_pipe_lane[2].pipe_drp_i\,
      DRPDI(8) => \n_25_pipe_lane[2].pipe_drp_i\,
      DRPDI(7) => \n_26_pipe_lane[2].pipe_drp_i\,
      DRPDI(6) => \n_27_pipe_lane[2].pipe_drp_i\,
      DRPDI(5) => \n_28_pipe_lane[2].pipe_drp_i\,
      DRPDI(4) => \n_29_pipe_lane[2].pipe_drp_i\,
      DRPDI(3) => \n_30_pipe_lane[2].pipe_drp_i\,
      DRPDI(2) => \n_31_pipe_lane[2].pipe_drp_i\,
      DRPDI(1) => \n_32_pipe_lane[2].pipe_drp_i\,
      DRPDI(0) => \n_33_pipe_lane[2].pipe_drp_i\,
      GT_RXPMARESET021_out => GT_RXPMARESET021_out,
      GT_TXPMARESET024_out => GT_TXPMARESET024_out,
      I1 => \^o2\,
      I10 => \n_14_pipe_lane[2].pipe_sync_i\,
      I11 => \n_17_pipe_lane[0].gt_wrapper_i\,
      I12 => \^clk\,
      I13 => \n_20_pipe_lane[2].pipe_sync_i\,
      I14 => \n_17_pipe_lane[2].pipe_sync_i\,
      I15 => \n_16_pipe_lane[2].pipe_sync_i\,
      I16 => \n_18_pipe_lane[2].pipe_sync_i\,
      I17 => \n_26_pipe_lane[0].gt_wrapper_i\,
      I18 => n_23_pipe_reset_i,
      I2 => \n_16_pipe_lane[2].pipe_drp_i\,
      I3 => \n_17_pipe_lane[2].pipe_drp_i\,
      I4 => \^qpll_qplloutclk\,
      I5 => \^qpll_qplloutrefclk\,
      I6 => \n_19_pipe_lane[2].pipe_user_i\,
      I7 => \n_6_pipe_lane[2].pipe_rate_i\,
      I8 => \n_0_gth_channel.gthe2_channel_i_i_7\,
      I9 => \n_15_pipe_lane[2].pipe_sync_i\,
      O1 => \n_6_pipe_lane[2].gt_wrapper_i\,
      O2 => \n_17_pipe_lane[2].gt_wrapper_i\,
      PIPETXMARGIN(2 downto 0) => PIPETXMARGIN(2 downto 0),
      PIPE_POWERDOWN(1 downto 0) => PIPE_POWERDOWN(5 downto 4),
      PIPE_RXDATA(31 downto 0) => PIPE_RXDATA(95 downto 64),
      PIPE_RXDATAK(1 downto 0) => PIPE_RXDATAK(5 downto 4),
      PIPE_RXELECIDLE(0) => \^pipe_rxelecidle\(2),
      PIPE_RXPHALIGNDONE(0) => \^pipe_rxphaligndone\(1),
      PIPE_RXPOLARITY(0) => PIPE_RXPOLARITY(2),
      PIPE_RXSLIDE(0) => PIPE_RXSLIDE(2),
      PIPE_TXCOMPLIANCE(0) => PIPE_TXCOMPLIANCE(2),
      PIPE_TXDATA(31 downto 0) => PIPE_TXDATA(95 downto 64),
      PIPE_TXDATAK(1 downto 0) => PIPE_TXDATAK(5 downto 4),
      PIPE_TXDEEMPH(0) => PIPE_TXDEEMPH(0),
      PIPE_TXELECIDLE(0) => PIPE_TXELECIDLE(2),
      Q(5) => \n_7_pipe_lane[2].pipe_user_i\,
      Q(4) => \n_8_pipe_lane[2].pipe_user_i\,
      Q(3) => \n_9_pipe_lane[2].pipe_user_i\,
      Q(2) => \n_10_pipe_lane[2].pipe_user_i\,
      Q(1) => \n_11_pipe_lane[2].pipe_user_i\,
      Q(0) => \n_12_pipe_lane[2].pipe_user_i\,
      RATE_PHYSTATUS => p_73_out,
      RATE_RXRATEDONE => \n_14_pipe_lane[2].gt_wrapper_i\,
      RATE_TXRATEDONE => \n_21_pipe_lane[2].gt_wrapper_i\,
      RXRATE(2) => \n_17_pipe_lane[2].pipe_rate_i\,
      RXRATE(1) => \n_18_pipe_lane[2].pipe_rate_i\,
      RXRATE(0) => \n_19_pipe_lane[2].pipe_rate_i\,
      RXSYSCLKSEL(1) => \n_13_pipe_lane[2].pipe_rate_i\,
      RXSYSCLKSEL(0) => \n_14_pipe_lane[2].pipe_rate_i\,
      SYNC_RXDLYEN => \n_13_pipe_lane[2].pipe_sync_i\,
      SYNC_TXSYNCDONE => \n_23_pipe_lane[2].gt_wrapper_i\,
      TXMAINCURSOR(6) => \n_23_pipe_lane[2].pipe_eq.pipe_eq_i\,
      TXMAINCURSOR(5) => \n_24_pipe_lane[2].pipe_eq.pipe_eq_i\,
      TXMAINCURSOR(4) => \n_25_pipe_lane[2].pipe_eq.pipe_eq_i\,
      TXMAINCURSOR(3) => \n_26_pipe_lane[2].pipe_eq.pipe_eq_i\,
      TXMAINCURSOR(2) => \n_27_pipe_lane[2].pipe_eq.pipe_eq_i\,
      TXMAINCURSOR(1) => \n_28_pipe_lane[2].pipe_eq.pipe_eq_i\,
      TXMAINCURSOR(0) => \n_29_pipe_lane[2].pipe_eq.pipe_eq_i\,
      TXPOSTCURSOR(4) => \n_30_pipe_lane[2].pipe_eq.pipe_eq_i\,
      TXPOSTCURSOR(3) => \n_31_pipe_lane[2].pipe_eq.pipe_eq_i\,
      TXPOSTCURSOR(2) => \n_32_pipe_lane[2].pipe_eq.pipe_eq_i\,
      TXPOSTCURSOR(1) => \n_33_pipe_lane[2].pipe_eq.pipe_eq_i\,
      TXPOSTCURSOR(0) => \n_34_pipe_lane[2].pipe_eq.pipe_eq_i\,
      TXPRECURSOR(4) => \n_18_pipe_lane[2].pipe_eq.pipe_eq_i\,
      TXPRECURSOR(3) => \n_19_pipe_lane[2].pipe_eq.pipe_eq_i\,
      TXPRECURSOR(2) => \n_20_pipe_lane[2].pipe_eq.pipe_eq_i\,
      TXPRECURSOR(1) => \n_21_pipe_lane[2].pipe_eq.pipe_eq_i\,
      TXPRECURSOR(0) => \n_22_pipe_lane[2].pipe_eq.pipe_eq_i\,
      USER_OOBCLK => \n_6_pipe_lane[2].pipe_user_i\,
      USER_RXRESETDONE => \n_15_pipe_lane[2].gt_wrapper_i\,
      USER_TXRESETDONE => \n_22_pipe_lane[2].gt_wrapper_i\,
      ext_ch_gt_drpdo(15 downto 0) => \^ext_ch_gt_drpdo\(47 downto 32),
      ext_ch_gt_drprdy(0) => \^ext_ch_gt_drprdy\(2),
      p_0_in25_in => p_0_in25_in,
      p_0_in27_in => p_0_in27_in,
      pci_exp_rxn(0) => pci_exp_rxn(2),
      pci_exp_rxp(0) => pci_exp_rxp(2),
      pci_exp_txn(0) => pci_exp_txn(2),
      pci_exp_txp(0) => pci_exp_txp(2),
      pipe_dmonitorout(14 downto 0) => pipe_dmonitorout(44 downto 30),
      pipe_eyescandataerror(0) => pipe_eyescandataerror(2),
      pipe_loopback(2 downto 0) => pipe_loopback(2 downto 0),
      pipe_rxbufstatus(2 downto 0) => pipe_rxbufstatus(8 downto 6),
      pipe_rxcommadet(0) => pipe_rxcommadet(2),
      pipe_rxdisperr(7 downto 0) => pipe_rxdisperr(23 downto 16),
      pipe_rxdlysresetdone(0) => pipe_rxdlysresetdone(2),
      pipe_rxnotintable(7 downto 0) => pipe_rxnotintable(23 downto 16),
      pipe_rxoutclk_out(0) => pipe_rxoutclk_out(2),
      pipe_rxpmaresetdone(0) => \^pipe_rxpmaresetdone\(2),
      pipe_rxprbscntreset => pipe_rxprbscntreset,
      pipe_rxprbserr(0) => pipe_rxprbserr(2),
      pipe_rxprbssel(2 downto 0) => pipe_rxprbssel(2 downto 0),
      pipe_rxstatus(2 downto 0) => \^pipe_rxstatus\(8 downto 6),
      pipe_rxsyncdone(0) => \^pipe_rxsyncdone\(2),
      pipe_tx_rcvr_det => pipe_tx_rcvr_det,
      pipe_tx_swing => pipe_tx_swing,
      pipe_txdlysresetdone(0) => pipe_txdlysresetdone(2),
      pipe_txphaligndone(0) => \^pipe_txphaligndone\(2),
      pipe_txphinitdone(0) => \^pipe_txphinitdone\(2),
      pipe_txprbsforceerr => pipe_txprbsforceerr,
      pipe_txprbssel(2 downto 0) => pipe_txprbssel(2 downto 0),
      rst_cpllpd => rst_cpllpd,
      rst_gtreset => rst_gtreset,
      rst_userrdy => rst_userrdy,
      rxsyncallin => rxsyncallin,
      sys_clk => sys_clk,
      txsyncallin => txsyncallin
    );
\pipe_lane[2].pipe_drp_i\: entity work.pcie3_7x_0_pcie3_7x_0_pipe_drp_7
    port map (
      DRPADDR(8) => \n_7_pipe_lane[2].pipe_drp_i\,
      DRPADDR(7) => \n_8_pipe_lane[2].pipe_drp_i\,
      DRPADDR(6) => \n_9_pipe_lane[2].pipe_drp_i\,
      DRPADDR(5) => \n_10_pipe_lane[2].pipe_drp_i\,
      DRPADDR(4) => \n_11_pipe_lane[2].pipe_drp_i\,
      DRPADDR(3) => \n_12_pipe_lane[2].pipe_drp_i\,
      DRPADDR(2) => \n_13_pipe_lane[2].pipe_drp_i\,
      DRPADDR(1) => \n_14_pipe_lane[2].pipe_drp_i\,
      DRPADDR(0) => \n_15_pipe_lane[2].pipe_drp_i\,
      DRPDI(15) => \n_18_pipe_lane[2].pipe_drp_i\,
      DRPDI(14) => \n_19_pipe_lane[2].pipe_drp_i\,
      DRPDI(13) => \n_20_pipe_lane[2].pipe_drp_i\,
      DRPDI(12) => \n_21_pipe_lane[2].pipe_drp_i\,
      DRPDI(11) => \n_22_pipe_lane[2].pipe_drp_i\,
      DRPDI(10) => \n_23_pipe_lane[2].pipe_drp_i\,
      DRPDI(9) => \n_24_pipe_lane[2].pipe_drp_i\,
      DRPDI(8) => \n_25_pipe_lane[2].pipe_drp_i\,
      DRPDI(7) => \n_26_pipe_lane[2].pipe_drp_i\,
      DRPDI(6) => \n_27_pipe_lane[2].pipe_drp_i\,
      DRPDI(5) => \n_28_pipe_lane[2].pipe_drp_i\,
      DRPDI(4) => \n_29_pipe_lane[2].pipe_drp_i\,
      DRPDI(3) => \n_30_pipe_lane[2].pipe_drp_i\,
      DRPDI(2) => \n_31_pipe_lane[2].pipe_drp_i\,
      DRPDI(1) => \n_32_pipe_lane[2].pipe_drp_i\,
      DRPDI(0) => \n_33_pipe_lane[2].pipe_drp_i\,
      DRP_DONE => p_91_out,
      DRP_FSM(6 downto 0) => O11(6 downto 0),
      DRP_START => DRP_START036_out,
      DRP_X16 => DRP_X16038_out,
      DRP_X16X20_MODE => DRP_X16X20_MODE040_out,
      I1 => \^o2\,
      O1 => \n_16_pipe_lane[2].pipe_drp_i\,
      O2 => \n_17_pipe_lane[2].pipe_drp_i\,
      PIPETXRATE(1 downto 0) => PIPETXRATE(1 downto 0),
      RST_DCLK_RESET => rst_dclk_reset,
      ext_ch_gt_drpaddr(8 downto 0) => ext_ch_gt_drpaddr(26 downto 18),
      ext_ch_gt_drpdi(15 downto 0) => ext_ch_gt_drpdi(47 downto 32),
      ext_ch_gt_drpdo(15 downto 0) => \^ext_ch_gt_drpdo\(47 downto 32),
      ext_ch_gt_drpen(0) => ext_ch_gt_drpen(2),
      ext_ch_gt_drprdy(0) => \^ext_ch_gt_drprdy\(2),
      ext_ch_gt_drpwe(0) => ext_ch_gt_drpwe(2),
      rst_gtreset => rst_gtreset
    );
\pipe_lane[2].pipe_eq.pipe_eq_i\: entity work.pcie3_7x_0_pcie3_7x_0_pipe_eq_8
    port map (
      EQ_TXEQ_DEEMPH_OUT(15 downto 0) => O29(15 downto 0),
      I1 => n_23_pipe_reset_i,
      I2 => \^clk\,
      O22 => \^o22\,
      PIPERX2EQLPNEWTXCOEFFORPRESET(17 downto 0) => PIPERX2EQLPNEWTXCOEFFORPRESET(17 downto 0),
      PIPE_RXEQ_CONTROL(1 downto 0) => PIPE_RXEQ_CONTROL(5 downto 4),
      PIPE_RXEQ_DONE(0) => PIPE_RXEQ_DONE(2),
      PIPE_RXEQ_LFFS(5 downto 0) => PIPE_RXEQ_LFFS(17 downto 12),
      PIPE_RXEQ_PRESET(2 downto 0) => PIPE_RXEQ_PRESET(8 downto 6),
      PIPE_RXEQ_TXPRESET(3 downto 0) => PIPE_RXEQ_TXPRESET(11 downto 8),
      PIPE_TXEQ_CONTROL(1 downto 0) => PIPE_TXEQ_CONTROL(5 downto 4),
      PIPE_TXEQ_DEEMPH(5 downto 0) => PIPE_TXEQ_DEEMPH(17 downto 12),
      PIPE_TXEQ_DONE(0) => PIPE_TXEQ_DONE(2),
      PIPE_TXEQ_PRESET(3 downto 0) => PIPE_TXEQ_PRESET(11 downto 8),
      TXMAINCURSOR(6) => \n_23_pipe_lane[2].pipe_eq.pipe_eq_i\,
      TXMAINCURSOR(5) => \n_24_pipe_lane[2].pipe_eq.pipe_eq_i\,
      TXMAINCURSOR(4) => \n_25_pipe_lane[2].pipe_eq.pipe_eq_i\,
      TXMAINCURSOR(3) => \n_26_pipe_lane[2].pipe_eq.pipe_eq_i\,
      TXMAINCURSOR(2) => \n_27_pipe_lane[2].pipe_eq.pipe_eq_i\,
      TXMAINCURSOR(1) => \n_28_pipe_lane[2].pipe_eq.pipe_eq_i\,
      TXMAINCURSOR(0) => \n_29_pipe_lane[2].pipe_eq.pipe_eq_i\,
      TXPOSTCURSOR(4) => \n_30_pipe_lane[2].pipe_eq.pipe_eq_i\,
      TXPOSTCURSOR(3) => \n_31_pipe_lane[2].pipe_eq.pipe_eq_i\,
      TXPOSTCURSOR(2) => \n_32_pipe_lane[2].pipe_eq.pipe_eq_i\,
      TXPOSTCURSOR(1) => \n_33_pipe_lane[2].pipe_eq.pipe_eq_i\,
      TXPOSTCURSOR(0) => \n_34_pipe_lane[2].pipe_eq.pipe_eq_i\,
      TXPRECURSOR(4) => \n_18_pipe_lane[2].pipe_eq.pipe_eq_i\,
      TXPRECURSOR(3) => \n_19_pipe_lane[2].pipe_eq.pipe_eq_i\,
      TXPRECURSOR(2) => \n_20_pipe_lane[2].pipe_eq.pipe_eq_i\,
      TXPRECURSOR(1) => \n_21_pipe_lane[2].pipe_eq.pipe_eq_i\,
      TXPRECURSOR(0) => \n_22_pipe_lane[2].pipe_eq.pipe_eq_i\,
      \p_0_in__0\ => \p_0_in__0\,
      p_98_out => p_98_out,
      pipe_rx2_eq_lffs_sel => pipe_rx2_eq_lffs_sel
    );
\pipe_lane[2].pipe_rate_i\: entity work.pcie3_7x_0_pcie3_7x_0_pipe_rate_9
    port map (
      D(0) => \^rate_idle\(2),
      GT_TXPMARESET024_out => GT_TXPMARESET024_out,
      I1 => \^clk\,
      I2(0) => \^d\(2),
      I3 => \^rate_mmcm_lock\,
      I4 => n_23_pipe_reset_i,
      O1 => \n_6_pipe_lane[2].pipe_rate_i\,
      O2(0) => p_101_out,
      O3(0) => p_100_out,
      PIPETXRATE(1 downto 0) => PIPETXRATE(1 downto 0),
      RATE_DRP_DONE => p_91_out,
      RATE_DRP_START => p_0_in35_in,
      RATE_DRP_X16 => p_0_in37_in,
      RATE_DRP_X16X20_MODE => p_0_in39_in,
      RATE_PHYSTATUS => p_73_out,
      RATE_QPLLLOCK => \^qpll_qplllock\,
      RATE_RESETOVRD_DONE => \n_20_pipe_lane[2].pipe_user_i\,
      RATE_RXRATEDONE => \n_14_pipe_lane[2].gt_wrapper_i\,
      RATE_TXRATEDONE => \n_21_pipe_lane[2].gt_wrapper_i\,
      RATE_TXSYNC_DONE => \n_19_pipe_lane[2].pipe_sync_i\,
      RXRATE(2) => \n_17_pipe_lane[2].pipe_rate_i\,
      RXRATE(1) => \n_18_pipe_lane[2].pipe_rate_i\,
      RXRATE(0) => \n_19_pipe_lane[2].pipe_rate_i\,
      RXSYSCLKSEL(1) => \n_13_pipe_lane[2].pipe_rate_i\,
      RXSYSCLKSEL(0) => \n_14_pipe_lane[2].pipe_rate_i\,
      SYNC_RXDLYEN => \n_13_pipe_lane[2].pipe_sync_i\,
      SYNC_RXSYNC_START => \n_10_pipe_lane[2].pipe_rate_i\,
      SYNC_TXSYNC_START => SYNC_TXSYNC_START018_out,
      USER_PCLK_SEL => \^o15\(2),
      USER_RATE_DONE => \n_9_pipe_lane[2].pipe_rate_i\,
      USER_RATE_RXSYNC => \n_24_pipe_lane[2].pipe_rate_i\,
      USER_RESETOVRD_START => \n_11_pipe_lane[2].pipe_rate_i\,
      USER_RXRESETDONE => \n_15_pipe_lane[2].gt_wrapper_i\,
      USER_TXRESETDONE => \n_22_pipe_lane[2].gt_wrapper_i\,
      \out\(1) => rst_txsync_start,
      \out\(0) => \^o3\(0),
      out0(4 downto 0) => O17(4 downto 0),
      p_0_in19_in => p_0_in19_in,
      p_0_in25_in => p_0_in25_in,
      p_0_in27_in => p_0_in27_in,
      p_0_in7_in => p_0_in7_in_4,
      \p_0_in__0\ => \p_0_in__0\,
      p_1_in8_in => p_1_in8_in_5,
      p_98_out => p_98_out,
      pipe_rxpmaresetdone(0) => \^pipe_rxpmaresetdone\(2)
    );
\pipe_lane[2].pipe_sync_i\: entity work.pcie3_7x_0_pcie3_7x_0_pipe_sync_10
    port map (
      D(0) => \^rate_idle\(2),
      I1 => \^clk\,
      I2 => \^rate_mmcm_lock\,
      I3 => \^sync_rxphaligndone_m\,
      O1 => \n_14_pipe_lane[2].pipe_sync_i\,
      O2 => \n_15_pipe_lane[2].pipe_sync_i\,
      O3 => \n_16_pipe_lane[2].pipe_sync_i\,
      O4 => \n_17_pipe_lane[2].pipe_sync_i\,
      O5 => \n_18_pipe_lane[2].pipe_sync_i\,
      O6(0) => \n_19_pipe_lane[2].pipe_sync_i\,
      O7 => \n_20_pipe_lane[2].pipe_sync_i\,
      PIPE_RXELECIDLE(0) => \^pipe_rxelecidle\(2),
      SYNC_FSM_TX(5 downto 0) => O10(5 downto 0),
      SYNC_GEN3 => p_98_out,
      SYNC_RXCDRLOCK => \n_15_pipe_lane[2].pipe_user_i\,
      SYNC_RXDLYSRESETDONE => SYNC_RXDLYSRESETDONE,
      SYNC_RXPHALIGNDONE_S => \n_111_pipe_lane[3].gt_wrapper_i\,
      SYNC_RXSYNC_DONE => \n_13_pipe_lane[2].pipe_sync_i\,
      SYNC_RXSYNC_DONEM_IN => \n_13_pipe_lane[0].pipe_sync_i\,
      SYNC_RXSYNC_START => \n_10_pipe_lane[2].pipe_rate_i\,
      SYNC_TXDLYSRESETDONE => SYNC_TXDLYSRESETDONE,
      SYNC_TXPHINITDONE => \n_1_pipe_lane[0].pipe_user_i\,
      SYNC_TXSYNCDONE => \n_23_pipe_lane[2].gt_wrapper_i\,
      SYNC_TXSYNC_START => SYNC_TXSYNC_START018_out,
      p_0_in7_in => p_0_in7_in_4,
      \p_0_in__0\ => \p_0_in__0\,
      p_1_in8_in => p_1_in8_in_5,
      pipe_rxsyncdone(0) => \^pipe_rxsyncdone\(2),
      pipe_sync_fsm_rx(6 downto 0) => pipe_sync_fsm_rx(20 downto 14),
      txsyncallin => txsyncallin
    );
\pipe_lane[2].pipe_user_i\: entity work.pcie3_7x_0_pcie3_7x_0_pipe_user_11
    port map (
      D(0) => \^rate_idle\(2),
      I1 => \^clk\,
      I2 => \n_6_pipe_lane[2].gt_wrapper_i\,
      I3 => \n_17_pipe_lane[2].gt_wrapper_i\,
      I4(0) => p_73_out,
      I5 => n_23_pipe_reset_i,
      O1 => \n_0_pipe_lane[2].pipe_user_i\,
      O15(0) => \^o15\(2),
      O2 => \n_3_pipe_lane[2].pipe_user_i\,
      O21(0) => O21(0),
      O22 => \^o22\,
      O3 => \n_4_pipe_lane[2].pipe_user_i\,
      O4(0) => \n_15_pipe_lane[2].pipe_user_i\,
      O5 => \n_18_pipe_lane[2].pipe_user_i\,
      O6 => \n_19_pipe_lane[2].pipe_user_i\,
      O7 => \n_20_pipe_lane[2].pipe_user_i\,
      O8(0) => p_109_out,
      PIPE_GEN3_RDY(0) => PIPE_GEN3_RDY(2),
      PIPE_RXPHALIGNDONE(1 downto 0) => \^pipe_rxphaligndone\(2 downto 1),
      PIPE_TXCOMPLIANCE(0) => PIPE_TXCOMPLIANCE(2),
      PIPE_TXELECIDLE(0) => PIPE_TXELECIDLE(2),
      Q(5) => \n_7_pipe_lane[2].pipe_user_i\,
      Q(4) => \n_8_pipe_lane[2].pipe_user_i\,
      Q(3) => \n_9_pipe_lane[2].pipe_user_i\,
      Q(2) => \n_10_pipe_lane[2].pipe_user_i\,
      Q(1) => \n_11_pipe_lane[2].pipe_user_i\,
      Q(0) => \n_12_pipe_lane[2].pipe_user_i\,
      RST_IDLE => \^o3\(0),
      RST_RXUSRCLK_RESET => rst_rxusrclk_reset,
      USER_OOBCLK => \n_6_pipe_lane[2].pipe_user_i\,
      USER_RATE_DONE => \n_9_pipe_lane[2].pipe_rate_i\,
      USER_RATE_RXSYNC => \n_24_pipe_lane[2].pipe_rate_i\,
      USER_RESETOVRD_START => \n_11_pipe_lane[2].pipe_rate_i\,
      USER_RXRESETDONE => \n_15_pipe_lane[2].gt_wrapper_i\,
      USER_TXRESETDONE => \n_22_pipe_lane[2].gt_wrapper_i\,
      p_0_in7_in => p_0_in7_in_4,
      p_0_in7_in_1 => p_0_in7_in_8,
      \p_0_in__0\ => \p_0_in__0\,
      p_1_in8_in => p_1_in8_in_5,
      p_1_in8_in_0 => p_1_in8_in_7,
      p_2_in => p_2_in_3,
      p_98_out => p_98_out,
      pipe_rx2_phy_status => pipe_rx2_phy_status,
      pipe_rx2_valid => pipe_rx2_valid,
      pipe_rxstatus(0) => \^pipe_rxstatus\(8),
      pipe_txphaligndone(1 downto 0) => \^pipe_txphaligndone\(3 downto 2),
      pipe_txphinitdone(1 downto 0) => \^pipe_txphinitdone\(3 downto 2)
    );
\pipe_lane[3].gt_wrapper_i\: entity work.pcie3_7x_0_pcie3_7x_0_gt_wrapper_12
    port map (
      D(0) => \^d\(3),
      DRPADDR(8) => \n_7_pipe_lane[3].pipe_drp_i\,
      DRPADDR(7) => \n_8_pipe_lane[3].pipe_drp_i\,
      DRPADDR(6) => \n_9_pipe_lane[3].pipe_drp_i\,
      DRPADDR(5) => \n_10_pipe_lane[3].pipe_drp_i\,
      DRPADDR(4) => \n_11_pipe_lane[3].pipe_drp_i\,
      DRPADDR(3) => \n_12_pipe_lane[3].pipe_drp_i\,
      DRPADDR(2) => \n_13_pipe_lane[3].pipe_drp_i\,
      DRPADDR(1) => \n_14_pipe_lane[3].pipe_drp_i\,
      DRPADDR(0) => \n_15_pipe_lane[3].pipe_drp_i\,
      DRPDI(15) => \n_18_pipe_lane[3].pipe_drp_i\,
      DRPDI(14) => \n_19_pipe_lane[3].pipe_drp_i\,
      DRPDI(13) => \n_20_pipe_lane[3].pipe_drp_i\,
      DRPDI(12) => \n_21_pipe_lane[3].pipe_drp_i\,
      DRPDI(11) => \n_22_pipe_lane[3].pipe_drp_i\,
      DRPDI(10) => \n_23_pipe_lane[3].pipe_drp_i\,
      DRPDI(9) => \n_24_pipe_lane[3].pipe_drp_i\,
      DRPDI(8) => \n_25_pipe_lane[3].pipe_drp_i\,
      DRPDI(7) => \n_26_pipe_lane[3].pipe_drp_i\,
      DRPDI(6) => \n_27_pipe_lane[3].pipe_drp_i\,
      DRPDI(5) => \n_28_pipe_lane[3].pipe_drp_i\,
      DRPDI(4) => \n_29_pipe_lane[3].pipe_drp_i\,
      DRPDI(3) => \n_30_pipe_lane[3].pipe_drp_i\,
      DRPDI(2) => \n_31_pipe_lane[3].pipe_drp_i\,
      DRPDI(1) => \n_32_pipe_lane[3].pipe_drp_i\,
      DRPDI(0) => \n_33_pipe_lane[3].pipe_drp_i\,
      GT_RXPMARESET09_out => GT_RXPMARESET09_out,
      GT_TXPMARESET012_out => GT_TXPMARESET012_out,
      I1 => \^o2\,
      I10 => \n_14_pipe_lane[3].pipe_sync_i\,
      I11 => \n_17_pipe_lane[0].gt_wrapper_i\,
      I12 => \^clk\,
      I13 => \n_20_pipe_lane[3].pipe_sync_i\,
      I14 => \n_17_pipe_lane[3].pipe_sync_i\,
      I15 => \n_16_pipe_lane[3].pipe_sync_i\,
      I16 => \n_18_pipe_lane[3].pipe_sync_i\,
      I17 => \n_26_pipe_lane[0].gt_wrapper_i\,
      I18 => n_23_pipe_reset_i,
      I19(1 downto 0) => \^pipe_rxphaligndone\(1 downto 0),
      I2 => \n_16_pipe_lane[3].pipe_drp_i\,
      I3 => \n_17_pipe_lane[3].pipe_drp_i\,
      I4 => \^qpll_qplloutclk\,
      I5 => \^qpll_qplloutrefclk\,
      I6 => \n_19_pipe_lane[3].pipe_user_i\,
      I7 => \n_6_pipe_lane[3].pipe_rate_i\,
      I8 => \n_0_gth_channel.gthe2_channel_i_i_7\,
      I9 => \n_15_pipe_lane[3].pipe_sync_i\,
      O1 => \n_6_pipe_lane[3].gt_wrapper_i\,
      O2 => \n_17_pipe_lane[3].gt_wrapper_i\,
      O3 => \n_111_pipe_lane[3].gt_wrapper_i\,
      PIPETXMARGIN(2 downto 0) => PIPETXMARGIN(2 downto 0),
      PIPE_POWERDOWN(1 downto 0) => PIPE_POWERDOWN(7 downto 6),
      PIPE_RXDATA(31 downto 0) => PIPE_RXDATA(127 downto 96),
      PIPE_RXDATAK(1 downto 0) => PIPE_RXDATAK(7 downto 6),
      PIPE_RXELECIDLE(0) => \^pipe_rxelecidle\(3),
      PIPE_RXPHALIGNDONE(0) => \^pipe_rxphaligndone\(2),
      PIPE_RXPOLARITY(0) => PIPE_RXPOLARITY(3),
      PIPE_RXSLIDE(0) => PIPE_RXSLIDE(3),
      PIPE_TXCOMPLIANCE(0) => PIPE_TXCOMPLIANCE(3),
      PIPE_TXDATA(31 downto 0) => PIPE_TXDATA(127 downto 96),
      PIPE_TXDATAK(1 downto 0) => PIPE_TXDATAK(7 downto 6),
      PIPE_TXDEEMPH(0) => PIPE_TXDEEMPH(0),
      PIPE_TXELECIDLE(0) => PIPE_TXELECIDLE(3),
      Q(5) => \n_5_pipe_lane[3].pipe_user_i\,
      Q(4) => \n_6_pipe_lane[3].pipe_user_i\,
      Q(3) => \n_7_pipe_lane[3].pipe_user_i\,
      Q(2) => \n_8_pipe_lane[3].pipe_user_i\,
      Q(1) => \n_9_pipe_lane[3].pipe_user_i\,
      Q(0) => \n_10_pipe_lane[3].pipe_user_i\,
      RATE_PHYSTATUS => p_18_out,
      RATE_RXRATEDONE => \n_14_pipe_lane[3].gt_wrapper_i\,
      RATE_TXRATEDONE => \n_21_pipe_lane[3].gt_wrapper_i\,
      RXRATE(2) => \n_17_pipe_lane[3].pipe_rate_i\,
      RXRATE(1) => \n_18_pipe_lane[3].pipe_rate_i\,
      RXRATE(0) => \n_19_pipe_lane[3].pipe_rate_i\,
      RXSYSCLKSEL(1) => \n_13_pipe_lane[3].pipe_rate_i\,
      RXSYSCLKSEL(0) => \n_14_pipe_lane[3].pipe_rate_i\,
      SYNC_RXDLYEN => \n_13_pipe_lane[3].pipe_sync_i\,
      SYNC_TXSYNCDONE => \n_23_pipe_lane[3].gt_wrapper_i\,
      TXMAINCURSOR(6) => \n_23_pipe_lane[3].pipe_eq.pipe_eq_i\,
      TXMAINCURSOR(5) => \n_24_pipe_lane[3].pipe_eq.pipe_eq_i\,
      TXMAINCURSOR(4) => \n_25_pipe_lane[3].pipe_eq.pipe_eq_i\,
      TXMAINCURSOR(3) => \n_26_pipe_lane[3].pipe_eq.pipe_eq_i\,
      TXMAINCURSOR(2) => \n_27_pipe_lane[3].pipe_eq.pipe_eq_i\,
      TXMAINCURSOR(1) => \n_28_pipe_lane[3].pipe_eq.pipe_eq_i\,
      TXMAINCURSOR(0) => \n_29_pipe_lane[3].pipe_eq.pipe_eq_i\,
      TXPOSTCURSOR(4) => \n_30_pipe_lane[3].pipe_eq.pipe_eq_i\,
      TXPOSTCURSOR(3) => \n_31_pipe_lane[3].pipe_eq.pipe_eq_i\,
      TXPOSTCURSOR(2) => \n_32_pipe_lane[3].pipe_eq.pipe_eq_i\,
      TXPOSTCURSOR(1) => \n_33_pipe_lane[3].pipe_eq.pipe_eq_i\,
      TXPOSTCURSOR(0) => \n_34_pipe_lane[3].pipe_eq.pipe_eq_i\,
      TXPRECURSOR(4) => \n_18_pipe_lane[3].pipe_eq.pipe_eq_i\,
      TXPRECURSOR(3) => \n_19_pipe_lane[3].pipe_eq.pipe_eq_i\,
      TXPRECURSOR(2) => \n_20_pipe_lane[3].pipe_eq.pipe_eq_i\,
      TXPRECURSOR(1) => \n_21_pipe_lane[3].pipe_eq.pipe_eq_i\,
      TXPRECURSOR(0) => \n_22_pipe_lane[3].pipe_eq.pipe_eq_i\,
      USER_OOBCLK => \n_4_pipe_lane[3].pipe_user_i\,
      USER_RXRESETDONE => \n_15_pipe_lane[3].gt_wrapper_i\,
      USER_TXRESETDONE => \n_22_pipe_lane[3].gt_wrapper_i\,
      ext_ch_gt_drpdo(15 downto 0) => \^ext_ch_gt_drpdo\(63 downto 48),
      ext_ch_gt_drprdy(0) => \^ext_ch_gt_drprdy\(3),
      p_0_in13_in => p_0_in13_in,
      p_0_in15_in => p_0_in15_in,
      pci_exp_rxn(0) => pci_exp_rxn(3),
      pci_exp_rxp(0) => pci_exp_rxp(3),
      pci_exp_txn(0) => pci_exp_txn(3),
      pci_exp_txp(0) => pci_exp_txp(3),
      pipe_dmonitorout(14 downto 0) => pipe_dmonitorout(59 downto 45),
      pipe_eyescandataerror(0) => pipe_eyescandataerror(3),
      pipe_loopback(2 downto 0) => pipe_loopback(2 downto 0),
      pipe_rxbufstatus(2 downto 0) => pipe_rxbufstatus(11 downto 9),
      pipe_rxcommadet(0) => pipe_rxcommadet(3),
      pipe_rxdisperr(7 downto 0) => pipe_rxdisperr(31 downto 24),
      pipe_rxdlysresetdone(0) => pipe_rxdlysresetdone(3),
      pipe_rxnotintable(7 downto 0) => pipe_rxnotintable(31 downto 24),
      pipe_rxoutclk_out(0) => pipe_rxoutclk_out(3),
      pipe_rxpmaresetdone(0) => \^pipe_rxpmaresetdone\(3),
      pipe_rxprbscntreset => pipe_rxprbscntreset,
      pipe_rxprbserr(0) => pipe_rxprbserr(3),
      pipe_rxprbssel(2 downto 0) => pipe_rxprbssel(2 downto 0),
      pipe_rxstatus(2 downto 0) => \^pipe_rxstatus\(11 downto 9),
      pipe_rxsyncdone(0) => \^pipe_rxsyncdone\(3),
      pipe_tx_rcvr_det => pipe_tx_rcvr_det,
      pipe_tx_swing => pipe_tx_swing,
      pipe_txdlysresetdone(0) => pipe_txdlysresetdone(3),
      pipe_txphaligndone(0) => \^pipe_txphaligndone\(3),
      pipe_txphinitdone(0) => \^pipe_txphinitdone\(3),
      pipe_txprbsforceerr => pipe_txprbsforceerr,
      pipe_txprbssel(2 downto 0) => pipe_txprbssel(2 downto 0),
      rst_cpllpd => rst_cpllpd,
      rst_gtreset => rst_gtreset,
      rst_userrdy => rst_userrdy,
      rxsyncallin => rxsyncallin,
      sys_clk => sys_clk,
      txsyncallin => txsyncallin
    );
\pipe_lane[3].pipe_drp_i\: entity work.pcie3_7x_0_pcie3_7x_0_pipe_drp_13
    port map (
      DRPADDR(8) => \n_7_pipe_lane[3].pipe_drp_i\,
      DRPADDR(7) => \n_8_pipe_lane[3].pipe_drp_i\,
      DRPADDR(6) => \n_9_pipe_lane[3].pipe_drp_i\,
      DRPADDR(5) => \n_10_pipe_lane[3].pipe_drp_i\,
      DRPADDR(4) => \n_11_pipe_lane[3].pipe_drp_i\,
      DRPADDR(3) => \n_12_pipe_lane[3].pipe_drp_i\,
      DRPADDR(2) => \n_13_pipe_lane[3].pipe_drp_i\,
      DRPADDR(1) => \n_14_pipe_lane[3].pipe_drp_i\,
      DRPADDR(0) => \n_15_pipe_lane[3].pipe_drp_i\,
      DRPDI(15) => \n_18_pipe_lane[3].pipe_drp_i\,
      DRPDI(14) => \n_19_pipe_lane[3].pipe_drp_i\,
      DRPDI(13) => \n_20_pipe_lane[3].pipe_drp_i\,
      DRPDI(12) => \n_21_pipe_lane[3].pipe_drp_i\,
      DRPDI(11) => \n_22_pipe_lane[3].pipe_drp_i\,
      DRPDI(10) => \n_23_pipe_lane[3].pipe_drp_i\,
      DRPDI(9) => \n_24_pipe_lane[3].pipe_drp_i\,
      DRPDI(8) => \n_25_pipe_lane[3].pipe_drp_i\,
      DRPDI(7) => \n_26_pipe_lane[3].pipe_drp_i\,
      DRPDI(6) => \n_27_pipe_lane[3].pipe_drp_i\,
      DRPDI(5) => \n_28_pipe_lane[3].pipe_drp_i\,
      DRPDI(4) => \n_29_pipe_lane[3].pipe_drp_i\,
      DRPDI(3) => \n_30_pipe_lane[3].pipe_drp_i\,
      DRPDI(2) => \n_31_pipe_lane[3].pipe_drp_i\,
      DRPDI(1) => \n_32_pipe_lane[3].pipe_drp_i\,
      DRPDI(0) => \n_33_pipe_lane[3].pipe_drp_i\,
      DRP_DONE => p_36_out,
      DRP_FSM(6 downto 0) => O13(6 downto 0),
      DRP_START => DRP_START0,
      DRP_X16 => DRP_X160,
      DRP_X16X20_MODE => DRP_X16X20_MODE062_out,
      I1 => \^o2\,
      O1 => \n_16_pipe_lane[3].pipe_drp_i\,
      O2 => \n_17_pipe_lane[3].pipe_drp_i\,
      PIPETXRATE(1 downto 0) => PIPETXRATE(1 downto 0),
      RST_DCLK_RESET => rst_dclk_reset,
      ext_ch_gt_drpaddr(8 downto 0) => ext_ch_gt_drpaddr(35 downto 27),
      ext_ch_gt_drpdi(15 downto 0) => ext_ch_gt_drpdi(63 downto 48),
      ext_ch_gt_drpdo(15 downto 0) => \^ext_ch_gt_drpdo\(63 downto 48),
      ext_ch_gt_drpen(0) => ext_ch_gt_drpen(3),
      ext_ch_gt_drprdy(0) => \^ext_ch_gt_drprdy\(3),
      ext_ch_gt_drpwe(0) => ext_ch_gt_drpwe(3),
      rst_gtreset => rst_gtreset
    );
\pipe_lane[3].pipe_eq.pipe_eq_i\: entity work.pcie3_7x_0_pcie3_7x_0_pipe_eq_14
    port map (
      EQ_TXEQ_DEEMPH_OUT(15 downto 0) => O30(15 downto 0),
      I1 => n_23_pipe_reset_i,
      I2 => \^clk\,
      O24 => \^o24\,
      PIPERX3EQLPNEWTXCOEFFORPRESET(17 downto 0) => PIPERX3EQLPNEWTXCOEFFORPRESET(17 downto 0),
      PIPE_RXEQ_CONTROL(1 downto 0) => PIPE_RXEQ_CONTROL(7 downto 6),
      PIPE_RXEQ_DONE(0) => PIPE_RXEQ_DONE(3),
      PIPE_RXEQ_LFFS(5 downto 0) => PIPE_RXEQ_LFFS(23 downto 18),
      PIPE_RXEQ_PRESET(2 downto 0) => PIPE_RXEQ_PRESET(11 downto 9),
      PIPE_RXEQ_TXPRESET(3 downto 0) => PIPE_RXEQ_TXPRESET(15 downto 12),
      PIPE_TXEQ_CONTROL(1 downto 0) => PIPE_TXEQ_CONTROL(7 downto 6),
      PIPE_TXEQ_DEEMPH(5 downto 0) => PIPE_TXEQ_DEEMPH(23 downto 18),
      PIPE_TXEQ_DONE(0) => PIPE_TXEQ_DONE(3),
      PIPE_TXEQ_PRESET(3 downto 0) => PIPE_TXEQ_PRESET(15 downto 12),
      TXMAINCURSOR(6) => \n_23_pipe_lane[3].pipe_eq.pipe_eq_i\,
      TXMAINCURSOR(5) => \n_24_pipe_lane[3].pipe_eq.pipe_eq_i\,
      TXMAINCURSOR(4) => \n_25_pipe_lane[3].pipe_eq.pipe_eq_i\,
      TXMAINCURSOR(3) => \n_26_pipe_lane[3].pipe_eq.pipe_eq_i\,
      TXMAINCURSOR(2) => \n_27_pipe_lane[3].pipe_eq.pipe_eq_i\,
      TXMAINCURSOR(1) => \n_28_pipe_lane[3].pipe_eq.pipe_eq_i\,
      TXMAINCURSOR(0) => \n_29_pipe_lane[3].pipe_eq.pipe_eq_i\,
      TXPOSTCURSOR(4) => \n_30_pipe_lane[3].pipe_eq.pipe_eq_i\,
      TXPOSTCURSOR(3) => \n_31_pipe_lane[3].pipe_eq.pipe_eq_i\,
      TXPOSTCURSOR(2) => \n_32_pipe_lane[3].pipe_eq.pipe_eq_i\,
      TXPOSTCURSOR(1) => \n_33_pipe_lane[3].pipe_eq.pipe_eq_i\,
      TXPOSTCURSOR(0) => \n_34_pipe_lane[3].pipe_eq.pipe_eq_i\,
      TXPRECURSOR(4) => \n_18_pipe_lane[3].pipe_eq.pipe_eq_i\,
      TXPRECURSOR(3) => \n_19_pipe_lane[3].pipe_eq.pipe_eq_i\,
      TXPRECURSOR(2) => \n_20_pipe_lane[3].pipe_eq.pipe_eq_i\,
      TXPRECURSOR(1) => \n_21_pipe_lane[3].pipe_eq.pipe_eq_i\,
      TXPRECURSOR(0) => \n_22_pipe_lane[3].pipe_eq.pipe_eq_i\,
      \p_0_in__0\ => \p_0_in__0\,
      p_43_out => p_43_out,
      pipe_rx3_eq_lffs_sel => pipe_rx3_eq_lffs_sel
    );
\pipe_lane[3].pipe_rate_i\: entity work.pcie3_7x_0_pcie3_7x_0_pipe_rate_15
    port map (
      D(0) => \^rate_idle\(3),
      GT_TXPMARESET012_out => GT_TXPMARESET012_out,
      I1 => \^clk\,
      I2(0) => \^d\(3),
      I3 => \^qpll_qplllock\,
      I4 => \^rate_mmcm_lock\,
      I5 => n_23_pipe_reset_i,
      O1 => \n_6_pipe_lane[3].pipe_rate_i\,
      O2(0) => p_46_out,
      O3(0) => p_45_out,
      PIPETXRATE(1 downto 0) => PIPETXRATE(1 downto 0),
      RATE_DRP_DONE => p_36_out,
      RATE_DRP_START => p_0_in4_in,
      RATE_DRP_X16 => p_0_in5_in,
      RATE_DRP_X16X20_MODE => p_0_in61_in,
      RATE_PHYSTATUS => p_18_out,
      RATE_RESETOVRD_DONE => \n_20_pipe_lane[3].pipe_user_i\,
      RATE_RXRATEDONE => \n_14_pipe_lane[3].gt_wrapper_i\,
      RATE_TXRATEDONE => \n_21_pipe_lane[3].gt_wrapper_i\,
      RATE_TXSYNC_DONE => \n_19_pipe_lane[3].pipe_sync_i\,
      RXRATE(2) => \n_17_pipe_lane[3].pipe_rate_i\,
      RXRATE(1) => \n_18_pipe_lane[3].pipe_rate_i\,
      RXRATE(0) => \n_19_pipe_lane[3].pipe_rate_i\,
      RXSYSCLKSEL(1) => \n_13_pipe_lane[3].pipe_rate_i\,
      RXSYSCLKSEL(0) => \n_14_pipe_lane[3].pipe_rate_i\,
      SYNC_RXDLYEN => \n_13_pipe_lane[3].pipe_sync_i\,
      SYNC_RXSYNC_START => \n_10_pipe_lane[3].pipe_rate_i\,
      SYNC_TXSYNC_START => SYNC_TXSYNC_START0,
      USER_PCLK_SEL => \^o15\(3),
      USER_RATE_DONE => \n_9_pipe_lane[3].pipe_rate_i\,
      USER_RATE_RXSYNC => \n_24_pipe_lane[3].pipe_rate_i\,
      USER_RESETOVRD_START => \n_11_pipe_lane[3].pipe_rate_i\,
      USER_RXRESETDONE => \n_15_pipe_lane[3].gt_wrapper_i\,
      USER_TXRESETDONE => \n_22_pipe_lane[3].gt_wrapper_i\,
      \out\(1) => rst_txsync_start,
      \out\(0) => \^o3\(0),
      out0(4 downto 0) => O18(4 downto 0),
      p_0_in13_in => p_0_in13_in,
      p_0_in15_in => p_0_in15_in,
      p_0_in7_in => p_0_in7_in,
      p_0_in7_in_0 => p_0_in7_in_8,
      \p_0_in__0\ => \p_0_in__0\,
      p_1_in8_in => p_1_in8_in_7,
      p_43_out => p_43_out,
      pipe_rxpmaresetdone(0) => \^pipe_rxpmaresetdone\(3)
    );
\pipe_lane[3].pipe_sync_i\: entity work.pcie3_7x_0_pcie3_7x_0_pipe_sync_16
    port map (
      D(0) => \^rate_idle\(3),
      I1 => \^clk\,
      I2 => \^rate_mmcm_lock\,
      I3 => \n_1_pipe_lane[0].pipe_user_i\,
      I4 => \^sync_rxphaligndone_m\,
      I5 => \n_111_pipe_lane[3].gt_wrapper_i\,
      O1 => \n_14_pipe_lane[3].pipe_sync_i\,
      O2 => \n_15_pipe_lane[3].pipe_sync_i\,
      O3 => \n_16_pipe_lane[3].pipe_sync_i\,
      O4 => \n_17_pipe_lane[3].pipe_sync_i\,
      O5 => \n_18_pipe_lane[3].pipe_sync_i\,
      O6(0) => \n_19_pipe_lane[3].pipe_sync_i\,
      O7 => \n_20_pipe_lane[3].pipe_sync_i\,
      PIPE_RXELECIDLE(0) => \^pipe_rxelecidle\(3),
      SYNC_FSM_TX(5 downto 0) => O12(5 downto 0),
      SYNC_GEN3 => p_43_out,
      SYNC_RXCDRLOCK => \n_13_pipe_lane[3].pipe_user_i\,
      SYNC_RXDLYSRESETDONE => SYNC_RXDLYSRESETDONE,
      SYNC_RXSYNC_DONE => \n_13_pipe_lane[3].pipe_sync_i\,
      SYNC_RXSYNC_DONEM_IN => \n_13_pipe_lane[0].pipe_sync_i\,
      SYNC_RXSYNC_START => \n_10_pipe_lane[3].pipe_rate_i\,
      SYNC_TXDLYSRESETDONE => SYNC_TXDLYSRESETDONE,
      SYNC_TXSYNCDONE => \n_23_pipe_lane[3].gt_wrapper_i\,
      SYNC_TXSYNC_START => SYNC_TXSYNC_START0,
      p_0_in7_in => p_0_in7_in_8,
      \p_0_in__0\ => \p_0_in__0\,
      p_1_in8_in => p_1_in8_in_7,
      pipe_rxsyncdone(0) => \^pipe_rxsyncdone\(3),
      pipe_sync_fsm_rx(6 downto 0) => pipe_sync_fsm_rx(27 downto 21),
      txsyncallin => txsyncallin
    );
\pipe_lane[3].pipe_user_i\: entity work.pcie3_7x_0_pcie3_7x_0_pipe_user_17
    port map (
      D(0) => \^rate_idle\(3),
      I1 => \^clk\,
      I2 => \n_6_pipe_lane[3].gt_wrapper_i\,
      I3 => \n_17_pipe_lane[3].gt_wrapper_i\,
      I4(0) => p_18_out,
      I5 => n_23_pipe_reset_i,
      O1 => \n_0_pipe_lane[3].pipe_user_i\,
      O15(0) => \^o15\(3),
      O2(0) => \n_13_pipe_lane[3].pipe_user_i\,
      O23(0) => O23(0),
      O24 => \^o24\,
      O3 => \n_16_pipe_lane[3].pipe_user_i\,
      O4 => \n_17_pipe_lane[3].pipe_user_i\,
      O5 => \n_18_pipe_lane[3].pipe_user_i\,
      O6 => \n_19_pipe_lane[3].pipe_user_i\,
      O7 => \n_20_pipe_lane[3].pipe_user_i\,
      O8(0) => p_54_out,
      O9 => \n_22_pipe_lane[3].pipe_user_i\,
      PIPE_GEN3_RDY(0) => PIPE_GEN3_RDY(3),
      PIPE_TXCOMPLIANCE(0) => PIPE_TXCOMPLIANCE(3),
      PIPE_TXELECIDLE(0) => PIPE_TXELECIDLE(3),
      Q(5) => \n_5_pipe_lane[3].pipe_user_i\,
      Q(4) => \n_6_pipe_lane[3].pipe_user_i\,
      Q(3) => \n_7_pipe_lane[3].pipe_user_i\,
      Q(2) => \n_8_pipe_lane[3].pipe_user_i\,
      Q(1) => \n_9_pipe_lane[3].pipe_user_i\,
      Q(0) => \n_10_pipe_lane[3].pipe_user_i\,
      RST_IDLE => \^o3\(0),
      RST_RXUSRCLK_RESET => rst_rxusrclk_reset,
      USER_OOBCLK => \n_4_pipe_lane[3].pipe_user_i\,
      USER_RATE_DONE => \n_9_pipe_lane[3].pipe_rate_i\,
      USER_RATE_RXSYNC => \n_24_pipe_lane[3].pipe_rate_i\,
      USER_RESETOVRD_START => \n_11_pipe_lane[3].pipe_rate_i\,
      USER_RXRESETDONE => \n_15_pipe_lane[3].gt_wrapper_i\,
      USER_TXRESETDONE => \n_22_pipe_lane[3].gt_wrapper_i\,
      p_0_in7_in => p_0_in7_in_8,
      \p_0_in__0\ => \p_0_in__0\,
      p_1_in8_in => p_1_in8_in_7,
      p_2_in => p_2_in_6,
      p_43_out => p_43_out,
      pipe_rx3_phy_status => pipe_rx3_phy_status,
      pipe_rx3_valid => pipe_rx3_valid,
      pipe_rxstatus(0) => \^pipe_rxstatus\(11)
    );
pipe_reset_i: entity work.pcie3_7x_0_pcie3_7x_0_pipe_reset
    port map (
      D(3 downto 0) => \^d\(3 downto 0),
      DRP_START0 => DRP_START0,
      DRP_START031_out => DRP_START031_out,
      DRP_START036_out => DRP_START036_out,
      DRP_START056_out => DRP_START056_out,
      DRP_X160 => DRP_X160,
      DRP_X16033_out => DRP_X16033_out,
      DRP_X16038_out => DRP_X16038_out,
      DRP_X16058_out => DRP_X16058_out,
      DRP_X16X20_MODE0 => DRP_X16X20_MODE0,
      DRP_X16X20_MODE040_out => DRP_X16X20_MODE040_out,
      DRP_X16X20_MODE060_out => DRP_X16X20_MODE060_out,
      DRP_X16X20_MODE062_out => DRP_X16X20_MODE062_out,
      I1 => \^clk\,
      I2 => \^rate_mmcm_lock\,
      I3 => \^o2\,
      I4 => reset_n_reg2,
      O1 => n_23_pipe_reset_i,
      RST_DCLK_RESET => rst_dclk_reset,
      RST_DRP_DONE(3) => p_36_out,
      RST_DRP_DONE(2) => p_91_out,
      RST_DRP_DONE(1) => p_146_out,
      RST_DRP_DONE(0) => p_201_out,
      RST_PHYSTATUS(3) => p_18_out,
      RST_PHYSTATUS(2) => p_73_out,
      RST_PHYSTATUS(1) => p_128_out,
      RST_PHYSTATUS(0) => p_183_out,
      RST_RATE_IDLE(3 downto 0) => \^rate_idle\(3 downto 0),
      RST_RESETDONE(3) => p_54_out,
      RST_RESETDONE(2) => p_109_out,
      RST_RESETDONE(1) => p_164_out,
      RST_RESETDONE(0) => p_218_out,
      RST_RXCDRLOCK(3) => \n_13_pipe_lane[3].pipe_user_i\,
      RST_RXCDRLOCK(2) => \n_15_pipe_lane[2].pipe_user_i\,
      RST_RXCDRLOCK(1) => \n_13_pipe_lane[1].pipe_user_i\,
      RST_RXCDRLOCK(0) => \n_16_pipe_lane[0].pipe_user_i\,
      RST_RXUSRCLK_RESET => rst_rxusrclk_reset,
      RST_TXSYNC_DONE(3) => \n_19_pipe_lane[3].pipe_sync_i\,
      RST_TXSYNC_DONE(2) => \n_19_pipe_lane[2].pipe_sync_i\,
      RST_TXSYNC_DONE(1) => \n_19_pipe_lane[1].pipe_sync_i\,
      RST_TXSYNC_DONE(0) => \n_20_pipe_lane[0].pipe_sync_i\,
      SR(0) => n_20_pipe_reset_i,
      \out\(2) => \^o3\(1),
      \out\(1) => rst_txsync_start,
      \out\(0) => \^o3\(0),
      p_0_in30_in => p_0_in30_in,
      p_0_in32_in => p_0_in32_in,
      p_0_in34_in => p_0_in34_in,
      p_0_in35_in => p_0_in35_in,
      p_0_in37_in => p_0_in37_in,
      p_0_in39_in => p_0_in39_in,
      p_0_in4_in => p_0_in4_in,
      p_0_in55_in => p_0_in55_in,
      p_0_in57_in => p_0_in57_in,
      p_0_in59_in => p_0_in59_in,
      p_0_in5_in => p_0_in5_in,
      p_0_in61_in => p_0_in61_in,
      \p_0_in__0\ => \p_0_in__0\,
      pipe_qrst_idle => \^pipe_qrst_idle\,
      pipe_rst_fsm(3 downto 0) => pipe_rst_fsm(3 downto 0),
      pipe_rxpmaresetdone(3 downto 0) => \^pipe_rxpmaresetdone\(3 downto 0),
      rst_cpllpd => rst_cpllpd,
      rst_gtreset => rst_gtreset,
      rst_userrdy => rst_userrdy
    );
\qpll_reset.qpll_reset_i\: entity work.pcie3_7x_0_pcie3_7x_0_qpll_reset
    port map (
      I1 => \^qpll_qplllock\,
      I2 => \^clk\,
      I3 => \^rate_mmcm_lock\,
      PIPETXRATE(1 downto 0) => PIPETXRATE(1 downto 0),
      QRST_CPLLLOCK(3 downto 0) => \^d\(3 downto 0),
      QRST_DRP_DONE(0) => qdrp_done,
      QRST_FSM(11 downto 0) => Q(11 downto 0),
      QRST_QPLLPD_IN(3) => p_46_out,
      QRST_QPLLPD_IN(2) => p_101_out,
      QRST_QPLLPD_IN(1) => p_156_out,
      QRST_QPLLPD_IN(0) => p_210_out,
      QRST_QPLLRESET_IN(3) => p_45_out,
      QRST_QPLLRESET_IN(2) => p_100_out,
      QRST_QPLLRESET_IN(1) => p_155_out,
      QRST_QPLLRESET_IN(0) => p_209_out,
      SR(0) => n_20_pipe_reset_i,
      pipe_qrst_idle => \^pipe_qrst_idle\,
      qpllpd => qpllpd,
      qrst_drp_start => qrst_drp_start,
      qrst_ovrd => qrst_ovrd,
      qrst_qpllreset => qrst_qpllreset
    );
reset_n_reg1_reg: unisim.vcomponents.FDCE
    port map (
      C => \^clk\,
      CE => '1',
      CLR => sys_reset,
      D => '1',
      Q => reset_n_reg1
    );
reset_n_reg2_reg: unisim.vcomponents.FDCE
    port map (
      C => \^clk\,
      CE => '1',
      CLR => sys_reset,
      D => reset_n_reg1,
      Q => reset_n_reg2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_7x_0_pcie3_7x_0_gt_top is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    pipe_rst_fsm : out STD_LOGIC_VECTOR ( 3 downto 0 );
    PIPE_QRST_FSM : out STD_LOGIC_VECTOR ( 11 downto 0 );
    pipe_qrst_idle : out STD_LOGIC;
    PIPE_SYNC_FSM_TX : out STD_LOGIC_VECTOR ( 23 downto 0 );
    PIPE_JTAG_RDY : out STD_LOGIC_VECTOR ( 3 downto 0 );
    PIPE_DRP_FSM : out STD_LOGIC_VECTOR ( 23 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    INT_USERCLK2_OUT : out STD_LOGIC;
    INT_MMCM_LOCK_OUT : out STD_LOGIC;
    pipe_txoutclk_out : out STD_LOGIC;
    INT_OOBCLK_OUT : out STD_LOGIC;
    ext_ch_gt_drpclk : out STD_LOGIC;
    int_userclk1_out : out STD_LOGIC;
    pipe_cpll_lock : out STD_LOGIC_VECTOR ( 3 downto 0 );
    pipe_rxpmaresetdone : out STD_LOGIC_VECTOR ( 3 downto 0 );
    int_qplllock_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    pipe_pclk_sel_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    pipe_rxstatus : out STD_LOGIC_VECTOR ( 11 downto 0 );
    PIPE_GEN3_RDY : out STD_LOGIC_VECTOR ( 3 downto 0 );
    pipe_rx0_eq_adapt_done : out STD_LOGIC;
    pipe_rx0_valid : out STD_LOGIC;
    pipe_rx0_phy_status : out STD_LOGIC;
    out0 : out STD_LOGIC_VECTOR ( 4 downto 0 );
    pipe_sync_fsm_rx : out STD_LOGIC_VECTOR ( 27 downto 0 );
    PIPE_RXELECIDLE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    PIPE_RXPHALIGNDONE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    pipe_rxsyncdone : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ext_ch_gt_drprdy : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ext_ch_gt_drpdo : out STD_LOGIC_VECTOR ( 63 downto 0 );
    PIPE_TXEQ_COEFF : out STD_LOGIC_VECTOR ( 63 downto 0 );
    PIPE_TXEQ_DONE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    PIPE_RXEQ_DONE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    PIPERX0EQLPNEWTXCOEFFORPRESET : out STD_LOGIC_VECTOR ( 17 downto 0 );
    pipe_rx0_eq_lffs_sel : out STD_LOGIC;
    int_qplloutclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    int_qplloutrefclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    pipe_eyescandataerror : out STD_LOGIC_VECTOR ( 3 downto 0 );
    pci_exp_txn : out STD_LOGIC_VECTOR ( 3 downto 0 );
    pci_exp_txp : out STD_LOGIC_VECTOR ( 3 downto 0 );
    pipe_rxcommadet : out STD_LOGIC_VECTOR ( 3 downto 0 );
    pipe_rxdlysresetdone : out STD_LOGIC_VECTOR ( 3 downto 0 );
    pipe_rxoutclk_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    pipe_rxprbserr : out STD_LOGIC_VECTOR ( 3 downto 0 );
    pipe_txdlysresetdone : out STD_LOGIC_VECTOR ( 3 downto 0 );
    pipe_txphaligndone : out STD_LOGIC_VECTOR ( 3 downto 0 );
    pipe_txphinitdone : out STD_LOGIC_VECTOR ( 3 downto 0 );
    pipe_dmonitorout : out STD_LOGIC_VECTOR ( 59 downto 0 );
    pipe_rxbufstatus : out STD_LOGIC_VECTOR ( 11 downto 0 );
    PIPE_RXDATA : out STD_LOGIC_VECTOR ( 127 downto 0 );
    PIPE_RXDATAK : out STD_LOGIC_VECTOR ( 7 downto 0 );
    pipe_rxdisperr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    pipe_rxnotintable : out STD_LOGIC_VECTOR ( 31 downto 0 );
    USER_RXEQ_ADAPT_DONE : out STD_LOGIC;
    pipe_rx1_valid : out STD_LOGIC;
    pipe_rx1_phy_status : out STD_LOGIC;
    O1 : out STD_LOGIC_VECTOR ( 4 downto 0 );
    PIPERX1EQLPNEWTXCOEFFORPRESET : out STD_LOGIC_VECTOR ( 17 downto 0 );
    pipe_rx1_eq_lffs_sel : out STD_LOGIC;
    O2 : out STD_LOGIC;
    pipe_rx2_valid : out STD_LOGIC;
    pipe_rx2_phy_status : out STD_LOGIC;
    O3 : out STD_LOGIC_VECTOR ( 4 downto 0 );
    PIPERX2EQLPNEWTXCOEFFORPRESET : out STD_LOGIC_VECTOR ( 17 downto 0 );
    pipe_rx2_eq_lffs_sel : out STD_LOGIC;
    O4 : out STD_LOGIC;
    pipe_rx3_valid : out STD_LOGIC;
    pipe_rx3_phy_status : out STD_LOGIC;
    O5 : out STD_LOGIC_VECTOR ( 4 downto 0 );
    PIPERX3EQLPNEWTXCOEFFORPRESET : out STD_LOGIC_VECTOR ( 17 downto 0 );
    pipe_rx3_eq_lffs_sel : out STD_LOGIC;
    pipe_rate_idle : out STD_LOGIC;
    ext_ch_gt_drpaddr : in STD_LOGIC_VECTOR ( 35 downto 0 );
    PIPETXRATE : in STD_LOGIC_VECTOR ( 1 downto 0 );
    PIPE_TXCOMPLIANCE : in STD_LOGIC_VECTOR ( 3 downto 0 );
    PIPE_TXELECIDLE : in STD_LOGIC_VECTOR ( 3 downto 0 );
    PIPE_TXEQ_CONTROL : in STD_LOGIC_VECTOR ( 7 downto 0 );
    PIPE_TXEQ_DEEMPH : in STD_LOGIC_VECTOR ( 23 downto 0 );
    PIPE_TXEQ_PRESET : in STD_LOGIC_VECTOR ( 15 downto 0 );
    PIPE_RXEQ_PRESET : in STD_LOGIC_VECTOR ( 11 downto 0 );
    PIPE_RXEQ_CONTROL : in STD_LOGIC_VECTOR ( 7 downto 0 );
    PIPE_RXEQ_TXPRESET : in STD_LOGIC_VECTOR ( 15 downto 0 );
    PIPE_RXEQ_LFFS : in STD_LOGIC_VECTOR ( 23 downto 0 );
    sys_clk : in STD_LOGIC;
    pci_exp_rxn : in STD_LOGIC_VECTOR ( 3 downto 0 );
    pci_exp_rxp : in STD_LOGIC_VECTOR ( 3 downto 0 );
    PIPE_RXPOLARITY : in STD_LOGIC_VECTOR ( 3 downto 0 );
    pipe_rxprbscntreset : in STD_LOGIC;
    PIPE_RXSLIDE : in STD_LOGIC_VECTOR ( 3 downto 0 );
    PIPE_TXDEEMPH : in STD_LOGIC_VECTOR ( 0 to 0 );
    pipe_tx_rcvr_det : in STD_LOGIC;
    pipe_txprbsforceerr : in STD_LOGIC;
    pipe_tx_swing : in STD_LOGIC;
    PIPE_POWERDOWN : in STD_LOGIC_VECTOR ( 7 downto 0 );
    pipe_loopback : in STD_LOGIC_VECTOR ( 2 downto 0 );
    pipe_rxprbssel : in STD_LOGIC_VECTOR ( 2 downto 0 );
    PIPETXMARGIN : in STD_LOGIC_VECTOR ( 2 downto 0 );
    pipe_txprbssel : in STD_LOGIC_VECTOR ( 2 downto 0 );
    PIPE_TXDATA : in STD_LOGIC_VECTOR ( 127 downto 0 );
    PIPE_TXDATAK : in STD_LOGIC_VECTOR ( 7 downto 0 );
    int_pclk_sel_slave : in STD_LOGIC_VECTOR ( 3 downto 0 );
    sys_reset : in STD_LOGIC;
    pipe_mmcm_rst_n : in STD_LOGIC;
    ext_ch_gt_drpdi : in STD_LOGIC_VECTOR ( 63 downto 0 );
    ext_ch_gt_drpen : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ext_ch_gt_drpwe : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_7x_0_pcie3_7x_0_gt_top : entity is "pcie3_7x_0_gt_top";
end pcie3_7x_0_pcie3_7x_0_gt_top;

architecture STRUCTURE of pcie3_7x_0_pcie3_7x_0_gt_top is
  signal GT_RXPMARESET0 : STD_LOGIC;
  signal GT_RXPMARESET021_out : STD_LOGIC;
  signal GT_RXPMARESET043_out : STD_LOGIC;
  signal GT_RXPMARESET09_out : STD_LOGIC;
  signal \^int_userclk2_out\ : STD_LOGIC;
  signal n_0_mmcm_i_i_1 : STD_LOGIC;
  signal \n_0_pclk_i1_bufgctrl.pclk_i1_i_1\ : STD_LOGIC;
  signal \n_0_pclk_sel_i_1__3\ : STD_LOGIC;
  signal \n_0_reg_phy_rdy_reg[0]\ : STD_LOGIC;
  signal n_0_rxdlysresetdone_reg1_i_1 : STD_LOGIC;
  signal n_0_txdlysresetdone_reg1_i_1 : STD_LOGIC;
  signal n_3_pipe_wrapper_i : STD_LOGIC;
  signal n_457_pipe_wrapper_i : STD_LOGIC;
  signal n_458_pipe_wrapper_i : STD_LOGIC;
  signal n_459_pipe_wrapper_i : STD_LOGIC;
  signal n_499_pipe_wrapper_i : STD_LOGIC;
  signal n_625_pipe_wrapper_i : STD_LOGIC;
  signal n_626_pipe_wrapper_i : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal p_0_in19_in : STD_LOGIC;
  signal p_0_in41_in : STD_LOGIC;
  signal p_0_in7_in : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal p_1_in20_in : STD_LOGIC;
  signal p_1_in42_in : STD_LOGIC;
  signal p_1_in8_in : STD_LOGIC;
  signal \pipe_clock_int.pipe_clock_i/p_0_in\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^pipe_rxdlysresetdone\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^pipe_txdlysresetdone\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal qpllreset : STD_LOGIC;
  signal qrst_qpllreset : STD_LOGIC;
  signal rate_idle : STD_LOGIC_VECTOR ( 3 downto 0 );
begin
  INT_USERCLK2_OUT <= \^int_userclk2_out\;
  pipe_rxdlysresetdone(3 downto 0) <= \^pipe_rxdlysresetdone\(3 downto 0);
  pipe_txdlysresetdone(3 downto 0) <= \^pipe_txdlysresetdone\(3 downto 0);
\gth_channel.gthe2_channel_i_i_10__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => p_1_in8_in,
      I1 => p_0_in7_in,
      O => GT_RXPMARESET09_out
    );
\gth_channel.gthe2_channel_i_i_9__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => p_1_in,
      I1 => p_0_in,
      O => GT_RXPMARESET0
    );
\gth_channel.gthe2_channel_i_i_9__0__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => p_1_in42_in,
      I1 => p_0_in41_in,
      O => GT_RXPMARESET043_out
    );
\gth_channel.gthe2_channel_i_i_9__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => p_1_in20_in,
      I1 => p_0_in19_in,
      O => GT_RXPMARESET021_out
    );
\gth_common.gthe2_common_i_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEAAAAAAAAAAAAAA"
    )
    port map (
      I0 => qrst_qpllreset,
      I1 => n_457_pipe_wrapper_i,
      I2 => n_458_pipe_wrapper_i,
      I3 => n_625_pipe_wrapper_i,
      I4 => n_626_pipe_wrapper_i,
      I5 => n_459_pipe_wrapper_i,
      O => qpllreset
    );
mmcm_i_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => pipe_mmcm_rst_n,
      O => n_0_mmcm_i_i_1
    );
\pclk_i1_bufgctrl.pclk_i1_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => n_3_pipe_wrapper_i,
      O => \n_0_pclk_i1_bufgctrl.pclk_i1_i_1\
    );
\pclk_sel_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAA880000000"
    )
    port map (
      I0 => pipe_mmcm_rst_n,
      I1 => \pipe_clock_int.pipe_clock_i/p_0_in\(1),
      I2 => \pipe_clock_int.pipe_clock_i/p_0_in\(0),
      I3 => \pipe_clock_int.pipe_clock_i/p_0_in\(2),
      I4 => \pipe_clock_int.pipe_clock_i/p_0_in\(3),
      I5 => n_3_pipe_wrapper_i,
      O => \n_0_pclk_sel_i_1__3\
    );
pipe_rate_idle_INST_0: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => rate_idle(1),
      I1 => rate_idle(0),
      I2 => rate_idle(2),
      I3 => rate_idle(3),
      O => pipe_rate_idle
    );
pipe_wrapper_i: entity work.pcie3_7x_0_pcie3_7x_0_pipe_wrapper
    port map (
      CLK => INT_OOBCLK_OUT,
      D(3 downto 0) => pipe_cpll_lock(3 downto 0),
      GT_RXPMARESET0 => GT_RXPMARESET0,
      GT_RXPMARESET021_out => GT_RXPMARESET021_out,
      GT_RXPMARESET043_out => GT_RXPMARESET043_out,
      GT_RXPMARESET09_out => GT_RXPMARESET09_out,
      I1 => \n_0_pclk_i1_bufgctrl.pclk_i1_i_1\,
      I2 => \n_0_pclk_sel_i_1__3\,
      INT_USERCLK2_OUT => \^int_userclk2_out\,
      O1 => n_3_pipe_wrapper_i,
      O10(5 downto 0) => PIPE_SYNC_FSM_TX(17 downto 12),
      O11(6 downto 1) => PIPE_DRP_FSM(17 downto 12),
      O11(0) => PIPE_JTAG_RDY(2),
      O12(5 downto 0) => PIPE_SYNC_FSM_TX(23 downto 18),
      O13(6 downto 1) => PIPE_DRP_FSM(23 downto 18),
      O13(0) => PIPE_JTAG_RDY(3),
      O14 => n_499_pipe_wrapper_i,
      O15(3 downto 0) => pipe_pclk_sel_out(3 downto 0),
      O16(4 downto 0) => O1(4 downto 0),
      O17(4 downto 0) => O3(4 downto 0),
      O18(4 downto 0) => O5(4 downto 0),
      O19(0) => p_1_in,
      O2 => ext_ch_gt_drpclk,
      O20(0) => p_1_in42_in,
      O21(0) => p_1_in20_in,
      O22 => O2,
      O23(0) => p_1_in8_in,
      O24 => O4,
      O25(15 downto 0) => PIPE_TXEQ_COEFF(15 downto 0),
      O26 => n_625_pipe_wrapper_i,
      O27 => n_626_pipe_wrapper_i,
      O28(15 downto 0) => PIPE_TXEQ_COEFF(31 downto 16),
      O29(15 downto 0) => PIPE_TXEQ_COEFF(47 downto 32),
      O3(1 downto 0) => \out\(1 downto 0),
      O30(15 downto 0) => PIPE_TXEQ_COEFF(63 downto 48),
      O4(5 downto 0) => PIPE_SYNC_FSM_TX(5 downto 0),
      O5(6 downto 1) => PIPE_DRP_FSM(5 downto 0),
      O5(0) => PIPE_JTAG_RDY(0),
      O6(1) => n_457_pipe_wrapper_i,
      O6(0) => n_458_pipe_wrapper_i,
      O7 => n_459_pipe_wrapper_i,
      O8(5 downto 0) => PIPE_SYNC_FSM_TX(11 downto 6),
      O9(6 downto 1) => PIPE_DRP_FSM(11 downto 6),
      O9(0) => PIPE_JTAG_RDY(1),
      PIPERX0EQLPNEWTXCOEFFORPRESET(17 downto 0) => PIPERX0EQLPNEWTXCOEFFORPRESET(17 downto 0),
      PIPERX1EQLPNEWTXCOEFFORPRESET(17 downto 0) => PIPERX1EQLPNEWTXCOEFFORPRESET(17 downto 0),
      PIPERX2EQLPNEWTXCOEFFORPRESET(17 downto 0) => PIPERX2EQLPNEWTXCOEFFORPRESET(17 downto 0),
      PIPERX3EQLPNEWTXCOEFFORPRESET(17 downto 0) => PIPERX3EQLPNEWTXCOEFFORPRESET(17 downto 0),
      PIPETXMARGIN(2 downto 0) => PIPETXMARGIN(2 downto 0),
      PIPETXRATE(1 downto 0) => PIPETXRATE(1 downto 0),
      PIPE_GEN3_RDY(3 downto 0) => PIPE_GEN3_RDY(3 downto 0),
      PIPE_POWERDOWN(7 downto 0) => PIPE_POWERDOWN(7 downto 0),
      PIPE_RXDATA(127 downto 0) => PIPE_RXDATA(127 downto 0),
      PIPE_RXDATAK(7 downto 0) => PIPE_RXDATAK(7 downto 0),
      PIPE_RXELECIDLE(3 downto 0) => PIPE_RXELECIDLE(3 downto 0),
      PIPE_RXEQ_CONTROL(7 downto 0) => PIPE_RXEQ_CONTROL(7 downto 0),
      PIPE_RXEQ_DONE(3 downto 0) => PIPE_RXEQ_DONE(3 downto 0),
      PIPE_RXEQ_LFFS(23 downto 0) => PIPE_RXEQ_LFFS(23 downto 0),
      PIPE_RXEQ_PRESET(11 downto 0) => PIPE_RXEQ_PRESET(11 downto 0),
      PIPE_RXEQ_TXPRESET(15 downto 0) => PIPE_RXEQ_TXPRESET(15 downto 0),
      PIPE_RXPHALIGNDONE(2 downto 0) => PIPE_RXPHALIGNDONE(3 downto 1),
      PIPE_RXPOLARITY(3 downto 0) => PIPE_RXPOLARITY(3 downto 0),
      PIPE_RXSLIDE(3 downto 0) => PIPE_RXSLIDE(3 downto 0),
      PIPE_TXCOMPLIANCE(3 downto 0) => PIPE_TXCOMPLIANCE(3 downto 0),
      PIPE_TXDATA(127 downto 0) => PIPE_TXDATA(127 downto 0),
      PIPE_TXDATAK(7 downto 0) => PIPE_TXDATAK(7 downto 0),
      PIPE_TXDEEMPH(0) => PIPE_TXDEEMPH(0),
      PIPE_TXELECIDLE(3 downto 0) => PIPE_TXELECIDLE(3 downto 0),
      PIPE_TXEQ_CONTROL(7 downto 0) => PIPE_TXEQ_CONTROL(7 downto 0),
      PIPE_TXEQ_DEEMPH(23 downto 0) => PIPE_TXEQ_DEEMPH(23 downto 0),
      PIPE_TXEQ_DONE(3 downto 0) => PIPE_TXEQ_DONE(3 downto 0),
      PIPE_TXEQ_PRESET(15 downto 0) => PIPE_TXEQ_PRESET(15 downto 0),
      Q(11 downto 0) => PIPE_QRST_FSM(11 downto 0),
      QPLL_QPLLLOCK => int_qplllock_out(0),
      QPLL_QPLLOUTCLK => int_qplloutclk_out(0),
      QPLL_QPLLOUTREFCLK => int_qplloutrefclk_out(0),
      QPLL_QPLLRESET => qpllreset,
      RATE_FSM(4 downto 0) => out0(4 downto 0),
      RATE_MMCM_LOCK => INT_MMCM_LOCK_OUT,
      SR(0) => n_0_mmcm_i_i_1,
      SYNC_RXDLYSRESETDONE => n_0_rxdlysresetdone_reg1_i_1,
      SYNC_RXPHALIGNDONE_M => PIPE_RXPHALIGNDONE(0),
      SYNC_TXDLYSRESETDONE => n_0_txdlysresetdone_reg1_i_1,
      USER_RXEQ_ADAPT_DONE => USER_RXEQ_ADAPT_DONE,
      ext_ch_gt_drpaddr(35 downto 0) => ext_ch_gt_drpaddr(35 downto 0),
      ext_ch_gt_drpdi(63 downto 0) => ext_ch_gt_drpdi(63 downto 0),
      ext_ch_gt_drpdo(63 downto 0) => ext_ch_gt_drpdo(63 downto 0),
      ext_ch_gt_drpen(3 downto 0) => ext_ch_gt_drpen(3 downto 0),
      ext_ch_gt_drprdy(3 downto 0) => ext_ch_gt_drprdy(3 downto 0),
      ext_ch_gt_drpwe(3 downto 0) => ext_ch_gt_drpwe(3 downto 0),
      int_pclk_sel_slave(3 downto 0) => int_pclk_sel_slave(3 downto 0),
      int_userclk1_out => int_userclk1_out,
      \out\(3 downto 0) => \pipe_clock_int.pipe_clock_i/p_0_in\(3 downto 0),
      p_0_in => p_0_in,
      p_0_in19_in => p_0_in19_in,
      p_0_in41_in => p_0_in41_in,
      p_0_in7_in => p_0_in7_in,
      pci_exp_rxn(3 downto 0) => pci_exp_rxn(3 downto 0),
      pci_exp_rxp(3 downto 0) => pci_exp_rxp(3 downto 0),
      pci_exp_txn(3 downto 0) => pci_exp_txn(3 downto 0),
      pci_exp_txp(3 downto 0) => pci_exp_txp(3 downto 0),
      pipe_dmonitorout(59 downto 0) => pipe_dmonitorout(59 downto 0),
      pipe_eyescandataerror(3 downto 0) => pipe_eyescandataerror(3 downto 0),
      pipe_loopback(2 downto 0) => pipe_loopback(2 downto 0),
      pipe_qrst_idle => pipe_qrst_idle,
      pipe_rst_fsm(3 downto 0) => pipe_rst_fsm(3 downto 0),
      pipe_rx0_eq_adapt_done => pipe_rx0_eq_adapt_done,
      pipe_rx0_eq_lffs_sel => pipe_rx0_eq_lffs_sel,
      pipe_rx0_phy_status => pipe_rx0_phy_status,
      pipe_rx0_valid => pipe_rx0_valid,
      pipe_rx1_eq_lffs_sel => pipe_rx1_eq_lffs_sel,
      pipe_rx1_phy_status => pipe_rx1_phy_status,
      pipe_rx1_valid => pipe_rx1_valid,
      pipe_rx2_eq_lffs_sel => pipe_rx2_eq_lffs_sel,
      pipe_rx2_phy_status => pipe_rx2_phy_status,
      pipe_rx2_valid => pipe_rx2_valid,
      pipe_rx3_eq_lffs_sel => pipe_rx3_eq_lffs_sel,
      pipe_rx3_phy_status => pipe_rx3_phy_status,
      pipe_rx3_valid => pipe_rx3_valid,
      pipe_rxbufstatus(11 downto 0) => pipe_rxbufstatus(11 downto 0),
      pipe_rxcommadet(3 downto 0) => pipe_rxcommadet(3 downto 0),
      pipe_rxdisperr(31 downto 0) => pipe_rxdisperr(31 downto 0),
      pipe_rxdlysresetdone(3 downto 0) => \^pipe_rxdlysresetdone\(3 downto 0),
      pipe_rxnotintable(31 downto 0) => pipe_rxnotintable(31 downto 0),
      pipe_rxoutclk_out(3 downto 0) => pipe_rxoutclk_out(3 downto 0),
      pipe_rxpmaresetdone(3 downto 0) => pipe_rxpmaresetdone(3 downto 0),
      pipe_rxprbscntreset => pipe_rxprbscntreset,
      pipe_rxprbserr(3 downto 0) => pipe_rxprbserr(3 downto 0),
      pipe_rxprbssel(2 downto 0) => pipe_rxprbssel(2 downto 0),
      pipe_rxstatus(11 downto 0) => pipe_rxstatus(11 downto 0),
      pipe_rxsyncdone(3 downto 0) => pipe_rxsyncdone(3 downto 0),
      pipe_sync_fsm_rx(27 downto 0) => pipe_sync_fsm_rx(27 downto 0),
      pipe_tx_rcvr_det => pipe_tx_rcvr_det,
      pipe_tx_swing => pipe_tx_swing,
      pipe_txdlysresetdone(3 downto 0) => \^pipe_txdlysresetdone\(3 downto 0),
      pipe_txoutclk_out => pipe_txoutclk_out,
      pipe_txphaligndone(3 downto 0) => pipe_txphaligndone(3 downto 0),
      pipe_txphinitdone(3 downto 0) => pipe_txphinitdone(3 downto 0),
      pipe_txprbsforceerr => pipe_txprbsforceerr,
      pipe_txprbssel(2 downto 0) => pipe_txprbssel(2 downto 0),
      qrst_qpllreset => qrst_qpllreset,
      rate_idle(3 downto 0) => rate_idle(3 downto 0),
      sys_clk => sys_clk,
      sys_reset => sys_reset
    );
\reg_phy_rdy_reg[0]\: unisim.vcomponents.FDPE
    port map (
      C => \^int_userclk2_out\,
      CE => '1',
      D => '0',
      PRE => n_499_pipe_wrapper_i,
      Q => \n_0_reg_phy_rdy_reg[0]\
    );
\reg_phy_rdy_reg[1]\: unisim.vcomponents.FDPE
    port map (
      C => \^int_userclk2_out\,
      CE => '1',
      D => \n_0_reg_phy_rdy_reg[0]\,
      PRE => n_499_pipe_wrapper_i,
      Q => Q(0)
    );
rxdlysresetdone_reg1_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => \^pipe_rxdlysresetdone\(1),
      I1 => \^pipe_rxdlysresetdone\(0),
      I2 => \^pipe_rxdlysresetdone\(2),
      I3 => \^pipe_rxdlysresetdone\(3),
      O => n_0_rxdlysresetdone_reg1_i_1
    );
txdlysresetdone_reg1_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => \^pipe_txdlysresetdone\(1),
      I1 => \^pipe_txdlysresetdone\(0),
      I2 => \^pipe_txdlysresetdone\(2),
      I3 => \^pipe_txdlysresetdone\(3),
      O => n_0_txdlysresetdone_reg1_i_1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_7x_0_pcie3_7x_0_pcie_7vx is
  port (
    cfg_err_cor_out : out STD_LOGIC;
    cfg_err_fatal_out : out STD_LOGIC;
    cfg_err_nonfatal_out : out STD_LOGIC;
    cfg_ext_read_received : out STD_LOGIC;
    cfg_ext_write_received : out STD_LOGIC;
    cfg_hot_reset_out : out STD_LOGIC;
    cfg_input_update_done : out STD_LOGIC;
    cfg_interrupt_msi_fail : out STD_LOGIC;
    cfg_interrupt_msi_mask_update : out STD_LOGIC;
    cfg_interrupt_msi_sent : out STD_LOGIC;
    cfg_interrupt_msix_fail : out STD_LOGIC;
    cfg_interrupt_msix_sent : out STD_LOGIC;
    cfg_interrupt_sent : out STD_LOGIC;
    cfg_ltr_enable : out STD_LOGIC;
    cfg_mc_update_done : out STD_LOGIC;
    cfg_mgmt_read_write_done : out STD_LOGIC;
    cfg_msg_received : out STD_LOGIC;
    cfg_msg_transmit_done : out STD_LOGIC;
    cfg_per_function_update_done : out STD_LOGIC;
    cfg_phy_link_down : out STD_LOGIC;
    cfg_pl_status_change : out STD_LOGIC;
    cfg_power_state_change_interrupt : out STD_LOGIC;
    D : out STD_LOGIC;
    cfg_tph_stt_write_enable : out STD_LOGIC;
    pcie_drp_rdy : out STD_LOGIC;
    m_axis_cq_tlast : out STD_LOGIC;
    m_axis_cq_tvalid : out STD_LOGIC;
    m_axis_rc_tlast : out STD_LOGIC;
    m_axis_rc_tvalid : out STD_LOGIC;
    pcie_rq_seq_num_vld : out STD_LOGIC;
    pcie_rq_tag_vld : out STD_LOGIC;
    PIPE_RXPOLARITY : out STD_LOGIC_VECTOR ( 3 downto 0 );
    PIPE_TXCOMPLIANCE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    PIPE_TXELECIDLE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    PIPE_TXDEEMPH : out STD_LOGIC_VECTOR ( 0 to 0 );
    pipe_tx_rcvr_det : out STD_LOGIC;
    pipe_tx_swing : out STD_LOGIC;
    cfg_fc_cpld : out STD_LOGIC_VECTOR ( 11 downto 0 );
    cfg_fc_npd : out STD_LOGIC_VECTOR ( 11 downto 0 );
    cfg_fc_pd : out STD_LOGIC_VECTOR ( 11 downto 0 );
    cfg_vf_status : out STD_LOGIC_VECTOR ( 11 downto 0 );
    cfg_per_func_status_data : out STD_LOGIC_VECTOR ( 15 downto 0 );
    pcie_drp_do : out STD_LOGIC_VECTOR ( 15 downto 0 );
    cfg_vf_power_state : out STD_LOGIC_VECTOR ( 17 downto 0 );
    cfg_vf_tph_st_mode : out STD_LOGIC_VECTOR ( 17 downto 0 );
    cfg_dpa_substate_change : out STD_LOGIC_VECTOR ( 1 downto 0 );
    cfg_flr_in_process : out STD_LOGIC_VECTOR ( 1 downto 0 );
    cfg_interrupt_msi_enable : out STD_LOGIC_VECTOR ( 1 downto 0 );
    cfg_interrupt_msix_enable : out STD_LOGIC_VECTOR ( 1 downto 0 );
    cfg_interrupt_msix_mask : out STD_LOGIC_VECTOR ( 1 downto 0 );
    cfg_link_power_state : out STD_LOGIC_VECTOR ( 1 downto 0 );
    cfg_obff_enable : out STD_LOGIC_VECTOR ( 1 downto 0 );
    cfg_phy_link_status : out STD_LOGIC_VECTOR ( 1 downto 0 );
    cfg_rcb_status : out STD_LOGIC_VECTOR ( 1 downto 0 );
    cfg_tph_requester_enable : out STD_LOGIC_VECTOR ( 1 downto 0 );
    pcie_tfc_npd_av : out STD_LOGIC_VECTOR ( 1 downto 0 );
    pcie_tfc_nph_av : out STD_LOGIC_VECTOR ( 1 downto 0 );
    PIPERX0EQCONTROL : out STD_LOGIC_VECTOR ( 1 downto 0 );
    PIPERX1EQCONTROL : out STD_LOGIC_VECTOR ( 1 downto 0 );
    PIPERX2EQCONTROL : out STD_LOGIC_VECTOR ( 1 downto 0 );
    PIPERX3EQCONTROL : out STD_LOGIC_VECTOR ( 1 downto 0 );
    PIPE_TXDATAK : out STD_LOGIC_VECTOR ( 7 downto 0 );
    PIPE_TXEQ_CONTROL : out STD_LOGIC_VECTOR ( 7 downto 0 );
    PIPE_POWERDOWN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    PIPETXRATE : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axis_cq_tdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    m_axis_rc_tdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    cfg_current_speed : out STD_LOGIC_VECTOR ( 2 downto 0 );
    cfg_max_payload : out STD_LOGIC_VECTOR ( 2 downto 0 );
    cfg_max_read_req : out STD_LOGIC_VECTOR ( 2 downto 0 );
    ADDRARDADDR : out STD_LOGIC_VECTOR ( 7 downto 0 );
    PIPE_RXEQ_PRESET : out STD_LOGIC_VECTOR ( 11 downto 0 );
    PIPETXMARGIN : out STD_LOGIC_VECTOR ( 2 downto 0 );
    cfg_ext_write_data : out STD_LOGIC_VECTOR ( 31 downto 0 );
    cfg_interrupt_msi_data : out STD_LOGIC_VECTOR ( 31 downto 0 );
    cfg_mgmt_read_data : out STD_LOGIC_VECTOR ( 31 downto 0 );
    CFGTPHSTTWRITEDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    PIPE_TXDATA : out STD_LOGIC_VECTOR ( 127 downto 0 );
    cfg_ext_write_byte_enable : out STD_LOGIC_VECTOR ( 3 downto 0 );
    cfg_negotiated_width : out STD_LOGIC_VECTOR ( 3 downto 0 );
    CFGTPHSTTWRITEBYTEVALID : out STD_LOGIC_VECTOR ( 3 downto 0 );
    pcie_rq_seq_num : out STD_LOGIC_VECTOR ( 3 downto 0 );
    PIPE_RXEQ_TXPRESET : out STD_LOGIC_VECTOR ( 15 downto 0 );
    PIPE_TXEQ_PRESET : out STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axis_cc_tready : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axis_rq_tready : out STD_LOGIC_VECTOR ( 3 downto 0 );
    cfg_msg_received_type : out STD_LOGIC_VECTOR ( 4 downto 0 );
    cfg_function_power_state : out STD_LOGIC_VECTOR ( 5 downto 0 );
    cfg_interrupt_msi_mmenable : out STD_LOGIC_VECTOR ( 5 downto 0 );
    cfg_interrupt_msi_vf_enable : out STD_LOGIC_VECTOR ( 5 downto 0 );
    cfg_interrupt_msix_vf_enable : out STD_LOGIC_VECTOR ( 5 downto 0 );
    cfg_interrupt_msix_vf_mask : out STD_LOGIC_VECTOR ( 5 downto 0 );
    cfg_ltssm_state : out STD_LOGIC_VECTOR ( 5 downto 0 );
    cfg_tph_st_mode : out STD_LOGIC_VECTOR ( 5 downto 0 );
    cfg_vf_flr_in_process : out STD_LOGIC_VECTOR ( 5 downto 0 );
    cfg_vf_tph_requester_enable : out STD_LOGIC_VECTOR ( 5 downto 0 );
    pcie_cq_np_req_count : out STD_LOGIC_VECTOR ( 5 downto 0 );
    pcie_rq_tag : out STD_LOGIC_VECTOR ( 5 downto 0 );
    PIPE_RXEQ_LFFS : out STD_LOGIC_VECTOR ( 23 downto 0 );
    PIPE_TXEQ_DEEMPH : out STD_LOGIC_VECTOR ( 23 downto 0 );
    m_axis_rc_tuser : out STD_LOGIC_VECTOR ( 74 downto 0 );
    cfg_ext_function_number : out STD_LOGIC_VECTOR ( 7 downto 0 );
    cfg_fc_cplh : out STD_LOGIC_VECTOR ( 7 downto 0 );
    cfg_fc_nph : out STD_LOGIC_VECTOR ( 7 downto 0 );
    cfg_fc_ph : out STD_LOGIC_VECTOR ( 7 downto 0 );
    cfg_function_status : out STD_LOGIC_VECTOR ( 7 downto 0 );
    cfg_msg_received_data : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axis_cq_tkeep : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_rc_tkeep : out STD_LOGIC_VECTOR ( 3 downto 0 );
    PIPE_RXSLIDE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_cq_tuser : out STD_LOGIC_VECTOR ( 84 downto 0 );
    cfg_ext_register_number : out STD_LOGIC_VECTOR ( 9 downto 0 );
    user_lnk_up : out STD_LOGIC;
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    cfg_config_space_enable : in STD_LOGIC;
    cfg_err_cor_in : in STD_LOGIC;
    cfg_err_uncor_in : in STD_LOGIC;
    cfg_ext_read_data_valid : in STD_LOGIC;
    cfg_hot_reset_in : in STD_LOGIC;
    cfg_input_update_request : in STD_LOGIC;
    cfg_interrupt_msi_tph_present : in STD_LOGIC;
    cfg_interrupt_msix_int : in STD_LOGIC;
    cfg_link_training_enable : in STD_LOGIC;
    out6 : in STD_LOGIC;
    cfg_mgmt_read : in STD_LOGIC;
    cfg_mgmt_type1_cfg_reg_access : in STD_LOGIC;
    cfg_mgmt_write : in STD_LOGIC;
    cfg_msg_transmit : in STD_LOGIC;
    cfg_per_function_output_request : in STD_LOGIC;
    cfg_power_state_change_ack : in STD_LOGIC;
    cfg_req_pm_transition_l23_ready : in STD_LOGIC;
    cfg_tph_stt_read_data_valid : in STD_LOGIC;
    int_userclk1_out : in STD_LOGIC;
    pcie_drp_clk : in STD_LOGIC;
    pcie_drp_en : in STD_LOGIC;
    pcie_drp_we : in STD_LOGIC;
    mgmt_reset_n : in STD_LOGIC;
    mgmt_sticky_reset_n : in STD_LOGIC;
    pcie_cq_np_req : in STD_LOGIC;
    int_oobclk_out : in STD_LOGIC;
    pipe_reset_n : in STD_LOGIC;
    PIPE_RXELECIDLE : in STD_LOGIC_VECTOR ( 3 downto 0 );
    PIPE_RXEQ_DONE : in STD_LOGIC_VECTOR ( 3 downto 0 );
    pipe_rx0_eq_adapt_done : in STD_LOGIC;
    pipe_rx0_eq_lffs_sel : in STD_LOGIC;
    pipe_rx0_phy_status : in STD_LOGIC;
    pipe_rx0_valid : in STD_LOGIC;
    pipe_rx1_eq_adapt_done : in STD_LOGIC;
    pipe_rx1_eq_lffs_sel : in STD_LOGIC;
    pipe_rx1_phy_status : in STD_LOGIC;
    pipe_rx1_valid : in STD_LOGIC;
    pipe_rx2_eq_adapt_done : in STD_LOGIC;
    pipe_rx2_eq_lffs_sel : in STD_LOGIC;
    pipe_rx2_phy_status : in STD_LOGIC;
    pipe_rx2_valid : in STD_LOGIC;
    pipe_rx3_eq_adapt_done : in STD_LOGIC;
    pipe_rx3_eq_lffs_sel : in STD_LOGIC;
    pipe_rx3_phy_status : in STD_LOGIC;
    pipe_rx3_valid : in STD_LOGIC;
    PIPE_TXEQ_DONE : in STD_LOGIC_VECTOR ( 3 downto 0 );
    reset_n : in STD_LOGIC;
    s_axis_cc_tlast : in STD_LOGIC;
    s_axis_cc_tvalid : in STD_LOGIC;
    s_axis_rq_tlast : in STD_LOGIC;
    s_axis_rq_tvalid : in STD_LOGIC;
    CLK : in STD_LOGIC;
    pcie_drp_addr : in STD_LOGIC_VECTOR ( 10 downto 0 );
    cfg_subsys_vend_id : in STD_LOGIC_VECTOR ( 15 downto 0 );
    pcie_drp_di : in STD_LOGIC_VECTOR ( 15 downto 0 );
    PIPERX0EQLPNEWTXCOEFFORPRESET : in STD_LOGIC_VECTOR ( 17 downto 0 );
    PIPERX1EQLPNEWTXCOEFFORPRESET : in STD_LOGIC_VECTOR ( 17 downto 0 );
    PIPERX2EQLPNEWTXCOEFFORPRESET : in STD_LOGIC_VECTOR ( 17 downto 0 );
    PIPERX3EQLPNEWTXCOEFFORPRESET : in STD_LOGIC_VECTOR ( 17 downto 0 );
    PIPE_TXEQ_COEFF : in STD_LOGIC_VECTOR ( 63 downto 0 );
    cfg_mgmt_addr : in STD_LOGIC_VECTOR ( 18 downto 0 );
    cfg_flr_done : in STD_LOGIC_VECTOR ( 1 downto 0 );
    cfg_interrupt_msi_tph_type : in STD_LOGIC_VECTOR ( 1 downto 0 );
    cfg_interrupt_pending : in STD_LOGIC_VECTOR ( 1 downto 0 );
    PIPE_RXDATAK : in STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axis_cq_tready : in STD_LOGIC_VECTOR ( 21 downto 0 );
    m_axis_rc_tready : in STD_LOGIC_VECTOR ( 21 downto 0 );
    s_axis_cc_tdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    s_axis_rq_tdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    cfg_ds_function_number : in STD_LOGIC_VECTOR ( 2 downto 0 );
    cfg_fc_sel : in STD_LOGIC_VECTOR ( 2 downto 0 );
    cfg_interrupt_msi_attr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    cfg_interrupt_msi_function_number : in STD_LOGIC_VECTOR ( 2 downto 0 );
    cfg_msg_transmit_type : in STD_LOGIC_VECTOR ( 2 downto 0 );
    cfg_per_func_status_control : in STD_LOGIC_VECTOR ( 2 downto 0 );
    cfg_per_function_number : in STD_LOGIC_VECTOR ( 2 downto 0 );
    pipe_rxstatus : in STD_LOGIC_VECTOR ( 11 downto 0 );
    cfg_ext_read_data : in STD_LOGIC_VECTOR ( 31 downto 0 );
    cfg_interrupt_msi_int : in STD_LOGIC_VECTOR ( 31 downto 0 );
    cfg_interrupt_msix_data : in STD_LOGIC_VECTOR ( 31 downto 0 );
    cfg_mgmt_write_data : in STD_LOGIC_VECTOR ( 31 downto 0 );
    cfg_msg_transmit_data : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DOADO : in STD_LOGIC_VECTOR ( 31 downto 0 );
    PIPERX0DATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    PIPERX1DATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    PIPERX2DATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    PIPERX3DATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    PIPERX6DATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axis_cc_tuser : in STD_LOGIC_VECTOR ( 32 downto 0 );
    cfg_interrupt_int : in STD_LOGIC_VECTOR ( 3 downto 0 );
    cfg_interrupt_msi_select : in STD_LOGIC_VECTOR ( 3 downto 0 );
    cfg_mgmt_byte_enable : in STD_LOGIC_VECTOR ( 3 downto 0 );
    cfg_ds_device_number : in STD_LOGIC_VECTOR ( 4 downto 0 );
    s_axis_rq_tuser : in STD_LOGIC_VECTOR ( 59 downto 0 );
    cfg_vf_flr_done : in STD_LOGIC_VECTOR ( 5 downto 0 );
    cfg_dsn : in STD_LOGIC_VECTOR ( 63 downto 0 );
    cfg_interrupt_msi_pending_status : in STD_LOGIC_VECTOR ( 63 downto 0 );
    cfg_interrupt_msix_address : in STD_LOGIC_VECTOR ( 63 downto 0 );
    cfg_ds_bus_number : in STD_LOGIC_VECTOR ( 7 downto 0 );
    cfg_ds_port_number : in STD_LOGIC_VECTOR ( 7 downto 0 );
    PIPE_GEN3_RDY : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axis_cc_tkeep : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axis_rq_tkeep : in STD_LOGIC_VECTOR ( 3 downto 0 );
    cfg_interrupt_msi_tph_st_tag : in STD_LOGIC_VECTOR ( 8 downto 0 );
    user_reset_int : in STD_LOGIC;
    sys_reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_7x_0_pcie3_7x_0_pcie_7vx : entity is "pcie3_7x_0_pcie_7vx";
end pcie3_7x_0_pcie3_7x_0_pcie_7vx;

architecture STRUCTURE of pcie3_7x_0_pcie3_7x_0_pcie_7vx is
  signal MICOMPLETIONRAMREADADDRESSAL : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal MICOMPLETIONRAMREADADDRESSAU : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal MICOMPLETIONRAMREADADDRESSBL : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal MICOMPLETIONRAMREADADDRESSBU : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal MICOMPLETIONRAMREADENABLEL : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal MICOMPLETIONRAMREADENABLEU : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal MICOMPLETIONRAMWRITEADDRESSAL : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal MICOMPLETIONRAMWRITEADDRESSAU : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal MICOMPLETIONRAMWRITEADDRESSBL : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal MICOMPLETIONRAMWRITEADDRESSBU : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal MICOMPLETIONRAMWRITEDATAL : STD_LOGIC_VECTOR ( 71 downto 0 );
  signal MICOMPLETIONRAMWRITEDATAU : STD_LOGIC_VECTOR ( 71 downto 0 );
  signal MICOMPLETIONRAMWRITEENABLEL : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal MICOMPLETIONRAMWRITEENABLEU : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal MIREPLAYRAMADDRESS : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal MIREPLAYRAMWRITEDATA : STD_LOGIC_VECTOR ( 143 downto 0 );
  signal MIREPLAYRAMWRITEENABLE : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal MIREQUESTRAMREADADDRESSA : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal MIREQUESTRAMREADADDRESSB : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal MIREQUESTRAMREADENABLE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal MIREQUESTRAMWRITEADDRESSA : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal MIREQUESTRAMWRITEADDRESSB : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal MIREQUESTRAMWRITEDATA : STD_LOGIC_VECTOR ( 143 downto 0 );
  signal MIREQUESTRAMWRITEENABLE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^cfg_hot_reset_out\ : STD_LOGIC;
  signal \^cfg_phy_link_down\ : STD_LOGIC;
  signal \^cfg_phy_link_status\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal mim_cpl_rdata : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal mim_cpl_rdop : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal mim_rep_rdata : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal mim_rep_rdop : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal mim_req_rdata : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal mim_req_rdop : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal n_10_PCIE_3_0_i : STD_LOGIC;
  signal n_17_PCIE_3_0_i : STD_LOGIC;
  signal n_2101_PCIE_3_0_i : STD_LOGIC;
  signal n_2102_PCIE_3_0_i : STD_LOGIC;
  signal n_2103_PCIE_3_0_i : STD_LOGIC;
  signal n_2104_PCIE_3_0_i : STD_LOGIC;
  signal n_2109_PCIE_3_0_i : STD_LOGIC;
  signal n_2110_PCIE_3_0_i : STD_LOGIC;
  signal n_2111_PCIE_3_0_i : STD_LOGIC;
  signal n_2112_PCIE_3_0_i : STD_LOGIC;
  signal n_433_PCIE_3_0_i : STD_LOGIC;
  signal n_434_PCIE_3_0_i : STD_LOGIC;
  signal n_435_PCIE_3_0_i : STD_LOGIC;
  signal n_436_PCIE_3_0_i : STD_LOGIC;
  signal n_437_PCIE_3_0_i : STD_LOGIC;
  signal n_438_PCIE_3_0_i : STD_LOGIC;
  signal n_439_PCIE_3_0_i : STD_LOGIC;
  signal n_440_PCIE_3_0_i : STD_LOGIC;
  signal n_441_PCIE_3_0_i : STD_LOGIC;
  signal n_442_PCIE_3_0_i : STD_LOGIC;
  signal n_443_PCIE_3_0_i : STD_LOGIC;
  signal n_444_PCIE_3_0_i : STD_LOGIC;
  signal n_445_PCIE_3_0_i : STD_LOGIC;
  signal n_446_PCIE_3_0_i : STD_LOGIC;
  signal n_447_PCIE_3_0_i : STD_LOGIC;
  signal n_448_PCIE_3_0_i : STD_LOGIC;
  signal n_45_PCIE_3_0_i : STD_LOGIC;
  signal n_47_PCIE_3_0_i : STD_LOGIC;
  signal n_49_PCIE_3_0_i : STD_LOGIC;
  signal n_51_PCIE_3_0_i : STD_LOGIC;
  signal n_53_PCIE_3_0_i : STD_LOGIC;
  signal n_553_PCIE_3_0_i : STD_LOGIC;
  signal n_554_PCIE_3_0_i : STD_LOGIC;
  signal n_55_PCIE_3_0_i : STD_LOGIC;
  signal n_561_PCIE_3_0_i : STD_LOGIC;
  signal n_562_PCIE_3_0_i : STD_LOGIC;
  signal n_569_PCIE_3_0_i : STD_LOGIC;
  signal n_570_PCIE_3_0_i : STD_LOGIC;
  signal n_577_PCIE_3_0_i : STD_LOGIC;
  signal n_578_PCIE_3_0_i : STD_LOGIC;
  signal n_57_PCIE_3_0_i : STD_LOGIC;
  signal n_59_PCIE_3_0_i : STD_LOGIC;
  signal n_613_PCIE_3_0_i : STD_LOGIC;
  signal n_614_PCIE_3_0_i : STD_LOGIC;
  signal n_615_PCIE_3_0_i : STD_LOGIC;
  signal n_616_PCIE_3_0_i : STD_LOGIC;
  signal n_617_PCIE_3_0_i : STD_LOGIC;
  signal n_618_PCIE_3_0_i : STD_LOGIC;
  signal n_619_PCIE_3_0_i : STD_LOGIC;
  signal n_620_PCIE_3_0_i : STD_LOGIC;
  signal n_621_PCIE_3_0_i : STD_LOGIC;
  signal n_622_PCIE_3_0_i : STD_LOGIC;
  signal n_623_PCIE_3_0_i : STD_LOGIC;
  signal n_624_PCIE_3_0_i : STD_LOGIC;
  signal n_625_PCIE_3_0_i : STD_LOGIC;
  signal n_626_PCIE_3_0_i : STD_LOGIC;
  signal n_627_PCIE_3_0_i : STD_LOGIC;
  signal n_628_PCIE_3_0_i : STD_LOGIC;
  signal n_629_PCIE_3_0_i : STD_LOGIC;
  signal n_630_PCIE_3_0_i : STD_LOGIC;
  signal n_631_PCIE_3_0_i : STD_LOGIC;
  signal n_632_PCIE_3_0_i : STD_LOGIC;
  signal n_633_PCIE_3_0_i : STD_LOGIC;
  signal n_634_PCIE_3_0_i : STD_LOGIC;
  signal n_635_PCIE_3_0_i : STD_LOGIC;
  signal n_636_PCIE_3_0_i : STD_LOGIC;
  signal n_637_PCIE_3_0_i : STD_LOGIC;
  signal n_638_PCIE_3_0_i : STD_LOGIC;
  signal n_639_PCIE_3_0_i : STD_LOGIC;
  signal n_640_PCIE_3_0_i : STD_LOGIC;
  signal n_641_PCIE_3_0_i : STD_LOGIC;
  signal n_642_PCIE_3_0_i : STD_LOGIC;
  signal n_643_PCIE_3_0_i : STD_LOGIC;
  signal n_644_PCIE_3_0_i : STD_LOGIC;
  signal n_645_PCIE_3_0_i : STD_LOGIC;
  signal n_646_PCIE_3_0_i : STD_LOGIC;
  signal n_647_PCIE_3_0_i : STD_LOGIC;
  signal n_648_PCIE_3_0_i : STD_LOGIC;
  signal n_649_PCIE_3_0_i : STD_LOGIC;
  signal n_650_PCIE_3_0_i : STD_LOGIC;
  signal n_651_PCIE_3_0_i : STD_LOGIC;
  signal n_652_PCIE_3_0_i : STD_LOGIC;
  signal n_653_PCIE_3_0_i : STD_LOGIC;
  signal n_654_PCIE_3_0_i : STD_LOGIC;
  signal n_655_PCIE_3_0_i : STD_LOGIC;
  signal n_656_PCIE_3_0_i : STD_LOGIC;
  signal n_657_PCIE_3_0_i : STD_LOGIC;
  signal n_658_PCIE_3_0_i : STD_LOGIC;
  signal n_659_PCIE_3_0_i : STD_LOGIC;
  signal n_660_PCIE_3_0_i : STD_LOGIC;
  signal n_661_PCIE_3_0_i : STD_LOGIC;
  signal n_662_PCIE_3_0_i : STD_LOGIC;
  signal n_663_PCIE_3_0_i : STD_LOGIC;
  signal n_664_PCIE_3_0_i : STD_LOGIC;
  signal n_665_PCIE_3_0_i : STD_LOGIC;
  signal n_666_PCIE_3_0_i : STD_LOGIC;
  signal n_667_PCIE_3_0_i : STD_LOGIC;
  signal n_668_PCIE_3_0_i : STD_LOGIC;
  signal n_669_PCIE_3_0_i : STD_LOGIC;
  signal n_670_PCIE_3_0_i : STD_LOGIC;
  signal n_671_PCIE_3_0_i : STD_LOGIC;
  signal n_672_PCIE_3_0_i : STD_LOGIC;
  signal n_673_PCIE_3_0_i : STD_LOGIC;
  signal n_674_PCIE_3_0_i : STD_LOGIC;
  signal n_675_PCIE_3_0_i : STD_LOGIC;
  signal n_676_PCIE_3_0_i : STD_LOGIC;
  signal n_677_PCIE_3_0_i : STD_LOGIC;
  signal n_678_PCIE_3_0_i : STD_LOGIC;
  signal n_679_PCIE_3_0_i : STD_LOGIC;
  signal n_680_PCIE_3_0_i : STD_LOGIC;
  signal n_681_PCIE_3_0_i : STD_LOGIC;
  signal n_682_PCIE_3_0_i : STD_LOGIC;
  signal n_683_PCIE_3_0_i : STD_LOGIC;
  signal n_684_PCIE_3_0_i : STD_LOGIC;
  signal n_685_PCIE_3_0_i : STD_LOGIC;
  signal n_686_PCIE_3_0_i : STD_LOGIC;
  signal n_687_PCIE_3_0_i : STD_LOGIC;
  signal n_688_PCIE_3_0_i : STD_LOGIC;
  signal n_689_PCIE_3_0_i : STD_LOGIC;
  signal n_690_PCIE_3_0_i : STD_LOGIC;
  signal n_691_PCIE_3_0_i : STD_LOGIC;
  signal n_692_PCIE_3_0_i : STD_LOGIC;
  signal n_693_PCIE_3_0_i : STD_LOGIC;
  signal n_694_PCIE_3_0_i : STD_LOGIC;
  signal n_695_PCIE_3_0_i : STD_LOGIC;
  signal n_696_PCIE_3_0_i : STD_LOGIC;
  signal n_697_PCIE_3_0_i : STD_LOGIC;
  signal n_698_PCIE_3_0_i : STD_LOGIC;
  signal n_699_PCIE_3_0_i : STD_LOGIC;
  signal n_700_PCIE_3_0_i : STD_LOGIC;
  signal n_701_PCIE_3_0_i : STD_LOGIC;
  signal n_702_PCIE_3_0_i : STD_LOGIC;
  signal n_703_PCIE_3_0_i : STD_LOGIC;
  signal n_704_PCIE_3_0_i : STD_LOGIC;
  signal n_705_PCIE_3_0_i : STD_LOGIC;
  signal n_706_PCIE_3_0_i : STD_LOGIC;
  signal n_707_PCIE_3_0_i : STD_LOGIC;
  signal n_708_PCIE_3_0_i : STD_LOGIC;
  signal n_709_PCIE_3_0_i : STD_LOGIC;
  signal n_710_PCIE_3_0_i : STD_LOGIC;
  signal n_711_PCIE_3_0_i : STD_LOGIC;
  signal n_712_PCIE_3_0_i : STD_LOGIC;
  signal n_713_PCIE_3_0_i : STD_LOGIC;
  signal n_714_PCIE_3_0_i : STD_LOGIC;
  signal n_715_PCIE_3_0_i : STD_LOGIC;
  signal n_716_PCIE_3_0_i : STD_LOGIC;
  signal n_717_PCIE_3_0_i : STD_LOGIC;
  signal n_718_PCIE_3_0_i : STD_LOGIC;
  signal n_719_PCIE_3_0_i : STD_LOGIC;
  signal n_720_PCIE_3_0_i : STD_LOGIC;
  signal n_721_PCIE_3_0_i : STD_LOGIC;
  signal n_722_PCIE_3_0_i : STD_LOGIC;
  signal n_723_PCIE_3_0_i : STD_LOGIC;
  signal n_724_PCIE_3_0_i : STD_LOGIC;
  signal n_725_PCIE_3_0_i : STD_LOGIC;
  signal n_726_PCIE_3_0_i : STD_LOGIC;
  signal n_727_PCIE_3_0_i : STD_LOGIC;
  signal n_728_PCIE_3_0_i : STD_LOGIC;
  signal n_729_PCIE_3_0_i : STD_LOGIC;
  signal n_730_PCIE_3_0_i : STD_LOGIC;
  signal n_731_PCIE_3_0_i : STD_LOGIC;
  signal n_732_PCIE_3_0_i : STD_LOGIC;
  signal n_733_PCIE_3_0_i : STD_LOGIC;
  signal n_734_PCIE_3_0_i : STD_LOGIC;
  signal n_735_PCIE_3_0_i : STD_LOGIC;
  signal n_736_PCIE_3_0_i : STD_LOGIC;
  signal n_737_PCIE_3_0_i : STD_LOGIC;
  signal n_738_PCIE_3_0_i : STD_LOGIC;
  signal n_739_PCIE_3_0_i : STD_LOGIC;
  signal n_740_PCIE_3_0_i : STD_LOGIC;
  signal n_741_PCIE_3_0_i : STD_LOGIC;
  signal n_742_PCIE_3_0_i : STD_LOGIC;
  signal n_7_PCIE_3_0_i : STD_LOGIC;
  signal n_80_PCIE_3_0_i : STD_LOGIC;
  signal n_871_PCIE_3_0_i : STD_LOGIC;
  signal n_872_PCIE_3_0_i : STD_LOGIC;
  signal n_873_PCIE_3_0_i : STD_LOGIC;
  signal n_874_PCIE_3_0_i : STD_LOGIC;
  signal n_875_PCIE_3_0_i : STD_LOGIC;
  signal n_876_PCIE_3_0_i : STD_LOGIC;
  signal n_877_PCIE_3_0_i : STD_LOGIC;
  signal n_878_PCIE_3_0_i : STD_LOGIC;
  signal n_879_PCIE_3_0_i : STD_LOGIC;
  signal n_880_PCIE_3_0_i : STD_LOGIC;
  signal n_881_PCIE_3_0_i : STD_LOGIC;
  signal n_882_PCIE_3_0_i : STD_LOGIC;
  signal n_883_PCIE_3_0_i : STD_LOGIC;
  signal n_884_PCIE_3_0_i : STD_LOGIC;
  signal n_885_PCIE_3_0_i : STD_LOGIC;
  signal n_886_PCIE_3_0_i : STD_LOGIC;
  signal n_887_PCIE_3_0_i : STD_LOGIC;
  signal n_888_PCIE_3_0_i : STD_LOGIC;
  signal n_889_PCIE_3_0_i : STD_LOGIC;
  signal n_890_PCIE_3_0_i : STD_LOGIC;
  signal n_891_PCIE_3_0_i : STD_LOGIC;
  signal n_892_PCIE_3_0_i : STD_LOGIC;
  signal n_893_PCIE_3_0_i : STD_LOGIC;
  signal n_894_PCIE_3_0_i : STD_LOGIC;
  signal n_895_PCIE_3_0_i : STD_LOGIC;
  signal n_896_PCIE_3_0_i : STD_LOGIC;
  signal n_897_PCIE_3_0_i : STD_LOGIC;
  signal n_898_PCIE_3_0_i : STD_LOGIC;
  signal n_899_PCIE_3_0_i : STD_LOGIC;
  signal n_8_PCIE_3_0_i : STD_LOGIC;
  signal n_900_PCIE_3_0_i : STD_LOGIC;
  signal n_901_PCIE_3_0_i : STD_LOGIC;
  signal n_902_PCIE_3_0_i : STD_LOGIC;
  signal n_903_PCIE_3_0_i : STD_LOGIC;
  signal n_904_PCIE_3_0_i : STD_LOGIC;
  signal n_905_PCIE_3_0_i : STD_LOGIC;
  signal n_906_PCIE_3_0_i : STD_LOGIC;
  signal n_907_PCIE_3_0_i : STD_LOGIC;
  signal n_908_PCIE_3_0_i : STD_LOGIC;
  signal n_909_PCIE_3_0_i : STD_LOGIC;
  signal n_910_PCIE_3_0_i : STD_LOGIC;
  signal n_911_PCIE_3_0_i : STD_LOGIC;
  signal n_912_PCIE_3_0_i : STD_LOGIC;
  signal n_913_PCIE_3_0_i : STD_LOGIC;
  signal n_914_PCIE_3_0_i : STD_LOGIC;
  signal n_915_PCIE_3_0_i : STD_LOGIC;
  signal n_916_PCIE_3_0_i : STD_LOGIC;
  signal n_917_PCIE_3_0_i : STD_LOGIC;
  signal n_918_PCIE_3_0_i : STD_LOGIC;
  signal n_919_PCIE_3_0_i : STD_LOGIC;
  signal n_920_PCIE_3_0_i : STD_LOGIC;
  signal n_921_PCIE_3_0_i : STD_LOGIC;
  signal n_922_PCIE_3_0_i : STD_LOGIC;
  signal n_923_PCIE_3_0_i : STD_LOGIC;
  signal n_924_PCIE_3_0_i : STD_LOGIC;
  signal n_925_PCIE_3_0_i : STD_LOGIC;
  signal n_926_PCIE_3_0_i : STD_LOGIC;
  signal n_927_PCIE_3_0_i : STD_LOGIC;
  signal n_928_PCIE_3_0_i : STD_LOGIC;
  signal n_929_PCIE_3_0_i : STD_LOGIC;
  signal n_930_PCIE_3_0_i : STD_LOGIC;
  signal n_931_PCIE_3_0_i : STD_LOGIC;
  signal n_932_PCIE_3_0_i : STD_LOGIC;
  signal n_933_PCIE_3_0_i : STD_LOGIC;
  signal n_934_PCIE_3_0_i : STD_LOGIC;
  signal n_935_PCIE_3_0_i : STD_LOGIC;
  signal n_936_PCIE_3_0_i : STD_LOGIC;
  signal n_937_PCIE_3_0_i : STD_LOGIC;
  signal n_938_PCIE_3_0_i : STD_LOGIC;
  signal n_939_PCIE_3_0_i : STD_LOGIC;
  signal n_940_PCIE_3_0_i : STD_LOGIC;
  signal n_941_PCIE_3_0_i : STD_LOGIC;
  signal n_942_PCIE_3_0_i : STD_LOGIC;
  signal n_943_PCIE_3_0_i : STD_LOGIC;
  signal n_944_PCIE_3_0_i : STD_LOGIC;
  signal n_945_PCIE_3_0_i : STD_LOGIC;
  signal n_946_PCIE_3_0_i : STD_LOGIC;
  signal n_947_PCIE_3_0_i : STD_LOGIC;
  signal n_948_PCIE_3_0_i : STD_LOGIC;
  signal n_949_PCIE_3_0_i : STD_LOGIC;
  signal n_950_PCIE_3_0_i : STD_LOGIC;
  signal n_951_PCIE_3_0_i : STD_LOGIC;
  signal n_952_PCIE_3_0_i : STD_LOGIC;
  signal n_953_PCIE_3_0_i : STD_LOGIC;
  signal n_954_PCIE_3_0_i : STD_LOGIC;
  signal n_955_PCIE_3_0_i : STD_LOGIC;
  signal n_956_PCIE_3_0_i : STD_LOGIC;
  signal n_957_PCIE_3_0_i : STD_LOGIC;
  signal n_958_PCIE_3_0_i : STD_LOGIC;
  signal n_959_PCIE_3_0_i : STD_LOGIC;
  signal n_960_PCIE_3_0_i : STD_LOGIC;
  signal n_961_PCIE_3_0_i : STD_LOGIC;
  signal n_962_PCIE_3_0_i : STD_LOGIC;
  signal n_963_PCIE_3_0_i : STD_LOGIC;
  signal n_964_PCIE_3_0_i : STD_LOGIC;
  signal n_965_PCIE_3_0_i : STD_LOGIC;
  signal n_966_PCIE_3_0_i : STD_LOGIC;
  signal n_967_PCIE_3_0_i : STD_LOGIC;
  signal n_968_PCIE_3_0_i : STD_LOGIC;
  signal n_969_PCIE_3_0_i : STD_LOGIC;
  signal n_970_PCIE_3_0_i : STD_LOGIC;
  signal n_971_PCIE_3_0_i : STD_LOGIC;
  signal n_972_PCIE_3_0_i : STD_LOGIC;
  signal n_973_PCIE_3_0_i : STD_LOGIC;
  signal n_974_PCIE_3_0_i : STD_LOGIC;
  signal n_975_PCIE_3_0_i : STD_LOGIC;
  signal n_976_PCIE_3_0_i : STD_LOGIC;
  signal n_977_PCIE_3_0_i : STD_LOGIC;
  signal n_978_PCIE_3_0_i : STD_LOGIC;
  signal n_979_PCIE_3_0_i : STD_LOGIC;
  signal n_980_PCIE_3_0_i : STD_LOGIC;
  signal n_981_PCIE_3_0_i : STD_LOGIC;
  signal n_982_PCIE_3_0_i : STD_LOGIC;
  signal n_983_PCIE_3_0_i : STD_LOGIC;
  signal n_984_PCIE_3_0_i : STD_LOGIC;
  signal n_985_PCIE_3_0_i : STD_LOGIC;
  signal n_986_PCIE_3_0_i : STD_LOGIC;
  signal n_987_PCIE_3_0_i : STD_LOGIC;
  signal n_988_PCIE_3_0_i : STD_LOGIC;
  signal n_989_PCIE_3_0_i : STD_LOGIC;
  signal n_990_PCIE_3_0_i : STD_LOGIC;
  signal n_991_PCIE_3_0_i : STD_LOGIC;
  signal n_992_PCIE_3_0_i : STD_LOGIC;
  signal n_993_PCIE_3_0_i : STD_LOGIC;
  signal n_994_PCIE_3_0_i : STD_LOGIC;
  signal n_995_PCIE_3_0_i : STD_LOGIC;
  signal n_996_PCIE_3_0_i : STD_LOGIC;
  signal n_997_PCIE_3_0_i : STD_LOGIC;
  signal n_998_PCIE_3_0_i : STD_LOGIC;
  signal n_9_PCIE_3_0_i : STD_LOGIC;
  signal pipe_rx4_eqcontrol_pcie : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal pipe_rx4_eqlp_lffs : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal pipe_rx4_eqlp_txpreset : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal pipe_rx4_eqpreset : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal pipe_rx4_polarity : STD_LOGIC;
  signal pipe_rx5_eqcontrol_pcie : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal pipe_rx5_eqlp_lffs : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal pipe_rx5_eqlp_txpreset : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal pipe_rx5_eqpreset : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal pipe_rx5_polarity : STD_LOGIC;
  signal pipe_rx6_eqcontrol_pcie : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal pipe_rx6_eqlp_lffs : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal pipe_rx6_eqlp_txpreset : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal pipe_rx6_eqpreset : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal pipe_rx6_polarity : STD_LOGIC;
  signal pipe_rx7_eqcontrol_pcie : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal pipe_rx7_eqlp_lffs : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal pipe_rx7_eqlp_txpreset : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal pipe_rx7_eqpreset : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal pipe_rx7_polarity : STD_LOGIC;
  signal pipe_rx_slide : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal pipe_tx4_char_is_k : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal pipe_tx4_compliance : STD_LOGIC;
  signal pipe_tx4_data : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal pipe_tx4_data_valid : STD_LOGIC;
  signal pipe_tx4_elec_idle : STD_LOGIC;
  signal pipe_tx4_eqcontrol : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal pipe_tx4_eqdeemph : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal pipe_tx4_eqpreset : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal pipe_tx4_powerdown : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal pipe_tx4_start_block : STD_LOGIC;
  signal pipe_tx4_syncheader : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal pipe_tx5_char_is_k : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal pipe_tx5_compliance : STD_LOGIC;
  signal pipe_tx5_data : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal pipe_tx5_data_valid : STD_LOGIC;
  signal pipe_tx5_elec_idle : STD_LOGIC;
  signal pipe_tx5_eqcontrol : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal pipe_tx5_eqdeemph : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal pipe_tx5_eqpreset : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal pipe_tx5_powerdown : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal pipe_tx5_start_block : STD_LOGIC;
  signal pipe_tx5_syncheader : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal pipe_tx6_char_is_k : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal pipe_tx6_compliance : STD_LOGIC;
  signal pipe_tx6_data : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal pipe_tx6_data_valid : STD_LOGIC;
  signal pipe_tx6_elec_idle : STD_LOGIC;
  signal pipe_tx6_eqcontrol : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal pipe_tx6_eqdeemph : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal pipe_tx6_eqpreset : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal pipe_tx6_powerdown : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal pipe_tx6_start_block : STD_LOGIC;
  signal pipe_tx6_syncheader : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal pipe_tx7_char_is_k : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal pipe_tx7_compliance : STD_LOGIC;
  signal pipe_tx7_data : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal pipe_tx7_data_valid : STD_LOGIC;
  signal pipe_tx7_elec_idle : STD_LOGIC;
  signal pipe_tx7_eqcontrol : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal pipe_tx7_eqdeemph : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal pipe_tx7_eqpreset : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal pipe_tx7_powerdown : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal pipe_tx7_start_block : STD_LOGIC;
  signal pipe_tx7_syncheader : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal pipe_tx_reset : STD_LOGIC;
  signal NLW_PCIE_3_0_i_MIREPLAYRAMREADENABLE_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_PCIE_3_0_i_PCIERQTAGAV_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of PCIE_3_0_i : label is "PRIMITIVE";
  attribute S : string;
  attribute S of PCIE_3_0_i : label is "true";
begin
  cfg_hot_reset_out <= \^cfg_hot_reset_out\;
  cfg_phy_link_down <= \^cfg_phy_link_down\;
  cfg_phy_link_status(1 downto 0) <= \^cfg_phy_link_status\(1 downto 0);
PCIE_3_0_i: unisim.vcomponents.PCIE_3_0
    generic map(
      ARI_CAP_ENABLE => "FALSE",
      AXISTEN_IF_CC_ALIGNMENT_MODE => "FALSE",
      AXISTEN_IF_CC_PARITY_CHK => "FALSE",
      AXISTEN_IF_CQ_ALIGNMENT_MODE => "FALSE",
      AXISTEN_IF_ENABLE_CLIENT_TAG => "TRUE",
      AXISTEN_IF_ENABLE_MSG_ROUTE => X"00000",
      AXISTEN_IF_ENABLE_RX_MSG_INTFC => "FALSE",
      AXISTEN_IF_RC_ALIGNMENT_MODE => "FALSE",
      AXISTEN_IF_RC_STRADDLE => "FALSE",
      AXISTEN_IF_RQ_ALIGNMENT_MODE => "FALSE",
      AXISTEN_IF_RQ_PARITY_CHK => "FALSE",
      AXISTEN_IF_WIDTH => X"1",
      CRM_CORE_CLK_FREQ_500 => "TRUE",
      CRM_USER_CLK_FREQ => X"2",
      DNSTREAM_LINK_NUM => X"00",
      GEN3_PCS_AUTO_REALIGN => X"1",
      GEN3_PCS_RX_ELECIDLE_INTERNAL => "TRUE",
      LL_ACK_TIMEOUT => X"000",
      LL_ACK_TIMEOUT_EN => "FALSE",
      LL_ACK_TIMEOUT_FUNC => 0,
      LL_CPL_FC_UPDATE_TIMER => X"0000",
      LL_CPL_FC_UPDATE_TIMER_OVERRIDE => "FALSE",
      LL_FC_UPDATE_TIMER => X"0000",
      LL_FC_UPDATE_TIMER_OVERRIDE => "FALSE",
      LL_NP_FC_UPDATE_TIMER => X"0000",
      LL_NP_FC_UPDATE_TIMER_OVERRIDE => "FALSE",
      LL_P_FC_UPDATE_TIMER => X"0000",
      LL_P_FC_UPDATE_TIMER_OVERRIDE => "FALSE",
      LL_REPLAY_TIMEOUT => X"000",
      LL_REPLAY_TIMEOUT_EN => "FALSE",
      LL_REPLAY_TIMEOUT_FUNC => 0,
      LTR_TX_MESSAGE_MINIMUM_INTERVAL => X"0FA",
      LTR_TX_MESSAGE_ON_FUNC_POWER_STATE_CHANGE => "FALSE",
      LTR_TX_MESSAGE_ON_LTR_ENABLE => "FALSE",
      PF0_AER_CAP_ECRC_CHECK_CAPABLE => "FALSE",
      PF0_AER_CAP_ECRC_GEN_CAPABLE => "FALSE",
      PF0_AER_CAP_NEXTPTR => X"300",
      PF0_ARI_CAP_NEXTPTR => X"000",
      PF0_ARI_CAP_NEXT_FUNC => X"00",
      PF0_ARI_CAP_VER => X"1",
      PF0_BAR0_APERTURE_SIZE => X"03",
      PF0_BAR0_CONTROL => X"4",
      PF0_BAR1_APERTURE_SIZE => X"00",
      PF0_BAR1_CONTROL => X"0",
      PF0_BAR2_APERTURE_SIZE => X"00",
      PF0_BAR2_CONTROL => X"0",
      PF0_BAR3_APERTURE_SIZE => X"00",
      PF0_BAR3_CONTROL => X"0",
      PF0_BAR4_APERTURE_SIZE => X"00",
      PF0_BAR4_CONTROL => X"0",
      PF0_BAR5_APERTURE_SIZE => X"00",
      PF0_BAR5_CONTROL => X"0",
      PF0_BIST_REGISTER => X"00",
      PF0_CAPABILITY_POINTER => X"80",
      PF0_CLASS_CODE => X"058000",
      PF0_DEVICE_ID => X"7034",
      PF0_DEV_CAP2_128B_CAS_ATOMIC_COMPLETER_SUPPORT => "FALSE",
      PF0_DEV_CAP2_32B_ATOMIC_COMPLETER_SUPPORT => "FALSE",
      PF0_DEV_CAP2_64B_ATOMIC_COMPLETER_SUPPORT => "FALSE",
      PF0_DEV_CAP2_CPL_TIMEOUT_DISABLE => "TRUE",
      PF0_DEV_CAP2_LTR_SUPPORT => "FALSE",
      PF0_DEV_CAP2_OBFF_SUPPORT => X"0",
      PF0_DEV_CAP2_TPH_COMPLETER_SUPPORT => "FALSE",
      PF0_DEV_CAP_ENDPOINT_L0S_LATENCY => 0,
      PF0_DEV_CAP_ENDPOINT_L1_LATENCY => 0,
      PF0_DEV_CAP_EXT_TAG_SUPPORTED => "FALSE",
      PF0_DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE => "FALSE",
      PF0_DEV_CAP_MAX_PAYLOAD_SIZE => X"2",
      PF0_DPA_CAP_NEXTPTR => X"300",
      PF0_DPA_CAP_SUB_STATE_CONTROL => X"00",
      PF0_DPA_CAP_SUB_STATE_CONTROL_EN => "TRUE",
      PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION0 => X"00",
      PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION1 => X"00",
      PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION2 => X"00",
      PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION3 => X"00",
      PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION4 => X"00",
      PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION5 => X"00",
      PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION6 => X"00",
      PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION7 => X"00",
      PF0_DPA_CAP_VER => X"1",
      PF0_DSN_CAP_NEXTPTR => X"300",
      PF0_EXPANSION_ROM_APERTURE_SIZE => X"00",
      PF0_EXPANSION_ROM_ENABLE => "FALSE",
      PF0_INTERRUPT_LINE => X"00",
      PF0_INTERRUPT_PIN => X"0",
      PF0_LINK_CAP_ASPM_SUPPORT => 0,
      PF0_LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN1 => 7,
      PF0_LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN2 => 7,
      PF0_LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN3 => 7,
      PF0_LINK_CAP_L0S_EXIT_LATENCY_GEN1 => 7,
      PF0_LINK_CAP_L0S_EXIT_LATENCY_GEN2 => 7,
      PF0_LINK_CAP_L0S_EXIT_LATENCY_GEN3 => 7,
      PF0_LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN1 => 7,
      PF0_LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN2 => 7,
      PF0_LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN3 => 7,
      PF0_LINK_CAP_L1_EXIT_LATENCY_GEN1 => 7,
      PF0_LINK_CAP_L1_EXIT_LATENCY_GEN2 => 7,
      PF0_LINK_CAP_L1_EXIT_LATENCY_GEN3 => 7,
      PF0_LINK_STATUS_SLOT_CLOCK_CONFIG => "FALSE",
      PF0_LTR_CAP_MAX_NOSNOOP_LAT => X"000",
      PF0_LTR_CAP_MAX_SNOOP_LAT => X"000",
      PF0_LTR_CAP_NEXTPTR => X"300",
      PF0_LTR_CAP_VER => X"1",
      PF0_MSIX_CAP_NEXTPTR => X"00",
      PF0_MSIX_CAP_PBA_BIR => 0,
      PF0_MSIX_CAP_PBA_OFFSET => X"00000000",
      PF0_MSIX_CAP_TABLE_BIR => 0,
      PF0_MSIX_CAP_TABLE_OFFSET => X"00000000",
      PF0_MSIX_CAP_TABLE_SIZE => X"000",
      PF0_MSI_CAP_MULTIMSGCAP => 0,
      PF0_MSI_CAP_NEXTPTR => X"C0",
      PF0_PB_CAP_NEXTPTR => X"274",
      PF0_PB_CAP_SYSTEM_ALLOCATED => "FALSE",
      PF0_PB_CAP_VER => X"1",
      PF0_PM_CAP_ID => X"01",
      PF0_PM_CAP_NEXTPTR => X"90",
      PF0_PM_CAP_PMESUPPORT_D0 => "FALSE",
      PF0_PM_CAP_PMESUPPORT_D1 => "FALSE",
      PF0_PM_CAP_PMESUPPORT_D3HOT => "FALSE",
      PF0_PM_CAP_SUPP_D1_STATE => "FALSE",
      PF0_PM_CAP_VER_ID => X"3",
      PF0_PM_CSR_NOSOFTRESET => "TRUE",
      PF0_RBAR_CAP_ENABLE => "FALSE",
      PF0_RBAR_CAP_INDEX0 => X"0",
      PF0_RBAR_CAP_INDEX1 => X"0",
      PF0_RBAR_CAP_INDEX2 => X"0",
      PF0_RBAR_CAP_NEXTPTR => X"300",
      PF0_RBAR_CAP_SIZE0 => X"00000",
      PF0_RBAR_CAP_SIZE1 => X"00000",
      PF0_RBAR_CAP_SIZE2 => X"00000",
      PF0_RBAR_CAP_VER => X"1",
      PF0_RBAR_NUM => X"1",
      PF0_REVISION_ID => X"00",
      PF0_SRIOV_BAR0_APERTURE_SIZE => X"00",
      PF0_SRIOV_BAR0_CONTROL => X"0",
      PF0_SRIOV_BAR1_APERTURE_SIZE => X"00",
      PF0_SRIOV_BAR1_CONTROL => X"0",
      PF0_SRIOV_BAR2_APERTURE_SIZE => X"00",
      PF0_SRIOV_BAR2_CONTROL => X"0",
      PF0_SRIOV_BAR3_APERTURE_SIZE => X"00",
      PF0_SRIOV_BAR3_CONTROL => X"0",
      PF0_SRIOV_BAR4_APERTURE_SIZE => X"00",
      PF0_SRIOV_BAR4_CONTROL => X"0",
      PF0_SRIOV_BAR5_APERTURE_SIZE => X"00",
      PF0_SRIOV_BAR5_CONTROL => X"0",
      PF0_SRIOV_CAP_INITIAL_VF => X"0000",
      PF0_SRIOV_CAP_NEXTPTR => X"300",
      PF0_SRIOV_CAP_TOTAL_VF => X"0000",
      PF0_SRIOV_CAP_VER => X"0",
      PF0_SRIOV_FIRST_VF_OFFSET => X"0000",
      PF0_SRIOV_FUNC_DEP_LINK => X"0000",
      PF0_SRIOV_SUPPORTED_PAGE_SIZE => X"00000553",
      PF0_SRIOV_VF_DEVICE_ID => X"0000",
      PF0_SUBSYSTEM_ID => X"0007",
      PF0_TPHR_CAP_DEV_SPECIFIC_MODE => "TRUE",
      PF0_TPHR_CAP_ENABLE => "FALSE",
      PF0_TPHR_CAP_INT_VEC_MODE => "FALSE",
      PF0_TPHR_CAP_NEXTPTR => X"300",
      PF0_TPHR_CAP_ST_MODE_SEL => X"0",
      PF0_TPHR_CAP_ST_TABLE_LOC => X"0",
      PF0_TPHR_CAP_ST_TABLE_SIZE => X"000",
      PF0_TPHR_CAP_VER => X"1",
      PF0_VC_CAP_NEXTPTR => X"000",
      PF0_VC_CAP_VER => X"1",
      PF1_AER_CAP_ECRC_CHECK_CAPABLE => "FALSE",
      PF1_AER_CAP_ECRC_GEN_CAPABLE => "FALSE",
      PF1_AER_CAP_NEXTPTR => X"000",
      PF1_ARI_CAP_NEXTPTR => X"000",
      PF1_ARI_CAP_NEXT_FUNC => X"00",
      PF1_BAR0_APERTURE_SIZE => X"00",
      PF1_BAR0_CONTROL => X"0",
      PF1_BAR1_APERTURE_SIZE => X"00",
      PF1_BAR1_CONTROL => X"0",
      PF1_BAR2_APERTURE_SIZE => X"00",
      PF1_BAR2_CONTROL => X"0",
      PF1_BAR3_APERTURE_SIZE => X"00",
      PF1_BAR3_CONTROL => X"0",
      PF1_BAR4_APERTURE_SIZE => X"00",
      PF1_BAR4_CONTROL => X"0",
      PF1_BAR5_APERTURE_SIZE => X"00",
      PF1_BAR5_CONTROL => X"0",
      PF1_BIST_REGISTER => X"00",
      PF1_CAPABILITY_POINTER => X"80",
      PF1_CLASS_CODE => X"058000",
      PF1_DEVICE_ID => X"7011",
      PF1_DEV_CAP_MAX_PAYLOAD_SIZE => X"2",
      PF1_DPA_CAP_NEXTPTR => X"000",
      PF1_DPA_CAP_SUB_STATE_CONTROL => X"00",
      PF1_DPA_CAP_SUB_STATE_CONTROL_EN => "TRUE",
      PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION0 => X"00",
      PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION1 => X"00",
      PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION2 => X"00",
      PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION3 => X"00",
      PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION4 => X"00",
      PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION5 => X"00",
      PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION6 => X"00",
      PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION7 => X"00",
      PF1_DPA_CAP_VER => X"1",
      PF1_DSN_CAP_NEXTPTR => X"000",
      PF1_EXPANSION_ROM_APERTURE_SIZE => X"00",
      PF1_EXPANSION_ROM_ENABLE => "FALSE",
      PF1_INTERRUPT_LINE => X"00",
      PF1_INTERRUPT_PIN => X"0",
      PF1_MSIX_CAP_NEXTPTR => X"00",
      PF1_MSIX_CAP_PBA_BIR => 0,
      PF1_MSIX_CAP_PBA_OFFSET => X"00000000",
      PF1_MSIX_CAP_TABLE_BIR => 0,
      PF1_MSIX_CAP_TABLE_OFFSET => X"00000000",
      PF1_MSIX_CAP_TABLE_SIZE => X"000",
      PF1_MSI_CAP_MULTIMSGCAP => 0,
      PF1_MSI_CAP_NEXTPTR => X"00",
      PF1_PB_CAP_NEXTPTR => X"000",
      PF1_PB_CAP_SYSTEM_ALLOCATED => "FALSE",
      PF1_PB_CAP_VER => X"1",
      PF1_PM_CAP_ID => X"01",
      PF1_PM_CAP_NEXTPTR => X"00",
      PF1_PM_CAP_VER_ID => X"3",
      PF1_RBAR_CAP_ENABLE => "FALSE",
      PF1_RBAR_CAP_INDEX0 => X"0",
      PF1_RBAR_CAP_INDEX1 => X"0",
      PF1_RBAR_CAP_INDEX2 => X"0",
      PF1_RBAR_CAP_NEXTPTR => X"000",
      PF1_RBAR_CAP_SIZE0 => X"00000",
      PF1_RBAR_CAP_SIZE1 => X"00000",
      PF1_RBAR_CAP_SIZE2 => X"00000",
      PF1_RBAR_CAP_VER => X"1",
      PF1_RBAR_NUM => X"1",
      PF1_REVISION_ID => X"00",
      PF1_SRIOV_BAR0_APERTURE_SIZE => X"00",
      PF1_SRIOV_BAR0_CONTROL => X"0",
      PF1_SRIOV_BAR1_APERTURE_SIZE => X"00",
      PF1_SRIOV_BAR1_CONTROL => X"0",
      PF1_SRIOV_BAR2_APERTURE_SIZE => X"00",
      PF1_SRIOV_BAR2_CONTROL => X"0",
      PF1_SRIOV_BAR3_APERTURE_SIZE => X"00",
      PF1_SRIOV_BAR3_CONTROL => X"0",
      PF1_SRIOV_BAR4_APERTURE_SIZE => X"00",
      PF1_SRIOV_BAR4_CONTROL => X"0",
      PF1_SRIOV_BAR5_APERTURE_SIZE => X"00",
      PF1_SRIOV_BAR5_CONTROL => X"0",
      PF1_SRIOV_CAP_INITIAL_VF => X"0000",
      PF1_SRIOV_CAP_NEXTPTR => X"000",
      PF1_SRIOV_CAP_TOTAL_VF => X"0000",
      PF1_SRIOV_CAP_VER => X"0",
      PF1_SRIOV_FIRST_VF_OFFSET => X"0000",
      PF1_SRIOV_FUNC_DEP_LINK => X"0001",
      PF1_SRIOV_SUPPORTED_PAGE_SIZE => X"00000553",
      PF1_SRIOV_VF_DEVICE_ID => X"0000",
      PF1_SUBSYSTEM_ID => X"0007",
      PF1_TPHR_CAP_DEV_SPECIFIC_MODE => "TRUE",
      PF1_TPHR_CAP_ENABLE => "FALSE",
      PF1_TPHR_CAP_INT_VEC_MODE => "FALSE",
      PF1_TPHR_CAP_NEXTPTR => X"000",
      PF1_TPHR_CAP_ST_MODE_SEL => X"0",
      PF1_TPHR_CAP_ST_TABLE_LOC => X"0",
      PF1_TPHR_CAP_ST_TABLE_SIZE => X"000",
      PF1_TPHR_CAP_VER => X"1",
      PL_DISABLE_EI_INFER_IN_L0 => "FALSE",
      PL_DISABLE_GEN3_DC_BALANCE => "FALSE",
      PL_DISABLE_SCRAMBLING => "FALSE",
      PL_DISABLE_UPCONFIG_CAPABLE => "FALSE",
      PL_EQ_ADAPT_DISABLE_COEFF_CHECK => "FALSE",
      PL_EQ_ADAPT_DISABLE_PRESET_CHECK => "FALSE",
      PL_EQ_ADAPT_ITER_COUNT => X"02",
      PL_EQ_ADAPT_REJECT_RETRY_COUNT => X"1",
      PL_EQ_BYPASS_PHASE23 => "FALSE",
      PL_EQ_SHORT_ADAPT_PHASE => "FALSE",
      PL_LANE0_EQ_CONTROL => X"3400",
      PL_LANE1_EQ_CONTROL => X"3400",
      PL_LANE2_EQ_CONTROL => X"3400",
      PL_LANE3_EQ_CONTROL => X"3400",
      PL_LANE4_EQ_CONTROL => X"3400",
      PL_LANE5_EQ_CONTROL => X"3400",
      PL_LANE6_EQ_CONTROL => X"3400",
      PL_LANE7_EQ_CONTROL => X"3400",
      PL_LINK_CAP_MAX_LINK_SPEED => X"4",
      PL_LINK_CAP_MAX_LINK_WIDTH => X"4",
      PL_N_FTS_COMCLK_GEN1 => 255,
      PL_N_FTS_COMCLK_GEN2 => 255,
      PL_N_FTS_COMCLK_GEN3 => 255,
      PL_N_FTS_GEN1 => 255,
      PL_N_FTS_GEN2 => 255,
      PL_N_FTS_GEN3 => 255,
      PL_SIM_FAST_LINK_TRAINING => "FALSE",
      PL_UPSTREAM_FACING => "TRUE",
      PM_ASPML0S_TIMEOUT => X"05DC",
      PM_ASPML1_ENTRY_DELAY => X"00ABE",
      PM_ENABLE_SLOT_POWER_CAPTURE => "TRUE",
      PM_L1_REENTRY_DELAY => X"000061A8",
      PM_PME_SERVICE_TIMEOUT_DELAY => X"186A0",
      PM_PME_TURNOFF_ACK_DELAY => X"0064",
      SIM_VERSION => "1.0",
      SPARE_BIT0 => 0,
      SPARE_BIT1 => 0,
      SPARE_BIT2 => 0,
      SPARE_BIT3 => 0,
      SPARE_BIT4 => 0,
      SPARE_BIT5 => 0,
      SPARE_BIT6 => 0,
      SPARE_BIT7 => 0,
      SPARE_BIT8 => 0,
      SPARE_BYTE0 => X"00",
      SPARE_BYTE1 => X"00",
      SPARE_BYTE2 => X"00",
      SPARE_BYTE3 => X"00",
      SPARE_WORD0 => X"00000000",
      SPARE_WORD1 => X"00000000",
      SPARE_WORD2 => X"00000000",
      SPARE_WORD3 => X"00000000",
      SRIOV_CAP_ENABLE => "FALSE",
      TL_COMPL_TIMEOUT_REG0 => X"BEBC20",
      TL_COMPL_TIMEOUT_REG1 => X"3211620",
      TL_CREDITS_CD => X"000",
      TL_CREDITS_CH => X"00",
      TL_CREDITS_NPD => X"028",
      TL_CREDITS_NPH => X"20",
      TL_CREDITS_PD => X"198",
      TL_CREDITS_PH => X"20",
      TL_ENABLE_MESSAGE_RID_CHECK_ENABLE => "TRUE",
      TL_EXTENDED_CFG_EXTEND_INTERFACE_ENABLE => "FALSE",
      TL_LEGACY_CFG_EXTEND_INTERFACE_ENABLE => "FALSE",
      TL_LEGACY_MODE_ENABLE => "FALSE",
      TL_PF_ENABLE_REG => "FALSE",
      TL_TAG_MGMT_ENABLE => "TRUE",
      VF0_ARI_CAP_NEXTPTR => X"000",
      VF0_CAPABILITY_POINTER => X"80",
      VF0_MSIX_CAP_PBA_BIR => 0,
      VF0_MSIX_CAP_PBA_OFFSET => X"00000000",
      VF0_MSIX_CAP_TABLE_BIR => 0,
      VF0_MSIX_CAP_TABLE_OFFSET => X"00000000",
      VF0_MSIX_CAP_TABLE_SIZE => X"000",
      VF0_MSI_CAP_MULTIMSGCAP => 0,
      VF0_PM_CAP_ID => X"01",
      VF0_PM_CAP_NEXTPTR => X"00",
      VF0_PM_CAP_VER_ID => X"3",
      VF0_TPHR_CAP_DEV_SPECIFIC_MODE => "TRUE",
      VF0_TPHR_CAP_ENABLE => "FALSE",
      VF0_TPHR_CAP_INT_VEC_MODE => "FALSE",
      VF0_TPHR_CAP_NEXTPTR => X"000",
      VF0_TPHR_CAP_ST_MODE_SEL => X"0",
      VF0_TPHR_CAP_ST_TABLE_LOC => X"0",
      VF0_TPHR_CAP_ST_TABLE_SIZE => X"000",
      VF0_TPHR_CAP_VER => X"1",
      VF1_ARI_CAP_NEXTPTR => X"000",
      VF1_MSIX_CAP_PBA_BIR => 0,
      VF1_MSIX_CAP_PBA_OFFSET => X"00000000",
      VF1_MSIX_CAP_TABLE_BIR => 0,
      VF1_MSIX_CAP_TABLE_OFFSET => X"00000000",
      VF1_MSIX_CAP_TABLE_SIZE => X"000",
      VF1_MSI_CAP_MULTIMSGCAP => 0,
      VF1_PM_CAP_ID => X"01",
      VF1_PM_CAP_NEXTPTR => X"00",
      VF1_PM_CAP_VER_ID => X"3",
      VF1_TPHR_CAP_DEV_SPECIFIC_MODE => "TRUE",
      VF1_TPHR_CAP_ENABLE => "FALSE",
      VF1_TPHR_CAP_INT_VEC_MODE => "FALSE",
      VF1_TPHR_CAP_NEXTPTR => X"000",
      VF1_TPHR_CAP_ST_MODE_SEL => X"0",
      VF1_TPHR_CAP_ST_TABLE_LOC => X"0",
      VF1_TPHR_CAP_ST_TABLE_SIZE => X"000",
      VF1_TPHR_CAP_VER => X"1",
      VF2_ARI_CAP_NEXTPTR => X"000",
      VF2_MSIX_CAP_PBA_BIR => 0,
      VF2_MSIX_CAP_PBA_OFFSET => X"00000000",
      VF2_MSIX_CAP_TABLE_BIR => 0,
      VF2_MSIX_CAP_TABLE_OFFSET => X"00000000",
      VF2_MSIX_CAP_TABLE_SIZE => X"000",
      VF2_MSI_CAP_MULTIMSGCAP => 0,
      VF2_PM_CAP_ID => X"01",
      VF2_PM_CAP_NEXTPTR => X"00",
      VF2_PM_CAP_VER_ID => X"3",
      VF2_TPHR_CAP_DEV_SPECIFIC_MODE => "TRUE",
      VF2_TPHR_CAP_ENABLE => "FALSE",
      VF2_TPHR_CAP_INT_VEC_MODE => "FALSE",
      VF2_TPHR_CAP_NEXTPTR => X"000",
      VF2_TPHR_CAP_ST_MODE_SEL => X"0",
      VF2_TPHR_CAP_ST_TABLE_LOC => X"0",
      VF2_TPHR_CAP_ST_TABLE_SIZE => X"000",
      VF2_TPHR_CAP_VER => X"1",
      VF3_ARI_CAP_NEXTPTR => X"000",
      VF3_MSIX_CAP_PBA_BIR => 0,
      VF3_MSIX_CAP_PBA_OFFSET => X"00000000",
      VF3_MSIX_CAP_TABLE_BIR => 0,
      VF3_MSIX_CAP_TABLE_OFFSET => X"00000000",
      VF3_MSIX_CAP_TABLE_SIZE => X"000",
      VF3_MSI_CAP_MULTIMSGCAP => 0,
      VF3_PM_CAP_ID => X"01",
      VF3_PM_CAP_NEXTPTR => X"00",
      VF3_PM_CAP_VER_ID => X"3",
      VF3_TPHR_CAP_DEV_SPECIFIC_MODE => "TRUE",
      VF3_TPHR_CAP_ENABLE => "FALSE",
      VF3_TPHR_CAP_INT_VEC_MODE => "FALSE",
      VF3_TPHR_CAP_NEXTPTR => X"000",
      VF3_TPHR_CAP_ST_MODE_SEL => X"0",
      VF3_TPHR_CAP_ST_TABLE_LOC => X"0",
      VF3_TPHR_CAP_ST_TABLE_SIZE => X"000",
      VF3_TPHR_CAP_VER => X"1",
      VF4_ARI_CAP_NEXTPTR => X"000",
      VF4_MSIX_CAP_PBA_BIR => 0,
      VF4_MSIX_CAP_PBA_OFFSET => X"00000000",
      VF4_MSIX_CAP_TABLE_BIR => 0,
      VF4_MSIX_CAP_TABLE_OFFSET => X"00000000",
      VF4_MSIX_CAP_TABLE_SIZE => X"000",
      VF4_MSI_CAP_MULTIMSGCAP => 0,
      VF4_PM_CAP_ID => X"01",
      VF4_PM_CAP_NEXTPTR => X"00",
      VF4_PM_CAP_VER_ID => X"3",
      VF4_TPHR_CAP_DEV_SPECIFIC_MODE => "TRUE",
      VF4_TPHR_CAP_ENABLE => "FALSE",
      VF4_TPHR_CAP_INT_VEC_MODE => "FALSE",
      VF4_TPHR_CAP_NEXTPTR => X"000",
      VF4_TPHR_CAP_ST_MODE_SEL => X"0",
      VF4_TPHR_CAP_ST_TABLE_LOC => X"0",
      VF4_TPHR_CAP_ST_TABLE_SIZE => X"000",
      VF4_TPHR_CAP_VER => X"1",
      VF5_ARI_CAP_NEXTPTR => X"000",
      VF5_MSIX_CAP_PBA_BIR => 0,
      VF5_MSIX_CAP_PBA_OFFSET => X"00000000",
      VF5_MSIX_CAP_TABLE_BIR => 0,
      VF5_MSIX_CAP_TABLE_OFFSET => X"00000000",
      VF5_MSIX_CAP_TABLE_SIZE => X"000",
      VF5_MSI_CAP_MULTIMSGCAP => 0,
      VF5_PM_CAP_ID => X"01",
      VF5_PM_CAP_NEXTPTR => X"00",
      VF5_PM_CAP_VER_ID => X"3",
      VF5_TPHR_CAP_DEV_SPECIFIC_MODE => "TRUE",
      VF5_TPHR_CAP_ENABLE => "FALSE",
      VF5_TPHR_CAP_INT_VEC_MODE => "FALSE",
      VF5_TPHR_CAP_NEXTPTR => X"000",
      VF5_TPHR_CAP_ST_MODE_SEL => X"0",
      VF5_TPHR_CAP_ST_TABLE_LOC => X"0",
      VF5_TPHR_CAP_ST_TABLE_SIZE => X"000",
      VF5_TPHR_CAP_VER => X"1"
    )
    port map (
      CFGCONFIGSPACEENABLE => cfg_config_space_enable,
      CFGCURRENTSPEED(2 downto 0) => cfg_current_speed(2 downto 0),
      CFGDEVID(15) => '0',
      CFGDEVID(14) => '1',
      CFGDEVID(13) => '1',
      CFGDEVID(12) => '1',
      CFGDEVID(11) => '0',
      CFGDEVID(10) => '0',
      CFGDEVID(9) => '0',
      CFGDEVID(8) => '0',
      CFGDEVID(7) => '0',
      CFGDEVID(6) => '0',
      CFGDEVID(5) => '1',
      CFGDEVID(4) => '1',
      CFGDEVID(3) => '0',
      CFGDEVID(2) => '1',
      CFGDEVID(1) => '0',
      CFGDEVID(0) => '0',
      CFGDPASUBSTATECHANGE(1 downto 0) => cfg_dpa_substate_change(1 downto 0),
      CFGDSBUSNUMBER(7 downto 0) => cfg_ds_bus_number(7 downto 0),
      CFGDSDEVICENUMBER(4 downto 0) => cfg_ds_device_number(4 downto 0),
      CFGDSFUNCTIONNUMBER(2 downto 0) => cfg_ds_function_number(2 downto 0),
      CFGDSN(63 downto 0) => cfg_dsn(63 downto 0),
      CFGDSPORTNUMBER(7 downto 0) => cfg_ds_port_number(7 downto 0),
      CFGERRCORIN => cfg_err_cor_in,
      CFGERRCOROUT => cfg_err_cor_out,
      CFGERRFATALOUT => cfg_err_fatal_out,
      CFGERRNONFATALOUT => cfg_err_nonfatal_out,
      CFGERRUNCORIN => cfg_err_uncor_in,
      CFGEXTFUNCTIONNUMBER(7 downto 0) => cfg_ext_function_number(7 downto 0),
      CFGEXTREADDATA(31 downto 0) => cfg_ext_read_data(31 downto 0),
      CFGEXTREADDATAVALID => cfg_ext_read_data_valid,
      CFGEXTREADRECEIVED => cfg_ext_read_received,
      CFGEXTREGISTERNUMBER(9 downto 0) => cfg_ext_register_number(9 downto 0),
      CFGEXTWRITEBYTEENABLE(3 downto 0) => cfg_ext_write_byte_enable(3 downto 0),
      CFGEXTWRITEDATA(31 downto 0) => cfg_ext_write_data(31 downto 0),
      CFGEXTWRITERECEIVED => cfg_ext_write_received,
      CFGFCCPLD(11 downto 0) => cfg_fc_cpld(11 downto 0),
      CFGFCCPLH(7 downto 0) => cfg_fc_cplh(7 downto 0),
      CFGFCNPD(11 downto 0) => cfg_fc_npd(11 downto 0),
      CFGFCNPH(7 downto 0) => cfg_fc_nph(7 downto 0),
      CFGFCPD(11 downto 0) => cfg_fc_pd(11 downto 0),
      CFGFCPH(7 downto 0) => cfg_fc_ph(7 downto 0),
      CFGFCSEL(2 downto 0) => cfg_fc_sel(2 downto 0),
      CFGFLRDONE(1 downto 0) => cfg_flr_done(1 downto 0),
      CFGFLRINPROCESS(1 downto 0) => cfg_flr_in_process(1 downto 0),
      CFGFUNCTIONPOWERSTATE(5 downto 0) => cfg_function_power_state(5 downto 0),
      CFGFUNCTIONSTATUS(7 downto 0) => cfg_function_status(7 downto 0),
      CFGHOTRESETIN => cfg_hot_reset_in,
      CFGHOTRESETOUT => \^cfg_hot_reset_out\,
      CFGINPUTUPDATEDONE => cfg_input_update_done,
      CFGINPUTUPDATEREQUEST => cfg_input_update_request,
      CFGINTERRUPTAOUTPUT => n_7_PCIE_3_0_i,
      CFGINTERRUPTBOUTPUT => n_8_PCIE_3_0_i,
      CFGINTERRUPTCOUTPUT => n_9_PCIE_3_0_i,
      CFGINTERRUPTDOUTPUT => n_10_PCIE_3_0_i,
      CFGINTERRUPTINT(3 downto 0) => cfg_interrupt_int(3 downto 0),
      CFGINTERRUPTMSIATTR(2 downto 0) => cfg_interrupt_msi_attr(2 downto 0),
      CFGINTERRUPTMSIDATA(31 downto 0) => cfg_interrupt_msi_data(31 downto 0),
      CFGINTERRUPTMSIENABLE(1 downto 0) => cfg_interrupt_msi_enable(1 downto 0),
      CFGINTERRUPTMSIFAIL => cfg_interrupt_msi_fail,
      CFGINTERRUPTMSIFUNCTIONNUMBER(2 downto 0) => cfg_interrupt_msi_function_number(2 downto 0),
      CFGINTERRUPTMSIINT(31 downto 0) => cfg_interrupt_msi_int(31 downto 0),
      CFGINTERRUPTMSIMASKUPDATE => cfg_interrupt_msi_mask_update,
      CFGINTERRUPTMSIMMENABLE(5 downto 0) => cfg_interrupt_msi_mmenable(5 downto 0),
      CFGINTERRUPTMSIPENDINGSTATUS(63 downto 0) => cfg_interrupt_msi_pending_status(63 downto 0),
      CFGINTERRUPTMSISELECT(3 downto 0) => cfg_interrupt_msi_select(3 downto 0),
      CFGINTERRUPTMSISENT => cfg_interrupt_msi_sent,
      CFGINTERRUPTMSITPHPRESENT => cfg_interrupt_msi_tph_present,
      CFGINTERRUPTMSITPHSTTAG(8 downto 0) => cfg_interrupt_msi_tph_st_tag(8 downto 0),
      CFGINTERRUPTMSITPHTYPE(1 downto 0) => cfg_interrupt_msi_tph_type(1 downto 0),
      CFGINTERRUPTMSIVFENABLE(5 downto 0) => cfg_interrupt_msi_vf_enable(5 downto 0),
      CFGINTERRUPTMSIXADDRESS(63 downto 0) => cfg_interrupt_msix_address(63 downto 0),
      CFGINTERRUPTMSIXDATA(31 downto 0) => cfg_interrupt_msix_data(31 downto 0),
      CFGINTERRUPTMSIXENABLE(1 downto 0) => cfg_interrupt_msix_enable(1 downto 0),
      CFGINTERRUPTMSIXFAIL => cfg_interrupt_msix_fail,
      CFGINTERRUPTMSIXINT => cfg_interrupt_msix_int,
      CFGINTERRUPTMSIXMASK(1 downto 0) => cfg_interrupt_msix_mask(1 downto 0),
      CFGINTERRUPTMSIXSENT => cfg_interrupt_msix_sent,
      CFGINTERRUPTMSIXVFENABLE(5 downto 0) => cfg_interrupt_msix_vf_enable(5 downto 0),
      CFGINTERRUPTMSIXVFMASK(5 downto 0) => cfg_interrupt_msix_vf_mask(5 downto 0),
      CFGINTERRUPTPENDING(1 downto 0) => cfg_interrupt_pending(1 downto 0),
      CFGINTERRUPTSENT => cfg_interrupt_sent,
      CFGLINKPOWERSTATE(1 downto 0) => cfg_link_power_state(1 downto 0),
      CFGLINKTRAININGENABLE => cfg_link_training_enable,
      CFGLOCALERROR => n_17_PCIE_3_0_i,
      CFGLTRENABLE => cfg_ltr_enable,
      CFGLTSSMSTATE(5 downto 0) => cfg_ltssm_state(5 downto 0),
      CFGMAXPAYLOAD(2 downto 0) => cfg_max_payload(2 downto 0),
      CFGMAXREADREQ(2 downto 0) => cfg_max_read_req(2 downto 0),
      CFGMCUPDATEDONE => cfg_mc_update_done,
      CFGMCUPDATEREQUEST => out6,
      CFGMGMTADDR(18 downto 0) => cfg_mgmt_addr(18 downto 0),
      CFGMGMTBYTEENABLE(3 downto 0) => cfg_mgmt_byte_enable(3 downto 0),
      CFGMGMTREAD => cfg_mgmt_read,
      CFGMGMTREADDATA(31 downto 0) => cfg_mgmt_read_data(31 downto 0),
      CFGMGMTREADWRITEDONE => cfg_mgmt_read_write_done,
      CFGMGMTTYPE1CFGREGACCESS => cfg_mgmt_type1_cfg_reg_access,
      CFGMGMTWRITE => cfg_mgmt_write,
      CFGMGMTWRITEDATA(31 downto 0) => cfg_mgmt_write_data(31 downto 0),
      CFGMSGRECEIVED => cfg_msg_received,
      CFGMSGRECEIVEDDATA(7 downto 0) => cfg_msg_received_data(7 downto 0),
      CFGMSGRECEIVEDTYPE(4 downto 0) => cfg_msg_received_type(4 downto 0),
      CFGMSGTRANSMIT => cfg_msg_transmit,
      CFGMSGTRANSMITDATA(31 downto 0) => cfg_msg_transmit_data(31 downto 0),
      CFGMSGTRANSMITDONE => cfg_msg_transmit_done,
      CFGMSGTRANSMITTYPE(2 downto 0) => cfg_msg_transmit_type(2 downto 0),
      CFGNEGOTIATEDWIDTH(3 downto 0) => cfg_negotiated_width(3 downto 0),
      CFGOBFFENABLE(1 downto 0) => cfg_obff_enable(1 downto 0),
      CFGPERFUNCSTATUSCONTROL(2 downto 0) => cfg_per_func_status_control(2 downto 0),
      CFGPERFUNCSTATUSDATA(15 downto 0) => cfg_per_func_status_data(15 downto 0),
      CFGPERFUNCTIONNUMBER(2 downto 0) => cfg_per_function_number(2 downto 0),
      CFGPERFUNCTIONOUTPUTREQUEST => cfg_per_function_output_request,
      CFGPERFUNCTIONUPDATEDONE => cfg_per_function_update_done,
      CFGPHYLINKDOWN => \^cfg_phy_link_down\,
      CFGPHYLINKSTATUS(1 downto 0) => \^cfg_phy_link_status\(1 downto 0),
      CFGPLSTATUSCHANGE => cfg_pl_status_change,
      CFGPOWERSTATECHANGEACK => cfg_power_state_change_ack,
      CFGPOWERSTATECHANGEINTERRUPT => cfg_power_state_change_interrupt,
      CFGRCBSTATUS(1 downto 0) => cfg_rcb_status(1 downto 0),
      CFGREQPMTRANSITIONL23READY => cfg_req_pm_transition_l23_ready,
      CFGREVID(7) => '0',
      CFGREVID(6) => '0',
      CFGREVID(5) => '0',
      CFGREVID(4) => '0',
      CFGREVID(3) => '0',
      CFGREVID(2) => '0',
      CFGREVID(1) => '0',
      CFGREVID(0) => '0',
      CFGSUBSYSID(15) => '0',
      CFGSUBSYSID(14) => '0',
      CFGSUBSYSID(13) => '0',
      CFGSUBSYSID(12) => '0',
      CFGSUBSYSID(11) => '0',
      CFGSUBSYSID(10) => '0',
      CFGSUBSYSID(9) => '0',
      CFGSUBSYSID(8) => '0',
      CFGSUBSYSID(7) => '0',
      CFGSUBSYSID(6) => '0',
      CFGSUBSYSID(5) => '0',
      CFGSUBSYSID(4) => '0',
      CFGSUBSYSID(3) => '0',
      CFGSUBSYSID(2) => '1',
      CFGSUBSYSID(1) => '1',
      CFGSUBSYSID(0) => '1',
      CFGSUBSYSVENDID(15 downto 0) => cfg_subsys_vend_id(15 downto 0),
      CFGTPHFUNCTIONNUM(2 downto 0) => ADDRARDADDR(7 downto 5),
      CFGTPHREQUESTERENABLE(1 downto 0) => cfg_tph_requester_enable(1 downto 0),
      CFGTPHSTMODE(5 downto 0) => cfg_tph_st_mode(5 downto 0),
      CFGTPHSTTADDRESS(4 downto 0) => ADDRARDADDR(4 downto 0),
      CFGTPHSTTREADDATA(31 downto 0) => DOADO(31 downto 0),
      CFGTPHSTTREADDATAVALID => cfg_tph_stt_read_data_valid,
      CFGTPHSTTREADENABLE => D,
      CFGTPHSTTWRITEBYTEVALID(3 downto 0) => CFGTPHSTTWRITEBYTEVALID(3 downto 0),
      CFGTPHSTTWRITEDATA(31 downto 0) => CFGTPHSTTWRITEDATA(31 downto 0),
      CFGTPHSTTWRITEENABLE => cfg_tph_stt_write_enable,
      CFGVENDID(15) => '0',
      CFGVENDID(14) => '0',
      CFGVENDID(13) => '0',
      CFGVENDID(12) => '1',
      CFGVENDID(11) => '0',
      CFGVENDID(10) => '0',
      CFGVENDID(9) => '0',
      CFGVENDID(8) => '0',
      CFGVENDID(7) => '1',
      CFGVENDID(6) => '1',
      CFGVENDID(5) => '1',
      CFGVENDID(4) => '0',
      CFGVENDID(3) => '1',
      CFGVENDID(2) => '1',
      CFGVENDID(1) => '1',
      CFGVENDID(0) => '0',
      CFGVFFLRDONE(5 downto 0) => cfg_vf_flr_done(5 downto 0),
      CFGVFFLRINPROCESS(5 downto 0) => cfg_vf_flr_in_process(5 downto 0),
      CFGVFPOWERSTATE(17 downto 0) => cfg_vf_power_state(17 downto 0),
      CFGVFSTATUS(11 downto 0) => cfg_vf_status(11 downto 0),
      CFGVFTPHREQUESTERENABLE(5 downto 0) => cfg_vf_tph_requester_enable(5 downto 0),
      CFGVFTPHSTMODE(17 downto 0) => cfg_vf_tph_st_mode(17 downto 0),
      CORECLK => int_userclk1_out,
      CORECLKMICOMPLETIONRAML => int_userclk1_out,
      CORECLKMICOMPLETIONRAMU => int_userclk1_out,
      CORECLKMIREPLAYRAM => int_userclk1_out,
      CORECLKMIREQUESTRAM => int_userclk1_out,
      DBGDATAOUT(15) => n_433_PCIE_3_0_i,
      DBGDATAOUT(14) => n_434_PCIE_3_0_i,
      DBGDATAOUT(13) => n_435_PCIE_3_0_i,
      DBGDATAOUT(12) => n_436_PCIE_3_0_i,
      DBGDATAOUT(11) => n_437_PCIE_3_0_i,
      DBGDATAOUT(10) => n_438_PCIE_3_0_i,
      DBGDATAOUT(9) => n_439_PCIE_3_0_i,
      DBGDATAOUT(8) => n_440_PCIE_3_0_i,
      DBGDATAOUT(7) => n_441_PCIE_3_0_i,
      DBGDATAOUT(6) => n_442_PCIE_3_0_i,
      DBGDATAOUT(5) => n_443_PCIE_3_0_i,
      DBGDATAOUT(4) => n_444_PCIE_3_0_i,
      DBGDATAOUT(3) => n_445_PCIE_3_0_i,
      DBGDATAOUT(2) => n_446_PCIE_3_0_i,
      DBGDATAOUT(1) => n_447_PCIE_3_0_i,
      DBGDATAOUT(0) => n_448_PCIE_3_0_i,
      DRPADDR(10 downto 0) => pcie_drp_addr(10 downto 0),
      DRPCLK => pcie_drp_clk,
      DRPDI(15 downto 0) => pcie_drp_di(15 downto 0),
      DRPDO(15 downto 0) => pcie_drp_do(15 downto 0),
      DRPEN => pcie_drp_en,
      DRPRDY => pcie_drp_rdy,
      DRPWE => pcie_drp_we,
      MAXISCQTDATA(255) => n_615_PCIE_3_0_i,
      MAXISCQTDATA(254) => n_616_PCIE_3_0_i,
      MAXISCQTDATA(253) => n_617_PCIE_3_0_i,
      MAXISCQTDATA(252) => n_618_PCIE_3_0_i,
      MAXISCQTDATA(251) => n_619_PCIE_3_0_i,
      MAXISCQTDATA(250) => n_620_PCIE_3_0_i,
      MAXISCQTDATA(249) => n_621_PCIE_3_0_i,
      MAXISCQTDATA(248) => n_622_PCIE_3_0_i,
      MAXISCQTDATA(247) => n_623_PCIE_3_0_i,
      MAXISCQTDATA(246) => n_624_PCIE_3_0_i,
      MAXISCQTDATA(245) => n_625_PCIE_3_0_i,
      MAXISCQTDATA(244) => n_626_PCIE_3_0_i,
      MAXISCQTDATA(243) => n_627_PCIE_3_0_i,
      MAXISCQTDATA(242) => n_628_PCIE_3_0_i,
      MAXISCQTDATA(241) => n_629_PCIE_3_0_i,
      MAXISCQTDATA(240) => n_630_PCIE_3_0_i,
      MAXISCQTDATA(239) => n_631_PCIE_3_0_i,
      MAXISCQTDATA(238) => n_632_PCIE_3_0_i,
      MAXISCQTDATA(237) => n_633_PCIE_3_0_i,
      MAXISCQTDATA(236) => n_634_PCIE_3_0_i,
      MAXISCQTDATA(235) => n_635_PCIE_3_0_i,
      MAXISCQTDATA(234) => n_636_PCIE_3_0_i,
      MAXISCQTDATA(233) => n_637_PCIE_3_0_i,
      MAXISCQTDATA(232) => n_638_PCIE_3_0_i,
      MAXISCQTDATA(231) => n_639_PCIE_3_0_i,
      MAXISCQTDATA(230) => n_640_PCIE_3_0_i,
      MAXISCQTDATA(229) => n_641_PCIE_3_0_i,
      MAXISCQTDATA(228) => n_642_PCIE_3_0_i,
      MAXISCQTDATA(227) => n_643_PCIE_3_0_i,
      MAXISCQTDATA(226) => n_644_PCIE_3_0_i,
      MAXISCQTDATA(225) => n_645_PCIE_3_0_i,
      MAXISCQTDATA(224) => n_646_PCIE_3_0_i,
      MAXISCQTDATA(223) => n_647_PCIE_3_0_i,
      MAXISCQTDATA(222) => n_648_PCIE_3_0_i,
      MAXISCQTDATA(221) => n_649_PCIE_3_0_i,
      MAXISCQTDATA(220) => n_650_PCIE_3_0_i,
      MAXISCQTDATA(219) => n_651_PCIE_3_0_i,
      MAXISCQTDATA(218) => n_652_PCIE_3_0_i,
      MAXISCQTDATA(217) => n_653_PCIE_3_0_i,
      MAXISCQTDATA(216) => n_654_PCIE_3_0_i,
      MAXISCQTDATA(215) => n_655_PCIE_3_0_i,
      MAXISCQTDATA(214) => n_656_PCIE_3_0_i,
      MAXISCQTDATA(213) => n_657_PCIE_3_0_i,
      MAXISCQTDATA(212) => n_658_PCIE_3_0_i,
      MAXISCQTDATA(211) => n_659_PCIE_3_0_i,
      MAXISCQTDATA(210) => n_660_PCIE_3_0_i,
      MAXISCQTDATA(209) => n_661_PCIE_3_0_i,
      MAXISCQTDATA(208) => n_662_PCIE_3_0_i,
      MAXISCQTDATA(207) => n_663_PCIE_3_0_i,
      MAXISCQTDATA(206) => n_664_PCIE_3_0_i,
      MAXISCQTDATA(205) => n_665_PCIE_3_0_i,
      MAXISCQTDATA(204) => n_666_PCIE_3_0_i,
      MAXISCQTDATA(203) => n_667_PCIE_3_0_i,
      MAXISCQTDATA(202) => n_668_PCIE_3_0_i,
      MAXISCQTDATA(201) => n_669_PCIE_3_0_i,
      MAXISCQTDATA(200) => n_670_PCIE_3_0_i,
      MAXISCQTDATA(199) => n_671_PCIE_3_0_i,
      MAXISCQTDATA(198) => n_672_PCIE_3_0_i,
      MAXISCQTDATA(197) => n_673_PCIE_3_0_i,
      MAXISCQTDATA(196) => n_674_PCIE_3_0_i,
      MAXISCQTDATA(195) => n_675_PCIE_3_0_i,
      MAXISCQTDATA(194) => n_676_PCIE_3_0_i,
      MAXISCQTDATA(193) => n_677_PCIE_3_0_i,
      MAXISCQTDATA(192) => n_678_PCIE_3_0_i,
      MAXISCQTDATA(191) => n_679_PCIE_3_0_i,
      MAXISCQTDATA(190) => n_680_PCIE_3_0_i,
      MAXISCQTDATA(189) => n_681_PCIE_3_0_i,
      MAXISCQTDATA(188) => n_682_PCIE_3_0_i,
      MAXISCQTDATA(187) => n_683_PCIE_3_0_i,
      MAXISCQTDATA(186) => n_684_PCIE_3_0_i,
      MAXISCQTDATA(185) => n_685_PCIE_3_0_i,
      MAXISCQTDATA(184) => n_686_PCIE_3_0_i,
      MAXISCQTDATA(183) => n_687_PCIE_3_0_i,
      MAXISCQTDATA(182) => n_688_PCIE_3_0_i,
      MAXISCQTDATA(181) => n_689_PCIE_3_0_i,
      MAXISCQTDATA(180) => n_690_PCIE_3_0_i,
      MAXISCQTDATA(179) => n_691_PCIE_3_0_i,
      MAXISCQTDATA(178) => n_692_PCIE_3_0_i,
      MAXISCQTDATA(177) => n_693_PCIE_3_0_i,
      MAXISCQTDATA(176) => n_694_PCIE_3_0_i,
      MAXISCQTDATA(175) => n_695_PCIE_3_0_i,
      MAXISCQTDATA(174) => n_696_PCIE_3_0_i,
      MAXISCQTDATA(173) => n_697_PCIE_3_0_i,
      MAXISCQTDATA(172) => n_698_PCIE_3_0_i,
      MAXISCQTDATA(171) => n_699_PCIE_3_0_i,
      MAXISCQTDATA(170) => n_700_PCIE_3_0_i,
      MAXISCQTDATA(169) => n_701_PCIE_3_0_i,
      MAXISCQTDATA(168) => n_702_PCIE_3_0_i,
      MAXISCQTDATA(167) => n_703_PCIE_3_0_i,
      MAXISCQTDATA(166) => n_704_PCIE_3_0_i,
      MAXISCQTDATA(165) => n_705_PCIE_3_0_i,
      MAXISCQTDATA(164) => n_706_PCIE_3_0_i,
      MAXISCQTDATA(163) => n_707_PCIE_3_0_i,
      MAXISCQTDATA(162) => n_708_PCIE_3_0_i,
      MAXISCQTDATA(161) => n_709_PCIE_3_0_i,
      MAXISCQTDATA(160) => n_710_PCIE_3_0_i,
      MAXISCQTDATA(159) => n_711_PCIE_3_0_i,
      MAXISCQTDATA(158) => n_712_PCIE_3_0_i,
      MAXISCQTDATA(157) => n_713_PCIE_3_0_i,
      MAXISCQTDATA(156) => n_714_PCIE_3_0_i,
      MAXISCQTDATA(155) => n_715_PCIE_3_0_i,
      MAXISCQTDATA(154) => n_716_PCIE_3_0_i,
      MAXISCQTDATA(153) => n_717_PCIE_3_0_i,
      MAXISCQTDATA(152) => n_718_PCIE_3_0_i,
      MAXISCQTDATA(151) => n_719_PCIE_3_0_i,
      MAXISCQTDATA(150) => n_720_PCIE_3_0_i,
      MAXISCQTDATA(149) => n_721_PCIE_3_0_i,
      MAXISCQTDATA(148) => n_722_PCIE_3_0_i,
      MAXISCQTDATA(147) => n_723_PCIE_3_0_i,
      MAXISCQTDATA(146) => n_724_PCIE_3_0_i,
      MAXISCQTDATA(145) => n_725_PCIE_3_0_i,
      MAXISCQTDATA(144) => n_726_PCIE_3_0_i,
      MAXISCQTDATA(143) => n_727_PCIE_3_0_i,
      MAXISCQTDATA(142) => n_728_PCIE_3_0_i,
      MAXISCQTDATA(141) => n_729_PCIE_3_0_i,
      MAXISCQTDATA(140) => n_730_PCIE_3_0_i,
      MAXISCQTDATA(139) => n_731_PCIE_3_0_i,
      MAXISCQTDATA(138) => n_732_PCIE_3_0_i,
      MAXISCQTDATA(137) => n_733_PCIE_3_0_i,
      MAXISCQTDATA(136) => n_734_PCIE_3_0_i,
      MAXISCQTDATA(135) => n_735_PCIE_3_0_i,
      MAXISCQTDATA(134) => n_736_PCIE_3_0_i,
      MAXISCQTDATA(133) => n_737_PCIE_3_0_i,
      MAXISCQTDATA(132) => n_738_PCIE_3_0_i,
      MAXISCQTDATA(131) => n_739_PCIE_3_0_i,
      MAXISCQTDATA(130) => n_740_PCIE_3_0_i,
      MAXISCQTDATA(129) => n_741_PCIE_3_0_i,
      MAXISCQTDATA(128) => n_742_PCIE_3_0_i,
      MAXISCQTDATA(127 downto 0) => m_axis_cq_tdata(127 downto 0),
      MAXISCQTKEEP(7) => n_2101_PCIE_3_0_i,
      MAXISCQTKEEP(6) => n_2102_PCIE_3_0_i,
      MAXISCQTKEEP(5) => n_2103_PCIE_3_0_i,
      MAXISCQTKEEP(4) => n_2104_PCIE_3_0_i,
      MAXISCQTKEEP(3 downto 0) => m_axis_cq_tkeep(3 downto 0),
      MAXISCQTLAST => m_axis_cq_tlast,
      MAXISCQTREADY(21 downto 0) => m_axis_cq_tready(21 downto 0),
      MAXISCQTUSER(84 downto 0) => m_axis_cq_tuser(84 downto 0),
      MAXISCQTVALID => m_axis_cq_tvalid,
      MAXISRCTDATA(255) => n_871_PCIE_3_0_i,
      MAXISRCTDATA(254) => n_872_PCIE_3_0_i,
      MAXISRCTDATA(253) => n_873_PCIE_3_0_i,
      MAXISRCTDATA(252) => n_874_PCIE_3_0_i,
      MAXISRCTDATA(251) => n_875_PCIE_3_0_i,
      MAXISRCTDATA(250) => n_876_PCIE_3_0_i,
      MAXISRCTDATA(249) => n_877_PCIE_3_0_i,
      MAXISRCTDATA(248) => n_878_PCIE_3_0_i,
      MAXISRCTDATA(247) => n_879_PCIE_3_0_i,
      MAXISRCTDATA(246) => n_880_PCIE_3_0_i,
      MAXISRCTDATA(245) => n_881_PCIE_3_0_i,
      MAXISRCTDATA(244) => n_882_PCIE_3_0_i,
      MAXISRCTDATA(243) => n_883_PCIE_3_0_i,
      MAXISRCTDATA(242) => n_884_PCIE_3_0_i,
      MAXISRCTDATA(241) => n_885_PCIE_3_0_i,
      MAXISRCTDATA(240) => n_886_PCIE_3_0_i,
      MAXISRCTDATA(239) => n_887_PCIE_3_0_i,
      MAXISRCTDATA(238) => n_888_PCIE_3_0_i,
      MAXISRCTDATA(237) => n_889_PCIE_3_0_i,
      MAXISRCTDATA(236) => n_890_PCIE_3_0_i,
      MAXISRCTDATA(235) => n_891_PCIE_3_0_i,
      MAXISRCTDATA(234) => n_892_PCIE_3_0_i,
      MAXISRCTDATA(233) => n_893_PCIE_3_0_i,
      MAXISRCTDATA(232) => n_894_PCIE_3_0_i,
      MAXISRCTDATA(231) => n_895_PCIE_3_0_i,
      MAXISRCTDATA(230) => n_896_PCIE_3_0_i,
      MAXISRCTDATA(229) => n_897_PCIE_3_0_i,
      MAXISRCTDATA(228) => n_898_PCIE_3_0_i,
      MAXISRCTDATA(227) => n_899_PCIE_3_0_i,
      MAXISRCTDATA(226) => n_900_PCIE_3_0_i,
      MAXISRCTDATA(225) => n_901_PCIE_3_0_i,
      MAXISRCTDATA(224) => n_902_PCIE_3_0_i,
      MAXISRCTDATA(223) => n_903_PCIE_3_0_i,
      MAXISRCTDATA(222) => n_904_PCIE_3_0_i,
      MAXISRCTDATA(221) => n_905_PCIE_3_0_i,
      MAXISRCTDATA(220) => n_906_PCIE_3_0_i,
      MAXISRCTDATA(219) => n_907_PCIE_3_0_i,
      MAXISRCTDATA(218) => n_908_PCIE_3_0_i,
      MAXISRCTDATA(217) => n_909_PCIE_3_0_i,
      MAXISRCTDATA(216) => n_910_PCIE_3_0_i,
      MAXISRCTDATA(215) => n_911_PCIE_3_0_i,
      MAXISRCTDATA(214) => n_912_PCIE_3_0_i,
      MAXISRCTDATA(213) => n_913_PCIE_3_0_i,
      MAXISRCTDATA(212) => n_914_PCIE_3_0_i,
      MAXISRCTDATA(211) => n_915_PCIE_3_0_i,
      MAXISRCTDATA(210) => n_916_PCIE_3_0_i,
      MAXISRCTDATA(209) => n_917_PCIE_3_0_i,
      MAXISRCTDATA(208) => n_918_PCIE_3_0_i,
      MAXISRCTDATA(207) => n_919_PCIE_3_0_i,
      MAXISRCTDATA(206) => n_920_PCIE_3_0_i,
      MAXISRCTDATA(205) => n_921_PCIE_3_0_i,
      MAXISRCTDATA(204) => n_922_PCIE_3_0_i,
      MAXISRCTDATA(203) => n_923_PCIE_3_0_i,
      MAXISRCTDATA(202) => n_924_PCIE_3_0_i,
      MAXISRCTDATA(201) => n_925_PCIE_3_0_i,
      MAXISRCTDATA(200) => n_926_PCIE_3_0_i,
      MAXISRCTDATA(199) => n_927_PCIE_3_0_i,
      MAXISRCTDATA(198) => n_928_PCIE_3_0_i,
      MAXISRCTDATA(197) => n_929_PCIE_3_0_i,
      MAXISRCTDATA(196) => n_930_PCIE_3_0_i,
      MAXISRCTDATA(195) => n_931_PCIE_3_0_i,
      MAXISRCTDATA(194) => n_932_PCIE_3_0_i,
      MAXISRCTDATA(193) => n_933_PCIE_3_0_i,
      MAXISRCTDATA(192) => n_934_PCIE_3_0_i,
      MAXISRCTDATA(191) => n_935_PCIE_3_0_i,
      MAXISRCTDATA(190) => n_936_PCIE_3_0_i,
      MAXISRCTDATA(189) => n_937_PCIE_3_0_i,
      MAXISRCTDATA(188) => n_938_PCIE_3_0_i,
      MAXISRCTDATA(187) => n_939_PCIE_3_0_i,
      MAXISRCTDATA(186) => n_940_PCIE_3_0_i,
      MAXISRCTDATA(185) => n_941_PCIE_3_0_i,
      MAXISRCTDATA(184) => n_942_PCIE_3_0_i,
      MAXISRCTDATA(183) => n_943_PCIE_3_0_i,
      MAXISRCTDATA(182) => n_944_PCIE_3_0_i,
      MAXISRCTDATA(181) => n_945_PCIE_3_0_i,
      MAXISRCTDATA(180) => n_946_PCIE_3_0_i,
      MAXISRCTDATA(179) => n_947_PCIE_3_0_i,
      MAXISRCTDATA(178) => n_948_PCIE_3_0_i,
      MAXISRCTDATA(177) => n_949_PCIE_3_0_i,
      MAXISRCTDATA(176) => n_950_PCIE_3_0_i,
      MAXISRCTDATA(175) => n_951_PCIE_3_0_i,
      MAXISRCTDATA(174) => n_952_PCIE_3_0_i,
      MAXISRCTDATA(173) => n_953_PCIE_3_0_i,
      MAXISRCTDATA(172) => n_954_PCIE_3_0_i,
      MAXISRCTDATA(171) => n_955_PCIE_3_0_i,
      MAXISRCTDATA(170) => n_956_PCIE_3_0_i,
      MAXISRCTDATA(169) => n_957_PCIE_3_0_i,
      MAXISRCTDATA(168) => n_958_PCIE_3_0_i,
      MAXISRCTDATA(167) => n_959_PCIE_3_0_i,
      MAXISRCTDATA(166) => n_960_PCIE_3_0_i,
      MAXISRCTDATA(165) => n_961_PCIE_3_0_i,
      MAXISRCTDATA(164) => n_962_PCIE_3_0_i,
      MAXISRCTDATA(163) => n_963_PCIE_3_0_i,
      MAXISRCTDATA(162) => n_964_PCIE_3_0_i,
      MAXISRCTDATA(161) => n_965_PCIE_3_0_i,
      MAXISRCTDATA(160) => n_966_PCIE_3_0_i,
      MAXISRCTDATA(159) => n_967_PCIE_3_0_i,
      MAXISRCTDATA(158) => n_968_PCIE_3_0_i,
      MAXISRCTDATA(157) => n_969_PCIE_3_0_i,
      MAXISRCTDATA(156) => n_970_PCIE_3_0_i,
      MAXISRCTDATA(155) => n_971_PCIE_3_0_i,
      MAXISRCTDATA(154) => n_972_PCIE_3_0_i,
      MAXISRCTDATA(153) => n_973_PCIE_3_0_i,
      MAXISRCTDATA(152) => n_974_PCIE_3_0_i,
      MAXISRCTDATA(151) => n_975_PCIE_3_0_i,
      MAXISRCTDATA(150) => n_976_PCIE_3_0_i,
      MAXISRCTDATA(149) => n_977_PCIE_3_0_i,
      MAXISRCTDATA(148) => n_978_PCIE_3_0_i,
      MAXISRCTDATA(147) => n_979_PCIE_3_0_i,
      MAXISRCTDATA(146) => n_980_PCIE_3_0_i,
      MAXISRCTDATA(145) => n_981_PCIE_3_0_i,
      MAXISRCTDATA(144) => n_982_PCIE_3_0_i,
      MAXISRCTDATA(143) => n_983_PCIE_3_0_i,
      MAXISRCTDATA(142) => n_984_PCIE_3_0_i,
      MAXISRCTDATA(141) => n_985_PCIE_3_0_i,
      MAXISRCTDATA(140) => n_986_PCIE_3_0_i,
      MAXISRCTDATA(139) => n_987_PCIE_3_0_i,
      MAXISRCTDATA(138) => n_988_PCIE_3_0_i,
      MAXISRCTDATA(137) => n_989_PCIE_3_0_i,
      MAXISRCTDATA(136) => n_990_PCIE_3_0_i,
      MAXISRCTDATA(135) => n_991_PCIE_3_0_i,
      MAXISRCTDATA(134) => n_992_PCIE_3_0_i,
      MAXISRCTDATA(133) => n_993_PCIE_3_0_i,
      MAXISRCTDATA(132) => n_994_PCIE_3_0_i,
      MAXISRCTDATA(131) => n_995_PCIE_3_0_i,
      MAXISRCTDATA(130) => n_996_PCIE_3_0_i,
      MAXISRCTDATA(129) => n_997_PCIE_3_0_i,
      MAXISRCTDATA(128) => n_998_PCIE_3_0_i,
      MAXISRCTDATA(127 downto 0) => m_axis_rc_tdata(127 downto 0),
      MAXISRCTKEEP(7) => n_2109_PCIE_3_0_i,
      MAXISRCTKEEP(6) => n_2110_PCIE_3_0_i,
      MAXISRCTKEEP(5) => n_2111_PCIE_3_0_i,
      MAXISRCTKEEP(4) => n_2112_PCIE_3_0_i,
      MAXISRCTKEEP(3 downto 0) => m_axis_rc_tkeep(3 downto 0),
      MAXISRCTLAST => m_axis_rc_tlast,
      MAXISRCTREADY(21 downto 0) => m_axis_rc_tready(21 downto 0),
      MAXISRCTUSER(74 downto 0) => m_axis_rc_tuser(74 downto 0),
      MAXISRCTVALID => m_axis_rc_tvalid,
      MGMTRESETN => mgmt_reset_n,
      MGMTSTICKYRESETN => mgmt_sticky_reset_n,
      MICOMPLETIONRAMREADADDRESSAL(9 downto 0) => MICOMPLETIONRAMREADADDRESSAL(9 downto 0),
      MICOMPLETIONRAMREADADDRESSAU(9 downto 0) => MICOMPLETIONRAMREADADDRESSAU(9 downto 0),
      MICOMPLETIONRAMREADADDRESSBL(9 downto 0) => MICOMPLETIONRAMREADADDRESSBL(9 downto 0),
      MICOMPLETIONRAMREADADDRESSBU(9 downto 0) => MICOMPLETIONRAMREADADDRESSBU(9 downto 0),
      MICOMPLETIONRAMREADDATA(143) => mim_cpl_rdop(15),
      MICOMPLETIONRAMREADDATA(142 downto 135) => mim_cpl_rdata(127 downto 120),
      MICOMPLETIONRAMREADDATA(134) => mim_cpl_rdop(14),
      MICOMPLETIONRAMREADDATA(133 downto 126) => mim_cpl_rdata(119 downto 112),
      MICOMPLETIONRAMREADDATA(125) => mim_cpl_rdop(13),
      MICOMPLETIONRAMREADDATA(124 downto 117) => mim_cpl_rdata(111 downto 104),
      MICOMPLETIONRAMREADDATA(116) => mim_cpl_rdop(12),
      MICOMPLETIONRAMREADDATA(115 downto 108) => mim_cpl_rdata(103 downto 96),
      MICOMPLETIONRAMREADDATA(107) => mim_cpl_rdop(11),
      MICOMPLETIONRAMREADDATA(106 downto 99) => mim_cpl_rdata(95 downto 88),
      MICOMPLETIONRAMREADDATA(98) => mim_cpl_rdop(10),
      MICOMPLETIONRAMREADDATA(97 downto 90) => mim_cpl_rdata(87 downto 80),
      MICOMPLETIONRAMREADDATA(89) => mim_cpl_rdop(9),
      MICOMPLETIONRAMREADDATA(88 downto 81) => mim_cpl_rdata(79 downto 72),
      MICOMPLETIONRAMREADDATA(80) => mim_cpl_rdop(8),
      MICOMPLETIONRAMREADDATA(79 downto 72) => mim_cpl_rdata(71 downto 64),
      MICOMPLETIONRAMREADDATA(71) => mim_cpl_rdop(7),
      MICOMPLETIONRAMREADDATA(70 downto 63) => mim_cpl_rdata(63 downto 56),
      MICOMPLETIONRAMREADDATA(62) => mim_cpl_rdop(6),
      MICOMPLETIONRAMREADDATA(61 downto 54) => mim_cpl_rdata(55 downto 48),
      MICOMPLETIONRAMREADDATA(53) => mim_cpl_rdop(5),
      MICOMPLETIONRAMREADDATA(52 downto 45) => mim_cpl_rdata(47 downto 40),
      MICOMPLETIONRAMREADDATA(44) => mim_cpl_rdop(4),
      MICOMPLETIONRAMREADDATA(43 downto 36) => mim_cpl_rdata(39 downto 32),
      MICOMPLETIONRAMREADDATA(35) => mim_cpl_rdop(3),
      MICOMPLETIONRAMREADDATA(34 downto 27) => mim_cpl_rdata(31 downto 24),
      MICOMPLETIONRAMREADDATA(26) => mim_cpl_rdop(2),
      MICOMPLETIONRAMREADDATA(25 downto 18) => mim_cpl_rdata(23 downto 16),
      MICOMPLETIONRAMREADDATA(17) => mim_cpl_rdop(1),
      MICOMPLETIONRAMREADDATA(16 downto 9) => mim_cpl_rdata(15 downto 8),
      MICOMPLETIONRAMREADDATA(8) => mim_cpl_rdop(0),
      MICOMPLETIONRAMREADDATA(7 downto 0) => mim_cpl_rdata(7 downto 0),
      MICOMPLETIONRAMREADENABLEL(3 downto 0) => MICOMPLETIONRAMREADENABLEL(3 downto 0),
      MICOMPLETIONRAMREADENABLEU(3 downto 0) => MICOMPLETIONRAMREADENABLEU(3 downto 0),
      MICOMPLETIONRAMWRITEADDRESSAL(9 downto 0) => MICOMPLETIONRAMWRITEADDRESSAL(9 downto 0),
      MICOMPLETIONRAMWRITEADDRESSAU(9 downto 0) => MICOMPLETIONRAMWRITEADDRESSAU(9 downto 0),
      MICOMPLETIONRAMWRITEADDRESSBL(9 downto 0) => MICOMPLETIONRAMWRITEADDRESSBL(9 downto 0),
      MICOMPLETIONRAMWRITEADDRESSBU(9 downto 0) => MICOMPLETIONRAMWRITEADDRESSBU(9 downto 0),
      MICOMPLETIONRAMWRITEDATAL(71 downto 0) => MICOMPLETIONRAMWRITEDATAL(71 downto 0),
      MICOMPLETIONRAMWRITEDATAU(71 downto 0) => MICOMPLETIONRAMWRITEDATAU(71 downto 0),
      MICOMPLETIONRAMWRITEENABLEL(3 downto 0) => MICOMPLETIONRAMWRITEENABLEL(3 downto 0),
      MICOMPLETIONRAMWRITEENABLEU(3 downto 0) => MICOMPLETIONRAMWRITEENABLEU(3 downto 0),
      MIREPLAYRAMADDRESS(8 downto 0) => MIREPLAYRAMADDRESS(8 downto 0),
      MIREPLAYRAMREADDATA(143) => mim_rep_rdop(15),
      MIREPLAYRAMREADDATA(142 downto 135) => mim_rep_rdata(127 downto 120),
      MIREPLAYRAMREADDATA(134) => mim_rep_rdop(14),
      MIREPLAYRAMREADDATA(133 downto 126) => mim_rep_rdata(119 downto 112),
      MIREPLAYRAMREADDATA(125) => mim_rep_rdop(13),
      MIREPLAYRAMREADDATA(124 downto 117) => mim_rep_rdata(111 downto 104),
      MIREPLAYRAMREADDATA(116) => mim_rep_rdop(12),
      MIREPLAYRAMREADDATA(115 downto 108) => mim_rep_rdata(103 downto 96),
      MIREPLAYRAMREADDATA(107) => mim_rep_rdop(11),
      MIREPLAYRAMREADDATA(106 downto 99) => mim_rep_rdata(95 downto 88),
      MIREPLAYRAMREADDATA(98) => mim_rep_rdop(10),
      MIREPLAYRAMREADDATA(97 downto 90) => mim_rep_rdata(87 downto 80),
      MIREPLAYRAMREADDATA(89) => mim_rep_rdop(9),
      MIREPLAYRAMREADDATA(88 downto 81) => mim_rep_rdata(79 downto 72),
      MIREPLAYRAMREADDATA(80) => mim_rep_rdop(8),
      MIREPLAYRAMREADDATA(79 downto 72) => mim_rep_rdata(71 downto 64),
      MIREPLAYRAMREADDATA(71) => mim_rep_rdop(7),
      MIREPLAYRAMREADDATA(70 downto 63) => mim_rep_rdata(63 downto 56),
      MIREPLAYRAMREADDATA(62) => mim_rep_rdop(6),
      MIREPLAYRAMREADDATA(61 downto 54) => mim_rep_rdata(55 downto 48),
      MIREPLAYRAMREADDATA(53) => mim_rep_rdop(5),
      MIREPLAYRAMREADDATA(52 downto 45) => mim_rep_rdata(47 downto 40),
      MIREPLAYRAMREADDATA(44) => mim_rep_rdop(4),
      MIREPLAYRAMREADDATA(43 downto 36) => mim_rep_rdata(39 downto 32),
      MIREPLAYRAMREADDATA(35) => mim_rep_rdop(3),
      MIREPLAYRAMREADDATA(34 downto 27) => mim_rep_rdata(31 downto 24),
      MIREPLAYRAMREADDATA(26) => mim_rep_rdop(2),
      MIREPLAYRAMREADDATA(25 downto 18) => mim_rep_rdata(23 downto 16),
      MIREPLAYRAMREADDATA(17) => mim_rep_rdop(1),
      MIREPLAYRAMREADDATA(16 downto 9) => mim_rep_rdata(15 downto 8),
      MIREPLAYRAMREADDATA(8) => mim_rep_rdop(0),
      MIREPLAYRAMREADDATA(7 downto 0) => mim_rep_rdata(7 downto 0),
      MIREPLAYRAMREADENABLE(1 downto 0) => NLW_PCIE_3_0_i_MIREPLAYRAMREADENABLE_UNCONNECTED(1 downto 0),
      MIREPLAYRAMWRITEDATA(143 downto 0) => MIREPLAYRAMWRITEDATA(143 downto 0),
      MIREPLAYRAMWRITEENABLE(1 downto 0) => MIREPLAYRAMWRITEENABLE(1 downto 0),
      MIREQUESTRAMREADADDRESSA(8 downto 0) => MIREQUESTRAMREADADDRESSA(8 downto 0),
      MIREQUESTRAMREADADDRESSB(8 downto 0) => MIREQUESTRAMREADADDRESSB(8 downto 0),
      MIREQUESTRAMREADDATA(143) => mim_req_rdop(15),
      MIREQUESTRAMREADDATA(142 downto 135) => mim_req_rdata(127 downto 120),
      MIREQUESTRAMREADDATA(134) => mim_req_rdop(14),
      MIREQUESTRAMREADDATA(133 downto 126) => mim_req_rdata(119 downto 112),
      MIREQUESTRAMREADDATA(125) => mim_req_rdop(13),
      MIREQUESTRAMREADDATA(124 downto 117) => mim_req_rdata(111 downto 104),
      MIREQUESTRAMREADDATA(116) => mim_req_rdop(12),
      MIREQUESTRAMREADDATA(115 downto 108) => mim_req_rdata(103 downto 96),
      MIREQUESTRAMREADDATA(107) => mim_req_rdop(11),
      MIREQUESTRAMREADDATA(106 downto 99) => mim_req_rdata(95 downto 88),
      MIREQUESTRAMREADDATA(98) => mim_req_rdop(10),
      MIREQUESTRAMREADDATA(97 downto 90) => mim_req_rdata(87 downto 80),
      MIREQUESTRAMREADDATA(89) => mim_req_rdop(9),
      MIREQUESTRAMREADDATA(88 downto 81) => mim_req_rdata(79 downto 72),
      MIREQUESTRAMREADDATA(80) => mim_req_rdop(8),
      MIREQUESTRAMREADDATA(79 downto 72) => mim_req_rdata(71 downto 64),
      MIREQUESTRAMREADDATA(71) => mim_req_rdop(7),
      MIREQUESTRAMREADDATA(70 downto 63) => mim_req_rdata(63 downto 56),
      MIREQUESTRAMREADDATA(62) => mim_req_rdop(6),
      MIREQUESTRAMREADDATA(61 downto 54) => mim_req_rdata(55 downto 48),
      MIREQUESTRAMREADDATA(53) => mim_req_rdop(5),
      MIREQUESTRAMREADDATA(52 downto 45) => mim_req_rdata(47 downto 40),
      MIREQUESTRAMREADDATA(44) => mim_req_rdop(4),
      MIREQUESTRAMREADDATA(43 downto 36) => mim_req_rdata(39 downto 32),
      MIREQUESTRAMREADDATA(35) => mim_req_rdop(3),
      MIREQUESTRAMREADDATA(34 downto 27) => mim_req_rdata(31 downto 24),
      MIREQUESTRAMREADDATA(26) => mim_req_rdop(2),
      MIREQUESTRAMREADDATA(25 downto 18) => mim_req_rdata(23 downto 16),
      MIREQUESTRAMREADDATA(17) => mim_req_rdop(1),
      MIREQUESTRAMREADDATA(16 downto 9) => mim_req_rdata(15 downto 8),
      MIREQUESTRAMREADDATA(8) => mim_req_rdop(0),
      MIREQUESTRAMREADDATA(7 downto 0) => mim_req_rdata(7 downto 0),
      MIREQUESTRAMREADENABLE(3 downto 0) => MIREQUESTRAMREADENABLE(3 downto 0),
      MIREQUESTRAMWRITEADDRESSA(8 downto 0) => MIREQUESTRAMWRITEADDRESSA(8 downto 0),
      MIREQUESTRAMWRITEADDRESSB(8 downto 0) => MIREQUESTRAMWRITEADDRESSB(8 downto 0),
      MIREQUESTRAMWRITEDATA(143 downto 0) => MIREQUESTRAMWRITEDATA(143 downto 0),
      MIREQUESTRAMWRITEENABLE(3 downto 0) => MIREQUESTRAMWRITEENABLE(3 downto 0),
      PCIECQNPREQ => pcie_cq_np_req,
      PCIECQNPREQCOUNT(5 downto 0) => pcie_cq_np_req_count(5 downto 0),
      PCIERQSEQNUM(3 downto 0) => pcie_rq_seq_num(3 downto 0),
      PCIERQSEQNUMVLD => pcie_rq_seq_num_vld,
      PCIERQTAG(5 downto 0) => pcie_rq_tag(5 downto 0),
      PCIERQTAGAV(1 downto 0) => NLW_PCIE_3_0_i_PCIERQTAGAV_UNCONNECTED(1 downto 0),
      PCIERQTAGVLD => pcie_rq_tag_vld,
      PCIETFCNPDAV(1 downto 0) => pcie_tfc_npd_av(1 downto 0),
      PCIETFCNPHAV(1 downto 0) => pcie_tfc_nph_av(1 downto 0),
      PIPECLK => int_oobclk_out,
      PIPEEQFS(5) => '1',
      PIPEEQFS(4) => '0',
      PIPEEQFS(3) => '1',
      PIPEEQFS(2) => '0',
      PIPEEQFS(1) => '0',
      PIPEEQFS(0) => '0',
      PIPEEQLF(5) => '0',
      PIPEEQLF(4) => '0',
      PIPEEQLF(3) => '1',
      PIPEEQLF(2) => '1',
      PIPEEQLF(1) => '1',
      PIPEEQLF(0) => '1',
      PIPERESETN => pipe_reset_n,
      PIPERX0CHARISK(1 downto 0) => PIPE_RXDATAK(1 downto 0),
      PIPERX0DATA(31 downto 0) => PIPERX0DATA(31 downto 0),
      PIPERX0DATAVALID => '0',
      PIPERX0ELECIDLE => PIPE_RXELECIDLE(0),
      PIPERX0EQCONTROL(1 downto 0) => PIPERX0EQCONTROL(1 downto 0),
      PIPERX0EQDONE => PIPE_RXEQ_DONE(0),
      PIPERX0EQLPADAPTDONE => pipe_rx0_eq_adapt_done,
      PIPERX0EQLPLFFS(5 downto 0) => PIPE_RXEQ_LFFS(5 downto 0),
      PIPERX0EQLPLFFSSEL => pipe_rx0_eq_lffs_sel,
      PIPERX0EQLPNEWTXCOEFFORPRESET(17 downto 0) => PIPERX0EQLPNEWTXCOEFFORPRESET(17 downto 0),
      PIPERX0EQLPTXPRESET(3 downto 0) => PIPE_RXEQ_TXPRESET(3 downto 0),
      PIPERX0EQPRESET(2 downto 0) => PIPE_RXEQ_PRESET(2 downto 0),
      PIPERX0PHYSTATUS => pipe_rx0_phy_status,
      PIPERX0POLARITY => PIPE_RXPOLARITY(0),
      PIPERX0STARTBLOCK => '0',
      PIPERX0STATUS(2 downto 0) => pipe_rxstatus(2 downto 0),
      PIPERX0SYNCHEADER(1) => '0',
      PIPERX0SYNCHEADER(0) => '0',
      PIPERX0VALID => pipe_rx0_valid,
      PIPERX1CHARISK(1 downto 0) => PIPE_RXDATAK(3 downto 2),
      PIPERX1DATA(31 downto 0) => PIPERX1DATA(31 downto 0),
      PIPERX1DATAVALID => '0',
      PIPERX1ELECIDLE => PIPE_RXELECIDLE(1),
      PIPERX1EQCONTROL(1 downto 0) => PIPERX1EQCONTROL(1 downto 0),
      PIPERX1EQDONE => PIPE_RXEQ_DONE(1),
      PIPERX1EQLPADAPTDONE => pipe_rx1_eq_adapt_done,
      PIPERX1EQLPLFFS(5 downto 0) => PIPE_RXEQ_LFFS(11 downto 6),
      PIPERX1EQLPLFFSSEL => pipe_rx1_eq_lffs_sel,
      PIPERX1EQLPNEWTXCOEFFORPRESET(17 downto 0) => PIPERX1EQLPNEWTXCOEFFORPRESET(17 downto 0),
      PIPERX1EQLPTXPRESET(3 downto 0) => PIPE_RXEQ_TXPRESET(7 downto 4),
      PIPERX1EQPRESET(2 downto 0) => PIPE_RXEQ_PRESET(5 downto 3),
      PIPERX1PHYSTATUS => pipe_rx1_phy_status,
      PIPERX1POLARITY => PIPE_RXPOLARITY(1),
      PIPERX1STARTBLOCK => '0',
      PIPERX1STATUS(2 downto 0) => pipe_rxstatus(5 downto 3),
      PIPERX1SYNCHEADER(1) => '0',
      PIPERX1SYNCHEADER(0) => '0',
      PIPERX1VALID => pipe_rx1_valid,
      PIPERX2CHARISK(1 downto 0) => PIPE_RXDATAK(5 downto 4),
      PIPERX2DATA(31 downto 0) => PIPERX2DATA(31 downto 0),
      PIPERX2DATAVALID => '0',
      PIPERX2ELECIDLE => PIPE_RXELECIDLE(2),
      PIPERX2EQCONTROL(1 downto 0) => PIPERX2EQCONTROL(1 downto 0),
      PIPERX2EQDONE => PIPE_RXEQ_DONE(2),
      PIPERX2EQLPADAPTDONE => pipe_rx2_eq_adapt_done,
      PIPERX2EQLPLFFS(5 downto 0) => PIPE_RXEQ_LFFS(17 downto 12),
      PIPERX2EQLPLFFSSEL => pipe_rx2_eq_lffs_sel,
      PIPERX2EQLPNEWTXCOEFFORPRESET(17 downto 0) => PIPERX2EQLPNEWTXCOEFFORPRESET(17 downto 0),
      PIPERX2EQLPTXPRESET(3 downto 0) => PIPE_RXEQ_TXPRESET(11 downto 8),
      PIPERX2EQPRESET(2 downto 0) => PIPE_RXEQ_PRESET(8 downto 6),
      PIPERX2PHYSTATUS => pipe_rx2_phy_status,
      PIPERX2POLARITY => PIPE_RXPOLARITY(2),
      PIPERX2STARTBLOCK => '0',
      PIPERX2STATUS(2 downto 0) => pipe_rxstatus(8 downto 6),
      PIPERX2SYNCHEADER(1) => '0',
      PIPERX2SYNCHEADER(0) => '0',
      PIPERX2VALID => pipe_rx2_valid,
      PIPERX3CHARISK(1 downto 0) => PIPE_RXDATAK(7 downto 6),
      PIPERX3DATA(31 downto 0) => PIPERX3DATA(31 downto 0),
      PIPERX3DATAVALID => '0',
      PIPERX3ELECIDLE => PIPE_RXELECIDLE(3),
      PIPERX3EQCONTROL(1 downto 0) => PIPERX3EQCONTROL(1 downto 0),
      PIPERX3EQDONE => PIPE_RXEQ_DONE(3),
      PIPERX3EQLPADAPTDONE => pipe_rx3_eq_adapt_done,
      PIPERX3EQLPLFFS(5 downto 0) => PIPE_RXEQ_LFFS(23 downto 18),
      PIPERX3EQLPLFFSSEL => pipe_rx3_eq_lffs_sel,
      PIPERX3EQLPNEWTXCOEFFORPRESET(17 downto 0) => PIPERX3EQLPNEWTXCOEFFORPRESET(17 downto 0),
      PIPERX3EQLPTXPRESET(3 downto 0) => PIPE_RXEQ_TXPRESET(15 downto 12),
      PIPERX3EQPRESET(2 downto 0) => PIPE_RXEQ_PRESET(11 downto 9),
      PIPERX3PHYSTATUS => pipe_rx3_phy_status,
      PIPERX3POLARITY => PIPE_RXPOLARITY(3),
      PIPERX3STARTBLOCK => '0',
      PIPERX3STATUS(2 downto 0) => pipe_rxstatus(11 downto 9),
      PIPERX3SYNCHEADER(1) => '0',
      PIPERX3SYNCHEADER(0) => '0',
      PIPERX3VALID => pipe_rx3_valid,
      PIPERX4CHARISK(1) => '0',
      PIPERX4CHARISK(0) => '0',
      PIPERX4DATA(31 downto 0) => PIPERX6DATA(31 downto 0),
      PIPERX4DATAVALID => '0',
      PIPERX4ELECIDLE => '1',
      PIPERX4EQCONTROL(1 downto 0) => pipe_rx4_eqcontrol_pcie(1 downto 0),
      PIPERX4EQDONE => '0',
      PIPERX4EQLPADAPTDONE => '0',
      PIPERX4EQLPLFFS(5 downto 0) => pipe_rx4_eqlp_lffs(5 downto 0),
      PIPERX4EQLPLFFSSEL => '0',
      PIPERX4EQLPNEWTXCOEFFORPRESET(17) => '0',
      PIPERX4EQLPNEWTXCOEFFORPRESET(16) => '0',
      PIPERX4EQLPNEWTXCOEFFORPRESET(15) => '0',
      PIPERX4EQLPNEWTXCOEFFORPRESET(14) => '0',
      PIPERX4EQLPNEWTXCOEFFORPRESET(13) => '0',
      PIPERX4EQLPNEWTXCOEFFORPRESET(12) => '0',
      PIPERX4EQLPNEWTXCOEFFORPRESET(11) => '0',
      PIPERX4EQLPNEWTXCOEFFORPRESET(10) => '0',
      PIPERX4EQLPNEWTXCOEFFORPRESET(9) => '0',
      PIPERX4EQLPNEWTXCOEFFORPRESET(8) => '0',
      PIPERX4EQLPNEWTXCOEFFORPRESET(7) => '0',
      PIPERX4EQLPNEWTXCOEFFORPRESET(6) => '0',
      PIPERX4EQLPNEWTXCOEFFORPRESET(5) => '0',
      PIPERX4EQLPNEWTXCOEFFORPRESET(4) => '0',
      PIPERX4EQLPNEWTXCOEFFORPRESET(3) => '0',
      PIPERX4EQLPNEWTXCOEFFORPRESET(2) => '0',
      PIPERX4EQLPNEWTXCOEFFORPRESET(1) => '0',
      PIPERX4EQLPNEWTXCOEFFORPRESET(0) => '0',
      PIPERX4EQLPTXPRESET(3 downto 0) => pipe_rx4_eqlp_txpreset(3 downto 0),
      PIPERX4EQPRESET(2 downto 0) => pipe_rx4_eqpreset(2 downto 0),
      PIPERX4PHYSTATUS => '0',
      PIPERX4POLARITY => pipe_rx4_polarity,
      PIPERX4STARTBLOCK => '0',
      PIPERX4STATUS(2) => '0',
      PIPERX4STATUS(1) => '0',
      PIPERX4STATUS(0) => '0',
      PIPERX4SYNCHEADER(1) => '0',
      PIPERX4SYNCHEADER(0) => '0',
      PIPERX4VALID => '0',
      PIPERX5CHARISK(1) => '0',
      PIPERX5CHARISK(0) => '0',
      PIPERX5DATA(31 downto 0) => PIPERX6DATA(31 downto 0),
      PIPERX5DATAVALID => '0',
      PIPERX5ELECIDLE => '1',
      PIPERX5EQCONTROL(1 downto 0) => pipe_rx5_eqcontrol_pcie(1 downto 0),
      PIPERX5EQDONE => '0',
      PIPERX5EQLPADAPTDONE => '0',
      PIPERX5EQLPLFFS(5 downto 0) => pipe_rx5_eqlp_lffs(5 downto 0),
      PIPERX5EQLPLFFSSEL => '0',
      PIPERX5EQLPNEWTXCOEFFORPRESET(17) => '0',
      PIPERX5EQLPNEWTXCOEFFORPRESET(16) => '0',
      PIPERX5EQLPNEWTXCOEFFORPRESET(15) => '0',
      PIPERX5EQLPNEWTXCOEFFORPRESET(14) => '0',
      PIPERX5EQLPNEWTXCOEFFORPRESET(13) => '0',
      PIPERX5EQLPNEWTXCOEFFORPRESET(12) => '0',
      PIPERX5EQLPNEWTXCOEFFORPRESET(11) => '0',
      PIPERX5EQLPNEWTXCOEFFORPRESET(10) => '0',
      PIPERX5EQLPNEWTXCOEFFORPRESET(9) => '0',
      PIPERX5EQLPNEWTXCOEFFORPRESET(8) => '0',
      PIPERX5EQLPNEWTXCOEFFORPRESET(7) => '0',
      PIPERX5EQLPNEWTXCOEFFORPRESET(6) => '0',
      PIPERX5EQLPNEWTXCOEFFORPRESET(5) => '0',
      PIPERX5EQLPNEWTXCOEFFORPRESET(4) => '0',
      PIPERX5EQLPNEWTXCOEFFORPRESET(3) => '0',
      PIPERX5EQLPNEWTXCOEFFORPRESET(2) => '0',
      PIPERX5EQLPNEWTXCOEFFORPRESET(1) => '0',
      PIPERX5EQLPNEWTXCOEFFORPRESET(0) => '0',
      PIPERX5EQLPTXPRESET(3 downto 0) => pipe_rx5_eqlp_txpreset(3 downto 0),
      PIPERX5EQPRESET(2 downto 0) => pipe_rx5_eqpreset(2 downto 0),
      PIPERX5PHYSTATUS => '0',
      PIPERX5POLARITY => pipe_rx5_polarity,
      PIPERX5STARTBLOCK => '0',
      PIPERX5STATUS(2) => '0',
      PIPERX5STATUS(1) => '0',
      PIPERX5STATUS(0) => '0',
      PIPERX5SYNCHEADER(1) => '0',
      PIPERX5SYNCHEADER(0) => '0',
      PIPERX5VALID => '0',
      PIPERX6CHARISK(1) => '0',
      PIPERX6CHARISK(0) => '0',
      PIPERX6DATA(31 downto 0) => PIPERX6DATA(31 downto 0),
      PIPERX6DATAVALID => '0',
      PIPERX6ELECIDLE => '1',
      PIPERX6EQCONTROL(1 downto 0) => pipe_rx6_eqcontrol_pcie(1 downto 0),
      PIPERX6EQDONE => '0',
      PIPERX6EQLPADAPTDONE => '0',
      PIPERX6EQLPLFFS(5 downto 0) => pipe_rx6_eqlp_lffs(5 downto 0),
      PIPERX6EQLPLFFSSEL => '0',
      PIPERX6EQLPNEWTXCOEFFORPRESET(17) => '0',
      PIPERX6EQLPNEWTXCOEFFORPRESET(16) => '0',
      PIPERX6EQLPNEWTXCOEFFORPRESET(15) => '0',
      PIPERX6EQLPNEWTXCOEFFORPRESET(14) => '0',
      PIPERX6EQLPNEWTXCOEFFORPRESET(13) => '0',
      PIPERX6EQLPNEWTXCOEFFORPRESET(12) => '0',
      PIPERX6EQLPNEWTXCOEFFORPRESET(11) => '0',
      PIPERX6EQLPNEWTXCOEFFORPRESET(10) => '0',
      PIPERX6EQLPNEWTXCOEFFORPRESET(9) => '0',
      PIPERX6EQLPNEWTXCOEFFORPRESET(8) => '0',
      PIPERX6EQLPNEWTXCOEFFORPRESET(7) => '0',
      PIPERX6EQLPNEWTXCOEFFORPRESET(6) => '0',
      PIPERX6EQLPNEWTXCOEFFORPRESET(5) => '0',
      PIPERX6EQLPNEWTXCOEFFORPRESET(4) => '0',
      PIPERX6EQLPNEWTXCOEFFORPRESET(3) => '0',
      PIPERX6EQLPNEWTXCOEFFORPRESET(2) => '0',
      PIPERX6EQLPNEWTXCOEFFORPRESET(1) => '0',
      PIPERX6EQLPNEWTXCOEFFORPRESET(0) => '0',
      PIPERX6EQLPTXPRESET(3 downto 0) => pipe_rx6_eqlp_txpreset(3 downto 0),
      PIPERX6EQPRESET(2 downto 0) => pipe_rx6_eqpreset(2 downto 0),
      PIPERX6PHYSTATUS => '0',
      PIPERX6POLARITY => pipe_rx6_polarity,
      PIPERX6STARTBLOCK => '0',
      PIPERX6STATUS(2) => '0',
      PIPERX6STATUS(1) => '0',
      PIPERX6STATUS(0) => '0',
      PIPERX6SYNCHEADER(1) => '0',
      PIPERX6SYNCHEADER(0) => '0',
      PIPERX6VALID => '0',
      PIPERX7CHARISK(1) => '0',
      PIPERX7CHARISK(0) => '0',
      PIPERX7DATA(31 downto 0) => PIPERX6DATA(31 downto 0),
      PIPERX7DATAVALID => '0',
      PIPERX7ELECIDLE => '1',
      PIPERX7EQCONTROL(1 downto 0) => pipe_rx7_eqcontrol_pcie(1 downto 0),
      PIPERX7EQDONE => '0',
      PIPERX7EQLPADAPTDONE => '0',
      PIPERX7EQLPLFFS(5 downto 0) => pipe_rx7_eqlp_lffs(5 downto 0),
      PIPERX7EQLPLFFSSEL => '0',
      PIPERX7EQLPNEWTXCOEFFORPRESET(17) => '0',
      PIPERX7EQLPNEWTXCOEFFORPRESET(16) => '0',
      PIPERX7EQLPNEWTXCOEFFORPRESET(15) => '0',
      PIPERX7EQLPNEWTXCOEFFORPRESET(14) => '0',
      PIPERX7EQLPNEWTXCOEFFORPRESET(13) => '0',
      PIPERX7EQLPNEWTXCOEFFORPRESET(12) => '0',
      PIPERX7EQLPNEWTXCOEFFORPRESET(11) => '0',
      PIPERX7EQLPNEWTXCOEFFORPRESET(10) => '0',
      PIPERX7EQLPNEWTXCOEFFORPRESET(9) => '0',
      PIPERX7EQLPNEWTXCOEFFORPRESET(8) => '0',
      PIPERX7EQLPNEWTXCOEFFORPRESET(7) => '0',
      PIPERX7EQLPNEWTXCOEFFORPRESET(6) => '0',
      PIPERX7EQLPNEWTXCOEFFORPRESET(5) => '0',
      PIPERX7EQLPNEWTXCOEFFORPRESET(4) => '0',
      PIPERX7EQLPNEWTXCOEFFORPRESET(3) => '0',
      PIPERX7EQLPNEWTXCOEFFORPRESET(2) => '0',
      PIPERX7EQLPNEWTXCOEFFORPRESET(1) => '0',
      PIPERX7EQLPNEWTXCOEFFORPRESET(0) => '0',
      PIPERX7EQLPTXPRESET(3 downto 0) => pipe_rx7_eqlp_txpreset(3 downto 0),
      PIPERX7EQPRESET(2 downto 0) => pipe_rx7_eqpreset(2 downto 0),
      PIPERX7PHYSTATUS => '0',
      PIPERX7POLARITY => pipe_rx7_polarity,
      PIPERX7STARTBLOCK => '0',
      PIPERX7STATUS(2) => '0',
      PIPERX7STATUS(1) => '0',
      PIPERX7STATUS(0) => '0',
      PIPERX7SYNCHEADER(1) => '0',
      PIPERX7SYNCHEADER(0) => '0',
      PIPERX7VALID => '0',
      PIPETX0CHARISK(1 downto 0) => PIPE_TXDATAK(1 downto 0),
      PIPETX0COMPLIANCE => PIPE_TXCOMPLIANCE(0),
      PIPETX0DATA(31 downto 0) => PIPE_TXDATA(31 downto 0),
      PIPETX0DATAVALID => n_45_PCIE_3_0_i,
      PIPETX0ELECIDLE => PIPE_TXELECIDLE(0),
      PIPETX0EQCOEFF(17) => '0',
      PIPETX0EQCOEFF(16 downto 6) => PIPE_TXEQ_COEFF(15 downto 5),
      PIPETX0EQCOEFF(5) => '0',
      PIPETX0EQCOEFF(4 downto 0) => PIPE_TXEQ_COEFF(4 downto 0),
      PIPETX0EQCONTROL(1 downto 0) => PIPE_TXEQ_CONTROL(1 downto 0),
      PIPETX0EQDEEMPH(5 downto 0) => PIPE_TXEQ_DEEMPH(5 downto 0),
      PIPETX0EQDONE => PIPE_TXEQ_DONE(0),
      PIPETX0EQPRESET(3 downto 0) => PIPE_TXEQ_PRESET(3 downto 0),
      PIPETX0POWERDOWN(1 downto 0) => PIPE_POWERDOWN(1 downto 0),
      PIPETX0STARTBLOCK => n_47_PCIE_3_0_i,
      PIPETX0SYNCHEADER(1) => n_553_PCIE_3_0_i,
      PIPETX0SYNCHEADER(0) => n_554_PCIE_3_0_i,
      PIPETX1CHARISK(1 downto 0) => PIPE_TXDATAK(3 downto 2),
      PIPETX1COMPLIANCE => PIPE_TXCOMPLIANCE(1),
      PIPETX1DATA(31 downto 0) => PIPE_TXDATA(63 downto 32),
      PIPETX1DATAVALID => n_49_PCIE_3_0_i,
      PIPETX1ELECIDLE => PIPE_TXELECIDLE(1),
      PIPETX1EQCOEFF(17) => '0',
      PIPETX1EQCOEFF(16 downto 6) => PIPE_TXEQ_COEFF(31 downto 21),
      PIPETX1EQCOEFF(5) => '0',
      PIPETX1EQCOEFF(4 downto 0) => PIPE_TXEQ_COEFF(20 downto 16),
      PIPETX1EQCONTROL(1 downto 0) => PIPE_TXEQ_CONTROL(3 downto 2),
      PIPETX1EQDEEMPH(5 downto 0) => PIPE_TXEQ_DEEMPH(11 downto 6),
      PIPETX1EQDONE => PIPE_TXEQ_DONE(1),
      PIPETX1EQPRESET(3 downto 0) => PIPE_TXEQ_PRESET(7 downto 4),
      PIPETX1POWERDOWN(1 downto 0) => PIPE_POWERDOWN(3 downto 2),
      PIPETX1STARTBLOCK => n_51_PCIE_3_0_i,
      PIPETX1SYNCHEADER(1) => n_561_PCIE_3_0_i,
      PIPETX1SYNCHEADER(0) => n_562_PCIE_3_0_i,
      PIPETX2CHARISK(1 downto 0) => PIPE_TXDATAK(5 downto 4),
      PIPETX2COMPLIANCE => PIPE_TXCOMPLIANCE(2),
      PIPETX2DATA(31 downto 0) => PIPE_TXDATA(95 downto 64),
      PIPETX2DATAVALID => n_53_PCIE_3_0_i,
      PIPETX2ELECIDLE => PIPE_TXELECIDLE(2),
      PIPETX2EQCOEFF(17) => '0',
      PIPETX2EQCOEFF(16 downto 6) => PIPE_TXEQ_COEFF(47 downto 37),
      PIPETX2EQCOEFF(5) => '0',
      PIPETX2EQCOEFF(4 downto 0) => PIPE_TXEQ_COEFF(36 downto 32),
      PIPETX2EQCONTROL(1 downto 0) => PIPE_TXEQ_CONTROL(5 downto 4),
      PIPETX2EQDEEMPH(5 downto 0) => PIPE_TXEQ_DEEMPH(17 downto 12),
      PIPETX2EQDONE => PIPE_TXEQ_DONE(2),
      PIPETX2EQPRESET(3 downto 0) => PIPE_TXEQ_PRESET(11 downto 8),
      PIPETX2POWERDOWN(1 downto 0) => PIPE_POWERDOWN(5 downto 4),
      PIPETX2STARTBLOCK => n_55_PCIE_3_0_i,
      PIPETX2SYNCHEADER(1) => n_569_PCIE_3_0_i,
      PIPETX2SYNCHEADER(0) => n_570_PCIE_3_0_i,
      PIPETX3CHARISK(1 downto 0) => PIPE_TXDATAK(7 downto 6),
      PIPETX3COMPLIANCE => PIPE_TXCOMPLIANCE(3),
      PIPETX3DATA(31 downto 0) => PIPE_TXDATA(127 downto 96),
      PIPETX3DATAVALID => n_57_PCIE_3_0_i,
      PIPETX3ELECIDLE => PIPE_TXELECIDLE(3),
      PIPETX3EQCOEFF(17) => '0',
      PIPETX3EQCOEFF(16 downto 6) => PIPE_TXEQ_COEFF(63 downto 53),
      PIPETX3EQCOEFF(5) => '0',
      PIPETX3EQCOEFF(4 downto 0) => PIPE_TXEQ_COEFF(52 downto 48),
      PIPETX3EQCONTROL(1 downto 0) => PIPE_TXEQ_CONTROL(7 downto 6),
      PIPETX3EQDEEMPH(5 downto 0) => PIPE_TXEQ_DEEMPH(23 downto 18),
      PIPETX3EQDONE => PIPE_TXEQ_DONE(3),
      PIPETX3EQPRESET(3 downto 0) => PIPE_TXEQ_PRESET(15 downto 12),
      PIPETX3POWERDOWN(1 downto 0) => PIPE_POWERDOWN(7 downto 6),
      PIPETX3STARTBLOCK => n_59_PCIE_3_0_i,
      PIPETX3SYNCHEADER(1) => n_577_PCIE_3_0_i,
      PIPETX3SYNCHEADER(0) => n_578_PCIE_3_0_i,
      PIPETX4CHARISK(1 downto 0) => pipe_tx4_char_is_k(1 downto 0),
      PIPETX4COMPLIANCE => pipe_tx4_compliance,
      PIPETX4DATA(31 downto 0) => pipe_tx4_data(31 downto 0),
      PIPETX4DATAVALID => pipe_tx4_data_valid,
      PIPETX4ELECIDLE => pipe_tx4_elec_idle,
      PIPETX4EQCOEFF(17) => '0',
      PIPETX4EQCOEFF(16) => '0',
      PIPETX4EQCOEFF(15) => '0',
      PIPETX4EQCOEFF(14) => '0',
      PIPETX4EQCOEFF(13) => '0',
      PIPETX4EQCOEFF(12) => '0',
      PIPETX4EQCOEFF(11) => '0',
      PIPETX4EQCOEFF(10) => '0',
      PIPETX4EQCOEFF(9) => '0',
      PIPETX4EQCOEFF(8) => '0',
      PIPETX4EQCOEFF(7) => '0',
      PIPETX4EQCOEFF(6) => '0',
      PIPETX4EQCOEFF(5) => '0',
      PIPETX4EQCOEFF(4) => '0',
      PIPETX4EQCOEFF(3) => '0',
      PIPETX4EQCOEFF(2) => '0',
      PIPETX4EQCOEFF(1) => '0',
      PIPETX4EQCOEFF(0) => '0',
      PIPETX4EQCONTROL(1 downto 0) => pipe_tx4_eqcontrol(1 downto 0),
      PIPETX4EQDEEMPH(5 downto 0) => pipe_tx4_eqdeemph(5 downto 0),
      PIPETX4EQDONE => '0',
      PIPETX4EQPRESET(3 downto 0) => pipe_tx4_eqpreset(3 downto 0),
      PIPETX4POWERDOWN(1 downto 0) => pipe_tx4_powerdown(1 downto 0),
      PIPETX4STARTBLOCK => pipe_tx4_start_block,
      PIPETX4SYNCHEADER(1 downto 0) => pipe_tx4_syncheader(1 downto 0),
      PIPETX5CHARISK(1 downto 0) => pipe_tx5_char_is_k(1 downto 0),
      PIPETX5COMPLIANCE => pipe_tx5_compliance,
      PIPETX5DATA(31 downto 0) => pipe_tx5_data(31 downto 0),
      PIPETX5DATAVALID => pipe_tx5_data_valid,
      PIPETX5ELECIDLE => pipe_tx5_elec_idle,
      PIPETX5EQCOEFF(17) => '0',
      PIPETX5EQCOEFF(16) => '0',
      PIPETX5EQCOEFF(15) => '0',
      PIPETX5EQCOEFF(14) => '0',
      PIPETX5EQCOEFF(13) => '0',
      PIPETX5EQCOEFF(12) => '0',
      PIPETX5EQCOEFF(11) => '0',
      PIPETX5EQCOEFF(10) => '0',
      PIPETX5EQCOEFF(9) => '0',
      PIPETX5EQCOEFF(8) => '0',
      PIPETX5EQCOEFF(7) => '0',
      PIPETX5EQCOEFF(6) => '0',
      PIPETX5EQCOEFF(5) => '0',
      PIPETX5EQCOEFF(4) => '0',
      PIPETX5EQCOEFF(3) => '0',
      PIPETX5EQCOEFF(2) => '0',
      PIPETX5EQCOEFF(1) => '0',
      PIPETX5EQCOEFF(0) => '0',
      PIPETX5EQCONTROL(1 downto 0) => pipe_tx5_eqcontrol(1 downto 0),
      PIPETX5EQDEEMPH(5 downto 0) => pipe_tx5_eqdeemph(5 downto 0),
      PIPETX5EQDONE => '0',
      PIPETX5EQPRESET(3 downto 0) => pipe_tx5_eqpreset(3 downto 0),
      PIPETX5POWERDOWN(1 downto 0) => pipe_tx5_powerdown(1 downto 0),
      PIPETX5STARTBLOCK => pipe_tx5_start_block,
      PIPETX5SYNCHEADER(1 downto 0) => pipe_tx5_syncheader(1 downto 0),
      PIPETX6CHARISK(1 downto 0) => pipe_tx6_char_is_k(1 downto 0),
      PIPETX6COMPLIANCE => pipe_tx6_compliance,
      PIPETX6DATA(31 downto 0) => pipe_tx6_data(31 downto 0),
      PIPETX6DATAVALID => pipe_tx6_data_valid,
      PIPETX6ELECIDLE => pipe_tx6_elec_idle,
      PIPETX6EQCOEFF(17) => '0',
      PIPETX6EQCOEFF(16) => '0',
      PIPETX6EQCOEFF(15) => '0',
      PIPETX6EQCOEFF(14) => '0',
      PIPETX6EQCOEFF(13) => '0',
      PIPETX6EQCOEFF(12) => '0',
      PIPETX6EQCOEFF(11) => '0',
      PIPETX6EQCOEFF(10) => '0',
      PIPETX6EQCOEFF(9) => '0',
      PIPETX6EQCOEFF(8) => '0',
      PIPETX6EQCOEFF(7) => '0',
      PIPETX6EQCOEFF(6) => '0',
      PIPETX6EQCOEFF(5) => '0',
      PIPETX6EQCOEFF(4) => '0',
      PIPETX6EQCOEFF(3) => '0',
      PIPETX6EQCOEFF(2) => '0',
      PIPETX6EQCOEFF(1) => '0',
      PIPETX6EQCOEFF(0) => '0',
      PIPETX6EQCONTROL(1 downto 0) => pipe_tx6_eqcontrol(1 downto 0),
      PIPETX6EQDEEMPH(5 downto 0) => pipe_tx6_eqdeemph(5 downto 0),
      PIPETX6EQDONE => '0',
      PIPETX6EQPRESET(3 downto 0) => pipe_tx6_eqpreset(3 downto 0),
      PIPETX6POWERDOWN(1 downto 0) => pipe_tx6_powerdown(1 downto 0),
      PIPETX6STARTBLOCK => pipe_tx6_start_block,
      PIPETX6SYNCHEADER(1 downto 0) => pipe_tx6_syncheader(1 downto 0),
      PIPETX7CHARISK(1 downto 0) => pipe_tx7_char_is_k(1 downto 0),
      PIPETX7COMPLIANCE => pipe_tx7_compliance,
      PIPETX7DATA(31 downto 0) => pipe_tx7_data(31 downto 0),
      PIPETX7DATAVALID => pipe_tx7_data_valid,
      PIPETX7ELECIDLE => pipe_tx7_elec_idle,
      PIPETX7EQCOEFF(17) => '0',
      PIPETX7EQCOEFF(16) => '0',
      PIPETX7EQCOEFF(15) => '0',
      PIPETX7EQCOEFF(14) => '0',
      PIPETX7EQCOEFF(13) => '0',
      PIPETX7EQCOEFF(12) => '0',
      PIPETX7EQCOEFF(11) => '0',
      PIPETX7EQCOEFF(10) => '0',
      PIPETX7EQCOEFF(9) => '0',
      PIPETX7EQCOEFF(8) => '0',
      PIPETX7EQCOEFF(7) => '0',
      PIPETX7EQCOEFF(6) => '0',
      PIPETX7EQCOEFF(5) => '0',
      PIPETX7EQCOEFF(4) => '0',
      PIPETX7EQCOEFF(3) => '0',
      PIPETX7EQCOEFF(2) => '0',
      PIPETX7EQCOEFF(1) => '0',
      PIPETX7EQCOEFF(0) => '0',
      PIPETX7EQCONTROL(1 downto 0) => pipe_tx7_eqcontrol(1 downto 0),
      PIPETX7EQDEEMPH(5 downto 0) => pipe_tx7_eqdeemph(5 downto 0),
      PIPETX7EQDONE => '0',
      PIPETX7EQPRESET(3 downto 0) => pipe_tx7_eqpreset(3 downto 0),
      PIPETX7POWERDOWN(1 downto 0) => pipe_tx7_powerdown(1 downto 0),
      PIPETX7STARTBLOCK => pipe_tx7_start_block,
      PIPETX7SYNCHEADER(1 downto 0) => pipe_tx7_syncheader(1 downto 0),
      PIPETXDEEMPH => PIPE_TXDEEMPH(0),
      PIPETXMARGIN(2 downto 0) => PIPETXMARGIN(2 downto 0),
      PIPETXRATE(1 downto 0) => PIPETXRATE(1 downto 0),
      PIPETXRCVRDET => pipe_tx_rcvr_det,
      PIPETXRESET => pipe_tx_reset,
      PIPETXSWING => pipe_tx_swing,
      PLDISABLESCRAMBLER => '0',
      PLEQINPROGRESS => n_80_PCIE_3_0_i,
      PLEQPHASE(1) => n_613_PCIE_3_0_i,
      PLEQPHASE(0) => n_614_PCIE_3_0_i,
      PLEQRESETEIEOSCOUNT => '0',
      PLGEN3PCSDISABLE => '0',
      PLGEN3PCSRXSLIDE(7 downto 4) => pipe_rx_slide(7 downto 4),
      PLGEN3PCSRXSLIDE(3 downto 0) => PIPE_RXSLIDE(3 downto 0),
      PLGEN3PCSRXSYNCDONE(7) => '0',
      PLGEN3PCSRXSYNCDONE(6) => '0',
      PLGEN3PCSRXSYNCDONE(5) => '0',
      PLGEN3PCSRXSYNCDONE(4) => '0',
      PLGEN3PCSRXSYNCDONE(3 downto 0) => PIPE_GEN3_RDY(3 downto 0),
      RECCLK => int_oobclk_out,
      RESETN => reset_n,
      SAXISCCTDATA(255) => '0',
      SAXISCCTDATA(254) => '0',
      SAXISCCTDATA(253) => '0',
      SAXISCCTDATA(252) => '0',
      SAXISCCTDATA(251) => '0',
      SAXISCCTDATA(250) => '0',
      SAXISCCTDATA(249) => '0',
      SAXISCCTDATA(248) => '0',
      SAXISCCTDATA(247) => '0',
      SAXISCCTDATA(246) => '0',
      SAXISCCTDATA(245) => '0',
      SAXISCCTDATA(244) => '0',
      SAXISCCTDATA(243) => '0',
      SAXISCCTDATA(242) => '0',
      SAXISCCTDATA(241) => '0',
      SAXISCCTDATA(240) => '0',
      SAXISCCTDATA(239) => '0',
      SAXISCCTDATA(238) => '0',
      SAXISCCTDATA(237) => '0',
      SAXISCCTDATA(236) => '0',
      SAXISCCTDATA(235) => '0',
      SAXISCCTDATA(234) => '0',
      SAXISCCTDATA(233) => '0',
      SAXISCCTDATA(232) => '0',
      SAXISCCTDATA(231) => '0',
      SAXISCCTDATA(230) => '0',
      SAXISCCTDATA(229) => '0',
      SAXISCCTDATA(228) => '0',
      SAXISCCTDATA(227) => '0',
      SAXISCCTDATA(226) => '0',
      SAXISCCTDATA(225) => '0',
      SAXISCCTDATA(224) => '0',
      SAXISCCTDATA(223) => '0',
      SAXISCCTDATA(222) => '0',
      SAXISCCTDATA(221) => '0',
      SAXISCCTDATA(220) => '0',
      SAXISCCTDATA(219) => '0',
      SAXISCCTDATA(218) => '0',
      SAXISCCTDATA(217) => '0',
      SAXISCCTDATA(216) => '0',
      SAXISCCTDATA(215) => '0',
      SAXISCCTDATA(214) => '0',
      SAXISCCTDATA(213) => '0',
      SAXISCCTDATA(212) => '0',
      SAXISCCTDATA(211) => '0',
      SAXISCCTDATA(210) => '0',
      SAXISCCTDATA(209) => '0',
      SAXISCCTDATA(208) => '0',
      SAXISCCTDATA(207) => '0',
      SAXISCCTDATA(206) => '0',
      SAXISCCTDATA(205) => '0',
      SAXISCCTDATA(204) => '0',
      SAXISCCTDATA(203) => '0',
      SAXISCCTDATA(202) => '0',
      SAXISCCTDATA(201) => '0',
      SAXISCCTDATA(200) => '0',
      SAXISCCTDATA(199) => '0',
      SAXISCCTDATA(198) => '0',
      SAXISCCTDATA(197) => '0',
      SAXISCCTDATA(196) => '0',
      SAXISCCTDATA(195) => '0',
      SAXISCCTDATA(194) => '0',
      SAXISCCTDATA(193) => '0',
      SAXISCCTDATA(192) => '0',
      SAXISCCTDATA(191) => '0',
      SAXISCCTDATA(190) => '0',
      SAXISCCTDATA(189) => '0',
      SAXISCCTDATA(188) => '0',
      SAXISCCTDATA(187) => '0',
      SAXISCCTDATA(186) => '0',
      SAXISCCTDATA(185) => '0',
      SAXISCCTDATA(184) => '0',
      SAXISCCTDATA(183) => '0',
      SAXISCCTDATA(182) => '0',
      SAXISCCTDATA(181) => '0',
      SAXISCCTDATA(180) => '0',
      SAXISCCTDATA(179) => '0',
      SAXISCCTDATA(178) => '0',
      SAXISCCTDATA(177) => '0',
      SAXISCCTDATA(176) => '0',
      SAXISCCTDATA(175) => '0',
      SAXISCCTDATA(174) => '0',
      SAXISCCTDATA(173) => '0',
      SAXISCCTDATA(172) => '0',
      SAXISCCTDATA(171) => '0',
      SAXISCCTDATA(170) => '0',
      SAXISCCTDATA(169) => '0',
      SAXISCCTDATA(168) => '0',
      SAXISCCTDATA(167) => '0',
      SAXISCCTDATA(166) => '0',
      SAXISCCTDATA(165) => '0',
      SAXISCCTDATA(164) => '0',
      SAXISCCTDATA(163) => '0',
      SAXISCCTDATA(162) => '0',
      SAXISCCTDATA(161) => '0',
      SAXISCCTDATA(160) => '0',
      SAXISCCTDATA(159) => '0',
      SAXISCCTDATA(158) => '0',
      SAXISCCTDATA(157) => '0',
      SAXISCCTDATA(156) => '0',
      SAXISCCTDATA(155) => '0',
      SAXISCCTDATA(154) => '0',
      SAXISCCTDATA(153) => '0',
      SAXISCCTDATA(152) => '0',
      SAXISCCTDATA(151) => '0',
      SAXISCCTDATA(150) => '0',
      SAXISCCTDATA(149) => '0',
      SAXISCCTDATA(148) => '0',
      SAXISCCTDATA(147) => '0',
      SAXISCCTDATA(146) => '0',
      SAXISCCTDATA(145) => '0',
      SAXISCCTDATA(144) => '0',
      SAXISCCTDATA(143) => '0',
      SAXISCCTDATA(142) => '0',
      SAXISCCTDATA(141) => '0',
      SAXISCCTDATA(140) => '0',
      SAXISCCTDATA(139) => '0',
      SAXISCCTDATA(138) => '0',
      SAXISCCTDATA(137) => '0',
      SAXISCCTDATA(136) => '0',
      SAXISCCTDATA(135) => '0',
      SAXISCCTDATA(134) => '0',
      SAXISCCTDATA(133) => '0',
      SAXISCCTDATA(132) => '0',
      SAXISCCTDATA(131) => '0',
      SAXISCCTDATA(130) => '0',
      SAXISCCTDATA(129) => '0',
      SAXISCCTDATA(128) => '0',
      SAXISCCTDATA(127 downto 0) => s_axis_cc_tdata(127 downto 0),
      SAXISCCTKEEP(7) => '0',
      SAXISCCTKEEP(6) => '0',
      SAXISCCTKEEP(5) => '0',
      SAXISCCTKEEP(4) => '0',
      SAXISCCTKEEP(3 downto 0) => s_axis_cc_tkeep(3 downto 0),
      SAXISCCTLAST => s_axis_cc_tlast,
      SAXISCCTREADY(3 downto 0) => s_axis_cc_tready(3 downto 0),
      SAXISCCTUSER(32 downto 0) => s_axis_cc_tuser(32 downto 0),
      SAXISCCTVALID => s_axis_cc_tvalid,
      SAXISRQTDATA(255) => '0',
      SAXISRQTDATA(254) => '0',
      SAXISRQTDATA(253) => '0',
      SAXISRQTDATA(252) => '0',
      SAXISRQTDATA(251) => '0',
      SAXISRQTDATA(250) => '0',
      SAXISRQTDATA(249) => '0',
      SAXISRQTDATA(248) => '0',
      SAXISRQTDATA(247) => '0',
      SAXISRQTDATA(246) => '0',
      SAXISRQTDATA(245) => '0',
      SAXISRQTDATA(244) => '0',
      SAXISRQTDATA(243) => '0',
      SAXISRQTDATA(242) => '0',
      SAXISRQTDATA(241) => '0',
      SAXISRQTDATA(240) => '0',
      SAXISRQTDATA(239) => '0',
      SAXISRQTDATA(238) => '0',
      SAXISRQTDATA(237) => '0',
      SAXISRQTDATA(236) => '0',
      SAXISRQTDATA(235) => '0',
      SAXISRQTDATA(234) => '0',
      SAXISRQTDATA(233) => '0',
      SAXISRQTDATA(232) => '0',
      SAXISRQTDATA(231) => '0',
      SAXISRQTDATA(230) => '0',
      SAXISRQTDATA(229) => '0',
      SAXISRQTDATA(228) => '0',
      SAXISRQTDATA(227) => '0',
      SAXISRQTDATA(226) => '0',
      SAXISRQTDATA(225) => '0',
      SAXISRQTDATA(224) => '0',
      SAXISRQTDATA(223) => '0',
      SAXISRQTDATA(222) => '0',
      SAXISRQTDATA(221) => '0',
      SAXISRQTDATA(220) => '0',
      SAXISRQTDATA(219) => '0',
      SAXISRQTDATA(218) => '0',
      SAXISRQTDATA(217) => '0',
      SAXISRQTDATA(216) => '0',
      SAXISRQTDATA(215) => '0',
      SAXISRQTDATA(214) => '0',
      SAXISRQTDATA(213) => '0',
      SAXISRQTDATA(212) => '0',
      SAXISRQTDATA(211) => '0',
      SAXISRQTDATA(210) => '0',
      SAXISRQTDATA(209) => '0',
      SAXISRQTDATA(208) => '0',
      SAXISRQTDATA(207) => '0',
      SAXISRQTDATA(206) => '0',
      SAXISRQTDATA(205) => '0',
      SAXISRQTDATA(204) => '0',
      SAXISRQTDATA(203) => '0',
      SAXISRQTDATA(202) => '0',
      SAXISRQTDATA(201) => '0',
      SAXISRQTDATA(200) => '0',
      SAXISRQTDATA(199) => '0',
      SAXISRQTDATA(198) => '0',
      SAXISRQTDATA(197) => '0',
      SAXISRQTDATA(196) => '0',
      SAXISRQTDATA(195) => '0',
      SAXISRQTDATA(194) => '0',
      SAXISRQTDATA(193) => '0',
      SAXISRQTDATA(192) => '0',
      SAXISRQTDATA(191) => '0',
      SAXISRQTDATA(190) => '0',
      SAXISRQTDATA(189) => '0',
      SAXISRQTDATA(188) => '0',
      SAXISRQTDATA(187) => '0',
      SAXISRQTDATA(186) => '0',
      SAXISRQTDATA(185) => '0',
      SAXISRQTDATA(184) => '0',
      SAXISRQTDATA(183) => '0',
      SAXISRQTDATA(182) => '0',
      SAXISRQTDATA(181) => '0',
      SAXISRQTDATA(180) => '0',
      SAXISRQTDATA(179) => '0',
      SAXISRQTDATA(178) => '0',
      SAXISRQTDATA(177) => '0',
      SAXISRQTDATA(176) => '0',
      SAXISRQTDATA(175) => '0',
      SAXISRQTDATA(174) => '0',
      SAXISRQTDATA(173) => '0',
      SAXISRQTDATA(172) => '0',
      SAXISRQTDATA(171) => '0',
      SAXISRQTDATA(170) => '0',
      SAXISRQTDATA(169) => '0',
      SAXISRQTDATA(168) => '0',
      SAXISRQTDATA(167) => '0',
      SAXISRQTDATA(166) => '0',
      SAXISRQTDATA(165) => '0',
      SAXISRQTDATA(164) => '0',
      SAXISRQTDATA(163) => '0',
      SAXISRQTDATA(162) => '0',
      SAXISRQTDATA(161) => '0',
      SAXISRQTDATA(160) => '0',
      SAXISRQTDATA(159) => '0',
      SAXISRQTDATA(158) => '0',
      SAXISRQTDATA(157) => '0',
      SAXISRQTDATA(156) => '0',
      SAXISRQTDATA(155) => '0',
      SAXISRQTDATA(154) => '0',
      SAXISRQTDATA(153) => '0',
      SAXISRQTDATA(152) => '0',
      SAXISRQTDATA(151) => '0',
      SAXISRQTDATA(150) => '0',
      SAXISRQTDATA(149) => '0',
      SAXISRQTDATA(148) => '0',
      SAXISRQTDATA(147) => '0',
      SAXISRQTDATA(146) => '0',
      SAXISRQTDATA(145) => '0',
      SAXISRQTDATA(144) => '0',
      SAXISRQTDATA(143) => '0',
      SAXISRQTDATA(142) => '0',
      SAXISRQTDATA(141) => '0',
      SAXISRQTDATA(140) => '0',
      SAXISRQTDATA(139) => '0',
      SAXISRQTDATA(138) => '0',
      SAXISRQTDATA(137) => '0',
      SAXISRQTDATA(136) => '0',
      SAXISRQTDATA(135) => '0',
      SAXISRQTDATA(134) => '0',
      SAXISRQTDATA(133) => '0',
      SAXISRQTDATA(132) => '0',
      SAXISRQTDATA(131) => '0',
      SAXISRQTDATA(130) => '0',
      SAXISRQTDATA(129) => '0',
      SAXISRQTDATA(128) => '0',
      SAXISRQTDATA(127 downto 0) => s_axis_rq_tdata(127 downto 0),
      SAXISRQTKEEP(7) => '0',
      SAXISRQTKEEP(6) => '0',
      SAXISRQTKEEP(5) => '0',
      SAXISRQTKEEP(4) => '0',
      SAXISRQTKEEP(3 downto 0) => s_axis_rq_tkeep(3 downto 0),
      SAXISRQTLAST => s_axis_rq_tlast,
      SAXISRQTREADY(3 downto 0) => s_axis_rq_tready(3 downto 0),
      SAXISRQTUSER(59 downto 0) => s_axis_rq_tuser(59 downto 0),
      SAXISRQTVALID => s_axis_rq_tvalid,
      USERCLK => CLK
    );
pcie_bram_7vx_i: entity work.pcie3_7x_0_pcie3_7x_0_pcie_bram_7vx
    port map (
      MICOMPLETIONRAMREADDATA(143) => mim_cpl_rdop(15),
      MICOMPLETIONRAMREADDATA(142 downto 135) => mim_cpl_rdata(127 downto 120),
      MICOMPLETIONRAMREADDATA(134) => mim_cpl_rdop(14),
      MICOMPLETIONRAMREADDATA(133 downto 126) => mim_cpl_rdata(119 downto 112),
      MICOMPLETIONRAMREADDATA(125) => mim_cpl_rdop(13),
      MICOMPLETIONRAMREADDATA(124 downto 117) => mim_cpl_rdata(111 downto 104),
      MICOMPLETIONRAMREADDATA(116) => mim_cpl_rdop(12),
      MICOMPLETIONRAMREADDATA(115 downto 108) => mim_cpl_rdata(103 downto 96),
      MICOMPLETIONRAMREADDATA(107) => mim_cpl_rdop(11),
      MICOMPLETIONRAMREADDATA(106 downto 99) => mim_cpl_rdata(95 downto 88),
      MICOMPLETIONRAMREADDATA(98) => mim_cpl_rdop(10),
      MICOMPLETIONRAMREADDATA(97 downto 90) => mim_cpl_rdata(87 downto 80),
      MICOMPLETIONRAMREADDATA(89) => mim_cpl_rdop(9),
      MICOMPLETIONRAMREADDATA(88 downto 81) => mim_cpl_rdata(79 downto 72),
      MICOMPLETIONRAMREADDATA(80) => mim_cpl_rdop(8),
      MICOMPLETIONRAMREADDATA(79 downto 72) => mim_cpl_rdata(71 downto 64),
      MICOMPLETIONRAMREADDATA(71) => mim_cpl_rdop(7),
      MICOMPLETIONRAMREADDATA(70 downto 63) => mim_cpl_rdata(63 downto 56),
      MICOMPLETIONRAMREADDATA(62) => mim_cpl_rdop(6),
      MICOMPLETIONRAMREADDATA(61 downto 54) => mim_cpl_rdata(55 downto 48),
      MICOMPLETIONRAMREADDATA(53) => mim_cpl_rdop(5),
      MICOMPLETIONRAMREADDATA(52 downto 45) => mim_cpl_rdata(47 downto 40),
      MICOMPLETIONRAMREADDATA(44) => mim_cpl_rdop(4),
      MICOMPLETIONRAMREADDATA(43 downto 36) => mim_cpl_rdata(39 downto 32),
      MICOMPLETIONRAMREADDATA(35) => mim_cpl_rdop(3),
      MICOMPLETIONRAMREADDATA(34 downto 27) => mim_cpl_rdata(31 downto 24),
      MICOMPLETIONRAMREADDATA(26) => mim_cpl_rdop(2),
      MICOMPLETIONRAMREADDATA(25 downto 18) => mim_cpl_rdata(23 downto 16),
      MICOMPLETIONRAMREADDATA(17) => mim_cpl_rdop(1),
      MICOMPLETIONRAMREADDATA(16 downto 9) => mim_cpl_rdata(15 downto 8),
      MICOMPLETIONRAMREADDATA(8) => mim_cpl_rdop(0),
      MICOMPLETIONRAMREADDATA(7 downto 0) => mim_cpl_rdata(7 downto 0),
      MICOMPLETIONRAMREADENABLEL(3 downto 0) => MICOMPLETIONRAMREADENABLEL(3 downto 0),
      MICOMPLETIONRAMREADENABLEU(3 downto 0) => MICOMPLETIONRAMREADENABLEU(3 downto 0),
      MICOMPLETIONRAMWRITEENABLEL(3 downto 0) => MICOMPLETIONRAMWRITEENABLEL(3 downto 0),
      MICOMPLETIONRAMWRITEENABLEU(3 downto 0) => MICOMPLETIONRAMWRITEENABLEU(3 downto 0),
      MIREPLAYRAMADDRESS(8 downto 0) => MIREPLAYRAMADDRESS(8 downto 0),
      MIREPLAYRAMREADDATA(143) => mim_rep_rdop(15),
      MIREPLAYRAMREADDATA(142 downto 135) => mim_rep_rdata(127 downto 120),
      MIREPLAYRAMREADDATA(134) => mim_rep_rdop(14),
      MIREPLAYRAMREADDATA(133 downto 126) => mim_rep_rdata(119 downto 112),
      MIREPLAYRAMREADDATA(125) => mim_rep_rdop(13),
      MIREPLAYRAMREADDATA(124 downto 117) => mim_rep_rdata(111 downto 104),
      MIREPLAYRAMREADDATA(116) => mim_rep_rdop(12),
      MIREPLAYRAMREADDATA(115 downto 108) => mim_rep_rdata(103 downto 96),
      MIREPLAYRAMREADDATA(107) => mim_rep_rdop(11),
      MIREPLAYRAMREADDATA(106 downto 99) => mim_rep_rdata(95 downto 88),
      MIREPLAYRAMREADDATA(98) => mim_rep_rdop(10),
      MIREPLAYRAMREADDATA(97 downto 90) => mim_rep_rdata(87 downto 80),
      MIREPLAYRAMREADDATA(89) => mim_rep_rdop(9),
      MIREPLAYRAMREADDATA(88 downto 81) => mim_rep_rdata(79 downto 72),
      MIREPLAYRAMREADDATA(80) => mim_rep_rdop(8),
      MIREPLAYRAMREADDATA(79 downto 72) => mim_rep_rdata(71 downto 64),
      MIREPLAYRAMREADDATA(71) => mim_rep_rdop(7),
      MIREPLAYRAMREADDATA(70 downto 63) => mim_rep_rdata(63 downto 56),
      MIREPLAYRAMREADDATA(62) => mim_rep_rdop(6),
      MIREPLAYRAMREADDATA(61 downto 54) => mim_rep_rdata(55 downto 48),
      MIREPLAYRAMREADDATA(53) => mim_rep_rdop(5),
      MIREPLAYRAMREADDATA(52 downto 45) => mim_rep_rdata(47 downto 40),
      MIREPLAYRAMREADDATA(44) => mim_rep_rdop(4),
      MIREPLAYRAMREADDATA(43 downto 36) => mim_rep_rdata(39 downto 32),
      MIREPLAYRAMREADDATA(35) => mim_rep_rdop(3),
      MIREPLAYRAMREADDATA(34 downto 27) => mim_rep_rdata(31 downto 24),
      MIREPLAYRAMREADDATA(26) => mim_rep_rdop(2),
      MIREPLAYRAMREADDATA(25 downto 18) => mim_rep_rdata(23 downto 16),
      MIREPLAYRAMREADDATA(17) => mim_rep_rdop(1),
      MIREPLAYRAMREADDATA(16 downto 9) => mim_rep_rdata(15 downto 8),
      MIREPLAYRAMREADDATA(8) => mim_rep_rdop(0),
      MIREPLAYRAMREADDATA(7 downto 0) => mim_rep_rdata(7 downto 0),
      MIREPLAYRAMWRITEDATA(143 downto 0) => MIREPLAYRAMWRITEDATA(143 downto 0),
      MIREPLAYRAMWRITEENABLE(1 downto 0) => MIREPLAYRAMWRITEENABLE(1 downto 0),
      MIREQUESTRAMREADDATA(143) => mim_req_rdop(15),
      MIREQUESTRAMREADDATA(142 downto 135) => mim_req_rdata(127 downto 120),
      MIREQUESTRAMREADDATA(134) => mim_req_rdop(14),
      MIREQUESTRAMREADDATA(133 downto 126) => mim_req_rdata(119 downto 112),
      MIREQUESTRAMREADDATA(125) => mim_req_rdop(13),
      MIREQUESTRAMREADDATA(124 downto 117) => mim_req_rdata(111 downto 104),
      MIREQUESTRAMREADDATA(116) => mim_req_rdop(12),
      MIREQUESTRAMREADDATA(115 downto 108) => mim_req_rdata(103 downto 96),
      MIREQUESTRAMREADDATA(107) => mim_req_rdop(11),
      MIREQUESTRAMREADDATA(106 downto 99) => mim_req_rdata(95 downto 88),
      MIREQUESTRAMREADDATA(98) => mim_req_rdop(10),
      MIREQUESTRAMREADDATA(97 downto 90) => mim_req_rdata(87 downto 80),
      MIREQUESTRAMREADDATA(89) => mim_req_rdop(9),
      MIREQUESTRAMREADDATA(88 downto 81) => mim_req_rdata(79 downto 72),
      MIREQUESTRAMREADDATA(80) => mim_req_rdop(8),
      MIREQUESTRAMREADDATA(79 downto 72) => mim_req_rdata(71 downto 64),
      MIREQUESTRAMREADDATA(71) => mim_req_rdop(7),
      MIREQUESTRAMREADDATA(70 downto 63) => mim_req_rdata(63 downto 56),
      MIREQUESTRAMREADDATA(62) => mim_req_rdop(6),
      MIREQUESTRAMREADDATA(61 downto 54) => mim_req_rdata(55 downto 48),
      MIREQUESTRAMREADDATA(53) => mim_req_rdop(5),
      MIREQUESTRAMREADDATA(52 downto 45) => mim_req_rdata(47 downto 40),
      MIREQUESTRAMREADDATA(44) => mim_req_rdop(4),
      MIREQUESTRAMREADDATA(43 downto 36) => mim_req_rdata(39 downto 32),
      MIREQUESTRAMREADDATA(35) => mim_req_rdop(3),
      MIREQUESTRAMREADDATA(34 downto 27) => mim_req_rdata(31 downto 24),
      MIREQUESTRAMREADDATA(26) => mim_req_rdop(2),
      MIREQUESTRAMREADDATA(25 downto 18) => mim_req_rdata(23 downto 16),
      MIREQUESTRAMREADDATA(17) => mim_req_rdop(1),
      MIREQUESTRAMREADDATA(16 downto 9) => mim_req_rdata(15 downto 8),
      MIREQUESTRAMREADDATA(8) => mim_req_rdop(0),
      MIREQUESTRAMREADDATA(7 downto 0) => mim_req_rdata(7 downto 0),
      MIREQUESTRAMREADENABLE(3 downto 0) => MIREQUESTRAMREADENABLE(3 downto 0),
      MIREQUESTRAMWRITEDATA(143 downto 0) => MIREQUESTRAMWRITEDATA(143 downto 0),
      MIREQUESTRAMWRITEENABLE(3 downto 0) => MIREQUESTRAMWRITEENABLE(3 downto 0),
      int_userclk1_out => int_userclk1_out,
      mi_cpl_raddr0_i(9 downto 0) => MICOMPLETIONRAMREADADDRESSAL(9 downto 0),
      mi_cpl_raddr1_i(9 downto 0) => MICOMPLETIONRAMREADADDRESSBL(9 downto 0),
      mi_cpl_raddr2_i(9 downto 0) => MICOMPLETIONRAMREADADDRESSAU(9 downto 0),
      mi_cpl_raddr3_i(9 downto 0) => MICOMPLETIONRAMREADADDRESSBU(9 downto 0),
      mi_cpl_waddr0_i(9 downto 0) => MICOMPLETIONRAMWRITEADDRESSAL(9 downto 0),
      mi_cpl_waddr1_i(9 downto 0) => MICOMPLETIONRAMWRITEADDRESSBL(9 downto 0),
      mi_cpl_waddr2_i(9 downto 0) => MICOMPLETIONRAMWRITEADDRESSAU(9 downto 0),
      mi_cpl_waddr3_i(9 downto 0) => MICOMPLETIONRAMWRITEADDRESSBU(9 downto 0),
      mi_cpl_wdata_i(127 downto 120) => MICOMPLETIONRAMWRITEDATAU(70 downto 63),
      mi_cpl_wdata_i(119 downto 112) => MICOMPLETIONRAMWRITEDATAU(61 downto 54),
      mi_cpl_wdata_i(111 downto 104) => MICOMPLETIONRAMWRITEDATAU(52 downto 45),
      mi_cpl_wdata_i(103 downto 96) => MICOMPLETIONRAMWRITEDATAU(43 downto 36),
      mi_cpl_wdata_i(95 downto 88) => MICOMPLETIONRAMWRITEDATAU(34 downto 27),
      mi_cpl_wdata_i(87 downto 80) => MICOMPLETIONRAMWRITEDATAU(25 downto 18),
      mi_cpl_wdata_i(79 downto 72) => MICOMPLETIONRAMWRITEDATAU(16 downto 9),
      mi_cpl_wdata_i(71 downto 64) => MICOMPLETIONRAMWRITEDATAU(7 downto 0),
      mi_cpl_wdata_i(63 downto 56) => MICOMPLETIONRAMWRITEDATAL(70 downto 63),
      mi_cpl_wdata_i(55 downto 48) => MICOMPLETIONRAMWRITEDATAL(61 downto 54),
      mi_cpl_wdata_i(47 downto 40) => MICOMPLETIONRAMWRITEDATAL(52 downto 45),
      mi_cpl_wdata_i(39 downto 32) => MICOMPLETIONRAMWRITEDATAL(43 downto 36),
      mi_cpl_wdata_i(31 downto 24) => MICOMPLETIONRAMWRITEDATAL(34 downto 27),
      mi_cpl_wdata_i(23 downto 16) => MICOMPLETIONRAMWRITEDATAL(25 downto 18),
      mi_cpl_wdata_i(15 downto 8) => MICOMPLETIONRAMWRITEDATAL(16 downto 9),
      mi_cpl_wdata_i(7 downto 0) => MICOMPLETIONRAMWRITEDATAL(7 downto 0),
      mi_cpl_wdip_i(15) => MICOMPLETIONRAMWRITEDATAU(71),
      mi_cpl_wdip_i(14) => MICOMPLETIONRAMWRITEDATAU(62),
      mi_cpl_wdip_i(13) => MICOMPLETIONRAMWRITEDATAU(53),
      mi_cpl_wdip_i(12) => MICOMPLETIONRAMWRITEDATAU(44),
      mi_cpl_wdip_i(11) => MICOMPLETIONRAMWRITEDATAU(35),
      mi_cpl_wdip_i(10) => MICOMPLETIONRAMWRITEDATAU(26),
      mi_cpl_wdip_i(9) => MICOMPLETIONRAMWRITEDATAU(17),
      mi_cpl_wdip_i(8) => MICOMPLETIONRAMWRITEDATAU(8),
      mi_cpl_wdip_i(7) => MICOMPLETIONRAMWRITEDATAL(71),
      mi_cpl_wdip_i(6) => MICOMPLETIONRAMWRITEDATAL(62),
      mi_cpl_wdip_i(5) => MICOMPLETIONRAMWRITEDATAL(53),
      mi_cpl_wdip_i(4) => MICOMPLETIONRAMWRITEDATAL(44),
      mi_cpl_wdip_i(3) => MICOMPLETIONRAMWRITEDATAL(35),
      mi_cpl_wdip_i(2) => MICOMPLETIONRAMWRITEDATAL(26),
      mi_cpl_wdip_i(1) => MICOMPLETIONRAMWRITEDATAL(17),
      mi_cpl_wdip_i(0) => MICOMPLETIONRAMWRITEDATAL(8),
      mi_req_raddr0_i(8 downto 0) => MIREQUESTRAMREADADDRESSA(8 downto 0),
      mi_req_raddr1_i(8 downto 0) => MIREQUESTRAMREADADDRESSB(8 downto 0),
      mi_req_waddr0_i(8 downto 0) => MIREQUESTRAMWRITEADDRESSA(8 downto 0),
      mi_req_waddr1_i(8 downto 0) => MIREQUESTRAMWRITEADDRESSB(8 downto 0)
    );
user_lnk_up_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \^cfg_phy_link_status\(0),
      I1 => \^cfg_phy_link_status\(1),
      O => user_lnk_up
    );
user_reset_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => sys_reset,
      I1 => \^cfg_hot_reset_out\,
      O => O2
    );
user_reset_int_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
    port map (
      I0 => user_reset_int,
      I1 => \^cfg_phy_link_down\,
      I2 => \^cfg_phy_link_status\(1),
      O => O1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_7x_0_pcie3_7x_0_pcie_top is
  port (
    user_tph_stt_read_data : out STD_LOGIC_VECTOR ( 31 downto 0 );
    cfg_err_cor_out : out STD_LOGIC;
    cfg_err_fatal_out : out STD_LOGIC;
    cfg_err_nonfatal_out : out STD_LOGIC;
    cfg_ext_read_received : out STD_LOGIC;
    cfg_ext_write_received : out STD_LOGIC;
    cfg_hot_reset_out : out STD_LOGIC;
    cfg_interrupt_msi_fail : out STD_LOGIC;
    cfg_interrupt_msi_mask_update : out STD_LOGIC;
    cfg_interrupt_msi_sent : out STD_LOGIC;
    cfg_interrupt_msix_fail : out STD_LOGIC;
    cfg_interrupt_msix_sent : out STD_LOGIC;
    cfg_interrupt_sent : out STD_LOGIC;
    cfg_ltr_enable : out STD_LOGIC;
    cfg_mgmt_read_write_done : out STD_LOGIC;
    cfg_msg_received : out STD_LOGIC;
    cfg_msg_transmit_done : out STD_LOGIC;
    cfg_per_function_update_done : out STD_LOGIC;
    cfg_phy_link_down : out STD_LOGIC;
    cfg_pl_status_change : out STD_LOGIC;
    cfg_power_state_change_interrupt : out STD_LOGIC;
    pcie_drp_rdy : out STD_LOGIC;
    m_axis_cq_tlast : out STD_LOGIC;
    m_axis_cq_tvalid : out STD_LOGIC;
    m_axis_rc_tlast : out STD_LOGIC;
    m_axis_rc_tvalid : out STD_LOGIC;
    pcie_rq_seq_num_vld : out STD_LOGIC;
    pcie_rq_tag_vld : out STD_LOGIC;
    PIPE_RXPOLARITY : out STD_LOGIC_VECTOR ( 3 downto 0 );
    PIPE_TXCOMPLIANCE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    PIPE_TXELECIDLE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    PIPE_TXDEEMPH : out STD_LOGIC_VECTOR ( 0 to 0 );
    pipe_tx_rcvr_det : out STD_LOGIC;
    pipe_tx_swing : out STD_LOGIC;
    cfg_fc_cpld : out STD_LOGIC_VECTOR ( 11 downto 0 );
    cfg_fc_npd : out STD_LOGIC_VECTOR ( 11 downto 0 );
    cfg_fc_pd : out STD_LOGIC_VECTOR ( 11 downto 0 );
    cfg_vf_status : out STD_LOGIC_VECTOR ( 11 downto 0 );
    cfg_per_func_status_data : out STD_LOGIC_VECTOR ( 15 downto 0 );
    pcie_drp_do : out STD_LOGIC_VECTOR ( 15 downto 0 );
    cfg_vf_power_state : out STD_LOGIC_VECTOR ( 17 downto 0 );
    cfg_vf_tph_st_mode : out STD_LOGIC_VECTOR ( 17 downto 0 );
    cfg_dpa_substate_change : out STD_LOGIC_VECTOR ( 1 downto 0 );
    cfg_flr_in_process : out STD_LOGIC_VECTOR ( 1 downto 0 );
    cfg_interrupt_msi_enable : out STD_LOGIC_VECTOR ( 1 downto 0 );
    cfg_interrupt_msix_enable : out STD_LOGIC_VECTOR ( 1 downto 0 );
    cfg_interrupt_msix_mask : out STD_LOGIC_VECTOR ( 1 downto 0 );
    cfg_link_power_state : out STD_LOGIC_VECTOR ( 1 downto 0 );
    cfg_obff_enable : out STD_LOGIC_VECTOR ( 1 downto 0 );
    cfg_phy_link_status : out STD_LOGIC_VECTOR ( 1 downto 0 );
    cfg_rcb_status : out STD_LOGIC_VECTOR ( 1 downto 0 );
    cfg_tph_requester_enable : out STD_LOGIC_VECTOR ( 1 downto 0 );
    pcie_tfc_npd_av : out STD_LOGIC_VECTOR ( 1 downto 0 );
    pcie_tfc_nph_av : out STD_LOGIC_VECTOR ( 1 downto 0 );
    PIPE_TXDATAK : out STD_LOGIC_VECTOR ( 7 downto 0 );
    PIPE_TXEQ_CONTROL : out STD_LOGIC_VECTOR ( 7 downto 0 );
    PIPE_POWERDOWN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    PIPETXRATE : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axis_cq_tdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    m_axis_rc_tdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    cfg_current_speed : out STD_LOGIC_VECTOR ( 2 downto 0 );
    cfg_max_payload : out STD_LOGIC_VECTOR ( 2 downto 0 );
    cfg_max_read_req : out STD_LOGIC_VECTOR ( 2 downto 0 );
    PIPE_RXEQ_PRESET : out STD_LOGIC_VECTOR ( 11 downto 0 );
    PIPETXMARGIN : out STD_LOGIC_VECTOR ( 2 downto 0 );
    cfg_ext_write_data : out STD_LOGIC_VECTOR ( 31 downto 0 );
    cfg_interrupt_msi_data : out STD_LOGIC_VECTOR ( 31 downto 0 );
    cfg_mgmt_read_data : out STD_LOGIC_VECTOR ( 31 downto 0 );
    PIPE_TXDATA : out STD_LOGIC_VECTOR ( 127 downto 0 );
    cfg_ext_write_byte_enable : out STD_LOGIC_VECTOR ( 3 downto 0 );
    cfg_negotiated_width : out STD_LOGIC_VECTOR ( 3 downto 0 );
    pcie_rq_seq_num : out STD_LOGIC_VECTOR ( 3 downto 0 );
    PIPE_RXEQ_TXPRESET : out STD_LOGIC_VECTOR ( 15 downto 0 );
    PIPE_TXEQ_PRESET : out STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axis_cc_tready : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axis_rq_tready : out STD_LOGIC_VECTOR ( 3 downto 0 );
    cfg_msg_received_type : out STD_LOGIC_VECTOR ( 4 downto 0 );
    cfg_function_power_state : out STD_LOGIC_VECTOR ( 5 downto 0 );
    cfg_interrupt_msi_mmenable : out STD_LOGIC_VECTOR ( 5 downto 0 );
    cfg_interrupt_msi_vf_enable : out STD_LOGIC_VECTOR ( 5 downto 0 );
    cfg_interrupt_msix_vf_enable : out STD_LOGIC_VECTOR ( 5 downto 0 );
    cfg_interrupt_msix_vf_mask : out STD_LOGIC_VECTOR ( 5 downto 0 );
    cfg_ltssm_state : out STD_LOGIC_VECTOR ( 5 downto 0 );
    cfg_tph_st_mode : out STD_LOGIC_VECTOR ( 5 downto 0 );
    cfg_vf_flr_in_process : out STD_LOGIC_VECTOR ( 5 downto 0 );
    cfg_vf_tph_requester_enable : out STD_LOGIC_VECTOR ( 5 downto 0 );
    pcie_cq_np_req_count : out STD_LOGIC_VECTOR ( 5 downto 0 );
    pcie_rq_tag : out STD_LOGIC_VECTOR ( 5 downto 0 );
    PIPE_RXEQ_LFFS : out STD_LOGIC_VECTOR ( 23 downto 0 );
    PIPE_TXEQ_DEEMPH : out STD_LOGIC_VECTOR ( 23 downto 0 );
    m_axis_rc_tuser : out STD_LOGIC_VECTOR ( 74 downto 0 );
    cfg_ext_function_number : out STD_LOGIC_VECTOR ( 7 downto 0 );
    cfg_fc_cplh : out STD_LOGIC_VECTOR ( 7 downto 0 );
    cfg_fc_nph : out STD_LOGIC_VECTOR ( 7 downto 0 );
    cfg_fc_ph : out STD_LOGIC_VECTOR ( 7 downto 0 );
    cfg_function_status : out STD_LOGIC_VECTOR ( 7 downto 0 );
    cfg_msg_received_data : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axis_cq_tkeep : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_rc_tkeep : out STD_LOGIC_VECTOR ( 3 downto 0 );
    PIPE_RXSLIDE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_cq_tuser : out STD_LOGIC_VECTOR ( 84 downto 0 );
    cfg_ext_register_number : out STD_LOGIC_VECTOR ( 9 downto 0 );
    speed_change : out STD_LOGIC;
    user_tph_stt_read_data_valid : out STD_LOGIC;
    user_lnk_up : out STD_LOGIC;
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    PIPE_RXEQ_CONTROL : out STD_LOGIC_VECTOR ( 7 downto 0 );
    CLK : in STD_LOGIC;
    cfg_config_space_enable : in STD_LOGIC;
    cfg_err_cor_in : in STD_LOGIC;
    cfg_err_uncor_in : in STD_LOGIC;
    cfg_ext_read_data_valid : in STD_LOGIC;
    cfg_hot_reset_in : in STD_LOGIC;
    cfg_interrupt_msi_tph_present : in STD_LOGIC;
    cfg_interrupt_msix_int : in STD_LOGIC;
    cfg_link_training_enable : in STD_LOGIC;
    cfg_mgmt_read : in STD_LOGIC;
    cfg_mgmt_type1_cfg_reg_access : in STD_LOGIC;
    cfg_mgmt_write : in STD_LOGIC;
    cfg_msg_transmit : in STD_LOGIC;
    cfg_per_function_output_request : in STD_LOGIC;
    cfg_power_state_change_ack : in STD_LOGIC;
    cfg_req_pm_transition_l23_ready : in STD_LOGIC;
    int_userclk1_out : in STD_LOGIC;
    pcie_drp_clk : in STD_LOGIC;
    pcie_drp_en : in STD_LOGIC;
    pcie_drp_we : in STD_LOGIC;
    pcie_cq_np_req : in STD_LOGIC;
    int_oobclk_out : in STD_LOGIC;
    PIPE_RXELECIDLE : in STD_LOGIC_VECTOR ( 3 downto 0 );
    PIPE_RXEQ_DONE : in STD_LOGIC_VECTOR ( 3 downto 0 );
    pipe_rx0_eq_adapt_done : in STD_LOGIC;
    pipe_rx0_eq_lffs_sel : in STD_LOGIC;
    pipe_rx0_phy_status : in STD_LOGIC;
    pipe_rx0_valid : in STD_LOGIC;
    pipe_rx1_eq_adapt_done : in STD_LOGIC;
    pipe_rx1_eq_lffs_sel : in STD_LOGIC;
    pipe_rx1_phy_status : in STD_LOGIC;
    pipe_rx1_valid : in STD_LOGIC;
    pipe_rx2_eq_adapt_done : in STD_LOGIC;
    pipe_rx2_eq_lffs_sel : in STD_LOGIC;
    pipe_rx2_phy_status : in STD_LOGIC;
    pipe_rx2_valid : in STD_LOGIC;
    pipe_rx3_eq_adapt_done : in STD_LOGIC;
    pipe_rx3_eq_lffs_sel : in STD_LOGIC;
    pipe_rx3_phy_status : in STD_LOGIC;
    pipe_rx3_valid : in STD_LOGIC;
    PIPE_TXEQ_DONE : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axis_cc_tlast : in STD_LOGIC;
    s_axis_cc_tvalid : in STD_LOGIC;
    s_axis_rq_tlast : in STD_LOGIC;
    s_axis_rq_tvalid : in STD_LOGIC;
    pcie_drp_addr : in STD_LOGIC_VECTOR ( 10 downto 0 );
    cfg_subsys_vend_id : in STD_LOGIC_VECTOR ( 15 downto 0 );
    pcie_drp_di : in STD_LOGIC_VECTOR ( 15 downto 0 );
    PIPERX0EQLPNEWTXCOEFFORPRESET : in STD_LOGIC_VECTOR ( 17 downto 0 );
    PIPERX1EQLPNEWTXCOEFFORPRESET : in STD_LOGIC_VECTOR ( 17 downto 0 );
    PIPERX2EQLPNEWTXCOEFFORPRESET : in STD_LOGIC_VECTOR ( 17 downto 0 );
    PIPERX3EQLPNEWTXCOEFFORPRESET : in STD_LOGIC_VECTOR ( 17 downto 0 );
    PIPE_TXEQ_COEFF : in STD_LOGIC_VECTOR ( 63 downto 0 );
    cfg_mgmt_addr : in STD_LOGIC_VECTOR ( 18 downto 0 );
    cfg_flr_done : in STD_LOGIC_VECTOR ( 1 downto 0 );
    cfg_interrupt_msi_tph_type : in STD_LOGIC_VECTOR ( 1 downto 0 );
    cfg_interrupt_pending : in STD_LOGIC_VECTOR ( 1 downto 0 );
    PIPE_RXDATAK : in STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axis_cq_tready : in STD_LOGIC_VECTOR ( 21 downto 0 );
    m_axis_rc_tready : in STD_LOGIC_VECTOR ( 21 downto 0 );
    s_axis_cc_tdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    s_axis_rq_tdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    cfg_ds_function_number : in STD_LOGIC_VECTOR ( 2 downto 0 );
    cfg_fc_sel : in STD_LOGIC_VECTOR ( 2 downto 0 );
    cfg_interrupt_msi_attr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    cfg_interrupt_msi_function_number : in STD_LOGIC_VECTOR ( 2 downto 0 );
    cfg_msg_transmit_type : in STD_LOGIC_VECTOR ( 2 downto 0 );
    cfg_per_func_status_control : in STD_LOGIC_VECTOR ( 2 downto 0 );
    cfg_per_function_number : in STD_LOGIC_VECTOR ( 2 downto 0 );
    pipe_rxstatus : in STD_LOGIC_VECTOR ( 11 downto 0 );
    cfg_ext_read_data : in STD_LOGIC_VECTOR ( 31 downto 0 );
    cfg_interrupt_msi_int : in STD_LOGIC_VECTOR ( 31 downto 0 );
    cfg_interrupt_msix_data : in STD_LOGIC_VECTOR ( 31 downto 0 );
    cfg_mgmt_write_data : in STD_LOGIC_VECTOR ( 31 downto 0 );
    cfg_msg_transmit_data : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axis_cc_tuser : in STD_LOGIC_VECTOR ( 32 downto 0 );
    cfg_interrupt_int : in STD_LOGIC_VECTOR ( 3 downto 0 );
    cfg_interrupt_msi_select : in STD_LOGIC_VECTOR ( 3 downto 0 );
    cfg_mgmt_byte_enable : in STD_LOGIC_VECTOR ( 3 downto 0 );
    cfg_ds_device_number : in STD_LOGIC_VECTOR ( 4 downto 0 );
    s_axis_rq_tuser : in STD_LOGIC_VECTOR ( 59 downto 0 );
    cfg_vf_flr_done : in STD_LOGIC_VECTOR ( 5 downto 0 );
    cfg_dsn : in STD_LOGIC_VECTOR ( 63 downto 0 );
    cfg_interrupt_msi_pending_status : in STD_LOGIC_VECTOR ( 63 downto 0 );
    cfg_interrupt_msix_address : in STD_LOGIC_VECTOR ( 63 downto 0 );
    cfg_ds_bus_number : in STD_LOGIC_VECTOR ( 7 downto 0 );
    cfg_ds_port_number : in STD_LOGIC_VECTOR ( 7 downto 0 );
    PIPE_GEN3_RDY : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axis_cc_tkeep : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axis_rq_tkeep : in STD_LOGIC_VECTOR ( 3 downto 0 );
    cfg_interrupt_msi_tph_st_tag : in STD_LOGIC_VECTOR ( 8 downto 0 );
    user_tph_stt_read_enable : in STD_LOGIC;
    I1 : in STD_LOGIC;
    user_reset_int : in STD_LOGIC;
    sys_reset : in STD_LOGIC;
    mmcm_lock : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    PIPE_RXDATA : in STD_LOGIC_VECTOR ( 127 downto 0 );
    user_tph_function_num : in STD_LOGIC_VECTOR ( 2 downto 0 );
    user_tph_stt_address : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_7x_0_pcie3_7x_0_pcie_top : entity is "pcie3_7x_0_pcie_top";
end pcie3_7x_0_pcie3_7x_0_pcie_top;

architecture STRUCTURE of pcie3_7x_0_pcie3_7x_0_pcie_top is
  signal \^pipetxrate\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^pipe_txeq_control\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^cfg_current_speed\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal cfg_input_update_done : STD_LOGIC;
  signal cfg_input_update_request : STD_LOGIC;
  signal \^cfg_ltssm_state\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal cfg_mc_update_done : STD_LOGIC;
  signal cfg_mc_update_request : STD_LOGIC;
  signal cfg_tph_function_num : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal cfg_tph_stt_address : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal cfg_tph_stt_read_data : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal cfg_tph_stt_read_data_valid : STD_LOGIC;
  signal cfg_tph_stt_read_enable : STD_LOGIC;
  signal cfg_tph_stt_write_byte_valid : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal cfg_tph_stt_write_data : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal cfg_tph_stt_write_enable : STD_LOGIC;
  signal mgmt_reset_n : STD_LOGIC;
  signal mgmt_sticky_reset_n : STD_LOGIC;
  signal pipe_reset_n : STD_LOGIC;
  signal pipe_rx0_data_pcie : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal pipe_rx0_eqcontrol_pcie : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal pipe_rx1_data_pcie : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal pipe_rx1_eqcontrol_pcie : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal pipe_rx2_data_pcie : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal pipe_rx2_eqcontrol_pcie : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal pipe_rx3_data_pcie : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal pipe_rx3_eqcontrol_pcie : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal pipe_rx7_data_pcie : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal reset_n : STD_LOGIC;
begin
  PIPETXRATE(1 downto 0) <= \^pipetxrate\(1 downto 0);
  PIPE_TXEQ_CONTROL(7 downto 0) <= \^pipe_txeq_control\(7 downto 0);
  cfg_current_speed(2 downto 0) <= \^cfg_current_speed\(2 downto 0);
  cfg_ltssm_state(5 downto 0) <= \^cfg_ltssm_state\(5 downto 0);
force_adapt_i: entity work.pcie3_7x_0_pcie3_7x_0_pcie_force_adapt
    port map (
      CLK => CLK,
      I1 => I1,
      PIPERX0DATA(31 downto 0) => pipe_rx0_data_pcie(31 downto 0),
      PIPERX0EQCONTROL(1 downto 0) => pipe_rx0_eqcontrol_pcie(1 downto 0),
      PIPERX1DATA(31 downto 0) => pipe_rx1_data_pcie(31 downto 0),
      PIPERX1EQCONTROL(1 downto 0) => pipe_rx1_eqcontrol_pcie(1 downto 0),
      PIPERX2DATA(31 downto 0) => pipe_rx2_data_pcie(31 downto 0),
      PIPERX2EQCONTROL(1 downto 0) => pipe_rx2_eqcontrol_pcie(1 downto 0),
      PIPERX3DATA(31 downto 0) => pipe_rx3_data_pcie(31 downto 0),
      PIPERX3EQCONTROL(1 downto 0) => pipe_rx3_eqcontrol_pcie(1 downto 0),
      PIPERX6DATA(31 downto 0) => pipe_rx7_data_pcie(31 downto 0),
      PIPETXRATE(0) => \^pipetxrate\(1),
      PIPE_RXDATA(127 downto 0) => PIPE_RXDATA(127 downto 0),
      PIPE_RXELECIDLE(0) => PIPE_RXELECIDLE(0),
      PIPE_RXEQ_CONTROL(7 downto 0) => PIPE_RXEQ_CONTROL(7 downto 0),
      PIPE_TXEQ_CONTROL(0) => \^pipe_txeq_control\(0),
      cfg_current_speed(0) => \^cfg_current_speed\(2),
      cfg_ltssm_state(5 downto 0) => \^cfg_ltssm_state\(5 downto 0),
      int_oobclk_out => int_oobclk_out,
      pipe_rx0_eq_adapt_done => pipe_rx0_eq_adapt_done,
      speed_change => speed_change
    );
pcie_7vx_i: entity work.pcie3_7x_0_pcie3_7x_0_pcie_7vx
    port map (
      ADDRARDADDR(7 downto 5) => cfg_tph_function_num(2 downto 0),
      ADDRARDADDR(4 downto 0) => cfg_tph_stt_address(4 downto 0),
      CFGTPHSTTWRITEBYTEVALID(3 downto 0) => cfg_tph_stt_write_byte_valid(3 downto 0),
      CFGTPHSTTWRITEDATA(31 downto 0) => cfg_tph_stt_write_data(31 downto 0),
      CLK => CLK,
      D => cfg_tph_stt_read_enable,
      DOADO(31 downto 0) => cfg_tph_stt_read_data(31 downto 0),
      O1 => O1,
      O2 => O2,
      PIPERX0DATA(31 downto 0) => pipe_rx0_data_pcie(31 downto 0),
      PIPERX0EQCONTROL(1 downto 0) => pipe_rx0_eqcontrol_pcie(1 downto 0),
      PIPERX0EQLPNEWTXCOEFFORPRESET(17 downto 0) => PIPERX0EQLPNEWTXCOEFFORPRESET(17 downto 0),
      PIPERX1DATA(31 downto 0) => pipe_rx1_data_pcie(31 downto 0),
      PIPERX1EQCONTROL(1 downto 0) => pipe_rx1_eqcontrol_pcie(1 downto 0),
      PIPERX1EQLPNEWTXCOEFFORPRESET(17 downto 0) => PIPERX1EQLPNEWTXCOEFFORPRESET(17 downto 0),
      PIPERX2DATA(31 downto 0) => pipe_rx2_data_pcie(31 downto 0),
      PIPERX2EQCONTROL(1 downto 0) => pipe_rx2_eqcontrol_pcie(1 downto 0),
      PIPERX2EQLPNEWTXCOEFFORPRESET(17 downto 0) => PIPERX2EQLPNEWTXCOEFFORPRESET(17 downto 0),
      PIPERX3DATA(31 downto 0) => pipe_rx3_data_pcie(31 downto 0),
      PIPERX3EQCONTROL(1 downto 0) => pipe_rx3_eqcontrol_pcie(1 downto 0),
      PIPERX3EQLPNEWTXCOEFFORPRESET(17 downto 0) => PIPERX3EQLPNEWTXCOEFFORPRESET(17 downto 0),
      PIPERX6DATA(31 downto 0) => pipe_rx7_data_pcie(31 downto 0),
      PIPETXMARGIN(2 downto 0) => PIPETXMARGIN(2 downto 0),
      PIPETXRATE(1 downto 0) => \^pipetxrate\(1 downto 0),
      PIPE_GEN3_RDY(3 downto 0) => PIPE_GEN3_RDY(3 downto 0),
      PIPE_POWERDOWN(7 downto 0) => PIPE_POWERDOWN(7 downto 0),
      PIPE_RXDATAK(7 downto 0) => PIPE_RXDATAK(7 downto 0),
      PIPE_RXELECIDLE(3 downto 0) => PIPE_RXELECIDLE(3 downto 0),
      PIPE_RXEQ_DONE(3 downto 0) => PIPE_RXEQ_DONE(3 downto 0),
      PIPE_RXEQ_LFFS(23 downto 0) => PIPE_RXEQ_LFFS(23 downto 0),
      PIPE_RXEQ_PRESET(11 downto 0) => PIPE_RXEQ_PRESET(11 downto 0),
      PIPE_RXEQ_TXPRESET(15 downto 0) => PIPE_RXEQ_TXPRESET(15 downto 0),
      PIPE_RXPOLARITY(3 downto 0) => PIPE_RXPOLARITY(3 downto 0),
      PIPE_RXSLIDE(3 downto 0) => PIPE_RXSLIDE(3 downto 0),
      PIPE_TXCOMPLIANCE(3 downto 0) => PIPE_TXCOMPLIANCE(3 downto 0),
      PIPE_TXDATA(127 downto 0) => PIPE_TXDATA(127 downto 0),
      PIPE_TXDATAK(7 downto 0) => PIPE_TXDATAK(7 downto 0),
      PIPE_TXDEEMPH(0) => PIPE_TXDEEMPH(0),
      PIPE_TXELECIDLE(3 downto 0) => PIPE_TXELECIDLE(3 downto 0),
      PIPE_TXEQ_COEFF(63 downto 0) => PIPE_TXEQ_COEFF(63 downto 0),
      PIPE_TXEQ_CONTROL(7 downto 0) => \^pipe_txeq_control\(7 downto 0),
      PIPE_TXEQ_DEEMPH(23 downto 0) => PIPE_TXEQ_DEEMPH(23 downto 0),
      PIPE_TXEQ_DONE(3 downto 0) => PIPE_TXEQ_DONE(3 downto 0),
      PIPE_TXEQ_PRESET(15 downto 0) => PIPE_TXEQ_PRESET(15 downto 0),
      cfg_config_space_enable => cfg_config_space_enable,
      cfg_current_speed(2 downto 0) => \^cfg_current_speed\(2 downto 0),
      cfg_dpa_substate_change(1 downto 0) => cfg_dpa_substate_change(1 downto 0),
      cfg_ds_bus_number(7 downto 0) => cfg_ds_bus_number(7 downto 0),
      cfg_ds_device_number(4 downto 0) => cfg_ds_device_number(4 downto 0),
      cfg_ds_function_number(2 downto 0) => cfg_ds_function_number(2 downto 0),
      cfg_ds_port_number(7 downto 0) => cfg_ds_port_number(7 downto 0),
      cfg_dsn(63 downto 0) => cfg_dsn(63 downto 0),
      cfg_err_cor_in => cfg_err_cor_in,
      cfg_err_cor_out => cfg_err_cor_out,
      cfg_err_fatal_out => cfg_err_fatal_out,
      cfg_err_nonfatal_out => cfg_err_nonfatal_out,
      cfg_err_uncor_in => cfg_err_uncor_in,
      cfg_ext_function_number(7 downto 0) => cfg_ext_function_number(7 downto 0),
      cfg_ext_read_data(31 downto 0) => cfg_ext_read_data(31 downto 0),
      cfg_ext_read_data_valid => cfg_ext_read_data_valid,
      cfg_ext_read_received => cfg_ext_read_received,
      cfg_ext_register_number(9 downto 0) => cfg_ext_register_number(9 downto 0),
      cfg_ext_write_byte_enable(3 downto 0) => cfg_ext_write_byte_enable(3 downto 0),
      cfg_ext_write_data(31 downto 0) => cfg_ext_write_data(31 downto 0),
      cfg_ext_write_received => cfg_ext_write_received,
      cfg_fc_cpld(11 downto 0) => cfg_fc_cpld(11 downto 0),
      cfg_fc_cplh(7 downto 0) => cfg_fc_cplh(7 downto 0),
      cfg_fc_npd(11 downto 0) => cfg_fc_npd(11 downto 0),
      cfg_fc_nph(7 downto 0) => cfg_fc_nph(7 downto 0),
      cfg_fc_pd(11 downto 0) => cfg_fc_pd(11 downto 0),
      cfg_fc_ph(7 downto 0) => cfg_fc_ph(7 downto 0),
      cfg_fc_sel(2 downto 0) => cfg_fc_sel(2 downto 0),
      cfg_flr_done(1 downto 0) => cfg_flr_done(1 downto 0),
      cfg_flr_in_process(1 downto 0) => cfg_flr_in_process(1 downto 0),
      cfg_function_power_state(5 downto 0) => cfg_function_power_state(5 downto 0),
      cfg_function_status(7 downto 0) => cfg_function_status(7 downto 0),
      cfg_hot_reset_in => cfg_hot_reset_in,
      cfg_hot_reset_out => cfg_hot_reset_out,
      cfg_input_update_done => cfg_input_update_done,
      cfg_input_update_request => cfg_input_update_request,
      cfg_interrupt_int(3 downto 0) => cfg_interrupt_int(3 downto 0),
      cfg_interrupt_msi_attr(2 downto 0) => cfg_interrupt_msi_attr(2 downto 0),
      cfg_interrupt_msi_data(31 downto 0) => cfg_interrupt_msi_data(31 downto 0),
      cfg_interrupt_msi_enable(1 downto 0) => cfg_interrupt_msi_enable(1 downto 0),
      cfg_interrupt_msi_fail => cfg_interrupt_msi_fail,
      cfg_interrupt_msi_function_number(2 downto 0) => cfg_interrupt_msi_function_number(2 downto 0),
      cfg_interrupt_msi_int(31 downto 0) => cfg_interrupt_msi_int(31 downto 0),
      cfg_interrupt_msi_mask_update => cfg_interrupt_msi_mask_update,
      cfg_interrupt_msi_mmenable(5 downto 0) => cfg_interrupt_msi_mmenable(5 downto 0),
      cfg_interrupt_msi_pending_status(63 downto 0) => cfg_interrupt_msi_pending_status(63 downto 0),
      cfg_interrupt_msi_select(3 downto 0) => cfg_interrupt_msi_select(3 downto 0),
      cfg_interrupt_msi_sent => cfg_interrupt_msi_sent,
      cfg_interrupt_msi_tph_present => cfg_interrupt_msi_tph_present,
      cfg_interrupt_msi_tph_st_tag(8 downto 0) => cfg_interrupt_msi_tph_st_tag(8 downto 0),
      cfg_interrupt_msi_tph_type(1 downto 0) => cfg_interrupt_msi_tph_type(1 downto 0),
      cfg_interrupt_msi_vf_enable(5 downto 0) => cfg_interrupt_msi_vf_enable(5 downto 0),
      cfg_interrupt_msix_address(63 downto 0) => cfg_interrupt_msix_address(63 downto 0),
      cfg_interrupt_msix_data(31 downto 0) => cfg_interrupt_msix_data(31 downto 0),
      cfg_interrupt_msix_enable(1 downto 0) => cfg_interrupt_msix_enable(1 downto 0),
      cfg_interrupt_msix_fail => cfg_interrupt_msix_fail,
      cfg_interrupt_msix_int => cfg_interrupt_msix_int,
      cfg_interrupt_msix_mask(1 downto 0) => cfg_interrupt_msix_mask(1 downto 0),
      cfg_interrupt_msix_sent => cfg_interrupt_msix_sent,
      cfg_interrupt_msix_vf_enable(5 downto 0) => cfg_interrupt_msix_vf_enable(5 downto 0),
      cfg_interrupt_msix_vf_mask(5 downto 0) => cfg_interrupt_msix_vf_mask(5 downto 0),
      cfg_interrupt_pending(1 downto 0) => cfg_interrupt_pending(1 downto 0),
      cfg_interrupt_sent => cfg_interrupt_sent,
      cfg_link_power_state(1 downto 0) => cfg_link_power_state(1 downto 0),
      cfg_link_training_enable => cfg_link_training_enable,
      cfg_ltr_enable => cfg_ltr_enable,
      cfg_ltssm_state(5 downto 0) => \^cfg_ltssm_state\(5 downto 0),
      cfg_max_payload(2 downto 0) => cfg_max_payload(2 downto 0),
      cfg_max_read_req(2 downto 0) => cfg_max_read_req(2 downto 0),
      cfg_mc_update_done => cfg_mc_update_done,
      cfg_mgmt_addr(18 downto 0) => cfg_mgmt_addr(18 downto 0),
      cfg_mgmt_byte_enable(3 downto 0) => cfg_mgmt_byte_enable(3 downto 0),
      cfg_mgmt_read => cfg_mgmt_read,
      cfg_mgmt_read_data(31 downto 0) => cfg_mgmt_read_data(31 downto 0),
      cfg_mgmt_read_write_done => cfg_mgmt_read_write_done,
      cfg_mgmt_type1_cfg_reg_access => cfg_mgmt_type1_cfg_reg_access,
      cfg_mgmt_write => cfg_mgmt_write,
      cfg_mgmt_write_data(31 downto 0) => cfg_mgmt_write_data(31 downto 0),
      cfg_msg_received => cfg_msg_received,
      cfg_msg_received_data(7 downto 0) => cfg_msg_received_data(7 downto 0),
      cfg_msg_received_type(4 downto 0) => cfg_msg_received_type(4 downto 0),
      cfg_msg_transmit => cfg_msg_transmit,
      cfg_msg_transmit_data(31 downto 0) => cfg_msg_transmit_data(31 downto 0),
      cfg_msg_transmit_done => cfg_msg_transmit_done,
      cfg_msg_transmit_type(2 downto 0) => cfg_msg_transmit_type(2 downto 0),
      cfg_negotiated_width(3 downto 0) => cfg_negotiated_width(3 downto 0),
      cfg_obff_enable(1 downto 0) => cfg_obff_enable(1 downto 0),
      cfg_per_func_status_control(2 downto 0) => cfg_per_func_status_control(2 downto 0),
      cfg_per_func_status_data(15 downto 0) => cfg_per_func_status_data(15 downto 0),
      cfg_per_function_number(2 downto 0) => cfg_per_function_number(2 downto 0),
      cfg_per_function_output_request => cfg_per_function_output_request,
      cfg_per_function_update_done => cfg_per_function_update_done,
      cfg_phy_link_down => cfg_phy_link_down,
      cfg_phy_link_status(1 downto 0) => cfg_phy_link_status(1 downto 0),
      cfg_pl_status_change => cfg_pl_status_change,
      cfg_power_state_change_ack => cfg_power_state_change_ack,
      cfg_power_state_change_interrupt => cfg_power_state_change_interrupt,
      cfg_rcb_status(1 downto 0) => cfg_rcb_status(1 downto 0),
      cfg_req_pm_transition_l23_ready => cfg_req_pm_transition_l23_ready,
      cfg_subsys_vend_id(15 downto 0) => cfg_subsys_vend_id(15 downto 0),
      cfg_tph_requester_enable(1 downto 0) => cfg_tph_requester_enable(1 downto 0),
      cfg_tph_st_mode(5 downto 0) => cfg_tph_st_mode(5 downto 0),
      cfg_tph_stt_read_data_valid => cfg_tph_stt_read_data_valid,
      cfg_tph_stt_write_enable => cfg_tph_stt_write_enable,
      cfg_vf_flr_done(5 downto 0) => cfg_vf_flr_done(5 downto 0),
      cfg_vf_flr_in_process(5 downto 0) => cfg_vf_flr_in_process(5 downto 0),
      cfg_vf_power_state(17 downto 0) => cfg_vf_power_state(17 downto 0),
      cfg_vf_status(11 downto 0) => cfg_vf_status(11 downto 0),
      cfg_vf_tph_requester_enable(5 downto 0) => cfg_vf_tph_requester_enable(5 downto 0),
      cfg_vf_tph_st_mode(17 downto 0) => cfg_vf_tph_st_mode(17 downto 0),
      int_oobclk_out => int_oobclk_out,
      int_userclk1_out => int_userclk1_out,
      m_axis_cq_tdata(127 downto 0) => m_axis_cq_tdata(127 downto 0),
      m_axis_cq_tkeep(3 downto 0) => m_axis_cq_tkeep(3 downto 0),
      m_axis_cq_tlast => m_axis_cq_tlast,
      m_axis_cq_tready(21 downto 0) => m_axis_cq_tready(21 downto 0),
      m_axis_cq_tuser(84 downto 0) => m_axis_cq_tuser(84 downto 0),
      m_axis_cq_tvalid => m_axis_cq_tvalid,
      m_axis_rc_tdata(127 downto 0) => m_axis_rc_tdata(127 downto 0),
      m_axis_rc_tkeep(3 downto 0) => m_axis_rc_tkeep(3 downto 0),
      m_axis_rc_tlast => m_axis_rc_tlast,
      m_axis_rc_tready(21 downto 0) => m_axis_rc_tready(21 downto 0),
      m_axis_rc_tuser(74 downto 0) => m_axis_rc_tuser(74 downto 0),
      m_axis_rc_tvalid => m_axis_rc_tvalid,
      mgmt_reset_n => mgmt_reset_n,
      mgmt_sticky_reset_n => mgmt_sticky_reset_n,
      out6 => cfg_mc_update_request,
      pcie_cq_np_req => pcie_cq_np_req,
      pcie_cq_np_req_count(5 downto 0) => pcie_cq_np_req_count(5 downto 0),
      pcie_drp_addr(10 downto 0) => pcie_drp_addr(10 downto 0),
      pcie_drp_clk => pcie_drp_clk,
      pcie_drp_di(15 downto 0) => pcie_drp_di(15 downto 0),
      pcie_drp_do(15 downto 0) => pcie_drp_do(15 downto 0),
      pcie_drp_en => pcie_drp_en,
      pcie_drp_rdy => pcie_drp_rdy,
      pcie_drp_we => pcie_drp_we,
      pcie_rq_seq_num(3 downto 0) => pcie_rq_seq_num(3 downto 0),
      pcie_rq_seq_num_vld => pcie_rq_seq_num_vld,
      pcie_rq_tag(5 downto 0) => pcie_rq_tag(5 downto 0),
      pcie_rq_tag_vld => pcie_rq_tag_vld,
      pcie_tfc_npd_av(1 downto 0) => pcie_tfc_npd_av(1 downto 0),
      pcie_tfc_nph_av(1 downto 0) => pcie_tfc_nph_av(1 downto 0),
      pipe_reset_n => pipe_reset_n,
      pipe_rx0_eq_adapt_done => pipe_rx0_eq_adapt_done,
      pipe_rx0_eq_lffs_sel => pipe_rx0_eq_lffs_sel,
      pipe_rx0_phy_status => pipe_rx0_phy_status,
      pipe_rx0_valid => pipe_rx0_valid,
      pipe_rx1_eq_adapt_done => pipe_rx1_eq_adapt_done,
      pipe_rx1_eq_lffs_sel => pipe_rx1_eq_lffs_sel,
      pipe_rx1_phy_status => pipe_rx1_phy_status,
      pipe_rx1_valid => pipe_rx1_valid,
      pipe_rx2_eq_adapt_done => pipe_rx2_eq_adapt_done,
      pipe_rx2_eq_lffs_sel => pipe_rx2_eq_lffs_sel,
      pipe_rx2_phy_status => pipe_rx2_phy_status,
      pipe_rx2_valid => pipe_rx2_valid,
      pipe_rx3_eq_adapt_done => pipe_rx3_eq_adapt_done,
      pipe_rx3_eq_lffs_sel => pipe_rx3_eq_lffs_sel,
      pipe_rx3_phy_status => pipe_rx3_phy_status,
      pipe_rx3_valid => pipe_rx3_valid,
      pipe_rxstatus(11 downto 0) => pipe_rxstatus(11 downto 0),
      pipe_tx_rcvr_det => pipe_tx_rcvr_det,
      pipe_tx_swing => pipe_tx_swing,
      reset_n => reset_n,
      s_axis_cc_tdata(127 downto 0) => s_axis_cc_tdata(127 downto 0),
      s_axis_cc_tkeep(3 downto 0) => s_axis_cc_tkeep(3 downto 0),
      s_axis_cc_tlast => s_axis_cc_tlast,
      s_axis_cc_tready(3 downto 0) => s_axis_cc_tready(3 downto 0),
      s_axis_cc_tuser(32 downto 0) => s_axis_cc_tuser(32 downto 0),
      s_axis_cc_tvalid => s_axis_cc_tvalid,
      s_axis_rq_tdata(127 downto 0) => s_axis_rq_tdata(127 downto 0),
      s_axis_rq_tkeep(3 downto 0) => s_axis_rq_tkeep(3 downto 0),
      s_axis_rq_tlast => s_axis_rq_tlast,
      s_axis_rq_tready(3 downto 0) => s_axis_rq_tready(3 downto 0),
      s_axis_rq_tuser(59 downto 0) => s_axis_rq_tuser(59 downto 0),
      s_axis_rq_tvalid => s_axis_rq_tvalid,
      sys_reset => sys_reset,
      user_lnk_up => user_lnk_up,
      user_reset_int => user_reset_int
    );
pcie_init_ctrl_7vx_i: entity work.pcie3_7x_0_pcie3_7x_0_pcie_init_ctrl_7vx
    port map (
      CLK => CLK,
      Q(0) => Q(0),
      cfg_input_update_done => cfg_input_update_done,
      cfg_input_update_request => cfg_input_update_request,
      cfg_mc_update_done => cfg_mc_update_done,
      mgmt_reset_n => mgmt_reset_n,
      mgmt_sticky_reset_n => mgmt_sticky_reset_n,
      mmcm_lock => mmcm_lock,
      out6 => cfg_mc_update_request,
      pipe_reset_n => pipe_reset_n,
      reset_n => reset_n
    );
pcie_tlp_tph_tbl_7vx_i: entity work.pcie3_7x_0_pcie3_7x_0_pcie_tlp_tph_tbl_7vx
    port map (
      ADDRARDADDR(7 downto 5) => cfg_tph_function_num(2 downto 0),
      ADDRARDADDR(4 downto 0) => cfg_tph_stt_address(4 downto 0),
      CFGTPHSTTWRITEBYTEVALID(3 downto 0) => cfg_tph_stt_write_byte_valid(3 downto 0),
      CFGTPHSTTWRITEDATA(31 downto 0) => cfg_tph_stt_write_data(31 downto 0),
      CLK => CLK,
      D => cfg_tph_stt_read_enable,
      DOADO(31 downto 0) => cfg_tph_stt_read_data(31 downto 0),
      cfg_tph_stt_read_data_valid => cfg_tph_stt_read_data_valid,
      cfg_tph_stt_write_enable => cfg_tph_stt_write_enable,
      reset_n => reset_n,
      user_tph_function_num(2 downto 0) => user_tph_function_num(2 downto 0),
      user_tph_stt_address(4 downto 0) => user_tph_stt_address(4 downto 0),
      user_tph_stt_read_data(31 downto 0) => user_tph_stt_read_data(31 downto 0),
      user_tph_stt_read_data_valid => user_tph_stt_read_data_valid,
      user_tph_stt_read_enable => user_tph_stt_read_enable
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx is
  port (
    pci_exp_txn : out STD_LOGIC_VECTOR ( 3 downto 0 );
    pci_exp_txp : out STD_LOGIC_VECTOR ( 3 downto 0 );
    pci_exp_rxn : in STD_LOGIC_VECTOR ( 3 downto 0 );
    pci_exp_rxp : in STD_LOGIC_VECTOR ( 3 downto 0 );
    int_pclk_out_slave : out STD_LOGIC;
    int_pipe_rxusrclk_out : out STD_LOGIC;
    int_rxoutclk_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    int_dclk_out : out STD_LOGIC;
    int_userclk1_out : out STD_LOGIC;
    int_userclk2_out : out STD_LOGIC;
    int_oobclk_out : out STD_LOGIC;
    int_qplllock_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    int_qplloutclk_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    int_qplloutrefclk_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    int_pclk_sel_slave : in STD_LOGIC_VECTOR ( 3 downto 0 );
    pipe_pclk_in : in STD_LOGIC;
    pipe_rxusrclk_in : in STD_LOGIC;
    pipe_rxoutclk_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    pipe_dclk_in : in STD_LOGIC;
    pipe_userclk1_in : in STD_LOGIC;
    pipe_userclk2_in : in STD_LOGIC;
    pipe_oobclk_in : in STD_LOGIC;
    pipe_mmcm_lock_in : in STD_LOGIC;
    pipe_txoutclk_out : out STD_LOGIC;
    pipe_rxoutclk_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    pipe_pclk_sel_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    pipe_gen3_out : out STD_LOGIC;
    qpll_drp_crscode : in STD_LOGIC_VECTOR ( 11 downto 0 );
    qpll_drp_fsm : in STD_LOGIC_VECTOR ( 17 downto 0 );
    qpll_drp_done : in STD_LOGIC_VECTOR ( 1 downto 0 );
    qpll_drp_reset : in STD_LOGIC_VECTOR ( 1 downto 0 );
    qpll_qplllock : in STD_LOGIC_VECTOR ( 1 downto 0 );
    qpll_qplloutclk : in STD_LOGIC_VECTOR ( 1 downto 0 );
    qpll_qplloutrefclk : in STD_LOGIC_VECTOR ( 1 downto 0 );
    qpll_qplld : out STD_LOGIC;
    qpll_qpllreset : out STD_LOGIC_VECTOR ( 1 downto 0 );
    qpll_drp_clk : out STD_LOGIC;
    qpll_drp_rst_n : out STD_LOGIC;
    qpll_drp_ovrd : out STD_LOGIC;
    qpll_drp_gen3 : out STD_LOGIC;
    qpll_drp_start : out STD_LOGIC;
    user_clk : out STD_LOGIC;
    user_reset : out STD_LOGIC;
    user_lnk_up : out STD_LOGIC;
    user_app_rdy : out STD_LOGIC;
    s_axis_rq_tlast : in STD_LOGIC;
    s_axis_rq_tdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    s_axis_rq_tuser : in STD_LOGIC_VECTOR ( 59 downto 0 );
    s_axis_rq_tkeep : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axis_rq_tready : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axis_rq_tvalid : in STD_LOGIC;
    m_axis_rc_tdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    m_axis_rc_tuser : out STD_LOGIC_VECTOR ( 74 downto 0 );
    m_axis_rc_tlast : out STD_LOGIC;
    m_axis_rc_tkeep : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_rc_tvalid : out STD_LOGIC;
    m_axis_rc_tready : in STD_LOGIC_VECTOR ( 21 downto 0 );
    m_axis_cq_tdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    m_axis_cq_tuser : out STD_LOGIC_VECTOR ( 84 downto 0 );
    m_axis_cq_tlast : out STD_LOGIC;
    m_axis_cq_tkeep : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_cq_tvalid : out STD_LOGIC;
    m_axis_cq_tready : in STD_LOGIC_VECTOR ( 21 downto 0 );
    s_axis_cc_tdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    s_axis_cc_tuser : in STD_LOGIC_VECTOR ( 32 downto 0 );
    s_axis_cc_tlast : in STD_LOGIC;
    s_axis_cc_tkeep : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axis_cc_tvalid : in STD_LOGIC;
    s_axis_cc_tready : out STD_LOGIC_VECTOR ( 3 downto 0 );
    pcie_rq_seq_num : out STD_LOGIC_VECTOR ( 3 downto 0 );
    pcie_rq_seq_num_vld : out STD_LOGIC;
    pcie_rq_tag : out STD_LOGIC_VECTOR ( 5 downto 0 );
    pcie_rq_tag_vld : out STD_LOGIC;
    pcie_tfc_nph_av : out STD_LOGIC_VECTOR ( 1 downto 0 );
    pcie_tfc_npd_av : out STD_LOGIC_VECTOR ( 1 downto 0 );
    pcie_cq_np_req : in STD_LOGIC;
    pcie_cq_np_req_count : out STD_LOGIC_VECTOR ( 5 downto 0 );
    cfg_phy_link_down : out STD_LOGIC;
    cfg_phy_link_status : out STD_LOGIC_VECTOR ( 1 downto 0 );
    cfg_negotiated_width : out STD_LOGIC_VECTOR ( 3 downto 0 );
    cfg_current_speed : out STD_LOGIC_VECTOR ( 2 downto 0 );
    cfg_max_payload : out STD_LOGIC_VECTOR ( 2 downto 0 );
    cfg_max_read_req : out STD_LOGIC_VECTOR ( 2 downto 0 );
    cfg_function_status : out STD_LOGIC_VECTOR ( 7 downto 0 );
    cfg_function_power_state : out STD_LOGIC_VECTOR ( 5 downto 0 );
    cfg_vf_status : out STD_LOGIC_VECTOR ( 11 downto 0 );
    cfg_vf_power_state : out STD_LOGIC_VECTOR ( 17 downto 0 );
    cfg_link_power_state : out STD_LOGIC_VECTOR ( 1 downto 0 );
    cfg_mgmt_addr : in STD_LOGIC_VECTOR ( 18 downto 0 );
    cfg_mgmt_write : in STD_LOGIC;
    cfg_mgmt_write_data : in STD_LOGIC_VECTOR ( 31 downto 0 );
    cfg_mgmt_byte_enable : in STD_LOGIC_VECTOR ( 3 downto 0 );
    cfg_mgmt_read : in STD_LOGIC;
    cfg_mgmt_read_data : out STD_LOGIC_VECTOR ( 31 downto 0 );
    cfg_mgmt_read_write_done : out STD_LOGIC;
    cfg_mgmt_type1_cfg_reg_access : in STD_LOGIC;
    cfg_err_cor_out : out STD_LOGIC;
    cfg_err_nonfatal_out : out STD_LOGIC;
    cfg_err_fatal_out : out STD_LOGIC;
    cfg_ltr_enable : out STD_LOGIC;
    cfg_ltssm_state : out STD_LOGIC_VECTOR ( 5 downto 0 );
    cfg_rcb_status : out STD_LOGIC_VECTOR ( 1 downto 0 );
    cfg_dpa_substate_change : out STD_LOGIC_VECTOR ( 1 downto 0 );
    cfg_obff_enable : out STD_LOGIC_VECTOR ( 1 downto 0 );
    cfg_pl_status_change : out STD_LOGIC;
    cfg_tph_requester_enable : out STD_LOGIC_VECTOR ( 1 downto 0 );
    cfg_tph_st_mode : out STD_LOGIC_VECTOR ( 5 downto 0 );
    cfg_vf_tph_requester_enable : out STD_LOGIC_VECTOR ( 5 downto 0 );
    cfg_vf_tph_st_mode : out STD_LOGIC_VECTOR ( 17 downto 0 );
    cfg_msg_received : out STD_LOGIC;
    cfg_msg_received_data : out STD_LOGIC_VECTOR ( 7 downto 0 );
    cfg_msg_received_type : out STD_LOGIC_VECTOR ( 4 downto 0 );
    cfg_msg_transmit : in STD_LOGIC;
    cfg_msg_transmit_type : in STD_LOGIC_VECTOR ( 2 downto 0 );
    cfg_msg_transmit_data : in STD_LOGIC_VECTOR ( 31 downto 0 );
    cfg_msg_transmit_done : out STD_LOGIC;
    cfg_fc_ph : out STD_LOGIC_VECTOR ( 7 downto 0 );
    cfg_fc_pd : out STD_LOGIC_VECTOR ( 11 downto 0 );
    cfg_fc_nph : out STD_LOGIC_VECTOR ( 7 downto 0 );
    cfg_fc_npd : out STD_LOGIC_VECTOR ( 11 downto 0 );
    cfg_fc_cplh : out STD_LOGIC_VECTOR ( 7 downto 0 );
    cfg_fc_cpld : out STD_LOGIC_VECTOR ( 11 downto 0 );
    cfg_fc_sel : in STD_LOGIC_VECTOR ( 2 downto 0 );
    cfg_per_func_status_control : in STD_LOGIC_VECTOR ( 2 downto 0 );
    cfg_per_func_status_data : out STD_LOGIC_VECTOR ( 15 downto 0 );
    cfg_per_function_number : in STD_LOGIC_VECTOR ( 2 downto 0 );
    cfg_per_function_output_request : in STD_LOGIC;
    cfg_per_function_update_done : out STD_LOGIC;
    cfg_subsys_vend_id : in STD_LOGIC_VECTOR ( 15 downto 0 );
    cfg_dsn : in STD_LOGIC_VECTOR ( 63 downto 0 );
    cfg_power_state_change_ack : in STD_LOGIC;
    cfg_power_state_change_interrupt : out STD_LOGIC;
    cfg_err_cor_in : in STD_LOGIC;
    cfg_err_uncor_in : in STD_LOGIC;
    cfg_flr_in_process : out STD_LOGIC_VECTOR ( 1 downto 0 );
    cfg_flr_done : in STD_LOGIC_VECTOR ( 1 downto 0 );
    cfg_vf_flr_in_process : out STD_LOGIC_VECTOR ( 5 downto 0 );
    cfg_vf_flr_done : in STD_LOGIC_VECTOR ( 5 downto 0 );
    cfg_link_training_enable : in STD_LOGIC;
    cfg_ext_read_received : out STD_LOGIC;
    cfg_ext_write_received : out STD_LOGIC;
    cfg_ext_register_number : out STD_LOGIC_VECTOR ( 9 downto 0 );
    cfg_ext_function_number : out STD_LOGIC_VECTOR ( 7 downto 0 );
    cfg_ext_write_data : out STD_LOGIC_VECTOR ( 31 downto 0 );
    cfg_ext_write_byte_enable : out STD_LOGIC_VECTOR ( 3 downto 0 );
    cfg_ext_read_data : in STD_LOGIC_VECTOR ( 31 downto 0 );
    cfg_ext_read_data_valid : in STD_LOGIC;
    cfg_interrupt_int : in STD_LOGIC_VECTOR ( 3 downto 0 );
    cfg_interrupt_pending : in STD_LOGIC_VECTOR ( 1 downto 0 );
    cfg_interrupt_sent : out STD_LOGIC;
    cfg_interrupt_msi_enable : out STD_LOGIC_VECTOR ( 1 downto 0 );
    cfg_interrupt_msi_vf_enable : out STD_LOGIC_VECTOR ( 5 downto 0 );
    cfg_interrupt_msi_mmenable : out STD_LOGIC_VECTOR ( 5 downto 0 );
    cfg_interrupt_msi_mask_update : out STD_LOGIC;
    cfg_interrupt_msi_data : out STD_LOGIC_VECTOR ( 31 downto 0 );
    cfg_interrupt_msi_select : in STD_LOGIC_VECTOR ( 3 downto 0 );
    cfg_interrupt_msi_int : in STD_LOGIC_VECTOR ( 31 downto 0 );
    cfg_interrupt_msi_pending_status : in STD_LOGIC_VECTOR ( 63 downto 0 );
    cfg_interrupt_msi_sent : out STD_LOGIC;
    cfg_interrupt_msi_fail : out STD_LOGIC;
    cfg_interrupt_msix_enable : out STD_LOGIC_VECTOR ( 1 downto 0 );
    cfg_interrupt_msix_mask : out STD_LOGIC_VECTOR ( 1 downto 0 );
    cfg_interrupt_msix_vf_enable : out STD_LOGIC_VECTOR ( 5 downto 0 );
    cfg_interrupt_msix_vf_mask : out STD_LOGIC_VECTOR ( 5 downto 0 );
    cfg_interrupt_msix_data : in STD_LOGIC_VECTOR ( 31 downto 0 );
    cfg_interrupt_msix_address : in STD_LOGIC_VECTOR ( 63 downto 0 );
    cfg_interrupt_msix_int : in STD_LOGIC;
    cfg_interrupt_msix_sent : out STD_LOGIC;
    cfg_interrupt_msix_fail : out STD_LOGIC;
    cfg_interrupt_msi_attr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    cfg_interrupt_msi_tph_present : in STD_LOGIC;
    cfg_interrupt_msi_tph_type : in STD_LOGIC_VECTOR ( 1 downto 0 );
    cfg_interrupt_msi_tph_st_tag : in STD_LOGIC_VECTOR ( 8 downto 0 );
    cfg_interrupt_msi_function_number : in STD_LOGIC_VECTOR ( 2 downto 0 );
    cfg_hot_reset_out : out STD_LOGIC;
    cfg_config_space_enable : in STD_LOGIC;
    cfg_req_pm_transition_l23_ready : in STD_LOGIC;
    cfg_hot_reset_in : in STD_LOGIC;
    cfg_ds_port_number : in STD_LOGIC_VECTOR ( 7 downto 0 );
    cfg_ds_bus_number : in STD_LOGIC_VECTOR ( 7 downto 0 );
    cfg_ds_device_number : in STD_LOGIC_VECTOR ( 4 downto 0 );
    cfg_ds_function_number : in STD_LOGIC_VECTOR ( 2 downto 0 );
    user_tph_stt_address : in STD_LOGIC_VECTOR ( 4 downto 0 );
    user_tph_function_num : in STD_LOGIC_VECTOR ( 2 downto 0 );
    user_tph_stt_read_data : out STD_LOGIC_VECTOR ( 31 downto 0 );
    user_tph_stt_read_data_valid : out STD_LOGIC;
    user_tph_stt_read_enable : in STD_LOGIC;
    sys_clk : in STD_LOGIC;
    sys_reset : in STD_LOGIC;
    pipe_mmcm_rst_n : in STD_LOGIC;
    pipe_txprbssel : in STD_LOGIC_VECTOR ( 2 downto 0 );
    pipe_rxprbssel : in STD_LOGIC_VECTOR ( 2 downto 0 );
    pipe_txprbsforceerr : in STD_LOGIC;
    pipe_rxprbscntreset : in STD_LOGIC;
    pipe_loopback : in STD_LOGIC_VECTOR ( 2 downto 0 );
    pipe_rxprbserr : out STD_LOGIC_VECTOR ( 3 downto 0 );
    pipe_rst_fsm : out STD_LOGIC_VECTOR ( 4 downto 0 );
    pipe_qrst_fsm : out STD_LOGIC_VECTOR ( 11 downto 0 );
    pipe_rate_fsm : out STD_LOGIC_VECTOR ( 19 downto 0 );
    pipe_sync_fsm_tx : out STD_LOGIC_VECTOR ( 23 downto 0 );
    pipe_sync_fsm_rx : out STD_LOGIC_VECTOR ( 27 downto 0 );
    pipe_drp_fsm : out STD_LOGIC_VECTOR ( 27 downto 0 );
    pipe_rst_idle : out STD_LOGIC;
    pipe_qrst_idle : out STD_LOGIC;
    pipe_rate_idle : out STD_LOGIC;
    pipe_eyescandataerror : out STD_LOGIC_VECTOR ( 3 downto 0 );
    pipe_rxstatus : out STD_LOGIC_VECTOR ( 11 downto 0 );
    pipe_dmonitorout : out STD_LOGIC_VECTOR ( 59 downto 0 );
    pipe_cpll_lock : out STD_LOGIC_VECTOR ( 3 downto 0 );
    pipe_qpll_lock : out STD_LOGIC_VECTOR ( 0 to 0 );
    pipe_rxpmaresetdone : out STD_LOGIC_VECTOR ( 3 downto 0 );
    pipe_rxbufstatus : out STD_LOGIC_VECTOR ( 11 downto 0 );
    pipe_txphaligndone : out STD_LOGIC_VECTOR ( 3 downto 0 );
    pipe_txphinitdone : out STD_LOGIC_VECTOR ( 3 downto 0 );
    pipe_txdlysresetdone : out STD_LOGIC_VECTOR ( 3 downto 0 );
    pipe_rxphaligndone : out STD_LOGIC_VECTOR ( 3 downto 0 );
    pipe_rxdlysresetdone : out STD_LOGIC_VECTOR ( 3 downto 0 );
    pipe_rxsyncdone : out STD_LOGIC_VECTOR ( 3 downto 0 );
    pipe_rxdisperr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    pipe_rxnotintable : out STD_LOGIC_VECTOR ( 31 downto 0 );
    pipe_rxcommadet : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gt_ch_drp_rdy : out STD_LOGIC_VECTOR ( 3 downto 0 );
    pipe_debug_0 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    pipe_debug_1 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    pipe_debug_2 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    pipe_debug_3 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    pipe_debug_4 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    pipe_debug_5 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    pipe_debug_6 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    pipe_debug_7 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    pipe_debug_8 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    pipe_debug_9 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    pipe_debug : out STD_LOGIC_VECTOR ( 31 downto 0 );
    common_commands_in : in STD_LOGIC_VECTOR ( 25 downto 0 );
    pipe_rx_0_sigs : in STD_LOGIC_VECTOR ( 83 downto 0 );
    pipe_rx_1_sigs : in STD_LOGIC_VECTOR ( 83 downto 0 );
    pipe_rx_2_sigs : in STD_LOGIC_VECTOR ( 83 downto 0 );
    pipe_rx_3_sigs : in STD_LOGIC_VECTOR ( 83 downto 0 );
    pipe_rx_4_sigs : in STD_LOGIC_VECTOR ( 83 downto 0 );
    pipe_rx_5_sigs : in STD_LOGIC_VECTOR ( 83 downto 0 );
    pipe_rx_6_sigs : in STD_LOGIC_VECTOR ( 83 downto 0 );
    pipe_rx_7_sigs : in STD_LOGIC_VECTOR ( 83 downto 0 );
    common_commands_out : out STD_LOGIC_VECTOR ( 16 downto 0 );
    pipe_tx_0_sigs : out STD_LOGIC_VECTOR ( 69 downto 0 );
    pipe_tx_1_sigs : out STD_LOGIC_VECTOR ( 69 downto 0 );
    pipe_tx_2_sigs : out STD_LOGIC_VECTOR ( 69 downto 0 );
    pipe_tx_3_sigs : out STD_LOGIC_VECTOR ( 69 downto 0 );
    pipe_tx_4_sigs : out STD_LOGIC_VECTOR ( 69 downto 0 );
    pipe_tx_5_sigs : out STD_LOGIC_VECTOR ( 69 downto 0 );
    pipe_tx_6_sigs : out STD_LOGIC_VECTOR ( 69 downto 0 );
    pipe_tx_7_sigs : out STD_LOGIC_VECTOR ( 69 downto 0 );
    ext_ch_gt_drpclk : out STD_LOGIC;
    ext_ch_gt_drpaddr : in STD_LOGIC_VECTOR ( 35 downto 0 );
    ext_ch_gt_drpen : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ext_ch_gt_drpdi : in STD_LOGIC_VECTOR ( 63 downto 0 );
    ext_ch_gt_drpwe : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ext_ch_gt_drpdo : out STD_LOGIC_VECTOR ( 63 downto 0 );
    ext_ch_gt_drprdy : out STD_LOGIC_VECTOR ( 3 downto 0 );
    icap_clk : in STD_LOGIC;
    icap_csib : in STD_LOGIC;
    icap_rdwrb : in STD_LOGIC;
    icap_i : in STD_LOGIC_VECTOR ( 31 downto 0 );
    icap_o : out STD_LOGIC_VECTOR ( 31 downto 0 );
    pcie_drp_rdy : out STD_LOGIC;
    pcie_drp_do : out STD_LOGIC_VECTOR ( 15 downto 0 );
    pcie_drp_clk : in STD_LOGIC;
    pcie_drp_en : in STD_LOGIC;
    pcie_drp_we : in STD_LOGIC;
    pcie_drp_addr : in STD_LOGIC_VECTOR ( 10 downto 0 );
    pcie_drp_di : in STD_LOGIC_VECTOR ( 15 downto 0 );
    startup_eos_in : in STD_LOGIC;
    startup_cfgclk : out STD_LOGIC;
    startup_cfgmclk : out STD_LOGIC;
    startup_eos : out STD_LOGIC;
    startup_preq : out STD_LOGIC;
    startup_clk : in STD_LOGIC;
    startup_gsr : in STD_LOGIC;
    startup_gts : in STD_LOGIC;
    startup_keyclearb : in STD_LOGIC;
    startup_pack : in STD_LOGIC;
    startup_usrcclko : in STD_LOGIC;
    startup_usrcclkts : in STD_LOGIC;
    startup_usrdoneo : in STD_LOGIC;
    startup_usrdonets : in STD_LOGIC
  );
  attribute TCQ : integer;
  attribute TCQ of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is 100;
  attribute component_name : string;
  attribute component_name of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "pcie3_7x_v3_0";
  attribute PL_LINK_CAP_MAX_LINK_SPEED : string;
  attribute PL_LINK_CAP_MAX_LINK_SPEED of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "3'b100";
  attribute PL_LINK_CAP_MAX_LINK_WIDTH : string;
  attribute PL_LINK_CAP_MAX_LINK_WIDTH of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "4'b0100";
  attribute USER_CLK2_FREQ : integer;
  attribute USER_CLK2_FREQ of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is 4;
  attribute C_DATA_WIDTH : integer;
  attribute C_DATA_WIDTH of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is 128;
  attribute PIPE_PIPELINE_STAGES : integer;
  attribute PIPE_PIPELINE_STAGES of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is 0;
  attribute PIPE_SIM : string;
  attribute PIPE_SIM of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "FALSE";
  attribute PIPE_SIM_MODE : string;
  attribute PIPE_SIM_MODE of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "FALSE";
  attribute REF_CLK_FREQ : integer;
  attribute REF_CLK_FREQ of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is 0;
  attribute PCIE_EXT_CLK : string;
  attribute PCIE_EXT_CLK of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "FALSE";
  attribute PCIE_EXT_GT_COMMON : string;
  attribute PCIE_EXT_GT_COMMON of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "FALSE";
  attribute EXT_CH_GT_DRP : string;
  attribute EXT_CH_GT_DRP of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "FALSE";
  attribute PCIE_DRP : string;
  attribute PCIE_DRP of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "FALSE";
  attribute TRANSCEIVER_CTRL_STATUS_PORTS : string;
  attribute TRANSCEIVER_CTRL_STATUS_PORTS of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "FALSE";
  attribute PCIE_TXBUF_EN : string;
  attribute PCIE_TXBUF_EN of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "FALSE";
  attribute PCIE_GT_DEVICE : string;
  attribute PCIE_GT_DEVICE of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "GTH";
  attribute PCIE_CHAN_BOND : integer;
  attribute PCIE_CHAN_BOND of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is 0;
  attribute PCIE_CHAN_BOND_EN : string;
  attribute PCIE_CHAN_BOND_EN of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "FALSE";
  attribute PCIE_USE_MODE : string;
  attribute PCIE_USE_MODE of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "2.1";
  attribute PCIE_LPM_DFE : string;
  attribute PCIE_LPM_DFE of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "LPM";
  attribute PCIE_LINK_SPEED : integer;
  attribute PCIE_LINK_SPEED of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is 3;
  attribute KEEP_WIDTH : integer;
  attribute KEEP_WIDTH of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is 4;
  attribute TX_MARGIN_FULL_0 : string;
  attribute TX_MARGIN_FULL_0 of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "7'b1001111";
  attribute TX_MARGIN_FULL_1 : string;
  attribute TX_MARGIN_FULL_1 of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "7'b1001110";
  attribute TX_MARGIN_FULL_2 : string;
  attribute TX_MARGIN_FULL_2 of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "7'b1001101";
  attribute TX_MARGIN_FULL_3 : string;
  attribute TX_MARGIN_FULL_3 of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "7'b1001100";
  attribute TX_MARGIN_FULL_4 : string;
  attribute TX_MARGIN_FULL_4 of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "7'b1000011";
  attribute TX_MARGIN_LOW_0 : string;
  attribute TX_MARGIN_LOW_0 of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "7'b1000101";
  attribute TX_MARGIN_LOW_1 : string;
  attribute TX_MARGIN_LOW_1 of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "7'b1000110";
  attribute TX_MARGIN_LOW_2 : string;
  attribute TX_MARGIN_LOW_2 of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "7'b1000011";
  attribute TX_MARGIN_LOW_3 : string;
  attribute TX_MARGIN_LOW_3 of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "7'b1000010";
  attribute TX_MARGIN_LOW_4 : string;
  attribute TX_MARGIN_LOW_4 of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "7'b1000000";
  attribute ARI_CAP_ENABLE : string;
  attribute ARI_CAP_ENABLE of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "FALSE";
  attribute AXISTEN_IF_CC_ALIGNMENT_MODE : string;
  attribute AXISTEN_IF_CC_ALIGNMENT_MODE of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "FALSE";
  attribute AXISTEN_IF_CC_PARITY_CHK : string;
  attribute AXISTEN_IF_CC_PARITY_CHK of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "FALSE";
  attribute AXISTEN_IF_CQ_ALIGNMENT_MODE : string;
  attribute AXISTEN_IF_CQ_ALIGNMENT_MODE of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "FALSE";
  attribute AXISTEN_IF_ENABLE_CLIENT_TAG : string;
  attribute AXISTEN_IF_ENABLE_CLIENT_TAG of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "true";
  attribute AXISTEN_IF_ENABLE_MSG_ROUTE : string;
  attribute AXISTEN_IF_ENABLE_MSG_ROUTE of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "18'b000000000000000000";
  attribute AXISTEN_IF_ENABLE_RX_MSG_INTFC : string;
  attribute AXISTEN_IF_ENABLE_RX_MSG_INTFC of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "FALSE";
  attribute AXISTEN_IF_RC_ALIGNMENT_MODE : string;
  attribute AXISTEN_IF_RC_ALIGNMENT_MODE of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "FALSE";
  attribute AXISTEN_IF_RC_STRADDLE : string;
  attribute AXISTEN_IF_RC_STRADDLE of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "FALSE";
  attribute AXISTEN_IF_RQ_ALIGNMENT_MODE : string;
  attribute AXISTEN_IF_RQ_ALIGNMENT_MODE of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "FALSE";
  attribute AXISTEN_IF_RQ_PARITY_CHK : string;
  attribute AXISTEN_IF_RQ_PARITY_CHK of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "FALSE";
  attribute DNSTREAM_LINK_NUM : string;
  attribute DNSTREAM_LINK_NUM of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "8'b00000000";
  attribute GEN3_PCS_AUTO_REALIGN : string;
  attribute GEN3_PCS_AUTO_REALIGN of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "2'b01";
  attribute GEN3_PCS_RX_ELECIDLE_INTERNAL : string;
  attribute GEN3_PCS_RX_ELECIDLE_INTERNAL of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "true";
  attribute LL_ACK_TIMEOUT : string;
  attribute LL_ACK_TIMEOUT of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "9'b000000000";
  attribute LL_ACK_TIMEOUT_EN : string;
  attribute LL_ACK_TIMEOUT_EN of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "FALSE";
  attribute LL_ACK_TIMEOUT_FUNC : integer;
  attribute LL_ACK_TIMEOUT_FUNC of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is 0;
  attribute LL_CPL_FC_UPDATE_TIMER : string;
  attribute LL_CPL_FC_UPDATE_TIMER of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "16'b0000000000000000";
  attribute LL_CPL_FC_UPDATE_TIMER_OVERRIDE : string;
  attribute LL_CPL_FC_UPDATE_TIMER_OVERRIDE of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "FALSE";
  attribute LL_FC_UPDATE_TIMER : string;
  attribute LL_FC_UPDATE_TIMER of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "16'b0000000000000000";
  attribute LL_FC_UPDATE_TIMER_OVERRIDE : string;
  attribute LL_FC_UPDATE_TIMER_OVERRIDE of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "FALSE";
  attribute LL_NP_FC_UPDATE_TIMER : string;
  attribute LL_NP_FC_UPDATE_TIMER of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "16'b0000000000000000";
  attribute LL_NP_FC_UPDATE_TIMER_OVERRIDE : string;
  attribute LL_NP_FC_UPDATE_TIMER_OVERRIDE of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "FALSE";
  attribute LL_P_FC_UPDATE_TIMER : string;
  attribute LL_P_FC_UPDATE_TIMER of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "16'b0000000000000000";
  attribute LL_P_FC_UPDATE_TIMER_OVERRIDE : string;
  attribute LL_P_FC_UPDATE_TIMER_OVERRIDE of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "FALSE";
  attribute LL_REPLAY_TIMEOUT : string;
  attribute LL_REPLAY_TIMEOUT of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "9'b000000000";
  attribute LL_REPLAY_TIMEOUT_EN : string;
  attribute LL_REPLAY_TIMEOUT_EN of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "FALSE";
  attribute LL_REPLAY_TIMEOUT_FUNC : integer;
  attribute LL_REPLAY_TIMEOUT_FUNC of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is 0;
  attribute LTR_TX_MESSAGE_MINIMUM_INTERVAL : string;
  attribute LTR_TX_MESSAGE_MINIMUM_INTERVAL of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "10'b0011111010";
  attribute LTR_TX_MESSAGE_ON_FUNC_POWER_STATE_CHANGE : string;
  attribute LTR_TX_MESSAGE_ON_FUNC_POWER_STATE_CHANGE of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "FALSE";
  attribute LTR_TX_MESSAGE_ON_LTR_ENABLE : string;
  attribute LTR_TX_MESSAGE_ON_LTR_ENABLE of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "FALSE";
  attribute PF0_AER_CAP_ECRC_CHECK_CAPABLE : string;
  attribute PF0_AER_CAP_ECRC_CHECK_CAPABLE of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "FALSE";
  attribute PF0_AER_CAP_ECRC_GEN_CAPABLE : string;
  attribute PF0_AER_CAP_ECRC_GEN_CAPABLE of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "FALSE";
  attribute PF0_AER_CAP_NEXTPTR : string;
  attribute PF0_AER_CAP_NEXTPTR of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "12'b001100000000";
  attribute PF0_ARI_CAP_NEXTPTR : string;
  attribute PF0_ARI_CAP_NEXTPTR of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "12'b000000000000";
  attribute PF0_ARI_CAP_NEXT_FUNC : string;
  attribute PF0_ARI_CAP_NEXT_FUNC of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "8'b00000000";
  attribute PF0_ARI_CAP_VER : string;
  attribute PF0_ARI_CAP_VER of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "4'b0001";
  attribute PF0_BAR0_APERTURE_SIZE : string;
  attribute PF0_BAR0_APERTURE_SIZE of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "5'b00011";
  attribute PF0_BAR0_CONTROL : string;
  attribute PF0_BAR0_CONTROL of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "3'b100";
  attribute PF0_BAR1_APERTURE_SIZE : string;
  attribute PF0_BAR1_APERTURE_SIZE of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "5'b00000";
  attribute PF0_BAR1_CONTROL : string;
  attribute PF0_BAR1_CONTROL of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "3'b000";
  attribute PF0_BAR2_APERTURE_SIZE : string;
  attribute PF0_BAR2_APERTURE_SIZE of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "5'b00000";
  attribute PF0_BAR2_CONTROL : string;
  attribute PF0_BAR2_CONTROL of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "3'b000";
  attribute PF0_BAR3_APERTURE_SIZE : string;
  attribute PF0_BAR3_APERTURE_SIZE of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "5'b00000";
  attribute PF0_BAR3_CONTROL : string;
  attribute PF0_BAR3_CONTROL of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "3'b000";
  attribute PF0_BAR4_APERTURE_SIZE : string;
  attribute PF0_BAR4_APERTURE_SIZE of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "5'b00000";
  attribute PF0_BAR4_CONTROL : string;
  attribute PF0_BAR4_CONTROL of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "3'b000";
  attribute PF0_BAR5_APERTURE_SIZE : string;
  attribute PF0_BAR5_APERTURE_SIZE of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "5'b00000";
  attribute PF0_BAR5_CONTROL : string;
  attribute PF0_BAR5_CONTROL of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "3'b000";
  attribute PF0_BIST_REGISTER : string;
  attribute PF0_BIST_REGISTER of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "8'b00000000";
  attribute PF0_CAPABILITY_POINTER : string;
  attribute PF0_CAPABILITY_POINTER of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "8'b10000000";
  attribute PF0_CLASS_CODE : string;
  attribute PF0_CLASS_CODE of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "24'b000001011000000000000000";
  attribute PF0_VENDOR_ID : string;
  attribute PF0_VENDOR_ID of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "16'b0001000011101110";
  attribute PF0_DEVICE_ID : string;
  attribute PF0_DEVICE_ID of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "16'b0111000000110100";
  attribute PF0_DEV_CAP2_128B_CAS_ATOMIC_COMPLETER_SUPPORT : string;
  attribute PF0_DEV_CAP2_128B_CAS_ATOMIC_COMPLETER_SUPPORT of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "FALSE";
  attribute PF0_DEV_CAP2_32B_ATOMIC_COMPLETER_SUPPORT : string;
  attribute PF0_DEV_CAP2_32B_ATOMIC_COMPLETER_SUPPORT of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "FALSE";
  attribute PF0_DEV_CAP2_64B_ATOMIC_COMPLETER_SUPPORT : string;
  attribute PF0_DEV_CAP2_64B_ATOMIC_COMPLETER_SUPPORT of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "FALSE";
  attribute PF0_DEV_CAP2_CPL_TIMEOUT_DISABLE : string;
  attribute PF0_DEV_CAP2_CPL_TIMEOUT_DISABLE of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "true";
  attribute PF0_DEV_CAP2_LTR_SUPPORT : string;
  attribute PF0_DEV_CAP2_LTR_SUPPORT of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "FALSE";
  attribute PF0_DEV_CAP2_OBFF_SUPPORT : string;
  attribute PF0_DEV_CAP2_OBFF_SUPPORT of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "2'b00";
  attribute PF0_DEV_CAP2_TPH_COMPLETER_SUPPORT : string;
  attribute PF0_DEV_CAP2_TPH_COMPLETER_SUPPORT of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "FALSE";
  attribute PF0_DEV_CAP_ENDPOINT_L0S_LATENCY : integer;
  attribute PF0_DEV_CAP_ENDPOINT_L0S_LATENCY of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is 0;
  attribute PF0_DEV_CAP_ENDPOINT_L1_LATENCY : integer;
  attribute PF0_DEV_CAP_ENDPOINT_L1_LATENCY of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is 0;
  attribute PF0_DEV_CAP_EXT_TAG_SUPPORTED : string;
  attribute PF0_DEV_CAP_EXT_TAG_SUPPORTED of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "FALSE";
  attribute PF0_DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE : string;
  attribute PF0_DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "FALSE";
  attribute PF0_DEV_CAP_MAX_PAYLOAD_SIZE : string;
  attribute PF0_DEV_CAP_MAX_PAYLOAD_SIZE of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "3'b010";
  attribute PF0_DPA_CAP_NEXTPTR : string;
  attribute PF0_DPA_CAP_NEXTPTR of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "12'b001100000000";
  attribute VF0_ARI_CAP_NEXTPTR : string;
  attribute VF0_ARI_CAP_NEXTPTR of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "12'b000000000000";
  attribute VF1_ARI_CAP_NEXTPTR : string;
  attribute VF1_ARI_CAP_NEXTPTR of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "12'b000000000000";
  attribute VF2_ARI_CAP_NEXTPTR : string;
  attribute VF2_ARI_CAP_NEXTPTR of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "12'b000000000000";
  attribute VF3_ARI_CAP_NEXTPTR : string;
  attribute VF3_ARI_CAP_NEXTPTR of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "12'b000000000000";
  attribute VF4_ARI_CAP_NEXTPTR : string;
  attribute VF4_ARI_CAP_NEXTPTR of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "12'b000000000000";
  attribute VF5_ARI_CAP_NEXTPTR : string;
  attribute VF5_ARI_CAP_NEXTPTR of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "12'b000000000000";
  attribute VF0_TPHR_CAP_DEV_SPECIFIC_MODE : string;
  attribute VF0_TPHR_CAP_DEV_SPECIFIC_MODE of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "true";
  attribute VF0_TPHR_CAP_ENABLE : string;
  attribute VF0_TPHR_CAP_ENABLE of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "FALSE";
  attribute VF0_TPHR_CAP_INT_VEC_MODE : string;
  attribute VF0_TPHR_CAP_INT_VEC_MODE of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "FALSE";
  attribute VF0_TPHR_CAP_NEXTPTR : string;
  attribute VF0_TPHR_CAP_NEXTPTR of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "12'b000000000000";
  attribute VF0_TPHR_CAP_ST_MODE_SEL : string;
  attribute VF0_TPHR_CAP_ST_MODE_SEL of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "3'b000";
  attribute VF0_TPHR_CAP_ST_TABLE_LOC : string;
  attribute VF0_TPHR_CAP_ST_TABLE_LOC of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "2'b00";
  attribute VF0_TPHR_CAP_ST_TABLE_SIZE : string;
  attribute VF0_TPHR_CAP_ST_TABLE_SIZE of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "11'b00000000000";
  attribute VF0_TPHR_CAP_VER : string;
  attribute VF0_TPHR_CAP_VER of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "4'b0001";
  attribute VF1_TPHR_CAP_DEV_SPECIFIC_MODE : string;
  attribute VF1_TPHR_CAP_DEV_SPECIFIC_MODE of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "true";
  attribute VF1_TPHR_CAP_ENABLE : string;
  attribute VF1_TPHR_CAP_ENABLE of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "FALSE";
  attribute VF1_TPHR_CAP_INT_VEC_MODE : string;
  attribute VF1_TPHR_CAP_INT_VEC_MODE of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "FALSE";
  attribute VF1_TPHR_CAP_NEXTPTR : string;
  attribute VF1_TPHR_CAP_NEXTPTR of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "12'b000000000000";
  attribute VF1_TPHR_CAP_ST_MODE_SEL : string;
  attribute VF1_TPHR_CAP_ST_MODE_SEL of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "3'b000";
  attribute VF1_TPHR_CAP_ST_TABLE_LOC : string;
  attribute VF1_TPHR_CAP_ST_TABLE_LOC of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "2'b00";
  attribute VF1_TPHR_CAP_ST_TABLE_SIZE : string;
  attribute VF1_TPHR_CAP_ST_TABLE_SIZE of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "11'b00000000000";
  attribute VF1_TPHR_CAP_VER : string;
  attribute VF1_TPHR_CAP_VER of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "4'b0001";
  attribute VF2_TPHR_CAP_DEV_SPECIFIC_MODE : string;
  attribute VF2_TPHR_CAP_DEV_SPECIFIC_MODE of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "true";
  attribute VF2_TPHR_CAP_ENABLE : string;
  attribute VF2_TPHR_CAP_ENABLE of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "FALSE";
  attribute VF2_TPHR_CAP_INT_VEC_MODE : string;
  attribute VF2_TPHR_CAP_INT_VEC_MODE of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "FALSE";
  attribute VF2_TPHR_CAP_NEXTPTR : string;
  attribute VF2_TPHR_CAP_NEXTPTR of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "12'b000000000000";
  attribute VF2_TPHR_CAP_ST_MODE_SEL : string;
  attribute VF2_TPHR_CAP_ST_MODE_SEL of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "3'b000";
  attribute VF2_TPHR_CAP_ST_TABLE_LOC : string;
  attribute VF2_TPHR_CAP_ST_TABLE_LOC of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "2'b00";
  attribute VF2_TPHR_CAP_ST_TABLE_SIZE : string;
  attribute VF2_TPHR_CAP_ST_TABLE_SIZE of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "11'b00000000000";
  attribute VF2_TPHR_CAP_VER : string;
  attribute VF2_TPHR_CAP_VER of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "4'b0001";
  attribute VF3_TPHR_CAP_DEV_SPECIFIC_MODE : string;
  attribute VF3_TPHR_CAP_DEV_SPECIFIC_MODE of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "true";
  attribute VF3_TPHR_CAP_ENABLE : string;
  attribute VF3_TPHR_CAP_ENABLE of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "FALSE";
  attribute VF3_TPHR_CAP_INT_VEC_MODE : string;
  attribute VF3_TPHR_CAP_INT_VEC_MODE of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "FALSE";
  attribute VF3_TPHR_CAP_NEXTPTR : string;
  attribute VF3_TPHR_CAP_NEXTPTR of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "12'b000000000000";
  attribute VF3_TPHR_CAP_ST_MODE_SEL : string;
  attribute VF3_TPHR_CAP_ST_MODE_SEL of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "3'b000";
  attribute VF3_TPHR_CAP_ST_TABLE_LOC : string;
  attribute VF3_TPHR_CAP_ST_TABLE_LOC of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "2'b00";
  attribute VF3_TPHR_CAP_ST_TABLE_SIZE : string;
  attribute VF3_TPHR_CAP_ST_TABLE_SIZE of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "11'b00000000000";
  attribute VF3_TPHR_CAP_VER : string;
  attribute VF3_TPHR_CAP_VER of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "4'b0001";
  attribute VF4_TPHR_CAP_DEV_SPECIFIC_MODE : string;
  attribute VF4_TPHR_CAP_DEV_SPECIFIC_MODE of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "true";
  attribute VF4_TPHR_CAP_ENABLE : string;
  attribute VF4_TPHR_CAP_ENABLE of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "FALSE";
  attribute VF4_TPHR_CAP_INT_VEC_MODE : string;
  attribute VF4_TPHR_CAP_INT_VEC_MODE of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "FALSE";
  attribute VF4_TPHR_CAP_NEXTPTR : string;
  attribute VF4_TPHR_CAP_NEXTPTR of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "12'b000000000000";
  attribute VF4_TPHR_CAP_ST_MODE_SEL : string;
  attribute VF4_TPHR_CAP_ST_MODE_SEL of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "3'b000";
  attribute VF4_TPHR_CAP_ST_TABLE_LOC : string;
  attribute VF4_TPHR_CAP_ST_TABLE_LOC of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "2'b00";
  attribute VF4_TPHR_CAP_ST_TABLE_SIZE : string;
  attribute VF4_TPHR_CAP_ST_TABLE_SIZE of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "11'b00000000000";
  attribute VF4_TPHR_CAP_VER : string;
  attribute VF4_TPHR_CAP_VER of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "4'b0001";
  attribute VF5_TPHR_CAP_DEV_SPECIFIC_MODE : string;
  attribute VF5_TPHR_CAP_DEV_SPECIFIC_MODE of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "true";
  attribute VF5_TPHR_CAP_ENABLE : string;
  attribute VF5_TPHR_CAP_ENABLE of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "FALSE";
  attribute VF5_TPHR_CAP_INT_VEC_MODE : string;
  attribute VF5_TPHR_CAP_INT_VEC_MODE of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "FALSE";
  attribute VF5_TPHR_CAP_NEXTPTR : string;
  attribute VF5_TPHR_CAP_NEXTPTR of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "12'b000000000000";
  attribute VF5_TPHR_CAP_ST_MODE_SEL : string;
  attribute VF5_TPHR_CAP_ST_MODE_SEL of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "3'b000";
  attribute VF5_TPHR_CAP_ST_TABLE_LOC : string;
  attribute VF5_TPHR_CAP_ST_TABLE_LOC of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "2'b00";
  attribute VF5_TPHR_CAP_ST_TABLE_SIZE : string;
  attribute VF5_TPHR_CAP_ST_TABLE_SIZE of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "11'b00000000000";
  attribute VF5_TPHR_CAP_VER : string;
  attribute VF5_TPHR_CAP_VER of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "4'b0001";
  attribute PF0_DPA_CAP_SUB_STATE_CONTROL : string;
  attribute PF0_DPA_CAP_SUB_STATE_CONTROL of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "5'b00000";
  attribute PF0_DPA_CAP_SUB_STATE_CONTROL_EN : string;
  attribute PF0_DPA_CAP_SUB_STATE_CONTROL_EN of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "true";
  attribute PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION0 : string;
  attribute PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION0 of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "8'b00000000";
  attribute PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION1 : string;
  attribute PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION1 of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "8'b00000000";
  attribute PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION2 : string;
  attribute PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION2 of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "8'b00000000";
  attribute PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION3 : string;
  attribute PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION3 of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "8'b00000000";
  attribute PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION4 : string;
  attribute PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION4 of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "8'b00000000";
  attribute PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION5 : string;
  attribute PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION5 of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "8'b00000000";
  attribute PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION6 : string;
  attribute PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION6 of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "8'b00000000";
  attribute PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION7 : string;
  attribute PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION7 of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "8'b00000000";
  attribute PF0_DPA_CAP_VER : string;
  attribute PF0_DPA_CAP_VER of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "4'b0001";
  attribute PF0_DSN_CAP_NEXTPTR : string;
  attribute PF0_DSN_CAP_NEXTPTR of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "12'b001100000000";
  attribute PF0_EXPANSION_ROM_APERTURE_SIZE : string;
  attribute PF0_EXPANSION_ROM_APERTURE_SIZE of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "5'b00000";
  attribute PF0_EXPANSION_ROM_ENABLE : string;
  attribute PF0_EXPANSION_ROM_ENABLE of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "FALSE";
  attribute PF0_INTERRUPT_LINE : string;
  attribute PF0_INTERRUPT_LINE of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "8'b00000000";
  attribute PF0_INTERRUPT_PIN : string;
  attribute PF0_INTERRUPT_PIN of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "3'b000";
  attribute PF0_LINK_CAP_ASPM_SUPPORT : integer;
  attribute PF0_LINK_CAP_ASPM_SUPPORT of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is 0;
  attribute PF0_LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN1 : integer;
  attribute PF0_LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN1 of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is 7;
  attribute PF0_LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN2 : integer;
  attribute PF0_LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN2 of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is 7;
  attribute PF0_LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN3 : integer;
  attribute PF0_LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN3 of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is 7;
  attribute PF0_LINK_CAP_L0S_EXIT_LATENCY_GEN1 : integer;
  attribute PF0_LINK_CAP_L0S_EXIT_LATENCY_GEN1 of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is 7;
  attribute PF0_LINK_CAP_L0S_EXIT_LATENCY_GEN2 : integer;
  attribute PF0_LINK_CAP_L0S_EXIT_LATENCY_GEN2 of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is 7;
  attribute PF0_LINK_CAP_L0S_EXIT_LATENCY_GEN3 : integer;
  attribute PF0_LINK_CAP_L0S_EXIT_LATENCY_GEN3 of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is 7;
  attribute PF0_LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN1 : integer;
  attribute PF0_LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN1 of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is 7;
  attribute PF0_LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN2 : integer;
  attribute PF0_LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN2 of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is 7;
  attribute PF0_LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN3 : integer;
  attribute PF0_LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN3 of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is 7;
  attribute PF0_LINK_CAP_L1_EXIT_LATENCY_GEN1 : integer;
  attribute PF0_LINK_CAP_L1_EXIT_LATENCY_GEN1 of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is 7;
  attribute PF0_LINK_CAP_L1_EXIT_LATENCY_GEN2 : integer;
  attribute PF0_LINK_CAP_L1_EXIT_LATENCY_GEN2 of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is 7;
  attribute PF0_LINK_CAP_L1_EXIT_LATENCY_GEN3 : integer;
  attribute PF0_LINK_CAP_L1_EXIT_LATENCY_GEN3 of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is 7;
  attribute PF0_LINK_STATUS_SLOT_CLOCK_CONFIG : string;
  attribute PF0_LINK_STATUS_SLOT_CLOCK_CONFIG of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "FALSE";
  attribute PF0_LTR_CAP_MAX_NOSNOOP_LAT : string;
  attribute PF0_LTR_CAP_MAX_NOSNOOP_LAT of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "10'b0000000000";
  attribute PF0_LTR_CAP_MAX_SNOOP_LAT : string;
  attribute PF0_LTR_CAP_MAX_SNOOP_LAT of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "10'b0000000000";
  attribute PF0_LTR_CAP_NEXTPTR : string;
  attribute PF0_LTR_CAP_NEXTPTR of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "12'b001100000000";
  attribute PF0_LTR_CAP_VER : string;
  attribute PF0_LTR_CAP_VER of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "4'b0001";
  attribute PF0_MSIX_CAP_NEXTPTR : string;
  attribute PF0_MSIX_CAP_NEXTPTR of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "8'b00000000";
  attribute PF0_MSIX_CAP_PBA_BIR : integer;
  attribute PF0_MSIX_CAP_PBA_BIR of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is 0;
  attribute PF0_MSIX_CAP_PBA_OFFSET : string;
  attribute PF0_MSIX_CAP_PBA_OFFSET of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "29'b00000000000000000000000000000";
  attribute PF0_MSIX_CAP_TABLE_BIR : integer;
  attribute PF0_MSIX_CAP_TABLE_BIR of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is 0;
  attribute PF0_MSIX_CAP_TABLE_OFFSET : string;
  attribute PF0_MSIX_CAP_TABLE_OFFSET of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "29'b00000000000000000000000000000";
  attribute PF0_MSIX_CAP_TABLE_SIZE : string;
  attribute PF0_MSIX_CAP_TABLE_SIZE of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "11'b00000000000";
  attribute PF0_MSI_CAP_MULTIMSGCAP : integer;
  attribute PF0_MSI_CAP_MULTIMSGCAP of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is 0;
  attribute PF0_MSI_CAP_NEXTPTR : string;
  attribute PF0_MSI_CAP_NEXTPTR of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "8'b11000000";
  attribute PF0_PB_CAP_NEXTPTR : string;
  attribute PF0_PB_CAP_NEXTPTR of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "12'b001001110100";
  attribute PF0_PB_CAP_SYSTEM_ALLOCATED : string;
  attribute PF0_PB_CAP_SYSTEM_ALLOCATED of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "FALSE";
  attribute PF0_PB_CAP_VER : string;
  attribute PF0_PB_CAP_VER of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "4'b0001";
  attribute PF0_PM_CAP_ID : string;
  attribute PF0_PM_CAP_ID of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "8'b00000001";
  attribute PF0_PM_CAP_NEXTPTR : string;
  attribute PF0_PM_CAP_NEXTPTR of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "8'b10010000";
  attribute PF0_PM_CAP_PMESUPPORT_D0 : string;
  attribute PF0_PM_CAP_PMESUPPORT_D0 of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "FALSE";
  attribute PF0_PM_CAP_PMESUPPORT_D1 : string;
  attribute PF0_PM_CAP_PMESUPPORT_D1 of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "FALSE";
  attribute PF0_PM_CAP_PMESUPPORT_D3HOT : string;
  attribute PF0_PM_CAP_PMESUPPORT_D3HOT of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "FALSE";
  attribute PF0_PM_CAP_SUPP_D1_STATE : string;
  attribute PF0_PM_CAP_SUPP_D1_STATE of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "FALSE";
  attribute PF0_PM_CAP_VER_ID : string;
  attribute PF0_PM_CAP_VER_ID of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "3'b011";
  attribute PF0_PM_CSR_NOSOFTRESET : string;
  attribute PF0_PM_CSR_NOSOFTRESET of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "true";
  attribute PF0_RBAR_CAP_ENABLE : string;
  attribute PF0_RBAR_CAP_ENABLE of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "FALSE";
  attribute PF0_RBAR_CAP_INDEX0 : string;
  attribute PF0_RBAR_CAP_INDEX0 of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "3'b000";
  attribute PF0_RBAR_CAP_INDEX1 : string;
  attribute PF0_RBAR_CAP_INDEX1 of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "3'b000";
  attribute PF0_RBAR_CAP_INDEX2 : string;
  attribute PF0_RBAR_CAP_INDEX2 of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "3'b000";
  attribute PF0_RBAR_CAP_NEXTPTR : string;
  attribute PF0_RBAR_CAP_NEXTPTR of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "12'b001100000000";
  attribute PF0_RBAR_CAP_SIZE0 : string;
  attribute PF0_RBAR_CAP_SIZE0 of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "20'b00000000000000000000";
  attribute PF0_RBAR_CAP_SIZE1 : string;
  attribute PF0_RBAR_CAP_SIZE1 of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "20'b00000000000000000000";
  attribute PF0_RBAR_CAP_SIZE2 : string;
  attribute PF0_RBAR_CAP_SIZE2 of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "20'b00000000000000000000";
  attribute PF0_RBAR_CAP_VER : string;
  attribute PF0_RBAR_CAP_VER of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "4'b0001";
  attribute PF0_RBAR_NUM : string;
  attribute PF0_RBAR_NUM of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "3'b001";
  attribute PF0_REVISION_ID : string;
  attribute PF0_REVISION_ID of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "8'b00000000";
  attribute PF0_SRIOV_BAR0_APERTURE_SIZE : string;
  attribute PF0_SRIOV_BAR0_APERTURE_SIZE of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "5'b00000";
  attribute PF0_SRIOV_BAR0_CONTROL : string;
  attribute PF0_SRIOV_BAR0_CONTROL of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "3'b000";
  attribute PF0_SRIOV_BAR1_APERTURE_SIZE : string;
  attribute PF0_SRIOV_BAR1_APERTURE_SIZE of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "5'b00000";
  attribute PF0_SRIOV_BAR1_CONTROL : string;
  attribute PF0_SRIOV_BAR1_CONTROL of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "3'b000";
  attribute PF0_SRIOV_BAR2_APERTURE_SIZE : string;
  attribute PF0_SRIOV_BAR2_APERTURE_SIZE of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "5'b00000";
  attribute PF0_SRIOV_BAR2_CONTROL : string;
  attribute PF0_SRIOV_BAR2_CONTROL of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "3'b000";
  attribute PF0_SRIOV_BAR3_APERTURE_SIZE : string;
  attribute PF0_SRIOV_BAR3_APERTURE_SIZE of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "5'b00000";
  attribute PF0_SRIOV_BAR3_CONTROL : string;
  attribute PF0_SRIOV_BAR3_CONTROL of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "3'b000";
  attribute PF0_SRIOV_BAR4_APERTURE_SIZE : string;
  attribute PF0_SRIOV_BAR4_APERTURE_SIZE of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "5'b00000";
  attribute PF0_SRIOV_BAR4_CONTROL : string;
  attribute PF0_SRIOV_BAR4_CONTROL of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "3'b000";
  attribute PF0_SRIOV_BAR5_APERTURE_SIZE : string;
  attribute PF0_SRIOV_BAR5_APERTURE_SIZE of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "5'b00000";
  attribute PF0_SRIOV_BAR5_CONTROL : string;
  attribute PF0_SRIOV_BAR5_CONTROL of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "3'b000";
  attribute PF0_SRIOV_CAP_INITIAL_VF : string;
  attribute PF0_SRIOV_CAP_INITIAL_VF of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "16'b0000000000000000";
  attribute PF0_SRIOV_CAP_NEXTPTR : string;
  attribute PF0_SRIOV_CAP_NEXTPTR of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "12'b001100000000";
  attribute PF0_SRIOV_CAP_TOTAL_VF : string;
  attribute PF0_SRIOV_CAP_TOTAL_VF of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "16'b0000000000000000";
  attribute PF0_SRIOV_CAP_VER : string;
  attribute PF0_SRIOV_CAP_VER of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "4'b0000";
  attribute PF0_SRIOV_FIRST_VF_OFFSET : string;
  attribute PF0_SRIOV_FIRST_VF_OFFSET of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "16'b0000000000000000";
  attribute PF0_SRIOV_FUNC_DEP_LINK : string;
  attribute PF0_SRIOV_FUNC_DEP_LINK of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "16'b0000000000000000";
  attribute PF0_SRIOV_SUPPORTED_PAGE_SIZE : string;
  attribute PF0_SRIOV_SUPPORTED_PAGE_SIZE of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "32'b00000000000000000000010101010011";
  attribute PF0_SRIOV_VF_DEVICE_ID : string;
  attribute PF0_SRIOV_VF_DEVICE_ID of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "16'b0000000000000000";
  attribute PF0_SUBSYSTEM_VENDOR_ID : string;
  attribute PF0_SUBSYSTEM_VENDOR_ID of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "16'b0001000011101110";
  attribute PF0_SUBSYSTEM_ID : string;
  attribute PF0_SUBSYSTEM_ID of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "16'b0000000000000111";
  attribute PF0_TPHR_CAP_DEV_SPECIFIC_MODE : string;
  attribute PF0_TPHR_CAP_DEV_SPECIFIC_MODE of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "true";
  attribute PF0_TPHR_CAP_ENABLE : string;
  attribute PF0_TPHR_CAP_ENABLE of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "FALSE";
  attribute PF0_TPHR_CAP_INT_VEC_MODE : string;
  attribute PF0_TPHR_CAP_INT_VEC_MODE of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "FALSE";
  attribute PF0_TPHR_CAP_NEXTPTR : string;
  attribute PF0_TPHR_CAP_NEXTPTR of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "12'b001100000000";
  attribute PF0_TPHR_CAP_ST_MODE_SEL : string;
  attribute PF0_TPHR_CAP_ST_MODE_SEL of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "3'b000";
  attribute PF0_TPHR_CAP_ST_TABLE_LOC : string;
  attribute PF0_TPHR_CAP_ST_TABLE_LOC of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "2'b00";
  attribute PF0_TPHR_CAP_ST_TABLE_SIZE : string;
  attribute PF0_TPHR_CAP_ST_TABLE_SIZE of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "11'b00000000000";
  attribute PF0_TPHR_CAP_VER : string;
  attribute PF0_TPHR_CAP_VER of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "4'b0001";
  attribute PF0_VC_CAP_NEXTPTR : string;
  attribute PF0_VC_CAP_NEXTPTR of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "12'b000000000000";
  attribute PF0_VC_CAP_VER : string;
  attribute PF0_VC_CAP_VER of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "4'b0001";
  attribute PF1_AER_CAP_ECRC_CHECK_CAPABLE : string;
  attribute PF1_AER_CAP_ECRC_CHECK_CAPABLE of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "FALSE";
  attribute PF1_AER_CAP_ECRC_GEN_CAPABLE : string;
  attribute PF1_AER_CAP_ECRC_GEN_CAPABLE of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "FALSE";
  attribute PF1_AER_CAP_NEXTPTR : string;
  attribute PF1_AER_CAP_NEXTPTR of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "12'b000000000000";
  attribute PF1_ARI_CAP_NEXTPTR : string;
  attribute PF1_ARI_CAP_NEXTPTR of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "12'b000000000000";
  attribute PF1_ARI_CAP_NEXT_FUNC : string;
  attribute PF1_ARI_CAP_NEXT_FUNC of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "8'b00000000";
  attribute PF1_BAR0_APERTURE_SIZE : string;
  attribute PF1_BAR0_APERTURE_SIZE of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "5'b00000";
  attribute PF1_BAR0_CONTROL : string;
  attribute PF1_BAR0_CONTROL of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "3'b000";
  attribute PF1_BAR1_APERTURE_SIZE : string;
  attribute PF1_BAR1_APERTURE_SIZE of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "5'b00000";
  attribute PF1_BAR1_CONTROL : string;
  attribute PF1_BAR1_CONTROL of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "3'b000";
  attribute PF1_BAR2_APERTURE_SIZE : string;
  attribute PF1_BAR2_APERTURE_SIZE of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "5'b00000";
  attribute PF1_BAR2_CONTROL : string;
  attribute PF1_BAR2_CONTROL of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "3'b000";
  attribute PF1_BAR3_APERTURE_SIZE : string;
  attribute PF1_BAR3_APERTURE_SIZE of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "5'b00000";
  attribute PF1_BAR3_CONTROL : string;
  attribute PF1_BAR3_CONTROL of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "3'b000";
  attribute PF1_BAR4_APERTURE_SIZE : string;
  attribute PF1_BAR4_APERTURE_SIZE of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "5'b00000";
  attribute PF1_BAR4_CONTROL : string;
  attribute PF1_BAR4_CONTROL of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "3'b000";
  attribute PF1_BAR5_APERTURE_SIZE : string;
  attribute PF1_BAR5_APERTURE_SIZE of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "5'b00000";
  attribute PF1_BAR5_CONTROL : string;
  attribute PF1_BAR5_CONTROL of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "3'b000";
  attribute PF1_BIST_REGISTER : string;
  attribute PF1_BIST_REGISTER of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "8'b00000000";
  attribute PF1_CAPABILITY_POINTER : string;
  attribute PF1_CAPABILITY_POINTER of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "8'b10000000";
  attribute PF1_CLASS_CODE : string;
  attribute PF1_CLASS_CODE of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "24'b000001011000000000000000";
  attribute PF1_DEVICE_ID : string;
  attribute PF1_DEVICE_ID of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "16'b0111000000010001";
  attribute PF1_DEV_CAP_MAX_PAYLOAD_SIZE : string;
  attribute PF1_DEV_CAP_MAX_PAYLOAD_SIZE of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "3'b010";
  attribute PF1_DPA_CAP_NEXTPTR : string;
  attribute PF1_DPA_CAP_NEXTPTR of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "12'b000000000000";
  attribute PF1_DPA_CAP_SUB_STATE_CONTROL : string;
  attribute PF1_DPA_CAP_SUB_STATE_CONTROL of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "5'b00000";
  attribute PF1_DPA_CAP_SUB_STATE_CONTROL_EN : string;
  attribute PF1_DPA_CAP_SUB_STATE_CONTROL_EN of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "true";
  attribute PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION0 : string;
  attribute PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION0 of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "8'b00000000";
  attribute PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION1 : string;
  attribute PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION1 of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "8'b00000000";
  attribute PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION2 : string;
  attribute PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION2 of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "8'b00000000";
  attribute PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION3 : string;
  attribute PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION3 of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "8'b00000000";
  attribute PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION4 : string;
  attribute PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION4 of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "8'b00000000";
  attribute PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION5 : string;
  attribute PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION5 of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "8'b00000000";
  attribute PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION6 : string;
  attribute PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION6 of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "8'b00000000";
  attribute PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION7 : string;
  attribute PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION7 of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "8'b00000000";
  attribute PF1_DPA_CAP_VER : string;
  attribute PF1_DPA_CAP_VER of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "4'b0001";
  attribute PF1_DSN_CAP_NEXTPTR : string;
  attribute PF1_DSN_CAP_NEXTPTR of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "12'b000000000000";
  attribute PF1_EXPANSION_ROM_APERTURE_SIZE : string;
  attribute PF1_EXPANSION_ROM_APERTURE_SIZE of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "5'b00000";
  attribute PF1_EXPANSION_ROM_ENABLE : string;
  attribute PF1_EXPANSION_ROM_ENABLE of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "FALSE";
  attribute PF1_INTERRUPT_LINE : string;
  attribute PF1_INTERRUPT_LINE of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "8'b00000000";
  attribute PF1_INTERRUPT_PIN : string;
  attribute PF1_INTERRUPT_PIN of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "3'b000";
  attribute PF1_MSIX_CAP_NEXTPTR : string;
  attribute PF1_MSIX_CAP_NEXTPTR of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "8'b00000000";
  attribute PF1_MSIX_CAP_PBA_BIR : integer;
  attribute PF1_MSIX_CAP_PBA_BIR of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is 0;
  attribute PF1_MSIX_CAP_PBA_OFFSET : string;
  attribute PF1_MSIX_CAP_PBA_OFFSET of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "29'b00000000000000000000000000000";
  attribute PF1_MSIX_CAP_TABLE_BIR : integer;
  attribute PF1_MSIX_CAP_TABLE_BIR of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is 0;
  attribute PF1_MSIX_CAP_TABLE_OFFSET : string;
  attribute PF1_MSIX_CAP_TABLE_OFFSET of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "29'b00000000000000000000000000000";
  attribute PF1_MSIX_CAP_TABLE_SIZE : string;
  attribute PF1_MSIX_CAP_TABLE_SIZE of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "11'b00000000000";
  attribute PF1_MSI_CAP_MULTIMSGCAP : integer;
  attribute PF1_MSI_CAP_MULTIMSGCAP of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is 0;
  attribute PF1_MSI_CAP_NEXTPTR : string;
  attribute PF1_MSI_CAP_NEXTPTR of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "8'b00000000";
  attribute PF1_PB_CAP_NEXTPTR : string;
  attribute PF1_PB_CAP_NEXTPTR of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "12'b000000000000";
  attribute PF1_PB_CAP_SYSTEM_ALLOCATED : string;
  attribute PF1_PB_CAP_SYSTEM_ALLOCATED of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "FALSE";
  attribute PF1_PB_CAP_VER : string;
  attribute PF1_PB_CAP_VER of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "4'b0001";
  attribute PF1_PM_CAP_ID : string;
  attribute PF1_PM_CAP_ID of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "8'b00000001";
  attribute PF1_PM_CAP_NEXTPTR : string;
  attribute PF1_PM_CAP_NEXTPTR of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "8'b00000000";
  attribute PF1_PM_CAP_VER_ID : string;
  attribute PF1_PM_CAP_VER_ID of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "3'b011";
  attribute PF1_RBAR_CAP_ENABLE : string;
  attribute PF1_RBAR_CAP_ENABLE of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "FALSE";
  attribute PF1_RBAR_CAP_INDEX0 : string;
  attribute PF1_RBAR_CAP_INDEX0 of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "3'b000";
  attribute PF1_RBAR_CAP_INDEX1 : string;
  attribute PF1_RBAR_CAP_INDEX1 of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "3'b000";
  attribute PF1_RBAR_CAP_INDEX2 : string;
  attribute PF1_RBAR_CAP_INDEX2 of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "3'b000";
  attribute PF1_RBAR_CAP_NEXTPTR : string;
  attribute PF1_RBAR_CAP_NEXTPTR of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "12'b000000000000";
  attribute PF1_RBAR_CAP_SIZE0 : string;
  attribute PF1_RBAR_CAP_SIZE0 of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "20'b00000000000000000000";
  attribute PF1_RBAR_CAP_SIZE1 : string;
  attribute PF1_RBAR_CAP_SIZE1 of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "20'b00000000000000000000";
  attribute PF1_RBAR_CAP_SIZE2 : string;
  attribute PF1_RBAR_CAP_SIZE2 of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "20'b00000000000000000000";
  attribute PF1_RBAR_CAP_VER : string;
  attribute PF1_RBAR_CAP_VER of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "4'b0001";
  attribute PF1_RBAR_NUM : string;
  attribute PF1_RBAR_NUM of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "3'b001";
  attribute PF1_REVISION_ID : string;
  attribute PF1_REVISION_ID of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "8'b00000000";
  attribute PF1_SRIOV_BAR0_APERTURE_SIZE : string;
  attribute PF1_SRIOV_BAR0_APERTURE_SIZE of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "5'b00000";
  attribute PF1_SRIOV_BAR0_CONTROL : string;
  attribute PF1_SRIOV_BAR0_CONTROL of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "3'b000";
  attribute PF1_SRIOV_BAR1_APERTURE_SIZE : string;
  attribute PF1_SRIOV_BAR1_APERTURE_SIZE of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "5'b00000";
  attribute PF1_SRIOV_BAR1_CONTROL : string;
  attribute PF1_SRIOV_BAR1_CONTROL of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "3'b000";
  attribute PF1_SRIOV_BAR2_APERTURE_SIZE : string;
  attribute PF1_SRIOV_BAR2_APERTURE_SIZE of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "5'b00000";
  attribute PF1_SRIOV_BAR2_CONTROL : string;
  attribute PF1_SRIOV_BAR2_CONTROL of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "3'b000";
  attribute PF1_SRIOV_BAR3_APERTURE_SIZE : string;
  attribute PF1_SRIOV_BAR3_APERTURE_SIZE of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "5'b00000";
  attribute PF1_SRIOV_BAR3_CONTROL : string;
  attribute PF1_SRIOV_BAR3_CONTROL of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "3'b000";
  attribute PF1_SRIOV_BAR4_APERTURE_SIZE : string;
  attribute PF1_SRIOV_BAR4_APERTURE_SIZE of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "5'b00000";
  attribute PF1_SRIOV_BAR4_CONTROL : string;
  attribute PF1_SRIOV_BAR4_CONTROL of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "3'b000";
  attribute PF1_SRIOV_BAR5_APERTURE_SIZE : string;
  attribute PF1_SRIOV_BAR5_APERTURE_SIZE of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "5'b00000";
  attribute PF1_SRIOV_BAR5_CONTROL : string;
  attribute PF1_SRIOV_BAR5_CONTROL of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "3'b000";
  attribute PF1_SRIOV_CAP_INITIAL_VF : string;
  attribute PF1_SRIOV_CAP_INITIAL_VF of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "16'b0000000000000000";
  attribute PF1_SRIOV_CAP_NEXTPTR : string;
  attribute PF1_SRIOV_CAP_NEXTPTR of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "12'b000000000000";
  attribute PF1_SRIOV_CAP_TOTAL_VF : string;
  attribute PF1_SRIOV_CAP_TOTAL_VF of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "16'b0000000000000000";
  attribute PF1_SRIOV_CAP_VER : string;
  attribute PF1_SRIOV_CAP_VER of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "4'b0000";
  attribute PF1_SRIOV_FIRST_VF_OFFSET : string;
  attribute PF1_SRIOV_FIRST_VF_OFFSET of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "16'b0000000000000000";
  attribute PF1_SRIOV_FUNC_DEP_LINK : string;
  attribute PF1_SRIOV_FUNC_DEP_LINK of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "16'b0000000000000001";
  attribute PF1_SRIOV_SUPPORTED_PAGE_SIZE : string;
  attribute PF1_SRIOV_SUPPORTED_PAGE_SIZE of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "32'b00000000000000000000010101010011";
  attribute PF1_SRIOV_VF_DEVICE_ID : string;
  attribute PF1_SRIOV_VF_DEVICE_ID of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "16'b0000000000000000";
  attribute PF1_SUBSYSTEM_ID : string;
  attribute PF1_SUBSYSTEM_ID of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "16'b0000000000000111";
  attribute PF1_TPHR_CAP_DEV_SPECIFIC_MODE : string;
  attribute PF1_TPHR_CAP_DEV_SPECIFIC_MODE of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "true";
  attribute PF1_TPHR_CAP_ENABLE : string;
  attribute PF1_TPHR_CAP_ENABLE of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "FALSE";
  attribute PF1_TPHR_CAP_INT_VEC_MODE : string;
  attribute PF1_TPHR_CAP_INT_VEC_MODE of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "FALSE";
  attribute PF1_TPHR_CAP_NEXTPTR : string;
  attribute PF1_TPHR_CAP_NEXTPTR of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "12'b000000000000";
  attribute PF1_TPHR_CAP_ST_MODE_SEL : string;
  attribute PF1_TPHR_CAP_ST_MODE_SEL of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "3'b000";
  attribute PF1_TPHR_CAP_ST_TABLE_LOC : string;
  attribute PF1_TPHR_CAP_ST_TABLE_LOC of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "2'b00";
  attribute PF1_TPHR_CAP_ST_TABLE_SIZE : string;
  attribute PF1_TPHR_CAP_ST_TABLE_SIZE of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "11'b00000000000";
  attribute PF1_TPHR_CAP_VER : string;
  attribute PF1_TPHR_CAP_VER of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "4'b0001";
  attribute PL_DISABLE_EI_INFER_IN_L0 : string;
  attribute PL_DISABLE_EI_INFER_IN_L0 of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "FALSE";
  attribute PL_DISABLE_GEN3_DC_BALANCE : string;
  attribute PL_DISABLE_GEN3_DC_BALANCE of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "FALSE";
  attribute PL_DISABLE_SCRAMBLING : string;
  attribute PL_DISABLE_SCRAMBLING of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "FALSE";
  attribute PL_DISABLE_UPCONFIG_CAPABLE : string;
  attribute PL_DISABLE_UPCONFIG_CAPABLE of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "FALSE";
  attribute PL_EQ_ADAPT_DISABLE_COEFF_CHECK : string;
  attribute PL_EQ_ADAPT_DISABLE_COEFF_CHECK of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "FALSE";
  attribute PL_EQ_ADAPT_DISABLE_PRESET_CHECK : string;
  attribute PL_EQ_ADAPT_DISABLE_PRESET_CHECK of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "FALSE";
  attribute PL_EQ_ADAPT_ITER_COUNT : string;
  attribute PL_EQ_ADAPT_ITER_COUNT of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "5'b00010";
  attribute PL_EQ_ADAPT_REJECT_RETRY_COUNT : string;
  attribute PL_EQ_ADAPT_REJECT_RETRY_COUNT of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "2'b01";
  attribute PL_EQ_BYPASS_PHASE23 : string;
  attribute PL_EQ_BYPASS_PHASE23 of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "FALSE";
  attribute PL_EQ_SHORT_ADAPT_PHASE : string;
  attribute PL_EQ_SHORT_ADAPT_PHASE of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "FALSE";
  attribute PL_LANE0_EQ_CONTROL : string;
  attribute PL_LANE0_EQ_CONTROL of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "16'b0011010000000000";
  attribute PL_LANE1_EQ_CONTROL : string;
  attribute PL_LANE1_EQ_CONTROL of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "16'b0011010000000000";
  attribute PL_LANE2_EQ_CONTROL : string;
  attribute PL_LANE2_EQ_CONTROL of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "16'b0011010000000000";
  attribute PL_LANE3_EQ_CONTROL : string;
  attribute PL_LANE3_EQ_CONTROL of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "16'b0011010000000000";
  attribute PL_LANE4_EQ_CONTROL : string;
  attribute PL_LANE4_EQ_CONTROL of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "16'b0011010000000000";
  attribute PL_LANE5_EQ_CONTROL : string;
  attribute PL_LANE5_EQ_CONTROL of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "16'b0011010000000000";
  attribute PL_LANE6_EQ_CONTROL : string;
  attribute PL_LANE6_EQ_CONTROL of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "16'b0011010000000000";
  attribute PL_LANE7_EQ_CONTROL : string;
  attribute PL_LANE7_EQ_CONTROL of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "16'b0011010000000000";
  attribute PL_N_FTS_COMCLK_GEN1 : integer;
  attribute PL_N_FTS_COMCLK_GEN1 of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is 255;
  attribute PL_N_FTS_COMCLK_GEN2 : integer;
  attribute PL_N_FTS_COMCLK_GEN2 of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is 255;
  attribute PL_N_FTS_COMCLK_GEN3 : integer;
  attribute PL_N_FTS_COMCLK_GEN3 of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is 255;
  attribute PL_N_FTS_GEN1 : integer;
  attribute PL_N_FTS_GEN1 of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is 255;
  attribute PL_N_FTS_GEN2 : integer;
  attribute PL_N_FTS_GEN2 of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is 255;
  attribute PL_N_FTS_GEN3 : integer;
  attribute PL_N_FTS_GEN3 of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is 255;
  attribute PL_UPSTREAM_FACING : string;
  attribute PL_UPSTREAM_FACING of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "true";
  attribute PM_ASPML0S_TIMEOUT : string;
  attribute PM_ASPML0S_TIMEOUT of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "16'b0000010111011100";
  attribute PM_ASPML1_ENTRY_DELAY : string;
  attribute PM_ASPML1_ENTRY_DELAY of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "20'b00000000101010111110";
  attribute PM_ENABLE_SLOT_POWER_CAPTURE : string;
  attribute PM_ENABLE_SLOT_POWER_CAPTURE of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "true";
  attribute PM_L1_REENTRY_DELAY : integer;
  attribute PM_L1_REENTRY_DELAY of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is 25000;
  attribute PM_PME_SERVICE_TIMEOUT_DELAY : string;
  attribute PM_PME_SERVICE_TIMEOUT_DELAY of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "20'b00011000011010100000";
  attribute PM_PME_TURNOFF_ACK_DELAY : string;
  attribute PM_PME_TURNOFF_ACK_DELAY of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "16'b0000000001100100";
  attribute SIM_VERSION : string;
  attribute SIM_VERSION of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "1.0";
  attribute SPARE_BIT0 : integer;
  attribute SPARE_BIT0 of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is 0;
  attribute SPARE_BIT1 : integer;
  attribute SPARE_BIT1 of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is 0;
  attribute SPARE_BIT2 : integer;
  attribute SPARE_BIT2 of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is 0;
  attribute SPARE_BIT3 : integer;
  attribute SPARE_BIT3 of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is 0;
  attribute SPARE_BIT4 : integer;
  attribute SPARE_BIT4 of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is 0;
  attribute SPARE_BIT5 : integer;
  attribute SPARE_BIT5 of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is 0;
  attribute SPARE_BIT6 : integer;
  attribute SPARE_BIT6 of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is 0;
  attribute SPARE_BIT7 : integer;
  attribute SPARE_BIT7 of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is 0;
  attribute SPARE_BIT8 : integer;
  attribute SPARE_BIT8 of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is 0;
  attribute SPARE_BYTE0 : string;
  attribute SPARE_BYTE0 of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "8'b00000000";
  attribute SPARE_BYTE1 : string;
  attribute SPARE_BYTE1 of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "8'b00000000";
  attribute SPARE_BYTE2 : string;
  attribute SPARE_BYTE2 of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "8'b00000000";
  attribute SPARE_BYTE3 : string;
  attribute SPARE_BYTE3 of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "8'b00000000";
  attribute SPARE_WORD0 : integer;
  attribute SPARE_WORD0 of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is 0;
  attribute SPARE_WORD1 : string;
  attribute SPARE_WORD1 of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "32'b00000000000000000000000000000000";
  attribute SPARE_WORD2 : integer;
  attribute SPARE_WORD2 of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is 0;
  attribute SPARE_WORD3 : integer;
  attribute SPARE_WORD3 of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is 0;
  attribute SRIOV_CAP_ENABLE : string;
  attribute SRIOV_CAP_ENABLE of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "FALSE";
  attribute TL_COMPL_TIMEOUT_REG0 : string;
  attribute TL_COMPL_TIMEOUT_REG0 of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "24'b101111101011110000100000";
  attribute TL_COMPL_TIMEOUT_REG1 : string;
  attribute TL_COMPL_TIMEOUT_REG1 of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "28'b0011001000010001011000100000";
  attribute TL_CREDITS_CD : string;
  attribute TL_CREDITS_CD of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "12'b000000000000";
  attribute TL_CREDITS_CH : string;
  attribute TL_CREDITS_CH of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "8'b00000000";
  attribute TL_CREDITS_NPD : string;
  attribute TL_CREDITS_NPD of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "12'b000000101000";
  attribute TL_CREDITS_NPH : string;
  attribute TL_CREDITS_NPH of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "8'b00100000";
  attribute TL_CREDITS_PD : string;
  attribute TL_CREDITS_PD of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "12'b000110011000";
  attribute TL_CREDITS_PH : string;
  attribute TL_CREDITS_PH of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "8'b00100000";
  attribute TL_ENABLE_MESSAGE_RID_CHECK_ENABLE : string;
  attribute TL_ENABLE_MESSAGE_RID_CHECK_ENABLE of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "true";
  attribute TL_EXTENDED_CFG_EXTEND_INTERFACE_ENABLE : string;
  attribute TL_EXTENDED_CFG_EXTEND_INTERFACE_ENABLE of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "FALSE";
  attribute TL_LEGACY_CFG_EXTEND_INTERFACE_ENABLE : string;
  attribute TL_LEGACY_CFG_EXTEND_INTERFACE_ENABLE of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "FALSE";
  attribute TL_LEGACY_MODE_ENABLE : string;
  attribute TL_LEGACY_MODE_ENABLE of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "FALSE";
  attribute TL_PF_ENABLE_REG : string;
  attribute TL_PF_ENABLE_REG of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "FALSE";
  attribute TL_TAG_MGMT_ENABLE : string;
  attribute TL_TAG_MGMT_ENABLE of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "true";
  attribute VF0_CAPABILITY_POINTER : string;
  attribute VF0_CAPABILITY_POINTER of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "8'b10000000";
  attribute VF0_MSIX_CAP_PBA_BIR : integer;
  attribute VF0_MSIX_CAP_PBA_BIR of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is 0;
  attribute VF0_MSIX_CAP_PBA_OFFSET : string;
  attribute VF0_MSIX_CAP_PBA_OFFSET of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "29'b00000000000000000000000000000";
  attribute VF0_MSIX_CAP_TABLE_BIR : integer;
  attribute VF0_MSIX_CAP_TABLE_BIR of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is 0;
  attribute VF0_MSIX_CAP_TABLE_OFFSET : string;
  attribute VF0_MSIX_CAP_TABLE_OFFSET of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "29'b00000000000000000000000000000";
  attribute VF0_MSIX_CAP_TABLE_SIZE : string;
  attribute VF0_MSIX_CAP_TABLE_SIZE of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "11'b00000000000";
  attribute VF0_MSI_CAP_MULTIMSGCAP : integer;
  attribute VF0_MSI_CAP_MULTIMSGCAP of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is 0;
  attribute VF0_PM_CAP_ID : string;
  attribute VF0_PM_CAP_ID of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "8'b00000001";
  attribute VF0_PM_CAP_NEXTPTR : string;
  attribute VF0_PM_CAP_NEXTPTR of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "8'b00000000";
  attribute VF0_PM_CAP_VER_ID : string;
  attribute VF0_PM_CAP_VER_ID of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "3'b011";
  attribute VF1_MSIX_CAP_PBA_BIR : integer;
  attribute VF1_MSIX_CAP_PBA_BIR of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is 0;
  attribute VF1_MSIX_CAP_PBA_OFFSET : string;
  attribute VF1_MSIX_CAP_PBA_OFFSET of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "29'b00000000000000000000000000000";
  attribute VF1_MSIX_CAP_TABLE_BIR : integer;
  attribute VF1_MSIX_CAP_TABLE_BIR of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is 0;
  attribute VF1_MSIX_CAP_TABLE_OFFSET : string;
  attribute VF1_MSIX_CAP_TABLE_OFFSET of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "29'b00000000000000000000000000000";
  attribute VF1_MSIX_CAP_TABLE_SIZE : string;
  attribute VF1_MSIX_CAP_TABLE_SIZE of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "11'b00000000000";
  attribute VF1_MSI_CAP_MULTIMSGCAP : integer;
  attribute VF1_MSI_CAP_MULTIMSGCAP of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is 0;
  attribute VF1_PM_CAP_ID : string;
  attribute VF1_PM_CAP_ID of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "8'b00000001";
  attribute VF1_PM_CAP_NEXTPTR : string;
  attribute VF1_PM_CAP_NEXTPTR of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "8'b00000000";
  attribute VF1_PM_CAP_VER_ID : string;
  attribute VF1_PM_CAP_VER_ID of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "3'b011";
  attribute VF2_MSIX_CAP_PBA_BIR : integer;
  attribute VF2_MSIX_CAP_PBA_BIR of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is 0;
  attribute VF2_MSIX_CAP_PBA_OFFSET : string;
  attribute VF2_MSIX_CAP_PBA_OFFSET of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "29'b00000000000000000000000000000";
  attribute VF2_MSIX_CAP_TABLE_BIR : integer;
  attribute VF2_MSIX_CAP_TABLE_BIR of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is 0;
  attribute VF2_MSIX_CAP_TABLE_OFFSET : string;
  attribute VF2_MSIX_CAP_TABLE_OFFSET of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "29'b00000000000000000000000000000";
  attribute VF2_MSIX_CAP_TABLE_SIZE : string;
  attribute VF2_MSIX_CAP_TABLE_SIZE of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "11'b00000000000";
  attribute VF2_MSI_CAP_MULTIMSGCAP : integer;
  attribute VF2_MSI_CAP_MULTIMSGCAP of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is 0;
  attribute VF2_PM_CAP_ID : string;
  attribute VF2_PM_CAP_ID of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "8'b00000001";
  attribute VF2_PM_CAP_NEXTPTR : string;
  attribute VF2_PM_CAP_NEXTPTR of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "8'b00000000";
  attribute VF2_PM_CAP_VER_ID : string;
  attribute VF2_PM_CAP_VER_ID of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "3'b011";
  attribute VF3_MSIX_CAP_PBA_BIR : integer;
  attribute VF3_MSIX_CAP_PBA_BIR of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is 0;
  attribute VF3_MSIX_CAP_PBA_OFFSET : string;
  attribute VF3_MSIX_CAP_PBA_OFFSET of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "29'b00000000000000000000000000000";
  attribute VF3_MSIX_CAP_TABLE_BIR : integer;
  attribute VF3_MSIX_CAP_TABLE_BIR of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is 0;
  attribute VF3_MSIX_CAP_TABLE_OFFSET : string;
  attribute VF3_MSIX_CAP_TABLE_OFFSET of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "29'b00000000000000000000000000000";
  attribute VF3_MSIX_CAP_TABLE_SIZE : string;
  attribute VF3_MSIX_CAP_TABLE_SIZE of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "11'b00000000000";
  attribute VF3_MSI_CAP_MULTIMSGCAP : integer;
  attribute VF3_MSI_CAP_MULTIMSGCAP of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is 0;
  attribute VF3_PM_CAP_ID : string;
  attribute VF3_PM_CAP_ID of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "8'b00000001";
  attribute VF3_PM_CAP_NEXTPTR : string;
  attribute VF3_PM_CAP_NEXTPTR of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "8'b00000000";
  attribute VF3_PM_CAP_VER_ID : string;
  attribute VF3_PM_CAP_VER_ID of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "3'b011";
  attribute VF4_MSIX_CAP_PBA_BIR : integer;
  attribute VF4_MSIX_CAP_PBA_BIR of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is 0;
  attribute VF4_MSIX_CAP_PBA_OFFSET : string;
  attribute VF4_MSIX_CAP_PBA_OFFSET of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "29'b00000000000000000000000000000";
  attribute VF4_MSIX_CAP_TABLE_BIR : integer;
  attribute VF4_MSIX_CAP_TABLE_BIR of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is 0;
  attribute VF4_MSIX_CAP_TABLE_OFFSET : string;
  attribute VF4_MSIX_CAP_TABLE_OFFSET of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "29'b00000000000000000000000000000";
  attribute VF4_MSIX_CAP_TABLE_SIZE : string;
  attribute VF4_MSIX_CAP_TABLE_SIZE of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "11'b00000000000";
  attribute VF4_MSI_CAP_MULTIMSGCAP : integer;
  attribute VF4_MSI_CAP_MULTIMSGCAP of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is 0;
  attribute VF4_PM_CAP_ID : string;
  attribute VF4_PM_CAP_ID of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "8'b00000001";
  attribute VF4_PM_CAP_NEXTPTR : string;
  attribute VF4_PM_CAP_NEXTPTR of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "8'b00000000";
  attribute VF4_PM_CAP_VER_ID : string;
  attribute VF4_PM_CAP_VER_ID of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "3'b011";
  attribute VF5_MSIX_CAP_PBA_BIR : integer;
  attribute VF5_MSIX_CAP_PBA_BIR of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is 0;
  attribute VF5_MSIX_CAP_PBA_OFFSET : string;
  attribute VF5_MSIX_CAP_PBA_OFFSET of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "29'b00000000000000000000000000000";
  attribute VF5_MSIX_CAP_TABLE_BIR : integer;
  attribute VF5_MSIX_CAP_TABLE_BIR of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is 0;
  attribute VF5_MSIX_CAP_TABLE_OFFSET : string;
  attribute VF5_MSIX_CAP_TABLE_OFFSET of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "29'b00000000000000000000000000000";
  attribute VF5_MSIX_CAP_TABLE_SIZE : string;
  attribute VF5_MSIX_CAP_TABLE_SIZE of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "11'b00000000000";
  attribute VF5_MSI_CAP_MULTIMSGCAP : integer;
  attribute VF5_MSI_CAP_MULTIMSGCAP of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is 0;
  attribute VF5_PM_CAP_ID : string;
  attribute VF5_PM_CAP_ID of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "8'b00000001";
  attribute VF5_PM_CAP_NEXTPTR : string;
  attribute VF5_PM_CAP_NEXTPTR of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "8'b00000000";
  attribute VF5_PM_CAP_VER_ID : string;
  attribute VF5_PM_CAP_VER_ID of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "3'b011";
  attribute IMPL_TARGET : string;
  attribute IMPL_TARGET of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "HARD";
  attribute NO_DECODE_LOGIC : string;
  attribute NO_DECODE_LOGIC of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "FALSE";
  attribute COMPLETION_SPACE : string;
  attribute COMPLETION_SPACE of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "16KB";
  attribute PCIE_FAST_CONFIG : string;
  attribute PCIE_FAST_CONFIG of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "NONE";
  attribute gen_x0y0_ucf : string;
  attribute gen_x0y0_ucf of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "0";
  attribute gen_x0y1_ucf : string;
  attribute gen_x0y1_ucf of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "1";
  attribute gen_x0y2_ucf : string;
  attribute gen_x0y2_ucf of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "0";
  attribute gen_x0y3_ucf : string;
  attribute gen_x0y3_ucf of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "0";
  attribute pcie_blk_locn : integer;
  attribute pcie_blk_locn of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is 1;
  attribute silicon_revision : string;
  attribute silicon_revision of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "Production";
  attribute xlnx_ref_board : integer;
  attribute xlnx_ref_board of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is 1;
  attribute MSI_EN : string;
  attribute MSI_EN of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "true";
  attribute MSIX_EN : string;
  attribute MSIX_EN of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "FALSE";
  attribute SHARED_LOGIC_IN_CORE : string;
  attribute SHARED_LOGIC_IN_CORE of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "FALSE";
  attribute TX_FC_IF : string;
  attribute TX_FC_IF of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "FALSE";
  attribute CFG_FC_IF : string;
  attribute CFG_FC_IF of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "true";
  attribute CFG_EXT_IF : string;
  attribute CFG_EXT_IF of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "FALSE";
  attribute CFG_STATUS_IF : string;
  attribute CFG_STATUS_IF of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "true";
  attribute PER_FUNC_STATUS_IF : string;
  attribute PER_FUNC_STATUS_IF of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "FALSE";
  attribute CFG_MGMT_IF : string;
  attribute CFG_MGMT_IF of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "FALSE";
  attribute RCV_MSG_IF : string;
  attribute RCV_MSG_IF of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "FALSE";
  attribute CFG_TX_MSG_IF : string;
  attribute CFG_TX_MSG_IF of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "FALSE";
  attribute CFG_CTL_IF : string;
  attribute CFG_CTL_IF of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "FALSE";
  attribute EXT_STARTUP_PRIMITIVE : string;
  attribute EXT_STARTUP_PRIMITIVE of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "FALSE";
  attribute EXT_PIPE_INTERFACE : string;
  attribute EXT_PIPE_INTERFACE of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "FALSE";
  attribute USER_CLK_FREQ : integer;
  attribute USER_CLK_FREQ of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is 5;
  attribute CRM_USER_CLK_FREQ : string;
  attribute CRM_USER_CLK_FREQ of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "2'b10";
  attribute AXISTEN_IF_WIDTH : string;
  attribute AXISTEN_IF_WIDTH of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "2'b01";
  attribute CRM_CORE_CLK_FREQ_500 : string;
  attribute CRM_CORE_CLK_FREQ_500 of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "true";
  attribute INTERFACE_SPEED : string;
  attribute INTERFACE_SPEED of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "500 MHZ";
  attribute ENABLE_FAST_SIM_TRAINING : string;
  attribute ENABLE_FAST_SIM_TRAINING of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "true";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx : entity is "pcie3_7x_0_pcie_3_0_7vx";
end pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx;

architecture STRUCTURE of pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^ext_ch_gt_drpclk\ : STD_LOGIC;
  signal \force_adapt_i/speed_change\ : STD_LOGIC;
  signal \^gt_ch_drp_rdy\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^int_oobclk_out\ : STD_LOGIC;
  signal \^int_qplllock_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^int_qplloutclk_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^int_qplloutrefclk_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^int_userclk1_out\ : STD_LOGIC;
  signal \^int_userclk2_out\ : STD_LOGIC;
  signal mmcm_lock : STD_LOGIC;
  signal n_1148_pcie_top_i : STD_LOGIC;
  signal n_1149_pcie_top_i : STD_LOGIC;
  signal n_71_gt_top_i : STD_LOGIC;
  signal \^pipe_drp_fsm\ : STD_LOGIC_VECTOR ( 27 downto 1 );
  signal pipe_rx0_char_is_k : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal pipe_rx0_data : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal pipe_rx0_elec_idle : STD_LOGIC;
  signal pipe_rx0_eq_adapt_done : STD_LOGIC;
  signal pipe_rx0_eq_lffs : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal pipe_rx0_eq_lffs_sel : STD_LOGIC;
  signal pipe_rx0_eq_new_txcoeff : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal pipe_rx0_eq_txpreset : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal pipe_rx0_eqcontrol : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal pipe_rx0_eqdone : STD_LOGIC;
  signal pipe_rx0_eqpreset : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal pipe_rx0_phy_status : STD_LOGIC;
  signal pipe_rx0_polarity : STD_LOGIC;
  signal pipe_rx0_valid : STD_LOGIC;
  signal pipe_rx1_char_is_k : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal pipe_rx1_data : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal pipe_rx1_elec_idle : STD_LOGIC;
  signal pipe_rx1_eq_adapt_done : STD_LOGIC;
  signal pipe_rx1_eq_lffs : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal pipe_rx1_eq_lffs_sel : STD_LOGIC;
  signal pipe_rx1_eq_new_txcoeff : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal pipe_rx1_eq_txpreset : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal pipe_rx1_eqcontrol : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal pipe_rx1_eqdone : STD_LOGIC;
  signal pipe_rx1_eqpreset : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal pipe_rx1_phy_status : STD_LOGIC;
  signal pipe_rx1_polarity : STD_LOGIC;
  signal pipe_rx1_valid : STD_LOGIC;
  signal pipe_rx2_char_is_k : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal pipe_rx2_data : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal pipe_rx2_elec_idle : STD_LOGIC;
  signal pipe_rx2_eq_adapt_done : STD_LOGIC;
  signal pipe_rx2_eq_lffs : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal pipe_rx2_eq_lffs_sel : STD_LOGIC;
  signal pipe_rx2_eq_new_txcoeff : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal pipe_rx2_eq_txpreset : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal pipe_rx2_eqcontrol : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal pipe_rx2_eqdone : STD_LOGIC;
  signal pipe_rx2_eqpreset : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal pipe_rx2_phy_status : STD_LOGIC;
  signal pipe_rx2_polarity : STD_LOGIC;
  signal pipe_rx2_valid : STD_LOGIC;
  signal pipe_rx3_char_is_k : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal pipe_rx3_data : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal pipe_rx3_elec_idle : STD_LOGIC;
  signal pipe_rx3_eq_adapt_done : STD_LOGIC;
  signal pipe_rx3_eq_lffs : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal pipe_rx3_eq_lffs_sel : STD_LOGIC;
  signal pipe_rx3_eq_new_txcoeff : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal pipe_rx3_eq_txpreset : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal pipe_rx3_eqcontrol : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal pipe_rx3_eqdone : STD_LOGIC;
  signal pipe_rx3_eqpreset : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal pipe_rx3_phy_status : STD_LOGIC;
  signal pipe_rx3_polarity : STD_LOGIC;
  signal pipe_rx3_valid : STD_LOGIC;
  signal pipe_rx_slide : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal pipe_rx_syncdone : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^pipe_rxstatus\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal pipe_tx0_char_is_k : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal pipe_tx0_compliance : STD_LOGIC;
  signal pipe_tx0_data : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal pipe_tx0_elec_idle : STD_LOGIC;
  signal pipe_tx0_eqcoeff : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal pipe_tx0_eqcontrol : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal pipe_tx0_eqdeemph : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal pipe_tx0_eqdone : STD_LOGIC;
  signal pipe_tx0_eqpreset : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal pipe_tx0_powerdown : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal pipe_tx1_char_is_k : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal pipe_tx1_compliance : STD_LOGIC;
  signal pipe_tx1_data : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal pipe_tx1_elec_idle : STD_LOGIC;
  signal pipe_tx1_eqcoeff : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal pipe_tx1_eqcontrol : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal pipe_tx1_eqdeemph : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal pipe_tx1_eqdone : STD_LOGIC;
  signal pipe_tx1_eqpreset : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal pipe_tx1_powerdown : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal pipe_tx2_char_is_k : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal pipe_tx2_compliance : STD_LOGIC;
  signal pipe_tx2_data : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal pipe_tx2_elec_idle : STD_LOGIC;
  signal pipe_tx2_eqcoeff : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal pipe_tx2_eqcontrol : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal pipe_tx2_eqdeemph : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal pipe_tx2_eqdone : STD_LOGIC;
  signal pipe_tx2_eqpreset : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal pipe_tx2_powerdown : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal pipe_tx3_char_is_k : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal pipe_tx3_compliance : STD_LOGIC;
  signal pipe_tx3_data : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal pipe_tx3_elec_idle : STD_LOGIC;
  signal pipe_tx3_eqcoeff : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal pipe_tx3_eqcontrol : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal pipe_tx3_eqdeemph : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal pipe_tx3_eqdone : STD_LOGIC;
  signal pipe_tx3_eqpreset : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal pipe_tx3_powerdown : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal pipe_tx_deemph : STD_LOGIC;
  signal pipe_tx_margin : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal pipe_tx_rate : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal pipe_tx_rcvr_det : STD_LOGIC;
  signal pipe_tx_swing : STD_LOGIC;
  signal user_reset_int : STD_LOGIC;
begin
  common_commands_out(16) <= \<const0>\;
  common_commands_out(15) <= \<const0>\;
  common_commands_out(14) <= \<const0>\;
  common_commands_out(13) <= \<const0>\;
  common_commands_out(12) <= \<const0>\;
  common_commands_out(11) <= \<const0>\;
  common_commands_out(10) <= \<const0>\;
  common_commands_out(9) <= \<const0>\;
  common_commands_out(8) <= \<const0>\;
  common_commands_out(7) <= \<const0>\;
  common_commands_out(6) <= \<const0>\;
  common_commands_out(5) <= \<const0>\;
  common_commands_out(4) <= \<const0>\;
  common_commands_out(3) <= \<const0>\;
  common_commands_out(2) <= \<const0>\;
  common_commands_out(1) <= \<const0>\;
  common_commands_out(0) <= \<const0>\;
  ext_ch_gt_drpclk <= \^ext_ch_gt_drpclk\;
  gt_ch_drp_rdy(3 downto 0) <= \^gt_ch_drp_rdy\(3 downto 0);
  icap_o(31) <= \<const0>\;
  icap_o(30) <= \<const0>\;
  icap_o(29) <= \<const0>\;
  icap_o(28) <= \<const0>\;
  icap_o(27) <= \<const0>\;
  icap_o(26) <= \<const0>\;
  icap_o(25) <= \<const0>\;
  icap_o(24) <= \<const0>\;
  icap_o(23) <= \<const0>\;
  icap_o(22) <= \<const0>\;
  icap_o(21) <= \<const0>\;
  icap_o(20) <= \<const0>\;
  icap_o(19) <= \<const0>\;
  icap_o(18) <= \<const0>\;
  icap_o(17) <= \<const0>\;
  icap_o(16) <= \<const0>\;
  icap_o(15) <= \<const0>\;
  icap_o(14) <= \<const0>\;
  icap_o(13) <= \<const0>\;
  icap_o(12) <= \<const0>\;
  icap_o(11) <= \<const0>\;
  icap_o(10) <= \<const0>\;
  icap_o(9) <= \<const0>\;
  icap_o(8) <= \<const0>\;
  icap_o(7) <= \<const0>\;
  icap_o(6) <= \<const0>\;
  icap_o(5) <= \<const0>\;
  icap_o(4) <= \<const0>\;
  icap_o(3) <= \<const0>\;
  icap_o(2) <= \<const0>\;
  icap_o(1) <= \<const0>\;
  icap_o(0) <= \<const0>\;
  int_dclk_out <= \^ext_ch_gt_drpclk\;
  int_oobclk_out <= \^int_oobclk_out\;
  int_pclk_out_slave <= \<const0>\;
  int_pipe_rxusrclk_out <= \^int_oobclk_out\;
  int_qplllock_out(1) <= \<const0>\;
  int_qplllock_out(0) <= \^int_qplllock_out\(0);
  int_qplloutclk_out(1) <= \<const0>\;
  int_qplloutclk_out(0) <= \^int_qplloutclk_out\(0);
  int_qplloutrefclk_out(1) <= \<const0>\;
  int_qplloutrefclk_out(0) <= \^int_qplloutrefclk_out\(0);
  int_rxoutclk_out(3) <= \<const0>\;
  int_rxoutclk_out(2) <= \<const0>\;
  int_rxoutclk_out(1) <= \<const0>\;
  int_rxoutclk_out(0) <= \<const0>\;
  int_userclk1_out <= \^int_userclk1_out\;
  int_userclk2_out <= \^int_userclk2_out\;
  pipe_debug(31) <= \<const0>\;
  pipe_debug(30) <= \<const0>\;
  pipe_debug(29) <= \<const0>\;
  pipe_debug(28) <= \<const0>\;
  pipe_debug(27) <= \<const0>\;
  pipe_debug(26) <= \<const0>\;
  pipe_debug(25) <= \<const0>\;
  pipe_debug(24) <= \<const0>\;
  pipe_debug(23) <= \<const0>\;
  pipe_debug(22) <= \<const0>\;
  pipe_debug(21) <= \<const0>\;
  pipe_debug(20) <= \<const0>\;
  pipe_debug(19) <= \<const0>\;
  pipe_debug(18) <= \<const0>\;
  pipe_debug(17) <= \<const0>\;
  pipe_debug(16) <= \<const0>\;
  pipe_debug(15) <= \<const0>\;
  pipe_debug(14) <= \<const0>\;
  pipe_debug(13) <= \<const0>\;
  pipe_debug(12) <= \<const0>\;
  pipe_debug(11) <= \<const0>\;
  pipe_debug(10) <= \<const0>\;
  pipe_debug(9) <= \<const0>\;
  pipe_debug(8) <= \<const0>\;
  pipe_debug(7) <= \<const0>\;
  pipe_debug(6) <= \<const0>\;
  pipe_debug(5) <= \<const0>\;
  pipe_debug(4) <= \<const0>\;
  pipe_debug(3) <= \<const0>\;
  pipe_debug(2) <= \<const0>\;
  pipe_debug(1) <= \<const0>\;
  pipe_debug(0) <= \<const0>\;
  pipe_debug_0(3) <= \<const0>\;
  pipe_debug_0(2) <= \<const0>\;
  pipe_debug_0(1) <= \<const0>\;
  pipe_debug_0(0) <= \<const0>\;
  pipe_debug_1(3) <= \<const0>\;
  pipe_debug_1(2) <= \<const0>\;
  pipe_debug_1(1) <= \<const0>\;
  pipe_debug_1(0) <= \<const0>\;
  pipe_debug_2(3) <= \<const0>\;
  pipe_debug_2(2) <= \<const0>\;
  pipe_debug_2(1) <= \<const0>\;
  pipe_debug_2(0) <= \<const0>\;
  pipe_debug_3(3) <= \<const0>\;
  pipe_debug_3(2) <= \<const0>\;
  pipe_debug_3(1) <= \<const0>\;
  pipe_debug_3(0) <= \<const0>\;
  pipe_debug_4(3) <= \<const0>\;
  pipe_debug_4(2) <= \<const0>\;
  pipe_debug_4(1) <= \<const0>\;
  pipe_debug_4(0) <= \<const0>\;
  pipe_debug_5(3) <= \<const0>\;
  pipe_debug_5(2) <= \<const0>\;
  pipe_debug_5(1) <= \<const0>\;
  pipe_debug_5(0) <= \<const0>\;
  pipe_debug_6(3) <= \<const0>\;
  pipe_debug_6(2) <= \<const0>\;
  pipe_debug_6(1) <= \<const0>\;
  pipe_debug_6(0) <= \<const0>\;
  pipe_debug_7(3) <= \<const0>\;
  pipe_debug_7(2) <= \<const0>\;
  pipe_debug_7(1) <= \<const0>\;
  pipe_debug_7(0) <= \<const0>\;
  pipe_debug_8(3) <= \<const0>\;
  pipe_debug_8(2) <= \<const0>\;
  pipe_debug_8(1) <= \<const0>\;
  pipe_debug_8(0) <= \<const0>\;
  pipe_debug_9(3) <= \<const0>\;
  pipe_debug_9(2) <= \<const0>\;
  pipe_debug_9(1) <= \<const0>\;
  pipe_debug_9(0) <= \<const0>\;
  pipe_drp_fsm(27 downto 22) <= \^pipe_drp_fsm\(27 downto 22);
  pipe_drp_fsm(21) <= \^gt_ch_drp_rdy\(3);
  pipe_drp_fsm(20 downto 15) <= \^pipe_drp_fsm\(20 downto 15);
  pipe_drp_fsm(14) <= \^gt_ch_drp_rdy\(2);
  pipe_drp_fsm(13 downto 8) <= \^pipe_drp_fsm\(13 downto 8);
  pipe_drp_fsm(7) <= \^gt_ch_drp_rdy\(1);
  pipe_drp_fsm(6 downto 1) <= \^pipe_drp_fsm\(6 downto 1);
  pipe_drp_fsm(0) <= \^gt_ch_drp_rdy\(0);
  pipe_gen3_out <= \<const0>\;
  pipe_qpll_lock(0) <= \^int_qplllock_out\(0);
  pipe_rxstatus(11 downto 0) <= \^pipe_rxstatus\(11 downto 0);
  pipe_tx_0_sigs(69) <= \<const0>\;
  pipe_tx_0_sigs(68) <= \<const0>\;
  pipe_tx_0_sigs(67) <= \<const0>\;
  pipe_tx_0_sigs(66) <= \<const0>\;
  pipe_tx_0_sigs(65) <= \<const0>\;
  pipe_tx_0_sigs(64) <= \<const0>\;
  pipe_tx_0_sigs(63) <= \<const0>\;
  pipe_tx_0_sigs(62) <= \<const0>\;
  pipe_tx_0_sigs(61) <= \<const0>\;
  pipe_tx_0_sigs(60) <= \<const0>\;
  pipe_tx_0_sigs(59) <= \<const0>\;
  pipe_tx_0_sigs(58) <= \<const0>\;
  pipe_tx_0_sigs(57) <= \<const0>\;
  pipe_tx_0_sigs(56) <= \<const0>\;
  pipe_tx_0_sigs(55) <= \<const0>\;
  pipe_tx_0_sigs(54) <= \<const0>\;
  pipe_tx_0_sigs(53) <= \<const0>\;
  pipe_tx_0_sigs(52) <= \<const0>\;
  pipe_tx_0_sigs(51) <= \<const0>\;
  pipe_tx_0_sigs(50) <= \<const0>\;
  pipe_tx_0_sigs(49) <= \<const0>\;
  pipe_tx_0_sigs(48) <= \<const0>\;
  pipe_tx_0_sigs(47) <= \<const0>\;
  pipe_tx_0_sigs(46) <= \<const0>\;
  pipe_tx_0_sigs(45) <= \<const0>\;
  pipe_tx_0_sigs(44) <= \<const0>\;
  pipe_tx_0_sigs(43) <= \<const0>\;
  pipe_tx_0_sigs(42) <= \<const0>\;
  pipe_tx_0_sigs(41) <= \<const0>\;
  pipe_tx_0_sigs(40) <= \<const0>\;
  pipe_tx_0_sigs(39) <= \<const0>\;
  pipe_tx_0_sigs(38) <= \<const0>\;
  pipe_tx_0_sigs(37) <= \<const0>\;
  pipe_tx_0_sigs(36) <= \<const0>\;
  pipe_tx_0_sigs(35) <= \<const0>\;
  pipe_tx_0_sigs(34) <= \<const0>\;
  pipe_tx_0_sigs(33) <= \<const0>\;
  pipe_tx_0_sigs(32) <= \<const0>\;
  pipe_tx_0_sigs(31) <= \<const0>\;
  pipe_tx_0_sigs(30) <= \<const0>\;
  pipe_tx_0_sigs(29) <= \<const0>\;
  pipe_tx_0_sigs(28) <= \<const0>\;
  pipe_tx_0_sigs(27) <= \<const0>\;
  pipe_tx_0_sigs(26) <= \<const0>\;
  pipe_tx_0_sigs(25) <= \<const0>\;
  pipe_tx_0_sigs(24) <= \<const0>\;
  pipe_tx_0_sigs(23) <= \<const0>\;
  pipe_tx_0_sigs(22) <= \<const0>\;
  pipe_tx_0_sigs(21) <= \<const0>\;
  pipe_tx_0_sigs(20) <= \<const0>\;
  pipe_tx_0_sigs(19) <= \<const0>\;
  pipe_tx_0_sigs(18) <= \<const0>\;
  pipe_tx_0_sigs(17) <= \<const0>\;
  pipe_tx_0_sigs(16) <= \<const0>\;
  pipe_tx_0_sigs(15) <= \<const0>\;
  pipe_tx_0_sigs(14) <= \<const0>\;
  pipe_tx_0_sigs(13) <= \<const0>\;
  pipe_tx_0_sigs(12) <= \<const0>\;
  pipe_tx_0_sigs(11) <= \<const0>\;
  pipe_tx_0_sigs(10) <= \<const0>\;
  pipe_tx_0_sigs(9) <= \<const0>\;
  pipe_tx_0_sigs(8) <= \<const0>\;
  pipe_tx_0_sigs(7) <= \<const0>\;
  pipe_tx_0_sigs(6) <= \<const0>\;
  pipe_tx_0_sigs(5) <= \<const0>\;
  pipe_tx_0_sigs(4) <= \<const0>\;
  pipe_tx_0_sigs(3) <= \<const0>\;
  pipe_tx_0_sigs(2) <= \<const0>\;
  pipe_tx_0_sigs(1) <= \<const0>\;
  pipe_tx_0_sigs(0) <= \<const0>\;
  pipe_tx_1_sigs(69) <= \<const0>\;
  pipe_tx_1_sigs(68) <= \<const0>\;
  pipe_tx_1_sigs(67) <= \<const0>\;
  pipe_tx_1_sigs(66) <= \<const0>\;
  pipe_tx_1_sigs(65) <= \<const0>\;
  pipe_tx_1_sigs(64) <= \<const0>\;
  pipe_tx_1_sigs(63) <= \<const0>\;
  pipe_tx_1_sigs(62) <= \<const0>\;
  pipe_tx_1_sigs(61) <= \<const0>\;
  pipe_tx_1_sigs(60) <= \<const0>\;
  pipe_tx_1_sigs(59) <= \<const0>\;
  pipe_tx_1_sigs(58) <= \<const0>\;
  pipe_tx_1_sigs(57) <= \<const0>\;
  pipe_tx_1_sigs(56) <= \<const0>\;
  pipe_tx_1_sigs(55) <= \<const0>\;
  pipe_tx_1_sigs(54) <= \<const0>\;
  pipe_tx_1_sigs(53) <= \<const0>\;
  pipe_tx_1_sigs(52) <= \<const0>\;
  pipe_tx_1_sigs(51) <= \<const0>\;
  pipe_tx_1_sigs(50) <= \<const0>\;
  pipe_tx_1_sigs(49) <= \<const0>\;
  pipe_tx_1_sigs(48) <= \<const0>\;
  pipe_tx_1_sigs(47) <= \<const0>\;
  pipe_tx_1_sigs(46) <= \<const0>\;
  pipe_tx_1_sigs(45) <= \<const0>\;
  pipe_tx_1_sigs(44) <= \<const0>\;
  pipe_tx_1_sigs(43) <= \<const0>\;
  pipe_tx_1_sigs(42) <= \<const0>\;
  pipe_tx_1_sigs(41) <= \<const0>\;
  pipe_tx_1_sigs(40) <= \<const0>\;
  pipe_tx_1_sigs(39) <= \<const0>\;
  pipe_tx_1_sigs(38) <= \<const0>\;
  pipe_tx_1_sigs(37) <= \<const0>\;
  pipe_tx_1_sigs(36) <= \<const0>\;
  pipe_tx_1_sigs(35) <= \<const0>\;
  pipe_tx_1_sigs(34) <= \<const0>\;
  pipe_tx_1_sigs(33) <= \<const0>\;
  pipe_tx_1_sigs(32) <= \<const0>\;
  pipe_tx_1_sigs(31) <= \<const0>\;
  pipe_tx_1_sigs(30) <= \<const0>\;
  pipe_tx_1_sigs(29) <= \<const0>\;
  pipe_tx_1_sigs(28) <= \<const0>\;
  pipe_tx_1_sigs(27) <= \<const0>\;
  pipe_tx_1_sigs(26) <= \<const0>\;
  pipe_tx_1_sigs(25) <= \<const0>\;
  pipe_tx_1_sigs(24) <= \<const0>\;
  pipe_tx_1_sigs(23) <= \<const0>\;
  pipe_tx_1_sigs(22) <= \<const0>\;
  pipe_tx_1_sigs(21) <= \<const0>\;
  pipe_tx_1_sigs(20) <= \<const0>\;
  pipe_tx_1_sigs(19) <= \<const0>\;
  pipe_tx_1_sigs(18) <= \<const0>\;
  pipe_tx_1_sigs(17) <= \<const0>\;
  pipe_tx_1_sigs(16) <= \<const0>\;
  pipe_tx_1_sigs(15) <= \<const0>\;
  pipe_tx_1_sigs(14) <= \<const0>\;
  pipe_tx_1_sigs(13) <= \<const0>\;
  pipe_tx_1_sigs(12) <= \<const0>\;
  pipe_tx_1_sigs(11) <= \<const0>\;
  pipe_tx_1_sigs(10) <= \<const0>\;
  pipe_tx_1_sigs(9) <= \<const0>\;
  pipe_tx_1_sigs(8) <= \<const0>\;
  pipe_tx_1_sigs(7) <= \<const0>\;
  pipe_tx_1_sigs(6) <= \<const0>\;
  pipe_tx_1_sigs(5) <= \<const0>\;
  pipe_tx_1_sigs(4) <= \<const0>\;
  pipe_tx_1_sigs(3) <= \<const0>\;
  pipe_tx_1_sigs(2) <= \<const0>\;
  pipe_tx_1_sigs(1) <= \<const0>\;
  pipe_tx_1_sigs(0) <= \<const0>\;
  pipe_tx_2_sigs(69) <= \<const0>\;
  pipe_tx_2_sigs(68) <= \<const0>\;
  pipe_tx_2_sigs(67) <= \<const0>\;
  pipe_tx_2_sigs(66) <= \<const0>\;
  pipe_tx_2_sigs(65) <= \<const0>\;
  pipe_tx_2_sigs(64) <= \<const0>\;
  pipe_tx_2_sigs(63) <= \<const0>\;
  pipe_tx_2_sigs(62) <= \<const0>\;
  pipe_tx_2_sigs(61) <= \<const0>\;
  pipe_tx_2_sigs(60) <= \<const0>\;
  pipe_tx_2_sigs(59) <= \<const0>\;
  pipe_tx_2_sigs(58) <= \<const0>\;
  pipe_tx_2_sigs(57) <= \<const0>\;
  pipe_tx_2_sigs(56) <= \<const0>\;
  pipe_tx_2_sigs(55) <= \<const0>\;
  pipe_tx_2_sigs(54) <= \<const0>\;
  pipe_tx_2_sigs(53) <= \<const0>\;
  pipe_tx_2_sigs(52) <= \<const0>\;
  pipe_tx_2_sigs(51) <= \<const0>\;
  pipe_tx_2_sigs(50) <= \<const0>\;
  pipe_tx_2_sigs(49) <= \<const0>\;
  pipe_tx_2_sigs(48) <= \<const0>\;
  pipe_tx_2_sigs(47) <= \<const0>\;
  pipe_tx_2_sigs(46) <= \<const0>\;
  pipe_tx_2_sigs(45) <= \<const0>\;
  pipe_tx_2_sigs(44) <= \<const0>\;
  pipe_tx_2_sigs(43) <= \<const0>\;
  pipe_tx_2_sigs(42) <= \<const0>\;
  pipe_tx_2_sigs(41) <= \<const0>\;
  pipe_tx_2_sigs(40) <= \<const0>\;
  pipe_tx_2_sigs(39) <= \<const0>\;
  pipe_tx_2_sigs(38) <= \<const0>\;
  pipe_tx_2_sigs(37) <= \<const0>\;
  pipe_tx_2_sigs(36) <= \<const0>\;
  pipe_tx_2_sigs(35) <= \<const0>\;
  pipe_tx_2_sigs(34) <= \<const0>\;
  pipe_tx_2_sigs(33) <= \<const0>\;
  pipe_tx_2_sigs(32) <= \<const0>\;
  pipe_tx_2_sigs(31) <= \<const0>\;
  pipe_tx_2_sigs(30) <= \<const0>\;
  pipe_tx_2_sigs(29) <= \<const0>\;
  pipe_tx_2_sigs(28) <= \<const0>\;
  pipe_tx_2_sigs(27) <= \<const0>\;
  pipe_tx_2_sigs(26) <= \<const0>\;
  pipe_tx_2_sigs(25) <= \<const0>\;
  pipe_tx_2_sigs(24) <= \<const0>\;
  pipe_tx_2_sigs(23) <= \<const0>\;
  pipe_tx_2_sigs(22) <= \<const0>\;
  pipe_tx_2_sigs(21) <= \<const0>\;
  pipe_tx_2_sigs(20) <= \<const0>\;
  pipe_tx_2_sigs(19) <= \<const0>\;
  pipe_tx_2_sigs(18) <= \<const0>\;
  pipe_tx_2_sigs(17) <= \<const0>\;
  pipe_tx_2_sigs(16) <= \<const0>\;
  pipe_tx_2_sigs(15) <= \<const0>\;
  pipe_tx_2_sigs(14) <= \<const0>\;
  pipe_tx_2_sigs(13) <= \<const0>\;
  pipe_tx_2_sigs(12) <= \<const0>\;
  pipe_tx_2_sigs(11) <= \<const0>\;
  pipe_tx_2_sigs(10) <= \<const0>\;
  pipe_tx_2_sigs(9) <= \<const0>\;
  pipe_tx_2_sigs(8) <= \<const0>\;
  pipe_tx_2_sigs(7) <= \<const0>\;
  pipe_tx_2_sigs(6) <= \<const0>\;
  pipe_tx_2_sigs(5) <= \<const0>\;
  pipe_tx_2_sigs(4) <= \<const0>\;
  pipe_tx_2_sigs(3) <= \<const0>\;
  pipe_tx_2_sigs(2) <= \<const0>\;
  pipe_tx_2_sigs(1) <= \<const0>\;
  pipe_tx_2_sigs(0) <= \<const0>\;
  pipe_tx_3_sigs(69) <= \<const0>\;
  pipe_tx_3_sigs(68) <= \<const0>\;
  pipe_tx_3_sigs(67) <= \<const0>\;
  pipe_tx_3_sigs(66) <= \<const0>\;
  pipe_tx_3_sigs(65) <= \<const0>\;
  pipe_tx_3_sigs(64) <= \<const0>\;
  pipe_tx_3_sigs(63) <= \<const0>\;
  pipe_tx_3_sigs(62) <= \<const0>\;
  pipe_tx_3_sigs(61) <= \<const0>\;
  pipe_tx_3_sigs(60) <= \<const0>\;
  pipe_tx_3_sigs(59) <= \<const0>\;
  pipe_tx_3_sigs(58) <= \<const0>\;
  pipe_tx_3_sigs(57) <= \<const0>\;
  pipe_tx_3_sigs(56) <= \<const0>\;
  pipe_tx_3_sigs(55) <= \<const0>\;
  pipe_tx_3_sigs(54) <= \<const0>\;
  pipe_tx_3_sigs(53) <= \<const0>\;
  pipe_tx_3_sigs(52) <= \<const0>\;
  pipe_tx_3_sigs(51) <= \<const0>\;
  pipe_tx_3_sigs(50) <= \<const0>\;
  pipe_tx_3_sigs(49) <= \<const0>\;
  pipe_tx_3_sigs(48) <= \<const0>\;
  pipe_tx_3_sigs(47) <= \<const0>\;
  pipe_tx_3_sigs(46) <= \<const0>\;
  pipe_tx_3_sigs(45) <= \<const0>\;
  pipe_tx_3_sigs(44) <= \<const0>\;
  pipe_tx_3_sigs(43) <= \<const0>\;
  pipe_tx_3_sigs(42) <= \<const0>\;
  pipe_tx_3_sigs(41) <= \<const0>\;
  pipe_tx_3_sigs(40) <= \<const0>\;
  pipe_tx_3_sigs(39) <= \<const0>\;
  pipe_tx_3_sigs(38) <= \<const0>\;
  pipe_tx_3_sigs(37) <= \<const0>\;
  pipe_tx_3_sigs(36) <= \<const0>\;
  pipe_tx_3_sigs(35) <= \<const0>\;
  pipe_tx_3_sigs(34) <= \<const0>\;
  pipe_tx_3_sigs(33) <= \<const0>\;
  pipe_tx_3_sigs(32) <= \<const0>\;
  pipe_tx_3_sigs(31) <= \<const0>\;
  pipe_tx_3_sigs(30) <= \<const0>\;
  pipe_tx_3_sigs(29) <= \<const0>\;
  pipe_tx_3_sigs(28) <= \<const0>\;
  pipe_tx_3_sigs(27) <= \<const0>\;
  pipe_tx_3_sigs(26) <= \<const0>\;
  pipe_tx_3_sigs(25) <= \<const0>\;
  pipe_tx_3_sigs(24) <= \<const0>\;
  pipe_tx_3_sigs(23) <= \<const0>\;
  pipe_tx_3_sigs(22) <= \<const0>\;
  pipe_tx_3_sigs(21) <= \<const0>\;
  pipe_tx_3_sigs(20) <= \<const0>\;
  pipe_tx_3_sigs(19) <= \<const0>\;
  pipe_tx_3_sigs(18) <= \<const0>\;
  pipe_tx_3_sigs(17) <= \<const0>\;
  pipe_tx_3_sigs(16) <= \<const0>\;
  pipe_tx_3_sigs(15) <= \<const0>\;
  pipe_tx_3_sigs(14) <= \<const0>\;
  pipe_tx_3_sigs(13) <= \<const0>\;
  pipe_tx_3_sigs(12) <= \<const0>\;
  pipe_tx_3_sigs(11) <= \<const0>\;
  pipe_tx_3_sigs(10) <= \<const0>\;
  pipe_tx_3_sigs(9) <= \<const0>\;
  pipe_tx_3_sigs(8) <= \<const0>\;
  pipe_tx_3_sigs(7) <= \<const0>\;
  pipe_tx_3_sigs(6) <= \<const0>\;
  pipe_tx_3_sigs(5) <= \<const0>\;
  pipe_tx_3_sigs(4) <= \<const0>\;
  pipe_tx_3_sigs(3) <= \<const0>\;
  pipe_tx_3_sigs(2) <= \<const0>\;
  pipe_tx_3_sigs(1) <= \<const0>\;
  pipe_tx_3_sigs(0) <= \<const0>\;
  pipe_tx_4_sigs(69) <= \<const0>\;
  pipe_tx_4_sigs(68) <= \<const0>\;
  pipe_tx_4_sigs(67) <= \<const0>\;
  pipe_tx_4_sigs(66) <= \<const0>\;
  pipe_tx_4_sigs(65) <= \<const0>\;
  pipe_tx_4_sigs(64) <= \<const0>\;
  pipe_tx_4_sigs(63) <= \<const0>\;
  pipe_tx_4_sigs(62) <= \<const0>\;
  pipe_tx_4_sigs(61) <= \<const0>\;
  pipe_tx_4_sigs(60) <= \<const0>\;
  pipe_tx_4_sigs(59) <= \<const0>\;
  pipe_tx_4_sigs(58) <= \<const0>\;
  pipe_tx_4_sigs(57) <= \<const0>\;
  pipe_tx_4_sigs(56) <= \<const0>\;
  pipe_tx_4_sigs(55) <= \<const0>\;
  pipe_tx_4_sigs(54) <= \<const0>\;
  pipe_tx_4_sigs(53) <= \<const0>\;
  pipe_tx_4_sigs(52) <= \<const0>\;
  pipe_tx_4_sigs(51) <= \<const0>\;
  pipe_tx_4_sigs(50) <= \<const0>\;
  pipe_tx_4_sigs(49) <= \<const0>\;
  pipe_tx_4_sigs(48) <= \<const0>\;
  pipe_tx_4_sigs(47) <= \<const0>\;
  pipe_tx_4_sigs(46) <= \<const0>\;
  pipe_tx_4_sigs(45) <= \<const0>\;
  pipe_tx_4_sigs(44) <= \<const0>\;
  pipe_tx_4_sigs(43) <= \<const0>\;
  pipe_tx_4_sigs(42) <= \<const0>\;
  pipe_tx_4_sigs(41) <= \<const0>\;
  pipe_tx_4_sigs(40) <= \<const0>\;
  pipe_tx_4_sigs(39) <= \<const0>\;
  pipe_tx_4_sigs(38) <= \<const0>\;
  pipe_tx_4_sigs(37) <= \<const0>\;
  pipe_tx_4_sigs(36) <= \<const0>\;
  pipe_tx_4_sigs(35) <= \<const0>\;
  pipe_tx_4_sigs(34) <= \<const0>\;
  pipe_tx_4_sigs(33) <= \<const0>\;
  pipe_tx_4_sigs(32) <= \<const0>\;
  pipe_tx_4_sigs(31) <= \<const0>\;
  pipe_tx_4_sigs(30) <= \<const0>\;
  pipe_tx_4_sigs(29) <= \<const0>\;
  pipe_tx_4_sigs(28) <= \<const0>\;
  pipe_tx_4_sigs(27) <= \<const0>\;
  pipe_tx_4_sigs(26) <= \<const0>\;
  pipe_tx_4_sigs(25) <= \<const0>\;
  pipe_tx_4_sigs(24) <= \<const0>\;
  pipe_tx_4_sigs(23) <= \<const0>\;
  pipe_tx_4_sigs(22) <= \<const0>\;
  pipe_tx_4_sigs(21) <= \<const0>\;
  pipe_tx_4_sigs(20) <= \<const0>\;
  pipe_tx_4_sigs(19) <= \<const0>\;
  pipe_tx_4_sigs(18) <= \<const0>\;
  pipe_tx_4_sigs(17) <= \<const0>\;
  pipe_tx_4_sigs(16) <= \<const0>\;
  pipe_tx_4_sigs(15) <= \<const0>\;
  pipe_tx_4_sigs(14) <= \<const0>\;
  pipe_tx_4_sigs(13) <= \<const0>\;
  pipe_tx_4_sigs(12) <= \<const0>\;
  pipe_tx_4_sigs(11) <= \<const0>\;
  pipe_tx_4_sigs(10) <= \<const0>\;
  pipe_tx_4_sigs(9) <= \<const0>\;
  pipe_tx_4_sigs(8) <= \<const0>\;
  pipe_tx_4_sigs(7) <= \<const0>\;
  pipe_tx_4_sigs(6) <= \<const0>\;
  pipe_tx_4_sigs(5) <= \<const0>\;
  pipe_tx_4_sigs(4) <= \<const0>\;
  pipe_tx_4_sigs(3) <= \<const0>\;
  pipe_tx_4_sigs(2) <= \<const0>\;
  pipe_tx_4_sigs(1) <= \<const0>\;
  pipe_tx_4_sigs(0) <= \<const0>\;
  pipe_tx_5_sigs(69) <= \<const0>\;
  pipe_tx_5_sigs(68) <= \<const0>\;
  pipe_tx_5_sigs(67) <= \<const0>\;
  pipe_tx_5_sigs(66) <= \<const0>\;
  pipe_tx_5_sigs(65) <= \<const0>\;
  pipe_tx_5_sigs(64) <= \<const0>\;
  pipe_tx_5_sigs(63) <= \<const0>\;
  pipe_tx_5_sigs(62) <= \<const0>\;
  pipe_tx_5_sigs(61) <= \<const0>\;
  pipe_tx_5_sigs(60) <= \<const0>\;
  pipe_tx_5_sigs(59) <= \<const0>\;
  pipe_tx_5_sigs(58) <= \<const0>\;
  pipe_tx_5_sigs(57) <= \<const0>\;
  pipe_tx_5_sigs(56) <= \<const0>\;
  pipe_tx_5_sigs(55) <= \<const0>\;
  pipe_tx_5_sigs(54) <= \<const0>\;
  pipe_tx_5_sigs(53) <= \<const0>\;
  pipe_tx_5_sigs(52) <= \<const0>\;
  pipe_tx_5_sigs(51) <= \<const0>\;
  pipe_tx_5_sigs(50) <= \<const0>\;
  pipe_tx_5_sigs(49) <= \<const0>\;
  pipe_tx_5_sigs(48) <= \<const0>\;
  pipe_tx_5_sigs(47) <= \<const0>\;
  pipe_tx_5_sigs(46) <= \<const0>\;
  pipe_tx_5_sigs(45) <= \<const0>\;
  pipe_tx_5_sigs(44) <= \<const0>\;
  pipe_tx_5_sigs(43) <= \<const0>\;
  pipe_tx_5_sigs(42) <= \<const0>\;
  pipe_tx_5_sigs(41) <= \<const0>\;
  pipe_tx_5_sigs(40) <= \<const0>\;
  pipe_tx_5_sigs(39) <= \<const0>\;
  pipe_tx_5_sigs(38) <= \<const0>\;
  pipe_tx_5_sigs(37) <= \<const0>\;
  pipe_tx_5_sigs(36) <= \<const0>\;
  pipe_tx_5_sigs(35) <= \<const0>\;
  pipe_tx_5_sigs(34) <= \<const0>\;
  pipe_tx_5_sigs(33) <= \<const0>\;
  pipe_tx_5_sigs(32) <= \<const0>\;
  pipe_tx_5_sigs(31) <= \<const0>\;
  pipe_tx_5_sigs(30) <= \<const0>\;
  pipe_tx_5_sigs(29) <= \<const0>\;
  pipe_tx_5_sigs(28) <= \<const0>\;
  pipe_tx_5_sigs(27) <= \<const0>\;
  pipe_tx_5_sigs(26) <= \<const0>\;
  pipe_tx_5_sigs(25) <= \<const0>\;
  pipe_tx_5_sigs(24) <= \<const0>\;
  pipe_tx_5_sigs(23) <= \<const0>\;
  pipe_tx_5_sigs(22) <= \<const0>\;
  pipe_tx_5_sigs(21) <= \<const0>\;
  pipe_tx_5_sigs(20) <= \<const0>\;
  pipe_tx_5_sigs(19) <= \<const0>\;
  pipe_tx_5_sigs(18) <= \<const0>\;
  pipe_tx_5_sigs(17) <= \<const0>\;
  pipe_tx_5_sigs(16) <= \<const0>\;
  pipe_tx_5_sigs(15) <= \<const0>\;
  pipe_tx_5_sigs(14) <= \<const0>\;
  pipe_tx_5_sigs(13) <= \<const0>\;
  pipe_tx_5_sigs(12) <= \<const0>\;
  pipe_tx_5_sigs(11) <= \<const0>\;
  pipe_tx_5_sigs(10) <= \<const0>\;
  pipe_tx_5_sigs(9) <= \<const0>\;
  pipe_tx_5_sigs(8) <= \<const0>\;
  pipe_tx_5_sigs(7) <= \<const0>\;
  pipe_tx_5_sigs(6) <= \<const0>\;
  pipe_tx_5_sigs(5) <= \<const0>\;
  pipe_tx_5_sigs(4) <= \<const0>\;
  pipe_tx_5_sigs(3) <= \<const0>\;
  pipe_tx_5_sigs(2) <= \<const0>\;
  pipe_tx_5_sigs(1) <= \<const0>\;
  pipe_tx_5_sigs(0) <= \<const0>\;
  pipe_tx_6_sigs(69) <= \<const0>\;
  pipe_tx_6_sigs(68) <= \<const0>\;
  pipe_tx_6_sigs(67) <= \<const0>\;
  pipe_tx_6_sigs(66) <= \<const0>\;
  pipe_tx_6_sigs(65) <= \<const0>\;
  pipe_tx_6_sigs(64) <= \<const0>\;
  pipe_tx_6_sigs(63) <= \<const0>\;
  pipe_tx_6_sigs(62) <= \<const0>\;
  pipe_tx_6_sigs(61) <= \<const0>\;
  pipe_tx_6_sigs(60) <= \<const0>\;
  pipe_tx_6_sigs(59) <= \<const0>\;
  pipe_tx_6_sigs(58) <= \<const0>\;
  pipe_tx_6_sigs(57) <= \<const0>\;
  pipe_tx_6_sigs(56) <= \<const0>\;
  pipe_tx_6_sigs(55) <= \<const0>\;
  pipe_tx_6_sigs(54) <= \<const0>\;
  pipe_tx_6_sigs(53) <= \<const0>\;
  pipe_tx_6_sigs(52) <= \<const0>\;
  pipe_tx_6_sigs(51) <= \<const0>\;
  pipe_tx_6_sigs(50) <= \<const0>\;
  pipe_tx_6_sigs(49) <= \<const0>\;
  pipe_tx_6_sigs(48) <= \<const0>\;
  pipe_tx_6_sigs(47) <= \<const0>\;
  pipe_tx_6_sigs(46) <= \<const0>\;
  pipe_tx_6_sigs(45) <= \<const0>\;
  pipe_tx_6_sigs(44) <= \<const0>\;
  pipe_tx_6_sigs(43) <= \<const0>\;
  pipe_tx_6_sigs(42) <= \<const0>\;
  pipe_tx_6_sigs(41) <= \<const0>\;
  pipe_tx_6_sigs(40) <= \<const0>\;
  pipe_tx_6_sigs(39) <= \<const0>\;
  pipe_tx_6_sigs(38) <= \<const0>\;
  pipe_tx_6_sigs(37) <= \<const0>\;
  pipe_tx_6_sigs(36) <= \<const0>\;
  pipe_tx_6_sigs(35) <= \<const0>\;
  pipe_tx_6_sigs(34) <= \<const0>\;
  pipe_tx_6_sigs(33) <= \<const0>\;
  pipe_tx_6_sigs(32) <= \<const0>\;
  pipe_tx_6_sigs(31) <= \<const0>\;
  pipe_tx_6_sigs(30) <= \<const0>\;
  pipe_tx_6_sigs(29) <= \<const0>\;
  pipe_tx_6_sigs(28) <= \<const0>\;
  pipe_tx_6_sigs(27) <= \<const0>\;
  pipe_tx_6_sigs(26) <= \<const0>\;
  pipe_tx_6_sigs(25) <= \<const0>\;
  pipe_tx_6_sigs(24) <= \<const0>\;
  pipe_tx_6_sigs(23) <= \<const0>\;
  pipe_tx_6_sigs(22) <= \<const0>\;
  pipe_tx_6_sigs(21) <= \<const0>\;
  pipe_tx_6_sigs(20) <= \<const0>\;
  pipe_tx_6_sigs(19) <= \<const0>\;
  pipe_tx_6_sigs(18) <= \<const0>\;
  pipe_tx_6_sigs(17) <= \<const0>\;
  pipe_tx_6_sigs(16) <= \<const0>\;
  pipe_tx_6_sigs(15) <= \<const0>\;
  pipe_tx_6_sigs(14) <= \<const0>\;
  pipe_tx_6_sigs(13) <= \<const0>\;
  pipe_tx_6_sigs(12) <= \<const0>\;
  pipe_tx_6_sigs(11) <= \<const0>\;
  pipe_tx_6_sigs(10) <= \<const0>\;
  pipe_tx_6_sigs(9) <= \<const0>\;
  pipe_tx_6_sigs(8) <= \<const0>\;
  pipe_tx_6_sigs(7) <= \<const0>\;
  pipe_tx_6_sigs(6) <= \<const0>\;
  pipe_tx_6_sigs(5) <= \<const0>\;
  pipe_tx_6_sigs(4) <= \<const0>\;
  pipe_tx_6_sigs(3) <= \<const0>\;
  pipe_tx_6_sigs(2) <= \<const0>\;
  pipe_tx_6_sigs(1) <= \<const0>\;
  pipe_tx_6_sigs(0) <= \<const0>\;
  pipe_tx_7_sigs(69) <= \<const0>\;
  pipe_tx_7_sigs(68) <= \<const0>\;
  pipe_tx_7_sigs(67) <= \<const0>\;
  pipe_tx_7_sigs(66) <= \<const0>\;
  pipe_tx_7_sigs(65) <= \<const0>\;
  pipe_tx_7_sigs(64) <= \<const0>\;
  pipe_tx_7_sigs(63) <= \<const0>\;
  pipe_tx_7_sigs(62) <= \<const0>\;
  pipe_tx_7_sigs(61) <= \<const0>\;
  pipe_tx_7_sigs(60) <= \<const0>\;
  pipe_tx_7_sigs(59) <= \<const0>\;
  pipe_tx_7_sigs(58) <= \<const0>\;
  pipe_tx_7_sigs(57) <= \<const0>\;
  pipe_tx_7_sigs(56) <= \<const0>\;
  pipe_tx_7_sigs(55) <= \<const0>\;
  pipe_tx_7_sigs(54) <= \<const0>\;
  pipe_tx_7_sigs(53) <= \<const0>\;
  pipe_tx_7_sigs(52) <= \<const0>\;
  pipe_tx_7_sigs(51) <= \<const0>\;
  pipe_tx_7_sigs(50) <= \<const0>\;
  pipe_tx_7_sigs(49) <= \<const0>\;
  pipe_tx_7_sigs(48) <= \<const0>\;
  pipe_tx_7_sigs(47) <= \<const0>\;
  pipe_tx_7_sigs(46) <= \<const0>\;
  pipe_tx_7_sigs(45) <= \<const0>\;
  pipe_tx_7_sigs(44) <= \<const0>\;
  pipe_tx_7_sigs(43) <= \<const0>\;
  pipe_tx_7_sigs(42) <= \<const0>\;
  pipe_tx_7_sigs(41) <= \<const0>\;
  pipe_tx_7_sigs(40) <= \<const0>\;
  pipe_tx_7_sigs(39) <= \<const0>\;
  pipe_tx_7_sigs(38) <= \<const0>\;
  pipe_tx_7_sigs(37) <= \<const0>\;
  pipe_tx_7_sigs(36) <= \<const0>\;
  pipe_tx_7_sigs(35) <= \<const0>\;
  pipe_tx_7_sigs(34) <= \<const0>\;
  pipe_tx_7_sigs(33) <= \<const0>\;
  pipe_tx_7_sigs(32) <= \<const0>\;
  pipe_tx_7_sigs(31) <= \<const0>\;
  pipe_tx_7_sigs(30) <= \<const0>\;
  pipe_tx_7_sigs(29) <= \<const0>\;
  pipe_tx_7_sigs(28) <= \<const0>\;
  pipe_tx_7_sigs(27) <= \<const0>\;
  pipe_tx_7_sigs(26) <= \<const0>\;
  pipe_tx_7_sigs(25) <= \<const0>\;
  pipe_tx_7_sigs(24) <= \<const0>\;
  pipe_tx_7_sigs(23) <= \<const0>\;
  pipe_tx_7_sigs(22) <= \<const0>\;
  pipe_tx_7_sigs(21) <= \<const0>\;
  pipe_tx_7_sigs(20) <= \<const0>\;
  pipe_tx_7_sigs(19) <= \<const0>\;
  pipe_tx_7_sigs(18) <= \<const0>\;
  pipe_tx_7_sigs(17) <= \<const0>\;
  pipe_tx_7_sigs(16) <= \<const0>\;
  pipe_tx_7_sigs(15) <= \<const0>\;
  pipe_tx_7_sigs(14) <= \<const0>\;
  pipe_tx_7_sigs(13) <= \<const0>\;
  pipe_tx_7_sigs(12) <= \<const0>\;
  pipe_tx_7_sigs(11) <= \<const0>\;
  pipe_tx_7_sigs(10) <= \<const0>\;
  pipe_tx_7_sigs(9) <= \<const0>\;
  pipe_tx_7_sigs(8) <= \<const0>\;
  pipe_tx_7_sigs(7) <= \<const0>\;
  pipe_tx_7_sigs(6) <= \<const0>\;
  pipe_tx_7_sigs(5) <= \<const0>\;
  pipe_tx_7_sigs(4) <= \<const0>\;
  pipe_tx_7_sigs(3) <= \<const0>\;
  pipe_tx_7_sigs(2) <= \<const0>\;
  pipe_tx_7_sigs(1) <= \<const0>\;
  pipe_tx_7_sigs(0) <= \<const0>\;
  qpll_drp_clk <= \<const0>\;
  qpll_drp_gen3 <= \<const0>\;
  qpll_drp_ovrd <= \<const0>\;
  qpll_drp_rst_n <= \<const0>\;
  qpll_drp_start <= \<const0>\;
  qpll_qplld <= \<const0>\;
  qpll_qpllreset(1) <= \<const0>\;
  qpll_qpllreset(0) <= \<const0>\;
  startup_cfgclk <= \<const0>\;
  startup_cfgmclk <= \<const0>\;
  startup_eos <= \<const0>\;
  startup_preq <= \<const0>\;
  user_app_rdy <= \<const1>\;
  user_clk <= \^int_userclk2_out\;
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
gt_top_i: entity work.pcie3_7x_0_pcie3_7x_0_gt_top
    port map (
      INT_MMCM_LOCK_OUT => mmcm_lock,
      INT_OOBCLK_OUT => \^int_oobclk_out\,
      INT_USERCLK2_OUT => \^int_userclk2_out\,
      O1(4 downto 0) => pipe_rate_fsm(9 downto 5),
      O2 => pipe_rx2_eq_adapt_done,
      O3(4 downto 0) => pipe_rate_fsm(14 downto 10),
      O4 => pipe_rx3_eq_adapt_done,
      O5(4 downto 0) => pipe_rate_fsm(19 downto 15),
      PIPERX0EQLPNEWTXCOEFFORPRESET(17 downto 0) => pipe_rx0_eq_new_txcoeff(17 downto 0),
      PIPERX1EQLPNEWTXCOEFFORPRESET(17 downto 0) => pipe_rx1_eq_new_txcoeff(17 downto 0),
      PIPERX2EQLPNEWTXCOEFFORPRESET(17 downto 0) => pipe_rx2_eq_new_txcoeff(17 downto 0),
      PIPERX3EQLPNEWTXCOEFFORPRESET(17 downto 0) => pipe_rx3_eq_new_txcoeff(17 downto 0),
      PIPETXMARGIN(2 downto 0) => pipe_tx_margin(2 downto 0),
      PIPETXRATE(1 downto 0) => pipe_tx_rate(1 downto 0),
      PIPE_DRP_FSM(23 downto 18) => \^pipe_drp_fsm\(27 downto 22),
      PIPE_DRP_FSM(17 downto 12) => \^pipe_drp_fsm\(20 downto 15),
      PIPE_DRP_FSM(11 downto 6) => \^pipe_drp_fsm\(13 downto 8),
      PIPE_DRP_FSM(5 downto 0) => \^pipe_drp_fsm\(6 downto 1),
      PIPE_GEN3_RDY(3 downto 0) => pipe_rx_syncdone(3 downto 0),
      PIPE_JTAG_RDY(3 downto 0) => \^gt_ch_drp_rdy\(3 downto 0),
      PIPE_POWERDOWN(7 downto 6) => pipe_tx3_powerdown(1 downto 0),
      PIPE_POWERDOWN(5 downto 4) => pipe_tx2_powerdown(1 downto 0),
      PIPE_POWERDOWN(3 downto 2) => pipe_tx1_powerdown(1 downto 0),
      PIPE_POWERDOWN(1 downto 0) => pipe_tx0_powerdown(1 downto 0),
      PIPE_QRST_FSM(11 downto 0) => pipe_qrst_fsm(11 downto 0),
      PIPE_RXDATA(127 downto 96) => pipe_rx3_data(31 downto 0),
      PIPE_RXDATA(95 downto 64) => pipe_rx2_data(31 downto 0),
      PIPE_RXDATA(63 downto 32) => pipe_rx1_data(31 downto 0),
      PIPE_RXDATA(31 downto 0) => pipe_rx0_data(31 downto 0),
      PIPE_RXDATAK(7 downto 6) => pipe_rx3_char_is_k(1 downto 0),
      PIPE_RXDATAK(5 downto 4) => pipe_rx2_char_is_k(1 downto 0),
      PIPE_RXDATAK(3 downto 2) => pipe_rx1_char_is_k(1 downto 0),
      PIPE_RXDATAK(1 downto 0) => pipe_rx0_char_is_k(1 downto 0),
      PIPE_RXELECIDLE(3) => pipe_rx3_elec_idle,
      PIPE_RXELECIDLE(2) => pipe_rx2_elec_idle,
      PIPE_RXELECIDLE(1) => pipe_rx1_elec_idle,
      PIPE_RXELECIDLE(0) => pipe_rx0_elec_idle,
      PIPE_RXEQ_CONTROL(7 downto 6) => pipe_rx3_eqcontrol(1 downto 0),
      PIPE_RXEQ_CONTROL(5 downto 4) => pipe_rx2_eqcontrol(1 downto 0),
      PIPE_RXEQ_CONTROL(3 downto 2) => pipe_rx1_eqcontrol(1 downto 0),
      PIPE_RXEQ_CONTROL(1 downto 0) => pipe_rx0_eqcontrol(1 downto 0),
      PIPE_RXEQ_DONE(3) => pipe_rx3_eqdone,
      PIPE_RXEQ_DONE(2) => pipe_rx2_eqdone,
      PIPE_RXEQ_DONE(1) => pipe_rx1_eqdone,
      PIPE_RXEQ_DONE(0) => pipe_rx0_eqdone,
      PIPE_RXEQ_LFFS(23 downto 18) => pipe_rx3_eq_lffs(5 downto 0),
      PIPE_RXEQ_LFFS(17 downto 12) => pipe_rx2_eq_lffs(5 downto 0),
      PIPE_RXEQ_LFFS(11 downto 6) => pipe_rx1_eq_lffs(5 downto 0),
      PIPE_RXEQ_LFFS(5 downto 0) => pipe_rx0_eq_lffs(5 downto 0),
      PIPE_RXEQ_PRESET(11 downto 9) => pipe_rx3_eqpreset(2 downto 0),
      PIPE_RXEQ_PRESET(8 downto 6) => pipe_rx2_eqpreset(2 downto 0),
      PIPE_RXEQ_PRESET(5 downto 3) => pipe_rx1_eqpreset(2 downto 0),
      PIPE_RXEQ_PRESET(2 downto 0) => pipe_rx0_eqpreset(2 downto 0),
      PIPE_RXEQ_TXPRESET(15 downto 12) => pipe_rx3_eq_txpreset(3 downto 0),
      PIPE_RXEQ_TXPRESET(11 downto 8) => pipe_rx2_eq_txpreset(3 downto 0),
      PIPE_RXEQ_TXPRESET(7 downto 4) => pipe_rx1_eq_txpreset(3 downto 0),
      PIPE_RXEQ_TXPRESET(3 downto 0) => pipe_rx0_eq_txpreset(3 downto 0),
      PIPE_RXPHALIGNDONE(3 downto 0) => pipe_rxphaligndone(3 downto 0),
      PIPE_RXPOLARITY(3) => pipe_rx3_polarity,
      PIPE_RXPOLARITY(2) => pipe_rx2_polarity,
      PIPE_RXPOLARITY(1) => pipe_rx1_polarity,
      PIPE_RXPOLARITY(0) => pipe_rx0_polarity,
      PIPE_RXSLIDE(3 downto 0) => pipe_rx_slide(3 downto 0),
      PIPE_SYNC_FSM_TX(23 downto 0) => pipe_sync_fsm_tx(23 downto 0),
      PIPE_TXCOMPLIANCE(3) => pipe_tx3_compliance,
      PIPE_TXCOMPLIANCE(2) => pipe_tx2_compliance,
      PIPE_TXCOMPLIANCE(1) => pipe_tx1_compliance,
      PIPE_TXCOMPLIANCE(0) => pipe_tx0_compliance,
      PIPE_TXDATA(127 downto 96) => pipe_tx3_data(31 downto 0),
      PIPE_TXDATA(95 downto 64) => pipe_tx2_data(31 downto 0),
      PIPE_TXDATA(63 downto 32) => pipe_tx1_data(31 downto 0),
      PIPE_TXDATA(31 downto 0) => pipe_tx0_data(31 downto 0),
      PIPE_TXDATAK(7 downto 6) => pipe_tx3_char_is_k(1 downto 0),
      PIPE_TXDATAK(5 downto 4) => pipe_tx2_char_is_k(1 downto 0),
      PIPE_TXDATAK(3 downto 2) => pipe_tx1_char_is_k(1 downto 0),
      PIPE_TXDATAK(1 downto 0) => pipe_tx0_char_is_k(1 downto 0),
      PIPE_TXDEEMPH(0) => pipe_tx_deemph,
      PIPE_TXELECIDLE(3) => pipe_tx3_elec_idle,
      PIPE_TXELECIDLE(2) => pipe_tx2_elec_idle,
      PIPE_TXELECIDLE(1) => pipe_tx1_elec_idle,
      PIPE_TXELECIDLE(0) => pipe_tx0_elec_idle,
      PIPE_TXEQ_COEFF(63 downto 53) => pipe_tx3_eqcoeff(16 downto 6),
      PIPE_TXEQ_COEFF(52 downto 48) => pipe_tx3_eqcoeff(4 downto 0),
      PIPE_TXEQ_COEFF(47 downto 37) => pipe_tx2_eqcoeff(16 downto 6),
      PIPE_TXEQ_COEFF(36 downto 32) => pipe_tx2_eqcoeff(4 downto 0),
      PIPE_TXEQ_COEFF(31 downto 21) => pipe_tx1_eqcoeff(16 downto 6),
      PIPE_TXEQ_COEFF(20 downto 16) => pipe_tx1_eqcoeff(4 downto 0),
      PIPE_TXEQ_COEFF(15 downto 5) => pipe_tx0_eqcoeff(16 downto 6),
      PIPE_TXEQ_COEFF(4 downto 0) => pipe_tx0_eqcoeff(4 downto 0),
      PIPE_TXEQ_CONTROL(7 downto 6) => pipe_tx3_eqcontrol(1 downto 0),
      PIPE_TXEQ_CONTROL(5 downto 4) => pipe_tx2_eqcontrol(1 downto 0),
      PIPE_TXEQ_CONTROL(3 downto 2) => pipe_tx1_eqcontrol(1 downto 0),
      PIPE_TXEQ_CONTROL(1 downto 0) => pipe_tx0_eqcontrol(1 downto 0),
      PIPE_TXEQ_DEEMPH(23 downto 18) => pipe_tx3_eqdeemph(5 downto 0),
      PIPE_TXEQ_DEEMPH(17 downto 12) => pipe_tx2_eqdeemph(5 downto 0),
      PIPE_TXEQ_DEEMPH(11 downto 6) => pipe_tx1_eqdeemph(5 downto 0),
      PIPE_TXEQ_DEEMPH(5 downto 0) => pipe_tx0_eqdeemph(5 downto 0),
      PIPE_TXEQ_DONE(3) => pipe_tx3_eqdone,
      PIPE_TXEQ_DONE(2) => pipe_tx2_eqdone,
      PIPE_TXEQ_DONE(1) => pipe_tx1_eqdone,
      PIPE_TXEQ_DONE(0) => pipe_tx0_eqdone,
      PIPE_TXEQ_PRESET(15 downto 12) => pipe_tx3_eqpreset(3 downto 0),
      PIPE_TXEQ_PRESET(11 downto 8) => pipe_tx2_eqpreset(3 downto 0),
      PIPE_TXEQ_PRESET(7 downto 4) => pipe_tx1_eqpreset(3 downto 0),
      PIPE_TXEQ_PRESET(3 downto 0) => pipe_tx0_eqpreset(3 downto 0),
      Q(0) => n_71_gt_top_i,
      USER_RXEQ_ADAPT_DONE => pipe_rx1_eq_adapt_done,
      ext_ch_gt_drpaddr(35 downto 0) => ext_ch_gt_drpaddr(35 downto 0),
      ext_ch_gt_drpclk => \^ext_ch_gt_drpclk\,
      ext_ch_gt_drpdi(63 downto 0) => ext_ch_gt_drpdi(63 downto 0),
      ext_ch_gt_drpdo(63 downto 0) => ext_ch_gt_drpdo(63 downto 0),
      ext_ch_gt_drpen(3 downto 0) => ext_ch_gt_drpen(3 downto 0),
      ext_ch_gt_drprdy(3 downto 0) => ext_ch_gt_drprdy(3 downto 0),
      ext_ch_gt_drpwe(3 downto 0) => ext_ch_gt_drpwe(3 downto 0),
      int_pclk_sel_slave(3 downto 0) => int_pclk_sel_slave(3 downto 0),
      int_qplllock_out(0) => \^int_qplllock_out\(0),
      int_qplloutclk_out(0) => \^int_qplloutclk_out\(0),
      int_qplloutrefclk_out(0) => \^int_qplloutrefclk_out\(0),
      int_userclk1_out => \^int_userclk1_out\,
      \out\(1) => pipe_rst_fsm(4),
      \out\(0) => pipe_rst_idle,
      out0(4 downto 0) => pipe_rate_fsm(4 downto 0),
      pci_exp_rxn(3 downto 0) => pci_exp_rxn(3 downto 0),
      pci_exp_rxp(3 downto 0) => pci_exp_rxp(3 downto 0),
      pci_exp_txn(3 downto 0) => pci_exp_txn(3 downto 0),
      pci_exp_txp(3 downto 0) => pci_exp_txp(3 downto 0),
      pipe_cpll_lock(3 downto 0) => pipe_cpll_lock(3 downto 0),
      pipe_dmonitorout(59 downto 0) => pipe_dmonitorout(59 downto 0),
      pipe_eyescandataerror(3 downto 0) => pipe_eyescandataerror(3 downto 0),
      pipe_loopback(2 downto 0) => pipe_loopback(2 downto 0),
      pipe_mmcm_rst_n => pipe_mmcm_rst_n,
      pipe_pclk_sel_out(3 downto 0) => pipe_pclk_sel_out(3 downto 0),
      pipe_qrst_idle => pipe_qrst_idle,
      pipe_rate_idle => pipe_rate_idle,
      pipe_rst_fsm(3 downto 0) => pipe_rst_fsm(3 downto 0),
      pipe_rx0_eq_adapt_done => pipe_rx0_eq_adapt_done,
      pipe_rx0_eq_lffs_sel => pipe_rx0_eq_lffs_sel,
      pipe_rx0_phy_status => pipe_rx0_phy_status,
      pipe_rx0_valid => pipe_rx0_valid,
      pipe_rx1_eq_lffs_sel => pipe_rx1_eq_lffs_sel,
      pipe_rx1_phy_status => pipe_rx1_phy_status,
      pipe_rx1_valid => pipe_rx1_valid,
      pipe_rx2_eq_lffs_sel => pipe_rx2_eq_lffs_sel,
      pipe_rx2_phy_status => pipe_rx2_phy_status,
      pipe_rx2_valid => pipe_rx2_valid,
      pipe_rx3_eq_lffs_sel => pipe_rx3_eq_lffs_sel,
      pipe_rx3_phy_status => pipe_rx3_phy_status,
      pipe_rx3_valid => pipe_rx3_valid,
      pipe_rxbufstatus(11 downto 0) => pipe_rxbufstatus(11 downto 0),
      pipe_rxcommadet(3 downto 0) => pipe_rxcommadet(3 downto 0),
      pipe_rxdisperr(31 downto 0) => pipe_rxdisperr(31 downto 0),
      pipe_rxdlysresetdone(3 downto 0) => pipe_rxdlysresetdone(3 downto 0),
      pipe_rxnotintable(31 downto 0) => pipe_rxnotintable(31 downto 0),
      pipe_rxoutclk_out(3 downto 0) => pipe_rxoutclk_out(3 downto 0),
      pipe_rxpmaresetdone(3 downto 0) => pipe_rxpmaresetdone(3 downto 0),
      pipe_rxprbscntreset => pipe_rxprbscntreset,
      pipe_rxprbserr(3 downto 0) => pipe_rxprbserr(3 downto 0),
      pipe_rxprbssel(2 downto 0) => pipe_rxprbssel(2 downto 0),
      pipe_rxstatus(11 downto 0) => \^pipe_rxstatus\(11 downto 0),
      pipe_rxsyncdone(3 downto 0) => pipe_rxsyncdone(3 downto 0),
      pipe_sync_fsm_rx(27 downto 0) => pipe_sync_fsm_rx(27 downto 0),
      pipe_tx_rcvr_det => pipe_tx_rcvr_det,
      pipe_tx_swing => pipe_tx_swing,
      pipe_txdlysresetdone(3 downto 0) => pipe_txdlysresetdone(3 downto 0),
      pipe_txoutclk_out => pipe_txoutclk_out,
      pipe_txphaligndone(3 downto 0) => pipe_txphaligndone(3 downto 0),
      pipe_txphinitdone(3 downto 0) => pipe_txphinitdone(3 downto 0),
      pipe_txprbsforceerr => pipe_txprbsforceerr,
      pipe_txprbssel(2 downto 0) => pipe_txprbssel(2 downto 0),
      sys_clk => sys_clk,
      sys_reset => sys_reset
    );
pcie_top_i: entity work.pcie3_7x_0_pcie3_7x_0_pcie_top
    port map (
      CLK => \^int_userclk2_out\,
      I1 => \force_adapt_i/speed_change\,
      O1 => n_1148_pcie_top_i,
      O2 => n_1149_pcie_top_i,
      PIPERX0EQLPNEWTXCOEFFORPRESET(17 downto 0) => pipe_rx0_eq_new_txcoeff(17 downto 0),
      PIPERX1EQLPNEWTXCOEFFORPRESET(17 downto 0) => pipe_rx1_eq_new_txcoeff(17 downto 0),
      PIPERX2EQLPNEWTXCOEFFORPRESET(17 downto 0) => pipe_rx2_eq_new_txcoeff(17 downto 0),
      PIPERX3EQLPNEWTXCOEFFORPRESET(17 downto 0) => pipe_rx3_eq_new_txcoeff(17 downto 0),
      PIPETXMARGIN(2 downto 0) => pipe_tx_margin(2 downto 0),
      PIPETXRATE(1 downto 0) => pipe_tx_rate(1 downto 0),
      PIPE_GEN3_RDY(3 downto 0) => pipe_rx_syncdone(3 downto 0),
      PIPE_POWERDOWN(7 downto 6) => pipe_tx3_powerdown(1 downto 0),
      PIPE_POWERDOWN(5 downto 4) => pipe_tx2_powerdown(1 downto 0),
      PIPE_POWERDOWN(3 downto 2) => pipe_tx1_powerdown(1 downto 0),
      PIPE_POWERDOWN(1 downto 0) => pipe_tx0_powerdown(1 downto 0),
      PIPE_RXDATA(127 downto 96) => pipe_rx3_data(31 downto 0),
      PIPE_RXDATA(95 downto 64) => pipe_rx2_data(31 downto 0),
      PIPE_RXDATA(63 downto 32) => pipe_rx1_data(31 downto 0),
      PIPE_RXDATA(31 downto 0) => pipe_rx0_data(31 downto 0),
      PIPE_RXDATAK(7 downto 6) => pipe_rx3_char_is_k(1 downto 0),
      PIPE_RXDATAK(5 downto 4) => pipe_rx2_char_is_k(1 downto 0),
      PIPE_RXDATAK(3 downto 2) => pipe_rx1_char_is_k(1 downto 0),
      PIPE_RXDATAK(1 downto 0) => pipe_rx0_char_is_k(1 downto 0),
      PIPE_RXELECIDLE(3) => pipe_rx3_elec_idle,
      PIPE_RXELECIDLE(2) => pipe_rx2_elec_idle,
      PIPE_RXELECIDLE(1) => pipe_rx1_elec_idle,
      PIPE_RXELECIDLE(0) => pipe_rx0_elec_idle,
      PIPE_RXEQ_CONTROL(7 downto 6) => pipe_rx3_eqcontrol(1 downto 0),
      PIPE_RXEQ_CONTROL(5 downto 4) => pipe_rx2_eqcontrol(1 downto 0),
      PIPE_RXEQ_CONTROL(3 downto 2) => pipe_rx1_eqcontrol(1 downto 0),
      PIPE_RXEQ_CONTROL(1 downto 0) => pipe_rx0_eqcontrol(1 downto 0),
      PIPE_RXEQ_DONE(3) => pipe_rx3_eqdone,
      PIPE_RXEQ_DONE(2) => pipe_rx2_eqdone,
      PIPE_RXEQ_DONE(1) => pipe_rx1_eqdone,
      PIPE_RXEQ_DONE(0) => pipe_rx0_eqdone,
      PIPE_RXEQ_LFFS(23 downto 18) => pipe_rx3_eq_lffs(5 downto 0),
      PIPE_RXEQ_LFFS(17 downto 12) => pipe_rx2_eq_lffs(5 downto 0),
      PIPE_RXEQ_LFFS(11 downto 6) => pipe_rx1_eq_lffs(5 downto 0),
      PIPE_RXEQ_LFFS(5 downto 0) => pipe_rx0_eq_lffs(5 downto 0),
      PIPE_RXEQ_PRESET(11 downto 9) => pipe_rx3_eqpreset(2 downto 0),
      PIPE_RXEQ_PRESET(8 downto 6) => pipe_rx2_eqpreset(2 downto 0),
      PIPE_RXEQ_PRESET(5 downto 3) => pipe_rx1_eqpreset(2 downto 0),
      PIPE_RXEQ_PRESET(2 downto 0) => pipe_rx0_eqpreset(2 downto 0),
      PIPE_RXEQ_TXPRESET(15 downto 12) => pipe_rx3_eq_txpreset(3 downto 0),
      PIPE_RXEQ_TXPRESET(11 downto 8) => pipe_rx2_eq_txpreset(3 downto 0),
      PIPE_RXEQ_TXPRESET(7 downto 4) => pipe_rx1_eq_txpreset(3 downto 0),
      PIPE_RXEQ_TXPRESET(3 downto 0) => pipe_rx0_eq_txpreset(3 downto 0),
      PIPE_RXPOLARITY(3) => pipe_rx3_polarity,
      PIPE_RXPOLARITY(2) => pipe_rx2_polarity,
      PIPE_RXPOLARITY(1) => pipe_rx1_polarity,
      PIPE_RXPOLARITY(0) => pipe_rx0_polarity,
      PIPE_RXSLIDE(3 downto 0) => pipe_rx_slide(3 downto 0),
      PIPE_TXCOMPLIANCE(3) => pipe_tx3_compliance,
      PIPE_TXCOMPLIANCE(2) => pipe_tx2_compliance,
      PIPE_TXCOMPLIANCE(1) => pipe_tx1_compliance,
      PIPE_TXCOMPLIANCE(0) => pipe_tx0_compliance,
      PIPE_TXDATA(127 downto 96) => pipe_tx3_data(31 downto 0),
      PIPE_TXDATA(95 downto 64) => pipe_tx2_data(31 downto 0),
      PIPE_TXDATA(63 downto 32) => pipe_tx1_data(31 downto 0),
      PIPE_TXDATA(31 downto 0) => pipe_tx0_data(31 downto 0),
      PIPE_TXDATAK(7 downto 6) => pipe_tx3_char_is_k(1 downto 0),
      PIPE_TXDATAK(5 downto 4) => pipe_tx2_char_is_k(1 downto 0),
      PIPE_TXDATAK(3 downto 2) => pipe_tx1_char_is_k(1 downto 0),
      PIPE_TXDATAK(1 downto 0) => pipe_tx0_char_is_k(1 downto 0),
      PIPE_TXDEEMPH(0) => pipe_tx_deemph,
      PIPE_TXELECIDLE(3) => pipe_tx3_elec_idle,
      PIPE_TXELECIDLE(2) => pipe_tx2_elec_idle,
      PIPE_TXELECIDLE(1) => pipe_tx1_elec_idle,
      PIPE_TXELECIDLE(0) => pipe_tx0_elec_idle,
      PIPE_TXEQ_COEFF(63 downto 53) => pipe_tx3_eqcoeff(16 downto 6),
      PIPE_TXEQ_COEFF(52 downto 48) => pipe_tx3_eqcoeff(4 downto 0),
      PIPE_TXEQ_COEFF(47 downto 37) => pipe_tx2_eqcoeff(16 downto 6),
      PIPE_TXEQ_COEFF(36 downto 32) => pipe_tx2_eqcoeff(4 downto 0),
      PIPE_TXEQ_COEFF(31 downto 21) => pipe_tx1_eqcoeff(16 downto 6),
      PIPE_TXEQ_COEFF(20 downto 16) => pipe_tx1_eqcoeff(4 downto 0),
      PIPE_TXEQ_COEFF(15 downto 5) => pipe_tx0_eqcoeff(16 downto 6),
      PIPE_TXEQ_COEFF(4 downto 0) => pipe_tx0_eqcoeff(4 downto 0),
      PIPE_TXEQ_CONTROL(7 downto 6) => pipe_tx3_eqcontrol(1 downto 0),
      PIPE_TXEQ_CONTROL(5 downto 4) => pipe_tx2_eqcontrol(1 downto 0),
      PIPE_TXEQ_CONTROL(3 downto 2) => pipe_tx1_eqcontrol(1 downto 0),
      PIPE_TXEQ_CONTROL(1 downto 0) => pipe_tx0_eqcontrol(1 downto 0),
      PIPE_TXEQ_DEEMPH(23 downto 18) => pipe_tx3_eqdeemph(5 downto 0),
      PIPE_TXEQ_DEEMPH(17 downto 12) => pipe_tx2_eqdeemph(5 downto 0),
      PIPE_TXEQ_DEEMPH(11 downto 6) => pipe_tx1_eqdeemph(5 downto 0),
      PIPE_TXEQ_DEEMPH(5 downto 0) => pipe_tx0_eqdeemph(5 downto 0),
      PIPE_TXEQ_DONE(3) => pipe_tx3_eqdone,
      PIPE_TXEQ_DONE(2) => pipe_tx2_eqdone,
      PIPE_TXEQ_DONE(1) => pipe_tx1_eqdone,
      PIPE_TXEQ_DONE(0) => pipe_tx0_eqdone,
      PIPE_TXEQ_PRESET(15 downto 12) => pipe_tx3_eqpreset(3 downto 0),
      PIPE_TXEQ_PRESET(11 downto 8) => pipe_tx2_eqpreset(3 downto 0),
      PIPE_TXEQ_PRESET(7 downto 4) => pipe_tx1_eqpreset(3 downto 0),
      PIPE_TXEQ_PRESET(3 downto 0) => pipe_tx0_eqpreset(3 downto 0),
      Q(0) => n_71_gt_top_i,
      cfg_config_space_enable => cfg_config_space_enable,
      cfg_current_speed(2 downto 0) => cfg_current_speed(2 downto 0),
      cfg_dpa_substate_change(1 downto 0) => cfg_dpa_substate_change(1 downto 0),
      cfg_ds_bus_number(7 downto 0) => cfg_ds_bus_number(7 downto 0),
      cfg_ds_device_number(4 downto 0) => cfg_ds_device_number(4 downto 0),
      cfg_ds_function_number(2 downto 0) => cfg_ds_function_number(2 downto 0),
      cfg_ds_port_number(7 downto 0) => cfg_ds_port_number(7 downto 0),
      cfg_dsn(63 downto 0) => cfg_dsn(63 downto 0),
      cfg_err_cor_in => cfg_err_cor_in,
      cfg_err_cor_out => cfg_err_cor_out,
      cfg_err_fatal_out => cfg_err_fatal_out,
      cfg_err_nonfatal_out => cfg_err_nonfatal_out,
      cfg_err_uncor_in => cfg_err_uncor_in,
      cfg_ext_function_number(7 downto 0) => cfg_ext_function_number(7 downto 0),
      cfg_ext_read_data(31 downto 0) => cfg_ext_read_data(31 downto 0),
      cfg_ext_read_data_valid => cfg_ext_read_data_valid,
      cfg_ext_read_received => cfg_ext_read_received,
      cfg_ext_register_number(9 downto 0) => cfg_ext_register_number(9 downto 0),
      cfg_ext_write_byte_enable(3 downto 0) => cfg_ext_write_byte_enable(3 downto 0),
      cfg_ext_write_data(31 downto 0) => cfg_ext_write_data(31 downto 0),
      cfg_ext_write_received => cfg_ext_write_received,
      cfg_fc_cpld(11 downto 0) => cfg_fc_cpld(11 downto 0),
      cfg_fc_cplh(7 downto 0) => cfg_fc_cplh(7 downto 0),
      cfg_fc_npd(11 downto 0) => cfg_fc_npd(11 downto 0),
      cfg_fc_nph(7 downto 0) => cfg_fc_nph(7 downto 0),
      cfg_fc_pd(11 downto 0) => cfg_fc_pd(11 downto 0),
      cfg_fc_ph(7 downto 0) => cfg_fc_ph(7 downto 0),
      cfg_fc_sel(2 downto 0) => cfg_fc_sel(2 downto 0),
      cfg_flr_done(1 downto 0) => cfg_flr_done(1 downto 0),
      cfg_flr_in_process(1 downto 0) => cfg_flr_in_process(1 downto 0),
      cfg_function_power_state(5 downto 0) => cfg_function_power_state(5 downto 0),
      cfg_function_status(7 downto 0) => cfg_function_status(7 downto 0),
      cfg_hot_reset_in => cfg_hot_reset_in,
      cfg_hot_reset_out => cfg_hot_reset_out,
      cfg_interrupt_int(3 downto 0) => cfg_interrupt_int(3 downto 0),
      cfg_interrupt_msi_attr(2 downto 0) => cfg_interrupt_msi_attr(2 downto 0),
      cfg_interrupt_msi_data(31 downto 0) => cfg_interrupt_msi_data(31 downto 0),
      cfg_interrupt_msi_enable(1 downto 0) => cfg_interrupt_msi_enable(1 downto 0),
      cfg_interrupt_msi_fail => cfg_interrupt_msi_fail,
      cfg_interrupt_msi_function_number(2 downto 0) => cfg_interrupt_msi_function_number(2 downto 0),
      cfg_interrupt_msi_int(31 downto 0) => cfg_interrupt_msi_int(31 downto 0),
      cfg_interrupt_msi_mask_update => cfg_interrupt_msi_mask_update,
      cfg_interrupt_msi_mmenable(5 downto 0) => cfg_interrupt_msi_mmenable(5 downto 0),
      cfg_interrupt_msi_pending_status(63 downto 0) => cfg_interrupt_msi_pending_status(63 downto 0),
      cfg_interrupt_msi_select(3 downto 0) => cfg_interrupt_msi_select(3 downto 0),
      cfg_interrupt_msi_sent => cfg_interrupt_msi_sent,
      cfg_interrupt_msi_tph_present => cfg_interrupt_msi_tph_present,
      cfg_interrupt_msi_tph_st_tag(8 downto 0) => cfg_interrupt_msi_tph_st_tag(8 downto 0),
      cfg_interrupt_msi_tph_type(1 downto 0) => cfg_interrupt_msi_tph_type(1 downto 0),
      cfg_interrupt_msi_vf_enable(5 downto 0) => cfg_interrupt_msi_vf_enable(5 downto 0),
      cfg_interrupt_msix_address(63 downto 0) => cfg_interrupt_msix_address(63 downto 0),
      cfg_interrupt_msix_data(31 downto 0) => cfg_interrupt_msix_data(31 downto 0),
      cfg_interrupt_msix_enable(1 downto 0) => cfg_interrupt_msix_enable(1 downto 0),
      cfg_interrupt_msix_fail => cfg_interrupt_msix_fail,
      cfg_interrupt_msix_int => cfg_interrupt_msix_int,
      cfg_interrupt_msix_mask(1 downto 0) => cfg_interrupt_msix_mask(1 downto 0),
      cfg_interrupt_msix_sent => cfg_interrupt_msix_sent,
      cfg_interrupt_msix_vf_enable(5 downto 0) => cfg_interrupt_msix_vf_enable(5 downto 0),
      cfg_interrupt_msix_vf_mask(5 downto 0) => cfg_interrupt_msix_vf_mask(5 downto 0),
      cfg_interrupt_pending(1 downto 0) => cfg_interrupt_pending(1 downto 0),
      cfg_interrupt_sent => cfg_interrupt_sent,
      cfg_link_power_state(1 downto 0) => cfg_link_power_state(1 downto 0),
      cfg_link_training_enable => cfg_link_training_enable,
      cfg_ltr_enable => cfg_ltr_enable,
      cfg_ltssm_state(5 downto 0) => cfg_ltssm_state(5 downto 0),
      cfg_max_payload(2 downto 0) => cfg_max_payload(2 downto 0),
      cfg_max_read_req(2 downto 0) => cfg_max_read_req(2 downto 0),
      cfg_mgmt_addr(18 downto 0) => cfg_mgmt_addr(18 downto 0),
      cfg_mgmt_byte_enable(3 downto 0) => cfg_mgmt_byte_enable(3 downto 0),
      cfg_mgmt_read => cfg_mgmt_read,
      cfg_mgmt_read_data(31 downto 0) => cfg_mgmt_read_data(31 downto 0),
      cfg_mgmt_read_write_done => cfg_mgmt_read_write_done,
      cfg_mgmt_type1_cfg_reg_access => cfg_mgmt_type1_cfg_reg_access,
      cfg_mgmt_write => cfg_mgmt_write,
      cfg_mgmt_write_data(31 downto 0) => cfg_mgmt_write_data(31 downto 0),
      cfg_msg_received => cfg_msg_received,
      cfg_msg_received_data(7 downto 0) => cfg_msg_received_data(7 downto 0),
      cfg_msg_received_type(4 downto 0) => cfg_msg_received_type(4 downto 0),
      cfg_msg_transmit => cfg_msg_transmit,
      cfg_msg_transmit_data(31 downto 0) => cfg_msg_transmit_data(31 downto 0),
      cfg_msg_transmit_done => cfg_msg_transmit_done,
      cfg_msg_transmit_type(2 downto 0) => cfg_msg_transmit_type(2 downto 0),
      cfg_negotiated_width(3 downto 0) => cfg_negotiated_width(3 downto 0),
      cfg_obff_enable(1 downto 0) => cfg_obff_enable(1 downto 0),
      cfg_per_func_status_control(2 downto 0) => cfg_per_func_status_control(2 downto 0),
      cfg_per_func_status_data(15 downto 0) => cfg_per_func_status_data(15 downto 0),
      cfg_per_function_number(2 downto 0) => cfg_per_function_number(2 downto 0),
      cfg_per_function_output_request => cfg_per_function_output_request,
      cfg_per_function_update_done => cfg_per_function_update_done,
      cfg_phy_link_down => cfg_phy_link_down,
      cfg_phy_link_status(1 downto 0) => cfg_phy_link_status(1 downto 0),
      cfg_pl_status_change => cfg_pl_status_change,
      cfg_power_state_change_ack => cfg_power_state_change_ack,
      cfg_power_state_change_interrupt => cfg_power_state_change_interrupt,
      cfg_rcb_status(1 downto 0) => cfg_rcb_status(1 downto 0),
      cfg_req_pm_transition_l23_ready => cfg_req_pm_transition_l23_ready,
      cfg_subsys_vend_id(15 downto 0) => cfg_subsys_vend_id(15 downto 0),
      cfg_tph_requester_enable(1 downto 0) => cfg_tph_requester_enable(1 downto 0),
      cfg_tph_st_mode(5 downto 0) => cfg_tph_st_mode(5 downto 0),
      cfg_vf_flr_done(5 downto 0) => cfg_vf_flr_done(5 downto 0),
      cfg_vf_flr_in_process(5 downto 0) => cfg_vf_flr_in_process(5 downto 0),
      cfg_vf_power_state(17 downto 0) => cfg_vf_power_state(17 downto 0),
      cfg_vf_status(11 downto 0) => cfg_vf_status(11 downto 0),
      cfg_vf_tph_requester_enable(5 downto 0) => cfg_vf_tph_requester_enable(5 downto 0),
      cfg_vf_tph_st_mode(17 downto 0) => cfg_vf_tph_st_mode(17 downto 0),
      int_oobclk_out => \^int_oobclk_out\,
      int_userclk1_out => \^int_userclk1_out\,
      m_axis_cq_tdata(127 downto 0) => m_axis_cq_tdata(127 downto 0),
      m_axis_cq_tkeep(3 downto 0) => m_axis_cq_tkeep(3 downto 0),
      m_axis_cq_tlast => m_axis_cq_tlast,
      m_axis_cq_tready(21 downto 0) => m_axis_cq_tready(21 downto 0),
      m_axis_cq_tuser(84 downto 0) => m_axis_cq_tuser(84 downto 0),
      m_axis_cq_tvalid => m_axis_cq_tvalid,
      m_axis_rc_tdata(127 downto 0) => m_axis_rc_tdata(127 downto 0),
      m_axis_rc_tkeep(3 downto 0) => m_axis_rc_tkeep(3 downto 0),
      m_axis_rc_tlast => m_axis_rc_tlast,
      m_axis_rc_tready(21 downto 0) => m_axis_rc_tready(21 downto 0),
      m_axis_rc_tuser(74 downto 0) => m_axis_rc_tuser(74 downto 0),
      m_axis_rc_tvalid => m_axis_rc_tvalid,
      mmcm_lock => mmcm_lock,
      pcie_cq_np_req => pcie_cq_np_req,
      pcie_cq_np_req_count(5 downto 0) => pcie_cq_np_req_count(5 downto 0),
      pcie_drp_addr(10 downto 0) => pcie_drp_addr(10 downto 0),
      pcie_drp_clk => pcie_drp_clk,
      pcie_drp_di(15 downto 0) => pcie_drp_di(15 downto 0),
      pcie_drp_do(15 downto 0) => pcie_drp_do(15 downto 0),
      pcie_drp_en => pcie_drp_en,
      pcie_drp_rdy => pcie_drp_rdy,
      pcie_drp_we => pcie_drp_we,
      pcie_rq_seq_num(3 downto 0) => pcie_rq_seq_num(3 downto 0),
      pcie_rq_seq_num_vld => pcie_rq_seq_num_vld,
      pcie_rq_tag(5 downto 0) => pcie_rq_tag(5 downto 0),
      pcie_rq_tag_vld => pcie_rq_tag_vld,
      pcie_tfc_npd_av(1 downto 0) => pcie_tfc_npd_av(1 downto 0),
      pcie_tfc_nph_av(1 downto 0) => pcie_tfc_nph_av(1 downto 0),
      pipe_rx0_eq_adapt_done => pipe_rx0_eq_adapt_done,
      pipe_rx0_eq_lffs_sel => pipe_rx0_eq_lffs_sel,
      pipe_rx0_phy_status => pipe_rx0_phy_status,
      pipe_rx0_valid => pipe_rx0_valid,
      pipe_rx1_eq_adapt_done => pipe_rx1_eq_adapt_done,
      pipe_rx1_eq_lffs_sel => pipe_rx1_eq_lffs_sel,
      pipe_rx1_phy_status => pipe_rx1_phy_status,
      pipe_rx1_valid => pipe_rx1_valid,
      pipe_rx2_eq_adapt_done => pipe_rx2_eq_adapt_done,
      pipe_rx2_eq_lffs_sel => pipe_rx2_eq_lffs_sel,
      pipe_rx2_phy_status => pipe_rx2_phy_status,
      pipe_rx2_valid => pipe_rx2_valid,
      pipe_rx3_eq_adapt_done => pipe_rx3_eq_adapt_done,
      pipe_rx3_eq_lffs_sel => pipe_rx3_eq_lffs_sel,
      pipe_rx3_phy_status => pipe_rx3_phy_status,
      pipe_rx3_valid => pipe_rx3_valid,
      pipe_rxstatus(11 downto 0) => \^pipe_rxstatus\(11 downto 0),
      pipe_tx_rcvr_det => pipe_tx_rcvr_det,
      pipe_tx_swing => pipe_tx_swing,
      s_axis_cc_tdata(127 downto 0) => s_axis_cc_tdata(127 downto 0),
      s_axis_cc_tkeep(3 downto 0) => s_axis_cc_tkeep(3 downto 0),
      s_axis_cc_tlast => s_axis_cc_tlast,
      s_axis_cc_tready(3 downto 0) => s_axis_cc_tready(3 downto 0),
      s_axis_cc_tuser(32 downto 0) => s_axis_cc_tuser(32 downto 0),
      s_axis_cc_tvalid => s_axis_cc_tvalid,
      s_axis_rq_tdata(127 downto 0) => s_axis_rq_tdata(127 downto 0),
      s_axis_rq_tkeep(3 downto 0) => s_axis_rq_tkeep(3 downto 0),
      s_axis_rq_tlast => s_axis_rq_tlast,
      s_axis_rq_tready(3 downto 0) => s_axis_rq_tready(3 downto 0),
      s_axis_rq_tuser(59 downto 0) => s_axis_rq_tuser(59 downto 0),
      s_axis_rq_tvalid => s_axis_rq_tvalid,
      speed_change => \force_adapt_i/speed_change\,
      sys_reset => sys_reset,
      user_lnk_up => user_lnk_up,
      user_reset_int => user_reset_int,
      user_tph_function_num(2 downto 0) => user_tph_function_num(2 downto 0),
      user_tph_stt_address(4 downto 0) => user_tph_stt_address(4 downto 0),
      user_tph_stt_read_data(31 downto 0) => user_tph_stt_read_data(31 downto 0),
      user_tph_stt_read_data_valid => user_tph_stt_read_data_valid,
      user_tph_stt_read_enable => user_tph_stt_read_enable
    );
user_reset_int_reg: unisim.vcomponents.FDPE
    port map (
      C => \^int_userclk2_out\,
      CE => \<const1>\,
      D => n_1148_pcie_top_i,
      PRE => n_1149_pcie_top_i,
      Q => user_reset_int
    );
user_reset_reg: unisim.vcomponents.FDPE
    port map (
      C => \^int_userclk2_out\,
      CE => \<const1>\,
      D => user_reset_int,
      PRE => n_1149_pcie_top_i,
      Q => user_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_7x_0 is
  port (
    pci_exp_txn : out STD_LOGIC_VECTOR ( 3 downto 0 );
    pci_exp_txp : out STD_LOGIC_VECTOR ( 3 downto 0 );
    pci_exp_rxn : in STD_LOGIC_VECTOR ( 3 downto 0 );
    pci_exp_rxp : in STD_LOGIC_VECTOR ( 3 downto 0 );
    user_clk : out STD_LOGIC;
    user_reset : out STD_LOGIC;
    user_lnk_up : out STD_LOGIC;
    user_app_rdy : out STD_LOGIC;
    s_axis_rq_tlast : in STD_LOGIC;
    s_axis_rq_tdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    s_axis_rq_tuser : in STD_LOGIC_VECTOR ( 59 downto 0 );
    s_axis_rq_tkeep : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axis_rq_tready : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axis_rq_tvalid : in STD_LOGIC;
    m_axis_rc_tdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    m_axis_rc_tuser : out STD_LOGIC_VECTOR ( 74 downto 0 );
    m_axis_rc_tlast : out STD_LOGIC;
    m_axis_rc_tkeep : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_rc_tvalid : out STD_LOGIC;
    m_axis_rc_tready : in STD_LOGIC_VECTOR ( 21 downto 0 );
    m_axis_cq_tdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    m_axis_cq_tuser : out STD_LOGIC_VECTOR ( 84 downto 0 );
    m_axis_cq_tlast : out STD_LOGIC;
    m_axis_cq_tkeep : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_cq_tvalid : out STD_LOGIC;
    m_axis_cq_tready : in STD_LOGIC_VECTOR ( 21 downto 0 );
    s_axis_cc_tdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    s_axis_cc_tuser : in STD_LOGIC_VECTOR ( 32 downto 0 );
    s_axis_cc_tlast : in STD_LOGIC;
    s_axis_cc_tkeep : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axis_cc_tvalid : in STD_LOGIC;
    s_axis_cc_tready : out STD_LOGIC_VECTOR ( 3 downto 0 );
    pcie_rq_seq_num : out STD_LOGIC_VECTOR ( 3 downto 0 );
    pcie_rq_seq_num_vld : out STD_LOGIC;
    pcie_rq_tag : out STD_LOGIC_VECTOR ( 5 downto 0 );
    pcie_rq_tag_vld : out STD_LOGIC;
    pcie_cq_np_req : in STD_LOGIC;
    pcie_cq_np_req_count : out STD_LOGIC_VECTOR ( 5 downto 0 );
    cfg_phy_link_down : out STD_LOGIC;
    cfg_phy_link_status : out STD_LOGIC_VECTOR ( 1 downto 0 );
    cfg_negotiated_width : out STD_LOGIC_VECTOR ( 3 downto 0 );
    cfg_current_speed : out STD_LOGIC_VECTOR ( 2 downto 0 );
    cfg_max_payload : out STD_LOGIC_VECTOR ( 2 downto 0 );
    cfg_max_read_req : out STD_LOGIC_VECTOR ( 2 downto 0 );
    cfg_function_status : out STD_LOGIC_VECTOR ( 7 downto 0 );
    cfg_function_power_state : out STD_LOGIC_VECTOR ( 5 downto 0 );
    cfg_vf_status : out STD_LOGIC_VECTOR ( 11 downto 0 );
    cfg_vf_power_state : out STD_LOGIC_VECTOR ( 17 downto 0 );
    cfg_link_power_state : out STD_LOGIC_VECTOR ( 1 downto 0 );
    cfg_err_cor_out : out STD_LOGIC;
    cfg_err_nonfatal_out : out STD_LOGIC;
    cfg_err_fatal_out : out STD_LOGIC;
    cfg_ltr_enable : out STD_LOGIC;
    cfg_ltssm_state : out STD_LOGIC_VECTOR ( 5 downto 0 );
    cfg_rcb_status : out STD_LOGIC_VECTOR ( 1 downto 0 );
    cfg_dpa_substate_change : out STD_LOGIC_VECTOR ( 1 downto 0 );
    cfg_obff_enable : out STD_LOGIC_VECTOR ( 1 downto 0 );
    cfg_pl_status_change : out STD_LOGIC;
    cfg_tph_requester_enable : out STD_LOGIC_VECTOR ( 1 downto 0 );
    cfg_tph_st_mode : out STD_LOGIC_VECTOR ( 5 downto 0 );
    cfg_vf_tph_requester_enable : out STD_LOGIC_VECTOR ( 5 downto 0 );
    cfg_vf_tph_st_mode : out STD_LOGIC_VECTOR ( 17 downto 0 );
    cfg_fc_ph : out STD_LOGIC_VECTOR ( 7 downto 0 );
    cfg_fc_pd : out STD_LOGIC_VECTOR ( 11 downto 0 );
    cfg_fc_nph : out STD_LOGIC_VECTOR ( 7 downto 0 );
    cfg_fc_npd : out STD_LOGIC_VECTOR ( 11 downto 0 );
    cfg_fc_cplh : out STD_LOGIC_VECTOR ( 7 downto 0 );
    cfg_fc_cpld : out STD_LOGIC_VECTOR ( 11 downto 0 );
    cfg_fc_sel : in STD_LOGIC_VECTOR ( 2 downto 0 );
    cfg_interrupt_int : in STD_LOGIC_VECTOR ( 3 downto 0 );
    cfg_interrupt_pending : in STD_LOGIC_VECTOR ( 1 downto 0 );
    cfg_interrupt_sent : out STD_LOGIC;
    cfg_interrupt_msi_enable : out STD_LOGIC_VECTOR ( 1 downto 0 );
    cfg_interrupt_msi_vf_enable : out STD_LOGIC_VECTOR ( 5 downto 0 );
    cfg_interrupt_msi_mmenable : out STD_LOGIC_VECTOR ( 5 downto 0 );
    cfg_interrupt_msi_mask_update : out STD_LOGIC;
    cfg_interrupt_msi_data : out STD_LOGIC_VECTOR ( 31 downto 0 );
    cfg_interrupt_msi_select : in STD_LOGIC_VECTOR ( 3 downto 0 );
    cfg_interrupt_msi_int : in STD_LOGIC_VECTOR ( 31 downto 0 );
    cfg_interrupt_msi_pending_status : in STD_LOGIC_VECTOR ( 63 downto 0 );
    cfg_interrupt_msi_sent : out STD_LOGIC;
    cfg_interrupt_msi_fail : out STD_LOGIC;
    cfg_interrupt_msi_attr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    cfg_interrupt_msi_tph_present : in STD_LOGIC;
    cfg_interrupt_msi_tph_type : in STD_LOGIC_VECTOR ( 1 downto 0 );
    cfg_interrupt_msi_tph_st_tag : in STD_LOGIC_VECTOR ( 8 downto 0 );
    cfg_interrupt_msi_function_number : in STD_LOGIC_VECTOR ( 2 downto 0 );
    sys_clk : in STD_LOGIC;
    sys_reset : in STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of pcie3_7x_0 : entity is true;
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of pcie3_7x_0 : entity is "pcie3_7x_0_pcie_3_0_7vx,Vivado 2014.3";
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of pcie3_7x_0 : entity is "pcie3_7x_0,pcie3_7x_0_pcie_3_0_7vx,{}";
  attribute CORE_GENERATION_INFO : string;
  attribute CORE_GENERATION_INFO of pcie3_7x_0 : entity is "pcie3_7x_0,pcie3_7x_0_pcie_3_0_7vx,{x_ipProduct=Vivado 2014.3,x_ipVendor=xilinx.com,x_ipLibrary=ip,x_ipName=pcie3_7x,x_ipVersion=3.0,x_ipCoreRevision=3,x_ipLanguage=VERILOG,PL_LINK_CAP_MAX_LINK_SPEED=4,PL_LINK_CAP_MAX_LINK_WIDTH=4,USER_CLK2_FREQ=4,PF0_LINK_CAP_ASPM_SUPPORT=0,C_DATA_WIDTH=128,REF_CLK_FREQ=0,PCIE_LINK_SPEED=3,KEEP_WIDTH=4,ARI_CAP_ENABLE=FALSE,PF0_ARI_CAP_NEXT_FUNC=0x00,AXISTEN_IF_CC_ALIGNMENT_MODE=FALSE,AXISTEN_IF_CQ_ALIGNMENT_MODE=FALSE,AXISTEN_IF_RC_ALIGNMENT_MODE=FALSE,AXISTEN_IF_RC_STRADDLE=FALSE,AXISTEN_IF_RQ_ALIGNMENT_MODE=FALSE,PF0_AER_CAP_ECRC_CHECK_CAPABLE=FALSE,PF0_AER_CAP_ECRC_GEN_CAPABLE=FALSE,PF0_AER_CAP_NEXTPTR=0x300,PF0_ARI_CAP_NEXTPTR=0x000,VF0_ARI_CAP_NEXTPTR=0x000,VF1_ARI_CAP_NEXTPTR=0x000,VF2_ARI_CAP_NEXTPTR=0x000,VF3_ARI_CAP_NEXTPTR=0x000,VF4_ARI_CAP_NEXTPTR=0x000,VF5_ARI_CAP_NEXTPTR=0x000,PF0_BAR0_APERTURE_SIZE=0b00011,PF0_BAR0_CONTROL=0b100,PF0_BAR1_APERTURE_SIZE=0b00000,PF0_BAR1_CONTROL=0b000,PF0_BAR2_APERTURE_SIZE=0b00000,PF0_BAR2_CONTROL=0b000,PF0_BAR3_APERTURE_SIZE=0b00000,PF0_BAR3_CONTROL=0b000,PF0_BAR4_APERTURE_SIZE=0b00000,PF0_BAR4_CONTROL=0b000,PF0_BAR5_APERTURE_SIZE=0b00000,PF0_BAR5_CONTROL=0b000,PF0_CAPABILITY_POINTER=0x80,PF0_CLASS_CODE=0x058000,PF0_VENDOR_ID=0x10EE,PF0_DEVICE_ID=0x7034,PF0_DEV_CAP2_128B_CAS_ATOMIC_COMPLETER_SUPPORT=FALSE,PF0_DEV_CAP2_32B_ATOMIC_COMPLETER_SUPPORT=FALSE,PF0_DEV_CAP2_64B_ATOMIC_COMPLETER_SUPPORT=FALSE,PF0_DEV_CAP2_LTR_SUPPORT=FALSE,PF0_DEV_CAP2_OBFF_SUPPORT=00,PF0_DEV_CAP2_TPH_COMPLETER_SUPPORT=FALSE,PF0_DEV_CAP_EXT_TAG_SUPPORTED=FALSE,PF0_DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE=FALSE,PF0_DEV_CAP_MAX_PAYLOAD_SIZE=0b010,PF0_DPA_CAP_NEXTPTR=0x300,PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION0=0x00,PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION1=0x00,PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION2=0x00,PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION3=0x00,PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION4=0x00,PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION5=0x00,PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION6=0x00,PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION7=0x00,PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION0=0x00,PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION1=0x00,PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION2=0x00,PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION3=0x00,PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION4=0x00,PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION5=0x00,PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION6=0x00,PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION7=0x00,PF0_DSN_CAP_NEXTPTR=0x300,PF0_EXPANSION_ROM_APERTURE_SIZE=0b00000,PF0_EXPANSION_ROM_ENABLE=FALSE,PF0_INTERRUPT_PIN=0x0,PF0_LINK_STATUS_SLOT_CLOCK_CONFIG=FALSE,PF0_LTR_CAP_NEXTPTR=0x300,PF0_MSIX_CAP_NEXTPTR=0x00,PF0_MSIX_CAP_PBA_BIR=0,PF0_MSIX_CAP_PBA_OFFSET=0x00000000,PF0_MSIX_CAP_TABLE_BIR=0,PF0_MSIX_CAP_TABLE_OFFSET=0x00000000,PF0_MSIX_CAP_TABLE_SIZE=0x000,PF0_MSI_CAP_MULTIMSGCAP=0,PF0_MSI_CAP_NEXTPTR=0xC0,PF0_PB_CAP_NEXTPTR=0x274,PF0_PM_CAP_NEXTPTR=0x90,PF0_PM_CAP_PMESUPPORT_D0=FALSE,PF0_PM_CAP_PMESUPPORT_D1=FALSE,PF0_PM_CAP_PMESUPPORT_D3HOT=FALSE,PF0_PM_CAP_SUPP_D1_STATE=FALSE,PF0_RBAR_CAP_ENABLE=FALSE,PF0_RBAR_CAP_NEXTPTR=0x300,PF0_RBAR_CAP_SIZE0=0x00000,PF0_RBAR_CAP_SIZE1=0x00000,PF0_RBAR_CAP_SIZE2=0x00000,PF1_RBAR_CAP_SIZE0=0x00000,PF1_RBAR_CAP_SIZE1=0x00000,PF1_RBAR_CAP_SIZE2=0x00000,PF0_REVISION_ID=0x00,PF0_SRIOV_BAR0_APERTURE_SIZE=0b00000,PF0_SRIOV_BAR0_CONTROL=0b000,PF0_SRIOV_BAR1_APERTURE_SIZE=0b00000,PF0_SRIOV_BAR1_CONTROL=0b000,PF0_SRIOV_BAR2_APERTURE_SIZE=0b00000,PF0_SRIOV_BAR2_CONTROL=0b000,PF0_SRIOV_BAR3_APERTURE_SIZE=0b00000,PF0_SRIOV_BAR3_CONTROL=0b000,PF0_SRIOV_BAR4_APERTURE_SIZE=0b00000,PF0_SRIOV_BAR4_CONTROL=0b000,PF0_SRIOV_BAR5_APERTURE_SIZE=0b00000,PF0_SRIOV_BAR5_CONTROL=0b000,PF0_SRIOV_CAP_INITIAL_VF=0x0000,PF0_SRIOV_CAP_NEXTPTR=0x300,PF0_SRIOV_CAP_TOTAL_VF=0x0000,PF0_SRIOV_CAP_VER=0x0,PF0_SRIOV_FIRST_VF_OFFSET=0x0000,PF0_SRIOV_FUNC_DEP_LINK=0x0000,PF0_SRIOV_SUPPORTED_PAGE_SIZE=0x00000553,PF0_SRIOV_VF_DEVICE_ID=0x0000,PF0_SUBSYSTEM_VENDOR_ID=0x10EE,PF0_SUBSYSTEM_ID=0x0007,PF0_TPHR_CAP_ENABLE=FALSE,PF0_TPHR_CAP_NEXTPTR=0x300,VF0_TPHR_CAP_NEXTPTR=0x000,VF1_TPHR_CAP_NEXTPTR=0x000,VF2_TPHR_CAP_NEXTPTR=0x000,VF3_TPHR_CAP_NEXTPTR=0x000,VF4_TPHR_CAP_NEXTPTR=0x000,VF5_TPHR_CAP_NEXTPTR=0x000,PF0_TPHR_CAP_ST_MODE_SEL=0x0,PF0_TPHR_CAP_ST_TABLE_LOC=0x0,PF0_TPHR_CAP_ST_TABLE_SIZE=0x000,PF0_TPHR_CAP_VER=0x1,PF1_TPHR_CAP_ST_MODE_SEL=0x0,PF1_TPHR_CAP_ST_TABLE_LOC=0x0,PF1_TPHR_CAP_ST_TABLE_SIZE=0x000,PF1_TPHR_CAP_VER=0x1,VF0_TPHR_CAP_ST_MODE_SEL=0x0,VF0_TPHR_CAP_ST_TABLE_LOC=0x0,VF0_TPHR_CAP_ST_TABLE_SIZE=0x000,VF0_TPHR_CAP_VER=0x1,VF1_TPHR_CAP_ST_MODE_SEL=0x0,VF1_TPHR_CAP_ST_TABLE_LOC=0x0,VF1_TPHR_CAP_ST_TABLE_SIZE=0x000,VF1_TPHR_CAP_VER=0x1,VF2_TPHR_CAP_ST_MODE_SEL=0x0,VF2_TPHR_CAP_ST_TABLE_LOC=0x0,VF2_TPHR_CAP_ST_TABLE_SIZE=0x000,VF2_TPHR_CAP_VER=0x1,VF3_TPHR_CAP_ST_MODE_SEL=0x0,VF3_TPHR_CAP_ST_TABLE_LOC=0x0,VF3_TPHR_CAP_ST_TABLE_SIZE=0x000,VF3_TPHR_CAP_VER=0x1,VF4_TPHR_CAP_ST_MODE_SEL=0x0,VF4_TPHR_CAP_ST_TABLE_LOC=0x0,VF4_TPHR_CAP_ST_TABLE_SIZE=0x000,VF4_TPHR_CAP_VER=0x1,VF5_TPHR_CAP_ST_MODE_SEL=0x0,VF5_TPHR_CAP_ST_TABLE_LOC=0x0,VF5_TPHR_CAP_ST_TABLE_SIZE=0x000,VF5_TPHR_CAP_VER=0x1,PF0_TPHR_CAP_DEV_SPECIFIC_MODE=TRUE,PF0_TPHR_CAP_INT_VEC_MODE=FALSE,PF1_TPHR_CAP_DEV_SPECIFIC_MODE=TRUE,PF1_TPHR_CAP_INT_VEC_MODE=FALSE,VF0_TPHR_CAP_DEV_SPECIFIC_MODE=TRUE,VF0_TPHR_CAP_INT_VEC_MODE=FALSE,VF1_TPHR_CAP_DEV_SPECIFIC_MODE=TRUE,VF1_TPHR_CAP_INT_VEC_MODE=FALSE,VF2_TPHR_CAP_DEV_SPECIFIC_MODE=TRUE,VF2_TPHR_CAP_INT_VEC_MODE=FALSE,VF3_TPHR_CAP_DEV_SPECIFIC_MODE=TRUE,VF3_TPHR_CAP_INT_VEC_MODE=FALSE,VF4_TPHR_CAP_DEV_SPECIFIC_MODE=TRUE,VF4_TPHR_CAP_INT_VEC_MODE=FALSE,VF5_TPHR_CAP_DEV_SPECIFIC_MODE=TRUE,VF5_TPHR_CAP_INT_VEC_MODE=FALSE,PF0_VC_CAP_NEXTPTR=0x000,SPARE_WORD1=0x00000000,PF1_AER_CAP_ECRC_CHECK_CAPABLE=FALSE,PF1_AER_CAP_ECRC_GEN_CAPABLE=FALSE,PF1_AER_CAP_NEXTPTR=0x000,PF1_ARI_CAP_NEXTPTR=0x000,PF1_BAR0_APERTURE_SIZE=0b00000,PF1_BAR0_CONTROL=0b000,PF1_BAR1_APERTURE_SIZE=0b00000,PF1_BAR1_CONTROL=0b000,PF1_BAR2_APERTURE_SIZE=0b00000,PF1_BAR2_CONTROL=0b000,PF1_BAR3_APERTURE_SIZE=0b00000,PF1_BAR3_CONTROL=0b000,PF1_BAR4_APERTURE_SIZE=0b00000,PF1_BAR4_CONTROL=0b000,PF1_BAR5_APERTURE_SIZE=0b00000,PF1_BAR5_CONTROL=0b000,PF1_CAPABILITY_POINTER=0x80,PF1_CLASS_CODE=0x058000,PF1_DEVICE_ID=0x7011,PF1_DEV_CAP_MAX_PAYLOAD_SIZE=0b010,PF1_DPA_CAP_NEXTPTR=0x000,PF1_DSN_CAP_NEXTPTR=0x000,PF1_EXPANSION_ROM_APERTURE_SIZE=0b00000,PF1_EXPANSION_ROM_ENABLE=FALSE,PF1_INTERRUPT_PIN=0x0,PF1_MSIX_CAP_NEXTPTR=0x00,PF1_MSIX_CAP_PBA_BIR=0,PF1_MSIX_CAP_PBA_OFFSET=0x00000000,PF1_MSIX_CAP_TABLE_BIR=0,PF1_MSIX_CAP_TABLE_OFFSET=0x00000000,PF1_MSIX_CAP_TABLE_SIZE=0x000,PF1_MSI_CAP_MULTIMSGCAP=0,PF1_MSI_CAP_NEXTPTR=0x00,PF1_PB_CAP_NEXTPTR=0x000,PF1_PM_CAP_NEXTPTR=0x00,PF1_RBAR_CAP_ENABLE=FALSE,PF1_RBAR_CAP_NEXTPTR=0x000,PF1_REVISION_ID=0x00,PF1_SRIOV_BAR0_APERTURE_SIZE=0b00000,PF1_SRIOV_BAR0_CONTROL=0b000,PF1_SRIOV_BAR1_APERTURE_SIZE=0b00000,PF1_SRIOV_BAR1_CONTROL=0b000,PF1_SRIOV_BAR2_APERTURE_SIZE=0b00000,PF1_SRIOV_BAR2_CONTROL=0b000,PF1_SRIOV_BAR3_APERTURE_SIZE=0b00000,PF1_SRIOV_BAR3_CONTROL=0b000,PF1_SRIOV_BAR4_APERTURE_SIZE=0b00000,PF1_SRIOV_BAR4_CONTROL=0b000,PF1_SRIOV_BAR5_APERTURE_SIZE=0b00000,PF1_SRIOV_BAR5_CONTROL=0b000,PF1_SRIOV_CAP_INITIAL_VF=0x0000,PF1_SRIOV_CAP_NEXTPTR=0x000,PF1_SRIOV_CAP_TOTAL_VF=0x0000,PF1_SRIOV_CAP_VER=0x0,PF1_SRIOV_FIRST_VF_OFFSET=0x0000,PF1_SRIOV_FUNC_DEP_LINK=0x0001,PF1_SRIOV_SUPPORTED_PAGE_SIZE=0x00000553,PF1_SRIOV_VF_DEVICE_ID=0x0000,PF1_SUBSYSTEM_ID=0x0007,PF1_TPHR_CAP_ENABLE=FALSE,PF1_TPHR_CAP_NEXTPTR=0x000,PL_UPSTREAM_FACING=TRUE,SRIOV_CAP_ENABLE=FALSE,TL_CREDITS_CD=0x000,TL_CREDITS_CH=0x00000000,TL_CREDITS_NPD=0x028,TL_CREDITS_NPH=0x20,TL_CREDITS_PD=0x198,TL_CREDITS_PH=0x20,TL_EXTENDED_CFG_EXTEND_INTERFACE_ENABLE=FALSE,TL_LEGACY_MODE_ENABLE=FALSE,TL_PF_ENABLE_REG=FALSE,VF0_CAPABILITY_POINTER=0x80,VF0_MSIX_CAP_PBA_BIR=0,VF0_MSIX_CAP_PBA_OFFSET=0x00000000,VF0_MSIX_CAP_TABLE_BIR=0,VF0_MSIX_CAP_TABLE_OFFSET=0x00000000,VF0_MSIX_CAP_TABLE_SIZE=0x000,VF0_MSI_CAP_MULTIMSGCAP=0,VF0_PM_CAP_NEXTPTR=00000000,VF1_MSIX_CAP_PBA_BIR=0,VF1_MSIX_CAP_PBA_OFFSET=0x00000000,VF1_MSIX_CAP_TABLE_BIR=0,VF1_MSIX_CAP_TABLE_OFFSET=0x00000000,VF1_MSIX_CAP_TABLE_SIZE=0x000,VF1_MSI_CAP_MULTIMSGCAP=0,VF1_PM_CAP_NEXTPTR=00000000,VF2_MSIX_CAP_PBA_BIR=0,VF2_MSIX_CAP_PBA_OFFSET=0x00000000,VF2_MSIX_CAP_TABLE_BIR=0,VF2_MSIX_CAP_TABLE_OFFSET=0x00000000,VF2_MSIX_CAP_TABLE_SIZE=0x000,VF2_MSI_CAP_MULTIMSGCAP=0,VF2_PM_CAP_NEXTPTR=00000000,VF3_MSIX_CAP_PBA_BIR=0,VF3_MSIX_CAP_PBA_OFFSET=0x00000000,VF3_MSIX_CAP_TABLE_BIR=0,VF3_MSIX_CAP_TABLE_OFFSET=0x00000000,VF3_MSIX_CAP_TABLE_SIZE=0x000,VF3_MSI_CAP_MULTIMSGCAP=0,VF3_PM_CAP_NEXTPTR=00000000,VF4_MSIX_CAP_PBA_BIR=0,VF4_MSIX_CAP_PBA_OFFSET=0x00000000,VF4_MSIX_CAP_TABLE_BIR=0,VF4_MSIX_CAP_TABLE_OFFSET=0x00000000,VF4_MSIX_CAP_TABLE_SIZE=0x000,VF4_MSI_CAP_MULTIMSGCAP=0,VF4_PM_CAP_NEXTPTR=00000000,VF5_MSIX_CAP_PBA_BIR=0,VF5_MSIX_CAP_PBA_OFFSET=0x00000000,VF5_MSIX_CAP_TABLE_BIR=0,VF5_MSIX_CAP_TABLE_OFFSET=0x00000000,VF5_MSIX_CAP_TABLE_SIZE=0x000,VF5_MSI_CAP_MULTIMSGCAP=0,VF5_PM_CAP_NEXTPTR=00000000,COMPLETION_SPACE=16KB,gen_x0y0_ucf=0,gen_x0y3_ucf=0,gen_x0y2_ucf=0,gen_x0y1_ucf=1,silicon_revision=Production,xlnx_ref_board=1,pcie_blk_locn=1,SHARED_LOGIC_IN_CORE=FALSE,PIPE_SIM=FALSE,MSI_EN=TRUE,MSIX_EN=FALSE,PCIE_EXT_CLK=FALSE,PCIE_EXT_GT_COMMON=FALSE,EXT_CH_GT_DRP=FALSE,CFG_STATUS_IF=TRUE,TX_FC_IF=FALSE,CFG_EXT_IF=FALSE,CFG_FC_IF=TRUE,PER_FUNC_STATUS_IF=FALSE,CFG_MGMT_IF=FALSE,RCV_MSG_IF=FALSE,CFG_TX_MSG_IF=FALSE,CFG_CTL_IF=FALSE,PCIE_DRP=FALSE,TRANSCEIVER_CTRL_STATUS_PORTS=FALSE,AXISTEN_IF_ENABLE_CLIENT_TAG=TRUE,PCIE_USE_MODE=2.1,PCIE_FAST_CONFIG=NONE,EXT_STARTUP_PRIMITIVE=FALSE,EXT_PIPE_INTERFACE=FALSE,AXISTEN_IF_ENABLE_MSG_ROUTE=0x00000,AXISTEN_IF_ENABLE_RX_MSG_INTFC=FALSE}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of pcie3_7x_0 : entity is "yes";
end pcie3_7x_0;

architecture STRUCTURE of pcie3_7x_0 is
  signal NLW_inst_cfg_ext_read_received_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_cfg_ext_write_received_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_cfg_hot_reset_out_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_cfg_interrupt_msix_fail_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_cfg_interrupt_msix_sent_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_cfg_mgmt_read_write_done_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_cfg_msg_received_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_cfg_msg_transmit_done_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_cfg_per_function_update_done_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_cfg_power_state_change_interrupt_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_ext_ch_gt_drpclk_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_int_dclk_out_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_int_oobclk_out_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_int_pclk_out_slave_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_int_pipe_rxusrclk_out_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_int_userclk1_out_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_int_userclk2_out_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_pcie_drp_rdy_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_pipe_gen3_out_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_pipe_qrst_idle_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_pipe_rate_idle_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_pipe_rst_idle_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_pipe_txoutclk_out_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_qpll_drp_clk_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_qpll_drp_gen3_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_qpll_drp_ovrd_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_qpll_drp_rst_n_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_qpll_drp_start_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_qpll_qplld_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_startup_cfgclk_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_startup_cfgmclk_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_startup_eos_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_startup_preq_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_user_tph_stt_read_data_valid_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_cfg_ext_function_number_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_cfg_ext_register_number_UNCONNECTED : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal NLW_inst_cfg_ext_write_byte_enable_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_cfg_ext_write_data_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_inst_cfg_flr_in_process_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_cfg_interrupt_msix_enable_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_cfg_interrupt_msix_mask_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_cfg_interrupt_msix_vf_enable_UNCONNECTED : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal NLW_inst_cfg_interrupt_msix_vf_mask_UNCONNECTED : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal NLW_inst_cfg_mgmt_read_data_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_inst_cfg_msg_received_data_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_cfg_msg_received_type_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_inst_cfg_per_func_status_data_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_inst_cfg_vf_flr_in_process_UNCONNECTED : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal NLW_inst_common_commands_out_UNCONNECTED : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal NLW_inst_ext_ch_gt_drpdo_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_inst_ext_ch_gt_drprdy_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_gt_ch_drp_rdy_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_icap_o_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_inst_int_qplllock_out_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_int_qplloutclk_out_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_int_qplloutrefclk_out_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_int_rxoutclk_out_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_pcie_drp_do_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_inst_pcie_tfc_npd_av_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_pcie_tfc_nph_av_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_pipe_cpll_lock_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_pipe_debug_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_inst_pipe_debug_0_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_pipe_debug_1_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_pipe_debug_2_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_pipe_debug_3_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_pipe_debug_4_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_pipe_debug_5_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_pipe_debug_6_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_pipe_debug_7_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_pipe_debug_8_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_pipe_debug_9_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_pipe_dmonitorout_UNCONNECTED : STD_LOGIC_VECTOR ( 59 downto 0 );
  signal NLW_inst_pipe_drp_fsm_UNCONNECTED : STD_LOGIC_VECTOR ( 27 downto 0 );
  signal NLW_inst_pipe_eyescandataerror_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_pipe_pclk_sel_out_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_pipe_qpll_lock_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_pipe_qrst_fsm_UNCONNECTED : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal NLW_inst_pipe_rate_fsm_UNCONNECTED : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal NLW_inst_pipe_rst_fsm_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_inst_pipe_rxbufstatus_UNCONNECTED : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal NLW_inst_pipe_rxcommadet_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_pipe_rxdisperr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_inst_pipe_rxdlysresetdone_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_pipe_rxnotintable_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_inst_pipe_rxoutclk_out_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_pipe_rxphaligndone_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_pipe_rxpmaresetdone_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_pipe_rxprbserr_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_pipe_rxstatus_UNCONNECTED : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal NLW_inst_pipe_rxsyncdone_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_pipe_sync_fsm_rx_UNCONNECTED : STD_LOGIC_VECTOR ( 27 downto 0 );
  signal NLW_inst_pipe_sync_fsm_tx_UNCONNECTED : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal NLW_inst_pipe_tx_0_sigs_UNCONNECTED : STD_LOGIC_VECTOR ( 69 downto 0 );
  signal NLW_inst_pipe_tx_1_sigs_UNCONNECTED : STD_LOGIC_VECTOR ( 69 downto 0 );
  signal NLW_inst_pipe_tx_2_sigs_UNCONNECTED : STD_LOGIC_VECTOR ( 69 downto 0 );
  signal NLW_inst_pipe_tx_3_sigs_UNCONNECTED : STD_LOGIC_VECTOR ( 69 downto 0 );
  signal NLW_inst_pipe_tx_4_sigs_UNCONNECTED : STD_LOGIC_VECTOR ( 69 downto 0 );
  signal NLW_inst_pipe_tx_5_sigs_UNCONNECTED : STD_LOGIC_VECTOR ( 69 downto 0 );
  signal NLW_inst_pipe_tx_6_sigs_UNCONNECTED : STD_LOGIC_VECTOR ( 69 downto 0 );
  signal NLW_inst_pipe_tx_7_sigs_UNCONNECTED : STD_LOGIC_VECTOR ( 69 downto 0 );
  signal NLW_inst_pipe_txdlysresetdone_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_pipe_txphaligndone_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_pipe_txphinitdone_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_qpll_qpllreset_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_user_tph_stt_read_data_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute ARI_CAP_ENABLE : string;
  attribute ARI_CAP_ENABLE of inst : label is "FALSE";
  attribute AXISTEN_IF_CC_ALIGNMENT_MODE : string;
  attribute AXISTEN_IF_CC_ALIGNMENT_MODE of inst : label is "FALSE";
  attribute AXISTEN_IF_CC_PARITY_CHK : string;
  attribute AXISTEN_IF_CC_PARITY_CHK of inst : label is "FALSE";
  attribute AXISTEN_IF_CQ_ALIGNMENT_MODE : string;
  attribute AXISTEN_IF_CQ_ALIGNMENT_MODE of inst : label is "FALSE";
  attribute AXISTEN_IF_ENABLE_CLIENT_TAG : string;
  attribute AXISTEN_IF_ENABLE_CLIENT_TAG of inst : label is "true";
  attribute AXISTEN_IF_ENABLE_MSG_ROUTE : string;
  attribute AXISTEN_IF_ENABLE_MSG_ROUTE of inst : label is "18'b000000000000000000";
  attribute AXISTEN_IF_ENABLE_RX_MSG_INTFC : string;
  attribute AXISTEN_IF_ENABLE_RX_MSG_INTFC of inst : label is "FALSE";
  attribute AXISTEN_IF_RC_ALIGNMENT_MODE : string;
  attribute AXISTEN_IF_RC_ALIGNMENT_MODE of inst : label is "FALSE";
  attribute AXISTEN_IF_RC_STRADDLE : string;
  attribute AXISTEN_IF_RC_STRADDLE of inst : label is "FALSE";
  attribute AXISTEN_IF_RQ_ALIGNMENT_MODE : string;
  attribute AXISTEN_IF_RQ_ALIGNMENT_MODE of inst : label is "FALSE";
  attribute AXISTEN_IF_RQ_PARITY_CHK : string;
  attribute AXISTEN_IF_RQ_PARITY_CHK of inst : label is "FALSE";
  attribute AXISTEN_IF_WIDTH : string;
  attribute AXISTEN_IF_WIDTH of inst : label is "2'b01";
  attribute CFG_CTL_IF : string;
  attribute CFG_CTL_IF of inst : label is "FALSE";
  attribute CFG_EXT_IF : string;
  attribute CFG_EXT_IF of inst : label is "FALSE";
  attribute CFG_FC_IF : string;
  attribute CFG_FC_IF of inst : label is "true";
  attribute CFG_MGMT_IF : string;
  attribute CFG_MGMT_IF of inst : label is "FALSE";
  attribute CFG_STATUS_IF : string;
  attribute CFG_STATUS_IF of inst : label is "true";
  attribute CFG_TX_MSG_IF : string;
  attribute CFG_TX_MSG_IF of inst : label is "FALSE";
  attribute COMPLETION_SPACE : string;
  attribute COMPLETION_SPACE of inst : label is "16KB";
  attribute CRM_CORE_CLK_FREQ_500 : string;
  attribute CRM_CORE_CLK_FREQ_500 of inst : label is "true";
  attribute CRM_USER_CLK_FREQ : string;
  attribute CRM_USER_CLK_FREQ of inst : label is "2'b10";
  attribute C_DATA_WIDTH : integer;
  attribute C_DATA_WIDTH of inst : label is 128;
  attribute DNSTREAM_LINK_NUM : string;
  attribute DNSTREAM_LINK_NUM of inst : label is "8'b00000000";
  attribute ENABLE_FAST_SIM_TRAINING : string;
  attribute ENABLE_FAST_SIM_TRAINING of inst : label is "true";
  attribute EXT_CH_GT_DRP : string;
  attribute EXT_CH_GT_DRP of inst : label is "FALSE";
  attribute EXT_PIPE_INTERFACE : string;
  attribute EXT_PIPE_INTERFACE of inst : label is "FALSE";
  attribute EXT_STARTUP_PRIMITIVE : string;
  attribute EXT_STARTUP_PRIMITIVE of inst : label is "FALSE";
  attribute GEN3_PCS_AUTO_REALIGN : string;
  attribute GEN3_PCS_AUTO_REALIGN of inst : label is "2'b01";
  attribute GEN3_PCS_RX_ELECIDLE_INTERNAL : string;
  attribute GEN3_PCS_RX_ELECIDLE_INTERNAL of inst : label is "true";
  attribute IMPL_TARGET : string;
  attribute IMPL_TARGET of inst : label is "HARD";
  attribute INTERFACE_SPEED : string;
  attribute INTERFACE_SPEED of inst : label is "500 MHZ";
  attribute KEEP_WIDTH : integer;
  attribute KEEP_WIDTH of inst : label is 4;
  attribute LL_ACK_TIMEOUT : string;
  attribute LL_ACK_TIMEOUT of inst : label is "9'b000000000";
  attribute LL_ACK_TIMEOUT_EN : string;
  attribute LL_ACK_TIMEOUT_EN of inst : label is "FALSE";
  attribute LL_ACK_TIMEOUT_FUNC : integer;
  attribute LL_ACK_TIMEOUT_FUNC of inst : label is 0;
  attribute LL_CPL_FC_UPDATE_TIMER : string;
  attribute LL_CPL_FC_UPDATE_TIMER of inst : label is "16'b0000000000000000";
  attribute LL_CPL_FC_UPDATE_TIMER_OVERRIDE : string;
  attribute LL_CPL_FC_UPDATE_TIMER_OVERRIDE of inst : label is "FALSE";
  attribute LL_FC_UPDATE_TIMER : string;
  attribute LL_FC_UPDATE_TIMER of inst : label is "16'b0000000000000000";
  attribute LL_FC_UPDATE_TIMER_OVERRIDE : string;
  attribute LL_FC_UPDATE_TIMER_OVERRIDE of inst : label is "FALSE";
  attribute LL_NP_FC_UPDATE_TIMER : string;
  attribute LL_NP_FC_UPDATE_TIMER of inst : label is "16'b0000000000000000";
  attribute LL_NP_FC_UPDATE_TIMER_OVERRIDE : string;
  attribute LL_NP_FC_UPDATE_TIMER_OVERRIDE of inst : label is "FALSE";
  attribute LL_P_FC_UPDATE_TIMER : string;
  attribute LL_P_FC_UPDATE_TIMER of inst : label is "16'b0000000000000000";
  attribute LL_P_FC_UPDATE_TIMER_OVERRIDE : string;
  attribute LL_P_FC_UPDATE_TIMER_OVERRIDE of inst : label is "FALSE";
  attribute LL_REPLAY_TIMEOUT : string;
  attribute LL_REPLAY_TIMEOUT of inst : label is "9'b000000000";
  attribute LL_REPLAY_TIMEOUT_EN : string;
  attribute LL_REPLAY_TIMEOUT_EN of inst : label is "FALSE";
  attribute LL_REPLAY_TIMEOUT_FUNC : integer;
  attribute LL_REPLAY_TIMEOUT_FUNC of inst : label is 0;
  attribute LTR_TX_MESSAGE_MINIMUM_INTERVAL : string;
  attribute LTR_TX_MESSAGE_MINIMUM_INTERVAL of inst : label is "10'b0011111010";
  attribute LTR_TX_MESSAGE_ON_FUNC_POWER_STATE_CHANGE : string;
  attribute LTR_TX_MESSAGE_ON_FUNC_POWER_STATE_CHANGE of inst : label is "FALSE";
  attribute LTR_TX_MESSAGE_ON_LTR_ENABLE : string;
  attribute LTR_TX_MESSAGE_ON_LTR_ENABLE of inst : label is "FALSE";
  attribute MSIX_EN : string;
  attribute MSIX_EN of inst : label is "FALSE";
  attribute MSI_EN : string;
  attribute MSI_EN of inst : label is "true";
  attribute NO_DECODE_LOGIC : string;
  attribute NO_DECODE_LOGIC of inst : label is "FALSE";
  attribute PCIE_CHAN_BOND : integer;
  attribute PCIE_CHAN_BOND of inst : label is 0;
  attribute PCIE_CHAN_BOND_EN : string;
  attribute PCIE_CHAN_BOND_EN of inst : label is "FALSE";
  attribute PCIE_DRP : string;
  attribute PCIE_DRP of inst : label is "FALSE";
  attribute PCIE_EXT_CLK : string;
  attribute PCIE_EXT_CLK of inst : label is "FALSE";
  attribute PCIE_EXT_GT_COMMON : string;
  attribute PCIE_EXT_GT_COMMON of inst : label is "FALSE";
  attribute PCIE_FAST_CONFIG : string;
  attribute PCIE_FAST_CONFIG of inst : label is "NONE";
  attribute PCIE_GT_DEVICE : string;
  attribute PCIE_GT_DEVICE of inst : label is "GTH";
  attribute PCIE_LINK_SPEED : integer;
  attribute PCIE_LINK_SPEED of inst : label is 3;
  attribute PCIE_LPM_DFE : string;
  attribute PCIE_LPM_DFE of inst : label is "LPM";
  attribute PCIE_TXBUF_EN : string;
  attribute PCIE_TXBUF_EN of inst : label is "FALSE";
  attribute PCIE_USE_MODE : string;
  attribute PCIE_USE_MODE of inst : label is "2.1";
  attribute PER_FUNC_STATUS_IF : string;
  attribute PER_FUNC_STATUS_IF of inst : label is "FALSE";
  attribute PF0_AER_CAP_ECRC_CHECK_CAPABLE : string;
  attribute PF0_AER_CAP_ECRC_CHECK_CAPABLE of inst : label is "FALSE";
  attribute PF0_AER_CAP_ECRC_GEN_CAPABLE : string;
  attribute PF0_AER_CAP_ECRC_GEN_CAPABLE of inst : label is "FALSE";
  attribute PF0_AER_CAP_NEXTPTR : string;
  attribute PF0_AER_CAP_NEXTPTR of inst : label is "12'b001100000000";
  attribute PF0_ARI_CAP_NEXTPTR : string;
  attribute PF0_ARI_CAP_NEXTPTR of inst : label is "12'b000000000000";
  attribute PF0_ARI_CAP_NEXT_FUNC : string;
  attribute PF0_ARI_CAP_NEXT_FUNC of inst : label is "8'b00000000";
  attribute PF0_ARI_CAP_VER : string;
  attribute PF0_ARI_CAP_VER of inst : label is "4'b0001";
  attribute PF0_BAR0_APERTURE_SIZE : string;
  attribute PF0_BAR0_APERTURE_SIZE of inst : label is "5'b00011";
  attribute PF0_BAR0_CONTROL : string;
  attribute PF0_BAR0_CONTROL of inst : label is "3'b100";
  attribute PF0_BAR1_APERTURE_SIZE : string;
  attribute PF0_BAR1_APERTURE_SIZE of inst : label is "5'b00000";
  attribute PF0_BAR1_CONTROL : string;
  attribute PF0_BAR1_CONTROL of inst : label is "3'b000";
  attribute PF0_BAR2_APERTURE_SIZE : string;
  attribute PF0_BAR2_APERTURE_SIZE of inst : label is "5'b00000";
  attribute PF0_BAR2_CONTROL : string;
  attribute PF0_BAR2_CONTROL of inst : label is "3'b000";
  attribute PF0_BAR3_APERTURE_SIZE : string;
  attribute PF0_BAR3_APERTURE_SIZE of inst : label is "5'b00000";
  attribute PF0_BAR3_CONTROL : string;
  attribute PF0_BAR3_CONTROL of inst : label is "3'b000";
  attribute PF0_BAR4_APERTURE_SIZE : string;
  attribute PF0_BAR4_APERTURE_SIZE of inst : label is "5'b00000";
  attribute PF0_BAR4_CONTROL : string;
  attribute PF0_BAR4_CONTROL of inst : label is "3'b000";
  attribute PF0_BAR5_APERTURE_SIZE : string;
  attribute PF0_BAR5_APERTURE_SIZE of inst : label is "5'b00000";
  attribute PF0_BAR5_CONTROL : string;
  attribute PF0_BAR5_CONTROL of inst : label is "3'b000";
  attribute PF0_BIST_REGISTER : string;
  attribute PF0_BIST_REGISTER of inst : label is "8'b00000000";
  attribute PF0_CAPABILITY_POINTER : string;
  attribute PF0_CAPABILITY_POINTER of inst : label is "8'b10000000";
  attribute PF0_CLASS_CODE : string;
  attribute PF0_CLASS_CODE of inst : label is "24'b000001011000000000000000";
  attribute PF0_DEVICE_ID : string;
  attribute PF0_DEVICE_ID of inst : label is "16'b0111000000110100";
  attribute PF0_DEV_CAP2_128B_CAS_ATOMIC_COMPLETER_SUPPORT : string;
  attribute PF0_DEV_CAP2_128B_CAS_ATOMIC_COMPLETER_SUPPORT of inst : label is "FALSE";
  attribute PF0_DEV_CAP2_32B_ATOMIC_COMPLETER_SUPPORT : string;
  attribute PF0_DEV_CAP2_32B_ATOMIC_COMPLETER_SUPPORT of inst : label is "FALSE";
  attribute PF0_DEV_CAP2_64B_ATOMIC_COMPLETER_SUPPORT : string;
  attribute PF0_DEV_CAP2_64B_ATOMIC_COMPLETER_SUPPORT of inst : label is "FALSE";
  attribute PF0_DEV_CAP2_CPL_TIMEOUT_DISABLE : string;
  attribute PF0_DEV_CAP2_CPL_TIMEOUT_DISABLE of inst : label is "true";
  attribute PF0_DEV_CAP2_LTR_SUPPORT : string;
  attribute PF0_DEV_CAP2_LTR_SUPPORT of inst : label is "FALSE";
  attribute PF0_DEV_CAP2_OBFF_SUPPORT : string;
  attribute PF0_DEV_CAP2_OBFF_SUPPORT of inst : label is "2'b00";
  attribute PF0_DEV_CAP2_TPH_COMPLETER_SUPPORT : string;
  attribute PF0_DEV_CAP2_TPH_COMPLETER_SUPPORT of inst : label is "FALSE";
  attribute PF0_DEV_CAP_ENDPOINT_L0S_LATENCY : integer;
  attribute PF0_DEV_CAP_ENDPOINT_L0S_LATENCY of inst : label is 0;
  attribute PF0_DEV_CAP_ENDPOINT_L1_LATENCY : integer;
  attribute PF0_DEV_CAP_ENDPOINT_L1_LATENCY of inst : label is 0;
  attribute PF0_DEV_CAP_EXT_TAG_SUPPORTED : string;
  attribute PF0_DEV_CAP_EXT_TAG_SUPPORTED of inst : label is "FALSE";
  attribute PF0_DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE : string;
  attribute PF0_DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE of inst : label is "FALSE";
  attribute PF0_DEV_CAP_MAX_PAYLOAD_SIZE : string;
  attribute PF0_DEV_CAP_MAX_PAYLOAD_SIZE of inst : label is "3'b010";
  attribute PF0_DPA_CAP_NEXTPTR : string;
  attribute PF0_DPA_CAP_NEXTPTR of inst : label is "12'b001100000000";
  attribute PF0_DPA_CAP_SUB_STATE_CONTROL : string;
  attribute PF0_DPA_CAP_SUB_STATE_CONTROL of inst : label is "5'b00000";
  attribute PF0_DPA_CAP_SUB_STATE_CONTROL_EN : string;
  attribute PF0_DPA_CAP_SUB_STATE_CONTROL_EN of inst : label is "true";
  attribute PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION0 : string;
  attribute PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION0 of inst : label is "8'b00000000";
  attribute PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION1 : string;
  attribute PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION1 of inst : label is "8'b00000000";
  attribute PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION2 : string;
  attribute PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION2 of inst : label is "8'b00000000";
  attribute PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION3 : string;
  attribute PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION3 of inst : label is "8'b00000000";
  attribute PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION4 : string;
  attribute PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION4 of inst : label is "8'b00000000";
  attribute PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION5 : string;
  attribute PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION5 of inst : label is "8'b00000000";
  attribute PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION6 : string;
  attribute PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION6 of inst : label is "8'b00000000";
  attribute PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION7 : string;
  attribute PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION7 of inst : label is "8'b00000000";
  attribute PF0_DPA_CAP_VER : string;
  attribute PF0_DPA_CAP_VER of inst : label is "4'b0001";
  attribute PF0_DSN_CAP_NEXTPTR : string;
  attribute PF0_DSN_CAP_NEXTPTR of inst : label is "12'b001100000000";
  attribute PF0_EXPANSION_ROM_APERTURE_SIZE : string;
  attribute PF0_EXPANSION_ROM_APERTURE_SIZE of inst : label is "5'b00000";
  attribute PF0_EXPANSION_ROM_ENABLE : string;
  attribute PF0_EXPANSION_ROM_ENABLE of inst : label is "FALSE";
  attribute PF0_INTERRUPT_LINE : string;
  attribute PF0_INTERRUPT_LINE of inst : label is "8'b00000000";
  attribute PF0_INTERRUPT_PIN : string;
  attribute PF0_INTERRUPT_PIN of inst : label is "3'b000";
  attribute PF0_LINK_CAP_ASPM_SUPPORT : integer;
  attribute PF0_LINK_CAP_ASPM_SUPPORT of inst : label is 0;
  attribute PF0_LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN1 : integer;
  attribute PF0_LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN1 of inst : label is 7;
  attribute PF0_LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN2 : integer;
  attribute PF0_LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN2 of inst : label is 7;
  attribute PF0_LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN3 : integer;
  attribute PF0_LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN3 of inst : label is 7;
  attribute PF0_LINK_CAP_L0S_EXIT_LATENCY_GEN1 : integer;
  attribute PF0_LINK_CAP_L0S_EXIT_LATENCY_GEN1 of inst : label is 7;
  attribute PF0_LINK_CAP_L0S_EXIT_LATENCY_GEN2 : integer;
  attribute PF0_LINK_CAP_L0S_EXIT_LATENCY_GEN2 of inst : label is 7;
  attribute PF0_LINK_CAP_L0S_EXIT_LATENCY_GEN3 : integer;
  attribute PF0_LINK_CAP_L0S_EXIT_LATENCY_GEN3 of inst : label is 7;
  attribute PF0_LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN1 : integer;
  attribute PF0_LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN1 of inst : label is 7;
  attribute PF0_LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN2 : integer;
  attribute PF0_LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN2 of inst : label is 7;
  attribute PF0_LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN3 : integer;
  attribute PF0_LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN3 of inst : label is 7;
  attribute PF0_LINK_CAP_L1_EXIT_LATENCY_GEN1 : integer;
  attribute PF0_LINK_CAP_L1_EXIT_LATENCY_GEN1 of inst : label is 7;
  attribute PF0_LINK_CAP_L1_EXIT_LATENCY_GEN2 : integer;
  attribute PF0_LINK_CAP_L1_EXIT_LATENCY_GEN2 of inst : label is 7;
  attribute PF0_LINK_CAP_L1_EXIT_LATENCY_GEN3 : integer;
  attribute PF0_LINK_CAP_L1_EXIT_LATENCY_GEN3 of inst : label is 7;
  attribute PF0_LINK_STATUS_SLOT_CLOCK_CONFIG : string;
  attribute PF0_LINK_STATUS_SLOT_CLOCK_CONFIG of inst : label is "FALSE";
  attribute PF0_LTR_CAP_MAX_NOSNOOP_LAT : string;
  attribute PF0_LTR_CAP_MAX_NOSNOOP_LAT of inst : label is "10'b0000000000";
  attribute PF0_LTR_CAP_MAX_SNOOP_LAT : string;
  attribute PF0_LTR_CAP_MAX_SNOOP_LAT of inst : label is "10'b0000000000";
  attribute PF0_LTR_CAP_NEXTPTR : string;
  attribute PF0_LTR_CAP_NEXTPTR of inst : label is "12'b001100000000";
  attribute PF0_LTR_CAP_VER : string;
  attribute PF0_LTR_CAP_VER of inst : label is "4'b0001";
  attribute PF0_MSIX_CAP_NEXTPTR : string;
  attribute PF0_MSIX_CAP_NEXTPTR of inst : label is "8'b00000000";
  attribute PF0_MSIX_CAP_PBA_BIR : integer;
  attribute PF0_MSIX_CAP_PBA_BIR of inst : label is 0;
  attribute PF0_MSIX_CAP_PBA_OFFSET : string;
  attribute PF0_MSIX_CAP_PBA_OFFSET of inst : label is "29'b00000000000000000000000000000";
  attribute PF0_MSIX_CAP_TABLE_BIR : integer;
  attribute PF0_MSIX_CAP_TABLE_BIR of inst : label is 0;
  attribute PF0_MSIX_CAP_TABLE_OFFSET : string;
  attribute PF0_MSIX_CAP_TABLE_OFFSET of inst : label is "29'b00000000000000000000000000000";
  attribute PF0_MSIX_CAP_TABLE_SIZE : string;
  attribute PF0_MSIX_CAP_TABLE_SIZE of inst : label is "11'b00000000000";
  attribute PF0_MSI_CAP_MULTIMSGCAP : integer;
  attribute PF0_MSI_CAP_MULTIMSGCAP of inst : label is 0;
  attribute PF0_MSI_CAP_NEXTPTR : string;
  attribute PF0_MSI_CAP_NEXTPTR of inst : label is "8'b11000000";
  attribute PF0_PB_CAP_NEXTPTR : string;
  attribute PF0_PB_CAP_NEXTPTR of inst : label is "12'b001001110100";
  attribute PF0_PB_CAP_SYSTEM_ALLOCATED : string;
  attribute PF0_PB_CAP_SYSTEM_ALLOCATED of inst : label is "FALSE";
  attribute PF0_PB_CAP_VER : string;
  attribute PF0_PB_CAP_VER of inst : label is "4'b0001";
  attribute PF0_PM_CAP_ID : string;
  attribute PF0_PM_CAP_ID of inst : label is "8'b00000001";
  attribute PF0_PM_CAP_NEXTPTR : string;
  attribute PF0_PM_CAP_NEXTPTR of inst : label is "8'b10010000";
  attribute PF0_PM_CAP_PMESUPPORT_D0 : string;
  attribute PF0_PM_CAP_PMESUPPORT_D0 of inst : label is "FALSE";
  attribute PF0_PM_CAP_PMESUPPORT_D1 : string;
  attribute PF0_PM_CAP_PMESUPPORT_D1 of inst : label is "FALSE";
  attribute PF0_PM_CAP_PMESUPPORT_D3HOT : string;
  attribute PF0_PM_CAP_PMESUPPORT_D3HOT of inst : label is "FALSE";
  attribute PF0_PM_CAP_SUPP_D1_STATE : string;
  attribute PF0_PM_CAP_SUPP_D1_STATE of inst : label is "FALSE";
  attribute PF0_PM_CAP_VER_ID : string;
  attribute PF0_PM_CAP_VER_ID of inst : label is "3'b011";
  attribute PF0_PM_CSR_NOSOFTRESET : string;
  attribute PF0_PM_CSR_NOSOFTRESET of inst : label is "true";
  attribute PF0_RBAR_CAP_ENABLE : string;
  attribute PF0_RBAR_CAP_ENABLE of inst : label is "FALSE";
  attribute PF0_RBAR_CAP_INDEX0 : string;
  attribute PF0_RBAR_CAP_INDEX0 of inst : label is "3'b000";
  attribute PF0_RBAR_CAP_INDEX1 : string;
  attribute PF0_RBAR_CAP_INDEX1 of inst : label is "3'b000";
  attribute PF0_RBAR_CAP_INDEX2 : string;
  attribute PF0_RBAR_CAP_INDEX2 of inst : label is "3'b000";
  attribute PF0_RBAR_CAP_NEXTPTR : string;
  attribute PF0_RBAR_CAP_NEXTPTR of inst : label is "12'b001100000000";
  attribute PF0_RBAR_CAP_SIZE0 : string;
  attribute PF0_RBAR_CAP_SIZE0 of inst : label is "20'b00000000000000000000";
  attribute PF0_RBAR_CAP_SIZE1 : string;
  attribute PF0_RBAR_CAP_SIZE1 of inst : label is "20'b00000000000000000000";
  attribute PF0_RBAR_CAP_SIZE2 : string;
  attribute PF0_RBAR_CAP_SIZE2 of inst : label is "20'b00000000000000000000";
  attribute PF0_RBAR_CAP_VER : string;
  attribute PF0_RBAR_CAP_VER of inst : label is "4'b0001";
  attribute PF0_RBAR_NUM : string;
  attribute PF0_RBAR_NUM of inst : label is "3'b001";
  attribute PF0_REVISION_ID : string;
  attribute PF0_REVISION_ID of inst : label is "8'b00000000";
  attribute PF0_SRIOV_BAR0_APERTURE_SIZE : string;
  attribute PF0_SRIOV_BAR0_APERTURE_SIZE of inst : label is "5'b00000";
  attribute PF0_SRIOV_BAR0_CONTROL : string;
  attribute PF0_SRIOV_BAR0_CONTROL of inst : label is "3'b000";
  attribute PF0_SRIOV_BAR1_APERTURE_SIZE : string;
  attribute PF0_SRIOV_BAR1_APERTURE_SIZE of inst : label is "5'b00000";
  attribute PF0_SRIOV_BAR1_CONTROL : string;
  attribute PF0_SRIOV_BAR1_CONTROL of inst : label is "3'b000";
  attribute PF0_SRIOV_BAR2_APERTURE_SIZE : string;
  attribute PF0_SRIOV_BAR2_APERTURE_SIZE of inst : label is "5'b00000";
  attribute PF0_SRIOV_BAR2_CONTROL : string;
  attribute PF0_SRIOV_BAR2_CONTROL of inst : label is "3'b000";
  attribute PF0_SRIOV_BAR3_APERTURE_SIZE : string;
  attribute PF0_SRIOV_BAR3_APERTURE_SIZE of inst : label is "5'b00000";
  attribute PF0_SRIOV_BAR3_CONTROL : string;
  attribute PF0_SRIOV_BAR3_CONTROL of inst : label is "3'b000";
  attribute PF0_SRIOV_BAR4_APERTURE_SIZE : string;
  attribute PF0_SRIOV_BAR4_APERTURE_SIZE of inst : label is "5'b00000";
  attribute PF0_SRIOV_BAR4_CONTROL : string;
  attribute PF0_SRIOV_BAR4_CONTROL of inst : label is "3'b000";
  attribute PF0_SRIOV_BAR5_APERTURE_SIZE : string;
  attribute PF0_SRIOV_BAR5_APERTURE_SIZE of inst : label is "5'b00000";
  attribute PF0_SRIOV_BAR5_CONTROL : string;
  attribute PF0_SRIOV_BAR5_CONTROL of inst : label is "3'b000";
  attribute PF0_SRIOV_CAP_INITIAL_VF : string;
  attribute PF0_SRIOV_CAP_INITIAL_VF of inst : label is "16'b0000000000000000";
  attribute PF0_SRIOV_CAP_NEXTPTR : string;
  attribute PF0_SRIOV_CAP_NEXTPTR of inst : label is "12'b001100000000";
  attribute PF0_SRIOV_CAP_TOTAL_VF : string;
  attribute PF0_SRIOV_CAP_TOTAL_VF of inst : label is "16'b0000000000000000";
  attribute PF0_SRIOV_CAP_VER : string;
  attribute PF0_SRIOV_CAP_VER of inst : label is "4'b0000";
  attribute PF0_SRIOV_FIRST_VF_OFFSET : string;
  attribute PF0_SRIOV_FIRST_VF_OFFSET of inst : label is "16'b0000000000000000";
  attribute PF0_SRIOV_FUNC_DEP_LINK : string;
  attribute PF0_SRIOV_FUNC_DEP_LINK of inst : label is "16'b0000000000000000";
  attribute PF0_SRIOV_SUPPORTED_PAGE_SIZE : string;
  attribute PF0_SRIOV_SUPPORTED_PAGE_SIZE of inst : label is "32'b00000000000000000000010101010011";
  attribute PF0_SRIOV_VF_DEVICE_ID : string;
  attribute PF0_SRIOV_VF_DEVICE_ID of inst : label is "16'b0000000000000000";
  attribute PF0_SUBSYSTEM_ID : string;
  attribute PF0_SUBSYSTEM_ID of inst : label is "16'b0000000000000111";
  attribute PF0_SUBSYSTEM_VENDOR_ID : string;
  attribute PF0_SUBSYSTEM_VENDOR_ID of inst : label is "16'b0001000011101110";
  attribute PF0_TPHR_CAP_DEV_SPECIFIC_MODE : string;
  attribute PF0_TPHR_CAP_DEV_SPECIFIC_MODE of inst : label is "true";
  attribute PF0_TPHR_CAP_ENABLE : string;
  attribute PF0_TPHR_CAP_ENABLE of inst : label is "FALSE";
  attribute PF0_TPHR_CAP_INT_VEC_MODE : string;
  attribute PF0_TPHR_CAP_INT_VEC_MODE of inst : label is "FALSE";
  attribute PF0_TPHR_CAP_NEXTPTR : string;
  attribute PF0_TPHR_CAP_NEXTPTR of inst : label is "12'b001100000000";
  attribute PF0_TPHR_CAP_ST_MODE_SEL : string;
  attribute PF0_TPHR_CAP_ST_MODE_SEL of inst : label is "3'b000";
  attribute PF0_TPHR_CAP_ST_TABLE_LOC : string;
  attribute PF0_TPHR_CAP_ST_TABLE_LOC of inst : label is "2'b00";
  attribute PF0_TPHR_CAP_ST_TABLE_SIZE : string;
  attribute PF0_TPHR_CAP_ST_TABLE_SIZE of inst : label is "11'b00000000000";
  attribute PF0_TPHR_CAP_VER : string;
  attribute PF0_TPHR_CAP_VER of inst : label is "4'b0001";
  attribute PF0_VC_CAP_NEXTPTR : string;
  attribute PF0_VC_CAP_NEXTPTR of inst : label is "12'b000000000000";
  attribute PF0_VC_CAP_VER : string;
  attribute PF0_VC_CAP_VER of inst : label is "4'b0001";
  attribute PF0_VENDOR_ID : string;
  attribute PF0_VENDOR_ID of inst : label is "16'b0001000011101110";
  attribute PF1_AER_CAP_ECRC_CHECK_CAPABLE : string;
  attribute PF1_AER_CAP_ECRC_CHECK_CAPABLE of inst : label is "FALSE";
  attribute PF1_AER_CAP_ECRC_GEN_CAPABLE : string;
  attribute PF1_AER_CAP_ECRC_GEN_CAPABLE of inst : label is "FALSE";
  attribute PF1_AER_CAP_NEXTPTR : string;
  attribute PF1_AER_CAP_NEXTPTR of inst : label is "12'b000000000000";
  attribute PF1_ARI_CAP_NEXTPTR : string;
  attribute PF1_ARI_CAP_NEXTPTR of inst : label is "12'b000000000000";
  attribute PF1_ARI_CAP_NEXT_FUNC : string;
  attribute PF1_ARI_CAP_NEXT_FUNC of inst : label is "8'b00000000";
  attribute PF1_BAR0_APERTURE_SIZE : string;
  attribute PF1_BAR0_APERTURE_SIZE of inst : label is "5'b00000";
  attribute PF1_BAR0_CONTROL : string;
  attribute PF1_BAR0_CONTROL of inst : label is "3'b000";
  attribute PF1_BAR1_APERTURE_SIZE : string;
  attribute PF1_BAR1_APERTURE_SIZE of inst : label is "5'b00000";
  attribute PF1_BAR1_CONTROL : string;
  attribute PF1_BAR1_CONTROL of inst : label is "3'b000";
  attribute PF1_BAR2_APERTURE_SIZE : string;
  attribute PF1_BAR2_APERTURE_SIZE of inst : label is "5'b00000";
  attribute PF1_BAR2_CONTROL : string;
  attribute PF1_BAR2_CONTROL of inst : label is "3'b000";
  attribute PF1_BAR3_APERTURE_SIZE : string;
  attribute PF1_BAR3_APERTURE_SIZE of inst : label is "5'b00000";
  attribute PF1_BAR3_CONTROL : string;
  attribute PF1_BAR3_CONTROL of inst : label is "3'b000";
  attribute PF1_BAR4_APERTURE_SIZE : string;
  attribute PF1_BAR4_APERTURE_SIZE of inst : label is "5'b00000";
  attribute PF1_BAR4_CONTROL : string;
  attribute PF1_BAR4_CONTROL of inst : label is "3'b000";
  attribute PF1_BAR5_APERTURE_SIZE : string;
  attribute PF1_BAR5_APERTURE_SIZE of inst : label is "5'b00000";
  attribute PF1_BAR5_CONTROL : string;
  attribute PF1_BAR5_CONTROL of inst : label is "3'b000";
  attribute PF1_BIST_REGISTER : string;
  attribute PF1_BIST_REGISTER of inst : label is "8'b00000000";
  attribute PF1_CAPABILITY_POINTER : string;
  attribute PF1_CAPABILITY_POINTER of inst : label is "8'b10000000";
  attribute PF1_CLASS_CODE : string;
  attribute PF1_CLASS_CODE of inst : label is "24'b000001011000000000000000";
  attribute PF1_DEVICE_ID : string;
  attribute PF1_DEVICE_ID of inst : label is "16'b0111000000010001";
  attribute PF1_DEV_CAP_MAX_PAYLOAD_SIZE : string;
  attribute PF1_DEV_CAP_MAX_PAYLOAD_SIZE of inst : label is "3'b010";
  attribute PF1_DPA_CAP_NEXTPTR : string;
  attribute PF1_DPA_CAP_NEXTPTR of inst : label is "12'b000000000000";
  attribute PF1_DPA_CAP_SUB_STATE_CONTROL : string;
  attribute PF1_DPA_CAP_SUB_STATE_CONTROL of inst : label is "5'b00000";
  attribute PF1_DPA_CAP_SUB_STATE_CONTROL_EN : string;
  attribute PF1_DPA_CAP_SUB_STATE_CONTROL_EN of inst : label is "true";
  attribute PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION0 : string;
  attribute PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION0 of inst : label is "8'b00000000";
  attribute PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION1 : string;
  attribute PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION1 of inst : label is "8'b00000000";
  attribute PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION2 : string;
  attribute PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION2 of inst : label is "8'b00000000";
  attribute PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION3 : string;
  attribute PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION3 of inst : label is "8'b00000000";
  attribute PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION4 : string;
  attribute PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION4 of inst : label is "8'b00000000";
  attribute PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION5 : string;
  attribute PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION5 of inst : label is "8'b00000000";
  attribute PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION6 : string;
  attribute PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION6 of inst : label is "8'b00000000";
  attribute PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION7 : string;
  attribute PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION7 of inst : label is "8'b00000000";
  attribute PF1_DPA_CAP_VER : string;
  attribute PF1_DPA_CAP_VER of inst : label is "4'b0001";
  attribute PF1_DSN_CAP_NEXTPTR : string;
  attribute PF1_DSN_CAP_NEXTPTR of inst : label is "12'b000000000000";
  attribute PF1_EXPANSION_ROM_APERTURE_SIZE : string;
  attribute PF1_EXPANSION_ROM_APERTURE_SIZE of inst : label is "5'b00000";
  attribute PF1_EXPANSION_ROM_ENABLE : string;
  attribute PF1_EXPANSION_ROM_ENABLE of inst : label is "FALSE";
  attribute PF1_INTERRUPT_LINE : string;
  attribute PF1_INTERRUPT_LINE of inst : label is "8'b00000000";
  attribute PF1_INTERRUPT_PIN : string;
  attribute PF1_INTERRUPT_PIN of inst : label is "3'b000";
  attribute PF1_MSIX_CAP_NEXTPTR : string;
  attribute PF1_MSIX_CAP_NEXTPTR of inst : label is "8'b00000000";
  attribute PF1_MSIX_CAP_PBA_BIR : integer;
  attribute PF1_MSIX_CAP_PBA_BIR of inst : label is 0;
  attribute PF1_MSIX_CAP_PBA_OFFSET : string;
  attribute PF1_MSIX_CAP_PBA_OFFSET of inst : label is "29'b00000000000000000000000000000";
  attribute PF1_MSIX_CAP_TABLE_BIR : integer;
  attribute PF1_MSIX_CAP_TABLE_BIR of inst : label is 0;
  attribute PF1_MSIX_CAP_TABLE_OFFSET : string;
  attribute PF1_MSIX_CAP_TABLE_OFFSET of inst : label is "29'b00000000000000000000000000000";
  attribute PF1_MSIX_CAP_TABLE_SIZE : string;
  attribute PF1_MSIX_CAP_TABLE_SIZE of inst : label is "11'b00000000000";
  attribute PF1_MSI_CAP_MULTIMSGCAP : integer;
  attribute PF1_MSI_CAP_MULTIMSGCAP of inst : label is 0;
  attribute PF1_MSI_CAP_NEXTPTR : string;
  attribute PF1_MSI_CAP_NEXTPTR of inst : label is "8'b00000000";
  attribute PF1_PB_CAP_NEXTPTR : string;
  attribute PF1_PB_CAP_NEXTPTR of inst : label is "12'b000000000000";
  attribute PF1_PB_CAP_SYSTEM_ALLOCATED : string;
  attribute PF1_PB_CAP_SYSTEM_ALLOCATED of inst : label is "FALSE";
  attribute PF1_PB_CAP_VER : string;
  attribute PF1_PB_CAP_VER of inst : label is "4'b0001";
  attribute PF1_PM_CAP_ID : string;
  attribute PF1_PM_CAP_ID of inst : label is "8'b00000001";
  attribute PF1_PM_CAP_NEXTPTR : string;
  attribute PF1_PM_CAP_NEXTPTR of inst : label is "8'b00000000";
  attribute PF1_PM_CAP_VER_ID : string;
  attribute PF1_PM_CAP_VER_ID of inst : label is "3'b011";
  attribute PF1_RBAR_CAP_ENABLE : string;
  attribute PF1_RBAR_CAP_ENABLE of inst : label is "FALSE";
  attribute PF1_RBAR_CAP_INDEX0 : string;
  attribute PF1_RBAR_CAP_INDEX0 of inst : label is "3'b000";
  attribute PF1_RBAR_CAP_INDEX1 : string;
  attribute PF1_RBAR_CAP_INDEX1 of inst : label is "3'b000";
  attribute PF1_RBAR_CAP_INDEX2 : string;
  attribute PF1_RBAR_CAP_INDEX2 of inst : label is "3'b000";
  attribute PF1_RBAR_CAP_NEXTPTR : string;
  attribute PF1_RBAR_CAP_NEXTPTR of inst : label is "12'b000000000000";
  attribute PF1_RBAR_CAP_SIZE0 : string;
  attribute PF1_RBAR_CAP_SIZE0 of inst : label is "20'b00000000000000000000";
  attribute PF1_RBAR_CAP_SIZE1 : string;
  attribute PF1_RBAR_CAP_SIZE1 of inst : label is "20'b00000000000000000000";
  attribute PF1_RBAR_CAP_SIZE2 : string;
  attribute PF1_RBAR_CAP_SIZE2 of inst : label is "20'b00000000000000000000";
  attribute PF1_RBAR_CAP_VER : string;
  attribute PF1_RBAR_CAP_VER of inst : label is "4'b0001";
  attribute PF1_RBAR_NUM : string;
  attribute PF1_RBAR_NUM of inst : label is "3'b001";
  attribute PF1_REVISION_ID : string;
  attribute PF1_REVISION_ID of inst : label is "8'b00000000";
  attribute PF1_SRIOV_BAR0_APERTURE_SIZE : string;
  attribute PF1_SRIOV_BAR0_APERTURE_SIZE of inst : label is "5'b00000";
  attribute PF1_SRIOV_BAR0_CONTROL : string;
  attribute PF1_SRIOV_BAR0_CONTROL of inst : label is "3'b000";
  attribute PF1_SRIOV_BAR1_APERTURE_SIZE : string;
  attribute PF1_SRIOV_BAR1_APERTURE_SIZE of inst : label is "5'b00000";
  attribute PF1_SRIOV_BAR1_CONTROL : string;
  attribute PF1_SRIOV_BAR1_CONTROL of inst : label is "3'b000";
  attribute PF1_SRIOV_BAR2_APERTURE_SIZE : string;
  attribute PF1_SRIOV_BAR2_APERTURE_SIZE of inst : label is "5'b00000";
  attribute PF1_SRIOV_BAR2_CONTROL : string;
  attribute PF1_SRIOV_BAR2_CONTROL of inst : label is "3'b000";
  attribute PF1_SRIOV_BAR3_APERTURE_SIZE : string;
  attribute PF1_SRIOV_BAR3_APERTURE_SIZE of inst : label is "5'b00000";
  attribute PF1_SRIOV_BAR3_CONTROL : string;
  attribute PF1_SRIOV_BAR3_CONTROL of inst : label is "3'b000";
  attribute PF1_SRIOV_BAR4_APERTURE_SIZE : string;
  attribute PF1_SRIOV_BAR4_APERTURE_SIZE of inst : label is "5'b00000";
  attribute PF1_SRIOV_BAR4_CONTROL : string;
  attribute PF1_SRIOV_BAR4_CONTROL of inst : label is "3'b000";
  attribute PF1_SRIOV_BAR5_APERTURE_SIZE : string;
  attribute PF1_SRIOV_BAR5_APERTURE_SIZE of inst : label is "5'b00000";
  attribute PF1_SRIOV_BAR5_CONTROL : string;
  attribute PF1_SRIOV_BAR5_CONTROL of inst : label is "3'b000";
  attribute PF1_SRIOV_CAP_INITIAL_VF : string;
  attribute PF1_SRIOV_CAP_INITIAL_VF of inst : label is "16'b0000000000000000";
  attribute PF1_SRIOV_CAP_NEXTPTR : string;
  attribute PF1_SRIOV_CAP_NEXTPTR of inst : label is "12'b000000000000";
  attribute PF1_SRIOV_CAP_TOTAL_VF : string;
  attribute PF1_SRIOV_CAP_TOTAL_VF of inst : label is "16'b0000000000000000";
  attribute PF1_SRIOV_CAP_VER : string;
  attribute PF1_SRIOV_CAP_VER of inst : label is "4'b0000";
  attribute PF1_SRIOV_FIRST_VF_OFFSET : string;
  attribute PF1_SRIOV_FIRST_VF_OFFSET of inst : label is "16'b0000000000000000";
  attribute PF1_SRIOV_FUNC_DEP_LINK : string;
  attribute PF1_SRIOV_FUNC_DEP_LINK of inst : label is "16'b0000000000000001";
  attribute PF1_SRIOV_SUPPORTED_PAGE_SIZE : string;
  attribute PF1_SRIOV_SUPPORTED_PAGE_SIZE of inst : label is "32'b00000000000000000000010101010011";
  attribute PF1_SRIOV_VF_DEVICE_ID : string;
  attribute PF1_SRIOV_VF_DEVICE_ID of inst : label is "16'b0000000000000000";
  attribute PF1_SUBSYSTEM_ID : string;
  attribute PF1_SUBSYSTEM_ID of inst : label is "16'b0000000000000111";
  attribute PF1_TPHR_CAP_DEV_SPECIFIC_MODE : string;
  attribute PF1_TPHR_CAP_DEV_SPECIFIC_MODE of inst : label is "true";
  attribute PF1_TPHR_CAP_ENABLE : string;
  attribute PF1_TPHR_CAP_ENABLE of inst : label is "FALSE";
  attribute PF1_TPHR_CAP_INT_VEC_MODE : string;
  attribute PF1_TPHR_CAP_INT_VEC_MODE of inst : label is "FALSE";
  attribute PF1_TPHR_CAP_NEXTPTR : string;
  attribute PF1_TPHR_CAP_NEXTPTR of inst : label is "12'b000000000000";
  attribute PF1_TPHR_CAP_ST_MODE_SEL : string;
  attribute PF1_TPHR_CAP_ST_MODE_SEL of inst : label is "3'b000";
  attribute PF1_TPHR_CAP_ST_TABLE_LOC : string;
  attribute PF1_TPHR_CAP_ST_TABLE_LOC of inst : label is "2'b00";
  attribute PF1_TPHR_CAP_ST_TABLE_SIZE : string;
  attribute PF1_TPHR_CAP_ST_TABLE_SIZE of inst : label is "11'b00000000000";
  attribute PF1_TPHR_CAP_VER : string;
  attribute PF1_TPHR_CAP_VER of inst : label is "4'b0001";
  attribute PIPE_PIPELINE_STAGES : integer;
  attribute PIPE_PIPELINE_STAGES of inst : label is 0;
  attribute PIPE_SIM : string;
  attribute PIPE_SIM of inst : label is "FALSE";
  attribute PIPE_SIM_MODE : string;
  attribute PIPE_SIM_MODE of inst : label is "FALSE";
  attribute PL_DISABLE_EI_INFER_IN_L0 : string;
  attribute PL_DISABLE_EI_INFER_IN_L0 of inst : label is "FALSE";
  attribute PL_DISABLE_GEN3_DC_BALANCE : string;
  attribute PL_DISABLE_GEN3_DC_BALANCE of inst : label is "FALSE";
  attribute PL_DISABLE_SCRAMBLING : string;
  attribute PL_DISABLE_SCRAMBLING of inst : label is "FALSE";
  attribute PL_DISABLE_UPCONFIG_CAPABLE : string;
  attribute PL_DISABLE_UPCONFIG_CAPABLE of inst : label is "FALSE";
  attribute PL_EQ_ADAPT_DISABLE_COEFF_CHECK : string;
  attribute PL_EQ_ADAPT_DISABLE_COEFF_CHECK of inst : label is "FALSE";
  attribute PL_EQ_ADAPT_DISABLE_PRESET_CHECK : string;
  attribute PL_EQ_ADAPT_DISABLE_PRESET_CHECK of inst : label is "FALSE";
  attribute PL_EQ_ADAPT_ITER_COUNT : string;
  attribute PL_EQ_ADAPT_ITER_COUNT of inst : label is "5'b00010";
  attribute PL_EQ_ADAPT_REJECT_RETRY_COUNT : string;
  attribute PL_EQ_ADAPT_REJECT_RETRY_COUNT of inst : label is "2'b01";
  attribute PL_EQ_BYPASS_PHASE23 : string;
  attribute PL_EQ_BYPASS_PHASE23 of inst : label is "FALSE";
  attribute PL_EQ_SHORT_ADAPT_PHASE : string;
  attribute PL_EQ_SHORT_ADAPT_PHASE of inst : label is "FALSE";
  attribute PL_LANE0_EQ_CONTROL : string;
  attribute PL_LANE0_EQ_CONTROL of inst : label is "16'b0011010000000000";
  attribute PL_LANE1_EQ_CONTROL : string;
  attribute PL_LANE1_EQ_CONTROL of inst : label is "16'b0011010000000000";
  attribute PL_LANE2_EQ_CONTROL : string;
  attribute PL_LANE2_EQ_CONTROL of inst : label is "16'b0011010000000000";
  attribute PL_LANE3_EQ_CONTROL : string;
  attribute PL_LANE3_EQ_CONTROL of inst : label is "16'b0011010000000000";
  attribute PL_LANE4_EQ_CONTROL : string;
  attribute PL_LANE4_EQ_CONTROL of inst : label is "16'b0011010000000000";
  attribute PL_LANE5_EQ_CONTROL : string;
  attribute PL_LANE5_EQ_CONTROL of inst : label is "16'b0011010000000000";
  attribute PL_LANE6_EQ_CONTROL : string;
  attribute PL_LANE6_EQ_CONTROL of inst : label is "16'b0011010000000000";
  attribute PL_LANE7_EQ_CONTROL : string;
  attribute PL_LANE7_EQ_CONTROL of inst : label is "16'b0011010000000000";
  attribute PL_LINK_CAP_MAX_LINK_SPEED : string;
  attribute PL_LINK_CAP_MAX_LINK_SPEED of inst : label is "3'b100";
  attribute PL_LINK_CAP_MAX_LINK_WIDTH : string;
  attribute PL_LINK_CAP_MAX_LINK_WIDTH of inst : label is "4'b0100";
  attribute PL_N_FTS_COMCLK_GEN1 : integer;
  attribute PL_N_FTS_COMCLK_GEN1 of inst : label is 255;
  attribute PL_N_FTS_COMCLK_GEN2 : integer;
  attribute PL_N_FTS_COMCLK_GEN2 of inst : label is 255;
  attribute PL_N_FTS_COMCLK_GEN3 : integer;
  attribute PL_N_FTS_COMCLK_GEN3 of inst : label is 255;
  attribute PL_N_FTS_GEN1 : integer;
  attribute PL_N_FTS_GEN1 of inst : label is 255;
  attribute PL_N_FTS_GEN2 : integer;
  attribute PL_N_FTS_GEN2 of inst : label is 255;
  attribute PL_N_FTS_GEN3 : integer;
  attribute PL_N_FTS_GEN3 of inst : label is 255;
  attribute PL_UPSTREAM_FACING : string;
  attribute PL_UPSTREAM_FACING of inst : label is "true";
  attribute PM_ASPML0S_TIMEOUT : string;
  attribute PM_ASPML0S_TIMEOUT of inst : label is "16'b0000010111011100";
  attribute PM_ASPML1_ENTRY_DELAY : string;
  attribute PM_ASPML1_ENTRY_DELAY of inst : label is "20'b00000000101010111110";
  attribute PM_ENABLE_SLOT_POWER_CAPTURE : string;
  attribute PM_ENABLE_SLOT_POWER_CAPTURE of inst : label is "true";
  attribute PM_L1_REENTRY_DELAY : integer;
  attribute PM_L1_REENTRY_DELAY of inst : label is 25000;
  attribute PM_PME_SERVICE_TIMEOUT_DELAY : string;
  attribute PM_PME_SERVICE_TIMEOUT_DELAY of inst : label is "20'b00011000011010100000";
  attribute PM_PME_TURNOFF_ACK_DELAY : string;
  attribute PM_PME_TURNOFF_ACK_DELAY of inst : label is "16'b0000000001100100";
  attribute RCV_MSG_IF : string;
  attribute RCV_MSG_IF of inst : label is "FALSE";
  attribute REF_CLK_FREQ : integer;
  attribute REF_CLK_FREQ of inst : label is 0;
  attribute SHARED_LOGIC_IN_CORE : string;
  attribute SHARED_LOGIC_IN_CORE of inst : label is "FALSE";
  attribute SIM_VERSION : string;
  attribute SIM_VERSION of inst : label is "1.0";
  attribute SPARE_BIT0 : integer;
  attribute SPARE_BIT0 of inst : label is 0;
  attribute SPARE_BIT1 : integer;
  attribute SPARE_BIT1 of inst : label is 0;
  attribute SPARE_BIT2 : integer;
  attribute SPARE_BIT2 of inst : label is 0;
  attribute SPARE_BIT3 : integer;
  attribute SPARE_BIT3 of inst : label is 0;
  attribute SPARE_BIT4 : integer;
  attribute SPARE_BIT4 of inst : label is 0;
  attribute SPARE_BIT5 : integer;
  attribute SPARE_BIT5 of inst : label is 0;
  attribute SPARE_BIT6 : integer;
  attribute SPARE_BIT6 of inst : label is 0;
  attribute SPARE_BIT7 : integer;
  attribute SPARE_BIT7 of inst : label is 0;
  attribute SPARE_BIT8 : integer;
  attribute SPARE_BIT8 of inst : label is 0;
  attribute SPARE_BYTE0 : string;
  attribute SPARE_BYTE0 of inst : label is "8'b00000000";
  attribute SPARE_BYTE1 : string;
  attribute SPARE_BYTE1 of inst : label is "8'b00000000";
  attribute SPARE_BYTE2 : string;
  attribute SPARE_BYTE2 of inst : label is "8'b00000000";
  attribute SPARE_BYTE3 : string;
  attribute SPARE_BYTE3 of inst : label is "8'b00000000";
  attribute SPARE_WORD0 : integer;
  attribute SPARE_WORD0 of inst : label is 0;
  attribute SPARE_WORD1 : string;
  attribute SPARE_WORD1 of inst : label is "32'b00000000000000000000000000000000";
  attribute SPARE_WORD2 : integer;
  attribute SPARE_WORD2 of inst : label is 0;
  attribute SPARE_WORD3 : integer;
  attribute SPARE_WORD3 of inst : label is 0;
  attribute SRIOV_CAP_ENABLE : string;
  attribute SRIOV_CAP_ENABLE of inst : label is "FALSE";
  attribute TCQ : integer;
  attribute TCQ of inst : label is 100;
  attribute TL_COMPL_TIMEOUT_REG0 : string;
  attribute TL_COMPL_TIMEOUT_REG0 of inst : label is "24'b101111101011110000100000";
  attribute TL_COMPL_TIMEOUT_REG1 : string;
  attribute TL_COMPL_TIMEOUT_REG1 of inst : label is "28'b0011001000010001011000100000";
  attribute TL_CREDITS_CD : string;
  attribute TL_CREDITS_CD of inst : label is "12'b000000000000";
  attribute TL_CREDITS_CH : string;
  attribute TL_CREDITS_CH of inst : label is "8'b00000000";
  attribute TL_CREDITS_NPD : string;
  attribute TL_CREDITS_NPD of inst : label is "12'b000000101000";
  attribute TL_CREDITS_NPH : string;
  attribute TL_CREDITS_NPH of inst : label is "8'b00100000";
  attribute TL_CREDITS_PD : string;
  attribute TL_CREDITS_PD of inst : label is "12'b000110011000";
  attribute TL_CREDITS_PH : string;
  attribute TL_CREDITS_PH of inst : label is "8'b00100000";
  attribute TL_ENABLE_MESSAGE_RID_CHECK_ENABLE : string;
  attribute TL_ENABLE_MESSAGE_RID_CHECK_ENABLE of inst : label is "true";
  attribute TL_EXTENDED_CFG_EXTEND_INTERFACE_ENABLE : string;
  attribute TL_EXTENDED_CFG_EXTEND_INTERFACE_ENABLE of inst : label is "FALSE";
  attribute TL_LEGACY_CFG_EXTEND_INTERFACE_ENABLE : string;
  attribute TL_LEGACY_CFG_EXTEND_INTERFACE_ENABLE of inst : label is "FALSE";
  attribute TL_LEGACY_MODE_ENABLE : string;
  attribute TL_LEGACY_MODE_ENABLE of inst : label is "FALSE";
  attribute TL_PF_ENABLE_REG : string;
  attribute TL_PF_ENABLE_REG of inst : label is "FALSE";
  attribute TL_TAG_MGMT_ENABLE : string;
  attribute TL_TAG_MGMT_ENABLE of inst : label is "true";
  attribute TRANSCEIVER_CTRL_STATUS_PORTS : string;
  attribute TRANSCEIVER_CTRL_STATUS_PORTS of inst : label is "FALSE";
  attribute TX_FC_IF : string;
  attribute TX_FC_IF of inst : label is "FALSE";
  attribute TX_MARGIN_FULL_0 : string;
  attribute TX_MARGIN_FULL_0 of inst : label is "7'b1001111";
  attribute TX_MARGIN_FULL_1 : string;
  attribute TX_MARGIN_FULL_1 of inst : label is "7'b1001110";
  attribute TX_MARGIN_FULL_2 : string;
  attribute TX_MARGIN_FULL_2 of inst : label is "7'b1001101";
  attribute TX_MARGIN_FULL_3 : string;
  attribute TX_MARGIN_FULL_3 of inst : label is "7'b1001100";
  attribute TX_MARGIN_FULL_4 : string;
  attribute TX_MARGIN_FULL_4 of inst : label is "7'b1000011";
  attribute TX_MARGIN_LOW_0 : string;
  attribute TX_MARGIN_LOW_0 of inst : label is "7'b1000101";
  attribute TX_MARGIN_LOW_1 : string;
  attribute TX_MARGIN_LOW_1 of inst : label is "7'b1000110";
  attribute TX_MARGIN_LOW_2 : string;
  attribute TX_MARGIN_LOW_2 of inst : label is "7'b1000011";
  attribute TX_MARGIN_LOW_3 : string;
  attribute TX_MARGIN_LOW_3 of inst : label is "7'b1000010";
  attribute TX_MARGIN_LOW_4 : string;
  attribute TX_MARGIN_LOW_4 of inst : label is "7'b1000000";
  attribute USER_CLK2_FREQ : integer;
  attribute USER_CLK2_FREQ of inst : label is 4;
  attribute USER_CLK_FREQ : integer;
  attribute USER_CLK_FREQ of inst : label is 5;
  attribute VF0_ARI_CAP_NEXTPTR : string;
  attribute VF0_ARI_CAP_NEXTPTR of inst : label is "12'b000000000000";
  attribute VF0_CAPABILITY_POINTER : string;
  attribute VF0_CAPABILITY_POINTER of inst : label is "8'b10000000";
  attribute VF0_MSIX_CAP_PBA_BIR : integer;
  attribute VF0_MSIX_CAP_PBA_BIR of inst : label is 0;
  attribute VF0_MSIX_CAP_PBA_OFFSET : string;
  attribute VF0_MSIX_CAP_PBA_OFFSET of inst : label is "29'b00000000000000000000000000000";
  attribute VF0_MSIX_CAP_TABLE_BIR : integer;
  attribute VF0_MSIX_CAP_TABLE_BIR of inst : label is 0;
  attribute VF0_MSIX_CAP_TABLE_OFFSET : string;
  attribute VF0_MSIX_CAP_TABLE_OFFSET of inst : label is "29'b00000000000000000000000000000";
  attribute VF0_MSIX_CAP_TABLE_SIZE : string;
  attribute VF0_MSIX_CAP_TABLE_SIZE of inst : label is "11'b00000000000";
  attribute VF0_MSI_CAP_MULTIMSGCAP : integer;
  attribute VF0_MSI_CAP_MULTIMSGCAP of inst : label is 0;
  attribute VF0_PM_CAP_ID : string;
  attribute VF0_PM_CAP_ID of inst : label is "8'b00000001";
  attribute VF0_PM_CAP_NEXTPTR : string;
  attribute VF0_PM_CAP_NEXTPTR of inst : label is "8'b00000000";
  attribute VF0_PM_CAP_VER_ID : string;
  attribute VF0_PM_CAP_VER_ID of inst : label is "3'b011";
  attribute VF0_TPHR_CAP_DEV_SPECIFIC_MODE : string;
  attribute VF0_TPHR_CAP_DEV_SPECIFIC_MODE of inst : label is "true";
  attribute VF0_TPHR_CAP_ENABLE : string;
  attribute VF0_TPHR_CAP_ENABLE of inst : label is "FALSE";
  attribute VF0_TPHR_CAP_INT_VEC_MODE : string;
  attribute VF0_TPHR_CAP_INT_VEC_MODE of inst : label is "FALSE";
  attribute VF0_TPHR_CAP_NEXTPTR : string;
  attribute VF0_TPHR_CAP_NEXTPTR of inst : label is "12'b000000000000";
  attribute VF0_TPHR_CAP_ST_MODE_SEL : string;
  attribute VF0_TPHR_CAP_ST_MODE_SEL of inst : label is "3'b000";
  attribute VF0_TPHR_CAP_ST_TABLE_LOC : string;
  attribute VF0_TPHR_CAP_ST_TABLE_LOC of inst : label is "2'b00";
  attribute VF0_TPHR_CAP_ST_TABLE_SIZE : string;
  attribute VF0_TPHR_CAP_ST_TABLE_SIZE of inst : label is "11'b00000000000";
  attribute VF0_TPHR_CAP_VER : string;
  attribute VF0_TPHR_CAP_VER of inst : label is "4'b0001";
  attribute VF1_ARI_CAP_NEXTPTR : string;
  attribute VF1_ARI_CAP_NEXTPTR of inst : label is "12'b000000000000";
  attribute VF1_MSIX_CAP_PBA_BIR : integer;
  attribute VF1_MSIX_CAP_PBA_BIR of inst : label is 0;
  attribute VF1_MSIX_CAP_PBA_OFFSET : string;
  attribute VF1_MSIX_CAP_PBA_OFFSET of inst : label is "29'b00000000000000000000000000000";
  attribute VF1_MSIX_CAP_TABLE_BIR : integer;
  attribute VF1_MSIX_CAP_TABLE_BIR of inst : label is 0;
  attribute VF1_MSIX_CAP_TABLE_OFFSET : string;
  attribute VF1_MSIX_CAP_TABLE_OFFSET of inst : label is "29'b00000000000000000000000000000";
  attribute VF1_MSIX_CAP_TABLE_SIZE : string;
  attribute VF1_MSIX_CAP_TABLE_SIZE of inst : label is "11'b00000000000";
  attribute VF1_MSI_CAP_MULTIMSGCAP : integer;
  attribute VF1_MSI_CAP_MULTIMSGCAP of inst : label is 0;
  attribute VF1_PM_CAP_ID : string;
  attribute VF1_PM_CAP_ID of inst : label is "8'b00000001";
  attribute VF1_PM_CAP_NEXTPTR : string;
  attribute VF1_PM_CAP_NEXTPTR of inst : label is "8'b00000000";
  attribute VF1_PM_CAP_VER_ID : string;
  attribute VF1_PM_CAP_VER_ID of inst : label is "3'b011";
  attribute VF1_TPHR_CAP_DEV_SPECIFIC_MODE : string;
  attribute VF1_TPHR_CAP_DEV_SPECIFIC_MODE of inst : label is "true";
  attribute VF1_TPHR_CAP_ENABLE : string;
  attribute VF1_TPHR_CAP_ENABLE of inst : label is "FALSE";
  attribute VF1_TPHR_CAP_INT_VEC_MODE : string;
  attribute VF1_TPHR_CAP_INT_VEC_MODE of inst : label is "FALSE";
  attribute VF1_TPHR_CAP_NEXTPTR : string;
  attribute VF1_TPHR_CAP_NEXTPTR of inst : label is "12'b000000000000";
  attribute VF1_TPHR_CAP_ST_MODE_SEL : string;
  attribute VF1_TPHR_CAP_ST_MODE_SEL of inst : label is "3'b000";
  attribute VF1_TPHR_CAP_ST_TABLE_LOC : string;
  attribute VF1_TPHR_CAP_ST_TABLE_LOC of inst : label is "2'b00";
  attribute VF1_TPHR_CAP_ST_TABLE_SIZE : string;
  attribute VF1_TPHR_CAP_ST_TABLE_SIZE of inst : label is "11'b00000000000";
  attribute VF1_TPHR_CAP_VER : string;
  attribute VF1_TPHR_CAP_VER of inst : label is "4'b0001";
  attribute VF2_ARI_CAP_NEXTPTR : string;
  attribute VF2_ARI_CAP_NEXTPTR of inst : label is "12'b000000000000";
  attribute VF2_MSIX_CAP_PBA_BIR : integer;
  attribute VF2_MSIX_CAP_PBA_BIR of inst : label is 0;
  attribute VF2_MSIX_CAP_PBA_OFFSET : string;
  attribute VF2_MSIX_CAP_PBA_OFFSET of inst : label is "29'b00000000000000000000000000000";
  attribute VF2_MSIX_CAP_TABLE_BIR : integer;
  attribute VF2_MSIX_CAP_TABLE_BIR of inst : label is 0;
  attribute VF2_MSIX_CAP_TABLE_OFFSET : string;
  attribute VF2_MSIX_CAP_TABLE_OFFSET of inst : label is "29'b00000000000000000000000000000";
  attribute VF2_MSIX_CAP_TABLE_SIZE : string;
  attribute VF2_MSIX_CAP_TABLE_SIZE of inst : label is "11'b00000000000";
  attribute VF2_MSI_CAP_MULTIMSGCAP : integer;
  attribute VF2_MSI_CAP_MULTIMSGCAP of inst : label is 0;
  attribute VF2_PM_CAP_ID : string;
  attribute VF2_PM_CAP_ID of inst : label is "8'b00000001";
  attribute VF2_PM_CAP_NEXTPTR : string;
  attribute VF2_PM_CAP_NEXTPTR of inst : label is "8'b00000000";
  attribute VF2_PM_CAP_VER_ID : string;
  attribute VF2_PM_CAP_VER_ID of inst : label is "3'b011";
  attribute VF2_TPHR_CAP_DEV_SPECIFIC_MODE : string;
  attribute VF2_TPHR_CAP_DEV_SPECIFIC_MODE of inst : label is "true";
  attribute VF2_TPHR_CAP_ENABLE : string;
  attribute VF2_TPHR_CAP_ENABLE of inst : label is "FALSE";
  attribute VF2_TPHR_CAP_INT_VEC_MODE : string;
  attribute VF2_TPHR_CAP_INT_VEC_MODE of inst : label is "FALSE";
  attribute VF2_TPHR_CAP_NEXTPTR : string;
  attribute VF2_TPHR_CAP_NEXTPTR of inst : label is "12'b000000000000";
  attribute VF2_TPHR_CAP_ST_MODE_SEL : string;
  attribute VF2_TPHR_CAP_ST_MODE_SEL of inst : label is "3'b000";
  attribute VF2_TPHR_CAP_ST_TABLE_LOC : string;
  attribute VF2_TPHR_CAP_ST_TABLE_LOC of inst : label is "2'b00";
  attribute VF2_TPHR_CAP_ST_TABLE_SIZE : string;
  attribute VF2_TPHR_CAP_ST_TABLE_SIZE of inst : label is "11'b00000000000";
  attribute VF2_TPHR_CAP_VER : string;
  attribute VF2_TPHR_CAP_VER of inst : label is "4'b0001";
  attribute VF3_ARI_CAP_NEXTPTR : string;
  attribute VF3_ARI_CAP_NEXTPTR of inst : label is "12'b000000000000";
  attribute VF3_MSIX_CAP_PBA_BIR : integer;
  attribute VF3_MSIX_CAP_PBA_BIR of inst : label is 0;
  attribute VF3_MSIX_CAP_PBA_OFFSET : string;
  attribute VF3_MSIX_CAP_PBA_OFFSET of inst : label is "29'b00000000000000000000000000000";
  attribute VF3_MSIX_CAP_TABLE_BIR : integer;
  attribute VF3_MSIX_CAP_TABLE_BIR of inst : label is 0;
  attribute VF3_MSIX_CAP_TABLE_OFFSET : string;
  attribute VF3_MSIX_CAP_TABLE_OFFSET of inst : label is "29'b00000000000000000000000000000";
  attribute VF3_MSIX_CAP_TABLE_SIZE : string;
  attribute VF3_MSIX_CAP_TABLE_SIZE of inst : label is "11'b00000000000";
  attribute VF3_MSI_CAP_MULTIMSGCAP : integer;
  attribute VF3_MSI_CAP_MULTIMSGCAP of inst : label is 0;
  attribute VF3_PM_CAP_ID : string;
  attribute VF3_PM_CAP_ID of inst : label is "8'b00000001";
  attribute VF3_PM_CAP_NEXTPTR : string;
  attribute VF3_PM_CAP_NEXTPTR of inst : label is "8'b00000000";
  attribute VF3_PM_CAP_VER_ID : string;
  attribute VF3_PM_CAP_VER_ID of inst : label is "3'b011";
  attribute VF3_TPHR_CAP_DEV_SPECIFIC_MODE : string;
  attribute VF3_TPHR_CAP_DEV_SPECIFIC_MODE of inst : label is "true";
  attribute VF3_TPHR_CAP_ENABLE : string;
  attribute VF3_TPHR_CAP_ENABLE of inst : label is "FALSE";
  attribute VF3_TPHR_CAP_INT_VEC_MODE : string;
  attribute VF3_TPHR_CAP_INT_VEC_MODE of inst : label is "FALSE";
  attribute VF3_TPHR_CAP_NEXTPTR : string;
  attribute VF3_TPHR_CAP_NEXTPTR of inst : label is "12'b000000000000";
  attribute VF3_TPHR_CAP_ST_MODE_SEL : string;
  attribute VF3_TPHR_CAP_ST_MODE_SEL of inst : label is "3'b000";
  attribute VF3_TPHR_CAP_ST_TABLE_LOC : string;
  attribute VF3_TPHR_CAP_ST_TABLE_LOC of inst : label is "2'b00";
  attribute VF3_TPHR_CAP_ST_TABLE_SIZE : string;
  attribute VF3_TPHR_CAP_ST_TABLE_SIZE of inst : label is "11'b00000000000";
  attribute VF3_TPHR_CAP_VER : string;
  attribute VF3_TPHR_CAP_VER of inst : label is "4'b0001";
  attribute VF4_ARI_CAP_NEXTPTR : string;
  attribute VF4_ARI_CAP_NEXTPTR of inst : label is "12'b000000000000";
  attribute VF4_MSIX_CAP_PBA_BIR : integer;
  attribute VF4_MSIX_CAP_PBA_BIR of inst : label is 0;
  attribute VF4_MSIX_CAP_PBA_OFFSET : string;
  attribute VF4_MSIX_CAP_PBA_OFFSET of inst : label is "29'b00000000000000000000000000000";
  attribute VF4_MSIX_CAP_TABLE_BIR : integer;
  attribute VF4_MSIX_CAP_TABLE_BIR of inst : label is 0;
  attribute VF4_MSIX_CAP_TABLE_OFFSET : string;
  attribute VF4_MSIX_CAP_TABLE_OFFSET of inst : label is "29'b00000000000000000000000000000";
  attribute VF4_MSIX_CAP_TABLE_SIZE : string;
  attribute VF4_MSIX_CAP_TABLE_SIZE of inst : label is "11'b00000000000";
  attribute VF4_MSI_CAP_MULTIMSGCAP : integer;
  attribute VF4_MSI_CAP_MULTIMSGCAP of inst : label is 0;
  attribute VF4_PM_CAP_ID : string;
  attribute VF4_PM_CAP_ID of inst : label is "8'b00000001";
  attribute VF4_PM_CAP_NEXTPTR : string;
  attribute VF4_PM_CAP_NEXTPTR of inst : label is "8'b00000000";
  attribute VF4_PM_CAP_VER_ID : string;
  attribute VF4_PM_CAP_VER_ID of inst : label is "3'b011";
  attribute VF4_TPHR_CAP_DEV_SPECIFIC_MODE : string;
  attribute VF4_TPHR_CAP_DEV_SPECIFIC_MODE of inst : label is "true";
  attribute VF4_TPHR_CAP_ENABLE : string;
  attribute VF4_TPHR_CAP_ENABLE of inst : label is "FALSE";
  attribute VF4_TPHR_CAP_INT_VEC_MODE : string;
  attribute VF4_TPHR_CAP_INT_VEC_MODE of inst : label is "FALSE";
  attribute VF4_TPHR_CAP_NEXTPTR : string;
  attribute VF4_TPHR_CAP_NEXTPTR of inst : label is "12'b000000000000";
  attribute VF4_TPHR_CAP_ST_MODE_SEL : string;
  attribute VF4_TPHR_CAP_ST_MODE_SEL of inst : label is "3'b000";
  attribute VF4_TPHR_CAP_ST_TABLE_LOC : string;
  attribute VF4_TPHR_CAP_ST_TABLE_LOC of inst : label is "2'b00";
  attribute VF4_TPHR_CAP_ST_TABLE_SIZE : string;
  attribute VF4_TPHR_CAP_ST_TABLE_SIZE of inst : label is "11'b00000000000";
  attribute VF4_TPHR_CAP_VER : string;
  attribute VF4_TPHR_CAP_VER of inst : label is "4'b0001";
  attribute VF5_ARI_CAP_NEXTPTR : string;
  attribute VF5_ARI_CAP_NEXTPTR of inst : label is "12'b000000000000";
  attribute VF5_MSIX_CAP_PBA_BIR : integer;
  attribute VF5_MSIX_CAP_PBA_BIR of inst : label is 0;
  attribute VF5_MSIX_CAP_PBA_OFFSET : string;
  attribute VF5_MSIX_CAP_PBA_OFFSET of inst : label is "29'b00000000000000000000000000000";
  attribute VF5_MSIX_CAP_TABLE_BIR : integer;
  attribute VF5_MSIX_CAP_TABLE_BIR of inst : label is 0;
  attribute VF5_MSIX_CAP_TABLE_OFFSET : string;
  attribute VF5_MSIX_CAP_TABLE_OFFSET of inst : label is "29'b00000000000000000000000000000";
  attribute VF5_MSIX_CAP_TABLE_SIZE : string;
  attribute VF5_MSIX_CAP_TABLE_SIZE of inst : label is "11'b00000000000";
  attribute VF5_MSI_CAP_MULTIMSGCAP : integer;
  attribute VF5_MSI_CAP_MULTIMSGCAP of inst : label is 0;
  attribute VF5_PM_CAP_ID : string;
  attribute VF5_PM_CAP_ID of inst : label is "8'b00000001";
  attribute VF5_PM_CAP_NEXTPTR : string;
  attribute VF5_PM_CAP_NEXTPTR of inst : label is "8'b00000000";
  attribute VF5_PM_CAP_VER_ID : string;
  attribute VF5_PM_CAP_VER_ID of inst : label is "3'b011";
  attribute VF5_TPHR_CAP_DEV_SPECIFIC_MODE : string;
  attribute VF5_TPHR_CAP_DEV_SPECIFIC_MODE of inst : label is "true";
  attribute VF5_TPHR_CAP_ENABLE : string;
  attribute VF5_TPHR_CAP_ENABLE of inst : label is "FALSE";
  attribute VF5_TPHR_CAP_INT_VEC_MODE : string;
  attribute VF5_TPHR_CAP_INT_VEC_MODE of inst : label is "FALSE";
  attribute VF5_TPHR_CAP_NEXTPTR : string;
  attribute VF5_TPHR_CAP_NEXTPTR of inst : label is "12'b000000000000";
  attribute VF5_TPHR_CAP_ST_MODE_SEL : string;
  attribute VF5_TPHR_CAP_ST_MODE_SEL of inst : label is "3'b000";
  attribute VF5_TPHR_CAP_ST_TABLE_LOC : string;
  attribute VF5_TPHR_CAP_ST_TABLE_LOC of inst : label is "2'b00";
  attribute VF5_TPHR_CAP_ST_TABLE_SIZE : string;
  attribute VF5_TPHR_CAP_ST_TABLE_SIZE of inst : label is "11'b00000000000";
  attribute VF5_TPHR_CAP_VER : string;
  attribute VF5_TPHR_CAP_VER of inst : label is "4'b0001";
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of inst : label is "xilinx.com:interface:pcie_7x_mgt:1.0 pcie_7x_mgt txn";
  attribute component_name : string;
  attribute component_name of inst : label is "pcie3_7x_v3_0";
  attribute gen_x0y0_ucf : string;
  attribute gen_x0y0_ucf of inst : label is "0";
  attribute gen_x0y1_ucf : string;
  attribute gen_x0y1_ucf of inst : label is "1";
  attribute gen_x0y2_ucf : string;
  attribute gen_x0y2_ucf of inst : label is "0";
  attribute gen_x0y3_ucf : string;
  attribute gen_x0y3_ucf of inst : label is "0";
  attribute pcie_blk_locn : integer;
  attribute pcie_blk_locn of inst : label is 1;
  attribute silicon_revision : string;
  attribute silicon_revision of inst : label is "Production";
  attribute xlnx_ref_board : integer;
  attribute xlnx_ref_board of inst : label is 1;
begin
inst: entity work.pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx
    port map (
      cfg_config_space_enable => '1',
      cfg_current_speed(2 downto 0) => cfg_current_speed(2 downto 0),
      cfg_dpa_substate_change(1 downto 0) => cfg_dpa_substate_change(1 downto 0),
      cfg_ds_bus_number(7) => '0',
      cfg_ds_bus_number(6) => '0',
      cfg_ds_bus_number(5) => '0',
      cfg_ds_bus_number(4) => '0',
      cfg_ds_bus_number(3) => '0',
      cfg_ds_bus_number(2) => '0',
      cfg_ds_bus_number(1) => '0',
      cfg_ds_bus_number(0) => '0',
      cfg_ds_device_number(4) => '0',
      cfg_ds_device_number(3) => '0',
      cfg_ds_device_number(2) => '0',
      cfg_ds_device_number(1) => '0',
      cfg_ds_device_number(0) => '0',
      cfg_ds_function_number(2) => '0',
      cfg_ds_function_number(1) => '0',
      cfg_ds_function_number(0) => '0',
      cfg_ds_port_number(7) => '0',
      cfg_ds_port_number(6) => '0',
      cfg_ds_port_number(5) => '0',
      cfg_ds_port_number(4) => '0',
      cfg_ds_port_number(3) => '0',
      cfg_ds_port_number(2) => '0',
      cfg_ds_port_number(1) => '0',
      cfg_ds_port_number(0) => '0',
      cfg_dsn(63) => '0',
      cfg_dsn(62) => '0',
      cfg_dsn(61) => '0',
      cfg_dsn(60) => '0',
      cfg_dsn(59) => '0',
      cfg_dsn(58) => '0',
      cfg_dsn(57) => '0',
      cfg_dsn(56) => '0',
      cfg_dsn(55) => '0',
      cfg_dsn(54) => '0',
      cfg_dsn(53) => '0',
      cfg_dsn(52) => '0',
      cfg_dsn(51) => '0',
      cfg_dsn(50) => '0',
      cfg_dsn(49) => '0',
      cfg_dsn(48) => '0',
      cfg_dsn(47) => '0',
      cfg_dsn(46) => '0',
      cfg_dsn(45) => '0',
      cfg_dsn(44) => '0',
      cfg_dsn(43) => '0',
      cfg_dsn(42) => '0',
      cfg_dsn(41) => '0',
      cfg_dsn(40) => '0',
      cfg_dsn(39) => '0',
      cfg_dsn(38) => '0',
      cfg_dsn(37) => '0',
      cfg_dsn(36) => '0',
      cfg_dsn(35) => '0',
      cfg_dsn(34) => '0',
      cfg_dsn(33) => '0',
      cfg_dsn(32) => '0',
      cfg_dsn(31) => '0',
      cfg_dsn(30) => '0',
      cfg_dsn(29) => '0',
      cfg_dsn(28) => '0',
      cfg_dsn(27) => '0',
      cfg_dsn(26) => '0',
      cfg_dsn(25) => '0',
      cfg_dsn(24) => '0',
      cfg_dsn(23) => '0',
      cfg_dsn(22) => '0',
      cfg_dsn(21) => '0',
      cfg_dsn(20) => '0',
      cfg_dsn(19) => '0',
      cfg_dsn(18) => '0',
      cfg_dsn(17) => '0',
      cfg_dsn(16) => '0',
      cfg_dsn(15) => '0',
      cfg_dsn(14) => '0',
      cfg_dsn(13) => '0',
      cfg_dsn(12) => '0',
      cfg_dsn(11) => '0',
      cfg_dsn(10) => '0',
      cfg_dsn(9) => '0',
      cfg_dsn(8) => '0',
      cfg_dsn(7) => '0',
      cfg_dsn(6) => '0',
      cfg_dsn(5) => '0',
      cfg_dsn(4) => '0',
      cfg_dsn(3) => '0',
      cfg_dsn(2) => '0',
      cfg_dsn(1) => '0',
      cfg_dsn(0) => '0',
      cfg_err_cor_in => '0',
      cfg_err_cor_out => cfg_err_cor_out,
      cfg_err_fatal_out => cfg_err_fatal_out,
      cfg_err_nonfatal_out => cfg_err_nonfatal_out,
      cfg_err_uncor_in => '0',
      cfg_ext_function_number(7 downto 0) => NLW_inst_cfg_ext_function_number_UNCONNECTED(7 downto 0),
      cfg_ext_read_data(31) => '0',
      cfg_ext_read_data(30) => '0',
      cfg_ext_read_data(29) => '0',
      cfg_ext_read_data(28) => '0',
      cfg_ext_read_data(27) => '0',
      cfg_ext_read_data(26) => '0',
      cfg_ext_read_data(25) => '0',
      cfg_ext_read_data(24) => '0',
      cfg_ext_read_data(23) => '0',
      cfg_ext_read_data(22) => '0',
      cfg_ext_read_data(21) => '0',
      cfg_ext_read_data(20) => '0',
      cfg_ext_read_data(19) => '0',
      cfg_ext_read_data(18) => '0',
      cfg_ext_read_data(17) => '0',
      cfg_ext_read_data(16) => '0',
      cfg_ext_read_data(15) => '0',
      cfg_ext_read_data(14) => '0',
      cfg_ext_read_data(13) => '0',
      cfg_ext_read_data(12) => '0',
      cfg_ext_read_data(11) => '0',
      cfg_ext_read_data(10) => '0',
      cfg_ext_read_data(9) => '0',
      cfg_ext_read_data(8) => '0',
      cfg_ext_read_data(7) => '0',
      cfg_ext_read_data(6) => '0',
      cfg_ext_read_data(5) => '0',
      cfg_ext_read_data(4) => '0',
      cfg_ext_read_data(3) => '0',
      cfg_ext_read_data(2) => '0',
      cfg_ext_read_data(1) => '0',
      cfg_ext_read_data(0) => '0',
      cfg_ext_read_data_valid => '0',
      cfg_ext_read_received => NLW_inst_cfg_ext_read_received_UNCONNECTED,
      cfg_ext_register_number(9 downto 0) => NLW_inst_cfg_ext_register_number_UNCONNECTED(9 downto 0),
      cfg_ext_write_byte_enable(3 downto 0) => NLW_inst_cfg_ext_write_byte_enable_UNCONNECTED(3 downto 0),
      cfg_ext_write_data(31 downto 0) => NLW_inst_cfg_ext_write_data_UNCONNECTED(31 downto 0),
      cfg_ext_write_received => NLW_inst_cfg_ext_write_received_UNCONNECTED,
      cfg_fc_cpld(11 downto 0) => cfg_fc_cpld(11 downto 0),
      cfg_fc_cplh(7 downto 0) => cfg_fc_cplh(7 downto 0),
      cfg_fc_npd(11 downto 0) => cfg_fc_npd(11 downto 0),
      cfg_fc_nph(7 downto 0) => cfg_fc_nph(7 downto 0),
      cfg_fc_pd(11 downto 0) => cfg_fc_pd(11 downto 0),
      cfg_fc_ph(7 downto 0) => cfg_fc_ph(7 downto 0),
      cfg_fc_sel(2 downto 0) => cfg_fc_sel(2 downto 0),
      cfg_flr_done(1) => '0',
      cfg_flr_done(0) => '0',
      cfg_flr_in_process(1 downto 0) => NLW_inst_cfg_flr_in_process_UNCONNECTED(1 downto 0),
      cfg_function_power_state(5 downto 0) => cfg_function_power_state(5 downto 0),
      cfg_function_status(7 downto 0) => cfg_function_status(7 downto 0),
      cfg_hot_reset_in => '0',
      cfg_hot_reset_out => NLW_inst_cfg_hot_reset_out_UNCONNECTED,
      cfg_interrupt_int(3 downto 0) => cfg_interrupt_int(3 downto 0),
      cfg_interrupt_msi_attr(2 downto 0) => cfg_interrupt_msi_attr(2 downto 0),
      cfg_interrupt_msi_data(31 downto 0) => cfg_interrupt_msi_data(31 downto 0),
      cfg_interrupt_msi_enable(1 downto 0) => cfg_interrupt_msi_enable(1 downto 0),
      cfg_interrupt_msi_fail => cfg_interrupt_msi_fail,
      cfg_interrupt_msi_function_number(2 downto 0) => cfg_interrupt_msi_function_number(2 downto 0),
      cfg_interrupt_msi_int(31 downto 0) => cfg_interrupt_msi_int(31 downto 0),
      cfg_interrupt_msi_mask_update => cfg_interrupt_msi_mask_update,
      cfg_interrupt_msi_mmenable(5 downto 0) => cfg_interrupt_msi_mmenable(5 downto 0),
      cfg_interrupt_msi_pending_status(63 downto 0) => cfg_interrupt_msi_pending_status(63 downto 0),
      cfg_interrupt_msi_select(3 downto 0) => cfg_interrupt_msi_select(3 downto 0),
      cfg_interrupt_msi_sent => cfg_interrupt_msi_sent,
      cfg_interrupt_msi_tph_present => cfg_interrupt_msi_tph_present,
      cfg_interrupt_msi_tph_st_tag(8 downto 0) => cfg_interrupt_msi_tph_st_tag(8 downto 0),
      cfg_interrupt_msi_tph_type(1 downto 0) => cfg_interrupt_msi_tph_type(1 downto 0),
      cfg_interrupt_msi_vf_enable(5 downto 0) => cfg_interrupt_msi_vf_enable(5 downto 0),
      cfg_interrupt_msix_address(63) => '0',
      cfg_interrupt_msix_address(62) => '0',
      cfg_interrupt_msix_address(61) => '0',
      cfg_interrupt_msix_address(60) => '0',
      cfg_interrupt_msix_address(59) => '0',
      cfg_interrupt_msix_address(58) => '0',
      cfg_interrupt_msix_address(57) => '0',
      cfg_interrupt_msix_address(56) => '0',
      cfg_interrupt_msix_address(55) => '0',
      cfg_interrupt_msix_address(54) => '0',
      cfg_interrupt_msix_address(53) => '0',
      cfg_interrupt_msix_address(52) => '0',
      cfg_interrupt_msix_address(51) => '0',
      cfg_interrupt_msix_address(50) => '0',
      cfg_interrupt_msix_address(49) => '0',
      cfg_interrupt_msix_address(48) => '0',
      cfg_interrupt_msix_address(47) => '0',
      cfg_interrupt_msix_address(46) => '0',
      cfg_interrupt_msix_address(45) => '0',
      cfg_interrupt_msix_address(44) => '0',
      cfg_interrupt_msix_address(43) => '0',
      cfg_interrupt_msix_address(42) => '0',
      cfg_interrupt_msix_address(41) => '0',
      cfg_interrupt_msix_address(40) => '0',
      cfg_interrupt_msix_address(39) => '0',
      cfg_interrupt_msix_address(38) => '0',
      cfg_interrupt_msix_address(37) => '0',
      cfg_interrupt_msix_address(36) => '0',
      cfg_interrupt_msix_address(35) => '0',
      cfg_interrupt_msix_address(34) => '0',
      cfg_interrupt_msix_address(33) => '0',
      cfg_interrupt_msix_address(32) => '0',
      cfg_interrupt_msix_address(31) => '0',
      cfg_interrupt_msix_address(30) => '0',
      cfg_interrupt_msix_address(29) => '0',
      cfg_interrupt_msix_address(28) => '0',
      cfg_interrupt_msix_address(27) => '0',
      cfg_interrupt_msix_address(26) => '0',
      cfg_interrupt_msix_address(25) => '0',
      cfg_interrupt_msix_address(24) => '0',
      cfg_interrupt_msix_address(23) => '0',
      cfg_interrupt_msix_address(22) => '0',
      cfg_interrupt_msix_address(21) => '0',
      cfg_interrupt_msix_address(20) => '0',
      cfg_interrupt_msix_address(19) => '0',
      cfg_interrupt_msix_address(18) => '0',
      cfg_interrupt_msix_address(17) => '0',
      cfg_interrupt_msix_address(16) => '0',
      cfg_interrupt_msix_address(15) => '0',
      cfg_interrupt_msix_address(14) => '0',
      cfg_interrupt_msix_address(13) => '0',
      cfg_interrupt_msix_address(12) => '0',
      cfg_interrupt_msix_address(11) => '0',
      cfg_interrupt_msix_address(10) => '0',
      cfg_interrupt_msix_address(9) => '0',
      cfg_interrupt_msix_address(8) => '0',
      cfg_interrupt_msix_address(7) => '0',
      cfg_interrupt_msix_address(6) => '0',
      cfg_interrupt_msix_address(5) => '0',
      cfg_interrupt_msix_address(4) => '0',
      cfg_interrupt_msix_address(3) => '0',
      cfg_interrupt_msix_address(2) => '0',
      cfg_interrupt_msix_address(1) => '0',
      cfg_interrupt_msix_address(0) => '0',
      cfg_interrupt_msix_data(31) => '0',
      cfg_interrupt_msix_data(30) => '0',
      cfg_interrupt_msix_data(29) => '0',
      cfg_interrupt_msix_data(28) => '0',
      cfg_interrupt_msix_data(27) => '0',
      cfg_interrupt_msix_data(26) => '0',
      cfg_interrupt_msix_data(25) => '0',
      cfg_interrupt_msix_data(24) => '0',
      cfg_interrupt_msix_data(23) => '0',
      cfg_interrupt_msix_data(22) => '0',
      cfg_interrupt_msix_data(21) => '0',
      cfg_interrupt_msix_data(20) => '0',
      cfg_interrupt_msix_data(19) => '0',
      cfg_interrupt_msix_data(18) => '0',
      cfg_interrupt_msix_data(17) => '0',
      cfg_interrupt_msix_data(16) => '0',
      cfg_interrupt_msix_data(15) => '0',
      cfg_interrupt_msix_data(14) => '0',
      cfg_interrupt_msix_data(13) => '0',
      cfg_interrupt_msix_data(12) => '0',
      cfg_interrupt_msix_data(11) => '0',
      cfg_interrupt_msix_data(10) => '0',
      cfg_interrupt_msix_data(9) => '0',
      cfg_interrupt_msix_data(8) => '0',
      cfg_interrupt_msix_data(7) => '0',
      cfg_interrupt_msix_data(6) => '0',
      cfg_interrupt_msix_data(5) => '0',
      cfg_interrupt_msix_data(4) => '0',
      cfg_interrupt_msix_data(3) => '0',
      cfg_interrupt_msix_data(2) => '0',
      cfg_interrupt_msix_data(1) => '0',
      cfg_interrupt_msix_data(0) => '0',
      cfg_interrupt_msix_enable(1 downto 0) => NLW_inst_cfg_interrupt_msix_enable_UNCONNECTED(1 downto 0),
      cfg_interrupt_msix_fail => NLW_inst_cfg_interrupt_msix_fail_UNCONNECTED,
      cfg_interrupt_msix_int => '0',
      cfg_interrupt_msix_mask(1 downto 0) => NLW_inst_cfg_interrupt_msix_mask_UNCONNECTED(1 downto 0),
      cfg_interrupt_msix_sent => NLW_inst_cfg_interrupt_msix_sent_UNCONNECTED,
      cfg_interrupt_msix_vf_enable(5 downto 0) => NLW_inst_cfg_interrupt_msix_vf_enable_UNCONNECTED(5 downto 0),
      cfg_interrupt_msix_vf_mask(5 downto 0) => NLW_inst_cfg_interrupt_msix_vf_mask_UNCONNECTED(5 downto 0),
      cfg_interrupt_pending(1 downto 0) => cfg_interrupt_pending(1 downto 0),
      cfg_interrupt_sent => cfg_interrupt_sent,
      cfg_link_power_state(1 downto 0) => cfg_link_power_state(1 downto 0),
      cfg_link_training_enable => '1',
      cfg_ltr_enable => cfg_ltr_enable,
      cfg_ltssm_state(5 downto 0) => cfg_ltssm_state(5 downto 0),
      cfg_max_payload(2 downto 0) => cfg_max_payload(2 downto 0),
      cfg_max_read_req(2 downto 0) => cfg_max_read_req(2 downto 0),
      cfg_mgmt_addr(18) => '0',
      cfg_mgmt_addr(17) => '0',
      cfg_mgmt_addr(16) => '0',
      cfg_mgmt_addr(15) => '0',
      cfg_mgmt_addr(14) => '0',
      cfg_mgmt_addr(13) => '0',
      cfg_mgmt_addr(12) => '0',
      cfg_mgmt_addr(11) => '0',
      cfg_mgmt_addr(10) => '0',
      cfg_mgmt_addr(9) => '0',
      cfg_mgmt_addr(8) => '0',
      cfg_mgmt_addr(7) => '0',
      cfg_mgmt_addr(6) => '0',
      cfg_mgmt_addr(5) => '0',
      cfg_mgmt_addr(4) => '0',
      cfg_mgmt_addr(3) => '0',
      cfg_mgmt_addr(2) => '0',
      cfg_mgmt_addr(1) => '0',
      cfg_mgmt_addr(0) => '0',
      cfg_mgmt_byte_enable(3) => '0',
      cfg_mgmt_byte_enable(2) => '0',
      cfg_mgmt_byte_enable(1) => '0',
      cfg_mgmt_byte_enable(0) => '0',
      cfg_mgmt_read => '0',
      cfg_mgmt_read_data(31 downto 0) => NLW_inst_cfg_mgmt_read_data_UNCONNECTED(31 downto 0),
      cfg_mgmt_read_write_done => NLW_inst_cfg_mgmt_read_write_done_UNCONNECTED,
      cfg_mgmt_type1_cfg_reg_access => '0',
      cfg_mgmt_write => '0',
      cfg_mgmt_write_data(31) => '0',
      cfg_mgmt_write_data(30) => '0',
      cfg_mgmt_write_data(29) => '0',
      cfg_mgmt_write_data(28) => '0',
      cfg_mgmt_write_data(27) => '0',
      cfg_mgmt_write_data(26) => '0',
      cfg_mgmt_write_data(25) => '0',
      cfg_mgmt_write_data(24) => '0',
      cfg_mgmt_write_data(23) => '0',
      cfg_mgmt_write_data(22) => '0',
      cfg_mgmt_write_data(21) => '0',
      cfg_mgmt_write_data(20) => '0',
      cfg_mgmt_write_data(19) => '0',
      cfg_mgmt_write_data(18) => '0',
      cfg_mgmt_write_data(17) => '0',
      cfg_mgmt_write_data(16) => '0',
      cfg_mgmt_write_data(15) => '0',
      cfg_mgmt_write_data(14) => '0',
      cfg_mgmt_write_data(13) => '0',
      cfg_mgmt_write_data(12) => '0',
      cfg_mgmt_write_data(11) => '0',
      cfg_mgmt_write_data(10) => '0',
      cfg_mgmt_write_data(9) => '0',
      cfg_mgmt_write_data(8) => '0',
      cfg_mgmt_write_data(7) => '0',
      cfg_mgmt_write_data(6) => '0',
      cfg_mgmt_write_data(5) => '0',
      cfg_mgmt_write_data(4) => '0',
      cfg_mgmt_write_data(3) => '0',
      cfg_mgmt_write_data(2) => '0',
      cfg_mgmt_write_data(1) => '0',
      cfg_mgmt_write_data(0) => '0',
      cfg_msg_received => NLW_inst_cfg_msg_received_UNCONNECTED,
      cfg_msg_received_data(7 downto 0) => NLW_inst_cfg_msg_received_data_UNCONNECTED(7 downto 0),
      cfg_msg_received_type(4 downto 0) => NLW_inst_cfg_msg_received_type_UNCONNECTED(4 downto 0),
      cfg_msg_transmit => '0',
      cfg_msg_transmit_data(31) => '0',
      cfg_msg_transmit_data(30) => '0',
      cfg_msg_transmit_data(29) => '0',
      cfg_msg_transmit_data(28) => '0',
      cfg_msg_transmit_data(27) => '0',
      cfg_msg_transmit_data(26) => '0',
      cfg_msg_transmit_data(25) => '0',
      cfg_msg_transmit_data(24) => '0',
      cfg_msg_transmit_data(23) => '0',
      cfg_msg_transmit_data(22) => '0',
      cfg_msg_transmit_data(21) => '0',
      cfg_msg_transmit_data(20) => '0',
      cfg_msg_transmit_data(19) => '0',
      cfg_msg_transmit_data(18) => '0',
      cfg_msg_transmit_data(17) => '0',
      cfg_msg_transmit_data(16) => '0',
      cfg_msg_transmit_data(15) => '0',
      cfg_msg_transmit_data(14) => '0',
      cfg_msg_transmit_data(13) => '0',
      cfg_msg_transmit_data(12) => '0',
      cfg_msg_transmit_data(11) => '0',
      cfg_msg_transmit_data(10) => '0',
      cfg_msg_transmit_data(9) => '0',
      cfg_msg_transmit_data(8) => '0',
      cfg_msg_transmit_data(7) => '0',
      cfg_msg_transmit_data(6) => '0',
      cfg_msg_transmit_data(5) => '0',
      cfg_msg_transmit_data(4) => '0',
      cfg_msg_transmit_data(3) => '0',
      cfg_msg_transmit_data(2) => '0',
      cfg_msg_transmit_data(1) => '0',
      cfg_msg_transmit_data(0) => '0',
      cfg_msg_transmit_done => NLW_inst_cfg_msg_transmit_done_UNCONNECTED,
      cfg_msg_transmit_type(2) => '0',
      cfg_msg_transmit_type(1) => '0',
      cfg_msg_transmit_type(0) => '0',
      cfg_negotiated_width(3 downto 0) => cfg_negotiated_width(3 downto 0),
      cfg_obff_enable(1 downto 0) => cfg_obff_enable(1 downto 0),
      cfg_per_func_status_control(2) => '0',
      cfg_per_func_status_control(1) => '0',
      cfg_per_func_status_control(0) => '0',
      cfg_per_func_status_data(15 downto 0) => NLW_inst_cfg_per_func_status_data_UNCONNECTED(15 downto 0),
      cfg_per_function_number(2) => '0',
      cfg_per_function_number(1) => '0',
      cfg_per_function_number(0) => '0',
      cfg_per_function_output_request => '0',
      cfg_per_function_update_done => NLW_inst_cfg_per_function_update_done_UNCONNECTED,
      cfg_phy_link_down => cfg_phy_link_down,
      cfg_phy_link_status(1 downto 0) => cfg_phy_link_status(1 downto 0),
      cfg_pl_status_change => cfg_pl_status_change,
      cfg_power_state_change_ack => '0',
      cfg_power_state_change_interrupt => NLW_inst_cfg_power_state_change_interrupt_UNCONNECTED,
      cfg_rcb_status(1 downto 0) => cfg_rcb_status(1 downto 0),
      cfg_req_pm_transition_l23_ready => '0',
      cfg_subsys_vend_id(15) => '0',
      cfg_subsys_vend_id(14) => '0',
      cfg_subsys_vend_id(13) => '0',
      cfg_subsys_vend_id(12) => '1',
      cfg_subsys_vend_id(11) => '0',
      cfg_subsys_vend_id(10) => '0',
      cfg_subsys_vend_id(9) => '0',
      cfg_subsys_vend_id(8) => '0',
      cfg_subsys_vend_id(7) => '1',
      cfg_subsys_vend_id(6) => '1',
      cfg_subsys_vend_id(5) => '1',
      cfg_subsys_vend_id(4) => '0',
      cfg_subsys_vend_id(3) => '1',
      cfg_subsys_vend_id(2) => '1',
      cfg_subsys_vend_id(1) => '1',
      cfg_subsys_vend_id(0) => '0',
      cfg_tph_requester_enable(1 downto 0) => cfg_tph_requester_enable(1 downto 0),
      cfg_tph_st_mode(5 downto 0) => cfg_tph_st_mode(5 downto 0),
      cfg_vf_flr_done(5) => '0',
      cfg_vf_flr_done(4) => '0',
      cfg_vf_flr_done(3) => '0',
      cfg_vf_flr_done(2) => '0',
      cfg_vf_flr_done(1) => '0',
      cfg_vf_flr_done(0) => '0',
      cfg_vf_flr_in_process(5 downto 0) => NLW_inst_cfg_vf_flr_in_process_UNCONNECTED(5 downto 0),
      cfg_vf_power_state(17 downto 0) => cfg_vf_power_state(17 downto 0),
      cfg_vf_status(11 downto 0) => cfg_vf_status(11 downto 0),
      cfg_vf_tph_requester_enable(5 downto 0) => cfg_vf_tph_requester_enable(5 downto 0),
      cfg_vf_tph_st_mode(17 downto 0) => cfg_vf_tph_st_mode(17 downto 0),
      common_commands_in(25) => '0',
      common_commands_in(24) => '0',
      common_commands_in(23) => '0',
      common_commands_in(22) => '0',
      common_commands_in(21) => '0',
      common_commands_in(20) => '0',
      common_commands_in(19) => '0',
      common_commands_in(18) => '0',
      common_commands_in(17) => '0',
      common_commands_in(16) => '0',
      common_commands_in(15) => '0',
      common_commands_in(14) => '0',
      common_commands_in(13) => '0',
      common_commands_in(12) => '0',
      common_commands_in(11) => '0',
      common_commands_in(10) => '0',
      common_commands_in(9) => '0',
      common_commands_in(8) => '0',
      common_commands_in(7) => '0',
      common_commands_in(6) => '0',
      common_commands_in(5) => '0',
      common_commands_in(4) => '0',
      common_commands_in(3) => '0',
      common_commands_in(2) => '0',
      common_commands_in(1) => '0',
      common_commands_in(0) => '0',
      common_commands_out(16 downto 0) => NLW_inst_common_commands_out_UNCONNECTED(16 downto 0),
      ext_ch_gt_drpaddr(35) => '0',
      ext_ch_gt_drpaddr(34) => '0',
      ext_ch_gt_drpaddr(33) => '0',
      ext_ch_gt_drpaddr(32) => '0',
      ext_ch_gt_drpaddr(31) => '0',
      ext_ch_gt_drpaddr(30) => '0',
      ext_ch_gt_drpaddr(29) => '0',
      ext_ch_gt_drpaddr(28) => '0',
      ext_ch_gt_drpaddr(27) => '0',
      ext_ch_gt_drpaddr(26) => '0',
      ext_ch_gt_drpaddr(25) => '0',
      ext_ch_gt_drpaddr(24) => '0',
      ext_ch_gt_drpaddr(23) => '0',
      ext_ch_gt_drpaddr(22) => '0',
      ext_ch_gt_drpaddr(21) => '0',
      ext_ch_gt_drpaddr(20) => '0',
      ext_ch_gt_drpaddr(19) => '0',
      ext_ch_gt_drpaddr(18) => '0',
      ext_ch_gt_drpaddr(17) => '0',
      ext_ch_gt_drpaddr(16) => '0',
      ext_ch_gt_drpaddr(15) => '0',
      ext_ch_gt_drpaddr(14) => '0',
      ext_ch_gt_drpaddr(13) => '0',
      ext_ch_gt_drpaddr(12) => '0',
      ext_ch_gt_drpaddr(11) => '0',
      ext_ch_gt_drpaddr(10) => '0',
      ext_ch_gt_drpaddr(9) => '0',
      ext_ch_gt_drpaddr(8) => '0',
      ext_ch_gt_drpaddr(7) => '0',
      ext_ch_gt_drpaddr(6) => '0',
      ext_ch_gt_drpaddr(5) => '0',
      ext_ch_gt_drpaddr(4) => '0',
      ext_ch_gt_drpaddr(3) => '0',
      ext_ch_gt_drpaddr(2) => '0',
      ext_ch_gt_drpaddr(1) => '0',
      ext_ch_gt_drpaddr(0) => '0',
      ext_ch_gt_drpclk => NLW_inst_ext_ch_gt_drpclk_UNCONNECTED,
      ext_ch_gt_drpdi(63) => '0',
      ext_ch_gt_drpdi(62) => '0',
      ext_ch_gt_drpdi(61) => '0',
      ext_ch_gt_drpdi(60) => '0',
      ext_ch_gt_drpdi(59) => '0',
      ext_ch_gt_drpdi(58) => '0',
      ext_ch_gt_drpdi(57) => '0',
      ext_ch_gt_drpdi(56) => '0',
      ext_ch_gt_drpdi(55) => '0',
      ext_ch_gt_drpdi(54) => '0',
      ext_ch_gt_drpdi(53) => '0',
      ext_ch_gt_drpdi(52) => '0',
      ext_ch_gt_drpdi(51) => '0',
      ext_ch_gt_drpdi(50) => '0',
      ext_ch_gt_drpdi(49) => '0',
      ext_ch_gt_drpdi(48) => '0',
      ext_ch_gt_drpdi(47) => '0',
      ext_ch_gt_drpdi(46) => '0',
      ext_ch_gt_drpdi(45) => '0',
      ext_ch_gt_drpdi(44) => '0',
      ext_ch_gt_drpdi(43) => '0',
      ext_ch_gt_drpdi(42) => '0',
      ext_ch_gt_drpdi(41) => '0',
      ext_ch_gt_drpdi(40) => '0',
      ext_ch_gt_drpdi(39) => '0',
      ext_ch_gt_drpdi(38) => '0',
      ext_ch_gt_drpdi(37) => '0',
      ext_ch_gt_drpdi(36) => '0',
      ext_ch_gt_drpdi(35) => '0',
      ext_ch_gt_drpdi(34) => '0',
      ext_ch_gt_drpdi(33) => '0',
      ext_ch_gt_drpdi(32) => '0',
      ext_ch_gt_drpdi(31) => '0',
      ext_ch_gt_drpdi(30) => '0',
      ext_ch_gt_drpdi(29) => '0',
      ext_ch_gt_drpdi(28) => '0',
      ext_ch_gt_drpdi(27) => '0',
      ext_ch_gt_drpdi(26) => '0',
      ext_ch_gt_drpdi(25) => '0',
      ext_ch_gt_drpdi(24) => '0',
      ext_ch_gt_drpdi(23) => '0',
      ext_ch_gt_drpdi(22) => '0',
      ext_ch_gt_drpdi(21) => '0',
      ext_ch_gt_drpdi(20) => '0',
      ext_ch_gt_drpdi(19) => '0',
      ext_ch_gt_drpdi(18) => '0',
      ext_ch_gt_drpdi(17) => '0',
      ext_ch_gt_drpdi(16) => '0',
      ext_ch_gt_drpdi(15) => '0',
      ext_ch_gt_drpdi(14) => '0',
      ext_ch_gt_drpdi(13) => '0',
      ext_ch_gt_drpdi(12) => '0',
      ext_ch_gt_drpdi(11) => '0',
      ext_ch_gt_drpdi(10) => '0',
      ext_ch_gt_drpdi(9) => '0',
      ext_ch_gt_drpdi(8) => '0',
      ext_ch_gt_drpdi(7) => '0',
      ext_ch_gt_drpdi(6) => '0',
      ext_ch_gt_drpdi(5) => '0',
      ext_ch_gt_drpdi(4) => '0',
      ext_ch_gt_drpdi(3) => '0',
      ext_ch_gt_drpdi(2) => '0',
      ext_ch_gt_drpdi(1) => '0',
      ext_ch_gt_drpdi(0) => '0',
      ext_ch_gt_drpdo(63 downto 0) => NLW_inst_ext_ch_gt_drpdo_UNCONNECTED(63 downto 0),
      ext_ch_gt_drpen(3) => '0',
      ext_ch_gt_drpen(2) => '0',
      ext_ch_gt_drpen(1) => '0',
      ext_ch_gt_drpen(0) => '0',
      ext_ch_gt_drprdy(3 downto 0) => NLW_inst_ext_ch_gt_drprdy_UNCONNECTED(3 downto 0),
      ext_ch_gt_drpwe(3) => '0',
      ext_ch_gt_drpwe(2) => '0',
      ext_ch_gt_drpwe(1) => '0',
      ext_ch_gt_drpwe(0) => '0',
      gt_ch_drp_rdy(3 downto 0) => NLW_inst_gt_ch_drp_rdy_UNCONNECTED(3 downto 0),
      icap_clk => '0',
      icap_csib => '1',
      icap_i(31) => '1',
      icap_i(30) => '1',
      icap_i(29) => '1',
      icap_i(28) => '1',
      icap_i(27) => '1',
      icap_i(26) => '1',
      icap_i(25) => '1',
      icap_i(24) => '1',
      icap_i(23) => '1',
      icap_i(22) => '1',
      icap_i(21) => '1',
      icap_i(20) => '1',
      icap_i(19) => '1',
      icap_i(18) => '1',
      icap_i(17) => '1',
      icap_i(16) => '1',
      icap_i(15) => '1',
      icap_i(14) => '1',
      icap_i(13) => '1',
      icap_i(12) => '1',
      icap_i(11) => '1',
      icap_i(10) => '1',
      icap_i(9) => '1',
      icap_i(8) => '1',
      icap_i(7) => '1',
      icap_i(6) => '1',
      icap_i(5) => '1',
      icap_i(4) => '1',
      icap_i(3) => '1',
      icap_i(2) => '1',
      icap_i(1) => '1',
      icap_i(0) => '1',
      icap_o(31 downto 0) => NLW_inst_icap_o_UNCONNECTED(31 downto 0),
      icap_rdwrb => '1',
      int_dclk_out => NLW_inst_int_dclk_out_UNCONNECTED,
      int_oobclk_out => NLW_inst_int_oobclk_out_UNCONNECTED,
      int_pclk_out_slave => NLW_inst_int_pclk_out_slave_UNCONNECTED,
      int_pclk_sel_slave(3) => '0',
      int_pclk_sel_slave(2) => '0',
      int_pclk_sel_slave(1) => '0',
      int_pclk_sel_slave(0) => '0',
      int_pipe_rxusrclk_out => NLW_inst_int_pipe_rxusrclk_out_UNCONNECTED,
      int_qplllock_out(1 downto 0) => NLW_inst_int_qplllock_out_UNCONNECTED(1 downto 0),
      int_qplloutclk_out(1 downto 0) => NLW_inst_int_qplloutclk_out_UNCONNECTED(1 downto 0),
      int_qplloutrefclk_out(1 downto 0) => NLW_inst_int_qplloutrefclk_out_UNCONNECTED(1 downto 0),
      int_rxoutclk_out(3 downto 0) => NLW_inst_int_rxoutclk_out_UNCONNECTED(3 downto 0),
      int_userclk1_out => NLW_inst_int_userclk1_out_UNCONNECTED,
      int_userclk2_out => NLW_inst_int_userclk2_out_UNCONNECTED,
      m_axis_cq_tdata(127 downto 0) => m_axis_cq_tdata(127 downto 0),
      m_axis_cq_tkeep(3 downto 0) => m_axis_cq_tkeep(3 downto 0),
      m_axis_cq_tlast => m_axis_cq_tlast,
      m_axis_cq_tready(21 downto 0) => m_axis_cq_tready(21 downto 0),
      m_axis_cq_tuser(84 downto 0) => m_axis_cq_tuser(84 downto 0),
      m_axis_cq_tvalid => m_axis_cq_tvalid,
      m_axis_rc_tdata(127 downto 0) => m_axis_rc_tdata(127 downto 0),
      m_axis_rc_tkeep(3 downto 0) => m_axis_rc_tkeep(3 downto 0),
      m_axis_rc_tlast => m_axis_rc_tlast,
      m_axis_rc_tready(21 downto 0) => m_axis_rc_tready(21 downto 0),
      m_axis_rc_tuser(74 downto 0) => m_axis_rc_tuser(74 downto 0),
      m_axis_rc_tvalid => m_axis_rc_tvalid,
      pci_exp_rxn(3 downto 0) => pci_exp_rxn(3 downto 0),
      pci_exp_rxp(3 downto 0) => pci_exp_rxp(3 downto 0),
      pci_exp_txn(3 downto 0) => pci_exp_txn(3 downto 0),
      pci_exp_txp(3 downto 0) => pci_exp_txp(3 downto 0),
      pcie_cq_np_req => pcie_cq_np_req,
      pcie_cq_np_req_count(5 downto 0) => pcie_cq_np_req_count(5 downto 0),
      pcie_drp_addr(10) => '0',
      pcie_drp_addr(9) => '0',
      pcie_drp_addr(8) => '0',
      pcie_drp_addr(7) => '0',
      pcie_drp_addr(6) => '0',
      pcie_drp_addr(5) => '0',
      pcie_drp_addr(4) => '0',
      pcie_drp_addr(3) => '0',
      pcie_drp_addr(2) => '0',
      pcie_drp_addr(1) => '0',
      pcie_drp_addr(0) => '0',
      pcie_drp_clk => '1',
      pcie_drp_di(15) => '0',
      pcie_drp_di(14) => '0',
      pcie_drp_di(13) => '0',
      pcie_drp_di(12) => '0',
      pcie_drp_di(11) => '0',
      pcie_drp_di(10) => '0',
      pcie_drp_di(9) => '0',
      pcie_drp_di(8) => '0',
      pcie_drp_di(7) => '0',
      pcie_drp_di(6) => '0',
      pcie_drp_di(5) => '0',
      pcie_drp_di(4) => '0',
      pcie_drp_di(3) => '0',
      pcie_drp_di(2) => '0',
      pcie_drp_di(1) => '0',
      pcie_drp_di(0) => '0',
      pcie_drp_do(15 downto 0) => NLW_inst_pcie_drp_do_UNCONNECTED(15 downto 0),
      pcie_drp_en => '0',
      pcie_drp_rdy => NLW_inst_pcie_drp_rdy_UNCONNECTED,
      pcie_drp_we => '0',
      pcie_rq_seq_num(3 downto 0) => pcie_rq_seq_num(3 downto 0),
      pcie_rq_seq_num_vld => pcie_rq_seq_num_vld,
      pcie_rq_tag(5 downto 0) => pcie_rq_tag(5 downto 0),
      pcie_rq_tag_vld => pcie_rq_tag_vld,
      pcie_tfc_npd_av(1 downto 0) => NLW_inst_pcie_tfc_npd_av_UNCONNECTED(1 downto 0),
      pcie_tfc_nph_av(1 downto 0) => NLW_inst_pcie_tfc_nph_av_UNCONNECTED(1 downto 0),
      pipe_cpll_lock(3 downto 0) => NLW_inst_pipe_cpll_lock_UNCONNECTED(3 downto 0),
      pipe_dclk_in => '0',
      pipe_debug(31 downto 0) => NLW_inst_pipe_debug_UNCONNECTED(31 downto 0),
      pipe_debug_0(3 downto 0) => NLW_inst_pipe_debug_0_UNCONNECTED(3 downto 0),
      pipe_debug_1(3 downto 0) => NLW_inst_pipe_debug_1_UNCONNECTED(3 downto 0),
      pipe_debug_2(3 downto 0) => NLW_inst_pipe_debug_2_UNCONNECTED(3 downto 0),
      pipe_debug_3(3 downto 0) => NLW_inst_pipe_debug_3_UNCONNECTED(3 downto 0),
      pipe_debug_4(3 downto 0) => NLW_inst_pipe_debug_4_UNCONNECTED(3 downto 0),
      pipe_debug_5(3 downto 0) => NLW_inst_pipe_debug_5_UNCONNECTED(3 downto 0),
      pipe_debug_6(3 downto 0) => NLW_inst_pipe_debug_6_UNCONNECTED(3 downto 0),
      pipe_debug_7(3 downto 0) => NLW_inst_pipe_debug_7_UNCONNECTED(3 downto 0),
      pipe_debug_8(3 downto 0) => NLW_inst_pipe_debug_8_UNCONNECTED(3 downto 0),
      pipe_debug_9(3 downto 0) => NLW_inst_pipe_debug_9_UNCONNECTED(3 downto 0),
      pipe_dmonitorout(59 downto 0) => NLW_inst_pipe_dmonitorout_UNCONNECTED(59 downto 0),
      pipe_drp_fsm(27 downto 0) => NLW_inst_pipe_drp_fsm_UNCONNECTED(27 downto 0),
      pipe_eyescandataerror(3 downto 0) => NLW_inst_pipe_eyescandataerror_UNCONNECTED(3 downto 0),
      pipe_gen3_out => NLW_inst_pipe_gen3_out_UNCONNECTED,
      pipe_loopback(2) => '0',
      pipe_loopback(1) => '0',
      pipe_loopback(0) => '0',
      pipe_mmcm_lock_in => '1',
      pipe_mmcm_rst_n => '1',
      pipe_oobclk_in => '0',
      pipe_pclk_in => '0',
      pipe_pclk_sel_out(3 downto 0) => NLW_inst_pipe_pclk_sel_out_UNCONNECTED(3 downto 0),
      pipe_qpll_lock(0) => NLW_inst_pipe_qpll_lock_UNCONNECTED(0),
      pipe_qrst_fsm(11 downto 0) => NLW_inst_pipe_qrst_fsm_UNCONNECTED(11 downto 0),
      pipe_qrst_idle => NLW_inst_pipe_qrst_idle_UNCONNECTED,
      pipe_rate_fsm(19 downto 0) => NLW_inst_pipe_rate_fsm_UNCONNECTED(19 downto 0),
      pipe_rate_idle => NLW_inst_pipe_rate_idle_UNCONNECTED,
      pipe_rst_fsm(4 downto 0) => NLW_inst_pipe_rst_fsm_UNCONNECTED(4 downto 0),
      pipe_rst_idle => NLW_inst_pipe_rst_idle_UNCONNECTED,
      pipe_rx_0_sigs(83) => '0',
      pipe_rx_0_sigs(82) => '0',
      pipe_rx_0_sigs(81) => '0',
      pipe_rx_0_sigs(80) => '0',
      pipe_rx_0_sigs(79) => '0',
      pipe_rx_0_sigs(78) => '0',
      pipe_rx_0_sigs(77) => '0',
      pipe_rx_0_sigs(76) => '0',
      pipe_rx_0_sigs(75) => '0',
      pipe_rx_0_sigs(74) => '0',
      pipe_rx_0_sigs(73) => '0',
      pipe_rx_0_sigs(72) => '0',
      pipe_rx_0_sigs(71) => '0',
      pipe_rx_0_sigs(70) => '0',
      pipe_rx_0_sigs(69) => '0',
      pipe_rx_0_sigs(68) => '0',
      pipe_rx_0_sigs(67) => '0',
      pipe_rx_0_sigs(66) => '0',
      pipe_rx_0_sigs(65) => '0',
      pipe_rx_0_sigs(64) => '0',
      pipe_rx_0_sigs(63) => '0',
      pipe_rx_0_sigs(62) => '0',
      pipe_rx_0_sigs(61) => '0',
      pipe_rx_0_sigs(60) => '0',
      pipe_rx_0_sigs(59) => '0',
      pipe_rx_0_sigs(58) => '0',
      pipe_rx_0_sigs(57) => '0',
      pipe_rx_0_sigs(56) => '0',
      pipe_rx_0_sigs(55) => '0',
      pipe_rx_0_sigs(54) => '0',
      pipe_rx_0_sigs(53) => '0',
      pipe_rx_0_sigs(52) => '0',
      pipe_rx_0_sigs(51) => '0',
      pipe_rx_0_sigs(50) => '0',
      pipe_rx_0_sigs(49) => '0',
      pipe_rx_0_sigs(48) => '0',
      pipe_rx_0_sigs(47) => '0',
      pipe_rx_0_sigs(46) => '0',
      pipe_rx_0_sigs(45) => '0',
      pipe_rx_0_sigs(44) => '0',
      pipe_rx_0_sigs(43) => '0',
      pipe_rx_0_sigs(42) => '0',
      pipe_rx_0_sigs(41) => '0',
      pipe_rx_0_sigs(40) => '0',
      pipe_rx_0_sigs(39) => '0',
      pipe_rx_0_sigs(38) => '0',
      pipe_rx_0_sigs(37) => '0',
      pipe_rx_0_sigs(36) => '0',
      pipe_rx_0_sigs(35) => '0',
      pipe_rx_0_sigs(34) => '0',
      pipe_rx_0_sigs(33) => '0',
      pipe_rx_0_sigs(32) => '0',
      pipe_rx_0_sigs(31) => '0',
      pipe_rx_0_sigs(30) => '0',
      pipe_rx_0_sigs(29) => '0',
      pipe_rx_0_sigs(28) => '0',
      pipe_rx_0_sigs(27) => '0',
      pipe_rx_0_sigs(26) => '0',
      pipe_rx_0_sigs(25) => '0',
      pipe_rx_0_sigs(24) => '0',
      pipe_rx_0_sigs(23) => '0',
      pipe_rx_0_sigs(22) => '0',
      pipe_rx_0_sigs(21) => '0',
      pipe_rx_0_sigs(20) => '0',
      pipe_rx_0_sigs(19) => '0',
      pipe_rx_0_sigs(18) => '0',
      pipe_rx_0_sigs(17) => '0',
      pipe_rx_0_sigs(16) => '0',
      pipe_rx_0_sigs(15) => '0',
      pipe_rx_0_sigs(14) => '0',
      pipe_rx_0_sigs(13) => '0',
      pipe_rx_0_sigs(12) => '0',
      pipe_rx_0_sigs(11) => '0',
      pipe_rx_0_sigs(10) => '0',
      pipe_rx_0_sigs(9) => '0',
      pipe_rx_0_sigs(8) => '0',
      pipe_rx_0_sigs(7) => '0',
      pipe_rx_0_sigs(6) => '0',
      pipe_rx_0_sigs(5) => '0',
      pipe_rx_0_sigs(4) => '0',
      pipe_rx_0_sigs(3) => '0',
      pipe_rx_0_sigs(2) => '0',
      pipe_rx_0_sigs(1) => '0',
      pipe_rx_0_sigs(0) => '0',
      pipe_rx_1_sigs(83) => '0',
      pipe_rx_1_sigs(82) => '0',
      pipe_rx_1_sigs(81) => '0',
      pipe_rx_1_sigs(80) => '0',
      pipe_rx_1_sigs(79) => '0',
      pipe_rx_1_sigs(78) => '0',
      pipe_rx_1_sigs(77) => '0',
      pipe_rx_1_sigs(76) => '0',
      pipe_rx_1_sigs(75) => '0',
      pipe_rx_1_sigs(74) => '0',
      pipe_rx_1_sigs(73) => '0',
      pipe_rx_1_sigs(72) => '0',
      pipe_rx_1_sigs(71) => '0',
      pipe_rx_1_sigs(70) => '0',
      pipe_rx_1_sigs(69) => '0',
      pipe_rx_1_sigs(68) => '0',
      pipe_rx_1_sigs(67) => '0',
      pipe_rx_1_sigs(66) => '0',
      pipe_rx_1_sigs(65) => '0',
      pipe_rx_1_sigs(64) => '0',
      pipe_rx_1_sigs(63) => '0',
      pipe_rx_1_sigs(62) => '0',
      pipe_rx_1_sigs(61) => '0',
      pipe_rx_1_sigs(60) => '0',
      pipe_rx_1_sigs(59) => '0',
      pipe_rx_1_sigs(58) => '0',
      pipe_rx_1_sigs(57) => '0',
      pipe_rx_1_sigs(56) => '0',
      pipe_rx_1_sigs(55) => '0',
      pipe_rx_1_sigs(54) => '0',
      pipe_rx_1_sigs(53) => '0',
      pipe_rx_1_sigs(52) => '0',
      pipe_rx_1_sigs(51) => '0',
      pipe_rx_1_sigs(50) => '0',
      pipe_rx_1_sigs(49) => '0',
      pipe_rx_1_sigs(48) => '0',
      pipe_rx_1_sigs(47) => '0',
      pipe_rx_1_sigs(46) => '0',
      pipe_rx_1_sigs(45) => '0',
      pipe_rx_1_sigs(44) => '0',
      pipe_rx_1_sigs(43) => '0',
      pipe_rx_1_sigs(42) => '0',
      pipe_rx_1_sigs(41) => '0',
      pipe_rx_1_sigs(40) => '0',
      pipe_rx_1_sigs(39) => '0',
      pipe_rx_1_sigs(38) => '0',
      pipe_rx_1_sigs(37) => '0',
      pipe_rx_1_sigs(36) => '0',
      pipe_rx_1_sigs(35) => '0',
      pipe_rx_1_sigs(34) => '0',
      pipe_rx_1_sigs(33) => '0',
      pipe_rx_1_sigs(32) => '0',
      pipe_rx_1_sigs(31) => '0',
      pipe_rx_1_sigs(30) => '0',
      pipe_rx_1_sigs(29) => '0',
      pipe_rx_1_sigs(28) => '0',
      pipe_rx_1_sigs(27) => '0',
      pipe_rx_1_sigs(26) => '0',
      pipe_rx_1_sigs(25) => '0',
      pipe_rx_1_sigs(24) => '0',
      pipe_rx_1_sigs(23) => '0',
      pipe_rx_1_sigs(22) => '0',
      pipe_rx_1_sigs(21) => '0',
      pipe_rx_1_sigs(20) => '0',
      pipe_rx_1_sigs(19) => '0',
      pipe_rx_1_sigs(18) => '0',
      pipe_rx_1_sigs(17) => '0',
      pipe_rx_1_sigs(16) => '0',
      pipe_rx_1_sigs(15) => '0',
      pipe_rx_1_sigs(14) => '0',
      pipe_rx_1_sigs(13) => '0',
      pipe_rx_1_sigs(12) => '0',
      pipe_rx_1_sigs(11) => '0',
      pipe_rx_1_sigs(10) => '0',
      pipe_rx_1_sigs(9) => '0',
      pipe_rx_1_sigs(8) => '0',
      pipe_rx_1_sigs(7) => '0',
      pipe_rx_1_sigs(6) => '0',
      pipe_rx_1_sigs(5) => '0',
      pipe_rx_1_sigs(4) => '0',
      pipe_rx_1_sigs(3) => '0',
      pipe_rx_1_sigs(2) => '0',
      pipe_rx_1_sigs(1) => '0',
      pipe_rx_1_sigs(0) => '0',
      pipe_rx_2_sigs(83) => '0',
      pipe_rx_2_sigs(82) => '0',
      pipe_rx_2_sigs(81) => '0',
      pipe_rx_2_sigs(80) => '0',
      pipe_rx_2_sigs(79) => '0',
      pipe_rx_2_sigs(78) => '0',
      pipe_rx_2_sigs(77) => '0',
      pipe_rx_2_sigs(76) => '0',
      pipe_rx_2_sigs(75) => '0',
      pipe_rx_2_sigs(74) => '0',
      pipe_rx_2_sigs(73) => '0',
      pipe_rx_2_sigs(72) => '0',
      pipe_rx_2_sigs(71) => '0',
      pipe_rx_2_sigs(70) => '0',
      pipe_rx_2_sigs(69) => '0',
      pipe_rx_2_sigs(68) => '0',
      pipe_rx_2_sigs(67) => '0',
      pipe_rx_2_sigs(66) => '0',
      pipe_rx_2_sigs(65) => '0',
      pipe_rx_2_sigs(64) => '0',
      pipe_rx_2_sigs(63) => '0',
      pipe_rx_2_sigs(62) => '0',
      pipe_rx_2_sigs(61) => '0',
      pipe_rx_2_sigs(60) => '0',
      pipe_rx_2_sigs(59) => '0',
      pipe_rx_2_sigs(58) => '0',
      pipe_rx_2_sigs(57) => '0',
      pipe_rx_2_sigs(56) => '0',
      pipe_rx_2_sigs(55) => '0',
      pipe_rx_2_sigs(54) => '0',
      pipe_rx_2_sigs(53) => '0',
      pipe_rx_2_sigs(52) => '0',
      pipe_rx_2_sigs(51) => '0',
      pipe_rx_2_sigs(50) => '0',
      pipe_rx_2_sigs(49) => '0',
      pipe_rx_2_sigs(48) => '0',
      pipe_rx_2_sigs(47) => '0',
      pipe_rx_2_sigs(46) => '0',
      pipe_rx_2_sigs(45) => '0',
      pipe_rx_2_sigs(44) => '0',
      pipe_rx_2_sigs(43) => '0',
      pipe_rx_2_sigs(42) => '0',
      pipe_rx_2_sigs(41) => '0',
      pipe_rx_2_sigs(40) => '0',
      pipe_rx_2_sigs(39) => '0',
      pipe_rx_2_sigs(38) => '0',
      pipe_rx_2_sigs(37) => '0',
      pipe_rx_2_sigs(36) => '0',
      pipe_rx_2_sigs(35) => '0',
      pipe_rx_2_sigs(34) => '0',
      pipe_rx_2_sigs(33) => '0',
      pipe_rx_2_sigs(32) => '0',
      pipe_rx_2_sigs(31) => '0',
      pipe_rx_2_sigs(30) => '0',
      pipe_rx_2_sigs(29) => '0',
      pipe_rx_2_sigs(28) => '0',
      pipe_rx_2_sigs(27) => '0',
      pipe_rx_2_sigs(26) => '0',
      pipe_rx_2_sigs(25) => '0',
      pipe_rx_2_sigs(24) => '0',
      pipe_rx_2_sigs(23) => '0',
      pipe_rx_2_sigs(22) => '0',
      pipe_rx_2_sigs(21) => '0',
      pipe_rx_2_sigs(20) => '0',
      pipe_rx_2_sigs(19) => '0',
      pipe_rx_2_sigs(18) => '0',
      pipe_rx_2_sigs(17) => '0',
      pipe_rx_2_sigs(16) => '0',
      pipe_rx_2_sigs(15) => '0',
      pipe_rx_2_sigs(14) => '0',
      pipe_rx_2_sigs(13) => '0',
      pipe_rx_2_sigs(12) => '0',
      pipe_rx_2_sigs(11) => '0',
      pipe_rx_2_sigs(10) => '0',
      pipe_rx_2_sigs(9) => '0',
      pipe_rx_2_sigs(8) => '0',
      pipe_rx_2_sigs(7) => '0',
      pipe_rx_2_sigs(6) => '0',
      pipe_rx_2_sigs(5) => '0',
      pipe_rx_2_sigs(4) => '0',
      pipe_rx_2_sigs(3) => '0',
      pipe_rx_2_sigs(2) => '0',
      pipe_rx_2_sigs(1) => '0',
      pipe_rx_2_sigs(0) => '0',
      pipe_rx_3_sigs(83) => '0',
      pipe_rx_3_sigs(82) => '0',
      pipe_rx_3_sigs(81) => '0',
      pipe_rx_3_sigs(80) => '0',
      pipe_rx_3_sigs(79) => '0',
      pipe_rx_3_sigs(78) => '0',
      pipe_rx_3_sigs(77) => '0',
      pipe_rx_3_sigs(76) => '0',
      pipe_rx_3_sigs(75) => '0',
      pipe_rx_3_sigs(74) => '0',
      pipe_rx_3_sigs(73) => '0',
      pipe_rx_3_sigs(72) => '0',
      pipe_rx_3_sigs(71) => '0',
      pipe_rx_3_sigs(70) => '0',
      pipe_rx_3_sigs(69) => '0',
      pipe_rx_3_sigs(68) => '0',
      pipe_rx_3_sigs(67) => '0',
      pipe_rx_3_sigs(66) => '0',
      pipe_rx_3_sigs(65) => '0',
      pipe_rx_3_sigs(64) => '0',
      pipe_rx_3_sigs(63) => '0',
      pipe_rx_3_sigs(62) => '0',
      pipe_rx_3_sigs(61) => '0',
      pipe_rx_3_sigs(60) => '0',
      pipe_rx_3_sigs(59) => '0',
      pipe_rx_3_sigs(58) => '0',
      pipe_rx_3_sigs(57) => '0',
      pipe_rx_3_sigs(56) => '0',
      pipe_rx_3_sigs(55) => '0',
      pipe_rx_3_sigs(54) => '0',
      pipe_rx_3_sigs(53) => '0',
      pipe_rx_3_sigs(52) => '0',
      pipe_rx_3_sigs(51) => '0',
      pipe_rx_3_sigs(50) => '0',
      pipe_rx_3_sigs(49) => '0',
      pipe_rx_3_sigs(48) => '0',
      pipe_rx_3_sigs(47) => '0',
      pipe_rx_3_sigs(46) => '0',
      pipe_rx_3_sigs(45) => '0',
      pipe_rx_3_sigs(44) => '0',
      pipe_rx_3_sigs(43) => '0',
      pipe_rx_3_sigs(42) => '0',
      pipe_rx_3_sigs(41) => '0',
      pipe_rx_3_sigs(40) => '0',
      pipe_rx_3_sigs(39) => '0',
      pipe_rx_3_sigs(38) => '0',
      pipe_rx_3_sigs(37) => '0',
      pipe_rx_3_sigs(36) => '0',
      pipe_rx_3_sigs(35) => '0',
      pipe_rx_3_sigs(34) => '0',
      pipe_rx_3_sigs(33) => '0',
      pipe_rx_3_sigs(32) => '0',
      pipe_rx_3_sigs(31) => '0',
      pipe_rx_3_sigs(30) => '0',
      pipe_rx_3_sigs(29) => '0',
      pipe_rx_3_sigs(28) => '0',
      pipe_rx_3_sigs(27) => '0',
      pipe_rx_3_sigs(26) => '0',
      pipe_rx_3_sigs(25) => '0',
      pipe_rx_3_sigs(24) => '0',
      pipe_rx_3_sigs(23) => '0',
      pipe_rx_3_sigs(22) => '0',
      pipe_rx_3_sigs(21) => '0',
      pipe_rx_3_sigs(20) => '0',
      pipe_rx_3_sigs(19) => '0',
      pipe_rx_3_sigs(18) => '0',
      pipe_rx_3_sigs(17) => '0',
      pipe_rx_3_sigs(16) => '0',
      pipe_rx_3_sigs(15) => '0',
      pipe_rx_3_sigs(14) => '0',
      pipe_rx_3_sigs(13) => '0',
      pipe_rx_3_sigs(12) => '0',
      pipe_rx_3_sigs(11) => '0',
      pipe_rx_3_sigs(10) => '0',
      pipe_rx_3_sigs(9) => '0',
      pipe_rx_3_sigs(8) => '0',
      pipe_rx_3_sigs(7) => '0',
      pipe_rx_3_sigs(6) => '0',
      pipe_rx_3_sigs(5) => '0',
      pipe_rx_3_sigs(4) => '0',
      pipe_rx_3_sigs(3) => '0',
      pipe_rx_3_sigs(2) => '0',
      pipe_rx_3_sigs(1) => '0',
      pipe_rx_3_sigs(0) => '0',
      pipe_rx_4_sigs(83) => '0',
      pipe_rx_4_sigs(82) => '0',
      pipe_rx_4_sigs(81) => '0',
      pipe_rx_4_sigs(80) => '0',
      pipe_rx_4_sigs(79) => '0',
      pipe_rx_4_sigs(78) => '0',
      pipe_rx_4_sigs(77) => '0',
      pipe_rx_4_sigs(76) => '0',
      pipe_rx_4_sigs(75) => '0',
      pipe_rx_4_sigs(74) => '0',
      pipe_rx_4_sigs(73) => '0',
      pipe_rx_4_sigs(72) => '0',
      pipe_rx_4_sigs(71) => '0',
      pipe_rx_4_sigs(70) => '0',
      pipe_rx_4_sigs(69) => '0',
      pipe_rx_4_sigs(68) => '0',
      pipe_rx_4_sigs(67) => '0',
      pipe_rx_4_sigs(66) => '0',
      pipe_rx_4_sigs(65) => '0',
      pipe_rx_4_sigs(64) => '0',
      pipe_rx_4_sigs(63) => '0',
      pipe_rx_4_sigs(62) => '0',
      pipe_rx_4_sigs(61) => '0',
      pipe_rx_4_sigs(60) => '0',
      pipe_rx_4_sigs(59) => '0',
      pipe_rx_4_sigs(58) => '0',
      pipe_rx_4_sigs(57) => '0',
      pipe_rx_4_sigs(56) => '0',
      pipe_rx_4_sigs(55) => '0',
      pipe_rx_4_sigs(54) => '0',
      pipe_rx_4_sigs(53) => '0',
      pipe_rx_4_sigs(52) => '0',
      pipe_rx_4_sigs(51) => '0',
      pipe_rx_4_sigs(50) => '0',
      pipe_rx_4_sigs(49) => '0',
      pipe_rx_4_sigs(48) => '0',
      pipe_rx_4_sigs(47) => '0',
      pipe_rx_4_sigs(46) => '0',
      pipe_rx_4_sigs(45) => '0',
      pipe_rx_4_sigs(44) => '0',
      pipe_rx_4_sigs(43) => '0',
      pipe_rx_4_sigs(42) => '0',
      pipe_rx_4_sigs(41) => '0',
      pipe_rx_4_sigs(40) => '0',
      pipe_rx_4_sigs(39) => '0',
      pipe_rx_4_sigs(38) => '0',
      pipe_rx_4_sigs(37) => '0',
      pipe_rx_4_sigs(36) => '0',
      pipe_rx_4_sigs(35) => '0',
      pipe_rx_4_sigs(34) => '0',
      pipe_rx_4_sigs(33) => '0',
      pipe_rx_4_sigs(32) => '0',
      pipe_rx_4_sigs(31) => '0',
      pipe_rx_4_sigs(30) => '0',
      pipe_rx_4_sigs(29) => '0',
      pipe_rx_4_sigs(28) => '0',
      pipe_rx_4_sigs(27) => '0',
      pipe_rx_4_sigs(26) => '0',
      pipe_rx_4_sigs(25) => '0',
      pipe_rx_4_sigs(24) => '0',
      pipe_rx_4_sigs(23) => '0',
      pipe_rx_4_sigs(22) => '0',
      pipe_rx_4_sigs(21) => '0',
      pipe_rx_4_sigs(20) => '0',
      pipe_rx_4_sigs(19) => '0',
      pipe_rx_4_sigs(18) => '0',
      pipe_rx_4_sigs(17) => '0',
      pipe_rx_4_sigs(16) => '0',
      pipe_rx_4_sigs(15) => '0',
      pipe_rx_4_sigs(14) => '0',
      pipe_rx_4_sigs(13) => '0',
      pipe_rx_4_sigs(12) => '0',
      pipe_rx_4_sigs(11) => '0',
      pipe_rx_4_sigs(10) => '0',
      pipe_rx_4_sigs(9) => '0',
      pipe_rx_4_sigs(8) => '0',
      pipe_rx_4_sigs(7) => '0',
      pipe_rx_4_sigs(6) => '0',
      pipe_rx_4_sigs(5) => '0',
      pipe_rx_4_sigs(4) => '0',
      pipe_rx_4_sigs(3) => '0',
      pipe_rx_4_sigs(2) => '0',
      pipe_rx_4_sigs(1) => '0',
      pipe_rx_4_sigs(0) => '0',
      pipe_rx_5_sigs(83) => '0',
      pipe_rx_5_sigs(82) => '0',
      pipe_rx_5_sigs(81) => '0',
      pipe_rx_5_sigs(80) => '0',
      pipe_rx_5_sigs(79) => '0',
      pipe_rx_5_sigs(78) => '0',
      pipe_rx_5_sigs(77) => '0',
      pipe_rx_5_sigs(76) => '0',
      pipe_rx_5_sigs(75) => '0',
      pipe_rx_5_sigs(74) => '0',
      pipe_rx_5_sigs(73) => '0',
      pipe_rx_5_sigs(72) => '0',
      pipe_rx_5_sigs(71) => '0',
      pipe_rx_5_sigs(70) => '0',
      pipe_rx_5_sigs(69) => '0',
      pipe_rx_5_sigs(68) => '0',
      pipe_rx_5_sigs(67) => '0',
      pipe_rx_5_sigs(66) => '0',
      pipe_rx_5_sigs(65) => '0',
      pipe_rx_5_sigs(64) => '0',
      pipe_rx_5_sigs(63) => '0',
      pipe_rx_5_sigs(62) => '0',
      pipe_rx_5_sigs(61) => '0',
      pipe_rx_5_sigs(60) => '0',
      pipe_rx_5_sigs(59) => '0',
      pipe_rx_5_sigs(58) => '0',
      pipe_rx_5_sigs(57) => '0',
      pipe_rx_5_sigs(56) => '0',
      pipe_rx_5_sigs(55) => '0',
      pipe_rx_5_sigs(54) => '0',
      pipe_rx_5_sigs(53) => '0',
      pipe_rx_5_sigs(52) => '0',
      pipe_rx_5_sigs(51) => '0',
      pipe_rx_5_sigs(50) => '0',
      pipe_rx_5_sigs(49) => '0',
      pipe_rx_5_sigs(48) => '0',
      pipe_rx_5_sigs(47) => '0',
      pipe_rx_5_sigs(46) => '0',
      pipe_rx_5_sigs(45) => '0',
      pipe_rx_5_sigs(44) => '0',
      pipe_rx_5_sigs(43) => '0',
      pipe_rx_5_sigs(42) => '0',
      pipe_rx_5_sigs(41) => '0',
      pipe_rx_5_sigs(40) => '0',
      pipe_rx_5_sigs(39) => '0',
      pipe_rx_5_sigs(38) => '0',
      pipe_rx_5_sigs(37) => '0',
      pipe_rx_5_sigs(36) => '0',
      pipe_rx_5_sigs(35) => '0',
      pipe_rx_5_sigs(34) => '0',
      pipe_rx_5_sigs(33) => '0',
      pipe_rx_5_sigs(32) => '0',
      pipe_rx_5_sigs(31) => '0',
      pipe_rx_5_sigs(30) => '0',
      pipe_rx_5_sigs(29) => '0',
      pipe_rx_5_sigs(28) => '0',
      pipe_rx_5_sigs(27) => '0',
      pipe_rx_5_sigs(26) => '0',
      pipe_rx_5_sigs(25) => '0',
      pipe_rx_5_sigs(24) => '0',
      pipe_rx_5_sigs(23) => '0',
      pipe_rx_5_sigs(22) => '0',
      pipe_rx_5_sigs(21) => '0',
      pipe_rx_5_sigs(20) => '0',
      pipe_rx_5_sigs(19) => '0',
      pipe_rx_5_sigs(18) => '0',
      pipe_rx_5_sigs(17) => '0',
      pipe_rx_5_sigs(16) => '0',
      pipe_rx_5_sigs(15) => '0',
      pipe_rx_5_sigs(14) => '0',
      pipe_rx_5_sigs(13) => '0',
      pipe_rx_5_sigs(12) => '0',
      pipe_rx_5_sigs(11) => '0',
      pipe_rx_5_sigs(10) => '0',
      pipe_rx_5_sigs(9) => '0',
      pipe_rx_5_sigs(8) => '0',
      pipe_rx_5_sigs(7) => '0',
      pipe_rx_5_sigs(6) => '0',
      pipe_rx_5_sigs(5) => '0',
      pipe_rx_5_sigs(4) => '0',
      pipe_rx_5_sigs(3) => '0',
      pipe_rx_5_sigs(2) => '0',
      pipe_rx_5_sigs(1) => '0',
      pipe_rx_5_sigs(0) => '0',
      pipe_rx_6_sigs(83) => '0',
      pipe_rx_6_sigs(82) => '0',
      pipe_rx_6_sigs(81) => '0',
      pipe_rx_6_sigs(80) => '0',
      pipe_rx_6_sigs(79) => '0',
      pipe_rx_6_sigs(78) => '0',
      pipe_rx_6_sigs(77) => '0',
      pipe_rx_6_sigs(76) => '0',
      pipe_rx_6_sigs(75) => '0',
      pipe_rx_6_sigs(74) => '0',
      pipe_rx_6_sigs(73) => '0',
      pipe_rx_6_sigs(72) => '0',
      pipe_rx_6_sigs(71) => '0',
      pipe_rx_6_sigs(70) => '0',
      pipe_rx_6_sigs(69) => '0',
      pipe_rx_6_sigs(68) => '0',
      pipe_rx_6_sigs(67) => '0',
      pipe_rx_6_sigs(66) => '0',
      pipe_rx_6_sigs(65) => '0',
      pipe_rx_6_sigs(64) => '0',
      pipe_rx_6_sigs(63) => '0',
      pipe_rx_6_sigs(62) => '0',
      pipe_rx_6_sigs(61) => '0',
      pipe_rx_6_sigs(60) => '0',
      pipe_rx_6_sigs(59) => '0',
      pipe_rx_6_sigs(58) => '0',
      pipe_rx_6_sigs(57) => '0',
      pipe_rx_6_sigs(56) => '0',
      pipe_rx_6_sigs(55) => '0',
      pipe_rx_6_sigs(54) => '0',
      pipe_rx_6_sigs(53) => '0',
      pipe_rx_6_sigs(52) => '0',
      pipe_rx_6_sigs(51) => '0',
      pipe_rx_6_sigs(50) => '0',
      pipe_rx_6_sigs(49) => '0',
      pipe_rx_6_sigs(48) => '0',
      pipe_rx_6_sigs(47) => '0',
      pipe_rx_6_sigs(46) => '0',
      pipe_rx_6_sigs(45) => '0',
      pipe_rx_6_sigs(44) => '0',
      pipe_rx_6_sigs(43) => '0',
      pipe_rx_6_sigs(42) => '0',
      pipe_rx_6_sigs(41) => '0',
      pipe_rx_6_sigs(40) => '0',
      pipe_rx_6_sigs(39) => '0',
      pipe_rx_6_sigs(38) => '0',
      pipe_rx_6_sigs(37) => '0',
      pipe_rx_6_sigs(36) => '0',
      pipe_rx_6_sigs(35) => '0',
      pipe_rx_6_sigs(34) => '0',
      pipe_rx_6_sigs(33) => '0',
      pipe_rx_6_sigs(32) => '0',
      pipe_rx_6_sigs(31) => '0',
      pipe_rx_6_sigs(30) => '0',
      pipe_rx_6_sigs(29) => '0',
      pipe_rx_6_sigs(28) => '0',
      pipe_rx_6_sigs(27) => '0',
      pipe_rx_6_sigs(26) => '0',
      pipe_rx_6_sigs(25) => '0',
      pipe_rx_6_sigs(24) => '0',
      pipe_rx_6_sigs(23) => '0',
      pipe_rx_6_sigs(22) => '0',
      pipe_rx_6_sigs(21) => '0',
      pipe_rx_6_sigs(20) => '0',
      pipe_rx_6_sigs(19) => '0',
      pipe_rx_6_sigs(18) => '0',
      pipe_rx_6_sigs(17) => '0',
      pipe_rx_6_sigs(16) => '0',
      pipe_rx_6_sigs(15) => '0',
      pipe_rx_6_sigs(14) => '0',
      pipe_rx_6_sigs(13) => '0',
      pipe_rx_6_sigs(12) => '0',
      pipe_rx_6_sigs(11) => '0',
      pipe_rx_6_sigs(10) => '0',
      pipe_rx_6_sigs(9) => '0',
      pipe_rx_6_sigs(8) => '0',
      pipe_rx_6_sigs(7) => '0',
      pipe_rx_6_sigs(6) => '0',
      pipe_rx_6_sigs(5) => '0',
      pipe_rx_6_sigs(4) => '0',
      pipe_rx_6_sigs(3) => '0',
      pipe_rx_6_sigs(2) => '0',
      pipe_rx_6_sigs(1) => '0',
      pipe_rx_6_sigs(0) => '0',
      pipe_rx_7_sigs(83) => '0',
      pipe_rx_7_sigs(82) => '0',
      pipe_rx_7_sigs(81) => '0',
      pipe_rx_7_sigs(80) => '0',
      pipe_rx_7_sigs(79) => '0',
      pipe_rx_7_sigs(78) => '0',
      pipe_rx_7_sigs(77) => '0',
      pipe_rx_7_sigs(76) => '0',
      pipe_rx_7_sigs(75) => '0',
      pipe_rx_7_sigs(74) => '0',
      pipe_rx_7_sigs(73) => '0',
      pipe_rx_7_sigs(72) => '0',
      pipe_rx_7_sigs(71) => '0',
      pipe_rx_7_sigs(70) => '0',
      pipe_rx_7_sigs(69) => '0',
      pipe_rx_7_sigs(68) => '0',
      pipe_rx_7_sigs(67) => '0',
      pipe_rx_7_sigs(66) => '0',
      pipe_rx_7_sigs(65) => '0',
      pipe_rx_7_sigs(64) => '0',
      pipe_rx_7_sigs(63) => '0',
      pipe_rx_7_sigs(62) => '0',
      pipe_rx_7_sigs(61) => '0',
      pipe_rx_7_sigs(60) => '0',
      pipe_rx_7_sigs(59) => '0',
      pipe_rx_7_sigs(58) => '0',
      pipe_rx_7_sigs(57) => '0',
      pipe_rx_7_sigs(56) => '0',
      pipe_rx_7_sigs(55) => '0',
      pipe_rx_7_sigs(54) => '0',
      pipe_rx_7_sigs(53) => '0',
      pipe_rx_7_sigs(52) => '0',
      pipe_rx_7_sigs(51) => '0',
      pipe_rx_7_sigs(50) => '0',
      pipe_rx_7_sigs(49) => '0',
      pipe_rx_7_sigs(48) => '0',
      pipe_rx_7_sigs(47) => '0',
      pipe_rx_7_sigs(46) => '0',
      pipe_rx_7_sigs(45) => '0',
      pipe_rx_7_sigs(44) => '0',
      pipe_rx_7_sigs(43) => '0',
      pipe_rx_7_sigs(42) => '0',
      pipe_rx_7_sigs(41) => '0',
      pipe_rx_7_sigs(40) => '0',
      pipe_rx_7_sigs(39) => '0',
      pipe_rx_7_sigs(38) => '0',
      pipe_rx_7_sigs(37) => '0',
      pipe_rx_7_sigs(36) => '0',
      pipe_rx_7_sigs(35) => '0',
      pipe_rx_7_sigs(34) => '0',
      pipe_rx_7_sigs(33) => '0',
      pipe_rx_7_sigs(32) => '0',
      pipe_rx_7_sigs(31) => '0',
      pipe_rx_7_sigs(30) => '0',
      pipe_rx_7_sigs(29) => '0',
      pipe_rx_7_sigs(28) => '0',
      pipe_rx_7_sigs(27) => '0',
      pipe_rx_7_sigs(26) => '0',
      pipe_rx_7_sigs(25) => '0',
      pipe_rx_7_sigs(24) => '0',
      pipe_rx_7_sigs(23) => '0',
      pipe_rx_7_sigs(22) => '0',
      pipe_rx_7_sigs(21) => '0',
      pipe_rx_7_sigs(20) => '0',
      pipe_rx_7_sigs(19) => '0',
      pipe_rx_7_sigs(18) => '0',
      pipe_rx_7_sigs(17) => '0',
      pipe_rx_7_sigs(16) => '0',
      pipe_rx_7_sigs(15) => '0',
      pipe_rx_7_sigs(14) => '0',
      pipe_rx_7_sigs(13) => '0',
      pipe_rx_7_sigs(12) => '0',
      pipe_rx_7_sigs(11) => '0',
      pipe_rx_7_sigs(10) => '0',
      pipe_rx_7_sigs(9) => '0',
      pipe_rx_7_sigs(8) => '0',
      pipe_rx_7_sigs(7) => '0',
      pipe_rx_7_sigs(6) => '0',
      pipe_rx_7_sigs(5) => '0',
      pipe_rx_7_sigs(4) => '0',
      pipe_rx_7_sigs(3) => '0',
      pipe_rx_7_sigs(2) => '0',
      pipe_rx_7_sigs(1) => '0',
      pipe_rx_7_sigs(0) => '0',
      pipe_rxbufstatus(11 downto 0) => NLW_inst_pipe_rxbufstatus_UNCONNECTED(11 downto 0),
      pipe_rxcommadet(3 downto 0) => NLW_inst_pipe_rxcommadet_UNCONNECTED(3 downto 0),
      pipe_rxdisperr(31 downto 0) => NLW_inst_pipe_rxdisperr_UNCONNECTED(31 downto 0),
      pipe_rxdlysresetdone(3 downto 0) => NLW_inst_pipe_rxdlysresetdone_UNCONNECTED(3 downto 0),
      pipe_rxnotintable(31 downto 0) => NLW_inst_pipe_rxnotintable_UNCONNECTED(31 downto 0),
      pipe_rxoutclk_in(3) => '0',
      pipe_rxoutclk_in(2) => '0',
      pipe_rxoutclk_in(1) => '0',
      pipe_rxoutclk_in(0) => '0',
      pipe_rxoutclk_out(3 downto 0) => NLW_inst_pipe_rxoutclk_out_UNCONNECTED(3 downto 0),
      pipe_rxphaligndone(3 downto 0) => NLW_inst_pipe_rxphaligndone_UNCONNECTED(3 downto 0),
      pipe_rxpmaresetdone(3 downto 0) => NLW_inst_pipe_rxpmaresetdone_UNCONNECTED(3 downto 0),
      pipe_rxprbscntreset => '0',
      pipe_rxprbserr(3 downto 0) => NLW_inst_pipe_rxprbserr_UNCONNECTED(3 downto 0),
      pipe_rxprbssel(2) => '0',
      pipe_rxprbssel(1) => '0',
      pipe_rxprbssel(0) => '0',
      pipe_rxstatus(11 downto 0) => NLW_inst_pipe_rxstatus_UNCONNECTED(11 downto 0),
      pipe_rxsyncdone(3 downto 0) => NLW_inst_pipe_rxsyncdone_UNCONNECTED(3 downto 0),
      pipe_rxusrclk_in => '0',
      pipe_sync_fsm_rx(27 downto 0) => NLW_inst_pipe_sync_fsm_rx_UNCONNECTED(27 downto 0),
      pipe_sync_fsm_tx(23 downto 0) => NLW_inst_pipe_sync_fsm_tx_UNCONNECTED(23 downto 0),
      pipe_tx_0_sigs(69 downto 0) => NLW_inst_pipe_tx_0_sigs_UNCONNECTED(69 downto 0),
      pipe_tx_1_sigs(69 downto 0) => NLW_inst_pipe_tx_1_sigs_UNCONNECTED(69 downto 0),
      pipe_tx_2_sigs(69 downto 0) => NLW_inst_pipe_tx_2_sigs_UNCONNECTED(69 downto 0),
      pipe_tx_3_sigs(69 downto 0) => NLW_inst_pipe_tx_3_sigs_UNCONNECTED(69 downto 0),
      pipe_tx_4_sigs(69 downto 0) => NLW_inst_pipe_tx_4_sigs_UNCONNECTED(69 downto 0),
      pipe_tx_5_sigs(69 downto 0) => NLW_inst_pipe_tx_5_sigs_UNCONNECTED(69 downto 0),
      pipe_tx_6_sigs(69 downto 0) => NLW_inst_pipe_tx_6_sigs_UNCONNECTED(69 downto 0),
      pipe_tx_7_sigs(69 downto 0) => NLW_inst_pipe_tx_7_sigs_UNCONNECTED(69 downto 0),
      pipe_txdlysresetdone(3 downto 0) => NLW_inst_pipe_txdlysresetdone_UNCONNECTED(3 downto 0),
      pipe_txoutclk_out => NLW_inst_pipe_txoutclk_out_UNCONNECTED,
      pipe_txphaligndone(3 downto 0) => NLW_inst_pipe_txphaligndone_UNCONNECTED(3 downto 0),
      pipe_txphinitdone(3 downto 0) => NLW_inst_pipe_txphinitdone_UNCONNECTED(3 downto 0),
      pipe_txprbsforceerr => '0',
      pipe_txprbssel(2) => '0',
      pipe_txprbssel(1) => '0',
      pipe_txprbssel(0) => '0',
      pipe_userclk1_in => '0',
      pipe_userclk2_in => '0',
      qpll_drp_clk => NLW_inst_qpll_drp_clk_UNCONNECTED,
      qpll_drp_crscode(11) => '0',
      qpll_drp_crscode(10) => '0',
      qpll_drp_crscode(9) => '0',
      qpll_drp_crscode(8) => '0',
      qpll_drp_crscode(7) => '0',
      qpll_drp_crscode(6) => '0',
      qpll_drp_crscode(5) => '0',
      qpll_drp_crscode(4) => '0',
      qpll_drp_crscode(3) => '0',
      qpll_drp_crscode(2) => '0',
      qpll_drp_crscode(1) => '0',
      qpll_drp_crscode(0) => '0',
      qpll_drp_done(1) => '0',
      qpll_drp_done(0) => '0',
      qpll_drp_fsm(17) => '0',
      qpll_drp_fsm(16) => '0',
      qpll_drp_fsm(15) => '0',
      qpll_drp_fsm(14) => '0',
      qpll_drp_fsm(13) => '0',
      qpll_drp_fsm(12) => '0',
      qpll_drp_fsm(11) => '0',
      qpll_drp_fsm(10) => '0',
      qpll_drp_fsm(9) => '0',
      qpll_drp_fsm(8) => '0',
      qpll_drp_fsm(7) => '0',
      qpll_drp_fsm(6) => '0',
      qpll_drp_fsm(5) => '0',
      qpll_drp_fsm(4) => '0',
      qpll_drp_fsm(3) => '0',
      qpll_drp_fsm(2) => '0',
      qpll_drp_fsm(1) => '0',
      qpll_drp_fsm(0) => '0',
      qpll_drp_gen3 => NLW_inst_qpll_drp_gen3_UNCONNECTED,
      qpll_drp_ovrd => NLW_inst_qpll_drp_ovrd_UNCONNECTED,
      qpll_drp_reset(1) => '0',
      qpll_drp_reset(0) => '0',
      qpll_drp_rst_n => NLW_inst_qpll_drp_rst_n_UNCONNECTED,
      qpll_drp_start => NLW_inst_qpll_drp_start_UNCONNECTED,
      qpll_qplld => NLW_inst_qpll_qplld_UNCONNECTED,
      qpll_qplllock(1) => '0',
      qpll_qplllock(0) => '0',
      qpll_qplloutclk(1) => '0',
      qpll_qplloutclk(0) => '0',
      qpll_qplloutrefclk(1) => '0',
      qpll_qplloutrefclk(0) => '0',
      qpll_qpllreset(1 downto 0) => NLW_inst_qpll_qpllreset_UNCONNECTED(1 downto 0),
      s_axis_cc_tdata(127 downto 0) => s_axis_cc_tdata(127 downto 0),
      s_axis_cc_tkeep(3 downto 0) => s_axis_cc_tkeep(3 downto 0),
      s_axis_cc_tlast => s_axis_cc_tlast,
      s_axis_cc_tready(3 downto 0) => s_axis_cc_tready(3 downto 0),
      s_axis_cc_tuser(32 downto 0) => s_axis_cc_tuser(32 downto 0),
      s_axis_cc_tvalid => s_axis_cc_tvalid,
      s_axis_rq_tdata(127 downto 0) => s_axis_rq_tdata(127 downto 0),
      s_axis_rq_tkeep(3 downto 0) => s_axis_rq_tkeep(3 downto 0),
      s_axis_rq_tlast => s_axis_rq_tlast,
      s_axis_rq_tready(3 downto 0) => s_axis_rq_tready(3 downto 0),
      s_axis_rq_tuser(59 downto 0) => s_axis_rq_tuser(59 downto 0),
      s_axis_rq_tvalid => s_axis_rq_tvalid,
      startup_cfgclk => NLW_inst_startup_cfgclk_UNCONNECTED,
      startup_cfgmclk => NLW_inst_startup_cfgmclk_UNCONNECTED,
      startup_clk => '0',
      startup_eos => NLW_inst_startup_eos_UNCONNECTED,
      startup_eos_in => '0',
      startup_gsr => '0',
      startup_gts => '0',
      startup_keyclearb => '1',
      startup_pack => '0',
      startup_preq => NLW_inst_startup_preq_UNCONNECTED,
      startup_usrcclko => '0',
      startup_usrcclkts => '1',
      startup_usrdoneo => '0',
      startup_usrdonets => '1',
      sys_clk => sys_clk,
      sys_reset => sys_reset,
      user_app_rdy => user_app_rdy,
      user_clk => user_clk,
      user_lnk_up => user_lnk_up,
      user_reset => user_reset,
      user_tph_function_num(2) => '0',
      user_tph_function_num(1) => '0',
      user_tph_function_num(0) => '0',
      user_tph_stt_address(4) => '0',
      user_tph_stt_address(3) => '0',
      user_tph_stt_address(2) => '0',
      user_tph_stt_address(1) => '0',
      user_tph_stt_address(0) => '0',
      user_tph_stt_read_data(31 downto 0) => NLW_inst_user_tph_stt_read_data_UNCONNECTED(31 downto 0),
      user_tph_stt_read_data_valid => NLW_inst_user_tph_stt_read_data_valid_UNCONNECTED,
      user_tph_stt_read_enable => '0'
    );
end STRUCTURE;
