
---------- Begin Simulation Statistics ----------
sim_seconds                                  6.775371                       # Number of seconds simulated
sim_ticks                                6775370984000                       # Number of ticks simulated
final_tick                               6775370984000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 606331                       # Simulator instruction rate (inst/s)
host_op_rate                                   971237                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             4409368930                       # Simulator tick rate (ticks/s)
host_mem_usage                                 660860                       # Number of bytes of host memory used
host_seconds                                  1536.59                       # Real time elapsed on the host
sim_insts                                   931679899                       # Number of instructions simulated
sim_ops                                    1492387764                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 6775370984000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           22272                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data        97370688                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           97392960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        22272                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         22272                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks    988949632                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       988949632                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst              348                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data          1521417                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1521765                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks      15452338                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total           15452338                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst               3287                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data           14371270                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              14374558                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst          3287                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total             3287                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       145962433                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            145962433                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       145962433                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst              3287                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data          14371270                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            160336990                       # Total bandwidth to/from this memory (bytes/s)
system.pwrStateResidencyTicks::UNDEFINED 6775370984000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 6775370984000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                   382684103                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    56342478                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                       7936442                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           272                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 6775370984000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 6775370984000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                  1449455626                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                            37                       # TLB misses on write requests
system.cpu.workload.numSyscalls                     9                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    6775370984000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                      13550741968                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                   931679899                       # Number of instructions committed
system.cpu.committedOps                    1492387764                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses            1491881050                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                   1943                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                     1080242                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts     29571457                       # number of instructions that are conditional controls
system.cpu.num_int_insts                   1491881050                       # number of integer instructions
system.cpu.num_fp_insts                          1943                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads          2934935010                       # number of times the integer registers were read
system.cpu.num_int_register_writes         1545692941                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                 3767                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                1480                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_cc_register_reads            159199316                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           523310534                       # number of times the CC registers were written
system.cpu.num_mem_refs                     439026579                       # number of memory refs
system.cpu.num_load_insts                   382684101                       # Number of load instructions
system.cpu.num_store_insts                   56342478                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                13550741968                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                          30742409                       # Number of branches fetched
system.cpu.op_class::No_OpClass                505293      0.03%      0.03% # Class of executed instruction
system.cpu.op_class::IntAlu                 915024146     61.31%     61.35% # Class of executed instruction
system.cpu.op_class::IntMult                135270004      9.06%     70.41% # Class of executed instruction
system.cpu.op_class::IntDiv                   2560782      0.17%     70.58% # Class of executed instruction
system.cpu.op_class::FloatAdd                      10      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdAdd                      374      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdAlu                       68      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdCvt                      108      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdMisc                     214      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdShift                    186      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::MemRead                382684045     25.64%     96.22% # Class of executed instruction
system.cpu.op_class::MemWrite                56342063      3.78%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                  56      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                415      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                 1492387764                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 6775370984000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.865015                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           439026581                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           3126820                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            140.406733                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            759000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   511.865015                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999736                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999736                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           27                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          238                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          238                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         881179982                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        881179982                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 6775370984000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data    379577551                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       379577551                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data       714927                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         714927                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data     380292478                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        380292478                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    380292478                       # number of overall hits
system.cpu.dcache.overall_hits::total       380292478                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data      3106552                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       3106552                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data     55627551                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total     55627551                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data     58734103                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       58734103                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data     58734103                       # number of overall misses
system.cpu.dcache.overall_misses::total      58734103                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data 1107745829500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 1107745829500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data 3837787973000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 3837787973000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 4945533802500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 4945533802500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 4945533802500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 4945533802500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data    382684103                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    382684103                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     56342478                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     56342478                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    439026581                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    439026581                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    439026581                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    439026581                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.008118                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.008118                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.987311                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.987311                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.133783                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.133783                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.133783                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.133783                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 356583.707435                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 356583.707435                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 68990.777124                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 68990.777124                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 84202.082775                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 84202.082775                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 84202.082775                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 84202.082775                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks        98973                       # number of writebacks
system.cpu.dcache.writebacks::total             98973                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data      3106552                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      3106552                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data     55627551                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total     55627551                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data     58734103                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     58734103                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data     58734103                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     58734103                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 1104639277500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 1104639277500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 3782160422000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 3782160422000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 4886799699500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 4886799699500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 4886799699500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 4886799699500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.008118                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.008118                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.987311                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.987311                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.133783                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.133783                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.133783                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.133783                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 355583.707435                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 355583.707435                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 67990.777124                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 67990.777124                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 83202.082775                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 83202.082775                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 83202.082775                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 83202.082775                       # average overall mshr miss latency
system.cpu.dcache.replacements                3126308                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 6775370984000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 6775370984000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 6775370984000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           280.926578                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1449455626                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               348                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          4165102.373563                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            439000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   280.926578                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.548685                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.548685                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          310                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           27                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          271                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.605469                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        2898911600                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       2898911600                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 6775370984000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst   1449455278                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      1449455278                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst    1449455278                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       1449455278                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst   1449455278                       # number of overall hits
system.cpu.icache.overall_hits::total      1449455278                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          348                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           348                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          348                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            348                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          348                       # number of overall misses
system.cpu.icache.overall_misses::total           348                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     89428500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     89428500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     89428500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     89428500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     89428500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     89428500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst   1449455626                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   1449455626                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst   1449455626                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   1449455626                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst   1449455626                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   1449455626                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 256978.448276                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 256978.448276                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 256978.448276                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 256978.448276                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 256978.448276                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 256978.448276                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks           38                       # number of writebacks
system.cpu.icache.writebacks::total                38                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          348                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          348                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          348                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          348                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          348                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          348                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     89080500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     89080500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     89080500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     89080500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     89080500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     89080500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 255978.448276                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 255978.448276                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 255978.448276                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 255978.448276                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 255978.448276                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 255978.448276                       # average overall mshr miss latency
system.cpu.icache.replacements                     38                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 6775370984000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 6775370984000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 6775370984000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2046.064952                       # Cycle average of tags in use
system.l2.tags.total_refs                   118888942                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1710849                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     69.491195                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                    428500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks        0.000015                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst          0.731315                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       2045.333622                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.000357                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.998698                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999055                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           25                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           48                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          245                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1709                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4           21                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 952822401                       # Number of tag accesses
system.l2.tags.data_accesses                952822401                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 6775370984000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks        98973                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            98973                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks           38                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               38                       # number of WritebackClean hits
system.l2.WriteClean_hits::writebacks        57028147                       # number of WriteClean hits
system.l2.WriteClean_hits::total             57028147                       # number of WriteClean hits
system.l2.UpgradeReq_hits::cpu.data          27809306                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total             27809306                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::cpu.data               1648                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1648                       # number of ReadExReq hits
system.l2.ReadSharedReq_hits::cpu.data        1413056                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1413056                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.data               1414704                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1414704                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.data              1414704                       # number of overall hits
system.l2.overall_hits::total                 1414704                       # number of overall hits
system.l2.UpgradeReq_misses::cpu.data        27797977                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total           27797977                       # number of UpgradeReq misses
system.l2.ReadExReq_misses::cpu.data            18620                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               18620                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst           348                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              348                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data      1693496                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1693496                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                 348                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data             1712116                       # number of demand (read+write) misses
system.l2.demand_misses::total                1712464                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                348                       # number of overall misses
system.l2.overall_misses::cpu.data            1712116                       # number of overall misses
system.l2.overall_misses::total               1712464                       # number of overall misses
system.l2.UpgradeReq_miss_latency::cpu.data 3396301330000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total 3396301330000                       # number of UpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::cpu.data  10222722000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   10222722000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst     88549500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     88549500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data 1085142361000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 1085142361000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst      88549500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data  1095365083000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     1095453632500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     88549500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data 1095365083000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    1095453632500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks        98973                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        98973                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks           38                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           38                       # number of WritebackClean accesses(hits+misses)
system.l2.WriteClean_accesses::writebacks     57028147                       # number of WriteClean accesses(hits+misses)
system.l2.WriteClean_accesses::total         57028147                       # number of WriteClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu.data      55607283                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total         55607283                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data          20268                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             20268                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst          348                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            348                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data      3106552                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       3106552                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               348                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data           3126820                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              3127168                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              348                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data          3126820                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             3127168                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::cpu.data     0.499898                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.499898                       # miss rate for UpgradeReq accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.918690                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.918690                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.545137                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.545137                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst                1                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.547558                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.547609                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst               1                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.547558                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.547609                       # miss rate for overall accesses
system.l2.UpgradeReq_avg_miss_latency::cpu.data 122178.003457                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 122178.003457                       # average UpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu.data 549018.367347                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 549018.367347                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 254452.586207                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 254452.586207                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 640770.548617                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 640770.548617                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 254452.586207                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 639772.704069                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 639694.400875                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 254452.586207                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 639772.704069                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 639694.400875                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks              1416181                       # number of writebacks
system.l2.writebacks::total                   1416181                       # number of writebacks
system.l2.CleanEvict_mshr_misses::writebacks            2                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             2                       # number of CleanEvict MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu.data     27797977                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total      27797977                       # number of UpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data        18620                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          18620                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst          348                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          348                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data      1693496                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1693496                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            348                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data        1712116                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1712464                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           348                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data       1712116                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1712464                       # number of overall MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::cpu.data 3118321560000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total 3118321560000                       # number of UpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data  10036522000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  10036522000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst     85069500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     85069500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data 1068207401000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 1068207401000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     85069500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data 1078243923000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 1078328992500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     85069500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data 1078243923000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 1078328992500                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu.data     0.499898                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.499898                       # mshr miss rate for UpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.918690                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.918690                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.545137                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.545137                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.547558                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.547609                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.547558                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.547609                       # mshr miss rate for overall accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu.data 112178.003457                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 112178.003457                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 539018.367347                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 539018.367347                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 244452.586207                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 244452.586207                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 630770.548617                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 630770.548617                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 244452.586207                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 629772.704069                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 629694.400875                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 244452.586207                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 629772.704069                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 629694.400875                       # average overall mshr miss latency
system.l2.replacements                        1708801                       # number of replacements
system.l3.tags.pwrStateResidencyTicks::UNDEFINED 6775370984000                       # Cumulative time (in ticks) in various power states
system.l3.tags.tagsinuse                  4085.772482                       # Cycle average of tags in use
system.l3.tags.total_refs                    59133348                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                   2931632                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                     20.170795                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                    418000                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::writebacks      469.479347                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu.inst          1.501356                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu.data       3614.791779                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::writebacks       0.114619                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu.inst         0.000367                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu.data         0.882518                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total            0.997503                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::0           41                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::1           75                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::2          366                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::3          542                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::4         3072                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                 239859128                       # Number of tag accesses
system.l3.tags.data_accesses                239859128                       # Number of data accesses
system.l3.pwrStateResidencyTicks::UNDEFINED 6775370984000                       # Cumulative time (in ticks) in various power states
system.l3.WritebackDirty_hits::writebacks      1416181                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total          1416181                       # number of WritebackDirty hits
system.l3.WriteClean_hits::writebacks        28012911                       # number of WriteClean hits
system.l3.WriteClean_hits::total             28012911                       # number of WriteClean hits
system.l3.UpgradeReq_hits::cpu.data          13899096                       # number of UpgradeReq hits
system.l3.UpgradeReq_hits::total             13899096                       # number of UpgradeReq hits
system.l3.ReadSharedReq_hits::cpu.data         189074                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::total            189074                       # number of ReadSharedReq hits
system.l3.demand_hits::cpu.data                189074                       # number of demand (read+write) hits
system.l3.demand_hits::total                   189074                       # number of demand (read+write) hits
system.l3.overall_hits::cpu.data               189074                       # number of overall hits
system.l3.overall_hits::total                  189074                       # number of overall hits
system.l3.UpgradeReq_misses::cpu.data        13900506                       # number of UpgradeReq misses
system.l3.UpgradeReq_misses::total           13900506                       # number of UpgradeReq misses
system.l3.ReadExReq_misses::cpu.data            16995                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total               16995                       # number of ReadExReq misses
system.l3.ReadSharedReq_misses::cpu.inst          348                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu.data      1504422                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::total         1504770                       # number of ReadSharedReq misses
system.l3.demand_misses::cpu.inst                 348                       # number of demand (read+write) misses
system.l3.demand_misses::cpu.data             1521417                       # number of demand (read+write) misses
system.l3.demand_misses::total                1521765                       # number of demand (read+write) misses
system.l3.overall_misses::cpu.inst                348                       # number of overall misses
system.l3.overall_misses::cpu.data            1521417                       # number of overall misses
system.l3.overall_misses::total               1521765                       # number of overall misses
system.l3.UpgradeReq_miss_latency::cpu.data 2666668578500                       # number of UpgradeReq miss cycles
system.l3.UpgradeReq_miss_latency::total 2666668578500                       # number of UpgradeReq miss cycles
system.l3.ReadExReq_miss_latency::cpu.data   9641165500                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total    9641165500                       # number of ReadExReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.inst     81241500                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.data 1047593668000                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::total 1047674909500                       # number of ReadSharedReq miss cycles
system.l3.demand_miss_latency::cpu.inst      81241500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu.data  1057234833500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total     1057316075000                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::cpu.inst     81241500                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu.data 1057234833500                       # number of overall miss cycles
system.l3.overall_miss_latency::total    1057316075000                       # number of overall miss cycles
system.l3.WritebackDirty_accesses::writebacks      1416181                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total      1416181                       # number of WritebackDirty accesses(hits+misses)
system.l3.WriteClean_accesses::writebacks     28012911                       # number of WriteClean accesses(hits+misses)
system.l3.WriteClean_accesses::total         28012911                       # number of WriteClean accesses(hits+misses)
system.l3.UpgradeReq_accesses::cpu.data      27799602                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_accesses::total         27799602                       # number of UpgradeReq accesses(hits+misses)
system.l3.ReadExReq_accesses::cpu.data          16995                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total             16995                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.inst          348                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.data      1693496                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::total       1693844                       # number of ReadSharedReq accesses(hits+misses)
system.l3.demand_accesses::cpu.inst               348                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu.data           1710491                       # number of demand (read+write) accesses
system.l3.demand_accesses::total              1710839                       # number of demand (read+write) accesses
system.l3.overall_accesses::cpu.inst              348                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu.data          1710491                       # number of overall (read+write) accesses
system.l3.overall_accesses::total             1710839                       # number of overall (read+write) accesses
system.l3.UpgradeReq_miss_rate::cpu.data     0.500025                       # miss rate for UpgradeReq accesses
system.l3.UpgradeReq_miss_rate::total        0.500025                       # miss rate for UpgradeReq accesses
system.l3.ReadExReq_miss_rate::cpu.data             1                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.inst            1                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.data     0.888353                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::total     0.888376                       # miss rate for ReadSharedReq accesses
system.l3.demand_miss_rate::cpu.inst                1                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu.data         0.889462                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.889485                       # miss rate for demand accesses
system.l3.overall_miss_rate::cpu.inst               1                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu.data        0.889462                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.889485                       # miss rate for overall accesses
system.l3.UpgradeReq_avg_miss_latency::cpu.data 191839.676807                       # average UpgradeReq miss latency
system.l3.UpgradeReq_avg_miss_latency::total 191839.676807                       # average UpgradeReq miss latency
system.l3.ReadExReq_avg_miss_latency::cpu.data 567294.233598                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 567294.233598                       # average ReadExReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.inst 233452.586207                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.data 696342.959622                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::total 696235.909475                       # average ReadSharedReq miss latency
system.l3.demand_avg_miss_latency::cpu.inst 233452.586207                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu.data 694901.419861                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 694795.894898                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.inst 233452.586207                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.data 694901.419861                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 694795.894898                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.writebacks::writebacks              1553201                       # number of writebacks
system.l3.writebacks::total                   1553201                       # number of writebacks
system.l3.CleanEvict_mshr_misses::writebacks        97912                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_misses::total         97912                       # number of CleanEvict MSHR misses
system.l3.UpgradeReq_mshr_misses::cpu.data     13900506                       # number of UpgradeReq MSHR misses
system.l3.UpgradeReq_mshr_misses::total      13900506                       # number of UpgradeReq MSHR misses
system.l3.ReadExReq_mshr_misses::cpu.data        16995                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total          16995                       # number of ReadExReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.inst          348                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.data      1504422                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::total      1504770                       # number of ReadSharedReq MSHR misses
system.l3.demand_mshr_misses::cpu.inst            348                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu.data        1521417                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total           1521765                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::cpu.inst           348                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu.data       1521417                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total          1521765                       # number of overall MSHR misses
system.l3.UpgradeReq_mshr_miss_latency::cpu.data 2527788781500                       # number of UpgradeReq MSHR miss cycles
system.l3.UpgradeReq_mshr_miss_latency::total 2527788781500                       # number of UpgradeReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::cpu.data   9471215500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total   9471215500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.inst     77761500                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.data 1032549448000                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::total 1032627209500                       # number of ReadSharedReq MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.inst     77761500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.data 1042020663500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total 1042098425000                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.inst     77761500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.data 1042020663500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total 1042098425000                       # number of overall MSHR miss cycles
system.l3.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l3.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l3.UpgradeReq_mshr_miss_rate::cpu.data     0.500025                       # mshr miss rate for UpgradeReq accesses
system.l3.UpgradeReq_mshr_miss_rate::total     0.500025                       # mshr miss rate for UpgradeReq accesses
system.l3.ReadExReq_mshr_miss_rate::cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.data     0.888353                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::total     0.888376                       # mshr miss rate for ReadSharedReq accesses
system.l3.demand_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu.data     0.889462                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.889485                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu.data     0.889462                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.889485                       # mshr miss rate for overall accesses
system.l3.UpgradeReq_avg_mshr_miss_latency::cpu.data 181848.688206                       # average UpgradeReq mshr miss latency
system.l3.UpgradeReq_avg_mshr_miss_latency::total 181848.688206                       # average UpgradeReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::cpu.data 557294.233598                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 557294.233598                       # average ReadExReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.inst 223452.586207                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.data 686342.959622                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::total 686235.909475                       # average ReadSharedReq mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.inst 223452.586207                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.data 684901.419861                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 684795.894898                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.inst 223452.586207                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.data 684901.419861                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 684795.894898                       # average overall mshr miss latency
system.l3.replacements                        2927536                       # number of replacements
system.membus.snoop_filter.tot_requests      17175739                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests     15653974                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 6775370984000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            1504770                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1553201                       # Transaction distribution
system.membus.trans_dist::WriteClean         13899137                       # Transaction distribution
system.membus.trans_dist::CleanEvict            97951                       # Transaction distribution
system.membus.trans_dist::UpgradeReq         13900506                       # Transaction distribution
system.membus.trans_dist::ReadExReq             16995                       # Transaction distribution
system.membus.trans_dist::ReadExResp            16995                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       1504770                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port     32494325                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total     32494325                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               32494325                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port   1086342592                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total   1086342592                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1086342592                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          15422271                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                15422271    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            15422271                       # Request fanout histogram
system.membus.reqLayer2.occupancy        104830905500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy         7611110000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests     61860797                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests     58733629                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops       42346799                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops     42346799                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 6775370984000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           3106900                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1650349                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           38                       # Transaction distribution
system.tol2bus.trans_dist::WriteClean        98940195                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         4694251                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq        55607283                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp       55607283                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            20268                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           20268                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           348                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      3106552                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          734                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side    177622661                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             177623395                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        24704                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side   3856252160                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             3856276864                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        45130340                       # Total snoops (count)
system.tol2bus.snoopTraffic                2781659136                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        103864791                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.407711                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.491409                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               61517992     59.23%     59.23% # Request fanout histogram
system.tol2bus.snoop_fanout::1               42346799     40.77%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          103864791                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       116571630000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            522000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       32493871500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.5                       # Layer utilization (%)
system.tol3bus.snoop_filter.tot_requests     31218963                       # Total number of requests made to the snoop filter.
system.tol3bus.snoop_filter.hit_single_requests     29508124                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.tot_snoops       15408628                       # Total number of snoops made to the snoop filter.
system.tol3bus.snoop_filter.hit_single_snoops     15408628                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.pwrStateResidencyTicks::UNDEFINED 6775370984000                       # Cumulative time (in ticks) in various power states
system.tol3bus.trans_dist::ReadResp           1693844                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty      2969382                       # Transaction distribution
system.tol3bus.trans_dist::WriteClean        41912048                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict         1666676                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeReq        27799602                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeResp       27799602                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq            16995                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp           16995                       # Transaction distribution
system.tol3bus.trans_dist::ReadSharedReq      1693844                       # Transaction distribution
system.tol3bus.pkt_count_system.l2.mem_side::system.l3.cpu_side     88742315                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.l2.mem_side::system.l3.cpu_side   1992955584                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                        16826673                       # Total snoops (count)
system.tol3bus.snoopTraffic                 988949632                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples         46337114                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.332533                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.471121                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0               30928486     66.75%     66.75% # Request fanout histogram
system.tol3bus.snoop_fanout::1               15408628     33.25%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total           46337114                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy        59045029000                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              0.9                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy       16466059500                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             0.2                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
