{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1607697019338 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1607697019340 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 11 09:30:19 2020 " "Processing started: Fri Dec 11 09:30:19 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1607697019340 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1607697019340 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off projet -c projet " "Command: quartus_map --read_settings_files=on --write_settings_files=off projet -c projet" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1607697019341 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1607697019708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/vince/Desktop/IFT1227/devoir4/vhdl/mux2simple.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/vince/Desktop/IFT1227/devoir4/vhdl/mux2simple.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2simple-behave " "Found design unit 1: mux2simple-behave" {  } { { "../vhdl/mux2simple.vhd" "" { Text "/home/vince/Desktop/IFT1227/devoir4/vhdl/mux2simple.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607697020199 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2simple " "Found entity 1: mux2simple" {  } { { "../vhdl/mux2simple.vhd" "" { Text "/home/vince/Desktop/IFT1227/devoir4/vhdl/mux2simple.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607697020199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1607697020199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/vince/Desktop/IFT1227/devoir4/vhdl/mux4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/vince/Desktop/IFT1227/devoir4/vhdl/mux4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux4-struct " "Found design unit 1: mux4-struct" {  } { { "../vhdl/mux4.vhd" "" { Text "/home/vince/Desktop/IFT1227/devoir4/vhdl/mux4.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607697020201 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux4 " "Found entity 1: mux4" {  } { { "../vhdl/mux4.vhd" "" { Text "/home/vince/Desktop/IFT1227/devoir4/vhdl/mux4.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607697020201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1607697020201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/vince/Desktop/IFT1227/devoir4/vhdl/zeroext.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/vince/Desktop/IFT1227/devoir4/vhdl/zeroext.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 zeroext-behave " "Found design unit 1: zeroext-behave" {  } { { "../vhdl/zeroext.vhd" "" { Text "/home/vince/Desktop/IFT1227/devoir4/vhdl/zeroext.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607697020202 ""} { "Info" "ISGN_ENTITY_NAME" "1 zeroext " "Found entity 1: zeroext" {  } { { "../vhdl/zeroext.vhd" "" { Text "/home/vince/Desktop/IFT1227/devoir4/vhdl/zeroext.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607697020202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1607697020202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/vince/Desktop/IFT1227/devoir4/vhdl/adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/vince/Desktop/IFT1227/devoir4/vhdl/adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder-behave " "Found design unit 1: adder-behave" {  } { { "../vhdl/adder.vhd" "" { Text "/home/vince/Desktop/IFT1227/devoir4/vhdl/adder.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607697020203 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "../vhdl/adder.vhd" "" { Text "/home/vince/Desktop/IFT1227/devoir4/vhdl/adder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607697020203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1607697020203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/vince/Desktop/IFT1227/devoir4/vhdl/alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/vince/Desktop/IFT1227/devoir4/vhdl/alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-behave " "Found design unit 1: alu-behave" {  } { { "../vhdl/alu.vhd" "" { Text "/home/vince/Desktop/IFT1227/devoir4/vhdl/alu.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607697020204 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "../vhdl/alu.vhd" "" { Text "/home/vince/Desktop/IFT1227/devoir4/vhdl/alu.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607697020204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1607697020204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/vince/Desktop/IFT1227/devoir4/vhdl/aludec.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/vince/Desktop/IFT1227/devoir4/vhdl/aludec.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 aludec-behave " "Found design unit 1: aludec-behave" {  } { { "../vhdl/aludec.vhd" "" { Text "/home/vince/Desktop/IFT1227/devoir4/vhdl/aludec.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607697020205 ""} { "Info" "ISGN_ENTITY_NAME" "1 aludec " "Found entity 1: aludec" {  } { { "../vhdl/aludec.vhd" "" { Text "/home/vince/Desktop/IFT1227/devoir4/vhdl/aludec.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607697020205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1607697020205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/vince/Desktop/IFT1227/devoir4/vhdl/controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/vince/Desktop/IFT1227/devoir4/vhdl/controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controller-struct " "Found design unit 1: controller-struct" {  } { { "../vhdl/controller.vhd" "" { Text "/home/vince/Desktop/IFT1227/devoir4/vhdl/controller.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607697020206 ""} { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "../vhdl/controller.vhd" "" { Text "/home/vince/Desktop/IFT1227/devoir4/vhdl/controller.vhd" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607697020206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1607697020206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/vince/Desktop/IFT1227/devoir4/vhdl/datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/vince/Desktop/IFT1227/devoir4/vhdl/datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datapath-struct " "Found design unit 1: datapath-struct" {  } { { "../vhdl/datapath.vhd" "" { Text "/home/vince/Desktop/IFT1227/devoir4/vhdl/datapath.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607697020207 ""} { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "../vhdl/datapath.vhd" "" { Text "/home/vince/Desktop/IFT1227/devoir4/vhdl/datapath.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607697020207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1607697020207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/vince/Desktop/IFT1227/devoir4/vhdl/dmem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/vince/Desktop/IFT1227/devoir4/vhdl/dmem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dmem-behave " "Found design unit 1: dmem-behave" {  } { { "../vhdl/dmem.vhd" "" { Text "/home/vince/Desktop/IFT1227/devoir4/vhdl/dmem.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607697020208 ""} { "Info" "ISGN_ENTITY_NAME" "1 dmem " "Found entity 1: dmem" {  } { { "../vhdl/dmem.vhd" "" { Text "/home/vince/Desktop/IFT1227/devoir4/vhdl/dmem.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607697020208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1607697020208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/vince/Desktop/IFT1227/devoir4/vhdl/flopr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/vince/Desktop/IFT1227/devoir4/vhdl/flopr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 flopr-asynchronous " "Found design unit 1: flopr-asynchronous" {  } { { "../vhdl/flopr.vhd" "" { Text "/home/vince/Desktop/IFT1227/devoir4/vhdl/flopr.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607697020209 ""} { "Info" "ISGN_ENTITY_NAME" "1 flopr " "Found entity 1: flopr" {  } { { "../vhdl/flopr.vhd" "" { Text "/home/vince/Desktop/IFT1227/devoir4/vhdl/flopr.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607697020209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1607697020209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/vince/Desktop/IFT1227/devoir4/vhdl/maindec.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/vince/Desktop/IFT1227/devoir4/vhdl/maindec.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 maindec-behave " "Found design unit 1: maindec-behave" {  } { { "../vhdl/maindec.vhd" "" { Text "/home/vince/Desktop/IFT1227/devoir4/vhdl/maindec.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607697020210 ""} { "Info" "ISGN_ENTITY_NAME" "1 maindec " "Found entity 1: maindec" {  } { { "../vhdl/maindec.vhd" "" { Text "/home/vince/Desktop/IFT1227/devoir4/vhdl/maindec.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607697020210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1607697020210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/vince/Desktop/IFT1227/devoir4/vhdl/imem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/vince/Desktop/IFT1227/devoir4/vhdl/imem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 imem-behave " "Found design unit 1: imem-behave" {  } { { "../vhdl/imem.vhd" "" { Text "/home/vince/Desktop/IFT1227/devoir4/vhdl/imem.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607697020211 ""} { "Info" "ISGN_ENTITY_NAME" "1 imem " "Found entity 1: imem" {  } { { "../vhdl/imem.vhd" "" { Text "/home/vince/Desktop/IFT1227/devoir4/vhdl/imem.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607697020211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1607697020211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/vince/Desktop/IFT1227/devoir4/vhdl/mips.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/vince/Desktop/IFT1227/devoir4/vhdl/mips.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mips-test " "Found design unit 1: mips-test" {  } { { "../vhdl/mips.vhd" "" { Text "/home/vince/Desktop/IFT1227/devoir4/vhdl/mips.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607697020212 ""} { "Info" "ISGN_ENTITY_NAME" "1 mips " "Found entity 1: mips" {  } { { "../vhdl/mips.vhd" "" { Text "/home/vince/Desktop/IFT1227/devoir4/vhdl/mips.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607697020212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1607697020212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/vince/Desktop/IFT1227/devoir4/vhdl/mux2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/vince/Desktop/IFT1227/devoir4/vhdl/mux2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2-behave " "Found design unit 1: mux2-behave" {  } { { "../vhdl/mux2.vhd" "" { Text "/home/vince/Desktop/IFT1227/devoir4/vhdl/mux2.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607697020213 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "../vhdl/mux2.vhd" "" { Text "/home/vince/Desktop/IFT1227/devoir4/vhdl/mux2.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607697020213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1607697020213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/vince/Desktop/IFT1227/devoir4/vhdl/proc_mips.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/vince/Desktop/IFT1227/devoir4/vhdl/proc_mips.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 proc_mips-struct " "Found design unit 1: proc_mips-struct" {  } { { "../vhdl/proc_mips.vhd" "" { Text "/home/vince/Desktop/IFT1227/devoir4/vhdl/proc_mips.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607697020214 ""} { "Info" "ISGN_ENTITY_NAME" "1 proc_mips " "Found entity 1: proc_mips" {  } { { "../vhdl/proc_mips.vhd" "" { Text "/home/vince/Desktop/IFT1227/devoir4/vhdl/proc_mips.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607697020214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1607697020214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/vince/Desktop/IFT1227/devoir4/vhdl/regfile.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/vince/Desktop/IFT1227/devoir4/vhdl/regfile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 regfile-behave " "Found design unit 1: regfile-behave" {  } { { "../vhdl/regfile.vhd" "" { Text "/home/vince/Desktop/IFT1227/devoir4/vhdl/regfile.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607697020215 ""} { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "../vhdl/regfile.vhd" "" { Text "/home/vince/Desktop/IFT1227/devoir4/vhdl/regfile.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607697020215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1607697020215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/vince/Desktop/IFT1227/devoir4/vhdl/signext.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/vince/Desktop/IFT1227/devoir4/vhdl/signext.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 signext-behave " "Found design unit 1: signext-behave" {  } { { "../vhdl/signext.vhd" "" { Text "/home/vince/Desktop/IFT1227/devoir4/vhdl/signext.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607697020216 ""} { "Info" "ISGN_ENTITY_NAME" "1 signext " "Found entity 1: signext" {  } { { "../vhdl/signext.vhd" "" { Text "/home/vince/Desktop/IFT1227/devoir4/vhdl/signext.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607697020216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1607697020216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/vince/Desktop/IFT1227/devoir4/vhdl/testbench.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/vince/Desktop/IFT1227/devoir4/vhdl/testbench.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 testbench-test " "Found design unit 1: testbench-test" {  } { { "../vhdl/testbench.vhd" "" { Text "/home/vince/Desktop/IFT1227/devoir4/vhdl/testbench.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607697020217 ""} { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "../vhdl/testbench.vhd" "" { Text "/home/vince/Desktop/IFT1227/devoir4/vhdl/testbench.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607697020217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1607697020217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/vince/Desktop/IFT1227/devoir4/vhdl/sl2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/vince/Desktop/IFT1227/devoir4/vhdl/sl2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sl2-behave " "Found design unit 1: sl2-behave" {  } { { "../vhdl/sl2.vhd" "" { Text "/home/vince/Desktop/IFT1227/devoir4/vhdl/sl2.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607697020218 ""} { "Info" "ISGN_ENTITY_NAME" "1 sl2 " "Found entity 1: sl2" {  } { { "../vhdl/sl2.vhd" "" { Text "/home/vince/Desktop/IFT1227/devoir4/vhdl/sl2.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607697020218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1607697020218 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "proc_mips " "Elaborating entity \"proc_mips\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1607697020296 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller controller:cont " "Elaborating entity \"controller\" for hierarchy \"controller:cont\"" {  } { { "../vhdl/proc_mips.vhd" "cont" { Text "/home/vince/Desktop/IFT1227/devoir4/vhdl/proc_mips.vhd" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607697020323 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "bnal controller.vhd(35) " "VHDL Signal Declaration warning at controller.vhd(35): used implicit default value for signal \"bnal\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../vhdl/controller.vhd" "" { Text "/home/vince/Desktop/IFT1227/devoir4/vhdl/controller.vhd" 35 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1607697020325 "|proc_mips|controller:cont"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "maindec controller:cont\|maindec:md " "Elaborating entity \"maindec\" for hierarchy \"controller:cont\|maindec:md\"" {  } { { "../vhdl/controller.vhd" "md" { Text "/home/vince/Desktop/IFT1227/devoir4/vhdl/controller.vhd" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607697020335 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "funct maindec.vhd(22) " "VHDL Process Statement warning at maindec.vhd(22): signal \"funct\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../vhdl/maindec.vhd" "" { Text "/home/vince/Desktop/IFT1227/devoir4/vhdl/maindec.vhd" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1607697020337 "|proc_mips|controller:cont|maindec:md"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aludec controller:cont\|aludec:ad " "Elaborating entity \"aludec\" for hierarchy \"controller:cont\|aludec:ad\"" {  } { { "../vhdl/controller.vhd" "ad" { Text "/home/vince/Desktop/IFT1227/devoir4/vhdl/controller.vhd" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607697020344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2simple controller:cont\|mux2simple:rwmux " "Elaborating entity \"mux2simple\" for hierarchy \"controller:cont\|mux2simple:rwmux\"" {  } { { "../vhdl/controller.vhd" "rwmux" { Text "/home/vince/Desktop/IFT1227/devoir4/vhdl/controller.vhd" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607697020346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath datapath:dp " "Elaborating entity \"datapath\" for hierarchy \"datapath:dp\"" {  } { { "../vhdl/proc_mips.vhd" "dp" { Text "/home/vince/Desktop/IFT1227/devoir4/vhdl/proc_mips.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607697020349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flopr datapath:dp\|flopr:pcreg " "Elaborating entity \"flopr\" for hierarchy \"datapath:dp\|flopr:pcreg\"" {  } { { "../vhdl/datapath.vhd" "pcreg" { Text "/home/vince/Desktop/IFT1227/devoir4/vhdl/datapath.vhd" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607697020372 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder datapath:dp\|adder:pcadd1 " "Elaborating entity \"adder\" for hierarchy \"datapath:dp\|adder:pcadd1\"" {  } { { "../vhdl/datapath.vhd" "pcadd1" { Text "/home/vince/Desktop/IFT1227/devoir4/vhdl/datapath.vhd" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607697020374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sl2 datapath:dp\|sl2:immsh " "Elaborating entity \"sl2\" for hierarchy \"datapath:dp\|sl2:immsh\"" {  } { { "../vhdl/datapath.vhd" "immsh" { Text "/home/vince/Desktop/IFT1227/devoir4/vhdl/datapath.vhd" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607697020376 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 datapath:dp\|mux2:pcbrmux " "Elaborating entity \"mux2\" for hierarchy \"datapath:dp\|mux2:pcbrmux\"" {  } { { "../vhdl/datapath.vhd" "pcbrmux" { Text "/home/vince/Desktop/IFT1227/devoir4/vhdl/datapath.vhd" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607697020379 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4 datapath:dp\|mux4:pcmux " "Elaborating entity \"mux4\" for hierarchy \"datapath:dp\|mux4:pcmux\"" {  } { { "../vhdl/datapath.vhd" "pcmux" { Text "/home/vince/Desktop/IFT1227/devoir4/vhdl/datapath.vhd" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607697020381 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile datapath:dp\|regfile:rf " "Elaborating entity \"regfile\" for hierarchy \"datapath:dp\|regfile:rf\"" {  } { { "../vhdl/datapath.vhd" "rf" { Text "/home/vince/Desktop/IFT1227/devoir4/vhdl/datapath.vhd" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607697020385 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4 datapath:dp\|mux4:wrmux " "Elaborating entity \"mux4\" for hierarchy \"datapath:dp\|mux4:wrmux\"" {  } { { "../vhdl/datapath.vhd" "wrmux" { Text "/home/vince/Desktop/IFT1227/devoir4/vhdl/datapath.vhd" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607697020389 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 datapath:dp\|mux4:wrmux\|mux2:lowmux " "Elaborating entity \"mux2\" for hierarchy \"datapath:dp\|mux4:wrmux\|mux2:lowmux\"" {  } { { "../vhdl/mux4.vhd" "lowmux" { Text "/home/vince/Desktop/IFT1227/devoir4/vhdl/mux4.vhd" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607697020391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "signext datapath:dp\|signext:se " "Elaborating entity \"signext\" for hierarchy \"datapath:dp\|signext:se\"" {  } { { "../vhdl/datapath.vhd" "se" { Text "/home/vince/Desktop/IFT1227/devoir4/vhdl/datapath.vhd" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607697020400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "zeroext datapath:dp\|zeroext:ze " "Elaborating entity \"zeroext\" for hierarchy \"datapath:dp\|zeroext:ze\"" {  } { { "../vhdl/datapath.vhd" "ze" { Text "/home/vince/Desktop/IFT1227/devoir4/vhdl/datapath.vhd" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607697020402 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu datapath:dp\|alu:mainalu " "Elaborating entity \"alu\" for hierarchy \"datapath:dp\|alu:mainalu\"" {  } { { "../vhdl/datapath.vhd" "mainalu" { Text "/home/vince/Desktop/IFT1227/devoir4/vhdl/datapath.vhd" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607697020409 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "neg alu.vhd(36) " "Inferred latch for \"neg\" at alu.vhd(36)" {  } { { "../vhdl/alu.vhd" "" { Text "/home/vince/Desktop/IFT1227/devoir4/vhdl/alu.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607697020420 "|proc_mips|datapath:dp|alu:mainalu"}
{ "Error" "ESGN_NON_EXISTENT_PORT" "regwriteSignal md " "Port \"regwriteSignal\" does not exist in macrofunction \"md\"" {  } { { "../vhdl/controller.vhd" "md" { Text "/home/vince/Desktop/IFT1227/devoir4/vhdl/controller.vhd" 44 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607697020540 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1607697020548 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  4 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 1 error, 4 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "588 " "Peak virtual memory: 588 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1607697020819 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Dec 11 09:30:20 2020 " "Processing ended: Fri Dec 11 09:30:20 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1607697020819 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1607697020819 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1607697020819 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1607697020819 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 4 s " "Quartus II Full Compilation was unsuccessful. 3 errors, 4 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1607697020901 ""}
