# //  Questa Sim-64
# //  Version 2021.1 win64 Jan 19 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# reading modelsim.ini
# Loading project aaaaa
do run.do
# Cannot open macro file: run.do
pwd
# F:/ic_design/repos/python_environment/FiFO_cocotb - Copy
cd ..
# reading modelsim.ini
# reading F:/questasim/questasim64_2021.1/win64/../modelsim.ini
cd ..
pwd
# F:/ic_design/repos
cd asynch_FIFO_UVM

do run.do
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 04:48:47 on Aug 17,2024
# vlog -reportprogress 300 -f dut.f "+cover" -covercells 
# -- Compiling module fifo_mem
# -- Compiling module rptr_handler
# -- Compiling module wptr_handler
# -- Compiling module synchronizer
# -- Compiling module synchronizer
# ** Warning: ** while parsing file included at dut/top.v(1)
# ** at dut/synchronizer.v(1): (vlog-2275) Existing module 'synchronizer' at line 1 will be overwritten.
# -- Compiling module wptr_handler
# ** Warning: ** while parsing file included at dut/top.v(2)
# ** at dut/wptr_handler.v(1): (vlog-2275) Existing module 'wptr_handler' at line 1 will be overwritten.
# -- Compiling module rptr_handler
# ** Warning: ** while parsing file included at dut/top.v(3)
# ** at dut/rptr_handler.v(1): (vlog-2275) Existing module 'rptr_handler' at line 1 will be overwritten.
# -- Compiling module fifo_mem
# ** Warning: ** while parsing file included at dut/top.v(4)
# ** at dut/fifo_mem.v(1): (vlog-2275) Existing module 'fifo_mem' at line 1 will be overwritten.
# -- Compiling module asynchronous_fifo
# 
# Top level modules:
# 	asynchronous_fifo
# End time: 04:48:47 on Aug 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 4
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 04:48:47 on Aug 17,2024
# vlog -reportprogress 300 -f tb.f "+cover" -covercells 
# -- Compiling module FIFO_sva
# -- Compiling package FIFO_pkg
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# ** Note: (vlog-2286) FIFO_uvm_pkg.sv(4): Using implicit +incdir+F:/questasim/questasim64_2021.1/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# -- Compiling interface inf
# -- Importing package FIFO_pkg
# -- Compiling module top_test_uvm
# 
# Top level modules:
# 	FIFO_sva
# 	top_test_uvm
# End time: 04:48:48 on Aug 17,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vopt 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 04:48:49 on Aug 17,2024
# vopt -reportprogress 300 top_test_uvm -o top_optimized "+acc" "+cover=bcefsx+asynchronous_fifo(rtl)" 
# 
# Top level modules:
# 	top_test_uvm
# 
# Analyzing design...
# -- Loading module top_test_uvm
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Importing package FIFO_pkg
# -- Loading package mtiUvm.questa_uvm_pkg
# -- Loading interface inf
# -- Loading module asynchronous_fifo
# -- Loading module synchronizer
# -- Loading module wptr_handler
# -- Loading module rptr_handler
# -- Loading module fifo_mem
# Optimizing 11 design-units (inlining 0/8 module instances):
# -- Optimizing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)(fast)
# -- Optimizing package mtiUvm.questa_uvm_pkg(fast)
# -- Optimizing package FIFO_pkg(fast)
# -- Optimizing interface inf(fast__2)
# -- Optimizing module wptr_handler(fast)
# -- Optimizing module asynchronous_fifo(fast)
# -- Optimizing module rptr_handler(fast)
# -- Optimizing module fifo_mem(fast)
# -- Optimizing module top_test_uvm(fast)
# -- Optimizing module synchronizer(fast)
# -- Optimizing interface inf(fast)
# Optimized design name is top_optimized
# End time: 04:48:51 on Aug 17,2024, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# vsim top_optimized -coverage "+UVM_TESTNAME=reset_test" 
# Start time: 04:48:52 on Aug 17,2024
# Loading sv_std.std
# Loading work.inf(fast)
# Loading mtiUvm.uvm_pkg(fast)
# Loading work.FIFO_pkg(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading work.top_test_uvm(fast)
# Loading work.inf(fast__2)
# Loading work.asynchronous_fifo(fast)
# Loading work.synchronizer(fast)
# Loading work.wptr_handler(fast)
# Loading work.rptr_handler(fast)
# Loading work.fifo_mem(fast)
# Loading F:/questasim/questasim64_2021.1/uvm-1.1d\win64\uvm_dpi.dll
# 1
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(277) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(278) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test reset_test...
# base_test build phase
# my_test build phase
# env build phase
# my_agent build phase
# my_driver build phase
# my_monitor build phase
# my_monitor build phase
# sequencer build phase
# coverage build_phase
# my_scoreboard build phase
# my_compartor build phase
# my_predictor build phase
# my_driver connect phase
# my_monitor connect phase
# my_monitor connect phase
# sequencer connect phase
# my_agent connect phase
# my_compartor connect phase
# my_scoreboard connect phase
# my_scoreboard connect phase
# envconnect phase
# my_test connect phase
# my_test connect phase
# my_monitor end_of_elaboration_phase
# my_monitor end_of_elaboration_phase
# my_monitor end_of_elaboration_phase
# UVM_INFO components/env.svh(58) @ 0: uvm_test_top.env_h [env_h] '{"uvm_test_top.env_h.agent_h.tlm_analysis_port_outputs":@uvm_port_component__5@14 }
# UVM_INFO components/env.svh(60) @ 0: uvm_test_top.env_h [env_h] '{"uvm_test_top.env_h.agent_h.tlm_analysis_port_inputs":@uvm_port_component__5@13 }
# UVM_INFO components/env.svh(62) @ 0: uvm_test_top.env_h [env_h] '{"uvm_test_top.env_h.agent_h.tlm_analysis_port_outputs":@uvm_port_component__5@14 }
# FINISHED GET_PROVIDED_TO
# UVM_INFO components/env.svh(65) @ 0: uvm_test_top.env_h [env_h] '{ }
# UVM_INFO components/env.svh(67) @ 0: uvm_test_top.env_h [env_h] '{"uvm_test_top.env_h.scoreboard_h.predictor_h.analysis_imp":@uvm_port_component__5@19 }
# UVM_INFO components/env.svh(69) @ 0: uvm_test_top.env_h [env_h] '{"uvm_test_top.env_h.scoreboard_h.comparator_h.analysis_actual_outputs":@uvm_port_component__5@31 }
# my_monitor end_of_elaboration_phase
# env run phase
# my_predictor run phase
# UVM_INFO components/comparator.svh(46) @ 0: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# coverage run_phase
# my_agent run phase
# sequencer run phase
# start of pre_body task
# start of body task
# start item has been invoked
# UVM_INFO components/predictor.svh(66) @ 0: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITTEN_DATA: rrst_n:0, wrst_n:0 ,w_en:0 ,r_en:0 , data_in:0
# UVM_INFO components/predictor.svh(70) @ 0: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA:  time:                    0  wrst_n:0  rrst_n:0  data_in: 0  w_en: 0  r_en: 0  data_out: 0  empty: 1  full: 0
# my_predictor run phase
# UVM_INFO components/comparator.svh(48) @ 0: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECIEVED:  time:                    0  wrst_n:0  rrst_n:0  data_in: 0  w_en: 0  r_en: 0  data_out: 0  empty: 1  full: 0
# UVM_INFO components/comparator.svh(51) @ 40: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] actual_SEQ_ITEM RECIEVED:  time:                   40  wrst_n:0  rrst_n:0  data_in: 0  w_en: 0  r_en: 0  data_out: x  empty: 1  full: 0
# UVM_ERROR components/comparator.svh(58) @ 40: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] FAIL
# UVM_INFO components/comparator.svh(46) @ 40: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# finish item has been invoked
# my_test run phase
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1267) @ 40: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :   16
# UVM_WARNING :    0
# UVM_ERROR :    1
# UVM_FATAL :    0
# ** Report counts by id
# [COMPARATOR]     4
# [PREDICTOR]     2
# [Questa UVM]     2
# [RNTST]     1
# [SCOREBOARD]     1
# [TEST_DONE]     1
# [env_h]     6
# ** Note: $finish    : F:/questasim/questasim64_2021.1/win64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 40 ns  Iteration: 61  Instance: /top_test_uvm
# 1
# Break in Task uvm_pkg/uvm_root::run_test at F:/questasim/questasim64_2021.1/win64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh line 430
# ** Warning: (vsim-19042) No matching item found for '/'.
# ** Note: (vsim-17388) No matching coverage data found.
# ** Warning: (vsim-19042) No matching item found for '/FIFO_uvm_pkg/coverage/OPERATION_covgrp'.
# ** Warning: (vsim-19042) No matching item found for '/FIFO_uvm_pkg/coverage/FLAGS_covgrp'.
# ** Note: (vsim-17388) No matching coverage data found.
# ** Error: QuestaSim-64 vcover 2021.1 Coverage Utility 2021.01 Jan 19 2021
# Start time: 04:49:18 on Aug 17,2024
# vcover merge FIFO.ucdb reset_write_read_all_test.ucdb write_read_rand_test.ucdb -out FIFO_tb.ucdb 
# ** Warning: (vcover-17374) Ignoring missing input file 'reset_write_read_all_test.ucdb'.
# ** Warning: (vcover-17374) Ignoring missing input file 'write_read_rand_test.ucdb'.
# QuestaSim-64 vcover 2021.1 Coverage Utility 2021.01 Jan 19 2021
# ** Warning: (vcover-17386) Ignoring missing input file 'FIFO.ucdb'.
# All files were empty. No merged database will be produced
# End time: 04:49:18 on Aug 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 3
# Error in macro ./run.do line 50
# QuestaSim-64 vcover 2021.1 Coverage Utility 2021.01 Jan 19 2021
# Start time: 04:49:18 on Aug 17,2024
# vcover merge FIFO.ucdb reset_write_read_all_test.ucdb write_read_rand_test.ucdb -out FIFO_tb.ucdb 
# ** Warning: (vcover-17374) Ignoring missing input file 'reset_write_read_all_test.ucdb'.
# ** Warning: (vcover-17374) Ignoring missing input file 'write_read_rand_test.ucdb'.
# QuestaSim-64 vcover 2021.1 Coverage Utility 2021.01 Jan 19 2021
# ** Warning: (vcover-17386) Ignoring missing input file 'FIFO.ucdb'.
# All files were empty. No merged database will be produced
# End time: 04:49:18 on Aug 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 3
#     while executing
# "error [FixExecError $msg]"
#     (procedure "vcover" line 24)
#     invoked from within
# "vcover merge FIFO.ucdb reset_write_read_all_test.ucdb write_read_rand_test.ucdb -out FIFO_tb.ucdb"
do run.do
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 05:46:38 on Aug 17,2024
# vlog -reportprogress 300 -f dut.f "+cover" -covercells 
# -- Compiling module fifo_mem
# -- Compiling module rptr_handler
# -- Compiling module wptr_handler
# -- Compiling module synchronizer
# -- Compiling module synchronizer
# ** Warning: ** while parsing file included at dut/top.v(1)
# ** at dut/synchronizer.v(1): (vlog-2275) Existing module 'synchronizer' at line 1 will be overwritten.
# -- Compiling module wptr_handler
# ** Warning: ** while parsing file included at dut/top.v(2)
# ** at dut/wptr_handler.v(1): (vlog-2275) Existing module 'wptr_handler' at line 1 will be overwritten.
# -- Compiling module rptr_handler
# ** Warning: ** while parsing file included at dut/top.v(3)
# ** at dut/rptr_handler.v(1): (vlog-2275) Existing module 'rptr_handler' at line 1 will be overwritten.
# -- Compiling module fifo_mem
# ** Warning: ** while parsing file included at dut/top.v(4)
# ** at dut/fifo_mem.v(1): (vlog-2275) Existing module 'fifo_mem' at line 1 will be overwritten.
# -- Compiling module asynchronous_fifo
# 
# Top level modules:
# 	asynchronous_fifo
# End time: 05:46:38 on Aug 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 4
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 05:46:38 on Aug 17,2024
# vlog -reportprogress 300 -f tb.f "+cover" -covercells 
# -- Compiling module FIFO_sva
# -- Compiling package FIFO_pkg
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# ** Note: (vlog-2286) FIFO_uvm_pkg.sv(4): Using implicit +incdir+F:/questasim/questasim64_2021.1/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# -- Compiling interface inf
# -- Importing package FIFO_pkg
# -- Compiling module top_test_uvm
# 
# Top level modules:
# 	FIFO_sva
# 	top_test_uvm
# End time: 05:46:39 on Aug 17,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vopt 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 05:46:41 on Aug 17,2024
# vopt -reportprogress 300 top_test_uvm -o top_optimized "+acc" "+cover=bcefsx+asynchronous_fifo(rtl)" 
# 
# Top level modules:
# 	top_test_uvm
# 
# Analyzing design...
# -- Loading module top_test_uvm
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Importing package FIFO_pkg
# -- Loading package mtiUvm.questa_uvm_pkg
# -- Loading interface inf
# -- Loading module asynchronous_fifo
# -- Loading module synchronizer
# -- Loading module wptr_handler
# -- Loading module rptr_handler
# -- Loading module fifo_mem
# Optimizing 11 design-units (inlining 0/8 module instances):
# -- Optimizing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)(fast)
# -- Optimizing package mtiUvm.questa_uvm_pkg(fast)
# -- Optimizing package FIFO_pkg(fast)
# -- Optimizing interface inf(fast__2)
# -- Optimizing module wptr_handler(fast)
# -- Optimizing module asynchronous_fifo(fast)
# -- Optimizing module rptr_handler(fast)
# -- Optimizing module fifo_mem(fast)
# -- Optimizing module top_test_uvm(fast)
# -- Optimizing module synchronizer(fast)
# -- Optimizing interface inf(fast)
# Optimized design name is top_optimized
# End time: 05:46:44 on Aug 17,2024, Elapsed time: 0:00:03
# Errors: 0, Warnings: 0
# End time: 05:46:55 on Aug 17,2024, Elapsed time: 0:58:03
# Errors: 1, Warnings: 4
# vsim top_optimized -coverage "+UVM_TESTNAME=reset_test" 
# Start time: 05:46:56 on Aug 17,2024
# Loading sv_std.std
# Loading work.inf(fast)
# Loading mtiUvm.uvm_pkg(fast)
# Loading work.FIFO_pkg(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading work.top_test_uvm(fast)
# Loading work.inf(fast__2)
# Loading work.asynchronous_fifo(fast)
# Loading work.synchronizer(fast)
# Loading work.wptr_handler(fast)
# Loading work.rptr_handler(fast)
# Loading work.fifo_mem(fast)
# Loading F:/questasim/questasim64_2021.1/uvm-1.1d\win64\uvm_dpi.dll
# 1
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(277) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(278) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test reset_test...
# base_test build phase
# my_test build phase
# env build phase
# my_agent build phase
# my_driver build phase
# my_monitor build phase
# my_monitor build phase
# sequencer build phase
# coverage build_phase
# my_scoreboard build phase
# my_compartor build phase
# my_predictor build phase
# my_driver connect phase
# my_monitor connect phase
# my_monitor connect phase
# sequencer connect phase
# my_agent connect phase
# my_compartor connect phase
# my_scoreboard connect phase
# my_scoreboard connect phase
# envconnect phase
# my_test connect phase
# my_test connect phase
# my_monitor end_of_elaboration_phase
# my_monitor end_of_elaboration_phase
# my_monitor end_of_elaboration_phase
# UVM_INFO components/env.svh(58) @ 0: uvm_test_top.env_h [env_h] '{"uvm_test_top.env_h.agent_h.tlm_analysis_port_outputs":@uvm_port_component__5@14 }
# UVM_INFO components/env.svh(60) @ 0: uvm_test_top.env_h [env_h] '{"uvm_test_top.env_h.agent_h.tlm_analysis_port_inputs":@uvm_port_component__5@13 }
# UVM_INFO components/env.svh(62) @ 0: uvm_test_top.env_h [env_h] '{"uvm_test_top.env_h.agent_h.tlm_analysis_port_outputs":@uvm_port_component__5@14 }
# FINISHED GET_PROVIDED_TO
# UVM_INFO components/env.svh(65) @ 0: uvm_test_top.env_h [env_h] '{ }
# UVM_INFO components/env.svh(67) @ 0: uvm_test_top.env_h [env_h] '{"uvm_test_top.env_h.scoreboard_h.predictor_h.analysis_imp":@uvm_port_component__5@19 }
# UVM_INFO components/env.svh(69) @ 0: uvm_test_top.env_h [env_h] '{"uvm_test_top.env_h.scoreboard_h.comparator_h.analysis_actual_outputs":@uvm_port_component__5@31 }
# my_monitor end_of_elaboration_phase
# env run phase
# my_predictor run phase
# UVM_INFO components/comparator.svh(46) @ 0: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# coverage run_phase
# my_agent run phase
# sequencer run phase
# start of pre_body task
# start of body task
# start item has been invoked
# UVM_INFO components/predictor.svh(66) @ 0: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITTEN_DATA: rrst_n:0, wrst_n:0 ,w_en:0 ,r_en:0 , data_in:0
# UVM_INFO components/predictor.svh(70) @ 0: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA:  time:                    0  wrst_n:0  rrst_n:0  data_in: 0  w_en: 0  r_en: 0  data_out: 0  empty: 1  full: 0
# my_predictor run phase
# UVM_INFO components/comparator.svh(48) @ 0: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECIEVED:  time:                    0  wrst_n:0  rrst_n:0  data_in: 0  w_en: 0  r_en: 0  data_out: 0  empty: 1  full: 0
# UVM_INFO components/comparator.svh(51) @ 20: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] actual_SEQ_ITEM RECIEVED:  time:                   20  wrst_n:0  rrst_n:0  data_in: 0  w_en: 0  r_en: 0  data_out: x  empty: 1  full: 0
# UVM_ERROR components/comparator.svh(58) @ 20: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] FAIL
# UVM_INFO components/comparator.svh(46) @ 20: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# finish item has been invoked
# my_test run phase
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1267) @ 20: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :   16
# UVM_WARNING :    0
# UVM_ERROR :    1
# UVM_FATAL :    0
# ** Report counts by id
# [COMPARATOR]     4
# [PREDICTOR]     2
# [Questa UVM]     2
# [RNTST]     1
# [SCOREBOARD]     1
# [TEST_DONE]     1
# [env_h]     6
# ** Note: $finish    : F:/questasim/questasim64_2021.1/win64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 20 ns  Iteration: 61  Instance: /top_test_uvm
# 1
# Break in Task uvm_pkg/uvm_root::run_test at F:/questasim/questasim64_2021.1/win64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh line 430
# ** Warning: (vsim-19042) No matching item found for '/'.
# ** Note: (vsim-17388) No matching coverage data found.
# ** Warning: (vsim-19042) No matching item found for '/FIFO_uvm_pkg/coverage/OPERATION_covgrp'.
# ** Warning: (vsim-19042) No matching item found for '/FIFO_uvm_pkg/coverage/FLAGS_covgrp'.
# ** Note: (vsim-17388) No matching coverage data found.
# ** Error: QuestaSim-64 vcover 2021.1 Coverage Utility 2021.01 Jan 19 2021
# Start time: 05:47:15 on Aug 17,2024
# vcover merge FIFO.ucdb reset_write_read_all_test.ucdb write_read_rand_test.ucdb -out FIFO_tb.ucdb 
# ** Warning: (vcover-17374) Ignoring missing input file 'reset_write_read_all_test.ucdb'.
# ** Warning: (vcover-17374) Ignoring missing input file 'write_read_rand_test.ucdb'.
# QuestaSim-64 vcover 2021.1 Coverage Utility 2021.01 Jan 19 2021
# ** Warning: (vcover-17386) Ignoring missing input file 'FIFO.ucdb'.
# All files were empty. No merged database will be produced
# End time: 05:47:15 on Aug 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 3
# Error in macro ./run.do line 50
# QuestaSim-64 vcover 2021.1 Coverage Utility 2021.01 Jan 19 2021
# Start time: 05:47:15 on Aug 17,2024
# vcover merge FIFO.ucdb reset_write_read_all_test.ucdb write_read_rand_test.ucdb -out FIFO_tb.ucdb 
# ** Warning: (vcover-17374) Ignoring missing input file 'reset_write_read_all_test.ucdb'.
# ** Warning: (vcover-17374) Ignoring missing input file 'write_read_rand_test.ucdb'.
# QuestaSim-64 vcover 2021.1 Coverage Utility 2021.01 Jan 19 2021
# ** Warning: (vcover-17386) Ignoring missing input file 'FIFO.ucdb'.
# All files were empty. No merged database will be produced
# End time: 05:47:15 on Aug 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 3
#     while executing
# "error [FixExecError $msg]"
#     (procedure "vcover" line 24)
#     invoked from within
# "vcover merge FIFO.ucdb reset_write_read_all_test.ucdb write_read_rand_test.ucdb -out FIFO_tb.ucdb"
do run.do
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 06:05:23 on Aug 17,2024
# vlog -reportprogress 300 -f dut.f "+cover" -covercells 
# -- Compiling module fifo_mem
# -- Compiling module rptr_handler
# -- Compiling module wptr_handler
# -- Compiling module synchronizer
# -- Compiling module synchronizer
# ** Warning: ** while parsing file included at dut/top.v(1)
# ** at dut/synchronizer.v(1): (vlog-2275) Existing module 'synchronizer' at line 1 will be overwritten.
# -- Compiling module wptr_handler
# ** Warning: ** while parsing file included at dut/top.v(2)
# ** at dut/wptr_handler.v(1): (vlog-2275) Existing module 'wptr_handler' at line 1 will be overwritten.
# -- Compiling module rptr_handler
# ** Warning: ** while parsing file included at dut/top.v(3)
# ** at dut/rptr_handler.v(1): (vlog-2275) Existing module 'rptr_handler' at line 1 will be overwritten.
# -- Compiling module fifo_mem
# ** Warning: ** while parsing file included at dut/top.v(4)
# ** at dut/fifo_mem.v(1): (vlog-2275) Existing module 'fifo_mem' at line 1 will be overwritten.
# -- Compiling module asynchronous_fifo
# 
# Top level modules:
# 	asynchronous_fifo
# End time: 06:05:23 on Aug 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 4
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 06:05:23 on Aug 17,2024
# vlog -reportprogress 300 -f tb.f "+cover" -covercells 
# -- Compiling module FIFO_sva
# -- Compiling package FIFO_pkg
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# ** Note: (vlog-2286) FIFO_uvm_pkg.sv(4): Using implicit +incdir+F:/questasim/questasim64_2021.1/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# ** Error: (vlog-13069) ** while parsing file included at FIFO_uvm_pkg.sv(27)
# ** at sequence/write_once_sequence.svh(23): near "constraint": syntax error, unexpected "SystemVerilog keyword 'constraint'".
# -- Compiling interface inf
# ** Error: interface/FIFO_interface.sv(6): (vlog-13006) Could not find the package (FIFO_pkg).  Design read will continue, but expect a cascade of errors after this failure.  Furthermore if you experience a vopt-7 error immediately before this error then please check the package names or the library search paths on the command line.
# ** Error: interface/FIFO_interface.sv(10): (vlog-2730) Undefined variable: 'FIFO_WIDTH'.
# ** Error: (vlog-13069) interface/FIFO_interface.sv(24): near "ioperation": syntax error, unexpected IDENTIFIER, expecting ')'.
# -- Compiling module top_test_uvm
# ** Error: top_test_uvm.sv(3): (vlog-13006) Could not find the package (FIFO_pkg).  Design read will continue, but expect a cascade of errors after this failure.  Furthermore if you experience a vopt-7 error immediately before this error then please check the package names or the library search paths on the command line.
# End time: 06:05:23 on Aug 17,2024, Elapsed time: 0:00:00
# Errors: 5, Warnings: 0
# ** Error: F:/questasim/questasim64_2021.1/win64/vlog failed.
# Error in macro ./run.do line 4
# F:/questasim/questasim64_2021.1/win64/vlog failed.
#     while executing
# "vlog -f tb.f +cover -covercells"
do run.do
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 06:49:47 on Aug 17,2024
# vlog -reportprogress 300 -f dut.f "+cover" -covercells 
# -- Compiling module fifo_mem
# -- Compiling module rptr_handler
# -- Compiling module wptr_handler
# -- Compiling module synchronizer
# -- Compiling module synchronizer
# ** Warning: ** while parsing file included at dut/top.v(1)
# ** at dut/synchronizer.v(1): (vlog-2275) Existing module 'synchronizer' at line 1 will be overwritten.
# -- Compiling module wptr_handler
# ** Warning: ** while parsing file included at dut/top.v(2)
# ** at dut/wptr_handler.v(1): (vlog-2275) Existing module 'wptr_handler' at line 1 will be overwritten.
# -- Compiling module rptr_handler
# ** Warning: ** while parsing file included at dut/top.v(3)
# ** at dut/rptr_handler.v(1): (vlog-2275) Existing module 'rptr_handler' at line 1 will be overwritten.
# -- Compiling module fifo_mem
# ** Warning: ** while parsing file included at dut/top.v(4)
# ** at dut/fifo_mem.v(1): (vlog-2275) Existing module 'fifo_mem' at line 1 will be overwritten.
# -- Compiling module asynchronous_fifo
# 
# Top level modules:
# 	asynchronous_fifo
# End time: 06:49:47 on Aug 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 4
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 06:49:47 on Aug 17,2024
# vlog -reportprogress 300 -f tb.f "+cover" -covercells 
# -- Compiling module FIFO_sva
# -- Compiling package FIFO_pkg
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# ** Note: (vlog-2286) FIFO_uvm_pkg.sv(4): Using implicit +incdir+F:/questasim/questasim64_2021.1/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# -- Compiling interface inf
# -- Importing package FIFO_pkg
# -- Compiling module top_test_uvm
# 
# Top level modules:
# 	FIFO_sva
# 	top_test_uvm
# End time: 06:49:48 on Aug 17,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vopt 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 06:49:50 on Aug 17,2024
# vopt -reportprogress 300 top_test_uvm -o top_optimized "+acc" "+cover=bcefsx+asynchronous_fifo(rtl)" 
# 
# Top level modules:
# 	top_test_uvm
# 
# Analyzing design...
# -- Loading module top_test_uvm
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Importing package FIFO_pkg
# -- Loading package mtiUvm.questa_uvm_pkg
# -- Loading interface inf
# -- Loading module asynchronous_fifo
# -- Loading module synchronizer
# -- Loading module wptr_handler
# -- Loading module rptr_handler
# -- Loading module fifo_mem
# Optimizing 11 design-units (inlining 0/8 module instances):
# -- Optimizing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)(fast)
# -- Optimizing package mtiUvm.questa_uvm_pkg(fast)
# -- Optimizing package FIFO_pkg(fast)
# -- Optimizing interface inf(fast__2)
# -- Optimizing module wptr_handler(fast)
# -- Optimizing module asynchronous_fifo(fast)
# -- Optimizing module rptr_handler(fast)
# -- Optimizing module fifo_mem(fast)
# -- Optimizing module top_test_uvm(fast)
# -- Optimizing module synchronizer(fast)
# -- Optimizing interface inf(fast)
# Optimized design name is top_optimized
# End time: 06:49:53 on Aug 17,2024, Elapsed time: 0:00:03
# Errors: 0, Warnings: 0
# End time: 06:50:02 on Aug 17,2024, Elapsed time: 1:03:06
# Errors: 2, Warnings: 3
# vsim top_optimized -coverage "+UVM_TESTNAME=write_once_test" 
# Start time: 06:50:04 on Aug 17,2024
# Loading sv_std.std
# Loading work.inf(fast)
# Loading mtiUvm.uvm_pkg(fast)
# Loading work.FIFO_pkg(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading work.top_test_uvm(fast)
# Loading work.inf(fast__2)
# Loading work.asynchronous_fifo(fast)
# Loading work.synchronizer(fast)
# Loading work.wptr_handler(fast)
# Loading work.rptr_handler(fast)
# Loading work.fifo_mem(fast)
# Loading F:/questasim/questasim64_2021.1/uvm-1.1d\win64\uvm_dpi.dll
# 1
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(277) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(278) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test write_once_test...
# base_test build phase
# my_test build phase
# env build phase
# my_agent build phase
# my_driver build phase
# my_monitor build phase
# my_monitor build phase
# sequencer build phase
# coverage build_phase
# my_scoreboard build phase
# my_compartor build phase
# my_predictor build phase
# my_driver connect phase
# my_monitor connect phase
# my_monitor connect phase
# sequencer connect phase
# my_agent connect phase
# my_compartor connect phase
# my_scoreboard connect phase
# my_scoreboard connect phase
# envconnect phase
# my_test connect phase
# my_test connect phase
# my_monitor end_of_elaboration_phase
# my_monitor end_of_elaboration_phase
# my_monitor end_of_elaboration_phase
# UVM_INFO components/env.svh(58) @ 0: uvm_test_top.env_h [env_h] '{"uvm_test_top.env_h.agent_h.tlm_analysis_port_outputs":@uvm_port_component__5@14 }
# UVM_INFO components/env.svh(60) @ 0: uvm_test_top.env_h [env_h] '{"uvm_test_top.env_h.agent_h.tlm_analysis_port_inputs":@uvm_port_component__5@13 }
# UVM_INFO components/env.svh(62) @ 0: uvm_test_top.env_h [env_h] '{"uvm_test_top.env_h.agent_h.tlm_analysis_port_outputs":@uvm_port_component__5@14 }
# FINISHED GET_PROVIDED_TO
# UVM_INFO components/env.svh(65) @ 0: uvm_test_top.env_h [env_h] '{ }
# UVM_INFO components/env.svh(67) @ 0: uvm_test_top.env_h [env_h] '{"uvm_test_top.env_h.scoreboard_h.predictor_h.analysis_imp":@uvm_port_component__5@19 }
# UVM_INFO components/env.svh(69) @ 0: uvm_test_top.env_h [env_h] '{"uvm_test_top.env_h.scoreboard_h.comparator_h.analysis_actual_outputs":@uvm_port_component__5@31 }
# my_monitor end_of_elaboration_phase
# env run phase
# my_predictor run phase
# UVM_INFO components/comparator.svh(46) @ 0: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# coverage run_phase
# my_agent run phase
# sequencer run phase
# start of pre_body task
# start of pre_body task
# start of pre_body task
# start of body task
# start item has been invoked
# UVM_INFO components/predictor.svh(66) @ 0: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITTEN_DATA: rrst_n:0, wrst_n:0 ,w_en:0 ,r_en:0 , data_in:0
# UVM_INFO components/predictor.svh(70) @ 0: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA:  time:                    0  wrst_n:0  rrst_n:0  data_in: 0  w_en: 0  r_en: 0  data_out: 0  empty: 1  full: 0
# my_predictor run phase
# UVM_INFO components/comparator.svh(48) @ 0: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECIEVED:  time:                    0  wrst_n:0  rrst_n:0  data_in: 0  w_en: 0  r_en: 0  data_out: 0  empty: 1  full: 0
# UVM_INFO components/comparator.svh(51) @ 20: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] actual_SEQ_ITEM RECIEVED:  time:                   20  wrst_n:0  rrst_n:0  data_in: 0  w_en: 0  r_en: 0  data_out: x  empty: 1  full: 0
# UVM_ERROR components/comparator.svh(58) @ 20: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] FAIL
# UVM_INFO components/comparator.svh(46) @ 20: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# finish item has been invoked
# UVM_INFO components/predictor.svh(66) @ 20: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITTEN_DATA: rrst_n:1, wrst_n:1 ,w_en:1 ,r_en:0 , data_in:167
# WRITE_POINER = 1
# READ_POINER = 0
# UVM_INFO components/predictor.svh(70) @ 20: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA:  time:                   20  wrst_n:1  rrst_n:1  data_in: 167  w_en: 1  r_en: 0  data_out: 0  empty: 0  full: 0
# my_predictor run phase
# UVM_INFO components/comparator.svh(48) @ 20: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECIEVED:  time:                   20  wrst_n:1  rrst_n:1  data_in: 167  w_en: 1  r_en: 0  data_out: 0  empty: 0  full: 0
# my_test run phase
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1267) @ 20: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :   19
# UVM_WARNING :    0
# UVM_ERROR :    1
# UVM_FATAL :    0
# ** Report counts by id
# [COMPARATOR]     5
# [PREDICTOR]     4
# [Questa UVM]     2
# [RNTST]     1
# [SCOREBOARD]     1
# [TEST_DONE]     1
# [env_h]     6
# ** Note: $finish    : F:/questasim/questasim64_2021.1/win64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 20 ns  Iteration: 70  Instance: /top_test_uvm
# 1
# Break in Task uvm_pkg/uvm_root::run_test at F:/questasim/questasim64_2021.1/win64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh line 430
run
run
do run.do
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 06:54:57 on Aug 17,2024
# vlog -reportprogress 300 -f dut.f "+cover" -covercells 
# -- Compiling module fifo_mem
# -- Compiling module rptr_handler
# -- Compiling module wptr_handler
# -- Compiling module synchronizer
# -- Compiling module synchronizer
# ** Warning: ** while parsing file included at dut/top.v(1)
# ** at dut/synchronizer.v(1): (vlog-2275) Existing module 'synchronizer' at line 1 will be overwritten.
# -- Compiling module wptr_handler
# ** Warning: ** while parsing file included at dut/top.v(2)
# ** at dut/wptr_handler.v(1): (vlog-2275) Existing module 'wptr_handler' at line 1 will be overwritten.
# -- Compiling module rptr_handler
# ** Warning: ** while parsing file included at dut/top.v(3)
# ** at dut/rptr_handler.v(1): (vlog-2275) Existing module 'rptr_handler' at line 1 will be overwritten.
# -- Compiling module fifo_mem
# ** Warning: ** while parsing file included at dut/top.v(4)
# ** at dut/fifo_mem.v(1): (vlog-2275) Existing module 'fifo_mem' at line 1 will be overwritten.
# -- Compiling module asynchronous_fifo
# 
# Top level modules:
# 	asynchronous_fifo
# End time: 06:54:58 on Aug 17,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 4
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 06:54:58 on Aug 17,2024
# vlog -reportprogress 300 -f tb.f "+cover" -covercells 
# -- Compiling module FIFO_sva
# -- Compiling package FIFO_pkg
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# ** Note: (vlog-2286) FIFO_uvm_pkg.sv(4): Using implicit +incdir+F:/questasim/questasim64_2021.1/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# -- Compiling interface inf
# -- Importing package FIFO_pkg
# -- Compiling module top_test_uvm
# 
# Top level modules:
# 	FIFO_sva
# 	top_test_uvm
# End time: 06:54:58 on Aug 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vopt 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 06:54:59 on Aug 17,2024
# vopt -reportprogress 300 top_test_uvm -o top_optimized "+acc" "+cover=bcefsx+asynchronous_fifo(rtl)" 
# 
# Top level modules:
# 	top_test_uvm
# 
# Analyzing design...
# -- Loading module top_test_uvm
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Importing package FIFO_pkg
# -- Loading package mtiUvm.questa_uvm_pkg
# -- Loading interface inf
# -- Loading module asynchronous_fifo
# -- Loading module synchronizer
# -- Loading module wptr_handler
# -- Loading module rptr_handler
# -- Loading module fifo_mem
# Optimizing 11 design-units (inlining 0/8 module instances):
# -- Optimizing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)(fast)
# -- Optimizing package mtiUvm.questa_uvm_pkg(fast)
# -- Optimizing package FIFO_pkg(fast)
# -- Optimizing interface inf(fast__2)
# -- Optimizing module wptr_handler(fast)
# -- Optimizing module asynchronous_fifo(fast)
# -- Optimizing module rptr_handler(fast)
# -- Optimizing module fifo_mem(fast)
# -- Optimizing module top_test_uvm(fast)
# -- Optimizing module synchronizer(fast)
# -- Optimizing interface inf(fast)
# Optimized design name is top_optimized
# End time: 06:55:02 on Aug 17,2024, Elapsed time: 0:00:03
# Errors: 0, Warnings: 0
# End time: 06:55:11 on Aug 17,2024, Elapsed time: 0:05:07
# Errors: 0, Warnings: 0
# vsim top_optimized -coverage "+UVM_TESTNAME=write_once_test" 
# Start time: 06:55:12 on Aug 17,2024
# Loading sv_std.std
# Loading work.inf(fast)
# Loading mtiUvm.uvm_pkg(fast)
# Loading work.FIFO_pkg(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading work.top_test_uvm(fast)
# Loading work.inf(fast__2)
# Loading work.asynchronous_fifo(fast)
# Loading work.synchronizer(fast)
# Loading work.wptr_handler(fast)
# Loading work.rptr_handler(fast)
# Loading work.fifo_mem(fast)
# Loading F:/questasim/questasim64_2021.1/uvm-1.1d\win64\uvm_dpi.dll
# 1
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(277) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(278) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test write_once_test...
# base_test build phase
# my_test build phase
# env build phase
# my_agent build phase
# my_driver build phase
# my_monitor build phase
# my_monitor build phase
# sequencer build phase
# coverage build_phase
# my_scoreboard build phase
# my_compartor build phase
# my_predictor build phase
# my_driver connect phase
# my_monitor connect phase
# my_monitor connect phase
# sequencer connect phase
# my_agent connect phase
# my_compartor connect phase
# my_scoreboard connect phase
# my_scoreboard connect phase
# envconnect phase
# my_test connect phase
# my_test connect phase
# my_monitor end_of_elaboration_phase
# my_monitor end_of_elaboration_phase
# my_monitor end_of_elaboration_phase
# UVM_INFO components/env.svh(58) @ 0: uvm_test_top.env_h [env_h] '{"uvm_test_top.env_h.agent_h.tlm_analysis_port_outputs":@uvm_port_component__5@14 }
# UVM_INFO components/env.svh(60) @ 0: uvm_test_top.env_h [env_h] '{"uvm_test_top.env_h.agent_h.tlm_analysis_port_inputs":@uvm_port_component__5@13 }
# UVM_INFO components/env.svh(62) @ 0: uvm_test_top.env_h [env_h] '{"uvm_test_top.env_h.agent_h.tlm_analysis_port_outputs":@uvm_port_component__5@14 }
# FINISHED GET_PROVIDED_TO
# UVM_INFO components/env.svh(65) @ 0: uvm_test_top.env_h [env_h] '{ }
# UVM_INFO components/env.svh(67) @ 0: uvm_test_top.env_h [env_h] '{"uvm_test_top.env_h.scoreboard_h.predictor_h.analysis_imp":@uvm_port_component__5@19 }
# UVM_INFO components/env.svh(69) @ 0: uvm_test_top.env_h [env_h] '{"uvm_test_top.env_h.scoreboard_h.comparator_h.analysis_actual_outputs":@uvm_port_component__5@31 }
# my_monitor end_of_elaboration_phase
# env run phase
# my_predictor run phase
# UVM_INFO components/comparator.svh(46) @ 0: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# coverage run_phase
# my_agent run phase
# sequencer run phase
# start of pre_body task
# start of pre_body task
# start of pre_body task
# start of body task
# start item has been invoked
# UVM_INFO components/predictor.svh(66) @ 0: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITTEN_DATA: rrst_n:0, wrst_n:0 ,w_en:0 ,r_en:0 , data_in:0
# UVM_INFO components/predictor.svh(70) @ 0: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA:  time:                    0  wrst_n:0  rrst_n:0  data_in: 0  w_en: 0  r_en: 0  data_out: 0  empty: 1  full: 0
# my_predictor run phase
# UVM_INFO components/comparator.svh(48) @ 0: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECIEVED:  time:                    0  wrst_n:0  rrst_n:0  data_in: 0  w_en: 0  r_en: 0  data_out: 0  empty: 1  full: 0
# UVM_INFO components/comparator.svh(51) @ 20: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] actual_SEQ_ITEM RECIEVED:  time:                   20  wrst_n:0  rrst_n:0  data_in: 0  w_en: 0  r_en: 0  data_out: x  empty: 1  full: 0
# UVM_ERROR components/comparator.svh(58) @ 20: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] FAIL
# UVM_INFO components/comparator.svh(46) @ 20: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# finish item has been invoked
# ENTERED WRITE_READ_FIFO 
# UVM_INFO components/predictor.svh(66) @ 20: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITTEN_DATA: rrst_n:1, wrst_n:1 ,w_en:1 ,r_en:0 , data_in:167
# WRITE_POINER = 1
# READ_POINER = 0
# UVM_INFO components/predictor.svh(70) @ 20: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA:  time:                   20  wrst_n:1  rrst_n:1  data_in: 167  w_en: 1  r_en: 0  data_out: 0  empty: 0  full: 0
# my_predictor run phase
# UVM_INFO components/comparator.svh(48) @ 20: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECIEVED:  time:                   20  wrst_n:1  rrst_n:1  data_in: 167  w_en: 1  r_en: 0  data_out: 0  empty: 0  full: 0
# my_test run phase
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1267) @ 20: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :   19
# UVM_WARNING :    0
# UVM_ERROR :    1
# UVM_FATAL :    0
# ** Report counts by id
# [COMPARATOR]     5
# [PREDICTOR]     4
# [Questa UVM]     2
# [RNTST]     1
# [SCOREBOARD]     1
# [TEST_DONE]     1
# [env_h]     6
# ** Note: $finish    : F:/questasim/questasim64_2021.1/win64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 20 ns  Iteration: 70  Instance: /top_test_uvm
# 1
# Break in Task uvm_pkg/uvm_root::run_test at F:/questasim/questasim64_2021.1/win64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh line 430
do run.do
# Error 31: Unable to unlink file "F:/ic_design/repos/asynch_FIFO_UVM/work/top_optimized/_lib.qdb".
# Error 31: Unable to unlink file "F:/ic_design/repos/asynch_FIFO_UVM/work/top_optimized/_lib3_0.qdb".
# Error 31: Unable to unlink file "F:/ic_design/repos/asynch_FIFO_UVM/work/top_optimized/_lib3_0.qpg".
# Error 31: Unable to unlink file "F:/ic_design/repos/asynch_FIFO_UVM/work/top_optimized/_lib3_0.qtl".
# Error 133: Unable to remove directory "F:/ic_design/repos/asynch_FIFO_UVM/work/top_optimized".
# Error 133: Unable to remove directory "F:/ic_design/repos/asynch_FIFO_UVM/work".
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 06:56:55 on Aug 17,2024
# vlog -reportprogress 300 -f dut.f "+cover" -covercells 
# -- Compiling module fifo_mem
# -- Compiling module rptr_handler
# -- Compiling module wptr_handler
# -- Compiling module synchronizer
# -- Compiling module synchronizer
# ** Warning: ** while parsing file included at dut/top.v(1)
# ** at dut/synchronizer.v(1): (vlog-2275) Existing module 'synchronizer' at line 1 will be overwritten.
# -- Compiling module wptr_handler
# ** Warning: ** while parsing file included at dut/top.v(2)
# ** at dut/wptr_handler.v(1): (vlog-2275) Existing module 'wptr_handler' at line 1 will be overwritten.
# -- Compiling module rptr_handler
# ** Warning: ** while parsing file included at dut/top.v(3)
# ** at dut/rptr_handler.v(1): (vlog-2275) Existing module 'rptr_handler' at line 1 will be overwritten.
# -- Compiling module fifo_mem
# ** Warning: ** while parsing file included at dut/top.v(4)
# ** at dut/fifo_mem.v(1): (vlog-2275) Existing module 'fifo_mem' at line 1 will be overwritten.
# -- Compiling module asynchronous_fifo
# 
# Top level modules:
# 	asynchronous_fifo
# End time: 06:56:55 on Aug 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 4
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 06:56:55 on Aug 17,2024
# vlog -reportprogress 300 -f tb.f "+cover" -covercells 
# -- Compiling module FIFO_sva
# -- Compiling package FIFO_pkg
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# ** Note: (vlog-2286) FIFO_uvm_pkg.sv(4): Using implicit +incdir+F:/questasim/questasim64_2021.1/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# -- Compiling interface inf
# -- Importing package FIFO_pkg
# -- Compiling module top_test_uvm
# 
# Top level modules:
# 	FIFO_sva
# 	top_test_uvm
# End time: 06:56:56 on Aug 17,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vopt 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 06:56:57 on Aug 17,2024
# vopt -reportprogress 300 top_test_uvm -o top_optimized "+acc" "+cover=bcefsx+asynchronous_fifo(rtl)" 
# ** Warning: (vopt-31) Unable to unlink file "F:/ic_design/repos/asynch_FIFO_UVM/work/top_optimized/_lib.qdb".
# ** Warning: (vopt-31) Unable to unlink file "F:/ic_design/repos/asynch_FIFO_UVM/work/top_optimized/_lib3_0.qdb".
# The process cannot access the file because it is being used by another process. (GetLastError() = 32)
# ** Warning: (vopt-31) Unable to unlink file "F:/ic_design/repos/asynch_FIFO_UVM/work/top_optimized/_lib3_0.qpg".
# The process cannot access the file because it is being used by another process. (GetLastError() = 32)
# ** Warning: (vopt-31) Unable to unlink file "F:/ic_design/repos/asynch_FIFO_UVM/work/top_optimized/_lib3_0.qtl".
# The process cannot access the file because it is being used by another process. (GetLastError() = 32)
# ** Warning: (vopt-133) Unable to remove directory "F:/ic_design/repos/asynch_FIFO_UVM/work/top_optimized".
# 
# Top level modules:
# 	top_test_uvm
# 
# Analyzing design...
# -- Loading module top_test_uvm
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Importing package FIFO_pkg
# -- Loading package mtiUvm.questa_uvm_pkg
# -- Loading interface inf
# -- Loading module asynchronous_fifo
# -- Loading module synchronizer
# -- Loading module wptr_handler
# -- Loading module rptr_handler
# -- Loading module fifo_mem
# init_auxdbinfo(): INTERNAL ERROR: Cannot open page file "F:/ic_design/repos/asynch_FIFO_UVM/work/top_optimized/_lib1_0.qpg" in read mode
# Optimizing 11 design-units (inlining 0/8 module instances):
# -- Optimizing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)(fast)
# -- Optimizing package mtiUvm.questa_uvm_pkg(fast)
# -- Optimizing package FIFO_pkg(fast)
# -- Optimizing interface inf(fast__2)
# -- Optimizing module wptr_handler(fast)
# -- Optimizing module asynchronous_fifo(fast)
# -- Optimizing module rptr_handler(fast)
# -- Optimizing module fifo_mem(fast)
# -- Optimizing module top_test_uvm(fast)
# -- Optimizing module synchronizer(fast)
# -- Optimizing interface inf(fast)
# Optimized design name is top_optimized
# End time: 06:57:00 on Aug 17,2024, Elapsed time: 0:00:03
# Errors: 0, Warnings: 5
# End time: 06:57:08 on Aug 17,2024, Elapsed time: 0:01:56
# Errors: 0, Warnings: 0
# vsim top_optimized -coverage "+UVM_TESTNAME=write_once_test" 
# Start time: 06:57:09 on Aug 17,2024
# Loading sv_std.std
# Loading work.inf(fast)
# Loading mtiUvm.uvm_pkg(fast)
# Loading work.FIFO_pkg(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading work.top_test_uvm(fast)
# Loading work.inf(fast__2)
# Loading work.asynchronous_fifo(fast)
# Loading work.synchronizer(fast)
# Loading work.wptr_handler(fast)
# Loading work.rptr_handler(fast)
# Loading work.fifo_mem(fast)
# Loading F:/questasim/questasim64_2021.1/uvm-1.1d\win64\uvm_dpi.dll
# 1
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(277) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(278) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test write_once_test...
# base_test build phase
# my_test build phase
# env build phase
# my_agent build phase
# my_driver build phase
# my_monitor build phase
# my_monitor build phase
# sequencer build phase
# coverage build_phase
# my_scoreboard build phase
# my_compartor build phase
# my_predictor build phase
# my_driver connect phase
# my_monitor connect phase
# my_monitor connect phase
# sequencer connect phase
# my_agent connect phase
# my_compartor connect phase
# my_scoreboard connect phase
# my_scoreboard connect phase
# envconnect phase
# my_test connect phase
# my_test connect phase
# my_monitor end_of_elaboration_phase
# my_monitor end_of_elaboration_phase
# my_monitor end_of_elaboration_phase
# UVM_INFO components/env.svh(58) @ 0: uvm_test_top.env_h [env_h] '{"uvm_test_top.env_h.agent_h.tlm_analysis_port_outputs":@uvm_port_component__5@14 }
# UVM_INFO components/env.svh(60) @ 0: uvm_test_top.env_h [env_h] '{"uvm_test_top.env_h.agent_h.tlm_analysis_port_inputs":@uvm_port_component__5@13 }
# UVM_INFO components/env.svh(62) @ 0: uvm_test_top.env_h [env_h] '{"uvm_test_top.env_h.agent_h.tlm_analysis_port_outputs":@uvm_port_component__5@14 }
# FINISHED GET_PROVIDED_TO
# UVM_INFO components/env.svh(65) @ 0: uvm_test_top.env_h [env_h] '{ }
# UVM_INFO components/env.svh(67) @ 0: uvm_test_top.env_h [env_h] '{"uvm_test_top.env_h.scoreboard_h.predictor_h.analysis_imp":@uvm_port_component__5@19 }
# UVM_INFO components/env.svh(69) @ 0: uvm_test_top.env_h [env_h] '{"uvm_test_top.env_h.scoreboard_h.comparator_h.analysis_actual_outputs":@uvm_port_component__5@31 }
# my_monitor end_of_elaboration_phase
# env run phase
# my_predictor run phase
# UVM_INFO components/comparator.svh(46) @ 0: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# coverage run_phase
# my_agent run phase
# sequencer run phase
# start of pre_body task
# start of pre_body task
# start of pre_body task
# start of body task
# start item has been invoked
# UVM_INFO components/predictor.svh(66) @ 0: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITTEN_DATA: rrst_n:0, wrst_n:0 ,w_en:0 ,r_en:0 , data_in:0
# UVM_INFO components/predictor.svh(70) @ 0: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA:  time:                    0  wrst_n:0  rrst_n:0  data_in: 0  w_en: 0  r_en: 0  data_out: 0  empty: 1  full: 0
# my_predictor run phase
# UVM_INFO components/comparator.svh(48) @ 0: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECIEVED:  time:                    0  wrst_n:0  rrst_n:0  data_in: 0  w_en: 0  r_en: 0  data_out: 0  empty: 1  full: 0
# UVM_INFO components/comparator.svh(51) @ 20: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] actual_SEQ_ITEM RECIEVED:  time:                   20  wrst_n:0  rrst_n:0  data_in: 0  w_en: 0  r_en: 0  data_out: x  empty: 1  full: 0
# UVM_ERROR components/comparator.svh(58) @ 20: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] FAIL
# UVM_INFO components/comparator.svh(46) @ 20: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# finish item has been invoked
# ABOUT TO ENTER WRITE_READ_FIFO 
# ENTERED WRITE_READ_FIFO 
# UVM_INFO components/predictor.svh(66) @ 20: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITTEN_DATA: rrst_n:1, wrst_n:1 ,w_en:1 ,r_en:0 , data_in:167
# WRITE_POINER = 1
# READ_POINER = 0
# UVM_INFO components/predictor.svh(70) @ 20: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA:  time:                   20  wrst_n:1  rrst_n:1  data_in: 167  w_en: 1  r_en: 0  data_out: 0  empty: 0  full: 0
# my_predictor run phase
# UVM_INFO components/comparator.svh(48) @ 20: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECIEVED:  time:                   20  wrst_n:1  rrst_n:1  data_in: 167  w_en: 1  r_en: 0  data_out: 0  empty: 0  full: 0
# my_test run phase
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1267) @ 20: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :   19
# UVM_WARNING :    0
# UVM_ERROR :    1
# UVM_FATAL :    0
# ** Report counts by id
# [COMPARATOR]     5
# [PREDICTOR]     4
# [Questa UVM]     2
# [RNTST]     1
# [SCOREBOARD]     1
# [TEST_DONE]     1
# [env_h]     6
# ** Note: $finish    : F:/questasim/questasim64_2021.1/win64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 20 ns  Iteration: 70  Instance: /top_test_uvm
# 1
# Break in Task uvm_pkg/uvm_root::run_test at F:/questasim/questasim64_2021.1/win64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh line 430
do run.do
# Error 31: Unable to unlink file "F:/ic_design/repos/asynch_FIFO_UVM/work/top_optimized/_lib.qdb".
# Error 31: Unable to unlink file "F:/ic_design/repos/asynch_FIFO_UVM/work/top_optimized/_lib3_0.qdb".
# Error 31: Unable to unlink file "F:/ic_design/repos/asynch_FIFO_UVM/work/top_optimized/_lib3_0.qpg".
# Error 31: Unable to unlink file "F:/ic_design/repos/asynch_FIFO_UVM/work/top_optimized/_lib3_0.qtl".
# Error 133: Unable to remove directory "F:/ic_design/repos/asynch_FIFO_UVM/work/top_optimized".
# Error 133: Unable to remove directory "F:/ic_design/repos/asynch_FIFO_UVM/work".
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 07:05:36 on Aug 17,2024
# vlog -reportprogress 300 -f dut.f "+cover" -covercells 
# -- Compiling module fifo_mem
# -- Compiling module rptr_handler
# -- Compiling module wptr_handler
# -- Compiling module synchronizer
# -- Compiling module synchronizer
# ** Warning: ** while parsing file included at dut/top.v(1)
# ** at dut/synchronizer.v(1): (vlog-2275) Existing module 'synchronizer' at line 1 will be overwritten.
# -- Compiling module wptr_handler
# ** Warning: ** while parsing file included at dut/top.v(2)
# ** at dut/wptr_handler.v(1): (vlog-2275) Existing module 'wptr_handler' at line 1 will be overwritten.
# -- Compiling module rptr_handler
# ** Warning: ** while parsing file included at dut/top.v(3)
# ** at dut/rptr_handler.v(1): (vlog-2275) Existing module 'rptr_handler' at line 1 will be overwritten.
# -- Compiling module fifo_mem
# ** Warning: ** while parsing file included at dut/top.v(4)
# ** at dut/fifo_mem.v(1): (vlog-2275) Existing module 'fifo_mem' at line 1 will be overwritten.
# -- Compiling module asynchronous_fifo
# 
# Top level modules:
# 	asynchronous_fifo
# End time: 07:05:37 on Aug 17,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 4
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 07:05:37 on Aug 17,2024
# vlog -reportprogress 300 -f tb.f "+cover" -covercells 
# -- Compiling module FIFO_sva
# -- Compiling package FIFO_pkg
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# ** Note: (vlog-2286) FIFO_uvm_pkg.sv(4): Using implicit +incdir+F:/questasim/questasim64_2021.1/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# -- Compiling interface inf
# -- Importing package FIFO_pkg
# ** Error: interface/FIFO_interface.sv(74): (vlog-2730) Undefined variable: 'iw_en'.
# ** Error: interface/FIFO_interface.sv(74): (vlog-2730) Undefined variable: 'ir_en'.
# -- Compiling module top_test_uvm
# End time: 07:05:37 on Aug 17,2024, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: F:/questasim/questasim64_2021.1/win64/vlog failed.
# Error in macro ./run.do line 4
# F:/questasim/questasim64_2021.1/win64/vlog failed.
#     while executing
# "vlog -f tb.f +cover -covercells"
do run.do
# Error 31: Unable to unlink file "F:/ic_design/repos/asynch_FIFO_UVM/work/top_optimized/_lib.qdb".
# Error 31: Unable to unlink file "F:/ic_design/repos/asynch_FIFO_UVM/work/top_optimized/_lib3_0.qdb".
# Error 31: Unable to unlink file "F:/ic_design/repos/asynch_FIFO_UVM/work/top_optimized/_lib3_0.qpg".
# Error 31: Unable to unlink file "F:/ic_design/repos/asynch_FIFO_UVM/work/top_optimized/_lib3_0.qtl".
# Error 133: Unable to remove directory "F:/ic_design/repos/asynch_FIFO_UVM/work/top_optimized".
# Error 133: Unable to remove directory "F:/ic_design/repos/asynch_FIFO_UVM/work".
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 07:05:51 on Aug 17,2024
# vlog -reportprogress 300 -f dut.f "+cover" -covercells 
# -- Compiling module fifo_mem
# -- Compiling module rptr_handler
# -- Compiling module wptr_handler
# -- Compiling module synchronizer
# -- Compiling module synchronizer
# ** Warning: ** while parsing file included at dut/top.v(1)
# ** at dut/synchronizer.v(1): (vlog-2275) Existing module 'synchronizer' at line 1 will be overwritten.
# -- Compiling module wptr_handler
# ** Warning: ** while parsing file included at dut/top.v(2)
# ** at dut/wptr_handler.v(1): (vlog-2275) Existing module 'wptr_handler' at line 1 will be overwritten.
# -- Compiling module rptr_handler
# ** Warning: ** while parsing file included at dut/top.v(3)
# ** at dut/rptr_handler.v(1): (vlog-2275) Existing module 'rptr_handler' at line 1 will be overwritten.
# -- Compiling module fifo_mem
# ** Warning: ** while parsing file included at dut/top.v(4)
# ** at dut/fifo_mem.v(1): (vlog-2275) Existing module 'fifo_mem' at line 1 will be overwritten.
# -- Compiling module asynchronous_fifo
# 
# Top level modules:
# 	asynchronous_fifo
# End time: 07:05:52 on Aug 17,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 4
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 07:05:52 on Aug 17,2024
# vlog -reportprogress 300 -f tb.f "+cover" -covercells 
# -- Compiling module FIFO_sva
# -- Compiling package FIFO_pkg
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# ** Note: (vlog-2286) FIFO_uvm_pkg.sv(4): Using implicit +incdir+F:/questasim/questasim64_2021.1/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# -- Compiling interface inf
# -- Importing package FIFO_pkg
# ** Error (suppressible): interface/FIFO_interface.sv(34): (vlog-13266) No actual value has been specified for a formal argument 'ir_en' that does not have a default value.
# ** Error (suppressible): interface/FIFO_interface.sv(34): (vlog-13266) No actual value has been specified for a formal argument 'iw_en' that does not have a default value.
# -- Compiling module top_test_uvm
# End time: 07:05:52 on Aug 17,2024, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: F:/questasim/questasim64_2021.1/win64/vlog failed.
# Error in macro ./run.do line 4
# F:/questasim/questasim64_2021.1/win64/vlog failed.
#     while executing
# "vlog -f tb.f +cover -covercells"
do run.do
# Error 31: Unable to unlink file "F:/ic_design/repos/asynch_FIFO_UVM/work/top_optimized/_lib.qdb".
# Error 31: Unable to unlink file "F:/ic_design/repos/asynch_FIFO_UVM/work/top_optimized/_lib3_0.qdb".
# Error 31: Unable to unlink file "F:/ic_design/repos/asynch_FIFO_UVM/work/top_optimized/_lib3_0.qpg".
# Error 31: Unable to unlink file "F:/ic_design/repos/asynch_FIFO_UVM/work/top_optimized/_lib3_0.qtl".
# Error 133: Unable to remove directory "F:/ic_design/repos/asynch_FIFO_UVM/work/top_optimized".
# Error 133: Unable to remove directory "F:/ic_design/repos/asynch_FIFO_UVM/work".
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 07:30:55 on Aug 17,2024
# vlog -reportprogress 300 -f dut.f "+cover" -covercells 
# -- Compiling module fifo_mem
# -- Compiling module rptr_handler
# -- Compiling module wptr_handler
# -- Compiling module synchronizer
# -- Compiling module synchronizer
# ** Warning: ** while parsing file included at dut/top.v(1)
# ** at dut/synchronizer.v(1): (vlog-2275) Existing module 'synchronizer' at line 1 will be overwritten.
# -- Compiling module wptr_handler
# ** Warning: ** while parsing file included at dut/top.v(2)
# ** at dut/wptr_handler.v(1): (vlog-2275) Existing module 'wptr_handler' at line 1 will be overwritten.
# -- Compiling module rptr_handler
# ** Warning: ** while parsing file included at dut/top.v(3)
# ** at dut/rptr_handler.v(1): (vlog-2275) Existing module 'rptr_handler' at line 1 will be overwritten.
# -- Compiling module fifo_mem
# ** Warning: ** while parsing file included at dut/top.v(4)
# ** at dut/fifo_mem.v(1): (vlog-2275) Existing module 'fifo_mem' at line 1 will be overwritten.
# -- Compiling module asynchronous_fifo
# 
# Top level modules:
# 	asynchronous_fifo
# End time: 07:30:56 on Aug 17,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 4
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 07:30:56 on Aug 17,2024
# vlog -reportprogress 300 -f tb.f "+cover" -covercells 
# -- Compiling module FIFO_sva
# -- Compiling package FIFO_pkg
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# ** Note: (vlog-2286) FIFO_uvm_pkg.sv(4): Using implicit +incdir+F:/questasim/questasim64_2021.1/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# -- Compiling interface inf
# -- Importing package FIFO_pkg
# -- Compiling module top_test_uvm
# 
# Top level modules:
# 	FIFO_sva
# 	top_test_uvm
# End time: 07:30:56 on Aug 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vopt 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 07:30:57 on Aug 17,2024
# vopt -reportprogress 300 top_test_uvm -o top_optimized "+acc" "+cover=bcefsx+asynchronous_fifo(rtl)" 
# ** Warning: (vopt-31) Unable to unlink file "F:/ic_design/repos/asynch_FIFO_UVM/work/top_optimized/_lib.qdb".
# ** Warning: (vopt-31) Unable to unlink file "F:/ic_design/repos/asynch_FIFO_UVM/work/top_optimized/_lib3_0.qdb".
# The process cannot access the file because it is being used by another process. (GetLastError() = 32)
# ** Warning: (vopt-31) Unable to unlink file "F:/ic_design/repos/asynch_FIFO_UVM/work/top_optimized/_lib3_0.qpg".
# The process cannot access the file because it is being used by another process. (GetLastError() = 32)
# ** Warning: (vopt-31) Unable to unlink file "F:/ic_design/repos/asynch_FIFO_UVM/work/top_optimized/_lib3_0.qtl".
# The process cannot access the file because it is being used by another process. (GetLastError() = 32)
# ** Warning: (vopt-133) Unable to remove directory "F:/ic_design/repos/asynch_FIFO_UVM/work/top_optimized".
# 
# Top level modules:
# 	top_test_uvm
# 
# Analyzing design...
# -- Loading module top_test_uvm
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Importing package FIFO_pkg
# -- Loading package mtiUvm.questa_uvm_pkg
# -- Loading interface inf
# -- Loading module asynchronous_fifo
# -- Loading module synchronizer
# -- Loading module wptr_handler
# -- Loading module rptr_handler
# -- Loading module fifo_mem
# Optimizing 11 design-units (inlining 0/8 module instances):
# -- Optimizing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)(fast)
# -- Optimizing package mtiUvm.questa_uvm_pkg(fast)
# -- Optimizing package FIFO_pkg(fast)
# -- Optimizing interface inf(fast__2)
# -- Optimizing module wptr_handler(fast)
# -- Optimizing module asynchronous_fifo(fast)
# -- Optimizing module rptr_handler(fast)
# -- Optimizing module fifo_mem(fast)
# -- Optimizing module top_test_uvm(fast)
# -- Optimizing module synchronizer(fast)
# -- Optimizing interface inf(fast)
# Optimized design name is top_optimized
# End time: 07:31:00 on Aug 17,2024, Elapsed time: 0:00:03
# Errors: 0, Warnings: 5
# End time: 07:31:09 on Aug 17,2024, Elapsed time: 0:34:00
# Errors: 2, Warnings: 0
# vsim top_optimized -coverage "+UVM_TESTNAME=write_once_test" 
# Start time: 07:31:09 on Aug 17,2024
# Loading sv_std.std
# Loading work.inf(fast)
# Loading mtiUvm.uvm_pkg(fast)
# Loading work.FIFO_pkg(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading work.top_test_uvm(fast)
# Loading work.inf(fast__2)
# Loading work.asynchronous_fifo(fast)
# Loading work.synchronizer(fast)
# Loading work.wptr_handler(fast)
# Loading work.rptr_handler(fast)
# Loading work.fifo_mem(fast)
# Loading F:/questasim/questasim64_2021.1/uvm-1.1d\win64\uvm_dpi.dll
# 1
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(277) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(278) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test write_once_test...
# base_test build phase
# my_test build phase
# env build phase
# my_agent build phase
# my_driver build phase
# my_monitor build phase
# my_monitor build phase
# sequencer build phase
# coverage build_phase
# my_scoreboard build phase
# my_compartor build phase
# my_predictor build phase
# my_driver connect phase
# my_monitor connect phase
# my_monitor connect phase
# sequencer connect phase
# my_agent connect phase
# my_compartor connect phase
# my_scoreboard connect phase
# my_scoreboard connect phase
# envconnect phase
# my_test connect phase
# my_test connect phase
# my_monitor end_of_elaboration_phase
# my_monitor end_of_elaboration_phase
# my_monitor end_of_elaboration_phase
# UVM_INFO components/env.svh(58) @ 0: uvm_test_top.env_h [env_h] '{"uvm_test_top.env_h.agent_h.tlm_analysis_port_outputs":@uvm_port_component__5@14 }
# UVM_INFO components/env.svh(60) @ 0: uvm_test_top.env_h [env_h] '{"uvm_test_top.env_h.agent_h.tlm_analysis_port_inputs":@uvm_port_component__5@13 }
# UVM_INFO components/env.svh(62) @ 0: uvm_test_top.env_h [env_h] '{"uvm_test_top.env_h.agent_h.tlm_analysis_port_outputs":@uvm_port_component__5@14 }
# FINISHED GET_PROVIDED_TO
# UVM_INFO components/env.svh(65) @ 0: uvm_test_top.env_h [env_h] '{ }
# UVM_INFO components/env.svh(67) @ 0: uvm_test_top.env_h [env_h] '{"uvm_test_top.env_h.scoreboard_h.predictor_h.analysis_imp":@uvm_port_component__5@19 }
# UVM_INFO components/env.svh(69) @ 0: uvm_test_top.env_h [env_h] '{"uvm_test_top.env_h.scoreboard_h.comparator_h.analysis_actual_outputs":@uvm_port_component__5@31 }
# my_monitor end_of_elaboration_phase
# env run phase
# my_predictor run phase
# UVM_INFO components/comparator.svh(46) @ 0: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# coverage run_phase
# my_agent run phase
# sequencer run phase
# start of pre_body task
# start of pre_body task
# start of pre_body task
# start of body task
# start item has been invoked
# UVM_INFO components/predictor.svh(66) @ 0: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITTEN_DATA: rrst_n:0, wrst_n:0 ,w_en:0 ,r_en:0 , data_in:0
# UVM_INFO components/predictor.svh(70) @ 0: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA:  time:                    0  wrst_n:0  rrst_n:0  data_in: 0  w_en: 0  r_en: 0  data_out: 0  empty: 1  full: 0
# my_predictor run phase
# UVM_INFO components/comparator.svh(48) @ 0: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECIEVED:  time:                    0  wrst_n:0  rrst_n:0  data_in: 0  w_en: 0  r_en: 0  data_out: 0  empty: 1  full: 0
# UVM_INFO components/comparator.svh(51) @ 20: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] actual_SEQ_ITEM RECIEVED:  time:                   20  wrst_n:0  rrst_n:0  data_in: 0  w_en: 0  r_en: 0  data_out: x  empty: 1  full: 0
# UVM_ERROR components/comparator.svh(58) @ 20: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] FAIL
# UVM_INFO components/comparator.svh(46) @ 20: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# finish item has been invoked
# ABOUT TO ENTER WRITE_READ_FIFO 
# ENTERED WRITE_READ_FIFO 
# UVM_INFO components/predictor.svh(66) @ 20: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITTEN_DATA: rrst_n:1, wrst_n:1 ,w_en:1 ,r_en:0 , data_in:167
# WRITE_POINER = 1
# READ_POINER = 0
# UVM_INFO components/predictor.svh(70) @ 20: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA:  time:                   20  wrst_n:1  rrst_n:1  data_in: 167  w_en: 1  r_en: 0  data_out: 0  empty: 0  full: 0
# my_predictor run phase
# UVM_INFO components/comparator.svh(48) @ 20: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECIEVED:  time:                   20  wrst_n:1  rrst_n:1  data_in: 167  w_en: 1  r_en: 0  data_out: 0  empty: 0  full: 0
# UVM_INFO components/comparator.svh(51) @ 60: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] actual_SEQ_ITEM RECIEVED:  time:                   60  wrst_n:1  rrst_n:1  data_in: 0  w_en: 0  r_en: 1  data_out: x  empty: 1  full: 0
# UVM_ERROR components/comparator.svh(58) @ 60: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] FAIL
# UVM_INFO components/comparator.svh(46) @ 60: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# my_test run phase
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1267) @ 60: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :   21
# UVM_WARNING :    0
# UVM_ERROR :    2
# UVM_FATAL :    0
# ** Report counts by id
# [COMPARATOR]     7
# [PREDICTOR]     4
# [Questa UVM]     2
# [RNTST]     1
# [SCOREBOARD]     2
# [TEST_DONE]     1
# [env_h]     6
# ** Note: $finish    : F:/questasim/questasim64_2021.1/win64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 60 ns  Iteration: 61  Instance: /top_test_uvm
# 1
# Break in Task uvm_pkg/uvm_root::run_test at F:/questasim/questasim64_2021.1/win64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh line 430
do run.do
# Error 31: Unable to unlink file "F:/ic_design/repos/asynch_FIFO_UVM/work/top_optimized/_lib.qdb".
# Error 31: Unable to unlink file "F:/ic_design/repos/asynch_FIFO_UVM/work/top_optimized/_lib3_0.qdb".
# Error 31: Unable to unlink file "F:/ic_design/repos/asynch_FIFO_UVM/work/top_optimized/_lib3_0.qpg".
# Error 31: Unable to unlink file "F:/ic_design/repos/asynch_FIFO_UVM/work/top_optimized/_lib3_0.qtl".
# Error 133: Unable to remove directory "F:/ic_design/repos/asynch_FIFO_UVM/work/top_optimized".
# Error 133: Unable to remove directory "F:/ic_design/repos/asynch_FIFO_UVM/work".
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 07:33:12 on Aug 17,2024
# vlog -reportprogress 300 -f dut.f "+cover" -covercells 
# -- Compiling module fifo_mem
# -- Compiling module rptr_handler
# -- Compiling module wptr_handler
# -- Compiling module synchronizer
# -- Compiling module synchronizer
# ** Warning: ** while parsing file included at dut/top.v(1)
# ** at dut/synchronizer.v(1): (vlog-2275) Existing module 'synchronizer' at line 1 will be overwritten.
# -- Compiling module wptr_handler
# ** Warning: ** while parsing file included at dut/top.v(2)
# ** at dut/wptr_handler.v(1): (vlog-2275) Existing module 'wptr_handler' at line 1 will be overwritten.
# -- Compiling module rptr_handler
# ** Warning: ** while parsing file included at dut/top.v(3)
# ** at dut/rptr_handler.v(1): (vlog-2275) Existing module 'rptr_handler' at line 1 will be overwritten.
# -- Compiling module fifo_mem
# ** Warning: ** while parsing file included at dut/top.v(4)
# ** at dut/fifo_mem.v(1): (vlog-2275) Existing module 'fifo_mem' at line 1 will be overwritten.
# -- Compiling module asynchronous_fifo
# 
# Top level modules:
# 	asynchronous_fifo
# End time: 07:33:12 on Aug 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 4
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 07:33:12 on Aug 17,2024
# vlog -reportprogress 300 -f tb.f "+cover" -covercells 
# -- Compiling module FIFO_sva
# -- Compiling package FIFO_pkg
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# ** Note: (vlog-2286) FIFO_uvm_pkg.sv(4): Using implicit +incdir+F:/questasim/questasim64_2021.1/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# -- Compiling interface inf
# -- Importing package FIFO_pkg
# -- Compiling module top_test_uvm
# 
# Top level modules:
# 	FIFO_sva
# 	top_test_uvm
# End time: 07:33:13 on Aug 17,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vopt 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 07:33:14 on Aug 17,2024
# vopt -reportprogress 300 top_test_uvm -o top_optimized "+acc" "+cover=bcefsx+asynchronous_fifo(rtl)" 
# ** Warning: (vopt-31) Unable to unlink file "F:/ic_design/repos/asynch_FIFO_UVM/work/top_optimized/_lib.qdb".
# ** Warning: (vopt-31) Unable to unlink file "F:/ic_design/repos/asynch_FIFO_UVM/work/top_optimized/_lib3_0.qdb".
# The process cannot access the file because it is being used by another process. (GetLastError() = 32)
# ** Warning: (vopt-31) Unable to unlink file "F:/ic_design/repos/asynch_FIFO_UVM/work/top_optimized/_lib3_0.qpg".
# The process cannot access the file because it is being used by another process. (GetLastError() = 32)
# ** Warning: (vopt-31) Unable to unlink file "F:/ic_design/repos/asynch_FIFO_UVM/work/top_optimized/_lib3_0.qtl".
# The process cannot access the file because it is being used by another process. (GetLastError() = 32)
# ** Warning: (vopt-133) Unable to remove directory "F:/ic_design/repos/asynch_FIFO_UVM/work/top_optimized".
# 
# Top level modules:
# 	top_test_uvm
# 
# Analyzing design...
# -- Loading module top_test_uvm
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Importing package FIFO_pkg
# -- Loading package mtiUvm.questa_uvm_pkg
# -- Loading interface inf
# -- Loading module asynchronous_fifo
# -- Loading module synchronizer
# -- Loading module wptr_handler
# -- Loading module rptr_handler
# -- Loading module fifo_mem
# init_auxdbinfo(): INTERNAL ERROR: Cannot open page file "F:/ic_design/repos/asynch_FIFO_UVM/work/top_optimized/_lib1_0.qpg" in read mode
# Optimizing 11 design-units (inlining 0/8 module instances):
# -- Optimizing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)(fast)
# -- Optimizing package mtiUvm.questa_uvm_pkg(fast)
# -- Optimizing package FIFO_pkg(fast)
# -- Optimizing interface inf(fast__2)
# -- Optimizing module wptr_handler(fast)
# -- Optimizing module asynchronous_fifo(fast)
# -- Optimizing module rptr_handler(fast)
# -- Optimizing module fifo_mem(fast)
# -- Optimizing module top_test_uvm(fast)
# -- Optimizing module synchronizer(fast)
# -- Optimizing interface inf(fast)
# Optimized design name is top_optimized
# End time: 07:33:17 on Aug 17,2024, Elapsed time: 0:00:03
# Errors: 0, Warnings: 5
# End time: 07:33:26 on Aug 17,2024, Elapsed time: 0:02:17
# Errors: 0, Warnings: 0
# vsim top_optimized -coverage "+UVM_TESTNAME=write_once_test" 
# Start time: 07:33:27 on Aug 17,2024
# Loading sv_std.std
# Loading work.inf(fast)
# Loading mtiUvm.uvm_pkg(fast)
# Loading work.FIFO_pkg(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading work.top_test_uvm(fast)
# Loading work.inf(fast__2)
# Loading work.asynchronous_fifo(fast)
# Loading work.synchronizer(fast)
# Loading work.wptr_handler(fast)
# Loading work.rptr_handler(fast)
# Loading work.fifo_mem(fast)
# Loading F:/questasim/questasim64_2021.1/uvm-1.1d\win64\uvm_dpi.dll
# 1
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(277) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(278) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test write_once_test...
# base_test build phase
# my_test build phase
# env build phase
# my_agent build phase
# my_driver build phase
# my_monitor build phase
# my_monitor build phase
# sequencer build phase
# coverage build_phase
# my_scoreboard build phase
# my_compartor build phase
# my_predictor build phase
# my_driver connect phase
# my_monitor connect phase
# my_monitor connect phase
# sequencer connect phase
# my_agent connect phase
# my_compartor connect phase
# my_scoreboard connect phase
# my_scoreboard connect phase
# envconnect phase
# my_test connect phase
# my_test connect phase
# my_monitor end_of_elaboration_phase
# my_monitor end_of_elaboration_phase
# my_monitor end_of_elaboration_phase
# UVM_INFO components/env.svh(58) @ 0: uvm_test_top.env_h [env_h] '{"uvm_test_top.env_h.agent_h.tlm_analysis_port_outputs":@uvm_port_component__5@14 }
# UVM_INFO components/env.svh(60) @ 0: uvm_test_top.env_h [env_h] '{"uvm_test_top.env_h.agent_h.tlm_analysis_port_inputs":@uvm_port_component__5@13 }
# UVM_INFO components/env.svh(62) @ 0: uvm_test_top.env_h [env_h] '{"uvm_test_top.env_h.agent_h.tlm_analysis_port_outputs":@uvm_port_component__5@14 }
# FINISHED GET_PROVIDED_TO
# UVM_INFO components/env.svh(65) @ 0: uvm_test_top.env_h [env_h] '{ }
# UVM_INFO components/env.svh(67) @ 0: uvm_test_top.env_h [env_h] '{"uvm_test_top.env_h.scoreboard_h.predictor_h.analysis_imp":@uvm_port_component__5@19 }
# UVM_INFO components/env.svh(69) @ 0: uvm_test_top.env_h [env_h] '{"uvm_test_top.env_h.scoreboard_h.comparator_h.analysis_actual_outputs":@uvm_port_component__5@31 }
# my_monitor end_of_elaboration_phase
# env run phase
# my_predictor run phase
# UVM_INFO components/comparator.svh(46) @ 0: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# coverage run_phase
# my_agent run phase
# sequencer run phase
# start of pre_body task
# start of pre_body task
# start of pre_body task
# start of body task
# start item has been invoked
# UVM_INFO components/predictor.svh(66) @ 0: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITTEN_DATA: rrst_n:0, wrst_n:0 ,w_en:0 ,r_en:0 , data_in:0
# UVM_INFO components/predictor.svh(70) @ 0: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA:  time:                    0  wrst_n:0  rrst_n:0  data_in: 0  w_en: 0  r_en: 0  data_out: 0  empty: 1  full: 0
# my_predictor run phase
# UVM_INFO components/comparator.svh(48) @ 0: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECIEVED:  time:                    0  wrst_n:0  rrst_n:0  data_in: 0  w_en: 0  r_en: 0  data_out: 0  empty: 1  full: 0
# UVM_INFO components/comparator.svh(51) @ 20: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] actual_SEQ_ITEM RECIEVED:  time:                   20  wrst_n:0  rrst_n:0  data_in: 0  w_en: 0  r_en: 0  data_out: x  empty: 1  full: 0
# UVM_ERROR components/comparator.svh(58) @ 20: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] FAIL
# UVM_INFO components/comparator.svh(46) @ 20: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# finish item has been invoked
# ABOUT TO ENTER WRITE_READ_FIFO 
# ENTERED WRITE_READ_FIFO 
# ABOUT TO ENTER WRITE_FIFO 
# ENTERED WRITE FIFO
# UVM_INFO components/predictor.svh(66) @ 20: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITTEN_DATA: rrst_n:1, wrst_n:1 ,w_en:1 ,r_en:0 , data_in:167
# WRITE_POINER = 1
# READ_POINER = 0
# UVM_INFO components/predictor.svh(70) @ 20: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA:  time:                   20  wrst_n:1  rrst_n:1  data_in: 167  w_en: 1  r_en: 0  data_out: 0  empty: 0  full: 0
# my_predictor run phase
# UVM_INFO components/comparator.svh(48) @ 20: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECIEVED:  time:                   20  wrst_n:1  rrst_n:1  data_in: 167  w_en: 1  r_en: 0  data_out: 0  empty: 0  full: 0
# UVM_INFO components/comparator.svh(51) @ 40: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] actual_SEQ_ITEM RECIEVED:  time:                   40  wrst_n:1  rrst_n:1  data_in: 167  w_en: 1  r_en: 0  data_out: 167  empty: 1  full: 0
# UVM_ERROR components/comparator.svh(58) @ 40: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] FAIL
# UVM_INFO components/comparator.svh(46) @ 40: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# my_test run phase
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1267) @ 40: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :   21
# UVM_WARNING :    0
# UVM_ERROR :    2
# UVM_FATAL :    0
# ** Report counts by id
# [COMPARATOR]     7
# [PREDICTOR]     4
# [Questa UVM]     2
# [RNTST]     1
# [SCOREBOARD]     2
# [TEST_DONE]     1
# [env_h]     6
# ** Note: $finish    : F:/questasim/questasim64_2021.1/win64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 40 ns  Iteration: 61  Instance: /top_test_uvm
# 1
# Break in Task uvm_pkg/uvm_root::run_test at F:/questasim/questasim64_2021.1/win64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh line 430
do run.do
# Error 31: Unable to unlink file "F:/ic_design/repos/asynch_FIFO_UVM/work/top_optimized/_lib.qdb".
# Error 31: Unable to unlink file "F:/ic_design/repos/asynch_FIFO_UVM/work/top_optimized/_lib3_0.qdb".
# Error 31: Unable to unlink file "F:/ic_design/repos/asynch_FIFO_UVM/work/top_optimized/_lib3_0.qpg".
# Error 31: Unable to unlink file "F:/ic_design/repos/asynch_FIFO_UVM/work/top_optimized/_lib3_0.qtl".
# Error 133: Unable to remove directory "F:/ic_design/repos/asynch_FIFO_UVM/work/top_optimized".
# Error 133: Unable to remove directory "F:/ic_design/repos/asynch_FIFO_UVM/work".
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 07:36:03 on Aug 17,2024
# vlog -reportprogress 300 -f dut.f "+cover" -covercells 
# -- Compiling module fifo_mem
# -- Compiling module rptr_handler
# -- Compiling module wptr_handler
# -- Compiling module synchronizer
# -- Compiling module synchronizer
# ** Warning: ** while parsing file included at dut/top.v(1)
# ** at dut/synchronizer.v(1): (vlog-2275) Existing module 'synchronizer' at line 1 will be overwritten.
# -- Compiling module wptr_handler
# ** Warning: ** while parsing file included at dut/top.v(2)
# ** at dut/wptr_handler.v(1): (vlog-2275) Existing module 'wptr_handler' at line 1 will be overwritten.
# -- Compiling module rptr_handler
# ** Warning: ** while parsing file included at dut/top.v(3)
# ** at dut/rptr_handler.v(1): (vlog-2275) Existing module 'rptr_handler' at line 1 will be overwritten.
# -- Compiling module fifo_mem
# ** Warning: ** while parsing file included at dut/top.v(4)
# ** at dut/fifo_mem.v(1): (vlog-2275) Existing module 'fifo_mem' at line 1 will be overwritten.
# -- Compiling module asynchronous_fifo
# 
# Top level modules:
# 	asynchronous_fifo
# End time: 07:36:04 on Aug 17,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 4
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 07:36:04 on Aug 17,2024
# vlog -reportprogress 300 -f tb.f "+cover" -covercells 
# -- Compiling module FIFO_sva
# -- Compiling package FIFO_pkg
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# ** Note: (vlog-2286) FIFO_uvm_pkg.sv(4): Using implicit +incdir+F:/questasim/questasim64_2021.1/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# -- Compiling interface inf
# -- Importing package FIFO_pkg
# ** Error: (vlog-13069) interface/FIFO_interface.sv(116): near ";": syntax error, unexpected ';'.
# -- Compiling module top_test_uvm
# End time: 07:36:04 on Aug 17,2024, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: F:/questasim/questasim64_2021.1/win64/vlog failed.
# Error in macro ./run.do line 4
# F:/questasim/questasim64_2021.1/win64/vlog failed.
#     while executing
# "vlog -f tb.f +cover -covercells"
do run.do
# Error 31: Unable to unlink file "F:/ic_design/repos/asynch_FIFO_UVM/work/top_optimized/_lib.qdb".
# Error 31: Unable to unlink file "F:/ic_design/repos/asynch_FIFO_UVM/work/top_optimized/_lib3_0.qdb".
# Error 31: Unable to unlink file "F:/ic_design/repos/asynch_FIFO_UVM/work/top_optimized/_lib3_0.qpg".
# Error 31: Unable to unlink file "F:/ic_design/repos/asynch_FIFO_UVM/work/top_optimized/_lib3_0.qtl".
# Error 133: Unable to remove directory "F:/ic_design/repos/asynch_FIFO_UVM/work/top_optimized".
# Error 133: Unable to remove directory "F:/ic_design/repos/asynch_FIFO_UVM/work".
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 07:36:39 on Aug 17,2024
# vlog -reportprogress 300 -f dut.f "+cover" -covercells 
# -- Compiling module fifo_mem
# -- Compiling module rptr_handler
# -- Compiling module wptr_handler
# -- Compiling module synchronizer
# -- Compiling module synchronizer
# ** Warning: ** while parsing file included at dut/top.v(1)
# ** at dut/synchronizer.v(1): (vlog-2275) Existing module 'synchronizer' at line 1 will be overwritten.
# -- Compiling module wptr_handler
# ** Warning: ** while parsing file included at dut/top.v(2)
# ** at dut/wptr_handler.v(1): (vlog-2275) Existing module 'wptr_handler' at line 1 will be overwritten.
# -- Compiling module rptr_handler
# ** Warning: ** while parsing file included at dut/top.v(3)
# ** at dut/rptr_handler.v(1): (vlog-2275) Existing module 'rptr_handler' at line 1 will be overwritten.
# -- Compiling module fifo_mem
# ** Warning: ** while parsing file included at dut/top.v(4)
# ** at dut/fifo_mem.v(1): (vlog-2275) Existing module 'fifo_mem' at line 1 will be overwritten.
# -- Compiling module asynchronous_fifo
# 
# Top level modules:
# 	asynchronous_fifo
# End time: 07:36:39 on Aug 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 4
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 07:36:39 on Aug 17,2024
# vlog -reportprogress 300 -f tb.f "+cover" -covercells 
# -- Compiling module FIFO_sva
# -- Compiling package FIFO_pkg
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# ** Note: (vlog-2286) FIFO_uvm_pkg.sv(4): Using implicit +incdir+F:/questasim/questasim64_2021.1/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# -- Compiling interface inf
# -- Importing package FIFO_pkg
# ** Error: (vlog-13069) interface/FIFO_interface.sv(119): near "(": syntax error, unexpected '(', expecting "SystemVerilog keyword 'property'".
# -- Compiling module top_test_uvm
# ** Error: (vlog-13069) interface/FIFO_interface.sv(119): near "f": syntax error, unexpected end of source code.
# ** Error: interface/FIFO_interface.sv(119): (vlog-13205) Syntax error found in the scope following 'f'. Is there a missing '::'?
# End time: 07:36:40 on Aug 17,2024, Elapsed time: 0:00:01
# Errors: 3, Warnings: 0
# ** Error: F:/questasim/questasim64_2021.1/win64/vlog failed.
# Error in macro ./run.do line 4
# F:/questasim/questasim64_2021.1/win64/vlog failed.
#     while executing
# "vlog -f tb.f +cover -covercells"
do run.do
# Error 31: Unable to unlink file "F:/ic_design/repos/asynch_FIFO_UVM/work/top_optimized/_lib.qdb".
# Error 31: Unable to unlink file "F:/ic_design/repos/asynch_FIFO_UVM/work/top_optimized/_lib3_0.qdb".
# Error 31: Unable to unlink file "F:/ic_design/repos/asynch_FIFO_UVM/work/top_optimized/_lib3_0.qpg".
# Error 31: Unable to unlink file "F:/ic_design/repos/asynch_FIFO_UVM/work/top_optimized/_lib3_0.qtl".
# Error 133: Unable to remove directory "F:/ic_design/repos/asynch_FIFO_UVM/work/top_optimized".
# Error 133: Unable to remove directory "F:/ic_design/repos/asynch_FIFO_UVM/work".
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 07:37:15 on Aug 17,2024
# vlog -reportprogress 300 -f dut.f "+cover" -covercells 
# -- Compiling module fifo_mem
# -- Compiling module rptr_handler
# -- Compiling module wptr_handler
# -- Compiling module synchronizer
# -- Compiling module synchronizer
# ** Warning: ** while parsing file included at dut/top.v(1)
# ** at dut/synchronizer.v(1): (vlog-2275) Existing module 'synchronizer' at line 1 will be overwritten.
# -- Compiling module wptr_handler
# ** Warning: ** while parsing file included at dut/top.v(2)
# ** at dut/wptr_handler.v(1): (vlog-2275) Existing module 'wptr_handler' at line 1 will be overwritten.
# -- Compiling module rptr_handler
# ** Warning: ** while parsing file included at dut/top.v(3)
# ** at dut/rptr_handler.v(1): (vlog-2275) Existing module 'rptr_handler' at line 1 will be overwritten.
# -- Compiling module fifo_mem
# ** Warning: ** while parsing file included at dut/top.v(4)
# ** at dut/fifo_mem.v(1): (vlog-2275) Existing module 'fifo_mem' at line 1 will be overwritten.
# -- Compiling module asynchronous_fifo
# 
# Top level modules:
# 	asynchronous_fifo
# End time: 07:37:15 on Aug 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 4
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 07:37:15 on Aug 17,2024
# vlog -reportprogress 300 -f tb.f "+cover" -covercells 
# -- Compiling module FIFO_sva
# -- Compiling package FIFO_pkg
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# ** Note: (vlog-2286) FIFO_uvm_pkg.sv(4): Using implicit +incdir+F:/questasim/questasim64_2021.1/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# -- Compiling interface inf
# -- Importing package FIFO_pkg
# ** Error: (vlog-13069) interface/FIFO_interface.sv(119): near "(": syntax error, unexpected '(', expecting "SystemVerilog keyword 'property'".
# -- Compiling module top_test_uvm
# ** Error: (vlog-13069) interface/FIFO_interface.sv(119): near "f": syntax error, unexpected end of source code.
# ** Error: interface/FIFO_interface.sv(119): (vlog-13205) Syntax error found in the scope following 'f'. Is there a missing '::'?
# End time: 07:37:15 on Aug 17,2024, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# ** Error: F:/questasim/questasim64_2021.1/win64/vlog failed.
# Error in macro ./run.do line 4
# F:/questasim/questasim64_2021.1/win64/vlog failed.
#     while executing
# "vlog -f tb.f +cover -covercells"
do run.do
# Error 31: Unable to unlink file "F:/ic_design/repos/asynch_FIFO_UVM/work/top_optimized/_lib.qdb".
# Error 31: Unable to unlink file "F:/ic_design/repos/asynch_FIFO_UVM/work/top_optimized/_lib3_0.qdb".
# Error 31: Unable to unlink file "F:/ic_design/repos/asynch_FIFO_UVM/work/top_optimized/_lib3_0.qpg".
# Error 31: Unable to unlink file "F:/ic_design/repos/asynch_FIFO_UVM/work/top_optimized/_lib3_0.qtl".
# Error 133: Unable to remove directory "F:/ic_design/repos/asynch_FIFO_UVM/work/top_optimized".
# Error 133: Unable to remove directory "F:/ic_design/repos/asynch_FIFO_UVM/work".
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 08:05:43 on Aug 17,2024
# vlog -reportprogress 300 -f dut.f "+cover" -covercells 
# -- Compiling module fifo_mem
# -- Compiling module rptr_handler
# -- Compiling module wptr_handler
# -- Compiling module synchronizer
# -- Compiling module synchronizer
# ** Warning: ** while parsing file included at dut/top.v(1)
# ** at dut/synchronizer.v(1): (vlog-2275) Existing module 'synchronizer' at line 1 will be overwritten.
# -- Compiling module wptr_handler
# ** Warning: ** while parsing file included at dut/top.v(2)
# ** at dut/wptr_handler.v(1): (vlog-2275) Existing module 'wptr_handler' at line 1 will be overwritten.
# -- Compiling module rptr_handler
# ** Warning: ** while parsing file included at dut/top.v(3)
# ** at dut/rptr_handler.v(1): (vlog-2275) Existing module 'rptr_handler' at line 1 will be overwritten.
# -- Compiling module fifo_mem
# ** Warning: ** while parsing file included at dut/top.v(4)
# ** at dut/fifo_mem.v(1): (vlog-2275) Existing module 'fifo_mem' at line 1 will be overwritten.
# -- Compiling module asynchronous_fifo
# 
# Top level modules:
# 	asynchronous_fifo
# End time: 08:05:43 on Aug 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 4
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 08:05:44 on Aug 17,2024
# vlog -reportprogress 300 -f tb.f "+cover" -covercells 
# -- Compiling module FIFO_sva
# -- Compiling package FIFO_pkg
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# ** Note: (vlog-2286) FIFO_uvm_pkg.sv(4): Using implicit +incdir+F:/questasim/questasim64_2021.1/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# -- Compiling interface inf
# -- Importing package FIFO_pkg
# ** Error: (vlog-13069) interface/FIFO_interface.sv(132): near "(": syntax error, unexpected '(', expecting "SystemVerilog keyword 'property'".
# -- Compiling module top_test_uvm
# ** Error: (vlog-13069) interface/FIFO_interface.sv(132): near "f": syntax error, unexpected end of source code.
# ** Error: interface/FIFO_interface.sv(132): (vlog-13205) Syntax error found in the scope following 'f'. Is there a missing '::'?
# End time: 08:05:44 on Aug 17,2024, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# ** Error: F:/questasim/questasim64_2021.1/win64/vlog failed.
# Error in macro ./run.do line 4
# F:/questasim/questasim64_2021.1/win64/vlog failed.
#     while executing
# "vlog -f tb.f +cover -covercells"
do run.do
# Error 31: Unable to unlink file "F:/ic_design/repos/asynch_FIFO_UVM/work/top_optimized/_lib.qdb".
# Error 31: Unable to unlink file "F:/ic_design/repos/asynch_FIFO_UVM/work/top_optimized/_lib3_0.qdb".
# Error 31: Unable to unlink file "F:/ic_design/repos/asynch_FIFO_UVM/work/top_optimized/_lib3_0.qpg".
# Error 31: Unable to unlink file "F:/ic_design/repos/asynch_FIFO_UVM/work/top_optimized/_lib3_0.qtl".
# Error 133: Unable to remove directory "F:/ic_design/repos/asynch_FIFO_UVM/work/top_optimized".
# Error 133: Unable to remove directory "F:/ic_design/repos/asynch_FIFO_UVM/work".
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 08:07:01 on Aug 17,2024
# vlog -reportprogress 300 -f dut.f "+cover" -covercells 
# -- Compiling module fifo_mem
# -- Compiling module rptr_handler
# -- Compiling module wptr_handler
# -- Compiling module synchronizer
# -- Compiling module synchronizer
# ** Warning: ** while parsing file included at dut/top.v(1)
# ** at dut/synchronizer.v(1): (vlog-2275) Existing module 'synchronizer' at line 1 will be overwritten.
# -- Compiling module wptr_handler
# ** Warning: ** while parsing file included at dut/top.v(2)
# ** at dut/wptr_handler.v(1): (vlog-2275) Existing module 'wptr_handler' at line 1 will be overwritten.
# -- Compiling module rptr_handler
# ** Warning: ** while parsing file included at dut/top.v(3)
# ** at dut/rptr_handler.v(1): (vlog-2275) Existing module 'rptr_handler' at line 1 will be overwritten.
# -- Compiling module fifo_mem
# ** Warning: ** while parsing file included at dut/top.v(4)
# ** at dut/fifo_mem.v(1): (vlog-2275) Existing module 'fifo_mem' at line 1 will be overwritten.
# -- Compiling module asynchronous_fifo
# 
# Top level modules:
# 	asynchronous_fifo
# End time: 08:07:01 on Aug 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 4
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 08:07:02 on Aug 17,2024
# vlog -reportprogress 300 -f tb.f "+cover" -covercells 
# -- Compiling module FIFO_sva
# -- Compiling package FIFO_pkg
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# ** Note: (vlog-2286) FIFO_uvm_pkg.sv(4): Using implicit +incdir+F:/questasim/questasim64_2021.1/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# -- Compiling interface inf
# -- Importing package FIFO_pkg
# -- Compiling module top_test_uvm
# 
# Top level modules:
# 	FIFO_sva
# 	top_test_uvm
# End time: 08:07:02 on Aug 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vopt 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 08:07:05 on Aug 17,2024
# vopt -reportprogress 300 top_test_uvm -o top_optimized "+acc" "+cover=bcefsx+asynchronous_fifo(rtl)" 
# ** Warning: (vopt-31) Unable to unlink file "F:/ic_design/repos/asynch_FIFO_UVM/work/top_optimized/_lib.qdb".
# ** Warning: (vopt-31) Unable to unlink file "F:/ic_design/repos/asynch_FIFO_UVM/work/top_optimized/_lib3_0.qdb".
# The process cannot access the file because it is being used by another process. (GetLastError() = 32)
# ** Warning: (vopt-31) Unable to unlink file "F:/ic_design/repos/asynch_FIFO_UVM/work/top_optimized/_lib3_0.qpg".
# The process cannot access the file because it is being used by another process. (GetLastError() = 32)
# ** Warning: (vopt-31) Unable to unlink file "F:/ic_design/repos/asynch_FIFO_UVM/work/top_optimized/_lib3_0.qtl".
# The process cannot access the file because it is being used by another process. (GetLastError() = 32)
# ** Warning: (vopt-133) Unable to remove directory "F:/ic_design/repos/asynch_FIFO_UVM/work/top_optimized".
# 
# Top level modules:
# 	top_test_uvm
# 
# Analyzing design...
# -- Loading module top_test_uvm
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Importing package FIFO_pkg
# -- Loading package mtiUvm.questa_uvm_pkg
# -- Loading interface inf
# -- Loading module asynchronous_fifo
# -- Loading module synchronizer
# -- Loading module wptr_handler
# -- Loading module rptr_handler
# -- Loading module fifo_mem
# Optimizing 11 design-units (inlining 0/8 module instances):
# -- Optimizing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)(fast)
# -- Optimizing package mtiUvm.questa_uvm_pkg(fast)
# -- Optimizing package FIFO_pkg(fast)
# -- Optimizing interface inf(fast__2)
# -- Optimizing module wptr_handler(fast)
# -- Optimizing module asynchronous_fifo(fast)
# -- Optimizing module rptr_handler(fast)
# -- Optimizing module fifo_mem(fast)
# -- Optimizing module top_test_uvm(fast)
# -- Optimizing module synchronizer(fast)
# -- Optimizing interface inf(fast)
# Optimized design name is top_optimized
# End time: 08:07:08 on Aug 17,2024, Elapsed time: 0:00:03
# Errors: 0, Warnings: 5
# End time: 08:07:17 on Aug 17,2024, Elapsed time: 0:33:50
# Errors: 4, Warnings: 0
# vsim top_optimized -coverage "+UVM_TESTNAME=write_once_test" 
# Start time: 08:07:19 on Aug 17,2024
# Loading sv_std.std
# Loading work.inf(fast)
# Loading mtiUvm.uvm_pkg(fast)
# Loading work.FIFO_pkg(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading work.top_test_uvm(fast)
# Loading work.inf(fast__2)
# Loading work.asynchronous_fifo(fast)
# Loading work.synchronizer(fast)
# Loading work.wptr_handler(fast)
# Loading work.rptr_handler(fast)
# Loading work.fifo_mem(fast)
# Loading F:/questasim/questasim64_2021.1/uvm-1.1d\win64\uvm_dpi.dll
# 1
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(277) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(278) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test write_once_test...
# UVM_FATAL tests/base_test.svh(24) @ 0: uvm_test_top [uvm_test_top] Error
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    3
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    1
# ** Report counts by id
# [Questa UVM]     2
# [RNTST]     1
# [uvm_test_top]     1
# ** Note: $finish    : F:/questasim/questasim64_2021.1/win64/../verilog_src/uvm-1.1d/src/base/uvm_report_object.svh(292)
#    Time: 0 ns  Iteration: 7  Region: /uvm_pkg::uvm_phase::m_run_phases
# 1
# Break in Function uvm_pkg/uvm_report_object::die at F:/questasim/questasim64_2021.1/win64/../verilog_src/uvm-1.1d/src/base/uvm_report_object.svh line 292
do run.do
# Error 31: Unable to unlink file "F:/ic_design/repos/asynch_FIFO_UVM/work/top_optimized/_lib.qdb".
# Error 133: Unable to remove directory "F:/ic_design/repos/asynch_FIFO_UVM/work/top_optimized".
# Error 133: Unable to remove directory "F:/ic_design/repos/asynch_FIFO_UVM/work".
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 08:11:41 on Aug 17,2024
# vlog -reportprogress 300 -f dut.f "+cover" -covercells 
# -- Compiling module fifo_mem
# -- Compiling module rptr_handler
# -- Compiling module wptr_handler
# -- Compiling module synchronizer
# -- Compiling module synchronizer
# ** Warning: ** while parsing file included at dut/top.v(1)
# ** at dut/synchronizer.v(1): (vlog-2275) Existing module 'synchronizer' at line 1 will be overwritten.
# -- Compiling module wptr_handler
# ** Warning: ** while parsing file included at dut/top.v(2)
# ** at dut/wptr_handler.v(1): (vlog-2275) Existing module 'wptr_handler' at line 1 will be overwritten.
# -- Compiling module rptr_handler
# ** Warning: ** while parsing file included at dut/top.v(3)
# ** at dut/rptr_handler.v(1): (vlog-2275) Existing module 'rptr_handler' at line 1 will be overwritten.
# -- Compiling module fifo_mem
# ** Warning: ** while parsing file included at dut/top.v(4)
# ** at dut/fifo_mem.v(1): (vlog-2275) Existing module 'fifo_mem' at line 1 will be overwritten.
# -- Compiling module asynchronous_fifo
# 
# Top level modules:
# 	asynchronous_fifo
# End time: 08:11:41 on Aug 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 4
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 08:11:42 on Aug 17,2024
# vlog -reportprogress 300 -f tb.f "+cover" -covercells 
# -- Compiling module FIFO_sva
# -- Compiling package FIFO_pkg
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# ** Note: (vlog-2286) FIFO_uvm_pkg.sv(4): Using implicit +incdir+F:/questasim/questasim64_2021.1/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# -- Compiling interface inf
# -- Importing package FIFO_pkg
# -- Compiling module top_test_uvm
# 
# Top level modules:
# 	FIFO_sva
# 	top_test_uvm
# End time: 08:11:42 on Aug 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vopt 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 08:11:43 on Aug 17,2024
# vopt -reportprogress 300 top_test_uvm -o top_optimized "+acc" "+cover=bcefsx+asynchronous_fifo(rtl)" 
# ** Warning: (vopt-31) Unable to unlink file "F:/ic_design/repos/asynch_FIFO_UVM/work/top_optimized/_lib.qdb".
# ** Warning: (vopt-133) Unable to remove directory "F:/ic_design/repos/asynch_FIFO_UVM/work/top_optimized".
# 
# Top level modules:
# 	top_test_uvm
# 
# Analyzing design...
# -- Loading module top_test_uvm
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Importing package FIFO_pkg
# -- Loading package mtiUvm.questa_uvm_pkg
# -- Loading interface inf
# -- Loading module asynchronous_fifo
# -- Loading module synchronizer
# -- Loading module wptr_handler
# -- Loading module rptr_handler
# -- Loading module fifo_mem
# init_auxdbinfo(): INTERNAL ERROR: Cannot open page file "F:/ic_design/repos/asynch_FIFO_UVM/work/top_optimized/_lib1_0.qpg" in read mode
# Optimizing 11 design-units (inlining 0/8 module instances):
# -- Optimizing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)(fast)
# -- Optimizing package mtiUvm.questa_uvm_pkg(fast)
# -- Optimizing package FIFO_pkg(fast)
# -- Optimizing interface inf(fast__2)
# -- Optimizing module wptr_handler(fast)
# -- Optimizing module asynchronous_fifo(fast)
# -- Optimizing module rptr_handler(fast)
# -- Optimizing module fifo_mem(fast)
# -- Optimizing module top_test_uvm(fast)
# -- Optimizing module synchronizer(fast)
# -- Optimizing interface inf(fast)
# Optimized design name is top_optimized
# End time: 08:11:46 on Aug 17,2024, Elapsed time: 0:00:03
# Errors: 0, Warnings: 2
# doVOpenFlatFile(): INTERNAL ERROR: page load failed for file F:/ic_design/repos/asynch_FIFO_UVM/work/top_optimized/voptksb7d5 (0:0 3:3 50 0 726479 1723871227 0x10b:0x101)
# End time: 08:11:56 on Aug 17,2024, Elapsed time: 0:04:37
# Errors: 0, Warnings: 0
# vsim top_optimized -coverage "+UVM_TESTNAME=write_once_test" 
# Start time: 08:11:56 on Aug 17,2024
# Loading sv_std.std
# Loading work.inf(fast)
# Loading mtiUvm.uvm_pkg(fast)
# Loading work.FIFO_pkg(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading work.top_test_uvm(fast)
# Loading work.inf(fast__2)
# Loading work.asynchronous_fifo(fast)
# Loading work.synchronizer(fast)
# Loading work.wptr_handler(fast)
# Loading work.rptr_handler(fast)
# Loading work.fifo_mem(fast)
# Loading F:/questasim/questasim64_2021.1/uvm-1.1d\win64\uvm_dpi.dll
# 1
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(277) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(278) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test write_once_test...
# UVM_FATAL tests/base_test.svh(24) @ 0: uvm_test_top [uvm_test_top] Error
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    3
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    1
# ** Report counts by id
# [Questa UVM]     2
# [RNTST]     1
# [uvm_test_top]     1
# ** Note: $finish    : F:/questasim/questasim64_2021.1/win64/../verilog_src/uvm-1.1d/src/base/uvm_report_object.svh(292)
#    Time: 0 ns  Iteration: 7  Region: /uvm_pkg::uvm_phase::m_run_phases
# 1
# Break in Function uvm_pkg/uvm_report_object::die at F:/questasim/questasim64_2021.1/win64/../verilog_src/uvm-1.1d/src/base/uvm_report_object.svh line 292
do run.do
# Error 31: Unable to unlink file "F:/ic_design/repos/asynch_FIFO_UVM/work/top_optimized/_lib3_0.qpg".
# Error 31: Unable to unlink file "F:/ic_design/repos/asynch_FIFO_UVM/work/top_optimized/_lib3_0.qtl".
# Error 133: Unable to remove directory "F:/ic_design/repos/asynch_FIFO_UVM/work/top_optimized".
# Error 133: Unable to remove directory "F:/ic_design/repos/asynch_FIFO_UVM/work".
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 08:12:56 on Aug 17,2024
# vlog -reportprogress 300 -f dut.f "+cover" -covercells 
# -- Compiling module fifo_mem
# -- Compiling module rptr_handler
# -- Compiling module wptr_handler
# -- Compiling module synchronizer
# -- Compiling module synchronizer
# ** Warning: ** while parsing file included at dut/top.v(1)
# ** at dut/synchronizer.v(1): (vlog-2275) Existing module 'synchronizer' at line 1 will be overwritten.
# -- Compiling module wptr_handler
# ** Warning: ** while parsing file included at dut/top.v(2)
# ** at dut/wptr_handler.v(1): (vlog-2275) Existing module 'wptr_handler' at line 1 will be overwritten.
# -- Compiling module rptr_handler
# ** Warning: ** while parsing file included at dut/top.v(3)
# ** at dut/rptr_handler.v(1): (vlog-2275) Existing module 'rptr_handler' at line 1 will be overwritten.
# -- Compiling module fifo_mem
# ** Warning: ** while parsing file included at dut/top.v(4)
# ** at dut/fifo_mem.v(1): (vlog-2275) Existing module 'fifo_mem' at line 1 will be overwritten.
# -- Compiling module asynchronous_fifo
# 
# Top level modules:
# 	asynchronous_fifo
# End time: 08:12:56 on Aug 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 4
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 08:12:57 on Aug 17,2024
# vlog -reportprogress 300 -f tb.f "+cover" -covercells 
# -- Compiling module FIFO_sva
# -- Compiling package FIFO_pkg
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# ** Note: (vlog-2286) FIFO_uvm_pkg.sv(4): Using implicit +incdir+F:/questasim/questasim64_2021.1/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# -- Compiling interface inf
# -- Importing package FIFO_pkg
# -- Compiling module top_test_uvm
# 
# Top level modules:
# 	FIFO_sva
# 	top_test_uvm
# End time: 08:12:58 on Aug 17,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vopt 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 08:12:58 on Aug 17,2024
# vopt -reportprogress 300 top_test_uvm -o top_optimized "+acc" "+cover=bcefsx+asynchronous_fifo(rtl)" 
# 
# Top level modules:
# 	top_test_uvm
# 
# Analyzing design...
# -- Loading module top_test_uvm
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Importing package FIFO_pkg
# -- Loading package mtiUvm.questa_uvm_pkg
# -- Loading interface inf
# -- Loading module asynchronous_fifo
# -- Loading module synchronizer
# -- Loading module wptr_handler
# -- Loading module rptr_handler
# -- Loading module fifo_mem
# Optimizing 11 design-units (inlining 0/8 module instances):
# ** Error: (vopt-7) Failed to open  file "F:/ic_design/repos/asynch_FIFO_UVM/work/top_optimized/_deps" in read mode.
# File exists. (errno = EEXIST)
# ** Warning: (vopt-56) Problem with optimized design dependency file "F:/ic_design/repos/asynch_FIFO_UVM/work/top_optimized/_deps" - file open failed.
# No such file or directory. (errno = ENOENT)
# ** Fatal: (vopt-8) Problem while reading dependency file "_deps".
# No such file or directory. (errno = ENOENT)
# Vopt Compiler exiting
# End time: 08:12:59 on Aug 17,2024, Elapsed time: 0:00:01
# Errors: 2, Warnings: 1
# ** Error: F:/questasim/questasim64_2021.1/win64/vopt failed.
# Error in macro ./run.do line 5
# Return status = 232
#     (procedure "compile" line 1)
#     invoked from within
# "compile NoFilter vopt top_test_uvm -o top_optimized +acc +cover=bcefsx+asynchronous_fifo(rtl)"
#     ("eval" body line 1)
#     invoked from within
# "eval compile NoFilter vopt $args"
#     (procedure "vopt" line 1)
#     invoked from within
# "vopt top_test_uvm -o top_optimized +acc +cover=bcefsx+asynchronous_fifo(rtl)"
QUIT -SIM
# invalid command name "QUIT"
quit -sim
# End time: 08:13:19 on Aug 17,2024, Elapsed time: 0:01:23
# Errors: 1, Warnings: 0
do run.do
# Error 31: Unable to unlink file "F:/ic_design/repos/asynch_FIFO_UVM/work/_lib.qdb".
# Error 133: Unable to remove directory "F:/ic_design/repos/asynch_FIFO_UVM/work".
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 08:13:23 on Aug 17,2024
# vlog -reportprogress 300 -f dut.f "+cover" -covercells 
# -- Compiling module fifo_mem
# -- Compiling module rptr_handler
# -- Compiling module wptr_handler
# -- Compiling module synchronizer
# -- Compiling module synchronizer
# ** Warning: ** while parsing file included at dut/top.v(1)
# ** at dut/synchronizer.v(1): (vlog-2275) Existing module 'synchronizer' at line 1 will be overwritten.
# -- Compiling module wptr_handler
# ** Warning: ** while parsing file included at dut/top.v(2)
# ** at dut/wptr_handler.v(1): (vlog-2275) Existing module 'wptr_handler' at line 1 will be overwritten.
# -- Compiling module rptr_handler
# ** Warning: ** while parsing file included at dut/top.v(3)
# ** at dut/rptr_handler.v(1): (vlog-2275) Existing module 'rptr_handler' at line 1 will be overwritten.
# -- Compiling module fifo_mem
# ** Warning: ** while parsing file included at dut/top.v(4)
# ** at dut/fifo_mem.v(1): (vlog-2275) Existing module 'fifo_mem' at line 1 will be overwritten.
# -- Compiling module asynchronous_fifo
# 
# Top level modules:
# 	asynchronous_fifo
# End time: 08:13:23 on Aug 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 4
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 08:13:23 on Aug 17,2024
# vlog -reportprogress 300 -f tb.f "+cover" -covercells 
# -- Compiling module FIFO_sva
# -- Compiling package FIFO_pkg
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# ** Note: (vlog-2286) FIFO_uvm_pkg.sv(4): Using implicit +incdir+F:/questasim/questasim64_2021.1/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# -- Compiling interface inf
# -- Importing package FIFO_pkg
# -- Compiling module top_test_uvm
# 
# Top level modules:
# 	FIFO_sva
# 	top_test_uvm
# End time: 08:13:23 on Aug 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vopt 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 08:13:24 on Aug 17,2024
# vopt -reportprogress 300 top_test_uvm -o top_optimized "+acc" "+cover=bcefsx+asynchronous_fifo(rtl)" 
# 
# Top level modules:
# 	top_test_uvm
# 
# Analyzing design...
# -- Loading module top_test_uvm
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Importing package FIFO_pkg
# -- Loading package mtiUvm.questa_uvm_pkg
# -- Loading interface inf
# -- Loading module asynchronous_fifo
# -- Loading module synchronizer
# -- Loading module wptr_handler
# -- Loading module rptr_handler
# -- Loading module fifo_mem
# Optimizing 11 design-units (inlining 0/8 module instances):
# -- Optimizing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)(fast)
# -- Optimizing package mtiUvm.questa_uvm_pkg(fast)
# -- Optimizing package FIFO_pkg(fast)
# -- Optimizing interface inf(fast__2)
# -- Optimizing module wptr_handler(fast)
# -- Optimizing module asynchronous_fifo(fast)
# -- Optimizing module rptr_handler(fast)
# -- Optimizing module fifo_mem(fast)
# -- Optimizing module top_test_uvm(fast)
# -- Optimizing module synchronizer(fast)
# -- Optimizing interface inf(fast)
# Optimized design name is top_optimized
# End time: 08:13:27 on Aug 17,2024, Elapsed time: 0:00:03
# Errors: 0, Warnings: 0
# vsim top_optimized -coverage "+UVM_TESTNAME=write_once_test" 
# Start time: 08:13:28 on Aug 17,2024
# Loading sv_std.std
# Loading work.inf(fast)
# Loading mtiUvm.uvm_pkg(fast)
# Loading work.FIFO_pkg(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading work.top_test_uvm(fast)
# Loading work.inf(fast__2)
# Loading work.asynchronous_fifo(fast)
# Loading work.synchronizer(fast)
# Loading work.wptr_handler(fast)
# Loading work.rptr_handler(fast)
# Loading work.fifo_mem(fast)
# Loading F:/questasim/questasim64_2021.1/uvm-1.1d\win64\uvm_dpi.dll
# 1
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(277) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(278) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test write_once_test...
# base_test build phase
# my_test build phase
# env build phase
# my_agent build phase
# my_driver build phase
# my_monitor build phase
# my_monitor build phase
# sequencer build phase
# coverage build_phase
# my_scoreboard build phase
# my_compartor build phase
# my_predictor build phase
# my_driver connect phase
# my_monitor connect phase
# my_monitor connect phase
# sequencer connect phase
# my_agent connect phase
# my_compartor connect phase
# my_scoreboard connect phase
# my_scoreboard connect phase
# envconnect phase
# my_test connect phase
# my_test connect phase
# my_monitor end_of_elaboration_phase
# my_monitor end_of_elaboration_phase
# my_monitor end_of_elaboration_phase
# UVM_INFO components/env.svh(58) @ 0: uvm_test_top.env_h [env_h] '{"uvm_test_top.env_h.agent_h.tlm_analysis_port_outputs":@uvm_port_component__5@14 }
# UVM_INFO components/env.svh(60) @ 0: uvm_test_top.env_h [env_h] '{"uvm_test_top.env_h.agent_h.tlm_analysis_port_inputs":@uvm_port_component__5@13 }
# UVM_INFO components/env.svh(62) @ 0: uvm_test_top.env_h [env_h] '{"uvm_test_top.env_h.agent_h.tlm_analysis_port_outputs":@uvm_port_component__5@14 }
# FINISHED GET_PROVIDED_TO
# UVM_INFO components/env.svh(65) @ 0: uvm_test_top.env_h [env_h] '{ }
# UVM_INFO components/env.svh(67) @ 0: uvm_test_top.env_h [env_h] '{"uvm_test_top.env_h.scoreboard_h.predictor_h.analysis_imp":@uvm_port_component__5@19 }
# UVM_INFO components/env.svh(69) @ 0: uvm_test_top.env_h [env_h] '{"uvm_test_top.env_h.scoreboard_h.comparator_h.analysis_actual_outputs":@uvm_port_component__5@31 }
# my_monitor end_of_elaboration_phase
# env run phase
# my_predictor run phase
# UVM_INFO components/comparator.svh(46) @ 0: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# coverage run_phase
# my_agent run phase
# sequencer run phase
# start of pre_body task
# start of pre_body task
# start of pre_body task
# start of body task
# start item has been invoked
# UVM_INFO components/predictor.svh(66) @ 0: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITTEN_DATA: rrst_n:0, wrst_n:0 ,w_en:0 ,r_en:0 , data_in:0
# UVM_INFO components/predictor.svh(70) @ 0: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA:  time:                    0  wrst_n:0  rrst_n:0  data_in: 0  w_en: 0  r_en: 0  data_out: 0  empty: 1  full: 0
# my_predictor run phase
# UVM_INFO components/comparator.svh(48) @ 0: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECIEVED:  time:                    0  wrst_n:0  rrst_n:0  data_in: 0  w_en: 0  r_en: 0  data_out: 0  empty: 1  full: 0
# UVM_INFO components/comparator.svh(51) @ 20: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] actual_SEQ_ITEM RECIEVED:  time:                   20  wrst_n:0  rrst_n:0  data_in: 0  w_en: 0  r_en: 0  data_out: x  empty: 1  full: 0
# UVM_ERROR components/comparator.svh(58) @ 20: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] FAIL
# UVM_INFO components/comparator.svh(46) @ 20: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# finish item has been invoked
# ABOUT TO ENTER WRITE_READ_FIFO 
# ENTERED WRITE_READ_FIFO 
# ABOUT TO ENTER WRITE_FIFO 
# ENTERED WRITE FIFO
# UVM_INFO components/predictor.svh(66) @ 20: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITTEN_DATA: rrst_n:1, wrst_n:1 ,w_en:1 ,r_en:0 , data_in:167
# WRITE_POINER = 1
# READ_POINER = 0
# UVM_INFO components/predictor.svh(70) @ 20: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA:  time:                   20  wrst_n:1  rrst_n:1  data_in: 167  w_en: 1  r_en: 0  data_out: 0  empty: 0  full: 0
# my_predictor run phase
# UVM_INFO components/comparator.svh(48) @ 20: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECIEVED:  time:                   20  wrst_n:1  rrst_n:1  data_in: 167  w_en: 1  r_en: 0  data_out: 0  empty: 0  full: 0
# UVM_INFO components/comparator.svh(51) @ 40: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] actual_SEQ_ITEM RECIEVED:  time:                   40  wrst_n:1  rrst_n:1  data_in: 167  w_en: 1  r_en: 0  data_out: 167  empty: 1  full: 0
# UVM_ERROR components/comparator.svh(58) @ 40: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] FAIL
# UVM_INFO components/comparator.svh(46) @ 40: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# my_test run phase
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1267) @ 40: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :   21
# UVM_WARNING :    0
# UVM_ERROR :    2
# UVM_FATAL :    0
# ** Report counts by id
# [COMPARATOR]     7
# [PREDICTOR]     4
# [Questa UVM]     2
# [RNTST]     1
# [SCOREBOARD]     2
# [TEST_DONE]     1
# [env_h]     6
# ** Note: $finish    : F:/questasim/questasim64_2021.1/win64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 40 ns  Iteration: 61  Instance: /top_test_uvm
# 1
# Break in Task uvm_pkg/uvm_root::run_test at F:/questasim/questasim64_2021.1/win64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh line 430
do run.do
# Error 31: Unable to unlink file "F:/ic_design/repos/asynch_FIFO_UVM/work/top_optimized/_lib.qdb".
# Error 31: Unable to unlink file "F:/ic_design/repos/asynch_FIFO_UVM/work/top_optimized/_lib3_0.qdb".
# Error 31: Unable to unlink file "F:/ic_design/repos/asynch_FIFO_UVM/work/top_optimized/_lib3_0.qpg".
# Error 31: Unable to unlink file "F:/ic_design/repos/asynch_FIFO_UVM/work/top_optimized/_lib3_0.qtl".
# Error 133: Unable to remove directory "F:/ic_design/repos/asynch_FIFO_UVM/work/top_optimized".
# Error 133: Unable to remove directory "F:/ic_design/repos/asynch_FIFO_UVM/work".
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 11:48:11 on Aug 17,2024
# vlog -reportprogress 300 -f dut.f "+cover" -covercells 
# -- Compiling module fifo_mem
# -- Compiling module rptr_handler
# -- Compiling module wptr_handler
# -- Compiling module synchronizer
# -- Compiling module synchronizer
# ** Warning: ** while parsing file included at dut/top.v(1)
# ** at dut/synchronizer.v(1): (vlog-2275) Existing module 'synchronizer' at line 1 will be overwritten.
# -- Compiling module wptr_handler
# ** Warning: ** while parsing file included at dut/top.v(2)
# ** at dut/wptr_handler.v(1): (vlog-2275) Existing module 'wptr_handler' at line 1 will be overwritten.
# -- Compiling module rptr_handler
# ** Warning: ** while parsing file included at dut/top.v(3)
# ** at dut/rptr_handler.v(1): (vlog-2275) Existing module 'rptr_handler' at line 1 will be overwritten.
# -- Compiling module fifo_mem
# ** Warning: ** while parsing file included at dut/top.v(4)
# ** at dut/fifo_mem.v(1): (vlog-2275) Existing module 'fifo_mem' at line 1 will be overwritten.
# -- Compiling module asynchronous_fifo
# 
# Top level modules:
# 	asynchronous_fifo
# End time: 11:48:11 on Aug 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 4
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 11:48:11 on Aug 17,2024
# vlog -reportprogress 300 -f tb.f "+cover" -covercells 
# -- Compiling module FIFO_sva
# -- Compiling package FIFO_pkg
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# ** Note: (vlog-2286) FIFO_uvm_pkg.sv(4): Using implicit +incdir+F:/questasim/questasim64_2021.1/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# -- Compiling interface inf
# -- Importing package FIFO_pkg
# -- Compiling module top_test_uvm
# 
# Top level modules:
# 	FIFO_sva
# 	top_test_uvm
# End time: 11:48:12 on Aug 17,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vopt 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 11:48:15 on Aug 17,2024
# vopt -reportprogress 300 top_test_uvm -o top_optimized "+acc" "+cover=bcefsx+asynchronous_fifo(rtl)" 
# ** Warning: (vopt-31) Unable to unlink file "F:/ic_design/repos/asynch_FIFO_UVM/work/top_optimized/_lib.qdb".
# ** Warning: (vopt-31) Unable to unlink file "F:/ic_design/repos/asynch_FIFO_UVM/work/top_optimized/_lib3_0.qdb".
# The process cannot access the file because it is being used by another process. (GetLastError() = 32)
# ** Warning: (vopt-31) Unable to unlink file "F:/ic_design/repos/asynch_FIFO_UVM/work/top_optimized/_lib3_0.qpg".
# The process cannot access the file because it is being used by another process. (GetLastError() = 32)
# ** Warning: (vopt-31) Unable to unlink file "F:/ic_design/repos/asynch_FIFO_UVM/work/top_optimized/_lib3_0.qtl".
# The process cannot access the file because it is being used by another process. (GetLastError() = 32)
# ** Warning: (vopt-133) Unable to remove directory "F:/ic_design/repos/asynch_FIFO_UVM/work/top_optimized".
# 
# Top level modules:
# 	top_test_uvm
# 
# Analyzing design...
# -- Loading module top_test_uvm
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Importing package FIFO_pkg
# -- Loading package mtiUvm.questa_uvm_pkg
# -- Loading interface inf
# -- Loading module asynchronous_fifo
# -- Loading module synchronizer
# -- Loading module wptr_handler
# -- Loading module rptr_handler
# -- Loading module fifo_mem
# init_auxdbinfo(): INTERNAL ERROR: Cannot open page file "F:/ic_design/repos/asynch_FIFO_UVM/work/top_optimized/_lib1_0.qpg" in read mode
# Optimizing 11 design-units (inlining 0/8 module instances):
# -- Optimizing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)(fast)
# -- Optimizing package mtiUvm.questa_uvm_pkg(fast)
# -- Optimizing package FIFO_pkg(fast)
# -- Optimizing interface inf(fast__2)
# -- Optimizing module wptr_handler(fast)
# -- Optimizing module asynchronous_fifo(fast)
# -- Optimizing module rptr_handler(fast)
# -- Optimizing module fifo_mem(fast)
# -- Optimizing module top_test_uvm(fast)
# -- Optimizing module synchronizer(fast)
# -- Optimizing interface inf(fast)
# Optimized design name is top_optimized
# End time: 11:48:18 on Aug 17,2024, Elapsed time: 0:00:03
# Errors: 0, Warnings: 5
# End time: 11:48:28 on Aug 17,2024, Elapsed time: 3:35:00
# Errors: 0, Warnings: 0
# vsim top_optimized -coverage "+UVM_TESTNAME=write_once_test" 
# Start time: 11:48:30 on Aug 17,2024
# Loading sv_std.std
# Loading work.inf(fast)
# Loading mtiUvm.uvm_pkg(fast)
# Loading work.FIFO_pkg(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading work.top_test_uvm(fast)
# Loading work.inf(fast__2)
# Loading work.asynchronous_fifo(fast)
# Loading work.synchronizer(fast)
# Loading work.wptr_handler(fast)
# Loading work.rptr_handler(fast)
# Loading work.fifo_mem(fast)
# Loading F:/questasim/questasim64_2021.1/uvm-1.1d\win64\uvm_dpi.dll
# 1
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(277) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(278) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test write_once_test...
# base_test build phase
# my_test build phase
# env build phase
# my_agent build phase
# my_driver build phase
# my_monitor build phase
# my_monitor build phase
# sequencer build phase
# coverage build_phase
# my_scoreboard build phase
# my_compartor build phase
# my_predictor build phase
# my_driver connect phase
# my_monitor connect phase
# my_monitor connect phase
# sequencer connect phase
# my_agent connect phase
# my_compartor connect phase
# my_scoreboard connect phase
# my_scoreboard connect phase
# envconnect phase
# my_test connect phase
# my_test connect phase
# my_monitor end_of_elaboration_phase
# my_monitor end_of_elaboration_phase
# my_monitor end_of_elaboration_phase
# UVM_INFO components/env.svh(58) @ 0: uvm_test_top.env_h [env_h] '{"uvm_test_top.env_h.agent_h.tlm_analysis_port_outputs":@uvm_port_component__5@14 }
# UVM_INFO components/env.svh(60) @ 0: uvm_test_top.env_h [env_h] '{"uvm_test_top.env_h.agent_h.tlm_analysis_port_inputs":@uvm_port_component__5@13 }
# UVM_INFO components/env.svh(62) @ 0: uvm_test_top.env_h [env_h] '{"uvm_test_top.env_h.agent_h.tlm_analysis_port_outputs":@uvm_port_component__5@14 }
# FINISHED GET_PROVIDED_TO
# UVM_INFO components/env.svh(65) @ 0: uvm_test_top.env_h [env_h] '{ }
# UVM_INFO components/env.svh(67) @ 0: uvm_test_top.env_h [env_h] '{"uvm_test_top.env_h.scoreboard_h.predictor_h.analysis_imp":@uvm_port_component__5@19 }
# UVM_INFO components/env.svh(69) @ 0: uvm_test_top.env_h [env_h] '{"uvm_test_top.env_h.scoreboard_h.comparator_h.analysis_actual_outputs":@uvm_port_component__5@31 }
# my_monitor end_of_elaboration_phase
# env run phase
# my_predictor run phase
# UVM_INFO components/comparator.svh(46) @ 0: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# coverage run_phase
# my_agent run phase
# sequencer run phase
# start of pre_body task
# start of pre_body task
# start of pre_body task
# start of body task
# start item has been invoked
# UVM_INFO components/predictor.svh(66) @ 0: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITTEN_DATA: rrst_n:0, wrst_n:0 ,w_en:0 ,r_en:0 , data_in:0
# UVM_INFO components/predictor.svh(70) @ 0: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA:  time:                    0  wrst_n:0  rrst_n:0  data_in: 0  w_en: 0  r_en: 0  data_out: 0  empty: 1  full: 0
# my_predictor run phase
# UVM_INFO components/comparator.svh(48) @ 0: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECIEVED:  time:                    0  wrst_n:0  rrst_n:0  data_in: 0  w_en: 0  r_en: 0  data_out: 0  empty: 1  full: 0
# UVM_INFO components/comparator.svh(51) @ 20: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] actual_SEQ_ITEM RECIEVED:  time:                   20  wrst_n:0  rrst_n:0  data_in: 0  w_en: 0  r_en: 0  data_out: x  empty: 1  full: 0
# UVM_ERROR components/comparator.svh(58) @ 20: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] FAIL
# UVM_INFO components/comparator.svh(46) @ 20: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# finish item has been invoked
# ABOUT TO ENTER WRITE_READ_FIFO 
# ENTERED WRITE_READ_FIFO 
# ABOUT TO ENTER WRITE_FIFO 
# ENTERED WRITE FIFO
# UVM_INFO components/predictor.svh(66) @ 20: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITTEN_DATA: rrst_n:1, wrst_n:1 ,w_en:1 ,r_en:0 , data_in:167
# WRITE_POINER = 1
# READ_POINER = 0
# UVM_INFO components/predictor.svh(70) @ 20: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA:  time:                   20  wrst_n:1  rrst_n:1  data_in: 167  w_en: 1  r_en: 0  data_out: 0  empty: 0  full: 0
# my_predictor run phase
# UVM_INFO components/comparator.svh(48) @ 20: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECIEVED:  time:                   20  wrst_n:1  rrst_n:1  data_in: 167  w_en: 1  r_en: 0  data_out: 0  empty: 0  full: 0
# ** Error: Assertion error.
#    Time: 20 ns Started: 20 ns  Scope: top_test_uvm.f_if File: interface/FIFO_interface.sv Line: 138
# UVM_INFO components/comparator.svh(51) @ 40: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] actual_SEQ_ITEM RECIEVED:  time:                   40  wrst_n:1  rrst_n:1  data_in: 167  w_en: 1  r_en: 0  data_out: 167  empty: 1  full: 0
# UVM_ERROR components/comparator.svh(58) @ 40: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] FAIL
# UVM_INFO components/comparator.svh(46) @ 40: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# my_test run phase
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1267) @ 40: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :   21
# UVM_WARNING :    0
# UVM_ERROR :    2
# UVM_FATAL :    0
# ** Report counts by id
# [COMPARATOR]     7
# [PREDICTOR]     4
# [Questa UVM]     2
# [RNTST]     1
# [SCOREBOARD]     2
# [TEST_DONE]     1
# [env_h]     6
# ** Note: $finish    : F:/questasim/questasim64_2021.1/win64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 40 ns  Iteration: 61  Instance: /top_test_uvm
# 1
# Break in Task uvm_pkg/uvm_root::run_test at F:/questasim/questasim64_2021.1/win64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh line 430
do run.do
# Error 31: Unable to unlink file "F:/ic_design/repos/asynch_FIFO_UVM/work/top_optimized/_lib.qdb".
# Error 31: Unable to unlink file "F:/ic_design/repos/asynch_FIFO_UVM/work/top_optimized/_lib3_0.qdb".
# Error 31: Unable to unlink file "F:/ic_design/repos/asynch_FIFO_UVM/work/top_optimized/_lib3_0.qpg".
# Error 31: Unable to unlink file "F:/ic_design/repos/asynch_FIFO_UVM/work/top_optimized/_lib3_0.qtl".
# Error 133: Unable to remove directory "F:/ic_design/repos/asynch_FIFO_UVM/work/top_optimized".
# Error 133: Unable to remove directory "F:/ic_design/repos/asynch_FIFO_UVM/work".
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 12:10:26 on Aug 17,2024
# vlog -reportprogress 300 -f dut.f "+cover" -covercells 
# -- Compiling module fifo_mem
# -- Compiling module rptr_handler
# -- Compiling module wptr_handler
# -- Compiling module synchronizer
# -- Compiling module synchronizer
# ** Warning: ** while parsing file included at dut/top.v(1)
# ** at dut/synchronizer.v(1): (vlog-2275) Existing module 'synchronizer' at line 1 will be overwritten.
# -- Compiling module wptr_handler
# ** Warning: ** while parsing file included at dut/top.v(2)
# ** at dut/wptr_handler.v(1): (vlog-2275) Existing module 'wptr_handler' at line 1 will be overwritten.
# -- Compiling module rptr_handler
# ** Warning: ** while parsing file included at dut/top.v(3)
# ** at dut/rptr_handler.v(1): (vlog-2275) Existing module 'rptr_handler' at line 1 will be overwritten.
# -- Compiling module fifo_mem
# ** Warning: ** while parsing file included at dut/top.v(4)
# ** at dut/fifo_mem.v(1): (vlog-2275) Existing module 'fifo_mem' at line 1 will be overwritten.
# -- Compiling module asynchronous_fifo
# 
# Top level modules:
# 	asynchronous_fifo
# End time: 12:10:26 on Aug 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 4
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 12:10:26 on Aug 17,2024
# vlog -reportprogress 300 -f tb.f "+cover" -covercells 
# -- Compiling module FIFO_sva
# -- Compiling package FIFO_pkg
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# ** Note: (vlog-2286) FIFO_uvm_pkg.sv(4): Using implicit +incdir+F:/questasim/questasim64_2021.1/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# -- Compiling interface inf
# -- Importing package FIFO_pkg
# ** Error: (vlog-13069) interface/FIFO_interface.sv(153): near "assert": syntax error, unexpected "SystemVerilog keyword 'assert' ".
# ** Error: (vlog-13069) interface/FIFO_interface.sv(158): near "assert": syntax error, unexpected "SystemVerilog keyword 'assert' ".
# -- Compiling module top_test_uvm
# End time: 12:10:27 on Aug 17,2024, Elapsed time: 0:00:01
# Errors: 2, Warnings: 0
# ** Error: F:/questasim/questasim64_2021.1/win64/vlog failed.
# Error in macro ./run.do line 4
# F:/questasim/questasim64_2021.1/win64/vlog failed.
#     while executing
# "vlog -f tb.f +cover -covercells"
do run.do
# Error 31: Unable to unlink file "F:/ic_design/repos/asynch_FIFO_UVM/work/top_optimized/_lib.qdb".
# Error 31: Unable to unlink file "F:/ic_design/repos/asynch_FIFO_UVM/work/top_optimized/_lib3_0.qdb".
# Error 31: Unable to unlink file "F:/ic_design/repos/asynch_FIFO_UVM/work/top_optimized/_lib3_0.qpg".
# Error 31: Unable to unlink file "F:/ic_design/repos/asynch_FIFO_UVM/work/top_optimized/_lib3_0.qtl".
# Error 133: Unable to remove directory "F:/ic_design/repos/asynch_FIFO_UVM/work/top_optimized".
# Error 133: Unable to remove directory "F:/ic_design/repos/asynch_FIFO_UVM/work".
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 12:27:28 on Aug 17,2024
# vlog -reportprogress 300 -f dut.f "+cover" -covercells 
# -- Compiling module fifo_mem
# -- Compiling module rptr_handler
# -- Compiling module wptr_handler
# -- Compiling module synchronizer
# -- Compiling module synchronizer
# ** Warning: ** while parsing file included at dut/top.v(1)
# ** at dut/synchronizer.v(1): (vlog-2275) Existing module 'synchronizer' at line 1 will be overwritten.
# -- Compiling module wptr_handler
# ** Warning: ** while parsing file included at dut/top.v(2)
# ** at dut/wptr_handler.v(1): (vlog-2275) Existing module 'wptr_handler' at line 1 will be overwritten.
# -- Compiling module rptr_handler
# ** Warning: ** while parsing file included at dut/top.v(3)
# ** at dut/rptr_handler.v(1): (vlog-2275) Existing module 'rptr_handler' at line 1 will be overwritten.
# -- Compiling module fifo_mem
# ** Warning: ** while parsing file included at dut/top.v(4)
# ** at dut/fifo_mem.v(1): (vlog-2275) Existing module 'fifo_mem' at line 1 will be overwritten.
# -- Compiling module asynchronous_fifo
# 
# Top level modules:
# 	asynchronous_fifo
# End time: 12:27:29 on Aug 17,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 4
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 12:27:29 on Aug 17,2024
# vlog -reportprogress 300 -f tb.f "+cover" -covercells 
# -- Compiling module FIFO_sva
# -- Compiling package FIFO_pkg
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# ** Note: (vlog-2286) FIFO_uvm_pkg.sv(4): Using implicit +incdir+F:/questasim/questasim64_2021.1/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# -- Compiling interface inf
# -- Importing package FIFO_pkg
# ** Error: (vlog-13069) interface/FIFO_interface.sv(130): near "|->": syntax error, unexpected |-> , expecting ')'.
# -- Compiling module top_test_uvm
# End time: 12:27:29 on Aug 17,2024, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: F:/questasim/questasim64_2021.1/win64/vlog failed.
# Error in macro ./run.do line 4
# F:/questasim/questasim64_2021.1/win64/vlog failed.
#     while executing
# "vlog -f tb.f +cover -covercells"
do run.do
# Error 31: Unable to unlink file "F:/ic_design/repos/asynch_FIFO_UVM/work/top_optimized/_lib.qdb".
# Error 31: Unable to unlink file "F:/ic_design/repos/asynch_FIFO_UVM/work/top_optimized/_lib3_0.qdb".
# Error 31: Unable to unlink file "F:/ic_design/repos/asynch_FIFO_UVM/work/top_optimized/_lib3_0.qpg".
# Error 31: Unable to unlink file "F:/ic_design/repos/asynch_FIFO_UVM/work/top_optimized/_lib3_0.qtl".
# Error 133: Unable to remove directory "F:/ic_design/repos/asynch_FIFO_UVM/work/top_optimized".
# Error 133: Unable to remove directory "F:/ic_design/repos/asynch_FIFO_UVM/work".
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 13:23:36 on Aug 17,2024
# vlog -reportprogress 300 -f dut.f "+cover" -covercells 
# -- Compiling module fifo_mem
# -- Compiling module rptr_handler
# -- Compiling module wptr_handler
# -- Compiling module synchronizer
# -- Compiling module synchronizer
# ** Warning: ** while parsing file included at dut/top.v(1)
# ** at dut/synchronizer.v(1): (vlog-2275) Existing module 'synchronizer' at line 1 will be overwritten.
# -- Compiling module wptr_handler
# ** Warning: ** while parsing file included at dut/top.v(2)
# ** at dut/wptr_handler.v(1): (vlog-2275) Existing module 'wptr_handler' at line 1 will be overwritten.
# -- Compiling module rptr_handler
# ** Warning: ** while parsing file included at dut/top.v(3)
# ** at dut/rptr_handler.v(1): (vlog-2275) Existing module 'rptr_handler' at line 1 will be overwritten.
# -- Compiling module fifo_mem
# ** Warning: ** while parsing file included at dut/top.v(4)
# ** at dut/fifo_mem.v(1): (vlog-2275) Existing module 'fifo_mem' at line 1 will be overwritten.
# -- Compiling module asynchronous_fifo
# 
# Top level modules:
# 	asynchronous_fifo
# End time: 13:23:36 on Aug 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 4
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 13:23:36 on Aug 17,2024
# vlog -reportprogress 300 -f tb.f "+cover" -covercells 
# -- Compiling module FIFO_sva
# -- Compiling package FIFO_pkg
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# ** Note: (vlog-2286) FIFO_uvm_pkg.sv(4): Using implicit +incdir+F:/questasim/questasim64_2021.1/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# -- Compiling interface inf
# -- Importing package FIFO_pkg
# ** Error: (vlog-13069) interface/FIFO_interface.sv(130): near "begin": syntax error, unexpected begin.
# -- Compiling module top_test_uvm
# End time: 13:23:36 on Aug 17,2024, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: F:/questasim/questasim64_2021.1/win64/vlog failed.
# Error in macro ./run.do line 4
# F:/questasim/questasim64_2021.1/win64/vlog failed.
#     while executing
# "vlog -f tb.f +cover -covercells"
do run.do
# Error 31: Unable to unlink file "F:/ic_design/repos/asynch_FIFO_UVM/work/top_optimized/_lib.qdb".
# Error 31: Unable to unlink file "F:/ic_design/repos/asynch_FIFO_UVM/work/top_optimized/_lib3_0.qdb".
# Error 31: Unable to unlink file "F:/ic_design/repos/asynch_FIFO_UVM/work/top_optimized/_lib3_0.qpg".
# Error 31: Unable to unlink file "F:/ic_design/repos/asynch_FIFO_UVM/work/top_optimized/_lib3_0.qtl".
# Error 133: Unable to remove directory "F:/ic_design/repos/asynch_FIFO_UVM/work/top_optimized".
# Error 133: Unable to remove directory "F:/ic_design/repos/asynch_FIFO_UVM/work".
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 13:23:59 on Aug 17,2024
# vlog -reportprogress 300 -f dut.f "+cover" -covercells 
# -- Compiling module fifo_mem
# -- Compiling module rptr_handler
# -- Compiling module wptr_handler
# -- Compiling module synchronizer
# -- Compiling module synchronizer
# ** Warning: ** while parsing file included at dut/top.v(1)
# ** at dut/synchronizer.v(1): (vlog-2275) Existing module 'synchronizer' at line 1 will be overwritten.
# -- Compiling module wptr_handler
# ** Warning: ** while parsing file included at dut/top.v(2)
# ** at dut/wptr_handler.v(1): (vlog-2275) Existing module 'wptr_handler' at line 1 will be overwritten.
# -- Compiling module rptr_handler
# ** Warning: ** while parsing file included at dut/top.v(3)
# ** at dut/rptr_handler.v(1): (vlog-2275) Existing module 'rptr_handler' at line 1 will be overwritten.
# -- Compiling module fifo_mem
# ** Warning: ** while parsing file included at dut/top.v(4)
# ** at dut/fifo_mem.v(1): (vlog-2275) Existing module 'fifo_mem' at line 1 will be overwritten.
# -- Compiling module asynchronous_fifo
# 
# Top level modules:
# 	asynchronous_fifo
# End time: 13:23:59 on Aug 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 4
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 13:23:59 on Aug 17,2024
# vlog -reportprogress 300 -f tb.f "+cover" -covercells 
# -- Compiling module FIFO_sva
# -- Compiling package FIFO_pkg
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# ** Note: (vlog-2286) FIFO_uvm_pkg.sv(4): Using implicit +incdir+F:/questasim/questasim64_2021.1/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# -- Compiling interface inf
# -- Importing package FIFO_pkg
# ** Error: (vlog-13069) interface/FIFO_interface.sv(132): near "endproperty": syntax error, unexpected "SystemVerilog keyword 'endproperty'".
# -- Compiling module top_test_uvm
# End time: 13:24:00 on Aug 17,2024, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
# ** Error: F:/questasim/questasim64_2021.1/win64/vlog failed.
# Error in macro ./run.do line 4
# F:/questasim/questasim64_2021.1/win64/vlog failed.
#     while executing
# "vlog -f tb.f +cover -covercells"
do run.do
# Error 31: Unable to unlink file "F:/ic_design/repos/asynch_FIFO_UVM/work/top_optimized/_lib.qdb".
# Error 31: Unable to unlink file "F:/ic_design/repos/asynch_FIFO_UVM/work/top_optimized/_lib3_0.qdb".
# Error 31: Unable to unlink file "F:/ic_design/repos/asynch_FIFO_UVM/work/top_optimized/_lib3_0.qpg".
# Error 31: Unable to unlink file "F:/ic_design/repos/asynch_FIFO_UVM/work/top_optimized/_lib3_0.qtl".
# Error 133: Unable to remove directory "F:/ic_design/repos/asynch_FIFO_UVM/work/top_optimized".
# Error 133: Unable to remove directory "F:/ic_design/repos/asynch_FIFO_UVM/work".
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 13:24:29 on Aug 17,2024
# vlog -reportprogress 300 -f dut.f "+cover" -covercells 
# -- Compiling module fifo_mem
# -- Compiling module rptr_handler
# -- Compiling module wptr_handler
# -- Compiling module synchronizer
# -- Compiling module synchronizer
# ** Warning: ** while parsing file included at dut/top.v(1)
# ** at dut/synchronizer.v(1): (vlog-2275) Existing module 'synchronizer' at line 1 will be overwritten.
# -- Compiling module wptr_handler
# ** Warning: ** while parsing file included at dut/top.v(2)
# ** at dut/wptr_handler.v(1): (vlog-2275) Existing module 'wptr_handler' at line 1 will be overwritten.
# -- Compiling module rptr_handler
# ** Warning: ** while parsing file included at dut/top.v(3)
# ** at dut/rptr_handler.v(1): (vlog-2275) Existing module 'rptr_handler' at line 1 will be overwritten.
# -- Compiling module fifo_mem
# ** Warning: ** while parsing file included at dut/top.v(4)
# ** at dut/fifo_mem.v(1): (vlog-2275) Existing module 'fifo_mem' at line 1 will be overwritten.
# -- Compiling module asynchronous_fifo
# 
# Top level modules:
# 	asynchronous_fifo
# End time: 13:24:29 on Aug 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 4
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 13:24:30 on Aug 17,2024
# vlog -reportprogress 300 -f tb.f "+cover" -covercells 
# -- Compiling module FIFO_sva
# -- Compiling package FIFO_pkg
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# ** Note: (vlog-2286) FIFO_uvm_pkg.sv(4): Using implicit +incdir+F:/questasim/questasim64_2021.1/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# -- Compiling interface inf
# -- Importing package FIFO_pkg
# ** Error: (vlog-13069) interface/FIFO_interface.sv(138): near "begin": syntax error, unexpected begin.
# -- Compiling module top_test_uvm
# End time: 13:24:30 on Aug 17,2024, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: F:/questasim/questasim64_2021.1/win64/vlog failed.
# Error in macro ./run.do line 4
# F:/questasim/questasim64_2021.1/win64/vlog failed.
#     while executing
# "vlog -f tb.f +cover -covercells"
do run.do
# Error 31: Unable to unlink file "F:/ic_design/repos/asynch_FIFO_UVM/work/top_optimized/_lib.qdb".
# Error 31: Unable to unlink file "F:/ic_design/repos/asynch_FIFO_UVM/work/top_optimized/_lib3_0.qdb".
# Error 31: Unable to unlink file "F:/ic_design/repos/asynch_FIFO_UVM/work/top_optimized/_lib3_0.qpg".
# Error 31: Unable to unlink file "F:/ic_design/repos/asynch_FIFO_UVM/work/top_optimized/_lib3_0.qtl".
# Error 133: Unable to remove directory "F:/ic_design/repos/asynch_FIFO_UVM/work/top_optimized".
# Error 133: Unable to remove directory "F:/ic_design/repos/asynch_FIFO_UVM/work".
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 13:24:42 on Aug 17,2024
# vlog -reportprogress 300 -f dut.f "+cover" -covercells 
# -- Compiling module fifo_mem
# -- Compiling module rptr_handler
# -- Compiling module wptr_handler
# -- Compiling module synchronizer
# -- Compiling module synchronizer
# ** Warning: ** while parsing file included at dut/top.v(1)
# ** at dut/synchronizer.v(1): (vlog-2275) Existing module 'synchronizer' at line 1 will be overwritten.
# -- Compiling module wptr_handler
# ** Warning: ** while parsing file included at dut/top.v(2)
# ** at dut/wptr_handler.v(1): (vlog-2275) Existing module 'wptr_handler' at line 1 will be overwritten.
# -- Compiling module rptr_handler
# ** Warning: ** while parsing file included at dut/top.v(3)
# ** at dut/rptr_handler.v(1): (vlog-2275) Existing module 'rptr_handler' at line 1 will be overwritten.
# -- Compiling module fifo_mem
# ** Warning: ** while parsing file included at dut/top.v(4)
# ** at dut/fifo_mem.v(1): (vlog-2275) Existing module 'fifo_mem' at line 1 will be overwritten.
# -- Compiling module asynchronous_fifo
# 
# Top level modules:
# 	asynchronous_fifo
# End time: 13:24:42 on Aug 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 4
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 13:24:43 on Aug 17,2024
# vlog -reportprogress 300 -f tb.f "+cover" -covercells 
# -- Compiling module FIFO_sva
# -- Compiling package FIFO_pkg
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# ** Note: (vlog-2286) FIFO_uvm_pkg.sv(4): Using implicit +incdir+F:/questasim/questasim64_2021.1/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# -- Compiling interface inf
# -- Importing package FIFO_pkg
# ** Error: interface/FIFO_interface.sv(159): Illegal SVA expression in Verilog expression.
# ** Error: interface/FIFO_interface.sv(165): Illegal SVA expression in Verilog expression.
# -- Compiling module top_test_uvm
# End time: 13:24:43 on Aug 17,2024, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: F:/questasim/questasim64_2021.1/win64/vlog failed.
# Error in macro ./run.do line 4
# F:/questasim/questasim64_2021.1/win64/vlog failed.
#     while executing
# "vlog -f tb.f +cover -covercells"
do run.do
# Error 31: Unable to unlink file "F:/ic_design/repos/asynch_FIFO_UVM/work/top_optimized/_lib.qdb".
# Error 31: Unable to unlink file "F:/ic_design/repos/asynch_FIFO_UVM/work/top_optimized/_lib3_0.qdb".
# Error 31: Unable to unlink file "F:/ic_design/repos/asynch_FIFO_UVM/work/top_optimized/_lib3_0.qpg".
# Error 31: Unable to unlink file "F:/ic_design/repos/asynch_FIFO_UVM/work/top_optimized/_lib3_0.qtl".
# Error 133: Unable to remove directory "F:/ic_design/repos/asynch_FIFO_UVM/work/top_optimized".
# Error 133: Unable to remove directory "F:/ic_design/repos/asynch_FIFO_UVM/work".
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 13:33:50 on Aug 17,2024
# vlog -reportprogress 300 -f dut.f "+cover" -covercells 
# -- Compiling module fifo_mem
# -- Compiling module rptr_handler
# -- Compiling module wptr_handler
# -- Compiling module synchronizer
# -- Compiling module synchronizer
# ** Warning: ** while parsing file included at dut/top.v(1)
# ** at dut/synchronizer.v(1): (vlog-2275) Existing module 'synchronizer' at line 1 will be overwritten.
# -- Compiling module wptr_handler
# ** Warning: ** while parsing file included at dut/top.v(2)
# ** at dut/wptr_handler.v(1): (vlog-2275) Existing module 'wptr_handler' at line 1 will be overwritten.
# -- Compiling module rptr_handler
# ** Warning: ** while parsing file included at dut/top.v(3)
# ** at dut/rptr_handler.v(1): (vlog-2275) Existing module 'rptr_handler' at line 1 will be overwritten.
# -- Compiling module fifo_mem
# ** Warning: ** while parsing file included at dut/top.v(4)
# ** at dut/fifo_mem.v(1): (vlog-2275) Existing module 'fifo_mem' at line 1 will be overwritten.
# -- Compiling module asynchronous_fifo
# 
# Top level modules:
# 	asynchronous_fifo
# End time: 13:33:50 on Aug 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 4
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 13:33:51 on Aug 17,2024
# vlog -reportprogress 300 -f tb.f "+cover" -covercells 
# -- Compiling module FIFO_sva
# -- Compiling package FIFO_pkg
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# ** Note: (vlog-2286) FIFO_uvm_pkg.sv(4): Using implicit +incdir+F:/questasim/questasim64_2021.1/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# -- Compiling interface inf
# -- Importing package FIFO_pkg
# ** Error: (vlog-13069) interface/FIFO_interface.sv(131): near ",": syntax error, unexpected ',', expecting "SystemVerilog keyword 'endproperty'".
# -- Compiling module top_test_uvm
# End time: 13:33:51 on Aug 17,2024, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: F:/questasim/questasim64_2021.1/win64/vlog failed.
# Error in macro ./run.do line 4
# F:/questasim/questasim64_2021.1/win64/vlog failed.
#     while executing
# "vlog -f tb.f +cover -covercells"
do run.do
# Error 31: Unable to unlink file "F:/ic_design/repos/asynch_FIFO_UVM/work/top_optimized/_lib.qdb".
# Error 31: Unable to unlink file "F:/ic_design/repos/asynch_FIFO_UVM/work/top_optimized/_lib3_0.qdb".
# Error 31: Unable to unlink file "F:/ic_design/repos/asynch_FIFO_UVM/work/top_optimized/_lib3_0.qpg".
# Error 31: Unable to unlink file "F:/ic_design/repos/asynch_FIFO_UVM/work/top_optimized/_lib3_0.qtl".
# Error 133: Unable to remove directory "F:/ic_design/repos/asynch_FIFO_UVM/work/top_optimized".
# Error 133: Unable to remove directory "F:/ic_design/repos/asynch_FIFO_UVM/work".
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 13:34:59 on Aug 17,2024
# vlog -reportprogress 300 -f dut.f "+cover" -covercells 
# -- Compiling module fifo_mem
# -- Compiling module rptr_handler
# -- Compiling module wptr_handler
# -- Compiling module synchronizer
# -- Compiling module synchronizer
# ** Warning: ** while parsing file included at dut/top.v(1)
# ** at dut/synchronizer.v(1): (vlog-2275) Existing module 'synchronizer' at line 1 will be overwritten.
# -- Compiling module wptr_handler
# ** Warning: ** while parsing file included at dut/top.v(2)
# ** at dut/wptr_handler.v(1): (vlog-2275) Existing module 'wptr_handler' at line 1 will be overwritten.
# -- Compiling module rptr_handler
# ** Warning: ** while parsing file included at dut/top.v(3)
# ** at dut/rptr_handler.v(1): (vlog-2275) Existing module 'rptr_handler' at line 1 will be overwritten.
# -- Compiling module fifo_mem
# ** Warning: ** while parsing file included at dut/top.v(4)
# ** at dut/fifo_mem.v(1): (vlog-2275) Existing module 'fifo_mem' at line 1 will be overwritten.
# -- Compiling module asynchronous_fifo
# 
# Top level modules:
# 	asynchronous_fifo
# End time: 13:34:59 on Aug 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 4
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 13:34:59 on Aug 17,2024
# vlog -reportprogress 300 -f tb.f "+cover" -covercells 
# -- Compiling module FIFO_sva
# -- Compiling package FIFO_pkg
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# ** Note: (vlog-2286) FIFO_uvm_pkg.sv(4): Using implicit +incdir+F:/questasim/questasim64_2021.1/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# -- Compiling interface inf
# -- Importing package FIFO_pkg
# ** Error: (vlog-13069) interface/FIFO_interface.sv(131): near ",": syntax error, unexpected ','.
# -- Compiling module top_test_uvm
# End time: 13:34:59 on Aug 17,2024, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: F:/questasim/questasim64_2021.1/win64/vlog failed.
# Error in macro ./run.do line 4
# F:/questasim/questasim64_2021.1/win64/vlog failed.
#     while executing
# "vlog -f tb.f +cover -covercells"
do run.do
# Error 31: Unable to unlink file "F:/ic_design/repos/asynch_FIFO_UVM/work/top_optimized/_lib.qdb".
# Error 31: Unable to unlink file "F:/ic_design/repos/asynch_FIFO_UVM/work/top_optimized/_lib3_0.qdb".
# Error 31: Unable to unlink file "F:/ic_design/repos/asynch_FIFO_UVM/work/top_optimized/_lib3_0.qpg".
# Error 31: Unable to unlink file "F:/ic_design/repos/asynch_FIFO_UVM/work/top_optimized/_lib3_0.qtl".
# Error 133: Unable to remove directory "F:/ic_design/repos/asynch_FIFO_UVM/work/top_optimized".
# Error 133: Unable to remove directory "F:/ic_design/repos/asynch_FIFO_UVM/work".
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 13:37:46 on Aug 17,2024
# vlog -reportprogress 300 -f dut.f "+cover" -covercells 
# -- Compiling module fifo_mem
# -- Compiling module rptr_handler
# -- Compiling module wptr_handler
# -- Compiling module synchronizer
# -- Compiling module synchronizer
# ** Warning: ** while parsing file included at dut/top.v(1)
# ** at dut/synchronizer.v(1): (vlog-2275) Existing module 'synchronizer' at line 1 will be overwritten.
# -- Compiling module wptr_handler
# ** Warning: ** while parsing file included at dut/top.v(2)
# ** at dut/wptr_handler.v(1): (vlog-2275) Existing module 'wptr_handler' at line 1 will be overwritten.
# -- Compiling module rptr_handler
# ** Warning: ** while parsing file included at dut/top.v(3)
# ** at dut/rptr_handler.v(1): (vlog-2275) Existing module 'rptr_handler' at line 1 will be overwritten.
# -- Compiling module fifo_mem
# ** Warning: ** while parsing file included at dut/top.v(4)
# ** at dut/fifo_mem.v(1): (vlog-2275) Existing module 'fifo_mem' at line 1 will be overwritten.
# -- Compiling module asynchronous_fifo
# 
# Top level modules:
# 	asynchronous_fifo
# End time: 13:37:46 on Aug 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 4
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 13:37:46 on Aug 17,2024
# vlog -reportprogress 300 -f tb.f "+cover" -covercells 
# -- Compiling module FIFO_sva
# -- Compiling package FIFO_pkg
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# ** Note: (vlog-2286) FIFO_uvm_pkg.sv(4): Using implicit +incdir+F:/questasim/questasim64_2021.1/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# -- Compiling interface inf
# -- Importing package FIFO_pkg
# ** Error: (vlog-13069) interface/FIFO_interface.sv(131): near ",": syntax error, unexpected ','.
# -- Compiling module top_test_uvm
# End time: 13:37:47 on Aug 17,2024, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
# ** Error: F:/questasim/questasim64_2021.1/win64/vlog failed.
# Error in macro ./run.do line 4
# F:/questasim/questasim64_2021.1/win64/vlog failed.
#     while executing
# "vlog -f tb.f +cover -covercells"
do run.do
# Error 31: Unable to unlink file "F:/ic_design/repos/asynch_FIFO_UVM/work/top_optimized/_lib.qdb".
# Error 31: Unable to unlink file "F:/ic_design/repos/asynch_FIFO_UVM/work/top_optimized/_lib3_0.qdb".
# Error 31: Unable to unlink file "F:/ic_design/repos/asynch_FIFO_UVM/work/top_optimized/_lib3_0.qpg".
# Error 31: Unable to unlink file "F:/ic_design/repos/asynch_FIFO_UVM/work/top_optimized/_lib3_0.qtl".
# Error 133: Unable to remove directory "F:/ic_design/repos/asynch_FIFO_UVM/work/top_optimized".
# Error 133: Unable to remove directory "F:/ic_design/repos/asynch_FIFO_UVM/work".
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 13:39:41 on Aug 17,2024
# vlog -reportprogress 300 -f dut.f "+cover" -covercells 
# -- Compiling module fifo_mem
# -- Compiling module rptr_handler
# -- Compiling module wptr_handler
# -- Compiling module synchronizer
# -- Compiling module synchronizer
# ** Warning: ** while parsing file included at dut/top.v(1)
# ** at dut/synchronizer.v(1): (vlog-2275) Existing module 'synchronizer' at line 1 will be overwritten.
# -- Compiling module wptr_handler
# ** Warning: ** while parsing file included at dut/top.v(2)
# ** at dut/wptr_handler.v(1): (vlog-2275) Existing module 'wptr_handler' at line 1 will be overwritten.
# -- Compiling module rptr_handler
# ** Warning: ** while parsing file included at dut/top.v(3)
# ** at dut/rptr_handler.v(1): (vlog-2275) Existing module 'rptr_handler' at line 1 will be overwritten.
# -- Compiling module fifo_mem
# ** Warning: ** while parsing file included at dut/top.v(4)
# ** at dut/fifo_mem.v(1): (vlog-2275) Existing module 'fifo_mem' at line 1 will be overwritten.
# -- Compiling module asynchronous_fifo
# 
# Top level modules:
# 	asynchronous_fifo
# End time: 13:39:41 on Aug 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 4
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 13:39:41 on Aug 17,2024
# vlog -reportprogress 300 -f tb.f "+cover" -covercells 
# -- Compiling module FIFO_sva
# -- Compiling package FIFO_pkg
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# ** Note: (vlog-2286) FIFO_uvm_pkg.sv(4): Using implicit +incdir+F:/questasim/questasim64_2021.1/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# -- Compiling interface inf
# -- Importing package FIFO_pkg
# ** Error: (vlog-13069) interface/FIFO_interface.sv(130): near "begin": syntax error, unexpected begin.
# -- Compiling module top_test_uvm
# End time: 13:39:42 on Aug 17,2024, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
# ** Error: F:/questasim/questasim64_2021.1/win64/vlog failed.
# Error in macro ./run.do line 4
# F:/questasim/questasim64_2021.1/win64/vlog failed.
#     while executing
# "vlog -f tb.f +cover -covercells"
do run.do
# Error 31: Unable to unlink file "F:/ic_design/repos/asynch_FIFO_UVM/work/top_optimized/_lib.qdb".
# Error 31: Unable to unlink file "F:/ic_design/repos/asynch_FIFO_UVM/work/top_optimized/_lib3_0.qdb".
# Error 31: Unable to unlink file "F:/ic_design/repos/asynch_FIFO_UVM/work/top_optimized/_lib3_0.qpg".
# Error 31: Unable to unlink file "F:/ic_design/repos/asynch_FIFO_UVM/work/top_optimized/_lib3_0.qtl".
# Error 133: Unable to remove directory "F:/ic_design/repos/asynch_FIFO_UVM/work/top_optimized".
# Error 133: Unable to remove directory "F:/ic_design/repos/asynch_FIFO_UVM/work".
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 13:41:10 on Aug 17,2024
# vlog -reportprogress 300 -f dut.f "+cover" -covercells 
# -- Compiling module fifo_mem
# -- Compiling module rptr_handler
# -- Compiling module wptr_handler
# -- Compiling module synchronizer
# -- Compiling module synchronizer
# ** Warning: ** while parsing file included at dut/top.v(1)
# ** at dut/synchronizer.v(1): (vlog-2275) Existing module 'synchronizer' at line 1 will be overwritten.
# -- Compiling module wptr_handler
# ** Warning: ** while parsing file included at dut/top.v(2)
# ** at dut/wptr_handler.v(1): (vlog-2275) Existing module 'wptr_handler' at line 1 will be overwritten.
# -- Compiling module rptr_handler
# ** Warning: ** while parsing file included at dut/top.v(3)
# ** at dut/rptr_handler.v(1): (vlog-2275) Existing module 'rptr_handler' at line 1 will be overwritten.
# -- Compiling module fifo_mem
# ** Warning: ** while parsing file included at dut/top.v(4)
# ** at dut/fifo_mem.v(1): (vlog-2275) Existing module 'fifo_mem' at line 1 will be overwritten.
# -- Compiling module asynchronous_fifo
# 
# Top level modules:
# 	asynchronous_fifo
# End time: 13:41:10 on Aug 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 4
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 13:41:10 on Aug 17,2024
# vlog -reportprogress 300 -f tb.f "+cover" -covercells 
# -- Compiling module FIFO_sva
# -- Compiling package FIFO_pkg
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# ** Note: (vlog-2286) FIFO_uvm_pkg.sv(4): Using implicit +incdir+F:/questasim/questasim64_2021.1/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# -- Compiling interface inf
# -- Importing package FIFO_pkg
# ** Error: (vlog-13069) interface/FIFO_interface.sv(130): near "begin": syntax error, unexpected begin.
# -- Compiling module top_test_uvm
# End time: 13:41:11 on Aug 17,2024, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
# ** Error: F:/questasim/questasim64_2021.1/win64/vlog failed.
# Error in macro ./run.do line 4
# F:/questasim/questasim64_2021.1/win64/vlog failed.
#     while executing
# "vlog -f tb.f +cover -covercells"
do run.do
# Error 31: Unable to unlink file "F:/ic_design/repos/asynch_FIFO_UVM/work/top_optimized/_lib.qdb".
# Error 31: Unable to unlink file "F:/ic_design/repos/asynch_FIFO_UVM/work/top_optimized/_lib3_0.qdb".
# Error 31: Unable to unlink file "F:/ic_design/repos/asynch_FIFO_UVM/work/top_optimized/_lib3_0.qpg".
# Error 31: Unable to unlink file "F:/ic_design/repos/asynch_FIFO_UVM/work/top_optimized/_lib3_0.qtl".
# Error 133: Unable to remove directory "F:/ic_design/repos/asynch_FIFO_UVM/work/top_optimized".
# Error 133: Unable to remove directory "F:/ic_design/repos/asynch_FIFO_UVM/work".
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 13:41:21 on Aug 17,2024
# vlog -reportprogress 300 -f dut.f "+cover" -covercells 
# -- Compiling module fifo_mem
# -- Compiling module rptr_handler
# -- Compiling module wptr_handler
# -- Compiling module synchronizer
# -- Compiling module synchronizer
# ** Warning: ** while parsing file included at dut/top.v(1)
# ** at dut/synchronizer.v(1): (vlog-2275) Existing module 'synchronizer' at line 1 will be overwritten.
# -- Compiling module wptr_handler
# ** Warning: ** while parsing file included at dut/top.v(2)
# ** at dut/wptr_handler.v(1): (vlog-2275) Existing module 'wptr_handler' at line 1 will be overwritten.
# -- Compiling module rptr_handler
# ** Warning: ** while parsing file included at dut/top.v(3)
# ** at dut/rptr_handler.v(1): (vlog-2275) Existing module 'rptr_handler' at line 1 will be overwritten.
# -- Compiling module fifo_mem
# ** Warning: ** while parsing file included at dut/top.v(4)
# ** at dut/fifo_mem.v(1): (vlog-2275) Existing module 'fifo_mem' at line 1 will be overwritten.
# -- Compiling module asynchronous_fifo
# 
# Top level modules:
# 	asynchronous_fifo
# End time: 13:41:21 on Aug 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 4
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 13:41:21 on Aug 17,2024
# vlog -reportprogress 300 -f tb.f "+cover" -covercells 
# -- Compiling module FIFO_sva
# -- Compiling package FIFO_pkg
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# ** Note: (vlog-2286) FIFO_uvm_pkg.sv(4): Using implicit +incdir+F:/questasim/questasim64_2021.1/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# -- Compiling interface inf
# -- Importing package FIFO_pkg
# ** Error: (vlog-13069) interface/FIFO_interface.sv(130): near "begin": syntax error, unexpected begin.
# -- Compiling module top_test_uvm
# End time: 13:41:22 on Aug 17,2024, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
# ** Error: F:/questasim/questasim64_2021.1/win64/vlog failed.
# Error in macro ./run.do line 4
# F:/questasim/questasim64_2021.1/win64/vlog failed.
#     while executing
# "vlog -f tb.f +cover -covercells"
do run.do
# Error 31: Unable to unlink file "F:/ic_design/repos/asynch_FIFO_UVM/work/top_optimized/_lib.qdb".
# Error 31: Unable to unlink file "F:/ic_design/repos/asynch_FIFO_UVM/work/top_optimized/_lib3_0.qdb".
# Error 31: Unable to unlink file "F:/ic_design/repos/asynch_FIFO_UVM/work/top_optimized/_lib3_0.qpg".
# Error 31: Unable to unlink file "F:/ic_design/repos/asynch_FIFO_UVM/work/top_optimized/_lib3_0.qtl".
# Error 133: Unable to remove directory "F:/ic_design/repos/asynch_FIFO_UVM/work/top_optimized".
# Error 133: Unable to remove directory "F:/ic_design/repos/asynch_FIFO_UVM/work".
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 13:41:34 on Aug 17,2024
# vlog -reportprogress 300 -f dut.f "+cover" -covercells 
# -- Compiling module fifo_mem
# -- Compiling module rptr_handler
# -- Compiling module wptr_handler
# -- Compiling module synchronizer
# -- Compiling module synchronizer
# ** Warning: ** while parsing file included at dut/top.v(1)
# ** at dut/synchronizer.v(1): (vlog-2275) Existing module 'synchronizer' at line 1 will be overwritten.
# -- Compiling module wptr_handler
# ** Warning: ** while parsing file included at dut/top.v(2)
# ** at dut/wptr_handler.v(1): (vlog-2275) Existing module 'wptr_handler' at line 1 will be overwritten.
# -- Compiling module rptr_handler
# ** Warning: ** while parsing file included at dut/top.v(3)
# ** at dut/rptr_handler.v(1): (vlog-2275) Existing module 'rptr_handler' at line 1 will be overwritten.
# -- Compiling module fifo_mem
# ** Warning: ** while parsing file included at dut/top.v(4)
# ** at dut/fifo_mem.v(1): (vlog-2275) Existing module 'fifo_mem' at line 1 will be overwritten.
# -- Compiling module asynchronous_fifo
# 
# Top level modules:
# 	asynchronous_fifo
# End time: 13:41:34 on Aug 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 4
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 13:41:35 on Aug 17,2024
# vlog -reportprogress 300 -f tb.f "+cover" -covercells 
# -- Compiling module FIFO_sva
# -- Compiling package FIFO_pkg
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# ** Note: (vlog-2286) FIFO_uvm_pkg.sv(4): Using implicit +incdir+F:/questasim/questasim64_2021.1/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# -- Compiling interface inf
# -- Importing package FIFO_pkg
# ** Error: (vlog-13069) interface/FIFO_interface.sv(131): near ",": syntax error, unexpected ','.
# -- Compiling module top_test_uvm
# End time: 13:41:35 on Aug 17,2024, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: F:/questasim/questasim64_2021.1/win64/vlog failed.
# Error in macro ./run.do line 4
# F:/questasim/questasim64_2021.1/win64/vlog failed.
#     while executing
# "vlog -f tb.f +cover -covercells"
do run.do
# Error 31: Unable to unlink file "F:/ic_design/repos/asynch_FIFO_UVM/work/top_optimized/_lib.qdb".
# Error 31: Unable to unlink file "F:/ic_design/repos/asynch_FIFO_UVM/work/top_optimized/_lib3_0.qdb".
# Error 31: Unable to unlink file "F:/ic_design/repos/asynch_FIFO_UVM/work/top_optimized/_lib3_0.qpg".
# Error 31: Unable to unlink file "F:/ic_design/repos/asynch_FIFO_UVM/work/top_optimized/_lib3_0.qtl".
# Error 133: Unable to remove directory "F:/ic_design/repos/asynch_FIFO_UVM/work/top_optimized".
# Error 133: Unable to remove directory "F:/ic_design/repos/asynch_FIFO_UVM/work".
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 14:27:48 on Aug 17,2024
# vlog -reportprogress 300 -f dut.f "+cover" -covercells 
# -- Compiling module fifo_mem
# -- Compiling module rptr_handler
# -- Compiling module wptr_handler
# -- Compiling module synchronizer
# -- Compiling module synchronizer
# ** Warning: ** while parsing file included at dut/top.v(1)
# ** at dut/synchronizer.v(1): (vlog-2275) Existing module 'synchronizer' at line 1 will be overwritten.
# -- Compiling module wptr_handler
# ** Warning: ** while parsing file included at dut/top.v(2)
# ** at dut/wptr_handler.v(1): (vlog-2275) Existing module 'wptr_handler' at line 1 will be overwritten.
# -- Compiling module rptr_handler
# ** Warning: ** while parsing file included at dut/top.v(3)
# ** at dut/rptr_handler.v(1): (vlog-2275) Existing module 'rptr_handler' at line 1 will be overwritten.
# -- Compiling module fifo_mem
# ** Warning: ** while parsing file included at dut/top.v(4)
# ** at dut/fifo_mem.v(1): (vlog-2275) Existing module 'fifo_mem' at line 1 will be overwritten.
# -- Compiling module asynchronous_fifo
# 
# Top level modules:
# 	asynchronous_fifo
# End time: 14:27:48 on Aug 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 4
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 14:27:48 on Aug 17,2024
# vlog -reportprogress 300 -f tb.f "+cover" -covercells 
# -- Compiling module FIFO_sva
# -- Compiling package FIFO_pkg
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# ** Note: (vlog-2286) FIFO_uvm_pkg.sv(4): Using implicit +incdir+F:/questasim/questasim64_2021.1/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# -- Compiling interface inf
# -- Importing package FIFO_pkg
# ** Error: (vlog-13069) interface/FIFO_interface.sv(131): near ",": syntax error, unexpected ','.
# -- Compiling module top_test_uvm
# End time: 14:27:48 on Aug 17,2024, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: F:/questasim/questasim64_2021.1/win64/vlog failed.
# Error in macro ./run.do line 4
# F:/questasim/questasim64_2021.1/win64/vlog failed.
#     while executing
# "vlog -f tb.f +cover -covercells"
do run.do
# Error 31: Unable to unlink file "F:/ic_design/repos/asynch_FIFO_UVM/work/top_optimized/_lib.qdb".
# Error 31: Unable to unlink file "F:/ic_design/repos/asynch_FIFO_UVM/work/top_optimized/_lib3_0.qdb".
# Error 31: Unable to unlink file "F:/ic_design/repos/asynch_FIFO_UVM/work/top_optimized/_lib3_0.qpg".
# Error 31: Unable to unlink file "F:/ic_design/repos/asynch_FIFO_UVM/work/top_optimized/_lib3_0.qtl".
# Error 133: Unable to remove directory "F:/ic_design/repos/asynch_FIFO_UVM/work/top_optimized".
# Error 133: Unable to remove directory "F:/ic_design/repos/asynch_FIFO_UVM/work".
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 14:29:45 on Aug 17,2024
# vlog -reportprogress 300 -f dut.f "+cover" -covercells 
# -- Compiling module fifo_mem
# -- Compiling module rptr_handler
# -- Compiling module wptr_handler
# -- Compiling module synchronizer
# -- Compiling module synchronizer
# ** Warning: ** while parsing file included at dut/top.v(1)
# ** at dut/synchronizer.v(1): (vlog-2275) Existing module 'synchronizer' at line 1 will be overwritten.
# -- Compiling module wptr_handler
# ** Warning: ** while parsing file included at dut/top.v(2)
# ** at dut/wptr_handler.v(1): (vlog-2275) Existing module 'wptr_handler' at line 1 will be overwritten.
# -- Compiling module rptr_handler
# ** Warning: ** while parsing file included at dut/top.v(3)
# ** at dut/rptr_handler.v(1): (vlog-2275) Existing module 'rptr_handler' at line 1 will be overwritten.
# -- Compiling module fifo_mem
# ** Warning: ** while parsing file included at dut/top.v(4)
# ** at dut/fifo_mem.v(1): (vlog-2275) Existing module 'fifo_mem' at line 1 will be overwritten.
# -- Compiling module asynchronous_fifo
# 
# Top level modules:
# 	asynchronous_fifo
# End time: 14:29:45 on Aug 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 4
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 14:29:46 on Aug 17,2024
# vlog -reportprogress 300 -f tb.f "+cover" -covercells 
# -- Compiling module FIFO_sva
# -- Compiling package FIFO_pkg
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# ** Note: (vlog-2286) FIFO_uvm_pkg.sv(4): Using implicit +incdir+F:/questasim/questasim64_2021.1/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# -- Compiling interface inf
# -- Importing package FIFO_pkg
# ** Error: (vlog-13069) interface/FIFO_interface.sv(131): near ",": syntax error, unexpected ','.
# -- Compiling module top_test_uvm
# End time: 14:29:47 on Aug 17,2024, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
# ** Error: F:/questasim/questasim64_2021.1/win64/vlog failed.
# Error in macro ./run.do line 4
# F:/questasim/questasim64_2021.1/win64/vlog failed.
#     while executing
# "vlog -f tb.f +cover -covercells"
do run.do
# Error 31: Unable to unlink file "F:/ic_design/repos/asynch_FIFO_UVM/work/top_optimized/_lib.qdb".
# Error 31: Unable to unlink file "F:/ic_design/repos/asynch_FIFO_UVM/work/top_optimized/_lib3_0.qdb".
# Error 31: Unable to unlink file "F:/ic_design/repos/asynch_FIFO_UVM/work/top_optimized/_lib3_0.qpg".
# Error 31: Unable to unlink file "F:/ic_design/repos/asynch_FIFO_UVM/work/top_optimized/_lib3_0.qtl".
# Error 133: Unable to remove directory "F:/ic_design/repos/asynch_FIFO_UVM/work/top_optimized".
# Error 133: Unable to remove directory "F:/ic_design/repos/asynch_FIFO_UVM/work".
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 14:31:04 on Aug 17,2024
# vlog -reportprogress 300 -f dut.f "+cover" -covercells 
# -- Compiling module fifo_mem
# -- Compiling module rptr_handler
# -- Compiling module wptr_handler
# -- Compiling module synchronizer
# -- Compiling module synchronizer
# ** Warning: ** while parsing file included at dut/top.v(1)
# ** at dut/synchronizer.v(1): (vlog-2275) Existing module 'synchronizer' at line 1 will be overwritten.
# -- Compiling module wptr_handler
# ** Warning: ** while parsing file included at dut/top.v(2)
# ** at dut/wptr_handler.v(1): (vlog-2275) Existing module 'wptr_handler' at line 1 will be overwritten.
# -- Compiling module rptr_handler
# ** Warning: ** while parsing file included at dut/top.v(3)
# ** at dut/rptr_handler.v(1): (vlog-2275) Existing module 'rptr_handler' at line 1 will be overwritten.
# -- Compiling module fifo_mem
# ** Warning: ** while parsing file included at dut/top.v(4)
# ** at dut/fifo_mem.v(1): (vlog-2275) Existing module 'fifo_mem' at line 1 will be overwritten.
# -- Compiling module asynchronous_fifo
# 
# Top level modules:
# 	asynchronous_fifo
# End time: 14:31:04 on Aug 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 4
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 14:31:04 on Aug 17,2024
# vlog -reportprogress 300 -f tb.f "+cover" -covercells 
# -- Compiling module FIFO_sva
# -- Compiling package FIFO_pkg
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# ** Note: (vlog-2286) FIFO_uvm_pkg.sv(4): Using implicit +incdir+F:/questasim/questasim64_2021.1/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# -- Compiling interface inf
# -- Importing package FIFO_pkg
# ** Error: (vlog-13069) interface/FIFO_interface.sv(146): near ",": syntax error, unexpected ','.
# -- Compiling module top_test_uvm
# End time: 14:31:05 on Aug 17,2024, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
# ** Error: F:/questasim/questasim64_2021.1/win64/vlog failed.
# Error in macro ./run.do line 4
# F:/questasim/questasim64_2021.1/win64/vlog failed.
#     while executing
# "vlog -f tb.f +cover -covercells"
do run.do
# Error 31: Unable to unlink file "F:/ic_design/repos/asynch_FIFO_UVM/work/top_optimized/_lib.qdb".
# Error 31: Unable to unlink file "F:/ic_design/repos/asynch_FIFO_UVM/work/top_optimized/_lib3_0.qdb".
# Error 31: Unable to unlink file "F:/ic_design/repos/asynch_FIFO_UVM/work/top_optimized/_lib3_0.qpg".
# Error 31: Unable to unlink file "F:/ic_design/repos/asynch_FIFO_UVM/work/top_optimized/_lib3_0.qtl".
# Error 133: Unable to remove directory "F:/ic_design/repos/asynch_FIFO_UVM/work/top_optimized".
# Error 133: Unable to remove directory "F:/ic_design/repos/asynch_FIFO_UVM/work".
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 14:32:34 on Aug 17,2024
# vlog -reportprogress 300 -f dut.f "+cover" -covercells 
# -- Compiling module fifo_mem
# -- Compiling module rptr_handler
# -- Compiling module wptr_handler
# -- Compiling module synchronizer
# -- Compiling module synchronizer
# ** Warning: ** while parsing file included at dut/top.v(1)
# ** at dut/synchronizer.v(1): (vlog-2275) Existing module 'synchronizer' at line 1 will be overwritten.
# -- Compiling module wptr_handler
# ** Warning: ** while parsing file included at dut/top.v(2)
# ** at dut/wptr_handler.v(1): (vlog-2275) Existing module 'wptr_handler' at line 1 will be overwritten.
# -- Compiling module rptr_handler
# ** Warning: ** while parsing file included at dut/top.v(3)
# ** at dut/rptr_handler.v(1): (vlog-2275) Existing module 'rptr_handler' at line 1 will be overwritten.
# -- Compiling module fifo_mem
# ** Warning: ** while parsing file included at dut/top.v(4)
# ** at dut/fifo_mem.v(1): (vlog-2275) Existing module 'fifo_mem' at line 1 will be overwritten.
# -- Compiling module asynchronous_fifo
# 
# Top level modules:
# 	asynchronous_fifo
# End time: 14:32:34 on Aug 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 4
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 14:32:35 on Aug 17,2024
# vlog -reportprogress 300 -f tb.f "+cover" -covercells 
# -- Compiling module FIFO_sva
# -- Compiling package FIFO_pkg
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# ** Note: (vlog-2286) FIFO_uvm_pkg.sv(4): Using implicit +incdir+F:/questasim/questasim64_2021.1/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# -- Compiling interface inf
# -- Importing package FIFO_pkg
# ** Error: (vlog-13069) interface/FIFO_interface.sv(131): near ",": syntax error, unexpected ','.
# -- Compiling module top_test_uvm
# End time: 14:32:35 on Aug 17,2024, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: F:/questasim/questasim64_2021.1/win64/vlog failed.
# Error in macro ./run.do line 4
# F:/questasim/questasim64_2021.1/win64/vlog failed.
#     while executing
# "vlog -f tb.f +cover -covercells"
do run.do
# Error 31: Unable to unlink file "F:/ic_design/repos/asynch_FIFO_UVM/work/top_optimized/_lib.qdb".
# Error 31: Unable to unlink file "F:/ic_design/repos/asynch_FIFO_UVM/work/top_optimized/_lib3_0.qdb".
# Error 31: Unable to unlink file "F:/ic_design/repos/asynch_FIFO_UVM/work/top_optimized/_lib3_0.qpg".
# Error 31: Unable to unlink file "F:/ic_design/repos/asynch_FIFO_UVM/work/top_optimized/_lib3_0.qtl".
# Error 133: Unable to remove directory "F:/ic_design/repos/asynch_FIFO_UVM/work/top_optimized".
# Error 133: Unable to remove directory "F:/ic_design/repos/asynch_FIFO_UVM/work".
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 14:36:40 on Aug 17,2024
# vlog -reportprogress 300 -f dut.f "+cover" -covercells 
# -- Compiling module fifo_mem
# -- Compiling module rptr_handler
# -- Compiling module wptr_handler
# -- Compiling module synchronizer
# -- Compiling module synchronizer
# ** Warning: ** while parsing file included at dut/top.v(1)
# ** at dut/synchronizer.v(1): (vlog-2275) Existing module 'synchronizer' at line 1 will be overwritten.
# -- Compiling module wptr_handler
# ** Warning: ** while parsing file included at dut/top.v(2)
# ** at dut/wptr_handler.v(1): (vlog-2275) Existing module 'wptr_handler' at line 1 will be overwritten.
# -- Compiling module rptr_handler
# ** Warning: ** while parsing file included at dut/top.v(3)
# ** at dut/rptr_handler.v(1): (vlog-2275) Existing module 'rptr_handler' at line 1 will be overwritten.
# -- Compiling module fifo_mem
# ** Warning: ** while parsing file included at dut/top.v(4)
# ** at dut/fifo_mem.v(1): (vlog-2275) Existing module 'fifo_mem' at line 1 will be overwritten.
# -- Compiling module asynchronous_fifo
# 
# Top level modules:
# 	asynchronous_fifo
# End time: 14:36:40 on Aug 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 4
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 14:36:40 on Aug 17,2024
# vlog -reportprogress 300 -f tb.f "+cover" -covercells 
# -- Compiling module FIFO_sva
# -- Compiling package FIFO_pkg
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# ** Note: (vlog-2286) FIFO_uvm_pkg.sv(4): Using implicit +incdir+F:/questasim/questasim64_2021.1/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# -- Compiling interface inf
# -- Importing package FIFO_pkg
# ** Error: (vlog-13069) interface/FIFO_interface.sv(131): near ",": syntax error, unexpected ',', expecting "SystemVerilog keyword 'endproperty'".
# -- Compiling module top_test_uvm
# End time: 14:36:41 on Aug 17,2024, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
# ** Error: F:/questasim/questasim64_2021.1/win64/vlog failed.
# Error in macro ./run.do line 4
# F:/questasim/questasim64_2021.1/win64/vlog failed.
#     while executing
# "vlog -f tb.f +cover -covercells"
do run.do
# Error 31: Unable to unlink file "F:/ic_design/repos/asynch_FIFO_UVM/work/top_optimized/_lib.qdb".
# Error 31: Unable to unlink file "F:/ic_design/repos/asynch_FIFO_UVM/work/top_optimized/_lib3_0.qdb".
# Error 31: Unable to unlink file "F:/ic_design/repos/asynch_FIFO_UVM/work/top_optimized/_lib3_0.qpg".
# Error 31: Unable to unlink file "F:/ic_design/repos/asynch_FIFO_UVM/work/top_optimized/_lib3_0.qtl".
# Error 133: Unable to remove directory "F:/ic_design/repos/asynch_FIFO_UVM/work/top_optimized".
# Error 133: Unable to remove directory "F:/ic_design/repos/asynch_FIFO_UVM/work".
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 14:38:32 on Aug 17,2024
# vlog -reportprogress 300 -f dut.f "+cover" -covercells 
# -- Compiling module fifo_mem
# -- Compiling module rptr_handler
# -- Compiling module wptr_handler
# -- Compiling module synchronizer
# -- Compiling module synchronizer
# ** Warning: ** while parsing file included at dut/top.v(1)
# ** at dut/synchronizer.v(1): (vlog-2275) Existing module 'synchronizer' at line 1 will be overwritten.
# -- Compiling module wptr_handler
# ** Warning: ** while parsing file included at dut/top.v(2)
# ** at dut/wptr_handler.v(1): (vlog-2275) Existing module 'wptr_handler' at line 1 will be overwritten.
# -- Compiling module rptr_handler
# ** Warning: ** while parsing file included at dut/top.v(3)
# ** at dut/rptr_handler.v(1): (vlog-2275) Existing module 'rptr_handler' at line 1 will be overwritten.
# -- Compiling module fifo_mem
# ** Warning: ** while parsing file included at dut/top.v(4)
# ** at dut/fifo_mem.v(1): (vlog-2275) Existing module 'fifo_mem' at line 1 will be overwritten.
# -- Compiling module asynchronous_fifo
# 
# Top level modules:
# 	asynchronous_fifo
# End time: 14:38:32 on Aug 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 4
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 14:38:32 on Aug 17,2024
# vlog -reportprogress 300 -f tb.f "+cover" -covercells 
# -- Compiling module FIFO_sva
# -- Compiling package FIFO_pkg
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# ** Note: (vlog-2286) FIFO_uvm_pkg.sv(4): Using implicit +incdir+F:/questasim/questasim64_2021.1/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# -- Compiling interface inf
# -- Importing package FIFO_pkg
# ** Error: (vlog-13069) interface/FIFO_interface.sv(148): near ",": syntax error, unexpected ','.
# -- Compiling module top_test_uvm
# End time: 14:38:33 on Aug 17,2024, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
# ** Error: F:/questasim/questasim64_2021.1/win64/vlog failed.
# Error in macro ./run.do line 4
# F:/questasim/questasim64_2021.1/win64/vlog failed.
#     while executing
# "vlog -f tb.f +cover -covercells"
do run.do
# Error 31: Unable to unlink file "F:/ic_design/repos/asynch_FIFO_UVM/work/top_optimized/_lib.qdb".
# Error 31: Unable to unlink file "F:/ic_design/repos/asynch_FIFO_UVM/work/top_optimized/_lib3_0.qdb".
# Error 31: Unable to unlink file "F:/ic_design/repos/asynch_FIFO_UVM/work/top_optimized/_lib3_0.qpg".
# Error 31: Unable to unlink file "F:/ic_design/repos/asynch_FIFO_UVM/work/top_optimized/_lib3_0.qtl".
# Error 133: Unable to remove directory "F:/ic_design/repos/asynch_FIFO_UVM/work/top_optimized".
# Error 133: Unable to remove directory "F:/ic_design/repos/asynch_FIFO_UVM/work".
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 14:39:49 on Aug 17,2024
# vlog -reportprogress 300 -f dut.f "+cover" -covercells 
# -- Compiling module fifo_mem
# -- Compiling module rptr_handler
# -- Compiling module wptr_handler
# -- Compiling module synchronizer
# -- Compiling module synchronizer
# ** Warning: ** while parsing file included at dut/top.v(1)
# ** at dut/synchronizer.v(1): (vlog-2275) Existing module 'synchronizer' at line 1 will be overwritten.
# -- Compiling module wptr_handler
# ** Warning: ** while parsing file included at dut/top.v(2)
# ** at dut/wptr_handler.v(1): (vlog-2275) Existing module 'wptr_handler' at line 1 will be overwritten.
# -- Compiling module rptr_handler
# ** Warning: ** while parsing file included at dut/top.v(3)
# ** at dut/rptr_handler.v(1): (vlog-2275) Existing module 'rptr_handler' at line 1 will be overwritten.
# -- Compiling module fifo_mem
# ** Warning: ** while parsing file included at dut/top.v(4)
# ** at dut/fifo_mem.v(1): (vlog-2275) Existing module 'fifo_mem' at line 1 will be overwritten.
# -- Compiling module asynchronous_fifo
# 
# Top level modules:
# 	asynchronous_fifo
# End time: 14:39:49 on Aug 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 4
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 14:39:49 on Aug 17,2024
# vlog -reportprogress 300 -f tb.f "+cover" -covercells 
# -- Compiling module FIFO_sva
# -- Compiling package FIFO_pkg
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# ** Note: (vlog-2286) FIFO_uvm_pkg.sv(4): Using implicit +incdir+F:/questasim/questasim64_2021.1/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# -- Compiling interface inf
# -- Importing package FIFO_pkg
# -- Compiling module top_test_uvm
# 
# Top level modules:
# 	FIFO_sva
# 	top_test_uvm
# End time: 14:39:50 on Aug 17,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vopt 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 14:39:54 on Aug 17,2024
# vopt -reportprogress 300 top_test_uvm -o top_optimized "+acc" "+cover=bcefsx+asynchronous_fifo(rtl)" 
# ** Warning: (vopt-31) Unable to unlink file "F:/ic_design/repos/asynch_FIFO_UVM/work/top_optimized/_lib.qdb".
# ** Warning: (vopt-31) Unable to unlink file "F:/ic_design/repos/asynch_FIFO_UVM/work/top_optimized/_lib3_0.qdb".
# The process cannot access the file because it is being used by another process. (GetLastError() = 32)
# ** Warning: (vopt-31) Unable to unlink file "F:/ic_design/repos/asynch_FIFO_UVM/work/top_optimized/_lib3_0.qpg".
# The process cannot access the file because it is being used by another process. (GetLastError() = 32)
# ** Warning: (vopt-31) Unable to unlink file "F:/ic_design/repos/asynch_FIFO_UVM/work/top_optimized/_lib3_0.qtl".
# The process cannot access the file because it is being used by another process. (GetLastError() = 32)
# ** Warning: (vopt-133) Unable to remove directory "F:/ic_design/repos/asynch_FIFO_UVM/work/top_optimized".
# 
# Top level modules:
# 	top_test_uvm
# 
# Analyzing design...
# -- Loading module top_test_uvm
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Importing package FIFO_pkg
# -- Loading package mtiUvm.questa_uvm_pkg
# -- Loading interface inf
# -- Loading module asynchronous_fifo
# -- Loading module synchronizer
# -- Loading module wptr_handler
# -- Loading module rptr_handler
# -- Loading module fifo_mem
# Optimizing 11 design-units (inlining 0/8 module instances):
# -- Optimizing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)(fast)
# -- Optimizing package mtiUvm.questa_uvm_pkg(fast)
# -- Optimizing package FIFO_pkg(fast)
# -- Optimizing interface inf(fast__2)
# -- Optimizing module wptr_handler(fast)
# -- Optimizing module asynchronous_fifo(fast)
# -- Optimizing module rptr_handler(fast)
# -- Optimizing module fifo_mem(fast)
# -- Optimizing module top_test_uvm(fast)
# -- Optimizing module synchronizer(fast)
# -- Optimizing interface inf(fast)
# Optimized design name is top_optimized
# End time: 14:39:58 on Aug 17,2024, Elapsed time: 0:00:04
# Errors: 0, Warnings: 5
# End time: 14:40:18 on Aug 17,2024, Elapsed time: 2:51:48
# Errors: 20, Warnings: 0
# vsim top_optimized -coverage "+UVM_TESTNAME=write_once_test" 
# Start time: 14:40:20 on Aug 17,2024
# Loading sv_std.std
# Loading work.inf(fast)
# Loading mtiUvm.uvm_pkg(fast)
# Loading work.FIFO_pkg(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading work.top_test_uvm(fast)
# Loading work.inf(fast__2)
# Loading work.asynchronous_fifo(fast)
# Loading work.synchronizer(fast)
# Loading work.wptr_handler(fast)
# Loading work.rptr_handler(fast)
# Loading work.fifo_mem(fast)
# Loading F:/questasim/questasim64_2021.1/uvm-1.1d\win64\uvm_dpi.dll
# 1
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(277) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(278) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test write_once_test...
# base_test build phase
# my_test build phase
# env build phase
# my_agent build phase
# my_driver build phase
# my_monitor build phase
# my_monitor build phase
# sequencer build phase
# coverage build_phase
# my_scoreboard build phase
# my_compartor build phase
# my_predictor build phase
# my_driver connect phase
# my_monitor connect phase
# my_monitor connect phase
# sequencer connect phase
# my_agent connect phase
# my_compartor connect phase
# my_scoreboard connect phase
# my_scoreboard connect phase
# envconnect phase
# my_test connect phase
# my_test connect phase
# my_monitor end_of_elaboration_phase
# my_monitor end_of_elaboration_phase
# my_monitor end_of_elaboration_phase
# UVM_INFO components/env.svh(58) @ 0: uvm_test_top.env_h [env_h] '{"uvm_test_top.env_h.agent_h.tlm_analysis_port_outputs":@uvm_port_component__5@14 }
# UVM_INFO components/env.svh(60) @ 0: uvm_test_top.env_h [env_h] '{"uvm_test_top.env_h.agent_h.tlm_analysis_port_inputs":@uvm_port_component__5@13 }
# UVM_INFO components/env.svh(62) @ 0: uvm_test_top.env_h [env_h] '{"uvm_test_top.env_h.agent_h.tlm_analysis_port_outputs":@uvm_port_component__5@14 }
# FINISHED GET_PROVIDED_TO
# UVM_INFO components/env.svh(65) @ 0: uvm_test_top.env_h [env_h] '{ }
# UVM_INFO components/env.svh(67) @ 0: uvm_test_top.env_h [env_h] '{"uvm_test_top.env_h.scoreboard_h.predictor_h.analysis_imp":@uvm_port_component__5@19 }
# UVM_INFO components/env.svh(69) @ 0: uvm_test_top.env_h [env_h] '{"uvm_test_top.env_h.scoreboard_h.comparator_h.analysis_actual_outputs":@uvm_port_component__5@31 }
# my_monitor end_of_elaboration_phase
# env run phase
# my_predictor run phase
# UVM_INFO components/comparator.svh(46) @ 0: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# coverage run_phase
# my_agent run phase
# sequencer run phase
# start of pre_body task
# start of pre_body task
# start of pre_body task
# start of body task
# start item has been invoked
# UVM_INFO components/predictor.svh(66) @ 0: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITTEN_DATA: rrst_n:0, wrst_n:0 ,w_en:0 ,r_en:0 , data_in:0
# UVM_INFO components/predictor.svh(70) @ 0: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA:  time:                    0  wrst_n:0  rrst_n:0  data_in: 0  w_en: 0  r_en: 0  data_out: 0  empty: 1  full: 0
# my_predictor run phase
# UVM_INFO components/comparator.svh(48) @ 0: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECIEVED:  time:                    0  wrst_n:0  rrst_n:0  data_in: 0  w_en: 0  r_en: 0  data_out: 0  empty: 1  full: 0
# UVM_INFO components/comparator.svh(51) @ 20: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] actual_SEQ_ITEM RECIEVED:  time:                   20  wrst_n:0  rrst_n:0  data_in: 0  w_en: 0  r_en: 0  data_out: x  empty: 1  full: 0
# UVM_ERROR components/comparator.svh(58) @ 20: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] FAIL
# UVM_INFO components/comparator.svh(46) @ 20: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# finish item has been invoked
# ABOUT TO ENTER WRITE_READ_FIFO 
# ENTERED WRITE_READ_FIFO 
# ABOUT TO ENTER WRITE_FIFO 
# ENTERED WRITE FIFO
# UVM_INFO components/predictor.svh(66) @ 20: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITTEN_DATA: rrst_n:1, wrst_n:1 ,w_en:1 ,r_en:0 , data_in:167
# WRITE_POINER = 1
# READ_POINER = 0
# UVM_INFO components/predictor.svh(70) @ 20: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA:  time:                   20  wrst_n:1  rrst_n:1  data_in: 167  w_en: 1  r_en: 0  data_out: 0  empty: 0  full: 0
# my_predictor run phase
# UVM_INFO components/comparator.svh(48) @ 20: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECIEVED:  time:                   20  wrst_n:1  rrst_n:1  data_in: 167  w_en: 1  r_en: 0  data_out: 0  empty: 0  full: 0
# UVM_INFO components/comparator.svh(51) @ 40: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] actual_SEQ_ITEM RECIEVED:  time:                   40  wrst_n:1  rrst_n:1  data_in: 167  w_en: 1  r_en: 0  data_out: 167  empty: 1  full: 0
# UVM_ERROR components/comparator.svh(58) @ 40: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] FAIL
# UVM_INFO components/comparator.svh(46) @ 40: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# my_test run phase
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1267) @ 40: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :   21
# UVM_WARNING :    0
# UVM_ERROR :    2
# UVM_FATAL :    0
# ** Report counts by id
# [COMPARATOR]     7
# [PREDICTOR]     4
# [Questa UVM]     2
# [RNTST]     1
# [SCOREBOARD]     2
# [TEST_DONE]     1
# [env_h]     6
# ** Note: $finish    : F:/questasim/questasim64_2021.1/win64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 40 ns  Iteration: 61  Instance: /top_test_uvm
# 1
# Break in Task uvm_pkg/uvm_root::run_test at F:/questasim/questasim64_2021.1/win64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh line 430
do run.do
# Error 31: Unable to unlink file "F:/ic_design/repos/asynch_FIFO_UVM/work/top_optimized/_lib.qdb".
# Error 31: Unable to unlink file "F:/ic_design/repos/asynch_FIFO_UVM/work/top_optimized/_lib3_0.qdb".
# Error 31: Unable to unlink file "F:/ic_design/repos/asynch_FIFO_UVM/work/top_optimized/_lib3_0.qpg".
# Error 31: Unable to unlink file "F:/ic_design/repos/asynch_FIFO_UVM/work/top_optimized/_lib3_0.qtl".
# Error 133: Unable to remove directory "F:/ic_design/repos/asynch_FIFO_UVM/work/top_optimized".
# Error 133: Unable to remove directory "F:/ic_design/repos/asynch_FIFO_UVM/work".
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 14:43:32 on Aug 17,2024
# vlog -reportprogress 300 -f dut.f "+cover" -covercells 
# -- Compiling module fifo_mem
# -- Compiling module rptr_handler
# -- Compiling module wptr_handler
# -- Compiling module synchronizer
# -- Compiling module synchronizer
# ** Warning: ** while parsing file included at dut/top.v(1)
# ** at dut/synchronizer.v(1): (vlog-2275) Existing module 'synchronizer' at line 1 will be overwritten.
# -- Compiling module wptr_handler
# ** Warning: ** while parsing file included at dut/top.v(2)
# ** at dut/wptr_handler.v(1): (vlog-2275) Existing module 'wptr_handler' at line 1 will be overwritten.
# -- Compiling module rptr_handler
# ** Warning: ** while parsing file included at dut/top.v(3)
# ** at dut/rptr_handler.v(1): (vlog-2275) Existing module 'rptr_handler' at line 1 will be overwritten.
# -- Compiling module fifo_mem
# ** Warning: ** while parsing file included at dut/top.v(4)
# ** at dut/fifo_mem.v(1): (vlog-2275) Existing module 'fifo_mem' at line 1 will be overwritten.
# -- Compiling module asynchronous_fifo
# 
# Top level modules:
# 	asynchronous_fifo
# End time: 14:43:32 on Aug 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 4
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 14:43:32 on Aug 17,2024
# vlog -reportprogress 300 -f tb.f "+cover" -covercells 
# -- Compiling module FIFO_sva
# -- Compiling package FIFO_pkg
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# ** Note: (vlog-2286) FIFO_uvm_pkg.sv(4): Using implicit +incdir+F:/questasim/questasim64_2021.1/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# -- Compiling interface inf
# -- Importing package FIFO_pkg
# -- Compiling module top_test_uvm
# 
# Top level modules:
# 	FIFO_sva
# 	top_test_uvm
# End time: 14:43:33 on Aug 17,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vopt 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 14:43:34 on Aug 17,2024
# vopt -reportprogress 300 top_test_uvm -o top_optimized "+acc" "+cover=bcefsx+asynchronous_fifo(rtl)" 
# ** Warning: (vopt-31) Unable to unlink file "F:/ic_design/repos/asynch_FIFO_UVM/work/top_optimized/_lib.qdb".
# ** Warning: (vopt-31) Unable to unlink file "F:/ic_design/repos/asynch_FIFO_UVM/work/top_optimized/_lib3_0.qdb".
# The process cannot access the file because it is being used by another process. (GetLastError() = 32)
# ** Warning: (vopt-31) Unable to unlink file "F:/ic_design/repos/asynch_FIFO_UVM/work/top_optimized/_lib3_0.qpg".
# The process cannot access the file because it is being used by another process. (GetLastError() = 32)
# ** Warning: (vopt-31) Unable to unlink file "F:/ic_design/repos/asynch_FIFO_UVM/work/top_optimized/_lib3_0.qtl".
# The process cannot access the file because it is being used by another process. (GetLastError() = 32)
# ** Warning: (vopt-133) Unable to remove directory "F:/ic_design/repos/asynch_FIFO_UVM/work/top_optimized".
# 
# Top level modules:
# 	top_test_uvm
# 
# Analyzing design...
# -- Loading module top_test_uvm
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Importing package FIFO_pkg
# -- Loading package mtiUvm.questa_uvm_pkg
# -- Loading interface inf
# -- Loading module asynchronous_fifo
# -- Loading module synchronizer
# -- Loading module wptr_handler
# -- Loading module rptr_handler
# -- Loading module fifo_mem
# ** Error (suppressible): dut/top.v(28): (vopt-8884) Illegal output port connection for 'data_out' (10th connection) to reg type. 
# init_auxdbinfo(): INTERNAL ERROR: Cannot open page file "F:/ic_design/repos/asynch_FIFO_UVM/work/top_optimized/_lib1_0.qpg" in read mode
# Optimization failed
# ** Warning: (vopt-31) Unable to unlink file "F:/ic_design/repos/asynch_FIFO_UVM/work/top_optimized/_lib.qdb".
# The process cannot access the file because it is being used by another process. (GetLastError() = 32)
# ** Warning: (vopt-31) Unable to unlink file "F:/ic_design/repos/asynch_FIFO_UVM/work/top_optimized/_lib3_0.qdb".
# The process cannot access the file because it is being used by another process. (GetLastError() = 32)
# ** Warning: (vopt-31) Unable to unlink file "F:/ic_design/repos/asynch_FIFO_UVM/work/top_optimized/_lib3_0.qpg".
# The process cannot access the file because it is being used by another process. (GetLastError() = 32)
# ** Warning: (vopt-31) Unable to unlink file "F:/ic_design/repos/asynch_FIFO_UVM/work/top_optimized/_lib3_0.qtl".
# The process cannot access the file because it is being used by another process. (GetLastError() = 32)
# ** Warning: (vopt-133) Unable to remove directory "F:/ic_design/repos/asynch_FIFO_UVM/work/top_optimized".
# The directory is not empty. (GetLastError() = 145)
# End time: 14:43:35 on Aug 17,2024, Elapsed time: 0:00:01
# Errors: 1, Warnings: 10
# ** Error: F:/questasim/questasim64_2021.1/win64/vopt failed.
# Error in macro ./run.do line 5
# Return status = 2
#     (procedure "compile" line 1)
#     invoked from within
# "compile NoFilter vopt top_test_uvm -o top_optimized +acc +cover=bcefsx+asynchronous_fifo(rtl)"
#     ("eval" body line 1)
#     invoked from within
# "eval compile NoFilter vopt $args"
#     (procedure "vopt" line 1)
#     invoked from within
# "vopt top_test_uvm -o top_optimized +acc +cover=bcefsx+asynchronous_fifo(rtl)"
quit -sim
# End time: 14:43:50 on Aug 17,2024, Elapsed time: 0:03:30
# Errors: 1, Warnings: 0
do run.do
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 14:43:59 on Aug 17,2024
# vlog -reportprogress 300 -f dut.f "+cover" -covercells 
# -- Compiling module fifo_mem
# -- Compiling module rptr_handler
# -- Compiling module wptr_handler
# -- Compiling module synchronizer
# -- Compiling module synchronizer
# ** Warning: ** while parsing file included at dut/top.v(1)
# ** at dut/synchronizer.v(1): (vlog-2275) Existing module 'synchronizer' at line 1 will be overwritten.
# -- Compiling module wptr_handler
# ** Warning: ** while parsing file included at dut/top.v(2)
# ** at dut/wptr_handler.v(1): (vlog-2275) Existing module 'wptr_handler' at line 1 will be overwritten.
# -- Compiling module rptr_handler
# ** Warning: ** while parsing file included at dut/top.v(3)
# ** at dut/rptr_handler.v(1): (vlog-2275) Existing module 'rptr_handler' at line 1 will be overwritten.
# -- Compiling module fifo_mem
# ** Warning: ** while parsing file included at dut/top.v(4)
# ** at dut/fifo_mem.v(1): (vlog-2275) Existing module 'fifo_mem' at line 1 will be overwritten.
# -- Compiling module asynchronous_fifo
# 
# Top level modules:
# 	asynchronous_fifo
# End time: 14:43:59 on Aug 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 4
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 14:43:59 on Aug 17,2024
# vlog -reportprogress 300 -f tb.f "+cover" -covercells 
# -- Compiling module FIFO_sva
# -- Compiling package FIFO_pkg
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# ** Note: (vlog-2286) FIFO_uvm_pkg.sv(4): Using implicit +incdir+F:/questasim/questasim64_2021.1/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# -- Compiling interface inf
# -- Importing package FIFO_pkg
# -- Compiling module top_test_uvm
# 
# Top level modules:
# 	FIFO_sva
# 	top_test_uvm
# End time: 14:43:59 on Aug 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vopt 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 14:44:00 on Aug 17,2024
# vopt -reportprogress 300 top_test_uvm -o top_optimized "+acc" "+cover=bcefsx+asynchronous_fifo(rtl)" 
# 
# Top level modules:
# 	top_test_uvm
# 
# Analyzing design...
# -- Loading module top_test_uvm
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Importing package FIFO_pkg
# -- Loading package mtiUvm.questa_uvm_pkg
# -- Loading interface inf
# -- Loading module asynchronous_fifo
# -- Loading module synchronizer
# -- Loading module wptr_handler
# -- Loading module rptr_handler
# -- Loading module fifo_mem
# ** Error (suppressible): dut/top.v(28): (vopt-8884) Illegal output port connection for 'data_out' (10th connection) to reg type. 
# Optimization failed
# End time: 14:44:01 on Aug 17,2024, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
# ** Error: F:/questasim/questasim64_2021.1/win64/vopt failed.
# Error in macro ./run.do line 5
# Return status = 2
#     (procedure "compile" line 1)
#     invoked from within
# "compile NoFilter vopt top_test_uvm -o top_optimized +acc +cover=bcefsx+asynchronous_fifo(rtl)"
#     ("eval" body line 1)
#     invoked from within
# "eval compile NoFilter vopt $args"
#     (procedure "vopt" line 1)
#     invoked from within
# "vopt top_test_uvm -o top_optimized +acc +cover=bcefsx+asynchronous_fifo(rtl)"
do run.do
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 14:45:14 on Aug 17,2024
# vlog -reportprogress 300 -f dut.f "+cover" -covercells 
# -- Compiling module fifo_mem
# -- Compiling module rptr_handler
# -- Compiling module wptr_handler
# -- Compiling module synchronizer
# -- Compiling module synchronizer
# ** Warning: ** while parsing file included at dut/top.v(1)
# ** at dut/synchronizer.v(1): (vlog-2275) Existing module 'synchronizer' at line 1 will be overwritten.
# -- Compiling module wptr_handler
# ** Warning: ** while parsing file included at dut/top.v(2)
# ** at dut/wptr_handler.v(1): (vlog-2275) Existing module 'wptr_handler' at line 1 will be overwritten.
# -- Compiling module rptr_handler
# ** Warning: ** while parsing file included at dut/top.v(3)
# ** at dut/rptr_handler.v(1): (vlog-2275) Existing module 'rptr_handler' at line 1 will be overwritten.
# -- Compiling module fifo_mem
# ** Warning: ** while parsing file included at dut/top.v(4)
# ** at dut/fifo_mem.v(1): (vlog-2275) Existing module 'fifo_mem' at line 1 will be overwritten.
# -- Compiling module asynchronous_fifo
# 
# Top level modules:
# 	asynchronous_fifo
# End time: 14:45:14 on Aug 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 4
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 14:45:14 on Aug 17,2024
# vlog -reportprogress 300 -f tb.f "+cover" -covercells 
# -- Compiling module FIFO_sva
# -- Compiling package FIFO_pkg
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# ** Note: (vlog-2286) FIFO_uvm_pkg.sv(4): Using implicit +incdir+F:/questasim/questasim64_2021.1/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# -- Compiling interface inf
# -- Importing package FIFO_pkg
# -- Compiling module top_test_uvm
# 
# Top level modules:
# 	FIFO_sva
# 	top_test_uvm
# End time: 14:45:14 on Aug 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vopt 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 14:45:15 on Aug 17,2024
# vopt -reportprogress 300 top_test_uvm -o top_optimized "+acc" "+cover=bcefsx+asynchronous_fifo(rtl)" 
# 
# Top level modules:
# 	top_test_uvm
# 
# Analyzing design...
# -- Loading module top_test_uvm
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Importing package FIFO_pkg
# -- Loading package mtiUvm.questa_uvm_pkg
# -- Loading interface inf
# -- Loading module asynchronous_fifo
# -- Loading module synchronizer
# -- Loading module wptr_handler
# -- Loading module rptr_handler
# -- Loading module fifo_mem
# Optimizing 11 design-units (inlining 0/8 module instances):
# -- Optimizing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)(fast)
# -- Optimizing package mtiUvm.questa_uvm_pkg(fast)
# -- Optimizing package FIFO_pkg(fast)
# -- Optimizing interface inf(fast__2)
# -- Optimizing module wptr_handler(fast)
# -- Optimizing module asynchronous_fifo(fast)
# -- Optimizing module fifo_mem(fast)
# -- Optimizing module rptr_handler(fast)
# -- Optimizing module top_test_uvm(fast)
# -- Optimizing module synchronizer(fast)
# -- Optimizing interface inf(fast)
# Optimized design name is top_optimized
# End time: 14:45:18 on Aug 17,2024, Elapsed time: 0:00:03
# Errors: 0, Warnings: 0
# vsim top_optimized -coverage "+UVM_TESTNAME=write_once_test" 
# Start time: 14:45:18 on Aug 17,2024
# Loading sv_std.std
# Loading work.inf(fast)
# Loading mtiUvm.uvm_pkg(fast)
# Loading work.FIFO_pkg(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading work.top_test_uvm(fast)
# Loading work.inf(fast__2)
# Loading work.asynchronous_fifo(fast)
# Loading work.synchronizer(fast)
# Loading work.wptr_handler(fast)
# Loading work.rptr_handler(fast)
# Loading work.fifo_mem(fast)
# Loading F:/questasim/questasim64_2021.1/uvm-1.1d\win64\uvm_dpi.dll
# 1
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(277) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(278) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test write_once_test...
# base_test build phase
# my_test build phase
# env build phase
# my_agent build phase
# my_driver build phase
# my_monitor build phase
# my_monitor build phase
# sequencer build phase
# coverage build_phase
# my_scoreboard build phase
# my_compartor build phase
# my_predictor build phase
# my_driver connect phase
# my_monitor connect phase
# my_monitor connect phase
# sequencer connect phase
# my_agent connect phase
# my_compartor connect phase
# my_scoreboard connect phase
# my_scoreboard connect phase
# envconnect phase
# my_test connect phase
# my_test connect phase
# my_monitor end_of_elaboration_phase
# my_monitor end_of_elaboration_phase
# my_monitor end_of_elaboration_phase
# UVM_INFO components/env.svh(58) @ 0: uvm_test_top.env_h [env_h] '{"uvm_test_top.env_h.agent_h.tlm_analysis_port_outputs":@uvm_port_component__5@14 }
# UVM_INFO components/env.svh(60) @ 0: uvm_test_top.env_h [env_h] '{"uvm_test_top.env_h.agent_h.tlm_analysis_port_inputs":@uvm_port_component__5@13 }
# UVM_INFO components/env.svh(62) @ 0: uvm_test_top.env_h [env_h] '{"uvm_test_top.env_h.agent_h.tlm_analysis_port_outputs":@uvm_port_component__5@14 }
# FINISHED GET_PROVIDED_TO
# UVM_INFO components/env.svh(65) @ 0: uvm_test_top.env_h [env_h] '{ }
# UVM_INFO components/env.svh(67) @ 0: uvm_test_top.env_h [env_h] '{"uvm_test_top.env_h.scoreboard_h.predictor_h.analysis_imp":@uvm_port_component__5@19 }
# UVM_INFO components/env.svh(69) @ 0: uvm_test_top.env_h [env_h] '{"uvm_test_top.env_h.scoreboard_h.comparator_h.analysis_actual_outputs":@uvm_port_component__5@31 }
# my_monitor end_of_elaboration_phase
# env run phase
# my_predictor run phase
# UVM_INFO components/comparator.svh(46) @ 0: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# coverage run_phase
# my_agent run phase
# sequencer run phase
# start of pre_body task
# start of pre_body task
# start of pre_body task
# start of body task
# start item has been invoked
# UVM_INFO components/predictor.svh(66) @ 0: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITTEN_DATA: rrst_n:0, wrst_n:0 ,w_en:0 ,r_en:0 , data_in:0
# UVM_INFO components/predictor.svh(70) @ 0: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA:  time:                    0  wrst_n:0  rrst_n:0  data_in: 0  w_en: 0  r_en: 0  data_out: 0  empty: 1  full: 0
# my_predictor run phase
# UVM_INFO components/comparator.svh(48) @ 0: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECIEVED:  time:                    0  wrst_n:0  rrst_n:0  data_in: 0  w_en: 0  r_en: 0  data_out: 0  empty: 1  full: 0
# UVM_INFO components/comparator.svh(51) @ 20: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] actual_SEQ_ITEM RECIEVED:  time:                   20  wrst_n:0  rrst_n:0  data_in: 0  w_en: 0  r_en: 0  data_out: x  empty: 1  full: 0
# UVM_ERROR components/comparator.svh(58) @ 20: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] FAIL
# UVM_INFO components/comparator.svh(46) @ 20: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# finish item has been invoked
# ABOUT TO ENTER WRITE_READ_FIFO 
# ENTERED WRITE_READ_FIFO 
# ABOUT TO ENTER WRITE_FIFO 
# ENTERED WRITE FIFO
# UVM_INFO components/predictor.svh(66) @ 20: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITTEN_DATA: rrst_n:1, wrst_n:1 ,w_en:1 ,r_en:0 , data_in:167
# WRITE_POINER = 1
# READ_POINER = 0
# UVM_INFO components/predictor.svh(70) @ 20: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA:  time:                   20  wrst_n:1  rrst_n:1  data_in: 167  w_en: 1  r_en: 0  data_out: 0  empty: 0  full: 0
# my_predictor run phase
# UVM_INFO components/comparator.svh(48) @ 20: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECIEVED:  time:                   20  wrst_n:1  rrst_n:1  data_in: 167  w_en: 1  r_en: 0  data_out: 0  empty: 0  full: 0
# UVM_INFO components/comparator.svh(51) @ 40: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] actual_SEQ_ITEM RECIEVED:  time:                   40  wrst_n:1  rrst_n:1  data_in: 167  w_en: 1  r_en: 0  data_out: x  empty: 1  full: 0
# UVM_ERROR components/comparator.svh(58) @ 40: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] FAIL
# UVM_INFO components/comparator.svh(46) @ 40: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# my_test run phase
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1267) @ 40: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :   21
# UVM_WARNING :    0
# UVM_ERROR :    2
# UVM_FATAL :    0
# ** Report counts by id
# [COMPARATOR]     7
# [PREDICTOR]     4
# [Questa UVM]     2
# [RNTST]     1
# [SCOREBOARD]     2
# [TEST_DONE]     1
# [env_h]     6
# ** Note: $finish    : F:/questasim/questasim64_2021.1/win64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 40 ns  Iteration: 61  Instance: /top_test_uvm
# 1
# Break in Task uvm_pkg/uvm_root::run_test at F:/questasim/questasim64_2021.1/win64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh line 430
run
# full flag asserted and deasserted INCORRECTLY
run
do run.do
# Error 31: Unable to unlink file "F:/ic_design/repos/asynch_FIFO_UVM/work/top_optimized/_lib.qdb".
# Error 31: Unable to unlink file "F:/ic_design/repos/asynch_FIFO_UVM/work/top_optimized/_lib3_0.qdb".
# Error 31: Unable to unlink file "F:/ic_design/repos/asynch_FIFO_UVM/work/top_optimized/_lib3_0.qpg".
# Error 31: Unable to unlink file "F:/ic_design/repos/asynch_FIFO_UVM/work/top_optimized/_lib3_0.qtl".
# Error 133: Unable to remove directory "F:/ic_design/repos/asynch_FIFO_UVM/work/top_optimized".
# Error 133: Unable to remove directory "F:/ic_design/repos/asynch_FIFO_UVM/work".
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 18:04:03 on Aug 17,2024
# vlog -reportprogress 300 -f dut.f "+cover" -covercells 
# -- Compiling module fifo_mem
# -- Compiling module rptr_handler
# -- Compiling module wptr_handler
# -- Compiling module synchronizer
# -- Compiling module synchronizer
# ** Warning: ** while parsing file included at dut/top.v(1)
# ** at dut/synchronizer.v(1): (vlog-2275) Existing module 'synchronizer' at line 1 will be overwritten.
# -- Compiling module wptr_handler
# ** Warning: ** while parsing file included at dut/top.v(2)
# ** at dut/wptr_handler.v(1): (vlog-2275) Existing module 'wptr_handler' at line 1 will be overwritten.
# -- Compiling module rptr_handler
# ** Warning: ** while parsing file included at dut/top.v(3)
# ** at dut/rptr_handler.v(1): (vlog-2275) Existing module 'rptr_handler' at line 1 will be overwritten.
# -- Compiling module fifo_mem
# ** Warning: ** while parsing file included at dut/top.v(4)
# ** at dut/fifo_mem.v(1): (vlog-2275) Existing module 'fifo_mem' at line 1 will be overwritten.
# -- Compiling module asynchronous_fifo
# 
# Top level modules:
# 	asynchronous_fifo
# End time: 18:04:03 on Aug 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 4
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 18:04:03 on Aug 17,2024
# vlog -reportprogress 300 -f tb.f "+cover" -covercells 
# -- Compiling module FIFO_sva
# -- Compiling package FIFO_pkg
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# ** Note: (vlog-2286) FIFO_uvm_pkg.sv(4): Using implicit +incdir+F:/questasim/questasim64_2021.1/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# -- Compiling interface inf
# -- Importing package FIFO_pkg
# -- Compiling module top_test_uvm
# 
# Top level modules:
# 	FIFO_sva
# 	top_test_uvm
# End time: 18:04:04 on Aug 17,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vopt 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 18:04:06 on Aug 17,2024
# vopt -reportprogress 300 top_test_uvm -o top_optimized "+acc" "+cover=bcefsx+asynchronous_fifo(rtl)" 
# 
# Top level modules:
# 	top_test_uvm
# 
# Analyzing design...
# -- Loading module top_test_uvm
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Importing package FIFO_pkg
# -- Loading package mtiUvm.questa_uvm_pkg
# -- Loading interface inf
# -- Loading module asynchronous_fifo
# -- Loading module synchronizer
# -- Loading module wptr_handler
# -- Loading module rptr_handler
# -- Loading module fifo_mem
# Optimizing 11 design-units (inlining 0/8 module instances):
# -- Optimizing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)(fast)
# -- Optimizing package mtiUvm.questa_uvm_pkg(fast)
# -- Optimizing package FIFO_pkg(fast)
# -- Optimizing interface inf(fast__2)
# -- Optimizing module wptr_handler(fast)
# -- Optimizing module asynchronous_fifo(fast)
# -- Optimizing module fifo_mem(fast)
# -- Optimizing module rptr_handler(fast)
# -- Optimizing module top_test_uvm(fast)
# -- Optimizing module synchronizer(fast)
# -- Optimizing interface inf(fast)
# Optimized design name is top_optimized
# End time: 18:04:10 on Aug 17,2024, Elapsed time: 0:00:04
# Errors: 0, Warnings: 0
# End time: 18:04:23 on Aug 17,2024, Elapsed time: 3:19:05
# Errors: 0, Warnings: 0
# vsim top_optimized -coverage "+UVM_TESTNAME=write_once_test" 
# Start time: 18:04:25 on Aug 17,2024
# Loading sv_std.std
# Loading work.inf(fast)
# Loading mtiUvm.uvm_pkg(fast)
# Loading work.FIFO_pkg(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading work.top_test_uvm(fast)
# Loading work.inf(fast__2)
# Loading work.asynchronous_fifo(fast)
# Loading work.synchronizer(fast)
# Loading work.wptr_handler(fast)
# Loading work.rptr_handler(fast)
# Loading work.fifo_mem(fast)
# Loading F:/questasim/questasim64_2021.1/uvm-1.1d\win64\uvm_dpi.dll
# 1
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(277) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(278) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test write_once_test...
# base_test build phase
# my_test build phase
# env build phase
# my_agent build phase
# my_driver build phase
# my_monitor build phase
# my_monitor build phase
# sequencer build phase
# coverage build_phase
# my_scoreboard build phase
# my_compartor build phase
# my_predictor build phase
# my_driver connect phase
# my_monitor connect phase
# my_monitor connect phase
# sequencer connect phase
# my_agent connect phase
# my_compartor connect phase
# my_scoreboard connect phase
# my_scoreboard connect phase
# envconnect phase
# my_test connect phase
# my_test connect phase
# my_monitor end_of_elaboration_phase
# my_monitor end_of_elaboration_phase
# my_monitor end_of_elaboration_phase
# UVM_INFO components/env.svh(58) @ 0: uvm_test_top.env_h [env_h] '{"uvm_test_top.env_h.agent_h.tlm_analysis_port_outputs":@uvm_port_component__5@14 }
# UVM_INFO components/env.svh(60) @ 0: uvm_test_top.env_h [env_h] '{"uvm_test_top.env_h.agent_h.tlm_analysis_port_inputs":@uvm_port_component__5@13 }
# UVM_INFO components/env.svh(62) @ 0: uvm_test_top.env_h [env_h] '{"uvm_test_top.env_h.agent_h.tlm_analysis_port_outputs":@uvm_port_component__5@14 }
# FINISHED GET_PROVIDED_TO
# UVM_INFO components/env.svh(65) @ 0: uvm_test_top.env_h [env_h] '{ }
# UVM_INFO components/env.svh(67) @ 0: uvm_test_top.env_h [env_h] '{"uvm_test_top.env_h.scoreboard_h.predictor_h.analysis_imp":@uvm_port_component__5@19 }
# UVM_INFO components/env.svh(69) @ 0: uvm_test_top.env_h [env_h] '{"uvm_test_top.env_h.scoreboard_h.comparator_h.analysis_actual_outputs":@uvm_port_component__5@31 }
# my_monitor end_of_elaboration_phase
# env run phase
# my_predictor run phase
# UVM_INFO components/comparator.svh(46) @ 0: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# coverage run_phase
# my_agent run phase
# sequencer run phase
# start of pre_body task
# start of pre_body task
# start of pre_body task
# start of body task
# start item has been invoked
# UVM_INFO components/predictor.svh(66) @ 0: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITTEN_DATA: rrst_n:0, wrst_n:0 ,w_en:0 ,r_en:0 , data_in:0
# UVM_INFO components/predictor.svh(70) @ 0: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA:  time:                    0  wrst_n:0  rrst_n:0  data_in: 0  w_en: 0  r_en: 0  data_out: 0  empty: 1  full: 0
# my_predictor run phase
# UVM_INFO components/comparator.svh(48) @ 0: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECIEVED:  time:                    0  wrst_n:0  rrst_n:0  data_in: 0  w_en: 0  r_en: 0  data_out: 0  empty: 1  full: 0
# UVM_INFO components/comparator.svh(51) @ 20: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] actual_SEQ_ITEM RECIEVED:  time:                   20  wrst_n:0  rrst_n:0  data_in: 0  w_en: 0  r_en: 0  data_out: x  empty: 1  full: 0
# UVM_ERROR components/comparator.svh(58) @ 20: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] FAIL
# UVM_INFO components/comparator.svh(46) @ 20: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# finish item has been invoked
# ABOUT TO ENTER WRITE_READ_FIFO 
# ENTERED WRITE_READ_FIFO 
# ABOUT TO ENTER WRITE_FIFO 
# ENTERED WRITE FIFO
# UVM_INFO components/predictor.svh(66) @ 20: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITTEN_DATA: rrst_n:1, wrst_n:1 ,w_en:1 ,r_en:0 , data_in:167
# WRITE_POINER = 1
# READ_POINER = 0
# UVM_INFO components/predictor.svh(70) @ 20: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA:  time:                   20  wrst_n:1  rrst_n:1  data_in: 167  w_en: 1  r_en: 0  data_out: 0  empty: 0  full: 0
# my_predictor run phase
# UVM_INFO components/comparator.svh(48) @ 20: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECIEVED:  time:                   20  wrst_n:1  rrst_n:1  data_in: 167  w_en: 1  r_en: 0  data_out: 0  empty: 0  full: 0
# UVM_INFO components/comparator.svh(51) @ 40: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] actual_SEQ_ITEM RECIEVED:  time:                   40  wrst_n:1  rrst_n:1  data_in: 167  w_en: 1  r_en: 0  data_out: x  empty: 1  full: 0
# UVM_ERROR components/comparator.svh(58) @ 40: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] FAIL
# UVM_INFO components/comparator.svh(46) @ 40: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# my_test run phase
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1267) @ 40: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :   21
# UVM_WARNING :    0
# UVM_ERROR :    2
# UVM_FATAL :    0
# ** Report counts by id
# [COMPARATOR]     7
# [PREDICTOR]     4
# [Questa UVM]     2
# [RNTST]     1
# [SCOREBOARD]     2
# [TEST_DONE]     1
# [env_h]     6
# ** Note: $finish    : F:/questasim/questasim64_2021.1/win64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 40 ns  Iteration: 61  Instance: /top_test_uvm
# 1
# Break in Task uvm_pkg/uvm_root::run_test at F:/questasim/questasim64_2021.1/win64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh line 430
run
run
do run.do
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 18:06:24 on Aug 17,2024
# vlog -reportprogress 300 -f dut.f "+cover" -covercells 
# -- Compiling module fifo_mem
# -- Compiling module rptr_handler
# -- Compiling module wptr_handler
# -- Compiling module synchronizer
# -- Compiling module synchronizer
# ** Warning: ** while parsing file included at dut/top.v(1)
# ** at dut/synchronizer.v(1): (vlog-2275) Existing module 'synchronizer' at line 1 will be overwritten.
# -- Compiling module wptr_handler
# ** Warning: ** while parsing file included at dut/top.v(2)
# ** at dut/wptr_handler.v(1): (vlog-2275) Existing module 'wptr_handler' at line 1 will be overwritten.
# -- Compiling module rptr_handler
# ** Warning: ** while parsing file included at dut/top.v(3)
# ** at dut/rptr_handler.v(1): (vlog-2275) Existing module 'rptr_handler' at line 1 will be overwritten.
# -- Compiling module fifo_mem
# ** Warning: ** while parsing file included at dut/top.v(4)
# ** at dut/fifo_mem.v(1): (vlog-2275) Existing module 'fifo_mem' at line 1 will be overwritten.
# -- Compiling module asynchronous_fifo
# 
# Top level modules:
# 	asynchronous_fifo
# End time: 18:06:24 on Aug 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 4
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 18:06:24 on Aug 17,2024
# vlog -reportprogress 300 -f tb.f "+cover" -covercells 
# -- Compiling module FIFO_sva
# -- Compiling package FIFO_pkg
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# ** Note: (vlog-2286) FIFO_uvm_pkg.sv(4): Using implicit +incdir+F:/questasim/questasim64_2021.1/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# -- Compiling interface inf
# -- Importing package FIFO_pkg
# ** Error: (vlog-13069) interface/FIFO_interface.sv(144): near ",": syntax error, unexpected ','.
# -- Compiling module top_test_uvm
# End time: 18:06:25 on Aug 17,2024, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
# ** Error: F:/questasim/questasim64_2021.1/win64/vlog failed.
# Error in macro ./run.do line 4
# F:/questasim/questasim64_2021.1/win64/vlog failed.
#     while executing
# "vlog -f tb.f +cover -covercells"
do run.do
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 18:15:25 on Aug 17,2024
# vlog -reportprogress 300 -f dut.f "+cover" -covercells 
# -- Compiling module fifo_mem
# -- Compiling module rptr_handler
# -- Compiling module wptr_handler
# -- Compiling module synchronizer
# -- Compiling module synchronizer
# ** Warning: ** while parsing file included at dut/top.v(1)
# ** at dut/synchronizer.v(1): (vlog-2275) Existing module 'synchronizer' at line 1 will be overwritten.
# -- Compiling module wptr_handler
# ** Warning: ** while parsing file included at dut/top.v(2)
# ** at dut/wptr_handler.v(1): (vlog-2275) Existing module 'wptr_handler' at line 1 will be overwritten.
# -- Compiling module rptr_handler
# ** Warning: ** while parsing file included at dut/top.v(3)
# ** at dut/rptr_handler.v(1): (vlog-2275) Existing module 'rptr_handler' at line 1 will be overwritten.
# -- Compiling module fifo_mem
# ** Warning: ** while parsing file included at dut/top.v(4)
# ** at dut/fifo_mem.v(1): (vlog-2275) Existing module 'fifo_mem' at line 1 will be overwritten.
# -- Compiling module asynchronous_fifo
# 
# Top level modules:
# 	asynchronous_fifo
# End time: 18:15:25 on Aug 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 4
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 18:15:26 on Aug 17,2024
# vlog -reportprogress 300 -f tb.f "+cover" -covercells 
# -- Compiling module FIFO_sva
# -- Compiling package FIFO_pkg
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# ** Note: (vlog-2286) FIFO_uvm_pkg.sv(4): Using implicit +incdir+F:/questasim/questasim64_2021.1/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# -- Compiling interface inf
# -- Importing package FIFO_pkg
# ** Error: (vlog-13069) interface/FIFO_interface.sv(131): near ",": syntax error, unexpected ','.
# -- Compiling module top_test_uvm
# End time: 18:15:26 on Aug 17,2024, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: F:/questasim/questasim64_2021.1/win64/vlog failed.
# Error in macro ./run.do line 4
# F:/questasim/questasim64_2021.1/win64/vlog failed.
#     while executing
# "vlog -f tb.f +cover -covercells"
do run.do
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 18:21:37 on Aug 17,2024
# vlog -reportprogress 300 -f dut.f "+cover" -covercells 
# -- Compiling module fifo_mem
# -- Compiling module rptr_handler
# -- Compiling module wptr_handler
# -- Compiling module synchronizer
# -- Compiling module synchronizer
# ** Warning: ** while parsing file included at dut/top.v(1)
# ** at dut/synchronizer.v(1): (vlog-2275) Existing module 'synchronizer' at line 1 will be overwritten.
# -- Compiling module wptr_handler
# ** Warning: ** while parsing file included at dut/top.v(2)
# ** at dut/wptr_handler.v(1): (vlog-2275) Existing module 'wptr_handler' at line 1 will be overwritten.
# -- Compiling module rptr_handler
# ** Warning: ** while parsing file included at dut/top.v(3)
# ** at dut/rptr_handler.v(1): (vlog-2275) Existing module 'rptr_handler' at line 1 will be overwritten.
# -- Compiling module fifo_mem
# ** Warning: ** while parsing file included at dut/top.v(4)
# ** at dut/fifo_mem.v(1): (vlog-2275) Existing module 'fifo_mem' at line 1 will be overwritten.
# -- Compiling module asynchronous_fifo
# 
# Top level modules:
# 	asynchronous_fifo
# End time: 18:21:37 on Aug 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 4
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 18:21:38 on Aug 17,2024
# vlog -reportprogress 300 -f tb.f "+cover" -covercells 
# -- Compiling module FIFO_sva
# -- Compiling package FIFO_pkg
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# ** Note: (vlog-2286) FIFO_uvm_pkg.sv(4): Using implicit +incdir+F:/questasim/questasim64_2021.1/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# -- Compiling interface inf
# -- Importing package FIFO_pkg
# ** Error: (vlog-13069) interface/FIFO_interface.sv(143): near "@": syntax error, unexpected '@', expecting "SystemVerilog keyword 'assert' " or "SystemVerilog keyword 'assume' " or restrict .
# -- Compiling module top_test_uvm
# ** Error: (vlog-13069) interface/FIFO_interface.sv(143): near "(": syntax error, unexpected '(', expecting class.
# End time: 18:21:38 on Aug 17,2024, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: F:/questasim/questasim64_2021.1/win64/vlog failed.
# Error in macro ./run.do line 4
# F:/questasim/questasim64_2021.1/win64/vlog failed.
#     while executing
# "vlog -f tb.f +cover -covercells"
do run.do
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 18:24:29 on Aug 17,2024
# vlog -reportprogress 300 -f dut.f "+cover" -covercells 
# -- Compiling module fifo_mem
# -- Compiling module rptr_handler
# -- Compiling module wptr_handler
# -- Compiling module synchronizer
# -- Compiling module synchronizer
# ** Warning: ** while parsing file included at dut/top.v(1)
# ** at dut/synchronizer.v(1): (vlog-2275) Existing module 'synchronizer' at line 1 will be overwritten.
# -- Compiling module wptr_handler
# ** Warning: ** while parsing file included at dut/top.v(2)
# ** at dut/wptr_handler.v(1): (vlog-2275) Existing module 'wptr_handler' at line 1 will be overwritten.
# -- Compiling module rptr_handler
# ** Warning: ** while parsing file included at dut/top.v(3)
# ** at dut/rptr_handler.v(1): (vlog-2275) Existing module 'rptr_handler' at line 1 will be overwritten.
# -- Compiling module fifo_mem
# ** Warning: ** while parsing file included at dut/top.v(4)
# ** at dut/fifo_mem.v(1): (vlog-2275) Existing module 'fifo_mem' at line 1 will be overwritten.
# -- Compiling module asynchronous_fifo
# 
# Top level modules:
# 	asynchronous_fifo
# End time: 18:24:29 on Aug 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 4
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 18:24:30 on Aug 17,2024
# vlog -reportprogress 300 -f tb.f "+cover" -covercells 
# -- Compiling module FIFO_sva
# -- Compiling package FIFO_pkg
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# ** Note: (vlog-2286) FIFO_uvm_pkg.sv(4): Using implicit +incdir+F:/questasim/questasim64_2021.1/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# -- Compiling interface inf
# -- Importing package FIFO_pkg
# ** Error: (vlog-13069) interface/FIFO_interface.sv(143): near "@": syntax error, unexpected '@', expecting "SystemVerilog keyword 'assert' " or "SystemVerilog keyword 'assume' " or restrict .
# -- Compiling module top_test_uvm
# ** Error: (vlog-13069) interface/FIFO_interface.sv(143): near "(": syntax error, unexpected '(', expecting class.
# End time: 18:24:30 on Aug 17,2024, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: F:/questasim/questasim64_2021.1/win64/vlog failed.
# Error in macro ./run.do line 4
# F:/questasim/questasim64_2021.1/win64/vlog failed.
#     while executing
# "vlog -f tb.f +cover -covercells"
do run.do
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 18:24:44 on Aug 17,2024
# vlog -reportprogress 300 -f dut.f "+cover" -covercells 
# -- Compiling module fifo_mem
# -- Compiling module rptr_handler
# -- Compiling module wptr_handler
# -- Compiling module synchronizer
# -- Compiling module synchronizer
# ** Warning: ** while parsing file included at dut/top.v(1)
# ** at dut/synchronizer.v(1): (vlog-2275) Existing module 'synchronizer' at line 1 will be overwritten.
# -- Compiling module wptr_handler
# ** Warning: ** while parsing file included at dut/top.v(2)
# ** at dut/wptr_handler.v(1): (vlog-2275) Existing module 'wptr_handler' at line 1 will be overwritten.
# -- Compiling module rptr_handler
# ** Warning: ** while parsing file included at dut/top.v(3)
# ** at dut/rptr_handler.v(1): (vlog-2275) Existing module 'rptr_handler' at line 1 will be overwritten.
# -- Compiling module fifo_mem
# ** Warning: ** while parsing file included at dut/top.v(4)
# ** at dut/fifo_mem.v(1): (vlog-2275) Existing module 'fifo_mem' at line 1 will be overwritten.
# -- Compiling module asynchronous_fifo
# 
# Top level modules:
# 	asynchronous_fifo
# End time: 18:24:44 on Aug 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 4
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 18:24:44 on Aug 17,2024
# vlog -reportprogress 300 -f tb.f "+cover" -covercells 
# -- Compiling module FIFO_sva
# -- Compiling package FIFO_pkg
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# ** Note: (vlog-2286) FIFO_uvm_pkg.sv(4): Using implicit +incdir+F:/questasim/questasim64_2021.1/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# -- Compiling interface inf
# -- Importing package FIFO_pkg
# -- Compiling module top_test_uvm
# 
# Top level modules:
# 	FIFO_sva
# 	top_test_uvm
# End time: 18:24:45 on Aug 17,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vopt 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 18:24:46 on Aug 17,2024
# vopt -reportprogress 300 top_test_uvm -o top_optimized "+acc" "+cover=bcefsx+asynchronous_fifo(rtl)" 
# 
# Top level modules:
# 	top_test_uvm
# 
# Analyzing design...
# -- Loading module top_test_uvm
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Importing package FIFO_pkg
# -- Loading package mtiUvm.questa_uvm_pkg
# -- Loading interface inf
# -- Loading module asynchronous_fifo
# -- Loading module synchronizer
# -- Loading module wptr_handler
# -- Loading module rptr_handler
# -- Loading module fifo_mem
# Optimizing 11 design-units (inlining 0/8 module instances):
# -- Optimizing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)(fast)
# -- Optimizing package mtiUvm.questa_uvm_pkg(fast)
# -- Optimizing package FIFO_pkg(fast)
# -- Optimizing interface inf(fast__2)
# -- Optimizing module wptr_handler(fast)
# -- Optimizing module asynchronous_fifo(fast)
# -- Optimizing module fifo_mem(fast)
# -- Optimizing module rptr_handler(fast)
# -- Optimizing module top_test_uvm(fast)
# -- Optimizing module synchronizer(fast)
# -- Optimizing interface inf(fast)
# Optimized design name is top_optimized
# End time: 18:24:49 on Aug 17,2024, Elapsed time: 0:00:03
# Errors: 0, Warnings: 0
# End time: 18:25:28 on Aug 17,2024, Elapsed time: 0:21:03
# Errors: 4, Warnings: 0
# vsim top_optimized -coverage "+UVM_TESTNAME=write_once_test" 
# Start time: 18:25:29 on Aug 17,2024
# Loading sv_std.std
# Loading work.inf(fast)
# Loading mtiUvm.uvm_pkg(fast)
# Loading work.FIFO_pkg(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading work.top_test_uvm(fast)
# Loading work.inf(fast__2)
# Loading work.asynchronous_fifo(fast)
# Loading work.synchronizer(fast)
# Loading work.wptr_handler(fast)
# Loading work.rptr_handler(fast)
# Loading work.fifo_mem(fast)
# Loading F:/questasim/questasim64_2021.1/uvm-1.1d\win64\uvm_dpi.dll
# 1
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(277) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(278) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test write_once_test...
# base_test build phase
# my_test build phase
# env build phase
# my_agent build phase
# my_driver build phase
# my_monitor build phase
# my_monitor build phase
# sequencer build phase
# coverage build_phase
# my_scoreboard build phase
# my_compartor build phase
# my_predictor build phase
# my_driver connect phase
# my_monitor connect phase
# my_monitor connect phase
# sequencer connect phase
# my_agent connect phase
# my_compartor connect phase
# my_scoreboard connect phase
# my_scoreboard connect phase
# envconnect phase
# my_test connect phase
# my_test connect phase
# my_monitor end_of_elaboration_phase
# my_monitor end_of_elaboration_phase
# my_monitor end_of_elaboration_phase
# UVM_INFO components/env.svh(58) @ 0: uvm_test_top.env_h [env_h] '{"uvm_test_top.env_h.agent_h.tlm_analysis_port_outputs":@uvm_port_component__5@14 }
# UVM_INFO components/env.svh(60) @ 0: uvm_test_top.env_h [env_h] '{"uvm_test_top.env_h.agent_h.tlm_analysis_port_inputs":@uvm_port_component__5@13 }
# UVM_INFO components/env.svh(62) @ 0: uvm_test_top.env_h [env_h] '{"uvm_test_top.env_h.agent_h.tlm_analysis_port_outputs":@uvm_port_component__5@14 }
# FINISHED GET_PROVIDED_TO
# UVM_INFO components/env.svh(65) @ 0: uvm_test_top.env_h [env_h] '{ }
# UVM_INFO components/env.svh(67) @ 0: uvm_test_top.env_h [env_h] '{"uvm_test_top.env_h.scoreboard_h.predictor_h.analysis_imp":@uvm_port_component__5@19 }
# UVM_INFO components/env.svh(69) @ 0: uvm_test_top.env_h [env_h] '{"uvm_test_top.env_h.scoreboard_h.comparator_h.analysis_actual_outputs":@uvm_port_component__5@31 }
# my_monitor end_of_elaboration_phase
# env run phase
# my_predictor run phase
# UVM_INFO components/comparator.svh(46) @ 0: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# coverage run_phase
# my_agent run phase
# sequencer run phase
# start of pre_body task
# start of pre_body task
# start of pre_body task
# start of body task
# start item has been invoked
# UVM_INFO components/predictor.svh(66) @ 0: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITTEN_DATA: rrst_n:0, wrst_n:0 ,w_en:0 ,r_en:0 , data_in:0
# UVM_INFO components/predictor.svh(70) @ 0: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA:  time:                    0  wrst_n:0  rrst_n:0  data_in: 0  w_en: 0  r_en: 0  data_out: 0  empty: 1  full: 0
# my_predictor run phase
# UVM_INFO components/comparator.svh(48) @ 0: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECIEVED:  time:                    0  wrst_n:0  rrst_n:0  data_in: 0  w_en: 0  r_en: 0  data_out: 0  empty: 1  full: 0
# UVM_INFO components/comparator.svh(51) @ 20: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] actual_SEQ_ITEM RECIEVED:  time:                   20  wrst_n:0  rrst_n:0  data_in: 0  w_en: 0  r_en: 0  data_out: x  empty: 1  full: 0
# UVM_ERROR components/comparator.svh(58) @ 20: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] FAIL
# UVM_INFO components/comparator.svh(46) @ 20: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# finish item has been invoked
# ABOUT TO ENTER WRITE_READ_FIFO 
# ENTERED WRITE_READ_FIFO 
# ABOUT TO ENTER WRITE_FIFO 
# ENTERED WRITE FIFO
# UVM_INFO components/predictor.svh(66) @ 20: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITTEN_DATA: rrst_n:1, wrst_n:1 ,w_en:1 ,r_en:0 , data_in:167
# WRITE_POINER = 1
# READ_POINER = 0
# UVM_INFO components/predictor.svh(70) @ 20: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA:  time:                   20  wrst_n:1  rrst_n:1  data_in: 167  w_en: 1  r_en: 0  data_out: 0  empty: 0  full: 0
# my_predictor run phase
# UVM_INFO components/comparator.svh(48) @ 20: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECIEVED:  time:                   20  wrst_n:1  rrst_n:1  data_in: 167  w_en: 1  r_en: 0  data_out: 0  empty: 0  full: 0
# UVM_INFO components/comparator.svh(51) @ 40: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] actual_SEQ_ITEM RECIEVED:  time:                   40  wrst_n:1  rrst_n:1  data_in: 167  w_en: 1  r_en: 0  data_out: x  empty: 1  full: 0
# UVM_ERROR components/comparator.svh(58) @ 40: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] FAIL
# UVM_INFO components/comparator.svh(46) @ 40: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# my_test run phase
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1267) @ 40: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :   21
# UVM_WARNING :    0
# UVM_ERROR :    2
# UVM_FATAL :    0
# ** Report counts by id
# [COMPARATOR]     7
# [PREDICTOR]     4
# [Questa UVM]     2
# [RNTST]     1
# [SCOREBOARD]     2
# [TEST_DONE]     1
# [env_h]     6
# ** Note: $finish    : F:/questasim/questasim64_2021.1/win64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 40 ns  Iteration: 61  Instance: /top_test_uvm
# 1
# Break in Task uvm_pkg/uvm_root::run_test at F:/questasim/questasim64_2021.1/win64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh line 430
run
run
do run.do
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 20:25:43 on Aug 17,2024
# vlog -reportprogress 300 -f dut.f "+cover" -covercells 
# -- Compiling module fifo_mem
# -- Compiling module rptr_handler
# -- Compiling module wptr_handler
# -- Compiling module synchronizer
# -- Compiling module synchronizer
# ** Warning: ** while parsing file included at dut/top.v(1)
# ** at dut/synchronizer.v(1): (vlog-2275) Existing module 'synchronizer' at line 1 will be overwritten.
# -- Compiling module wptr_handler
# ** Warning: ** while parsing file included at dut/top.v(2)
# ** at dut/wptr_handler.v(1): (vlog-2275) Existing module 'wptr_handler' at line 1 will be overwritten.
# -- Compiling module rptr_handler
# ** Warning: ** while parsing file included at dut/top.v(3)
# ** at dut/rptr_handler.v(1): (vlog-2275) Existing module 'rptr_handler' at line 1 will be overwritten.
# -- Compiling module fifo_mem
# ** Warning: ** while parsing file included at dut/top.v(4)
# ** at dut/fifo_mem.v(1): (vlog-2275) Existing module 'fifo_mem' at line 1 will be overwritten.
# -- Compiling module asynchronous_fifo
# 
# Top level modules:
# 	asynchronous_fifo
# End time: 20:25:43 on Aug 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 4
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 20:25:43 on Aug 17,2024
# vlog -reportprogress 300 -f tb.f "+cover" -covercells 
# -- Compiling module FIFO_sva
# -- Compiling package FIFO_pkg
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# ** Note: (vlog-2286) FIFO_uvm_pkg.sv(4): Using implicit +incdir+F:/questasim/questasim64_2021.1/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# -- Compiling interface inf
# -- Importing package FIFO_pkg
# ** Error: interface/FIFO_interface.sv(146): Illegal SVA expression in Verilog expression.
# -- Compiling module top_test_uvm
# End time: 20:25:44 on Aug 17,2024, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
# ** Error: F:/questasim/questasim64_2021.1/win64/vlog failed.
# Error in macro ./run.do line 4
# F:/questasim/questasim64_2021.1/win64/vlog failed.
#     while executing
# "vlog -f tb.f +cover -covercells"
do run.do
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 21:22:36 on Aug 17,2024
# vlog -reportprogress 300 -f dut.f "+cover" -covercells 
# -- Compiling module fifo_mem
# -- Compiling module rptr_handler
# -- Compiling module wptr_handler
# -- Compiling module synchronizer
# -- Compiling module synchronizer
# ** Warning: ** while parsing file included at dut/top.v(1)
# ** at dut/synchronizer.v(1): (vlog-2275) Existing module 'synchronizer' at line 1 will be overwritten.
# -- Compiling module wptr_handler
# ** Warning: ** while parsing file included at dut/top.v(2)
# ** at dut/wptr_handler.v(1): (vlog-2275) Existing module 'wptr_handler' at line 1 will be overwritten.
# -- Compiling module rptr_handler
# ** Warning: ** while parsing file included at dut/top.v(3)
# ** at dut/rptr_handler.v(1): (vlog-2275) Existing module 'rptr_handler' at line 1 will be overwritten.
# -- Compiling module fifo_mem
# ** Warning: ** while parsing file included at dut/top.v(4)
# ** at dut/fifo_mem.v(1): (vlog-2275) Existing module 'fifo_mem' at line 1 will be overwritten.
# -- Compiling module asynchronous_fifo
# 
# Top level modules:
# 	asynchronous_fifo
# End time: 21:22:36 on Aug 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 4
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 21:22:36 on Aug 17,2024
# vlog -reportprogress 300 -f tb.f "+cover" -covercells 
# -- Compiling module FIFO_sva
# -- Compiling package FIFO_pkg
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# ** Note: (vlog-2286) FIFO_uvm_pkg.sv(4): Using implicit +incdir+F:/questasim/questasim64_2021.1/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# -- Compiling interface inf
# -- Importing package FIFO_pkg
# ** Error: (vlog-13069) interface/FIFO_interface.sv(149): near "fifo_covered": syntax error, unexpected IDENTIFIER, expecting "SystemVerilog keyword 'endproperty'".
# ** Error: (vlog-13069) interface/FIFO_interface.sv(149): near "=": syntax error, unexpected '=', expecting class.
# End time: 21:22:37 on Aug 17,2024, Elapsed time: 0:00:01
# Errors: 2, Warnings: 0
# ** Error: F:/questasim/questasim64_2021.1/win64/vlog failed.
# Error in macro ./run.do line 4
# F:/questasim/questasim64_2021.1/win64/vlog failed.
#     while executing
# "vlog -f tb.f +cover -covercells"
do run.do
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 21:39:10 on Aug 17,2024
# vlog -reportprogress 300 -f dut.f "+cover" -covercells 
# -- Compiling module fifo_mem
# -- Compiling module rptr_handler
# -- Compiling module wptr_handler
# -- Compiling module synchronizer
# -- Compiling module synchronizer
# ** Warning: ** while parsing file included at dut/top.v(1)
# ** at dut/synchronizer.v(1): (vlog-2275) Existing module 'synchronizer' at line 1 will be overwritten.
# -- Compiling module wptr_handler
# ** Warning: ** while parsing file included at dut/top.v(2)
# ** at dut/wptr_handler.v(1): (vlog-2275) Existing module 'wptr_handler' at line 1 will be overwritten.
# -- Compiling module rptr_handler
# ** Warning: ** while parsing file included at dut/top.v(3)
# ** at dut/rptr_handler.v(1): (vlog-2275) Existing module 'rptr_handler' at line 1 will be overwritten.
# -- Compiling module fifo_mem
# ** Warning: ** while parsing file included at dut/top.v(4)
# ** at dut/fifo_mem.v(1): (vlog-2275) Existing module 'fifo_mem' at line 1 will be overwritten.
# -- Compiling module asynchronous_fifo
# 
# Top level modules:
# 	asynchronous_fifo
# End time: 21:39:10 on Aug 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 4
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 21:39:11 on Aug 17,2024
# vlog -reportprogress 300 -f tb.f "+cover" -covercells 
# -- Compiling module FIFO_sva
# -- Compiling package FIFO_pkg
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# ** Note: (vlog-2286) FIFO_uvm_pkg.sv(4): Using implicit +incdir+F:/questasim/questasim64_2021.1/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# -- Compiling interface inf
# -- Importing package FIFO_pkg
# ** Error: interface/FIFO_interface.sv(156): (vlog-60) SystemVerilog concurrent covers not supported in action block.
# ** Error: (vlog-13069) interface/FIFO_interface.sv(159): near "function": syntax error, unexpected function.
# ** Error: (vlog-13069) interface/FIFO_interface.sv(161): near "endfunction": syntax error, unexpected endfunction.
# ** Error: (vlog-13069) interface/FIFO_interface.sv(165): near "endfunction": syntax error, unexpected endfunction.
# ** Error: (vlog-13069) interface/FIFO_interface.sv(173): near "endinterface": syntax error, unexpected "SystemVerilog keyword 'endinterface'".
# ** Error: top_test_uvm.sv(9): Illegal declaration after the statement near line '1'.  Declarations must precede statements.  Look for stray semicolons.
# ** Error: top_test_uvm.sv(12): Checker 'inf' not found.  Instantiation 'f_if' must be of a visible checker.
# 
# ** Error: top_test_uvm.sv(25): Checker 'asynchronous_fifo' not found.  Instantiation 'DUT' must be of a visible checker.
# 
# ** Error: (vlog-13069) top_test_uvm.sv(31): near "initial": syntax error, unexpected initial.
# ** Error: (vlog-13069) top_test_uvm.sv(36): near "endmodule": syntax error, unexpected endmodule, expecting "SystemVerilog keyword 'assert' " or "SystemVerilog keyword 'assume' " or restrict .
# End time: 21:39:11 on Aug 17,2024, Elapsed time: 0:00:00
# Errors: 10, Warnings: 0
# ** Error: F:/questasim/questasim64_2021.1/win64/vlog failed.
# Error in macro ./run.do line 4
# F:/questasim/questasim64_2021.1/win64/vlog failed.
#     while executing
# "vlog -f tb.f +cover -covercells"
do run.do
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 21:40:04 on Aug 17,2024
# vlog -reportprogress 300 -f dut.f "+cover" -covercells 
# -- Compiling module fifo_mem
# -- Compiling module rptr_handler
# -- Compiling module wptr_handler
# -- Compiling module synchronizer
# -- Compiling module synchronizer
# ** Warning: ** while parsing file included at dut/top.v(1)
# ** at dut/synchronizer.v(1): (vlog-2275) Existing module 'synchronizer' at line 1 will be overwritten.
# -- Compiling module wptr_handler
# ** Warning: ** while parsing file included at dut/top.v(2)
# ** at dut/wptr_handler.v(1): (vlog-2275) Existing module 'wptr_handler' at line 1 will be overwritten.
# -- Compiling module rptr_handler
# ** Warning: ** while parsing file included at dut/top.v(3)
# ** at dut/rptr_handler.v(1): (vlog-2275) Existing module 'rptr_handler' at line 1 will be overwritten.
# -- Compiling module fifo_mem
# ** Warning: ** while parsing file included at dut/top.v(4)
# ** at dut/fifo_mem.v(1): (vlog-2275) Existing module 'fifo_mem' at line 1 will be overwritten.
# -- Compiling module asynchronous_fifo
# 
# Top level modules:
# 	asynchronous_fifo
# End time: 21:40:04 on Aug 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 4
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 21:40:04 on Aug 17,2024
# vlog -reportprogress 300 -f tb.f "+cover" -covercells 
# -- Compiling module FIFO_sva
# -- Compiling package FIFO_pkg
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# ** Note: (vlog-2286) FIFO_uvm_pkg.sv(4): Using implicit +incdir+F:/questasim/questasim64_2021.1/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# -- Compiling interface inf
# -- Importing package FIFO_pkg
# -- Compiling module top_test_uvm
# 
# Top level modules:
# 	FIFO_sva
# 	top_test_uvm
# End time: 21:40:05 on Aug 17,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vopt 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 21:40:09 on Aug 17,2024
# vopt -reportprogress 300 top_test_uvm -o top_optimized "+acc" "+cover=bcefsx+asynchronous_fifo(rtl)" 
# 
# Top level modules:
# 	top_test_uvm
# 
# Analyzing design...
# -- Loading module top_test_uvm
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Importing package FIFO_pkg
# -- Loading package mtiUvm.questa_uvm_pkg
# -- Loading interface inf
# -- Loading module asynchronous_fifo
# -- Loading module synchronizer
# -- Loading module wptr_handler
# -- Loading module rptr_handler
# -- Loading module fifo_mem
# Optimizing 11 design-units (inlining 0/8 module instances):
# -- Optimizing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)(fast)
# -- Optimizing package mtiUvm.questa_uvm_pkg(fast)
# -- Optimizing package FIFO_pkg(fast)
# -- Optimizing interface inf(fast__2)
# -- Optimizing module wptr_handler(fast)
# -- Optimizing module asynchronous_fifo(fast)
# -- Optimizing module fifo_mem(fast)
# -- Optimizing module rptr_handler(fast)
# -- Optimizing module top_test_uvm(fast)
# -- Optimizing module synchronizer(fast)
# -- Optimizing interface inf(fast)
# Optimized design name is top_optimized
# End time: 21:40:13 on Aug 17,2024, Elapsed time: 0:00:04
# Errors: 0, Warnings: 0
# End time: 21:40:35 on Aug 17,2024, Elapsed time: 3:15:06
# Errors: 3, Warnings: 0
# vsim top_optimized -coverage "+UVM_TESTNAME=write_once_test" 
# Start time: 21:40:37 on Aug 17,2024
# Loading sv_std.std
# Loading work.inf(fast)
# Loading mtiUvm.uvm_pkg(fast)
# Loading work.FIFO_pkg(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading work.top_test_uvm(fast)
# Loading work.inf(fast__2)
# Loading work.asynchronous_fifo(fast)
# Loading work.synchronizer(fast)
# Loading work.wptr_handler(fast)
# Loading work.rptr_handler(fast)
# Loading work.fifo_mem(fast)
# Loading F:/questasim/questasim64_2021.1/uvm-1.1d\win64\uvm_dpi.dll
# 1
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(277) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(278) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test write_once_test...
# base_test build phase
# my_test build phase
# env build phase
# my_agent build phase
# my_driver build phase
# my_monitor build phase
# my_monitor build phase
# sequencer build phase
# coverage build_phase
# my_scoreboard build phase
# my_compartor build phase
# my_predictor build phase
# my_driver connect phase
# my_monitor connect phase
# my_monitor connect phase
# sequencer connect phase
# my_agent connect phase
# my_compartor connect phase
# my_scoreboard connect phase
# my_scoreboard connect phase
# envconnect phase
# my_test connect phase
# my_test connect phase
# my_monitor end_of_elaboration_phase
# my_monitor end_of_elaboration_phase
# my_monitor end_of_elaboration_phase
# UVM_INFO components/env.svh(58) @ 0: uvm_test_top.env_h [env_h] '{"uvm_test_top.env_h.agent_h.tlm_analysis_port_outputs":@uvm_port_component__5@14 }
# UVM_INFO components/env.svh(60) @ 0: uvm_test_top.env_h [env_h] '{"uvm_test_top.env_h.agent_h.tlm_analysis_port_inputs":@uvm_port_component__5@13 }
# UVM_INFO components/env.svh(62) @ 0: uvm_test_top.env_h [env_h] '{"uvm_test_top.env_h.agent_h.tlm_analysis_port_outputs":@uvm_port_component__5@14 }
# FINISHED GET_PROVIDED_TO
# UVM_INFO components/env.svh(65) @ 0: uvm_test_top.env_h [env_h] '{ }
# UVM_INFO components/env.svh(67) @ 0: uvm_test_top.env_h [env_h] '{"uvm_test_top.env_h.scoreboard_h.predictor_h.analysis_imp":@uvm_port_component__5@19 }
# UVM_INFO components/env.svh(69) @ 0: uvm_test_top.env_h [env_h] '{"uvm_test_top.env_h.scoreboard_h.comparator_h.analysis_actual_outputs":@uvm_port_component__5@31 }
# my_monitor end_of_elaboration_phase
# env run phase
# my_predictor run phase
# UVM_INFO components/comparator.svh(46) @ 0: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# coverage run_phase
# my_agent run phase
# sequencer run phase
# start of pre_body task
# start of pre_body task
# start of pre_body task
# start of body task
# start item has been invoked
# UVM_INFO components/predictor.svh(66) @ 0: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITTEN_DATA: rrst_n:0, wrst_n:0 ,w_en:0 ,r_en:0 , data_in:0
# UVM_INFO components/predictor.svh(70) @ 0: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA:  time:                    0  wrst_n:0  rrst_n:0  data_in: 0  w_en: 0  r_en: 0  data_out: 0  empty: 1  full: 0
# my_predictor run phase
# UVM_INFO components/comparator.svh(48) @ 0: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECIEVED:  time:                    0  wrst_n:0  rrst_n:0  data_in: 0  w_en: 0  r_en: 0  data_out: 0  empty: 1  full: 0
# UVM_INFO components/comparator.svh(51) @ 20: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] actual_SEQ_ITEM RECIEVED:  time:                   20  wrst_n:0  rrst_n:0  data_in: 0  w_en: 0  r_en: 0  data_out: x  empty: 1  full: 0
# UVM_ERROR components/comparator.svh(58) @ 20: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] FAIL
# UVM_INFO components/comparator.svh(46) @ 20: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# finish item has been invoked
# ABOUT TO ENTER WRITE_READ_FIFO 
# ENTERED WRITE_READ_FIFO 
# ABOUT TO ENTER WRITE_FIFO 
# ENTERED WRITE FIFO
# UVM_INFO components/predictor.svh(66) @ 20: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITTEN_DATA: rrst_n:1, wrst_n:1 ,w_en:1 ,r_en:0 , data_in:167
# WRITE_POINER = 1
# READ_POINER = 0
# UVM_INFO components/predictor.svh(70) @ 20: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA:  time:                   20  wrst_n:1  rrst_n:1  data_in: 167  w_en: 1  r_en: 0  data_out: 0  empty: 0  full: 0
# my_predictor run phase
# UVM_INFO components/comparator.svh(48) @ 20: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECIEVED:  time:                   20  wrst_n:1  rrst_n:1  data_in: 167  w_en: 1  r_en: 0  data_out: 0  empty: 0  full: 0
# UVM_INFO components/comparator.svh(51) @ 40: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] actual_SEQ_ITEM RECIEVED:  time:                   40  wrst_n:1  rrst_n:1  data_in: 167  w_en: 1  r_en: 0  data_out: x  empty: 1  full: 0
# UVM_ERROR components/comparator.svh(58) @ 40: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] FAIL
# UVM_INFO components/comparator.svh(46) @ 40: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# my_test run phase
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1267) @ 40: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :   21
# UVM_WARNING :    0
# UVM_ERROR :    2
# UVM_FATAL :    0
# ** Report counts by id
# [COMPARATOR]     7
# [PREDICTOR]     4
# [Questa UVM]     2
# [RNTST]     1
# [SCOREBOARD]     2
# [TEST_DONE]     1
# [env_h]     6
# ** Note: $finish    : F:/questasim/questasim64_2021.1/win64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 40 ns  Iteration: 61  Instance: /top_test_uvm
# 1
# Break in Task uvm_pkg/uvm_root::run_test at F:/questasim/questasim64_2021.1/win64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh line 430
do run.do
# Error 31: Unable to unlink file "F:/ic_design/repos/asynch_FIFO_UVM/work/top_optimized/_lib.qdb".
# Error 31: Unable to unlink file "F:/ic_design/repos/asynch_FIFO_UVM/work/top_optimized/_lib3_0.qdb".
# Error 31: Unable to unlink file "F:/ic_design/repos/asynch_FIFO_UVM/work/top_optimized/_lib3_0.qpg".
# Error 31: Unable to unlink file "F:/ic_design/repos/asynch_FIFO_UVM/work/top_optimized/_lib3_0.qtl".
# Error 133: Unable to remove directory "F:/ic_design/repos/asynch_FIFO_UVM/work/top_optimized".
# Error 133: Unable to remove directory "F:/ic_design/repos/asynch_FIFO_UVM/work".
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 21:42:59 on Aug 17,2024
# vlog -reportprogress 300 -f dut.f "+cover" -covercells 
# -- Compiling module fifo_mem
# -- Compiling module rptr_handler
# -- Compiling module wptr_handler
# -- Compiling module synchronizer
# -- Compiling module synchronizer
# ** Warning: ** while parsing file included at dut/top.v(1)
# ** at dut/synchronizer.v(1): (vlog-2275) Existing module 'synchronizer' at line 1 will be overwritten.
# -- Compiling module wptr_handler
# ** Warning: ** while parsing file included at dut/top.v(2)
# ** at dut/wptr_handler.v(1): (vlog-2275) Existing module 'wptr_handler' at line 1 will be overwritten.
# -- Compiling module rptr_handler
# ** Warning: ** while parsing file included at dut/top.v(3)
# ** at dut/rptr_handler.v(1): (vlog-2275) Existing module 'rptr_handler' at line 1 will be overwritten.
# -- Compiling module fifo_mem
# ** Warning: ** while parsing file included at dut/top.v(4)
# ** at dut/fifo_mem.v(1): (vlog-2275) Existing module 'fifo_mem' at line 1 will be overwritten.
# -- Compiling module asynchronous_fifo
# 
# Top level modules:
# 	asynchronous_fifo
# End time: 21:42:59 on Aug 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 4
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 21:43:00 on Aug 17,2024
# vlog -reportprogress 300 -f tb.f "+cover" -covercells 
# -- Compiling module FIFO_sva
# -- Compiling package FIFO_pkg
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# ** Note: (vlog-2286) FIFO_uvm_pkg.sv(4): Using implicit +incdir+F:/questasim/questasim64_2021.1/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# -- Compiling interface inf
# -- Importing package FIFO_pkg
# -- Compiling module top_test_uvm
# 
# Top level modules:
# 	FIFO_sva
# 	top_test_uvm
# End time: 21:43:00 on Aug 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vopt 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 21:43:01 on Aug 17,2024
# vopt -reportprogress 300 top_test_uvm -o top_optimized "+acc" "+cover=bcefsx+asynchronous_fifo(rtl)" 
# ** Warning: (vopt-31) Unable to unlink file "F:/ic_design/repos/asynch_FIFO_UVM/work/top_optimized/_lib.qdb".
# ** Warning: (vopt-31) Unable to unlink file "F:/ic_design/repos/asynch_FIFO_UVM/work/top_optimized/_lib3_0.qdb".
# The process cannot access the file because it is being used by another process. (GetLastError() = 32)
# ** Warning: (vopt-31) Unable to unlink file "F:/ic_design/repos/asynch_FIFO_UVM/work/top_optimized/_lib3_0.qpg".
# The process cannot access the file because it is being used by another process. (GetLastError() = 32)
# ** Warning: (vopt-31) Unable to unlink file "F:/ic_design/repos/asynch_FIFO_UVM/work/top_optimized/_lib3_0.qtl".
# The process cannot access the file because it is being used by another process. (GetLastError() = 32)
# ** Warning: (vopt-133) Unable to remove directory "F:/ic_design/repos/asynch_FIFO_UVM/work/top_optimized".
# 
# Top level modules:
# 	top_test_uvm
# 
# Analyzing design...
# -- Loading module top_test_uvm
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Importing package FIFO_pkg
# -- Loading package mtiUvm.questa_uvm_pkg
# -- Loading interface inf
# -- Loading module asynchronous_fifo
# -- Loading module synchronizer
# -- Loading module wptr_handler
# -- Loading module rptr_handler
# -- Loading module fifo_mem
# init_auxdbinfo(): INTERNAL ERROR: Cannot open page file "F:/ic_design/repos/asynch_FIFO_UVM/work/top_optimized/_lib1_0.qpg" in read mode
# Optimizing 11 design-units (inlining 0/8 module instances):
# -- Optimizing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)(fast)
# -- Optimizing package mtiUvm.questa_uvm_pkg(fast)
# -- Optimizing package FIFO_pkg(fast)
# -- Optimizing interface inf(fast__2)
# -- Optimizing module wptr_handler(fast)
# -- Optimizing module asynchronous_fifo(fast)
# -- Optimizing module fifo_mem(fast)
# -- Optimizing module rptr_handler(fast)
# -- Optimizing module top_test_uvm(fast)
# -- Optimizing module synchronizer(fast)
# -- Optimizing interface inf(fast)
# Optimized design name is top_optimized
# End time: 21:43:04 on Aug 17,2024, Elapsed time: 0:00:03
# Errors: 0, Warnings: 5
# End time: 21:43:27 on Aug 17,2024, Elapsed time: 0:02:50
# Errors: 0, Warnings: 0
# vsim top_optimized -coverage "+UVM_TESTNAME=write_once_test" 
# Start time: 21:43:28 on Aug 17,2024
# Loading sv_std.std
# Loading work.inf(fast)
# Loading mtiUvm.uvm_pkg(fast)
# Loading work.FIFO_pkg(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading work.top_test_uvm(fast)
# Loading work.inf(fast__2)
# Loading work.asynchronous_fifo(fast)
# Loading work.synchronizer(fast)
# Loading work.wptr_handler(fast)
# Loading work.rptr_handler(fast)
# Loading work.fifo_mem(fast)
# Loading F:/questasim/questasim64_2021.1/uvm-1.1d\win64\uvm_dpi.dll
# 1
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(277) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(278) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test write_once_test...
# base_test build phase
# my_test build phase
# env build phase
# my_agent build phase
# my_driver build phase
# my_monitor build phase
# my_monitor build phase
# sequencer build phase
# coverage build_phase
# my_scoreboard build phase
# my_compartor build phase
# my_predictor build phase
# my_driver connect phase
# my_monitor connect phase
# my_monitor connect phase
# sequencer connect phase
# my_agent connect phase
# my_compartor connect phase
# my_scoreboard connect phase
# my_scoreboard connect phase
# envconnect phase
# my_test connect phase
# my_test connect phase
# my_monitor end_of_elaboration_phase
# my_monitor end_of_elaboration_phase
# my_monitor end_of_elaboration_phase
# UVM_INFO components/env.svh(58) @ 0: uvm_test_top.env_h [env_h] '{"uvm_test_top.env_h.agent_h.tlm_analysis_port_outputs":@uvm_port_component__5@14 }
# UVM_INFO components/env.svh(60) @ 0: uvm_test_top.env_h [env_h] '{"uvm_test_top.env_h.agent_h.tlm_analysis_port_inputs":@uvm_port_component__5@13 }
# UVM_INFO components/env.svh(62) @ 0: uvm_test_top.env_h [env_h] '{"uvm_test_top.env_h.agent_h.tlm_analysis_port_outputs":@uvm_port_component__5@14 }
# FINISHED GET_PROVIDED_TO
# UVM_INFO components/env.svh(65) @ 0: uvm_test_top.env_h [env_h] '{ }
# UVM_INFO components/env.svh(67) @ 0: uvm_test_top.env_h [env_h] '{"uvm_test_top.env_h.scoreboard_h.predictor_h.analysis_imp":@uvm_port_component__5@19 }
# UVM_INFO components/env.svh(69) @ 0: uvm_test_top.env_h [env_h] '{"uvm_test_top.env_h.scoreboard_h.comparator_h.analysis_actual_outputs":@uvm_port_component__5@31 }
# my_monitor end_of_elaboration_phase
# env run phase
# my_predictor run phase
# UVM_INFO components/comparator.svh(46) @ 0: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# coverage run_phase
# my_agent run phase
# sequencer run phase
# start of pre_body task
# start of pre_body task
# start of pre_body task
# start of body task
# start item has been invoked
# UVM_INFO components/predictor.svh(66) @ 0: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITTEN_DATA: rrst_n:0, wrst_n:0 ,w_en:0 ,r_en:0 , data_in:0
# UVM_INFO components/predictor.svh(70) @ 0: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA:  time:                    0  wrst_n:0  rrst_n:0  data_in: 0  w_en: 0  r_en: 0  data_out: 0  empty: 1  full: 0
# my_predictor run phase
# UVM_INFO components/comparator.svh(48) @ 0: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECIEVED:  time:                    0  wrst_n:0  rrst_n:0  data_in: 0  w_en: 0  r_en: 0  data_out: 0  empty: 1  full: 0
# UVM_INFO components/comparator.svh(51) @ 20: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] actual_SEQ_ITEM RECIEVED:  time:                   20  wrst_n:0  rrst_n:0  data_in: 0  w_en: 0  r_en: 0  data_out: x  empty: 1  full: 0
# UVM_ERROR components/comparator.svh(58) @ 20: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] FAIL
# UVM_INFO components/comparator.svh(46) @ 20: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# finish item has been invoked
# ABOUT TO ENTER WRITE_READ_FIFO 
# ENTERED WRITE_READ_FIFO 
# ABOUT TO ENTER WRITE_FIFO 
# ENTERED WRITE FIFO
# UVM_INFO components/predictor.svh(66) @ 20: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITTEN_DATA: rrst_n:1, wrst_n:1 ,w_en:1 ,r_en:0 , data_in:167
# WRITE_POINER = 1
# READ_POINER = 0
# UVM_INFO components/predictor.svh(70) @ 20: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA:  time:                   20  wrst_n:1  rrst_n:1  data_in: 167  w_en: 1  r_en: 0  data_out: 0  empty: 0  full: 0
# my_predictor run phase
# UVM_INFO components/comparator.svh(48) @ 20: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECIEVED:  time:                   20  wrst_n:1  rrst_n:1  data_in: 167  w_en: 1  r_en: 0  data_out: 0  empty: 0  full: 0
# UVM_INFO components/comparator.svh(51) @ 40: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] actual_SEQ_ITEM RECIEVED:  time:                   40  wrst_n:1  rrst_n:1  data_in: 167  w_en: 1  r_en: 0  data_out: x  empty: 1  full: 0
# UVM_ERROR components/comparator.svh(58) @ 40: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] FAIL
# UVM_INFO components/comparator.svh(46) @ 40: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# my_test run phase
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1267) @ 40: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :   21
# UVM_WARNING :    0
# UVM_ERROR :    2
# UVM_FATAL :    0
# ** Report counts by id
# [COMPARATOR]     7
# [PREDICTOR]     4
# [Questa UVM]     2
# [RNTST]     1
# [SCOREBOARD]     2
# [TEST_DONE]     1
# [env_h]     6
# ** Note: $finish    : F:/questasim/questasim64_2021.1/win64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 40 ns  Iteration: 61  Instance: /top_test_uvm
# 1
# Break in Task uvm_pkg/uvm_root::run_test at F:/questasim/questasim64_2021.1/win64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh line 430
run
run
do run.do
# Error 31: Unable to unlink file "F:/ic_design/repos/asynch_FIFO_UVM/work/top_optimized/_lib.qdb".
# Error 31: Unable to unlink file "F:/ic_design/repos/asynch_FIFO_UVM/work/top_optimized/_lib3_0.qdb".
# Error 31: Unable to unlink file "F:/ic_design/repos/asynch_FIFO_UVM/work/top_optimized/_lib3_0.qpg".
# Error 31: Unable to unlink file "F:/ic_design/repos/asynch_FIFO_UVM/work/top_optimized/_lib3_0.qtl".
# Error 133: Unable to remove directory "F:/ic_design/repos/asynch_FIFO_UVM/work/top_optimized".
# Error 133: Unable to remove directory "F:/ic_design/repos/asynch_FIFO_UVM/work".
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 21:45:40 on Aug 17,2024
# vlog -reportprogress 300 -f dut.f "+cover" -covercells 
# -- Compiling module fifo_mem
# -- Compiling module rptr_handler
# -- Compiling module wptr_handler
# -- Compiling module synchronizer
# -- Compiling module synchronizer
# ** Warning: ** while parsing file included at dut/top.v(1)
# ** at dut/synchronizer.v(1): (vlog-2275) Existing module 'synchronizer' at line 1 will be overwritten.
# -- Compiling module wptr_handler
# ** Warning: ** while parsing file included at dut/top.v(2)
# ** at dut/wptr_handler.v(1): (vlog-2275) Existing module 'wptr_handler' at line 1 will be overwritten.
# -- Compiling module rptr_handler
# ** Warning: ** while parsing file included at dut/top.v(3)
# ** at dut/rptr_handler.v(1): (vlog-2275) Existing module 'rptr_handler' at line 1 will be overwritten.
# -- Compiling module fifo_mem
# ** Warning: ** while parsing file included at dut/top.v(4)
# ** at dut/fifo_mem.v(1): (vlog-2275) Existing module 'fifo_mem' at line 1 will be overwritten.
# -- Compiling module asynchronous_fifo
# 
# Top level modules:
# 	asynchronous_fifo
# End time: 21:45:41 on Aug 17,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 4
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 21:45:41 on Aug 17,2024
# vlog -reportprogress 300 -f tb.f "+cover" -covercells 
# -- Compiling module FIFO_sva
# -- Compiling package FIFO_pkg
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# ** Note: (vlog-2286) FIFO_uvm_pkg.sv(4): Using implicit +incdir+F:/questasim/questasim64_2021.1/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# -- Compiling interface inf
# -- Importing package FIFO_pkg
# -- Compiling module top_test_uvm
# 
# Top level modules:
# 	FIFO_sva
# 	top_test_uvm
# End time: 21:45:42 on Aug 17,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vopt 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 21:45:43 on Aug 17,2024
# vopt -reportprogress 300 top_test_uvm -o top_optimized "+acc" "+cover=bcefsx+asynchronous_fifo(rtl)" 
# ** Warning: (vopt-31) Unable to unlink file "F:/ic_design/repos/asynch_FIFO_UVM/work/top_optimized/_lib3_0.qpg".
# ** Warning: (vopt-31) Unable to unlink file "F:/ic_design/repos/asynch_FIFO_UVM/work/top_optimized/_lib3_0.qtl".
# The process cannot access the file because it is being used by another process. (GetLastError() = 32)
# ** Warning: (vopt-133) Unable to remove directory "F:/ic_design/repos/asynch_FIFO_UVM/work/top_optimized".
# 
# Top level modules:
# 	top_test_uvm
# 
# Analyzing design...
# -- Loading module top_test_uvm
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Importing package FIFO_pkg
# -- Loading package mtiUvm.questa_uvm_pkg
# -- Loading interface inf
# -- Loading module asynchronous_fifo
# -- Loading module synchronizer
# -- Loading module wptr_handler
# -- Loading module rptr_handler
# -- Loading module fifo_mem
# Optimizing 11 design-units (inlining 0/8 module instances):
# -- Optimizing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)(fast)
# -- Optimizing package mtiUvm.questa_uvm_pkg(fast)
# -- Optimizing package FIFO_pkg(fast)
# -- Optimizing interface inf(fast__2)
# -- Optimizing module wptr_handler(fast)
# -- Optimizing module asynchronous_fifo(fast)
# -- Optimizing module fifo_mem(fast)
# -- Optimizing module rptr_handler(fast)
# -- Optimizing module top_test_uvm(fast)
# -- Optimizing module synchronizer(fast)
# -- Optimizing interface inf(fast)
# Optimized design name is top_optimized
# End time: 21:45:46 on Aug 17,2024, Elapsed time: 0:00:03
# Errors: 0, Warnings: 3
# End time: 21:46:47 on Aug 17,2024, Elapsed time: 0:03:19
# Errors: 0, Warnings: 0
# vsim top_optimized -coverage "+UVM_TESTNAME=write_once_test" 
# Start time: 21:46:48 on Aug 17,2024
# Loading sv_std.std
# Loading work.inf(fast)
# Loading mtiUvm.uvm_pkg(fast)
# Loading work.FIFO_pkg(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading work.top_test_uvm(fast)
# Loading work.inf(fast__2)
# Loading work.asynchronous_fifo(fast)
# Loading work.synchronizer(fast)
# Loading work.wptr_handler(fast)
# Loading work.rptr_handler(fast)
# Loading work.fifo_mem(fast)
# Loading F:/questasim/questasim64_2021.1/uvm-1.1d\win64\uvm_dpi.dll
# 1
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(277) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(278) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test write_once_test...
# base_test build phase
# my_test build phase
# env build phase
# my_agent build phase
# my_driver build phase
# my_monitor build phase
# my_monitor build phase
# sequencer build phase
# coverage build_phase
# my_scoreboard build phase
# my_compartor build phase
# my_predictor build phase
# my_driver connect phase
# my_monitor connect phase
# my_monitor connect phase
# sequencer connect phase
# my_agent connect phase
# my_compartor connect phase
# my_scoreboard connect phase
# my_scoreboard connect phase
# envconnect phase
# my_test connect phase
# my_test connect phase
# my_monitor end_of_elaboration_phase
# my_monitor end_of_elaboration_phase
# my_monitor end_of_elaboration_phase
# UVM_INFO components/env.svh(58) @ 0: uvm_test_top.env_h [env_h] '{"uvm_test_top.env_h.agent_h.tlm_analysis_port_outputs":@uvm_port_component__5@14 }
# UVM_INFO components/env.svh(60) @ 0: uvm_test_top.env_h [env_h] '{"uvm_test_top.env_h.agent_h.tlm_analysis_port_inputs":@uvm_port_component__5@13 }
# UVM_INFO components/env.svh(62) @ 0: uvm_test_top.env_h [env_h] '{"uvm_test_top.env_h.agent_h.tlm_analysis_port_outputs":@uvm_port_component__5@14 }
# FINISHED GET_PROVIDED_TO
# UVM_INFO components/env.svh(65) @ 0: uvm_test_top.env_h [env_h] '{ }
# UVM_INFO components/env.svh(67) @ 0: uvm_test_top.env_h [env_h] '{"uvm_test_top.env_h.scoreboard_h.predictor_h.analysis_imp":@uvm_port_component__5@19 }
# UVM_INFO components/env.svh(69) @ 0: uvm_test_top.env_h [env_h] '{"uvm_test_top.env_h.scoreboard_h.comparator_h.analysis_actual_outputs":@uvm_port_component__5@31 }
# my_monitor end_of_elaboration_phase
# env run phase
# my_predictor run phase
# UVM_INFO components/comparator.svh(46) @ 0: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# coverage run_phase
# my_agent run phase
# sequencer run phase
# start of pre_body task
# start of pre_body task
# start of pre_body task
# start of body task
# start item has been invoked
# UVM_INFO components/predictor.svh(66) @ 0: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITTEN_DATA: rrst_n:0, wrst_n:0 ,w_en:0 ,r_en:0 , data_in:0
# UVM_INFO components/predictor.svh(70) @ 0: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA:  time:                    0  wrst_n:0  rrst_n:0  data_in: 0  w_en: 0  r_en: 0  data_out: 0  empty: 1  full: 0
# my_predictor run phase
# UVM_INFO components/comparator.svh(48) @ 0: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECIEVED:  time:                    0  wrst_n:0  rrst_n:0  data_in: 0  w_en: 0  r_en: 0  data_out: 0  empty: 1  full: 0
# UVM_INFO components/comparator.svh(51) @ 20: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] actual_SEQ_ITEM RECIEVED:  time:                   20  wrst_n:0  rrst_n:0  data_in: 0  w_en: 0  r_en: 0  data_out: x  empty: 1  full: 0
# UVM_ERROR components/comparator.svh(58) @ 20: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] FAIL
# UVM_INFO components/comparator.svh(46) @ 20: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# finish item has been invoked
# ABOUT TO ENTER WRITE_READ_FIFO 
# ENTERED WRITE_READ_FIFO 
# ABOUT TO ENTER WRITE_FIFO 
# ENTERED WRITE FIFO
# UVM_INFO components/predictor.svh(66) @ 20: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITTEN_DATA: rrst_n:1, wrst_n:1 ,w_en:1 ,r_en:0 , data_in:167
# WRITE_POINER = 1
# READ_POINER = 0
# UVM_INFO components/predictor.svh(70) @ 20: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA:  time:                   20  wrst_n:1  rrst_n:1  data_in: 167  w_en: 1  r_en: 0  data_out: 0  empty: 0  full: 0
# my_predictor run phase
# UVM_INFO components/comparator.svh(48) @ 20: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECIEVED:  time:                   20  wrst_n:1  rrst_n:1  data_in: 167  w_en: 1  r_en: 0  data_out: 0  empty: 0  full: 0
# UVM_INFO components/comparator.svh(51) @ 40: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] actual_SEQ_ITEM RECIEVED:  time:                   40  wrst_n:1  rrst_n:1  data_in: 167  w_en: 1  r_en: 0  data_out: x  empty: 1  full: 0
# UVM_ERROR components/comparator.svh(58) @ 40: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] FAIL
# UVM_INFO components/comparator.svh(46) @ 40: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# my_test run phase
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1267) @ 40: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :   21
# UVM_WARNING :    0
# UVM_ERROR :    2
# UVM_FATAL :    0
# ** Report counts by id
# [COMPARATOR]     7
# [PREDICTOR]     4
# [Questa UVM]     2
# [RNTST]     1
# [SCOREBOARD]     2
# [TEST_DONE]     1
# [env_h]     6
# ** Note: $finish    : F:/questasim/questasim64_2021.1/win64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 40 ns  Iteration: 61  Instance: /top_test_uvm
# 1
# Break in Task uvm_pkg/uvm_root::run_test at F:/questasim/questasim64_2021.1/win64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh line 430
run
do run.do
# Error 31: Unable to unlink file "F:/ic_design/repos/asynch_FIFO_UVM/work/top_optimized/_lib.qdb".
# Error 31: Unable to unlink file "F:/ic_design/repos/asynch_FIFO_UVM/work/top_optimized/_lib3_0.qdb".
# Error 31: Unable to unlink file "F:/ic_design/repos/asynch_FIFO_UVM/work/top_optimized/_lib3_0.qpg".
# Error 31: Unable to unlink file "F:/ic_design/repos/asynch_FIFO_UVM/work/top_optimized/_lib3_0.qtl".
# Error 133: Unable to remove directory "F:/ic_design/repos/asynch_FIFO_UVM/work/top_optimized".
# Error 133: Unable to remove directory "F:/ic_design/repos/asynch_FIFO_UVM/work".
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 21:48:52 on Aug 17,2024
# vlog -reportprogress 300 -f dut.f "+cover" -covercells 
# -- Compiling module fifo_mem
# -- Compiling module rptr_handler
# -- Compiling module wptr_handler
# -- Compiling module synchronizer
# -- Compiling module synchronizer
# ** Warning: ** while parsing file included at dut/top.v(1)
# ** at dut/synchronizer.v(1): (vlog-2275) Existing module 'synchronizer' at line 1 will be overwritten.
# -- Compiling module wptr_handler
# ** Warning: ** while parsing file included at dut/top.v(2)
# ** at dut/wptr_handler.v(1): (vlog-2275) Existing module 'wptr_handler' at line 1 will be overwritten.
# -- Compiling module rptr_handler
# ** Warning: ** while parsing file included at dut/top.v(3)
# ** at dut/rptr_handler.v(1): (vlog-2275) Existing module 'rptr_handler' at line 1 will be overwritten.
# -- Compiling module fifo_mem
# ** Warning: ** while parsing file included at dut/top.v(4)
# ** at dut/fifo_mem.v(1): (vlog-2275) Existing module 'fifo_mem' at line 1 will be overwritten.
# -- Compiling module asynchronous_fifo
# 
# Top level modules:
# 	asynchronous_fifo
# End time: 21:48:52 on Aug 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 4
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 21:48:53 on Aug 17,2024
# vlog -reportprogress 300 -f tb.f "+cover" -covercells 
# -- Compiling module FIFO_sva
# -- Compiling package FIFO_pkg
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# ** Note: (vlog-2286) FIFO_uvm_pkg.sv(4): Using implicit +incdir+F:/questasim/questasim64_2021.1/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# -- Compiling interface inf
# -- Importing package FIFO_pkg
# -- Compiling module top_test_uvm
# 
# Top level modules:
# 	FIFO_sva
# 	top_test_uvm
# End time: 21:48:53 on Aug 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vopt 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 21:48:54 on Aug 17,2024
# vopt -reportprogress 300 top_test_uvm -o top_optimized "+acc" "+cover=bcefsx+asynchronous_fifo(rtl)" 
# ** Warning: (vopt-31) Unable to unlink file "F:/ic_design/repos/asynch_FIFO_UVM/work/top_optimized/_lib.qdb".
# ** Warning: (vopt-133) Unable to remove directory "F:/ic_design/repos/asynch_FIFO_UVM/work/top_optimized".
# 
# Top level modules:
# 	top_test_uvm
# 
# Analyzing design...
# -- Loading module top_test_uvm
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Importing package FIFO_pkg
# -- Loading package mtiUvm.questa_uvm_pkg
# -- Loading interface inf
# -- Loading module asynchronous_fifo
# -- Loading module synchronizer
# -- Loading module wptr_handler
# -- Loading module rptr_handler
# -- Loading module fifo_mem
# init_auxdbinfo(): INTERNAL ERROR: Cannot open page file "F:/ic_design/repos/asynch_FIFO_UVM/work/top_optimized/_lib1_0.qpg" in read mode
# Optimizing 11 design-units (inlining 0/8 module instances):
# -- Optimizing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)(fast)
# -- Optimizing package mtiUvm.questa_uvm_pkg(fast)
# -- Optimizing package FIFO_pkg(fast)
# -- Optimizing interface inf(fast__2)
# -- Optimizing module wptr_handler(fast)
# -- Optimizing module asynchronous_fifo(fast)
# -- Optimizing module fifo_mem(fast)
# -- Optimizing module rptr_handler(fast)
# -- Optimizing module top_test_uvm(fast)
# -- Optimizing module synchronizer(fast)
# -- Optimizing interface inf(fast)
# Optimized design name is top_optimized
# End time: 21:48:58 on Aug 17,2024, Elapsed time: 0:00:04
# Errors: 0, Warnings: 2
#  Trace back: window ".srcobjdlg" was deleted before its visibility changed
#     while executing
# "tkwait visibility $w"
#     (procedure "tk_dialog" line 119)
#     invoked from within
# "tk_dialog .srcobjdlg "Warning!" "$msg" "" 1 Overwrite Reload Ignore"
#     (object "::.main_pane.source2.interior.cs.body.srcobj" method "::vsimwidgets::Srcobj::CheckModification" body line 18)
#     invoked from within
# "::.main_pane.source2.interior.cs.body.srcobj CheckModification"
#     (in namespace inscope "::vsimwidgets::Srcobj" script line 1)
#     invoked from within
# "namespace inscope ::vsimwidgets::Srcobj {::.main_pane.source2.interior.cs.body.srcobj CheckModification}"
#     (command bound to event)
#    <2:F:/questasim/questasim64_2021.1/win64/tk8.6/bgerror.tcl:106: ::tkerror {window ".srcobjdlg" was deleted before its visibility changed}
#    <1:proc:153: ::tk::dialog::error::bgerror {window ".srcobjdlg" was deleted before its visibility changed}
# End time: 22:42:52 on Aug 17,2024, Elapsed time: 0:56:04
# Errors: 0, Warnings: 0
# vsim top_optimized -coverage "+UVM_TESTNAME=write_once_test" 
# Start time: 22:42:55 on Aug 17,2024
# Loading sv_std.std
# Loading work.inf(fast)
# Loading mtiUvm.uvm_pkg(fast)
# Loading work.FIFO_pkg(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading work.top_test_uvm(fast)
# Loading work.inf(fast__2)
# Loading work.asynchronous_fifo(fast)
# Loading work.synchronizer(fast)
# Loading work.wptr_handler(fast)
# Loading work.rptr_handler(fast)
# Loading work.fifo_mem(fast)
# Loading F:/questasim/questasim64_2021.1/uvm-1.1d\win64\uvm_dpi.dll
# 1
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(277) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(278) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test write_once_test...
# base_test build phase
# my_test build phase
# env build phase
# my_agent build phase
# my_driver build phase
# my_monitor build phase
# my_monitor build phase
# sequencer build phase
# coverage build_phase
# my_scoreboard build phase
# my_compartor build phase
# my_predictor build phase
# my_driver connect phase
# my_monitor connect phase
# my_monitor connect phase
# sequencer connect phase
# my_agent connect phase
# my_compartor connect phase
# my_scoreboard connect phase
# my_scoreboard connect phase
# envconnect phase
# my_test connect phase
# my_test connect phase
# my_monitor end_of_elaboration_phase
# my_monitor end_of_elaboration_phase
# my_monitor end_of_elaboration_phase
# UVM_INFO components/env.svh(58) @ 0: uvm_test_top.env_h [env_h] '{"uvm_test_top.env_h.agent_h.tlm_analysis_port_outputs":@uvm_port_component__5@14 }
# UVM_INFO components/env.svh(60) @ 0: uvm_test_top.env_h [env_h] '{"uvm_test_top.env_h.agent_h.tlm_analysis_port_inputs":@uvm_port_component__5@13 }
# UVM_INFO components/env.svh(62) @ 0: uvm_test_top.env_h [env_h] '{"uvm_test_top.env_h.agent_h.tlm_analysis_port_outputs":@uvm_port_component__5@14 }
# FINISHED GET_PROVIDED_TO
# UVM_INFO components/env.svh(65) @ 0: uvm_test_top.env_h [env_h] '{ }
# UVM_INFO components/env.svh(67) @ 0: uvm_test_top.env_h [env_h] '{"uvm_test_top.env_h.scoreboard_h.predictor_h.analysis_imp":@uvm_port_component__5@19 }
# UVM_INFO components/env.svh(69) @ 0: uvm_test_top.env_h [env_h] '{"uvm_test_top.env_h.scoreboard_h.comparator_h.analysis_actual_outputs":@uvm_port_component__5@31 }
# my_monitor end_of_elaboration_phase
# env run phase
# my_predictor run phase
# UVM_INFO components/comparator.svh(46) @ 0: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# coverage run_phase
# my_agent run phase
# sequencer run phase
# start of pre_body task
# start of pre_body task
# start of pre_body task
# start of body task
# start item has been invoked
# UVM_INFO components/predictor.svh(66) @ 0: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITTEN_DATA: rrst_n:0, wrst_n:0 ,w_en:0 ,r_en:0 , data_in:0
# UVM_INFO components/predictor.svh(70) @ 0: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA:  time:                    0  wrst_n:0  rrst_n:0  data_in: 0  w_en: 0  r_en: 0  data_out: 0  empty: 1  full: 0
# my_predictor run phase
# UVM_INFO components/comparator.svh(48) @ 0: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECIEVED:  time:                    0  wrst_n:0  rrst_n:0  data_in: 0  w_en: 0  r_en: 0  data_out: 0  empty: 1  full: 0
# UVM_INFO components/comparator.svh(51) @ 20: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] actual_SEQ_ITEM RECIEVED:  time:                   20  wrst_n:0  rrst_n:0  data_in: 0  w_en: 0  r_en: 0  data_out: x  empty: 1  full: 0
# UVM_ERROR components/comparator.svh(58) @ 20: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] FAIL
# UVM_INFO components/comparator.svh(46) @ 20: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# finish item has been invoked
# ABOUT TO ENTER WRITE_READ_FIFO 
# ENTERED WRITE_READ_FIFO 
# ABOUT TO ENTER WRITE_FIFO 
# ENTERED WRITE FIFO
# UVM_INFO components/predictor.svh(66) @ 20: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITTEN_DATA: rrst_n:1, wrst_n:1 ,w_en:1 ,r_en:0 , data_in:167
# WRITE_POINER = 1
# READ_POINER = 0
# UVM_INFO components/predictor.svh(70) @ 20: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA:  time:                   20  wrst_n:1  rrst_n:1  data_in: 167  w_en: 1  r_en: 0  data_out: 0  empty: 0  full: 0
# my_predictor run phase
# UVM_INFO components/comparator.svh(48) @ 20: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECIEVED:  time:                   20  wrst_n:1  rrst_n:1  data_in: 167  w_en: 1  r_en: 0  data_out: 0  empty: 0  full: 0
# UVM_INFO components/comparator.svh(51) @ 40: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] actual_SEQ_ITEM RECIEVED:  time:                   40  wrst_n:1  rrst_n:1  data_in: 167  w_en: 1  r_en: 0  data_out: x  empty: 1  full: 0
# UVM_ERROR components/comparator.svh(58) @ 40: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] FAIL
# UVM_INFO components/comparator.svh(46) @ 40: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# my_test run phase
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1267) @ 40: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :   21
# UVM_WARNING :    0
# UVM_ERROR :    2
# UVM_FATAL :    0
# ** Report counts by id
# [COMPARATOR]     7
# [PREDICTOR]     4
# [Questa UVM]     2
# [RNTST]     1
# [SCOREBOARD]     2
# [TEST_DONE]     1
# [env_h]     6
# ** Note: $finish    : F:/questasim/questasim64_2021.1/win64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 40 ns  Iteration: 61  Instance: /top_test_uvm
# 1
# Break in Task uvm_pkg/uvm_root::run_test at F:/questasim/questasim64_2021.1/win64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh line 430
run
run
restart
# Loading sv_std.std
# Loading work.inf(fast)
# Loading mtiUvm.uvm_pkg(fast)
# Loading work.FIFO_pkg(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading work.top_test_uvm(fast)
# Loading work.inf(fast__2)
# Loading work.asynchronous_fifo(fast)
# Loading work.synchronizer(fast)
# Loading work.wptr_handler(fast)
# Loading work.rptr_handler(fast)
# Loading work.fifo_mem(fast)
# Loading F:/questasim/questasim64_2021.1/uvm-1.1d\win64\uvm_dpi.dll
add wave -position insertpoint sim:/top_test_uvm/f_if/*
run
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(277) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(278) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test write_once_test...
# base_test build phase
# my_test build phase
# env build phase
# my_agent build phase
# my_driver build phase
# my_monitor build phase
# my_monitor build phase
# sequencer build phase
# coverage build_phase
# my_scoreboard build phase
# my_compartor build phase
# my_predictor build phase
# my_driver connect phase
# my_monitor connect phase
# my_monitor connect phase
# sequencer connect phase
# my_agent connect phase
# my_compartor connect phase
# my_scoreboard connect phase
# my_scoreboard connect phase
# envconnect phase
# my_test connect phase
# my_test connect phase
# my_monitor end_of_elaboration_phase
# my_monitor end_of_elaboration_phase
# my_monitor end_of_elaboration_phase
# UVM_INFO components/env.svh(58) @ 0: uvm_test_top.env_h [env_h] '{"uvm_test_top.env_h.agent_h.tlm_analysis_port_outputs":@uvm_port_component__6@14 }
# UVM_INFO components/env.svh(60) @ 0: uvm_test_top.env_h [env_h] '{"uvm_test_top.env_h.agent_h.tlm_analysis_port_inputs":@uvm_port_component__6@13 }
# UVM_INFO components/env.svh(62) @ 0: uvm_test_top.env_h [env_h] '{"uvm_test_top.env_h.agent_h.tlm_analysis_port_outputs":@uvm_port_component__6@14 }
# FINISHED GET_PROVIDED_TO
# UVM_INFO components/env.svh(65) @ 0: uvm_test_top.env_h [env_h] '{ }
# UVM_INFO components/env.svh(67) @ 0: uvm_test_top.env_h [env_h] '{"uvm_test_top.env_h.scoreboard_h.predictor_h.analysis_imp":@uvm_port_component__6@19 }
# UVM_INFO components/env.svh(69) @ 0: uvm_test_top.env_h [env_h] '{"uvm_test_top.env_h.scoreboard_h.comparator_h.analysis_actual_outputs":@uvm_port_component__6@31 }
# my_monitor end_of_elaboration_phase
# env run phase
# my_predictor run phase
# UVM_INFO components/comparator.svh(46) @ 0: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# coverage run_phase
# my_agent run phase
# sequencer run phase
# start of pre_body task
# start of pre_body task
# start of pre_body task
# start of body task
# start item has been invoked
# UVM_INFO components/predictor.svh(66) @ 0: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITTEN_DATA: rrst_n:0, wrst_n:0 ,w_en:0 ,r_en:0 , data_in:0
# UVM_INFO components/predictor.svh(70) @ 0: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA:  time:                    0  wrst_n:0  rrst_n:0  data_in: 0  w_en: 0  r_en: 0  data_out: 0  empty: 1  full: 0
# my_predictor run phase
# UVM_INFO components/comparator.svh(48) @ 0: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECIEVED:  time:                    0  wrst_n:0  rrst_n:0  data_in: 0  w_en: 0  r_en: 0  data_out: 0  empty: 1  full: 0
# UVM_INFO components/comparator.svh(51) @ 20: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] actual_SEQ_ITEM RECIEVED:  time:                   20  wrst_n:0  rrst_n:0  data_in: 0  w_en: 0  r_en: 0  data_out: x  empty: 1  full: 0
# UVM_ERROR components/comparator.svh(58) @ 20: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] FAIL
# UVM_INFO components/comparator.svh(46) @ 20: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# finish item has been invoked
# ABOUT TO ENTER WRITE_READ_FIFO 
# ENTERED WRITE_READ_FIFO 
# ABOUT TO ENTER WRITE_FIFO 
# ENTERED WRITE FIFO
# UVM_INFO components/predictor.svh(66) @ 20: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITTEN_DATA: rrst_n:1, wrst_n:1 ,w_en:1 ,r_en:0 , data_in:167
# WRITE_POINER = 1
# READ_POINER = 0
# UVM_INFO components/predictor.svh(70) @ 20: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA:  time:                   20  wrst_n:1  rrst_n:1  data_in: 167  w_en: 1  r_en: 0  data_out: 0  empty: 0  full: 0
# my_predictor run phase
# UVM_INFO components/comparator.svh(48) @ 20: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECIEVED:  time:                   20  wrst_n:1  rrst_n:1  data_in: 167  w_en: 1  r_en: 0  data_out: 0  empty: 0  full: 0
# UVM_INFO components/comparator.svh(51) @ 40: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] actual_SEQ_ITEM RECIEVED:  time:                   40  wrst_n:1  rrst_n:1  data_in: 167  w_en: 1  r_en: 0  data_out: x  empty: 1  full: 0
# UVM_ERROR components/comparator.svh(58) @ 40: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] FAIL
# UVM_INFO components/comparator.svh(46) @ 40: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# my_test run phase
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1267) @ 40: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :   21
# UVM_WARNING :    0
# UVM_ERROR :    2
# UVM_FATAL :    0
# ** Report counts by id
# [COMPARATOR]     7
# [PREDICTOR]     4
# [Questa UVM]     2
# [RNTST]     1
# [SCOREBOARD]     2
# [TEST_DONE]     1
# [env_h]     6
# ** Note: $finish    : F:/questasim/questasim64_2021.1/win64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 40 ns  Iteration: 61  Instance: /top_test_uvm
# 1
# Break in Task uvm_pkg/uvm_root::run_test at F:/questasim/questasim64_2021.1/win64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh line 430
run
vlog FIFO_interface.sv
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 22:51:10 on Aug 17,2024
# vlog -reportprogress 300 FIFO_interface.sv 
# ** Error: (vlog-7) Failed to open design unit file "FIFO_interface.sv" in read mode.
# No such file or directory. (errno = ENOENT)
# End time: 22:51:10 on Aug 17,2024, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# F:/questasim/questasim64_2021.1/win64/vlog failed.
do run.do
# Error 31: Unable to unlink file "F:/ic_design/repos/asynch_FIFO_UVM/work/top_optimized/_lib.qdb".
# Error 31: Unable to unlink file "F:/ic_design/repos/asynch_FIFO_UVM/work/top_optimized/_lib3_0.qdb".
# Error 31: Unable to unlink file "F:/ic_design/repos/asynch_FIFO_UVM/work/top_optimized/_lib3_0.qpg".
# Error 31: Unable to unlink file "F:/ic_design/repos/asynch_FIFO_UVM/work/top_optimized/_lib3_0.qtl".
# Error 133: Unable to remove directory "F:/ic_design/repos/asynch_FIFO_UVM/work/top_optimized".
# Error 133: Unable to remove directory "F:/ic_design/repos/asynch_FIFO_UVM/work".
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 22:51:18 on Aug 17,2024
# vlog -reportprogress 300 -f dut.f "+cover" -covercells 
# -- Compiling module fifo_mem
# -- Compiling module rptr_handler
# -- Compiling module wptr_handler
# -- Compiling module synchronizer
# -- Compiling module synchronizer
# ** Warning: ** while parsing file included at dut/top.v(1)
# ** at dut/synchronizer.v(1): (vlog-2275) Existing module 'synchronizer' at line 1 will be overwritten.
# -- Compiling module wptr_handler
# ** Warning: ** while parsing file included at dut/top.v(2)
# ** at dut/wptr_handler.v(1): (vlog-2275) Existing module 'wptr_handler' at line 1 will be overwritten.
# -- Compiling module rptr_handler
# ** Warning: ** while parsing file included at dut/top.v(3)
# ** at dut/rptr_handler.v(1): (vlog-2275) Existing module 'rptr_handler' at line 1 will be overwritten.
# -- Compiling module fifo_mem
# ** Warning: ** while parsing file included at dut/top.v(4)
# ** at dut/fifo_mem.v(1): (vlog-2275) Existing module 'fifo_mem' at line 1 will be overwritten.
# -- Compiling module asynchronous_fifo
# 
# Top level modules:
# 	asynchronous_fifo
# End time: 22:51:18 on Aug 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 4
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 22:51:18 on Aug 17,2024
# vlog -reportprogress 300 -f tb.f "+cover" -covercells 
# -- Compiling module FIFO_sva
# -- Compiling package FIFO_pkg
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# ** Note: (vlog-2286) FIFO_uvm_pkg.sv(4): Using implicit +incdir+F:/questasim/questasim64_2021.1/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# -- Compiling interface inf
# -- Importing package FIFO_pkg
# -- Compiling module top_test_uvm
# 
# Top level modules:
# 	FIFO_sva
# 	top_test_uvm
# End time: 22:51:19 on Aug 17,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vopt 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 22:51:24 on Aug 17,2024
# vopt -reportprogress 300 top_test_uvm -o top_optimized "+acc" "+cover=bcefsx+asynchronous_fifo(rtl)" 
# 
# Top level modules:
# 	top_test_uvm
# 
# Analyzing design...
# -- Loading module top_test_uvm
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Importing package FIFO_pkg
# -- Loading package mtiUvm.questa_uvm_pkg
# -- Loading interface inf
# -- Loading module asynchronous_fifo
# -- Loading module synchronizer
# -- Loading module wptr_handler
# -- Loading module rptr_handler
# -- Loading module fifo_mem
# Optimizing 11 design-units (inlining 0/8 module instances):
# -- Optimizing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)(fast)
# -- Optimizing package mtiUvm.questa_uvm_pkg(fast)
# -- Optimizing package FIFO_pkg(fast)
# -- Optimizing interface inf(fast__2)
# -- Optimizing module wptr_handler(fast)
# -- Optimizing module asynchronous_fifo(fast)
# -- Optimizing module fifo_mem(fast)
# -- Optimizing module rptr_handler(fast)
# -- Optimizing module top_test_uvm(fast)
# -- Optimizing module synchronizer(fast)
# -- Optimizing interface inf(fast)
# Optimized design name is top_optimized
# End time: 22:51:28 on Aug 17,2024, Elapsed time: 0:00:04
# Errors: 0, Warnings: 0
# End time: 22:53:19 on Aug 17,2024, Elapsed time: 0:10:24
# Errors: 0, Warnings: 0
# vsim top_optimized -coverage "+UVM_TESTNAME=write_once_test" 
# Start time: 22:53:19 on Aug 17,2024
# Loading sv_std.std
# Loading work.inf(fast)
# Loading mtiUvm.uvm_pkg(fast)
# Loading work.FIFO_pkg(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading work.top_test_uvm(fast)
# Loading work.inf(fast__2)
# Loading work.asynchronous_fifo(fast)
# Loading work.synchronizer(fast)
# Loading work.wptr_handler(fast)
# Loading work.rptr_handler(fast)
# Loading work.fifo_mem(fast)
# Loading F:/questasim/questasim64_2021.1/uvm-1.1d\win64\uvm_dpi.dll
# 1
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(277) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(278) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test write_once_test...
# base_test build phase
# my_test build phase
# env build phase
# my_agent build phase
# my_driver build phase
# my_monitor build phase
# my_monitor build phase
# sequencer build phase
# coverage build_phase
# my_scoreboard build phase
# my_compartor build phase
# my_predictor build phase
# my_driver connect phase
# my_monitor connect phase
# my_monitor connect phase
# sequencer connect phase
# my_agent connect phase
# my_compartor connect phase
# my_scoreboard connect phase
# my_scoreboard connect phase
# envconnect phase
# my_test connect phase
# my_test connect phase
# my_monitor end_of_elaboration_phase
# my_monitor end_of_elaboration_phase
# my_monitor end_of_elaboration_phase
# UVM_INFO components/env.svh(58) @ 0: uvm_test_top.env_h [env_h] '{"uvm_test_top.env_h.agent_h.tlm_analysis_port_outputs":@uvm_port_component__5@14 }
# UVM_INFO components/env.svh(60) @ 0: uvm_test_top.env_h [env_h] '{"uvm_test_top.env_h.agent_h.tlm_analysis_port_inputs":@uvm_port_component__5@13 }
# UVM_INFO components/env.svh(62) @ 0: uvm_test_top.env_h [env_h] '{"uvm_test_top.env_h.agent_h.tlm_analysis_port_outputs":@uvm_port_component__5@14 }
# FINISHED GET_PROVIDED_TO
# UVM_INFO components/env.svh(65) @ 0: uvm_test_top.env_h [env_h] '{ }
# UVM_INFO components/env.svh(67) @ 0: uvm_test_top.env_h [env_h] '{"uvm_test_top.env_h.scoreboard_h.predictor_h.analysis_imp":@uvm_port_component__5@19 }
# UVM_INFO components/env.svh(69) @ 0: uvm_test_top.env_h [env_h] '{"uvm_test_top.env_h.scoreboard_h.comparator_h.analysis_actual_outputs":@uvm_port_component__5@31 }
# my_monitor end_of_elaboration_phase
# env run phase
# my_predictor run phase
# UVM_INFO components/comparator.svh(46) @ 0: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# coverage run_phase
# my_agent run phase
# sequencer run phase
# start of pre_body task
# start of pre_body task
# start of pre_body task
# start of body task
# start item has been invoked
# UVM_INFO components/predictor.svh(66) @ 0: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITTEN_DATA: rrst_n:0, wrst_n:0 ,w_en:0 ,r_en:0 , data_in:0
# UVM_INFO components/predictor.svh(70) @ 0: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA:  time:                    0  wrst_n:0  rrst_n:0  data_in: 0  w_en: 0  r_en: 0  data_out: 0  empty: 1  full: 0
# my_predictor run phase
# UVM_INFO components/comparator.svh(48) @ 0: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECIEVED:  time:                    0  wrst_n:0  rrst_n:0  data_in: 0  w_en: 0  r_en: 0  data_out: 0  empty: 1  full: 0
# UVM_INFO components/comparator.svh(51) @ 20: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] actual_SEQ_ITEM RECIEVED:  time:                   20  wrst_n:0  rrst_n:0  data_in: 0  w_en: 0  r_en: 0  data_out: x  empty: 1  full: 0
# UVM_ERROR components/comparator.svh(58) @ 20: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] FAIL
# UVM_INFO components/comparator.svh(46) @ 20: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# finish item has been invoked
# ABOUT TO ENTER WRITE_READ_FIFO 
# ENTERED WRITE_READ_FIFO 
# ABOUT TO ENTER WRITE_FIFO 
# ENTERED WRITE FIFO
# UVM_INFO components/predictor.svh(66) @ 20: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITTEN_DATA: rrst_n:1, wrst_n:1 ,w_en:1 ,r_en:0 , data_in:167
# WRITE_POINER = 1
# READ_POINER = 0
# UVM_INFO components/predictor.svh(70) @ 20: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA:  time:                   20  wrst_n:1  rrst_n:1  data_in: 167  w_en: 1  r_en: 0  data_out: 0  empty: 0  full: 0
# my_predictor run phase
# UVM_INFO components/comparator.svh(48) @ 20: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECIEVED:  time:                   20  wrst_n:1  rrst_n:1  data_in: 167  w_en: 1  r_en: 0  data_out: 0  empty: 0  full: 0
# UVM_INFO components/comparator.svh(51) @ 40: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] actual_SEQ_ITEM RECIEVED:  time:                   40  wrst_n:1  rrst_n:1  data_in: 167  w_en: 1  r_en: 0  data_out: x  empty: 1  full: 0
# UVM_ERROR components/comparator.svh(58) @ 40: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] FAIL
# UVM_INFO components/comparator.svh(46) @ 40: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# my_test run phase
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1267) @ 40: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :   21
# UVM_WARNING :    0
# UVM_ERROR :    2
# UVM_FATAL :    0
# ** Report counts by id
# [COMPARATOR]     7
# [PREDICTOR]     4
# [Questa UVM]     2
# [RNTST]     1
# [SCOREBOARD]     2
# [TEST_DONE]     1
# [env_h]     6
# ** Note: $finish    : F:/questasim/questasim64_2021.1/win64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 40 ns  Iteration: 61  Instance: /top_test_uvm
# 1
# Break in Task uvm_pkg/uvm_root::run_test at F:/questasim/questasim64_2021.1/win64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh line 430
add wave -position insertpoint sim:/top_test_uvm/f_if/*
restart
# Loading sv_std.std
# Loading work.inf(fast)
# Loading mtiUvm.uvm_pkg(fast)
# Loading work.FIFO_pkg(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading work.top_test_uvm(fast)
# Loading work.inf(fast__2)
# Loading work.asynchronous_fifo(fast)
# Loading work.synchronizer(fast)
# Loading work.wptr_handler(fast)
# Loading work.rptr_handler(fast)
# Loading work.fifo_mem(fast)
# Loading F:/questasim/questasim64_2021.1/uvm-1.1d\win64\uvm_dpi.dll
run
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(277) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(278) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test write_once_test...
# base_test build phase
# my_test build phase
# env build phase
# my_agent build phase
# my_driver build phase
# my_monitor build phase
# my_monitor build phase
# sequencer build phase
# coverage build_phase
# my_scoreboard build phase
# my_compartor build phase
# my_predictor build phase
# my_driver connect phase
# my_monitor connect phase
# my_monitor connect phase
# sequencer connect phase
# my_agent connect phase
# my_compartor connect phase
# my_scoreboard connect phase
# my_scoreboard connect phase
# envconnect phase
# my_test connect phase
# my_test connect phase
# my_monitor end_of_elaboration_phase
# my_monitor end_of_elaboration_phase
# my_monitor end_of_elaboration_phase
# UVM_INFO components/env.svh(58) @ 0: uvm_test_top.env_h [env_h] '{"uvm_test_top.env_h.agent_h.tlm_analysis_port_outputs":@uvm_port_component__6@14 }
# UVM_INFO components/env.svh(60) @ 0: uvm_test_top.env_h [env_h] '{"uvm_test_top.env_h.agent_h.tlm_analysis_port_inputs":@uvm_port_component__6@13 }
# UVM_INFO components/env.svh(62) @ 0: uvm_test_top.env_h [env_h] '{"uvm_test_top.env_h.agent_h.tlm_analysis_port_outputs":@uvm_port_component__6@14 }
# FINISHED GET_PROVIDED_TO
# UVM_INFO components/env.svh(65) @ 0: uvm_test_top.env_h [env_h] '{ }
# UVM_INFO components/env.svh(67) @ 0: uvm_test_top.env_h [env_h] '{"uvm_test_top.env_h.scoreboard_h.predictor_h.analysis_imp":@uvm_port_component__6@19 }
# UVM_INFO components/env.svh(69) @ 0: uvm_test_top.env_h [env_h] '{"uvm_test_top.env_h.scoreboard_h.comparator_h.analysis_actual_outputs":@uvm_port_component__6@31 }
# my_monitor end_of_elaboration_phase
# env run phase
# my_predictor run phase
# UVM_INFO components/comparator.svh(46) @ 0: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# coverage run_phase
# my_agent run phase
# sequencer run phase
# start of pre_body task
# start of pre_body task
# start of pre_body task
# start of body task
# start item has been invoked
# UVM_INFO components/predictor.svh(66) @ 0: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITTEN_DATA: rrst_n:0, wrst_n:0 ,w_en:0 ,r_en:0 , data_in:0
# UVM_INFO components/predictor.svh(70) @ 0: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA:  time:                    0  wrst_n:0  rrst_n:0  data_in: 0  w_en: 0  r_en: 0  data_out: 0  empty: 1  full: 0
# my_predictor run phase
# UVM_INFO components/comparator.svh(48) @ 0: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECIEVED:  time:                    0  wrst_n:0  rrst_n:0  data_in: 0  w_en: 0  r_en: 0  data_out: 0  empty: 1  full: 0
# UVM_INFO components/comparator.svh(51) @ 20: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] actual_SEQ_ITEM RECIEVED:  time:                   20  wrst_n:0  rrst_n:0  data_in: 0  w_en: 0  r_en: 0  data_out: x  empty: 1  full: 0
# UVM_ERROR components/comparator.svh(58) @ 20: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] FAIL
# UVM_INFO components/comparator.svh(46) @ 20: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# finish item has been invoked
# ABOUT TO ENTER WRITE_READ_FIFO 
# ENTERED WRITE_READ_FIFO 
# ABOUT TO ENTER WRITE_FIFO 
# ENTERED WRITE FIFO
# UVM_INFO components/predictor.svh(66) @ 20: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITTEN_DATA: rrst_n:1, wrst_n:1 ,w_en:1 ,r_en:0 , data_in:167
# WRITE_POINER = 1
# READ_POINER = 0
# UVM_INFO components/predictor.svh(70) @ 20: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA:  time:                   20  wrst_n:1  rrst_n:1  data_in: 167  w_en: 1  r_en: 0  data_out: 0  empty: 0  full: 0
# my_predictor run phase
# UVM_INFO components/comparator.svh(48) @ 20: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECIEVED:  time:                   20  wrst_n:1  rrst_n:1  data_in: 167  w_en: 1  r_en: 0  data_out: 0  empty: 0  full: 0
# UVM_INFO components/comparator.svh(51) @ 40: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] actual_SEQ_ITEM RECIEVED:  time:                   40  wrst_n:1  rrst_n:1  data_in: 167  w_en: 1  r_en: 0  data_out: x  empty: 1  full: 0
# UVM_ERROR components/comparator.svh(58) @ 40: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] FAIL
# UVM_INFO components/comparator.svh(46) @ 40: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# my_test run phase
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1267) @ 40: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :   21
# UVM_WARNING :    0
# UVM_ERROR :    2
# UVM_FATAL :    0
# ** Report counts by id
# [COMPARATOR]     7
# [PREDICTOR]     4
# [Questa UVM]     2
# [RNTST]     1
# [SCOREBOARD]     2
# [TEST_DONE]     1
# [env_h]     6
# ** Note: $finish    : F:/questasim/questasim64_2021.1/win64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 40 ns  Iteration: 61  Instance: /top_test_uvm
# 1
# Break in Task uvm_pkg/uvm_root::run_test at F:/questasim/questasim64_2021.1/win64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh line 430
run
run
do run.do
# Error 31: Unable to unlink file "F:/ic_design/repos/asynch_FIFO_UVM/work/top_optimized/_lib.qdb".
# Error 31: Unable to unlink file "F:/ic_design/repos/asynch_FIFO_UVM/work/top_optimized/_lib3_0.qdb".
# Error 31: Unable to unlink file "F:/ic_design/repos/asynch_FIFO_UVM/work/top_optimized/_lib3_0.qpg".
# Error 31: Unable to unlink file "F:/ic_design/repos/asynch_FIFO_UVM/work/top_optimized/_lib3_0.qtl".
# Error 133: Unable to remove directory "F:/ic_design/repos/asynch_FIFO_UVM/work/top_optimized".
# Error 133: Unable to remove directory "F:/ic_design/repos/asynch_FIFO_UVM/work".
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 22:55:54 on Aug 17,2024
# vlog -reportprogress 300 -f dut.f "+cover" -covercells 
# -- Compiling module fifo_mem
# -- Compiling module rptr_handler
# -- Compiling module wptr_handler
# -- Compiling module synchronizer
# -- Compiling module synchronizer
# ** Warning: ** while parsing file included at dut/top.v(1)
# ** at dut/synchronizer.v(1): (vlog-2275) Existing module 'synchronizer' at line 1 will be overwritten.
# -- Compiling module wptr_handler
# ** Warning: ** while parsing file included at dut/top.v(2)
# ** at dut/wptr_handler.v(1): (vlog-2275) Existing module 'wptr_handler' at line 1 will be overwritten.
# -- Compiling module rptr_handler
# ** Warning: ** while parsing file included at dut/top.v(3)
# ** at dut/rptr_handler.v(1): (vlog-2275) Existing module 'rptr_handler' at line 1 will be overwritten.
# -- Compiling module fifo_mem
# ** Warning: ** while parsing file included at dut/top.v(4)
# ** at dut/fifo_mem.v(1): (vlog-2275) Existing module 'fifo_mem' at line 1 will be overwritten.
# -- Compiling module asynchronous_fifo
# 
# Top level modules:
# 	asynchronous_fifo
# End time: 22:55:54 on Aug 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 4
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 22:55:55 on Aug 17,2024
# vlog -reportprogress 300 -f tb.f "+cover" -covercells 
# -- Compiling module FIFO_sva
# -- Compiling package FIFO_pkg
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# ** Note: (vlog-2286) FIFO_uvm_pkg.sv(4): Using implicit +incdir+F:/questasim/questasim64_2021.1/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# -- Compiling interface inf
# -- Importing package FIFO_pkg
# -- Compiling module top_test_uvm
# 
# Top level modules:
# 	FIFO_sva
# 	top_test_uvm
# End time: 22:55:56 on Aug 17,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vopt 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 22:55:57 on Aug 17,2024
# vopt -reportprogress 300 top_test_uvm -o top_optimized "+acc" "+cover=bcefsx+asynchronous_fifo(rtl)" 
# 
# Top level modules:
# 	top_test_uvm
# 
# Analyzing design...
# -- Loading module top_test_uvm
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Importing package FIFO_pkg
# -- Loading package mtiUvm.questa_uvm_pkg
# -- Loading interface inf
# -- Loading module asynchronous_fifo
# -- Loading module synchronizer
# -- Loading module wptr_handler
# -- Loading module rptr_handler
# -- Loading module fifo_mem
# Optimizing 11 design-units (inlining 0/8 module instances):
# -- Optimizing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)(fast)
# -- Optimizing package mtiUvm.questa_uvm_pkg(fast)
# -- Optimizing package FIFO_pkg(fast)
# -- Optimizing interface inf(fast__2)
# -- Optimizing module wptr_handler(fast)
# -- Optimizing module asynchronous_fifo(fast)
# -- Optimizing module fifo_mem(fast)
# -- Optimizing module rptr_handler(fast)
# -- Optimizing module top_test_uvm(fast)
# -- Optimizing module synchronizer(fast)
# -- Optimizing interface inf(fast)
# Optimized design name is top_optimized
# End time: 22:56:00 on Aug 17,2024, Elapsed time: 0:00:03
# Errors: 0, Warnings: 0
# End time: 22:56:30 on Aug 17,2024, Elapsed time: 0:03:11
# Errors: 0, Warnings: 0
# vsim top_optimized -coverage "+UVM_TESTNAME=write_once_test" 
# Start time: 22:56:31 on Aug 17,2024
# Loading sv_std.std
# Loading work.inf(fast)
# Loading mtiUvm.uvm_pkg(fast)
# Loading work.FIFO_pkg(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading work.top_test_uvm(fast)
# Loading work.inf(fast__2)
# Loading work.asynchronous_fifo(fast)
# Loading work.synchronizer(fast)
# Loading work.wptr_handler(fast)
# Loading work.rptr_handler(fast)
# Loading work.fifo_mem(fast)
# Loading F:/questasim/questasim64_2021.1/uvm-1.1d\win64\uvm_dpi.dll
# 1
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(277) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(278) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test write_once_test...
# base_test build phase
# my_test build phase
# env build phase
# my_agent build phase
# my_driver build phase
# my_monitor build phase
# my_monitor build phase
# sequencer build phase
# coverage build_phase
# my_scoreboard build phase
# my_compartor build phase
# my_predictor build phase
# my_driver connect phase
# my_monitor connect phase
# my_monitor connect phase
# sequencer connect phase
# my_agent connect phase
# my_compartor connect phase
# my_scoreboard connect phase
# my_scoreboard connect phase
# envconnect phase
# my_test connect phase
# my_test connect phase
# my_monitor end_of_elaboration_phase
# my_monitor end_of_elaboration_phase
# my_monitor end_of_elaboration_phase
# UVM_INFO components/env.svh(58) @ 0: uvm_test_top.env_h [env_h] '{"uvm_test_top.env_h.agent_h.tlm_analysis_port_outputs":@uvm_port_component__5@14 }
# UVM_INFO components/env.svh(60) @ 0: uvm_test_top.env_h [env_h] '{"uvm_test_top.env_h.agent_h.tlm_analysis_port_inputs":@uvm_port_component__5@13 }
# UVM_INFO components/env.svh(62) @ 0: uvm_test_top.env_h [env_h] '{"uvm_test_top.env_h.agent_h.tlm_analysis_port_outputs":@uvm_port_component__5@14 }
# FINISHED GET_PROVIDED_TO
# UVM_INFO components/env.svh(65) @ 0: uvm_test_top.env_h [env_h] '{ }
# UVM_INFO components/env.svh(67) @ 0: uvm_test_top.env_h [env_h] '{"uvm_test_top.env_h.scoreboard_h.predictor_h.analysis_imp":@uvm_port_component__5@19 }
# UVM_INFO components/env.svh(69) @ 0: uvm_test_top.env_h [env_h] '{"uvm_test_top.env_h.scoreboard_h.comparator_h.analysis_actual_outputs":@uvm_port_component__5@31 }
# my_monitor end_of_elaboration_phase
# env run phase
# my_predictor run phase
# UVM_INFO components/comparator.svh(46) @ 0: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# coverage run_phase
# my_agent run phase
# sequencer run phase
# start of pre_body task
# start of pre_body task
# start of pre_body task
# start of body task
# start item has been invoked
# UVM_INFO components/predictor.svh(66) @ 0: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITTEN_DATA: rrst_n:0, wrst_n:0 ,w_en:0 ,r_en:0 , data_in:0
# UVM_INFO components/predictor.svh(70) @ 0: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA:  time:                    0  wrst_n:0  rrst_n:0  data_in: 0  w_en: 0  r_en: 0  data_out: 0  empty: 1  full: 0
# my_predictor run phase
# UVM_INFO components/comparator.svh(48) @ 0: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECIEVED:  time:                    0  wrst_n:0  rrst_n:0  data_in: 0  w_en: 0  r_en: 0  data_out: 0  empty: 1  full: 0
# UVM_INFO components/comparator.svh(51) @ 20: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] actual_SEQ_ITEM RECIEVED:  time:                   20  wrst_n:0  rrst_n:0  data_in: 0  w_en: 0  r_en: 0  data_out: x  empty: 1  full: 0
# UVM_ERROR components/comparator.svh(58) @ 20: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] FAIL
# UVM_INFO components/comparator.svh(46) @ 20: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# finish item has been invoked
# ABOUT TO ENTER WRITE_READ_FIFO 
# ENTERED WRITE_READ_FIFO 
# ABOUT TO ENTER WRITE_FIFO 
# ENTERED WRITE FIFO
# UVM_INFO components/predictor.svh(66) @ 20: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITTEN_DATA: rrst_n:1, wrst_n:1 ,w_en:1 ,r_en:0 , data_in:167
# WRITE_POINER = 1
# READ_POINER = 0
# UVM_INFO components/predictor.svh(70) @ 20: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA:  time:                   20  wrst_n:1  rrst_n:1  data_in: 167  w_en: 1  r_en: 0  data_out: 0  empty: 0  full: 0
# my_predictor run phase
# UVM_INFO components/comparator.svh(48) @ 20: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECIEVED:  time:                   20  wrst_n:1  rrst_n:1  data_in: 167  w_en: 1  r_en: 0  data_out: 0  empty: 0  full: 0
# UVM_INFO components/comparator.svh(51) @ 40: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] actual_SEQ_ITEM RECIEVED:  time:                   40  wrst_n:1  rrst_n:1  data_in: 167  w_en: 1  r_en: 0  data_out: x  empty: 1  full: 0
# UVM_ERROR components/comparator.svh(58) @ 40: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] FAIL
# UVM_INFO components/comparator.svh(46) @ 40: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# my_test run phase
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1267) @ 40: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :   21
# UVM_WARNING :    0
# UVM_ERROR :    2
# UVM_FATAL :    0
# ** Report counts by id
# [COMPARATOR]     7
# [PREDICTOR]     4
# [Questa UVM]     2
# [RNTST]     1
# [SCOREBOARD]     2
# [TEST_DONE]     1
# [env_h]     6
# ** Note: $finish    : F:/questasim/questasim64_2021.1/win64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 40 ns  Iteration: 61  Instance: /top_test_uvm
# 1
# Break in Task uvm_pkg/uvm_root::run_test at F:/questasim/questasim64_2021.1/win64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh line 430
do run.do
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 22:58:12 on Aug 17,2024
# vlog -reportprogress 300 -f dut.f "+cover" -covercells 
# -- Compiling module fifo_mem
# -- Compiling module rptr_handler
# -- Compiling module wptr_handler
# -- Compiling module synchronizer
# -- Compiling module synchronizer
# ** Warning: ** while parsing file included at dut/top.v(1)
# ** at dut/synchronizer.v(1): (vlog-2275) Existing module 'synchronizer' at line 1 will be overwritten.
# -- Compiling module wptr_handler
# ** Warning: ** while parsing file included at dut/top.v(2)
# ** at dut/wptr_handler.v(1): (vlog-2275) Existing module 'wptr_handler' at line 1 will be overwritten.
# -- Compiling module rptr_handler
# ** Warning: ** while parsing file included at dut/top.v(3)
# ** at dut/rptr_handler.v(1): (vlog-2275) Existing module 'rptr_handler' at line 1 will be overwritten.
# -- Compiling module fifo_mem
# ** Warning: ** while parsing file included at dut/top.v(4)
# ** at dut/fifo_mem.v(1): (vlog-2275) Existing module 'fifo_mem' at line 1 will be overwritten.
# -- Compiling module asynchronous_fifo
# 
# Top level modules:
# 	asynchronous_fifo
# End time: 22:58:12 on Aug 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 4
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 22:58:12 on Aug 17,2024
# vlog -reportprogress 300 -f tb.f "+cover" -covercells 
# -- Compiling module FIFO_sva
# -- Compiling package FIFO_pkg
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# ** Note: (vlog-2286) FIFO_uvm_pkg.sv(4): Using implicit +incdir+F:/questasim/questasim64_2021.1/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# -- Compiling interface inf
# -- Importing package FIFO_pkg
# -- Compiling module top_test_uvm
# 
# Top level modules:
# 	FIFO_sva
# 	top_test_uvm
# End time: 22:58:13 on Aug 17,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vopt 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 22:58:14 on Aug 17,2024
# vopt -reportprogress 300 top_test_uvm -o top_optimized "+acc" "+cover=bcefsx+asynchronous_fifo(rtl)" 
# 
# Top level modules:
# 	top_test_uvm
# 
# Analyzing design...
# -- Loading module top_test_uvm
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Importing package FIFO_pkg
# -- Loading package mtiUvm.questa_uvm_pkg
# -- Loading interface inf
# -- Loading module asynchronous_fifo
# -- Loading module synchronizer
# -- Loading module wptr_handler
# -- Loading module rptr_handler
# -- Loading module fifo_mem
# Optimizing 11 design-units (inlining 0/8 module instances):
# -- Optimizing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)(fast)
# -- Optimizing package mtiUvm.questa_uvm_pkg(fast)
# -- Optimizing package FIFO_pkg(fast)
# -- Optimizing interface inf(fast__2)
# -- Optimizing module wptr_handler(fast)
# -- Optimizing module asynchronous_fifo(fast)
# -- Optimizing module fifo_mem(fast)
# -- Optimizing module rptr_handler(fast)
# -- Optimizing module top_test_uvm(fast)
# -- Optimizing module synchronizer(fast)
# -- Optimizing interface inf(fast)
# Optimized design name is top_optimized
# End time: 22:58:17 on Aug 17,2024, Elapsed time: 0:00:03
# Errors: 0, Warnings: 0
# End time: 22:59:15 on Aug 17,2024, Elapsed time: 0:02:44
# Errors: 0, Warnings: 0
# vsim top_optimized -coverage "+UVM_TESTNAME=write_once_test" 
# Start time: 22:59:16 on Aug 17,2024
# Loading sv_std.std
# Loading work.inf(fast)
# Loading mtiUvm.uvm_pkg(fast)
# Loading work.FIFO_pkg(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading work.top_test_uvm(fast)
# Loading work.inf(fast__2)
# Loading work.asynchronous_fifo(fast)
# Loading work.synchronizer(fast)
# Loading work.wptr_handler(fast)
# Loading work.rptr_handler(fast)
# Loading work.fifo_mem(fast)
# Loading F:/questasim/questasim64_2021.1/uvm-1.1d\win64\uvm_dpi.dll
# 1
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(277) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(278) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test write_once_test...
# base_test build phase
# my_test build phase
# env build phase
# my_agent build phase
# my_driver build phase
# my_monitor build phase
# my_monitor build phase
# sequencer build phase
# coverage build_phase
# my_scoreboard build phase
# my_compartor build phase
# my_predictor build phase
# my_driver connect phase
# my_monitor connect phase
# my_monitor connect phase
# sequencer connect phase
# my_agent connect phase
# my_compartor connect phase
# my_scoreboard connect phase
# my_scoreboard connect phase
# envconnect phase
# my_test connect phase
# my_test connect phase
# my_monitor end_of_elaboration_phase
# my_monitor end_of_elaboration_phase
# my_monitor end_of_elaboration_phase
# UVM_INFO components/env.svh(58) @ 0: uvm_test_top.env_h [env_h] '{"uvm_test_top.env_h.agent_h.tlm_analysis_port_outputs":@uvm_port_component__5@14 }
# UVM_INFO components/env.svh(60) @ 0: uvm_test_top.env_h [env_h] '{"uvm_test_top.env_h.agent_h.tlm_analysis_port_inputs":@uvm_port_component__5@13 }
# UVM_INFO components/env.svh(62) @ 0: uvm_test_top.env_h [env_h] '{"uvm_test_top.env_h.agent_h.tlm_analysis_port_outputs":@uvm_port_component__5@14 }
# FINISHED GET_PROVIDED_TO
# UVM_INFO components/env.svh(65) @ 0: uvm_test_top.env_h [env_h] '{ }
# UVM_INFO components/env.svh(67) @ 0: uvm_test_top.env_h [env_h] '{"uvm_test_top.env_h.scoreboard_h.predictor_h.analysis_imp":@uvm_port_component__5@19 }
# UVM_INFO components/env.svh(69) @ 0: uvm_test_top.env_h [env_h] '{"uvm_test_top.env_h.scoreboard_h.comparator_h.analysis_actual_outputs":@uvm_port_component__5@31 }
# my_monitor end_of_elaboration_phase
# env run phase
# my_predictor run phase
# UVM_INFO components/comparator.svh(46) @ 0: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# coverage run_phase
# my_agent run phase
# sequencer run phase
# start of pre_body task
# start of pre_body task
# start of pre_body task
# start of body task
# start item has been invoked
# UVM_INFO components/predictor.svh(66) @ 0: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITTEN_DATA: rrst_n:0, wrst_n:0 ,w_en:0 ,r_en:0 , data_in:0
# UVM_INFO components/predictor.svh(70) @ 0: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA:  time:                    0  wrst_n:0  rrst_n:0  data_in: 0  w_en: 0  r_en: 0  data_out: 0  empty: 1  full: 0
# my_predictor run phase
# UVM_INFO components/comparator.svh(48) @ 0: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECIEVED:  time:                    0  wrst_n:0  rrst_n:0  data_in: 0  w_en: 0  r_en: 0  data_out: 0  empty: 1  full: 0
# UVM_INFO components/comparator.svh(51) @ 20: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] actual_SEQ_ITEM RECIEVED:  time:                   20  wrst_n:0  rrst_n:0  data_in: 0  w_en: 0  r_en: 0  data_out: x  empty: 1  full: 0
# UVM_ERROR components/comparator.svh(58) @ 20: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] FAIL
# UVM_INFO components/comparator.svh(46) @ 20: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# finish item has been invoked
# ABOUT TO ENTER WRITE_READ_FIFO 
# ENTERED WRITE_READ_FIFO 
# ABOUT TO ENTER WRITE_FIFO 
# ENTERED WRITE FIFO
# UVM_INFO components/predictor.svh(66) @ 20: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITTEN_DATA: rrst_n:1, wrst_n:1 ,w_en:1 ,r_en:0 , data_in:167
# WRITE_POINER = 1
# READ_POINER = 0
# UVM_INFO components/predictor.svh(70) @ 20: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA:  time:                   20  wrst_n:1  rrst_n:1  data_in: 167  w_en: 1  r_en: 0  data_out: 0  empty: 0  full: 0
# my_predictor run phase
# UVM_INFO components/comparator.svh(48) @ 20: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECIEVED:  time:                   20  wrst_n:1  rrst_n:1  data_in: 167  w_en: 1  r_en: 0  data_out: 0  empty: 0  full: 0
# UVM_INFO components/comparator.svh(51) @ 40: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] actual_SEQ_ITEM RECIEVED:  time:                   40  wrst_n:1  rrst_n:1  data_in: 167  w_en: 1  r_en: 0  data_out: x  empty: 1  full: 0
# UVM_ERROR components/comparator.svh(58) @ 40: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] FAIL
# UVM_INFO components/comparator.svh(46) @ 40: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# my_test run phase
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1267) @ 40: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :   21
# UVM_WARNING :    0
# UVM_ERROR :    2
# UVM_FATAL :    0
# ** Report counts by id
# [COMPARATOR]     7
# [PREDICTOR]     4
# [Questa UVM]     2
# [RNTST]     1
# [SCOREBOARD]     2
# [TEST_DONE]     1
# [env_h]     6
# ** Note: $finish    : F:/questasim/questasim64_2021.1/win64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 40 ns  Iteration: 61  Instance: /top_test_uvm
# 1
# Break in Task uvm_pkg/uvm_root::run_test at F:/questasim/questasim64_2021.1/win64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh line 430
run
# empty flag asserted and deasserted INCORRECTLY
do run.do
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 23:01:24 on Aug 17,2024
# vlog -reportprogress 300 -f dut.f "+cover" -covercells 
# -- Compiling module fifo_mem
# -- Compiling module rptr_handler
# -- Compiling module wptr_handler
# -- Compiling module synchronizer
# -- Compiling module synchronizer
# ** Warning: ** while parsing file included at dut/top.v(1)
# ** at dut/synchronizer.v(1): (vlog-2275) Existing module 'synchronizer' at line 1 will be overwritten.
# -- Compiling module wptr_handler
# ** Warning: ** while parsing file included at dut/top.v(2)
# ** at dut/wptr_handler.v(1): (vlog-2275) Existing module 'wptr_handler' at line 1 will be overwritten.
# -- Compiling module rptr_handler
# ** Warning: ** while parsing file included at dut/top.v(3)
# ** at dut/rptr_handler.v(1): (vlog-2275) Existing module 'rptr_handler' at line 1 will be overwritten.
# -- Compiling module fifo_mem
# ** Warning: ** while parsing file included at dut/top.v(4)
# ** at dut/fifo_mem.v(1): (vlog-2275) Existing module 'fifo_mem' at line 1 will be overwritten.
# -- Compiling module asynchronous_fifo
# 
# Top level modules:
# 	asynchronous_fifo
# End time: 23:01:24 on Aug 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 4
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 23:01:24 on Aug 17,2024
# vlog -reportprogress 300 -f tb.f "+cover" -covercells 
# -- Compiling module FIFO_sva
# -- Compiling package FIFO_pkg
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# ** Note: (vlog-2286) FIFO_uvm_pkg.sv(4): Using implicit +incdir+F:/questasim/questasim64_2021.1/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# -- Compiling interface inf
# -- Importing package FIFO_pkg
# -- Compiling module top_test_uvm
# 
# Top level modules:
# 	FIFO_sva
# 	top_test_uvm
# End time: 23:01:25 on Aug 17,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vopt 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 23:01:26 on Aug 17,2024
# vopt -reportprogress 300 top_test_uvm -o top_optimized "+acc" "+cover=bcefsx+asynchronous_fifo(rtl)" 
# 
# Top level modules:
# 	top_test_uvm
# 
# Analyzing design...
# -- Loading module top_test_uvm
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Importing package FIFO_pkg
# -- Loading package mtiUvm.questa_uvm_pkg
# -- Loading interface inf
# -- Loading module asynchronous_fifo
# -- Loading module synchronizer
# -- Loading module wptr_handler
# -- Loading module rptr_handler
# -- Loading module fifo_mem
# Optimizing 11 design-units (inlining 0/8 module instances):
# -- Optimizing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)(fast)
# -- Optimizing package mtiUvm.questa_uvm_pkg(fast)
# -- Optimizing package FIFO_pkg(fast)
# -- Optimizing interface inf(fast__2)
# -- Optimizing module wptr_handler(fast)
# -- Optimizing module asynchronous_fifo(fast)
# -- Optimizing module fifo_mem(fast)
# -- Optimizing module rptr_handler(fast)
# -- Optimizing module top_test_uvm(fast)
# -- Optimizing module synchronizer(fast)
# -- Optimizing interface inf(fast)
# Optimized design name is top_optimized
# End time: 23:01:29 on Aug 17,2024, Elapsed time: 0:00:03
# Errors: 0, Warnings: 0
# End time: 23:02:02 on Aug 17,2024, Elapsed time: 0:02:46
# Errors: 0, Warnings: 0
# vsim top_optimized -coverage "+UVM_TESTNAME=write_once_test" 
# Start time: 23:02:03 on Aug 17,2024
# Loading sv_std.std
# Loading work.inf(fast)
# Loading mtiUvm.uvm_pkg(fast)
# Loading work.FIFO_pkg(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading work.top_test_uvm(fast)
# Loading work.inf(fast__2)
# Loading work.asynchronous_fifo(fast)
# Loading work.synchronizer(fast)
# Loading work.wptr_handler(fast)
# Loading work.rptr_handler(fast)
# Loading work.fifo_mem(fast)
# Loading F:/questasim/questasim64_2021.1/uvm-1.1d\win64\uvm_dpi.dll
# 1
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(277) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(278) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test write_once_test...
# base_test build phase
# my_test build phase
# env build phase
# my_agent build phase
# my_driver build phase
# my_monitor build phase
# my_monitor build phase
# sequencer build phase
# coverage build_phase
# my_scoreboard build phase
# my_compartor build phase
# my_predictor build phase
# my_driver connect phase
# my_monitor connect phase
# my_monitor connect phase
# sequencer connect phase
# my_agent connect phase
# my_compartor connect phase
# my_scoreboard connect phase
# my_scoreboard connect phase
# envconnect phase
# my_test connect phase
# my_test connect phase
# my_monitor end_of_elaboration_phase
# my_monitor end_of_elaboration_phase
# my_monitor end_of_elaboration_phase
# UVM_INFO components/env.svh(58) @ 0: uvm_test_top.env_h [env_h] '{"uvm_test_top.env_h.agent_h.tlm_analysis_port_outputs":@uvm_port_component__5@14 }
# UVM_INFO components/env.svh(60) @ 0: uvm_test_top.env_h [env_h] '{"uvm_test_top.env_h.agent_h.tlm_analysis_port_inputs":@uvm_port_component__5@13 }
# UVM_INFO components/env.svh(62) @ 0: uvm_test_top.env_h [env_h] '{"uvm_test_top.env_h.agent_h.tlm_analysis_port_outputs":@uvm_port_component__5@14 }
# FINISHED GET_PROVIDED_TO
# UVM_INFO components/env.svh(65) @ 0: uvm_test_top.env_h [env_h] '{ }
# UVM_INFO components/env.svh(67) @ 0: uvm_test_top.env_h [env_h] '{"uvm_test_top.env_h.scoreboard_h.predictor_h.analysis_imp":@uvm_port_component__5@19 }
# UVM_INFO components/env.svh(69) @ 0: uvm_test_top.env_h [env_h] '{"uvm_test_top.env_h.scoreboard_h.comparator_h.analysis_actual_outputs":@uvm_port_component__5@31 }
# my_monitor end_of_elaboration_phase
# env run phase
# my_predictor run phase
# UVM_INFO components/comparator.svh(46) @ 0: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# coverage run_phase
# my_agent run phase
# sequencer run phase
# start of pre_body task
# start of pre_body task
# start of pre_body task
# start of body task
# start item has been invoked
# UVM_INFO components/predictor.svh(66) @ 0: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITTEN_DATA: rrst_n:0, wrst_n:0 ,w_en:0 ,r_en:0 , data_in:0
# UVM_INFO components/predictor.svh(70) @ 0: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA:  time:                    0  wrst_n:0  rrst_n:0  data_in: 0  w_en: 0  r_en: 0  data_out: 0  empty: 1  full: 0
# my_predictor run phase
# UVM_INFO components/comparator.svh(48) @ 0: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECIEVED:  time:                    0  wrst_n:0  rrst_n:0  data_in: 0  w_en: 0  r_en: 0  data_out: 0  empty: 1  full: 0
# UVM_INFO components/comparator.svh(51) @ 20: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] actual_SEQ_ITEM RECIEVED:  time:                   20  wrst_n:0  rrst_n:0  data_in: 0  w_en: 0  r_en: 0  data_out: x  empty: 1  full: 0
# UVM_ERROR components/comparator.svh(58) @ 20: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] FAIL
# UVM_INFO components/comparator.svh(46) @ 20: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# finish item has been invoked
# ABOUT TO ENTER WRITE_READ_FIFO 
# ENTERED WRITE_READ_FIFO 
# ABOUT TO ENTER WRITE_FIFO 
# ENTERED WRITE FIFO
# UVM_INFO components/predictor.svh(66) @ 20: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITTEN_DATA: rrst_n:1, wrst_n:1 ,w_en:1 ,r_en:0 , data_in:167
# WRITE_POINER = 1
# READ_POINER = 0
# UVM_INFO components/predictor.svh(70) @ 20: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA:  time:                   20  wrst_n:1  rrst_n:1  data_in: 167  w_en: 1  r_en: 0  data_out: 0  empty: 0  full: 0
# my_predictor run phase
# UVM_INFO components/comparator.svh(48) @ 20: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECIEVED:  time:                   20  wrst_n:1  rrst_n:1  data_in: 167  w_en: 1  r_en: 0  data_out: 0  empty: 0  full: 0
# UVM_INFO components/comparator.svh(51) @ 40: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] actual_SEQ_ITEM RECIEVED:  time:                   40  wrst_n:1  rrst_n:1  data_in: 167  w_en: 1  r_en: 0  data_out: x  empty: 1  full: 0
# UVM_ERROR components/comparator.svh(58) @ 40: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] FAIL
# UVM_INFO components/comparator.svh(46) @ 40: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# my_test run phase
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1267) @ 40: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :   21
# UVM_WARNING :    0
# UVM_ERROR :    2
# UVM_FATAL :    0
# ** Report counts by id
# [COMPARATOR]     7
# [PREDICTOR]     4
# [Questa UVM]     2
# [RNTST]     1
# [SCOREBOARD]     2
# [TEST_DONE]     1
# [env_h]     6
# ** Note: $finish    : F:/questasim/questasim64_2021.1/win64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 40 ns  Iteration: 61  Instance: /top_test_uvm
# 1
# Break in Task uvm_pkg/uvm_root::run_test at F:/questasim/questasim64_2021.1/win64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh line 430
run
# time: 40 empty flag asserted and deasserted INCORRECTLY
# time: 60 empty flag asserted and deasserted INCORRECTLY
do run.do
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 23:03:54 on Aug 17,2024
# vlog -reportprogress 300 -f dut.f "+cover" -covercells 
# -- Compiling module fifo_mem
# -- Compiling module rptr_handler
# -- Compiling module wptr_handler
# -- Compiling module synchronizer
# -- Compiling module synchronizer
# ** Warning: ** while parsing file included at dut/top.v(1)
# ** at dut/synchronizer.v(1): (vlog-2275) Existing module 'synchronizer' at line 1 will be overwritten.
# -- Compiling module wptr_handler
# ** Warning: ** while parsing file included at dut/top.v(2)
# ** at dut/wptr_handler.v(1): (vlog-2275) Existing module 'wptr_handler' at line 1 will be overwritten.
# -- Compiling module rptr_handler
# ** Warning: ** while parsing file included at dut/top.v(3)
# ** at dut/rptr_handler.v(1): (vlog-2275) Existing module 'rptr_handler' at line 1 will be overwritten.
# -- Compiling module fifo_mem
# ** Warning: ** while parsing file included at dut/top.v(4)
# ** at dut/fifo_mem.v(1): (vlog-2275) Existing module 'fifo_mem' at line 1 will be overwritten.
# -- Compiling module asynchronous_fifo
# 
# Top level modules:
# 	asynchronous_fifo
# End time: 23:03:54 on Aug 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 4
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 23:03:54 on Aug 17,2024
# vlog -reportprogress 300 -f tb.f "+cover" -covercells 
# -- Compiling module FIFO_sva
# -- Compiling package FIFO_pkg
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# ** Note: (vlog-2286) FIFO_uvm_pkg.sv(4): Using implicit +incdir+F:/questasim/questasim64_2021.1/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# -- Compiling interface inf
# -- Importing package FIFO_pkg
# -- Compiling module top_test_uvm
# 
# Top level modules:
# 	FIFO_sva
# 	top_test_uvm
# End time: 23:03:55 on Aug 17,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vopt 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 23:03:56 on Aug 17,2024
# vopt -reportprogress 300 top_test_uvm -o top_optimized "+acc" "+cover=bcefsx+asynchronous_fifo(rtl)" 
# 
# Top level modules:
# 	top_test_uvm
# 
# Analyzing design...
# -- Loading module top_test_uvm
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Importing package FIFO_pkg
# -- Loading package mtiUvm.questa_uvm_pkg
# -- Loading interface inf
# -- Loading module asynchronous_fifo
# -- Loading module synchronizer
# -- Loading module wptr_handler
# -- Loading module rptr_handler
# -- Loading module fifo_mem
# Optimizing 11 design-units (inlining 0/8 module instances):
# -- Optimizing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)(fast)
# -- Optimizing package mtiUvm.questa_uvm_pkg(fast)
# -- Optimizing package FIFO_pkg(fast)
# -- Optimizing interface inf(fast__2)
# -- Optimizing module wptr_handler(fast)
# -- Optimizing module asynchronous_fifo(fast)
# -- Optimizing module fifo_mem(fast)
# -- Optimizing module rptr_handler(fast)
# -- Optimizing module top_test_uvm(fast)
# -- Optimizing module synchronizer(fast)
# -- Optimizing interface inf(fast)
# Optimized design name is top_optimized
# End time: 23:03:59 on Aug 17,2024, Elapsed time: 0:00:03
# Errors: 0, Warnings: 0
# End time: 23:04:29 on Aug 17,2024, Elapsed time: 0:02:26
# Errors: 0, Warnings: 0
# vsim top_optimized -coverage "+UVM_TESTNAME=write_once_test" 
# Start time: 23:04:30 on Aug 17,2024
# Loading sv_std.std
# Loading work.inf(fast)
# Loading mtiUvm.uvm_pkg(fast)
# Loading work.FIFO_pkg(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading work.top_test_uvm(fast)
# Loading work.inf(fast__2)
# Loading work.asynchronous_fifo(fast)
# Loading work.synchronizer(fast)
# Loading work.wptr_handler(fast)
# Loading work.rptr_handler(fast)
# Loading work.fifo_mem(fast)
# Loading F:/questasim/questasim64_2021.1/uvm-1.1d\win64\uvm_dpi.dll
# 1
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(277) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(278) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test write_once_test...
# base_test build phase
# my_test build phase
# env build phase
# my_agent build phase
# my_driver build phase
# my_monitor build phase
# my_monitor build phase
# sequencer build phase
# coverage build_phase
# my_scoreboard build phase
# my_compartor build phase
# my_predictor build phase
# my_driver connect phase
# my_monitor connect phase
# my_monitor connect phase
# sequencer connect phase
# my_agent connect phase
# my_compartor connect phase
# my_scoreboard connect phase
# my_scoreboard connect phase
# envconnect phase
# my_test connect phase
# my_test connect phase
# my_monitor end_of_elaboration_phase
# my_monitor end_of_elaboration_phase
# my_monitor end_of_elaboration_phase
# UVM_INFO components/env.svh(58) @ 0: uvm_test_top.env_h [env_h] '{"uvm_test_top.env_h.agent_h.tlm_analysis_port_outputs":@uvm_port_component__5@14 }
# UVM_INFO components/env.svh(60) @ 0: uvm_test_top.env_h [env_h] '{"uvm_test_top.env_h.agent_h.tlm_analysis_port_inputs":@uvm_port_component__5@13 }
# UVM_INFO components/env.svh(62) @ 0: uvm_test_top.env_h [env_h] '{"uvm_test_top.env_h.agent_h.tlm_analysis_port_outputs":@uvm_port_component__5@14 }
# FINISHED GET_PROVIDED_TO
# UVM_INFO components/env.svh(65) @ 0: uvm_test_top.env_h [env_h] '{ }
# UVM_INFO components/env.svh(67) @ 0: uvm_test_top.env_h [env_h] '{"uvm_test_top.env_h.scoreboard_h.predictor_h.analysis_imp":@uvm_port_component__5@19 }
# UVM_INFO components/env.svh(69) @ 0: uvm_test_top.env_h [env_h] '{"uvm_test_top.env_h.scoreboard_h.comparator_h.analysis_actual_outputs":@uvm_port_component__5@31 }
# my_monitor end_of_elaboration_phase
# env run phase
# my_predictor run phase
# UVM_INFO components/comparator.svh(46) @ 0: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# coverage run_phase
# my_agent run phase
# sequencer run phase
# start of pre_body task
# start of pre_body task
# start of pre_body task
# start of body task
# start item has been invoked
# UVM_INFO components/predictor.svh(66) @ 0: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITTEN_DATA: rrst_n:0, wrst_n:0 ,w_en:0 ,r_en:0 , data_in:0
# UVM_INFO components/predictor.svh(70) @ 0: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA:  time:                    0  wrst_n:0  rrst_n:0  data_in: 0  w_en: 0  r_en: 0  data_out: 0  empty: 1  full: 0
# my_predictor run phase
# UVM_INFO components/comparator.svh(48) @ 0: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECIEVED:  time:                    0  wrst_n:0  rrst_n:0  data_in: 0  w_en: 0  r_en: 0  data_out: 0  empty: 1  full: 0
# UVM_INFO components/comparator.svh(51) @ 20: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] actual_SEQ_ITEM RECIEVED:  time:                   20  wrst_n:0  rrst_n:0  data_in: 0  w_en: 0  r_en: 0  data_out: x  empty: 1  full: 0
# UVM_ERROR components/comparator.svh(58) @ 20: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] FAIL
# UVM_INFO components/comparator.svh(46) @ 20: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# finish item has been invoked
# ABOUT TO ENTER WRITE_READ_FIFO 
# ENTERED WRITE_READ_FIFO 
# ABOUT TO ENTER WRITE_FIFO 
# ENTERED WRITE FIFO
# UVM_INFO components/predictor.svh(66) @ 20: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITTEN_DATA: rrst_n:1, wrst_n:1 ,w_en:1 ,r_en:0 , data_in:167
# WRITE_POINER = 1
# READ_POINER = 0
# UVM_INFO components/predictor.svh(70) @ 20: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA:  time:                   20  wrst_n:1  rrst_n:1  data_in: 167  w_en: 1  r_en: 0  data_out: 0  empty: 0  full: 0
# my_predictor run phase
# UVM_INFO components/comparator.svh(48) @ 20: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECIEVED:  time:                   20  wrst_n:1  rrst_n:1  data_in: 167  w_en: 1  r_en: 0  data_out: 0  empty: 0  full: 0
# UVM_INFO components/comparator.svh(51) @ 40: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] actual_SEQ_ITEM RECIEVED:  time:                   40  wrst_n:1  rrst_n:1  data_in: 167  w_en: 1  r_en: 0  data_out: x  empty: 1  full: 0
# UVM_ERROR components/comparator.svh(58) @ 40: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] FAIL
# UVM_INFO components/comparator.svh(46) @ 40: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# my_test run phase
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1267) @ 40: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :   21
# UVM_WARNING :    0
# UVM_ERROR :    2
# UVM_FATAL :    0
# ** Report counts by id
# [COMPARATOR]     7
# [PREDICTOR]     4
# [Questa UVM]     2
# [RNTST]     1
# [SCOREBOARD]     2
# [TEST_DONE]     1
# [env_h]     6
# ** Note: $finish    : F:/questasim/questasim64_2021.1/win64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 40 ns  Iteration: 61  Instance: /top_test_uvm
# 1
# Break in Task uvm_pkg/uvm_root::run_test at F:/questasim/questasim64_2021.1/win64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh line 430
run
# time: 60 empty flag asserted and deasserted INCORRECTLY
add wave -position insertpoint sim:/top_test_uvm/f_if/*
restart
# Loading sv_std.std
# Loading work.inf(fast)
# Loading mtiUvm.uvm_pkg(fast)
# Loading work.FIFO_pkg(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading work.top_test_uvm(fast)
# Loading work.inf(fast__2)
# Loading work.asynchronous_fifo(fast)
# Loading work.synchronizer(fast)
# Loading work.wptr_handler(fast)
# Loading work.rptr_handler(fast)
# Loading work.fifo_mem(fast)
# Loading F:/questasim/questasim64_2021.1/uvm-1.1d\win64\uvm_dpi.dll
run
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(277) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(278) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test write_once_test...
# base_test build phase
# my_test build phase
# env build phase
# my_agent build phase
# my_driver build phase
# my_monitor build phase
# my_monitor build phase
# sequencer build phase
# coverage build_phase
# my_scoreboard build phase
# my_compartor build phase
# my_predictor build phase
# my_driver connect phase
# my_monitor connect phase
# my_monitor connect phase
# sequencer connect phase
# my_agent connect phase
# my_compartor connect phase
# my_scoreboard connect phase
# my_scoreboard connect phase
# envconnect phase
# my_test connect phase
# my_test connect phase
# my_monitor end_of_elaboration_phase
# my_monitor end_of_elaboration_phase
# my_monitor end_of_elaboration_phase
# UVM_INFO components/env.svh(58) @ 0: uvm_test_top.env_h [env_h] '{"uvm_test_top.env_h.agent_h.tlm_analysis_port_outputs":@uvm_port_component__6@14 }
# UVM_INFO components/env.svh(60) @ 0: uvm_test_top.env_h [env_h] '{"uvm_test_top.env_h.agent_h.tlm_analysis_port_inputs":@uvm_port_component__6@13 }
# UVM_INFO components/env.svh(62) @ 0: uvm_test_top.env_h [env_h] '{"uvm_test_top.env_h.agent_h.tlm_analysis_port_outputs":@uvm_port_component__6@14 }
# FINISHED GET_PROVIDED_TO
# UVM_INFO components/env.svh(65) @ 0: uvm_test_top.env_h [env_h] '{ }
# UVM_INFO components/env.svh(67) @ 0: uvm_test_top.env_h [env_h] '{"uvm_test_top.env_h.scoreboard_h.predictor_h.analysis_imp":@uvm_port_component__6@19 }
# UVM_INFO components/env.svh(69) @ 0: uvm_test_top.env_h [env_h] '{"uvm_test_top.env_h.scoreboard_h.comparator_h.analysis_actual_outputs":@uvm_port_component__6@31 }
# my_monitor end_of_elaboration_phase
# env run phase
# my_predictor run phase
# UVM_INFO components/comparator.svh(46) @ 0: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# coverage run_phase
# my_agent run phase
# sequencer run phase
# start of pre_body task
# start of pre_body task
# start of pre_body task
# start of body task
# start item has been invoked
# UVM_INFO components/predictor.svh(66) @ 0: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITTEN_DATA: rrst_n:0, wrst_n:0 ,w_en:0 ,r_en:0 , data_in:0
# UVM_INFO components/predictor.svh(70) @ 0: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA:  time:                    0  wrst_n:0  rrst_n:0  data_in: 0  w_en: 0  r_en: 0  data_out: 0  empty: 1  full: 0
# my_predictor run phase
# UVM_INFO components/comparator.svh(48) @ 0: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECIEVED:  time:                    0  wrst_n:0  rrst_n:0  data_in: 0  w_en: 0  r_en: 0  data_out: 0  empty: 1  full: 0
# UVM_INFO components/comparator.svh(51) @ 20: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] actual_SEQ_ITEM RECIEVED:  time:                   20  wrst_n:0  rrst_n:0  data_in: 0  w_en: 0  r_en: 0  data_out: x  empty: 1  full: 0
# UVM_ERROR components/comparator.svh(58) @ 20: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] FAIL
# UVM_INFO components/comparator.svh(46) @ 20: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# finish item has been invoked
# ABOUT TO ENTER WRITE_READ_FIFO 
# ENTERED WRITE_READ_FIFO 
# ABOUT TO ENTER WRITE_FIFO 
# ENTERED WRITE FIFO
# UVM_INFO components/predictor.svh(66) @ 20: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITTEN_DATA: rrst_n:1, wrst_n:1 ,w_en:1 ,r_en:0 , data_in:167
# WRITE_POINER = 1
# READ_POINER = 0
# UVM_INFO components/predictor.svh(70) @ 20: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA:  time:                   20  wrst_n:1  rrst_n:1  data_in: 167  w_en: 1  r_en: 0  data_out: 0  empty: 0  full: 0
# my_predictor run phase
# UVM_INFO components/comparator.svh(48) @ 20: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECIEVED:  time:                   20  wrst_n:1  rrst_n:1  data_in: 167  w_en: 1  r_en: 0  data_out: 0  empty: 0  full: 0
# UVM_INFO components/comparator.svh(51) @ 40: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] actual_SEQ_ITEM RECIEVED:  time:                   40  wrst_n:1  rrst_n:1  data_in: 167  w_en: 1  r_en: 0  data_out: x  empty: 1  full: 0
# UVM_ERROR components/comparator.svh(58) @ 40: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] FAIL
# UVM_INFO components/comparator.svh(46) @ 40: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# my_test run phase
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1267) @ 40: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :   21
# UVM_WARNING :    0
# UVM_ERROR :    2
# UVM_FATAL :    0
# ** Report counts by id
# [COMPARATOR]     7
# [PREDICTOR]     4
# [Questa UVM]     2
# [RNTST]     1
# [SCOREBOARD]     2
# [TEST_DONE]     1
# [env_h]     6
# ** Note: $finish    : F:/questasim/questasim64_2021.1/win64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 40 ns  Iteration: 61  Instance: /top_test_uvm
# 1
# Break in Task uvm_pkg/uvm_root::run_test at F:/questasim/questasim64_2021.1/win64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh line 430
run
# time: 60 empty flag asserted and deasserted INCORRECTLY
# Causality operation skipped due to absence of debug database file
