
---------- Begin Simulation Statistics ----------
host_inst_rate                                 345923                       # Simulator instruction rate (inst/s)
host_mem_usage                                 406228                       # Number of bytes of host memory used
host_seconds                                    57.82                       # Real time elapsed on the host
host_tick_rate                              310854653                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    20000010                       # Number of instructions simulated
sim_seconds                                  0.017973                       # Number of seconds simulated
sim_ticks                                 17972529000                       # Number of ticks simulated
system.cpu.dcache.ReadReq_accesses            4255807                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency 30280.323066                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency 25480.472691                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits                4231230                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency      744199500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate          0.005775                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses                24577                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits             10699                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency    353618000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate     0.003261                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses           13878                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses           2851610                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency 67552.755383                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency 74560.583812                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits               2799827                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency    3498084332                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate         0.018159                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses               51783                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits            25516                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency   1958482855                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate     0.009211                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses          26267                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs 20040.583313                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets 46478.598151                       # average number of cycles each access was blocked
system.cpu.dcache.avg_refs                 242.217155                       # Average number of references to valid blocks.
system.cpu.dcache.blocked::no_mshrs              4087                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets            8762                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs     81905864                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets    407245477                       # number of cycles access was blocked
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.demand_accesses             7107417                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency 55556.362389                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency 57593.744053                       # average overall mshr miss latency
system.cpu.dcache.demand_hits                 7031057                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency      4242283832                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate           0.010744                       # miss rate for demand accesses
system.cpu.dcache.demand_misses                 76360                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits              36215                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency   2312100855                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate      0.005648                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses            40145                       # number of demand (read+write) MSHR misses
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.occ_%::0                   0.965882                       # Average percentage of cache occupancy
system.cpu.dcache.occ_blocks::0            989.063042                       # Average occupied blocks per context
system.cpu.dcache.overall_accesses            7107417                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency 55556.362389                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency 57593.744053                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_hits                7031057                       # number of overall hits
system.cpu.dcache.overall_miss_latency     4242283832                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate          0.010744                       # miss rate for overall accesses
system.cpu.dcache.overall_misses                76360                       # number of overall misses
system.cpu.dcache.overall_mshr_hits             36215                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency   2312100855                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate     0.005648                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses           40145                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.dcache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.dcache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.dcache.replacements                  28098                       # number of replacements
system.cpu.dcache.sampled_refs                  29122                       # Sample count of references to valid blocks.
system.cpu.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.dcache.tagsinuse                989.063042                       # Cycle average of tags in use
system.cpu.dcache.total_refs                  7053848                       # Total number of references to valid blocks.
system.cpu.dcache.warmup_cycle           505709622000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks                    25299                       # number of writebacks
system.cpu.dtb.data_accesses                        0                       # DTB accesses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_hits                            0                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.icache.ReadReq_accesses           11192344                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency 14255.777269                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency 11383.170440                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits               11117222                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency     1070922500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate          0.006712                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses                75122                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_hits              2373                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_miss_latency    828091500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate     0.006500                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses           72747                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets        24250                       # average number of cycles each access was blocked
system.cpu.icache.avg_refs                 152.816149                       # Average number of references to valid blocks.
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               4                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets        97000                       # number of cycles access was blocked
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.demand_accesses            11192344                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency 14255.777269                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency 11383.170440                       # average overall mshr miss latency
system.cpu.icache.demand_hits                11117222                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency      1070922500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate           0.006712                       # miss rate for demand accesses
system.cpu.icache.demand_misses                 75122                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits               2373                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency    828091500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate      0.006500                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses            72747                       # number of demand (read+write) MSHR misses
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.occ_%::0                   0.809710                       # Average percentage of cache occupancy
system.cpu.icache.occ_blocks::0            414.571564                       # Average occupied blocks per context
system.cpu.icache.overall_accesses           11192344                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency 14255.777269                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency 11383.170440                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.icache.overall_hits               11117222                       # number of overall hits
system.cpu.icache.overall_miss_latency     1070922500                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate          0.006712                       # miss rate for overall accesses
system.cpu.icache.overall_misses                75122                       # number of overall misses
system.cpu.icache.overall_mshr_hits              2373                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency    828091500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate     0.006500                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses           72747                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.icache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.icache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.icache.replacements                  72308                       # number of replacements
system.cpu.icache.sampled_refs                  72749                       # Sample count of references to valid blocks.
system.cpu.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.icache.tagsinuse                414.571564                       # Cycle average of tags in use
system.cpu.icache.total_refs                 11117222                       # Total number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks                        0                       # number of writebacks
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                       2                       # ITB accesses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_hits                           2                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                2                       # number of cpu cycles simulated
system.cpu.num_insts                                2                       # Number of instructions executed
system.cpu.num_refs                                 0                       # Number of memory references
system.cpu.workload.PROG:num_syscalls               0                       # Number of system calls
system.l2.HardPFReq_avg_mshr_miss_latency 67212.348115                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_mshr_miss_latency       769984660                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate                inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_misses                 11456                       # number of HardPFReq MSHR misses
system.l2.ReadExReq_accesses                    15244                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency     126097.047449                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency 116332.993941                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_hits                         5718                       # number of ReadExReq hits
system.l2.ReadExReq_miss_latency           1201200474                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate                0.624902                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses                       9526                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_hits                     613                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_miss_latency      1036875975                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate           0.584689                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses                  8913                       # number of ReadExReq MSHR misses
system.l2.ReadReq_accesses                      86627                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_avg_miss_latency       73557.622174                       # average ReadReq miss latency
system.l2.ReadReq_avg_mshr_miss_latency  62291.914894                       # average ReadReq mshr miss latency
system.l2.ReadReq_hits                          83885                       # number of ReadReq hits
system.l2.ReadReq_miss_latency              201695000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_rate                  0.031653                       # miss rate for ReadReq accesses
system.l2.ReadReq_misses                         2742                       # number of ReadReq misses
system.l2.ReadReq_mshr_hits                       390                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_miss_latency         146386000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate             0.027128                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_misses                    2350                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_accesses                   11023                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_avg_miss_latency    57202.177629                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency 41312.675497                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_miss_latency           630539604                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_rate                      1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_misses                     11023                       # number of UpgradeReq misses
system.l2.UpgradeReq_mshr_miss_latency      455389622                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate                 1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses                11023                       # number of UpgradeReq MSHR misses
system.l2.Writeback_accesses                    25299                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_hits                        25299                       # number of Writeback hits
system.l2.avg_blocked_cycles::no_mshrs       no_value                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.l2.avg_refs                           5.260332                       # Average number of references to valid blocks.
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.demand_accesses                      101871                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency        114354.049071                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency   105057.442511                       # average overall mshr miss latency
system.l2.demand_hits                           89603                       # number of demand (read+write) hits
system.l2.demand_miss_latency              1402895474                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate                   0.120427                       # miss rate for demand accesses
system.l2.demand_misses                         12268                       # number of demand (read+write) misses
system.l2.demand_mshr_hits                       1003                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency         1183261975                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate              0.110561                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses                    11263                       # number of demand (read+write) MSHR misses
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.mshr_cap_events                           0                       # number of times MSHR cap was activated
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.l2.occ_%::0                           0.049272                       # Average percentage of cache occupancy
system.l2.occ_%::1                           0.244995                       # Average percentage of cache occupancy
system.l2.occ_blocks::0                    807.278997                       # Average occupied blocks per context
system.l2.occ_blocks::1                   4014.006038                       # Average occupied blocks per context
system.l2.overall_accesses                     101871                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency       114354.049071                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency  85974.146529                       # average overall mshr miss latency
system.l2.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.l2.overall_hits                          89603                       # number of overall hits
system.l2.overall_miss_latency             1402895474                       # number of overall miss cycles
system.l2.overall_miss_rate                  0.120427                       # miss rate for overall accesses
system.l2.overall_misses                        12268                       # number of overall misses
system.l2.overall_mshr_hits                      1003                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency        1953246635                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate             0.223017                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses                   22719                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.l2.prefetch_accuracy                  0.380499                       # ratio of good prefetches to total prefetches
system.l2.prefetch_hits                          4359                       # number of prefetched blocks that were accessed
system.l2.prefetcher.num_hwpf_already_in_prefetcher         4239                       # number of hwpf that were already in the prefetch queue
system.l2.prefetcher.num_hwpf_evicted               0                       # number of hwpf removed due to no buffer left
system.l2.prefetcher.num_hwpf_identified        21042                       # number of hwpf identified
system.l2.prefetcher.num_hwpf_issued            13671                       # number of hwpf issued
system.l2.prefetcher.num_hwpf_removed_MSHR_hit         3132                       # number of hwpf removed because MSHR allocated
system.l2.prefetcher.num_hwpf_span_page             0                       # number of hwpf spanning a virtual page
system.l2.prefetcher.num_hwpf_squashed_from_miss            0                       # number of hwpf that got squashed due to a miss aborting calculation time
system.l2.replacements                           8985                       # number of replacements
system.l2.sampled_refs                          16890                       # Sample count of references to valid blocks.
system.l2.soft_prefetch_mshr_full                   0                       # number of mshr full events for SW prefetching instrutions
system.l2.tagsinuse                       4821.285035                       # Cycle average of tags in use
system.l2.total_refs                            88847                       # Total number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.writebacks                             8453                       # number of writebacks
system.switch_cpus.dtb.data_accesses          3533281                       # DTB accesses
system.switch_cpus.dtb.data_acv                     0                       # DTB access violations
system.switch_cpus.dtb.data_hits              3533187                       # DTB hits
system.switch_cpus.dtb.data_misses                 94                       # DTB misses
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.read_accesses          2118869                       # DTB read accesses
system.switch_cpus.dtb.read_acv                     0                       # DTB read access violations
system.switch_cpus.dtb.read_hits              2118830                       # DTB read hits
system.switch_cpus.dtb.read_misses                 39                       # DTB read misses
system.switch_cpus.dtb.write_accesses         1414412                       # DTB write accesses
system.switch_cpus.dtb.write_acv                    0                       # DTB write access violations
system.switch_cpus.dtb.write_hits             1414357                       # DTB write hits
system.switch_cpus.dtb.write_misses                55                       # DTB write misses
system.switch_cpus.idle_fraction                    1                       # Percentage of idle cycles
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.fetch_accesses        10000112                       # ITB accesses
system.switch_cpus.itb.fetch_acv                    0                       # ITB acv
system.switch_cpus.itb.fetch_hits            10000095                       # ITB hits
system.switch_cpus.itb.fetch_misses                17                       # ITB misses
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                0                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                 29473185                       # number of cpu cycles simulated
system.switch_cpus.num_insts                 10000001                       # Number of instructions executed
system.switch_cpus.num_refs                   3723635                       # Number of memory references
system.switch_cpus_1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.BPredUnit.BTBHits         258941                       # Number of BTB hits
system.switch_cpus_1.BPredUnit.BTBLookups       424634                       # Number of BTB lookups
system.switch_cpus_1.BPredUnit.RASInCorrect            7                       # Number of incorrect RAS predictions.
system.switch_cpus_1.BPredUnit.condIncorrect        40655                       # Number of conditional branches incorrect
system.switch_cpus_1.BPredUnit.condPredicted       484225                       # Number of conditional branches predicted
system.switch_cpus_1.BPredUnit.lookups         501024                       # Number of BP lookups
system.switch_cpus_1.BPredUnit.usedRAS           5849                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.commit.COM:branches       363562                       # Number of branches committed
system.switch_cpus_1.commit.COM:bw_lim_events       371561                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.COM:bw_limited            0                       # number of insts not committed due to BW limits
system.switch_cpus_1.commit.COM:committed_per_cycle::samples      6076917                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::mean     1.672811                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::stdev     2.401891                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::0      3124367     51.41%     51.41% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::1       907080     14.93%     66.34% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::2       416709      6.86%     73.20% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::3       401596      6.61%     79.81% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::4       404148      6.65%     86.46% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::5       192340      3.17%     89.62% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::6       144346      2.38%     92.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::7       114770      1.89%     93.89% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::8       371561      6.11%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::total      6076917                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:count        10165532                       # Number of instructions committed
system.switch_cpus_1.commit.COM:loads         2313029                       # Number of loads committed
system.switch_cpus_1.commit.COM:membars             0                       # Number of memory barriers committed
system.switch_cpus_1.commit.COM:refs          3782914                       # Number of memory references committed
system.switch_cpus_1.commit.COM:swp_count            0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.branchMispredicts        40626                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.commitCommittedInsts     10165532                       # The number of committed instructions
system.switch_cpus_1.commit.commitSquashedInsts      1115736                       # The number of squashed insts skipped by commit
system.switch_cpus_1.committedInsts          10000007                       # Number of Instructions Simulated
system.switch_cpus_1.committedInsts_total     10000007                       # Number of Instructions Simulated
system.switch_cpus_1.cpi                     0.647187                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               0.647187                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.DECODE:BlockedCycles       991438                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DECODE:BranchMispred           33                       # Number of times decode detected a branch misprediction
system.switch_cpus_1.decode.DECODE:BranchResolved        10927                       # Number of times decode resolved a branch
system.switch_cpus_1.decode.DECODE:DecodedInsts     12820294                       # Number of instructions handled by decode
system.switch_cpus_1.decode.DECODE:IdleCycles      3242173                       # Number of cycles decode is idle
system.switch_cpus_1.decode.DECODE:RunCycles      1830877                       # Number of cycles decode is running
system.switch_cpus_1.decode.DECODE:SquashCycles       213092                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.DECODE:SquashedInsts           83                       # Number of squashed instructions handled by decode
system.switch_cpus_1.decode.DECODE:UnblockCycles        12428                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.data_accesses        3958535                       # DTB accesses
system.switch_cpus_1.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.dtb.data_hits            3957089                       # DTB hits
system.switch_cpus_1.dtb.data_misses             1446                       # DTB misses
system.switch_cpus_1.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus_1.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus_1.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus_1.dtb.read_accesses        2400165                       # DTB read accesses
system.switch_cpus_1.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.dtb.read_hits            2399925                       # DTB read hits
system.switch_cpus_1.dtb.read_misses              240                       # DTB read misses
system.switch_cpus_1.dtb.write_accesses       1558370                       # DTB write accesses
system.switch_cpus_1.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.dtb.write_hits           1557164                       # DTB write hits
system.switch_cpus_1.dtb.write_misses            1206                       # DTB write misses
system.switch_cpus_1.fetch.Branches            501024                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines         1192247                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles             3061446                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes        45142                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.Insts             12998494                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.SquashCycles        138907                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.077416                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles      1192247                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches       264790                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              2.008460                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples      6290009                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     2.066530                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     3.354584                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0        4420828     70.28%     70.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1          34120      0.54%     70.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2          80564      1.28%     72.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3          53706      0.85%     72.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4         167529      2.66%     75.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5          50922      0.81%     76.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6          50746      0.81%     77.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7          39826      0.63%     77.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8        1391768     22.13%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total      6290009                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.idleCycles                181863                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.EXEC:branches         384140                       # Number of branches executed
system.switch_cpus_1.iew.EXEC:nop              179070                       # number of nop insts executed
system.switch_cpus_1.iew.EXEC:rate           1.655828                       # Inst execution rate
system.switch_cpus_1.iew.EXEC:refs            4177717                       # number of memory reference insts executed
system.switch_cpus_1.iew.EXEC:stores          1607662                       # Number of stores executed
system.switch_cpus_1.iew.EXEC:swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.WB:consumers         7564271                       # num instructions consuming a value
system.switch_cpus_1.iew.WB:count            10473176                       # cumulative count of insts written-back
system.switch_cpus_1.iew.WB:fanout           0.752678                       # average fanout of values written-back
system.switch_cpus_1.iew.WB:penalized               0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus_1.iew.WB:penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus_1.iew.WB:producers         5693461                       # num instructions producing a value
system.switch_cpus_1.iew.WB:rate             1.618261                       # insts written-back per cycle
system.switch_cpus_1.iew.WB:sent             10478370                       # cumulative count of insts sent to commit
system.switch_cpus_1.iew.branchMispredicts        43031                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.iewBlockCycles         66524                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts      2646351                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts       353066                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts      1771889                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts     11283387                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts      2570055                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts       124919                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts     10716305                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents         1554                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents          286                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles       213092                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles         4675                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread.0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread.0.cacheBlocked       230962                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread.0.forwLoads        38929                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread.0.ignoredResponses            7                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread.0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.memOrderViolation         3499                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread.0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread.0.squashedLoads       333298                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread.0.squashedStores       301993                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents         3499                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect         3597                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect        39434                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.ipc                     1.545149                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               1.545149                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.ISSUE:FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntAlu      4016358     37.05%     37.05% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntMult       389173      3.59%     40.64% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntDiv            0      0.00%     40.64% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatAdd      1331380     12.28%     52.92% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCmp            0      0.00%     52.92% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCvt        18084      0.17%     53.08% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatMult       851310      7.85%     60.94% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatDiv         6164      0.06%     60.99% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatSqrt            0      0.00%     60.99% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemRead      2600427     23.99%     84.98% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemWrite      1628329     15.02%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::total     10841225                       # Type of FU issued
system.switch_cpus_1.iq.ISSUE:fu_busy_cnt       372311                       # FU busy when requested
system.switch_cpus_1.iq.ISSUE:fu_busy_rate     0.034342                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.ISSUE:fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntAlu        51317     13.78%     13.78% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntMult        52965     14.23%     28.01% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntDiv            0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatAdd        16549      4.44%     32.45% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCmp            0      0.00%     32.45% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCvt            0      0.00%     32.45% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatMult        98359     26.42%     58.87% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatDiv            0      0.00%     58.87% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatSqrt            0      0.00%     58.87% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemRead       108589     29.17%     88.04% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemWrite        44532     11.96%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::samples      6290009                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::mean     1.723563                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::stdev     2.008478                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::0      2681281     42.63%     42.63% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::1       993741     15.80%     58.43% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::2       661515     10.52%     68.94% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::3       595806      9.47%     78.42% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::4       619361      9.85%     88.26% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::5       351653      5.59%     93.85% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::6       244383      3.89%     97.74% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::7       103123      1.64%     99.38% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::8        39146      0.62%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::total      6290009                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:rate           1.675130                       # Inst issue rate
system.switch_cpus_1.iq.iqInstsAdded         11104317                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued        10841225                       # Number of instructions issued
system.switch_cpus_1.iq.iqSquashedInstsExamined      1104110                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued        36408                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedOperandsExamined       749866                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.itb.data_accesses              0                       # DTB accesses
system.switch_cpus_1.itb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.itb.data_hits                  0                       # DTB hits
system.switch_cpus_1.itb.data_misses                0                       # DTB misses
system.switch_cpus_1.itb.fetch_accesses       1192269                       # ITB accesses
system.switch_cpus_1.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.itb.fetch_hits           1192247                       # ITB hits
system.switch_cpus_1.itb.fetch_misses              22                       # ITB misses
system.switch_cpus_1.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus_1.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.itb.read_hits                  0                       # DTB read hits
system.switch_cpus_1.itb.read_misses                0                       # DTB read misses
system.switch_cpus_1.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus_1.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.itb.write_hits                 0                       # DTB write hits
system.switch_cpus_1.itb.write_misses               0                       # DTB write misses
system.switch_cpus_1.memDep0.conflictingLoads       654520                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores       486904                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads      2646351                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores      1771889                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.numCycles                6471872                       # number of cpu cycles simulated
system.switch_cpus_1.rename.RENAME:BlockCycles       495348                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.RENAME:CommittedMaps      8012480                       # Number of HB maps that are committed
system.switch_cpus_1.rename.RENAME:IQFullEvents        57397                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.RENAME:IdleCycles      3353793                       # Number of cycles rename is idle
system.switch_cpus_1.rename.RENAME:LSQFullEvents       435283                       # Number of times rename has blocked due to LSQ full
system.switch_cpus_1.rename.RENAME:ROBFullEvents          417                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RENAME:RenameLookups     18875413                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RENAME:RenamedInsts     12468651                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RENAME:RenamedOperands      9560415                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RENAME:RunCycles      1727941                       # Number of cycles rename is running
system.switch_cpus_1.rename.RENAME:SquashCycles       213092                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.RENAME:UnblockCycles       499834                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.RENAME:UndoneMaps      1547878                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.RENAME:serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.RENAME:serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus_1.rename.RENAME:skidInsts       957441                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.RENAME:tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus_1.timesIdled                 28821                       # Number of times that the entire CPU went into an idle state and unscheduled itself

---------- End Simulation Statistics   ----------
