# Product Requirements Document (PRD)
## AMBA Subsystem

**Version:** 1.0
**Date:** 2025-09-30
**Status:** Active Development
**Owner:** RTL Design Sherpa Project
**Parent Document:** `/PRD.md`

---

## 1. Executive Summary

The AMBA subsystem provides comprehensive protocol infrastructure for AXI4, AXI4-Lite, APB, and AXI-Stream interfaces, including transaction monitoring, error detection, and performance analysis capabilities.

### 1.1 Quick Stats

- **Modules:** 72 SystemVerilog files
- **Protocols:** AXI4, AXI4-Lite, APB, AXI-Stream
- **Test Coverage:** ~95% functional
- **Status:** Active development, production-ready monitors
- **Known Issues:** 1 test configuration issue (non-RTL)

### 1.2 Subsystem Goals

- **Primary:** Production-ready AMBA protocol monitors for SoC integration
- **Secondary:** Real-time error detection and performance analysis
- **Tertiary:** Reusable verification infrastructure for AMBA protocols

---

## 2. Documentation Structure

This PRD provides a high-level overview. **Detailed specifications are maintained separately:**

### 📚 Detailed RTL Documentation
**Location:** `docs/markdown/RTLAmba/`

- **[Overview](../../docs/markdown/RTLAmba/overview.md)** - AMBA subsystem architecture
- **[Index](../../docs/markdown/RTLAmba/index.md)** - Complete module listing
- **AXI4 Modules:** `docs/markdown/RTLAmba/axi/`
  - [AXI4 Master Read](../../docs/markdown/RTLAmba/axi/axi4_master_rd.md)
  - Additional AXI4 module docs
- **APB Modules:** `docs/markdown/RTLAmba/apb/`
- **AXIS Modules:** `docs/markdown/RTLAmba/fabric/`
  - [AXIS Master](../../docs/markdown/RTLAmba/fabric/axis_master.md)
- **Monitor Package:** `docs/markdown/RTLAmba/includes/`
  - [Monitor Package Spec](../../docs/markdown/RTLAmba/includes/monitor_package_spec.md)

### 📋 Task Tracking
**Location:** `rtl/amba/PRD/`

- **[Tasks](PRD/TASKS.md)** - Current work items and priorities
- **[Task Specifications](PRD/)** - Individual task details (TASK-001, etc.)

### 🐛 Known Issues
**Location:** `rtl/amba/KNOWN_ISSUES/`

- **[AXI Monitor Reporter](KNOWN_ISSUES/axi_monitor_reporter.md)** - Transaction table bug (FIXED)
- Additional issue documentation as discovered

### 📖 Guides and References
- **[Configuration Guide](../../docs/AXI_Monitor_Configuration_Guide.md)** - Monitor setup best practices
- **[README](README.md)** - Quick start and integration guide
- **[CLAUDE](CLAUDE.md)** - AI assistance guide for this subsystem

---

## 3. Protocols Supported

### 3.1 AXI4 Full Protocol
**Status:** ✅ Complete
**Modules:** `axi4_master_rd/wr_mon.sv`, `axi4_slave_rd/wr_mon.sv`

**Features:**
- Burst transactions (1-256 beats)
- Out-of-order completion support
- Multiple outstanding transactions
- ID-based transaction tracking
- Error detection (SLVERR, DECERR, timeouts, orphans)

**Documentation:** See `docs/markdown/RTLAmba/axi/`

### 3.2 AXI4-Lite Protocol
**Status:** ✅ Complete
**Modules:** Same base with `IS_AXI=0` parameter

**Features:**
- Single-beat transactions only
- Simplified interface
- Same error detection as AXI4
- Reduced resource utilization

### 3.3 APB Protocol
**Status:** ✅ Complete
**Modules:** `apb_monitor.sv`

**Features:**
- Simple peripheral bus monitoring
- Transaction tracking
- Error response detection
- Timeout detection

**Documentation:** See `docs/markdown/RTLAmba/apb/`

### 3.4 AXI-Stream Protocol
**Status:** ✅ Complete
**Modules:** `axis_master.sv`, `axis_slave.sv`

**Features:**
- Stream data monitoring
- Backpressure handling
- TKEEP/TSTRB support
- TLAST boundary detection

**Documentation:** See `docs/markdown/RTLAmba/fabric/`

---

## 4. Architecture Overview

### 4.1 Monitor Infrastructure

```
AMBA Monitor Subsystem
├── Shared Components (rtl/amba/shared/)
│   ├── axi_monitor_base.sv         (Top-level monitor)
│   ├── axi_monitor_trans_mgr.sv    (Transaction tracking)
│   ├── axi_monitor_reporter.sv     (Event reporting)
│   ├── axi_monitor_timeout.sv      (Timeout detection)
│   ├── axi_monitor_timer.sv        (Timing infrastructure)
│   └── axi_monitor_filtered.sv     (Configurable filtering)
│
├── AXI4 Monitors (rtl/amba/axi4/)
│   ├── axi4_master_rd_mon.sv       (Master read channel)
│   ├── axi4_master_wr_mon.sv       (Master write channel)
│   ├── axi4_slave_rd_mon.sv        (Slave read channel)
│   ├── axi4_slave_wr_mon.sv        (Slave write channel)
│   └── *_cg.sv variants            (Clock-gated versions)
│
├── APB Monitor (rtl/amba/apb/)
│   └── apb_monitor.sv
│
├── AXIS Monitors (rtl/amba/axis/)
│   ├── axis_master.sv
│   └── axis_slave.sv
│
└── Monitor Bus Infrastructure (rtl/amba/shared/)
    └── arbiter_*_monbus.sv         (Packet arbitration)
```

**See:** `docs/markdown/RTLAmba/overview.md` for detailed architecture

### 4.2 Monitor Bus Protocol

All monitors output standardized 64-bit packets:
- **[63:60]** Packet type (error, completion, timeout, performance, debug)
- **[59:57]** Protocol identifier (AXI/APB/AXIS)
- **[56:53]** Event code
- **[52:47]** Channel ID
- **[46:43]** Unit ID
- **[42:35]** Agent ID
- **[34:0]** Event-specific data

**See:** `docs/markdown/RTLAmba/includes/monitor_package_spec.md`

---

## 5. Key Features

### 5.1 Transaction Monitoring

| Feature | Status | Description |
|---------|--------|-------------|
| Concurrent tracking | ✅ | Up to MAX_TRANSACTIONS outstanding |
| Out-of-order completion | ✅ | ID-based matching |
| Burst support | ✅ | 1-256 beats, all types |
| Orphan detection | ✅ | Data/response without command |

### 5.2 Error Detection

| Error Type | Detection | Status |
|------------|-----------|--------|
| SLVERR response | ✅ | Slave error |
| DECERR response | ✅ | Decode error |
| Command timeout | ✅ | Configurable threshold |
| Data timeout | ✅ | Configurable threshold |
| Response timeout | ✅ | Configurable threshold |
| Protocol violations | ✅ | Orphan data/response |

### 5.3 Performance Metrics

| Metric | Support | Status |
|--------|---------|--------|
| Transaction latency | ✅ | Cycle-accurate |
| Active transaction count | ✅ | Real-time |
| Completion rate | ✅ | Transactions/cycle |
| Threshold detection | ✅ | Configurable limits |

### 5.4 Configuration

| Feature | Status | Notes |
|---------|--------|-------|
| Runtime enable/disable | ✅ | Per packet type |
| Timeout thresholds | ✅ | Per transaction phase |
| Packet filtering | ✅ | Prevent bus congestion |
| Clock gating support | ✅ | Power optimization |

---

## 6. Verification Architecture

### 6.1 MANDATORY: Testbench Reusability Requirements

**⚠️ CRITICAL REQUIREMENT - NO EXCEPTIONS ⚠️**

All AMBA verification components MUST follow this architecture to enable reuse across dozens of test scenarios and integration points.

**Required Structure:**

```
bin/CocoTBFramework/tbclasses/[protocol]/
    ├── [module]_tb.py           ← REUSABLE TESTBENCH CLASS
    ├── [module]_scoreboard.py   ← REUSABLE SCOREBOARD (if needed)
    ├── [module]_packets.py      ← REUSABLE PACKET TYPES (if needed)
    └── [module]_config.py       ← REUSABLE CONFIG (if needed)

val/amba/
    └── test_[module].py          ← TEST RUNNER ONLY (imports TB)
```

**Testbench Class Location:**
- ✅ **MUST BE:** `bin/CocoTBFramework/tbclasses/[protocol]/[module]_tb.py`
- ❌ **NEVER:** Embedded in `val/amba/test_*.py` files

**Test Runner Responsibilities (ONLY):**
1. Import testbench class from `bin/CocoTBFramework/tbclasses/`
2. Define pytest parameters and test matrix
3. Configure RTL sources and compilation
4. Call `cocotb_test.simulator.run()`

**Testbench Class Responsibilities:**
1. DUT initialization and configuration
2. Clock and reset management
3. Transaction generation and monitoring
4. Scoreboarding and checking
5. Reusable test sequences

**Why This Matters:**

The same testbench will be used in:
- Unit tests (`val/amba/`)
- Integration tests (`val/system/`)
- System tests (`val/soc/`)
- User project imports (external reuse)
- CI/CD regression suites

**If testbench is embedded in test file, it is WORTHLESS for reuse!**

**Example - CORRECT Pattern:**

```python
# bin/CocoTBFramework/tbclasses/axi4/axi4_master_read_tb.py
class AXI4MasterReadTB(TBBase):
    """Reusable testbench for AXI4 master read validation"""

    def __init__(self, dut, **kwargs):
        super().__init__(dut)
        # Initialize

    async def run_basic_test(self):
        # Test logic

# val/amba/test_axi4_master_rd.py (TEST RUNNER ONLY)
from CocoTBFramework.tbclasses.axi4.axi4_master_read_tb import AXI4MasterReadTB

@cocotb.test()
async def axi4_master_read_test(dut):
    tb = AXI4MasterReadTB(dut)  # ← Import and use
    await tb.setup_clocks_and_reset()
    await tb.run_basic_test()

@pytest.mark.parametrize("aw, dw, ...", ...)
def test_axi4_master_read(request, aw, dw, ...):
    # Only pytest runner logic, RTL sources, run() call
    run(verilog_sources=..., module=module, ...)
```

**Verification Checklist:**

Before submitting any test:
- [ ] Testbench class exists in `bin/CocoTBFramework/tbclasses/[protocol]/`
- [ ] Test runner imports testbench (does not define it)
- [ ] Testbench has no test-specific hardcoded values
- [ ] Testbench can be imported and reused by other tests
- [ ] Test runner only handles pytest params and compilation

**Reference Examples:**
- `bin/CocoTBFramework/tbclasses/axi4/axi4_master_read_tb.py`
- `bin/CocoTBFramework/tbclasses/apb_monitor/apb_monitor_core_tb.py`
- `bin/CocoTBFramework/tbclasses/axi4/monitor/axi_monitor_config_tb.py`

**See Also:**
- `CLAUDE.md` Rule #0 for detailed AI assistance guidance
- Existing AMBA tests in `val/amba/` for working examples

---

## 7. Test Coverage

### 7.1 Current Status

**AXI Monitor Comprehensive Tests:** 6/8 passing (75%)

| Test Scenario | Status | Notes |
|---------------|--------|-------|
| Basic Transactions | ✅ PASS | 5/5 completions |
| Burst Transactions | ✅ PASS | 6/6 completions |
| Outstanding Transactions | ✅ PASS | 7/7 concurrent |
| ID Reordering | ✅ PASS | 4/4 out-of-order |
| Backpressure | ✅ PASS | Handshake stalls |
| Timeout Detection | ✅ PASS | 3 timeouts detected |
| Error Responses | ⚠️ FAIL | Test config issue (non-RTL) |
| Orphan Detection | ⚠️ FAIL | Test config issue (non-RTL) |

**Verification Location:** `val/amba/`

### 6.2 Coverage Goals

- **Functional:** >95% ✅ (achieved)
- **Code:** >90% ⏳ (~85% current)
- **Corner Cases:** 100% ✅ (explicit tests)

---

## 7. Known Issues Summary

### 7.1 Resolved Issues

**✅ ISSUE-001: Transaction Table Exhaustion (FIXED 2025-09-30)**
- **Description:** Missing event_reported feedback between reporter and trans_mgr
- **Impact:** Transactions never cleaned up, monitor stopped after MAX_TRANSACTIONS
- **Fix:** Added feedback wire, verified in TASK-001
- **Documentation:** `KNOWN_ISSUES/axi_monitor_reporter.md`

### 7.2 Open Issues

**⚠️ Test Configuration Issues (Non-RTL)**
- **Description:** Error response and orphan tests expect different packet types
- **Impact:** 2/8 tests failing, but RTL functionality correct
- **Priority:** P2 (test adjustment needed)
- **Workaround:** RTL works correctly, tests need configuration fix

**See:** `KNOWN_ISSUES/` for detailed issue tracking

---

## 8. Integration Guidelines

### 8.1 Quick Start

```systemverilog
// Example: AXI4 Master Read Monitor
axi4_master_rd_mon #(
    .AXI_ID_WIDTH(8),
    .AXI_ADDR_WIDTH(32),
    .AXI_DATA_WIDTH(64),
    .MAX_TRANSACTIONS(16)
) u_axi_mon (
    .aclk               (axi_clk),
    .aresetn            (axi_rst_n),

    // AXI4 Read Address Channel
    .axi_arid           (m_axi_arid),
    .axi_araddr         (m_axi_araddr),
    .axi_arvalid        (m_axi_arvalid),
    .axi_arready        (m_axi_arready),

    // AXI4 Read Data Channel
    .axi_rid            (m_axi_rid),
    .axi_rdata          (m_axi_rdata),
    .axi_rvalid         (m_axi_rvalid),
    .axi_rready         (m_axi_rready),
    .axi_rlast          (m_axi_rlast),

    // Monitor Bus Output
    .monbus_pkt_valid   (mon_pkt_valid),
    .monbus_pkt_ready   (mon_pkt_ready),
    .monbus_pkt_data    (mon_pkt_data),

    // Configuration
    .cfg_error_enable   (1'b1),
    .cfg_compl_enable   (1'b1),
    .cfg_timeout_enable (1'b1)
);
```

**See:** `README.md` for more integration examples

### 8.2 Configuration Best Practices

**⚠️ IMPORTANT:** Do not enable all packet types simultaneously!

**Mode 1: Functional Debug (Recommended)**
```systemverilog
cfg_error_enable    = 1
cfg_compl_enable    = 1
cfg_timeout_enable  = 1
cfg_perf_enable     = 0  // Disable to avoid congestion
```

**Mode 2: Performance Analysis**
```systemverilog
cfg_error_enable    = 1
cfg_compl_enable    = 0  // Disable to reduce traffic
cfg_timeout_enable  = 0
cfg_perf_enable     = 1
```

**See:** `docs/AXI_Monitor_Configuration_Guide.md` for detailed configuration strategies

---

## 9. Development Status

### 9.1 Current Phase

**Phase 3: Validation and Bug Fixing** (In Progress)

- ✅ Core monitor infrastructure complete
- ✅ Transaction tracking operational
- ✅ Error detection working
- ✅ Critical bug fixed (event_reported feedback)
- ⏳ Test configuration refinement
- ⏳ Performance characterization

**See:** `PRD/TASKS.md` for detailed task breakdown

### 9.2 Roadmap

**Near-Term (Q4 2025):**
- Fix test configuration issues (2 failing tests)
- Complete performance characterization
- Integration examples and guides

**Long-Term (2026+):**
- Address/ID filtering features
- AXI5 protocol extensions
- Formal property checking

---

## 10. Performance Characteristics

### 10.1 Resource Utilization

**Target:** <2% area overhead per monitored interface

**Actual:** (Characterization pending)
- Monitor logic: Minimal combinational
- Transaction table: Depends on MAX_TRANSACTIONS
- FIFO buffers: Configurable depth

### 10.2 Timing

**Target:** Support up to 1 GHz operation (technology dependent)

**Critical Paths:**
- Transaction lookup: O(MAX_TRANSACTIONS) comparisons
- Packet generation: Pipelined in reporter
- Monitor bus output: Buffered via FIFO

**Optimization:** Use clock-gated variants (*_cg.sv) for power-sensitive designs

---

## 11. Verification Infrastructure

### 11.1 Test Files

**Location:** `val/amba/`

**Key Test Files:**
- `test_axi_monitor.py` - Comprehensive AXI monitor validation (8 scenarios)
- `test_apb_monitor.py` - APB protocol monitoring
- `test_axis_master.py` - AXIS master interface
- `test_axis_slave.py` - AXIS slave interface
- `test_axi4_*_mon.py` - Individual monitor wrappers
- `test_axi4_matrix_integration.py` - System-level integration

### 11.2 CocoTB Framework

**Location:** `bin/CocoTBFramework/tbclasses/amba/`

**Components:**
- Monitor testbenches
- Arbiter test infrastructure
- Random configuration generators
- Clock gating control

**Documentation:** See `docs/markdown/CocoTBFramework/tbclasses/amba/`

---

## 12. Quick Reference

### 12.1 Key Files

| File | Purpose |
|------|---------|
| `rtl/amba/PRD.md` | This document (high-level overview) |
| `rtl/amba/README.md` | Quick start and integration guide |
| `rtl/amba/CLAUDE.md` | AI assistance guide |
| `rtl/amba/PRD/TASKS.md` | Current work items |
| `rtl/amba/KNOWN_ISSUES/` | Bug tracking |
| `docs/markdown/RTLAmba/` | **Detailed RTL documentation** |
| `docs/AXI_Monitor_Configuration_Guide.md` | Configuration best practices |

### 12.2 Commands

```bash
# Run all AMBA tests
pytest val/amba/ -v

# Run specific monitor test
pytest val/amba/test_axi_monitor.py -v

# Lint monitor RTL
verilator --lint-only rtl/amba/shared/axi_monitor_base.sv

# View detailed docs
cat docs/markdown/RTLAmba/index.md
```

---

## 13. Success Criteria

### 13.1 Functional

- ✅ All monitor packet types generated correctly
- ✅ Transaction table cleanup working (event_reported fixed)
- ✅ ID reuse operational
- ⏳ 8/8 comprehensive tests passing (currently 6/8)

### 13.2 Quality

- ✅ Zero critical RTL bugs
- ✅ >95% functional coverage
- ⏳ >90% code coverage (currently ~85%)
- ✅ Verilator compiles with 0 warnings

### 13.3 Documentation

- ✅ Configuration guide complete
- ✅ Known issues documented with workarounds
- ✅ Detailed RTL specs in docs/markdown/RTLAmba/
- ⏳ Integration guide (in progress)

---

## 14. References

### 14.1 Internal Documentation

- **Detailed RTL Specs:** `docs/markdown/RTLAmba/` ← **Primary technical reference**
- **Test Framework:** `docs/markdown/CocoTBFramework/tbclasses/amba/`
- **Configuration:** `docs/AXI_Monitor_Configuration_Guide.md`
- **Validation Report:** `docs/RAPIDS_Validation_Status_Report.md`
- **Master PRD:** `/PRD.md`
- **Repository Guide:** `/CLAUDE.md`

### 14.2 External References

- **AMBA Specifications:**
  - AXI4: ARM IHI0022E
  - APB: ARM IHI0024C
  - AXI-Stream: ARM IHI0051A
- **Tools:**
  - CocoTB: https://docs.cocotb.org/
  - Verilator: https://verilator.org/

---

**Document Version:** 1.0
**Last Updated:** 2025-09-30
**Review Cycle:** Monthly during active development
**Next Review:** 2025-10-30
**Owner:** RTL Design Sherpa Project

---

## Navigation

- **← Back to Root:** `/PRD.md`
- **Detailed RTL Docs:** `docs/markdown/RTLAmba/`
- **Quick Start:** `README.md`
- **AI Guidance:** `CLAUDE.md`
- **Tasks:** `PRD/TASKS.md`
- **Issues:** `KNOWN_ISSUES/`
