
==========================================================================
resizer report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
resizer report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
resizer report_worst_slack
--------------------------------------------------------------------------
worst slack 0.51

==========================================================================
resizer report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: spi_clk$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: spi_clk$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ spi_clk$_SDFFE_PN0P_/CK (DFF_X1)
     2    3.33    0.01    0.07    0.07 v spi_clk$_SDFFE_PN0P_/QN (DFF_X1)
                                         _004_ (net)
                  0.01    0.00    0.07 v _345_/A2 (NAND4_X1)
     1    1.76    0.01    0.02    0.09 ^ _345_/ZN (NAND4_X1)
                                         _137_ (net)
                  0.01    0.00    0.09 ^ _348_/B1 (AOI21_X1)
     1    1.29    0.01    0.01    0.10 v _348_/ZN (AOI21_X1)
                                         _026_ (net)
                  0.01    0.00    0.10 v spi_clk$_SDFFE_PN0P_/D (DFF_X1)
                                  0.10   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ spi_clk$_SDFFE_PN0P_/CK (DFF_X1)
                          0.00    0.00   library hold time
                                  0.00   data required time
-----------------------------------------------------------------------------
                                  0.00   data required time
                                 -0.10   data arrival time
-----------------------------------------------------------------------------
                                  0.10   slack (MET)



==========================================================================
resizer report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: bit_count[0]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: rx_shift_reg[0]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ bit_count[0]$_SDFFE_PN0P_/CK (DFF_X2)
     5   10.57    0.02    0.12    0.12 ^ bit_count[0]$_SDFFE_PN0P_/Q (DFF_X2)
                                         bit_count[0] (net)
                  0.02    0.00    0.12 ^ _385_/A (HA_X1)
     3   10.06    0.03    0.05    0.17 ^ _385_/CO (HA_X1)
                                         _198_ (net)
                  0.03    0.00    0.17 ^ _220_/A3 (NAND3_X2)
     3    8.80    0.02    0.03    0.21 v _220_/ZN (NAND3_X2)
                                         _204_ (net)
                  0.02    0.00    0.21 v _387_/B (HA_X1)
     1    1.82    0.01    0.06    0.27 v _387_/S (HA_X1)
                                         _206_ (net)
                  0.01    0.00    0.27 v _299_/A (INV_X1)
     3    5.44    0.01    0.02    0.29 ^ _299_/ZN (INV_X1)
                                         _100_ (net)
                  0.01    0.00    0.29 ^ _301_/A1 (AND4_X2)
     6    9.72    0.02    0.06    0.35 ^ _301_/ZN (AND4_X2)
                                         _102_ (net)
                  0.02    0.00    0.35 ^ _303_/A1 (OR2_X1)
     1    1.59    0.01    0.03    0.38 ^ _303_/ZN (OR2_X1)
                                         _104_ (net)
                  0.01    0.00    0.38 ^ _309_/A1 (NAND4_X1)
     1    2.17    0.02    0.02    0.40 v _309_/ZN (NAND4_X1)
                                         _110_ (net)
                  0.02    0.00    0.40 v _310_/S (MUX2_X1)
     1    1.19    0.01    0.05    0.45 v _310_/Z (MUX2_X1)
                                         _017_ (net)
                  0.01    0.00    0.45 v rx_shift_reg[0]$_SDFFE_PN0P_/D (DFF_X1)
                                  0.45   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                                  1.00 ^ rx_shift_reg[0]$_SDFFE_PN0P_/CK (DFF_X1)
                         -0.04    0.96   library setup time
                                  0.96   data required time
-----------------------------------------------------------------------------
                                  0.96   data required time
                                 -0.45   data arrival time
-----------------------------------------------------------------------------
                                  0.51   slack (MET)



==========================================================================
resizer report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: bit_count[0]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: rx_shift_reg[0]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ bit_count[0]$_SDFFE_PN0P_/CK (DFF_X2)
     5   10.57    0.02    0.12    0.12 ^ bit_count[0]$_SDFFE_PN0P_/Q (DFF_X2)
                                         bit_count[0] (net)
                  0.02    0.00    0.12 ^ _385_/A (HA_X1)
     3   10.06    0.03    0.05    0.17 ^ _385_/CO (HA_X1)
                                         _198_ (net)
                  0.03    0.00    0.17 ^ _220_/A3 (NAND3_X2)
     3    8.80    0.02    0.03    0.21 v _220_/ZN (NAND3_X2)
                                         _204_ (net)
                  0.02    0.00    0.21 v _387_/B (HA_X1)
     1    1.82    0.01    0.06    0.27 v _387_/S (HA_X1)
                                         _206_ (net)
                  0.01    0.00    0.27 v _299_/A (INV_X1)
     3    5.44    0.01    0.02    0.29 ^ _299_/ZN (INV_X1)
                                         _100_ (net)
                  0.01    0.00    0.29 ^ _301_/A1 (AND4_X2)
     6    9.72    0.02    0.06    0.35 ^ _301_/ZN (AND4_X2)
                                         _102_ (net)
                  0.02    0.00    0.35 ^ _303_/A1 (OR2_X1)
     1    1.59    0.01    0.03    0.38 ^ _303_/ZN (OR2_X1)
                                         _104_ (net)
                  0.01    0.00    0.38 ^ _309_/A1 (NAND4_X1)
     1    2.17    0.02    0.02    0.40 v _309_/ZN (NAND4_X1)
                                         _110_ (net)
                  0.02    0.00    0.40 v _310_/S (MUX2_X1)
     1    1.19    0.01    0.05    0.45 v _310_/Z (MUX2_X1)
                                         _017_ (net)
                  0.01    0.00    0.45 v rx_shift_reg[0]$_SDFFE_PN0P_/D (DFF_X1)
                                  0.45   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                                  1.00 ^ rx_shift_reg[0]$_SDFFE_PN0P_/CK (DFF_X1)
                         -0.04    0.96   library setup time
                                  0.96   data required time
-----------------------------------------------------------------------------
                                  0.96   data required time
                                 -0.45   data arrival time
-----------------------------------------------------------------------------
                                  0.51   slack (MET)



==========================================================================
resizer report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
resizer max_slew_check_slack
--------------------------------------------------------------------------
0.13663716614246368

==========================================================================
resizer max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
resizer max_slew_check_slack_limit
--------------------------------------------------------------------------
0.6882

==========================================================================
resizer max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
resizer max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
resizer max_capacitance_check_slack
--------------------------------------------------------------------------
9.26646614074707

==========================================================================
resizer max_capacitance_check_limit
--------------------------------------------------------------------------
10.47130012512207

==========================================================================
resizer max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.8849

==========================================================================
resizer max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
resizer max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
resizer max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
resizer setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
resizer hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
resizer report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: bit_count[0]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: rx_shift_reg[0]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ bit_count[0]$_SDFFE_PN0P_/CK (DFF_X2)
   0.12    0.12 ^ bit_count[0]$_SDFFE_PN0P_/Q (DFF_X2)
   0.05    0.17 ^ _385_/CO (HA_X1)
   0.03    0.21 v _220_/ZN (NAND3_X2)
   0.06    0.27 v _387_/S (HA_X1)
   0.02    0.29 ^ _299_/ZN (INV_X1)
   0.06    0.35 ^ _301_/ZN (AND4_X2)
   0.03    0.38 ^ _303_/ZN (OR2_X1)
   0.02    0.40 v _309_/ZN (NAND4_X1)
   0.05    0.45 v _310_/Z (MUX2_X1)
   0.00    0.45 v rx_shift_reg[0]$_SDFFE_PN0P_/D (DFF_X1)
           0.45   data arrival time

   1.00    1.00   clock core_clock (rise edge)
   0.00    1.00   clock network delay (ideal)
   0.00    1.00   clock reconvergence pessimism
           1.00 ^ rx_shift_reg[0]$_SDFFE_PN0P_/CK (DFF_X1)
  -0.04    0.96   library setup time
           0.96   data required time
---------------------------------------------------------
           0.96   data required time
          -0.45   data arrival time
---------------------------------------------------------
           0.51   slack (MET)



==========================================================================
resizer report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: spi_clk$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: spi_clk$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ spi_clk$_SDFFE_PN0P_/CK (DFF_X1)
   0.07    0.07 v spi_clk$_SDFFE_PN0P_/QN (DFF_X1)
   0.02    0.09 ^ _345_/ZN (NAND4_X1)
   0.01    0.10 v _348_/ZN (AOI21_X1)
   0.00    0.10 v spi_clk$_SDFFE_PN0P_/D (DFF_X1)
           0.10   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ spi_clk$_SDFFE_PN0P_/CK (DFF_X1)
   0.00    0.00   library hold time
           0.00   data required time
---------------------------------------------------------
           0.00   data required time
          -0.10   data arrival time
---------------------------------------------------------
           0.10   slack (MET)



==========================================================================
resizer critical path target clock latency max path
--------------------------------------------------------------------------
0.0000

==========================================================================
resizer critical path target clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
resizer critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
resizer critical path delay
--------------------------------------------------------------------------
0.4491

==========================================================================
resizer critical path slack
--------------------------------------------------------------------------
0.5103

==========================================================================
resizer slack div critical path delay
--------------------------------------------------------------------------
113.627255

==========================================================================
resizer report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             2.43e-04   8.51e-06   2.76e-06   2.55e-04  71.0%
Combinational          5.13e-05   4.76e-05   5.16e-06   1.04e-04  29.0%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  2.95e-04   5.62e-05   7.92e-06   3.59e-04 100.0%
                          82.1%      15.7%       2.2%
