
---------- Begin Simulation Statistics ----------
final_tick                                58810628500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 394526                       # Simulator instruction rate (inst/s)
host_mem_usage                                8497164                       # Number of bytes of host memory used
host_op_rate                                   459770                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   257.17                       # Real time elapsed on the host
host_tick_rate                              228684994                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   101459739                       # Number of instructions simulated
sim_ops                                     118238466                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.058811                       # Number of seconds simulated
sim_ticks                                 58810628500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.997165                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                17214305                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             17214793                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  1                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             66581                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          17282226                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                  1                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             114                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              113                       # Number of indirect misses.
system.cpu.branchPred.lookups                17283285                       # Number of BP lookups
system.cpu.branchPred.usedRAS                     341                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted           49                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                  50728455                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 50729241                       # number of cc regfile writes
system.cpu.commit.amos                             26                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             66365                       # The number of times a branch was mispredicted
system.cpu.commit.branches                   16910249                       # Number of branches committed
system.cpu.commit.bw_lim_events                 66867                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              77                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          280258                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts            101525543                       # Number of instructions committed
system.cpu.commit.committedOps              118304270                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples    117513115                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.006732                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.664129                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     84458173     71.87%     71.87% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1         9822      0.01%     71.88% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       501924      0.43%     72.31% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3     15867206     13.50%     85.81% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4     15635313     13.31%     99.11% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        99830      0.08%     99.20% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6         4216      0.00%     99.20% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7       869764      0.74%     99.94% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8        66867      0.06%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    117513115                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                  183                       # Number of function calls committed.
system.cpu.commit.int_insts                  84551794                       # Number of committed integer instructions.
system.cpu.commit.loads                      33621209                       # Number of loads committed
system.cpu.commit.membars                          30                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass           33      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         67838704     57.34%     57.34% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               9      0.00%     57.34% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                3      0.00%     57.34% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     57.34% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     57.34% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              1      0.00%     57.34% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     57.34% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc     16777216     14.18%     71.52% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              1      0.00%     71.52% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             1      0.00%     71.52% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     71.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              13      0.00%     71.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     71.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              12      0.00%     71.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp              12      0.00%     71.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     71.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             15      0.00%     71.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     71.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     71.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     71.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     71.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     71.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     71.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     71.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     71.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     71.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     71.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     71.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     71.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     71.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     71.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     71.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     71.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     71.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     71.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     71.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     71.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     71.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     71.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     71.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     71.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     71.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     71.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     71.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     71.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     71.52% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead        33621209     28.42%     99.94% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite          67041      0.06%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total         118304270                       # Class of committed instruction
system.cpu.commit.refs                       33688250                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                  50462872                       # Number of committed Vector instructions.
system.cpu.committedInsts                   101459739                       # Number of Instructions Simulated
system.cpu.committedOps                     118238466                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.159290                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.159290                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles              63639575                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                   225                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved             16909139                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts              119031737                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                 13492544                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                  24669014                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  66384                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                214813                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles              15712143                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                    17283285                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                  34636186                       # Number of cache lines fetched
system.cpu.fetch.Cycles                      82853014                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                 28373                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                      103914706                       # Number of instructions fetch has processed
system.cpu.fetch.SquashCycles                  133200                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.146940                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles           34660046                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches           17214647                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.883469                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples          117579660                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.029975                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.176056                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 62214072     52.91%     52.91% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                  7016295      5.97%     58.88% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                 30960064     26.33%     85.21% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                 17389229     14.79%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                3                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            117579660                       # Number of instructions fetched each cycle (Total)
system.cpu.idleCycles                           41598                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                66400                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                 16910602                       # Number of branches executed
system.cpu.iew.exec_nop                         65852                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.356617                       # Inst execution rate
system.cpu.iew.exec_refs                     74922646                       # number of memory reference insts executed
system.cpu.iew.exec_stores                      67157                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                     204                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts              33723671                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 90                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                67403                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts           118569995                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts              74855489                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             54068                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts             159566980                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                      0                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents              14478161                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  66384                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles              14459980                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked       4655216                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads                6                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation            2                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            6                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads       102462                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores          362                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents              2                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect          603                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          65797                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                 110377541                       # num instructions consuming a value
system.cpu.iew.wb_count                     118332771                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.711823                       # average fanout of values written-back
system.cpu.iew.wb_producers                  78569303                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.006049                       # insts written-back per cycle
system.cpu.iew.wb_sent                      118332882                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                159919470                       # number of integer regfile reads
system.cpu.int_regfile_writes                50958354                       # number of integer regfile writes
system.cpu.ipc                               0.862597                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.862597                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                33      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              67894821     42.54%     42.54% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    9      0.00%     42.54% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     3      0.00%     42.54% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     42.54% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     42.54% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   2      0.00%     42.54% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     42.54% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc        16777216     10.51%     53.05% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   1      0.00%     53.05% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  2      0.00%     53.05% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     53.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   13      0.00%     53.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     53.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   12      0.00%     53.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   12      0.00%     53.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     53.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                  19      0.00%     53.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     53.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     53.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     53.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     53.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     53.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     53.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     53.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     53.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     53.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     53.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     53.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     53.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     53.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     53.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     53.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     53.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     53.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     53.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     53.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     53.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     53.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     53.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     53.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     53.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     53.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     53.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     53.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     53.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     53.05% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             74881678     46.91%     99.96% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               67227      0.04%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              159621048                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                    57672779                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.361311                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                 2912313      5.05%      5.05% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      5.05% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      5.05% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%      5.05% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      5.05% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      5.05% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      5.05% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%      5.05% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      5.05% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%      5.05% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      5.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%      5.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      5.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      1      0.00%      5.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      3      0.00%      5.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%      5.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%      5.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%      5.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      5.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%      5.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      5.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%      5.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      5.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%      5.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%      5.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%      5.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%      5.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%      5.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%      5.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%      5.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%      5.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%      5.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%      5.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%      5.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%      5.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%      5.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%      5.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%      5.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%      5.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%      5.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%      5.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%      5.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%      5.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%      5.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%      5.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%      5.05% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead               54759759     94.95%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   703      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               70811442                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads          256289491                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     67869896                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          68061357                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                  118504053                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                 159621048                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  90                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          265676                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             75877                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             13                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined       491312                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples     117579660                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.357557                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.056019                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            31843265     27.08%     27.08% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            31795295     27.04%     54.12% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            34267181     29.14%     83.27% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            19404285     16.50%     99.77% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              269634      0.23%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       117579660                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.357077                       # Inst issue rate
system.cpu.iq.vec_alu_accesses              146482352                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads          238280921                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses     50462875                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes          50708464                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads                 0                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores                0                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads             33723671                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores               67403                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads               477955863                       # number of misc regfile reads
system.cpu.misc_regfile_writes               16777287                       # number of misc regfile writes
system.cpu.numCycles                        117621258                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                17316414                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps             168766901                       # Number of HB maps that are committed
system.cpu.rename.FullRegisterEvents               39                       # Number of times there has been no free registers
system.cpu.rename.IdleCycles                 21597118                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents               38443768                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents              33526117                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups             338232880                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts              118645666                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands           169193681                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                  31120191                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                   1733                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  66384                       # Number of cycles rename is squashing
system.cpu.rename.SquashedInsts                116285                       # Number of squashed instructions processed by rename
system.cpu.rename.UnblockCycles              47476453                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                   426780                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups        118884699                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           3100                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                 66                       # count of serializing insts renamed
system.cpu.rename.skidInsts                  33178353                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             25                       # count of temporary serializing insts renamed
system.cpu.rename.vec_rename_lookups         50497083                       # Number of vector rename lookups
system.cpu.rob.rob_reads                    236030568                       # The number of ROB reads
system.cpu.rob.rob_writes                   237235602                       # The number of ROB writes
system.cpu.timesIdled                             370                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                 50397360                       # number of vector regfile reads
system.cpu.vec_regfile_writes                50397245                       # number of vector regfile writes
system.cpu.workload.numSyscalls                    16                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         12935                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            2                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     16475498                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            2                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     32953379                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              2                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  58810628500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              12821                       # Transaction distribution
system.membus.trans_dist::ReadExReq               107                       # Transaction distribution
system.membus.trans_dist::ReadExResp              107                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         12821                       # Transaction distribution
system.membus.trans_dist::InvalidateReq             7                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        25863                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  25863                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       827392                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  827392                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             12935                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   12935    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               12935                       # Request fanout histogram
system.membus.respLayer1.occupancy           68965750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (%)
system.membus.reqLayer0.occupancy            14197500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  58810628500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          16471938                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        70083                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           99                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        16405318                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             5935                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            5935                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           434                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     16471505                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq            7                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp            7                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          966                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     49430293                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              49431259                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        34048                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side   1059041472                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             1059075520                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               2                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         16477883                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000000                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.000493                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               16477879    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      4      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           16477883                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        16546871500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             28.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       24716163500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization            42.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            649500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  58810628500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                   14                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data             16464931                       # number of demand (read+write) hits
system.l2.demand_hits::total                 16464945                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  14                       # number of overall hits
system.l2.overall_hits::.cpu.data            16464931                       # number of overall hits
system.l2.overall_hits::total                16464945                       # number of overall hits
system.l2.demand_misses::.cpu.inst                420                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              12509                       # number of demand (read+write) misses
system.l2.demand_misses::total                  12929                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               420                       # number of overall misses
system.l2.overall_misses::.cpu.data             12509                       # number of overall misses
system.l2.overall_misses::total                 12929                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     33704500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    996224000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1029928500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     33704500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    996224000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1029928500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              434                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data         16477440                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             16477874                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             434                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data        16477440                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            16477874                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.967742                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.000759                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.000785                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.967742                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.000759                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.000785                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 80248.809524                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 79640.578783                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 79660.337226                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 80248.809524                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 79640.578783                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 79660.337226                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_misses::.cpu.inst           420                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         12509                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             12929                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          420                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        12509                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            12929                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     29514500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    871134000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    900648500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     29514500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    871134000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    900648500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.967742                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.000759                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.000785                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.967742                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.000759                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.000785                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 70272.619048                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 69640.578783                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 69661.110681                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 70272.619048                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 69640.578783                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 69661.110681                       # average overall mshr miss latency
system.l2.replacements                              2                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        70083                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            70083                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        70083                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        70083                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           98                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               98                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           98                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           98                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data              5828                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  5828                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data             107                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 107                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data      8738500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       8738500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data          5935                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              5935                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.018029                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.018029                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 81668.224299                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 81668.224299                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data          107                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            107                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data      7668500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      7668500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.018029                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.018029                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 71668.224299                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 71668.224299                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             14                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 14                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          420                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              420                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     33704500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     33704500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          434                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            434                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.967742                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.967742                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 80248.809524                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 80248.809524                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          420                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          420                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     29514500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     29514500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.967742                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.967742                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 70272.619048                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 70272.619048                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data      16459103                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          16459103                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        12402                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           12402                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    987485500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    987485500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data     16471505                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      16471505                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.000753                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.000753                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 79623.084986                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 79623.084986                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data        12402                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        12402                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    863465500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    863465500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.000753                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.000753                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 69623.084986                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 69623.084986                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_misses::.cpu.data            7                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total               7                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data            7                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total             7                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data            7                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total            7                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data       133000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total       133000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data        19000                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total        19000                       # average InvalidateReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  58810628500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8719.392830                       # Cycle average of tags in use
system.l2.tags.total_refs                    32953369                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     12935                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                   2547.612601                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       6.975071                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       294.877758                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      8417.540001                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000426                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.017998                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.513766                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.532190                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         12933                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          164                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            6                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          126                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1226                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        11411                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.789368                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 263639951                       # Number of tag accesses
system.l2.tags.data_accesses                263639951                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  58810628500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          26816                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         800576                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             827392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        26816                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         26816                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst             419                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           12509                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               12928                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            455972                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          13612777                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              14068749                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       455972                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           455972                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           455972                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         13612777                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             14068749                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples       419.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     12509.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000602500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               40889                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       12928                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                     12928                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               856                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               834                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               789                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               789                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               781                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               768                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               775                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               785                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               797                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               810                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              790                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              816                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              792                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              896                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              810                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              840                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    128425500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   64640000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               370825500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      9933.90                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                28683.90                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     7806                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 60.38                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 12928                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    9954                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2160                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     724                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      85                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         5118                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    161.488081                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    94.334903                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   233.691646                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         4187     81.81%     81.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           67      1.31%     83.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           38      0.74%     83.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           41      0.80%     84.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          530     10.36%     95.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           18      0.35%     95.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           15      0.29%     95.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           46      0.90%     96.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          176      3.44%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         5118                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                 827392                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  827392                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        14.07                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     14.07                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.11                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.11                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   58810511000                       # Total gap between requests
system.mem_ctrls.avgGap                    4549080.37                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        26816                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       800576                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 455972.001727544877                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 13612777.493102287874                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          419                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        12509                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     12282500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    358543000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     29313.84                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     28662.80                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    60.38                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy             18406920                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              9772125                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            46774140                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     4642375920.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       4678680840                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      18643339680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        28039349625                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        476.773507                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  48415591500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   1963780000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   8431257000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy             18164160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              9650685                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            45531780                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     4642375920.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       4659922710                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      18659136000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        28034781255                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        476.695828                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  48456745750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1963780000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   8390102750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON     58810628500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  58810628500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     34635616                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         34635616                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     34635616                       # number of overall hits
system.cpu.icache.overall_hits::total        34635616                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          570                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            570                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          570                       # number of overall misses
system.cpu.icache.overall_misses::total           570                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     42272000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     42272000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     42272000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     42272000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     34636186                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     34636186                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     34636186                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     34636186                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000016                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000016                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000016                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000016                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 74161.403509                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 74161.403509                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 74161.403509                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 74161.403509                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           99                       # number of writebacks
system.cpu.icache.writebacks::total                99                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          136                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          136                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          136                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          136                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          434                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          434                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          434                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          434                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     34507000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     34507000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     34507000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     34507000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000013                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000013                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000013                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000013                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 79509.216590                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 79509.216590                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 79509.216590                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 79509.216590                       # average overall mshr miss latency
system.cpu.icache.replacements                     99                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     34635616                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        34635616                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          570                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           570                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     42272000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     42272000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     34636186                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     34636186                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000016                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000016                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 74161.403509                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 74161.403509                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          136                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          136                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          434                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          434                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     34507000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     34507000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000013                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000013                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 79509.216590                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 79509.216590                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  58810628500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           272.952695                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            34636049                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               433                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          79990.875289                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   272.952695                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.533111                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.533111                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          334                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          113                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          221                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.652344                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          69272805                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         69272805                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  58810628500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  58810628500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  58810628500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  58810628500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  58810628500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     17068967                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         17068967                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     17068967                       # number of overall hits
system.cpu.dcache.overall_hits::total        17068967                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data     16619594                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       16619594                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data     16619594                       # number of overall misses
system.cpu.dcache.overall_misses::total      16619594                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 228973917168                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 228973917168                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 228973917168                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 228973917168                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     33688561                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     33688561                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     33688561                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     33688561                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.493330                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.493330                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.493330                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.493330                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 13777.347218                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 13777.347218                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 13777.347218                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 13777.347218                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs     77189872                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs           8576422                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     9.000242                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        70083                       # number of writebacks
system.cpu.dcache.writebacks::total             70083                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       142149                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       142149                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       142149                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       142149                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data     16477445                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     16477445                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data     16477445                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     16477445                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 210060760680                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 210060760680                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 210060760680                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 210060760680                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.489111                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.489111                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.489111                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.489111                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 12748.381844                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 12748.381844                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 12748.381844                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 12748.381844                       # average overall mshr miss latency
system.cpu.dcache.replacements               16475399                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     17008345                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        17008345                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data     16613205                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      16613205                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data 228840694500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 228840694500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     33621550                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     33621550                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.494124                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.494124                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 13774.626540                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 13774.626540                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data       141699                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       141699                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data     16471506                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total     16471506                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data 209958460000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 209958460000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.489909                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.489909                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 12746.767660                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 12746.767660                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data        60622                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          60622                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         6382                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         6382                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    133000671                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    133000671                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        67004                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        67004                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.095248                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.095248                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 20839.967252                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 20839.967252                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          450                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          450                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         5932                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         5932                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    102085683                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    102085683                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.088532                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.088532                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 17209.319454                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 17209.319454                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteLineReq_misses::.cpu.data            7                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total            7                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data       221997                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total       221997                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data            7                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total            7                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 31713.857143                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 31713.857143                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data            7                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total            7                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data       214997                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total       214997                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 30713.857143                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 30713.857143                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data            3                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data        76000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        76000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        76000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        76000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        75000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        75000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.250000                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.250000                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        75000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        75000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data            4                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total            4                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.SwapReq_hits::.cpu.data           24                       # number of SwapReq hits
system.cpu.dcache.SwapReq_hits::total              24                       # number of SwapReq hits
system.cpu.dcache.SwapReq_misses::.cpu.data            2                       # number of SwapReq misses
system.cpu.dcache.SwapReq_misses::total             2                       # number of SwapReq misses
system.cpu.dcache.SwapReq_miss_latency::.cpu.data        80500                       # number of SwapReq miss cycles
system.cpu.dcache.SwapReq_miss_latency::total        80500                       # number of SwapReq miss cycles
system.cpu.dcache.SwapReq_accesses::.cpu.data           26                       # number of SwapReq accesses(hits+misses)
system.cpu.dcache.SwapReq_accesses::total           26                       # number of SwapReq accesses(hits+misses)
system.cpu.dcache.SwapReq_miss_rate::.cpu.data     0.076923                       # miss rate for SwapReq accesses
system.cpu.dcache.SwapReq_miss_rate::total     0.076923                       # miss rate for SwapReq accesses
system.cpu.dcache.SwapReq_avg_miss_latency::.cpu.data        40250                       # average SwapReq miss latency
system.cpu.dcache.SwapReq_avg_miss_latency::total        40250                       # average SwapReq miss latency
system.cpu.dcache.SwapReq_mshr_hits::.cpu.data            1                       # number of SwapReq MSHR hits
system.cpu.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu.dcache.SwapReq_mshr_misses::.cpu.data            1                       # number of SwapReq MSHR misses
system.cpu.dcache.SwapReq_mshr_misses::total            1                       # number of SwapReq MSHR misses
system.cpu.dcache.SwapReq_mshr_miss_latency::.cpu.data        12000                       # number of SwapReq MSHR miss cycles
system.cpu.dcache.SwapReq_mshr_miss_latency::total        12000                       # number of SwapReq MSHR miss cycles
system.cpu.dcache.SwapReq_mshr_miss_rate::.cpu.data     0.038462                       # mshr miss rate for SwapReq accesses
system.cpu.dcache.SwapReq_mshr_miss_rate::total     0.038462                       # mshr miss rate for SwapReq accesses
system.cpu.dcache.SwapReq_avg_mshr_miss_latency::.cpu.data        12000                       # average SwapReq mshr miss latency
system.cpu.dcache.SwapReq_avg_mshr_miss_latency::total        12000                       # average SwapReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  58810628500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          2043.176737                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            33546445                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          16477447                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              2.035901                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            178500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  2043.176737                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.997645                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.997645                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         2048                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          140                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          355                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          529                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          83854637                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         83854637                       # Number of data accesses

---------- End Simulation Statistics   ----------
