Vivado Simulator 2019.1
Time resolution is 1 ps
Time	clk	rst	in	out_sync	out_async
0ns	0	1	0	x		0
5ns	1	1	0	0		0
10ns	0	1	0	0		0
12ns	0	0	0	0		0
15ns	1	0	0	0		0
20ns	0	0	0	0		0
22ns	0	0	1	0		0
25ns	1	0	1	1		1
30ns	0	0	1	1		1
35ns	1	0	1	1		1
40ns	0	0	1	1		1
42ns	0	0	0	1		1
45ns	1	0	0	0		0
50ns	0	0	0	0		0
55ns	1	0	0	0		0
60ns	0	0	0	0		0
62ns	0	0	1	0		0
65ns	1	0	1	1		1
69ns	1	1	1	1		0
70ns	0	1	1	1		0
74ns	0	0	1	1		0
75ns	1	0	1	1		1
80ns	0	0	1	1		1
85ns	1	0	1	1		1
90ns	0	0	1	1		1
94ns	0	0	0	1		1
95ns	1	0	0	0		0
100ns	0	0	0	0		0
105ns	1	0	0	0		0
110ns	0	0	0	0		0
$finish called at time : 114 ns : File "F:/Kulsum General Drive E/TuDresden/Semester Winter 2022/VLSI/VLSI Lab/100DaysRTL/asynchronous_synchronous_reset/asynchronous_synchronous_reset.srcs/sim_1/new/asynchronous_synchronous_reset_tb.v" Line 68
