// Seed: 1199148238
module module_0 (
    input tri1 id_0,
    input tri1 id_1,
    output wor id_2,
    input uwire id_3,
    output tri1 id_4,
    input wor id_5,
    input tri0 id_6,
    output supply1 id_7,
    input wand id_8,
    output wor id_9,
    output tri id_10,
    input wire module_0
    , id_28,
    input wor id_12,
    output wor id_13,
    output supply1 id_14,
    output wor id_15
    , id_29,
    input uwire id_16,
    input wor id_17,
    output tri id_18,
    output tri id_19,
    input supply1 id_20,
    output supply0 id_21,
    input wire id_22,
    input uwire id_23,
    input wand id_24,
    input wire id_25
    , id_30,
    output wor id_26
);
endmodule
module module_1 (
    output wire id_0,
    output tri1 id_1,
    output supply1 id_2,
    output wire id_3,
    input tri id_4,
    output supply1 id_5,
    output supply0 id_6,
    input supply0 id_7,
    output tri1 id_8,
    output supply1 id_9,
    input uwire id_10,
    input wire id_11,
    output uwire id_12,
    input uwire id_13,
    output wor id_14,
    output wand id_15,
    output supply0 id_16,
    input tri1 id_17,
    input supply0 id_18,
    input tri1 id_19,
    input supply1 id_20,
    input uwire id_21,
    output tri0 id_22,
    output tri0 id_23,
    input tri0 id_24,
    output supply1 id_25
);
  assign id_0 = 1;
  module_0(
      id_19,
      id_10,
      id_5,
      id_21,
      id_8,
      id_18,
      id_20,
      id_8,
      id_17,
      id_0,
      id_1,
      id_18,
      id_19,
      id_16,
      id_22,
      id_2,
      id_19,
      id_11,
      id_6,
      id_3,
      id_20,
      id_12,
      id_18,
      id_18,
      id_19,
      id_18,
      id_22
  );
endmodule
