Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Wed Apr  9 17:47:20 2025
| Host         : PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                 Violations  
---------  --------  ------------------------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert                1           
SYNTH-6    Warning   Timing of a RAM block might be sub-optimal  2           
TIMING-18  Warning   Missing input or output delay               74          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (8)
6. checking no_output_delay (63)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (63)
--------------------------------
 There are 63 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     86.189        0.000                      0                 1539        0.024        0.000                      0                 1539       54.305        0.000                       0                   571  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk_0  {0.000 55.556}       111.111         9.000           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0              86.189        0.000                      0                 1535        0.024        0.000                      0                 1535       54.305        0.000                       0                   571  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_0              clk_0                  106.108        0.000                      0                    4        0.944        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack       86.189ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.024ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       54.305ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             86.189ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        24.593ns  (logic 4.460ns (18.135%)  route 20.133ns (81.865%))
  Logic Levels:           23  (LUT2=1 LUT5=5 LUT6=16 MUXF7=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 115.953 - 111.111 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.554     5.138    sm/clk_IBUF_BUFG
    SLICE_X57Y63         FDRE                                         r  sm/D_states_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y63         FDRE (Prop_fdre_C_Q)         0.456     5.594 f  sm/D_states_q_reg[2]/Q
                         net (fo=278, routed)         3.009     8.603    sm/Q[0]
    SLICE_X53Y57         LUT2 (Prop_lut2_I0_O)        0.152     8.755 f  sm/D_registers_q[7][31]_i_139/O
                         net (fo=1, routed)           0.824     9.579    sm/D_registers_q[7][31]_i_139_n_0
    SLICE_X54Y59         LUT6 (Prop_lut6_I1_O)        0.332     9.911 r  sm/D_registers_q[7][31]_i_109/O
                         net (fo=1, routed)           0.569    10.480    sm/D_registers_q[7][31]_i_109_n_0
    SLICE_X53Y60         LUT6 (Prop_lut6_I1_O)        0.124    10.604 r  sm/D_registers_q[7][31]_i_71/O
                         net (fo=49, routed)          2.337    12.942    sm/D_registers_q[7][31]_i_71_n_0
    SLICE_X47Y63         LUT6 (Prop_lut6_I0_O)        0.124    13.066 r  sm/D_registers_q[7][1]_i_18/O
                         net (fo=1, routed)           0.000    13.066    sm/D_registers_q[7][1]_i_18_n_0
    SLICE_X47Y63         MUXF7 (Prop_muxf7_I1_O)      0.217    13.283 r  sm/D_registers_q_reg[7][1]_i_14/O
                         net (fo=74, routed)          1.350    14.633    sm/D_states_q_reg[3]_rep__0_0[0]
    SLICE_X48Y69         LUT5 (Prop_lut5_I3_O)        0.293    14.926 r  sm/D_registers_q[7][3]_i_9/O
                         net (fo=4, routed)           0.862    15.788    sm/D_registers_q[7][3]_i_9_n_0
    SLICE_X46Y68         LUT6 (Prop_lut6_I5_O)        0.326    16.114 f  sm/D_registers_q[7][11]_i_20/O
                         net (fo=1, routed)           0.303    16.417    L_reg/D_registers_q[7][17]_i_29_1
    SLICE_X46Y69         LUT6 (Prop_lut6_I1_O)        0.124    16.541 r  L_reg/D_registers_q[7][11]_i_18/O
                         net (fo=2, routed)           0.460    17.001    L_reg/D_registers_q[7][11]_i_18_n_0
    SLICE_X43Y70         LUT6 (Prop_lut6_I5_O)        0.124    17.125 f  L_reg/D_registers_q[7][17]_i_29/O
                         net (fo=1, routed)           0.426    17.550    L_reg/D_registers_q[7][17]_i_29_n_0
    SLICE_X42Y70         LUT6 (Prop_lut6_I1_O)        0.124    17.674 r  L_reg/D_registers_q[7][17]_i_27/O
                         net (fo=2, routed)           0.454    18.129    sm/D_registers_q[7][22]_i_24_0
    SLICE_X42Y73         LUT6 (Prop_lut6_I5_O)        0.124    18.253 f  sm/D_registers_q[7][22]_i_27/O
                         net (fo=1, routed)           0.295    18.548    sm/D_registers_q[7][22]_i_27_n_0
    SLICE_X45Y73         LUT6 (Prop_lut6_I1_O)        0.124    18.672 r  sm/D_registers_q[7][22]_i_24/O
                         net (fo=2, routed)           0.917    19.589    sm/D_registers_q[7][22]_i_24_n_0
    SLICE_X50Y76         LUT6 (Prop_lut6_I5_O)        0.124    19.713 f  sm/D_registers_q[7][28]_i_35/O
                         net (fo=1, routed)           0.378    20.092    sm/D_registers_q[7][28]_i_35_n_0
    SLICE_X50Y76         LUT6 (Prop_lut6_I1_O)        0.124    20.216 r  sm/D_registers_q[7][28]_i_33/O
                         net (fo=2, routed)           0.779    20.995    sm/D_registers_q[7][22]_i_11_0
    SLICE_X56Y76         LUT5 (Prop_lut5_I0_O)        0.124    21.119 r  sm/D_registers_q[7][28]_i_28/O
                         net (fo=1, routed)           0.680    21.799    sm/D_registers_q[7][28]_i_28_n_0
    SLICE_X56Y76         LUT5 (Prop_lut5_I0_O)        0.150    21.949 r  sm/D_registers_q[7][28]_i_13/O
                         net (fo=4, routed)           0.626    22.575    sm/D_registers_q[7][28]_i_13_n_0
    SLICE_X55Y76         LUT5 (Prop_lut5_I0_O)        0.322    22.897 r  sm/D_registers_q[7][30]_i_18/O
                         net (fo=3, routed)           0.589    23.486    sm/D_registers_q[7][30]_i_18_n_0
    SLICE_X56Y75         LUT6 (Prop_lut6_I4_O)        0.326    23.812 f  sm/D_registers_q[7][30]_i_6/O
                         net (fo=2, routed)           0.608    24.421    sm/D_registers_q[7][30]_i_6_n_0
    SLICE_X54Y75         LUT6 (Prop_lut6_I1_O)        0.124    24.545 f  sm/D_registers_q[7][0]_i_5/O
                         net (fo=1, routed)           0.493    25.038    sm/D_registers_q[7][0]_i_5_n_0
    SLICE_X52Y74         LUT6 (Prop_lut6_I1_O)        0.124    25.162 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=22, routed)          2.011    27.173    sm/M_alum_out[0]
    SLICE_X59Y61         LUT6 (Prop_lut6_I1_O)        0.124    27.297 r  sm/D_states_q[6]_i_6/O
                         net (fo=3, routed)           0.728    28.025    sm/D_states_q[6]_i_6_n_0
    SLICE_X60Y64         LUT6 (Prop_lut6_I0_O)        0.124    28.149 r  sm/D_states_q[4]_i_4/O
                         net (fo=3, routed)           0.874    29.022    sm/D_states_q[4]_i_4_n_0
    SLICE_X58Y63         LUT5 (Prop_lut5_I4_O)        0.150    29.172 r  sm/D_states_q[4]_i_1/O
                         net (fo=1, routed)           0.559    29.731    sm/D_states_d__0[4]
    SLICE_X57Y64         FDRE                                         r  sm/D_states_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.438   115.953    sm/clk_IBUF_BUFG
    SLICE_X57Y64         FDRE                                         r  sm/D_states_q_reg[4]/C
                         clock pessimism              0.271   116.224    
                         clock uncertainty           -0.035   116.189    
    SLICE_X57Y64         FDRE (Setup_fdre_C_D)       -0.269   115.920    sm/D_states_q_reg[4]
  -------------------------------------------------------------------
                         required time                        115.920    
                         arrival time                         -29.731    
  -------------------------------------------------------------------
                         slack                                 86.189    

Slack (MET) :             86.421ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        23.892ns  (logic 4.570ns (19.128%)  route 19.322ns (80.872%))
  Logic Levels:           22  (LUT2=1 LUT4=1 LUT5=5 LUT6=14 MUXF7=1)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.887ns = ( 115.998 - 111.111 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.554     5.138    sm/clk_IBUF_BUFG
    SLICE_X57Y63         FDRE                                         r  sm/D_states_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y63         FDRE (Prop_fdre_C_Q)         0.456     5.594 f  sm/D_states_q_reg[2]/Q
                         net (fo=278, routed)         3.009     8.603    sm/Q[0]
    SLICE_X53Y57         LUT2 (Prop_lut2_I0_O)        0.152     8.755 f  sm/D_registers_q[7][31]_i_139/O
                         net (fo=1, routed)           0.824     9.579    sm/D_registers_q[7][31]_i_139_n_0
    SLICE_X54Y59         LUT6 (Prop_lut6_I1_O)        0.332     9.911 r  sm/D_registers_q[7][31]_i_109/O
                         net (fo=1, routed)           0.569    10.480    sm/D_registers_q[7][31]_i_109_n_0
    SLICE_X53Y60         LUT6 (Prop_lut6_I1_O)        0.124    10.604 r  sm/D_registers_q[7][31]_i_71/O
                         net (fo=49, routed)          2.337    12.942    sm/D_registers_q[7][31]_i_71_n_0
    SLICE_X47Y63         LUT6 (Prop_lut6_I0_O)        0.124    13.066 r  sm/D_registers_q[7][1]_i_18/O
                         net (fo=1, routed)           0.000    13.066    sm/D_registers_q[7][1]_i_18_n_0
    SLICE_X47Y63         MUXF7 (Prop_muxf7_I1_O)      0.217    13.283 r  sm/D_registers_q_reg[7][1]_i_14/O
                         net (fo=74, routed)          1.350    14.633    sm/D_states_q_reg[3]_rep__0_0[0]
    SLICE_X48Y69         LUT5 (Prop_lut5_I3_O)        0.293    14.926 r  sm/D_registers_q[7][3]_i_9/O
                         net (fo=4, routed)           0.862    15.788    sm/D_registers_q[7][3]_i_9_n_0
    SLICE_X46Y68         LUT6 (Prop_lut6_I5_O)        0.326    16.114 f  sm/D_registers_q[7][11]_i_20/O
                         net (fo=1, routed)           0.303    16.417    L_reg/D_registers_q[7][17]_i_29_1
    SLICE_X46Y69         LUT6 (Prop_lut6_I1_O)        0.124    16.541 r  L_reg/D_registers_q[7][11]_i_18/O
                         net (fo=2, routed)           0.460    17.001    L_reg/D_registers_q[7][11]_i_18_n_0
    SLICE_X43Y70         LUT6 (Prop_lut6_I5_O)        0.124    17.125 f  L_reg/D_registers_q[7][17]_i_29/O
                         net (fo=1, routed)           0.426    17.550    L_reg/D_registers_q[7][17]_i_29_n_0
    SLICE_X42Y70         LUT6 (Prop_lut6_I1_O)        0.124    17.674 r  L_reg/D_registers_q[7][17]_i_27/O
                         net (fo=2, routed)           0.454    18.129    sm/D_registers_q[7][22]_i_24_0
    SLICE_X42Y73         LUT6 (Prop_lut6_I5_O)        0.124    18.253 f  sm/D_registers_q[7][22]_i_27/O
                         net (fo=1, routed)           0.295    18.548    sm/D_registers_q[7][22]_i_27_n_0
    SLICE_X45Y73         LUT6 (Prop_lut6_I1_O)        0.124    18.672 r  sm/D_registers_q[7][22]_i_24/O
                         net (fo=2, routed)           0.917    19.589    sm/D_registers_q[7][22]_i_24_n_0
    SLICE_X50Y76         LUT6 (Prop_lut6_I5_O)        0.124    19.713 f  sm/D_registers_q[7][28]_i_35/O
                         net (fo=1, routed)           0.378    20.092    sm/D_registers_q[7][28]_i_35_n_0
    SLICE_X50Y76         LUT6 (Prop_lut6_I1_O)        0.124    20.216 r  sm/D_registers_q[7][28]_i_33/O
                         net (fo=2, routed)           0.779    20.995    sm/D_registers_q[7][22]_i_11_0
    SLICE_X56Y76         LUT5 (Prop_lut5_I0_O)        0.124    21.119 r  sm/D_registers_q[7][28]_i_28/O
                         net (fo=1, routed)           0.680    21.799    sm/D_registers_q[7][28]_i_28_n_0
    SLICE_X56Y76         LUT5 (Prop_lut5_I0_O)        0.150    21.949 r  sm/D_registers_q[7][28]_i_13/O
                         net (fo=4, routed)           0.626    22.575    sm/D_registers_q[7][28]_i_13_n_0
    SLICE_X55Y76         LUT5 (Prop_lut5_I0_O)        0.322    22.897 r  sm/D_registers_q[7][30]_i_18/O
                         net (fo=3, routed)           0.589    23.486    sm/D_registers_q[7][30]_i_18_n_0
    SLICE_X56Y75         LUT6 (Prop_lut6_I4_O)        0.326    23.812 f  sm/D_registers_q[7][30]_i_6/O
                         net (fo=2, routed)           0.608    24.421    sm/D_registers_q[7][30]_i_6_n_0
    SLICE_X54Y75         LUT6 (Prop_lut6_I1_O)        0.124    24.545 f  sm/D_registers_q[7][0]_i_5/O
                         net (fo=1, routed)           0.493    25.038    sm/D_registers_q[7][0]_i_5_n_0
    SLICE_X52Y74         LUT6 (Prop_lut6_I1_O)        0.124    25.162 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=22, routed)          1.971    27.133    sm/M_alum_out[0]
    SLICE_X48Y56         LUT5 (Prop_lut5_I4_O)        0.152    27.285 r  sm/ram_reg_i_43/O
                         net (fo=2, routed)           0.808    28.093    sm/brams/override_address[0]
    SLICE_X48Y54         LUT4 (Prop_lut4_I2_O)        0.356    28.449 r  sm/ram_reg_i_13__0/O
                         net (fo=1, routed)           0.581    29.030    brams/bram2/ram_reg_1[0]
    RAMB18_X1Y23         RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.482   115.998    brams/bram2/clk_IBUF_BUFG
    RAMB18_X1Y23         RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.258   116.255    
                         clock uncertainty           -0.035   116.220    
    RAMB18_X1Y23         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.769   115.451    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                        115.451    
                         arrival time                         -29.030    
  -------------------------------------------------------------------
                         slack                                 86.421    

Slack (MET) :             86.478ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[1]_rep__0/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        24.531ns  (logic 4.434ns (18.075%)  route 20.097ns (81.925%))
  Logic Levels:           23  (LUT2=1 LUT5=4 LUT6=17 MUXF7=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 115.953 - 111.111 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.554     5.138    sm/clk_IBUF_BUFG
    SLICE_X57Y63         FDRE                                         r  sm/D_states_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y63         FDRE (Prop_fdre_C_Q)         0.456     5.594 f  sm/D_states_q_reg[2]/Q
                         net (fo=278, routed)         3.009     8.603    sm/Q[0]
    SLICE_X53Y57         LUT2 (Prop_lut2_I0_O)        0.152     8.755 f  sm/D_registers_q[7][31]_i_139/O
                         net (fo=1, routed)           0.824     9.579    sm/D_registers_q[7][31]_i_139_n_0
    SLICE_X54Y59         LUT6 (Prop_lut6_I1_O)        0.332     9.911 r  sm/D_registers_q[7][31]_i_109/O
                         net (fo=1, routed)           0.569    10.480    sm/D_registers_q[7][31]_i_109_n_0
    SLICE_X53Y60         LUT6 (Prop_lut6_I1_O)        0.124    10.604 r  sm/D_registers_q[7][31]_i_71/O
                         net (fo=49, routed)          2.337    12.942    sm/D_registers_q[7][31]_i_71_n_0
    SLICE_X47Y63         LUT6 (Prop_lut6_I0_O)        0.124    13.066 r  sm/D_registers_q[7][1]_i_18/O
                         net (fo=1, routed)           0.000    13.066    sm/D_registers_q[7][1]_i_18_n_0
    SLICE_X47Y63         MUXF7 (Prop_muxf7_I1_O)      0.217    13.283 r  sm/D_registers_q_reg[7][1]_i_14/O
                         net (fo=74, routed)          1.350    14.633    sm/D_states_q_reg[3]_rep__0_0[0]
    SLICE_X48Y69         LUT5 (Prop_lut5_I3_O)        0.293    14.926 r  sm/D_registers_q[7][3]_i_9/O
                         net (fo=4, routed)           0.862    15.788    sm/D_registers_q[7][3]_i_9_n_0
    SLICE_X46Y68         LUT6 (Prop_lut6_I5_O)        0.326    16.114 f  sm/D_registers_q[7][11]_i_20/O
                         net (fo=1, routed)           0.303    16.417    L_reg/D_registers_q[7][17]_i_29_1
    SLICE_X46Y69         LUT6 (Prop_lut6_I1_O)        0.124    16.541 r  L_reg/D_registers_q[7][11]_i_18/O
                         net (fo=2, routed)           0.460    17.001    L_reg/D_registers_q[7][11]_i_18_n_0
    SLICE_X43Y70         LUT6 (Prop_lut6_I5_O)        0.124    17.125 f  L_reg/D_registers_q[7][17]_i_29/O
                         net (fo=1, routed)           0.426    17.550    L_reg/D_registers_q[7][17]_i_29_n_0
    SLICE_X42Y70         LUT6 (Prop_lut6_I1_O)        0.124    17.674 r  L_reg/D_registers_q[7][17]_i_27/O
                         net (fo=2, routed)           0.454    18.129    sm/D_registers_q[7][22]_i_24_0
    SLICE_X42Y73         LUT6 (Prop_lut6_I5_O)        0.124    18.253 f  sm/D_registers_q[7][22]_i_27/O
                         net (fo=1, routed)           0.295    18.548    sm/D_registers_q[7][22]_i_27_n_0
    SLICE_X45Y73         LUT6 (Prop_lut6_I1_O)        0.124    18.672 r  sm/D_registers_q[7][22]_i_24/O
                         net (fo=2, routed)           0.917    19.589    sm/D_registers_q[7][22]_i_24_n_0
    SLICE_X50Y76         LUT6 (Prop_lut6_I5_O)        0.124    19.713 f  sm/D_registers_q[7][28]_i_35/O
                         net (fo=1, routed)           0.378    20.092    sm/D_registers_q[7][28]_i_35_n_0
    SLICE_X50Y76         LUT6 (Prop_lut6_I1_O)        0.124    20.216 r  sm/D_registers_q[7][28]_i_33/O
                         net (fo=2, routed)           0.779    20.995    sm/D_registers_q[7][22]_i_11_0
    SLICE_X56Y76         LUT5 (Prop_lut5_I0_O)        0.124    21.119 r  sm/D_registers_q[7][28]_i_28/O
                         net (fo=1, routed)           0.680    21.799    sm/D_registers_q[7][28]_i_28_n_0
    SLICE_X56Y76         LUT5 (Prop_lut5_I0_O)        0.150    21.949 r  sm/D_registers_q[7][28]_i_13/O
                         net (fo=4, routed)           0.626    22.575    sm/D_registers_q[7][28]_i_13_n_0
    SLICE_X55Y76         LUT5 (Prop_lut5_I0_O)        0.322    22.897 r  sm/D_registers_q[7][30]_i_18/O
                         net (fo=3, routed)           0.589    23.486    sm/D_registers_q[7][30]_i_18_n_0
    SLICE_X56Y75         LUT6 (Prop_lut6_I4_O)        0.326    23.812 r  sm/D_registers_q[7][30]_i_6/O
                         net (fo=2, routed)           0.608    24.421    sm/D_registers_q[7][30]_i_6_n_0
    SLICE_X54Y75         LUT6 (Prop_lut6_I1_O)        0.124    24.545 r  sm/D_registers_q[7][0]_i_5/O
                         net (fo=1, routed)           0.493    25.038    sm/D_registers_q[7][0]_i_5_n_0
    SLICE_X52Y74         LUT6 (Prop_lut6_I1_O)        0.124    25.162 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=22, routed)          1.686    26.848    sm/M_alum_out[0]
    SLICE_X58Y59         LUT6 (Prop_lut6_I0_O)        0.124    26.972 r  sm/D_states_q[1]_i_12/O
                         net (fo=1, routed)           0.813    27.785    sm/D_states_q[1]_i_12_n_0
    SLICE_X58Y61         LUT6 (Prop_lut6_I1_O)        0.124    27.909 f  sm/D_states_q[1]_i_3/O
                         net (fo=3, routed)           1.068    28.976    sm/D_states_q[1]_i_3_n_0
    SLICE_X56Y63         LUT6 (Prop_lut6_I2_O)        0.124    29.100 r  sm/D_states_q[1]_rep__0_i_1/O
                         net (fo=1, routed)           0.568    29.669    sm/D_states_q[1]_rep__0_i_1_n_0
    SLICE_X56Y63         FDRE                                         r  sm/D_states_q_reg[1]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.438   115.953    sm/clk_IBUF_BUFG
    SLICE_X56Y63         FDRE                                         r  sm/D_states_q_reg[1]_rep__0/C
                         clock pessimism              0.274   116.227    
                         clock uncertainty           -0.035   116.192    
    SLICE_X56Y63         FDRE (Setup_fdre_C_D)       -0.045   116.147    sm/D_states_q_reg[1]_rep__0
  -------------------------------------------------------------------
                         required time                        116.147    
                         arrival time                         -29.669    
  -------------------------------------------------------------------
                         slack                                 86.478    

Slack (MET) :             86.520ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        24.363ns  (logic 4.434ns (18.200%)  route 19.929ns (81.800%))
  Logic Levels:           23  (LUT2=1 LUT5=4 LUT6=17 MUXF7=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 115.954 - 111.111 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.554     5.138    sm/clk_IBUF_BUFG
    SLICE_X57Y63         FDRE                                         r  sm/D_states_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y63         FDRE (Prop_fdre_C_Q)         0.456     5.594 f  sm/D_states_q_reg[2]/Q
                         net (fo=278, routed)         3.009     8.603    sm/Q[0]
    SLICE_X53Y57         LUT2 (Prop_lut2_I0_O)        0.152     8.755 f  sm/D_registers_q[7][31]_i_139/O
                         net (fo=1, routed)           0.824     9.579    sm/D_registers_q[7][31]_i_139_n_0
    SLICE_X54Y59         LUT6 (Prop_lut6_I1_O)        0.332     9.911 r  sm/D_registers_q[7][31]_i_109/O
                         net (fo=1, routed)           0.569    10.480    sm/D_registers_q[7][31]_i_109_n_0
    SLICE_X53Y60         LUT6 (Prop_lut6_I1_O)        0.124    10.604 r  sm/D_registers_q[7][31]_i_71/O
                         net (fo=49, routed)          2.337    12.942    sm/D_registers_q[7][31]_i_71_n_0
    SLICE_X47Y63         LUT6 (Prop_lut6_I0_O)        0.124    13.066 r  sm/D_registers_q[7][1]_i_18/O
                         net (fo=1, routed)           0.000    13.066    sm/D_registers_q[7][1]_i_18_n_0
    SLICE_X47Y63         MUXF7 (Prop_muxf7_I1_O)      0.217    13.283 r  sm/D_registers_q_reg[7][1]_i_14/O
                         net (fo=74, routed)          1.350    14.633    sm/D_states_q_reg[3]_rep__0_0[0]
    SLICE_X48Y69         LUT5 (Prop_lut5_I3_O)        0.293    14.926 r  sm/D_registers_q[7][3]_i_9/O
                         net (fo=4, routed)           0.862    15.788    sm/D_registers_q[7][3]_i_9_n_0
    SLICE_X46Y68         LUT6 (Prop_lut6_I5_O)        0.326    16.114 f  sm/D_registers_q[7][11]_i_20/O
                         net (fo=1, routed)           0.303    16.417    L_reg/D_registers_q[7][17]_i_29_1
    SLICE_X46Y69         LUT6 (Prop_lut6_I1_O)        0.124    16.541 r  L_reg/D_registers_q[7][11]_i_18/O
                         net (fo=2, routed)           0.460    17.001    L_reg/D_registers_q[7][11]_i_18_n_0
    SLICE_X43Y70         LUT6 (Prop_lut6_I5_O)        0.124    17.125 f  L_reg/D_registers_q[7][17]_i_29/O
                         net (fo=1, routed)           0.426    17.550    L_reg/D_registers_q[7][17]_i_29_n_0
    SLICE_X42Y70         LUT6 (Prop_lut6_I1_O)        0.124    17.674 r  L_reg/D_registers_q[7][17]_i_27/O
                         net (fo=2, routed)           0.454    18.129    sm/D_registers_q[7][22]_i_24_0
    SLICE_X42Y73         LUT6 (Prop_lut6_I5_O)        0.124    18.253 f  sm/D_registers_q[7][22]_i_27/O
                         net (fo=1, routed)           0.295    18.548    sm/D_registers_q[7][22]_i_27_n_0
    SLICE_X45Y73         LUT6 (Prop_lut6_I1_O)        0.124    18.672 r  sm/D_registers_q[7][22]_i_24/O
                         net (fo=2, routed)           0.917    19.589    sm/D_registers_q[7][22]_i_24_n_0
    SLICE_X50Y76         LUT6 (Prop_lut6_I5_O)        0.124    19.713 f  sm/D_registers_q[7][28]_i_35/O
                         net (fo=1, routed)           0.378    20.092    sm/D_registers_q[7][28]_i_35_n_0
    SLICE_X50Y76         LUT6 (Prop_lut6_I1_O)        0.124    20.216 r  sm/D_registers_q[7][28]_i_33/O
                         net (fo=2, routed)           0.779    20.995    sm/D_registers_q[7][22]_i_11_0
    SLICE_X56Y76         LUT5 (Prop_lut5_I0_O)        0.124    21.119 r  sm/D_registers_q[7][28]_i_28/O
                         net (fo=1, routed)           0.680    21.799    sm/D_registers_q[7][28]_i_28_n_0
    SLICE_X56Y76         LUT5 (Prop_lut5_I0_O)        0.150    21.949 r  sm/D_registers_q[7][28]_i_13/O
                         net (fo=4, routed)           0.626    22.575    sm/D_registers_q[7][28]_i_13_n_0
    SLICE_X55Y76         LUT5 (Prop_lut5_I0_O)        0.322    22.897 r  sm/D_registers_q[7][30]_i_18/O
                         net (fo=3, routed)           0.589    23.486    sm/D_registers_q[7][30]_i_18_n_0
    SLICE_X56Y75         LUT6 (Prop_lut6_I4_O)        0.326    23.812 f  sm/D_registers_q[7][30]_i_6/O
                         net (fo=2, routed)           0.488    24.300    sm/D_registers_q[7][30]_i_6_n_0
    SLICE_X52Y75         LUT6 (Prop_lut6_I4_O)        0.124    24.424 f  sm/D_registers_q[7][30]_i_2/O
                         net (fo=2, routed)           0.662    25.086    sm/M_alum_out[30]
    SLICE_X47Y75         LUT6 (Prop_lut6_I1_O)        0.124    25.210 f  sm/D_states_q[7]_i_20/O
                         net (fo=1, routed)           1.067    26.277    sm/D_states_q[7]_i_20_n_0
    SLICE_X49Y74         LUT6 (Prop_lut6_I0_O)        0.124    26.401 f  sm/D_states_q[7]_i_12/O
                         net (fo=3, routed)           0.861    27.262    sm/D_states_q[7]_i_12_n_0
    SLICE_X54Y67         LUT6 (Prop_lut6_I3_O)        0.124    27.386 f  sm/D_states_q[7]_i_3/O
                         net (fo=1, routed)           0.943    28.328    sm/D_states_q[7]_i_3_n_0
    SLICE_X52Y64         LUT6 (Prop_lut6_I0_O)        0.124    28.452 r  sm/D_states_q[7]_i_1/O
                         net (fo=16, routed)          1.048    29.501    sm/D_states_q[7]_i_1_n_0
    SLICE_X56Y62         FDSE                                         r  sm/D_states_q_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.439   115.954    sm/clk_IBUF_BUFG
    SLICE_X56Y62         FDSE                                         r  sm/D_states_q_reg[0]/C
                         clock pessimism              0.271   116.225    
                         clock uncertainty           -0.035   116.190    
    SLICE_X56Y62         FDSE (Setup_fdse_C_CE)      -0.169   116.021    sm/D_states_q_reg[0]
  -------------------------------------------------------------------
                         required time                        116.021    
                         arrival time                         -29.501    
  -------------------------------------------------------------------
                         slack                                 86.520    

Slack (MET) :             86.520ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[0]_rep/CE
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        24.363ns  (logic 4.434ns (18.200%)  route 19.929ns (81.800%))
  Logic Levels:           23  (LUT2=1 LUT5=4 LUT6=17 MUXF7=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 115.954 - 111.111 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.554     5.138    sm/clk_IBUF_BUFG
    SLICE_X57Y63         FDRE                                         r  sm/D_states_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y63         FDRE (Prop_fdre_C_Q)         0.456     5.594 f  sm/D_states_q_reg[2]/Q
                         net (fo=278, routed)         3.009     8.603    sm/Q[0]
    SLICE_X53Y57         LUT2 (Prop_lut2_I0_O)        0.152     8.755 f  sm/D_registers_q[7][31]_i_139/O
                         net (fo=1, routed)           0.824     9.579    sm/D_registers_q[7][31]_i_139_n_0
    SLICE_X54Y59         LUT6 (Prop_lut6_I1_O)        0.332     9.911 r  sm/D_registers_q[7][31]_i_109/O
                         net (fo=1, routed)           0.569    10.480    sm/D_registers_q[7][31]_i_109_n_0
    SLICE_X53Y60         LUT6 (Prop_lut6_I1_O)        0.124    10.604 r  sm/D_registers_q[7][31]_i_71/O
                         net (fo=49, routed)          2.337    12.942    sm/D_registers_q[7][31]_i_71_n_0
    SLICE_X47Y63         LUT6 (Prop_lut6_I0_O)        0.124    13.066 r  sm/D_registers_q[7][1]_i_18/O
                         net (fo=1, routed)           0.000    13.066    sm/D_registers_q[7][1]_i_18_n_0
    SLICE_X47Y63         MUXF7 (Prop_muxf7_I1_O)      0.217    13.283 r  sm/D_registers_q_reg[7][1]_i_14/O
                         net (fo=74, routed)          1.350    14.633    sm/D_states_q_reg[3]_rep__0_0[0]
    SLICE_X48Y69         LUT5 (Prop_lut5_I3_O)        0.293    14.926 r  sm/D_registers_q[7][3]_i_9/O
                         net (fo=4, routed)           0.862    15.788    sm/D_registers_q[7][3]_i_9_n_0
    SLICE_X46Y68         LUT6 (Prop_lut6_I5_O)        0.326    16.114 f  sm/D_registers_q[7][11]_i_20/O
                         net (fo=1, routed)           0.303    16.417    L_reg/D_registers_q[7][17]_i_29_1
    SLICE_X46Y69         LUT6 (Prop_lut6_I1_O)        0.124    16.541 r  L_reg/D_registers_q[7][11]_i_18/O
                         net (fo=2, routed)           0.460    17.001    L_reg/D_registers_q[7][11]_i_18_n_0
    SLICE_X43Y70         LUT6 (Prop_lut6_I5_O)        0.124    17.125 f  L_reg/D_registers_q[7][17]_i_29/O
                         net (fo=1, routed)           0.426    17.550    L_reg/D_registers_q[7][17]_i_29_n_0
    SLICE_X42Y70         LUT6 (Prop_lut6_I1_O)        0.124    17.674 r  L_reg/D_registers_q[7][17]_i_27/O
                         net (fo=2, routed)           0.454    18.129    sm/D_registers_q[7][22]_i_24_0
    SLICE_X42Y73         LUT6 (Prop_lut6_I5_O)        0.124    18.253 f  sm/D_registers_q[7][22]_i_27/O
                         net (fo=1, routed)           0.295    18.548    sm/D_registers_q[7][22]_i_27_n_0
    SLICE_X45Y73         LUT6 (Prop_lut6_I1_O)        0.124    18.672 r  sm/D_registers_q[7][22]_i_24/O
                         net (fo=2, routed)           0.917    19.589    sm/D_registers_q[7][22]_i_24_n_0
    SLICE_X50Y76         LUT6 (Prop_lut6_I5_O)        0.124    19.713 f  sm/D_registers_q[7][28]_i_35/O
                         net (fo=1, routed)           0.378    20.092    sm/D_registers_q[7][28]_i_35_n_0
    SLICE_X50Y76         LUT6 (Prop_lut6_I1_O)        0.124    20.216 r  sm/D_registers_q[7][28]_i_33/O
                         net (fo=2, routed)           0.779    20.995    sm/D_registers_q[7][22]_i_11_0
    SLICE_X56Y76         LUT5 (Prop_lut5_I0_O)        0.124    21.119 r  sm/D_registers_q[7][28]_i_28/O
                         net (fo=1, routed)           0.680    21.799    sm/D_registers_q[7][28]_i_28_n_0
    SLICE_X56Y76         LUT5 (Prop_lut5_I0_O)        0.150    21.949 r  sm/D_registers_q[7][28]_i_13/O
                         net (fo=4, routed)           0.626    22.575    sm/D_registers_q[7][28]_i_13_n_0
    SLICE_X55Y76         LUT5 (Prop_lut5_I0_O)        0.322    22.897 r  sm/D_registers_q[7][30]_i_18/O
                         net (fo=3, routed)           0.589    23.486    sm/D_registers_q[7][30]_i_18_n_0
    SLICE_X56Y75         LUT6 (Prop_lut6_I4_O)        0.326    23.812 f  sm/D_registers_q[7][30]_i_6/O
                         net (fo=2, routed)           0.488    24.300    sm/D_registers_q[7][30]_i_6_n_0
    SLICE_X52Y75         LUT6 (Prop_lut6_I4_O)        0.124    24.424 f  sm/D_registers_q[7][30]_i_2/O
                         net (fo=2, routed)           0.662    25.086    sm/M_alum_out[30]
    SLICE_X47Y75         LUT6 (Prop_lut6_I1_O)        0.124    25.210 f  sm/D_states_q[7]_i_20/O
                         net (fo=1, routed)           1.067    26.277    sm/D_states_q[7]_i_20_n_0
    SLICE_X49Y74         LUT6 (Prop_lut6_I0_O)        0.124    26.401 f  sm/D_states_q[7]_i_12/O
                         net (fo=3, routed)           0.861    27.262    sm/D_states_q[7]_i_12_n_0
    SLICE_X54Y67         LUT6 (Prop_lut6_I3_O)        0.124    27.386 f  sm/D_states_q[7]_i_3/O
                         net (fo=1, routed)           0.943    28.328    sm/D_states_q[7]_i_3_n_0
    SLICE_X52Y64         LUT6 (Prop_lut6_I0_O)        0.124    28.452 r  sm/D_states_q[7]_i_1/O
                         net (fo=16, routed)          1.048    29.501    sm/D_states_q[7]_i_1_n_0
    SLICE_X56Y62         FDSE                                         r  sm/D_states_q_reg[0]_rep/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.439   115.954    sm/clk_IBUF_BUFG
    SLICE_X56Y62         FDSE                                         r  sm/D_states_q_reg[0]_rep/C
                         clock pessimism              0.271   116.225    
                         clock uncertainty           -0.035   116.190    
    SLICE_X56Y62         FDSE (Setup_fdse_C_CE)      -0.169   116.021    sm/D_states_q_reg[0]_rep
  -------------------------------------------------------------------
                         required time                        116.021    
                         arrival time                         -29.501    
  -------------------------------------------------------------------
                         slack                                 86.520    

Slack (MET) :             86.520ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[0]_rep__0/CE
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        24.363ns  (logic 4.434ns (18.200%)  route 19.929ns (81.800%))
  Logic Levels:           23  (LUT2=1 LUT5=4 LUT6=17 MUXF7=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 115.954 - 111.111 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.554     5.138    sm/clk_IBUF_BUFG
    SLICE_X57Y63         FDRE                                         r  sm/D_states_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y63         FDRE (Prop_fdre_C_Q)         0.456     5.594 f  sm/D_states_q_reg[2]/Q
                         net (fo=278, routed)         3.009     8.603    sm/Q[0]
    SLICE_X53Y57         LUT2 (Prop_lut2_I0_O)        0.152     8.755 f  sm/D_registers_q[7][31]_i_139/O
                         net (fo=1, routed)           0.824     9.579    sm/D_registers_q[7][31]_i_139_n_0
    SLICE_X54Y59         LUT6 (Prop_lut6_I1_O)        0.332     9.911 r  sm/D_registers_q[7][31]_i_109/O
                         net (fo=1, routed)           0.569    10.480    sm/D_registers_q[7][31]_i_109_n_0
    SLICE_X53Y60         LUT6 (Prop_lut6_I1_O)        0.124    10.604 r  sm/D_registers_q[7][31]_i_71/O
                         net (fo=49, routed)          2.337    12.942    sm/D_registers_q[7][31]_i_71_n_0
    SLICE_X47Y63         LUT6 (Prop_lut6_I0_O)        0.124    13.066 r  sm/D_registers_q[7][1]_i_18/O
                         net (fo=1, routed)           0.000    13.066    sm/D_registers_q[7][1]_i_18_n_0
    SLICE_X47Y63         MUXF7 (Prop_muxf7_I1_O)      0.217    13.283 r  sm/D_registers_q_reg[7][1]_i_14/O
                         net (fo=74, routed)          1.350    14.633    sm/D_states_q_reg[3]_rep__0_0[0]
    SLICE_X48Y69         LUT5 (Prop_lut5_I3_O)        0.293    14.926 r  sm/D_registers_q[7][3]_i_9/O
                         net (fo=4, routed)           0.862    15.788    sm/D_registers_q[7][3]_i_9_n_0
    SLICE_X46Y68         LUT6 (Prop_lut6_I5_O)        0.326    16.114 f  sm/D_registers_q[7][11]_i_20/O
                         net (fo=1, routed)           0.303    16.417    L_reg/D_registers_q[7][17]_i_29_1
    SLICE_X46Y69         LUT6 (Prop_lut6_I1_O)        0.124    16.541 r  L_reg/D_registers_q[7][11]_i_18/O
                         net (fo=2, routed)           0.460    17.001    L_reg/D_registers_q[7][11]_i_18_n_0
    SLICE_X43Y70         LUT6 (Prop_lut6_I5_O)        0.124    17.125 f  L_reg/D_registers_q[7][17]_i_29/O
                         net (fo=1, routed)           0.426    17.550    L_reg/D_registers_q[7][17]_i_29_n_0
    SLICE_X42Y70         LUT6 (Prop_lut6_I1_O)        0.124    17.674 r  L_reg/D_registers_q[7][17]_i_27/O
                         net (fo=2, routed)           0.454    18.129    sm/D_registers_q[7][22]_i_24_0
    SLICE_X42Y73         LUT6 (Prop_lut6_I5_O)        0.124    18.253 f  sm/D_registers_q[7][22]_i_27/O
                         net (fo=1, routed)           0.295    18.548    sm/D_registers_q[7][22]_i_27_n_0
    SLICE_X45Y73         LUT6 (Prop_lut6_I1_O)        0.124    18.672 r  sm/D_registers_q[7][22]_i_24/O
                         net (fo=2, routed)           0.917    19.589    sm/D_registers_q[7][22]_i_24_n_0
    SLICE_X50Y76         LUT6 (Prop_lut6_I5_O)        0.124    19.713 f  sm/D_registers_q[7][28]_i_35/O
                         net (fo=1, routed)           0.378    20.092    sm/D_registers_q[7][28]_i_35_n_0
    SLICE_X50Y76         LUT6 (Prop_lut6_I1_O)        0.124    20.216 r  sm/D_registers_q[7][28]_i_33/O
                         net (fo=2, routed)           0.779    20.995    sm/D_registers_q[7][22]_i_11_0
    SLICE_X56Y76         LUT5 (Prop_lut5_I0_O)        0.124    21.119 r  sm/D_registers_q[7][28]_i_28/O
                         net (fo=1, routed)           0.680    21.799    sm/D_registers_q[7][28]_i_28_n_0
    SLICE_X56Y76         LUT5 (Prop_lut5_I0_O)        0.150    21.949 r  sm/D_registers_q[7][28]_i_13/O
                         net (fo=4, routed)           0.626    22.575    sm/D_registers_q[7][28]_i_13_n_0
    SLICE_X55Y76         LUT5 (Prop_lut5_I0_O)        0.322    22.897 r  sm/D_registers_q[7][30]_i_18/O
                         net (fo=3, routed)           0.589    23.486    sm/D_registers_q[7][30]_i_18_n_0
    SLICE_X56Y75         LUT6 (Prop_lut6_I4_O)        0.326    23.812 f  sm/D_registers_q[7][30]_i_6/O
                         net (fo=2, routed)           0.488    24.300    sm/D_registers_q[7][30]_i_6_n_0
    SLICE_X52Y75         LUT6 (Prop_lut6_I4_O)        0.124    24.424 f  sm/D_registers_q[7][30]_i_2/O
                         net (fo=2, routed)           0.662    25.086    sm/M_alum_out[30]
    SLICE_X47Y75         LUT6 (Prop_lut6_I1_O)        0.124    25.210 f  sm/D_states_q[7]_i_20/O
                         net (fo=1, routed)           1.067    26.277    sm/D_states_q[7]_i_20_n_0
    SLICE_X49Y74         LUT6 (Prop_lut6_I0_O)        0.124    26.401 f  sm/D_states_q[7]_i_12/O
                         net (fo=3, routed)           0.861    27.262    sm/D_states_q[7]_i_12_n_0
    SLICE_X54Y67         LUT6 (Prop_lut6_I3_O)        0.124    27.386 f  sm/D_states_q[7]_i_3/O
                         net (fo=1, routed)           0.943    28.328    sm/D_states_q[7]_i_3_n_0
    SLICE_X52Y64         LUT6 (Prop_lut6_I0_O)        0.124    28.452 r  sm/D_states_q[7]_i_1/O
                         net (fo=16, routed)          1.048    29.501    sm/D_states_q[7]_i_1_n_0
    SLICE_X56Y62         FDSE                                         r  sm/D_states_q_reg[0]_rep__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.439   115.954    sm/clk_IBUF_BUFG
    SLICE_X56Y62         FDSE                                         r  sm/D_states_q_reg[0]_rep__0/C
                         clock pessimism              0.271   116.225    
                         clock uncertainty           -0.035   116.190    
    SLICE_X56Y62         FDSE (Setup_fdse_C_CE)      -0.169   116.021    sm/D_states_q_reg[0]_rep__0
  -------------------------------------------------------------------
                         required time                        116.021    
                         arrival time                         -29.501    
  -------------------------------------------------------------------
                         slack                                 86.520    

Slack (MET) :             86.527ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[4]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        24.305ns  (logic 4.463ns (18.362%)  route 19.842ns (81.638%))
  Logic Levels:           23  (LUT2=1 LUT5=5 LUT6=16 MUXF7=1)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.907ns = ( 116.018 - 111.111 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.554     5.138    sm/clk_IBUF_BUFG
    SLICE_X57Y63         FDRE                                         r  sm/D_states_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y63         FDRE (Prop_fdre_C_Q)         0.456     5.594 f  sm/D_states_q_reg[2]/Q
                         net (fo=278, routed)         3.009     8.603    sm/Q[0]
    SLICE_X53Y57         LUT2 (Prop_lut2_I0_O)        0.152     8.755 f  sm/D_registers_q[7][31]_i_139/O
                         net (fo=1, routed)           0.824     9.579    sm/D_registers_q[7][31]_i_139_n_0
    SLICE_X54Y59         LUT6 (Prop_lut6_I1_O)        0.332     9.911 r  sm/D_registers_q[7][31]_i_109/O
                         net (fo=1, routed)           0.569    10.480    sm/D_registers_q[7][31]_i_109_n_0
    SLICE_X53Y60         LUT6 (Prop_lut6_I1_O)        0.124    10.604 r  sm/D_registers_q[7][31]_i_71/O
                         net (fo=49, routed)          2.337    12.942    sm/D_registers_q[7][31]_i_71_n_0
    SLICE_X47Y63         LUT6 (Prop_lut6_I0_O)        0.124    13.066 r  sm/D_registers_q[7][1]_i_18/O
                         net (fo=1, routed)           0.000    13.066    sm/D_registers_q[7][1]_i_18_n_0
    SLICE_X47Y63         MUXF7 (Prop_muxf7_I1_O)      0.217    13.283 r  sm/D_registers_q_reg[7][1]_i_14/O
                         net (fo=74, routed)          1.350    14.633    sm/D_states_q_reg[3]_rep__0_0[0]
    SLICE_X48Y69         LUT5 (Prop_lut5_I3_O)        0.293    14.926 r  sm/D_registers_q[7][3]_i_9/O
                         net (fo=4, routed)           0.862    15.788    sm/D_registers_q[7][3]_i_9_n_0
    SLICE_X46Y68         LUT6 (Prop_lut6_I5_O)        0.326    16.114 f  sm/D_registers_q[7][11]_i_20/O
                         net (fo=1, routed)           0.303    16.417    L_reg/D_registers_q[7][17]_i_29_1
    SLICE_X46Y69         LUT6 (Prop_lut6_I1_O)        0.124    16.541 r  L_reg/D_registers_q[7][11]_i_18/O
                         net (fo=2, routed)           0.460    17.001    L_reg/D_registers_q[7][11]_i_18_n_0
    SLICE_X43Y70         LUT6 (Prop_lut6_I5_O)        0.124    17.125 f  L_reg/D_registers_q[7][17]_i_29/O
                         net (fo=1, routed)           0.426    17.550    L_reg/D_registers_q[7][17]_i_29_n_0
    SLICE_X42Y70         LUT6 (Prop_lut6_I1_O)        0.124    17.674 r  L_reg/D_registers_q[7][17]_i_27/O
                         net (fo=2, routed)           0.454    18.129    sm/D_registers_q[7][22]_i_24_0
    SLICE_X42Y73         LUT6 (Prop_lut6_I5_O)        0.124    18.253 f  sm/D_registers_q[7][22]_i_27/O
                         net (fo=1, routed)           0.295    18.548    sm/D_registers_q[7][22]_i_27_n_0
    SLICE_X45Y73         LUT6 (Prop_lut6_I1_O)        0.124    18.672 r  sm/D_registers_q[7][22]_i_24/O
                         net (fo=2, routed)           0.917    19.589    sm/D_registers_q[7][22]_i_24_n_0
    SLICE_X50Y76         LUT6 (Prop_lut6_I5_O)        0.124    19.713 f  sm/D_registers_q[7][28]_i_35/O
                         net (fo=1, routed)           0.378    20.092    sm/D_registers_q[7][28]_i_35_n_0
    SLICE_X50Y76         LUT6 (Prop_lut6_I1_O)        0.124    20.216 r  sm/D_registers_q[7][28]_i_33/O
                         net (fo=2, routed)           0.779    20.995    sm/D_registers_q[7][22]_i_11_0
    SLICE_X56Y76         LUT5 (Prop_lut5_I0_O)        0.124    21.119 r  sm/D_registers_q[7][28]_i_28/O
                         net (fo=1, routed)           0.680    21.799    sm/D_registers_q[7][28]_i_28_n_0
    SLICE_X56Y76         LUT5 (Prop_lut5_I0_O)        0.150    21.949 r  sm/D_registers_q[7][28]_i_13/O
                         net (fo=4, routed)           0.626    22.575    sm/D_registers_q[7][28]_i_13_n_0
    SLICE_X55Y76         LUT5 (Prop_lut5_I0_O)        0.322    22.897 r  sm/D_registers_q[7][30]_i_18/O
                         net (fo=3, routed)           0.589    23.486    sm/D_registers_q[7][30]_i_18_n_0
    SLICE_X56Y75         LUT6 (Prop_lut6_I4_O)        0.326    23.812 f  sm/D_registers_q[7][30]_i_6/O
                         net (fo=2, routed)           0.608    24.421    sm/D_registers_q[7][30]_i_6_n_0
    SLICE_X54Y75         LUT6 (Prop_lut6_I1_O)        0.124    24.545 f  sm/D_registers_q[7][0]_i_5/O
                         net (fo=1, routed)           0.493    25.038    sm/D_registers_q[7][0]_i_5_n_0
    SLICE_X52Y74         LUT6 (Prop_lut6_I1_O)        0.124    25.162 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=22, routed)          2.011    27.173    sm/M_alum_out[0]
    SLICE_X59Y61         LUT6 (Prop_lut6_I1_O)        0.124    27.297 r  sm/D_states_q[6]_i_6/O
                         net (fo=3, routed)           0.728    28.025    sm/D_states_q[6]_i_6_n_0
    SLICE_X60Y64         LUT6 (Prop_lut6_I0_O)        0.124    28.149 r  sm/D_states_q[4]_i_4/O
                         net (fo=3, routed)           0.577    28.726    sm/D_states_q[4]_i_4_n_0
    SLICE_X59Y63         LUT5 (Prop_lut5_I4_O)        0.153    28.879 r  sm/D_states_q[4]_rep_i_1/O
                         net (fo=1, routed)           0.565    29.443    sm/D_states_q[4]_rep_i_1_n_0
    SLICE_X59Y63         FDRE                                         r  sm/D_states_q_reg[4]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.503   116.018    sm/clk_IBUF_BUFG
    SLICE_X59Y63         FDRE                                         r  sm/D_states_q_reg[4]_rep/C
                         clock pessimism              0.258   116.276    
                         clock uncertainty           -0.035   116.241    
    SLICE_X59Y63         FDRE (Setup_fdre_C_D)       -0.270   115.971    sm/D_states_q_reg[4]_rep
  -------------------------------------------------------------------
                         required time                        115.971    
                         arrival time                         -29.443    
  -------------------------------------------------------------------
                         slack                                 86.527    

Slack (MET) :             86.642ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            brams/bram1/ram_reg/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        23.874ns  (logic 4.540ns (19.017%)  route 19.334ns (80.983%))
  Logic Levels:           22  (LUT2=1 LUT4=1 LUT5=5 LUT6=14 MUXF7=1)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.887ns = ( 115.998 - 111.111 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.554     5.138    sm/clk_IBUF_BUFG
    SLICE_X57Y63         FDRE                                         r  sm/D_states_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y63         FDRE (Prop_fdre_C_Q)         0.456     5.594 f  sm/D_states_q_reg[2]/Q
                         net (fo=278, routed)         3.009     8.603    sm/Q[0]
    SLICE_X53Y57         LUT2 (Prop_lut2_I0_O)        0.152     8.755 f  sm/D_registers_q[7][31]_i_139/O
                         net (fo=1, routed)           0.824     9.579    sm/D_registers_q[7][31]_i_139_n_0
    SLICE_X54Y59         LUT6 (Prop_lut6_I1_O)        0.332     9.911 r  sm/D_registers_q[7][31]_i_109/O
                         net (fo=1, routed)           0.569    10.480    sm/D_registers_q[7][31]_i_109_n_0
    SLICE_X53Y60         LUT6 (Prop_lut6_I1_O)        0.124    10.604 r  sm/D_registers_q[7][31]_i_71/O
                         net (fo=49, routed)          2.337    12.942    sm/D_registers_q[7][31]_i_71_n_0
    SLICE_X47Y63         LUT6 (Prop_lut6_I0_O)        0.124    13.066 r  sm/D_registers_q[7][1]_i_18/O
                         net (fo=1, routed)           0.000    13.066    sm/D_registers_q[7][1]_i_18_n_0
    SLICE_X47Y63         MUXF7 (Prop_muxf7_I1_O)      0.217    13.283 r  sm/D_registers_q_reg[7][1]_i_14/O
                         net (fo=74, routed)          1.350    14.633    sm/D_states_q_reg[3]_rep__0_0[0]
    SLICE_X48Y69         LUT5 (Prop_lut5_I3_O)        0.293    14.926 r  sm/D_registers_q[7][3]_i_9/O
                         net (fo=4, routed)           0.862    15.788    sm/D_registers_q[7][3]_i_9_n_0
    SLICE_X46Y68         LUT6 (Prop_lut6_I5_O)        0.326    16.114 f  sm/D_registers_q[7][11]_i_20/O
                         net (fo=1, routed)           0.303    16.417    L_reg/D_registers_q[7][17]_i_29_1
    SLICE_X46Y69         LUT6 (Prop_lut6_I1_O)        0.124    16.541 r  L_reg/D_registers_q[7][11]_i_18/O
                         net (fo=2, routed)           0.460    17.001    L_reg/D_registers_q[7][11]_i_18_n_0
    SLICE_X43Y70         LUT6 (Prop_lut6_I5_O)        0.124    17.125 f  L_reg/D_registers_q[7][17]_i_29/O
                         net (fo=1, routed)           0.426    17.550    L_reg/D_registers_q[7][17]_i_29_n_0
    SLICE_X42Y70         LUT6 (Prop_lut6_I1_O)        0.124    17.674 r  L_reg/D_registers_q[7][17]_i_27/O
                         net (fo=2, routed)           0.454    18.129    sm/D_registers_q[7][22]_i_24_0
    SLICE_X42Y73         LUT6 (Prop_lut6_I5_O)        0.124    18.253 f  sm/D_registers_q[7][22]_i_27/O
                         net (fo=1, routed)           0.295    18.548    sm/D_registers_q[7][22]_i_27_n_0
    SLICE_X45Y73         LUT6 (Prop_lut6_I1_O)        0.124    18.672 r  sm/D_registers_q[7][22]_i_24/O
                         net (fo=2, routed)           0.917    19.589    sm/D_registers_q[7][22]_i_24_n_0
    SLICE_X50Y76         LUT6 (Prop_lut6_I5_O)        0.124    19.713 f  sm/D_registers_q[7][28]_i_35/O
                         net (fo=1, routed)           0.378    20.092    sm/D_registers_q[7][28]_i_35_n_0
    SLICE_X50Y76         LUT6 (Prop_lut6_I1_O)        0.124    20.216 r  sm/D_registers_q[7][28]_i_33/O
                         net (fo=2, routed)           0.779    20.995    sm/D_registers_q[7][22]_i_11_0
    SLICE_X56Y76         LUT5 (Prop_lut5_I0_O)        0.124    21.119 r  sm/D_registers_q[7][28]_i_28/O
                         net (fo=1, routed)           0.680    21.799    sm/D_registers_q[7][28]_i_28_n_0
    SLICE_X56Y76         LUT5 (Prop_lut5_I0_O)        0.150    21.949 r  sm/D_registers_q[7][28]_i_13/O
                         net (fo=4, routed)           0.626    22.575    sm/D_registers_q[7][28]_i_13_n_0
    SLICE_X55Y76         LUT5 (Prop_lut5_I0_O)        0.322    22.897 r  sm/D_registers_q[7][30]_i_18/O
                         net (fo=3, routed)           0.589    23.486    sm/D_registers_q[7][30]_i_18_n_0
    SLICE_X56Y75         LUT6 (Prop_lut6_I4_O)        0.326    23.812 f  sm/D_registers_q[7][30]_i_6/O
                         net (fo=2, routed)           0.608    24.421    sm/D_registers_q[7][30]_i_6_n_0
    SLICE_X54Y75         LUT6 (Prop_lut6_I1_O)        0.124    24.545 f  sm/D_registers_q[7][0]_i_5/O
                         net (fo=1, routed)           0.493    25.038    sm/D_registers_q[7][0]_i_5_n_0
    SLICE_X52Y74         LUT6 (Prop_lut6_I1_O)        0.124    25.162 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=22, routed)          1.971    27.133    sm/M_alum_out[0]
    SLICE_X48Y56         LUT5 (Prop_lut5_I4_O)        0.152    27.285 r  sm/ram_reg_i_43/O
                         net (fo=2, routed)           0.808    28.093    sm/brams/override_address[0]
    SLICE_X48Y54         LUT4 (Prop_lut4_I0_O)        0.326    28.419 r  sm/ram_reg_i_13/O
                         net (fo=1, routed)           0.593    29.012    brams/bram1/ADDRARDADDR[0]
    RAMB18_X1Y22         RAMB18E1                                     r  brams/bram1/ram_reg/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.482   115.998    brams/bram1/clk_IBUF_BUFG
    RAMB18_X1Y22         RAMB18E1                                     r  brams/bram1/ram_reg/CLKARDCLK
                         clock pessimism              0.258   116.255    
                         clock uncertainty           -0.035   116.220    
    RAMB18_X1Y22         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.566   115.654    brams/bram1/ram_reg
  -------------------------------------------------------------------
                         required time                        115.654    
                         arrival time                         -29.012    
  -------------------------------------------------------------------
                         slack                                 86.642    

Slack (MET) :             86.718ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[3]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        24.338ns  (logic 4.434ns (18.219%)  route 19.904ns (81.781%))
  Logic Levels:           23  (LUT2=1 LUT3=1 LUT5=4 LUT6=16 MUXF7=1)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.907ns = ( 116.018 - 111.111 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.554     5.138    sm/clk_IBUF_BUFG
    SLICE_X57Y63         FDRE                                         r  sm/D_states_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y63         FDRE (Prop_fdre_C_Q)         0.456     5.594 f  sm/D_states_q_reg[2]/Q
                         net (fo=278, routed)         3.009     8.603    sm/Q[0]
    SLICE_X53Y57         LUT2 (Prop_lut2_I0_O)        0.152     8.755 f  sm/D_registers_q[7][31]_i_139/O
                         net (fo=1, routed)           0.824     9.579    sm/D_registers_q[7][31]_i_139_n_0
    SLICE_X54Y59         LUT6 (Prop_lut6_I1_O)        0.332     9.911 r  sm/D_registers_q[7][31]_i_109/O
                         net (fo=1, routed)           0.569    10.480    sm/D_registers_q[7][31]_i_109_n_0
    SLICE_X53Y60         LUT6 (Prop_lut6_I1_O)        0.124    10.604 r  sm/D_registers_q[7][31]_i_71/O
                         net (fo=49, routed)          2.337    12.942    sm/D_registers_q[7][31]_i_71_n_0
    SLICE_X47Y63         LUT6 (Prop_lut6_I0_O)        0.124    13.066 r  sm/D_registers_q[7][1]_i_18/O
                         net (fo=1, routed)           0.000    13.066    sm/D_registers_q[7][1]_i_18_n_0
    SLICE_X47Y63         MUXF7 (Prop_muxf7_I1_O)      0.217    13.283 r  sm/D_registers_q_reg[7][1]_i_14/O
                         net (fo=74, routed)          1.350    14.633    sm/D_states_q_reg[3]_rep__0_0[0]
    SLICE_X48Y69         LUT5 (Prop_lut5_I3_O)        0.293    14.926 r  sm/D_registers_q[7][3]_i_9/O
                         net (fo=4, routed)           0.862    15.788    sm/D_registers_q[7][3]_i_9_n_0
    SLICE_X46Y68         LUT6 (Prop_lut6_I5_O)        0.326    16.114 f  sm/D_registers_q[7][11]_i_20/O
                         net (fo=1, routed)           0.303    16.417    L_reg/D_registers_q[7][17]_i_29_1
    SLICE_X46Y69         LUT6 (Prop_lut6_I1_O)        0.124    16.541 r  L_reg/D_registers_q[7][11]_i_18/O
                         net (fo=2, routed)           0.460    17.001    L_reg/D_registers_q[7][11]_i_18_n_0
    SLICE_X43Y70         LUT6 (Prop_lut6_I5_O)        0.124    17.125 f  L_reg/D_registers_q[7][17]_i_29/O
                         net (fo=1, routed)           0.426    17.550    L_reg/D_registers_q[7][17]_i_29_n_0
    SLICE_X42Y70         LUT6 (Prop_lut6_I1_O)        0.124    17.674 r  L_reg/D_registers_q[7][17]_i_27/O
                         net (fo=2, routed)           0.454    18.129    sm/D_registers_q[7][22]_i_24_0
    SLICE_X42Y73         LUT6 (Prop_lut6_I5_O)        0.124    18.253 f  sm/D_registers_q[7][22]_i_27/O
                         net (fo=1, routed)           0.295    18.548    sm/D_registers_q[7][22]_i_27_n_0
    SLICE_X45Y73         LUT6 (Prop_lut6_I1_O)        0.124    18.672 r  sm/D_registers_q[7][22]_i_24/O
                         net (fo=2, routed)           0.917    19.589    sm/D_registers_q[7][22]_i_24_n_0
    SLICE_X50Y76         LUT6 (Prop_lut6_I5_O)        0.124    19.713 f  sm/D_registers_q[7][28]_i_35/O
                         net (fo=1, routed)           0.378    20.092    sm/D_registers_q[7][28]_i_35_n_0
    SLICE_X50Y76         LUT6 (Prop_lut6_I1_O)        0.124    20.216 r  sm/D_registers_q[7][28]_i_33/O
                         net (fo=2, routed)           0.779    20.995    sm/D_registers_q[7][22]_i_11_0
    SLICE_X56Y76         LUT5 (Prop_lut5_I0_O)        0.124    21.119 r  sm/D_registers_q[7][28]_i_28/O
                         net (fo=1, routed)           0.680    21.799    sm/D_registers_q[7][28]_i_28_n_0
    SLICE_X56Y76         LUT5 (Prop_lut5_I0_O)        0.150    21.949 r  sm/D_registers_q[7][28]_i_13/O
                         net (fo=4, routed)           0.626    22.575    sm/D_registers_q[7][28]_i_13_n_0
    SLICE_X55Y76         LUT5 (Prop_lut5_I0_O)        0.322    22.897 r  sm/D_registers_q[7][30]_i_18/O
                         net (fo=3, routed)           0.589    23.486    sm/D_registers_q[7][30]_i_18_n_0
    SLICE_X56Y75         LUT6 (Prop_lut6_I4_O)        0.326    23.812 r  sm/D_registers_q[7][30]_i_6/O
                         net (fo=2, routed)           0.608    24.421    sm/D_registers_q[7][30]_i_6_n_0
    SLICE_X54Y75         LUT6 (Prop_lut6_I1_O)        0.124    24.545 r  sm/D_registers_q[7][0]_i_5/O
                         net (fo=1, routed)           0.493    25.038    sm/D_registers_q[7][0]_i_5_n_0
    SLICE_X52Y74         LUT6 (Prop_lut6_I1_O)        0.124    25.162 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=22, routed)          2.163    27.324    sm/M_alum_out[0]
    SLICE_X59Y63         LUT3 (Prop_lut3_I2_O)        0.124    27.448 f  sm/D_states_q[3]_i_21/O
                         net (fo=2, routed)           0.301    27.750    sm/D_states_q[3]_i_21_n_0
    SLICE_X59Y65         LUT6 (Prop_lut6_I3_O)        0.124    27.874 r  sm/D_states_q[3]_i_7/O
                         net (fo=3, routed)           0.817    28.691    sm/D_states_q[3]_i_7_n_0
    SLICE_X59Y64         LUT6 (Prop_lut6_I5_O)        0.124    28.815 r  sm/D_states_q[3]_rep_i_1/O
                         net (fo=1, routed)           0.661    29.476    sm/D_states_q[3]_rep_i_1_n_0
    SLICE_X59Y64         FDRE                                         r  sm/D_states_q_reg[3]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.503   116.018    sm/clk_IBUF_BUFG
    SLICE_X59Y64         FDRE                                         r  sm/D_states_q_reg[3]_rep/C
                         clock pessimism              0.258   116.276    
                         clock uncertainty           -0.035   116.241    
    SLICE_X59Y64         FDRE (Setup_fdre_C_D)       -0.047   116.194    sm/D_states_q_reg[3]_rep
  -------------------------------------------------------------------
                         required time                        116.194    
                         arrival time                         -29.476    
  -------------------------------------------------------------------
                         slack                                 86.718    

Slack (MET) :             86.724ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[1]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        24.313ns  (logic 4.434ns (18.237%)  route 19.879ns (81.763%))
  Logic Levels:           23  (LUT2=1 LUT5=4 LUT6=17 MUXF7=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 115.953 - 111.111 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.554     5.138    sm/clk_IBUF_BUFG
    SLICE_X57Y63         FDRE                                         r  sm/D_states_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y63         FDRE (Prop_fdre_C_Q)         0.456     5.594 f  sm/D_states_q_reg[2]/Q
                         net (fo=278, routed)         3.009     8.603    sm/Q[0]
    SLICE_X53Y57         LUT2 (Prop_lut2_I0_O)        0.152     8.755 f  sm/D_registers_q[7][31]_i_139/O
                         net (fo=1, routed)           0.824     9.579    sm/D_registers_q[7][31]_i_139_n_0
    SLICE_X54Y59         LUT6 (Prop_lut6_I1_O)        0.332     9.911 r  sm/D_registers_q[7][31]_i_109/O
                         net (fo=1, routed)           0.569    10.480    sm/D_registers_q[7][31]_i_109_n_0
    SLICE_X53Y60         LUT6 (Prop_lut6_I1_O)        0.124    10.604 r  sm/D_registers_q[7][31]_i_71/O
                         net (fo=49, routed)          2.337    12.942    sm/D_registers_q[7][31]_i_71_n_0
    SLICE_X47Y63         LUT6 (Prop_lut6_I0_O)        0.124    13.066 r  sm/D_registers_q[7][1]_i_18/O
                         net (fo=1, routed)           0.000    13.066    sm/D_registers_q[7][1]_i_18_n_0
    SLICE_X47Y63         MUXF7 (Prop_muxf7_I1_O)      0.217    13.283 r  sm/D_registers_q_reg[7][1]_i_14/O
                         net (fo=74, routed)          1.350    14.633    sm/D_states_q_reg[3]_rep__0_0[0]
    SLICE_X48Y69         LUT5 (Prop_lut5_I3_O)        0.293    14.926 r  sm/D_registers_q[7][3]_i_9/O
                         net (fo=4, routed)           0.862    15.788    sm/D_registers_q[7][3]_i_9_n_0
    SLICE_X46Y68         LUT6 (Prop_lut6_I5_O)        0.326    16.114 f  sm/D_registers_q[7][11]_i_20/O
                         net (fo=1, routed)           0.303    16.417    L_reg/D_registers_q[7][17]_i_29_1
    SLICE_X46Y69         LUT6 (Prop_lut6_I1_O)        0.124    16.541 r  L_reg/D_registers_q[7][11]_i_18/O
                         net (fo=2, routed)           0.460    17.001    L_reg/D_registers_q[7][11]_i_18_n_0
    SLICE_X43Y70         LUT6 (Prop_lut6_I5_O)        0.124    17.125 f  L_reg/D_registers_q[7][17]_i_29/O
                         net (fo=1, routed)           0.426    17.550    L_reg/D_registers_q[7][17]_i_29_n_0
    SLICE_X42Y70         LUT6 (Prop_lut6_I1_O)        0.124    17.674 r  L_reg/D_registers_q[7][17]_i_27/O
                         net (fo=2, routed)           0.454    18.129    sm/D_registers_q[7][22]_i_24_0
    SLICE_X42Y73         LUT6 (Prop_lut6_I5_O)        0.124    18.253 f  sm/D_registers_q[7][22]_i_27/O
                         net (fo=1, routed)           0.295    18.548    sm/D_registers_q[7][22]_i_27_n_0
    SLICE_X45Y73         LUT6 (Prop_lut6_I1_O)        0.124    18.672 r  sm/D_registers_q[7][22]_i_24/O
                         net (fo=2, routed)           0.917    19.589    sm/D_registers_q[7][22]_i_24_n_0
    SLICE_X50Y76         LUT6 (Prop_lut6_I5_O)        0.124    19.713 f  sm/D_registers_q[7][28]_i_35/O
                         net (fo=1, routed)           0.378    20.092    sm/D_registers_q[7][28]_i_35_n_0
    SLICE_X50Y76         LUT6 (Prop_lut6_I1_O)        0.124    20.216 r  sm/D_registers_q[7][28]_i_33/O
                         net (fo=2, routed)           0.779    20.995    sm/D_registers_q[7][22]_i_11_0
    SLICE_X56Y76         LUT5 (Prop_lut5_I0_O)        0.124    21.119 r  sm/D_registers_q[7][28]_i_28/O
                         net (fo=1, routed)           0.680    21.799    sm/D_registers_q[7][28]_i_28_n_0
    SLICE_X56Y76         LUT5 (Prop_lut5_I0_O)        0.150    21.949 r  sm/D_registers_q[7][28]_i_13/O
                         net (fo=4, routed)           0.626    22.575    sm/D_registers_q[7][28]_i_13_n_0
    SLICE_X55Y76         LUT5 (Prop_lut5_I0_O)        0.322    22.897 r  sm/D_registers_q[7][30]_i_18/O
                         net (fo=3, routed)           0.589    23.486    sm/D_registers_q[7][30]_i_18_n_0
    SLICE_X56Y75         LUT6 (Prop_lut6_I4_O)        0.326    23.812 r  sm/D_registers_q[7][30]_i_6/O
                         net (fo=2, routed)           0.608    24.421    sm/D_registers_q[7][30]_i_6_n_0
    SLICE_X54Y75         LUT6 (Prop_lut6_I1_O)        0.124    24.545 r  sm/D_registers_q[7][0]_i_5/O
                         net (fo=1, routed)           0.493    25.038    sm/D_registers_q[7][0]_i_5_n_0
    SLICE_X52Y74         LUT6 (Prop_lut6_I1_O)        0.124    25.162 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=22, routed)          1.686    26.848    sm/M_alum_out[0]
    SLICE_X58Y59         LUT6 (Prop_lut6_I0_O)        0.124    26.972 r  sm/D_states_q[1]_i_12/O
                         net (fo=1, routed)           0.813    27.785    sm/D_states_q[1]_i_12_n_0
    SLICE_X58Y61         LUT6 (Prop_lut6_I1_O)        0.124    27.909 f  sm/D_states_q[1]_i_3/O
                         net (fo=3, routed)           1.087    28.995    sm/D_states_q[1]_i_3_n_0
    SLICE_X56Y63         LUT6 (Prop_lut6_I2_O)        0.124    29.119 r  sm/D_states_q[1]_rep_i_1/O
                         net (fo=1, routed)           0.332    29.451    sm/D_states_q[1]_rep_i_1_n_0
    SLICE_X56Y63         FDRE                                         r  sm/D_states_q_reg[1]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.438   115.953    sm/clk_IBUF_BUFG
    SLICE_X56Y63         FDRE                                         r  sm/D_states_q_reg[1]_rep/C
                         clock pessimism              0.274   116.227    
                         clock uncertainty           -0.035   116.192    
    SLICE_X56Y63         FDRE (Setup_fdre_C_D)       -0.016   116.176    sm/D_states_q_reg[1]_rep
  -------------------------------------------------------------------
                         required time                        116.176    
                         arrival time                         -29.451    
  -------------------------------------------------------------------
                         slack                                 86.724    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr3/ram/mem_reg_0_3_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         0.565     1.509    sr3/clk_IBUF_BUFG
    SLICE_X57Y58         FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y58         FDRE (Prop_fdre_C_Q)         0.141     1.650 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.206     1.856    sr3/ram/mem_reg_0_3_0_0/A0
    SLICE_X56Y58         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         0.833     2.023    sr3/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X56Y58         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.502     1.522    
    SLICE_X56Y58         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.832    sr3/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.832    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr3/ram/mem_reg_0_3_0_0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         0.565     1.509    sr3/clk_IBUF_BUFG
    SLICE_X57Y58         FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y58         FDRE (Prop_fdre_C_Q)         0.141     1.650 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.206     1.856    sr3/ram/mem_reg_0_3_0_0/A0
    SLICE_X56Y58         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         0.833     2.023    sr3/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X56Y58         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.502     1.522    
    SLICE_X56Y58         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.832    sr3/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.832    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr3/ram/mem_reg_0_3_1_1/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         0.565     1.509    sr3/clk_IBUF_BUFG
    SLICE_X57Y58         FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y58         FDRE (Prop_fdre_C_Q)         0.141     1.650 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.206     1.856    sr3/ram/mem_reg_0_3_1_1/A0
    SLICE_X56Y58         RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         0.833     2.023    sr3/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X56Y58         RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.502     1.522    
    SLICE_X56Y58         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.832    sr3/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.832    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr3/ram/mem_reg_0_3_1_1/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         0.565     1.509    sr3/clk_IBUF_BUFG
    SLICE_X57Y58         FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y58         FDRE (Prop_fdre_C_Q)         0.141     1.650 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.206     1.856    sr3/ram/mem_reg_0_3_1_1/A0
    SLICE_X56Y58         RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         0.833     2.023    sr3/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X56Y58         RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.502     1.522    
    SLICE_X56Y58         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.832    sr3/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.832    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.370%)  route 0.217ns (60.630%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         0.566     1.510    sr1/clk_IBUF_BUFG
    SLICE_X57Y55         FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y55         FDRE (Prop_fdre_C_Q)         0.141     1.651 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.217     1.868    sr1/ram/mem_reg_0_3_0_0/A0
    SLICE_X56Y55         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         0.834     2.024    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X56Y55         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.502     1.523    
    SLICE_X56Y55         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.833    sr1/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.833    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.370%)  route 0.217ns (60.630%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         0.566     1.510    sr1/clk_IBUF_BUFG
    SLICE_X57Y55         FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y55         FDRE (Prop_fdre_C_Q)         0.141     1.651 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.217     1.868    sr1/ram/mem_reg_0_3_0_0/A0
    SLICE_X56Y55         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         0.834     2.024    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X56Y55         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.502     1.523    
    SLICE_X56Y55         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.833    sr1/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.833    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr1/ram/mem_reg_0_3_1_1/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.370%)  route 0.217ns (60.630%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         0.566     1.510    sr1/clk_IBUF_BUFG
    SLICE_X57Y55         FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y55         FDRE (Prop_fdre_C_Q)         0.141     1.651 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.217     1.868    sr1/ram/mem_reg_0_3_1_1/A0
    SLICE_X56Y55         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         0.834     2.024    sr1/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X56Y55         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.502     1.523    
    SLICE_X56Y55         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.833    sr1/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.833    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr1/ram/mem_reg_0_3_1_1/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.370%)  route 0.217ns (60.630%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         0.566     1.510    sr1/clk_IBUF_BUFG
    SLICE_X57Y55         FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y55         FDRE (Prop_fdre_C_Q)         0.141     1.651 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.217     1.868    sr1/ram/mem_reg_0_3_1_1/A0
    SLICE_X56Y55         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         0.834     2.024    sr1/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X56Y55         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.502     1.523    
    SLICE_X56Y55         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.833    sr1/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.833    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.128ns (36.576%)  route 0.222ns (63.424%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         0.566     1.510    sr1/clk_IBUF_BUFG
    SLICE_X57Y55         FDRE                                         r  sr1/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y55         FDRE (Prop_fdre_C_Q)         0.128     1.638 r  sr1/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.222     1.860    sr1/ram/mem_reg_0_3_0_0/A1
    SLICE_X56Y55         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         0.834     2.024    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X56Y55         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.502     1.523    
    SLICE_X56Y55         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     1.778    sr1/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.778    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.128ns (36.576%)  route 0.222ns (63.424%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         0.566     1.510    sr1/clk_IBUF_BUFG
    SLICE_X57Y55         FDRE                                         r  sr1/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y55         FDRE (Prop_fdre_C_Q)         0.128     1.638 r  sr1/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.222     1.860    sr1/ram/mem_reg_0_3_0_0/A1
    SLICE_X56Y55         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         0.834     2.024    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X56Y55         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.502     1.523    
    SLICE_X56Y55         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     1.778    sr1/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.778    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.082    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 55.556 }
Period(ns):         111.111
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         111.111     108.535    RAMB18_X1Y22   brams/bram1/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         111.111     108.535    RAMB18_X1Y23   brams/bram2/ram_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         111.111     108.956    BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X46Y63   L_reg/D_registers_q_reg[0][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X44Y69   L_reg/D_registers_q_reg[0][10]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X44Y69   L_reg/D_registers_q_reg[0][11]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X44Y70   L_reg/D_registers_q_reg[0][12]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X43Y75   L_reg/D_registers_q_reg[0][13]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X42Y75   L_reg/D_registers_q_reg[0][14]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X44Y72   L_reg/D_registers_q_reg[0][15]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X56Y55   sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X56Y55   sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X56Y55   sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X56Y55   sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X56Y55   sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X56Y55   sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X56Y55   sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X56Y55   sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X56Y57   sr2/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X56Y57   sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X56Y55   sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X56Y55   sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X56Y55   sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X56Y55   sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X56Y55   sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X56Y55   sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X56Y55   sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X56Y55   sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X56Y57   sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X56Y57   sr2/ram/mem_reg_0_3_0_0/DP/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack      106.108ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.944ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             106.108ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.505ns  (logic 0.704ns (15.626%)  route 3.801ns (84.374%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 115.956 - 111.111 ) 
    Source Clock Delay      (SCD):    5.204ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.620     5.204    sm/clk_IBUF_BUFG
    SLICE_X59Y63         FDRE                                         r  sm/D_states_q_reg[4]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y63         FDRE (Prop_fdre_C_Q)         0.456     5.660 r  sm/D_states_q_reg[4]_rep__0/Q
                         net (fo=108, routed)         2.288     7.948    sm/D_states_q_reg[4]_rep__0_n_0
    SLICE_X52Y62         LUT2 (Prop_lut2_I1_O)        0.124     8.072 f  sm/D_debug_dff_q[6]_i_2/O
                         net (fo=5, routed)           0.856     8.929    sm/D_debug_dff_q[6]_i_2_n_0
    SLICE_X54Y61         LUT6 (Prop_lut6_I5_O)        0.124     9.053 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.657     9.709    fifo_reset_cond/AS[0]
    SLICE_X52Y58         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.441   115.956    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X52Y58         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism              0.258   116.214    
                         clock uncertainty           -0.035   116.179    
    SLICE_X52Y58         FDPE (Recov_fdpe_C_PRE)     -0.361   115.818    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                        115.818    
                         arrival time                          -9.709    
  -------------------------------------------------------------------
                         slack                                106.108    

Slack (MET) :             106.108ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.505ns  (logic 0.704ns (15.626%)  route 3.801ns (84.374%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 115.956 - 111.111 ) 
    Source Clock Delay      (SCD):    5.204ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.620     5.204    sm/clk_IBUF_BUFG
    SLICE_X59Y63         FDRE                                         r  sm/D_states_q_reg[4]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y63         FDRE (Prop_fdre_C_Q)         0.456     5.660 r  sm/D_states_q_reg[4]_rep__0/Q
                         net (fo=108, routed)         2.288     7.948    sm/D_states_q_reg[4]_rep__0_n_0
    SLICE_X52Y62         LUT2 (Prop_lut2_I1_O)        0.124     8.072 f  sm/D_debug_dff_q[6]_i_2/O
                         net (fo=5, routed)           0.856     8.929    sm/D_debug_dff_q[6]_i_2_n_0
    SLICE_X54Y61         LUT6 (Prop_lut6_I5_O)        0.124     9.053 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.657     9.709    fifo_reset_cond/AS[0]
    SLICE_X52Y58         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.441   115.956    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X52Y58         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism              0.258   116.214    
                         clock uncertainty           -0.035   116.179    
    SLICE_X52Y58         FDPE (Recov_fdpe_C_PRE)     -0.361   115.818    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                        115.818    
                         arrival time                          -9.709    
  -------------------------------------------------------------------
                         slack                                106.108    

Slack (MET) :             106.108ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.505ns  (logic 0.704ns (15.626%)  route 3.801ns (84.374%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 115.956 - 111.111 ) 
    Source Clock Delay      (SCD):    5.204ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.620     5.204    sm/clk_IBUF_BUFG
    SLICE_X59Y63         FDRE                                         r  sm/D_states_q_reg[4]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y63         FDRE (Prop_fdre_C_Q)         0.456     5.660 r  sm/D_states_q_reg[4]_rep__0/Q
                         net (fo=108, routed)         2.288     7.948    sm/D_states_q_reg[4]_rep__0_n_0
    SLICE_X52Y62         LUT2 (Prop_lut2_I1_O)        0.124     8.072 f  sm/D_debug_dff_q[6]_i_2/O
                         net (fo=5, routed)           0.856     8.929    sm/D_debug_dff_q[6]_i_2_n_0
    SLICE_X54Y61         LUT6 (Prop_lut6_I5_O)        0.124     9.053 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.657     9.709    fifo_reset_cond/AS[0]
    SLICE_X52Y58         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.441   115.956    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X52Y58         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism              0.258   116.214    
                         clock uncertainty           -0.035   116.179    
    SLICE_X52Y58         FDPE (Recov_fdpe_C_PRE)     -0.361   115.818    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                        115.818    
                         arrival time                          -9.709    
  -------------------------------------------------------------------
                         slack                                106.108    

Slack (MET) :             106.108ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.505ns  (logic 0.704ns (15.626%)  route 3.801ns (84.374%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 115.956 - 111.111 ) 
    Source Clock Delay      (SCD):    5.204ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.620     5.204    sm/clk_IBUF_BUFG
    SLICE_X59Y63         FDRE                                         r  sm/D_states_q_reg[4]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y63         FDRE (Prop_fdre_C_Q)         0.456     5.660 r  sm/D_states_q_reg[4]_rep__0/Q
                         net (fo=108, routed)         2.288     7.948    sm/D_states_q_reg[4]_rep__0_n_0
    SLICE_X52Y62         LUT2 (Prop_lut2_I1_O)        0.124     8.072 f  sm/D_debug_dff_q[6]_i_2/O
                         net (fo=5, routed)           0.856     8.929    sm/D_debug_dff_q[6]_i_2_n_0
    SLICE_X54Y61         LUT6 (Prop_lut6_I5_O)        0.124     9.053 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.657     9.709    fifo_reset_cond/AS[0]
    SLICE_X52Y58         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.441   115.956    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X52Y58         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism              0.258   116.214    
                         clock uncertainty           -0.035   116.179    
    SLICE_X52Y58         FDPE (Recov_fdpe_C_PRE)     -0.361   115.818    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                        115.818    
                         arrival time                          -9.709    
  -------------------------------------------------------------------
                         slack                                106.108    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.944ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.884ns  (logic 0.186ns (21.034%)  route 0.698ns (78.966%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         0.589     1.533    sm/clk_IBUF_BUFG
    SLICE_X59Y62         FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y62         FDSE (Prop_fdse_C_Q)         0.141     1.674 r  sm/D_states_q_reg[7]/Q
                         net (fo=125, routed)         0.472     2.146    sm/D_states_q[7]
    SLICE_X54Y61         LUT6 (Prop_lut6_I4_O)        0.045     2.191 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.227     2.417    fifo_reset_cond/AS[0]
    SLICE_X52Y58         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         0.833     2.023    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X52Y58         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism             -0.480     1.544    
    SLICE_X52Y58         FDPE (Remov_fdpe_C_PRE)     -0.071     1.473    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.473    
                         arrival time                           2.417    
  -------------------------------------------------------------------
                         slack                                  0.944    

Slack (MET) :             0.944ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.884ns  (logic 0.186ns (21.034%)  route 0.698ns (78.966%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         0.589     1.533    sm/clk_IBUF_BUFG
    SLICE_X59Y62         FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y62         FDSE (Prop_fdse_C_Q)         0.141     1.674 r  sm/D_states_q_reg[7]/Q
                         net (fo=125, routed)         0.472     2.146    sm/D_states_q[7]
    SLICE_X54Y61         LUT6 (Prop_lut6_I4_O)        0.045     2.191 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.227     2.417    fifo_reset_cond/AS[0]
    SLICE_X52Y58         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         0.833     2.023    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X52Y58         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism             -0.480     1.544    
    SLICE_X52Y58         FDPE (Remov_fdpe_C_PRE)     -0.071     1.473    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.473    
                         arrival time                           2.417    
  -------------------------------------------------------------------
                         slack                                  0.944    

Slack (MET) :             0.944ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.884ns  (logic 0.186ns (21.034%)  route 0.698ns (78.966%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         0.589     1.533    sm/clk_IBUF_BUFG
    SLICE_X59Y62         FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y62         FDSE (Prop_fdse_C_Q)         0.141     1.674 r  sm/D_states_q_reg[7]/Q
                         net (fo=125, routed)         0.472     2.146    sm/D_states_q[7]
    SLICE_X54Y61         LUT6 (Prop_lut6_I4_O)        0.045     2.191 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.227     2.417    fifo_reset_cond/AS[0]
    SLICE_X52Y58         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         0.833     2.023    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X52Y58         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism             -0.480     1.544    
    SLICE_X52Y58         FDPE (Remov_fdpe_C_PRE)     -0.071     1.473    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.473    
                         arrival time                           2.417    
  -------------------------------------------------------------------
                         slack                                  0.944    

Slack (MET) :             0.944ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.884ns  (logic 0.186ns (21.034%)  route 0.698ns (78.966%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         0.589     1.533    sm/clk_IBUF_BUFG
    SLICE_X59Y62         FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y62         FDSE (Prop_fdse_C_Q)         0.141     1.674 r  sm/D_states_q_reg[7]/Q
                         net (fo=125, routed)         0.472     2.146    sm/D_states_q[7]
    SLICE_X54Y61         LUT6 (Prop_lut6_I4_O)        0.045     2.191 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.227     2.417    fifo_reset_cond/AS[0]
    SLICE_X52Y58         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         0.833     2.023    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X52Y58         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism             -0.480     1.544    
    SLICE_X52Y58         FDPE (Remov_fdpe_C_PRE)     -0.071     1.473    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.473    
                         arrival time                           2.417    
  -------------------------------------------------------------------
                         slack                                  0.944    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 5.041ns (72.308%)  route 1.931ns (27.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.426    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546     6.972 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            63 Endpoints
Min Delay            63 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.196ns  (logic 10.772ns (29.761%)  route 25.423ns (70.239%))
  Logic Levels:           33  (CARRY4=8 LUT2=3 LUT3=3 LUT4=4 LUT5=4 LUT6=10 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.551     5.135    L_reg/clk_IBUF_BUFG
    SLICE_X45Y62         FDRE                                         r  L_reg/D_registers_q_reg[2][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y62         FDRE (Prop_fdre_C_Q)         0.456     5.591 r  L_reg/D_registers_q_reg[2][4]/Q
                         net (fo=19, routed)          1.667     7.258    L_reg/M_sm_pac[4]
    SLICE_X46Y58         LUT2 (Prop_lut2_I0_O)        0.124     7.382 f  L_reg/L_7121c20d_remainder0_carry__0_i_12/O
                         net (fo=2, routed)           1.164     8.546    L_reg/L_7121c20d_remainder0_carry__0_i_12_n_0
    SLICE_X43Y60         LUT6 (Prop_lut6_I3_O)        0.124     8.670 r  L_reg/L_7121c20d_remainder0_carry__0_i_9/O
                         net (fo=17, routed)          1.081     9.751    L_reg/L_7121c20d_remainder0_carry__0_i_9_n_0
    SLICE_X44Y59         LUT2 (Prop_lut2_I1_O)        0.154     9.905 f  L_reg/L_7121c20d_remainder0_carry_i_15/O
                         net (fo=1, routed)           0.674    10.579    L_reg/L_7121c20d_remainder0_carry_i_15_n_0
    SLICE_X44Y59         LUT6 (Prop_lut6_I3_O)        0.327    10.906 r  L_reg/L_7121c20d_remainder0_carry_i_8/O
                         net (fo=3, routed)           1.034    11.940    L_reg/L_7121c20d_remainder0_carry_i_8_n_0
    SLICE_X46Y58         LUT2 (Prop_lut2_I0_O)        0.124    12.064 r  L_reg/L_7121c20d_remainder0_carry_i_1/O
                         net (fo=1, routed)           0.512    12.576    aseg_driver/decimal_renderer/DI[2]
    SLICE_X45Y58         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    12.961 r  aseg_driver/decimal_renderer/L_7121c20d_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.961    aseg_driver/decimal_renderer/L_7121c20d_remainder0_carry_n_0
    SLICE_X45Y59         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.274 r  aseg_driver/decimal_renderer/L_7121c20d_remainder0_carry__0/O[3]
                         net (fo=5, routed)           0.853    14.127    L_reg/L_7121c20d_remainder0[7]
    SLICE_X43Y59         LUT5 (Prop_lut5_I2_O)        0.306    14.433 r  L_reg/i__carry__1_i_10/O
                         net (fo=7, routed)           1.012    15.445    L_reg/i__carry__1_i_10_n_0
    SLICE_X43Y58         LUT4 (Prop_lut4_I0_O)        0.124    15.569 f  L_reg/i__carry__0_i_14__0/O
                         net (fo=3, routed)           0.677    16.245    L_reg/i__carry__0_i_14__0_n_0
    SLICE_X43Y58         LUT6 (Prop_lut6_I0_O)        0.124    16.369 f  L_reg/i__carry__0_i_9__0/O
                         net (fo=5, routed)           0.812    17.181    L_reg/i__carry__0_i_9__0_n_0
    SLICE_X41Y58         LUT3 (Prop_lut3_I2_O)        0.152    17.333 r  L_reg/i__carry_i_20__0/O
                         net (fo=4, routed)           0.844    18.178    L_reg/i__carry_i_20__0_n_0
    SLICE_X43Y57         LUT4 (Prop_lut4_I3_O)        0.326    18.504 f  L_reg/i__carry__0_i_11/O
                         net (fo=2, routed)           1.161    19.665    L_reg/i__carry__0_i_11_n_0
    SLICE_X42Y60         LUT4 (Prop_lut4_I3_O)        0.124    19.789 r  L_reg/i__carry__0_i_2/O
                         net (fo=2, routed)           0.503    20.292    L_reg/D_registers_q_reg[2][8]_0[2]
    SLICE_X42Y58         LUT6 (Prop_lut6_I2_O)        0.124    20.416 r  L_reg/i__carry__0_i_6__0/O
                         net (fo=1, routed)           0.000    20.416    aseg_driver/decimal_renderer/i__carry__0_i_9_1[2]
    SLICE_X42Y58         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    20.796 r  aseg_driver/decimal_renderer/L_7121c20d_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.796    aseg_driver/decimal_renderer/L_7121c20d_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X42Y59         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.035 f  aseg_driver/decimal_renderer/L_7121c20d_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           0.952    21.987    L_reg/L_7121c20d_remainder0_inferred__1/i__carry__2[2]
    SLICE_X40Y59         LUT5 (Prop_lut5_I1_O)        0.301    22.288 f  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.433    22.721    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X40Y59         LUT5 (Prop_lut5_I0_O)        0.124    22.845 f  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           1.267    24.112    L_reg/i__carry_i_14_0
    SLICE_X36Y57         LUT3 (Prop_lut3_I0_O)        0.150    24.262 f  L_reg/i__carry_i_25/O
                         net (fo=2, routed)           0.455    24.717    L_reg/i__carry_i_25_n_0
    SLICE_X36Y57         LUT6 (Prop_lut6_I0_O)        0.326    25.043 f  L_reg/i__carry_i_20/O
                         net (fo=2, routed)           0.866    25.909    L_reg/i__carry_i_20_n_0
    SLICE_X37Y57         LUT6 (Prop_lut6_I2_O)        0.124    26.033 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.604    26.637    L_reg/i__carry_i_13_n_0
    SLICE_X38Y57         LUT3 (Prop_lut3_I1_O)        0.150    26.787 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.702    27.489    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X39Y57         LUT5 (Prop_lut5_I0_O)        0.328    27.817 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    27.817    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X39Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.367 r  aseg_driver/decimal_renderer/L_7121c20d_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.367    aseg_driver/decimal_renderer/L_7121c20d_remainder0_inferred__1/i__carry_n_0
    SLICE_X39Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.481 r  aseg_driver/decimal_renderer/L_7121c20d_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.481    aseg_driver/decimal_renderer/L_7121c20d_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X39Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.595 r  aseg_driver/decimal_renderer/L_7121c20d_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    28.595    aseg_driver/decimal_renderer/L_7121c20d_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X39Y60         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.817 r  aseg_driver/decimal_renderer/L_7121c20d_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.834    29.651    aseg_driver/decimal_renderer/L_7121c20d_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X38Y59         LUT6 (Prop_lut6_I5_O)        0.299    29.950 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.591    30.541    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X38Y58         LUT6 (Prop_lut6_I1_O)        0.124    30.665 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           1.158    31.823    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X40Y56         LUT6 (Prop_lut6_I1_O)        0.124    31.947 f  L_reg/aseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.669    32.616    L_reg/aseg_OBUF[10]_inst_i_14_n_0
    SLICE_X40Y56         LUT6 (Prop_lut6_I5_O)        0.124    32.740 r  L_reg/aseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           1.017    33.757    L_reg/aseg_OBUF[10]_inst_i_4_n_0
    SLICE_X40Y54         LUT4 (Prop_lut4_I3_O)        0.124    33.881 r  L_reg/aseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.882    37.762    aseg_OBUF[1]
    R11                  OBUF (Prop_obuf_I_O)         3.568    41.331 r  aseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    41.331    aseg[1]
    R11                                                               r  aseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.999ns  (logic 11.010ns (30.583%)  route 24.990ns (69.417%))
  Logic Levels:           33  (CARRY4=8 LUT2=3 LUT3=3 LUT4=4 LUT5=4 LUT6=10 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.551     5.135    L_reg/clk_IBUF_BUFG
    SLICE_X45Y62         FDRE                                         r  L_reg/D_registers_q_reg[2][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y62         FDRE (Prop_fdre_C_Q)         0.456     5.591 r  L_reg/D_registers_q_reg[2][4]/Q
                         net (fo=19, routed)          1.667     7.258    L_reg/M_sm_pac[4]
    SLICE_X46Y58         LUT2 (Prop_lut2_I0_O)        0.124     7.382 f  L_reg/L_7121c20d_remainder0_carry__0_i_12/O
                         net (fo=2, routed)           1.164     8.546    L_reg/L_7121c20d_remainder0_carry__0_i_12_n_0
    SLICE_X43Y60         LUT6 (Prop_lut6_I3_O)        0.124     8.670 r  L_reg/L_7121c20d_remainder0_carry__0_i_9/O
                         net (fo=17, routed)          1.081     9.751    L_reg/L_7121c20d_remainder0_carry__0_i_9_n_0
    SLICE_X44Y59         LUT2 (Prop_lut2_I1_O)        0.154     9.905 f  L_reg/L_7121c20d_remainder0_carry_i_15/O
                         net (fo=1, routed)           0.674    10.579    L_reg/L_7121c20d_remainder0_carry_i_15_n_0
    SLICE_X44Y59         LUT6 (Prop_lut6_I3_O)        0.327    10.906 r  L_reg/L_7121c20d_remainder0_carry_i_8/O
                         net (fo=3, routed)           1.034    11.940    L_reg/L_7121c20d_remainder0_carry_i_8_n_0
    SLICE_X46Y58         LUT2 (Prop_lut2_I0_O)        0.124    12.064 r  L_reg/L_7121c20d_remainder0_carry_i_1/O
                         net (fo=1, routed)           0.512    12.576    aseg_driver/decimal_renderer/DI[2]
    SLICE_X45Y58         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    12.961 r  aseg_driver/decimal_renderer/L_7121c20d_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.961    aseg_driver/decimal_renderer/L_7121c20d_remainder0_carry_n_0
    SLICE_X45Y59         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.274 r  aseg_driver/decimal_renderer/L_7121c20d_remainder0_carry__0/O[3]
                         net (fo=5, routed)           0.853    14.127    L_reg/L_7121c20d_remainder0[7]
    SLICE_X43Y59         LUT5 (Prop_lut5_I2_O)        0.306    14.433 r  L_reg/i__carry__1_i_10/O
                         net (fo=7, routed)           1.012    15.445    L_reg/i__carry__1_i_10_n_0
    SLICE_X43Y58         LUT4 (Prop_lut4_I0_O)        0.124    15.569 f  L_reg/i__carry__0_i_14__0/O
                         net (fo=3, routed)           0.677    16.245    L_reg/i__carry__0_i_14__0_n_0
    SLICE_X43Y58         LUT6 (Prop_lut6_I0_O)        0.124    16.369 f  L_reg/i__carry__0_i_9__0/O
                         net (fo=5, routed)           0.812    17.181    L_reg/i__carry__0_i_9__0_n_0
    SLICE_X41Y58         LUT3 (Prop_lut3_I2_O)        0.152    17.333 r  L_reg/i__carry_i_20__0/O
                         net (fo=4, routed)           0.844    18.178    L_reg/i__carry_i_20__0_n_0
    SLICE_X43Y57         LUT4 (Prop_lut4_I3_O)        0.326    18.504 f  L_reg/i__carry__0_i_11/O
                         net (fo=2, routed)           1.161    19.665    L_reg/i__carry__0_i_11_n_0
    SLICE_X42Y60         LUT4 (Prop_lut4_I3_O)        0.124    19.789 r  L_reg/i__carry__0_i_2/O
                         net (fo=2, routed)           0.503    20.292    L_reg/D_registers_q_reg[2][8]_0[2]
    SLICE_X42Y58         LUT6 (Prop_lut6_I2_O)        0.124    20.416 r  L_reg/i__carry__0_i_6__0/O
                         net (fo=1, routed)           0.000    20.416    aseg_driver/decimal_renderer/i__carry__0_i_9_1[2]
    SLICE_X42Y58         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    20.796 r  aseg_driver/decimal_renderer/L_7121c20d_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.796    aseg_driver/decimal_renderer/L_7121c20d_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X42Y59         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.035 f  aseg_driver/decimal_renderer/L_7121c20d_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           0.952    21.987    L_reg/L_7121c20d_remainder0_inferred__1/i__carry__2[2]
    SLICE_X40Y59         LUT5 (Prop_lut5_I1_O)        0.301    22.288 f  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.433    22.721    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X40Y59         LUT5 (Prop_lut5_I0_O)        0.124    22.845 f  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           1.267    24.112    L_reg/i__carry_i_14_0
    SLICE_X36Y57         LUT3 (Prop_lut3_I0_O)        0.150    24.262 f  L_reg/i__carry_i_25/O
                         net (fo=2, routed)           0.455    24.717    L_reg/i__carry_i_25_n_0
    SLICE_X36Y57         LUT6 (Prop_lut6_I0_O)        0.326    25.043 f  L_reg/i__carry_i_20/O
                         net (fo=2, routed)           0.866    25.909    L_reg/i__carry_i_20_n_0
    SLICE_X37Y57         LUT6 (Prop_lut6_I2_O)        0.124    26.033 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.604    26.637    L_reg/i__carry_i_13_n_0
    SLICE_X38Y57         LUT3 (Prop_lut3_I1_O)        0.150    26.787 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.702    27.489    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X39Y57         LUT5 (Prop_lut5_I0_O)        0.328    27.817 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    27.817    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X39Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.367 r  aseg_driver/decimal_renderer/L_7121c20d_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.367    aseg_driver/decimal_renderer/L_7121c20d_remainder0_inferred__1/i__carry_n_0
    SLICE_X39Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.481 r  aseg_driver/decimal_renderer/L_7121c20d_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.481    aseg_driver/decimal_renderer/L_7121c20d_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X39Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.595 r  aseg_driver/decimal_renderer/L_7121c20d_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    28.595    aseg_driver/decimal_renderer/L_7121c20d_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X39Y60         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.817 r  aseg_driver/decimal_renderer/L_7121c20d_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.834    29.651    aseg_driver/decimal_renderer/L_7121c20d_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X38Y59         LUT6 (Prop_lut6_I5_O)        0.299    29.950 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.591    30.541    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X38Y58         LUT6 (Prop_lut6_I1_O)        0.124    30.665 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           1.158    31.823    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X40Y56         LUT6 (Prop_lut6_I1_O)        0.124    31.947 f  L_reg/aseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.669    32.616    L_reg/aseg_OBUF[10]_inst_i_14_n_0
    SLICE_X40Y56         LUT6 (Prop_lut6_I5_O)        0.124    32.740 r  L_reg/aseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           1.017    33.757    L_reg/aseg_OBUF[10]_inst_i_4_n_0
    SLICE_X40Y54         LUT4 (Prop_lut4_I3_O)        0.152    33.909 r  L_reg/aseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.448    37.357    aseg_OBUF[3]
    P13                  OBUF (Prop_obuf_I_O)         3.778    41.134 r  aseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    41.134    aseg[3]
    P13                                                               r  aseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.897ns  (logic 10.777ns (30.023%)  route 25.120ns (69.977%))
  Logic Levels:           33  (CARRY4=8 LUT2=3 LUT3=4 LUT4=3 LUT5=4 LUT6=10 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.551     5.135    L_reg/clk_IBUF_BUFG
    SLICE_X45Y62         FDRE                                         r  L_reg/D_registers_q_reg[2][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y62         FDRE (Prop_fdre_C_Q)         0.456     5.591 r  L_reg/D_registers_q_reg[2][4]/Q
                         net (fo=19, routed)          1.667     7.258    L_reg/M_sm_pac[4]
    SLICE_X46Y58         LUT2 (Prop_lut2_I0_O)        0.124     7.382 f  L_reg/L_7121c20d_remainder0_carry__0_i_12/O
                         net (fo=2, routed)           1.164     8.546    L_reg/L_7121c20d_remainder0_carry__0_i_12_n_0
    SLICE_X43Y60         LUT6 (Prop_lut6_I3_O)        0.124     8.670 r  L_reg/L_7121c20d_remainder0_carry__0_i_9/O
                         net (fo=17, routed)          1.081     9.751    L_reg/L_7121c20d_remainder0_carry__0_i_9_n_0
    SLICE_X44Y59         LUT2 (Prop_lut2_I1_O)        0.154     9.905 f  L_reg/L_7121c20d_remainder0_carry_i_15/O
                         net (fo=1, routed)           0.674    10.579    L_reg/L_7121c20d_remainder0_carry_i_15_n_0
    SLICE_X44Y59         LUT6 (Prop_lut6_I3_O)        0.327    10.906 r  L_reg/L_7121c20d_remainder0_carry_i_8/O
                         net (fo=3, routed)           1.034    11.940    L_reg/L_7121c20d_remainder0_carry_i_8_n_0
    SLICE_X46Y58         LUT2 (Prop_lut2_I0_O)        0.124    12.064 r  L_reg/L_7121c20d_remainder0_carry_i_1/O
                         net (fo=1, routed)           0.512    12.576    aseg_driver/decimal_renderer/DI[2]
    SLICE_X45Y58         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    12.961 r  aseg_driver/decimal_renderer/L_7121c20d_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.961    aseg_driver/decimal_renderer/L_7121c20d_remainder0_carry_n_0
    SLICE_X45Y59         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.274 r  aseg_driver/decimal_renderer/L_7121c20d_remainder0_carry__0/O[3]
                         net (fo=5, routed)           0.853    14.127    L_reg/L_7121c20d_remainder0[7]
    SLICE_X43Y59         LUT5 (Prop_lut5_I2_O)        0.306    14.433 r  L_reg/i__carry__1_i_10/O
                         net (fo=7, routed)           1.012    15.445    L_reg/i__carry__1_i_10_n_0
    SLICE_X43Y58         LUT4 (Prop_lut4_I0_O)        0.124    15.569 f  L_reg/i__carry__0_i_14__0/O
                         net (fo=3, routed)           0.677    16.245    L_reg/i__carry__0_i_14__0_n_0
    SLICE_X43Y58         LUT6 (Prop_lut6_I0_O)        0.124    16.369 f  L_reg/i__carry__0_i_9__0/O
                         net (fo=5, routed)           0.812    17.181    L_reg/i__carry__0_i_9__0_n_0
    SLICE_X41Y58         LUT3 (Prop_lut3_I2_O)        0.152    17.333 r  L_reg/i__carry_i_20__0/O
                         net (fo=4, routed)           0.844    18.178    L_reg/i__carry_i_20__0_n_0
    SLICE_X43Y57         LUT4 (Prop_lut4_I3_O)        0.326    18.504 f  L_reg/i__carry__0_i_11/O
                         net (fo=2, routed)           1.161    19.665    L_reg/i__carry__0_i_11_n_0
    SLICE_X42Y60         LUT4 (Prop_lut4_I3_O)        0.124    19.789 r  L_reg/i__carry__0_i_2/O
                         net (fo=2, routed)           0.503    20.292    L_reg/D_registers_q_reg[2][8]_0[2]
    SLICE_X42Y58         LUT6 (Prop_lut6_I2_O)        0.124    20.416 r  L_reg/i__carry__0_i_6__0/O
                         net (fo=1, routed)           0.000    20.416    aseg_driver/decimal_renderer/i__carry__0_i_9_1[2]
    SLICE_X42Y58         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    20.796 r  aseg_driver/decimal_renderer/L_7121c20d_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.796    aseg_driver/decimal_renderer/L_7121c20d_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X42Y59         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.035 f  aseg_driver/decimal_renderer/L_7121c20d_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           0.952    21.987    L_reg/L_7121c20d_remainder0_inferred__1/i__carry__2[2]
    SLICE_X40Y59         LUT5 (Prop_lut5_I1_O)        0.301    22.288 f  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.433    22.721    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X40Y59         LUT5 (Prop_lut5_I0_O)        0.124    22.845 f  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           1.267    24.112    L_reg/i__carry_i_14_0
    SLICE_X36Y57         LUT3 (Prop_lut3_I0_O)        0.150    24.262 f  L_reg/i__carry_i_25/O
                         net (fo=2, routed)           0.455    24.717    L_reg/i__carry_i_25_n_0
    SLICE_X36Y57         LUT6 (Prop_lut6_I0_O)        0.326    25.043 f  L_reg/i__carry_i_20/O
                         net (fo=2, routed)           0.866    25.909    L_reg/i__carry_i_20_n_0
    SLICE_X37Y57         LUT6 (Prop_lut6_I2_O)        0.124    26.033 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.604    26.637    L_reg/i__carry_i_13_n_0
    SLICE_X38Y57         LUT3 (Prop_lut3_I1_O)        0.150    26.787 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.702    27.489    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X39Y57         LUT5 (Prop_lut5_I0_O)        0.328    27.817 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    27.817    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X39Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.367 r  aseg_driver/decimal_renderer/L_7121c20d_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.367    aseg_driver/decimal_renderer/L_7121c20d_remainder0_inferred__1/i__carry_n_0
    SLICE_X39Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.481 r  aseg_driver/decimal_renderer/L_7121c20d_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.481    aseg_driver/decimal_renderer/L_7121c20d_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X39Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.595 r  aseg_driver/decimal_renderer/L_7121c20d_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    28.595    aseg_driver/decimal_renderer/L_7121c20d_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X39Y60         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.817 f  aseg_driver/decimal_renderer/L_7121c20d_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.834    29.651    aseg_driver/decimal_renderer/L_7121c20d_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X38Y59         LUT6 (Prop_lut6_I5_O)        0.299    29.950 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.591    30.541    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X38Y58         LUT6 (Prop_lut6_I1_O)        0.124    30.665 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           1.158    31.823    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X40Y56         LUT6 (Prop_lut6_I1_O)        0.124    31.947 r  L_reg/aseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.669    32.616    L_reg/aseg_OBUF[10]_inst_i_14_n_0
    SLICE_X40Y56         LUT6 (Prop_lut6_I5_O)        0.124    32.740 f  L_reg/aseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           0.818    33.558    L_reg/aseg_OBUF[10]_inst_i_4_n_0
    SLICE_X40Y54         LUT3 (Prop_lut3_I2_O)        0.124    33.682 r  L_reg/aseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.777    37.459    aseg_OBUF[0]
    R10                  OBUF (Prop_obuf_I_O)         3.573    41.032 r  aseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    41.032    aseg[0]
    R10                                                               r  aseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][13]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.609ns  (logic 12.256ns (34.417%)  route 23.354ns (65.583%))
  Logic Levels:           31  (CARRY4=8 LUT2=3 LUT3=5 LUT4=3 LUT5=4 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.537     5.121    L_reg/clk_IBUF_BUFG
    SLICE_X42Y72         FDRE                                         r  L_reg/D_registers_q_reg[3][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y72         FDRE (Prop_fdre_C_Q)         0.518     5.639 f  L_reg/D_registers_q_reg[3][13]/Q
                         net (fo=10, routed)          1.333     6.972    L_reg/M_sm_pbc[13]
    SLICE_X43Y66         LUT2 (Prop_lut2_I1_O)        0.152     7.124 f  L_reg/L_7121c20d_remainder0_carry_i_23__0/O
                         net (fo=4, routed)           0.826     7.950    L_reg/L_7121c20d_remainder0_carry_i_23__0_n_0
    SLICE_X41Y67         LUT6 (Prop_lut6_I2_O)        0.326     8.276 f  L_reg/L_7121c20d_remainder0_carry_i_12__0/O
                         net (fo=6, routed)           0.814     9.090    L_reg/L_7121c20d_remainder0_carry_i_12__0_n_0
    SLICE_X43Y67         LUT3 (Prop_lut3_I0_O)        0.152     9.242 f  L_reg/L_7121c20d_remainder0_carry_i_20__0/O
                         net (fo=2, routed)           0.669     9.910    L_reg/L_7121c20d_remainder0_carry_i_20__0_n_0
    SLICE_X43Y67         LUT5 (Prop_lut5_I4_O)        0.360    10.270 r  L_reg/L_7121c20d_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           0.974    11.244    L_reg/L_7121c20d_remainder0_carry_i_10__0_n_0
    SLICE_X42Y65         LUT4 (Prop_lut4_I1_O)        0.326    11.570 r  L_reg/L_7121c20d_remainder0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    11.570    bseg_driver/decimal_renderer/i__carry_i_6__3_0[1]
    SLICE_X42Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.103 r  bseg_driver/decimal_renderer/L_7121c20d_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.103    bseg_driver/decimal_renderer/L_7121c20d_remainder0_carry_n_0
    SLICE_X42Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.220 r  bseg_driver/decimal_renderer/L_7121c20d_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.220    bseg_driver/decimal_renderer/L_7121c20d_remainder0_carry__0_n_0
    SLICE_X42Y67         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.459 r  bseg_driver/decimal_renderer/L_7121c20d_remainder0_carry__1/O[2]
                         net (fo=3, routed)           1.024    13.483    L_reg/L_7121c20d_remainder0_1[10]
    SLICE_X40Y67         LUT5 (Prop_lut5_I0_O)        0.301    13.784 r  L_reg/i__carry__1_i_10__0/O
                         net (fo=7, routed)           1.128    14.912    L_reg/i__carry__1_i_10__0_n_0
    SLICE_X37Y68         LUT4 (Prop_lut4_I0_O)        0.124    15.036 f  L_reg/i__carry__0_i_14__2/O
                         net (fo=3, routed)           0.802    15.838    L_reg/i__carry__0_i_14__2_n_0
    SLICE_X38Y68         LUT6 (Prop_lut6_I0_O)        0.124    15.962 f  L_reg/i__carry_i_16__2/O
                         net (fo=5, routed)           0.971    16.933    L_reg/i__carry_i_16__2_n_0
    SLICE_X37Y67         LUT3 (Prop_lut3_I0_O)        0.152    17.085 f  L_reg/i__carry_i_20__2/O
                         net (fo=4, routed)           0.834    17.919    L_reg/i__carry_i_20__2_n_0
    SLICE_X38Y67         LUT3 (Prop_lut3_I1_O)        0.352    18.271 r  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           0.966    19.237    L_reg/i__carry_i_11__1_n_0
    SLICE_X39Y64         LUT2 (Prop_lut2_I1_O)        0.328    19.565 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.471    20.036    bseg_driver/decimal_renderer/i__carry_i_5__3[0]
    SLICE_X39Y65         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.543 r  bseg_driver/decimal_renderer/L_7121c20d_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.543    bseg_driver/decimal_renderer/L_7121c20d_remainder0_inferred__0/i__carry_n_0
    SLICE_X39Y66         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.765 r  bseg_driver/decimal_renderer/L_7121c20d_remainder0_inferred__0/i__carry__0/O[0]
                         net (fo=1, routed)           0.818    21.583    L_reg/L_7121c20d_remainder0_inferred__1/i__carry__1_0[0]
    SLICE_X37Y65         LUT3 (Prop_lut3_I2_O)        0.327    21.910 r  L_reg/i__carry__0_i_9__1/O
                         net (fo=11, routed)          1.227    23.138    bseg_driver/decimal_renderer/i__carry_i_23__1
    SLICE_X37Y64         LUT2 (Prop_lut2_I1_O)        0.357    23.495 r  bseg_driver/decimal_renderer/i__carry_i_26__1/O
                         net (fo=8, routed)           0.994    24.489    L_reg/i__carry_i_13__1_0
    SLICE_X38Y63         LUT5 (Prop_lut5_I1_O)        0.358    24.847 r  L_reg/i__carry_i_18__1/O
                         net (fo=2, routed)           0.813    25.660    L_reg/i__carry_i_18__1_n_0
    SLICE_X37Y63         LUT6 (Prop_lut6_I5_O)        0.328    25.988 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.899    26.887    L_reg/i__carry_i_13__1_n_0
    SLICE_X37Y63         LUT3 (Prop_lut3_I1_O)        0.152    27.039 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           0.702    27.741    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X36Y63         LUT5 (Prop_lut5_I0_O)        0.326    28.067 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    28.067    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X36Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.617 r  bseg_driver/decimal_renderer/L_7121c20d_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.617    bseg_driver/decimal_renderer/L_7121c20d_remainder0_inferred__1/i__carry_n_0
    SLICE_X36Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.731 r  bseg_driver/decimal_renderer/L_7121c20d_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.731    bseg_driver/decimal_renderer/L_7121c20d_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X36Y65         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    29.044 r  bseg_driver/decimal_renderer/L_7121c20d_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.861    29.905    bseg_driver/decimal_renderer/L_7121c20d_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X37Y65         LUT6 (Prop_lut6_I0_O)        0.306    30.211 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.292    30.503    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X37Y64         LUT6 (Prop_lut6_I1_O)        0.124    30.627 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           1.025    31.652    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X39Y63         LUT6 (Prop_lut6_I1_O)        0.124    31.776 f  L_reg/bseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.824    32.600    L_reg/bseg_OBUF[10]_inst_i_14_n_0
    SLICE_X40Y63         LUT6 (Prop_lut6_I5_O)        0.124    32.724 r  L_reg/bseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           0.690    33.414    L_reg/bseg_OBUF[10]_inst_i_4_n_0
    SLICE_X42Y64         LUT4 (Prop_lut4_I3_O)        0.150    33.564 r  L_reg/bseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.397    36.961    bseg_OBUF[3]
    R1                   OBUF (Prop_obuf_I_O)         3.770    40.730 r  bseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    40.730    bseg[3]
    R1                                                                r  bseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][13]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.512ns  (logic 12.005ns (33.805%)  route 23.507ns (66.195%))
  Logic Levels:           31  (CARRY4=8 LUT2=3 LUT3=5 LUT4=3 LUT5=4 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.537     5.121    L_reg/clk_IBUF_BUFG
    SLICE_X42Y72         FDRE                                         r  L_reg/D_registers_q_reg[3][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y72         FDRE (Prop_fdre_C_Q)         0.518     5.639 f  L_reg/D_registers_q_reg[3][13]/Q
                         net (fo=10, routed)          1.333     6.972    L_reg/M_sm_pbc[13]
    SLICE_X43Y66         LUT2 (Prop_lut2_I1_O)        0.152     7.124 f  L_reg/L_7121c20d_remainder0_carry_i_23__0/O
                         net (fo=4, routed)           0.826     7.950    L_reg/L_7121c20d_remainder0_carry_i_23__0_n_0
    SLICE_X41Y67         LUT6 (Prop_lut6_I2_O)        0.326     8.276 f  L_reg/L_7121c20d_remainder0_carry_i_12__0/O
                         net (fo=6, routed)           0.814     9.090    L_reg/L_7121c20d_remainder0_carry_i_12__0_n_0
    SLICE_X43Y67         LUT3 (Prop_lut3_I0_O)        0.152     9.242 f  L_reg/L_7121c20d_remainder0_carry_i_20__0/O
                         net (fo=2, routed)           0.669     9.910    L_reg/L_7121c20d_remainder0_carry_i_20__0_n_0
    SLICE_X43Y67         LUT5 (Prop_lut5_I4_O)        0.360    10.270 r  L_reg/L_7121c20d_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           0.974    11.244    L_reg/L_7121c20d_remainder0_carry_i_10__0_n_0
    SLICE_X42Y65         LUT4 (Prop_lut4_I1_O)        0.326    11.570 r  L_reg/L_7121c20d_remainder0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    11.570    bseg_driver/decimal_renderer/i__carry_i_6__3_0[1]
    SLICE_X42Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.103 r  bseg_driver/decimal_renderer/L_7121c20d_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.103    bseg_driver/decimal_renderer/L_7121c20d_remainder0_carry_n_0
    SLICE_X42Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.220 r  bseg_driver/decimal_renderer/L_7121c20d_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.220    bseg_driver/decimal_renderer/L_7121c20d_remainder0_carry__0_n_0
    SLICE_X42Y67         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.459 r  bseg_driver/decimal_renderer/L_7121c20d_remainder0_carry__1/O[2]
                         net (fo=3, routed)           1.024    13.483    L_reg/L_7121c20d_remainder0_1[10]
    SLICE_X40Y67         LUT5 (Prop_lut5_I0_O)        0.301    13.784 r  L_reg/i__carry__1_i_10__0/O
                         net (fo=7, routed)           1.128    14.912    L_reg/i__carry__1_i_10__0_n_0
    SLICE_X37Y68         LUT4 (Prop_lut4_I0_O)        0.124    15.036 f  L_reg/i__carry__0_i_14__2/O
                         net (fo=3, routed)           0.802    15.838    L_reg/i__carry__0_i_14__2_n_0
    SLICE_X38Y68         LUT6 (Prop_lut6_I0_O)        0.124    15.962 f  L_reg/i__carry_i_16__2/O
                         net (fo=5, routed)           0.971    16.933    L_reg/i__carry_i_16__2_n_0
    SLICE_X37Y67         LUT3 (Prop_lut3_I0_O)        0.152    17.085 f  L_reg/i__carry_i_20__2/O
                         net (fo=4, routed)           0.834    17.919    L_reg/i__carry_i_20__2_n_0
    SLICE_X38Y67         LUT3 (Prop_lut3_I1_O)        0.352    18.271 r  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           0.966    19.237    L_reg/i__carry_i_11__1_n_0
    SLICE_X39Y64         LUT2 (Prop_lut2_I1_O)        0.328    19.565 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.471    20.036    bseg_driver/decimal_renderer/i__carry_i_5__3[0]
    SLICE_X39Y65         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.543 r  bseg_driver/decimal_renderer/L_7121c20d_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.543    bseg_driver/decimal_renderer/L_7121c20d_remainder0_inferred__0/i__carry_n_0
    SLICE_X39Y66         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.765 r  bseg_driver/decimal_renderer/L_7121c20d_remainder0_inferred__0/i__carry__0/O[0]
                         net (fo=1, routed)           0.818    21.583    L_reg/L_7121c20d_remainder0_inferred__1/i__carry__1_0[0]
    SLICE_X37Y65         LUT3 (Prop_lut3_I2_O)        0.327    21.910 r  L_reg/i__carry__0_i_9__1/O
                         net (fo=11, routed)          1.227    23.138    bseg_driver/decimal_renderer/i__carry_i_23__1
    SLICE_X37Y64         LUT2 (Prop_lut2_I1_O)        0.357    23.495 r  bseg_driver/decimal_renderer/i__carry_i_26__1/O
                         net (fo=8, routed)           0.994    24.489    L_reg/i__carry_i_13__1_0
    SLICE_X38Y63         LUT5 (Prop_lut5_I1_O)        0.358    24.847 r  L_reg/i__carry_i_18__1/O
                         net (fo=2, routed)           0.813    25.660    L_reg/i__carry_i_18__1_n_0
    SLICE_X37Y63         LUT6 (Prop_lut6_I5_O)        0.328    25.988 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.899    26.887    L_reg/i__carry_i_13__1_n_0
    SLICE_X37Y63         LUT3 (Prop_lut3_I1_O)        0.152    27.039 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           0.702    27.741    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X36Y63         LUT5 (Prop_lut5_I0_O)        0.326    28.067 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    28.067    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X36Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.617 r  bseg_driver/decimal_renderer/L_7121c20d_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.617    bseg_driver/decimal_renderer/L_7121c20d_remainder0_inferred__1/i__carry_n_0
    SLICE_X36Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.731 r  bseg_driver/decimal_renderer/L_7121c20d_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.731    bseg_driver/decimal_renderer/L_7121c20d_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X36Y65         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    29.044 r  bseg_driver/decimal_renderer/L_7121c20d_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.861    29.905    bseg_driver/decimal_renderer/L_7121c20d_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X37Y65         LUT6 (Prop_lut6_I0_O)        0.306    30.211 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.292    30.503    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X37Y64         LUT6 (Prop_lut6_I1_O)        0.124    30.627 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           1.025    31.652    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X39Y63         LUT6 (Prop_lut6_I1_O)        0.124    31.776 f  L_reg/bseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.824    32.600    L_reg/bseg_OBUF[10]_inst_i_14_n_0
    SLICE_X40Y63         LUT6 (Prop_lut6_I5_O)        0.124    32.724 r  L_reg/bseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           0.841    33.565    L_reg/bseg_OBUF[10]_inst_i_4_n_0
    SLICE_X42Y64         LUT4 (Prop_lut4_I3_O)        0.124    33.689 r  L_reg/bseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.399    37.088    bseg_OBUF[6]
    R3                   OBUF (Prop_obuf_I_O)         3.545    40.633 r  bseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    40.633    bseg[6]
    R3                                                                r  bseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.466ns  (logic 10.976ns (30.949%)  route 24.489ns (69.051%))
  Logic Levels:           33  (CARRY4=8 LUT2=3 LUT3=3 LUT4=4 LUT5=4 LUT6=10 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.551     5.135    L_reg/clk_IBUF_BUFG
    SLICE_X45Y62         FDRE                                         r  L_reg/D_registers_q_reg[2][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y62         FDRE (Prop_fdre_C_Q)         0.456     5.591 r  L_reg/D_registers_q_reg[2][4]/Q
                         net (fo=19, routed)          1.667     7.258    L_reg/M_sm_pac[4]
    SLICE_X46Y58         LUT2 (Prop_lut2_I0_O)        0.124     7.382 f  L_reg/L_7121c20d_remainder0_carry__0_i_12/O
                         net (fo=2, routed)           1.164     8.546    L_reg/L_7121c20d_remainder0_carry__0_i_12_n_0
    SLICE_X43Y60         LUT6 (Prop_lut6_I3_O)        0.124     8.670 r  L_reg/L_7121c20d_remainder0_carry__0_i_9/O
                         net (fo=17, routed)          1.081     9.751    L_reg/L_7121c20d_remainder0_carry__0_i_9_n_0
    SLICE_X44Y59         LUT2 (Prop_lut2_I1_O)        0.154     9.905 f  L_reg/L_7121c20d_remainder0_carry_i_15/O
                         net (fo=1, routed)           0.674    10.579    L_reg/L_7121c20d_remainder0_carry_i_15_n_0
    SLICE_X44Y59         LUT6 (Prop_lut6_I3_O)        0.327    10.906 r  L_reg/L_7121c20d_remainder0_carry_i_8/O
                         net (fo=3, routed)           1.034    11.940    L_reg/L_7121c20d_remainder0_carry_i_8_n_0
    SLICE_X46Y58         LUT2 (Prop_lut2_I0_O)        0.124    12.064 r  L_reg/L_7121c20d_remainder0_carry_i_1/O
                         net (fo=1, routed)           0.512    12.576    aseg_driver/decimal_renderer/DI[2]
    SLICE_X45Y58         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    12.961 r  aseg_driver/decimal_renderer/L_7121c20d_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.961    aseg_driver/decimal_renderer/L_7121c20d_remainder0_carry_n_0
    SLICE_X45Y59         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.274 r  aseg_driver/decimal_renderer/L_7121c20d_remainder0_carry__0/O[3]
                         net (fo=5, routed)           0.853    14.127    L_reg/L_7121c20d_remainder0[7]
    SLICE_X43Y59         LUT5 (Prop_lut5_I2_O)        0.306    14.433 r  L_reg/i__carry__1_i_10/O
                         net (fo=7, routed)           1.012    15.445    L_reg/i__carry__1_i_10_n_0
    SLICE_X43Y58         LUT4 (Prop_lut4_I0_O)        0.124    15.569 f  L_reg/i__carry__0_i_14__0/O
                         net (fo=3, routed)           0.677    16.245    L_reg/i__carry__0_i_14__0_n_0
    SLICE_X43Y58         LUT6 (Prop_lut6_I0_O)        0.124    16.369 f  L_reg/i__carry__0_i_9__0/O
                         net (fo=5, routed)           0.812    17.181    L_reg/i__carry__0_i_9__0_n_0
    SLICE_X41Y58         LUT3 (Prop_lut3_I2_O)        0.152    17.333 r  L_reg/i__carry_i_20__0/O
                         net (fo=4, routed)           0.844    18.178    L_reg/i__carry_i_20__0_n_0
    SLICE_X43Y57         LUT4 (Prop_lut4_I3_O)        0.326    18.504 f  L_reg/i__carry__0_i_11/O
                         net (fo=2, routed)           1.161    19.665    L_reg/i__carry__0_i_11_n_0
    SLICE_X42Y60         LUT4 (Prop_lut4_I3_O)        0.124    19.789 r  L_reg/i__carry__0_i_2/O
                         net (fo=2, routed)           0.503    20.292    L_reg/D_registers_q_reg[2][8]_0[2]
    SLICE_X42Y58         LUT6 (Prop_lut6_I2_O)        0.124    20.416 r  L_reg/i__carry__0_i_6__0/O
                         net (fo=1, routed)           0.000    20.416    aseg_driver/decimal_renderer/i__carry__0_i_9_1[2]
    SLICE_X42Y58         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    20.796 r  aseg_driver/decimal_renderer/L_7121c20d_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.796    aseg_driver/decimal_renderer/L_7121c20d_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X42Y59         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.035 f  aseg_driver/decimal_renderer/L_7121c20d_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           0.952    21.987    L_reg/L_7121c20d_remainder0_inferred__1/i__carry__2[2]
    SLICE_X40Y59         LUT5 (Prop_lut5_I1_O)        0.301    22.288 f  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.433    22.721    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X40Y59         LUT5 (Prop_lut5_I0_O)        0.124    22.845 f  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           1.267    24.112    L_reg/i__carry_i_14_0
    SLICE_X36Y57         LUT3 (Prop_lut3_I0_O)        0.150    24.262 f  L_reg/i__carry_i_25/O
                         net (fo=2, routed)           0.455    24.717    L_reg/i__carry_i_25_n_0
    SLICE_X36Y57         LUT6 (Prop_lut6_I0_O)        0.326    25.043 f  L_reg/i__carry_i_20/O
                         net (fo=2, routed)           0.866    25.909    L_reg/i__carry_i_20_n_0
    SLICE_X37Y57         LUT6 (Prop_lut6_I2_O)        0.124    26.033 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.604    26.637    L_reg/i__carry_i_13_n_0
    SLICE_X38Y57         LUT3 (Prop_lut3_I1_O)        0.150    26.787 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.702    27.489    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X39Y57         LUT5 (Prop_lut5_I0_O)        0.328    27.817 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    27.817    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X39Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.367 r  aseg_driver/decimal_renderer/L_7121c20d_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.367    aseg_driver/decimal_renderer/L_7121c20d_remainder0_inferred__1/i__carry_n_0
    SLICE_X39Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.481 r  aseg_driver/decimal_renderer/L_7121c20d_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.481    aseg_driver/decimal_renderer/L_7121c20d_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X39Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.595 r  aseg_driver/decimal_renderer/L_7121c20d_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    28.595    aseg_driver/decimal_renderer/L_7121c20d_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X39Y60         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.817 r  aseg_driver/decimal_renderer/L_7121c20d_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.834    29.651    aseg_driver/decimal_renderer/L_7121c20d_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X38Y59         LUT6 (Prop_lut6_I5_O)        0.299    29.950 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.591    30.541    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X38Y58         LUT6 (Prop_lut6_I1_O)        0.124    30.665 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           1.158    31.823    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X40Y56         LUT6 (Prop_lut6_I1_O)        0.124    31.947 f  L_reg/aseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.669    32.616    L_reg/aseg_OBUF[10]_inst_i_14_n_0
    SLICE_X40Y56         LUT6 (Prop_lut6_I5_O)        0.124    32.740 r  L_reg/aseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           1.020    33.760    L_reg/aseg_OBUF[10]_inst_i_4_n_0
    SLICE_X40Y54         LUT4 (Prop_lut4_I2_O)        0.152    33.912 r  L_reg/aseg_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           2.945    36.856    aseg_OBUF[10]
    N1                   OBUF (Prop_obuf_I_O)         3.744    40.601 r  aseg_OBUF[10]_inst/O
                         net (fo=0)                   0.000    40.601    aseg[10]
    N1                                                                r  aseg[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][13]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.382ns  (logic 12.004ns (33.925%)  route 23.379ns (66.075%))
  Logic Levels:           31  (CARRY4=8 LUT2=3 LUT3=5 LUT4=3 LUT5=4 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.537     5.121    L_reg/clk_IBUF_BUFG
    SLICE_X42Y72         FDRE                                         r  L_reg/D_registers_q_reg[3][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y72         FDRE (Prop_fdre_C_Q)         0.518     5.639 f  L_reg/D_registers_q_reg[3][13]/Q
                         net (fo=10, routed)          1.333     6.972    L_reg/M_sm_pbc[13]
    SLICE_X43Y66         LUT2 (Prop_lut2_I1_O)        0.152     7.124 f  L_reg/L_7121c20d_remainder0_carry_i_23__0/O
                         net (fo=4, routed)           0.826     7.950    L_reg/L_7121c20d_remainder0_carry_i_23__0_n_0
    SLICE_X41Y67         LUT6 (Prop_lut6_I2_O)        0.326     8.276 f  L_reg/L_7121c20d_remainder0_carry_i_12__0/O
                         net (fo=6, routed)           0.814     9.090    L_reg/L_7121c20d_remainder0_carry_i_12__0_n_0
    SLICE_X43Y67         LUT3 (Prop_lut3_I0_O)        0.152     9.242 f  L_reg/L_7121c20d_remainder0_carry_i_20__0/O
                         net (fo=2, routed)           0.669     9.910    L_reg/L_7121c20d_remainder0_carry_i_20__0_n_0
    SLICE_X43Y67         LUT5 (Prop_lut5_I4_O)        0.360    10.270 r  L_reg/L_7121c20d_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           0.974    11.244    L_reg/L_7121c20d_remainder0_carry_i_10__0_n_0
    SLICE_X42Y65         LUT4 (Prop_lut4_I1_O)        0.326    11.570 r  L_reg/L_7121c20d_remainder0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    11.570    bseg_driver/decimal_renderer/i__carry_i_6__3_0[1]
    SLICE_X42Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.103 r  bseg_driver/decimal_renderer/L_7121c20d_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.103    bseg_driver/decimal_renderer/L_7121c20d_remainder0_carry_n_0
    SLICE_X42Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.220 r  bseg_driver/decimal_renderer/L_7121c20d_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.220    bseg_driver/decimal_renderer/L_7121c20d_remainder0_carry__0_n_0
    SLICE_X42Y67         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.459 r  bseg_driver/decimal_renderer/L_7121c20d_remainder0_carry__1/O[2]
                         net (fo=3, routed)           1.024    13.483    L_reg/L_7121c20d_remainder0_1[10]
    SLICE_X40Y67         LUT5 (Prop_lut5_I0_O)        0.301    13.784 r  L_reg/i__carry__1_i_10__0/O
                         net (fo=7, routed)           1.128    14.912    L_reg/i__carry__1_i_10__0_n_0
    SLICE_X37Y68         LUT4 (Prop_lut4_I0_O)        0.124    15.036 f  L_reg/i__carry__0_i_14__2/O
                         net (fo=3, routed)           0.802    15.838    L_reg/i__carry__0_i_14__2_n_0
    SLICE_X38Y68         LUT6 (Prop_lut6_I0_O)        0.124    15.962 f  L_reg/i__carry_i_16__2/O
                         net (fo=5, routed)           0.971    16.933    L_reg/i__carry_i_16__2_n_0
    SLICE_X37Y67         LUT3 (Prop_lut3_I0_O)        0.152    17.085 f  L_reg/i__carry_i_20__2/O
                         net (fo=4, routed)           0.834    17.919    L_reg/i__carry_i_20__2_n_0
    SLICE_X38Y67         LUT3 (Prop_lut3_I1_O)        0.352    18.271 r  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           0.966    19.237    L_reg/i__carry_i_11__1_n_0
    SLICE_X39Y64         LUT2 (Prop_lut2_I1_O)        0.328    19.565 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.471    20.036    bseg_driver/decimal_renderer/i__carry_i_5__3[0]
    SLICE_X39Y65         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.543 r  bseg_driver/decimal_renderer/L_7121c20d_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.543    bseg_driver/decimal_renderer/L_7121c20d_remainder0_inferred__0/i__carry_n_0
    SLICE_X39Y66         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.765 r  bseg_driver/decimal_renderer/L_7121c20d_remainder0_inferred__0/i__carry__0/O[0]
                         net (fo=1, routed)           0.818    21.583    L_reg/L_7121c20d_remainder0_inferred__1/i__carry__1_0[0]
    SLICE_X37Y65         LUT3 (Prop_lut3_I2_O)        0.327    21.910 r  L_reg/i__carry__0_i_9__1/O
                         net (fo=11, routed)          1.227    23.138    bseg_driver/decimal_renderer/i__carry_i_23__1
    SLICE_X37Y64         LUT2 (Prop_lut2_I1_O)        0.357    23.495 r  bseg_driver/decimal_renderer/i__carry_i_26__1/O
                         net (fo=8, routed)           0.994    24.489    L_reg/i__carry_i_13__1_0
    SLICE_X38Y63         LUT5 (Prop_lut5_I1_O)        0.358    24.847 r  L_reg/i__carry_i_18__1/O
                         net (fo=2, routed)           0.813    25.660    L_reg/i__carry_i_18__1_n_0
    SLICE_X37Y63         LUT6 (Prop_lut6_I5_O)        0.328    25.988 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.899    26.887    L_reg/i__carry_i_13__1_n_0
    SLICE_X37Y63         LUT3 (Prop_lut3_I1_O)        0.152    27.039 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           0.702    27.741    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X36Y63         LUT5 (Prop_lut5_I0_O)        0.326    28.067 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    28.067    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X36Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.617 r  bseg_driver/decimal_renderer/L_7121c20d_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.617    bseg_driver/decimal_renderer/L_7121c20d_remainder0_inferred__1/i__carry_n_0
    SLICE_X36Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.731 r  bseg_driver/decimal_renderer/L_7121c20d_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.731    bseg_driver/decimal_renderer/L_7121c20d_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X36Y65         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    29.044 r  bseg_driver/decimal_renderer/L_7121c20d_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.861    29.905    bseg_driver/decimal_renderer/L_7121c20d_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X37Y65         LUT6 (Prop_lut6_I0_O)        0.306    30.211 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.292    30.503    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X37Y64         LUT6 (Prop_lut6_I1_O)        0.124    30.627 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           1.025    31.652    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X39Y63         LUT6 (Prop_lut6_I1_O)        0.124    31.776 f  L_reg/bseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.824    32.600    L_reg/bseg_OBUF[10]_inst_i_14_n_0
    SLICE_X40Y63         LUT6 (Prop_lut6_I5_O)        0.124    32.724 r  L_reg/bseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           0.692    33.416    L_reg/bseg_OBUF[10]_inst_i_4_n_0
    SLICE_X42Y64         LUT4 (Prop_lut4_I2_O)        0.124    33.540 r  L_reg/bseg_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           3.420    36.960    bseg_OBUF[10]
    T4                   OBUF (Prop_obuf_I_O)         3.544    40.503 r  bseg_OBUF[10]_inst/O
                         net (fo=0)                   0.000    40.503    bseg[10]
    T4                                                                r  bseg[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][13]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.379ns  (logic 12.195ns (34.469%)  route 23.184ns (65.531%))
  Logic Levels:           31  (CARRY4=8 LUT2=3 LUT3=5 LUT4=3 LUT5=4 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.537     5.121    L_reg/clk_IBUF_BUFG
    SLICE_X42Y72         FDRE                                         r  L_reg/D_registers_q_reg[3][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y72         FDRE (Prop_fdre_C_Q)         0.518     5.639 f  L_reg/D_registers_q_reg[3][13]/Q
                         net (fo=10, routed)          1.333     6.972    L_reg/M_sm_pbc[13]
    SLICE_X43Y66         LUT2 (Prop_lut2_I1_O)        0.152     7.124 f  L_reg/L_7121c20d_remainder0_carry_i_23__0/O
                         net (fo=4, routed)           0.826     7.950    L_reg/L_7121c20d_remainder0_carry_i_23__0_n_0
    SLICE_X41Y67         LUT6 (Prop_lut6_I2_O)        0.326     8.276 f  L_reg/L_7121c20d_remainder0_carry_i_12__0/O
                         net (fo=6, routed)           0.814     9.090    L_reg/L_7121c20d_remainder0_carry_i_12__0_n_0
    SLICE_X43Y67         LUT3 (Prop_lut3_I0_O)        0.152     9.242 f  L_reg/L_7121c20d_remainder0_carry_i_20__0/O
                         net (fo=2, routed)           0.669     9.910    L_reg/L_7121c20d_remainder0_carry_i_20__0_n_0
    SLICE_X43Y67         LUT5 (Prop_lut5_I4_O)        0.360    10.270 r  L_reg/L_7121c20d_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           0.974    11.244    L_reg/L_7121c20d_remainder0_carry_i_10__0_n_0
    SLICE_X42Y65         LUT4 (Prop_lut4_I1_O)        0.326    11.570 r  L_reg/L_7121c20d_remainder0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    11.570    bseg_driver/decimal_renderer/i__carry_i_6__3_0[1]
    SLICE_X42Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.103 r  bseg_driver/decimal_renderer/L_7121c20d_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.103    bseg_driver/decimal_renderer/L_7121c20d_remainder0_carry_n_0
    SLICE_X42Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.220 r  bseg_driver/decimal_renderer/L_7121c20d_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.220    bseg_driver/decimal_renderer/L_7121c20d_remainder0_carry__0_n_0
    SLICE_X42Y67         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.459 r  bseg_driver/decimal_renderer/L_7121c20d_remainder0_carry__1/O[2]
                         net (fo=3, routed)           1.024    13.483    L_reg/L_7121c20d_remainder0_1[10]
    SLICE_X40Y67         LUT5 (Prop_lut5_I0_O)        0.301    13.784 r  L_reg/i__carry__1_i_10__0/O
                         net (fo=7, routed)           1.128    14.912    L_reg/i__carry__1_i_10__0_n_0
    SLICE_X37Y68         LUT4 (Prop_lut4_I0_O)        0.124    15.036 f  L_reg/i__carry__0_i_14__2/O
                         net (fo=3, routed)           0.802    15.838    L_reg/i__carry__0_i_14__2_n_0
    SLICE_X38Y68         LUT6 (Prop_lut6_I0_O)        0.124    15.962 f  L_reg/i__carry_i_16__2/O
                         net (fo=5, routed)           0.971    16.933    L_reg/i__carry_i_16__2_n_0
    SLICE_X37Y67         LUT3 (Prop_lut3_I0_O)        0.152    17.085 f  L_reg/i__carry_i_20__2/O
                         net (fo=4, routed)           0.834    17.919    L_reg/i__carry_i_20__2_n_0
    SLICE_X38Y67         LUT3 (Prop_lut3_I1_O)        0.352    18.271 r  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           0.966    19.237    L_reg/i__carry_i_11__1_n_0
    SLICE_X39Y64         LUT2 (Prop_lut2_I1_O)        0.328    19.565 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.471    20.036    bseg_driver/decimal_renderer/i__carry_i_5__3[0]
    SLICE_X39Y65         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.543 r  bseg_driver/decimal_renderer/L_7121c20d_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.543    bseg_driver/decimal_renderer/L_7121c20d_remainder0_inferred__0/i__carry_n_0
    SLICE_X39Y66         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.765 r  bseg_driver/decimal_renderer/L_7121c20d_remainder0_inferred__0/i__carry__0/O[0]
                         net (fo=1, routed)           0.818    21.583    L_reg/L_7121c20d_remainder0_inferred__1/i__carry__1_0[0]
    SLICE_X37Y65         LUT3 (Prop_lut3_I2_O)        0.327    21.910 r  L_reg/i__carry__0_i_9__1/O
                         net (fo=11, routed)          1.227    23.138    bseg_driver/decimal_renderer/i__carry_i_23__1
    SLICE_X37Y64         LUT2 (Prop_lut2_I1_O)        0.357    23.495 r  bseg_driver/decimal_renderer/i__carry_i_26__1/O
                         net (fo=8, routed)           0.994    24.489    L_reg/i__carry_i_13__1_0
    SLICE_X38Y63         LUT5 (Prop_lut5_I1_O)        0.358    24.847 r  L_reg/i__carry_i_18__1/O
                         net (fo=2, routed)           0.813    25.660    L_reg/i__carry_i_18__1_n_0
    SLICE_X37Y63         LUT6 (Prop_lut6_I5_O)        0.328    25.988 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.899    26.887    L_reg/i__carry_i_13__1_n_0
    SLICE_X37Y63         LUT3 (Prop_lut3_I1_O)        0.152    27.039 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           0.702    27.741    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X36Y63         LUT5 (Prop_lut5_I0_O)        0.326    28.067 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    28.067    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X36Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.617 r  bseg_driver/decimal_renderer/L_7121c20d_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.617    bseg_driver/decimal_renderer/L_7121c20d_remainder0_inferred__1/i__carry_n_0
    SLICE_X36Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.731 r  bseg_driver/decimal_renderer/L_7121c20d_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.731    bseg_driver/decimal_renderer/L_7121c20d_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X36Y65         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    29.044 f  bseg_driver/decimal_renderer/L_7121c20d_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.861    29.905    bseg_driver/decimal_renderer/L_7121c20d_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X37Y65         LUT6 (Prop_lut6_I0_O)        0.306    30.211 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.292    30.503    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X37Y64         LUT6 (Prop_lut6_I1_O)        0.124    30.627 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           1.025    31.652    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X39Y63         LUT6 (Prop_lut6_I1_O)        0.124    31.776 r  L_reg/bseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.824    32.600    L_reg/bseg_OBUF[10]_inst_i_14_n_0
    SLICE_X40Y63         LUT6 (Prop_lut6_I5_O)        0.124    32.724 f  L_reg/bseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           0.692    33.416    L_reg/bseg_OBUF[10]_inst_i_4_n_0
    SLICE_X42Y64         LUT4 (Prop_lut4_I3_O)        0.148    33.564 r  L_reg/bseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.225    36.789    bseg_OBUF[4]
    M5                   OBUF (Prop_obuf_I_O)         3.711    40.500 r  bseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    40.500    bseg[4]
    M5                                                                r  bseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][13]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.269ns  (logic 12.190ns (34.564%)  route 23.078ns (65.436%))
  Logic Levels:           31  (CARRY4=8 LUT2=3 LUT3=5 LUT4=3 LUT5=4 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.537     5.121    L_reg/clk_IBUF_BUFG
    SLICE_X42Y72         FDRE                                         r  L_reg/D_registers_q_reg[3][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y72         FDRE (Prop_fdre_C_Q)         0.518     5.639 f  L_reg/D_registers_q_reg[3][13]/Q
                         net (fo=10, routed)          1.333     6.972    L_reg/M_sm_pbc[13]
    SLICE_X43Y66         LUT2 (Prop_lut2_I1_O)        0.152     7.124 f  L_reg/L_7121c20d_remainder0_carry_i_23__0/O
                         net (fo=4, routed)           0.826     7.950    L_reg/L_7121c20d_remainder0_carry_i_23__0_n_0
    SLICE_X41Y67         LUT6 (Prop_lut6_I2_O)        0.326     8.276 f  L_reg/L_7121c20d_remainder0_carry_i_12__0/O
                         net (fo=6, routed)           0.814     9.090    L_reg/L_7121c20d_remainder0_carry_i_12__0_n_0
    SLICE_X43Y67         LUT3 (Prop_lut3_I0_O)        0.152     9.242 f  L_reg/L_7121c20d_remainder0_carry_i_20__0/O
                         net (fo=2, routed)           0.669     9.910    L_reg/L_7121c20d_remainder0_carry_i_20__0_n_0
    SLICE_X43Y67         LUT5 (Prop_lut5_I4_O)        0.360    10.270 r  L_reg/L_7121c20d_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           0.974    11.244    L_reg/L_7121c20d_remainder0_carry_i_10__0_n_0
    SLICE_X42Y65         LUT4 (Prop_lut4_I1_O)        0.326    11.570 r  L_reg/L_7121c20d_remainder0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    11.570    bseg_driver/decimal_renderer/i__carry_i_6__3_0[1]
    SLICE_X42Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.103 r  bseg_driver/decimal_renderer/L_7121c20d_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.103    bseg_driver/decimal_renderer/L_7121c20d_remainder0_carry_n_0
    SLICE_X42Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.220 r  bseg_driver/decimal_renderer/L_7121c20d_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.220    bseg_driver/decimal_renderer/L_7121c20d_remainder0_carry__0_n_0
    SLICE_X42Y67         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.459 r  bseg_driver/decimal_renderer/L_7121c20d_remainder0_carry__1/O[2]
                         net (fo=3, routed)           1.024    13.483    L_reg/L_7121c20d_remainder0_1[10]
    SLICE_X40Y67         LUT5 (Prop_lut5_I0_O)        0.301    13.784 r  L_reg/i__carry__1_i_10__0/O
                         net (fo=7, routed)           1.128    14.912    L_reg/i__carry__1_i_10__0_n_0
    SLICE_X37Y68         LUT4 (Prop_lut4_I0_O)        0.124    15.036 f  L_reg/i__carry__0_i_14__2/O
                         net (fo=3, routed)           0.802    15.838    L_reg/i__carry__0_i_14__2_n_0
    SLICE_X38Y68         LUT6 (Prop_lut6_I0_O)        0.124    15.962 f  L_reg/i__carry_i_16__2/O
                         net (fo=5, routed)           0.971    16.933    L_reg/i__carry_i_16__2_n_0
    SLICE_X37Y67         LUT3 (Prop_lut3_I0_O)        0.152    17.085 f  L_reg/i__carry_i_20__2/O
                         net (fo=4, routed)           0.834    17.919    L_reg/i__carry_i_20__2_n_0
    SLICE_X38Y67         LUT3 (Prop_lut3_I1_O)        0.352    18.271 r  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           0.966    19.237    L_reg/i__carry_i_11__1_n_0
    SLICE_X39Y64         LUT2 (Prop_lut2_I1_O)        0.328    19.565 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.471    20.036    bseg_driver/decimal_renderer/i__carry_i_5__3[0]
    SLICE_X39Y65         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.543 r  bseg_driver/decimal_renderer/L_7121c20d_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.543    bseg_driver/decimal_renderer/L_7121c20d_remainder0_inferred__0/i__carry_n_0
    SLICE_X39Y66         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.765 r  bseg_driver/decimal_renderer/L_7121c20d_remainder0_inferred__0/i__carry__0/O[0]
                         net (fo=1, routed)           0.818    21.583    L_reg/L_7121c20d_remainder0_inferred__1/i__carry__1_0[0]
    SLICE_X37Y65         LUT3 (Prop_lut3_I2_O)        0.327    21.910 r  L_reg/i__carry__0_i_9__1/O
                         net (fo=11, routed)          1.227    23.138    bseg_driver/decimal_renderer/i__carry_i_23__1
    SLICE_X37Y64         LUT2 (Prop_lut2_I1_O)        0.357    23.495 r  bseg_driver/decimal_renderer/i__carry_i_26__1/O
                         net (fo=8, routed)           0.994    24.489    L_reg/i__carry_i_13__1_0
    SLICE_X38Y63         LUT5 (Prop_lut5_I1_O)        0.358    24.847 r  L_reg/i__carry_i_18__1/O
                         net (fo=2, routed)           0.813    25.660    L_reg/i__carry_i_18__1_n_0
    SLICE_X37Y63         LUT6 (Prop_lut6_I5_O)        0.328    25.988 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.899    26.887    L_reg/i__carry_i_13__1_n_0
    SLICE_X37Y63         LUT3 (Prop_lut3_I1_O)        0.152    27.039 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           0.702    27.741    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X36Y63         LUT5 (Prop_lut5_I0_O)        0.326    28.067 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    28.067    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X36Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.617 r  bseg_driver/decimal_renderer/L_7121c20d_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.617    bseg_driver/decimal_renderer/L_7121c20d_remainder0_inferred__1/i__carry_n_0
    SLICE_X36Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.731 r  bseg_driver/decimal_renderer/L_7121c20d_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.731    bseg_driver/decimal_renderer/L_7121c20d_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X36Y65         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    29.044 f  bseg_driver/decimal_renderer/L_7121c20d_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.861    29.905    bseg_driver/decimal_renderer/L_7121c20d_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X37Y65         LUT6 (Prop_lut6_I0_O)        0.306    30.211 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.292    30.503    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X37Y64         LUT6 (Prop_lut6_I1_O)        0.124    30.627 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           1.025    31.652    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X39Y63         LUT6 (Prop_lut6_I1_O)        0.124    31.776 r  L_reg/bseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.824    32.600    L_reg/bseg_OBUF[10]_inst_i_14_n_0
    SLICE_X40Y63         LUT6 (Prop_lut6_I5_O)        0.124    32.724 f  L_reg/bseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           0.841    33.565    L_reg/bseg_OBUF[10]_inst_i_4_n_0
    SLICE_X42Y64         LUT4 (Prop_lut4_I3_O)        0.153    33.718 r  L_reg/bseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           2.970    36.688    bseg_OBUF[9]
    L5                   OBUF (Prop_obuf_I_O)         3.701    40.390 r  bseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    40.390    bseg[9]
    L5                                                                r  bseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.084ns  (logic 10.966ns (31.257%)  route 24.118ns (68.743%))
  Logic Levels:           33  (CARRY4=8 LUT2=3 LUT3=4 LUT4=4 LUT5=4 LUT6=9 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.551     5.135    L_reg/clk_IBUF_BUFG
    SLICE_X45Y62         FDRE                                         r  L_reg/D_registers_q_reg[2][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y62         FDRE (Prop_fdre_C_Q)         0.456     5.591 r  L_reg/D_registers_q_reg[2][4]/Q
                         net (fo=19, routed)          1.667     7.258    L_reg/M_sm_pac[4]
    SLICE_X46Y58         LUT2 (Prop_lut2_I0_O)        0.124     7.382 f  L_reg/L_7121c20d_remainder0_carry__0_i_12/O
                         net (fo=2, routed)           1.164     8.546    L_reg/L_7121c20d_remainder0_carry__0_i_12_n_0
    SLICE_X43Y60         LUT6 (Prop_lut6_I3_O)        0.124     8.670 r  L_reg/L_7121c20d_remainder0_carry__0_i_9/O
                         net (fo=17, routed)          1.081     9.751    L_reg/L_7121c20d_remainder0_carry__0_i_9_n_0
    SLICE_X44Y59         LUT2 (Prop_lut2_I1_O)        0.154     9.905 f  L_reg/L_7121c20d_remainder0_carry_i_15/O
                         net (fo=1, routed)           0.674    10.579    L_reg/L_7121c20d_remainder0_carry_i_15_n_0
    SLICE_X44Y59         LUT6 (Prop_lut6_I3_O)        0.327    10.906 r  L_reg/L_7121c20d_remainder0_carry_i_8/O
                         net (fo=3, routed)           1.034    11.940    L_reg/L_7121c20d_remainder0_carry_i_8_n_0
    SLICE_X46Y58         LUT2 (Prop_lut2_I0_O)        0.124    12.064 r  L_reg/L_7121c20d_remainder0_carry_i_1/O
                         net (fo=1, routed)           0.512    12.576    aseg_driver/decimal_renderer/DI[2]
    SLICE_X45Y58         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    12.961 r  aseg_driver/decimal_renderer/L_7121c20d_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.961    aseg_driver/decimal_renderer/L_7121c20d_remainder0_carry_n_0
    SLICE_X45Y59         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.274 r  aseg_driver/decimal_renderer/L_7121c20d_remainder0_carry__0/O[3]
                         net (fo=5, routed)           0.853    14.127    L_reg/L_7121c20d_remainder0[7]
    SLICE_X43Y59         LUT5 (Prop_lut5_I2_O)        0.306    14.433 r  L_reg/i__carry__1_i_10/O
                         net (fo=7, routed)           1.012    15.445    L_reg/i__carry__1_i_10_n_0
    SLICE_X43Y58         LUT4 (Prop_lut4_I0_O)        0.124    15.569 f  L_reg/i__carry__0_i_14__0/O
                         net (fo=3, routed)           0.677    16.245    L_reg/i__carry__0_i_14__0_n_0
    SLICE_X43Y58         LUT6 (Prop_lut6_I0_O)        0.124    16.369 f  L_reg/i__carry__0_i_9__0/O
                         net (fo=5, routed)           0.812    17.181    L_reg/i__carry__0_i_9__0_n_0
    SLICE_X41Y58         LUT3 (Prop_lut3_I2_O)        0.152    17.333 r  L_reg/i__carry_i_20__0/O
                         net (fo=4, routed)           0.844    18.178    L_reg/i__carry_i_20__0_n_0
    SLICE_X43Y57         LUT4 (Prop_lut4_I3_O)        0.326    18.504 f  L_reg/i__carry__0_i_11/O
                         net (fo=2, routed)           1.161    19.665    L_reg/i__carry__0_i_11_n_0
    SLICE_X42Y60         LUT4 (Prop_lut4_I3_O)        0.124    19.789 r  L_reg/i__carry__0_i_2/O
                         net (fo=2, routed)           0.503    20.292    L_reg/D_registers_q_reg[2][8]_0[2]
    SLICE_X42Y58         LUT6 (Prop_lut6_I2_O)        0.124    20.416 r  L_reg/i__carry__0_i_6__0/O
                         net (fo=1, routed)           0.000    20.416    aseg_driver/decimal_renderer/i__carry__0_i_9_1[2]
    SLICE_X42Y58         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    20.796 r  aseg_driver/decimal_renderer/L_7121c20d_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.796    aseg_driver/decimal_renderer/L_7121c20d_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X42Y59         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.035 f  aseg_driver/decimal_renderer/L_7121c20d_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           0.952    21.987    L_reg/L_7121c20d_remainder0_inferred__1/i__carry__2[2]
    SLICE_X40Y59         LUT5 (Prop_lut5_I1_O)        0.301    22.288 f  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.433    22.721    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X40Y59         LUT5 (Prop_lut5_I0_O)        0.124    22.845 f  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           1.267    24.112    L_reg/i__carry_i_14_0
    SLICE_X36Y57         LUT3 (Prop_lut3_I0_O)        0.150    24.262 f  L_reg/i__carry_i_25/O
                         net (fo=2, routed)           0.455    24.717    L_reg/i__carry_i_25_n_0
    SLICE_X36Y57         LUT6 (Prop_lut6_I0_O)        0.326    25.043 f  L_reg/i__carry_i_20/O
                         net (fo=2, routed)           0.866    25.909    L_reg/i__carry_i_20_n_0
    SLICE_X37Y57         LUT6 (Prop_lut6_I2_O)        0.124    26.033 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.604    26.637    L_reg/i__carry_i_13_n_0
    SLICE_X38Y57         LUT3 (Prop_lut3_I1_O)        0.150    26.787 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.702    27.489    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X39Y57         LUT5 (Prop_lut5_I0_O)        0.328    27.817 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    27.817    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X39Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.367 r  aseg_driver/decimal_renderer/L_7121c20d_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.367    aseg_driver/decimal_renderer/L_7121c20d_remainder0_inferred__1/i__carry_n_0
    SLICE_X39Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.481 r  aseg_driver/decimal_renderer/L_7121c20d_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.481    aseg_driver/decimal_renderer/L_7121c20d_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X39Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.595 r  aseg_driver/decimal_renderer/L_7121c20d_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    28.595    aseg_driver/decimal_renderer/L_7121c20d_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X39Y60         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.817 r  aseg_driver/decimal_renderer/L_7121c20d_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.834    29.651    aseg_driver/decimal_renderer/L_7121c20d_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X38Y59         LUT6 (Prop_lut6_I5_O)        0.299    29.950 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.591    30.541    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X38Y58         LUT6 (Prop_lut6_I1_O)        0.124    30.665 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.745    31.411    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X40Y56         LUT3 (Prop_lut3_I1_O)        0.124    31.535 r  L_reg/aseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.662    32.196    L_reg/aseg_OBUF[10]_inst_i_10_n_0
    SLICE_X40Y56         LUT6 (Prop_lut6_I4_O)        0.124    32.320 r  L_reg/aseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           1.035    33.355    L_reg/aseg_OBUF[10]_inst_i_3_n_0
    SLICE_X40Y54         LUT4 (Prop_lut4_I1_O)        0.154    33.509 r  L_reg/aseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           2.977    36.487    aseg_OBUF[9]
    P3                   OBUF (Prop_obuf_I_O)         3.732    40.219 r  aseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    40.219    aseg[9]
    P3                                                                r  aseg[9] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 forLoop_idx_0_170542880[0].cond_butt_dirs/D_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            io_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.946ns  (logic 1.412ns (72.547%)  route 0.534ns (27.453%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         0.583     1.527    forLoop_idx_0_170542880[0].cond_butt_dirs/clk_IBUF_BUFG
    SLICE_X61Y70         FDRE                                         r  forLoop_idx_0_170542880[0].cond_butt_dirs/D_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y70         FDRE (Prop_fdre_C_Q)         0.141     1.668 r  forLoop_idx_0_170542880[0].cond_butt_dirs/D_ctr_q_reg[0]/Q
                         net (fo=3, routed)           0.110     1.778    forLoop_idx_0_170542880[0].cond_butt_dirs/D_ctr_q_reg[0]
    SLICE_X60Y70         LUT4 (Prop_lut4_I1_O)        0.045     1.823 r  forLoop_idx_0_170542880[0].cond_butt_dirs/io_led_OBUF[0]_inst_i_1/O
                         net (fo=13, routed)          0.424     2.247    io_led_OBUF[0]
    G2                   OBUF (Prop_obuf_I_O)         1.226     3.473 r  io_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.473    io_led[0]
    G2                                                                r  io_led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_170542880[3].cond_butt_dirs/D_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            io_led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.973ns  (logic 1.409ns (71.410%)  route 0.564ns (28.590%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         0.591     1.535    forLoop_idx_0_170542880[3].cond_butt_dirs/clk_IBUF_BUFG
    SLICE_X61Y59         FDRE                                         r  forLoop_idx_0_170542880[3].cond_butt_dirs/D_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y59         FDRE (Prop_fdre_C_Q)         0.141     1.676 r  forLoop_idx_0_170542880[3].cond_butt_dirs/D_ctr_q_reg[0]/Q
                         net (fo=3, routed)           0.161     1.837    forLoop_idx_0_170542880[3].cond_butt_dirs/D_ctr_q_reg[0]
    SLICE_X60Y60         LUT4 (Prop_lut4_I1_O)        0.045     1.882 r  forLoop_idx_0_170542880[3].cond_butt_dirs/io_led_OBUF[3]_inst_i_1/O
                         net (fo=8, routed)           0.403     2.285    io_led_OBUF[3]
    H1                   OBUF (Prop_obuf_I_O)         1.223     3.508 r  io_led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.508    io_led[3]
    H1                                                                r  io_led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            matbot[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.015ns  (logic 1.350ns (66.959%)  route 0.666ns (33.041%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         0.564     1.508    display/clk_IBUF_BUFG
    SLICE_X48Y53         FDRE                                         r  display/D_rgb_data_1_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y53         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  display/D_rgb_data_1_q_reg[0]/Q
                         net (fo=1, routed)           0.666     2.315    matbot_OBUF[0]
    K3                   OBUF (Prop_obuf_I_O)         1.209     3.523 r  matbot_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.523    matbot[0]
    K3                                                                r  matbot[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_170542880[1].cond_butt_dirs/D_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            io_led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.997ns  (logic 1.458ns (73.002%)  route 0.539ns (26.998%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         0.585     1.529    forLoop_idx_0_170542880[1].cond_butt_dirs/clk_IBUF_BUFG
    SLICE_X62Y69         FDRE                                         r  forLoop_idx_0_170542880[1].cond_butt_dirs/D_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y69         FDRE (Prop_fdre_C_Q)         0.141     1.670 r  forLoop_idx_0_170542880[1].cond_butt_dirs/D_ctr_q_reg[6]/Q
                         net (fo=3, routed)           0.076     1.746    forLoop_idx_0_170542880[1].cond_butt_dirs/D_ctr_q_reg[6]
    SLICE_X63Y69         LUT6 (Prop_lut6_I5_O)        0.045     1.791 r  forLoop_idx_0_170542880[1].cond_butt_dirs/io_led_OBUF[1]_inst_i_3/O
                         net (fo=1, routed)           0.052     1.843    forLoop_idx_0_170542880[1].cond_butt_dirs/io_led_OBUF[1]_inst_i_3_n_0
    SLICE_X63Y69         LUT4 (Prop_lut4_I3_O)        0.045     1.888 r  forLoop_idx_0_170542880[1].cond_butt_dirs/io_led_OBUF[1]_inst_i_1/O
                         net (fo=11, routed)          0.411     2.299    io_led_OBUF[1]
    G1                   OBUF (Prop_obuf_I_O)         1.227     3.525 r  io_led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.525    io_led[1]
    G1                                                                r  io_led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_170542880[2].cond_butt_dirs/D_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            io_led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.009ns  (logic 1.453ns (72.354%)  route 0.555ns (27.646%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         0.592     1.536    forLoop_idx_0_170542880[2].cond_butt_dirs/clk_IBUF_BUFG
    SLICE_X62Y57         FDRE                                         r  forLoop_idx_0_170542880[2].cond_butt_dirs/D_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y57         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  forLoop_idx_0_170542880[2].cond_butt_dirs/D_ctr_q_reg[6]/Q
                         net (fo=3, routed)           0.075     1.752    forLoop_idx_0_170542880[2].cond_butt_dirs/D_ctr_q_reg[6]
    SLICE_X63Y57         LUT6 (Prop_lut6_I5_O)        0.045     1.797 r  forLoop_idx_0_170542880[2].cond_butt_dirs/io_led_OBUF[2]_inst_i_3/O
                         net (fo=1, routed)           0.052     1.849    forLoop_idx_0_170542880[2].cond_butt_dirs/io_led_OBUF[2]_inst_i_3_n_0
    SLICE_X63Y57         LUT4 (Prop_lut4_I3_O)        0.045     1.894 r  forLoop_idx_0_170542880[2].cond_butt_dirs/io_led_OBUF[2]_inst_i_1/O
                         net (fo=14, routed)          0.428     2.322    io_led_OBUF[2]
    H2                   OBUF (Prop_obuf_I_O)         1.222     3.544 r  io_led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.544    io_led[2]
    H2                                                                r  io_led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_sclk_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            matclk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.053ns  (logic 1.383ns (67.367%)  route 0.670ns (32.633%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         0.564     1.508    display/clk_IBUF_BUFG
    SLICE_X51Y56         FDRE                                         r  display/D_sclk_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y56         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  display/D_sclk_q_reg/Q
                         net (fo=1, routed)           0.670     2.319    matclk_OBUF
    H5                   OBUF (Prop_obuf_I_O)         1.242     3.561 r  matclk_OBUF_inst/O
                         net (fo=0)                   0.000     3.561    matclk
    H5                                                                r  matclk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_974441154[1].cond_butt_sel_desel/D_ctr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            io_led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.063ns  (logic 1.415ns (68.621%)  route 0.647ns (31.379%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         0.592     1.536    forLoop_idx_0_974441154[1].cond_butt_sel_desel/clk_IBUF_BUFG
    SLICE_X63Y58         FDRE                                         r  forLoop_idx_0_974441154[1].cond_butt_sel_desel/D_ctr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y58         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  forLoop_idx_0_974441154[1].cond_butt_sel_desel/D_ctr_q_reg[1]/Q
                         net (fo=3, routed)           0.227     1.904    forLoop_idx_0_974441154[1].cond_butt_sel_desel/D_ctr_q_reg[1]
    SLICE_X62Y60         LUT4 (Prop_lut4_I2_O)        0.045     1.949 r  forLoop_idx_0_974441154[1].cond_butt_sel_desel/io_led_OBUF[5]_inst_i_1/O
                         net (fo=13, routed)          0.420     2.369    io_led_OBUF[5]
    J1                   OBUF (Prop_obuf_I_O)         1.229     3.598 r  io_led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.598    io_led[5]
    J1                                                                r  io_led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDPE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            io_led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.128ns  (logic 1.373ns (64.525%)  route 0.755ns (35.475%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         0.583     1.527    reset_cond/clk_IBUF_BUFG
    SLICE_X62Y78         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y78         FDPE (Prop_fdpe_C_Q)         0.141     1.668 r  reset_cond/D_stage_q_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           0.755     2.423    lopt
    L2                   OBUF (Prop_obuf_I_O)         1.232     3.655 r  io_led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.655    io_led[7]
    L2                                                                r  io_led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_974441154[0].cond_butt_sel_desel/D_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            io_led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.133ns  (logic 1.489ns (69.777%)  route 0.645ns (30.223%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         0.589     1.533    forLoop_idx_0_974441154[0].cond_butt_sel_desel/clk_IBUF_BUFG
    SLICE_X64Y64         FDRE                                         r  forLoop_idx_0_974441154[0].cond_butt_sel_desel/D_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y64         FDRE (Prop_fdre_C_Q)         0.164     1.697 r  forLoop_idx_0_974441154[0].cond_butt_sel_desel/D_ctr_q_reg[6]/Q
                         net (fo=3, routed)           0.124     1.821    forLoop_idx_0_974441154[0].cond_butt_sel_desel/D_ctr_q_reg[6]
    SLICE_X65Y63         LUT6 (Prop_lut6_I5_O)        0.045     1.866 r  forLoop_idx_0_974441154[0].cond_butt_sel_desel/io_led_OBUF[4]_inst_i_3/O
                         net (fo=1, routed)           0.052     1.918    forLoop_idx_0_974441154[0].cond_butt_sel_desel/io_led_OBUF[4]_inst_i_3_n_0
    SLICE_X65Y63         LUT4 (Prop_lut4_I3_O)        0.045     1.963 r  forLoop_idx_0_974441154[0].cond_butt_sel_desel/io_led_OBUF[4]_inst_i_1/O
                         net (fo=21, routed)          0.469     2.432    io_led_OBUF[4]
    K1                   OBUF (Prop_obuf_I_O)         1.235     3.666 r  io_led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.666    io_led[4]
    K1                                                                r  io_led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cond_butt_next_play/D_ctr_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            io_led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.167ns  (logic 1.484ns (68.485%)  route 0.683ns (31.515%))
  Logic Levels:           3  (LUT1=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         0.592     1.536    cond_butt_next_play/clk_IBUF_BUFG
    SLICE_X60Y54         FDRE                                         r  cond_butt_next_play/D_ctr_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y54         FDRE (Prop_fdre_C_Q)         0.164     1.700 r  cond_butt_next_play/D_ctr_q_reg[4]/Q
                         net (fo=2, routed)           0.094     1.794    cond_butt_next_play/D_ctr_q_reg[4]
    SLICE_X61Y54         LUT6 (Prop_lut6_I4_O)        0.045     1.839 f  cond_butt_next_play/D_ctr_q[0]_i_2/O
                         net (fo=17, routed)          0.244     2.083    cond_butt_next_play/sel
    SLICE_X61Y54         LUT1 (Prop_lut1_I0_O)        0.045     2.128 r  cond_butt_next_play/io_led_OBUF[6]_inst_i_1/O
                         net (fo=2, routed)           0.345     2.473    io_led_OBUF[6]
    L3                   OBUF (Prop_obuf_I_O)         1.230     3.703 r  io_led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.703    io_led[6]
    L3                                                                r  io_led[6] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_170542880[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.592ns  (logic 1.500ns (26.822%)  route 4.092ns (73.178%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.901ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.901ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 r  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    T14                  IBUF (Prop_ibuf_I_O)         1.500     1.500 r  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           4.092     5.592    forLoop_idx_0_170542880[1].cond_butt_dirs/sync/D[0]
    SLICE_X60Y70         FDRE                                         r  forLoop_idx_0_170542880[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.497     4.901    forLoop_idx_0_170542880[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X60Y70         FDRE                                         r  forLoop_idx_0_170542880[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_170542880[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.126ns  (logic 1.502ns (29.305%)  route 3.624ns (70.695%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.901ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.901ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T15                                               0.000     0.000 r  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    T15                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           3.624     5.126    forLoop_idx_0_170542880[0].cond_butt_dirs/sync/D[0]
    SLICE_X58Y70         FDRE                                         r  forLoop_idx_0_170542880[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.497     4.901    forLoop_idx_0_170542880[0].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X58Y70         FDRE                                         r  forLoop_idx_0_170542880[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_170542880[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.771ns  (logic 1.488ns (31.180%)  route 3.283ns (68.820%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.912ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    R15                  IBUF (Prop_ibuf_I_O)         1.488     1.488 r  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           3.283     4.771    forLoop_idx_0_170542880[3].cond_butt_dirs/sync/D[0]
    SLICE_X61Y54         FDRE                                         r  forLoop_idx_0_170542880[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.508     4.912    forLoop_idx_0_170542880[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X61Y54         FDRE                                         r  forLoop_idx_0_170542880[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_170542880[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.460ns  (logic 1.490ns (33.404%)  route 2.970ns (66.596%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    R16                  IBUF (Prop_ibuf_I_O)         1.490     1.490 r  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           2.970     4.460    forLoop_idx_0_170542880[2].cond_butt_dirs/sync/D[0]
    SLICE_X58Y49         FDRE                                         r  forLoop_idx_0_170542880[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.519     4.924    forLoop_idx_0_170542880[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X58Y49         FDRE                                         r  forLoop_idx_0_170542880[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.446ns  (logic 1.493ns (43.342%)  route 1.952ns (56.658%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.911ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A3                                                0.000     0.000 r  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    A3                   IBUF (Prop_ibuf_I_O)         1.493     1.493 r  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           1.952     3.446    cond_butt_next_play/sync/D[0]
    SLICE_X64Y60         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.507     4.911    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X64Y60         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.960ns  (logic 1.496ns (50.527%)  route 1.464ns (49.473%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.901ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.901ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         1.496     1.496 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           1.464     2.960    reset_cond/AS[0]
    SLICE_X62Y78         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.497     4.901    reset_cond/clk_IBUF_BUFG
    SLICE_X62Y78         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.960ns  (logic 1.496ns (50.527%)  route 1.464ns (49.473%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.901ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.901ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         1.496     1.496 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           1.464     2.960    reset_cond/AS[0]
    SLICE_X62Y78         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.497     4.901    reset_cond/clk_IBUF_BUFG
    SLICE_X62Y78         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.960ns  (logic 1.496ns (50.527%)  route 1.464ns (49.473%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.901ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.901ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         1.496     1.496 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           1.464     2.960    reset_cond/AS[0]
    SLICE_X62Y78         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.497     4.901    reset_cond/clk_IBUF_BUFG
    SLICE_X62Y78         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.960ns  (logic 1.496ns (50.527%)  route 1.464ns (49.473%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.901ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.901ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         1.496     1.496 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           1.464     2.960    reset_cond/AS[0]
    SLICE_X62Y78         FDPE                                         f  reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.497     4.901    reset_cond/clk_IBUF_BUFG
    SLICE_X62Y78         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.955ns  (logic 1.496ns (50.602%)  route 1.460ns (49.398%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.901ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.901ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         1.496     1.496 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           1.460     2.955    reset_cond/AS[0]
    SLICE_X63Y78         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.497     4.901    reset_cond/clk_IBUF_BUFG
    SLICE_X63Y78         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_974441154[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.655ns  (logic 0.230ns (35.111%)  route 0.425ns (64.889%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 r  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    G4                   IBUF (Prop_ibuf_I_O)         0.230     0.230 r  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           0.425     0.655    forLoop_idx_0_974441154[1].cond_butt_sel_desel/sync/D[0]
    SLICE_X64Y60         FDRE                                         r  forLoop_idx_0_974441154[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         0.861     2.051    forLoop_idx_0_974441154[1].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X64Y60         FDRE                                         r  forLoop_idx_0_974441154[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_974441154[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.663ns  (logic 0.236ns (35.562%)  route 0.428ns (64.439%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G5                                                0.000     0.000 r  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    G5                   IBUF (Prop_ibuf_I_O)         0.236     0.236 r  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           0.428     0.663    forLoop_idx_0_974441154[0].cond_butt_sel_desel/sync/D[0]
    SLICE_X62Y66         FDRE                                         r  forLoop_idx_0_974441154[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         0.856     2.046    forLoop_idx_0_974441154[0].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X62Y66         FDRE                                         r  forLoop_idx_0_974441154[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.846ns  (logic 0.263ns (31.106%)  route 0.583ns (68.894%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           0.583     0.846    reset_cond/AS[0]
    SLICE_X63Y78         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         0.851     2.041    reset_cond/clk_IBUF_BUFG
    SLICE_X63Y78         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.851ns  (logic 0.263ns (30.947%)  route 0.587ns (69.053%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           0.587     0.851    reset_cond/AS[0]
    SLICE_X62Y78         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         0.851     2.041    reset_cond/clk_IBUF_BUFG
    SLICE_X62Y78         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.851ns  (logic 0.263ns (30.947%)  route 0.587ns (69.053%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           0.587     0.851    reset_cond/AS[0]
    SLICE_X62Y78         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         0.851     2.041    reset_cond/clk_IBUF_BUFG
    SLICE_X62Y78         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.851ns  (logic 0.263ns (30.947%)  route 0.587ns (69.053%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           0.587     0.851    reset_cond/AS[0]
    SLICE_X62Y78         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         0.851     2.041    reset_cond/clk_IBUF_BUFG
    SLICE_X62Y78         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.851ns  (logic 0.263ns (30.947%)  route 0.587ns (69.053%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           0.587     0.851    reset_cond/AS[0]
    SLICE_X62Y78         FDPE                                         f  reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         0.851     2.041    reset_cond/clk_IBUF_BUFG
    SLICE_X62Y78         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.069ns  (logic 0.261ns (24.418%)  route 0.808ns (75.582%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A3                                                0.000     0.000 r  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    A3                   IBUF (Prop_ibuf_I_O)         0.261     0.261 r  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.069    cond_butt_next_play/sync/D[0]
    SLICE_X64Y60         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         0.861     2.051    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X64Y60         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_170542880[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.664ns  (logic 0.257ns (15.468%)  route 1.407ns (84.532%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    R16                  IBUF (Prop_ibuf_I_O)         0.257     0.257 r  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           1.407     1.664    forLoop_idx_0_170542880[2].cond_butt_dirs/sync/D[0]
    SLICE_X58Y49         FDRE                                         r  forLoop_idx_0_170542880[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         0.865     2.055    forLoop_idx_0_170542880[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X58Y49         FDRE                                         r  forLoop_idx_0_170542880[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_170542880[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.793ns  (logic 0.255ns (14.241%)  route 1.537ns (85.759%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    R15                  IBUF (Prop_ibuf_I_O)         0.255     0.255 r  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           1.537     1.793    forLoop_idx_0_170542880[3].cond_butt_dirs/sync/D[0]
    SLICE_X61Y54         FDRE                                         r  forLoop_idx_0_170542880[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         0.861     2.051    forLoop_idx_0_170542880[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X61Y54         FDRE                                         r  forLoop_idx_0_170542880[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C





