$date
	Mon Jul 28 13:04:26 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module xnor_gate_tb $end
$var wire 1 ! Y $end
$var reg 1 " A $end
$var reg 1 # B $end
$scope module uut $end
$var wire 1 $ A $end
$var wire 1 % B $end
$var wire 1 ! Y $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0%
0$
0#
0"
1!
$end
#5000
0!
1#
1%
#10000
0#
0%
1"
1$
#15000
1!
1#
1%
