<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p671" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_671{left:96px;bottom:47px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t2_671{left:808px;bottom:47px;letter-spacing:0.17px;}
#t3_671{left:96px;bottom:1116px;letter-spacing:-0.17px;word-spacing:2.66px;}
#t4_671{left:684px;bottom:1116px;letter-spacing:-0.17px;word-spacing:0.06px;}
#t5_671{left:96px;bottom:1038px;letter-spacing:0.12px;word-spacing:-1.01px;}
#t6_671{left:96px;bottom:1017px;letter-spacing:0.13px;word-spacing:-1.08px;}
#t7_671{left:96px;bottom:996px;letter-spacing:0.12px;word-spacing:-0.45px;}
#t8_671{left:96px;bottom:974px;letter-spacing:0.11px;}
#t9_671{left:96px;bottom:939px;letter-spacing:0.12px;word-spacing:-0.97px;}
#ta_671{left:96px;bottom:918px;letter-spacing:0.13px;word-spacing:-0.71px;}
#tb_671{left:96px;bottom:896px;letter-spacing:0.12px;word-spacing:-0.4px;}
#tc_671{left:96px;bottom:861px;letter-spacing:0.13px;word-spacing:-0.48px;}
#td_671{left:96px;bottom:840px;letter-spacing:0.13px;word-spacing:-0.57px;}
#te_671{left:580px;bottom:840px;letter-spacing:0.13px;word-spacing:-0.54px;}
#tf_671{left:763px;bottom:840px;letter-spacing:0.15px;}
#tg_671{left:96px;bottom:818px;letter-spacing:0.14px;word-spacing:-0.52px;}
#th_671{left:96px;bottom:797px;letter-spacing:0.13px;word-spacing:-0.45px;}
#ti_671{left:96px;bottom:738px;letter-spacing:0.19px;}
#tj_671{left:192px;bottom:738px;letter-spacing:0.15px;word-spacing:0.12px;}
#tk_671{left:96px;bottom:702px;letter-spacing:0.13px;word-spacing:-0.46px;}
#tl_671{left:96px;bottom:681px;letter-spacing:0.13px;word-spacing:-0.57px;}
#tm_671{left:96px;bottom:659px;letter-spacing:0.13px;word-spacing:-0.45px;}
#tn_671{left:96px;bottom:624px;letter-spacing:0.13px;word-spacing:-0.46px;}
#to_671{left:96px;bottom:603px;letter-spacing:0.13px;word-spacing:-0.45px;}
#tp_671{left:233px;bottom:603px;letter-spacing:0.11px;word-spacing:-0.43px;}
#tq_671{left:449px;bottom:603px;letter-spacing:0.15px;word-spacing:-0.51px;}
#tr_671{left:96px;bottom:581px;letter-spacing:0.13px;word-spacing:-0.45px;}
#ts_671{left:96px;bottom:560px;letter-spacing:0.13px;word-spacing:-0.45px;}
#tt_671{left:96px;bottom:539px;letter-spacing:0.13px;word-spacing:-0.45px;}
#tu_671{left:96px;bottom:504px;letter-spacing:0.13px;word-spacing:-0.45px;}
#tv_671{left:96px;bottom:482px;letter-spacing:0.11px;word-spacing:-0.46px;}
#tw_671{left:171px;bottom:482px;letter-spacing:0.13px;word-spacing:-0.46px;}
#tx_671{left:318px;bottom:482px;letter-spacing:0.03px;word-spacing:-0.4px;}
#ty_671{left:96px;bottom:461px;letter-spacing:0.13px;}
#tz_671{left:135px;bottom:461px;letter-spacing:0.08px;word-spacing:-1.04px;}
#t10_671{left:96px;bottom:439px;letter-spacing:0.05px;word-spacing:-0.4px;}
#t11_671{left:96px;bottom:418px;letter-spacing:0.08px;word-spacing:-0.41px;}
#t12_671{left:96px;bottom:397px;letter-spacing:0.14px;word-spacing:-0.46px;}
#t13_671{left:96px;bottom:361px;letter-spacing:0.12px;word-spacing:-0.48px;}
#t14_671{left:96px;bottom:340px;letter-spacing:0.13px;word-spacing:-0.45px;}
#t15_671{left:581px;bottom:340px;letter-spacing:0.11px;word-spacing:-0.43px;}
#t16_671{left:758px;bottom:340px;letter-spacing:0.11px;word-spacing:-0.73px;}
#t17_671{left:96px;bottom:319px;letter-spacing:0.14px;word-spacing:-0.45px;}
#t18_671{left:96px;bottom:297px;letter-spacing:0.14px;word-spacing:-0.48px;}
#t19_671{left:96px;bottom:276px;letter-spacing:0.14px;word-spacing:-0.33px;}
#t1a_671{left:96px;bottom:236px;letter-spacing:0.11px;}
#t1b_671{left:147px;bottom:236px;letter-spacing:0.06px;word-spacing:0.11px;}
#t1c_671{left:96px;bottom:201px;letter-spacing:0.13px;word-spacing:-1px;}
#t1d_671{left:96px;bottom:180px;letter-spacing:0.11px;word-spacing:-0.74px;}
#t1e_671{left:96px;bottom:158px;letter-spacing:0.11px;word-spacing:-0.45px;}
#t1f_671{left:396px;bottom:12px;letter-spacing:0.16px;}

.s1_671{font-size:17px;font-family:Arial-Italic_62c;color:#000;}
.s2_671{font-size:18px;font-family:Arial-BoldItalic_623;color:#000;}
.s3_671{font-size:17px;font-family:Arial-BoldItalic_623;color:#000;}
.s4_671{font-size:18px;font-family:TimesNewRoman_61y;color:#000;}
.s5_671{font-size:18px;font-family:TimesNewRoman-Italic_626;color:#000;}
.s6_671{font-size:24px;font-family:Arial-Bold_61q;color:#000;}
.s7_671{font-size:18px;font-family:Arial-Bold_61q;color:#000;}
.s8_671{font-size:18px;font-family:Arial_62w;color:#00AB00;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts671" type="text/css" >

@font-face {
	font-family: Arial-BoldItalic_623;
	src: url("fonts/Arial-BoldItalic_623.woff") format("woff");
}

@font-face {
	font-family: Arial-Bold_61q;
	src: url("fonts/Arial-Bold_61q.woff") format("woff");
}

@font-face {
	font-family: Arial-Italic_62c;
	src: url("fonts/Arial-Italic_62c.woff") format("woff");
}

@font-face {
	font-family: Arial_62w;
	src: url("fonts/Arial_62w.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman-Italic_626;
	src: url("fonts/TimesNewRoman-Italic_626.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_61y;
	src: url("fonts/TimesNewRoman_61y.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg671Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg671" style="-webkit-user-select: none;"><object width="935" height="1210" data="671/671.svg" type="image/svg+xml" id="pdf671" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_671" class="t s1_671">Memory System </span><span id="t2_671" class="t s2_671">216 </span>
<span id="t3_671" class="t s3_671">24593—Rev. 3.41—June 2023 </span><span id="t4_671" class="t s3_671">AMD64 Technology </span>
<span id="t5_671" class="t s4_671">range reserved region will not cause the addresses on that page to become cacheable. Instead, a portion </span>
<span id="t6_671" class="t s4_671">of the cache will become unusable by any address since the addresses for which that portion of cache is </span>
<span id="t7_671" class="t s4_671">reserved cannot be installed in the cache and all other addresses are prevented from being installed </span>
<span id="t8_671" class="t s4_671">there. </span>
<span id="t9_671" class="t s4_671">When Secure Memory Encryption (SME) or Secure Encrypted Virtualization (SEV) is enabled, the L3 </span>
<span id="ta_671" class="t s4_671">range reservation feature cannot be used on system physical addresses that are encrypted. See “Secure </span>
<span id="tb_671" class="t s4_671">Memory Encryption” on page 237 and “Secure Encrypted Virtualization” on page 588 for details. </span>
<span id="tc_671" class="t s4_671">Reserving a way of the L3 cache for range reservation exempts those ways from being used by the L3 </span>
<span id="td_671" class="t s4_671">QoS Allocation feature. The ways that overlap between any of the </span><span id="te_671" class="t s5_671">L3 QoS Allocation Mask </span><span id="tf_671" class="t s4_671">MSRs </span>
<span id="tg_671" class="t s4_671">(MSR 0x0000_0C90h through 0x0000_0C9Fh) will be unavailable for use by the L3 QoS Allocation </span>
<span id="th_671" class="t s4_671">feature and only available for use by the L3 Range Reservation feature. </span>
<span id="ti_671" class="t s6_671">7.7 </span><span id="tj_671" class="t s6_671">Memory-Type Range Registers </span>
<span id="tk_671" class="t s4_671">The AMD64 architecture supports three mechanisms for software access-control and cacheability- </span>
<span id="tl_671" class="t s4_671">control over memory regions. These mechanisms can be used in place of similar capabilities provided </span>
<span id="tm_671" class="t s4_671">by external chipsets used with early x86 processors. </span>
<span id="tn_671" class="t s4_671">This section describes a control mechanism that uses a set of programmable model-specific registers </span>
<span id="to_671" class="t s4_671">(MSRs) called the </span><span id="tp_671" class="t s5_671">memory-type-range registers </span><span id="tq_671" class="t s4_671">(MTRRs). The MTRR mechanism provides system </span>
<span id="tr_671" class="t s4_671">software with the ability to manage hardware-device memory mapping. System software can </span>
<span id="ts_671" class="t s4_671">characterize physical-memory regions by type (e.g., ROM, flash, memory-mapped I/O) and assign </span>
<span id="tt_671" class="t s4_671">hardware devices to the appropriate physical-memory type. </span>
<span id="tu_671" class="t s4_671">Another control mechanism is implemented as an extension to the page-translation capability and is </span>
<span id="tv_671" class="t s4_671">called the </span><span id="tw_671" class="t s5_671">page attribute table </span><span id="tx_671" class="t s4_671">(PAT). It is described in “Page-Attribute Table Mechanism” on </span>
<span id="ty_671" class="t s4_671">page </span><span id="tz_671" class="t s4_671">226. Like the MTRRs, PAT provides system software with the ability to manage hardware-device </span>
<span id="t10_671" class="t s4_671">memory mapping. With PAT, however, system software can characterize physical pages and assign </span>
<span id="t11_671" class="t s4_671">virtually-mapped devices to those physical pages using the page-translation mechanism. PAT may be </span>
<span id="t12_671" class="t s4_671">used in conjunction with the MTTR mechanism to maximize flexibility in memory control. </span>
<span id="t13_671" class="t s4_671">Finally, control mechanisms are provided for managing memory-mapped I/O. These mechanisms </span>
<span id="t14_671" class="t s4_671">employ extensions to the MTRRs and a separate feature called the </span><span id="t15_671" class="t s5_671">top-of-memory registers</span><span id="t16_671" class="t s4_671">. The </span>
<span id="t17_671" class="t s4_671">MTRR extensions include additional MTRR type-field encodings for fixed-range MTRRs and </span>
<span id="t18_671" class="t s4_671">variable-range I/O range registers (IORRs). These mechanisms are described in “Memory-Mapped </span>
<span id="t19_671" class="t s4_671">I/O” on page 231. </span>
<span id="t1a_671" class="t s7_671">7.7.1 </span><span id="t1b_671" class="t s7_671">MTRR Type Fields </span>
<span id="t1c_671" class="t s4_671">The MTRR mechanism provides a means for associating a physical-address range with a memory type </span>
<span id="t1d_671" class="t s4_671">(see “Memory Types” on page 196). The MTRRs contain a type field used to specify the memory type </span>
<span id="t1e_671" class="t s4_671">in effect for a given physical-address range. </span>
<span id="t1f_671" class="t s8_671">[AMD Public Use] </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
