(* use_dsp48="no" *) (* use_dsp="no" *) module top
#(parameter param9 = (((((8'ha5) ? (8'haf) : (8'ha3)) ? ((8'hae) == (8'hab)) : ((8'ha6) >>> (8'ha4))) && (~|((8'hac) ~^ (8'ha0)))) ? ({((8'haa) ? (8'haf) : (8'ha5))} && (((8'haa) ? (8'h9d) : (8'h9d)) ? ((8'hae) ~^ (8'h9e)) : ((8'ha2) <<< (8'ha9)))) : ((((8'ha6) ? (8'haf) : (8'hac)) >>> (^~(8'ha3))) << (((8'hb0) > (8'ha2)) >>> (8'ha4)))))
(y, clk, wire3, wire2, wire1, wire0);
  output wire [(32'h22):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire signed [(4'h8):(1'h0)] wire3;
  input wire signed [(3'h5):(1'h0)] wire2;
  input wire signed [(3'h4):(1'h0)] wire1;
  input wire signed [(3'h6):(1'h0)] wire0;
  wire [(2'h2):(1'h0)] wire8;
  wire [(3'h7):(1'h0)] wire7;
  wire [(3'h6):(1'h0)] wire6;
  wire [(4'h9):(1'h0)] wire5;
  wire [(4'h9):(1'h0)] wire4;
  assign y = {wire8, wire7, wire6, wire5, wire4, (1'h0)};
  assign wire4 = ($signed($unsigned($signed(wire2))) && (&$signed((wire1 != wire3))));
  assign wire5 = $unsigned($signed((-wire4)));
  assign wire6 = {(~|(8'h9c))};
  assign wire7 = (wire1 << wire5);
  assign wire8 = (&($signed((|(8'ha0))) >>> (((8'h9e) == wire5) ?
                     wire1[(2'h3):(1'h0)] : (~&wire7))));
endmodule