{
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 6.8.11  2018-08-07 bk=1.4403 VDI=40 GEI=35 GUI=JA:9.0 non-TLS
#  -string -flagsOSRD
preplace port dma_irq -pg 1 -y 580 -defaultsOSRD
preplace port M_AXI_DMA -pg 1 -y 540 -defaultsOSRD
preplace port peripheral_aresetn -pg 1 -y 610 -defaultsOSRD
preplace port link0_rx -pg 1 -y 180 -defaultsOSRD
preplace port link1_rx -pg 1 -y 570 -defaultsOSRD
preplace port S_AXI_DMA -pg 1 -y 510 -defaultsOSRD
preplace port interconnect_aresetn -pg 1 -y 20 -defaultsOSRD
preplace port aclk -pg 1 -y 260 -defaultsOSRD
preplace port lxclk_ref_div4 -pg 1 -y 590 -defaultsOSRD
preplace port delay_clk -pg 1 -y 240 -defaultsOSRD
preplace port lxclk_ref -pg 1 -y 200 -defaultsOSRD
preplace port S_AXI_RESET -pg 1 -y 70 -defaultsOSRD
preplace inst axi_dma -pg 1 -lvl 4 -y 600 -defaultsOSRD
preplace inst link_port_1 -pg 1 -lvl 2 -y 610 -defaultsOSRD
preplace inst axis_interconnect -pg 1 -lvl 4 -y 300 -defaultsOSRD
preplace inst xlconstant_0 -pg 1 -lvl 3 -y 460 -defaultsOSRD
preplace inst util_vector_logic_0 -pg 1 -lvl 1 -y 390 -defaultsOSRD
preplace inst axi_gpio_0 -pg 1 -lvl 2 -y 90 -defaultsOSRD
preplace inst link_port_0 -pg 1 -lvl 2 -y 320 -defaultsOSRD
preplace netloc Conn1 1 0 2 N 70 N
preplace netloc sysclk_hier_clk_50M 1 0 2 N 590 250
preplace netloc microblaze_0_Clk 1 0 4 N 260 280 210 580 220 770
preplace netloc axi_interconnect_0_M02_AXI 1 0 4 NJ 510 NJ 510 580J 560 NJ
preplace netloc util_vector_logic_0_Res 1 1 1 290
preplace netloc ARESETN_1 1 0 4 -70J 10 NJ 10 NJ 10 790J
preplace netloc proc_sys_reset_1_peripheral_aresetn 1 0 4 -70 210 270 200 N 200 780
preplace netloc axis_interconnect_0_M00_AXIS 1 3 2 800 130 1450
preplace netloc delay_clk_0_1 1 0 2 NJ 240 240
preplace netloc link_port_1_M_AXIS 1 2 2 590 210 N
preplace netloc axi_dma_0_s2mm_introut 1 4 1 1460
preplace netloc link_rx_1_1 1 0 2 NJ 570 N
preplace netloc axi_gpio_0_gpio_io_o 1 0 3 -60 0 NJ 0 570
preplace netloc xlconstant_0_dout 1 3 1 790
preplace netloc link_port_0_M_AXIS 1 2 2 570 190 N
preplace netloc clk_wiz_1_clk_200M 1 0 2 N 200 260
preplace netloc axi_dma_0_M_AXI_S2MM 1 4 1 1450
preplace netloc link_rx_0_1 1 0 2 NJ 180 290
levelinfo -pg 1 -90 90 430 690 1280 1480 -top -160 -bot 960
"
}
0
