[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of TDP142IRNQT production of TEXAS INSTRUMENTS from the text:TDP142\nDP \nReceptacleML0_IN\nML1_IN\nML2_IN\nML3_INML0_OUT\nML1_OUT\nML2_OUT\nML3_OUT\nAUX\nHPDGPU  \nCopyright © 2017, Texas Instruments Incorporated\nGPUx\nTDP142 TDP142 Scaler\nProduct\nFolder\nOrder\nNow\nTechnical\nDocuments\nTools &\nSoftware\nSupport &\nCommunity\nAnIMPORTANT NOTICE attheend ofthisdata sheet addresses availability, warranty, changes, use insafety-critical applications,\nintellectual property matters andother important disclaimers. PRODUCTION DATA.TDP142\nSLLSEZ1C –SEPTEMBER 2017 –REVISED MAY 2019\nTDP142 DisplayPortTM8.1GbpsLinear Redriver\n11Features\n1•DisplayPort ™1.4upto8.1Gbps (HBR3)\n•Ultra-low-power architecture\n•Linear redriver with upto14dBequalization\n•Transparent toDisplayPort linktraining\n•Configuration through GPIO orI2C\n•Hot-Plug capable\n•Support DisplayPort dual-mode standard version\n1.1(AC-coupled HDMI)\n•Industrial temperature range: -40ºCto85ºC\n(TDP142I)\n•Commercial temperature range: 0ºCto70ºC\n(TDP142)\n•4mmx6mm, 0.4mmPitch WQFN package\n2Applications\n•Tablets, notebooks, desktops, PC\n•Active cables\n•Monitors\n•Docking stations3Description\nThe TDP142 isaDisplayPortTM(DP) linear redriver\nthat isable tosnoop AUX and HPD signals. The\ndevice complies with theVESA DisplayPort standard\nVersion 1.4, and supports a1-4 lane Main Link\ninterface signaling uptoHBR3 (8.1 Gbps perlane).\nAdditionally, this device isposition independent. It\ncanbeplaced inside source, cable orsink effectively\nproviding a"negative loss"component totheoverall\nlinkbudget.\nThe TDP142 provides several levels ofreceive linear\nequalization tocompensate forcable and board trace\nloss due tointer symbol interference (ISI). Operates\nonasingle 3.3Vsupply and comes inacommercial\ntemperature range (TDP142) and industrial\ntemperature range (TDP142I).\nDevice Information(1)\nPART NUMBER PACKAGE BODY SIZE (NOM)\nTDP142 WQFN (40) 4.00 mmx6.00 mm\nTDP142I WQFN (40) 4.00 mmx6.00 mm\n(1)Forallavailable packages, see theorderable addendum at\ntheendofthedata sheet.\nSPACER\nSimplified Schematics Display\n2TDP142\nSLLSEZ1C –SEPTEMBER 2017 –REVISED MAY 2019 www.ti.com\nProduct Folder Links: TDP142Submit Documentation Feedback Copyright ©2017 –2019, Texas Instruments IncorporatedTable ofContents\n1Features .................................................................. 1\n2Applications ........................................................... 1\n3Description ............................................................. 1\n4Revision History ..................................................... 2\n5PinConfiguration andFunctions ......................... 3\n6Specifications ......................................................... 5\n6.1 Absolute Maximum Ratings ...................................... 5\n6.2 ESD Ratings .............................................................. 5\n6.3 Recommended Operating Conditions ....................... 5\n6.4 Thermal Information .................................................. 5\n6.5 Power Supply Characteristics ................................... 6\n6.6 DCElectrical Characteristics .................................... 6\n6.7 ACElectrical Characteristics ..................................... 7\n6.8 Timing Requirements ................................................ 8\n6.9 Switching Characteristics .......................................... 8\n6.10 Typical Characteristics ............................................ 9\n7Parameter Measurement Information ................ 10\n8Detailed Description ............................................ 11\n8.1 Overview ................................................................. 11\n8.2 Functional Block Diagram ....................................... 118.3 Feature Description ................................................. 12\n8.4 Device Functional Modes ........................................ 13\n8.5 Programming ........................................................... 15\n8.6 Register Maps ......................................................... 17\n9Application andImplementation ........................ 20\n9.1 Application Information ............................................ 20\n9.2 Typical Application .................................................. 22\n10Power Supply Recommendations ..................... 25\n11Layout ................................................................... 26\n11.1 Layout Guidelines ................................................. 26\n11.2 Layout Example .................................................... 26\n12Device andDocumentation Support ................. 28\n12.1 Related Links ........................................................ 28\n12.2 Receiving Notification ofDocumentation Updates 28\n12.3 Community Resources .......................................... 28\n12.4 Trademarks ........................................................... 28\n12.5 Electrostatic Discharge Caution ............................ 28\n12.6 Glossary ................................................................ 28\n13Mechanical, Packaging, andOrderable\nInformation ........................................................... 28\n4Revision History\nChanges from Revision B(August 2018) toRevision C Page\n•Added following topin11description: IfI2C_EN =“F”,then thispinmust besetto“F”or“0”............................................ 3\nChanges from Revision A(October 2017) toRevision B Page\n•Changed theappearance ofthepinout image inthePinConfiguration andFunction section .............................................. 3\n•Added Note 2Topins 29and32inthePinFunctions table .................................................................................................. 4\nChanges from Original (September 2017) toRevision A Page\n•Changed theHuman-body model (HBM) value From: ±6000 To:±5000 intheESD Ratings ............................................... 5\nThermal\nPad1 VCC\n2 DPEQ1\n3 RSVD1\n4 RSVD2\n5 RSVD3\n6 VCC\n7 RSVD4\n8 RSVD5\n9 INDP0p\n10 INDP0n\n11 A0\n12 INDP1p\n13 INDP1n\n14 DPEQ0/A1\n15 INDP2p\n16 INDP2n\n17 I2C_EN\n18 INDP3p\n19 INDP3n\n20 VCC21 TEST1/SCL22 TEST2/SDA23 DPEN/HPDIN24 AUXp25 AUXn26 RSVD627 RSVD728 VCC29 SNOOPENZ/RSVD830 OUTDP3p31 OUTDP3n32 HPDIN/RSVD933 OUTDP2p34 OUTDP2n35 RSVD1036 OUTDP1n37 OUTDP1p38 RSVD1139 OUTDP0n40 OUTDP0p\nNot to scale\n3TDP142\nwww.ti.com SLLSEZ1C –SEPTEMBER 2017 –REVISED MAY 2019\nProduct Folder Links: TDP142Submit Documentation Feedback Copyright ©2017 –2019, Texas Instruments Incorporated(1) Leave unconnected onPCB.5PinConfiguration andFunctions\nRNQ Package\n40-Pin (WQFN)\nTopView\nPinFunctions\nPIN\nI/O DESCRIPTION\nNAME NO.\nVCC 1,6,20,28 P 3.3-V Power Supply.\nDPEQ1 2 4Level IDisplayPort Receiver EQcontrol. This along with DPEQ0 willselect theDisplayPort receiver\nequalization gain. Refer toTable 2forequalization settings.\nRSVD1 3 I Reserved.(1)\nRSVD2 4 O Reserved.(1)\nRSVD3 5 O Reserved.(1)\nRSVD4 7 I Reserved.(1)\nRSVD5 8 I Reserved.(1)\nINDP0p 9 I DPDifferential positive input forDisplayPort Lane 0.\nINDP0n 10 I DPDifferential negative input forDisplayPort Lane 0.\nA0 11 4Level IWhen I2C_EN =0,leave thepinunconnected. When I2C_EN isnot‘0’,thispinwillalso setthe\nTDP142 I2Caddress. See Table 4.IfI2C_EN =“F”,then thispinmust besetto“F”or“0”.\nINDP1p 12 DiffI DPDifferential positive input forDisplayPort Lane 1.\nINDP1n 13 DiffI DPDifferential negative input forDisplayPort Lane 1.\nDPEQ0/A1 14 4Level IDisplayPort Receiver EQcontrol. This along with DPEQ1 willselect theDisplayPort receiver\nequalization gain. Refer toTable 2forequalization settings. When I2C_EN isnot‘0’,thispinwill\nalso settheTDP142 I2Caddress. See Table 4.\nINDP2p 15 DiffI DPDifferential positive input forDisplayPort Lane 2.\nINDP2n 16 DiffI DPDifferential negative input forDisplayPort Lane 2.\n4TDP142\nSLLSEZ1C –SEPTEMBER 2017 –REVISED MAY 2019 www.ti.com\nProduct Folder Links: TDP142Submit Documentation Feedback Copyright ©2017 –2019, Texas Instruments IncorporatedPinFunctions (continued)\nPIN\nI/O DESCRIPTION\nNAME NO.\n(2) Notafail-safe I/O.Actively driving pinhigh while VCC isremoved results inleakage voltage onVCC pins.I2C_EN 17 4Level II2CProgramming Mode orGPIO Programming Select. I2Cisonly disabled when thispinis‘0".\n0=GPIO mode (I2Cdisabled).\nR=TITest Mode (I2Cenabled at3.3V).\nF=I2Cenabled at1.8V.\n1=I2Cenabled at3.3V.\nINDP3p 18 DiffI DPDifferential positive input forDisplayPort Lane 3.\nINDP3n 19 DiffI DPDifferential negative input forDisplayPort Lane 3.\nTEST1/SCL 21 2Level IWhen I2C_EN= ’0’,pulldown with 10kordirectly connect toground. Otherwise thispinisI2C\nclock. .When used forI2Cclock pullup toI2Cmaster\'s VCC I2Csupply.\nTEST2/SDA 22 2Level IWhen I2C_EN= ’0’,pulldown with 10kordirectly connect toground. Otherwise thispinisI2Cdata.\nWhen used forI2Cdata pullup toI2Cmaster\'s VCC I2Csupply.\nDPEN/HPDIN 232Level I\n(Failsafe)\n(PD)DPEnable Pin. When I2C_EN =‘0’,thispinwillenable ordisable DisplayPort functionality.\nOtherwise, when I2C_EN isnot"0",DisplayPort functionality isenabled anddisabled through I2C\nregisters.\nL=DisplayPort Disabled. (Pull-down with 10kresistor)\nH=DisplayPort Enabled. (Pull-up with10k resistor)\nWhen I2C_EN isnot"0"thispinisaninput forHotPlug Detect (HPD) received from DisplayPort\nsink. When thisHPDIN islowforgreater than 2ms,allDisplayPort lanes aredisabled.\nAUXp 24 I/O,CMOSThis pinalong with AUXN isused bytheTDP142 forAUX snooping. See theApplication and\nImplementation section formore detail.\nAUXn 25 I/O,CMOSThis pinalong with AUXP isused bytheTDP142 forAUX snooping. See theApplication and\nImplementation section formore detail.\nRSVD6 26 I/O,CMOS Reserved.(1)\nRSVD7 27 I/O,CMOS Reserved.(1)\nSNOOPENZ/RSVD8 29(2) I/O\n(PD)When I2C_EN !=0,thispinisreserved. When I2C_EN =0,thispinisSNOOPENZ (L=AUX\nsnoop enabled andH=AUX snoop disabled with alllanes active).\nOUTDP3p 30 DiffO DPDifferential positive output forDisplayPort Lane 3.\nOUTDP3n 31 DiffO DPDifferential negative output forDisplayPort Lane 3.\nHPDIN/RSVD9 32(2) I/O\n(PD)When I2C_EN !=0,thispinisreserved. When I2C_EN =0,thispinisaninput forHotPlug Detect\nreceived from DisplayPort sink. When HPDIN islowforgreater than 2ms, allDisplayPort lanes are\ndisabled.\nOUTDP2p 33 DiffO DPDifferential positive output forDisplayPort Lane 2.\nOUTDP2n 34 DiffO DPDifferential negative output forDisplayPort Lane 2.\nRSVD10 35 I Reserved.(1)\nOUTDP1n 36 DiffO DPDifferential negative output forDisplayPort Lane 1.\nOUTDP1p 37 DiffO DPDifferential positive output forDisplayPort Lane 1.\nRSVD11 38 I Reserved.(1)\nOUTDP0n 39 DiffO DPDifferential negative output forDisplayPort Lane 0.\nOUTDP0p 40 DiffO DPDifferential positive output forDisplayPort Lane 0.\nGND Thermal Pad G Ground.\n5TDP142\nwww.ti.com SLLSEZ1C –SEPTEMBER 2017 –REVISED MAY 2019\nProduct Folder Links: TDP142Submit Documentation Feedback Copyright ©2017 –2019, Texas Instruments Incorporated(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage tothedevice. These arestress ratings\nonly, which donotimply functional operation ofthedevice atthese oranyother conditions beyond those indicated under Recommended\nOperating Conditions .Exposure toabsolute-maximum-rated conditions forextended periods may affect device reliability.\n(2) Allvoltage values arewith respect totheGND terminals.6Specifications\n6.1 Absolute Maximum Ratings\nover operating free-air temperature range (unless otherwise noted)(1)\nMIN MAX UNIT\nSupply Voltage Range(2),VCC –0.3 4 V\nVoltage Range atanyinput oroutput pinDifferential voltage between positive and\nnegative inputs–2.5 2.5 V\nVoltage atdifferential inputs –0.5 VCC+0.5 V\nCMOS Inputs –0.5 VCC+0.5 V\nMaximum junction temperature, TJ 125 °C\nStorage temperature, Tstg –65 150 °C\n(1) JEDEC document JEP155 states that500-V HBM allows safe manufacturing with astandard ESD control process.\n(2) JEDEC document JEP157 states that250-V CDM allows safe manufacturing with astandard ESD control process.6.2 ESD Ratings\nVALUE UNIT\nV(ESD) Electrostatic dischargeHuman-body model (HBM), perANSI/ESDA/JEDEC JS-001(1)±5000\nV Charged-device model (CDM), perJEDEC specification JESD22-\nC101(2) ±1500\n6.3 Recommended Operating Conditions\nover operating free-air temperature range (unless otherwise noted)\nMIN NOM MAX UNIT\nVCCMain power supply 3 3.3 3.6 V\nSupply Ramp Requirement 100 ms\nV(12C) Supply thatexternal resistors arepulled uptoonSDA andSCL 1.7 3.6 V\nV(PSN) Supply Noise onVCCpins 100 mV\nTA Operating free-air temperatureTDP142 0 70 °C\nTDP142I –40 85 °C\n(1) Formore information about traditional andnew thermal metrics, seetheSemiconductor andICPackage Thermal Metrics application\nreport.6.4 Thermal Information\nTHERMAL METRIC(1)TDP142\nUNIT RNQ (WQFN)\n40PINS\nRθJA Junction-to-ambient thermal resistance 37.6 °C/W\nRθJC(top) Junction-to-case (top) thermal resistance 20.7 °C/W\nRθJB Junction-to-board thermal resistance 9.5 °C/W\nψJT Junction-to-top characterization parameter 0.2 °C/W\nψJB Junction-to-board characterization parameter 9.4 °C/W\nRθJC(bot) Junction-to-case (bottom) thermal resistance 2.3 °C/W\n6TDP142\nSLLSEZ1C –SEPTEMBER 2017 –REVISED MAY 2019 www.ti.com\nProduct Folder Links: TDP142Submit Documentation Feedback Copyright ©2017 –2019, Texas Instruments Incorporated6.5 Power Supply Characteristics\nover operating free-air temperature range (unless otherwise noted)\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nPCC(ACTIVE--DP)Average active power\n4Lane DPOnlyFour active DPlanes operating at\n8.1Gbps;\nDPEN =H;TEST2 =L;660 mW\nPCC(NC) Average power with noconnection Nodevice isconnected 2.4 mW\nPCC(SHUTDOWN) Device Shutdown DPEN =L;TEST2 =L;I2C_EN =0; 0.85 mW\n6.6 DCElectrical Characteristics\nover operating free-air temperature range (unless otherwise noted)\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\n4-State CMOS Inputs(DPEQ[1:0], I2C_EN)\nIIH High level input current VCC=3.6V;VIN=3.6V 20 80 µA\nIIL Low level input current VCC=3.6V;VIN=0V –160 -40 µA\n4-Level VTHThreshold 0/R VCC=3.3V 0.55 V\nThreshold R/Float VCC=3.3V 1.65 V\nThreshold Float /1 VCC=3.3V 2.7 V\nRPU Internal pull-up resistance 35 kΩ\nRPD Internal pull-down resistance 95 kΩ\n2-State CMOS Input (DPEN, Test1, Test2, SNOOPENZ, HPDIN) DPEN, TEST1 andTEST2 areFailsafe.\nVIH High-level input voltage 2 3.6 V\nVIL Low-level input voltage 0 0.8 V\nRPD Internal pull-down resistance forDPEN 500 kΩ\nR(ENPD)Internal pull-down resistance for\nSNOOPENZ (pin29), andHPDIN (pin\n32)150 kΩ\nIIH High-level input current VIN=3.6V –25 25 µA\nIIL Low-level input current VIN=GND, VCC=3.6V –25 25 µA\nI2CControl Pins SCL, SDA\nVIH High-level input voltage I2C_EN =0 0.7xV(I2C) 3.6 V\nVIL Low-level input voltage I2C_EN =0 0 0.3xV(I2C) V\nVOL Low-level output voltage I2C_EN =0;IOL=3mA 0 0.4 V\nIOL Low-level output current I2C_EN =0;VOL=0.4V 20 mA\nII(I2C) Input current onSDA pin 0.1xV(I2C)<Input voltage <3.3V –10 10 µA\nCI(I2C) Input capacitance 10 pF\nC(I2C_FM+_BUS) I2Cbuscapacitance forFM+ (1MHz) 150 pF\nC(I2C_FM_BUS) I2Cbuscapacitance forFM(400kHz) 150 pF\nR(EXT_I2C_FM+)External resistors onboth SDA andSCL\nwhen operating atFM+ (1MHz)C(I2C_FM+_BUS) =150pF 620 820 910 Ω\nR(EXT_I2C_FM)External resistors onboth SDA andSCL\nwhen operating atFM(400kHz)C(I2C_FM_BUS) =150pF 620 1500 2200 Ω\n7TDP142\nwww.ti.com SLLSEZ1C –SEPTEMBER 2017 –REVISED MAY 2019\nProduct Folder Links: TDP142Submit Documentation Feedback Copyright ©2017 –2019, Texas Instruments Incorporated6.7 ACElectrical Characteristics\nover operating free-air temperature range (unless otherwise noted)\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nDisplayPort Transmitter (OUTDP[3:0]p orOUTDP[3:0]n)\nVTX(DIFF-PP) Transmitter dynamic differential voltage swing range. 1500 mV PP\nVTX(RCV-DETECT) Amount ofvoltage change allowed during receiver detection 600 mV\nVTX(CM-AC-PP-ACTIVE) TxACcommon-mode voltage activeMax mismatch from Txp+Txnforboth\ntime andamplitude100 mV PP\nVTX(IDLE-DIFF-AC-PP)ACelectrical idledifferential peak-to-\npeak output voltageAtpackage pins 0 10 mV\nVTX(IDLE-DIFF-DC)DCelectrical idledifferential output\nvoltageAtpackage pins after lowpass filter to\nremove ACcomponent0 14 mV\nRTX(DIFF) Differential impedance ofthedriver 75 120 Ω\nCAC(COUPLING) ACcoupling capacitor 75 265 nF\nRTX(CM)Common-mode impedance ofthe\ndriverMeasured with respect toACground\nover\n0–500mV18 30 Ω\nCTX(PARASITIC) TXinput capacitance forreturn loss Atpackage pins, at2.5GHz 1.25 pF\nRLTX(DIFF) Differential return loss50MHz –1.25 GHz at90Ω -15 dB\n2.5GHz at90Ω -12 dB\nRLTX(CM) Common-mode return loss 50MHz –2.5GHz at90Ω -13 dB\nITX(SHORT) TXshort circuit current TX±shorted toGND 67 mA\nVTX(DC-CM) Common-mode voltage bias inthetransmitter (DC) 0 0 V\nACCharacteristics\nCrosstalkDifferential crosstalk between TXand\nRXsignal pairsat2.5GHz –30 dB\nC(P1dB-LF)Low frequency 1-dB compression\npointat100MHz, 200mV PP<VID\n<2000 mV PP1300 mV PP\nC(P1dB-HF)High frequency 1-dB compression\npointat2.5GHz, 200mV PP<VID\n<2000 mV PP1300 mV PP\nfLF Low frequency cutoff 200mV PP<VID<2000 mV PP 20 50 kHz\nTXoutput deterministic jitter200mV PP<VID<2000 mV PP,PRBS7,\n5Gbps0.05 UIpp\n200mV PP<VID<2000 mV PP,PRBS7,\n8.1Gbps0.08 UIpp\nTXoutput total jitter200mV PP<VID<2000 mV PP,PRBS7,\n5Gbps0.08 UIpp\n200mV PP<VID<2000 mV PP,PRBS7,\n8.1Gbps0.135 UIpp\nDisplayPort Receiver (INDP[3:0]p orINDP[3:0]n)\nVID(PP) Peak-to-peak input differential dynamic voltage range 2000 V\nVIC Input common mode voltage 0 2 V\nC(AC) ACcoupling capacitance 75 200 nF\nEQ(DP) Receiver equalization DPEQ[1:0] at4.05 GHz 14 dB\ndR Data rate HBR3 8.1 Gbps\nR(ti) Input termination resistance 80 100 120 Ω\nAUXp orAUXn\nV(AUXP_DC_CM)AUX Channel DCcommon mode\nvoltage forAUXpVCC=3.3V 0 0.4 V\nV(AUXN_DC_CM)AUX Channel DCcommon mode\nvoltage forAUXnVCC=3.3V 2.7 3.6 V\n8TDP142\nSLLSEZ1C –SEPTEMBER 2017 –REVISED MAY 2019 www.ti.com\nProduct Folder Links: TDP142Submit Documentation Feedback Copyright ©2017 –2019, Texas Instruments Incorporated6.8 Timing Requirements\nMIN NOM MAX UNIT\ntDIFF_DLY Differential Propagation Delay See Figure 7 300 ps\ntR,tF Output Rise/Fall time (see Figure 9)20%-80% ofdifferential\nvoltage measured 1inch\nfrom theoutput pin40 ps\ntRF_MM Output Rise/Fall time mismatch20%-80% ofdifferential\nvoltage measured 1inch\nfrom theoutput pin2.6 ps\n6.9 Switching Characteristics\nover operating free-air temperature range (unless otherwise noted)\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nDPEN andHPDIN\ntDPEN_DEBOUNCE DPEN andHPDIN debounce time when transitioning from HtoL. 2 10 ms\nI2C(Refer toFigure 6)\nfSCL I2Cclock frequency 1 MHz\ntBUF Bus free time between START andSTOP conditions 0.5 µs\ntHDSTAHold time after repeated START condition. After thisperiod, thefirst\nclock pulse isgenerated0.26 µs\ntLOW Low period oftheI2Cclock 0.5 µs\ntHIGH High period oftheI2Cclock 0.26 µs\ntSUSTA Setup time forarepeated START condition 0.26 µs\ntHDDAT Data hold time 0 μs\ntSUDAT Data setup time 50 ns\ntR Rise time ofboth SDA andSCL signals 120 ns\ntF Falltime ofboth SDA andSCL signals20×(V(I2C)/5.5\nV)120 ns\ntSUSTO Setup time forSTOP condition 0.26 μs\nCb Capacitive load foreach busline 150 pF\nTime (20.57 ps/Div)Output Voltage (75 mV/Div)\nFrequency (GHz)SDD11 (dB)\n0.01 0.1 1 1020 20-40-35-30-25-20-15-10-505\nD003DP0\nDP1\nDP2\nDP3\nFrequency (GHz)SD22 (dB)\n0.01 0.1 1 1020 20-30-25-20-15-10-50\nD004OUT DP0\nOUT DP1\nOUT DP2\nOUT DP3\nFrequency (GHz)SDD21 (dB)\n-15-10-5051015\n0.01 0.1 1 10\nD001EQ0\nEQ1\nEQ2\nEQ3EQ4\nEQ5\nEQ6\nEQ7EQ8\nEQ9\nEQ10\nEQ11EQ12\nEQ13\nEQ14\nEQ15\nDifferential Input Voltage (V)Differential Output Voltage (V)\n00.20.40.60.811.21.41.61.8200.20.40.60.811.21.41.6\nD004EQ0\nEQ1\nEQ2\nEQ3EQ4\nEQ5\nEQ6\nEQ7EQ8\nEQ9\nEQ10\nEQ11EQ12\nEQ13\nEQ14\nEQ15\n9TDP142\nwww.ti.com SLLSEZ1C –SEPTEMBER 2017 –REVISED MAY 2019\nProduct Folder Links: TDP142Submit Documentation Feedback Copyright ©2017 –2019, Texas Instruments Incorporated6.10 Typical Characteristics\nFigure 1.DisplayPort EQSettings Curves Figure 2.DisplayPort Linearity Curves at4.05 GHz\nFigure 3.Input Return Loss Performance Figure 4.Output Return Loss Performance\nFigure 5.DisplayPort HBR3 Eye-Pattern Performance with 12-inch Input PCB Trace at8.1Gbps\ntr tf20%80%\nTIDLEExit TIDLEEntryIN+\nIN-Vcm\nOUT+\nOUT-VcmVRX-LFPS-DET-DIFF-PP\nIN\nOUTTDIFF_DLY TDIFF_DLY\ntBUF\ntHDSTAtRtLOW\ntHDDATtHIGHtF\ntSUDAT tSUSTAtHDSTA\ntSUSTOP S S PSDA\nSCL30%70%\n30%70%\n10TDP142\nSLLSEZ1C –SEPTEMBER 2017 –REVISED MAY 2019 www.ti.com\nProduct Folder Links: TDP142Submit Documentation Feedback Copyright ©2017 –2019, Texas Instruments Incorporated7Parameter Measurement Information\nFigure 6.I2CTiming Diagram Definitions\nFigure 7.Propagation Delay\nFigure 8.Electrical IdleMode ExitandEntry Delay\nFigure 9.Output Rise andFallTimes\nINDP0p\nINDP0n\nINDP3p\nINDP3n\nI2C_ENA0\nTEST2/SDATEST1/SCL\nVCCAUXp\nAUXnOUTDP3nOUTDP3p\nSNOOPENZ/RSVD8OUTDP2nOUTDP2p\nHPDIN/RSVD9EQ\nEQ\nEQEQ  Driver\n  DriverTermTerm Term\nTerm TermTerm\nVREGControl Logic and RegistersDPEQ_SELDPEQ_SELINDP1p\nINDP1n\nINDP2p\nINDP2n\nDPEN/HPDIN\nCopyright © 2017, Texas Instruments IncorporatedDPEQ_SELDPEQ_SELDPEQ_SELOUTDP0p\nOUTDP0n  Driver\nTerm\nOUTDP1p\nOUTDP1n  Driver\nTerm\nDPEQ0/A1\nDPEQ1\nI2C\nSlave\nAUX\nSnooping\n11TDP142\nwww.ti.com SLLSEZ1C –SEPTEMBER 2017 –REVISED MAY 2019\nProduct Folder Links: TDP142Submit Documentation Feedback Copyright ©2017 –2019, Texas Instruments Incorporated8Detailed Description\n8.1 Overview\nThe TDP142 isaDisplayPortTMlinear re-driver that supports upto8.1Gbps foreach lane. Additionally, its\ntransparency totheDPlinktraining makes TDP142 aposition independent device, suitable forsource/sink or\ncable application.\nThe TDP142 helps thesystem topass compliance ofboth transmitter and receiver forDisplayPort version 1.4\nHBR3. The re-driver recovers incoming data byapplying equalization that compensates forchannel loss, and\ndrives outsignals with ahigh differential voltage. Each channel has areceiver equalizer with selectable gain\nsettings. The equalization should besetbased ontheamount ofinsertion loss before theTDP142 receivers. The\nequalization control canbecontrolled byDPEQ[1:0] pins orI2Cregisters.\nThe device ultra-low-power architecture operates ata3.3-V power supply and achieves enhanced performance.\nAlso, itcomes inacommercial temperature range andindustrial temperature range.\n8.2 Functional Block Diagram\n12TDP142\nSLLSEZ1C –SEPTEMBER 2017 –REVISED MAY 2019 www.ti.com\nProduct Folder Links: TDP142Submit Documentation Feedback Copyright ©2017 –2019, Texas Instruments Incorporated8.3 Feature Description\n8.3.1 DisplayPort\nThe TDP142 supports upto4DisplayPort lanes atdata rates upto8.1Gbps (HBR3). The TDP142 monitors the\nnative AUX traffic asittraverses between DisplayPort source andDisplayPort sink. Forthepurposes ofreducing\npower, theTDP142 manages thenumber ofactive DisplayPort lanes based onthe content ofthe AUX\ntransactions. The TDP142 snoops native AUX writes toDisplayPort sink’sDPCD registers 0x00101\n(LANE_COUNT_SET) and 0x00600 (SET_POWER_STATE). TDP142 disables/enables lanes based onvalue\nwritten toLANE_COUNT_SET. The TDP142 disables alllanes when SET_POWER_STATE isintheD3.\nOtherwise active lanes willbebased onvalue ofLANE_COUNT_SET.\nDisplayPort AUX snooping isenabled bydefault butcan bedisabled bychanging theAUX_SNOOP_DISABLE\nregister. Once AUX snoop isdisabled, management ofTDP142 DisplayPort lanes arecontrolled through various\nconfiguration registers. When TDP142 isenabled forGPIO mode (I2C_EN ="0"), theSNOOPENZ pincan be\nused todisable AUX snooping. When SNOOPENZ pinishigh, theAUX snooping functionality isdisabled and all\nfour DisplayPort lanes willbeactive.\n8.3.2 4-level Inputs\nThe TDP142 has(I2C_EN, A0,and DPEQ[1:0]) 4-level inputs pins that areused tocontrol theequalization gain\nand place TDP142 intodifferent modes ofoperation. These 4-level inputs utilize aresistor divider tohelp setthe\n4valid levels andprovide awider range ofcontrol settings. There areinternal pull-up andpull-down andcombine\nwith theexternal resistor connection toachieve thedesired voltage level.\nTable 1.4-Level Control PinSettings\nLEVEL SETTINGS\n0Option 1:Tie1kΩ5%toGND.\nOption 2:Tiedirectly toGND.\nR Tie20kΩ5%toGND.\nF Float (leave pinopen)\n1Option 1:Tie1kΩ5%toVCC.\nOption 2:Tiedirectly toVCC.\nspacer\nNOTE\nAllfour-level inputs arelatched onrising edge ofinternal reset. After tcfg_hd ,theinternal\npull-up andpull-down resistors willbeisolated inorder tosave power.\n8.3.3 Receiver Linear Equalization\nThe purpose ofreceiver equalization istocompensate forchannel insertion loss and inter-symbol interference in\nthesystem before theinput oftheTDP142. The receiver overcomes these losses byattenuating thelow\nfrequency components ofthesignals with respect tothehigh frequency components. The proper gain setting\nshould beselected tomatch thechannel insertion loss before theinput oftheTDP142 receivers. Two 4-level\ninputs pins enable upto16possible equalization settings. The TDP142 also provides theflexibility ofadjusting\nsettings through I2Cregisters.\n13TDP142\nwww.ti.com SLLSEZ1C –SEPTEMBER 2017 –REVISED MAY 2019\nProduct Folder Links: TDP142Submit Documentation Feedback Copyright ©2017 –2019, Texas Instruments Incorporated8.4 Device Functional Modes\n8.4.1 Device Configuration inGPIO Mode\nThe TDP142 isinGPIO configuration when I2C_EN =“0”.The DPEN pincontrols whether DisplayPort is\nenabled andSNOOPENZ pincontrols whether AUX snoop mode isenabled.\n8.4.2 Device Configuration InI2CMode\nThe TDP142 isinI2Cmode when I2C_EN isnotequal to“0”.The same configurations defined inGPIO mode\nare also available inI2Cmode. The TDP142 DisplayPort configuration isprogrammed based onthe\nProgramming section .\n8.4.3 Linear EQConfiguration\nThe receiver equalization gain value can becontrolled either through I2Cregisters orthrough GPIOs. Table 2\ndetails thegain value foreach available combination when TDP142 isinGPIO mode. The I2Cmode candothe\nsame option oreven individual lane EQsetting byupdating registers DP0EQ_SEL, DP1EQ_SEL, DP2EQ_SEL,\nandDP3EQ_SEL.\nTable 2.TDP142 Receiver Equalization GPIO Control\nEqualization Setting #ALL DISPLAYPORT LANES\nDPEQ1 PINLEVEL DPEQ0 PINLEVEL EQGAIN at4.05 GHz (dB)\n0 0 0 1.0\n1 0 R 3.3\n2 0 F 4.9\n3 0 1 6.5\n4 R 0 7.5\n5 R R 8.6\n6 R F 9.5\n7 R 1 10.4\n8 F 0 11.1\n9 F R 11.7\n10 F F 12.3\n11 F 1 12.8\n12 1 0 13.2\n13 1 R 13.6\n14 1 F 14.0\n15 1 1 14.4\nCFG pinsVCC\nInternal \nPower GoodTDP142\ntd_pg\ntcfg_su\ntcfg_hd\n14TDP142\nSLLSEZ1C –SEPTEMBER 2017 –REVISED MAY 2019 www.ti.com\nProduct Folder Links: TDP142Submit Documentation Feedback Copyright ©2017 –2019, Texas Instruments Incorporated(1) Following pins comprise CFG pins: I2C_EN, DPEQ[1:0].\n(2) Recommend CFG pins arestable when VCCisatmin.8.4.4 Operation Timing –Power Up\nFigure 10.Power-Up Timing\nTable 3.Power-Up Timing(1)(2)\nPARAMETER MIN MAX UNIT\ntd_pg VCC(minimum) toInternal Power Good asserted high 500 µs\ntcfg_su CFG(1) pins setup(2) 50 µs\ntcfg_hd CFG(1) pins hold 10 µs\ntVCC_RAMP VCC supply ramp requirement 100 ms\n15TDP142\nwww.ti.com SLLSEZ1C –SEPTEMBER 2017 –REVISED MAY 2019\nProduct Folder Links: TDP142Submit Documentation Feedback Copyright ©2017 –2019, Texas Instruments Incorporated8.5 Programming\nForfurther programmability, theTDP142 canbecontrolled using I2C.When I2C_EN !=0, theSCL and SDA pins\nareused forI2Cclock andI2Cdata respectively.\nTable 4.TDP142 I2CTarget Address\nDPEQ0/A1\nPINLEVELA0\nPINLEVELBit7(MSB) Bit6 Bit5 Bit4 Bit3 Bit2 Bit1 Bit0(W/R)\n0 0 1 0 0 0 1 0 0 0/1\n0 R 1 0 0 0 1 0 1 0/1\n0 F 1 0 0 0 1 1 0 0/1\n0 1 1 0 0 0 1 1 1 0/1\nR 0 0 1 0 0 0 0 0 0/1\nR R 0 1 0 0 0 0 1 0/1\nR F 0 1 0 0 0 1 0 0/1\nR 1 0 1 0 0 0 1 1 0/1\nF 0 0 0 1 0 0 0 0 0/1\nF R 0 0 1 0 0 0 1 0/1\nF F 0 0 1 0 0 1 0 0/1\nF 1 0 0 1 0 0 1 1 0/1\n1 0 0 0 0 1 1 0 0 0/1\n1 R 0 0 0 1 1 0 1 0/1\n1 F 0 0 0 1 1 1 0 0/1\n1 1 0 0 0 1 1 1 1 0/1\nThe following procedure should befollowed towrite toTDP142 I2Cregisters:\n1.The master initiates awrite operation bygenerating astart condition (S), followed bytheTDP142 7-bit\naddress andazero-value “W/R”bittoindicate awrite cycle.\n2.The TDP142 acknowledges theaddress cycle.\n3.The master presents thesub-address (I2Cregister within TDP142) tobewritten, consisting ofone byte of\ndata, MSB-first.\n4.The TDP142 acknowledges thesub-address cycle.\n5.The master presents thefirstbyte ofdata tobewritten totheI2Cregister.\n6.The TDP142 acknowledges thebyte transfer.\n7.The master may continue presenting additional bytes ofdata tobewritten, with each byte transfer completing\nwith anacknowledge from theTDP142.\n8.The master terminates thewrite operation bygenerating astop condition (P).\nThe following procedure should befollowed toread theTDP142 I2Cregisters:\n1.The master initiates aread operation bygenerating astart condition (S), followed bytheTDP142 7-bit\naddress andaone-value “W/R”bittoindicate aread cycle.\n2.The TDP142 acknowledges theaddress cycle.\n3.The TDP142 transmit thecontents ofthememory registers MSB-first starting atregister 00horlastread sub-\naddress+1. Ifawrite totheTI2Cregister occurred prior totheread, then theTDP142 shall start atthesub-\naddress specified inthewrite.\n4.The TDP142 shall wait foreither anacknowledge (ACK) oranot-acknowledge (NACK) from themaster after\neach byte transfer; theI2Cmaster acknowledges reception ofeach data byte transfer.\n5.IfanACK isreceived, theTDP142 transmits thenext byte ofdata.\n6.The master terminates theread operation bygenerating astop condition (P).\n16TDP142\nSLLSEZ1C –SEPTEMBER 2017 –REVISED MAY 2019 www.ti.com\nProduct Folder Links: TDP142Submit Documentation Feedback Copyright ©2017 –2019, Texas Instruments IncorporatedThe following procedure should befollowed forsetting astarting sub-address forI2Creads:\n1.The master initiates awrite operation bygenerating astart condition (S), followed bytheTDP142 7-bit\naddress andazero-value “W/R”bittoindicate awrite cycle.\n2.The TDP142 acknowledges theaddress cycle.\n3.The master presents thesub-address (I2Cregister within TDP142) tobewritten, consisting ofone byte of\ndata, MSB-first.\n4.The TDP142 acknowledges thesub-address cycle.\n5.The master terminates thewrite operation bygenerating astop condition (P).\nNOTE\nIfnosub-addressing isincluded fortheread procedure, and reads start atregister offset\n00h and continue byte bybyte through theregisters until theI2Cmaster terminates the\nread operation. IfaI2Caddress write occurred prior totheread, then thereads start atthe\nsub-address specified bytheaddress write.\nTable 5.Register Legend\nACCESS TAG NAME MEANING\nR Read The field may beread bysoftware\nW Write The field may bewritten bysoftware\nS Set The field may besetbyawrite ofone. Writes ofzeros tothefield have noeffect.\nC Clear The field may becleared byawrite ofone. Write ofzero tothefield have noeffect.\nU Update Hardware may autonomously update thisfield.\nNA NoAccess Notaccessible ornotapplicable\n17TDP142\nwww.ti.com SLLSEZ1C –SEPTEMBER 2017 –REVISED MAY 2019\nProduct Folder Links: TDP142Submit Documentation Feedback Copyright ©2017 –2019, Texas Instruments Incorporated8.6 Register Maps\n8.6.1 General Register (address =0x0A) [reset =00000001]\nFigure 11.General Registers\n7 6 5 4 3 2 1 0\nReserved SWAP_HPDIN EQ_OVERRID\nEHPDIN_OVRRI\nDEReserved. CTLSEL[1:0].\nR R/W R/W R/W R/W R/W\nLEGEND: R/W =Read/Write; R=Read only; -n=value after reset\nTable 6.General Registers\nBit Field Type Reset Description\n7:6 Reserved R 00 Reserved.\n5 SWAP_HPDIN R/W 00–HPDIN isindefault location (Default)\n1–HPDIN location isswapped (PIN 23toPIN32,orPIN32to\nPIN23).\n4 EQ_OVERRIDE R/W 0Setting ofthisfield willallow software touseEQsettings from\nregisters instead ofvalue sample from pins.\n0–EQsettings based onsampled state oftheEQpins\n(DPEQ[1:0]).\n1–EQsettings based onprogrammed value ofeach oftheEQ\nregisters\n3 HPDIN_OVRRIDE R/W 00–HPD based onstate ofHPDIN pin(Default)\n1–HPD high.\n2 Reserved R/W 0 Reserved.\n1:0 CTLSEL[1:0] R/W 01Upon power-on, software must write 2\'b10 toenable DisplayPort\nfunctionality. IfDisplayPort functionality isnotrequired, then\nsoftware must write 2\'b00 todisable DisplayPort.\n00-Shutdown. DPdisabled andlowest power state.\n01-DPdisabled butnotinlowest power state.\n10-DPenabled\n11-Reserved.\n8.6.2 DisplayPort Control/Status Registers (address =0x10) [reset =00000000]\nFigure 12.DisplayPort Control/Status Registers (0x10)\n7 6 5 4 3 2 1 0\nDP1EQ_SEL DP0EQ_SEL\nR/W/U R/W/U\nLEGEND: R/W =Read/Write; R=Read only; -n=value after reset\nTable 7.DisplayPort Control/Status Registers (0x10)\nBit Field Type Reset Description\n7:4 DP1EQ_SEL R/W/U 0000Field selects between 0to14dB ofEQforDPlane 1.When\nEQ_OVERRIDE =1’b0,thisfield reflects thesampled state of\nDPEQ[1:0] pins. When EQ_OVERRIDE =1’b1,software can\nchange theEQsetting forDPlane 1based onvalue written to\nthisfield.\n3:0 DP0EQ_SEL R/W/U 0000Field selects between 0to14dB ofEQforDPlane 0.When\nEQ_OVERRIDE =1’b0,thisfield reflects thesampled state of\nDPEQ[1:0] pins. When EQ_OVERRIDE =1’b1,software can\nchange theEQsetting forDPlane 0based onvalue written to\nthisfield.\n18TDP142\nSLLSEZ1C –SEPTEMBER 2017 –REVISED MAY 2019 www.ti.com\nProduct Folder Links: TDP142Submit Documentation Feedback Copyright ©2017 –2019, Texas Instruments Incorporated8.6.3 DisplayPort Control/Status Registers (address =0x11) [reset =00000000]\nFigure 13.DisplayPort Control/Status Registers (0x11)\n7 6 5 4 3 2 1 0\nDP3EQ_SEL DP2EQ_SEL\nR/W/U R/W/U\nLEGEND: R/W =Read/Write; R=Read only; -n=value after reset\nTable 8.DisplayPort Control/Status Registers (0x11)\nBit Field Type Reset Description\n7:4 DP3EQ_SEL R/W/U 0000Field selects between 0to14dB ofEQforDPlane 3.When\nEQ_OVERRIDE =1’b0,thisfield reflects thesampled state of\nDPEQ[1:0] pins. When EQ_OVERRIDE =1’b1,software can\nchange theEQsetting forDPlane 3based onvalue written to\nthisfield.\n3:0 DP2EQ_SEL R/W/U 0000Field selects between 0to14dB ofEQforDPlane 2.When\nEQ_OVERRIDE =1’b0,thisfield reflects thesampled state of\nDPEQ[1:0] pins. When EQ_OVERRIDE =1’b1,software can\nchange theEQsetting forDPlane 2based onvalue written to\nthisfield.\n8.6.4 DisplayPort Control/Status Registers (address =0x12) [reset =00000000]\nFigure 14.DisplayPort Control/Status Registers (0x12)\n7 6 5 4 3 2 1 0\nReserved SET_POWER_STATE LANE_COUNT_SET\nR RU RU\nLEGEND: R/W =Read/Write; R=Read only; -n=value after reset\nTable 9.DisplayPort Control/Status Registers (0x12)\nBit Field Type Reset Description\n7 Reserved R 0 Reserved.\n6:5 SET_POWER_STATE R/U 00This field represents thesnooped value oftheAUX write to\nDPCD address 0x00600. When AUX_SNOOP_DISABLE =1’b0,\ntheTDP142 willenable/disable DPlanes based onthesnooped\nvalue. When AUX_SNOOP_DISABLE =1’b1,then DPlane\nenable/disable aredetermined bystate ofDPx_DISABLE\nregisters, where x=0,1,2,or3.This field isreset to2’b00by\nhardware when CTLSEL1 registers changes from a1’b1toa\n1’b0.\n4:0 LANE_COUNT_SET R/U 00000This field represents thesnooped value ofAUX write toDPCD\naddress 0x00101 register. When AUX_SNOOP_DISABLE =\n1’b0,TDP142 willenable DPlanes specified bythesnoop value.\nUnused DPlanes willbedisabled tosave power. When\nAUX_SNOOP_DISABLE =1’b1,then DPlanes enable/disable\naredetermined byDPx_DISABLE registers, where x=0,1,2,or\n3.This field isreset to0x0byhardware when CTLSEL1 register\nchanges from a1’b1toa1’b0.\n19TDP142\nwww.ti.com SLLSEZ1C –SEPTEMBER 2017 –REVISED MAY 2019\nProduct Folder Links: TDP142Submit Documentation Feedback Copyright ©2017 –2019, Texas Instruments Incorporated8.6.5 DisplayPort Control/Status Registers (address =0x13) [reset =00000000]\nFigure 15.DisplayPort Control/Status Registers (0x13)\n7 6 5 4 3 2 1 0\nAUX_SNOOP_\nDISABLEReserved AUX_SBU_OVR DP3_DISABLE DP2_DISABLE DP1_DISABLE DP0_DISABLE\nR/W R R/W R/W R/W R/W R/W\nLEGEND: R/W =Read/Write; R=Read only; -n=value after reset\nTable 10.DisplayPort Control/Status Registers (0x13)\nBit Field Type Reset Description\n7 AUX_SNOOP_DISABLE R/W 00–AUX snoop enabled. (Default)\n1–AUX snoop disabled.\n6 Reserved R 0 Reserved.\n5:4 Reserved R/W 00 Reserved.\n3 DP3_DISABLE R/W 0When AUX_SNOOP_DISABLE =1’b1,thisfield canbeused to\nenable ordisable DPlane 3.When AUX_SNOOP_DISABLE =\n1’b0,changes tothisfield willhave noeffect onlane 3\nfunctionality.\n0–DPLane 3Enabled (default)\n1–DPLane 3Disabled.\n2 DP2_DISABLE R/W 0When AUX_SNOOP_DISABLE =1’b1,thisfield canbeused to\nenable ordisable DPlane 2.When AUX_SNOOP_DISABLE =\n1’b0,changes tothisfield willhave noeffect onlane 2\nfunctionality.\n0–DPLane 2Enabled (default)\n1–DPLane 2Disabled.\n1 DP1_DISABLE R/W 0When AUX_SNOOP_DISABLE =1’b1,thisfield canbeused to\nenable ordisable DPlane 1.When AUX_SNOOP_DISABLE =\n1’b0,changes tothisfield willhave noeffect onlane 1\nfunctionality.\n0–DPLane 1Enabled (default)\n1–DPLane 1Disabled.\n0 DP0_DISABLE R/W 0DISABLE. When AUX_SNOOP_DISABLE =1’b1,thisfield can\nbeused toenable ordisable DPlane 0.When\nAUX_SNOOP_DISABLE =1’b0,changes tothisfield willhave\nnoeffect onlane 0functionality.\n0–DPLane 0Enabled (default)\n1–DPLane 0Disabled.\nGPUDP\nReceptacleTDP142\nPower\nSourcePCB trace of Length APCB trace of Length B\nML0_IN\nML1_IN\nML2_IN\nML3_INML0_OUT\nML1_OUT\nML2_OUT\nML3_OUT\nAUX\nHPD3.3 V\n3.3 V\nCopyright © 2017, Texas Instruments Incorporated\n20TDP142\nSLLSEZ1C –SEPTEMBER 2017 –REVISED MAY 2019 www.ti.com\nProduct Folder Links: TDP142Submit Documentation Feedback Copyright ©2017 –2019, Texas Instruments Incorporated9Application andImplementation\nNOTE\nInformation inthe following applications sections isnot part ofthe TIcomponent\nspecification, and TIdoes notwarrant itsaccuracy orcompleteness. TI’scustomers are\nresponsible fordetermining suitability ofcomponents fortheir purposes. Customers should\nvalidate andtesttheir design implementation toconfirm system functionality.\n9.1 Application Information\nThe TDP142 isalinear redriver designed specifically tocompensate theinter-symbol interference (ISI) jitter\ncaused bysignal attenuation through apassive medium likePCB traces and cable. Itcan beused inSource,\nSink, and cable applications, where thedevice istransparent tothelinktraining. Forillustrating purposes, this\nsection shows theimplementations ofSource application and Sink application. Figure 16and Figure 17arethe\nhigh level block diagram forDisplayPort Source side application and DisplayPort Sink side application\nrespectively, where theTDP142 issnooping both channels ofAUX signal andHPD signal.\nFigure 16.Source Application forTDP142\nDP\nReceptacleScalerTDP142\nPower\nSourcePCB trace of Length CPCB trace of Length D\nML0_IN\nML1_IN\nML2_IN\nML3_INML0_OUT\nML1_OUT\nML2_OUT\nML3_OUT\nAUX\nHPD3.3 V\n3.3 V\nCopyright © 2017, Texas Instruments Incorporated\n21TDP142\nwww.ti.com SLLSEZ1C –SEPTEMBER 2017 –REVISED MAY 2019\nProduct Folder Links: TDP142Submit Documentation Feedback Copyright ©2017 –2019, Texas Instruments IncorporatedApplication Information (continued)\nFigure 17.TheImplementation ofSink Application\nINDP3P18\nINDP3N19\nTEST2/SDA22\nDPEN/HPDIN23RSVD47VCC6\nRSVD13\nDPEQ12INDP0N10\nOUTDP3N31AUXN25\nINDP2N16INDP2P15INDP1P12\nSNOOPENZ/RSVD829VCC28\nINDP0P9\nHPDIN/RSVD932RSVD626INDP1N13\nOUTDP2N34\nRSVD1035OUTDP1N36OUTDP1P37\nRSVD1138OUTDP0N39OUTDP0P40\nTPAD41RSVD727OUTDP3P30\nDPEQ0/A114A011VCC20\nTEST1/SCL21AUXP24\nI2C_EN17VCC1\nOUTDP2P33\nRSVD58RSVD24\nRSVD35U1\nTDP142RNQ0.1uF C6\n0.1uF C7\n0.1uF C8\n0.1uF C9\n0.1uF C10\n0.1uF C11\n0.1uF C12\n0.1uF C230.1uF C13\n0.1uF C14\n0.1uF C15\n0.1uF C16\n0.1uF C17\n0.1uF C18\n0.1uF C19\n0.1uF C20\n10k R5\n10k R6\nGNDOUTDP0P\nOUTDP0N\nOUTDP1P\nOUTDP1N\nOUTDP2P\nOUTDP2N\nOUTDP3P\nOUTDP3NOUTDP1P\nOUTDP1N\nOUTDP0P\nOUTDP0N\nOUTDP3P\nOUTDP3N\nOUTDP2P\nOUTDP2N\nGND\n2\n14\n53\nU2SN74AHC1G125DBVRGND\n3V3PSNOOPENZSNOOPENZHPDINDPEQ1DPEQ2A0GPU with Dual mode support\nML0_P\nML0_N\nML1_P\nML1_N\nML2_P\nML2_N\nML3_P\nML3_N\nAUX_PAUX_N\nSDA\nSCL\nCAD\nHPD100kR1\n100kR20.1uF C21\n0.1uF C223P3V\nGNDAUX_N\nAUX_PAUX_P\nAUX_N\nML1_P4\nML1_N6\nML0_P1\nML0_N3\nML3_P10\nML3_N12\nML2_P7\nML2_N9\nDP_PWR20\nAUX_P15\nAUX_N17\nHPD18CONFIG113\nGND2\nGND5\nGND8\nGND11CONFIG214\nGND16\nGND21\nGND22\nGND23\nGND24RTN19\nDisplayPort ReceptacleHPDINAUX_P\nAUX_N3.3VCAD 1M R9\nGND5M R10\nCADCAD\nHPDINI2C_EN\n1kR111kR12\n1kR131kR15\n1kR16\nGND GND GND3P3V 3P3V\nI2C_EN DPEQ0 DPEQ1\n20kR14\n20kR1710uFC1\n0.1uFC2\n0.1uFC3\n0.1uFC4\n0.1uFC53P3V\n3V3P Board_3P3V\n220 ohmFB\n3P3V\n2kR3\n2kR4 DDC_ENDDC_ENDDC_EN1k R7\n10k R8 AUX_N\nAUX_P3V3P\nCopyright © 2017, Texas Instruments Incorporated\n22TDP142\nSLLSEZ1C –SEPTEMBER 2017 –REVISED MAY 2019 www.ti.com\nProduct Folder Links: TDP142Submit Documentation Feedback Copyright ©2017 –2019, Texas Instruments Incorporated9.2 Typical Application\n9.2.1 Source Application Implementation\nFigure 18shows theschematic fortheSource side application. The TDP142 isplaced between theDisplayPort\nGraphics Processor Unit (GPU) and theDisplayPort receptacle. The TDP142 monitors AUX traffic forpower\nmanagement purposes when SNOOPENZ islow.\nFigure 18.TheBlock Diagram ofDisplayPort Source Application\n9.2.1.1 Design Requirement\nThe TDP142 canbedesigned intomany types ofapplications. Allapplications have certain requirements forthe\nsystem towork properly. Forexample, source application uses different hardware configuration ontheHPD\nchannel and AUX channel from asink application. The device can beconfigured byusing I2C. However, the\nGPIO configuration isprovided asI2C isnotavailable inallcases. Additionally, because sources may have\ndifferent naming conventions, please confirm thelinkbetween source andreceptacle iscorrectly mapped through\ntheTDP142.\nTable 11.Design Parameters\nPARAMETER VALUE\nMaximum Operating data rate\n(RBR, HBR, HBR2, orHBR3)HBR3 (8.1 Gbps)\nSupply voltage 3.3V\nTrace length/width ofA 12inch /6milwidth\nTrace length/width ofB 2inch/ 6milwidth\nMain linkACdecoupling capacitor\n(75nFto265nF)Recommend 100nF\nControl mode (I2C orGPIO) GPIO (I2C_EN =0)\nDual Mode DisplayPort Support (Yes/No) Yes. SNOOPENZ must beconnected toCONFIG1 thru abuffer.\n23TDP142\nwww.ti.com SLLSEZ1C –SEPTEMBER 2017 –REVISED MAY 2019\nProduct Folder Links: TDP142Submit Documentation Feedback Copyright ©2017 –2019, Texas Instruments Incorporated9.2.1.2 Detail Design Procedure\nDesigning intheTDP142 requires thefollowing:\n•Determine theloss profile ontheDisplayPort input (A)and output (B)channels. See Figure 20for6miltrace\ninsertion loss.\n•Based upon the loss profile, determine the optimal configuration forthe TDP142, topass electrical\ncompliance. DPEQ[1:0] must besettoappropriate value. Forthis case, 12-in ofFR4 trace approximately\nequates to8dBloss at4.05 GHz. Therefore, DPEQ1 should betied20kohms toground and DPEQ0 should\nbetied1kΩtoground.\n•See Figure 18forinformation ofSource application onusing theACcoupling capacitors, control pinresistors,\nandforrecommended decouple capacitors from VCC pins toground.\n–AUX: AUXP should have a100 kΩpull-down resistor and AUXN should have a100 kΩpull-up resistor.\nThese 100kΩresistors must beontheTDP142 side ofthe100nFcapacitors.\n–HPDIN isused toenable ordisable DisplayPort functionality forpower saving. The HPD signal should be\nrouted toeither pin23orpin32based ontheGPIO/I2C mode.\nTable 12.HPD GPIO/I2C Selection\nMODE HPD\nGPIO (I2C_EN =0) Pin32\nI2C(I2C_EN !=0) Pin23\nspacer\n–For the application supporting Dual mode DisplayPort: SNOOPENZ pinmust beconnected tothe\nCONFIG1 onDisplayPort Receptacle through abuffer like theSN74AHC125. The buffer isneeded\nbecause theinternal pulldown onSNOOPENZ pinistoostrong toregister avalid VIH when aDual mode\nadapter isplugged intotheDisplayPort receptacle.\n•Configure theTDP142 using theGPIO terminals ortheI2Cinterface:\n–GPIO –Using theterminals DPEQ0 andDPEQ1.\n–I2C-Refer totheI2CRegister Maps andtheProgramming section foradetail configuration procedures.\n•The thermal padmust beconnected toground.\nINDP3P18\nINDP3N19\nTEST2/SDA22\nDPEN/HPDIN23RSVD47VCC6\nRSVD13\nDPEQ12INDP0N10\nOUTDP3N31AUXN25\nINDP2N16INDP2P15INDP1P12\nSNOOPENZ/RSVD829VCC28\nINDP0P9\nHPDIN/RSVD932RSVD626INDP1N13\nOUTDP2N34\nRSVD1035OUTDP1N36OUTDP1P37\nRSVD1138OUTDP0N39OUTDP0P40\nTPAD41RSVD727OUTDP3P30\nDPEQ0/A114A011VCC20\nTEST1/SCL21AUXP24\nI2C_EN17VCC1\nOUTDP2P33\nRSVD58RSVD24\nRSVD35U1\nTDP142RNQ0.1uF C6\n0.1uF C7\n0.1uF C8\n0.1uF C9\n0.1uF C10\n0.1uF C11\n0.1uF C12\n0.1uF C13\n10k R3\n10k R4\nGNDOUTDP0P\nOUTDP0N\nOUTDP1P\nOUTDP1N\nOUTDP2P\nOUTDP2N\nOUTDP3P\nOUTDP3N\nGNDCADHPDINDPEQ1DPEQ2A0AUX_P\nAUX_N\nI2C_EN\n1kR81kR9\n1kR101kR12\n1kR13\nGND GND GND3P3V 3P3V\nI2C_EN DPEQ0 DPEQ1\n20kR11\n20kR1410uFC1\n0.1uFC2\n0.1uFC3\n0.1uFC4\n0.1uFC53P3V\n3V3P Board_3P3V\n220 ohmFB\nHPDINAUX_PAUX_NCAD 1M R1\nGND5M R2ML2_N\nML2_PML3_N\nML3_P\nML0_N\nML0_PML1_N\nML1_PML0_P\nML0_N\nML1_P\nML1_N\nML2_P\nML2_N\nML3_P\nML3_NML0_P\nML0_N\nML1_P\nML1_N\nML2_P\nML2_N\nML3_P\nML3_N\nAUX_P\nAUX_N\nHPDDisplayPort Sink\n0.1uF C14\n0.1uF C151MR6\n1MR73P3V\nGNDHPDINML1_P9ML1_N7\nML0_P12ML0_N10ML3_P3ML3_N1\nML2_P6ML2_N4\nDP_PWR20\nAUX_P15\nAUX_N17\nHPD18CONFIG113GND2GND5GND8GND11\nCONFIG214GND16GND21GND22GND23GND24\nRTN19\nDisplayPort Recepticle Sink\nGNDAUX_P\nAUX_N1k R5\n10k R153V3PNote:\nAC-coupled is needed if there is no\nac-coupled on the other end of source side.\nCopyright © 2017, Texas Instruments Incorporated\n24TDP142\nSLLSEZ1C –SEPTEMBER 2017 –REVISED MAY 2019 www.ti.com\nProduct Folder Links: TDP142Submit Documentation Feedback Copyright ©2017 –2019, Texas Instruments Incorporated9.2.2 Sink Application Implementation\nFigure 19istheschematic fortheSink application, and theleftside ofTDP142 isconnected toDisplayPort\nreceptacle andtheright side ofTDP142 isconnected toScaler orDisplayPort sink.\nFigure 19.TheBlock diagram ofDisplayPort Sink Application\n9.2.2.1 Design Requirements\nForthisdesign example, theparameters listed inTable 13areused.\nTable 13.Design Parameters\nPARAMETER VALUE\nMaximum Operating data rate\n(RBR, HBR, HBR2, orHBR3)HBR3 (8.1Gbps)\nSupply voltage 3.3V\nTrace length/width ofC 12inch/ 6mil\nTrace length/width ofD 2inch/ 6mil\nMain linkACdecoupling capacitor\n(75nFto265nF)Recommend 100nF\nControl mode (I2C orGPIO) GPIO (I2C_EN =0)\nLength of Trace (inch)Insertion Loss (dB)\n05101520253035 40-30-25-20-15-10-50\nD0096 mil Loss at 2.7 GHz\n4 mil Loss at 2.7 GHz\n6 mil Loss at 4.05 GHz\n4 mil Loss at 4.05 GHz\n25TDP142\nwww.ti.com SLLSEZ1C –SEPTEMBER 2017 –REVISED MAY 2019\nProduct Folder Links: TDP142Submit Documentation Feedback Copyright ©2017 –2019, Texas Instruments Incorporated9.2.2.2 Detailed Design Procedure\nThe design procedure forSink application islisted asfollows:\n•Determine theloss profile ontheDPinput (C)and output (D)channels and cables. See Figure 20for6mil\ntrace insertion loss.\n•Based upon the loss profile, determine the optimal configuration forthe TDP142, topass electrical\ncompliance.\n•See Figure 19forinformation ofSink application onusing theACcoupling capacitors, control pinresistors,\nandforrecommended decouple capacitors from VCC pins toground.\n–AUX: AUXP hasa1MΩpull-up resistor and AUXN should have a1MΩpull-down resistor. Theses 1MΩ\nresistors must beontheTDP142 side ofthe100nFcapacitors.\n–HPDIN: The HPD signal should berouted toeither pin23orpin32based ontheGPIO/I2C mode. Inthat\nway, theTDP142 willalways beable toconserve power when asource isnotconnected.\nTable 14.HPD GPIO/I2C Selection\nMODE HPD\nGPIO (I2C_EN =0) Pin32\nI2C(I2C_EN !=0) Pin23\nspacer\n•Configure theTDP142 using theGPIO terminals ortheI2Cinterface:\n–GPIO –Using theterminals DPEQ0 andDPEQ1.\n–Itisrecommended tostart ahigher equalization value like13dBand 15dBfirst and adjust thevalue if\nnecessary.\n–I2C-Refer totheI2CRegister Maps andtheProgramming section foradetail configuration procedures.\n•The thermal padmust beconnected toground.\n9.2.3 Application Curve\nFigure 20.Insertion Loss ofFR4 PCB Traces\n10Power Supply Recommendations\nThe TDP142 isdesigned tooperate with a3.3-V power supply. Levels above those listed intheAbsolute\nMaximum Ratings table should notbeused. Ifusing ahigher voltage system power supply, avoltage regulator\ncanbeused tostep down to3.3V.Decoupling capacitors should beused toreduce noise and improve power\nsupply integrity. A0.1-µFcapacitor should beused oneach power pin.\nINDP0\nINDP1\nINDP2\nINDP3OUTDP0\nOUTDP1\nOUTDP2\nOUTDP3\nAUXHPDIN\nSNOOPENZDPEQ0/A1\nI2CENA0DPEQ1\nSCL SDA DPEN\n26TDP142\nSLLSEZ1C –SEPTEMBER 2017 –REVISED MAY 2019 www.ti.com\nProduct Folder Links: TDP142Submit Documentation Feedback Copyright ©2017 –2019, Texas Instruments Incorporated11Layout\n11.1 Layout Guidelines\n1.INDP[3:0]P/N and OUTDP[3:0]P/N pairs should berouted with controlled 100-Ωdifferential impedance\n(±10%).\n2.Keep away from other high speed signals.\n3.Intra-pair routing should bekept towithin 5mils.\n4.Inter-pair skew should bekept within 2UIaccording totheDisaplyPort Design Guide\n5.Length matching should benear thelocation ofmismatch.\n6.Each pairshould beseparated atleast by3times thesignal trace width.\n7.The useofbends indifferential traces should bekept toaminimum. When bends areused, thenumber of\nleftandright bends should beasequal aspossible andtheangle ofthebend should be≥135degrees. This\nwillminimize any length mismatch causes bythebends and therefore minimize theimpact bends have on\nEMI.\n8.Route alldifferential pairs onthesame oflayer.\n9.The number ofVIAS should bekept toaminimum. Itisrecommended tokeep theVIAS count to2orless.\n10. Refer tofigure 28,thelayout might face signal crossing onOUTDP2 and OUTDP3 due tomismatched\norder between theoutput pins ofthedevice andtheconnector. One ofthesolutions istodopolarity swap on\ntheinput ofthedevice when GPU isBGA package. Itcanminimize thenumber ofVIAS being used.\n11.Keep traces onlayers adjacent toground plane.\n12. DoNOT route differential pairs over anyplane split.\n13.Adding Test points willcause impedance discontinuity, and therefore, negatively impact signal performance.\nIftest points areused, they should beplaced inseries and symmetrically. They must notbeplaced ina\nmanner thatcauses astub onthedifferential pair.\n11.2 Layout Example\nFigure 21.Layout Example\nPDP0\nDP1\nDP2\nDP3N\nP\nNDP0P\nDP0N\nDP1P\nDP1N\nDP2P\nDP2N\nDP3P\nDP3NDP0P\nDP0N\nDP1P\nDP1N\nDP2N\nDP2P\nDP3N\nDP3PTDP142\nP\nN\nP\nNPDP0\nDP1\nDP2\nDP3N\nP\nNDP0P\nDP0N\nDP1P\nDP1N\nDP2P\nDP2N\nDP3P\nDP3NDP0P\nDP0N\nDP1P\nDP1N\nDP2N\nDP2P\nDP3N\nDP3PDP0P\nDP0N\nDP1P\nDP1N\nDP2NDP2P\nDP3NDP3PTDP142Connector\nP\nN\nP\nN\nDP0P\nDP0N\nDP1P\nDP1N\nDP2NDP2P\nDP3NDP3PConnectorGPU-BGA package\nGPU-BGA package\n27TDP142\nwww.ti.com SLLSEZ1C –SEPTEMBER 2017 –REVISED MAY 2019\nProduct Folder Links: TDP142Submit Documentation Feedback Copyright ©2017 –2019, Texas Instruments IncorporatedLayout Example (continued)\nFigure 22demonstrates thesolution ofmismatched order between theoutput ofthedevice and theDisplayPort\nconnector forthesource using BGA package. Top image ofFigure 22shows thecrossing section between\nTDP142 andconnector. Usually, Vias would beapplied toavoid thecross, butusing Viacanattenuate thesignal\nintegrity. Therefore, thepolarity swap would beimplemented attheinput ofTDP142. The bottom image shows\nthere isnomore crossing section between theTDP142 and connector, which canminimize thenumber ofVias\nbeing used. Note that, thesolution isonly useful forthesource using BGA package.\nFigure 22.Layout Example, Top: signal crossing ontheoutput. Bottom: INDP2 andINDP3 Polarity Swap\n28TDP142\nSLLSEZ1C –SEPTEMBER 2017 –REVISED MAY 2019 www.ti.com\nProduct Folder Links: TDP142Submit Documentation Feedback Copyright ©2017 –2019, Texas Instruments Incorporated12Device andDocumentation Support\n12.1 Related Links\nThe table below lists quick access links. Categories include technical documents, support and community\nresources, tools andsoftware, andquick access toorder now.\nTable 15.Related Links\nPARTS PRODUCT FOLDER ORDER NOWTECHNICAL\nDOCUMENTSTOOLS &\nSOFTWARESUPPORT &\nCOMMUNITY\nTDP142 Click here Click here Click here Click here Click here\nTDP142I Click here Click here Click here Click here Click here\n12.2 Receiving Notification ofDocumentation Updates\nToreceive notification ofdocumentation updates, navigate tothedevice product folder onti.com. Intheupper\nright corner, click onAlert metoregister and receive aweekly digest ofany product information that has\nchanged. Forchange details, review therevision history included inanyrevised document.\n12.3 Community Resources\nThe following links connect toTIcommunity resources. Linked contents areprovided "AS IS"bytherespective\ncontributors. They donotconstitute TIspecifications and donotnecessarily reflect TI\'sviews; seeTI\'sTerms of\nUse.\nTIE2E™Online Community TI\'sEngineer-to-Engineer (E2E) Community. Created tofoster collaboration\namong engineers. Ate2e.ti.com, youcanaskquestions, share knowledge, explore ideas andhelp\nsolve problems with fellow engineers.\nDesign Support TI\'sDesign Support Quickly findhelpful E2E forums along with design support tools and\ncontact information fortechnical support.\n12.4 Trademarks\nE2E isatrademark ofTexas Instruments.\nDisplayPort isatrademark ofVESA.\n12.5 Electrostatic Discharge Caution\nThis integrated circuit can bedamaged byESD. Texas Instruments recommends that allintegrated circuits behandled with\nappropriate precautions. Failure toobserve proper handling andinstallation procedures cancause damage.\nESD damage canrange from subtle performance degradation tocomplete device failure. Precision integrated circuits may bemore\nsusceptible todamage because very small parametric changes could cause thedevice nottomeet itspublished specifications.\n12.6 Glossary\nSLYZ022 —TIGlossary .\nThis glossary lists andexplains terms, acronyms, anddefinitions.\n13Mechanical, Packaging, andOrderable Information\nThe following pages include mechanical, packaging, and orderable information. This information isthemost\ncurrent data available forthedesignated devices. This data issubject tochange without notice and revision of\nthisdocument. Forbrowser-based versions ofthisdata sheet, refer totheleft-hand navigation.\nPACKAGE OPTION ADDENDUM\nwww.ti.com 7-Jun-2022\nPACKAGING INFORMATION\nOrderable Device Status\n(1)Package Type Package\nDrawingPinsPackage\nQtyEco Plan\n(2)Lead finish/\nBall material\n(6)MSL Peak Temp\n(3)Op Temp (°C) Device Marking\n(4/5)Samples\nTDP142IRNQR ACTIVE WQFN RNQ 403000RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 85 TDP142Samples\nTDP142IRNQT ACTIVE WQFN RNQ 40250RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 85 TDP142Samples\nTDP142RNQR ACTIVE WQFN RNQ 403000RoHS & Green NIPDAU Level-1-260C-UNLIM 0 to 70 TDP142Samples\nTDP142RNQT ACTIVE WQFN RNQ 40250RoHS & Green NIPDAU Level-1-260C-UNLIM 0 to 70 TDP142Samples\n \n(1) The marketing status values are defined as follows:\nACTIVE: Product device recommended for new designs.\nLIFEBUY:  TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.\nNRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.\nPREVIEW:  Device has been announced but is not in production. Samples may or may not be available.\nOBSOLETE:  TI has discontinued the production of the device.\n \n(2) RoHS:  TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances,  including the requirement that RoHS substance\ndo not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may\nreference these types of products as "Pb-Free".\nRoHS Exempt:  TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.\nGreen: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold.  Antimony trioxide based\nflame retardants must also meet the <=1000ppm threshold requirement.\n \n(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.\n \n(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.\n \n(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation\nof the previous line and the two combined represent the entire Device Marking for that device.\n \n(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two\nlines if the finish value exceeds the maximum column width.\n \nImportant Information and Disclaimer: The information provided on this page represents TI\'s knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information\nprovided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and\nAddendum-Page 1\nPACKAGE OPTION ADDENDUM\nwww.ti.com 7-Jun-2022\ncontinues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.\nTI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.\n \nIn no event shall TI\'s liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.\n \nAddendum-Page 2\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 3-Jun-2022\nTAPE AND REEL INFORMATION\nReel Width (W1)REEL DIMENSIONS\nA0\nB0\nK0\nWDimension designed to accommodate the component length\nDimension designed to accommodate the component thickness\nOverall width of the carrier tape\nPitch between successive cavity centersDimension designed to accommodate the component widthTAPE DIMENSIONS\nK0 P1\nB0W\nA0 Cavity\nQUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE\nPocket QuadrantsSprocket Holes\nQ1 Q1 Q2 Q2\nQ3 Q3 Q4 Q4 User Direction of FeedP1Reel\nDiameter\n \n*All dimensions are nominal\nDevice Package\nTypePackage\nDrawingPinsSPQ Reel\nDiameter\n(mm)Reel\nWidth\nW1 (mm)A0\n(mm)B0\n(mm)K0\n(mm)P1\n(mm)W\n(mm)Pin1\nQuadrant\nTDP142IRNQR WQFN RNQ 403000 330.0 12.4 4.36.31.18.012.0 Q2\nTDP142IRNQT WQFN RNQ 40250 180.0 12.4 4.36.31.18.012.0 Q2\nTDP142RNQR WQFN RNQ 403000 330.0 12.4 4.36.31.18.012.0 Q2\nTDP142RNQT WQFN RNQ 40250 180.0 12.4 4.36.31.18.012.0 Q2\nPack Materials-Page 1\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 3-Jun-2022\nTAPE AND REEL BOX DIMENSIONS\nWidth (mm)\nWLH\n \n*All dimensions are nominal\nDevice Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm)\nTDP142IRNQR WQFN RNQ 403000 367.0 367.0 35.0\nTDP142IRNQT WQFN RNQ 40250 210.0 185.0 35.0\nTDP142RNQR WQFN RNQ 403000 367.0 367.0 35.0\nTDP142RNQT WQFN RNQ 40250 210.0 185.0 35.0\nPack Materials-Page 2\nwww.ti.comPACKAGE OUTLINE\nC\n40X 0.25\n0.154.7±0.1\n40X 0.50.30.8 MAX\n(0.2) TYP0.050.00\n36X 0.4\n2X\n2.82X 4.4\n2.7±0.1A6.1\n5.9B\n4.1\n3.9WQFN - 0.8 mm max height RNQ0040A\nPLASTIC QUAD FLATPACK - NO LEAD\n4222125/B   01/2016PIN 1 INDEX AREA\n0.08SEATING PLANE\n18 21\n289 20\n40 29\n(OPTIONAL)PIN 1 ID 0.1 CA B\n0.05EXPOSEDTHERMAL PAD\nNOTES: 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing    per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.SCALE  2.500\nwww.ti.comEXAMPLE BOARD LAYOUT\n0.05 MIN\nALL AROUND0.05 MAX\nALL AROUND40X (0.2)40X (0.6)\n( ) TYP\nVIA0.236X (0.4)(3.8)\n(5.8)4X\n(1.1)(4.7)\n(R ) TYP0.05(2.7)2X (2.1)\n6X (0.75)WQFN - 0.8 mm max height RNQ0040A\nPLASTIC QUAD FLATPACK - NO LEAD\n4222125/B   01/2016SYMM1\n8\n9 20212829 40\nSYMM\nLAND PATTERN EXAMPLE\nSCALE:15X\nNOTES: (continued)\n 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature    number SLUA271 (www.ti.com/lit/slua271).  SOLDER MASKOPENING\nMETAL UNDERSOLDER MASK\nSOLDER MASK\nDEFINEDMETAL\nSOLDER MASKOPENING\nSOLDER MASK DETAILSNON SOLDER MASK\nDEFINED\n(PREFERRED)\nwww.ti.comEXAMPLE STENCIL DESIGN\n40X (0.6)\n40X (0.2)\n36X (0.4)\n(5.8)(3.8)\n6X (1.3)6X\n(0.695)4X (1.5)\n(R ) TYP0.056X\n(1.19)WQFN - 0.8 mm max height RNQ0040A\nPLASTIC QUAD FLATPACK - NO LEAD\n4222125/B   01/2016\nNOTES: (continued)\n 5. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate   design recommendations.  SYMM\nMETALTYP\nSOLDER PASTE EXAMPLE\nBASED ON 0.1 mm THICK STENCIL\n \nEXPOSED PAD\n73% PRINTED SOLDER COVERAGE BY AREA\nSCALE:18XSYMM1\n8\n9 20212829 40\nIMPORTANT NOTICE AND DISCLAIMER\nTI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE \nDESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” \nAND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY \nIMPLIED WARRANTIES OF MERCHANTABILIT Y, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD \nPARTY INTELLECTUAL PROPERTY RIGHTS.\nThese resources are intended for skilled developers designing with TI products. Y ou are solely responsible for (1) selecting the appropriate \nTI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable \nstandards, and any other safety, security, regulatory or other requirements.\nThese resources are subject to change without notice. TI grants you permission to use these resources only for development of an \napplication that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license \nis granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for , and you \nwill fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these \nresources.\nTI’s products are provided subject to TI’s Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with \nsuch TI products. TI’s provision of these resources does not expand or otherwise alter TI’s applicable warranties or warranty disclaimers for \nTI products.\nTI objects to and rejects any additional or different terms you may have proposed. IMPORTANT NOTICE\nMailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265\nCopyright © 202 2, Texas Instruments Incorporated\n'}]
!==============================================================================!
### Component Summary: TDP142IRNQT (Texas Instruments)

#### Key Specifications:
- **Voltage Ratings**: 
  - Supply Voltage (VCC): 3.3V (operating range: 3.0V to 3.6V)
- **Current Ratings**: 
  - Average active power consumption: 660 mW (with four active DisplayPort lanes at 8.1 Gbps)
  - Shutdown power consumption: 0.85 mW
- **Power Consumption**: 
  - Active: 660 mW
  - No connection: 2.4 mW
  - Shutdown: 0.85 mW
- **Operating Temperature Range**: 
  - Commercial: 0°C to 70°C
  - Industrial: -40°C to 85°C (TDP142I variant)
- **Package Type**: 
  - WQFN (40 pins), dimensions: 4mm x 6mm
- **Special Features**: 
  - Supports DisplayPort 1.4 up to 8.1 Gbps (HBR3)
  - Ultra-low-power architecture
  - Linear redriver with up to 14 dB equalization
  - Transparent to DisplayPort link training
  - Configuration through GPIO or I2C
  - Hot-Plug capable
  - Supports DisplayPort dual-mode standard (AC-coupled HDMI)
- **Moisture Sensitive Level**: 
  - MSL Level 1 (JEDEC J-STD-020E)

#### Description:
The TDP142 is a DisplayPort linear redriver designed to enhance signal integrity by compensating for inter-symbol interference (ISI) and signal attenuation in high-speed data transmission. It operates on a single 3.3V supply and is capable of supporting data rates up to 8.1 Gbps per lane, making it suitable for high-performance applications. The device features adjustable equalization settings to optimize performance based on the specific channel loss characteristics.

#### Typical Applications:
- **Consumer Electronics**: Used in tablets, notebooks, desktops, and PCs to improve DisplayPort signal integrity.
- **Active Cables**: Enhances the performance of DisplayPort cables by reducing signal degradation over longer distances.
- **Monitors and Displays**: Ensures reliable data transmission between graphics processors and display devices.
- **Docking Stations**: Facilitates high-speed connections in docking solutions for laptops and other devices.

The TDP142 is particularly beneficial in applications where maintaining high data rates over longer distances is critical, such as in high-definition video and graphics applications. Its ability to snoop AUX and HPD signals allows for efficient power management and seamless integration into existing DisplayPort systems.