{"vcs1":{"timestamp_begin":1707099192.155508344, "rt":0.69, "ut":0.19, "st":0.05}}
{"vcselab":{"timestamp_begin":1707099192.875849179, "rt":0.49, "ut":0.10, "st":0.01}}
{"link":{"timestamp_begin":1707099193.389393998, "rt":0.13, "ut":0.10, "st":0.03}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1707099191.936940255}
{"VCS_COMP_START_TIME": 1707099191.936940255}
{"VCS_COMP_END_TIME": 1707099201.329576134}
{"VCS_USER_OPTIONS": "-R -sverilog tb.sv JAM_syn.v +define+USECOLOR+SDF+P3 +access+r +sdfverbose +vcs+fsdbon +fsdb+mda +fsdbfile+JAM.fsdb -v /cad/CBDK/CBDK_IC_Contest_v2.5/Verilog/tsmc13_neg.v +maxdelays -l run_gate.log"}
{"vcs1": {"peak_mem": 284160}}
{"vcselab": {"peak_mem": 157024}}
