module top_module( 
    input [3:0] in,
    output out_and,
    output out_or,
    output out_xor
);

    // 4-input AND gate: using the reduction AND operator
    assign out_and = &in;
    
    // 4-input OR gate: using the reduction OR operator
    assign out_or = |in;
    
    // 4-input XOR gate: using the reduction XOR operator
    assign out_xor = ^in;

endmodule