
aht10_test.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000064c0  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000041c  080065d0  080065d0  000165d0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080069ec  080069ec  000201e8  2**0
                  CONTENTS
  4 .ARM          00000000  080069ec  080069ec  000201e8  2**0
                  CONTENTS
  5 .preinit_array 00000000  080069ec  080069ec  000201e8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080069ec  080069ec  000169ec  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080069f0  080069f0  000169f0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e8  20000000  080069f4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000124  200001e8  08006bdc  000201e8  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000030c  08006bdc  0002030c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000201e8  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000deb6  00000000  00000000  00020211  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002393  00000000  00000000  0002e0c7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000f58  00000000  00000000  00030460  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000e78  00000000  00000000  000313b8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000192d2  00000000  00000000  00032230  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00011ba8  00000000  00000000  0004b502  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008de2d  00000000  00000000  0005d0aa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000eaed7  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000050ec  00000000  00000000  000eaf28  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200001e8 	.word	0x200001e8
 800012c:	00000000 	.word	0x00000000
 8000130:	080065b8 	.word	0x080065b8

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200001ec 	.word	0x200001ec
 800014c:	080065b8 	.word	0x080065b8

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	; 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <__aeabi_frsub>:
 8000a88:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000a8c:	e002      	b.n	8000a94 <__addsf3>
 8000a8e:	bf00      	nop

08000a90 <__aeabi_fsub>:
 8000a90:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000a94 <__addsf3>:
 8000a94:	0042      	lsls	r2, r0, #1
 8000a96:	bf1f      	itttt	ne
 8000a98:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000a9c:	ea92 0f03 	teqne	r2, r3
 8000aa0:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000aa4:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000aa8:	d06a      	beq.n	8000b80 <__addsf3+0xec>
 8000aaa:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000aae:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000ab2:	bfc1      	itttt	gt
 8000ab4:	18d2      	addgt	r2, r2, r3
 8000ab6:	4041      	eorgt	r1, r0
 8000ab8:	4048      	eorgt	r0, r1
 8000aba:	4041      	eorgt	r1, r0
 8000abc:	bfb8      	it	lt
 8000abe:	425b      	neglt	r3, r3
 8000ac0:	2b19      	cmp	r3, #25
 8000ac2:	bf88      	it	hi
 8000ac4:	4770      	bxhi	lr
 8000ac6:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000aca:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ace:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000ad2:	bf18      	it	ne
 8000ad4:	4240      	negne	r0, r0
 8000ad6:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000ada:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000ade:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000ae2:	bf18      	it	ne
 8000ae4:	4249      	negne	r1, r1
 8000ae6:	ea92 0f03 	teq	r2, r3
 8000aea:	d03f      	beq.n	8000b6c <__addsf3+0xd8>
 8000aec:	f1a2 0201 	sub.w	r2, r2, #1
 8000af0:	fa41 fc03 	asr.w	ip, r1, r3
 8000af4:	eb10 000c 	adds.w	r0, r0, ip
 8000af8:	f1c3 0320 	rsb	r3, r3, #32
 8000afc:	fa01 f103 	lsl.w	r1, r1, r3
 8000b00:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000b04:	d502      	bpl.n	8000b0c <__addsf3+0x78>
 8000b06:	4249      	negs	r1, r1
 8000b08:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000b0c:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000b10:	d313      	bcc.n	8000b3a <__addsf3+0xa6>
 8000b12:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000b16:	d306      	bcc.n	8000b26 <__addsf3+0x92>
 8000b18:	0840      	lsrs	r0, r0, #1
 8000b1a:	ea4f 0131 	mov.w	r1, r1, rrx
 8000b1e:	f102 0201 	add.w	r2, r2, #1
 8000b22:	2afe      	cmp	r2, #254	; 0xfe
 8000b24:	d251      	bcs.n	8000bca <__addsf3+0x136>
 8000b26:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000b2a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000b2e:	bf08      	it	eq
 8000b30:	f020 0001 	biceq.w	r0, r0, #1
 8000b34:	ea40 0003 	orr.w	r0, r0, r3
 8000b38:	4770      	bx	lr
 8000b3a:	0049      	lsls	r1, r1, #1
 8000b3c:	eb40 0000 	adc.w	r0, r0, r0
 8000b40:	3a01      	subs	r2, #1
 8000b42:	bf28      	it	cs
 8000b44:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 8000b48:	d2ed      	bcs.n	8000b26 <__addsf3+0x92>
 8000b4a:	fab0 fc80 	clz	ip, r0
 8000b4e:	f1ac 0c08 	sub.w	ip, ip, #8
 8000b52:	ebb2 020c 	subs.w	r2, r2, ip
 8000b56:	fa00 f00c 	lsl.w	r0, r0, ip
 8000b5a:	bfaa      	itet	ge
 8000b5c:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000b60:	4252      	neglt	r2, r2
 8000b62:	4318      	orrge	r0, r3
 8000b64:	bfbc      	itt	lt
 8000b66:	40d0      	lsrlt	r0, r2
 8000b68:	4318      	orrlt	r0, r3
 8000b6a:	4770      	bx	lr
 8000b6c:	f092 0f00 	teq	r2, #0
 8000b70:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000b74:	bf06      	itte	eq
 8000b76:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000b7a:	3201      	addeq	r2, #1
 8000b7c:	3b01      	subne	r3, #1
 8000b7e:	e7b5      	b.n	8000aec <__addsf3+0x58>
 8000b80:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000b84:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000b88:	bf18      	it	ne
 8000b8a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b8e:	d021      	beq.n	8000bd4 <__addsf3+0x140>
 8000b90:	ea92 0f03 	teq	r2, r3
 8000b94:	d004      	beq.n	8000ba0 <__addsf3+0x10c>
 8000b96:	f092 0f00 	teq	r2, #0
 8000b9a:	bf08      	it	eq
 8000b9c:	4608      	moveq	r0, r1
 8000b9e:	4770      	bx	lr
 8000ba0:	ea90 0f01 	teq	r0, r1
 8000ba4:	bf1c      	itt	ne
 8000ba6:	2000      	movne	r0, #0
 8000ba8:	4770      	bxne	lr
 8000baa:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000bae:	d104      	bne.n	8000bba <__addsf3+0x126>
 8000bb0:	0040      	lsls	r0, r0, #1
 8000bb2:	bf28      	it	cs
 8000bb4:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000bb8:	4770      	bx	lr
 8000bba:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000bbe:	bf3c      	itt	cc
 8000bc0:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000bc4:	4770      	bxcc	lr
 8000bc6:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000bca:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000bce:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000bd2:	4770      	bx	lr
 8000bd4:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000bd8:	bf16      	itet	ne
 8000bda:	4608      	movne	r0, r1
 8000bdc:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000be0:	4601      	movne	r1, r0
 8000be2:	0242      	lsls	r2, r0, #9
 8000be4:	bf06      	itte	eq
 8000be6:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000bea:	ea90 0f01 	teqeq	r0, r1
 8000bee:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000bf2:	4770      	bx	lr

08000bf4 <__aeabi_ui2f>:
 8000bf4:	f04f 0300 	mov.w	r3, #0
 8000bf8:	e004      	b.n	8000c04 <__aeabi_i2f+0x8>
 8000bfa:	bf00      	nop

08000bfc <__aeabi_i2f>:
 8000bfc:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000c00:	bf48      	it	mi
 8000c02:	4240      	negmi	r0, r0
 8000c04:	ea5f 0c00 	movs.w	ip, r0
 8000c08:	bf08      	it	eq
 8000c0a:	4770      	bxeq	lr
 8000c0c:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000c10:	4601      	mov	r1, r0
 8000c12:	f04f 0000 	mov.w	r0, #0
 8000c16:	e01c      	b.n	8000c52 <__aeabi_l2f+0x2a>

08000c18 <__aeabi_ul2f>:
 8000c18:	ea50 0201 	orrs.w	r2, r0, r1
 8000c1c:	bf08      	it	eq
 8000c1e:	4770      	bxeq	lr
 8000c20:	f04f 0300 	mov.w	r3, #0
 8000c24:	e00a      	b.n	8000c3c <__aeabi_l2f+0x14>
 8000c26:	bf00      	nop

08000c28 <__aeabi_l2f>:
 8000c28:	ea50 0201 	orrs.w	r2, r0, r1
 8000c2c:	bf08      	it	eq
 8000c2e:	4770      	bxeq	lr
 8000c30:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000c34:	d502      	bpl.n	8000c3c <__aeabi_l2f+0x14>
 8000c36:	4240      	negs	r0, r0
 8000c38:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c3c:	ea5f 0c01 	movs.w	ip, r1
 8000c40:	bf02      	ittt	eq
 8000c42:	4684      	moveq	ip, r0
 8000c44:	4601      	moveq	r1, r0
 8000c46:	2000      	moveq	r0, #0
 8000c48:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000c4c:	bf08      	it	eq
 8000c4e:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000c52:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000c56:	fabc f28c 	clz	r2, ip
 8000c5a:	3a08      	subs	r2, #8
 8000c5c:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000c60:	db10      	blt.n	8000c84 <__aeabi_l2f+0x5c>
 8000c62:	fa01 fc02 	lsl.w	ip, r1, r2
 8000c66:	4463      	add	r3, ip
 8000c68:	fa00 fc02 	lsl.w	ip, r0, r2
 8000c6c:	f1c2 0220 	rsb	r2, r2, #32
 8000c70:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000c74:	fa20 f202 	lsr.w	r2, r0, r2
 8000c78:	eb43 0002 	adc.w	r0, r3, r2
 8000c7c:	bf08      	it	eq
 8000c7e:	f020 0001 	biceq.w	r0, r0, #1
 8000c82:	4770      	bx	lr
 8000c84:	f102 0220 	add.w	r2, r2, #32
 8000c88:	fa01 fc02 	lsl.w	ip, r1, r2
 8000c8c:	f1c2 0220 	rsb	r2, r2, #32
 8000c90:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000c94:	fa21 f202 	lsr.w	r2, r1, r2
 8000c98:	eb43 0002 	adc.w	r0, r3, r2
 8000c9c:	bf08      	it	eq
 8000c9e:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000ca2:	4770      	bx	lr

08000ca4 <__aeabi_fmul>:
 8000ca4:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000ca8:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000cac:	bf1e      	ittt	ne
 8000cae:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000cb2:	ea92 0f0c 	teqne	r2, ip
 8000cb6:	ea93 0f0c 	teqne	r3, ip
 8000cba:	d06f      	beq.n	8000d9c <__aeabi_fmul+0xf8>
 8000cbc:	441a      	add	r2, r3
 8000cbe:	ea80 0c01 	eor.w	ip, r0, r1
 8000cc2:	0240      	lsls	r0, r0, #9
 8000cc4:	bf18      	it	ne
 8000cc6:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000cca:	d01e      	beq.n	8000d0a <__aeabi_fmul+0x66>
 8000ccc:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000cd0:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000cd4:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000cd8:	fba0 3101 	umull	r3, r1, r0, r1
 8000cdc:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000ce0:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000ce4:	bf3e      	ittt	cc
 8000ce6:	0049      	lslcc	r1, r1, #1
 8000ce8:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000cec:	005b      	lslcc	r3, r3, #1
 8000cee:	ea40 0001 	orr.w	r0, r0, r1
 8000cf2:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8000cf6:	2afd      	cmp	r2, #253	; 0xfd
 8000cf8:	d81d      	bhi.n	8000d36 <__aeabi_fmul+0x92>
 8000cfa:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8000cfe:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000d02:	bf08      	it	eq
 8000d04:	f020 0001 	biceq.w	r0, r0, #1
 8000d08:	4770      	bx	lr
 8000d0a:	f090 0f00 	teq	r0, #0
 8000d0e:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000d12:	bf08      	it	eq
 8000d14:	0249      	lsleq	r1, r1, #9
 8000d16:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000d1a:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000d1e:	3a7f      	subs	r2, #127	; 0x7f
 8000d20:	bfc2      	ittt	gt
 8000d22:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000d26:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000d2a:	4770      	bxgt	lr
 8000d2c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000d30:	f04f 0300 	mov.w	r3, #0
 8000d34:	3a01      	subs	r2, #1
 8000d36:	dc5d      	bgt.n	8000df4 <__aeabi_fmul+0x150>
 8000d38:	f112 0f19 	cmn.w	r2, #25
 8000d3c:	bfdc      	itt	le
 8000d3e:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000d42:	4770      	bxle	lr
 8000d44:	f1c2 0200 	rsb	r2, r2, #0
 8000d48:	0041      	lsls	r1, r0, #1
 8000d4a:	fa21 f102 	lsr.w	r1, r1, r2
 8000d4e:	f1c2 0220 	rsb	r2, r2, #32
 8000d52:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d56:	ea5f 0031 	movs.w	r0, r1, rrx
 8000d5a:	f140 0000 	adc.w	r0, r0, #0
 8000d5e:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000d62:	bf08      	it	eq
 8000d64:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d68:	4770      	bx	lr
 8000d6a:	f092 0f00 	teq	r2, #0
 8000d6e:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000d72:	bf02      	ittt	eq
 8000d74:	0040      	lsleq	r0, r0, #1
 8000d76:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000d7a:	3a01      	subeq	r2, #1
 8000d7c:	d0f9      	beq.n	8000d72 <__aeabi_fmul+0xce>
 8000d7e:	ea40 000c 	orr.w	r0, r0, ip
 8000d82:	f093 0f00 	teq	r3, #0
 8000d86:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000d8a:	bf02      	ittt	eq
 8000d8c:	0049      	lsleq	r1, r1, #1
 8000d8e:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000d92:	3b01      	subeq	r3, #1
 8000d94:	d0f9      	beq.n	8000d8a <__aeabi_fmul+0xe6>
 8000d96:	ea41 010c 	orr.w	r1, r1, ip
 8000d9a:	e78f      	b.n	8000cbc <__aeabi_fmul+0x18>
 8000d9c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000da0:	ea92 0f0c 	teq	r2, ip
 8000da4:	bf18      	it	ne
 8000da6:	ea93 0f0c 	teqne	r3, ip
 8000daa:	d00a      	beq.n	8000dc2 <__aeabi_fmul+0x11e>
 8000dac:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000db0:	bf18      	it	ne
 8000db2:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000db6:	d1d8      	bne.n	8000d6a <__aeabi_fmul+0xc6>
 8000db8:	ea80 0001 	eor.w	r0, r0, r1
 8000dbc:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000dc0:	4770      	bx	lr
 8000dc2:	f090 0f00 	teq	r0, #0
 8000dc6:	bf17      	itett	ne
 8000dc8:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000dcc:	4608      	moveq	r0, r1
 8000dce:	f091 0f00 	teqne	r1, #0
 8000dd2:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000dd6:	d014      	beq.n	8000e02 <__aeabi_fmul+0x15e>
 8000dd8:	ea92 0f0c 	teq	r2, ip
 8000ddc:	d101      	bne.n	8000de2 <__aeabi_fmul+0x13e>
 8000dde:	0242      	lsls	r2, r0, #9
 8000de0:	d10f      	bne.n	8000e02 <__aeabi_fmul+0x15e>
 8000de2:	ea93 0f0c 	teq	r3, ip
 8000de6:	d103      	bne.n	8000df0 <__aeabi_fmul+0x14c>
 8000de8:	024b      	lsls	r3, r1, #9
 8000dea:	bf18      	it	ne
 8000dec:	4608      	movne	r0, r1
 8000dee:	d108      	bne.n	8000e02 <__aeabi_fmul+0x15e>
 8000df0:	ea80 0001 	eor.w	r0, r0, r1
 8000df4:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000df8:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000dfc:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000e00:	4770      	bx	lr
 8000e02:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000e06:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8000e0a:	4770      	bx	lr

08000e0c <__aeabi_fdiv>:
 8000e0c:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000e10:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000e14:	bf1e      	ittt	ne
 8000e16:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000e1a:	ea92 0f0c 	teqne	r2, ip
 8000e1e:	ea93 0f0c 	teqne	r3, ip
 8000e22:	d069      	beq.n	8000ef8 <__aeabi_fdiv+0xec>
 8000e24:	eba2 0203 	sub.w	r2, r2, r3
 8000e28:	ea80 0c01 	eor.w	ip, r0, r1
 8000e2c:	0249      	lsls	r1, r1, #9
 8000e2e:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000e32:	d037      	beq.n	8000ea4 <__aeabi_fdiv+0x98>
 8000e34:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000e38:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000e3c:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000e40:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000e44:	428b      	cmp	r3, r1
 8000e46:	bf38      	it	cc
 8000e48:	005b      	lslcc	r3, r3, #1
 8000e4a:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000e4e:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8000e52:	428b      	cmp	r3, r1
 8000e54:	bf24      	itt	cs
 8000e56:	1a5b      	subcs	r3, r3, r1
 8000e58:	ea40 000c 	orrcs.w	r0, r0, ip
 8000e5c:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000e60:	bf24      	itt	cs
 8000e62:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000e66:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000e6a:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000e6e:	bf24      	itt	cs
 8000e70:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000e74:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000e78:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000e7c:	bf24      	itt	cs
 8000e7e:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000e82:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000e86:	011b      	lsls	r3, r3, #4
 8000e88:	bf18      	it	ne
 8000e8a:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000e8e:	d1e0      	bne.n	8000e52 <__aeabi_fdiv+0x46>
 8000e90:	2afd      	cmp	r2, #253	; 0xfd
 8000e92:	f63f af50 	bhi.w	8000d36 <__aeabi_fmul+0x92>
 8000e96:	428b      	cmp	r3, r1
 8000e98:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000e9c:	bf08      	it	eq
 8000e9e:	f020 0001 	biceq.w	r0, r0, #1
 8000ea2:	4770      	bx	lr
 8000ea4:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000ea8:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000eac:	327f      	adds	r2, #127	; 0x7f
 8000eae:	bfc2      	ittt	gt
 8000eb0:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000eb4:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000eb8:	4770      	bxgt	lr
 8000eba:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ebe:	f04f 0300 	mov.w	r3, #0
 8000ec2:	3a01      	subs	r2, #1
 8000ec4:	e737      	b.n	8000d36 <__aeabi_fmul+0x92>
 8000ec6:	f092 0f00 	teq	r2, #0
 8000eca:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000ece:	bf02      	ittt	eq
 8000ed0:	0040      	lsleq	r0, r0, #1
 8000ed2:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000ed6:	3a01      	subeq	r2, #1
 8000ed8:	d0f9      	beq.n	8000ece <__aeabi_fdiv+0xc2>
 8000eda:	ea40 000c 	orr.w	r0, r0, ip
 8000ede:	f093 0f00 	teq	r3, #0
 8000ee2:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000ee6:	bf02      	ittt	eq
 8000ee8:	0049      	lsleq	r1, r1, #1
 8000eea:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000eee:	3b01      	subeq	r3, #1
 8000ef0:	d0f9      	beq.n	8000ee6 <__aeabi_fdiv+0xda>
 8000ef2:	ea41 010c 	orr.w	r1, r1, ip
 8000ef6:	e795      	b.n	8000e24 <__aeabi_fdiv+0x18>
 8000ef8:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000efc:	ea92 0f0c 	teq	r2, ip
 8000f00:	d108      	bne.n	8000f14 <__aeabi_fdiv+0x108>
 8000f02:	0242      	lsls	r2, r0, #9
 8000f04:	f47f af7d 	bne.w	8000e02 <__aeabi_fmul+0x15e>
 8000f08:	ea93 0f0c 	teq	r3, ip
 8000f0c:	f47f af70 	bne.w	8000df0 <__aeabi_fmul+0x14c>
 8000f10:	4608      	mov	r0, r1
 8000f12:	e776      	b.n	8000e02 <__aeabi_fmul+0x15e>
 8000f14:	ea93 0f0c 	teq	r3, ip
 8000f18:	d104      	bne.n	8000f24 <__aeabi_fdiv+0x118>
 8000f1a:	024b      	lsls	r3, r1, #9
 8000f1c:	f43f af4c 	beq.w	8000db8 <__aeabi_fmul+0x114>
 8000f20:	4608      	mov	r0, r1
 8000f22:	e76e      	b.n	8000e02 <__aeabi_fmul+0x15e>
 8000f24:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000f28:	bf18      	it	ne
 8000f2a:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000f2e:	d1ca      	bne.n	8000ec6 <__aeabi_fdiv+0xba>
 8000f30:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 8000f34:	f47f af5c 	bne.w	8000df0 <__aeabi_fmul+0x14c>
 8000f38:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 8000f3c:	f47f af3c 	bne.w	8000db8 <__aeabi_fmul+0x114>
 8000f40:	e75f      	b.n	8000e02 <__aeabi_fmul+0x15e>
 8000f42:	bf00      	nop

08000f44 <aht10_init>:
float temp;
uint32_t h;
uint32_t t;

void aht10_init()
{
 8000f44:	b580      	push	{r7, lr}
 8000f46:	b082      	sub	sp, #8
 8000f48:	af02      	add	r7, sp, #8
	HAL_Delay(40);
 8000f4a:	2028      	movs	r0, #40	; 0x28
 8000f4c:	f000 fc16 	bl	800177c <HAL_Delay>
	HAL_I2C_Master_Transmit(&hi2c1,AHT10_ADDRESS_WRITE, INIT_ORDER, 3,0x00ff);
 8000f50:	23ff      	movs	r3, #255	; 0xff
 8000f52:	9300      	str	r3, [sp, #0]
 8000f54:	2303      	movs	r3, #3
 8000f56:	4a0b      	ldr	r2, [pc, #44]	; (8000f84 <aht10_init+0x40>)
 8000f58:	2170      	movs	r1, #112	; 0x70
 8000f5a:	480b      	ldr	r0, [pc, #44]	; (8000f88 <aht10_init+0x44>)
 8000f5c:	f000 ffda 	bl	8001f14 <HAL_I2C_Master_Transmit>
	HAL_Delay(40);
 8000f60:	2028      	movs	r0, #40	; 0x28
 8000f62:	f000 fc0b 	bl	800177c <HAL_Delay>
	HAL_I2C_Master_Transmit(&hi2c1,AHT10_ADDRESS_WRITE, SOFT_RESET, 1,0x00ff);
 8000f66:	23ff      	movs	r3, #255	; 0xff
 8000f68:	9300      	str	r3, [sp, #0]
 8000f6a:	2301      	movs	r3, #1
 8000f6c:	4a07      	ldr	r2, [pc, #28]	; (8000f8c <aht10_init+0x48>)
 8000f6e:	2170      	movs	r1, #112	; 0x70
 8000f70:	4805      	ldr	r0, [pc, #20]	; (8000f88 <aht10_init+0x44>)
 8000f72:	f000 ffcf 	bl	8001f14 <HAL_I2C_Master_Transmit>
	HAL_Delay(20);
 8000f76:	2014      	movs	r0, #20
 8000f78:	f000 fc00 	bl	800177c <HAL_Delay>
}
 8000f7c:	bf00      	nop
 8000f7e:	46bd      	mov	sp, r7
 8000f80:	bd80      	pop	{r7, pc}
 8000f82:	bf00      	nop
 8000f84:	20000000 	.word	0x20000000
 8000f88:	20000214 	.word	0x20000214
 8000f8c:	20000004 	.word	0x20000004

08000f90 <aht10_read_data>:

void aht10_read_data()
{
 8000f90:	b580      	push	{r7, lr}
 8000f92:	b086      	sub	sp, #24
 8000f94:	af02      	add	r7, sp, #8
	uint8_t data[6];
	HAL_I2C_Master_Transmit(&hi2c1, AHT10_ADDRESS_WRITE, MEASURE_ORDER, 3, 0x00ff);
 8000f96:	23ff      	movs	r3, #255	; 0xff
 8000f98:	9300      	str	r3, [sp, #0]
 8000f9a:	2303      	movs	r3, #3
 8000f9c:	4a39      	ldr	r2, [pc, #228]	; (8001084 <aht10_read_data+0xf4>)
 8000f9e:	2170      	movs	r1, #112	; 0x70
 8000fa0:	4839      	ldr	r0, [pc, #228]	; (8001088 <aht10_read_data+0xf8>)
 8000fa2:	f000 ffb7 	bl	8001f14 <HAL_I2C_Master_Transmit>
	HAL_Delay(80);
 8000fa6:	2050      	movs	r0, #80	; 0x50
 8000fa8:	f000 fbe8 	bl	800177c <HAL_Delay>
	HAL_I2C_Master_Receive(&hi2c1, AHT10_ADDRESS_READ, data, 6, 0x00ff);
 8000fac:	1d3a      	adds	r2, r7, #4
 8000fae:	23ff      	movs	r3, #255	; 0xff
 8000fb0:	9300      	str	r3, [sp, #0]
 8000fb2:	2306      	movs	r3, #6
 8000fb4:	2171      	movs	r1, #113	; 0x71
 8000fb6:	4834      	ldr	r0, [pc, #208]	; (8001088 <aht10_read_data+0xf8>)
 8000fb8:	f001 f8aa 	bl	8002110 <HAL_I2C_Master_Receive>
	if((data[0] & 0x08) == 0)	aht10_init();
 8000fbc:	793b      	ldrb	r3, [r7, #4]
 8000fbe:	f003 0308 	and.w	r3, r3, #8
 8000fc2:	2b00      	cmp	r3, #0
 8000fc4:	d101      	bne.n	8000fca <aht10_read_data+0x3a>
 8000fc6:	f7ff ffbd 	bl	8000f44 <aht10_init>
	int i = 0;
 8000fca:	2300      	movs	r3, #0
 8000fcc:	60fb      	str	r3, [r7, #12]

	h = (data[1]<<12)+(data[2]<<4)+(data[3]>>4);
 8000fce:	797b      	ldrb	r3, [r7, #5]
 8000fd0:	031a      	lsls	r2, r3, #12
 8000fd2:	79bb      	ldrb	r3, [r7, #6]
 8000fd4:	011b      	lsls	r3, r3, #4
 8000fd6:	4413      	add	r3, r2
 8000fd8:	79fa      	ldrb	r2, [r7, #7]
 8000fda:	0912      	lsrs	r2, r2, #4
 8000fdc:	b2d2      	uxtb	r2, r2
 8000fde:	4413      	add	r3, r2
 8000fe0:	461a      	mov	r2, r3
 8000fe2:	4b2a      	ldr	r3, [pc, #168]	; (800108c <aht10_read_data+0xfc>)
 8000fe4:	601a      	str	r2, [r3, #0]
	t = ((data[3]&0X0f)<<16)+(data[4]<<8)+(data[5]);
 8000fe6:	79fb      	ldrb	r3, [r7, #7]
 8000fe8:	041b      	lsls	r3, r3, #16
 8000fea:	f403 2270 	and.w	r2, r3, #983040	; 0xf0000
 8000fee:	7a3b      	ldrb	r3, [r7, #8]
 8000ff0:	021b      	lsls	r3, r3, #8
 8000ff2:	4413      	add	r3, r2
 8000ff4:	7a7a      	ldrb	r2, [r7, #9]
 8000ff6:	4413      	add	r3, r2
 8000ff8:	461a      	mov	r2, r3
 8000ffa:	4b25      	ldr	r3, [pc, #148]	; (8001090 <aht10_read_data+0x100>)
 8000ffc:	601a      	str	r2, [r3, #0]

	huml = (float)h /1048575*200-50;
 8000ffe:	4b23      	ldr	r3, [pc, #140]	; (800108c <aht10_read_data+0xfc>)
 8001000:	681b      	ldr	r3, [r3, #0]
 8001002:	4618      	mov	r0, r3
 8001004:	f7ff fdf6 	bl	8000bf4 <__aeabi_ui2f>
 8001008:	4603      	mov	r3, r0
 800100a:	4922      	ldr	r1, [pc, #136]	; (8001094 <aht10_read_data+0x104>)
 800100c:	4618      	mov	r0, r3
 800100e:	f7ff fefd 	bl	8000e0c <__aeabi_fdiv>
 8001012:	4603      	mov	r3, r0
 8001014:	4920      	ldr	r1, [pc, #128]	; (8001098 <aht10_read_data+0x108>)
 8001016:	4618      	mov	r0, r3
 8001018:	f7ff fe44 	bl	8000ca4 <__aeabi_fmul>
 800101c:	4603      	mov	r3, r0
 800101e:	491f      	ldr	r1, [pc, #124]	; (800109c <aht10_read_data+0x10c>)
 8001020:	4618      	mov	r0, r3
 8001022:	f7ff fd35 	bl	8000a90 <__aeabi_fsub>
 8001026:	4603      	mov	r3, r0
 8001028:	461a      	mov	r2, r3
 800102a:	4b1d      	ldr	r3, [pc, #116]	; (80010a0 <aht10_read_data+0x110>)
 800102c:	601a      	str	r2, [r3, #0]
	temp = (float)t /1048575*100;
 800102e:	4b18      	ldr	r3, [pc, #96]	; (8001090 <aht10_read_data+0x100>)
 8001030:	681b      	ldr	r3, [r3, #0]
 8001032:	4618      	mov	r0, r3
 8001034:	f7ff fdde 	bl	8000bf4 <__aeabi_ui2f>
 8001038:	4603      	mov	r3, r0
 800103a:	4916      	ldr	r1, [pc, #88]	; (8001094 <aht10_read_data+0x104>)
 800103c:	4618      	mov	r0, r3
 800103e:	f7ff fee5 	bl	8000e0c <__aeabi_fdiv>
 8001042:	4603      	mov	r3, r0
 8001044:	4917      	ldr	r1, [pc, #92]	; (80010a4 <aht10_read_data+0x114>)
 8001046:	4618      	mov	r0, r3
 8001048:	f7ff fe2c 	bl	8000ca4 <__aeabi_fmul>
 800104c:	4603      	mov	r3, r0
 800104e:	461a      	mov	r2, r3
 8001050:	4b15      	ldr	r3, [pc, #84]	; (80010a8 <aht10_read_data+0x118>)
 8001052:	601a      	str	r2, [r3, #0]

	printf("%f\r\n", temp);
 8001054:	4b14      	ldr	r3, [pc, #80]	; (80010a8 <aht10_read_data+0x118>)
 8001056:	681b      	ldr	r3, [r3, #0]
 8001058:	4618      	mov	r0, r3
 800105a:	f7ff f9e5 	bl	8000428 <__aeabi_f2d>
 800105e:	4602      	mov	r2, r0
 8001060:	460b      	mov	r3, r1
 8001062:	4812      	ldr	r0, [pc, #72]	; (80010ac <aht10_read_data+0x11c>)
 8001064:	f003 f9e2 	bl	800442c <iprintf>
	printf("%f\r\n", huml);
 8001068:	4b0d      	ldr	r3, [pc, #52]	; (80010a0 <aht10_read_data+0x110>)
 800106a:	681b      	ldr	r3, [r3, #0]
 800106c:	4618      	mov	r0, r3
 800106e:	f7ff f9db 	bl	8000428 <__aeabi_f2d>
 8001072:	4602      	mov	r2, r0
 8001074:	460b      	mov	r3, r1
 8001076:	480e      	ldr	r0, [pc, #56]	; (80010b0 <aht10_read_data+0x120>)
 8001078:	f003 f9d8 	bl	800442c <iprintf>
}
 800107c:	bf00      	nop
 800107e:	3710      	adds	r7, #16
 8001080:	46bd      	mov	sp, r7
 8001082:	bd80      	pop	{r7, pc}
 8001084:	20000008 	.word	0x20000008
 8001088:	20000214 	.word	0x20000214
 800108c:	2000020c 	.word	0x2000020c
 8001090:	20000210 	.word	0x20000210
 8001094:	497ffff0 	.word	0x497ffff0
 8001098:	43480000 	.word	0x43480000
 800109c:	42480000 	.word	0x42480000
 80010a0:	20000204 	.word	0x20000204
 80010a4:	42c80000 	.word	0x42c80000
 80010a8:	20000208 	.word	0x20000208
 80010ac:	080065d0 	.word	0x080065d0
 80010b0:	080065dc 	.word	0x080065dc

080010b4 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80010b4:	b480      	push	{r7}
 80010b6:	b083      	sub	sp, #12
 80010b8:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80010ba:	4b0e      	ldr	r3, [pc, #56]	; (80010f4 <MX_GPIO_Init+0x40>)
 80010bc:	699b      	ldr	r3, [r3, #24]
 80010be:	4a0d      	ldr	r2, [pc, #52]	; (80010f4 <MX_GPIO_Init+0x40>)
 80010c0:	f043 0304 	orr.w	r3, r3, #4
 80010c4:	6193      	str	r3, [r2, #24]
 80010c6:	4b0b      	ldr	r3, [pc, #44]	; (80010f4 <MX_GPIO_Init+0x40>)
 80010c8:	699b      	ldr	r3, [r3, #24]
 80010ca:	f003 0304 	and.w	r3, r3, #4
 80010ce:	607b      	str	r3, [r7, #4]
 80010d0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80010d2:	4b08      	ldr	r3, [pc, #32]	; (80010f4 <MX_GPIO_Init+0x40>)
 80010d4:	699b      	ldr	r3, [r3, #24]
 80010d6:	4a07      	ldr	r2, [pc, #28]	; (80010f4 <MX_GPIO_Init+0x40>)
 80010d8:	f043 0308 	orr.w	r3, r3, #8
 80010dc:	6193      	str	r3, [r2, #24]
 80010de:	4b05      	ldr	r3, [pc, #20]	; (80010f4 <MX_GPIO_Init+0x40>)
 80010e0:	699b      	ldr	r3, [r3, #24]
 80010e2:	f003 0308 	and.w	r3, r3, #8
 80010e6:	603b      	str	r3, [r7, #0]
 80010e8:	683b      	ldr	r3, [r7, #0]

}
 80010ea:	bf00      	nop
 80010ec:	370c      	adds	r7, #12
 80010ee:	46bd      	mov	sp, r7
 80010f0:	bc80      	pop	{r7}
 80010f2:	4770      	bx	lr
 80010f4:	40021000 	.word	0x40021000

080010f8 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 80010f8:	b580      	push	{r7, lr}
 80010fa:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80010fc:	4b12      	ldr	r3, [pc, #72]	; (8001148 <MX_I2C1_Init+0x50>)
 80010fe:	4a13      	ldr	r2, [pc, #76]	; (800114c <MX_I2C1_Init+0x54>)
 8001100:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8001102:	4b11      	ldr	r3, [pc, #68]	; (8001148 <MX_I2C1_Init+0x50>)
 8001104:	4a12      	ldr	r2, [pc, #72]	; (8001150 <MX_I2C1_Init+0x58>)
 8001106:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001108:	4b0f      	ldr	r3, [pc, #60]	; (8001148 <MX_I2C1_Init+0x50>)
 800110a:	2200      	movs	r2, #0
 800110c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800110e:	4b0e      	ldr	r3, [pc, #56]	; (8001148 <MX_I2C1_Init+0x50>)
 8001110:	2200      	movs	r2, #0
 8001112:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001114:	4b0c      	ldr	r3, [pc, #48]	; (8001148 <MX_I2C1_Init+0x50>)
 8001116:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800111a:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800111c:	4b0a      	ldr	r3, [pc, #40]	; (8001148 <MX_I2C1_Init+0x50>)
 800111e:	2200      	movs	r2, #0
 8001120:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001122:	4b09      	ldr	r3, [pc, #36]	; (8001148 <MX_I2C1_Init+0x50>)
 8001124:	2200      	movs	r2, #0
 8001126:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001128:	4b07      	ldr	r3, [pc, #28]	; (8001148 <MX_I2C1_Init+0x50>)
 800112a:	2200      	movs	r2, #0
 800112c:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800112e:	4b06      	ldr	r3, [pc, #24]	; (8001148 <MX_I2C1_Init+0x50>)
 8001130:	2200      	movs	r2, #0
 8001132:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001134:	4804      	ldr	r0, [pc, #16]	; (8001148 <MX_I2C1_Init+0x50>)
 8001136:	f000 fda9 	bl	8001c8c <HAL_I2C_Init>
 800113a:	4603      	mov	r3, r0
 800113c:	2b00      	cmp	r3, #0
 800113e:	d001      	beq.n	8001144 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001140:	f000 f8c8 	bl	80012d4 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001144:	bf00      	nop
 8001146:	bd80      	pop	{r7, pc}
 8001148:	20000214 	.word	0x20000214
 800114c:	40005400 	.word	0x40005400
 8001150:	000186a0 	.word	0x000186a0

08001154 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8001154:	b580      	push	{r7, lr}
 8001156:	b088      	sub	sp, #32
 8001158:	af00      	add	r7, sp, #0
 800115a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800115c:	f107 0310 	add.w	r3, r7, #16
 8001160:	2200      	movs	r2, #0
 8001162:	601a      	str	r2, [r3, #0]
 8001164:	605a      	str	r2, [r3, #4]
 8001166:	609a      	str	r2, [r3, #8]
 8001168:	60da      	str	r2, [r3, #12]
  if(i2cHandle->Instance==I2C1)
 800116a:	687b      	ldr	r3, [r7, #4]
 800116c:	681b      	ldr	r3, [r3, #0]
 800116e:	4a15      	ldr	r2, [pc, #84]	; (80011c4 <HAL_I2C_MspInit+0x70>)
 8001170:	4293      	cmp	r3, r2
 8001172:	d123      	bne.n	80011bc <HAL_I2C_MspInit+0x68>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001174:	4b14      	ldr	r3, [pc, #80]	; (80011c8 <HAL_I2C_MspInit+0x74>)
 8001176:	699b      	ldr	r3, [r3, #24]
 8001178:	4a13      	ldr	r2, [pc, #76]	; (80011c8 <HAL_I2C_MspInit+0x74>)
 800117a:	f043 0308 	orr.w	r3, r3, #8
 800117e:	6193      	str	r3, [r2, #24]
 8001180:	4b11      	ldr	r3, [pc, #68]	; (80011c8 <HAL_I2C_MspInit+0x74>)
 8001182:	699b      	ldr	r3, [r3, #24]
 8001184:	f003 0308 	and.w	r3, r3, #8
 8001188:	60fb      	str	r3, [r7, #12]
 800118a:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800118c:	23c0      	movs	r3, #192	; 0xc0
 800118e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001190:	2312      	movs	r3, #18
 8001192:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001194:	2303      	movs	r3, #3
 8001196:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001198:	f107 0310 	add.w	r3, r7, #16
 800119c:	4619      	mov	r1, r3
 800119e:	480b      	ldr	r0, [pc, #44]	; (80011cc <HAL_I2C_MspInit+0x78>)
 80011a0:	f000 fbf0 	bl	8001984 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80011a4:	4b08      	ldr	r3, [pc, #32]	; (80011c8 <HAL_I2C_MspInit+0x74>)
 80011a6:	69db      	ldr	r3, [r3, #28]
 80011a8:	4a07      	ldr	r2, [pc, #28]	; (80011c8 <HAL_I2C_MspInit+0x74>)
 80011aa:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80011ae:	61d3      	str	r3, [r2, #28]
 80011b0:	4b05      	ldr	r3, [pc, #20]	; (80011c8 <HAL_I2C_MspInit+0x74>)
 80011b2:	69db      	ldr	r3, [r3, #28]
 80011b4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80011b8:	60bb      	str	r3, [r7, #8]
 80011ba:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 80011bc:	bf00      	nop
 80011be:	3720      	adds	r7, #32
 80011c0:	46bd      	mov	sp, r7
 80011c2:	bd80      	pop	{r7, pc}
 80011c4:	40005400 	.word	0x40005400
 80011c8:	40021000 	.word	0x40021000
 80011cc:	40010c00 	.word	0x40010c00

080011d0 <__io_putchar>:
#else
  #define PUTCHAR_PROTOTYPE int fputc(int ch, FILE *f)
#endif

PUTCHAR_PROTOTYPE
{
 80011d0:	b480      	push	{r7}
 80011d2:	b083      	sub	sp, #12
 80011d4:	af00      	add	r7, sp, #0
 80011d6:	6078      	str	r0, [r7, #4]
	huart1.Instance->DR = (uint8_t) ch;
 80011d8:	687b      	ldr	r3, [r7, #4]
 80011da:	b2da      	uxtb	r2, r3
 80011dc:	4b08      	ldr	r3, [pc, #32]	; (8001200 <__io_putchar+0x30>)
 80011de:	681b      	ldr	r3, [r3, #0]
 80011e0:	605a      	str	r2, [r3, #4]
//	HAL_UART_Transmit(&huart1,(uint8_t *)&ch,1,0xFFFF);
	while(__HAL_UART_GET_FLAG(&huart1, UART_FLAG_TC) == RESET){}
 80011e2:	bf00      	nop
 80011e4:	4b06      	ldr	r3, [pc, #24]	; (8001200 <__io_putchar+0x30>)
 80011e6:	681b      	ldr	r3, [r3, #0]
 80011e8:	681b      	ldr	r3, [r3, #0]
 80011ea:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80011ee:	2b40      	cmp	r3, #64	; 0x40
 80011f0:	d1f8      	bne.n	80011e4 <__io_putchar+0x14>
  return ch;
 80011f2:	687b      	ldr	r3, [r7, #4]
}
 80011f4:	4618      	mov	r0, r3
 80011f6:	370c      	adds	r7, #12
 80011f8:	46bd      	mov	sp, r7
 80011fa:	bc80      	pop	{r7}
 80011fc:	4770      	bx	lr
 80011fe:	bf00      	nop
 8001200:	200002b4 	.word	0x200002b4

08001204 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001204:	b580      	push	{r7, lr}
 8001206:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001208:	f000 fa86 	bl	8001718 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800120c:	f000 f80f 	bl	800122e <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001210:	f7ff ff50 	bl	80010b4 <MX_GPIO_Init>
  MX_I2C1_Init();
 8001214:	f7ff ff70 	bl	80010f8 <MX_I2C1_Init>
  MX_USART1_UART_Init();
 8001218:	f000 f9e2 	bl	80015e0 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
  aht10_init();
 800121c:	f7ff fe92 	bl	8000f44 <aht10_init>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
	  aht10_read_data();
 8001220:	f7ff feb6 	bl	8000f90 <aht10_read_data>
	  HAL_Delay(2000);
 8001224:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8001228:	f000 faa8 	bl	800177c <HAL_Delay>
	  aht10_read_data();
 800122c:	e7f8      	b.n	8001220 <main+0x1c>

0800122e <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800122e:	b580      	push	{r7, lr}
 8001230:	b090      	sub	sp, #64	; 0x40
 8001232:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001234:	f107 0318 	add.w	r3, r7, #24
 8001238:	2228      	movs	r2, #40	; 0x28
 800123a:	2100      	movs	r1, #0
 800123c:	4618      	mov	r0, r3
 800123e:	f002 fc8d 	bl	8003b5c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001242:	1d3b      	adds	r3, r7, #4
 8001244:	2200      	movs	r2, #0
 8001246:	601a      	str	r2, [r3, #0]
 8001248:	605a      	str	r2, [r3, #4]
 800124a:	609a      	str	r2, [r3, #8]
 800124c:	60da      	str	r2, [r3, #12]
 800124e:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001250:	2302      	movs	r3, #2
 8001252:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001254:	2301      	movs	r3, #1
 8001256:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001258:	2310      	movs	r3, #16
 800125a:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800125c:	2302      	movs	r3, #2
 800125e:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 8001260:	2300      	movs	r3, #0
 8001262:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8001264:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8001268:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800126a:	f107 0318 	add.w	r3, r7, #24
 800126e:	4618      	mov	r0, r3
 8001270:	f001 fcda 	bl	8002c28 <HAL_RCC_OscConfig>
 8001274:	4603      	mov	r3, r0
 8001276:	2b00      	cmp	r3, #0
 8001278:	d001      	beq.n	800127e <SystemClock_Config+0x50>
  {
    Error_Handler();
 800127a:	f000 f82b 	bl	80012d4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800127e:	230f      	movs	r3, #15
 8001280:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001282:	2302      	movs	r3, #2
 8001284:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001286:	2300      	movs	r3, #0
 8001288:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800128a:	2300      	movs	r3, #0
 800128c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800128e:	2300      	movs	r3, #0
 8001290:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8001292:	1d3b      	adds	r3, r7, #4
 8001294:	2101      	movs	r1, #1
 8001296:	4618      	mov	r0, r3
 8001298:	f001 ff48 	bl	800312c <HAL_RCC_ClockConfig>
 800129c:	4603      	mov	r3, r0
 800129e:	2b00      	cmp	r3, #0
 80012a0:	d001      	beq.n	80012a6 <SystemClock_Config+0x78>
  {
    Error_Handler();
 80012a2:	f000 f817 	bl	80012d4 <Error_Handler>
  }
}
 80012a6:	bf00      	nop
 80012a8:	3740      	adds	r7, #64	; 0x40
 80012aa:	46bd      	mov	sp, r7
 80012ac:	bd80      	pop	{r7, pc}
	...

080012b0 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80012b0:	b580      	push	{r7, lr}
 80012b2:	b082      	sub	sp, #8
 80012b4:	af00      	add	r7, sp, #0
 80012b6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM3) {
 80012b8:	687b      	ldr	r3, [r7, #4]
 80012ba:	681b      	ldr	r3, [r3, #0]
 80012bc:	4a04      	ldr	r2, [pc, #16]	; (80012d0 <HAL_TIM_PeriodElapsedCallback+0x20>)
 80012be:	4293      	cmp	r3, r2
 80012c0:	d101      	bne.n	80012c6 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 80012c2:	f000 fa3f 	bl	8001744 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 80012c6:	bf00      	nop
 80012c8:	3708      	adds	r7, #8
 80012ca:	46bd      	mov	sp, r7
 80012cc:	bd80      	pop	{r7, pc}
 80012ce:	bf00      	nop
 80012d0:	40000400 	.word	0x40000400

080012d4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80012d4:	b480      	push	{r7}
 80012d6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80012d8:	b672      	cpsid	i
}
 80012da:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80012dc:	e7fe      	b.n	80012dc <Error_Handler+0x8>
	...

080012e0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80012e0:	b480      	push	{r7}
 80012e2:	b085      	sub	sp, #20
 80012e4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80012e6:	4b15      	ldr	r3, [pc, #84]	; (800133c <HAL_MspInit+0x5c>)
 80012e8:	699b      	ldr	r3, [r3, #24]
 80012ea:	4a14      	ldr	r2, [pc, #80]	; (800133c <HAL_MspInit+0x5c>)
 80012ec:	f043 0301 	orr.w	r3, r3, #1
 80012f0:	6193      	str	r3, [r2, #24]
 80012f2:	4b12      	ldr	r3, [pc, #72]	; (800133c <HAL_MspInit+0x5c>)
 80012f4:	699b      	ldr	r3, [r3, #24]
 80012f6:	f003 0301 	and.w	r3, r3, #1
 80012fa:	60bb      	str	r3, [r7, #8]
 80012fc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80012fe:	4b0f      	ldr	r3, [pc, #60]	; (800133c <HAL_MspInit+0x5c>)
 8001300:	69db      	ldr	r3, [r3, #28]
 8001302:	4a0e      	ldr	r2, [pc, #56]	; (800133c <HAL_MspInit+0x5c>)
 8001304:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001308:	61d3      	str	r3, [r2, #28]
 800130a:	4b0c      	ldr	r3, [pc, #48]	; (800133c <HAL_MspInit+0x5c>)
 800130c:	69db      	ldr	r3, [r3, #28]
 800130e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001312:	607b      	str	r3, [r7, #4]
 8001314:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8001316:	4b0a      	ldr	r3, [pc, #40]	; (8001340 <HAL_MspInit+0x60>)
 8001318:	685b      	ldr	r3, [r3, #4]
 800131a:	60fb      	str	r3, [r7, #12]
 800131c:	68fb      	ldr	r3, [r7, #12]
 800131e:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8001322:	60fb      	str	r3, [r7, #12]
 8001324:	68fb      	ldr	r3, [r7, #12]
 8001326:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800132a:	60fb      	str	r3, [r7, #12]
 800132c:	4a04      	ldr	r2, [pc, #16]	; (8001340 <HAL_MspInit+0x60>)
 800132e:	68fb      	ldr	r3, [r7, #12]
 8001330:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001332:	bf00      	nop
 8001334:	3714      	adds	r7, #20
 8001336:	46bd      	mov	sp, r7
 8001338:	bc80      	pop	{r7}
 800133a:	4770      	bx	lr
 800133c:	40021000 	.word	0x40021000
 8001340:	40010000 	.word	0x40010000

08001344 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001344:	b580      	push	{r7, lr}
 8001346:	b08c      	sub	sp, #48	; 0x30
 8001348:	af00      	add	r7, sp, #0
 800134a:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 800134c:	2300      	movs	r3, #0
 800134e:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8001350:	2300      	movs	r3, #0
 8001352:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM3 IRQ priority */
  HAL_NVIC_SetPriority(TIM3_IRQn, TickPriority ,0);
 8001354:	2200      	movs	r2, #0
 8001356:	6879      	ldr	r1, [r7, #4]
 8001358:	201d      	movs	r0, #29
 800135a:	f000 fae8 	bl	800192e <HAL_NVIC_SetPriority>

  /* Enable the TIM3 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM3_IRQn);
 800135e:	201d      	movs	r0, #29
 8001360:	f000 fb01 	bl	8001966 <HAL_NVIC_EnableIRQ>

  /* Enable TIM3 clock */
  __HAL_RCC_TIM3_CLK_ENABLE();
 8001364:	4b1e      	ldr	r3, [pc, #120]	; (80013e0 <HAL_InitTick+0x9c>)
 8001366:	69db      	ldr	r3, [r3, #28]
 8001368:	4a1d      	ldr	r2, [pc, #116]	; (80013e0 <HAL_InitTick+0x9c>)
 800136a:	f043 0302 	orr.w	r3, r3, #2
 800136e:	61d3      	str	r3, [r2, #28]
 8001370:	4b1b      	ldr	r3, [pc, #108]	; (80013e0 <HAL_InitTick+0x9c>)
 8001372:	69db      	ldr	r3, [r3, #28]
 8001374:	f003 0302 	and.w	r3, r3, #2
 8001378:	60fb      	str	r3, [r7, #12]
 800137a:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 800137c:	f107 0210 	add.w	r2, r7, #16
 8001380:	f107 0314 	add.w	r3, r7, #20
 8001384:	4611      	mov	r1, r2
 8001386:	4618      	mov	r0, r3
 8001388:	f002 f84a 	bl	8003420 <HAL_RCC_GetClockConfig>

  /* Compute TIM3 clock */
  uwTimclock = HAL_RCC_GetPCLK1Freq();
 800138c:	f002 f820 	bl	80033d0 <HAL_RCC_GetPCLK1Freq>
 8001390:	62f8      	str	r0, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM3 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001392:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001394:	4a13      	ldr	r2, [pc, #76]	; (80013e4 <HAL_InitTick+0xa0>)
 8001396:	fba2 2303 	umull	r2, r3, r2, r3
 800139a:	0c9b      	lsrs	r3, r3, #18
 800139c:	3b01      	subs	r3, #1
 800139e:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM3 */
  htim3.Instance = TIM3;
 80013a0:	4b11      	ldr	r3, [pc, #68]	; (80013e8 <HAL_InitTick+0xa4>)
 80013a2:	4a12      	ldr	r2, [pc, #72]	; (80013ec <HAL_InitTick+0xa8>)
 80013a4:	601a      	str	r2, [r3, #0]
  + Period = [(TIM3CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim3.Init.Period = (1000000U / 1000U) - 1U;
 80013a6:	4b10      	ldr	r3, [pc, #64]	; (80013e8 <HAL_InitTick+0xa4>)
 80013a8:	f240 32e7 	movw	r2, #999	; 0x3e7
 80013ac:	60da      	str	r2, [r3, #12]
  htim3.Init.Prescaler = uwPrescalerValue;
 80013ae:	4a0e      	ldr	r2, [pc, #56]	; (80013e8 <HAL_InitTick+0xa4>)
 80013b0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80013b2:	6053      	str	r3, [r2, #4]
  htim3.Init.ClockDivision = 0;
 80013b4:	4b0c      	ldr	r3, [pc, #48]	; (80013e8 <HAL_InitTick+0xa4>)
 80013b6:	2200      	movs	r2, #0
 80013b8:	611a      	str	r2, [r3, #16]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80013ba:	4b0b      	ldr	r3, [pc, #44]	; (80013e8 <HAL_InitTick+0xa4>)
 80013bc:	2200      	movs	r2, #0
 80013be:	609a      	str	r2, [r3, #8]

  if(HAL_TIM_Base_Init(&htim3) == HAL_OK)
 80013c0:	4809      	ldr	r0, [pc, #36]	; (80013e8 <HAL_InitTick+0xa4>)
 80013c2:	f002 f87b 	bl	80034bc <HAL_TIM_Base_Init>
 80013c6:	4603      	mov	r3, r0
 80013c8:	2b00      	cmp	r3, #0
 80013ca:	d104      	bne.n	80013d6 <HAL_InitTick+0x92>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim3);
 80013cc:	4806      	ldr	r0, [pc, #24]	; (80013e8 <HAL_InitTick+0xa4>)
 80013ce:	f002 f8cd 	bl	800356c <HAL_TIM_Base_Start_IT>
 80013d2:	4603      	mov	r3, r0
 80013d4:	e000      	b.n	80013d8 <HAL_InitTick+0x94>
  }

  /* Return function status */
  return HAL_ERROR;
 80013d6:	2301      	movs	r3, #1
}
 80013d8:	4618      	mov	r0, r3
 80013da:	3730      	adds	r7, #48	; 0x30
 80013dc:	46bd      	mov	sp, r7
 80013de:	bd80      	pop	{r7, pc}
 80013e0:	40021000 	.word	0x40021000
 80013e4:	431bde83 	.word	0x431bde83
 80013e8:	20000268 	.word	0x20000268
 80013ec:	40000400 	.word	0x40000400

080013f0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80013f0:	b480      	push	{r7}
 80013f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80013f4:	e7fe      	b.n	80013f4 <NMI_Handler+0x4>

080013f6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80013f6:	b480      	push	{r7}
 80013f8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80013fa:	e7fe      	b.n	80013fa <HardFault_Handler+0x4>

080013fc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80013fc:	b480      	push	{r7}
 80013fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001400:	e7fe      	b.n	8001400 <MemManage_Handler+0x4>

08001402 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001402:	b480      	push	{r7}
 8001404:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001406:	e7fe      	b.n	8001406 <BusFault_Handler+0x4>

08001408 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001408:	b480      	push	{r7}
 800140a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800140c:	e7fe      	b.n	800140c <UsageFault_Handler+0x4>

0800140e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800140e:	b480      	push	{r7}
 8001410:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001412:	bf00      	nop
 8001414:	46bd      	mov	sp, r7
 8001416:	bc80      	pop	{r7}
 8001418:	4770      	bx	lr

0800141a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800141a:	b480      	push	{r7}
 800141c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800141e:	bf00      	nop
 8001420:	46bd      	mov	sp, r7
 8001422:	bc80      	pop	{r7}
 8001424:	4770      	bx	lr

08001426 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001426:	b480      	push	{r7}
 8001428:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800142a:	bf00      	nop
 800142c:	46bd      	mov	sp, r7
 800142e:	bc80      	pop	{r7}
 8001430:	4770      	bx	lr

08001432 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001432:	b480      	push	{r7}
 8001434:	af00      	add	r7, sp, #0
  /* USER CODE END SysTick_IRQn 0 */

  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001436:	bf00      	nop
 8001438:	46bd      	mov	sp, r7
 800143a:	bc80      	pop	{r7}
 800143c:	4770      	bx	lr
	...

08001440 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8001440:	b580      	push	{r7, lr}
 8001442:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8001444:	4802      	ldr	r0, [pc, #8]	; (8001450 <TIM3_IRQHandler+0x10>)
 8001446:	f002 f8e3 	bl	8003610 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 800144a:	bf00      	nop
 800144c:	bd80      	pop	{r7, pc}
 800144e:	bf00      	nop
 8001450:	20000268 	.word	0x20000268

08001454 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001454:	b480      	push	{r7}
 8001456:	af00      	add	r7, sp, #0
	return 1;
 8001458:	2301      	movs	r3, #1
}
 800145a:	4618      	mov	r0, r3
 800145c:	46bd      	mov	sp, r7
 800145e:	bc80      	pop	{r7}
 8001460:	4770      	bx	lr

08001462 <_kill>:

int _kill(int pid, int sig)
{
 8001462:	b580      	push	{r7, lr}
 8001464:	b082      	sub	sp, #8
 8001466:	af00      	add	r7, sp, #0
 8001468:	6078      	str	r0, [r7, #4]
 800146a:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 800146c:	f002 fb4c 	bl	8003b08 <__errno>
 8001470:	4603      	mov	r3, r0
 8001472:	2216      	movs	r2, #22
 8001474:	601a      	str	r2, [r3, #0]
	return -1;
 8001476:	f04f 33ff 	mov.w	r3, #4294967295
}
 800147a:	4618      	mov	r0, r3
 800147c:	3708      	adds	r7, #8
 800147e:	46bd      	mov	sp, r7
 8001480:	bd80      	pop	{r7, pc}

08001482 <_exit>:

void _exit (int status)
{
 8001482:	b580      	push	{r7, lr}
 8001484:	b082      	sub	sp, #8
 8001486:	af00      	add	r7, sp, #0
 8001488:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 800148a:	f04f 31ff 	mov.w	r1, #4294967295
 800148e:	6878      	ldr	r0, [r7, #4]
 8001490:	f7ff ffe7 	bl	8001462 <_kill>
	while (1) {}		/* Make sure we hang here */
 8001494:	e7fe      	b.n	8001494 <_exit+0x12>

08001496 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001496:	b580      	push	{r7, lr}
 8001498:	b086      	sub	sp, #24
 800149a:	af00      	add	r7, sp, #0
 800149c:	60f8      	str	r0, [r7, #12]
 800149e:	60b9      	str	r1, [r7, #8]
 80014a0:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80014a2:	2300      	movs	r3, #0
 80014a4:	617b      	str	r3, [r7, #20]
 80014a6:	e00a      	b.n	80014be <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80014a8:	f3af 8000 	nop.w
 80014ac:	4601      	mov	r1, r0
 80014ae:	68bb      	ldr	r3, [r7, #8]
 80014b0:	1c5a      	adds	r2, r3, #1
 80014b2:	60ba      	str	r2, [r7, #8]
 80014b4:	b2ca      	uxtb	r2, r1
 80014b6:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80014b8:	697b      	ldr	r3, [r7, #20]
 80014ba:	3301      	adds	r3, #1
 80014bc:	617b      	str	r3, [r7, #20]
 80014be:	697a      	ldr	r2, [r7, #20]
 80014c0:	687b      	ldr	r3, [r7, #4]
 80014c2:	429a      	cmp	r2, r3
 80014c4:	dbf0      	blt.n	80014a8 <_read+0x12>
	}

return len;
 80014c6:	687b      	ldr	r3, [r7, #4]
}
 80014c8:	4618      	mov	r0, r3
 80014ca:	3718      	adds	r7, #24
 80014cc:	46bd      	mov	sp, r7
 80014ce:	bd80      	pop	{r7, pc}

080014d0 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80014d0:	b580      	push	{r7, lr}
 80014d2:	b086      	sub	sp, #24
 80014d4:	af00      	add	r7, sp, #0
 80014d6:	60f8      	str	r0, [r7, #12]
 80014d8:	60b9      	str	r1, [r7, #8]
 80014da:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80014dc:	2300      	movs	r3, #0
 80014de:	617b      	str	r3, [r7, #20]
 80014e0:	e009      	b.n	80014f6 <_write+0x26>
	{
		__io_putchar(*ptr++);
 80014e2:	68bb      	ldr	r3, [r7, #8]
 80014e4:	1c5a      	adds	r2, r3, #1
 80014e6:	60ba      	str	r2, [r7, #8]
 80014e8:	781b      	ldrb	r3, [r3, #0]
 80014ea:	4618      	mov	r0, r3
 80014ec:	f7ff fe70 	bl	80011d0 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80014f0:	697b      	ldr	r3, [r7, #20]
 80014f2:	3301      	adds	r3, #1
 80014f4:	617b      	str	r3, [r7, #20]
 80014f6:	697a      	ldr	r2, [r7, #20]
 80014f8:	687b      	ldr	r3, [r7, #4]
 80014fa:	429a      	cmp	r2, r3
 80014fc:	dbf1      	blt.n	80014e2 <_write+0x12>
	}
	return len;
 80014fe:	687b      	ldr	r3, [r7, #4]
}
 8001500:	4618      	mov	r0, r3
 8001502:	3718      	adds	r7, #24
 8001504:	46bd      	mov	sp, r7
 8001506:	bd80      	pop	{r7, pc}

08001508 <_close>:

int _close(int file)
{
 8001508:	b480      	push	{r7}
 800150a:	b083      	sub	sp, #12
 800150c:	af00      	add	r7, sp, #0
 800150e:	6078      	str	r0, [r7, #4]
	return -1;
 8001510:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001514:	4618      	mov	r0, r3
 8001516:	370c      	adds	r7, #12
 8001518:	46bd      	mov	sp, r7
 800151a:	bc80      	pop	{r7}
 800151c:	4770      	bx	lr

0800151e <_fstat>:


int _fstat(int file, struct stat *st)
{
 800151e:	b480      	push	{r7}
 8001520:	b083      	sub	sp, #12
 8001522:	af00      	add	r7, sp, #0
 8001524:	6078      	str	r0, [r7, #4]
 8001526:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8001528:	683b      	ldr	r3, [r7, #0]
 800152a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800152e:	605a      	str	r2, [r3, #4]
	return 0;
 8001530:	2300      	movs	r3, #0
}
 8001532:	4618      	mov	r0, r3
 8001534:	370c      	adds	r7, #12
 8001536:	46bd      	mov	sp, r7
 8001538:	bc80      	pop	{r7}
 800153a:	4770      	bx	lr

0800153c <_isatty>:

int _isatty(int file)
{
 800153c:	b480      	push	{r7}
 800153e:	b083      	sub	sp, #12
 8001540:	af00      	add	r7, sp, #0
 8001542:	6078      	str	r0, [r7, #4]
	return 1;
 8001544:	2301      	movs	r3, #1
}
 8001546:	4618      	mov	r0, r3
 8001548:	370c      	adds	r7, #12
 800154a:	46bd      	mov	sp, r7
 800154c:	bc80      	pop	{r7}
 800154e:	4770      	bx	lr

08001550 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001550:	b480      	push	{r7}
 8001552:	b085      	sub	sp, #20
 8001554:	af00      	add	r7, sp, #0
 8001556:	60f8      	str	r0, [r7, #12]
 8001558:	60b9      	str	r1, [r7, #8]
 800155a:	607a      	str	r2, [r7, #4]
	return 0;
 800155c:	2300      	movs	r3, #0
}
 800155e:	4618      	mov	r0, r3
 8001560:	3714      	adds	r7, #20
 8001562:	46bd      	mov	sp, r7
 8001564:	bc80      	pop	{r7}
 8001566:	4770      	bx	lr

08001568 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001568:	b580      	push	{r7, lr}
 800156a:	b086      	sub	sp, #24
 800156c:	af00      	add	r7, sp, #0
 800156e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001570:	4a14      	ldr	r2, [pc, #80]	; (80015c4 <_sbrk+0x5c>)
 8001572:	4b15      	ldr	r3, [pc, #84]	; (80015c8 <_sbrk+0x60>)
 8001574:	1ad3      	subs	r3, r2, r3
 8001576:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001578:	697b      	ldr	r3, [r7, #20]
 800157a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800157c:	4b13      	ldr	r3, [pc, #76]	; (80015cc <_sbrk+0x64>)
 800157e:	681b      	ldr	r3, [r3, #0]
 8001580:	2b00      	cmp	r3, #0
 8001582:	d102      	bne.n	800158a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001584:	4b11      	ldr	r3, [pc, #68]	; (80015cc <_sbrk+0x64>)
 8001586:	4a12      	ldr	r2, [pc, #72]	; (80015d0 <_sbrk+0x68>)
 8001588:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800158a:	4b10      	ldr	r3, [pc, #64]	; (80015cc <_sbrk+0x64>)
 800158c:	681a      	ldr	r2, [r3, #0]
 800158e:	687b      	ldr	r3, [r7, #4]
 8001590:	4413      	add	r3, r2
 8001592:	693a      	ldr	r2, [r7, #16]
 8001594:	429a      	cmp	r2, r3
 8001596:	d207      	bcs.n	80015a8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001598:	f002 fab6 	bl	8003b08 <__errno>
 800159c:	4603      	mov	r3, r0
 800159e:	220c      	movs	r2, #12
 80015a0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80015a2:	f04f 33ff 	mov.w	r3, #4294967295
 80015a6:	e009      	b.n	80015bc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80015a8:	4b08      	ldr	r3, [pc, #32]	; (80015cc <_sbrk+0x64>)
 80015aa:	681b      	ldr	r3, [r3, #0]
 80015ac:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80015ae:	4b07      	ldr	r3, [pc, #28]	; (80015cc <_sbrk+0x64>)
 80015b0:	681a      	ldr	r2, [r3, #0]
 80015b2:	687b      	ldr	r3, [r7, #4]
 80015b4:	4413      	add	r3, r2
 80015b6:	4a05      	ldr	r2, [pc, #20]	; (80015cc <_sbrk+0x64>)
 80015b8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80015ba:	68fb      	ldr	r3, [r7, #12]
}
 80015bc:	4618      	mov	r0, r3
 80015be:	3718      	adds	r7, #24
 80015c0:	46bd      	mov	sp, r7
 80015c2:	bd80      	pop	{r7, pc}
 80015c4:	20005000 	.word	0x20005000
 80015c8:	00000400 	.word	0x00000400
 80015cc:	200002b0 	.word	0x200002b0
 80015d0:	20000310 	.word	0x20000310

080015d4 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80015d4:	b480      	push	{r7}
 80015d6:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80015d8:	bf00      	nop
 80015da:	46bd      	mov	sp, r7
 80015dc:	bc80      	pop	{r7}
 80015de:	4770      	bx	lr

080015e0 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 80015e0:	b580      	push	{r7, lr}
 80015e2:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80015e4:	4b11      	ldr	r3, [pc, #68]	; (800162c <MX_USART1_UART_Init+0x4c>)
 80015e6:	4a12      	ldr	r2, [pc, #72]	; (8001630 <MX_USART1_UART_Init+0x50>)
 80015e8:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 80015ea:	4b10      	ldr	r3, [pc, #64]	; (800162c <MX_USART1_UART_Init+0x4c>)
 80015ec:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 80015f0:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80015f2:	4b0e      	ldr	r3, [pc, #56]	; (800162c <MX_USART1_UART_Init+0x4c>)
 80015f4:	2200      	movs	r2, #0
 80015f6:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80015f8:	4b0c      	ldr	r3, [pc, #48]	; (800162c <MX_USART1_UART_Init+0x4c>)
 80015fa:	2200      	movs	r2, #0
 80015fc:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80015fe:	4b0b      	ldr	r3, [pc, #44]	; (800162c <MX_USART1_UART_Init+0x4c>)
 8001600:	2200      	movs	r2, #0
 8001602:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001604:	4b09      	ldr	r3, [pc, #36]	; (800162c <MX_USART1_UART_Init+0x4c>)
 8001606:	220c      	movs	r2, #12
 8001608:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800160a:	4b08      	ldr	r3, [pc, #32]	; (800162c <MX_USART1_UART_Init+0x4c>)
 800160c:	2200      	movs	r2, #0
 800160e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001610:	4b06      	ldr	r3, [pc, #24]	; (800162c <MX_USART1_UART_Init+0x4c>)
 8001612:	2200      	movs	r2, #0
 8001614:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001616:	4805      	ldr	r0, [pc, #20]	; (800162c <MX_USART1_UART_Init+0x4c>)
 8001618:	f002 f99a 	bl	8003950 <HAL_UART_Init>
 800161c:	4603      	mov	r3, r0
 800161e:	2b00      	cmp	r3, #0
 8001620:	d001      	beq.n	8001626 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8001622:	f7ff fe57 	bl	80012d4 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001626:	bf00      	nop
 8001628:	bd80      	pop	{r7, pc}
 800162a:	bf00      	nop
 800162c:	200002b4 	.word	0x200002b4
 8001630:	40013800 	.word	0x40013800

08001634 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001634:	b580      	push	{r7, lr}
 8001636:	b088      	sub	sp, #32
 8001638:	af00      	add	r7, sp, #0
 800163a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800163c:	f107 0310 	add.w	r3, r7, #16
 8001640:	2200      	movs	r2, #0
 8001642:	601a      	str	r2, [r3, #0]
 8001644:	605a      	str	r2, [r3, #4]
 8001646:	609a      	str	r2, [r3, #8]
 8001648:	60da      	str	r2, [r3, #12]
  if(uartHandle->Instance==USART1)
 800164a:	687b      	ldr	r3, [r7, #4]
 800164c:	681b      	ldr	r3, [r3, #0]
 800164e:	4a1c      	ldr	r2, [pc, #112]	; (80016c0 <HAL_UART_MspInit+0x8c>)
 8001650:	4293      	cmp	r3, r2
 8001652:	d131      	bne.n	80016b8 <HAL_UART_MspInit+0x84>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001654:	4b1b      	ldr	r3, [pc, #108]	; (80016c4 <HAL_UART_MspInit+0x90>)
 8001656:	699b      	ldr	r3, [r3, #24]
 8001658:	4a1a      	ldr	r2, [pc, #104]	; (80016c4 <HAL_UART_MspInit+0x90>)
 800165a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800165e:	6193      	str	r3, [r2, #24]
 8001660:	4b18      	ldr	r3, [pc, #96]	; (80016c4 <HAL_UART_MspInit+0x90>)
 8001662:	699b      	ldr	r3, [r3, #24]
 8001664:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001668:	60fb      	str	r3, [r7, #12]
 800166a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800166c:	4b15      	ldr	r3, [pc, #84]	; (80016c4 <HAL_UART_MspInit+0x90>)
 800166e:	699b      	ldr	r3, [r3, #24]
 8001670:	4a14      	ldr	r2, [pc, #80]	; (80016c4 <HAL_UART_MspInit+0x90>)
 8001672:	f043 0304 	orr.w	r3, r3, #4
 8001676:	6193      	str	r3, [r2, #24]
 8001678:	4b12      	ldr	r3, [pc, #72]	; (80016c4 <HAL_UART_MspInit+0x90>)
 800167a:	699b      	ldr	r3, [r3, #24]
 800167c:	f003 0304 	and.w	r3, r3, #4
 8001680:	60bb      	str	r3, [r7, #8]
 8001682:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001684:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001688:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800168a:	2302      	movs	r3, #2
 800168c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800168e:	2303      	movs	r3, #3
 8001690:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001692:	f107 0310 	add.w	r3, r7, #16
 8001696:	4619      	mov	r1, r3
 8001698:	480b      	ldr	r0, [pc, #44]	; (80016c8 <HAL_UART_MspInit+0x94>)
 800169a:	f000 f973 	bl	8001984 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 800169e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80016a2:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80016a4:	2300      	movs	r3, #0
 80016a6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016a8:	2300      	movs	r3, #0
 80016aa:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80016ac:	f107 0310 	add.w	r3, r7, #16
 80016b0:	4619      	mov	r1, r3
 80016b2:	4805      	ldr	r0, [pc, #20]	; (80016c8 <HAL_UART_MspInit+0x94>)
 80016b4:	f000 f966 	bl	8001984 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 80016b8:	bf00      	nop
 80016ba:	3720      	adds	r7, #32
 80016bc:	46bd      	mov	sp, r7
 80016be:	bd80      	pop	{r7, pc}
 80016c0:	40013800 	.word	0x40013800
 80016c4:	40021000 	.word	0x40021000
 80016c8:	40010800 	.word	0x40010800

080016cc <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80016cc:	480c      	ldr	r0, [pc, #48]	; (8001700 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80016ce:	490d      	ldr	r1, [pc, #52]	; (8001704 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80016d0:	4a0d      	ldr	r2, [pc, #52]	; (8001708 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80016d2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80016d4:	e002      	b.n	80016dc <LoopCopyDataInit>

080016d6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80016d6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80016d8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80016da:	3304      	adds	r3, #4

080016dc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80016dc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80016de:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80016e0:	d3f9      	bcc.n	80016d6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80016e2:	4a0a      	ldr	r2, [pc, #40]	; (800170c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80016e4:	4c0a      	ldr	r4, [pc, #40]	; (8001710 <LoopFillZerobss+0x22>)
  movs r3, #0
 80016e6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80016e8:	e001      	b.n	80016ee <LoopFillZerobss>

080016ea <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80016ea:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80016ec:	3204      	adds	r2, #4

080016ee <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80016ee:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80016f0:	d3fb      	bcc.n	80016ea <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80016f2:	f7ff ff6f 	bl	80015d4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80016f6:	f002 fa0d 	bl	8003b14 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80016fa:	f7ff fd83 	bl	8001204 <main>
  bx lr
 80016fe:	4770      	bx	lr
  ldr r0, =_sdata
 8001700:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001704:	200001e8 	.word	0x200001e8
  ldr r2, =_sidata
 8001708:	080069f4 	.word	0x080069f4
  ldr r2, =_sbss
 800170c:	200001e8 	.word	0x200001e8
  ldr r4, =_ebss
 8001710:	2000030c 	.word	0x2000030c

08001714 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001714:	e7fe      	b.n	8001714 <ADC1_2_IRQHandler>
	...

08001718 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001718:	b580      	push	{r7, lr}
 800171a:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800171c:	4b08      	ldr	r3, [pc, #32]	; (8001740 <HAL_Init+0x28>)
 800171e:	681b      	ldr	r3, [r3, #0]
 8001720:	4a07      	ldr	r2, [pc, #28]	; (8001740 <HAL_Init+0x28>)
 8001722:	f043 0310 	orr.w	r3, r3, #16
 8001726:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001728:	2003      	movs	r0, #3
 800172a:	f000 f8f5 	bl	8001918 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800172e:	200f      	movs	r0, #15
 8001730:	f7ff fe08 	bl	8001344 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001734:	f7ff fdd4 	bl	80012e0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001738:	2300      	movs	r3, #0
}
 800173a:	4618      	mov	r0, r3
 800173c:	bd80      	pop	{r7, pc}
 800173e:	bf00      	nop
 8001740:	40022000 	.word	0x40022000

08001744 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001744:	b480      	push	{r7}
 8001746:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001748:	4b05      	ldr	r3, [pc, #20]	; (8001760 <HAL_IncTick+0x1c>)
 800174a:	781b      	ldrb	r3, [r3, #0]
 800174c:	461a      	mov	r2, r3
 800174e:	4b05      	ldr	r3, [pc, #20]	; (8001764 <HAL_IncTick+0x20>)
 8001750:	681b      	ldr	r3, [r3, #0]
 8001752:	4413      	add	r3, r2
 8001754:	4a03      	ldr	r2, [pc, #12]	; (8001764 <HAL_IncTick+0x20>)
 8001756:	6013      	str	r3, [r2, #0]
}
 8001758:	bf00      	nop
 800175a:	46bd      	mov	sp, r7
 800175c:	bc80      	pop	{r7}
 800175e:	4770      	bx	lr
 8001760:	20000014 	.word	0x20000014
 8001764:	200002f8 	.word	0x200002f8

08001768 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001768:	b480      	push	{r7}
 800176a:	af00      	add	r7, sp, #0
  return uwTick;
 800176c:	4b02      	ldr	r3, [pc, #8]	; (8001778 <HAL_GetTick+0x10>)
 800176e:	681b      	ldr	r3, [r3, #0]
}
 8001770:	4618      	mov	r0, r3
 8001772:	46bd      	mov	sp, r7
 8001774:	bc80      	pop	{r7}
 8001776:	4770      	bx	lr
 8001778:	200002f8 	.word	0x200002f8

0800177c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800177c:	b580      	push	{r7, lr}
 800177e:	b084      	sub	sp, #16
 8001780:	af00      	add	r7, sp, #0
 8001782:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001784:	f7ff fff0 	bl	8001768 <HAL_GetTick>
 8001788:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800178a:	687b      	ldr	r3, [r7, #4]
 800178c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800178e:	68fb      	ldr	r3, [r7, #12]
 8001790:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001794:	d005      	beq.n	80017a2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001796:	4b0a      	ldr	r3, [pc, #40]	; (80017c0 <HAL_Delay+0x44>)
 8001798:	781b      	ldrb	r3, [r3, #0]
 800179a:	461a      	mov	r2, r3
 800179c:	68fb      	ldr	r3, [r7, #12]
 800179e:	4413      	add	r3, r2
 80017a0:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80017a2:	bf00      	nop
 80017a4:	f7ff ffe0 	bl	8001768 <HAL_GetTick>
 80017a8:	4602      	mov	r2, r0
 80017aa:	68bb      	ldr	r3, [r7, #8]
 80017ac:	1ad3      	subs	r3, r2, r3
 80017ae:	68fa      	ldr	r2, [r7, #12]
 80017b0:	429a      	cmp	r2, r3
 80017b2:	d8f7      	bhi.n	80017a4 <HAL_Delay+0x28>
  {
  }
}
 80017b4:	bf00      	nop
 80017b6:	bf00      	nop
 80017b8:	3710      	adds	r7, #16
 80017ba:	46bd      	mov	sp, r7
 80017bc:	bd80      	pop	{r7, pc}
 80017be:	bf00      	nop
 80017c0:	20000014 	.word	0x20000014

080017c4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80017c4:	b480      	push	{r7}
 80017c6:	b085      	sub	sp, #20
 80017c8:	af00      	add	r7, sp, #0
 80017ca:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80017cc:	687b      	ldr	r3, [r7, #4]
 80017ce:	f003 0307 	and.w	r3, r3, #7
 80017d2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80017d4:	4b0c      	ldr	r3, [pc, #48]	; (8001808 <__NVIC_SetPriorityGrouping+0x44>)
 80017d6:	68db      	ldr	r3, [r3, #12]
 80017d8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80017da:	68ba      	ldr	r2, [r7, #8]
 80017dc:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80017e0:	4013      	ands	r3, r2
 80017e2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80017e4:	68fb      	ldr	r3, [r7, #12]
 80017e6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80017e8:	68bb      	ldr	r3, [r7, #8]
 80017ea:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80017ec:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80017f0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80017f4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80017f6:	4a04      	ldr	r2, [pc, #16]	; (8001808 <__NVIC_SetPriorityGrouping+0x44>)
 80017f8:	68bb      	ldr	r3, [r7, #8]
 80017fa:	60d3      	str	r3, [r2, #12]
}
 80017fc:	bf00      	nop
 80017fe:	3714      	adds	r7, #20
 8001800:	46bd      	mov	sp, r7
 8001802:	bc80      	pop	{r7}
 8001804:	4770      	bx	lr
 8001806:	bf00      	nop
 8001808:	e000ed00 	.word	0xe000ed00

0800180c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800180c:	b480      	push	{r7}
 800180e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001810:	4b04      	ldr	r3, [pc, #16]	; (8001824 <__NVIC_GetPriorityGrouping+0x18>)
 8001812:	68db      	ldr	r3, [r3, #12]
 8001814:	0a1b      	lsrs	r3, r3, #8
 8001816:	f003 0307 	and.w	r3, r3, #7
}
 800181a:	4618      	mov	r0, r3
 800181c:	46bd      	mov	sp, r7
 800181e:	bc80      	pop	{r7}
 8001820:	4770      	bx	lr
 8001822:	bf00      	nop
 8001824:	e000ed00 	.word	0xe000ed00

08001828 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001828:	b480      	push	{r7}
 800182a:	b083      	sub	sp, #12
 800182c:	af00      	add	r7, sp, #0
 800182e:	4603      	mov	r3, r0
 8001830:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001832:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001836:	2b00      	cmp	r3, #0
 8001838:	db0b      	blt.n	8001852 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800183a:	79fb      	ldrb	r3, [r7, #7]
 800183c:	f003 021f 	and.w	r2, r3, #31
 8001840:	4906      	ldr	r1, [pc, #24]	; (800185c <__NVIC_EnableIRQ+0x34>)
 8001842:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001846:	095b      	lsrs	r3, r3, #5
 8001848:	2001      	movs	r0, #1
 800184a:	fa00 f202 	lsl.w	r2, r0, r2
 800184e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001852:	bf00      	nop
 8001854:	370c      	adds	r7, #12
 8001856:	46bd      	mov	sp, r7
 8001858:	bc80      	pop	{r7}
 800185a:	4770      	bx	lr
 800185c:	e000e100 	.word	0xe000e100

08001860 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001860:	b480      	push	{r7}
 8001862:	b083      	sub	sp, #12
 8001864:	af00      	add	r7, sp, #0
 8001866:	4603      	mov	r3, r0
 8001868:	6039      	str	r1, [r7, #0]
 800186a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800186c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001870:	2b00      	cmp	r3, #0
 8001872:	db0a      	blt.n	800188a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001874:	683b      	ldr	r3, [r7, #0]
 8001876:	b2da      	uxtb	r2, r3
 8001878:	490c      	ldr	r1, [pc, #48]	; (80018ac <__NVIC_SetPriority+0x4c>)
 800187a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800187e:	0112      	lsls	r2, r2, #4
 8001880:	b2d2      	uxtb	r2, r2
 8001882:	440b      	add	r3, r1
 8001884:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001888:	e00a      	b.n	80018a0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800188a:	683b      	ldr	r3, [r7, #0]
 800188c:	b2da      	uxtb	r2, r3
 800188e:	4908      	ldr	r1, [pc, #32]	; (80018b0 <__NVIC_SetPriority+0x50>)
 8001890:	79fb      	ldrb	r3, [r7, #7]
 8001892:	f003 030f 	and.w	r3, r3, #15
 8001896:	3b04      	subs	r3, #4
 8001898:	0112      	lsls	r2, r2, #4
 800189a:	b2d2      	uxtb	r2, r2
 800189c:	440b      	add	r3, r1
 800189e:	761a      	strb	r2, [r3, #24]
}
 80018a0:	bf00      	nop
 80018a2:	370c      	adds	r7, #12
 80018a4:	46bd      	mov	sp, r7
 80018a6:	bc80      	pop	{r7}
 80018a8:	4770      	bx	lr
 80018aa:	bf00      	nop
 80018ac:	e000e100 	.word	0xe000e100
 80018b0:	e000ed00 	.word	0xe000ed00

080018b4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80018b4:	b480      	push	{r7}
 80018b6:	b089      	sub	sp, #36	; 0x24
 80018b8:	af00      	add	r7, sp, #0
 80018ba:	60f8      	str	r0, [r7, #12]
 80018bc:	60b9      	str	r1, [r7, #8]
 80018be:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80018c0:	68fb      	ldr	r3, [r7, #12]
 80018c2:	f003 0307 	and.w	r3, r3, #7
 80018c6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80018c8:	69fb      	ldr	r3, [r7, #28]
 80018ca:	f1c3 0307 	rsb	r3, r3, #7
 80018ce:	2b04      	cmp	r3, #4
 80018d0:	bf28      	it	cs
 80018d2:	2304      	movcs	r3, #4
 80018d4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80018d6:	69fb      	ldr	r3, [r7, #28]
 80018d8:	3304      	adds	r3, #4
 80018da:	2b06      	cmp	r3, #6
 80018dc:	d902      	bls.n	80018e4 <NVIC_EncodePriority+0x30>
 80018de:	69fb      	ldr	r3, [r7, #28]
 80018e0:	3b03      	subs	r3, #3
 80018e2:	e000      	b.n	80018e6 <NVIC_EncodePriority+0x32>
 80018e4:	2300      	movs	r3, #0
 80018e6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80018e8:	f04f 32ff 	mov.w	r2, #4294967295
 80018ec:	69bb      	ldr	r3, [r7, #24]
 80018ee:	fa02 f303 	lsl.w	r3, r2, r3
 80018f2:	43da      	mvns	r2, r3
 80018f4:	68bb      	ldr	r3, [r7, #8]
 80018f6:	401a      	ands	r2, r3
 80018f8:	697b      	ldr	r3, [r7, #20]
 80018fa:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80018fc:	f04f 31ff 	mov.w	r1, #4294967295
 8001900:	697b      	ldr	r3, [r7, #20]
 8001902:	fa01 f303 	lsl.w	r3, r1, r3
 8001906:	43d9      	mvns	r1, r3
 8001908:	687b      	ldr	r3, [r7, #4]
 800190a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800190c:	4313      	orrs	r3, r2
         );
}
 800190e:	4618      	mov	r0, r3
 8001910:	3724      	adds	r7, #36	; 0x24
 8001912:	46bd      	mov	sp, r7
 8001914:	bc80      	pop	{r7}
 8001916:	4770      	bx	lr

08001918 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001918:	b580      	push	{r7, lr}
 800191a:	b082      	sub	sp, #8
 800191c:	af00      	add	r7, sp, #0
 800191e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001920:	6878      	ldr	r0, [r7, #4]
 8001922:	f7ff ff4f 	bl	80017c4 <__NVIC_SetPriorityGrouping>
}
 8001926:	bf00      	nop
 8001928:	3708      	adds	r7, #8
 800192a:	46bd      	mov	sp, r7
 800192c:	bd80      	pop	{r7, pc}

0800192e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800192e:	b580      	push	{r7, lr}
 8001930:	b086      	sub	sp, #24
 8001932:	af00      	add	r7, sp, #0
 8001934:	4603      	mov	r3, r0
 8001936:	60b9      	str	r1, [r7, #8]
 8001938:	607a      	str	r2, [r7, #4]
 800193a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800193c:	2300      	movs	r3, #0
 800193e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001940:	f7ff ff64 	bl	800180c <__NVIC_GetPriorityGrouping>
 8001944:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001946:	687a      	ldr	r2, [r7, #4]
 8001948:	68b9      	ldr	r1, [r7, #8]
 800194a:	6978      	ldr	r0, [r7, #20]
 800194c:	f7ff ffb2 	bl	80018b4 <NVIC_EncodePriority>
 8001950:	4602      	mov	r2, r0
 8001952:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001956:	4611      	mov	r1, r2
 8001958:	4618      	mov	r0, r3
 800195a:	f7ff ff81 	bl	8001860 <__NVIC_SetPriority>
}
 800195e:	bf00      	nop
 8001960:	3718      	adds	r7, #24
 8001962:	46bd      	mov	sp, r7
 8001964:	bd80      	pop	{r7, pc}

08001966 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001966:	b580      	push	{r7, lr}
 8001968:	b082      	sub	sp, #8
 800196a:	af00      	add	r7, sp, #0
 800196c:	4603      	mov	r3, r0
 800196e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001970:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001974:	4618      	mov	r0, r3
 8001976:	f7ff ff57 	bl	8001828 <__NVIC_EnableIRQ>
}
 800197a:	bf00      	nop
 800197c:	3708      	adds	r7, #8
 800197e:	46bd      	mov	sp, r7
 8001980:	bd80      	pop	{r7, pc}
	...

08001984 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001984:	b480      	push	{r7}
 8001986:	b08b      	sub	sp, #44	; 0x2c
 8001988:	af00      	add	r7, sp, #0
 800198a:	6078      	str	r0, [r7, #4]
 800198c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800198e:	2300      	movs	r3, #0
 8001990:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001992:	2300      	movs	r3, #0
 8001994:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001996:	e169      	b.n	8001c6c <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001998:	2201      	movs	r2, #1
 800199a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800199c:	fa02 f303 	lsl.w	r3, r2, r3
 80019a0:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80019a2:	683b      	ldr	r3, [r7, #0]
 80019a4:	681b      	ldr	r3, [r3, #0]
 80019a6:	69fa      	ldr	r2, [r7, #28]
 80019a8:	4013      	ands	r3, r2
 80019aa:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80019ac:	69ba      	ldr	r2, [r7, #24]
 80019ae:	69fb      	ldr	r3, [r7, #28]
 80019b0:	429a      	cmp	r2, r3
 80019b2:	f040 8158 	bne.w	8001c66 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80019b6:	683b      	ldr	r3, [r7, #0]
 80019b8:	685b      	ldr	r3, [r3, #4]
 80019ba:	4a9a      	ldr	r2, [pc, #616]	; (8001c24 <HAL_GPIO_Init+0x2a0>)
 80019bc:	4293      	cmp	r3, r2
 80019be:	d05e      	beq.n	8001a7e <HAL_GPIO_Init+0xfa>
 80019c0:	4a98      	ldr	r2, [pc, #608]	; (8001c24 <HAL_GPIO_Init+0x2a0>)
 80019c2:	4293      	cmp	r3, r2
 80019c4:	d875      	bhi.n	8001ab2 <HAL_GPIO_Init+0x12e>
 80019c6:	4a98      	ldr	r2, [pc, #608]	; (8001c28 <HAL_GPIO_Init+0x2a4>)
 80019c8:	4293      	cmp	r3, r2
 80019ca:	d058      	beq.n	8001a7e <HAL_GPIO_Init+0xfa>
 80019cc:	4a96      	ldr	r2, [pc, #600]	; (8001c28 <HAL_GPIO_Init+0x2a4>)
 80019ce:	4293      	cmp	r3, r2
 80019d0:	d86f      	bhi.n	8001ab2 <HAL_GPIO_Init+0x12e>
 80019d2:	4a96      	ldr	r2, [pc, #600]	; (8001c2c <HAL_GPIO_Init+0x2a8>)
 80019d4:	4293      	cmp	r3, r2
 80019d6:	d052      	beq.n	8001a7e <HAL_GPIO_Init+0xfa>
 80019d8:	4a94      	ldr	r2, [pc, #592]	; (8001c2c <HAL_GPIO_Init+0x2a8>)
 80019da:	4293      	cmp	r3, r2
 80019dc:	d869      	bhi.n	8001ab2 <HAL_GPIO_Init+0x12e>
 80019de:	4a94      	ldr	r2, [pc, #592]	; (8001c30 <HAL_GPIO_Init+0x2ac>)
 80019e0:	4293      	cmp	r3, r2
 80019e2:	d04c      	beq.n	8001a7e <HAL_GPIO_Init+0xfa>
 80019e4:	4a92      	ldr	r2, [pc, #584]	; (8001c30 <HAL_GPIO_Init+0x2ac>)
 80019e6:	4293      	cmp	r3, r2
 80019e8:	d863      	bhi.n	8001ab2 <HAL_GPIO_Init+0x12e>
 80019ea:	4a92      	ldr	r2, [pc, #584]	; (8001c34 <HAL_GPIO_Init+0x2b0>)
 80019ec:	4293      	cmp	r3, r2
 80019ee:	d046      	beq.n	8001a7e <HAL_GPIO_Init+0xfa>
 80019f0:	4a90      	ldr	r2, [pc, #576]	; (8001c34 <HAL_GPIO_Init+0x2b0>)
 80019f2:	4293      	cmp	r3, r2
 80019f4:	d85d      	bhi.n	8001ab2 <HAL_GPIO_Init+0x12e>
 80019f6:	2b12      	cmp	r3, #18
 80019f8:	d82a      	bhi.n	8001a50 <HAL_GPIO_Init+0xcc>
 80019fa:	2b12      	cmp	r3, #18
 80019fc:	d859      	bhi.n	8001ab2 <HAL_GPIO_Init+0x12e>
 80019fe:	a201      	add	r2, pc, #4	; (adr r2, 8001a04 <HAL_GPIO_Init+0x80>)
 8001a00:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001a04:	08001a7f 	.word	0x08001a7f
 8001a08:	08001a59 	.word	0x08001a59
 8001a0c:	08001a6b 	.word	0x08001a6b
 8001a10:	08001aad 	.word	0x08001aad
 8001a14:	08001ab3 	.word	0x08001ab3
 8001a18:	08001ab3 	.word	0x08001ab3
 8001a1c:	08001ab3 	.word	0x08001ab3
 8001a20:	08001ab3 	.word	0x08001ab3
 8001a24:	08001ab3 	.word	0x08001ab3
 8001a28:	08001ab3 	.word	0x08001ab3
 8001a2c:	08001ab3 	.word	0x08001ab3
 8001a30:	08001ab3 	.word	0x08001ab3
 8001a34:	08001ab3 	.word	0x08001ab3
 8001a38:	08001ab3 	.word	0x08001ab3
 8001a3c:	08001ab3 	.word	0x08001ab3
 8001a40:	08001ab3 	.word	0x08001ab3
 8001a44:	08001ab3 	.word	0x08001ab3
 8001a48:	08001a61 	.word	0x08001a61
 8001a4c:	08001a75 	.word	0x08001a75
 8001a50:	4a79      	ldr	r2, [pc, #484]	; (8001c38 <HAL_GPIO_Init+0x2b4>)
 8001a52:	4293      	cmp	r3, r2
 8001a54:	d013      	beq.n	8001a7e <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001a56:	e02c      	b.n	8001ab2 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001a58:	683b      	ldr	r3, [r7, #0]
 8001a5a:	68db      	ldr	r3, [r3, #12]
 8001a5c:	623b      	str	r3, [r7, #32]
          break;
 8001a5e:	e029      	b.n	8001ab4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001a60:	683b      	ldr	r3, [r7, #0]
 8001a62:	68db      	ldr	r3, [r3, #12]
 8001a64:	3304      	adds	r3, #4
 8001a66:	623b      	str	r3, [r7, #32]
          break;
 8001a68:	e024      	b.n	8001ab4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001a6a:	683b      	ldr	r3, [r7, #0]
 8001a6c:	68db      	ldr	r3, [r3, #12]
 8001a6e:	3308      	adds	r3, #8
 8001a70:	623b      	str	r3, [r7, #32]
          break;
 8001a72:	e01f      	b.n	8001ab4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001a74:	683b      	ldr	r3, [r7, #0]
 8001a76:	68db      	ldr	r3, [r3, #12]
 8001a78:	330c      	adds	r3, #12
 8001a7a:	623b      	str	r3, [r7, #32]
          break;
 8001a7c:	e01a      	b.n	8001ab4 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001a7e:	683b      	ldr	r3, [r7, #0]
 8001a80:	689b      	ldr	r3, [r3, #8]
 8001a82:	2b00      	cmp	r3, #0
 8001a84:	d102      	bne.n	8001a8c <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001a86:	2304      	movs	r3, #4
 8001a88:	623b      	str	r3, [r7, #32]
          break;
 8001a8a:	e013      	b.n	8001ab4 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001a8c:	683b      	ldr	r3, [r7, #0]
 8001a8e:	689b      	ldr	r3, [r3, #8]
 8001a90:	2b01      	cmp	r3, #1
 8001a92:	d105      	bne.n	8001aa0 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001a94:	2308      	movs	r3, #8
 8001a96:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001a98:	687b      	ldr	r3, [r7, #4]
 8001a9a:	69fa      	ldr	r2, [r7, #28]
 8001a9c:	611a      	str	r2, [r3, #16]
          break;
 8001a9e:	e009      	b.n	8001ab4 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001aa0:	2308      	movs	r3, #8
 8001aa2:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001aa4:	687b      	ldr	r3, [r7, #4]
 8001aa6:	69fa      	ldr	r2, [r7, #28]
 8001aa8:	615a      	str	r2, [r3, #20]
          break;
 8001aaa:	e003      	b.n	8001ab4 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001aac:	2300      	movs	r3, #0
 8001aae:	623b      	str	r3, [r7, #32]
          break;
 8001ab0:	e000      	b.n	8001ab4 <HAL_GPIO_Init+0x130>
          break;
 8001ab2:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001ab4:	69bb      	ldr	r3, [r7, #24]
 8001ab6:	2bff      	cmp	r3, #255	; 0xff
 8001ab8:	d801      	bhi.n	8001abe <HAL_GPIO_Init+0x13a>
 8001aba:	687b      	ldr	r3, [r7, #4]
 8001abc:	e001      	b.n	8001ac2 <HAL_GPIO_Init+0x13e>
 8001abe:	687b      	ldr	r3, [r7, #4]
 8001ac0:	3304      	adds	r3, #4
 8001ac2:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001ac4:	69bb      	ldr	r3, [r7, #24]
 8001ac6:	2bff      	cmp	r3, #255	; 0xff
 8001ac8:	d802      	bhi.n	8001ad0 <HAL_GPIO_Init+0x14c>
 8001aca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001acc:	009b      	lsls	r3, r3, #2
 8001ace:	e002      	b.n	8001ad6 <HAL_GPIO_Init+0x152>
 8001ad0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ad2:	3b08      	subs	r3, #8
 8001ad4:	009b      	lsls	r3, r3, #2
 8001ad6:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001ad8:	697b      	ldr	r3, [r7, #20]
 8001ada:	681a      	ldr	r2, [r3, #0]
 8001adc:	210f      	movs	r1, #15
 8001ade:	693b      	ldr	r3, [r7, #16]
 8001ae0:	fa01 f303 	lsl.w	r3, r1, r3
 8001ae4:	43db      	mvns	r3, r3
 8001ae6:	401a      	ands	r2, r3
 8001ae8:	6a39      	ldr	r1, [r7, #32]
 8001aea:	693b      	ldr	r3, [r7, #16]
 8001aec:	fa01 f303 	lsl.w	r3, r1, r3
 8001af0:	431a      	orrs	r2, r3
 8001af2:	697b      	ldr	r3, [r7, #20]
 8001af4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001af6:	683b      	ldr	r3, [r7, #0]
 8001af8:	685b      	ldr	r3, [r3, #4]
 8001afa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001afe:	2b00      	cmp	r3, #0
 8001b00:	f000 80b1 	beq.w	8001c66 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001b04:	4b4d      	ldr	r3, [pc, #308]	; (8001c3c <HAL_GPIO_Init+0x2b8>)
 8001b06:	699b      	ldr	r3, [r3, #24]
 8001b08:	4a4c      	ldr	r2, [pc, #304]	; (8001c3c <HAL_GPIO_Init+0x2b8>)
 8001b0a:	f043 0301 	orr.w	r3, r3, #1
 8001b0e:	6193      	str	r3, [r2, #24]
 8001b10:	4b4a      	ldr	r3, [pc, #296]	; (8001c3c <HAL_GPIO_Init+0x2b8>)
 8001b12:	699b      	ldr	r3, [r3, #24]
 8001b14:	f003 0301 	and.w	r3, r3, #1
 8001b18:	60bb      	str	r3, [r7, #8]
 8001b1a:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001b1c:	4a48      	ldr	r2, [pc, #288]	; (8001c40 <HAL_GPIO_Init+0x2bc>)
 8001b1e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b20:	089b      	lsrs	r3, r3, #2
 8001b22:	3302      	adds	r3, #2
 8001b24:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001b28:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001b2a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b2c:	f003 0303 	and.w	r3, r3, #3
 8001b30:	009b      	lsls	r3, r3, #2
 8001b32:	220f      	movs	r2, #15
 8001b34:	fa02 f303 	lsl.w	r3, r2, r3
 8001b38:	43db      	mvns	r3, r3
 8001b3a:	68fa      	ldr	r2, [r7, #12]
 8001b3c:	4013      	ands	r3, r2
 8001b3e:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	4a40      	ldr	r2, [pc, #256]	; (8001c44 <HAL_GPIO_Init+0x2c0>)
 8001b44:	4293      	cmp	r3, r2
 8001b46:	d013      	beq.n	8001b70 <HAL_GPIO_Init+0x1ec>
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	4a3f      	ldr	r2, [pc, #252]	; (8001c48 <HAL_GPIO_Init+0x2c4>)
 8001b4c:	4293      	cmp	r3, r2
 8001b4e:	d00d      	beq.n	8001b6c <HAL_GPIO_Init+0x1e8>
 8001b50:	687b      	ldr	r3, [r7, #4]
 8001b52:	4a3e      	ldr	r2, [pc, #248]	; (8001c4c <HAL_GPIO_Init+0x2c8>)
 8001b54:	4293      	cmp	r3, r2
 8001b56:	d007      	beq.n	8001b68 <HAL_GPIO_Init+0x1e4>
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	4a3d      	ldr	r2, [pc, #244]	; (8001c50 <HAL_GPIO_Init+0x2cc>)
 8001b5c:	4293      	cmp	r3, r2
 8001b5e:	d101      	bne.n	8001b64 <HAL_GPIO_Init+0x1e0>
 8001b60:	2303      	movs	r3, #3
 8001b62:	e006      	b.n	8001b72 <HAL_GPIO_Init+0x1ee>
 8001b64:	2304      	movs	r3, #4
 8001b66:	e004      	b.n	8001b72 <HAL_GPIO_Init+0x1ee>
 8001b68:	2302      	movs	r3, #2
 8001b6a:	e002      	b.n	8001b72 <HAL_GPIO_Init+0x1ee>
 8001b6c:	2301      	movs	r3, #1
 8001b6e:	e000      	b.n	8001b72 <HAL_GPIO_Init+0x1ee>
 8001b70:	2300      	movs	r3, #0
 8001b72:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001b74:	f002 0203 	and.w	r2, r2, #3
 8001b78:	0092      	lsls	r2, r2, #2
 8001b7a:	4093      	lsls	r3, r2
 8001b7c:	68fa      	ldr	r2, [r7, #12]
 8001b7e:	4313      	orrs	r3, r2
 8001b80:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8001b82:	492f      	ldr	r1, [pc, #188]	; (8001c40 <HAL_GPIO_Init+0x2bc>)
 8001b84:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b86:	089b      	lsrs	r3, r3, #2
 8001b88:	3302      	adds	r3, #2
 8001b8a:	68fa      	ldr	r2, [r7, #12]
 8001b8c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001b90:	683b      	ldr	r3, [r7, #0]
 8001b92:	685b      	ldr	r3, [r3, #4]
 8001b94:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001b98:	2b00      	cmp	r3, #0
 8001b9a:	d006      	beq.n	8001baa <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001b9c:	4b2d      	ldr	r3, [pc, #180]	; (8001c54 <HAL_GPIO_Init+0x2d0>)
 8001b9e:	681a      	ldr	r2, [r3, #0]
 8001ba0:	492c      	ldr	r1, [pc, #176]	; (8001c54 <HAL_GPIO_Init+0x2d0>)
 8001ba2:	69bb      	ldr	r3, [r7, #24]
 8001ba4:	4313      	orrs	r3, r2
 8001ba6:	600b      	str	r3, [r1, #0]
 8001ba8:	e006      	b.n	8001bb8 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001baa:	4b2a      	ldr	r3, [pc, #168]	; (8001c54 <HAL_GPIO_Init+0x2d0>)
 8001bac:	681a      	ldr	r2, [r3, #0]
 8001bae:	69bb      	ldr	r3, [r7, #24]
 8001bb0:	43db      	mvns	r3, r3
 8001bb2:	4928      	ldr	r1, [pc, #160]	; (8001c54 <HAL_GPIO_Init+0x2d0>)
 8001bb4:	4013      	ands	r3, r2
 8001bb6:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001bb8:	683b      	ldr	r3, [r7, #0]
 8001bba:	685b      	ldr	r3, [r3, #4]
 8001bbc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001bc0:	2b00      	cmp	r3, #0
 8001bc2:	d006      	beq.n	8001bd2 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001bc4:	4b23      	ldr	r3, [pc, #140]	; (8001c54 <HAL_GPIO_Init+0x2d0>)
 8001bc6:	685a      	ldr	r2, [r3, #4]
 8001bc8:	4922      	ldr	r1, [pc, #136]	; (8001c54 <HAL_GPIO_Init+0x2d0>)
 8001bca:	69bb      	ldr	r3, [r7, #24]
 8001bcc:	4313      	orrs	r3, r2
 8001bce:	604b      	str	r3, [r1, #4]
 8001bd0:	e006      	b.n	8001be0 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001bd2:	4b20      	ldr	r3, [pc, #128]	; (8001c54 <HAL_GPIO_Init+0x2d0>)
 8001bd4:	685a      	ldr	r2, [r3, #4]
 8001bd6:	69bb      	ldr	r3, [r7, #24]
 8001bd8:	43db      	mvns	r3, r3
 8001bda:	491e      	ldr	r1, [pc, #120]	; (8001c54 <HAL_GPIO_Init+0x2d0>)
 8001bdc:	4013      	ands	r3, r2
 8001bde:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001be0:	683b      	ldr	r3, [r7, #0]
 8001be2:	685b      	ldr	r3, [r3, #4]
 8001be4:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001be8:	2b00      	cmp	r3, #0
 8001bea:	d006      	beq.n	8001bfa <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001bec:	4b19      	ldr	r3, [pc, #100]	; (8001c54 <HAL_GPIO_Init+0x2d0>)
 8001bee:	689a      	ldr	r2, [r3, #8]
 8001bf0:	4918      	ldr	r1, [pc, #96]	; (8001c54 <HAL_GPIO_Init+0x2d0>)
 8001bf2:	69bb      	ldr	r3, [r7, #24]
 8001bf4:	4313      	orrs	r3, r2
 8001bf6:	608b      	str	r3, [r1, #8]
 8001bf8:	e006      	b.n	8001c08 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001bfa:	4b16      	ldr	r3, [pc, #88]	; (8001c54 <HAL_GPIO_Init+0x2d0>)
 8001bfc:	689a      	ldr	r2, [r3, #8]
 8001bfe:	69bb      	ldr	r3, [r7, #24]
 8001c00:	43db      	mvns	r3, r3
 8001c02:	4914      	ldr	r1, [pc, #80]	; (8001c54 <HAL_GPIO_Init+0x2d0>)
 8001c04:	4013      	ands	r3, r2
 8001c06:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001c08:	683b      	ldr	r3, [r7, #0]
 8001c0a:	685b      	ldr	r3, [r3, #4]
 8001c0c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001c10:	2b00      	cmp	r3, #0
 8001c12:	d021      	beq.n	8001c58 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001c14:	4b0f      	ldr	r3, [pc, #60]	; (8001c54 <HAL_GPIO_Init+0x2d0>)
 8001c16:	68da      	ldr	r2, [r3, #12]
 8001c18:	490e      	ldr	r1, [pc, #56]	; (8001c54 <HAL_GPIO_Init+0x2d0>)
 8001c1a:	69bb      	ldr	r3, [r7, #24]
 8001c1c:	4313      	orrs	r3, r2
 8001c1e:	60cb      	str	r3, [r1, #12]
 8001c20:	e021      	b.n	8001c66 <HAL_GPIO_Init+0x2e2>
 8001c22:	bf00      	nop
 8001c24:	10320000 	.word	0x10320000
 8001c28:	10310000 	.word	0x10310000
 8001c2c:	10220000 	.word	0x10220000
 8001c30:	10210000 	.word	0x10210000
 8001c34:	10120000 	.word	0x10120000
 8001c38:	10110000 	.word	0x10110000
 8001c3c:	40021000 	.word	0x40021000
 8001c40:	40010000 	.word	0x40010000
 8001c44:	40010800 	.word	0x40010800
 8001c48:	40010c00 	.word	0x40010c00
 8001c4c:	40011000 	.word	0x40011000
 8001c50:	40011400 	.word	0x40011400
 8001c54:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001c58:	4b0b      	ldr	r3, [pc, #44]	; (8001c88 <HAL_GPIO_Init+0x304>)
 8001c5a:	68da      	ldr	r2, [r3, #12]
 8001c5c:	69bb      	ldr	r3, [r7, #24]
 8001c5e:	43db      	mvns	r3, r3
 8001c60:	4909      	ldr	r1, [pc, #36]	; (8001c88 <HAL_GPIO_Init+0x304>)
 8001c62:	4013      	ands	r3, r2
 8001c64:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8001c66:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c68:	3301      	adds	r3, #1
 8001c6a:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001c6c:	683b      	ldr	r3, [r7, #0]
 8001c6e:	681a      	ldr	r2, [r3, #0]
 8001c70:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c72:	fa22 f303 	lsr.w	r3, r2, r3
 8001c76:	2b00      	cmp	r3, #0
 8001c78:	f47f ae8e 	bne.w	8001998 <HAL_GPIO_Init+0x14>
  }
}
 8001c7c:	bf00      	nop
 8001c7e:	bf00      	nop
 8001c80:	372c      	adds	r7, #44	; 0x2c
 8001c82:	46bd      	mov	sp, r7
 8001c84:	bc80      	pop	{r7}
 8001c86:	4770      	bx	lr
 8001c88:	40010400 	.word	0x40010400

08001c8c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001c8c:	b580      	push	{r7, lr}
 8001c8e:	b084      	sub	sp, #16
 8001c90:	af00      	add	r7, sp, #0
 8001c92:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	2b00      	cmp	r3, #0
 8001c98:	d101      	bne.n	8001c9e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8001c9a:	2301      	movs	r3, #1
 8001c9c:	e12b      	b.n	8001ef6 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8001c9e:	687b      	ldr	r3, [r7, #4]
 8001ca0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001ca4:	b2db      	uxtb	r3, r3
 8001ca6:	2b00      	cmp	r3, #0
 8001ca8:	d106      	bne.n	8001cb8 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8001caa:	687b      	ldr	r3, [r7, #4]
 8001cac:	2200      	movs	r2, #0
 8001cae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8001cb2:	6878      	ldr	r0, [r7, #4]
 8001cb4:	f7ff fa4e 	bl	8001154 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	2224      	movs	r2, #36	; 0x24
 8001cbc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	681b      	ldr	r3, [r3, #0]
 8001cc4:	681a      	ldr	r2, [r3, #0]
 8001cc6:	687b      	ldr	r3, [r7, #4]
 8001cc8:	681b      	ldr	r3, [r3, #0]
 8001cca:	f022 0201 	bic.w	r2, r2, #1
 8001cce:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	681b      	ldr	r3, [r3, #0]
 8001cd4:	681a      	ldr	r2, [r3, #0]
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	681b      	ldr	r3, [r3, #0]
 8001cda:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8001cde:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8001ce0:	687b      	ldr	r3, [r7, #4]
 8001ce2:	681b      	ldr	r3, [r3, #0]
 8001ce4:	681a      	ldr	r2, [r3, #0]
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	681b      	ldr	r3, [r3, #0]
 8001cea:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8001cee:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8001cf0:	f001 fb6e 	bl	80033d0 <HAL_RCC_GetPCLK1Freq>
 8001cf4:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	685b      	ldr	r3, [r3, #4]
 8001cfa:	4a81      	ldr	r2, [pc, #516]	; (8001f00 <HAL_I2C_Init+0x274>)
 8001cfc:	4293      	cmp	r3, r2
 8001cfe:	d807      	bhi.n	8001d10 <HAL_I2C_Init+0x84>
 8001d00:	68fb      	ldr	r3, [r7, #12]
 8001d02:	4a80      	ldr	r2, [pc, #512]	; (8001f04 <HAL_I2C_Init+0x278>)
 8001d04:	4293      	cmp	r3, r2
 8001d06:	bf94      	ite	ls
 8001d08:	2301      	movls	r3, #1
 8001d0a:	2300      	movhi	r3, #0
 8001d0c:	b2db      	uxtb	r3, r3
 8001d0e:	e006      	b.n	8001d1e <HAL_I2C_Init+0x92>
 8001d10:	68fb      	ldr	r3, [r7, #12]
 8001d12:	4a7d      	ldr	r2, [pc, #500]	; (8001f08 <HAL_I2C_Init+0x27c>)
 8001d14:	4293      	cmp	r3, r2
 8001d16:	bf94      	ite	ls
 8001d18:	2301      	movls	r3, #1
 8001d1a:	2300      	movhi	r3, #0
 8001d1c:	b2db      	uxtb	r3, r3
 8001d1e:	2b00      	cmp	r3, #0
 8001d20:	d001      	beq.n	8001d26 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8001d22:	2301      	movs	r3, #1
 8001d24:	e0e7      	b.n	8001ef6 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8001d26:	68fb      	ldr	r3, [r7, #12]
 8001d28:	4a78      	ldr	r2, [pc, #480]	; (8001f0c <HAL_I2C_Init+0x280>)
 8001d2a:	fba2 2303 	umull	r2, r3, r2, r3
 8001d2e:	0c9b      	lsrs	r3, r3, #18
 8001d30:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	681b      	ldr	r3, [r3, #0]
 8001d36:	685b      	ldr	r3, [r3, #4]
 8001d38:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	681b      	ldr	r3, [r3, #0]
 8001d40:	68ba      	ldr	r2, [r7, #8]
 8001d42:	430a      	orrs	r2, r1
 8001d44:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8001d46:	687b      	ldr	r3, [r7, #4]
 8001d48:	681b      	ldr	r3, [r3, #0]
 8001d4a:	6a1b      	ldr	r3, [r3, #32]
 8001d4c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	685b      	ldr	r3, [r3, #4]
 8001d54:	4a6a      	ldr	r2, [pc, #424]	; (8001f00 <HAL_I2C_Init+0x274>)
 8001d56:	4293      	cmp	r3, r2
 8001d58:	d802      	bhi.n	8001d60 <HAL_I2C_Init+0xd4>
 8001d5a:	68bb      	ldr	r3, [r7, #8]
 8001d5c:	3301      	adds	r3, #1
 8001d5e:	e009      	b.n	8001d74 <HAL_I2C_Init+0xe8>
 8001d60:	68bb      	ldr	r3, [r7, #8]
 8001d62:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8001d66:	fb02 f303 	mul.w	r3, r2, r3
 8001d6a:	4a69      	ldr	r2, [pc, #420]	; (8001f10 <HAL_I2C_Init+0x284>)
 8001d6c:	fba2 2303 	umull	r2, r3, r2, r3
 8001d70:	099b      	lsrs	r3, r3, #6
 8001d72:	3301      	adds	r3, #1
 8001d74:	687a      	ldr	r2, [r7, #4]
 8001d76:	6812      	ldr	r2, [r2, #0]
 8001d78:	430b      	orrs	r3, r1
 8001d7a:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	681b      	ldr	r3, [r3, #0]
 8001d80:	69db      	ldr	r3, [r3, #28]
 8001d82:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8001d86:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8001d8a:	687b      	ldr	r3, [r7, #4]
 8001d8c:	685b      	ldr	r3, [r3, #4]
 8001d8e:	495c      	ldr	r1, [pc, #368]	; (8001f00 <HAL_I2C_Init+0x274>)
 8001d90:	428b      	cmp	r3, r1
 8001d92:	d819      	bhi.n	8001dc8 <HAL_I2C_Init+0x13c>
 8001d94:	68fb      	ldr	r3, [r7, #12]
 8001d96:	1e59      	subs	r1, r3, #1
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	685b      	ldr	r3, [r3, #4]
 8001d9c:	005b      	lsls	r3, r3, #1
 8001d9e:	fbb1 f3f3 	udiv	r3, r1, r3
 8001da2:	1c59      	adds	r1, r3, #1
 8001da4:	f640 73fc 	movw	r3, #4092	; 0xffc
 8001da8:	400b      	ands	r3, r1
 8001daa:	2b00      	cmp	r3, #0
 8001dac:	d00a      	beq.n	8001dc4 <HAL_I2C_Init+0x138>
 8001dae:	68fb      	ldr	r3, [r7, #12]
 8001db0:	1e59      	subs	r1, r3, #1
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	685b      	ldr	r3, [r3, #4]
 8001db6:	005b      	lsls	r3, r3, #1
 8001db8:	fbb1 f3f3 	udiv	r3, r1, r3
 8001dbc:	3301      	adds	r3, #1
 8001dbe:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001dc2:	e051      	b.n	8001e68 <HAL_I2C_Init+0x1dc>
 8001dc4:	2304      	movs	r3, #4
 8001dc6:	e04f      	b.n	8001e68 <HAL_I2C_Init+0x1dc>
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	689b      	ldr	r3, [r3, #8]
 8001dcc:	2b00      	cmp	r3, #0
 8001dce:	d111      	bne.n	8001df4 <HAL_I2C_Init+0x168>
 8001dd0:	68fb      	ldr	r3, [r7, #12]
 8001dd2:	1e58      	subs	r0, r3, #1
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	6859      	ldr	r1, [r3, #4]
 8001dd8:	460b      	mov	r3, r1
 8001dda:	005b      	lsls	r3, r3, #1
 8001ddc:	440b      	add	r3, r1
 8001dde:	fbb0 f3f3 	udiv	r3, r0, r3
 8001de2:	3301      	adds	r3, #1
 8001de4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001de8:	2b00      	cmp	r3, #0
 8001dea:	bf0c      	ite	eq
 8001dec:	2301      	moveq	r3, #1
 8001dee:	2300      	movne	r3, #0
 8001df0:	b2db      	uxtb	r3, r3
 8001df2:	e012      	b.n	8001e1a <HAL_I2C_Init+0x18e>
 8001df4:	68fb      	ldr	r3, [r7, #12]
 8001df6:	1e58      	subs	r0, r3, #1
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	6859      	ldr	r1, [r3, #4]
 8001dfc:	460b      	mov	r3, r1
 8001dfe:	009b      	lsls	r3, r3, #2
 8001e00:	440b      	add	r3, r1
 8001e02:	0099      	lsls	r1, r3, #2
 8001e04:	440b      	add	r3, r1
 8001e06:	fbb0 f3f3 	udiv	r3, r0, r3
 8001e0a:	3301      	adds	r3, #1
 8001e0c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001e10:	2b00      	cmp	r3, #0
 8001e12:	bf0c      	ite	eq
 8001e14:	2301      	moveq	r3, #1
 8001e16:	2300      	movne	r3, #0
 8001e18:	b2db      	uxtb	r3, r3
 8001e1a:	2b00      	cmp	r3, #0
 8001e1c:	d001      	beq.n	8001e22 <HAL_I2C_Init+0x196>
 8001e1e:	2301      	movs	r3, #1
 8001e20:	e022      	b.n	8001e68 <HAL_I2C_Init+0x1dc>
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	689b      	ldr	r3, [r3, #8]
 8001e26:	2b00      	cmp	r3, #0
 8001e28:	d10e      	bne.n	8001e48 <HAL_I2C_Init+0x1bc>
 8001e2a:	68fb      	ldr	r3, [r7, #12]
 8001e2c:	1e58      	subs	r0, r3, #1
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	6859      	ldr	r1, [r3, #4]
 8001e32:	460b      	mov	r3, r1
 8001e34:	005b      	lsls	r3, r3, #1
 8001e36:	440b      	add	r3, r1
 8001e38:	fbb0 f3f3 	udiv	r3, r0, r3
 8001e3c:	3301      	adds	r3, #1
 8001e3e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001e42:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001e46:	e00f      	b.n	8001e68 <HAL_I2C_Init+0x1dc>
 8001e48:	68fb      	ldr	r3, [r7, #12]
 8001e4a:	1e58      	subs	r0, r3, #1
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	6859      	ldr	r1, [r3, #4]
 8001e50:	460b      	mov	r3, r1
 8001e52:	009b      	lsls	r3, r3, #2
 8001e54:	440b      	add	r3, r1
 8001e56:	0099      	lsls	r1, r3, #2
 8001e58:	440b      	add	r3, r1
 8001e5a:	fbb0 f3f3 	udiv	r3, r0, r3
 8001e5e:	3301      	adds	r3, #1
 8001e60:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001e64:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8001e68:	6879      	ldr	r1, [r7, #4]
 8001e6a:	6809      	ldr	r1, [r1, #0]
 8001e6c:	4313      	orrs	r3, r2
 8001e6e:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	681b      	ldr	r3, [r3, #0]
 8001e74:	681b      	ldr	r3, [r3, #0]
 8001e76:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	69da      	ldr	r2, [r3, #28]
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	6a1b      	ldr	r3, [r3, #32]
 8001e82:	431a      	orrs	r2, r3
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	681b      	ldr	r3, [r3, #0]
 8001e88:	430a      	orrs	r2, r1
 8001e8a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	681b      	ldr	r3, [r3, #0]
 8001e90:	689b      	ldr	r3, [r3, #8]
 8001e92:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8001e96:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8001e9a:	687a      	ldr	r2, [r7, #4]
 8001e9c:	6911      	ldr	r1, [r2, #16]
 8001e9e:	687a      	ldr	r2, [r7, #4]
 8001ea0:	68d2      	ldr	r2, [r2, #12]
 8001ea2:	4311      	orrs	r1, r2
 8001ea4:	687a      	ldr	r2, [r7, #4]
 8001ea6:	6812      	ldr	r2, [r2, #0]
 8001ea8:	430b      	orrs	r3, r1
 8001eaa:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	681b      	ldr	r3, [r3, #0]
 8001eb0:	68db      	ldr	r3, [r3, #12]
 8001eb2:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	695a      	ldr	r2, [r3, #20]
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	699b      	ldr	r3, [r3, #24]
 8001ebe:	431a      	orrs	r2, r3
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	681b      	ldr	r3, [r3, #0]
 8001ec4:	430a      	orrs	r2, r1
 8001ec6:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	681b      	ldr	r3, [r3, #0]
 8001ecc:	681a      	ldr	r2, [r3, #0]
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	681b      	ldr	r3, [r3, #0]
 8001ed2:	f042 0201 	orr.w	r2, r2, #1
 8001ed6:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	2200      	movs	r2, #0
 8001edc:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	2220      	movs	r2, #32
 8001ee2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	2200      	movs	r2, #0
 8001eea:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	2200      	movs	r2, #0
 8001ef0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8001ef4:	2300      	movs	r3, #0
}
 8001ef6:	4618      	mov	r0, r3
 8001ef8:	3710      	adds	r7, #16
 8001efa:	46bd      	mov	sp, r7
 8001efc:	bd80      	pop	{r7, pc}
 8001efe:	bf00      	nop
 8001f00:	000186a0 	.word	0x000186a0
 8001f04:	001e847f 	.word	0x001e847f
 8001f08:	003d08ff 	.word	0x003d08ff
 8001f0c:	431bde83 	.word	0x431bde83
 8001f10:	10624dd3 	.word	0x10624dd3

08001f14 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001f14:	b580      	push	{r7, lr}
 8001f16:	b088      	sub	sp, #32
 8001f18:	af02      	add	r7, sp, #8
 8001f1a:	60f8      	str	r0, [r7, #12]
 8001f1c:	607a      	str	r2, [r7, #4]
 8001f1e:	461a      	mov	r2, r3
 8001f20:	460b      	mov	r3, r1
 8001f22:	817b      	strh	r3, [r7, #10]
 8001f24:	4613      	mov	r3, r2
 8001f26:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8001f28:	f7ff fc1e 	bl	8001768 <HAL_GetTick>
 8001f2c:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001f2e:	68fb      	ldr	r3, [r7, #12]
 8001f30:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001f34:	b2db      	uxtb	r3, r3
 8001f36:	2b20      	cmp	r3, #32
 8001f38:	f040 80e0 	bne.w	80020fc <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8001f3c:	697b      	ldr	r3, [r7, #20]
 8001f3e:	9300      	str	r3, [sp, #0]
 8001f40:	2319      	movs	r3, #25
 8001f42:	2201      	movs	r2, #1
 8001f44:	4970      	ldr	r1, [pc, #448]	; (8002108 <HAL_I2C_Master_Transmit+0x1f4>)
 8001f46:	68f8      	ldr	r0, [r7, #12]
 8001f48:	f000 fc92 	bl	8002870 <I2C_WaitOnFlagUntilTimeout>
 8001f4c:	4603      	mov	r3, r0
 8001f4e:	2b00      	cmp	r3, #0
 8001f50:	d001      	beq.n	8001f56 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8001f52:	2302      	movs	r3, #2
 8001f54:	e0d3      	b.n	80020fe <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001f56:	68fb      	ldr	r3, [r7, #12]
 8001f58:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001f5c:	2b01      	cmp	r3, #1
 8001f5e:	d101      	bne.n	8001f64 <HAL_I2C_Master_Transmit+0x50>
 8001f60:	2302      	movs	r3, #2
 8001f62:	e0cc      	b.n	80020fe <HAL_I2C_Master_Transmit+0x1ea>
 8001f64:	68fb      	ldr	r3, [r7, #12]
 8001f66:	2201      	movs	r2, #1
 8001f68:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8001f6c:	68fb      	ldr	r3, [r7, #12]
 8001f6e:	681b      	ldr	r3, [r3, #0]
 8001f70:	681b      	ldr	r3, [r3, #0]
 8001f72:	f003 0301 	and.w	r3, r3, #1
 8001f76:	2b01      	cmp	r3, #1
 8001f78:	d007      	beq.n	8001f8a <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8001f7a:	68fb      	ldr	r3, [r7, #12]
 8001f7c:	681b      	ldr	r3, [r3, #0]
 8001f7e:	681a      	ldr	r2, [r3, #0]
 8001f80:	68fb      	ldr	r3, [r7, #12]
 8001f82:	681b      	ldr	r3, [r3, #0]
 8001f84:	f042 0201 	orr.w	r2, r2, #1
 8001f88:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8001f8a:	68fb      	ldr	r3, [r7, #12]
 8001f8c:	681b      	ldr	r3, [r3, #0]
 8001f8e:	681a      	ldr	r2, [r3, #0]
 8001f90:	68fb      	ldr	r3, [r7, #12]
 8001f92:	681b      	ldr	r3, [r3, #0]
 8001f94:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8001f98:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8001f9a:	68fb      	ldr	r3, [r7, #12]
 8001f9c:	2221      	movs	r2, #33	; 0x21
 8001f9e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8001fa2:	68fb      	ldr	r3, [r7, #12]
 8001fa4:	2210      	movs	r2, #16
 8001fa6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8001faa:	68fb      	ldr	r3, [r7, #12]
 8001fac:	2200      	movs	r2, #0
 8001fae:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8001fb0:	68fb      	ldr	r3, [r7, #12]
 8001fb2:	687a      	ldr	r2, [r7, #4]
 8001fb4:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8001fb6:	68fb      	ldr	r3, [r7, #12]
 8001fb8:	893a      	ldrh	r2, [r7, #8]
 8001fba:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8001fbc:	68fb      	ldr	r3, [r7, #12]
 8001fbe:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001fc0:	b29a      	uxth	r2, r3
 8001fc2:	68fb      	ldr	r3, [r7, #12]
 8001fc4:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8001fc6:	68fb      	ldr	r3, [r7, #12]
 8001fc8:	4a50      	ldr	r2, [pc, #320]	; (800210c <HAL_I2C_Master_Transmit+0x1f8>)
 8001fca:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8001fcc:	8979      	ldrh	r1, [r7, #10]
 8001fce:	697b      	ldr	r3, [r7, #20]
 8001fd0:	6a3a      	ldr	r2, [r7, #32]
 8001fd2:	68f8      	ldr	r0, [r7, #12]
 8001fd4:	f000 fafc 	bl	80025d0 <I2C_MasterRequestWrite>
 8001fd8:	4603      	mov	r3, r0
 8001fda:	2b00      	cmp	r3, #0
 8001fdc:	d001      	beq.n	8001fe2 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8001fde:	2301      	movs	r3, #1
 8001fe0:	e08d      	b.n	80020fe <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001fe2:	2300      	movs	r3, #0
 8001fe4:	613b      	str	r3, [r7, #16]
 8001fe6:	68fb      	ldr	r3, [r7, #12]
 8001fe8:	681b      	ldr	r3, [r3, #0]
 8001fea:	695b      	ldr	r3, [r3, #20]
 8001fec:	613b      	str	r3, [r7, #16]
 8001fee:	68fb      	ldr	r3, [r7, #12]
 8001ff0:	681b      	ldr	r3, [r3, #0]
 8001ff2:	699b      	ldr	r3, [r3, #24]
 8001ff4:	613b      	str	r3, [r7, #16]
 8001ff6:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8001ff8:	e066      	b.n	80020c8 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001ffa:	697a      	ldr	r2, [r7, #20]
 8001ffc:	6a39      	ldr	r1, [r7, #32]
 8001ffe:	68f8      	ldr	r0, [r7, #12]
 8002000:	f000 fd0c 	bl	8002a1c <I2C_WaitOnTXEFlagUntilTimeout>
 8002004:	4603      	mov	r3, r0
 8002006:	2b00      	cmp	r3, #0
 8002008:	d00d      	beq.n	8002026 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800200a:	68fb      	ldr	r3, [r7, #12]
 800200c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800200e:	2b04      	cmp	r3, #4
 8002010:	d107      	bne.n	8002022 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002012:	68fb      	ldr	r3, [r7, #12]
 8002014:	681b      	ldr	r3, [r3, #0]
 8002016:	681a      	ldr	r2, [r3, #0]
 8002018:	68fb      	ldr	r3, [r7, #12]
 800201a:	681b      	ldr	r3, [r3, #0]
 800201c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002020:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002022:	2301      	movs	r3, #1
 8002024:	e06b      	b.n	80020fe <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002026:	68fb      	ldr	r3, [r7, #12]
 8002028:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800202a:	781a      	ldrb	r2, [r3, #0]
 800202c:	68fb      	ldr	r3, [r7, #12]
 800202e:	681b      	ldr	r3, [r3, #0]
 8002030:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002032:	68fb      	ldr	r3, [r7, #12]
 8002034:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002036:	1c5a      	adds	r2, r3, #1
 8002038:	68fb      	ldr	r3, [r7, #12]
 800203a:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 800203c:	68fb      	ldr	r3, [r7, #12]
 800203e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002040:	b29b      	uxth	r3, r3
 8002042:	3b01      	subs	r3, #1
 8002044:	b29a      	uxth	r2, r3
 8002046:	68fb      	ldr	r3, [r7, #12]
 8002048:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 800204a:	68fb      	ldr	r3, [r7, #12]
 800204c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800204e:	3b01      	subs	r3, #1
 8002050:	b29a      	uxth	r2, r3
 8002052:	68fb      	ldr	r3, [r7, #12]
 8002054:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8002056:	68fb      	ldr	r3, [r7, #12]
 8002058:	681b      	ldr	r3, [r3, #0]
 800205a:	695b      	ldr	r3, [r3, #20]
 800205c:	f003 0304 	and.w	r3, r3, #4
 8002060:	2b04      	cmp	r3, #4
 8002062:	d11b      	bne.n	800209c <HAL_I2C_Master_Transmit+0x188>
 8002064:	68fb      	ldr	r3, [r7, #12]
 8002066:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002068:	2b00      	cmp	r3, #0
 800206a:	d017      	beq.n	800209c <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 800206c:	68fb      	ldr	r3, [r7, #12]
 800206e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002070:	781a      	ldrb	r2, [r3, #0]
 8002072:	68fb      	ldr	r3, [r7, #12]
 8002074:	681b      	ldr	r3, [r3, #0]
 8002076:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002078:	68fb      	ldr	r3, [r7, #12]
 800207a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800207c:	1c5a      	adds	r2, r3, #1
 800207e:	68fb      	ldr	r3, [r7, #12]
 8002080:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 8002082:	68fb      	ldr	r3, [r7, #12]
 8002084:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002086:	b29b      	uxth	r3, r3
 8002088:	3b01      	subs	r3, #1
 800208a:	b29a      	uxth	r2, r3
 800208c:	68fb      	ldr	r3, [r7, #12]
 800208e:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 8002090:	68fb      	ldr	r3, [r7, #12]
 8002092:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002094:	3b01      	subs	r3, #1
 8002096:	b29a      	uxth	r2, r3
 8002098:	68fb      	ldr	r3, [r7, #12]
 800209a:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800209c:	697a      	ldr	r2, [r7, #20]
 800209e:	6a39      	ldr	r1, [r7, #32]
 80020a0:	68f8      	ldr	r0, [r7, #12]
 80020a2:	f000 fcfc 	bl	8002a9e <I2C_WaitOnBTFFlagUntilTimeout>
 80020a6:	4603      	mov	r3, r0
 80020a8:	2b00      	cmp	r3, #0
 80020aa:	d00d      	beq.n	80020c8 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80020ac:	68fb      	ldr	r3, [r7, #12]
 80020ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020b0:	2b04      	cmp	r3, #4
 80020b2:	d107      	bne.n	80020c4 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80020b4:	68fb      	ldr	r3, [r7, #12]
 80020b6:	681b      	ldr	r3, [r3, #0]
 80020b8:	681a      	ldr	r2, [r3, #0]
 80020ba:	68fb      	ldr	r3, [r7, #12]
 80020bc:	681b      	ldr	r3, [r3, #0]
 80020be:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80020c2:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80020c4:	2301      	movs	r3, #1
 80020c6:	e01a      	b.n	80020fe <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 80020c8:	68fb      	ldr	r3, [r7, #12]
 80020ca:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80020cc:	2b00      	cmp	r3, #0
 80020ce:	d194      	bne.n	8001ffa <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80020d0:	68fb      	ldr	r3, [r7, #12]
 80020d2:	681b      	ldr	r3, [r3, #0]
 80020d4:	681a      	ldr	r2, [r3, #0]
 80020d6:	68fb      	ldr	r3, [r7, #12]
 80020d8:	681b      	ldr	r3, [r3, #0]
 80020da:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80020de:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80020e0:	68fb      	ldr	r3, [r7, #12]
 80020e2:	2220      	movs	r2, #32
 80020e4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80020e8:	68fb      	ldr	r3, [r7, #12]
 80020ea:	2200      	movs	r2, #0
 80020ec:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80020f0:	68fb      	ldr	r3, [r7, #12]
 80020f2:	2200      	movs	r2, #0
 80020f4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 80020f8:	2300      	movs	r3, #0
 80020fa:	e000      	b.n	80020fe <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 80020fc:	2302      	movs	r3, #2
  }
}
 80020fe:	4618      	mov	r0, r3
 8002100:	3718      	adds	r7, #24
 8002102:	46bd      	mov	sp, r7
 8002104:	bd80      	pop	{r7, pc}
 8002106:	bf00      	nop
 8002108:	00100002 	.word	0x00100002
 800210c:	ffff0000 	.word	0xffff0000

08002110 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002110:	b580      	push	{r7, lr}
 8002112:	b08c      	sub	sp, #48	; 0x30
 8002114:	af02      	add	r7, sp, #8
 8002116:	60f8      	str	r0, [r7, #12]
 8002118:	607a      	str	r2, [r7, #4]
 800211a:	461a      	mov	r2, r3
 800211c:	460b      	mov	r3, r1
 800211e:	817b      	strh	r3, [r7, #10]
 8002120:	4613      	mov	r3, r2
 8002122:	813b      	strh	r3, [r7, #8]
  __IO uint32_t count = 0U;
 8002124:	2300      	movs	r3, #0
 8002126:	623b      	str	r3, [r7, #32]

  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002128:	f7ff fb1e 	bl	8001768 <HAL_GetTick>
 800212c:	6278      	str	r0, [r7, #36]	; 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 800212e:	68fb      	ldr	r3, [r7, #12]
 8002130:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002134:	b2db      	uxtb	r3, r3
 8002136:	2b20      	cmp	r3, #32
 8002138:	f040 823f 	bne.w	80025ba <HAL_I2C_Master_Receive+0x4aa>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800213c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800213e:	9300      	str	r3, [sp, #0]
 8002140:	2319      	movs	r3, #25
 8002142:	2201      	movs	r2, #1
 8002144:	497f      	ldr	r1, [pc, #508]	; (8002344 <HAL_I2C_Master_Receive+0x234>)
 8002146:	68f8      	ldr	r0, [r7, #12]
 8002148:	f000 fb92 	bl	8002870 <I2C_WaitOnFlagUntilTimeout>
 800214c:	4603      	mov	r3, r0
 800214e:	2b00      	cmp	r3, #0
 8002150:	d001      	beq.n	8002156 <HAL_I2C_Master_Receive+0x46>
    {
      return HAL_BUSY;
 8002152:	2302      	movs	r3, #2
 8002154:	e232      	b.n	80025bc <HAL_I2C_Master_Receive+0x4ac>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002156:	68fb      	ldr	r3, [r7, #12]
 8002158:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800215c:	2b01      	cmp	r3, #1
 800215e:	d101      	bne.n	8002164 <HAL_I2C_Master_Receive+0x54>
 8002160:	2302      	movs	r3, #2
 8002162:	e22b      	b.n	80025bc <HAL_I2C_Master_Receive+0x4ac>
 8002164:	68fb      	ldr	r3, [r7, #12]
 8002166:	2201      	movs	r2, #1
 8002168:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800216c:	68fb      	ldr	r3, [r7, #12]
 800216e:	681b      	ldr	r3, [r3, #0]
 8002170:	681b      	ldr	r3, [r3, #0]
 8002172:	f003 0301 	and.w	r3, r3, #1
 8002176:	2b01      	cmp	r3, #1
 8002178:	d007      	beq.n	800218a <HAL_I2C_Master_Receive+0x7a>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800217a:	68fb      	ldr	r3, [r7, #12]
 800217c:	681b      	ldr	r3, [r3, #0]
 800217e:	681a      	ldr	r2, [r3, #0]
 8002180:	68fb      	ldr	r3, [r7, #12]
 8002182:	681b      	ldr	r3, [r3, #0]
 8002184:	f042 0201 	orr.w	r2, r2, #1
 8002188:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800218a:	68fb      	ldr	r3, [r7, #12]
 800218c:	681b      	ldr	r3, [r3, #0]
 800218e:	681a      	ldr	r2, [r3, #0]
 8002190:	68fb      	ldr	r3, [r7, #12]
 8002192:	681b      	ldr	r3, [r3, #0]
 8002194:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002198:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 800219a:	68fb      	ldr	r3, [r7, #12]
 800219c:	2222      	movs	r2, #34	; 0x22
 800219e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 80021a2:	68fb      	ldr	r3, [r7, #12]
 80021a4:	2210      	movs	r2, #16
 80021a6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80021aa:	68fb      	ldr	r3, [r7, #12]
 80021ac:	2200      	movs	r2, #0
 80021ae:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80021b0:	68fb      	ldr	r3, [r7, #12]
 80021b2:	687a      	ldr	r2, [r7, #4]
 80021b4:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80021b6:	68fb      	ldr	r3, [r7, #12]
 80021b8:	893a      	ldrh	r2, [r7, #8]
 80021ba:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80021bc:	68fb      	ldr	r3, [r7, #12]
 80021be:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80021c0:	b29a      	uxth	r2, r3
 80021c2:	68fb      	ldr	r3, [r7, #12]
 80021c4:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80021c6:	68fb      	ldr	r3, [r7, #12]
 80021c8:	4a5f      	ldr	r2, [pc, #380]	; (8002348 <HAL_I2C_Master_Receive+0x238>)
 80021ca:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 80021cc:	8979      	ldrh	r1, [r7, #10]
 80021ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80021d0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80021d2:	68f8      	ldr	r0, [r7, #12]
 80021d4:	f000 fa7e 	bl	80026d4 <I2C_MasterRequestRead>
 80021d8:	4603      	mov	r3, r0
 80021da:	2b00      	cmp	r3, #0
 80021dc:	d001      	beq.n	80021e2 <HAL_I2C_Master_Receive+0xd2>
    {
      return HAL_ERROR;
 80021de:	2301      	movs	r3, #1
 80021e0:	e1ec      	b.n	80025bc <HAL_I2C_Master_Receive+0x4ac>
    }

    if (hi2c->XferSize == 0U)
 80021e2:	68fb      	ldr	r3, [r7, #12]
 80021e4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80021e6:	2b00      	cmp	r3, #0
 80021e8:	d113      	bne.n	8002212 <HAL_I2C_Master_Receive+0x102>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80021ea:	2300      	movs	r3, #0
 80021ec:	61fb      	str	r3, [r7, #28]
 80021ee:	68fb      	ldr	r3, [r7, #12]
 80021f0:	681b      	ldr	r3, [r3, #0]
 80021f2:	695b      	ldr	r3, [r3, #20]
 80021f4:	61fb      	str	r3, [r7, #28]
 80021f6:	68fb      	ldr	r3, [r7, #12]
 80021f8:	681b      	ldr	r3, [r3, #0]
 80021fa:	699b      	ldr	r3, [r3, #24]
 80021fc:	61fb      	str	r3, [r7, #28]
 80021fe:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002200:	68fb      	ldr	r3, [r7, #12]
 8002202:	681b      	ldr	r3, [r3, #0]
 8002204:	681a      	ldr	r2, [r3, #0]
 8002206:	68fb      	ldr	r3, [r7, #12]
 8002208:	681b      	ldr	r3, [r3, #0]
 800220a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800220e:	601a      	str	r2, [r3, #0]
 8002210:	e1c0      	b.n	8002594 <HAL_I2C_Master_Receive+0x484>
    }
    else if (hi2c->XferSize == 1U)
 8002212:	68fb      	ldr	r3, [r7, #12]
 8002214:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002216:	2b01      	cmp	r3, #1
 8002218:	d11e      	bne.n	8002258 <HAL_I2C_Master_Receive+0x148>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800221a:	68fb      	ldr	r3, [r7, #12]
 800221c:	681b      	ldr	r3, [r3, #0]
 800221e:	681a      	ldr	r2, [r3, #0]
 8002220:	68fb      	ldr	r3, [r7, #12]
 8002222:	681b      	ldr	r3, [r3, #0]
 8002224:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002228:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 800222a:	b672      	cpsid	i
}
 800222c:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
      software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800222e:	2300      	movs	r3, #0
 8002230:	61bb      	str	r3, [r7, #24]
 8002232:	68fb      	ldr	r3, [r7, #12]
 8002234:	681b      	ldr	r3, [r3, #0]
 8002236:	695b      	ldr	r3, [r3, #20]
 8002238:	61bb      	str	r3, [r7, #24]
 800223a:	68fb      	ldr	r3, [r7, #12]
 800223c:	681b      	ldr	r3, [r3, #0]
 800223e:	699b      	ldr	r3, [r3, #24]
 8002240:	61bb      	str	r3, [r7, #24]
 8002242:	69bb      	ldr	r3, [r7, #24]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002244:	68fb      	ldr	r3, [r7, #12]
 8002246:	681b      	ldr	r3, [r3, #0]
 8002248:	681a      	ldr	r2, [r3, #0]
 800224a:	68fb      	ldr	r3, [r7, #12]
 800224c:	681b      	ldr	r3, [r3, #0]
 800224e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002252:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8002254:	b662      	cpsie	i
}
 8002256:	e035      	b.n	80022c4 <HAL_I2C_Master_Receive+0x1b4>

      /* Re-enable IRQs */
      __enable_irq();
    }
    else if (hi2c->XferSize == 2U)
 8002258:	68fb      	ldr	r3, [r7, #12]
 800225a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800225c:	2b02      	cmp	r3, #2
 800225e:	d11e      	bne.n	800229e <HAL_I2C_Master_Receive+0x18e>
    {
      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002260:	68fb      	ldr	r3, [r7, #12]
 8002262:	681b      	ldr	r3, [r3, #0]
 8002264:	681a      	ldr	r2, [r3, #0]
 8002266:	68fb      	ldr	r3, [r7, #12]
 8002268:	681b      	ldr	r3, [r3, #0]
 800226a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800226e:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8002270:	b672      	cpsid	i
}
 8002272:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
      software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002274:	2300      	movs	r3, #0
 8002276:	617b      	str	r3, [r7, #20]
 8002278:	68fb      	ldr	r3, [r7, #12]
 800227a:	681b      	ldr	r3, [r3, #0]
 800227c:	695b      	ldr	r3, [r3, #20]
 800227e:	617b      	str	r3, [r7, #20]
 8002280:	68fb      	ldr	r3, [r7, #12]
 8002282:	681b      	ldr	r3, [r3, #0]
 8002284:	699b      	ldr	r3, [r3, #24]
 8002286:	617b      	str	r3, [r7, #20]
 8002288:	697b      	ldr	r3, [r7, #20]

      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800228a:	68fb      	ldr	r3, [r7, #12]
 800228c:	681b      	ldr	r3, [r3, #0]
 800228e:	681a      	ldr	r2, [r3, #0]
 8002290:	68fb      	ldr	r3, [r7, #12]
 8002292:	681b      	ldr	r3, [r3, #0]
 8002294:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002298:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 800229a:	b662      	cpsie	i
}
 800229c:	e012      	b.n	80022c4 <HAL_I2C_Master_Receive+0x1b4>
      __enable_irq();
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800229e:	68fb      	ldr	r3, [r7, #12]
 80022a0:	681b      	ldr	r3, [r3, #0]
 80022a2:	681a      	ldr	r2, [r3, #0]
 80022a4:	68fb      	ldr	r3, [r7, #12]
 80022a6:	681b      	ldr	r3, [r3, #0]
 80022a8:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80022ac:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80022ae:	2300      	movs	r3, #0
 80022b0:	613b      	str	r3, [r7, #16]
 80022b2:	68fb      	ldr	r3, [r7, #12]
 80022b4:	681b      	ldr	r3, [r3, #0]
 80022b6:	695b      	ldr	r3, [r3, #20]
 80022b8:	613b      	str	r3, [r7, #16]
 80022ba:	68fb      	ldr	r3, [r7, #12]
 80022bc:	681b      	ldr	r3, [r3, #0]
 80022be:	699b      	ldr	r3, [r3, #24]
 80022c0:	613b      	str	r3, [r7, #16]
 80022c2:	693b      	ldr	r3, [r7, #16]
    }

    while (hi2c->XferSize > 0U)
 80022c4:	e166      	b.n	8002594 <HAL_I2C_Master_Receive+0x484>
    {
      if (hi2c->XferSize <= 3U)
 80022c6:	68fb      	ldr	r3, [r7, #12]
 80022c8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80022ca:	2b03      	cmp	r3, #3
 80022cc:	f200 811f 	bhi.w	800250e <HAL_I2C_Master_Receive+0x3fe>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 80022d0:	68fb      	ldr	r3, [r7, #12]
 80022d2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80022d4:	2b01      	cmp	r3, #1
 80022d6:	d123      	bne.n	8002320 <HAL_I2C_Master_Receive+0x210>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80022d8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80022da:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80022dc:	68f8      	ldr	r0, [r7, #12]
 80022de:	f000 fc1f 	bl	8002b20 <I2C_WaitOnRXNEFlagUntilTimeout>
 80022e2:	4603      	mov	r3, r0
 80022e4:	2b00      	cmp	r3, #0
 80022e6:	d001      	beq.n	80022ec <HAL_I2C_Master_Receive+0x1dc>
          {
            return HAL_ERROR;
 80022e8:	2301      	movs	r3, #1
 80022ea:	e167      	b.n	80025bc <HAL_I2C_Master_Receive+0x4ac>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80022ec:	68fb      	ldr	r3, [r7, #12]
 80022ee:	681b      	ldr	r3, [r3, #0]
 80022f0:	691a      	ldr	r2, [r3, #16]
 80022f2:	68fb      	ldr	r3, [r7, #12]
 80022f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80022f6:	b2d2      	uxtb	r2, r2
 80022f8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80022fa:	68fb      	ldr	r3, [r7, #12]
 80022fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80022fe:	1c5a      	adds	r2, r3, #1
 8002300:	68fb      	ldr	r3, [r7, #12]
 8002302:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002304:	68fb      	ldr	r3, [r7, #12]
 8002306:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002308:	3b01      	subs	r3, #1
 800230a:	b29a      	uxth	r2, r3
 800230c:	68fb      	ldr	r3, [r7, #12]
 800230e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002310:	68fb      	ldr	r3, [r7, #12]
 8002312:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002314:	b29b      	uxth	r3, r3
 8002316:	3b01      	subs	r3, #1
 8002318:	b29a      	uxth	r2, r3
 800231a:	68fb      	ldr	r3, [r7, #12]
 800231c:	855a      	strh	r2, [r3, #42]	; 0x2a
 800231e:	e139      	b.n	8002594 <HAL_I2C_Master_Receive+0x484>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8002320:	68fb      	ldr	r3, [r7, #12]
 8002322:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002324:	2b02      	cmp	r3, #2
 8002326:	d152      	bne.n	80023ce <HAL_I2C_Master_Receive+0x2be>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002328:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800232a:	9300      	str	r3, [sp, #0]
 800232c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800232e:	2200      	movs	r2, #0
 8002330:	4906      	ldr	r1, [pc, #24]	; (800234c <HAL_I2C_Master_Receive+0x23c>)
 8002332:	68f8      	ldr	r0, [r7, #12]
 8002334:	f000 fa9c 	bl	8002870 <I2C_WaitOnFlagUntilTimeout>
 8002338:	4603      	mov	r3, r0
 800233a:	2b00      	cmp	r3, #0
 800233c:	d008      	beq.n	8002350 <HAL_I2C_Master_Receive+0x240>
          {
            return HAL_ERROR;
 800233e:	2301      	movs	r3, #1
 8002340:	e13c      	b.n	80025bc <HAL_I2C_Master_Receive+0x4ac>
 8002342:	bf00      	nop
 8002344:	00100002 	.word	0x00100002
 8002348:	ffff0000 	.word	0xffff0000
 800234c:	00010004 	.word	0x00010004
  __ASM volatile ("cpsid i" : : : "memory");
 8002350:	b672      	cpsid	i
}
 8002352:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002354:	68fb      	ldr	r3, [r7, #12]
 8002356:	681b      	ldr	r3, [r3, #0]
 8002358:	681a      	ldr	r2, [r3, #0]
 800235a:	68fb      	ldr	r3, [r7, #12]
 800235c:	681b      	ldr	r3, [r3, #0]
 800235e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002362:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002364:	68fb      	ldr	r3, [r7, #12]
 8002366:	681b      	ldr	r3, [r3, #0]
 8002368:	691a      	ldr	r2, [r3, #16]
 800236a:	68fb      	ldr	r3, [r7, #12]
 800236c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800236e:	b2d2      	uxtb	r2, r2
 8002370:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002372:	68fb      	ldr	r3, [r7, #12]
 8002374:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002376:	1c5a      	adds	r2, r3, #1
 8002378:	68fb      	ldr	r3, [r7, #12]
 800237a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800237c:	68fb      	ldr	r3, [r7, #12]
 800237e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002380:	3b01      	subs	r3, #1
 8002382:	b29a      	uxth	r2, r3
 8002384:	68fb      	ldr	r3, [r7, #12]
 8002386:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002388:	68fb      	ldr	r3, [r7, #12]
 800238a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800238c:	b29b      	uxth	r3, r3
 800238e:	3b01      	subs	r3, #1
 8002390:	b29a      	uxth	r2, r3
 8002392:	68fb      	ldr	r3, [r7, #12]
 8002394:	855a      	strh	r2, [r3, #42]	; 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 8002396:	b662      	cpsie	i
}
 8002398:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800239a:	68fb      	ldr	r3, [r7, #12]
 800239c:	681b      	ldr	r3, [r3, #0]
 800239e:	691a      	ldr	r2, [r3, #16]
 80023a0:	68fb      	ldr	r3, [r7, #12]
 80023a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80023a4:	b2d2      	uxtb	r2, r2
 80023a6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80023a8:	68fb      	ldr	r3, [r7, #12]
 80023aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80023ac:	1c5a      	adds	r2, r3, #1
 80023ae:	68fb      	ldr	r3, [r7, #12]
 80023b0:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80023b2:	68fb      	ldr	r3, [r7, #12]
 80023b4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80023b6:	3b01      	subs	r3, #1
 80023b8:	b29a      	uxth	r2, r3
 80023ba:	68fb      	ldr	r3, [r7, #12]
 80023bc:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80023be:	68fb      	ldr	r3, [r7, #12]
 80023c0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80023c2:	b29b      	uxth	r3, r3
 80023c4:	3b01      	subs	r3, #1
 80023c6:	b29a      	uxth	r2, r3
 80023c8:	68fb      	ldr	r3, [r7, #12]
 80023ca:	855a      	strh	r2, [r3, #42]	; 0x2a
 80023cc:	e0e2      	b.n	8002594 <HAL_I2C_Master_Receive+0x484>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80023ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80023d0:	9300      	str	r3, [sp, #0]
 80023d2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80023d4:	2200      	movs	r2, #0
 80023d6:	497b      	ldr	r1, [pc, #492]	; (80025c4 <HAL_I2C_Master_Receive+0x4b4>)
 80023d8:	68f8      	ldr	r0, [r7, #12]
 80023da:	f000 fa49 	bl	8002870 <I2C_WaitOnFlagUntilTimeout>
 80023de:	4603      	mov	r3, r0
 80023e0:	2b00      	cmp	r3, #0
 80023e2:	d001      	beq.n	80023e8 <HAL_I2C_Master_Receive+0x2d8>
          {
            return HAL_ERROR;
 80023e4:	2301      	movs	r3, #1
 80023e6:	e0e9      	b.n	80025bc <HAL_I2C_Master_Receive+0x4ac>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80023e8:	68fb      	ldr	r3, [r7, #12]
 80023ea:	681b      	ldr	r3, [r3, #0]
 80023ec:	681a      	ldr	r2, [r3, #0]
 80023ee:	68fb      	ldr	r3, [r7, #12]
 80023f0:	681b      	ldr	r3, [r3, #0]
 80023f2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80023f6:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 80023f8:	b672      	cpsid	i
}
 80023fa:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80023fc:	68fb      	ldr	r3, [r7, #12]
 80023fe:	681b      	ldr	r3, [r3, #0]
 8002400:	691a      	ldr	r2, [r3, #16]
 8002402:	68fb      	ldr	r3, [r7, #12]
 8002404:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002406:	b2d2      	uxtb	r2, r2
 8002408:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800240a:	68fb      	ldr	r3, [r7, #12]
 800240c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800240e:	1c5a      	adds	r2, r3, #1
 8002410:	68fb      	ldr	r3, [r7, #12]
 8002412:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002414:	68fb      	ldr	r3, [r7, #12]
 8002416:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002418:	3b01      	subs	r3, #1
 800241a:	b29a      	uxth	r2, r3
 800241c:	68fb      	ldr	r3, [r7, #12]
 800241e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002420:	68fb      	ldr	r3, [r7, #12]
 8002422:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002424:	b29b      	uxth	r3, r3
 8002426:	3b01      	subs	r3, #1
 8002428:	b29a      	uxth	r2, r3
 800242a:	68fb      	ldr	r3, [r7, #12]
 800242c:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 800242e:	4b66      	ldr	r3, [pc, #408]	; (80025c8 <HAL_I2C_Master_Receive+0x4b8>)
 8002430:	681b      	ldr	r3, [r3, #0]
 8002432:	08db      	lsrs	r3, r3, #3
 8002434:	4a65      	ldr	r2, [pc, #404]	; (80025cc <HAL_I2C_Master_Receive+0x4bc>)
 8002436:	fba2 2303 	umull	r2, r3, r2, r3
 800243a:	0a1a      	lsrs	r2, r3, #8
 800243c:	4613      	mov	r3, r2
 800243e:	009b      	lsls	r3, r3, #2
 8002440:	4413      	add	r3, r2
 8002442:	00da      	lsls	r2, r3, #3
 8002444:	1ad3      	subs	r3, r2, r3
 8002446:	623b      	str	r3, [r7, #32]
          do
          {
            count--;
 8002448:	6a3b      	ldr	r3, [r7, #32]
 800244a:	3b01      	subs	r3, #1
 800244c:	623b      	str	r3, [r7, #32]
            if (count == 0U)
 800244e:	6a3b      	ldr	r3, [r7, #32]
 8002450:	2b00      	cmp	r3, #0
 8002452:	d118      	bne.n	8002486 <HAL_I2C_Master_Receive+0x376>
            {
              hi2c->PreviousState       = I2C_STATE_NONE;
 8002454:	68fb      	ldr	r3, [r7, #12]
 8002456:	2200      	movs	r2, #0
 8002458:	631a      	str	r2, [r3, #48]	; 0x30
              hi2c->State               = HAL_I2C_STATE_READY;
 800245a:	68fb      	ldr	r3, [r7, #12]
 800245c:	2220      	movs	r2, #32
 800245e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
              hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002462:	68fb      	ldr	r3, [r7, #12]
 8002464:	2200      	movs	r2, #0
 8002466:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
              hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800246a:	68fb      	ldr	r3, [r7, #12]
 800246c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800246e:	f043 0220 	orr.w	r2, r3, #32
 8002472:	68fb      	ldr	r3, [r7, #12]
 8002474:	641a      	str	r2, [r3, #64]	; 0x40
  __ASM volatile ("cpsie i" : : : "memory");
 8002476:	b662      	cpsie	i
}
 8002478:	bf00      	nop

              /* Re-enable IRQs */
              __enable_irq();

              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 800247a:	68fb      	ldr	r3, [r7, #12]
 800247c:	2200      	movs	r2, #0
 800247e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

              return HAL_ERROR;
 8002482:	2301      	movs	r3, #1
 8002484:	e09a      	b.n	80025bc <HAL_I2C_Master_Receive+0x4ac>
            }
          }
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET);
 8002486:	68fb      	ldr	r3, [r7, #12]
 8002488:	681b      	ldr	r3, [r3, #0]
 800248a:	695b      	ldr	r3, [r3, #20]
 800248c:	f003 0304 	and.w	r3, r3, #4
 8002490:	2b04      	cmp	r3, #4
 8002492:	d1d9      	bne.n	8002448 <HAL_I2C_Master_Receive+0x338>

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002494:	68fb      	ldr	r3, [r7, #12]
 8002496:	681b      	ldr	r3, [r3, #0]
 8002498:	681a      	ldr	r2, [r3, #0]
 800249a:	68fb      	ldr	r3, [r7, #12]
 800249c:	681b      	ldr	r3, [r3, #0]
 800249e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80024a2:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80024a4:	68fb      	ldr	r3, [r7, #12]
 80024a6:	681b      	ldr	r3, [r3, #0]
 80024a8:	691a      	ldr	r2, [r3, #16]
 80024aa:	68fb      	ldr	r3, [r7, #12]
 80024ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80024ae:	b2d2      	uxtb	r2, r2
 80024b0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80024b2:	68fb      	ldr	r3, [r7, #12]
 80024b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80024b6:	1c5a      	adds	r2, r3, #1
 80024b8:	68fb      	ldr	r3, [r7, #12]
 80024ba:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80024bc:	68fb      	ldr	r3, [r7, #12]
 80024be:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80024c0:	3b01      	subs	r3, #1
 80024c2:	b29a      	uxth	r2, r3
 80024c4:	68fb      	ldr	r3, [r7, #12]
 80024c6:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80024c8:	68fb      	ldr	r3, [r7, #12]
 80024ca:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80024cc:	b29b      	uxth	r3, r3
 80024ce:	3b01      	subs	r3, #1
 80024d0:	b29a      	uxth	r2, r3
 80024d2:	68fb      	ldr	r3, [r7, #12]
 80024d4:	855a      	strh	r2, [r3, #42]	; 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 80024d6:	b662      	cpsie	i
}
 80024d8:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80024da:	68fb      	ldr	r3, [r7, #12]
 80024dc:	681b      	ldr	r3, [r3, #0]
 80024de:	691a      	ldr	r2, [r3, #16]
 80024e0:	68fb      	ldr	r3, [r7, #12]
 80024e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80024e4:	b2d2      	uxtb	r2, r2
 80024e6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80024e8:	68fb      	ldr	r3, [r7, #12]
 80024ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80024ec:	1c5a      	adds	r2, r3, #1
 80024ee:	68fb      	ldr	r3, [r7, #12]
 80024f0:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80024f2:	68fb      	ldr	r3, [r7, #12]
 80024f4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80024f6:	3b01      	subs	r3, #1
 80024f8:	b29a      	uxth	r2, r3
 80024fa:	68fb      	ldr	r3, [r7, #12]
 80024fc:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80024fe:	68fb      	ldr	r3, [r7, #12]
 8002500:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002502:	b29b      	uxth	r3, r3
 8002504:	3b01      	subs	r3, #1
 8002506:	b29a      	uxth	r2, r3
 8002508:	68fb      	ldr	r3, [r7, #12]
 800250a:	855a      	strh	r2, [r3, #42]	; 0x2a
 800250c:	e042      	b.n	8002594 <HAL_I2C_Master_Receive+0x484>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800250e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002510:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8002512:	68f8      	ldr	r0, [r7, #12]
 8002514:	f000 fb04 	bl	8002b20 <I2C_WaitOnRXNEFlagUntilTimeout>
 8002518:	4603      	mov	r3, r0
 800251a:	2b00      	cmp	r3, #0
 800251c:	d001      	beq.n	8002522 <HAL_I2C_Master_Receive+0x412>
        {
          return HAL_ERROR;
 800251e:	2301      	movs	r3, #1
 8002520:	e04c      	b.n	80025bc <HAL_I2C_Master_Receive+0x4ac>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002522:	68fb      	ldr	r3, [r7, #12]
 8002524:	681b      	ldr	r3, [r3, #0]
 8002526:	691a      	ldr	r2, [r3, #16]
 8002528:	68fb      	ldr	r3, [r7, #12]
 800252a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800252c:	b2d2      	uxtb	r2, r2
 800252e:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002530:	68fb      	ldr	r3, [r7, #12]
 8002532:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002534:	1c5a      	adds	r2, r3, #1
 8002536:	68fb      	ldr	r3, [r7, #12]
 8002538:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 800253a:	68fb      	ldr	r3, [r7, #12]
 800253c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800253e:	3b01      	subs	r3, #1
 8002540:	b29a      	uxth	r2, r3
 8002542:	68fb      	ldr	r3, [r7, #12]
 8002544:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8002546:	68fb      	ldr	r3, [r7, #12]
 8002548:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800254a:	b29b      	uxth	r3, r3
 800254c:	3b01      	subs	r3, #1
 800254e:	b29a      	uxth	r2, r3
 8002550:	68fb      	ldr	r3, [r7, #12]
 8002552:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8002554:	68fb      	ldr	r3, [r7, #12]
 8002556:	681b      	ldr	r3, [r3, #0]
 8002558:	695b      	ldr	r3, [r3, #20]
 800255a:	f003 0304 	and.w	r3, r3, #4
 800255e:	2b04      	cmp	r3, #4
 8002560:	d118      	bne.n	8002594 <HAL_I2C_Master_Receive+0x484>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002562:	68fb      	ldr	r3, [r7, #12]
 8002564:	681b      	ldr	r3, [r3, #0]
 8002566:	691a      	ldr	r2, [r3, #16]
 8002568:	68fb      	ldr	r3, [r7, #12]
 800256a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800256c:	b2d2      	uxtb	r2, r2
 800256e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002570:	68fb      	ldr	r3, [r7, #12]
 8002572:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002574:	1c5a      	adds	r2, r3, #1
 8002576:	68fb      	ldr	r3, [r7, #12]
 8002578:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800257a:	68fb      	ldr	r3, [r7, #12]
 800257c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800257e:	3b01      	subs	r3, #1
 8002580:	b29a      	uxth	r2, r3
 8002582:	68fb      	ldr	r3, [r7, #12]
 8002584:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002586:	68fb      	ldr	r3, [r7, #12]
 8002588:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800258a:	b29b      	uxth	r3, r3
 800258c:	3b01      	subs	r3, #1
 800258e:	b29a      	uxth	r2, r3
 8002590:	68fb      	ldr	r3, [r7, #12]
 8002592:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8002594:	68fb      	ldr	r3, [r7, #12]
 8002596:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002598:	2b00      	cmp	r3, #0
 800259a:	f47f ae94 	bne.w	80022c6 <HAL_I2C_Master_Receive+0x1b6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 800259e:	68fb      	ldr	r3, [r7, #12]
 80025a0:	2220      	movs	r2, #32
 80025a2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80025a6:	68fb      	ldr	r3, [r7, #12]
 80025a8:	2200      	movs	r2, #0
 80025aa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80025ae:	68fb      	ldr	r3, [r7, #12]
 80025b0:	2200      	movs	r2, #0
 80025b2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 80025b6:	2300      	movs	r3, #0
 80025b8:	e000      	b.n	80025bc <HAL_I2C_Master_Receive+0x4ac>
  }
  else
  {
    return HAL_BUSY;
 80025ba:	2302      	movs	r3, #2
  }
}
 80025bc:	4618      	mov	r0, r3
 80025be:	3728      	adds	r7, #40	; 0x28
 80025c0:	46bd      	mov	sp, r7
 80025c2:	bd80      	pop	{r7, pc}
 80025c4:	00010004 	.word	0x00010004
 80025c8:	2000000c 	.word	0x2000000c
 80025cc:	14f8b589 	.word	0x14f8b589

080025d0 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 80025d0:	b580      	push	{r7, lr}
 80025d2:	b088      	sub	sp, #32
 80025d4:	af02      	add	r7, sp, #8
 80025d6:	60f8      	str	r0, [r7, #12]
 80025d8:	607a      	str	r2, [r7, #4]
 80025da:	603b      	str	r3, [r7, #0]
 80025dc:	460b      	mov	r3, r1
 80025de:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80025e0:	68fb      	ldr	r3, [r7, #12]
 80025e2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80025e4:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80025e6:	697b      	ldr	r3, [r7, #20]
 80025e8:	2b08      	cmp	r3, #8
 80025ea:	d006      	beq.n	80025fa <I2C_MasterRequestWrite+0x2a>
 80025ec:	697b      	ldr	r3, [r7, #20]
 80025ee:	2b01      	cmp	r3, #1
 80025f0:	d003      	beq.n	80025fa <I2C_MasterRequestWrite+0x2a>
 80025f2:	697b      	ldr	r3, [r7, #20]
 80025f4:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80025f8:	d108      	bne.n	800260c <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80025fa:	68fb      	ldr	r3, [r7, #12]
 80025fc:	681b      	ldr	r3, [r3, #0]
 80025fe:	681a      	ldr	r2, [r3, #0]
 8002600:	68fb      	ldr	r3, [r7, #12]
 8002602:	681b      	ldr	r3, [r3, #0]
 8002604:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002608:	601a      	str	r2, [r3, #0]
 800260a:	e00b      	b.n	8002624 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 800260c:	68fb      	ldr	r3, [r7, #12]
 800260e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002610:	2b12      	cmp	r3, #18
 8002612:	d107      	bne.n	8002624 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002614:	68fb      	ldr	r3, [r7, #12]
 8002616:	681b      	ldr	r3, [r3, #0]
 8002618:	681a      	ldr	r2, [r3, #0]
 800261a:	68fb      	ldr	r3, [r7, #12]
 800261c:	681b      	ldr	r3, [r3, #0]
 800261e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002622:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002624:	683b      	ldr	r3, [r7, #0]
 8002626:	9300      	str	r3, [sp, #0]
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	2200      	movs	r2, #0
 800262c:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8002630:	68f8      	ldr	r0, [r7, #12]
 8002632:	f000 f91d 	bl	8002870 <I2C_WaitOnFlagUntilTimeout>
 8002636:	4603      	mov	r3, r0
 8002638:	2b00      	cmp	r3, #0
 800263a:	d00d      	beq.n	8002658 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800263c:	68fb      	ldr	r3, [r7, #12]
 800263e:	681b      	ldr	r3, [r3, #0]
 8002640:	681b      	ldr	r3, [r3, #0]
 8002642:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002646:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800264a:	d103      	bne.n	8002654 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800264c:	68fb      	ldr	r3, [r7, #12]
 800264e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002652:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8002654:	2303      	movs	r3, #3
 8002656:	e035      	b.n	80026c4 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002658:	68fb      	ldr	r3, [r7, #12]
 800265a:	691b      	ldr	r3, [r3, #16]
 800265c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8002660:	d108      	bne.n	8002674 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8002662:	897b      	ldrh	r3, [r7, #10]
 8002664:	b2db      	uxtb	r3, r3
 8002666:	461a      	mov	r2, r3
 8002668:	68fb      	ldr	r3, [r7, #12]
 800266a:	681b      	ldr	r3, [r3, #0]
 800266c:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8002670:	611a      	str	r2, [r3, #16]
 8002672:	e01b      	b.n	80026ac <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8002674:	897b      	ldrh	r3, [r7, #10]
 8002676:	11db      	asrs	r3, r3, #7
 8002678:	b2db      	uxtb	r3, r3
 800267a:	f003 0306 	and.w	r3, r3, #6
 800267e:	b2db      	uxtb	r3, r3
 8002680:	f063 030f 	orn	r3, r3, #15
 8002684:	b2da      	uxtb	r2, r3
 8002686:	68fb      	ldr	r3, [r7, #12]
 8002688:	681b      	ldr	r3, [r3, #0]
 800268a:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 800268c:	683b      	ldr	r3, [r7, #0]
 800268e:	687a      	ldr	r2, [r7, #4]
 8002690:	490e      	ldr	r1, [pc, #56]	; (80026cc <I2C_MasterRequestWrite+0xfc>)
 8002692:	68f8      	ldr	r0, [r7, #12]
 8002694:	f000 f943 	bl	800291e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002698:	4603      	mov	r3, r0
 800269a:	2b00      	cmp	r3, #0
 800269c:	d001      	beq.n	80026a2 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 800269e:	2301      	movs	r3, #1
 80026a0:	e010      	b.n	80026c4 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 80026a2:	897b      	ldrh	r3, [r7, #10]
 80026a4:	b2da      	uxtb	r2, r3
 80026a6:	68fb      	ldr	r3, [r7, #12]
 80026a8:	681b      	ldr	r3, [r3, #0]
 80026aa:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80026ac:	683b      	ldr	r3, [r7, #0]
 80026ae:	687a      	ldr	r2, [r7, #4]
 80026b0:	4907      	ldr	r1, [pc, #28]	; (80026d0 <I2C_MasterRequestWrite+0x100>)
 80026b2:	68f8      	ldr	r0, [r7, #12]
 80026b4:	f000 f933 	bl	800291e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80026b8:	4603      	mov	r3, r0
 80026ba:	2b00      	cmp	r3, #0
 80026bc:	d001      	beq.n	80026c2 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 80026be:	2301      	movs	r3, #1
 80026c0:	e000      	b.n	80026c4 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 80026c2:	2300      	movs	r3, #0
}
 80026c4:	4618      	mov	r0, r3
 80026c6:	3718      	adds	r7, #24
 80026c8:	46bd      	mov	sp, r7
 80026ca:	bd80      	pop	{r7, pc}
 80026cc:	00010008 	.word	0x00010008
 80026d0:	00010002 	.word	0x00010002

080026d4 <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 80026d4:	b580      	push	{r7, lr}
 80026d6:	b088      	sub	sp, #32
 80026d8:	af02      	add	r7, sp, #8
 80026da:	60f8      	str	r0, [r7, #12]
 80026dc:	607a      	str	r2, [r7, #4]
 80026de:	603b      	str	r3, [r7, #0]
 80026e0:	460b      	mov	r3, r1
 80026e2:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80026e4:	68fb      	ldr	r3, [r7, #12]
 80026e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80026e8:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80026ea:	68fb      	ldr	r3, [r7, #12]
 80026ec:	681b      	ldr	r3, [r3, #0]
 80026ee:	681a      	ldr	r2, [r3, #0]
 80026f0:	68fb      	ldr	r3, [r7, #12]
 80026f2:	681b      	ldr	r3, [r3, #0]
 80026f4:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80026f8:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80026fa:	697b      	ldr	r3, [r7, #20]
 80026fc:	2b08      	cmp	r3, #8
 80026fe:	d006      	beq.n	800270e <I2C_MasterRequestRead+0x3a>
 8002700:	697b      	ldr	r3, [r7, #20]
 8002702:	2b01      	cmp	r3, #1
 8002704:	d003      	beq.n	800270e <I2C_MasterRequestRead+0x3a>
 8002706:	697b      	ldr	r3, [r7, #20]
 8002708:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 800270c:	d108      	bne.n	8002720 <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800270e:	68fb      	ldr	r3, [r7, #12]
 8002710:	681b      	ldr	r3, [r3, #0]
 8002712:	681a      	ldr	r2, [r3, #0]
 8002714:	68fb      	ldr	r3, [r7, #12]
 8002716:	681b      	ldr	r3, [r3, #0]
 8002718:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800271c:	601a      	str	r2, [r3, #0]
 800271e:	e00b      	b.n	8002738 <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 8002720:	68fb      	ldr	r3, [r7, #12]
 8002722:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002724:	2b11      	cmp	r3, #17
 8002726:	d107      	bne.n	8002738 <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002728:	68fb      	ldr	r3, [r7, #12]
 800272a:	681b      	ldr	r3, [r3, #0]
 800272c:	681a      	ldr	r2, [r3, #0]
 800272e:	68fb      	ldr	r3, [r7, #12]
 8002730:	681b      	ldr	r3, [r3, #0]
 8002732:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002736:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002738:	683b      	ldr	r3, [r7, #0]
 800273a:	9300      	str	r3, [sp, #0]
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	2200      	movs	r2, #0
 8002740:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8002744:	68f8      	ldr	r0, [r7, #12]
 8002746:	f000 f893 	bl	8002870 <I2C_WaitOnFlagUntilTimeout>
 800274a:	4603      	mov	r3, r0
 800274c:	2b00      	cmp	r3, #0
 800274e:	d00d      	beq.n	800276c <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002750:	68fb      	ldr	r3, [r7, #12]
 8002752:	681b      	ldr	r3, [r3, #0]
 8002754:	681b      	ldr	r3, [r3, #0]
 8002756:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800275a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800275e:	d103      	bne.n	8002768 <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002760:	68fb      	ldr	r3, [r7, #12]
 8002762:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002766:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8002768:	2303      	movs	r3, #3
 800276a:	e079      	b.n	8002860 <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800276c:	68fb      	ldr	r3, [r7, #12]
 800276e:	691b      	ldr	r3, [r3, #16]
 8002770:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8002774:	d108      	bne.n	8002788 <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8002776:	897b      	ldrh	r3, [r7, #10]
 8002778:	b2db      	uxtb	r3, r3
 800277a:	f043 0301 	orr.w	r3, r3, #1
 800277e:	b2da      	uxtb	r2, r3
 8002780:	68fb      	ldr	r3, [r7, #12]
 8002782:	681b      	ldr	r3, [r3, #0]
 8002784:	611a      	str	r2, [r3, #16]
 8002786:	e05f      	b.n	8002848 <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8002788:	897b      	ldrh	r3, [r7, #10]
 800278a:	11db      	asrs	r3, r3, #7
 800278c:	b2db      	uxtb	r3, r3
 800278e:	f003 0306 	and.w	r3, r3, #6
 8002792:	b2db      	uxtb	r3, r3
 8002794:	f063 030f 	orn	r3, r3, #15
 8002798:	b2da      	uxtb	r2, r3
 800279a:	68fb      	ldr	r3, [r7, #12]
 800279c:	681b      	ldr	r3, [r3, #0]
 800279e:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 80027a0:	683b      	ldr	r3, [r7, #0]
 80027a2:	687a      	ldr	r2, [r7, #4]
 80027a4:	4930      	ldr	r1, [pc, #192]	; (8002868 <I2C_MasterRequestRead+0x194>)
 80027a6:	68f8      	ldr	r0, [r7, #12]
 80027a8:	f000 f8b9 	bl	800291e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80027ac:	4603      	mov	r3, r0
 80027ae:	2b00      	cmp	r3, #0
 80027b0:	d001      	beq.n	80027b6 <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 80027b2:	2301      	movs	r3, #1
 80027b4:	e054      	b.n	8002860 <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 80027b6:	897b      	ldrh	r3, [r7, #10]
 80027b8:	b2da      	uxtb	r2, r3
 80027ba:	68fb      	ldr	r3, [r7, #12]
 80027bc:	681b      	ldr	r3, [r3, #0]
 80027be:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80027c0:	683b      	ldr	r3, [r7, #0]
 80027c2:	687a      	ldr	r2, [r7, #4]
 80027c4:	4929      	ldr	r1, [pc, #164]	; (800286c <I2C_MasterRequestRead+0x198>)
 80027c6:	68f8      	ldr	r0, [r7, #12]
 80027c8:	f000 f8a9 	bl	800291e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80027cc:	4603      	mov	r3, r0
 80027ce:	2b00      	cmp	r3, #0
 80027d0:	d001      	beq.n	80027d6 <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 80027d2:	2301      	movs	r3, #1
 80027d4:	e044      	b.n	8002860 <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80027d6:	2300      	movs	r3, #0
 80027d8:	613b      	str	r3, [r7, #16]
 80027da:	68fb      	ldr	r3, [r7, #12]
 80027dc:	681b      	ldr	r3, [r3, #0]
 80027de:	695b      	ldr	r3, [r3, #20]
 80027e0:	613b      	str	r3, [r7, #16]
 80027e2:	68fb      	ldr	r3, [r7, #12]
 80027e4:	681b      	ldr	r3, [r3, #0]
 80027e6:	699b      	ldr	r3, [r3, #24]
 80027e8:	613b      	str	r3, [r7, #16]
 80027ea:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80027ec:	68fb      	ldr	r3, [r7, #12]
 80027ee:	681b      	ldr	r3, [r3, #0]
 80027f0:	681a      	ldr	r2, [r3, #0]
 80027f2:	68fb      	ldr	r3, [r7, #12]
 80027f4:	681b      	ldr	r3, [r3, #0]
 80027f6:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80027fa:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80027fc:	683b      	ldr	r3, [r7, #0]
 80027fe:	9300      	str	r3, [sp, #0]
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	2200      	movs	r2, #0
 8002804:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8002808:	68f8      	ldr	r0, [r7, #12]
 800280a:	f000 f831 	bl	8002870 <I2C_WaitOnFlagUntilTimeout>
 800280e:	4603      	mov	r3, r0
 8002810:	2b00      	cmp	r3, #0
 8002812:	d00d      	beq.n	8002830 <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002814:	68fb      	ldr	r3, [r7, #12]
 8002816:	681b      	ldr	r3, [r3, #0]
 8002818:	681b      	ldr	r3, [r3, #0]
 800281a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800281e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002822:	d103      	bne.n	800282c <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002824:	68fb      	ldr	r3, [r7, #12]
 8002826:	f44f 7200 	mov.w	r2, #512	; 0x200
 800282a:	641a      	str	r2, [r3, #64]	; 0x40
      }
      return HAL_TIMEOUT;
 800282c:	2303      	movs	r3, #3
 800282e:	e017      	b.n	8002860 <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 8002830:	897b      	ldrh	r3, [r7, #10]
 8002832:	11db      	asrs	r3, r3, #7
 8002834:	b2db      	uxtb	r3, r3
 8002836:	f003 0306 	and.w	r3, r3, #6
 800283a:	b2db      	uxtb	r3, r3
 800283c:	f063 030e 	orn	r3, r3, #14
 8002840:	b2da      	uxtb	r2, r3
 8002842:	68fb      	ldr	r3, [r7, #12]
 8002844:	681b      	ldr	r3, [r3, #0]
 8002846:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002848:	683b      	ldr	r3, [r7, #0]
 800284a:	687a      	ldr	r2, [r7, #4]
 800284c:	4907      	ldr	r1, [pc, #28]	; (800286c <I2C_MasterRequestRead+0x198>)
 800284e:	68f8      	ldr	r0, [r7, #12]
 8002850:	f000 f865 	bl	800291e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002854:	4603      	mov	r3, r0
 8002856:	2b00      	cmp	r3, #0
 8002858:	d001      	beq.n	800285e <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 800285a:	2301      	movs	r3, #1
 800285c:	e000      	b.n	8002860 <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 800285e:	2300      	movs	r3, #0
}
 8002860:	4618      	mov	r0, r3
 8002862:	3718      	adds	r7, #24
 8002864:	46bd      	mov	sp, r7
 8002866:	bd80      	pop	{r7, pc}
 8002868:	00010008 	.word	0x00010008
 800286c:	00010002 	.word	0x00010002

08002870 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8002870:	b580      	push	{r7, lr}
 8002872:	b084      	sub	sp, #16
 8002874:	af00      	add	r7, sp, #0
 8002876:	60f8      	str	r0, [r7, #12]
 8002878:	60b9      	str	r1, [r7, #8]
 800287a:	603b      	str	r3, [r7, #0]
 800287c:	4613      	mov	r3, r2
 800287e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002880:	e025      	b.n	80028ce <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002882:	683b      	ldr	r3, [r7, #0]
 8002884:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002888:	d021      	beq.n	80028ce <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800288a:	f7fe ff6d 	bl	8001768 <HAL_GetTick>
 800288e:	4602      	mov	r2, r0
 8002890:	69bb      	ldr	r3, [r7, #24]
 8002892:	1ad3      	subs	r3, r2, r3
 8002894:	683a      	ldr	r2, [r7, #0]
 8002896:	429a      	cmp	r2, r3
 8002898:	d302      	bcc.n	80028a0 <I2C_WaitOnFlagUntilTimeout+0x30>
 800289a:	683b      	ldr	r3, [r7, #0]
 800289c:	2b00      	cmp	r3, #0
 800289e:	d116      	bne.n	80028ce <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 80028a0:	68fb      	ldr	r3, [r7, #12]
 80028a2:	2200      	movs	r2, #0
 80028a4:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 80028a6:	68fb      	ldr	r3, [r7, #12]
 80028a8:	2220      	movs	r2, #32
 80028aa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 80028ae:	68fb      	ldr	r3, [r7, #12]
 80028b0:	2200      	movs	r2, #0
 80028b2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80028b6:	68fb      	ldr	r3, [r7, #12]
 80028b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028ba:	f043 0220 	orr.w	r2, r3, #32
 80028be:	68fb      	ldr	r3, [r7, #12]
 80028c0:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80028c2:	68fb      	ldr	r3, [r7, #12]
 80028c4:	2200      	movs	r2, #0
 80028c6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80028ca:	2301      	movs	r3, #1
 80028cc:	e023      	b.n	8002916 <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80028ce:	68bb      	ldr	r3, [r7, #8]
 80028d0:	0c1b      	lsrs	r3, r3, #16
 80028d2:	b2db      	uxtb	r3, r3
 80028d4:	2b01      	cmp	r3, #1
 80028d6:	d10d      	bne.n	80028f4 <I2C_WaitOnFlagUntilTimeout+0x84>
 80028d8:	68fb      	ldr	r3, [r7, #12]
 80028da:	681b      	ldr	r3, [r3, #0]
 80028dc:	695b      	ldr	r3, [r3, #20]
 80028de:	43da      	mvns	r2, r3
 80028e0:	68bb      	ldr	r3, [r7, #8]
 80028e2:	4013      	ands	r3, r2
 80028e4:	b29b      	uxth	r3, r3
 80028e6:	2b00      	cmp	r3, #0
 80028e8:	bf0c      	ite	eq
 80028ea:	2301      	moveq	r3, #1
 80028ec:	2300      	movne	r3, #0
 80028ee:	b2db      	uxtb	r3, r3
 80028f0:	461a      	mov	r2, r3
 80028f2:	e00c      	b.n	800290e <I2C_WaitOnFlagUntilTimeout+0x9e>
 80028f4:	68fb      	ldr	r3, [r7, #12]
 80028f6:	681b      	ldr	r3, [r3, #0]
 80028f8:	699b      	ldr	r3, [r3, #24]
 80028fa:	43da      	mvns	r2, r3
 80028fc:	68bb      	ldr	r3, [r7, #8]
 80028fe:	4013      	ands	r3, r2
 8002900:	b29b      	uxth	r3, r3
 8002902:	2b00      	cmp	r3, #0
 8002904:	bf0c      	ite	eq
 8002906:	2301      	moveq	r3, #1
 8002908:	2300      	movne	r3, #0
 800290a:	b2db      	uxtb	r3, r3
 800290c:	461a      	mov	r2, r3
 800290e:	79fb      	ldrb	r3, [r7, #7]
 8002910:	429a      	cmp	r2, r3
 8002912:	d0b6      	beq.n	8002882 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8002914:	2300      	movs	r3, #0
}
 8002916:	4618      	mov	r0, r3
 8002918:	3710      	adds	r7, #16
 800291a:	46bd      	mov	sp, r7
 800291c:	bd80      	pop	{r7, pc}

0800291e <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 800291e:	b580      	push	{r7, lr}
 8002920:	b084      	sub	sp, #16
 8002922:	af00      	add	r7, sp, #0
 8002924:	60f8      	str	r0, [r7, #12]
 8002926:	60b9      	str	r1, [r7, #8]
 8002928:	607a      	str	r2, [r7, #4]
 800292a:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800292c:	e051      	b.n	80029d2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800292e:	68fb      	ldr	r3, [r7, #12]
 8002930:	681b      	ldr	r3, [r3, #0]
 8002932:	695b      	ldr	r3, [r3, #20]
 8002934:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002938:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800293c:	d123      	bne.n	8002986 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800293e:	68fb      	ldr	r3, [r7, #12]
 8002940:	681b      	ldr	r3, [r3, #0]
 8002942:	681a      	ldr	r2, [r3, #0]
 8002944:	68fb      	ldr	r3, [r7, #12]
 8002946:	681b      	ldr	r3, [r3, #0]
 8002948:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800294c:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800294e:	68fb      	ldr	r3, [r7, #12]
 8002950:	681b      	ldr	r3, [r3, #0]
 8002952:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8002956:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8002958:	68fb      	ldr	r3, [r7, #12]
 800295a:	2200      	movs	r2, #0
 800295c:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800295e:	68fb      	ldr	r3, [r7, #12]
 8002960:	2220      	movs	r2, #32
 8002962:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002966:	68fb      	ldr	r3, [r7, #12]
 8002968:	2200      	movs	r2, #0
 800296a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800296e:	68fb      	ldr	r3, [r7, #12]
 8002970:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002972:	f043 0204 	orr.w	r2, r3, #4
 8002976:	68fb      	ldr	r3, [r7, #12]
 8002978:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800297a:	68fb      	ldr	r3, [r7, #12]
 800297c:	2200      	movs	r2, #0
 800297e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8002982:	2301      	movs	r3, #1
 8002984:	e046      	b.n	8002a14 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	f1b3 3fff 	cmp.w	r3, #4294967295
 800298c:	d021      	beq.n	80029d2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800298e:	f7fe feeb 	bl	8001768 <HAL_GetTick>
 8002992:	4602      	mov	r2, r0
 8002994:	683b      	ldr	r3, [r7, #0]
 8002996:	1ad3      	subs	r3, r2, r3
 8002998:	687a      	ldr	r2, [r7, #4]
 800299a:	429a      	cmp	r2, r3
 800299c:	d302      	bcc.n	80029a4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	2b00      	cmp	r3, #0
 80029a2:	d116      	bne.n	80029d2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80029a4:	68fb      	ldr	r3, [r7, #12]
 80029a6:	2200      	movs	r2, #0
 80029a8:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80029aa:	68fb      	ldr	r3, [r7, #12]
 80029ac:	2220      	movs	r2, #32
 80029ae:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80029b2:	68fb      	ldr	r3, [r7, #12]
 80029b4:	2200      	movs	r2, #0
 80029b6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80029ba:	68fb      	ldr	r3, [r7, #12]
 80029bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029be:	f043 0220 	orr.w	r2, r3, #32
 80029c2:	68fb      	ldr	r3, [r7, #12]
 80029c4:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80029c6:	68fb      	ldr	r3, [r7, #12]
 80029c8:	2200      	movs	r2, #0
 80029ca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80029ce:	2301      	movs	r3, #1
 80029d0:	e020      	b.n	8002a14 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80029d2:	68bb      	ldr	r3, [r7, #8]
 80029d4:	0c1b      	lsrs	r3, r3, #16
 80029d6:	b2db      	uxtb	r3, r3
 80029d8:	2b01      	cmp	r3, #1
 80029da:	d10c      	bne.n	80029f6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 80029dc:	68fb      	ldr	r3, [r7, #12]
 80029de:	681b      	ldr	r3, [r3, #0]
 80029e0:	695b      	ldr	r3, [r3, #20]
 80029e2:	43da      	mvns	r2, r3
 80029e4:	68bb      	ldr	r3, [r7, #8]
 80029e6:	4013      	ands	r3, r2
 80029e8:	b29b      	uxth	r3, r3
 80029ea:	2b00      	cmp	r3, #0
 80029ec:	bf14      	ite	ne
 80029ee:	2301      	movne	r3, #1
 80029f0:	2300      	moveq	r3, #0
 80029f2:	b2db      	uxtb	r3, r3
 80029f4:	e00b      	b.n	8002a0e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 80029f6:	68fb      	ldr	r3, [r7, #12]
 80029f8:	681b      	ldr	r3, [r3, #0]
 80029fa:	699b      	ldr	r3, [r3, #24]
 80029fc:	43da      	mvns	r2, r3
 80029fe:	68bb      	ldr	r3, [r7, #8]
 8002a00:	4013      	ands	r3, r2
 8002a02:	b29b      	uxth	r3, r3
 8002a04:	2b00      	cmp	r3, #0
 8002a06:	bf14      	ite	ne
 8002a08:	2301      	movne	r3, #1
 8002a0a:	2300      	moveq	r3, #0
 8002a0c:	b2db      	uxtb	r3, r3
 8002a0e:	2b00      	cmp	r3, #0
 8002a10:	d18d      	bne.n	800292e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8002a12:	2300      	movs	r3, #0
}
 8002a14:	4618      	mov	r0, r3
 8002a16:	3710      	adds	r7, #16
 8002a18:	46bd      	mov	sp, r7
 8002a1a:	bd80      	pop	{r7, pc}

08002a1c <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002a1c:	b580      	push	{r7, lr}
 8002a1e:	b084      	sub	sp, #16
 8002a20:	af00      	add	r7, sp, #0
 8002a22:	60f8      	str	r0, [r7, #12]
 8002a24:	60b9      	str	r1, [r7, #8]
 8002a26:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002a28:	e02d      	b.n	8002a86 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8002a2a:	68f8      	ldr	r0, [r7, #12]
 8002a2c:	f000 f8ce 	bl	8002bcc <I2C_IsAcknowledgeFailed>
 8002a30:	4603      	mov	r3, r0
 8002a32:	2b00      	cmp	r3, #0
 8002a34:	d001      	beq.n	8002a3a <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8002a36:	2301      	movs	r3, #1
 8002a38:	e02d      	b.n	8002a96 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002a3a:	68bb      	ldr	r3, [r7, #8]
 8002a3c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002a40:	d021      	beq.n	8002a86 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002a42:	f7fe fe91 	bl	8001768 <HAL_GetTick>
 8002a46:	4602      	mov	r2, r0
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	1ad3      	subs	r3, r2, r3
 8002a4c:	68ba      	ldr	r2, [r7, #8]
 8002a4e:	429a      	cmp	r2, r3
 8002a50:	d302      	bcc.n	8002a58 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8002a52:	68bb      	ldr	r3, [r7, #8]
 8002a54:	2b00      	cmp	r3, #0
 8002a56:	d116      	bne.n	8002a86 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8002a58:	68fb      	ldr	r3, [r7, #12]
 8002a5a:	2200      	movs	r2, #0
 8002a5c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8002a5e:	68fb      	ldr	r3, [r7, #12]
 8002a60:	2220      	movs	r2, #32
 8002a62:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002a66:	68fb      	ldr	r3, [r7, #12]
 8002a68:	2200      	movs	r2, #0
 8002a6a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002a6e:	68fb      	ldr	r3, [r7, #12]
 8002a70:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a72:	f043 0220 	orr.w	r2, r3, #32
 8002a76:	68fb      	ldr	r3, [r7, #12]
 8002a78:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002a7a:	68fb      	ldr	r3, [r7, #12]
 8002a7c:	2200      	movs	r2, #0
 8002a7e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8002a82:	2301      	movs	r3, #1
 8002a84:	e007      	b.n	8002a96 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002a86:	68fb      	ldr	r3, [r7, #12]
 8002a88:	681b      	ldr	r3, [r3, #0]
 8002a8a:	695b      	ldr	r3, [r3, #20]
 8002a8c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002a90:	2b80      	cmp	r3, #128	; 0x80
 8002a92:	d1ca      	bne.n	8002a2a <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8002a94:	2300      	movs	r3, #0
}
 8002a96:	4618      	mov	r0, r3
 8002a98:	3710      	adds	r7, #16
 8002a9a:	46bd      	mov	sp, r7
 8002a9c:	bd80      	pop	{r7, pc}

08002a9e <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002a9e:	b580      	push	{r7, lr}
 8002aa0:	b084      	sub	sp, #16
 8002aa2:	af00      	add	r7, sp, #0
 8002aa4:	60f8      	str	r0, [r7, #12]
 8002aa6:	60b9      	str	r1, [r7, #8]
 8002aa8:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8002aaa:	e02d      	b.n	8002b08 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8002aac:	68f8      	ldr	r0, [r7, #12]
 8002aae:	f000 f88d 	bl	8002bcc <I2C_IsAcknowledgeFailed>
 8002ab2:	4603      	mov	r3, r0
 8002ab4:	2b00      	cmp	r3, #0
 8002ab6:	d001      	beq.n	8002abc <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8002ab8:	2301      	movs	r3, #1
 8002aba:	e02d      	b.n	8002b18 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002abc:	68bb      	ldr	r3, [r7, #8]
 8002abe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002ac2:	d021      	beq.n	8002b08 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002ac4:	f7fe fe50 	bl	8001768 <HAL_GetTick>
 8002ac8:	4602      	mov	r2, r0
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	1ad3      	subs	r3, r2, r3
 8002ace:	68ba      	ldr	r2, [r7, #8]
 8002ad0:	429a      	cmp	r2, r3
 8002ad2:	d302      	bcc.n	8002ada <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8002ad4:	68bb      	ldr	r3, [r7, #8]
 8002ad6:	2b00      	cmp	r3, #0
 8002ad8:	d116      	bne.n	8002b08 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8002ada:	68fb      	ldr	r3, [r7, #12]
 8002adc:	2200      	movs	r2, #0
 8002ade:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8002ae0:	68fb      	ldr	r3, [r7, #12]
 8002ae2:	2220      	movs	r2, #32
 8002ae4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002ae8:	68fb      	ldr	r3, [r7, #12]
 8002aea:	2200      	movs	r2, #0
 8002aec:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002af0:	68fb      	ldr	r3, [r7, #12]
 8002af2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002af4:	f043 0220 	orr.w	r2, r3, #32
 8002af8:	68fb      	ldr	r3, [r7, #12]
 8002afa:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002afc:	68fb      	ldr	r3, [r7, #12]
 8002afe:	2200      	movs	r2, #0
 8002b00:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8002b04:	2301      	movs	r3, #1
 8002b06:	e007      	b.n	8002b18 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8002b08:	68fb      	ldr	r3, [r7, #12]
 8002b0a:	681b      	ldr	r3, [r3, #0]
 8002b0c:	695b      	ldr	r3, [r3, #20]
 8002b0e:	f003 0304 	and.w	r3, r3, #4
 8002b12:	2b04      	cmp	r3, #4
 8002b14:	d1ca      	bne.n	8002aac <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8002b16:	2300      	movs	r3, #0
}
 8002b18:	4618      	mov	r0, r3
 8002b1a:	3710      	adds	r7, #16
 8002b1c:	46bd      	mov	sp, r7
 8002b1e:	bd80      	pop	{r7, pc}

08002b20 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002b20:	b580      	push	{r7, lr}
 8002b22:	b084      	sub	sp, #16
 8002b24:	af00      	add	r7, sp, #0
 8002b26:	60f8      	str	r0, [r7, #12]
 8002b28:	60b9      	str	r1, [r7, #8]
 8002b2a:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8002b2c:	e042      	b.n	8002bb4 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8002b2e:	68fb      	ldr	r3, [r7, #12]
 8002b30:	681b      	ldr	r3, [r3, #0]
 8002b32:	695b      	ldr	r3, [r3, #20]
 8002b34:	f003 0310 	and.w	r3, r3, #16
 8002b38:	2b10      	cmp	r3, #16
 8002b3a:	d119      	bne.n	8002b70 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002b3c:	68fb      	ldr	r3, [r7, #12]
 8002b3e:	681b      	ldr	r3, [r3, #0]
 8002b40:	f06f 0210 	mvn.w	r2, #16
 8002b44:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8002b46:	68fb      	ldr	r3, [r7, #12]
 8002b48:	2200      	movs	r2, #0
 8002b4a:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8002b4c:	68fb      	ldr	r3, [r7, #12]
 8002b4e:	2220      	movs	r2, #32
 8002b50:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002b54:	68fb      	ldr	r3, [r7, #12]
 8002b56:	2200      	movs	r2, #0
 8002b58:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8002b5c:	68fb      	ldr	r3, [r7, #12]
 8002b5e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002b60:	68fb      	ldr	r3, [r7, #12]
 8002b62:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002b64:	68fb      	ldr	r3, [r7, #12]
 8002b66:	2200      	movs	r2, #0
 8002b68:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8002b6c:	2301      	movs	r3, #1
 8002b6e:	e029      	b.n	8002bc4 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002b70:	f7fe fdfa 	bl	8001768 <HAL_GetTick>
 8002b74:	4602      	mov	r2, r0
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	1ad3      	subs	r3, r2, r3
 8002b7a:	68ba      	ldr	r2, [r7, #8]
 8002b7c:	429a      	cmp	r2, r3
 8002b7e:	d302      	bcc.n	8002b86 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8002b80:	68bb      	ldr	r3, [r7, #8]
 8002b82:	2b00      	cmp	r3, #0
 8002b84:	d116      	bne.n	8002bb4 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 8002b86:	68fb      	ldr	r3, [r7, #12]
 8002b88:	2200      	movs	r2, #0
 8002b8a:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8002b8c:	68fb      	ldr	r3, [r7, #12]
 8002b8e:	2220      	movs	r2, #32
 8002b90:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002b94:	68fb      	ldr	r3, [r7, #12]
 8002b96:	2200      	movs	r2, #0
 8002b98:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002b9c:	68fb      	ldr	r3, [r7, #12]
 8002b9e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ba0:	f043 0220 	orr.w	r2, r3, #32
 8002ba4:	68fb      	ldr	r3, [r7, #12]
 8002ba6:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002ba8:	68fb      	ldr	r3, [r7, #12]
 8002baa:	2200      	movs	r2, #0
 8002bac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8002bb0:	2301      	movs	r3, #1
 8002bb2:	e007      	b.n	8002bc4 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8002bb4:	68fb      	ldr	r3, [r7, #12]
 8002bb6:	681b      	ldr	r3, [r3, #0]
 8002bb8:	695b      	ldr	r3, [r3, #20]
 8002bba:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002bbe:	2b40      	cmp	r3, #64	; 0x40
 8002bc0:	d1b5      	bne.n	8002b2e <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8002bc2:	2300      	movs	r3, #0
}
 8002bc4:	4618      	mov	r0, r3
 8002bc6:	3710      	adds	r7, #16
 8002bc8:	46bd      	mov	sp, r7
 8002bca:	bd80      	pop	{r7, pc}

08002bcc <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8002bcc:	b480      	push	{r7}
 8002bce:	b083      	sub	sp, #12
 8002bd0:	af00      	add	r7, sp, #0
 8002bd2:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	681b      	ldr	r3, [r3, #0]
 8002bd8:	695b      	ldr	r3, [r3, #20]
 8002bda:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002bde:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002be2:	d11b      	bne.n	8002c1c <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	681b      	ldr	r3, [r3, #0]
 8002be8:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8002bec:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	2200      	movs	r2, #0
 8002bf2:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	2220      	movs	r2, #32
 8002bf8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	2200      	movs	r2, #0
 8002c00:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c08:	f043 0204 	orr.w	r2, r3, #4
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	2200      	movs	r2, #0
 8002c14:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8002c18:	2301      	movs	r3, #1
 8002c1a:	e000      	b.n	8002c1e <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8002c1c:	2300      	movs	r3, #0
}
 8002c1e:	4618      	mov	r0, r3
 8002c20:	370c      	adds	r7, #12
 8002c22:	46bd      	mov	sp, r7
 8002c24:	bc80      	pop	{r7}
 8002c26:	4770      	bx	lr

08002c28 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002c28:	b580      	push	{r7, lr}
 8002c2a:	b086      	sub	sp, #24
 8002c2c:	af00      	add	r7, sp, #0
 8002c2e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	2b00      	cmp	r3, #0
 8002c34:	d101      	bne.n	8002c3a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002c36:	2301      	movs	r3, #1
 8002c38:	e272      	b.n	8003120 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	681b      	ldr	r3, [r3, #0]
 8002c3e:	f003 0301 	and.w	r3, r3, #1
 8002c42:	2b00      	cmp	r3, #0
 8002c44:	f000 8087 	beq.w	8002d56 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002c48:	4b92      	ldr	r3, [pc, #584]	; (8002e94 <HAL_RCC_OscConfig+0x26c>)
 8002c4a:	685b      	ldr	r3, [r3, #4]
 8002c4c:	f003 030c 	and.w	r3, r3, #12
 8002c50:	2b04      	cmp	r3, #4
 8002c52:	d00c      	beq.n	8002c6e <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002c54:	4b8f      	ldr	r3, [pc, #572]	; (8002e94 <HAL_RCC_OscConfig+0x26c>)
 8002c56:	685b      	ldr	r3, [r3, #4]
 8002c58:	f003 030c 	and.w	r3, r3, #12
 8002c5c:	2b08      	cmp	r3, #8
 8002c5e:	d112      	bne.n	8002c86 <HAL_RCC_OscConfig+0x5e>
 8002c60:	4b8c      	ldr	r3, [pc, #560]	; (8002e94 <HAL_RCC_OscConfig+0x26c>)
 8002c62:	685b      	ldr	r3, [r3, #4]
 8002c64:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002c68:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002c6c:	d10b      	bne.n	8002c86 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002c6e:	4b89      	ldr	r3, [pc, #548]	; (8002e94 <HAL_RCC_OscConfig+0x26c>)
 8002c70:	681b      	ldr	r3, [r3, #0]
 8002c72:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002c76:	2b00      	cmp	r3, #0
 8002c78:	d06c      	beq.n	8002d54 <HAL_RCC_OscConfig+0x12c>
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	685b      	ldr	r3, [r3, #4]
 8002c7e:	2b00      	cmp	r3, #0
 8002c80:	d168      	bne.n	8002d54 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8002c82:	2301      	movs	r3, #1
 8002c84:	e24c      	b.n	8003120 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	685b      	ldr	r3, [r3, #4]
 8002c8a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002c8e:	d106      	bne.n	8002c9e <HAL_RCC_OscConfig+0x76>
 8002c90:	4b80      	ldr	r3, [pc, #512]	; (8002e94 <HAL_RCC_OscConfig+0x26c>)
 8002c92:	681b      	ldr	r3, [r3, #0]
 8002c94:	4a7f      	ldr	r2, [pc, #508]	; (8002e94 <HAL_RCC_OscConfig+0x26c>)
 8002c96:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002c9a:	6013      	str	r3, [r2, #0]
 8002c9c:	e02e      	b.n	8002cfc <HAL_RCC_OscConfig+0xd4>
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	685b      	ldr	r3, [r3, #4]
 8002ca2:	2b00      	cmp	r3, #0
 8002ca4:	d10c      	bne.n	8002cc0 <HAL_RCC_OscConfig+0x98>
 8002ca6:	4b7b      	ldr	r3, [pc, #492]	; (8002e94 <HAL_RCC_OscConfig+0x26c>)
 8002ca8:	681b      	ldr	r3, [r3, #0]
 8002caa:	4a7a      	ldr	r2, [pc, #488]	; (8002e94 <HAL_RCC_OscConfig+0x26c>)
 8002cac:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002cb0:	6013      	str	r3, [r2, #0]
 8002cb2:	4b78      	ldr	r3, [pc, #480]	; (8002e94 <HAL_RCC_OscConfig+0x26c>)
 8002cb4:	681b      	ldr	r3, [r3, #0]
 8002cb6:	4a77      	ldr	r2, [pc, #476]	; (8002e94 <HAL_RCC_OscConfig+0x26c>)
 8002cb8:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002cbc:	6013      	str	r3, [r2, #0]
 8002cbe:	e01d      	b.n	8002cfc <HAL_RCC_OscConfig+0xd4>
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	685b      	ldr	r3, [r3, #4]
 8002cc4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002cc8:	d10c      	bne.n	8002ce4 <HAL_RCC_OscConfig+0xbc>
 8002cca:	4b72      	ldr	r3, [pc, #456]	; (8002e94 <HAL_RCC_OscConfig+0x26c>)
 8002ccc:	681b      	ldr	r3, [r3, #0]
 8002cce:	4a71      	ldr	r2, [pc, #452]	; (8002e94 <HAL_RCC_OscConfig+0x26c>)
 8002cd0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002cd4:	6013      	str	r3, [r2, #0]
 8002cd6:	4b6f      	ldr	r3, [pc, #444]	; (8002e94 <HAL_RCC_OscConfig+0x26c>)
 8002cd8:	681b      	ldr	r3, [r3, #0]
 8002cda:	4a6e      	ldr	r2, [pc, #440]	; (8002e94 <HAL_RCC_OscConfig+0x26c>)
 8002cdc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002ce0:	6013      	str	r3, [r2, #0]
 8002ce2:	e00b      	b.n	8002cfc <HAL_RCC_OscConfig+0xd4>
 8002ce4:	4b6b      	ldr	r3, [pc, #428]	; (8002e94 <HAL_RCC_OscConfig+0x26c>)
 8002ce6:	681b      	ldr	r3, [r3, #0]
 8002ce8:	4a6a      	ldr	r2, [pc, #424]	; (8002e94 <HAL_RCC_OscConfig+0x26c>)
 8002cea:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002cee:	6013      	str	r3, [r2, #0]
 8002cf0:	4b68      	ldr	r3, [pc, #416]	; (8002e94 <HAL_RCC_OscConfig+0x26c>)
 8002cf2:	681b      	ldr	r3, [r3, #0]
 8002cf4:	4a67      	ldr	r2, [pc, #412]	; (8002e94 <HAL_RCC_OscConfig+0x26c>)
 8002cf6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002cfa:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	685b      	ldr	r3, [r3, #4]
 8002d00:	2b00      	cmp	r3, #0
 8002d02:	d013      	beq.n	8002d2c <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002d04:	f7fe fd30 	bl	8001768 <HAL_GetTick>
 8002d08:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002d0a:	e008      	b.n	8002d1e <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002d0c:	f7fe fd2c 	bl	8001768 <HAL_GetTick>
 8002d10:	4602      	mov	r2, r0
 8002d12:	693b      	ldr	r3, [r7, #16]
 8002d14:	1ad3      	subs	r3, r2, r3
 8002d16:	2b64      	cmp	r3, #100	; 0x64
 8002d18:	d901      	bls.n	8002d1e <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8002d1a:	2303      	movs	r3, #3
 8002d1c:	e200      	b.n	8003120 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002d1e:	4b5d      	ldr	r3, [pc, #372]	; (8002e94 <HAL_RCC_OscConfig+0x26c>)
 8002d20:	681b      	ldr	r3, [r3, #0]
 8002d22:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002d26:	2b00      	cmp	r3, #0
 8002d28:	d0f0      	beq.n	8002d0c <HAL_RCC_OscConfig+0xe4>
 8002d2a:	e014      	b.n	8002d56 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002d2c:	f7fe fd1c 	bl	8001768 <HAL_GetTick>
 8002d30:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002d32:	e008      	b.n	8002d46 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002d34:	f7fe fd18 	bl	8001768 <HAL_GetTick>
 8002d38:	4602      	mov	r2, r0
 8002d3a:	693b      	ldr	r3, [r7, #16]
 8002d3c:	1ad3      	subs	r3, r2, r3
 8002d3e:	2b64      	cmp	r3, #100	; 0x64
 8002d40:	d901      	bls.n	8002d46 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8002d42:	2303      	movs	r3, #3
 8002d44:	e1ec      	b.n	8003120 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002d46:	4b53      	ldr	r3, [pc, #332]	; (8002e94 <HAL_RCC_OscConfig+0x26c>)
 8002d48:	681b      	ldr	r3, [r3, #0]
 8002d4a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002d4e:	2b00      	cmp	r3, #0
 8002d50:	d1f0      	bne.n	8002d34 <HAL_RCC_OscConfig+0x10c>
 8002d52:	e000      	b.n	8002d56 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002d54:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	681b      	ldr	r3, [r3, #0]
 8002d5a:	f003 0302 	and.w	r3, r3, #2
 8002d5e:	2b00      	cmp	r3, #0
 8002d60:	d063      	beq.n	8002e2a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002d62:	4b4c      	ldr	r3, [pc, #304]	; (8002e94 <HAL_RCC_OscConfig+0x26c>)
 8002d64:	685b      	ldr	r3, [r3, #4]
 8002d66:	f003 030c 	and.w	r3, r3, #12
 8002d6a:	2b00      	cmp	r3, #0
 8002d6c:	d00b      	beq.n	8002d86 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8002d6e:	4b49      	ldr	r3, [pc, #292]	; (8002e94 <HAL_RCC_OscConfig+0x26c>)
 8002d70:	685b      	ldr	r3, [r3, #4]
 8002d72:	f003 030c 	and.w	r3, r3, #12
 8002d76:	2b08      	cmp	r3, #8
 8002d78:	d11c      	bne.n	8002db4 <HAL_RCC_OscConfig+0x18c>
 8002d7a:	4b46      	ldr	r3, [pc, #280]	; (8002e94 <HAL_RCC_OscConfig+0x26c>)
 8002d7c:	685b      	ldr	r3, [r3, #4]
 8002d7e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002d82:	2b00      	cmp	r3, #0
 8002d84:	d116      	bne.n	8002db4 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002d86:	4b43      	ldr	r3, [pc, #268]	; (8002e94 <HAL_RCC_OscConfig+0x26c>)
 8002d88:	681b      	ldr	r3, [r3, #0]
 8002d8a:	f003 0302 	and.w	r3, r3, #2
 8002d8e:	2b00      	cmp	r3, #0
 8002d90:	d005      	beq.n	8002d9e <HAL_RCC_OscConfig+0x176>
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	691b      	ldr	r3, [r3, #16]
 8002d96:	2b01      	cmp	r3, #1
 8002d98:	d001      	beq.n	8002d9e <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8002d9a:	2301      	movs	r3, #1
 8002d9c:	e1c0      	b.n	8003120 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002d9e:	4b3d      	ldr	r3, [pc, #244]	; (8002e94 <HAL_RCC_OscConfig+0x26c>)
 8002da0:	681b      	ldr	r3, [r3, #0]
 8002da2:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	695b      	ldr	r3, [r3, #20]
 8002daa:	00db      	lsls	r3, r3, #3
 8002dac:	4939      	ldr	r1, [pc, #228]	; (8002e94 <HAL_RCC_OscConfig+0x26c>)
 8002dae:	4313      	orrs	r3, r2
 8002db0:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002db2:	e03a      	b.n	8002e2a <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	691b      	ldr	r3, [r3, #16]
 8002db8:	2b00      	cmp	r3, #0
 8002dba:	d020      	beq.n	8002dfe <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002dbc:	4b36      	ldr	r3, [pc, #216]	; (8002e98 <HAL_RCC_OscConfig+0x270>)
 8002dbe:	2201      	movs	r2, #1
 8002dc0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002dc2:	f7fe fcd1 	bl	8001768 <HAL_GetTick>
 8002dc6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002dc8:	e008      	b.n	8002ddc <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002dca:	f7fe fccd 	bl	8001768 <HAL_GetTick>
 8002dce:	4602      	mov	r2, r0
 8002dd0:	693b      	ldr	r3, [r7, #16]
 8002dd2:	1ad3      	subs	r3, r2, r3
 8002dd4:	2b02      	cmp	r3, #2
 8002dd6:	d901      	bls.n	8002ddc <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8002dd8:	2303      	movs	r3, #3
 8002dda:	e1a1      	b.n	8003120 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002ddc:	4b2d      	ldr	r3, [pc, #180]	; (8002e94 <HAL_RCC_OscConfig+0x26c>)
 8002dde:	681b      	ldr	r3, [r3, #0]
 8002de0:	f003 0302 	and.w	r3, r3, #2
 8002de4:	2b00      	cmp	r3, #0
 8002de6:	d0f0      	beq.n	8002dca <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002de8:	4b2a      	ldr	r3, [pc, #168]	; (8002e94 <HAL_RCC_OscConfig+0x26c>)
 8002dea:	681b      	ldr	r3, [r3, #0]
 8002dec:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	695b      	ldr	r3, [r3, #20]
 8002df4:	00db      	lsls	r3, r3, #3
 8002df6:	4927      	ldr	r1, [pc, #156]	; (8002e94 <HAL_RCC_OscConfig+0x26c>)
 8002df8:	4313      	orrs	r3, r2
 8002dfa:	600b      	str	r3, [r1, #0]
 8002dfc:	e015      	b.n	8002e2a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002dfe:	4b26      	ldr	r3, [pc, #152]	; (8002e98 <HAL_RCC_OscConfig+0x270>)
 8002e00:	2200      	movs	r2, #0
 8002e02:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002e04:	f7fe fcb0 	bl	8001768 <HAL_GetTick>
 8002e08:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002e0a:	e008      	b.n	8002e1e <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002e0c:	f7fe fcac 	bl	8001768 <HAL_GetTick>
 8002e10:	4602      	mov	r2, r0
 8002e12:	693b      	ldr	r3, [r7, #16]
 8002e14:	1ad3      	subs	r3, r2, r3
 8002e16:	2b02      	cmp	r3, #2
 8002e18:	d901      	bls.n	8002e1e <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8002e1a:	2303      	movs	r3, #3
 8002e1c:	e180      	b.n	8003120 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002e1e:	4b1d      	ldr	r3, [pc, #116]	; (8002e94 <HAL_RCC_OscConfig+0x26c>)
 8002e20:	681b      	ldr	r3, [r3, #0]
 8002e22:	f003 0302 	and.w	r3, r3, #2
 8002e26:	2b00      	cmp	r3, #0
 8002e28:	d1f0      	bne.n	8002e0c <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	681b      	ldr	r3, [r3, #0]
 8002e2e:	f003 0308 	and.w	r3, r3, #8
 8002e32:	2b00      	cmp	r3, #0
 8002e34:	d03a      	beq.n	8002eac <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	699b      	ldr	r3, [r3, #24]
 8002e3a:	2b00      	cmp	r3, #0
 8002e3c:	d019      	beq.n	8002e72 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002e3e:	4b17      	ldr	r3, [pc, #92]	; (8002e9c <HAL_RCC_OscConfig+0x274>)
 8002e40:	2201      	movs	r2, #1
 8002e42:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002e44:	f7fe fc90 	bl	8001768 <HAL_GetTick>
 8002e48:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002e4a:	e008      	b.n	8002e5e <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002e4c:	f7fe fc8c 	bl	8001768 <HAL_GetTick>
 8002e50:	4602      	mov	r2, r0
 8002e52:	693b      	ldr	r3, [r7, #16]
 8002e54:	1ad3      	subs	r3, r2, r3
 8002e56:	2b02      	cmp	r3, #2
 8002e58:	d901      	bls.n	8002e5e <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8002e5a:	2303      	movs	r3, #3
 8002e5c:	e160      	b.n	8003120 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002e5e:	4b0d      	ldr	r3, [pc, #52]	; (8002e94 <HAL_RCC_OscConfig+0x26c>)
 8002e60:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e62:	f003 0302 	and.w	r3, r3, #2
 8002e66:	2b00      	cmp	r3, #0
 8002e68:	d0f0      	beq.n	8002e4c <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8002e6a:	2001      	movs	r0, #1
 8002e6c:	f000 fb08 	bl	8003480 <RCC_Delay>
 8002e70:	e01c      	b.n	8002eac <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002e72:	4b0a      	ldr	r3, [pc, #40]	; (8002e9c <HAL_RCC_OscConfig+0x274>)
 8002e74:	2200      	movs	r2, #0
 8002e76:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002e78:	f7fe fc76 	bl	8001768 <HAL_GetTick>
 8002e7c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002e7e:	e00f      	b.n	8002ea0 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002e80:	f7fe fc72 	bl	8001768 <HAL_GetTick>
 8002e84:	4602      	mov	r2, r0
 8002e86:	693b      	ldr	r3, [r7, #16]
 8002e88:	1ad3      	subs	r3, r2, r3
 8002e8a:	2b02      	cmp	r3, #2
 8002e8c:	d908      	bls.n	8002ea0 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8002e8e:	2303      	movs	r3, #3
 8002e90:	e146      	b.n	8003120 <HAL_RCC_OscConfig+0x4f8>
 8002e92:	bf00      	nop
 8002e94:	40021000 	.word	0x40021000
 8002e98:	42420000 	.word	0x42420000
 8002e9c:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002ea0:	4b92      	ldr	r3, [pc, #584]	; (80030ec <HAL_RCC_OscConfig+0x4c4>)
 8002ea2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ea4:	f003 0302 	and.w	r3, r3, #2
 8002ea8:	2b00      	cmp	r3, #0
 8002eaa:	d1e9      	bne.n	8002e80 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	681b      	ldr	r3, [r3, #0]
 8002eb0:	f003 0304 	and.w	r3, r3, #4
 8002eb4:	2b00      	cmp	r3, #0
 8002eb6:	f000 80a6 	beq.w	8003006 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002eba:	2300      	movs	r3, #0
 8002ebc:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002ebe:	4b8b      	ldr	r3, [pc, #556]	; (80030ec <HAL_RCC_OscConfig+0x4c4>)
 8002ec0:	69db      	ldr	r3, [r3, #28]
 8002ec2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002ec6:	2b00      	cmp	r3, #0
 8002ec8:	d10d      	bne.n	8002ee6 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002eca:	4b88      	ldr	r3, [pc, #544]	; (80030ec <HAL_RCC_OscConfig+0x4c4>)
 8002ecc:	69db      	ldr	r3, [r3, #28]
 8002ece:	4a87      	ldr	r2, [pc, #540]	; (80030ec <HAL_RCC_OscConfig+0x4c4>)
 8002ed0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002ed4:	61d3      	str	r3, [r2, #28]
 8002ed6:	4b85      	ldr	r3, [pc, #532]	; (80030ec <HAL_RCC_OscConfig+0x4c4>)
 8002ed8:	69db      	ldr	r3, [r3, #28]
 8002eda:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002ede:	60bb      	str	r3, [r7, #8]
 8002ee0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002ee2:	2301      	movs	r3, #1
 8002ee4:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002ee6:	4b82      	ldr	r3, [pc, #520]	; (80030f0 <HAL_RCC_OscConfig+0x4c8>)
 8002ee8:	681b      	ldr	r3, [r3, #0]
 8002eea:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002eee:	2b00      	cmp	r3, #0
 8002ef0:	d118      	bne.n	8002f24 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002ef2:	4b7f      	ldr	r3, [pc, #508]	; (80030f0 <HAL_RCC_OscConfig+0x4c8>)
 8002ef4:	681b      	ldr	r3, [r3, #0]
 8002ef6:	4a7e      	ldr	r2, [pc, #504]	; (80030f0 <HAL_RCC_OscConfig+0x4c8>)
 8002ef8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002efc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002efe:	f7fe fc33 	bl	8001768 <HAL_GetTick>
 8002f02:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002f04:	e008      	b.n	8002f18 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002f06:	f7fe fc2f 	bl	8001768 <HAL_GetTick>
 8002f0a:	4602      	mov	r2, r0
 8002f0c:	693b      	ldr	r3, [r7, #16]
 8002f0e:	1ad3      	subs	r3, r2, r3
 8002f10:	2b64      	cmp	r3, #100	; 0x64
 8002f12:	d901      	bls.n	8002f18 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8002f14:	2303      	movs	r3, #3
 8002f16:	e103      	b.n	8003120 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002f18:	4b75      	ldr	r3, [pc, #468]	; (80030f0 <HAL_RCC_OscConfig+0x4c8>)
 8002f1a:	681b      	ldr	r3, [r3, #0]
 8002f1c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002f20:	2b00      	cmp	r3, #0
 8002f22:	d0f0      	beq.n	8002f06 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	68db      	ldr	r3, [r3, #12]
 8002f28:	2b01      	cmp	r3, #1
 8002f2a:	d106      	bne.n	8002f3a <HAL_RCC_OscConfig+0x312>
 8002f2c:	4b6f      	ldr	r3, [pc, #444]	; (80030ec <HAL_RCC_OscConfig+0x4c4>)
 8002f2e:	6a1b      	ldr	r3, [r3, #32]
 8002f30:	4a6e      	ldr	r2, [pc, #440]	; (80030ec <HAL_RCC_OscConfig+0x4c4>)
 8002f32:	f043 0301 	orr.w	r3, r3, #1
 8002f36:	6213      	str	r3, [r2, #32]
 8002f38:	e02d      	b.n	8002f96 <HAL_RCC_OscConfig+0x36e>
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	68db      	ldr	r3, [r3, #12]
 8002f3e:	2b00      	cmp	r3, #0
 8002f40:	d10c      	bne.n	8002f5c <HAL_RCC_OscConfig+0x334>
 8002f42:	4b6a      	ldr	r3, [pc, #424]	; (80030ec <HAL_RCC_OscConfig+0x4c4>)
 8002f44:	6a1b      	ldr	r3, [r3, #32]
 8002f46:	4a69      	ldr	r2, [pc, #420]	; (80030ec <HAL_RCC_OscConfig+0x4c4>)
 8002f48:	f023 0301 	bic.w	r3, r3, #1
 8002f4c:	6213      	str	r3, [r2, #32]
 8002f4e:	4b67      	ldr	r3, [pc, #412]	; (80030ec <HAL_RCC_OscConfig+0x4c4>)
 8002f50:	6a1b      	ldr	r3, [r3, #32]
 8002f52:	4a66      	ldr	r2, [pc, #408]	; (80030ec <HAL_RCC_OscConfig+0x4c4>)
 8002f54:	f023 0304 	bic.w	r3, r3, #4
 8002f58:	6213      	str	r3, [r2, #32]
 8002f5a:	e01c      	b.n	8002f96 <HAL_RCC_OscConfig+0x36e>
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	68db      	ldr	r3, [r3, #12]
 8002f60:	2b05      	cmp	r3, #5
 8002f62:	d10c      	bne.n	8002f7e <HAL_RCC_OscConfig+0x356>
 8002f64:	4b61      	ldr	r3, [pc, #388]	; (80030ec <HAL_RCC_OscConfig+0x4c4>)
 8002f66:	6a1b      	ldr	r3, [r3, #32]
 8002f68:	4a60      	ldr	r2, [pc, #384]	; (80030ec <HAL_RCC_OscConfig+0x4c4>)
 8002f6a:	f043 0304 	orr.w	r3, r3, #4
 8002f6e:	6213      	str	r3, [r2, #32]
 8002f70:	4b5e      	ldr	r3, [pc, #376]	; (80030ec <HAL_RCC_OscConfig+0x4c4>)
 8002f72:	6a1b      	ldr	r3, [r3, #32]
 8002f74:	4a5d      	ldr	r2, [pc, #372]	; (80030ec <HAL_RCC_OscConfig+0x4c4>)
 8002f76:	f043 0301 	orr.w	r3, r3, #1
 8002f7a:	6213      	str	r3, [r2, #32]
 8002f7c:	e00b      	b.n	8002f96 <HAL_RCC_OscConfig+0x36e>
 8002f7e:	4b5b      	ldr	r3, [pc, #364]	; (80030ec <HAL_RCC_OscConfig+0x4c4>)
 8002f80:	6a1b      	ldr	r3, [r3, #32]
 8002f82:	4a5a      	ldr	r2, [pc, #360]	; (80030ec <HAL_RCC_OscConfig+0x4c4>)
 8002f84:	f023 0301 	bic.w	r3, r3, #1
 8002f88:	6213      	str	r3, [r2, #32]
 8002f8a:	4b58      	ldr	r3, [pc, #352]	; (80030ec <HAL_RCC_OscConfig+0x4c4>)
 8002f8c:	6a1b      	ldr	r3, [r3, #32]
 8002f8e:	4a57      	ldr	r2, [pc, #348]	; (80030ec <HAL_RCC_OscConfig+0x4c4>)
 8002f90:	f023 0304 	bic.w	r3, r3, #4
 8002f94:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	68db      	ldr	r3, [r3, #12]
 8002f9a:	2b00      	cmp	r3, #0
 8002f9c:	d015      	beq.n	8002fca <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002f9e:	f7fe fbe3 	bl	8001768 <HAL_GetTick>
 8002fa2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002fa4:	e00a      	b.n	8002fbc <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002fa6:	f7fe fbdf 	bl	8001768 <HAL_GetTick>
 8002faa:	4602      	mov	r2, r0
 8002fac:	693b      	ldr	r3, [r7, #16]
 8002fae:	1ad3      	subs	r3, r2, r3
 8002fb0:	f241 3288 	movw	r2, #5000	; 0x1388
 8002fb4:	4293      	cmp	r3, r2
 8002fb6:	d901      	bls.n	8002fbc <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8002fb8:	2303      	movs	r3, #3
 8002fba:	e0b1      	b.n	8003120 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002fbc:	4b4b      	ldr	r3, [pc, #300]	; (80030ec <HAL_RCC_OscConfig+0x4c4>)
 8002fbe:	6a1b      	ldr	r3, [r3, #32]
 8002fc0:	f003 0302 	and.w	r3, r3, #2
 8002fc4:	2b00      	cmp	r3, #0
 8002fc6:	d0ee      	beq.n	8002fa6 <HAL_RCC_OscConfig+0x37e>
 8002fc8:	e014      	b.n	8002ff4 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002fca:	f7fe fbcd 	bl	8001768 <HAL_GetTick>
 8002fce:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002fd0:	e00a      	b.n	8002fe8 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002fd2:	f7fe fbc9 	bl	8001768 <HAL_GetTick>
 8002fd6:	4602      	mov	r2, r0
 8002fd8:	693b      	ldr	r3, [r7, #16]
 8002fda:	1ad3      	subs	r3, r2, r3
 8002fdc:	f241 3288 	movw	r2, #5000	; 0x1388
 8002fe0:	4293      	cmp	r3, r2
 8002fe2:	d901      	bls.n	8002fe8 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8002fe4:	2303      	movs	r3, #3
 8002fe6:	e09b      	b.n	8003120 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002fe8:	4b40      	ldr	r3, [pc, #256]	; (80030ec <HAL_RCC_OscConfig+0x4c4>)
 8002fea:	6a1b      	ldr	r3, [r3, #32]
 8002fec:	f003 0302 	and.w	r3, r3, #2
 8002ff0:	2b00      	cmp	r3, #0
 8002ff2:	d1ee      	bne.n	8002fd2 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8002ff4:	7dfb      	ldrb	r3, [r7, #23]
 8002ff6:	2b01      	cmp	r3, #1
 8002ff8:	d105      	bne.n	8003006 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002ffa:	4b3c      	ldr	r3, [pc, #240]	; (80030ec <HAL_RCC_OscConfig+0x4c4>)
 8002ffc:	69db      	ldr	r3, [r3, #28]
 8002ffe:	4a3b      	ldr	r2, [pc, #236]	; (80030ec <HAL_RCC_OscConfig+0x4c4>)
 8003000:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003004:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	69db      	ldr	r3, [r3, #28]
 800300a:	2b00      	cmp	r3, #0
 800300c:	f000 8087 	beq.w	800311e <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003010:	4b36      	ldr	r3, [pc, #216]	; (80030ec <HAL_RCC_OscConfig+0x4c4>)
 8003012:	685b      	ldr	r3, [r3, #4]
 8003014:	f003 030c 	and.w	r3, r3, #12
 8003018:	2b08      	cmp	r3, #8
 800301a:	d061      	beq.n	80030e0 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	69db      	ldr	r3, [r3, #28]
 8003020:	2b02      	cmp	r3, #2
 8003022:	d146      	bne.n	80030b2 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003024:	4b33      	ldr	r3, [pc, #204]	; (80030f4 <HAL_RCC_OscConfig+0x4cc>)
 8003026:	2200      	movs	r2, #0
 8003028:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800302a:	f7fe fb9d 	bl	8001768 <HAL_GetTick>
 800302e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003030:	e008      	b.n	8003044 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003032:	f7fe fb99 	bl	8001768 <HAL_GetTick>
 8003036:	4602      	mov	r2, r0
 8003038:	693b      	ldr	r3, [r7, #16]
 800303a:	1ad3      	subs	r3, r2, r3
 800303c:	2b02      	cmp	r3, #2
 800303e:	d901      	bls.n	8003044 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8003040:	2303      	movs	r3, #3
 8003042:	e06d      	b.n	8003120 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003044:	4b29      	ldr	r3, [pc, #164]	; (80030ec <HAL_RCC_OscConfig+0x4c4>)
 8003046:	681b      	ldr	r3, [r3, #0]
 8003048:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800304c:	2b00      	cmp	r3, #0
 800304e:	d1f0      	bne.n	8003032 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	6a1b      	ldr	r3, [r3, #32]
 8003054:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003058:	d108      	bne.n	800306c <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800305a:	4b24      	ldr	r3, [pc, #144]	; (80030ec <HAL_RCC_OscConfig+0x4c4>)
 800305c:	685b      	ldr	r3, [r3, #4]
 800305e:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	689b      	ldr	r3, [r3, #8]
 8003066:	4921      	ldr	r1, [pc, #132]	; (80030ec <HAL_RCC_OscConfig+0x4c4>)
 8003068:	4313      	orrs	r3, r2
 800306a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800306c:	4b1f      	ldr	r3, [pc, #124]	; (80030ec <HAL_RCC_OscConfig+0x4c4>)
 800306e:	685b      	ldr	r3, [r3, #4]
 8003070:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	6a19      	ldr	r1, [r3, #32]
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800307c:	430b      	orrs	r3, r1
 800307e:	491b      	ldr	r1, [pc, #108]	; (80030ec <HAL_RCC_OscConfig+0x4c4>)
 8003080:	4313      	orrs	r3, r2
 8003082:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003084:	4b1b      	ldr	r3, [pc, #108]	; (80030f4 <HAL_RCC_OscConfig+0x4cc>)
 8003086:	2201      	movs	r2, #1
 8003088:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800308a:	f7fe fb6d 	bl	8001768 <HAL_GetTick>
 800308e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003090:	e008      	b.n	80030a4 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003092:	f7fe fb69 	bl	8001768 <HAL_GetTick>
 8003096:	4602      	mov	r2, r0
 8003098:	693b      	ldr	r3, [r7, #16]
 800309a:	1ad3      	subs	r3, r2, r3
 800309c:	2b02      	cmp	r3, #2
 800309e:	d901      	bls.n	80030a4 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80030a0:	2303      	movs	r3, #3
 80030a2:	e03d      	b.n	8003120 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80030a4:	4b11      	ldr	r3, [pc, #68]	; (80030ec <HAL_RCC_OscConfig+0x4c4>)
 80030a6:	681b      	ldr	r3, [r3, #0]
 80030a8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80030ac:	2b00      	cmp	r3, #0
 80030ae:	d0f0      	beq.n	8003092 <HAL_RCC_OscConfig+0x46a>
 80030b0:	e035      	b.n	800311e <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80030b2:	4b10      	ldr	r3, [pc, #64]	; (80030f4 <HAL_RCC_OscConfig+0x4cc>)
 80030b4:	2200      	movs	r2, #0
 80030b6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80030b8:	f7fe fb56 	bl	8001768 <HAL_GetTick>
 80030bc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80030be:	e008      	b.n	80030d2 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80030c0:	f7fe fb52 	bl	8001768 <HAL_GetTick>
 80030c4:	4602      	mov	r2, r0
 80030c6:	693b      	ldr	r3, [r7, #16]
 80030c8:	1ad3      	subs	r3, r2, r3
 80030ca:	2b02      	cmp	r3, #2
 80030cc:	d901      	bls.n	80030d2 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80030ce:	2303      	movs	r3, #3
 80030d0:	e026      	b.n	8003120 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80030d2:	4b06      	ldr	r3, [pc, #24]	; (80030ec <HAL_RCC_OscConfig+0x4c4>)
 80030d4:	681b      	ldr	r3, [r3, #0]
 80030d6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80030da:	2b00      	cmp	r3, #0
 80030dc:	d1f0      	bne.n	80030c0 <HAL_RCC_OscConfig+0x498>
 80030de:	e01e      	b.n	800311e <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	69db      	ldr	r3, [r3, #28]
 80030e4:	2b01      	cmp	r3, #1
 80030e6:	d107      	bne.n	80030f8 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 80030e8:	2301      	movs	r3, #1
 80030ea:	e019      	b.n	8003120 <HAL_RCC_OscConfig+0x4f8>
 80030ec:	40021000 	.word	0x40021000
 80030f0:	40007000 	.word	0x40007000
 80030f4:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80030f8:	4b0b      	ldr	r3, [pc, #44]	; (8003128 <HAL_RCC_OscConfig+0x500>)
 80030fa:	685b      	ldr	r3, [r3, #4]
 80030fc:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80030fe:	68fb      	ldr	r3, [r7, #12]
 8003100:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	6a1b      	ldr	r3, [r3, #32]
 8003108:	429a      	cmp	r2, r3
 800310a:	d106      	bne.n	800311a <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 800310c:	68fb      	ldr	r3, [r7, #12]
 800310e:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003116:	429a      	cmp	r2, r3
 8003118:	d001      	beq.n	800311e <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 800311a:	2301      	movs	r3, #1
 800311c:	e000      	b.n	8003120 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 800311e:	2300      	movs	r3, #0
}
 8003120:	4618      	mov	r0, r3
 8003122:	3718      	adds	r7, #24
 8003124:	46bd      	mov	sp, r7
 8003126:	bd80      	pop	{r7, pc}
 8003128:	40021000 	.word	0x40021000

0800312c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800312c:	b580      	push	{r7, lr}
 800312e:	b084      	sub	sp, #16
 8003130:	af00      	add	r7, sp, #0
 8003132:	6078      	str	r0, [r7, #4]
 8003134:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	2b00      	cmp	r3, #0
 800313a:	d101      	bne.n	8003140 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800313c:	2301      	movs	r3, #1
 800313e:	e0d0      	b.n	80032e2 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003140:	4b6a      	ldr	r3, [pc, #424]	; (80032ec <HAL_RCC_ClockConfig+0x1c0>)
 8003142:	681b      	ldr	r3, [r3, #0]
 8003144:	f003 0307 	and.w	r3, r3, #7
 8003148:	683a      	ldr	r2, [r7, #0]
 800314a:	429a      	cmp	r2, r3
 800314c:	d910      	bls.n	8003170 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800314e:	4b67      	ldr	r3, [pc, #412]	; (80032ec <HAL_RCC_ClockConfig+0x1c0>)
 8003150:	681b      	ldr	r3, [r3, #0]
 8003152:	f023 0207 	bic.w	r2, r3, #7
 8003156:	4965      	ldr	r1, [pc, #404]	; (80032ec <HAL_RCC_ClockConfig+0x1c0>)
 8003158:	683b      	ldr	r3, [r7, #0]
 800315a:	4313      	orrs	r3, r2
 800315c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800315e:	4b63      	ldr	r3, [pc, #396]	; (80032ec <HAL_RCC_ClockConfig+0x1c0>)
 8003160:	681b      	ldr	r3, [r3, #0]
 8003162:	f003 0307 	and.w	r3, r3, #7
 8003166:	683a      	ldr	r2, [r7, #0]
 8003168:	429a      	cmp	r2, r3
 800316a:	d001      	beq.n	8003170 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 800316c:	2301      	movs	r3, #1
 800316e:	e0b8      	b.n	80032e2 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	681b      	ldr	r3, [r3, #0]
 8003174:	f003 0302 	and.w	r3, r3, #2
 8003178:	2b00      	cmp	r3, #0
 800317a:	d020      	beq.n	80031be <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	681b      	ldr	r3, [r3, #0]
 8003180:	f003 0304 	and.w	r3, r3, #4
 8003184:	2b00      	cmp	r3, #0
 8003186:	d005      	beq.n	8003194 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003188:	4b59      	ldr	r3, [pc, #356]	; (80032f0 <HAL_RCC_ClockConfig+0x1c4>)
 800318a:	685b      	ldr	r3, [r3, #4]
 800318c:	4a58      	ldr	r2, [pc, #352]	; (80032f0 <HAL_RCC_ClockConfig+0x1c4>)
 800318e:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8003192:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	681b      	ldr	r3, [r3, #0]
 8003198:	f003 0308 	and.w	r3, r3, #8
 800319c:	2b00      	cmp	r3, #0
 800319e:	d005      	beq.n	80031ac <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80031a0:	4b53      	ldr	r3, [pc, #332]	; (80032f0 <HAL_RCC_ClockConfig+0x1c4>)
 80031a2:	685b      	ldr	r3, [r3, #4]
 80031a4:	4a52      	ldr	r2, [pc, #328]	; (80032f0 <HAL_RCC_ClockConfig+0x1c4>)
 80031a6:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 80031aa:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80031ac:	4b50      	ldr	r3, [pc, #320]	; (80032f0 <HAL_RCC_ClockConfig+0x1c4>)
 80031ae:	685b      	ldr	r3, [r3, #4]
 80031b0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	689b      	ldr	r3, [r3, #8]
 80031b8:	494d      	ldr	r1, [pc, #308]	; (80032f0 <HAL_RCC_ClockConfig+0x1c4>)
 80031ba:	4313      	orrs	r3, r2
 80031bc:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	681b      	ldr	r3, [r3, #0]
 80031c2:	f003 0301 	and.w	r3, r3, #1
 80031c6:	2b00      	cmp	r3, #0
 80031c8:	d040      	beq.n	800324c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	685b      	ldr	r3, [r3, #4]
 80031ce:	2b01      	cmp	r3, #1
 80031d0:	d107      	bne.n	80031e2 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80031d2:	4b47      	ldr	r3, [pc, #284]	; (80032f0 <HAL_RCC_ClockConfig+0x1c4>)
 80031d4:	681b      	ldr	r3, [r3, #0]
 80031d6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80031da:	2b00      	cmp	r3, #0
 80031dc:	d115      	bne.n	800320a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80031de:	2301      	movs	r3, #1
 80031e0:	e07f      	b.n	80032e2 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	685b      	ldr	r3, [r3, #4]
 80031e6:	2b02      	cmp	r3, #2
 80031e8:	d107      	bne.n	80031fa <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80031ea:	4b41      	ldr	r3, [pc, #260]	; (80032f0 <HAL_RCC_ClockConfig+0x1c4>)
 80031ec:	681b      	ldr	r3, [r3, #0]
 80031ee:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80031f2:	2b00      	cmp	r3, #0
 80031f4:	d109      	bne.n	800320a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80031f6:	2301      	movs	r3, #1
 80031f8:	e073      	b.n	80032e2 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80031fa:	4b3d      	ldr	r3, [pc, #244]	; (80032f0 <HAL_RCC_ClockConfig+0x1c4>)
 80031fc:	681b      	ldr	r3, [r3, #0]
 80031fe:	f003 0302 	and.w	r3, r3, #2
 8003202:	2b00      	cmp	r3, #0
 8003204:	d101      	bne.n	800320a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003206:	2301      	movs	r3, #1
 8003208:	e06b      	b.n	80032e2 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800320a:	4b39      	ldr	r3, [pc, #228]	; (80032f0 <HAL_RCC_ClockConfig+0x1c4>)
 800320c:	685b      	ldr	r3, [r3, #4]
 800320e:	f023 0203 	bic.w	r2, r3, #3
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	685b      	ldr	r3, [r3, #4]
 8003216:	4936      	ldr	r1, [pc, #216]	; (80032f0 <HAL_RCC_ClockConfig+0x1c4>)
 8003218:	4313      	orrs	r3, r2
 800321a:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800321c:	f7fe faa4 	bl	8001768 <HAL_GetTick>
 8003220:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003222:	e00a      	b.n	800323a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003224:	f7fe faa0 	bl	8001768 <HAL_GetTick>
 8003228:	4602      	mov	r2, r0
 800322a:	68fb      	ldr	r3, [r7, #12]
 800322c:	1ad3      	subs	r3, r2, r3
 800322e:	f241 3288 	movw	r2, #5000	; 0x1388
 8003232:	4293      	cmp	r3, r2
 8003234:	d901      	bls.n	800323a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003236:	2303      	movs	r3, #3
 8003238:	e053      	b.n	80032e2 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800323a:	4b2d      	ldr	r3, [pc, #180]	; (80032f0 <HAL_RCC_ClockConfig+0x1c4>)
 800323c:	685b      	ldr	r3, [r3, #4]
 800323e:	f003 020c 	and.w	r2, r3, #12
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	685b      	ldr	r3, [r3, #4]
 8003246:	009b      	lsls	r3, r3, #2
 8003248:	429a      	cmp	r2, r3
 800324a:	d1eb      	bne.n	8003224 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800324c:	4b27      	ldr	r3, [pc, #156]	; (80032ec <HAL_RCC_ClockConfig+0x1c0>)
 800324e:	681b      	ldr	r3, [r3, #0]
 8003250:	f003 0307 	and.w	r3, r3, #7
 8003254:	683a      	ldr	r2, [r7, #0]
 8003256:	429a      	cmp	r2, r3
 8003258:	d210      	bcs.n	800327c <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800325a:	4b24      	ldr	r3, [pc, #144]	; (80032ec <HAL_RCC_ClockConfig+0x1c0>)
 800325c:	681b      	ldr	r3, [r3, #0]
 800325e:	f023 0207 	bic.w	r2, r3, #7
 8003262:	4922      	ldr	r1, [pc, #136]	; (80032ec <HAL_RCC_ClockConfig+0x1c0>)
 8003264:	683b      	ldr	r3, [r7, #0]
 8003266:	4313      	orrs	r3, r2
 8003268:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800326a:	4b20      	ldr	r3, [pc, #128]	; (80032ec <HAL_RCC_ClockConfig+0x1c0>)
 800326c:	681b      	ldr	r3, [r3, #0]
 800326e:	f003 0307 	and.w	r3, r3, #7
 8003272:	683a      	ldr	r2, [r7, #0]
 8003274:	429a      	cmp	r2, r3
 8003276:	d001      	beq.n	800327c <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8003278:	2301      	movs	r3, #1
 800327a:	e032      	b.n	80032e2 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	681b      	ldr	r3, [r3, #0]
 8003280:	f003 0304 	and.w	r3, r3, #4
 8003284:	2b00      	cmp	r3, #0
 8003286:	d008      	beq.n	800329a <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003288:	4b19      	ldr	r3, [pc, #100]	; (80032f0 <HAL_RCC_ClockConfig+0x1c4>)
 800328a:	685b      	ldr	r3, [r3, #4]
 800328c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	68db      	ldr	r3, [r3, #12]
 8003294:	4916      	ldr	r1, [pc, #88]	; (80032f0 <HAL_RCC_ClockConfig+0x1c4>)
 8003296:	4313      	orrs	r3, r2
 8003298:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	681b      	ldr	r3, [r3, #0]
 800329e:	f003 0308 	and.w	r3, r3, #8
 80032a2:	2b00      	cmp	r3, #0
 80032a4:	d009      	beq.n	80032ba <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80032a6:	4b12      	ldr	r3, [pc, #72]	; (80032f0 <HAL_RCC_ClockConfig+0x1c4>)
 80032a8:	685b      	ldr	r3, [r3, #4]
 80032aa:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	691b      	ldr	r3, [r3, #16]
 80032b2:	00db      	lsls	r3, r3, #3
 80032b4:	490e      	ldr	r1, [pc, #56]	; (80032f0 <HAL_RCC_ClockConfig+0x1c4>)
 80032b6:	4313      	orrs	r3, r2
 80032b8:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80032ba:	f000 f821 	bl	8003300 <HAL_RCC_GetSysClockFreq>
 80032be:	4602      	mov	r2, r0
 80032c0:	4b0b      	ldr	r3, [pc, #44]	; (80032f0 <HAL_RCC_ClockConfig+0x1c4>)
 80032c2:	685b      	ldr	r3, [r3, #4]
 80032c4:	091b      	lsrs	r3, r3, #4
 80032c6:	f003 030f 	and.w	r3, r3, #15
 80032ca:	490a      	ldr	r1, [pc, #40]	; (80032f4 <HAL_RCC_ClockConfig+0x1c8>)
 80032cc:	5ccb      	ldrb	r3, [r1, r3]
 80032ce:	fa22 f303 	lsr.w	r3, r2, r3
 80032d2:	4a09      	ldr	r2, [pc, #36]	; (80032f8 <HAL_RCC_ClockConfig+0x1cc>)
 80032d4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80032d6:	4b09      	ldr	r3, [pc, #36]	; (80032fc <HAL_RCC_ClockConfig+0x1d0>)
 80032d8:	681b      	ldr	r3, [r3, #0]
 80032da:	4618      	mov	r0, r3
 80032dc:	f7fe f832 	bl	8001344 <HAL_InitTick>

  return HAL_OK;
 80032e0:	2300      	movs	r3, #0
}
 80032e2:	4618      	mov	r0, r3
 80032e4:	3710      	adds	r7, #16
 80032e6:	46bd      	mov	sp, r7
 80032e8:	bd80      	pop	{r7, pc}
 80032ea:	bf00      	nop
 80032ec:	40022000 	.word	0x40022000
 80032f0:	40021000 	.word	0x40021000
 80032f4:	080065f8 	.word	0x080065f8
 80032f8:	2000000c 	.word	0x2000000c
 80032fc:	20000010 	.word	0x20000010

08003300 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003300:	b490      	push	{r4, r7}
 8003302:	b08a      	sub	sp, #40	; 0x28
 8003304:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8003306:	4b29      	ldr	r3, [pc, #164]	; (80033ac <HAL_RCC_GetSysClockFreq+0xac>)
 8003308:	1d3c      	adds	r4, r7, #4
 800330a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800330c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8003310:	f240 2301 	movw	r3, #513	; 0x201
 8003314:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8003316:	2300      	movs	r3, #0
 8003318:	61fb      	str	r3, [r7, #28]
 800331a:	2300      	movs	r3, #0
 800331c:	61bb      	str	r3, [r7, #24]
 800331e:	2300      	movs	r3, #0
 8003320:	627b      	str	r3, [r7, #36]	; 0x24
 8003322:	2300      	movs	r3, #0
 8003324:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8003326:	2300      	movs	r3, #0
 8003328:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 800332a:	4b21      	ldr	r3, [pc, #132]	; (80033b0 <HAL_RCC_GetSysClockFreq+0xb0>)
 800332c:	685b      	ldr	r3, [r3, #4]
 800332e:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003330:	69fb      	ldr	r3, [r7, #28]
 8003332:	f003 030c 	and.w	r3, r3, #12
 8003336:	2b04      	cmp	r3, #4
 8003338:	d002      	beq.n	8003340 <HAL_RCC_GetSysClockFreq+0x40>
 800333a:	2b08      	cmp	r3, #8
 800333c:	d003      	beq.n	8003346 <HAL_RCC_GetSysClockFreq+0x46>
 800333e:	e02b      	b.n	8003398 <HAL_RCC_GetSysClockFreq+0x98>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003340:	4b1c      	ldr	r3, [pc, #112]	; (80033b4 <HAL_RCC_GetSysClockFreq+0xb4>)
 8003342:	623b      	str	r3, [r7, #32]
      break;
 8003344:	e02b      	b.n	800339e <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8003346:	69fb      	ldr	r3, [r7, #28]
 8003348:	0c9b      	lsrs	r3, r3, #18
 800334a:	f003 030f 	and.w	r3, r3, #15
 800334e:	3328      	adds	r3, #40	; 0x28
 8003350:	443b      	add	r3, r7
 8003352:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8003356:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8003358:	69fb      	ldr	r3, [r7, #28]
 800335a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800335e:	2b00      	cmp	r3, #0
 8003360:	d012      	beq.n	8003388 <HAL_RCC_GetSysClockFreq+0x88>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8003362:	4b13      	ldr	r3, [pc, #76]	; (80033b0 <HAL_RCC_GetSysClockFreq+0xb0>)
 8003364:	685b      	ldr	r3, [r3, #4]
 8003366:	0c5b      	lsrs	r3, r3, #17
 8003368:	f003 0301 	and.w	r3, r3, #1
 800336c:	3328      	adds	r3, #40	; 0x28
 800336e:	443b      	add	r3, r7
 8003370:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8003374:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8003376:	697b      	ldr	r3, [r7, #20]
 8003378:	4a0e      	ldr	r2, [pc, #56]	; (80033b4 <HAL_RCC_GetSysClockFreq+0xb4>)
 800337a:	fb03 f202 	mul.w	r2, r3, r2
 800337e:	69bb      	ldr	r3, [r7, #24]
 8003380:	fbb2 f3f3 	udiv	r3, r2, r3
 8003384:	627b      	str	r3, [r7, #36]	; 0x24
 8003386:	e004      	b.n	8003392 <HAL_RCC_GetSysClockFreq+0x92>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8003388:	697b      	ldr	r3, [r7, #20]
 800338a:	4a0b      	ldr	r2, [pc, #44]	; (80033b8 <HAL_RCC_GetSysClockFreq+0xb8>)
 800338c:	fb02 f303 	mul.w	r3, r2, r3
 8003390:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8003392:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003394:	623b      	str	r3, [r7, #32]
      break;
 8003396:	e002      	b.n	800339e <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8003398:	4b06      	ldr	r3, [pc, #24]	; (80033b4 <HAL_RCC_GetSysClockFreq+0xb4>)
 800339a:	623b      	str	r3, [r7, #32]
      break;
 800339c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800339e:	6a3b      	ldr	r3, [r7, #32]
}
 80033a0:	4618      	mov	r0, r3
 80033a2:	3728      	adds	r7, #40	; 0x28
 80033a4:	46bd      	mov	sp, r7
 80033a6:	bc90      	pop	{r4, r7}
 80033a8:	4770      	bx	lr
 80033aa:	bf00      	nop
 80033ac:	080065e8 	.word	0x080065e8
 80033b0:	40021000 	.word	0x40021000
 80033b4:	007a1200 	.word	0x007a1200
 80033b8:	003d0900 	.word	0x003d0900

080033bc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80033bc:	b480      	push	{r7}
 80033be:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80033c0:	4b02      	ldr	r3, [pc, #8]	; (80033cc <HAL_RCC_GetHCLKFreq+0x10>)
 80033c2:	681b      	ldr	r3, [r3, #0]
}
 80033c4:	4618      	mov	r0, r3
 80033c6:	46bd      	mov	sp, r7
 80033c8:	bc80      	pop	{r7}
 80033ca:	4770      	bx	lr
 80033cc:	2000000c 	.word	0x2000000c

080033d0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80033d0:	b580      	push	{r7, lr}
 80033d2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80033d4:	f7ff fff2 	bl	80033bc <HAL_RCC_GetHCLKFreq>
 80033d8:	4602      	mov	r2, r0
 80033da:	4b05      	ldr	r3, [pc, #20]	; (80033f0 <HAL_RCC_GetPCLK1Freq+0x20>)
 80033dc:	685b      	ldr	r3, [r3, #4]
 80033de:	0a1b      	lsrs	r3, r3, #8
 80033e0:	f003 0307 	and.w	r3, r3, #7
 80033e4:	4903      	ldr	r1, [pc, #12]	; (80033f4 <HAL_RCC_GetPCLK1Freq+0x24>)
 80033e6:	5ccb      	ldrb	r3, [r1, r3]
 80033e8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80033ec:	4618      	mov	r0, r3
 80033ee:	bd80      	pop	{r7, pc}
 80033f0:	40021000 	.word	0x40021000
 80033f4:	08006608 	.word	0x08006608

080033f8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80033f8:	b580      	push	{r7, lr}
 80033fa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80033fc:	f7ff ffde 	bl	80033bc <HAL_RCC_GetHCLKFreq>
 8003400:	4602      	mov	r2, r0
 8003402:	4b05      	ldr	r3, [pc, #20]	; (8003418 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003404:	685b      	ldr	r3, [r3, #4]
 8003406:	0adb      	lsrs	r3, r3, #11
 8003408:	f003 0307 	and.w	r3, r3, #7
 800340c:	4903      	ldr	r1, [pc, #12]	; (800341c <HAL_RCC_GetPCLK2Freq+0x24>)
 800340e:	5ccb      	ldrb	r3, [r1, r3]
 8003410:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003414:	4618      	mov	r0, r3
 8003416:	bd80      	pop	{r7, pc}
 8003418:	40021000 	.word	0x40021000
 800341c:	08006608 	.word	0x08006608

08003420 <HAL_RCC_GetClockConfig>:
  * contains the current clock configuration.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8003420:	b480      	push	{r7}
 8003422:	b083      	sub	sp, #12
 8003424:	af00      	add	r7, sp, #0
 8003426:	6078      	str	r0, [r7, #4]
 8003428:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != NULL);
  assert_param(pFLatency != NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	220f      	movs	r2, #15
 800342e:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8003430:	4b11      	ldr	r3, [pc, #68]	; (8003478 <HAL_RCC_GetClockConfig+0x58>)
 8003432:	685b      	ldr	r3, [r3, #4]
 8003434:	f003 0203 	and.w	r2, r3, #3
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 800343c:	4b0e      	ldr	r3, [pc, #56]	; (8003478 <HAL_RCC_GetClockConfig+0x58>)
 800343e:	685b      	ldr	r3, [r3, #4]
 8003440:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8003448:	4b0b      	ldr	r3, [pc, #44]	; (8003478 <HAL_RCC_GetClockConfig+0x58>)
 800344a:	685b      	ldr	r3, [r3, #4]
 800344c:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 8003454:	4b08      	ldr	r3, [pc, #32]	; (8003478 <HAL_RCC_GetClockConfig+0x58>)
 8003456:	685b      	ldr	r3, [r3, #4]
 8003458:	08db      	lsrs	r3, r3, #3
 800345a:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	611a      	str	r2, [r3, #16]

#if   defined(FLASH_ACR_LATENCY)
  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8003462:	4b06      	ldr	r3, [pc, #24]	; (800347c <HAL_RCC_GetClockConfig+0x5c>)
 8003464:	681b      	ldr	r3, [r3, #0]
 8003466:	f003 0207 	and.w	r2, r3, #7
 800346a:	683b      	ldr	r3, [r7, #0]
 800346c:	601a      	str	r2, [r3, #0]
#else
  /* For VALUE lines devices, only LATENCY_0 can be set*/
  *pFLatency = (uint32_t)FLASH_LATENCY_0;
#endif
}
 800346e:	bf00      	nop
 8003470:	370c      	adds	r7, #12
 8003472:	46bd      	mov	sp, r7
 8003474:	bc80      	pop	{r7}
 8003476:	4770      	bx	lr
 8003478:	40021000 	.word	0x40021000
 800347c:	40022000 	.word	0x40022000

08003480 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8003480:	b480      	push	{r7}
 8003482:	b085      	sub	sp, #20
 8003484:	af00      	add	r7, sp, #0
 8003486:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8003488:	4b0a      	ldr	r3, [pc, #40]	; (80034b4 <RCC_Delay+0x34>)
 800348a:	681b      	ldr	r3, [r3, #0]
 800348c:	4a0a      	ldr	r2, [pc, #40]	; (80034b8 <RCC_Delay+0x38>)
 800348e:	fba2 2303 	umull	r2, r3, r2, r3
 8003492:	0a5b      	lsrs	r3, r3, #9
 8003494:	687a      	ldr	r2, [r7, #4]
 8003496:	fb02 f303 	mul.w	r3, r2, r3
 800349a:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 800349c:	bf00      	nop
  }
  while (Delay --);
 800349e:	68fb      	ldr	r3, [r7, #12]
 80034a0:	1e5a      	subs	r2, r3, #1
 80034a2:	60fa      	str	r2, [r7, #12]
 80034a4:	2b00      	cmp	r3, #0
 80034a6:	d1f9      	bne.n	800349c <RCC_Delay+0x1c>
}
 80034a8:	bf00      	nop
 80034aa:	bf00      	nop
 80034ac:	3714      	adds	r7, #20
 80034ae:	46bd      	mov	sp, r7
 80034b0:	bc80      	pop	{r7}
 80034b2:	4770      	bx	lr
 80034b4:	2000000c 	.word	0x2000000c
 80034b8:	10624dd3 	.word	0x10624dd3

080034bc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80034bc:	b580      	push	{r7, lr}
 80034be:	b082      	sub	sp, #8
 80034c0:	af00      	add	r7, sp, #0
 80034c2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	2b00      	cmp	r3, #0
 80034c8:	d101      	bne.n	80034ce <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80034ca:	2301      	movs	r3, #1
 80034cc:	e041      	b.n	8003552 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80034d4:	b2db      	uxtb	r3, r3
 80034d6:	2b00      	cmp	r3, #0
 80034d8:	d106      	bne.n	80034e8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	2200      	movs	r2, #0
 80034de:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80034e2:	6878      	ldr	r0, [r7, #4]
 80034e4:	f000 f839 	bl	800355a <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	2202      	movs	r2, #2
 80034ec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	681a      	ldr	r2, [r3, #0]
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	3304      	adds	r3, #4
 80034f8:	4619      	mov	r1, r3
 80034fa:	4610      	mov	r0, r2
 80034fc:	f000 f9b4 	bl	8003868 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	2201      	movs	r2, #1
 8003504:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	2201      	movs	r2, #1
 800350c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	2201      	movs	r2, #1
 8003514:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	2201      	movs	r2, #1
 800351c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	2201      	movs	r2, #1
 8003524:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	2201      	movs	r2, #1
 800352c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	2201      	movs	r2, #1
 8003534:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	2201      	movs	r2, #1
 800353c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	2201      	movs	r2, #1
 8003544:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	2201      	movs	r2, #1
 800354c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003550:	2300      	movs	r3, #0
}
 8003552:	4618      	mov	r0, r3
 8003554:	3708      	adds	r7, #8
 8003556:	46bd      	mov	sp, r7
 8003558:	bd80      	pop	{r7, pc}

0800355a <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 800355a:	b480      	push	{r7}
 800355c:	b083      	sub	sp, #12
 800355e:	af00      	add	r7, sp, #0
 8003560:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8003562:	bf00      	nop
 8003564:	370c      	adds	r7, #12
 8003566:	46bd      	mov	sp, r7
 8003568:	bc80      	pop	{r7}
 800356a:	4770      	bx	lr

0800356c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800356c:	b480      	push	{r7}
 800356e:	b085      	sub	sp, #20
 8003570:	af00      	add	r7, sp, #0
 8003572:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800357a:	b2db      	uxtb	r3, r3
 800357c:	2b01      	cmp	r3, #1
 800357e:	d001      	beq.n	8003584 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8003580:	2301      	movs	r3, #1
 8003582:	e03a      	b.n	80035fa <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	2202      	movs	r2, #2
 8003588:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	681b      	ldr	r3, [r3, #0]
 8003590:	68da      	ldr	r2, [r3, #12]
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	681b      	ldr	r3, [r3, #0]
 8003596:	f042 0201 	orr.w	r2, r2, #1
 800359a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	681b      	ldr	r3, [r3, #0]
 80035a0:	4a18      	ldr	r2, [pc, #96]	; (8003604 <HAL_TIM_Base_Start_IT+0x98>)
 80035a2:	4293      	cmp	r3, r2
 80035a4:	d00e      	beq.n	80035c4 <HAL_TIM_Base_Start_IT+0x58>
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	681b      	ldr	r3, [r3, #0]
 80035aa:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80035ae:	d009      	beq.n	80035c4 <HAL_TIM_Base_Start_IT+0x58>
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	681b      	ldr	r3, [r3, #0]
 80035b4:	4a14      	ldr	r2, [pc, #80]	; (8003608 <HAL_TIM_Base_Start_IT+0x9c>)
 80035b6:	4293      	cmp	r3, r2
 80035b8:	d004      	beq.n	80035c4 <HAL_TIM_Base_Start_IT+0x58>
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	681b      	ldr	r3, [r3, #0]
 80035be:	4a13      	ldr	r2, [pc, #76]	; (800360c <HAL_TIM_Base_Start_IT+0xa0>)
 80035c0:	4293      	cmp	r3, r2
 80035c2:	d111      	bne.n	80035e8 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	681b      	ldr	r3, [r3, #0]
 80035c8:	689b      	ldr	r3, [r3, #8]
 80035ca:	f003 0307 	and.w	r3, r3, #7
 80035ce:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80035d0:	68fb      	ldr	r3, [r7, #12]
 80035d2:	2b06      	cmp	r3, #6
 80035d4:	d010      	beq.n	80035f8 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	681b      	ldr	r3, [r3, #0]
 80035da:	681a      	ldr	r2, [r3, #0]
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	681b      	ldr	r3, [r3, #0]
 80035e0:	f042 0201 	orr.w	r2, r2, #1
 80035e4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80035e6:	e007      	b.n	80035f8 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	681b      	ldr	r3, [r3, #0]
 80035ec:	681a      	ldr	r2, [r3, #0]
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	681b      	ldr	r3, [r3, #0]
 80035f2:	f042 0201 	orr.w	r2, r2, #1
 80035f6:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80035f8:	2300      	movs	r3, #0
}
 80035fa:	4618      	mov	r0, r3
 80035fc:	3714      	adds	r7, #20
 80035fe:	46bd      	mov	sp, r7
 8003600:	bc80      	pop	{r7}
 8003602:	4770      	bx	lr
 8003604:	40012c00 	.word	0x40012c00
 8003608:	40000400 	.word	0x40000400
 800360c:	40000800 	.word	0x40000800

08003610 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003610:	b580      	push	{r7, lr}
 8003612:	b082      	sub	sp, #8
 8003614:	af00      	add	r7, sp, #0
 8003616:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	681b      	ldr	r3, [r3, #0]
 800361c:	691b      	ldr	r3, [r3, #16]
 800361e:	f003 0302 	and.w	r3, r3, #2
 8003622:	2b02      	cmp	r3, #2
 8003624:	d122      	bne.n	800366c <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	681b      	ldr	r3, [r3, #0]
 800362a:	68db      	ldr	r3, [r3, #12]
 800362c:	f003 0302 	and.w	r3, r3, #2
 8003630:	2b02      	cmp	r3, #2
 8003632:	d11b      	bne.n	800366c <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	681b      	ldr	r3, [r3, #0]
 8003638:	f06f 0202 	mvn.w	r2, #2
 800363c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	2201      	movs	r2, #1
 8003642:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	681b      	ldr	r3, [r3, #0]
 8003648:	699b      	ldr	r3, [r3, #24]
 800364a:	f003 0303 	and.w	r3, r3, #3
 800364e:	2b00      	cmp	r3, #0
 8003650:	d003      	beq.n	800365a <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003652:	6878      	ldr	r0, [r7, #4]
 8003654:	f000 f8ed 	bl	8003832 <HAL_TIM_IC_CaptureCallback>
 8003658:	e005      	b.n	8003666 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800365a:	6878      	ldr	r0, [r7, #4]
 800365c:	f000 f8e0 	bl	8003820 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003660:	6878      	ldr	r0, [r7, #4]
 8003662:	f000 f8ef 	bl	8003844 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	2200      	movs	r2, #0
 800366a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	681b      	ldr	r3, [r3, #0]
 8003670:	691b      	ldr	r3, [r3, #16]
 8003672:	f003 0304 	and.w	r3, r3, #4
 8003676:	2b04      	cmp	r3, #4
 8003678:	d122      	bne.n	80036c0 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	681b      	ldr	r3, [r3, #0]
 800367e:	68db      	ldr	r3, [r3, #12]
 8003680:	f003 0304 	and.w	r3, r3, #4
 8003684:	2b04      	cmp	r3, #4
 8003686:	d11b      	bne.n	80036c0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	681b      	ldr	r3, [r3, #0]
 800368c:	f06f 0204 	mvn.w	r2, #4
 8003690:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	2202      	movs	r2, #2
 8003696:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	681b      	ldr	r3, [r3, #0]
 800369c:	699b      	ldr	r3, [r3, #24]
 800369e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80036a2:	2b00      	cmp	r3, #0
 80036a4:	d003      	beq.n	80036ae <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80036a6:	6878      	ldr	r0, [r7, #4]
 80036a8:	f000 f8c3 	bl	8003832 <HAL_TIM_IC_CaptureCallback>
 80036ac:	e005      	b.n	80036ba <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80036ae:	6878      	ldr	r0, [r7, #4]
 80036b0:	f000 f8b6 	bl	8003820 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80036b4:	6878      	ldr	r0, [r7, #4]
 80036b6:	f000 f8c5 	bl	8003844 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	2200      	movs	r2, #0
 80036be:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	681b      	ldr	r3, [r3, #0]
 80036c4:	691b      	ldr	r3, [r3, #16]
 80036c6:	f003 0308 	and.w	r3, r3, #8
 80036ca:	2b08      	cmp	r3, #8
 80036cc:	d122      	bne.n	8003714 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	681b      	ldr	r3, [r3, #0]
 80036d2:	68db      	ldr	r3, [r3, #12]
 80036d4:	f003 0308 	and.w	r3, r3, #8
 80036d8:	2b08      	cmp	r3, #8
 80036da:	d11b      	bne.n	8003714 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	681b      	ldr	r3, [r3, #0]
 80036e0:	f06f 0208 	mvn.w	r2, #8
 80036e4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	2204      	movs	r2, #4
 80036ea:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	681b      	ldr	r3, [r3, #0]
 80036f0:	69db      	ldr	r3, [r3, #28]
 80036f2:	f003 0303 	and.w	r3, r3, #3
 80036f6:	2b00      	cmp	r3, #0
 80036f8:	d003      	beq.n	8003702 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80036fa:	6878      	ldr	r0, [r7, #4]
 80036fc:	f000 f899 	bl	8003832 <HAL_TIM_IC_CaptureCallback>
 8003700:	e005      	b.n	800370e <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003702:	6878      	ldr	r0, [r7, #4]
 8003704:	f000 f88c 	bl	8003820 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003708:	6878      	ldr	r0, [r7, #4]
 800370a:	f000 f89b 	bl	8003844 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	2200      	movs	r2, #0
 8003712:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	681b      	ldr	r3, [r3, #0]
 8003718:	691b      	ldr	r3, [r3, #16]
 800371a:	f003 0310 	and.w	r3, r3, #16
 800371e:	2b10      	cmp	r3, #16
 8003720:	d122      	bne.n	8003768 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	681b      	ldr	r3, [r3, #0]
 8003726:	68db      	ldr	r3, [r3, #12]
 8003728:	f003 0310 	and.w	r3, r3, #16
 800372c:	2b10      	cmp	r3, #16
 800372e:	d11b      	bne.n	8003768 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	681b      	ldr	r3, [r3, #0]
 8003734:	f06f 0210 	mvn.w	r2, #16
 8003738:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	2208      	movs	r2, #8
 800373e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	681b      	ldr	r3, [r3, #0]
 8003744:	69db      	ldr	r3, [r3, #28]
 8003746:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800374a:	2b00      	cmp	r3, #0
 800374c:	d003      	beq.n	8003756 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800374e:	6878      	ldr	r0, [r7, #4]
 8003750:	f000 f86f 	bl	8003832 <HAL_TIM_IC_CaptureCallback>
 8003754:	e005      	b.n	8003762 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003756:	6878      	ldr	r0, [r7, #4]
 8003758:	f000 f862 	bl	8003820 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800375c:	6878      	ldr	r0, [r7, #4]
 800375e:	f000 f871 	bl	8003844 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	2200      	movs	r2, #0
 8003766:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	681b      	ldr	r3, [r3, #0]
 800376c:	691b      	ldr	r3, [r3, #16]
 800376e:	f003 0301 	and.w	r3, r3, #1
 8003772:	2b01      	cmp	r3, #1
 8003774:	d10e      	bne.n	8003794 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	681b      	ldr	r3, [r3, #0]
 800377a:	68db      	ldr	r3, [r3, #12]
 800377c:	f003 0301 	and.w	r3, r3, #1
 8003780:	2b01      	cmp	r3, #1
 8003782:	d107      	bne.n	8003794 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	681b      	ldr	r3, [r3, #0]
 8003788:	f06f 0201 	mvn.w	r2, #1
 800378c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800378e:	6878      	ldr	r0, [r7, #4]
 8003790:	f7fd fd8e 	bl	80012b0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	681b      	ldr	r3, [r3, #0]
 8003798:	691b      	ldr	r3, [r3, #16]
 800379a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800379e:	2b80      	cmp	r3, #128	; 0x80
 80037a0:	d10e      	bne.n	80037c0 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	681b      	ldr	r3, [r3, #0]
 80037a6:	68db      	ldr	r3, [r3, #12]
 80037a8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80037ac:	2b80      	cmp	r3, #128	; 0x80
 80037ae:	d107      	bne.n	80037c0 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	681b      	ldr	r3, [r3, #0]
 80037b4:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80037b8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80037ba:	6878      	ldr	r0, [r7, #4]
 80037bc:	f000 f8bf 	bl	800393e <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	681b      	ldr	r3, [r3, #0]
 80037c4:	691b      	ldr	r3, [r3, #16]
 80037c6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80037ca:	2b40      	cmp	r3, #64	; 0x40
 80037cc:	d10e      	bne.n	80037ec <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	681b      	ldr	r3, [r3, #0]
 80037d2:	68db      	ldr	r3, [r3, #12]
 80037d4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80037d8:	2b40      	cmp	r3, #64	; 0x40
 80037da:	d107      	bne.n	80037ec <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	681b      	ldr	r3, [r3, #0]
 80037e0:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80037e4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80037e6:	6878      	ldr	r0, [r7, #4]
 80037e8:	f000 f835 	bl	8003856 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	681b      	ldr	r3, [r3, #0]
 80037f0:	691b      	ldr	r3, [r3, #16]
 80037f2:	f003 0320 	and.w	r3, r3, #32
 80037f6:	2b20      	cmp	r3, #32
 80037f8:	d10e      	bne.n	8003818 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	681b      	ldr	r3, [r3, #0]
 80037fe:	68db      	ldr	r3, [r3, #12]
 8003800:	f003 0320 	and.w	r3, r3, #32
 8003804:	2b20      	cmp	r3, #32
 8003806:	d107      	bne.n	8003818 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	681b      	ldr	r3, [r3, #0]
 800380c:	f06f 0220 	mvn.w	r2, #32
 8003810:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8003812:	6878      	ldr	r0, [r7, #4]
 8003814:	f000 f88a 	bl	800392c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003818:	bf00      	nop
 800381a:	3708      	adds	r7, #8
 800381c:	46bd      	mov	sp, r7
 800381e:	bd80      	pop	{r7, pc}

08003820 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003820:	b480      	push	{r7}
 8003822:	b083      	sub	sp, #12
 8003824:	af00      	add	r7, sp, #0
 8003826:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003828:	bf00      	nop
 800382a:	370c      	adds	r7, #12
 800382c:	46bd      	mov	sp, r7
 800382e:	bc80      	pop	{r7}
 8003830:	4770      	bx	lr

08003832 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003832:	b480      	push	{r7}
 8003834:	b083      	sub	sp, #12
 8003836:	af00      	add	r7, sp, #0
 8003838:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800383a:	bf00      	nop
 800383c:	370c      	adds	r7, #12
 800383e:	46bd      	mov	sp, r7
 8003840:	bc80      	pop	{r7}
 8003842:	4770      	bx	lr

08003844 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003844:	b480      	push	{r7}
 8003846:	b083      	sub	sp, #12
 8003848:	af00      	add	r7, sp, #0
 800384a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800384c:	bf00      	nop
 800384e:	370c      	adds	r7, #12
 8003850:	46bd      	mov	sp, r7
 8003852:	bc80      	pop	{r7}
 8003854:	4770      	bx	lr

08003856 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003856:	b480      	push	{r7}
 8003858:	b083      	sub	sp, #12
 800385a:	af00      	add	r7, sp, #0
 800385c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800385e:	bf00      	nop
 8003860:	370c      	adds	r7, #12
 8003862:	46bd      	mov	sp, r7
 8003864:	bc80      	pop	{r7}
 8003866:	4770      	bx	lr

08003868 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8003868:	b480      	push	{r7}
 800386a:	b085      	sub	sp, #20
 800386c:	af00      	add	r7, sp, #0
 800386e:	6078      	str	r0, [r7, #4]
 8003870:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	681b      	ldr	r3, [r3, #0]
 8003876:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	4a29      	ldr	r2, [pc, #164]	; (8003920 <TIM_Base_SetConfig+0xb8>)
 800387c:	4293      	cmp	r3, r2
 800387e:	d00b      	beq.n	8003898 <TIM_Base_SetConfig+0x30>
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003886:	d007      	beq.n	8003898 <TIM_Base_SetConfig+0x30>
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	4a26      	ldr	r2, [pc, #152]	; (8003924 <TIM_Base_SetConfig+0xbc>)
 800388c:	4293      	cmp	r3, r2
 800388e:	d003      	beq.n	8003898 <TIM_Base_SetConfig+0x30>
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	4a25      	ldr	r2, [pc, #148]	; (8003928 <TIM_Base_SetConfig+0xc0>)
 8003894:	4293      	cmp	r3, r2
 8003896:	d108      	bne.n	80038aa <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003898:	68fb      	ldr	r3, [r7, #12]
 800389a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800389e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80038a0:	683b      	ldr	r3, [r7, #0]
 80038a2:	685b      	ldr	r3, [r3, #4]
 80038a4:	68fa      	ldr	r2, [r7, #12]
 80038a6:	4313      	orrs	r3, r2
 80038a8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	4a1c      	ldr	r2, [pc, #112]	; (8003920 <TIM_Base_SetConfig+0xb8>)
 80038ae:	4293      	cmp	r3, r2
 80038b0:	d00b      	beq.n	80038ca <TIM_Base_SetConfig+0x62>
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80038b8:	d007      	beq.n	80038ca <TIM_Base_SetConfig+0x62>
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	4a19      	ldr	r2, [pc, #100]	; (8003924 <TIM_Base_SetConfig+0xbc>)
 80038be:	4293      	cmp	r3, r2
 80038c0:	d003      	beq.n	80038ca <TIM_Base_SetConfig+0x62>
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	4a18      	ldr	r2, [pc, #96]	; (8003928 <TIM_Base_SetConfig+0xc0>)
 80038c6:	4293      	cmp	r3, r2
 80038c8:	d108      	bne.n	80038dc <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80038ca:	68fb      	ldr	r3, [r7, #12]
 80038cc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80038d0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80038d2:	683b      	ldr	r3, [r7, #0]
 80038d4:	68db      	ldr	r3, [r3, #12]
 80038d6:	68fa      	ldr	r2, [r7, #12]
 80038d8:	4313      	orrs	r3, r2
 80038da:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80038dc:	68fb      	ldr	r3, [r7, #12]
 80038de:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80038e2:	683b      	ldr	r3, [r7, #0]
 80038e4:	695b      	ldr	r3, [r3, #20]
 80038e6:	4313      	orrs	r3, r2
 80038e8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	68fa      	ldr	r2, [r7, #12]
 80038ee:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80038f0:	683b      	ldr	r3, [r7, #0]
 80038f2:	689a      	ldr	r2, [r3, #8]
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80038f8:	683b      	ldr	r3, [r7, #0]
 80038fa:	681a      	ldr	r2, [r3, #0]
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	4a07      	ldr	r2, [pc, #28]	; (8003920 <TIM_Base_SetConfig+0xb8>)
 8003904:	4293      	cmp	r3, r2
 8003906:	d103      	bne.n	8003910 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003908:	683b      	ldr	r3, [r7, #0]
 800390a:	691a      	ldr	r2, [r3, #16]
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	2201      	movs	r2, #1
 8003914:	615a      	str	r2, [r3, #20]
}
 8003916:	bf00      	nop
 8003918:	3714      	adds	r7, #20
 800391a:	46bd      	mov	sp, r7
 800391c:	bc80      	pop	{r7}
 800391e:	4770      	bx	lr
 8003920:	40012c00 	.word	0x40012c00
 8003924:	40000400 	.word	0x40000400
 8003928:	40000800 	.word	0x40000800

0800392c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800392c:	b480      	push	{r7}
 800392e:	b083      	sub	sp, #12
 8003930:	af00      	add	r7, sp, #0
 8003932:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003934:	bf00      	nop
 8003936:	370c      	adds	r7, #12
 8003938:	46bd      	mov	sp, r7
 800393a:	bc80      	pop	{r7}
 800393c:	4770      	bx	lr

0800393e <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800393e:	b480      	push	{r7}
 8003940:	b083      	sub	sp, #12
 8003942:	af00      	add	r7, sp, #0
 8003944:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003946:	bf00      	nop
 8003948:	370c      	adds	r7, #12
 800394a:	46bd      	mov	sp, r7
 800394c:	bc80      	pop	{r7}
 800394e:	4770      	bx	lr

08003950 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003950:	b580      	push	{r7, lr}
 8003952:	b082      	sub	sp, #8
 8003954:	af00      	add	r7, sp, #0
 8003956:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	2b00      	cmp	r3, #0
 800395c:	d101      	bne.n	8003962 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800395e:	2301      	movs	r3, #1
 8003960:	e03f      	b.n	80039e2 <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003968:	b2db      	uxtb	r3, r3
 800396a:	2b00      	cmp	r3, #0
 800396c:	d106      	bne.n	800397c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	2200      	movs	r2, #0
 8003972:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003976:	6878      	ldr	r0, [r7, #4]
 8003978:	f7fd fe5c 	bl	8001634 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	2224      	movs	r2, #36	; 0x24
 8003980:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	681b      	ldr	r3, [r3, #0]
 8003988:	68da      	ldr	r2, [r3, #12]
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	681b      	ldr	r3, [r3, #0]
 800398e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003992:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003994:	6878      	ldr	r0, [r7, #4]
 8003996:	f000 f829 	bl	80039ec <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	681b      	ldr	r3, [r3, #0]
 800399e:	691a      	ldr	r2, [r3, #16]
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	681b      	ldr	r3, [r3, #0]
 80039a4:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80039a8:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	681b      	ldr	r3, [r3, #0]
 80039ae:	695a      	ldr	r2, [r3, #20]
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	681b      	ldr	r3, [r3, #0]
 80039b4:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80039b8:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	681b      	ldr	r3, [r3, #0]
 80039be:	68da      	ldr	r2, [r3, #12]
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	681b      	ldr	r3, [r3, #0]
 80039c4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80039c8:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	2200      	movs	r2, #0
 80039ce:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	2220      	movs	r2, #32
 80039d4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	2220      	movs	r2, #32
 80039dc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80039e0:	2300      	movs	r3, #0
}
 80039e2:	4618      	mov	r0, r3
 80039e4:	3708      	adds	r7, #8
 80039e6:	46bd      	mov	sp, r7
 80039e8:	bd80      	pop	{r7, pc}
	...

080039ec <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80039ec:	b580      	push	{r7, lr}
 80039ee:	b084      	sub	sp, #16
 80039f0:	af00      	add	r7, sp, #0
 80039f2:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	681b      	ldr	r3, [r3, #0]
 80039f8:	691b      	ldr	r3, [r3, #16]
 80039fa:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	68da      	ldr	r2, [r3, #12]
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	681b      	ldr	r3, [r3, #0]
 8003a06:	430a      	orrs	r2, r1
 8003a08:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	689a      	ldr	r2, [r3, #8]
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	691b      	ldr	r3, [r3, #16]
 8003a12:	431a      	orrs	r2, r3
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	695b      	ldr	r3, [r3, #20]
 8003a18:	4313      	orrs	r3, r2
 8003a1a:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	681b      	ldr	r3, [r3, #0]
 8003a20:	68db      	ldr	r3, [r3, #12]
 8003a22:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8003a26:	f023 030c 	bic.w	r3, r3, #12
 8003a2a:	687a      	ldr	r2, [r7, #4]
 8003a2c:	6812      	ldr	r2, [r2, #0]
 8003a2e:	68b9      	ldr	r1, [r7, #8]
 8003a30:	430b      	orrs	r3, r1
 8003a32:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	681b      	ldr	r3, [r3, #0]
 8003a38:	695b      	ldr	r3, [r3, #20]
 8003a3a:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	699a      	ldr	r2, [r3, #24]
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	681b      	ldr	r3, [r3, #0]
 8003a46:	430a      	orrs	r2, r1
 8003a48:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	681b      	ldr	r3, [r3, #0]
 8003a4e:	4a2c      	ldr	r2, [pc, #176]	; (8003b00 <UART_SetConfig+0x114>)
 8003a50:	4293      	cmp	r3, r2
 8003a52:	d103      	bne.n	8003a5c <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8003a54:	f7ff fcd0 	bl	80033f8 <HAL_RCC_GetPCLK2Freq>
 8003a58:	60f8      	str	r0, [r7, #12]
 8003a5a:	e002      	b.n	8003a62 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8003a5c:	f7ff fcb8 	bl	80033d0 <HAL_RCC_GetPCLK1Freq>
 8003a60:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003a62:	68fa      	ldr	r2, [r7, #12]
 8003a64:	4613      	mov	r3, r2
 8003a66:	009b      	lsls	r3, r3, #2
 8003a68:	4413      	add	r3, r2
 8003a6a:	009a      	lsls	r2, r3, #2
 8003a6c:	441a      	add	r2, r3
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	685b      	ldr	r3, [r3, #4]
 8003a72:	009b      	lsls	r3, r3, #2
 8003a74:	fbb2 f3f3 	udiv	r3, r2, r3
 8003a78:	4a22      	ldr	r2, [pc, #136]	; (8003b04 <UART_SetConfig+0x118>)
 8003a7a:	fba2 2303 	umull	r2, r3, r2, r3
 8003a7e:	095b      	lsrs	r3, r3, #5
 8003a80:	0119      	lsls	r1, r3, #4
 8003a82:	68fa      	ldr	r2, [r7, #12]
 8003a84:	4613      	mov	r3, r2
 8003a86:	009b      	lsls	r3, r3, #2
 8003a88:	4413      	add	r3, r2
 8003a8a:	009a      	lsls	r2, r3, #2
 8003a8c:	441a      	add	r2, r3
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	685b      	ldr	r3, [r3, #4]
 8003a92:	009b      	lsls	r3, r3, #2
 8003a94:	fbb2 f2f3 	udiv	r2, r2, r3
 8003a98:	4b1a      	ldr	r3, [pc, #104]	; (8003b04 <UART_SetConfig+0x118>)
 8003a9a:	fba3 0302 	umull	r0, r3, r3, r2
 8003a9e:	095b      	lsrs	r3, r3, #5
 8003aa0:	2064      	movs	r0, #100	; 0x64
 8003aa2:	fb00 f303 	mul.w	r3, r0, r3
 8003aa6:	1ad3      	subs	r3, r2, r3
 8003aa8:	011b      	lsls	r3, r3, #4
 8003aaa:	3332      	adds	r3, #50	; 0x32
 8003aac:	4a15      	ldr	r2, [pc, #84]	; (8003b04 <UART_SetConfig+0x118>)
 8003aae:	fba2 2303 	umull	r2, r3, r2, r3
 8003ab2:	095b      	lsrs	r3, r3, #5
 8003ab4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003ab8:	4419      	add	r1, r3
 8003aba:	68fa      	ldr	r2, [r7, #12]
 8003abc:	4613      	mov	r3, r2
 8003abe:	009b      	lsls	r3, r3, #2
 8003ac0:	4413      	add	r3, r2
 8003ac2:	009a      	lsls	r2, r3, #2
 8003ac4:	441a      	add	r2, r3
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	685b      	ldr	r3, [r3, #4]
 8003aca:	009b      	lsls	r3, r3, #2
 8003acc:	fbb2 f2f3 	udiv	r2, r2, r3
 8003ad0:	4b0c      	ldr	r3, [pc, #48]	; (8003b04 <UART_SetConfig+0x118>)
 8003ad2:	fba3 0302 	umull	r0, r3, r3, r2
 8003ad6:	095b      	lsrs	r3, r3, #5
 8003ad8:	2064      	movs	r0, #100	; 0x64
 8003ada:	fb00 f303 	mul.w	r3, r0, r3
 8003ade:	1ad3      	subs	r3, r2, r3
 8003ae0:	011b      	lsls	r3, r3, #4
 8003ae2:	3332      	adds	r3, #50	; 0x32
 8003ae4:	4a07      	ldr	r2, [pc, #28]	; (8003b04 <UART_SetConfig+0x118>)
 8003ae6:	fba2 2303 	umull	r2, r3, r2, r3
 8003aea:	095b      	lsrs	r3, r3, #5
 8003aec:	f003 020f 	and.w	r2, r3, #15
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	681b      	ldr	r3, [r3, #0]
 8003af4:	440a      	add	r2, r1
 8003af6:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8003af8:	bf00      	nop
 8003afa:	3710      	adds	r7, #16
 8003afc:	46bd      	mov	sp, r7
 8003afe:	bd80      	pop	{r7, pc}
 8003b00:	40013800 	.word	0x40013800
 8003b04:	51eb851f 	.word	0x51eb851f

08003b08 <__errno>:
 8003b08:	4b01      	ldr	r3, [pc, #4]	; (8003b10 <__errno+0x8>)
 8003b0a:	6818      	ldr	r0, [r3, #0]
 8003b0c:	4770      	bx	lr
 8003b0e:	bf00      	nop
 8003b10:	20000018 	.word	0x20000018

08003b14 <__libc_init_array>:
 8003b14:	b570      	push	{r4, r5, r6, lr}
 8003b16:	2600      	movs	r6, #0
 8003b18:	4d0c      	ldr	r5, [pc, #48]	; (8003b4c <__libc_init_array+0x38>)
 8003b1a:	4c0d      	ldr	r4, [pc, #52]	; (8003b50 <__libc_init_array+0x3c>)
 8003b1c:	1b64      	subs	r4, r4, r5
 8003b1e:	10a4      	asrs	r4, r4, #2
 8003b20:	42a6      	cmp	r6, r4
 8003b22:	d109      	bne.n	8003b38 <__libc_init_array+0x24>
 8003b24:	f002 fd48 	bl	80065b8 <_init>
 8003b28:	2600      	movs	r6, #0
 8003b2a:	4d0a      	ldr	r5, [pc, #40]	; (8003b54 <__libc_init_array+0x40>)
 8003b2c:	4c0a      	ldr	r4, [pc, #40]	; (8003b58 <__libc_init_array+0x44>)
 8003b2e:	1b64      	subs	r4, r4, r5
 8003b30:	10a4      	asrs	r4, r4, #2
 8003b32:	42a6      	cmp	r6, r4
 8003b34:	d105      	bne.n	8003b42 <__libc_init_array+0x2e>
 8003b36:	bd70      	pop	{r4, r5, r6, pc}
 8003b38:	f855 3b04 	ldr.w	r3, [r5], #4
 8003b3c:	4798      	blx	r3
 8003b3e:	3601      	adds	r6, #1
 8003b40:	e7ee      	b.n	8003b20 <__libc_init_array+0xc>
 8003b42:	f855 3b04 	ldr.w	r3, [r5], #4
 8003b46:	4798      	blx	r3
 8003b48:	3601      	adds	r6, #1
 8003b4a:	e7f2      	b.n	8003b32 <__libc_init_array+0x1e>
 8003b4c:	080069ec 	.word	0x080069ec
 8003b50:	080069ec 	.word	0x080069ec
 8003b54:	080069ec 	.word	0x080069ec
 8003b58:	080069f0 	.word	0x080069f0

08003b5c <memset>:
 8003b5c:	4603      	mov	r3, r0
 8003b5e:	4402      	add	r2, r0
 8003b60:	4293      	cmp	r3, r2
 8003b62:	d100      	bne.n	8003b66 <memset+0xa>
 8003b64:	4770      	bx	lr
 8003b66:	f803 1b01 	strb.w	r1, [r3], #1
 8003b6a:	e7f9      	b.n	8003b60 <memset+0x4>

08003b6c <__cvt>:
 8003b6c:	2b00      	cmp	r3, #0
 8003b6e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003b72:	461f      	mov	r7, r3
 8003b74:	bfbb      	ittet	lt
 8003b76:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
 8003b7a:	461f      	movlt	r7, r3
 8003b7c:	2300      	movge	r3, #0
 8003b7e:	232d      	movlt	r3, #45	; 0x2d
 8003b80:	b088      	sub	sp, #32
 8003b82:	4614      	mov	r4, r2
 8003b84:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8003b86:	9d10      	ldr	r5, [sp, #64]	; 0x40
 8003b88:	7013      	strb	r3, [r2, #0]
 8003b8a:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8003b8c:	f8dd a04c 	ldr.w	sl, [sp, #76]	; 0x4c
 8003b90:	f023 0820 	bic.w	r8, r3, #32
 8003b94:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8003b98:	d005      	beq.n	8003ba6 <__cvt+0x3a>
 8003b9a:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8003b9e:	d100      	bne.n	8003ba2 <__cvt+0x36>
 8003ba0:	3501      	adds	r5, #1
 8003ba2:	2302      	movs	r3, #2
 8003ba4:	e000      	b.n	8003ba8 <__cvt+0x3c>
 8003ba6:	2303      	movs	r3, #3
 8003ba8:	aa07      	add	r2, sp, #28
 8003baa:	9204      	str	r2, [sp, #16]
 8003bac:	aa06      	add	r2, sp, #24
 8003bae:	e9cd a202 	strd	sl, r2, [sp, #8]
 8003bb2:	e9cd 3500 	strd	r3, r5, [sp]
 8003bb6:	4622      	mov	r2, r4
 8003bb8:	463b      	mov	r3, r7
 8003bba:	f000 fcdd 	bl	8004578 <_dtoa_r>
 8003bbe:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8003bc2:	4606      	mov	r6, r0
 8003bc4:	d102      	bne.n	8003bcc <__cvt+0x60>
 8003bc6:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8003bc8:	07db      	lsls	r3, r3, #31
 8003bca:	d522      	bpl.n	8003c12 <__cvt+0xa6>
 8003bcc:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8003bd0:	eb06 0905 	add.w	r9, r6, r5
 8003bd4:	d110      	bne.n	8003bf8 <__cvt+0x8c>
 8003bd6:	7833      	ldrb	r3, [r6, #0]
 8003bd8:	2b30      	cmp	r3, #48	; 0x30
 8003bda:	d10a      	bne.n	8003bf2 <__cvt+0x86>
 8003bdc:	2200      	movs	r2, #0
 8003bde:	2300      	movs	r3, #0
 8003be0:	4620      	mov	r0, r4
 8003be2:	4639      	mov	r1, r7
 8003be4:	f7fc fee0 	bl	80009a8 <__aeabi_dcmpeq>
 8003be8:	b918      	cbnz	r0, 8003bf2 <__cvt+0x86>
 8003bea:	f1c5 0501 	rsb	r5, r5, #1
 8003bee:	f8ca 5000 	str.w	r5, [sl]
 8003bf2:	f8da 3000 	ldr.w	r3, [sl]
 8003bf6:	4499      	add	r9, r3
 8003bf8:	2200      	movs	r2, #0
 8003bfa:	2300      	movs	r3, #0
 8003bfc:	4620      	mov	r0, r4
 8003bfe:	4639      	mov	r1, r7
 8003c00:	f7fc fed2 	bl	80009a8 <__aeabi_dcmpeq>
 8003c04:	b108      	cbz	r0, 8003c0a <__cvt+0x9e>
 8003c06:	f8cd 901c 	str.w	r9, [sp, #28]
 8003c0a:	2230      	movs	r2, #48	; 0x30
 8003c0c:	9b07      	ldr	r3, [sp, #28]
 8003c0e:	454b      	cmp	r3, r9
 8003c10:	d307      	bcc.n	8003c22 <__cvt+0xb6>
 8003c12:	4630      	mov	r0, r6
 8003c14:	9b07      	ldr	r3, [sp, #28]
 8003c16:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8003c18:	1b9b      	subs	r3, r3, r6
 8003c1a:	6013      	str	r3, [r2, #0]
 8003c1c:	b008      	add	sp, #32
 8003c1e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003c22:	1c59      	adds	r1, r3, #1
 8003c24:	9107      	str	r1, [sp, #28]
 8003c26:	701a      	strb	r2, [r3, #0]
 8003c28:	e7f0      	b.n	8003c0c <__cvt+0xa0>

08003c2a <__exponent>:
 8003c2a:	4603      	mov	r3, r0
 8003c2c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003c2e:	2900      	cmp	r1, #0
 8003c30:	f803 2b02 	strb.w	r2, [r3], #2
 8003c34:	bfb6      	itet	lt
 8003c36:	222d      	movlt	r2, #45	; 0x2d
 8003c38:	222b      	movge	r2, #43	; 0x2b
 8003c3a:	4249      	neglt	r1, r1
 8003c3c:	2909      	cmp	r1, #9
 8003c3e:	7042      	strb	r2, [r0, #1]
 8003c40:	dd2b      	ble.n	8003c9a <__exponent+0x70>
 8003c42:	f10d 0407 	add.w	r4, sp, #7
 8003c46:	46a4      	mov	ip, r4
 8003c48:	270a      	movs	r7, #10
 8003c4a:	fb91 f6f7 	sdiv	r6, r1, r7
 8003c4e:	460a      	mov	r2, r1
 8003c50:	46a6      	mov	lr, r4
 8003c52:	fb07 1516 	mls	r5, r7, r6, r1
 8003c56:	2a63      	cmp	r2, #99	; 0x63
 8003c58:	f105 0530 	add.w	r5, r5, #48	; 0x30
 8003c5c:	4631      	mov	r1, r6
 8003c5e:	f104 34ff 	add.w	r4, r4, #4294967295
 8003c62:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8003c66:	dcf0      	bgt.n	8003c4a <__exponent+0x20>
 8003c68:	3130      	adds	r1, #48	; 0x30
 8003c6a:	f1ae 0502 	sub.w	r5, lr, #2
 8003c6e:	f804 1c01 	strb.w	r1, [r4, #-1]
 8003c72:	4629      	mov	r1, r5
 8003c74:	1c44      	adds	r4, r0, #1
 8003c76:	4561      	cmp	r1, ip
 8003c78:	d30a      	bcc.n	8003c90 <__exponent+0x66>
 8003c7a:	f10d 0209 	add.w	r2, sp, #9
 8003c7e:	eba2 020e 	sub.w	r2, r2, lr
 8003c82:	4565      	cmp	r5, ip
 8003c84:	bf88      	it	hi
 8003c86:	2200      	movhi	r2, #0
 8003c88:	4413      	add	r3, r2
 8003c8a:	1a18      	subs	r0, r3, r0
 8003c8c:	b003      	add	sp, #12
 8003c8e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003c90:	f811 2b01 	ldrb.w	r2, [r1], #1
 8003c94:	f804 2f01 	strb.w	r2, [r4, #1]!
 8003c98:	e7ed      	b.n	8003c76 <__exponent+0x4c>
 8003c9a:	2330      	movs	r3, #48	; 0x30
 8003c9c:	3130      	adds	r1, #48	; 0x30
 8003c9e:	7083      	strb	r3, [r0, #2]
 8003ca0:	70c1      	strb	r1, [r0, #3]
 8003ca2:	1d03      	adds	r3, r0, #4
 8003ca4:	e7f1      	b.n	8003c8a <__exponent+0x60>
	...

08003ca8 <_printf_float>:
 8003ca8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003cac:	b091      	sub	sp, #68	; 0x44
 8003cae:	460c      	mov	r4, r1
 8003cb0:	f8dd 8068 	ldr.w	r8, [sp, #104]	; 0x68
 8003cb4:	4616      	mov	r6, r2
 8003cb6:	461f      	mov	r7, r3
 8003cb8:	4605      	mov	r5, r0
 8003cba:	f001 fb41 	bl	8005340 <_localeconv_r>
 8003cbe:	6803      	ldr	r3, [r0, #0]
 8003cc0:	4618      	mov	r0, r3
 8003cc2:	9309      	str	r3, [sp, #36]	; 0x24
 8003cc4:	f7fc fa44 	bl	8000150 <strlen>
 8003cc8:	2300      	movs	r3, #0
 8003cca:	930e      	str	r3, [sp, #56]	; 0x38
 8003ccc:	f8d8 3000 	ldr.w	r3, [r8]
 8003cd0:	900a      	str	r0, [sp, #40]	; 0x28
 8003cd2:	3307      	adds	r3, #7
 8003cd4:	f023 0307 	bic.w	r3, r3, #7
 8003cd8:	f103 0208 	add.w	r2, r3, #8
 8003cdc:	f894 9018 	ldrb.w	r9, [r4, #24]
 8003ce0:	f8d4 b000 	ldr.w	fp, [r4]
 8003ce4:	f8c8 2000 	str.w	r2, [r8]
 8003ce8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003cec:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8003cf0:	e9d4 8a12 	ldrd	r8, sl, [r4, #72]	; 0x48
 8003cf4:	f02a 4300 	bic.w	r3, sl, #2147483648	; 0x80000000
 8003cf8:	930b      	str	r3, [sp, #44]	; 0x2c
 8003cfa:	f04f 32ff 	mov.w	r2, #4294967295
 8003cfe:	4640      	mov	r0, r8
 8003d00:	4b9c      	ldr	r3, [pc, #624]	; (8003f74 <_printf_float+0x2cc>)
 8003d02:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8003d04:	f7fc fe82 	bl	8000a0c <__aeabi_dcmpun>
 8003d08:	bb70      	cbnz	r0, 8003d68 <_printf_float+0xc0>
 8003d0a:	f04f 32ff 	mov.w	r2, #4294967295
 8003d0e:	4640      	mov	r0, r8
 8003d10:	4b98      	ldr	r3, [pc, #608]	; (8003f74 <_printf_float+0x2cc>)
 8003d12:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8003d14:	f7fc fe5c 	bl	80009d0 <__aeabi_dcmple>
 8003d18:	bb30      	cbnz	r0, 8003d68 <_printf_float+0xc0>
 8003d1a:	2200      	movs	r2, #0
 8003d1c:	2300      	movs	r3, #0
 8003d1e:	4640      	mov	r0, r8
 8003d20:	4651      	mov	r1, sl
 8003d22:	f7fc fe4b 	bl	80009bc <__aeabi_dcmplt>
 8003d26:	b110      	cbz	r0, 8003d2e <_printf_float+0x86>
 8003d28:	232d      	movs	r3, #45	; 0x2d
 8003d2a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003d2e:	4b92      	ldr	r3, [pc, #584]	; (8003f78 <_printf_float+0x2d0>)
 8003d30:	4892      	ldr	r0, [pc, #584]	; (8003f7c <_printf_float+0x2d4>)
 8003d32:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 8003d36:	bf94      	ite	ls
 8003d38:	4698      	movls	r8, r3
 8003d3a:	4680      	movhi	r8, r0
 8003d3c:	2303      	movs	r3, #3
 8003d3e:	f04f 0a00 	mov.w	sl, #0
 8003d42:	6123      	str	r3, [r4, #16]
 8003d44:	f02b 0304 	bic.w	r3, fp, #4
 8003d48:	6023      	str	r3, [r4, #0]
 8003d4a:	4633      	mov	r3, r6
 8003d4c:	4621      	mov	r1, r4
 8003d4e:	4628      	mov	r0, r5
 8003d50:	9700      	str	r7, [sp, #0]
 8003d52:	aa0f      	add	r2, sp, #60	; 0x3c
 8003d54:	f000 f9d4 	bl	8004100 <_printf_common>
 8003d58:	3001      	adds	r0, #1
 8003d5a:	f040 8090 	bne.w	8003e7e <_printf_float+0x1d6>
 8003d5e:	f04f 30ff 	mov.w	r0, #4294967295
 8003d62:	b011      	add	sp, #68	; 0x44
 8003d64:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003d68:	4642      	mov	r2, r8
 8003d6a:	4653      	mov	r3, sl
 8003d6c:	4640      	mov	r0, r8
 8003d6e:	4651      	mov	r1, sl
 8003d70:	f7fc fe4c 	bl	8000a0c <__aeabi_dcmpun>
 8003d74:	b148      	cbz	r0, 8003d8a <_printf_float+0xe2>
 8003d76:	f1ba 0f00 	cmp.w	sl, #0
 8003d7a:	bfb8      	it	lt
 8003d7c:	232d      	movlt	r3, #45	; 0x2d
 8003d7e:	4880      	ldr	r0, [pc, #512]	; (8003f80 <_printf_float+0x2d8>)
 8003d80:	bfb8      	it	lt
 8003d82:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8003d86:	4b7f      	ldr	r3, [pc, #508]	; (8003f84 <_printf_float+0x2dc>)
 8003d88:	e7d3      	b.n	8003d32 <_printf_float+0x8a>
 8003d8a:	6863      	ldr	r3, [r4, #4]
 8003d8c:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 8003d90:	1c5a      	adds	r2, r3, #1
 8003d92:	d142      	bne.n	8003e1a <_printf_float+0x172>
 8003d94:	2306      	movs	r3, #6
 8003d96:	6063      	str	r3, [r4, #4]
 8003d98:	2200      	movs	r2, #0
 8003d9a:	9206      	str	r2, [sp, #24]
 8003d9c:	aa0e      	add	r2, sp, #56	; 0x38
 8003d9e:	e9cd 9204 	strd	r9, r2, [sp, #16]
 8003da2:	aa0d      	add	r2, sp, #52	; 0x34
 8003da4:	f44b 6380 	orr.w	r3, fp, #1024	; 0x400
 8003da8:	9203      	str	r2, [sp, #12]
 8003daa:	f10d 0233 	add.w	r2, sp, #51	; 0x33
 8003dae:	e9cd 3201 	strd	r3, r2, [sp, #4]
 8003db2:	6023      	str	r3, [r4, #0]
 8003db4:	6863      	ldr	r3, [r4, #4]
 8003db6:	4642      	mov	r2, r8
 8003db8:	9300      	str	r3, [sp, #0]
 8003dba:	4628      	mov	r0, r5
 8003dbc:	4653      	mov	r3, sl
 8003dbe:	910b      	str	r1, [sp, #44]	; 0x2c
 8003dc0:	f7ff fed4 	bl	8003b6c <__cvt>
 8003dc4:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8003dc6:	4680      	mov	r8, r0
 8003dc8:	2947      	cmp	r1, #71	; 0x47
 8003dca:	990d      	ldr	r1, [sp, #52]	; 0x34
 8003dcc:	d108      	bne.n	8003de0 <_printf_float+0x138>
 8003dce:	1cc8      	adds	r0, r1, #3
 8003dd0:	db02      	blt.n	8003dd8 <_printf_float+0x130>
 8003dd2:	6863      	ldr	r3, [r4, #4]
 8003dd4:	4299      	cmp	r1, r3
 8003dd6:	dd40      	ble.n	8003e5a <_printf_float+0x1b2>
 8003dd8:	f1a9 0902 	sub.w	r9, r9, #2
 8003ddc:	fa5f f989 	uxtb.w	r9, r9
 8003de0:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8003de4:	d81f      	bhi.n	8003e26 <_printf_float+0x17e>
 8003de6:	464a      	mov	r2, r9
 8003de8:	3901      	subs	r1, #1
 8003dea:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8003dee:	910d      	str	r1, [sp, #52]	; 0x34
 8003df0:	f7ff ff1b 	bl	8003c2a <__exponent>
 8003df4:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8003df6:	4682      	mov	sl, r0
 8003df8:	1813      	adds	r3, r2, r0
 8003dfa:	2a01      	cmp	r2, #1
 8003dfc:	6123      	str	r3, [r4, #16]
 8003dfe:	dc02      	bgt.n	8003e06 <_printf_float+0x15e>
 8003e00:	6822      	ldr	r2, [r4, #0]
 8003e02:	07d2      	lsls	r2, r2, #31
 8003e04:	d501      	bpl.n	8003e0a <_printf_float+0x162>
 8003e06:	3301      	adds	r3, #1
 8003e08:	6123      	str	r3, [r4, #16]
 8003e0a:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 8003e0e:	2b00      	cmp	r3, #0
 8003e10:	d09b      	beq.n	8003d4a <_printf_float+0xa2>
 8003e12:	232d      	movs	r3, #45	; 0x2d
 8003e14:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003e18:	e797      	b.n	8003d4a <_printf_float+0xa2>
 8003e1a:	2947      	cmp	r1, #71	; 0x47
 8003e1c:	d1bc      	bne.n	8003d98 <_printf_float+0xf0>
 8003e1e:	2b00      	cmp	r3, #0
 8003e20:	d1ba      	bne.n	8003d98 <_printf_float+0xf0>
 8003e22:	2301      	movs	r3, #1
 8003e24:	e7b7      	b.n	8003d96 <_printf_float+0xee>
 8003e26:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 8003e2a:	d118      	bne.n	8003e5e <_printf_float+0x1b6>
 8003e2c:	2900      	cmp	r1, #0
 8003e2e:	6863      	ldr	r3, [r4, #4]
 8003e30:	dd0b      	ble.n	8003e4a <_printf_float+0x1a2>
 8003e32:	6121      	str	r1, [r4, #16]
 8003e34:	b913      	cbnz	r3, 8003e3c <_printf_float+0x194>
 8003e36:	6822      	ldr	r2, [r4, #0]
 8003e38:	07d0      	lsls	r0, r2, #31
 8003e3a:	d502      	bpl.n	8003e42 <_printf_float+0x19a>
 8003e3c:	3301      	adds	r3, #1
 8003e3e:	440b      	add	r3, r1
 8003e40:	6123      	str	r3, [r4, #16]
 8003e42:	f04f 0a00 	mov.w	sl, #0
 8003e46:	65a1      	str	r1, [r4, #88]	; 0x58
 8003e48:	e7df      	b.n	8003e0a <_printf_float+0x162>
 8003e4a:	b913      	cbnz	r3, 8003e52 <_printf_float+0x1aa>
 8003e4c:	6822      	ldr	r2, [r4, #0]
 8003e4e:	07d2      	lsls	r2, r2, #31
 8003e50:	d501      	bpl.n	8003e56 <_printf_float+0x1ae>
 8003e52:	3302      	adds	r3, #2
 8003e54:	e7f4      	b.n	8003e40 <_printf_float+0x198>
 8003e56:	2301      	movs	r3, #1
 8003e58:	e7f2      	b.n	8003e40 <_printf_float+0x198>
 8003e5a:	f04f 0967 	mov.w	r9, #103	; 0x67
 8003e5e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8003e60:	4299      	cmp	r1, r3
 8003e62:	db05      	blt.n	8003e70 <_printf_float+0x1c8>
 8003e64:	6823      	ldr	r3, [r4, #0]
 8003e66:	6121      	str	r1, [r4, #16]
 8003e68:	07d8      	lsls	r0, r3, #31
 8003e6a:	d5ea      	bpl.n	8003e42 <_printf_float+0x19a>
 8003e6c:	1c4b      	adds	r3, r1, #1
 8003e6e:	e7e7      	b.n	8003e40 <_printf_float+0x198>
 8003e70:	2900      	cmp	r1, #0
 8003e72:	bfcc      	ite	gt
 8003e74:	2201      	movgt	r2, #1
 8003e76:	f1c1 0202 	rsble	r2, r1, #2
 8003e7a:	4413      	add	r3, r2
 8003e7c:	e7e0      	b.n	8003e40 <_printf_float+0x198>
 8003e7e:	6823      	ldr	r3, [r4, #0]
 8003e80:	055a      	lsls	r2, r3, #21
 8003e82:	d407      	bmi.n	8003e94 <_printf_float+0x1ec>
 8003e84:	6923      	ldr	r3, [r4, #16]
 8003e86:	4642      	mov	r2, r8
 8003e88:	4631      	mov	r1, r6
 8003e8a:	4628      	mov	r0, r5
 8003e8c:	47b8      	blx	r7
 8003e8e:	3001      	adds	r0, #1
 8003e90:	d12b      	bne.n	8003eea <_printf_float+0x242>
 8003e92:	e764      	b.n	8003d5e <_printf_float+0xb6>
 8003e94:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8003e98:	f240 80dd 	bls.w	8004056 <_printf_float+0x3ae>
 8003e9c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8003ea0:	2200      	movs	r2, #0
 8003ea2:	2300      	movs	r3, #0
 8003ea4:	f7fc fd80 	bl	80009a8 <__aeabi_dcmpeq>
 8003ea8:	2800      	cmp	r0, #0
 8003eaa:	d033      	beq.n	8003f14 <_printf_float+0x26c>
 8003eac:	2301      	movs	r3, #1
 8003eae:	4631      	mov	r1, r6
 8003eb0:	4628      	mov	r0, r5
 8003eb2:	4a35      	ldr	r2, [pc, #212]	; (8003f88 <_printf_float+0x2e0>)
 8003eb4:	47b8      	blx	r7
 8003eb6:	3001      	adds	r0, #1
 8003eb8:	f43f af51 	beq.w	8003d5e <_printf_float+0xb6>
 8003ebc:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8003ec0:	429a      	cmp	r2, r3
 8003ec2:	db02      	blt.n	8003eca <_printf_float+0x222>
 8003ec4:	6823      	ldr	r3, [r4, #0]
 8003ec6:	07d8      	lsls	r0, r3, #31
 8003ec8:	d50f      	bpl.n	8003eea <_printf_float+0x242>
 8003eca:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8003ece:	4631      	mov	r1, r6
 8003ed0:	4628      	mov	r0, r5
 8003ed2:	47b8      	blx	r7
 8003ed4:	3001      	adds	r0, #1
 8003ed6:	f43f af42 	beq.w	8003d5e <_printf_float+0xb6>
 8003eda:	f04f 0800 	mov.w	r8, #0
 8003ede:	f104 091a 	add.w	r9, r4, #26
 8003ee2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8003ee4:	3b01      	subs	r3, #1
 8003ee6:	4543      	cmp	r3, r8
 8003ee8:	dc09      	bgt.n	8003efe <_printf_float+0x256>
 8003eea:	6823      	ldr	r3, [r4, #0]
 8003eec:	079b      	lsls	r3, r3, #30
 8003eee:	f100 8102 	bmi.w	80040f6 <_printf_float+0x44e>
 8003ef2:	68e0      	ldr	r0, [r4, #12]
 8003ef4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8003ef6:	4298      	cmp	r0, r3
 8003ef8:	bfb8      	it	lt
 8003efa:	4618      	movlt	r0, r3
 8003efc:	e731      	b.n	8003d62 <_printf_float+0xba>
 8003efe:	2301      	movs	r3, #1
 8003f00:	464a      	mov	r2, r9
 8003f02:	4631      	mov	r1, r6
 8003f04:	4628      	mov	r0, r5
 8003f06:	47b8      	blx	r7
 8003f08:	3001      	adds	r0, #1
 8003f0a:	f43f af28 	beq.w	8003d5e <_printf_float+0xb6>
 8003f0e:	f108 0801 	add.w	r8, r8, #1
 8003f12:	e7e6      	b.n	8003ee2 <_printf_float+0x23a>
 8003f14:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8003f16:	2b00      	cmp	r3, #0
 8003f18:	dc38      	bgt.n	8003f8c <_printf_float+0x2e4>
 8003f1a:	2301      	movs	r3, #1
 8003f1c:	4631      	mov	r1, r6
 8003f1e:	4628      	mov	r0, r5
 8003f20:	4a19      	ldr	r2, [pc, #100]	; (8003f88 <_printf_float+0x2e0>)
 8003f22:	47b8      	blx	r7
 8003f24:	3001      	adds	r0, #1
 8003f26:	f43f af1a 	beq.w	8003d5e <_printf_float+0xb6>
 8003f2a:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8003f2e:	4313      	orrs	r3, r2
 8003f30:	d102      	bne.n	8003f38 <_printf_float+0x290>
 8003f32:	6823      	ldr	r3, [r4, #0]
 8003f34:	07d9      	lsls	r1, r3, #31
 8003f36:	d5d8      	bpl.n	8003eea <_printf_float+0x242>
 8003f38:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8003f3c:	4631      	mov	r1, r6
 8003f3e:	4628      	mov	r0, r5
 8003f40:	47b8      	blx	r7
 8003f42:	3001      	adds	r0, #1
 8003f44:	f43f af0b 	beq.w	8003d5e <_printf_float+0xb6>
 8003f48:	f04f 0900 	mov.w	r9, #0
 8003f4c:	f104 0a1a 	add.w	sl, r4, #26
 8003f50:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8003f52:	425b      	negs	r3, r3
 8003f54:	454b      	cmp	r3, r9
 8003f56:	dc01      	bgt.n	8003f5c <_printf_float+0x2b4>
 8003f58:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8003f5a:	e794      	b.n	8003e86 <_printf_float+0x1de>
 8003f5c:	2301      	movs	r3, #1
 8003f5e:	4652      	mov	r2, sl
 8003f60:	4631      	mov	r1, r6
 8003f62:	4628      	mov	r0, r5
 8003f64:	47b8      	blx	r7
 8003f66:	3001      	adds	r0, #1
 8003f68:	f43f aef9 	beq.w	8003d5e <_printf_float+0xb6>
 8003f6c:	f109 0901 	add.w	r9, r9, #1
 8003f70:	e7ee      	b.n	8003f50 <_printf_float+0x2a8>
 8003f72:	bf00      	nop
 8003f74:	7fefffff 	.word	0x7fefffff
 8003f78:	08006614 	.word	0x08006614
 8003f7c:	08006618 	.word	0x08006618
 8003f80:	08006620 	.word	0x08006620
 8003f84:	0800661c 	.word	0x0800661c
 8003f88:	08006624 	.word	0x08006624
 8003f8c:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8003f8e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8003f90:	429a      	cmp	r2, r3
 8003f92:	bfa8      	it	ge
 8003f94:	461a      	movge	r2, r3
 8003f96:	2a00      	cmp	r2, #0
 8003f98:	4691      	mov	r9, r2
 8003f9a:	dc37      	bgt.n	800400c <_printf_float+0x364>
 8003f9c:	f04f 0b00 	mov.w	fp, #0
 8003fa0:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8003fa4:	f104 021a 	add.w	r2, r4, #26
 8003fa8:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 8003fac:	ebaa 0309 	sub.w	r3, sl, r9
 8003fb0:	455b      	cmp	r3, fp
 8003fb2:	dc33      	bgt.n	800401c <_printf_float+0x374>
 8003fb4:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8003fb8:	429a      	cmp	r2, r3
 8003fba:	db3b      	blt.n	8004034 <_printf_float+0x38c>
 8003fbc:	6823      	ldr	r3, [r4, #0]
 8003fbe:	07da      	lsls	r2, r3, #31
 8003fc0:	d438      	bmi.n	8004034 <_printf_float+0x38c>
 8003fc2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8003fc4:	990d      	ldr	r1, [sp, #52]	; 0x34
 8003fc6:	eba3 020a 	sub.w	r2, r3, sl
 8003fca:	eba3 0901 	sub.w	r9, r3, r1
 8003fce:	4591      	cmp	r9, r2
 8003fd0:	bfa8      	it	ge
 8003fd2:	4691      	movge	r9, r2
 8003fd4:	f1b9 0f00 	cmp.w	r9, #0
 8003fd8:	dc34      	bgt.n	8004044 <_printf_float+0x39c>
 8003fda:	f04f 0800 	mov.w	r8, #0
 8003fde:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8003fe2:	f104 0a1a 	add.w	sl, r4, #26
 8003fe6:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8003fea:	1a9b      	subs	r3, r3, r2
 8003fec:	eba3 0309 	sub.w	r3, r3, r9
 8003ff0:	4543      	cmp	r3, r8
 8003ff2:	f77f af7a 	ble.w	8003eea <_printf_float+0x242>
 8003ff6:	2301      	movs	r3, #1
 8003ff8:	4652      	mov	r2, sl
 8003ffa:	4631      	mov	r1, r6
 8003ffc:	4628      	mov	r0, r5
 8003ffe:	47b8      	blx	r7
 8004000:	3001      	adds	r0, #1
 8004002:	f43f aeac 	beq.w	8003d5e <_printf_float+0xb6>
 8004006:	f108 0801 	add.w	r8, r8, #1
 800400a:	e7ec      	b.n	8003fe6 <_printf_float+0x33e>
 800400c:	4613      	mov	r3, r2
 800400e:	4631      	mov	r1, r6
 8004010:	4642      	mov	r2, r8
 8004012:	4628      	mov	r0, r5
 8004014:	47b8      	blx	r7
 8004016:	3001      	adds	r0, #1
 8004018:	d1c0      	bne.n	8003f9c <_printf_float+0x2f4>
 800401a:	e6a0      	b.n	8003d5e <_printf_float+0xb6>
 800401c:	2301      	movs	r3, #1
 800401e:	4631      	mov	r1, r6
 8004020:	4628      	mov	r0, r5
 8004022:	920b      	str	r2, [sp, #44]	; 0x2c
 8004024:	47b8      	blx	r7
 8004026:	3001      	adds	r0, #1
 8004028:	f43f ae99 	beq.w	8003d5e <_printf_float+0xb6>
 800402c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800402e:	f10b 0b01 	add.w	fp, fp, #1
 8004032:	e7b9      	b.n	8003fa8 <_printf_float+0x300>
 8004034:	4631      	mov	r1, r6
 8004036:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800403a:	4628      	mov	r0, r5
 800403c:	47b8      	blx	r7
 800403e:	3001      	adds	r0, #1
 8004040:	d1bf      	bne.n	8003fc2 <_printf_float+0x31a>
 8004042:	e68c      	b.n	8003d5e <_printf_float+0xb6>
 8004044:	464b      	mov	r3, r9
 8004046:	4631      	mov	r1, r6
 8004048:	4628      	mov	r0, r5
 800404a:	eb08 020a 	add.w	r2, r8, sl
 800404e:	47b8      	blx	r7
 8004050:	3001      	adds	r0, #1
 8004052:	d1c2      	bne.n	8003fda <_printf_float+0x332>
 8004054:	e683      	b.n	8003d5e <_printf_float+0xb6>
 8004056:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8004058:	2a01      	cmp	r2, #1
 800405a:	dc01      	bgt.n	8004060 <_printf_float+0x3b8>
 800405c:	07db      	lsls	r3, r3, #31
 800405e:	d537      	bpl.n	80040d0 <_printf_float+0x428>
 8004060:	2301      	movs	r3, #1
 8004062:	4642      	mov	r2, r8
 8004064:	4631      	mov	r1, r6
 8004066:	4628      	mov	r0, r5
 8004068:	47b8      	blx	r7
 800406a:	3001      	adds	r0, #1
 800406c:	f43f ae77 	beq.w	8003d5e <_printf_float+0xb6>
 8004070:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004074:	4631      	mov	r1, r6
 8004076:	4628      	mov	r0, r5
 8004078:	47b8      	blx	r7
 800407a:	3001      	adds	r0, #1
 800407c:	f43f ae6f 	beq.w	8003d5e <_printf_float+0xb6>
 8004080:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8004084:	2200      	movs	r2, #0
 8004086:	2300      	movs	r3, #0
 8004088:	f7fc fc8e 	bl	80009a8 <__aeabi_dcmpeq>
 800408c:	b9d8      	cbnz	r0, 80040c6 <_printf_float+0x41e>
 800408e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8004090:	f108 0201 	add.w	r2, r8, #1
 8004094:	3b01      	subs	r3, #1
 8004096:	4631      	mov	r1, r6
 8004098:	4628      	mov	r0, r5
 800409a:	47b8      	blx	r7
 800409c:	3001      	adds	r0, #1
 800409e:	d10e      	bne.n	80040be <_printf_float+0x416>
 80040a0:	e65d      	b.n	8003d5e <_printf_float+0xb6>
 80040a2:	2301      	movs	r3, #1
 80040a4:	464a      	mov	r2, r9
 80040a6:	4631      	mov	r1, r6
 80040a8:	4628      	mov	r0, r5
 80040aa:	47b8      	blx	r7
 80040ac:	3001      	adds	r0, #1
 80040ae:	f43f ae56 	beq.w	8003d5e <_printf_float+0xb6>
 80040b2:	f108 0801 	add.w	r8, r8, #1
 80040b6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80040b8:	3b01      	subs	r3, #1
 80040ba:	4543      	cmp	r3, r8
 80040bc:	dcf1      	bgt.n	80040a2 <_printf_float+0x3fa>
 80040be:	4653      	mov	r3, sl
 80040c0:	f104 0250 	add.w	r2, r4, #80	; 0x50
 80040c4:	e6e0      	b.n	8003e88 <_printf_float+0x1e0>
 80040c6:	f04f 0800 	mov.w	r8, #0
 80040ca:	f104 091a 	add.w	r9, r4, #26
 80040ce:	e7f2      	b.n	80040b6 <_printf_float+0x40e>
 80040d0:	2301      	movs	r3, #1
 80040d2:	4642      	mov	r2, r8
 80040d4:	e7df      	b.n	8004096 <_printf_float+0x3ee>
 80040d6:	2301      	movs	r3, #1
 80040d8:	464a      	mov	r2, r9
 80040da:	4631      	mov	r1, r6
 80040dc:	4628      	mov	r0, r5
 80040de:	47b8      	blx	r7
 80040e0:	3001      	adds	r0, #1
 80040e2:	f43f ae3c 	beq.w	8003d5e <_printf_float+0xb6>
 80040e6:	f108 0801 	add.w	r8, r8, #1
 80040ea:	68e3      	ldr	r3, [r4, #12]
 80040ec:	990f      	ldr	r1, [sp, #60]	; 0x3c
 80040ee:	1a5b      	subs	r3, r3, r1
 80040f0:	4543      	cmp	r3, r8
 80040f2:	dcf0      	bgt.n	80040d6 <_printf_float+0x42e>
 80040f4:	e6fd      	b.n	8003ef2 <_printf_float+0x24a>
 80040f6:	f04f 0800 	mov.w	r8, #0
 80040fa:	f104 0919 	add.w	r9, r4, #25
 80040fe:	e7f4      	b.n	80040ea <_printf_float+0x442>

08004100 <_printf_common>:
 8004100:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004104:	4616      	mov	r6, r2
 8004106:	4699      	mov	r9, r3
 8004108:	688a      	ldr	r2, [r1, #8]
 800410a:	690b      	ldr	r3, [r1, #16]
 800410c:	4607      	mov	r7, r0
 800410e:	4293      	cmp	r3, r2
 8004110:	bfb8      	it	lt
 8004112:	4613      	movlt	r3, r2
 8004114:	6033      	str	r3, [r6, #0]
 8004116:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800411a:	460c      	mov	r4, r1
 800411c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8004120:	b10a      	cbz	r2, 8004126 <_printf_common+0x26>
 8004122:	3301      	adds	r3, #1
 8004124:	6033      	str	r3, [r6, #0]
 8004126:	6823      	ldr	r3, [r4, #0]
 8004128:	0699      	lsls	r1, r3, #26
 800412a:	bf42      	ittt	mi
 800412c:	6833      	ldrmi	r3, [r6, #0]
 800412e:	3302      	addmi	r3, #2
 8004130:	6033      	strmi	r3, [r6, #0]
 8004132:	6825      	ldr	r5, [r4, #0]
 8004134:	f015 0506 	ands.w	r5, r5, #6
 8004138:	d106      	bne.n	8004148 <_printf_common+0x48>
 800413a:	f104 0a19 	add.w	sl, r4, #25
 800413e:	68e3      	ldr	r3, [r4, #12]
 8004140:	6832      	ldr	r2, [r6, #0]
 8004142:	1a9b      	subs	r3, r3, r2
 8004144:	42ab      	cmp	r3, r5
 8004146:	dc28      	bgt.n	800419a <_printf_common+0x9a>
 8004148:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800414c:	1e13      	subs	r3, r2, #0
 800414e:	6822      	ldr	r2, [r4, #0]
 8004150:	bf18      	it	ne
 8004152:	2301      	movne	r3, #1
 8004154:	0692      	lsls	r2, r2, #26
 8004156:	d42d      	bmi.n	80041b4 <_printf_common+0xb4>
 8004158:	4649      	mov	r1, r9
 800415a:	4638      	mov	r0, r7
 800415c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8004160:	47c0      	blx	r8
 8004162:	3001      	adds	r0, #1
 8004164:	d020      	beq.n	80041a8 <_printf_common+0xa8>
 8004166:	6823      	ldr	r3, [r4, #0]
 8004168:	68e5      	ldr	r5, [r4, #12]
 800416a:	f003 0306 	and.w	r3, r3, #6
 800416e:	2b04      	cmp	r3, #4
 8004170:	bf18      	it	ne
 8004172:	2500      	movne	r5, #0
 8004174:	6832      	ldr	r2, [r6, #0]
 8004176:	f04f 0600 	mov.w	r6, #0
 800417a:	68a3      	ldr	r3, [r4, #8]
 800417c:	bf08      	it	eq
 800417e:	1aad      	subeq	r5, r5, r2
 8004180:	6922      	ldr	r2, [r4, #16]
 8004182:	bf08      	it	eq
 8004184:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004188:	4293      	cmp	r3, r2
 800418a:	bfc4      	itt	gt
 800418c:	1a9b      	subgt	r3, r3, r2
 800418e:	18ed      	addgt	r5, r5, r3
 8004190:	341a      	adds	r4, #26
 8004192:	42b5      	cmp	r5, r6
 8004194:	d11a      	bne.n	80041cc <_printf_common+0xcc>
 8004196:	2000      	movs	r0, #0
 8004198:	e008      	b.n	80041ac <_printf_common+0xac>
 800419a:	2301      	movs	r3, #1
 800419c:	4652      	mov	r2, sl
 800419e:	4649      	mov	r1, r9
 80041a0:	4638      	mov	r0, r7
 80041a2:	47c0      	blx	r8
 80041a4:	3001      	adds	r0, #1
 80041a6:	d103      	bne.n	80041b0 <_printf_common+0xb0>
 80041a8:	f04f 30ff 	mov.w	r0, #4294967295
 80041ac:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80041b0:	3501      	adds	r5, #1
 80041b2:	e7c4      	b.n	800413e <_printf_common+0x3e>
 80041b4:	2030      	movs	r0, #48	; 0x30
 80041b6:	18e1      	adds	r1, r4, r3
 80041b8:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80041bc:	1c5a      	adds	r2, r3, #1
 80041be:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80041c2:	4422      	add	r2, r4
 80041c4:	3302      	adds	r3, #2
 80041c6:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80041ca:	e7c5      	b.n	8004158 <_printf_common+0x58>
 80041cc:	2301      	movs	r3, #1
 80041ce:	4622      	mov	r2, r4
 80041d0:	4649      	mov	r1, r9
 80041d2:	4638      	mov	r0, r7
 80041d4:	47c0      	blx	r8
 80041d6:	3001      	adds	r0, #1
 80041d8:	d0e6      	beq.n	80041a8 <_printf_common+0xa8>
 80041da:	3601      	adds	r6, #1
 80041dc:	e7d9      	b.n	8004192 <_printf_common+0x92>
	...

080041e0 <_printf_i>:
 80041e0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80041e4:	7e0f      	ldrb	r7, [r1, #24]
 80041e6:	4691      	mov	r9, r2
 80041e8:	2f78      	cmp	r7, #120	; 0x78
 80041ea:	4680      	mov	r8, r0
 80041ec:	460c      	mov	r4, r1
 80041ee:	469a      	mov	sl, r3
 80041f0:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80041f2:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80041f6:	d807      	bhi.n	8004208 <_printf_i+0x28>
 80041f8:	2f62      	cmp	r7, #98	; 0x62
 80041fa:	d80a      	bhi.n	8004212 <_printf_i+0x32>
 80041fc:	2f00      	cmp	r7, #0
 80041fe:	f000 80d9 	beq.w	80043b4 <_printf_i+0x1d4>
 8004202:	2f58      	cmp	r7, #88	; 0x58
 8004204:	f000 80a4 	beq.w	8004350 <_printf_i+0x170>
 8004208:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800420c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8004210:	e03a      	b.n	8004288 <_printf_i+0xa8>
 8004212:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8004216:	2b15      	cmp	r3, #21
 8004218:	d8f6      	bhi.n	8004208 <_printf_i+0x28>
 800421a:	a101      	add	r1, pc, #4	; (adr r1, 8004220 <_printf_i+0x40>)
 800421c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8004220:	08004279 	.word	0x08004279
 8004224:	0800428d 	.word	0x0800428d
 8004228:	08004209 	.word	0x08004209
 800422c:	08004209 	.word	0x08004209
 8004230:	08004209 	.word	0x08004209
 8004234:	08004209 	.word	0x08004209
 8004238:	0800428d 	.word	0x0800428d
 800423c:	08004209 	.word	0x08004209
 8004240:	08004209 	.word	0x08004209
 8004244:	08004209 	.word	0x08004209
 8004248:	08004209 	.word	0x08004209
 800424c:	0800439b 	.word	0x0800439b
 8004250:	080042bd 	.word	0x080042bd
 8004254:	0800437d 	.word	0x0800437d
 8004258:	08004209 	.word	0x08004209
 800425c:	08004209 	.word	0x08004209
 8004260:	080043bd 	.word	0x080043bd
 8004264:	08004209 	.word	0x08004209
 8004268:	080042bd 	.word	0x080042bd
 800426c:	08004209 	.word	0x08004209
 8004270:	08004209 	.word	0x08004209
 8004274:	08004385 	.word	0x08004385
 8004278:	682b      	ldr	r3, [r5, #0]
 800427a:	1d1a      	adds	r2, r3, #4
 800427c:	681b      	ldr	r3, [r3, #0]
 800427e:	602a      	str	r2, [r5, #0]
 8004280:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004284:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004288:	2301      	movs	r3, #1
 800428a:	e0a4      	b.n	80043d6 <_printf_i+0x1f6>
 800428c:	6820      	ldr	r0, [r4, #0]
 800428e:	6829      	ldr	r1, [r5, #0]
 8004290:	0606      	lsls	r6, r0, #24
 8004292:	f101 0304 	add.w	r3, r1, #4
 8004296:	d50a      	bpl.n	80042ae <_printf_i+0xce>
 8004298:	680e      	ldr	r6, [r1, #0]
 800429a:	602b      	str	r3, [r5, #0]
 800429c:	2e00      	cmp	r6, #0
 800429e:	da03      	bge.n	80042a8 <_printf_i+0xc8>
 80042a0:	232d      	movs	r3, #45	; 0x2d
 80042a2:	4276      	negs	r6, r6
 80042a4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80042a8:	230a      	movs	r3, #10
 80042aa:	485e      	ldr	r0, [pc, #376]	; (8004424 <_printf_i+0x244>)
 80042ac:	e019      	b.n	80042e2 <_printf_i+0x102>
 80042ae:	680e      	ldr	r6, [r1, #0]
 80042b0:	f010 0f40 	tst.w	r0, #64	; 0x40
 80042b4:	602b      	str	r3, [r5, #0]
 80042b6:	bf18      	it	ne
 80042b8:	b236      	sxthne	r6, r6
 80042ba:	e7ef      	b.n	800429c <_printf_i+0xbc>
 80042bc:	682b      	ldr	r3, [r5, #0]
 80042be:	6820      	ldr	r0, [r4, #0]
 80042c0:	1d19      	adds	r1, r3, #4
 80042c2:	6029      	str	r1, [r5, #0]
 80042c4:	0601      	lsls	r1, r0, #24
 80042c6:	d501      	bpl.n	80042cc <_printf_i+0xec>
 80042c8:	681e      	ldr	r6, [r3, #0]
 80042ca:	e002      	b.n	80042d2 <_printf_i+0xf2>
 80042cc:	0646      	lsls	r6, r0, #25
 80042ce:	d5fb      	bpl.n	80042c8 <_printf_i+0xe8>
 80042d0:	881e      	ldrh	r6, [r3, #0]
 80042d2:	2f6f      	cmp	r7, #111	; 0x6f
 80042d4:	bf0c      	ite	eq
 80042d6:	2308      	moveq	r3, #8
 80042d8:	230a      	movne	r3, #10
 80042da:	4852      	ldr	r0, [pc, #328]	; (8004424 <_printf_i+0x244>)
 80042dc:	2100      	movs	r1, #0
 80042de:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80042e2:	6865      	ldr	r5, [r4, #4]
 80042e4:	2d00      	cmp	r5, #0
 80042e6:	bfa8      	it	ge
 80042e8:	6821      	ldrge	r1, [r4, #0]
 80042ea:	60a5      	str	r5, [r4, #8]
 80042ec:	bfa4      	itt	ge
 80042ee:	f021 0104 	bicge.w	r1, r1, #4
 80042f2:	6021      	strge	r1, [r4, #0]
 80042f4:	b90e      	cbnz	r6, 80042fa <_printf_i+0x11a>
 80042f6:	2d00      	cmp	r5, #0
 80042f8:	d04d      	beq.n	8004396 <_printf_i+0x1b6>
 80042fa:	4615      	mov	r5, r2
 80042fc:	fbb6 f1f3 	udiv	r1, r6, r3
 8004300:	fb03 6711 	mls	r7, r3, r1, r6
 8004304:	5dc7      	ldrb	r7, [r0, r7]
 8004306:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800430a:	4637      	mov	r7, r6
 800430c:	42bb      	cmp	r3, r7
 800430e:	460e      	mov	r6, r1
 8004310:	d9f4      	bls.n	80042fc <_printf_i+0x11c>
 8004312:	2b08      	cmp	r3, #8
 8004314:	d10b      	bne.n	800432e <_printf_i+0x14e>
 8004316:	6823      	ldr	r3, [r4, #0]
 8004318:	07de      	lsls	r6, r3, #31
 800431a:	d508      	bpl.n	800432e <_printf_i+0x14e>
 800431c:	6923      	ldr	r3, [r4, #16]
 800431e:	6861      	ldr	r1, [r4, #4]
 8004320:	4299      	cmp	r1, r3
 8004322:	bfde      	ittt	le
 8004324:	2330      	movle	r3, #48	; 0x30
 8004326:	f805 3c01 	strble.w	r3, [r5, #-1]
 800432a:	f105 35ff 	addle.w	r5, r5, #4294967295
 800432e:	1b52      	subs	r2, r2, r5
 8004330:	6122      	str	r2, [r4, #16]
 8004332:	464b      	mov	r3, r9
 8004334:	4621      	mov	r1, r4
 8004336:	4640      	mov	r0, r8
 8004338:	f8cd a000 	str.w	sl, [sp]
 800433c:	aa03      	add	r2, sp, #12
 800433e:	f7ff fedf 	bl	8004100 <_printf_common>
 8004342:	3001      	adds	r0, #1
 8004344:	d14c      	bne.n	80043e0 <_printf_i+0x200>
 8004346:	f04f 30ff 	mov.w	r0, #4294967295
 800434a:	b004      	add	sp, #16
 800434c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004350:	4834      	ldr	r0, [pc, #208]	; (8004424 <_printf_i+0x244>)
 8004352:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8004356:	6829      	ldr	r1, [r5, #0]
 8004358:	6823      	ldr	r3, [r4, #0]
 800435a:	f851 6b04 	ldr.w	r6, [r1], #4
 800435e:	6029      	str	r1, [r5, #0]
 8004360:	061d      	lsls	r5, r3, #24
 8004362:	d514      	bpl.n	800438e <_printf_i+0x1ae>
 8004364:	07df      	lsls	r7, r3, #31
 8004366:	bf44      	itt	mi
 8004368:	f043 0320 	orrmi.w	r3, r3, #32
 800436c:	6023      	strmi	r3, [r4, #0]
 800436e:	b91e      	cbnz	r6, 8004378 <_printf_i+0x198>
 8004370:	6823      	ldr	r3, [r4, #0]
 8004372:	f023 0320 	bic.w	r3, r3, #32
 8004376:	6023      	str	r3, [r4, #0]
 8004378:	2310      	movs	r3, #16
 800437a:	e7af      	b.n	80042dc <_printf_i+0xfc>
 800437c:	6823      	ldr	r3, [r4, #0]
 800437e:	f043 0320 	orr.w	r3, r3, #32
 8004382:	6023      	str	r3, [r4, #0]
 8004384:	2378      	movs	r3, #120	; 0x78
 8004386:	4828      	ldr	r0, [pc, #160]	; (8004428 <_printf_i+0x248>)
 8004388:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800438c:	e7e3      	b.n	8004356 <_printf_i+0x176>
 800438e:	0659      	lsls	r1, r3, #25
 8004390:	bf48      	it	mi
 8004392:	b2b6      	uxthmi	r6, r6
 8004394:	e7e6      	b.n	8004364 <_printf_i+0x184>
 8004396:	4615      	mov	r5, r2
 8004398:	e7bb      	b.n	8004312 <_printf_i+0x132>
 800439a:	682b      	ldr	r3, [r5, #0]
 800439c:	6826      	ldr	r6, [r4, #0]
 800439e:	1d18      	adds	r0, r3, #4
 80043a0:	6961      	ldr	r1, [r4, #20]
 80043a2:	6028      	str	r0, [r5, #0]
 80043a4:	0635      	lsls	r5, r6, #24
 80043a6:	681b      	ldr	r3, [r3, #0]
 80043a8:	d501      	bpl.n	80043ae <_printf_i+0x1ce>
 80043aa:	6019      	str	r1, [r3, #0]
 80043ac:	e002      	b.n	80043b4 <_printf_i+0x1d4>
 80043ae:	0670      	lsls	r0, r6, #25
 80043b0:	d5fb      	bpl.n	80043aa <_printf_i+0x1ca>
 80043b2:	8019      	strh	r1, [r3, #0]
 80043b4:	2300      	movs	r3, #0
 80043b6:	4615      	mov	r5, r2
 80043b8:	6123      	str	r3, [r4, #16]
 80043ba:	e7ba      	b.n	8004332 <_printf_i+0x152>
 80043bc:	682b      	ldr	r3, [r5, #0]
 80043be:	2100      	movs	r1, #0
 80043c0:	1d1a      	adds	r2, r3, #4
 80043c2:	602a      	str	r2, [r5, #0]
 80043c4:	681d      	ldr	r5, [r3, #0]
 80043c6:	6862      	ldr	r2, [r4, #4]
 80043c8:	4628      	mov	r0, r5
 80043ca:	f000 ffc9 	bl	8005360 <memchr>
 80043ce:	b108      	cbz	r0, 80043d4 <_printf_i+0x1f4>
 80043d0:	1b40      	subs	r0, r0, r5
 80043d2:	6060      	str	r0, [r4, #4]
 80043d4:	6863      	ldr	r3, [r4, #4]
 80043d6:	6123      	str	r3, [r4, #16]
 80043d8:	2300      	movs	r3, #0
 80043da:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80043de:	e7a8      	b.n	8004332 <_printf_i+0x152>
 80043e0:	462a      	mov	r2, r5
 80043e2:	4649      	mov	r1, r9
 80043e4:	4640      	mov	r0, r8
 80043e6:	6923      	ldr	r3, [r4, #16]
 80043e8:	47d0      	blx	sl
 80043ea:	3001      	adds	r0, #1
 80043ec:	d0ab      	beq.n	8004346 <_printf_i+0x166>
 80043ee:	6823      	ldr	r3, [r4, #0]
 80043f0:	079b      	lsls	r3, r3, #30
 80043f2:	d413      	bmi.n	800441c <_printf_i+0x23c>
 80043f4:	68e0      	ldr	r0, [r4, #12]
 80043f6:	9b03      	ldr	r3, [sp, #12]
 80043f8:	4298      	cmp	r0, r3
 80043fa:	bfb8      	it	lt
 80043fc:	4618      	movlt	r0, r3
 80043fe:	e7a4      	b.n	800434a <_printf_i+0x16a>
 8004400:	2301      	movs	r3, #1
 8004402:	4632      	mov	r2, r6
 8004404:	4649      	mov	r1, r9
 8004406:	4640      	mov	r0, r8
 8004408:	47d0      	blx	sl
 800440a:	3001      	adds	r0, #1
 800440c:	d09b      	beq.n	8004346 <_printf_i+0x166>
 800440e:	3501      	adds	r5, #1
 8004410:	68e3      	ldr	r3, [r4, #12]
 8004412:	9903      	ldr	r1, [sp, #12]
 8004414:	1a5b      	subs	r3, r3, r1
 8004416:	42ab      	cmp	r3, r5
 8004418:	dcf2      	bgt.n	8004400 <_printf_i+0x220>
 800441a:	e7eb      	b.n	80043f4 <_printf_i+0x214>
 800441c:	2500      	movs	r5, #0
 800441e:	f104 0619 	add.w	r6, r4, #25
 8004422:	e7f5      	b.n	8004410 <_printf_i+0x230>
 8004424:	08006626 	.word	0x08006626
 8004428:	08006637 	.word	0x08006637

0800442c <iprintf>:
 800442c:	b40f      	push	{r0, r1, r2, r3}
 800442e:	4b0a      	ldr	r3, [pc, #40]	; (8004458 <iprintf+0x2c>)
 8004430:	b513      	push	{r0, r1, r4, lr}
 8004432:	681c      	ldr	r4, [r3, #0]
 8004434:	b124      	cbz	r4, 8004440 <iprintf+0x14>
 8004436:	69a3      	ldr	r3, [r4, #24]
 8004438:	b913      	cbnz	r3, 8004440 <iprintf+0x14>
 800443a:	4620      	mov	r0, r4
 800443c:	f000 fee2 	bl	8005204 <__sinit>
 8004440:	ab05      	add	r3, sp, #20
 8004442:	4620      	mov	r0, r4
 8004444:	9a04      	ldr	r2, [sp, #16]
 8004446:	68a1      	ldr	r1, [r4, #8]
 8004448:	9301      	str	r3, [sp, #4]
 800444a:	f001 fc3f 	bl	8005ccc <_vfiprintf_r>
 800444e:	b002      	add	sp, #8
 8004450:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004454:	b004      	add	sp, #16
 8004456:	4770      	bx	lr
 8004458:	20000018 	.word	0x20000018

0800445c <quorem>:
 800445c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004460:	6903      	ldr	r3, [r0, #16]
 8004462:	690c      	ldr	r4, [r1, #16]
 8004464:	4607      	mov	r7, r0
 8004466:	42a3      	cmp	r3, r4
 8004468:	f2c0 8082 	blt.w	8004570 <quorem+0x114>
 800446c:	3c01      	subs	r4, #1
 800446e:	f100 0514 	add.w	r5, r0, #20
 8004472:	f101 0814 	add.w	r8, r1, #20
 8004476:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800447a:	9301      	str	r3, [sp, #4]
 800447c:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8004480:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8004484:	3301      	adds	r3, #1
 8004486:	429a      	cmp	r2, r3
 8004488:	fbb2 f6f3 	udiv	r6, r2, r3
 800448c:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8004490:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8004494:	d331      	bcc.n	80044fa <quorem+0x9e>
 8004496:	f04f 0e00 	mov.w	lr, #0
 800449a:	4640      	mov	r0, r8
 800449c:	46ac      	mov	ip, r5
 800449e:	46f2      	mov	sl, lr
 80044a0:	f850 2b04 	ldr.w	r2, [r0], #4
 80044a4:	b293      	uxth	r3, r2
 80044a6:	fb06 e303 	mla	r3, r6, r3, lr
 80044aa:	0c12      	lsrs	r2, r2, #16
 80044ac:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 80044b0:	b29b      	uxth	r3, r3
 80044b2:	fb06 e202 	mla	r2, r6, r2, lr
 80044b6:	ebaa 0303 	sub.w	r3, sl, r3
 80044ba:	f8dc a000 	ldr.w	sl, [ip]
 80044be:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80044c2:	fa1f fa8a 	uxth.w	sl, sl
 80044c6:	4453      	add	r3, sl
 80044c8:	f8dc a000 	ldr.w	sl, [ip]
 80044cc:	b292      	uxth	r2, r2
 80044ce:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 80044d2:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80044d6:	b29b      	uxth	r3, r3
 80044d8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80044dc:	4581      	cmp	r9, r0
 80044de:	ea4f 4a22 	mov.w	sl, r2, asr #16
 80044e2:	f84c 3b04 	str.w	r3, [ip], #4
 80044e6:	d2db      	bcs.n	80044a0 <quorem+0x44>
 80044e8:	f855 300b 	ldr.w	r3, [r5, fp]
 80044ec:	b92b      	cbnz	r3, 80044fa <quorem+0x9e>
 80044ee:	9b01      	ldr	r3, [sp, #4]
 80044f0:	3b04      	subs	r3, #4
 80044f2:	429d      	cmp	r5, r3
 80044f4:	461a      	mov	r2, r3
 80044f6:	d32f      	bcc.n	8004558 <quorem+0xfc>
 80044f8:	613c      	str	r4, [r7, #16]
 80044fa:	4638      	mov	r0, r7
 80044fc:	f001 f9ca 	bl	8005894 <__mcmp>
 8004500:	2800      	cmp	r0, #0
 8004502:	db25      	blt.n	8004550 <quorem+0xf4>
 8004504:	4628      	mov	r0, r5
 8004506:	f04f 0c00 	mov.w	ip, #0
 800450a:	3601      	adds	r6, #1
 800450c:	f858 1b04 	ldr.w	r1, [r8], #4
 8004510:	f8d0 e000 	ldr.w	lr, [r0]
 8004514:	b28b      	uxth	r3, r1
 8004516:	ebac 0303 	sub.w	r3, ip, r3
 800451a:	fa1f f28e 	uxth.w	r2, lr
 800451e:	4413      	add	r3, r2
 8004520:	0c0a      	lsrs	r2, r1, #16
 8004522:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8004526:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800452a:	b29b      	uxth	r3, r3
 800452c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8004530:	45c1      	cmp	r9, r8
 8004532:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8004536:	f840 3b04 	str.w	r3, [r0], #4
 800453a:	d2e7      	bcs.n	800450c <quorem+0xb0>
 800453c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8004540:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8004544:	b922      	cbnz	r2, 8004550 <quorem+0xf4>
 8004546:	3b04      	subs	r3, #4
 8004548:	429d      	cmp	r5, r3
 800454a:	461a      	mov	r2, r3
 800454c:	d30a      	bcc.n	8004564 <quorem+0x108>
 800454e:	613c      	str	r4, [r7, #16]
 8004550:	4630      	mov	r0, r6
 8004552:	b003      	add	sp, #12
 8004554:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004558:	6812      	ldr	r2, [r2, #0]
 800455a:	3b04      	subs	r3, #4
 800455c:	2a00      	cmp	r2, #0
 800455e:	d1cb      	bne.n	80044f8 <quorem+0x9c>
 8004560:	3c01      	subs	r4, #1
 8004562:	e7c6      	b.n	80044f2 <quorem+0x96>
 8004564:	6812      	ldr	r2, [r2, #0]
 8004566:	3b04      	subs	r3, #4
 8004568:	2a00      	cmp	r2, #0
 800456a:	d1f0      	bne.n	800454e <quorem+0xf2>
 800456c:	3c01      	subs	r4, #1
 800456e:	e7eb      	b.n	8004548 <quorem+0xec>
 8004570:	2000      	movs	r0, #0
 8004572:	e7ee      	b.n	8004552 <quorem+0xf6>
 8004574:	0000      	movs	r0, r0
	...

08004578 <_dtoa_r>:
 8004578:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800457c:	4616      	mov	r6, r2
 800457e:	461f      	mov	r7, r3
 8004580:	6a44      	ldr	r4, [r0, #36]	; 0x24
 8004582:	b099      	sub	sp, #100	; 0x64
 8004584:	4605      	mov	r5, r0
 8004586:	e9cd 6704 	strd	r6, r7, [sp, #16]
 800458a:	f8dd 8094 	ldr.w	r8, [sp, #148]	; 0x94
 800458e:	b974      	cbnz	r4, 80045ae <_dtoa_r+0x36>
 8004590:	2010      	movs	r0, #16
 8004592:	f000 fedd 	bl	8005350 <malloc>
 8004596:	4602      	mov	r2, r0
 8004598:	6268      	str	r0, [r5, #36]	; 0x24
 800459a:	b920      	cbnz	r0, 80045a6 <_dtoa_r+0x2e>
 800459c:	21ea      	movs	r1, #234	; 0xea
 800459e:	4ba8      	ldr	r3, [pc, #672]	; (8004840 <_dtoa_r+0x2c8>)
 80045a0:	48a8      	ldr	r0, [pc, #672]	; (8004844 <_dtoa_r+0x2cc>)
 80045a2:	f001 fde9 	bl	8006178 <__assert_func>
 80045a6:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80045aa:	6004      	str	r4, [r0, #0]
 80045ac:	60c4      	str	r4, [r0, #12]
 80045ae:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 80045b0:	6819      	ldr	r1, [r3, #0]
 80045b2:	b151      	cbz	r1, 80045ca <_dtoa_r+0x52>
 80045b4:	685a      	ldr	r2, [r3, #4]
 80045b6:	2301      	movs	r3, #1
 80045b8:	4093      	lsls	r3, r2
 80045ba:	604a      	str	r2, [r1, #4]
 80045bc:	608b      	str	r3, [r1, #8]
 80045be:	4628      	mov	r0, r5
 80045c0:	f000 ff2a 	bl	8005418 <_Bfree>
 80045c4:	2200      	movs	r2, #0
 80045c6:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 80045c8:	601a      	str	r2, [r3, #0]
 80045ca:	1e3b      	subs	r3, r7, #0
 80045cc:	bfaf      	iteee	ge
 80045ce:	2300      	movge	r3, #0
 80045d0:	2201      	movlt	r2, #1
 80045d2:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 80045d6:	9305      	strlt	r3, [sp, #20]
 80045d8:	bfa8      	it	ge
 80045da:	f8c8 3000 	strge.w	r3, [r8]
 80045de:	f8dd 9014 	ldr.w	r9, [sp, #20]
 80045e2:	4b99      	ldr	r3, [pc, #612]	; (8004848 <_dtoa_r+0x2d0>)
 80045e4:	bfb8      	it	lt
 80045e6:	f8c8 2000 	strlt.w	r2, [r8]
 80045ea:	ea33 0309 	bics.w	r3, r3, r9
 80045ee:	d119      	bne.n	8004624 <_dtoa_r+0xac>
 80045f0:	f242 730f 	movw	r3, #9999	; 0x270f
 80045f4:	9a24      	ldr	r2, [sp, #144]	; 0x90
 80045f6:	6013      	str	r3, [r2, #0]
 80045f8:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80045fc:	4333      	orrs	r3, r6
 80045fe:	f000 857f 	beq.w	8005100 <_dtoa_r+0xb88>
 8004602:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8004604:	b953      	cbnz	r3, 800461c <_dtoa_r+0xa4>
 8004606:	4b91      	ldr	r3, [pc, #580]	; (800484c <_dtoa_r+0x2d4>)
 8004608:	e022      	b.n	8004650 <_dtoa_r+0xd8>
 800460a:	4b91      	ldr	r3, [pc, #580]	; (8004850 <_dtoa_r+0x2d8>)
 800460c:	9303      	str	r3, [sp, #12]
 800460e:	3308      	adds	r3, #8
 8004610:	9a26      	ldr	r2, [sp, #152]	; 0x98
 8004612:	6013      	str	r3, [r2, #0]
 8004614:	9803      	ldr	r0, [sp, #12]
 8004616:	b019      	add	sp, #100	; 0x64
 8004618:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800461c:	4b8b      	ldr	r3, [pc, #556]	; (800484c <_dtoa_r+0x2d4>)
 800461e:	9303      	str	r3, [sp, #12]
 8004620:	3303      	adds	r3, #3
 8004622:	e7f5      	b.n	8004610 <_dtoa_r+0x98>
 8004624:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 8004628:	e9cd 340c 	strd	r3, r4, [sp, #48]	; 0x30
 800462c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8004630:	2200      	movs	r2, #0
 8004632:	2300      	movs	r3, #0
 8004634:	f7fc f9b8 	bl	80009a8 <__aeabi_dcmpeq>
 8004638:	4680      	mov	r8, r0
 800463a:	b158      	cbz	r0, 8004654 <_dtoa_r+0xdc>
 800463c:	2301      	movs	r3, #1
 800463e:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8004640:	6013      	str	r3, [r2, #0]
 8004642:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8004644:	2b00      	cmp	r3, #0
 8004646:	f000 8558 	beq.w	80050fa <_dtoa_r+0xb82>
 800464a:	4882      	ldr	r0, [pc, #520]	; (8004854 <_dtoa_r+0x2dc>)
 800464c:	6018      	str	r0, [r3, #0]
 800464e:	1e43      	subs	r3, r0, #1
 8004650:	9303      	str	r3, [sp, #12]
 8004652:	e7df      	b.n	8004614 <_dtoa_r+0x9c>
 8004654:	ab16      	add	r3, sp, #88	; 0x58
 8004656:	9301      	str	r3, [sp, #4]
 8004658:	ab17      	add	r3, sp, #92	; 0x5c
 800465a:	9300      	str	r3, [sp, #0]
 800465c:	4628      	mov	r0, r5
 800465e:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8004662:	f001 f9bf 	bl	80059e4 <__d2b>
 8004666:	f3c9 540a 	ubfx	r4, r9, #20, #11
 800466a:	4683      	mov	fp, r0
 800466c:	2c00      	cmp	r4, #0
 800466e:	d07f      	beq.n	8004770 <_dtoa_r+0x1f8>
 8004670:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8004674:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8004676:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 800467a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800467e:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 8004682:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 8004686:	f8cd 804c 	str.w	r8, [sp, #76]	; 0x4c
 800468a:	2200      	movs	r2, #0
 800468c:	4b72      	ldr	r3, [pc, #456]	; (8004858 <_dtoa_r+0x2e0>)
 800468e:	f7fb fd6b 	bl	8000168 <__aeabi_dsub>
 8004692:	a365      	add	r3, pc, #404	; (adr r3, 8004828 <_dtoa_r+0x2b0>)
 8004694:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004698:	f7fb ff1e 	bl	80004d8 <__aeabi_dmul>
 800469c:	a364      	add	r3, pc, #400	; (adr r3, 8004830 <_dtoa_r+0x2b8>)
 800469e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80046a2:	f7fb fd63 	bl	800016c <__adddf3>
 80046a6:	4606      	mov	r6, r0
 80046a8:	4620      	mov	r0, r4
 80046aa:	460f      	mov	r7, r1
 80046ac:	f7fb feaa 	bl	8000404 <__aeabi_i2d>
 80046b0:	a361      	add	r3, pc, #388	; (adr r3, 8004838 <_dtoa_r+0x2c0>)
 80046b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80046b6:	f7fb ff0f 	bl	80004d8 <__aeabi_dmul>
 80046ba:	4602      	mov	r2, r0
 80046bc:	460b      	mov	r3, r1
 80046be:	4630      	mov	r0, r6
 80046c0:	4639      	mov	r1, r7
 80046c2:	f7fb fd53 	bl	800016c <__adddf3>
 80046c6:	4606      	mov	r6, r0
 80046c8:	460f      	mov	r7, r1
 80046ca:	f7fc f9b5 	bl	8000a38 <__aeabi_d2iz>
 80046ce:	2200      	movs	r2, #0
 80046d0:	4682      	mov	sl, r0
 80046d2:	2300      	movs	r3, #0
 80046d4:	4630      	mov	r0, r6
 80046d6:	4639      	mov	r1, r7
 80046d8:	f7fc f970 	bl	80009bc <__aeabi_dcmplt>
 80046dc:	b148      	cbz	r0, 80046f2 <_dtoa_r+0x17a>
 80046de:	4650      	mov	r0, sl
 80046e0:	f7fb fe90 	bl	8000404 <__aeabi_i2d>
 80046e4:	4632      	mov	r2, r6
 80046e6:	463b      	mov	r3, r7
 80046e8:	f7fc f95e 	bl	80009a8 <__aeabi_dcmpeq>
 80046ec:	b908      	cbnz	r0, 80046f2 <_dtoa_r+0x17a>
 80046ee:	f10a 3aff 	add.w	sl, sl, #4294967295
 80046f2:	f1ba 0f16 	cmp.w	sl, #22
 80046f6:	d858      	bhi.n	80047aa <_dtoa_r+0x232>
 80046f8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80046fc:	4b57      	ldr	r3, [pc, #348]	; (800485c <_dtoa_r+0x2e4>)
 80046fe:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8004702:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004706:	f7fc f959 	bl	80009bc <__aeabi_dcmplt>
 800470a:	2800      	cmp	r0, #0
 800470c:	d04f      	beq.n	80047ae <_dtoa_r+0x236>
 800470e:	2300      	movs	r3, #0
 8004710:	f10a 3aff 	add.w	sl, sl, #4294967295
 8004714:	930f      	str	r3, [sp, #60]	; 0x3c
 8004716:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8004718:	1b1c      	subs	r4, r3, r4
 800471a:	1e63      	subs	r3, r4, #1
 800471c:	9309      	str	r3, [sp, #36]	; 0x24
 800471e:	bf49      	itett	mi
 8004720:	f1c4 0301 	rsbmi	r3, r4, #1
 8004724:	2300      	movpl	r3, #0
 8004726:	9306      	strmi	r3, [sp, #24]
 8004728:	2300      	movmi	r3, #0
 800472a:	bf54      	ite	pl
 800472c:	9306      	strpl	r3, [sp, #24]
 800472e:	9309      	strmi	r3, [sp, #36]	; 0x24
 8004730:	f1ba 0f00 	cmp.w	sl, #0
 8004734:	db3d      	blt.n	80047b2 <_dtoa_r+0x23a>
 8004736:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004738:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 800473c:	4453      	add	r3, sl
 800473e:	9309      	str	r3, [sp, #36]	; 0x24
 8004740:	2300      	movs	r3, #0
 8004742:	930a      	str	r3, [sp, #40]	; 0x28
 8004744:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8004746:	2b09      	cmp	r3, #9
 8004748:	f200 808c 	bhi.w	8004864 <_dtoa_r+0x2ec>
 800474c:	2b05      	cmp	r3, #5
 800474e:	bfc4      	itt	gt
 8004750:	3b04      	subgt	r3, #4
 8004752:	9322      	strgt	r3, [sp, #136]	; 0x88
 8004754:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8004756:	bfc8      	it	gt
 8004758:	2400      	movgt	r4, #0
 800475a:	f1a3 0302 	sub.w	r3, r3, #2
 800475e:	bfd8      	it	le
 8004760:	2401      	movle	r4, #1
 8004762:	2b03      	cmp	r3, #3
 8004764:	f200 808a 	bhi.w	800487c <_dtoa_r+0x304>
 8004768:	e8df f003 	tbb	[pc, r3]
 800476c:	5b4d4f2d 	.word	0x5b4d4f2d
 8004770:	e9dd 4316 	ldrd	r4, r3, [sp, #88]	; 0x58
 8004774:	441c      	add	r4, r3
 8004776:	f204 4332 	addw	r3, r4, #1074	; 0x432
 800477a:	2b20      	cmp	r3, #32
 800477c:	bfc3      	ittte	gt
 800477e:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8004782:	f204 4012 	addwgt	r0, r4, #1042	; 0x412
 8004786:	fa09 f303 	lslgt.w	r3, r9, r3
 800478a:	f1c3 0320 	rsble	r3, r3, #32
 800478e:	bfc6      	itte	gt
 8004790:	fa26 f000 	lsrgt.w	r0, r6, r0
 8004794:	4318      	orrgt	r0, r3
 8004796:	fa06 f003 	lslle.w	r0, r6, r3
 800479a:	f7fb fe23 	bl	80003e4 <__aeabi_ui2d>
 800479e:	2301      	movs	r3, #1
 80047a0:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 80047a4:	3c01      	subs	r4, #1
 80047a6:	9313      	str	r3, [sp, #76]	; 0x4c
 80047a8:	e76f      	b.n	800468a <_dtoa_r+0x112>
 80047aa:	2301      	movs	r3, #1
 80047ac:	e7b2      	b.n	8004714 <_dtoa_r+0x19c>
 80047ae:	900f      	str	r0, [sp, #60]	; 0x3c
 80047b0:	e7b1      	b.n	8004716 <_dtoa_r+0x19e>
 80047b2:	9b06      	ldr	r3, [sp, #24]
 80047b4:	eba3 030a 	sub.w	r3, r3, sl
 80047b8:	9306      	str	r3, [sp, #24]
 80047ba:	f1ca 0300 	rsb	r3, sl, #0
 80047be:	930a      	str	r3, [sp, #40]	; 0x28
 80047c0:	2300      	movs	r3, #0
 80047c2:	930e      	str	r3, [sp, #56]	; 0x38
 80047c4:	e7be      	b.n	8004744 <_dtoa_r+0x1cc>
 80047c6:	2300      	movs	r3, #0
 80047c8:	930b      	str	r3, [sp, #44]	; 0x2c
 80047ca:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80047cc:	2b00      	cmp	r3, #0
 80047ce:	dc58      	bgt.n	8004882 <_dtoa_r+0x30a>
 80047d0:	f04f 0901 	mov.w	r9, #1
 80047d4:	464b      	mov	r3, r9
 80047d6:	f8cd 9020 	str.w	r9, [sp, #32]
 80047da:	f8cd 908c 	str.w	r9, [sp, #140]	; 0x8c
 80047de:	2200      	movs	r2, #0
 80047e0:	6a68      	ldr	r0, [r5, #36]	; 0x24
 80047e2:	6042      	str	r2, [r0, #4]
 80047e4:	2204      	movs	r2, #4
 80047e6:	f102 0614 	add.w	r6, r2, #20
 80047ea:	429e      	cmp	r6, r3
 80047ec:	6841      	ldr	r1, [r0, #4]
 80047ee:	d94e      	bls.n	800488e <_dtoa_r+0x316>
 80047f0:	4628      	mov	r0, r5
 80047f2:	f000 fdd1 	bl	8005398 <_Balloc>
 80047f6:	9003      	str	r0, [sp, #12]
 80047f8:	2800      	cmp	r0, #0
 80047fa:	d14c      	bne.n	8004896 <_dtoa_r+0x31e>
 80047fc:	4602      	mov	r2, r0
 80047fe:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8004802:	4b17      	ldr	r3, [pc, #92]	; (8004860 <_dtoa_r+0x2e8>)
 8004804:	e6cc      	b.n	80045a0 <_dtoa_r+0x28>
 8004806:	2301      	movs	r3, #1
 8004808:	e7de      	b.n	80047c8 <_dtoa_r+0x250>
 800480a:	2300      	movs	r3, #0
 800480c:	930b      	str	r3, [sp, #44]	; 0x2c
 800480e:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8004810:	eb0a 0903 	add.w	r9, sl, r3
 8004814:	f109 0301 	add.w	r3, r9, #1
 8004818:	2b01      	cmp	r3, #1
 800481a:	9308      	str	r3, [sp, #32]
 800481c:	bfb8      	it	lt
 800481e:	2301      	movlt	r3, #1
 8004820:	e7dd      	b.n	80047de <_dtoa_r+0x266>
 8004822:	2301      	movs	r3, #1
 8004824:	e7f2      	b.n	800480c <_dtoa_r+0x294>
 8004826:	bf00      	nop
 8004828:	636f4361 	.word	0x636f4361
 800482c:	3fd287a7 	.word	0x3fd287a7
 8004830:	8b60c8b3 	.word	0x8b60c8b3
 8004834:	3fc68a28 	.word	0x3fc68a28
 8004838:	509f79fb 	.word	0x509f79fb
 800483c:	3fd34413 	.word	0x3fd34413
 8004840:	08006655 	.word	0x08006655
 8004844:	0800666c 	.word	0x0800666c
 8004848:	7ff00000 	.word	0x7ff00000
 800484c:	08006651 	.word	0x08006651
 8004850:	08006648 	.word	0x08006648
 8004854:	08006625 	.word	0x08006625
 8004858:	3ff80000 	.word	0x3ff80000
 800485c:	080067c0 	.word	0x080067c0
 8004860:	080066c7 	.word	0x080066c7
 8004864:	2401      	movs	r4, #1
 8004866:	2300      	movs	r3, #0
 8004868:	940b      	str	r4, [sp, #44]	; 0x2c
 800486a:	9322      	str	r3, [sp, #136]	; 0x88
 800486c:	f04f 39ff 	mov.w	r9, #4294967295
 8004870:	2200      	movs	r2, #0
 8004872:	2312      	movs	r3, #18
 8004874:	f8cd 9020 	str.w	r9, [sp, #32]
 8004878:	9223      	str	r2, [sp, #140]	; 0x8c
 800487a:	e7b0      	b.n	80047de <_dtoa_r+0x266>
 800487c:	2301      	movs	r3, #1
 800487e:	930b      	str	r3, [sp, #44]	; 0x2c
 8004880:	e7f4      	b.n	800486c <_dtoa_r+0x2f4>
 8004882:	f8dd 908c 	ldr.w	r9, [sp, #140]	; 0x8c
 8004886:	464b      	mov	r3, r9
 8004888:	f8cd 9020 	str.w	r9, [sp, #32]
 800488c:	e7a7      	b.n	80047de <_dtoa_r+0x266>
 800488e:	3101      	adds	r1, #1
 8004890:	6041      	str	r1, [r0, #4]
 8004892:	0052      	lsls	r2, r2, #1
 8004894:	e7a7      	b.n	80047e6 <_dtoa_r+0x26e>
 8004896:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8004898:	9a03      	ldr	r2, [sp, #12]
 800489a:	601a      	str	r2, [r3, #0]
 800489c:	9b08      	ldr	r3, [sp, #32]
 800489e:	2b0e      	cmp	r3, #14
 80048a0:	f200 80a8 	bhi.w	80049f4 <_dtoa_r+0x47c>
 80048a4:	2c00      	cmp	r4, #0
 80048a6:	f000 80a5 	beq.w	80049f4 <_dtoa_r+0x47c>
 80048aa:	f1ba 0f00 	cmp.w	sl, #0
 80048ae:	dd34      	ble.n	800491a <_dtoa_r+0x3a2>
 80048b0:	4a9a      	ldr	r2, [pc, #616]	; (8004b1c <_dtoa_r+0x5a4>)
 80048b2:	f00a 030f 	and.w	r3, sl, #15
 80048b6:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 80048ba:	f41a 7f80 	tst.w	sl, #256	; 0x100
 80048be:	e9d3 3400 	ldrd	r3, r4, [r3]
 80048c2:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 80048c6:	ea4f 142a 	mov.w	r4, sl, asr #4
 80048ca:	d016      	beq.n	80048fa <_dtoa_r+0x382>
 80048cc:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80048d0:	4b93      	ldr	r3, [pc, #588]	; (8004b20 <_dtoa_r+0x5a8>)
 80048d2:	2703      	movs	r7, #3
 80048d4:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80048d8:	f7fb ff28 	bl	800072c <__aeabi_ddiv>
 80048dc:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80048e0:	f004 040f 	and.w	r4, r4, #15
 80048e4:	4e8e      	ldr	r6, [pc, #568]	; (8004b20 <_dtoa_r+0x5a8>)
 80048e6:	b954      	cbnz	r4, 80048fe <_dtoa_r+0x386>
 80048e8:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80048ec:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80048f0:	f7fb ff1c 	bl	800072c <__aeabi_ddiv>
 80048f4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80048f8:	e029      	b.n	800494e <_dtoa_r+0x3d6>
 80048fa:	2702      	movs	r7, #2
 80048fc:	e7f2      	b.n	80048e4 <_dtoa_r+0x36c>
 80048fe:	07e1      	lsls	r1, r4, #31
 8004900:	d508      	bpl.n	8004914 <_dtoa_r+0x39c>
 8004902:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8004906:	e9d6 2300 	ldrd	r2, r3, [r6]
 800490a:	f7fb fde5 	bl	80004d8 <__aeabi_dmul>
 800490e:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8004912:	3701      	adds	r7, #1
 8004914:	1064      	asrs	r4, r4, #1
 8004916:	3608      	adds	r6, #8
 8004918:	e7e5      	b.n	80048e6 <_dtoa_r+0x36e>
 800491a:	f000 80a5 	beq.w	8004a68 <_dtoa_r+0x4f0>
 800491e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8004922:	f1ca 0400 	rsb	r4, sl, #0
 8004926:	4b7d      	ldr	r3, [pc, #500]	; (8004b1c <_dtoa_r+0x5a4>)
 8004928:	f004 020f 	and.w	r2, r4, #15
 800492c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8004930:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004934:	f7fb fdd0 	bl	80004d8 <__aeabi_dmul>
 8004938:	2702      	movs	r7, #2
 800493a:	2300      	movs	r3, #0
 800493c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8004940:	4e77      	ldr	r6, [pc, #476]	; (8004b20 <_dtoa_r+0x5a8>)
 8004942:	1124      	asrs	r4, r4, #4
 8004944:	2c00      	cmp	r4, #0
 8004946:	f040 8084 	bne.w	8004a52 <_dtoa_r+0x4da>
 800494a:	2b00      	cmp	r3, #0
 800494c:	d1d2      	bne.n	80048f4 <_dtoa_r+0x37c>
 800494e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8004950:	2b00      	cmp	r3, #0
 8004952:	f000 808b 	beq.w	8004a6c <_dtoa_r+0x4f4>
 8004956:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 800495a:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 800495e:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8004962:	2200      	movs	r2, #0
 8004964:	4b6f      	ldr	r3, [pc, #444]	; (8004b24 <_dtoa_r+0x5ac>)
 8004966:	f7fc f829 	bl	80009bc <__aeabi_dcmplt>
 800496a:	2800      	cmp	r0, #0
 800496c:	d07e      	beq.n	8004a6c <_dtoa_r+0x4f4>
 800496e:	9b08      	ldr	r3, [sp, #32]
 8004970:	2b00      	cmp	r3, #0
 8004972:	d07b      	beq.n	8004a6c <_dtoa_r+0x4f4>
 8004974:	f1b9 0f00 	cmp.w	r9, #0
 8004978:	dd38      	ble.n	80049ec <_dtoa_r+0x474>
 800497a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800497e:	2200      	movs	r2, #0
 8004980:	4b69      	ldr	r3, [pc, #420]	; (8004b28 <_dtoa_r+0x5b0>)
 8004982:	f7fb fda9 	bl	80004d8 <__aeabi_dmul>
 8004986:	464c      	mov	r4, r9
 8004988:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800498c:	f10a 38ff 	add.w	r8, sl, #4294967295
 8004990:	3701      	adds	r7, #1
 8004992:	4638      	mov	r0, r7
 8004994:	f7fb fd36 	bl	8000404 <__aeabi_i2d>
 8004998:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800499c:	f7fb fd9c 	bl	80004d8 <__aeabi_dmul>
 80049a0:	2200      	movs	r2, #0
 80049a2:	4b62      	ldr	r3, [pc, #392]	; (8004b2c <_dtoa_r+0x5b4>)
 80049a4:	f7fb fbe2 	bl	800016c <__adddf3>
 80049a8:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 80049ac:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 80049b0:	9611      	str	r6, [sp, #68]	; 0x44
 80049b2:	2c00      	cmp	r4, #0
 80049b4:	d15d      	bne.n	8004a72 <_dtoa_r+0x4fa>
 80049b6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80049ba:	2200      	movs	r2, #0
 80049bc:	4b5c      	ldr	r3, [pc, #368]	; (8004b30 <_dtoa_r+0x5b8>)
 80049be:	f7fb fbd3 	bl	8000168 <__aeabi_dsub>
 80049c2:	4602      	mov	r2, r0
 80049c4:	460b      	mov	r3, r1
 80049c6:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80049ca:	4633      	mov	r3, r6
 80049cc:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80049ce:	f7fc f813 	bl	80009f8 <__aeabi_dcmpgt>
 80049d2:	2800      	cmp	r0, #0
 80049d4:	f040 829c 	bne.w	8004f10 <_dtoa_r+0x998>
 80049d8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80049dc:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80049de:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 80049e2:	f7fb ffeb 	bl	80009bc <__aeabi_dcmplt>
 80049e6:	2800      	cmp	r0, #0
 80049e8:	f040 8290 	bne.w	8004f0c <_dtoa_r+0x994>
 80049ec:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	; 0x30
 80049f0:	e9cd 3404 	strd	r3, r4, [sp, #16]
 80049f4:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80049f6:	2b00      	cmp	r3, #0
 80049f8:	f2c0 8152 	blt.w	8004ca0 <_dtoa_r+0x728>
 80049fc:	f1ba 0f0e 	cmp.w	sl, #14
 8004a00:	f300 814e 	bgt.w	8004ca0 <_dtoa_r+0x728>
 8004a04:	4b45      	ldr	r3, [pc, #276]	; (8004b1c <_dtoa_r+0x5a4>)
 8004a06:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8004a0a:	e9d3 3400 	ldrd	r3, r4, [r3]
 8004a0e:	e9cd 3406 	strd	r3, r4, [sp, #24]
 8004a12:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8004a14:	2b00      	cmp	r3, #0
 8004a16:	f280 80db 	bge.w	8004bd0 <_dtoa_r+0x658>
 8004a1a:	9b08      	ldr	r3, [sp, #32]
 8004a1c:	2b00      	cmp	r3, #0
 8004a1e:	f300 80d7 	bgt.w	8004bd0 <_dtoa_r+0x658>
 8004a22:	f040 8272 	bne.w	8004f0a <_dtoa_r+0x992>
 8004a26:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004a2a:	2200      	movs	r2, #0
 8004a2c:	4b40      	ldr	r3, [pc, #256]	; (8004b30 <_dtoa_r+0x5b8>)
 8004a2e:	f7fb fd53 	bl	80004d8 <__aeabi_dmul>
 8004a32:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004a36:	f7fb ffd5 	bl	80009e4 <__aeabi_dcmpge>
 8004a3a:	9c08      	ldr	r4, [sp, #32]
 8004a3c:	4626      	mov	r6, r4
 8004a3e:	2800      	cmp	r0, #0
 8004a40:	f040 8248 	bne.w	8004ed4 <_dtoa_r+0x95c>
 8004a44:	2331      	movs	r3, #49	; 0x31
 8004a46:	9f03      	ldr	r7, [sp, #12]
 8004a48:	f10a 0a01 	add.w	sl, sl, #1
 8004a4c:	f807 3b01 	strb.w	r3, [r7], #1
 8004a50:	e244      	b.n	8004edc <_dtoa_r+0x964>
 8004a52:	07e2      	lsls	r2, r4, #31
 8004a54:	d505      	bpl.n	8004a62 <_dtoa_r+0x4ea>
 8004a56:	e9d6 2300 	ldrd	r2, r3, [r6]
 8004a5a:	f7fb fd3d 	bl	80004d8 <__aeabi_dmul>
 8004a5e:	2301      	movs	r3, #1
 8004a60:	3701      	adds	r7, #1
 8004a62:	1064      	asrs	r4, r4, #1
 8004a64:	3608      	adds	r6, #8
 8004a66:	e76d      	b.n	8004944 <_dtoa_r+0x3cc>
 8004a68:	2702      	movs	r7, #2
 8004a6a:	e770      	b.n	800494e <_dtoa_r+0x3d6>
 8004a6c:	46d0      	mov	r8, sl
 8004a6e:	9c08      	ldr	r4, [sp, #32]
 8004a70:	e78f      	b.n	8004992 <_dtoa_r+0x41a>
 8004a72:	9903      	ldr	r1, [sp, #12]
 8004a74:	4b29      	ldr	r3, [pc, #164]	; (8004b1c <_dtoa_r+0x5a4>)
 8004a76:	4421      	add	r1, r4
 8004a78:	9112      	str	r1, [sp, #72]	; 0x48
 8004a7a:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8004a7c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8004a80:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 8004a84:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8004a88:	2900      	cmp	r1, #0
 8004a8a:	d055      	beq.n	8004b38 <_dtoa_r+0x5c0>
 8004a8c:	2000      	movs	r0, #0
 8004a8e:	4929      	ldr	r1, [pc, #164]	; (8004b34 <_dtoa_r+0x5bc>)
 8004a90:	f7fb fe4c 	bl	800072c <__aeabi_ddiv>
 8004a94:	463b      	mov	r3, r7
 8004a96:	4632      	mov	r2, r6
 8004a98:	f7fb fb66 	bl	8000168 <__aeabi_dsub>
 8004a9c:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8004aa0:	9f03      	ldr	r7, [sp, #12]
 8004aa2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8004aa6:	f7fb ffc7 	bl	8000a38 <__aeabi_d2iz>
 8004aaa:	4604      	mov	r4, r0
 8004aac:	f7fb fcaa 	bl	8000404 <__aeabi_i2d>
 8004ab0:	4602      	mov	r2, r0
 8004ab2:	460b      	mov	r3, r1
 8004ab4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8004ab8:	f7fb fb56 	bl	8000168 <__aeabi_dsub>
 8004abc:	4602      	mov	r2, r0
 8004abe:	460b      	mov	r3, r1
 8004ac0:	3430      	adds	r4, #48	; 0x30
 8004ac2:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8004ac6:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8004aca:	f807 4b01 	strb.w	r4, [r7], #1
 8004ace:	f7fb ff75 	bl	80009bc <__aeabi_dcmplt>
 8004ad2:	2800      	cmp	r0, #0
 8004ad4:	d174      	bne.n	8004bc0 <_dtoa_r+0x648>
 8004ad6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004ada:	2000      	movs	r0, #0
 8004adc:	4911      	ldr	r1, [pc, #68]	; (8004b24 <_dtoa_r+0x5ac>)
 8004ade:	f7fb fb43 	bl	8000168 <__aeabi_dsub>
 8004ae2:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8004ae6:	f7fb ff69 	bl	80009bc <__aeabi_dcmplt>
 8004aea:	2800      	cmp	r0, #0
 8004aec:	f040 80b7 	bne.w	8004c5e <_dtoa_r+0x6e6>
 8004af0:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8004af2:	429f      	cmp	r7, r3
 8004af4:	f43f af7a 	beq.w	80049ec <_dtoa_r+0x474>
 8004af8:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8004afc:	2200      	movs	r2, #0
 8004afe:	4b0a      	ldr	r3, [pc, #40]	; (8004b28 <_dtoa_r+0x5b0>)
 8004b00:	f7fb fcea 	bl	80004d8 <__aeabi_dmul>
 8004b04:	2200      	movs	r2, #0
 8004b06:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8004b0a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8004b0e:	4b06      	ldr	r3, [pc, #24]	; (8004b28 <_dtoa_r+0x5b0>)
 8004b10:	f7fb fce2 	bl	80004d8 <__aeabi_dmul>
 8004b14:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8004b18:	e7c3      	b.n	8004aa2 <_dtoa_r+0x52a>
 8004b1a:	bf00      	nop
 8004b1c:	080067c0 	.word	0x080067c0
 8004b20:	08006798 	.word	0x08006798
 8004b24:	3ff00000 	.word	0x3ff00000
 8004b28:	40240000 	.word	0x40240000
 8004b2c:	401c0000 	.word	0x401c0000
 8004b30:	40140000 	.word	0x40140000
 8004b34:	3fe00000 	.word	0x3fe00000
 8004b38:	4630      	mov	r0, r6
 8004b3a:	4639      	mov	r1, r7
 8004b3c:	f7fb fccc 	bl	80004d8 <__aeabi_dmul>
 8004b40:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8004b42:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8004b46:	9c03      	ldr	r4, [sp, #12]
 8004b48:	9314      	str	r3, [sp, #80]	; 0x50
 8004b4a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8004b4e:	f7fb ff73 	bl	8000a38 <__aeabi_d2iz>
 8004b52:	9015      	str	r0, [sp, #84]	; 0x54
 8004b54:	f7fb fc56 	bl	8000404 <__aeabi_i2d>
 8004b58:	4602      	mov	r2, r0
 8004b5a:	460b      	mov	r3, r1
 8004b5c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8004b60:	f7fb fb02 	bl	8000168 <__aeabi_dsub>
 8004b64:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8004b66:	4606      	mov	r6, r0
 8004b68:	3330      	adds	r3, #48	; 0x30
 8004b6a:	f804 3b01 	strb.w	r3, [r4], #1
 8004b6e:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8004b70:	460f      	mov	r7, r1
 8004b72:	429c      	cmp	r4, r3
 8004b74:	f04f 0200 	mov.w	r2, #0
 8004b78:	d124      	bne.n	8004bc4 <_dtoa_r+0x64c>
 8004b7a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8004b7e:	4bb0      	ldr	r3, [pc, #704]	; (8004e40 <_dtoa_r+0x8c8>)
 8004b80:	f7fb faf4 	bl	800016c <__adddf3>
 8004b84:	4602      	mov	r2, r0
 8004b86:	460b      	mov	r3, r1
 8004b88:	4630      	mov	r0, r6
 8004b8a:	4639      	mov	r1, r7
 8004b8c:	f7fb ff34 	bl	80009f8 <__aeabi_dcmpgt>
 8004b90:	2800      	cmp	r0, #0
 8004b92:	d163      	bne.n	8004c5c <_dtoa_r+0x6e4>
 8004b94:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8004b98:	2000      	movs	r0, #0
 8004b9a:	49a9      	ldr	r1, [pc, #676]	; (8004e40 <_dtoa_r+0x8c8>)
 8004b9c:	f7fb fae4 	bl	8000168 <__aeabi_dsub>
 8004ba0:	4602      	mov	r2, r0
 8004ba2:	460b      	mov	r3, r1
 8004ba4:	4630      	mov	r0, r6
 8004ba6:	4639      	mov	r1, r7
 8004ba8:	f7fb ff08 	bl	80009bc <__aeabi_dcmplt>
 8004bac:	2800      	cmp	r0, #0
 8004bae:	f43f af1d 	beq.w	80049ec <_dtoa_r+0x474>
 8004bb2:	9f14      	ldr	r7, [sp, #80]	; 0x50
 8004bb4:	1e7b      	subs	r3, r7, #1
 8004bb6:	9314      	str	r3, [sp, #80]	; 0x50
 8004bb8:	f817 3c01 	ldrb.w	r3, [r7, #-1]
 8004bbc:	2b30      	cmp	r3, #48	; 0x30
 8004bbe:	d0f8      	beq.n	8004bb2 <_dtoa_r+0x63a>
 8004bc0:	46c2      	mov	sl, r8
 8004bc2:	e03b      	b.n	8004c3c <_dtoa_r+0x6c4>
 8004bc4:	4b9f      	ldr	r3, [pc, #636]	; (8004e44 <_dtoa_r+0x8cc>)
 8004bc6:	f7fb fc87 	bl	80004d8 <__aeabi_dmul>
 8004bca:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8004bce:	e7bc      	b.n	8004b4a <_dtoa_r+0x5d2>
 8004bd0:	9f03      	ldr	r7, [sp, #12]
 8004bd2:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 8004bd6:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8004bda:	4640      	mov	r0, r8
 8004bdc:	4649      	mov	r1, r9
 8004bde:	f7fb fda5 	bl	800072c <__aeabi_ddiv>
 8004be2:	f7fb ff29 	bl	8000a38 <__aeabi_d2iz>
 8004be6:	4604      	mov	r4, r0
 8004be8:	f7fb fc0c 	bl	8000404 <__aeabi_i2d>
 8004bec:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8004bf0:	f7fb fc72 	bl	80004d8 <__aeabi_dmul>
 8004bf4:	4602      	mov	r2, r0
 8004bf6:	460b      	mov	r3, r1
 8004bf8:	4640      	mov	r0, r8
 8004bfa:	4649      	mov	r1, r9
 8004bfc:	f7fb fab4 	bl	8000168 <__aeabi_dsub>
 8004c00:	f104 0630 	add.w	r6, r4, #48	; 0x30
 8004c04:	f807 6b01 	strb.w	r6, [r7], #1
 8004c08:	9e03      	ldr	r6, [sp, #12]
 8004c0a:	f8dd c020 	ldr.w	ip, [sp, #32]
 8004c0e:	1bbe      	subs	r6, r7, r6
 8004c10:	45b4      	cmp	ip, r6
 8004c12:	4602      	mov	r2, r0
 8004c14:	460b      	mov	r3, r1
 8004c16:	d136      	bne.n	8004c86 <_dtoa_r+0x70e>
 8004c18:	f7fb faa8 	bl	800016c <__adddf3>
 8004c1c:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8004c20:	4680      	mov	r8, r0
 8004c22:	4689      	mov	r9, r1
 8004c24:	f7fb fee8 	bl	80009f8 <__aeabi_dcmpgt>
 8004c28:	bb58      	cbnz	r0, 8004c82 <_dtoa_r+0x70a>
 8004c2a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8004c2e:	4640      	mov	r0, r8
 8004c30:	4649      	mov	r1, r9
 8004c32:	f7fb feb9 	bl	80009a8 <__aeabi_dcmpeq>
 8004c36:	b108      	cbz	r0, 8004c3c <_dtoa_r+0x6c4>
 8004c38:	07e1      	lsls	r1, r4, #31
 8004c3a:	d422      	bmi.n	8004c82 <_dtoa_r+0x70a>
 8004c3c:	4628      	mov	r0, r5
 8004c3e:	4659      	mov	r1, fp
 8004c40:	f000 fbea 	bl	8005418 <_Bfree>
 8004c44:	2300      	movs	r3, #0
 8004c46:	703b      	strb	r3, [r7, #0]
 8004c48:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8004c4a:	f10a 0001 	add.w	r0, sl, #1
 8004c4e:	6018      	str	r0, [r3, #0]
 8004c50:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8004c52:	2b00      	cmp	r3, #0
 8004c54:	f43f acde 	beq.w	8004614 <_dtoa_r+0x9c>
 8004c58:	601f      	str	r7, [r3, #0]
 8004c5a:	e4db      	b.n	8004614 <_dtoa_r+0x9c>
 8004c5c:	4627      	mov	r7, r4
 8004c5e:	463b      	mov	r3, r7
 8004c60:	461f      	mov	r7, r3
 8004c62:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8004c66:	2a39      	cmp	r2, #57	; 0x39
 8004c68:	d107      	bne.n	8004c7a <_dtoa_r+0x702>
 8004c6a:	9a03      	ldr	r2, [sp, #12]
 8004c6c:	429a      	cmp	r2, r3
 8004c6e:	d1f7      	bne.n	8004c60 <_dtoa_r+0x6e8>
 8004c70:	2230      	movs	r2, #48	; 0x30
 8004c72:	9903      	ldr	r1, [sp, #12]
 8004c74:	f108 0801 	add.w	r8, r8, #1
 8004c78:	700a      	strb	r2, [r1, #0]
 8004c7a:	781a      	ldrb	r2, [r3, #0]
 8004c7c:	3201      	adds	r2, #1
 8004c7e:	701a      	strb	r2, [r3, #0]
 8004c80:	e79e      	b.n	8004bc0 <_dtoa_r+0x648>
 8004c82:	46d0      	mov	r8, sl
 8004c84:	e7eb      	b.n	8004c5e <_dtoa_r+0x6e6>
 8004c86:	2200      	movs	r2, #0
 8004c88:	4b6e      	ldr	r3, [pc, #440]	; (8004e44 <_dtoa_r+0x8cc>)
 8004c8a:	f7fb fc25 	bl	80004d8 <__aeabi_dmul>
 8004c8e:	2200      	movs	r2, #0
 8004c90:	2300      	movs	r3, #0
 8004c92:	4680      	mov	r8, r0
 8004c94:	4689      	mov	r9, r1
 8004c96:	f7fb fe87 	bl	80009a8 <__aeabi_dcmpeq>
 8004c9a:	2800      	cmp	r0, #0
 8004c9c:	d09b      	beq.n	8004bd6 <_dtoa_r+0x65e>
 8004c9e:	e7cd      	b.n	8004c3c <_dtoa_r+0x6c4>
 8004ca0:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8004ca2:	2a00      	cmp	r2, #0
 8004ca4:	f000 80d0 	beq.w	8004e48 <_dtoa_r+0x8d0>
 8004ca8:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8004caa:	2a01      	cmp	r2, #1
 8004cac:	f300 80ae 	bgt.w	8004e0c <_dtoa_r+0x894>
 8004cb0:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8004cb2:	2a00      	cmp	r2, #0
 8004cb4:	f000 80a6 	beq.w	8004e04 <_dtoa_r+0x88c>
 8004cb8:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8004cbc:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8004cbe:	9f06      	ldr	r7, [sp, #24]
 8004cc0:	9a06      	ldr	r2, [sp, #24]
 8004cc2:	2101      	movs	r1, #1
 8004cc4:	441a      	add	r2, r3
 8004cc6:	9206      	str	r2, [sp, #24]
 8004cc8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8004cca:	4628      	mov	r0, r5
 8004ccc:	441a      	add	r2, r3
 8004cce:	9209      	str	r2, [sp, #36]	; 0x24
 8004cd0:	f000 fc58 	bl	8005584 <__i2b>
 8004cd4:	4606      	mov	r6, r0
 8004cd6:	2f00      	cmp	r7, #0
 8004cd8:	dd0c      	ble.n	8004cf4 <_dtoa_r+0x77c>
 8004cda:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004cdc:	2b00      	cmp	r3, #0
 8004cde:	dd09      	ble.n	8004cf4 <_dtoa_r+0x77c>
 8004ce0:	42bb      	cmp	r3, r7
 8004ce2:	bfa8      	it	ge
 8004ce4:	463b      	movge	r3, r7
 8004ce6:	9a06      	ldr	r2, [sp, #24]
 8004ce8:	1aff      	subs	r7, r7, r3
 8004cea:	1ad2      	subs	r2, r2, r3
 8004cec:	9206      	str	r2, [sp, #24]
 8004cee:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8004cf0:	1ad3      	subs	r3, r2, r3
 8004cf2:	9309      	str	r3, [sp, #36]	; 0x24
 8004cf4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004cf6:	b1f3      	cbz	r3, 8004d36 <_dtoa_r+0x7be>
 8004cf8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004cfa:	2b00      	cmp	r3, #0
 8004cfc:	f000 80a8 	beq.w	8004e50 <_dtoa_r+0x8d8>
 8004d00:	2c00      	cmp	r4, #0
 8004d02:	dd10      	ble.n	8004d26 <_dtoa_r+0x7ae>
 8004d04:	4631      	mov	r1, r6
 8004d06:	4622      	mov	r2, r4
 8004d08:	4628      	mov	r0, r5
 8004d0a:	f000 fcf9 	bl	8005700 <__pow5mult>
 8004d0e:	465a      	mov	r2, fp
 8004d10:	4601      	mov	r1, r0
 8004d12:	4606      	mov	r6, r0
 8004d14:	4628      	mov	r0, r5
 8004d16:	f000 fc4b 	bl	80055b0 <__multiply>
 8004d1a:	4680      	mov	r8, r0
 8004d1c:	4659      	mov	r1, fp
 8004d1e:	4628      	mov	r0, r5
 8004d20:	f000 fb7a 	bl	8005418 <_Bfree>
 8004d24:	46c3      	mov	fp, r8
 8004d26:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004d28:	1b1a      	subs	r2, r3, r4
 8004d2a:	d004      	beq.n	8004d36 <_dtoa_r+0x7be>
 8004d2c:	4659      	mov	r1, fp
 8004d2e:	4628      	mov	r0, r5
 8004d30:	f000 fce6 	bl	8005700 <__pow5mult>
 8004d34:	4683      	mov	fp, r0
 8004d36:	2101      	movs	r1, #1
 8004d38:	4628      	mov	r0, r5
 8004d3a:	f000 fc23 	bl	8005584 <__i2b>
 8004d3e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8004d40:	4604      	mov	r4, r0
 8004d42:	2b00      	cmp	r3, #0
 8004d44:	f340 8086 	ble.w	8004e54 <_dtoa_r+0x8dc>
 8004d48:	461a      	mov	r2, r3
 8004d4a:	4601      	mov	r1, r0
 8004d4c:	4628      	mov	r0, r5
 8004d4e:	f000 fcd7 	bl	8005700 <__pow5mult>
 8004d52:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8004d54:	4604      	mov	r4, r0
 8004d56:	2b01      	cmp	r3, #1
 8004d58:	dd7f      	ble.n	8004e5a <_dtoa_r+0x8e2>
 8004d5a:	f04f 0800 	mov.w	r8, #0
 8004d5e:	6923      	ldr	r3, [r4, #16]
 8004d60:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8004d64:	6918      	ldr	r0, [r3, #16]
 8004d66:	f000 fbbf 	bl	80054e8 <__hi0bits>
 8004d6a:	f1c0 0020 	rsb	r0, r0, #32
 8004d6e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004d70:	4418      	add	r0, r3
 8004d72:	f010 001f 	ands.w	r0, r0, #31
 8004d76:	f000 8092 	beq.w	8004e9e <_dtoa_r+0x926>
 8004d7a:	f1c0 0320 	rsb	r3, r0, #32
 8004d7e:	2b04      	cmp	r3, #4
 8004d80:	f340 808a 	ble.w	8004e98 <_dtoa_r+0x920>
 8004d84:	f1c0 001c 	rsb	r0, r0, #28
 8004d88:	9b06      	ldr	r3, [sp, #24]
 8004d8a:	4407      	add	r7, r0
 8004d8c:	4403      	add	r3, r0
 8004d8e:	9306      	str	r3, [sp, #24]
 8004d90:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004d92:	4403      	add	r3, r0
 8004d94:	9309      	str	r3, [sp, #36]	; 0x24
 8004d96:	9b06      	ldr	r3, [sp, #24]
 8004d98:	2b00      	cmp	r3, #0
 8004d9a:	dd05      	ble.n	8004da8 <_dtoa_r+0x830>
 8004d9c:	4659      	mov	r1, fp
 8004d9e:	461a      	mov	r2, r3
 8004da0:	4628      	mov	r0, r5
 8004da2:	f000 fd07 	bl	80057b4 <__lshift>
 8004da6:	4683      	mov	fp, r0
 8004da8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004daa:	2b00      	cmp	r3, #0
 8004dac:	dd05      	ble.n	8004dba <_dtoa_r+0x842>
 8004dae:	4621      	mov	r1, r4
 8004db0:	461a      	mov	r2, r3
 8004db2:	4628      	mov	r0, r5
 8004db4:	f000 fcfe 	bl	80057b4 <__lshift>
 8004db8:	4604      	mov	r4, r0
 8004dba:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8004dbc:	2b00      	cmp	r3, #0
 8004dbe:	d070      	beq.n	8004ea2 <_dtoa_r+0x92a>
 8004dc0:	4621      	mov	r1, r4
 8004dc2:	4658      	mov	r0, fp
 8004dc4:	f000 fd66 	bl	8005894 <__mcmp>
 8004dc8:	2800      	cmp	r0, #0
 8004dca:	da6a      	bge.n	8004ea2 <_dtoa_r+0x92a>
 8004dcc:	2300      	movs	r3, #0
 8004dce:	4659      	mov	r1, fp
 8004dd0:	220a      	movs	r2, #10
 8004dd2:	4628      	mov	r0, r5
 8004dd4:	f000 fb42 	bl	800545c <__multadd>
 8004dd8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004dda:	4683      	mov	fp, r0
 8004ddc:	f10a 3aff 	add.w	sl, sl, #4294967295
 8004de0:	2b00      	cmp	r3, #0
 8004de2:	f000 8194 	beq.w	800510e <_dtoa_r+0xb96>
 8004de6:	4631      	mov	r1, r6
 8004de8:	2300      	movs	r3, #0
 8004dea:	220a      	movs	r2, #10
 8004dec:	4628      	mov	r0, r5
 8004dee:	f000 fb35 	bl	800545c <__multadd>
 8004df2:	f1b9 0f00 	cmp.w	r9, #0
 8004df6:	4606      	mov	r6, r0
 8004df8:	f300 8093 	bgt.w	8004f22 <_dtoa_r+0x9aa>
 8004dfc:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8004dfe:	2b02      	cmp	r3, #2
 8004e00:	dc57      	bgt.n	8004eb2 <_dtoa_r+0x93a>
 8004e02:	e08e      	b.n	8004f22 <_dtoa_r+0x9aa>
 8004e04:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8004e06:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8004e0a:	e757      	b.n	8004cbc <_dtoa_r+0x744>
 8004e0c:	9b08      	ldr	r3, [sp, #32]
 8004e0e:	1e5c      	subs	r4, r3, #1
 8004e10:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004e12:	42a3      	cmp	r3, r4
 8004e14:	bfb7      	itett	lt
 8004e16:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 8004e18:	1b1c      	subge	r4, r3, r4
 8004e1a:	1ae2      	sublt	r2, r4, r3
 8004e1c:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 8004e1e:	bfbe      	ittt	lt
 8004e20:	940a      	strlt	r4, [sp, #40]	; 0x28
 8004e22:	189b      	addlt	r3, r3, r2
 8004e24:	930e      	strlt	r3, [sp, #56]	; 0x38
 8004e26:	9b08      	ldr	r3, [sp, #32]
 8004e28:	bfb8      	it	lt
 8004e2a:	2400      	movlt	r4, #0
 8004e2c:	2b00      	cmp	r3, #0
 8004e2e:	bfbb      	ittet	lt
 8004e30:	9b06      	ldrlt	r3, [sp, #24]
 8004e32:	9a08      	ldrlt	r2, [sp, #32]
 8004e34:	9f06      	ldrge	r7, [sp, #24]
 8004e36:	1a9f      	sublt	r7, r3, r2
 8004e38:	bfac      	ite	ge
 8004e3a:	9b08      	ldrge	r3, [sp, #32]
 8004e3c:	2300      	movlt	r3, #0
 8004e3e:	e73f      	b.n	8004cc0 <_dtoa_r+0x748>
 8004e40:	3fe00000 	.word	0x3fe00000
 8004e44:	40240000 	.word	0x40240000
 8004e48:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8004e4a:	9f06      	ldr	r7, [sp, #24]
 8004e4c:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 8004e4e:	e742      	b.n	8004cd6 <_dtoa_r+0x75e>
 8004e50:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8004e52:	e76b      	b.n	8004d2c <_dtoa_r+0x7b4>
 8004e54:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8004e56:	2b01      	cmp	r3, #1
 8004e58:	dc19      	bgt.n	8004e8e <_dtoa_r+0x916>
 8004e5a:	9b04      	ldr	r3, [sp, #16]
 8004e5c:	b9bb      	cbnz	r3, 8004e8e <_dtoa_r+0x916>
 8004e5e:	9b05      	ldr	r3, [sp, #20]
 8004e60:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004e64:	b99b      	cbnz	r3, 8004e8e <_dtoa_r+0x916>
 8004e66:	9b05      	ldr	r3, [sp, #20]
 8004e68:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8004e6c:	0d1b      	lsrs	r3, r3, #20
 8004e6e:	051b      	lsls	r3, r3, #20
 8004e70:	b183      	cbz	r3, 8004e94 <_dtoa_r+0x91c>
 8004e72:	f04f 0801 	mov.w	r8, #1
 8004e76:	9b06      	ldr	r3, [sp, #24]
 8004e78:	3301      	adds	r3, #1
 8004e7a:	9306      	str	r3, [sp, #24]
 8004e7c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004e7e:	3301      	adds	r3, #1
 8004e80:	9309      	str	r3, [sp, #36]	; 0x24
 8004e82:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8004e84:	2b00      	cmp	r3, #0
 8004e86:	f47f af6a 	bne.w	8004d5e <_dtoa_r+0x7e6>
 8004e8a:	2001      	movs	r0, #1
 8004e8c:	e76f      	b.n	8004d6e <_dtoa_r+0x7f6>
 8004e8e:	f04f 0800 	mov.w	r8, #0
 8004e92:	e7f6      	b.n	8004e82 <_dtoa_r+0x90a>
 8004e94:	4698      	mov	r8, r3
 8004e96:	e7f4      	b.n	8004e82 <_dtoa_r+0x90a>
 8004e98:	f43f af7d 	beq.w	8004d96 <_dtoa_r+0x81e>
 8004e9c:	4618      	mov	r0, r3
 8004e9e:	301c      	adds	r0, #28
 8004ea0:	e772      	b.n	8004d88 <_dtoa_r+0x810>
 8004ea2:	9b08      	ldr	r3, [sp, #32]
 8004ea4:	2b00      	cmp	r3, #0
 8004ea6:	dc36      	bgt.n	8004f16 <_dtoa_r+0x99e>
 8004ea8:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8004eaa:	2b02      	cmp	r3, #2
 8004eac:	dd33      	ble.n	8004f16 <_dtoa_r+0x99e>
 8004eae:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8004eb2:	f1b9 0f00 	cmp.w	r9, #0
 8004eb6:	d10d      	bne.n	8004ed4 <_dtoa_r+0x95c>
 8004eb8:	4621      	mov	r1, r4
 8004eba:	464b      	mov	r3, r9
 8004ebc:	2205      	movs	r2, #5
 8004ebe:	4628      	mov	r0, r5
 8004ec0:	f000 facc 	bl	800545c <__multadd>
 8004ec4:	4601      	mov	r1, r0
 8004ec6:	4604      	mov	r4, r0
 8004ec8:	4658      	mov	r0, fp
 8004eca:	f000 fce3 	bl	8005894 <__mcmp>
 8004ece:	2800      	cmp	r0, #0
 8004ed0:	f73f adb8 	bgt.w	8004a44 <_dtoa_r+0x4cc>
 8004ed4:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8004ed6:	9f03      	ldr	r7, [sp, #12]
 8004ed8:	ea6f 0a03 	mvn.w	sl, r3
 8004edc:	f04f 0800 	mov.w	r8, #0
 8004ee0:	4621      	mov	r1, r4
 8004ee2:	4628      	mov	r0, r5
 8004ee4:	f000 fa98 	bl	8005418 <_Bfree>
 8004ee8:	2e00      	cmp	r6, #0
 8004eea:	f43f aea7 	beq.w	8004c3c <_dtoa_r+0x6c4>
 8004eee:	f1b8 0f00 	cmp.w	r8, #0
 8004ef2:	d005      	beq.n	8004f00 <_dtoa_r+0x988>
 8004ef4:	45b0      	cmp	r8, r6
 8004ef6:	d003      	beq.n	8004f00 <_dtoa_r+0x988>
 8004ef8:	4641      	mov	r1, r8
 8004efa:	4628      	mov	r0, r5
 8004efc:	f000 fa8c 	bl	8005418 <_Bfree>
 8004f00:	4631      	mov	r1, r6
 8004f02:	4628      	mov	r0, r5
 8004f04:	f000 fa88 	bl	8005418 <_Bfree>
 8004f08:	e698      	b.n	8004c3c <_dtoa_r+0x6c4>
 8004f0a:	2400      	movs	r4, #0
 8004f0c:	4626      	mov	r6, r4
 8004f0e:	e7e1      	b.n	8004ed4 <_dtoa_r+0x95c>
 8004f10:	46c2      	mov	sl, r8
 8004f12:	4626      	mov	r6, r4
 8004f14:	e596      	b.n	8004a44 <_dtoa_r+0x4cc>
 8004f16:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004f18:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8004f1c:	2b00      	cmp	r3, #0
 8004f1e:	f000 80fd 	beq.w	800511c <_dtoa_r+0xba4>
 8004f22:	2f00      	cmp	r7, #0
 8004f24:	dd05      	ble.n	8004f32 <_dtoa_r+0x9ba>
 8004f26:	4631      	mov	r1, r6
 8004f28:	463a      	mov	r2, r7
 8004f2a:	4628      	mov	r0, r5
 8004f2c:	f000 fc42 	bl	80057b4 <__lshift>
 8004f30:	4606      	mov	r6, r0
 8004f32:	f1b8 0f00 	cmp.w	r8, #0
 8004f36:	d05c      	beq.n	8004ff2 <_dtoa_r+0xa7a>
 8004f38:	4628      	mov	r0, r5
 8004f3a:	6871      	ldr	r1, [r6, #4]
 8004f3c:	f000 fa2c 	bl	8005398 <_Balloc>
 8004f40:	4607      	mov	r7, r0
 8004f42:	b928      	cbnz	r0, 8004f50 <_dtoa_r+0x9d8>
 8004f44:	4602      	mov	r2, r0
 8004f46:	f240 21ea 	movw	r1, #746	; 0x2ea
 8004f4a:	4b7f      	ldr	r3, [pc, #508]	; (8005148 <_dtoa_r+0xbd0>)
 8004f4c:	f7ff bb28 	b.w	80045a0 <_dtoa_r+0x28>
 8004f50:	6932      	ldr	r2, [r6, #16]
 8004f52:	f106 010c 	add.w	r1, r6, #12
 8004f56:	3202      	adds	r2, #2
 8004f58:	0092      	lsls	r2, r2, #2
 8004f5a:	300c      	adds	r0, #12
 8004f5c:	f000 fa0e 	bl	800537c <memcpy>
 8004f60:	2201      	movs	r2, #1
 8004f62:	4639      	mov	r1, r7
 8004f64:	4628      	mov	r0, r5
 8004f66:	f000 fc25 	bl	80057b4 <__lshift>
 8004f6a:	46b0      	mov	r8, r6
 8004f6c:	4606      	mov	r6, r0
 8004f6e:	9b03      	ldr	r3, [sp, #12]
 8004f70:	3301      	adds	r3, #1
 8004f72:	9308      	str	r3, [sp, #32]
 8004f74:	9b03      	ldr	r3, [sp, #12]
 8004f76:	444b      	add	r3, r9
 8004f78:	930a      	str	r3, [sp, #40]	; 0x28
 8004f7a:	9b04      	ldr	r3, [sp, #16]
 8004f7c:	f003 0301 	and.w	r3, r3, #1
 8004f80:	9309      	str	r3, [sp, #36]	; 0x24
 8004f82:	9b08      	ldr	r3, [sp, #32]
 8004f84:	4621      	mov	r1, r4
 8004f86:	3b01      	subs	r3, #1
 8004f88:	4658      	mov	r0, fp
 8004f8a:	9304      	str	r3, [sp, #16]
 8004f8c:	f7ff fa66 	bl	800445c <quorem>
 8004f90:	4603      	mov	r3, r0
 8004f92:	4641      	mov	r1, r8
 8004f94:	3330      	adds	r3, #48	; 0x30
 8004f96:	9006      	str	r0, [sp, #24]
 8004f98:	4658      	mov	r0, fp
 8004f9a:	930b      	str	r3, [sp, #44]	; 0x2c
 8004f9c:	f000 fc7a 	bl	8005894 <__mcmp>
 8004fa0:	4632      	mov	r2, r6
 8004fa2:	4681      	mov	r9, r0
 8004fa4:	4621      	mov	r1, r4
 8004fa6:	4628      	mov	r0, r5
 8004fa8:	f000 fc90 	bl	80058cc <__mdiff>
 8004fac:	68c2      	ldr	r2, [r0, #12]
 8004fae:	4607      	mov	r7, r0
 8004fb0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004fb2:	bb02      	cbnz	r2, 8004ff6 <_dtoa_r+0xa7e>
 8004fb4:	4601      	mov	r1, r0
 8004fb6:	4658      	mov	r0, fp
 8004fb8:	f000 fc6c 	bl	8005894 <__mcmp>
 8004fbc:	4602      	mov	r2, r0
 8004fbe:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004fc0:	4639      	mov	r1, r7
 8004fc2:	4628      	mov	r0, r5
 8004fc4:	e9cd 320b 	strd	r3, r2, [sp, #44]	; 0x2c
 8004fc8:	f000 fa26 	bl	8005418 <_Bfree>
 8004fcc:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8004fce:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8004fd0:	9f08      	ldr	r7, [sp, #32]
 8004fd2:	ea43 0102 	orr.w	r1, r3, r2
 8004fd6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004fd8:	430b      	orrs	r3, r1
 8004fda:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004fdc:	d10d      	bne.n	8004ffa <_dtoa_r+0xa82>
 8004fde:	2b39      	cmp	r3, #57	; 0x39
 8004fe0:	d029      	beq.n	8005036 <_dtoa_r+0xabe>
 8004fe2:	f1b9 0f00 	cmp.w	r9, #0
 8004fe6:	dd01      	ble.n	8004fec <_dtoa_r+0xa74>
 8004fe8:	9b06      	ldr	r3, [sp, #24]
 8004fea:	3331      	adds	r3, #49	; 0x31
 8004fec:	9a04      	ldr	r2, [sp, #16]
 8004fee:	7013      	strb	r3, [r2, #0]
 8004ff0:	e776      	b.n	8004ee0 <_dtoa_r+0x968>
 8004ff2:	4630      	mov	r0, r6
 8004ff4:	e7b9      	b.n	8004f6a <_dtoa_r+0x9f2>
 8004ff6:	2201      	movs	r2, #1
 8004ff8:	e7e2      	b.n	8004fc0 <_dtoa_r+0xa48>
 8004ffa:	f1b9 0f00 	cmp.w	r9, #0
 8004ffe:	db06      	blt.n	800500e <_dtoa_r+0xa96>
 8005000:	9922      	ldr	r1, [sp, #136]	; 0x88
 8005002:	ea41 0909 	orr.w	r9, r1, r9
 8005006:	9909      	ldr	r1, [sp, #36]	; 0x24
 8005008:	ea59 0101 	orrs.w	r1, r9, r1
 800500c:	d120      	bne.n	8005050 <_dtoa_r+0xad8>
 800500e:	2a00      	cmp	r2, #0
 8005010:	ddec      	ble.n	8004fec <_dtoa_r+0xa74>
 8005012:	4659      	mov	r1, fp
 8005014:	2201      	movs	r2, #1
 8005016:	4628      	mov	r0, r5
 8005018:	9308      	str	r3, [sp, #32]
 800501a:	f000 fbcb 	bl	80057b4 <__lshift>
 800501e:	4621      	mov	r1, r4
 8005020:	4683      	mov	fp, r0
 8005022:	f000 fc37 	bl	8005894 <__mcmp>
 8005026:	2800      	cmp	r0, #0
 8005028:	9b08      	ldr	r3, [sp, #32]
 800502a:	dc02      	bgt.n	8005032 <_dtoa_r+0xaba>
 800502c:	d1de      	bne.n	8004fec <_dtoa_r+0xa74>
 800502e:	07da      	lsls	r2, r3, #31
 8005030:	d5dc      	bpl.n	8004fec <_dtoa_r+0xa74>
 8005032:	2b39      	cmp	r3, #57	; 0x39
 8005034:	d1d8      	bne.n	8004fe8 <_dtoa_r+0xa70>
 8005036:	2339      	movs	r3, #57	; 0x39
 8005038:	9a04      	ldr	r2, [sp, #16]
 800503a:	7013      	strb	r3, [r2, #0]
 800503c:	463b      	mov	r3, r7
 800503e:	461f      	mov	r7, r3
 8005040:	f817 2c01 	ldrb.w	r2, [r7, #-1]
 8005044:	3b01      	subs	r3, #1
 8005046:	2a39      	cmp	r2, #57	; 0x39
 8005048:	d050      	beq.n	80050ec <_dtoa_r+0xb74>
 800504a:	3201      	adds	r2, #1
 800504c:	701a      	strb	r2, [r3, #0]
 800504e:	e747      	b.n	8004ee0 <_dtoa_r+0x968>
 8005050:	2a00      	cmp	r2, #0
 8005052:	dd03      	ble.n	800505c <_dtoa_r+0xae4>
 8005054:	2b39      	cmp	r3, #57	; 0x39
 8005056:	d0ee      	beq.n	8005036 <_dtoa_r+0xabe>
 8005058:	3301      	adds	r3, #1
 800505a:	e7c7      	b.n	8004fec <_dtoa_r+0xa74>
 800505c:	9a08      	ldr	r2, [sp, #32]
 800505e:	990a      	ldr	r1, [sp, #40]	; 0x28
 8005060:	f802 3c01 	strb.w	r3, [r2, #-1]
 8005064:	428a      	cmp	r2, r1
 8005066:	d02a      	beq.n	80050be <_dtoa_r+0xb46>
 8005068:	4659      	mov	r1, fp
 800506a:	2300      	movs	r3, #0
 800506c:	220a      	movs	r2, #10
 800506e:	4628      	mov	r0, r5
 8005070:	f000 f9f4 	bl	800545c <__multadd>
 8005074:	45b0      	cmp	r8, r6
 8005076:	4683      	mov	fp, r0
 8005078:	f04f 0300 	mov.w	r3, #0
 800507c:	f04f 020a 	mov.w	r2, #10
 8005080:	4641      	mov	r1, r8
 8005082:	4628      	mov	r0, r5
 8005084:	d107      	bne.n	8005096 <_dtoa_r+0xb1e>
 8005086:	f000 f9e9 	bl	800545c <__multadd>
 800508a:	4680      	mov	r8, r0
 800508c:	4606      	mov	r6, r0
 800508e:	9b08      	ldr	r3, [sp, #32]
 8005090:	3301      	adds	r3, #1
 8005092:	9308      	str	r3, [sp, #32]
 8005094:	e775      	b.n	8004f82 <_dtoa_r+0xa0a>
 8005096:	f000 f9e1 	bl	800545c <__multadd>
 800509a:	4631      	mov	r1, r6
 800509c:	4680      	mov	r8, r0
 800509e:	2300      	movs	r3, #0
 80050a0:	220a      	movs	r2, #10
 80050a2:	4628      	mov	r0, r5
 80050a4:	f000 f9da 	bl	800545c <__multadd>
 80050a8:	4606      	mov	r6, r0
 80050aa:	e7f0      	b.n	800508e <_dtoa_r+0xb16>
 80050ac:	f1b9 0f00 	cmp.w	r9, #0
 80050b0:	bfcc      	ite	gt
 80050b2:	464f      	movgt	r7, r9
 80050b4:	2701      	movle	r7, #1
 80050b6:	f04f 0800 	mov.w	r8, #0
 80050ba:	9a03      	ldr	r2, [sp, #12]
 80050bc:	4417      	add	r7, r2
 80050be:	4659      	mov	r1, fp
 80050c0:	2201      	movs	r2, #1
 80050c2:	4628      	mov	r0, r5
 80050c4:	9308      	str	r3, [sp, #32]
 80050c6:	f000 fb75 	bl	80057b4 <__lshift>
 80050ca:	4621      	mov	r1, r4
 80050cc:	4683      	mov	fp, r0
 80050ce:	f000 fbe1 	bl	8005894 <__mcmp>
 80050d2:	2800      	cmp	r0, #0
 80050d4:	dcb2      	bgt.n	800503c <_dtoa_r+0xac4>
 80050d6:	d102      	bne.n	80050de <_dtoa_r+0xb66>
 80050d8:	9b08      	ldr	r3, [sp, #32]
 80050da:	07db      	lsls	r3, r3, #31
 80050dc:	d4ae      	bmi.n	800503c <_dtoa_r+0xac4>
 80050de:	463b      	mov	r3, r7
 80050e0:	461f      	mov	r7, r3
 80050e2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80050e6:	2a30      	cmp	r2, #48	; 0x30
 80050e8:	d0fa      	beq.n	80050e0 <_dtoa_r+0xb68>
 80050ea:	e6f9      	b.n	8004ee0 <_dtoa_r+0x968>
 80050ec:	9a03      	ldr	r2, [sp, #12]
 80050ee:	429a      	cmp	r2, r3
 80050f0:	d1a5      	bne.n	800503e <_dtoa_r+0xac6>
 80050f2:	2331      	movs	r3, #49	; 0x31
 80050f4:	f10a 0a01 	add.w	sl, sl, #1
 80050f8:	e779      	b.n	8004fee <_dtoa_r+0xa76>
 80050fa:	4b14      	ldr	r3, [pc, #80]	; (800514c <_dtoa_r+0xbd4>)
 80050fc:	f7ff baa8 	b.w	8004650 <_dtoa_r+0xd8>
 8005100:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8005102:	2b00      	cmp	r3, #0
 8005104:	f47f aa81 	bne.w	800460a <_dtoa_r+0x92>
 8005108:	4b11      	ldr	r3, [pc, #68]	; (8005150 <_dtoa_r+0xbd8>)
 800510a:	f7ff baa1 	b.w	8004650 <_dtoa_r+0xd8>
 800510e:	f1b9 0f00 	cmp.w	r9, #0
 8005112:	dc03      	bgt.n	800511c <_dtoa_r+0xba4>
 8005114:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8005116:	2b02      	cmp	r3, #2
 8005118:	f73f aecb 	bgt.w	8004eb2 <_dtoa_r+0x93a>
 800511c:	9f03      	ldr	r7, [sp, #12]
 800511e:	4621      	mov	r1, r4
 8005120:	4658      	mov	r0, fp
 8005122:	f7ff f99b 	bl	800445c <quorem>
 8005126:	9a03      	ldr	r2, [sp, #12]
 8005128:	f100 0330 	add.w	r3, r0, #48	; 0x30
 800512c:	f807 3b01 	strb.w	r3, [r7], #1
 8005130:	1aba      	subs	r2, r7, r2
 8005132:	4591      	cmp	r9, r2
 8005134:	ddba      	ble.n	80050ac <_dtoa_r+0xb34>
 8005136:	4659      	mov	r1, fp
 8005138:	2300      	movs	r3, #0
 800513a:	220a      	movs	r2, #10
 800513c:	4628      	mov	r0, r5
 800513e:	f000 f98d 	bl	800545c <__multadd>
 8005142:	4683      	mov	fp, r0
 8005144:	e7eb      	b.n	800511e <_dtoa_r+0xba6>
 8005146:	bf00      	nop
 8005148:	080066c7 	.word	0x080066c7
 800514c:	08006624 	.word	0x08006624
 8005150:	08006648 	.word	0x08006648

08005154 <std>:
 8005154:	2300      	movs	r3, #0
 8005156:	b510      	push	{r4, lr}
 8005158:	4604      	mov	r4, r0
 800515a:	e9c0 3300 	strd	r3, r3, [r0]
 800515e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8005162:	6083      	str	r3, [r0, #8]
 8005164:	8181      	strh	r1, [r0, #12]
 8005166:	6643      	str	r3, [r0, #100]	; 0x64
 8005168:	81c2      	strh	r2, [r0, #14]
 800516a:	6183      	str	r3, [r0, #24]
 800516c:	4619      	mov	r1, r3
 800516e:	2208      	movs	r2, #8
 8005170:	305c      	adds	r0, #92	; 0x5c
 8005172:	f7fe fcf3 	bl	8003b5c <memset>
 8005176:	4b05      	ldr	r3, [pc, #20]	; (800518c <std+0x38>)
 8005178:	6224      	str	r4, [r4, #32]
 800517a:	6263      	str	r3, [r4, #36]	; 0x24
 800517c:	4b04      	ldr	r3, [pc, #16]	; (8005190 <std+0x3c>)
 800517e:	62a3      	str	r3, [r4, #40]	; 0x28
 8005180:	4b04      	ldr	r3, [pc, #16]	; (8005194 <std+0x40>)
 8005182:	62e3      	str	r3, [r4, #44]	; 0x2c
 8005184:	4b04      	ldr	r3, [pc, #16]	; (8005198 <std+0x44>)
 8005186:	6323      	str	r3, [r4, #48]	; 0x30
 8005188:	bd10      	pop	{r4, pc}
 800518a:	bf00      	nop
 800518c:	08005f4d 	.word	0x08005f4d
 8005190:	08005f6f 	.word	0x08005f6f
 8005194:	08005fa7 	.word	0x08005fa7
 8005198:	08005fcb 	.word	0x08005fcb

0800519c <_cleanup_r>:
 800519c:	4901      	ldr	r1, [pc, #4]	; (80051a4 <_cleanup_r+0x8>)
 800519e:	f000 b8af 	b.w	8005300 <_fwalk_reent>
 80051a2:	bf00      	nop
 80051a4:	080062d9 	.word	0x080062d9

080051a8 <__sfmoreglue>:
 80051a8:	2268      	movs	r2, #104	; 0x68
 80051aa:	b570      	push	{r4, r5, r6, lr}
 80051ac:	1e4d      	subs	r5, r1, #1
 80051ae:	4355      	muls	r5, r2
 80051b0:	460e      	mov	r6, r1
 80051b2:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80051b6:	f000 fced 	bl	8005b94 <_malloc_r>
 80051ba:	4604      	mov	r4, r0
 80051bc:	b140      	cbz	r0, 80051d0 <__sfmoreglue+0x28>
 80051be:	2100      	movs	r1, #0
 80051c0:	e9c0 1600 	strd	r1, r6, [r0]
 80051c4:	300c      	adds	r0, #12
 80051c6:	60a0      	str	r0, [r4, #8]
 80051c8:	f105 0268 	add.w	r2, r5, #104	; 0x68
 80051cc:	f7fe fcc6 	bl	8003b5c <memset>
 80051d0:	4620      	mov	r0, r4
 80051d2:	bd70      	pop	{r4, r5, r6, pc}

080051d4 <__sfp_lock_acquire>:
 80051d4:	4801      	ldr	r0, [pc, #4]	; (80051dc <__sfp_lock_acquire+0x8>)
 80051d6:	f000 b8b8 	b.w	800534a <__retarget_lock_acquire_recursive>
 80051da:	bf00      	nop
 80051dc:	200002fd 	.word	0x200002fd

080051e0 <__sfp_lock_release>:
 80051e0:	4801      	ldr	r0, [pc, #4]	; (80051e8 <__sfp_lock_release+0x8>)
 80051e2:	f000 b8b3 	b.w	800534c <__retarget_lock_release_recursive>
 80051e6:	bf00      	nop
 80051e8:	200002fd 	.word	0x200002fd

080051ec <__sinit_lock_acquire>:
 80051ec:	4801      	ldr	r0, [pc, #4]	; (80051f4 <__sinit_lock_acquire+0x8>)
 80051ee:	f000 b8ac 	b.w	800534a <__retarget_lock_acquire_recursive>
 80051f2:	bf00      	nop
 80051f4:	200002fe 	.word	0x200002fe

080051f8 <__sinit_lock_release>:
 80051f8:	4801      	ldr	r0, [pc, #4]	; (8005200 <__sinit_lock_release+0x8>)
 80051fa:	f000 b8a7 	b.w	800534c <__retarget_lock_release_recursive>
 80051fe:	bf00      	nop
 8005200:	200002fe 	.word	0x200002fe

08005204 <__sinit>:
 8005204:	b510      	push	{r4, lr}
 8005206:	4604      	mov	r4, r0
 8005208:	f7ff fff0 	bl	80051ec <__sinit_lock_acquire>
 800520c:	69a3      	ldr	r3, [r4, #24]
 800520e:	b11b      	cbz	r3, 8005218 <__sinit+0x14>
 8005210:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005214:	f7ff bff0 	b.w	80051f8 <__sinit_lock_release>
 8005218:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800521c:	6523      	str	r3, [r4, #80]	; 0x50
 800521e:	4b13      	ldr	r3, [pc, #76]	; (800526c <__sinit+0x68>)
 8005220:	4a13      	ldr	r2, [pc, #76]	; (8005270 <__sinit+0x6c>)
 8005222:	681b      	ldr	r3, [r3, #0]
 8005224:	62a2      	str	r2, [r4, #40]	; 0x28
 8005226:	42a3      	cmp	r3, r4
 8005228:	bf08      	it	eq
 800522a:	2301      	moveq	r3, #1
 800522c:	4620      	mov	r0, r4
 800522e:	bf08      	it	eq
 8005230:	61a3      	streq	r3, [r4, #24]
 8005232:	f000 f81f 	bl	8005274 <__sfp>
 8005236:	6060      	str	r0, [r4, #4]
 8005238:	4620      	mov	r0, r4
 800523a:	f000 f81b 	bl	8005274 <__sfp>
 800523e:	60a0      	str	r0, [r4, #8]
 8005240:	4620      	mov	r0, r4
 8005242:	f000 f817 	bl	8005274 <__sfp>
 8005246:	2200      	movs	r2, #0
 8005248:	2104      	movs	r1, #4
 800524a:	60e0      	str	r0, [r4, #12]
 800524c:	6860      	ldr	r0, [r4, #4]
 800524e:	f7ff ff81 	bl	8005154 <std>
 8005252:	2201      	movs	r2, #1
 8005254:	2109      	movs	r1, #9
 8005256:	68a0      	ldr	r0, [r4, #8]
 8005258:	f7ff ff7c 	bl	8005154 <std>
 800525c:	2202      	movs	r2, #2
 800525e:	2112      	movs	r1, #18
 8005260:	68e0      	ldr	r0, [r4, #12]
 8005262:	f7ff ff77 	bl	8005154 <std>
 8005266:	2301      	movs	r3, #1
 8005268:	61a3      	str	r3, [r4, #24]
 800526a:	e7d1      	b.n	8005210 <__sinit+0xc>
 800526c:	08006610 	.word	0x08006610
 8005270:	0800519d 	.word	0x0800519d

08005274 <__sfp>:
 8005274:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005276:	4607      	mov	r7, r0
 8005278:	f7ff ffac 	bl	80051d4 <__sfp_lock_acquire>
 800527c:	4b1e      	ldr	r3, [pc, #120]	; (80052f8 <__sfp+0x84>)
 800527e:	681e      	ldr	r6, [r3, #0]
 8005280:	69b3      	ldr	r3, [r6, #24]
 8005282:	b913      	cbnz	r3, 800528a <__sfp+0x16>
 8005284:	4630      	mov	r0, r6
 8005286:	f7ff ffbd 	bl	8005204 <__sinit>
 800528a:	3648      	adds	r6, #72	; 0x48
 800528c:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8005290:	3b01      	subs	r3, #1
 8005292:	d503      	bpl.n	800529c <__sfp+0x28>
 8005294:	6833      	ldr	r3, [r6, #0]
 8005296:	b30b      	cbz	r3, 80052dc <__sfp+0x68>
 8005298:	6836      	ldr	r6, [r6, #0]
 800529a:	e7f7      	b.n	800528c <__sfp+0x18>
 800529c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80052a0:	b9d5      	cbnz	r5, 80052d8 <__sfp+0x64>
 80052a2:	4b16      	ldr	r3, [pc, #88]	; (80052fc <__sfp+0x88>)
 80052a4:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80052a8:	60e3      	str	r3, [r4, #12]
 80052aa:	6665      	str	r5, [r4, #100]	; 0x64
 80052ac:	f000 f84c 	bl	8005348 <__retarget_lock_init_recursive>
 80052b0:	f7ff ff96 	bl	80051e0 <__sfp_lock_release>
 80052b4:	2208      	movs	r2, #8
 80052b6:	4629      	mov	r1, r5
 80052b8:	e9c4 5501 	strd	r5, r5, [r4, #4]
 80052bc:	e9c4 5504 	strd	r5, r5, [r4, #16]
 80052c0:	6025      	str	r5, [r4, #0]
 80052c2:	61a5      	str	r5, [r4, #24]
 80052c4:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 80052c8:	f7fe fc48 	bl	8003b5c <memset>
 80052cc:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 80052d0:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 80052d4:	4620      	mov	r0, r4
 80052d6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80052d8:	3468      	adds	r4, #104	; 0x68
 80052da:	e7d9      	b.n	8005290 <__sfp+0x1c>
 80052dc:	2104      	movs	r1, #4
 80052de:	4638      	mov	r0, r7
 80052e0:	f7ff ff62 	bl	80051a8 <__sfmoreglue>
 80052e4:	4604      	mov	r4, r0
 80052e6:	6030      	str	r0, [r6, #0]
 80052e8:	2800      	cmp	r0, #0
 80052ea:	d1d5      	bne.n	8005298 <__sfp+0x24>
 80052ec:	f7ff ff78 	bl	80051e0 <__sfp_lock_release>
 80052f0:	230c      	movs	r3, #12
 80052f2:	603b      	str	r3, [r7, #0]
 80052f4:	e7ee      	b.n	80052d4 <__sfp+0x60>
 80052f6:	bf00      	nop
 80052f8:	08006610 	.word	0x08006610
 80052fc:	ffff0001 	.word	0xffff0001

08005300 <_fwalk_reent>:
 8005300:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005304:	4606      	mov	r6, r0
 8005306:	4688      	mov	r8, r1
 8005308:	2700      	movs	r7, #0
 800530a:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800530e:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8005312:	f1b9 0901 	subs.w	r9, r9, #1
 8005316:	d505      	bpl.n	8005324 <_fwalk_reent+0x24>
 8005318:	6824      	ldr	r4, [r4, #0]
 800531a:	2c00      	cmp	r4, #0
 800531c:	d1f7      	bne.n	800530e <_fwalk_reent+0xe>
 800531e:	4638      	mov	r0, r7
 8005320:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005324:	89ab      	ldrh	r3, [r5, #12]
 8005326:	2b01      	cmp	r3, #1
 8005328:	d907      	bls.n	800533a <_fwalk_reent+0x3a>
 800532a:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800532e:	3301      	adds	r3, #1
 8005330:	d003      	beq.n	800533a <_fwalk_reent+0x3a>
 8005332:	4629      	mov	r1, r5
 8005334:	4630      	mov	r0, r6
 8005336:	47c0      	blx	r8
 8005338:	4307      	orrs	r7, r0
 800533a:	3568      	adds	r5, #104	; 0x68
 800533c:	e7e9      	b.n	8005312 <_fwalk_reent+0x12>
	...

08005340 <_localeconv_r>:
 8005340:	4800      	ldr	r0, [pc, #0]	; (8005344 <_localeconv_r+0x4>)
 8005342:	4770      	bx	lr
 8005344:	2000016c 	.word	0x2000016c

08005348 <__retarget_lock_init_recursive>:
 8005348:	4770      	bx	lr

0800534a <__retarget_lock_acquire_recursive>:
 800534a:	4770      	bx	lr

0800534c <__retarget_lock_release_recursive>:
 800534c:	4770      	bx	lr
	...

08005350 <malloc>:
 8005350:	4b02      	ldr	r3, [pc, #8]	; (800535c <malloc+0xc>)
 8005352:	4601      	mov	r1, r0
 8005354:	6818      	ldr	r0, [r3, #0]
 8005356:	f000 bc1d 	b.w	8005b94 <_malloc_r>
 800535a:	bf00      	nop
 800535c:	20000018 	.word	0x20000018

08005360 <memchr>:
 8005360:	4603      	mov	r3, r0
 8005362:	b510      	push	{r4, lr}
 8005364:	b2c9      	uxtb	r1, r1
 8005366:	4402      	add	r2, r0
 8005368:	4293      	cmp	r3, r2
 800536a:	4618      	mov	r0, r3
 800536c:	d101      	bne.n	8005372 <memchr+0x12>
 800536e:	2000      	movs	r0, #0
 8005370:	e003      	b.n	800537a <memchr+0x1a>
 8005372:	7804      	ldrb	r4, [r0, #0]
 8005374:	3301      	adds	r3, #1
 8005376:	428c      	cmp	r4, r1
 8005378:	d1f6      	bne.n	8005368 <memchr+0x8>
 800537a:	bd10      	pop	{r4, pc}

0800537c <memcpy>:
 800537c:	440a      	add	r2, r1
 800537e:	4291      	cmp	r1, r2
 8005380:	f100 33ff 	add.w	r3, r0, #4294967295
 8005384:	d100      	bne.n	8005388 <memcpy+0xc>
 8005386:	4770      	bx	lr
 8005388:	b510      	push	{r4, lr}
 800538a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800538e:	4291      	cmp	r1, r2
 8005390:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005394:	d1f9      	bne.n	800538a <memcpy+0xe>
 8005396:	bd10      	pop	{r4, pc}

08005398 <_Balloc>:
 8005398:	b570      	push	{r4, r5, r6, lr}
 800539a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800539c:	4604      	mov	r4, r0
 800539e:	460d      	mov	r5, r1
 80053a0:	b976      	cbnz	r6, 80053c0 <_Balloc+0x28>
 80053a2:	2010      	movs	r0, #16
 80053a4:	f7ff ffd4 	bl	8005350 <malloc>
 80053a8:	4602      	mov	r2, r0
 80053aa:	6260      	str	r0, [r4, #36]	; 0x24
 80053ac:	b920      	cbnz	r0, 80053b8 <_Balloc+0x20>
 80053ae:	2166      	movs	r1, #102	; 0x66
 80053b0:	4b17      	ldr	r3, [pc, #92]	; (8005410 <_Balloc+0x78>)
 80053b2:	4818      	ldr	r0, [pc, #96]	; (8005414 <_Balloc+0x7c>)
 80053b4:	f000 fee0 	bl	8006178 <__assert_func>
 80053b8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80053bc:	6006      	str	r6, [r0, #0]
 80053be:	60c6      	str	r6, [r0, #12]
 80053c0:	6a66      	ldr	r6, [r4, #36]	; 0x24
 80053c2:	68f3      	ldr	r3, [r6, #12]
 80053c4:	b183      	cbz	r3, 80053e8 <_Balloc+0x50>
 80053c6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80053c8:	68db      	ldr	r3, [r3, #12]
 80053ca:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80053ce:	b9b8      	cbnz	r0, 8005400 <_Balloc+0x68>
 80053d0:	2101      	movs	r1, #1
 80053d2:	fa01 f605 	lsl.w	r6, r1, r5
 80053d6:	1d72      	adds	r2, r6, #5
 80053d8:	4620      	mov	r0, r4
 80053da:	0092      	lsls	r2, r2, #2
 80053dc:	f000 fb5e 	bl	8005a9c <_calloc_r>
 80053e0:	b160      	cbz	r0, 80053fc <_Balloc+0x64>
 80053e2:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80053e6:	e00e      	b.n	8005406 <_Balloc+0x6e>
 80053e8:	2221      	movs	r2, #33	; 0x21
 80053ea:	2104      	movs	r1, #4
 80053ec:	4620      	mov	r0, r4
 80053ee:	f000 fb55 	bl	8005a9c <_calloc_r>
 80053f2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80053f4:	60f0      	str	r0, [r6, #12]
 80053f6:	68db      	ldr	r3, [r3, #12]
 80053f8:	2b00      	cmp	r3, #0
 80053fa:	d1e4      	bne.n	80053c6 <_Balloc+0x2e>
 80053fc:	2000      	movs	r0, #0
 80053fe:	bd70      	pop	{r4, r5, r6, pc}
 8005400:	6802      	ldr	r2, [r0, #0]
 8005402:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8005406:	2300      	movs	r3, #0
 8005408:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800540c:	e7f7      	b.n	80053fe <_Balloc+0x66>
 800540e:	bf00      	nop
 8005410:	08006655 	.word	0x08006655
 8005414:	08006738 	.word	0x08006738

08005418 <_Bfree>:
 8005418:	b570      	push	{r4, r5, r6, lr}
 800541a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800541c:	4605      	mov	r5, r0
 800541e:	460c      	mov	r4, r1
 8005420:	b976      	cbnz	r6, 8005440 <_Bfree+0x28>
 8005422:	2010      	movs	r0, #16
 8005424:	f7ff ff94 	bl	8005350 <malloc>
 8005428:	4602      	mov	r2, r0
 800542a:	6268      	str	r0, [r5, #36]	; 0x24
 800542c:	b920      	cbnz	r0, 8005438 <_Bfree+0x20>
 800542e:	218a      	movs	r1, #138	; 0x8a
 8005430:	4b08      	ldr	r3, [pc, #32]	; (8005454 <_Bfree+0x3c>)
 8005432:	4809      	ldr	r0, [pc, #36]	; (8005458 <_Bfree+0x40>)
 8005434:	f000 fea0 	bl	8006178 <__assert_func>
 8005438:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800543c:	6006      	str	r6, [r0, #0]
 800543e:	60c6      	str	r6, [r0, #12]
 8005440:	b13c      	cbz	r4, 8005452 <_Bfree+0x3a>
 8005442:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8005444:	6862      	ldr	r2, [r4, #4]
 8005446:	68db      	ldr	r3, [r3, #12]
 8005448:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800544c:	6021      	str	r1, [r4, #0]
 800544e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8005452:	bd70      	pop	{r4, r5, r6, pc}
 8005454:	08006655 	.word	0x08006655
 8005458:	08006738 	.word	0x08006738

0800545c <__multadd>:
 800545c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005460:	4607      	mov	r7, r0
 8005462:	460c      	mov	r4, r1
 8005464:	461e      	mov	r6, r3
 8005466:	2000      	movs	r0, #0
 8005468:	690d      	ldr	r5, [r1, #16]
 800546a:	f101 0c14 	add.w	ip, r1, #20
 800546e:	f8dc 3000 	ldr.w	r3, [ip]
 8005472:	3001      	adds	r0, #1
 8005474:	b299      	uxth	r1, r3
 8005476:	fb02 6101 	mla	r1, r2, r1, r6
 800547a:	0c1e      	lsrs	r6, r3, #16
 800547c:	0c0b      	lsrs	r3, r1, #16
 800547e:	fb02 3306 	mla	r3, r2, r6, r3
 8005482:	b289      	uxth	r1, r1
 8005484:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8005488:	4285      	cmp	r5, r0
 800548a:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800548e:	f84c 1b04 	str.w	r1, [ip], #4
 8005492:	dcec      	bgt.n	800546e <__multadd+0x12>
 8005494:	b30e      	cbz	r6, 80054da <__multadd+0x7e>
 8005496:	68a3      	ldr	r3, [r4, #8]
 8005498:	42ab      	cmp	r3, r5
 800549a:	dc19      	bgt.n	80054d0 <__multadd+0x74>
 800549c:	6861      	ldr	r1, [r4, #4]
 800549e:	4638      	mov	r0, r7
 80054a0:	3101      	adds	r1, #1
 80054a2:	f7ff ff79 	bl	8005398 <_Balloc>
 80054a6:	4680      	mov	r8, r0
 80054a8:	b928      	cbnz	r0, 80054b6 <__multadd+0x5a>
 80054aa:	4602      	mov	r2, r0
 80054ac:	21b5      	movs	r1, #181	; 0xb5
 80054ae:	4b0c      	ldr	r3, [pc, #48]	; (80054e0 <__multadd+0x84>)
 80054b0:	480c      	ldr	r0, [pc, #48]	; (80054e4 <__multadd+0x88>)
 80054b2:	f000 fe61 	bl	8006178 <__assert_func>
 80054b6:	6922      	ldr	r2, [r4, #16]
 80054b8:	f104 010c 	add.w	r1, r4, #12
 80054bc:	3202      	adds	r2, #2
 80054be:	0092      	lsls	r2, r2, #2
 80054c0:	300c      	adds	r0, #12
 80054c2:	f7ff ff5b 	bl	800537c <memcpy>
 80054c6:	4621      	mov	r1, r4
 80054c8:	4638      	mov	r0, r7
 80054ca:	f7ff ffa5 	bl	8005418 <_Bfree>
 80054ce:	4644      	mov	r4, r8
 80054d0:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80054d4:	3501      	adds	r5, #1
 80054d6:	615e      	str	r6, [r3, #20]
 80054d8:	6125      	str	r5, [r4, #16]
 80054da:	4620      	mov	r0, r4
 80054dc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80054e0:	080066c7 	.word	0x080066c7
 80054e4:	08006738 	.word	0x08006738

080054e8 <__hi0bits>:
 80054e8:	0c02      	lsrs	r2, r0, #16
 80054ea:	0412      	lsls	r2, r2, #16
 80054ec:	4603      	mov	r3, r0
 80054ee:	b9ca      	cbnz	r2, 8005524 <__hi0bits+0x3c>
 80054f0:	0403      	lsls	r3, r0, #16
 80054f2:	2010      	movs	r0, #16
 80054f4:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 80054f8:	bf04      	itt	eq
 80054fa:	021b      	lsleq	r3, r3, #8
 80054fc:	3008      	addeq	r0, #8
 80054fe:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 8005502:	bf04      	itt	eq
 8005504:	011b      	lsleq	r3, r3, #4
 8005506:	3004      	addeq	r0, #4
 8005508:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 800550c:	bf04      	itt	eq
 800550e:	009b      	lsleq	r3, r3, #2
 8005510:	3002      	addeq	r0, #2
 8005512:	2b00      	cmp	r3, #0
 8005514:	db05      	blt.n	8005522 <__hi0bits+0x3a>
 8005516:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
 800551a:	f100 0001 	add.w	r0, r0, #1
 800551e:	bf08      	it	eq
 8005520:	2020      	moveq	r0, #32
 8005522:	4770      	bx	lr
 8005524:	2000      	movs	r0, #0
 8005526:	e7e5      	b.n	80054f4 <__hi0bits+0xc>

08005528 <__lo0bits>:
 8005528:	6803      	ldr	r3, [r0, #0]
 800552a:	4602      	mov	r2, r0
 800552c:	f013 0007 	ands.w	r0, r3, #7
 8005530:	d00b      	beq.n	800554a <__lo0bits+0x22>
 8005532:	07d9      	lsls	r1, r3, #31
 8005534:	d421      	bmi.n	800557a <__lo0bits+0x52>
 8005536:	0798      	lsls	r0, r3, #30
 8005538:	bf49      	itett	mi
 800553a:	085b      	lsrmi	r3, r3, #1
 800553c:	089b      	lsrpl	r3, r3, #2
 800553e:	2001      	movmi	r0, #1
 8005540:	6013      	strmi	r3, [r2, #0]
 8005542:	bf5c      	itt	pl
 8005544:	2002      	movpl	r0, #2
 8005546:	6013      	strpl	r3, [r2, #0]
 8005548:	4770      	bx	lr
 800554a:	b299      	uxth	r1, r3
 800554c:	b909      	cbnz	r1, 8005552 <__lo0bits+0x2a>
 800554e:	2010      	movs	r0, #16
 8005550:	0c1b      	lsrs	r3, r3, #16
 8005552:	b2d9      	uxtb	r1, r3
 8005554:	b909      	cbnz	r1, 800555a <__lo0bits+0x32>
 8005556:	3008      	adds	r0, #8
 8005558:	0a1b      	lsrs	r3, r3, #8
 800555a:	0719      	lsls	r1, r3, #28
 800555c:	bf04      	itt	eq
 800555e:	091b      	lsreq	r3, r3, #4
 8005560:	3004      	addeq	r0, #4
 8005562:	0799      	lsls	r1, r3, #30
 8005564:	bf04      	itt	eq
 8005566:	089b      	lsreq	r3, r3, #2
 8005568:	3002      	addeq	r0, #2
 800556a:	07d9      	lsls	r1, r3, #31
 800556c:	d403      	bmi.n	8005576 <__lo0bits+0x4e>
 800556e:	085b      	lsrs	r3, r3, #1
 8005570:	f100 0001 	add.w	r0, r0, #1
 8005574:	d003      	beq.n	800557e <__lo0bits+0x56>
 8005576:	6013      	str	r3, [r2, #0]
 8005578:	4770      	bx	lr
 800557a:	2000      	movs	r0, #0
 800557c:	4770      	bx	lr
 800557e:	2020      	movs	r0, #32
 8005580:	4770      	bx	lr
	...

08005584 <__i2b>:
 8005584:	b510      	push	{r4, lr}
 8005586:	460c      	mov	r4, r1
 8005588:	2101      	movs	r1, #1
 800558a:	f7ff ff05 	bl	8005398 <_Balloc>
 800558e:	4602      	mov	r2, r0
 8005590:	b928      	cbnz	r0, 800559e <__i2b+0x1a>
 8005592:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8005596:	4b04      	ldr	r3, [pc, #16]	; (80055a8 <__i2b+0x24>)
 8005598:	4804      	ldr	r0, [pc, #16]	; (80055ac <__i2b+0x28>)
 800559a:	f000 fded 	bl	8006178 <__assert_func>
 800559e:	2301      	movs	r3, #1
 80055a0:	6144      	str	r4, [r0, #20]
 80055a2:	6103      	str	r3, [r0, #16]
 80055a4:	bd10      	pop	{r4, pc}
 80055a6:	bf00      	nop
 80055a8:	080066c7 	.word	0x080066c7
 80055ac:	08006738 	.word	0x08006738

080055b0 <__multiply>:
 80055b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80055b4:	4691      	mov	r9, r2
 80055b6:	690a      	ldr	r2, [r1, #16]
 80055b8:	f8d9 3010 	ldr.w	r3, [r9, #16]
 80055bc:	460c      	mov	r4, r1
 80055be:	429a      	cmp	r2, r3
 80055c0:	bfbe      	ittt	lt
 80055c2:	460b      	movlt	r3, r1
 80055c4:	464c      	movlt	r4, r9
 80055c6:	4699      	movlt	r9, r3
 80055c8:	6927      	ldr	r7, [r4, #16]
 80055ca:	f8d9 a010 	ldr.w	sl, [r9, #16]
 80055ce:	68a3      	ldr	r3, [r4, #8]
 80055d0:	6861      	ldr	r1, [r4, #4]
 80055d2:	eb07 060a 	add.w	r6, r7, sl
 80055d6:	42b3      	cmp	r3, r6
 80055d8:	b085      	sub	sp, #20
 80055da:	bfb8      	it	lt
 80055dc:	3101      	addlt	r1, #1
 80055de:	f7ff fedb 	bl	8005398 <_Balloc>
 80055e2:	b930      	cbnz	r0, 80055f2 <__multiply+0x42>
 80055e4:	4602      	mov	r2, r0
 80055e6:	f240 115d 	movw	r1, #349	; 0x15d
 80055ea:	4b43      	ldr	r3, [pc, #268]	; (80056f8 <__multiply+0x148>)
 80055ec:	4843      	ldr	r0, [pc, #268]	; (80056fc <__multiply+0x14c>)
 80055ee:	f000 fdc3 	bl	8006178 <__assert_func>
 80055f2:	f100 0514 	add.w	r5, r0, #20
 80055f6:	462b      	mov	r3, r5
 80055f8:	2200      	movs	r2, #0
 80055fa:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 80055fe:	4543      	cmp	r3, r8
 8005600:	d321      	bcc.n	8005646 <__multiply+0x96>
 8005602:	f104 0314 	add.w	r3, r4, #20
 8005606:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800560a:	f109 0314 	add.w	r3, r9, #20
 800560e:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8005612:	9202      	str	r2, [sp, #8]
 8005614:	1b3a      	subs	r2, r7, r4
 8005616:	3a15      	subs	r2, #21
 8005618:	f022 0203 	bic.w	r2, r2, #3
 800561c:	3204      	adds	r2, #4
 800561e:	f104 0115 	add.w	r1, r4, #21
 8005622:	428f      	cmp	r7, r1
 8005624:	bf38      	it	cc
 8005626:	2204      	movcc	r2, #4
 8005628:	9201      	str	r2, [sp, #4]
 800562a:	9a02      	ldr	r2, [sp, #8]
 800562c:	9303      	str	r3, [sp, #12]
 800562e:	429a      	cmp	r2, r3
 8005630:	d80c      	bhi.n	800564c <__multiply+0x9c>
 8005632:	2e00      	cmp	r6, #0
 8005634:	dd03      	ble.n	800563e <__multiply+0x8e>
 8005636:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800563a:	2b00      	cmp	r3, #0
 800563c:	d059      	beq.n	80056f2 <__multiply+0x142>
 800563e:	6106      	str	r6, [r0, #16]
 8005640:	b005      	add	sp, #20
 8005642:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005646:	f843 2b04 	str.w	r2, [r3], #4
 800564a:	e7d8      	b.n	80055fe <__multiply+0x4e>
 800564c:	f8b3 a000 	ldrh.w	sl, [r3]
 8005650:	f1ba 0f00 	cmp.w	sl, #0
 8005654:	d023      	beq.n	800569e <__multiply+0xee>
 8005656:	46a9      	mov	r9, r5
 8005658:	f04f 0c00 	mov.w	ip, #0
 800565c:	f104 0e14 	add.w	lr, r4, #20
 8005660:	f85e 2b04 	ldr.w	r2, [lr], #4
 8005664:	f8d9 1000 	ldr.w	r1, [r9]
 8005668:	fa1f fb82 	uxth.w	fp, r2
 800566c:	b289      	uxth	r1, r1
 800566e:	fb0a 110b 	mla	r1, sl, fp, r1
 8005672:	4461      	add	r1, ip
 8005674:	f8d9 c000 	ldr.w	ip, [r9]
 8005678:	0c12      	lsrs	r2, r2, #16
 800567a:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 800567e:	fb0a c202 	mla	r2, sl, r2, ip
 8005682:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8005686:	b289      	uxth	r1, r1
 8005688:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800568c:	4577      	cmp	r7, lr
 800568e:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8005692:	f849 1b04 	str.w	r1, [r9], #4
 8005696:	d8e3      	bhi.n	8005660 <__multiply+0xb0>
 8005698:	9a01      	ldr	r2, [sp, #4]
 800569a:	f845 c002 	str.w	ip, [r5, r2]
 800569e:	9a03      	ldr	r2, [sp, #12]
 80056a0:	3304      	adds	r3, #4
 80056a2:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 80056a6:	f1b9 0f00 	cmp.w	r9, #0
 80056aa:	d020      	beq.n	80056ee <__multiply+0x13e>
 80056ac:	46ae      	mov	lr, r5
 80056ae:	f04f 0a00 	mov.w	sl, #0
 80056b2:	6829      	ldr	r1, [r5, #0]
 80056b4:	f104 0c14 	add.w	ip, r4, #20
 80056b8:	f8bc b000 	ldrh.w	fp, [ip]
 80056bc:	f8be 2002 	ldrh.w	r2, [lr, #2]
 80056c0:	b289      	uxth	r1, r1
 80056c2:	fb09 220b 	mla	r2, r9, fp, r2
 80056c6:	4492      	add	sl, r2
 80056c8:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 80056cc:	f84e 1b04 	str.w	r1, [lr], #4
 80056d0:	f85c 2b04 	ldr.w	r2, [ip], #4
 80056d4:	f8be 1000 	ldrh.w	r1, [lr]
 80056d8:	0c12      	lsrs	r2, r2, #16
 80056da:	fb09 1102 	mla	r1, r9, r2, r1
 80056de:	4567      	cmp	r7, ip
 80056e0:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 80056e4:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 80056e8:	d8e6      	bhi.n	80056b8 <__multiply+0x108>
 80056ea:	9a01      	ldr	r2, [sp, #4]
 80056ec:	50a9      	str	r1, [r5, r2]
 80056ee:	3504      	adds	r5, #4
 80056f0:	e79b      	b.n	800562a <__multiply+0x7a>
 80056f2:	3e01      	subs	r6, #1
 80056f4:	e79d      	b.n	8005632 <__multiply+0x82>
 80056f6:	bf00      	nop
 80056f8:	080066c7 	.word	0x080066c7
 80056fc:	08006738 	.word	0x08006738

08005700 <__pow5mult>:
 8005700:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005704:	4615      	mov	r5, r2
 8005706:	f012 0203 	ands.w	r2, r2, #3
 800570a:	4606      	mov	r6, r0
 800570c:	460f      	mov	r7, r1
 800570e:	d007      	beq.n	8005720 <__pow5mult+0x20>
 8005710:	4c25      	ldr	r4, [pc, #148]	; (80057a8 <__pow5mult+0xa8>)
 8005712:	3a01      	subs	r2, #1
 8005714:	2300      	movs	r3, #0
 8005716:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800571a:	f7ff fe9f 	bl	800545c <__multadd>
 800571e:	4607      	mov	r7, r0
 8005720:	10ad      	asrs	r5, r5, #2
 8005722:	d03d      	beq.n	80057a0 <__pow5mult+0xa0>
 8005724:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8005726:	b97c      	cbnz	r4, 8005748 <__pow5mult+0x48>
 8005728:	2010      	movs	r0, #16
 800572a:	f7ff fe11 	bl	8005350 <malloc>
 800572e:	4602      	mov	r2, r0
 8005730:	6270      	str	r0, [r6, #36]	; 0x24
 8005732:	b928      	cbnz	r0, 8005740 <__pow5mult+0x40>
 8005734:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8005738:	4b1c      	ldr	r3, [pc, #112]	; (80057ac <__pow5mult+0xac>)
 800573a:	481d      	ldr	r0, [pc, #116]	; (80057b0 <__pow5mult+0xb0>)
 800573c:	f000 fd1c 	bl	8006178 <__assert_func>
 8005740:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8005744:	6004      	str	r4, [r0, #0]
 8005746:	60c4      	str	r4, [r0, #12]
 8005748:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800574c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8005750:	b94c      	cbnz	r4, 8005766 <__pow5mult+0x66>
 8005752:	f240 2171 	movw	r1, #625	; 0x271
 8005756:	4630      	mov	r0, r6
 8005758:	f7ff ff14 	bl	8005584 <__i2b>
 800575c:	2300      	movs	r3, #0
 800575e:	4604      	mov	r4, r0
 8005760:	f8c8 0008 	str.w	r0, [r8, #8]
 8005764:	6003      	str	r3, [r0, #0]
 8005766:	f04f 0900 	mov.w	r9, #0
 800576a:	07eb      	lsls	r3, r5, #31
 800576c:	d50a      	bpl.n	8005784 <__pow5mult+0x84>
 800576e:	4639      	mov	r1, r7
 8005770:	4622      	mov	r2, r4
 8005772:	4630      	mov	r0, r6
 8005774:	f7ff ff1c 	bl	80055b0 <__multiply>
 8005778:	4680      	mov	r8, r0
 800577a:	4639      	mov	r1, r7
 800577c:	4630      	mov	r0, r6
 800577e:	f7ff fe4b 	bl	8005418 <_Bfree>
 8005782:	4647      	mov	r7, r8
 8005784:	106d      	asrs	r5, r5, #1
 8005786:	d00b      	beq.n	80057a0 <__pow5mult+0xa0>
 8005788:	6820      	ldr	r0, [r4, #0]
 800578a:	b938      	cbnz	r0, 800579c <__pow5mult+0x9c>
 800578c:	4622      	mov	r2, r4
 800578e:	4621      	mov	r1, r4
 8005790:	4630      	mov	r0, r6
 8005792:	f7ff ff0d 	bl	80055b0 <__multiply>
 8005796:	6020      	str	r0, [r4, #0]
 8005798:	f8c0 9000 	str.w	r9, [r0]
 800579c:	4604      	mov	r4, r0
 800579e:	e7e4      	b.n	800576a <__pow5mult+0x6a>
 80057a0:	4638      	mov	r0, r7
 80057a2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80057a6:	bf00      	nop
 80057a8:	08006888 	.word	0x08006888
 80057ac:	08006655 	.word	0x08006655
 80057b0:	08006738 	.word	0x08006738

080057b4 <__lshift>:
 80057b4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80057b8:	460c      	mov	r4, r1
 80057ba:	4607      	mov	r7, r0
 80057bc:	4691      	mov	r9, r2
 80057be:	6923      	ldr	r3, [r4, #16]
 80057c0:	6849      	ldr	r1, [r1, #4]
 80057c2:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80057c6:	68a3      	ldr	r3, [r4, #8]
 80057c8:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80057cc:	f108 0601 	add.w	r6, r8, #1
 80057d0:	42b3      	cmp	r3, r6
 80057d2:	db0b      	blt.n	80057ec <__lshift+0x38>
 80057d4:	4638      	mov	r0, r7
 80057d6:	f7ff fddf 	bl	8005398 <_Balloc>
 80057da:	4605      	mov	r5, r0
 80057dc:	b948      	cbnz	r0, 80057f2 <__lshift+0x3e>
 80057de:	4602      	mov	r2, r0
 80057e0:	f240 11d9 	movw	r1, #473	; 0x1d9
 80057e4:	4b29      	ldr	r3, [pc, #164]	; (800588c <__lshift+0xd8>)
 80057e6:	482a      	ldr	r0, [pc, #168]	; (8005890 <__lshift+0xdc>)
 80057e8:	f000 fcc6 	bl	8006178 <__assert_func>
 80057ec:	3101      	adds	r1, #1
 80057ee:	005b      	lsls	r3, r3, #1
 80057f0:	e7ee      	b.n	80057d0 <__lshift+0x1c>
 80057f2:	2300      	movs	r3, #0
 80057f4:	f100 0114 	add.w	r1, r0, #20
 80057f8:	f100 0210 	add.w	r2, r0, #16
 80057fc:	4618      	mov	r0, r3
 80057fe:	4553      	cmp	r3, sl
 8005800:	db37      	blt.n	8005872 <__lshift+0xbe>
 8005802:	6920      	ldr	r0, [r4, #16]
 8005804:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8005808:	f104 0314 	add.w	r3, r4, #20
 800580c:	f019 091f 	ands.w	r9, r9, #31
 8005810:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8005814:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8005818:	d02f      	beq.n	800587a <__lshift+0xc6>
 800581a:	468a      	mov	sl, r1
 800581c:	f04f 0c00 	mov.w	ip, #0
 8005820:	f1c9 0e20 	rsb	lr, r9, #32
 8005824:	681a      	ldr	r2, [r3, #0]
 8005826:	fa02 f209 	lsl.w	r2, r2, r9
 800582a:	ea42 020c 	orr.w	r2, r2, ip
 800582e:	f84a 2b04 	str.w	r2, [sl], #4
 8005832:	f853 2b04 	ldr.w	r2, [r3], #4
 8005836:	4298      	cmp	r0, r3
 8005838:	fa22 fc0e 	lsr.w	ip, r2, lr
 800583c:	d8f2      	bhi.n	8005824 <__lshift+0x70>
 800583e:	1b03      	subs	r3, r0, r4
 8005840:	3b15      	subs	r3, #21
 8005842:	f023 0303 	bic.w	r3, r3, #3
 8005846:	3304      	adds	r3, #4
 8005848:	f104 0215 	add.w	r2, r4, #21
 800584c:	4290      	cmp	r0, r2
 800584e:	bf38      	it	cc
 8005850:	2304      	movcc	r3, #4
 8005852:	f841 c003 	str.w	ip, [r1, r3]
 8005856:	f1bc 0f00 	cmp.w	ip, #0
 800585a:	d001      	beq.n	8005860 <__lshift+0xac>
 800585c:	f108 0602 	add.w	r6, r8, #2
 8005860:	3e01      	subs	r6, #1
 8005862:	4638      	mov	r0, r7
 8005864:	4621      	mov	r1, r4
 8005866:	612e      	str	r6, [r5, #16]
 8005868:	f7ff fdd6 	bl	8005418 <_Bfree>
 800586c:	4628      	mov	r0, r5
 800586e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005872:	f842 0f04 	str.w	r0, [r2, #4]!
 8005876:	3301      	adds	r3, #1
 8005878:	e7c1      	b.n	80057fe <__lshift+0x4a>
 800587a:	3904      	subs	r1, #4
 800587c:	f853 2b04 	ldr.w	r2, [r3], #4
 8005880:	4298      	cmp	r0, r3
 8005882:	f841 2f04 	str.w	r2, [r1, #4]!
 8005886:	d8f9      	bhi.n	800587c <__lshift+0xc8>
 8005888:	e7ea      	b.n	8005860 <__lshift+0xac>
 800588a:	bf00      	nop
 800588c:	080066c7 	.word	0x080066c7
 8005890:	08006738 	.word	0x08006738

08005894 <__mcmp>:
 8005894:	4603      	mov	r3, r0
 8005896:	690a      	ldr	r2, [r1, #16]
 8005898:	6900      	ldr	r0, [r0, #16]
 800589a:	b530      	push	{r4, r5, lr}
 800589c:	1a80      	subs	r0, r0, r2
 800589e:	d10d      	bne.n	80058bc <__mcmp+0x28>
 80058a0:	3314      	adds	r3, #20
 80058a2:	3114      	adds	r1, #20
 80058a4:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 80058a8:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 80058ac:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80058b0:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80058b4:	4295      	cmp	r5, r2
 80058b6:	d002      	beq.n	80058be <__mcmp+0x2a>
 80058b8:	d304      	bcc.n	80058c4 <__mcmp+0x30>
 80058ba:	2001      	movs	r0, #1
 80058bc:	bd30      	pop	{r4, r5, pc}
 80058be:	42a3      	cmp	r3, r4
 80058c0:	d3f4      	bcc.n	80058ac <__mcmp+0x18>
 80058c2:	e7fb      	b.n	80058bc <__mcmp+0x28>
 80058c4:	f04f 30ff 	mov.w	r0, #4294967295
 80058c8:	e7f8      	b.n	80058bc <__mcmp+0x28>
	...

080058cc <__mdiff>:
 80058cc:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80058d0:	460d      	mov	r5, r1
 80058d2:	4607      	mov	r7, r0
 80058d4:	4611      	mov	r1, r2
 80058d6:	4628      	mov	r0, r5
 80058d8:	4614      	mov	r4, r2
 80058da:	f7ff ffdb 	bl	8005894 <__mcmp>
 80058de:	1e06      	subs	r6, r0, #0
 80058e0:	d111      	bne.n	8005906 <__mdiff+0x3a>
 80058e2:	4631      	mov	r1, r6
 80058e4:	4638      	mov	r0, r7
 80058e6:	f7ff fd57 	bl	8005398 <_Balloc>
 80058ea:	4602      	mov	r2, r0
 80058ec:	b928      	cbnz	r0, 80058fa <__mdiff+0x2e>
 80058ee:	f240 2132 	movw	r1, #562	; 0x232
 80058f2:	4b3a      	ldr	r3, [pc, #232]	; (80059dc <__mdiff+0x110>)
 80058f4:	483a      	ldr	r0, [pc, #232]	; (80059e0 <__mdiff+0x114>)
 80058f6:	f000 fc3f 	bl	8006178 <__assert_func>
 80058fa:	2301      	movs	r3, #1
 80058fc:	e9c0 3604 	strd	r3, r6, [r0, #16]
 8005900:	4610      	mov	r0, r2
 8005902:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005906:	bfa4      	itt	ge
 8005908:	4623      	movge	r3, r4
 800590a:	462c      	movge	r4, r5
 800590c:	4638      	mov	r0, r7
 800590e:	6861      	ldr	r1, [r4, #4]
 8005910:	bfa6      	itte	ge
 8005912:	461d      	movge	r5, r3
 8005914:	2600      	movge	r6, #0
 8005916:	2601      	movlt	r6, #1
 8005918:	f7ff fd3e 	bl	8005398 <_Balloc>
 800591c:	4602      	mov	r2, r0
 800591e:	b918      	cbnz	r0, 8005928 <__mdiff+0x5c>
 8005920:	f44f 7110 	mov.w	r1, #576	; 0x240
 8005924:	4b2d      	ldr	r3, [pc, #180]	; (80059dc <__mdiff+0x110>)
 8005926:	e7e5      	b.n	80058f4 <__mdiff+0x28>
 8005928:	f102 0814 	add.w	r8, r2, #20
 800592c:	46c2      	mov	sl, r8
 800592e:	f04f 0c00 	mov.w	ip, #0
 8005932:	6927      	ldr	r7, [r4, #16]
 8005934:	60c6      	str	r6, [r0, #12]
 8005936:	692e      	ldr	r6, [r5, #16]
 8005938:	f104 0014 	add.w	r0, r4, #20
 800593c:	f105 0914 	add.w	r9, r5, #20
 8005940:	eb00 0e87 	add.w	lr, r0, r7, lsl #2
 8005944:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8005948:	3410      	adds	r4, #16
 800594a:	f854 bf04 	ldr.w	fp, [r4, #4]!
 800594e:	f859 3b04 	ldr.w	r3, [r9], #4
 8005952:	fa1f f18b 	uxth.w	r1, fp
 8005956:	448c      	add	ip, r1
 8005958:	b299      	uxth	r1, r3
 800595a:	0c1b      	lsrs	r3, r3, #16
 800595c:	ebac 0101 	sub.w	r1, ip, r1
 8005960:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8005964:	eb03 4321 	add.w	r3, r3, r1, asr #16
 8005968:	b289      	uxth	r1, r1
 800596a:	ea4f 4c23 	mov.w	ip, r3, asr #16
 800596e:	454e      	cmp	r6, r9
 8005970:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8005974:	f84a 3b04 	str.w	r3, [sl], #4
 8005978:	d8e7      	bhi.n	800594a <__mdiff+0x7e>
 800597a:	1b73      	subs	r3, r6, r5
 800597c:	3b15      	subs	r3, #21
 800597e:	f023 0303 	bic.w	r3, r3, #3
 8005982:	3515      	adds	r5, #21
 8005984:	3304      	adds	r3, #4
 8005986:	42ae      	cmp	r6, r5
 8005988:	bf38      	it	cc
 800598a:	2304      	movcc	r3, #4
 800598c:	4418      	add	r0, r3
 800598e:	4443      	add	r3, r8
 8005990:	461e      	mov	r6, r3
 8005992:	4605      	mov	r5, r0
 8005994:	4575      	cmp	r5, lr
 8005996:	d30e      	bcc.n	80059b6 <__mdiff+0xea>
 8005998:	f10e 0103 	add.w	r1, lr, #3
 800599c:	1a09      	subs	r1, r1, r0
 800599e:	f021 0103 	bic.w	r1, r1, #3
 80059a2:	3803      	subs	r0, #3
 80059a4:	4586      	cmp	lr, r0
 80059a6:	bf38      	it	cc
 80059a8:	2100      	movcc	r1, #0
 80059aa:	4419      	add	r1, r3
 80059ac:	f851 3d04 	ldr.w	r3, [r1, #-4]!
 80059b0:	b18b      	cbz	r3, 80059d6 <__mdiff+0x10a>
 80059b2:	6117      	str	r7, [r2, #16]
 80059b4:	e7a4      	b.n	8005900 <__mdiff+0x34>
 80059b6:	f855 8b04 	ldr.w	r8, [r5], #4
 80059ba:	fa1f f188 	uxth.w	r1, r8
 80059be:	4461      	add	r1, ip
 80059c0:	140c      	asrs	r4, r1, #16
 80059c2:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 80059c6:	b289      	uxth	r1, r1
 80059c8:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 80059cc:	ea4f 4c24 	mov.w	ip, r4, asr #16
 80059d0:	f846 1b04 	str.w	r1, [r6], #4
 80059d4:	e7de      	b.n	8005994 <__mdiff+0xc8>
 80059d6:	3f01      	subs	r7, #1
 80059d8:	e7e8      	b.n	80059ac <__mdiff+0xe0>
 80059da:	bf00      	nop
 80059dc:	080066c7 	.word	0x080066c7
 80059e0:	08006738 	.word	0x08006738

080059e4 <__d2b>:
 80059e4:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 80059e8:	2101      	movs	r1, #1
 80059ea:	e9dd 7608 	ldrd	r7, r6, [sp, #32]
 80059ee:	4690      	mov	r8, r2
 80059f0:	461d      	mov	r5, r3
 80059f2:	f7ff fcd1 	bl	8005398 <_Balloc>
 80059f6:	4604      	mov	r4, r0
 80059f8:	b930      	cbnz	r0, 8005a08 <__d2b+0x24>
 80059fa:	4602      	mov	r2, r0
 80059fc:	f240 310a 	movw	r1, #778	; 0x30a
 8005a00:	4b24      	ldr	r3, [pc, #144]	; (8005a94 <__d2b+0xb0>)
 8005a02:	4825      	ldr	r0, [pc, #148]	; (8005a98 <__d2b+0xb4>)
 8005a04:	f000 fbb8 	bl	8006178 <__assert_func>
 8005a08:	f3c5 0313 	ubfx	r3, r5, #0, #20
 8005a0c:	f3c5 550a 	ubfx	r5, r5, #20, #11
 8005a10:	bb2d      	cbnz	r5, 8005a5e <__d2b+0x7a>
 8005a12:	9301      	str	r3, [sp, #4]
 8005a14:	f1b8 0300 	subs.w	r3, r8, #0
 8005a18:	d026      	beq.n	8005a68 <__d2b+0x84>
 8005a1a:	4668      	mov	r0, sp
 8005a1c:	9300      	str	r3, [sp, #0]
 8005a1e:	f7ff fd83 	bl	8005528 <__lo0bits>
 8005a22:	9900      	ldr	r1, [sp, #0]
 8005a24:	b1f0      	cbz	r0, 8005a64 <__d2b+0x80>
 8005a26:	9a01      	ldr	r2, [sp, #4]
 8005a28:	f1c0 0320 	rsb	r3, r0, #32
 8005a2c:	fa02 f303 	lsl.w	r3, r2, r3
 8005a30:	430b      	orrs	r3, r1
 8005a32:	40c2      	lsrs	r2, r0
 8005a34:	6163      	str	r3, [r4, #20]
 8005a36:	9201      	str	r2, [sp, #4]
 8005a38:	9b01      	ldr	r3, [sp, #4]
 8005a3a:	2b00      	cmp	r3, #0
 8005a3c:	bf14      	ite	ne
 8005a3e:	2102      	movne	r1, #2
 8005a40:	2101      	moveq	r1, #1
 8005a42:	61a3      	str	r3, [r4, #24]
 8005a44:	6121      	str	r1, [r4, #16]
 8005a46:	b1c5      	cbz	r5, 8005a7a <__d2b+0x96>
 8005a48:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8005a4c:	4405      	add	r5, r0
 8005a4e:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8005a52:	603d      	str	r5, [r7, #0]
 8005a54:	6030      	str	r0, [r6, #0]
 8005a56:	4620      	mov	r0, r4
 8005a58:	b002      	add	sp, #8
 8005a5a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005a5e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8005a62:	e7d6      	b.n	8005a12 <__d2b+0x2e>
 8005a64:	6161      	str	r1, [r4, #20]
 8005a66:	e7e7      	b.n	8005a38 <__d2b+0x54>
 8005a68:	a801      	add	r0, sp, #4
 8005a6a:	f7ff fd5d 	bl	8005528 <__lo0bits>
 8005a6e:	2101      	movs	r1, #1
 8005a70:	9b01      	ldr	r3, [sp, #4]
 8005a72:	6121      	str	r1, [r4, #16]
 8005a74:	6163      	str	r3, [r4, #20]
 8005a76:	3020      	adds	r0, #32
 8005a78:	e7e5      	b.n	8005a46 <__d2b+0x62>
 8005a7a:	eb04 0381 	add.w	r3, r4, r1, lsl #2
 8005a7e:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8005a82:	6038      	str	r0, [r7, #0]
 8005a84:	6918      	ldr	r0, [r3, #16]
 8005a86:	f7ff fd2f 	bl	80054e8 <__hi0bits>
 8005a8a:	ebc0 1141 	rsb	r1, r0, r1, lsl #5
 8005a8e:	6031      	str	r1, [r6, #0]
 8005a90:	e7e1      	b.n	8005a56 <__d2b+0x72>
 8005a92:	bf00      	nop
 8005a94:	080066c7 	.word	0x080066c7
 8005a98:	08006738 	.word	0x08006738

08005a9c <_calloc_r>:
 8005a9c:	b570      	push	{r4, r5, r6, lr}
 8005a9e:	fba1 5402 	umull	r5, r4, r1, r2
 8005aa2:	b934      	cbnz	r4, 8005ab2 <_calloc_r+0x16>
 8005aa4:	4629      	mov	r1, r5
 8005aa6:	f000 f875 	bl	8005b94 <_malloc_r>
 8005aaa:	4606      	mov	r6, r0
 8005aac:	b928      	cbnz	r0, 8005aba <_calloc_r+0x1e>
 8005aae:	4630      	mov	r0, r6
 8005ab0:	bd70      	pop	{r4, r5, r6, pc}
 8005ab2:	220c      	movs	r2, #12
 8005ab4:	2600      	movs	r6, #0
 8005ab6:	6002      	str	r2, [r0, #0]
 8005ab8:	e7f9      	b.n	8005aae <_calloc_r+0x12>
 8005aba:	462a      	mov	r2, r5
 8005abc:	4621      	mov	r1, r4
 8005abe:	f7fe f84d 	bl	8003b5c <memset>
 8005ac2:	e7f4      	b.n	8005aae <_calloc_r+0x12>

08005ac4 <_free_r>:
 8005ac4:	b538      	push	{r3, r4, r5, lr}
 8005ac6:	4605      	mov	r5, r0
 8005ac8:	2900      	cmp	r1, #0
 8005aca:	d040      	beq.n	8005b4e <_free_r+0x8a>
 8005acc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005ad0:	1f0c      	subs	r4, r1, #4
 8005ad2:	2b00      	cmp	r3, #0
 8005ad4:	bfb8      	it	lt
 8005ad6:	18e4      	addlt	r4, r4, r3
 8005ad8:	f000 fcd6 	bl	8006488 <__malloc_lock>
 8005adc:	4a1c      	ldr	r2, [pc, #112]	; (8005b50 <_free_r+0x8c>)
 8005ade:	6813      	ldr	r3, [r2, #0]
 8005ae0:	b933      	cbnz	r3, 8005af0 <_free_r+0x2c>
 8005ae2:	6063      	str	r3, [r4, #4]
 8005ae4:	6014      	str	r4, [r2, #0]
 8005ae6:	4628      	mov	r0, r5
 8005ae8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005aec:	f000 bcd2 	b.w	8006494 <__malloc_unlock>
 8005af0:	42a3      	cmp	r3, r4
 8005af2:	d908      	bls.n	8005b06 <_free_r+0x42>
 8005af4:	6820      	ldr	r0, [r4, #0]
 8005af6:	1821      	adds	r1, r4, r0
 8005af8:	428b      	cmp	r3, r1
 8005afa:	bf01      	itttt	eq
 8005afc:	6819      	ldreq	r1, [r3, #0]
 8005afe:	685b      	ldreq	r3, [r3, #4]
 8005b00:	1809      	addeq	r1, r1, r0
 8005b02:	6021      	streq	r1, [r4, #0]
 8005b04:	e7ed      	b.n	8005ae2 <_free_r+0x1e>
 8005b06:	461a      	mov	r2, r3
 8005b08:	685b      	ldr	r3, [r3, #4]
 8005b0a:	b10b      	cbz	r3, 8005b10 <_free_r+0x4c>
 8005b0c:	42a3      	cmp	r3, r4
 8005b0e:	d9fa      	bls.n	8005b06 <_free_r+0x42>
 8005b10:	6811      	ldr	r1, [r2, #0]
 8005b12:	1850      	adds	r0, r2, r1
 8005b14:	42a0      	cmp	r0, r4
 8005b16:	d10b      	bne.n	8005b30 <_free_r+0x6c>
 8005b18:	6820      	ldr	r0, [r4, #0]
 8005b1a:	4401      	add	r1, r0
 8005b1c:	1850      	adds	r0, r2, r1
 8005b1e:	4283      	cmp	r3, r0
 8005b20:	6011      	str	r1, [r2, #0]
 8005b22:	d1e0      	bne.n	8005ae6 <_free_r+0x22>
 8005b24:	6818      	ldr	r0, [r3, #0]
 8005b26:	685b      	ldr	r3, [r3, #4]
 8005b28:	4401      	add	r1, r0
 8005b2a:	6011      	str	r1, [r2, #0]
 8005b2c:	6053      	str	r3, [r2, #4]
 8005b2e:	e7da      	b.n	8005ae6 <_free_r+0x22>
 8005b30:	d902      	bls.n	8005b38 <_free_r+0x74>
 8005b32:	230c      	movs	r3, #12
 8005b34:	602b      	str	r3, [r5, #0]
 8005b36:	e7d6      	b.n	8005ae6 <_free_r+0x22>
 8005b38:	6820      	ldr	r0, [r4, #0]
 8005b3a:	1821      	adds	r1, r4, r0
 8005b3c:	428b      	cmp	r3, r1
 8005b3e:	bf01      	itttt	eq
 8005b40:	6819      	ldreq	r1, [r3, #0]
 8005b42:	685b      	ldreq	r3, [r3, #4]
 8005b44:	1809      	addeq	r1, r1, r0
 8005b46:	6021      	streq	r1, [r4, #0]
 8005b48:	6063      	str	r3, [r4, #4]
 8005b4a:	6054      	str	r4, [r2, #4]
 8005b4c:	e7cb      	b.n	8005ae6 <_free_r+0x22>
 8005b4e:	bd38      	pop	{r3, r4, r5, pc}
 8005b50:	20000300 	.word	0x20000300

08005b54 <sbrk_aligned>:
 8005b54:	b570      	push	{r4, r5, r6, lr}
 8005b56:	4e0e      	ldr	r6, [pc, #56]	; (8005b90 <sbrk_aligned+0x3c>)
 8005b58:	460c      	mov	r4, r1
 8005b5a:	6831      	ldr	r1, [r6, #0]
 8005b5c:	4605      	mov	r5, r0
 8005b5e:	b911      	cbnz	r1, 8005b66 <sbrk_aligned+0x12>
 8005b60:	f000 f9e4 	bl	8005f2c <_sbrk_r>
 8005b64:	6030      	str	r0, [r6, #0]
 8005b66:	4621      	mov	r1, r4
 8005b68:	4628      	mov	r0, r5
 8005b6a:	f000 f9df 	bl	8005f2c <_sbrk_r>
 8005b6e:	1c43      	adds	r3, r0, #1
 8005b70:	d00a      	beq.n	8005b88 <sbrk_aligned+0x34>
 8005b72:	1cc4      	adds	r4, r0, #3
 8005b74:	f024 0403 	bic.w	r4, r4, #3
 8005b78:	42a0      	cmp	r0, r4
 8005b7a:	d007      	beq.n	8005b8c <sbrk_aligned+0x38>
 8005b7c:	1a21      	subs	r1, r4, r0
 8005b7e:	4628      	mov	r0, r5
 8005b80:	f000 f9d4 	bl	8005f2c <_sbrk_r>
 8005b84:	3001      	adds	r0, #1
 8005b86:	d101      	bne.n	8005b8c <sbrk_aligned+0x38>
 8005b88:	f04f 34ff 	mov.w	r4, #4294967295
 8005b8c:	4620      	mov	r0, r4
 8005b8e:	bd70      	pop	{r4, r5, r6, pc}
 8005b90:	20000304 	.word	0x20000304

08005b94 <_malloc_r>:
 8005b94:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005b98:	1ccd      	adds	r5, r1, #3
 8005b9a:	f025 0503 	bic.w	r5, r5, #3
 8005b9e:	3508      	adds	r5, #8
 8005ba0:	2d0c      	cmp	r5, #12
 8005ba2:	bf38      	it	cc
 8005ba4:	250c      	movcc	r5, #12
 8005ba6:	2d00      	cmp	r5, #0
 8005ba8:	4607      	mov	r7, r0
 8005baa:	db01      	blt.n	8005bb0 <_malloc_r+0x1c>
 8005bac:	42a9      	cmp	r1, r5
 8005bae:	d905      	bls.n	8005bbc <_malloc_r+0x28>
 8005bb0:	230c      	movs	r3, #12
 8005bb2:	2600      	movs	r6, #0
 8005bb4:	603b      	str	r3, [r7, #0]
 8005bb6:	4630      	mov	r0, r6
 8005bb8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005bbc:	4e2e      	ldr	r6, [pc, #184]	; (8005c78 <_malloc_r+0xe4>)
 8005bbe:	f000 fc63 	bl	8006488 <__malloc_lock>
 8005bc2:	6833      	ldr	r3, [r6, #0]
 8005bc4:	461c      	mov	r4, r3
 8005bc6:	bb34      	cbnz	r4, 8005c16 <_malloc_r+0x82>
 8005bc8:	4629      	mov	r1, r5
 8005bca:	4638      	mov	r0, r7
 8005bcc:	f7ff ffc2 	bl	8005b54 <sbrk_aligned>
 8005bd0:	1c43      	adds	r3, r0, #1
 8005bd2:	4604      	mov	r4, r0
 8005bd4:	d14d      	bne.n	8005c72 <_malloc_r+0xde>
 8005bd6:	6834      	ldr	r4, [r6, #0]
 8005bd8:	4626      	mov	r6, r4
 8005bda:	2e00      	cmp	r6, #0
 8005bdc:	d140      	bne.n	8005c60 <_malloc_r+0xcc>
 8005bde:	6823      	ldr	r3, [r4, #0]
 8005be0:	4631      	mov	r1, r6
 8005be2:	4638      	mov	r0, r7
 8005be4:	eb04 0803 	add.w	r8, r4, r3
 8005be8:	f000 f9a0 	bl	8005f2c <_sbrk_r>
 8005bec:	4580      	cmp	r8, r0
 8005bee:	d13a      	bne.n	8005c66 <_malloc_r+0xd2>
 8005bf0:	6821      	ldr	r1, [r4, #0]
 8005bf2:	3503      	adds	r5, #3
 8005bf4:	1a6d      	subs	r5, r5, r1
 8005bf6:	f025 0503 	bic.w	r5, r5, #3
 8005bfa:	3508      	adds	r5, #8
 8005bfc:	2d0c      	cmp	r5, #12
 8005bfe:	bf38      	it	cc
 8005c00:	250c      	movcc	r5, #12
 8005c02:	4638      	mov	r0, r7
 8005c04:	4629      	mov	r1, r5
 8005c06:	f7ff ffa5 	bl	8005b54 <sbrk_aligned>
 8005c0a:	3001      	adds	r0, #1
 8005c0c:	d02b      	beq.n	8005c66 <_malloc_r+0xd2>
 8005c0e:	6823      	ldr	r3, [r4, #0]
 8005c10:	442b      	add	r3, r5
 8005c12:	6023      	str	r3, [r4, #0]
 8005c14:	e00e      	b.n	8005c34 <_malloc_r+0xa0>
 8005c16:	6822      	ldr	r2, [r4, #0]
 8005c18:	1b52      	subs	r2, r2, r5
 8005c1a:	d41e      	bmi.n	8005c5a <_malloc_r+0xc6>
 8005c1c:	2a0b      	cmp	r2, #11
 8005c1e:	d916      	bls.n	8005c4e <_malloc_r+0xba>
 8005c20:	1961      	adds	r1, r4, r5
 8005c22:	42a3      	cmp	r3, r4
 8005c24:	6025      	str	r5, [r4, #0]
 8005c26:	bf18      	it	ne
 8005c28:	6059      	strne	r1, [r3, #4]
 8005c2a:	6863      	ldr	r3, [r4, #4]
 8005c2c:	bf08      	it	eq
 8005c2e:	6031      	streq	r1, [r6, #0]
 8005c30:	5162      	str	r2, [r4, r5]
 8005c32:	604b      	str	r3, [r1, #4]
 8005c34:	4638      	mov	r0, r7
 8005c36:	f104 060b 	add.w	r6, r4, #11
 8005c3a:	f000 fc2b 	bl	8006494 <__malloc_unlock>
 8005c3e:	f026 0607 	bic.w	r6, r6, #7
 8005c42:	1d23      	adds	r3, r4, #4
 8005c44:	1af2      	subs	r2, r6, r3
 8005c46:	d0b6      	beq.n	8005bb6 <_malloc_r+0x22>
 8005c48:	1b9b      	subs	r3, r3, r6
 8005c4a:	50a3      	str	r3, [r4, r2]
 8005c4c:	e7b3      	b.n	8005bb6 <_malloc_r+0x22>
 8005c4e:	6862      	ldr	r2, [r4, #4]
 8005c50:	42a3      	cmp	r3, r4
 8005c52:	bf0c      	ite	eq
 8005c54:	6032      	streq	r2, [r6, #0]
 8005c56:	605a      	strne	r2, [r3, #4]
 8005c58:	e7ec      	b.n	8005c34 <_malloc_r+0xa0>
 8005c5a:	4623      	mov	r3, r4
 8005c5c:	6864      	ldr	r4, [r4, #4]
 8005c5e:	e7b2      	b.n	8005bc6 <_malloc_r+0x32>
 8005c60:	4634      	mov	r4, r6
 8005c62:	6876      	ldr	r6, [r6, #4]
 8005c64:	e7b9      	b.n	8005bda <_malloc_r+0x46>
 8005c66:	230c      	movs	r3, #12
 8005c68:	4638      	mov	r0, r7
 8005c6a:	603b      	str	r3, [r7, #0]
 8005c6c:	f000 fc12 	bl	8006494 <__malloc_unlock>
 8005c70:	e7a1      	b.n	8005bb6 <_malloc_r+0x22>
 8005c72:	6025      	str	r5, [r4, #0]
 8005c74:	e7de      	b.n	8005c34 <_malloc_r+0xa0>
 8005c76:	bf00      	nop
 8005c78:	20000300 	.word	0x20000300

08005c7c <__sfputc_r>:
 8005c7c:	6893      	ldr	r3, [r2, #8]
 8005c7e:	b410      	push	{r4}
 8005c80:	3b01      	subs	r3, #1
 8005c82:	2b00      	cmp	r3, #0
 8005c84:	6093      	str	r3, [r2, #8]
 8005c86:	da07      	bge.n	8005c98 <__sfputc_r+0x1c>
 8005c88:	6994      	ldr	r4, [r2, #24]
 8005c8a:	42a3      	cmp	r3, r4
 8005c8c:	db01      	blt.n	8005c92 <__sfputc_r+0x16>
 8005c8e:	290a      	cmp	r1, #10
 8005c90:	d102      	bne.n	8005c98 <__sfputc_r+0x1c>
 8005c92:	bc10      	pop	{r4}
 8005c94:	f000 b99e 	b.w	8005fd4 <__swbuf_r>
 8005c98:	6813      	ldr	r3, [r2, #0]
 8005c9a:	1c58      	adds	r0, r3, #1
 8005c9c:	6010      	str	r0, [r2, #0]
 8005c9e:	7019      	strb	r1, [r3, #0]
 8005ca0:	4608      	mov	r0, r1
 8005ca2:	bc10      	pop	{r4}
 8005ca4:	4770      	bx	lr

08005ca6 <__sfputs_r>:
 8005ca6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005ca8:	4606      	mov	r6, r0
 8005caa:	460f      	mov	r7, r1
 8005cac:	4614      	mov	r4, r2
 8005cae:	18d5      	adds	r5, r2, r3
 8005cb0:	42ac      	cmp	r4, r5
 8005cb2:	d101      	bne.n	8005cb8 <__sfputs_r+0x12>
 8005cb4:	2000      	movs	r0, #0
 8005cb6:	e007      	b.n	8005cc8 <__sfputs_r+0x22>
 8005cb8:	463a      	mov	r2, r7
 8005cba:	4630      	mov	r0, r6
 8005cbc:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005cc0:	f7ff ffdc 	bl	8005c7c <__sfputc_r>
 8005cc4:	1c43      	adds	r3, r0, #1
 8005cc6:	d1f3      	bne.n	8005cb0 <__sfputs_r+0xa>
 8005cc8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08005ccc <_vfiprintf_r>:
 8005ccc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005cd0:	460d      	mov	r5, r1
 8005cd2:	4614      	mov	r4, r2
 8005cd4:	4698      	mov	r8, r3
 8005cd6:	4606      	mov	r6, r0
 8005cd8:	b09d      	sub	sp, #116	; 0x74
 8005cda:	b118      	cbz	r0, 8005ce4 <_vfiprintf_r+0x18>
 8005cdc:	6983      	ldr	r3, [r0, #24]
 8005cde:	b90b      	cbnz	r3, 8005ce4 <_vfiprintf_r+0x18>
 8005ce0:	f7ff fa90 	bl	8005204 <__sinit>
 8005ce4:	4b89      	ldr	r3, [pc, #548]	; (8005f0c <_vfiprintf_r+0x240>)
 8005ce6:	429d      	cmp	r5, r3
 8005ce8:	d11b      	bne.n	8005d22 <_vfiprintf_r+0x56>
 8005cea:	6875      	ldr	r5, [r6, #4]
 8005cec:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8005cee:	07d9      	lsls	r1, r3, #31
 8005cf0:	d405      	bmi.n	8005cfe <_vfiprintf_r+0x32>
 8005cf2:	89ab      	ldrh	r3, [r5, #12]
 8005cf4:	059a      	lsls	r2, r3, #22
 8005cf6:	d402      	bmi.n	8005cfe <_vfiprintf_r+0x32>
 8005cf8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8005cfa:	f7ff fb26 	bl	800534a <__retarget_lock_acquire_recursive>
 8005cfe:	89ab      	ldrh	r3, [r5, #12]
 8005d00:	071b      	lsls	r3, r3, #28
 8005d02:	d501      	bpl.n	8005d08 <_vfiprintf_r+0x3c>
 8005d04:	692b      	ldr	r3, [r5, #16]
 8005d06:	b9eb      	cbnz	r3, 8005d44 <_vfiprintf_r+0x78>
 8005d08:	4629      	mov	r1, r5
 8005d0a:	4630      	mov	r0, r6
 8005d0c:	f000 f9c6 	bl	800609c <__swsetup_r>
 8005d10:	b1c0      	cbz	r0, 8005d44 <_vfiprintf_r+0x78>
 8005d12:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8005d14:	07dc      	lsls	r4, r3, #31
 8005d16:	d50e      	bpl.n	8005d36 <_vfiprintf_r+0x6a>
 8005d18:	f04f 30ff 	mov.w	r0, #4294967295
 8005d1c:	b01d      	add	sp, #116	; 0x74
 8005d1e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005d22:	4b7b      	ldr	r3, [pc, #492]	; (8005f10 <_vfiprintf_r+0x244>)
 8005d24:	429d      	cmp	r5, r3
 8005d26:	d101      	bne.n	8005d2c <_vfiprintf_r+0x60>
 8005d28:	68b5      	ldr	r5, [r6, #8]
 8005d2a:	e7df      	b.n	8005cec <_vfiprintf_r+0x20>
 8005d2c:	4b79      	ldr	r3, [pc, #484]	; (8005f14 <_vfiprintf_r+0x248>)
 8005d2e:	429d      	cmp	r5, r3
 8005d30:	bf08      	it	eq
 8005d32:	68f5      	ldreq	r5, [r6, #12]
 8005d34:	e7da      	b.n	8005cec <_vfiprintf_r+0x20>
 8005d36:	89ab      	ldrh	r3, [r5, #12]
 8005d38:	0598      	lsls	r0, r3, #22
 8005d3a:	d4ed      	bmi.n	8005d18 <_vfiprintf_r+0x4c>
 8005d3c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8005d3e:	f7ff fb05 	bl	800534c <__retarget_lock_release_recursive>
 8005d42:	e7e9      	b.n	8005d18 <_vfiprintf_r+0x4c>
 8005d44:	2300      	movs	r3, #0
 8005d46:	9309      	str	r3, [sp, #36]	; 0x24
 8005d48:	2320      	movs	r3, #32
 8005d4a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8005d4e:	2330      	movs	r3, #48	; 0x30
 8005d50:	f04f 0901 	mov.w	r9, #1
 8005d54:	f8cd 800c 	str.w	r8, [sp, #12]
 8005d58:	f8df 81bc 	ldr.w	r8, [pc, #444]	; 8005f18 <_vfiprintf_r+0x24c>
 8005d5c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8005d60:	4623      	mov	r3, r4
 8005d62:	469a      	mov	sl, r3
 8005d64:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005d68:	b10a      	cbz	r2, 8005d6e <_vfiprintf_r+0xa2>
 8005d6a:	2a25      	cmp	r2, #37	; 0x25
 8005d6c:	d1f9      	bne.n	8005d62 <_vfiprintf_r+0x96>
 8005d6e:	ebba 0b04 	subs.w	fp, sl, r4
 8005d72:	d00b      	beq.n	8005d8c <_vfiprintf_r+0xc0>
 8005d74:	465b      	mov	r3, fp
 8005d76:	4622      	mov	r2, r4
 8005d78:	4629      	mov	r1, r5
 8005d7a:	4630      	mov	r0, r6
 8005d7c:	f7ff ff93 	bl	8005ca6 <__sfputs_r>
 8005d80:	3001      	adds	r0, #1
 8005d82:	f000 80aa 	beq.w	8005eda <_vfiprintf_r+0x20e>
 8005d86:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005d88:	445a      	add	r2, fp
 8005d8a:	9209      	str	r2, [sp, #36]	; 0x24
 8005d8c:	f89a 3000 	ldrb.w	r3, [sl]
 8005d90:	2b00      	cmp	r3, #0
 8005d92:	f000 80a2 	beq.w	8005eda <_vfiprintf_r+0x20e>
 8005d96:	2300      	movs	r3, #0
 8005d98:	f04f 32ff 	mov.w	r2, #4294967295
 8005d9c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005da0:	f10a 0a01 	add.w	sl, sl, #1
 8005da4:	9304      	str	r3, [sp, #16]
 8005da6:	9307      	str	r3, [sp, #28]
 8005da8:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8005dac:	931a      	str	r3, [sp, #104]	; 0x68
 8005dae:	4654      	mov	r4, sl
 8005db0:	2205      	movs	r2, #5
 8005db2:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005db6:	4858      	ldr	r0, [pc, #352]	; (8005f18 <_vfiprintf_r+0x24c>)
 8005db8:	f7ff fad2 	bl	8005360 <memchr>
 8005dbc:	9a04      	ldr	r2, [sp, #16]
 8005dbe:	b9d8      	cbnz	r0, 8005df8 <_vfiprintf_r+0x12c>
 8005dc0:	06d1      	lsls	r1, r2, #27
 8005dc2:	bf44      	itt	mi
 8005dc4:	2320      	movmi	r3, #32
 8005dc6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005dca:	0713      	lsls	r3, r2, #28
 8005dcc:	bf44      	itt	mi
 8005dce:	232b      	movmi	r3, #43	; 0x2b
 8005dd0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005dd4:	f89a 3000 	ldrb.w	r3, [sl]
 8005dd8:	2b2a      	cmp	r3, #42	; 0x2a
 8005dda:	d015      	beq.n	8005e08 <_vfiprintf_r+0x13c>
 8005ddc:	4654      	mov	r4, sl
 8005dde:	2000      	movs	r0, #0
 8005de0:	f04f 0c0a 	mov.w	ip, #10
 8005de4:	9a07      	ldr	r2, [sp, #28]
 8005de6:	4621      	mov	r1, r4
 8005de8:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005dec:	3b30      	subs	r3, #48	; 0x30
 8005dee:	2b09      	cmp	r3, #9
 8005df0:	d94e      	bls.n	8005e90 <_vfiprintf_r+0x1c4>
 8005df2:	b1b0      	cbz	r0, 8005e22 <_vfiprintf_r+0x156>
 8005df4:	9207      	str	r2, [sp, #28]
 8005df6:	e014      	b.n	8005e22 <_vfiprintf_r+0x156>
 8005df8:	eba0 0308 	sub.w	r3, r0, r8
 8005dfc:	fa09 f303 	lsl.w	r3, r9, r3
 8005e00:	4313      	orrs	r3, r2
 8005e02:	46a2      	mov	sl, r4
 8005e04:	9304      	str	r3, [sp, #16]
 8005e06:	e7d2      	b.n	8005dae <_vfiprintf_r+0xe2>
 8005e08:	9b03      	ldr	r3, [sp, #12]
 8005e0a:	1d19      	adds	r1, r3, #4
 8005e0c:	681b      	ldr	r3, [r3, #0]
 8005e0e:	9103      	str	r1, [sp, #12]
 8005e10:	2b00      	cmp	r3, #0
 8005e12:	bfbb      	ittet	lt
 8005e14:	425b      	neglt	r3, r3
 8005e16:	f042 0202 	orrlt.w	r2, r2, #2
 8005e1a:	9307      	strge	r3, [sp, #28]
 8005e1c:	9307      	strlt	r3, [sp, #28]
 8005e1e:	bfb8      	it	lt
 8005e20:	9204      	strlt	r2, [sp, #16]
 8005e22:	7823      	ldrb	r3, [r4, #0]
 8005e24:	2b2e      	cmp	r3, #46	; 0x2e
 8005e26:	d10c      	bne.n	8005e42 <_vfiprintf_r+0x176>
 8005e28:	7863      	ldrb	r3, [r4, #1]
 8005e2a:	2b2a      	cmp	r3, #42	; 0x2a
 8005e2c:	d135      	bne.n	8005e9a <_vfiprintf_r+0x1ce>
 8005e2e:	9b03      	ldr	r3, [sp, #12]
 8005e30:	3402      	adds	r4, #2
 8005e32:	1d1a      	adds	r2, r3, #4
 8005e34:	681b      	ldr	r3, [r3, #0]
 8005e36:	9203      	str	r2, [sp, #12]
 8005e38:	2b00      	cmp	r3, #0
 8005e3a:	bfb8      	it	lt
 8005e3c:	f04f 33ff 	movlt.w	r3, #4294967295
 8005e40:	9305      	str	r3, [sp, #20]
 8005e42:	f8df a0d8 	ldr.w	sl, [pc, #216]	; 8005f1c <_vfiprintf_r+0x250>
 8005e46:	2203      	movs	r2, #3
 8005e48:	4650      	mov	r0, sl
 8005e4a:	7821      	ldrb	r1, [r4, #0]
 8005e4c:	f7ff fa88 	bl	8005360 <memchr>
 8005e50:	b140      	cbz	r0, 8005e64 <_vfiprintf_r+0x198>
 8005e52:	2340      	movs	r3, #64	; 0x40
 8005e54:	eba0 000a 	sub.w	r0, r0, sl
 8005e58:	fa03 f000 	lsl.w	r0, r3, r0
 8005e5c:	9b04      	ldr	r3, [sp, #16]
 8005e5e:	3401      	adds	r4, #1
 8005e60:	4303      	orrs	r3, r0
 8005e62:	9304      	str	r3, [sp, #16]
 8005e64:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005e68:	2206      	movs	r2, #6
 8005e6a:	482d      	ldr	r0, [pc, #180]	; (8005f20 <_vfiprintf_r+0x254>)
 8005e6c:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8005e70:	f7ff fa76 	bl	8005360 <memchr>
 8005e74:	2800      	cmp	r0, #0
 8005e76:	d03f      	beq.n	8005ef8 <_vfiprintf_r+0x22c>
 8005e78:	4b2a      	ldr	r3, [pc, #168]	; (8005f24 <_vfiprintf_r+0x258>)
 8005e7a:	bb1b      	cbnz	r3, 8005ec4 <_vfiprintf_r+0x1f8>
 8005e7c:	9b03      	ldr	r3, [sp, #12]
 8005e7e:	3307      	adds	r3, #7
 8005e80:	f023 0307 	bic.w	r3, r3, #7
 8005e84:	3308      	adds	r3, #8
 8005e86:	9303      	str	r3, [sp, #12]
 8005e88:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005e8a:	443b      	add	r3, r7
 8005e8c:	9309      	str	r3, [sp, #36]	; 0x24
 8005e8e:	e767      	b.n	8005d60 <_vfiprintf_r+0x94>
 8005e90:	460c      	mov	r4, r1
 8005e92:	2001      	movs	r0, #1
 8005e94:	fb0c 3202 	mla	r2, ip, r2, r3
 8005e98:	e7a5      	b.n	8005de6 <_vfiprintf_r+0x11a>
 8005e9a:	2300      	movs	r3, #0
 8005e9c:	f04f 0c0a 	mov.w	ip, #10
 8005ea0:	4619      	mov	r1, r3
 8005ea2:	3401      	adds	r4, #1
 8005ea4:	9305      	str	r3, [sp, #20]
 8005ea6:	4620      	mov	r0, r4
 8005ea8:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005eac:	3a30      	subs	r2, #48	; 0x30
 8005eae:	2a09      	cmp	r2, #9
 8005eb0:	d903      	bls.n	8005eba <_vfiprintf_r+0x1ee>
 8005eb2:	2b00      	cmp	r3, #0
 8005eb4:	d0c5      	beq.n	8005e42 <_vfiprintf_r+0x176>
 8005eb6:	9105      	str	r1, [sp, #20]
 8005eb8:	e7c3      	b.n	8005e42 <_vfiprintf_r+0x176>
 8005eba:	4604      	mov	r4, r0
 8005ebc:	2301      	movs	r3, #1
 8005ebe:	fb0c 2101 	mla	r1, ip, r1, r2
 8005ec2:	e7f0      	b.n	8005ea6 <_vfiprintf_r+0x1da>
 8005ec4:	ab03      	add	r3, sp, #12
 8005ec6:	9300      	str	r3, [sp, #0]
 8005ec8:	462a      	mov	r2, r5
 8005eca:	4630      	mov	r0, r6
 8005ecc:	4b16      	ldr	r3, [pc, #88]	; (8005f28 <_vfiprintf_r+0x25c>)
 8005ece:	a904      	add	r1, sp, #16
 8005ed0:	f7fd feea 	bl	8003ca8 <_printf_float>
 8005ed4:	4607      	mov	r7, r0
 8005ed6:	1c78      	adds	r0, r7, #1
 8005ed8:	d1d6      	bne.n	8005e88 <_vfiprintf_r+0x1bc>
 8005eda:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8005edc:	07d9      	lsls	r1, r3, #31
 8005ede:	d405      	bmi.n	8005eec <_vfiprintf_r+0x220>
 8005ee0:	89ab      	ldrh	r3, [r5, #12]
 8005ee2:	059a      	lsls	r2, r3, #22
 8005ee4:	d402      	bmi.n	8005eec <_vfiprintf_r+0x220>
 8005ee6:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8005ee8:	f7ff fa30 	bl	800534c <__retarget_lock_release_recursive>
 8005eec:	89ab      	ldrh	r3, [r5, #12]
 8005eee:	065b      	lsls	r3, r3, #25
 8005ef0:	f53f af12 	bmi.w	8005d18 <_vfiprintf_r+0x4c>
 8005ef4:	9809      	ldr	r0, [sp, #36]	; 0x24
 8005ef6:	e711      	b.n	8005d1c <_vfiprintf_r+0x50>
 8005ef8:	ab03      	add	r3, sp, #12
 8005efa:	9300      	str	r3, [sp, #0]
 8005efc:	462a      	mov	r2, r5
 8005efe:	4630      	mov	r0, r6
 8005f00:	4b09      	ldr	r3, [pc, #36]	; (8005f28 <_vfiprintf_r+0x25c>)
 8005f02:	a904      	add	r1, sp, #16
 8005f04:	f7fe f96c 	bl	80041e0 <_printf_i>
 8005f08:	e7e4      	b.n	8005ed4 <_vfiprintf_r+0x208>
 8005f0a:	bf00      	nop
 8005f0c:	080066f8 	.word	0x080066f8
 8005f10:	08006718 	.word	0x08006718
 8005f14:	080066d8 	.word	0x080066d8
 8005f18:	08006894 	.word	0x08006894
 8005f1c:	0800689a 	.word	0x0800689a
 8005f20:	0800689e 	.word	0x0800689e
 8005f24:	08003ca9 	.word	0x08003ca9
 8005f28:	08005ca7 	.word	0x08005ca7

08005f2c <_sbrk_r>:
 8005f2c:	b538      	push	{r3, r4, r5, lr}
 8005f2e:	2300      	movs	r3, #0
 8005f30:	4d05      	ldr	r5, [pc, #20]	; (8005f48 <_sbrk_r+0x1c>)
 8005f32:	4604      	mov	r4, r0
 8005f34:	4608      	mov	r0, r1
 8005f36:	602b      	str	r3, [r5, #0]
 8005f38:	f7fb fb16 	bl	8001568 <_sbrk>
 8005f3c:	1c43      	adds	r3, r0, #1
 8005f3e:	d102      	bne.n	8005f46 <_sbrk_r+0x1a>
 8005f40:	682b      	ldr	r3, [r5, #0]
 8005f42:	b103      	cbz	r3, 8005f46 <_sbrk_r+0x1a>
 8005f44:	6023      	str	r3, [r4, #0]
 8005f46:	bd38      	pop	{r3, r4, r5, pc}
 8005f48:	20000308 	.word	0x20000308

08005f4c <__sread>:
 8005f4c:	b510      	push	{r4, lr}
 8005f4e:	460c      	mov	r4, r1
 8005f50:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005f54:	f000 faa4 	bl	80064a0 <_read_r>
 8005f58:	2800      	cmp	r0, #0
 8005f5a:	bfab      	itete	ge
 8005f5c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8005f5e:	89a3      	ldrhlt	r3, [r4, #12]
 8005f60:	181b      	addge	r3, r3, r0
 8005f62:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8005f66:	bfac      	ite	ge
 8005f68:	6563      	strge	r3, [r4, #84]	; 0x54
 8005f6a:	81a3      	strhlt	r3, [r4, #12]
 8005f6c:	bd10      	pop	{r4, pc}

08005f6e <__swrite>:
 8005f6e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005f72:	461f      	mov	r7, r3
 8005f74:	898b      	ldrh	r3, [r1, #12]
 8005f76:	4605      	mov	r5, r0
 8005f78:	05db      	lsls	r3, r3, #23
 8005f7a:	460c      	mov	r4, r1
 8005f7c:	4616      	mov	r6, r2
 8005f7e:	d505      	bpl.n	8005f8c <__swrite+0x1e>
 8005f80:	2302      	movs	r3, #2
 8005f82:	2200      	movs	r2, #0
 8005f84:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005f88:	f000 f9f4 	bl	8006374 <_lseek_r>
 8005f8c:	89a3      	ldrh	r3, [r4, #12]
 8005f8e:	4632      	mov	r2, r6
 8005f90:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005f94:	81a3      	strh	r3, [r4, #12]
 8005f96:	4628      	mov	r0, r5
 8005f98:	463b      	mov	r3, r7
 8005f9a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005f9e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005fa2:	f000 b869 	b.w	8006078 <_write_r>

08005fa6 <__sseek>:
 8005fa6:	b510      	push	{r4, lr}
 8005fa8:	460c      	mov	r4, r1
 8005faa:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005fae:	f000 f9e1 	bl	8006374 <_lseek_r>
 8005fb2:	1c43      	adds	r3, r0, #1
 8005fb4:	89a3      	ldrh	r3, [r4, #12]
 8005fb6:	bf15      	itete	ne
 8005fb8:	6560      	strne	r0, [r4, #84]	; 0x54
 8005fba:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8005fbe:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8005fc2:	81a3      	strheq	r3, [r4, #12]
 8005fc4:	bf18      	it	ne
 8005fc6:	81a3      	strhne	r3, [r4, #12]
 8005fc8:	bd10      	pop	{r4, pc}

08005fca <__sclose>:
 8005fca:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005fce:	f000 b8f1 	b.w	80061b4 <_close_r>
	...

08005fd4 <__swbuf_r>:
 8005fd4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005fd6:	460e      	mov	r6, r1
 8005fd8:	4614      	mov	r4, r2
 8005fda:	4605      	mov	r5, r0
 8005fdc:	b118      	cbz	r0, 8005fe6 <__swbuf_r+0x12>
 8005fde:	6983      	ldr	r3, [r0, #24]
 8005fe0:	b90b      	cbnz	r3, 8005fe6 <__swbuf_r+0x12>
 8005fe2:	f7ff f90f 	bl	8005204 <__sinit>
 8005fe6:	4b21      	ldr	r3, [pc, #132]	; (800606c <__swbuf_r+0x98>)
 8005fe8:	429c      	cmp	r4, r3
 8005fea:	d12b      	bne.n	8006044 <__swbuf_r+0x70>
 8005fec:	686c      	ldr	r4, [r5, #4]
 8005fee:	69a3      	ldr	r3, [r4, #24]
 8005ff0:	60a3      	str	r3, [r4, #8]
 8005ff2:	89a3      	ldrh	r3, [r4, #12]
 8005ff4:	071a      	lsls	r2, r3, #28
 8005ff6:	d52f      	bpl.n	8006058 <__swbuf_r+0x84>
 8005ff8:	6923      	ldr	r3, [r4, #16]
 8005ffa:	b36b      	cbz	r3, 8006058 <__swbuf_r+0x84>
 8005ffc:	6923      	ldr	r3, [r4, #16]
 8005ffe:	6820      	ldr	r0, [r4, #0]
 8006000:	b2f6      	uxtb	r6, r6
 8006002:	1ac0      	subs	r0, r0, r3
 8006004:	6963      	ldr	r3, [r4, #20]
 8006006:	4637      	mov	r7, r6
 8006008:	4283      	cmp	r3, r0
 800600a:	dc04      	bgt.n	8006016 <__swbuf_r+0x42>
 800600c:	4621      	mov	r1, r4
 800600e:	4628      	mov	r0, r5
 8006010:	f000 f962 	bl	80062d8 <_fflush_r>
 8006014:	bb30      	cbnz	r0, 8006064 <__swbuf_r+0x90>
 8006016:	68a3      	ldr	r3, [r4, #8]
 8006018:	3001      	adds	r0, #1
 800601a:	3b01      	subs	r3, #1
 800601c:	60a3      	str	r3, [r4, #8]
 800601e:	6823      	ldr	r3, [r4, #0]
 8006020:	1c5a      	adds	r2, r3, #1
 8006022:	6022      	str	r2, [r4, #0]
 8006024:	701e      	strb	r6, [r3, #0]
 8006026:	6963      	ldr	r3, [r4, #20]
 8006028:	4283      	cmp	r3, r0
 800602a:	d004      	beq.n	8006036 <__swbuf_r+0x62>
 800602c:	89a3      	ldrh	r3, [r4, #12]
 800602e:	07db      	lsls	r3, r3, #31
 8006030:	d506      	bpl.n	8006040 <__swbuf_r+0x6c>
 8006032:	2e0a      	cmp	r6, #10
 8006034:	d104      	bne.n	8006040 <__swbuf_r+0x6c>
 8006036:	4621      	mov	r1, r4
 8006038:	4628      	mov	r0, r5
 800603a:	f000 f94d 	bl	80062d8 <_fflush_r>
 800603e:	b988      	cbnz	r0, 8006064 <__swbuf_r+0x90>
 8006040:	4638      	mov	r0, r7
 8006042:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006044:	4b0a      	ldr	r3, [pc, #40]	; (8006070 <__swbuf_r+0x9c>)
 8006046:	429c      	cmp	r4, r3
 8006048:	d101      	bne.n	800604e <__swbuf_r+0x7a>
 800604a:	68ac      	ldr	r4, [r5, #8]
 800604c:	e7cf      	b.n	8005fee <__swbuf_r+0x1a>
 800604e:	4b09      	ldr	r3, [pc, #36]	; (8006074 <__swbuf_r+0xa0>)
 8006050:	429c      	cmp	r4, r3
 8006052:	bf08      	it	eq
 8006054:	68ec      	ldreq	r4, [r5, #12]
 8006056:	e7ca      	b.n	8005fee <__swbuf_r+0x1a>
 8006058:	4621      	mov	r1, r4
 800605a:	4628      	mov	r0, r5
 800605c:	f000 f81e 	bl	800609c <__swsetup_r>
 8006060:	2800      	cmp	r0, #0
 8006062:	d0cb      	beq.n	8005ffc <__swbuf_r+0x28>
 8006064:	f04f 37ff 	mov.w	r7, #4294967295
 8006068:	e7ea      	b.n	8006040 <__swbuf_r+0x6c>
 800606a:	bf00      	nop
 800606c:	080066f8 	.word	0x080066f8
 8006070:	08006718 	.word	0x08006718
 8006074:	080066d8 	.word	0x080066d8

08006078 <_write_r>:
 8006078:	b538      	push	{r3, r4, r5, lr}
 800607a:	4604      	mov	r4, r0
 800607c:	4608      	mov	r0, r1
 800607e:	4611      	mov	r1, r2
 8006080:	2200      	movs	r2, #0
 8006082:	4d05      	ldr	r5, [pc, #20]	; (8006098 <_write_r+0x20>)
 8006084:	602a      	str	r2, [r5, #0]
 8006086:	461a      	mov	r2, r3
 8006088:	f7fb fa22 	bl	80014d0 <_write>
 800608c:	1c43      	adds	r3, r0, #1
 800608e:	d102      	bne.n	8006096 <_write_r+0x1e>
 8006090:	682b      	ldr	r3, [r5, #0]
 8006092:	b103      	cbz	r3, 8006096 <_write_r+0x1e>
 8006094:	6023      	str	r3, [r4, #0]
 8006096:	bd38      	pop	{r3, r4, r5, pc}
 8006098:	20000308 	.word	0x20000308

0800609c <__swsetup_r>:
 800609c:	4b32      	ldr	r3, [pc, #200]	; (8006168 <__swsetup_r+0xcc>)
 800609e:	b570      	push	{r4, r5, r6, lr}
 80060a0:	681d      	ldr	r5, [r3, #0]
 80060a2:	4606      	mov	r6, r0
 80060a4:	460c      	mov	r4, r1
 80060a6:	b125      	cbz	r5, 80060b2 <__swsetup_r+0x16>
 80060a8:	69ab      	ldr	r3, [r5, #24]
 80060aa:	b913      	cbnz	r3, 80060b2 <__swsetup_r+0x16>
 80060ac:	4628      	mov	r0, r5
 80060ae:	f7ff f8a9 	bl	8005204 <__sinit>
 80060b2:	4b2e      	ldr	r3, [pc, #184]	; (800616c <__swsetup_r+0xd0>)
 80060b4:	429c      	cmp	r4, r3
 80060b6:	d10f      	bne.n	80060d8 <__swsetup_r+0x3c>
 80060b8:	686c      	ldr	r4, [r5, #4]
 80060ba:	89a3      	ldrh	r3, [r4, #12]
 80060bc:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80060c0:	0719      	lsls	r1, r3, #28
 80060c2:	d42c      	bmi.n	800611e <__swsetup_r+0x82>
 80060c4:	06dd      	lsls	r5, r3, #27
 80060c6:	d411      	bmi.n	80060ec <__swsetup_r+0x50>
 80060c8:	2309      	movs	r3, #9
 80060ca:	6033      	str	r3, [r6, #0]
 80060cc:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80060d0:	f04f 30ff 	mov.w	r0, #4294967295
 80060d4:	81a3      	strh	r3, [r4, #12]
 80060d6:	e03e      	b.n	8006156 <__swsetup_r+0xba>
 80060d8:	4b25      	ldr	r3, [pc, #148]	; (8006170 <__swsetup_r+0xd4>)
 80060da:	429c      	cmp	r4, r3
 80060dc:	d101      	bne.n	80060e2 <__swsetup_r+0x46>
 80060de:	68ac      	ldr	r4, [r5, #8]
 80060e0:	e7eb      	b.n	80060ba <__swsetup_r+0x1e>
 80060e2:	4b24      	ldr	r3, [pc, #144]	; (8006174 <__swsetup_r+0xd8>)
 80060e4:	429c      	cmp	r4, r3
 80060e6:	bf08      	it	eq
 80060e8:	68ec      	ldreq	r4, [r5, #12]
 80060ea:	e7e6      	b.n	80060ba <__swsetup_r+0x1e>
 80060ec:	0758      	lsls	r0, r3, #29
 80060ee:	d512      	bpl.n	8006116 <__swsetup_r+0x7a>
 80060f0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80060f2:	b141      	cbz	r1, 8006106 <__swsetup_r+0x6a>
 80060f4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80060f8:	4299      	cmp	r1, r3
 80060fa:	d002      	beq.n	8006102 <__swsetup_r+0x66>
 80060fc:	4630      	mov	r0, r6
 80060fe:	f7ff fce1 	bl	8005ac4 <_free_r>
 8006102:	2300      	movs	r3, #0
 8006104:	6363      	str	r3, [r4, #52]	; 0x34
 8006106:	89a3      	ldrh	r3, [r4, #12]
 8006108:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800610c:	81a3      	strh	r3, [r4, #12]
 800610e:	2300      	movs	r3, #0
 8006110:	6063      	str	r3, [r4, #4]
 8006112:	6923      	ldr	r3, [r4, #16]
 8006114:	6023      	str	r3, [r4, #0]
 8006116:	89a3      	ldrh	r3, [r4, #12]
 8006118:	f043 0308 	orr.w	r3, r3, #8
 800611c:	81a3      	strh	r3, [r4, #12]
 800611e:	6923      	ldr	r3, [r4, #16]
 8006120:	b94b      	cbnz	r3, 8006136 <__swsetup_r+0x9a>
 8006122:	89a3      	ldrh	r3, [r4, #12]
 8006124:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8006128:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800612c:	d003      	beq.n	8006136 <__swsetup_r+0x9a>
 800612e:	4621      	mov	r1, r4
 8006130:	4630      	mov	r0, r6
 8006132:	f000 f957 	bl	80063e4 <__smakebuf_r>
 8006136:	89a0      	ldrh	r0, [r4, #12]
 8006138:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800613c:	f010 0301 	ands.w	r3, r0, #1
 8006140:	d00a      	beq.n	8006158 <__swsetup_r+0xbc>
 8006142:	2300      	movs	r3, #0
 8006144:	60a3      	str	r3, [r4, #8]
 8006146:	6963      	ldr	r3, [r4, #20]
 8006148:	425b      	negs	r3, r3
 800614a:	61a3      	str	r3, [r4, #24]
 800614c:	6923      	ldr	r3, [r4, #16]
 800614e:	b943      	cbnz	r3, 8006162 <__swsetup_r+0xc6>
 8006150:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8006154:	d1ba      	bne.n	80060cc <__swsetup_r+0x30>
 8006156:	bd70      	pop	{r4, r5, r6, pc}
 8006158:	0781      	lsls	r1, r0, #30
 800615a:	bf58      	it	pl
 800615c:	6963      	ldrpl	r3, [r4, #20]
 800615e:	60a3      	str	r3, [r4, #8]
 8006160:	e7f4      	b.n	800614c <__swsetup_r+0xb0>
 8006162:	2000      	movs	r0, #0
 8006164:	e7f7      	b.n	8006156 <__swsetup_r+0xba>
 8006166:	bf00      	nop
 8006168:	20000018 	.word	0x20000018
 800616c:	080066f8 	.word	0x080066f8
 8006170:	08006718 	.word	0x08006718
 8006174:	080066d8 	.word	0x080066d8

08006178 <__assert_func>:
 8006178:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800617a:	4614      	mov	r4, r2
 800617c:	461a      	mov	r2, r3
 800617e:	4b09      	ldr	r3, [pc, #36]	; (80061a4 <__assert_func+0x2c>)
 8006180:	4605      	mov	r5, r0
 8006182:	681b      	ldr	r3, [r3, #0]
 8006184:	68d8      	ldr	r0, [r3, #12]
 8006186:	b14c      	cbz	r4, 800619c <__assert_func+0x24>
 8006188:	4b07      	ldr	r3, [pc, #28]	; (80061a8 <__assert_func+0x30>)
 800618a:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800618e:	9100      	str	r1, [sp, #0]
 8006190:	462b      	mov	r3, r5
 8006192:	4906      	ldr	r1, [pc, #24]	; (80061ac <__assert_func+0x34>)
 8006194:	f000 f8dc 	bl	8006350 <fiprintf>
 8006198:	f000 f9a1 	bl	80064de <abort>
 800619c:	4b04      	ldr	r3, [pc, #16]	; (80061b0 <__assert_func+0x38>)
 800619e:	461c      	mov	r4, r3
 80061a0:	e7f3      	b.n	800618a <__assert_func+0x12>
 80061a2:	bf00      	nop
 80061a4:	20000018 	.word	0x20000018
 80061a8:	080068a5 	.word	0x080068a5
 80061ac:	080068b2 	.word	0x080068b2
 80061b0:	080068e0 	.word	0x080068e0

080061b4 <_close_r>:
 80061b4:	b538      	push	{r3, r4, r5, lr}
 80061b6:	2300      	movs	r3, #0
 80061b8:	4d05      	ldr	r5, [pc, #20]	; (80061d0 <_close_r+0x1c>)
 80061ba:	4604      	mov	r4, r0
 80061bc:	4608      	mov	r0, r1
 80061be:	602b      	str	r3, [r5, #0]
 80061c0:	f7fb f9a2 	bl	8001508 <_close>
 80061c4:	1c43      	adds	r3, r0, #1
 80061c6:	d102      	bne.n	80061ce <_close_r+0x1a>
 80061c8:	682b      	ldr	r3, [r5, #0]
 80061ca:	b103      	cbz	r3, 80061ce <_close_r+0x1a>
 80061cc:	6023      	str	r3, [r4, #0]
 80061ce:	bd38      	pop	{r3, r4, r5, pc}
 80061d0:	20000308 	.word	0x20000308

080061d4 <__sflush_r>:
 80061d4:	898a      	ldrh	r2, [r1, #12]
 80061d6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80061d8:	4605      	mov	r5, r0
 80061da:	0710      	lsls	r0, r2, #28
 80061dc:	460c      	mov	r4, r1
 80061de:	d457      	bmi.n	8006290 <__sflush_r+0xbc>
 80061e0:	684b      	ldr	r3, [r1, #4]
 80061e2:	2b00      	cmp	r3, #0
 80061e4:	dc04      	bgt.n	80061f0 <__sflush_r+0x1c>
 80061e6:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80061e8:	2b00      	cmp	r3, #0
 80061ea:	dc01      	bgt.n	80061f0 <__sflush_r+0x1c>
 80061ec:	2000      	movs	r0, #0
 80061ee:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80061f0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80061f2:	2e00      	cmp	r6, #0
 80061f4:	d0fa      	beq.n	80061ec <__sflush_r+0x18>
 80061f6:	2300      	movs	r3, #0
 80061f8:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80061fc:	682f      	ldr	r7, [r5, #0]
 80061fe:	602b      	str	r3, [r5, #0]
 8006200:	d032      	beq.n	8006268 <__sflush_r+0x94>
 8006202:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8006204:	89a3      	ldrh	r3, [r4, #12]
 8006206:	075a      	lsls	r2, r3, #29
 8006208:	d505      	bpl.n	8006216 <__sflush_r+0x42>
 800620a:	6863      	ldr	r3, [r4, #4]
 800620c:	1ac0      	subs	r0, r0, r3
 800620e:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8006210:	b10b      	cbz	r3, 8006216 <__sflush_r+0x42>
 8006212:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8006214:	1ac0      	subs	r0, r0, r3
 8006216:	2300      	movs	r3, #0
 8006218:	4602      	mov	r2, r0
 800621a:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800621c:	4628      	mov	r0, r5
 800621e:	6a21      	ldr	r1, [r4, #32]
 8006220:	47b0      	blx	r6
 8006222:	1c43      	adds	r3, r0, #1
 8006224:	89a3      	ldrh	r3, [r4, #12]
 8006226:	d106      	bne.n	8006236 <__sflush_r+0x62>
 8006228:	6829      	ldr	r1, [r5, #0]
 800622a:	291d      	cmp	r1, #29
 800622c:	d82c      	bhi.n	8006288 <__sflush_r+0xb4>
 800622e:	4a29      	ldr	r2, [pc, #164]	; (80062d4 <__sflush_r+0x100>)
 8006230:	40ca      	lsrs	r2, r1
 8006232:	07d6      	lsls	r6, r2, #31
 8006234:	d528      	bpl.n	8006288 <__sflush_r+0xb4>
 8006236:	2200      	movs	r2, #0
 8006238:	6062      	str	r2, [r4, #4]
 800623a:	6922      	ldr	r2, [r4, #16]
 800623c:	04d9      	lsls	r1, r3, #19
 800623e:	6022      	str	r2, [r4, #0]
 8006240:	d504      	bpl.n	800624c <__sflush_r+0x78>
 8006242:	1c42      	adds	r2, r0, #1
 8006244:	d101      	bne.n	800624a <__sflush_r+0x76>
 8006246:	682b      	ldr	r3, [r5, #0]
 8006248:	b903      	cbnz	r3, 800624c <__sflush_r+0x78>
 800624a:	6560      	str	r0, [r4, #84]	; 0x54
 800624c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800624e:	602f      	str	r7, [r5, #0]
 8006250:	2900      	cmp	r1, #0
 8006252:	d0cb      	beq.n	80061ec <__sflush_r+0x18>
 8006254:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8006258:	4299      	cmp	r1, r3
 800625a:	d002      	beq.n	8006262 <__sflush_r+0x8e>
 800625c:	4628      	mov	r0, r5
 800625e:	f7ff fc31 	bl	8005ac4 <_free_r>
 8006262:	2000      	movs	r0, #0
 8006264:	6360      	str	r0, [r4, #52]	; 0x34
 8006266:	e7c2      	b.n	80061ee <__sflush_r+0x1a>
 8006268:	6a21      	ldr	r1, [r4, #32]
 800626a:	2301      	movs	r3, #1
 800626c:	4628      	mov	r0, r5
 800626e:	47b0      	blx	r6
 8006270:	1c41      	adds	r1, r0, #1
 8006272:	d1c7      	bne.n	8006204 <__sflush_r+0x30>
 8006274:	682b      	ldr	r3, [r5, #0]
 8006276:	2b00      	cmp	r3, #0
 8006278:	d0c4      	beq.n	8006204 <__sflush_r+0x30>
 800627a:	2b1d      	cmp	r3, #29
 800627c:	d001      	beq.n	8006282 <__sflush_r+0xae>
 800627e:	2b16      	cmp	r3, #22
 8006280:	d101      	bne.n	8006286 <__sflush_r+0xb2>
 8006282:	602f      	str	r7, [r5, #0]
 8006284:	e7b2      	b.n	80061ec <__sflush_r+0x18>
 8006286:	89a3      	ldrh	r3, [r4, #12]
 8006288:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800628c:	81a3      	strh	r3, [r4, #12]
 800628e:	e7ae      	b.n	80061ee <__sflush_r+0x1a>
 8006290:	690f      	ldr	r7, [r1, #16]
 8006292:	2f00      	cmp	r7, #0
 8006294:	d0aa      	beq.n	80061ec <__sflush_r+0x18>
 8006296:	0793      	lsls	r3, r2, #30
 8006298:	bf18      	it	ne
 800629a:	2300      	movne	r3, #0
 800629c:	680e      	ldr	r6, [r1, #0]
 800629e:	bf08      	it	eq
 80062a0:	694b      	ldreq	r3, [r1, #20]
 80062a2:	1bf6      	subs	r6, r6, r7
 80062a4:	600f      	str	r7, [r1, #0]
 80062a6:	608b      	str	r3, [r1, #8]
 80062a8:	2e00      	cmp	r6, #0
 80062aa:	dd9f      	ble.n	80061ec <__sflush_r+0x18>
 80062ac:	4633      	mov	r3, r6
 80062ae:	463a      	mov	r2, r7
 80062b0:	4628      	mov	r0, r5
 80062b2:	6a21      	ldr	r1, [r4, #32]
 80062b4:	f8d4 c028 	ldr.w	ip, [r4, #40]	; 0x28
 80062b8:	47e0      	blx	ip
 80062ba:	2800      	cmp	r0, #0
 80062bc:	dc06      	bgt.n	80062cc <__sflush_r+0xf8>
 80062be:	89a3      	ldrh	r3, [r4, #12]
 80062c0:	f04f 30ff 	mov.w	r0, #4294967295
 80062c4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80062c8:	81a3      	strh	r3, [r4, #12]
 80062ca:	e790      	b.n	80061ee <__sflush_r+0x1a>
 80062cc:	4407      	add	r7, r0
 80062ce:	1a36      	subs	r6, r6, r0
 80062d0:	e7ea      	b.n	80062a8 <__sflush_r+0xd4>
 80062d2:	bf00      	nop
 80062d4:	20400001 	.word	0x20400001

080062d8 <_fflush_r>:
 80062d8:	b538      	push	{r3, r4, r5, lr}
 80062da:	690b      	ldr	r3, [r1, #16]
 80062dc:	4605      	mov	r5, r0
 80062de:	460c      	mov	r4, r1
 80062e0:	b913      	cbnz	r3, 80062e8 <_fflush_r+0x10>
 80062e2:	2500      	movs	r5, #0
 80062e4:	4628      	mov	r0, r5
 80062e6:	bd38      	pop	{r3, r4, r5, pc}
 80062e8:	b118      	cbz	r0, 80062f2 <_fflush_r+0x1a>
 80062ea:	6983      	ldr	r3, [r0, #24]
 80062ec:	b90b      	cbnz	r3, 80062f2 <_fflush_r+0x1a>
 80062ee:	f7fe ff89 	bl	8005204 <__sinit>
 80062f2:	4b14      	ldr	r3, [pc, #80]	; (8006344 <_fflush_r+0x6c>)
 80062f4:	429c      	cmp	r4, r3
 80062f6:	d11b      	bne.n	8006330 <_fflush_r+0x58>
 80062f8:	686c      	ldr	r4, [r5, #4]
 80062fa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80062fe:	2b00      	cmp	r3, #0
 8006300:	d0ef      	beq.n	80062e2 <_fflush_r+0xa>
 8006302:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8006304:	07d0      	lsls	r0, r2, #31
 8006306:	d404      	bmi.n	8006312 <_fflush_r+0x3a>
 8006308:	0599      	lsls	r1, r3, #22
 800630a:	d402      	bmi.n	8006312 <_fflush_r+0x3a>
 800630c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800630e:	f7ff f81c 	bl	800534a <__retarget_lock_acquire_recursive>
 8006312:	4628      	mov	r0, r5
 8006314:	4621      	mov	r1, r4
 8006316:	f7ff ff5d 	bl	80061d4 <__sflush_r>
 800631a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800631c:	4605      	mov	r5, r0
 800631e:	07da      	lsls	r2, r3, #31
 8006320:	d4e0      	bmi.n	80062e4 <_fflush_r+0xc>
 8006322:	89a3      	ldrh	r3, [r4, #12]
 8006324:	059b      	lsls	r3, r3, #22
 8006326:	d4dd      	bmi.n	80062e4 <_fflush_r+0xc>
 8006328:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800632a:	f7ff f80f 	bl	800534c <__retarget_lock_release_recursive>
 800632e:	e7d9      	b.n	80062e4 <_fflush_r+0xc>
 8006330:	4b05      	ldr	r3, [pc, #20]	; (8006348 <_fflush_r+0x70>)
 8006332:	429c      	cmp	r4, r3
 8006334:	d101      	bne.n	800633a <_fflush_r+0x62>
 8006336:	68ac      	ldr	r4, [r5, #8]
 8006338:	e7df      	b.n	80062fa <_fflush_r+0x22>
 800633a:	4b04      	ldr	r3, [pc, #16]	; (800634c <_fflush_r+0x74>)
 800633c:	429c      	cmp	r4, r3
 800633e:	bf08      	it	eq
 8006340:	68ec      	ldreq	r4, [r5, #12]
 8006342:	e7da      	b.n	80062fa <_fflush_r+0x22>
 8006344:	080066f8 	.word	0x080066f8
 8006348:	08006718 	.word	0x08006718
 800634c:	080066d8 	.word	0x080066d8

08006350 <fiprintf>:
 8006350:	b40e      	push	{r1, r2, r3}
 8006352:	b503      	push	{r0, r1, lr}
 8006354:	4601      	mov	r1, r0
 8006356:	ab03      	add	r3, sp, #12
 8006358:	4805      	ldr	r0, [pc, #20]	; (8006370 <fiprintf+0x20>)
 800635a:	f853 2b04 	ldr.w	r2, [r3], #4
 800635e:	6800      	ldr	r0, [r0, #0]
 8006360:	9301      	str	r3, [sp, #4]
 8006362:	f7ff fcb3 	bl	8005ccc <_vfiprintf_r>
 8006366:	b002      	add	sp, #8
 8006368:	f85d eb04 	ldr.w	lr, [sp], #4
 800636c:	b003      	add	sp, #12
 800636e:	4770      	bx	lr
 8006370:	20000018 	.word	0x20000018

08006374 <_lseek_r>:
 8006374:	b538      	push	{r3, r4, r5, lr}
 8006376:	4604      	mov	r4, r0
 8006378:	4608      	mov	r0, r1
 800637a:	4611      	mov	r1, r2
 800637c:	2200      	movs	r2, #0
 800637e:	4d05      	ldr	r5, [pc, #20]	; (8006394 <_lseek_r+0x20>)
 8006380:	602a      	str	r2, [r5, #0]
 8006382:	461a      	mov	r2, r3
 8006384:	f7fb f8e4 	bl	8001550 <_lseek>
 8006388:	1c43      	adds	r3, r0, #1
 800638a:	d102      	bne.n	8006392 <_lseek_r+0x1e>
 800638c:	682b      	ldr	r3, [r5, #0]
 800638e:	b103      	cbz	r3, 8006392 <_lseek_r+0x1e>
 8006390:	6023      	str	r3, [r4, #0]
 8006392:	bd38      	pop	{r3, r4, r5, pc}
 8006394:	20000308 	.word	0x20000308

08006398 <__swhatbuf_r>:
 8006398:	b570      	push	{r4, r5, r6, lr}
 800639a:	460e      	mov	r6, r1
 800639c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80063a0:	4614      	mov	r4, r2
 80063a2:	2900      	cmp	r1, #0
 80063a4:	461d      	mov	r5, r3
 80063a6:	b096      	sub	sp, #88	; 0x58
 80063a8:	da08      	bge.n	80063bc <__swhatbuf_r+0x24>
 80063aa:	2200      	movs	r2, #0
 80063ac:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 80063b0:	602a      	str	r2, [r5, #0]
 80063b2:	061a      	lsls	r2, r3, #24
 80063b4:	d410      	bmi.n	80063d8 <__swhatbuf_r+0x40>
 80063b6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80063ba:	e00e      	b.n	80063da <__swhatbuf_r+0x42>
 80063bc:	466a      	mov	r2, sp
 80063be:	f000 f895 	bl	80064ec <_fstat_r>
 80063c2:	2800      	cmp	r0, #0
 80063c4:	dbf1      	blt.n	80063aa <__swhatbuf_r+0x12>
 80063c6:	9a01      	ldr	r2, [sp, #4]
 80063c8:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80063cc:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80063d0:	425a      	negs	r2, r3
 80063d2:	415a      	adcs	r2, r3
 80063d4:	602a      	str	r2, [r5, #0]
 80063d6:	e7ee      	b.n	80063b6 <__swhatbuf_r+0x1e>
 80063d8:	2340      	movs	r3, #64	; 0x40
 80063da:	2000      	movs	r0, #0
 80063dc:	6023      	str	r3, [r4, #0]
 80063de:	b016      	add	sp, #88	; 0x58
 80063e0:	bd70      	pop	{r4, r5, r6, pc}
	...

080063e4 <__smakebuf_r>:
 80063e4:	898b      	ldrh	r3, [r1, #12]
 80063e6:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80063e8:	079d      	lsls	r5, r3, #30
 80063ea:	4606      	mov	r6, r0
 80063ec:	460c      	mov	r4, r1
 80063ee:	d507      	bpl.n	8006400 <__smakebuf_r+0x1c>
 80063f0:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80063f4:	6023      	str	r3, [r4, #0]
 80063f6:	6123      	str	r3, [r4, #16]
 80063f8:	2301      	movs	r3, #1
 80063fa:	6163      	str	r3, [r4, #20]
 80063fc:	b002      	add	sp, #8
 80063fe:	bd70      	pop	{r4, r5, r6, pc}
 8006400:	466a      	mov	r2, sp
 8006402:	ab01      	add	r3, sp, #4
 8006404:	f7ff ffc8 	bl	8006398 <__swhatbuf_r>
 8006408:	9900      	ldr	r1, [sp, #0]
 800640a:	4605      	mov	r5, r0
 800640c:	4630      	mov	r0, r6
 800640e:	f7ff fbc1 	bl	8005b94 <_malloc_r>
 8006412:	b948      	cbnz	r0, 8006428 <__smakebuf_r+0x44>
 8006414:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006418:	059a      	lsls	r2, r3, #22
 800641a:	d4ef      	bmi.n	80063fc <__smakebuf_r+0x18>
 800641c:	f023 0303 	bic.w	r3, r3, #3
 8006420:	f043 0302 	orr.w	r3, r3, #2
 8006424:	81a3      	strh	r3, [r4, #12]
 8006426:	e7e3      	b.n	80063f0 <__smakebuf_r+0xc>
 8006428:	4b0d      	ldr	r3, [pc, #52]	; (8006460 <__smakebuf_r+0x7c>)
 800642a:	62b3      	str	r3, [r6, #40]	; 0x28
 800642c:	89a3      	ldrh	r3, [r4, #12]
 800642e:	6020      	str	r0, [r4, #0]
 8006430:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006434:	81a3      	strh	r3, [r4, #12]
 8006436:	9b00      	ldr	r3, [sp, #0]
 8006438:	6120      	str	r0, [r4, #16]
 800643a:	6163      	str	r3, [r4, #20]
 800643c:	9b01      	ldr	r3, [sp, #4]
 800643e:	b15b      	cbz	r3, 8006458 <__smakebuf_r+0x74>
 8006440:	4630      	mov	r0, r6
 8006442:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006446:	f000 f863 	bl	8006510 <_isatty_r>
 800644a:	b128      	cbz	r0, 8006458 <__smakebuf_r+0x74>
 800644c:	89a3      	ldrh	r3, [r4, #12]
 800644e:	f023 0303 	bic.w	r3, r3, #3
 8006452:	f043 0301 	orr.w	r3, r3, #1
 8006456:	81a3      	strh	r3, [r4, #12]
 8006458:	89a0      	ldrh	r0, [r4, #12]
 800645a:	4305      	orrs	r5, r0
 800645c:	81a5      	strh	r5, [r4, #12]
 800645e:	e7cd      	b.n	80063fc <__smakebuf_r+0x18>
 8006460:	0800519d 	.word	0x0800519d

08006464 <__ascii_mbtowc>:
 8006464:	b082      	sub	sp, #8
 8006466:	b901      	cbnz	r1, 800646a <__ascii_mbtowc+0x6>
 8006468:	a901      	add	r1, sp, #4
 800646a:	b142      	cbz	r2, 800647e <__ascii_mbtowc+0x1a>
 800646c:	b14b      	cbz	r3, 8006482 <__ascii_mbtowc+0x1e>
 800646e:	7813      	ldrb	r3, [r2, #0]
 8006470:	600b      	str	r3, [r1, #0]
 8006472:	7812      	ldrb	r2, [r2, #0]
 8006474:	1e10      	subs	r0, r2, #0
 8006476:	bf18      	it	ne
 8006478:	2001      	movne	r0, #1
 800647a:	b002      	add	sp, #8
 800647c:	4770      	bx	lr
 800647e:	4610      	mov	r0, r2
 8006480:	e7fb      	b.n	800647a <__ascii_mbtowc+0x16>
 8006482:	f06f 0001 	mvn.w	r0, #1
 8006486:	e7f8      	b.n	800647a <__ascii_mbtowc+0x16>

08006488 <__malloc_lock>:
 8006488:	4801      	ldr	r0, [pc, #4]	; (8006490 <__malloc_lock+0x8>)
 800648a:	f7fe bf5e 	b.w	800534a <__retarget_lock_acquire_recursive>
 800648e:	bf00      	nop
 8006490:	200002fc 	.word	0x200002fc

08006494 <__malloc_unlock>:
 8006494:	4801      	ldr	r0, [pc, #4]	; (800649c <__malloc_unlock+0x8>)
 8006496:	f7fe bf59 	b.w	800534c <__retarget_lock_release_recursive>
 800649a:	bf00      	nop
 800649c:	200002fc 	.word	0x200002fc

080064a0 <_read_r>:
 80064a0:	b538      	push	{r3, r4, r5, lr}
 80064a2:	4604      	mov	r4, r0
 80064a4:	4608      	mov	r0, r1
 80064a6:	4611      	mov	r1, r2
 80064a8:	2200      	movs	r2, #0
 80064aa:	4d05      	ldr	r5, [pc, #20]	; (80064c0 <_read_r+0x20>)
 80064ac:	602a      	str	r2, [r5, #0]
 80064ae:	461a      	mov	r2, r3
 80064b0:	f7fa fff1 	bl	8001496 <_read>
 80064b4:	1c43      	adds	r3, r0, #1
 80064b6:	d102      	bne.n	80064be <_read_r+0x1e>
 80064b8:	682b      	ldr	r3, [r5, #0]
 80064ba:	b103      	cbz	r3, 80064be <_read_r+0x1e>
 80064bc:	6023      	str	r3, [r4, #0]
 80064be:	bd38      	pop	{r3, r4, r5, pc}
 80064c0:	20000308 	.word	0x20000308

080064c4 <__ascii_wctomb>:
 80064c4:	4603      	mov	r3, r0
 80064c6:	4608      	mov	r0, r1
 80064c8:	b141      	cbz	r1, 80064dc <__ascii_wctomb+0x18>
 80064ca:	2aff      	cmp	r2, #255	; 0xff
 80064cc:	d904      	bls.n	80064d8 <__ascii_wctomb+0x14>
 80064ce:	228a      	movs	r2, #138	; 0x8a
 80064d0:	f04f 30ff 	mov.w	r0, #4294967295
 80064d4:	601a      	str	r2, [r3, #0]
 80064d6:	4770      	bx	lr
 80064d8:	2001      	movs	r0, #1
 80064da:	700a      	strb	r2, [r1, #0]
 80064dc:	4770      	bx	lr

080064de <abort>:
 80064de:	2006      	movs	r0, #6
 80064e0:	b508      	push	{r3, lr}
 80064e2:	f000 f84d 	bl	8006580 <raise>
 80064e6:	2001      	movs	r0, #1
 80064e8:	f7fa ffcb 	bl	8001482 <_exit>

080064ec <_fstat_r>:
 80064ec:	b538      	push	{r3, r4, r5, lr}
 80064ee:	2300      	movs	r3, #0
 80064f0:	4d06      	ldr	r5, [pc, #24]	; (800650c <_fstat_r+0x20>)
 80064f2:	4604      	mov	r4, r0
 80064f4:	4608      	mov	r0, r1
 80064f6:	4611      	mov	r1, r2
 80064f8:	602b      	str	r3, [r5, #0]
 80064fa:	f7fb f810 	bl	800151e <_fstat>
 80064fe:	1c43      	adds	r3, r0, #1
 8006500:	d102      	bne.n	8006508 <_fstat_r+0x1c>
 8006502:	682b      	ldr	r3, [r5, #0]
 8006504:	b103      	cbz	r3, 8006508 <_fstat_r+0x1c>
 8006506:	6023      	str	r3, [r4, #0]
 8006508:	bd38      	pop	{r3, r4, r5, pc}
 800650a:	bf00      	nop
 800650c:	20000308 	.word	0x20000308

08006510 <_isatty_r>:
 8006510:	b538      	push	{r3, r4, r5, lr}
 8006512:	2300      	movs	r3, #0
 8006514:	4d05      	ldr	r5, [pc, #20]	; (800652c <_isatty_r+0x1c>)
 8006516:	4604      	mov	r4, r0
 8006518:	4608      	mov	r0, r1
 800651a:	602b      	str	r3, [r5, #0]
 800651c:	f7fb f80e 	bl	800153c <_isatty>
 8006520:	1c43      	adds	r3, r0, #1
 8006522:	d102      	bne.n	800652a <_isatty_r+0x1a>
 8006524:	682b      	ldr	r3, [r5, #0]
 8006526:	b103      	cbz	r3, 800652a <_isatty_r+0x1a>
 8006528:	6023      	str	r3, [r4, #0]
 800652a:	bd38      	pop	{r3, r4, r5, pc}
 800652c:	20000308 	.word	0x20000308

08006530 <_raise_r>:
 8006530:	291f      	cmp	r1, #31
 8006532:	b538      	push	{r3, r4, r5, lr}
 8006534:	4604      	mov	r4, r0
 8006536:	460d      	mov	r5, r1
 8006538:	d904      	bls.n	8006544 <_raise_r+0x14>
 800653a:	2316      	movs	r3, #22
 800653c:	6003      	str	r3, [r0, #0]
 800653e:	f04f 30ff 	mov.w	r0, #4294967295
 8006542:	bd38      	pop	{r3, r4, r5, pc}
 8006544:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8006546:	b112      	cbz	r2, 800654e <_raise_r+0x1e>
 8006548:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800654c:	b94b      	cbnz	r3, 8006562 <_raise_r+0x32>
 800654e:	4620      	mov	r0, r4
 8006550:	f000 f830 	bl	80065b4 <_getpid_r>
 8006554:	462a      	mov	r2, r5
 8006556:	4601      	mov	r1, r0
 8006558:	4620      	mov	r0, r4
 800655a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800655e:	f000 b817 	b.w	8006590 <_kill_r>
 8006562:	2b01      	cmp	r3, #1
 8006564:	d00a      	beq.n	800657c <_raise_r+0x4c>
 8006566:	1c59      	adds	r1, r3, #1
 8006568:	d103      	bne.n	8006572 <_raise_r+0x42>
 800656a:	2316      	movs	r3, #22
 800656c:	6003      	str	r3, [r0, #0]
 800656e:	2001      	movs	r0, #1
 8006570:	e7e7      	b.n	8006542 <_raise_r+0x12>
 8006572:	2400      	movs	r4, #0
 8006574:	4628      	mov	r0, r5
 8006576:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800657a:	4798      	blx	r3
 800657c:	2000      	movs	r0, #0
 800657e:	e7e0      	b.n	8006542 <_raise_r+0x12>

08006580 <raise>:
 8006580:	4b02      	ldr	r3, [pc, #8]	; (800658c <raise+0xc>)
 8006582:	4601      	mov	r1, r0
 8006584:	6818      	ldr	r0, [r3, #0]
 8006586:	f7ff bfd3 	b.w	8006530 <_raise_r>
 800658a:	bf00      	nop
 800658c:	20000018 	.word	0x20000018

08006590 <_kill_r>:
 8006590:	b538      	push	{r3, r4, r5, lr}
 8006592:	2300      	movs	r3, #0
 8006594:	4d06      	ldr	r5, [pc, #24]	; (80065b0 <_kill_r+0x20>)
 8006596:	4604      	mov	r4, r0
 8006598:	4608      	mov	r0, r1
 800659a:	4611      	mov	r1, r2
 800659c:	602b      	str	r3, [r5, #0]
 800659e:	f7fa ff60 	bl	8001462 <_kill>
 80065a2:	1c43      	adds	r3, r0, #1
 80065a4:	d102      	bne.n	80065ac <_kill_r+0x1c>
 80065a6:	682b      	ldr	r3, [r5, #0]
 80065a8:	b103      	cbz	r3, 80065ac <_kill_r+0x1c>
 80065aa:	6023      	str	r3, [r4, #0]
 80065ac:	bd38      	pop	{r3, r4, r5, pc}
 80065ae:	bf00      	nop
 80065b0:	20000308 	.word	0x20000308

080065b4 <_getpid_r>:
 80065b4:	f7fa bf4e 	b.w	8001454 <_getpid>

080065b8 <_init>:
 80065b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80065ba:	bf00      	nop
 80065bc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80065be:	bc08      	pop	{r3}
 80065c0:	469e      	mov	lr, r3
 80065c2:	4770      	bx	lr

080065c4 <_fini>:
 80065c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80065c6:	bf00      	nop
 80065c8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80065ca:	bc08      	pop	{r3}
 80065cc:	469e      	mov	lr, r3
 80065ce:	4770      	bx	lr
