#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sat Oct 27 12:51:51 2018
# Process ID: 11780
# Current directory: C:/Users/Sergaljerk/WSU-CPTE/Module_9/Module_9.runs/synth_1
# Command line: vivado.exe -log CMP_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source CMP_wrapper.tcl
# Log file: C:/Users/Sergaljerk/WSU-CPTE/Module_9/Module_9.runs/synth_1/CMP_wrapper.vds
# Journal file: C:/Users/Sergaljerk/WSU-CPTE/Module_9/Module_9.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source CMP_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
add_files: Time (s): cpu = 00:00:03 ; elapsed = 00:00:21 . Memory (MB): peak = 285.082 ; gain = 39.941
Command: synth_design -top CMP_wrapper -part xc7z007sclg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z007s'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z007s'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 8164 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 391.277 ; gain = 99.688
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'CMP_wrapper' [C:/Users/Sergaljerk/WSU-CPTE/Module_9/Module_9.srcs/sources_1/bd/CMP/hdl/CMP_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'CMP' [C:/Users/Sergaljerk/WSU-CPTE/Module_9/Module_9.srcs/sources_1/bd/CMP/synth/CMP.v:13]
INFO: [Synth 8-6157] synthesizing module 'CMP_Comparator_0_0' [c:/Users/Sergaljerk/WSU-CPTE/Module_9/Module_9.srcs/sources_1/bd/CMP/ip/CMP_Comparator_0_0/synth/CMP_Comparator_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'Comparator' [C:/Users/Sergaljerk/WSU-CPTE/Module_9/Module_9.srcs/sources_1/new/Comparator.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Comparator' (1#1) [C:/Users/Sergaljerk/WSU-CPTE/Module_9/Module_9.srcs/sources_1/new/Comparator.v:23]
INFO: [Synth 8-6155] done synthesizing module 'CMP_Comparator_0_0' (2#1) [c:/Users/Sergaljerk/WSU-CPTE/Module_9/Module_9.srcs/sources_1/bd/CMP/ip/CMP_Comparator_0_0/synth/CMP_Comparator_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'CMP_Digit_1_0' [c:/Users/Sergaljerk/WSU-CPTE/Module_9/Module_9.srcs/sources_1/bd/CMP/ip/CMP_Digit_1_0/synth/CMP_Digit_1_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_1_xlslice' [c:/Users/Sergaljerk/WSU-CPTE/Module_9/Module_9.srcs/sources_1/bd/CMP/ipshared/f3db/hdl/xlslice_v1_0_vl_rfs.v:13]
	Parameter DIN_WIDTH bound to: 16 - type: integer 
	Parameter DIN_FROM bound to: 15 - type: integer 
	Parameter DIN_TO bound to: 12 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_1_xlslice' (3#1) [c:/Users/Sergaljerk/WSU-CPTE/Module_9/Module_9.srcs/sources_1/bd/CMP/ipshared/f3db/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'CMP_Digit_1_0' (4#1) [c:/Users/Sergaljerk/WSU-CPTE/Module_9/Module_9.srcs/sources_1/bd/CMP/ip/CMP_Digit_1_0/synth/CMP_Digit_1_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'CMP_Digit_2_0' [c:/Users/Sergaljerk/WSU-CPTE/Module_9/Module_9.srcs/sources_1/bd/CMP/ip/CMP_Digit_2_0/synth/CMP_Digit_2_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_1_xlslice__parameterized0' [c:/Users/Sergaljerk/WSU-CPTE/Module_9/Module_9.srcs/sources_1/bd/CMP/ipshared/f3db/hdl/xlslice_v1_0_vl_rfs.v:13]
	Parameter DIN_WIDTH bound to: 16 - type: integer 
	Parameter DIN_FROM bound to: 11 - type: integer 
	Parameter DIN_TO bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_1_xlslice__parameterized0' (4#1) [c:/Users/Sergaljerk/WSU-CPTE/Module_9/Module_9.srcs/sources_1/bd/CMP/ipshared/f3db/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'CMP_Digit_2_0' (5#1) [c:/Users/Sergaljerk/WSU-CPTE/Module_9/Module_9.srcs/sources_1/bd/CMP/ip/CMP_Digit_2_0/synth/CMP_Digit_2_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'CMP_Digit_3_0' [c:/Users/Sergaljerk/WSU-CPTE/Module_9/Module_9.srcs/sources_1/bd/CMP/ip/CMP_Digit_3_0/synth/CMP_Digit_3_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_1_xlslice__parameterized1' [c:/Users/Sergaljerk/WSU-CPTE/Module_9/Module_9.srcs/sources_1/bd/CMP/ipshared/f3db/hdl/xlslice_v1_0_vl_rfs.v:13]
	Parameter DIN_WIDTH bound to: 16 - type: integer 
	Parameter DIN_FROM bound to: 7 - type: integer 
	Parameter DIN_TO bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_1_xlslice__parameterized1' (5#1) [c:/Users/Sergaljerk/WSU-CPTE/Module_9/Module_9.srcs/sources_1/bd/CMP/ipshared/f3db/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'CMP_Digit_3_0' (6#1) [c:/Users/Sergaljerk/WSU-CPTE/Module_9/Module_9.srcs/sources_1/bd/CMP/ip/CMP_Digit_3_0/synth/CMP_Digit_3_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'CMP_Digit_4_0' [c:/Users/Sergaljerk/WSU-CPTE/Module_9/Module_9.srcs/sources_1/bd/CMP/ip/CMP_Digit_4_0/synth/CMP_Digit_4_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_1_xlslice__parameterized2' [c:/Users/Sergaljerk/WSU-CPTE/Module_9/Module_9.srcs/sources_1/bd/CMP/ipshared/f3db/hdl/xlslice_v1_0_vl_rfs.v:13]
	Parameter DIN_WIDTH bound to: 16 - type: integer 
	Parameter DIN_FROM bound to: 3 - type: integer 
	Parameter DIN_TO bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_1_xlslice__parameterized2' (6#1) [c:/Users/Sergaljerk/WSU-CPTE/Module_9/Module_9.srcs/sources_1/bd/CMP/ipshared/f3db/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'CMP_Digit_4_0' (7#1) [c:/Users/Sergaljerk/WSU-CPTE/Module_9/Module_9.srcs/sources_1/bd/CMP/ip/CMP_Digit_4_0/synth/CMP_Digit_4_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'CMP_Multiplier_0_1' [c:/Users/Sergaljerk/WSU-CPTE/Module_9/Module_9.srcs/sources_1/bd/CMP/ip/CMP_Multiplier_0_1/synth/CMP_Multiplier_0_1.v:58]
INFO: [Synth 8-6157] synthesizing module 'Multiplier' [C:/Users/Sergaljerk/WSU-CPTE/Module_9/Module_9.srcs/sources_1/new/Multiplier.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Multiplier' (8#1) [C:/Users/Sergaljerk/WSU-CPTE/Module_9/Module_9.srcs/sources_1/new/Multiplier.v:23]
INFO: [Synth 8-6155] done synthesizing module 'CMP_Multiplier_0_1' (9#1) [c:/Users/Sergaljerk/WSU-CPTE/Module_9/Module_9.srcs/sources_1/bd/CMP/ip/CMP_Multiplier_0_1/synth/CMP_Multiplier_0_1.v:58]
INFO: [Synth 8-6157] synthesizing module 'CMP_PIPO_0_1' [c:/Users/Sergaljerk/WSU-CPTE/Module_9/Module_9.srcs/sources_1/bd/CMP/ip/CMP_PIPO_0_1/synth/CMP_PIPO_0_1.v:58]
INFO: [Synth 8-6157] synthesizing module 'PIPO' [C:/Users/Sergaljerk/WSU-CPTE/Parts/PIPO.v:23]
	Parameter BUS_MSB bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'PIPO' (10#1) [C:/Users/Sergaljerk/WSU-CPTE/Parts/PIPO.v:23]
INFO: [Synth 8-6155] done synthesizing module 'CMP_PIPO_0_1' (11#1) [c:/Users/Sergaljerk/WSU-CPTE/Module_9/Module_9.srcs/sources_1/bd/CMP/ip/CMP_PIPO_0_1/synth/CMP_PIPO_0_1.v:58]
INFO: [Synth 8-6157] synthesizing module 'CMP_PIPO_1_0' [c:/Users/Sergaljerk/WSU-CPTE/Module_9/Module_9.srcs/sources_1/bd/CMP/ip/CMP_PIPO_1_0/synth/CMP_PIPO_1_0.v:58]
INFO: [Synth 8-6155] done synthesizing module 'CMP_PIPO_1_0' (12#1) [c:/Users/Sergaljerk/WSU-CPTE/Module_9/Module_9.srcs/sources_1/bd/CMP/ip/CMP_PIPO_1_0/synth/CMP_PIPO_1_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'CMP_PIPO_1_1' [c:/Users/Sergaljerk/WSU-CPTE/Module_9/Module_9.srcs/sources_1/bd/CMP/ip/CMP_PIPO_1_1/synth/CMP_PIPO_1_1.v:58]
INFO: [Synth 8-6157] synthesizing module 'PIPO__parameterized0' [C:/Users/Sergaljerk/WSU-CPTE/Parts/PIPO.v:23]
	Parameter BUS_MSB bound to: 15 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'PIPO__parameterized0' (12#1) [C:/Users/Sergaljerk/WSU-CPTE/Parts/PIPO.v:23]
INFO: [Synth 8-6155] done synthesizing module 'CMP_PIPO_1_1' (13#1) [c:/Users/Sergaljerk/WSU-CPTE/Module_9/Module_9.srcs/sources_1/bd/CMP/ip/CMP_PIPO_1_1/synth/CMP_PIPO_1_1.v:58]
INFO: [Synth 8-6157] synthesizing module 'CMP_ssd_dec_0_0' [c:/Users/Sergaljerk/WSU-CPTE/Module_9/Module_9.srcs/sources_1/bd/CMP/ip/CMP_ssd_dec_0_0/synth/CMP_ssd_dec_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'ssd_dec' [C:/Users/Sergaljerk/WSU-CPTE/Module_9/Module_9.srcs/sources_1/imports/Parts/ssd_dec.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ssd_dec' (14#1) [C:/Users/Sergaljerk/WSU-CPTE/Module_9/Module_9.srcs/sources_1/imports/Parts/ssd_dec.v:23]
INFO: [Synth 8-6155] done synthesizing module 'CMP_ssd_dec_0_0' (15#1) [c:/Users/Sergaljerk/WSU-CPTE/Module_9/Module_9.srcs/sources_1/bd/CMP/ip/CMP_ssd_dec_0_0/synth/CMP_ssd_dec_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'CMP_ssd_mux_0_0' [c:/Users/Sergaljerk/WSU-CPTE/Module_9/Module_9.srcs/sources_1/bd/CMP/ip/CMP_ssd_mux_0_0/synth/CMP_ssd_mux_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'ssd_mux' [C:/Users/Sergaljerk/WSU-CPTE/Module_9/Module_9.srcs/sources_1/imports/Parts/ssd_mux.v:23]
INFO: [Synth 8-226] default block is never used [C:/Users/Sergaljerk/WSU-CPTE/Module_9/Module_9.srcs/sources_1/imports/Parts/ssd_mux.v:43]
INFO: [Synth 8-6155] done synthesizing module 'ssd_mux' (16#1) [C:/Users/Sergaljerk/WSU-CPTE/Module_9/Module_9.srcs/sources_1/imports/Parts/ssd_mux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'CMP_ssd_mux_0_0' (17#1) [c:/Users/Sergaljerk/WSU-CPTE/Module_9/Module_9.srcs/sources_1/bd/CMP/ip/CMP_ssd_mux_0_0/synth/CMP_ssd_mux_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'CMP_temp_reg_mux_0_0' [c:/Users/Sergaljerk/WSU-CPTE/Module_9/Module_9.srcs/sources_1/bd/CMP/ip/CMP_temp_reg_mux_0_0/synth/CMP_temp_reg_mux_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'temp_reg_mux' [C:/Users/Sergaljerk/WSU-CPTE/Module_9/Module_9.srcs/sources_1/new/temp_reg_mux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'temp_reg_mux' (18#1) [C:/Users/Sergaljerk/WSU-CPTE/Module_9/Module_9.srcs/sources_1/new/temp_reg_mux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'CMP_temp_reg_mux_0_0' (19#1) [c:/Users/Sergaljerk/WSU-CPTE/Module_9/Module_9.srcs/sources_1/bd/CMP/ip/CMP_temp_reg_mux_0_0/synth/CMP_temp_reg_mux_0_0.v:58]
INFO: [Synth 8-6155] done synthesizing module 'CMP' (20#1) [C:/Users/Sergaljerk/WSU-CPTE/Module_9/Module_9.srcs/sources_1/bd/CMP/synth/CMP.v:13]
INFO: [Synth 8-6155] done synthesizing module 'CMP_wrapper' (21#1) [C:/Users/Sergaljerk/WSU-CPTE/Module_9/Module_9.srcs/sources_1/bd/CMP/hdl/CMP_wrapper.v:12]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized2 has unconnected port Din[15]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized2 has unconnected port Din[14]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized2 has unconnected port Din[13]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized2 has unconnected port Din[12]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized2 has unconnected port Din[11]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized2 has unconnected port Din[10]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized2 has unconnected port Din[9]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized2 has unconnected port Din[8]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized2 has unconnected port Din[7]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized2 has unconnected port Din[6]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized2 has unconnected port Din[5]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized2 has unconnected port Din[4]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized1 has unconnected port Din[15]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized1 has unconnected port Din[14]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized1 has unconnected port Din[13]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized1 has unconnected port Din[12]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized1 has unconnected port Din[11]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized1 has unconnected port Din[10]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized1 has unconnected port Din[9]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized1 has unconnected port Din[8]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized1 has unconnected port Din[3]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized1 has unconnected port Din[2]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized1 has unconnected port Din[1]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized1 has unconnected port Din[0]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized0 has unconnected port Din[15]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized0 has unconnected port Din[14]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized0 has unconnected port Din[13]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized0 has unconnected port Din[12]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized0 has unconnected port Din[7]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized0 has unconnected port Din[6]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized0 has unconnected port Din[5]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized0 has unconnected port Din[4]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized0 has unconnected port Din[3]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized0 has unconnected port Din[2]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized0 has unconnected port Din[1]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized0 has unconnected port Din[0]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice has unconnected port Din[11]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice has unconnected port Din[10]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice has unconnected port Din[9]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice has unconnected port Din[8]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice has unconnected port Din[7]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice has unconnected port Din[6]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice has unconnected port Din[5]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice has unconnected port Din[4]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice has unconnected port Din[3]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice has unconnected port Din[2]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice has unconnected port Din[1]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice has unconnected port Din[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 446.422 ; gain = 154.832
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 446.422 ; gain = 154.832
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 446.422 ; gain = 154.832
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z007sclg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Sergaljerk/WSU-CPTE/Module_9/Module_9.srcs/constrs_1/new/CMP_wrapper_cons.xdc]
Finished Parsing XDC File [C:/Users/Sergaljerk/WSU-CPTE/Module_9/Module_9.srcs/constrs_1/new/CMP_wrapper_cons.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Sergaljerk/WSU-CPTE/Module_9/Module_9.srcs/constrs_1/new/CMP_wrapper_cons.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/CMP_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/CMP_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/Sergaljerk/WSU-CPTE/Module_9/Module_9.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/Sergaljerk/WSU-CPTE/Module_9/Module_9.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 765.711 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 765.711 ; gain = 474.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z007sclg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 765.711 ; gain = 474.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for CMP_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CMP_i/Multiplier_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CMP_i/PIPO_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CMP_i/PIPO_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CMP_i/PIPO_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CMP_i/Comparator_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CMP_i/Digit_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CMP_i/Digit_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CMP_i/Digit_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CMP_i/Digit_4. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CMP_i/ssd_dec_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CMP_i/ssd_mux_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CMP_i/temp_reg_mux_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 765.711 ; gain = 474.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 765.711 ; gain = 474.121
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module PIPO 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module PIPO__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module ssd_dec 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
Module ssd_mux 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 2     
Module temp_reg_mux 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 66 (col length:40)
BRAMs: 100 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design CMP_Digit_4_0 has unconnected port Din[15]
WARNING: [Synth 8-3331] design CMP_Digit_4_0 has unconnected port Din[14]
WARNING: [Synth 8-3331] design CMP_Digit_4_0 has unconnected port Din[13]
WARNING: [Synth 8-3331] design CMP_Digit_4_0 has unconnected port Din[12]
WARNING: [Synth 8-3331] design CMP_Digit_4_0 has unconnected port Din[11]
WARNING: [Synth 8-3331] design CMP_Digit_4_0 has unconnected port Din[10]
WARNING: [Synth 8-3331] design CMP_Digit_4_0 has unconnected port Din[9]
WARNING: [Synth 8-3331] design CMP_Digit_4_0 has unconnected port Din[8]
WARNING: [Synth 8-3331] design CMP_Digit_4_0 has unconnected port Din[7]
WARNING: [Synth 8-3331] design CMP_Digit_4_0 has unconnected port Din[6]
WARNING: [Synth 8-3331] design CMP_Digit_4_0 has unconnected port Din[5]
WARNING: [Synth 8-3331] design CMP_Digit_4_0 has unconnected port Din[4]
WARNING: [Synth 8-3331] design CMP_Digit_3_0 has unconnected port Din[15]
WARNING: [Synth 8-3331] design CMP_Digit_3_0 has unconnected port Din[14]
WARNING: [Synth 8-3331] design CMP_Digit_3_0 has unconnected port Din[13]
WARNING: [Synth 8-3331] design CMP_Digit_3_0 has unconnected port Din[12]
WARNING: [Synth 8-3331] design CMP_Digit_3_0 has unconnected port Din[11]
WARNING: [Synth 8-3331] design CMP_Digit_3_0 has unconnected port Din[10]
WARNING: [Synth 8-3331] design CMP_Digit_3_0 has unconnected port Din[9]
WARNING: [Synth 8-3331] design CMP_Digit_3_0 has unconnected port Din[8]
WARNING: [Synth 8-3331] design CMP_Digit_3_0 has unconnected port Din[3]
WARNING: [Synth 8-3331] design CMP_Digit_3_0 has unconnected port Din[2]
WARNING: [Synth 8-3331] design CMP_Digit_3_0 has unconnected port Din[1]
WARNING: [Synth 8-3331] design CMP_Digit_3_0 has unconnected port Din[0]
WARNING: [Synth 8-3331] design CMP_Digit_2_0 has unconnected port Din[15]
WARNING: [Synth 8-3331] design CMP_Digit_2_0 has unconnected port Din[14]
WARNING: [Synth 8-3331] design CMP_Digit_2_0 has unconnected port Din[13]
WARNING: [Synth 8-3331] design CMP_Digit_2_0 has unconnected port Din[12]
WARNING: [Synth 8-3331] design CMP_Digit_2_0 has unconnected port Din[7]
WARNING: [Synth 8-3331] design CMP_Digit_2_0 has unconnected port Din[6]
WARNING: [Synth 8-3331] design CMP_Digit_2_0 has unconnected port Din[5]
WARNING: [Synth 8-3331] design CMP_Digit_2_0 has unconnected port Din[4]
WARNING: [Synth 8-3331] design CMP_Digit_2_0 has unconnected port Din[3]
WARNING: [Synth 8-3331] design CMP_Digit_2_0 has unconnected port Din[2]
WARNING: [Synth 8-3331] design CMP_Digit_2_0 has unconnected port Din[1]
WARNING: [Synth 8-3331] design CMP_Digit_2_0 has unconnected port Din[0]
WARNING: [Synth 8-3331] design CMP_Digit_1_0 has unconnected port Din[11]
WARNING: [Synth 8-3331] design CMP_Digit_1_0 has unconnected port Din[10]
WARNING: [Synth 8-3331] design CMP_Digit_1_0 has unconnected port Din[9]
WARNING: [Synth 8-3331] design CMP_Digit_1_0 has unconnected port Din[8]
WARNING: [Synth 8-3331] design CMP_Digit_1_0 has unconnected port Din[7]
WARNING: [Synth 8-3331] design CMP_Digit_1_0 has unconnected port Din[6]
WARNING: [Synth 8-3331] design CMP_Digit_1_0 has unconnected port Din[5]
WARNING: [Synth 8-3331] design CMP_Digit_1_0 has unconnected port Din[4]
WARNING: [Synth 8-3331] design CMP_Digit_1_0 has unconnected port Din[3]
WARNING: [Synth 8-3331] design CMP_Digit_1_0 has unconnected port Din[2]
WARNING: [Synth 8-3331] design CMP_Digit_1_0 has unconnected port Din[1]
WARNING: [Synth 8-3331] design CMP_Digit_1_0 has unconnected port Din[0]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 765.711 ; gain = 474.121
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 777.887 ; gain = 486.297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 787.754 ; gain = 496.164
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 789.352 ; gain = 497.762
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 789.352 ; gain = 497.762
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 789.352 ; gain = 497.762
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 789.352 ; gain = 497.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 789.352 ; gain = 497.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 789.352 ; gain = 497.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 789.352 ; gain = 497.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    20|
|3     |LUT1   |     1|
|4     |LUT2   |    33|
|5     |LUT3   |    19|
|6     |LUT4   |    44|
|7     |LUT5   |     3|
|8     |LUT6   |    46|
|9     |FDRE   |    62|
|10    |IBUF   |    13|
|11    |OBUF   |    14|
+------+-------+------+

Report Instance Areas: 
+------+-------------------+---------------------+------+
|      |Instance           |Module               |Cells |
+------+-------------------+---------------------+------+
|1     |top                |                     |   256|
|2     |  CMP_i            |CMP                  |   228|
|3     |    Comparator_0   |CMP_Comparator_0_0   |    28|
|4     |      inst         |Comparator           |    28|
|5     |    Digit_1        |CMP_Digit_1_0        |     0|
|6     |    Digit_2        |CMP_Digit_2_0        |     0|
|7     |    Digit_3        |CMP_Digit_3_0        |     0|
|8     |    Digit_4        |CMP_Digit_4_0        |     0|
|9     |    Multiplier_0   |CMP_Multiplier_0_1   |   100|
|10    |      inst         |Multiplier           |   100|
|11    |    PIPO_0         |CMP_PIPO_0_1         |     8|
|12    |      inst         |PIPO_0               |     8|
|13    |    PIPO_1         |CMP_PIPO_1_0         |     8|
|14    |      inst         |PIPO                 |     8|
|15    |    PIPO_2         |CMP_PIPO_1_1         |    16|
|16    |      inst         |PIPO__parameterized0 |    16|
|17    |    ssd_dec_0      |CMP_ssd_dec_0_0      |    14|
|18    |      inst         |ssd_dec              |    14|
|19    |    ssd_mux_0      |CMP_ssd_mux_0_0      |    38|
|20    |      inst         |ssd_mux              |    38|
|21    |    temp_reg_mux_0 |CMP_temp_reg_mux_0_0 |    16|
|22    |      inst         |temp_reg_mux         |    16|
+------+-------------------+---------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 789.352 ; gain = 497.762
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 48 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:21 . Memory (MB): peak = 789.352 ; gain = 178.473
Synthesis Optimization Complete : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 789.352 ; gain = 497.762
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 33 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
66 Infos, 96 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 800.094 ; gain = 515.012
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Sergaljerk/WSU-CPTE/Module_9/Module_9.runs/synth_1/CMP_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file CMP_wrapper_utilization_synth.rpt -pb CMP_wrapper_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.064 . Memory (MB): peak = 800.094 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat Oct 27 12:52:52 2018...
