# Reading pref.tcl
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:12:27 on Jun 04,2021
# vlog -reportprogress 300 ./IR.sv 
# -- Compiling module IR
# ** Error (suppressible): ./IR.sv(16): (vlog-2997) Cannot assign a packed type 'reg[15:0]' to an unpacked type 'reg[15:0] $[0:15]'.
# -- Compiling module IR_tb
# End time: 09:12:27 on Jun 04,2021, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 7
# C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./IR.sv""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:13:18 on Jun 04,2021
# vlog -reportprogress 300 ./IR.sv 
# -- Compiling module IR
# ** Error (suppressible): ./IR.sv(16): (vlog-2997) Cannot assign a packed type 'reg[15:0]' to an unpacked type 'reg[15:0] $[0:15]'.
# -- Compiling module IR_tb
# End time: 09:13:18 on Jun 04,2021, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 7
# C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./IR.sv""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:14:03 on Jun 04,2021
# vlog -reportprogress 300 ./IR.sv 
# -- Compiling module IR
# -- Compiling module IR_tb
# 
# Top level modules:
# 	IR
# 	IR_tb
# End time: 09:14:03 on Jun 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work IR_tb 
# Start time: 09:14:03 on Jun 04,2021
# Loading sv_std.std
# Loading work.IR_tb
# ** Error: (vsim-3033) Instantiation of 'Register' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /IR_tb File: ./IR.sv Line: 26
#         Searched libraries:
#             C:/Users/jorda/Desktop/InstructionRegister/work
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./runlab.do PAUSED at line 12
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:14:16 on Jun 04,2021
# vlog -reportprogress 300 ./IR.sv 
# -- Compiling module IR
# -- Compiling module IR_tb
# 
# Top level modules:
# 	IR_tb
# End time: 09:14:16 on Jun 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work IR_tb 
# Start time: 09:14:03 on Jun 04,2021
# Loading sv_std.std
# Loading work.IR_tb
# Loading work.IR
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# WARNING: No extended dataflow license exists
# Break key hit
# Break in Module IR_tb at ./IR.sv line 35
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:15:28 on Jun 04,2021
# vlog -reportprogress 300 ./IR.sv 
# -- Compiling module IR
# -- Compiling module IR_tb
# 
# Top level modules:
# 	IR_tb
# End time: 09:15:28 on Jun 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 09:15:30 on Jun 04,2021, Elapsed time: 0:01:27
# Errors: 1, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work IR_tb 
# Start time: 09:15:30 on Jun 04,2021
# Loading sv_std.std
# Loading work.IR_tb
# Loading work.IR
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Break key hit
# Simulation stop requested.
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:16:46 on Jun 04,2021
# vlog -reportprogress 300 ./IR.sv 
# -- Compiling module IR
# ** Error: (vlog-13069) ./IR.sv(16): near "=>": syntax error, unexpected =>.
# -- Compiling module IR_tb
# End time: 09:16:47 on Jun 04,2021, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 7
# C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./IR.sv""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:21:06 on Jun 04,2021
# vlog -reportprogress 300 ./IR.sv 
# -- Compiling module IR
# -- Compiling module IR_tb
# 
# Top level modules:
# 	IR_tb
# End time: 09:21:06 on Jun 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 09:21:08 on Jun 04,2021, Elapsed time: 0:05:38
# Errors: 1, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work IR_tb 
# Start time: 09:21:08 on Jun 04,2021
# Loading sv_std.std
# Loading work.IR_tb
# Loading work.IR
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Break key hit
# Simulation stop requested.
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:21:43 on Jun 04,2021
# vlog -reportprogress 300 ./IR.sv 
# -- Compiling module IR
# -- Compiling module IR_tb
# 
# Top level modules:
# 	IR_tb
# End time: 09:21:43 on Jun 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 09:21:45 on Jun 04,2021, Elapsed time: 0:00:37
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work IR_tb 
# Start time: 09:21:45 on Jun 04,2021
# Loading sv_std.std
# Loading work.IR_tb
# Loading work.IR
# Break key hit
# Control-C interrupt
# 
# MACRO ./runlab.do PAUSED at line 12
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:21:55 on Jun 04,2021
# vlog -reportprogress 300 ./IR.sv 
# -- Compiling module IR
# -- Compiling module IR_tb
# 
# Top level modules:
# 	IR_tb
# End time: 09:21:55 on Jun 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 09:21:57 on Jun 04,2021, Elapsed time: 0:00:12
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work IR_tb 
# Start time: 09:21:57 on Jun 04,2021
# Loading sv_std.std
# Loading work.IR_tb
# Loading work.IR
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Break key hit
# Simulation stop requested.
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:22:29 on Jun 04,2021
# vlog -reportprogress 300 ./IR.sv 
# -- Compiling module IR
# -- Compiling module IR_tb
# 
# Top level modules:
# 	IR_tb
# End time: 09:22:29 on Jun 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 09:22:30 on Jun 04,2021, Elapsed time: 0:00:33
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work IR_tb 
# Start time: 09:22:30 on Jun 04,2021
# Loading sv_std.std
# Loading work.IR_tb
# Loading work.IR
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Break key hit
# Break in Module IR_tb at ./IR.sv line 34
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:23:15 on Jun 04,2021
# vlog -reportprogress 300 ./IR.sv 
# -- Compiling module IR
# -- Compiling module IR_tb
# 
# Top level modules:
# 	IR_tb
# End time: 09:23:15 on Jun 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 09:23:17 on Jun 04,2021, Elapsed time: 0:00:47
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work IR_tb 
# Start time: 09:23:17 on Jun 04,2021
# Loading sv_std.std
# Loading work.IR_tb
# Loading work.IR
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Break key hit
# Break in Module IR_tb at ./IR.sv line 33
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:23:42 on Jun 04,2021
# vlog -reportprogress 300 ./IR.sv 
# -- Compiling module IR
# -- Compiling module IR_tb
# 
# Top level modules:
# 	IR_tb
# End time: 09:23:42 on Jun 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 09:23:44 on Jun 04,2021, Elapsed time: 0:00:27
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work IR_tb 
# Start time: 09:23:44 on Jun 04,2021
# Loading sv_std.std
# Loading work.IR_tb
# Loading work.IR
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Break key hit
# Simulation stop requested.
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:24:47 on Jun 04,2021
# vlog -reportprogress 300 ./IR.sv 
# -- Compiling module IR
# -- Compiling module IR_tb
# 
# Top level modules:
# 	IR_tb
# End time: 09:24:47 on Jun 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 09:24:48 on Jun 04,2021, Elapsed time: 0:01:04
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work IR_tb 
# Start time: 09:24:48 on Jun 04,2021
# Loading sv_std.std
# Loading work.IR_tb
# Loading work.IR
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Break key hit
# Simulation stop requested.
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:25:35 on Jun 04,2021
# vlog -reportprogress 300 ./IR.sv 
# -- Compiling module IR
# -- Compiling module IR_tb
# ** Error: (vlog-13069) ./IR.sv(37): near "=": syntax error, unexpected '='.
# ** Error: ./IR.sv(37): (vlog-13205) Syntax error found in the scope following 'Instr_MEM'. Is there a missing '::'?
# End time: 09:25:35 on Jun 04,2021, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 7
# C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./IR.sv""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:25:45 on Jun 04,2021
# vlog -reportprogress 300 ./IR.sv 
# -- Compiling module IR
# -- Compiling module IR_tb
# 
# Top level modules:
# 	IR_tb
# End time: 09:25:45 on Jun 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 09:25:46 on Jun 04,2021, Elapsed time: 0:00:58
# Errors: 1, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work IR_tb 
# Start time: 09:25:46 on Jun 04,2021
# Loading sv_std.std
# Loading work.IR_tb
# Loading work.IR
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Break key hit
# Break in Module IR_tb at ./IR.sv line 33
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:26:14 on Jun 04,2021
# vlog -reportprogress 300 ./IR.sv 
# -- Compiling module IR
# -- Compiling module IR_tb
# 
# Top level modules:
# 	IR_tb
# End time: 09:26:14 on Jun 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 09:26:15 on Jun 04,2021, Elapsed time: 0:00:29
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work IR_tb 
# Start time: 09:26:16 on Jun 04,2021
# Loading sv_std.std
# Loading work.IR_tb
# Loading work.IR
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Break key hit
# Simulation stop requested.
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:26:57 on Jun 04,2021
# vlog -reportprogress 300 ./IR.sv 
# -- Compiling module IR
# -- Compiling module IR_tb
# ** Error (suppressible): ./IR.sv(40): (vlog-2720) A generate begin/end pair has been found outside of generate construct.
# ** Error: (vlog-13069) ./IR.sv(40): near "=": syntax error, unexpected '='.
# ** Error: ./IR.sv(40): (vlog-13205) Syntax error found in the scope following 'Instr_MEM'. Is there a missing '::'?
# End time: 09:26:57 on Jun 04,2021, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# ** Error: C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 7
# C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./IR.sv""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:28:08 on Jun 04,2021
# vlog -reportprogress 300 ./IR.sv 
# -- Compiling module IR
# -- Compiling module IR_tb
# 
# Top level modules:
# 	IR_tb
# End time: 09:28:08 on Jun 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 09:28:10 on Jun 04,2021, Elapsed time: 0:01:54
# Errors: 1, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work IR_tb 
# Start time: 09:28:10 on Jun 04,2021
# Loading sv_std.std
# Loading work.IR_tb
# Loading work.IR
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Break key hit
# Simulation stop requested.
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:28:25 on Jun 04,2021
# vlog -reportprogress 300 ./IR.sv 
# -- Compiling module IR
# -- Compiling module IR_tb
# 
# Top level modules:
# 	IR_tb
# End time: 09:28:25 on Jun 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 09:28:27 on Jun 04,2021, Elapsed time: 0:00:17
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work IR_tb 
# Start time: 09:28:27 on Jun 04,2021
# Loading sv_std.std
# Loading work.IR_tb
# Loading work.IR
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Break key hit
# Break key hit
# Load canceled
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:28:42 on Jun 04,2021
# vlog -reportprogress 300 ./IR.sv 
# -- Compiling module IR
# -- Compiling module IR_tb
# 
# Top level modules:
# 	IR_tb
# End time: 09:28:42 on Jun 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 09:28:43 on Jun 04,2021, Elapsed time: 0:00:16
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work IR_tb 
# Start time: 09:28:43 on Jun 04,2021
# Loading sv_std.std
# Loading work.IR_tb
# Loading work.IR
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Break key hit
# Simulation stop requested.
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:29:09 on Jun 04,2021
# vlog -reportprogress 300 ./IR.sv 
# -- Compiling module IR
# -- Compiling module IR_tb
# ** Error: (vlog-13069) ./IR.sv(34): near "#": syntax error, unexpected '#', expecting ';'.
# End time: 09:29:09 on Jun 04,2021, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 7
# C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./IR.sv""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:29:16 on Jun 04,2021
# vlog -reportprogress 300 ./IR.sv 
# -- Compiling module IR
# -- Compiling module IR_tb
# 
# Top level modules:
# 	IR_tb
# End time: 09:29:17 on Jun 04,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 09:29:18 on Jun 04,2021, Elapsed time: 0:00:35
# Errors: 1, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work IR_tb 
# Start time: 09:29:18 on Jun 04,2021
# Loading sv_std.std
# Loading work.IR_tb
# Loading work.IR
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Break key hit
# Simulation stop requested.
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:29:53 on Jun 04,2021
# vlog -reportprogress 300 ./IR.sv 
# -- Compiling module IR
# -- Compiling module IR_tb
# 
# Top level modules:
# 	IR_tb
# End time: 09:29:53 on Jun 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 09:29:54 on Jun 04,2021, Elapsed time: 0:00:36
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work IR_tb 
# Start time: 09:29:54 on Jun 04,2021
# Loading sv_std.std
# Loading work.IR_tb
# Loading work.IR
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Break key hit
# Break in Module IR_tb at ./IR.sv line 35
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:31:21 on Jun 04,2021
# vlog -reportprogress 300 ./IR.sv 
# -- Compiling module IR
# -- Compiling module IR_tb
# ** Error: (vlog-13069) ./IR.sv(37): near "end": syntax error, unexpected end.
# End time: 09:31:21 on Jun 04,2021, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 7
# C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./IR.sv""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:31:27 on Jun 04,2021
# vlog -reportprogress 300 ./IR.sv 
# -- Compiling module IR
# -- Compiling module IR_tb
# 
# Top level modules:
# 	IR_tb
# End time: 09:31:27 on Jun 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 09:31:29 on Jun 04,2021, Elapsed time: 0:01:35
# Errors: 1, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work IR_tb 
# Start time: 09:31:29 on Jun 04,2021
# Loading sv_std.std
# Loading work.IR_tb
# Loading work.IR
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Break key hit
# Break in Module IR_tb at ./IR.sv line 35
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:32:19 on Jun 04,2021
# vlog -reportprogress 300 ./IR.sv 
# -- Compiling module IR
# -- Compiling module IR_tb
# 
# Top level modules:
# 	IR_tb
# End time: 09:32:19 on Jun 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 09:32:21 on Jun 04,2021, Elapsed time: 0:00:52
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work IR_tb 
# Start time: 09:32:21 on Jun 04,2021
# Loading sv_std.std
# Loading work.IR_tb
# Loading work.IR
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Break key hit
# Break in Module IR_tb at ./IR.sv line 34
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:32:51 on Jun 04,2021
# vlog -reportprogress 300 ./IR.sv 
# -- Compiling module IR
# -- Compiling module IR_tb
# 
# Top level modules:
# 	IR_tb
# End time: 09:32:51 on Jun 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 09:32:53 on Jun 04,2021, Elapsed time: 0:00:32
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work IR_tb 
# Start time: 09:32:53 on Jun 04,2021
# Loading sv_std.std
# Loading work.IR_tb
# Loading work.IR
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Break key hit
# Break in Module IR_tb at ./IR.sv line 33
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:33:47 on Jun 04,2021
# vlog -reportprogress 300 ./IR.sv 
# -- Compiling module IR
# -- Compiling module IR_tb
# 
# Top level modules:
# 	IR_tb
# End time: 09:33:47 on Jun 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 09:33:49 on Jun 04,2021, Elapsed time: 0:00:56
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work IR_tb 
# Start time: 09:33:49 on Jun 04,2021
# Loading sv_std.std
# Loading work.IR_tb
# Loading work.IR
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Break key hit
# Break in Module IR_tb at ./IR.sv line 36
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:34:20 on Jun 04,2021
# vlog -reportprogress 300 ./IR.sv 
# -- Compiling module IR
# -- Compiling module IR_tb
# 
# Top level modules:
# 	IR_tb
# End time: 09:34:20 on Jun 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 09:34:22 on Jun 04,2021, Elapsed time: 0:00:33
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work IR_tb 
# Start time: 09:34:22 on Jun 04,2021
# Loading sv_std.std
# Loading work.IR_tb
# Loading work.IR
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Break key hit
# Break in Module IR_tb at ./IR.sv line 33
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:37:05 on Jun 04,2021
# vlog -reportprogress 300 ./IR.sv 
# -- Compiling module IR
# -- Compiling module IR_tb
# 
# Top level modules:
# 	IR_tb
# End time: 09:37:05 on Jun 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 09:37:06 on Jun 04,2021, Elapsed time: 0:02:44
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work IR_tb 
# Start time: 09:37:06 on Jun 04,2021
# Loading sv_std.std
# Loading work.IR_tb
# Loading work.IR
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Break key hit
# Break in Module IR_tb at ./IR.sv line 29
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:37:32 on Jun 04,2021
# vlog -reportprogress 300 ./IR.sv 
# -- Compiling module IR
# -- Compiling module IR_tb
# 
# Top level modules:
# 	IR_tb
# End time: 09:37:32 on Jun 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 09:37:33 on Jun 04,2021, Elapsed time: 0:00:27
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work IR_tb 
# Start time: 09:37:33 on Jun 04,2021
# Loading sv_std.std
# Loading work.IR_tb
# Loading work.IR
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Break key hit
# Break in Module IR_tb at ./IR.sv line 29
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:38:25 on Jun 04,2021
# vlog -reportprogress 300 ./IR.sv 
# -- Compiling module IR
# -- Compiling module IR_tb
# ** Error: ./IR.sv(38): (vlog-2730) Undefined variable: 'Clk'.
# End time: 09:38:25 on Jun 04,2021, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 7
# C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./IR.sv""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:38:33 on Jun 04,2021
# vlog -reportprogress 300 ./IR.sv 
# -- Compiling module IR
# -- Compiling module IR_tb
# 
# Top level modules:
# 	IR_tb
# End time: 09:38:33 on Jun 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 09:38:35 on Jun 04,2021, Elapsed time: 0:01:02
# Errors: 1, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work IR_tb 
# Start time: 09:38:35 on Jun 04,2021
# Loading sv_std.std
# Loading work.IR_tb
# Loading work.IR
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Break key hit
# Simulation stop requested.
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:40:02 on Jun 04,2021
# vlog -reportprogress 300 ./IR.sv 
# -- Compiling module IR
# -- Compiling module IR_tb
# 
# Top level modules:
# 	IR_tb
# End time: 09:40:02 on Jun 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 09:40:03 on Jun 04,2021, Elapsed time: 0:01:28
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work IR_tb 
# Start time: 09:40:03 on Jun 04,2021
# Loading sv_std.std
# Loading work.IR_tb
# Loading work.IR
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./IR.sv(44)
#    Time: 510 ps  Iteration: 0  Instance: /IR_tb
# Break in Module IR_tb at ./IR.sv line 44
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:40:47 on Jun 04,2021
# vlog -reportprogress 300 ./IR.sv 
# -- Compiling module IR
# -- Compiling module IR_tb
# 
# Top level modules:
# 	IR_tb
# End time: 09:40:47 on Jun 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 09:40:48 on Jun 04,2021, Elapsed time: 0:00:45
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work IR_tb 
# Start time: 09:40:48 on Jun 04,2021
# Loading sv_std.std
# Loading work.IR_tb
# Loading work.IR
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./IR.sv(45)
#    Time: 580 ps  Iteration: 0  Instance: /IR_tb
# Break in Module IR_tb at ./IR.sv line 45
# End time: 09:41:26 on Jun 04,2021, Elapsed time: 0:00:38
# Errors: 0, Warnings: 0
