###############################################################################
#
# IAR ELF Linker V8.50.9.278/W32 for ARM                  25/Jan/2021  13:40:38
# Copyright 2007-2020 IAR Systems AB.
#
#    Output file  =
#        D:\PROJECTS\PLC\Milandr-Cortex-M3-IAR-Project-Template\Debug\Exe\MILANDR_PROJECT_TEMPLATE.out
#    Map file     =
#        D:\PROJECTS\PLC\Milandr-Cortex-M3-IAR-Project-Template\Debug\List\MILANDR_PROJECT_TEMPLATE.map
#    Command line =
#        -f C:\Users\sna\AppData\Local\Temp\EWEF3B.tmp
#        (D:\PROJECTS\PLC\Milandr-Cortex-M3-IAR-Project-Template\Debug\Obj\GPIO.o
#        D:\PROJECTS\PLC\Milandr-Cortex-M3-IAR-Project-Template\Debug\Obj\main.o
#        D:\PROJECTS\PLC\Milandr-Cortex-M3-IAR-Project-Template\Debug\Obj\MDR32F9Qx_port.o
#        D:\PROJECTS\PLC\Milandr-Cortex-M3-IAR-Project-Template\Debug\Obj\startup_MDR32F9Qx.o
#        --no_out_extension -o
#        D:\PROJECTS\PLC\Milandr-Cortex-M3-IAR-Project-Template\Debug\Exe\MILANDR_PROJECT_TEMPLATE.out
#        --map
#        D:\PROJECTS\PLC\Milandr-Cortex-M3-IAR-Project-Template\Debug\List\MILANDR_PROJECT_TEMPLATE.map
#        --config "C:\Program Files (x86)\IAR Systems\Embedded Workbench
#        8.5\arm\config\linker\Milandr\MDR32F1.icf" --semihosting --entry
#        __iar_program_start --vfe --text_out locale)
#
###############################################################################

*******************************************************************************
*** RUNTIME MODEL ATTRIBUTES
***

CppFlavor       = *
__SystemLibrary = DLib
__dlib_version  = 6


*******************************************************************************
*** HEAP SELECTION
***

The basic heap was selected because some modules are built with
size limitations (and not runtime checking), and --advanced_heap
was not specified.


*******************************************************************************
*** PLACEMENT SUMMARY
***

"A0":  place at address 0x800'0000 { ro section .intvec };
"P1":  place in [from 0x800'0000 to 0x801'ffff] { ro };
define block CSTACK with size = 4K, alignment = 8 { };
define block PROC_STACK with size = 0, alignment = 8 { };
define block HEAP with size = 8K, alignment = 8 { };
"P2":  place in [from 0x2000'0000 to 0x2000'7fff] {
          rw, block CSTACK, block PROC_STACK, block HEAP };
initialize by copy { rw };

  Section            Kind         Address    Size  Object
  -------            ----         -------    ----  ------
"A0":                                        0xc0
  .intvec            ro code   0x800'0000    0xc0  startup_MDR32F9Qx.o [1]
                             - 0x800'00c0    0xc0

"P1":                                       0x7b8
  .text              ro code   0x800'00c0   0x1d4  GPIO.o [1]
  .text              ro code   0x800'0294   0x150  main.o [1]
  .text              ro code   0x800'03e4    0x28  printf.o [2]
  .text              ro code   0x800'040c   0x134  xprintftiny.o [2]
  .text              ro code   0x800'0540    0x36  strlen.o [3]
  .text              ro code   0x800'0578    0x7c  iarttio.o [4]
  .text              ro code   0x800'05f4    0x3c  XShttio.o [2]
  .text              ro code   0x800'0630    0x38  packbits_init_single.o [3]
  .text              ro code   0x800'0668    0x28  data_init.o [3]
  .rodata            const     0x800'0690    0x24  main.o [1]
  .rodata            const     0x800'06b4    0x24  main.o [1]
  .text              ro code   0x800'06d8    0x22  iarwrite.o [4]
  .iar.init_table    const     0x800'06fc    0x10  - Linker created -
  .text              ro code   0x800'070c    0x20  putchar.o [2]
  .text              ro code   0x800'072c    0x10  write.o [4]
  .text              ro code   0x800'073c    0x1e  dwrite.o [4]
  .text              ro code   0x800'075a    0x20  iarwstd.o [4]
  .text              ro code   0x800'077c    0x1e  cmain.o [3]
  .text              ro code   0x800'079a     0x4  low_level_init.o [2]
  .text              ro code   0x800'079e     0x4  exit.o [2]
  .text              ro code   0x800'07a4     0xa  cexit.o [3]
  .text              ro code   0x800'07b0    0x14  exit.o [4]
  .text              ro code   0x800'07c4    0x1c  cstartup_M.o [3]
  .text              ro code   0x800'07e0    0x16  xprout.o [2]
  .text              ro code   0x800'07f8     0x8  startup_MDR32F9Qx.o [1]
  .text              ro code   0x800'0800     0x4  startup_MDR32F9Qx.o [1]
  .text              ro code   0x800'0804     0x4  startup_MDR32F9Qx.o [1]
  .text              ro code   0x800'0808     0x4  startup_MDR32F9Qx.o [1]
  .text              ro code   0x800'080c     0x4  startup_MDR32F9Qx.o [1]
  .text              ro code   0x800'0810     0x4  startup_MDR32F9Qx.o [1]
  .text              ro code   0x800'0814     0x4  startup_MDR32F9Qx.o [1]
  .text              ro code   0x800'0818     0x4  startup_MDR32F9Qx.o [1]
  .text              ro code   0x800'081c     0x4  startup_MDR32F9Qx.o [1]
  .text              ro code   0x800'0820     0x4  startup_MDR32F9Qx.o [1]
  .text              ro code   0x800'0824     0x4  startup_MDR32F9Qx.o [1]
  .text              ro code   0x800'0828     0x4  startup_MDR32F9Qx.o [1]
  .text              ro code   0x800'082c     0x4  startup_MDR32F9Qx.o [1]
  .text              ro code   0x800'0830     0x4  startup_MDR32F9Qx.o [1]
  .text              ro code   0x800'0834     0x4  startup_MDR32F9Qx.o [1]
  .text              ro code   0x800'0838     0x4  startup_MDR32F9Qx.o [1]
  .text              ro code   0x800'083c     0x4  startup_MDR32F9Qx.o [1]
  .text              ro code   0x800'0840     0x4  startup_MDR32F9Qx.o [1]
  .text              ro code   0x800'0844     0x4  startup_MDR32F9Qx.o [1]
  .text              ro code   0x800'0848     0x4  startup_MDR32F9Qx.o [1]
  .text              ro code   0x800'084c     0x4  startup_MDR32F9Qx.o [1]
  .text              ro code   0x800'0850     0x4  startup_MDR32F9Qx.o [1]
  .text              ro code   0x800'0854     0x4  startup_MDR32F9Qx.o [1]
  .text              ro code   0x800'0858     0x4  startup_MDR32F9Qx.o [1]
  .text              ro code   0x800'085c     0x4  startup_MDR32F9Qx.o [1]
  .text              ro code   0x800'0860     0x4  startup_MDR32F9Qx.o [1]
  .text              ro code   0x800'0864     0x4  startup_MDR32F9Qx.o [1]
  .text              ro code   0x800'0868     0x4  startup_MDR32F9Qx.o [1]
  .text              ro code   0x800'086c     0x4  startup_MDR32F9Qx.o [1]
  .text              ro code   0x800'0870     0x4  startup_MDR32F9Qx.o [1]
  .rodata            const     0x800'0874     0x0  packbits_init_single.o [3]
  Initializer bytes  const     0x800'0874     0x4  <for P2-1>
                             - 0x800'0878   0x7b8

"P2", part 1 of 2:                           0x2d
  P2-1                        0x2000'0000    0x2d  <Init block>
    .data            inited   0x2000'0000     0x8  XShttio.o [2]
    .bss             inited   0x2000'0008     0x8  GPIO.o [1]
    .bss             inited   0x2000'0010     0x8  GPIO.o [1]
    .bss             inited   0x2000'0018     0x8  GPIO.o [1]
    .bss             inited   0x2000'0020     0x4  main.o [1]
    .bss             inited   0x2000'0024     0x2  main.o [1]
    .bss             inited   0x2000'0026     0x2  main.o [1]
    .bss             inited   0x2000'0028     0x2  main.o [1]
    .bss             inited   0x2000'002a     0x2  main.o [1]
    .bss             inited   0x2000'002c     0x1  XShttio.o [2]
                            - 0x2000'002d    0x2d

"P2", part 2 of 2:                         0x1000
  CSTACK                      0x2000'0030  0x1000  <Block>
    CSTACK           uninit   0x2000'0030  0x1000  <Block tail>
                            - 0x2000'1030  0x1000

Unused ranges:

         From           To      Size
         ----           --      ----
   0x800'0878   0x801'ffff  0x1'f788
  0x2000'002d  0x2000'002f       0x3
  0x2000'1030  0x2000'7fff    0x6fd0


*******************************************************************************
*** INIT TABLE
***

          Address      Size
          -------      ----
Copy/packbits (__iar_packbits_init_single3)
    1 source range, total size 0x4 (8% of destination):
           0x800'0874   0x4
    1 destination range, total size 0x2d:
          0x2000'0000  0x2d



*******************************************************************************
*** MODULE SUMMARY
***

    Module                  ro code  ro data  rw data
    ------                  -------  -------  -------
command line/config:
    -------------------------------------------------
    Total:

D:\PROJECTS\PLC\Milandr-Cortex-M3-IAR-Project-Template\Debug\Obj: [1]
    GPIO.o                      468        2       24
    main.o                      336       73       12
    startup_MDR32F9Qx.o         316
    -------------------------------------------------
    Total:                    1'120       75       36

dl7M_tln.a: [2]
    XShttio.o                    60        1        9
    exit.o                        4
    low_level_init.o              4
    printf.o                     40
    putchar.o                    32
    xprintftiny.o               308
    xprout.o                     22
    -------------------------------------------------
    Total:                      470        1        9

rt7M_tl.a: [3]
    cexit.o                      10
    cmain.o                      30
    cstartup_M.o                 28
    data_init.o                  40
    packbits_init_single.o       56
    strlen.o                     54
    -------------------------------------------------
    Total:                      218

shb_l.a: [4]
    dwrite.o                     30
    exit.o                       20
    iarttio.o                   124
    iarwrite.o                   34
    iarwstd.o                    32
    write.o                      16
    -------------------------------------------------
    Total:                      256

    Gaps                         10        2
    Linker created                        16    4'096
-----------------------------------------------------
    Grand Total:              2'074       94    4'141


*******************************************************************************
*** ENTRY LIST
***

Entry                       Address   Size  Type      Object
-----                       -------   ----  ----      ------
.iar.init_table$$Base    0x800'06fc          --   Gb  - Linker created -
.iar.init_table$$Limit   0x800'070c          --   Gb  - Linker created -
?main                    0x800'077d         Code  Gb  cmain.o [3]
CSTACK$$Base            0x2000'0030          --   Gb  - Linker created -
CSTACK$$Limit           0x2000'1030          --   Gb  - Linker created -
CheckButtons             0x800'0211   0x36  Code  Gb  GPIO.o [1]
DefineButtonState        0x800'019d   0x74  Code  Gb  GPIO.o [1]
GPIO_Init                0x800'00c1   0xdc  Code  Gb  GPIO.o [1]
Region$$Table$$Base      0x800'06fc          --   Gb  - Linker created -
Region$$Table$$Limit     0x800'070c          --   Gb  - Linker created -
StartSysTick             0x800'02d9   0x16  Code  Gb  main.o [1]
StartupClockConfigure    0x800'0295   0x44  Code  Gb  main.o [1]
SysTick_Handler          0x800'02ef   0x6a  Code  Gb  main.o [1]
SysTick_Handler::_1000ms_
                        0x2000'002a    0x2  Data  Lc  main.o [1]
SysTick_Handler::_100ms_
                        0x2000'0026    0x2  Data  Lc  main.o [1]
SysTick_Handler::_10ms_
                        0x2000'0024    0x2  Data  Lc  main.o [1]
SysTick_Handler::_500ms_
                        0x2000'0028    0x2  Data  Lc  main.o [1]
_PrintfTiny              0x800'0425  0x11c  Code  Gb  xprintftiny.o [2]
_Prout                   0x800'07e1   0x16  Code  Gb  xprout.o [2]
__cmain                  0x800'077d         Code  Gb  cmain.o [3]
__dwrite                 0x800'073d   0x1e  Code  Gb  dwrite.o [4]
__exit                   0x800'07b1   0x14  Code  Gb  exit.o [4]
__iar_close_ttio         0x800'0579   0x2c  Code  Gb  iarttio.o [4]
__iar_data_init3         0x800'0669   0x28  Code  Gb  data_init.o [3]
__iar_get_ttio           0x800'05a5   0x4c  Code  Gb  iarttio.o [4]
__iar_lookup_ttioh       0x800'0623    0x4  Code  Gb  XShttio.o [2]
__iar_packbits_init_single3
                         0x800'0631   0x38  Code  Gb  packbits_init_single.o [3]
__iar_program_start      0x800'07c5         Code  Gb  cstartup_M.o [3]
__iar_sh_stdout          0x800'075b   0x20  Code  Gb  iarwstd.o [4]
__iar_sh_write           0x800'06d9   0x22  Code  Gb  iarwrite.o [4]
__iar_ttio_guard_lock    0x800'05f5   0x1e  Code  Gb  XShttio.o [2]
__iar_ttio_guard_unlock
                         0x800'0613   0x10  Code  Gb  XShttio.o [2]
__iar_ttio_handles      0x2000'0000    0x8  Data  Lc  XShttio.o [2]
__low_level_init         0x800'079b    0x4  Code  Gb  low_level_init.o [2]
__vector_table           0x800'0000         Data  Gb  startup_MDR32F9Qx.o [1]
__write                  0x800'072d   0x10  Code  Gb  write.o [4]
_call_main               0x800'0789         Code  Gb  cmain.o [3]
_exit                    0x800'07a5         Code  Gb  cexit.o [3]
_main                    0x800'0793         Code  Gb  cmain.o [3]
btn_boot_ctrl           0x2000'0018    0x8  Data  Gb  GPIO.o [1]
btn_pwr_ctrl            0x2000'0008    0x8  Data  Gb  GPIO.o [1]
btn_rst_ctrl            0x2000'0010    0x8  Data  Gb  GPIO.o [1]
exit                     0x800'079f    0x4  Code  Gb  exit.o [2]
main                     0x800'0359   0x46  Code  Gb  main.o [1]
out                      0x800'040d   0x18  Code  Lc  xprintftiny.o [2]
printf                   0x800'03e5   0x28  Code  Gb  printf.o [2]
putchar                  0x800'070d   0x20  Code  Gb  putchar.o [2]
strlen                   0x800'0541         Code  Gb  strlen.o [3]
system_events           0x2000'0020    0x4  Data  Gb  main.o [1]
ttio_guard              0x2000'002c    0x1  Data  Lc  XShttio.o [2]


[1] = D:\PROJECTS\PLC\Milandr-Cortex-M3-IAR-Project-Template\Debug\Obj
[2] = dl7M_tln.a
[3] = rt7M_tl.a
[4] = shb_l.a

  2'074 bytes of readonly  code memory
     94 bytes of readonly  data memory
  4'141 bytes of readwrite data memory

Errors: none
Warnings: none
