/////////////////////////////////////////////////////////////
// Created by: Synopsys DC Ultra(TM) in topographical mode
// Version   : P-2019.03
// Date      : Thu Mar 10 15:43:19 2022
/////////////////////////////////////////////////////////////


module SNPS_CLOCK_GATE_HIGH_radiation_sensor_digital_top_44 ( CLK, EN, ENCLK, 
        TE );
  input CLK, EN, TE;
  output ENCLK;


  LSGCPHDLLX0 latch ( .CLK(CLK), .E(EN), .SE(TE), .GCLK(ENCLK) );
endmodule


module SNPS_CLOCK_GATE_HIGH_radiation_sensor_digital_top_0 ( CLK, EN, ENCLK, 
        TE );
  input CLK, EN, TE;
  output ENCLK;


  LSGCPHDLLX0 latch ( .CLK(CLK), .E(EN), .SE(TE), .GCLK(ENCLK) );
endmodule


module SNPS_CLOCK_GATE_HIGH_radiation_sensor_digital_top_1 ( CLK, EN, ENCLK, 
        TE );
  input CLK, EN, TE;
  output ENCLK;


  LSGCPHDLLX0 latch ( .CLK(CLK), .E(EN), .SE(TE), .GCLK(ENCLK) );
endmodule


module SNPS_CLOCK_GATE_HIGH_radiation_sensor_digital_top_2 ( CLK, EN, ENCLK, 
        TE );
  input CLK, EN, TE;
  output ENCLK;


  LSGCPHDLLX0 latch ( .CLK(CLK), .E(EN), .SE(TE), .GCLK(ENCLK) );
endmodule


module SNPS_CLOCK_GATE_HIGH_radiation_sensor_digital_top_3 ( CLK, EN, ENCLK, 
        TE );
  input CLK, EN, TE;
  output ENCLK;


  LSGCPHDLLX0 latch ( .CLK(CLK), .E(EN), .SE(TE), .GCLK(ENCLK) );
endmodule


module SNPS_CLOCK_GATE_HIGH_radiation_sensor_digital_top_4 ( CLK, EN, ENCLK, 
        TE );
  input CLK, EN, TE;
  output ENCLK;


  LSGCPHDLLX0 latch ( .CLK(CLK), .E(EN), .SE(TE), .GCLK(ENCLK) );
endmodule


module SNPS_CLOCK_GATE_HIGH_radiation_sensor_digital_top_5 ( CLK, EN, ENCLK, 
        TE );
  input CLK, EN, TE;
  output ENCLK;


  LSGCPHDLLX0 latch ( .CLK(CLK), .E(EN), .SE(TE), .GCLK(ENCLK) );
endmodule


module SNPS_CLOCK_GATE_HIGH_radiation_sensor_digital_top_6 ( CLK, EN, ENCLK, 
        TE );
  input CLK, EN, TE;
  output ENCLK;


  LSGCPHDLLX0 latch ( .CLK(CLK), .E(EN), .SE(TE), .GCLK(ENCLK) );
endmodule


module SNPS_CLOCK_GATE_HIGH_radiation_sensor_digital_top_7 ( CLK, EN, ENCLK, 
        TE );
  input CLK, EN, TE;
  output ENCLK;


  LSGCPHDLLX0 latch ( .CLK(CLK), .E(EN), .SE(TE), .GCLK(ENCLK) );
endmodule


module SNPS_CLOCK_GATE_HIGH_radiation_sensor_digital_top_8 ( CLK, EN, ENCLK, 
        TE );
  input CLK, EN, TE;
  output ENCLK;


  LSGCPHDLLX0 latch ( .CLK(CLK), .E(EN), .SE(TE), .GCLK(ENCLK) );
endmodule


module SNPS_CLOCK_GATE_HIGH_radiation_sensor_digital_top_9 ( CLK, EN, ENCLK, 
        TE );
  input CLK, EN, TE;
  output ENCLK;


  LSGCPHDLLX0 latch ( .CLK(CLK), .E(EN), .SE(TE), .GCLK(ENCLK) );
endmodule


module SNPS_CLOCK_GATE_HIGH_radiation_sensor_digital_top_10 ( CLK, EN, ENCLK, 
        TE );
  input CLK, EN, TE;
  output ENCLK;


  LSGCPHDLLX0 latch ( .CLK(CLK), .E(EN), .SE(TE), .GCLK(ENCLK) );
endmodule


module SNPS_CLOCK_GATE_HIGH_radiation_sensor_digital_top_11 ( CLK, EN, ENCLK, 
        TE );
  input CLK, EN, TE;
  output ENCLK;


  LSGCPHDLLX0 latch ( .CLK(CLK), .E(EN), .SE(TE), .GCLK(ENCLK) );
endmodule


module SNPS_CLOCK_GATE_HIGH_radiation_sensor_digital_top_12 ( CLK, EN, ENCLK, 
        TE );
  input CLK, EN, TE;
  output ENCLK;


  LSGCPHDLLX0 latch ( .CLK(CLK), .E(EN), .SE(TE), .GCLK(ENCLK) );
endmodule


module SNPS_CLOCK_GATE_HIGH_radiation_sensor_digital_top_13 ( CLK, EN, ENCLK, 
        TE );
  input CLK, EN, TE;
  output ENCLK;


  LSGCPHDLLX0 latch ( .CLK(CLK), .E(EN), .SE(TE), .GCLK(ENCLK) );
endmodule


module SNPS_CLOCK_GATE_HIGH_radiation_sensor_digital_top_14 ( CLK, EN, ENCLK, 
        TE );
  input CLK, EN, TE;
  output ENCLK;


  LSGCPHDLLX0 latch ( .CLK(CLK), .E(EN), .SE(TE), .GCLK(ENCLK) );
endmodule


module SNPS_CLOCK_GATE_HIGH_radiation_sensor_digital_top_15 ( CLK, EN, ENCLK, 
        TE );
  input CLK, EN, TE;
  output ENCLK;


  LSGCPHDLLX0 latch ( .CLK(CLK), .E(EN), .SE(TE), .GCLK(ENCLK) );
endmodule


module SNPS_CLOCK_GATE_HIGH_radiation_sensor_digital_top_16 ( CLK, EN, ENCLK, 
        TE );
  input CLK, EN, TE;
  output ENCLK;


  LSGCPHDLLX0 latch ( .CLK(CLK), .E(EN), .SE(TE), .GCLK(ENCLK) );
endmodule


module SNPS_CLOCK_GATE_HIGH_radiation_sensor_digital_top_17 ( CLK, EN, ENCLK, 
        TE );
  input CLK, EN, TE;
  output ENCLK;


  LSGCPHDLLX0 latch ( .CLK(CLK), .E(EN), .SE(TE), .GCLK(ENCLK) );
endmodule


module SNPS_CLOCK_GATE_HIGH_radiation_sensor_digital_top_18 ( CLK, EN, ENCLK, 
        TE );
  input CLK, EN, TE;
  output ENCLK;


  LSGCPHDLLX0 latch ( .CLK(CLK), .E(EN), .SE(TE), .GCLK(ENCLK) );
endmodule


module SNPS_CLOCK_GATE_HIGH_radiation_sensor_digital_top_19 ( CLK, EN, ENCLK, 
        TE );
  input CLK, EN, TE;
  output ENCLK;


  LSGCPHDLLX0 latch ( .CLK(CLK), .E(EN), .SE(TE), .GCLK(ENCLK) );
endmodule


module SNPS_CLOCK_GATE_HIGH_radiation_sensor_digital_top_20 ( CLK, EN, ENCLK, 
        TE );
  input CLK, EN, TE;
  output ENCLK;


  LSGCPHDLLX0 latch ( .CLK(CLK), .E(EN), .SE(TE), .GCLK(ENCLK) );
endmodule


module SNPS_CLOCK_GATE_HIGH_radiation_sensor_digital_top_21 ( CLK, EN, ENCLK, 
        TE );
  input CLK, EN, TE;
  output ENCLK;


  LSGCPHDLLX0 latch ( .CLK(CLK), .E(EN), .SE(TE), .GCLK(ENCLK) );
endmodule


module SNPS_CLOCK_GATE_HIGH_radiation_sensor_digital_top_22 ( CLK, EN, ENCLK, 
        TE );
  input CLK, EN, TE;
  output ENCLK;


  LSGCPHDLLX0 latch ( .CLK(CLK), .E(EN), .SE(TE), .GCLK(ENCLK) );
endmodule


module SNPS_CLOCK_GATE_HIGH_radiation_sensor_digital_top_23 ( CLK, EN, ENCLK, 
        TE );
  input CLK, EN, TE;
  output ENCLK;


  LSGCPHDLLX0 latch ( .CLK(CLK), .E(EN), .SE(TE), .GCLK(ENCLK) );
endmodule


module SNPS_CLOCK_GATE_HIGH_radiation_sensor_digital_top_24 ( CLK, EN, ENCLK, 
        TE );
  input CLK, EN, TE;
  output ENCLK;


  LSGCPHDLLX0 latch ( .CLK(CLK), .E(EN), .SE(TE), .GCLK(ENCLK) );
endmodule


module SNPS_CLOCK_GATE_HIGH_radiation_sensor_digital_top_25 ( CLK, EN, ENCLK, 
        TE );
  input CLK, EN, TE;
  output ENCLK;


  LSGCPHDLLX0 latch ( .CLK(CLK), .E(EN), .SE(TE), .GCLK(ENCLK) );
endmodule


module SNPS_CLOCK_GATE_HIGH_radiation_sensor_digital_top_26 ( CLK, EN, ENCLK, 
        TE );
  input CLK, EN, TE;
  output ENCLK;


  LSGCPHDLLX0 latch ( .CLK(CLK), .E(EN), .SE(TE), .GCLK(ENCLK) );
endmodule


module SNPS_CLOCK_GATE_HIGH_radiation_sensor_digital_top_27 ( CLK, EN, ENCLK, 
        TE );
  input CLK, EN, TE;
  output ENCLK;


  LSGCPHDLLX0 latch ( .CLK(CLK), .E(EN), .SE(TE), .GCLK(ENCLK) );
endmodule


module SNPS_CLOCK_GATE_HIGH_radiation_sensor_digital_top_28 ( CLK, EN, ENCLK, 
        TE );
  input CLK, EN, TE;
  output ENCLK;


  LSGCPHDLLX0 latch ( .CLK(CLK), .E(EN), .SE(TE), .GCLK(ENCLK) );
endmodule


module SNPS_CLOCK_GATE_HIGH_radiation_sensor_digital_top_29 ( CLK, EN, ENCLK, 
        TE );
  input CLK, EN, TE;
  output ENCLK;


  LSGCPHDLLX0 latch ( .CLK(CLK), .E(EN), .SE(TE), .GCLK(ENCLK) );
endmodule


module SNPS_CLOCK_GATE_HIGH_radiation_sensor_digital_top_30 ( CLK, EN, ENCLK, 
        TE );
  input CLK, EN, TE;
  output ENCLK;


  LSGCPHDLLX0 latch ( .CLK(CLK), .E(EN), .SE(TE), .GCLK(ENCLK) );
endmodule


module SNPS_CLOCK_GATE_HIGH_radiation_sensor_digital_top_31 ( CLK, EN, ENCLK, 
        TE );
  input CLK, EN, TE;
  output ENCLK;


  LSGCPHDLLX0 latch ( .CLK(CLK), .E(EN), .SE(TE), .GCLK(ENCLK) );
endmodule


module SNPS_CLOCK_GATE_HIGH_radiation_sensor_digital_top_32 ( CLK, EN, ENCLK, 
        TE );
  input CLK, EN, TE;
  output ENCLK;


  LSGCPHDLLX0 latch ( .CLK(CLK), .E(EN), .SE(TE), .GCLK(ENCLK) );
endmodule


module SNPS_CLOCK_GATE_HIGH_radiation_sensor_digital_top_33 ( CLK, EN, ENCLK, 
        TE );
  input CLK, EN, TE;
  output ENCLK;


  LSGCPHDLLX0 latch ( .CLK(CLK), .E(EN), .SE(TE), .GCLK(ENCLK) );
endmodule


module SNPS_CLOCK_GATE_HIGH_radiation_sensor_digital_top_34 ( CLK, EN, ENCLK, 
        TE );
  input CLK, EN, TE;
  output ENCLK;


  LSGCPHDLLX0 latch ( .CLK(CLK), .E(EN), .SE(TE), .GCLK(ENCLK) );
endmodule


module SNPS_CLOCK_GATE_HIGH_radiation_sensor_digital_top_35 ( CLK, EN, ENCLK, 
        TE );
  input CLK, EN, TE;
  output ENCLK;


  LSGCPHDLLX0 latch ( .CLK(CLK), .E(EN), .SE(TE), .GCLK(ENCLK) );
endmodule


module SNPS_CLOCK_GATE_HIGH_radiation_sensor_digital_top_36 ( CLK, EN, ENCLK, 
        TE );
  input CLK, EN, TE;
  output ENCLK;


  LSGCPHDLLX0 latch ( .CLK(CLK), .E(EN), .SE(TE), .GCLK(ENCLK) );
endmodule


module SNPS_CLOCK_GATE_HIGH_radiation_sensor_digital_top_37 ( CLK, EN, ENCLK, 
        TE );
  input CLK, EN, TE;
  output ENCLK;


  LSGCPHDLLX0 latch ( .CLK(CLK), .E(EN), .SE(TE), .GCLK(ENCLK) );
endmodule


module SNPS_CLOCK_GATE_HIGH_radiation_sensor_digital_top_38 ( CLK, EN, ENCLK, 
        TE );
  input CLK, EN, TE;
  output ENCLK;


  LSGCPHDLLX0 latch ( .CLK(CLK), .E(EN), .SE(TE), .GCLK(ENCLK) );
endmodule


module SNPS_CLOCK_GATE_HIGH_radiation_sensor_digital_top_41 ( CLK, EN, ENCLK, 
        TE );
  input CLK, EN, TE;
  output ENCLK;


  LSGCPHDLLX0 latch ( .CLK(CLK), .E(EN), .SE(TE), .GCLK(ENCLK) );
endmodule


module SNPS_CLOCK_GATE_HIGH_radiation_sensor_digital_top_42 ( CLK, EN, ENCLK, 
        TE );
  input CLK, EN, TE;
  output ENCLK;


  LSGCPHDLLX0 latch ( .CLK(CLK), .E(EN), .SE(TE), .GCLK(ENCLK) );
endmodule


module SNPS_CLOCK_GATE_HIGH_radiation_sensor_digital_top_43 ( CLK, EN, ENCLK, 
        TE );
  input CLK, EN, TE;
  output ENCLK;


  LSGCPHDLLX0 latch ( .CLK(CLK), .E(EN), .SE(TE), .GCLK(ENCLK) );
endmodule


module radiation_sensor_digital_top ( clk, rst_n_async, power, pause_n_async, 
        lm_out, afe_version, uid_variable, sens_version, sens_config, 
        sens_enable, sens_read, adc_version, adc_enable, adc_read, 
        adc_conversion_complete_async, adc_value );
  input [1:0] power;
  input [3:0] afe_version;
  input [2:0] uid_variable;
  input [3:0] sens_version;
  output [2:0] sens_config;
  input [3:0] adc_version;
  input [15:0] adc_value;
  input clk, rst_n_async, pause_n_async, adc_conversion_complete_async;
  output lm_out, sens_enable, sens_read, adc_enable, adc_read;
  wire   rst_n, pause_n_synchronised, adc_conversion_complete_sync,
         \app_rx_iface.soc , \app_rx_iface.eoc , \app_rx_iface.data_valid ,
         \app_rx_iface.error , \app_tx_iface.data_valid , \app_tx_iface.req ,
         app_resend_last, \reset_synchroniser/shift_reg[0] ,
         \pause_n_latch_sync/pause_n_latched ,
         \pause_n_latch_sync/sync_inst/tmp[0] , \adc_sync/tmp[0] ,
         \iso14443a_inst/part4_deselect ,
         \iso14443a_inst/part4_to_part3_tx_iface.data_valid ,
         \iso14443a_inst/part3_to_part4_rx_iface.eoc ,
         \iso14443a_inst/part3_to_part2_tx_iface.req ,
         \iso14443a_inst/part3_to_part2_tx_iface.data_valid ,
         \iso14443a_inst/part3_to_part2_tx_iface.data[0] ,
         \iso14443a_inst/part2_to_part3_rx_iface.error ,
         \iso14443a_inst/part2_to_part3_rx_iface.data_valid ,
         \iso14443a_inst/part2_to_part3_rx_iface.data[0] ,
         \iso14443a_inst/part2_to_part3_rx_iface.eoc ,
         \iso14443a_inst/part2/sd_inst/N102 ,
         \iso14443a_inst/part2/sd_inst/N101 ,
         \iso14443a_inst/part2/sd_inst/N99 ,
         \iso14443a_inst/part2/sd_inst/N98 ,
         \iso14443a_inst/part2/sd_inst/prev_is_soc ,
         \iso14443a_inst/part2/sd_inst/in_frame ,
         \iso14443a_inst/part2/sd_inst/N73 ,
         \iso14443a_inst/part2/sd_inst/N72 ,
         \iso14443a_inst/part2/sd_inst/detected_soc ,
         \iso14443a_inst/part2/sd_inst/seq_valid ,
         \iso14443a_inst/part2/sd_inst/idle ,
         \iso14443a_inst/part2/tx_inst/N28 ,
         \iso14443a_inst/part2/tx_inst/encoded_data ,
         \iso14443a_inst/part2/tx_inst/subcarrier ,
         \iso14443a_inst/part2/tx_inst/N25 ,
         \iso14443a_inst/part2/tx_inst/sc_inst/N11 ,
         \iso14443a_inst/part2/tx_inst/sc_inst/N10 ,
         \iso14443a_inst/part2/tx_inst/sc_inst/N9 ,
         \iso14443a_inst/part2/tx_inst/bc_inst/N25 ,
         \iso14443a_inst/part2/tx_inst/bc_inst/N24 ,
         \iso14443a_inst/part2/tx_inst/bc_inst/N23 ,
         \iso14443a_inst/part2/tx_inst/bc_inst/N22 ,
         \iso14443a_inst/part2/tx_inst/bc_inst/N21 ,
         \iso14443a_inst/part2/tx_inst/bc_inst/N19 ,
         \iso14443a_inst/part3/tx_append_crc_init ,
         \iso14443a_inst/part3/tx_iface_from_init.data_valid ,
         \iso14443a_inst/part3/rx_iface_bytes_to_init.eoc ,
         \iso14443a_inst/part3/tx_iface_from_routing.req ,
         \iso14443a_inst/part3/rx_iface_bits_to_init.error ,
         \iso14443a_inst/part3/rx_iface_bits_to_init.data_valid ,
         \iso14443a_inst/part3/rx_iface_bits_to_init.data[0] ,
         \iso14443a_inst/part3/rx_iface_bits_to_init.eoc ,
         \iso14443a_inst/part3/rx_iface_bytes_to_routing.error ,
         \iso14443a_inst/part3/rx_iface_bytes_to_routing.data_valid ,
         \iso14443a_inst/part3/rx_iface_bytes_to_routing.eoc ,
         \iso14443a_inst/part3/rx_iface_bytes_to_routing.soc ,
         \iso14443a_inst/part3/framing_inst/tx_iface_bits.req ,
         \iso14443a_inst/part3/framing_inst/tx_iface_bits.data[0] ,
         \iso14443a_inst/part3/framing_inst/fdt_trigger ,
         \iso14443a_inst/part3/framing_inst/last_rx_bit ,
         \iso14443a_inst/part3/framing_inst/fd_inst/N55 ,
         \iso14443a_inst/part3/framing_inst/fd_inst/N50 ,
         \iso14443a_inst/part3/framing_inst/fd_inst/data_received ,
         \iso14443a_inst/part3/framing_inst/fd_inst/error_detected ,
         \iso14443a_inst/part3/framing_inst/fd_inst/expected_parity ,
         \iso14443a_inst/part3/framing_inst/fd_inst/next_bit_is_parity ,
         \iso14443a_inst/part3/framing_inst/ds_inst/N48 ,
         \iso14443a_inst/part3/framing_inst/ds_inst/seen_error ,
         \iso14443a_inst/part3/framing_inst/fdt_inst/N31 ,
         \iso14443a_inst/part3/framing_inst/fdt_inst/seen_pause ,
         \iso14443a_inst/part3/framing_inst/s_inst/N38 ,
         \iso14443a_inst/part3/framing_inst/s_inst/cache_data ,
         \iso14443a_inst/part3/framing_inst/s_inst/idle ,
         \iso14443a_inst/part3/framing_inst/fe_inst/N60 ,
         \iso14443a_inst/part3/framing_inst/fe_inst/crc_byte ,
         \iso14443a_inst/part3/framing_inst/fe_inst/parity ,
         \iso14443a_inst/part3/framing_inst/crc_inst/N8 ,
         \iso14443a_inst/part3/framing_inst/crc_inst/N5 ,
         \iso14443a_inst/part3/framing_inst/crc_inst/crc_type ,
         \iso14443a_inst/part3/framing_inst/crc_inst/crc_sample ,
         \iso14443a_inst/part3/framing_inst/crc_inst/crc_data ,
         \iso14443a_inst/part3/framing_inst/crc_inst/crc_start ,
         \iso14443a_inst/part3/initialisation_inst/tx_buffer[4][0] ,
         \iso14443a_inst/part3/initialisation_inst/tx_buffer[4][1] ,
         \iso14443a_inst/part3/initialisation_inst/tx_buffer[4][2] ,
         \iso14443a_inst/part3/initialisation_inst/tx_buffer[3][0] ,
         \iso14443a_inst/part3/initialisation_inst/tx_buffer[3][1] ,
         \iso14443a_inst/part3/initialisation_inst/tx_buffer[3][2] ,
         \iso14443a_inst/part3/initialisation_inst/tx_buffer[3][3] ,
         \iso14443a_inst/part3/initialisation_inst/tx_buffer[3][4] ,
         \iso14443a_inst/part3/initialisation_inst/tx_buffer[3][5] ,
         \iso14443a_inst/part3/initialisation_inst/tx_buffer[2][0] ,
         \iso14443a_inst/part3/initialisation_inst/tx_buffer[2][1] ,
         \iso14443a_inst/part3/initialisation_inst/tx_buffer[2][2] ,
         \iso14443a_inst/part3/initialisation_inst/tx_buffer[2][3] ,
         \iso14443a_inst/part3/initialisation_inst/tx_buffer[2][4] ,
         \iso14443a_inst/part3/initialisation_inst/tx_buffer[2][5] ,
         \iso14443a_inst/part3/initialisation_inst/tx_buffer[1][0] ,
         \iso14443a_inst/part3/initialisation_inst/tx_buffer[1][1] ,
         \iso14443a_inst/part3/initialisation_inst/tx_buffer[1][2] ,
         \iso14443a_inst/part3/initialisation_inst/tx_buffer[1][3] ,
         \iso14443a_inst/part3/initialisation_inst/tx_buffer[1][4] ,
         \iso14443a_inst/part3/initialisation_inst/tx_buffer[1][5] ,
         \iso14443a_inst/part3/initialisation_inst/tx_buffer[1][6] ,
         \iso14443a_inst/part3/initialisation_inst/tx_buffer[1][7] ,
         \iso14443a_inst/part3/initialisation_inst/state_star ,
         \iso14443a_inst/part3/initialisation_inst/N61 ,
         \iso14443a_inst/part3/initialisation_inst/ac_reply_buffer[0][7] ,
         \iso14443a_inst/part3/initialisation_inst/ac_reply_buffer[0][6] ,
         \iso14443a_inst/part3/initialisation_inst/ac_reply_buffer[0][5] ,
         \iso14443a_inst/part3/initialisation_inst/ac_reply_buffer[0][4] ,
         \iso14443a_inst/part3/initialisation_inst/ac_reply_buffer[0][3] ,
         \iso14443a_inst/part3/initialisation_inst/ac_reply_buffer[0][2] ,
         \iso14443a_inst/part3/initialisation_inst/ac_reply_buffer[0][1] ,
         \iso14443a_inst/part3/initialisation_inst/ac_reply_buffer[0][0] ,
         \iso14443a_inst/part3/initialisation_inst/ac_reply_buffer[1][5] ,
         \iso14443a_inst/part3/initialisation_inst/ac_reply_buffer[1][4] ,
         \iso14443a_inst/part3/initialisation_inst/ac_reply_buffer[1][3] ,
         \iso14443a_inst/part3/initialisation_inst/ac_reply_buffer[1][2] ,
         \iso14443a_inst/part3/initialisation_inst/ac_reply_buffer[1][1] ,
         \iso14443a_inst/part3/initialisation_inst/ac_reply_buffer[1][0] ,
         \iso14443a_inst/part3/initialisation_inst/ac_reply_buffer[2][5] ,
         \iso14443a_inst/part3/initialisation_inst/ac_reply_buffer[2][4] ,
         \iso14443a_inst/part3/initialisation_inst/ac_reply_buffer[2][3] ,
         \iso14443a_inst/part3/initialisation_inst/ac_reply_buffer[2][2] ,
         \iso14443a_inst/part3/initialisation_inst/ac_reply_buffer[2][1] ,
         \iso14443a_inst/part3/initialisation_inst/ac_reply_buffer[2][0] ,
         \iso14443a_inst/part3/initialisation_inst/ac_reply_buffer[3][4] ,
         \iso14443a_inst/part3/initialisation_inst/ac_reply_buffer[3][3] ,
         \iso14443a_inst/part3/initialisation_inst/ac_reply_buffer[3][2] ,
         \iso14443a_inst/part3/initialisation_inst/ac_reply_buffer[3][1] ,
         \iso14443a_inst/part3/initialisation_inst/ac_reply_buffer[3][0] ,
         \iso14443a_inst/part3/initialisation_inst/ac_reply_buffer[4][2] ,
         \iso14443a_inst/part3/initialisation_inst/ac_reply_buffer[4][1] ,
         \iso14443a_inst/part3/initialisation_inst/ac_reply_buffer[4][0] ,
         \iso14443a_inst/part3/initialisation_inst/is_AC_SELECT_for_us ,
         \iso14443a_inst/part3/initialisation_inst/rx_buffer[1][0] ,
         \iso14443a_inst/part3/initialisation_inst/rx_buffer[1][1] ,
         \iso14443a_inst/part3/initialisation_inst/rx_buffer[1][2] ,
         \iso14443a_inst/part3/initialisation_inst/rx_buffer[1][3] ,
         \iso14443a_inst/part3/initialisation_inst/rx_buffer[1][4] ,
         \iso14443a_inst/part3/initialisation_inst/rx_buffer[1][5] ,
         \iso14443a_inst/part3/initialisation_inst/rx_buffer[1][6] ,
         \iso14443a_inst/part3/initialisation_inst/rx_buffer[1][7] ,
         \iso14443a_inst/part3/initialisation_inst/rx_buffer[0][0] ,
         \iso14443a_inst/part3/initialisation_inst/rx_buffer[0][1] ,
         \iso14443a_inst/part3/initialisation_inst/rx_buffer[0][2] ,
         \iso14443a_inst/part3/initialisation_inst/rx_buffer[0][3] ,
         \iso14443a_inst/part3/initialisation_inst/rx_buffer[0][4] ,
         \iso14443a_inst/part3/initialisation_inst/rx_buffer[0][5] ,
         \iso14443a_inst/part3/initialisation_inst/rx_buffer[0][6] ,
         \iso14443a_inst/part3/initialisation_inst/rx_buffer[0][7] ,
         \iso14443a_inst/part3/initialisation_inst/pkt_received ,
         \iso14443a_inst/part3/initialisation_inst/rx_error_flag ,
         \iso14443a_inst/part4/N229 , \iso14443a_inst/part4/N225 ,
         \iso14443a_inst/part4/N211 , \iso14443a_inst/part4/forward_from_app ,
         \iso14443a_inst/part4/tx_buffer[1][0] ,
         \iso14443a_inst/part4/tx_buffer[1][1] ,
         \iso14443a_inst/part4/tx_buffer[1][2] ,
         \iso14443a_inst/part4/tx_buffer[1][3] ,
         \iso14443a_inst/part4/tx_buffer[1][6] ,
         \iso14443a_inst/part4/tx_buffer[1][7] , \iso14443a_inst/part4/N186 ,
         \iso14443a_inst/part4/our_block_num ,
         \iso14443a_inst/part4/send_reply , \iso14443a_inst/part4/allow_pps ,
         \iso14443a_inst/part4/N130 , \iso14443a_inst/part4/N120 ,
         \iso14443a_inst/part4/N115 , \iso14443a_inst/part4/rx_buffer[2][0] ,
         \iso14443a_inst/part4/rx_buffer[2][1] ,
         \iso14443a_inst/part4/rx_buffer[2][2] ,
         \iso14443a_inst/part4/rx_buffer[2][3] ,
         \iso14443a_inst/part4/rx_buffer[2][4] ,
         \iso14443a_inst/part4/rx_buffer[2][5] ,
         \iso14443a_inst/part4/rx_buffer[2][6] ,
         \iso14443a_inst/part4/rx_buffer[2][7] ,
         \iso14443a_inst/part4/rx_buffer[1][0] ,
         \iso14443a_inst/part4/rx_buffer[1][1] ,
         \iso14443a_inst/part4/rx_buffer[1][2] ,
         \iso14443a_inst/part4/rx_buffer[1][3] ,
         \iso14443a_inst/part4/rx_buffer[1][4] ,
         \iso14443a_inst/part4/rx_buffer[1][5] ,
         \iso14443a_inst/part4/rx_buffer[1][6] ,
         \iso14443a_inst/part4/rx_buffer[1][7] ,
         \iso14443a_inst/part4/rx_buffer[0][0] ,
         \iso14443a_inst/part4/rx_buffer[0][1] ,
         \iso14443a_inst/part4/rx_buffer[0][2] ,
         \iso14443a_inst/part4/rx_buffer[0][3] ,
         \iso14443a_inst/part4/rx_buffer[0][4] ,
         \iso14443a_inst/part4/rx_buffer[0][5] ,
         \iso14443a_inst/part4/rx_buffer[0][6] ,
         \iso14443a_inst/part4/rx_buffer[0][7] , \iso14443a_inst/part4/N55 ,
         \iso14443a_inst/part4/check_need_to_forward_to_app_after_next_byte ,
         \iso14443a_inst/part4/check_need_to_forward_to_app ,
         \iso14443a_inst/part4/forward_to_app ,
         \iso14443a_inst/part4/pkt_received ,
         \iso14443a_inst/part4/rx_error_flag , \adapter_inst/N216 ,
         \adapter_inst/N214 , \adapter_inst/last_rx_had_invalid_magic ,
         \adapter_inst/send_reply , \adapter_inst/rx_error_flag ,
         \adapter_inst/signal_control_conversion_complete ,
         \adapter_inst/signal_control_unexpected_pause ,
         \adapter_inst/signal_control_result_read ,
         \adapter_inst/signal_control_abort ,
         \adapter_inst/signal_control_start ,
         \adapter_inst/get_result_reply_args[adc_value][0] ,
         \adapter_inst/get_result_reply_args[adc_value][1] ,
         \adapter_inst/get_result_reply_args[adc_value][2] ,
         \adapter_inst/get_result_reply_args[adc_value][3] ,
         \adapter_inst/get_result_reply_args[adc_value][4] ,
         \adapter_inst/get_result_reply_args[adc_value][5] ,
         \adapter_inst/get_result_reply_args[adc_value][6] ,
         \adapter_inst/get_result_reply_args[adc_value][7] ,
         \adapter_inst/get_result_reply_args[adc_value][8] ,
         \adapter_inst/get_result_reply_args[adc_value][9] ,
         \adapter_inst/get_result_reply_args[adc_value][10] ,
         \adapter_inst/get_result_reply_args[adc_value][11] ,
         \adapter_inst/get_result_reply_args[adc_value][12] ,
         \adapter_inst/get_result_reply_args[adc_value][13] ,
         \adapter_inst/get_result_reply_args[adc_value][14] ,
         \adapter_inst/get_result_reply_args[adc_value][15] ,
         \adapter_inst/status_reply_args[flags][error] ,
         \adapter_inst/status_reply_args[flags][unexpected_pause] ,
         \adapter_inst/status_reply_args[flags][already_busy] ,
         \adapter_inst/status_reply_args[flags][conv_complete] ,
         \adapter_inst/tx_msg[cmd][0] , \adapter_inst/tx_msg[cmd][1] ,
         \adapter_inst/tx_msg[cmd][2] , \adapter_inst/tx_msg[cmd][3] ,
         \adapter_inst/tx_msg[cmd][4] , \adapter_inst/tx_msg[cmd][5] ,
         \adapter_inst/tx_msg[cmd][6] , \adapter_inst/tx_msg[cmd][7] ,
         \adapter_inst/set_signals_value[sens_config][2] ,
         \adapter_inst/set_signals_value[sens_config][1] ,
         \adapter_inst/set_signals_value[sens_config][0] ,
         \adapter_inst/set_signals_value[sens_enable] ,
         \adapter_inst/set_signals_value[sens_read] ,
         \adapter_inst/set_signals_value[adc_enable] ,
         \adapter_inst/set_signals_value[adc_read] ,
         \adapter_inst/set_signals_value[padding] ,
         \adapter_inst/set_signals_mask[sens_config][2] ,
         \adapter_inst/set_signals_mask[sens_config][1] ,
         \adapter_inst/set_signals_mask[sens_config][0] ,
         \adapter_inst/set_signals_mask[sens_enable] ,
         \adapter_inst/set_signals_mask[sens_read] ,
         \adapter_inst/set_signals_mask[adc_enable] ,
         \adapter_inst/set_signals_mask[adc_read] ,
         \adapter_inst/set_signals_mask[padding] ,
         \adapter_inst/set_signal_req_args[sync][0] ,
         \adapter_inst/set_signal_req_args[sync][1] ,
         \adapter_inst/set_signal_req_args[sync][2] ,
         \adapter_inst/set_signal_req_args[sync][3] ,
         \adapter_inst/set_signal_req_args[sync][4] ,
         \adapter_inst/set_signal_req_args[sync][5] ,
         \adapter_inst/set_signal_req_args[sync][6] ,
         \adapter_inst/set_signal_req_args[sync][7] ,
         \adapter_inst/set_signal_req_args[sync][8] ,
         \adapter_inst/set_signal_req_args[sync][9] ,
         \adapter_inst/set_signal_req_args[sync][10] ,
         \adapter_inst/set_signal_req_args[sync][11] ,
         \adapter_inst/set_signal_req_args[sync][12] ,
         \adapter_inst/set_signal_req_args[sync][13] ,
         \adapter_inst/set_signal_req_args[sync][14] ,
         \adapter_inst/set_signal_req_args[sync][15] ,
         \adapter_inst/signal_control_inst/starts_adc_read ,
         \adapter_inst/signal_control_inst/new_signals[sens_config][2] ,
         \adapter_inst/signal_control_inst/new_signals[sens_config][1] ,
         \adapter_inst/signal_control_inst/new_signals[sens_config][0] ,
         \adapter_inst/signal_control_inst/new_signals[sens_enable] ,
         \adapter_inst/signal_control_inst/new_signals[sens_read] ,
         \adapter_inst/signal_control_inst/new_signals[adc_enable] ,
         \adapter_inst/signal_control_inst/new_signals[adc_read] ,
         \adapter_inst/signal_control_inst/pause_n_synchronised_old , n1235,
         n1236, n1255, n1261, n1262, n1263, n1264, n1265, n1273, n1274, n1277,
         n1278, n1279, n1280, n1281, n1285, n1291, n1302, n1303, n1304, n1308,
         n1309, n1310, n1311, n1312, n1313, n1314, n1323, n1324, n1325, n1326,
         n1327, n1328, n1329, n1330, n1331, n1332, n1333, n1334, n1351, n1352,
         n1353, n1354, n1355, n1356, n1357, n1358, n1360, n1361, n1362, n1363,
         n1364, n1365, n1366, n1367, n1368, n1369, n1372, n1373, n1390, n1405,
         n1406, n1407, n1408, n1409, n1410, n1411, n1428, n1429, n1441, n1442,
         n1443, n1444, n1445, n1447, n1449, n1451, n1454, n1535, n1536, n1537,
         n1538, n1539, n1540, n1541, n1542, n1543, n1544, n1545, n1546, n1547,
         n1548, n1549, n1550, n1551, n1552, n1553, n1554, n1555, n1556, n1557,
         n1558, n1559, n1560, n1561, n1562, n1563, n1564, n1565, n1570, n1571,
         n1652, n1677, n1678, n1679, n1680, n1681, n1682, n1707, n1708, n1709,
         n1710, n1711, n1719, n1720, n1721, n1722, n1723, n1769, n1770, n1771,
         n1772, n1773, n1774, n1775, n1776, n1777, n1778, n1779, n1780, n1781,
         n1782, n1783, n1784, n1785, n1786, n1787, n1788, n1789, n1790, n1791,
         n1792, n1793, n1794, n1795, n1796, n1797, n1801, n1802, n1803, n1806,
         n1807, n1808, n1809, n1810, n1811, n1812, n1813, n1814, n1815, n1816,
         n1817, n1818, n1819, n1820, n1821, n1822, n1823, n1824, n1825, n1826,
         n1827, n1830, n1831, n1832, n1833, n1834, n1835, n1836, n1837, n1838,
         n1839, n1840, n1841, n1842, n1843, n1844, n1845, n1846, n1847, n1848,
         n1849, n1850, n1851, n1852, n1853, n1854, n1855, n1856, n1857, n1860,
         n1861, n1862, n1863, n1864, n1865, n1866, n1867, n1868, n1869, n1870,
         n1871, n1872, n1873, n1874, n1878, n1879, n1880, n1881, n1882, n1883,
         n1884, n1885, n1886, n1887, n1888, n1889, n1890, n1891, n1892, n1893,
         n1894, n1895, n1896, n1897, n1898, n1899, n1900, n1901, n1902, n1903,
         n1904, n1905, n1906, n1907, n1908, n1909, n1910, n1911, n1912, n1913,
         n1914, n1915, n1916, n1917, n1918, n1919, n1920, n1921, n1922, n1923,
         n1926, n1927, n1928, n1929, n1930, n1932, n1933, n1934, n1935, n1936,
         n1937, n1938, n1942, n1943, n1944, n1945, n1946, n1947, n1948, n1949,
         n1950, n1952, n1953, n1954, n1955, n1956, n1957, n1958, n1959, n1960,
         n1961, n1962, n1963, n1964, n1965, n1966, n1967, n1968, n1969, n1970,
         n1971, n1972, n1973, n1974, n1975, n1976, n1977, n1978, n1979, n1980,
         n1981, n1982, n1983, n1984, n1985, n1986, n1987, n1988, n1989, n1990,
         n1991, n1992, n1993, n1994, n1995, n1996, n1997, n1998, n1999, n2000,
         n2001, n2002, n2003, n2004, n2005, n2006, n2007, n2008, n2009, n2010,
         n2011, n2012, n2013, n2014, n2015, n2016, n2017, n2018, n2019, n2020,
         n2021, n2022, n2023, n2024, n2025, n2026, n2027, n2028, n2029, n2030,
         n2031, n2032, n2033, n2034, n2035, n2036, n2037, n2038, n2039, n2040,
         n2041, n2042, n2043, n2044, n2045, n2046, n2047, n2048, n2049, n2050,
         n2051, n2052, n2053, n2054, n2055, n2056, n2057, n2058, n2059, n2060,
         n2061, n2064, n2066, n2068, n2070, n2072, n2074, n2075, n2076, n2079,
         n2080, n2081, n2082, n2083, n2084, n2086, n2087, n2088, n2089, n2090,
         n2091, n2093, n2095, n2098, n2099, n2100, n2101, n2102, n2104, n2107,
         n2109, n2112, n2113, n2114, n2115, n2116, n2123, n2124, n2125, n2126,
         n2127, n2128, n2130, n2131, n2132, n2133, n2134, n2135, n2136, n2137,
         n2138, n2139, n2140, n2141, n2142, n2143, n2144, n2145, n2146, n2147,
         n2148, n2149, n2150, n2151, n2152, n2153, n2154, n2155, n2156, n2157,
         n2158, n2159, n2160, n2161, n2162, n2163, n2164, n2165, n2166, n2167,
         n2168, n2169, n2170, n2171, n2172, n2173, n2174, n2175, n2176, n2177,
         n2178, n2179, n2180, n2181, n2182, n2183, n2184, n2185, n2186, n2187,
         n2188, n2189, n2190, n2191, n2192, n2193, n2194, n2195, n2196, n2197,
         n2198, n2199, n2200, n2201, n2202, n2203, n2204, n2205, n2206, n2207,
         n2208, n2209, n2210, n2211, n2212, n2213, n2214, n2215, n2216, n2217,
         n2218, n2219, n2220, n2221, n2222, n2223, n2224, n2225, n2226, n2227,
         n2228, n2229, n2230, n2231, n2232, n2233, n2234, n2235, n2236, n2237,
         n2238, n2239, n2240, n2241, n2242, n2243, n2244, n2245, n2246, n2247,
         n2248, n2249, n2250, n2251, n2252, n2253, n2254, n2255, n2256, n2257,
         n2258, n2259, n2260, n2261, n2262, n2263, n2264, n2265, n2268, n2269,
         n2271, n2273, n2275, n2276, n2277, n2278, n2280, n2281, n2282, n2283,
         n2284, n2285, n2286, n2288, n2289, n2290, n2291, n2292, n2293, n2294,
         n2295, n2296, n2297, n2298, n2299, n2300, n2301, n2302, n2303, n2304,
         n2305, n2306, n2307, n2308, n2309, n2310, n2311, n2312, n2313, n2314,
         n2315, n2316, n2317, n2318, n2320, n2321, n2323, n2324, n2325, n2326,
         n2327, n2329, n2330, n2331, n2332, n2333, n2334, n2335, n2336, n2337,
         n2338, n2339, n2340, n2341, n2342, n2343, n2344, n2345, n2346, n2347,
         n2348, n2349, n2350, n2351, n2352, n2353, n2354, n2356, n2358, n2359,
         n2361, n2362, n2363, n2365, n2366, n2368, n2370, n2371, n2373, n2374,
         n2376, n2377, n2379, n2380, n2381, n2382, n2384, n2385, n2386, n2387,
         n2388, n2389, n2391, n2392, n2394, n2395, n2396, n2397, n2398, n2400,
         n2401, n2402, n2403, n2404, n2405, n2406, n2407, n2408, n2409, n2410,
         n2411, n2412, n2413, n2414, n2415, n2416, n2417, n2418, n2419, n2420,
         n2421, n2422, n2423, n2424, n2425, n2426, n2427, n2428, n2429, n2430,
         n2431, n2432, n2433, n2434, n2435, n2436, n2437, n2438, n2439, n2440,
         n2441, n2442, n2443, n2444, n2445, n2446, n2447, n2448, n2449, n2450,
         n2451, n2452, n2453, n2454, n2455, n2456, n2457, n2458, n2459, n2461,
         n2462, n2463, n2464, n2465, n2466, n2467, n2468, n2469, n2470, n2471,
         n2472, n2473, n2474, n2475, n2476, n2477, n2478, n2479, n2480, n2481,
         n2482, n2483, n2484, n2485, n2486, n2487, n2488, n2489, n2490, n2491,
         n2492, n2493, n2494, n2495, n2496, n2497, n2498, n2499, n2500, n2501,
         n2502, n2503, n2504, n2505, n2506, n2507, n2508, n2511, n2512, n2513,
         n2514, n2515, n2516, n2519, n2520, n2521, n2522, n2523, n2524, n2526,
         n2527, n2528, n2529, n2531, n2532, n2533, n2534, n2535, n2536, n2537,
         n2538, n2539, n2540, n2541, n2542, n2543, n2544, n2545, n2546, n2553,
         n2555, n2556, n2558, n2559, n2560, n2562, n2563, n2564, n2565, n2566,
         n2567, n2568, n2572, n2574, n2575, n2577, n2579, n2580, n2581, n2582,
         n2583, n2584, n2585, n2587, n2589, n2590, n2591, n2593, n2594, n2595,
         n2596, n2597, n2598, n2599, n2600, n2601, n2602, n2603, n2604, n2605,
         n2606, n2607, n2608, n2609, n2614, n2615, n2616, n2617, n2618, n2619,
         n2620, n2621, n2622, n2623, n2624, n2625, n2626, n2627, n2628, n2630,
         n2631, n2632, n2633, n2634, n2635, n2636, n2638, n2639, n2640, n2641,
         n2642, n2643, n2644, n2645, n2646, n2647, n2648, n2649, n2650, n2651,
         n2652, n2653, n2654, n2655, n2656, n2657, n2658, n2659, n2660, n2661,
         n2662, n2663, n2664, n2665, n2666, n2667, n2668, n2669, n2670, n2671,
         n2672, n2673, n2675, n2676, n2677, n2678, n2679, n2680, n2681, n2682,
         n2683, n2684, n2685, n2686, n2687, n2689, n2691, n2692, n2693, n2694,
         n2695, n2696, n2697, n2698, n2699, n2700, n2701, n2702, n2703, n2704,
         n2705, n2706, n2707, n2708, n2709, n2710, n2711, n2712, n2713, n2714,
         n2715, n2716, n2717, n2718, n2719, n2720, n2721, n2722, n2723, n2724,
         n2725, n2726, n2727, n2728, n2729, n2730, n2731, n2732, n2733, n2734,
         n2735, n2736, n2737, n2738, n2739, n2740, n2741, n2742, n2743, n2744,
         n2745, n2746, n2747, n2748, n2749, n2750, n2751, n2752, n2753, n2754,
         n2755, n2756, n2757, n2758, n2759, n2760, n2761, n2762, n2763, n2764,
         n2765, n2766, n2767, n2768, n2769, n2770, n2771, n2772, n2773, n2774,
         n2775, n2776, n2777, n2778, n2779, n2780, n2781, n2782, n2783, n2784,
         n2785, n2787, n2788, n2789, n2790, n2791, n2792, n2793, n2794, n2795,
         n2796, n2797, n2798, n2799, n2800, n2801, n2802, n2803, n2804, n2805,
         n2806, n2807, n2808, n2809, n2810, n2811, n2812, n2813, n2814, n2815,
         n2816, n2817, n2819, n2820, n2821, n2823, n2824, n2825, n2826, n2827,
         n2828, n2829, n2830, n2831, n2832, n2833, n2834, n2835, n2836, n2837,
         n2838, n2839, n2840, n2842, n2843, n2844, n2845, n2846, n2847, n2848,
         n2849, n2850, n2851, n2852, n2853, n2854, n2855, n2856, n2857, n2858,
         n2859, n2860, n2861, n2863, n2865, n2867, n2868, n2869, n2870, n2871,
         n2872, n2873, n2874, n2875, n2876, n2877, n2878, n2879, n2880, n2881,
         n2882, n2883, n2885, n2886, n2888, n2889, n2891, n2892, n2893, n2894,
         n2895, n2896, n2897, n2899, n2900, n2901, n2902, n2903, n2904, n2905,
         n2906, n2907, n2908, n2910, n2911, n2913, n2915, n2918, n2920, n2921,
         n2922, n2923, n2924, n2925, n2928, n2929, n2930, n2931, n2933, n2934,
         n2935, n2936, n2937, n2938, n2939, n2940, n2941, n2942, n2944, n2945,
         n2947, n2948, n2949, n2950, n2964, n2965, n2967, n2968, n2969, n2970,
         n2971, n2972, n2973, n2974, n2975, n2976, n2978, n2979, n2980, n2981,
         n2982, n2983, n2984, n2985, n2986, n2987, n2988, n2989, n3000, n3013,
         n3016, n3017, n3018, n3020, n3021, n3022, n3023, n3024, n3025, n3026,
         n3027, n3028, n3029, n3030, n3031, n3032, n3033, n3034, n3035, n3036,
         n3037, n3038, n3039, n3040, n3041, n3042, n3043, n3044, n3045, n3046,
         n3047, n3048, n3049, n3050, n3051, n3052, n3053, n3054, n3055, n3056,
         n3057, n3058, n3059, n3060, n3061, n3062, n3063, n3064, n3065, n3066,
         n3067, n3068, n3069, n3070, n3071, n3072, n3073, n3074, n3075, n3076,
         n3077, n3078, n3079, n3080, n3081, n3082, n3083, n3084, n3085, n3086,
         n3088, n3089, n3090, n3091, n3093, n3094, n3095, n3096, n3097, n3098,
         n3099, n3100, n3101, n3102, n3103, n3104, n3105, n3106, n3107, n3108,
         n3109, n3110, n3111, n3112, n3113, n3114, n3115, n3116, n3117, n3118,
         n3119, n3120, n3121, n3122, n3123, n3124, n3125, n3126, n3127, n3128,
         n1359, n3130, n3131, n3133, n3134, n3136, n3137, n3139, n3144, n3146,
         n3147, n3149, n3150, n3152, n3153, n3154, n3156, n3158, n3159, n3160,
         n3161, n3162, n3164, n3165, n3166, n3167, n3168, n3169, n3171, n3173,
         n3174, n3175, n3176, n3177, n3178, n3179, n3180, n3182, n3183, n3184,
         n3185, n3186, n3187, n3188, n3189, n3191, n3192, n3193, n3194, n3195,
         n3196, n3197, n3198, n3200, n3201, n3202, n3203, n3204, n3205, n3207,
         n3209, n3211, n3213, n3215, n3216, n3217, n3218, n3219, n3221, n3222,
         n3223, n3225, n3226, n3227, n3228, n3229, n3230, n3231, n3232, n3233,
         n3235, n3236, n3237, n3238, n3239, n3240, n3242, n3243, n3244, n3245,
         n3247, n3248, n3249, n3250, n3251, n3252, n3253, n3254, n3256, n3258,
         n3260, n3261, n3262, n3263, n3264, n3265, n3267, n3268, n3269, n3270,
         n3272, n3273, n3274, n3275, n3276, n3277, n3278, n3279, n3281, n3282,
         n3283, n3284, n3285, n3286, n3287, n3288, n3289, n3290, n3291, n3293,
         n3294, n3295, n3296, n3297, n3298, n3299, n3300, n3302, n3303, n3304,
         n3305, n3307, n3308, n3309, n3310, n3311, n3312, n3313, n3314, n3315,
         n3316, n3317, n3319, n3320, n3321, n3322, n3323, n3324, n3325, n3326,
         n3327, n3328, n3329, n3330, n3331, n3333, n3334, n3335, n3336, n3337,
         n3338, n3339, n3340, n3341, n3342, n3343, n3344, n3345, n3346, n3347,
         n3349, n3350, n3351, n3352, n3353, n3354, n3355, n3356, n3357, n3358,
         n3359, n3360, n3361, n3362, n3363, n3364, n3366, n3367, n3369, n3371,
         n3372, n3373, n3374, n3375, n3376, n3377, n3378, n3379, n3380, n3381,
         n3382, n3383, n3384, n3385, n3386, n3387, n3389, n3390, n3391, n3392,
         n3393, n3394, n3395, n3396, n3397, n3398, n3399, n3400, n3401, n3402,
         n3403, n3404, n3405, n3406, n3407, n3409, n3410, n3411, n3412, n3413,
         n3414, n3415, n3416, n3417, n3418, n3419, n3420, n3421, n3422, n3423,
         n3424, n3425, n3427, n3428, n3429, n3430, n3431, n3432, n3434, n3435,
         n3436, n3437, n3438, n3439, n3440, n3441, n3450, n3451, n3452, n3453,
         n3454, n3455, n3456, n3457, n3458, n3459, n3460, n3461, n3463, n3464,
         n3465, n3466, n3467, n3468, n3469, n3470, n3471, n3472, n3473, n3474,
         n3476, n3477, n3478, n3479, n3480, n3481, n3483, n3484, n3485, n3486,
         n3487, n3488, n3489, n3490, n3491, n3492, n3493, n3494, n3505, n3506,
         n3507, n3508, n3509, n3510, n3511, n3512, n3513, n3514, n3515, n3516,
         n3518, n3519, n3520, n3521, n3522, n3523, n3524, n3525, n3526, n3527,
         n3528, n3529, n3531, n3532, n3533, n3534, n3535, n3536, n3551, n3552,
         n3553, n3554, n3555, n3556, n3557, n3558;
  wire   [7:0] \app_rx_iface.data ;
  wire   [7:0] \iso14443a_inst/part4_to_part3_tx_iface.data ;
  wire   [1:0] \iso14443a_inst/part2/sd_inst/prev ;
  wire   [8:0] \iso14443a_inst/part2/sd_inst/counter ;
  wire   [1:0] \iso14443a_inst/part2/sd_inst/seq ;
  wire   [1:0] \iso14443a_inst/part2/tx_inst/state ;
  wire   [2:0] \iso14443a_inst/part2/tx_inst/sc_inst/count ;
  wire   [6:0] \iso14443a_inst/part2/tx_inst/bc_inst/count ;
  wire   [2:0] \iso14443a_inst/part3/tx_iface_from_init.data_bits ;
  wire   [7:0] \iso14443a_inst/part3/tx_iface_from_init.data ;
  wire   [2:0] \iso14443a_inst/part3/rx_iface_bytes_to_init.data_bits ;
  wire   [7:0] \iso14443a_inst/part3/rx_iface_bytes_to_init.data ;
  wire   [15:0] \iso14443a_inst/part3/framing_inst/crc ;
  wire   [2:0] \iso14443a_inst/part3/framing_inst/fd_inst/bit_count ;
  wire   [10:0] \iso14443a_inst/part3/framing_inst/fdt_inst/count ;
  wire   [2:0] \iso14443a_inst/part3/framing_inst/s_inst/bit_count ;
  wire   [7:1] \iso14443a_inst/part3/framing_inst/s_inst/cached_data ;
  wire   [2:0] \iso14443a_inst/part3/framing_inst/fe_inst/bits_remaining ;
  wire   [15:0] \iso14443a_inst/part3/framing_inst/fe_inst/cached_crc ;
  wire   [2:0] \iso14443a_inst/part3/framing_inst/fe_inst/state ;
  wire   [2:0] \iso14443a_inst/part3/initialisation_inst/tx_count_minus_1 ;
  wire   [1:0] \iso14443a_inst/part3/initialisation_inst/state ;
  wire   [2:0] \iso14443a_inst/part3/initialisation_inst/rx_count ;
  wire   [1:0] \iso14443a_inst/part4/replyStdBlock ;
  wire   [1:0] \iso14443a_inst/part4/reply ;
  wire   [3:0] \iso14443a_inst/part4/our_cid ;
  wire   [2:0] \iso14443a_inst/part4/rx_count ;
  wire   [3:0] \adapter_inst/tx_idx ;
  wire   [4:0] \adapter_inst/rx_count ;
  wire   [15:0] \adapter_inst/signal_control_adc_value ;
  wire   [24:0] \adapter_inst/auto_read_timing2 ;
  wire   [24:16] \adapter_inst/auto_read_timing1 ;
  wire   [7:0] \adapter_inst/rx_cmd ;
  wire   [31:0] \adapter_inst/rx_magic ;
  wire   [7:0] \adapter_inst/signal_control_inst/cached_cmd ;
  wire   [24:0] \adapter_inst/signal_control_inst/cached_auto_read_timing2 ;
  wire   [24:0] \adapter_inst/signal_control_inst/cached_auto_read_timing1 ;
  wire   [15:0] \adapter_inst/signal_control_inst/cached_sync_timing ;
  wire   [24:0] \adapter_inst/signal_control_inst/counter ;
  wire   [2:0] \adapter_inst/signal_control_inst/state ;

  DFRRQHDLLX0 \reset_synchroniser/shift_reg_reg[0]  ( .D(n1360), .C(clk), .RN(
        rst_n_async), .Q(\reset_synchroniser/shift_reg[0] ) );
  DFRRQHDLLX0 \adc_sync/tmp_reg[0]  ( .D(adc_conversion_complete_async), .C(
        clk), .RN(n2975), .Q(\adc_sync/tmp[0] ) );
  DFRRQHDLLX0 \adc_sync/q_reg[0]  ( .D(\adc_sync/tmp[0] ), .C(n3551), .RN(
        n2975), .Q(adc_conversion_complete_sync) );
  DFRRQHDLLX0 \iso14443a_inst/part2/tx_inst/in_iface_req_reg  ( .D(
        \iso14443a_inst/part2/tx_inst/N25 ), .C(n3531), .RN(n2969), .Q(
        \iso14443a_inst/part3_to_part2_tx_iface.req ) );
  DFRRQHDLLX0 \iso14443a_inst/part2/tx_inst/sc_inst/count_reg[0]  ( .D(
        \iso14443a_inst/part2/tx_inst/sc_inst/N9 ), .C(clk), .RN(n2972), .Q(
        \iso14443a_inst/part2/tx_inst/sc_inst/count [0]) );
  DFRRQHDLLX0 \iso14443a_inst/part2/tx_inst/sc_inst/count_reg[1]  ( .D(
        \iso14443a_inst/part2/tx_inst/sc_inst/N10 ), .C(clk), .RN(n2972), .Q(
        \iso14443a_inst/part2/tx_inst/sc_inst/count [1]) );
  DFRRQHDLLX0 \iso14443a_inst/part2/tx_inst/sc_inst/count_reg[2]  ( .D(
        \iso14443a_inst/part2/tx_inst/sc_inst/N11 ), .C(clk), .RN(n2972), .Q(
        \iso14443a_inst/part2/tx_inst/sc_inst/count [2]) );
  DFRRQHDLLX0 \iso14443a_inst/part2/tx_inst/sc_inst/subcarrier_reg  ( .D(n1802), .C(clk), .RN(n2969), .Q(\iso14443a_inst/part2/tx_inst/subcarrier ) );
  DFRRQHDLLX0 \iso14443a_inst/part2/tx_inst/bc_inst/count_reg[0]  ( .D(
        \iso14443a_inst/part2/tx_inst/bc_inst/N19 ), .C(clk), .RN(n2969), .Q(
        \iso14443a_inst/part2/tx_inst/bc_inst/count [0]) );
  DFRRQHDLLX0 \iso14443a_inst/part2/tx_inst/bc_inst/count_reg[1]  ( .D(n3127), 
        .C(n3128), .RN(n2969), .Q(
        \iso14443a_inst/part2/tx_inst/bc_inst/count [1]) );
  DFRRQHDLLX0 \iso14443a_inst/part2/tx_inst/bc_inst/count_reg[2]  ( .D(
        \iso14443a_inst/part2/tx_inst/bc_inst/N21 ), .C(n3128), .RN(n2969), 
        .Q(\iso14443a_inst/part2/tx_inst/bc_inst/count [2]) );
  DFRRQHDLLX0 \iso14443a_inst/part2/tx_inst/bc_inst/count_reg[3]  ( .D(
        \iso14443a_inst/part2/tx_inst/bc_inst/N22 ), .C(n3128), .RN(n2969), 
        .Q(\iso14443a_inst/part2/tx_inst/bc_inst/count [3]) );
  DFRRQHDLLX0 \iso14443a_inst/part2/tx_inst/bc_inst/count_reg[4]  ( .D(
        \iso14443a_inst/part2/tx_inst/bc_inst/N23 ), .C(n3128), .RN(n2969), 
        .Q(\iso14443a_inst/part2/tx_inst/bc_inst/count [4]) );
  DFRRQHDLLX0 \iso14443a_inst/part2/tx_inst/bc_inst/count_reg[5]  ( .D(
        \iso14443a_inst/part2/tx_inst/bc_inst/N24 ), .C(n3128), .RN(n2969), 
        .Q(\iso14443a_inst/part2/tx_inst/bc_inst/count [5]) );
  DFRRQHDLLX0 \iso14443a_inst/part2/tx_inst/bc_inst/count_reg[6]  ( .D(
        \iso14443a_inst/part2/tx_inst/bc_inst/N25 ), .C(n3128), .RN(n2969), 
        .Q(\iso14443a_inst/part2/tx_inst/bc_inst/count [6]) );
  DFRRQHDLLX0 \iso14443a_inst/part3/framing_inst/fdt_inst/trigger_reg  ( .D(
        \iso14443a_inst/part3/framing_inst/fdt_inst/N31 ), .C(n3476), .RN(
        n2976), .Q(\iso14443a_inst/part3/framing_inst/fdt_trigger ) );
  DFRRQHDLLX0 \iso14443a_inst/part2/tx_inst/bc_inst/encoded_data_reg  ( .D(
        n1801), .C(n3531), .RN(n2969), .Q(
        \iso14443a_inst/part2/tx_inst/encoded_data ) );
  DFRRQHDLLX0 \iso14443a_inst/part3/framing_inst/fe_inst/in_iface_req_reg  ( 
        .D(\iso14443a_inst/part3/framing_inst/fe_inst/N60 ), .C(n3483), .RN(
        n2976), .Q(\iso14443a_inst/part3/framing_inst/tx_iface_bits.req ) );
  DFRRQHDLLX0 \iso14443a_inst/part2/sd_inst/detected_soc_reg  ( .D(
        \iso14443a_inst/part2/sd_inst/N73 ), .C(n3476), .RN(n2976), .Q(
        \iso14443a_inst/part2/sd_inst/detected_soc ) );
  DFRRQHDLLX0 \iso14443a_inst/part2/sd_inst/seq_valid_reg  ( .D(
        \iso14443a_inst/part2/sd_inst/N72 ), .C(n3476), .RN(n2976), .Q(
        \iso14443a_inst/part2/sd_inst/seq_valid ) );
  DFRRQHDLLX0 \iso14443a_inst/part2/sd_inst/out_iface_error_reg  ( .D(
        \iso14443a_inst/part2/sd_inst/N102 ), .C(clk), .RN(n2969), .Q(
        \iso14443a_inst/part2_to_part3_rx_iface.error ) );
  DFRRQHDLLX0 \iso14443a_inst/part2/sd_inst/out_iface_eoc_reg  ( .D(
        \iso14443a_inst/part2/sd_inst/N101 ), .C(clk), .RN(n2969), .Q(
        \iso14443a_inst/part2_to_part3_rx_iface.eoc ) );
  DFRRQHDLLX0 \iso14443a_inst/part3/framing_inst/fd_inst/out_iface_eoc_reg  ( 
        .D(\iso14443a_inst/part2_to_part3_rx_iface.eoc ), .C(clk), .RN(n2969), 
        .Q(\iso14443a_inst/part3/rx_iface_bits_to_init.eoc ) );
  DFRRQHDLLX0 \iso14443a_inst/part3/framing_inst/ds_inst/out_iface_eoc_reg  ( 
        .D(\iso14443a_inst/part3/rx_iface_bits_to_init.eoc ), .C(n3518), .RN(
        n2972), .Q(\iso14443a_inst/part3/rx_iface_bytes_to_routing.eoc ) );
  DFRRQHDLLX0 \iso14443a_inst/part2/sd_inst/out_iface_data_valid_reg  ( .D(
        \iso14443a_inst/part2/sd_inst/N98 ), .C(n3483), .RN(n2976), .Q(
        \iso14443a_inst/part2_to_part3_rx_iface.data_valid ) );
  DFRRQHDLLX0 \iso14443a_inst/part2/sd_inst/in_frame_reg  ( .D(n1796), .C(
        n3476), .RN(n2976), .Q(\iso14443a_inst/part2/sd_inst/in_frame ) );
  DFRRQHDLLX0 \iso14443a_inst/part2/sd_inst/out_iface_soc_reg  ( .D(
        \iso14443a_inst/part2/sd_inst/N99 ), .C(n3483), .RN(n2976), .Q(
        \iso14443a_inst/part3/rx_iface_bytes_to_routing.soc ) );
  DFRRQHDLLX0 \iso14443a_inst/part3/framing_inst/fd_inst/out_iface_error_reg  ( 
        .D(\iso14443a_inst/part3/framing_inst/fd_inst/N55 ), .C(n3505), .RN(
        n2972), .Q(\iso14443a_inst/part3/rx_iface_bits_to_init.error ) );
  DFRRQHDLLX0 \iso14443a_inst/part3/framing_inst/ds_inst/out_iface_error_reg  ( 
        .D(\iso14443a_inst/part3/rx_iface_bits_to_init.error ), .C(n3505), 
        .RN(n2972), .Q(\iso14443a_inst/part3/rx_iface_bytes_to_routing.error )
         );
  DFRRQHDLLX0 \iso14443a_inst/part3/framing_inst/fd_inst/out_iface_data_valid_reg  ( 
        .D(\iso14443a_inst/part3/framing_inst/fd_inst/N50 ), .C(clk), .RN(
        n2972), .Q(\iso14443a_inst/part3/rx_iface_bits_to_init.data_valid ) );
  DFRRQHDLLX0 \iso14443a_inst/part3/framing_inst/ds_inst/out_iface_data_valid_reg  ( 
        .D(\iso14443a_inst/part3/framing_inst/ds_inst/N48 ), .C(n3518), .RN(
        n2972), .Q(\iso14443a_inst/part3/rx_iface_bytes_to_routing.data_valid ) );
  DFRRQHDLLX0 \iso14443a_inst/part3/framing_inst/fd_inst/next_bit_is_parity_reg  ( 
        .D(n1789), .C(clk), .RN(n2972), .Q(
        \iso14443a_inst/part3/framing_inst/fd_inst/next_bit_is_parity ) );
  DFRRQHDLLX0 \iso14443a_inst/part3/framing_inst/fd_inst/last_bit_reg  ( .D(
        n1784), .C(n3505), .RN(n2972), .Q(
        \iso14443a_inst/part3/framing_inst/last_rx_bit ) );
  DFRRQHDLLX0 \iso14443a_inst/part4/app_resend_last_reg  ( .D(
        \iso14443a_inst/part4/N186 ), .C(n3463), .RN(n2973), .Q(
        app_resend_last) );
  DFRRQHDLLX0 \adapter_inst/cached_adc_value_reg[0]  ( .D(
        \adapter_inst/signal_control_adc_value [0]), .C(n3367), .RN(n2971), 
        .Q(\adapter_inst/get_result_reply_args[adc_value][8] ) );
  DFRRQHDLLX0 \adapter_inst/cached_adc_value_reg[1]  ( .D(
        \adapter_inst/signal_control_adc_value [1]), .C(n3367), .RN(n2975), 
        .Q(\adapter_inst/get_result_reply_args[adc_value][9] ) );
  DFRRQHDLLX0 \adapter_inst/cached_adc_value_reg[2]  ( .D(
        \adapter_inst/signal_control_adc_value [2]), .C(n3367), .RN(n2971), 
        .Q(\adapter_inst/get_result_reply_args[adc_value][10] ) );
  DFRRQHDLLX0 \adapter_inst/cached_adc_value_reg[3]  ( .D(
        \adapter_inst/signal_control_adc_value [3]), .C(n3367), .RN(n2975), 
        .Q(\adapter_inst/get_result_reply_args[adc_value][11] ) );
  DFRRQHDLLX0 \adapter_inst/cached_adc_value_reg[4]  ( .D(
        \adapter_inst/signal_control_adc_value [4]), .C(n3367), .RN(n2971), 
        .Q(\adapter_inst/get_result_reply_args[adc_value][12] ) );
  DFRRQHDLLX0 \adapter_inst/cached_adc_value_reg[5]  ( .D(
        \adapter_inst/signal_control_adc_value [5]), .C(n3367), .RN(n2975), 
        .Q(\adapter_inst/get_result_reply_args[adc_value][13] ) );
  DFRRQHDLLX0 \adapter_inst/cached_adc_value_reg[6]  ( .D(
        \adapter_inst/signal_control_adc_value [6]), .C(n3367), .RN(n2971), 
        .Q(\adapter_inst/get_result_reply_args[adc_value][14] ) );
  DFRRQHDLLX0 \adapter_inst/cached_adc_value_reg[7]  ( .D(
        \adapter_inst/signal_control_adc_value [7]), .C(n3367), .RN(n2971), 
        .Q(\adapter_inst/get_result_reply_args[adc_value][15] ) );
  DFRRQHDLLX0 \adapter_inst/cached_adc_value_reg[8]  ( .D(
        \adapter_inst/signal_control_adc_value [8]), .C(n3367), .RN(n2971), 
        .Q(\adapter_inst/get_result_reply_args[adc_value][0] ) );
  DFRRQHDLLX0 \adapter_inst/cached_adc_value_reg[9]  ( .D(
        \adapter_inst/signal_control_adc_value [9]), .C(n3367), .RN(n2971), 
        .Q(\adapter_inst/get_result_reply_args[adc_value][1] ) );
  DFRRQHDLLX0 \adapter_inst/cached_adc_value_reg[10]  ( .D(
        \adapter_inst/signal_control_adc_value [10]), .C(n3367), .RN(n2975), 
        .Q(\adapter_inst/get_result_reply_args[adc_value][2] ) );
  DFRRQHDLLX0 \adapter_inst/cached_adc_value_reg[11]  ( .D(
        \adapter_inst/signal_control_adc_value [11]), .C(n3367), .RN(n2971), 
        .Q(\adapter_inst/get_result_reply_args[adc_value][3] ) );
  DFRRQHDLLX0 \adapter_inst/cached_adc_value_reg[12]  ( .D(
        \adapter_inst/signal_control_adc_value [12]), .C(n3367), .RN(n2971), 
        .Q(\adapter_inst/get_result_reply_args[adc_value][4] ) );
  DFRRQHDLLX0 \adapter_inst/cached_adc_value_reg[13]  ( .D(
        \adapter_inst/signal_control_adc_value [13]), .C(n3367), .RN(n2971), 
        .Q(\adapter_inst/get_result_reply_args[adc_value][5] ) );
  DFRRQHDLLX0 \adapter_inst/cached_adc_value_reg[14]  ( .D(
        \adapter_inst/signal_control_adc_value [14]), .C(n3367), .RN(n2975), 
        .Q(\adapter_inst/get_result_reply_args[adc_value][6] ) );
  DFRRQHDLLX0 \adapter_inst/cached_adc_value_reg[15]  ( .D(
        \adapter_inst/signal_control_adc_value [15]), .C(n3367), .RN(n2971), 
        .Q(\adapter_inst/get_result_reply_args[adc_value][7] ) );
  DFRRQHDLLX0 \iso14443a_inst/part3/initialisation_inst/state_reg[1]  ( .D(
        n1771), .C(n3505), .RN(n2972), .Q(
        \iso14443a_inst/part3/initialisation_inst/state [1]) );
  DFRRQHDLLX0 \iso14443a_inst/part4/pkt_received_reg  ( .D(
        \iso14443a_inst/part3_to_part4_rx_iface.eoc ), .C(n3463), .RN(n2973), 
        .Q(\iso14443a_inst/part4/pkt_received ) );
  DFRRQHDLLX0 \iso14443a_inst/part4/rx_error_flag_reg  ( .D(n1570), .C(n3463), 
        .RN(n2973), .Q(\iso14443a_inst/part4/rx_error_flag ) );
  DFRRQHDLLX0 \iso14443a_inst/part4/rx_count_reg[0]  ( .D(n1709), .C(n3450), 
        .RN(n2973), .Q(\iso14443a_inst/part4/rx_count [0]) );
  DFRRQHDLLX0 \iso14443a_inst/part4/rx_count_reg[1]  ( .D(n1708), .C(n3463), 
        .RN(n2973), .Q(\iso14443a_inst/part4/rx_count [1]) );
  DFRRQHDLLX0 \iso14443a_inst/part4/rx_count_reg[2]  ( .D(n1707), .C(n3450), 
        .RN(n2973), .Q(\iso14443a_inst/part4/rx_count [2]) );
  DFRRQHDLLX0 \iso14443a_inst/part3/initialisation_inst/state_reg[0]  ( .D(
        n1769), .C(n3505), .RN(n2972), .Q(
        \iso14443a_inst/part3/initialisation_inst/state [0]) );
  DFRRQHDLLX0 \iso14443a_inst/part3/framing_inst/s_inst/in_iface_req_reg  ( 
        .D(\iso14443a_inst/part3/framing_inst/s_inst/N38 ), .C(n3518), .RN(
        n2972), .Q(\iso14443a_inst/part3/tx_iface_from_routing.req ) );
  DFRRQHDLLX0 \iso14443a_inst/part3/initialisation_inst/pkt_received_reg  ( 
        .D(\iso14443a_inst/part3/rx_iface_bytes_to_init.eoc ), .C(n3518), .RN(
        n2972), .Q(\iso14443a_inst/part3/initialisation_inst/pkt_received ) );
  DFRRQHDLLX0 \iso14443a_inst/part3/initialisation_inst/rx_count_reg[2]  ( .D(
        n1721), .C(n3518), .RN(n2972), .Q(
        \iso14443a_inst/part3/initialisation_inst/rx_count [2]) );
  DFRRQHDLLX0 \iso14443a_inst/part3/initialisation_inst/rx_count_reg[0]  ( .D(
        n1723), .C(n3518), .RN(n2972), .Q(
        \iso14443a_inst/part3/initialisation_inst/rx_count [0]) );
  DFRRQHDLLX0 \iso14443a_inst/part3/initialisation_inst/rx_count_reg[1]  ( .D(
        n1722), .C(n3518), .RN(n2972), .Q(
        \iso14443a_inst/part3/initialisation_inst/rx_count [1]) );
  DFRRQHDLLX0 \iso14443a_inst/part3/initialisation_inst/rx_error_flag_reg  ( 
        .D(n1711), .C(n3518), .RN(n2972), .Q(
        \iso14443a_inst/part3/initialisation_inst/rx_error_flag ) );
  DFRRQHDLLX0 \iso14443a_inst/part3/framing_inst/crc_inst/crc_type_reg  ( .D(
        n1373), .C(n3483), .RN(n2976), .Q(
        \iso14443a_inst/part3/framing_inst/crc_inst/crc_type ) );
  DFRRQHDLLX0 \iso14443a_inst/part3/framing_inst/crc_inst/crc_sample_reg  ( 
        .D(\iso14443a_inst/part3/framing_inst/crc_inst/N8 ), .C(n3483), .RN(
        n2976), .Q(\iso14443a_inst/part3/framing_inst/crc_inst/crc_sample ) );
  DFRRQHDLLX0 \iso14443a_inst/part3/framing_inst/crc_inst/crc_start_reg  ( .D(
        \iso14443a_inst/part3/framing_inst/crc_inst/N5 ), .C(n3483), .RN(n2976), .Q(\iso14443a_inst/part3/framing_inst/crc_inst/crc_start ) );
  DFRRQHDLLX0 \iso14443a_inst/part4/app_tx_iface_req_reg  ( .D(
        \iso14443a_inst/part4/N229 ), .C(n3551), .RN(n2975), .Q(
        \app_tx_iface.req ) );
  DFRRQHDLLX0 \iso14443a_inst/part4/rx_deselect_reg  ( .D(
        \iso14443a_inst/part4/N225 ), .C(n3505), .RN(n2972), .Q(
        \iso14443a_inst/part4_deselect ) );
  DFRRQHDLLX0 \iso14443a_inst/part3/initialisation_inst/state_star_reg  ( .D(
        n1770), .C(n3505), .RN(n2972), .Q(
        \iso14443a_inst/part3/initialisation_inst/state_star ) );
  DFRRQHDLLX0 \iso14443a_inst/part4/app_rx_iface_soc_reg  ( .D(
        \iso14443a_inst/part4/N130 ), .C(n3463), .RN(n2973), .Q(
        \app_rx_iface.soc ) );
  DFRRQHDLLX0 \iso14443a_inst/part4/forward_to_app_reg  ( .D(n1710), .C(n3463), 
        .RN(n2973), .Q(\iso14443a_inst/part4/forward_to_app ) );
  DFRRQHDLLX0 \iso14443a_inst/part4/app_rx_iface_eoc_reg  ( .D(
        \iso14443a_inst/part4/N55 ), .C(n3463), .RN(n2973), .Q(
        \app_rx_iface.eoc ) );
  DFRRQHDLLX0 \iso14443a_inst/part4/app_rx_iface_data_valid_reg  ( .D(
        \iso14443a_inst/part4/N120 ), .C(n3450), .RN(n2973), .Q(
        \app_rx_iface.data_valid ) );
  DFRRQHDLLX0 \adapter_inst/rx_count_reg[0]  ( .D(n1682), .C(n3450), .RN(n2973), .Q(\adapter_inst/rx_count [0]) );
  DFRRQHDLLX0 \adapter_inst/rx_count_reg[4]  ( .D(n1681), .C(clk), .RN(n2973), 
        .Q(\adapter_inst/rx_count [4]) );
  DFRRQHDLLX0 \adapter_inst/rx_count_reg[3]  ( .D(n1680), .C(clk), .RN(n2973), 
        .Q(\adapter_inst/rx_count [3]) );
  DFRRQHDLLX0 \adapter_inst/rx_count_reg[2]  ( .D(n1679), .C(n3450), .RN(n2973), .Q(\adapter_inst/rx_count [2]) );
  DFRRQHDLLX0 \adapter_inst/rx_count_reg[1]  ( .D(n1678), .C(n3450), .RN(n2973), .Q(\adapter_inst/rx_count [1]) );
  DFRRQHDLLX0 \adapter_inst/reply_cmd_reg[0]  ( .D(n3321), .C(n3331), .RN(
        n2975), .Q(\adapter_inst/tx_msg[cmd][0] ) );
  DFRRQHDLLX0 \adapter_inst/reply_cmd_reg[1]  ( .D(n3322), .C(n3331), .RN(
        n2975), .Q(\adapter_inst/tx_msg[cmd][1] ) );
  DFRRQHDLLX0 \adapter_inst/reply_cmd_reg[2]  ( .D(n3323), .C(n3331), .RN(
        n2965), .Q(\adapter_inst/tx_msg[cmd][2] ) );
  DFRRQHDLLX0 \adapter_inst/reply_cmd_reg[3]  ( .D(n3324), .C(n3331), .RN(
        n2965), .Q(\adapter_inst/tx_msg[cmd][3] ) );
  DFRRQHDLLX0 \adapter_inst/reply_cmd_reg[4]  ( .D(n3325), .C(n3331), .RN(
        n2965), .Q(\adapter_inst/tx_msg[cmd][4] ) );
  DFRRQHDLLX0 \adapter_inst/reply_cmd_reg[5]  ( .D(n3326), .C(n3331), .RN(
        n2965), .Q(\adapter_inst/tx_msg[cmd][5] ) );
  DFRRQHDLLX0 \adapter_inst/reply_cmd_reg[6]  ( .D(n3327), .C(n3331), .RN(
        n2965), .Q(\adapter_inst/tx_msg[cmd][6] ) );
  DFRRQHDLLX0 \adapter_inst/reply_cmd_reg[7]  ( .D(n3328), .C(n3331), .RN(
        n2968), .Q(\adapter_inst/tx_msg[cmd][7] ) );
  DFRRQHDLLX0 \adapter_inst/signal_control_inst/cached_adc_conversion_complete_reg  ( 
        .D(n1445), .C(clk), .RN(n2968), .Q(
        \adapter_inst/signal_control_conversion_complete ) );
  DFRRQHDLLX0 \adapter_inst/signal_control_result_read_reg  ( .D(
        \adapter_inst/N216 ), .C(clk), .RN(n2968), .Q(
        \adapter_inst/signal_control_result_read ) );
  DFRRQHDLLX0 \adapter_inst/signal_control_inst/unexpected_pause_reg  ( .D(
        n1444), .C(n3131), .RN(n2968), .Q(
        \adapter_inst/signal_control_unexpected_pause ) );
  DFRRQHDLLX0 \adapter_inst/signal_control_inst/state_reg[0]  ( .D(n1443), .C(
        n3131), .RN(n2968), .Q(\adapter_inst/signal_control_inst/state [0]) );
  DFRRQHDLLX0 \adapter_inst/signal_control_inst/state_reg[2]  ( .D(n1442), .C(
        clk), .RN(n2968), .Q(\adapter_inst/signal_control_inst/state [2]) );
  DFRRQHDLLX0 \adapter_inst/signal_control_inst/state_reg[1]  ( .D(n1441), .C(
        n3131), .RN(n2968), .Q(\adapter_inst/signal_control_inst/state [1]) );
  DFRRQHDLLX0 \adapter_inst/signal_control_inst/counter_reg[0]  ( .D(n1559), 
        .C(clk), .RN(n2968), .Q(\adapter_inst/signal_control_inst/counter [0])
         );
  DFRRQHDLLX0 \adapter_inst/signal_control_inst/counter_reg[24]  ( .D(n1558), 
        .C(n3144), .RN(n2968), .Q(
        \adapter_inst/signal_control_inst/counter [24]) );
  DFRRQHDLLX0 \adapter_inst/signal_control_inst/counter_reg[23]  ( .D(n1557), 
        .C(n3144), .RN(n2970), .Q(
        \adapter_inst/signal_control_inst/counter [23]) );
  DFRRQHDLLX0 \adapter_inst/signal_control_inst/counter_reg[22]  ( .D(n1556), 
        .C(n3144), .RN(n2968), .Q(
        \adapter_inst/signal_control_inst/counter [22]) );
  DFRRQHDLLX0 \adapter_inst/signal_control_inst/counter_reg[21]  ( .D(n1555), 
        .C(n3144), .RN(n2970), .Q(
        \adapter_inst/signal_control_inst/counter [21]) );
  DFRRQHDLLX0 \adapter_inst/signal_control_inst/counter_reg[20]  ( .D(n1554), 
        .C(n3144), .RN(n2968), .Q(
        \adapter_inst/signal_control_inst/counter [20]) );
  DFRRQHDLLX0 \adapter_inst/signal_control_inst/counter_reg[19]  ( .D(n1553), 
        .C(n3144), .RN(n2970), .Q(
        \adapter_inst/signal_control_inst/counter [19]) );
  DFRRQHDLLX0 \adapter_inst/signal_control_inst/counter_reg[18]  ( .D(n1552), 
        .C(n3144), .RN(n2970), .Q(
        \adapter_inst/signal_control_inst/counter [18]) );
  DFRRQHDLLX0 \adapter_inst/signal_control_inst/counter_reg[17]  ( .D(n1551), 
        .C(n3144), .RN(n2970), .Q(
        \adapter_inst/signal_control_inst/counter [17]) );
  DFRRQHDLLX0 \adapter_inst/signal_control_inst/counter_reg[16]  ( .D(n1550), 
        .C(n3144), .RN(n2970), .Q(
        \adapter_inst/signal_control_inst/counter [16]) );
  DFRRQHDLLX0 \adapter_inst/signal_control_inst/counter_reg[15]  ( .D(n1549), 
        .C(n3144), .RN(n2970), .Q(
        \adapter_inst/signal_control_inst/counter [15]) );
  DFRRQHDLLX0 \adapter_inst/signal_control_inst/counter_reg[14]  ( .D(n1548), 
        .C(n3144), .RN(n2970), .Q(
        \adapter_inst/signal_control_inst/counter [14]) );
  DFRRQHDLLX0 \adapter_inst/signal_control_inst/counter_reg[1]  ( .D(n1547), 
        .C(n3144), .RN(n2970), .Q(
        \adapter_inst/signal_control_inst/counter [1]) );
  DFRRQHDLLX0 \adapter_inst/signal_control_inst/counter_reg[13]  ( .D(n1546), 
        .C(n3144), .RN(n2970), .Q(
        \adapter_inst/signal_control_inst/counter [13]) );
  DFRRQHDLLX0 \adapter_inst/signal_control_inst/counter_reg[12]  ( .D(n1545), 
        .C(n3144), .RN(n2970), .Q(
        \adapter_inst/signal_control_inst/counter [12]) );
  DFRRQHDLLX0 \adapter_inst/signal_control_inst/counter_reg[11]  ( .D(n1544), 
        .C(n3144), .RN(n2970), .Q(
        \adapter_inst/signal_control_inst/counter [11]) );
  DFRRQHDLLX0 \adapter_inst/signal_control_inst/counter_reg[10]  ( .D(n1543), 
        .C(n3144), .RN(n2970), .Q(
        \adapter_inst/signal_control_inst/counter [10]) );
  DFRRQHDLLX0 \adapter_inst/signal_control_inst/counter_reg[9]  ( .D(n1542), 
        .C(n3144), .RN(n2970), .Q(
        \adapter_inst/signal_control_inst/counter [9]) );
  DFRRQHDLLX0 \adapter_inst/signal_control_inst/counter_reg[8]  ( .D(n1541), 
        .C(n3144), .RN(n2970), .Q(
        \adapter_inst/signal_control_inst/counter [8]) );
  DFRRQHDLLX0 \adapter_inst/signal_control_inst/counter_reg[7]  ( .D(n1540), 
        .C(n3144), .RN(n2970), .Q(
        \adapter_inst/signal_control_inst/counter [7]) );
  DFRRQHDLLX0 \adapter_inst/signal_control_inst/counter_reg[6]  ( .D(n1539), 
        .C(n3144), .RN(n2970), .Q(
        \adapter_inst/signal_control_inst/counter [6]) );
  DFRRQHDLLX0 \adapter_inst/signal_control_inst/counter_reg[5]  ( .D(n1538), 
        .C(n3144), .RN(n2970), .Q(
        \adapter_inst/signal_control_inst/counter [5]) );
  DFRRQHDLLX0 \adapter_inst/signal_control_inst/counter_reg[4]  ( .D(n1537), 
        .C(n3144), .RN(n2970), .Q(
        \adapter_inst/signal_control_inst/counter [4]) );
  DFRRQHDLLX0 \adapter_inst/signal_control_inst/counter_reg[3]  ( .D(n1536), 
        .C(n3144), .RN(n2970), .Q(
        \adapter_inst/signal_control_inst/counter [3]) );
  DFRRQHDLLX0 \adapter_inst/signal_control_inst/counter_reg[2]  ( .D(n1535), 
        .C(n3144), .RN(n2970), .Q(
        \adapter_inst/signal_control_inst/counter [2]) );
  DFRRQHDLLX0 \adapter_inst/status_flags_reg[conv_complete]  ( .D(n3329), .C(
        n3331), .RN(n2971), .Q(
        \adapter_inst/status_reply_args[flags][conv_complete] ) );
  DFRRQHDLLX0 \adapter_inst/status_flags_reg[already_busy]  ( .D(n3330), .C(
        n3331), .RN(n2971), .Q(
        \adapter_inst/status_reply_args[flags][already_busy] ) );
  DFRRQHDLLX0 \adapter_inst/status_flags_reg[error]  ( .D(n2616), .C(n3331), 
        .RN(n2971), .Q(\adapter_inst/status_reply_args[flags][error] ) );
  DFRRQHDLLX0 \iso14443a_inst/part4/app_rx_iface_error_reg  ( .D(
        \iso14443a_inst/part4/N115 ), .C(n3463), .RN(n2973), .Q(
        \app_rx_iface.error ) );
  DFRRQHDLLX0 \adapter_inst/rx_error_flag_reg  ( .D(n1560), .C(n3450), .RN(
        n2973), .Q(\adapter_inst/rx_error_flag ) );
  DFRRQHDLLX0 \adapter_inst/last_rx_had_invalid_magic_reg  ( .D(n1428), .C(
        n3450), .RN(n2973), .Q(\adapter_inst/last_rx_had_invalid_magic ) );
  DFRRQHDLLX0 \adapter_inst/send_reply_reg  ( .D(\adapter_inst/N214 ), .C(
        n3551), .RN(n2975), .Q(\adapter_inst/send_reply ) );
  DFRRQHDLLX0 \adapter_inst/tx_iface_data_valid_reg  ( .D(n1411), .C(n3434), 
        .RN(n2971), .Q(\app_tx_iface.data_valid ) );
  DFRRQHDLLX0 \adapter_inst/tx_idx_reg[0]  ( .D(n1410), .C(n3434), .RN(n2971), 
        .Q(\adapter_inst/tx_idx [0]) );
  DFRRQHDLLX0 \adapter_inst/tx_idx_reg[3]  ( .D(n1409), .C(n3434), .RN(n2971), 
        .Q(\adapter_inst/tx_idx [3]) );
  DFRRQHDLLX0 \adapter_inst/tx_idx_reg[2]  ( .D(n1408), .C(n3434), .RN(n2971), 
        .Q(\adapter_inst/tx_idx [2]) );
  DFRRQHDLLX0 \adapter_inst/tx_idx_reg[1]  ( .D(n1407), .C(n3434), .RN(n2971), 
        .Q(\adapter_inst/tx_idx [1]) );
  DFRRQHDLLX0 \iso14443a_inst/part4/tx_iface_data_valid_reg  ( .D(n1406), .C(
        n3551), .RN(n2975), .Q(
        \iso14443a_inst/part4_to_part3_tx_iface.data_valid ) );
  DFRRQHDLLX0 \iso14443a_inst/part4/forward_from_app_reg  ( .D(n1372), .C(
        n3551), .RN(n2975), .Q(\iso14443a_inst/part4/forward_from_app ) );
  DFRRSQHDLLX0 \pause_n_latch_sync/pause_n_latched_reg  ( .D(n1359), .C(clk), 
        .RN(n2965), .SN(pause_n_async), .Q(n1358) );
  DFRRQHDLLX0 \iso14443a_inst/part2/tx_inst/state_reg[0]  ( .D(n1357), .C(
        n3531), .RN(n2969), .Q(\iso14443a_inst/part2/tx_inst/state [0]) );
  DFRRQHDLLX0 \iso14443a_inst/part2/tx_inst/state_reg[1]  ( .D(n1356), .C(
        n3531), .RN(n2969), .Q(\iso14443a_inst/part2/tx_inst/state [1]) );
  DFRRQHDLLX0 \iso14443a_inst/part3/framing_inst/fe_inst/state_reg[0]  ( .D(
        n1355), .C(clk), .RN(n2969), .Q(
        \iso14443a_inst/part3/framing_inst/fe_inst/state [0]) );
  DFRRQHDLLX0 \iso14443a_inst/part3/framing_inst/fe_inst/state_reg[1]  ( .D(
        n1354), .C(n3483), .RN(n2976), .Q(
        \iso14443a_inst/part3/framing_inst/fe_inst/state [1]) );
  DFRRQHDLLX0 \iso14443a_inst/part3/framing_inst/fe_inst/state_reg[2]  ( .D(
        n1353), .C(clk), .RN(n2969), .Q(
        \iso14443a_inst/part3/framing_inst/fe_inst/state [2]) );
  DFRRQHDLLX0 \iso14443a_inst/part3/framing_inst/fe_inst/out_iface_data_valid_reg  ( 
        .D(n1352), .C(n3483), .RN(n2976), .Q(
        \iso14443a_inst/part3_to_part2_tx_iface.data_valid ) );
  DFRRQHDLLX0 \iso14443a_inst/part3/initialisation_inst/tx_iface_data_valid_reg  ( 
        .D(n1351), .C(n3505), .RN(n2972), .Q(
        \iso14443a_inst/part3/tx_iface_from_init.data_valid ) );
  DFRRQHDLLX0 \adapter_inst/signal_control_inst/cached_adc_value_reg[0]  ( .D(
        adc_value[0]), .C(n3369), .RN(n2978), .Q(
        \adapter_inst/signal_control_adc_value [0]) );
  DFRRQHDLLX0 \adapter_inst/signal_control_inst/cached_adc_value_reg[1]  ( .D(
        adc_value[1]), .C(n3369), .RN(n2975), .Q(
        \adapter_inst/signal_control_adc_value [1]) );
  DFRRQHDLLX0 \adapter_inst/signal_control_inst/cached_adc_value_reg[2]  ( .D(
        adc_value[2]), .C(n3369), .RN(n2971), .Q(
        \adapter_inst/signal_control_adc_value [2]) );
  DFRRQHDLLX0 \adapter_inst/signal_control_inst/cached_adc_value_reg[3]  ( .D(
        adc_value[3]), .C(n3369), .RN(n2975), .Q(
        \adapter_inst/signal_control_adc_value [3]) );
  DFRRQHDLLX0 \adapter_inst/signal_control_inst/cached_adc_value_reg[4]  ( .D(
        adc_value[4]), .C(n3369), .RN(n2971), .Q(
        \adapter_inst/signal_control_adc_value [4]) );
  DFRRQHDLLX0 \adapter_inst/signal_control_inst/cached_adc_value_reg[5]  ( .D(
        adc_value[5]), .C(n3369), .RN(n2975), .Q(
        \adapter_inst/signal_control_adc_value [5]) );
  DFRRQHDLLX0 \adapter_inst/signal_control_inst/cached_adc_value_reg[6]  ( .D(
        adc_value[6]), .C(n3369), .RN(n2975), .Q(
        \adapter_inst/signal_control_adc_value [6]) );
  DFRRQHDLLX0 \adapter_inst/signal_control_inst/cached_adc_value_reg[7]  ( .D(
        adc_value[7]), .C(n3369), .RN(n2971), .Q(
        \adapter_inst/signal_control_adc_value [7]) );
  DFRRQHDLLX0 \adapter_inst/signal_control_inst/cached_adc_value_reg[8]  ( .D(
        adc_value[8]), .C(n3369), .RN(n2971), .Q(
        \adapter_inst/signal_control_adc_value [8]) );
  DFRRQHDLLX0 \adapter_inst/signal_control_inst/cached_adc_value_reg[9]  ( .D(
        adc_value[9]), .C(n3369), .RN(n2971), .Q(
        \adapter_inst/signal_control_adc_value [9]) );
  DFRRQHDLLX0 \adapter_inst/signal_control_inst/cached_adc_value_reg[10]  ( 
        .D(adc_value[10]), .C(n3369), .RN(n2975), .Q(
        \adapter_inst/signal_control_adc_value [10]) );
  DFRRQHDLLX0 \adapter_inst/signal_control_inst/cached_adc_value_reg[11]  ( 
        .D(adc_value[11]), .C(n3369), .RN(n2971), .Q(
        \adapter_inst/signal_control_adc_value [11]) );
  DFRRQHDLLX0 \adapter_inst/signal_control_inst/cached_adc_value_reg[12]  ( 
        .D(adc_value[12]), .C(n3369), .RN(n2971), .Q(
        \adapter_inst/signal_control_adc_value [12]) );
  DFRRQHDLLX0 \adapter_inst/signal_control_inst/cached_adc_value_reg[13]  ( 
        .D(adc_value[13]), .C(n3369), .RN(n2971), .Q(
        \adapter_inst/signal_control_adc_value [13]) );
  DFRRQHDLLX0 \adapter_inst/signal_control_inst/cached_adc_value_reg[14]  ( 
        .D(adc_value[14]), .C(n3369), .RN(n2975), .Q(
        \adapter_inst/signal_control_adc_value [14]) );
  DFRRQHDLLX0 \adapter_inst/signal_control_inst/cached_adc_value_reg[15]  ( 
        .D(adc_value[15]), .C(n3369), .RN(n2971), .Q(
        \adapter_inst/signal_control_adc_value [15]) );
  DFRRQHDLLX0 \iso14443a_inst/part3/framing_inst/fdt_inst/seen_pause_reg  ( 
        .D(n1334), .C(n3134), .RN(n2978), .Q(
        \iso14443a_inst/part3/framing_inst/fdt_inst/seen_pause ) );
  DFRRQHDLLX0 \iso14443a_inst/part3/framing_inst/fdt_inst/count_reg[0]  ( .D(
        n1333), .C(clk), .RN(n2978), .Q(
        \iso14443a_inst/part3/framing_inst/fdt_inst/count [0]) );
  DFRRQHDLLX0 \iso14443a_inst/part3/framing_inst/fdt_inst/count_reg[1]  ( .D(
        n1332), .C(clk), .RN(n2978), .Q(
        \iso14443a_inst/part3/framing_inst/fdt_inst/count [1]) );
  DFRRQHDLLX0 \iso14443a_inst/part3/framing_inst/fdt_inst/count_reg[2]  ( .D(
        n1331), .C(n3134), .RN(n2978), .Q(
        \iso14443a_inst/part3/framing_inst/fdt_inst/count [2]) );
  DFRRQHDLLX0 \iso14443a_inst/part3/framing_inst/fdt_inst/count_reg[3]  ( .D(
        n1330), .C(n3134), .RN(n2978), .Q(
        \iso14443a_inst/part3/framing_inst/fdt_inst/count [3]) );
  DFRRQHDLLX0 \iso14443a_inst/part3/framing_inst/fdt_inst/count_reg[4]  ( .D(
        n1329), .C(n3134), .RN(n2978), .Q(
        \iso14443a_inst/part3/framing_inst/fdt_inst/count [4]) );
  DFRRQHDLLX0 \iso14443a_inst/part3/framing_inst/fdt_inst/count_reg[5]  ( .D(
        n1328), .C(n3134), .RN(n2978), .Q(
        \iso14443a_inst/part3/framing_inst/fdt_inst/count [5]) );
  DFRRQHDLLX0 \iso14443a_inst/part3/framing_inst/fdt_inst/count_reg[6]  ( .D(
        n1327), .C(n3134), .RN(n2978), .Q(
        \iso14443a_inst/part3/framing_inst/fdt_inst/count [6]) );
  DFRRQHDLLX0 \iso14443a_inst/part3/framing_inst/fdt_inst/count_reg[7]  ( .D(
        n1326), .C(n3134), .RN(n2978), .Q(
        \iso14443a_inst/part3/framing_inst/fdt_inst/count [7]) );
  DFRRQHDLLX0 \iso14443a_inst/part3/framing_inst/fdt_inst/count_reg[8]  ( .D(
        n1325), .C(n3134), .RN(n2978), .Q(
        \iso14443a_inst/part3/framing_inst/fdt_inst/count [8]) );
  DFRRQHDLLX0 \iso14443a_inst/part3/framing_inst/fdt_inst/count_reg[9]  ( .D(
        n1324), .C(n3134), .RN(n2978), .Q(
        \iso14443a_inst/part3/framing_inst/fdt_inst/count [9]) );
  DFRRQHDLLX0 \iso14443a_inst/part3/framing_inst/fdt_inst/count_reg[10]  ( .D(
        n1323), .C(n3134), .RN(n2978), .Q(
        \iso14443a_inst/part3/framing_inst/fdt_inst/count [10]) );
  DFRRQHDLLX0 \iso14443a_inst/part3/framing_inst/crc_inst/crc_a_inst/lfsr_reg[5]  ( 
        .D(n3371), .C(n3387), .RN(n2976), .Q(
        \iso14443a_inst/part3/framing_inst/crc [10]) );
  DFRRQHDLLX0 \iso14443a_inst/part3/framing_inst/crc_inst/crc_a_inst/lfsr_reg[0]  ( 
        .D(n2814), .C(n3387), .RN(n2976), .Q(
        \iso14443a_inst/part3/framing_inst/crc [15]) );
  DFRRQHDLLX0 \iso14443a_inst/part3/framing_inst/crc_inst/crc_a_inst/lfsr_reg[3]  ( 
        .D(n3372), .C(n3387), .RN(n2969), .Q(
        \iso14443a_inst/part3/framing_inst/crc [12]) );
  DFRRQHDLLX0 \iso14443a_inst/part3/framing_inst/crc_inst/crc_a_inst/lfsr_reg[4]  ( 
        .D(n3373), .C(n3387), .RN(n2969), .Q(
        \iso14443a_inst/part3/framing_inst/crc [11]) );
  DFRRQHDLLX0 \iso14443a_inst/part3/framing_inst/crc_inst/crc_a_inst/lfsr_reg[8]  ( 
        .D(n3374), .C(n3387), .RN(n2969), .Q(
        \iso14443a_inst/part3/framing_inst/crc [7]) );
  DFRRQHDLLX0 \iso14443a_inst/part3/framing_inst/crc_inst/crc_a_inst/lfsr_reg[11]  ( 
        .D(n3375), .C(n3387), .RN(n2969), .Q(
        \iso14443a_inst/part3/framing_inst/crc [4]) );
  DFRRQHDLLX0 \iso14443a_inst/part3/framing_inst/crc_inst/crc_a_inst/lfsr_reg[12]  ( 
        .D(n3376), .C(n3387), .RN(n2969), .Q(
        \iso14443a_inst/part3/framing_inst/crc [3]) );
  DFRRQHDLLX0 \iso14443a_inst/part3/framing_inst/crc_inst/crc_a_inst/lfsr_reg[13]  ( 
        .D(n3378), .C(n3387), .RN(n2969), .Q(
        \iso14443a_inst/part3/framing_inst/crc [2]) );
  DFRRQHDLLX0 \iso14443a_inst/part4/allow_pps_reg  ( .D(n1314), .C(clk), .RN(
        n2965), .Q(\iso14443a_inst/part4/allow_pps ) );
  DFRSQHDLLX0 \pause_n_latch_sync/sync_inst/tmp_reg[0]  ( .D(
        \pause_n_latch_sync/pause_n_latched ), .C(n3427), .SN(n2965), .Q(
        \pause_n_latch_sync/sync_inst/tmp[0] ) );
  DFRQHDLLX0 \iso14443a_inst/part3/framing_inst/fd_inst/bit_count_reg[2]  ( 
        .D(n1786), .C(n3169), .Q(
        \iso14443a_inst/part3/framing_inst/fd_inst/bit_count [2]) );
  DFRQHDLLX0 \adapter_inst/rx_buffer_reg[5][1]  ( .D(n3235), .C(n3240), .Q(
        \adapter_inst/set_signal_req_args[sync][9] ) );
  DFRQHDLLX0 \adapter_inst/rx_buffer_reg[5][3]  ( .D(n3236), .C(n3240), .Q(
        \adapter_inst/set_signal_req_args[sync][11] ) );
  DFRQHDLLX0 \adapter_inst/rx_buffer_reg[5][4]  ( .D(n3237), .C(n3240), .Q(
        \adapter_inst/set_signal_req_args[sync][12] ) );
  DFRQHDLLX0 \adapter_inst/rx_buffer_reg[5][6]  ( .D(n3238), .C(n3240), .Q(
        \adapter_inst/set_signal_req_args[sync][14] ) );
  DFRQHDLLX0 \adapter_inst/rx_buffer_reg[5][7]  ( .D(n3239), .C(n3240), .Q(
        \adapter_inst/set_signal_req_args[sync][15] ) );
  DFRQHDLLX0 \adapter_inst/rx_buffer_reg[6][1]  ( .D(n3242), .C(n3245), .Q(
        \adapter_inst/set_signal_req_args[sync][1] ) );
  DFRQHDLLX0 \adapter_inst/rx_buffer_reg[6][3]  ( .D(n3243), .C(n3245), .Q(
        \adapter_inst/set_signal_req_args[sync][3] ) );
  DFRQHDLLX0 \adapter_inst/rx_buffer_reg[6][4]  ( .D(n3244), .C(n3245), .Q(
        \adapter_inst/set_signal_req_args[sync][4] ) );
  DFRQHDLLX0 \iso14443a_inst/part3/initialisation_inst/tx_buffer_reg[1][1]  ( 
        .D(n3272), .C(n3279), .Q(
        \iso14443a_inst/part3/initialisation_inst/tx_buffer[1][1] ) );
  DFRQHDLLX0 \iso14443a_inst/part3/initialisation_inst/tx_buffer_reg[1][3]  ( 
        .D(n3273), .C(n3279), .Q(
        \iso14443a_inst/part3/initialisation_inst/tx_buffer[1][3] ) );
  DFRQHDLLX0 \iso14443a_inst/part3/initialisation_inst/tx_buffer_reg[1][4]  ( 
        .D(n3274), .C(n3279), .Q(
        \iso14443a_inst/part3/initialisation_inst/tx_buffer[1][4] ) );
  DFRQHDLLX0 \iso14443a_inst/part3/framing_inst/fe_inst/cached_crc_reg[14]  ( 
        .D(n3349), .C(n3364), .Q(
        \iso14443a_inst/part3/framing_inst/fe_inst/cached_crc [14]) );
  DFRQHDLLX0 \iso14443a_inst/part3/framing_inst/fe_inst/cached_crc_reg[13]  ( 
        .D(n3350), .C(n3364), .Q(
        \iso14443a_inst/part3/framing_inst/fe_inst/cached_crc [13]) );
  DFRQHDLLX0 \iso14443a_inst/part3/framing_inst/fe_inst/cached_crc_reg[12]  ( 
        .D(n3351), .C(n3364), .Q(
        \iso14443a_inst/part3/framing_inst/fe_inst/cached_crc [12]) );
  DFRQHDLLX0 \iso14443a_inst/part3/framing_inst/fe_inst/cached_crc_reg[11]  ( 
        .D(n3352), .C(n3364), .Q(
        \iso14443a_inst/part3/framing_inst/fe_inst/cached_crc [11]) );
  DFRQHDLLX0 \iso14443a_inst/part3/framing_inst/fe_inst/cached_crc_reg[10]  ( 
        .D(n3353), .C(n3364), .Q(
        \iso14443a_inst/part3/framing_inst/fe_inst/cached_crc [10]) );
  DFRQHDLLX0 \iso14443a_inst/part3/framing_inst/fe_inst/cached_crc_reg[9]  ( 
        .D(n3354), .C(n3364), .Q(
        \iso14443a_inst/part3/framing_inst/fe_inst/cached_crc [9]) );
  DFRQHDLLX0 \iso14443a_inst/part3/framing_inst/fe_inst/cached_crc_reg[8]  ( 
        .D(n3355), .C(n3364), .Q(
        \iso14443a_inst/part3/framing_inst/fe_inst/cached_crc [8]) );
  DFRQHDLLX0 \iso14443a_inst/part3/framing_inst/fe_inst/cached_crc_reg[7]  ( 
        .D(n3356), .C(n3364), .Q(
        \iso14443a_inst/part3/framing_inst/fe_inst/cached_crc [7]) );
  DFRQHDLLX0 \iso14443a_inst/part3/framing_inst/fe_inst/cached_crc_reg[6]  ( 
        .D(n3357), .C(n3364), .Q(
        \iso14443a_inst/part3/framing_inst/fe_inst/cached_crc [6]) );
  DFRQHDLLX0 \iso14443a_inst/part3/framing_inst/fe_inst/cached_crc_reg[5]  ( 
        .D(n3358), .C(n3364), .Q(
        \iso14443a_inst/part3/framing_inst/fe_inst/cached_crc [5]) );
  DFRQHDLLX0 \iso14443a_inst/part3/framing_inst/fe_inst/cached_crc_reg[4]  ( 
        .D(n3359), .C(n3364), .Q(
        \iso14443a_inst/part3/framing_inst/fe_inst/cached_crc [4]) );
  DFRQHDLLX0 \iso14443a_inst/part3/framing_inst/fe_inst/cached_crc_reg[3]  ( 
        .D(n3360), .C(n3364), .Q(
        \iso14443a_inst/part3/framing_inst/fe_inst/cached_crc [3]) );
  DFRQHDLLX0 \iso14443a_inst/part3/framing_inst/fe_inst/cached_crc_reg[2]  ( 
        .D(n3361), .C(n3364), .Q(
        \iso14443a_inst/part3/framing_inst/fe_inst/cached_crc [2]) );
  DFRQHDLLX0 \iso14443a_inst/part3/initialisation_inst/tx_buffer_reg[4][0]  ( 
        .D(\iso14443a_inst/part3/initialisation_inst/ac_reply_buffer[4][0] ), 
        .C(n3156), .Q(
        \iso14443a_inst/part3/initialisation_inst/tx_buffer[4][0] ) );
  DFRQHDLLX0 \iso14443a_inst/part3/initialisation_inst/tx_buffer_reg[1][0]  ( 
        .D(n3275), .C(n3279), .Q(
        \iso14443a_inst/part3/initialisation_inst/tx_buffer[1][0] ) );
  DFRQHDLLX0 \iso14443a_inst/part3/framing_inst/fe_inst/cached_crc_reg[1]  ( 
        .D(n3362), .C(n3364), .Q(
        \iso14443a_inst/part3/framing_inst/fe_inst/cached_crc [1]) );
  DFRQHDLLX0 \iso14443a_inst/part3/framing_inst/fe_inst/cached_crc_reg[15]  ( 
        .D(n1255), .C(n3364), .Q(
        \iso14443a_inst/part3/framing_inst/fe_inst/cached_crc [15]) );
  DFRQHDLLX0 \adapter_inst/rx_buffer_reg[13][6]  ( .D(\app_rx_iface.data [6]), 
        .C(n3211), .Q(\adapter_inst/auto_read_timing2 [22]) );
  DFRQHDLLX0 \adapter_inst/rx_buffer_reg[13][7]  ( .D(\app_rx_iface.data [7]), 
        .C(n3211), .Q(\adapter_inst/auto_read_timing2 [23]) );
  DFRQHDLLX0 \adapter_inst/rx_buffer_reg[13][0]  ( .D(\app_rx_iface.data [0]), 
        .C(n3211), .Q(\adapter_inst/auto_read_timing2 [16]) );
  DFRQHDLLX0 \adapter_inst/rx_buffer_reg[13][5]  ( .D(\app_rx_iface.data [5]), 
        .C(n3211), .Q(\adapter_inst/auto_read_timing2 [21]) );
  DFRQHDLLX0 \adapter_inst/rx_buffer_reg[13][4]  ( .D(\app_rx_iface.data [4]), 
        .C(n3211), .Q(\adapter_inst/auto_read_timing2 [20]) );
  DFRQHDLLX0 \adapter_inst/rx_buffer_reg[13][3]  ( .D(\app_rx_iface.data [3]), 
        .C(n3211), .Q(\adapter_inst/auto_read_timing2 [19]) );
  DFRQHDLLX0 \adapter_inst/rx_buffer_reg[13][2]  ( .D(\app_rx_iface.data [2]), 
        .C(n3211), .Q(\adapter_inst/auto_read_timing2 [18]) );
  DFRQHDLLX0 \adapter_inst/rx_buffer_reg[13][1]  ( .D(\app_rx_iface.data [1]), 
        .C(n3211), .Q(\adapter_inst/auto_read_timing2 [17]) );
  DFRQHDLLX0 \adapter_inst/rx_buffer_reg[7][0]  ( .D(\app_rx_iface.data [0]), 
        .C(n3254), .Q(\adapter_inst/set_signals_mask[padding] ) );
  DFRQHDLLX0 \adapter_inst/rx_buffer_reg[5][0]  ( .D(\app_rx_iface.data [0]), 
        .C(n3240), .Q(\adapter_inst/set_signal_req_args[sync][8] ) );
  DFRQHDLLX0 \adapter_inst/rx_buffer_reg[5][2]  ( .D(\app_rx_iface.data [2]), 
        .C(n3240), .Q(\adapter_inst/set_signal_req_args[sync][10] ) );
  DFRQHDLLX0 \adapter_inst/rx_buffer_reg[5][5]  ( .D(\app_rx_iface.data [5]), 
        .C(n3240), .Q(\adapter_inst/set_signal_req_args[sync][13] ) );
  DFRQHDLLX0 \adapter_inst/rx_buffer_reg[11][0]  ( .D(\app_rx_iface.data [0]), 
        .C(n3207), .Q(\adapter_inst/auto_read_timing2 [0]) );
  DFRQHDLLX0 \adapter_inst/rx_buffer_reg[11][1]  ( .D(\app_rx_iface.data [1]), 
        .C(n3207), .Q(\adapter_inst/auto_read_timing2 [1]) );
  DFRQHDLLX0 \adapter_inst/rx_buffer_reg[11][2]  ( .D(\app_rx_iface.data [2]), 
        .C(n3207), .Q(\adapter_inst/auto_read_timing2 [2]) );
  DFRQHDLLX0 \adapter_inst/rx_buffer_reg[11][3]  ( .D(\app_rx_iface.data [3]), 
        .C(n3207), .Q(\adapter_inst/auto_read_timing2 [3]) );
  DFRQHDLLX0 \adapter_inst/rx_buffer_reg[11][4]  ( .D(\app_rx_iface.data [4]), 
        .C(n3207), .Q(\adapter_inst/auto_read_timing2 [4]) );
  DFRQHDLLX0 \adapter_inst/rx_buffer_reg[11][5]  ( .D(\app_rx_iface.data [5]), 
        .C(n3207), .Q(\adapter_inst/auto_read_timing2 [5]) );
  DFRQHDLLX0 \adapter_inst/rx_buffer_reg[11][6]  ( .D(\app_rx_iface.data [6]), 
        .C(n3207), .Q(\adapter_inst/auto_read_timing2 [6]) );
  DFRQHDLLX0 \adapter_inst/rx_buffer_reg[11][7]  ( .D(\app_rx_iface.data [7]), 
        .C(n3207), .Q(\adapter_inst/auto_read_timing2 [7]) );
  DFRQHDLLX0 \adapter_inst/rx_buffer_reg[9][0]  ( .D(\app_rx_iface.data [0]), 
        .C(n3258), .Q(\adapter_inst/auto_read_timing1 [16]) );
  DFRQHDLLX0 \adapter_inst/rx_buffer_reg[9][1]  ( .D(\app_rx_iface.data [1]), 
        .C(n3258), .Q(\adapter_inst/auto_read_timing1 [17]) );
  DFRQHDLLX0 \adapter_inst/rx_buffer_reg[9][2]  ( .D(\app_rx_iface.data [2]), 
        .C(n3258), .Q(\adapter_inst/auto_read_timing1 [18]) );
  DFRQHDLLX0 \adapter_inst/rx_buffer_reg[9][3]  ( .D(\app_rx_iface.data [3]), 
        .C(n3258), .Q(\adapter_inst/auto_read_timing1 [19]) );
  DFRQHDLLX0 \adapter_inst/rx_buffer_reg[9][4]  ( .D(\app_rx_iface.data [4]), 
        .C(n3258), .Q(\adapter_inst/auto_read_timing1 [20]) );
  DFRQHDLLX0 \adapter_inst/rx_buffer_reg[9][5]  ( .D(\app_rx_iface.data [5]), 
        .C(n3258), .Q(\adapter_inst/auto_read_timing1 [21]) );
  DFRQHDLLX0 \adapter_inst/rx_buffer_reg[9][6]  ( .D(\app_rx_iface.data [6]), 
        .C(n3258), .Q(\adapter_inst/auto_read_timing1 [22]) );
  DFRQHDLLX0 \adapter_inst/rx_buffer_reg[9][7]  ( .D(\app_rx_iface.data [7]), 
        .C(n3258), .Q(\adapter_inst/auto_read_timing1 [23]) );
  DFRQHDLLX0 \adapter_inst/rx_buffer_reg[12][1]  ( .D(\app_rx_iface.data [1]), 
        .C(n3209), .Q(\adapter_inst/auto_read_timing2 [9]) );
  DFRQHDLLX0 \adapter_inst/rx_buffer_reg[12][2]  ( .D(\app_rx_iface.data [2]), 
        .C(n3209), .Q(\adapter_inst/auto_read_timing2 [10]) );
  DFRQHDLLX0 \adapter_inst/rx_buffer_reg[12][3]  ( .D(\app_rx_iface.data [3]), 
        .C(n3209), .Q(\adapter_inst/auto_read_timing2 [11]) );
  DFRQHDLLX0 \adapter_inst/rx_buffer_reg[12][4]  ( .D(\app_rx_iface.data [4]), 
        .C(n3209), .Q(\adapter_inst/auto_read_timing2 [12]) );
  DFRQHDLLX0 \adapter_inst/rx_buffer_reg[12][5]  ( .D(\app_rx_iface.data [5]), 
        .C(n3209), .Q(\adapter_inst/auto_read_timing2 [13]) );
  DFRQHDLLX0 \adapter_inst/rx_buffer_reg[12][6]  ( .D(\app_rx_iface.data [6]), 
        .C(n3209), .Q(\adapter_inst/auto_read_timing2 [14]) );
  DFRQHDLLX0 \adapter_inst/rx_buffer_reg[12][7]  ( .D(\app_rx_iface.data [7]), 
        .C(n3209), .Q(\adapter_inst/auto_read_timing2 [15]) );
  DFRQHDLLX0 \adapter_inst/rx_buffer_reg[6][0]  ( .D(\app_rx_iface.data [0]), 
        .C(n3245), .Q(\adapter_inst/set_signal_req_args[sync][0] ) );
  DFRQHDLLX0 \adapter_inst/rx_buffer_reg[6][2]  ( .D(\app_rx_iface.data [2]), 
        .C(n3245), .Q(\adapter_inst/set_signal_req_args[sync][2] ) );
  DFRQHDLLX0 \adapter_inst/rx_buffer_reg[6][5]  ( .D(\app_rx_iface.data [5]), 
        .C(n3245), .Q(\adapter_inst/set_signal_req_args[sync][5] ) );
  DFRQHDLLX0 \adapter_inst/rx_buffer_reg[6][6]  ( .D(\app_rx_iface.data [6]), 
        .C(n3245), .Q(\adapter_inst/set_signal_req_args[sync][6] ) );
  DFRQHDLLX0 \adapter_inst/rx_buffer_reg[6][7]  ( .D(\app_rx_iface.data [7]), 
        .C(n3245), .Q(\adapter_inst/set_signal_req_args[sync][7] ) );
  DFRQHDLLX0 \adapter_inst/rx_buffer_reg[8][0]  ( .D(\app_rx_iface.data [0]), 
        .C(n3256), .Q(\adapter_inst/set_signals_value[padding] ) );
  DFRQHDLLX0 \adapter_inst/rx_buffer_reg[14][0]  ( .D(n1677), .C(n3169), .Q(
        \adapter_inst/auto_read_timing2 [24]) );
  DFRQHDLLX0 \adapter_inst/rx_buffer_reg[12][0]  ( .D(\app_rx_iface.data [0]), 
        .C(n3209), .Q(\adapter_inst/auto_read_timing2 [8]) );
  DFRQHDLLX0 \adapter_inst/rx_buffer_reg[10][0]  ( .D(n1652), .C(n3169), .Q(
        \adapter_inst/auto_read_timing1 [24]) );
  DFRQHDLLX0 \iso14443a_inst/part3/initialisation_inst/tx_buffer_reg[1][2]  ( 
        .D(n3276), .C(n3279), .Q(
        \iso14443a_inst/part3/initialisation_inst/tx_buffer[1][2] ) );
  DFRQHDLLX0 \iso14443a_inst/part4/tx_buffer_reg[1][2]  ( .D(
        \iso14443a_inst/part4/our_cid [2]), .C(n3171), .Q(
        \iso14443a_inst/part4/tx_buffer[1][2] ) );
  DFRQHDLLX0 \adapter_inst/signal_control_inst/new_signals_reg[sens_config][0]  ( 
        .D(n3409), .C(n3425), .Q(
        \adapter_inst/signal_control_inst/new_signals[sens_config][0] ) );
  DFRQHDLLX0 \adapter_inst/signal_control_inst/new_signals_reg[sens_config][1]  ( 
        .D(n3410), .C(n3425), .Q(
        \adapter_inst/signal_control_inst/new_signals[sens_config][1] ) );
  DFRQHDLLX0 \adapter_inst/signal_control_inst/new_signals_reg[sens_config][2]  ( 
        .D(n3411), .C(n3425), .Q(
        \adapter_inst/signal_control_inst/new_signals[sens_config][2] ) );
  DFRQHDLLX0 \iso14443a_inst/part3/initialisation_inst/tx_buffer_reg[1][5]  ( 
        .D(n3277), .C(n3279), .Q(
        \iso14443a_inst/part3/initialisation_inst/tx_buffer[1][5] ) );
  DFRQHDLLX0 \iso14443a_inst/part3/framing_inst/ds_inst/out_iface_data_reg[3]  ( 
        .D(n1775), .C(n3169), .Q(
        \iso14443a_inst/part3/rx_iface_bytes_to_init.data [3]) );
  DFRQHDLLX0 \adapter_inst/signal_control_inst/starts_adc_read_reg  ( .D(n3412), .C(n3425), .Q(\adapter_inst/signal_control_inst/starts_adc_read ) );
  DFRQHDLLX0 \adapter_inst/signal_control_inst/new_signals_reg[sens_read]  ( 
        .D(n3413), .C(n3425), .Q(
        \adapter_inst/signal_control_inst/new_signals[sens_read] ) );
  DFRQHDLLX0 \iso14443a_inst/part3/framing_inst/s_inst/cached_data_reg[7]  ( 
        .D(n1273), .C(n3180), .Q(
        \iso14443a_inst/part3/framing_inst/s_inst/cached_data [7]) );
  DFRQHDLLX0 \iso14443a_inst/part3/framing_inst/s_inst/cached_data_reg[6]  ( 
        .D(n3173), .C(n3180), .Q(
        \iso14443a_inst/part3/framing_inst/s_inst/cached_data [6]) );
  DFRQHDLLX0 \iso14443a_inst/part3/framing_inst/s_inst/cached_data_reg[5]  ( 
        .D(n3174), .C(n3180), .Q(
        \iso14443a_inst/part3/framing_inst/s_inst/cached_data [5]) );
  DFRQHDLLX0 \iso14443a_inst/part3/framing_inst/s_inst/cached_data_reg[4]  ( 
        .D(n3175), .C(n3180), .Q(
        \iso14443a_inst/part3/framing_inst/s_inst/cached_data [4]) );
  DFRQHDLLX0 \iso14443a_inst/part3/framing_inst/s_inst/cached_data_reg[3]  ( 
        .D(n3176), .C(n3180), .Q(
        \iso14443a_inst/part3/framing_inst/s_inst/cached_data [3]) );
  DFRQHDLLX0 \iso14443a_inst/part3/framing_inst/s_inst/cached_data_reg[2]  ( 
        .D(n3177), .C(n3180), .Q(
        \iso14443a_inst/part3/framing_inst/s_inst/cached_data [2]) );
  DFRQHDLLX0 \iso14443a_inst/part3/framing_inst/s_inst/cached_data_reg[1]  ( 
        .D(n3178), .C(n3180), .Q(
        \iso14443a_inst/part3/framing_inst/s_inst/cached_data [1]) );
  DFRQHDLLX0 \iso14443a_inst/part4/tx_buffer_reg[0][7]  ( .D(n3191), .C(n3198), 
        .Q(\iso14443a_inst/part4_to_part3_tx_iface.data [7]) );
  DFRQHDLLX0 \adapter_inst/signal_control_inst/new_signals_reg[adc_read]  ( 
        .D(n3414), .C(n3425), .Q(
        \adapter_inst/signal_control_inst/new_signals[adc_read] ) );
  DFRQHDLLX0 \iso14443a_inst/part4/check_need_to_forward_to_app_after_next_byte_reg  ( 
        .D(n1571), .C(n3137), .Q(
        \iso14443a_inst/part4/check_need_to_forward_to_app_after_next_byte )
         );
  DFRQHDLLX0 \iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[3][2]  ( 
        .D(n3390), .C(n3407), .Q(
        \iso14443a_inst/part3/initialisation_inst/ac_reply_buffer[3][2] ) );
  DFRQHDLLX0 \iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[2][2]  ( 
        .D(n3391), .C(n3407), .Q(
        \iso14443a_inst/part3/initialisation_inst/ac_reply_buffer[2][2] ) );
  DFRQHDLLX0 \iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[3][1]  ( 
        .D(n3392), .C(n3407), .Q(
        \iso14443a_inst/part3/initialisation_inst/ac_reply_buffer[3][1] ) );
  DFRQHDLLX0 \iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[2][1]  ( 
        .D(n3393), .C(n3407), .Q(
        \iso14443a_inst/part3/initialisation_inst/ac_reply_buffer[2][1] ) );
  DFRQHDLLX0 \iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[2][0]  ( 
        .D(n3394), .C(n3407), .Q(
        \iso14443a_inst/part3/initialisation_inst/ac_reply_buffer[2][0] ) );
  DFRQHDLLX0 \iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[4][0]  ( 
        .D(uid_variable[0]), .C(n3154), .Q(
        \iso14443a_inst/part3/initialisation_inst/ac_reply_buffer[4][0] ) );
  DFRQHDLLX0 \iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[2][4]  ( 
        .D(n3395), .C(n3407), .Q(
        \iso14443a_inst/part3/initialisation_inst/ac_reply_buffer[2][4] ) );
  DFRQHDLLX0 \iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[2][3]  ( 
        .D(n3396), .C(n3407), .Q(
        \iso14443a_inst/part3/initialisation_inst/ac_reply_buffer[2][3] ) );
  DFRQHDLLX0 \iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[2][5]  ( 
        .D(n3397), .C(n3407), .Q(
        \iso14443a_inst/part3/initialisation_inst/ac_reply_buffer[2][5] ) );
  DFRQHDLLX0 \iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[3][0]  ( 
        .D(n3398), .C(n3407), .Q(
        \iso14443a_inst/part3/initialisation_inst/ac_reply_buffer[3][0] ) );
  DFRQHDLLX0 \iso14443a_inst/part3/initialisation_inst/tx_buffer_reg[1][6]  ( 
        .D(n3278), .C(n3279), .Q(
        \iso14443a_inst/part3/initialisation_inst/tx_buffer[1][6] ) );
  DFRQHDLLX0 \iso14443a_inst/part3/initialisation_inst/tx_buffer_reg[1][7]  ( 
        .D(n3278), .C(n3279), .Q(
        \iso14443a_inst/part3/initialisation_inst/tx_buffer[1][7] ) );
  DFRQHDLLX0 \adapter_inst/rx_buffer_reg[8][1]  ( .D(\app_rx_iface.data [1]), 
        .C(n3256), .Q(\adapter_inst/set_signals_value[adc_read] ) );
  DFRQHDLLX0 \adapter_inst/rx_buffer_reg[8][2]  ( .D(\app_rx_iface.data [2]), 
        .C(n3256), .Q(\adapter_inst/set_signals_value[adc_enable] ) );
  DFRQHDLLX0 \adapter_inst/rx_buffer_reg[8][3]  ( .D(\app_rx_iface.data [3]), 
        .C(n3256), .Q(\adapter_inst/set_signals_value[sens_read] ) );
  DFRQHDLLX0 \adapter_inst/rx_buffer_reg[8][4]  ( .D(\app_rx_iface.data [4]), 
        .C(n3256), .Q(\adapter_inst/set_signals_value[sens_enable] ) );
  DFRQHDLLX0 \adapter_inst/rx_buffer_reg[8][5]  ( .D(\app_rx_iface.data [5]), 
        .C(n3256), .Q(\adapter_inst/set_signals_value[sens_config][0] ) );
  DFRQHDLLX0 \adapter_inst/rx_buffer_reg[8][6]  ( .D(\app_rx_iface.data [6]), 
        .C(n3256), .Q(\adapter_inst/set_signals_value[sens_config][1] ) );
  DFRQHDLLX0 \adapter_inst/rx_buffer_reg[8][7]  ( .D(\app_rx_iface.data [7]), 
        .C(n3256), .Q(\adapter_inst/set_signals_value[sens_config][2] ) );
  DFRQHDLLX0 \iso14443a_inst/part3/framing_inst/ds_inst/out_iface_data_reg[2]  ( 
        .D(n1774), .C(n3169), .Q(
        \iso14443a_inst/part3/rx_iface_bytes_to_init.data [2]) );
  DFRQHDLLX0 \iso14443a_inst/part3/framing_inst/ds_inst/out_iface_data_reg[1]  ( 
        .D(n1773), .C(n3169), .Q(
        \iso14443a_inst/part3/rx_iface_bytes_to_init.data [1]) );
  DFRQHDLLX0 \iso14443a_inst/part3/framing_inst/ds_inst/out_iface_data_reg[0]  ( 
        .D(n1772), .C(n3169), .Q(
        \iso14443a_inst/part3/rx_iface_bytes_to_init.data [0]) );
  DFRQHDLLX0 \iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[4][1]  ( 
        .D(n3152), .C(n3154), .Q(
        \iso14443a_inst/part3/initialisation_inst/ac_reply_buffer[4][1] ) );
  DFRQHDLLX0 \iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[4][2]  ( 
        .D(n3153), .C(n3154), .Q(
        \iso14443a_inst/part3/initialisation_inst/ac_reply_buffer[4][2] ) );
  DFRQHDLLX0 \iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[3][3]  ( 
        .D(n3016), .C(n3407), .Q(
        \iso14443a_inst/part3/initialisation_inst/ac_reply_buffer[3][3] ) );
  DFRQHDLLX0 \adapter_inst/rx_buffer_reg[7][1]  ( .D(n3247), .C(n3254), .Q(
        \adapter_inst/set_signals_mask[adc_read] ) );
  DFRQHDLLX0 \iso14443a_inst/part3/framing_inst/ds_inst/out_iface_data_reg[6]  ( 
        .D(n1778), .C(n3169), .Q(
        \iso14443a_inst/part3/rx_iface_bytes_to_init.data [6]) );
  DFRQHDLLX0 \adapter_inst/rx_buffer_reg[7][2]  ( .D(n3248), .C(n3254), .Q(
        \adapter_inst/set_signals_mask[adc_enable] ) );
  DFRQHDLLX0 \adapter_inst/rx_buffer_reg[7][3]  ( .D(n3249), .C(n3254), .Q(
        \adapter_inst/set_signals_mask[sens_read] ) );
  DFRQHDLLX0 \adapter_inst/rx_buffer_reg[7][4]  ( .D(n3250), .C(n3254), .Q(
        \adapter_inst/set_signals_mask[sens_enable] ) );
  DFRQHDLLX0 \adapter_inst/rx_buffer_reg[7][5]  ( .D(n3251), .C(n3254), .Q(
        \adapter_inst/set_signals_mask[sens_config][0] ) );
  DFRQHDLLX0 \adapter_inst/rx_buffer_reg[7][6]  ( .D(n3252), .C(n3254), .Q(
        \adapter_inst/set_signals_mask[sens_config][1] ) );
  DFRQHDLLX0 \adapter_inst/rx_buffer_reg[7][7]  ( .D(n3253), .C(n3254), .Q(
        \adapter_inst/set_signals_mask[sens_config][2] ) );
  DFRQHDLLX0 \iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[3][4]  ( 
        .D(n3399), .C(n3407), .Q(
        \iso14443a_inst/part3/initialisation_inst/ac_reply_buffer[3][4] ) );
  DFRQHDLLX0 \iso14443a_inst/part3/framing_inst/ds_inst/out_iface_data_reg[7]  ( 
        .D(n1779), .C(n3169), .Q(
        \iso14443a_inst/part3/rx_iface_bytes_to_init.data [7]) );
  DFRQHDLLX0 \iso14443a_inst/part3/framing_inst/ds_inst/out_iface_data_reg[5]  ( 
        .D(n1777), .C(n3169), .Q(
        \iso14443a_inst/part3/rx_iface_bytes_to_init.data [5]) );
  DFRQHDLLX0 \iso14443a_inst/part3/framing_inst/ds_inst/out_iface_data_reg[4]  ( 
        .D(n1776), .C(n3169), .Q(
        \iso14443a_inst/part3/rx_iface_bytes_to_init.data [4]) );
  DFRQHDLLX0 \iso14443a_inst/part3/framing_inst/fe_inst/out_iface_data_reg  ( 
        .D(n1312), .C(n3169), .Q(
        \iso14443a_inst/part3_to_part2_tx_iface.data[0] ) );
  DFRQHDLLX0 \iso14443a_inst/part3/initialisation_inst/tx_iface_data_bits_reg[2]  ( 
        .D(n3307), .C(n3317), .Q(
        \iso14443a_inst/part3/tx_iface_from_init.data_bits [2]) );
  DFRQHDLLX0 \iso14443a_inst/part3/initialisation_inst/tx_buffer_reg[3][0]  ( 
        .D(n3334), .C(n3347), .Q(
        \iso14443a_inst/part3/initialisation_inst/tx_buffer[3][0] ) );
  DFRQHDLLX0 \iso14443a_inst/part3/initialisation_inst/tx_buffer_reg[3][1]  ( 
        .D(n3335), .C(n3347), .Q(
        \iso14443a_inst/part3/initialisation_inst/tx_buffer[3][1] ) );
  DFRQHDLLX0 \iso14443a_inst/part3/initialisation_inst/tx_buffer_reg[3][2]  ( 
        .D(n3336), .C(n3347), .Q(
        \iso14443a_inst/part3/initialisation_inst/tx_buffer[3][2] ) );
  DFRQHDLLX0 \iso14443a_inst/part3/initialisation_inst/tx_buffer_reg[2][0]  ( 
        .D(n3337), .C(n3347), .Q(
        \iso14443a_inst/part3/initialisation_inst/tx_buffer[2][0] ) );
  DFRQHDLLX0 \iso14443a_inst/part3/initialisation_inst/rx_buffer_reg[1][7]  ( 
        .D(\iso14443a_inst/part3/rx_iface_bytes_to_init.data [7]), .C(n3270), 
        .Q(\iso14443a_inst/part3/initialisation_inst/rx_buffer[1][7] ) );
  DFRQHDLLX0 \iso14443a_inst/part3/initialisation_inst/tx_buffer_reg[2][1]  ( 
        .D(n3338), .C(n3347), .Q(
        \iso14443a_inst/part3/initialisation_inst/tx_buffer[2][1] ) );
  DFRQHDLLX0 \iso14443a_inst/part3/initialisation_inst/tx_buffer_reg[2][2]  ( 
        .D(n3339), .C(n3347), .Q(
        \iso14443a_inst/part3/initialisation_inst/tx_buffer[2][2] ) );
  DFRQHDLLX0 \iso14443a_inst/part3/initialisation_inst/tx_buffer_reg[2][3]  ( 
        .D(n3340), .C(n3347), .Q(
        \iso14443a_inst/part3/initialisation_inst/tx_buffer[2][3] ) );
  DFRQHDLLX0 \iso14443a_inst/part3/initialisation_inst/tx_buffer_reg[2][4]  ( 
        .D(n3341), .C(n3347), .Q(
        \iso14443a_inst/part3/initialisation_inst/tx_buffer[2][4] ) );
  DFRQHDLLX0 \iso14443a_inst/part3/initialisation_inst/tx_buffer_reg[2][5]  ( 
        .D(n3342), .C(n3347), .Q(
        \iso14443a_inst/part3/initialisation_inst/tx_buffer[2][5] ) );
  DFRQHDLLX0 \iso14443a_inst/part3/initialisation_inst/tx_buffer_reg[4][1]  ( 
        .D(\iso14443a_inst/part3/initialisation_inst/ac_reply_buffer[4][1] ), 
        .C(n3156), .Q(
        \iso14443a_inst/part3/initialisation_inst/tx_buffer[4][1] ) );
  DFRQHDLLX0 \iso14443a_inst/part3/initialisation_inst/tx_buffer_reg[4][2]  ( 
        .D(\iso14443a_inst/part3/initialisation_inst/ac_reply_buffer[4][2] ), 
        .C(n3156), .Q(
        \iso14443a_inst/part3/initialisation_inst/tx_buffer[4][2] ) );
  DFRQHDLLX0 \iso14443a_inst/part3/initialisation_inst/tx_buffer_reg[3][3]  ( 
        .D(n3344), .C(n3347), .Q(
        \iso14443a_inst/part3/initialisation_inst/tx_buffer[3][3] ) );
  DFRQHDLLX0 \iso14443a_inst/part3/initialisation_inst/tx_buffer_reg[3][5]  ( 
        .D(n3345), .C(n3347), .Q(
        \iso14443a_inst/part3/initialisation_inst/tx_buffer[3][5] ) );
  DFRQHDLLX0 \iso14443a_inst/part3/initialisation_inst/tx_buffer_reg[0][1]  ( 
        .D(n3308), .C(n3317), .Q(
        \iso14443a_inst/part3/tx_iface_from_init.data [1]) );
  DFRQHDLLX0 \iso14443a_inst/part3/initialisation_inst/tx_buffer_reg[0][3]  ( 
        .D(n3309), .C(n3317), .Q(
        \iso14443a_inst/part3/tx_iface_from_init.data [3]) );
  DFRQHDLLX0 \iso14443a_inst/part3/initialisation_inst/tx_buffer_reg[0][4]  ( 
        .D(n3310), .C(n3317), .Q(
        \iso14443a_inst/part3/tx_iface_from_init.data [4]) );
  DFRQHDLLX0 \iso14443a_inst/part3/initialisation_inst/tx_buffer_reg[0][6]  ( 
        .D(n3311), .C(n3317), .Q(
        \iso14443a_inst/part3/tx_iface_from_init.data [6]) );
  DFRQHDLLX0 \iso14443a_inst/part3/initialisation_inst/tx_buffer_reg[0][0]  ( 
        .D(n3312), .C(n3317), .Q(
        \iso14443a_inst/part3/tx_iface_from_init.data [0]) );
  DFRQHDLLX0 \iso14443a_inst/part4/tx_buffer_reg[0][4]  ( .D(n3192), .C(n3198), 
        .Q(\iso14443a_inst/part4_to_part3_tx_iface.data [4]) );
  DFRQHDLLX0 \iso14443a_inst/part4/tx_buffer_reg[1][3]  ( .D(
        \iso14443a_inst/part4/our_cid [3]), .C(n3171), .Q(
        \iso14443a_inst/part4/tx_buffer[1][3] ) );
  DFRQHDLLX0 \adapter_inst/signal_control_inst/new_signals_reg[adc_enable]  ( 
        .D(n3415), .C(n3425), .Q(
        \adapter_inst/signal_control_inst/new_signals[adc_enable] ) );
  DFRQHDLLX0 \adapter_inst/signal_control_inst/new_signals_reg[sens_enable]  ( 
        .D(n3416), .C(n3425), .Q(
        \adapter_inst/signal_control_inst/new_signals[sens_enable] ) );
  DFRQHDLLX0 \iso14443a_inst/part4/tx_buffer_reg[0][5]  ( .D(n2707), .C(n3198), 
        .Q(\iso14443a_inst/part4_to_part3_tx_iface.data [5]) );
  DFRQHDLLX0 \iso14443a_inst/part4/tx_buffer_reg[1][6]  ( .D(power[0]), .C(
        n3171), .Q(\iso14443a_inst/part4/tx_buffer[1][6] ) );
  DFRQHDLLX0 \iso14443a_inst/part4/tx_buffer_reg[1][7]  ( .D(power[1]), .C(
        n3171), .Q(\iso14443a_inst/part4/tx_buffer[1][7] ) );
  DFRQHDLLX0 \iso14443a_inst/part4/tx_buffer_reg[0][3]  ( .D(n1390), .C(n3169), 
        .Q(\iso14443a_inst/part4_to_part3_tx_iface.data [3]) );
  DFRQHDLLX0 \iso14443a_inst/part3/initialisation_inst/tx_buffer_reg[0][7]  ( 
        .D(n3313), .C(n3317), .Q(
        \iso14443a_inst/part3/tx_iface_from_init.data [7]) );
  DFRQHDLLX0 \iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[0][2]  ( 
        .D(n3182), .C(n3189), .Q(
        \iso14443a_inst/part3/initialisation_inst/ac_reply_buffer[0][2] ) );
  DFRQHDLLX0 \iso14443a_inst/part3/framing_inst/fd_inst/bit_count_reg[1]  ( 
        .D(n1787), .C(n3169), .Q(
        \iso14443a_inst/part3/framing_inst/fd_inst/bit_count [1]) );
  DFRQHDLLX0 \iso14443a_inst/part4/tx_buffer_reg[0][0]  ( .D(n3193), .C(n3198), 
        .Q(\iso14443a_inst/part4_to_part3_tx_iface.data [0]) );
  DFRQHDLLX0 \iso14443a_inst/part4/tx_buffer_reg[0][6]  ( .D(n3194), .C(n3198), 
        .Q(\iso14443a_inst/part4_to_part3_tx_iface.data [6]) );
  DFRQHDLLX0 \iso14443a_inst/part3/initialisation_inst/tx_buffer_reg[0][2]  ( 
        .D(n1291), .C(n3137), .Q(
        \iso14443a_inst/part3/tx_iface_from_init.data [2]) );
  DFRQHDLLX0 \iso14443a_inst/part3/framing_inst/fd_inst/data_received_reg  ( 
        .D(n1785), .C(n3137), .Q(
        \iso14443a_inst/part3/framing_inst/fd_inst/data_received ) );
  DFRQHDLLX0 \iso14443a_inst/part4/check_need_to_forward_to_app_reg  ( .D(
        n3164), .C(n3169), .Q(
        \iso14443a_inst/part4/check_need_to_forward_to_app ) );
  DFRQHDLLX0 \iso14443a_inst/part2/sd_inst/prev_reg[0]  ( .D(
        \iso14443a_inst/part2/sd_inst/seq [0]), .C(n3150), .Q(
        \iso14443a_inst/part2/sd_inst/prev [0]) );
  DFRQHDLLX0 \iso14443a_inst/part3/initialisation_inst/tx_buffer_reg[0][5]  ( 
        .D(n3314), .C(n3317), .Q(
        \iso14443a_inst/part3/tx_iface_from_init.data [5]) );
  DFRQHDLLX0 \iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[0][4]  ( 
        .D(n3183), .C(n3189), .Q(
        \iso14443a_inst/part3/initialisation_inst/ac_reply_buffer[0][4] ) );
  DFRQHDLLX0 \iso14443a_inst/part4/tx_buffer_reg[0][2]  ( .D(n3196), .C(n3198), 
        .Q(\iso14443a_inst/part4_to_part3_tx_iface.data [2]) );
  DFRQHDLLX0 \iso14443a_inst/part4/tx_buffer_reg[0][1]  ( .D(n3197), .C(n3198), 
        .Q(\iso14443a_inst/part4_to_part3_tx_iface.data [1]) );
  DFRQHDLLX0 \iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[1][4]  ( 
        .D(n3400), .C(n3407), .Q(
        \iso14443a_inst/part3/initialisation_inst/ac_reply_buffer[1][4] ) );
  DFRQHDLLX0 \iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[1][3]  ( 
        .D(n3401), .C(n3407), .Q(
        \iso14443a_inst/part3/initialisation_inst/ac_reply_buffer[1][3] ) );
  DFRQHDLLX0 \iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[1][5]  ( 
        .D(n3402), .C(n3407), .Q(
        \iso14443a_inst/part3/initialisation_inst/ac_reply_buffer[1][5] ) );
  DFRQHDLLX0 \iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[1][2]  ( 
        .D(n3403), .C(n3407), .Q(
        \iso14443a_inst/part3/initialisation_inst/ac_reply_buffer[1][2] ) );
  DFRQHDLLX0 \iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[1][1]  ( 
        .D(n3404), .C(n3407), .Q(
        \iso14443a_inst/part3/initialisation_inst/ac_reply_buffer[1][1] ) );
  DFRQHDLLX0 \iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[1][0]  ( 
        .D(n3405), .C(n3407), .Q(
        \iso14443a_inst/part3/initialisation_inst/ac_reply_buffer[1][0] ) );
  DFRQHDLLX0 \iso14443a_inst/part3/initialisation_inst/tx_buffer_reg[3][4]  ( 
        .D(n3346), .C(n3347), .Q(
        \iso14443a_inst/part3/initialisation_inst/tx_buffer[3][4] ) );
  DFRQHDLLX0 \iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[0][3]  ( 
        .D(n3184), .C(n3189), .Q(
        \iso14443a_inst/part3/initialisation_inst/ac_reply_buffer[0][3] ) );
  DFRQHDLLX0 \iso14443a_inst/part3/framing_inst/fd_inst/expected_parity_reg  ( 
        .D(n1792), .C(n3137), .Q(
        \iso14443a_inst/part3/framing_inst/fd_inst/expected_parity ) );
  DFRQHDLLX0 \iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[0][5]  ( 
        .D(n3185), .C(n3189), .Q(
        \iso14443a_inst/part3/initialisation_inst/ac_reply_buffer[0][5] ) );
  DFRQHDLLX0 \iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[0][0]  ( 
        .D(n3186), .C(n3189), .Q(
        \iso14443a_inst/part3/initialisation_inst/ac_reply_buffer[0][0] ) );
  DFRQHDLLX0 \iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[0][1]  ( 
        .D(n3187), .C(n3189), .Q(
        \iso14443a_inst/part3/initialisation_inst/ac_reply_buffer[0][1] ) );
  DFRQHDLLX0 \iso14443a_inst/part3/framing_inst/fe_inst/parity_reg  ( .D(n1313), .C(n3169), .Q(\iso14443a_inst/part3/framing_inst/fe_inst/parity ) );
  DFRQHDLLX0 \iso14443a_inst/part3/initialisation_inst/tx_iface_data_bits_reg[1]  ( 
        .D(n3315), .C(n3317), .Q(
        \iso14443a_inst/part3/tx_iface_from_init.data_bits [1]) );
  DFRQHDLLX0 \iso14443a_inst/part3/framing_inst/fd_inst/bit_count_reg[0]  ( 
        .D(n1788), .C(n3169), .Q(
        \iso14443a_inst/part3/framing_inst/fd_inst/bit_count [0]) );
  DFRQHDLLX0 \iso14443a_inst/part3/framing_inst/fd_inst/out_iface_data_reg  ( 
        .D(n1780), .C(n3169), .Q(
        \iso14443a_inst/part3/rx_iface_bits_to_init.data[0] ) );
  DFRQHDLLX0 \iso14443a_inst/part3/initialisation_inst/tx_iface_data_bits_reg[0]  ( 
        .D(n3316), .C(n3317), .Q(
        \iso14443a_inst/part3/tx_iface_from_init.data_bits [0]) );
  DFRQHDLLX0 \iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[0][6]  ( 
        .D(n3188), .C(n3189), .Q(
        \iso14443a_inst/part3/initialisation_inst/ac_reply_buffer[0][6] ) );
  DFRQHDLLX0 \iso14443a_inst/part3/framing_inst/fe_inst/cached_crc_reg[0]  ( 
        .D(n3363), .C(n3364), .Q(
        \iso14443a_inst/part3/framing_inst/fe_inst/cached_crc [0]) );
  DFRQHDLLX0 \iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[0][7]  ( 
        .D(n3406), .C(n3407), .Q(
        \iso14443a_inst/part3/initialisation_inst/ac_reply_buffer[0][7] ) );
  DFRQHDLLX0 \iso14443a_inst/part3/framing_inst/s_inst/cached_data_reg[0]  ( 
        .D(n3179), .C(n3180), .Q(
        \iso14443a_inst/part3/framing_inst/tx_iface_bits.data[0] ) );
  DFRQHDLLX0 \iso14443a_inst/part4/app_rx_iface_data_reg[4]  ( .D(n1278), .C(
        n3169), .Q(\app_rx_iface.data [4]) );
  DFRQHDLLX0 \iso14443a_inst/part4/app_rx_iface_data_reg[3]  ( .D(n1277), .C(
        n3169), .Q(\app_rx_iface.data [3]) );
  DFRQHDLLX0 \iso14443a_inst/part4/app_rx_iface_data_reg[1]  ( .D(n3165), .C(
        n3169), .Q(\app_rx_iface.data [1]) );
  DFRQHDLLX0 \iso14443a_inst/part4/app_rx_iface_data_reg[6]  ( .D(n1280), .C(
        n3169), .Q(\app_rx_iface.data [6]) );
  DFRQHDLLX0 \iso14443a_inst/part4/app_rx_iface_data_reg[2]  ( .D(n3166), .C(
        n3169), .Q(\app_rx_iface.data [2]) );
  DFRQHDLLX0 \iso14443a_inst/part4/app_rx_iface_data_reg[5]  ( .D(n1279), .C(
        n3169), .Q(\app_rx_iface.data [5]) );
  DFRQHDLLX0 \iso14443a_inst/part4/app_rx_iface_data_reg[0]  ( .D(n1274), .C(
        n3169), .Q(\app_rx_iface.data [0]) );
  DFRQHDLLX0 \iso14443a_inst/part3/initialisation_inst/rx_buffer_reg[1][3]  ( 
        .D(\iso14443a_inst/part3/rx_iface_bytes_to_init.data [3]), .C(n3270), 
        .Q(\iso14443a_inst/part3/initialisation_inst/rx_buffer[1][3] ) );
  DFRQHDLLX0 \iso14443a_inst/part4/tx_buffer_reg[1][1]  ( .D(
        \iso14443a_inst/part4/our_cid [1]), .C(n3171), .Q(
        \iso14443a_inst/part4/tx_buffer[1][1] ) );
  DFRQHDLLX0 \iso14443a_inst/part4/tx_buffer_reg[1][0]  ( .D(
        \iso14443a_inst/part4/our_cid [0]), .C(n3171), .Q(
        \iso14443a_inst/part4/tx_buffer[1][0] ) );
  DFRQHDLLX0 \iso14443a_inst/part3/framing_inst/fe_inst/bits_remaining_reg[1]  ( 
        .D(n1310), .C(n3169), .Q(
        \iso14443a_inst/part3/framing_inst/fe_inst/bits_remaining [1]) );
  DFRQHDLLX0 \iso14443a_inst/part3/framing_inst/fe_inst/bits_remaining_reg[2]  ( 
        .D(n1309), .C(n3169), .Q(
        \iso14443a_inst/part3/framing_inst/fe_inst/bits_remaining [2]) );
  DFRQHDLLX0 \iso14443a_inst/part3/framing_inst/crc_inst/crc_data_reg  ( .D(
        n1265), .C(n3169), .Q(
        \iso14443a_inst/part3/framing_inst/crc_inst/crc_data ) );
  DFRQHDLLX0 \adapter_inst/status_flags_reg[unexpected_pause]  ( .D(n1429), 
        .C(n3331), .Q(
        \adapter_inst/status_reply_args[flags][unexpected_pause] ) );
  DFRQHDLLX0 \iso14443a_inst/part2/sd_inst/out_iface_data_reg  ( .D(n1793), 
        .C(n3150), .Q(\iso14443a_inst/part2_to_part3_rx_iface.data[0] ) );
  DFRQHDLLX0 \iso14443a_inst/part3/framing_inst/fe_inst/crc_byte_reg  ( .D(
        n1308), .C(n3169), .Q(
        \iso14443a_inst/part3/framing_inst/fe_inst/crc_byte ) );
  DFRQHDLLX0 \iso14443a_inst/part2/sd_inst/prev_is_soc_reg  ( .D(
        \iso14443a_inst/part2/sd_inst/detected_soc ), .C(n3150), .Q(
        \iso14443a_inst/part2/sd_inst/prev_is_soc ) );
  DFRQHDLLX0 \iso14443a_inst/part2/sd_inst/prev_reg[1]  ( .D(
        \iso14443a_inst/part2/sd_inst/seq [1]), .C(n3150), .Q(
        \iso14443a_inst/part2/sd_inst/prev [1]) );
  DFRQHDLLX0 \iso14443a_inst/part3/framing_inst/fd_inst/error_detected_reg  ( 
        .D(n1790), .C(n3169), .Q(
        \iso14443a_inst/part3/framing_inst/fd_inst/error_detected ) );
  DFRQHDLLX0 \iso14443a_inst/part3/initialisation_inst/tx_append_crc_reg  ( 
        .D(n1285), .C(n3317), .Q(\iso14443a_inst/part3/tx_append_crc_init ) );
  DFRQHDLLX0 \iso14443a_inst/part3/framing_inst/fe_inst/bits_remaining_reg[0]  ( 
        .D(n1311), .C(n3169), .Q(
        \iso14443a_inst/part3/framing_inst/fe_inst/bits_remaining [0]) );
  DFRQHDLLX0 \iso14443a_inst/part4/our_block_num_reg  ( .D(n1563), .C(n3137), 
        .Q(\iso14443a_inst/part4/our_block_num ) );
  DFRQHDLLX0 \iso14443a_inst/part4/rx_buffer_reg[1][5]  ( .D(n3293), .C(n3300), 
        .Q(\iso14443a_inst/part4/rx_buffer[1][5] ) );
  DFRQHDLLX0 \iso14443a_inst/part4/rx_buffer_reg[1][6]  ( .D(n3294), .C(n3300), 
        .Q(\iso14443a_inst/part4/rx_buffer[1][6] ) );
  DFRQHDLLX0 \iso14443a_inst/part4/rx_buffer_reg[1][7]  ( .D(n3295), .C(n3300), 
        .Q(\iso14443a_inst/part4/rx_buffer[1][7] ) );
  DFRQHDLLX0 \adapter_inst/signal_control_inst/cached_auto_read_timing2_reg[5]  ( 
        .D(\adapter_inst/auto_read_timing2 [5]), .C(n3425), .Q(
        \adapter_inst/signal_control_inst/cached_auto_read_timing2 [5]) );
  DFRQHDLLX0 \adapter_inst/signal_control_inst/cached_auto_read_timing2_reg[20]  ( 
        .D(\adapter_inst/auto_read_timing2 [20]), .C(n3425), .Q(
        \adapter_inst/signal_control_inst/cached_auto_read_timing2 [20]) );
  DFRQHDLLX0 \adapter_inst/signal_control_inst/cached_auto_read_timing2_reg[23]  ( 
        .D(\adapter_inst/auto_read_timing2 [23]), .C(n3425), .Q(
        \adapter_inst/signal_control_inst/cached_auto_read_timing2 [23]) );
  DFRQHDLLX0 \adapter_inst/signal_control_inst/cached_auto_read_timing2_reg[8]  ( 
        .D(\adapter_inst/auto_read_timing2 [8]), .C(n3425), .Q(
        \adapter_inst/signal_control_inst/cached_auto_read_timing2 [8]) );
  DFRQHDLLX0 \adapter_inst/signal_control_inst/cached_auto_read_timing2_reg[18]  ( 
        .D(\adapter_inst/auto_read_timing2 [18]), .C(n3425), .Q(
        \adapter_inst/signal_control_inst/cached_auto_read_timing2 [18]) );
  DFRQHDLLX0 \adapter_inst/signal_control_inst/cached_auto_read_timing2_reg[21]  ( 
        .D(\adapter_inst/auto_read_timing2 [21]), .C(n3425), .Q(
        \adapter_inst/signal_control_inst/cached_auto_read_timing2 [21]) );
  DFRQHDLLX0 \adapter_inst/signal_control_inst/cached_cmd_reg[0]  ( .D(
        \adapter_inst/rx_cmd [0]), .C(n3425), .Q(
        \adapter_inst/signal_control_inst/cached_cmd [0]) );
  DFRQHDLLX0 \adapter_inst/signal_control_inst/cached_auto_read_timing2_reg[22]  ( 
        .D(\adapter_inst/auto_read_timing2 [22]), .C(n3425), .Q(
        \adapter_inst/signal_control_inst/cached_auto_read_timing2 [22]) );
  DFRQHDLLX0 \adapter_inst/signal_control_inst/cached_auto_read_timing2_reg[2]  ( 
        .D(\adapter_inst/auto_read_timing2 [2]), .C(n3425), .Q(
        \adapter_inst/signal_control_inst/cached_auto_read_timing2 [2]) );
  DFRQHDLLX0 \adapter_inst/signal_control_inst/cached_auto_read_timing2_reg[3]  ( 
        .D(\adapter_inst/auto_read_timing2 [3]), .C(n3425), .Q(
        \adapter_inst/signal_control_inst/cached_auto_read_timing2 [3]) );
  DFRQHDLLX0 \adapter_inst/signal_control_inst/cached_auto_read_timing2_reg[24]  ( 
        .D(\adapter_inst/auto_read_timing2 [24]), .C(n3425), .Q(
        \adapter_inst/signal_control_inst/cached_auto_read_timing2 [24]) );
  DFRQHDLLX0 \adapter_inst/signal_control_inst/cached_auto_read_timing2_reg[0]  ( 
        .D(\adapter_inst/auto_read_timing2 [0]), .C(n3425), .Q(
        \adapter_inst/signal_control_inst/cached_auto_read_timing2 [0]) );
  DFRQHDLLX0 \adapter_inst/signal_control_inst/cached_auto_read_timing2_reg[1]  ( 
        .D(\adapter_inst/auto_read_timing2 [1]), .C(n3425), .Q(
        \adapter_inst/signal_control_inst/cached_auto_read_timing2 [1]) );
  DFRQHDLLX0 \adapter_inst/signal_control_inst/cached_auto_read_timing2_reg[4]  ( 
        .D(\adapter_inst/auto_read_timing2 [4]), .C(n3425), .Q(
        \adapter_inst/signal_control_inst/cached_auto_read_timing2 [4]) );
  DFRQHDLLX0 \iso14443a_inst/part3/framing_inst/ds_inst/seen_error_reg  ( .D(
        n1791), .C(n3169), .Q(
        \iso14443a_inst/part3/framing_inst/ds_inst/seen_error ) );
  DFRQHDLLX0 \iso14443a_inst/part3/framing_inst/s_inst/cache_data_reg  ( .D(
        n1263), .C(n3169), .Q(
        \iso14443a_inst/part3/framing_inst/s_inst/cache_data ) );
  DFRQHDLLX0 \iso14443a_inst/part3/framing_inst/s_inst/bit_count_reg[2]  ( .D(
        n1264), .C(n3169), .Q(
        \iso14443a_inst/part3/framing_inst/s_inst/bit_count [2]) );
  DFRQHDLLX0 \iso14443a_inst/part4/rx_buffer_reg[0][5]  ( .D(n3283), .C(n3291), 
        .Q(\iso14443a_inst/part4/rx_buffer[0][5] ) );
  DFRQHDLLX0 \iso14443a_inst/part3/framing_inst/s_inst/bit_count_reg[1]  ( .D(
        n1261), .C(n3169), .Q(
        \iso14443a_inst/part3/framing_inst/s_inst/bit_count [1]) );
  DFRQHDLLX0 \iso14443a_inst/part3/framing_inst/s_inst/bit_count_reg[0]  ( .D(
        n1262), .C(n3169), .Q(
        \iso14443a_inst/part3/framing_inst/s_inst/bit_count [0]) );
  DFRSQHDLLX0 \iso14443a_inst/part2/sd_inst/idle_reg  ( .D(n1797), .C(clk), 
        .SN(n2967), .Q(\iso14443a_inst/part2/sd_inst/idle ) );
  DFRQHDLLX0 \iso14443a_inst/part4/rx_buffer_reg[2][3]  ( .D(n3302), .C(n3305), 
        .Q(\iso14443a_inst/part4/rx_buffer[2][3] ) );
  DFRQHDLLX0 \iso14443a_inst/part4/rx_buffer_reg[2][5]  ( .D(n3303), .C(n3305), 
        .Q(\iso14443a_inst/part4/rx_buffer[2][5] ) );
  DFRQHDLLX0 \iso14443a_inst/part4/rx_buffer_reg[2][7]  ( .D(n3304), .C(n3305), 
        .Q(\iso14443a_inst/part4/rx_buffer[2][7] ) );
  DFRQHDLLX0 \iso14443a_inst/part4/rx_buffer_reg[2][1]  ( .D(
        \iso14443a_inst/part3/rx_iface_bytes_to_init.data [1]), .C(n3305), .Q(
        \iso14443a_inst/part4/rx_buffer[2][1] ) );
  DFRQHDLLX0 \iso14443a_inst/part4/rx_buffer_reg[2][0]  ( .D(
        \iso14443a_inst/part3/rx_iface_bytes_to_init.data [0]), .C(n3305), .Q(
        \iso14443a_inst/part4/rx_buffer[2][0] ) );
  DFRQHDLLX0 \iso14443a_inst/part4/rx_buffer_reg[2][4]  ( .D(
        \iso14443a_inst/part3/rx_iface_bytes_to_init.data [4]), .C(n3305), .Q(
        \iso14443a_inst/part4/rx_buffer[2][4] ) );
  DFRQHDLLX0 \iso14443a_inst/part4/rx_buffer_reg[2][2]  ( .D(
        \iso14443a_inst/part3/rx_iface_bytes_to_init.data [2]), .C(n3305), .Q(
        \iso14443a_inst/part4/rx_buffer[2][2] ) );
  DFRQHDLLX0 \iso14443a_inst/part4/rx_buffer_reg[2][6]  ( .D(
        \iso14443a_inst/part3/rx_iface_bytes_to_init.data [6]), .C(n3305), .Q(
        \iso14443a_inst/part4/rx_buffer[2][6] ) );
  DFRQHDLLX0 \iso14443a_inst/part4/rx_buffer_reg[0][2]  ( .D(n3284), .C(n3291), 
        .Q(\iso14443a_inst/part4/rx_buffer[0][2] ) );
  DFRQHDLLX0 \adapter_inst/signal_control_inst/cached_auto_read_timing1_reg[0]  ( 
        .D(\adapter_inst/set_signals_mask[padding] ), .C(n3425), .Q(
        \adapter_inst/signal_control_inst/cached_auto_read_timing1 [0]) );
  DFRQHDLLX0 \iso14443a_inst/part4/rx_buffer_reg[1][4]  ( .D(
        \iso14443a_inst/part3/rx_iface_bytes_to_init.data [4]), .C(n3300), .Q(
        \iso14443a_inst/part4/rx_buffer[1][4] ) );
  DFRQHDLLX0 \iso14443a_inst/part4/our_cid_reg[0]  ( .D(n3158), .C(n3162), .Q(
        \iso14443a_inst/part4/our_cid [0]) );
  DFRQHDLLX0 \adapter_inst/signal_control_inst/cached_auto_read_timing2_reg[7]  ( 
        .D(\adapter_inst/auto_read_timing2 [7]), .C(n3425), .Q(
        \adapter_inst/signal_control_inst/cached_auto_read_timing2 [7]) );
  DFRQHDLLX0 \adapter_inst/signal_control_inst/cached_auto_read_timing2_reg[10]  ( 
        .D(\adapter_inst/auto_read_timing2 [10]), .C(n3425), .Q(
        \adapter_inst/signal_control_inst/cached_auto_read_timing2 [10]) );
  DFRQHDLLX0 \adapter_inst/signal_control_inst/cached_auto_read_timing2_reg[12]  ( 
        .D(\adapter_inst/auto_read_timing2 [12]), .C(n3425), .Q(
        \adapter_inst/signal_control_inst/cached_auto_read_timing2 [12]) );
  DFRQHDLLX0 \adapter_inst/signal_control_inst/cached_auto_read_timing2_reg[13]  ( 
        .D(\adapter_inst/auto_read_timing2 [13]), .C(n3425), .Q(
        \adapter_inst/signal_control_inst/cached_auto_read_timing2 [13]) );
  DFRQHDLLX0 \adapter_inst/signal_control_inst/cached_auto_read_timing2_reg[17]  ( 
        .D(\adapter_inst/auto_read_timing2 [17]), .C(n3425), .Q(
        \adapter_inst/signal_control_inst/cached_auto_read_timing2 [17]) );
  DFRQHDLLX0 \adapter_inst/signal_control_inst/cached_auto_read_timing2_reg[19]  ( 
        .D(\adapter_inst/auto_read_timing2 [19]), .C(n3425), .Q(
        \adapter_inst/signal_control_inst/cached_auto_read_timing2 [19]) );
  DFRQHDLLX0 \iso14443a_inst/part4/rx_buffer_reg[0][4]  ( .D(n3285), .C(n3291), 
        .Q(\iso14443a_inst/part4/rx_buffer[0][4] ) );
  DFRQHDLLX0 \iso14443a_inst/part3/initialisation_inst/tx_count_minus_1_reg[2]  ( 
        .D(n1302), .C(n3137), .Q(
        \iso14443a_inst/part3/initialisation_inst/tx_count_minus_1 [2]) );
  DFRQHDLLX0 \iso14443a_inst/part4/rx_buffer_reg[1][2]  ( .D(n3296), .C(n3300), 
        .Q(\iso14443a_inst/part4/rx_buffer[1][2] ) );
  DFRQHDLLX0 \adapter_inst/signal_control_inst/cached_auto_read_timing2_reg[6]  ( 
        .D(\adapter_inst/auto_read_timing2 [6]), .C(n3425), .Q(
        \adapter_inst/signal_control_inst/cached_auto_read_timing2 [6]) );
  DFRQHDLLX0 \adapter_inst/signal_control_inst/cached_auto_read_timing2_reg[9]  ( 
        .D(\adapter_inst/auto_read_timing2 [9]), .C(n3425), .Q(
        \adapter_inst/signal_control_inst/cached_auto_read_timing2 [9]) );
  DFRQHDLLX0 \adapter_inst/signal_control_inst/cached_auto_read_timing2_reg[11]  ( 
        .D(\adapter_inst/auto_read_timing2 [11]), .C(n3425), .Q(
        \adapter_inst/signal_control_inst/cached_auto_read_timing2 [11]) );
  DFRQHDLLX0 \adapter_inst/signal_control_inst/cached_auto_read_timing2_reg[14]  ( 
        .D(\adapter_inst/auto_read_timing2 [14]), .C(n3425), .Q(
        \adapter_inst/signal_control_inst/cached_auto_read_timing2 [14]) );
  DFRQHDLLX0 \adapter_inst/signal_control_inst/cached_auto_read_timing2_reg[15]  ( 
        .D(\adapter_inst/auto_read_timing2 [15]), .C(n3425), .Q(
        \adapter_inst/signal_control_inst/cached_auto_read_timing2 [15]) );
  DFRQHDLLX0 \adapter_inst/signal_control_inst/cached_auto_read_timing2_reg[16]  ( 
        .D(\adapter_inst/auto_read_timing2 [16]), .C(n3425), .Q(
        \adapter_inst/signal_control_inst/cached_auto_read_timing2 [16]) );
  DFRQHDLLX0 \iso14443a_inst/part4/rx_buffer_reg[0][7]  ( .D(n3286), .C(n3291), 
        .Q(\iso14443a_inst/part4/rx_buffer[0][7] ) );
  DFRQHDLLX0 \iso14443a_inst/part3/initialisation_inst/tx_count_minus_1_reg[0]  ( 
        .D(n1304), .C(n3137), .Q(
        \iso14443a_inst/part3/initialisation_inst/tx_count_minus_1 [0]) );
  DFRQHDLLX0 \iso14443a_inst/part4/rx_buffer_reg[0][6]  ( .D(n3287), .C(n3291), 
        .Q(\iso14443a_inst/part4/rx_buffer[0][6] ) );
  DFRQHDLLX0 \iso14443a_inst/part4/rx_buffer_reg[0][1]  ( .D(n3288), .C(n3291), 
        .Q(\iso14443a_inst/part4/rx_buffer[0][1] ) );
  DFRQHDLLX0 \iso14443a_inst/part3/initialisation_inst/tx_count_minus_1_reg[1]  ( 
        .D(n1303), .C(n3317), .Q(
        \iso14443a_inst/part3/initialisation_inst/tx_count_minus_1 [1]) );
  DFRQHDLLX0 \iso14443a_inst/part4/rx_buffer_reg[1][0]  ( .D(n3297), .C(n3300), 
        .Q(\iso14443a_inst/part4/rx_buffer[1][0] ) );
  DFRQHDLLX0 \iso14443a_inst/part4/rx_buffer_reg[0][0]  ( .D(n3289), .C(n3291), 
        .Q(\iso14443a_inst/part4/rx_buffer[0][0] ) );
  DFRQHDLLX0 \iso14443a_inst/part2/sd_inst/seq_reg[1]  ( .D(n1794), .C(n3169), 
        .Q(\iso14443a_inst/part2/sd_inst/seq [1]) );
  DFRQHDLLX0 \iso14443a_inst/part4/reply_reg[1]  ( .D(n1564), .C(n3137), .Q(
        \iso14443a_inst/part4/reply [1]) );
  DFRQHDLLX0 \iso14443a_inst/part4/our_cid_reg[2]  ( .D(n3159), .C(n3162), .Q(
        \iso14443a_inst/part4/our_cid [2]) );
  DFRQHDLLX0 \iso14443a_inst/part4/rx_buffer_reg[0][3]  ( .D(n3290), .C(n3291), 
        .Q(\iso14443a_inst/part4/rx_buffer[0][3] ) );
  DFRQHDLLX0 \iso14443a_inst/part4/reply_reg[0]  ( .D(n1565), .C(n3137), .Q(
        \iso14443a_inst/part4/reply [0]) );
  DFRQHDLLX0 \adapter_inst/signal_control_inst/cached_cmd_reg[1]  ( .D(
        \adapter_inst/rx_cmd [1]), .C(n3425), .Q(
        \adapter_inst/signal_control_inst/cached_cmd [1]) );
  DFRQHDLLX0 \adapter_inst/signal_control_start_reg  ( .D(n3167), .C(n3169), 
        .Q(\adapter_inst/signal_control_start ) );
  DFRQHDLLX0 \iso14443a_inst/part2/sd_inst/counter_reg[3]  ( .D(n1363), .C(
        n3169), .Q(\iso14443a_inst/part2/sd_inst/counter [3]) );
  DFRQHDLLX0 \iso14443a_inst/part3/initialisation_inst/uid_matching_reg  ( .D(
        n1720), .C(n3169), .Q(\iso14443a_inst/part3/initialisation_inst/N61 )
         );
  DFRQHDLLX0 \adapter_inst/signal_control_inst/cached_auto_read_timing1_reg[2]  ( 
        .D(\adapter_inst/set_signals_mask[adc_enable] ), .C(n3425), .Q(
        \adapter_inst/signal_control_inst/cached_auto_read_timing1 [2]) );
  DFRQHDLLX0 \adapter_inst/signal_control_inst/cached_auto_read_timing1_reg[14]  ( 
        .D(\adapter_inst/set_signals_value[sens_config][1] ), .C(n3425), .Q(
        \adapter_inst/signal_control_inst/cached_auto_read_timing1 [14]) );
  DFRQHDLLX0 \adapter_inst/signal_control_inst/cached_auto_read_timing1_reg[4]  ( 
        .D(\adapter_inst/set_signals_mask[sens_enable] ), .C(n3425), .Q(
        \adapter_inst/signal_control_inst/cached_auto_read_timing1 [4]) );
  DFRQHDLLX0 \adapter_inst/signal_control_inst/cached_auto_read_timing1_reg[15]  ( 
        .D(\adapter_inst/set_signals_value[sens_config][2] ), .C(n3425), .Q(
        \adapter_inst/signal_control_inst/cached_auto_read_timing1 [15]) );
  DFRQHDLLX0 \iso14443a_inst/part4/replyStdBlock_reg[0]  ( .D(n1562), .C(n3137), .Q(\iso14443a_inst/part4/replyStdBlock [0]) );
  DFRQHDLLX0 \iso14443a_inst/part4/replyStdBlock_reg[1]  ( .D(n1561), .C(n3137), .Q(\iso14443a_inst/part4/replyStdBlock [1]) );
  DFRQHDLLX0 \iso14443a_inst/part2/sd_inst/counter_reg[4]  ( .D(n1364), .C(
        n3169), .Q(\iso14443a_inst/part2/sd_inst/counter [4]) );
  DFRSQHDLLX0 \iso14443a_inst/part3/framing_inst/s_inst/idle_reg  ( .D(n1235), 
        .C(n3427), .SN(n2965), .Q(
        \iso14443a_inst/part3/framing_inst/s_inst/idle ) );
  DFRQHDLLX0 \iso14443a_inst/part4/rx_buffer_reg[1][3]  ( .D(n3298), .C(n3300), 
        .Q(\iso14443a_inst/part4/rx_buffer[1][3] ) );
  DFRQHDLLX0 \iso14443a_inst/part2/sd_inst/counter_reg[7]  ( .D(n1367), .C(
        n3169), .Q(\iso14443a_inst/part2/sd_inst/counter [7]) );
  DFRQHDLLX0 \adapter_inst/rx_buffer_reg[4][1]  ( .D(n3225), .C(n3233), .Q(
        \adapter_inst/rx_cmd [1]) );
  DFRQHDLLX0 \iso14443a_inst/part4/rx_buffer_reg[1][1]  ( .D(n3299), .C(n3300), 
        .Q(\iso14443a_inst/part4/rx_buffer[1][1] ) );
  DFRQHDLLX0 \iso14443a_inst/part2/sd_inst/counter_reg[1]  ( .D(n1361), .C(
        n3169), .Q(\iso14443a_inst/part2/sd_inst/counter [1]) );
  DFRQHDLLX0 \iso14443a_inst/part2/sd_inst/counter_reg[5]  ( .D(n1365), .C(
        n3169), .Q(\iso14443a_inst/part2/sd_inst/counter [5]) );
  DFRQHDLLX0 \iso14443a_inst/part2/sd_inst/counter_reg[8]  ( .D(n1368), .C(
        n3169), .Q(\iso14443a_inst/part2/sd_inst/counter [8]) );
  DFRQHDLLX0 \iso14443a_inst/part2/sd_inst/counter_reg[0]  ( .D(n1369), .C(
        n3169), .Q(\iso14443a_inst/part2/sd_inst/counter [0]) );
  DFRQHDLLX0 \iso14443a_inst/part4/send_reply_reg  ( .D(n1236), .C(n3137), .Q(
        \iso14443a_inst/part4/send_reply ) );
  DFRQHDLLX0 \adapter_inst/rx_buffer_reg[4][0]  ( .D(n3226), .C(n3233), .Q(
        \adapter_inst/rx_cmd [0]) );
  DFRQHDLLX0 \iso14443a_inst/part2/sd_inst/counter_reg[2]  ( .D(n1362), .C(
        n3169), .Q(\iso14443a_inst/part2/sd_inst/counter [2]) );
  DFRQHDLLX0 \iso14443a_inst/part2/sd_inst/seq_reg[0]  ( .D(n1795), .C(n3169), 
        .Q(\iso14443a_inst/part2/sd_inst/seq [0]) );
  DFRQHDLLX0 \adapter_inst/signal_control_abort_reg  ( .D(n3168), .C(n3169), 
        .Q(\adapter_inst/signal_control_abort ) );
  DFRQHDLLX0 \iso14443a_inst/part4/tx_count_minus_1_reg[0]  ( .D(n1405), .C(
        n3137), .Q(\iso14443a_inst/part4/N211 ) );
  DFRSQHDLLX0 \adapter_inst/signal_control_inst/pause_n_synchronised_old_reg  ( 
        .D(pause_n_synchronised), .C(n3427), .SN(n2965), .Q(
        \adapter_inst/signal_control_inst/pause_n_synchronised_old ) );
  DFRSQHDLLX0 \pause_n_latch_sync/sync_inst/q_reg[0]  ( .D(
        \pause_n_latch_sync/sync_inst/tmp[0] ), .C(n3427), .SN(n2965), .Q(
        pause_n_synchronised) );
  DFRQHDLLX0 \iso14443a_inst/part4/our_cid_reg[3]  ( .D(n3160), .C(n3162), .Q(
        \iso14443a_inst/part4/our_cid [3]) );
  DFRQHDLLX0 \iso14443a_inst/part4/our_cid_reg[1]  ( .D(n3161), .C(n3162), .Q(
        \iso14443a_inst/part4/our_cid [1]) );
  DFRQHDLLX0 \adapter_inst/signal_control_inst/cached_sync_timing_reg[13]  ( 
        .D(\adapter_inst/set_signal_req_args[sync][5] ), .C(n3425), .Q(
        \adapter_inst/signal_control_inst/cached_sync_timing [13]) );
  DFRQHDLLX0 \iso14443a_inst/part3/initialisation_inst/is_AC_SELECT_for_us_reg  ( 
        .D(n1719), .C(n3169), .Q(
        \iso14443a_inst/part3/initialisation_inst/is_AC_SELECT_for_us ) );
  DFRQHDLLX0 \adapter_inst/signal_control_inst/cached_auto_read_timing1_reg[1]  ( 
        .D(\adapter_inst/set_signals_mask[adc_read] ), .C(n3425), .Q(
        \adapter_inst/signal_control_inst/cached_auto_read_timing1 [1]) );
  DFRQHDLLX0 \adapter_inst/signal_control_inst/cached_auto_read_timing1_reg[3]  ( 
        .D(\adapter_inst/set_signals_mask[sens_read] ), .C(n3425), .Q(
        \adapter_inst/signal_control_inst/cached_auto_read_timing1 [3]) );
  DFRQHDLLX0 \adapter_inst/signal_control_inst/cached_auto_read_timing1_reg[5]  ( 
        .D(\adapter_inst/set_signals_mask[sens_config][0] ), .C(n3425), .Q(
        \adapter_inst/signal_control_inst/cached_auto_read_timing1 [5]) );
  DFRQHDLLX0 \adapter_inst/signal_control_inst/cached_auto_read_timing1_reg[6]  ( 
        .D(\adapter_inst/set_signals_mask[sens_config][1] ), .C(n3425), .Q(
        \adapter_inst/signal_control_inst/cached_auto_read_timing1 [6]) );
  DFRQHDLLX0 \adapter_inst/signal_control_inst/cached_auto_read_timing1_reg[7]  ( 
        .D(\adapter_inst/set_signals_mask[sens_config][2] ), .C(n3425), .Q(
        \adapter_inst/signal_control_inst/cached_auto_read_timing1 [7]) );
  DFRQHDLLX0 \adapter_inst/signal_control_inst/cached_auto_read_timing1_reg[18]  ( 
        .D(\adapter_inst/auto_read_timing1 [18]), .C(n3425), .Q(
        \adapter_inst/signal_control_inst/cached_auto_read_timing1 [18]) );
  DFRQHDLLX0 \adapter_inst/signal_control_inst/cached_auto_read_timing1_reg[19]  ( 
        .D(\adapter_inst/auto_read_timing1 [19]), .C(n3425), .Q(
        \adapter_inst/signal_control_inst/cached_auto_read_timing1 [19]) );
  DFRQHDLLX0 \adapter_inst/signal_control_inst/cached_auto_read_timing1_reg[20]  ( 
        .D(\adapter_inst/auto_read_timing1 [20]), .C(n3425), .Q(
        \adapter_inst/signal_control_inst/cached_auto_read_timing1 [20]) );
  DFRQHDLLX0 \adapter_inst/signal_control_inst/cached_auto_read_timing1_reg[21]  ( 
        .D(\adapter_inst/auto_read_timing1 [21]), .C(n3425), .Q(
        \adapter_inst/signal_control_inst/cached_auto_read_timing1 [21]) );
  DFRQHDLLX0 \adapter_inst/signal_control_inst/cached_auto_read_timing1_reg[12]  ( 
        .D(\adapter_inst/set_signals_value[sens_enable] ), .C(n3425), .Q(
        \adapter_inst/signal_control_inst/cached_auto_read_timing1 [12]) );
  DFRQHDLLX0 \adapter_inst/signal_control_inst/cached_auto_read_timing1_reg[16]  ( 
        .D(\adapter_inst/auto_read_timing1 [16]), .C(n3425), .Q(
        \adapter_inst/signal_control_inst/cached_auto_read_timing1 [16]) );
  DFRQHDLLX0 \adapter_inst/signal_control_inst/cached_auto_read_timing1_reg[17]  ( 
        .D(\adapter_inst/auto_read_timing1 [17]), .C(n3425), .Q(
        \adapter_inst/signal_control_inst/cached_auto_read_timing1 [17]) );
  DFRQHDLLX0 \adapter_inst/signal_control_inst/cached_auto_read_timing1_reg[22]  ( 
        .D(\adapter_inst/auto_read_timing1 [22]), .C(n3425), .Q(
        \adapter_inst/signal_control_inst/cached_auto_read_timing1 [22]) );
  DFRQHDLLX0 \adapter_inst/signal_control_inst/cached_auto_read_timing1_reg[23]  ( 
        .D(\adapter_inst/auto_read_timing1 [23]), .C(n3425), .Q(
        \adapter_inst/signal_control_inst/cached_auto_read_timing1 [23]) );
  DFRQHDLLX0 \adapter_inst/signal_control_inst/cached_auto_read_timing1_reg[24]  ( 
        .D(\adapter_inst/auto_read_timing1 [24]), .C(n3425), .Q(
        \adapter_inst/signal_control_inst/cached_auto_read_timing1 [24]) );
  DFRQHDLLX0 \adapter_inst/signal_control_inst/cached_auto_read_timing1_reg[8]  ( 
        .D(\adapter_inst/set_signals_value[padding] ), .C(n3425), .Q(
        \adapter_inst/signal_control_inst/cached_auto_read_timing1 [8]) );
  DFRQHDLLX0 \adapter_inst/signal_control_inst/cached_auto_read_timing1_reg[9]  ( 
        .D(\adapter_inst/set_signals_value[adc_read] ), .C(n3425), .Q(
        \adapter_inst/signal_control_inst/cached_auto_read_timing1 [9]) );
  DFRQHDLLX0 \adapter_inst/signal_control_inst/cached_auto_read_timing1_reg[10]  ( 
        .D(\adapter_inst/set_signals_value[adc_enable] ), .C(n3425), .Q(
        \adapter_inst/signal_control_inst/cached_auto_read_timing1 [10]) );
  DFRQHDLLX0 \adapter_inst/signal_control_inst/cached_auto_read_timing1_reg[11]  ( 
        .D(\adapter_inst/set_signals_value[sens_read] ), .C(n3425), .Q(
        \adapter_inst/signal_control_inst/cached_auto_read_timing1 [11]) );
  DFRQHDLLX0 \adapter_inst/signal_control_inst/cached_auto_read_timing1_reg[13]  ( 
        .D(\adapter_inst/set_signals_value[sens_config][0] ), .C(n3425), .Q(
        \adapter_inst/signal_control_inst/cached_auto_read_timing1 [13]) );
  DFRQHDLLX0 \adapter_inst/signal_control_inst/cached_sync_timing_reg[14]  ( 
        .D(\adapter_inst/set_signal_req_args[sync][6] ), .C(n3425), .Q(
        \adapter_inst/signal_control_inst/cached_sync_timing [14]) );
  DFRQHDLLX0 \iso14443a_inst/part3/initialisation_inst/rx_buffer_reg[1][2]  ( 
        .D(n3267), .C(n3270), .Q(
        \iso14443a_inst/part3/initialisation_inst/rx_buffer[1][2] ) );
  DFRQHDLLX0 \adapter_inst/signal_control_inst/cached_sync_timing_reg[15]  ( 
        .D(\adapter_inst/set_signal_req_args[sync][7] ), .C(n3425), .Q(
        \adapter_inst/signal_control_inst/cached_sync_timing [15]) );
  DFRQHDLLX0 \iso14443a_inst/part3/framing_inst/ds_inst/out_iface_data_bits_reg[2]  ( 
        .D(n1781), .C(n3169), .Q(
        \iso14443a_inst/part3/rx_iface_bytes_to_init.data_bits [2]) );
  DFRQHDLLX0 \iso14443a_inst/part2/sd_inst/counter_reg[6]  ( .D(n1366), .C(
        n3169), .Q(\iso14443a_inst/part2/sd_inst/counter [6]) );
  DFRQHDLLX0 \adapter_inst/rx_buffer_reg[4][5]  ( .D(n3227), .C(n3233), .Q(
        \adapter_inst/rx_cmd [5]) );
  DFRQHDLLX0 \iso14443a_inst/part3/initialisation_inst/rx_buffer_reg[0][0]  ( 
        .D(n3260), .C(n3265), .Q(
        \iso14443a_inst/part3/initialisation_inst/rx_buffer[0][0] ) );
  DFRQHDLLX0 \iso14443a_inst/part3/initialisation_inst/rx_buffer_reg[1][6]  ( 
        .D(n3268), .C(n3270), .Q(
        \iso14443a_inst/part3/initialisation_inst/rx_buffer[1][6] ) );
  DFRQHDLLX0 \adapter_inst/rx_buffer_reg[4][4]  ( .D(n3228), .C(n3233), .Q(
        \adapter_inst/rx_cmd [4]) );
  DFRQHDLLX0 \iso14443a_inst/part3/initialisation_inst/rx_buffer_reg[1][1]  ( 
        .D(\iso14443a_inst/part3/rx_iface_bytes_to_init.data [1]), .C(n3270), 
        .Q(\iso14443a_inst/part3/initialisation_inst/rx_buffer[1][1] ) );
  DFRQHDLLX0 \adapter_inst/rx_buffer_reg[4][2]  ( .D(n3229), .C(n3233), .Q(
        \adapter_inst/rx_cmd [2]) );
  DFRQHDLLX0 \adapter_inst/rx_buffer_reg[4][6]  ( .D(n3230), .C(n3233), .Q(
        \adapter_inst/rx_cmd [6]) );
  DFRQHDLLX0 \iso14443a_inst/part3/initialisation_inst/rx_buffer_reg[1][5]  ( 
        .D(\iso14443a_inst/part3/rx_iface_bytes_to_init.data [5]), .C(n3270), 
        .Q(\iso14443a_inst/part3/initialisation_inst/rx_buffer[1][5] ) );
  DFRQHDLLX0 \iso14443a_inst/part3/initialisation_inst/rx_buffer_reg[1][4]  ( 
        .D(n3269), .C(n3270), .Q(
        \iso14443a_inst/part3/initialisation_inst/rx_buffer[1][4] ) );
  DFRQHDLLX0 \adapter_inst/rx_buffer_reg[4][3]  ( .D(n3231), .C(n3233), .Q(
        \adapter_inst/rx_cmd [3]) );
  DFRQHDLLX0 \adapter_inst/rx_buffer_reg[4][7]  ( .D(n3232), .C(n3233), .Q(
        \adapter_inst/rx_cmd [7]) );
  DFRQHDLLX0 \iso14443a_inst/part3/initialisation_inst/rx_buffer_reg[0][7]  ( 
        .D(\iso14443a_inst/part3/rx_iface_bytes_to_init.data [7]), .C(n3265), 
        .Q(\iso14443a_inst/part3/initialisation_inst/rx_buffer[0][7] ) );
  DFRQHDLLX0 \iso14443a_inst/part3/initialisation_inst/rx_buffer_reg[0][3]  ( 
        .D(n3261), .C(n3265), .Q(
        \iso14443a_inst/part3/initialisation_inst/rx_buffer[0][3] ) );
  DFRQHDLLX0 \adapter_inst/signal_control_inst/cached_sync_timing_reg[11]  ( 
        .D(n3417), .C(n3425), .Q(
        \adapter_inst/signal_control_inst/cached_sync_timing [11]) );
  DFRQHDLLX0 \adapter_inst/signal_control_inst/cached_sync_timing_reg[12]  ( 
        .D(n3418), .C(n3425), .Q(
        \adapter_inst/signal_control_inst/cached_sync_timing [12]) );
  DFRQHDLLX0 \iso14443a_inst/part3/initialisation_inst/rx_buffer_reg[0][1]  ( 
        .D(n3262), .C(n3265), .Q(
        \iso14443a_inst/part3/initialisation_inst/rx_buffer[0][1] ) );
  DFRQHDLLX0 \adapter_inst/signal_control_inst/cached_sync_timing_reg[10]  ( 
        .D(\adapter_inst/set_signal_req_args[sync][2] ), .C(n3425), .Q(
        \adapter_inst/signal_control_inst/cached_sync_timing [10]) );
  DFRQHDLLX0 \iso14443a_inst/part3/initialisation_inst/rx_buffer_reg[0][6]  ( 
        .D(n3263), .C(n3265), .Q(
        \iso14443a_inst/part3/initialisation_inst/rx_buffer[0][6] ) );
  DFRQHDLLX0 \adapter_inst/signal_control_inst/cached_sync_timing_reg[8]  ( 
        .D(\adapter_inst/set_signal_req_args[sync][0] ), .C(n3425), .Q(
        \adapter_inst/signal_control_inst/cached_sync_timing [8]) );
  DFRQHDLLX0 \iso14443a_inst/part3/framing_inst/ds_inst/out_iface_data_bits_reg[1]  ( 
        .D(n1782), .C(n3169), .Q(
        \iso14443a_inst/part3/rx_iface_bytes_to_init.data_bits [1]) );
  DFRQHDLLX0 \iso14443a_inst/part3/initialisation_inst/rx_buffer_reg[1][0]  ( 
        .D(\iso14443a_inst/part3/rx_iface_bytes_to_init.data [0]), .C(n3270), 
        .Q(\iso14443a_inst/part3/initialisation_inst/rx_buffer[1][0] ) );
  DFRQHDLLX0 \iso14443a_inst/part3/framing_inst/ds_inst/out_iface_data_bits_reg[0]  ( 
        .D(n1783), .C(n3169), .Q(
        \iso14443a_inst/part3/rx_iface_bytes_to_init.data_bits [0]) );
  DFRSQHDLLX0 \iso14443a_inst/part3/framing_inst/crc_inst/crc_a_inst/lfsr_reg[14]  ( 
        .D(n3379), .C(n3387), .SN(n2967), .Q(
        \iso14443a_inst/part3/framing_inst/crc [1]) );
  DFRQHDLLX0 \iso14443a_inst/part3/initialisation_inst/rx_buffer_reg[0][4]  ( 
        .D(n3264), .C(n3265), .Q(
        \iso14443a_inst/part3/initialisation_inst/rx_buffer[0][4] ) );
  DFRQHDLLX0 \adapter_inst/signal_control_inst/cached_sync_timing_reg[6]  ( 
        .D(n3419), .C(n3425), .Q(
        \adapter_inst/signal_control_inst/cached_sync_timing [6]) );
  DFRQHDLLX0 \iso14443a_inst/part3/initialisation_inst/rx_buffer_reg[0][5]  ( 
        .D(\iso14443a_inst/part3/rx_iface_bytes_to_init.data [5]), .C(n3265), 
        .Q(\iso14443a_inst/part3/initialisation_inst/rx_buffer[0][5] ) );
  DFRQHDLLX0 \adapter_inst/signal_control_inst/cached_sync_timing_reg[9]  ( 
        .D(n3420), .C(n3425), .Q(
        \adapter_inst/signal_control_inst/cached_sync_timing [9]) );
  DFRQHDLLX0 \iso14443a_inst/part3/initialisation_inst/rx_buffer_reg[0][2]  ( 
        .D(\iso14443a_inst/part3/rx_iface_bytes_to_init.data [2]), .C(n3265), 
        .Q(\iso14443a_inst/part3/initialisation_inst/rx_buffer[0][2] ) );
  DFRSQHDLLX0 \iso14443a_inst/part3/framing_inst/crc_inst/crc_a_inst/lfsr_reg[10]  ( 
        .D(n3380), .C(n3387), .SN(n2967), .Q(
        \iso14443a_inst/part3/framing_inst/crc [5]) );
  DFRSQHDLLX0 \iso14443a_inst/part3/framing_inst/crc_inst/crc_a_inst/lfsr_reg[15]  ( 
        .D(n3381), .C(n3387), .SN(n2967), .Q(
        \iso14443a_inst/part3/framing_inst/crc [0]) );
  DFRQHDLLX0 \adapter_inst/signal_control_inst/cached_sync_timing_reg[7]  ( 
        .D(n3421), .C(n3425), .Q(
        \adapter_inst/signal_control_inst/cached_sync_timing [7]) );
  DFRQHDLLX0 \adapter_inst/rx_buffer_reg[2][5]  ( .D(n3215), .C(n3219), .Q(
        \adapter_inst/rx_magic [21]) );
  DFRQHDLLX0 \adapter_inst/rx_buffer_reg[0][4]  ( .D(n3201), .C(n3205), .Q(
        \adapter_inst/rx_magic [4]) );
  DFRQHDLLX0 \adapter_inst/rx_buffer_reg[1][0]  ( .D(\app_rx_iface.data [0]), 
        .C(n3213), .Q(\adapter_inst/rx_magic [8]) );
  DFRQHDLLX0 \adapter_inst/rx_buffer_reg[0][2]  ( .D(\app_rx_iface.data [2]), 
        .C(n3205), .Q(\adapter_inst/rx_magic [2]) );
  DFRQHDLLX0 \adapter_inst/rx_buffer_reg[2][7]  ( .D(\app_rx_iface.data [7]), 
        .C(n3219), .Q(\adapter_inst/rx_magic [23]) );
  DFRQHDLLX0 \adapter_inst/rx_buffer_reg[0][6]  ( .D(\app_rx_iface.data [6]), 
        .C(n3205), .Q(\adapter_inst/rx_magic [6]) );
  DFRQHDLLX0 \adapter_inst/signal_control_inst/cached_sync_timing_reg[5]  ( 
        .D(\adapter_inst/set_signal_req_args[sync][13] ), .C(n3425), .Q(
        \adapter_inst/signal_control_inst/cached_sync_timing [5]) );
  DFRQHDLLX0 \adapter_inst/rx_buffer_reg[2][1]  ( .D(\app_rx_iface.data [1]), 
        .C(n3219), .Q(\adapter_inst/rx_magic [17]) );
  DFRQHDLLX0 \adapter_inst/rx_buffer_reg[0][5]  ( .D(\app_rx_iface.data [5]), 
        .C(n3205), .Q(\adapter_inst/rx_magic [5]) );
  DFRSQHDLLX0 \iso14443a_inst/part3/framing_inst/crc_inst/crc_a_inst/lfsr_reg[9]  ( 
        .D(n3382), .C(n3387), .SN(n2967), .Q(
        \iso14443a_inst/part3/framing_inst/crc [6]) );
  DFRSQHDLLX0 \iso14443a_inst/part3/framing_inst/crc_inst/crc_a_inst/lfsr_reg[6]  ( 
        .D(n3383), .C(n3387), .SN(n2967), .Q(
        \iso14443a_inst/part3/framing_inst/crc [9]) );
  DFRSQHDLLX0 \iso14443a_inst/part3/framing_inst/crc_inst/crc_a_inst/lfsr_reg[1]  ( 
        .D(n3384), .C(n3387), .SN(n2967), .Q(
        \iso14443a_inst/part3/framing_inst/crc [14]) );
  DFRSQHDLLX0 \iso14443a_inst/part3/framing_inst/crc_inst/crc_a_inst/lfsr_reg[2]  ( 
        .D(n3385), .C(n3387), .SN(n2967), .Q(
        \iso14443a_inst/part3/framing_inst/crc [13]) );
  DFRSQHDLLX0 \iso14443a_inst/part3/framing_inst/crc_inst/crc_a_inst/lfsr_reg[7]  ( 
        .D(n3386), .C(n3387), .SN(n2967), .Q(
        \iso14443a_inst/part3/framing_inst/crc [8]) );
  DFRQHDLLX0 \adapter_inst/rx_buffer_reg[3][1]  ( .D(n3221), .C(n3223), .Q(
        \adapter_inst/rx_magic [25]) );
  DFRQHDLLX0 \adapter_inst/rx_buffer_reg[3][2]  ( .D(n3222), .C(n3223), .Q(
        \adapter_inst/rx_magic [26]) );
  DFRQHDLLX0 \adapter_inst/rx_buffer_reg[2][0]  ( .D(n3216), .C(n3219), .Q(
        \adapter_inst/rx_magic [16]) );
  DFRQHDLLX0 \adapter_inst/rx_buffer_reg[2][2]  ( .D(n3217), .C(n3219), .Q(
        \adapter_inst/rx_magic [18]) );
  DFRQHDLLX0 \adapter_inst/rx_buffer_reg[2][6]  ( .D(n3218), .C(n3219), .Q(
        \adapter_inst/rx_magic [22]) );
  DFRQHDLLX0 \adapter_inst/rx_buffer_reg[0][3]  ( .D(n3202), .C(n3205), .Q(
        \adapter_inst/rx_magic [3]) );
  DFRQHDLLX0 \adapter_inst/rx_buffer_reg[0][7]  ( .D(n3203), .C(n3205), .Q(
        \adapter_inst/rx_magic [7]) );
  DFRQHDLLX0 \adapter_inst/rx_buffer_reg[2][3]  ( .D(\app_rx_iface.data [3]), 
        .C(n3219), .Q(\adapter_inst/rx_magic [19]) );
  DFRQHDLLX0 \adapter_inst/rx_buffer_reg[3][0]  ( .D(\app_rx_iface.data [0]), 
        .C(n3223), .Q(\adapter_inst/rx_magic [24]) );
  DFRQHDLLX0 \adapter_inst/rx_buffer_reg[3][6]  ( .D(\app_rx_iface.data [6]), 
        .C(n3223), .Q(\adapter_inst/rx_magic [30]) );
  DFRQHDLLX0 \adapter_inst/rx_buffer_reg[1][7]  ( .D(\app_rx_iface.data [7]), 
        .C(n3213), .Q(\adapter_inst/rx_magic [15]) );
  DFRQHDLLX0 \adapter_inst/rx_buffer_reg[3][7]  ( .D(\app_rx_iface.data [7]), 
        .C(n3223), .Q(\adapter_inst/rx_magic [31]) );
  DFRQHDLLX0 \adapter_inst/rx_buffer_reg[3][4]  ( .D(\app_rx_iface.data [4]), 
        .C(n3223), .Q(\adapter_inst/rx_magic [28]) );
  DFRQHDLLX0 \adapter_inst/rx_buffer_reg[1][1]  ( .D(\app_rx_iface.data [1]), 
        .C(n3213), .Q(\adapter_inst/rx_magic [9]) );
  DFRQHDLLX0 \adapter_inst/rx_buffer_reg[1][4]  ( .D(\app_rx_iface.data [4]), 
        .C(n3213), .Q(\adapter_inst/rx_magic [12]) );
  DFRQHDLLX0 \adapter_inst/rx_buffer_reg[3][5]  ( .D(\app_rx_iface.data [5]), 
        .C(n3223), .Q(\adapter_inst/rx_magic [29]) );
  DFRQHDLLX0 \adapter_inst/rx_buffer_reg[1][3]  ( .D(\app_rx_iface.data [3]), 
        .C(n3213), .Q(\adapter_inst/rx_magic [11]) );
  DFRQHDLLX0 \adapter_inst/rx_buffer_reg[1][5]  ( .D(\app_rx_iface.data [5]), 
        .C(n3213), .Q(\adapter_inst/rx_magic [13]) );
  DFRQHDLLX0 \adapter_inst/signal_control_inst/cached_sync_timing_reg[4]  ( 
        .D(n3422), .C(n3425), .Q(
        \adapter_inst/signal_control_inst/cached_sync_timing [4]) );
  DFRQHDLLX0 \adapter_inst/rx_buffer_reg[0][0]  ( .D(n3204), .C(n3205), .Q(
        \adapter_inst/rx_magic [0]) );
  DFRQHDLLX0 \adapter_inst/rx_buffer_reg[0][1]  ( .D(\app_rx_iface.data [1]), 
        .C(n3205), .Q(\adapter_inst/rx_magic [1]) );
  DFRQHDLLX0 \adapter_inst/rx_buffer_reg[3][3]  ( .D(\app_rx_iface.data [3]), 
        .C(n3223), .Q(\adapter_inst/rx_magic [27]) );
  DFRQHDLLX0 \adapter_inst/rx_buffer_reg[1][6]  ( .D(\app_rx_iface.data [6]), 
        .C(n3213), .Q(\adapter_inst/rx_magic [14]) );
  DFRQHDLLX0 \adapter_inst/rx_buffer_reg[1][2]  ( .D(\app_rx_iface.data [2]), 
        .C(n3213), .Q(\adapter_inst/rx_magic [10]) );
  DFRQHDLLX0 \adapter_inst/rx_buffer_reg[2][4]  ( .D(\app_rx_iface.data [4]), 
        .C(n3219), .Q(\adapter_inst/rx_magic [20]) );
  DFRQHDLLX0 \adapter_inst/signal_control_inst/cached_sync_timing_reg[3]  ( 
        .D(n3423), .C(n3425), .Q(
        \adapter_inst/signal_control_inst/cached_sync_timing [3]) );
  DFRQHDLLX0 \adapter_inst/signal_control_inst/cached_sync_timing_reg[2]  ( 
        .D(\adapter_inst/set_signal_req_args[sync][10] ), .C(n3425), .Q(
        \adapter_inst/signal_control_inst/cached_sync_timing [2]) );
  DFRQHDLLX0 \adapter_inst/signal_control_inst/cached_sync_timing_reg[0]  ( 
        .D(\adapter_inst/set_signal_req_args[sync][8] ), .C(n3425), .Q(
        \adapter_inst/signal_control_inst/cached_sync_timing [0]) );
  DFRQHDLLX0 \adapter_inst/signal_control_inst/cached_sync_timing_reg[1]  ( 
        .D(n3424), .C(n3425), .Q(
        \adapter_inst/signal_control_inst/cached_sync_timing [1]) );
  DFRRQHDLLX1 \iso14443a_inst/part2/tx_inst/lm_out_reg  ( .D(
        \iso14443a_inst/part2/tx_inst/N28 ), .C(clk), .RN(n2969), .Q(lm_out)
         );
  DFRHDLLX0 \iso14443a_inst/part4/app_rx_iface_data_reg[7]  ( .D(n1281), .C(
        n3169), .Q(\app_rx_iface.data [7]), .QN(n2950) );
  DFRRHDLLX0 \reset_synchroniser/shift_reg_reg[1]  ( .D(
        \reset_synchroniser/shift_reg[0] ), .C(clk), .RN(rst_n_async), .Q(
        rst_n), .QN(n2949) );
  INHDLLX1 U1830 ( .A(\adapter_inst/rx_count [4]), .Q(n1803) );
  NA2HDLLX1 U1831 ( .A(\adapter_inst/rx_count [2]), .B(
        \adapter_inst/rx_count [0]), .Q(n2374) );
  INHDLLX1 U1832 ( .A(\adapter_inst/rx_count [1]), .Q(n2384) );
  INHDLLX1 U1833 ( .A(\adapter_inst/rx_count [3]), .Q(n2343) );
  NO2HDLLX1 U1834 ( .A(n2384), .B(n2343), .Q(n2600) );
  INHDLLX1 U1835 ( .A(n2600), .Q(n2361) );
  ON31HDLLX1 U1836 ( .A(n1803), .B(n2374), .C(n2361), .D(
        \app_rx_iface.data_valid ), .Q(n2347) );
  NA2I1HDLLX1 U1837 ( .AN(\app_rx_iface.soc ), .B(n2347), .Q(n2345) );
  INHDLLX1 U1838 ( .A(\app_rx_iface.data_valid ), .Q(n2351) );
  INHDLLX1 U1839 ( .A(\adapter_inst/rx_count [0]), .Q(n2352) );
  AN22HDLLX1 U1840 ( .A(\adapter_inst/rx_count [0]), .B(n2345), .C(n2351), .D(
        n2352), .Q(n1682) );
  INHDLLX1 U1861 ( .A(
        \iso14443a_inst/part3/framing_inst/fd_inst/error_detected ), .Q(n2192)
         );
  NA2HDLLX1 U1862 ( .A(\iso14443a_inst/part2_to_part3_rx_iface.data_valid ), 
        .B(n2192), .Q(n2208) );
  NO2HDLLX1 U1863 ( .A(
        \iso14443a_inst/part3/framing_inst/fd_inst/next_bit_is_parity ), .B(
        n2208), .Q(\iso14443a_inst/part3/framing_inst/fd_inst/N50 ) );
  INHDLLX1 U1865 ( .A(\iso14443a_inst/part2/sd_inst/idle ), .Q(n2717) );
  NO2HDLLX1 U1866 ( .A(n2804), .B(n2717), .Q(
        \iso14443a_inst/part2/sd_inst/N73 ) );
  INHDLLX1 U1868 ( .A(\iso14443a_inst/part2/sd_inst/counter [8]), .Q(n2718) );
  INHDLLX1 U1869 ( .A(\iso14443a_inst/part2/sd_inst/seq [0]), .Q(n1814) );
  AN21HDLLX1 U1870 ( .A(n2718), .B(n1814), .C(
        \iso14443a_inst/part2/sd_inst/counter [6]), .Q(n1810) );
  INHDLLX1 U1871 ( .A(\iso14443a_inst/part2/sd_inst/counter [6]), .Q(n2725) );
  INHDLLX1 U1872 ( .A(\iso14443a_inst/part2/sd_inst/counter [3]), .Q(n2736) );
  ON211HDLLX0 U1873 ( .A(\iso14443a_inst/part2/sd_inst/seq [0]), .B(n2725), 
        .C(\iso14443a_inst/part2/sd_inst/counter [7]), .D(n2736), .Q(n1807) );
  NO2HDLLX1 U1874 ( .A(\iso14443a_inst/part2/sd_inst/counter [0]), .B(
        \iso14443a_inst/part2/sd_inst/counter [1]), .Q(n1816) );
  NO2HDLLX1 U1875 ( .A(\iso14443a_inst/part2/sd_inst/counter [4]), .B(
        \iso14443a_inst/part2/sd_inst/counter [5]), .Q(n1812) );
  ON211HDLLX0 U1876 ( .A(\iso14443a_inst/part2/sd_inst/counter [2]), .B(n1814), 
        .C(n1816), .D(n1812), .Q(n1806) );
  AN211HDLLX1 U1877 ( .A(\iso14443a_inst/part2/sd_inst/counter [8]), .B(
        \iso14443a_inst/part2/sd_inst/counter [2]), .C(n1807), .D(n1806), .Q(
        n1809) );
  AN32HDLLX1 U1878 ( .A(\iso14443a_inst/part2/sd_inst/counter [2]), .B(
        \iso14443a_inst/part2/sd_inst/seq [1]), .C(n2725), .D(
        \iso14443a_inst/part2/sd_inst/counter [8]), .E(
        \iso14443a_inst/part2/sd_inst/seq [1]), .Q(n1808) );
  ON211HDLLX0 U1879 ( .A(\iso14443a_inst/part2/sd_inst/seq [1]), .B(n1810), 
        .C(n1809), .D(n1808), .Q(n1811) );
  NO2HDLLX1 U1880 ( .A(n2988), .B(n1811), .Q(n2179) );
  NO2HDLLX1 U1881 ( .A(\iso14443a_inst/part2/sd_inst/idle ), .B(n2179), .Q(
        n1822) );
  NA2HDLLX1 U1882 ( .A(n2804), .B(n1811), .Q(n2716) );
  INHDLLX1 U1884 ( .A(\iso14443a_inst/part2/sd_inst/counter [2]), .Q(n2740) );
  NA4HDLLX1 U1885 ( .A(n1812), .B(n2740), .C(n2725), .D(n2736), .Q(n1815) );
  ON21HDLLX1 U1886 ( .A(n1816), .B(n2740), .C(n2736), .Q(n1813) );
  INHDLLX1 U1887 ( .A(\iso14443a_inst/part2/sd_inst/counter [7]), .Q(n2722) );
  ON211HDLLX0 U1888 ( .A(n1812), .B(n2725), .C(n2718), .D(n2722), .Q(n1817) );
  AN21HDLLX1 U1889 ( .A(\iso14443a_inst/part2/sd_inst/counter [6]), .B(n1813), 
        .C(n1817), .Q(n1895) );
  AN211HDLLX1 U1890 ( .A(\iso14443a_inst/part2/sd_inst/counter [7]), .B(n1815), 
        .C(n1895), .D(n1814), .Q(n1820) );
  AN31HDLLX1 U1891 ( .A(n1816), .B(n2740), .C(n2736), .D(n2725), .Q(n1818) );
  NO3HDLLX1 U1892 ( .A(\iso14443a_inst/part2/sd_inst/seq [0]), .B(n1818), .C(
        n1817), .Q(n1819) );
  AN211HDLLX1 U1893 ( .A(n1820), .B(n2718), .C(n1819), .D(n1898), .Q(n1821) );
  INHDLLX1 U1894 ( .A(\iso14443a_inst/part2/sd_inst/seq [1]), .Q(n1894) );
  ON22HDLLX0 U1895 ( .A(n1822), .B(n1898), .C(n1821), .D(n1894), .Q(n1794) );
  NO3HDLLX1 U1896 ( .A(\iso14443a_inst/part3/framing_inst/s_inst/bit_count [0]), .B(\iso14443a_inst/part3/framing_inst/s_inst/bit_count [1]), .C(
        \iso14443a_inst/part3/framing_inst/s_inst/bit_count [2]), .Q(n2761) );
  INHDLLX1 U1897 ( .A(n2761), .Q(n2754) );
  INHDLLX1 U1898 ( .A(\iso14443a_inst/part3/framing_inst/tx_iface_bits.req ), 
        .Q(n1943) );
  NO2HDLLX1 U1899 ( .A(n1943), .B(
        \iso14443a_inst/part3/framing_inst/s_inst/idle ), .Q(n2905) );
  INHDLLX1 U1900 ( .A(n2905), .Q(n2911) );
  NO2HDLLX1 U1901 ( .A(n2754), .B(n2911), .Q(
        \iso14443a_inst/part3/framing_inst/s_inst/N38 ) );
  INHDLLX1 U1903 ( .A(\iso14443a_inst/part3/initialisation_inst/state [1]), 
        .Q(n2258) );
  INHDLLX1 U1904 ( .A(\iso14443a_inst/part3/initialisation_inst/state [0]), 
        .Q(n2261) );
  NO2HDLLX1 U1905 ( .A(n2258), .B(n2261), .Q(n2892) );
  AN22HDLLX1 U1907 ( .A(n2892), .B(
        \iso14443a_inst/part4_to_part3_tx_iface.data_valid ), .C(
        \iso14443a_inst/part3/tx_iface_from_init.data_valid ), .D(n2989), .Q(
        n2939) );
  INHDLLX1 U1908 ( .A(\iso14443a_inst/part3/framing_inst/s_inst/idle ), .Q(
        n2709) );
  NO2HDLLX1 U1909 ( .A(n2939), .B(n2709), .Q(n1942) );
  NA2HDLLX1 U1910 ( .A(n2972), .B(n1942), .Q(n2907) );
  ON21HDLLX1 U1911 ( .A(\iso14443a_inst/part3/tx_iface_from_init.data_bits [0]), .B(\iso14443a_inst/part3/tx_iface_from_init.data_bits [1]), .C(n2989), .Q(
        n2902) );
  INHDLLX1 U1912 ( .A(\iso14443a_inst/part3/tx_iface_from_init.data_bits [2]), 
        .Q(n2846) );
  NO2HDLLX1 U1913 ( .A(n2892), .B(n2846), .Q(n1823) );
  EN2HDLLX0 U1914 ( .A(n2902), .B(n1823), .Q(n1825) );
  NA2HDLLX1 U1915 ( .A(n2972), .B(
        \iso14443a_inst/part3/framing_inst/s_inst/N38 ), .Q(n2897) );
  OR2HDLLX1 U1916 ( .A(\iso14443a_inst/part3/framing_inst/s_inst/bit_count [0]), .B(\iso14443a_inst/part3/framing_inst/s_inst/bit_count [1]), .Q(n2910) );
  ON21HDLLX1 U1917 ( .A(n2905), .B(n1942), .C(n2972), .Q(n2904) );
  AN32HDLLX1 U1918 ( .A(n2905), .B(
        \iso14443a_inst/part3/framing_inst/s_inst/bit_count [2]), .C(n2910), 
        .D(n2904), .E(\iso14443a_inst/part3/framing_inst/s_inst/bit_count [2]), 
        .Q(n1824) );
  ON211HDLLX0 U1919 ( .A(n2907), .B(n1825), .C(n2897), .D(n1824), .Q(n1264) );
  INHDLLX1 U1920 ( .A(\adapter_inst/rx_cmd [0]), .Q(n2595) );
  INHDLLX1 U1921 ( .A(\adapter_inst/rx_cmd [1]), .Q(n2630) );
  NO2HDLLX1 U1922 ( .A(\adapter_inst/signal_control_inst/state [2]), .B(
        \adapter_inst/signal_control_inst/state [1]), .Q(n2598) );
  NO3HDLLX1 U1923 ( .A(\adapter_inst/rx_cmd [4]), .B(\adapter_inst/rx_cmd [7]), 
        .C(\adapter_inst/rx_cmd [3]), .Q(n1826) );
  INHDLLX1 U1924 ( .A(\adapter_inst/rx_cmd [5]), .Q(n2622) );
  NA2HDLLX1 U1925 ( .A(n1826), .B(n2622), .Q(n2609) );
  NO3HDLLX1 U1926 ( .A(\adapter_inst/rx_cmd [6]), .B(\adapter_inst/rx_cmd [2]), 
        .C(n2609), .Q(n2605) );
  INHDLLX1 U1927 ( .A(\adapter_inst/signal_control_inst/state [0]), .Q(n2597)
         );
  NA4HDLLX1 U1928 ( .A(n2598), .B(\adapter_inst/signal_control_start ), .C(
        n2605), .D(n2597), .Q(n1827) );
  AN221HDLLX1 U1929 ( .A(\adapter_inst/rx_cmd [0]), .B(
        \adapter_inst/rx_cmd [1]), .C(n2595), .D(n2630), .E(n1827), .Q(n2589)
         );
  NA3HDLLX1 U1931 ( .A(n2589), .B(n2971), .C(n2986), .Q(n2585) );
  NA2HDLLX1 U1939 ( .A(\iso14443a_inst/part3/rx_iface_bytes_to_routing.eoc ), 
        .B(n2989), .Q(n1900) );
  INHDLLX1 U1940 ( .A(n1900), .Q(
        \iso14443a_inst/part3/rx_iface_bytes_to_init.eoc ) );
  NO3HDLLX1 U1941 ( .A(\adapter_inst/signal_control_inst/state [2]), .B(
        \adapter_inst/signal_control_inst/state [1]), .C(n2597), .Q(n2441) );
  INHDLLX1 U1942 ( .A(\adapter_inst/signal_control_inst/counter [21]), .Q(
        n2017) );
  INHDLLX1 U1943 ( .A(\adapter_inst/signal_control_inst/counter [16]), .Q(
        n2452) );
  INHDLLX1 U1944 ( .A(\adapter_inst/signal_control_inst/counter [18]), .Q(
        n2453) );
  INHDLLX1 U1945 ( .A(\adapter_inst/signal_control_inst/counter [19]), .Q(
        n2007) );
  NA4HDLLX1 U1946 ( .A(n2017), .B(n2452), .C(n2453), .D(n2007), .Q(n1857) );
  INHDLLX1 U1947 ( .A(\adapter_inst/signal_control_inst/counter [15]), .Q(
        n2006) );
  NA2HDLLX1 U1948 ( .A(
        \adapter_inst/signal_control_inst/cached_sync_timing [15]), .B(n2006), 
        .Q(n1831) );
  INHDLLX1 U1949 ( .A(\adapter_inst/signal_control_inst/counter [14]), .Q(
        n2451) );
  ON22HDLLX0 U1950 ( .A(
        \adapter_inst/signal_control_inst/cached_sync_timing [15]), .B(n2006), 
        .C(\adapter_inst/signal_control_inst/cached_sync_timing [14]), .D(
        n2451), .Q(n1830) );
  AN211HDLLX1 U1951 ( .A(n1831), .B(n1830), .C(
        \adapter_inst/signal_control_inst/counter [24]), .D(
        \adapter_inst/signal_control_inst/counter [20]), .Q(n1855) );
  INHDLLX1 U1952 ( .A(\adapter_inst/signal_control_inst/counter [8]), .Q(n2448) );
  INHDLLX1 U1953 ( .A(\adapter_inst/signal_control_inst/cached_sync_timing [9]), .Q(n2541) );
  NO2HDLLX1 U1954 ( .A(\adapter_inst/signal_control_inst/counter [9]), .B(
        n2541), .Q(n1844) );
  INHDLLX1 U1955 ( .A(\adapter_inst/signal_control_inst/cached_sync_timing [6]), .Q(n2537) );
  INHDLLX1 U1956 ( .A(\adapter_inst/signal_control_inst/cached_sync_timing [7]), .Q(n2539) );
  NO2HDLLX1 U1957 ( .A(n2539), .B(
        \adapter_inst/signal_control_inst/counter [7]), .Q(n1840) );
  INHDLLX1 U1958 ( .A(n1840), .Q(n1842) );
  INHDLLX1 U1959 ( .A(\adapter_inst/signal_control_inst/counter [6]), .Q(n2447) );
  INHDLLX1 U1960 ( .A(\adapter_inst/signal_control_inst/cached_sync_timing [4]), .Q(n2535) );
  INHDLLX1 U1961 ( .A(\adapter_inst/signal_control_inst/counter [3]), .Q(n2522) );
  INHDLLX1 U1962 ( .A(\adapter_inst/signal_control_inst/counter [4]), .Q(n2519) );
  AN22HDLLX1 U1963 ( .A(
        \adapter_inst/signal_control_inst/cached_sync_timing [3]), .B(n2522), 
        .C(\adapter_inst/signal_control_inst/cached_sync_timing [4]), .D(n2519), .Q(n1837) );
  INHDLLX1 U1964 ( .A(\adapter_inst/signal_control_inst/cached_sync_timing [1]), .Q(n2531) );
  INHDLLX1 U1965 ( .A(\adapter_inst/signal_control_inst/counter [1]), .Q(n2486) );
  ON21HDLLX1 U1966 ( .A(
        \adapter_inst/signal_control_inst/cached_sync_timing [1]), .B(n2486), 
        .C(\adapter_inst/signal_control_inst/cached_sync_timing [0]), .Q(n1832) );
  ON22HDLLX0 U1967 ( .A(\adapter_inst/signal_control_inst/counter [1]), .B(
        n2531), .C(\adapter_inst/signal_control_inst/counter [0]), .D(n1832), 
        .Q(n1835) );
  INHDLLX1 U1968 ( .A(\adapter_inst/signal_control_inst/cached_sync_timing [3]), .Q(n2533) );
  NA2HDLLX1 U1969 ( .A(\adapter_inst/signal_control_inst/counter [3]), .B(
        n2533), .Q(n1834) );
  NA22HDLLX1 U1970 ( .A(n1835), .B(
        \adapter_inst/signal_control_inst/cached_sync_timing [2]), .C(
        \adapter_inst/signal_control_inst/counter [2]), .Q(n1833) );
  ON211HDLLX0 U1971 ( .A(n1835), .B(
        \adapter_inst/signal_control_inst/cached_sync_timing [2]), .C(n1834), 
        .D(n1833), .Q(n1836) );
  AN22HDLLX1 U1972 ( .A(\adapter_inst/signal_control_inst/counter [4]), .B(
        n2535), .C(n1837), .D(n1836), .Q(n1838) );
  INHDLLX1 U1973 ( .A(\adapter_inst/signal_control_inst/counter [5]), .Q(n2031) );
  CAGHDLLX0 U1974 ( .A(
        \adapter_inst/signal_control_inst/cached_sync_timing [5]), .B(n1838), 
        .CI(n2031), .CO(n1839) );
  AN211HDLLX1 U1975 ( .A(
        \adapter_inst/signal_control_inst/cached_sync_timing [6]), .B(n2447), 
        .C(n1840), .D(n1839), .Q(n1841) );
  AN211HDLLX1 U1977 ( .A(
        \adapter_inst/signal_control_inst/cached_sync_timing [8]), .B(n2448), 
        .C(n1844), .D(n1843), .Q(n1848) );
  INHDLLX1 U1978 ( .A(\adapter_inst/signal_control_inst/counter [9]), .Q(n2027) );
  AN211HDLLX1 U1979 ( .A(
        \adapter_inst/signal_control_inst/cached_sync_timing [9]), .B(n2027), 
        .C(\adapter_inst/signal_control_inst/cached_sync_timing [8]), .D(n2448), .Q(n1847) );
  INHDLLX1 U1980 ( .A(\adapter_inst/signal_control_inst/counter [10]), .Q(
        n2449) );
  ON22HDLLX0 U1981 ( .A(
        \adapter_inst/signal_control_inst/cached_sync_timing [9]), .B(n2027), 
        .C(\adapter_inst/signal_control_inst/cached_sync_timing [10]), .D(
        n2449), .Q(n1846) );
  INHDLLX1 U1982 ( .A(\adapter_inst/signal_control_inst/counter [11]), .Q(
        n2024) );
  AN22HDLLX1 U1983 ( .A(
        \adapter_inst/signal_control_inst/cached_sync_timing [10]), .B(n2449), 
        .C(\adapter_inst/signal_control_inst/cached_sync_timing [11]), .D(
        n2024), .Q(n1845) );
  ON31HDLLX1 U1984 ( .A(n1848), .B(n1847), .C(n1846), .D(n1845), .Q(n1850) );
  INHDLLX1 U1985 ( .A(
        \adapter_inst/signal_control_inst/cached_sync_timing [11]), .Q(n2543)
         );
  INHDLLX1 U1986 ( .A(
        \adapter_inst/signal_control_inst/cached_sync_timing [12]), .Q(n2545)
         );
  AN22HDLLX1 U1987 ( .A(\adapter_inst/signal_control_inst/counter [11]), .B(
        n2543), .C(\adapter_inst/signal_control_inst/counter [12]), .D(n2545), 
        .Q(n1849) );
  INHDLLX1 U1988 ( .A(\adapter_inst/signal_control_inst/counter [12]), .Q(
        n2450) );
  AN22HDLLX1 U1989 ( .A(n1850), .B(n1849), .C(
        \adapter_inst/signal_control_inst/cached_sync_timing [12]), .D(n2450), 
        .Q(n1853) );
  AN22HDLLX1 U1990 ( .A(
        \adapter_inst/signal_control_inst/cached_sync_timing [14]), .B(n2451), 
        .C(\adapter_inst/signal_control_inst/cached_sync_timing [15]), .D(
        n2006), .Q(n1852) );
  NA22HDLLX1 U1991 ( .A(\adapter_inst/signal_control_inst/counter [13]), .B(
        n1853), .C(\adapter_inst/signal_control_inst/cached_sync_timing [13]), 
        .Q(n1851) );
  ON211HDLLX0 U1992 ( .A(\adapter_inst/signal_control_inst/counter [13]), .B(
        n1853), .C(n1852), .D(n1851), .Q(n1854) );
  INHDLLX1 U1993 ( .A(\adapter_inst/signal_control_inst/counter [17]), .Q(
        n2009) );
  INHDLLX1 U1994 ( .A(\adapter_inst/signal_control_inst/counter [23]), .Q(
        n2455) );
  NA4HDLLX1 U1995 ( .A(n1855), .B(n1854), .C(n2009), .D(n2455), .Q(n1856) );
  ON31HDLLX1 U1996 ( .A(\adapter_inst/signal_control_inst/counter [22]), .B(
        n1857), .C(n1856), .D(n2804), .Q(n2442) );
  INHDLLX1 U1997 ( .A(n2442), .Q(n2044) );
  INHDLLX1 U2000 ( .A(\adapter_inst/signal_control_inst/cached_cmd [0]), .Q(
        n1860) );
  NA2HDLLX1 U2003 ( .A(n1860), .B(
        \adapter_inst/signal_control_inst/cached_cmd [1]), .Q(n2564) );
  INHDLLX1 U2004 ( .A(n2564), .Q(n2457) );
  ON211HDLLX0 U2005 ( .A(n2457), .B(
        \adapter_inst/signal_control_inst/new_signals[sens_enable] ), .C(n2565), .D(n2986), .Q(n1861) );
  ON31HDLLX1 U2006 ( .A(\adapter_inst/signal_control_abort ), .B(n2565), .C(
        n2979), .D(n1861), .Q(n1449) );
  ON211HDLLX0 U2008 ( .A(n2457), .B(
        \adapter_inst/signal_control_inst/new_signals[adc_enable] ), .C(n2565), 
        .D(n2986), .Q(n1862) );
  ON31HDLLX1 U2009 ( .A(\adapter_inst/signal_control_abort ), .B(n2565), .C(
        n2981), .D(n1862), .Q(n1451) );
  AN21HDLLX1 U2011 ( .A(\iso14443a_inst/part3/framing_inst/fdt_inst/count [0]), 
        .B(\iso14443a_inst/part3/framing_inst/fdt_inst/seen_pause ), .C(
        \iso14443a_inst/part3/framing_inst/fdt_inst/count [1]), .Q(n1863) );
  ON21HDLLX1 U2012 ( .A(n2784), .B(n1863), .C(n2804), .Q(n1332) );
  INHDLLX1 U2013 ( .A(\iso14443a_inst/part3/rx_iface_bits_to_init.data_valid ), 
        .Q(n1947) );
  NO2HDLLX1 U2014 ( .A(\iso14443a_inst/part3/framing_inst/ds_inst/seen_error ), 
        .B(n1947), .Q(n1878) );
  INHDLLX1 U2015 ( .A(n1878), .Q(n2211) );
  INHDLLX1 U2016 ( .A(
        \iso14443a_inst/part3/rx_iface_bytes_to_init.data_bits [0]), .Q(n2210)
         );
  INHDLLX1 U2017 ( .A(
        \iso14443a_inst/part3/rx_iface_bytes_to_init.data_bits [1]), .Q(n2212)
         );
  NO2HDLLX1 U2018 ( .A(n2210), .B(n2212), .Q(n1879) );
  NA2HDLLX1 U2019 ( .A(n1879), .B(
        \iso14443a_inst/part3/rx_iface_bytes_to_init.data_bits [2]), .Q(n1968)
         );
  NO3HDLLX1 U2020 ( .A(
        \iso14443a_inst/part3/rx_iface_bytes_to_init.data_bits [0]), .B(
        \iso14443a_inst/part3/rx_iface_bytes_to_init.data_bits [1]), .C(
        \iso14443a_inst/part3/rx_iface_bytes_to_init.data_bits [2]), .Q(n2248)
         );
  NA4I3HDLLX1 U2021 ( .AN(n2248), .BN(
        \iso14443a_inst/part3/framing_inst/ds_inst/seen_error ), .CN(
        \iso14443a_inst/part3/rx_iface_bits_to_init.error ), .D(
        \iso14443a_inst/part3/rx_iface_bits_to_init.eoc ), .Q(n1864) );
  ON21HDLLX1 U2022 ( .A(n2211), .B(n1968), .C(n1864), .Q(
        \iso14443a_inst/part3/framing_inst/ds_inst/N48 ) );
  INHDLLX1 U2023 ( .A(\iso14443a_inst/part3/rx_iface_bytes_to_routing.soc ), 
        .Q(n2712) );
  NO2HDLLX1 U2024 ( .A(n2258), .B(n2712), .Q(n2308) );
  INHDLLX1 U2025 ( .A(\iso14443a_inst/part4/rx_error_flag ), .Q(n2305) );
  NA3HDLLX1 U2026 ( .A(\iso14443a_inst/part3/initialisation_inst/state [1]), 
        .B(\iso14443a_inst/part3/rx_iface_bytes_to_routing.error ), .C(n2305), 
        .Q(n2138) );
  ON21HDLLX1 U2027 ( .A(n2308), .B(n2305), .C(n2138), .Q(n1570) );
  INHDLLX1 U2028 ( .A(\iso14443a_inst/part3/framing_inst/fdt_inst/count [8]), 
        .Q(n2799) );
  INHDLLX1 U2029 ( .A(\iso14443a_inst/part3/framing_inst/fdt_inst/count [4]), 
        .Q(n2787) );
  INHDLLX1 U2030 ( .A(\iso14443a_inst/part3/framing_inst/fdt_inst/count [0]), 
        .Q(n2781) );
  NA4HDLLX1 U2031 ( .A(\iso14443a_inst/part3/framing_inst/fdt_inst/count [3]), 
        .B(n2799), .C(n2787), .D(n2781), .Q(n1868) );
  INHDLLX1 U2032 ( .A(\iso14443a_inst/part3/framing_inst/fdt_inst/count [9]), 
        .Q(n2808) );
  INHDLLX1 U2033 ( .A(\iso14443a_inst/part3/framing_inst/fdt_inst/count [5]), 
        .Q(n2796) );
  NA4HDLLX1 U2034 ( .A(\iso14443a_inst/part3/framing_inst/fdt_inst/count [7]), 
        .B(\iso14443a_inst/part3/framing_inst/fdt_inst/count [1]), .C(n2808), 
        .D(n2796), .Q(n1867) );
  INHDLLX1 U2035 ( .A(\iso14443a_inst/part3/framing_inst/fdt_inst/count [6]), 
        .Q(n2795) );
  INHDLLX1 U2036 ( .A(\iso14443a_inst/part3/framing_inst/fdt_inst/count [10]), 
        .Q(n2810) );
  AN21HDLLX1 U2037 ( .A(n2795), .B(
        \iso14443a_inst/part3/framing_inst/last_rx_bit ), .C(n2810), .Q(n1865)
         );
  ON211HDLLX0 U2038 ( .A(n2795), .B(
        \iso14443a_inst/part3/framing_inst/last_rx_bit ), .C(
        \iso14443a_inst/part3/framing_inst/fdt_inst/count [2]), .D(n1865), .Q(
        n1866) );
  NO3HDLLX1 U2039 ( .A(n1868), .B(n1867), .C(n1866), .Q(n2082) );
  INHDLLX1 U2040 ( .A(\iso14443a_inst/part3/framing_inst/fdt_inst/seen_pause ), 
        .Q(n2805) );
  ON21HDLLX1 U2041 ( .A(n2082), .B(n2805), .C(n2804), .Q(n1334) );
  INHDLLX1 U2042 ( .A(\iso14443a_inst/part2/tx_inst/bc_inst/count [6]), .Q(
        n2747) );
  INHDLLX1 U2043 ( .A(\iso14443a_inst/part3_to_part2_tx_iface.data[0] ), .Q(
        n2830) );
  AN32HDLLX1 U2044 ( .A(\iso14443a_inst/part2/tx_inst/state [1]), .B(n2747), 
        .C(n2830), .D(\iso14443a_inst/part2/tx_inst/bc_inst/count [6]), .E(
        \iso14443a_inst/part2/tx_inst/encoded_data ), .Q(n1871) );
  NO2HDLLX1 U2045 ( .A(\iso14443a_inst/part2/tx_inst/state [0]), .B(
        \iso14443a_inst/part2/tx_inst/state [1]), .Q(n2176) );
  NO3HDLLX1 U2046 ( .A(\iso14443a_inst/part2/tx_inst/bc_inst/count [3]), .B(
        \iso14443a_inst/part2/tx_inst/bc_inst/count [1]), .C(
        \iso14443a_inst/part2/tx_inst/bc_inst/count [0]), .Q(n1869) );
  NA4I3HDLLX1 U2047 ( .AN(\iso14443a_inst/part2/tx_inst/bc_inst/count [2]), 
        .BN(\iso14443a_inst/part2/tx_inst/bc_inst/count [4]), .CN(
        \iso14443a_inst/part2/tx_inst/bc_inst/count [5]), .D(n1869), .Q(n2746)
         );
  NO2HDLLX1 U2048 ( .A(n2176), .B(n2746), .Q(n1870) );
  MU2HDLLX1 U2049 ( .IN0(\iso14443a_inst/part2/tx_inst/encoded_data ), .IN1(
        n1871), .S(n1870), .Q(n1801) );
  INHDLLX1 U2050 ( .A(\iso14443a_inst/part3/framing_inst/crc_inst/crc_type ), 
        .Q(n2710) );
  AN22HDLLX1 U2051 ( .A(\iso14443a_inst/part3/framing_inst/crc_inst/crc_type ), 
        .B(n1943), .C(n1947), .D(n2710), .Q(
        \iso14443a_inst/part3/framing_inst/crc_inst/N8 ) );
  INHDLLX1 U2052 ( .A(
        \iso14443a_inst/part3/framing_inst/tx_iface_bits.data[0] ), .Q(n1944)
         );
  INHDLLX1 U2053 ( .A(\iso14443a_inst/part3/rx_iface_bits_to_init.data[0] ), 
        .Q(n2295) );
  AN22HDLLX1 U2054 ( .A(\iso14443a_inst/part3/framing_inst/crc_inst/crc_type ), 
        .B(n1944), .C(n2295), .D(n2710), .Q(n1873) );
  NA2HDLLX1 U2055 ( .A(n2976), .B(
        \iso14443a_inst/part3/framing_inst/crc_inst/N8 ), .Q(n1872) );
  MU2HDLLX1 U2056 ( .IN0(n1873), .IN1(
        \iso14443a_inst/part3/framing_inst/crc_inst/crc_data ), .S(n1872), .Q(
        n1265) );
  INHDLLX1 U2057 ( .A(\iso14443a_inst/part3/framing_inst/crc [4]), .Q(n2819)
         );
  NO2HDLLX1 U2059 ( .A(\iso14443a_inst/part3/framing_inst/crc_inst/crc_start ), 
        .B(n2984), .Q(n2817) );
  INHDLLX1 U2060 ( .A(\iso14443a_inst/part3/framing_inst/crc [0]), .Q(n2944)
         );
  MU2IHDLLX1 U2061 ( .IN0(\iso14443a_inst/part3/framing_inst/crc [0]), .IN1(
        n2944), .S(\iso14443a_inst/part3/framing_inst/crc_inst/crc_data ), .Q(
        n1874) );
  INHDLLX1 U2064 ( .A(n2817), .Q(n2820) );
  NO2HDLLX1 U2065 ( .A(n2820), .B(n1874), .Q(n2814) );
  INHDLLX1 U2068 ( .A(\iso14443a_inst/part3/framing_inst/crc [11]), .Q(n2815)
         );
  AND2HDLLX0 U2071 ( .A(\iso14443a_inst/part3/initialisation_inst/state [1]), 
        .B(\iso14443a_inst/part3/rx_iface_bytes_to_routing.eoc ), .Q(
        \iso14443a_inst/part3_to_part4_rx_iface.eoc ) );
  INHDLLX1 U2072 ( .A(n1879), .Q(n2218) );
  NO2HDLLX1 U2074 ( .A(n2949), .B(n2712), .Q(n2206) );
  NO2HDLLX1 U2075 ( .A(n2949), .B(n2211), .Q(n2232) );
  NO2HDLLX1 U2076 ( .A(n2206), .B(n2232), .Q(n2209) );
  AN21HDLLX1 U2077 ( .A(n1878), .B(n2218), .C(n2209), .Q(n1880) );
  INHDLLX1 U2078 ( .A(
        \iso14443a_inst/part3/rx_iface_bytes_to_init.data_bits [2]), .Q(n1890)
         );
  INHDLLX1 U2079 ( .A(n2232), .Q(n2214) );
  NO2HDLLX1 U2080 ( .A(
        \iso14443a_inst/part3/rx_iface_bytes_to_init.data_bits [2]), .B(n2214), 
        .Q(n2230) );
  NA2HDLLX1 U2081 ( .A(n1879), .B(n2230), .Q(n2225) );
  ON21HDLLX1 U2082 ( .A(n1880), .B(n1890), .C(n2225), .Q(n1781) );
  INHDLLX1 U2083 ( .A(\iso14443a_inst/part3/framing_inst/fe_inst/state [2]), 
        .Q(n2773) );
  NO3HDLLX1 U2084 ( .A(\iso14443a_inst/part3/framing_inst/fe_inst/state [0]), 
        .B(\iso14443a_inst/part3/framing_inst/fe_inst/state [1]), .C(n2773), 
        .Q(n2839) );
  INHDLLX1 U2085 ( .A(\iso14443a_inst/part3/framing_inst/fe_inst/state [1]), 
        .Q(n2770) );
  NO2HDLLX1 U2086 ( .A(n2770), .B(
        \iso14443a_inst/part3/framing_inst/fe_inst/state [2]), .Q(n2828) );
  INHDLLX1 U2087 ( .A(\iso14443a_inst/part3/framing_inst/fe_inst/state [0]), 
        .Q(n2759) );
  NA2HDLLX1 U2088 ( .A(n2828), .B(n2759), .Q(n1914) );
  NA2I1HDLLX1 U2089 ( .AN(n2839), .B(n1914), .Q(n2825) );
  NO2HDLLX1 U2090 ( .A(\iso14443a_inst/part3/framing_inst/fe_inst/state [2]), 
        .B(\iso14443a_inst/part3/framing_inst/fe_inst/state [1]), .Q(n2824) );
  INHDLLX1 U2091 ( .A(n2824), .Q(n2755) );
  NO2HDLLX1 U2092 ( .A(n2759), .B(n2755), .Q(n1884) );
  AN22HDLLX1 U2093 ( .A(n2828), .B(
        \iso14443a_inst/part3/framing_inst/fe_inst/cached_crc [0]), .C(
        \iso14443a_inst/part3/framing_inst/tx_iface_bits.data[0] ), .D(n1884), 
        .Q(n1881) );
  ON22HDLLX0 U2094 ( .A(\iso14443a_inst/part3/framing_inst/fe_inst/state [0]), 
        .B(\iso14443a_inst/part3/framing_inst/tx_iface_bits.data[0] ), .C(
        \iso14443a_inst/part3/framing_inst/fe_inst/parity ), .D(n1881), .Q(
        n1882) );
  NO2HDLLX1 U2095 ( .A(n2825), .B(n1882), .Q(n1889) );
  NA2HDLLX1 U2096 ( .A(n2969), .B(\iso14443a_inst/part3_to_part2_tx_iface.req ), .Q(n1915) );
  INHDLLX1 U2097 ( .A(n1915), .Q(n2827) );
  NO3HDLLX1 U2098 ( .A(n2892), .B(\iso14443a_inst/part3/tx_append_crc_init ), 
        .C(n2709), .Q(n2765) );
  NA2I1HDLLX1 U2099 ( .AN(\iso14443a_inst/part3/framing_inst/fe_inst/crc_byte ), .B(n2839), .Q(n2762) );
  ON21HDLLX1 U2100 ( .A(n2765), .B(n1914), .C(n2762), .Q(n1883) );
  NA4HDLLX1 U2101 ( .A(n2824), .B(
        \iso14443a_inst/part3/framing_inst/fdt_trigger ), .C(n2759), .D(n2709), 
        .Q(n2775) );
  NA2HDLLX1 U2102 ( .A(\iso14443a_inst/part3/framing_inst/fe_inst/state [0]), 
        .B(\iso14443a_inst/part3_to_part2_tx_iface.req ), .Q(n2772) );
  AN211HDLLX1 U2103 ( .A(n2775), .B(n2772), .C(
        \iso14443a_inst/part3/framing_inst/fe_inst/state [2]), .D(n2949), .Q(
        n2826) );
  AN21HDLLX1 U2104 ( .A(n2827), .B(n1883), .C(n2826), .Q(n1888) );
  INHDLLX1 U2105 ( .A(n1884), .Q(n1885) );
  INHDLLX1 U2106 ( .A(n2828), .Q(n1913) );
  ON22HDLLX0 U2107 ( .A(
        \iso14443a_inst/part3/framing_inst/tx_iface_bits.data[0] ), .B(n1885), 
        .C(\iso14443a_inst/part3/framing_inst/fe_inst/cached_crc [0]), .D(
        n1913), .Q(n1886) );
  ON21HDLLX1 U2108 ( .A(n1888), .B(n1886), .C(
        \iso14443a_inst/part3/framing_inst/fe_inst/parity ), .Q(n1887) );
  ON21HDLLX1 U2109 ( .A(n1889), .B(n1888), .C(n1887), .Q(n1313) );
  NA2HDLLX1 U2110 ( .A(n2210), .B(n2212), .Q(n1893) );
  NO2HDLLX1 U2111 ( .A(n1890), .B(n2214), .Q(n1891) );
  NA2HDLLX1 U2112 ( .A(\iso14443a_inst/part3/rx_iface_bits_to_init.data[0] ), 
        .B(n1891), .Q(n2223) );
  INHDLLX1 U2113 ( .A(n1891), .Q(n2221) );
  ON21HDLLX1 U2114 ( .A(n1893), .B(n2221), .C(
        \iso14443a_inst/part3/rx_iface_bytes_to_init.data [4]), .Q(n1892) );
  ON21HDLLX1 U2115 ( .A(n1893), .B(n2223), .C(n1892), .Q(n1776) );
  NO2HDLLX1 U2116 ( .A(\iso14443a_inst/part2/sd_inst/seq [0]), .B(n1894), .Q(
        n2178) );
  AN21HDLLX1 U2117 ( .A(n2988), .B(n2178), .C(
        \iso14443a_inst/part2/sd_inst/idle ), .Q(n1899) );
  NO2HDLLX1 U2118 ( .A(n1895), .B(n2804), .Q(n1896) );
  ON21HDLLX1 U2119 ( .A(n1896), .B(n1898), .C(
        \iso14443a_inst/part2/sd_inst/seq [0]), .Q(n1897) );
  ON21HDLLX1 U2120 ( .A(n1899), .B(n1898), .C(n1897), .Q(n1795) );
  NA2HDLLX1 U2121 ( .A(
        \iso14443a_inst/part3/rx_iface_bytes_to_routing.data_valid ), .B(n2989), .Q(n2276) );
  AN31HDLLX1 U2122 ( .A(\iso14443a_inst/part3/initialisation_inst/rx_count [0]), .B(\iso14443a_inst/part3/initialisation_inst/rx_count [1]), .C(
        \iso14443a_inst/part3/initialisation_inst/rx_count [2]), .D(n2276), 
        .Q(n1946) );
  NA2HDLLX1 U2123 ( .A(n1946), .B(n1900), .Q(n2288) );
  INHDLLX1 U2124 ( .A(n2288), .Q(n1901) );
  NA2HDLLX1 U2125 ( .A(\iso14443a_inst/part3/initialisation_inst/rx_count [0]), 
        .B(n1901), .Q(n2291) );
  INHDLLX1 U2126 ( .A(\iso14443a_inst/part3/initialisation_inst/rx_count [1]), 
        .Q(n2290) );
  NO2HDLLX1 U2127 ( .A(n2892), .B(n2712), .Q(n2297) );
  INHDLLX1 U2128 ( .A(n2297), .Q(n2304) );
  ON21HDLLX1 U2129 ( .A(n1901), .B(n2304), .C(
        \iso14443a_inst/part3/initialisation_inst/rx_count [2]), .Q(n1902) );
  ON21HDLLX1 U2130 ( .A(n2291), .B(n2290), .C(n1902), .Q(n1721) );
  INHDLLX1 U2131 ( .A(\iso14443a_inst/part4/reply [1]), .Q(n2683) );
  NA2HDLLX1 U2132 ( .A(\iso14443a_inst/part4/reply [0]), .B(n2683), .Q(n2687)
         );
  INHDLLX1 U2133 ( .A(\iso14443a_inst/part4/our_cid [3]), .Q(n2412) );
  INHDLLX1 U2134 ( .A(\iso14443a_inst/part4/send_reply ), .Q(n1917) );
  INHDLLX1 U2135 ( .A(\adapter_inst/tx_idx [1]), .Q(n2666) );
  NA2HDLLX1 U2136 ( .A(\adapter_inst/tx_idx [2]), .B(n2666), .Q(n1903) );
  NO3HDLLX1 U2137 ( .A(\adapter_inst/tx_idx [3]), .B(\adapter_inst/tx_idx [0]), 
        .C(n1903), .Q(n2693) );
  INHDLLX1 U2138 ( .A(\adapter_inst/tx_msg[cmd][6] ), .Q(n2619) );
  INHDLLX1 U2139 ( .A(\adapter_inst/tx_msg[cmd][7] ), .Q(n2617) );
  INHDLLX1 U2140 ( .A(\adapter_inst/tx_msg[cmd][5] ), .Q(n2621) );
  INHDLLX1 U2141 ( .A(\adapter_inst/tx_msg[cmd][3] ), .Q(n2625) );
  INHDLLX1 U2142 ( .A(\adapter_inst/tx_msg[cmd][2] ), .Q(n2627) );
  INHDLLX1 U2143 ( .A(\adapter_inst/tx_msg[cmd][4] ), .Q(n2623) );
  NA3HDLLX1 U2145 ( .A(\adapter_inst/tx_msg[cmd][0] ), .B(
        \adapter_inst/tx_msg[cmd][1] ), .C(n2641), .Q(n1904) );
  INHDLLX1 U2146 ( .A(\adapter_inst/tx_idx [3]), .Q(n2659) );
  INHDLLX1 U2147 ( .A(\adapter_inst/tx_idx [0]), .Q(n2658) );
  NA4HDLLX1 U2148 ( .A(\adapter_inst/tx_idx [2]), .B(\adapter_inst/tx_idx [1]), 
        .C(n2659), .D(n2658), .Q(n2053) );
  NO2HDLLX1 U2149 ( .A(n1904), .B(n2053), .Q(n2692) );
  AN22HDLLX1 U2150 ( .A(\adapter_inst/tx_msg[cmd][3] ), .B(n2693), .C(n2692), 
        .D(\adapter_inst/get_result_reply_args[adc_value][11] ), .Q(n1907) );
  INHDLLX1 U2151 ( .A(\adapter_inst/tx_msg[cmd][0] ), .Q(n2640) );
  INHDLLX1 U2152 ( .A(\adapter_inst/tx_msg[cmd][1] ), .Q(n2639) );
  NA3HDLLX1 U2153 ( .A(n2640), .B(n2639), .C(n2641), .Q(n2645) );
  NO2HDLLX1 U2154 ( .A(\adapter_inst/tx_idx [3]), .B(n2658), .Q(n1918) );
  NA3HDLLX1 U2155 ( .A(\adapter_inst/tx_idx [1]), .B(\adapter_inst/tx_idx [2]), 
        .C(n1918), .Q(n2647) );
  NO2HDLLX1 U2156 ( .A(n2645), .B(n2647), .Q(n2676) );
  NO2HDLLX1 U2157 ( .A(n2647), .B(n1904), .Q(n2695) );
  AN22HDLLX1 U2158 ( .A(n2676), .B(afe_version[3]), .C(n2695), .D(
        \adapter_inst/get_result_reply_args[adc_value][3] ), .Q(n1906) );
  INHDLLX1 U2159 ( .A(n2645), .Q(n2646) );
  NO2HDLLX1 U2160 ( .A(\adapter_inst/tx_idx [1]), .B(\adapter_inst/tx_idx [2]), 
        .Q(n1908) );
  NA2HDLLX1 U2162 ( .A(n2701), .B(adc_version[3]), .Q(n1905) );
  INHDLLX1 U2163 ( .A(\iso14443a_inst/part4/forward_from_app ), .Q(n2158) );
  NO2HDLLX1 U2164 ( .A(\iso14443a_inst/part4/N211 ), .B(n2158), .Q(n2700) );
  INHDLLX1 U2165 ( .A(n2700), .Q(n2677) );
  AN31HDLLX1 U2166 ( .A(n1907), .B(n1906), .C(n1905), .D(n2677), .Q(n1909) );
  AN211HDLLX1 U2168 ( .A(\iso14443a_inst/part4/N211 ), .B(
        \iso14443a_inst/part4/tx_buffer[1][3] ), .C(n1909), .D(n2681), .Q(
        n1910) );
  NO2HDLLX1 U2170 ( .A(n2683), .B(\iso14443a_inst/part4/reply [0]), .Q(n2159)
         );
  NA3HDLLX1 U2171 ( .A(\iso14443a_inst/part4/send_reply ), .B(n2159), .C(
        \iso14443a_inst/part4/rx_buffer[0][3] ), .Q(n2673) );
  ON321HDLLX0 U2172 ( .A(n2687), .B(n2412), .C(n1917), .D(n1910), .E(n2667), 
        .F(n2673), .Q(n1912) );
  AN21HDLLX1 U2173 ( .A(\iso14443a_inst/part4/forward_from_app ), .B(
        \app_tx_iface.data_valid ), .C(\iso14443a_inst/part4/N211 ), .Q(n2670)
         );
  NA2HDLLX1 U2174 ( .A(n2892), .B(
        \iso14443a_inst/part3/tx_iface_from_routing.req ), .Q(n2713) );
  NO2HDLLX1 U2175 ( .A(n2670), .B(n2713), .Q(n1916) );
  ON21HDLLX1 U2176 ( .A(n1916), .B(n2667), .C(n2975), .Q(n1911) );
  MU2HDLLX1 U2177 ( .IN0(n1912), .IN1(
        \iso14443a_inst/part4_to_part3_tx_iface.data [3]), .S(n1911), .Q(n1390) );
  NO2HDLLX1 U2178 ( .A(n2759), .B(n1913), .Q(n2834) );
  INHDLLX1 U2179 ( .A(n2834), .Q(n2767) );
  INHDLLX1 U2181 ( .A(\iso14443a_inst/part3/tx_append_crc_init ), .Q(n2872) );
  AN211HDLLX1 U2182 ( .A(n2989), .B(n2872), .C(n2709), .D(n1914), .Q(n2760) );
  NA2HDLLX1 U2183 ( .A(n2827), .B(n2760), .Q(n2913) );
  ON21HDLLX1 U2184 ( .A(n1915), .B(n2762), .C(n2913), .Q(n2840) );
  NO2HDLLX1 U2185 ( .A(n2095), .B(n2840), .Q(n2833) );
  AN21HDLLX1 U2186 ( .A(n2834), .B(
        \iso14443a_inst/part3/framing_inst/fe_inst/bits_remaining [0]), .C(
        n2833), .Q(n2838) );
  INHDLLX1 U2187 ( .A(
        \iso14443a_inst/part3/framing_inst/fe_inst/bits_remaining [1]), .Q(
        n2752) );
  NO3HDLLX1 U2188 ( .A(
        \iso14443a_inst/part3/framing_inst/fe_inst/bits_remaining [0]), .B(
        n1915), .C(n2767), .Q(n2832) );
  NA2HDLLX1 U2189 ( .A(n2832), .B(n2752), .Q(n2836) );
  ON21HDLLX1 U2190 ( .A(n2838), .B(n2752), .C(n2836), .Q(n1310) );
  INHDLLX1 U2191 ( .A(\iso14443a_inst/part4/replyStdBlock [0]), .Q(n2435) );
  INHDLLX1 U2192 ( .A(\iso14443a_inst/part4/replyStdBlock [1]), .Q(n2438) );
  NO2HDLLX1 U2193 ( .A(n2435), .B(n2438), .Q(n2684) );
  AN221HDLLX1 U2194 ( .A(\iso14443a_inst/part4/reply [0]), .B(
        \iso14443a_inst/part4/reply [1]), .C(n2684), .D(
        \iso14443a_inst/part4/reply [1]), .E(n1917), .Q(n1933) );
  ON21HDLLX1 U2195 ( .A(n1916), .B(n1933), .C(n2975), .Q(n2708) );
  NO2HDLLX1 U2196 ( .A(n1917), .B(n2708), .Q(n2689) );
  INHDLLX1 U2198 ( .A(n2708), .Q(n2703) );
  NA3HDLLX1 U2200 ( .A(\iso14443a_inst/part4/replyStdBlock [0]), .B(n2689), 
        .C(n2159), .Q(n2705) );
  AN22HDLLX1 U2201 ( .A(\adapter_inst/tx_msg[cmd][7] ), .B(n2693), .C(n2695), 
        .D(\adapter_inst/get_result_reply_args[adc_value][7] ), .Q(n1921) );
  NA3HDLLX1 U2202 ( .A(\adapter_inst/tx_idx [2]), .B(n1918), .C(n2666), .Q(
        n2052) );
  NO2HDLLX1 U2203 ( .A(n2646), .B(n2052), .Q(n2694) );
  AN22HDLLX1 U2204 ( .A(n2692), .B(
        \adapter_inst/get_result_reply_args[adc_value][15] ), .C(n2694), .D(
        \adapter_inst/status_reply_args[flags][conv_complete] ), .Q(n1920) );
  INHDLLX1 U2205 ( .A(\adapter_inst/tx_idx [2]), .Q(n2662) );
  NA2HDLLX1 U2206 ( .A(n2662), .B(n1918), .Q(n2696) );
  NA2HDLLX1 U2207 ( .A(n2701), .B(sens_version[3]), .Q(n1919) );
  NA4HDLLX1 U2208 ( .A(n1921), .B(n1920), .C(n2696), .D(n1919), .Q(n1922) );
  AN22HDLLX1 U2209 ( .A(\iso14443a_inst/part4/N211 ), .B(
        \iso14443a_inst/part4/tx_buffer[1][7] ), .C(n2700), .D(n1922), .Q(
        n1923) );
  INHDLLX1 U2211 ( .A(n2689), .Q(n2086) );
  INHDLLX1 U2215 ( .A(n2692), .Q(n1929) );
  INHDLLX1 U2216 ( .A(\adapter_inst/get_result_reply_args[adc_value][10] ), 
        .Q(n1928) );
  AN22HDLLX1 U2217 ( .A(\adapter_inst/tx_msg[cmd][2] ), .B(n2693), .C(n2695), 
        .D(\adapter_inst/get_result_reply_args[adc_value][2] ), .Q(n1927) );
  AN22HDLLX1 U2218 ( .A(n2676), .B(afe_version[2]), .C(n2701), .D(
        adc_version[2]), .Q(n1926) );
  AN22HDLLX1 U2220 ( .A(\iso14443a_inst/part4/N211 ), .B(
        \iso14443a_inst/part4/tx_buffer[1][2] ), .C(n2700), .D(n1930), .Q(
        n1932) );
  NA2HDLLX1 U2223 ( .A(n2435), .B(n2438), .Q(n2161) );
  INHDLLX1 U2224 ( .A(n2684), .Q(n2087) );
  AN22HDLLX1 U2225 ( .A(\adapter_inst/tx_msg[cmd][6] ), .B(n2693), .C(n2695), 
        .D(\adapter_inst/get_result_reply_args[adc_value][6] ), .Q(n1936) );
  AN22HDLLX1 U2226 ( .A(n2692), .B(
        \adapter_inst/get_result_reply_args[adc_value][14] ), .C(n2694), .D(
        \adapter_inst/status_reply_args[flags][already_busy] ), .Q(n1935) );
  INHDLLX1 U2227 ( .A(n2696), .Q(n2088) );
  NA2HDLLX1 U2228 ( .A(\adapter_inst/tx_idx [1]), .B(n2088), .Q(n2055) );
  NA2HDLLX1 U2229 ( .A(n2701), .B(sens_version[2]), .Q(n1934) );
  NA4HDLLX1 U2230 ( .A(n1936), .B(n1935), .C(n2055), .D(n1934), .Q(n1937) );
  AN22HDLLX1 U2231 ( .A(\iso14443a_inst/part4/N211 ), .B(
        \iso14443a_inst/part4/tx_buffer[1][6] ), .C(n2700), .D(n1937), .Q(
        n1938) );
  AN31HDLLX1 U2235 ( .A(\iso14443a_inst/part3/framing_inst/s_inst/cache_data ), 
        .B(n2709), .C(n1943), .D(n1942), .Q(n2893) );
  AN221HDLLX1 U2236 ( .A(n2761), .B(n2893), .C(n2911), .D(n2893), .E(n2964), 
        .Q(n2080) );
  AN21HDLLX1 U2237 ( .A(\iso14443a_inst/part3/framing_inst/s_inst/cache_data ), 
        .B(n1943), .C(\iso14443a_inst/part3/framing_inst/s_inst/idle ), .Q(
        n2938) );
  NO2HDLLX1 U2238 ( .A(n2938), .B(n2989), .Q(n2075) );
  NO2HDLLX1 U2239 ( .A(n2892), .B(n2938), .Q(n2076) );
  AN222HDLLX1 U2240 ( .A(\iso14443a_inst/part4_to_part3_tx_iface.data [0]), 
        .B(n2075), .C(\iso14443a_inst/part3/tx_iface_from_init.data [0]), .D(
        n2076), .E(n2905), .F(
        \iso14443a_inst/part3/framing_inst/s_inst/cached_data [1]), .Q(n1945)
         );
  INHDLLX1 U2243 ( .A(\iso14443a_inst/part3/initialisation_inst/N61 ), .Q(
        n1948) );
  NO2HDLLX1 U2244 ( .A(\iso14443a_inst/part3/rx_iface_bytes_to_init.eoc ), .B(
        n1948), .Q(n1949) );
  INHDLLX1 U2246 ( .A(
        \iso14443a_inst/part3/initialisation_inst/rx_buffer[0][3] ), .Q(n2283)
         );
  INHDLLX1 U2247 ( .A(
        \iso14443a_inst/part3/initialisation_inst/rx_buffer[0][4] ), .Q(n2284)
         );
  NO3HDLLX1 U2248 ( .A(
        \iso14443a_inst/part3/initialisation_inst/rx_buffer[0][2] ), .B(
        \iso14443a_inst/part3/initialisation_inst/rx_buffer[0][5] ), .C(n2284), 
        .Q(n2250) );
  INHDLLX1 U2249 ( .A(
        \iso14443a_inst/part3/initialisation_inst/rx_buffer[0][6] ), .Q(n2285)
         );
  AND6HDLLX1 U2250 ( .A(
        \iso14443a_inst/part3/initialisation_inst/rx_buffer[0][0] ), .B(n2283), 
        .C(\iso14443a_inst/part3/initialisation_inst/rx_buffer[0][1] ), .D(
        \iso14443a_inst/part3/initialisation_inst/rx_buffer[0][7] ), .E(n2250), 
        .F(n2285), .Q(n1962) );
  NO2HDLLX1 U2251 ( .A(\iso14443a_inst/part3/initialisation_inst/rx_count [1]), 
        .B(\iso14443a_inst/part3/initialisation_inst/rx_count [2]), .Q(n2275)
         );
  NA3HDLLX1 U2252 ( .A(n1962), .B(
        \iso14443a_inst/part3/initialisation_inst/rx_count [0]), .C(n2275), 
        .Q(n2265) );
  NA2HDLLX1 U2253 ( .A(n2972), .B(n1946), .Q(n2264) );
  AN21HDLLX1 U2254 ( .A(n3016), .B(n2265), .C(n2264), .Q(n2271) );
  NO2HDLLX1 U2255 ( .A(n1948), .B(n1947), .Q(n2107) );
  INHDLLX1 U2256 ( .A(n2107), .Q(n2294) );
  NO2HDLLX1 U2257 ( .A(n2964), .B(n2294), .Q(n2115) );
  NO2HDLLX1 U2258 ( .A(n2271), .B(n2115), .Q(n2114) );
  NO2HDLLX1 U2260 ( .A(n2107), .B(n3016), .Q(n1954) );
  NO2HDLLX1 U2261 ( .A(n1949), .B(n2107), .Q(n1953) );
  AN222HDLLX1 U2262 ( .A(
        \iso14443a_inst/part3/initialisation_inst/ac_reply_buffer[1][1] ), .B(
        n1954), .C(
        \iso14443a_inst/part3/initialisation_inst/ac_reply_buffer[0][2] ), .D(
        n2107), .E(n1953), .F(uid_variable[1]), .Q(n1950) );
  INHDLLX1 U2263 ( .A(n2114), .Q(n1955) );
  INHDLLX1 U2265 ( .A(
        \iso14443a_inst/part3/initialisation_inst/ac_reply_buffer[0][0] ), .Q(
        n2296) );
  AN222HDLLX1 U2266 ( .A(
        \iso14443a_inst/part3/initialisation_inst/ac_reply_buffer[1][0] ), .B(
        n1954), .C(
        \iso14443a_inst/part3/initialisation_inst/ac_reply_buffer[0][1] ), .D(
        n2107), .E(n1953), .F(uid_variable[0]), .Q(n1952) );
  INHDLLX1 U2268 ( .A(
        \iso14443a_inst/part3/initialisation_inst/ac_reply_buffer[0][2] ), .Q(
        n2861) );
  AN222HDLLX1 U2269 ( .A(
        \iso14443a_inst/part3/initialisation_inst/ac_reply_buffer[1][2] ), .B(
        n1954), .C(
        \iso14443a_inst/part3/initialisation_inst/ac_reply_buffer[0][3] ), .D(
        n2107), .E(n1953), .F(uid_variable[2]), .Q(n1956) );
  INHDLLX1 U2271 ( .A(
        \iso14443a_inst/part3/initialisation_inst/rx_buffer[1][4] ), .Q(n2277)
         );
  INHDLLX1 U2272 ( .A(\iso14443a_inst/part3/framing_inst/crc [1]), .Q(n2945)
         );
  NO3HDLLX1 U2273 ( .A(\iso14443a_inst/part3/framing_inst/crc [7]), .B(
        \iso14443a_inst/part3/framing_inst/crc [8]), .C(
        \iso14443a_inst/part3/framing_inst/crc [9]), .Q(n1958) );
  NO3HDLLX1 U2274 ( .A(\iso14443a_inst/part3/framing_inst/crc [13]), .B(
        \iso14443a_inst/part3/framing_inst/crc [14]), .C(
        \iso14443a_inst/part3/framing_inst/crc [15]), .Q(n1957) );
  INHDLLX1 U2275 ( .A(\iso14443a_inst/part3/framing_inst/crc [6]), .Q(n2941)
         );
  NO4I3HDLLX0 U2276 ( .AN(n1958), .BN(n1957), .CN(n2941), .D(
        \iso14443a_inst/part3/framing_inst/crc [10]), .Q(n1961) );
  NO3HDLLX1 U2277 ( .A(\iso14443a_inst/part3/framing_inst/crc [0]), .B(
        \iso14443a_inst/part3/framing_inst/crc [2]), .C(
        \iso14443a_inst/part3/framing_inst/crc [5]), .Q(n1960) );
  INHDLLX1 U2278 ( .A(\iso14443a_inst/part3/framing_inst/crc [3]), .Q(n2821)
         );
  INHDLLX1 U2279 ( .A(\iso14443a_inst/part3/framing_inst/crc [12]), .Q(n2816)
         );
  NA4HDLLX1 U2280 ( .A(n2821), .B(n2819), .C(n2816), .D(n2815), .Q(n1959) );
  INHDLLX1 U2282 ( .A(n2139), .Q(n2253) );
  NA2HDLLX1 U2283 ( .A(n1962), .B(
        \iso14443a_inst/part3/initialisation_inst/is_AC_SELECT_for_us ), .Q(
        n1963) );
  NO2HDLLX1 U2284 ( .A(n2253), .B(n1963), .Q(n1964) );
  INHDLLX1 U2285 ( .A(n1964), .Q(n2243) );
  NO2HDLLX1 U2286 ( .A(
        \iso14443a_inst/part3/initialisation_inst/rx_buffer[1][1] ), .B(
        \iso14443a_inst/part3/initialisation_inst/rx_buffer[1][0] ), .Q(n2844)
         );
  INHDLLX1 U2287 ( .A(n2844), .Q(n2843) );
  NA3HDLLX1 U2288 ( .A(
        \iso14443a_inst/part3/initialisation_inst/rx_buffer[1][4] ), .B(
        \iso14443a_inst/part3/initialisation_inst/rx_buffer[1][5] ), .C(
        \iso14443a_inst/part3/initialisation_inst/rx_buffer[1][6] ), .Q(n2857)
         );
  NO3HDLLX1 U2289 ( .A(
        \iso14443a_inst/part3/initialisation_inst/rx_buffer[1][2] ), .B(n2843), 
        .C(n2857), .Q(n1965) );
  OR2HDLLX1 U2290 ( .A(n1963), .B(n1965), .Q(n2237) );
  INHDLLX1 U2291 ( .A(\iso14443a_inst/part3/initialisation_inst/pkt_received ), 
        .Q(n2235) );
  NO2HDLLX1 U2292 ( .A(
        \iso14443a_inst/part3/initialisation_inst/rx_error_flag ), .B(n2235), 
        .Q(n2257) );
  NA3HDLLX1 U2293 ( .A(\iso14443a_inst/part3/initialisation_inst/state [0]), 
        .B(n2257), .C(n2258), .Q(n2242) );
  AN21HDLLX1 U2294 ( .A(n2243), .B(n2237), .C(n2242), .Q(n2098) );
  INHDLLX1 U2295 ( .A(n2098), .Q(n2867) );
  AN21HDLLX1 U2296 ( .A(n1965), .B(n1964), .C(n2261), .Q(n1972) );
  NO2HDLLX1 U2297 ( .A(
        \iso14443a_inst/part3/initialisation_inst/rx_buffer[0][3] ), .B(
        \iso14443a_inst/part3/initialisation_inst/rx_count [0]), .Q(n2246) );
  INHDLLX1 U2298 ( .A(n2250), .Q(n1967) );
  NA4I2HDLLX1 U2299 ( .AN(
        \iso14443a_inst/part3/initialisation_inst/rx_buffer[0][4] ), .BN(
        \iso14443a_inst/part3/initialisation_inst/state_star ), .C(
        \iso14443a_inst/part3/initialisation_inst/rx_buffer[0][2] ), .D(
        \iso14443a_inst/part3/initialisation_inst/rx_buffer[0][5] ), .Q(n1966)
         );
  AN22HDLLX1 U2300 ( .A(
        \iso14443a_inst/part3/initialisation_inst/rx_buffer[0][6] ), .B(n1967), 
        .C(n1966), .D(n2285), .Q(n1969) );
  INHDLLX1 U2301 ( .A(
        \iso14443a_inst/part3/initialisation_inst/rx_buffer[0][0] ), .Q(n2281)
         );
  AN31HDLLX1 U2303 ( .A(n2246), .B(n2275), .C(n1970), .D(
        \iso14443a_inst/part3/initialisation_inst/state [0]), .Q(n2234) );
  NA2HDLLX1 U2304 ( .A(n2257), .B(n2258), .Q(n1971) );
  NO3HDLLX1 U2305 ( .A(n1972), .B(n2234), .C(n1971), .Q(n2863) );
  INHDLLX1 U2307 ( .A(n2113), .Q(n2099) );
  NO2HDLLX1 U2310 ( .A(n2863), .B(n2098), .Q(n2869) );
  NA3HDLLX1 U2312 ( .A(\iso14443a_inst/part3/tx_iface_from_routing.req ), .B(
        n2989), .C(n2779), .Q(n2100) );
  AN21HDLLX1 U2313 ( .A(n2869), .B(n2100), .C(n2964), .Q(n2858) );
  INHDLLX1 U2314 ( .A(
        \iso14443a_inst/part3/initialisation_inst/tx_count_minus_1 [0]), .Q(
        n2847) );
  NA3HDLLX1 U2316 ( .A(n2867), .B(n2863), .C(n2972), .Q(n2859) );
  INHDLLX1 U2317 ( .A(n2859), .Q(n2101) );
  AN321HDLLX0 U2318 ( .A(n2858), .B(n2847), .C(n2867), .D(
        \iso14443a_inst/part3/initialisation_inst/tx_count_minus_1 [0]), .E(
        n3020), .F(n2101), .Q(n1974) );
  ON21HDLLX1 U2319 ( .A(n2277), .B(n3022), .C(n1974), .Q(n1304) );
  ON22HDLLX0 U2320 ( .A(n2006), .B(
        \adapter_inst/signal_control_inst/cached_auto_read_timing1 [15]), .C(
        n2451), .D(
        \adapter_inst/signal_control_inst/cached_auto_read_timing1 [14]), .Q(
        n1975) );
  AN221HDLLX1 U2321 ( .A(n2006), .B(
        \adapter_inst/signal_control_inst/cached_auto_read_timing1 [15]), .C(
        \adapter_inst/signal_control_inst/cached_auto_read_timing1 [14]), .D(
        n2451), .E(n1975), .Q(n2002) );
  INHDLLX1 U2322 ( .A(\adapter_inst/signal_control_inst/counter [2]), .Q(n2528) );
  ON22HDLLX0 U2323 ( .A(n2519), .B(
        \adapter_inst/signal_control_inst/cached_auto_read_timing1 [4]), .C(
        n2528), .D(
        \adapter_inst/signal_control_inst/cached_auto_read_timing1 [2]), .Q(
        n1976) );
  AN221HDLLX1 U2324 ( .A(n2519), .B(
        \adapter_inst/signal_control_inst/cached_auto_read_timing1 [4]), .C(
        \adapter_inst/signal_control_inst/cached_auto_read_timing1 [2]), .D(
        n2528), .E(n1976), .Q(n2001) );
  INHDLLX1 U2325 ( .A(\adapter_inst/signal_control_inst/counter [7]), .Q(n2029) );
  ON22HDLLX0 U2326 ( .A(n2448), .B(
        \adapter_inst/signal_control_inst/cached_auto_read_timing1 [8]), .C(
        n2029), .D(
        \adapter_inst/signal_control_inst/cached_auto_read_timing1 [7]), .Q(
        n1977) );
  AN221HDLLX1 U2327 ( .A(n2448), .B(
        \adapter_inst/signal_control_inst/cached_auto_read_timing1 [8]), .C(
        \adapter_inst/signal_control_inst/cached_auto_read_timing1 [7]), .D(
        n2029), .E(n1977), .Q(n1998) );
  ON22HDLLX0 U2328 ( .A(n2024), .B(
        \adapter_inst/signal_control_inst/cached_auto_read_timing1 [11]), .C(
        n2447), .D(
        \adapter_inst/signal_control_inst/cached_auto_read_timing1 [6]), .Q(
        n1978) );
  AN221HDLLX1 U2329 ( .A(n2024), .B(
        \adapter_inst/signal_control_inst/cached_auto_read_timing1 [11]), .C(
        \adapter_inst/signal_control_inst/cached_auto_read_timing1 [6]), .D(
        n2447), .E(n1978), .Q(n1997) );
  ON22HDLLX0 U2330 ( .A(n2027), .B(
        \adapter_inst/signal_control_inst/cached_auto_read_timing1 [9]), .C(
        n2522), .D(
        \adapter_inst/signal_control_inst/cached_auto_read_timing1 [3]), .Q(
        n1979) );
  AN221HDLLX1 U2331 ( .A(n2027), .B(
        \adapter_inst/signal_control_inst/cached_auto_read_timing1 [9]), .C(
        \adapter_inst/signal_control_inst/cached_auto_read_timing1 [3]), .D(
        n2522), .E(n1979), .Q(n1986) );
  ON22HDLLX0 U2332 ( .A(n2452), .B(
        \adapter_inst/signal_control_inst/cached_auto_read_timing1 [16]), .C(
        n2453), .D(
        \adapter_inst/signal_control_inst/cached_auto_read_timing1 [18]), .Q(
        n1980) );
  AN221HDLLX1 U2333 ( .A(n2452), .B(
        \adapter_inst/signal_control_inst/cached_auto_read_timing1 [16]), .C(
        \adapter_inst/signal_control_inst/cached_auto_read_timing1 [18]), .D(
        n2453), .E(n1980), .Q(n1985) );
  ON22HDLLX0 U2334 ( .A(n2009), .B(
        \adapter_inst/signal_control_inst/cached_auto_read_timing1 [17]), .C(
        n2031), .D(
        \adapter_inst/signal_control_inst/cached_auto_read_timing1 [5]), .Q(
        n1981) );
  AN221HDLLX1 U2335 ( .A(n2009), .B(
        \adapter_inst/signal_control_inst/cached_auto_read_timing1 [17]), .C(
        \adapter_inst/signal_control_inst/cached_auto_read_timing1 [5]), .D(
        n2031), .E(n1981), .Q(n1984) );
  INHDLLX1 U2336 ( .A(\adapter_inst/signal_control_inst/counter [13]), .Q(
        n2025) );
  ON22HDLLX0 U2337 ( .A(n2025), .B(
        \adapter_inst/signal_control_inst/cached_auto_read_timing1 [13]), .C(
        n2450), .D(
        \adapter_inst/signal_control_inst/cached_auto_read_timing1 [12]), .Q(
        n1982) );
  AN221HDLLX1 U2338 ( .A(n2025), .B(
        \adapter_inst/signal_control_inst/cached_auto_read_timing1 [13]), .C(
        \adapter_inst/signal_control_inst/cached_auto_read_timing1 [12]), .D(
        n2450), .E(n1982), .Q(n1983) );
  NA4HDLLX1 U2339 ( .A(n1986), .B(n1985), .C(n1984), .D(n1983), .Q(n1996) );
  ON22HDLLX0 U2340 ( .A(n2455), .B(
        \adapter_inst/signal_control_inst/cached_auto_read_timing1 [23]), .C(
        n2486), .D(
        \adapter_inst/signal_control_inst/cached_auto_read_timing1 [1]), .Q(
        n1987) );
  AN221HDLLX1 U2341 ( .A(n2455), .B(
        \adapter_inst/signal_control_inst/cached_auto_read_timing1 [23]), .C(
        \adapter_inst/signal_control_inst/cached_auto_read_timing1 [1]), .D(
        n2486), .E(n1987), .Q(n1994) );
  INHDLLX1 U2342 ( .A(\adapter_inst/signal_control_inst/counter [24]), .Q(
        n2022) );
  INHDLLX1 U2343 ( .A(\adapter_inst/signal_control_inst/counter [20]), .Q(
        n2454) );
  ON22HDLLX0 U2344 ( .A(n2022), .B(
        \adapter_inst/signal_control_inst/cached_auto_read_timing1 [24]), .C(
        n2454), .D(
        \adapter_inst/signal_control_inst/cached_auto_read_timing1 [20]), .Q(
        n1988) );
  AN221HDLLX1 U2345 ( .A(n2022), .B(
        \adapter_inst/signal_control_inst/cached_auto_read_timing1 [24]), .C(
        \adapter_inst/signal_control_inst/cached_auto_read_timing1 [20]), .D(
        n2454), .E(n1988), .Q(n1993) );
  INHDLLX1 U2346 ( .A(\adapter_inst/signal_control_inst/counter [22]), .Q(
        n2020) );
  ON22HDLLX0 U2347 ( .A(n2020), .B(
        \adapter_inst/signal_control_inst/cached_auto_read_timing1 [22]), .C(
        n2017), .D(
        \adapter_inst/signal_control_inst/cached_auto_read_timing1 [21]), .Q(
        n1989) );
  AN221HDLLX1 U2348 ( .A(n2020), .B(
        \adapter_inst/signal_control_inst/cached_auto_read_timing1 [22]), .C(
        \adapter_inst/signal_control_inst/cached_auto_read_timing1 [21]), .D(
        n2017), .E(n1989), .Q(n1992) );
  ON22HDLLX0 U2349 ( .A(n2449), .B(
        \adapter_inst/signal_control_inst/cached_auto_read_timing1 [10]), .C(
        n2007), .D(
        \adapter_inst/signal_control_inst/cached_auto_read_timing1 [19]), .Q(
        n1990) );
  AN221HDLLX1 U2350 ( .A(n2449), .B(
        \adapter_inst/signal_control_inst/cached_auto_read_timing1 [10]), .C(
        \adapter_inst/signal_control_inst/cached_auto_read_timing1 [19]), .D(
        n2007), .E(n1990), .Q(n1991) );
  NA4HDLLX1 U2351 ( .A(n1994), .B(n1993), .C(n1992), .D(n1991), .Q(n1995) );
  INHDLLX1 U2353 ( .A(\adapter_inst/signal_control_inst/counter [0]), .Q(n2485) );
  MU2IHDLLX1 U2354 ( .IN0(\adapter_inst/signal_control_inst/counter [0]), 
        .IN1(n2485), .S(
        \adapter_inst/signal_control_inst/cached_auto_read_timing1 [0]), .Q(
        n1999) );
  NA4HDLLX1 U2355 ( .A(n2002), .B(n2001), .C(n2000), .D(n1999), .Q(n2456) );
  INHDLLX1 U2356 ( .A(\adapter_inst/signal_control_inst/state [1]), .Q(n2440)
         );
  NO2HDLLX1 U2357 ( .A(\adapter_inst/signal_control_abort ), .B(n2589), .Q(
        n2084) );
  AN22HDLLX1 U2358 ( .A(n2522), .B(
        \adapter_inst/signal_control_inst/cached_auto_read_timing2 [3]), .C(
        n2485), .D(
        \adapter_inst/signal_control_inst/cached_auto_read_timing2 [0]), .Q(
        n2003) );
  ON221HDLLX1 U2359 ( .A(n2522), .B(
        \adapter_inst/signal_control_inst/cached_auto_read_timing2 [3]), .C(
        n2485), .D(
        \adapter_inst/signal_control_inst/cached_auto_read_timing2 [0]), .E(
        n2003), .Q(n2042) );
  AN22HDLLX1 U2360 ( .A(n2528), .B(
        \adapter_inst/signal_control_inst/cached_auto_read_timing2 [2]), .C(
        n2519), .D(
        \adapter_inst/signal_control_inst/cached_auto_read_timing2 [4]), .Q(
        n2004) );
  ON221HDLLX1 U2361 ( .A(n2528), .B(
        \adapter_inst/signal_control_inst/cached_auto_read_timing2 [2]), .C(
        n2519), .D(
        \adapter_inst/signal_control_inst/cached_auto_read_timing2 [4]), .E(
        n2004), .Q(n2041) );
  AN22HDLLX1 U2362 ( .A(n2007), .B(
        \adapter_inst/signal_control_inst/cached_auto_read_timing2 [19]), .C(
        n2006), .D(
        \adapter_inst/signal_control_inst/cached_auto_read_timing2 [15]), .Q(
        n2005) );
  ON221HDLLX1 U2363 ( .A(n2007), .B(
        \adapter_inst/signal_control_inst/cached_auto_read_timing2 [19]), .C(
        n2006), .D(
        \adapter_inst/signal_control_inst/cached_auto_read_timing2 [15]), .E(
        n2005), .Q(n2015) );
  AN22HDLLX1 U2364 ( .A(n2009), .B(
        \adapter_inst/signal_control_inst/cached_auto_read_timing2 [17]), .C(
        n2452), .D(
        \adapter_inst/signal_control_inst/cached_auto_read_timing2 [16]), .Q(
        n2008) );
  ON221HDLLX1 U2365 ( .A(n2009), .B(
        \adapter_inst/signal_control_inst/cached_auto_read_timing2 [17]), .C(
        n2452), .D(
        \adapter_inst/signal_control_inst/cached_auto_read_timing2 [16]), .E(
        n2008), .Q(n2014) );
  AN22HDLLX1 U2366 ( .A(n2450), .B(
        \adapter_inst/signal_control_inst/cached_auto_read_timing2 [12]), .C(
        n2451), .D(
        \adapter_inst/signal_control_inst/cached_auto_read_timing2 [14]), .Q(
        n2010) );
  ON221HDLLX1 U2367 ( .A(n2450), .B(
        \adapter_inst/signal_control_inst/cached_auto_read_timing2 [12]), .C(
        n2451), .D(
        \adapter_inst/signal_control_inst/cached_auto_read_timing2 [14]), .E(
        n2010), .Q(n2013) );
  ON22HDLLX0 U2368 ( .A(n2453), .B(
        \adapter_inst/signal_control_inst/cached_auto_read_timing2 [18]), .C(
        n2454), .D(
        \adapter_inst/signal_control_inst/cached_auto_read_timing2 [20]), .Q(
        n2011) );
  AN221HDLLX1 U2369 ( .A(n2453), .B(
        \adapter_inst/signal_control_inst/cached_auto_read_timing2 [18]), .C(
        \adapter_inst/signal_control_inst/cached_auto_read_timing2 [20]), .D(
        n2454), .E(n2011), .Q(n2012) );
  NA4I3HDLLX1 U2370 ( .AN(n2015), .BN(n2014), .CN(n2013), .D(n2012), .Q(n2040)
         );
  ON22HDLLX0 U2371 ( .A(n2017), .B(
        \adapter_inst/signal_control_inst/cached_auto_read_timing2 [21]), .C(
        n2455), .D(
        \adapter_inst/signal_control_inst/cached_auto_read_timing2 [23]), .Q(
        n2016) );
  AN221HDLLX1 U2372 ( .A(n2017), .B(
        \adapter_inst/signal_control_inst/cached_auto_read_timing2 [21]), .C(
        \adapter_inst/signal_control_inst/cached_auto_read_timing2 [23]), .D(
        n2455), .E(n2016), .Q(n2019) );
  NA2HDLLX1 U2373 ( .A(\adapter_inst/signal_control_inst/state [1]), .B(
        \adapter_inst/signal_control_inst/state [0]), .Q(n2443) );
  AN21HDLLX1 U2374 ( .A(n2020), .B(
        \adapter_inst/signal_control_inst/cached_auto_read_timing2 [22]), .C(
        n2443), .Q(n2018) );
  ON211HDLLX0 U2375 ( .A(n2020), .B(
        \adapter_inst/signal_control_inst/cached_auto_read_timing2 [22]), .C(
        n2019), .D(n2018), .Q(n2038) );
  AN22HDLLX1 U2376 ( .A(n2022), .B(
        \adapter_inst/signal_control_inst/cached_auto_read_timing2 [24]), .C(
        n2486), .D(
        \adapter_inst/signal_control_inst/cached_auto_read_timing2 [1]), .Q(
        n2021) );
  ON221HDLLX1 U2377 ( .A(n2022), .B(
        \adapter_inst/signal_control_inst/cached_auto_read_timing2 [24]), .C(
        n2486), .D(
        \adapter_inst/signal_control_inst/cached_auto_read_timing2 [1]), .E(
        n2021), .Q(n2037) );
  AN22HDLLX1 U2378 ( .A(n2025), .B(
        \adapter_inst/signal_control_inst/cached_auto_read_timing2 [13]), .C(
        n2024), .D(
        \adapter_inst/signal_control_inst/cached_auto_read_timing2 [11]), .Q(
        n2023) );
  ON221HDLLX1 U2379 ( .A(n2025), .B(
        \adapter_inst/signal_control_inst/cached_auto_read_timing2 [13]), .C(
        n2024), .D(
        \adapter_inst/signal_control_inst/cached_auto_read_timing2 [11]), .E(
        n2023), .Q(n2035) );
  AN22HDLLX1 U2380 ( .A(n2449), .B(
        \adapter_inst/signal_control_inst/cached_auto_read_timing2 [10]), .C(
        n2027), .D(
        \adapter_inst/signal_control_inst/cached_auto_read_timing2 [9]), .Q(
        n2026) );
  ON221HDLLX1 U2381 ( .A(n2449), .B(
        \adapter_inst/signal_control_inst/cached_auto_read_timing2 [10]), .C(
        n2027), .D(
        \adapter_inst/signal_control_inst/cached_auto_read_timing2 [9]), .E(
        n2026), .Q(n2034) );
  AN22HDLLX1 U2382 ( .A(n2029), .B(
        \adapter_inst/signal_control_inst/cached_auto_read_timing2 [7]), .C(
        n2447), .D(
        \adapter_inst/signal_control_inst/cached_auto_read_timing2 [6]), .Q(
        n2028) );
  ON221HDLLX1 U2383 ( .A(n2029), .B(
        \adapter_inst/signal_control_inst/cached_auto_read_timing2 [7]), .C(
        n2447), .D(
        \adapter_inst/signal_control_inst/cached_auto_read_timing2 [6]), .E(
        n2028), .Q(n2033) );
  ON22HDLLX0 U2384 ( .A(n2448), .B(
        \adapter_inst/signal_control_inst/cached_auto_read_timing2 [8]), .C(
        n2031), .D(
        \adapter_inst/signal_control_inst/cached_auto_read_timing2 [5]), .Q(
        n2030) );
  AN221HDLLX1 U2385 ( .A(n2448), .B(
        \adapter_inst/signal_control_inst/cached_auto_read_timing2 [8]), .C(
        \adapter_inst/signal_control_inst/cached_auto_read_timing2 [5]), .D(
        n2031), .E(n2030), .Q(n2032) );
  NA4I3HDLLX1 U2386 ( .AN(n2035), .BN(n2034), .CN(n2033), .D(n2032), .Q(n2036)
         );
  NO3HDLLX1 U2387 ( .A(n2038), .B(n2037), .C(n2036), .Q(n2039) );
  NA4I3HDLLX1 U2388 ( .AN(n2042), .BN(n2041), .CN(n2040), .D(n2039), .Q(n2566)
         );
  NA2HDLLX1 U2389 ( .A(n2440), .B(n2597), .Q(n2591) );
  ON21HDLLX1 U2390 ( .A(adc_conversion_complete_sync), .B(n2591), .C(
        \adapter_inst/signal_control_inst/state [2]), .Q(n2043) );
  NA3HDLLX1 U2391 ( .A(n2084), .B(n2566), .C(n2043), .Q(n2051) );
  AN31HDLLX1 U2392 ( .A(\adapter_inst/signal_control_inst/state [0]), .B(n2044), .C(n2440), .D(n2051), .Q(n2045) );
  ON31HDLLX1 U2393 ( .A(\adapter_inst/signal_control_inst/state [0]), .B(n2456), .C(n2440), .D(n2045), .Q(n2049) );
  INHDLLX1 U2394 ( .A(n2049), .Q(n2047) );
  INHDLLX1 U2395 ( .A(\adapter_inst/signal_control_inst/state [2]), .Q(n2593)
         );
  NO3HDLLX1 U2396 ( .A(\adapter_inst/signal_control_abort ), .B(
        \adapter_inst/signal_control_inst/state [2]), .C(n2597), .Q(n2563) );
  AN32HDLLX1 U2397 ( .A(\adapter_inst/signal_control_inst/starts_adc_read ), 
        .B(n2563), .C(n2564), .D(\adapter_inst/signal_control_inst/state [1]), 
        .E(n2563), .Q(n2046) );
  AN22HDLLX1 U2398 ( .A(n2047), .B(n2593), .C(n2046), .D(n2049), .Q(n1442) );
  NA4HDLLX1 U2399 ( .A(n2049), .B(n2597), .C(n2593), .D(n2986), .Q(n2048) );
  ON21HDLLX1 U2400 ( .A(n2049), .B(n2597), .C(n2048), .Q(n1443) );
  NA4HDLLX1 U2401 ( .A(n2441), .B(n2457), .C(n2986), .D(n2049), .Q(n2050) );
  ON21HDLLX1 U2402 ( .A(n2051), .B(n2440), .C(n2050), .Q(n1441) );
  NA2HDLLX1 U2403 ( .A(n2053), .B(n2052), .Q(n2054) );
  AN22HDLLX1 U2404 ( .A(n2646), .B(n2054), .C(n2695), .D(
        \adapter_inst/get_result_reply_args[adc_value][0] ), .Q(n2058) );
  AN22HDLLX1 U2405 ( .A(\adapter_inst/tx_msg[cmd][0] ), .B(n2693), .C(n2692), 
        .D(\adapter_inst/get_result_reply_args[adc_value][8] ), .Q(n2057) );
  AN22HDLLX1 U2406 ( .A(n2676), .B(afe_version[0]), .C(n2701), .D(
        adc_version[0]), .Q(n2056) );
  NA4HDLLX1 U2407 ( .A(n2058), .B(n2057), .C(n2056), .D(n2055), .Q(n2059) );
  AN22HDLLX1 U2408 ( .A(\iso14443a_inst/part4/N211 ), .B(
        \iso14443a_inst/part4/tx_buffer[1][0] ), .C(n2700), .D(n2059), .Q(
        n2064) );
  ON21HDLLX1 U2409 ( .A(n2064), .B(n2087), .C(\iso14443a_inst/part4/reply [1]), 
        .Q(n2060) );
  AN31HDLLX1 U2410 ( .A(\iso14443a_inst/part4/our_block_num ), .B(n2087), .C(
        n2161), .D(n2060), .Q(n2061) );
  INHDLLX1 U2411 ( .A(\iso14443a_inst/part4/our_cid [0]), .Q(n2410) );
  ON21HDLLX1 U2415 ( .A(n2755), .B(n2772), .C(n2775), .Q(
        \iso14443a_inst/part3/framing_inst/fe_inst/N60 ) );
  AN222HDLLX1 U2416 ( .A(\iso14443a_inst/part3/tx_iface_from_init.data [1]), 
        .B(n2076), .C(\iso14443a_inst/part4_to_part3_tx_iface.data [1]), .D(
        n2075), .E(n2905), .F(
        \iso14443a_inst/part3/framing_inst/s_inst/cached_data [2]), .Q(n2066)
         );
  AN222HDLLX1 U2419 ( .A(\iso14443a_inst/part3/tx_iface_from_init.data [4]), 
        .B(n2076), .C(\iso14443a_inst/part4_to_part3_tx_iface.data [4]), .D(
        n2075), .E(n2905), .F(
        \iso14443a_inst/part3/framing_inst/s_inst/cached_data [5]), .Q(n2068)
         );
  AN222HDLLX1 U2422 ( .A(\iso14443a_inst/part3/tx_iface_from_init.data [6]), 
        .B(n2076), .C(\iso14443a_inst/part4_to_part3_tx_iface.data [6]), .D(
        n2075), .E(n2905), .F(
        \iso14443a_inst/part3/framing_inst/s_inst/cached_data [7]), .Q(n2070)
         );
  AN222HDLLX1 U2425 ( .A(\iso14443a_inst/part3/tx_iface_from_init.data [5]), 
        .B(n2076), .C(\iso14443a_inst/part4_to_part3_tx_iface.data [5]), .D(
        n2075), .E(n2905), .F(
        \iso14443a_inst/part3/framing_inst/s_inst/cached_data [6]), .Q(n2072)
         );
  AN222HDLLX1 U2428 ( .A(\iso14443a_inst/part3/tx_iface_from_init.data [2]), 
        .B(n2076), .C(\iso14443a_inst/part4_to_part3_tx_iface.data [2]), .D(
        n2075), .E(n2905), .F(
        \iso14443a_inst/part3/framing_inst/s_inst/cached_data [3]), .Q(n2074)
         );
  AN222HDLLX1 U2431 ( .A(\iso14443a_inst/part3/tx_iface_from_init.data [3]), 
        .B(n2076), .C(\iso14443a_inst/part4_to_part3_tx_iface.data [3]), .D(
        n2075), .E(n2905), .F(
        \iso14443a_inst/part3/framing_inst/s_inst/cached_data [4]), .Q(n2079)
         );
  AND2HDLLX0 U2434 ( .A(\iso14443a_inst/part2/tx_inst/encoded_data ), .B(
        \iso14443a_inst/part2/tx_inst/subcarrier ), .Q(
        \iso14443a_inst/part2/tx_inst/N28 ) );
  AND2HDLLX0 U2435 ( .A(\iso14443a_inst/part2/tx_inst/bc_inst/count [1]), .B(
        \iso14443a_inst/part2/tx_inst/bc_inst/count [0]), .Q(n2130) );
  INHDLLX1 U2436 ( .A(n2176), .Q(n2081) );
  NA3HDLLX1 U2437 ( .A(\iso14443a_inst/part2/tx_inst/bc_inst/count [2]), .B(
        \iso14443a_inst/part2/tx_inst/bc_inst/count [1]), .C(
        \iso14443a_inst/part2/tx_inst/bc_inst/count [0]), .Q(n2132) );
  OA211HDLLX0 U2438 ( .A(\iso14443a_inst/part2/tx_inst/bc_inst/count [2]), .B(
        n2130), .C(n2081), .D(n2132), .Q(
        \iso14443a_inst/part2/tx_inst/bc_inst/N21 ) );
  INHDLLX1 U2439 ( .A(\iso14443a_inst/part2/tx_inst/bc_inst/count [3]), .Q(
        n2133) );
  NO2HDLLX1 U2440 ( .A(n2133), .B(n2132), .Q(n2131) );
  NA2HDLLX1 U2441 ( .A(\iso14443a_inst/part2/tx_inst/bc_inst/count [4]), .B(
        n2131), .Q(n2135) );
  OA211HDLLX0 U2442 ( .A(\iso14443a_inst/part2/tx_inst/bc_inst/count [4]), .B(
        n2131), .C(n2081), .D(n2135), .Q(
        \iso14443a_inst/part2/tx_inst/bc_inst/N23 ) );
  INHDLLX1 U2443 ( .A(\iso14443a_inst/part2/tx_inst/bc_inst/count [5]), .Q(
        n2136) );
  NO2HDLLX1 U2444 ( .A(n2136), .B(n2135), .Q(n2134) );
  NA2HDLLX1 U2445 ( .A(\iso14443a_inst/part2/tx_inst/bc_inst/count [6]), .B(
        n2134), .Q(n2748) );
  OA211HDLLX0 U2446 ( .A(\iso14443a_inst/part2/tx_inst/bc_inst/count [6]), .B(
        n2134), .C(n2081), .D(n2748), .Q(
        \iso14443a_inst/part2/tx_inst/bc_inst/N25 ) );
  NO2HDLLX1 U2447 ( .A(n2988), .B(n2805), .Q(n2806) );
  INHDLLX1 U2449 ( .A(n2598), .Q(n2083) );
  AO32HDLLX0 U2450 ( .A(n2988), .B(n2084), .C(n2083), .D(
        \adapter_inst/signal_control_unexpected_pause ), .E(n2084), .Q(n1444)
         );
  AN22HDLLX1 U2452 ( .A(n2695), .B(
        \adapter_inst/get_result_reply_args[adc_value][4] ), .C(n2692), .D(
        \adapter_inst/get_result_reply_args[adc_value][12] ), .Q(n2091) );
  AN211HDLLX1 U2453 ( .A(\adapter_inst/tx_msg[cmd][4] ), .B(n2693), .C(n2088), 
        .D(n2676), .Q(n2090) );
  AN22HDLLX1 U2454 ( .A(n2701), .B(sens_version[0]), .C(n2694), .D(
        \adapter_inst/status_reply_args[flags][error] ), .Q(n2089) );
  NA3HDLLX1 U2455 ( .A(n2091), .B(n2090), .C(n2089), .Q(n2093) );
  INHDLLX1 U2474 ( .A(n2869), .Q(n2848) );
  NA2HDLLX1 U2475 ( .A(n2863), .B(n2098), .Q(n2871) );
  AN21HDLLX1 U2476 ( .A(n2100), .B(n2099), .C(n2964), .Q(n2102) );
  AN21HDLLX1 U2478 ( .A(n2848), .B(n2871), .C(n3021), .Q(n2112) );
  NO2HDLLX1 U2487 ( .A(n2848), .B(n3020), .Q(n2865) );
  NO2HDLLX1 U2495 ( .A(n2264), .B(n3016), .Q(n2273) );
  INHDLLX1 U2496 ( .A(n2273), .Q(n2269) );
  NO2HDLLX1 U2497 ( .A(n2107), .B(n2269), .Q(n2116) );
  INHDLLX1 U2498 ( .A(n2116), .Q(n2109) );
  ON31HDLLX1 U2531 ( .A(\iso14443a_inst/part2/sd_inst/idle ), .B(
        \iso14443a_inst/part2/sd_inst/seq [1]), .C(
        \iso14443a_inst/part2/sd_inst/seq [0]), .D(n2988), .Q(n2123) );
  NA22HDLLX1 U2532 ( .A(n2717), .B(n2179), .C(n2123), .Q(
        \iso14443a_inst/part2/sd_inst/N72 ) );
  NO3I1HDLLX1 U2533 ( .AN(\iso14443a_inst/part2/sd_inst/in_frame ), .B(
        \iso14443a_inst/part2/sd_inst/detected_soc ), .C(
        \iso14443a_inst/part2/sd_inst/prev_is_soc ), .Q(n2125) );
  NA2HDLLX1 U2535 ( .A(n2178), .B(\iso14443a_inst/part2/sd_inst/prev [1]), .Q(
        n2124) );
  INHDLLX1 U2536 ( .A(\iso14443a_inst/part2/sd_inst/seq_valid ), .Q(n2181) );
  NO3I1HDLLX1 U2538 ( .AN(\iso14443a_inst/part2/sd_inst/in_frame ), .B(
        \iso14443a_inst/part2/sd_inst/prev_is_soc ), .C(n2180), .Q(
        \iso14443a_inst/part2/sd_inst/N101 ) );
  NO3I2HDLLX1 U2539 ( .AN(\iso14443a_inst/part2/sd_inst/seq_valid ), .BN(
        \iso14443a_inst/part2/sd_inst/prev_is_soc ), .C(
        \iso14443a_inst/part2/sd_inst/detected_soc ), .Q(
        \iso14443a_inst/part2/sd_inst/N99 ) );
  ON211HDLLX0 U2540 ( .A(\iso14443a_inst/part2/sd_inst/prev [1]), .B(
        \iso14443a_inst/part2/sd_inst/prev [0]), .C(n2125), .D(n2124), .Q(
        n2182) );
  NO2HDLLX1 U2541 ( .A(n2181), .B(n2182), .Q(
        \iso14443a_inst/part2/sd_inst/N98 ) );
  NO2HDLLX1 U2542 ( .A(\iso14443a_inst/part2/tx_inst/sc_inst/count [0]), .B(
        \iso14443a_inst/part2/tx_inst/sc_inst/count [1]), .Q(n2126) );
  NO3HDLLX1 U2544 ( .A(n2176), .B(n2126), .C(n2128), .Q(
        \iso14443a_inst/part2/tx_inst/sc_inst/N10 ) );
  NO2HDLLX1 U2545 ( .A(\iso14443a_inst/part2/tx_inst/sc_inst/count [2]), .B(
        n2128), .Q(n2127) );
  AN211HDLLX1 U2546 ( .A(\iso14443a_inst/part2/tx_inst/sc_inst/count [2]), .B(
        n2128), .C(n2176), .D(n2127), .Q(
        \iso14443a_inst/part2/tx_inst/sc_inst/N11 ) );
  NO2HDLLX1 U2547 ( .A(n2176), .B(
        \iso14443a_inst/part2/tx_inst/sc_inst/count [0]), .Q(
        \iso14443a_inst/part2/tx_inst/sc_inst/N9 ) );
  NO2HDLLX1 U2548 ( .A(n2176), .B(
        \iso14443a_inst/part2/tx_inst/bc_inst/count [0]), .Q(
        \iso14443a_inst/part2/tx_inst/bc_inst/N19 ) );
  AN211HDLLX1 U2551 ( .A(n2133), .B(n2132), .C(n2176), .D(n2131), .Q(
        \iso14443a_inst/part2/tx_inst/bc_inst/N22 ) );
  AN211HDLLX1 U2552 ( .A(n2136), .B(n2135), .C(n2176), .D(n2134), .Q(
        \iso14443a_inst/part2/tx_inst/bc_inst/N24 ) );
  INHDLLX1 U2553 ( .A(\iso14443a_inst/part4/forward_to_app ), .Q(n2137) );
  NA3HDLLX1 U2554 ( .A(\iso14443a_inst/part3/initialisation_inst/state [1]), 
        .B(\iso14443a_inst/part3/rx_iface_bytes_to_routing.data_valid ), .C(
        n2305), .Q(n2311) );
  NO2HDLLX1 U2555 ( .A(n2137), .B(n2311), .Q(\iso14443a_inst/part4/N120 ) );
  NA2HDLLX1 U2556 ( .A(\iso14443a_inst/part4/forward_to_app ), .B(
        \iso14443a_inst/part3_to_part4_rx_iface.eoc ), .Q(n2309) );
  INHDLLX1 U2557 ( .A(n2309), .Q(\iso14443a_inst/part4/N55 ) );
  ON22HDLLX0 U2558 ( .A(n2139), .B(n2309), .C(n2138), .D(n2137), .Q(
        \iso14443a_inst/part4/N115 ) );
  NA3HDLLX1 U2559 ( .A(n2305), .B(n2139), .C(
        \iso14443a_inst/part4/pkt_received ), .Q(n2417) );
  NO2HDLLX1 U2560 ( .A(n2258), .B(
        \iso14443a_inst/part3/initialisation_inst/state [0]), .Q(n2418) );
  INHDLLX1 U2561 ( .A(n2418), .Q(n2432) );
  INHDLLX1 U2562 ( .A(\iso14443a_inst/part4/rx_buffer[0][2] ), .Q(n2334) );
  INHDLLX1 U2563 ( .A(\iso14443a_inst/part4/rx_count [2]), .Q(n2316) );
  NO2HDLLX1 U2564 ( .A(\iso14443a_inst/part4/rx_count [1]), .B(n2316), .Q(
        n2310) );
  INHDLLX1 U2565 ( .A(\iso14443a_inst/part4/rx_buffer[0][5] ), .Q(n2336) );
  INHDLLX1 U2566 ( .A(\iso14443a_inst/part4/rx_count [0]), .Q(n2403) );
  ON211HDLLX0 U2567 ( .A(\iso14443a_inst/part4/rx_buffer[1][4] ), .B(n2403), 
        .C(\iso14443a_inst/part4/rx_buffer[0][6] ), .D(
        \iso14443a_inst/part4/rx_buffer[0][7] ), .Q(n2140) );
  NO4I3HDLLX0 U2568 ( .AN(n2310), .BN(\iso14443a_inst/part4/rx_buffer[0][4] ), 
        .CN(n2336), .D(n2140), .Q(n2151) );
  INHDLLX1 U2569 ( .A(\iso14443a_inst/part4/our_cid [1]), .Q(n2686) );
  ON22HDLLX0 U2570 ( .A(n2410), .B(\iso14443a_inst/part4/rx_buffer[0][0] ), 
        .C(n2686), .D(\iso14443a_inst/part4/rx_buffer[0][1] ), .Q(n2141) );
  AN221HDLLX1 U2571 ( .A(n2410), .B(\iso14443a_inst/part4/rx_buffer[0][0] ), 
        .C(\iso14443a_inst/part4/rx_buffer[0][1] ), .D(n2686), .E(n2141), .Q(
        n2150) );
  ON22HDLLX0 U2572 ( .A(n2412), .B(\iso14443a_inst/part4/rx_buffer[0][3] ), 
        .C(n2334), .D(\iso14443a_inst/part4/our_cid [2]), .Q(n2142) );
  AN221HDLLX1 U2573 ( .A(n2412), .B(\iso14443a_inst/part4/rx_buffer[0][3] ), 
        .C(\iso14443a_inst/part4/our_cid [2]), .D(n2334), .E(n2142), .Q(n2149)
         );
  INHDLLX1 U2574 ( .A(\iso14443a_inst/part4/rx_buffer[2][3] ), .Q(n2320) );
  INHDLLX1 U2575 ( .A(\iso14443a_inst/part4/rx_buffer[2][7] ), .Q(n2323) );
  INHDLLX1 U2576 ( .A(\iso14443a_inst/part4/rx_buffer[2][5] ), .Q(n2321) );
  NA4HDLLX1 U2577 ( .A(n2320), .B(n2323), .C(n2321), .D(
        \iso14443a_inst/part4/rx_count [0]), .Q(n2144) );
  NO3HDLLX1 U2578 ( .A(\iso14443a_inst/part4/rx_buffer[2][6] ), .B(
        \iso14443a_inst/part4/rx_buffer[2][2] ), .C(
        \iso14443a_inst/part4/rx_buffer[2][4] ), .Q(n2143) );
  NA4I3HDLLX1 U2579 ( .AN(\iso14443a_inst/part4/rx_buffer[2][0] ), .BN(n2144), 
        .CN(\iso14443a_inst/part4/rx_buffer[2][1] ), .D(n2143), .Q(n2147) );
  INHDLLX1 U2580 ( .A(\iso14443a_inst/part4/rx_buffer[1][7] ), .Q(n2329) );
  INHDLLX1 U2581 ( .A(\iso14443a_inst/part4/rx_buffer[1][6] ), .Q(n2327) );
  INHDLLX1 U2582 ( .A(\iso14443a_inst/part4/rx_buffer[1][5] ), .Q(n2326) );
  INHDLLX1 U2583 ( .A(\iso14443a_inst/part4/rx_buffer[1][2] ), .Q(n2415) );
  NA4HDLLX1 U2584 ( .A(n2329), .B(n2327), .C(n2326), .D(n2415), .Q(n2146) );
  INHDLLX1 U2585 ( .A(\iso14443a_inst/part4/rx_buffer[1][3] ), .Q(n2413) );
  INHDLLX1 U2586 ( .A(\iso14443a_inst/part4/rx_buffer[1][1] ), .Q(n2416) );
  NA4HDLLX1 U2587 ( .A(n2413), .B(n2416), .C(
        \iso14443a_inst/part4/rx_buffer[1][0] ), .D(
        \iso14443a_inst/part4/allow_pps ), .Q(n2145) );
  AN211HDLLX1 U2588 ( .A(\iso14443a_inst/part4/rx_buffer[1][4] ), .B(n2147), 
        .C(n2146), .D(n2145), .Q(n2148) );
  NA4HDLLX1 U2589 ( .A(n2151), .B(n2150), .C(n2149), .D(n2148), .Q(n2425) );
  INHDLLX1 U2590 ( .A(\iso14443a_inst/part4/rx_buffer[0][3] ), .Q(n2335) );
  NA4HDLLX1 U2591 ( .A(n2410), .B(n2686), .C(n2412), .D(n2335), .Q(n2156) );
  ON22HDLLX0 U2592 ( .A(n2686), .B(\iso14443a_inst/part4/rx_buffer[1][1] ), 
        .C(n2412), .D(\iso14443a_inst/part4/rx_buffer[1][3] ), .Q(n2152) );
  AN221HDLLX1 U2593 ( .A(n2686), .B(\iso14443a_inst/part4/rx_buffer[1][1] ), 
        .C(\iso14443a_inst/part4/rx_buffer[1][3] ), .D(n2412), .E(n2152), .Q(
        n2153) );
  INHDLLX1 U2594 ( .A(\iso14443a_inst/part4/our_cid [2]), .Q(n2414) );
  AN33HDLLX1 U2595 ( .A(n2153), .B(\iso14443a_inst/part4/rx_buffer[1][2] ), 
        .C(\iso14443a_inst/part4/our_cid [2]), .D(n2153), .E(n2414), .F(n2415), 
        .Q(n2155) );
  INHDLLX1 U2596 ( .A(\iso14443a_inst/part4/rx_buffer[1][0] ), .Q(n2411) );
  AN33HDLLX1 U2597 ( .A(\iso14443a_inst/part4/rx_buffer[0][3] ), .B(
        \iso14443a_inst/part4/our_cid [0]), .C(
        \iso14443a_inst/part4/rx_buffer[1][0] ), .D(
        \iso14443a_inst/part4/rx_buffer[0][3] ), .E(n2411), .F(n2410), .Q(
        n2154) );
  ON22HDLLX0 U2598 ( .A(\iso14443a_inst/part4/our_cid [2]), .B(n2156), .C(
        n2155), .D(n2154), .Q(n2307) );
  NA4HDLLX1 U2599 ( .A(n2432), .B(n2334), .C(n2425), .D(n2307), .Q(n2428) );
  INHDLLX1 U2600 ( .A(\iso14443a_inst/part4/rx_buffer[0][6] ), .Q(n2337) );
  NA4HDLLX1 U2601 ( .A(\iso14443a_inst/part4/rx_buffer[0][7] ), .B(
        \iso14443a_inst/part4/rx_buffer[0][1] ), .C(
        \iso14443a_inst/part4/rx_buffer[0][5] ), .D(n2337), .Q(n2928) );
  INHDLLX1 U2602 ( .A(\iso14443a_inst/part4/rx_buffer[0][0] ), .Q(n2332) );
  INHDLLX1 U2603 ( .A(\iso14443a_inst/part4/our_block_num ), .Q(n2431) );
  AN22HDLLX1 U2604 ( .A(\iso14443a_inst/part4/our_block_num ), .B(n2332), .C(
        \iso14443a_inst/part4/rx_buffer[0][0] ), .D(n2431), .Q(n2421) );
  INHDLLX1 U2605 ( .A(n2421), .Q(n2931) );
  INHDLLX1 U2606 ( .A(n2159), .Q(n2685) );
  NO3HDLLX1 U2607 ( .A(\iso14443a_inst/part4/replyStdBlock [0]), .B(n2438), 
        .C(n2685), .Q(n2715) );
  NA3I2HDLLX1 U2608 ( .AN(n2928), .BN(n2931), .C(n2715), .Q(n2157) );
  NO3HDLLX1 U2609 ( .A(n2417), .B(n2428), .C(n2157), .Q(
        \iso14443a_inst/part4/N186 ) );
  INHDLLX1 U2610 ( .A(n2713), .Q(n2669) );
  NO3I2HDLLX1 U2611 ( .AN(n2669), .BN(\app_tx_iface.data_valid ), .C(n2677), 
        .Q(\iso14443a_inst/part4/N229 ) );
  INHDLLX1 U2612 ( .A(\iso14443a_inst/part4/N211 ), .Q(n2672) );
  NA4HDLLX1 U2613 ( .A(n2669), .B(n2159), .C(n2158), .D(n2672), .Q(n2160) );
  NO2HDLLX1 U2614 ( .A(n2161), .B(n2160), .Q(\iso14443a_inst/part4/N225 ) );
  INHDLLX1 U2615 ( .A(\adapter_inst/signal_control_conversion_complete ), .Q(
        n2590) );
  INHDLLX1 U2616 ( .A(\adapter_inst/rx_magic [4]), .Q(n2398) );
  INHDLLX1 U2617 ( .A(\adapter_inst/rx_magic [21]), .Q(n2387) );
  INHDLLX1 U2618 ( .A(\adapter_inst/rx_magic [22]), .Q(n2388) );
  INHDLLX1 U2619 ( .A(\adapter_inst/rx_magic [7]), .Q(n2400) );
  INHDLLX1 U2620 ( .A(\adapter_inst/rx_magic [3]), .Q(n2397) );
  INHDLLX1 U2621 ( .A(\adapter_inst/rx_error_flag ), .Q(n2634) );
  NA4HDLLX1 U2622 ( .A(n2388), .B(n2400), .C(n2397), .D(n2634), .Q(n2162) );
  NO3HDLLX1 U2623 ( .A(\adapter_inst/rx_magic [5]), .B(
        \adapter_inst/rx_magic [6]), .C(n2162), .Q(n2173) );
  NA4HDLLX1 U2624 ( .A(\adapter_inst/rx_magic [13]), .B(
        \adapter_inst/rx_magic [9]), .C(\adapter_inst/rx_magic [30]), .D(
        \adapter_inst/rx_magic [31]), .Q(n2168) );
  NA4HDLLX1 U2625 ( .A(\adapter_inst/rx_magic [11]), .B(
        \adapter_inst/rx_magic [12]), .C(\adapter_inst/rx_magic [15]), .D(
        \app_rx_iface.eoc ), .Q(n2167) );
  NA2I1HDLLX1 U2626 ( .AN(\adapter_inst/last_rx_had_invalid_magic ), .B(
        app_resend_last), .Q(n2174) );
  NA4HDLLX1 U2627 ( .A(\adapter_inst/rx_magic [29]), .B(
        \adapter_inst/rx_magic [28]), .C(\adapter_inst/rx_magic [24]), .D(
        n2174), .Q(n2166) );
  NO3HDLLX1 U2628 ( .A(\adapter_inst/rx_magic [10]), .B(
        \adapter_inst/rx_magic [14]), .C(\adapter_inst/rx_magic [1]), .Q(n2164) );
  NO3HDLLX1 U2629 ( .A(\adapter_inst/rx_magic [20]), .B(
        \adapter_inst/rx_magic [27]), .C(\app_rx_iface.error ), .Q(n2163) );
  INHDLLX1 U2630 ( .A(\adapter_inst/rx_magic [0]), .Q(n2396) );
  NA4I3HDLLX1 U2632 ( .AN(n2168), .BN(n2167), .CN(n2166), .D(n2165), .Q(n2171)
         );
  INHDLLX1 U2633 ( .A(\adapter_inst/rx_magic [18]), .Q(n2386) );
  INHDLLX1 U2634 ( .A(\adapter_inst/rx_magic [16]), .Q(n2385) );
  INHDLLX1 U2635 ( .A(\adapter_inst/rx_magic [26]), .Q(n2381) );
  INHDLLX1 U2636 ( .A(\adapter_inst/rx_magic [25]), .Q(n2380) );
  NA4HDLLX1 U2637 ( .A(n2386), .B(n2385), .C(n2381), .D(n2380), .Q(n2169) );
  NO3HDLLX1 U2638 ( .A(\adapter_inst/rx_magic [17]), .B(
        \adapter_inst/rx_magic [23]), .C(n2169), .Q(n2170) );
  NA4I3HDLLX1 U2639 ( .AN(\adapter_inst/rx_magic [2]), .BN(n2171), .CN(
        \adapter_inst/rx_magic [8]), .D(n2170), .Q(n2172) );
  NO2HDLLX1 U2642 ( .A(n2384), .B(n2374), .Q(n2342) );
  NA2HDLLX1 U2643 ( .A(n2342), .B(n2343), .Q(n2368) );
  NO2HDLLX1 U2644 ( .A(\adapter_inst/rx_count [4]), .B(n2368), .Q(n2596) );
  NA4HDLLX1 U2645 ( .A(n2605), .B(\adapter_inst/rx_cmd [0]), .C(
        \adapter_inst/rx_cmd [1]), .D(n2596), .Q(n2607) );
  NO2HDLLX1 U2648 ( .A(n2590), .B(n3018), .Q(\adapter_inst/N216 ) );
  NA2HDLLX1 U2649 ( .A(n2174), .B(n3000), .Q(\adapter_inst/N214 ) );
  NO3HDLLX1 U2650 ( .A(\iso14443a_inst/part2/tx_inst/sc_inst/count [2]), .B(
        \iso14443a_inst/part2/tx_inst/sc_inst/count [0]), .C(
        \iso14443a_inst/part2/tx_inst/sc_inst/count [1]), .Q(n2177) );
  NO2HDLLX1 U2651 ( .A(\iso14443a_inst/part2/tx_inst/subcarrier ), .B(n2177), 
        .Q(n2175) );
  AN211HDLLX1 U2652 ( .A(\iso14443a_inst/part2/tx_inst/subcarrier ), .B(n2177), 
        .C(n2176), .D(n2175), .Q(n1802) );
  AO22HDLLX1 U2653 ( .A(n2804), .B(\iso14443a_inst/part2/sd_inst/idle ), .C(
        n2179), .D(n2178), .Q(n1797) );
  AO21HDLLX1 U2654 ( .A(\iso14443a_inst/part2/sd_inst/in_frame ), .B(n2180), 
        .C(\iso14443a_inst/part2/sd_inst/N99 ), .Q(n1796) );
  INHDLLX1 U2655 ( .A(\iso14443a_inst/part2_to_part3_rx_iface.data[0] ), .Q(
        n2216) );
  NO2HDLLX1 U2656 ( .A(n2949), .B(n2181), .Q(n2873) );
  INHDLLX1 U2657 ( .A(n2873), .Q(n2874) );
  NO2HDLLX1 U2658 ( .A(n2874), .B(n2182), .Q(n2183) );
  MU2IHDLLX1 U2659 ( .IN0(n2216), .IN1(\iso14443a_inst/part2/sd_inst/prev [1]), 
        .S(n2183), .Q(n1793) );
  AN21HDLLX1 U2660 ( .A(n2712), .B(n2208), .C(n2949), .Q(n2186) );
  MU2IHDLLX1 U2661 ( .IN0(\iso14443a_inst/part2_to_part3_rx_iface.data[0] ), 
        .IN1(n2216), .S(
        \iso14443a_inst/part3/framing_inst/fd_inst/expected_parity ), .Q(n2190) );
  INHDLLX1 U2662 ( .A(
        \iso14443a_inst/part3/framing_inst/fd_inst/expected_parity ), .Q(n2185) );
  INHDLLX1 U2663 ( .A(n2186), .Q(n2184) );
  AN32HDLLX1 U2664 ( .A(\iso14443a_inst/part3/framing_inst/fd_inst/N50 ), .B(
        n2186), .C(n2190), .D(n2185), .E(n2184), .Q(n1792) );
  AN21HDLLX1 U2665 ( .A(\iso14443a_inst/part3/rx_iface_bits_to_init.error ), 
        .B(n2972), .C(\iso14443a_inst/part3/framing_inst/ds_inst/seen_error ), 
        .Q(n2187) );
  NO2HDLLX1 U2666 ( .A(n2206), .B(n2187), .Q(n1791) );
  INHDLLX1 U2667 ( .A(
        \iso14443a_inst/part3/framing_inst/fd_inst/next_bit_is_parity ), .Q(
        n2194) );
  NA2HDLLX1 U2668 ( .A(
        \iso14443a_inst/part3/framing_inst/fd_inst/data_received ), .B(n2194), 
        .Q(n2188) );
  AN32HDLLX1 U2669 ( .A(\iso14443a_inst/part2_to_part3_rx_iface.eoc ), .B(
        n2192), .C(n2188), .D(\iso14443a_inst/part2_to_part3_rx_iface.error ), 
        .E(n2192), .Q(n2189) );
  ON31HDLLX1 U2670 ( .A(n2208), .B(n2194), .C(n2190), .D(n2189), .Q(
        \iso14443a_inst/part3/framing_inst/fd_inst/N55 ) );
  INHDLLX1 U2671 ( .A(\iso14443a_inst/part3/framing_inst/fd_inst/N55 ), .Q(
        n2191) );
  ON22HDLLX0 U2672 ( .A(n2206), .B(n2192), .C(n2191), .D(n2949), .Q(n1790) );
  INHDLLX1 U2673 ( .A(n2208), .Q(n2207) );
  INHDLLX1 U2674 ( .A(\iso14443a_inst/part3/framing_inst/fd_inst/bit_count [0]), .Q(n2196) );
  INHDLLX1 U2675 ( .A(\iso14443a_inst/part3/framing_inst/fd_inst/bit_count [1]), .Q(n2198) );
  INHDLLX1 U2676 ( .A(\iso14443a_inst/part3/framing_inst/fd_inst/bit_count [2]), .Q(n2201) );
  NA4HDLLX1 U2677 ( .A(\iso14443a_inst/part3/framing_inst/fd_inst/N50 ), .B(
        n2196), .C(n2198), .D(n2201), .Q(n2193) );
  ON31HDLLX1 U2678 ( .A(\iso14443a_inst/part3/rx_iface_bytes_to_routing.soc ), 
        .B(n2207), .C(n2194), .D(n2193), .Q(n1789) );
  ON21HDLLX1 U2679 ( .A(\iso14443a_inst/part3/rx_iface_bytes_to_routing.soc ), 
        .B(\iso14443a_inst/part3/framing_inst/fd_inst/N50 ), .C(n2972), .Q(
        n2204) );
  NA3HDLLX1 U2680 ( .A(n2972), .B(
        \iso14443a_inst/part3/framing_inst/fd_inst/N50 ), .C(
        \iso14443a_inst/part3/framing_inst/fd_inst/bit_count [0]), .Q(n2199)
         );
  INHDLLX1 U2681 ( .A(n2199), .Q(n2195) );
  AN21HDLLX1 U2682 ( .A(n2196), .B(n2204), .C(n2195), .Q(n1788) );
  NA3HDLLX1 U2683 ( .A(\iso14443a_inst/part3/framing_inst/fd_inst/N50 ), .B(
        \iso14443a_inst/part3/framing_inst/fd_inst/bit_count [1]), .C(
        \iso14443a_inst/part3/framing_inst/fd_inst/bit_count [0]), .Q(n2197)
         );
  INHDLLX1 U2684 ( .A(n2197), .Q(n2200) );
  AN21HDLLX1 U2685 ( .A(\iso14443a_inst/part3/framing_inst/fd_inst/N50 ), .B(
        n2197), .C(n2204), .Q(n2202) );
  ON22HDLLX0 U2686 ( .A(n2200), .B(n2199), .C(n2202), .D(n2198), .Q(n1787) );
  NA2HDLLX1 U2687 ( .A(n2201), .B(n2200), .Q(n2203) );
  ON22HDLLX0 U2688 ( .A(n2204), .B(n2203), .C(n2202), .D(n2201), .Q(n1786) );
  INHDLLX1 U2689 ( .A(
        \iso14443a_inst/part3/framing_inst/fd_inst/data_received ), .Q(n2205)
         );
  ON22HDLLX0 U2690 ( .A(n2206), .B(n2205), .C(n2949), .D(n2208), .Q(n1785) );
  OA22HDLLX0 U2691 ( .A(n2208), .B(
        \iso14443a_inst/part2_to_part3_rx_iface.data[0] ), .C(
        \iso14443a_inst/part3/framing_inst/last_rx_bit ), .D(n2207), .Q(n1784)
         );
  INHDLLX1 U2692 ( .A(n2209), .Q(n2213) );
  AN22HDLLX1 U2693 ( .A(
        \iso14443a_inst/part3/rx_iface_bytes_to_init.data_bits [0]), .B(n2213), 
        .C(n2214), .D(n2210), .Q(n1783) );
  NO2HDLLX1 U2694 ( .A(n2210), .B(
        \iso14443a_inst/part3/rx_iface_bytes_to_init.data_bits [1]), .Q(n2229)
         );
  INHDLLX1 U2695 ( .A(n2229), .Q(n2224) );
  NO2HDLLX1 U2696 ( .A(n2212), .B(
        \iso14443a_inst/part3/rx_iface_bytes_to_init.data_bits [0]), .Q(n2227)
         );
  INHDLLX1 U2697 ( .A(n2227), .Q(n2220) );
  ON222HDLLX0 U2698 ( .A(n2224), .B(n2214), .C(n2213), .D(n2212), .E(n2220), 
        .F(n2211), .Q(n1782) );
  NA2HDLLX1 U2699 ( .A(n2972), .B(
        \iso14443a_inst/part3/framing_inst/fd_inst/N50 ), .Q(n2215) );
  MU2IHDLLX1 U2700 ( .IN0(n2216), .IN1(n2295), .S(n2215), .Q(n1780) );
  ON21HDLLX1 U2701 ( .A(n2218), .B(n2221), .C(
        \iso14443a_inst/part3/rx_iface_bytes_to_init.data [7]), .Q(n2217) );
  ON21HDLLX1 U2702 ( .A(n2218), .B(n2223), .C(n2217), .Q(n1779) );
  ON21HDLLX1 U2703 ( .A(n2220), .B(n2221), .C(
        \iso14443a_inst/part3/rx_iface_bytes_to_init.data [6]), .Q(n2219) );
  ON21HDLLX1 U2704 ( .A(n2220), .B(n2223), .C(n2219), .Q(n1778) );
  ON21HDLLX1 U2705 ( .A(n2224), .B(n2221), .C(
        \iso14443a_inst/part3/rx_iface_bytes_to_init.data [5]), .Q(n2222) );
  ON21HDLLX1 U2706 ( .A(n2224), .B(n2223), .C(n2222), .Q(n1777) );
  INHDLLX1 U2707 ( .A(n2225), .Q(n2226) );
  INHDLLX1 U2708 ( .A(\iso14443a_inst/part3/rx_iface_bytes_to_init.data [3]), 
        .Q(n2883) );
  AN22HDLLX1 U2709 ( .A(n2226), .B(n2295), .C(n2883), .D(n2225), .Q(n1775) );
  INHDLLX1 U2710 ( .A(\iso14443a_inst/part3/rx_iface_bytes_to_init.data [2]), 
        .Q(n2886) );
  NA2HDLLX1 U2711 ( .A(n2230), .B(n2227), .Q(n2228) );
  MU2IHDLLX1 U2712 ( .IN0(n2295), .IN1(n2886), .S(n2228), .Q(n1774) );
  INHDLLX1 U2713 ( .A(\iso14443a_inst/part3/rx_iface_bytes_to_init.data [1]), 
        .Q(n2889) );
  NA2HDLLX1 U2714 ( .A(n2230), .B(n2229), .Q(n2231) );
  MU2IHDLLX1 U2715 ( .IN0(n2295), .IN1(n2889), .S(n2231), .Q(n1773) );
  INHDLLX1 U2716 ( .A(\iso14443a_inst/part3/rx_iface_bytes_to_init.data [0]), 
        .Q(n2891) );
  NA2HDLLX1 U2717 ( .A(n2248), .B(n2232), .Q(n2233) );
  MU2IHDLLX1 U2718 ( .IN0(n2295), .IN1(n2891), .S(n2233), .Q(n1772) );
  AN22HDLLX1 U2719 ( .A(n2258), .B(n2234), .C(
        \iso14443a_inst/part3/initialisation_inst/pkt_received ), .D(n2892), 
        .Q(n2236) );
  NA22HDLLX1 U2720 ( .A(n2892), .B(\iso14443a_inst/part4_deselect ), .C(n2235), 
        .Q(n2255) );
  INHDLLX1 U2723 ( .A(\iso14443a_inst/part4/rx_buffer[0][4] ), .Q(n2929) );
  NO4I3HDLLX0 U2724 ( .AN(n2335), .BN(n2403), .CN(n2929), .D(
        \iso14443a_inst/part4/rx_error_flag ), .Q(n2240) );
  INHDLLX1 U2725 ( .A(\iso14443a_inst/part4/rx_buffer[0][1] ), .Q(n2333) );
  NO4I3HDLLX0 U2726 ( .AN(\iso14443a_inst/part4/rx_buffer[0][5] ), .BN(n2310), 
        .CN(n2333), .D(n2253), .Q(n2239) );
  NA4HDLLX1 U2727 ( .A(\iso14443a_inst/part4/rx_buffer[1][0] ), .B(
        \iso14443a_inst/part4/rx_buffer[1][1] ), .C(
        \iso14443a_inst/part4/rx_buffer[1][3] ), .D(
        \iso14443a_inst/part4/rx_buffer[1][2] ), .Q(n2238) );
  NA4HDLLX1 U2728 ( .A(n2420), .B(n2240), .C(n2239), .D(n2238), .Q(n2256) );
  NO2HDLLX1 U2729 ( .A(n2432), .B(n2256), .Q(n2823) );
  AN22HDLLX1 U2730 ( .A(\iso14443a_inst/part3/initialisation_inst/state [1]), 
        .B(n2260), .C(n2257), .D(n2823), .Q(n2241) );
  ON31HDLLX1 U2731 ( .A(n2243), .B(n2242), .C(n2260), .D(n2241), .Q(n1771) );
  NO2HDLLX1 U2732 ( .A(
        \iso14443a_inst/part3/initialisation_inst/rx_buffer[1][4] ), .B(
        \iso14443a_inst/part3/initialisation_inst/rx_buffer[1][5] ), .Q(n2245)
         );
  INHDLLX1 U2733 ( .A(
        \iso14443a_inst/part3/initialisation_inst/rx_buffer[0][1] ), .Q(n2282)
         );
  INHDLLX1 U2735 ( .A(
        \iso14443a_inst/part3/initialisation_inst/rx_buffer[1][2] ), .Q(n2842)
         );
  INHDLLX1 U2736 ( .A(
        \iso14443a_inst/part3/initialisation_inst/rx_buffer[1][6] ), .Q(n2853)
         );
  NA4HDLLX1 U2737 ( .A(n2245), .B(n2244), .C(n2842), .D(n2853), .Q(n2252) );
  NA4HDLLX1 U2740 ( .A(n2250), .B(n2249), .C(n2248), .D(n2247), .Q(n2251) );
  ON31HDLLX1 U2741 ( .A(n2253), .B(n2252), .C(n2251), .D(
        \iso14443a_inst/part3/initialisation_inst/pkt_received ), .Q(n2254) );
  AO21HDLLX1 U2742 ( .A(n2255), .B(n2254), .C(
        \iso14443a_inst/part3/initialisation_inst/state_star ), .Q(n1770) );
  INHDLLX1 U2743 ( .A(n2260), .Q(n2263) );
  INHDLLX1 U2744 ( .A(n2256), .Q(n2259) );
  ON211HDLLX0 U2745 ( .A(n2259), .B(n2258), .C(n2257), .D(n2261), .Q(n2262) );
  AN22HDLLX1 U2746 ( .A(n2263), .B(n2262), .C(n2261), .D(n2260), .Q(n1769) );
  NO2HDLLX1 U2747 ( .A(n2265), .B(n2264), .Q(n2268) );
  INHDLLX1 U2748 ( .A(n2268), .Q(n2301) );
  INHDLLX1 U2773 ( .A(\iso14443a_inst/part3/initialisation_inst/rx_count [0]), 
        .Q(n2289) );
  NA3I1HDLLX1 U2774 ( .AN(n2276), .B(n2972), .C(n2275), .Q(n2280) );
  NO2HDLLX1 U2775 ( .A(n2289), .B(n2280), .Q(n2278) );
  INHDLLX1 U2779 ( .A(\iso14443a_inst/part3/rx_iface_bytes_to_init.data [6]), 
        .Q(n2877) );
  INHDLLX1 U2782 ( .A(\iso14443a_inst/part3/rx_iface_bytes_to_init.data [4]), 
        .Q(n2881) );
  NO2HDLLX1 U2787 ( .A(\iso14443a_inst/part3/initialisation_inst/rx_count [0]), 
        .B(n2280), .Q(n2286) );
  NA2HDLLX1 U2797 ( .A(n2304), .B(n2288), .Q(n2292) );
  NO2HDLLX1 U2798 ( .A(\iso14443a_inst/part3/initialisation_inst/rx_count [0]), 
        .B(n2288), .Q(n2298) );
  INHDLLX1 U2799 ( .A(n2298), .Q(n2293) );
  ON21HDLLX1 U2800 ( .A(n2289), .B(n2292), .C(n2293), .Q(n1723) );
  AN32HDLLX1 U2801 ( .A(n2293), .B(
        \iso14443a_inst/part3/initialisation_inst/rx_count [1]), .C(n2292), 
        .D(n2291), .E(n2290), .Q(n1722) );
  AN221HDLLX1 U2802 ( .A(
        \iso14443a_inst/part3/initialisation_inst/ac_reply_buffer[0][0] ), .B(
        \iso14443a_inst/part3/rx_iface_bits_to_init.data[0] ), .C(n2296), .D(
        n2295), .E(n2294), .Q(n2303) );
  AN31HDLLX1 U2803 ( .A(\iso14443a_inst/part3/initialisation_inst/rx_count [2]), .B(\iso14443a_inst/part3/initialisation_inst/rx_count [1]), .C(n2298), .D(
        n2297), .Q(n2299) );
  ON21HDLLX1 U2804 ( .A(n2299), .B(n2964), .C(
        \iso14443a_inst/part3/initialisation_inst/N61 ), .Q(n2300) );
  AN22HDLLX1 U2805 ( .A(n2972), .B(n2303), .C(n2301), .D(n2300), .Q(n1720) );
  INHDLLX1 U2806 ( .A(
        \iso14443a_inst/part3/initialisation_inst/is_AC_SELECT_for_us ), .Q(
        n2302) );
  AN22HDLLX1 U2807 ( .A(n2972), .B(n2303), .C(n2302), .D(n2301), .Q(n1719) );
  AO22HDLLX1 U2808 ( .A(
        \iso14443a_inst/part3/initialisation_inst/rx_error_flag ), .B(n2304), 
        .C(\iso14443a_inst/part3/rx_iface_bytes_to_routing.error ), .D(n2989), 
        .Q(n1711) );
  NO2HDLLX1 U2809 ( .A(\iso14443a_inst/part4/rx_count [1]), .B(
        \iso14443a_inst/part4/rx_count [2]), .Q(n2404) );
  NA3HDLLX1 U2810 ( .A(\iso14443a_inst/part4/rx_buffer[0][3] ), .B(
        \iso14443a_inst/part4/rx_count [0]), .C(n2404), .Q(n2408) );
  NO2HDLLX1 U2811 ( .A(n2418), .B(\iso14443a_inst/part4/rx_buffer[0][2] ), .Q(
        n2306) );
  INHDLLX1 U2812 ( .A(\iso14443a_inst/part4/rx_buffer[0][7] ), .Q(n2338) );
  NO3HDLLX1 U2813 ( .A(\iso14443a_inst/part4/rx_buffer[0][5] ), .B(
        \iso14443a_inst/part4/rx_buffer[0][4] ), .C(n2333), .Q(n2419) );
  NO3I2HDLLX1 U2814 ( .AN(n2338), .BN(n2419), .C(
        \iso14443a_inst/part4/rx_buffer[0][6] ), .Q(n2436) );
  NA4HDLLX1 U2815 ( .A(n2306), .B(n2436), .C(
        \iso14443a_inst/part4/check_need_to_forward_to_app ), .D(n2305), .Q(
        n2409) );
  NO3I2HDLLX1 U2816 ( .AN(n2307), .BN(n2408), .C(n2409), .Q(
        \iso14443a_inst/part4/N130 ) );
  INHDLLX1 U2817 ( .A(n2308), .Q(n2402) );
  AO31HDLLX1 U2818 ( .A(\iso14443a_inst/part4/forward_to_app ), .B(n2402), .C(
        n2309), .D(\iso14443a_inst/part4/N130 ), .Q(n1710) );
  AN21HDLLX1 U2819 ( .A(n2310), .B(\iso14443a_inst/part4/rx_count [0]), .C(
        n2311), .Q(n2915) );
  INHDLLX1 U2820 ( .A(n2915), .Q(n2313) );
  NA2HDLLX1 U2821 ( .A(n2402), .B(n2313), .Q(n2405) );
  INHDLLX1 U2822 ( .A(n2311), .Q(n2315) );
  NA2HDLLX1 U2823 ( .A(n2315), .B(n2403), .Q(n2331) );
  ON21HDLLX1 U2824 ( .A(n2403), .B(n2405), .C(n2331), .Q(n1709) );
  NA2HDLLX1 U2825 ( .A(n2331), .B(n2405), .Q(n2314) );
  NA2HDLLX1 U2826 ( .A(\iso14443a_inst/part4/rx_count [1]), .B(n2314), .Q(
        n2312) );
  ON31HDLLX1 U2827 ( .A(n2403), .B(\iso14443a_inst/part4/rx_count [1]), .C(
        n2313), .D(n2312), .Q(n1708) );
  INHDLLX1 U2828 ( .A(n2314), .Q(n2317) );
  NA2HDLLX1 U2829 ( .A(\iso14443a_inst/part4/rx_count [0]), .B(n2315), .Q(
        n2325) );
  NA2HDLLX1 U2830 ( .A(\iso14443a_inst/part4/rx_count [1]), .B(n2316), .Q(
        n2318) );
  ON22HDLLX0 U2831 ( .A(n2317), .B(n2316), .C(n2325), .D(n2318), .Q(n1707) );
  NO3HDLLX1 U2832 ( .A(n2974), .B(n2331), .C(n2318), .Q(n2324) );
  INHDLLX1 U2839 ( .A(\iso14443a_inst/part3/rx_iface_bytes_to_init.data [5]), 
        .Q(n2879) );
  INHDLLX1 U2842 ( .A(\iso14443a_inst/part3/rx_iface_bytes_to_init.data [7]), 
        .Q(n2875) );
  NO3I2HDLLX1 U2844 ( .AN(n2973), .BN(n2404), .C(n2325), .Q(n2330) );
  NO3I2HDLLX1 U2854 ( .AN(n2973), .BN(n2404), .C(n2331), .Q(n2339) );
  INHDLLX1 U2864 ( .A(n2342), .Q(n2341) );
  NA22HDLLX1 U2865 ( .A(n2347), .B(\app_rx_iface.soc ), .C(
        \adapter_inst/rx_count [4]), .Q(n2340) );
  ON31HDLLX1 U2866 ( .A(n2341), .B(n2343), .C(n2347), .D(n2340), .Q(n1681) );
  OA21HDLLX0 U2867 ( .A(n2342), .B(n2347), .C(n2345), .Q(n2344) );
  ON22HDLLX0 U2868 ( .A(n2344), .B(n2343), .C(n2368), .D(n2347), .Q(n1680) );
  NO2HDLLX1 U2869 ( .A(n2352), .B(\adapter_inst/rx_count [2]), .Q(n2604) );
  INHDLLX1 U2870 ( .A(n2604), .Q(n2602) );
  ON21HDLLX1 U2871 ( .A(\adapter_inst/rx_count [0]), .B(n2351), .C(n2345), .Q(
        n2348) );
  AN32HDLLX1 U2872 ( .A(\app_rx_iface.data_valid ), .B(
        \adapter_inst/rx_count [2]), .C(n2384), .D(n2348), .E(
        \adapter_inst/rx_count [2]), .Q(n2346) );
  ON31HDLLX1 U2873 ( .A(n2384), .B(n2602), .C(n2347), .D(n2346), .Q(n1679) );
  INHDLLX1 U2874 ( .A(n2348), .Q(n2350) );
  NA2HDLLX1 U2875 ( .A(\app_rx_iface.data_valid ), .B(n2384), .Q(n2349) );
  ON22HDLLX0 U2876 ( .A(n2350), .B(n2384), .C(n2352), .D(n2349), .Q(n1678) );
  NO3HDLLX1 U2877 ( .A(\adapter_inst/rx_count [4]), .B(n2964), .C(n2351), .Q(
        n2358) );
  NA3HDLLX1 U2878 ( .A(\adapter_inst/rx_count [2]), .B(n2358), .C(n2352), .Q(
        n2377) );
  NO2HDLLX1 U2879 ( .A(n2361), .B(n2377), .Q(n2353) );
  MU2HDLLX1 U2880 ( .IN0(\adapter_inst/auto_read_timing2 [24]), .IN1(
        \app_rx_iface.data [0]), .S(n2353), .Q(n1677) );
  INHDLLX1 U2881 ( .A(n2358), .Q(n2373) );
  NA2HDLLX1 U2882 ( .A(\adapter_inst/rx_count [3]), .B(n2384), .Q(n2365) );
  NO3HDLLX1 U2883 ( .A(n2374), .B(n2373), .C(n2365), .Q(n2354) );
  NO2HDLLX1 U2893 ( .A(n2377), .B(n2365), .Q(n2356) );
  NA2HDLLX1 U2903 ( .A(n2604), .B(n2358), .Q(n2391) );
  NO2HDLLX1 U2904 ( .A(n2361), .B(n2391), .Q(n2359) );
  NO2HDLLX1 U2915 ( .A(n2361), .B(n2394), .Q(n2362) );
  MU2HDLLX1 U2916 ( .IN0(\adapter_inst/auto_read_timing1 [24]), .IN1(
        \app_rx_iface.data [0]), .S(n2362), .Q(n1652) );
  NO2HDLLX1 U2917 ( .A(n2365), .B(n2391), .Q(n2363) );
  NO2HDLLX1 U2927 ( .A(n2365), .B(n2394), .Q(n2366) );
  NO2HDLLX1 U2937 ( .A(n2368), .B(n2373), .Q(n2370) );
  INHDLLX1 U2940 ( .A(\app_rx_iface.data [1]), .Q(n2888) );
  INHDLLX1 U2943 ( .A(\app_rx_iface.data [2]), .Q(n2885) );
  INHDLLX1 U2944 ( .A(\adapter_inst/set_signals_mask[adc_enable] ), .Q(n2572)
         );
  INHDLLX1 U2946 ( .A(\app_rx_iface.data [3]), .Q(n2882) );
  INHDLLX1 U2947 ( .A(\adapter_inst/set_signals_mask[sens_read] ), .Q(n2584)
         );
  INHDLLX1 U2949 ( .A(\app_rx_iface.data [4]), .Q(n2880) );
  INHDLLX1 U2950 ( .A(\adapter_inst/set_signals_mask[sens_enable] ), .Q(n2575)
         );
  INHDLLX1 U2952 ( .A(\app_rx_iface.data [5]), .Q(n2878) );
  INHDLLX1 U2953 ( .A(\adapter_inst/set_signals_mask[sens_config][0] ), .Q(
        n2553) );
  INHDLLX1 U2955 ( .A(\app_rx_iface.data [6]), .Q(n2876) );
  INHDLLX1 U2956 ( .A(\adapter_inst/set_signals_mask[sens_config][1] ), .Q(
        n2556) );
  INHDLLX1 U2958 ( .A(\adapter_inst/set_signals_mask[sens_config][2] ), .Q(
        n2560) );
  NO3HDLLX1 U2960 ( .A(\adapter_inst/rx_count [3]), .B(n2384), .C(n2377), .Q(
        n2371) );
  INHDLLX1 U2963 ( .A(\adapter_inst/set_signal_req_args[sync][1] ), .Q(n2542)
         );
  INHDLLX1 U2966 ( .A(\adapter_inst/set_signal_req_args[sync][3] ), .Q(n2544)
         );
  INHDLLX1 U2968 ( .A(\adapter_inst/set_signal_req_args[sync][4] ), .Q(n2546)
         );
  NO2HDLLX1 U2973 ( .A(\adapter_inst/rx_count [1]), .B(
        \adapter_inst/rx_count [3]), .Q(n2603) );
  INHDLLX1 U2974 ( .A(n2603), .Q(n2395) );
  NO3HDLLX1 U2975 ( .A(n2395), .B(n2374), .C(n2373), .Q(n2376) );
  INHDLLX1 U2978 ( .A(\adapter_inst/set_signal_req_args[sync][9] ), .Q(n2532)
         );
  INHDLLX1 U2981 ( .A(\adapter_inst/set_signal_req_args[sync][11] ), .Q(n2534)
         );
  INHDLLX1 U2983 ( .A(\adapter_inst/set_signal_req_args[sync][12] ), .Q(n2536)
         );
  INHDLLX1 U2986 ( .A(\adapter_inst/set_signal_req_args[sync][14] ), .Q(n2538)
         );
  INHDLLX1 U2988 ( .A(\adapter_inst/set_signal_req_args[sync][15] ), .Q(n2540)
         );
  NO2HDLLX1 U2990 ( .A(n2395), .B(n2377), .Q(n2379) );
  INHDLLX1 U2995 ( .A(\adapter_inst/rx_cmd [2]), .Q(n2628) );
  INHDLLX1 U2997 ( .A(\adapter_inst/rx_cmd [3]), .Q(n2626) );
  INHDLLX1 U2999 ( .A(\adapter_inst/rx_cmd [4]), .Q(n2624) );
  INHDLLX1 U3002 ( .A(\adapter_inst/rx_cmd [6]), .Q(n2620) );
  INHDLLX1 U3004 ( .A(\adapter_inst/rx_cmd [7]), .Q(n2618) );
  NO3HDLLX1 U3006 ( .A(\adapter_inst/rx_count [3]), .B(n2384), .C(n2391), .Q(
        n2382) );
  NO3HDLLX1 U3016 ( .A(\adapter_inst/rx_count [3]), .B(n2384), .C(n2394), .Q(
        n2389) );
  NO2HDLLX1 U3026 ( .A(n2395), .B(n2391), .Q(n2392) );
  NO2HDLLX1 U3036 ( .A(n2395), .B(n2394), .Q(n2401) );
  AN31HDLLX1 U3046 ( .A(n2404), .B(n2403), .C(n2402), .D(n2964), .Q(n2406) );
  NA22HDLLX1 U3047 ( .A(n2406), .B(n2405), .C(
        \iso14443a_inst/part4/check_need_to_forward_to_app_after_next_byte ), 
        .Q(n2407) );
  ON31HDLLX1 U3048 ( .A(n2409), .B(n2964), .C(n2408), .D(n2407), .Q(n1571) );
  NA3HDLLX1 U3049 ( .A(n2973), .B(n2823), .C(
        \iso14443a_inst/part4/pkt_received ), .Q(n2424) );
  INHDLLX1 U3050 ( .A(n2424), .Q(n2430) );
  INHDLLX1 U3055 ( .A(\iso14443a_inst/part4/reply [0]), .Q(n2426) );
  NO2HDLLX1 U3056 ( .A(n2964), .B(n2417), .Q(n2422) );
  NA3I2HDLLX1 U3057 ( .AN(n2425), .BN(n2418), .C(n2422), .Q(n2935) );
  NA2HDLLX1 U3058 ( .A(n2420), .B(n2419), .Q(n2930) );
  ON31HDLLX1 U3059 ( .A(n2929), .B(n2421), .C(n2928), .D(n2930), .Q(n2423) );
  NO2I1HDLLX1 U3060 ( .AN(n2422), .B(n2428), .Q(n2934) );
  ON21HDLLX1 U3061 ( .A(n2436), .B(n2423), .C(n2934), .Q(n2434) );
  NA3HDLLX1 U3062 ( .A(n2424), .B(n2935), .C(n2434), .Q(n2427) );
  MU2IHDLLX1 U3063 ( .IN0(n2426), .IN1(n2425), .S(n2427), .Q(n1565) );
  INHDLLX1 U3064 ( .A(n2427), .Q(n2429) );
  AN22HDLLX1 U3065 ( .A(n2429), .B(n2683), .C(n2428), .D(n2427), .Q(n1564) );
  AN21HDLLX1 U3066 ( .A(n2934), .B(n2436), .C(n2430), .Q(n2937) );
  INHDLLX1 U3067 ( .A(n2937), .Q(n2433) );
  AN32HDLLX1 U3068 ( .A(\iso14443a_inst/part4/our_block_num ), .B(n2433), .C(
        n2432), .D(n2431), .E(n2937), .Q(n1563) );
  INHDLLX1 U3069 ( .A(n2434), .Q(n2439) );
  AN22HDLLX1 U3070 ( .A(n2439), .B(n2928), .C(n2435), .D(n2434), .Q(n1562) );
  NA2HDLLX1 U3071 ( .A(n2934), .B(n2436), .Q(n2437) );
  ON21HDLLX1 U3072 ( .A(n2439), .B(n2438), .C(n2437), .Q(n1561) );
  INHDLLX1 U3073 ( .A(\app_rx_iface.error ), .Q(n2633) );
  ON21HDLLX1 U3074 ( .A(\app_rx_iface.soc ), .B(n2634), .C(n2633), .Q(n1560)
         );
  NO3HDLLX1 U3075 ( .A(\adapter_inst/signal_control_inst/state [2]), .B(
        \adapter_inst/signal_control_inst/state [0]), .C(n2440), .Q(n2579) );
  AN211HDLLX1 U3076 ( .A(n2579), .B(n2456), .C(
        \adapter_inst/signal_control_abort ), .D(
        \adapter_inst/signal_control_inst/state [2]), .Q(n2445) );
  ON21HDLLX1 U3077 ( .A(n2442), .B(n2564), .C(n2441), .Q(n2444) );
  NA4HDLLX1 U3078 ( .A(n2445), .B(n2444), .C(n2591), .D(n2443), .Q(n2487) );
  NA2HDLLX1 U3079 ( .A(n2598), .B(n2988), .Q(n2490) );
  NA3HDLLX1 U3084 ( .A(\adapter_inst/signal_control_inst/counter [0]), .B(
        \adapter_inst/signal_control_inst/counter [2]), .C(
        \adapter_inst/signal_control_inst/counter [1]), .Q(n2524) );
  NO3HDLLX1 U3085 ( .A(n2519), .B(n2522), .C(n2524), .Q(n2514) );
  NA2HDLLX1 U3086 ( .A(\adapter_inst/signal_control_inst/counter [5]), .B(
        n2514), .Q(n2512) );
  NO2HDLLX1 U3087 ( .A(n2447), .B(n2512), .Q(n2507) );
  NA2HDLLX1 U3088 ( .A(\adapter_inst/signal_control_inst/counter [7]), .B(
        n2507), .Q(n2505) );
  NO2HDLLX1 U3089 ( .A(n2448), .B(n2505), .Q(n2502) );
  NA2HDLLX1 U3090 ( .A(\adapter_inst/signal_control_inst/counter [9]), .B(
        n2502), .Q(n2500) );
  NO2HDLLX1 U3091 ( .A(n2449), .B(n2500), .Q(n2497) );
  NA2HDLLX1 U3092 ( .A(\adapter_inst/signal_control_inst/counter [11]), .B(
        n2497), .Q(n2495) );
  NO2HDLLX1 U3093 ( .A(n2450), .B(n2495), .Q(n2492) );
  NA2HDLLX1 U3094 ( .A(\adapter_inst/signal_control_inst/counter [13]), .B(
        n2492), .Q(n2484) );
  NO2HDLLX1 U3095 ( .A(n2451), .B(n2484), .Q(n2481) );
  NA2HDLLX1 U3096 ( .A(\adapter_inst/signal_control_inst/counter [15]), .B(
        n2481), .Q(n2479) );
  NO2HDLLX1 U3097 ( .A(n2452), .B(n2479), .Q(n2476) );
  NA2HDLLX1 U3098 ( .A(\adapter_inst/signal_control_inst/counter [17]), .B(
        n2476), .Q(n2474) );
  NO2HDLLX1 U3099 ( .A(n2453), .B(n2474), .Q(n2471) );
  NA2HDLLX1 U3100 ( .A(\adapter_inst/signal_control_inst/counter [19]), .B(
        n2471), .Q(n2469) );
  NO2HDLLX1 U3101 ( .A(n2454), .B(n2469), .Q(n2465) );
  NA3HDLLX1 U3102 ( .A(\adapter_inst/signal_control_inst/counter [22]), .B(
        \adapter_inst/signal_control_inst/counter [21]), .C(n2465), .Q(n2462)
         );
  NO2HDLLX1 U3103 ( .A(n2455), .B(n2462), .Q(n2459) );
  NO2I1HDLLX1 U3104 ( .AN(n2579), .B(n2456), .Q(n2580) );
  AN32HDLLX1 U3105 ( .A(n2457), .B(n2986), .C(n2565), .D(n2580), .E(n2986), 
        .Q(n2458) );
  NA4HDLLX1 U3106 ( .A(\adapter_inst/signal_control_inst/counter [24]), .B(
        n2459), .C(n2490), .D(n2458), .Q(n2527) );
  ON21HDLLX1 U3107 ( .A(\adapter_inst/signal_control_inst/counter [0]), .B(
        n2446), .C(n2527), .Q(n1559) );
  NO22HDLLX0 U3109 ( .A(\adapter_inst/signal_control_inst/counter [24]), .B(
        n2459), .C(n2446), .Q(n1558) );
  INHDLLX1 U3111 ( .A(n2527), .Q(n2516) );
  AN31HDLLX1 U3112 ( .A(n3023), .B(n2462), .C(
        \adapter_inst/signal_control_inst/counter [23]), .D(n2516), .Q(n2461)
         );
  ON31HDLLX1 U3113 ( .A(\adapter_inst/signal_control_inst/counter [23]), .B(
        n2446), .C(n2462), .D(n2461), .Q(n1557) );
  NA2HDLLX1 U3114 ( .A(\adapter_inst/signal_control_inst/counter [21]), .B(
        n2465), .Q(n2464) );
  NO2HDLLX1 U3116 ( .A(\adapter_inst/signal_control_inst/counter [21]), .B(
        n2446), .Q(n2466) );
  ON21HDLLX1 U3117 ( .A(n2465), .B(n2446), .C(n2527), .Q(n2467) );
  ON21HDLLX1 U3118 ( .A(n2466), .B(n2467), .C(
        \adapter_inst/signal_control_inst/counter [22]), .Q(n2463) );
  ON31HDLLX1 U3119 ( .A(\adapter_inst/signal_control_inst/counter [22]), .B(
        n2446), .C(n2464), .D(n2463), .Q(n1556) );
  AO22HDLLX1 U3120 ( .A(\adapter_inst/signal_control_inst/counter [21]), .B(
        n2467), .C(n2466), .D(n2465), .Q(n1555) );
  NO2HDLLX1 U3121 ( .A(\adapter_inst/signal_control_inst/counter [19]), .B(
        n2446), .Q(n2470) );
  ON21HDLLX1 U3122 ( .A(n2471), .B(n2446), .C(n2527), .Q(n2472) );
  ON21HDLLX1 U3123 ( .A(n2470), .B(n2472), .C(
        \adapter_inst/signal_control_inst/counter [20]), .Q(n2468) );
  ON31HDLLX1 U3124 ( .A(\adapter_inst/signal_control_inst/counter [20]), .B(
        n2446), .C(n2469), .D(n2468), .Q(n1554) );
  AO22HDLLX1 U3125 ( .A(\adapter_inst/signal_control_inst/counter [19]), .B(
        n2472), .C(n2471), .D(n2470), .Q(n1553) );
  NO2HDLLX1 U3126 ( .A(\adapter_inst/signal_control_inst/counter [17]), .B(
        n2446), .Q(n2475) );
  ON21HDLLX1 U3127 ( .A(n2476), .B(n2446), .C(n2527), .Q(n2477) );
  ON21HDLLX1 U3128 ( .A(n2475), .B(n2477), .C(
        \adapter_inst/signal_control_inst/counter [18]), .Q(n2473) );
  ON31HDLLX1 U3129 ( .A(\adapter_inst/signal_control_inst/counter [18]), .B(
        n2446), .C(n2474), .D(n2473), .Q(n1552) );
  AO22HDLLX1 U3130 ( .A(\adapter_inst/signal_control_inst/counter [17]), .B(
        n2477), .C(n2476), .D(n2475), .Q(n1551) );
  NO2HDLLX1 U3131 ( .A(\adapter_inst/signal_control_inst/counter [15]), .B(
        n2446), .Q(n2480) );
  ON21HDLLX1 U3132 ( .A(n2481), .B(n2446), .C(n2527), .Q(n2482) );
  ON21HDLLX1 U3133 ( .A(n2480), .B(n2482), .C(
        \adapter_inst/signal_control_inst/counter [16]), .Q(n2478) );
  ON31HDLLX1 U3134 ( .A(\adapter_inst/signal_control_inst/counter [16]), .B(
        n2446), .C(n2479), .D(n2478), .Q(n1550) );
  AO22HDLLX1 U3135 ( .A(\adapter_inst/signal_control_inst/counter [15]), .B(
        n2482), .C(n2481), .D(n2480), .Q(n1549) );
  NO2HDLLX1 U3136 ( .A(\adapter_inst/signal_control_inst/counter [13]), .B(
        n2446), .Q(n2491) );
  ON21HDLLX1 U3137 ( .A(n2492), .B(n2446), .C(n2527), .Q(n2493) );
  ON21HDLLX1 U3138 ( .A(n2491), .B(n2493), .C(
        \adapter_inst/signal_control_inst/counter [14]), .Q(n2483) );
  ON31HDLLX1 U3139 ( .A(\adapter_inst/signal_control_inst/counter [14]), .B(
        n2446), .C(n2484), .D(n2483), .Q(n1548) );
  AN22HDLLX1 U3140 ( .A(\adapter_inst/signal_control_inst/counter [0]), .B(
        n2486), .C(\adapter_inst/signal_control_inst/counter [1]), .D(n2485), 
        .Q(n2489) );
  INHDLLX1 U3141 ( .A(n2487), .Q(n2488) );
  AN31HDLLX1 U3142 ( .A(n2490), .B(n2489), .C(n2527), .D(n2488), .Q(n1547) );
  AO22HDLLX1 U3143 ( .A(\adapter_inst/signal_control_inst/counter [13]), .B(
        n2493), .C(n2492), .D(n2491), .Q(n1546) );
  NO2HDLLX1 U3144 ( .A(\adapter_inst/signal_control_inst/counter [11]), .B(
        n2446), .Q(n2496) );
  ON21HDLLX1 U3145 ( .A(n2497), .B(n2446), .C(n2527), .Q(n2498) );
  ON21HDLLX1 U3146 ( .A(n2496), .B(n2498), .C(
        \adapter_inst/signal_control_inst/counter [12]), .Q(n2494) );
  ON31HDLLX1 U3147 ( .A(\adapter_inst/signal_control_inst/counter [12]), .B(
        n2446), .C(n2495), .D(n2494), .Q(n1545) );
  AO22HDLLX1 U3148 ( .A(\adapter_inst/signal_control_inst/counter [11]), .B(
        n2498), .C(n2497), .D(n2496), .Q(n1544) );
  NO2HDLLX1 U3149 ( .A(\adapter_inst/signal_control_inst/counter [9]), .B(
        n2446), .Q(n2501) );
  ON21HDLLX1 U3150 ( .A(n2502), .B(n2446), .C(n2527), .Q(n2503) );
  ON21HDLLX1 U3151 ( .A(n2501), .B(n2503), .C(
        \adapter_inst/signal_control_inst/counter [10]), .Q(n2499) );
  ON31HDLLX1 U3152 ( .A(\adapter_inst/signal_control_inst/counter [10]), .B(
        n2446), .C(n2500), .D(n2499), .Q(n1543) );
  AO22HDLLX1 U3153 ( .A(\adapter_inst/signal_control_inst/counter [9]), .B(
        n2503), .C(n2502), .D(n2501), .Q(n1542) );
  NO2HDLLX1 U3154 ( .A(\adapter_inst/signal_control_inst/counter [7]), .B(
        n2446), .Q(n2506) );
  ON21HDLLX1 U3155 ( .A(n2507), .B(n2446), .C(n2527), .Q(n2508) );
  ON21HDLLX1 U3156 ( .A(n2506), .B(n2508), .C(
        \adapter_inst/signal_control_inst/counter [8]), .Q(n2504) );
  ON31HDLLX1 U3157 ( .A(\adapter_inst/signal_control_inst/counter [8]), .B(
        n2446), .C(n2505), .D(n2504), .Q(n1541) );
  AO22HDLLX1 U3158 ( .A(\adapter_inst/signal_control_inst/counter [7]), .B(
        n2508), .C(n2507), .D(n2506), .Q(n1540) );
  NO2HDLLX1 U3159 ( .A(\adapter_inst/signal_control_inst/counter [5]), .B(
        n2446), .Q(n2513) );
  ON21HDLLX1 U3160 ( .A(n2514), .B(n2446), .C(n2527), .Q(n2515) );
  ON21HDLLX1 U3161 ( .A(n2513), .B(n2515), .C(
        \adapter_inst/signal_control_inst/counter [6]), .Q(n2511) );
  ON31HDLLX1 U3162 ( .A(\adapter_inst/signal_control_inst/counter [6]), .B(
        n2446), .C(n2512), .D(n2511), .Q(n1539) );
  AO22HDLLX1 U3163 ( .A(\adapter_inst/signal_control_inst/counter [5]), .B(
        n2515), .C(n2514), .D(n2513), .Q(n1538) );
  AN21HDLLX1 U3164 ( .A(n3023), .B(n2524), .C(n2516), .Q(n2523) );
  NA2HDLLX1 U3165 ( .A(n3023), .B(n2522), .Q(n2521) );
  AN32HDLLX1 U3167 ( .A(n2523), .B(
        \adapter_inst/signal_control_inst/counter [4]), .C(n2521), .D(n2520), 
        .E(n2519), .Q(n1537) );
  ON22HDLLX0 U3168 ( .A(n2523), .B(n2522), .C(n2524), .D(n2521), .Q(n1536) );
  NA2HDLLX1 U3169 ( .A(\adapter_inst/signal_control_inst/counter [0]), .B(
        \adapter_inst/signal_control_inst/counter [1]), .Q(n2529) );
  NA2HDLLX1 U3170 ( .A(n3023), .B(n2524), .Q(n2526) );
  AN22HDLLX1 U3171 ( .A(n2529), .B(n2528), .C(n2527), .D(n2526), .Q(n1535) );
  NA3HDLLX1 U3246 ( .A(n2565), .B(n2986), .C(n2564), .Q(n2559) );
  AN22HDLLX1 U3248 ( .A(\adapter_inst/set_signals_mask[sens_config][0] ), .B(
        \adapter_inst/set_signals_value[sens_config][0] ), .C(sens_config[0]), 
        .D(n2553), .Q(n2555) );
  AN22HDLLX1 U3252 ( .A(\adapter_inst/set_signals_mask[sens_config][1] ), .B(
        \adapter_inst/set_signals_value[sens_config][1] ), .C(sens_config[1]), 
        .D(n2556), .Q(n2558) );
  AN22HDLLX1 U3256 ( .A(\adapter_inst/set_signals_mask[sens_config][2] ), .B(
        \adapter_inst/set_signals_value[sens_config][2] ), .C(sens_config[2]), 
        .D(n2560), .Q(n2562) );
  ON21HDLLX1 U3260 ( .A(\adapter_inst/signal_control_inst/state [1]), .B(
        \adapter_inst/signal_control_inst/new_signals[adc_read] ), .C(n2563), 
        .Q(n2568) );
  NA2HDLLX1 U3261 ( .A(n2565), .B(n2564), .Q(n2581) );
  ON211HDLLX0 U3262 ( .A(\adapter_inst/signal_control_inst/state [2]), .B(
        n2566), .C(n2986), .D(n2581), .Q(n2567) );
  MU2IHDLLX1 U3263 ( .IN0(n2982), .IN1(n2568), .S(n2567), .Q(n1454) );
  AN22HDLLX1 U3266 ( .A(\adapter_inst/set_signals_mask[adc_enable] ), .B(
        \adapter_inst/set_signals_value[adc_enable] ), .C(adc_enable), .D(
        n2572), .Q(n2574) );
  AN22HDLLX1 U3269 ( .A(\adapter_inst/set_signals_mask[sens_enable] ), .B(
        \adapter_inst/set_signals_value[sens_enable] ), .C(sens_enable), .D(
        n2575), .Q(n2577) );
  ON21HDLLX1 U3272 ( .A(n2579), .B(
        \adapter_inst/signal_control_inst/new_signals[sens_read] ), .C(n2986), 
        .Q(n2583) );
  NO3I2HDLLX1 U3274 ( .AN(n2986), .BN(n2581), .C(n2580), .Q(n2582) );
  MU2IHDLLX1 U3275 ( .IN0(n2583), .IN1(n2980), .S(n2582), .Q(n1447) );
  AN22HDLLX1 U3276 ( .A(\adapter_inst/set_signals_mask[sens_read] ), .B(
        \adapter_inst/set_signals_value[sens_read] ), .C(sens_read), .D(n2584), 
        .Q(n2587) );
  OA33HDLLX1 U3280 ( .A(n2593), .B(n2985), .C(n2591), .D(n2590), .E(n2589), 
        .F(\adapter_inst/signal_control_result_read ), .Q(n2594) );
  NO2HDLLX1 U3281 ( .A(\adapter_inst/signal_control_abort ), .B(n2594), .Q(
        n1445) );
  NA3HDLLX1 U3283 ( .A(n2596), .B(n2595), .C(n2630), .Q(n2608) );
  NA4I3HDLLX1 U3284 ( .AN(n2609), .BN(n2608), .CN(\adapter_inst/rx_cmd [6]), 
        .D(\adapter_inst/rx_cmd [2]), .Q(n2918) );
  AND2HDLLX0 U3285 ( .A(n2918), .B(n2635), .Q(n2631) );
  NA2HDLLX1 U3287 ( .A(n2598), .B(n2597), .Q(n2599) );
  NA4HDLLX1 U3289 ( .A(\adapter_inst/rx_cmd [0]), .B(n2605), .C(n2600), .D(
        n2630), .Q(n2601) );
  NO3HDLLX1 U3290 ( .A(\adapter_inst/rx_count [4]), .B(n2602), .C(n2601), .Q(
        n2921) );
  NA4HDLLX1 U3291 ( .A(n2605), .B(n2604), .C(n2603), .D(
        \adapter_inst/rx_count [4]), .Q(n2606) );
  NO3HDLLX1 U3292 ( .A(\adapter_inst/rx_cmd [0]), .B(n2630), .C(n2606), .Q(
        n2923) );
  ON31HDLLX1 U3293 ( .A(\adapter_inst/rx_cmd [6]), .B(n2609), .C(n2608), .D(
        n2607), .Q(n2615) );
  NA4HDLLX1 U3294 ( .A(n2982), .B(n2981), .C(n2979), .D(n2980), .Q(n2920) );
  NA2HDLLX1 U3295 ( .A(n2923), .B(n2920), .Q(n2614) );
  ON31HDLLX1 U3296 ( .A(n2921), .B(n2923), .C(n2615), .D(n2614), .Q(n2616) );
  NA2HDLLX1 U3305 ( .A(n2971), .B(n2635), .Q(n2924) );
  NA3HDLLX1 U3306 ( .A(n2971), .B(n2631), .C(
        \adapter_inst/signal_control_unexpected_pause ), .Q(n2632) );
  NA22HDLLX1 U3307 ( .A(
        \adapter_inst/status_reply_args[flags][unexpected_pause] ), .B(n2924), 
        .C(n2632), .Q(n1429) );
  NO4I3HDLLX0 U3308 ( .AN(\app_rx_iface.eoc ), .BN(n2634), .CN(n2633), .D(
        app_resend_last), .Q(n2636) );
  NO22HDLLX0 U3309 ( .A(\adapter_inst/last_rx_had_invalid_magic ), .B(n2636), 
        .C(n2635), .Q(n1428) );
  INHDLLX1 U3326 ( .A(\app_tx_iface.req ), .Q(n2656) );
  NO2HDLLX1 U3327 ( .A(\adapter_inst/tx_msg[cmd][0] ), .B(
        \adapter_inst/tx_msg[cmd][1] ), .Q(n2643) );
  NO2HDLLX1 U3328 ( .A(n2640), .B(n2639), .Q(n2642) );
  ON21HDLLX1 U3329 ( .A(n2643), .B(n2642), .C(n2641), .Q(n2655) );
  NO2HDLLX1 U3330 ( .A(n2666), .B(n2658), .Q(n2644) );
  MU2IHDLLX1 U3331 ( .IN0(\adapter_inst/tx_idx [2]), .IN1(n2662), .S(n2644), 
        .Q(n2661) );
  AN22HDLLX1 U3332 ( .A(n2646), .B(\adapter_inst/tx_idx [0]), .C(n2658), .D(
        n2645), .Q(n2654) );
  NA3HDLLX1 U3333 ( .A(\adapter_inst/tx_idx [1]), .B(\adapter_inst/tx_idx [2]), 
        .C(\adapter_inst/tx_idx [0]), .Q(n2649) );
  INHDLLX1 U3334 ( .A(n2647), .Q(n2648) );
  AN21HDLLX1 U3335 ( .A(\adapter_inst/tx_idx [3]), .B(n2649), .C(n2648), .Q(
        n2660) );
  AN22HDLLX1 U3336 ( .A(\adapter_inst/tx_idx [1]), .B(n2658), .C(
        \adapter_inst/tx_idx [0]), .D(n2666), .Q(n2664) );
  INHDLLX1 U3337 ( .A(n2655), .Q(n2651) );
  INHDLLX1 U3338 ( .A(n2662), .Q(n2650) );
  ON22HDLLX0 U3339 ( .A(n2660), .B(n2651), .C(n2650), .D(n2664), .Q(n2652) );
  AN21HDLLX1 U3340 ( .A(n2660), .B(n2664), .C(n2652), .Q(n2653) );
  ON211HDLLX0 U3341 ( .A(n2655), .B(n2661), .C(n2654), .D(n2653), .Q(n2657) );
  OA22HDLLX0 U3342 ( .A(\app_tx_iface.data_valid ), .B(
        \adapter_inst/send_reply ), .C(n2656), .D(n2657), .Q(n1411) );
  NA2HDLLX1 U3343 ( .A(\app_tx_iface.req ), .B(n2657), .Q(n2663) );
  NA2I1HDLLX1 U3344 ( .AN(\adapter_inst/send_reply ), .B(n2663), .Q(n2665) );
  AN22HDLLX1 U3345 ( .A(\adapter_inst/tx_idx [0]), .B(n2665), .C(n2663), .D(
        n2658), .Q(n1410) );
  ON22HDLLX0 U3346 ( .A(n2660), .B(n2663), .C(n2659), .D(n2665), .Q(n1409) );
  ON22HDLLX0 U3347 ( .A(n2662), .B(n2665), .C(n2661), .D(n2663), .Q(n1408) );
  ON22HDLLX0 U3348 ( .A(n2666), .B(n2665), .C(n2664), .D(n2663), .Q(n1407) );
  INHDLLX1 U3349 ( .A(n2667), .Q(n2702) );
  INHDLLX1 U3350 ( .A(\iso14443a_inst/part4_to_part3_tx_iface.data_valid ), 
        .Q(n2668) );
  AN32HDLLX1 U3351 ( .A(n2670), .B(n2702), .C(n2669), .D(n2668), .E(n2702), 
        .Q(n1406) );
  AN21HDLLX1 U3352 ( .A(n2713), .B(n2702), .C(n2964), .Q(n2671) );
  MU2IHDLLX1 U3353 ( .IN0(n2672), .IN1(n2673), .S(n2671), .Q(n1405) );
  NO2HDLLX1 U3354 ( .A(n2964), .B(n2673), .Q(n2675) );
  AN22HDLLX1 U3362 ( .A(\adapter_inst/tx_msg[cmd][1] ), .B(n2693), .C(n2692), 
        .D(\adapter_inst/get_result_reply_args[adc_value][9] ), .Q(n2680) );
  AN22HDLLX1 U3363 ( .A(n2676), .B(afe_version[1]), .C(n2695), .D(
        \adapter_inst/get_result_reply_args[adc_value][1] ), .Q(n2679) );
  NA2HDLLX1 U3364 ( .A(n2701), .B(adc_version[1]), .Q(n2678) );
  AN31HDLLX1 U3365 ( .A(n2680), .B(n2679), .C(n2678), .D(n2677), .Q(n2682) );
  AN211HDLLX1 U3366 ( .A(\iso14443a_inst/part4/N211 ), .B(
        \iso14443a_inst/part4/tx_buffer[1][1] ), .C(n2682), .D(n2681), .Q(
        n2691) );
  AN22HDLLX1 U3370 ( .A(\adapter_inst/tx_msg[cmd][5] ), .B(n2693), .C(n2692), 
        .D(\adapter_inst/get_result_reply_args[adc_value][13] ), .Q(n2698) );
  AN22HDLLX1 U3371 ( .A(n2695), .B(
        \adapter_inst/get_result_reply_args[adc_value][5] ), .C(n2694), .D(
        \adapter_inst/status_reply_args[flags][unexpected_pause] ), .Q(n2697)
         );
  NA3HDLLX1 U3372 ( .A(n2698), .B(n2697), .C(n2696), .Q(n2699) );
  NA2HDLLX1 U3374 ( .A(n2703), .B(n2702), .Q(n2704) );
  AN222HDLLX1 U3375 ( .A(n2706), .B(n2705), .C(n2706), .D(
        \iso14443a_inst/part4/replyStdBlock [1]), .E(n2705), .F(n2704), .Q(
        n2707) );
  ON211HDLLX0 U3377 ( .A(n2892), .B(\iso14443a_inst/part3/tx_append_crc_init ), 
        .C(\iso14443a_inst/part3/framing_inst/fdt_trigger ), .D(n2709), .Q(
        n2711) );
  ON21HDLLX1 U3378 ( .A(\iso14443a_inst/part3/rx_iface_bytes_to_routing.soc ), 
        .B(n2710), .C(n2711), .Q(n1373) );
  NA2HDLLX1 U3379 ( .A(n2712), .B(n2711), .Q(
        \iso14443a_inst/part3/framing_inst/crc_inst/N5 ) );
  ON31HDLLX1 U3380 ( .A(\iso14443a_inst/part4/N211 ), .B(
        \app_tx_iface.data_valid ), .C(n2713), .D(
        \iso14443a_inst/part4/forward_from_app ), .Q(n2714) );
  NA22HDLLX1 U3381 ( .A(n2715), .B(\iso14443a_inst/part4/send_reply ), .C(
        n2714), .Q(n1372) );
  ON21HDLLX1 U3383 ( .A(n2988), .B(n2717), .C(n2970), .Q(n2738) );
  INHDLLX1 U3384 ( .A(\iso14443a_inst/part2/sd_inst/counter [0]), .Q(n2743) );
  AN22HDLLX1 U3385 ( .A(\iso14443a_inst/part2/sd_inst/counter [0]), .B(n2739), 
        .C(n2738), .D(n2743), .Q(n1369) );
  INHDLLX1 U3386 ( .A(\iso14443a_inst/part2/sd_inst/counter [4]), .Q(n2732) );
  NA3HDLLX1 U3387 ( .A(\iso14443a_inst/part2/sd_inst/counter [2]), .B(
        \iso14443a_inst/part2/sd_inst/counter [0]), .C(
        \iso14443a_inst/part2/sd_inst/counter [1]), .Q(n2735) );
  NO3HDLLX1 U3388 ( .A(n2736), .B(n2732), .C(n2735), .Q(n2724) );
  NA3HDLLX1 U3389 ( .A(\iso14443a_inst/part2/sd_inst/counter [6]), .B(
        \iso14443a_inst/part2/sd_inst/counter [5]), .C(n2724), .Q(n2720) );
  AN21HDLLX1 U3390 ( .A(n2739), .B(n2720), .C(n2738), .Q(n2723) );
  NA2HDLLX1 U3391 ( .A(n2739), .B(n2722), .Q(n2721) );
  NA3I1HDLLX1 U3392 ( .AN(n2720), .B(\iso14443a_inst/part2/sd_inst/counter [7]), .C(n2739), .Q(n2719) );
  AN32HDLLX1 U3393 ( .A(n2723), .B(\iso14443a_inst/part2/sd_inst/counter [8]), 
        .C(n2721), .D(n2719), .E(n2718), .Q(n1368) );
  ON22HDLLX0 U3394 ( .A(n2723), .B(n2722), .C(n2721), .D(n2720), .Q(n1367) );
  INHDLLX1 U3395 ( .A(n2724), .Q(n2728) );
  AN21HDLLX1 U3396 ( .A(n2739), .B(n2728), .C(n2738), .Q(n2730) );
  INHDLLX1 U3397 ( .A(\iso14443a_inst/part2/sd_inst/counter [5]), .Q(n2729) );
  NA2HDLLX1 U3398 ( .A(n2739), .B(n2729), .Q(n2727) );
  NA3HDLLX1 U3399 ( .A(\iso14443a_inst/part2/sd_inst/counter [5]), .B(n2739), 
        .C(n2724), .Q(n2726) );
  AN32HDLLX1 U3400 ( .A(n2730), .B(\iso14443a_inst/part2/sd_inst/counter [6]), 
        .C(n2727), .D(n2726), .E(n2725), .Q(n1366) );
  ON22HDLLX0 U3401 ( .A(n2730), .B(n2729), .C(n2728), .D(n2727), .Q(n1365) );
  AN21HDLLX1 U3402 ( .A(n2739), .B(n2735), .C(n2738), .Q(n2737) );
  NA2HDLLX1 U3403 ( .A(n2739), .B(n2736), .Q(n2734) );
  INHDLLX1 U3404 ( .A(n2735), .Q(n2731) );
  NA3HDLLX1 U3405 ( .A(\iso14443a_inst/part2/sd_inst/counter [3]), .B(n2739), 
        .C(n2731), .Q(n2733) );
  AN32HDLLX1 U3406 ( .A(n2737), .B(\iso14443a_inst/part2/sd_inst/counter [4]), 
        .C(n2734), .D(n2733), .E(n2732), .Q(n1364) );
  ON22HDLLX0 U3407 ( .A(n2737), .B(n2736), .C(n2735), .D(n2734), .Q(n1363) );
  AN21HDLLX1 U3408 ( .A(n2739), .B(n2743), .C(n2738), .Q(n2745) );
  INHDLLX1 U3409 ( .A(\iso14443a_inst/part2/sd_inst/counter [1]), .Q(n2744) );
  NA2HDLLX1 U3410 ( .A(n2739), .B(n2744), .Q(n2742) );
  NA3HDLLX1 U3411 ( .A(\iso14443a_inst/part2/sd_inst/counter [0]), .B(
        \iso14443a_inst/part2/sd_inst/counter [1]), .C(n2739), .Q(n2741) );
  AN32HDLLX1 U3412 ( .A(n2745), .B(\iso14443a_inst/part2/sd_inst/counter [2]), 
        .C(n2742), .D(n2741), .E(n2740), .Q(n1362) );
  ON22HDLLX0 U3413 ( .A(n2745), .B(n2744), .C(n2743), .D(n2742), .Q(n1361) );
  INHDLLX1 U3414 ( .A(n1358), .Q(\pause_n_latch_sync/pause_n_latched ) );
  NO2HDLLX1 U3415 ( .A(n2747), .B(n2746), .Q(n2948) );
  INHDLLX1 U3416 ( .A(\iso14443a_inst/part2/tx_inst/state [0]), .Q(n2947) );
  INHDLLX1 U3417 ( .A(\iso14443a_inst/part3_to_part2_tx_iface.data_valid ), 
        .Q(n2774) );
  AN221HDLLX1 U3418 ( .A(\iso14443a_inst/part2/tx_inst/state [0]), .B(n2948), 
        .C(n2947), .D(n2774), .E(\iso14443a_inst/part2/tx_inst/state [1]), .Q(
        n1357) );
  INHDLLX1 U3419 ( .A(n2948), .Q(n2751) );
  INHDLLX1 U3420 ( .A(\iso14443a_inst/part2/tx_inst/state [1]), .Q(n2750) );
  NO2HDLLX1 U3421 ( .A(\iso14443a_inst/part3_to_part2_tx_iface.data_valid ), 
        .B(n2748), .Q(n2749) );
  ON33HDLLX1 U3422 ( .A(\iso14443a_inst/part2/tx_inst/state [1]), .B(n2751), 
        .C(n2947), .D(n2750), .E(n2749), .F(
        \iso14443a_inst/part2/tx_inst/state [0]), .Q(n1356) );
  AN31HDLLX1 U3423 ( .A(n2759), .B(n2773), .C(n2754), .D(n2825), .Q(n2758) );
  INHDLLX1 U3424 ( .A(
        \iso14443a_inst/part3/framing_inst/fe_inst/bits_remaining [2]), .Q(
        n2835) );
  AO31HDLLX1 U3425 ( .A(n2752), .B(n2835), .C(
        \iso14443a_inst/part3/framing_inst/fe_inst/bits_remaining [0]), .D(
        n2759), .Q(n2753) );
  AN21HDLLX1 U3426 ( .A(\iso14443a_inst/part3_to_part2_tx_iface.req ), .B(
        n2753), .C(\iso14443a_inst/part3/framing_inst/fe_inst/state [2]), .Q(
        n2757) );
  ON31HDLLX1 U3427 ( .A(n2755), .B(n2772), .C(n2754), .D(n2775), .Q(n2756) );
  AN21HDLLX1 U3428 ( .A(\iso14443a_inst/part3/framing_inst/fe_inst/state [2]), 
        .B(\iso14443a_inst/part3_to_part2_tx_iface.req ), .C(n2756), .Q(n2771)
         );
  ON21HDLLX1 U3429 ( .A(n2757), .B(n2770), .C(n2771), .Q(n2763) );
  MU2IHDLLX1 U3430 ( .IN0(n2759), .IN1(n2758), .S(n2763), .Q(n1355) );
  AN21HDLLX1 U3431 ( .A(n2824), .B(n2761), .C(n2760), .Q(n2764) );
  INHDLLX1 U3432 ( .A(n2763), .Q(n2766) );
  AN32HDLLX1 U3433 ( .A(n2764), .B(n2763), .C(n2762), .D(n2766), .E(n2770), 
        .Q(n1354) );
  AN22HDLLX1 U3434 ( .A(n2828), .B(n2765), .C(
        \iso14443a_inst/part3/framing_inst/fe_inst/crc_byte ), .D(n2839), .Q(
        n2768) );
  AN21HDLLX1 U3435 ( .A(n2768), .B(n2767), .C(n2766), .Q(n2769) );
  AO31HDLLX1 U3436 ( .A(\iso14443a_inst/part3/framing_inst/fe_inst/state [2]), 
        .B(n2771), .C(n2770), .D(n2769), .Q(n1353) );
  INHDLLX1 U3437 ( .A(n2772), .Q(n2777) );
  NO2HDLLX1 U3438 ( .A(\iso14443a_inst/part3/framing_inst/fe_inst/state [1]), 
        .B(n2773), .Q(n2776) );
  AN22HDLLX1 U3439 ( .A(n2777), .B(n2776), .C(n2775), .D(n2774), .Q(n1352) );
  NA2HDLLX1 U3440 ( .A(\iso14443a_inst/part3/tx_iface_from_routing.req ), .B(
        n2989), .Q(n2778) );
  ON21HDLLX1 U3441 ( .A(n2779), .B(n2778), .C(
        \iso14443a_inst/part3/tx_iface_from_init.data_valid ), .Q(n2780) );
  NA2HDLLX1 U3442 ( .A(n2869), .B(n2780), .Q(n1351) );
  NA2HDLLX1 U3459 ( .A(n2804), .B(n2805), .Q(n2782) );
  INHDLLX1 U3460 ( .A(n2806), .Q(n2809) );
  AN22HDLLX1 U3461 ( .A(\iso14443a_inst/part3/framing_inst/fdt_inst/count [0]), 
        .B(n2782), .C(n2809), .D(n2781), .Q(n1333) );
  NO2HDLLX1 U3462 ( .A(\iso14443a_inst/part3/framing_inst/fdt_inst/count [2]), 
        .B(n2784), .Q(n2783) );
  AN211HDLLX1 U3463 ( .A(\iso14443a_inst/part3/framing_inst/fdt_inst/count [2]), .B(n2784), .C(n2988), .D(n2783), .Q(n1331) );
  AN21HDLLX1 U3465 ( .A(n2790), .B(
        \iso14443a_inst/part3/framing_inst/fdt_inst/seen_pause ), .C(
        \iso14443a_inst/part3/framing_inst/fdt_inst/count [3]), .Q(n2785) );
  AN311HDLLX0 U3466 ( .A(\iso14443a_inst/part3/framing_inst/fdt_inst/count [3]), .B(\iso14443a_inst/part3/framing_inst/fdt_inst/seen_pause ), .C(n2790), .D(
        n2988), .E(n2785), .Q(n1330) );
  AN31HDLLX1 U3467 ( .A(\iso14443a_inst/part3/framing_inst/fdt_inst/count [3]), 
        .B(\iso14443a_inst/part3/framing_inst/fdt_inst/seen_pause ), .C(n2790), 
        .D(n2988), .Q(n2789) );
  NA4HDLLX1 U3468 ( .A(n2806), .B(
        \iso14443a_inst/part3/framing_inst/fdt_inst/count [3]), .C(n2790), .D(
        n2787), .Q(n2788) );
  NA22HDLLX1 U3469 ( .A(\iso14443a_inst/part3/framing_inst/fdt_inst/count [4]), 
        .B(n2789), .C(n2788), .Q(n1329) );
  NA3HDLLX1 U3470 ( .A(\iso14443a_inst/part3/framing_inst/fdt_inst/count [4]), 
        .B(\iso14443a_inst/part3/framing_inst/fdt_inst/count [3]), .C(n2790), 
        .Q(n2794) );
  ON21HDLLX1 U3471 ( .A(n2805), .B(n2794), .C(n2804), .Q(n2793) );
  NA2HDLLX1 U3472 ( .A(n2806), .B(n2796), .Q(n2792) );
  ON22HDLLX0 U3473 ( .A(n2793), .B(n2796), .C(n2794), .D(n2792), .Q(n1328) );
  AN32HDLLX1 U3475 ( .A(n2793), .B(
        \iso14443a_inst/part3/framing_inst/fdt_inst/count [6]), .C(n2792), .D(
        n2791), .E(n2795), .Q(n1327) );
  NO3HDLLX1 U3476 ( .A(n2796), .B(n2795), .C(n2794), .Q(n2803) );
  INHDLLX1 U3477 ( .A(n2803), .Q(n2797) );
  ON21HDLLX1 U3478 ( .A(n2805), .B(n2797), .C(n2804), .Q(n2802) );
  INHDLLX1 U3479 ( .A(\iso14443a_inst/part3/framing_inst/fdt_inst/count [7]), 
        .Q(n2798) );
  NA2HDLLX1 U3480 ( .A(n2806), .B(n2798), .Q(n2801) );
  ON22HDLLX0 U3481 ( .A(n2802), .B(n2798), .C(n2797), .D(n2801), .Q(n1326) );
  NA3HDLLX1 U3482 ( .A(n2806), .B(
        \iso14443a_inst/part3/framing_inst/fdt_inst/count [7]), .C(n2803), .Q(
        n2800) );
  AN32HDLLX1 U3483 ( .A(n2802), .B(
        \iso14443a_inst/part3/framing_inst/fdt_inst/count [8]), .C(n2801), .D(
        n2800), .E(n2799), .Q(n1325) );
  NA3HDLLX1 U3484 ( .A(\iso14443a_inst/part3/framing_inst/fdt_inst/count [8]), 
        .B(\iso14443a_inst/part3/framing_inst/fdt_inst/count [7]), .C(n2803), 
        .Q(n2807) );
  ON21HDLLX1 U3485 ( .A(n2805), .B(n2807), .C(n2804), .Q(n2813) );
  NA2HDLLX1 U3486 ( .A(n2806), .B(n2808), .Q(n2812) );
  ON22HDLLX0 U3487 ( .A(n2813), .B(n2808), .C(n2812), .D(n2807), .Q(n1324) );
  AN32HDLLX1 U3489 ( .A(n2813), .B(
        \iso14443a_inst/part3/framing_inst/fdt_inst/count [10]), .C(n2812), 
        .D(n2811), .E(n2810), .Q(n1323) );
  INHDLLX1 U3495 ( .A(\iso14443a_inst/part3/framing_inst/crc [5]), .Q(n2940)
         );
  INHDLLX1 U3497 ( .A(\iso14443a_inst/part3/framing_inst/crc [2]), .Q(n2942)
         );
  MU2HDLLX1 U3499 ( .IN0(\iso14443a_inst/part4/allow_pps ), .IN1(n2823), .S(
        \iso14443a_inst/part4/pkt_received ), .Q(n1314) );
  AN222HDLLX1 U3500 ( .A(n2825), .B(
        \iso14443a_inst/part3/framing_inst/fe_inst/parity ), .C(n2824), .D(
        \iso14443a_inst/part3/framing_inst/tx_iface_bits.data[0] ), .E(n2834), 
        .F(\iso14443a_inst/part3/framing_inst/fe_inst/cached_crc [0]), .Q(
        n2831) );
  AN221HDLLX1 U3501 ( .A(n2828), .B(n2827), .C(n2839), .D(n2827), .E(n2826), 
        .Q(n2829) );
  MU2IHDLLX1 U3502 ( .IN0(n2831), .IN1(n2830), .S(n2829), .Q(n1312) );
  AO21HDLLX1 U3503 ( .A(
        \iso14443a_inst/part3/framing_inst/fe_inst/bits_remaining [0]), .B(
        n2833), .C(n2832), .Q(n1311) );
  NA2HDLLX1 U3504 ( .A(n2834), .B(
        \iso14443a_inst/part3/framing_inst/fe_inst/bits_remaining [1]), .Q(
        n2837) );
  AN32HDLLX1 U3505 ( .A(n2838), .B(
        \iso14443a_inst/part3/framing_inst/fe_inst/bits_remaining [2]), .C(
        n2837), .D(n2836), .E(n2835), .Q(n1309) );
  AO22HDLLX1 U3506 ( .A(n2913), .B(
        \iso14443a_inst/part3/framing_inst/fe_inst/crc_byte ), .C(n2840), .D(
        n2839), .Q(n1308) );
  AN22HDLLX1 U3510 ( .A(
        \iso14443a_inst/part3/initialisation_inst/rx_buffer[1][2] ), .B(n2844), 
        .C(n2843), .D(n2842), .Q(n2845) );
  INHDLLX1 U3512 ( .A(n2865), .Q(n2851) );
  ON21HDLLX1 U3513 ( .A(n2848), .B(n2847), .C(n2858), .Q(n2852) );
  NA2HDLLX1 U3514 ( .A(
        \iso14443a_inst/part3/initialisation_inst/rx_buffer[1][4] ), .B(
        \iso14443a_inst/part3/initialisation_inst/rx_buffer[1][5] ), .Q(n2854)
         );
  ON21HDLLX1 U3515 ( .A(
        \iso14443a_inst/part3/initialisation_inst/rx_buffer[1][4] ), .B(
        \iso14443a_inst/part3/initialisation_inst/rx_buffer[1][5] ), .C(n2854), 
        .Q(n2849) );
  AN22HDLLX1 U3516 ( .A(
        \iso14443a_inst/part3/initialisation_inst/tx_count_minus_1 [1]), .B(
        n2852), .C(n1973), .D(n2849), .Q(n2850) );
  ON31HDLLX1 U3517 ( .A(
        \iso14443a_inst/part3/initialisation_inst/tx_count_minus_1 [1]), .B(
        \iso14443a_inst/part3/initialisation_inst/tx_count_minus_1 [0]), .C(
        n2851), .D(n2850), .Q(n1303) );
  AN32HDLLX1 U3518 ( .A(n2869), .B(
        \iso14443a_inst/part3/initialisation_inst/tx_count_minus_1 [2]), .C(
        \iso14443a_inst/part3/initialisation_inst/tx_count_minus_1 [1]), .D(
        n2852), .E(
        \iso14443a_inst/part3/initialisation_inst/tx_count_minus_1 [2]), .Q(
        n2856) );
  NA2HDLLX1 U3519 ( .A(n2854), .B(n2853), .Q(n2855) );
  AN32HDLLX1 U3520 ( .A(n2857), .B(n2856), .C(n2855), .D(n3022), .E(n2856), 
        .Q(n1302) );
  AN32HDLLX1 U3521 ( .A(
        \iso14443a_inst/part3/initialisation_inst/tx_buffer[1][2] ), .B(n2858), 
        .C(n2867), .D(\iso14443a_inst/part3/tx_iface_from_init.data [2]), .E(
        n3020), .Q(n2860) );
  ON211HDLLX0 U3522 ( .A(n3022), .B(n2861), .C(n2860), .D(n2859), .Q(n1291) );
  NO2HDLLX1 U3523 ( .A(n2863), .B(
        \iso14443a_inst/part3/initialisation_inst/ac_reply_buffer[0][5] ), .Q(
        n2868) );
  NO2HDLLX1 U3526 ( .A(n2869), .B(n2964), .Q(n2870) );
  MU2IHDLLX1 U3527 ( .IN0(n2872), .IN1(n2871), .S(n2870), .Q(n1285) );
  AN22HDLLX1 U3531 ( .A(n2973), .B(n2875), .C(n2950), .D(n2949), .Q(n1281) );
  AN22HDLLX1 U3532 ( .A(n2973), .B(n2877), .C(n2876), .D(n2949), .Q(n1280) );
  AN22HDLLX1 U3533 ( .A(n2973), .B(n2879), .C(n2878), .D(n2964), .Q(n1279) );
  AN22HDLLX1 U3534 ( .A(n2973), .B(n2881), .C(n2880), .D(n2949), .Q(n1278) );
  AN22HDLLX1 U3538 ( .A(n2973), .B(n2891), .C(n2987), .D(n2964), .Q(n1274) );
  INHDLLX1 U3539 ( .A(
        \iso14443a_inst/part3/framing_inst/s_inst/cached_data [7]), .Q(n2896)
         );
  AN22HDLLX1 U3540 ( .A(n2892), .B(
        \iso14443a_inst/part4_to_part3_tx_iface.data [7]), .C(
        \iso14443a_inst/part3/tx_iface_from_init.data [7]), .D(n2989), .Q(
        n2895) );
  NO2HDLLX1 U3541 ( .A(n2893), .B(n2964), .Q(n2894) );
  MU2IHDLLX1 U3542 ( .IN0(n2896), .IN1(n2895), .S(n2894), .Q(n1273) );
  NA22HDLLX1 U3543 ( .A(\iso14443a_inst/part3/framing_inst/s_inst/cache_data ), 
        .B(n2904), .C(n2897), .Q(n1263) );
  INHDLLX1 U3544 ( .A(n2907), .Q(n2899) );
  NA2HDLLX1 U3545 ( .A(\iso14443a_inst/part3/tx_iface_from_init.data_bits [0]), 
        .B(n2989), .Q(n2901) );
  AN22HDLLX1 U3546 ( .A(
        \iso14443a_inst/part3/framing_inst/s_inst/bit_count [0]), .B(n2904), 
        .C(n2899), .D(n2901), .Q(n2900) );
  ON31HDLLX1 U3547 ( .A(
        \iso14443a_inst/part3/framing_inst/s_inst/bit_count [0]), .B(n2964), 
        .C(n2911), .D(n2900), .Q(n1262) );
  INHDLLX1 U3548 ( .A(n2901), .Q(n2903) );
  AN21HDLLX1 U3549 ( .A(n2903), .B(
        \iso14443a_inst/part3/tx_iface_from_init.data_bits [1]), .C(n2902), 
        .Q(n2908) );
  AN32HDLLX1 U3550 ( .A(
        \iso14443a_inst/part3/framing_inst/s_inst/bit_count [0]), .B(
        \iso14443a_inst/part3/framing_inst/s_inst/bit_count [1]), .C(n2905), 
        .D(n2904), .E(\iso14443a_inst/part3/framing_inst/s_inst/bit_count [1]), 
        .Q(n2906) );
  ON321HDLLX0 U3551 ( .A(n2911), .B(n2910), .C(n2964), .D(n2908), .E(n2907), 
        .F(n2906), .Q(n1261) );
  MU2HDLLX1 U3555 ( .IN0(\iso14443a_inst/part3/framing_inst/crc [15]), .IN1(
        \iso14443a_inst/part3/framing_inst/fe_inst/cached_crc [15]), .S(n2913), 
        .Q(n1255) );
  INHDLLX1 U3560 ( .A(n2920), .Q(n2922) );
  AN21HDLLX1 U3561 ( .A(n2923), .B(n2922), .C(n2921), .Q(n2925) );
  AN32HDLLX1 U3563 ( .A(n2931), .B(n2930), .C(n2929), .D(n2928), .E(n2930), 
        .Q(n2933) );
  AN22HDLLX1 U3564 ( .A(n2934), .B(n2933), .C(
        \iso14443a_inst/part4/send_reply ), .D(n2964), .Q(n2936) );
  NA3HDLLX1 U3565 ( .A(n2937), .B(n2936), .C(n2935), .Q(n1236) );
  NO2I1HDLLX1 U3566 ( .AN(n2939), .B(n2938), .Q(n1235) );
  AND4HDLLX1 U3576 ( .A(\iso14443a_inst/part3_to_part2_tx_iface.data_valid ), 
        .B(\iso14443a_inst/part2/tx_inst/state [1]), .C(n2948), .D(n2947), .Q(
        \iso14443a_inst/part2/tx_inst/N25 ) );
  NO2HDLLX1 U2646 ( .A(n3000), .B(n2607), .Q(n2638) );
  INHDLLX1 U1842 ( .A(n2964), .Q(n2965) );
  INHDLLX1 U1844 ( .A(n2949), .Q(n2967) );
  INHDLLX1 U1845 ( .A(n2949), .Q(n2968) );
  INHDLLX1 U1851 ( .A(n2973), .Q(n2974) );
  BUHDLLX1 U1853 ( .A(rst_n), .Q(n2976) );
  BUHDLLX1 U1855 ( .A(rst_n), .Q(n2978) );
  INHDLLX1 U1856 ( .A(sens_enable), .Q(n2979) );
  INHDLLX1 U1857 ( .A(sens_read), .Q(n2980) );
  INHDLLX1 U1858 ( .A(adc_enable), .Q(n2981) );
  INHDLLX1 U1859 ( .A(adc_read), .Q(n2982) );
  INHDLLX1 U1860 ( .A(\iso14443a_inst/part3/framing_inst/crc_inst/crc_start ), 
        .Q(n2983) );
  INHDLLX1 U1867 ( .A(\iso14443a_inst/part3/framing_inst/crc_inst/crc_sample ), 
        .Q(n2984) );
  INHDLLX1 U1902 ( .A(adc_conversion_complete_sync), .Q(n2985) );
  INHDLLX1 U1906 ( .A(\adapter_inst/signal_control_abort ), .Q(n2986) );
  INHDLLX1 U1930 ( .A(\app_rx_iface.data [0]), .Q(n2987) );
  INHDLLX1 U1932 ( .A(n2804), .Q(n2988) );
  INHDLLX1 U1933 ( .A(n2892), .Q(n2989) );
  INHDLLX1 U2477 ( .A(n2635), .Q(n3000) );
  INHDLLX1 U2918 ( .A(n2585), .Q(n3013) );
  INHDLLX1 U2976 ( .A(n2913), .Q(n3017) );
  INHDLLX1 U2991 ( .A(n2638), .Q(n3018) );
  INHDLLX1 U3007 ( .A(n2858), .Q(n3020) );
  INHDLLX1 U3017 ( .A(n2102), .Q(n3021) );
  INHDLLX1 U3027 ( .A(n1973), .Q(n3022) );
  INHDLLX1 U3037 ( .A(n2446), .Q(n3023) );
  OR3HDLLX1 U3166 ( .A(n2522), .B(n2446), .C(n2524), .Q(n2520) );
  NO2HDLLX1 U2308 ( .A(n2964), .B(n2099), .Q(n1973) );
  NO4I3HDLLX0 U2640 ( .AN(n2398), .BN(n2387), .CN(n2173), .D(n2172), .Q(n2635)
         );
  AND3HDLLX0 U3464 ( .A(\iso14443a_inst/part3/framing_inst/fdt_inst/count [2]), 
        .B(\iso14443a_inst/part3/framing_inst/fdt_inst/count [1]), .C(
        \iso14443a_inst/part3/framing_inst/fdt_inst/count [0]), .Q(n2790) );
  BUHDLLX1 U1841 ( .A(n2949), .Q(n2964) );
  NO4I3HDLLX0 U2722 ( .AN(\iso14443a_inst/part4/rx_buffer[0][6] ), .BN(
        \iso14443a_inst/part4/rx_buffer[0][7] ), .CN(n2334), .D(
        \iso14443a_inst/part4/rx_buffer[0][0] ), .Q(n2420) );
  NO4I3HDLLX0 U2161 ( .AN(\adapter_inst/tx_idx [3]), .BN(n2646), .CN(n1908), 
        .D(\adapter_inst/tx_idx [0]), .Q(n2701) );
  NO4I3HDLLX0 U2281 ( .AN(n2945), .BN(n1961), .CN(n1960), .D(n1959), .Q(n2139)
         );
  SNPS_CLOCK_GATE_HIGH_radiation_sensor_digital_top_0 \clk_gate_adapter_inst/signal_control_inst/cached_sync_timing_reg  ( 
        .CLK(clk), .EN(n3013), .ENCLK(n3425), .TE(n1359) );
  SNPS_CLOCK_GATE_HIGH_radiation_sensor_digital_top_1 \clk_gate_iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[0]  ( 
        .CLK(clk), .EN(n2271), .ENCLK(n3407), .TE(n1359) );
  SNPS_CLOCK_GATE_HIGH_radiation_sensor_digital_top_2 \clk_gate_iso14443a_inst/part3/framing_inst/crc_inst/crc_a_inst/lfsr_reg  ( 
        .CLK(clk), .EN(n3389), .ENCLK(n3387), .TE(n1359) );
  SNPS_CLOCK_GATE_HIGH_radiation_sensor_digital_top_3 \clk_gate_adapter_inst/signal_control_inst/cached_adc_value_reg  ( 
        .CLK(clk), .EN(adc_conversion_complete_sync), .ENCLK(n3369), .TE(n1359) );
  SNPS_CLOCK_GATE_HIGH_radiation_sensor_digital_top_4 \clk_gate_adapter_inst/cached_adc_value_reg  ( 
        .CLK(clk), .EN(n2638), .ENCLK(n3367), .TE(n1359) );
  SNPS_CLOCK_GATE_HIGH_radiation_sensor_digital_top_5 \clk_gate_iso14443a_inst/part3/framing_inst/fe_inst/cached_crc_reg  ( 
        .CLK(clk), .EN(n3366), .ENCLK(n3364), .TE(n1359) );
  SNPS_CLOCK_GATE_HIGH_radiation_sensor_digital_top_6 \clk_gate_iso14443a_inst/part3/initialisation_inst/tx_buffer_reg[3]  ( 
        .CLK(clk), .EN(n2102), .ENCLK(n3347), .TE(n1359) );
  SNPS_CLOCK_GATE_HIGH_radiation_sensor_digital_top_7 \clk_gate_adapter_inst/status_flags_reg[error]  ( 
        .CLK(clk), .EN(n3333), .ENCLK(n3331), .TE(n1359) );
  SNPS_CLOCK_GATE_HIGH_radiation_sensor_digital_top_8 \clk_gate_iso14443a_inst/part3/initialisation_inst/tx_iface_data_bits_reg  ( 
        .CLK(clk), .EN(n3319), .ENCLK(n3317), .TE(n1359) );
  SNPS_CLOCK_GATE_HIGH_radiation_sensor_digital_top_9 \clk_gate_iso14443a_inst/part4/rx_buffer_reg[2]  ( 
        .CLK(clk), .EN(n2324), .ENCLK(n3305), .TE(n1359) );
  SNPS_CLOCK_GATE_HIGH_radiation_sensor_digital_top_10 \clk_gate_iso14443a_inst/part4/rx_buffer_reg[1]  ( 
        .CLK(clk), .EN(n2330), .ENCLK(n3300), .TE(n1359) );
  SNPS_CLOCK_GATE_HIGH_radiation_sensor_digital_top_11 \clk_gate_iso14443a_inst/part4/rx_buffer_reg[0]  ( 
        .CLK(clk), .EN(n2339), .ENCLK(n3291), .TE(n1359) );
  SNPS_CLOCK_GATE_HIGH_radiation_sensor_digital_top_12 \clk_gate_iso14443a_inst/part3/initialisation_inst/tx_buffer_reg[1]  ( 
        .CLK(clk), .EN(n3281), .ENCLK(n3279), .TE(n1359) );
  SNPS_CLOCK_GATE_HIGH_radiation_sensor_digital_top_13 \clk_gate_iso14443a_inst/part3/initialisation_inst/rx_buffer_reg[1]  ( 
        .CLK(clk), .EN(n2278), .ENCLK(n3270), .TE(n1359) );
  SNPS_CLOCK_GATE_HIGH_radiation_sensor_digital_top_14 \clk_gate_iso14443a_inst/part3/initialisation_inst/rx_buffer_reg[0]  ( 
        .CLK(clk), .EN(n2286), .ENCLK(n3265), .TE(n1359) );
  SNPS_CLOCK_GATE_HIGH_radiation_sensor_digital_top_15 \clk_gate_adapter_inst/rx_buffer_reg[9]  ( 
        .CLK(clk), .EN(n2363), .ENCLK(n3258), .TE(n1359) );
  SNPS_CLOCK_GATE_HIGH_radiation_sensor_digital_top_16 \clk_gate_adapter_inst/rx_buffer_reg[8]  ( 
        .CLK(clk), .EN(n2366), .ENCLK(n3256), .TE(n1359) );
  SNPS_CLOCK_GATE_HIGH_radiation_sensor_digital_top_17 \clk_gate_adapter_inst/rx_buffer_reg[7]  ( 
        .CLK(clk), .EN(n2370), .ENCLK(n3254), .TE(n1359) );
  SNPS_CLOCK_GATE_HIGH_radiation_sensor_digital_top_18 \clk_gate_adapter_inst/rx_buffer_reg[6]  ( 
        .CLK(clk), .EN(n2371), .ENCLK(n3245), .TE(n1359) );
  SNPS_CLOCK_GATE_HIGH_radiation_sensor_digital_top_19 \clk_gate_adapter_inst/rx_buffer_reg[5]  ( 
        .CLK(clk), .EN(n2376), .ENCLK(n3240), .TE(n1359) );
  SNPS_CLOCK_GATE_HIGH_radiation_sensor_digital_top_20 \clk_gate_adapter_inst/rx_buffer_reg[4]  ( 
        .CLK(clk), .EN(n2379), .ENCLK(n3233), .TE(n1359) );
  SNPS_CLOCK_GATE_HIGH_radiation_sensor_digital_top_21 \clk_gate_adapter_inst/rx_buffer_reg[3]  ( 
        .CLK(clk), .EN(n2382), .ENCLK(n3223), .TE(n1359) );
  SNPS_CLOCK_GATE_HIGH_radiation_sensor_digital_top_22 \clk_gate_adapter_inst/rx_buffer_reg[2]  ( 
        .CLK(clk), .EN(n2389), .ENCLK(n3219), .TE(n1359) );
  SNPS_CLOCK_GATE_HIGH_radiation_sensor_digital_top_23 \clk_gate_adapter_inst/rx_buffer_reg[1]  ( 
        .CLK(clk), .EN(n2392), .ENCLK(n3213), .TE(n1359) );
  SNPS_CLOCK_GATE_HIGH_radiation_sensor_digital_top_24 \clk_gate_adapter_inst/rx_buffer_reg[13]  ( 
        .CLK(clk), .EN(n2354), .ENCLK(n3211), .TE(n1359) );
  SNPS_CLOCK_GATE_HIGH_radiation_sensor_digital_top_25 \clk_gate_adapter_inst/rx_buffer_reg[12]  ( 
        .CLK(clk), .EN(n2356), .ENCLK(n3209), .TE(n1359) );
  SNPS_CLOCK_GATE_HIGH_radiation_sensor_digital_top_26 \clk_gate_adapter_inst/rx_buffer_reg[11]  ( 
        .CLK(clk), .EN(n2359), .ENCLK(n3207), .TE(n1359) );
  SNPS_CLOCK_GATE_HIGH_radiation_sensor_digital_top_27 \clk_gate_adapter_inst/rx_buffer_reg[0]  ( 
        .CLK(clk), .EN(n2401), .ENCLK(n3205), .TE(n1359) );
  SNPS_CLOCK_GATE_HIGH_radiation_sensor_digital_top_28 \clk_gate_iso14443a_inst/part4/tx_buffer_reg[0]  ( 
        .CLK(clk), .EN(n3200), .ENCLK(n3198), .TE(n1359) );
  SNPS_CLOCK_GATE_HIGH_radiation_sensor_digital_top_29 \clk_gate_iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[0]_0  ( 
        .CLK(clk), .EN(n1955), .ENCLK(n3189), .TE(n1359) );
  SNPS_CLOCK_GATE_HIGH_radiation_sensor_digital_top_30 \clk_gate_iso14443a_inst/part3/framing_inst/s_inst/cached_data_reg  ( 
        .CLK(clk), .EN(n2080), .ENCLK(n3180), .TE(n1359) );
  SNPS_CLOCK_GATE_HIGH_radiation_sensor_digital_top_31 \clk_gate_iso14443a_inst/part4/tx_buffer_reg[1]  ( 
        .CLK(clk), .EN(n2675), .ENCLK(n3171), .TE(n1359) );
  SNPS_CLOCK_GATE_HIGH_radiation_sensor_digital_top_32 \clk_gate_adapter_inst/signal_control_abort_reg  ( 
        .CLK(clk), .EN(n2971), .ENCLK(n3169), .TE(n1359) );
  SNPS_CLOCK_GATE_HIGH_radiation_sensor_digital_top_33 \clk_gate_iso14443a_inst/part4/our_cid_reg  ( 
        .CLK(clk), .EN(n2430), .ENCLK(n3162), .TE(n1359) );
  SNPS_CLOCK_GATE_HIGH_radiation_sensor_digital_top_34 \clk_gate_iso14443a_inst/part3/initialisation_inst/tx_buffer_reg[4]  ( 
        .CLK(clk), .EN(n1973), .ENCLK(n3156), .TE(n1359) );
  SNPS_CLOCK_GATE_HIGH_radiation_sensor_digital_top_35 \clk_gate_iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[4]  ( 
        .CLK(clk), .EN(n2268), .ENCLK(n3154), .TE(n1359) );
  SNPS_CLOCK_GATE_HIGH_radiation_sensor_digital_top_36 \clk_gate_iso14443a_inst/part2/sd_inst/prev_reg  ( 
        .CLK(clk), .EN(n2873), .ENCLK(n3150), .TE(n1359) );
  SNPS_CLOCK_GATE_HIGH_radiation_sensor_digital_top_37 \clk_gate_adapter_inst/signal_control_inst/signals_reg[sens_config]  ( 
        .CLK(clk), .EN(n3149), .ENCLK(n3147), .TE(n1359) );
  SNPS_CLOCK_GATE_HIGH_radiation_sensor_digital_top_38 \clk_gate_adapter_inst/signal_control_inst/counter_reg  ( 
        .CLK(clk), .EN(n3146), .ENCLK(n3144), .TE(n1359) );
  SNPS_CLOCK_GATE_HIGH_radiation_sensor_digital_top_41 \clk_gate_iso14443a_inst/part4/reply_reg  ( 
        .CLK(clk), .EN(n3139), .ENCLK(n3137), .TE(n1359) );
  SNPS_CLOCK_GATE_HIGH_radiation_sensor_digital_top_42 \clk_gate_iso14443a_inst/part3/framing_inst/fdt_inst/seen_pause_reg  ( 
        .CLK(clk), .EN(n3136), .ENCLK(n3134), .TE(n1359) );
  SNPS_CLOCK_GATE_HIGH_radiation_sensor_digital_top_43 \clk_gate_adapter_inst/signal_control_inst/signals_reg[sens_enable]  ( 
        .CLK(clk), .EN(n3133), .ENCLK(n3131), .TE(n1359) );
  SNPS_CLOCK_GATE_HIGH_radiation_sensor_digital_top_44 \clk_gate_iso14443a_inst/part2/tx_inst/bc_inst/count_reg  ( 
        .CLK(clk), .EN(n3130), .ENCLK(n3128), .TE(n1359) );
  NO2HDLLX1 U1828 ( .A(\iso14443a_inst/part2/tx_inst/bc_inst/count [1]), .B(
        n2176), .Q(n3127) );
  OR2HDLLX1 U1829 ( .A(n2176), .B(
        \iso14443a_inst/part2/tx_inst/bc_inst/count [0]), .Q(n3130) );
  NA3I2HDLLX1 U1843 ( .AN(\adapter_inst/signal_control_abort ), .BN(n2490), 
        .C(\adapter_inst/signal_control_inst/state [0]), .Q(n3133) );
  NA2I1HDLLX1 U1938 ( .AN(
        \iso14443a_inst/part3/framing_inst/fdt_inst/count [1]), .B(n2804), .Q(
        n3136) );
  NA2I1HDLLX1 U2001 ( .AN(n2261), .B(n2964), .Q(n3139) );
  ON321HDLLX0 U2067 ( .A(n2804), .B(
        \adapter_inst/signal_control_inst/state [1]), .C(
        \adapter_inst/signal_control_inst/state [2]), .D(n3024), .E(
        \adapter_inst/signal_control_abort ), .F(n3025), .Q(n3146) );
  INHDLLX1 U2070 ( .A(\adapter_inst/signal_control_inst/counter [0]), .Q(n3025) );
  AN32HDLLX1 U2214 ( .A(n3026), .B(n3027), .C(n3028), .D(
        \adapter_inst/signal_control_inst/state [0]), .E(n3029), .Q(n3024) );
  NO3HDLLX1 U2222 ( .A(n2564), .B(\adapter_inst/signal_control_inst/state [1]), 
        .C(\adapter_inst/signal_control_inst/state [2]), .Q(n3029) );
  NO4I3HDLLX0 U2234 ( .AN(n3030), .BN(n3031), .CN(n3032), .D(
        \adapter_inst/signal_control_inst/state [0]), .Q(n3028) );
  AN211HDLLX1 U2242 ( .A(n2448), .B(
        \adapter_inst/signal_control_inst/cached_auto_read_timing1 [8]), .C(
        n3033), .D(n3034), .Q(n3032) );
  ON211HDLLX0 U2264 ( .A(n2448), .B(
        \adapter_inst/signal_control_inst/cached_auto_read_timing1 [8]), .C(
        n3035), .D(n3036), .Q(n3034) );
  NO4I2HDLLX0 U2267 ( .AN(\adapter_inst/signal_control_inst/state [1]), .BN(
        n2002), .C(
        \adapter_inst/signal_control_inst/cached_auto_read_timing1 [0]), .D(
        \adapter_inst/signal_control_inst/state [2]), .Q(n3036) );
  EN2HDLLX0 U2270 ( .A(\adapter_inst/signal_control_inst/counter [7]), .B(
        \adapter_inst/signal_control_inst/cached_auto_read_timing1 [7]), .Q(
        n3035) );
  NA4HDLLX1 U2414 ( .A(n3037), .B(n3038), .C(n3039), .D(n3040), .Q(n3033) );
  EN2HDLLX0 U2418 ( .A(\adapter_inst/signal_control_inst/counter [1]), .B(
        \adapter_inst/signal_control_inst/cached_auto_read_timing1 [1]), .Q(
        n3040) );
  EN2HDLLX0 U2421 ( .A(\adapter_inst/signal_control_inst/counter [9]), .B(
        \adapter_inst/signal_control_inst/cached_auto_read_timing1 [9]), .Q(
        n3039) );
  EN2HDLLX0 U2424 ( .A(\adapter_inst/signal_control_inst/counter [4]), .B(
        \adapter_inst/signal_control_inst/cached_auto_read_timing1 [4]), .Q(
        n3038) );
  EN2HDLLX0 U2427 ( .A(\adapter_inst/signal_control_inst/counter [5]), .B(
        \adapter_inst/signal_control_inst/cached_auto_read_timing1 [5]), .Q(
        n3037) );
  AN221HDLLX1 U2430 ( .A(
        \adapter_inst/signal_control_inst/cached_auto_read_timing1 [18]), .B(
        n2453), .C(n2449), .D(
        \adapter_inst/signal_control_inst/cached_auto_read_timing1 [10]), .E(
        n3041), .Q(n3031) );
  ON22HDLLX0 U2433 ( .A(n2449), .B(
        \adapter_inst/signal_control_inst/cached_auto_read_timing1 [10]), .C(
        n2453), .D(
        \adapter_inst/signal_control_inst/cached_auto_read_timing1 [18]), .Q(
        n3041) );
  AN221HDLLX1 U2456 ( .A(
        \adapter_inst/signal_control_inst/cached_auto_read_timing1 [16]), .B(
        n2452), .C(n2455), .D(
        \adapter_inst/signal_control_inst/cached_auto_read_timing1 [23]), .E(
        n3042), .Q(n3030) );
  ON22HDLLX0 U2459 ( .A(n2455), .B(
        \adapter_inst/signal_control_inst/cached_auto_read_timing1 [23]), .C(
        n2452), .D(
        \adapter_inst/signal_control_inst/cached_auto_read_timing1 [16]), .Q(
        n3042) );
  EO2HDLLX1 U2461 ( .A(\adapter_inst/signal_control_inst/counter [20]), .B(
        \adapter_inst/signal_control_inst/cached_auto_read_timing1 [20]), .Q(
        n3046) );
  EN2HDLLX0 U2462 ( .A(\adapter_inst/signal_control_inst/counter [19]), .B(
        \adapter_inst/signal_control_inst/cached_auto_read_timing1 [19]), .Q(
        n3045) );
  EN2HDLLX0 U2463 ( .A(\adapter_inst/signal_control_inst/counter [17]), .B(
        \adapter_inst/signal_control_inst/cached_auto_read_timing1 [17]), .Q(
        n3044) );
  EN2HDLLX0 U2464 ( .A(\adapter_inst/signal_control_inst/counter [21]), .B(
        \adapter_inst/signal_control_inst/cached_auto_read_timing1 [21]), .Q(
        n3043) );
  NO5I3HDLLX1 U2465 ( .AN(n3047), .BN(n3048), .CN(n3049), .D(n3050), .E(n3051), 
        .Q(n3026) );
  EO2HDLLX1 U2466 ( .A(\adapter_inst/signal_control_inst/counter [3]), .B(
        \adapter_inst/signal_control_inst/cached_auto_read_timing1 [3]), .Q(
        n3051) );
  NA4HDLLX1 U2467 ( .A(n3052), .B(n3053), .C(n3054), .D(n3055), .Q(n3050) );
  EN2HDLLX0 U2468 ( .A(\adapter_inst/signal_control_inst/counter [12]), .B(
        \adapter_inst/signal_control_inst/cached_auto_read_timing1 [12]), .Q(
        n3055) );
  EN2HDLLX0 U2469 ( .A(\adapter_inst/signal_control_inst/counter [11]), .B(
        \adapter_inst/signal_control_inst/cached_auto_read_timing1 [11]), .Q(
        n3054) );
  EN2HDLLX0 U2470 ( .A(\adapter_inst/signal_control_inst/counter [13]), .B(
        \adapter_inst/signal_control_inst/cached_auto_read_timing1 [13]), .Q(
        n3053) );
  EN2HDLLX0 U2471 ( .A(\adapter_inst/signal_control_inst/counter [2]), .B(
        \adapter_inst/signal_control_inst/cached_auto_read_timing1 [2]), .Q(
        n3052) );
  EN2HDLLX0 U2472 ( .A(\adapter_inst/signal_control_inst/counter [6]), .B(
        \adapter_inst/signal_control_inst/cached_auto_read_timing1 [6]), .Q(
        n3049) );
  EN2HDLLX0 U2473 ( .A(\adapter_inst/signal_control_inst/counter [24]), .B(
        \adapter_inst/signal_control_inst/cached_auto_read_timing1 [24]), .Q(
        n3048) );
  EN2HDLLX0 U2479 ( .A(\adapter_inst/signal_control_inst/counter [22]), .B(
        \adapter_inst/signal_control_inst/cached_auto_read_timing1 [22]), .Q(
        n3047) );
  NA22HDLLX1 U2482 ( .A(
        \iso14443a_inst/part4/check_need_to_forward_to_app_after_next_byte ), 
        .B(n2915), .C(n3056), .Q(n3164) );
  NA2I1HDLLX1 U2483 ( .AN(n2331), .B(n2404), .Q(n3056) );
  NO2I1HDLLX1 U2485 ( .AN(n2635), .B(n2925), .Q(n3167) );
  NO2I1HDLLX1 U2488 ( .AN(n2635), .B(n2918), .Q(n3168) );
  AO22HDLLX1 U2489 ( .A(
        \iso14443a_inst/part3/initialisation_inst/ac_reply_buffer[0][5] ), .B(
        n2115), .C(
        \iso14443a_inst/part3/initialisation_inst/ac_reply_buffer[1][4] ), .D(
        n2116), .Q(n3183) );
  AO22HDLLX1 U2490 ( .A(
        \iso14443a_inst/part3/initialisation_inst/ac_reply_buffer[0][4] ), .B(
        n2115), .C(
        \iso14443a_inst/part3/initialisation_inst/ac_reply_buffer[1][3] ), .D(
        n2116), .Q(n3184) );
  AO22HDLLX1 U2491 ( .A(
        \iso14443a_inst/part3/initialisation_inst/ac_reply_buffer[0][6] ), .B(
        n2115), .C(
        \iso14443a_inst/part3/initialisation_inst/ac_reply_buffer[1][5] ), .D(
        n2116), .Q(n3185) );
  NA22HDLLX1 U2492 ( .A(
        \iso14443a_inst/part3/initialisation_inst/ac_reply_buffer[0][7] ), .B(
        n2115), .C(n2109), .Q(n3188) );
  ON321HDLLX0 U2493 ( .A(\iso14443a_inst/part4/reply [0]), .B(n1923), .C(n3057), .D(n3058), .E(n3059), .F(n3060), .Q(n3191) );
  NA22HDLLX1 U2500 ( .A(\iso14443a_inst/part4/replyStdBlock [1]), .B(n3061), 
        .C(n3062), .Q(n3060) );
  NA2HDLLX1 U2501 ( .A(n3063), .B(\iso14443a_inst/part4/replyStdBlock [0]), 
        .Q(n3061) );
  INHDLLX1 U2502 ( .A(\iso14443a_inst/part4/reply [0]), .Q(n3059) );
  AN22HDLLX1 U2503 ( .A(n2683), .B(n2689), .C(n2703), .D(n3063), .Q(n3058) );
  INHDLLX1 U2504 ( .A(n1923), .Q(n3063) );
  AN32HDLLX1 U2505 ( .A(n3062), .B(n1917), .C(n2703), .D(n3195), .E(n3064), 
        .Q(n3057) );
  INHDLLX1 U2506 ( .A(n3064), .Q(n3062) );
  NA2HDLLX1 U2508 ( .A(n2689), .B(n2159), .Q(n3064) );
  ON21HDLLX1 U2509 ( .A(n2086), .B(n3065), .C(n3066), .Q(n3192) );
  ON211HDLLX0 U2510 ( .A(n1917), .B(\iso14443a_inst/part4/reply [0]), .C(n2703), .D(n3067), .Q(n3066) );
  AN32HDLLX1 U2514 ( .A(n3068), .B(n3067), .C(n2684), .D(n2683), .E(
        \iso14443a_inst/part4/reply [0]), .Q(n3065) );
  AND2HDLLX0 U2517 ( .A(n2700), .B(n2093), .Q(n3067) );
  INHDLLX1 U2518 ( .A(n2683), .Q(n3068) );
  ON31HDLLX1 U2519 ( .A(\iso14443a_inst/part4/reply [0]), .B(n1917), .C(n2061), 
        .D(n3069), .Q(n3193) );
  MU2IHDLLX1 U2520 ( .IN0(n3070), .IN1(n3071), .S(
        \iso14443a_inst/part4/reply [1]), .Q(n3069) );
  NO22HDLLX0 U2521 ( .A(\iso14443a_inst/part4/reply [0]), .B(n1917), .C(n2064), 
        .Q(n3071) );
  AN22HDLLX1 U2522 ( .A(n1917), .B(n2064), .C(n2410), .D(n3072), .Q(n3070) );
  INHDLLX1 U2523 ( .A(n1917), .Q(n3072) );
  AN32HDLLX1 U2524 ( .A(n1938), .B(n3073), .C(n2161), .D(n3074), .E(n3073), 
        .Q(n3194) );
  ON211HDLLX0 U2525 ( .A(n2684), .B(n3075), .C(n2159), .D(n2689), .Q(n3074) );
  INHDLLX1 U2526 ( .A(n2161), .Q(n3075) );
  AN22HDLLX1 U2527 ( .A(\iso14443a_inst/part4/reply [0]), .B(n3076), .C(n3195), 
        .D(n3077), .Q(n3073) );
  AO22HDLLX1 U2528 ( .A(n2683), .B(n2689), .C(n2703), .D(n3077), .Q(n3076) );
  INHDLLX1 U2529 ( .A(n1938), .Q(n3077) );
  AND2HDLLX0 U2530 ( .A(n2703), .B(n1917), .Q(n3195) );
  ON21HDLLX1 U2550 ( .A(n1932), .B(n3078), .C(n3079), .Q(n3196) );
  AN31HDLLX1 U2749 ( .A(\iso14443a_inst/part4/reply [0]), .B(n3080), .C(
        \iso14443a_inst/part4/reply [1]), .D(n3081), .Q(n3079) );
  NO4I3HDLLX0 U2751 ( .AN(n2683), .BN(\iso14443a_inst/part4/our_cid [2]), .CN(
        \iso14443a_inst/part4/reply [0]), .D(n2086), .Q(n3081) );
  INHDLLX1 U2753 ( .A(n1932), .Q(n3080) );
  AN21HDLLX1 U2754 ( .A(n2684), .B(\iso14443a_inst/part4/reply [1]), .C(n1917), 
        .Q(n3078) );
  ON22HDLLX0 U2755 ( .A(\iso14443a_inst/part4/send_reply ), .B(n2691), .C(
        n1917), .D(n3082), .Q(n3197) );
  AN21HDLLX1 U2756 ( .A(n3083), .B(\iso14443a_inst/part4/reply [0]), .C(n3084), 
        .Q(n3082) );
  ON22HDLLX0 U2758 ( .A(n2685), .B(n2684), .C(n2691), .D(n3085), .Q(n3084) );
  INHDLLX1 U2759 ( .A(\iso14443a_inst/part4/reply [1]), .Q(n3085) );
  NO2HDLLX1 U2760 ( .A(\iso14443a_inst/part4/reply [1]), .B(n2686), .Q(n3083)
         );
  AO32HDLLX0 U2761 ( .A(
        \iso14443a_inst/part3/initialisation_inst/tx_buffer[2][1] ), .B(n2102), 
        .C(n3086), .D(n1973), .E(
        \iso14443a_inst/part3/initialisation_inst/ac_reply_buffer[1][1] ), .Q(
        n3272) );
  NA2HDLLX1 U2762 ( .A(n2871), .B(n2848), .Q(n3086) );
  AO32HDLLX0 U2763 ( .A(
        \iso14443a_inst/part3/initialisation_inst/tx_buffer[2][3] ), .B(n2102), 
        .C(n3086), .D(n1973), .E(
        \iso14443a_inst/part3/initialisation_inst/ac_reply_buffer[1][3] ), .Q(
        n3273) );
  AO32HDLLX0 U2765 ( .A(
        \iso14443a_inst/part3/initialisation_inst/tx_buffer[2][4] ), .B(n2102), 
        .C(n3088), .D(n1973), .E(
        \iso14443a_inst/part3/initialisation_inst/ac_reply_buffer[1][4] ), .Q(
        n3274) );
  NA2HDLLX1 U2766 ( .A(n2871), .B(n2848), .Q(n3088) );
  NO2HDLLX1 U2767 ( .A(n2964), .B(n3089), .Q(n3275) );
  AN22HDLLX1 U2768 ( .A(n3090), .B(
        \iso14443a_inst/part3/initialisation_inst/tx_buffer[2][0] ), .C(
        \iso14443a_inst/part3/initialisation_inst/ac_reply_buffer[1][0] ), .D(
        n3091), .Q(n3089) );
  INHDLLX1 U2769 ( .A(n2099), .Q(n3091) );
  AN22HDLLX1 U2770 ( .A(n2100), .B(n2099), .C(n2848), .D(n2871), .Q(n3090) );
  AO32HDLLX0 U2771 ( .A(
        \iso14443a_inst/part3/initialisation_inst/tx_buffer[2][2] ), .B(n2102), 
        .C(n3088), .D(n1973), .E(
        \iso14443a_inst/part3/initialisation_inst/ac_reply_buffer[1][2] ), .Q(
        n3276) );
  AO31HDLLX1 U2777 ( .A(n2102), .B(
        \iso14443a_inst/part3/initialisation_inst/tx_buffer[2][5] ), .C(n3093), 
        .D(n3282), .Q(n3277) );
  NA2HDLLX1 U2778 ( .A(n2848), .B(n2871), .Q(n3093) );
  ON21HDLLX1 U2780 ( .A(n2964), .B(n2099), .C(n2104), .Q(n3278) );
  AND2HDLLX0 U2783 ( .A(n1973), .B(
        \iso14443a_inst/part3/initialisation_inst/ac_reply_buffer[1][5] ), .Q(
        n3282) );
  NO2HDLLX1 U2784 ( .A(n2099), .B(n2845), .Q(n3307) );
  NA22HDLLX1 U2785 ( .A(
        \iso14443a_inst/part3/initialisation_inst/ac_reply_buffer[0][1] ), .B(
        n1973), .C(n3094), .Q(n3308) );
  NA2I1HDLLX1 U2786 ( .AN(n2848), .B(
        \iso14443a_inst/part3/initialisation_inst/tx_buffer[1][1] ), .Q(n3094)
         );
  NA22HDLLX1 U2789 ( .A(
        \iso14443a_inst/part3/initialisation_inst/ac_reply_buffer[0][3] ), .B(
        n1973), .C(n3095), .Q(n3309) );
  NA2I1HDLLX1 U2790 ( .AN(n2848), .B(
        \iso14443a_inst/part3/initialisation_inst/tx_buffer[1][3] ), .Q(n3095)
         );
  NA22HDLLX1 U2791 ( .A(
        \iso14443a_inst/part3/initialisation_inst/ac_reply_buffer[0][4] ), .B(
        n1973), .C(n3096), .Q(n3310) );
  NA2I1HDLLX1 U2792 ( .AN(n2848), .B(
        \iso14443a_inst/part3/initialisation_inst/tx_buffer[1][4] ), .Q(n3096)
         );
  NA22HDLLX1 U2793 ( .A(
        \iso14443a_inst/part3/initialisation_inst/ac_reply_buffer[0][6] ), .B(
        n1973), .C(n3097), .Q(n3311) );
  NA2I1HDLLX1 U2794 ( .AN(n2848), .B(
        \iso14443a_inst/part3/initialisation_inst/tx_buffer[1][6] ), .Q(n3097)
         );
  NA22HDLLX1 U2795 ( .A(
        \iso14443a_inst/part3/initialisation_inst/ac_reply_buffer[0][0] ), .B(
        n1973), .C(n3098), .Q(n3312) );
  NA2I1HDLLX1 U2796 ( .AN(n2848), .B(
        \iso14443a_inst/part3/initialisation_inst/tx_buffer[1][0] ), .Q(n3098)
         );
  NA2I1HDLLX1 U2833 ( .AN(n3320), .B(n3099), .Q(n3313) );
  NA2I1HDLLX1 U2834 ( .AN(n2848), .B(
        \iso14443a_inst/part3/initialisation_inst/tx_buffer[1][7] ), .Q(n3099)
         );
  ON21HDLLX1 U2835 ( .A(n2867), .B(n2868), .C(n3100), .Q(n3314) );
  NA2HDLLX1 U2836 ( .A(
        \iso14443a_inst/part3/initialisation_inst/tx_buffer[1][5] ), .B(n2869), 
        .Q(n3100) );
  AN211HDLLX1 U2837 ( .A(
        \iso14443a_inst/part3/initialisation_inst/rx_buffer[1][0] ), .B(
        \iso14443a_inst/part3/initialisation_inst/rx_buffer[1][1] ), .C(n3022), 
        .D(n3101), .Q(n3315) );
  NO2HDLLX1 U2838 ( .A(
        \iso14443a_inst/part3/initialisation_inst/rx_buffer[1][0] ), .B(
        \iso14443a_inst/part3/initialisation_inst/rx_buffer[1][1] ), .Q(n3101)
         );
  NO2I1HDLLX1 U2840 ( .AN(
        \iso14443a_inst/part3/initialisation_inst/rx_buffer[1][0] ), .B(n2099), 
        .Q(n3316) );
  NA2I1HDLLX1 U2841 ( .AN(n3320), .B(n3020), .Q(n3319) );
  AND2HDLLX0 U2843 ( .A(n1973), .B(
        \iso14443a_inst/part3/initialisation_inst/ac_reply_buffer[0][7] ), .Q(
        n3320) );
  AND2HDLLX0 U2846 ( .A(n2918), .B(
        \adapter_inst/signal_control_conversion_complete ), .Q(n3329) );
  AND2HDLLX0 U2847 ( .A(n2918), .B(n2599), .Q(n3330) );
  AO32HDLLX0 U2848 ( .A(n3343), .B(n2113), .C(
        \iso14443a_inst/part3/initialisation_inst/ac_reply_buffer[3][0] ), .D(
        \iso14443a_inst/part3/initialisation_inst/tx_buffer[4][0] ), .E(n3102), 
        .Q(n3334) );
  INHDLLX1 U2849 ( .A(n2113), .Q(n3102) );
  AO32HDLLX0 U2850 ( .A(n3343), .B(n2113), .C(
        \iso14443a_inst/part3/initialisation_inst/ac_reply_buffer[3][1] ), .D(
        \iso14443a_inst/part3/initialisation_inst/tx_buffer[4][1] ), .E(n3103), 
        .Q(n3335) );
  INHDLLX1 U2851 ( .A(n2113), .Q(n3103) );
  AO32HDLLX0 U2852 ( .A(n3343), .B(n2113), .C(
        \iso14443a_inst/part3/initialisation_inst/ac_reply_buffer[3][2] ), .D(
        \iso14443a_inst/part3/initialisation_inst/tx_buffer[4][2] ), .E(n3104), 
        .Q(n3336) );
  INHDLLX1 U2853 ( .A(n2113), .Q(n3104) );
  AO32HDLLX0 U2855 ( .A(n3343), .B(n2113), .C(
        \iso14443a_inst/part3/initialisation_inst/ac_reply_buffer[2][0] ), .D(
        \iso14443a_inst/part3/initialisation_inst/tx_buffer[3][0] ), .E(n3105), 
        .Q(n3337) );
  INHDLLX1 U2856 ( .A(n2113), .Q(n3105) );
  AO32HDLLX0 U2857 ( .A(n3343), .B(n2113), .C(
        \iso14443a_inst/part3/initialisation_inst/ac_reply_buffer[2][1] ), .D(
        \iso14443a_inst/part3/initialisation_inst/tx_buffer[3][1] ), .E(n3106), 
        .Q(n3338) );
  INHDLLX1 U2858 ( .A(n2113), .Q(n3106) );
  AO32HDLLX0 U2859 ( .A(n3343), .B(n2113), .C(
        \iso14443a_inst/part3/initialisation_inst/ac_reply_buffer[2][2] ), .D(
        \iso14443a_inst/part3/initialisation_inst/tx_buffer[3][2] ), .E(n3107), 
        .Q(n3339) );
  INHDLLX1 U2860 ( .A(n2113), .Q(n3107) );
  AO32HDLLX0 U2861 ( .A(n3343), .B(n2113), .C(
        \iso14443a_inst/part3/initialisation_inst/ac_reply_buffer[2][3] ), .D(
        \iso14443a_inst/part3/initialisation_inst/tx_buffer[3][3] ), .E(n3108), 
        .Q(n3340) );
  INHDLLX1 U2862 ( .A(n2113), .Q(n3108) );
  AO32HDLLX0 U2863 ( .A(n3343), .B(n2113), .C(
        \iso14443a_inst/part3/initialisation_inst/ac_reply_buffer[2][4] ), .D(
        \iso14443a_inst/part3/initialisation_inst/tx_buffer[3][4] ), .E(n3109), 
        .Q(n3341) );
  INHDLLX1 U2885 ( .A(n2113), .Q(n3109) );
  AO32HDLLX0 U2886 ( .A(
        \iso14443a_inst/part3/initialisation_inst/ac_reply_buffer[2][5] ), .B(
        n2113), .C(n3343), .D(
        \iso14443a_inst/part3/initialisation_inst/tx_buffer[3][5] ), .E(n3110), 
        .Q(n3342) );
  INHDLLX1 U2887 ( .A(n2113), .Q(n3110) );
  INHDLLX1 U2888 ( .A(n2964), .Q(n3343) );
  NO2I1HDLLX1 U2889 ( .AN(
        \iso14443a_inst/part3/initialisation_inst/ac_reply_buffer[3][3] ), .B(
        n2099), .Q(n3344) );
  NO2I1HDLLX1 U2890 ( .AN(
        \iso14443a_inst/part3/initialisation_inst/ac_reply_buffer[3][3] ), .B(
        n2099), .Q(n3345) );
  ON21HDLLX1 U2891 ( .A(n2099), .B(n3111), .C(n2113), .Q(n3346) );
  INHDLLX1 U2892 ( .A(
        \iso14443a_inst/part3/initialisation_inst/ac_reply_buffer[3][4] ), .Q(
        n3111) );
  NA22HDLLX1 U2894 ( .A(
        \iso14443a_inst/part3/framing_inst/fe_inst/cached_crc [15]), .B(n2095), 
        .C(n3112), .Q(n3349) );
  NA2I1HDLLX1 U2896 ( .AN(n2913), .B(
        \iso14443a_inst/part3/framing_inst/crc [14]), .Q(n3112) );
  NA22HDLLX1 U2897 ( .A(
        \iso14443a_inst/part3/framing_inst/fe_inst/cached_crc [14]), .B(n2095), 
        .C(n3113), .Q(n3350) );
  NA2I1HDLLX1 U2898 ( .AN(n2913), .B(
        \iso14443a_inst/part3/framing_inst/crc [13]), .Q(n3113) );
  NA22HDLLX1 U2899 ( .A(
        \iso14443a_inst/part3/framing_inst/fe_inst/cached_crc [13]), .B(n2095), 
        .C(n3114), .Q(n3351) );
  NA2I1HDLLX1 U2900 ( .AN(n2913), .B(
        \iso14443a_inst/part3/framing_inst/crc [12]), .Q(n3114) );
  NA22HDLLX1 U2901 ( .A(
        \iso14443a_inst/part3/framing_inst/fe_inst/cached_crc [12]), .B(n2095), 
        .C(n3115), .Q(n3352) );
  NA2I1HDLLX1 U2902 ( .AN(n2913), .B(
        \iso14443a_inst/part3/framing_inst/crc [11]), .Q(n3115) );
  NA22HDLLX1 U2905 ( .A(
        \iso14443a_inst/part3/framing_inst/fe_inst/cached_crc [11]), .B(n2095), 
        .C(n3116), .Q(n3353) );
  NA2I1HDLLX1 U2906 ( .AN(n2913), .B(
        \iso14443a_inst/part3/framing_inst/crc [10]), .Q(n3116) );
  NA22HDLLX1 U2907 ( .A(
        \iso14443a_inst/part3/framing_inst/fe_inst/cached_crc [10]), .B(n2095), 
        .C(n3117), .Q(n3354) );
  NA2I1HDLLX1 U2908 ( .AN(n2913), .B(
        \iso14443a_inst/part3/framing_inst/crc [9]), .Q(n3117) );
  NA22HDLLX1 U2909 ( .A(
        \iso14443a_inst/part3/framing_inst/fe_inst/cached_crc [9]), .B(n2095), 
        .C(n3118), .Q(n3355) );
  NA2I1HDLLX1 U2910 ( .AN(n2913), .B(
        \iso14443a_inst/part3/framing_inst/crc [8]), .Q(n3118) );
  NA22HDLLX1 U2911 ( .A(
        \iso14443a_inst/part3/framing_inst/fe_inst/cached_crc [8]), .B(n2095), 
        .C(n3119), .Q(n3356) );
  NA2I1HDLLX1 U2912 ( .AN(n2913), .B(
        \iso14443a_inst/part3/framing_inst/crc [7]), .Q(n3119) );
  NA22HDLLX1 U2913 ( .A(
        \iso14443a_inst/part3/framing_inst/fe_inst/cached_crc [7]), .B(n2095), 
        .C(n3120), .Q(n3357) );
  NA2I1HDLLX1 U2919 ( .AN(n2913), .B(
        \iso14443a_inst/part3/framing_inst/crc [6]), .Q(n3120) );
  NA22HDLLX1 U2920 ( .A(
        \iso14443a_inst/part3/framing_inst/fe_inst/cached_crc [6]), .B(n2095), 
        .C(n3121), .Q(n3358) );
  NA2I1HDLLX1 U2921 ( .AN(n2913), .B(
        \iso14443a_inst/part3/framing_inst/crc [5]), .Q(n3121) );
  NA22HDLLX1 U2922 ( .A(
        \iso14443a_inst/part3/framing_inst/fe_inst/cached_crc [5]), .B(n2095), 
        .C(n3122), .Q(n3359) );
  NA2I1HDLLX1 U2923 ( .AN(n2913), .B(
        \iso14443a_inst/part3/framing_inst/crc [4]), .Q(n3122) );
  NA22HDLLX1 U2924 ( .A(
        \iso14443a_inst/part3/framing_inst/fe_inst/cached_crc [4]), .B(n2095), 
        .C(n3123), .Q(n3360) );
  NA2I1HDLLX1 U2925 ( .AN(n2913), .B(
        \iso14443a_inst/part3/framing_inst/crc [3]), .Q(n3123) );
  NA22HDLLX1 U2926 ( .A(
        \iso14443a_inst/part3/framing_inst/fe_inst/cached_crc [3]), .B(n2095), 
        .C(n3124), .Q(n3361) );
  NA2I1HDLLX1 U2929 ( .AN(n2913), .B(
        \iso14443a_inst/part3/framing_inst/crc [2]), .Q(n3124) );
  NA22HDLLX1 U2930 ( .A(
        \iso14443a_inst/part3/framing_inst/fe_inst/cached_crc [2]), .B(n2095), 
        .C(n3125), .Q(n3362) );
  NA2I1HDLLX1 U2931 ( .AN(n2913), .B(
        \iso14443a_inst/part3/framing_inst/crc [1]), .Q(n3125) );
  NA22HDLLX1 U2932 ( .A(
        \iso14443a_inst/part3/framing_inst/fe_inst/cached_crc [1]), .B(n2095), 
        .C(n3126), .Q(n3363) );
  NA2I1HDLLX1 U2933 ( .AN(n2913), .B(
        \iso14443a_inst/part3/framing_inst/crc [0]), .Q(n3126) );
  OR2HDLLX1 U2934 ( .A(n3017), .B(n2095), .Q(n3366) );
  MU2HDLLX1 U2935 ( .IN0(n3377), .IN1(n2814), .S(n2815), .Q(n3371) );
  NO2I1HDLLX1 U2936 ( .AN(\iso14443a_inst/part3/framing_inst/crc [13]), .B(
        \iso14443a_inst/part3/framing_inst/crc_inst/crc_start ), .Q(n3372) );
  NO3HDLLX1 U2939 ( .A(n2816), .B(
        \iso14443a_inst/part3/framing_inst/crc_inst/crc_start ), .C(n2984), 
        .Q(n3373) );
  NO2I1HDLLX1 U2942 ( .AN(\iso14443a_inst/part3/framing_inst/crc [8]), .B(
        \iso14443a_inst/part3/framing_inst/crc_inst/crc_start ), .Q(n3374) );
  NO3HDLLX1 U2945 ( .A(n2940), .B(
        \iso14443a_inst/part3/framing_inst/crc_inst/crc_start ), .C(n2984), 
        .Q(n3375) );
  MU2HDLLX1 U2948 ( .IN0(n3377), .IN1(n2814), .S(n2819), .Q(n3376) );
  NO3HDLLX1 U2954 ( .A(n2821), .B(n2984), .C(
        \iso14443a_inst/part3/framing_inst/crc_inst/crc_start ), .Q(n3378) );
  NA2HDLLX1 U2957 ( .A(n2942), .B(n2983), .Q(n3379) );
  NA2HDLLX1 U2959 ( .A(n2941), .B(n2983), .Q(n3380) );
  NA2HDLLX1 U2962 ( .A(n2945), .B(n2983), .Q(n3381) );
  OR2HDLLX1 U2964 ( .A(\iso14443a_inst/part3/framing_inst/crc [7]), .B(
        \iso14443a_inst/part3/framing_inst/crc_inst/crc_start ), .Q(n3382) );
  OR2HDLLX1 U2965 ( .A(\iso14443a_inst/part3/framing_inst/crc [10]), .B(
        \iso14443a_inst/part3/framing_inst/crc_inst/crc_start ), .Q(n3383) );
  OR2HDLLX1 U2967 ( .A(\iso14443a_inst/part3/framing_inst/crc [15]), .B(
        \iso14443a_inst/part3/framing_inst/crc_inst/crc_start ), .Q(n3384) );
  OR2HDLLX1 U2969 ( .A(\iso14443a_inst/part3/framing_inst/crc [14]), .B(
        \iso14443a_inst/part3/framing_inst/crc_inst/crc_start ), .Q(n3385) );
  OR2HDLLX1 U2970 ( .A(\iso14443a_inst/part3/framing_inst/crc [9]), .B(
        \iso14443a_inst/part3/framing_inst/crc_inst/crc_start ), .Q(n3386) );
  OR2HDLLX1 U2971 ( .A(\iso14443a_inst/part3/framing_inst/crc_inst/crc_start ), 
        .B(\iso14443a_inst/part3/framing_inst/crc_inst/crc_sample ), .Q(n3389)
         );
  OR2HDLLX1 U2972 ( .A(
        \iso14443a_inst/part3/initialisation_inst/ac_reply_buffer[4][2] ), .B(
        n3016), .Q(n3390) );
  OR2HDLLX1 U2977 ( .A(
        \iso14443a_inst/part3/initialisation_inst/ac_reply_buffer[3][2] ), .B(
        n3016), .Q(n3391) );
  OR2HDLLX1 U2979 ( .A(
        \iso14443a_inst/part3/initialisation_inst/ac_reply_buffer[4][1] ), .B(
        n3016), .Q(n3392) );
  OR2HDLLX1 U2980 ( .A(
        \iso14443a_inst/part3/initialisation_inst/ac_reply_buffer[3][1] ), .B(
        n3016), .Q(n3393) );
  NO2I1HDLLX1 U2982 ( .AN(
        \iso14443a_inst/part3/initialisation_inst/ac_reply_buffer[3][0] ), .B(
        n3016), .Q(n3394) );
  OR2HDLLX1 U2984 ( .A(
        \iso14443a_inst/part3/initialisation_inst/ac_reply_buffer[3][4] ), .B(
        n3016), .Q(n3395) );
  OR2HDLLX1 U2985 ( .A(
        \iso14443a_inst/part3/initialisation_inst/ac_reply_buffer[3][3] ), .B(
        n3016), .Q(n3396) );
  OR2HDLLX1 U2987 ( .A(
        \iso14443a_inst/part3/initialisation_inst/ac_reply_buffer[3][3] ), .B(
        n3016), .Q(n3397) );
  OR2HDLLX1 U2989 ( .A(
        \iso14443a_inst/part3/initialisation_inst/ac_reply_buffer[4][0] ), .B(
        n3016), .Q(n3398) );
  NO2I1HDLLX1 U2993 ( .AN(
        \iso14443a_inst/part3/initialisation_inst/ac_reply_buffer[2][4] ), .B(
        n3016), .Q(n3400) );
  NO2I1HDLLX1 U2994 ( .AN(
        \iso14443a_inst/part3/initialisation_inst/ac_reply_buffer[2][3] ), .B(
        n3016), .Q(n3401) );
  NO2I1HDLLX1 U2996 ( .AN(
        \iso14443a_inst/part3/initialisation_inst/ac_reply_buffer[2][5] ), .B(
        n3016), .Q(n3402) );
  OR2HDLLX1 U2998 ( .A(
        \iso14443a_inst/part3/initialisation_inst/ac_reply_buffer[2][2] ), .B(
        n3016), .Q(n3403) );
  OR2HDLLX1 U3000 ( .A(
        \iso14443a_inst/part3/initialisation_inst/ac_reply_buffer[2][1] ), .B(
        n3016), .Q(n3404) );
  OR2HDLLX1 U3001 ( .A(
        \iso14443a_inst/part3/initialisation_inst/ac_reply_buffer[2][0] ), .B(
        n3016), .Q(n3405) );
  NO3I2HDLLX1 U3003 ( .AN(\adapter_inst/set_signals_value[adc_read] ), .BN(
        \adapter_inst/set_signals_mask[adc_read] ), .C(adc_read), .Q(n3412) );
  MU2HDLLX1 U3005 ( .IN0(adc_read), .IN1(
        \adapter_inst/set_signals_value[adc_read] ), .S(
        \adapter_inst/set_signals_mask[adc_read] ), .Q(n3414) );
  INHDLLX1 U3018 ( .A(n2559), .Q(n3149) );
  INHDLLX1 U3020 ( .A(uid_variable[1]), .Q(n3152) );
  INHDLLX1 U3021 ( .A(uid_variable[2]), .Q(n3153) );
  INHDLLX1 U3024 ( .A(n2411), .Q(n3158) );
  INHDLLX1 U3025 ( .A(n2415), .Q(n3159) );
  INHDLLX1 U3028 ( .A(n2413), .Q(n3160) );
  INHDLLX1 U3029 ( .A(n2416), .Q(n3161) );
  INHDLLX1 U3031 ( .A(n2889), .Q(n3165) );
  INHDLLX1 U3032 ( .A(n2886), .Q(n3166) );
  INHDLLX1 U3035 ( .A(n2070), .Q(n3173) );
  INHDLLX1 U3038 ( .A(n2072), .Q(n3174) );
  INHDLLX1 U3039 ( .A(n2068), .Q(n3175) );
  INHDLLX1 U3040 ( .A(n2079), .Q(n3176) );
  INHDLLX1 U3041 ( .A(n2074), .Q(n3177) );
  INHDLLX1 U3042 ( .A(n2066), .Q(n3178) );
  INHDLLX1 U3043 ( .A(n1945), .Q(n3179) );
  INHDLLX1 U3045 ( .A(n1956), .Q(n3182) );
  INHDLLX1 U3051 ( .A(n1952), .Q(n3186) );
  INHDLLX1 U3052 ( .A(n1950), .Q(n3187) );
  INHDLLX1 U3081 ( .A(n2708), .Q(n3200) );
  INHDLLX1 U3082 ( .A(n2880), .Q(n3201) );
  INHDLLX1 U3083 ( .A(n2882), .Q(n3202) );
  INHDLLX1 U3108 ( .A(n2950), .Q(n3203) );
  INHDLLX1 U3110 ( .A(n2987), .Q(n3204) );
  INHDLLX1 U3176 ( .A(n2878), .Q(n3215) );
  INHDLLX1 U3177 ( .A(n2987), .Q(n3216) );
  INHDLLX1 U3178 ( .A(n2885), .Q(n3217) );
  INHDLLX1 U3179 ( .A(n2876), .Q(n3218) );
  INHDLLX1 U3181 ( .A(n2888), .Q(n3221) );
  INHDLLX1 U3182 ( .A(n2885), .Q(n3222) );
  INHDLLX1 U3184 ( .A(n2888), .Q(n3225) );
  INHDLLX1 U3185 ( .A(n2987), .Q(n3226) );
  INHDLLX1 U3186 ( .A(n2878), .Q(n3227) );
  INHDLLX1 U3187 ( .A(n2880), .Q(n3228) );
  INHDLLX1 U3188 ( .A(n2885), .Q(n3229) );
  INHDLLX1 U3189 ( .A(n2876), .Q(n3230) );
  INHDLLX1 U3190 ( .A(n2882), .Q(n3231) );
  INHDLLX1 U3191 ( .A(n2950), .Q(n3232) );
  INHDLLX1 U3193 ( .A(n2888), .Q(n3235) );
  INHDLLX1 U3194 ( .A(n2882), .Q(n3236) );
  INHDLLX1 U3195 ( .A(n2880), .Q(n3237) );
  INHDLLX1 U3196 ( .A(n2876), .Q(n3238) );
  INHDLLX1 U3197 ( .A(n2950), .Q(n3239) );
  INHDLLX1 U3199 ( .A(n2888), .Q(n3242) );
  INHDLLX1 U3200 ( .A(n2882), .Q(n3243) );
  INHDLLX1 U3201 ( .A(n2880), .Q(n3244) );
  INHDLLX1 U3203 ( .A(n2888), .Q(n3247) );
  INHDLLX1 U3204 ( .A(n2885), .Q(n3248) );
  INHDLLX1 U3205 ( .A(n2882), .Q(n3249) );
  INHDLLX1 U3206 ( .A(n2880), .Q(n3250) );
  INHDLLX1 U3207 ( .A(n2878), .Q(n3251) );
  INHDLLX1 U3208 ( .A(n2876), .Q(n3252) );
  INHDLLX1 U3209 ( .A(n2950), .Q(n3253) );
  INHDLLX1 U3213 ( .A(n2891), .Q(n3260) );
  INHDLLX1 U3214 ( .A(n2883), .Q(n3261) );
  INHDLLX1 U3215 ( .A(n2889), .Q(n3262) );
  INHDLLX1 U3216 ( .A(n2877), .Q(n3263) );
  INHDLLX1 U3217 ( .A(n2881), .Q(n3264) );
  INHDLLX1 U3219 ( .A(n2886), .Q(n3267) );
  INHDLLX1 U3220 ( .A(n2877), .Q(n3268) );
  INHDLLX1 U3221 ( .A(n2881), .Q(n3269) );
  INHDLLX1 U3224 ( .A(n2879), .Q(n3283) );
  INHDLLX1 U3225 ( .A(n2886), .Q(n3284) );
  INHDLLX1 U3226 ( .A(n2881), .Q(n3285) );
  INHDLLX1 U3227 ( .A(n2875), .Q(n3286) );
  INHDLLX1 U3228 ( .A(n2877), .Q(n3287) );
  INHDLLX1 U3229 ( .A(n2889), .Q(n3288) );
  INHDLLX1 U3230 ( .A(n2891), .Q(n3289) );
  INHDLLX1 U3231 ( .A(n2883), .Q(n3290) );
  INHDLLX1 U3233 ( .A(n2879), .Q(n3293) );
  INHDLLX1 U3234 ( .A(n2877), .Q(n3294) );
  INHDLLX1 U3235 ( .A(n2875), .Q(n3295) );
  INHDLLX1 U3236 ( .A(n2886), .Q(n3296) );
  INHDLLX1 U3237 ( .A(n2891), .Q(n3297) );
  INHDLLX1 U3238 ( .A(n2883), .Q(n3298) );
  INHDLLX1 U3239 ( .A(n2889), .Q(n3299) );
  INHDLLX1 U3241 ( .A(n2883), .Q(n3302) );
  INHDLLX1 U3242 ( .A(n2879), .Q(n3303) );
  INHDLLX1 U3243 ( .A(n2875), .Q(n3304) );
  INHDLLX1 U3247 ( .A(n2595), .Q(n3321) );
  INHDLLX1 U3250 ( .A(n2630), .Q(n3322) );
  INHDLLX1 U3251 ( .A(n2628), .Q(n3323) );
  INHDLLX1 U3254 ( .A(n2626), .Q(n3324) );
  INHDLLX1 U3255 ( .A(n2624), .Q(n3325) );
  INHDLLX1 U3258 ( .A(n2622), .Q(n3326) );
  INHDLLX1 U3259 ( .A(n2620), .Q(n3327) );
  INHDLLX1 U3265 ( .A(n2618), .Q(n3328) );
  INHDLLX1 U3271 ( .A(n3000), .Q(n3333) );
  INHDLLX1 U3288 ( .A(n3016), .Q(n3399) );
  INHDLLX1 U3297 ( .A(n3016), .Q(n3406) );
  INHDLLX1 U3299 ( .A(n2555), .Q(n3409) );
  INHDLLX1 U3300 ( .A(n2558), .Q(n3410) );
  INHDLLX1 U3301 ( .A(n2562), .Q(n3411) );
  INHDLLX1 U3302 ( .A(n2587), .Q(n3413) );
  INHDLLX1 U3303 ( .A(n2574), .Q(n3415) );
  INHDLLX1 U3304 ( .A(n2577), .Q(n3416) );
  INHDLLX1 U3310 ( .A(n2544), .Q(n3417) );
  INHDLLX1 U3311 ( .A(n2546), .Q(n3418) );
  INHDLLX1 U3312 ( .A(n2538), .Q(n3419) );
  INHDLLX1 U3313 ( .A(n2542), .Q(n3420) );
  INHDLLX1 U3314 ( .A(n2540), .Q(n3421) );
  INHDLLX1 U3315 ( .A(n2536), .Q(n3422) );
  INHDLLX1 U3316 ( .A(n2534), .Q(n3423) );
  INHDLLX1 U3317 ( .A(n2532), .Q(n3424) );
  LOGIC1HDLL U3320 ( .Q(n1360) );
  INHDLLX1 U3321 ( .A(n2112), .Q(n2104) );
  OR4HDLLX1 U1854 ( .A(n3432), .B(n3431), .C(n3430), .D(n3429), .Q(n3428) );
  EO2HDLLX1 U1934 ( .A(n1235), .B(
        \iso14443a_inst/part3/framing_inst/s_inst/idle ), .Q(n3429) );
  EO2HDLLX1 U1935 ( .A(pause_n_synchronised), .B(
        \adapter_inst/signal_control_inst/pause_n_synchronised_old ), .Q(n3430) );
  EO2HDLLX1 U1936 ( .A(\pause_n_latch_sync/sync_inst/tmp[0] ), .B(
        pause_n_synchronised), .Q(n3431) );
  EO2HDLLX1 U1937 ( .A(\pause_n_latch_sync/pause_n_latched ), .B(
        \pause_n_latch_sync/sync_inst/tmp[0] ), .Q(n3432) );
  LSGCPHDLLX0 \self_gate_pause_n_latch_sync/sync_inst/tmp_reg_0  ( .CLK(clk), 
        .E(n3428), .SE(n1359), .GCLK(n3427) );
  OR2HDLLX1 U2058 ( .A(n3436), .B(n3437), .Q(n3435) );
  OR4HDLLX1 U2062 ( .A(n3441), .B(n3440), .C(n3439), .D(n3438), .Q(n3436) );
  EO2HDLLX1 U2063 ( .A(n1409), .B(\adapter_inst/tx_idx [3]), .Q(n3437) );
  EO2HDLLX1 U2066 ( .A(n1407), .B(\adapter_inst/tx_idx [1]), .Q(n3438) );
  EO2HDLLX1 U2069 ( .A(n1410), .B(\adapter_inst/tx_idx [0]), .Q(n3439) );
  EO2HDLLX1 U2073 ( .A(n1408), .B(\adapter_inst/tx_idx [2]), .Q(n3440) );
  EO2HDLLX1 U2197 ( .A(n1411), .B(\app_tx_iface.data_valid ), .Q(n3441) );
  LSGCPHDLLX0 \self_gate_adapter_inst/tx_iface_data_valid_reg_0  ( .CLK(clk), 
        .E(n3435), .SE(n1359), .GCLK(n3434) );
  OR2HDLLX1 U2259 ( .A(n3453), .B(n3452), .Q(n3451) );
  OR4HDLLX1 U2309 ( .A(n3457), .B(n3456), .C(n3455), .D(n3454), .Q(n3452) );
  OR4HDLLX1 U2315 ( .A(n3461), .B(n3460), .C(n3459), .D(n3458), .Q(n3453) );
  EO2HDLLX1 U2412 ( .A(n1428), .B(\adapter_inst/last_rx_had_invalid_magic ), 
        .Q(n3454) );
  EO2HDLLX1 U2413 ( .A(n1679), .B(\adapter_inst/rx_count [2]), .Q(n3455) );
  EO2HDLLX1 U2417 ( .A(n1560), .B(\adapter_inst/rx_error_flag ), .Q(n3456) );
  EO2HDLLX1 U2420 ( .A(n1678), .B(\adapter_inst/rx_count [1]), .Q(n3457) );
  EO2HDLLX1 U2423 ( .A(n1682), .B(\adapter_inst/rx_count [0]), .Q(n3458) );
  EO2HDLLX1 U2426 ( .A(\iso14443a_inst/part4/N120 ), .B(
        \app_rx_iface.data_valid ), .Q(n3459) );
  EO2HDLLX1 U2429 ( .A(n1709), .B(\iso14443a_inst/part4/rx_count [0]), .Q(
        n3460) );
  EO2HDLLX1 U2432 ( .A(n1707), .B(\iso14443a_inst/part4/rx_count [2]), .Q(
        n3461) );
  LSGCPHDLLX0 \self_gate_iso14443a_inst/part4/rx_count_reg_0  ( .CLK(clk), .E(
        n3451), .SE(n1359), .GCLK(n3450) );
  OR2HDLLX1 U2458 ( .A(n3466), .B(n3465), .Q(n3464) );
  OR4HDLLX1 U2480 ( .A(n3470), .B(n3469), .C(n3468), .D(n3467), .Q(n3465) );
  OR4HDLLX1 U2481 ( .A(n3474), .B(n3473), .C(n3472), .D(n3471), .Q(n3466) );
  EO2HDLLX1 U2484 ( .A(\iso14443a_inst/part4/N115 ), .B(\app_rx_iface.error ), 
        .Q(n3467) );
  EO2HDLLX1 U2486 ( .A(\iso14443a_inst/part4/N186 ), .B(app_resend_last), .Q(
        n3468) );
  EO2HDLLX1 U2494 ( .A(n1708), .B(\iso14443a_inst/part4/rx_count [1]), .Q(
        n3469) );
  EO2HDLLX1 U2499 ( .A(\iso14443a_inst/part4/N55 ), .B(\app_rx_iface.eoc ), 
        .Q(n3470) );
  EO2HDLLX1 U2507 ( .A(\iso14443a_inst/part4/N130 ), .B(\app_rx_iface.soc ), 
        .Q(n3471) );
  EO2HDLLX1 U2511 ( .A(n1710), .B(\iso14443a_inst/part4/forward_to_app ), .Q(
        n3472) );
  EO2HDLLX1 U2512 ( .A(\iso14443a_inst/part3_to_part4_rx_iface.eoc ), .B(
        \iso14443a_inst/part4/pkt_received ), .Q(n3473) );
  EO2HDLLX1 U2513 ( .A(n1570), .B(\iso14443a_inst/part4/rx_error_flag ), .Q(
        n3474) );
  LSGCPHDLLX0 \self_gate_iso14443a_inst/part4/rx_error_flag_reg_0  ( .CLK(clk), 
        .E(n3464), .SE(n1359), .GCLK(n3463) );
  OR4HDLLX1 U2549 ( .A(n3481), .B(n3480), .C(n3479), .D(n3478), .Q(n3477) );
  EO2HDLLX1 U2641 ( .A(\iso14443a_inst/part2/sd_inst/N72 ), .B(
        \iso14443a_inst/part2/sd_inst/seq_valid ), .Q(n3478) );
  EO2HDLLX1 U2647 ( .A(n1796), .B(\iso14443a_inst/part2/sd_inst/in_frame ), 
        .Q(n3479) );
  EO2HDLLX1 U2750 ( .A(\iso14443a_inst/part2/sd_inst/N73 ), .B(
        \iso14443a_inst/part2/sd_inst/detected_soc ), .Q(n3480) );
  EO2HDLLX1 U2752 ( .A(\iso14443a_inst/part3/framing_inst/fdt_inst/N31 ), .B(
        \iso14443a_inst/part3/framing_inst/fdt_trigger ), .Q(n3481) );
  LSGCPHDLLX0 \self_gate_iso14443a_inst/part3/framing_inst/fdt_inst/trigger_reg_0  ( 
        .CLK(clk), .E(n3477), .SE(n1359), .GCLK(n3476) );
  OR2HDLLX1 U2788 ( .A(n3486), .B(n3485), .Q(n3484) );
  OR4HDLLX1 U2845 ( .A(n3490), .B(n3489), .C(n3488), .D(n3487), .Q(n3485) );
  OR4HDLLX1 U2884 ( .A(n3494), .B(n3493), .C(n3492), .D(n3491), .Q(n3486) );
  EO2HDLLX1 U2895 ( .A(\iso14443a_inst/part2/sd_inst/N99 ), .B(
        \iso14443a_inst/part3/rx_iface_bytes_to_routing.soc ), .Q(n3487) );
  EO2HDLLX1 U2928 ( .A(\iso14443a_inst/part2/sd_inst/N98 ), .B(
        \iso14443a_inst/part2_to_part3_rx_iface.data_valid ), .Q(n3488) );
  EO2HDLLX1 U2938 ( .A(\iso14443a_inst/part3/framing_inst/crc_inst/N5 ), .B(
        \iso14443a_inst/part3/framing_inst/crc_inst/crc_start ), .Q(n3489) );
  EO2HDLLX1 U2941 ( .A(n1373), .B(
        \iso14443a_inst/part3/framing_inst/crc_inst/crc_type ), .Q(n3490) );
  EO2HDLLX1 U2992 ( .A(\iso14443a_inst/part3/framing_inst/crc_inst/N8 ), .B(
        \iso14443a_inst/part3/framing_inst/crc_inst/crc_sample ), .Q(n3491) );
  EO2HDLLX1 U3012 ( .A(n1352), .B(
        \iso14443a_inst/part3_to_part2_tx_iface.data_valid ), .Q(n3492) );
  EO2HDLLX1 U3249 ( .A(\iso14443a_inst/part3/framing_inst/fe_inst/N60 ), .B(
        \iso14443a_inst/part3/framing_inst/tx_iface_bits.req ), .Q(n3493) );
  EO2HDLLX1 U3253 ( .A(n1354), .B(
        \iso14443a_inst/part3/framing_inst/fe_inst/state [1]), .Q(n3494) );
  LSGCPHDLLX0 \self_gate_iso14443a_inst/part3/framing_inst/fe_inst/state_reg_0  ( 
        .CLK(clk), .E(n3484), .SE(n1359), .GCLK(n3483) );
  OR2HDLLX1 U3357 ( .A(n3508), .B(n3507), .Q(n3506) );
  OR4HDLLX1 U3358 ( .A(n3512), .B(n3511), .C(n3510), .D(n3509), .Q(n3507) );
  OR4HDLLX1 U3359 ( .A(n3516), .B(n3515), .C(n3514), .D(n3513), .Q(n3508) );
  EO2HDLLX1 U3360 ( .A(\iso14443a_inst/part3/framing_inst/fd_inst/N55 ), .B(
        \iso14443a_inst/part3/rx_iface_bits_to_init.error ), .Q(n3509) );
  EO2HDLLX1 U3361 ( .A(n1784), .B(
        \iso14443a_inst/part3/framing_inst/last_rx_bit ), .Q(n3510) );
  EO2HDLLX1 U3367 ( .A(\iso14443a_inst/part3/rx_iface_bits_to_init.error ), 
        .B(\iso14443a_inst/part3/rx_iface_bytes_to_routing.error ), .Q(n3511)
         );
  EO2HDLLX1 U3368 ( .A(n1770), .B(
        \iso14443a_inst/part3/initialisation_inst/state_star ), .Q(n3512) );
  EO2HDLLX1 U3369 ( .A(n1771), .B(
        \iso14443a_inst/part3/initialisation_inst/state [1]), .Q(n3513) );
  EO2HDLLX1 U3376 ( .A(n1769), .B(
        \iso14443a_inst/part3/initialisation_inst/state [0]), .Q(n3514) );
  EO2HDLLX1 U3443 ( .A(\iso14443a_inst/part4/N225 ), .B(
        \iso14443a_inst/part4_deselect ), .Q(n3515) );
  EO2HDLLX1 U3444 ( .A(n1351), .B(
        \iso14443a_inst/part3/tx_iface_from_init.data_valid ), .Q(n3516) );
  LSGCPHDLLX0 \self_gate_iso14443a_inst/part3/initialisation_inst/tx_iface_data_valid_reg_0  ( 
        .CLK(clk), .E(n3506), .SE(n1359), .GCLK(n3505) );
  OR2HDLLX1 U3447 ( .A(n3521), .B(n3520), .Q(n3519) );
  OR4HDLLX1 U3448 ( .A(n3525), .B(n3524), .C(n3523), .D(n3522), .Q(n3520) );
  OR4HDLLX1 U3449 ( .A(n3529), .B(n3528), .C(n3527), .D(n3526), .Q(n3521) );
  EO2HDLLX1 U3450 ( .A(\iso14443a_inst/part3/framing_inst/ds_inst/N48 ), .B(
        \iso14443a_inst/part3/rx_iface_bytes_to_routing.data_valid ), .Q(n3522) );
  EO2HDLLX1 U3451 ( .A(\iso14443a_inst/part3/framing_inst/s_inst/N38 ), .B(
        \iso14443a_inst/part3/tx_iface_from_routing.req ), .Q(n3523) );
  EO2HDLLX1 U3452 ( .A(\iso14443a_inst/part3/rx_iface_bits_to_init.eoc ), .B(
        \iso14443a_inst/part3/rx_iface_bytes_to_routing.eoc ), .Q(n3524) );
  EO2HDLLX1 U3453 ( .A(\iso14443a_inst/part3/rx_iface_bytes_to_init.eoc ), .B(
        \iso14443a_inst/part3/initialisation_inst/pkt_received ), .Q(n3525) );
  EO2HDLLX1 U3454 ( .A(n1711), .B(
        \iso14443a_inst/part3/initialisation_inst/rx_error_flag ), .Q(n3526)
         );
  EO2HDLLX1 U3455 ( .A(n1723), .B(
        \iso14443a_inst/part3/initialisation_inst/rx_count [0]), .Q(n3527) );
  EO2HDLLX1 U3456 ( .A(n1722), .B(
        \iso14443a_inst/part3/initialisation_inst/rx_count [1]), .Q(n3528) );
  EO2HDLLX1 U3457 ( .A(n1721), .B(
        \iso14443a_inst/part3/initialisation_inst/rx_count [2]), .Q(n3529) );
  LSGCPHDLLX0 \self_gate_iso14443a_inst/part3/initialisation_inst/rx_count_reg_0  ( 
        .CLK(clk), .E(n3519), .SE(n1359), .GCLK(n3518) );
  OR4HDLLX1 U3491 ( .A(n3536), .B(n3535), .C(n3534), .D(n3533), .Q(n3532) );
  EO2HDLLX1 U3492 ( .A(n1801), .B(\iso14443a_inst/part2/tx_inst/encoded_data ), 
        .Q(n3533) );
  EO2HDLLX1 U3493 ( .A(n1356), .B(\iso14443a_inst/part2/tx_inst/state [1]), 
        .Q(n3534) );
  EO2HDLLX1 U3494 ( .A(\iso14443a_inst/part2/tx_inst/N25 ), .B(
        \iso14443a_inst/part3_to_part2_tx_iface.req ), .Q(n3535) );
  EO2HDLLX1 U3496 ( .A(n1357), .B(\iso14443a_inst/part2/tx_inst/state [0]), 
        .Q(n3536) );
  LSGCPHDLLX0 \self_gate_iso14443a_inst/part2/tx_inst/state_reg_0  ( .CLK(clk), 
        .E(n3532), .SE(n1359), .GCLK(n3531) );
  OR2HDLLX1 U3556 ( .A(n3553), .B(n3554), .Q(n3552) );
  OR4HDLLX1 U3557 ( .A(n3558), .B(n3557), .C(n3556), .D(n3555), .Q(n3553) );
  EO2HDLLX1 U3558 ( .A(\adapter_inst/N214 ), .B(\adapter_inst/send_reply ), 
        .Q(n3554) );
  EO2HDLLX1 U3559 ( .A(\iso14443a_inst/part4/N229 ), .B(\app_tx_iface.req ), 
        .Q(n3555) );
  EO2HDLLX1 U3562 ( .A(n1406), .B(
        \iso14443a_inst/part4_to_part3_tx_iface.data_valid ), .Q(n3556) );
  EO2HDLLX1 U3567 ( .A(n1372), .B(\iso14443a_inst/part4/forward_from_app ), 
        .Q(n3557) );
  EO2HDLLX1 U3568 ( .A(\adc_sync/tmp[0] ), .B(adc_conversion_complete_sync), 
        .Q(n3558) );
  LSGCPHDLLX0 \self_gate_adc_sync/q_reg_0  ( .CLK(clk), .E(n3552), .SE(n1359), 
        .GCLK(n3551) );
  DFRRQHDLLX1 \adapter_inst/signal_control_inst/signals_reg[sens_config][1]  ( 
        .D(\adapter_inst/signal_control_inst/new_signals[sens_config][1] ), 
        .C(n3147), .RN(n2970), .Q(sens_config[1]) );
  DFRRQHDLLX1 \adapter_inst/signal_control_inst/signals_reg[sens_config][2]  ( 
        .D(\adapter_inst/signal_control_inst/new_signals[sens_config][2] ), 
        .C(n3147), .RN(n2970), .Q(sens_config[2]) );
  DFRRQHDLLX1 \adapter_inst/signal_control_inst/signals_reg[sens_config][0]  ( 
        .D(\adapter_inst/signal_control_inst/new_signals[sens_config][0] ), 
        .C(n3147), .RN(n2978), .Q(sens_config[0]) );
  DFRRQHDLLX1 \adapter_inst/signal_control_inst/signals_reg[adc_enable]  ( .D(
        n1451), .C(n3131), .RN(n2978), .Q(adc_enable) );
  DFRRQHDLLX1 \adapter_inst/signal_control_inst/signals_reg[sens_enable]  ( 
        .D(n1449), .C(n3131), .RN(n2978), .Q(sens_enable) );
  DFRRQHDLLX1 \adapter_inst/signal_control_inst/signals_reg[sens_read]  ( .D(
        n1447), .C(n3131), .RN(n2978), .Q(sens_read) );
  DFRRQHDLLX1 \adapter_inst/signal_control_inst/signals_reg[adc_read]  ( .D(
        n1454), .C(n3131), .RN(n2978), .Q(adc_read) );
  INHDLLX1 U2961 ( .A(n1949), .Q(n3016) );
  BUHDLLX1 U1852 ( .A(rst_n), .Q(n2975) );
  AN32HDLLX1 U1883 ( .A(n2716), .B(n2976), .C(n2717), .D(
        \iso14443a_inst/part2/sd_inst/N73 ), .E(n2976), .Q(n1898) );
  LOGIC0HDLL U1999 ( .Q(n1359) );
  NA2HDLLX1 U3080 ( .A(n2487), .B(n2490), .Q(n2446) );
  BUHDLLX1 U1849 ( .A(rst_n), .Q(n2972) );
  NO4I3HDLLX0 U2302 ( .AN(
        \iso14443a_inst/part3/initialisation_inst/rx_buffer[0][1] ), .BN(n1969), .CN(n2281), .D(n1968), .Q(n1970) );
  NO4I2HDLLX0 U2352 ( .AN(n1998), .BN(n1997), .C(n1996), .D(n1995), .Q(n2000)
         );
  NO4I3HDLLX0 U2631 ( .AN(n2164), .BN(n2163), .CN(n2396), .D(
        \adapter_inst/rx_magic [19]), .Q(n2165) );
  NO2HDLLX1 U2306 ( .A(n2867), .B(n2863), .Q(n2113) );
  OR3HDLLX1 U2311 ( .A(
        \iso14443a_inst/part3/initialisation_inst/tx_count_minus_1 [1]), .B(
        \iso14443a_inst/part3/initialisation_inst/tx_count_minus_1 [0]), .C(
        \iso14443a_inst/part3/initialisation_inst/tx_count_minus_1 [2]), .Q(
        n2779) );
  NO4I3HDLLX0 U2738 ( .AN(n2246), .BN(n2844), .CN(n2418), .D(
        \iso14443a_inst/part3/initialisation_inst/rx_buffer[1][7] ), .Q(n2249)
         );
  NO4I2HDLLX0 U2739 ( .AN(
        \iso14443a_inst/part3/initialisation_inst/rx_count [2]), .BN(n2290), 
        .C(\iso14443a_inst/part3/initialisation_inst/rx_error_flag ), .D(
        \iso14443a_inst/part3/initialisation_inst/rx_buffer[1][3] ), .Q(n2247)
         );
  NO4I3HDLLX0 U2734 ( .AN(
        \iso14443a_inst/part3/initialisation_inst/rx_buffer[0][6] ), .BN(n2282), .CN(n2281), .D(\iso14443a_inst/part3/initialisation_inst/rx_buffer[0][7] ), 
        .Q(n2244) );
  OR3HDLLX1 U2537 ( .A(\iso14443a_inst/part2/sd_inst/detected_soc ), .B(n2124), 
        .C(n2181), .Q(n2180) );
  BUHDLLX1 U1847 ( .A(rst_n), .Q(n2970) );
  NO4I3HDLLX0 U2460 ( .AN(n3043), .BN(n3044), .CN(n3045), .D(n3046), .Q(n3027)
         );
  AND2HDLLX0 U2543 ( .A(\iso14443a_inst/part2/tx_inst/sc_inst/count [0]), .B(
        \iso14443a_inst/part2/tx_inst/sc_inst/count [1]), .Q(n2128) );
  AND3HDLLX0 U2010 ( .A(
        \iso14443a_inst/part3/framing_inst/fdt_inst/seen_pause ), .B(
        \iso14443a_inst/part3/framing_inst/fdt_inst/count [1]), .C(
        \iso14443a_inst/part3/framing_inst/fdt_inst/count [0]), .Q(n2784) );
  OR3HDLLX1 U2914 ( .A(n2373), .B(\adapter_inst/rx_count [2]), .C(
        \adapter_inst/rx_count [0]), .Q(n2394) );
  AND2HDLLX0 U2951 ( .A(n2817), .B(n1874), .Q(n3377) );
  OR3HDLLX1 U3488 ( .A(n2809), .B(n2808), .C(n2807), .Q(n2811) );
  OR3HDLLX1 U3474 ( .A(n2809), .B(n2796), .C(n2794), .Q(n2791) );
  AN22HDLLX1 U3535 ( .A(n2976), .B(n2883), .C(n2882), .D(n2949), .Q(n1277) );
  OR3HDLLX1 U2781 ( .A(n3282), .B(n2102), .C(n2101), .Q(n3281) );
  AN321HDLLX0 U1976 ( .A(\adapter_inst/signal_control_inst/counter [6]), .B(
        n2537), .C(n1842), .D(n2539), .E(
        \adapter_inst/signal_control_inst/counter [7]), .F(n1841), .Q(n1843)
         );
  AND6HDLLX1 U2144 ( .A(n2619), .B(n2617), .C(n2621), .D(n2625), .E(n2627), 
        .F(n2623), .Q(n2641) );
  NA2I1HDLLX1 U1864 ( .AN(
        \adapter_inst/signal_control_inst/pause_n_synchronised_old ), .B(
        pause_n_synchronised), .Q(n2804) );
  BUHDLLX1 U1846 ( .A(rst_n), .Q(n2969) );
  AN21HDLLX1 U2169 ( .A(\iso14443a_inst/part4/reply [1]), .B(
        \iso14443a_inst/part4/reply [0]), .C(n1917), .Q(n2667) );
  ON211HDLLX0 U2721 ( .A(n2242), .B(n2237), .C(n2236), .D(n2255), .Q(n2260) );
  BUHDLLX1 U1850 ( .A(rst_n), .Q(n2973) );
  AND2HDLLX0 U1998 ( .A(n2441), .B(n2044), .Q(n2565) );
  ON211HDLLX0 U2219 ( .A(n1929), .B(n1928), .C(n1927), .D(n1926), .Q(n1930) );
  AND3HDLLX0 U2167 ( .A(n1918), .B(n1908), .C(n2700), .Q(n2681) );
  NO2HDLLX1 U2180 ( .A(n2767), .B(n1915), .Q(n2095) );
  NO3HDLLX1 U3382 ( .A(\iso14443a_inst/part2/sd_inst/idle ), .B(n2949), .C(
        n2716), .Q(n2739) );
  BUHDLLX1 U1848 ( .A(rst_n), .Q(n2971) );
  AND2HDLLX0 U2448 ( .A(n2806), .B(n2082), .Q(
        \iso14443a_inst/part3/framing_inst/fdt_inst/N31 ) );
  AN32HDLLX1 U3373 ( .A(n2701), .B(n2700), .C(sens_version[1]), .D(n2699), .E(
        n2700), .Q(n2706) );
  NO4I2HDLLX0 U2534 ( .AN(\iso14443a_inst/part2/sd_inst/seq_valid ), .BN(n2125), .C(\iso14443a_inst/part2/sd_inst/prev [0]), .D(
        \iso14443a_inst/part2/sd_inst/prev [1]), .Q(
        \iso14443a_inst/part2/sd_inst/N102 ) );
endmodule

