0.7
2020.2
Nov 18 2020
09:47:47
E:/class/Master of ANU/6213_Digital Systems and Microprocessors/my_6213/lab2/arbitrary_clock_divider/TEST_clockDividerHB.v,1615517599,verilog,,,,TEST_clockDividerHB,,,,,,,,
E:/class/Master of ANU/6213_Digital Systems and Microprocessors/my_6213/lab2/arbitrary_clock_divider/TEST_clockDividerHB2.v,1615517425,verilog,,,,TEST_clockDividerHB2,,,,,,,,
E:/class/Master of ANU/6213_Digital Systems and Microprocessors/my_6213/lab2/arbitrary_clock_divider/arbitrary_clock_divider.sim/sim_1/behav/xsim/glbl.v,1605673889,verilog,,,,glbl,,,,,,,,
E:/class/Master of ANU/6213_Digital Systems and Microprocessors/my_6213/lab2/arbitrary_clock_divider/arbitrary_clock_divider.srcs/sources_1/new/ClockDividerHB.v,1615518251,verilog,,E:/class/Master of ANU/6213_Digital Systems and Microprocessors/my_6213/lab2/arbitrary_clock_divider/TEST_clockDividerHB2.v,,ClockDividerHB,,,,,,,,
