

Microchip MPLAB XC8 Assembler V2.40 build 20220703182018 
                                                                                               Sun Jan 07 13:38:44 2024

Microchip MPLAB XC8 C Compiler v2.40 (Free license) build 20220703182018 Og1 
     1                           	processor	18F2550
     2                           	fnconf	rparam,??,?,0
     3                           	pagewidth 120
     4                           	opt	flic
     5                           	psect	cinit,global,reloc=2,class=CODE,delta=1
     6                           	psect	cstackCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     7                           	psect	text0,global,reloc=2,class=CODE,delta=1
     8                           	psect	intsave_regs,global,class=BIGRAM,space=1,delta=1,noexec
     9                           	psect	rparam,global,class=COMRAM,space=1,delta=1,noexec
    10                           	psect	idloc,global,abs,ovrld,class=IDLOC,space=5,delta=1,noexec
    11                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=1,noexec
    12   000000                     
    13                           ; Version 2.40
    14                           ; Generated 17/11/2021 GMT
    15                           ; 
    16                           ; Copyright Â© 2021, Microchip Technology Inc. and its subsidiaries ("Microchip")
    17                           ; All rights reserved.
    18                           ; 
    19                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    20                           ; 
    21                           ; Redistribution and use in source and binary forms, with or without modification, are
    22                           ; permitted provided that the following conditions are met:
    23                           ; 
    24                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    25                           ;        conditions and the following disclaimer.
    26                           ; 
    27                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    28                           ;        of conditions and the following disclaimer in the documentation and/or other
    29                           ;        materials provided with the distribution. Publication is not required when
    30                           ;        this file is used in an embedded application.
    31                           ; 
    32                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    33                           ;        software without specific prior written permission.
    34                           ; 
    35                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    36                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    37                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    38                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    39                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    40                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    41                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    42                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    43                           ; 
    44                           ; 
    45                           ; Code-generator required, PIC18F2550 Definitions
    46                           ; 
    47                           ; SFR Addresses
    48   000000                     _ADCON0bits	set	4034
    49   000000                     _LATB	set	3978
    50   000000                     _TRISB	set	3987
    51   000000                     _ADCON2	set	4032
    52   000000                     _ADCON1	set	4033
    53   000000                     _ADRESH	set	4036
    54   000000                     _ADRESL	set	4035
    55   000000                     _ADCON0	set	4034
    56   000000                     _TRISC	set	3988
    57   000000                     _LATC	set	3979
    58                           
    59                           ; #config settings
    60                           
    61                           	psect	cinit
    62   007FAC                     __pcinit:
    63                           	callstack 0
    64   007FAC                     start_initialization:
    65                           	callstack 0
    66   007FAC                     __initialization:
    67                           	callstack 0
    68   007FAC                     end_of_initialization:
    69                           	callstack 0
    70   007FAC                     __end_of__initialization:
    71                           	callstack 0
    72   007FAC  0100               	movlb	0
    73   007FAE  EFD9  F03F         	goto	_main	;jump to C main() function
    74                           
    75                           	psect	cstackCOMRAM
    76   000001                     __pcstackCOMRAM:
    77                           	callstack 0
    78   000001                     ??_main:
    79                           
    80                           ; 1 bytes @ 0x0
    81   000001                     	ds	1
    82                           
    83 ;;
    84 ;;Main: autosize = 0, tempsize = 1, incstack = 0, save=0
    85 ;;
    86 ;; *************** function _main *****************
    87 ;; Defined at:
    88 ;;		line 76 in file "ADC_2550.c"
    89 ;; Parameters:    Size  Location     Type
    90 ;;		None
    91 ;; Auto vars:     Size  Location     Type
    92 ;;		None
    93 ;; Return value:  Size  Location     Type
    94 ;;                  1    wreg      void 
    95 ;; Registers used:
    96 ;;		wreg, status,2
    97 ;; Tracked objects:
    98 ;;		On entry : 0/0
    99 ;;		On exit  : 0/0
   100 ;;		Unchanged: 0/0
   101 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7
   102 ;;      Params:         0       0       0       0       0       0       0       0       0
   103 ;;      Locals:         0       0       0       0       0       0       0       0       0
   104 ;;      Temps:          1       0       0       0       0       0       0       0       0
   105 ;;      Totals:         1       0       0       0       0       0       0       0       0
   106 ;;Total ram usage:        1 bytes
   107 ;; This function calls:
   108 ;;		Nothing
   109 ;; This function is called by:
   110 ;;		Startup code after reset
   111 ;; This function uses a non-reentrant model
   112 ;;
   113                           
   114                           	psect	text0
   115   007FB2                     __ptext0:
   116                           	callstack 0
   117   007FB2                     _main:
   118                           	callstack 31
   119   007FB2                     
   120                           ;ADC_2550.c: 77:     ADCON1 = 0x0E;
   121   007FB2  0E0E               	movlw	14
   122   007FB4  6EC1               	movwf	193,c	;volatile
   123                           
   124                           ;ADC_2550.c: 78:     ADCON0 = 0x00;
   125   007FB6  0E00               	movlw	0
   126   007FB8  6EC2               	movwf	194,c	;volatile
   127                           
   128                           ;ADC_2550.c: 79:     ADCON2 = 0x97;
   129   007FBA  0E97               	movlw	151
   130   007FBC  6EC0               	movwf	192,c	;volatile
   131   007FBE                     
   132                           ;ADC_2550.c: 80:     ADCON0bits.ADON = 1;
   133   007FBE  80C2               	bsf	194,0,c	;volatile
   134                           
   135                           ;ADC_2550.c: 82:     TRISB = 0x00;
   136   007FC0  0E00               	movlw	0
   137   007FC2  6E93               	movwf	147,c	;volatile
   138                           
   139                           ;ADC_2550.c: 83:     TRISC = 0x00;
   140   007FC4  0E00               	movlw	0
   141   007FC6  6E94               	movwf	148,c	;volatile
   142                           
   143                           ;ADC_2550.c: 84:     LATB = 0x00;
   144   007FC8  0E00               	movlw	0
   145   007FCA  6E8A               	movwf	138,c	;volatile
   146                           
   147                           ;ADC_2550.c: 85:     LATC = 0X00;
   148   007FCC  0E00               	movlw	0
   149   007FCE  6E8B               	movwf	139,c	;volatile
   150   007FD0                     l713:
   151                           
   152                           ;ADC_2550.c: 88:     {;ADC_2550.c: 89:         ADCON0bits.GO_DONE = 1;
   153   007FD0  82C2               	bsf	194,1,c	;volatile
   154   007FD2                     l28:
   155   007FD2  B2C2               	btfsc	194,1,c	;volatile
   156   007FD4  EFEE  F03F         	goto	u11
   157   007FD8  EFF0  F03F         	goto	u10
   158   007FDC                     u11:
   159   007FDC  EFE9  F03F         	goto	l28
   160   007FE0                     u10:
   161   007FE0                     
   162                           ;ADC_2550.c: 91:         LATB = ADRESL;
   163   007FE0  CFC3 FF8A          	movff	4035,3978	;volatile
   164                           
   165                           ;ADC_2550.c: 92:         LATC = ADRESH;
   166   007FE4  CFC4 FF8B          	movff	4036,3979	;volatile
   167   007FE8                     
   168                           ;ADC_2550.c: 93:         _delay((unsigned long)((10)*(8000000/4000.0)));
   169   007FE8  0E1A               	movlw	26
   170   007FEA  6E01               	movwf	??_main^0,c
   171   007FEC  0EF8               	movlw	248
   172   007FEE                     u27:
   173   007FEE  2EE8               	decfsz	wreg,f,c
   174   007FF0  D7FE               	bra	u27
   175   007FF2  2E01               	decfsz	??_main^0,f,c
   176   007FF4  D7FC               	bra	u27
   177   007FF6  D000               	nop2	
   178   007FF8  EFE8  F03F         	goto	l713
   179   007FFC  EF00  F000         	goto	start
   180   008000                     __end_of_main:
   181                           	callstack 0
   182   000000                     
   183                           	psect	rparam
   184   000000                     
   185                           	psect	idloc
   186                           
   187                           ;Config register IDLOC0 @ 0x200000
   188                           ;	unspecified, using default values
   189   200000                     	org	2097152
   190   200000  FF                 	db	255
   191                           
   192                           ;Config register IDLOC1 @ 0x200001
   193                           ;	unspecified, using default values
   194   200001                     	org	2097153
   195   200001  FF                 	db	255
   196                           
   197                           ;Config register IDLOC2 @ 0x200002
   198                           ;	unspecified, using default values
   199   200002                     	org	2097154
   200   200002  FF                 	db	255
   201                           
   202                           ;Config register IDLOC3 @ 0x200003
   203                           ;	unspecified, using default values
   204   200003                     	org	2097155
   205   200003  FF                 	db	255
   206                           
   207                           ;Config register IDLOC4 @ 0x200004
   208                           ;	unspecified, using default values
   209   200004                     	org	2097156
   210   200004  FF                 	db	255
   211                           
   212                           ;Config register IDLOC5 @ 0x200005
   213                           ;	unspecified, using default values
   214   200005                     	org	2097157
   215   200005  FF                 	db	255
   216                           
   217                           ;Config register IDLOC6 @ 0x200006
   218                           ;	unspecified, using default values
   219   200006                     	org	2097158
   220   200006  FF                 	db	255
   221                           
   222                           ;Config register IDLOC7 @ 0x200007
   223                           ;	unspecified, using default values
   224   200007                     	org	2097159
   225   200007  FF                 	db	255
   226                           
   227                           	psect	config
   228                           
   229                           ;Config register CONFIG1L @ 0x300000
   230                           ;	PLL Prescaler Selection bits
   231                           ;	PLLDIV = 1, No prescale (4 MHz oscillator input drives PLL directly)
   232                           ;	System Clock Postscaler Selection bits
   233                           ;	CPUDIV = OSC1_PLL2, [Primary Oscillator Src: /1][96 MHz PLL Src: /2]
   234                           ;	USB Clock Selection bit (used in Full-Speed USB mode only; UCFG:FSEN = 1)
   235                           ;	USBDIV = 1, USB clock source comes directly from the primary oscillator block with no 
      +                          postscale
   236   300000                     	org	3145728
   237   300000  00                 	db	0
   238                           
   239                           ;Config register CONFIG1H @ 0x300001
   240                           ;	Oscillator Selection bits
   241                           ;	FOSC = HS, HS oscillator (HS)
   242                           ;	Fail-Safe Clock Monitor Enable bit
   243                           ;	FCMEN = OFF, Fail-Safe Clock Monitor disabled
   244                           ;	Internal/External Oscillator Switchover bit
   245                           ;	IESO = OFF, Oscillator Switchover mode disabled
   246   300001                     	org	3145729
   247   300001  0C                 	db	12
   248                           
   249                           ;Config register CONFIG2L @ 0x300002
   250                           ;	Power-up Timer Enable bit
   251                           ;	PWRT = OFF, PWRT disabled
   252                           ;	Brown-out Reset Enable bits
   253                           ;	BOR = OFF, Brown-out Reset disabled in hardware and software
   254                           ;	Brown-out Reset Voltage bits
   255                           ;	BORV = 3, Minimum setting 2.05V
   256                           ;	USB Voltage Regulator Enable bit
   257                           ;	VREGEN = OFF, USB voltage regulator disabled
   258   300002                     	org	3145730
   259   300002  19                 	db	25
   260                           
   261                           ;Config register CONFIG2H @ 0x300003
   262                           ;	Watchdog Timer Enable bit
   263                           ;	WDT = OFF, WDT disabled (control is placed on the SWDTEN bit)
   264                           ;	Watchdog Timer Postscale Select bits
   265                           ;	WDTPS = 32768, 1:32768
   266   300003                     	org	3145731
   267   300003  1E                 	db	30
   268                           
   269                           ; Padding undefined space
   270   300004                     	org	3145732
   271   300004  FF                 	db	255
   272                           
   273                           ;Config register CONFIG3H @ 0x300005
   274                           ;	CCP2 MUX bit
   275                           ;	CCP2MX = ON, CCP2 input/output is multiplexed with RC1
   276                           ;	PORTB A/D Enable bit
   277                           ;	PBADEN = OFF, PORTB<4:0> pins are configured as digital I/O on Reset
   278                           ;	Low-Power Timer 1 Oscillator Enable bit
   279                           ;	LPT1OSC = OFF, Timer1 configured for higher power operation
   280                           ;	MCLR Pin Enable bit
   281                           ;	MCLRE = ON, MCLR pin enabled; RE3 input pin disabled
   282   300005                     	org	3145733
   283   300005  81                 	db	129
   284                           
   285                           ;Config register CONFIG4L @ 0x300006
   286                           ;	Stack Full/Underflow Reset Enable bit
   287                           ;	STVREN = ON, Stack full/underflow will cause Reset
   288                           ;	Single-Supply ICSP Enable bit
   289                           ;	LVP = ON, Single-Supply ICSP enabled
   290                           ;	Extended Instruction Set Enable bit
   291                           ;	XINST = OFF, Instruction set extension and Indexed Addressing mode disabled (Legacy mo
      +                          de)
   292                           ;	Background Debugger Enable bit
   293                           ;	DEBUG = 0x1, unprogrammed default
   294   300006                     	org	3145734
   295   300006  85                 	db	133
   296                           
   297                           ; Padding undefined space
   298   300007                     	org	3145735
   299   300007  FF                 	db	255
   300                           
   301                           ;Config register CONFIG5L @ 0x300008
   302                           ;	Code Protection bit
   303                           ;	CP0 = OFF, Block 0 (000800-001FFFh) is not code-protected
   304                           ;	Code Protection bit
   305                           ;	CP1 = OFF, Block 1 (002000-003FFFh) is not code-protected
   306                           ;	Code Protection bit
   307                           ;	CP2 = OFF, Block 2 (004000-005FFFh) is not code-protected
   308                           ;	Code Protection bit
   309                           ;	CP3 = OFF, Block 3 (006000-007FFFh) is not code-protected
   310   300008                     	org	3145736
   311   300008  0F                 	db	15
   312                           
   313                           ;Config register CONFIG5H @ 0x300009
   314                           ;	Boot Block Code Protection bit
   315                           ;	CPB = OFF, Boot block (000000-0007FFh) is not code-protected
   316                           ;	Data EEPROM Code Protection bit
   317                           ;	CPD = OFF, Data EEPROM is not code-protected
   318   300009                     	org	3145737
   319   300009  C0                 	db	192
   320                           
   321                           ;Config register CONFIG6L @ 0x30000A
   322                           ;	Write Protection bit
   323                           ;	WRT0 = OFF, Block 0 (000800-001FFFh) is not write-protected
   324                           ;	Write Protection bit
   325                           ;	WRT1 = OFF, Block 1 (002000-003FFFh) is not write-protected
   326                           ;	Write Protection bit
   327                           ;	WRT2 = OFF, Block 2 (004000-005FFFh) is not write-protected
   328                           ;	Write Protection bit
   329                           ;	WRT3 = OFF, Block 3 (006000-007FFFh) is not write-protected
   330   30000A                     	org	3145738
   331   30000A  0F                 	db	15
   332                           
   333                           ;Config register CONFIG6H @ 0x30000B
   334                           ;	Configuration Register Write Protection bit
   335                           ;	WRTC = OFF, Configuration registers (300000-3000FFh) are not write-protected
   336                           ;	Boot Block Write Protection bit
   337                           ;	WRTB = OFF, Boot block (000000-0007FFh) is not write-protected
   338                           ;	Data EEPROM Write Protection bit
   339                           ;	WRTD = OFF, Data EEPROM is not write-protected
   340   30000B                     	org	3145739
   341   30000B  E0                 	db	224
   342                           
   343                           ;Config register CONFIG7L @ 0x30000C
   344                           ;	Table Read Protection bit
   345                           ;	EBTR0 = OFF, Block 0 (000800-001FFFh) is not protected from table reads executed in ot
      +                          her blocks
   346                           ;	Table Read Protection bit
   347                           ;	EBTR1 = OFF, Block 1 (002000-003FFFh) is not protected from table reads executed in ot
      +                          her blocks
   348                           ;	Table Read Protection bit
   349                           ;	EBTR2 = OFF, Block 2 (004000-005FFFh) is not protected from table reads executed in ot
      +                          her blocks
   350                           ;	Table Read Protection bit
   351                           ;	EBTR3 = OFF, Block 3 (006000-007FFFh) is not protected from table reads executed in ot
      +                          her blocks
   352   30000C                     	org	3145740
   353   30000C  0F                 	db	15
   354                           
   355                           ;Config register CONFIG7H @ 0x30000D
   356                           ;	Boot Block Table Read Protection bit
   357                           ;	EBTRB = OFF, Boot block (000000-0007FFh) is not protected from table reads executed in
      +                           other blocks
   358   30000D                     	org	3145741
   359   30000D  40                 	db	64
   360                           tosu	equ	0xFFF
   361                           tosh	equ	0xFFE
   362                           tosl	equ	0xFFD
   363                           stkptr	equ	0xFFC
   364                           pclatu	equ	0xFFB
   365                           pclath	equ	0xFFA
   366                           pcl	equ	0xFF9
   367                           tblptru	equ	0xFF8
   368                           tblptrh	equ	0xFF7
   369                           tblptrl	equ	0xFF6
   370                           tablat	equ	0xFF5
   371                           prodh	equ	0xFF4
   372                           prodl	equ	0xFF3
   373                           indf0	equ	0xFEF
   374                           postinc0	equ	0xFEE
   375                           postdec0	equ	0xFED
   376                           preinc0	equ	0xFEC
   377                           plusw0	equ	0xFEB
   378                           fsr0h	equ	0xFEA
   379                           fsr0l	equ	0xFE9
   380                           wreg	equ	0xFE8
   381                           indf1	equ	0xFE7
   382                           postinc1	equ	0xFE6
   383                           postdec1	equ	0xFE5
   384                           preinc1	equ	0xFE4
   385                           plusw1	equ	0xFE3
   386                           fsr1h	equ	0xFE2
   387                           fsr1l	equ	0xFE1
   388                           bsr	equ	0xFE0
   389                           indf2	equ	0xFDF
   390                           postinc2	equ	0xFDE
   391                           postdec2	equ	0xFDD
   392                           preinc2	equ	0xFDC
   393                           plusw2	equ	0xFDB
   394                           fsr2h	equ	0xFDA
   395                           fsr2l	equ	0xFD9
   396                           status	equ	0xFD8

Data Sizes:
    Strings     0
    Constant    0
    Data        0
    BSS         0
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMRAM           95      1       1
    BANK0           160      0       0
    BANK1           256      0       0
    BANK2           256      0       0
    BANK3           256      0       0
    BANK4           256      0       0
    BANK5           256      0       0
    BANK6           256      0       0
    BANK7           256      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMRAM

    None.

Critical Paths under _main in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _main in BANK2

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _main in BANK4

    None.

Critical Paths under _main in BANK5

    None.

Critical Paths under _main in BANK6

    None.

Critical Paths under _main in BANK7

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 1     1      0       0
                                              0 COMRAM     1     1      0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 0
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)

 Address spaces:
Name               Size   Autos  Total    Cost      Usage
BITCOMRAM           5F      0       0       0        0.0%
EEDATA             100      0       0       0        0.0%
NULL                 0      0       0       0        0.0%
CODE                 0      0       0       0        0.0%
COMRAM              5F      1       1       1        1.1%
STACK                0      0       0       2        0.0%
DATA                 0      0       0       3        0.0%
BITBANK0            A0      0       0       4        0.0%
BANK0               A0      0       0       5        0.0%
BITBANK1           100      0       0       6        0.0%
BANK1              100      0       0       7        0.0%
BITBANK2           100      0       0       8        0.0%
BANK2              100      0       0       9        0.0%
BITBANK3           100      0       0      10        0.0%
BANK3              100      0       0      11        0.0%
BITBANK4           100      0       0      12        0.0%
BANK4              100      0       0      13        0.0%
BITBANK5           100      0       0      14        0.0%
BANK5              100      0       0      15        0.0%
BITBANK6           100      0       0      16        0.0%
BANK6              100      0       0      17        0.0%
BITBANK7           100      0       0      18        0.0%
BANK7              100      0       0      19        0.0%
BITBIGSFRh          3B      0       0      20        0.0%
BITBIGSFRlh         2B      0       0      21        0.0%
BITBIGSFRllh         7      0       0      22        0.0%
BITBIGSFRlll        2A      0       0      23        0.0%
ABS                  0      0       0      24        0.0%
BIGRAM             7FF      0       0      25        0.0%
BIGSFR               0      0       0     200        0.0%
BITSFR               0      0       0     200        0.0%
SFR                  0      0       0     200        0.0%


Microchip Technology PIC18 Macro Assembler V2.40 build 20220703182018 
Symbol Table                                                                                   Sun Jan 07 13:38:44 2024

                     l30 7FE0                       l28 7FD2                       u10 7FE0  
                     u11 7FDC                       u27 7FEE                      l711 7FBE  
                    l713 7FD0                      l715 7FE8                      l709 7FB2  
                    wreg 000FE8                     _LATB 000F8A                     _LATC 000F8B  
                   _main 7FB2                     start 0000             ___param_bank 000000  
                  ?_main 0001                    _TRISB 000F93                    _TRISC 000F94  
        __initialization 7FAC             __end_of_main 8000                   ??_main 0001  
          __activetblptr 000000                   _ADCON0 000FC2                   _ADCON1 000FC1  
                 _ADCON2 000FC0                   _ADRESH 000FC4                   _ADRESL 000FC3  
                 isa$std 000001               __accesstop 0060  __end_of__initialization 7FAC  
          ___rparam_used 000001           __pcstackCOMRAM 0001                  __Hparam 0000  
                __Lparam 0000                  __pcinit 7FAC                  __ramtop 0800  
                __ptext0 7FB2     end_of_initialization 7FAC      start_initialization 7FAC  
             _ADCON0bits 000FC2                 __Hrparam 0000                 __Lrparam 0000  
               isa$xinst 000000  
