# CodTech VLSI Internship â€“ Final Submission

## ğŸ‘©â€ğŸ’» Submitted by:
**Bende Rasagnya**  
**Malla Reddy College of Engineering and Technology**  
**Internship Domain: VLSI Design**  
**GitHub Repository Link:**https://github.com/Rasagnya2508/VLSI-Internship-CodTech

---

## âœ… Tasks Overview

### ğŸ”¹ Task 1: ALU Design
- âœ” Verilog Code
- âœ” Testbench
- âœ” Simulation
- âœ” README

### ğŸ”¹ Task 2: Synchronous RAM
- âœ” Verilog Code
- âœ” Testbench
- âœ” Simulation
- âœ” README

### ğŸ”¹ Task 3: 4-Stage Pipeline Processor
- âœ” Verilog Code
- âœ” Testbench
- âœ” Pipeline Stage Simulation
- âœ” README

### ğŸ”¹ Task 4: FIR Filter
- âœ” Verilog Code
- âœ” Testbench
- âœ” Filter Output
- âœ” README

---

## ğŸ› ï¸ Tools Used
- **Verilog HDL**
- **ModelSim/Vivado**
- **GitHub** for version control and task submission

---

