SystemVerilog Test Runner
==================================================
Target: parts/overture/
Max combinations: 16
Parallel processing: 7 workers

Found 41 SystemVerilog file(s) to test

Running tests in parallel with 7 workers...

================================================================================
FILE: parts/overture/mux_4to1_8bit.sv
================================================================================
Status: [PASS]
Module: mux_4to1_8bit
Inputs: ['in0', 'in1', 'in2', 'in3', 'sel']
Outputs: ['out']
NAND Gates: 192
Execution Time: 0.285s
PNG Output: parts/overture/mux_4to1_8bit.png
JSON Test File: parts/overture/mux_4to1_8bit.json
Test Results: 24/24 passed (100.0%)
Warnings: Warning: Too many input combinations (17179869184). Limiting to first 16 combinations.

Test Execution:
  Test 1 passed
  Test 2 passed
  Test 3 passed
  Test 4 passed
  Test 5 passed
  Test 6 passed
  Test 7 passed
  Test 8 passed
  Test 9 passed
  Test 10 passed
  Test 11 passed
  Test 12 passed
  Test 13 passed
  Test 14 passed
  Test 15 passed
  Test 16 passed
  Test 17 passed
  Test 18 passed
  Test 19 passed
  Test 20 passed
  Test 21 passed
  Test 22 passed
  Test 23 passed
  Test 24 passed

Truth Table:
in0[7:0] in1[7:0] in2[7:0] in3[7:0] sel[1:0] | out[7:0]
-------------------------------------------------------
     0      0      0      0      0 |      0
     0      0      0      0      1 |      0
     0      0      0      0      2 |      0
     0      0      0      0      3 |      0
     0      0      0      1      0 |      0
     0      0      0      1      1 |      0
     0      0      0      1      2 |      0
     0      0      0      1      3 |      1
     0      0      0      2      0 |      0
     0      0      0      2      1 |      0
     0      0      0      2      2 |      0
     0      0      0      2      3 |      2
     0      0      0      3      0 |      0
     0      0      0      3      1 |      0
     0      0      0      3      2 |      0
     0      0      0      3      3 |      3

================================================================================
FILE: parts/overture/full_adder.sv
================================================================================
Status: [PASS]
Module: full_adder
Inputs: ['inA', 'inB', 'inCarry']
Outputs: ['outSum', 'outCarry']
NAND Gates: 15
Execution Time: 0.012s
PNG Output: parts/overture/full_adder.png
JSON Test File: parts/overture/full_adder.json
Test Results: 8/8 passed (100.0%)

Test Execution:
  Test 1 passed
  Test 2 passed
  Test 3 passed
  Test 4 passed
  Test 5 passed
  Test 6 passed
  Test 7 passed
  Test 8 passed

Truth Table:
   inA    inB inCarry | outSum outCarry
---------------------------------------
     0      0      0 |      0      0
     0      0      1 |      1      0
     0      1      0 |      1      0
     0      1      1 |      0      1
     1      0      0 |      1      0
     1      0      1 |      0      1
     1      1      0 |      0      1
     1      1      1 |      1      1

================================================================================
FILE: parts/overture/xor_gate_8bit.sv
================================================================================
Status: [PASS]
Module: xor_gate_8bit
Inputs: ['inA', 'inB']
Outputs: ['outY']
NAND Gates: 32
Execution Time: 0.025s
PNG Output: parts/overture/xor_gate_8bit.png
JSON Test File: parts/overture/xor_gate_8bit.json
Test Results: 12/12 passed (100.0%)
Warnings: Warning: Too many input combinations (65536). Limiting to first 16 combinations.

Test Execution:
  Test 1 passed
  Test 2 passed
  Test 3 passed
  Test 4 passed
  Test 5 passed
  Test 6 passed
  Test 7 passed
  Test 8 passed
  Test 9 passed
  Test 10 passed
  Test 11 passed
  Test 12 passed

Truth Table:
inA[7:0] inB[7:0] | outY[7:0]
-----------------------------
     0      0 |      0
     0      1 |      1
     0      2 |      2
     0      3 |      3
     0      4 |      4
     0      5 |      5
     0      6 |      6
     0      7 |      7
     0      8 |      8
     0      9 |      9
     0     10 |     10
     0     11 |     11
     0     12 |     12
     0     13 |     13
     0     14 |     14
     0     15 |     15

================================================================================
FILE: parts/overture/counter8.sv
================================================================================
Status: [PASS]
Module: counter8
Inputs: ['clk', 'reset', 'enable']
Outputs: ['count']
NAND Gates: 0
Execution Time: 0.004s
PNG Output: parts/overture/counter8.png
JSON Test File: parts/overture/counter8.json
Test Results: 11/11 passed (100.0%)
Warnings: Truth table skipped for sequential logic module

Test Execution:
  Reset functionality passed
  Basic increment passed
  Hold when disabled passed
  Complete counter sequence passed
  Mid-count reset passed
  Extended hold test passed
  Count to 10 passed
  Multiple reset cycles passed
  Enable toggle test passed
  Overflow test - 255 to 0 passed
  Count high values passed

Truth Table: 0 combinations generated

================================================================================
FILE: parts/overture/register_8bit.sv
================================================================================
Status: [PASS]
Module: register_8bit
Inputs: ['clk', 'enable', 'data']
Outputs: ['q']
NAND Gates: 0
Execution Time: 0.002s
PNG Output: parts/overture/register_8bit.png
JSON Test File: parts/overture/register_8bit.json
Test Results: 10/10 passed (100.0%)
Warnings: Truth table skipped for sequential logic module

Test Execution:
  Initialize to zero passed
  Store 0xAA pattern passed
  Hold test - enable low passed
  Store 0x55 pattern passed
  Store max value 0xFF passed
  Comprehensive sequence test passed
  Extended hold test passed
  Rapid toggle test passed
  Bit pattern walking ones passed
  Bit pattern walking zeros passed

Truth Table: 0 combinations generated

================================================================================
FILE: parts/overture/mux_2to1_4bit.sv
================================================================================
Status: [PASS]
Module: mux_2to1_4bit
Inputs: ['in0', 'in1', 'sel']
Outputs: ['out']
NAND Gates: 32
Execution Time: 0.021s
PNG Output: parts/overture/mux_2to1_4bit.png
JSON Test File: parts/overture/mux_2to1_4bit.json
Test Results: 8/8 passed (100.0%)
Warnings: Warning: Too many input combinations (512). Limiting to first 16 combinations.

Test Execution:
  Test 1 passed
  Test 2 passed
  Test 3 passed
  Test 4 passed
  Test 5 passed
  Test 6 passed
  Test 7 passed
  Test 8 passed

Truth Table:
in0[3:0] in1[3:0]    sel | out[3:0]
-----------------------------------
     0      0      0 |      0
     0      0      1 |      0
     0      1      0 |      0
     0      1      1 |      1
     0      2      0 |      0
     0      2      1 |      2
     0      3      0 |      0
     0      3      1 |      3
     0      4      0 |      0
     0      4      1 |      4
     0      5      0 |      0
     0      5      1 |      5
     0      6      0 |      0
     0      6      1 |      6
     0      7      0 |      0
     0      7      1 |      7

================================================================================
FILE: parts/overture/pgm_overture_maze.sv
================================================================================
Status: [PASS]
Module: pgm_overture_maze
Inputs: ['clk', 'reset', 'run', 'in_port']
Outputs: ['pc', 'out_port', 'instr_debug', 'r0_out', 'r1_out', 'r2_out', 'r3_out', 'r4_out', 'r5_out']
NAND Gates: 448
Execution Time: 2.418s
PNG Output: parts/overture/pgm_overture_maze.png
JSON Test File: parts/overture/pgm_overture_maze.json
Test Results: 3/3 passed (100.0%)
Warnings: Warning: Too many input combinations (2048). Limiting to first 16 combinations.

Test Execution:
  Maze: left path open passed
  Maze: left blocked, forward open passed
  Maze: left and forward blocked, right open passed

Truth Table:
   clk  reset    run in_port[7:0] | pc[7:0] out_port[7:0] instr_debug[7:0] r0_out[7:0] r1_out[7:0] r2_out[7:0] r3_out[7:0] r4_out[7:0] r5_out[7:0]
--------------------------------------------------------------------------------------------------------------------------------------------------
     0      0      0      0 |      0      0      0      0      0      0      0      0      0
     0      0      0      1 |      0      0      0      0      0      0      0      0      0
     0      0      0      2 |      0      0      0      0      0      0      0      0      0
     0      0      0      3 |      0      0      0      0      0      0      0      0      0
     0      0      0      4 |      0      0      0      0      0      0      0      0      0
     0      0      0      5 |      0      0      0      0      0      0      0      0      0
     0      0      0      6 |      0      0      0      0      0      0      0      0      0
     0      0      0      7 |      0      0      0      0      0      0      0      0      0
     0      0      0      8 |      0      0      0      0      0      0      0      0      0
     0      0      0      9 |      0      0      0      0      0      0      0      0      0
     0      0      0     10 |      0      0      0      0      0      0      0      0      0
     0      0      0     11 |      0      0      0      0      0      0      0      0      0
     0      0      0     12 |      0      0      0      0      0      0      0      0      0
     0      0      0     13 |      0      0      0      0      0      0      0      0      0
     0      0      0     14 |      0      0      0      0      0      0      0      0      0
     0      0      0     15 |      0      0      0      0      0      0      0      0      0

================================================================================
FILE: parts/overture/adder_4bit.sv
================================================================================
Status: [PASS]
Module: adder_4bit
Inputs: ['inA', 'inB', 'inCarry']
Outputs: ['outSum', 'outCarry']
NAND Gates: 60
Execution Time: 0.056s
PNG Output: parts/overture/adder_4bit.png
JSON Test File: parts/overture/adder_4bit.json
Test Results: 10/10 passed (100.0%)
Warnings: Warning: Too many input combinations (512). Limiting to first 16 combinations.

Test Execution:
  Test 1 passed
  Test 2 passed
  Test 3 passed
  Test 4 passed
  Test 5 passed
  Test 6 passed
  Test 7 passed
  Test 8 passed
  Test 9 passed
  Test 10 passed

Truth Table:
inA[3:0] inB[3:0] inCarry | outSum[3:0] outCarry
------------------------------------------------
     0      0      0 |      0      0
     0      0      1 |      1      0
     0      1      0 |      1      0
     0      1      1 |      2      0
     0      2      0 |      2      0
     0      2      1 |      3      0
     0      3      0 |      3      0
     0      3      1 |      4      0
     0      4      0 |      4      0
     0      4      1 |      5      0
     0      5      0 |      5      0
     0      5      1 |      6      0
     0      6      0 |      6      0
     0      6      1 |      7      0
     0      7      0 |      7      0
     0      7      1 |      8      0

================================================================================
FILE: parts/overture/nor_gate.sv
================================================================================
Status: [PASS]
Module: nor_gate
Inputs: ['inA', 'inB']
Outputs: ['outY']
NAND Gates: 4
Execution Time: 0.002s
PNG Output: parts/overture/nor_gate.png
JSON Test File: parts/overture/nor_gate.json
Test Results: 4/4 passed (100.0%)

Test Execution:
  Test 1 passed
  Test 2 passed
  Test 3 passed
  Test 4 passed

Truth Table:
   inA    inB |   outY
----------------------
     0      0 |      1
     0      1 |      0
     1      0 |      0
     1      1 |      0

================================================================================
FILE: parts/overture/overture_decoder_8bit.sv
================================================================================
Status: [PASS]
Module: overture_decoder_8bit
Inputs: ['instr']
Outputs: ['is_immediate', 'is_calculate', 'is_copy', 'is_condition', 'imm_value', 'alu_op', 'src_sel', 'dst_sel', 'cond_sel']
NAND Gates: 0
Execution Time: 0.006s
PNG Output: parts/overture/overture_decoder_8bit.png
JSON Test File: parts/overture/overture_decoder_8bit.json
Test Results: 4/4 passed (100.0%)
Warnings: Warning: Too many input combinations (256). Limiting to first 16 combinations.

Test Execution:
  Test 1 passed
  Test 2 passed
  Test 3 passed
  Test 4 passed

Truth Table:
instr[7:0] | is_immediate is_calculate is_copy is_condition imm_value[5:0] alu_op[2:0] src_sel[2:0] dst_sel[2:0] cond_sel[2:0]
------------------------------------------------------------------------------------------------------------------------------
     0 |      1      0      0      0      0      0      0      0      0
     1 |      1      0      0      0      1      1      0      1      1
     2 |      1      0      0      0      2      2      0      2      2
     3 |      1      0      0      0      3      3      0      3      3
     4 |      1      0      0      0      4      4      0      4      4
     5 |      1      0      0      0      5      5      0      5      5
     6 |      1      0      0      0      6      6      0      6      6
     7 |      1      0      0      0      7      7      0      7      7
     8 |      1      0      0      0      8      0      1      0      0
     9 |      1      0      0      0      9      1      1      1      1
    10 |      1      0      0      0     10      2      1      2      2
    11 |      1      0      0      0     11      3      1      3      3
    12 |      1      0      0      0     12      4      1      4      4
    13 |      1      0      0      0     13      5      1      5      5
    14 |      1      0      0      0     14      6      1      6      6
    15 |      1      0      0      0     15      7      1      7      7

================================================================================
FILE: parts/overture/mux_2to1_1bit.sv
================================================================================
Status: [PASS]
Module: mux_2to1_1bit
Inputs: ['in0', 'in1', 'sel']
Outputs: ['out']
NAND Gates: 8
Execution Time: 0.004s
PNG Output: parts/overture/mux_2to1_1bit.png
JSON Test File: parts/overture/mux_2to1_1bit.json
Test Results: 8/8 passed (100.0%)

Test Execution:
  Test 1 passed
  Test 2 passed
  Test 3 passed
  Test 4 passed
  Test 5 passed
  Test 6 passed
  Test 7 passed
  Test 8 passed

Truth Table:
   in0    in1    sel |    out
-----------------------------
     0      0      0 |      0
     0      0      1 |      0
     0      1      0 |      0
     0      1      1 |      1
     1      0      0 |      1
     1      0      1 |      0
     1      1      0 |      1
     1      1      1 |      1

================================================================================
FILE: parts/overture/or_gate.sv
================================================================================
Status: [PASS]
Module: or_gate
Inputs: ['inA', 'inB']
Outputs: ['outY']
NAND Gates: 3
Execution Time: 0.002s
PNG Output: parts/overture/or_gate.png
JSON Test File: parts/overture/or_gate.json
Test Results: 4/4 passed (100.0%)

Test Execution:
  Test 1 passed
  Test 2 passed
  Test 3 passed
  Test 4 passed

Truth Table:
   inA    inB |   outY
----------------------
     0      0 |      0
     0      1 |      1
     1      0 |      1
     1      1 |      1

================================================================================
FILE: parts/overture/pgm_overture_add5.sv
================================================================================
Status: [PASS]
Module: pgm_overture_add5
Inputs: ['clk', 'reset', 'run', 'in_port']
Outputs: ['pc', 'out_port', 'instr_debug', 'r0_out', 'r1_out', 'r2_out', 'r3_out', 'r4_out', 'r5_out']
NAND Gates: 448
Execution Time: 1.307s
PNG Output: parts/overture/pgm_overture_add5.png
JSON Test File: parts/overture/pgm_overture_add5.json
Test Results: 3/3 passed (100.0%)
Warnings: Warning: Too many input combinations (2048). Limiting to first 16 combinations.

Test Execution:
  Add 5: input 10 passed
  Add 5: input 0 passed
  Add 5: input 250 passed

Truth Table:
   clk  reset    run in_port[7:0] | pc[7:0] out_port[7:0] instr_debug[7:0] r0_out[7:0] r1_out[7:0] r2_out[7:0] r3_out[7:0] r4_out[7:0] r5_out[7:0]
--------------------------------------------------------------------------------------------------------------------------------------------------
     0      0      0      0 |      0      0      0      0      0      0      0      0      0
     0      0      0      1 |      0      0      0      0      0      0      0      0      0
     0      0      0      2 |      0      0      0      0      0      0      0      0      0
     0      0      0      3 |      0      0      0      0      0      0      0      0      0
     0      0      0      4 |      0      0      0      0      0      0      0      0      0
     0      0      0      5 |      0      0      0      0      0      0      0      0      0
     0      0      0      6 |      0      0      0      0      0      0      0      0      0
     0      0      0      7 |      0      0      0      0      0      0      0      0      0
     0      0      0      8 |      0      0      0      0      0      0      0      0      0
     0      0      0      9 |      0      0      0      0      0      0      0      0      0
     0      0      0     10 |      0      0      0      0      0      0      0      0      0
     0      0      0     11 |      0      0      0      0      0      0      0      0      0
     0      0      0     12 |      0      0      0      0      0      0      0      0      0
     0      0      0     13 |      0      0      0      0      0      0      0      0      0
     0      0      0     14 |      0      0      0      0      0      0      0      0      0
     0      0      0     15 |      0      0      0      0      0      0      0      0      0

================================================================================
FILE: parts/overture/overture_pc_8bit.sv
================================================================================
Status: [PASS]
Module: overture_pc_8bit
Inputs: ['clk', 'reset', 'run', 'jump_en', 'jump_addr']
Outputs: ['pc']
NAND Gates: 0
Execution Time: 0.001s
PNG Output: parts/overture/overture_pc_8bit.png
JSON Test File: parts/overture/overture_pc_8bit.json
Test Results: 1/1 passed (100.0%)
Warnings: Truth table skipped for sequential logic module

Test Execution:
  Reset, increment, jump, and hold passed

Truth Table: 0 combinations generated

================================================================================
FILE: parts/overture/regfile_8x8.sv
================================================================================
Status: [PASS]
Module: regfile_8x8
Inputs: ['clk', 'write_en', 'write_addr', 'write_data', 'read_addr1', 'read_addr2']
Outputs: ['read_data1', 'read_data2']
NAND Gates: 939
Execution Time: 3.307s
PNG Output: parts/overture/regfile_8x8.png
JSON Test File: parts/overture/regfile_8x8.json
Test Results: 8/8 passed (100.0%)
Warnings: Truth table skipped for sequential logic module

Test Execution:
  Write and read each register passed
  Dual port simultaneous read passed
  Write enable gating passed
  Register independence passed
  Overwrite test passed
  Read while writing different register passed
  Boundary value patterns passed
  Walking ones across all registers passed

Truth Table: 0 combinations generated

================================================================================
FILE: parts/overture/pgm_overture_branch.sv
================================================================================
Status: [PASS]
Module: pgm_overture_branch
Inputs: ['clk', 'reset', 'run', 'in_port']
Outputs: ['pc', 'out_port', 'instr_debug', 'r0_out', 'r1_out', 'r2_out', 'r3_out', 'r4_out', 'r5_out']
NAND Gates: 448
Execution Time: 1.128s
PNG Output: parts/overture/pgm_overture_branch.png
JSON Test File: parts/overture/pgm_overture_branch.json
Test Results: 1/1 passed (100.0%)
Warnings: Warning: Too many input combinations (2048). Limiting to first 16 combinations.

Test Execution:
  Branch instructions: less and greater passed

Truth Table:
   clk  reset    run in_port[7:0] | pc[7:0] out_port[7:0] instr_debug[7:0] r0_out[7:0] r1_out[7:0] r2_out[7:0] r3_out[7:0] r4_out[7:0] r5_out[7:0]
--------------------------------------------------------------------------------------------------------------------------------------------------
     0      0      0      0 |      0      0      0      0      0      0      0      0      0
     0      0      0      1 |      0      0      0      0      0      0      0      0      0
     0      0      0      2 |      0      0      0      0      0      0      0      0      0
     0      0      0      3 |      0      0      0      0      0      0      0      0      0
     0      0      0      4 |      0      0      0      0      0      0      0      0      0
     0      0      0      5 |      0      0      0      0      0      0      0      0      0
     0      0      0      6 |      0      0      0      0      0      0      0      0      0
     0      0      0      7 |      0      0      0      0      0      0      0      0      0
     0      0      0      8 |      0      0      0      0      0      0      0      0      0
     0      0      0      9 |      0      0      0      0      0      0      0      0      0
     0      0      0     10 |      0      0      0      0      0      0      0      0      0
     0      0      0     11 |      0      0      0      0      0      0      0      0      0
     0      0      0     12 |      0      0      0      0      0      0      0      0      0
     0      0      0     13 |      0      0      0      0      0      0      0      0      0
     0      0      0     14 |      0      0      0      0      0      0      0      0      0
     0      0      0     15 |      0      0      0      0      0      0      0      0      0

================================================================================
FILE: parts/overture/not_gate.sv
================================================================================
Status: [PASS]
Module: not_gate
Inputs: ['inA']
Outputs: ['outY']
NAND Gates: 1
Execution Time: 0.001s
PNG Output: parts/overture/not_gate.png
JSON Test File: parts/overture/not_gate.json
Test Results: 2/2 passed (100.0%)

Test Execution:
  Test 1 passed
  Test 2 passed

Truth Table:
   inA |   outY
---------------
     0 |      1
     1 |      0

================================================================================
FILE: parts/overture/alu_1bit.sv
================================================================================
Status: [PASS]
Module: alu_1bit
Inputs: ['a', 'b', 'op']
Outputs: ['out']
NAND Gates: 0
Execution Time: 0.003s
PNG Output: parts/overture/alu_1bit.png
JSON Test File: parts/overture/alu_1bit.json
Test Results: 12/12 passed (100.0%)
Warnings: Warning: Too many input combinations (262144). Limiting to first 16 combinations.

Test Execution:
  Test 1 passed
  Test 2 passed
  Test 3 passed
  Test 4 passed
  Test 5 passed
  Test 6 passed
  Test 7 passed
  Test 8 passed
  Test 9 passed
  Test 10 passed
  Test 11 passed
  Test 12 passed

Truth Table:
a[7:0] b[7:0] op[1:0] | out[7:0]
--------------------------------
     0      0      0 |      0
     0      0      1 |      0
     0      0      2 |      0
     0      0      3 |    255
     0      1      0 |      0
     0      1      1 |      1
     0      1      2 |      1
     0      1      3 |    255
     0      2      0 |      0
     0      2      1 |      2
     0      2      2 |      2
     0      2      3 |    255
     0      3      0 |      0
     0      3      1 |      3
     0      3      2 |      3
     0      3      3 |    255

================================================================================
FILE: parts/overture/pgm_overture_alu.sv
================================================================================
Status: [PASS]
Module: pgm_overture_alu
Inputs: ['clk', 'reset', 'run', 'in_port']
Outputs: ['pc', 'out_port', 'instr_debug', 'r0_out', 'r1_out', 'r2_out', 'r3_out', 'r4_out', 'r5_out']
NAND Gates: 448
Execution Time: 1.277s
PNG Output: parts/overture/pgm_overture_alu.png
JSON Test File: parts/overture/pgm_overture_alu.json
Test Results: 1/1 passed (100.0%)
Warnings: Warning: Too many input combinations (2048). Limiting to first 16 combinations.

Test Execution:
  Overture CPU ALU smoke passed

Truth Table:
   clk  reset    run in_port[7:0] | pc[7:0] out_port[7:0] instr_debug[7:0] r0_out[7:0] r1_out[7:0] r2_out[7:0] r3_out[7:0] r4_out[7:0] r5_out[7:0]
--------------------------------------------------------------------------------------------------------------------------------------------------
     0      0      0      0 |      0      0      0      0      0      0      0      0      0
     0      0      0      1 |      0      0      0      0      0      0      0      0      0
     0      0      0      2 |      0      0      0      0      0      0      0      0      0
     0      0      0      3 |      0      0      0      0      0      0      0      0      0
     0      0      0      4 |      0      0      0      0      0      0      0      0      0
     0      0      0      5 |      0      0      0      0      0      0      0      0      0
     0      0      0      6 |      0      0      0      0      0      0      0      0      0
     0      0      0      7 |      0      0      0      0      0      0      0      0      0
     0      0      0      8 |      0      0      0      0      0      0      0      0      0
     0      0      0      9 |      0      0      0      0      0      0      0      0      0
     0      0      0     10 |      0      0      0      0      0      0      0      0      0
     0      0      0     11 |      0      0      0      0      0      0      0      0      0
     0      0      0     12 |      0      0      0      0      0      0      0      0      0
     0      0      0     13 |      0      0      0      0      0      0      0      0      0
     0      0      0     14 |      0      0      0      0      0      0      0      0      0
     0      0      0     15 |      0      0      0      0      0      0      0      0      0

================================================================================
FILE: parts/overture/nor_gate_8bit.sv
================================================================================
Status: [PASS]
Module: nor_gate_8bit
Inputs: ['inA', 'inB']
Outputs: ['outY']
NAND Gates: 32
Execution Time: 0.026s
PNG Output: parts/overture/nor_gate_8bit.png
JSON Test File: parts/overture/nor_gate_8bit.json
Test Results: 12/12 passed (100.0%)
Warnings: Warning: Too many input combinations (65536). Limiting to first 16 combinations.

Test Execution:
  Test 1 passed
  Test 2 passed
  Test 3 passed
  Test 4 passed
  Test 5 passed
  Test 6 passed
  Test 7 passed
  Test 8 passed
  Test 9 passed
  Test 10 passed
  Test 11 passed
  Test 12 passed

Truth Table:
inA[7:0] inB[7:0] | outY[7:0]
-----------------------------
     0      0 |    255
     0      1 |    254
     0      2 |    253
     0      3 |    252
     0      4 |    251
     0      5 |    250
     0      6 |    249
     0      7 |    248
     0      8 |    247
     0      9 |    246
     0     10 |    245
     0     11 |    244
     0     12 |    243
     0     13 |    242
     0     14 |    241
     0     15 |    240

================================================================================
FILE: parts/overture/pgm_overture_cracker.sv
================================================================================
Status: [PASS]
Module: pgm_overture_cracker
Inputs: ['clk', 'reset', 'run', 'in_port']
Outputs: ['pc', 'out_port', 'instr_debug', 'r0_out', 'r1_out', 'r2_out', 'r3_out', 'r4_out', 'r5_out']
NAND Gates: 448
Execution Time: 1.397s
PNG Output: parts/overture/pgm_overture_cracker.png
JSON Test File: parts/overture/pgm_overture_cracker.json
Test Results: 1/1 passed (100.0%)
Warnings: Warning: Too many input combinations (2048). Limiting to first 16 combinations.

Test Execution:
  Cracker: outputs 0, 1, 2, 3 passed

Truth Table:
   clk  reset    run in_port[7:0] | pc[7:0] out_port[7:0] instr_debug[7:0] r0_out[7:0] r1_out[7:0] r2_out[7:0] r3_out[7:0] r4_out[7:0] r5_out[7:0]
--------------------------------------------------------------------------------------------------------------------------------------------------
     0      0      0      0 |      0      0      0      0      0      0      0      0      0
     0      0      0      1 |      0      0      0      0      0      0      0      0      0
     0      0      0      2 |      0      0      0      0      0      0      0      0      0
     0      0      0      3 |      0      0      0      0      0      0      0      0      0
     0      0      0      4 |      0      0      0      0      0      0      0      0      0
     0      0      0      5 |      0      0      0      0      0      0      0      0      0
     0      0      0      6 |      0      0      0      0      0      0      0      0      0
     0      0      0      7 |      0      0      0      0      0      0      0      0      0
     0      0      0      8 |      0      0      0      0      0      0      0      0      0
     0      0      0      9 |      0      0      0      0      0      0      0      0      0
     0      0      0     10 |      0      0      0      0      0      0      0      0      0
     0      0      0     11 |      0      0      0      0      0      0      0      0      0
     0      0      0     12 |      0      0      0      0      0      0      0      0      0
     0      0      0     13 |      0      0      0      0      0      0      0      0      0
     0      0      0     14 |      0      0      0      0      0      0      0      0      0
     0      0      0     15 |      0      0      0      0      0      0      0      0      0

================================================================================
FILE: parts/overture/half_adder.sv
================================================================================
Status: [PASS]
Module: half_adder
Inputs: ['inA', 'inB']
Outputs: ['outSum', 'outCarry']
NAND Gates: 6
Execution Time: 0.002s
PNG Output: parts/overture/half_adder.png
JSON Test File: parts/overture/half_adder.json
Test Results: 4/4 passed (100.0%)

Test Execution:
  Test 1 passed
  Test 2 passed
  Test 3 passed
  Test 4 passed

Truth Table:
   inA    inB | outSum outCarry
-------------------------------
     0      0 |      0      0
     0      1 |      1      0
     1      0 |      1      0
     1      1 |      0      1

================================================================================
FILE: parts/overture/pgm_overture_laser.sv
================================================================================
Status: [PASS]
Module: pgm_overture_laser
Inputs: ['clk', 'reset', 'run', 'in_port']
Outputs: ['pc', 'out_port', 'instr_debug', 'r0_out', 'r1_out', 'r2_out', 'r3_out', 'r4_out', 'r5_out']
NAND Gates: 448
Execution Time: 1.702s
PNG Output: parts/overture/pgm_overture_laser.png
JSON Test File: parts/overture/pgm_overture_laser.json
Test Results: 3/3 passed (100.0%)
Warnings: Warning: Too many input combinations (2048). Limiting to first 16 combinations.

Test Execution:
  Laser: input 5, output 30 passed
  Laser: input 1, output 6 passed
  Laser: input 42, output 252 passed

Truth Table:
   clk  reset    run in_port[7:0] | pc[7:0] out_port[7:0] instr_debug[7:0] r0_out[7:0] r1_out[7:0] r2_out[7:0] r3_out[7:0] r4_out[7:0] r5_out[7:0]
--------------------------------------------------------------------------------------------------------------------------------------------------
     0      0      0      0 |      0      0      0      0      0      0      0      0      0
     0      0      0      1 |      0      0      0      0      0      0      0      0      0
     0      0      0      2 |      0      0      0      0      0      0      0      0      0
     0      0      0      3 |      0      0      0      0      0      0      0      0      0
     0      0      0      4 |      0      0      0      0      0      0      0      0      0
     0      0      0      5 |      0      0      0      0      0      0      0      0      0
     0      0      0      6 |      0      0      0      0      0      0      0      0      0
     0      0      0      7 |      0      0      0      0      0      0      0      0      0
     0      0      0      8 |      0      0      0      0      0      0      0      0      0
     0      0      0      9 |      0      0      0      0      0      0      0      0      0
     0      0      0     10 |      0      0      0      0      0      0      0      0      0
     0      0      0     11 |      0      0      0      0      0      0      0      0      0
     0      0      0     12 |      0      0      0      0      0      0      0      0      0
     0      0      0     13 |      0      0      0      0      0      0      0      0      0
     0      0      0     14 |      0      0      0      0      0      0      0      0      0
     0      0      0     15 |      0      0      0      0      0      0      0      0      0

================================================================================
FILE: parts/overture/overture_condition.sv
================================================================================
Status: [PASS]
Module: overture_condition
Inputs: ['r3', 'cond_sel']
Outputs: ['cond_met']
NAND Gates: 0
Execution Time: 0.011s
PNG Output: parts/overture/overture_condition.png
JSON Test File: parts/overture/overture_condition.json
Test Results: 40/40 passed (100.0%)
Warnings: Warning: Too many input combinations (2048). Limiting to first 16 combinations.

Test Execution:
  Test 1 passed
  Test 2 passed
  Test 3 passed
  Test 4 passed
  Test 5 passed
  Test 6 passed
  Test 7 passed
  Test 8 passed
  Test 9 passed
  Test 10 passed
  Test 11 passed
  Test 12 passed
  Test 13 passed
  Test 14 passed
  Test 15 passed
  Test 16 passed
  Test 17 passed
  Test 18 passed
  Test 19 passed
  Test 20 passed
  Test 21 passed
  Test 22 passed
  Test 23 passed
  Test 24 passed
  Test 25 passed
  Test 26 passed
  Test 27 passed
  Test 28 passed
  Test 29 passed
  Test 30 passed
  Test 31 passed
  Test 32 passed
  Test 33 passed
  Test 34 passed
  Test 35 passed
  Test 36 passed
  Test 37 passed
  Test 38 passed
  Test 39 passed
  Test 40 passed

Truth Table:
r3[7:0] cond_sel[2:0] | cond_met
--------------------------------
     0      0 |      0
     0      1 |      1
     0      2 |      0
     0      3 |      1
     0      4 |      1
     0      5 |      0
     0      6 |      1
     0      7 |      0
     1      0 |      0
     1      1 |      0
     1      2 |      0
     1      3 |      0
     1      4 |      1
     1      5 |      1
     1      6 |      1
     1      7 |      1

================================================================================
FILE: parts/overture/pgm_overture_invasion.sv
================================================================================
Status: [PASS]
Module: pgm_overture_invasion
Inputs: ['clk', 'reset', 'run', 'in_port']
Outputs: ['pc', 'out_port', 'instr_debug', 'r0_out', 'r1_out', 'r2_out', 'r3_out', 'r4_out', 'r5_out']
NAND Gates: 448
Execution Time: 1.061s
PNG Output: parts/overture/pgm_overture_invasion.png
JSON Test File: parts/overture/pgm_overture_invasion.json
Test Results: 2/2 passed (100.0%)
Warnings: Warning: Too many input combinations (2048). Limiting to first 16 combinations.

Test Execution:
  Invasion: no enemy (0), move forward passed
  Invasion: enemy (33), shoot passed

Truth Table:
   clk  reset    run in_port[7:0] | pc[7:0] out_port[7:0] instr_debug[7:0] r0_out[7:0] r1_out[7:0] r2_out[7:0] r3_out[7:0] r4_out[7:0] r5_out[7:0]
--------------------------------------------------------------------------------------------------------------------------------------------------
     0      0      0      0 |      0      0      0      0      0      0      0      0      0
     0      0      0      1 |      0      0      0      0      0      0      0      0      0
     0      0      0      2 |      0      0      0      0      0      0      0      0      0
     0      0      0      3 |      0      0      0      0      0      0      0      0      0
     0      0      0      4 |      0      0      0      0      0      0      0      0      0
     0      0      0      5 |      0      0      0      0      0      0      0      0      0
     0      0      0      6 |      0      0      0      0      0      0      0      0      0
     0      0      0      7 |      0      0      0      0      0      0      0      0      0
     0      0      0      8 |      0      0      0      0      0      0      0      0      0
     0      0      0      9 |      0      0      0      0      0      0      0      0      0
     0      0      0     10 |      0      0      0      0      0      0      0      0      0
     0      0      0     11 |      0      0      0      0      0      0      0      0      0
     0      0      0     12 |      0      0      0      0      0      0      0      0      0
     0      0      0     13 |      0      0      0      0      0      0      0      0      0
     0      0      0     14 |      0      0      0      0      0      0      0      0      0
     0      0      0     15 |      0      0      0      0      0      0      0      0      0

================================================================================
FILE: parts/overture/mux_8to1_8bit.sv
================================================================================
Status: [PASS]
Module: mux_8to1_8bit
Inputs: ['in0', 'in1', 'in2', 'in3', 'in4', 'in5', 'in6', 'in7', 'sel']
Outputs: ['out']
NAND Gates: 448
Execution Time: 0.670s
PNG Output: parts/overture/mux_8to1_8bit.png
JSON Test File: parts/overture/mux_8to1_8bit.json
Test Results: 28/28 passed (100.0%)
Warnings: Warning: Too many input combinations (147573952589676412928). Limiting to first 16 combinations.

Test Execution:
  Test 1 passed
  Test 2 passed
  Test 3 passed
  Test 4 passed
  Test 5 passed
  Test 6 passed
  Test 7 passed
  Test 8 passed
  Test 9 passed
  Test 10 passed
  Test 11 passed
  Test 12 passed
  Test 13 passed
  Test 14 passed
  Test 15 passed
  Test 16 passed
  Test 17 passed
  Test 18 passed
  Test 19 passed
  Test 20 passed
  Test 21 passed
  Test 22 passed
  Test 23 passed
  Test 24 passed
  Test 25 passed
  Test 26 passed
  Test 27 passed
  Test 28 passed

Truth Table:
in0[7:0] in1[7:0] in2[7:0] in3[7:0] in4[7:0] in5[7:0] in6[7:0] in7[7:0] sel[2:0] | out[7:0]
-------------------------------------------------------------------------------------------
     0      0      0      0      0      0      0      0      0 |      0
     0      0      0      0      0      0      0      0      1 |      0
     0      0      0      0      0      0      0      0      2 |      0
     0      0      0      0      0      0      0      0      3 |      0
     0      0      0      0      0      0      0      0      4 |      0
     0      0      0      0      0      0      0      0      5 |      0
     0      0      0      0      0      0      0      0      6 |      0
     0      0      0      0      0      0      0      0      7 |      0
     0      0      0      0      0      0      0      1      0 |      0
     0      0      0      0      0      0      0      1      1 |      0
     0      0      0      0      0      0      0      1      2 |      0
     0      0      0      0      0      0      0      1      3 |      0
     0      0      0      0      0      0      0      1      4 |      0
     0      0      0      0      0      0      0      1      5 |      0
     0      0      0      0      0      0      0      1      6 |      0
     0      0      0      0      0      0      0      1      7 |      1

================================================================================
FILE: parts/overture/overture_fetch.sv
================================================================================
Status: [PASS]
Module: overture_fetch
Inputs: ['addr']
Outputs: ['data']
NAND Gates: 0
Execution Time: 0.002s
PNG Output: parts/overture/overture_fetch.png
JSON Test File: parts/overture/overture_fetch.json
Test Results: 3/3 passed (100.0%)
Warnings: Warning: Too many input combinations (256). Limiting to first 16 combinations.

Test Execution:
  Test 1 passed
  Test 2 passed
  Test 3 passed

Truth Table:
addr[7:0] | data[7:0]
---------------------
     0 |      0
     1 |      0
     2 |      0
     3 |      0
     4 |      0
     5 |      0
     6 |      0
     7 |      0
     8 |      0
     9 |      0
    10 |      0
    11 |      0
    12 |      0
    13 |      0
    14 |      0
    15 |      0

================================================================================
FILE: parts/overture/rom_deadbeef.sv
================================================================================
Status: [PASS]
Module: rom_deadbeef
Inputs: ['addr']
Outputs: ['data']
NAND Gates: 0
Execution Time: 0.002s
PNG Output: parts/overture/rom_deadbeef.png
JSON Test File: parts/overture/rom_deadbeef.json
Test Results: 4/4 passed (100.0%)

Test Execution:
  Test 1 passed
  Test 2 passed
  Test 3 passed
  Test 4 passed

Truth Table:
addr[1:0] | data[7:0]
---------------------
     0 |    222
     1 |    173
     2 |    190
     3 |    239

================================================================================
FILE: parts/overture/nand_gate_8bit.sv
================================================================================
Status: [PASS]
Module: nand_gate_8bit
Inputs: ['inA', 'inB']
Outputs: ['outY']
NAND Gates: 8
Execution Time: 0.006s
PNG Output: parts/overture/nand_gate_8bit.png
JSON Test File: parts/overture/nand_gate_8bit.json
Test Results: 12/12 passed (100.0%)
Warnings: Warning: Too many input combinations (65536). Limiting to first 16 combinations.

Test Execution:
  Test 1 passed
  Test 2 passed
  Test 3 passed
  Test 4 passed
  Test 5 passed
  Test 6 passed
  Test 7 passed
  Test 8 passed
  Test 9 passed
  Test 10 passed
  Test 11 passed
  Test 12 passed

Truth Table:
inA[7:0] inB[7:0] | outY[7:0]
-----------------------------
     0      0 |    255
     0      1 |    255
     0      2 |    255
     0      3 |    255
     0      4 |    255
     0      5 |    255
     0      6 |    255
     0      7 |    255
     0      8 |    255
     0      9 |    255
     0     10 |    255
     0     11 |    255
     0     12 |    255
     0     13 |    255
     0     14 |    255
     0     15 |    255

================================================================================
FILE: parts/overture/adder_8bit.sv
================================================================================
Status: [PASS]
Module: adder_8bit
Inputs: ['inA', 'inB', 'inCarry']
Outputs: ['outSum', 'outCarry']
NAND Gates: 120
Execution Time: 0.112s
PNG Output: parts/overture/adder_8bit.png
JSON Test File: parts/overture/adder_8bit.json
Test Results: 10/10 passed (100.0%)
Warnings: Warning: Too many input combinations (131072). Limiting to first 16 combinations.

Test Execution:
  Test 1 passed
  Test 2 passed
  Test 3 passed
  Test 4 passed
  Test 5 passed
  Test 6 passed
  Test 7 passed
  Test 8 passed
  Test 9 passed
  Test 10 passed

Truth Table:
inA[7:0] inB[7:0] inCarry | outSum[7:0] outCarry
------------------------------------------------
     0      0      0 |      0      0
     0      0      1 |      1      0
     0      1      0 |      1      0
     0      1      1 |      2      0
     0      2      0 |      2      0
     0      2      1 |      3      0
     0      3      0 |      3      0
     0      3      1 |      4      0
     0      4      0 |      4      0
     0      4      1 |      5      0
     0      5      0 |      5      0
     0      5      1 |      6      0
     0      6      0 |      6      0
     0      6      1 |      7      0
     0      7      0 |      7      0
     0      7      1 |      8      0

================================================================================
FILE: parts/overture/and_gate_8bit.sv
================================================================================
Status: [PASS]
Module: and_gate_8bit
Inputs: ['inA', 'inB']
Outputs: ['outY']
NAND Gates: 16
Execution Time: 0.012s
PNG Output: parts/overture/and_gate_8bit.png
JSON Test File: parts/overture/and_gate_8bit.json
Test Results: 12/12 passed (100.0%)
Warnings: Warning: Too many input combinations (65536). Limiting to first 16 combinations.

Test Execution:
  Test 1 passed
  Test 2 passed
  Test 3 passed
  Test 4 passed
  Test 5 passed
  Test 6 passed
  Test 7 passed
  Test 8 passed
  Test 9 passed
  Test 10 passed
  Test 11 passed
  Test 12 passed

Truth Table:
inA[7:0] inB[7:0] | outY[7:0]
-----------------------------
     0      0 |      0
     0      1 |      0
     0      2 |      0
     0      3 |      0
     0      4 |      0
     0      5 |      0
     0      6 |      0
     0      7 |      0
     0      8 |      0
     0      9 |      0
     0     10 |      0
     0     11 |      0
     0     12 |      0
     0     13 |      0
     0     14 |      0
     0     15 |      0

================================================================================
FILE: parts/overture/pgm_overture_masking.sv
================================================================================
Status: [PASS]
Module: pgm_overture_masking
Inputs: ['clk', 'reset', 'run', 'in_port']
Outputs: ['pc', 'out_port', 'instr_debug', 'r0_out', 'r1_out', 'r2_out', 'r3_out', 'r4_out', 'r5_out']
NAND Gates: 448
Execution Time: 1.102s
PNG Output: parts/overture/pgm_overture_masking.png
JSON Test File: parts/overture/pgm_overture_masking.json
Test Results: 4/4 passed (100.0%)
Warnings: Warning: Too many input combinations (2048). Limiting to first 16 combinations.

Test Execution:
  Masking: 7 AND 3 = 3 passed
  Masking: 16 AND 3 = 0 passed
  Masking: 13 AND 3 = 1 passed
  Masking: 255 AND 3 = 3 passed

Truth Table:
   clk  reset    run in_port[7:0] | pc[7:0] out_port[7:0] instr_debug[7:0] r0_out[7:0] r1_out[7:0] r2_out[7:0] r3_out[7:0] r4_out[7:0] r5_out[7:0]
--------------------------------------------------------------------------------------------------------------------------------------------------
     0      0      0      0 |      0      0      0      0      0      0      0      0      0
     0      0      0      1 |      0      0      0      0      0      0      0      0      0
     0      0      0      2 |      0      0      0      0      0      0      0      0      0
     0      0      0      3 |      0      0      0      0      0      0      0      0      0
     0      0      0      4 |      0      0      0      0      0      0      0      0      0
     0      0      0      5 |      0      0      0      0      0      0      0      0      0
     0      0      0      6 |      0      0      0      0      0      0      0      0      0
     0      0      0      7 |      0      0      0      0      0      0      0      0      0
     0      0      0      8 |      0      0      0      0      0      0      0      0      0
     0      0      0      9 |      0      0      0      0      0      0      0      0      0
     0      0      0     10 |      0      0      0      0      0      0      0      0      0
     0      0      0     11 |      0      0      0      0      0      0      0      0      0
     0      0      0     12 |      0      0      0      0      0      0      0      0      0
     0      0      0     13 |      0      0      0      0      0      0      0      0      0
     0      0      0     14 |      0      0      0      0      0      0      0      0      0
     0      0      0     15 |      0      0      0      0      0      0      0      0      0

================================================================================
FILE: parts/overture/nand_gate.sv
================================================================================
Status: [PASS]
Module: nand_gate
Inputs: ['inA', 'inB']
Outputs: ['outY']
NAND Gates: 0
Execution Time: 0.001s
PNG Output: parts/overture/nand_gate.png
JSON Test File: parts/overture/nand_gate.json
Test Results: 4/4 passed (100.0%)

Test Execution:
  Test 1 passed
  Test 2 passed
  Test 3 passed
  Test 4 passed

Truth Table:
   inA    inB |   outY
----------------------
     0      0 |      1
     0      1 |      1
     1      0 |      1
     1      1 |      0

================================================================================
FILE: parts/overture/mux_2to1_8bit.sv
================================================================================
Status: [PASS]
Module: mux_2to1_8bit
Inputs: ['in0', 'in1', 'sel']
Outputs: ['out']
NAND Gates: 64
Execution Time: 0.070s
PNG Output: parts/overture/mux_2to1_8bit.png
JSON Test File: parts/overture/mux_2to1_8bit.json
Test Results: 12/12 passed (100.0%)
Warnings: Warning: Too many input combinations (131072). Limiting to first 16 combinations.

Test Execution:
  Test 1 passed
  Test 2 passed
  Test 3 passed
  Test 4 passed
  Test 5 passed
  Test 6 passed
  Test 7 passed
  Test 8 passed
  Test 9 passed
  Test 10 passed
  Test 11 passed
  Test 12 passed

Truth Table:
in0[7:0] in1[7:0]    sel | out[7:0]
-----------------------------------
     0      0      0 |      0
     0      0      1 |      0
     0      1      0 |      0
     0      1      1 |      1
     0      2      0 |      0
     0      2      1 |      2
     0      3      0 |      0
     0      3      1 |      3
     0      4      0 |      0
     0      4      1 |      4
     0      5      0 |      0
     0      5      1 |      5
     0      6      0 |      0
     0      6      1 |      6
     0      7      0 |      0
     0      7      1 |      7

================================================================================
FILE: parts/overture/decoder_3to8.sv
================================================================================
Status: [PASS]
Module: decoder_3to8
Inputs: ['addr']
Outputs: ['out']
NAND Gates: 27
Execution Time: 0.014s
PNG Output: parts/overture/decoder_3to8.png
JSON Test File: parts/overture/decoder_3to8.json
Test Results: 8/8 passed (100.0%)

Test Execution:
  Test 1 passed
  Test 2 passed
  Test 3 passed
  Test 4 passed
  Test 5 passed
  Test 6 passed
  Test 7 passed
  Test 8 passed

Truth Table:
addr[2:0] | out[7:0]
--------------------
     0 |      1
     1 |      2
     2 |      4
     3 |      8
     4 |     16
     5 |     32
     6 |     64
     7 |    128

================================================================================
FILE: parts/overture/and_gate.sv
================================================================================
Status: [PASS]
Module: and_gate
Inputs: ['inA', 'inB']
Outputs: ['outY']
NAND Gates: 2
Execution Time: 0.001s
PNG Output: parts/overture/and_gate.png
JSON Test File: parts/overture/and_gate.json
Test Results: 4/4 passed (100.0%)

Test Execution:
  Test 1 passed
  Test 2 passed
  Test 3 passed
  Test 4 passed

Truth Table:
   inA    inB |   outY
----------------------
     0      0 |      0
     0      1 |      0
     1      0 |      0
     1      1 |      1

================================================================================
FILE: parts/overture/overture_alu_8bit.sv
================================================================================
Status: [PASS]
Module: overture_alu_8bit
Inputs: ['inA', 'inB', 'op']
Outputs: ['outY']
NAND Gates: 0
Execution Time: 0.004s
PNG Output: parts/overture/overture_alu_8bit.png
JSON Test File: parts/overture/overture_alu_8bit.json
Test Results: 9/9 passed (100.0%)
Warnings: Warning: Too many input combinations (524288). Limiting to first 16 combinations.

Test Execution:
  Test 1 passed
  Test 2 passed
  Test 3 passed
  Test 4 passed
  Test 5 passed
  Test 6 passed
  Test 7 passed
  Test 8 passed
  Test 9 passed

Truth Table:
inA[7:0] inB[7:0] op[2:0] | outY[7:0]
-------------------------------------
     0      0      0 |      0
     0      0      1 |    255
     0      0      2 |    255
     0      0      3 |      0
     0      0      4 |      0
     0      0      5 |      0
     0      0      6 |      0
     0      0      7 |      0
     0      1      0 |      1
     0      1      1 |    255
     0      1      2 |    254
     0      1      3 |      0
     0      1      4 |      1
     0      1      5 |    255
     0      1      6 |      0
     0      1      7 |      0

================================================================================
FILE: parts/overture/xor_gate.sv
================================================================================
Status: [PASS]
Module: xor_gate
Inputs: ['inA', 'inB']
Outputs: ['outY']
NAND Gates: 4
Execution Time: 0.001s
PNG Output: parts/overture/xor_gate.png
JSON Test File: parts/overture/xor_gate.json
Test Results: 4/4 passed (100.0%)

Test Execution:
  Test 1 passed
  Test 2 passed
  Test 3 passed
  Test 4 passed

Truth Table:
   inA    inB |   outY
----------------------
     0      0 |      0
     0      1 |      1
     1      0 |      1
     1      1 |      0

================================================================================
FILE: parts/overture/pgm_overture_io.sv
================================================================================
Status: [PASS]
Module: pgm_overture_io
Inputs: ['clk', 'reset', 'run', 'in_port']
Outputs: ['pc', 'out_port', 'instr_debug', 'r0_out', 'r1_out', 'r2_out', 'r3_out', 'r4_out', 'r5_out']
NAND Gates: 448
Execution Time: 1.352s
PNG Output: parts/overture/pgm_overture_io.png
JSON Test File: parts/overture/pgm_overture_io.json
Test Results: 2/2 passed (100.0%)
Warnings: Warning: Too many input combinations (2048). Limiting to first 16 combinations.

Test Execution:
  I/O and conditions with zero input passed
  I/O and conditions with non-zero input passed

Truth Table:
   clk  reset    run in_port[7:0] | pc[7:0] out_port[7:0] instr_debug[7:0] r0_out[7:0] r1_out[7:0] r2_out[7:0] r3_out[7:0] r4_out[7:0] r5_out[7:0]
--------------------------------------------------------------------------------------------------------------------------------------------------
     0      0      0      0 |      0      0      0      0      0      0      0      0      0
     0      0      0      1 |      0      0      0      0      0      0      0      0      0
     0      0      0      2 |      0      0      0      0      0      0      0      0      0
     0      0      0      3 |      0      0      0      0      0      0      0      0      0
     0      0      0      4 |      0      0      0      0      0      0      0      0      0
     0      0      0      5 |      0      0      0      0      0      0      0      0      0
     0      0      0      6 |      0      0      0      0      0      0      0      0      0
     0      0      0      7 |      0      0      0      0      0      0      0      0      0
     0      0      0      8 |      0      0      0      0      0      0      0      0      0
     0      0      0      9 |      0      0      0      0      0      0      0      0      0
     0      0      0     10 |      0      0      0      0      0      0      0      0      0
     0      0      0     11 |      0      0      0      0      0      0      0      0      0
     0      0      0     12 |      0      0      0      0      0      0      0      0      0
     0      0      0     13 |      0      0      0      0      0      0      0      0      0
     0      0      0     14 |      0      0      0      0      0      0      0      0      0
     0      0      0     15 |      0      0      0      0      0      0      0      0      0

================================================================================
FILE: parts/overture/overture_cpu.sv
================================================================================
Status: [PASS]
Module: overture_cpu
Inputs: ['clk', 'reset', 'run', 'in_port']
Outputs: ['pc', 'out_port', 'instr_debug', 'r0_out', 'r1_out', 'r2_out', 'r3_out', 'r4_out', 'r5_out']
NAND Gates: 448
Execution Time: 0.491s
PNG Output: parts/overture/overture_cpu.png
JSON Test File: parts/overture/overture_cpu.json
Test Results: 1/1 passed (100.0%)
Warnings: Truth table skipped for sequential logic module

Test Execution:
  Overture CPU ALU smoke passed

Truth Table: 0 combinations generated

================================================================================
FILE: parts/overture/or_gate_8bit.sv
================================================================================
Status: [PASS]
Module: or_gate_8bit
Inputs: ['inA', 'inB']
Outputs: ['outY']
NAND Gates: 24
Execution Time: 0.017s
PNG Output: parts/overture/or_gate_8bit.png
JSON Test File: parts/overture/or_gate_8bit.json
Test Results: 12/12 passed (100.0%)
Warnings: Warning: Too many input combinations (65536). Limiting to first 16 combinations.

Test Execution:
  Test 1 passed
  Test 2 passed
  Test 3 passed
  Test 4 passed
  Test 5 passed
  Test 6 passed
  Test 7 passed
  Test 8 passed
  Test 9 passed
  Test 10 passed
  Test 11 passed
  Test 12 passed

Truth Table:
inA[7:0] inB[7:0] | outY[7:0]
-----------------------------
     0      0 |      0
     0      1 |      1
     0      2 |      2
     0      3 |      3
     0      4 |      4
     0      5 |      5
     0      6 |      6
     0      7 |      7
     0      8 |      8
     0      9 |      9
     0     10 |     10
     0     11 |     11
     0     12 |     12
     0     13 |     13
     0     14 |     14
     0     15 |     15


============================================================
SUMMARY REPORT
============================================================
Files Tested:           41
Overall Success:        41/41 (100.0%)
Parse Failures:         0
Truth Table Failures:   0
Files with JSON Tests:  41
Test Case Failures:     0
Total Test Cases:       325
Passed Test Cases:      325/325 (100.0%)
Total Execution Time:   17.917s
Average Time per File:  0.437s
Total NAND Gates:       6517
Average NAND per File:  159.0
============================================================

Total runtime: 7.474s

All tests passed! Exiting with code 0
