{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1604670284428 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1604670284439 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 06 14:44:44 2020 " "Processing started: Fri Nov 06 14:44:44 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1604670284439 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1604670284439 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off sopc_compteur -c sopc_compteur " "Command: quartus_map --read_settings_files=on --write_settings_files=off sopc_compteur -c sopc_compteur" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1604670284439 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1604670285133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "monsopc/synthesis/monsopc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file monsopc/synthesis/monsopc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 monsopc-rtl " "Found design unit 1: monsopc-rtl" {  } { { "monsopc/synthesis/monsopc.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/monsopc.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604670296554 ""} { "Info" "ISGN_ENTITY_NAME" "1 monsopc " "Found entity 1: monsopc" {  } { { "monsopc/synthesis/monsopc.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/monsopc.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604670296554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604670296554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "monsopc/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file monsopc/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "monsopc/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604670296558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604670296558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "monsopc/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file monsopc/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "monsopc/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604670296560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604670296560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "monsopc/synthesis/submodules/monsopc_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file monsopc/synthesis/submodules/monsopc_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 monsopc_irq_mapper " "Found entity 1: monsopc_irq_mapper" {  } { { "monsopc/synthesis/submodules/monsopc_irq_mapper.sv" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/submodules/monsopc_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604670296562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604670296562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "monsopc/synthesis/submodules/monsopc_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file monsopc/synthesis/submodules/monsopc_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 monsopc_mm_interconnect_0 " "Found entity 1: monsopc_mm_interconnect_0" {  } { { "monsopc/synthesis/submodules/monsopc_mm_interconnect_0.v" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/submodules/monsopc_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604670296571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604670296571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "monsopc/synthesis/submodules/monsopc_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file monsopc/synthesis/submodules/monsopc_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 monsopc_mm_interconnect_0_avalon_st_adapter " "Found entity 1: monsopc_mm_interconnect_0_avalon_st_adapter" {  } { { "monsopc/synthesis/submodules/monsopc_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/submodules/monsopc_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604670296574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604670296574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "monsopc/synthesis/submodules/monsopc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file monsopc/synthesis/submodules/monsopc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 monsopc_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: monsopc_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "monsopc/synthesis/submodules/monsopc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/submodules/monsopc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604670296577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604670296577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "monsopc/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file monsopc/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "monsopc/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604670296579 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "monsopc/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604670296579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604670296579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "monsopc/synthesis/submodules/monsopc_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file monsopc/synthesis/submodules/monsopc_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 monsopc_mm_interconnect_0_rsp_mux_001 " "Found entity 1: monsopc_mm_interconnect_0_rsp_mux_001" {  } { { "monsopc/synthesis/submodules/monsopc_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/submodules/monsopc_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604670296583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604670296583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "monsopc/synthesis/submodules/monsopc_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file monsopc/synthesis/submodules/monsopc_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 monsopc_mm_interconnect_0_rsp_mux " "Found entity 1: monsopc_mm_interconnect_0_rsp_mux" {  } { { "monsopc/synthesis/submodules/monsopc_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/submodules/monsopc_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604670296586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604670296586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "monsopc/synthesis/submodules/monsopc_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file monsopc/synthesis/submodules/monsopc_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 monsopc_mm_interconnect_0_rsp_demux " "Found entity 1: monsopc_mm_interconnect_0_rsp_demux" {  } { { "monsopc/synthesis/submodules/monsopc_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/submodules/monsopc_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604670296589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604670296589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "monsopc/synthesis/submodules/monsopc_mm_interconnect_0_cmd_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file monsopc/synthesis/submodules/monsopc_mm_interconnect_0_cmd_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 monsopc_mm_interconnect_0_cmd_mux_002 " "Found entity 1: monsopc_mm_interconnect_0_cmd_mux_002" {  } { { "monsopc/synthesis/submodules/monsopc_mm_interconnect_0_cmd_mux_002.sv" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/submodules/monsopc_mm_interconnect_0_cmd_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604670296593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604670296593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "monsopc/synthesis/submodules/monsopc_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file monsopc/synthesis/submodules/monsopc_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 monsopc_mm_interconnect_0_cmd_mux " "Found entity 1: monsopc_mm_interconnect_0_cmd_mux" {  } { { "monsopc/synthesis/submodules/monsopc_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/submodules/monsopc_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604670296596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604670296596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "monsopc/synthesis/submodules/monsopc_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file monsopc/synthesis/submodules/monsopc_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 monsopc_mm_interconnect_0_cmd_demux_001 " "Found entity 1: monsopc_mm_interconnect_0_cmd_demux_001" {  } { { "monsopc/synthesis/submodules/monsopc_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/submodules/monsopc_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604670296599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604670296599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "monsopc/synthesis/submodules/monsopc_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file monsopc/synthesis/submodules/monsopc_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 monsopc_mm_interconnect_0_cmd_demux " "Found entity 1: monsopc_mm_interconnect_0_cmd_demux" {  } { { "monsopc/synthesis/submodules/monsopc_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/submodules/monsopc_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604670296601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604670296601 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel monsopc_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at monsopc_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "monsopc/synthesis/submodules/monsopc_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/submodules/monsopc_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1604670296603 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel monsopc_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at monsopc_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "monsopc/synthesis/submodules/monsopc_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/submodules/monsopc_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1604670296604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "monsopc/synthesis/submodules/monsopc_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file monsopc/synthesis/submodules/monsopc_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 monsopc_mm_interconnect_0_router_004_default_decode " "Found entity 1: monsopc_mm_interconnect_0_router_004_default_decode" {  } { { "monsopc/synthesis/submodules/monsopc_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/submodules/monsopc_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604670296605 ""} { "Info" "ISGN_ENTITY_NAME" "2 monsopc_mm_interconnect_0_router_004 " "Found entity 2: monsopc_mm_interconnect_0_router_004" {  } { { "monsopc/synthesis/submodules/monsopc_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/submodules/monsopc_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604670296605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604670296605 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel monsopc_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at monsopc_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "monsopc/synthesis/submodules/monsopc_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/submodules/monsopc_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1604670296606 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel monsopc_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at monsopc_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "monsopc/synthesis/submodules/monsopc_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/submodules/monsopc_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1604670296607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "monsopc/synthesis/submodules/monsopc_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file monsopc/synthesis/submodules/monsopc_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 monsopc_mm_interconnect_0_router_002_default_decode " "Found entity 1: monsopc_mm_interconnect_0_router_002_default_decode" {  } { { "monsopc/synthesis/submodules/monsopc_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/submodules/monsopc_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604670296608 ""} { "Info" "ISGN_ENTITY_NAME" "2 monsopc_mm_interconnect_0_router_002 " "Found entity 2: monsopc_mm_interconnect_0_router_002" {  } { { "monsopc/synthesis/submodules/monsopc_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/submodules/monsopc_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604670296608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604670296608 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel monsopc_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at monsopc_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "monsopc/synthesis/submodules/monsopc_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/submodules/monsopc_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1604670296609 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel monsopc_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at monsopc_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "monsopc/synthesis/submodules/monsopc_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/submodules/monsopc_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1604670296610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "monsopc/synthesis/submodules/monsopc_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file monsopc/synthesis/submodules/monsopc_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 monsopc_mm_interconnect_0_router_001_default_decode " "Found entity 1: monsopc_mm_interconnect_0_router_001_default_decode" {  } { { "monsopc/synthesis/submodules/monsopc_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/submodules/monsopc_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604670296611 ""} { "Info" "ISGN_ENTITY_NAME" "2 monsopc_mm_interconnect_0_router_001 " "Found entity 2: monsopc_mm_interconnect_0_router_001" {  } { { "monsopc/synthesis/submodules/monsopc_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/submodules/monsopc_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604670296611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604670296611 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel monsopc_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at monsopc_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "monsopc/synthesis/submodules/monsopc_mm_interconnect_0_router.sv" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/submodules/monsopc_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1604670296612 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel monsopc_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at monsopc_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "monsopc/synthesis/submodules/monsopc_mm_interconnect_0_router.sv" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/submodules/monsopc_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1604670296613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "monsopc/synthesis/submodules/monsopc_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file monsopc/synthesis/submodules/monsopc_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 monsopc_mm_interconnect_0_router_default_decode " "Found entity 1: monsopc_mm_interconnect_0_router_default_decode" {  } { { "monsopc/synthesis/submodules/monsopc_mm_interconnect_0_router.sv" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/submodules/monsopc_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604670296614 ""} { "Info" "ISGN_ENTITY_NAME" "2 monsopc_mm_interconnect_0_router " "Found entity 2: monsopc_mm_interconnect_0_router" {  } { { "monsopc/synthesis/submodules/monsopc_mm_interconnect_0_router.sv" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/submodules/monsopc_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604670296614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604670296614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "monsopc/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file monsopc/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "monsopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604670296618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604670296618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "monsopc/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file monsopc/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "monsopc/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604670296623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604670296623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "monsopc/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file monsopc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "monsopc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604670296625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604670296625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "monsopc/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file monsopc/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "monsopc/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604670296628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604670296628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "monsopc/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file monsopc/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "monsopc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604670296632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604670296632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "monsopc/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file monsopc/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "monsopc/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604670296636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604670296636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "monsopc/synthesis/submodules/monsopc_sysid.v 1 1 " "Found 1 design units, including 1 entities, in source file monsopc/synthesis/submodules/monsopc_sysid.v" { { "Info" "ISGN_ENTITY_NAME" "1 monsopc_sysid " "Found entity 1: monsopc_sysid" {  } { { "monsopc/synthesis/submodules/monsopc_sysid.v" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/submodules/monsopc_sysid.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604670296639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604670296639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "monsopc/synthesis/submodules/monsopc_sram.v 1 1 " "Found 1 design units, including 1 entities, in source file monsopc/synthesis/submodules/monsopc_sram.v" { { "Info" "ISGN_ENTITY_NAME" "1 monsopc_sram " "Found entity 1: monsopc_sram" {  } { { "monsopc/synthesis/submodules/monsopc_sram.v" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/submodules/monsopc_sram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604670296641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604670296641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "monsopc/synthesis/submodules/monsopc_leds.v 1 1 " "Found 1 design units, including 1 entities, in source file monsopc/synthesis/submodules/monsopc_leds.v" { { "Info" "ISGN_ENTITY_NAME" "1 monsopc_leds " "Found entity 1: monsopc_leds" {  } { { "monsopc/synthesis/submodules/monsopc_leds.v" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/submodules/monsopc_leds.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604670296644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604670296644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "monsopc/synthesis/submodules/monsopc_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file monsopc/synthesis/submodules/monsopc_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 monsopc_jtag_uart_0_sim_scfifo_w " "Found entity 1: monsopc_jtag_uart_0_sim_scfifo_w" {  } { { "monsopc/synthesis/submodules/monsopc_jtag_uart_0.v" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/submodules/monsopc_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604670296649 ""} { "Info" "ISGN_ENTITY_NAME" "2 monsopc_jtag_uart_0_scfifo_w " "Found entity 2: monsopc_jtag_uart_0_scfifo_w" {  } { { "monsopc/synthesis/submodules/monsopc_jtag_uart_0.v" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/submodules/monsopc_jtag_uart_0.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604670296649 ""} { "Info" "ISGN_ENTITY_NAME" "3 monsopc_jtag_uart_0_sim_scfifo_r " "Found entity 3: monsopc_jtag_uart_0_sim_scfifo_r" {  } { { "monsopc/synthesis/submodules/monsopc_jtag_uart_0.v" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/submodules/monsopc_jtag_uart_0.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604670296649 ""} { "Info" "ISGN_ENTITY_NAME" "4 monsopc_jtag_uart_0_scfifo_r " "Found entity 4: monsopc_jtag_uart_0_scfifo_r" {  } { { "monsopc/synthesis/submodules/monsopc_jtag_uart_0.v" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/submodules/monsopc_jtag_uart_0.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604670296649 ""} { "Info" "ISGN_ENTITY_NAME" "5 monsopc_jtag_uart_0 " "Found entity 5: monsopc_jtag_uart_0" {  } { { "monsopc/synthesis/submodules/monsopc_jtag_uart_0.v" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/submodules/monsopc_jtag_uart_0.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604670296649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604670296649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "monsopc/synthesis/submodules/monsopc_cpu_0.v 21 21 " "Found 21 design units, including 21 entities, in source file monsopc/synthesis/submodules/monsopc_cpu_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 monsopc_cpu_0_register_bank_a_module " "Found entity 1: monsopc_cpu_0_register_bank_a_module" {  } { { "monsopc/synthesis/submodules/monsopc_cpu_0.v" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/submodules/monsopc_cpu_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604670296669 ""} { "Info" "ISGN_ENTITY_NAME" "2 monsopc_cpu_0_register_bank_b_module " "Found entity 2: monsopc_cpu_0_register_bank_b_module" {  } { { "monsopc/synthesis/submodules/monsopc_cpu_0.v" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/submodules/monsopc_cpu_0.v" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604670296669 ""} { "Info" "ISGN_ENTITY_NAME" "3 monsopc_cpu_0_nios2_oci_debug " "Found entity 3: monsopc_cpu_0_nios2_oci_debug" {  } { { "monsopc/synthesis/submodules/monsopc_cpu_0.v" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/submodules/monsopc_cpu_0.v" 151 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604670296669 ""} { "Info" "ISGN_ENTITY_NAME" "4 monsopc_cpu_0_ociram_sp_ram_module " "Found entity 4: monsopc_cpu_0_ociram_sp_ram_module" {  } { { "monsopc/synthesis/submodules/monsopc_cpu_0.v" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/submodules/monsopc_cpu_0.v" 292 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604670296669 ""} { "Info" "ISGN_ENTITY_NAME" "5 monsopc_cpu_0_nios2_ocimem " "Found entity 5: monsopc_cpu_0_nios2_ocimem" {  } { { "monsopc/synthesis/submodules/monsopc_cpu_0.v" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/submodules/monsopc_cpu_0.v" 355 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604670296669 ""} { "Info" "ISGN_ENTITY_NAME" "6 monsopc_cpu_0_nios2_avalon_reg " "Found entity 6: monsopc_cpu_0_nios2_avalon_reg" {  } { { "monsopc/synthesis/submodules/monsopc_cpu_0.v" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/submodules/monsopc_cpu_0.v" 536 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604670296669 ""} { "Info" "ISGN_ENTITY_NAME" "7 monsopc_cpu_0_nios2_oci_break " "Found entity 7: monsopc_cpu_0_nios2_oci_break" {  } { { "monsopc/synthesis/submodules/monsopc_cpu_0.v" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/submodules/monsopc_cpu_0.v" 628 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604670296669 ""} { "Info" "ISGN_ENTITY_NAME" "8 monsopc_cpu_0_nios2_oci_xbrk " "Found entity 8: monsopc_cpu_0_nios2_oci_xbrk" {  } { { "monsopc/synthesis/submodules/monsopc_cpu_0.v" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/submodules/monsopc_cpu_0.v" 922 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604670296669 ""} { "Info" "ISGN_ENTITY_NAME" "9 monsopc_cpu_0_nios2_oci_dbrk " "Found entity 9: monsopc_cpu_0_nios2_oci_dbrk" {  } { { "monsopc/synthesis/submodules/monsopc_cpu_0.v" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/submodules/monsopc_cpu_0.v" 1128 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604670296669 ""} { "Info" "ISGN_ENTITY_NAME" "10 monsopc_cpu_0_nios2_oci_itrace " "Found entity 10: monsopc_cpu_0_nios2_oci_itrace" {  } { { "monsopc/synthesis/submodules/monsopc_cpu_0.v" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/submodules/monsopc_cpu_0.v" 1314 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604670296669 ""} { "Info" "ISGN_ENTITY_NAME" "11 monsopc_cpu_0_nios2_oci_td_mode " "Found entity 11: monsopc_cpu_0_nios2_oci_td_mode" {  } { { "monsopc/synthesis/submodules/monsopc_cpu_0.v" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/submodules/monsopc_cpu_0.v" 1637 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604670296669 ""} { "Info" "ISGN_ENTITY_NAME" "12 monsopc_cpu_0_nios2_oci_dtrace " "Found entity 12: monsopc_cpu_0_nios2_oci_dtrace" {  } { { "monsopc/synthesis/submodules/monsopc_cpu_0.v" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/submodules/monsopc_cpu_0.v" 1704 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604670296669 ""} { "Info" "ISGN_ENTITY_NAME" "13 monsopc_cpu_0_nios2_oci_compute_input_tm_cnt " "Found entity 13: monsopc_cpu_0_nios2_oci_compute_input_tm_cnt" {  } { { "monsopc/synthesis/submodules/monsopc_cpu_0.v" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/submodules/monsopc_cpu_0.v" 1798 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604670296669 ""} { "Info" "ISGN_ENTITY_NAME" "14 monsopc_cpu_0_nios2_oci_fifo_wrptr_inc " "Found entity 14: monsopc_cpu_0_nios2_oci_fifo_wrptr_inc" {  } { { "monsopc/synthesis/submodules/monsopc_cpu_0.v" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/submodules/monsopc_cpu_0.v" 1869 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604670296669 ""} { "Info" "ISGN_ENTITY_NAME" "15 monsopc_cpu_0_nios2_oci_fifo_cnt_inc " "Found entity 15: monsopc_cpu_0_nios2_oci_fifo_cnt_inc" {  } { { "monsopc/synthesis/submodules/monsopc_cpu_0.v" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/submodules/monsopc_cpu_0.v" 1911 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604670296669 ""} { "Info" "ISGN_ENTITY_NAME" "16 monsopc_cpu_0_nios2_oci_fifo " "Found entity 16: monsopc_cpu_0_nios2_oci_fifo" {  } { { "monsopc/synthesis/submodules/monsopc_cpu_0.v" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/submodules/monsopc_cpu_0.v" 1957 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604670296669 ""} { "Info" "ISGN_ENTITY_NAME" "17 monsopc_cpu_0_nios2_oci_pib " "Found entity 17: monsopc_cpu_0_nios2_oci_pib" {  } { { "monsopc/synthesis/submodules/monsopc_cpu_0.v" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/submodules/monsopc_cpu_0.v" 2458 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604670296669 ""} { "Info" "ISGN_ENTITY_NAME" "18 monsopc_cpu_0_nios2_oci_im " "Found entity 18: monsopc_cpu_0_nios2_oci_im" {  } { { "monsopc/synthesis/submodules/monsopc_cpu_0.v" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/submodules/monsopc_cpu_0.v" 2526 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604670296669 ""} { "Info" "ISGN_ENTITY_NAME" "19 monsopc_cpu_0_nios2_performance_monitors " "Found entity 19: monsopc_cpu_0_nios2_performance_monitors" {  } { { "monsopc/synthesis/submodules/monsopc_cpu_0.v" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/submodules/monsopc_cpu_0.v" 2642 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604670296669 ""} { "Info" "ISGN_ENTITY_NAME" "20 monsopc_cpu_0_nios2_oci " "Found entity 20: monsopc_cpu_0_nios2_oci" {  } { { "monsopc/synthesis/submodules/monsopc_cpu_0.v" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/submodules/monsopc_cpu_0.v" 2658 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604670296669 ""} { "Info" "ISGN_ENTITY_NAME" "21 monsopc_cpu_0 " "Found entity 21: monsopc_cpu_0" {  } { { "monsopc/synthesis/submodules/monsopc_cpu_0.v" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/submodules/monsopc_cpu_0.v" 3166 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604670296669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604670296669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "monsopc/synthesis/submodules/monsopc_cpu_0_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file monsopc/synthesis/submodules/monsopc_cpu_0_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 monsopc_cpu_0_jtag_debug_module_sysclk " "Found entity 1: monsopc_cpu_0_jtag_debug_module_sysclk" {  } { { "monsopc/synthesis/submodules/monsopc_cpu_0_jtag_debug_module_sysclk.v" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/submodules/monsopc_cpu_0_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604670296673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604670296673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "monsopc/synthesis/submodules/monsopc_cpu_0_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file monsopc/synthesis/submodules/monsopc_cpu_0_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 monsopc_cpu_0_jtag_debug_module_tck " "Found entity 1: monsopc_cpu_0_jtag_debug_module_tck" {  } { { "monsopc/synthesis/submodules/monsopc_cpu_0_jtag_debug_module_tck.v" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/submodules/monsopc_cpu_0_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604670296677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604670296677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "monsopc/synthesis/submodules/monsopc_cpu_0_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file monsopc/synthesis/submodules/monsopc_cpu_0_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 monsopc_cpu_0_jtag_debug_module_wrapper " "Found entity 1: monsopc_cpu_0_jtag_debug_module_wrapper" {  } { { "monsopc/synthesis/submodules/monsopc_cpu_0_jtag_debug_module_wrapper.v" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/submodules/monsopc_cpu_0_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604670296680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604670296680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "monsopc/synthesis/submodules/monsopc_cpu_0_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file monsopc/synthesis/submodules/monsopc_cpu_0_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 monsopc_cpu_0_oci_test_bench " "Found entity 1: monsopc_cpu_0_oci_test_bench" {  } { { "monsopc/synthesis/submodules/monsopc_cpu_0_oci_test_bench.v" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/submodules/monsopc_cpu_0_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604670296683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604670296683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "monsopc/synthesis/submodules/monsopc_cpu_0_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file monsopc/synthesis/submodules/monsopc_cpu_0_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 monsopc_cpu_0_test_bench " "Found entity 1: monsopc_cpu_0_test_bench" {  } { { "monsopc/synthesis/submodules/monsopc_cpu_0_test_bench.v" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/submodules/monsopc_cpu_0_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604670296688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604670296688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "monsopc/synthesis/submodules/monsopc_boutons.v 1 1 " "Found 1 design units, including 1 entities, in source file monsopc/synthesis/submodules/monsopc_boutons.v" { { "Info" "ISGN_ENTITY_NAME" "1 monsopc_boutons " "Found entity 1: monsopc_boutons" {  } { { "monsopc/synthesis/submodules/monsopc_boutons.v" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/submodules/monsopc_boutons.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604670296690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604670296690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "monsopc/synthesis/sopc_compteur.bdf 1 1 " "Found 1 design units, including 1 entities, in source file monsopc/synthesis/sopc_compteur.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_compteur " "Found entity 1: sopc_compteur" {  } { { "monsopc/synthesis/sopc_compteur.bdf" "" { Schematic "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/sopc_compteur.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604670296692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604670296692 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "monsopc_cpu_0.v(1605) " "Verilog HDL or VHDL warning at monsopc_cpu_0.v(1605): conditional expression evaluates to a constant" {  } { { "monsopc/synthesis/submodules/monsopc_cpu_0.v" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/submodules/monsopc_cpu_0.v" 1605 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1604670296718 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "monsopc_cpu_0.v(1607) " "Verilog HDL or VHDL warning at monsopc_cpu_0.v(1607): conditional expression evaluates to a constant" {  } { { "monsopc/synthesis/submodules/monsopc_cpu_0.v" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/submodules/monsopc_cpu_0.v" 1607 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1604670296718 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "monsopc_cpu_0.v(1763) " "Verilog HDL or VHDL warning at monsopc_cpu_0.v(1763): conditional expression evaluates to a constant" {  } { { "monsopc/synthesis/submodules/monsopc_cpu_0.v" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/submodules/monsopc_cpu_0.v" 1763 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1604670296718 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "monsopc_cpu_0.v(2587) " "Verilog HDL or VHDL warning at monsopc_cpu_0.v(2587): conditional expression evaluates to a constant" {  } { { "monsopc/synthesis/submodules/monsopc_cpu_0.v" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/submodules/monsopc_cpu_0.v" 2587 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1604670296722 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "sopc_compteur " "Elaborating entity \"sopc_compteur\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1604670296839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "monsopc monsopc:inst " "Elaborating entity \"monsopc\" for hierarchy \"monsopc:inst\"" {  } { { "monsopc/synthesis/sopc_compteur.bdf" "inst" { Schematic "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/sopc_compteur.bdf" { { 40 464 752 264 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604670296872 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "monsopc_boutons monsopc:inst\|monsopc_boutons:boutons " "Elaborating entity \"monsopc_boutons\" for hierarchy \"monsopc:inst\|monsopc_boutons:boutons\"" {  } { { "monsopc/synthesis/monsopc.vhd" "boutons" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/monsopc.vhd" 293 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604670296907 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "monsopc_cpu_0 monsopc:inst\|monsopc_cpu_0:cpu_0 " "Elaborating entity \"monsopc_cpu_0\" for hierarchy \"monsopc:inst\|monsopc_cpu_0:cpu_0\"" {  } { { "monsopc/synthesis/monsopc.vhd" "cpu_0" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/monsopc.vhd" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604670296917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "monsopc_cpu_0_test_bench monsopc:inst\|monsopc_cpu_0:cpu_0\|monsopc_cpu_0_test_bench:the_monsopc_cpu_0_test_bench " "Elaborating entity \"monsopc_cpu_0_test_bench\" for hierarchy \"monsopc:inst\|monsopc_cpu_0:cpu_0\|monsopc_cpu_0_test_bench:the_monsopc_cpu_0_test_bench\"" {  } { { "monsopc/synthesis/submodules/monsopc_cpu_0.v" "the_monsopc_cpu_0_test_bench" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/submodules/monsopc_cpu_0.v" 3833 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604670297050 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "monsopc_cpu_0_register_bank_a_module monsopc:inst\|monsopc_cpu_0:cpu_0\|monsopc_cpu_0_register_bank_a_module:monsopc_cpu_0_register_bank_a " "Elaborating entity \"monsopc_cpu_0_register_bank_a_module\" for hierarchy \"monsopc:inst\|monsopc_cpu_0:cpu_0\|monsopc_cpu_0_register_bank_a_module:monsopc_cpu_0_register_bank_a\"" {  } { { "monsopc/synthesis/submodules/monsopc_cpu_0.v" "monsopc_cpu_0_register_bank_a" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/submodules/monsopc_cpu_0.v" 4318 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604670297067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram monsopc:inst\|monsopc_cpu_0:cpu_0\|monsopc_cpu_0_register_bank_a_module:monsopc_cpu_0_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"monsopc:inst\|monsopc_cpu_0:cpu_0\|monsopc_cpu_0_register_bank_a_module:monsopc_cpu_0_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "monsopc/synthesis/submodules/monsopc_cpu_0.v" "the_altsyncram" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/submodules/monsopc_cpu_0.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604670297131 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "monsopc:inst\|monsopc_cpu_0:cpu_0\|monsopc_cpu_0_register_bank_a_module:monsopc_cpu_0_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"monsopc:inst\|monsopc_cpu_0:cpu_0\|monsopc_cpu_0_register_bank_a_module:monsopc_cpu_0_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "monsopc/synthesis/submodules/monsopc_cpu_0.v" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/submodules/monsopc_cpu_0.v" 57 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1604670297150 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "monsopc:inst\|monsopc_cpu_0:cpu_0\|monsopc_cpu_0_register_bank_a_module:monsopc_cpu_0_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"monsopc:inst\|monsopc_cpu_0:cpu_0\|monsopc_cpu_0_register_bank_a_module:monsopc_cpu_0_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604670297152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file monsopc_cpu_0_rf_ram_a.mif " "Parameter \"init_file\" = \"monsopc_cpu_0_rf_ram_a.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604670297152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604670297152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604670297152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604670297152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604670297152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604670297152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604670297152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604670297152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604670297152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604670297152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604670297152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604670297152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604670297152 ""}  } { { "monsopc/synthesis/submodules/monsopc_cpu_0.v" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/submodules/monsopc_cpu_0.v" 57 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1604670297152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fag1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fag1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fag1 " "Found entity 1: altsyncram_fag1" {  } { { "db/altsyncram_fag1.tdf" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/db/altsyncram_fag1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604670297212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604670297212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_fag1 monsopc:inst\|monsopc_cpu_0:cpu_0\|monsopc_cpu_0_register_bank_a_module:monsopc_cpu_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_fag1:auto_generated " "Elaborating entity \"altsyncram_fag1\" for hierarchy \"monsopc:inst\|monsopc_cpu_0:cpu_0\|monsopc_cpu_0_register_bank_a_module:monsopc_cpu_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_fag1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604670297213 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "monsopc_cpu_0_register_bank_b_module monsopc:inst\|monsopc_cpu_0:cpu_0\|monsopc_cpu_0_register_bank_b_module:monsopc_cpu_0_register_bank_b " "Elaborating entity \"monsopc_cpu_0_register_bank_b_module\" for hierarchy \"monsopc:inst\|monsopc_cpu_0:cpu_0\|monsopc_cpu_0_register_bank_b_module:monsopc_cpu_0_register_bank_b\"" {  } { { "monsopc/synthesis/submodules/monsopc_cpu_0.v" "monsopc_cpu_0_register_bank_b" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/submodules/monsopc_cpu_0.v" 4339 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604670297354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram monsopc:inst\|monsopc_cpu_0:cpu_0\|monsopc_cpu_0_register_bank_b_module:monsopc_cpu_0_register_bank_b\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"monsopc:inst\|monsopc_cpu_0:cpu_0\|monsopc_cpu_0_register_bank_b_module:monsopc_cpu_0_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "monsopc/synthesis/submodules/monsopc_cpu_0.v" "the_altsyncram" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/submodules/monsopc_cpu_0.v" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604670297367 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "monsopc:inst\|monsopc_cpu_0:cpu_0\|monsopc_cpu_0_register_bank_b_module:monsopc_cpu_0_register_bank_b\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"monsopc:inst\|monsopc_cpu_0:cpu_0\|monsopc_cpu_0_register_bank_b_module:monsopc_cpu_0_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "monsopc/synthesis/submodules/monsopc_cpu_0.v" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/submodules/monsopc_cpu_0.v" 122 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1604670297381 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "monsopc:inst\|monsopc_cpu_0:cpu_0\|monsopc_cpu_0_register_bank_b_module:monsopc_cpu_0_register_bank_b\|altsyncram:the_altsyncram " "Instantiated megafunction \"monsopc:inst\|monsopc_cpu_0:cpu_0\|monsopc_cpu_0_register_bank_b_module:monsopc_cpu_0_register_bank_b\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604670297382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file monsopc_cpu_0_rf_ram_b.mif " "Parameter \"init_file\" = \"monsopc_cpu_0_rf_ram_b.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604670297382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604670297382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604670297382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604670297382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604670297382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604670297382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604670297382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604670297382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604670297382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604670297382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604670297382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604670297382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604670297382 ""}  } { { "monsopc/synthesis/submodules/monsopc_cpu_0.v" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/submodules/monsopc_cpu_0.v" 122 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1604670297382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_gag1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_gag1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_gag1 " "Found entity 1: altsyncram_gag1" {  } { { "db/altsyncram_gag1.tdf" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/db/altsyncram_gag1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604670297445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604670297445 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_gag1 monsopc:inst\|monsopc_cpu_0:cpu_0\|monsopc_cpu_0_register_bank_b_module:monsopc_cpu_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_gag1:auto_generated " "Elaborating entity \"altsyncram_gag1\" for hierarchy \"monsopc:inst\|monsopc_cpu_0:cpu_0\|monsopc_cpu_0_register_bank_b_module:monsopc_cpu_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_gag1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604670297446 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "monsopc_cpu_0_nios2_oci monsopc:inst\|monsopc_cpu_0:cpu_0\|monsopc_cpu_0_nios2_oci:the_monsopc_cpu_0_nios2_oci " "Elaborating entity \"monsopc_cpu_0_nios2_oci\" for hierarchy \"monsopc:inst\|monsopc_cpu_0:cpu_0\|monsopc_cpu_0_nios2_oci:the_monsopc_cpu_0_nios2_oci\"" {  } { { "monsopc/synthesis/submodules/monsopc_cpu_0.v" "the_monsopc_cpu_0_nios2_oci" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/submodules/monsopc_cpu_0.v" 4808 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604670297595 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "monsopc_cpu_0_nios2_oci_debug monsopc:inst\|monsopc_cpu_0:cpu_0\|monsopc_cpu_0_nios2_oci:the_monsopc_cpu_0_nios2_oci\|monsopc_cpu_0_nios2_oci_debug:the_monsopc_cpu_0_nios2_oci_debug " "Elaborating entity \"monsopc_cpu_0_nios2_oci_debug\" for hierarchy \"monsopc:inst\|monsopc_cpu_0:cpu_0\|monsopc_cpu_0_nios2_oci:the_monsopc_cpu_0_nios2_oci\|monsopc_cpu_0_nios2_oci_debug:the_monsopc_cpu_0_nios2_oci_debug\"" {  } { { "monsopc/synthesis/submodules/monsopc_cpu_0.v" "the_monsopc_cpu_0_nios2_oci_debug" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/submodules/monsopc_cpu_0.v" 2838 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604670297634 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer monsopc:inst\|monsopc_cpu_0:cpu_0\|monsopc_cpu_0_nios2_oci:the_monsopc_cpu_0_nios2_oci\|monsopc_cpu_0_nios2_oci_debug:the_monsopc_cpu_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"monsopc:inst\|monsopc_cpu_0:cpu_0\|monsopc_cpu_0_nios2_oci:the_monsopc_cpu_0_nios2_oci\|monsopc_cpu_0_nios2_oci_debug:the_monsopc_cpu_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "monsopc/synthesis/submodules/monsopc_cpu_0.v" "the_altera_std_synchronizer" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/submodules/monsopc_cpu_0.v" 217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604670297663 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "monsopc:inst\|monsopc_cpu_0:cpu_0\|monsopc_cpu_0_nios2_oci:the_monsopc_cpu_0_nios2_oci\|monsopc_cpu_0_nios2_oci_debug:the_monsopc_cpu_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"monsopc:inst\|monsopc_cpu_0:cpu_0\|monsopc_cpu_0_nios2_oci:the_monsopc_cpu_0_nios2_oci\|monsopc_cpu_0_nios2_oci_debug:the_monsopc_cpu_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "monsopc/synthesis/submodules/monsopc_cpu_0.v" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/submodules/monsopc_cpu_0.v" 217 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1604670297671 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "monsopc:inst\|monsopc_cpu_0:cpu_0\|monsopc_cpu_0_nios2_oci:the_monsopc_cpu_0_nios2_oci\|monsopc_cpu_0_nios2_oci_debug:the_monsopc_cpu_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"monsopc:inst\|monsopc_cpu_0:cpu_0\|monsopc_cpu_0_nios2_oci:the_monsopc_cpu_0_nios2_oci\|monsopc_cpu_0_nios2_oci_debug:the_monsopc_cpu_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604670297671 ""}  } { { "monsopc/synthesis/submodules/monsopc_cpu_0.v" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/submodules/monsopc_cpu_0.v" 217 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1604670297671 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "monsopc_cpu_0_nios2_ocimem monsopc:inst\|monsopc_cpu_0:cpu_0\|monsopc_cpu_0_nios2_oci:the_monsopc_cpu_0_nios2_oci\|monsopc_cpu_0_nios2_ocimem:the_monsopc_cpu_0_nios2_ocimem " "Elaborating entity \"monsopc_cpu_0_nios2_ocimem\" for hierarchy \"monsopc:inst\|monsopc_cpu_0:cpu_0\|monsopc_cpu_0_nios2_oci:the_monsopc_cpu_0_nios2_oci\|monsopc_cpu_0_nios2_ocimem:the_monsopc_cpu_0_nios2_ocimem\"" {  } { { "monsopc/synthesis/submodules/monsopc_cpu_0.v" "the_monsopc_cpu_0_nios2_ocimem" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/submodules/monsopc_cpu_0.v" 2858 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604670297673 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "monsopc_cpu_0_ociram_sp_ram_module monsopc:inst\|monsopc_cpu_0:cpu_0\|monsopc_cpu_0_nios2_oci:the_monsopc_cpu_0_nios2_oci\|monsopc_cpu_0_nios2_ocimem:the_monsopc_cpu_0_nios2_ocimem\|monsopc_cpu_0_ociram_sp_ram_module:monsopc_cpu_0_ociram_sp_ram " "Elaborating entity \"monsopc_cpu_0_ociram_sp_ram_module\" for hierarchy \"monsopc:inst\|monsopc_cpu_0:cpu_0\|monsopc_cpu_0_nios2_oci:the_monsopc_cpu_0_nios2_oci\|monsopc_cpu_0_nios2_ocimem:the_monsopc_cpu_0_nios2_ocimem\|monsopc_cpu_0_ociram_sp_ram_module:monsopc_cpu_0_ociram_sp_ram\"" {  } { { "monsopc/synthesis/submodules/monsopc_cpu_0.v" "monsopc_cpu_0_ociram_sp_ram" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/submodules/monsopc_cpu_0.v" 503 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604670297695 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram monsopc:inst\|monsopc_cpu_0:cpu_0\|monsopc_cpu_0_nios2_oci:the_monsopc_cpu_0_nios2_oci\|monsopc_cpu_0_nios2_ocimem:the_monsopc_cpu_0_nios2_ocimem\|monsopc_cpu_0_ociram_sp_ram_module:monsopc_cpu_0_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"monsopc:inst\|monsopc_cpu_0:cpu_0\|monsopc_cpu_0_nios2_oci:the_monsopc_cpu_0_nios2_oci\|monsopc_cpu_0_nios2_ocimem:the_monsopc_cpu_0_nios2_ocimem\|monsopc_cpu_0_ociram_sp_ram_module:monsopc_cpu_0_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "monsopc/synthesis/submodules/monsopc_cpu_0.v" "the_altsyncram" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/submodules/monsopc_cpu_0.v" 331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604670297708 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "monsopc:inst\|monsopc_cpu_0:cpu_0\|monsopc_cpu_0_nios2_oci:the_monsopc_cpu_0_nios2_oci\|monsopc_cpu_0_nios2_ocimem:the_monsopc_cpu_0_nios2_ocimem\|monsopc_cpu_0_ociram_sp_ram_module:monsopc_cpu_0_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"monsopc:inst\|monsopc_cpu_0:cpu_0\|monsopc_cpu_0_nios2_oci:the_monsopc_cpu_0_nios2_oci\|monsopc_cpu_0_nios2_ocimem:the_monsopc_cpu_0_nios2_ocimem\|monsopc_cpu_0_ociram_sp_ram_module:monsopc_cpu_0_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "monsopc/synthesis/submodules/monsopc_cpu_0.v" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/submodules/monsopc_cpu_0.v" 331 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1604670297725 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "monsopc:inst\|monsopc_cpu_0:cpu_0\|monsopc_cpu_0_nios2_oci:the_monsopc_cpu_0_nios2_oci\|monsopc_cpu_0_nios2_ocimem:the_monsopc_cpu_0_nios2_ocimem\|monsopc_cpu_0_ociram_sp_ram_module:monsopc_cpu_0_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"monsopc:inst\|monsopc_cpu_0:cpu_0\|monsopc_cpu_0_nios2_oci:the_monsopc_cpu_0_nios2_oci\|monsopc_cpu_0_nios2_ocimem:the_monsopc_cpu_0_nios2_ocimem\|monsopc_cpu_0_ociram_sp_ram_module:monsopc_cpu_0_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file monsopc_cpu_0_ociram_default_contents.mif " "Parameter \"init_file\" = \"monsopc_cpu_0_ociram_default_contents.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604670297727 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604670297727 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604670297727 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604670297727 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604670297727 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604670297727 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604670297727 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604670297727 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604670297727 ""}  } { { "monsopc/synthesis/submodules/monsopc_cpu_0.v" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/submodules/monsopc_cpu_0.v" 331 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1604670297727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2h81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2h81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2h81 " "Found entity 1: altsyncram_2h81" {  } { { "db/altsyncram_2h81.tdf" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/db/altsyncram_2h81.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604670297785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604670297785 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_2h81 monsopc:inst\|monsopc_cpu_0:cpu_0\|monsopc_cpu_0_nios2_oci:the_monsopc_cpu_0_nios2_oci\|monsopc_cpu_0_nios2_ocimem:the_monsopc_cpu_0_nios2_ocimem\|monsopc_cpu_0_ociram_sp_ram_module:monsopc_cpu_0_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_2h81:auto_generated " "Elaborating entity \"altsyncram_2h81\" for hierarchy \"monsopc:inst\|monsopc_cpu_0:cpu_0\|monsopc_cpu_0_nios2_oci:the_monsopc_cpu_0_nios2_oci\|monsopc_cpu_0_nios2_ocimem:the_monsopc_cpu_0_nios2_ocimem\|monsopc_cpu_0_ociram_sp_ram_module:monsopc_cpu_0_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_2h81:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604670297786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "monsopc_cpu_0_nios2_avalon_reg monsopc:inst\|monsopc_cpu_0:cpu_0\|monsopc_cpu_0_nios2_oci:the_monsopc_cpu_0_nios2_oci\|monsopc_cpu_0_nios2_avalon_reg:the_monsopc_cpu_0_nios2_avalon_reg " "Elaborating entity \"monsopc_cpu_0_nios2_avalon_reg\" for hierarchy \"monsopc:inst\|monsopc_cpu_0:cpu_0\|monsopc_cpu_0_nios2_oci:the_monsopc_cpu_0_nios2_oci\|monsopc_cpu_0_nios2_avalon_reg:the_monsopc_cpu_0_nios2_avalon_reg\"" {  } { { "monsopc/synthesis/submodules/monsopc_cpu_0.v" "the_monsopc_cpu_0_nios2_avalon_reg" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/submodules/monsopc_cpu_0.v" 2877 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604670297931 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "monsopc_cpu_0_nios2_oci_break monsopc:inst\|monsopc_cpu_0:cpu_0\|monsopc_cpu_0_nios2_oci:the_monsopc_cpu_0_nios2_oci\|monsopc_cpu_0_nios2_oci_break:the_monsopc_cpu_0_nios2_oci_break " "Elaborating entity \"monsopc_cpu_0_nios2_oci_break\" for hierarchy \"monsopc:inst\|monsopc_cpu_0:cpu_0\|monsopc_cpu_0_nios2_oci:the_monsopc_cpu_0_nios2_oci\|monsopc_cpu_0_nios2_oci_break:the_monsopc_cpu_0_nios2_oci_break\"" {  } { { "monsopc/synthesis/submodules/monsopc_cpu_0.v" "the_monsopc_cpu_0_nios2_oci_break" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/submodules/monsopc_cpu_0.v" 2908 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604670297943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "monsopc_cpu_0_nios2_oci_xbrk monsopc:inst\|monsopc_cpu_0:cpu_0\|monsopc_cpu_0_nios2_oci:the_monsopc_cpu_0_nios2_oci\|monsopc_cpu_0_nios2_oci_xbrk:the_monsopc_cpu_0_nios2_oci_xbrk " "Elaborating entity \"monsopc_cpu_0_nios2_oci_xbrk\" for hierarchy \"monsopc:inst\|monsopc_cpu_0:cpu_0\|monsopc_cpu_0_nios2_oci:the_monsopc_cpu_0_nios2_oci\|monsopc_cpu_0_nios2_oci_xbrk:the_monsopc_cpu_0_nios2_oci_xbrk\"" {  } { { "monsopc/synthesis/submodules/monsopc_cpu_0.v" "the_monsopc_cpu_0_nios2_oci_xbrk" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/submodules/monsopc_cpu_0.v" 2929 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604670297968 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "monsopc_cpu_0_nios2_oci_dbrk monsopc:inst\|monsopc_cpu_0:cpu_0\|monsopc_cpu_0_nios2_oci:the_monsopc_cpu_0_nios2_oci\|monsopc_cpu_0_nios2_oci_dbrk:the_monsopc_cpu_0_nios2_oci_dbrk " "Elaborating entity \"monsopc_cpu_0_nios2_oci_dbrk\" for hierarchy \"monsopc:inst\|monsopc_cpu_0:cpu_0\|monsopc_cpu_0_nios2_oci:the_monsopc_cpu_0_nios2_oci\|monsopc_cpu_0_nios2_oci_dbrk:the_monsopc_cpu_0_nios2_oci_dbrk\"" {  } { { "monsopc/synthesis/submodules/monsopc_cpu_0.v" "the_monsopc_cpu_0_nios2_oci_dbrk" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/submodules/monsopc_cpu_0.v" 2955 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604670297981 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "monsopc_cpu_0_nios2_oci_itrace monsopc:inst\|monsopc_cpu_0:cpu_0\|monsopc_cpu_0_nios2_oci:the_monsopc_cpu_0_nios2_oci\|monsopc_cpu_0_nios2_oci_itrace:the_monsopc_cpu_0_nios2_oci_itrace " "Elaborating entity \"monsopc_cpu_0_nios2_oci_itrace\" for hierarchy \"monsopc:inst\|monsopc_cpu_0:cpu_0\|monsopc_cpu_0_nios2_oci:the_monsopc_cpu_0_nios2_oci\|monsopc_cpu_0_nios2_oci_itrace:the_monsopc_cpu_0_nios2_oci_itrace\"" {  } { { "monsopc/synthesis/submodules/monsopc_cpu_0.v" "the_monsopc_cpu_0_nios2_oci_itrace" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/submodules/monsopc_cpu_0.v" 2974 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604670297993 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "monsopc_cpu_0_nios2_oci_dtrace monsopc:inst\|monsopc_cpu_0:cpu_0\|monsopc_cpu_0_nios2_oci:the_monsopc_cpu_0_nios2_oci\|monsopc_cpu_0_nios2_oci_dtrace:the_monsopc_cpu_0_nios2_oci_dtrace " "Elaborating entity \"monsopc_cpu_0_nios2_oci_dtrace\" for hierarchy \"monsopc:inst\|monsopc_cpu_0:cpu_0\|monsopc_cpu_0_nios2_oci:the_monsopc_cpu_0_nios2_oci\|monsopc_cpu_0_nios2_oci_dtrace:the_monsopc_cpu_0_nios2_oci_dtrace\"" {  } { { "monsopc/synthesis/submodules/monsopc_cpu_0.v" "the_monsopc_cpu_0_nios2_oci_dtrace" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/submodules/monsopc_cpu_0.v" 2989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604670298014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "monsopc_cpu_0_nios2_oci_td_mode monsopc:inst\|monsopc_cpu_0:cpu_0\|monsopc_cpu_0_nios2_oci:the_monsopc_cpu_0_nios2_oci\|monsopc_cpu_0_nios2_oci_dtrace:the_monsopc_cpu_0_nios2_oci_dtrace\|monsopc_cpu_0_nios2_oci_td_mode:monsopc_cpu_0_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"monsopc_cpu_0_nios2_oci_td_mode\" for hierarchy \"monsopc:inst\|monsopc_cpu_0:cpu_0\|monsopc_cpu_0_nios2_oci:the_monsopc_cpu_0_nios2_oci\|monsopc_cpu_0_nios2_oci_dtrace:the_monsopc_cpu_0_nios2_oci_dtrace\|monsopc_cpu_0_nios2_oci_td_mode:monsopc_cpu_0_nios2_oci_trc_ctrl_td_mode\"" {  } { { "monsopc/synthesis/submodules/monsopc_cpu_0.v" "monsopc_cpu_0_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/submodules/monsopc_cpu_0.v" 1752 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604670298030 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "monsopc_cpu_0_nios2_oci_fifo monsopc:inst\|monsopc_cpu_0:cpu_0\|monsopc_cpu_0_nios2_oci:the_monsopc_cpu_0_nios2_oci\|monsopc_cpu_0_nios2_oci_fifo:the_monsopc_cpu_0_nios2_oci_fifo " "Elaborating entity \"monsopc_cpu_0_nios2_oci_fifo\" for hierarchy \"monsopc:inst\|monsopc_cpu_0:cpu_0\|monsopc_cpu_0_nios2_oci:the_monsopc_cpu_0_nios2_oci\|monsopc_cpu_0_nios2_oci_fifo:the_monsopc_cpu_0_nios2_oci_fifo\"" {  } { { "monsopc/synthesis/submodules/monsopc_cpu_0.v" "the_monsopc_cpu_0_nios2_oci_fifo" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/submodules/monsopc_cpu_0.v" 3008 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604670298038 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "monsopc_cpu_0_nios2_oci_compute_input_tm_cnt monsopc:inst\|monsopc_cpu_0:cpu_0\|monsopc_cpu_0_nios2_oci:the_monsopc_cpu_0_nios2_oci\|monsopc_cpu_0_nios2_oci_fifo:the_monsopc_cpu_0_nios2_oci_fifo\|monsopc_cpu_0_nios2_oci_compute_input_tm_cnt:the_monsopc_cpu_0_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"monsopc_cpu_0_nios2_oci_compute_input_tm_cnt\" for hierarchy \"monsopc:inst\|monsopc_cpu_0:cpu_0\|monsopc_cpu_0_nios2_oci:the_monsopc_cpu_0_nios2_oci\|monsopc_cpu_0_nios2_oci_fifo:the_monsopc_cpu_0_nios2_oci_fifo\|monsopc_cpu_0_nios2_oci_compute_input_tm_cnt:the_monsopc_cpu_0_nios2_oci_compute_input_tm_cnt\"" {  } { { "monsopc/synthesis/submodules/monsopc_cpu_0.v" "the_monsopc_cpu_0_nios2_oci_compute_input_tm_cnt" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/submodules/monsopc_cpu_0.v" 2083 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604670298079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "monsopc_cpu_0_nios2_oci_fifo_wrptr_inc monsopc:inst\|monsopc_cpu_0:cpu_0\|monsopc_cpu_0_nios2_oci:the_monsopc_cpu_0_nios2_oci\|monsopc_cpu_0_nios2_oci_fifo:the_monsopc_cpu_0_nios2_oci_fifo\|monsopc_cpu_0_nios2_oci_fifo_wrptr_inc:the_monsopc_cpu_0_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"monsopc_cpu_0_nios2_oci_fifo_wrptr_inc\" for hierarchy \"monsopc:inst\|monsopc_cpu_0:cpu_0\|monsopc_cpu_0_nios2_oci:the_monsopc_cpu_0_nios2_oci\|monsopc_cpu_0_nios2_oci_fifo:the_monsopc_cpu_0_nios2_oci_fifo\|monsopc_cpu_0_nios2_oci_fifo_wrptr_inc:the_monsopc_cpu_0_nios2_oci_fifo_wrptr_inc\"" {  } { { "monsopc/synthesis/submodules/monsopc_cpu_0.v" "the_monsopc_cpu_0_nios2_oci_fifo_wrptr_inc" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/submodules/monsopc_cpu_0.v" 2092 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604670298088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "monsopc_cpu_0_nios2_oci_fifo_cnt_inc monsopc:inst\|monsopc_cpu_0:cpu_0\|monsopc_cpu_0_nios2_oci:the_monsopc_cpu_0_nios2_oci\|monsopc_cpu_0_nios2_oci_fifo:the_monsopc_cpu_0_nios2_oci_fifo\|monsopc_cpu_0_nios2_oci_fifo_cnt_inc:the_monsopc_cpu_0_nios2_oci_fifo_cnt_inc " "Elaborating entity \"monsopc_cpu_0_nios2_oci_fifo_cnt_inc\" for hierarchy \"monsopc:inst\|monsopc_cpu_0:cpu_0\|monsopc_cpu_0_nios2_oci:the_monsopc_cpu_0_nios2_oci\|monsopc_cpu_0_nios2_oci_fifo:the_monsopc_cpu_0_nios2_oci_fifo\|monsopc_cpu_0_nios2_oci_fifo_cnt_inc:the_monsopc_cpu_0_nios2_oci_fifo_cnt_inc\"" {  } { { "monsopc/synthesis/submodules/monsopc_cpu_0.v" "the_monsopc_cpu_0_nios2_oci_fifo_cnt_inc" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/submodules/monsopc_cpu_0.v" 2101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604670298095 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "monsopc_cpu_0_oci_test_bench monsopc:inst\|monsopc_cpu_0:cpu_0\|monsopc_cpu_0_nios2_oci:the_monsopc_cpu_0_nios2_oci\|monsopc_cpu_0_nios2_oci_fifo:the_monsopc_cpu_0_nios2_oci_fifo\|monsopc_cpu_0_oci_test_bench:the_monsopc_cpu_0_oci_test_bench " "Elaborating entity \"monsopc_cpu_0_oci_test_bench\" for hierarchy \"monsopc:inst\|monsopc_cpu_0:cpu_0\|monsopc_cpu_0_nios2_oci:the_monsopc_cpu_0_nios2_oci\|monsopc_cpu_0_nios2_oci_fifo:the_monsopc_cpu_0_nios2_oci_fifo\|monsopc_cpu_0_oci_test_bench:the_monsopc_cpu_0_oci_test_bench\"" {  } { { "monsopc/synthesis/submodules/monsopc_cpu_0.v" "the_monsopc_cpu_0_oci_test_bench" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/submodules/monsopc_cpu_0.v" 2109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604670298103 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "monsopc_cpu_0_oci_test_bench " "Entity \"monsopc_cpu_0_oci_test_bench\" contains only dangling pins" {  } { { "monsopc/synthesis/submodules/monsopc_cpu_0.v" "the_monsopc_cpu_0_oci_test_bench" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/submodules/monsopc_cpu_0.v" 2109 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Quartus II" 0 -1 1604670298104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "monsopc_cpu_0_nios2_oci_pib monsopc:inst\|monsopc_cpu_0:cpu_0\|monsopc_cpu_0_nios2_oci:the_monsopc_cpu_0_nios2_oci\|monsopc_cpu_0_nios2_oci_pib:the_monsopc_cpu_0_nios2_oci_pib " "Elaborating entity \"monsopc_cpu_0_nios2_oci_pib\" for hierarchy \"monsopc:inst\|monsopc_cpu_0:cpu_0\|monsopc_cpu_0_nios2_oci:the_monsopc_cpu_0_nios2_oci\|monsopc_cpu_0_nios2_oci_pib:the_monsopc_cpu_0_nios2_oci_pib\"" {  } { { "monsopc/synthesis/submodules/monsopc_cpu_0.v" "the_monsopc_cpu_0_nios2_oci_pib" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/submodules/monsopc_cpu_0.v" 3018 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604670298112 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "monsopc_cpu_0_nios2_oci_im monsopc:inst\|monsopc_cpu_0:cpu_0\|monsopc_cpu_0_nios2_oci:the_monsopc_cpu_0_nios2_oci\|monsopc_cpu_0_nios2_oci_im:the_monsopc_cpu_0_nios2_oci_im " "Elaborating entity \"monsopc_cpu_0_nios2_oci_im\" for hierarchy \"monsopc:inst\|monsopc_cpu_0:cpu_0\|monsopc_cpu_0_nios2_oci:the_monsopc_cpu_0_nios2_oci\|monsopc_cpu_0_nios2_oci_im:the_monsopc_cpu_0_nios2_oci_im\"" {  } { { "monsopc/synthesis/submodules/monsopc_cpu_0.v" "the_monsopc_cpu_0_nios2_oci_im" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/submodules/monsopc_cpu_0.v" 3039 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604670298121 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "monsopc_cpu_0_jtag_debug_module_wrapper monsopc:inst\|monsopc_cpu_0:cpu_0\|monsopc_cpu_0_nios2_oci:the_monsopc_cpu_0_nios2_oci\|monsopc_cpu_0_jtag_debug_module_wrapper:the_monsopc_cpu_0_jtag_debug_module_wrapper " "Elaborating entity \"monsopc_cpu_0_jtag_debug_module_wrapper\" for hierarchy \"monsopc:inst\|monsopc_cpu_0:cpu_0\|monsopc_cpu_0_nios2_oci:the_monsopc_cpu_0_nios2_oci\|monsopc_cpu_0_jtag_debug_module_wrapper:the_monsopc_cpu_0_jtag_debug_module_wrapper\"" {  } { { "monsopc/synthesis/submodules/monsopc_cpu_0.v" "the_monsopc_cpu_0_jtag_debug_module_wrapper" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/submodules/monsopc_cpu_0.v" 3144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604670298131 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "monsopc_cpu_0_jtag_debug_module_tck monsopc:inst\|monsopc_cpu_0:cpu_0\|monsopc_cpu_0_nios2_oci:the_monsopc_cpu_0_nios2_oci\|monsopc_cpu_0_jtag_debug_module_wrapper:the_monsopc_cpu_0_jtag_debug_module_wrapper\|monsopc_cpu_0_jtag_debug_module_tck:the_monsopc_cpu_0_jtag_debug_module_tck " "Elaborating entity \"monsopc_cpu_0_jtag_debug_module_tck\" for hierarchy \"monsopc:inst\|monsopc_cpu_0:cpu_0\|monsopc_cpu_0_nios2_oci:the_monsopc_cpu_0_nios2_oci\|monsopc_cpu_0_jtag_debug_module_wrapper:the_monsopc_cpu_0_jtag_debug_module_wrapper\|monsopc_cpu_0_jtag_debug_module_tck:the_monsopc_cpu_0_jtag_debug_module_tck\"" {  } { { "monsopc/synthesis/submodules/monsopc_cpu_0_jtag_debug_module_wrapper.v" "the_monsopc_cpu_0_jtag_debug_module_tck" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/submodules/monsopc_cpu_0_jtag_debug_module_wrapper.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604670298146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "monsopc_cpu_0_jtag_debug_module_sysclk monsopc:inst\|monsopc_cpu_0:cpu_0\|monsopc_cpu_0_nios2_oci:the_monsopc_cpu_0_nios2_oci\|monsopc_cpu_0_jtag_debug_module_wrapper:the_monsopc_cpu_0_jtag_debug_module_wrapper\|monsopc_cpu_0_jtag_debug_module_sysclk:the_monsopc_cpu_0_jtag_debug_module_sysclk " "Elaborating entity \"monsopc_cpu_0_jtag_debug_module_sysclk\" for hierarchy \"monsopc:inst\|monsopc_cpu_0:cpu_0\|monsopc_cpu_0_nios2_oci:the_monsopc_cpu_0_nios2_oci\|monsopc_cpu_0_jtag_debug_module_wrapper:the_monsopc_cpu_0_jtag_debug_module_wrapper\|monsopc_cpu_0_jtag_debug_module_sysclk:the_monsopc_cpu_0_jtag_debug_module_sysclk\"" {  } { { "monsopc/synthesis/submodules/monsopc_cpu_0_jtag_debug_module_wrapper.v" "the_monsopc_cpu_0_jtag_debug_module_sysclk" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/submodules/monsopc_cpu_0_jtag_debug_module_wrapper.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604670298170 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic monsopc:inst\|monsopc_cpu_0:cpu_0\|monsopc_cpu_0_nios2_oci:the_monsopc_cpu_0_nios2_oci\|monsopc_cpu_0_jtag_debug_module_wrapper:the_monsopc_cpu_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:monsopc_cpu_0_jtag_debug_module_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"monsopc:inst\|monsopc_cpu_0:cpu_0\|monsopc_cpu_0_nios2_oci:the_monsopc_cpu_0_nios2_oci\|monsopc_cpu_0_jtag_debug_module_wrapper:the_monsopc_cpu_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:monsopc_cpu_0_jtag_debug_module_phy\"" {  } { { "monsopc/synthesis/submodules/monsopc_cpu_0_jtag_debug_module_wrapper.v" "monsopc_cpu_0_jtag_debug_module_phy" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/submodules/monsopc_cpu_0_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604670298213 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "monsopc:inst\|monsopc_cpu_0:cpu_0\|monsopc_cpu_0_nios2_oci:the_monsopc_cpu_0_nios2_oci\|monsopc_cpu_0_jtag_debug_module_wrapper:the_monsopc_cpu_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:monsopc_cpu_0_jtag_debug_module_phy " "Elaborated megafunction instantiation \"monsopc:inst\|monsopc_cpu_0:cpu_0\|monsopc_cpu_0_nios2_oci:the_monsopc_cpu_0_nios2_oci\|monsopc_cpu_0_jtag_debug_module_wrapper:the_monsopc_cpu_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:monsopc_cpu_0_jtag_debug_module_phy\"" {  } { { "monsopc/synthesis/submodules/monsopc_cpu_0_jtag_debug_module_wrapper.v" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/submodules/monsopc_cpu_0_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1604670298221 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "monsopc:inst\|monsopc_cpu_0:cpu_0\|monsopc_cpu_0_nios2_oci:the_monsopc_cpu_0_nios2_oci\|monsopc_cpu_0_jtag_debug_module_wrapper:the_monsopc_cpu_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:monsopc_cpu_0_jtag_debug_module_phy " "Instantiated megafunction \"monsopc:inst\|monsopc_cpu_0:cpu_0\|monsopc_cpu_0_nios2_oci:the_monsopc_cpu_0_nios2_oci\|monsopc_cpu_0_jtag_debug_module_wrapper:the_monsopc_cpu_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:monsopc_cpu_0_jtag_debug_module_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604670298223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604670298223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604670298223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604670298223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604670298223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604670298223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604670298223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604670298223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604670298223 ""}  } { { "monsopc/synthesis/submodules/monsopc_cpu_0_jtag_debug_module_wrapper.v" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/submodules/monsopc_cpu_0_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1604670298223 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl monsopc:inst\|monsopc_cpu_0:cpu_0\|monsopc_cpu_0_nios2_oci:the_monsopc_cpu_0_nios2_oci\|monsopc_cpu_0_jtag_debug_module_wrapper:the_monsopc_cpu_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:monsopc_cpu_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"monsopc:inst\|monsopc_cpu_0:cpu_0\|monsopc_cpu_0_nios2_oci:the_monsopc_cpu_0_nios2_oci\|monsopc_cpu_0_jtag_debug_module_wrapper:the_monsopc_cpu_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:monsopc_cpu_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/altera/15.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604670298225 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "monsopc:inst\|monsopc_cpu_0:cpu_0\|monsopc_cpu_0_nios2_oci:the_monsopc_cpu_0_nios2_oci\|monsopc_cpu_0_jtag_debug_module_wrapper:the_monsopc_cpu_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:monsopc_cpu_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst monsopc:inst\|monsopc_cpu_0:cpu_0\|monsopc_cpu_0_nios2_oci:the_monsopc_cpu_0_nios2_oci\|monsopc_cpu_0_jtag_debug_module_wrapper:the_monsopc_cpu_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:monsopc_cpu_0_jtag_debug_module_phy " "Elaborated megafunction instantiation \"monsopc:inst\|monsopc_cpu_0:cpu_0\|monsopc_cpu_0_nios2_oci:the_monsopc_cpu_0_nios2_oci\|monsopc_cpu_0_jtag_debug_module_wrapper:the_monsopc_cpu_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:monsopc_cpu_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"monsopc:inst\|monsopc_cpu_0:cpu_0\|monsopc_cpu_0_nios2_oci:the_monsopc_cpu_0_nios2_oci\|monsopc_cpu_0_jtag_debug_module_wrapper:the_monsopc_cpu_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:monsopc_cpu_0_jtag_debug_module_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } } { "monsopc/synthesis/submodules/monsopc_cpu_0_jtag_debug_module_wrapper.v" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/submodules/monsopc_cpu_0_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604670298234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter monsopc:inst\|monsopc_cpu_0:cpu_0\|monsopc_cpu_0_nios2_oci:the_monsopc_cpu_0_nios2_oci\|monsopc_cpu_0_jtag_debug_module_wrapper:the_monsopc_cpu_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:monsopc_cpu_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"monsopc:inst\|monsopc_cpu_0:cpu_0\|monsopc_cpu_0_nios2_oci:the_monsopc_cpu_0_nios2_oci\|monsopc_cpu_0_jtag_debug_module_wrapper:the_monsopc_cpu_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:monsopc_cpu_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/altera/15.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604670298279 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl monsopc:inst\|monsopc_cpu_0:cpu_0\|monsopc_cpu_0_nios2_oci:the_monsopc_cpu_0_nios2_oci\|monsopc_cpu_0_jtag_debug_module_wrapper:the_monsopc_cpu_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:monsopc_cpu_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"monsopc:inst\|monsopc_cpu_0:cpu_0\|monsopc_cpu_0_nios2_oci:the_monsopc_cpu_0_nios2_oci\|monsopc_cpu_0_jtag_debug_module_wrapper:the_monsopc_cpu_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:monsopc_cpu_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/altera/15.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604670298336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "monsopc_jtag_uart_0 monsopc:inst\|monsopc_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"monsopc_jtag_uart_0\" for hierarchy \"monsopc:inst\|monsopc_jtag_uart_0:jtag_uart_0\"" {  } { { "monsopc/synthesis/monsopc.vhd" "jtag_uart_0" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/monsopc.vhd" 332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604670298351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "monsopc_jtag_uart_0_scfifo_w monsopc:inst\|monsopc_jtag_uart_0:jtag_uart_0\|monsopc_jtag_uart_0_scfifo_w:the_monsopc_jtag_uart_0_scfifo_w " "Elaborating entity \"monsopc_jtag_uart_0_scfifo_w\" for hierarchy \"monsopc:inst\|monsopc_jtag_uart_0:jtag_uart_0\|monsopc_jtag_uart_0_scfifo_w:the_monsopc_jtag_uart_0_scfifo_w\"" {  } { { "monsopc/synthesis/submodules/monsopc_jtag_uart_0.v" "the_monsopc_jtag_uart_0_scfifo_w" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/submodules/monsopc_jtag_uart_0.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604670298363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo monsopc:inst\|monsopc_jtag_uart_0:jtag_uart_0\|monsopc_jtag_uart_0_scfifo_w:the_monsopc_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"monsopc:inst\|monsopc_jtag_uart_0:jtag_uart_0\|monsopc_jtag_uart_0_scfifo_w:the_monsopc_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "monsopc/synthesis/submodules/monsopc_jtag_uart_0.v" "wfifo" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/submodules/monsopc_jtag_uart_0.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604670298433 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "monsopc:inst\|monsopc_jtag_uart_0:jtag_uart_0\|monsopc_jtag_uart_0_scfifo_w:the_monsopc_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"monsopc:inst\|monsopc_jtag_uart_0:jtag_uart_0\|monsopc_jtag_uart_0_scfifo_w:the_monsopc_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "monsopc/synthesis/submodules/monsopc_jtag_uart_0.v" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/submodules/monsopc_jtag_uart_0.v" 137 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1604670298443 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "monsopc:inst\|monsopc_jtag_uart_0:jtag_uart_0\|monsopc_jtag_uart_0_scfifo_w:the_monsopc_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"monsopc:inst\|monsopc_jtag_uart_0:jtag_uart_0\|monsopc_jtag_uart_0_scfifo_w:the_monsopc_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604670298444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604670298444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604670298444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604670298444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604670298444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604670298444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604670298444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604670298444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604670298444 ""}  } { { "monsopc/synthesis/submodules/monsopc_jtag_uart_0.v" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/submodules/monsopc_jtag_uart_0.v" 137 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1604670298444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_jr21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_jr21 " "Found entity 1: scfifo_jr21" {  } { { "db/scfifo_jr21.tdf" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/db/scfifo_jr21.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604670298495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604670298495 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_jr21 monsopc:inst\|monsopc_jtag_uart_0:jtag_uart_0\|monsopc_jtag_uart_0_scfifo_w:the_monsopc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated " "Elaborating entity \"scfifo_jr21\" for hierarchy \"monsopc:inst\|monsopc_jtag_uart_0:jtag_uart_0\|monsopc_jtag_uart_0_scfifo_w:the_monsopc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604670298496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_q131.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_q131.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_q131 " "Found entity 1: a_dpfifo_q131" {  } { { "db/a_dpfifo_q131.tdf" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/db/a_dpfifo_q131.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604670298519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604670298519 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_q131 monsopc:inst\|monsopc_jtag_uart_0:jtag_uart_0\|monsopc_jtag_uart_0_scfifo_w:the_monsopc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo " "Elaborating entity \"a_dpfifo_q131\" for hierarchy \"monsopc:inst\|monsopc_jtag_uart_0:jtag_uart_0\|monsopc_jtag_uart_0_scfifo_w:the_monsopc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\"" {  } { { "db/scfifo_jr21.tdf" "dpfifo" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/db/scfifo_jr21.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604670298520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/db/a_fefifo_7cf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604670298541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604670298541 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf monsopc:inst\|monsopc_jtag_uart_0:jtag_uart_0\|monsopc_jtag_uart_0_scfifo_w:the_monsopc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"monsopc:inst\|monsopc_jtag_uart_0:jtag_uart_0\|monsopc_jtag_uart_0_scfifo_w:the_monsopc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_q131.tdf" "fifo_state" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/db/a_dpfifo_q131.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604670298542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_do7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_do7 " "Found entity 1: cntr_do7" {  } { { "db/cntr_do7.tdf" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/db/cntr_do7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604670298602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604670298602 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_do7 monsopc:inst\|monsopc_jtag_uart_0:jtag_uart_0\|monsopc_jtag_uart_0_scfifo_w:the_monsopc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw " "Elaborating entity \"cntr_do7\" for hierarchy \"monsopc:inst\|monsopc_jtag_uart_0:jtag_uart_0\|monsopc_jtag_uart_0_scfifo_w:the_monsopc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/db/a_fefifo_7cf.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604670298603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_nl21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_nl21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_nl21 " "Found entity 1: dpram_nl21" {  } { { "db/dpram_nl21.tdf" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/db/dpram_nl21.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604670298662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604670298662 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_nl21 monsopc:inst\|monsopc_jtag_uart_0:jtag_uart_0\|monsopc_jtag_uart_0_scfifo_w:the_monsopc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram " "Elaborating entity \"dpram_nl21\" for hierarchy \"monsopc:inst\|monsopc_jtag_uart_0:jtag_uart_0\|monsopc_jtag_uart_0_scfifo_w:the_monsopc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\"" {  } { { "db/a_dpfifo_q131.tdf" "FIFOram" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/db/a_dpfifo_q131.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604670298663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r1m1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r1m1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r1m1 " "Found entity 1: altsyncram_r1m1" {  } { { "db/altsyncram_r1m1.tdf" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/db/altsyncram_r1m1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604670298725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604670298725 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_r1m1 monsopc:inst\|monsopc_jtag_uart_0:jtag_uart_0\|monsopc_jtag_uart_0_scfifo_w:the_monsopc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\|altsyncram_r1m1:altsyncram1 " "Elaborating entity \"altsyncram_r1m1\" for hierarchy \"monsopc:inst\|monsopc_jtag_uart_0:jtag_uart_0\|monsopc_jtag_uart_0_scfifo_w:the_monsopc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\|altsyncram_r1m1:altsyncram1\"" {  } { { "db/dpram_nl21.tdf" "altsyncram1" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/db/dpram_nl21.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604670298726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ob " "Found entity 1: cntr_1ob" {  } { { "db/cntr_1ob.tdf" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/db/cntr_1ob.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604670298791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604670298791 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ob monsopc:inst\|monsopc_jtag_uart_0:jtag_uart_0\|monsopc_jtag_uart_0_scfifo_w:the_monsopc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|cntr_1ob:rd_ptr_count " "Elaborating entity \"cntr_1ob\" for hierarchy \"monsopc:inst\|monsopc_jtag_uart_0:jtag_uart_0\|monsopc_jtag_uart_0_scfifo_w:the_monsopc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|cntr_1ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_q131.tdf" "rd_ptr_count" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/db/a_dpfifo_q131.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604670298792 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "monsopc_jtag_uart_0_scfifo_r monsopc:inst\|monsopc_jtag_uart_0:jtag_uart_0\|monsopc_jtag_uart_0_scfifo_r:the_monsopc_jtag_uart_0_scfifo_r " "Elaborating entity \"monsopc_jtag_uart_0_scfifo_r\" for hierarchy \"monsopc:inst\|monsopc_jtag_uart_0:jtag_uart_0\|monsopc_jtag_uart_0_scfifo_r:the_monsopc_jtag_uart_0_scfifo_r\"" {  } { { "monsopc/synthesis/submodules/monsopc_jtag_uart_0.v" "the_monsopc_jtag_uart_0_scfifo_r" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/submodules/monsopc_jtag_uart_0.v" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604670298803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic monsopc:inst\|monsopc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:monsopc_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"monsopc:inst\|monsopc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:monsopc_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "monsopc/synthesis/submodules/monsopc_jtag_uart_0.v" "monsopc_jtag_uart_0_alt_jtag_atlantic" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/submodules/monsopc_jtag_uart_0.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604670298920 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "monsopc:inst\|monsopc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:monsopc_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"monsopc:inst\|monsopc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:monsopc_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "monsopc/synthesis/submodules/monsopc_jtag_uart_0.v" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/submodules/monsopc_jtag_uart_0.v" 564 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1604670298942 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "monsopc:inst\|monsopc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:monsopc_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"monsopc:inst\|monsopc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:monsopc_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604670298943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604670298943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604670298943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604670298943 ""}  } { { "monsopc/synthesis/submodules/monsopc_jtag_uart_0.v" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/submodules/monsopc_jtag_uart_0.v" 564 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1604670298943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_sld_agent_endpoint monsopc:inst\|monsopc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:monsopc_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst " "Elaborating entity \"altera_sld_agent_endpoint\" for hierarchy \"monsopc:inst\|monsopc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:monsopc_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/altera/15.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604670298970 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "monsopc:inst\|monsopc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:monsopc_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst monsopc:inst\|monsopc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:monsopc_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"monsopc:inst\|monsopc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:monsopc_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\", which is child of megafunction instantiation \"monsopc:inst\|monsopc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:monsopc_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "alt_jtag_atlantic.v" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } } { "monsopc/synthesis/submodules/monsopc_jtag_uart_0.v" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/submodules/monsopc_jtag_uart_0.v" 564 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604670298978 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_fabric_endpoint monsopc:inst\|monsopc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:monsopc_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep " "Elaborating entity \"altera_fabric_endpoint\" for hierarchy \"monsopc:inst\|monsopc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:monsopc_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\"" {  } { { "altera_sld_agent_endpoint.vhd" "ep" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604670298998 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "monsopc:inst\|monsopc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:monsopc_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep monsopc:inst\|monsopc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:monsopc_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"monsopc:inst\|monsopc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:monsopc_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\", which is child of megafunction instantiation \"monsopc:inst\|monsopc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:monsopc_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "altera_sld_agent_endpoint.vhd" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 247 0 0 } } { "monsopc/synthesis/submodules/monsopc_jtag_uart_0.v" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/submodules/monsopc_jtag_uart_0.v" 564 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604670299006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "monsopc_leds monsopc:inst\|monsopc_leds:leds " "Elaborating entity \"monsopc_leds\" for hierarchy \"monsopc:inst\|monsopc_leds:leds\"" {  } { { "monsopc/synthesis/monsopc.vhd" "leds" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/monsopc.vhd" 346 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604670299009 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "monsopc_sram monsopc:inst\|monsopc_sram:sram " "Elaborating entity \"monsopc_sram\" for hierarchy \"monsopc:inst\|monsopc_sram:sram\"" {  } { { "monsopc/synthesis/monsopc.vhd" "sram" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/monsopc.vhd" 358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604670299017 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram monsopc:inst\|monsopc_sram:sram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"monsopc:inst\|monsopc_sram:sram\|altsyncram:the_altsyncram\"" {  } { { "monsopc/synthesis/submodules/monsopc_sram.v" "the_altsyncram" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/submodules/monsopc_sram.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604670299029 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "monsopc:inst\|monsopc_sram:sram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"monsopc:inst\|monsopc_sram:sram\|altsyncram:the_altsyncram\"" {  } { { "monsopc/synthesis/submodules/monsopc_sram.v" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/submodules/monsopc_sram.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1604670299043 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "monsopc:inst\|monsopc_sram:sram\|altsyncram:the_altsyncram " "Instantiated megafunction \"monsopc:inst\|monsopc_sram:sram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604670299045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file monsopc_sram.hex " "Parameter \"init_file\" = \"monsopc_sram.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604670299045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604670299045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 5000 " "Parameter \"maximum_depth\" = \"5000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604670299045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 5000 " "Parameter \"numwords_a\" = \"5000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604670299045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604670299045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604670299045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604670299045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604670299045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604670299045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604670299045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604670299045 ""}  } { { "monsopc/synthesis/submodules/monsopc_sram.v" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/submodules/monsopc_sram.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1604670299045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nub1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nub1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nub1 " "Found entity 1: altsyncram_nub1" {  } { { "db/altsyncram_nub1.tdf" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/db/altsyncram_nub1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604670299107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604670299107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nub1 monsopc:inst\|monsopc_sram:sram\|altsyncram:the_altsyncram\|altsyncram_nub1:auto_generated " "Elaborating entity \"altsyncram_nub1\" for hierarchy \"monsopc:inst\|monsopc_sram:sram\|altsyncram:the_altsyncram\|altsyncram_nub1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604670299107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "monsopc_sysid monsopc:inst\|monsopc_sysid:sysid " "Elaborating entity \"monsopc_sysid\" for hierarchy \"monsopc:inst\|monsopc_sysid:sysid\"" {  } { { "monsopc/synthesis/monsopc.vhd" "sysid" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/monsopc.vhd" 372 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604670299391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "monsopc_mm_interconnect_0 monsopc:inst\|monsopc_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"monsopc_mm_interconnect_0\" for hierarchy \"monsopc:inst\|monsopc_mm_interconnect_0:mm_interconnect_0\"" {  } { { "monsopc/synthesis/monsopc.vhd" "mm_interconnect_0" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/monsopc.vhd" 380 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604670299401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator monsopc:inst\|monsopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"monsopc:inst\|monsopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_0_data_master_translator\"" {  } { { "monsopc/synthesis/submodules/monsopc_mm_interconnect_0.v" "cpu_0_data_master_translator" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/submodules/monsopc_mm_interconnect_0.v" 538 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604670299666 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator monsopc:inst\|monsopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"monsopc:inst\|monsopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_0_instruction_master_translator\"" {  } { { "monsopc/synthesis/submodules/monsopc_mm_interconnect_0.v" "cpu_0_instruction_master_translator" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/submodules/monsopc_mm_interconnect_0.v" 598 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604670299684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator monsopc:inst\|monsopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"monsopc:inst\|monsopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "monsopc/synthesis/submodules/monsopc_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/submodules/monsopc_mm_interconnect_0.v" 662 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604670299706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator monsopc:inst\|monsopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"monsopc:inst\|monsopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_control_slave_translator\"" {  } { { "monsopc/synthesis/submodules/monsopc_mm_interconnect_0.v" "sysid_control_slave_translator" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/submodules/monsopc_mm_interconnect_0.v" 726 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604670299728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator monsopc:inst\|monsopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_0_jtag_debug_module_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"monsopc:inst\|monsopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_0_jtag_debug_module_translator\"" {  } { { "monsopc/synthesis/submodules/monsopc_mm_interconnect_0.v" "cpu_0_jtag_debug_module_translator" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/submodules/monsopc_mm_interconnect_0.v" 790 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604670299749 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator monsopc:inst\|monsopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"monsopc:inst\|monsopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sram_s1_translator\"" {  } { { "monsopc/synthesis/submodules/monsopc_mm_interconnect_0.v" "sram_s1_translator" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/submodules/monsopc_mm_interconnect_0.v" 854 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604670299770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator monsopc:inst\|monsopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:leds_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"monsopc:inst\|monsopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:leds_s1_translator\"" {  } { { "monsopc/synthesis/submodules/monsopc_mm_interconnect_0.v" "leds_s1_translator" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/submodules/monsopc_mm_interconnect_0.v" 918 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604670299791 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent monsopc:inst\|monsopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"monsopc:inst\|monsopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_0_data_master_agent\"" {  } { { "monsopc/synthesis/submodules/monsopc_mm_interconnect_0.v" "cpu_0_data_master_agent" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/submodules/monsopc_mm_interconnect_0.v" 1063 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604670299814 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent monsopc:inst\|monsopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"monsopc:inst\|monsopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_0_instruction_master_agent\"" {  } { { "monsopc/synthesis/submodules/monsopc_mm_interconnect_0.v" "cpu_0_instruction_master_agent" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/submodules/monsopc_mm_interconnect_0.v" 1144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604670299831 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent monsopc:inst\|monsopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"monsopc:inst\|monsopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\"" {  } { { "monsopc/synthesis/submodules/monsopc_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/submodules/monsopc_mm_interconnect_0.v" 1228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604670299847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor monsopc:inst\|monsopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"monsopc:inst\|monsopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "monsopc/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604670299870 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo monsopc:inst\|monsopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"monsopc:inst\|monsopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "monsopc/synthesis/submodules/monsopc_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/submodules/monsopc_mm_interconnect_0.v" 1269 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604670299887 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "monsopc_mm_interconnect_0_router monsopc:inst\|monsopc_mm_interconnect_0:mm_interconnect_0\|monsopc_mm_interconnect_0_router:router " "Elaborating entity \"monsopc_mm_interconnect_0_router\" for hierarchy \"monsopc:inst\|monsopc_mm_interconnect_0:mm_interconnect_0\|monsopc_mm_interconnect_0_router:router\"" {  } { { "monsopc/synthesis/submodules/monsopc_mm_interconnect_0.v" "router" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/submodules/monsopc_mm_interconnect_0.v" 1910 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604670299949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "monsopc_mm_interconnect_0_router_default_decode monsopc:inst\|monsopc_mm_interconnect_0:mm_interconnect_0\|monsopc_mm_interconnect_0_router:router\|monsopc_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"monsopc_mm_interconnect_0_router_default_decode\" for hierarchy \"monsopc:inst\|monsopc_mm_interconnect_0:mm_interconnect_0\|monsopc_mm_interconnect_0_router:router\|monsopc_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "monsopc/synthesis/submodules/monsopc_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/submodules/monsopc_mm_interconnect_0_router.sv" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604670299978 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "monsopc_mm_interconnect_0_router_001 monsopc:inst\|monsopc_mm_interconnect_0:mm_interconnect_0\|monsopc_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"monsopc_mm_interconnect_0_router_001\" for hierarchy \"monsopc:inst\|monsopc_mm_interconnect_0:mm_interconnect_0\|monsopc_mm_interconnect_0_router_001:router_001\"" {  } { { "monsopc/synthesis/submodules/monsopc_mm_interconnect_0.v" "router_001" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/submodules/monsopc_mm_interconnect_0.v" 1926 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604670299985 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "monsopc_mm_interconnect_0_router_001_default_decode monsopc:inst\|monsopc_mm_interconnect_0:mm_interconnect_0\|monsopc_mm_interconnect_0_router_001:router_001\|monsopc_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"monsopc_mm_interconnect_0_router_001_default_decode\" for hierarchy \"monsopc:inst\|monsopc_mm_interconnect_0:mm_interconnect_0\|monsopc_mm_interconnect_0_router_001:router_001\|monsopc_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "monsopc/synthesis/submodules/monsopc_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/submodules/monsopc_mm_interconnect_0_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604670300007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "monsopc_mm_interconnect_0_router_002 monsopc:inst\|monsopc_mm_interconnect_0:mm_interconnect_0\|monsopc_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"monsopc_mm_interconnect_0_router_002\" for hierarchy \"monsopc:inst\|monsopc_mm_interconnect_0:mm_interconnect_0\|monsopc_mm_interconnect_0_router_002:router_002\"" {  } { { "monsopc/synthesis/submodules/monsopc_mm_interconnect_0.v" "router_002" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/submodules/monsopc_mm_interconnect_0.v" 1942 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604670300014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "monsopc_mm_interconnect_0_router_002_default_decode monsopc:inst\|monsopc_mm_interconnect_0:mm_interconnect_0\|monsopc_mm_interconnect_0_router_002:router_002\|monsopc_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"monsopc_mm_interconnect_0_router_002_default_decode\" for hierarchy \"monsopc:inst\|monsopc_mm_interconnect_0:mm_interconnect_0\|monsopc_mm_interconnect_0_router_002:router_002\|monsopc_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "monsopc/synthesis/submodules/monsopc_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/submodules/monsopc_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604670300026 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "monsopc_mm_interconnect_0_router_004 monsopc:inst\|monsopc_mm_interconnect_0:mm_interconnect_0\|monsopc_mm_interconnect_0_router_004:router_004 " "Elaborating entity \"monsopc_mm_interconnect_0_router_004\" for hierarchy \"monsopc:inst\|monsopc_mm_interconnect_0:mm_interconnect_0\|monsopc_mm_interconnect_0_router_004:router_004\"" {  } { { "monsopc/synthesis/submodules/monsopc_mm_interconnect_0.v" "router_004" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/submodules/monsopc_mm_interconnect_0.v" 1974 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604670300036 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "monsopc_mm_interconnect_0_router_004_default_decode monsopc:inst\|monsopc_mm_interconnect_0:mm_interconnect_0\|monsopc_mm_interconnect_0_router_004:router_004\|monsopc_mm_interconnect_0_router_004_default_decode:the_default_decode " "Elaborating entity \"monsopc_mm_interconnect_0_router_004_default_decode\" for hierarchy \"monsopc:inst\|monsopc_mm_interconnect_0:mm_interconnect_0\|monsopc_mm_interconnect_0_router_004:router_004\|monsopc_mm_interconnect_0_router_004_default_decode:the_default_decode\"" {  } { { "monsopc/synthesis/submodules/monsopc_mm_interconnect_0_router_004.sv" "the_default_decode" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/submodules/monsopc_mm_interconnect_0_router_004.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604670300048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "monsopc_mm_interconnect_0_cmd_demux monsopc:inst\|monsopc_mm_interconnect_0:mm_interconnect_0\|monsopc_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"monsopc_mm_interconnect_0_cmd_demux\" for hierarchy \"monsopc:inst\|monsopc_mm_interconnect_0:mm_interconnect_0\|monsopc_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "monsopc/synthesis/submodules/monsopc_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/submodules/monsopc_mm_interconnect_0.v" 2069 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604670300062 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "monsopc_mm_interconnect_0_cmd_demux_001 monsopc:inst\|monsopc_mm_interconnect_0:mm_interconnect_0\|monsopc_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"monsopc_mm_interconnect_0_cmd_demux_001\" for hierarchy \"monsopc:inst\|monsopc_mm_interconnect_0:mm_interconnect_0\|monsopc_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "monsopc/synthesis/submodules/monsopc_mm_interconnect_0.v" "cmd_demux_001" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/submodules/monsopc_mm_interconnect_0.v" 2092 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604670300079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "monsopc_mm_interconnect_0_cmd_mux monsopc:inst\|monsopc_mm_interconnect_0:mm_interconnect_0\|monsopc_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"monsopc_mm_interconnect_0_cmd_mux\" for hierarchy \"monsopc:inst\|monsopc_mm_interconnect_0:mm_interconnect_0\|monsopc_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "monsopc/synthesis/submodules/monsopc_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/submodules/monsopc_mm_interconnect_0.v" 2109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604670300094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "monsopc_mm_interconnect_0_cmd_mux_002 monsopc:inst\|monsopc_mm_interconnect_0:mm_interconnect_0\|monsopc_mm_interconnect_0_cmd_mux_002:cmd_mux_002 " "Elaborating entity \"monsopc_mm_interconnect_0_cmd_mux_002\" for hierarchy \"monsopc:inst\|monsopc_mm_interconnect_0:mm_interconnect_0\|monsopc_mm_interconnect_0_cmd_mux_002:cmd_mux_002\"" {  } { { "monsopc/synthesis/submodules/monsopc_mm_interconnect_0.v" "cmd_mux_002" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/submodules/monsopc_mm_interconnect_0.v" 2149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604670300108 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator monsopc:inst\|monsopc_mm_interconnect_0:mm_interconnect_0\|monsopc_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"monsopc:inst\|monsopc_mm_interconnect_0:mm_interconnect_0\|monsopc_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\"" {  } { { "monsopc/synthesis/submodules/monsopc_mm_interconnect_0_cmd_mux_002.sv" "arb" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/submodules/monsopc_mm_interconnect_0_cmd_mux_002.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604670300127 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder monsopc:inst\|monsopc_mm_interconnect_0:mm_interconnect_0\|monsopc_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"monsopc:inst\|monsopc_mm_interconnect_0:mm_interconnect_0\|monsopc_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "monsopc/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604670300135 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "monsopc_mm_interconnect_0_rsp_demux monsopc:inst\|monsopc_mm_interconnect_0:mm_interconnect_0\|monsopc_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"monsopc_mm_interconnect_0_rsp_demux\" for hierarchy \"monsopc:inst\|monsopc_mm_interconnect_0:mm_interconnect_0\|monsopc_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "monsopc/synthesis/submodules/monsopc_mm_interconnect_0.v" "rsp_demux" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/submodules/monsopc_mm_interconnect_0.v" 2223 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604670300151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "monsopc_mm_interconnect_0_rsp_mux monsopc:inst\|monsopc_mm_interconnect_0:mm_interconnect_0\|monsopc_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"monsopc_mm_interconnect_0_rsp_mux\" for hierarchy \"monsopc:inst\|monsopc_mm_interconnect_0:mm_interconnect_0\|monsopc_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "monsopc/synthesis/submodules/monsopc_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/submodules/monsopc_mm_interconnect_0.v" 2367 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604670300166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator monsopc:inst\|monsopc_mm_interconnect_0:mm_interconnect_0\|monsopc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"monsopc:inst\|monsopc_mm_interconnect_0:mm_interconnect_0\|monsopc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "monsopc/synthesis/submodules/monsopc_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/submodules/monsopc_mm_interconnect_0_rsp_mux.sv" 374 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604670300203 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder monsopc:inst\|monsopc_mm_interconnect_0:mm_interconnect_0\|monsopc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"monsopc:inst\|monsopc_mm_interconnect_0:mm_interconnect_0\|monsopc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "monsopc/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604670300211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "monsopc_mm_interconnect_0_rsp_mux_001 monsopc:inst\|monsopc_mm_interconnect_0:mm_interconnect_0\|monsopc_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"monsopc_mm_interconnect_0_rsp_mux_001\" for hierarchy \"monsopc:inst\|monsopc_mm_interconnect_0:mm_interconnect_0\|monsopc_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "monsopc/synthesis/submodules/monsopc_mm_interconnect_0.v" "rsp_mux_001" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/submodules/monsopc_mm_interconnect_0.v" 2390 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604670300219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator monsopc:inst\|monsopc_mm_interconnect_0:mm_interconnect_0\|monsopc_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"monsopc:inst\|monsopc_mm_interconnect_0:mm_interconnect_0\|monsopc_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "monsopc/synthesis/submodules/monsopc_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/submodules/monsopc_mm_interconnect_0_rsp_mux_001.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604670300240 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "monsopc_mm_interconnect_0_avalon_st_adapter monsopc:inst\|monsopc_mm_interconnect_0:mm_interconnect_0\|monsopc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"monsopc_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"monsopc:inst\|monsopc_mm_interconnect_0:mm_interconnect_0\|monsopc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "monsopc/synthesis/submodules/monsopc_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/submodules/monsopc_mm_interconnect_0.v" 2419 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604670300250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "monsopc_mm_interconnect_0_avalon_st_adapter_error_adapter_0 monsopc:inst\|monsopc_mm_interconnect_0:mm_interconnect_0\|monsopc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|monsopc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"monsopc_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"monsopc:inst\|monsopc_mm_interconnect_0:mm_interconnect_0\|monsopc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|monsopc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "monsopc/synthesis/submodules/monsopc_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/submodules/monsopc_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604670300260 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "monsopc_irq_mapper monsopc:inst\|monsopc_irq_mapper:irq_mapper " "Elaborating entity \"monsopc_irq_mapper\" for hierarchy \"monsopc:inst\|monsopc_irq_mapper:irq_mapper\"" {  } { { "monsopc/synthesis/monsopc.vhd" "irq_mapper" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/monsopc.vhd" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604670300285 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller monsopc:inst\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"monsopc:inst\|altera_reset_controller:rst_controller\"" {  } { { "monsopc/synthesis/monsopc.vhd" "rst_controller" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/monsopc.vhd" 437 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604670300293 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer monsopc:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"monsopc:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "monsopc/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604670300305 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer monsopc:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"monsopc:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "monsopc/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604670300312 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "sld_hub " "Start IP generation for the debug fabric within sld_hub." {  } {  } 0 11170 "Start IP generation for the debug fabric within %1!s!." 0 0 "Quartus II" 0 -1 1604670301548 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2020.11.06.14:45:06 Progress: Loading sld111d00b3/alt_sld_fab_wrapper_hw.tcl " "2020.11.06.14:45:06 Progress: Loading sld111d00b3/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1604670306593 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1604670310271 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1604670310461 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1604670314939 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1604670314960 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1604670314986 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1604670315033 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1604670315040 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1604670315041 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "sld_hub " "Finished IP generation for the debug fabric within sld_hub." {  } {  } 0 11171 "Finished IP generation for the debug fabric within %1!s!." 0 0 "Quartus II" 0 -1 1604670315736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld111d00b3/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld111d00b3/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld111d00b3/alt_sld_fab.v" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/db/ip/sld111d00b3/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604670315868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604670315868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld111d00b3/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld111d00b3/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld111d00b3/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/db/ip/sld111d00b3/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604670315908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604670315908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld111d00b3/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld111d00b3/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld111d00b3/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/db/ip/sld111d00b3/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604670315910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604670315910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld111d00b3/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld111d00b3/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld111d00b3/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/db/ip/sld111d00b3/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604670315921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604670315921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld111d00b3/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld111d00b3/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld111d00b3/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/db/ip/sld111d00b3/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 129 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604670315956 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld111d00b3/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/db/ip/sld111d00b3/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604670315956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604670315956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld111d00b3/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld111d00b3/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld111d00b3/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/db/ip/sld111d00b3/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604670315971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604670315971 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1604670318956 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "alt_jtag_atlantic.v" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 193 -1 0 } } { "monsopc/synthesis/submodules/monsopc_jtag_uart_0.v" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/submodules/monsopc_jtag_uart_0.v" 348 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 286 -1 0 } } { "monsopc/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "monsopc/synthesis/submodules/monsopc_cpu_0.v" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/submodules/monsopc_cpu_0.v" 3205 -1 0 } } { "monsopc/synthesis/submodules/monsopc_cpu_0.v" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/submodules/monsopc_cpu_0.v" 4172 -1 0 } } { "monsopc/synthesis/submodules/monsopc_cpu_0.v" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/submodules/monsopc_cpu_0.v" 3780 -1 0 } } { "monsopc/synthesis/submodules/monsopc_jtag_uart_0.v" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/submodules/monsopc_jtag_uart_0.v" 393 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 194 -1 0 } } { "monsopc/synthesis/submodules/monsopc_cpu_0.v" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/submodules/monsopc_cpu_0.v" 611 -1 0 } } { "monsopc/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1604670319092 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1604670319093 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1604670320170 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "34 " "34 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1604670321784 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/output_files/sopc_compteur.map.smsg " "Generated suppressed messages file C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/output_files/sopc_compteur.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1604670322073 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1604670323746 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1604670323746 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1873 " "Implemented 1873 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1604670324091 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1604670324091 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1713 " "Implemented 1713 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1604670324091 ""} { "Info" "ICUT_CUT_TM_RAMS" "144 " "Implemented 144 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1604670324091 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1604670324091 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4936 " "Peak virtual memory: 4936 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1604670324187 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 06 14:45:24 2020 " "Processing ended: Fri Nov 06 14:45:24 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1604670324187 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:40 " "Elapsed time: 00:00:40" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1604670324187 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:13 " "Total CPU time (on all processors): 00:01:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1604670324187 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1604670324187 ""}
