-- Catapult Ultra Synthesis: Report                                              
-- ------------------------- ---------------------------------------------------
-- Version:                  10.5c/896140 Production Release                     
-- Build Date:               Sun Sep  6 22:45:38 PDT 2020                        
                                                                                 
-- Generated by:             yl7897@newnano.poly.edu                             
-- Generated date:           Wed Aug 04 22:52:41 EDT 2021                        

Solution Settings: inPlaceNTT_DIT.v2
  Current state: schedule
  Project: Catapult_1
  
  Design Input Files Specified
    $PROJECT_HOME/src/ntt_tb.cpp
    $PROJECT_HOME/src/ntt.cpp
      $MGC_HOME/shared/include/ac_math.h
        $MGC_HOME/shared/include/ac_math/ac_abs.h
          $MGC_HOME/shared/include/ac_int.h
          $MGC_HOME/shared/include/ac_fixed.h
          $MGC_HOME/shared/include/ac_float.h
          $MGC_HOME/shared/include/ac_complex.h
          $MGC_HOME/shared/include/ac_math/ac_sqrt_pwl.h
            $MGC_HOME/shared/include/ac_math/ac_shift.h
            $MGC_HOME/shared/include/ac_math/ac_normalize.h
        $MGC_HOME/shared/include/ac_math/ac_arccos_cordic.h
        $MGC_HOME/shared/include/ac_math/ac_arcsin_cordic.h
        $MGC_HOME/shared/include/ac_math/ac_atan_pwl.h
          $MGC_HOME/shared/include/ac_math/ac_reciprocal_pwl.h
        $MGC_HOME/shared/include/ac_math/ac_atan_pwl_ha.h
          $MGC_HOME/shared/include/ac_math/ac_reciprocal_pwl_ha.h
        $MGC_HOME/shared/include/ac_math/ac_atan2_cordic.h
        $MGC_HOME/shared/include/ac_math/ac_div.h
        $MGC_HOME/shared/include/ac_math/ac_hcordic.h
        $MGC_HOME/shared/include/ac_math/ac_inverse_sqrt_pwl.h
        $MGC_HOME/shared/include/ac_math/ac_log_pwl.h
        $MGC_HOME/shared/include/ac_math/ac_pow_pwl.h
        $MGC_HOME/shared/include/ac_math/ac_sigmoid_pwl.h
        $MGC_HOME/shared/include/ac_math/ac_sincos_cordic.h
        $MGC_HOME/shared/include/ac_math/ac_sincos_lut.h
        $MGC_HOME/shared/include/ac_math/ac_sqrt.h
        $MGC_HOME/shared/include/ac_math/ac_tan_pwl.h
        $MGC_HOME/shared/include/ac_math/ac_tanh_pwl.h
        $MGC_HOME/shared/include/ac_math/ac_softmax_pwl.h
      $PROJECT_HOME/include/ntt.h
        $PROJECT_HOME/include/config.h
  
  Processes/Blocks in Design
    Process              Real Operation(s) count Latency Throughput Reset Length II Comments 
    -------------------- ----------------------- ------- ---------- ------------ -- --------
    /inPlaceNTT_DIT/core                      49  221802     221807            0  0        ? 
    Design Total:                             49  221802     221807            0  0          
    
  Clock Information
    Clock Signal Edge   Period Sharing Alloc (%) Uncertainty Used by Processes/Blocks 
    ------------ ------ ------ ----------------- ----------- ------------------------
    clk          rising 20.000             20.00    0.000000 /inPlaceNTT_DIT/core     
    
  I/O Data Ranges
    Port              Mode DeclType DeclWidth DeclRange ActType ActWidth ActRange 
    ----------------- ---- -------- --------- --------- ------- -------- --------
    clk               IN   Unsigned         1                                     
    rst               IN   Unsigned         1                                     
    vec:rsc.q         IN   Unsigned        64                                     
    p:rsc.dat         IN   Unsigned        64                                     
    r:rsc.dat         IN   Unsigned        64                                     
    vec:rsc.wadr      OUT  Unsigned        10                                     
    vec:rsc.d         OUT  Unsigned        64                                     
    vec:rsc.we        OUT  Unsigned         1                                     
    vec:rsc.radr      OUT  Unsigned        10                                     
    vec:rsc.triosy.lz OUT  Unsigned         1                                     
    p:rsc.triosy.lz   OUT  Unsigned         1                                     
    r:rsc.triosy.lz   OUT  Unsigned         1                                     
    
  Memory Resources
    Resource Name: /inPlaceNTT_DIT/modulo_dev/base:rsc
      Memory Component: ccs_in                       Size:         1 x 64
      External:         true                         Packing Mode: sidebyside
      Memory Map:
      Variable                        Indices Phys Memory Address     
      ------------------------------- ------- -----------------------
      /inPlaceNTT_DIT/modulo_dev/base    0:63 00000000-00000000 (0-0) 
      
    Resource Name: /inPlaceNTT_DIT/modulo_dev/m:rsc
      Memory Component: ccs_in                       Size:         1 x 64
      External:         true                         Packing Mode: sidebyside
      Memory Map:
      Variable                     Indices Phys Memory Address     
      ---------------------------- ------- -----------------------
      /inPlaceNTT_DIT/modulo_dev/m    0:63 00000000-00000000 (0-0) 
      
    Resource Name: /inPlaceNTT_DIT/modulo_dev/return:rsc
      Memory Component: mgc_out_dreg                 Size:         1 x 64
      External:         true                         Packing Mode: sidebyside
      Memory Map:
      Variable                          Indices Phys Memory Address     
      --------------------------------- ------- -----------------------
      /inPlaceNTT_DIT/modulo_dev/return    0:63 00000000-00000000 (0-0) 
      
    Resource Name: /inPlaceNTT_DIT/modulo_dev/ccs_ccore_start:rsc
      Memory Component: ccs_in                       Size:         1 x 1
      External:         true                         Packing Mode: sidebyside
      Memory Map:
      Variable                                   Indices Phys Memory Address     
      ------------------------------------------ ------- -----------------------
      /inPlaceNTT_DIT/modulo_dev/ccs_ccore_start     0:0 00000000-00000000 (0-0) 
      
    Resource Name: /inPlaceNTT_DIT/vec:rsc
      Memory Component: BLOCK_1R1W_RBW               Size:         1024 x 64
      External:         true                         Packing Mode: absolute
      Memory Map:
      Variable            Indices Phys Memory Address        
      ------------------- ------- --------------------------
      /inPlaceNTT_DIT/vec    0:63 000003ff-00000000 (1023-0) 
      
    Resource Name: /inPlaceNTT_DIT/p:rsc
      Memory Component: ccs_in                       Size:         1 x 64
      External:         true                         Packing Mode: sidebyside
      Memory Map:
      Variable          Indices Phys Memory Address     
      ----------------- ------- -----------------------
      /inPlaceNTT_DIT/p    0:63 00000000-00000000 (0-0) 
      
    Resource Name: /inPlaceNTT_DIT/r:rsc
      Memory Component: ccs_in                       Size:         1 x 64
      External:         true                         Packing Mode: sidebyside
      Memory Map:
      Variable          Indices Phys Memory Address     
      ----------------- ------- -----------------------
      /inPlaceNTT_DIT/r    0:63 00000000-00000000 (0-0) 
      
  C++ to Interface Mappings
    C++ Field Interface Range Range Expression Expression Limits 
    --------- --------------- ---------------- -----------------
    
  Multi-Cycle (Combinational) Component Usage
    Instance Component Name Delay 
    -------- -------------- -----
    
  Loops
    Process              Loop                    Iterations C-Steps Total Cycles   Duration  Unroll Init Comments 
    -------------------- ----------------------- ---------- ------- ------------- ---------- ------ ---- --------
    /inPlaceNTT_DIT/core core:rlp                  Infinite       0     221807 ?    4.44 ms                       
    /inPlaceNTT_DIT/core  main                     Infinite       2     221807 ?    4.44 ms                       
    /inPlaceNTT_DIT/core   STAGE_LOOP                     9       5     221805 ?    4.44 ms                       
    /inPlaceNTT_DIT/core    modExp_dev:while              ?      15         15 ?  300.00 ns                       
    /inPlaceNTT_DIT/core    VEC_LOOP                      ?       1      24625 ?  492.50 us                       
    /inPlaceNTT_DIT/core     COMP_LOOP                  513      33      24624 ?  492.48 us                       
    /inPlaceNTT_DIT/core      modExp_dev#1:while          ?      15         15 ?  300.00 ns                       
    
  Loop Execution Profile
    Process              Loop                    Total Cycles % of Overall Design Cycles Throughput Cycles Comments 
    -------------------- ----------------------- ------------ -------------------------- ----------------- --------
    /inPlaceNTT_DIT/core core:rlp                        0 ?                        0.00         221807 ?           
    /inPlaceNTT_DIT/core  main                           2 ?                        0.00         221807 ?           
    /inPlaceNTT_DIT/core   STAGE_LOOP                   45 ?                        0.02         221805 ?           
    /inPlaceNTT_DIT/core    modExp_dev:while           135 ?                        0.06            135 ?           
    /inPlaceNTT_DIT/core    VEC_LOOP                     9 ?                        0.00         221625 ?           
    /inPlaceNTT_DIT/core     COMP_LOOP              152361 ?                       68.69         221616 ?           
    /inPlaceNTT_DIT/core      modExp_dev#1:while     69255 ?                       31.22          69255 ?           
    
  End of Report
