#-----------------------------------------------------------
# Vivado v2016.1 (64-bit)
# SW Build 1538259 on Fri Apr  8 15:45:27 MDT 2016
# IP Build 1537824 on Fri Apr  8 04:28:57 MDT 2016
# Start of session at: Mon May 09 08:19:50 2016
# Process ID: 16328
# Current directory: C:/Users/Maxim/Documents/GitHub/Digitale-snake/VGA-driver
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent13332 C:\Users\Maxim\Documents\GitHub\Digitale-snake\VGA-driver\VGA-driver.xpr
# Log file: C:/Users/Maxim/Documents/GitHub/Digitale-snake/VGA-driver/vivado.log
# Journal file: C:/Users/Maxim/Documents/GitHub/Digitale-snake/VGA-driver\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Maxim/Documents/GitHub/Digitale-snake/VGA-driver/VGA-driver.xpr
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] IPUserFilesDir: Could not find the directory 'C:/Users/Maxim/Documents/GitHub/Digitale-snake/VGA-driver/VGA-driver.ip_user_files'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.1/data/ip'.
open_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 747.406 ; gain = 99.441
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: main
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:39 ; elapsed = 00:06:30 . Memory (MB): peak = 778.367 ; gain = 571.547
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'main' [C:/Users/Maxim/Documents/GitHub/Digitale-snake/VGA-driver/VGA-driver.srcs/sources_1/new/VGA.vhd:46]
INFO: [Synth 8-3491] module 'Clock_divider' declared at 'C:/Users/Maxim/Documents/GitHub/Digitale-snake/VGA-driver/VGA-driver.srcs/sources_1/imports/new/Clock_divider.vhd:28' bound to instance 'clk_divider' of component 'Clock_divider' [C:/Users/Maxim/Documents/GitHub/Digitale-snake/VGA-driver/VGA-driver.srcs/sources_1/new/VGA.vhd:113]
INFO: [Synth 8-638] synthesizing module 'Clock_divider' [C:/Users/Maxim/Documents/GitHub/Digitale-snake/VGA-driver/VGA-driver.srcs/sources_1/imports/new/Clock_divider.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'Clock_divider' (1#1) [C:/Users/Maxim/Documents/GitHub/Digitale-snake/VGA-driver/VGA-driver.srcs/sources_1/imports/new/Clock_divider.vhd:34]
INFO: [Synth 8-3491] module 'randomdot' declared at 'C:/Users/Maxim/Documents/GitHub/Digitale-snake/VGA-driver/VGA-driver.srcs/sources_1/new/randomdot.vhd:36' bound to instance 'rand' of component 'randomdot' [C:/Users/Maxim/Documents/GitHub/Digitale-snake/VGA-driver/VGA-driver.srcs/sources_1/new/VGA.vhd:116]
INFO: [Synth 8-638] synthesizing module 'randomdot' [C:/Users/Maxim/Documents/GitHub/Digitale-snake/VGA-driver/VGA-driver.srcs/sources_1/new/randomdot.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'randomdot' (2#1) [C:/Users/Maxim/Documents/GitHub/Digitale-snake/VGA-driver/VGA-driver.srcs/sources_1/new/randomdot.vhd:44]
INFO: [Synth 8-3491] module 'slang' declared at 'C:/Users/Maxim/Documents/GitHub/Digitale-snake/VGA-driver/VGA-driver.srcs/sources_1/imports/new/slang.vhd:29' bound to instance 'Slang1' of component 'Slang' [C:/Users/Maxim/Documents/GitHub/Digitale-snake/VGA-driver/VGA-driver.srcs/sources_1/new/VGA.vhd:119]
INFO: [Synth 8-638] synthesizing module 'slang' [C:/Users/Maxim/Documents/GitHub/Digitale-snake/VGA-driver/VGA-driver.srcs/sources_1/imports/new/slang.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'slang' (3#1) [C:/Users/Maxim/Documents/GitHub/Digitale-snake/VGA-driver/VGA-driver.srcs/sources_1/imports/new/slang.vhd:46]
INFO: [Synth 8-3491] module 'vga_driver' declared at 'C:/Users/Maxim/Documents/GitHub/Digitale-snake/VGA-driver/VGA-driver.srcs/sources_1/imports/new/vga_driver_comp.vhd:37' bound to instance 'tekenen' of component 'vga_driver' [C:/Users/Maxim/Documents/GitHub/Digitale-snake/VGA-driver/VGA-driver.srcs/sources_1/new/VGA.vhd:122]
INFO: [Synth 8-638] synthesizing module 'vga_driver' [C:/Users/Maxim/Documents/GitHub/Digitale-snake/VGA-driver/VGA-driver.srcs/sources_1/imports/new/vga_driver_comp.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'vga_driver' (4#1) [C:/Users/Maxim/Documents/GitHub/Digitale-snake/VGA-driver/VGA-driver.srcs/sources_1/imports/new/vga_driver_comp.vhd:48]
INFO: [Synth 8-3491] module 'score' declared at 'C:/Users/Maxim/Documents/GitHub/Digitale-snake/VGA-driver/VGA-driver.srcs/sources_1/new/score.vhd:36' bound to instance 'punten' of component 'score' [C:/Users/Maxim/Documents/GitHub/Digitale-snake/VGA-driver/VGA-driver.srcs/sources_1/new/VGA.vhd:125]
INFO: [Synth 8-638] synthesizing module 'score' [C:/Users/Maxim/Documents/GitHub/Digitale-snake/VGA-driver/VGA-driver.srcs/sources_1/new/score.vhd:46]
WARNING: [Synth 8-614] signal 'teller0' is read in the process but is not in the sensitivity list [C:/Users/Maxim/Documents/GitHub/Digitale-snake/VGA-driver/VGA-driver.srcs/sources_1/new/score.vhd:99]
WARNING: [Synth 8-614] signal 'teller1' is read in the process but is not in the sensitivity list [C:/Users/Maxim/Documents/GitHub/Digitale-snake/VGA-driver/VGA-driver.srcs/sources_1/new/score.vhd:99]
INFO: [Synth 8-256] done synthesizing module 'score' (5#1) [C:/Users/Maxim/Documents/GitHub/Digitale-snake/VGA-driver/VGA-driver.srcs/sources_1/new/score.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'main' (6#1) [C:/Users/Maxim/Documents/GitHub/Digitale-snake/VGA-driver/VGA-driver.srcs/sources_1/new/VGA.vhd:46]
WARNING: [Synth 8-3331] design Clock_divider has unconnected port div[1]
WARNING: [Synth 8-3331] design Clock_divider has unconnected port div[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:03:34 ; elapsed = 00:09:28 . Memory (MB): peak = 1612.516 ; gain = 1405.695
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:03:44 ; elapsed = 00:09:38 . Memory (MB): peak = 1612.516 ; gain = 1405.695
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Maxim/Documents/GitHub/Digitale-snake/VGA-driver/VGA-driver.srcs/constrs_1/imports/Digitale/Basys3_Master.xdc]
Finished Parsing XDC File [C:/Users/Maxim/Documents/GitHub/Digitale-snake/VGA-driver/VGA-driver.srcs/constrs_1/imports/Digitale/Basys3_Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:04:09 ; elapsed = 00:09:59 . Memory (MB): peak = 1719.613 ; gain = 1512.793
21 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:03:34 ; elapsed = 00:03:32 . Memory (MB): peak = 1719.613 ; gain = 964.980
close_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon May 09 08:50:12 2016] Launched synth_1...
Run output will be captured here: C:/Users/Maxim/Documents/GitHub/Digitale-snake/VGA-driver/VGA-driver.runs/synth_1/runme.log
[Mon May 09 08:50:12 2016] Launched impl_1...
Run output will be captured here: C:/Users/Maxim/Documents/GitHub/Digitale-snake/VGA-driver/VGA-driver.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2016.1
  **** Build date : Apr  8 2016-16:12:32
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183624675A
set_property PROGRAM.FILE {C:/Users/Maxim/Documents/GitHub/Digitale-snake/VGA-driver/VGA-driver.runs/impl_1/main.bit} [lindex [get_hw_devices] 0]
current_hw_device [lindex [get_hw_devices] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/Maxim/Documents/GitHub/Digitale-snake/VGA-driver/VGA-driver.runs/impl_1/main.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
exit
INFO: [Common 17-206] Exiting Vivado at Mon May 09 12:13:33 2016...
