blk_mem_ram.v,verilog,xil_defaultlib,../../../../Architecture.gen/sources_1/ip/blk_mem_ram/sim/blk_mem_ram.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
