# Reading D:/quartus/modelsim_ase/tcl/vsim/pref.tcl
# do examplesArqui1_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying D:/quartus/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/Usuario/Desktop/2codes/arquitecturaComputadoresUno {C:/Users/Usuario/Desktop/2codes/arquitecturaComputadoresUno/alu.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:21:13 on Sep 08,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Usuario/Desktop/2codes/arquitecturaComputadoresUno" C:/Users/Usuario/Desktop/2codes/arquitecturaComputadoresUno/alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 20:21:13 on Sep 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim rtl_work.alu
# vsim rtl_work.alu 
# Start time: 20:21:17 on Sep 08,2022
# Loading sv_std.std
# Loading rtl_work.alu
add wave -position end  sim:/alu/a
add wave -position end  sim:/alu/b
add wave -position end  sim:/alu/select
add wave -position end  sim:/alu/result
force -freeze sim:/alu/a 0001 0
force -freeze sim:/alu/b 0010 0
force -freeze sim:/alu/select 0000 0
run
force -freeze sim:/alu/select 0001 0
run
force -freeze sim:/alu/select 0010 0
run
# End time: 20:25:25 on Sep 08,2022, Elapsed time: 0:04:08
# Errors: 0, Warnings: 0
