
// Generated by Cadence Genus(TM) Synthesis Solution 21.10-p002_1
// Generated on: Nov 17 2024 11:30:29 IST (Nov 17 2024 06:00:29 UTC)

// Verification Directory fv/OLOCAk7 

module fulladder(X, Y, Ci, S, Co);
  input X, Y, Ci;
  output S, Co;
  wire X, Y, Ci;
  wire S, Co;
  ADDFX1 g66__2398(.A (X), .B (Y), .CI (Ci), .CO (Co), .S (S));
endmodule

module fulladder_12(X, Y, Ci, S, Co);
  input X, Y, Ci;
  output S, Co;
  wire X, Y, Ci;
  wire S, Co;
  ADDFX1 g66__5107(.A (X), .B (Y), .CI (Ci), .CO (Co), .S (S));
endmodule

module fulladder_11(X, Y, Ci, S, Co);
  input X, Y, Ci;
  output S, Co;
  wire X, Y, Ci;
  wire S, Co;
  ADDFX1 g66__6260(.A (X), .B (Y), .CI (Ci), .CO (Co), .S (S));
endmodule

module fulladder_10(X, Y, Ci, S, Co);
  input X, Y, Ci;
  output S, Co;
  wire X, Y, Ci;
  wire S, Co;
  ADDFX1 g66__4319(.A (X), .B (Y), .CI (Ci), .CO (Co), .S (S));
endmodule

module fulladder_9(X, Y, Ci, S, Co);
  input X, Y, Ci;
  output S, Co;
  wire X, Y, Ci;
  wire S, Co;
  ADDFX1 g66__8428(.A (X), .B (Y), .CI (Ci), .CO (Co), .S (S));
endmodule

module fulladder_8(X, Y, Ci, S, Co);
  input X, Y, Ci;
  output S, Co;
  wire X, Y, Ci;
  wire S, Co;
  ADDFX1 g66__5526(.A (X), .B (Y), .CI (Ci), .CO (Co), .S (S));
endmodule

module fulladder_7(X, Y, Ci, S, Co);
  input X, Y, Ci;
  output S, Co;
  wire X, Y, Ci;
  wire S, Co;
  ADDFX1 g66__6783(.A (X), .B (Y), .CI (Ci), .CO (Co), .S (S));
endmodule

module ripple_adder(X, Y, cin, S, Co);
  input [6:0] X, Y;
  input cin;
  output [6:0] S;
  output Co;
  wire [6:0] X, Y;
  wire cin;
  wire [6:0] S;
  wire Co;
  wire w1, w2, w3, w4, w5, w6;
  fulladder u1(X[0], Y[0], cin, S[0], w1);
  fulladder_12 u2(X[1], Y[1], w1, S[1], w2);
  fulladder_11 u3(X[2], Y[2], w2, S[2], w3);
  fulladder_10 u4(X[3], Y[3], w3, S[3], w4);
  fulladder_9 u5(X[4], Y[4], w4, S[4], w5);
  fulladder_8 u6(X[5], Y[5], w5, S[5], w6);
  fulladder_7 u7(X[6], Y[6], w6, S[6], Co);
endmodule

module OLOCAk7(a, b, sum, carry);
  input [15:0] a, b;
  output [15:0] sum;
  output carry;
  wire [15:0] a, b;
  wire [15:0] sum;
  wire carry;
  wire wire_carry;
  assign sum[0] = 1'b1;
  assign sum[1] = 1'b1;
  assign sum[2] = 1'b1;
  assign sum[3] = 1'b1;
  assign sum[4] = 1'b1;
  assign sum[5] = 1'b1;
  ripple_adder ra(a[15:9], b[15:9], wire_carry, sum[15:9], carry);
  OR2XL g10__3680(.A (b[8]), .B (a[8]), .Y (sum[8]));
  AND2X1 g11__1617(.A (a[8]), .B (b[8]), .Y (wire_carry));
  OR2XL g4__2802(.A (b[6]), .B (a[6]), .Y (sum[6]));
  OR2XL g12__1705(.A (b[7]), .B (a[7]), .Y (sum[7]));
endmodule

