/*

			Copyright (C) 2017  Coto
This program is free software; you can redistribute it and/or modify
it under the terms of the GNU General Public License as published by
the Free Software Foundation; either version 2 of the License, or
(at your option) any later version.

This program is distributed in the hope that it will be useful, but
WITHOUT ANY WARRANTY; without even the implied warranty of
MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
General Public License for more details.

You should have received a copy of the GNU General Public License
along with this program; if not, write to the Free Software
Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301
USA

*/

//TGDS IPC Version: 1.3

//IPC FIFO Description: 
//		TGDSIPC 		= 	Access to TGDS internal IPC FIFO structure. 		(ipcfifoTGDS.h)
//		TGDSUSERIPC		=	Access to TGDS Project (User) IPC FIFO structure	(ipcfifoTGDSUser.h)

#ifndef __ipcfifoTGDS_h__
#define __ipcfifoTGDS_h__

#include "typedefsTGDS.h"
#include "dsregs.h"
#include "dsregs_asm.h"
#include "biosTGDS.h"
#include <stdbool.h>
#include "spitscTGDS.h"
#include "usrsettingsTGDS.h"
#include <time.h>
#include "utilsTGDS.h"
#include "wifi_shared.h"
#include "soundTGDS.h"
#include "global_settings.h"
#include "cartHeader.h"

#ifdef ARM9
#include "nds_cp15_misc.h"
#endif

//FIFO Hardware
//void Write8bitAddrExtArm
//void Write16bitAddrExtArm
//void Write32bitAddrExtArm
#define WRITE_EXTARM_8	(uint32)(0xffff0200)
#define WRITE_EXTARM_16	(uint32)(0xffff0201)
#define WRITE_EXTARM_32	(uint32)(0xffff0202)

//PowerCnt Read / PowerCnt Write
#define FIFO_POWERCNT_ON	(uint32)(0xffff0205)
#define FIFO_POWERCNT_OFF	(uint32)(0xffff0206)

//FIFO - WIFI
#define WIFI_SYNC (uint32)(0xffff0207)
#define WIFI_INIT (uint32)(0xffff0208)
#define WIFI_DEINIT (uint32)(0xffff0209)

//Exception Handling
#define EXCEPTION_ARM7 (uint32)(0xffff020A)
#define EXCEPTION_ARM9 (uint32)(0xffff020B)

//PowerManagementWrite
#define FIFO_POWERMGMT_WRITE	(uint32)(0xffff020C)
	//power management commands:
	//screen power write
	#define FIFO_SCREENPOWER_WRITE	(uint32)(0xffff020D)

//DLDI ARM7
#define TGDS_DLDI_ARM7_STATUS_INIT	(int)(0xffff0300)
	#define TGDS_DLDI_ARM7_STATUS_STAGE0	(int)(0xffff1010)	//ARM9 Inits ARM7 DLDI context. Passes the target DLDI address and waits for DLDI to be relocated to such address.
	
#define TGDS_DLDI_ARM7_INIT_OK	(uint32)(0xffff0301)
#define TGDS_DLDI_ARM7_INIT_ERROR	(uint32)(0xffff0302)

#define TGDS_DLDI_ARM7_READ	(uint32)(0xffff0303)
	#define TGDS_DLDI_ARM7_STATUS_BUSY_READ	(int)(0xffff0304)	//ARM7 Inits ARM7 DLDI context. Passes the target DLDI address and waits for DLDI to be relocated to such address.
	#define TGDS_DLDI_ARM7_STATUS_IDLE_READ	(int)(0xffff0305)

#define TGDS_DLDI_ARM7_WRITE	(uint32)(0xffff0306)
	#define TGDS_DLDI_ARM7_STATUS_BUSY_WRITE	(int)(0xffff0307)	//ARM7 Inits ARM7 DLDI context. Passes the target DLDI address and waits for DLDI to be relocated to such address.
	#define TGDS_DLDI_ARM7_STATUS_IDLE_WRITE	(int)(0xffff0308)
#define TGDS_DLDI_ARM7_STATUS_DEINIT	(int)(0xffff0309)

#define SEND_FIFO_IPC_EMPTY	(uint32)(1<<0)	
#define SEND_FIFO_IPC_FULL	(uint32)(1<<1)	
#define SEND_FIFO_IPC_IRQ	(uint32)(1<<2)		
#define SEND_FIFO_IPC_CLEAR	(uint32)(1<<3)	
#define RECV_FIFO_IPC_EMPTY	(uint32)(1<<8)	
#define RECV_FIFO_IPC_FULL	(uint32)(1<<9)	
#define RECV_FIFO_IPC_IRQ	(uint32)(1<<10)	

#define FIFO_IPC_ERROR	(uint32)(1<<14)	
#define FIFO_IPC_ENABLE	(uint32)(1<<15)

//LID signaling at ARM9
#define FIFO_IRQ_LIDHASOPENED_SIGNAL	(uint32)(0xffff020E)
#define FIFO_IRQ_LIDHASCLOSED_SIGNAL	(uint32)(0xffff020F)

#define TGDS_ARM7_TURNOFF_BACKLIGHT (uint32)(0xFFFF0220)
#define TGDS_ARM7_TURNON_BACKLIGHT (uint32)(0xFFFF0227)
#define TGDS_ARM7_DISABLE_SLEEPMODE (uint32)(0xFFFF0221)
#define TGDS_ARM7_ENABLE_SLEEPMODE (uint32)(0xFFFF0222)
#define TGDS_ARM7_ENABLE_EVENT_HANDLING (uint32)(0xFFFF0223)
#define TGDS_ARM7_DISABLE_EVENT_HANDLING (uint32)(0xFFFF0224)
#define TGDS_ARM7_ENABLE_SLEEPMODE_TIMEOUT (uint32)(0xFFFF0225)
#define TGDS_ARM7_SET_EVENT_HANDLING (uint32)(0xFFFF0226)
#define TGDS_ARM7_PRINTF7SETUP (uint32)(0xFFFF0228)
#define TGDS_ARM7_PRINTF7 (uint32)(0xFFFF0229)
#define TGDS_ARM7_SETUPEXCEPTIONHANDLER (uint32)(0xFFFF022A)
#define TGDS_ARM7_SETUPARM7MALLOC (uint32)(0xFFFF022B)
#define TGDS_ARM7_SETUPARM9MALLOC (uint32)(0xFFFF022C)
#define TGDS_ARM7_DETECTTURNOFFCONSOLE (uint32)(0xFFFF022D)
#define TGDS_ARM7_ENABLESOUNDSAMPLECTX (uint32)(0xFFFF022E)
#define TGDS_ARM7_DISABLESOUNDSAMPLECTX (uint32)(0xFFFF022F)
#define TGDS_ARM7_INITSTREAMSOUNDCTX (uint32)(0xFFFF0230)

//SoundStream bits
#define ARM9COMMAND_UPDATE_BUFFER (uint32)(0xFFFFFF02)
#define ARM7COMMAND_START_SOUND (uint32)(0xFFFFFF10)
#define ARM7COMMAND_STOP_SOUND (uint32)(0xFFFFFF11)
#define ARM7COMMAND_SOUND_SETMULT (uint32)(0xffff03A1)
#define ARM7COMMAND_SOUND_SETRATE (uint32)(0xffff03A2)
#define ARM7COMMAND_SOUND_SETLEN (uint32)(0xffff03A3)
#define ARM7COMMAND_SOUND_COPY (uint32)(0xFFFFFF15)

//TGDS IPC Command Interrupt Index
#define IPC_NULL_CMD					(u8)(0)	//NULL cmd is unused by TGDS, fallbacks to TGDS project IPCIRQ Handler
#define IPC_SEND_MULTIPLE_CMDS			(u8)(1)
#define IPC_ARM7READMEMORY_REQBYIRQ		(u8)(2)
#define IPC_ARM7SAVEMEMORY_REQBYIRQ		(u8)(3)
#define IPC_INIT_DLDI7_REQBYIRQ			(u8)(4)
#define IPC_TGDSUSER_START_FREE_INDEX	(u8)(5)	//TGDS User Project rely on it

//ARM7 FS IPC Commands
#define IPC_ARM7INIT_ARM7FS (u8)(0xE)
#define IPC_ARM7DEINIT_ARM7FS (u8)(0xF)

//ARM7 FS IO
#define ARM7FS_IOSTATUS_IDLE (int)(0)
#define ARM7FS_IOSTATUS_BUSY (int)(-1)

//ARM7 FS Transaction Status
#define ARM7FS_TRANSACTIONSTATUS_IDLE (int)(-1)
#define ARM7FS_TRANSACTIONSTATUS_BUSY (int)(0)

typedef struct sIPCSharedTGDS {
    uint16 buttons7;  			// X, Y, /PENIRQ buttons
    uint16 KEYINPUT7;			//REG_KEYINPUT ARM7
	uint16 touchX,   touchY;   // raw x/y TSC SPI
	sint16 touchXpx, touchYpx; // TFT x/y pixel (converted)
	
	sint16 touchZ1,  touchZ2;  // TSC x-panel measurements
    uint16 tdiode1,  tdiode2;  // TSC temperature diodes
    uint32 temperature;        // TSC computed temperature
	
	struct tm tmInst;	//DateTime
	ulong ndsRTCSeconds; //DateTime in epoch time (seconds) starting from January 1, 1970 (midnight UTC/GMT)
	uint8	dayOfWeek;	//Updated when the above inst is updated
	
	uint8 consoletype;
	/*
	Language and Flags (Entry 064h)
	Bit
	0..2 Language (0=Japanese, 1=English, 2=French, 3=German,
		4=Italian, 5=Spanish, 6..7=Reserved) (for Chinese see Entry 075h)
		(the language setting also implies time/data format)
	3    GBA mode screen selection (0=Upper, 1=Lower)
	4-5  Backlight Level    (0..3=Low,Med,High,Max) (DS-Lite only)
	6    Bootmenu Disable   (0=Manual/bootmenu, 1=Autostart Cartridge)
	9    Settings Lost (1=Prompt for User Info, and Language, and Calibration)
	10   Settings Okay (0=Prompt for User Info)
	11   Settings Okay (0=Prompt for User Info) (Same as Bit10)
	12   No function
	13   Settings Okay (0=Prompt for User Info, and Language)
	14   Settings Okay (0=Prompt for User Info) (Same as Bit10)
	15   Settings Okay (0=Prompt for User Info) (Same as Bit10)
	The Health and Safety message is skipped if Bit9=1, or if one or more of the following bits is zero: Bits 10,11,13,14,15. However, as soon as entering the bootmenu, the Penalty-Prompt occurs.
	*/
	uint8 nickname_schar8[0x20];	//converted from UTF-16 to char*
	uint8 lang_flags[0x2];
	
	//NDS Header: Set up by ARM9 on boot.
	struct sDSCARTHEADER DSHeader;
	
	uint32 WRAM_CR_ISSET;	//0 when ARM7 boots / 1 by ARM9 when its done
	
	//DS Firmware	Settings default set
	struct sDSFWSETTINGS DSFWSETTINGSInst;
	struct sEXTKEYIN	EXTKEYINInst;
	
	//FIFO Mesagging: used when 3+ args sent between ARM cores through FIFO interrupts.
	uint32 fifoMesaggingQueue[0x10];
	
	//IPC Mesagging: used when 1+ args sent between ARM Cores through IPC interrupts.
	u8 ipcMesaggingQueue[0x10];
	
	struct soundSampleContextList soundContextShared;
	bool ARM7DldiEnabled;	//True: TGDS runs ARM7DLDI / False: TGDS runs ARM9DLDI	
	int screenOrientationMainEngine;
	int screenOrientationSubEngine;
	bool touchScreenEnabled;
	
	//args through ARM7 print debugger
	int argvCount;
	
	//IPC IRQ CMD
	u8 IPCIRQCMD;
	
	//ARM7 Filesystem
	bool initStatus;
	int ARM7FSStatus;	//IO busy/idle
	int ARM7FSTransactionStatus;	//Global transaction status. This one decides the whole streaming context
	
	//File from ARM7
	int IR;				//Command Status. This is used as acknowledge from IR sent through IPC IRQ Index Command
	int IR_filesize;	//file size
	u32 *IR_readbuf;
	int IR_readbufsize;
	int IR_ReadOffset;
	int IR_WrittenOffset;
	
	//Sound Stream ctx
	struct soundPlayerContext sndPlayerCtx;
	
} IPCSharedTGDS	__attribute__((aligned (4)));

//Shared Work     027FF000h 4KB    -     -    -    R/W
#define TGDSIPC ((IPCSharedTGDS volatile *)(0x027FF000))
#define TGDSIPCSize (int)(sizeof(struct sIPCSharedTGDS))

//Hardware IPC IRQ, faster
static inline void sendByteIPCIndirect(u8 ipcByte){
	TGDSIPC->IPCIRQCMD = ipcByte;
}

static inline void sendIPCIRQOnly(){
	REG_IPC_SYNC|=IPC_SYNC_IRQ_REQUEST;
}

//Slower
static inline void sendByteIPC(uint8 inByte){
	REG_IPC_SYNC = ((REG_IPC_SYNC&0xfffff0ff) | (inByte<<8) | IPC_SYNC_IRQ_REQUEST);	// (1<<13) Send IRQ to remote CPU      (0=None, 1=Send IRQ)
}

static inline uint8 receiveByteIPC(){
	return (REG_IPC_SYNC&0xf);
}

static inline uint8 getLanguage(){
	return (uint8)(((TGDSIPC->lang_flags[1]<<8)|TGDSIPC->lang_flags[0])&language_mask);
}

#endif

#ifdef __cplusplus
extern "C"{
#endif

//weak symbols : the implementation of these is project-defined, also abstracted from the hardware IPC FIFO Implementation for easier programming.
extern __attribute__((weak))	void HandleFifoNotEmptyWeakRef(uint32 cmd1,uint32 cmd2);
extern __attribute__((weak))	void HandleFifoEmptyWeakRef(uint32 cmd1,uint32 cmd2);

extern void HandleFifoNotEmpty();
extern void HandleFifoEmpty();

extern void sendMultipleByteIPC(uint8 inByte0, uint8 inByte1, uint8 inByte2, uint8 inByte3);
extern void ReadMemoryExt(u32 * srcMemory, u32 * targetMemory, int bytesToRead);
extern void SaveMemoryExt(u32 * srcMemory, u32 * targetMemory, int bytesToRead);
extern void SendFIFOWordsITCM(uint32 data0, uint32 data1);

#ifdef __cplusplus
}
#endif