Analysis & Synthesis report for MIPS_pipeline
Mon May 13 21:29:35 2019
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis DSP Block Usage Summary
  9. State Machine - |MIPS_pipeline|UART_controller:uart_ctrlUnit|state_tx
 10. State Machine - |MIPS_pipeline|UART_controller:uart_ctrlUnit|UART_TX:DUV_UART_TX|state
 11. State Machine - |MIPS_pipeline|UART_controller:uart_ctrlUnit|UART_RX:DUV_RX|state
 12. Registers Protected by Synthesis
 13. Registers Removed During Synthesis
 14. Removed Registers Triggering Further Register Optimizations
 15. General Register Statistics
 16. Inverted Register Statistics
 17. Multiplexer Restructuring Statistics (Restructuring Performed)
 18. Source assignments for Top-level Entity: |MIPS_pipeline
 19. Source assignments for UART_controller:uart_ctrlUnit
 20. Source assignments for UART_controller:uart_ctrlUnit|UART_TX:DUV_UART_TX
 21. Parameter Settings for User Entity Instance: Top-level Entity: |MIPS_pipeline
 22. Parameter Settings for User Entity Instance: mux4to1:MUX_to_updatePC_withJump
 23. Parameter Settings for User Entity Instance: mux4to1:MUX_to_updatePC_withJump|mux2to1:mux0
 24. Parameter Settings for User Entity Instance: mux4to1:MUX_to_updatePC_withJump|mux2to1:mux1
 25. Parameter Settings for User Entity Instance: mux4to1:MUX_to_updatePC_withJump|mux2to1:mux2
 26. Parameter Settings for User Entity Instance: mux2to1:MUX_Boot_startAddr
 27. Parameter Settings for User Entity Instance: Register:ProgramCounter_Reg
 28. Parameter Settings for User Entity Instance: VirtualMemory_unit:VirtualAddress_ROM
 29. Parameter Settings for User Entity Instance: Memory_ROM:ROM
 30. Parameter Settings for User Entity Instance: Adder:Adder_nextPC
 31. Parameter Settings for User Entity Instance: Register:Fetch_Pipeline1
 32. Parameter Settings for User Entity Instance: Register:Fetch_Pipeline2
 33. Parameter Settings for User Entity Instance: Register:Fetch_Pipeline3
 34. Parameter Settings for User Entity Instance: ControlUnit:CtrlUnit
 35. Parameter Settings for User Entity Instance: mux4to1:mux_A3_destination
 36. Parameter Settings for User Entity Instance: mux4to1:mux_A3_destination|mux2to1:mux0
 37. Parameter Settings for User Entity Instance: mux4to1:mux_A3_destination|mux2to1:mux1
 38. Parameter Settings for User Entity Instance: mux4to1:mux_A3_destination|mux2to1:mux2
 39. Parameter Settings for User Entity Instance: Register_File:RegisterFile_Unit
 40. Parameter Settings for User Entity Instance: Register_File:RegisterFile_Unit|Demux1to32:Demux
 41. Parameter Settings for User Entity Instance: Register_File:RegisterFile_Unit|Mux32to1:Mux_Read_Register_Number1
 42. Parameter Settings for User Entity Instance: Register_File:RegisterFile_Unit|Mux32to1:Mux_Read_Register_Number2
 43. Parameter Settings for User Entity Instance: Register_File:RegisterFile_Unit|Register:Register[0].RegisterUnit
 44. Parameter Settings for User Entity Instance: Register_File:RegisterFile_Unit|Register:Register[1].RegisterUnit
 45. Parameter Settings for User Entity Instance: Register_File:RegisterFile_Unit|Register:Register[2].RegisterUnit
 46. Parameter Settings for User Entity Instance: Register_File:RegisterFile_Unit|Register:Register[3].RegisterUnit
 47. Parameter Settings for User Entity Instance: Register_File:RegisterFile_Unit|Register:Register[4].RegisterUnit
 48. Parameter Settings for User Entity Instance: Register_File:RegisterFile_Unit|Register:Register[5].RegisterUnit
 49. Parameter Settings for User Entity Instance: Register_File:RegisterFile_Unit|Register:Register[6].RegisterUnit
 50. Parameter Settings for User Entity Instance: Register_File:RegisterFile_Unit|Register:Register[7].RegisterUnit
 51. Parameter Settings for User Entity Instance: Register_File:RegisterFile_Unit|Register:Register[8].RegisterUnit
 52. Parameter Settings for User Entity Instance: Register_File:RegisterFile_Unit|Register:Register[9].RegisterUnit
 53. Parameter Settings for User Entity Instance: Register_File:RegisterFile_Unit|Register:Register[10].RegisterUnit
 54. Parameter Settings for User Entity Instance: Register_File:RegisterFile_Unit|Register:Register[11].RegisterUnit
 55. Parameter Settings for User Entity Instance: Register_File:RegisterFile_Unit|Register:Register[12].RegisterUnit
 56. Parameter Settings for User Entity Instance: Register_File:RegisterFile_Unit|Register:Register[13].RegisterUnit
 57. Parameter Settings for User Entity Instance: Register_File:RegisterFile_Unit|Register:Register[14].RegisterUnit
 58. Parameter Settings for User Entity Instance: Register_File:RegisterFile_Unit|Register:Register[15].RegisterUnit
 59. Parameter Settings for User Entity Instance: Register_File:RegisterFile_Unit|Register:Register[16].RegisterUnit
 60. Parameter Settings for User Entity Instance: Register_File:RegisterFile_Unit|Register:Register[17].RegisterUnit
 61. Parameter Settings for User Entity Instance: Register_File:RegisterFile_Unit|Register:Register[18].RegisterUnit
 62. Parameter Settings for User Entity Instance: Register_File:RegisterFile_Unit|Register:Register[19].RegisterUnit
 63. Parameter Settings for User Entity Instance: Register_File:RegisterFile_Unit|Register:Register[20].RegisterUnit
 64. Parameter Settings for User Entity Instance: Register_File:RegisterFile_Unit|Register:Register[21].RegisterUnit
 65. Parameter Settings for User Entity Instance: Register_File:RegisterFile_Unit|Register:Register[22].RegisterUnit
 66. Parameter Settings for User Entity Instance: Register_File:RegisterFile_Unit|Register:Register[23].RegisterUnit
 67. Parameter Settings for User Entity Instance: Register_File:RegisterFile_Unit|Register:Register[24].RegisterUnit
 68. Parameter Settings for User Entity Instance: Register_File:RegisterFile_Unit|Register:Register[25].RegisterUnit
 69. Parameter Settings for User Entity Instance: Register_File:RegisterFile_Unit|Register:Register[26].RegisterUnit
 70. Parameter Settings for User Entity Instance: Register_File:RegisterFile_Unit|Register:Register[27].RegisterUnit
 71. Parameter Settings for User Entity Instance: Register_File:RegisterFile_Unit|Register:Register[28].RegisterUnit
 72. Parameter Settings for User Entity Instance: Register_File:RegisterFile_Unit|Register:Register[29].RegisterUnit
 73. Parameter Settings for User Entity Instance: Register_File:RegisterFile_Unit|Register:Register[30].RegisterUnit
 74. Parameter Settings for User Entity Instance: Register_File:RegisterFile_Unit|Register:Register[31].RegisterUnit
 75. Parameter Settings for User Entity Instance: Register:Decode_Pipeline1
 76. Parameter Settings for User Entity Instance: Register:Decode_Pipeline2
 77. Parameter Settings for User Entity Instance: Register:Decode_Pipeline3
 78. Parameter Settings for User Entity Instance: Register:Decode_Pipeline4
 79. Parameter Settings for User Entity Instance: Register:Decode_Pipeline5
 80. Parameter Settings for User Entity Instance: Register:Decode_Pipeline6
 81. Parameter Settings for User Entity Instance: Register:Decode_Pipeline7
 82. Parameter Settings for User Entity Instance: Register:Decode_Pipeline_RegDst_reg
 83. Parameter Settings for User Entity Instance: Register:Decode_Pipeline_ALUControl
 84. Parameter Settings for User Entity Instance: Register:Decode_Pipeline_flag_sw
 85. Parameter Settings for User Entity Instance: Register:Decode_Pipeline_ALUSrcBselector
 86. Parameter Settings for User Entity Instance: Register:Decode_Pipeline_mult_operation
 87. Parameter Settings for User Entity Instance: Register:Decode_Pipeline_mflo_flag
 88. Parameter Settings for User Entity Instance: Register:Decode_Pipeline_MemtoReg
 89. Parameter Settings for User Entity Instance: Register:Decode_Pipeline_MemWrite
 90. Parameter Settings for User Entity Instance: Register:Decode_Pipeline_Mux_A3out
 91. Parameter Settings for User Entity Instance: Register:Decode_Pipeline_flag_bne
 92. Parameter Settings for User Entity Instance: Register:Decode_Pipeline_flag_beq
 93. Parameter Settings for User Entity Instance: mux2to1:mux_RegFile_RD2_to_ALU
 94. Parameter Settings for User Entity Instance: ALU:alu_unit
 95. Parameter Settings for User Entity Instance: Adder:Adder_branch
 96. Parameter Settings for User Entity Instance: Register:Execution_Pipeline1
 97. Parameter Settings for User Entity Instance: Register:Execution_Pipeline2
 98. Parameter Settings for User Entity Instance: Register:Execution_Pipeline3
 99. Parameter Settings for User Entity Instance: Register:Execution_Pipeline4
100. Parameter Settings for User Entity Instance: Register:Execution_Pipeline5
101. Parameter Settings for User Entity Instance: Register:Execution_Pipeline6
102. Parameter Settings for User Entity Instance: Register:Execution_Pipeline7
103. Parameter Settings for User Entity Instance: Register:Execution_Pipeline8
104. Parameter Settings for User Entity Instance: Register:Execution_Pipeline9
105. Parameter Settings for User Entity Instance: Register:Execution_Pipeline_MemtoReg
106. Parameter Settings for User Entity Instance: Register:Execution_Pipeline_Mux_A3out
107. Parameter Settings for User Entity Instance: Register:Execution_Pipeline_flag_bne
108. Parameter Settings for User Entity Instance: Register:Execution_Pipeline_flag_beq
109. Parameter Settings for User Entity Instance: mux2to1:mux_ALU_Lo_reg
110. Parameter Settings for User Entity Instance: Demux1to2:demux_aluout
111. Parameter Settings for User Entity Instance: Register:Lo_Reg
112. Parameter Settings for User Entity Instance: Demux1to4:demux_writeback
113. Parameter Settings for User Entity Instance: VirtualAddress_RAM:VirtualRAM_Mem
114. Parameter Settings for User Entity Instance: Memory_RAM:mem_RAM
115. Parameter Settings for User Entity Instance: UART_controller:uart_ctrlUnit
116. Parameter Settings for User Entity Instance: UART_controller:uart_ctrlUnit|UART_RX:DUV_RX
117. Parameter Settings for User Entity Instance: UART_controller:uart_ctrlUnit|ASCI_translator:ASCII_Trans
118. Parameter Settings for User Entity Instance: UART_controller:uart_ctrlUnit|UART_TX:DUV_UART_TX
119. Parameter Settings for User Entity Instance: GPIO_controller:GPIO
120. Parameter Settings for User Entity Instance: Register:MemAccess_Pipeline1
121. Parameter Settings for User Entity Instance: Register:MemAccess_Pipeline2
122. Parameter Settings for User Entity Instance: Register:MemAccess_Pipeline3
123. Parameter Settings for User Entity Instance: Register:MemAccess_Pipeline4
124. Parameter Settings for User Entity Instance: Register:MemAccess_Pipeline5
125. Parameter Settings for User Entity Instance: Register:MemAccess_Pipeline6
126. Parameter Settings for User Entity Instance: Register:MemAccess_Pipeline7_demux_aluout_0
127. Parameter Settings for User Entity Instance: Register:MemAccess_Pipeline_MemtoReg
128. Parameter Settings for User Entity Instance: Register:MemAccess_Pipeline_Mux_A3out
129. Parameter Settings for User Entity Instance: Register:MemAccess_Pipeline_flag_bne
130. Parameter Settings for User Entity Instance: Register:MemAccess_Pipeline_flag_beq
131. Parameter Settings for User Entity Instance: mux2to1:MUX_UART_bitRxorTx
132. Parameter Settings for User Entity Instance: mux2to1:MUX_Mem_or_Periph_to_MUXWriteData
133. Parameter Settings for User Entity Instance: mux4to1:MUX_to_WriteData_RegFile
134. Parameter Settings for User Entity Instance: mux4to1:MUX_to_WriteData_RegFile|mux2to1:mux0
135. Parameter Settings for User Entity Instance: mux4to1:MUX_to_WriteData_RegFile|mux2to1:mux1
136. Parameter Settings for User Entity Instance: mux4to1:MUX_to_WriteData_RegFile|mux2to1:mux2
137. Port Connectivity Checks: "Register:MemAccess_Pipeline_flag_beq"
138. Port Connectivity Checks: "Register:MemAccess_Pipeline_flag_bne"
139. Port Connectivity Checks: "Register:MemAccess_Pipeline1"
140. Port Connectivity Checks: "VirtualAddress_RAM:VirtualRAM_Mem"
141. Port Connectivity Checks: "Demux1to4:demux_writeback"
142. Port Connectivity Checks: "Register:Execution_Pipeline6"
143. Port Connectivity Checks: "Register:Execution_Pipeline5"
144. Port Connectivity Checks: "Register:Execution_Pipeline1"
145. Port Connectivity Checks: "Register:Decode_Pipeline_MemWrite"
146. Port Connectivity Checks: "Register:Decode_Pipeline_mflo_flag"
147. Port Connectivity Checks: "Register:Decode_Pipeline_mult_operation"
148. Port Connectivity Checks: "Register:Decode_Pipeline_flag_sw"
149. Port Connectivity Checks: "Register:Decode_Pipeline_RegDst_reg"
150. Port Connectivity Checks: "Register:Decode_Pipeline1"
151. Port Connectivity Checks: "mux4to1:mux_A3_destination"
152. Port Connectivity Checks: "decode_instruction:decoder_module"
153. Port Connectivity Checks: "Register:Fetch_Pipeline1"
154. Port Connectivity Checks: "Adder:Adder_nextPC"
155. Port Connectivity Checks: "VirtualMemory_unit:VirtualAddress_ROM"
156. Port Connectivity Checks: "mux2to1:MUX_Boot_startAddr"
157. Post-Synthesis Netlist Statistics for Top Partition
158. Elapsed Time Per Partition
159. Analysis & Synthesis Messages
160. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Mon May 13 21:29:35 2019       ;
; Quartus Prime Version           ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                   ; MIPS_pipeline                               ;
; Top-level Entity Name           ; MIPS_pipeline                               ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 9916                                        ;
; Total pins                      ; 21                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 0                                           ;
; Total DSP Blocks                ; 2                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CGXFC5C6F27C7     ;                    ;
; Top-level entity name                                                           ; MIPS_pipeline      ; MIPS_pipeline      ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Maximum processors allowed for parallel compilation                             ; 2                  ;                    ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.2%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                       ;
+----------------------------------+-----------------+---------------------------------------------+-----------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                                   ; File Name with Absolute Path                                                                                    ; Library ;
+----------------------------------+-----------------+---------------------------------------------+-----------------------------------------------------------------------------------------------------------------+---------+
; address_preparation.v            ; yes             ; User Verilog HDL File                       ; /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/address_preparation.v ;         ;
; VirtualMemory_unit.v             ; yes             ; User Verilog HDL File                       ; /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/VirtualMemory_unit.v  ;         ;
; VirtualAddress_RAM .v            ; yes             ; User Verilog HDL File                       ; /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/VirtualAddress_RAM .v ;         ;
; UART_TX.v                        ; yes             ; User Verilog HDL File                       ; /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/UART_TX.v             ;         ;
; UART_RX.v                        ; yes             ; User Verilog HDL File                       ; /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/UART_RX.v             ;         ;
; UART_controller.v                ; yes             ; User Verilog HDL File                       ; /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/UART_controller.v     ;         ;
; SignExtend_module.v              ; yes             ; User Verilog HDL File                       ; /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/SignExtend_module.v   ;         ;
; Shift_Concatenate.v              ; yes             ; User Verilog HDL File                       ; /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/Shift_Concatenate.v   ;         ;
; Register_File.v                  ; yes             ; User Verilog HDL File                       ; /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/Register_File.v       ;         ;
; Register.v                       ; yes             ; User Verilog HDL File                       ; /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/Register.v            ;         ;
; Mux32to1.v                       ; yes             ; User Verilog HDL File                       ; /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/Mux32to1.v            ;         ;
; mux4to1.v                        ; yes             ; User Verilog HDL File                       ; /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/mux4to1.v             ;         ;
; mux2to1.v                        ; yes             ; User Verilog HDL File                       ; /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/mux2to1.v             ;         ;
; MIPS_pipeline.v                  ; yes             ; User Verilog HDL File                       ; /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v       ;         ;
; Memory_ROM.v                     ; yes             ; User Verilog HDL File                       ; /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/Memory_ROM.v          ;         ;
; Memory_RAM.v                     ; yes             ; User Verilog HDL File                       ; /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/Memory_RAM.v          ;         ;
; GPIO_controller.v                ; yes             ; User Verilog HDL File                       ; /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/GPIO_controller.v     ;         ;
; Demux1to32.v                     ; yes             ; User Verilog HDL File                       ; /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/Demux1to32.v          ;         ;
; Demux1to4.v                      ; yes             ; User Verilog HDL File                       ; /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/Demux1to4.v           ;         ;
; Demux1to2.v                      ; yes             ; User Verilog HDL File                       ; /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/Demux1to2.v           ;         ;
; decode_instruction.v             ; yes             ; User Verilog HDL File                       ; /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/decode_instruction.v  ;         ;
; ControlUnit.v                    ; yes             ; User Verilog HDL File                       ; /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/ControlUnit.v         ;         ;
; ASCI_translator.v                ; yes             ; User Verilog HDL File                       ; /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/ASCI_translator.v     ;         ;
; ALU.v                            ; yes             ; User Verilog HDL File                       ; /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/ALU.v                 ;         ;
; Adder.v                          ; yes             ; User Verilog HDL File                       ; /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/Adder.v               ;         ;
; Pipelinecode_1.hex               ; yes             ; Auto-Found Hexadecimal (Intel-Format) File  ; /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/Pipelinecode_1.hex    ;         ;
+----------------------------------+-----------------+---------------------------------------------+-----------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimate of Logic utilization (ALMs needed) ; 7074      ;
;                                             ;           ;
; Combinational ALUT usage for logic          ; 5593      ;
;     -- 7 input functions                    ; 23        ;
;     -- 6 input functions                    ; 3770      ;
;     -- 5 input functions                    ; 184       ;
;     -- 4 input functions                    ; 202       ;
;     -- <=3 input functions                  ; 1414      ;
;                                             ;           ;
; Dedicated logic registers                   ; 9916      ;
;                                             ;           ;
; I/O pins                                    ; 21        ;
;                                             ;           ;
; Total DSP Blocks                            ; 2         ;
;                                             ;           ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 9916      ;
; Total fan-out                               ; 58202     ;
; Average fan-out                             ; 3.74      ;
+---------------------------------------------+-----------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                               ;
+--------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------+--------------------+--------------+
; Compilation Hierarchy Node                       ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                               ; Entity Name        ; Library Name ;
+--------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------+--------------------+--------------+
; |MIPS_pipeline                                   ; 5593 (993)          ; 9916 (0)                  ; 0                 ; 2          ; 21   ; 0            ; |MIPS_pipeline                                                                    ; MIPS_pipeline      ; work         ;
;    |ALU:alu_unit|                                ; 645 (645)           ; 0 (0)                     ; 0                 ; 2          ; 0    ; 0            ; |MIPS_pipeline|ALU:alu_unit                                                       ; ALU                ; work         ;
;    |Adder:Adder_branch|                          ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_pipeline|Adder:Adder_branch                                                 ; Adder              ; work         ;
;    |Adder:Adder_nextPC|                          ; 30 (30)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_pipeline|Adder:Adder_nextPC                                                 ; Adder              ; work         ;
;    |ControlUnit:CtrlUnit|                        ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_pipeline|ControlUnit:CtrlUnit                                               ; ControlUnit        ; work         ;
;    |GPIO_controller:GPIO|                        ; 1 (1)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_pipeline|GPIO_controller:GPIO                                               ; GPIO_controller    ; work         ;
;    |Memory_RAM:mem_RAM|                          ; 3012 (3012)         ; 8192 (8192)               ; 0                 ; 0          ; 0    ; 0            ; |MIPS_pipeline|Memory_RAM:mem_RAM                                                 ; Memory_RAM         ; work         ;
;    |Memory_ROM:ROM|                              ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_pipeline|Memory_ROM:ROM                                                     ; Memory_ROM         ; work         ;
;    |Register:Decode_Pipeline3|                   ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |MIPS_pipeline|Register:Decode_Pipeline3                                          ; Register           ; work         ;
;    |Register:Decode_Pipeline4|                   ; 0 (0)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_pipeline|Register:Decode_Pipeline4                                          ; Register           ; work         ;
;    |Register:Decode_Pipeline5|                   ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |MIPS_pipeline|Register:Decode_Pipeline5                                          ; Register           ; work         ;
;    |Register:Decode_Pipeline6|                   ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |MIPS_pipeline|Register:Decode_Pipeline6                                          ; Register           ; work         ;
;    |Register:Decode_Pipeline7|                   ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |MIPS_pipeline|Register:Decode_Pipeline7                                          ; Register           ; work         ;
;    |Register:Decode_Pipeline_ALUControl|         ; 0 (0)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_pipeline|Register:Decode_Pipeline_ALUControl                                ; Register           ; work         ;
;    |Register:Decode_Pipeline_ALUSrcBselector|    ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_pipeline|Register:Decode_Pipeline_ALUSrcBselector                           ; Register           ; work         ;
;    |Register:Decode_Pipeline_MemtoReg|           ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_pipeline|Register:Decode_Pipeline_MemtoReg                                  ; Register           ; work         ;
;    |Register:Decode_Pipeline_Mux_A3out|          ; 0 (0)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_pipeline|Register:Decode_Pipeline_Mux_A3out                                 ; Register           ; work         ;
;    |Register:Decode_Pipeline_flag_beq|           ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_pipeline|Register:Decode_Pipeline_flag_beq                                  ; Register           ; work         ;
;    |Register:Decode_Pipeline_flag_bne|           ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_pipeline|Register:Decode_Pipeline_flag_bne                                  ; Register           ; work         ;
;    |Register:Execution_Pipeline3|                ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_pipeline|Register:Execution_Pipeline3                                       ; Register           ; work         ;
;    |Register:Execution_Pipeline4|                ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |MIPS_pipeline|Register:Execution_Pipeline4                                       ; Register           ; work         ;
;    |Register:Execution_Pipeline7|                ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |MIPS_pipeline|Register:Execution_Pipeline7                                       ; Register           ; work         ;
;    |Register:Execution_Pipeline8|                ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |MIPS_pipeline|Register:Execution_Pipeline8                                       ; Register           ; work         ;
;    |Register:Execution_Pipeline9|                ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |MIPS_pipeline|Register:Execution_Pipeline9                                       ; Register           ; work         ;
;    |Register:Execution_Pipeline_MemtoReg|        ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_pipeline|Register:Execution_Pipeline_MemtoReg                               ; Register           ; work         ;
;    |Register:Execution_Pipeline_Mux_A3out|       ; 0 (0)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_pipeline|Register:Execution_Pipeline_Mux_A3out                              ; Register           ; work         ;
;    |Register:Execution_Pipeline_flag_beq|        ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_pipeline|Register:Execution_Pipeline_flag_beq                               ; Register           ; work         ;
;    |Register:Execution_Pipeline_flag_bne|        ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_pipeline|Register:Execution_Pipeline_flag_bne                               ; Register           ; work         ;
;    |Register:Fetch_Pipeline2|                    ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |MIPS_pipeline|Register:Fetch_Pipeline2                                           ; Register           ; work         ;
;    |Register:Fetch_Pipeline3|                    ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |MIPS_pipeline|Register:Fetch_Pipeline3                                           ; Register           ; work         ;
;    |Register:Lo_Reg|                             ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |MIPS_pipeline|Register:Lo_Reg                                                    ; Register           ; work         ;
;    |Register:MemAccess_Pipeline1|                ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |MIPS_pipeline|Register:MemAccess_Pipeline1                                       ; Register           ; work         ;
;    |Register:MemAccess_Pipeline2|                ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |MIPS_pipeline|Register:MemAccess_Pipeline2                                       ; Register           ; work         ;
;    |Register:MemAccess_Pipeline3|                ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_pipeline|Register:MemAccess_Pipeline3                                       ; Register           ; work         ;
;    |Register:MemAccess_Pipeline4|                ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_pipeline|Register:MemAccess_Pipeline4                                       ; Register           ; work         ;
;    |Register:MemAccess_Pipeline5|                ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |MIPS_pipeline|Register:MemAccess_Pipeline5                                       ; Register           ; work         ;
;    |Register:MemAccess_Pipeline6|                ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |MIPS_pipeline|Register:MemAccess_Pipeline6                                       ; Register           ; work         ;
;    |Register:MemAccess_Pipeline7_demux_aluout_0| ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |MIPS_pipeline|Register:MemAccess_Pipeline7_demux_aluout_0                        ; Register           ; work         ;
;    |Register:MemAccess_Pipeline_MemtoReg|        ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_pipeline|Register:MemAccess_Pipeline_MemtoReg                               ; Register           ; work         ;
;    |Register:MemAccess_Pipeline_Mux_A3out|       ; 0 (0)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_pipeline|Register:MemAccess_Pipeline_Mux_A3out                              ; Register           ; work         ;
;    |Register:ProgramCounter_Reg|                 ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |MIPS_pipeline|Register:ProgramCounter_Reg                                        ; Register           ; work         ;
;    |Register_File:RegisterFile_Unit|             ; 680 (0)             ; 1024 (0)                  ; 0                 ; 0          ; 0    ; 0            ; |MIPS_pipeline|Register_File:RegisterFile_Unit                                    ; Register_File      ; work         ;
;       |Demux1to32:Demux|                         ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_pipeline|Register_File:RegisterFile_Unit|Demux1to32:Demux                   ; Demux1to32         ; work         ;
;       |Mux32to1:Mux_Read_Register_Number1|       ; 320 (320)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_pipeline|Register_File:RegisterFile_Unit|Mux32to1:Mux_Read_Register_Number1 ; Mux32to1           ; work         ;
;       |Mux32to1:Mux_Read_Register_Number2|       ; 320 (320)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_pipeline|Register_File:RegisterFile_Unit|Mux32to1:Mux_Read_Register_Number2 ; Mux32to1           ; work         ;
;       |Register:Register[0].RegisterUnit|        ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |MIPS_pipeline|Register_File:RegisterFile_Unit|Register:Register[0].RegisterUnit  ; Register           ; work         ;
;       |Register:Register[10].RegisterUnit|       ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |MIPS_pipeline|Register_File:RegisterFile_Unit|Register:Register[10].RegisterUnit ; Register           ; work         ;
;       |Register:Register[11].RegisterUnit|       ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |MIPS_pipeline|Register_File:RegisterFile_Unit|Register:Register[11].RegisterUnit ; Register           ; work         ;
;       |Register:Register[12].RegisterUnit|       ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |MIPS_pipeline|Register_File:RegisterFile_Unit|Register:Register[12].RegisterUnit ; Register           ; work         ;
;       |Register:Register[13].RegisterUnit|       ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |MIPS_pipeline|Register_File:RegisterFile_Unit|Register:Register[13].RegisterUnit ; Register           ; work         ;
;       |Register:Register[14].RegisterUnit|       ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |MIPS_pipeline|Register_File:RegisterFile_Unit|Register:Register[14].RegisterUnit ; Register           ; work         ;
;       |Register:Register[15].RegisterUnit|       ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |MIPS_pipeline|Register_File:RegisterFile_Unit|Register:Register[15].RegisterUnit ; Register           ; work         ;
;       |Register:Register[16].RegisterUnit|       ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |MIPS_pipeline|Register_File:RegisterFile_Unit|Register:Register[16].RegisterUnit ; Register           ; work         ;
;       |Register:Register[17].RegisterUnit|       ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |MIPS_pipeline|Register_File:RegisterFile_Unit|Register:Register[17].RegisterUnit ; Register           ; work         ;
;       |Register:Register[18].RegisterUnit|       ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |MIPS_pipeline|Register_File:RegisterFile_Unit|Register:Register[18].RegisterUnit ; Register           ; work         ;
;       |Register:Register[19].RegisterUnit|       ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |MIPS_pipeline|Register_File:RegisterFile_Unit|Register:Register[19].RegisterUnit ; Register           ; work         ;
;       |Register:Register[1].RegisterUnit|        ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |MIPS_pipeline|Register_File:RegisterFile_Unit|Register:Register[1].RegisterUnit  ; Register           ; work         ;
;       |Register:Register[20].RegisterUnit|       ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |MIPS_pipeline|Register_File:RegisterFile_Unit|Register:Register[20].RegisterUnit ; Register           ; work         ;
;       |Register:Register[21].RegisterUnit|       ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |MIPS_pipeline|Register_File:RegisterFile_Unit|Register:Register[21].RegisterUnit ; Register           ; work         ;
;       |Register:Register[22].RegisterUnit|       ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |MIPS_pipeline|Register_File:RegisterFile_Unit|Register:Register[22].RegisterUnit ; Register           ; work         ;
;       |Register:Register[23].RegisterUnit|       ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |MIPS_pipeline|Register_File:RegisterFile_Unit|Register:Register[23].RegisterUnit ; Register           ; work         ;
;       |Register:Register[24].RegisterUnit|       ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |MIPS_pipeline|Register_File:RegisterFile_Unit|Register:Register[24].RegisterUnit ; Register           ; work         ;
;       |Register:Register[25].RegisterUnit|       ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |MIPS_pipeline|Register_File:RegisterFile_Unit|Register:Register[25].RegisterUnit ; Register           ; work         ;
;       |Register:Register[26].RegisterUnit|       ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |MIPS_pipeline|Register_File:RegisterFile_Unit|Register:Register[26].RegisterUnit ; Register           ; work         ;
;       |Register:Register[27].RegisterUnit|       ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |MIPS_pipeline|Register_File:RegisterFile_Unit|Register:Register[27].RegisterUnit ; Register           ; work         ;
;       |Register:Register[28].RegisterUnit|       ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |MIPS_pipeline|Register_File:RegisterFile_Unit|Register:Register[28].RegisterUnit ; Register           ; work         ;
;       |Register:Register[29].RegisterUnit|       ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |MIPS_pipeline|Register_File:RegisterFile_Unit|Register:Register[29].RegisterUnit ; Register           ; work         ;
;       |Register:Register[2].RegisterUnit|        ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |MIPS_pipeline|Register_File:RegisterFile_Unit|Register:Register[2].RegisterUnit  ; Register           ; work         ;
;       |Register:Register[30].RegisterUnit|       ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |MIPS_pipeline|Register_File:RegisterFile_Unit|Register:Register[30].RegisterUnit ; Register           ; work         ;
;       |Register:Register[31].RegisterUnit|       ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |MIPS_pipeline|Register_File:RegisterFile_Unit|Register:Register[31].RegisterUnit ; Register           ; work         ;
;       |Register:Register[3].RegisterUnit|        ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |MIPS_pipeline|Register_File:RegisterFile_Unit|Register:Register[3].RegisterUnit  ; Register           ; work         ;
;       |Register:Register[4].RegisterUnit|        ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |MIPS_pipeline|Register_File:RegisterFile_Unit|Register:Register[4].RegisterUnit  ; Register           ; work         ;
;       |Register:Register[5].RegisterUnit|        ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |MIPS_pipeline|Register_File:RegisterFile_Unit|Register:Register[5].RegisterUnit  ; Register           ; work         ;
;       |Register:Register[6].RegisterUnit|        ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |MIPS_pipeline|Register_File:RegisterFile_Unit|Register:Register[6].RegisterUnit  ; Register           ; work         ;
;       |Register:Register[7].RegisterUnit|        ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |MIPS_pipeline|Register_File:RegisterFile_Unit|Register:Register[7].RegisterUnit  ; Register           ; work         ;
;       |Register:Register[8].RegisterUnit|        ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |MIPS_pipeline|Register_File:RegisterFile_Unit|Register:Register[8].RegisterUnit  ; Register           ; work         ;
;       |Register:Register[9].RegisterUnit|        ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |MIPS_pipeline|Register_File:RegisterFile_Unit|Register:Register[9].RegisterUnit  ; Register           ; work         ;
;    |UART_controller:uart_ctrlUnit|               ; 139 (56)            ; 109 (48)                  ; 0                 ; 0          ; 0    ; 0            ; |MIPS_pipeline|UART_controller:uart_ctrlUnit                                      ; UART_controller    ; work         ;
;       |ASCI_translator:ASCII_Trans|              ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_pipeline|UART_controller:uart_ctrlUnit|ASCI_translator:ASCII_Trans          ; ASCI_translator    ; work         ;
;       |UART_RX:DUV_RX|                           ; 41 (41)             ; 30 (30)                   ; 0                 ; 0          ; 0    ; 0            ; |MIPS_pipeline|UART_controller:uart_ctrlUnit|UART_RX:DUV_RX                       ; UART_RX            ; work         ;
;       |UART_TX:DUV_UART_TX|                      ; 34 (34)             ; 31 (31)                   ; 0                 ; 0          ; 0    ; 0            ; |MIPS_pipeline|UART_controller:uart_ctrlUnit|UART_TX:DUV_UART_TX                  ; UART_TX            ; work         ;
;    |VirtualAddress_RAM:VirtualRAM_Mem|           ; 11 (11)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_pipeline|VirtualAddress_RAM:VirtualRAM_Mem                                  ; VirtualAddress_RAM ; work         ;
;    |decode_instruction:decoder_module|           ; 12 (12)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_pipeline|decode_instruction:decoder_module                                  ; decode_instruction ; work         ;
;    |mux2to1:MUX_Mem_or_Periph_to_MUXWriteData|   ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_pipeline|mux2to1:MUX_Mem_or_Periph_to_MUXWriteData                          ; mux2to1            ; work         ;
;    |mux2to1:MUX_UART_bitRxorTx|                  ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_pipeline|mux2to1:MUX_UART_bitRxorTx                                         ; mux2to1            ; work         ;
;    |mux4to1:MUX_to_WriteData_RegFile|            ; 35 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_pipeline|mux4to1:MUX_to_WriteData_RegFile                                   ; mux4to1            ; work         ;
;       |mux2to1:mux2|                             ; 35 (35)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_pipeline|mux4to1:MUX_to_WriteData_RegFile|mux2to1:mux2                      ; mux2to1            ; work         ;
+--------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------+--------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary  ;
+---------------------------------+-------------+
; Statistic                       ; Number Used ;
+---------------------------------+-------------+
; Two Independent 18x18           ; 1           ;
; Sum of two 18x18                ; 1           ;
; Total number of DSP blocks      ; 2           ;
;                                 ;             ;
; Fixed Point Unsigned Multiplier ; 3           ;
+---------------------------------+-------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------+
; State Machine - |MIPS_pipeline|UART_controller:uart_ctrlUnit|state_tx                                                     ;
+-------------------------+----------------------+----------------+-------------------------+---------------+---------------+
; Name                    ; state_tx.UPDATE_DATA ; state_tx.SHIFT ; state_tx.START_AND_READ ; state_tx.IDLE ; state_tx.STOP ;
+-------------------------+----------------------+----------------+-------------------------+---------------+---------------+
; state_tx.IDLE           ; 0                    ; 0              ; 0                       ; 0             ; 0             ;
; state_tx.START_AND_READ ; 0                    ; 0              ; 1                       ; 1             ; 0             ;
; state_tx.SHIFT          ; 0                    ; 1              ; 0                       ; 1             ; 0             ;
; state_tx.UPDATE_DATA    ; 1                    ; 0              ; 0                       ; 1             ; 0             ;
; state_tx.STOP           ; 0                    ; 0              ; 0                       ; 1             ; 1             ;
+-------------------------+----------------------+----------------+-------------------------+---------------+---------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------+
; State Machine - |MIPS_pipeline|UART_controller:uart_ctrlUnit|UART_TX:DUV_UART_TX|state ;
+-------------+------------+-------------+-------------+---------------------------------+
; Name        ; state.STOP ; state.SHIFT ; state.START ; state.IDLE                      ;
+-------------+------------+-------------+-------------+---------------------------------+
; state.IDLE  ; 0          ; 0           ; 0           ; 0                               ;
; state.START ; 0          ; 0           ; 1           ; 1                               ;
; state.SHIFT ; 0          ; 1           ; 0           ; 1                               ;
; state.STOP  ; 1          ; 0           ; 0           ; 1                               ;
+-------------+------------+-------------+-------------+---------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------+
; State Machine - |MIPS_pipeline|UART_controller:uart_ctrlUnit|UART_RX:DUV_RX|state   ;
+---------------+------------+-------------+-------------+------------+---------------+
; Name          ; state.STOP ; state.DELAY ; state.START ; state.IDLE ; state.DEFAULT ;
+---------------+------------+-------------+-------------+------------+---------------+
; state.IDLE    ; 0          ; 0           ; 0           ; 0          ; 0             ;
; state.START   ; 0          ; 0           ; 1           ; 1          ; 0             ;
; state.DELAY   ; 0          ; 1           ; 0           ; 1          ; 0             ;
; state.STOP    ; 1          ; 0           ; 0           ; 1          ; 0             ;
; state.DEFAULT ; 0          ; 0           ; 0           ; 1          ; 1             ;
+---------------+------------+-------------+-------------+------------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                 ;
+------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                    ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; UART_controller:uart_ctrlUnit|UART_TX:DUV_UART_TX|baud_count[0]  ; yes                                                              ; yes                                        ;
; UART_controller:uart_ctrlUnit|UART_TX:DUV_UART_TX|baud_count[1]  ; yes                                                              ; yes                                        ;
; UART_controller:uart_ctrlUnit|UART_TX:DUV_UART_TX|baud_count[2]  ; yes                                                              ; yes                                        ;
; UART_controller:uart_ctrlUnit|UART_TX:DUV_UART_TX|baud_count[3]  ; yes                                                              ; yes                                        ;
; UART_controller:uart_ctrlUnit|UART_TX:DUV_UART_TX|baud_count[4]  ; yes                                                              ; yes                                        ;
; UART_controller:uart_ctrlUnit|UART_TX:DUV_UART_TX|baud_count[5]  ; yes                                                              ; yes                                        ;
; UART_controller:uart_ctrlUnit|UART_TX:DUV_UART_TX|baud_count[6]  ; yes                                                              ; yes                                        ;
; UART_controller:uart_ctrlUnit|UART_TX:DUV_UART_TX|baud_count[7]  ; yes                                                              ; yes                                        ;
; UART_controller:uart_ctrlUnit|UART_TX:DUV_UART_TX|baud_count[8]  ; yes                                                              ; yes                                        ;
; UART_controller:uart_ctrlUnit|UART_TX:DUV_UART_TX|baud_count[9]  ; yes                                                              ; yes                                        ;
; UART_controller:uart_ctrlUnit|UART_TX:DUV_UART_TX|baud_count[10] ; yes                                                              ; yes                                        ;
; UART_controller:uart_ctrlUnit|UART_TX:DUV_UART_TX|baud_count[11] ; yes                                                              ; yes                                        ;
; UART_controller:uart_ctrlUnit|UART_TX:DUV_UART_TX|baud_count[12] ; yes                                                              ; yes                                        ;
; UART_controller:uart_ctrlUnit|UART_TX:DUV_UART_TX|bit_number[3]  ; yes                                                              ; yes                                        ;
; UART_controller:uart_ctrlUnit|UART_TX:DUV_UART_TX|bit_number[2]  ; yes                                                              ; yes                                        ;
; UART_controller:uart_ctrlUnit|UART_TX:DUV_UART_TX|bit_number[1]  ; yes                                                              ; yes                                        ;
; UART_controller:uart_ctrlUnit|UART_TX:DUV_UART_TX|bit_number[0]  ; yes                                                              ; yes                                        ;
; UART_controller:uart_ctrlUnit|UART_TX:DUV_UART_TX|buff_tx[5]     ; yes                                                              ; yes                                        ;
; UART_controller:uart_ctrlUnit|UART_TX:DUV_UART_TX|buff_tx[7]     ; yes                                                              ; yes                                        ;
; UART_controller:uart_ctrlUnit|UART_TX:DUV_UART_TX|buff_tx[4]     ; yes                                                              ; yes                                        ;
; UART_controller:uart_ctrlUnit|UART_TX:DUV_UART_TX|buff_tx[6]     ; yes                                                              ; yes                                        ;
; UART_controller:uart_ctrlUnit|UART_TX:DUV_UART_TX|buff_tx[1]     ; yes                                                              ; yes                                        ;
; UART_controller:uart_ctrlUnit|UART_TX:DUV_UART_TX|buff_tx[3]     ; yes                                                              ; yes                                        ;
; UART_controller:uart_ctrlUnit|UART_TX:DUV_UART_TX|buff_tx[0]     ; yes                                                              ; yes                                        ;
; UART_controller:uart_ctrlUnit|UART_TX:DUV_UART_TX|buff_tx[2]     ; yes                                                              ; yes                                        ;
; Total number of protected registers is 25                        ;                                                                  ;                                            ;
+------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                           ;
+------------------------------------------------------------+-----------------------------------------------------------------+
; Register name                                              ; Reason for Removal                                              ;
+------------------------------------------------------------+-----------------------------------------------------------------+
; Register:MemAccess_Pipeline3|Data_reg[1..31]               ; Stuck at GND due to stuck port data_in                          ;
; Register:Execution_Pipeline2|Data_reg[0,1]                 ; Stuck at GND due to stuck port data_in                          ;
; Register:Execution_Pipeline2|Data_reg[31]                  ; Lost fanout                                                     ;
; Register:Decode_Pipeline2|Data_reg[3]                      ; Lost fanout                                                     ;
; Register:Fetch_Pipeline1|Data_reg[31]                      ; Lost fanout                                                     ;
; Register:Execution_Pipeline2|Data_reg[30]                  ; Lost fanout                                                     ;
; Register:Decode_Pipeline2|Data_reg[2]                      ; Lost fanout                                                     ;
; Register:Fetch_Pipeline1|Data_reg[30]                      ; Lost fanout                                                     ;
; Register:Execution_Pipeline2|Data_reg[29]                  ; Lost fanout                                                     ;
; Register:Decode_Pipeline2|Data_reg[1]                      ; Lost fanout                                                     ;
; Register:Fetch_Pipeline1|Data_reg[29]                      ; Lost fanout                                                     ;
; Register:Execution_Pipeline2|Data_reg[28]                  ; Lost fanout                                                     ;
; Register:Decode_Pipeline2|Data_reg[0]                      ; Lost fanout                                                     ;
; Register:Fetch_Pipeline1|Data_reg[28]                      ; Lost fanout                                                     ;
; Register:Execution_Pipeline2|Data_reg[27]                  ; Lost fanout                                                     ;
; Register:Decode_Pipeline1|Data_reg[25]                     ; Lost fanout                                                     ;
; Register:Execution_Pipeline2|Data_reg[26]                  ; Lost fanout                                                     ;
; Register:Decode_Pipeline1|Data_reg[24]                     ; Lost fanout                                                     ;
; Register:Execution_Pipeline2|Data_reg[25]                  ; Lost fanout                                                     ;
; Register:Decode_Pipeline1|Data_reg[23]                     ; Lost fanout                                                     ;
; Register:Execution_Pipeline2|Data_reg[24]                  ; Lost fanout                                                     ;
; Register:Decode_Pipeline1|Data_reg[22]                     ; Lost fanout                                                     ;
; Register:Execution_Pipeline2|Data_reg[23]                  ; Lost fanout                                                     ;
; Register:Decode_Pipeline1|Data_reg[21]                     ; Lost fanout                                                     ;
; Register:Execution_Pipeline2|Data_reg[22]                  ; Lost fanout                                                     ;
; Register:Decode_Pipeline1|Data_reg[20]                     ; Lost fanout                                                     ;
; Register:Execution_Pipeline2|Data_reg[21]                  ; Lost fanout                                                     ;
; Register:Decode_Pipeline1|Data_reg[19]                     ; Lost fanout                                                     ;
; Register:Execution_Pipeline2|Data_reg[20]                  ; Lost fanout                                                     ;
; Register:Decode_Pipeline1|Data_reg[18]                     ; Lost fanout                                                     ;
; Register:Execution_Pipeline2|Data_reg[19]                  ; Lost fanout                                                     ;
; Register:Decode_Pipeline1|Data_reg[17]                     ; Lost fanout                                                     ;
; Register:Execution_Pipeline2|Data_reg[18]                  ; Lost fanout                                                     ;
; Register:Decode_Pipeline1|Data_reg[16]                     ; Lost fanout                                                     ;
; Register:Execution_Pipeline2|Data_reg[17]                  ; Lost fanout                                                     ;
; Register:Decode_Pipeline1|Data_reg[15]                     ; Lost fanout                                                     ;
; Register:Execution_Pipeline2|Data_reg[16]                  ; Lost fanout                                                     ;
; Register:Decode_Pipeline1|Data_reg[14]                     ; Lost fanout                                                     ;
; Register:Execution_Pipeline2|Data_reg[15]                  ; Lost fanout                                                     ;
; Register:Decode_Pipeline1|Data_reg[13]                     ; Lost fanout                                                     ;
; Register:Execution_Pipeline2|Data_reg[14]                  ; Lost fanout                                                     ;
; Register:Decode_Pipeline1|Data_reg[12]                     ; Lost fanout                                                     ;
; Register:Execution_Pipeline2|Data_reg[13]                  ; Lost fanout                                                     ;
; Register:Decode_Pipeline1|Data_reg[11]                     ; Lost fanout                                                     ;
; Register:Execution_Pipeline2|Data_reg[12]                  ; Lost fanout                                                     ;
; Register:Decode_Pipeline1|Data_reg[10]                     ; Lost fanout                                                     ;
; Register:Execution_Pipeline2|Data_reg[11]                  ; Lost fanout                                                     ;
; Register:Decode_Pipeline1|Data_reg[9]                      ; Lost fanout                                                     ;
; Register:Execution_Pipeline2|Data_reg[10]                  ; Lost fanout                                                     ;
; Register:Decode_Pipeline1|Data_reg[8]                      ; Lost fanout                                                     ;
; Register:Execution_Pipeline2|Data_reg[9]                   ; Lost fanout                                                     ;
; Register:Decode_Pipeline1|Data_reg[7]                      ; Lost fanout                                                     ;
; Register:Execution_Pipeline2|Data_reg[8]                   ; Lost fanout                                                     ;
; Register:Decode_Pipeline1|Data_reg[6]                      ; Lost fanout                                                     ;
; Register:Execution_Pipeline2|Data_reg[7]                   ; Lost fanout                                                     ;
; Register:Decode_Pipeline1|Data_reg[5]                      ; Lost fanout                                                     ;
; Register:Execution_Pipeline2|Data_reg[6]                   ; Lost fanout                                                     ;
; Register:Decode_Pipeline1|Data_reg[4]                      ; Lost fanout                                                     ;
; Register:Execution_Pipeline2|Data_reg[5]                   ; Lost fanout                                                     ;
; Register:Decode_Pipeline1|Data_reg[3]                      ; Lost fanout                                                     ;
; Register:Execution_Pipeline2|Data_reg[4]                   ; Lost fanout                                                     ;
; Register:Decode_Pipeline1|Data_reg[2]                      ; Lost fanout                                                     ;
; Register:Execution_Pipeline2|Data_reg[3]                   ; Lost fanout                                                     ;
; Register:Decode_Pipeline1|Data_reg[1]                      ; Lost fanout                                                     ;
; Register:Execution_Pipeline2|Data_reg[2]                   ; Lost fanout                                                     ;
; Register:Decode_Pipeline1|Data_reg[0]                      ; Lost fanout                                                     ;
; Register:Execution_Pipeline1|Data_reg[0..31]               ; Lost fanout                                                     ;
; UART_controller:uart_ctrlUnit|Tx_flag_out[1..30]           ; Merged with UART_controller:uart_ctrlUnit|Tx_flag_out[31]       ;
; Register:MemAccess_Pipeline4|Data_reg[1..30]               ; Merged with Register:MemAccess_Pipeline4|Data_reg[31]           ;
; UART_controller:uart_ctrlUnit|Data_to_Tx_tmp_reg[5..7]     ; Merged with UART_controller:uart_ctrlUnit|Data_to_Tx_tmp_reg[4] ;
; UART_controller:uart_ctrlUnit|Tx_flag_out[31]              ; Stuck at GND due to stuck port data_in                          ;
; Register:MemAccess_Pipeline4|Data_reg[31]                  ; Stuck at GND due to stuck port data_in                          ;
; UART_controller:uart_ctrlUnit|Data_to_Tx_tmp_reg[4]        ; Stuck at GND due to stuck port data_in                          ;
; UART_controller:uart_ctrlUnit|state_tx~4                   ; Lost fanout                                                     ;
; UART_controller:uart_ctrlUnit|state_tx~5                   ; Lost fanout                                                     ;
; UART_controller:uart_ctrlUnit|UART_TX:DUV_UART_TX|state~4  ; Lost fanout                                                     ;
; UART_controller:uart_ctrlUnit|UART_TX:DUV_UART_TX|state~5  ; Lost fanout                                                     ;
; UART_controller:uart_ctrlUnit|UART_TX:DUV_UART_TX|state~6  ; Lost fanout                                                     ;
; UART_controller:uart_ctrlUnit|UART_RX:DUV_RX|state~4       ; Lost fanout                                                     ;
; UART_controller:uart_ctrlUnit|UART_RX:DUV_RX|state~5       ; Lost fanout                                                     ;
; UART_controller:uart_ctrlUnit|UART_RX:DUV_RX|state.DEFAULT ; Stuck at GND due to stuck port data_in                          ;
; Total Number of Removed Registers = 203                    ;                                                                 ;
+------------------------------------------------------------+-----------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                              ;
+-----------------------------------------------+---------------------------+------------------------------------------------------------------------------+
; Register name                                 ; Reason for Removal        ; Registers Removed due to This Register                                       ;
+-----------------------------------------------+---------------------------+------------------------------------------------------------------------------+
; UART_controller:uart_ctrlUnit|Tx_flag_out[31] ; Stuck at GND              ; Register:MemAccess_Pipeline4|Data_reg[31],                                   ;
;                                               ; due to stuck port data_in ; UART_controller:uart_ctrlUnit|Data_to_Tx_tmp_reg[4]                          ;
; Register:Execution_Pipeline2|Data_reg[31]     ; Lost Fanouts              ; Register:Decode_Pipeline2|Data_reg[3], Register:Fetch_Pipeline1|Data_reg[31] ;
; Register:Execution_Pipeline2|Data_reg[30]     ; Lost Fanouts              ; Register:Decode_Pipeline2|Data_reg[2], Register:Fetch_Pipeline1|Data_reg[30] ;
; Register:Execution_Pipeline2|Data_reg[29]     ; Lost Fanouts              ; Register:Decode_Pipeline2|Data_reg[1], Register:Fetch_Pipeline1|Data_reg[29] ;
; Register:Execution_Pipeline2|Data_reg[28]     ; Lost Fanouts              ; Register:Decode_Pipeline2|Data_reg[0], Register:Fetch_Pipeline1|Data_reg[28] ;
; Register:Execution_Pipeline2|Data_reg[13]     ; Lost Fanouts              ; Register:Decode_Pipeline1|Data_reg[11]                                       ;
; Register:Execution_Pipeline2|Data_reg[14]     ; Lost Fanouts              ; Register:Decode_Pipeline1|Data_reg[12]                                       ;
; Register:Execution_Pipeline2|Data_reg[17]     ; Lost Fanouts              ; Register:Decode_Pipeline1|Data_reg[15]                                       ;
; Register:Execution_Pipeline2|Data_reg[12]     ; Lost Fanouts              ; Register:Decode_Pipeline1|Data_reg[10]                                       ;
; Register:Execution_Pipeline2|Data_reg[11]     ; Lost Fanouts              ; Register:Decode_Pipeline1|Data_reg[9]                                        ;
; Register:Execution_Pipeline2|Data_reg[10]     ; Lost Fanouts              ; Register:Decode_Pipeline1|Data_reg[8]                                        ;
; Register:Execution_Pipeline2|Data_reg[9]      ; Lost Fanouts              ; Register:Decode_Pipeline1|Data_reg[7]                                        ;
; Register:Execution_Pipeline2|Data_reg[8]      ; Lost Fanouts              ; Register:Decode_Pipeline1|Data_reg[6]                                        ;
; Register:Execution_Pipeline2|Data_reg[7]      ; Lost Fanouts              ; Register:Decode_Pipeline1|Data_reg[5]                                        ;
; Register:Execution_Pipeline2|Data_reg[6]      ; Lost Fanouts              ; Register:Decode_Pipeline1|Data_reg[4]                                        ;
; Register:Execution_Pipeline2|Data_reg[5]      ; Lost Fanouts              ; Register:Decode_Pipeline1|Data_reg[3]                                        ;
; Register:Execution_Pipeline2|Data_reg[4]      ; Lost Fanouts              ; Register:Decode_Pipeline1|Data_reg[2]                                        ;
; Register:Execution_Pipeline2|Data_reg[3]      ; Lost Fanouts              ; Register:Decode_Pipeline1|Data_reg[1]                                        ;
; Register:Execution_Pipeline2|Data_reg[2]      ; Lost Fanouts              ; Register:Decode_Pipeline1|Data_reg[0]                                        ;
; Register:Execution_Pipeline2|Data_reg[15]     ; Lost Fanouts              ; Register:Decode_Pipeline1|Data_reg[13]                                       ;
; Register:Execution_Pipeline2|Data_reg[16]     ; Lost Fanouts              ; Register:Decode_Pipeline1|Data_reg[14]                                       ;
; Register:Execution_Pipeline2|Data_reg[0]      ; Stuck at GND              ; Register:Execution_Pipeline1|Data_reg[0]                                     ;
;                                               ; due to stuck port data_in ;                                                                              ;
; Register:Execution_Pipeline2|Data_reg[18]     ; Lost Fanouts              ; Register:Decode_Pipeline1|Data_reg[16]                                       ;
; Register:Execution_Pipeline2|Data_reg[19]     ; Lost Fanouts              ; Register:Decode_Pipeline1|Data_reg[17]                                       ;
; Register:Execution_Pipeline2|Data_reg[20]     ; Lost Fanouts              ; Register:Decode_Pipeline1|Data_reg[18]                                       ;
; Register:Execution_Pipeline2|Data_reg[21]     ; Lost Fanouts              ; Register:Decode_Pipeline1|Data_reg[19]                                       ;
; Register:Execution_Pipeline2|Data_reg[22]     ; Lost Fanouts              ; Register:Decode_Pipeline1|Data_reg[20]                                       ;
; Register:Execution_Pipeline2|Data_reg[23]     ; Lost Fanouts              ; Register:Decode_Pipeline1|Data_reg[21]                                       ;
; Register:Execution_Pipeline2|Data_reg[24]     ; Lost Fanouts              ; Register:Decode_Pipeline1|Data_reg[22]                                       ;
; Register:Execution_Pipeline2|Data_reg[25]     ; Lost Fanouts              ; Register:Decode_Pipeline1|Data_reg[23]                                       ;
; Register:Execution_Pipeline2|Data_reg[26]     ; Lost Fanouts              ; Register:Decode_Pipeline1|Data_reg[24]                                       ;
; Register:Execution_Pipeline2|Data_reg[27]     ; Lost Fanouts              ; Register:Decode_Pipeline1|Data_reg[25]                                       ;
; Register:Execution_Pipeline2|Data_reg[1]      ; Stuck at GND              ; Register:Execution_Pipeline1|Data_reg[1]                                     ;
;                                               ; due to stuck port data_in ;                                                                              ;
+-----------------------------------------------+---------------------------+------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 9916  ;
; Number of registers using Synchronous Clear  ; 28    ;
; Number of registers using Synchronous Load   ; 28    ;
; Number of registers using Asynchronous Clear ; 1688  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 9352  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------------------+
; Inverted Register Statistics                                              ;
+-----------------------------------------------------------------+---------+
; Inverted Register                                               ; Fan out ;
+-----------------------------------------------------------------+---------+
; UART_controller:uart_ctrlUnit|UART_TX:DUV_UART_TX|SerialDataOut ; 1       ;
; UART_controller:uart_ctrlUnit|cleanTx_flag_reg                  ; 2       ;
; Total number of inverted registers = 2                          ;         ;
+-----------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------+
; 4:1                ; 13 bits   ; 26 LEs        ; 0 LEs                ; 26 LEs                 ; Yes        ; |MIPS_pipeline|UART_controller:uart_ctrlUnit|UART_TX:DUV_UART_TX|baud_count[0]          ;
; 5:1                ; 28 bits   ; 84 LEs        ; 0 LEs                ; 84 LEs                 ; Yes        ; |MIPS_pipeline|UART_controller:uart_ctrlUnit|uart_tx_copy[19]                           ;
; 5:1                ; 4 bits    ; 12 LEs        ; 0 LEs                ; 12 LEs                 ; Yes        ; |MIPS_pipeline|UART_controller:uart_ctrlUnit|Data_to_Tx_tmp_reg[1]                      ;
; 6:1                ; 13 bits   ; 52 LEs        ; 0 LEs                ; 52 LEs                 ; Yes        ; |MIPS_pipeline|UART_controller:uart_ctrlUnit|UART_RX:DUV_RX|clock_count[6]              ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |MIPS_pipeline|UART_controller:uart_ctrlUnit|UART_TX:DUV_UART_TX|bit_number             ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |MIPS_pipeline|ALU:alu_unit|ShiftLeft1                                                  ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |MIPS_pipeline|ALU:alu_unit|ShiftLeft1                                                  ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |MIPS_pipeline|ALU:alu_unit|ShiftLeft1                                                  ;
; 4:1                ; 26 bits   ; 52 LEs        ; 52 LEs               ; 0 LEs                  ; No         ; |MIPS_pipeline|ALU:alu_unit|ShiftLeft1                                                  ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |MIPS_pipeline|ALU:alu_unit|ShiftRight0                                                 ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |MIPS_pipeline|ALU:alu_unit|ShiftLeft0                                                  ;
; 4:1                ; 51 bits   ; 102 LEs       ; 102 LEs              ; 0 LEs                  ; No         ; |MIPS_pipeline|ALU:alu_unit|ShiftRight0                                                 ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |MIPS_pipeline|ALU:alu_unit|ShiftRight0                                                 ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |MIPS_pipeline|ALU:alu_unit|ShiftRight0                                                 ;
; 4:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |MIPS_pipeline|ALU:alu_unit|ShiftRight0                                                 ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |MIPS_pipeline|UART_controller:uart_ctrlUnit|UART_RX:DUV_RX|bit_number                  ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |MIPS_pipeline|mux2to1:MUX_Boot_startAddr|Data_out[28]                                  ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |MIPS_pipeline|mux4to1:mux_A3_destination|mux2to1:mux2|Data_out[3]                      ;
; 5:1                ; 31 bits   ; 93 LEs        ; 93 LEs               ; 0 LEs                  ; No         ; |MIPS_pipeline|mux4to1:MUX_to_WriteData_RegFile|mux2to1:mux2|Data_out[19]               ;
; 32:1               ; 32 bits   ; 672 LEs       ; 672 LEs              ; 0 LEs                  ; No         ; |MIPS_pipeline|Register_File:RegisterFile_Unit|Mux32to1:Mux_Read_Register_Number2|Mux27 ;
; 32:1               ; 32 bits   ; 672 LEs       ; 672 LEs              ; 0 LEs                  ; No         ; |MIPS_pipeline|Register_File:RegisterFile_Unit|Mux32to1:Mux_Read_Register_Number1|Mux14 ;
; 25:1               ; 12 bits   ; 192 LEs       ; 168 LEs              ; 24 LEs                 ; No         ; |MIPS_pipeline|ALU:alu_unit|Mux19                                                       ;
; 28:1               ; 3 bits    ; 54 LEs        ; 48 LEs               ; 6 LEs                  ; No         ; |MIPS_pipeline|ALU:alu_unit|Mux30                                                       ;
; 30:1               ; 12 bits   ; 240 LEs       ; 204 LEs              ; 36 LEs                 ; No         ; |MIPS_pipeline|ALU:alu_unit|Mux9                                                        ;
; 36:1               ; 3 bits    ; 72 LEs        ; 54 LEs               ; 18 LEs                 ; No         ; |MIPS_pipeline|ALU:alu_unit|Mux3                                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------+
; Source assignments for Top-level Entity: |MIPS_pipeline                  ;
+------------------------------+-------+------+----------------------------+
; Assignment                   ; Value ; From ; To                         ;
+------------------------------+-------+------+----------------------------+
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; shifted2[1]                ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; shifted2[1]                ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; shifted2[0]                ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; shifted2[0]                ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; shifted2[31]               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; shifted2[31]               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; shifted2[30]               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; shifted2[30]               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; shifted2[29]               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; shifted2[29]               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; shifted2[28]               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; shifted2[28]               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; shifted2[27]               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; shifted2[27]               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; shifted2[26]               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; shifted2[26]               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; shifted2[25]               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; shifted2[25]               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; shifted2[24]               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; shifted2[24]               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; shifted2[23]               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; shifted2[23]               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; shifted2[22]               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; shifted2[22]               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; shifted2[21]               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; shifted2[21]               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; shifted2[20]               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; shifted2[20]               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; shifted2[19]               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; shifted2[19]               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; shifted2[18]               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; shifted2[18]               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; shifted2[17]               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; shifted2[17]               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; shifted2[16]               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; shifted2[16]               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; shifted2[15]               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; shifted2[15]               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; shifted2[14]               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; shifted2[14]               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; shifted2[13]               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; shifted2[13]               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; shifted2[12]               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; shifted2[12]               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; shifted2[11]               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; shifted2[11]               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; shifted2[10]               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; shifted2[10]               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; shifted2[9]                ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; shifted2[9]                ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; shifted2[8]                ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; shifted2[8]                ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; shifted2[7]                ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; shifted2[7]                ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; shifted2[6]                ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; shifted2[6]                ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; shifted2[5]                ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; shifted2[5]                ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; shifted2[4]                ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; shifted2[4]                ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; shifted2[3]                ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; shifted2[3]                ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; shifted2[2]                ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; shifted2[2]                ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; enable_StoreTxbuff_output  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; enable_StoreTxbuff_output  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; PC_current_f[31]           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; PC_current_f[31]           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; PC_current_f[30]           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; PC_current_f[30]           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; PC_current_f[29]           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; PC_current_f[29]           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; PC_current_f[28]           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; PC_current_f[28]           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; PC_current_f[27]           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; PC_current_f[27]           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; PC_current_f[26]           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; PC_current_f[26]           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; PC_current_f[25]           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; PC_current_f[25]           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; PC_current_f[24]           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; PC_current_f[24]           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; PC_current_f[23]           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; PC_current_f[23]           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; PC_current_f[22]           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; PC_current_f[22]           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; PC_current_f[21]           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; PC_current_f[21]           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; PC_current_f[20]           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; PC_current_f[20]           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; PC_current_f[19]           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; PC_current_f[19]           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; PC_current_f[18]           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; PC_current_f[18]           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; PC_current_f[17]           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; PC_current_f[17]           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; PC_current_f[16]           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; PC_current_f[16]           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; PC_current_f[15]           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; PC_current_f[15]           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; PC_current_f[14]           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; PC_current_f[14]           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; PC_current_f[13]           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; PC_current_f[13]           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; PC_current_f[12]           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; PC_current_f[12]           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; PC_current_f[11]           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; PC_current_f[11]           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; PC_current_f[10]           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; PC_current_f[10]           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; PC_current_f[9]            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; PC_current_f[9]            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; PC_current_f[8]            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; PC_current_f[8]            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; PC_current_f[7]            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; PC_current_f[7]            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; PC_current_f[6]            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; PC_current_f[6]            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; PC_current_f[5]            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; PC_current_f[5]            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; PC_current_f[4]            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; PC_current_f[4]            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; PC_current_f[3]            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; PC_current_f[3]            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; PC_current_f[2]            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; PC_current_f[2]            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; PC_current_f[1]            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; PC_current_f[1]            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; PC_current_f[0]            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; PC_current_f[0]            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; PC_source[31]              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; PC_source[31]              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; PC_source[30]              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; PC_source[30]              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; PC_source[29]              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; PC_source[29]              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; PC_source[28]              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; PC_source[28]              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; PC_source[27]              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; PC_source[27]              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; PC_source[26]              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; PC_source[26]              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; PC_source[25]              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; PC_source[25]              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; PC_source[24]              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; PC_source[24]              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; PC_source[23]              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; PC_source[23]              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; PC_source[22]              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; PC_source[22]              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; PC_source[21]              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; PC_source[21]              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; PC_source[20]              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; PC_source[20]              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; PC_source[19]              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; PC_source[19]              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; PC_source[18]              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; PC_source[18]              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; PC_source[17]              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; PC_source[17]              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; PC_source[16]              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; PC_source[16]              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; PC_source[15]              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; PC_source[15]              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; PC_source[14]              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; PC_source[14]              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; PC_source[13]              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; PC_source[13]              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; PC_source[12]              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; PC_source[12]              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; PC_source[11]              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; PC_source[11]              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; PC_source[10]              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; PC_source[10]              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; PC_source[9]               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; PC_source[9]               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; PC_source[8]               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; PC_source[8]               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; PC_source[7]               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; PC_source[7]               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; PC_source[6]               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; PC_source[6]               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; PC_source[5]               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; PC_source[5]               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; PC_source[4]               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; PC_source[4]               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; PC_source[3]               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; PC_source[3]               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; PC_source[2]               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; PC_source[2]               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; PC_source[1]               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; PC_source[1]               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; PC_source[0]               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; PC_source[0]               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; translated_addr_wire[7]    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; translated_addr_wire[7]    ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; translated_addr_wire[6]    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; translated_addr_wire[6]    ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; translated_addr_wire[5]    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; translated_addr_wire[5]    ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; translated_addr_wire[4]    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; translated_addr_wire[4]    ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; translated_addr_wire[3]    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; translated_addr_wire[3]    ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; translated_addr_wire[2]    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; translated_addr_wire[2]    ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; translated_addr_wire[1]    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; translated_addr_wire[1]    ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; translated_addr_wire[0]    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; translated_addr_wire[0]    ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Instruction_fetched_f[31]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Instruction_fetched_f[31]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Instruction_fetched_f[30]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Instruction_fetched_f[30]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Instruction_fetched_f[29]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Instruction_fetched_f[29]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Instruction_fetched_f[28]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Instruction_fetched_f[28]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Instruction_fetched_f[27]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Instruction_fetched_f[27]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Instruction_fetched_f[26]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Instruction_fetched_f[26]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Instruction_fetched_f[25]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Instruction_fetched_f[25]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Instruction_fetched_f[24]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Instruction_fetched_f[24]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Instruction_fetched_f[23]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Instruction_fetched_f[23]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Instruction_fetched_f[22]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Instruction_fetched_f[22]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Instruction_fetched_f[21]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Instruction_fetched_f[21]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Instruction_fetched_f[20]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Instruction_fetched_f[20]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Instruction_fetched_f[19]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Instruction_fetched_f[19]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Instruction_fetched_f[18]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Instruction_fetched_f[18]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Instruction_fetched_f[17]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Instruction_fetched_f[17]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Instruction_fetched_f[16]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Instruction_fetched_f[16]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Instruction_fetched_f[15]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Instruction_fetched_f[15]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Instruction_fetched_f[14]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Instruction_fetched_f[14]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Instruction_fetched_f[13]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Instruction_fetched_f[13]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Instruction_fetched_f[12]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Instruction_fetched_f[12]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Instruction_fetched_f[11]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Instruction_fetched_f[11]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Instruction_fetched_f[10]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Instruction_fetched_f[10]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Instruction_fetched_f[9]   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Instruction_fetched_f[9]   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Instruction_fetched_f[8]   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Instruction_fetched_f[8]   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Instruction_fetched_f[7]   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Instruction_fetched_f[7]   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Instruction_fetched_f[6]   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Instruction_fetched_f[6]   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Instruction_fetched_f[5]   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Instruction_fetched_f[5]   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Instruction_fetched_f[4]   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Instruction_fetched_f[4]   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Instruction_fetched_f[3]   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Instruction_fetched_f[3]   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Instruction_fetched_f[2]   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Instruction_fetched_f[2]   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Instruction_fetched_f[1]   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Instruction_fetched_f[1]   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Instruction_fetched_f[0]   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Instruction_fetched_f[0]   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; PC_current_d[31]           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; PC_current_d[31]           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; PC_current_d[30]           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; PC_current_d[30]           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; PC_current_d[29]           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; PC_current_d[29]           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; PC_current_d[28]           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; PC_current_d[28]           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Instruction_fetched_d[31]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Instruction_fetched_d[31]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Instruction_fetched_d[30]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Instruction_fetched_d[30]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Instruction_fetched_d[29]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Instruction_fetched_d[29]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Instruction_fetched_d[28]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Instruction_fetched_d[28]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Instruction_fetched_d[27]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Instruction_fetched_d[27]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Instruction_fetched_d[26]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Instruction_fetched_d[26]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Instruction_fetched_d[25]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Instruction_fetched_d[25]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Instruction_fetched_d[24]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Instruction_fetched_d[24]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Instruction_fetched_d[23]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Instruction_fetched_d[23]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Instruction_fetched_d[22]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Instruction_fetched_d[22]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Instruction_fetched_d[21]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Instruction_fetched_d[21]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Instruction_fetched_d[20]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Instruction_fetched_d[20]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Instruction_fetched_d[19]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Instruction_fetched_d[19]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Instruction_fetched_d[18]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Instruction_fetched_d[18]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Instruction_fetched_d[17]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Instruction_fetched_d[17]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Instruction_fetched_d[16]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Instruction_fetched_d[16]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Instruction_fetched_d[15]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Instruction_fetched_d[15]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Instruction_fetched_d[14]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Instruction_fetched_d[14]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Instruction_fetched_d[13]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Instruction_fetched_d[13]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Instruction_fetched_d[12]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Instruction_fetched_d[12]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Instruction_fetched_d[11]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Instruction_fetched_d[11]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Instruction_fetched_d[10]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Instruction_fetched_d[10]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Instruction_fetched_d[9]   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Instruction_fetched_d[9]   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Instruction_fetched_d[8]   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Instruction_fetched_d[8]   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Instruction_fetched_d[7]   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Instruction_fetched_d[7]   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Instruction_fetched_d[6]   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Instruction_fetched_d[6]   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Instruction_fetched_d[5]   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Instruction_fetched_d[5]   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Instruction_fetched_d[4]   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Instruction_fetched_d[4]   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Instruction_fetched_d[3]   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Instruction_fetched_d[3]   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Instruction_fetched_d[2]   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Instruction_fetched_d[2]   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Instruction_fetched_d[1]   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Instruction_fetched_d[1]   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Instruction_fetched_d[0]   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Instruction_fetched_d[0]   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; opcode_wire[5]             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; opcode_wire[5]             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; opcode_wire[4]             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; opcode_wire[4]             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; opcode_wire[3]             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; opcode_wire[3]             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; opcode_wire[2]             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; opcode_wire[2]             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; opcode_wire[1]             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; opcode_wire[1]             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; opcode_wire[0]             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; opcode_wire[0]             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; rs_wire[4]                 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; rs_wire[4]                 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; rs_wire[3]                 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; rs_wire[3]                 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; rs_wire[2]                 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; rs_wire[2]                 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; rs_wire[1]                 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; rs_wire[1]                 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; rs_wire[0]                 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; rs_wire[0]                 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; rt_wire[4]                 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; rt_wire[4]                 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; rt_wire[3]                 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; rt_wire[3]                 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; rt_wire[2]                 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; rt_wire[2]                 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; rt_wire[1]                 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; rt_wire[1]                 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; rt_wire[0]                 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; rt_wire[0]                 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; rd_wire[4]                 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; rd_wire[4]                 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; rd_wire[3]                 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; rd_wire[3]                 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; rd_wire[2]                 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; rd_wire[2]                 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; rd_wire[1]                 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; rd_wire[1]                 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; rd_wire[0]                 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; rd_wire[0]                 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; shamt_wire_d[4]            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; shamt_wire_d[4]            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; shamt_wire_d[3]            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; shamt_wire_d[3]            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; shamt_wire_d[2]            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; shamt_wire_d[2]            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; shamt_wire_d[1]            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; shamt_wire_d[1]            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; shamt_wire_d[0]            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; shamt_wire_d[0]            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; funct_wire[5]              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; funct_wire[5]              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; funct_wire[4]              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; funct_wire[4]              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; funct_wire[3]              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; funct_wire[3]              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; funct_wire[2]              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; funct_wire[2]              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; funct_wire[1]              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; funct_wire[1]              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; funct_wire[0]              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; funct_wire[0]              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; immediate_data_wire[15]    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; immediate_data_wire[15]    ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; immediate_data_wire[14]    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; immediate_data_wire[14]    ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; immediate_data_wire[13]    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; immediate_data_wire[13]    ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; immediate_data_wire[12]    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; immediate_data_wire[12]    ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; immediate_data_wire[11]    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; immediate_data_wire[11]    ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; immediate_data_wire[10]    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; immediate_data_wire[10]    ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; immediate_data_wire[9]     ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; immediate_data_wire[9]     ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; immediate_data_wire[8]     ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; immediate_data_wire[8]     ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; immediate_data_wire[7]     ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; immediate_data_wire[7]     ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; immediate_data_wire[6]     ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; immediate_data_wire[6]     ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; immediate_data_wire[5]     ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; immediate_data_wire[5]     ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; immediate_data_wire[4]     ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; immediate_data_wire[4]     ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; immediate_data_wire[3]     ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; immediate_data_wire[3]     ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; immediate_data_wire[2]     ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; immediate_data_wire[2]     ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; immediate_data_wire[1]     ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; immediate_data_wire[1]     ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; immediate_data_wire[0]     ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; immediate_data_wire[0]     ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; address_j_wire_d[25]       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; address_j_wire_d[25]       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; address_j_wire_d[24]       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; address_j_wire_d[24]       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; address_j_wire_d[23]       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; address_j_wire_d[23]       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; address_j_wire_d[22]       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; address_j_wire_d[22]       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; address_j_wire_d[21]       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; address_j_wire_d[21]       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; address_j_wire_d[20]       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; address_j_wire_d[20]       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; address_j_wire_d[19]       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; address_j_wire_d[19]       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; address_j_wire_d[18]       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; address_j_wire_d[18]       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; address_j_wire_d[17]       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; address_j_wire_d[17]       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; address_j_wire_d[16]       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; address_j_wire_d[16]       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; address_j_wire_d[15]       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; address_j_wire_d[15]       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; address_j_wire_d[14]       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; address_j_wire_d[14]       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; address_j_wire_d[13]       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; address_j_wire_d[13]       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; address_j_wire_d[12]       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; address_j_wire_d[12]       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; address_j_wire_d[11]       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; address_j_wire_d[11]       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; address_j_wire_d[10]       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; address_j_wire_d[10]       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; address_j_wire_d[9]        ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; address_j_wire_d[9]        ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; address_j_wire_d[8]        ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; address_j_wire_d[8]        ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; address_j_wire_d[7]        ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; address_j_wire_d[7]        ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; address_j_wire_d[6]        ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; address_j_wire_d[6]        ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; address_j_wire_d[5]        ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; address_j_wire_d[5]        ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; address_j_wire_d[4]        ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; address_j_wire_d[4]        ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; address_j_wire_d[3]        ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; address_j_wire_d[3]        ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; address_j_wire_d[2]        ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; address_j_wire_d[2]        ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; address_j_wire_d[1]        ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; address_j_wire_d[1]        ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; address_j_wire_d[0]        ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; address_j_wire_d[0]        ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; RD1_d[31]                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; RD1_d[31]                  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; RD1_d[30]                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; RD1_d[30]                  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; RD1_d[29]                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; RD1_d[29]                  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; RD1_d[28]                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; RD1_d[28]                  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; RD1_d[27]                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; RD1_d[27]                  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; RD1_d[26]                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; RD1_d[26]                  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; RD1_d[25]                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; RD1_d[25]                  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; RD1_d[24]                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; RD1_d[24]                  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; RD1_d[23]                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; RD1_d[23]                  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; RD1_d[22]                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; RD1_d[22]                  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; RD1_d[21]                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; RD1_d[21]                  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; RD1_d[20]                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; RD1_d[20]                  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; RD1_d[19]                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; RD1_d[19]                  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; RD1_d[18]                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; RD1_d[18]                  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; RD1_d[17]                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; RD1_d[17]                  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; RD1_d[16]                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; RD1_d[16]                  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; RD1_d[15]                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; RD1_d[15]                  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; RD1_d[14]                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; RD1_d[14]                  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; RD1_d[13]                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; RD1_d[13]                  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; RD1_d[12]                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; RD1_d[12]                  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; RD1_d[11]                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; RD1_d[11]                  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; RD1_d[10]                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; RD1_d[10]                  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; RD1_d[9]                   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; RD1_d[9]                   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; RD1_d[8]                   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; RD1_d[8]                   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; RD1_d[7]                   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; RD1_d[7]                   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; RD1_d[6]                   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; RD1_d[6]                   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; RD1_d[5]                   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; RD1_d[5]                   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; RD1_d[4]                   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; RD1_d[4]                   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; RD1_d[3]                   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; RD1_d[3]                   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; RD1_d[2]                   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; RD1_d[2]                   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; RD1_d[1]                   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; RD1_d[1]                   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; RD1_d[0]                   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; RD1_d[0]                   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; RD2_d[31]                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; RD2_d[31]                  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; RD2_d[30]                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; RD2_d[30]                  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; RD2_d[29]                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; RD2_d[29]                  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; RD2_d[28]                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; RD2_d[28]                  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; RD2_d[27]                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; RD2_d[27]                  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; RD2_d[26]                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; RD2_d[26]                  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; RD2_d[25]                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; RD2_d[25]                  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; RD2_d[24]                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; RD2_d[24]                  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; RD2_d[23]                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; RD2_d[23]                  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; RD2_d[22]                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; RD2_d[22]                  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; RD2_d[21]                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; RD2_d[21]                  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; RD2_d[20]                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; RD2_d[20]                  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; RD2_d[19]                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; RD2_d[19]                  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; RD2_d[18]                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; RD2_d[18]                  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; RD2_d[17]                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; RD2_d[17]                  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; RD2_d[16]                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; RD2_d[16]                  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; RD2_d[15]                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; RD2_d[15]                  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; RD2_d[14]                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; RD2_d[14]                  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; RD2_d[13]                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; RD2_d[13]                  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; RD2_d[12]                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; RD2_d[12]                  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; RD2_d[11]                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; RD2_d[11]                  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; RD2_d[10]                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; RD2_d[10]                  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; RD2_d[9]                   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; RD2_d[9]                   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; RD2_d[8]                   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; RD2_d[8]                   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; RD2_d[7]                   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; RD2_d[7]                   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; RD2_d[6]                   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; RD2_d[6]                   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; RD2_d[5]                   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; RD2_d[5]                   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; RD2_d[4]                   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; RD2_d[4]                   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; RD2_d[3]                   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; RD2_d[3]                   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; RD2_d[2]                   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; RD2_d[2]                   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; RD2_d[1]                   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; RD2_d[1]                   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; RD2_d[0]                   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; RD2_d[0]                   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mux_A3out[4]               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mux_A3out[4]               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mux_A3out[3]               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mux_A3out[3]               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mux_A3out[2]               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mux_A3out[2]               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mux_A3out[1]               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mux_A3out[1]               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mux_A3out[0]               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mux_A3out[0]               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; sign_extended_out_d[31]    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; sign_extended_out_d[31]    ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; sign_extended_out_d[30]    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; sign_extended_out_d[30]    ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; sign_extended_out_d[29]    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; sign_extended_out_d[29]    ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; sign_extended_out_d[28]    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; sign_extended_out_d[28]    ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; sign_extended_out_d[27]    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; sign_extended_out_d[27]    ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; sign_extended_out_d[26]    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; sign_extended_out_d[26]    ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; sign_extended_out_d[25]    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; sign_extended_out_d[25]    ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; sign_extended_out_d[24]    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; sign_extended_out_d[24]    ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; sign_extended_out_d[23]    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; sign_extended_out_d[23]    ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; sign_extended_out_d[22]    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; sign_extended_out_d[22]    ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; sign_extended_out_d[21]    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; sign_extended_out_d[21]    ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; sign_extended_out_d[20]    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; sign_extended_out_d[20]    ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; sign_extended_out_d[19]    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; sign_extended_out_d[19]    ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; sign_extended_out_d[18]    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; sign_extended_out_d[18]    ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; sign_extended_out_d[17]    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; sign_extended_out_d[17]    ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; sign_extended_out_d[16]    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; sign_extended_out_d[16]    ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; sign_extended_out_d[15]    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; sign_extended_out_d[15]    ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; sign_extended_out_d[14]    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; sign_extended_out_d[14]    ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; sign_extended_out_d[13]    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; sign_extended_out_d[13]    ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; sign_extended_out_d[12]    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; sign_extended_out_d[12]    ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; sign_extended_out_d[11]    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; sign_extended_out_d[11]    ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; sign_extended_out_d[10]    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; sign_extended_out_d[10]    ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; sign_extended_out_d[9]     ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; sign_extended_out_d[9]     ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; sign_extended_out_d[8]     ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; sign_extended_out_d[8]     ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; sign_extended_out_d[7]     ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; sign_extended_out_d[7]     ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; sign_extended_out_d[6]     ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; sign_extended_out_d[6]     ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; sign_extended_out_d[5]     ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; sign_extended_out_d[5]     ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; sign_extended_out_d[4]     ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; sign_extended_out_d[4]     ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; sign_extended_out_d[3]     ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; sign_extended_out_d[3]     ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; sign_extended_out_d[2]     ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; sign_extended_out_d[2]     ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; sign_extended_out_d[1]     ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; sign_extended_out_d[1]     ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; sign_extended_out_d[0]     ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; sign_extended_out_d[0]     ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; PC_current_e[3]            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; PC_current_e[3]            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; PC_current_e[2]            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; PC_current_e[2]            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; PC_current_e[1]            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; PC_current_e[1]            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; PC_current_e[0]            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; PC_current_e[0]            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; shamt_wire_e[4]            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; shamt_wire_e[4]            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; shamt_wire_e[3]            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; shamt_wire_e[3]            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; shamt_wire_e[2]            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; shamt_wire_e[2]            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; shamt_wire_e[1]            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; shamt_wire_e[1]            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; shamt_wire_e[0]            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; shamt_wire_e[0]            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; address_j_wire_e[25]       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; address_j_wire_e[25]       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; address_j_wire_e[24]       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; address_j_wire_e[24]       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; address_j_wire_e[23]       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; address_j_wire_e[23]       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; address_j_wire_e[22]       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; address_j_wire_e[22]       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; address_j_wire_e[21]       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; address_j_wire_e[21]       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; address_j_wire_e[20]       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; address_j_wire_e[20]       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; address_j_wire_e[19]       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; address_j_wire_e[19]       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; address_j_wire_e[18]       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; address_j_wire_e[18]       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; address_j_wire_e[17]       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; address_j_wire_e[17]       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; address_j_wire_e[16]       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; address_j_wire_e[16]       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; address_j_wire_e[15]       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; address_j_wire_e[15]       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; address_j_wire_e[14]       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; address_j_wire_e[14]       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; address_j_wire_e[13]       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; address_j_wire_e[13]       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; address_j_wire_e[12]       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; address_j_wire_e[12]       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; address_j_wire_e[11]       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; address_j_wire_e[11]       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; address_j_wire_e[10]       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; address_j_wire_e[10]       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; address_j_wire_e[9]        ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; address_j_wire_e[9]        ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; address_j_wire_e[8]        ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; address_j_wire_e[8]        ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; address_j_wire_e[7]        ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; address_j_wire_e[7]        ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; address_j_wire_e[6]        ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; address_j_wire_e[6]        ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; address_j_wire_e[5]        ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; address_j_wire_e[5]        ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; address_j_wire_e[4]        ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; address_j_wire_e[4]        ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; address_j_wire_e[3]        ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; address_j_wire_e[3]        ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; address_j_wire_e[2]        ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; address_j_wire_e[2]        ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; address_j_wire_e[1]        ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; address_j_wire_e[1]        ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; address_j_wire_e[0]        ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; address_j_wire_e[0]        ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; RD1_e[31]                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; RD1_e[31]                  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; RD1_e[30]                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; RD1_e[30]                  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; RD1_e[29]                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; RD1_e[29]                  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; RD1_e[28]                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; RD1_e[28]                  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; RD1_e[27]                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; RD1_e[27]                  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; RD1_e[26]                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; RD1_e[26]                  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; RD1_e[25]                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; RD1_e[25]                  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; RD1_e[24]                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; RD1_e[24]                  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; RD1_e[23]                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; RD1_e[23]                  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; RD1_e[22]                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; RD1_e[22]                  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; RD1_e[21]                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; RD1_e[21]                  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; RD1_e[20]                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; RD1_e[20]                  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; RD1_e[19]                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; RD1_e[19]                  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; RD1_e[18]                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; RD1_e[18]                  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; RD1_e[17]                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; RD1_e[17]                  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; RD1_e[16]                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; RD1_e[16]                  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; RD1_e[15]                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; RD1_e[15]                  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; RD1_e[14]                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; RD1_e[14]                  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; RD1_e[13]                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; RD1_e[13]                  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; RD1_e[12]                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; RD1_e[12]                  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; RD1_e[11]                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; RD1_e[11]                  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; RD1_e[10]                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; RD1_e[10]                  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; RD1_e[9]                   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; RD1_e[9]                   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; RD1_e[8]                   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; RD1_e[8]                   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; RD1_e[7]                   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; RD1_e[7]                   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; RD1_e[6]                   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; RD1_e[6]                   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; RD1_e[5]                   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; RD1_e[5]                   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; RD1_e[4]                   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; RD1_e[4]                   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; RD1_e[3]                   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; RD1_e[3]                   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; RD1_e[2]                   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; RD1_e[2]                   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; RD1_e[1]                   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; RD1_e[1]                   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; RD1_e[0]                   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; RD1_e[0]                   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; RD2_e[31]                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; RD2_e[31]                  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; RD2_e[30]                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; RD2_e[30]                  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; RD2_e[29]                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; RD2_e[29]                  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; RD2_e[28]                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; RD2_e[28]                  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; RD2_e[27]                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; RD2_e[27]                  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; RD2_e[26]                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; RD2_e[26]                  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; RD2_e[25]                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; RD2_e[25]                  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; RD2_e[24]                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; RD2_e[24]                  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; RD2_e[23]                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; RD2_e[23]                  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; RD2_e[22]                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; RD2_e[22]                  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; RD2_e[21]                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; RD2_e[21]                  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; RD2_e[20]                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; RD2_e[20]                  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; RD2_e[19]                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; RD2_e[19]                  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; RD2_e[18]                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; RD2_e[18]                  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; RD2_e[17]                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; RD2_e[17]                  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; RD2_e[16]                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; RD2_e[16]                  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; RD2_e[15]                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; RD2_e[15]                  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; RD2_e[14]                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; RD2_e[14]                  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; RD2_e[13]                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; RD2_e[13]                  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; RD2_e[12]                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; RD2_e[12]                  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; RD2_e[11]                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; RD2_e[11]                  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; RD2_e[10]                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; RD2_e[10]                  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; RD2_e[9]                   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; RD2_e[9]                   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; RD2_e[8]                   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; RD2_e[8]                   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; RD2_e[7]                   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; RD2_e[7]                   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; RD2_e[6]                   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; RD2_e[6]                   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; RD2_e[5]                   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; RD2_e[5]                   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; RD2_e[4]                   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; RD2_e[4]                   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; RD2_e[3]                   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; RD2_e[3]                   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; RD2_e[2]                   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; RD2_e[2]                   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; RD2_e[1]                   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; RD2_e[1]                   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; RD2_e[0]                   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; RD2_e[0]                   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mux_A3out_e[4]             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mux_A3out_e[4]             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mux_A3out_e[3]             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mux_A3out_e[3]             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mux_A3out_e[2]             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mux_A3out_e[2]             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mux_A3out_e[1]             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mux_A3out_e[1]             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mux_A3out_e[0]             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mux_A3out_e[0]             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; sign_extended_out_e[31]    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; sign_extended_out_e[31]    ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; sign_extended_out_e[30]    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; sign_extended_out_e[30]    ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; sign_extended_out_e[29]    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; sign_extended_out_e[29]    ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; sign_extended_out_e[28]    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; sign_extended_out_e[28]    ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; sign_extended_out_e[27]    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; sign_extended_out_e[27]    ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; sign_extended_out_e[26]    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; sign_extended_out_e[26]    ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; sign_extended_out_e[25]    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; sign_extended_out_e[25]    ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; sign_extended_out_e[24]    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; sign_extended_out_e[24]    ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; sign_extended_out_e[23]    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; sign_extended_out_e[23]    ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; sign_extended_out_e[22]    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; sign_extended_out_e[22]    ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; sign_extended_out_e[21]    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; sign_extended_out_e[21]    ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; sign_extended_out_e[20]    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; sign_extended_out_e[20]    ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; sign_extended_out_e[19]    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; sign_extended_out_e[19]    ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; sign_extended_out_e[18]    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; sign_extended_out_e[18]    ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; sign_extended_out_e[17]    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; sign_extended_out_e[17]    ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; sign_extended_out_e[16]    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; sign_extended_out_e[16]    ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; sign_extended_out_e[15]    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; sign_extended_out_e[15]    ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; sign_extended_out_e[14]    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; sign_extended_out_e[14]    ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; sign_extended_out_e[13]    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; sign_extended_out_e[13]    ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; sign_extended_out_e[12]    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; sign_extended_out_e[12]    ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; sign_extended_out_e[11]    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; sign_extended_out_e[11]    ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; sign_extended_out_e[10]    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; sign_extended_out_e[10]    ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; sign_extended_out_e[9]     ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; sign_extended_out_e[9]     ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; sign_extended_out_e[8]     ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; sign_extended_out_e[8]     ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; sign_extended_out_e[7]     ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; sign_extended_out_e[7]     ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; sign_extended_out_e[6]     ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; sign_extended_out_e[6]     ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; sign_extended_out_e[5]     ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; sign_extended_out_e[5]     ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; sign_extended_out_e[4]     ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; sign_extended_out_e[4]     ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; sign_extended_out_e[3]     ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; sign_extended_out_e[3]     ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; sign_extended_out_e[2]     ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; sign_extended_out_e[2]     ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; sign_extended_out_e[1]     ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; sign_extended_out_e[1]     ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; sign_extended_out_e[0]     ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; sign_extended_out_e[0]     ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; SrcB[31]                   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; SrcB[31]                   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; SrcB[30]                   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; SrcB[30]                   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; SrcB[29]                   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; SrcB[29]                   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; SrcB[28]                   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; SrcB[28]                   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; SrcB[27]                   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; SrcB[27]                   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; SrcB[26]                   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; SrcB[26]                   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; SrcB[25]                   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; SrcB[25]                   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; SrcB[24]                   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; SrcB[24]                   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; SrcB[23]                   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; SrcB[23]                   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; SrcB[22]                   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; SrcB[22]                   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; SrcB[21]                   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; SrcB[21]                   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; SrcB[20]                   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; SrcB[20]                   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; SrcB[19]                   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; SrcB[19]                   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; SrcB[18]                   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; SrcB[18]                   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; SrcB[17]                   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; SrcB[17]                   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; SrcB[16]                   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; SrcB[16]                   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; SrcB[15]                   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; SrcB[15]                   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; SrcB[14]                   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; SrcB[14]                   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; SrcB[13]                   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; SrcB[13]                   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; SrcB[12]                   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; SrcB[12]                   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; SrcB[11]                   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; SrcB[11]                   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; SrcB[10]                   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; SrcB[10]                   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; SrcB[9]                    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; SrcB[9]                    ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; SrcB[8]                    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; SrcB[8]                    ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; SrcB[7]                    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; SrcB[7]                    ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; SrcB[6]                    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; SrcB[6]                    ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; SrcB[5]                    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; SrcB[5]                    ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; SrcB[4]                    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; SrcB[4]                    ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; SrcB[3]                    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; SrcB[3]                    ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; SrcB[2]                    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; SrcB[2]                    ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; SrcB[1]                    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; SrcB[1]                    ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; SrcB[0]                    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; SrcB[0]                    ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; ALU_result_e[31]           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; ALU_result_e[31]           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; ALU_result_e[30]           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; ALU_result_e[30]           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; ALU_result_e[29]           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; ALU_result_e[29]           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; ALU_result_e[28]           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; ALU_result_e[28]           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; ALU_result_e[27]           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; ALU_result_e[27]           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; ALU_result_e[26]           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; ALU_result_e[26]           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; ALU_result_e[25]           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; ALU_result_e[25]           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; ALU_result_e[24]           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; ALU_result_e[24]           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; ALU_result_e[23]           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; ALU_result_e[23]           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; ALU_result_e[22]           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; ALU_result_e[22]           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; ALU_result_e[21]           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; ALU_result_e[21]           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; ALU_result_e[20]           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; ALU_result_e[20]           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; ALU_result_e[19]           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; ALU_result_e[19]           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; ALU_result_e[18]           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; ALU_result_e[18]           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; ALU_result_e[17]           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; ALU_result_e[17]           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; ALU_result_e[16]           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; ALU_result_e[16]           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; ALU_result_e[15]           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; ALU_result_e[15]           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; ALU_result_e[14]           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; ALU_result_e[14]           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; ALU_result_e[13]           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; ALU_result_e[13]           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; ALU_result_e[12]           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; ALU_result_e[12]           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; ALU_result_e[11]           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; ALU_result_e[11]           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; ALU_result_e[10]           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; ALU_result_e[10]           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; ALU_result_e[9]            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; ALU_result_e[9]            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; ALU_result_e[8]            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; ALU_result_e[8]            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; ALU_result_e[7]            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; ALU_result_e[7]            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; ALU_result_e[6]            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; ALU_result_e[6]            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; ALU_result_e[5]            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; ALU_result_e[5]            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; ALU_result_e[4]            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; ALU_result_e[4]            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; ALU_result_e[3]            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; ALU_result_e[3]            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; ALU_result_e[2]            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; ALU_result_e[2]            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; ALU_result_e[1]            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; ALU_result_e[1]            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; ALU_result_e[0]            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; ALU_result_e[0]            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; RD1_m[31]                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; RD1_m[31]                  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; RD1_m[30]                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; RD1_m[30]                  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; RD1_m[29]                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; RD1_m[29]                  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; RD1_m[28]                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; RD1_m[28]                  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; RD1_m[27]                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; RD1_m[27]                  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; RD1_m[26]                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; RD1_m[26]                  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; RD1_m[25]                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; RD1_m[25]                  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; RD1_m[24]                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; RD1_m[24]                  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; RD1_m[23]                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; RD1_m[23]                  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; RD1_m[22]                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; RD1_m[22]                  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; RD1_m[21]                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; RD1_m[21]                  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; RD1_m[20]                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; RD1_m[20]                  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; RD1_m[19]                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; RD1_m[19]                  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; RD1_m[18]                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; RD1_m[18]                  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; RD1_m[17]                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; RD1_m[17]                  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; RD1_m[16]                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; RD1_m[16]                  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; RD1_m[15]                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; RD1_m[15]                  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; RD1_m[14]                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; RD1_m[14]                  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; RD1_m[13]                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; RD1_m[13]                  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; RD1_m[12]                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; RD1_m[12]                  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; RD1_m[11]                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; RD1_m[11]                  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; RD1_m[10]                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; RD1_m[10]                  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; RD1_m[9]                   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; RD1_m[9]                   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; RD1_m[8]                   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; RD1_m[8]                   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; RD1_m[7]                   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; RD1_m[7]                   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; RD1_m[6]                   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; RD1_m[6]                   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; RD1_m[5]                   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; RD1_m[5]                   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; RD1_m[4]                   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; RD1_m[4]                   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; RD1_m[3]                   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; RD1_m[3]                   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; RD1_m[2]                   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; RD1_m[2]                   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; RD1_m[1]                   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; RD1_m[1]                   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; RD1_m[0]                   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; RD1_m[0]                   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; RD2_m[31]                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; RD2_m[31]                  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; RD2_m[30]                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; RD2_m[30]                  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; RD2_m[29]                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; RD2_m[29]                  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; RD2_m[28]                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; RD2_m[28]                  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; RD2_m[27]                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; RD2_m[27]                  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; RD2_m[26]                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; RD2_m[26]                  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; RD2_m[25]                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; RD2_m[25]                  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; RD2_m[24]                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; RD2_m[24]                  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; RD2_m[23]                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; RD2_m[23]                  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; RD2_m[22]                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; RD2_m[22]                  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; RD2_m[21]                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; RD2_m[21]                  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; RD2_m[20]                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; RD2_m[20]                  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; RD2_m[19]                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; RD2_m[19]                  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; RD2_m[18]                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; RD2_m[18]                  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; RD2_m[17]                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; RD2_m[17]                  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; RD2_m[16]                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; RD2_m[16]                  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; RD2_m[15]                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; RD2_m[15]                  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; RD2_m[14]                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; RD2_m[14]                  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; RD2_m[13]                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; RD2_m[13]                  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; RD2_m[12]                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; RD2_m[12]                  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; RD2_m[11]                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; RD2_m[11]                  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; RD2_m[10]                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; RD2_m[10]                  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; RD2_m[9]                   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; RD2_m[9]                   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; RD2_m[8]                   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; RD2_m[8]                   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; RD2_m[7]                   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; RD2_m[7]                   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; RD2_m[6]                   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; RD2_m[6]                   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; RD2_m[5]                   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; RD2_m[5]                   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; RD2_m[4]                   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; RD2_m[4]                   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; RD2_m[3]                   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; RD2_m[3]                   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; RD2_m[2]                   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; RD2_m[2]                   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; RD2_m[1]                   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; RD2_m[1]                   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; RD2_m[0]                   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; RD2_m[0]                   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mux_A3out_m[4]             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mux_A3out_m[4]             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mux_A3out_m[3]             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mux_A3out_m[3]             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mux_A3out_m[2]             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mux_A3out_m[2]             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mux_A3out_m[1]             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mux_A3out_m[1]             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mux_A3out_m[0]             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mux_A3out_m[0]             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; RAM_addr_Translated[7]     ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; RAM_addr_Translated[7]     ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; RAM_addr_Translated[6]     ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; RAM_addr_Translated[6]     ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; RAM_addr_Translated[5]     ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; RAM_addr_Translated[5]     ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; RAM_addr_Translated[4]     ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; RAM_addr_Translated[4]     ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; RAM_addr_Translated[3]     ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; RAM_addr_Translated[3]     ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; RAM_addr_Translated[2]     ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; RAM_addr_Translated[2]     ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; RAM_addr_Translated[1]     ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; RAM_addr_Translated[1]     ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; RAM_addr_Translated[0]     ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; RAM_addr_Translated[0]     ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Data_RAM_m[31]             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Data_RAM_m[31]             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Data_RAM_m[30]             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Data_RAM_m[30]             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Data_RAM_m[29]             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Data_RAM_m[29]             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Data_RAM_m[28]             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Data_RAM_m[28]             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Data_RAM_m[27]             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Data_RAM_m[27]             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Data_RAM_m[26]             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Data_RAM_m[26]             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Data_RAM_m[25]             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Data_RAM_m[25]             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Data_RAM_m[24]             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Data_RAM_m[24]             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Data_RAM_m[23]             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Data_RAM_m[23]             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Data_RAM_m[22]             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Data_RAM_m[22]             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Data_RAM_m[21]             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Data_RAM_m[21]             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Data_RAM_m[20]             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Data_RAM_m[20]             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Data_RAM_m[19]             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Data_RAM_m[19]             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Data_RAM_m[18]             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Data_RAM_m[18]             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Data_RAM_m[17]             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Data_RAM_m[17]             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Data_RAM_m[16]             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Data_RAM_m[16]             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Data_RAM_m[15]             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Data_RAM_m[15]             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Data_RAM_m[14]             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Data_RAM_m[14]             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Data_RAM_m[13]             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Data_RAM_m[13]             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Data_RAM_m[12]             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Data_RAM_m[12]             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Data_RAM_m[11]             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Data_RAM_m[11]             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Data_RAM_m[10]             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Data_RAM_m[10]             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Data_RAM_m[9]              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Data_RAM_m[9]              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Data_RAM_m[8]              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Data_RAM_m[8]              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Data_RAM_m[7]              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Data_RAM_m[7]              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Data_RAM_m[6]              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Data_RAM_m[6]              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Data_RAM_m[5]              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Data_RAM_m[5]              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Data_RAM_m[4]              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Data_RAM_m[4]              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Data_RAM_m[3]              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Data_RAM_m[3]              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Data_RAM_m[2]              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Data_RAM_m[2]              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Data_RAM_m[1]              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Data_RAM_m[1]              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Data_RAM_m[0]              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Data_RAM_m[0]              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; ALU_result_m[31]           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; ALU_result_m[31]           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; ALU_result_m[30]           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; ALU_result_m[30]           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; ALU_result_m[29]           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; ALU_result_m[29]           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; ALU_result_m[28]           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; ALU_result_m[28]           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; ALU_result_m[27]           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; ALU_result_m[27]           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; ALU_result_m[26]           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; ALU_result_m[26]           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; ALU_result_m[25]           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; ALU_result_m[25]           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; ALU_result_m[24]           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; ALU_result_m[24]           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; ALU_result_m[23]           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; ALU_result_m[23]           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; ALU_result_m[22]           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; ALU_result_m[22]           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; ALU_result_m[21]           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; ALU_result_m[21]           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; ALU_result_m[20]           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; ALU_result_m[20]           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; ALU_result_m[19]           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; ALU_result_m[19]           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; ALU_result_m[18]           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; ALU_result_m[18]           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; ALU_result_m[17]           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; ALU_result_m[17]           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; ALU_result_m[16]           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; ALU_result_m[16]           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; ALU_result_m[15]           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; ALU_result_m[15]           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; ALU_result_m[14]           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; ALU_result_m[14]           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; ALU_result_m[13]           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; ALU_result_m[13]           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; ALU_result_m[12]           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; ALU_result_m[12]           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; ALU_result_m[11]           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; ALU_result_m[11]           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; ALU_result_m[10]           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; ALU_result_m[10]           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; ALU_result_m[9]            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; ALU_result_m[9]            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; ALU_result_m[8]            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; ALU_result_m[8]            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; ALU_result_m[7]            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; ALU_result_m[7]            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; ALU_result_m[6]            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; ALU_result_m[6]            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; ALU_result_m[5]            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; ALU_result_m[5]            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; ALU_result_m[4]            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; ALU_result_m[4]            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; ALU_result_m[3]            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; ALU_result_m[3]            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; ALU_result_m[2]            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; ALU_result_m[2]            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; ALU_result_m[1]            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; ALU_result_m[1]            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; ALU_result_m[0]            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; ALU_result_m[0]            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; ALUOut[31]                 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; ALUOut[31]                 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; ALUOut[30]                 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; ALUOut[30]                 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; ALUOut[29]                 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; ALUOut[29]                 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; ALUOut[28]                 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; ALUOut[28]                 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; ALUOut[27]                 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; ALUOut[27]                 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; ALUOut[26]                 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; ALUOut[26]                 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; ALUOut[25]                 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; ALUOut[25]                 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; ALUOut[24]                 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; ALUOut[24]                 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; ALUOut[23]                 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; ALUOut[23]                 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; ALUOut[22]                 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; ALUOut[22]                 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; ALUOut[21]                 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; ALUOut[21]                 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; ALUOut[20]                 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; ALUOut[20]                 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; ALUOut[19]                 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; ALUOut[19]                 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; ALUOut[18]                 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; ALUOut[18]                 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; ALUOut[17]                 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; ALUOut[17]                 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; ALUOut[16]                 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; ALUOut[16]                 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; ALUOut[15]                 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; ALUOut[15]                 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; ALUOut[14]                 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; ALUOut[14]                 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; ALUOut[13]                 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; ALUOut[13]                 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; ALUOut[12]                 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; ALUOut[12]                 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; ALUOut[11]                 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; ALUOut[11]                 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; ALUOut[10]                 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; ALUOut[10]                 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; ALUOut[9]                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; ALUOut[9]                  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; ALUOut[8]                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; ALUOut[8]                  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; ALUOut[7]                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; ALUOut[7]                  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; ALUOut[6]                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; ALUOut[6]                  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; ALUOut[5]                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; ALUOut[5]                  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; ALUOut[4]                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; ALUOut[4]                  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; ALUOut[3]                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; ALUOut[3]                  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; ALUOut[2]                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; ALUOut[2]                  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; ALUOut[1]                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; ALUOut[1]                  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; ALUOut[0]                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; ALUOut[0]                  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; demux_aluout_0[31]         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; demux_aluout_0[31]         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; demux_aluout_0[30]         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; demux_aluout_0[30]         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; demux_aluout_0[29]         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; demux_aluout_0[29]         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; demux_aluout_0[28]         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; demux_aluout_0[28]         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; demux_aluout_0[27]         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; demux_aluout_0[27]         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; demux_aluout_0[26]         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; demux_aluout_0[26]         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; demux_aluout_0[25]         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; demux_aluout_0[25]         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; demux_aluout_0[24]         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; demux_aluout_0[24]         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; demux_aluout_0[23]         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; demux_aluout_0[23]         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; demux_aluout_0[22]         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; demux_aluout_0[22]         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; demux_aluout_0[21]         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; demux_aluout_0[21]         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; demux_aluout_0[20]         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; demux_aluout_0[20]         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; demux_aluout_0[19]         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; demux_aluout_0[19]         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; demux_aluout_0[18]         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; demux_aluout_0[18]         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; demux_aluout_0[17]         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; demux_aluout_0[17]         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; demux_aluout_0[16]         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; demux_aluout_0[16]         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; demux_aluout_0[15]         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; demux_aluout_0[15]         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; demux_aluout_0[14]         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; demux_aluout_0[14]         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; demux_aluout_0[13]         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; demux_aluout_0[13]         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; demux_aluout_0[12]         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; demux_aluout_0[12]         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; demux_aluout_0[11]         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; demux_aluout_0[11]         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; demux_aluout_0[10]         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; demux_aluout_0[10]         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; demux_aluout_0[9]          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; demux_aluout_0[9]          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; demux_aluout_0[8]          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; demux_aluout_0[8]          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; demux_aluout_0[7]          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; demux_aluout_0[7]          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; demux_aluout_0[6]          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; demux_aluout_0[6]          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; demux_aluout_0[5]          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; demux_aluout_0[5]          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; demux_aluout_0[4]          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; demux_aluout_0[4]          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; demux_aluout_0[3]          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; demux_aluout_0[3]          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; demux_aluout_0[2]          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; demux_aluout_0[2]          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; demux_aluout_0[1]          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; demux_aluout_0[1]          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; demux_aluout_0[0]          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; demux_aluout_0[0]          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; demux_aluout_0_w[31]       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; demux_aluout_0_w[31]       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; demux_aluout_0_w[30]       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; demux_aluout_0_w[30]       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; demux_aluout_0_w[29]       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; demux_aluout_0_w[29]       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; demux_aluout_0_w[28]       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; demux_aluout_0_w[28]       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; demux_aluout_0_w[27]       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; demux_aluout_0_w[27]       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; demux_aluout_0_w[26]       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; demux_aluout_0_w[26]       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; demux_aluout_0_w[25]       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; demux_aluout_0_w[25]       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; demux_aluout_0_w[24]       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; demux_aluout_0_w[24]       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; demux_aluout_0_w[23]       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; demux_aluout_0_w[23]       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; demux_aluout_0_w[22]       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; demux_aluout_0_w[22]       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; demux_aluout_0_w[21]       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; demux_aluout_0_w[21]       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; demux_aluout_0_w[20]       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; demux_aluout_0_w[20]       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; demux_aluout_0_w[19]       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; demux_aluout_0_w[19]       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; demux_aluout_0_w[18]       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; demux_aluout_0_w[18]       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; demux_aluout_0_w[17]       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; demux_aluout_0_w[17]       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; demux_aluout_0_w[16]       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; demux_aluout_0_w[16]       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; demux_aluout_0_w[15]       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; demux_aluout_0_w[15]       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; demux_aluout_0_w[14]       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; demux_aluout_0_w[14]       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; demux_aluout_0_w[13]       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; demux_aluout_0_w[13]       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; demux_aluout_0_w[12]       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; demux_aluout_0_w[12]       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; demux_aluout_0_w[11]       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; demux_aluout_0_w[11]       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; demux_aluout_0_w[10]       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; demux_aluout_0_w[10]       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; demux_aluout_0_w[9]        ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; demux_aluout_0_w[9]        ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; demux_aluout_0_w[8]        ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; demux_aluout_0_w[8]        ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; demux_aluout_0_w[7]        ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; demux_aluout_0_w[7]        ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; demux_aluout_0_w[6]        ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; demux_aluout_0_w[6]        ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; demux_aluout_0_w[5]        ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; demux_aluout_0_w[5]        ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; demux_aluout_0_w[4]        ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; demux_aluout_0_w[4]        ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; demux_aluout_0_w[3]        ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; demux_aluout_0_w[3]        ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; demux_aluout_0_w[2]        ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; demux_aluout_0_w[2]        ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; demux_aluout_0_w[1]        ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; demux_aluout_0_w[1]        ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; demux_aluout_0_w[0]        ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; demux_aluout_0_w[0]        ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; demux_aluout_1[31]         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; demux_aluout_1[31]         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; demux_aluout_1[30]         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; demux_aluout_1[30]         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; demux_aluout_1[29]         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; demux_aluout_1[29]         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; demux_aluout_1[28]         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; demux_aluout_1[28]         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; demux_aluout_1[27]         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; demux_aluout_1[27]         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; demux_aluout_1[26]         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; demux_aluout_1[26]         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; demux_aluout_1[25]         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; demux_aluout_1[25]         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; demux_aluout_1[24]         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; demux_aluout_1[24]         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; demux_aluout_1[23]         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; demux_aluout_1[23]         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; demux_aluout_1[22]         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; demux_aluout_1[22]         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; demux_aluout_1[21]         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; demux_aluout_1[21]         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; demux_aluout_1[20]         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; demux_aluout_1[20]         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; demux_aluout_1[19]         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; demux_aluout_1[19]         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; demux_aluout_1[18]         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; demux_aluout_1[18]         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; demux_aluout_1[17]         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; demux_aluout_1[17]         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; demux_aluout_1[16]         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; demux_aluout_1[16]         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; demux_aluout_1[15]         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; demux_aluout_1[15]         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; demux_aluout_1[14]         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; demux_aluout_1[14]         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; demux_aluout_1[13]         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; demux_aluout_1[13]         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; demux_aluout_1[12]         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; demux_aluout_1[12]         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; demux_aluout_1[11]         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; demux_aluout_1[11]         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; demux_aluout_1[10]         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; demux_aluout_1[10]         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; demux_aluout_1[9]          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; demux_aluout_1[9]          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; demux_aluout_1[8]          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; demux_aluout_1[8]          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; demux_aluout_1[7]          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; demux_aluout_1[7]          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; demux_aluout_1[6]          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; demux_aluout_1[6]          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; demux_aluout_1[5]          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; demux_aluout_1[5]          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; demux_aluout_1[4]          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; demux_aluout_1[4]          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; demux_aluout_1[3]          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; demux_aluout_1[3]          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; demux_aluout_1[2]          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; demux_aluout_1[2]          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; demux_aluout_1[1]          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; demux_aluout_1[1]          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; demux_aluout_1[0]          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; demux_aluout_1[0]          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataBack_Selector_wire[1]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataBack_Selector_wire[1]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataBack_Selector_wire[0]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataBack_Selector_wire[0]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; WD_input[31]               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; WD_input[31]               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; WD_input[30]               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; WD_input[30]               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; WD_input[29]               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; WD_input[29]               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; WD_input[28]               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; WD_input[28]               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; WD_input[27]               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; WD_input[27]               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; WD_input[26]               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; WD_input[26]               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; WD_input[25]               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; WD_input[25]               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; WD_input[24]               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; WD_input[24]               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; WD_input[23]               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; WD_input[23]               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; WD_input[22]               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; WD_input[22]               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; WD_input[21]               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; WD_input[21]               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; WD_input[20]               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; WD_input[20]               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; WD_input[19]               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; WD_input[19]               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; WD_input[18]               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; WD_input[18]               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; WD_input[17]               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; WD_input[17]               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; WD_input[16]               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; WD_input[16]               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; WD_input[15]               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; WD_input[15]               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; WD_input[14]               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; WD_input[14]               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; WD_input[13]               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; WD_input[13]               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; WD_input[12]               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; WD_input[12]               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; WD_input[11]               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; WD_input[11]               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; WD_input[10]               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; WD_input[10]               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; WD_input[9]                ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; WD_input[9]                ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; WD_input[8]                ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; WD_input[8]                ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; WD_input[7]                ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; WD_input[7]                ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; WD_input[6]                ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; WD_input[6]                ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; WD_input[5]                ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; WD_input[5]                ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; WD_input[4]                ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; WD_input[4]                ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; WD_input[3]                ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; WD_input[3]                ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; WD_input[2]                ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; WD_input[2]                ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; WD_input[1]                ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; WD_input[1]                ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; WD_input[0]                ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; WD_input[0]                ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; clr_rx_flag                ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; clr_rx_flag                ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; clr_tx_flag                ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; clr_tx_flag                ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; uart_tx_input[31]          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; uart_tx_input[31]          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; uart_tx_input[30]          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; uart_tx_input[30]          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; uart_tx_input[29]          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; uart_tx_input[29]          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; uart_tx_input[28]          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; uart_tx_input[28]          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; uart_tx_input[27]          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; uart_tx_input[27]          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; uart_tx_input[26]          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; uart_tx_input[26]          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; uart_tx_input[25]          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; uart_tx_input[25]          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; uart_tx_input[24]          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; uart_tx_input[24]          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; uart_tx_input[23]          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; uart_tx_input[23]          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; uart_tx_input[22]          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; uart_tx_input[22]          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; uart_tx_input[21]          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; uart_tx_input[21]          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; uart_tx_input[20]          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; uart_tx_input[20]          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; uart_tx_input[19]          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; uart_tx_input[19]          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; uart_tx_input[18]          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; uart_tx_input[18]          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; uart_tx_input[17]          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; uart_tx_input[17]          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; uart_tx_input[16]          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; uart_tx_input[16]          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; uart_tx_input[15]          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; uart_tx_input[15]          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; uart_tx_input[14]          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; uart_tx_input[14]          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; uart_tx_input[13]          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; uart_tx_input[13]          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; uart_tx_input[12]          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; uart_tx_input[12]          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; uart_tx_input[11]          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; uart_tx_input[11]          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; uart_tx_input[10]          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; uart_tx_input[10]          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; uart_tx_input[9]           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; uart_tx_input[9]           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; uart_tx_input[8]           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; uart_tx_input[8]           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; uart_tx_input[7]           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; uart_tx_input[7]           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; uart_tx_input[6]           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; uart_tx_input[6]           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; uart_tx_input[5]           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; uart_tx_input[5]           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; uart_tx_input[4]           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; uart_tx_input[4]           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; uart_tx_input[3]           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; uart_tx_input[3]           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; uart_tx_input[2]           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; uart_tx_input[2]           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; uart_tx_input[1]           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; uart_tx_input[1]           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; uart_tx_input[0]           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; uart_tx_input[0]           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; UART_Data_m[31]            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; UART_Data_m[31]            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; UART_Data_m[30]            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; UART_Data_m[30]            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; UART_Data_m[29]            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; UART_Data_m[29]            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; UART_Data_m[28]            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; UART_Data_m[28]            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; UART_Data_m[27]            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; UART_Data_m[27]            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; UART_Data_m[26]            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; UART_Data_m[26]            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; UART_Data_m[25]            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; UART_Data_m[25]            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; UART_Data_m[24]            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; UART_Data_m[24]            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; UART_Data_m[23]            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; UART_Data_m[23]            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; UART_Data_m[22]            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; UART_Data_m[22]            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; UART_Data_m[21]            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; UART_Data_m[21]            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; UART_Data_m[20]            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; UART_Data_m[20]            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; UART_Data_m[19]            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; UART_Data_m[19]            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; UART_Data_m[18]            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; UART_Data_m[18]            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; UART_Data_m[17]            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; UART_Data_m[17]            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; UART_Data_m[16]            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; UART_Data_m[16]            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; UART_Data_m[15]            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; UART_Data_m[15]            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; UART_Data_m[14]            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; UART_Data_m[14]            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; UART_Data_m[13]            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; UART_Data_m[13]            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; UART_Data_m[12]            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; UART_Data_m[12]            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; UART_Data_m[11]            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; UART_Data_m[11]            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; UART_Data_m[10]            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; UART_Data_m[10]            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; UART_Data_m[9]             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; UART_Data_m[9]             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; UART_Data_m[8]             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; UART_Data_m[8]             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; UART_Data_m[7]             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; UART_Data_m[7]             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; UART_Data_m[6]             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; UART_Data_m[6]             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; UART_Data_m[5]             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; UART_Data_m[5]             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; UART_Data_m[4]             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; UART_Data_m[4]             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; UART_Data_m[3]             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; UART_Data_m[3]             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; UART_Data_m[2]             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; UART_Data_m[2]             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; UART_Data_m[1]             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; UART_Data_m[1]             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; UART_Data_m[0]             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; UART_Data_m[0]             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Start_uartTx_input_wire    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Start_uartTx_input_wire    ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; enable_StoreTxbuff_fromMem ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; enable_StoreTxbuff_fromMem ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Gpio_data_input[7]         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Gpio_data_input[7]         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Gpio_data_input[6]         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Gpio_data_input[6]         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Gpio_data_input[5]         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Gpio_data_input[5]         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Gpio_data_input[4]         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Gpio_data_input[4]         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Gpio_data_input[3]         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Gpio_data_input[3]         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Gpio_data_input[2]         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Gpio_data_input[2]         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Gpio_data_input[1]         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Gpio_data_input[1]         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Gpio_data_input[0]         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Gpio_data_input[0]         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; UART_Data_w[31]            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; UART_Data_w[31]            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; UART_Data_w[30]            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; UART_Data_w[30]            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; UART_Data_w[29]            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; UART_Data_w[29]            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; UART_Data_w[28]            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; UART_Data_w[28]            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; UART_Data_w[27]            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; UART_Data_w[27]            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; UART_Data_w[26]            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; UART_Data_w[26]            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; UART_Data_w[25]            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; UART_Data_w[25]            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; UART_Data_w[24]            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; UART_Data_w[24]            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; UART_Data_w[23]            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; UART_Data_w[23]            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; UART_Data_w[22]            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; UART_Data_w[22]            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; UART_Data_w[21]            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; UART_Data_w[21]            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; UART_Data_w[20]            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; UART_Data_w[20]            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; UART_Data_w[19]            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; UART_Data_w[19]            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; UART_Data_w[18]            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; UART_Data_w[18]            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; UART_Data_w[17]            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; UART_Data_w[17]            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; UART_Data_w[16]            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; UART_Data_w[16]            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; UART_Data_w[15]            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; UART_Data_w[15]            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; UART_Data_w[14]            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; UART_Data_w[14]            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; UART_Data_w[13]            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; UART_Data_w[13]            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; UART_Data_w[12]            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; UART_Data_w[12]            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; UART_Data_w[11]            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; UART_Data_w[11]            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; UART_Data_w[10]            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; UART_Data_w[10]            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; UART_Data_w[9]             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; UART_Data_w[9]             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; UART_Data_w[8]             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; UART_Data_w[8]             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; UART_Data_w[7]             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; UART_Data_w[7]             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; UART_Data_w[6]             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; UART_Data_w[6]             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; UART_Data_w[5]             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; UART_Data_w[5]             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; UART_Data_w[4]             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; UART_Data_w[4]             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; UART_Data_w[3]             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; UART_Data_w[3]             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; UART_Data_w[2]             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; UART_Data_w[2]             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; UART_Data_w[1]             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; UART_Data_w[1]             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; UART_Data_w[0]             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; UART_Data_w[0]             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; see_uartflag_wire          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; see_uartflag_wire          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; datatoWD3[31]              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; datatoWD3[31]              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; datatoWD3[30]              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; datatoWD3[30]              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; datatoWD3[29]              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; datatoWD3[29]              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; datatoWD3[28]              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; datatoWD3[28]              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; datatoWD3[27]              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; datatoWD3[27]              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; datatoWD3[26]              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; datatoWD3[26]              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; datatoWD3[25]              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; datatoWD3[25]              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; datatoWD3[24]              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; datatoWD3[24]              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; datatoWD3[23]              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; datatoWD3[23]              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; datatoWD3[22]              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; datatoWD3[22]              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; datatoWD3[21]              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; datatoWD3[21]              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; datatoWD3[20]              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; datatoWD3[20]              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; datatoWD3[19]              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; datatoWD3[19]              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; datatoWD3[18]              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; datatoWD3[18]              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; datatoWD3[17]              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; datatoWD3[17]              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; datatoWD3[16]              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; datatoWD3[16]              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; datatoWD3[15]              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; datatoWD3[15]              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; datatoWD3[14]              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; datatoWD3[14]              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; datatoWD3[13]              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; datatoWD3[13]              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; datatoWD3[12]              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; datatoWD3[12]              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; datatoWD3[11]              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; datatoWD3[11]              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; datatoWD3[10]              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; datatoWD3[10]              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; datatoWD3[9]               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; datatoWD3[9]               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; datatoWD3[8]               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; datatoWD3[8]               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; datatoWD3[7]               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; datatoWD3[7]               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; datatoWD3[6]               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; datatoWD3[6]               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; datatoWD3[5]               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; datatoWD3[5]               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; datatoWD3[4]               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; datatoWD3[4]               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; datatoWD3[3]               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; datatoWD3[3]               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; datatoWD3[2]               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; datatoWD3[2]               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; datatoWD3[1]               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; datatoWD3[1]               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; datatoWD3[0]               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; datatoWD3[0]               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mux_A3out_w[4]             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mux_A3out_w[4]             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mux_A3out_w[3]             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mux_A3out_w[3]             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mux_A3out_w[2]             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mux_A3out_w[2]             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mux_A3out_w[1]             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mux_A3out_w[1]             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mux_A3out_w[0]             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mux_A3out_w[0]             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; lo_data_w[31]              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; lo_data_w[31]              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; lo_data_w[30]              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; lo_data_w[30]              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; lo_data_w[29]              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; lo_data_w[29]              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; lo_data_w[28]              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; lo_data_w[28]              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; lo_data_w[27]              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; lo_data_w[27]              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; lo_data_w[26]              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; lo_data_w[26]              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; lo_data_w[25]              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; lo_data_w[25]              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; lo_data_w[24]              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; lo_data_w[24]              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; lo_data_w[23]              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; lo_data_w[23]              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; lo_data_w[22]              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; lo_data_w[22]              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; lo_data_w[21]              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; lo_data_w[21]              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; lo_data_w[20]              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; lo_data_w[20]              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; lo_data_w[19]              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; lo_data_w[19]              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; lo_data_w[18]              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; lo_data_w[18]              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; lo_data_w[17]              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; lo_data_w[17]              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; lo_data_w[16]              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; lo_data_w[16]              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; lo_data_w[15]              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; lo_data_w[15]              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; lo_data_w[14]              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; lo_data_w[14]              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; lo_data_w[13]              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; lo_data_w[13]              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; lo_data_w[12]              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; lo_data_w[12]              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; lo_data_w[11]              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; lo_data_w[11]              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; lo_data_w[10]              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; lo_data_w[10]              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; lo_data_w[9]               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; lo_data_w[9]               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; lo_data_w[8]               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; lo_data_w[8]               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; lo_data_w[7]               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; lo_data_w[7]               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; lo_data_w[6]               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; lo_data_w[6]               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; lo_data_w[5]               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; lo_data_w[5]               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; lo_data_w[4]               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; lo_data_w[4]               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; lo_data_w[3]               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; lo_data_w[3]               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; lo_data_w[2]               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; lo_data_w[2]               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; lo_data_w[1]               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; lo_data_w[1]               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; lo_data_w[0]               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; lo_data_w[0]               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Data_RAM_w[31]             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Data_RAM_w[31]             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Data_RAM_w[30]             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Data_RAM_w[30]             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Data_RAM_w[29]             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Data_RAM_w[29]             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Data_RAM_w[28]             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Data_RAM_w[28]             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Data_RAM_w[27]             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Data_RAM_w[27]             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Data_RAM_w[26]             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Data_RAM_w[26]             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Data_RAM_w[25]             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Data_RAM_w[25]             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Data_RAM_w[24]             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Data_RAM_w[24]             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Data_RAM_w[23]             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Data_RAM_w[23]             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Data_RAM_w[22]             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Data_RAM_w[22]             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Data_RAM_w[21]             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Data_RAM_w[21]             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Data_RAM_w[20]             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Data_RAM_w[20]             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Data_RAM_w[19]             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Data_RAM_w[19]             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Data_RAM_w[18]             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Data_RAM_w[18]             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Data_RAM_w[17]             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Data_RAM_w[17]             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Data_RAM_w[16]             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Data_RAM_w[16]             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Data_RAM_w[15]             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Data_RAM_w[15]             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Data_RAM_w[14]             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Data_RAM_w[14]             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Data_RAM_w[13]             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Data_RAM_w[13]             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Data_RAM_w[12]             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Data_RAM_w[12]             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Data_RAM_w[11]             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Data_RAM_w[11]             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Data_RAM_w[10]             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Data_RAM_w[10]             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Data_RAM_w[9]              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Data_RAM_w[9]              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Data_RAM_w[8]              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Data_RAM_w[8]              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Data_RAM_w[7]              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Data_RAM_w[7]              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Data_RAM_w[6]              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Data_RAM_w[6]              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Data_RAM_w[5]              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Data_RAM_w[5]              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Data_RAM_w[4]              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Data_RAM_w[4]              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Data_RAM_w[3]              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Data_RAM_w[3]              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Data_RAM_w[2]              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Data_RAM_w[2]              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Data_RAM_w[1]              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Data_RAM_w[1]              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Data_RAM_w[0]              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Data_RAM_w[0]              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; RegDst_wire[1]             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; RegDst_wire[1]             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; RegDst_wire[0]             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; RegDst_wire[0]             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; MemtoReg_wire[1]           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; MemtoReg_wire[1]           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; MemtoReg_wire[0]           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; MemtoReg_wire[0]           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; MemtoReg_wire_e[1]         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; MemtoReg_wire_e[1]         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; MemtoReg_wire_e[0]         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; MemtoReg_wire_e[0]         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; MemtoReg_wire_m[1]         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; MemtoReg_wire_m[1]         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; MemtoReg_wire_m[0]         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; MemtoReg_wire_m[0]         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; MemtoReg_wire_w[1]         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; MemtoReg_wire_w[1]         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; MemtoReg_wire_w[0]         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; MemtoReg_wire_w[0]         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; RegWrite_wire              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; RegWrite_wire              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; ALUControl_wire[3]         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; ALUControl_wire[3]         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; ALUControl_wire[2]         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; ALUControl_wire[2]         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; ALUControl_wire[1]         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; ALUControl_wire[1]         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; ALUControl_wire[0]         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; ALUControl_wire[0]         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; ALUControl_wire_e[3]       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; ALUControl_wire_e[3]       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; ALUControl_wire_e[2]       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; ALUControl_wire_e[2]       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; ALUControl_wire_e[1]       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; ALUControl_wire_e[1]       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; ALUControl_wire_e[0]       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; ALUControl_wire_e[0]       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; sel_muxALU_srcB            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; sel_muxALU_srcB            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; sel_muxALU_srcB_e          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; sel_muxALU_srcB_e          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; sw_inst_detector           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; sw_inst_detector           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; demux_aluout_sel           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; demux_aluout_sel           ;
+------------------------------+-------+------+----------------------------+


+----------------------------------------------------------------------+
; Source assignments for UART_controller:uart_ctrlUnit                 ;
+------------------------------+-------+------+------------------------+
; Assignment                   ; Value ; From ; To                     ;
+------------------------------+-------+------+------------------------+
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Data_to_Tx_tmp_wire[7] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Data_to_Tx_tmp_wire[7] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Data_to_Tx_tmp_wire[6] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Data_to_Tx_tmp_wire[6] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Data_to_Tx_tmp_wire[5] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Data_to_Tx_tmp_wire[5] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Data_to_Tx_tmp_wire[4] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Data_to_Tx_tmp_wire[4] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Data_to_Tx_tmp_wire[3] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Data_to_Tx_tmp_wire[3] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Data_to_Tx_tmp_wire[2] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Data_to_Tx_tmp_wire[2] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Data_to_Tx_tmp_wire[1] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Data_to_Tx_tmp_wire[1] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Data_to_Tx_tmp_wire[0] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Data_to_Tx_tmp_wire[0] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Send_byte_indicator    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Send_byte_indicator    ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; clr_tx_8bit_flag       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; clr_tx_8bit_flag       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Rx_flag                ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Rx_flag                ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; DataRx_tmp[7]          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; DataRx_tmp[7]          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; DataRx_tmp[6]          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; DataRx_tmp[6]          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; DataRx_tmp[5]          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; DataRx_tmp[5]          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; DataRx_tmp[4]          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; DataRx_tmp[4]          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; DataRx_tmp[3]          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; DataRx_tmp[3]          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; DataRx_tmp[2]          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; DataRx_tmp[2]          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; DataRx_tmp[1]          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; DataRx_tmp[1]          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; DataRx_tmp[0]          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; DataRx_tmp[0]          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; DataRx[7]              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; DataRx[7]              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; DataRx[6]              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; DataRx[6]              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; DataRx[5]              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; DataRx[5]              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; DataRx[4]              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; DataRx[4]              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; DataRx[3]              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; DataRx[3]              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; DataRx[2]              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; DataRx[2]              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; DataRx[1]              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; DataRx[1]              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; DataRx[0]              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; DataRx[0]              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; endTx_flag             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; endTx_flag             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Data_to_Tx[7]          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Data_to_Tx[7]          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Data_to_Tx[6]          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Data_to_Tx[6]          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Data_to_Tx[5]          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Data_to_Tx[5]          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Data_to_Tx[4]          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Data_to_Tx[4]          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Data_to_Tx[3]          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Data_to_Tx[3]          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Data_to_Tx[2]          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Data_to_Tx[2]          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Data_to_Tx[1]          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Data_to_Tx[1]          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Data_to_Tx[0]          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Data_to_Tx[0]          ;
+------------------------------+-------+------+------------------------+


+--------------------------------------------------------------------------+
; Source assignments for UART_controller:uart_ctrlUnit|UART_TX:DUV_UART_TX ;
+-------------------+-------+------+---------------------------------------+
; Assignment        ; Value ; From ; To                                    ;
+-------------------+-------+------+---------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; bit_number[3]                         ;
; PRESERVE_REGISTER ; on    ; -    ; bit_number[2]                         ;
; PRESERVE_REGISTER ; on    ; -    ; bit_number[1]                         ;
; PRESERVE_REGISTER ; on    ; -    ; bit_number[0]                         ;
; PRESERVE_REGISTER ; on    ; -    ; buff_tx[7]                            ;
; PRESERVE_REGISTER ; on    ; -    ; buff_tx[6]                            ;
; PRESERVE_REGISTER ; on    ; -    ; buff_tx[5]                            ;
; PRESERVE_REGISTER ; on    ; -    ; buff_tx[4]                            ;
; PRESERVE_REGISTER ; on    ; -    ; buff_tx[3]                            ;
; PRESERVE_REGISTER ; on    ; -    ; buff_tx[2]                            ;
; PRESERVE_REGISTER ; on    ; -    ; buff_tx[1]                            ;
; PRESERVE_REGISTER ; on    ; -    ; buff_tx[0]                            ;
; PRESERVE_REGISTER ; on    ; -    ; baud_count[12]                        ;
; PRESERVE_REGISTER ; on    ; -    ; baud_count[11]                        ;
; PRESERVE_REGISTER ; on    ; -    ; baud_count[10]                        ;
; PRESERVE_REGISTER ; on    ; -    ; baud_count[9]                         ;
; PRESERVE_REGISTER ; on    ; -    ; baud_count[8]                         ;
; PRESERVE_REGISTER ; on    ; -    ; baud_count[7]                         ;
; PRESERVE_REGISTER ; on    ; -    ; baud_count[6]                         ;
; PRESERVE_REGISTER ; on    ; -    ; baud_count[5]                         ;
; PRESERVE_REGISTER ; on    ; -    ; baud_count[4]                         ;
; PRESERVE_REGISTER ; on    ; -    ; baud_count[3]                         ;
; PRESERVE_REGISTER ; on    ; -    ; baud_count[2]                         ;
; PRESERVE_REGISTER ; on    ; -    ; baud_count[1]                         ;
; PRESERVE_REGISTER ; on    ; -    ; baud_count[0]                         ;
+-------------------+-------+------+---------------------------------------+


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |MIPS_pipeline ;
+----------------+----------+---------------------------------------------------+
; Parameter Name ; Value    ; Type                                              ;
+----------------+----------+---------------------------------------------------+
; DATA_WIDTH     ; 32       ; Signed Integer                                    ;
; ADDR_WIDTH     ; 8        ; Signed Integer                                    ;
; UART_Nbit      ; 8        ; Signed Integer                                    ;
; baudrate       ; 9600     ; Signed Integer                                    ;
; clk_freq       ; 50000000 ; Signed Integer                                    ;
+----------------+----------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux4to1:MUX_to_updatePC_withJump ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; Nbit           ; 32    ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux4to1:MUX_to_updatePC_withJump|mux2to1:mux0 ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; Nbit           ; 32    ; Signed Integer                                                    ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux4to1:MUX_to_updatePC_withJump|mux2to1:mux1 ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; Nbit           ; 32    ; Signed Integer                                                    ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux4to1:MUX_to_updatePC_withJump|mux2to1:mux2 ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; Nbit           ; 32    ; Signed Integer                                                    ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux2to1:MUX_Boot_startAddr ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; Nbit           ; 32    ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Register:ProgramCounter_Reg ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; WORD_LENGTH    ; 32    ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VirtualMemory_unit:VirtualAddress_ROM ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; ADDR_WIDTH     ; 32    ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Memory_ROM:ROM ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                     ;
; ADDR_WIDTH     ; 8     ; Signed Integer                     ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Adder:Adder_nextPC ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                         ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Register:Fetch_Pipeline1 ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; WORD_LENGTH    ; 32    ; Signed Integer                               ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Register:Fetch_Pipeline2 ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; WORD_LENGTH    ; 32    ; Signed Integer                               ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Register:Fetch_Pipeline3 ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; WORD_LENGTH    ; 32    ; Signed Integer                               ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ControlUnit:CtrlUnit ;
+----------------+-------+------------------------------------------+
; Parameter Name ; Value ; Type                                     ;
+----------------+-------+------------------------------------------+
; IDLE           ; 0     ; Unsigned Binary                          ;
; NORMAL         ; 1     ; Unsigned Binary                          ;
+----------------+-------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux4to1:mux_A3_destination ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; Nbit           ; 101   ; Unsigned Binary                                ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux4to1:mux_A3_destination|mux2to1:mux0 ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; Nbit           ; 101   ; Unsigned Binary                                             ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux4to1:mux_A3_destination|mux2to1:mux1 ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; Nbit           ; 101   ; Unsigned Binary                                             ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux4to1:mux_A3_destination|mux2to1:mux2 ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; Nbit           ; 101   ; Unsigned Binary                                             ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Register_File:RegisterFile_Unit ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; WORD_LENGTH    ; 32    ; Signed Integer                                      ;
; NBITS          ; 5     ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Register_File:RegisterFile_Unit|Demux1to32:Demux ;
+----------------+-------+----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                 ;
+----------------+-------+----------------------------------------------------------------------+
; WORD_LENGTH    ; 32    ; Signed Integer                                                       ;
; NBITS          ; 5     ; Signed Integer                                                       ;
+----------------+-------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Register_File:RegisterFile_Unit|Mux32to1:Mux_Read_Register_Number1 ;
+----------------+-------+----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------+
; WORD_LENGTH    ; 32    ; Signed Integer                                                                         ;
; NBITS          ; 5     ; Signed Integer                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Register_File:RegisterFile_Unit|Mux32to1:Mux_Read_Register_Number2 ;
+----------------+-------+----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------+
; WORD_LENGTH    ; 32    ; Signed Integer                                                                         ;
; NBITS          ; 5     ; Signed Integer                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Register_File:RegisterFile_Unit|Register:Register[0].RegisterUnit ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; WORD_LENGTH    ; 32    ; Signed Integer                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Register_File:RegisterFile_Unit|Register:Register[1].RegisterUnit ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; WORD_LENGTH    ; 32    ; Signed Integer                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Register_File:RegisterFile_Unit|Register:Register[2].RegisterUnit ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; WORD_LENGTH    ; 32    ; Signed Integer                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Register_File:RegisterFile_Unit|Register:Register[3].RegisterUnit ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; WORD_LENGTH    ; 32    ; Signed Integer                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Register_File:RegisterFile_Unit|Register:Register[4].RegisterUnit ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; WORD_LENGTH    ; 32    ; Signed Integer                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Register_File:RegisterFile_Unit|Register:Register[5].RegisterUnit ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; WORD_LENGTH    ; 32    ; Signed Integer                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Register_File:RegisterFile_Unit|Register:Register[6].RegisterUnit ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; WORD_LENGTH    ; 32    ; Signed Integer                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Register_File:RegisterFile_Unit|Register:Register[7].RegisterUnit ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; WORD_LENGTH    ; 32    ; Signed Integer                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Register_File:RegisterFile_Unit|Register:Register[8].RegisterUnit ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; WORD_LENGTH    ; 32    ; Signed Integer                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Register_File:RegisterFile_Unit|Register:Register[9].RegisterUnit ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; WORD_LENGTH    ; 32    ; Signed Integer                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Register_File:RegisterFile_Unit|Register:Register[10].RegisterUnit ;
+----------------+-------+----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------+
; WORD_LENGTH    ; 32    ; Signed Integer                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Register_File:RegisterFile_Unit|Register:Register[11].RegisterUnit ;
+----------------+-------+----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------+
; WORD_LENGTH    ; 32    ; Signed Integer                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Register_File:RegisterFile_Unit|Register:Register[12].RegisterUnit ;
+----------------+-------+----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------+
; WORD_LENGTH    ; 32    ; Signed Integer                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Register_File:RegisterFile_Unit|Register:Register[13].RegisterUnit ;
+----------------+-------+----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------+
; WORD_LENGTH    ; 32    ; Signed Integer                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Register_File:RegisterFile_Unit|Register:Register[14].RegisterUnit ;
+----------------+-------+----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------+
; WORD_LENGTH    ; 32    ; Signed Integer                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Register_File:RegisterFile_Unit|Register:Register[15].RegisterUnit ;
+----------------+-------+----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------+
; WORD_LENGTH    ; 32    ; Signed Integer                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Register_File:RegisterFile_Unit|Register:Register[16].RegisterUnit ;
+----------------+-------+----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------+
; WORD_LENGTH    ; 32    ; Signed Integer                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Register_File:RegisterFile_Unit|Register:Register[17].RegisterUnit ;
+----------------+-------+----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------+
; WORD_LENGTH    ; 32    ; Signed Integer                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Register_File:RegisterFile_Unit|Register:Register[18].RegisterUnit ;
+----------------+-------+----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------+
; WORD_LENGTH    ; 32    ; Signed Integer                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Register_File:RegisterFile_Unit|Register:Register[19].RegisterUnit ;
+----------------+-------+----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------+
; WORD_LENGTH    ; 32    ; Signed Integer                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Register_File:RegisterFile_Unit|Register:Register[20].RegisterUnit ;
+----------------+-------+----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------+
; WORD_LENGTH    ; 32    ; Signed Integer                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Register_File:RegisterFile_Unit|Register:Register[21].RegisterUnit ;
+----------------+-------+----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------+
; WORD_LENGTH    ; 32    ; Signed Integer                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Register_File:RegisterFile_Unit|Register:Register[22].RegisterUnit ;
+----------------+-------+----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------+
; WORD_LENGTH    ; 32    ; Signed Integer                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Register_File:RegisterFile_Unit|Register:Register[23].RegisterUnit ;
+----------------+-------+----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------+
; WORD_LENGTH    ; 32    ; Signed Integer                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Register_File:RegisterFile_Unit|Register:Register[24].RegisterUnit ;
+----------------+-------+----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------+
; WORD_LENGTH    ; 32    ; Signed Integer                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Register_File:RegisterFile_Unit|Register:Register[25].RegisterUnit ;
+----------------+-------+----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------+
; WORD_LENGTH    ; 32    ; Signed Integer                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Register_File:RegisterFile_Unit|Register:Register[26].RegisterUnit ;
+----------------+-------+----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------+
; WORD_LENGTH    ; 32    ; Signed Integer                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Register_File:RegisterFile_Unit|Register:Register[27].RegisterUnit ;
+----------------+-------+----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------+
; WORD_LENGTH    ; 32    ; Signed Integer                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Register_File:RegisterFile_Unit|Register:Register[28].RegisterUnit ;
+----------------+-------+----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------+
; WORD_LENGTH    ; 32    ; Signed Integer                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Register_File:RegisterFile_Unit|Register:Register[29].RegisterUnit ;
+----------------+-------+----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------+
; WORD_LENGTH    ; 32    ; Signed Integer                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Register_File:RegisterFile_Unit|Register:Register[30].RegisterUnit ;
+----------------+-------+----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------+
; WORD_LENGTH    ; 32    ; Signed Integer                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Register_File:RegisterFile_Unit|Register:Register[31].RegisterUnit ;
+----------------+-------+----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------+
; WORD_LENGTH    ; 32    ; Signed Integer                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Register:Decode_Pipeline1 ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; WORD_LENGTH    ; 26    ; Signed Integer                                ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Register:Decode_Pipeline2 ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; WORD_LENGTH    ; 4     ; Signed Integer                                ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Register:Decode_Pipeline3 ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; WORD_LENGTH    ; 32    ; Signed Integer                                ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Register:Decode_Pipeline4 ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; WORD_LENGTH    ; 5     ; Signed Integer                                ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Register:Decode_Pipeline5 ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; WORD_LENGTH    ; 32    ; Signed Integer                                ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Register:Decode_Pipeline6 ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; WORD_LENGTH    ; 32    ; Signed Integer                                ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Register:Decode_Pipeline7 ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; WORD_LENGTH    ; 32    ; Signed Integer                                ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Register:Decode_Pipeline_RegDst_reg ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; WORD_LENGTH    ; 2     ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Register:Decode_Pipeline_ALUControl ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; WORD_LENGTH    ; 4     ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Register:Decode_Pipeline_flag_sw ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; WORD_LENGTH    ; 1     ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Register:Decode_Pipeline_ALUSrcBselector ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; WORD_LENGTH    ; 1     ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Register:Decode_Pipeline_mult_operation ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; WORD_LENGTH    ; 1     ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Register:Decode_Pipeline_mflo_flag ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; WORD_LENGTH    ; 1     ; Signed Integer                                         ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Register:Decode_Pipeline_MemtoReg ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; WORD_LENGTH    ; 2     ; Signed Integer                                        ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Register:Decode_Pipeline_MemWrite ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; WORD_LENGTH    ; 1     ; Signed Integer                                        ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Register:Decode_Pipeline_Mux_A3out ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; WORD_LENGTH    ; 5     ; Signed Integer                                         ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Register:Decode_Pipeline_flag_bne ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; WORD_LENGTH    ; 1     ; Signed Integer                                        ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Register:Decode_Pipeline_flag_beq ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; WORD_LENGTH    ; 1     ; Signed Integer                                        ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux2to1:mux_RegFile_RD2_to_ALU ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; Nbit           ; 32    ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU:alu_unit ;
+----------------+-------+----------------------------------+
; Parameter Name ; Value ; Type                             ;
+----------------+-------+----------------------------------+
; WORD_LENGTH    ; 32    ; Signed Integer                   ;
+----------------+-------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Adder:Adder_branch ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                         ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Register:Execution_Pipeline1 ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; WORD_LENGTH    ; 32    ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Register:Execution_Pipeline2 ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; WORD_LENGTH    ; 32    ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Register:Execution_Pipeline3 ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; WORD_LENGTH    ; 1     ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Register:Execution_Pipeline4 ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; WORD_LENGTH    ; 32    ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Register:Execution_Pipeline5 ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; WORD_LENGTH    ; 1     ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Register:Execution_Pipeline6 ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; WORD_LENGTH    ; 1     ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Register:Execution_Pipeline7 ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; WORD_LENGTH    ; 32    ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Register:Execution_Pipeline8 ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; WORD_LENGTH    ; 32    ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Register:Execution_Pipeline9 ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; WORD_LENGTH    ; 32    ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Register:Execution_Pipeline_MemtoReg ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; WORD_LENGTH    ; 2     ; Signed Integer                                           ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Register:Execution_Pipeline_Mux_A3out ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; WORD_LENGTH    ; 5     ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Register:Execution_Pipeline_flag_bne ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; WORD_LENGTH    ; 1     ; Signed Integer                                           ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Register:Execution_Pipeline_flag_beq ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; WORD_LENGTH    ; 1     ; Signed Integer                                           ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux2to1:mux_ALU_Lo_reg ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; Nbit           ; 32    ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Demux1to2:demux_aluout ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; DATA_LENGTH    ; 32    ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Register:Lo_Reg ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; WORD_LENGTH    ; 32    ; Signed Integer                      ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Demux1to4:demux_writeback ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; DATA_LENGTH    ; 32    ; Signed Integer                                ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VirtualAddress_RAM:VirtualRAM_Mem ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; ADDR_WIDTH     ; 32    ; Signed Integer                                        ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Memory_RAM:mem_RAM ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                         ;
; ADDR_WIDTH     ; 8     ; Signed Integer                         ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART_controller:uart_ctrlUnit ;
+----------------+----------+------------------------------------------------+
; Parameter Name ; Value    ; Type                                           ;
+----------------+----------+------------------------------------------------+
; DATA_WIDTH     ; 32       ; Signed Integer                                 ;
; UART_Nbit      ; 8        ; Signed Integer                                 ;
; baudrate       ; 9600     ; Signed Integer                                 ;
; clk_freq       ; 50000000 ; Signed Integer                                 ;
; IDLE           ; 0        ; Signed Integer                                 ;
; START_AND_READ ; 1        ; Signed Integer                                 ;
; SHIFT          ; 2        ; Signed Integer                                 ;
; UPDATE_DATA    ; 3        ; Signed Integer                                 ;
; STOP           ; 4        ; Signed Integer                                 ;
+----------------+----------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART_controller:uart_ctrlUnit|UART_RX:DUV_RX ;
+----------------+----------+---------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                          ;
+----------------+----------+---------------------------------------------------------------+
; Nbit           ; 8        ; Signed Integer                                                ;
; baudrate       ; 9600     ; Signed Integer                                                ;
; clk_freq       ; 50000000 ; Signed Integer                                                ;
; bit4count      ; 3        ; Signed Integer                                                ;
; bit_time       ; 5207     ; Signed Integer                                                ;
; baud_cnt_bits  ; 13       ; Signed Integer                                                ;
; half_bit_time  ; 2603     ; Signed Integer                                                ;
; IDLE           ; 0        ; Signed Integer                                                ;
; START          ; 1        ; Signed Integer                                                ;
; DELAY          ; 2        ; Signed Integer                                                ;
; STOP           ; 3        ; Signed Integer                                                ;
; DEFAULT        ; 4        ; Signed Integer                                                ;
+----------------+----------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART_controller:uart_ctrlUnit|ASCI_translator:ASCII_Trans ;
+----------------+-------+-------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------+
; Nbits          ; 8     ; Signed Integer                                                                ;
+----------------+-------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART_controller:uart_ctrlUnit|UART_TX:DUV_UART_TX ;
+----------------+----------+--------------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                               ;
+----------------+----------+--------------------------------------------------------------------+
; Nbit           ; 8        ; Signed Integer                                                     ;
; baudrate       ; 9600     ; Signed Integer                                                     ;
; clk_freq       ; 50000000 ; Signed Integer                                                     ;
; bit4count      ; 3        ; Signed Integer                                                     ;
; bit_time       ; 5207     ; Signed Integer                                                     ;
; baud_cnt_bits  ; 13       ; Signed Integer                                                     ;
; IDLE           ; 0        ; Signed Integer                                                     ;
; START          ; 1        ; Signed Integer                                                     ;
; SHIFT          ; 2        ; Signed Integer                                                     ;
; STOP           ; 3        ; Signed Integer                                                     ;
+----------------+----------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: GPIO_controller:GPIO ;
+----------------+-------+------------------------------------------+
; Parameter Name ; Value ; Type                                     ;
+----------------+-------+------------------------------------------+
; DATA_WIDTH     ; 8     ; Signed Integer                           ;
; ADDR_WIDTH     ; 32    ; Signed Integer                           ;
+----------------+-------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Register:MemAccess_Pipeline1 ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; WORD_LENGTH    ; 32    ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Register:MemAccess_Pipeline2 ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; WORD_LENGTH    ; 32    ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Register:MemAccess_Pipeline3 ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; WORD_LENGTH    ; 32    ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Register:MemAccess_Pipeline4 ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; WORD_LENGTH    ; 32    ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Register:MemAccess_Pipeline5 ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; WORD_LENGTH    ; 32    ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Register:MemAccess_Pipeline6 ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; WORD_LENGTH    ; 32    ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Register:MemAccess_Pipeline7_demux_aluout_0 ;
+----------------+-------+-----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                            ;
+----------------+-------+-----------------------------------------------------------------+
; WORD_LENGTH    ; 32    ; Signed Integer                                                  ;
+----------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Register:MemAccess_Pipeline_MemtoReg ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; WORD_LENGTH    ; 2     ; Signed Integer                                           ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Register:MemAccess_Pipeline_Mux_A3out ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; WORD_LENGTH    ; 5     ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Register:MemAccess_Pipeline_flag_bne ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; WORD_LENGTH    ; 1     ; Signed Integer                                           ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Register:MemAccess_Pipeline_flag_beq ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; WORD_LENGTH    ; 1     ; Signed Integer                                           ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux2to1:MUX_UART_bitRxorTx ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; Nbit           ; 32    ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux2to1:MUX_Mem_or_Periph_to_MUXWriteData ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; Nbit           ; 32    ; Signed Integer                                                ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux4to1:MUX_to_WriteData_RegFile ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; Nbit           ; 32    ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux4to1:MUX_to_WriteData_RegFile|mux2to1:mux0 ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; Nbit           ; 32    ; Signed Integer                                                    ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux4to1:MUX_to_WriteData_RegFile|mux2to1:mux1 ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; Nbit           ; 32    ; Signed Integer                                                    ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux4to1:MUX_to_WriteData_RegFile|mux2to1:mux2 ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; Nbit           ; 32    ; Signed Integer                                                    ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Register:MemAccess_Pipeline_flag_beq"                                                      ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Data_Output ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Register:MemAccess_Pipeline_flag_bne"                                                      ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Data_Output ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------+
; Port Connectivity Checks: "Register:MemAccess_Pipeline1" ;
+--------+-------+----------+------------------------------+
; Port   ; Type  ; Severity ; Details                      ;
+--------+-------+----------+------------------------------+
; enable ; Input ; Info     ; Stuck at VCC                 ;
+--------+-------+----------+------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "VirtualAddress_RAM:VirtualRAM_Mem"                                                                    ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                             ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+
; translated_addr[31..8] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; MIPS_address           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; aligment_error         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Demux1to4:demux_writeback"                                                                     ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; Dataout2[31..8] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; Dataout3        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Register:Execution_Pipeline6"                                                              ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Data_Output ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Register:Execution_Pipeline5"                                                              ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Data_Output ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------+
; Port Connectivity Checks: "Register:Execution_Pipeline1" ;
+--------+-------+----------+------------------------------+
; Port   ; Type  ; Severity ; Details                      ;
+--------+-------+----------+------------------------------+
; enable ; Input ; Info     ; Stuck at VCC                 ;
+--------+-------+----------+------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Register:Decode_Pipeline_MemWrite"                                                         ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Data_Output ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Register:Decode_Pipeline_mflo_flag"                                                        ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Data_Output ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Register:Decode_Pipeline_mult_operation"                                                   ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Data_Output ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Register:Decode_Pipeline_flag_sw"                                                          ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Data_Output ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Register:Decode_Pipeline_RegDst_reg"                                                       ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Data_Output ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------+
; Port Connectivity Checks: "Register:Decode_Pipeline1" ;
+--------+-------+----------+---------------------------+
; Port   ; Type  ; Severity ; Details                   ;
+--------+-------+----------+---------------------------+
; enable ; Input ; Info     ; Stuck at VCC              ;
+--------+-------+----------+---------------------------+


+--------------------------------------------------------+
; Port Connectivity Checks: "mux4to1:mux_A3_destination" ;
+-------+-------+----------+-----------------------------+
; Port  ; Type  ; Severity ; Details                     ;
+-------+-------+----------+-----------------------------+
; data3 ; Input ; Info     ; Stuck at VCC                ;
; data4 ; Input ; Info     ; Stuck at GND                ;
+-------+-------+----------+-----------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "decode_instruction:decoder_module"                                                         ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; flag_lw     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; flag_R_type ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; flag_I_type ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; flag_J_type ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Register:Fetch_Pipeline1"                                                                         ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                             ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+
; enable             ; Input  ; Info     ; Stuck at VCC                                                                        ;
; Data_Output[27..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------+
; Port Connectivity Checks: "Adder:Adder_nextPC" ;
+----------+-------+----------+------------------+
; Port     ; Type  ; Severity ; Details          ;
+----------+-------+----------+------------------+
; B[31..3] ; Input ; Info     ; Stuck at GND     ;
; B[1..0]  ; Input ; Info     ; Stuck at GND     ;
; B[2]     ; Input ; Info     ; Stuck at VCC     ;
+----------+-------+----------+------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "VirtualMemory_unit:VirtualAddress_ROM"                                                                ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                             ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+
; translated_addr[31..8] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; MIPS_address           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; aligment_error         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------+
; Port Connectivity Checks: "mux2to1:MUX_Boot_startAddr" ;
+---------------+-------+----------+---------------------+
; Port          ; Type  ; Severity ; Details             ;
+---------------+-------+----------+---------------------+
; data1[31..23] ; Input ; Info     ; Stuck at GND        ;
; data1[21..0]  ; Input ; Info     ; Stuck at GND        ;
; data1[22]     ; Input ; Info     ; Stuck at VCC        ;
+---------------+-------+----------+---------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 9916                        ;
;     CLR               ; 562                         ;
;     CLR SCLR          ; 2                           ;
;     ENA               ; 8200                        ;
;     ENA CLR           ; 1098                        ;
;     ENA CLR SCLR      ; 26                          ;
;     ENA SLD           ; 28                          ;
; arriav_lcell_comb     ; 5594                        ;
;     arith             ; 169                         ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 88                          ;
;         2 data inputs ; 79                          ;
;     extend            ; 23                          ;
;         7 data inputs ; 23                          ;
;     normal            ; 5336                        ;
;         0 data inputs ; 36                          ;
;         1 data inputs ; 534                         ;
;         2 data inputs ; 364                         ;
;         3 data inputs ; 246                         ;
;         4 data inputs ; 202                         ;
;         5 data inputs ; 184                         ;
;         6 data inputs ; 3770                        ;
;     shared            ; 66                          ;
;         0 data inputs ; 2                           ;
;         2 data inputs ; 64                          ;
; arriav_mac            ; 2                           ;
; boundary_port         ; 21                          ;
;                       ;                             ;
; Max LUT depth         ; 13.00                       ;
; Average LUT depth     ; 5.62                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:16     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Mon May 13 21:28:58 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off MIPS_pipeline -c MIPS_pipeline
Info (20032): Parallel compilation is enabled and will use up to 2 processors
Info (12021): Found 1 design units, including 1 entities, in source file address_preparation.v
    Info (12023): Found entity 1: address_preparation File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/address_preparation.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file VirtualMemory_unit.v
    Info (12023): Found entity 1: VirtualMemory_unit File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/VirtualMemory_unit.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file VirtualAddress_RAM .v
    Info (12023): Found entity 1: VirtualAddress_RAM File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/VirtualAddress_RAM .v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file UART_TX.v
    Info (12023): Found entity 1: UART_TX File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/UART_TX.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file UART_RX.v
    Info (12023): Found entity 1: UART_RX File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/UART_RX.v Line: 41
Info (12021): Found 1 design units, including 1 entities, in source file UART_controller.v
    Info (12023): Found entity 1: UART_controller File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/UART_controller.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file SignExtend_module.v
    Info (12023): Found entity 1: SignExtend_module File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/SignExtend_module.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file Shift_Concatenate.v
    Info (12023): Found entity 1: Shift_Concatenate File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/Shift_Concatenate.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file Register_File.v
    Info (12023): Found entity 1: Register_File File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/Register_File.v Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file Register.v
    Info (12023): Found entity 1: Register File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/Register.v Line: 30
Info (12021): Found 1 design units, including 1 entities, in source file Mux32to1.v
    Info (12023): Found entity 1: Mux32to1 File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/Mux32to1.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file mux4to1.v
    Info (12023): Found entity 1: mux4to1 File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/mux4to1.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mux2to1.v
    Info (12023): Found entity 1: mux2to1 File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/mux2to1.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file MIPS_pipeline.v
    Info (12023): Found entity 1: MIPS_pipeline File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file Memory_ROM.v
    Info (12023): Found entity 1: Memory_ROM File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/Memory_ROM.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file Memory_RAM.v
    Info (12023): Found entity 1: Memory_RAM File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/Memory_RAM.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file GPIO_controller.v
    Info (12023): Found entity 1: GPIO_controller File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/GPIO_controller.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file Demux1to32.v
    Info (12023): Found entity 1: Demux1to32 File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/Demux1to32.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file Demux1to4.v
    Info (12023): Found entity 1: Demux1to4 File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/Demux1to4.v Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file Demux1to2.v
    Info (12023): Found entity 1: Demux1to2 File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/Demux1to2.v Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file decode_instruction.v
    Info (12023): Found entity 1: decode_instruction File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/decode_instruction.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ControlUnit.v
    Info (12023): Found entity 1: ControlUnit File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/ControlUnit.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ASCI_translator.v
    Info (12023): Found entity 1: ASCI_translator File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/ASCI_translator.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ALU.v
    Info (12023): Found entity 1: ALU File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/ALU.v Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file Adder.v
    Info (12023): Found entity 1: Adder File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/Adder.v Line: 1
Info (12127): Elaborating entity "MIPS_pipeline" for the top level hierarchy
Info (12128): Elaborating entity "mux4to1" for hierarchy "mux4to1:MUX_to_updatePC_withJump" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 282
Info (12128): Elaborating entity "mux2to1" for hierarchy "mux4to1:MUX_to_updatePC_withJump|mux2to1:mux0" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/mux4to1.v Line: 27
Info (12128): Elaborating entity "Register" for hierarchy "Register:ProgramCounter_Reg" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 307
Info (12128): Elaborating entity "VirtualMemory_unit" for hierarchy "VirtualMemory_unit:VirtualAddress_ROM" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 320
Info (12128): Elaborating entity "Memory_ROM" for hierarchy "Memory_ROM:ROM" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 331
Warning (10030): Net "rom.data_a" at Memory_ROM.v(13) has no driver or initial value, using a default initial value '0' File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/Memory_ROM.v Line: 13
Warning (10030): Net "rom.waddr_a" at Memory_ROM.v(13) has no driver or initial value, using a default initial value '0' File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/Memory_ROM.v Line: 13
Warning (10030): Net "rom.we_a" at Memory_ROM.v(13) has no driver or initial value, using a default initial value '0' File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/Memory_ROM.v Line: 13
Info (12128): Elaborating entity "Adder" for hierarchy "Adder:Adder_nextPC" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 340
Info (12128): Elaborating entity "ControlUnit" for hierarchy "ControlUnit:CtrlUnit" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 394
Info (12128): Elaborating entity "address_preparation" for hierarchy "address_preparation:add_prep" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 410
Info (12128): Elaborating entity "decode_instruction" for hierarchy "decode_instruction:decoder_module" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 437
Info (12128): Elaborating entity "SignExtend_module" for hierarchy "SignExtend_module:signExt" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 444
Info (12128): Elaborating entity "mux4to1" for hierarchy "mux4to1:mux_A3_destination" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 458
Info (12128): Elaborating entity "mux2to1" for hierarchy "mux4to1:mux_A3_destination|mux2to1:mux0" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/mux4to1.v Line: 27
Info (12128): Elaborating entity "Register_File" for hierarchy "Register_File:RegisterFile_Unit" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 477
Info (12128): Elaborating entity "Demux1to32" for hierarchy "Register_File:RegisterFile_Unit|Demux1to32:Demux" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/Register_File.v Line: 103
Info (12128): Elaborating entity "Mux32to1" for hierarchy "Register_File:RegisterFile_Unit|Mux32to1:Mux_Read_Register_Number1" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/Register_File.v Line: 146
Info (12128): Elaborating entity "Register" for hierarchy "Register_File:RegisterFile_Unit|Register:Register[0].RegisterUnit" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/Register_File.v Line: 209
Info (12128): Elaborating entity "Register" for hierarchy "Register:Decode_Pipeline1" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 491
Info (12128): Elaborating entity "Register" for hierarchy "Register:Decode_Pipeline2" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 503
Info (12128): Elaborating entity "Register" for hierarchy "Register:Decode_Pipeline4" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 526
Info (12128): Elaborating entity "Register" for hierarchy "Register:Decode_Pipeline_RegDst_reg" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 573
Info (12128): Elaborating entity "Register" for hierarchy "Register:Decode_Pipeline_flag_sw" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 595
Info (12128): Elaborating entity "Shift_Concatenate" for hierarchy "Shift_Concatenate:shiftConcat_mod" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 715
Info (12128): Elaborating entity "ALU" for hierarchy "ALU:alu_unit" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 751
Info (12128): Elaborating entity "Demux1to2" for hierarchy "Demux1to2:demux_aluout" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 945
Info (12128): Elaborating entity "Demux1to4" for hierarchy "Demux1to4:demux_writeback" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 974
Info (12128): Elaborating entity "VirtualAddress_RAM" for hierarchy "VirtualAddress_RAM:VirtualRAM_Mem" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 994
Warning (10762): Verilog HDL Case Statement warning at VirtualAddress_RAM .v(32): can't check case statement for completeness because the case expression has too many possible states File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/VirtualAddress_RAM .v Line: 32
Info (12128): Elaborating entity "Memory_RAM" for hierarchy "Memory_RAM:mem_RAM" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 1010
Info (12128): Elaborating entity "UART_controller" for hierarchy "UART_controller:uart_ctrlUnit" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 1034
Info (12128): Elaborating entity "UART_RX" for hierarchy "UART_controller:uart_ctrlUnit|UART_RX:DUV_RX" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/UART_controller.v Line: 68
Info (12128): Elaborating entity "ASCI_translator" for hierarchy "UART_controller:uart_ctrlUnit|ASCI_translator:ASCII_Trans" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/UART_controller.v Line: 80
Info (12128): Elaborating entity "UART_TX" for hierarchy "UART_controller:uart_ctrlUnit|UART_TX:DUV_UART_TX" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/UART_controller.v Line: 102
Info (12128): Elaborating entity "GPIO_controller" for hierarchy "GPIO_controller:GPIO" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 1050
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following LCELL buffer node(s):
        Warning (14320): Synthesized away node "PC_current_d[31]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 52
        Warning (14320): Synthesized away node "PC_current_d[30]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 52
        Warning (14320): Synthesized away node "PC_current_d[29]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 52
        Warning (14320): Synthesized away node "PC_current_d[28]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 52
        Warning (14320): Synthesized away node "address_j_wire_d[25]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 65
        Warning (14320): Synthesized away node "address_j_wire_d[24]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 65
        Warning (14320): Synthesized away node "address_j_wire_d[23]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 65
        Warning (14320): Synthesized away node "address_j_wire_d[22]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 65
        Warning (14320): Synthesized away node "address_j_wire_d[21]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 65
        Warning (14320): Synthesized away node "address_j_wire_d[20]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 65
        Warning (14320): Synthesized away node "address_j_wire_d[19]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 65
        Warning (14320): Synthesized away node "address_j_wire_d[18]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 65
        Warning (14320): Synthesized away node "address_j_wire_d[17]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 65
        Warning (14320): Synthesized away node "address_j_wire_d[16]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 65
        Warning (14320): Synthesized away node "address_j_wire_d[15]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 65
        Warning (14320): Synthesized away node "address_j_wire_d[14]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 65
        Warning (14320): Synthesized away node "address_j_wire_d[13]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 65
        Warning (14320): Synthesized away node "address_j_wire_d[12]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 65
        Warning (14320): Synthesized away node "address_j_wire_d[11]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 65
        Warning (14320): Synthesized away node "address_j_wire_d[10]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 65
        Warning (14320): Synthesized away node "address_j_wire_d[9]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 65
        Warning (14320): Synthesized away node "address_j_wire_d[8]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 65
        Warning (14320): Synthesized away node "address_j_wire_d[7]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 65
        Warning (14320): Synthesized away node "address_j_wire_d[6]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 65
        Warning (14320): Synthesized away node "address_j_wire_d[5]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 65
        Warning (14320): Synthesized away node "address_j_wire_d[4]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 65
        Warning (14320): Synthesized away node "address_j_wire_d[3]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 65
        Warning (14320): Synthesized away node "address_j_wire_d[2]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 65
        Warning (14320): Synthesized away node "address_j_wire_d[1]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 65
        Warning (14320): Synthesized away node "address_j_wire_d[0]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 65
        Warning (14320): Synthesized away node "PC_current_e[3]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 85
        Warning (14320): Synthesized away node "PC_current_e[2]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 85
        Warning (14320): Synthesized away node "PC_current_e[1]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 85
        Warning (14320): Synthesized away node "PC_current_e[0]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 85
        Warning (14320): Synthesized away node "address_j_wire_e[25]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 89
        Warning (14320): Synthesized away node "address_j_wire_e[24]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 89
        Warning (14320): Synthesized away node "address_j_wire_e[23]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 89
        Warning (14320): Synthesized away node "address_j_wire_e[22]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 89
        Warning (14320): Synthesized away node "address_j_wire_e[21]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 89
        Warning (14320): Synthesized away node "address_j_wire_e[20]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 89
        Warning (14320): Synthesized away node "address_j_wire_e[19]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 89
        Warning (14320): Synthesized away node "address_j_wire_e[18]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 89
        Warning (14320): Synthesized away node "address_j_wire_e[17]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 89
        Warning (14320): Synthesized away node "address_j_wire_e[16]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 89
        Warning (14320): Synthesized away node "address_j_wire_e[15]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 89
        Warning (14320): Synthesized away node "address_j_wire_e[14]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 89
        Warning (14320): Synthesized away node "address_j_wire_e[13]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 89
        Warning (14320): Synthesized away node "address_j_wire_e[12]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 89
        Warning (14320): Synthesized away node "address_j_wire_e[11]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 89
        Warning (14320): Synthesized away node "address_j_wire_e[10]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 89
        Warning (14320): Synthesized away node "address_j_wire_e[9]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 89
        Warning (14320): Synthesized away node "address_j_wire_e[8]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 89
        Warning (14320): Synthesized away node "address_j_wire_e[7]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 89
        Warning (14320): Synthesized away node "address_j_wire_e[6]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 89
        Warning (14320): Synthesized away node "address_j_wire_e[5]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 89
        Warning (14320): Synthesized away node "address_j_wire_e[4]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 89
        Warning (14320): Synthesized away node "address_j_wire_e[3]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 89
        Warning (14320): Synthesized away node "address_j_wire_e[2]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 89
        Warning (14320): Synthesized away node "address_j_wire_e[1]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 89
        Warning (14320): Synthesized away node "address_j_wire_e[0]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 89
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following LCELL buffer node(s):
        Warning (14320): Synthesized away node "RD1_m[31]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 121
        Warning (14320): Synthesized away node "RD1_m[30]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 121
        Warning (14320): Synthesized away node "RD1_m[29]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 121
        Warning (14320): Synthesized away node "RD1_m[28]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 121
        Warning (14320): Synthesized away node "RD1_m[27]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 121
        Warning (14320): Synthesized away node "RD1_m[26]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 121
        Warning (14320): Synthesized away node "RD1_m[25]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 121
        Warning (14320): Synthesized away node "RD1_m[24]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 121
        Warning (14320): Synthesized away node "RD1_m[23]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 121
        Warning (14320): Synthesized away node "RD1_m[22]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 121
        Warning (14320): Synthesized away node "RD1_m[21]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 121
        Warning (14320): Synthesized away node "RD1_m[20]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 121
        Warning (14320): Synthesized away node "RD1_m[19]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 121
        Warning (14320): Synthesized away node "RD1_m[18]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 121
        Warning (14320): Synthesized away node "RD1_m[17]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 121
        Warning (14320): Synthesized away node "RD1_m[16]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 121
        Warning (14320): Synthesized away node "RD1_m[15]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 121
        Warning (14320): Synthesized away node "RD1_m[14]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 121
        Warning (14320): Synthesized away node "RD1_m[13]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 121
        Warning (14320): Synthesized away node "RD1_m[12]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 121
        Warning (14320): Synthesized away node "RD1_m[11]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 121
        Warning (14320): Synthesized away node "RD1_m[10]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 121
        Warning (14320): Synthesized away node "RD1_m[9]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 121
        Warning (14320): Synthesized away node "RD1_m[8]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 121
        Warning (14320): Synthesized away node "RD1_m[7]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 121
        Warning (14320): Synthesized away node "RD1_m[6]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 121
        Warning (14320): Synthesized away node "RD1_m[5]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 121
        Warning (14320): Synthesized away node "RD1_m[4]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 121
        Warning (14320): Synthesized away node "RD1_m[3]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 121
        Warning (14320): Synthesized away node "RD1_m[2]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 121
        Warning (14320): Synthesized away node "RD1_m[1]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 121
        Warning (14320): Synthesized away node "RD1_m[0]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 121
Info (276014): Found 2 instances of uninferred RAM logic
    Info (276007): RAM logic "Memory_RAM:mem_RAM|ram" is uninferred due to asynchronous read logic File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/Memory_RAM.v Line: 16
    Info (276007): RAM logic "Memory_ROM:ROM|rom" is uninferred due to asynchronous read logic File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/Memory_ROM.v Line: 13
Info (286030): Timing-Driven Synthesis is running
Info (17049): 103 registers lost all their fanouts during netlist optimizations.
Info (17016): Found the following redundant logic cells in design
    Info (17048): Logic cell "UART_controller:uart_ctrlUnit|Rx_flag" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/UART_controller.v Line: 37
    Info (17048): Logic cell "UART_Data_m[0]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 169
    Info (17048): Logic cell "UART_Data_m[1]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 169
    Info (17048): Logic cell "UART_Data_m[2]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 169
    Info (17048): Logic cell "UART_Data_m[3]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 169
    Info (17048): Logic cell "UART_Data_m[4]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 169
    Info (17048): Logic cell "UART_Data_m[5]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 169
    Info (17048): Logic cell "UART_Data_m[6]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 169
    Info (17048): Logic cell "UART_Data_m[7]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 169
    Info (17048): Logic cell "UART_controller:uart_ctrlUnit|DataRx[4]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/UART_controller.v Line: 39
    Info (17048): Logic cell "UART_controller:uart_ctrlUnit|DataRx[5]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/UART_controller.v Line: 39
    Info (17048): Logic cell "UART_controller:uart_ctrlUnit|DataRx[6]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/UART_controller.v Line: 39
    Info (17048): Logic cell "UART_controller:uart_ctrlUnit|DataRx[7]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/UART_controller.v Line: 39
    Info (17048): Logic cell "UART_controller:uart_ctrlUnit|clr_tx_8bit_flag" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/UART_controller.v Line: 44
    Info (17048): Logic cell "UART_controller:uart_ctrlUnit|DataRx_tmp[0]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/UART_controller.v Line: 38
    Info (17048): Logic cell "UART_controller:uart_ctrlUnit|DataRx_tmp[1]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/UART_controller.v Line: 38
    Info (17048): Logic cell "UART_controller:uart_ctrlUnit|DataRx_tmp[2]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/UART_controller.v Line: 38
    Info (17048): Logic cell "UART_controller:uart_ctrlUnit|DataRx_tmp[6]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/UART_controller.v Line: 38
    Info (17048): Logic cell "UART_controller:uart_ctrlUnit|DataRx_tmp[4]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/UART_controller.v Line: 38
    Info (17048): Logic cell "UART_controller:uart_ctrlUnit|DataRx_tmp[3]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/UART_controller.v Line: 38
    Info (17048): Logic cell "UART_controller:uart_ctrlUnit|DataRx_tmp[7]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/UART_controller.v Line: 38
    Info (17048): Logic cell "UART_controller:uart_ctrlUnit|DataRx_tmp[5]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/UART_controller.v Line: 38
    Info (17048): Logic cell "UART_controller:uart_ctrlUnit|Send_byte_indicator" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/UART_controller.v Line: 43
    Info (17048): Logic cell "RD2_m[0]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 122
    Info (17048): Logic cell "opcode_wire[1]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 58
    Info (17048): Logic cell "opcode_wire[3]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 58
    Info (17048): Logic cell "opcode_wire[5]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 58
    Info (17048): Logic cell "opcode_wire[4]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 58
    Info (17048): Logic cell "opcode_wire[2]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 58
    Info (17048): Logic cell "opcode_wire[0]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 58
    Info (17048): Logic cell "RD2_m[1]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 122
    Info (17048): Logic cell "RD2_m[2]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 122
    Info (17048): Logic cell "RD2_m[3]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 122
    Info (17048): Logic cell "RD2_m[4]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 122
    Info (17048): Logic cell "RD2_m[5]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 122
    Info (17048): Logic cell "RD2_m[6]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 122
    Info (17048): Logic cell "RD2_m[7]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 122
    Info (17048): Logic cell "UART_controller:uart_ctrlUnit|endTx_flag" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/UART_controller.v Line: 42
    Info (17048): Logic cell "lo_data_w[3]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 212
    Info (17048): Logic cell "funct_wire[2]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 63
    Info (17048): Logic cell "funct_wire[0]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 63
    Info (17048): Logic cell "funct_wire[5]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 63
    Info (17048): Logic cell "funct_wire[4]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 63
    Info (17048): Logic cell "funct_wire[3]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 63
    Info (17048): Logic cell "funct_wire[1]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 63
    Info (17048): Logic cell "ALU_result_m[3]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 139
    Info (17048): Logic cell "lo_data_w[1]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 212
    Info (17048): Logic cell "ALU_result_m[1]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 139
    Info (17048): Logic cell "lo_data_w[4]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 212
    Info (17048): Logic cell "ALU_result_m[4]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 139
    Info (17048): Logic cell "lo_data_w[5]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 212
    Info (17048): Logic cell "ALU_result_m[5]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 139
    Info (17048): Logic cell "lo_data_w[7]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 212
    Info (17048): Logic cell "ALU_result_m[7]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 139
    Info (17048): Logic cell "lo_data_w[6]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 212
    Info (17048): Logic cell "ALU_result_m[6]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 139
    Info (17048): Logic cell "lo_data_w[8]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 212
    Info (17048): Logic cell "ALU_result_m[8]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 139
    Info (17048): Logic cell "lo_data_w[9]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 212
    Info (17048): Logic cell "ALU_result_m[9]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 139
    Info (17048): Logic cell "lo_data_w[10]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 212
    Info (17048): Logic cell "ALU_result_m[10]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 139
    Info (17048): Logic cell "lo_data_w[11]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 212
    Info (17048): Logic cell "ALU_result_m[11]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 139
    Info (17048): Logic cell "lo_data_w[13]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 212
    Info (17048): Logic cell "ALU_result_m[13]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 139
    Info (17048): Logic cell "lo_data_w[12]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 212
    Info (17048): Logic cell "ALU_result_m[12]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 139
    Info (17048): Logic cell "lo_data_w[14]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 212
    Info (17048): Logic cell "ALU_result_m[14]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 139
    Info (17048): Logic cell "lo_data_w[15]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 212
    Info (17048): Logic cell "ALU_result_m[15]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 139
    Info (17048): Logic cell "lo_data_w[16]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 212
    Info (17048): Logic cell "ALU_result_m[16]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 139
    Info (17048): Logic cell "lo_data_w[17]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 212
    Info (17048): Logic cell "ALU_result_m[17]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 139
    Info (17048): Logic cell "lo_data_w[19]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 212
    Info (17048): Logic cell "ALU_result_m[19]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 139
    Info (17048): Logic cell "lo_data_w[18]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 212
    Info (17048): Logic cell "ALU_result_m[18]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 139
    Info (17048): Logic cell "lo_data_w[26]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 212
    Info (17048): Logic cell "ALU_result_m[26]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 139
    Info (17048): Logic cell "lo_data_w[27]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 212
    Info (17048): Logic cell "ALU_result_m[27]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 139
    Info (17048): Logic cell "lo_data_w[28]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 212
    Info (17048): Logic cell "ALU_result_m[28]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 139
    Info (17048): Logic cell "lo_data_w[29]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 212
    Info (17048): Logic cell "ALU_result_m[29]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 139
    Info (17048): Logic cell "lo_data_w[31]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 212
    Info (17048): Logic cell "ALU_result_m[31]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 139
    Info (17048): Logic cell "lo_data_w[30]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 212
    Info (17048): Logic cell "ALU_result_m[30]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 139
    Info (17048): Logic cell "lo_data_w[20]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 212
    Info (17048): Logic cell "ALU_result_m[20]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 139
    Info (17048): Logic cell "lo_data_w[21]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 212
    Info (17048): Logic cell "ALU_result_m[21]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 139
    Info (17048): Logic cell "lo_data_w[22]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 212
    Info (17048): Logic cell "ALU_result_m[22]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 139
    Info (17048): Logic cell "lo_data_w[23]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 212
    Info (17048): Logic cell "ALU_result_m[23]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 139
    Info (17048): Logic cell "lo_data_w[25]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 212
    Info (17048): Logic cell "ALU_result_m[25]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 139
    Info (17048): Logic cell "lo_data_w[24]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 212
    Info (17048): Logic cell "ALU_result_m[24]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 139
    Info (17048): Logic cell "lo_data_w[2]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 212
    Info (17048): Logic cell "ALU_result_m[2]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 139
    Info (17048): Logic cell "lo_data_w[0]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 212
    Info (17048): Logic cell "ALU_result_m[0]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 139
    Info (17048): Logic cell "Instruction_fetched_d[27]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 54
    Info (17048): Logic cell "Instruction_fetched_d[29]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 54
    Info (17048): Logic cell "Instruction_fetched_d[31]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 54
    Info (17048): Logic cell "Instruction_fetched_d[30]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 54
    Info (17048): Logic cell "Instruction_fetched_d[28]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 54
    Info (17048): Logic cell "Instruction_fetched_d[26]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 54
    Info (17048): Logic cell "UART_controller:uart_ctrlUnit|Data_to_Tx_tmp_wire[1]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/UART_controller.v Line: 45
    Info (17048): Logic cell "UART_controller:uart_ctrlUnit|Data_to_Tx_tmp_wire[2]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/UART_controller.v Line: 45
    Info (17048): Logic cell "UART_controller:uart_ctrlUnit|Data_to_Tx_tmp_wire[3]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/UART_controller.v Line: 45
    Info (17048): Logic cell "UART_controller:uart_ctrlUnit|Data_to_Tx_tmp_wire[4]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/UART_controller.v Line: 45
    Info (17048): Logic cell "UART_controller:uart_ctrlUnit|Data_to_Tx_tmp_wire[5]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/UART_controller.v Line: 45
    Info (17048): Logic cell "UART_controller:uart_ctrlUnit|Data_to_Tx_tmp_wire[7]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/UART_controller.v Line: 45
    Info (17048): Logic cell "UART_controller:uart_ctrlUnit|Data_to_Tx_tmp_wire[6]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/UART_controller.v Line: 45
    Info (17048): Logic cell "RD2_e[0]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 92
    Info (17048): Logic cell "Instruction_fetched_d[2]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 54
    Info (17048): Logic cell "Instruction_fetched_d[0]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 54
    Info (17048): Logic cell "Instruction_fetched_d[5]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 54
    Info (17048): Logic cell "Instruction_fetched_d[4]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 54
    Info (17048): Logic cell "Instruction_fetched_d[3]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 54
    Info (17048): Logic cell "Instruction_fetched_d[1]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 54
    Info (17048): Logic cell "RD2_e[1]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 92
    Info (17048): Logic cell "RD2_e[2]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 92
    Info (17048): Logic cell "RD2_e[3]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 92
    Info (17048): Logic cell "RD2_e[4]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 92
    Info (17048): Logic cell "RD2_e[5]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 92
    Info (17048): Logic cell "RD2_e[6]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 92
    Info (17048): Logic cell "RD2_e[7]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 92
    Info (17048): Logic cell "UART_controller:uart_ctrlUnit|Data_to_Tx_tmp_wire[0]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/UART_controller.v Line: 45
    Info (17048): Logic cell "RD1_e[3]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 91
    Info (17048): Logic cell "ALUControl_wire_e[0]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 240
    Info (17048): Logic cell "ALUControl_wire_e[1]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 240
    Info (17048): Logic cell "RD1_e[29]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 91
    Info (17048): Logic cell "RD1_e[31]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 91
    Info (17048): Logic cell "RD1_e[30]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 91
    Info (17048): Logic cell "RD1_e[22]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 91
    Info (17048): Logic cell "RD1_e[23]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 91
    Info (17048): Logic cell "RD1_e[24]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 91
    Info (17048): Logic cell "RD1_e[25]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 91
    Info (17048): Logic cell "RD1_e[26]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 91
    Info (17048): Logic cell "RD1_e[27]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 91
    Info (17048): Logic cell "RD1_e[28]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 91
    Info (17048): Logic cell "RD1_e[2]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 91
    Info (17048): Logic cell "RD1_e[1]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 91
    Info (17048): Logic cell "RD1_e[0]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 91
    Info (17048): Logic cell "RD1_e[8]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 91
    Info (17048): Logic cell "RD1_e[9]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 91
    Info (17048): Logic cell "RD1_e[6]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 91
    Info (17048): Logic cell "RD1_e[7]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 91
    Info (17048): Logic cell "RD1_e[4]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 91
    Info (17048): Logic cell "RD1_e[5]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 91
    Info (17048): Logic cell "RD1_e[20]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 91
    Info (17048): Logic cell "RD1_e[21]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 91
    Info (17048): Logic cell "RD1_e[18]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 91
    Info (17048): Logic cell "RD1_e[19]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 91
    Info (17048): Logic cell "RD1_e[16]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 91
    Info (17048): Logic cell "RD1_e[17]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 91
    Info (17048): Logic cell "RD1_e[14]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 91
    Info (17048): Logic cell "RD1_e[15]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 91
    Info (17048): Logic cell "RD1_e[12]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 91
    Info (17048): Logic cell "RD1_e[13]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 91
    Info (17048): Logic cell "RD1_e[10]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 91
    Info (17048): Logic cell "RD1_e[11]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 91
    Info (17048): Logic cell "ALUControl_wire_e[2]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 240
    Info (17048): Logic cell "ALUControl_wire_e[3]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 240
    Info (17048): Logic cell "shamt_wire_e[0]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 88
    Info (17048): Logic cell "shamt_wire_e[1]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 88
    Info (17048): Logic cell "shamt_wire_e[2]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 88
    Info (17048): Logic cell "shamt_wire_e[3]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 88
    Info (17048): Logic cell "shamt_wire_e[4]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 88
    Info (17048): Logic cell "translated_addr_wire[0]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 41
    Info (17048): Logic cell "translated_addr_wire[2]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 41
    Info (17048): Logic cell "translated_addr_wire[1]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 41
    Info (17048): Logic cell "translated_addr_wire[4]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 41
    Info (17048): Logic cell "translated_addr_wire[5]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 41
    Info (17048): Logic cell "translated_addr_wire[7]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 41
    Info (17048): Logic cell "translated_addr_wire[6]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 41
    Info (17048): Logic cell "translated_addr_wire[3]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 41
    Info (17048): Logic cell "rt_wire[4]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 60
    Info (17048): Logic cell "rt_wire[2]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 60
    Info (17048): Logic cell "rt_wire[3]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 60
    Info (17048): Logic cell "rt_wire[0]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 60
    Info (17048): Logic cell "rt_wire[1]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 60
    Info (17048): Logic cell "sign_extended_out_e[3]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 95
    Info (17048): Logic cell "sel_muxALU_srcB_e" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 242
    Info (17048): Logic cell "sign_extended_out_e[29]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 95
    Info (17048): Logic cell "RD2_e[29]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 92
    Info (17048): Logic cell "sign_extended_out_e[31]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 95
    Info (17048): Logic cell "RD2_e[31]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 92
    Info (17048): Logic cell "sign_extended_out_e[30]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 95
    Info (17048): Logic cell "RD2_e[30]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 92
    Info (17048): Logic cell "sign_extended_out_e[22]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 95
    Info (17048): Logic cell "RD2_e[22]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 92
    Info (17048): Logic cell "sign_extended_out_e[23]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 95
    Info (17048): Logic cell "RD2_e[23]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 92
    Info (17048): Logic cell "sign_extended_out_e[24]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 95
    Info (17048): Logic cell "RD2_e[24]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 92
    Info (17048): Logic cell "sign_extended_out_e[25]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 95
    Info (17048): Logic cell "RD2_e[25]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 92
    Info (17048): Logic cell "sign_extended_out_e[26]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 95
    Info (17048): Logic cell "RD2_e[26]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 92
    Info (17048): Logic cell "sign_extended_out_e[27]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 95
    Info (17048): Logic cell "RD2_e[27]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 92
    Info (17048): Logic cell "sign_extended_out_e[28]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 95
    Info (17048): Logic cell "RD2_e[28]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 92
    Info (17048): Logic cell "sign_extended_out_e[2]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 95
    Info (17048): Logic cell "sign_extended_out_e[1]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 95
    Info (17048): Logic cell "sign_extended_out_e[0]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 95
    Info (17048): Logic cell "sign_extended_out_e[8]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 95
    Info (17048): Logic cell "RD2_e[8]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 92
    Info (17048): Logic cell "sign_extended_out_e[9]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 95
    Info (17048): Logic cell "RD2_e[9]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 92
    Info (17048): Logic cell "sign_extended_out_e[6]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 95
    Info (17048): Logic cell "sign_extended_out_e[7]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 95
    Info (17048): Logic cell "sign_extended_out_e[4]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 95
    Info (17048): Logic cell "sign_extended_out_e[5]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 95
    Info (17048): Logic cell "sign_extended_out_e[20]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 95
    Info (17048): Logic cell "RD2_e[20]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 92
    Info (17048): Logic cell "sign_extended_out_e[21]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 95
    Info (17048): Logic cell "RD2_e[21]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 92
    Info (17048): Logic cell "sign_extended_out_e[18]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 95
    Info (17048): Logic cell "RD2_e[18]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 92
    Info (17048): Logic cell "sign_extended_out_e[19]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 95
    Info (17048): Logic cell "RD2_e[19]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 92
    Info (17048): Logic cell "sign_extended_out_e[16]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 95
    Info (17048): Logic cell "RD2_e[16]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 92
    Info (17048): Logic cell "sign_extended_out_e[17]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 95
    Info (17048): Logic cell "RD2_e[17]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 92
    Info (17048): Logic cell "sign_extended_out_e[14]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 95
    Info (17048): Logic cell "RD2_e[14]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 92
    Info (17048): Logic cell "sign_extended_out_e[15]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 95
    Info (17048): Logic cell "RD2_e[15]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 92
    Info (17048): Logic cell "sign_extended_out_e[12]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 95
    Info (17048): Logic cell "RD2_e[12]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 92
    Info (17048): Logic cell "sign_extended_out_e[13]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 95
    Info (17048): Logic cell "RD2_e[13]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 92
    Info (17048): Logic cell "sign_extended_out_e[10]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 95
    Info (17048): Logic cell "RD2_e[10]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 92
    Info (17048): Logic cell "sign_extended_out_e[11]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 95
    Info (17048): Logic cell "RD2_e[11]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 92
    Info (17048): Logic cell "PC_current_f[2]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 32
    Info (17048): Logic cell "PC_current_f[4]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 32
    Info (17048): Logic cell "PC_current_f[3]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 32
    Info (17048): Logic cell "PC_current_f[6]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 32
    Info (17048): Logic cell "PC_current_f[7]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 32
    Info (17048): Logic cell "PC_current_f[9]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 32
    Info (17048): Logic cell "PC_current_f[8]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 32
    Info (17048): Logic cell "PC_current_f[5]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 32
    Info (17048): Logic cell "RD2_m[29]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 122
    Info (17048): Logic cell "RD2_m[30]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 122
    Info (17048): Logic cell "RD2_m[31]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 122
    Info (17048): Logic cell "Instruction_fetched_d[20]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 54
    Info (17048): Logic cell "mux_A3out_w[4]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 208
    Info (17048): Logic cell "mux_A3out_w[3]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 208
    Info (17048): Logic cell "mux_A3out_w[2]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 208
    Info (17048): Logic cell "mux_A3out_w[1]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 208
    Info (17048): Logic cell "mux_A3out_w[0]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 208
    Info (17048): Logic cell "Instruction_fetched_d[18]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 54
    Info (17048): Logic cell "Instruction_fetched_d[19]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 54
    Info (17048): Logic cell "Instruction_fetched_d[16]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 54
    Info (17048): Logic cell "Instruction_fetched_d[17]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 54
    Info (17048): Logic cell "shamt_wire_d[0]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 62
    Info (17048): Logic cell "shamt_wire_d[1]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 62
    Info (17048): Logic cell "shamt_wire_d[2]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 62
    Info (17048): Logic cell "shamt_wire_d[3]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 62
    Info (17048): Logic cell "shamt_wire_d[4]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 62
    Info (17048): Logic cell "RD2_m[25]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 122
    Info (17048): Logic cell "RD2_m[26]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 122
    Info (17048): Logic cell "RD2_m[27]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 122
    Info (17048): Logic cell "RD2_m[28]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 122
    Info (17048): Logic cell "demux_aluout_0_w[0]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 156
    Info (17048): Logic cell "UART_Data_w[0]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 197
    Info (17048): Logic cell "Data_RAM_w[0]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 214
    Info (17048): Logic cell "MemtoReg_wire_w[1]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 236
    Info (17048): Logic cell "MemtoReg_wire_w[0]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 236
    Info (17048): Logic cell "sign_extended_out_d[3]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 75
    Info (17048): Logic cell "rs_wire[4]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 59
    Info (17048): Logic cell "rs_wire[2]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 59
    Info (17048): Logic cell "rs_wire[3]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 59
    Info (17048): Logic cell "rs_wire[0]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 59
    Info (17048): Logic cell "rs_wire[1]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 59
    Info (17048): Logic cell "sign_extended_out_d[29]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 75
    Info (17048): Logic cell "sign_extended_out_d[31]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 75
    Info (17048): Logic cell "sign_extended_out_d[30]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 75
    Info (17048): Logic cell "sign_extended_out_d[22]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 75
    Info (17048): Logic cell "sign_extended_out_d[23]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 75
    Info (17048): Logic cell "sign_extended_out_d[24]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 75
    Info (17048): Logic cell "sign_extended_out_d[25]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 75
    Info (17048): Logic cell "sign_extended_out_d[26]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 75
    Info (17048): Logic cell "sign_extended_out_d[27]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 75
    Info (17048): Logic cell "sign_extended_out_d[28]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 75
    Info (17048): Logic cell "sign_extended_out_d[2]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 75
    Info (17048): Logic cell "sign_extended_out_d[1]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 75
    Info (17048): Logic cell "sign_extended_out_d[0]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 75
    Info (17048): Logic cell "sign_extended_out_d[8]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 75
    Info (17048): Logic cell "sign_extended_out_d[9]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 75
    Info (17048): Logic cell "sign_extended_out_d[6]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 75
    Info (17048): Logic cell "sign_extended_out_d[7]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 75
    Info (17048): Logic cell "sign_extended_out_d[4]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 75
    Info (17048): Logic cell "sign_extended_out_d[5]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 75
    Info (17048): Logic cell "sign_extended_out_d[20]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 75
    Info (17048): Logic cell "sign_extended_out_d[21]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 75
    Info (17048): Logic cell "sign_extended_out_d[18]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 75
    Info (17048): Logic cell "sign_extended_out_d[19]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 75
    Info (17048): Logic cell "sign_extended_out_d[16]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 75
    Info (17048): Logic cell "sign_extended_out_d[17]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 75
    Info (17048): Logic cell "sign_extended_out_d[14]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 75
    Info (17048): Logic cell "sign_extended_out_d[15]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 75
    Info (17048): Logic cell "sign_extended_out_d[12]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 75
    Info (17048): Logic cell "sign_extended_out_d[13]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 75
    Info (17048): Logic cell "sign_extended_out_d[10]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 75
    Info (17048): Logic cell "sign_extended_out_d[11]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 75
    Info (17048): Logic cell "Instruction_fetched_d[6]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 54
    Info (17048): Logic cell "Instruction_fetched_d[7]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 54
    Info (17048): Logic cell "Instruction_fetched_d[8]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 54
    Info (17048): Logic cell "Instruction_fetched_d[9]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 54
    Info (17048): Logic cell "Instruction_fetched_d[10]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 54
    Info (17048): Logic cell "Data_RAM_w[1]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 214
    Info (17048): Logic cell "UART_Data_w[1]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 197
    Info (17048): Logic cell "demux_aluout_0_w[1]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 156
    Info (17048): Logic cell "Data_RAM_w[2]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 214
    Info (17048): Logic cell "UART_Data_w[2]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 197
    Info (17048): Logic cell "demux_aluout_0_w[2]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 156
    Info (17048): Logic cell "Data_RAM_w[3]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 214
    Info (17048): Logic cell "UART_Data_w[3]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 197
    Info (17048): Logic cell "demux_aluout_0_w[3]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 156
    Info (17048): Logic cell "Data_RAM_w[4]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 214
    Info (17048): Logic cell "UART_Data_w[4]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 197
    Info (17048): Logic cell "demux_aluout_0_w[4]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 156
    Info (17048): Logic cell "Data_RAM_w[5]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 214
    Info (17048): Logic cell "UART_Data_w[5]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 197
    Info (17048): Logic cell "demux_aluout_0_w[5]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 156
    Info (17048): Logic cell "Data_RAM_w[6]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 214
    Info (17048): Logic cell "UART_Data_w[6]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 197
    Info (17048): Logic cell "demux_aluout_0_w[6]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 156
    Info (17048): Logic cell "Data_RAM_w[7]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 214
    Info (17048): Logic cell "UART_Data_w[7]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 197
    Info (17048): Logic cell "demux_aluout_0_w[7]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 156
    Info (17048): Logic cell "RD2_m[21]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 122
    Info (17048): Logic cell "RD2_m[22]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 122
    Info (17048): Logic cell "RD2_m[23]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 122
    Info (17048): Logic cell "RD2_m[24]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 122
    Info (17048): Logic cell "mux_A3out_m[4]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 123
    Info (17048): Logic cell "mux_A3out_m[3]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 123
    Info (17048): Logic cell "mux_A3out_m[2]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 123
    Info (17048): Logic cell "mux_A3out_m[1]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 123
    Info (17048): Logic cell "mux_A3out_m[0]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 123
    Info (17048): Logic cell "immediate_data_wire[3]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 64
    Info (17048): Logic cell "Instruction_fetched_d[25]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 54
    Info (17048): Logic cell "Instruction_fetched_d[23]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 54
    Info (17048): Logic cell "Instruction_fetched_d[24]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 54
    Info (17048): Logic cell "Instruction_fetched_d[21]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 54
    Info (17048): Logic cell "Instruction_fetched_d[22]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 54
    Info (17048): Logic cell "immediate_data_wire[15]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 64
    Info (17048): Logic cell "immediate_data_wire[2]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 64
    Info (17048): Logic cell "immediate_data_wire[1]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 64
    Info (17048): Logic cell "immediate_data_wire[0]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 64
    Info (17048): Logic cell "immediate_data_wire[8]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 64
    Info (17048): Logic cell "immediate_data_wire[9]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 64
    Info (17048): Logic cell "immediate_data_wire[6]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 64
    Info (17048): Logic cell "immediate_data_wire[7]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 64
    Info (17048): Logic cell "immediate_data_wire[4]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 64
    Info (17048): Logic cell "immediate_data_wire[5]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 64
    Info (17048): Logic cell "immediate_data_wire[14]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 64
    Info (17048): Logic cell "immediate_data_wire[12]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 64
    Info (17048): Logic cell "immediate_data_wire[13]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 64
    Info (17048): Logic cell "immediate_data_wire[10]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 64
    Info (17048): Logic cell "immediate_data_wire[11]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 64
    Info (17048): Logic cell "RD2_m[17]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 122
    Info (17048): Logic cell "RD2_m[18]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 122
    Info (17048): Logic cell "RD2_m[19]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 122
    Info (17048): Logic cell "RD2_m[20]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 122
    Info (17048): Logic cell "MemtoReg_wire_m[1]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 235
    Info (17048): Logic cell "MemtoReg_wire_m[0]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 235
    Info (17048): Logic cell "Data_RAM_w[29]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 214
    Info (17048): Logic cell "UART_Data_w[29]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 197
    Info (17048): Logic cell "demux_aluout_0_w[29]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 156
    Info (17048): Logic cell "Instruction_fetched_d[15]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 54
    Info (17048): Logic cell "Data_RAM_w[31]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 214
    Info (17048): Logic cell "UART_Data_w[31]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 197
    Info (17048): Logic cell "demux_aluout_0_w[31]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 156
    Info (17048): Logic cell "Data_RAM_w[30]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 214
    Info (17048): Logic cell "UART_Data_w[30]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 197
    Info (17048): Logic cell "demux_aluout_0_w[30]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 156
    Info (17048): Logic cell "Data_RAM_w[22]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 214
    Info (17048): Logic cell "UART_Data_w[22]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 197
    Info (17048): Logic cell "demux_aluout_0_w[22]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 156
    Info (17048): Logic cell "Data_RAM_w[23]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 214
    Info (17048): Logic cell "UART_Data_w[23]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 197
    Info (17048): Logic cell "demux_aluout_0_w[23]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 156
    Info (17048): Logic cell "Data_RAM_w[24]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 214
    Info (17048): Logic cell "UART_Data_w[24]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 197
    Info (17048): Logic cell "demux_aluout_0_w[24]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 156
    Info (17048): Logic cell "Data_RAM_w[25]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 214
    Info (17048): Logic cell "UART_Data_w[25]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 197
    Info (17048): Logic cell "demux_aluout_0_w[25]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 156
    Info (17048): Logic cell "Data_RAM_w[26]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 214
    Info (17048): Logic cell "UART_Data_w[26]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 197
    Info (17048): Logic cell "demux_aluout_0_w[26]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 156
    Info (17048): Logic cell "Data_RAM_w[27]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 214
    Info (17048): Logic cell "UART_Data_w[27]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 197
    Info (17048): Logic cell "demux_aluout_0_w[27]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 156
    Info (17048): Logic cell "Data_RAM_w[28]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 214
    Info (17048): Logic cell "UART_Data_w[28]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 197
    Info (17048): Logic cell "demux_aluout_0_w[28]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 156
    Info (17048): Logic cell "Data_RAM_w[8]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 214
    Info (17048): Logic cell "UART_Data_w[8]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 197
    Info (17048): Logic cell "demux_aluout_0_w[8]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 156
    Info (17048): Logic cell "Data_RAM_w[9]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 214
    Info (17048): Logic cell "UART_Data_w[9]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 197
    Info (17048): Logic cell "demux_aluout_0_w[9]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 156
    Info (17048): Logic cell "Data_RAM_w[20]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 214
    Info (17048): Logic cell "UART_Data_w[20]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 197
    Info (17048): Logic cell "demux_aluout_0_w[20]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 156
    Info (17048): Logic cell "Data_RAM_w[21]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 214
    Info (17048): Logic cell "UART_Data_w[21]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 197
    Info (17048): Logic cell "demux_aluout_0_w[21]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 156
    Info (17048): Logic cell "Data_RAM_w[18]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 214
    Info (17048): Logic cell "UART_Data_w[18]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 197
    Info (17048): Logic cell "demux_aluout_0_w[18]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 156
    Info (17048): Logic cell "Data_RAM_w[19]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 214
    Info (17048): Logic cell "UART_Data_w[19]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 197
    Info (17048): Logic cell "demux_aluout_0_w[19]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 156
    Info (17048): Logic cell "Data_RAM_w[16]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 214
    Info (17048): Logic cell "UART_Data_w[16]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 197
    Info (17048): Logic cell "demux_aluout_0_w[16]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 156
    Info (17048): Logic cell "Data_RAM_w[17]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 214
    Info (17048): Logic cell "UART_Data_w[17]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 197
    Info (17048): Logic cell "demux_aluout_0_w[17]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 156
    Info (17048): Logic cell "Data_RAM_w[14]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 214
    Info (17048): Logic cell "UART_Data_w[14]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 197
    Info (17048): Logic cell "demux_aluout_0_w[14]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 156
    Info (17048): Logic cell "Instruction_fetched_d[14]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 54
    Info (17048): Logic cell "Data_RAM_w[15]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 214
    Info (17048): Logic cell "UART_Data_w[15]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 197
    Info (17048): Logic cell "demux_aluout_0_w[15]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 156
    Info (17048): Logic cell "Data_RAM_w[12]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 214
    Info (17048): Logic cell "UART_Data_w[12]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 197
    Info (17048): Logic cell "demux_aluout_0_w[12]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 156
    Info (17048): Logic cell "Instruction_fetched_d[12]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 54
    Info (17048): Logic cell "Data_RAM_w[13]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 214
    Info (17048): Logic cell "UART_Data_w[13]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 197
    Info (17048): Logic cell "demux_aluout_0_w[13]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 156
    Info (17048): Logic cell "Instruction_fetched_d[13]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 54
    Info (17048): Logic cell "Data_RAM_w[10]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 214
    Info (17048): Logic cell "UART_Data_w[10]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 197
    Info (17048): Logic cell "demux_aluout_0_w[10]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 156
    Info (17048): Logic cell "Data_RAM_w[11]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 214
    Info (17048): Logic cell "UART_Data_w[11]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 197
    Info (17048): Logic cell "demux_aluout_0_w[11]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 156
    Info (17048): Logic cell "Instruction_fetched_d[11]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 54
    Info (17048): Logic cell "RD2_m[13]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 122
    Info (17048): Logic cell "RD2_m[14]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 122
    Info (17048): Logic cell "RD2_m[15]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 122
    Info (17048): Logic cell "RD2_m[16]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 122
    Info (17048): Logic cell "RAM_addr_Translated[0]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 132
    Info (17048): Logic cell "RAM_addr_Translated[1]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 132
    Info (17048): Logic cell "RAM_addr_Translated[2]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 132
    Info (17048): Logic cell "RAM_addr_Translated[3]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 132
    Info (17048): Logic cell "RAM_addr_Translated[4]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 132
    Info (17048): Logic cell "RAM_addr_Translated[5]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 132
    Info (17048): Logic cell "RAM_addr_Translated[6]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 132
    Info (17048): Logic cell "RAM_addr_Translated[7]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 132
    Info (17048): Logic cell "mux_A3out_e[4]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 93
    Info (17048): Logic cell "mux_A3out_e[3]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 93
    Info (17048): Logic cell "mux_A3out_e[2]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 93
    Info (17048): Logic cell "mux_A3out_e[1]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 93
    Info (17048): Logic cell "mux_A3out_e[0]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 93
    Info (17048): Logic cell "shifted2[2]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 96
    Info (17048): Logic cell "shifted2[4]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 96
    Info (17048): Logic cell "shifted2[3]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 96
    Info (17048): Logic cell "shifted2[6]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 96
    Info (17048): Logic cell "shifted2[7]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 96
    Info (17048): Logic cell "shifted2[9]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 96
    Info (17048): Logic cell "shifted2[8]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 96
    Info (17048): Logic cell "shifted2[5]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 96
    Info (17048): Logic cell "RD2_m[9]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 122
    Info (17048): Logic cell "RD2_m[10]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 122
    Info (17048): Logic cell "RD2_m[11]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 122
    Info (17048): Logic cell "RD2_m[12]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 122
    Info (17048): Logic cell "PC_current_f[0]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 32
    Info (17048): Logic cell "MemtoReg_wire_e[1]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 234
    Info (17048): Logic cell "MemtoReg_wire_e[0]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 234
    Info (17048): Logic cell "shifted2[1]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 96
    Info (17048): Logic cell "PC_current_f[1]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 32
    Info (17048): Logic cell "RD2_m[8]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 122
    Info (17048): Logic cell "shifted2[0]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 96
    Info (17048): Logic cell "rd_wire[4]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 61
    Info (17048): Logic cell "rd_wire[3]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 61
    Info (17048): Logic cell "rd_wire[2]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 61
    Info (17048): Logic cell "rd_wire[1]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 61
    Info (17048): Logic cell "rd_wire[0]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 61
    Info (17048): Logic cell "PC_current_f[29]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 32
    Info (17048): Logic cell "PC_current_f[31]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 32
    Info (17048): Logic cell "PC_current_f[30]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 32
    Info (17048): Logic cell "PC_current_f[22]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 32
    Info (17048): Logic cell "PC_current_f[23]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 32
    Info (17048): Logic cell "PC_current_f[24]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 32
    Info (17048): Logic cell "PC_current_f[25]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 32
    Info (17048): Logic cell "PC_current_f[26]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 32
    Info (17048): Logic cell "PC_current_f[27]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 32
    Info (17048): Logic cell "PC_current_f[28]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 32
    Info (17048): Logic cell "PC_current_f[20]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 32
    Info (17048): Logic cell "PC_current_f[21]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 32
    Info (17048): Logic cell "PC_current_f[18]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 32
    Info (17048): Logic cell "PC_current_f[19]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 32
    Info (17048): Logic cell "PC_current_f[16]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 32
    Info (17048): Logic cell "PC_current_f[17]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 32
    Info (17048): Logic cell "PC_current_f[14]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 32
    Info (17048): Logic cell "PC_current_f[15]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 32
    Info (17048): Logic cell "PC_current_f[12]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 32
    Info (17048): Logic cell "PC_current_f[13]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 32
    Info (17048): Logic cell "PC_current_f[10]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 32
    Info (17048): Logic cell "PC_current_f[11]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 32
    Info (17048): Logic cell "shifted2[29]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 96
    Info (17048): Logic cell "shifted2[31]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 96
    Info (17048): Logic cell "shifted2[30]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 96
    Info (17048): Logic cell "shifted2[22]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 96
    Info (17048): Logic cell "shifted2[23]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 96
    Info (17048): Logic cell "shifted2[24]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 96
    Info (17048): Logic cell "shifted2[25]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 96
    Info (17048): Logic cell "shifted2[26]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 96
    Info (17048): Logic cell "shifted2[27]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 96
    Info (17048): Logic cell "shifted2[28]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 96
    Info (17048): Logic cell "shifted2[20]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 96
    Info (17048): Logic cell "shifted2[21]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 96
    Info (17048): Logic cell "shifted2[18]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 96
    Info (17048): Logic cell "shifted2[19]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 96
    Info (17048): Logic cell "shifted2[16]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 96
    Info (17048): Logic cell "shifted2[17]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 96
    Info (17048): Logic cell "shifted2[14]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 96
    Info (17048): Logic cell "shifted2[15]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 96
    Info (17048): Logic cell "shifted2[12]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 96
    Info (17048): Logic cell "shifted2[13]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 96
    Info (17048): Logic cell "shifted2[10]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 96
    Info (17048): Logic cell "shifted2[11]" File: /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v Line: 96
Info (144001): Generated suppressed messages file /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/output_files/MIPS_pipeline.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 15090 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 3 input pins
    Info (21059): Implemented 18 output pins
    Info (21061): Implemented 15067 logic cells
    Info (21062): Implemented 2 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 100 warnings
    Info: Peak virtual memory: 1079 megabytes
    Info: Processing ended: Mon May 13 21:29:35 2019
    Info: Elapsed time: 00:00:37
    Info: Total CPU time (on all processors): 00:01:00


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/output_files/MIPS_pipeline.map.smsg.


