 -a -ls -r  -mg mega_x86.dag mega.elb mega.dbg mega.itf -w VerilogLibrary1 -b VerilogLibrary1 "F:\School\CMPE140 Lab 1\DP.V" -O2 -o "F:\School\CMPE140 Lab 1\ProjectOutputs\CMPE140 Lab 1_BUILT_IN_ALDEC\VerilogLibrary1" -p "F:\School\CMPE140 Lab 1\ProjectOutputs\CMPE140 Lab 1_BUILT_IN_ALDEC\VerilogLibrary1"  -f "F:\School\CMPE140 Lab 1\ProjectOutputs\CMPE140 Lab 1_BUILT_IN_ALDEC\library.cfg"   -v20 -dbg -anc  -u "C:\ProgramData\Altium\Altium Designer {BE0F55EA-7740-42EE-830C-B1284174A556}\Extensions\Aldec Active-HDL Simulator\Aldec\BIN/systf" 