--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2L
-n 3 -fastpaths -xml TankBattle_CPU.twx TankBattle_CPU.ncd -o
TankBattle_CPU.twr TankBattle_CPU.pcf -ucf ok.ucf

Design file:              TankBattle_CPU.ncd
Physical constraint file: TankBattle_CPU.pcf
Device,package,speed:     xc7k160t,fbg676,C,-2L (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 121995 paths analyzed, 27038 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.569ns.
--------------------------------------------------------------------------------

Paths for end point U2/MEM/U104/_o7188_0 (SLICE_X0Y124.CE), 10 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.431ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U9/rst (FF)
  Destination:          U2/MEM/U104/_o7188_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.113ns (Levels of Logic = 2)
  Clock Path Skew:      -0.421ns (1.086 - 1.507)
  Source Clock:         clk_100MHz_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_100MHz_IBUF_BUFG rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U9/rst to U2/MEM/U104/_o7188_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y38.AQ      Tcko                  0.259   rst
                                                       U9/rst
    SLICE_X40Y152.B1     net (fanout=318)      4.602   rst
    SLICE_X40Y152.B      Tilo                  0.043   U2/MEM/U104/_o6692<2>
                                                       U2/MEM/U104/_n035611
    SLICE_X4Y114.D1      net (fanout=256)      2.194   U2/MEM/U104/_n03561
    SLICE_X4Y114.D       Tilo                  0.043   U2/MEM/U104/_o7180<7>
                                                       U2/MEM/U104/_n04201
    SLICE_X0Y124.CE      net (fanout=8)        0.771   U2/MEM/U104/_n0420
    SLICE_X0Y124.CLK     Tceck                 0.201   U2/MEM/U104/_o7188<3>
                                                       U2/MEM/U104/_o7188_0
    -------------------------------------------------  ---------------------------
    Total                                      8.113ns (0.546ns logic, 7.567ns route)
                                                       (6.7% logic, 93.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.783ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U2/U103/BWD (FF)
  Destination:          U2/MEM/U104/_o7188_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.246ns (Levels of Logic = 3)
  Clock Path Skew:      0.064ns (0.647 - 0.583)
  Source Clock:         clk_100MHz_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_100MHz_IBUF_BUFG rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U2/U103/BWD to U2/MEM/U104/_o7188_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y129.CQ     Tcko                  0.223   U2/wd
                                                       U2/U103/BWD
    SLICE_X44Y133.B1     net (fanout=4)        0.732   U2/wd
    SLICE_X44Y133.B      Tilo                  0.043   U2/MEM/U104/full
                                                       U2/MEM/U104/we_full_AND_2_o1
    SLICE_X40Y152.B2     net (fanout=20)       0.996   U2/MEM/U104/we_full_AND_2_o
    SLICE_X40Y152.B      Tilo                  0.043   U2/MEM/U104/_o6692<2>
                                                       U2/MEM/U104/_n035611
    SLICE_X4Y114.D1      net (fanout=256)      2.194   U2/MEM/U104/_n03561
    SLICE_X4Y114.D       Tilo                  0.043   U2/MEM/U104/_o7180<7>
                                                       U2/MEM/U104/_n04201
    SLICE_X0Y124.CE      net (fanout=8)        0.771   U2/MEM/U104/_n0420
    SLICE_X0Y124.CLK     Tceck                 0.201   U2/MEM/U104/_o7188<3>
                                                       U2/MEM/U104/_o7188_0
    -------------------------------------------------  ---------------------------
    Total                                      5.246ns (0.553ns logic, 4.693ns route)
                                                       (10.5% logic, 89.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.099ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U2/MEM/U104/full (FF)
  Destination:          U2/MEM/U104/_o7188_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.920ns (Levels of Logic = 3)
  Clock Path Skew:      0.054ns (0.647 - 0.593)
  Source Clock:         clk_100MHz_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_100MHz_IBUF_BUFG rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U2/MEM/U104/full to U2/MEM/U104/_o7188_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y133.BQ     Tcko                  0.259   U2/MEM/U104/full
                                                       U2/MEM/U104/full
    SLICE_X44Y133.B2     net (fanout=3)        0.370   U2/MEM/U104/full
    SLICE_X44Y133.B      Tilo                  0.043   U2/MEM/U104/full
                                                       U2/MEM/U104/we_full_AND_2_o1
    SLICE_X40Y152.B2     net (fanout=20)       0.996   U2/MEM/U104/we_full_AND_2_o
    SLICE_X40Y152.B      Tilo                  0.043   U2/MEM/U104/_o6692<2>
                                                       U2/MEM/U104/_n035611
    SLICE_X4Y114.D1      net (fanout=256)      2.194   U2/MEM/U104/_n03561
    SLICE_X4Y114.D       Tilo                  0.043   U2/MEM/U104/_o7180<7>
                                                       U2/MEM/U104/_n04201
    SLICE_X0Y124.CE      net (fanout=8)        0.771   U2/MEM/U104/_n0420
    SLICE_X0Y124.CLK     Tceck                 0.201   U2/MEM/U104/_o7188<3>
                                                       U2/MEM/U104/_o7188_0
    -------------------------------------------------  ---------------------------
    Total                                      4.920ns (0.589ns logic, 4.331ns route)
                                                       (12.0% logic, 88.0% route)

--------------------------------------------------------------------------------

Paths for end point U2/MEM/U104/_o7188_1 (SLICE_X0Y124.CE), 10 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.431ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U9/rst (FF)
  Destination:          U2/MEM/U104/_o7188_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.113ns (Levels of Logic = 2)
  Clock Path Skew:      -0.421ns (1.086 - 1.507)
  Source Clock:         clk_100MHz_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_100MHz_IBUF_BUFG rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U9/rst to U2/MEM/U104/_o7188_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y38.AQ      Tcko                  0.259   rst
                                                       U9/rst
    SLICE_X40Y152.B1     net (fanout=318)      4.602   rst
    SLICE_X40Y152.B      Tilo                  0.043   U2/MEM/U104/_o6692<2>
                                                       U2/MEM/U104/_n035611
    SLICE_X4Y114.D1      net (fanout=256)      2.194   U2/MEM/U104/_n03561
    SLICE_X4Y114.D       Tilo                  0.043   U2/MEM/U104/_o7180<7>
                                                       U2/MEM/U104/_n04201
    SLICE_X0Y124.CE      net (fanout=8)        0.771   U2/MEM/U104/_n0420
    SLICE_X0Y124.CLK     Tceck                 0.201   U2/MEM/U104/_o7188<3>
                                                       U2/MEM/U104/_o7188_1
    -------------------------------------------------  ---------------------------
    Total                                      8.113ns (0.546ns logic, 7.567ns route)
                                                       (6.7% logic, 93.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.783ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U2/U103/BWD (FF)
  Destination:          U2/MEM/U104/_o7188_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.246ns (Levels of Logic = 3)
  Clock Path Skew:      0.064ns (0.647 - 0.583)
  Source Clock:         clk_100MHz_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_100MHz_IBUF_BUFG rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U2/U103/BWD to U2/MEM/U104/_o7188_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y129.CQ     Tcko                  0.223   U2/wd
                                                       U2/U103/BWD
    SLICE_X44Y133.B1     net (fanout=4)        0.732   U2/wd
    SLICE_X44Y133.B      Tilo                  0.043   U2/MEM/U104/full
                                                       U2/MEM/U104/we_full_AND_2_o1
    SLICE_X40Y152.B2     net (fanout=20)       0.996   U2/MEM/U104/we_full_AND_2_o
    SLICE_X40Y152.B      Tilo                  0.043   U2/MEM/U104/_o6692<2>
                                                       U2/MEM/U104/_n035611
    SLICE_X4Y114.D1      net (fanout=256)      2.194   U2/MEM/U104/_n03561
    SLICE_X4Y114.D       Tilo                  0.043   U2/MEM/U104/_o7180<7>
                                                       U2/MEM/U104/_n04201
    SLICE_X0Y124.CE      net (fanout=8)        0.771   U2/MEM/U104/_n0420
    SLICE_X0Y124.CLK     Tceck                 0.201   U2/MEM/U104/_o7188<3>
                                                       U2/MEM/U104/_o7188_1
    -------------------------------------------------  ---------------------------
    Total                                      5.246ns (0.553ns logic, 4.693ns route)
                                                       (10.5% logic, 89.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.099ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U2/MEM/U104/full (FF)
  Destination:          U2/MEM/U104/_o7188_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.920ns (Levels of Logic = 3)
  Clock Path Skew:      0.054ns (0.647 - 0.593)
  Source Clock:         clk_100MHz_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_100MHz_IBUF_BUFG rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U2/MEM/U104/full to U2/MEM/U104/_o7188_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y133.BQ     Tcko                  0.259   U2/MEM/U104/full
                                                       U2/MEM/U104/full
    SLICE_X44Y133.B2     net (fanout=3)        0.370   U2/MEM/U104/full
    SLICE_X44Y133.B      Tilo                  0.043   U2/MEM/U104/full
                                                       U2/MEM/U104/we_full_AND_2_o1
    SLICE_X40Y152.B2     net (fanout=20)       0.996   U2/MEM/U104/we_full_AND_2_o
    SLICE_X40Y152.B      Tilo                  0.043   U2/MEM/U104/_o6692<2>
                                                       U2/MEM/U104/_n035611
    SLICE_X4Y114.D1      net (fanout=256)      2.194   U2/MEM/U104/_n03561
    SLICE_X4Y114.D       Tilo                  0.043   U2/MEM/U104/_o7180<7>
                                                       U2/MEM/U104/_n04201
    SLICE_X0Y124.CE      net (fanout=8)        0.771   U2/MEM/U104/_n0420
    SLICE_X0Y124.CLK     Tceck                 0.201   U2/MEM/U104/_o7188<3>
                                                       U2/MEM/U104/_o7188_1
    -------------------------------------------------  ---------------------------
    Total                                      4.920ns (0.589ns logic, 4.331ns route)
                                                       (12.0% logic, 88.0% route)

--------------------------------------------------------------------------------

Paths for end point U2/MEM/U104/_o7188_2 (SLICE_X0Y124.CE), 10 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.431ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U9/rst (FF)
  Destination:          U2/MEM/U104/_o7188_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.113ns (Levels of Logic = 2)
  Clock Path Skew:      -0.421ns (1.086 - 1.507)
  Source Clock:         clk_100MHz_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_100MHz_IBUF_BUFG rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U9/rst to U2/MEM/U104/_o7188_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y38.AQ      Tcko                  0.259   rst
                                                       U9/rst
    SLICE_X40Y152.B1     net (fanout=318)      4.602   rst
    SLICE_X40Y152.B      Tilo                  0.043   U2/MEM/U104/_o6692<2>
                                                       U2/MEM/U104/_n035611
    SLICE_X4Y114.D1      net (fanout=256)      2.194   U2/MEM/U104/_n03561
    SLICE_X4Y114.D       Tilo                  0.043   U2/MEM/U104/_o7180<7>
                                                       U2/MEM/U104/_n04201
    SLICE_X0Y124.CE      net (fanout=8)        0.771   U2/MEM/U104/_n0420
    SLICE_X0Y124.CLK     Tceck                 0.201   U2/MEM/U104/_o7188<3>
                                                       U2/MEM/U104/_o7188_2
    -------------------------------------------------  ---------------------------
    Total                                      8.113ns (0.546ns logic, 7.567ns route)
                                                       (6.7% logic, 93.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.783ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U2/U103/BWD (FF)
  Destination:          U2/MEM/U104/_o7188_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.246ns (Levels of Logic = 3)
  Clock Path Skew:      0.064ns (0.647 - 0.583)
  Source Clock:         clk_100MHz_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_100MHz_IBUF_BUFG rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U2/U103/BWD to U2/MEM/U104/_o7188_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y129.CQ     Tcko                  0.223   U2/wd
                                                       U2/U103/BWD
    SLICE_X44Y133.B1     net (fanout=4)        0.732   U2/wd
    SLICE_X44Y133.B      Tilo                  0.043   U2/MEM/U104/full
                                                       U2/MEM/U104/we_full_AND_2_o1
    SLICE_X40Y152.B2     net (fanout=20)       0.996   U2/MEM/U104/we_full_AND_2_o
    SLICE_X40Y152.B      Tilo                  0.043   U2/MEM/U104/_o6692<2>
                                                       U2/MEM/U104/_n035611
    SLICE_X4Y114.D1      net (fanout=256)      2.194   U2/MEM/U104/_n03561
    SLICE_X4Y114.D       Tilo                  0.043   U2/MEM/U104/_o7180<7>
                                                       U2/MEM/U104/_n04201
    SLICE_X0Y124.CE      net (fanout=8)        0.771   U2/MEM/U104/_n0420
    SLICE_X0Y124.CLK     Tceck                 0.201   U2/MEM/U104/_o7188<3>
                                                       U2/MEM/U104/_o7188_2
    -------------------------------------------------  ---------------------------
    Total                                      5.246ns (0.553ns logic, 4.693ns route)
                                                       (10.5% logic, 89.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.099ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U2/MEM/U104/full (FF)
  Destination:          U2/MEM/U104/_o7188_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.920ns (Levels of Logic = 3)
  Clock Path Skew:      0.054ns (0.647 - 0.593)
  Source Clock:         clk_100MHz_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_100MHz_IBUF_BUFG rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U2/MEM/U104/full to U2/MEM/U104/_o7188_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y133.BQ     Tcko                  0.259   U2/MEM/U104/full
                                                       U2/MEM/U104/full
    SLICE_X44Y133.B2     net (fanout=3)        0.370   U2/MEM/U104/full
    SLICE_X44Y133.B      Tilo                  0.043   U2/MEM/U104/full
                                                       U2/MEM/U104/we_full_AND_2_o1
    SLICE_X40Y152.B2     net (fanout=20)       0.996   U2/MEM/U104/we_full_AND_2_o
    SLICE_X40Y152.B      Tilo                  0.043   U2/MEM/U104/_o6692<2>
                                                       U2/MEM/U104/_n035611
    SLICE_X4Y114.D1      net (fanout=256)      2.194   U2/MEM/U104/_n03561
    SLICE_X4Y114.D       Tilo                  0.043   U2/MEM/U104/_o7180<7>
                                                       U2/MEM/U104/_n04201
    SLICE_X0Y124.CE      net (fanout=8)        0.771   U2/MEM/U104/_n0420
    SLICE_X0Y124.CLK     Tceck                 0.201   U2/MEM/U104/_o7188<3>
                                                       U2/MEM/U104/_o7188_2
    -------------------------------------------------  ---------------------------
    Total                                      4.920ns (0.589ns logic, 4.331ns route)
                                                       (12.0% logic, 88.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point U2/MEM/U102/Mram_data (RAMB18_X1Y54.DIADI0), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.016ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U2/MEM/U100/Rx_Data_0 (FF)
  Destination:          U2/MEM/U102/Mram_data (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.079ns (Levels of Logic = 0)
  Clock Path Skew:      0.063ns (0.386 - 0.323)
  Source Clock:         clk_100MHz_IBUF_BUFG rising at 10.000ns
  Destination Clock:    clk_100MHz_IBUF_BUFG rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U2/MEM/U100/Rx_Data_0 to U2/MEM/U102/Mram_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y136.AQ     Tcko                  0.118   U2/MEM/U100/Rx_Data<3>
                                                       U2/MEM/U100/Rx_Data_0
    RAMB18_X1Y54.DIADI0  net (fanout=1)        0.116   U2/MEM/U100/Rx_Data<0>
    RAMB18_X1Y54.RDCLK   Trckd_DIA   (-Th)     0.155   U2/MEM/U102/Mram_data
                                                       U2/MEM/U102/Mram_data
    -------------------------------------------------  ---------------------------
    Total                                      0.079ns (-0.037ns logic, 0.116ns route)
                                                       (-46.8% logic, 146.8% route)

--------------------------------------------------------------------------------

Paths for end point U2/U105/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAMB36_X2Y21.DIADI4), 4 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.024ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U2/U103/MWord_13 (FF)
  Destination:          U2/U105/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.518ns (Levels of Logic = 1)
  Clock Path Skew:      0.459ns (2.104 - 1.645)
  Source Clock:         clk_100MHz_IBUF_BUFG rising at 10.000ns
  Destination Clock:    U2/mclk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U2/U103/MWord_13 to U2/U105/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X47Y113.BMUX      Tshcko                0.127   U2/U103/MWord<15>
                                                          U2/U103/MWord_13
    SLICE_X55Y107.D1        net (fanout=1)        0.470   U2/U103/MWord<13>
    SLICE_X55Y107.D         Tilo                  0.028   U2/MEM/U104/_o8660<5>
                                                          U2/U103/Mmux_MMDo51
    RAMB36_X2Y21.DIADI4     net (fanout=129)      0.189   U2/MBDi<13>
    RAMB36_X2Y21.CLKARDCLKL Trckd_DIA   (-Th)     0.296   U2/U105/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                          U2/U105/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    ----------------------------------------------------  ---------------------------
    Total                                         0.518ns (-0.141ns logic, 0.659ns route)
                                                          (-27.2% logic, 127.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.725ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U9/SW_OK_13 (FF)
  Destination:          U2/U105/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      1.139ns (Levels of Logic = 1)
  Clock Path Skew:      0.379ns (2.104 - 1.725)
  Source Clock:         clk_100MHz_IBUF_BUFG rising at 10.000ns
  Destination Clock:    U2/mclk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U9/SW_OK_13 to U2/U105/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X84Y64.BQ         Tcko                  0.100   SW_OK<15>
                                                          U9/SW_OK_13
    SLICE_X55Y107.D6        net (fanout=79)       1.118   SW_OK<13>
    SLICE_X55Y107.D         Tilo                  0.028   U2/MEM/U104/_o8660<5>
                                                          U2/U103/Mmux_MMDo51
    RAMB36_X2Y21.DIADI4     net (fanout=129)      0.189   U2/MBDi<13>
    RAMB36_X2Y21.CLKARDCLKL Trckd_DIA   (-Th)     0.296   U2/U105/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                          U2/U105/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    ----------------------------------------------------  ---------------------------
    Total                                         1.139ns (-0.168ns logic, 1.307ns route)
                                                          (-14.7% logic, 114.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.871ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U2/U105/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U2/U105/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.871ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         U2/mclk rising at 10.000ns
  Destination Clock:    U2/mclk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U2/U105/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U2/U105/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    RAMB36_X2Y21.DOADO4     Trcko_DOA             0.585   U2/U105/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                          U2/U105/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X55Y107.D2        net (fanout=2)        0.365   ram_data_out<13>
    SLICE_X55Y107.D         Tilo                  0.028   U2/MEM/U104/_o8660<5>
                                                          U2/U103/Mmux_MMDo51
    RAMB36_X2Y21.DIADI4     net (fanout=129)      0.189   U2/MBDi<13>
    RAMB36_X2Y21.CLKARDCLKL Trckd_DIA   (-Th)     0.296   U2/U105/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                          U2/U105/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    ----------------------------------------------------  ---------------------------
    Total                                         0.871ns (0.317ns logic, 0.554ns route)
                                                          (36.4% logic, 63.6% route)

--------------------------------------------------------------------------------

Paths for end point U2/MEM/U102/Mram_data (RAMB18_X1Y54.DIADI1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.045ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U2/MEM/U100/Rx_Data_1 (FF)
  Destination:          U2/MEM/U102/Mram_data (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.108ns (Levels of Logic = 0)
  Clock Path Skew:      0.063ns (0.386 - 0.323)
  Source Clock:         clk_100MHz_IBUF_BUFG rising at 10.000ns
  Destination Clock:    clk_100MHz_IBUF_BUFG rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U2/MEM/U100/Rx_Data_1 to U2/MEM/U102/Mram_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y136.BQ     Tcko                  0.118   U2/MEM/U100/Rx_Data<3>
                                                       U2/MEM/U100/Rx_Data_1
    RAMB18_X1Y54.DIADI1  net (fanout=1)        0.145   U2/MEM/U100/Rx_Data<1>
    RAMB18_X1Y54.RDCLK   Trckd_DIA   (-Th)     0.155   U2/MEM/U102/Mram_data
                                                       U2/MEM/U102/Mram_data
    -------------------------------------------------  ---------------------------
    Total                                      0.108ns (-0.037ns logic, 0.145ns route)
                                                       (-34.3% logic, 134.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.905ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.095ns (477.327MHz) (Trper_CLKA)
  Physical resource: U2/MEM/U102/Mram_data/CLKARDCLK
  Logical resource: U2/MEM/U102/Mram_data/CLKARDCLK
  Location pin: RAMB18_X1Y54.RDCLK
  Clock network: clk_100MHz_IBUF_BUFG
--------------------------------------------------------------------------------
Slack: 7.975ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.025ns (493.827MHz) (Trper_CLKA)
  Physical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLKL
  Logical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLKL
  Location pin: RAMB36_X1Y23.CLKARDCLKL
  Clock network: clk_100MHz_IBUF_BUFG
--------------------------------------------------------------------------------
Slack: 7.975ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.025ns (493.827MHz) (Trper_CLK_WF_NC(FMAX_CAS_WF_NC))
  Physical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLKU
  Logical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLKU
  Location pin: RAMB36_X1Y23.CLKARDCLKU
  Clock network: clk_100MHz_IBUF_BUFG
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk_100MHz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_100MHz     |    8.569|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 121995 paths, 0 nets, and 34332 connections

Design statistics:
   Minimum period:   8.569ns{1}   (Maximum frequency: 116.700MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Jun 17 18:44:49 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 5233 MB



