{
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 6.8.11  2018-08-07 bk=1.4403 VDI=40 GEI=35 GUI=JA:9.0 non-TLS-threadsafe
#  -string -flagsOSRD
preplace port SPI_FLASH -pg 1 -y -250 -defaultsOSRD
preplace port LCD_rs -pg 1 -y -660 -defaultsOSRD
preplace port VGA -pg 1 -y 350 -defaultsOSRD
preplace port MII -pg 1 -y 920 -defaultsOSRD
preplace port UART -pg 1 -y 770 -defaultsOSRD
preplace port LCD_nrst -pg 1 -y -700 -defaultsOSRD
preplace port MDIO -pg 1 -y 940 -defaultsOSRD
preplace port DDR3 -pg 1 -y 530 -defaultsOSRD
preplace port LCD_data -pg 1 -y -720 -defaultsOSRD
preplace port LCD_csel -pg 1 -y -680 -defaultsOSRD
preplace port CFG_FLASH -pg 1 -y -460 -defaultsOSRD
preplace port clk -pg 1 -y -80 -defaultsOSRD
preplace port LCD_wr -pg 1 -y -640 -defaultsOSRD
preplace port LCD_rd -pg 1 -y -620 -defaultsOSRD
preplace port rst_n -pg 1 -y -100 -defaultsOSRD
preplace portBus num_a_g -pg 1 -y 1180 -defaultsOSRD
preplace portBus num_csn -pg 1 -y 1160 -defaultsOSRD
preplace portBus led_rg0 -pg 1 -y 1120 -defaultsOSRD
preplace portBus LCD_lighton -pg 1 -y -920 -defaultsOSRD
preplace portBus btn_key_col -pg 1 -y 1200 -defaultsOSRD
preplace portBus led_rg1 -pg 1 -y 1140 -defaultsOSRD
preplace portBus led -pg 1 -y 1100 -defaultsOSRD
preplace portBus switch -pg 1 -y 1180 -defaultsOSRD
preplace portBus btn_key_row -pg 1 -y 1200 -defaultsOSRD
preplace portBus btn_step -pg 1 -y 1220 -defaultsOSRD
preplace inst plic -pg 1 -lvl 9 -y 130 -defaultsOSRD
preplace inst spi_flash_controller -pg 1 -lvl 9 -y -240 -defaultsOSRD
preplace inst apb_bridge -pg 1 -lvl 8 -y -690 -defaultsOSRD
preplace inst sys_reset -pg 1 -lvl 3 -y -110 -defaultsOSRD
preplace inst ethernet_controller -pg 1 -lvl 9 -y 940 -defaultsOSRD
preplace inst cfg_flash_controller -pg 1 -lvl 9 -y -440 -defaultsOSRD
preplace inst mem_bus -pg 1 -lvl 8 -y 530 -defaultsOSRD
preplace inst gpio_controller -pg 1 -lvl 9 -y 1160 -defaultsOSRD
preplace inst peri_bus -pg 1 -lvl 7 -y -70 -defaultsOSRD
preplace inst reset_neg -pg 1 -lvl 4 -y -270 -defaultsOSRD
preplace inst const_low -pg 1 -lvl 8 -y 810 -defaultsOSRD
preplace inst cpu_ila -pg 1 -lvl 6 -y 330 -defaultsOSRD
preplace inst ddr_rst_sync -pg 1 -lvl 7 -y 580 -defaultsOSRD
preplace inst ocm -pg 1 -lvl 8 -y -840 -defaultsOSRD
preplace inst clk_gen -pg 1 -lvl 1 -y -90 -defaultsOSRD
preplace inst ocm_controller -pg 1 -lvl 7 -y -840 -defaultsOSRD
preplace inst vio_reset -pg 1 -lvl 2 -y -90 -defaultsOSRD
preplace inst clint -pg 1 -lvl 9 -y -60 -defaultsOSRD
preplace inst vga_controller -pg 1 -lvl 9 -y 360 -defaultsOSRD
preplace inst const_high -pg 1 -lvl 2 -y -270 -defaultsOSRD
preplace inst sys_bus -pg 1 -lvl 6 -y -30 -defaultsOSRD
preplace inst uart_controller -pg 1 -lvl 9 -y 780 -defaultsOSRD
preplace inst ddr_controller -pg 1 -lvl 9 -y 570 -defaultsOSRD
preplace inst peripheral_ila -pg 1 -lvl 7 -y 340 -defaultsOSRD
preplace inst fuxi -pg 1 -lvl 5 -y -130 -defaultsOSRD
preplace inst lcd_controller -pg 1 -lvl 9 -y -670 -defaultsOSRD
preplace inst irq_concat -pg 1 -lvl 8 -y 140 -defaultsOSRD
preplace netloc peri_bus_M03_AXI 1 7 2 NJ -90 N
preplace netloc ddr_controller_init_calib_complete 1 2 8 490 450 NJ 450 NJ 450 NJ 450 NJ 450 2320J 290 2920J 250 3340
preplace netloc clk_in1_0_1 1 0 1 N
preplace netloc peri_bus_M01_AXI 1 7 2 2300 -480 NJ
preplace netloc gpio_controller_led_rg0 1 9 1 NJ
preplace netloc peri_bus_M04_AXI 1 7 2 NJ -70 2880
preplace netloc gpio_controller_led_rg1 1 9 1 NJ
preplace netloc clk_gen_locked 1 1 8 220 -180 460J 190 N 190 N 190 1490 430 1920 420 2330 370 2820
preplace netloc nt35510_controller_0_LCD_rd 1 9 1 NJ
preplace netloc gpio_controller_btn_key_col 1 9 1 NJ
preplace netloc clint_intr_soft 1 4 6 1190 440 NJ 440 NJ 440 2290J 30 NJ 30 3330
preplace netloc spi_flash_controller_ip2intc_irpt 1 7 3 2380 -560 NJ -560 3340
preplace netloc fuxi_uncached 1 5 1 N
preplace netloc xlconcat_0_dout 1 8 1 2840
preplace netloc ethernet_controller_ip2intc_irpt 1 7 3 2400 240 NJ 240 3350
preplace netloc sys_bus_M01_AXI 1 6 1 1920
preplace netloc vga_controller_VGA_INTF 1 9 1 N
preplace netloc fuxi_debug_wdata 1 5 1 1510
preplace netloc nt35510_controller_0_LCD_nrst 1 9 1 NJ
preplace netloc clint_intr_timer 1 4 6 1180 200 NJ 200 1990J 230 NJ 230 NJ 230 3340
preplace netloc ddr_controller_ui_clk 1 6 4 1990 510 2360J 380 2800J 470 3330
preplace netloc clk_gen_clk_spi 1 1 8 200 -360 NJ -360 NJ -360 NJ -360 NJ -360 NJ -360 NJ -360 2910J
preplace netloc sys_reset_interconnect_aresetn 1 3 5 NJ -90 1170J -10 1560 -250 1970 -350 2340
preplace netloc spi_flash_controller_SPI_0 1 9 1 N
preplace netloc clk_gen_clk_cpu 1 1 5 210 -160 470J -10 NJ -10 1160J 0 1590
preplace netloc clk_gen_clk_peripheral 1 1 8 230 -170 480 20 N 20 N 20 1610 190 1980 -690 2310 -610 2890
preplace netloc clk_gen_clk_vga 1 1 8 210 180 NJ 180 NJ 180 NJ 180 1520J 210 NJ 210 2330J 280 2880J
preplace netloc const_high_dout 1 2 8 490 -920 N -920 N -920 N -920 N -920 N -920 N -920 N
preplace netloc sys_reset_peripheral_aresetn 1 3 6 NJ -70 1150J 10 1580 470 1960 460 2350 360 2860
preplace netloc ethernet_controller_MII 1 9 1 NJ
preplace netloc fuxi_inst 1 5 1 N
preplace netloc ocm_controller_BRAM_PORTA 1 7 1 N
preplace netloc const_zero_dout 1 8 1 N
preplace netloc nt35510_controller_0_LCD_data 1 9 1 NJ
preplace netloc peri_bus_M05_AXI 1 7 2 NJ -50 2870
preplace netloc nt35510_controller_0_LCD_rs 1 9 1 NJ
preplace netloc peri_bus_M08_AXI 1 7 2 NJ 10 2830
preplace netloc ddr_rst_sync_rst_o 1 7 2 2290 680 2920
preplace netloc fuxi_debug_waddr 1 5 1 1550
preplace netloc cfg_flash_controller_ip2intc_irpt 1 7 3 2400 -100 2880J -150 3330
preplace netloc ethernet_controller_MDIO 1 9 1 NJ
preplace netloc gpio_controller_num_csn 1 9 1 NJ
preplace netloc clk_gen_clk_timer 1 1 8 200 170 NJ 170 NJ 170 NJ 170 1530J 220 1950J 250 NJ 250 2910J
preplace netloc peri_bus_M02_AXI 1 7 2 NJ -110 2830
preplace netloc ddr_controller_DDR3 1 9 1 N
preplace netloc gpio_controller_num_a_g 1 9 1 NJ
preplace netloc peri_bus_M06_AXI 1 7 2 NJ -30 2810
preplace netloc nt35510_controller_0_LCD_csel 1 9 1 NJ
preplace netloc nt35510_controller_0_LCD_wr 1 9 1 NJ
preplace netloc fuxi_debug_wen 1 5 1 1570
preplace netloc fuxi_debug_pc 1 5 1 1500
preplace netloc reset_neg_Res 1 4 2 N -270 1600
preplace netloc vio_reset_probe_out0 1 2 1 N
preplace netloc plic_irq 1 4 6 1200 460 NJ 460 1910J 260 NJ 260 2900J 220 3330
preplace netloc clk_gen_clk_ddr 1 1 8 240 -150 450J 30 NJ 30 NJ 30 1540J 230 1940J 240 2320J 270 2840J
preplace netloc gpio_controller_led 1 9 1 NJ
preplace netloc vga_controller_M_AXI_MM 1 7 3 2370 -780 NJ -780 3370
preplace netloc cfg_flash_controller_SPI_0 1 9 1 N
preplace netloc fuxi_data 1 5 1 N
preplace netloc sys_reset_mb_reset 1 3 2 850 -150 N
preplace netloc peri_bus_M07_AXI 1 7 2 NJ -10 2850
preplace netloc btn_step_0_1 1 0 9 NJ 1220 NJ 1220 NJ 1220 NJ 1220 NJ 1220 NJ 1220 NJ 1220 NJ 1220 NJ
preplace netloc resetn_0_1 1 0 1 N
preplace netloc peri_bus_M00_AXI 1 7 1 2290
preplace netloc mem_bus_M00_AXI 1 8 1 N
preplace netloc uart_controller_UART 1 9 1 N
preplace netloc uart_controller_ip2intc_irpt 1 7 3 2390 40 NJ 40 3360
preplace netloc btn_key_row_0_1 1 0 9 NJ 1200 NJ 1200 NJ 1200 NJ 1200 NJ 1200 NJ 1200 NJ 1200 NJ 1200 NJ
preplace netloc switch_0_1 1 0 9 NJ 1180 NJ 1180 NJ 1180 NJ 1180 NJ 1180 NJ 1180 NJ 1180 NJ 1180 NJ
preplace netloc apb_bridge_APB_M 1 8 1 N
preplace netloc axi_interconnect_0_M00_AXI 1 6 1 1930
preplace netloc S00_AXI_1 1 6 2 1930 430 2300
levelinfo -pg 1 -40 90 350 680 1000 1350 1760 2140 2650 3150 3460 -top -970 -bot 2110
"
}
0
