<dec f='llvm/build/lib/Target/ARM/ARMGenRegisterInfo.inc' l='3830' type='const llvm::TargetRegisterClass'/>
<use f='llvm/llvm/lib/Target/ARM/A15SDOptimizer.cpp' l='479' u='a' c='_ZN12_GLOBAL__N_114A15SDOptimizer18createInsertSubregERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERKNS1_8DebugLocEjjj'/>
<use f='llvm/llvm/lib/Target/ARM/ARMExpandPseudoInsts.cpp' l='1252' u='m' c='_ZN12_GLOBAL__N_115ARMExpandPseudo21CMSESaveClearFPRegsV8ERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERNS1_8D16673597'/>
<use f='llvm/llvm/lib/Target/ARM/ARMExpandPseudoInsts.cpp' l='1298' u='m' c='_ZN12_GLOBAL__N_115ARMExpandPseudo21CMSESaveClearFPRegsV8ERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERNS1_8D16673597'/>
<use f='llvm/llvm/lib/Target/ARM/ARMExpandPseudoInsts.cpp' l='1310' u='m' c='_ZN12_GLOBAL__N_115ARMExpandPseudo21CMSESaveClearFPRegsV8ERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERNS1_8D16673597'/>
<use f='llvm/llvm/lib/Target/ARM/ARMExpandPseudoInsts.cpp' l='1432' u='m' c='_ZN12_GLOBAL__N_115ARMExpandPseudo19CMSERestoreFPRegsV8ERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERNS1_8Deb11865359'/>
<use f='llvm/llvm/lib/Target/ARM/ARMExpandPseudoInsts.cpp' l='1465' u='m' c='_ZN12_GLOBAL__N_115ARMExpandPseudo19CMSERestoreFPRegsV8ERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERNS1_8Deb11865359'/>
<use f='llvm/llvm/lib/Target/ARM/ARMExpandPseudoInsts.cpp' l='1486' u='m' c='_ZN12_GLOBAL__N_115ARMExpandPseudo19CMSERestoreFPRegsV8ERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERNS1_8Deb11865359'/>
<use f='llvm/llvm/lib/Target/ARM/ARMISelLowering.cpp' l='17821' u='a' c='_ZNK4llvm17ARMTargetLowering28getRegForInlineAsmConstraintEPKNS_18TargetRegisterInfoENS_9StringRefENS_3MVTE'/>
