// Seed: 1837101142
module module_0 (
    input tri0 id_0,
    input tri0 id_1,
    output supply1 id_2,
    input supply1 id_3,
    input tri0 id_4,
    output tri id_5,
    input supply0 id_6,
    input supply1 id_7
    , id_10,
    output wand id_8
);
  assign id_2 = !1;
  always @((id_4)) begin
    $display(id_4, 1);
  end
endmodule
module module_1 (
    output wire id_0,
    input supply0 id_1,
    output tri0 id_2,
    input uwire id_3,
    input supply1 id_4,
    input tri id_5,
    input supply0 id_6,
    input tri0 id_7,
    input wand id_8,
    input tri1 id_9,
    input uwire id_10,
    output wire id_11,
    input wor id_12,
    output uwire id_13,
    input supply1 id_14,
    input wand id_15,
    output wor id_16
);
  logic [7:0] id_18, id_19, id_20;
  id_21(
      .id_0(id_6#(
          .id_1(1 - id_20[1]),
          .id_2(1)
      )),
      .id_3(1),
      .id_4(id_19),
      .id_5(id_3),
      .id_6(1'b0),
      .id_7(1),
      .id_8(id_4),
      .id_9(1),
      .id_10(1),
      .id_11(id_0),
      .id_12(id_8),
      .id_13(1),
      .id_14(1),
      .id_15(1),
      .id_16(1),
      .id_17(1),
      .id_18(1),
      .id_19(1),
      .id_20(1),
      .id_21(id_4),
      .id_22((1)),
      .id_23(id_12),
      .id_24(id_1 == 1),
      .id_25(1'h0)
  );
  wire id_22;
  wire id_23;
  module_0(
      id_5, id_10, id_2, id_10, id_3, id_0, id_14, id_7, id_2
  );
endmodule
