#! /opt/oss-cad-suite/bin/vvp
:ivl_version "13.0 (devel)" "(s20251012-41-g4f31fec5c)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/oss-cad-suite/lib/ivl/system.vpi";
:vpi_module "/opt/oss-cad-suite/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/oss-cad-suite/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/oss-cad-suite/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/oss-cad-suite/lib/ivl/va_math.vpi";
S_0x4000096ad0 .scope module, "tb_v4_final" "tb_v4_final" 2 3;
 .timescale -9 -12;
v0x40000b2d30_0 .var "clk", 0 0;
v0x40000b2dd0_0 .var "rst", 0 0;
v0x40000b2e90_0 .net "score", 31 0, v0x40000b2990_0;  1 drivers
S_0x4000096c60 .scope module, "dut" "top" 2 9, 3 12 0, S_0x4000096ad0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "score";
v0x400007ca20_0 .net *"_ivl_1", 15 0, L_0x40000b2f90;  1 drivers
v0x400007d070_0 .net *"_ivl_10", 15 0, L_0x40000c3460;  1 drivers
v0x400007e150_0 .net *"_ivl_13", 15 0, L_0x40000c35a0;  1 drivers
v0x40000b1d40_0 .net *"_ivl_2", 15 0, L_0x40000b3090;  1 drivers
v0x40000b1e20_0 .net *"_ivl_5", 0 0, L_0x40000b31b0;  1 drivers
v0x40000b1f50_0 .net *"_ivl_6", 15 0, L_0x40000b32b0;  1 drivers
L_0x40025f4018 .functor BUFT 1, C4<000000000000000>, C4<0>, C4<0>, C4<0>;
v0x40000b2030_0 .net *"_ivl_9", 14 0, L_0x40025f4018;  1 drivers
v0x40000b2110_0 .var "acc_low", 16 0;
v0x40000b21f0_0 .var "accumulator", 31 0;
v0x40000b22d0_0 .net "clk", 0 0, v0x40000b2d30_0;  1 drivers
v0x40000b2370_0 .net "next_accumulator", 31 0, L_0x40000c36d0;  1 drivers
v0x40000b2430_0 .var "read_count", 8 0;
v0x40000b2510_0 .var "read_enable", 0 0;
v0x40000b25d0_0 .var "rom_addr", 7 0;
v0x40000b2690_0 .net "rom_data", 31 0, v0x400007b300_0;  1 drivers
v0x40000b2730_0 .var "rom_data_pipe", 31 0;
v0x40000b27f0_0 .var "rom_high_pipe", 31 16;
v0x40000b28d0_0 .net "rst", 0 0, v0x40000b2dd0_0;  1 drivers
v0x40000b2990_0 .var "score", 31 0;
v0x40000b2a70_0 .var "valid_stage1", 0 0;
v0x40000b2b30_0 .var "valid_stage2", 0 0;
v0x40000b2bf0_0 .var "valid_stage3", 0 0;
L_0x40000b2f90 .part v0x40000b21f0_0, 16, 16;
L_0x40000b3090 .arith/sum 16, L_0x40000b2f90, v0x40000b27f0_0;
L_0x40000b31b0 .part v0x40000b2110_0, 16, 1;
L_0x40000b32b0 .concat [ 1 15 0 0], L_0x40000b31b0, L_0x40025f4018;
L_0x40000c3460 .arith/sum 16, L_0x40000b3090, L_0x40000b32b0;
L_0x40000c35a0 .part v0x40000b2110_0, 0, 16;
L_0x40000c36d0 .concat [ 16 16 0 0], L_0x40000c35a0, L_0x40000c3460;
S_0x400004fd40 .scope module, "rf" "rom_feeder_generic" 3 31, 4 2 0, S_0x4000096c60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "addr";
    .port_info 2 /OUTPUT 32 "data";
P_0x400007d9d0 .param/str "FILENAME" 0 4 3, "data/results.hex";
P_0x400007da10 .param/l "WIDTH" 0 4 4, +C4<00000000000000000000000000100000>;
v0x400007eec0_0 .net "addr", 7 0, v0x40000b25d0_0;  1 drivers
v0x400007f120_0 .net "clk", 0 0, v0x40000b2d30_0;  alias, 1 drivers
v0x400007b300_0 .var "data", 31 0;
v0x400007c1d0 .array "memory", 255 0, 31 0;
E_0x4000095050 .event posedge, v0x400007f120_0;
    .scope S_0x400004fd40;
T_0 ;
    %vpi_call 4 14 "$readmemh", P_0x400007d9d0, v0x400007c1d0 {0 0 0};
    %end;
    .thread T_0;
    .scope S_0x400004fd40;
T_1 ;
    %wait E_0x4000095050;
    %load/vec4 v0x400007eec0_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x400007c1d0, 4;
    %assign/vec4 v0x400007b300_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_0x4000096c60;
T_2 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x40000b25d0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x40000b2510_0, 0, 1;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x40000b2430_0, 0, 9;
    %end;
    .thread T_2;
    .scope S_0x4000096c60;
T_3 ;
    %wait E_0x4000095050;
    %load/vec4 v0x40000b28d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x40000b2730_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x40000b2a70_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x40000b2690_0;
    %assign/vec4 v0x40000b2730_0, 0;
    %load/vec4 v0x40000b2510_0;
    %assign/vec4 v0x40000b2a70_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x4000096c60;
T_4 ;
    %wait E_0x4000095050;
    %load/vec4 v0x40000b28d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 17;
    %assign/vec4 v0x40000b2110_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x40000b27f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x40000b2b30_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x40000b2990_0;
    %parti/s 16, 0, 2;
    %pad/u 17;
    %load/vec4 v0x40000b2730_0;
    %parti/s 16, 0, 2;
    %pad/u 17;
    %add;
    %assign/vec4 v0x40000b2110_0, 0;
    %load/vec4 v0x40000b2730_0;
    %parti/s 16, 16, 6;
    %assign/vec4 v0x40000b27f0_0, 0;
    %load/vec4 v0x40000b2a70_0;
    %assign/vec4 v0x40000b2b30_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x4000096c60;
T_5 ;
    %wait E_0x4000095050;
    %load/vec4 v0x40000b28d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x40000b21f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x40000b2bf0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x40000b2b30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x40000b2370_0;
    %assign/vec4 v0x40000b21f0_0, 0;
T_5.2 ;
    %load/vec4 v0x40000b2b30_0;
    %assign/vec4 v0x40000b2bf0_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x4000096c60;
T_6 ;
    %wait E_0x4000095050;
    %load/vec4 v0x40000b28d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x40000b2990_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x40000b2bf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0x40000b21f0_0;
    %assign/vec4 v0x40000b2990_0, 0;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x4000096c60;
T_7 ;
    %wait E_0x4000095050;
    %load/vec4 v0x40000b28d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x40000b25d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x40000b2510_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x40000b2430_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x40000b2430_0;
    %cmpi/u 201, 0, 9;
    %jmp/0xz  T_7.2, 5;
    %load/vec4 v0x40000b2430_0;
    %cmpi/u 200, 0, 9;
    %jmp/0xz  T_7.4, 5;
    %load/vec4 v0x40000b2430_0;
    %parti/s 8, 0, 2;
    %assign/vec4 v0x40000b25d0_0, 0;
T_7.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x40000b2510_0, 0;
    %load/vec4 v0x40000b2430_0;
    %addi 1, 0, 9;
    %assign/vec4 v0x40000b2430_0, 0;
    %jmp T_7.3;
T_7.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x40000b2510_0, 0;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x4000096ad0;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x40000b2d30_0, 0, 1;
    %end;
    .thread T_8;
    .scope S_0x4000096ad0;
T_9 ;
    %delay 2000, 0;
    %load/vec4 v0x40000b2d30_0;
    %inv;
    %store/vec4 v0x40000b2d30_0, 0, 1;
    %jmp T_9;
    .thread T_9;
    .scope S_0x4000096ad0;
T_10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x40000b2dd0_0, 0, 1;
    %wait E_0x4000095050;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x40000b2dd0_0, 0, 1;
    %wait E_0x4000095050;
    %pushi/vec4 210, 0, 32;
T_10.0 %dup/vec4;
    %cmpi/s 0, 0, 32;
    %jmp/1xz T_10.1, 5;
    %jmp/1 T_10.1, 4;
    %subi 1, 0, 32;
    %wait E_0x4000095050;
    %jmp T_10.0;
T_10.1 ;
    %pop/vec4 1;
    %vpi_call 2 32 "$display", "Final Score: %d (0x%X)", v0x40000b2e90_0, v0x40000b2e90_0 {0 0 0};
    %load/vec4 v0x40000b2e90_0;
    %cmpi/e 16764, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_call 2 34 "$display", "\342\234\223 TEST PASSED" {0 0 0};
    %jmp T_10.3;
T_10.2 ;
    %vpi_call 2 36 "$display", "\342\234\227 TEST FAILED - Expected 16764" {0 0 0};
T_10.3 ;
    %vpi_call 2 38 "$finish" {0 0 0};
    %end;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "src/tb_v4_final.v";
    "src/top_v4_binary_clean.v";
    "src/rom_feeder_generic.v";
