{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 05 18:20:56 2013 " "Info: Processing started: Tue Nov 05 18:20:56 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LAB3 -c LAB3 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off LAB3 -c LAB3" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ArithcircuitLogic4bits.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ArithcircuitLogic4bits.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ArithcircuitLogic4bits " "Info: Found entity 1: ArithcircuitLogic4bits" {  } { { "ArithcircuitLogic4bits.bdf" "" { Schematic "D:/Documents/U N I/CEG 2136/Labs/Lab3/LAB3/ArithcircuitLogic4bits.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_mux0.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file lpm_mux0.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux0 " "Info: Found entity 1: lpm_mux0" {  } { { "lpm_mux0.tdf" "" { Text "D:/Documents/U N I/CEG 2136/Labs/Lab3/LAB3/lpm_mux0.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_mux1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file lpm_mux1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux1 " "Info: Found entity 1: lpm_mux1" {  } { { "lpm_mux1.tdf" "" { Text "D:/Documents/U N I/CEG 2136/Labs/Lab3/LAB3/lpm_mux1.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_mux2.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file lpm_mux2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux2 " "Info: Found entity 1: lpm_mux2" {  } { { "lpm_mux2.tdf" "" { Text "D:/Documents/U N I/CEG 2136/Labs/Lab3/LAB3/lpm_mux2.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_mux3.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file lpm_mux3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux3 " "Info: Found entity 1: lpm_mux3" {  } { { "lpm_mux3.tdf" "" { Text "D:/Documents/U N I/CEG 2136/Labs/Lab3/LAB3/lpm_mux3.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logiccircuit1bit.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file logiccircuit1bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 logiccircuit1bit " "Info: Found entity 1: logiccircuit1bit" {  } { { "logiccircuit1bit.bdf" "" { Schematic "D:/Documents/U N I/CEG 2136/Labs/Lab3/LAB3/logiccircuit1bit.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Register4bit.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file Register4bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Register4bit " "Info: Found entity 1: Register4bit" {  } { { "Register4bit.bdf" "" { Schematic "D:/Documents/U N I/CEG 2136/Labs/Lab3/LAB3/Register4bit.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Logiccircuit4bit.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file Logiccircuit4bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Logiccircuit4bit " "Info: Found entity 1: Logiccircuit4bit" {  } { { "Logiccircuit4bit.bdf" "" { Schematic "D:/Documents/U N I/CEG 2136/Labs/Lab3/LAB3/Logiccircuit4bit.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Stateindicator.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file Stateindicator.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Stateindicator " "Info: Found entity 1: Stateindicator" {  } { { "Stateindicator.bdf" "" { Schematic "D:/Documents/U N I/CEG 2136/Labs/Lab3/LAB3/Stateindicator.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Lab3top.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file Lab3top.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Lab3top " "Info: Found entity 1: Lab3top" {  } { { "Lab3top.bdf" "" { Schematic "D:/Documents/U N I/CEG 2136/Labs/Lab3/LAB3/Lab3top.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "State4bits.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file State4bits.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 State4bits " "Info: Found entity 1: State4bits" {  } { { "State4bits.bdf" "" { Schematic "D:/Documents/U N I/CEG 2136/Labs/Lab3/LAB3/State4bits.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder1bit.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file fulladder1bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 fulladder1bit " "Info: Found entity 1: fulladder1bit" {  } { { "fulladder1bit.bdf" "" { Schematic "D:/Documents/U N I/CEG 2136/Labs/Lab3/LAB3/fulladder1bit.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arithcircuit1bit.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file arithcircuit1bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 arithcircuit1bit " "Info: Found entity 1: arithcircuit1bit" {  } { { "arithcircuit1bit.bdf" "" { Schematic "D:/Documents/U N I/CEG 2136/Labs/Lab3/LAB3/arithcircuit1bit.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arithcicuit4bit.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file arithcicuit4bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 arithcicuit4bit " "Info: Found entity 1: arithcicuit4bit" {  } { { "arithcicuit4bit.bdf" "" { Schematic "D:/Documents/U N I/CEG 2136/Labs/Lab3/LAB3/arithcicuit4bit.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Arithcircuit4bits.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file Arithcircuit4bits.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Arithcircuit4bits " "Info: Found entity 1: Arithcircuit4bits" {  } { { "Arithcircuit4bits.bdf" "" { Schematic "D:/Documents/U N I/CEG 2136/Labs/Lab3/LAB3/Arithcircuit4bits.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "4bitBinaryToDual7Seg.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file 4bitBinaryToDual7Seg.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 4bitBinaryToDual7Seg " "Info: Found entity 1: 4bitBinaryToDual7Seg" {  } { { "4bitBinaryToDual7Seg.bdf" "" { Schematic "D:/Documents/U N I/CEG 2136/Labs/Lab3/LAB3/4bitBinaryToDual7Seg.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab42a.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file lab42a.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 lab42a " "Info: Found entity 1: lab42a" {  } { { "lab42a.bdf" "" { Schematic "D:/Documents/U N I/CEG 2136/Labs/Lab3/LAB3/lab42a.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FullAdder4bits.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file FullAdder4bits.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 FullAdder4bits " "Info: Found entity 1: FullAdder4bits" {  } { { "FullAdder4bits.bdf" "" { Schematic "D:/Documents/U N I/CEG 2136/Labs/Lab3/LAB3/FullAdder4bits.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "Lab3top " "Info: Elaborating entity \"Lab3top\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register4bit Register4bit:inst3 " "Info: Elaborating entity \"Register4bit\" for hierarchy \"Register4bit:inst3\"" {  } { { "Lab3top.bdf" "inst3" { Schematic "D:/Documents/U N I/CEG 2136/Labs/Lab3/LAB3/Lab3top.bdf" { { 40 1208 1304 200 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "State4bits State4bits:inst26 " "Info: Elaborating entity \"State4bits\" for hierarchy \"State4bits:inst26\"" {  } { { "Lab3top.bdf" "inst26" { Schematic "D:/Documents/U N I/CEG 2136/Labs/Lab3/LAB3/Lab3top.bdf" { { 40 1016 1160 200 "inst26" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Arithcircuit4bits Arithcircuit4bits:inst9 " "Info: Elaborating entity \"Arithcircuit4bits\" for hierarchy \"Arithcircuit4bits:inst9\"" {  } { { "Lab3top.bdf" "inst9" { Schematic "D:/Documents/U N I/CEG 2136/Labs/Lab3/LAB3/Lab3top.bdf" { { 72 536 680 296 "inst9" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FullAdder4bits Arithcircuit4bits:inst9\|FullAdder4bits:inst " "Info: Elaborating entity \"FullAdder4bits\" for hierarchy \"Arithcircuit4bits:inst9\|FullAdder4bits:inst\"" {  } { { "Arithcircuit4bits.bdf" "inst" { Schematic "D:/Documents/U N I/CEG 2136/Labs/Lab3/LAB3/Arithcircuit4bits.bdf" { { 208 648 888 432 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab42a Arithcircuit4bits:inst9\|FullAdder4bits:inst\|lab42a:inst5 " "Info: Elaborating entity \"lab42a\" for hierarchy \"Arithcircuit4bits:inst9\|FullAdder4bits:inst\|lab42a:inst5\"" {  } { { "FullAdder4bits.bdf" "inst5" { Schematic "D:/Documents/U N I/CEG 2136/Labs/Lab3/LAB3/FullAdder4bits.bdf" { { 152 144 240 272 "inst5" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ArithcircuitLogic4bits Arithcircuit4bits:inst9\|ArithcircuitLogic4bits:inst1 " "Info: Elaborating entity \"ArithcircuitLogic4bits\" for hierarchy \"Arithcircuit4bits:inst9\|ArithcircuitLogic4bits:inst1\"" {  } { { "Arithcircuit4bits.bdf" "inst1" { Schematic "D:/Documents/U N I/CEG 2136/Labs/Lab3/LAB3/Arithcircuit4bits.bdf" { { 224 360 456 384 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74157 Arithcircuit4bits:inst9\|ArithcircuitLogic4bits:inst1\|74157:inst " "Info: Elaborating entity \"74157\" for hierarchy \"Arithcircuit4bits:inst9\|ArithcircuitLogic4bits:inst1\|74157:inst\"" {  } { { "ArithcircuitLogic4bits.bdf" "inst" { Schematic "D:/Documents/U N I/CEG 2136/Labs/Lab3/LAB3/ArithcircuitLogic4bits.bdf" { { 256 440 560 448 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Arithcircuit4bits:inst9\|ArithcircuitLogic4bits:inst1\|74157:inst " "Info: Elaborated megafunction instantiation \"Arithcircuit4bits:inst9\|ArithcircuitLogic4bits:inst1\|74157:inst\"" {  } { { "ArithcircuitLogic4bits.bdf" "" { Schematic "D:/Documents/U N I/CEG 2136/Labs/Lab3/LAB3/ArithcircuitLogic4bits.bdf" { { 256 440 560 448 "inst" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74257 74257:8to4 " "Info: Elaborating entity \"74257\" for hierarchy \"74257:8to4\"" {  } { { "Lab3top.bdf" "8to4" { Schematic "D:/Documents/U N I/CEG 2136/Labs/Lab3/LAB3/Lab3top.bdf" { { 184 816 920 376 "8to4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "74257:8to4 " "Info: Elaborated megafunction instantiation \"74257:8to4\"" {  } { { "Lab3top.bdf" "" { Schematic "D:/Documents/U N I/CEG 2136/Labs/Lab3/LAB3/Lab3top.bdf" { { 184 816 920 376 "8to4" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Logiccircuit4bit Logiccircuit4bit:inst " "Info: Elaborating entity \"Logiccircuit4bit\" for hierarchy \"Logiccircuit4bit:inst\"" {  } { { "Lab3top.bdf" "inst" { Schematic "D:/Documents/U N I/CEG 2136/Labs/Lab3/LAB3/Lab3top.bdf" { { 360 536 664 616 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "logiccircuit1bit Logiccircuit4bit:inst\|logiccircuit1bit:inst " "Info: Elaborating entity \"logiccircuit1bit\" for hierarchy \"Logiccircuit4bit:inst\|logiccircuit1bit:inst\"" {  } { { "Logiccircuit4bit.bdf" "inst" { Schematic "D:/Documents/U N I/CEG 2136/Labs/Lab3/LAB3/Logiccircuit4bit.bdf" { { -24 672 792 136 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74151 Logiccircuit4bit:inst\|logiccircuit1bit:inst\|74151:inst " "Info: Elaborating entity \"74151\" for hierarchy \"Logiccircuit4bit:inst\|logiccircuit1bit:inst\|74151:inst\"" {  } { { "logiccircuit1bit.bdf" "inst" { Schematic "D:/Documents/U N I/CEG 2136/Labs/Lab3/LAB3/logiccircuit1bit.bdf" { { 96 456 576 320 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Logiccircuit4bit:inst\|logiccircuit1bit:inst\|74151:inst " "Info: Elaborated megafunction instantiation \"Logiccircuit4bit:inst\|logiccircuit1bit:inst\|74151:inst\"" {  } { { "logiccircuit1bit.bdf" "" { Schematic "D:/Documents/U N I/CEG 2136/Labs/Lab3/LAB3/logiccircuit1bit.bdf" { { 96 456 576 320 "inst" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "p74151 Logiccircuit4bit:inst\|logiccircuit1bit:inst\|74151:inst\|p74151:sub " "Info: Elaborating entity \"p74151\" for hierarchy \"Logiccircuit4bit:inst\|logiccircuit1bit:inst\|74151:inst\|p74151:sub\"" {  } { { "74151.tdf" "sub" { Text "d:/program files (x86)/altera/90sp2/quartus/libraries/others/maxplus2/74151.tdf" 26 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Logiccircuit4bit:inst\|logiccircuit1bit:inst\|74151:inst\|p74151:sub Logiccircuit4bit:inst\|logiccircuit1bit:inst\|74151:inst " "Info: Elaborated megafunction instantiation \"Logiccircuit4bit:inst\|logiccircuit1bit:inst\|74151:inst\|p74151:sub\", which is child of megafunction instantiation \"Logiccircuit4bit:inst\|logiccircuit1bit:inst\|74151:inst\"" {  } { { "74151.tdf" "" { Text "d:/program files (x86)/altera/90sp2/quartus/libraries/others/maxplus2/74151.tdf" 26 3 0 } } { "logiccircuit1bit.bdf" "" { Schematic "D:/Documents/U N I/CEG 2136/Labs/Lab3/LAB3/logiccircuit1bit.bdf" { { 96 456 576 320 "inst" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR_HDR" "" "Warning: Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "74257:8to4\|29 Register4bit:inst4\|inst " "Warning: Converted the fan-out from the tri-state buffer \"74257:8to4\|29\" to the node \"Register4bit:inst4\|inst\" into an OR gate" {  } { { "74257.bdf" "" { Schematic "d:/program files (x86)/altera/90sp2/quartus/libraries/others/maxplus2/74257.bdf" { { 392 448 496 424 "29" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "74257:8to4\|26 Register4bit:inst4\|inst1 " "Warning: Converted the fan-out from the tri-state buffer \"74257:8to4\|26\" to the node \"Register4bit:inst4\|inst1\" into an OR gate" {  } { { "74257.bdf" "" { Schematic "d:/program files (x86)/altera/90sp2/quartus/libraries/others/maxplus2/74257.bdf" { { 312 448 496 344 "26" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "74257:8to4\|22 Register4bit:inst4\|inst2 " "Warning: Converted the fan-out from the tri-state buffer \"74257:8to4\|22\" to the node \"Register4bit:inst4\|inst2\" into an OR gate" {  } { { "74257.bdf" "" { Schematic "d:/program files (x86)/altera/90sp2/quartus/libraries/others/maxplus2/74257.bdf" { { 232 448 496 264 "22" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "74257:8to4\|20 Register4bit:inst4\|inst3 " "Warning: Converted the fan-out from the tri-state buffer \"74257:8to4\|20\" to the node \"Register4bit:inst4\|inst3\" into an OR gate" {  } { { "74257.bdf" "" { Schematic "d:/program files (x86)/altera/90sp2/quartus/libraries/others/maxplus2/74257.bdf" { { 152 448 496 184 "20" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1}  } {  } 0 0 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "" 0 -1}
{ "Info" "IMTM_MTM_PROMOTE_GLOBAL" "" "Info: Promoted pin-driven signal(s) to global signal" { { "Info" "IMTM_MTM_PROMOTE_GLOBAL_CLOCK" "Clk " "Info: Promoted clock signal driven by pin \"Clk\" to global clock signal" {  } {  } 0 0 "Promoted clock signal driven by pin \"%1!s!\" to global clock signal" 0 0 "" 0 -1} { "Info" "IMTM_MTM_PROMOTE_GLOBAL_CLEAR" "CLRN " "Info: Promoted clear signal driven by pin \"CLRN\" to global clear signal" {  } {  } 0 0 "Promoted clear signal driven by pin \"%1!s!\" to global clear signal" 0 0 "" 0 -1}  } {  } 0 0 "Promoted pin-driven signal(s) to global signal" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "106 " "Info: Implemented 106 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Info: Implemented 14 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Info: Implemented 8 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_MCELLS" "57 " "Info: Implemented 57 macrocells" {  } {  } 0 0 "Implemented %1!d! macrocells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_SEXPS" "27 " "Info: Implemented 27 shareable expanders" {  } {  } 0 0 "Implemented %1!d! shareable expanders" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "207 " "Info: Peak virtual memory: 207 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 05 18:20:58 2013 " "Info: Processing ended: Tue Nov 05 18:20:58 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 05 18:20:59 2013 " "Info: Processing started: Tue Nov 05 18:20:59 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off LAB3 -c LAB3 " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off LAB3 -c LAB3" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "LAB3 EPM7128SLC84-7 " "Info: Selected device EPM7128SLC84-7 for design \"LAB3\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 0 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "190 " "Info: Peak virtual memory: 190 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 05 18:21:00 2013 " "Info: Processing ended: Tue Nov 05 18:21:00 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 05 18:21:01 2013 " "Info: Processing started: Tue Nov 05 18:21:01 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off LAB3 -c LAB3 " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off LAB3 -c LAB3" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "178 " "Info: Peak virtual memory: 178 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 05 18:21:01 2013 " "Info: Processing ended: Tue Nov 05 18:21:01 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 05 18:21:02 2013 " "Info: Processing started: Tue Nov 05 18:21:02 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off LAB3 -c LAB3 " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off LAB3 -c LAB3" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES_NOT_SUPPORTED" "" "Warning: Timing Analysis does not support the analysis of latches as synchronous elements for the currently selected device family" {  } {  } 0 0 "Timing Analysis does not support the analysis of latches as synchronous elements for the currently selected device family" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "Clk " "Info: Assuming node \"Clk\" is an undefined clock" {  } { { "Lab3top.bdf" "" { Schematic "D:/Documents/U N I/CEG 2136/Labs/Lab3/LAB3/Lab3top.bdf" { { 608 16 184 624 "Clk" "" } { 600 184 232 616 "clk" "" } { 496 976 1000 512 "clk" "" } { 120 224 248 136 "clk" "" } { 344 224 248 360 "clk" "" } { 520 224 248 536 "clk" "" } { 136 1184 1208 152 "clk" "" } } } } { "d:/program files (x86)/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files (x86)/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "Clk register Register4bit:inst5\|inst register Register4bit:inst3\|inst2 58.82 MHz 17.0 ns Internal " "Info: Clock \"Clk\" has Internal fmax of 58.82 MHz between source register \"Register4bit:inst5\|inst\" and destination register \"Register4bit:inst3\|inst2\" (period= 17.0 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "13.000 ns + Longest register register " "Info: + Longest register to register delay is 13.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Register4bit:inst5\|inst 1 REG LC6 24 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC6; Fanout = 24; REG Node = 'Register4bit:inst5\|inst'" {  } { { "d:/program files (x86)/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Register4bit:inst5|inst } "NODE_NAME" } } { "Register4bit.bdf" "" { Schematic "D:/Documents/U N I/CEG 2136/Labs/Lab3/LAB3/Register4bit.bdf" { { -32 392 456 48 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.000 ns) + CELL(4.000 ns) 5.000 ns Logiccircuit4bit:inst\|logiccircuit1bit:inst1\|74151:inst\|p74151:sub\|23~25 2 COMB LC12 1 " "Info: 2: + IC(1.000 ns) + CELL(4.000 ns) = 5.000 ns; Loc. = LC12; Fanout = 1; COMB Node = 'Logiccircuit4bit:inst\|logiccircuit1bit:inst1\|74151:inst\|p74151:sub\|23~25'" {  } { { "d:/program files (x86)/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.000 ns" { Register4bit:inst5|inst Logiccircuit4bit:inst|logiccircuit1bit:inst1|74151:inst|p74151:sub|23~25 } "NODE_NAME" } } { "p74151.bdf" "" { Schematic "d:/program files (x86)/altera/90sp2/quartus/libraries/others/maxplus2/p74151.bdf" { { 432 608 672 568 "23" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.000 ns) + CELL(4.000 ns) 10.000 ns State4bits:inst26\|inst~0 3 COMB SEXP16 1 " "Info: 3: + IC(1.000 ns) + CELL(4.000 ns) = 10.000 ns; Loc. = SEXP16; Fanout = 1; COMB Node = 'State4bits:inst26\|inst~0'" {  } { { "d:/program files (x86)/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.000 ns" { Logiccircuit4bit:inst|logiccircuit1bit:inst1|74151:inst|p74151:sub|23~25 State4bits:inst26|inst~0 } "NODE_NAME" } } { "State4bits.bdf" "" { Schematic "D:/Documents/U N I/CEG 2136/Labs/Lab3/LAB3/State4bits.bdf" { { 160 424 488 240 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.000 ns) 13.000 ns Register4bit:inst3\|inst2 4 REG LC3 1 " "Info: 4: + IC(0.000 ns) + CELL(3.000 ns) = 13.000 ns; Loc. = LC3; Fanout = 1; REG Node = 'Register4bit:inst3\|inst2'" {  } { { "d:/program files (x86)/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.000 ns" { State4bits:inst26|inst~0 Register4bit:inst3|inst2 } "NODE_NAME" } } { "Register4bit.bdf" "" { Schematic "D:/Documents/U N I/CEG 2136/Labs/Lab3/LAB3/Register4bit.bdf" { { 192 392 456 272 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "11.000 ns ( 84.62 % ) " "Info: Total cell delay = 11.000 ns ( 84.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.000 ns ( 15.38 % ) " "Info: Total interconnect delay = 2.000 ns ( 15.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files (x86)/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "13.000 ns" { Register4bit:inst5|inst Logiccircuit4bit:inst|logiccircuit1bit:inst1|74151:inst|p74151:sub|23~25 State4bits:inst26|inst~0 Register4bit:inst3|inst2 } "NODE_NAME" } } { "d:/program files (x86)/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files (x86)/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "13.000 ns" { Register4bit:inst5|inst {} Logiccircuit4bit:inst|logiccircuit1bit:inst1|74151:inst|p74151:sub|23~25 {} State4bits:inst26|inst~0 {} Register4bit:inst3|inst2 {} } { 0.000ns 1.000ns 1.000ns 0.000ns } { 0.000ns 4.000ns 4.000ns 3.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk destination 1.500 ns + Shortest register " "Info: + Shortest clock path from clock \"Clk\" to destination register is 1.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.500 ns) 1.500 ns Clk 1 CLK PIN_83 20 " "Info: 1: + IC(0.000 ns) + CELL(1.500 ns) = 1.500 ns; Loc. = PIN_83; Fanout = 20; CLK Node = 'Clk'" {  } { { "d:/program files (x86)/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk } "NODE_NAME" } } { "Lab3top.bdf" "" { Schematic "D:/Documents/U N I/CEG 2136/Labs/Lab3/LAB3/Lab3top.bdf" { { 608 16 184 624 "Clk" "" } { 600 184 232 616 "clk" "" } { 496 976 1000 512 "clk" "" } { 120 224 248 136 "clk" "" } { 344 224 248 360 "clk" "" } { 520 224 248 536 "clk" "" } { 136 1184 1208 152 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 1.500 ns Register4bit:inst3\|inst2 2 REG LC3 1 " "Info: 2: + IC(0.000 ns) + CELL(0.000 ns) = 1.500 ns; Loc. = LC3; Fanout = 1; REG Node = 'Register4bit:inst3\|inst2'" {  } { { "d:/program files (x86)/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.000 ns" { Clk Register4bit:inst3|inst2 } "NODE_NAME" } } { "Register4bit.bdf" "" { Schematic "D:/Documents/U N I/CEG 2136/Labs/Lab3/LAB3/Register4bit.bdf" { { 192 392 456 272 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.500 ns ( 100.00 % ) " "Info: Total cell delay = 1.500 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files (x86)/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.500 ns" { Clk Register4bit:inst3|inst2 } "NODE_NAME" } } { "d:/program files (x86)/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files (x86)/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "1.500 ns" { Clk {} Clk~out {} Register4bit:inst3|inst2 {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 1.500ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk source 1.500 ns - Longest register " "Info: - Longest clock path from clock \"Clk\" to source register is 1.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.500 ns) 1.500 ns Clk 1 CLK PIN_83 20 " "Info: 1: + IC(0.000 ns) + CELL(1.500 ns) = 1.500 ns; Loc. = PIN_83; Fanout = 20; CLK Node = 'Clk'" {  } { { "d:/program files (x86)/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk } "NODE_NAME" } } { "Lab3top.bdf" "" { Schematic "D:/Documents/U N I/CEG 2136/Labs/Lab3/LAB3/Lab3top.bdf" { { 608 16 184 624 "Clk" "" } { 600 184 232 616 "clk" "" } { 496 976 1000 512 "clk" "" } { 120 224 248 136 "clk" "" } { 344 224 248 360 "clk" "" } { 520 224 248 536 "clk" "" } { 136 1184 1208 152 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 1.500 ns Register4bit:inst5\|inst 2 REG LC6 24 " "Info: 2: + IC(0.000 ns) + CELL(0.000 ns) = 1.500 ns; Loc. = LC6; Fanout = 24; REG Node = 'Register4bit:inst5\|inst'" {  } { { "d:/program files (x86)/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.000 ns" { Clk Register4bit:inst5|inst } "NODE_NAME" } } { "Register4bit.bdf" "" { Schematic "D:/Documents/U N I/CEG 2136/Labs/Lab3/LAB3/Register4bit.bdf" { { -32 392 456 48 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.500 ns ( 100.00 % ) " "Info: Total cell delay = 1.500 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files (x86)/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.500 ns" { Clk Register4bit:inst5|inst } "NODE_NAME" } } { "d:/program files (x86)/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files (x86)/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "1.500 ns" { Clk {} Clk~out {} Register4bit:inst5|inst {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 1.500ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/program files (x86)/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.500 ns" { Clk Register4bit:inst3|inst2 } "NODE_NAME" } } { "d:/program files (x86)/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files (x86)/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "1.500 ns" { Clk {} Clk~out {} Register4bit:inst3|inst2 {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 1.500ns 0.000ns } "" } } { "d:/program files (x86)/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.500 ns" { Clk Register4bit:inst5|inst } "NODE_NAME" } } { "d:/program files (x86)/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files (x86)/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "1.500 ns" { Clk {} Clk~out {} Register4bit:inst5|inst {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 1.500ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "1.000 ns + " "Info: + Micro clock to output delay of source is 1.000 ns" {  } { { "Register4bit.bdf" "" { Schematic "D:/Documents/U N I/CEG 2136/Labs/Lab3/LAB3/Register4bit.bdf" { { -32 392 456 48 "inst" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "3.000 ns + " "Info: + Micro setup delay of destination is 3.000 ns" {  } { { "Register4bit.bdf" "" { Schematic "D:/Documents/U N I/CEG 2136/Labs/Lab3/LAB3/Register4bit.bdf" { { 192 392 456 272 "inst2" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/program files (x86)/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "13.000 ns" { Register4bit:inst5|inst Logiccircuit4bit:inst|logiccircuit1bit:inst1|74151:inst|p74151:sub|23~25 State4bits:inst26|inst~0 Register4bit:inst3|inst2 } "NODE_NAME" } } { "d:/program files (x86)/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files (x86)/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "13.000 ns" { Register4bit:inst5|inst {} Logiccircuit4bit:inst|logiccircuit1bit:inst1|74151:inst|p74151:sub|23~25 {} State4bits:inst26|inst~0 {} Register4bit:inst3|inst2 {} } { 0.000ns 1.000ns 1.000ns 0.000ns } { 0.000ns 4.000ns 4.000ns 3.000ns } "" } } { "d:/program files (x86)/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.500 ns" { Clk Register4bit:inst3|inst2 } "NODE_NAME" } } { "d:/program files (x86)/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files (x86)/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "1.500 ns" { Clk {} Clk~out {} Register4bit:inst3|inst2 {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 1.500ns 0.000ns } "" } } { "d:/program files (x86)/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.500 ns" { Clk Register4bit:inst5|inst } "NODE_NAME" } } { "d:/program files (x86)/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files (x86)/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "1.500 ns" { Clk {} Clk~out {} Register4bit:inst5|inst {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 1.500ns 0.000ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "Register4bit:inst1\|inst3 S0 Clk 6.000 ns register " "Info: tsu for register \"Register4bit:inst1\|inst3\" (data pin = \"S0\", clock pin = \"Clk\") is 6.000 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.500 ns + Longest pin register " "Info: + Longest pin to register delay is 4.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.500 ns) 0.500 ns S0 1 PIN PIN_79 1 " "Info: 1: + IC(0.000 ns) + CELL(0.500 ns) = 0.500 ns; Loc. = PIN_79; Fanout = 1; PIN Node = 'S0'" {  } { { "d:/program files (x86)/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { S0 } "NODE_NAME" } } { "Lab3top.bdf" "" { Schematic "D:/Documents/U N I/CEG 2136/Labs/Lab3/LAB3/Lab3top.bdf" { { 96 16 184 112 "S0" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.000 ns) + CELL(3.000 ns) 4.500 ns Register4bit:inst1\|inst3 2 REG LC52 98 " "Info: 2: + IC(1.000 ns) + CELL(3.000 ns) = 4.500 ns; Loc. = LC52; Fanout = 98; REG Node = 'Register4bit:inst1\|inst3'" {  } { { "d:/program files (x86)/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.000 ns" { S0 Register4bit:inst1|inst3 } "NODE_NAME" } } { "Register4bit.bdf" "" { Schematic "D:/Documents/U N I/CEG 2136/Labs/Lab3/LAB3/Register4bit.bdf" { { 296 392 456 376 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.500 ns ( 77.78 % ) " "Info: Total cell delay = 3.500 ns ( 77.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.000 ns ( 22.22 % ) " "Info: Total interconnect delay = 1.000 ns ( 22.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files (x86)/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.500 ns" { S0 Register4bit:inst1|inst3 } "NODE_NAME" } } { "d:/program files (x86)/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files (x86)/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.500 ns" { S0 {} S0~out {} Register4bit:inst1|inst3 {} } { 0.000ns 0.000ns 1.000ns } { 0.000ns 0.500ns 3.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "3.000 ns + " "Info: + Micro setup delay of destination is 3.000 ns" {  } { { "Register4bit.bdf" "" { Schematic "D:/Documents/U N I/CEG 2136/Labs/Lab3/LAB3/Register4bit.bdf" { { 296 392 456 376 "inst3" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk destination 1.500 ns - Shortest register " "Info: - Shortest clock path from clock \"Clk\" to destination register is 1.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.500 ns) 1.500 ns Clk 1 CLK PIN_83 20 " "Info: 1: + IC(0.000 ns) + CELL(1.500 ns) = 1.500 ns; Loc. = PIN_83; Fanout = 20; CLK Node = 'Clk'" {  } { { "d:/program files (x86)/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk } "NODE_NAME" } } { "Lab3top.bdf" "" { Schematic "D:/Documents/U N I/CEG 2136/Labs/Lab3/LAB3/Lab3top.bdf" { { 608 16 184 624 "Clk" "" } { 600 184 232 616 "clk" "" } { 496 976 1000 512 "clk" "" } { 120 224 248 136 "clk" "" } { 344 224 248 360 "clk" "" } { 520 224 248 536 "clk" "" } { 136 1184 1208 152 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 1.500 ns Register4bit:inst1\|inst3 2 REG LC52 98 " "Info: 2: + IC(0.000 ns) + CELL(0.000 ns) = 1.500 ns; Loc. = LC52; Fanout = 98; REG Node = 'Register4bit:inst1\|inst3'" {  } { { "d:/program files (x86)/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.000 ns" { Clk Register4bit:inst1|inst3 } "NODE_NAME" } } { "Register4bit.bdf" "" { Schematic "D:/Documents/U N I/CEG 2136/Labs/Lab3/LAB3/Register4bit.bdf" { { 296 392 456 376 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.500 ns ( 100.00 % ) " "Info: Total cell delay = 1.500 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files (x86)/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.500 ns" { Clk Register4bit:inst1|inst3 } "NODE_NAME" } } { "d:/program files (x86)/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files (x86)/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "1.500 ns" { Clk {} Clk~out {} Register4bit:inst1|inst3 {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 1.500ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/program files (x86)/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.500 ns" { S0 Register4bit:inst1|inst3 } "NODE_NAME" } } { "d:/program files (x86)/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files (x86)/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.500 ns" { S0 {} S0~out {} Register4bit:inst1|inst3 {} } { 0.000ns 0.000ns 1.000ns } { 0.000ns 0.500ns 3.000ns } "" } } { "d:/program files (x86)/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.500 ns" { Clk Register4bit:inst1|inst3 } "NODE_NAME" } } { "d:/program files (x86)/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files (x86)/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "1.500 ns" { Clk {} Clk~out {} Register4bit:inst1|inst3 {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 1.500ns 0.000ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "Clk Z Register4bit:inst3\|inst2 4.500 ns register " "Info: tco from clock \"Clk\" to destination pin \"Z\" through register \"Register4bit:inst3\|inst2\" is 4.500 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk source 1.500 ns + Longest register " "Info: + Longest clock path from clock \"Clk\" to source register is 1.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.500 ns) 1.500 ns Clk 1 CLK PIN_83 20 " "Info: 1: + IC(0.000 ns) + CELL(1.500 ns) = 1.500 ns; Loc. = PIN_83; Fanout = 20; CLK Node = 'Clk'" {  } { { "d:/program files (x86)/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk } "NODE_NAME" } } { "Lab3top.bdf" "" { Schematic "D:/Documents/U N I/CEG 2136/Labs/Lab3/LAB3/Lab3top.bdf" { { 608 16 184 624 "Clk" "" } { 600 184 232 616 "clk" "" } { 496 976 1000 512 "clk" "" } { 120 224 248 136 "clk" "" } { 344 224 248 360 "clk" "" } { 520 224 248 536 "clk" "" } { 136 1184 1208 152 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 1.500 ns Register4bit:inst3\|inst2 2 REG LC3 1 " "Info: 2: + IC(0.000 ns) + CELL(0.000 ns) = 1.500 ns; Loc. = LC3; Fanout = 1; REG Node = 'Register4bit:inst3\|inst2'" {  } { { "d:/program files (x86)/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.000 ns" { Clk Register4bit:inst3|inst2 } "NODE_NAME" } } { "Register4bit.bdf" "" { Schematic "D:/Documents/U N I/CEG 2136/Labs/Lab3/LAB3/Register4bit.bdf" { { 192 392 456 272 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.500 ns ( 100.00 % ) " "Info: Total cell delay = 1.500 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files (x86)/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.500 ns" { Clk Register4bit:inst3|inst2 } "NODE_NAME" } } { "d:/program files (x86)/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files (x86)/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "1.500 ns" { Clk {} Clk~out {} Register4bit:inst3|inst2 {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 1.500ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "1.000 ns + " "Info: + Micro clock to output delay of source is 1.000 ns" {  } { { "Register4bit.bdf" "" { Schematic "D:/Documents/U N I/CEG 2136/Labs/Lab3/LAB3/Register4bit.bdf" { { 192 392 456 272 "inst2" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.000 ns + Longest register pin " "Info: + Longest register to pin delay is 2.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Register4bit:inst3\|inst2 1 REG LC3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC3; Fanout = 1; REG Node = 'Register4bit:inst3\|inst2'" {  } { { "d:/program files (x86)/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Register4bit:inst3|inst2 } "NODE_NAME" } } { "Register4bit.bdf" "" { Schematic "D:/Documents/U N I/CEG 2136/Labs/Lab3/LAB3/Register4bit.bdf" { { 192 392 456 272 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 2.000 ns Z 2 PIN PIN_12 0 " "Info: 2: + IC(0.000 ns) + CELL(2.000 ns) = 2.000 ns; Loc. = PIN_12; Fanout = 0; PIN Node = 'Z'" {  } { { "d:/program files (x86)/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.000 ns" { Register4bit:inst3|inst2 Z } "NODE_NAME" } } { "Lab3top.bdf" "" { Schematic "D:/Documents/U N I/CEG 2136/Labs/Lab3/LAB3/Lab3top.bdf" { { 96 1336 1512 112 "Z" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.000 ns ( 100.00 % ) " "Info: Total cell delay = 2.000 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files (x86)/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.000 ns" { Register4bit:inst3|inst2 Z } "NODE_NAME" } } { "d:/program files (x86)/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files (x86)/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.000 ns" { Register4bit:inst3|inst2 {} Z {} } { 0.000ns 0.000ns } { 0.000ns 2.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/program files (x86)/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.500 ns" { Clk Register4bit:inst3|inst2 } "NODE_NAME" } } { "d:/program files (x86)/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files (x86)/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "1.500 ns" { Clk {} Clk~out {} Register4bit:inst3|inst2 {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 1.500ns 0.000ns } "" } } { "d:/program files (x86)/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.000 ns" { Register4bit:inst3|inst2 Z } "NODE_NAME" } } { "d:/program files (x86)/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files (x86)/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.000 ns" { Register4bit:inst3|inst2 {} Z {} } { 0.000ns 0.000ns } { 0.000ns 2.000ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "Register4bit:inst1\|inst3 S0 Clk -1.000 ns register " "Info: th for register \"Register4bit:inst1\|inst3\" (data pin = \"S0\", clock pin = \"Clk\") is -1.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk destination 1.500 ns + Longest register " "Info: + Longest clock path from clock \"Clk\" to destination register is 1.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.500 ns) 1.500 ns Clk 1 CLK PIN_83 20 " "Info: 1: + IC(0.000 ns) + CELL(1.500 ns) = 1.500 ns; Loc. = PIN_83; Fanout = 20; CLK Node = 'Clk'" {  } { { "d:/program files (x86)/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk } "NODE_NAME" } } { "Lab3top.bdf" "" { Schematic "D:/Documents/U N I/CEG 2136/Labs/Lab3/LAB3/Lab3top.bdf" { { 608 16 184 624 "Clk" "" } { 600 184 232 616 "clk" "" } { 496 976 1000 512 "clk" "" } { 120 224 248 136 "clk" "" } { 344 224 248 360 "clk" "" } { 520 224 248 536 "clk" "" } { 136 1184 1208 152 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 1.500 ns Register4bit:inst1\|inst3 2 REG LC52 98 " "Info: 2: + IC(0.000 ns) + CELL(0.000 ns) = 1.500 ns; Loc. = LC52; Fanout = 98; REG Node = 'Register4bit:inst1\|inst3'" {  } { { "d:/program files (x86)/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.000 ns" { Clk Register4bit:inst1|inst3 } "NODE_NAME" } } { "Register4bit.bdf" "" { Schematic "D:/Documents/U N I/CEG 2136/Labs/Lab3/LAB3/Register4bit.bdf" { { 296 392 456 376 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.500 ns ( 100.00 % ) " "Info: Total cell delay = 1.500 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files (x86)/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.500 ns" { Clk Register4bit:inst1|inst3 } "NODE_NAME" } } { "d:/program files (x86)/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files (x86)/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "1.500 ns" { Clk {} Clk~out {} Register4bit:inst1|inst3 {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 1.500ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "2.000 ns + " "Info: + Micro hold delay of destination is 2.000 ns" {  } { { "Register4bit.bdf" "" { Schematic "D:/Documents/U N I/CEG 2136/Labs/Lab3/LAB3/Register4bit.bdf" { { 296 392 456 376 "inst3" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.500 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.500 ns) 0.500 ns S0 1 PIN PIN_79 1 " "Info: 1: + IC(0.000 ns) + CELL(0.500 ns) = 0.500 ns; Loc. = PIN_79; Fanout = 1; PIN Node = 'S0'" {  } { { "d:/program files (x86)/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { S0 } "NODE_NAME" } } { "Lab3top.bdf" "" { Schematic "D:/Documents/U N I/CEG 2136/Labs/Lab3/LAB3/Lab3top.bdf" { { 96 16 184 112 "S0" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.000 ns) + CELL(3.000 ns) 4.500 ns Register4bit:inst1\|inst3 2 REG LC52 98 " "Info: 2: + IC(1.000 ns) + CELL(3.000 ns) = 4.500 ns; Loc. = LC52; Fanout = 98; REG Node = 'Register4bit:inst1\|inst3'" {  } { { "d:/program files (x86)/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.000 ns" { S0 Register4bit:inst1|inst3 } "NODE_NAME" } } { "Register4bit.bdf" "" { Schematic "D:/Documents/U N I/CEG 2136/Labs/Lab3/LAB3/Register4bit.bdf" { { 296 392 456 376 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.500 ns ( 77.78 % ) " "Info: Total cell delay = 3.500 ns ( 77.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.000 ns ( 22.22 % ) " "Info: Total interconnect delay = 1.000 ns ( 22.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files (x86)/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.500 ns" { S0 Register4bit:inst1|inst3 } "NODE_NAME" } } { "d:/program files (x86)/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files (x86)/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.500 ns" { S0 {} S0~out {} Register4bit:inst1|inst3 {} } { 0.000ns 0.000ns 1.000ns } { 0.000ns 0.500ns 3.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/program files (x86)/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.500 ns" { Clk Register4bit:inst1|inst3 } "NODE_NAME" } } { "d:/program files (x86)/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files (x86)/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "1.500 ns" { Clk {} Clk~out {} Register4bit:inst1|inst3 {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 1.500ns 0.000ns } "" } } { "d:/program files (x86)/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.500 ns" { S0 Register4bit:inst1|inst3 } "NODE_NAME" } } { "d:/program files (x86)/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files (x86)/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.500 ns" { S0 {} S0~out {} Register4bit:inst1|inst3 {} } { 0.000ns 0.000ns 1.000ns } { 0.000ns 0.500ns 3.000ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "165 " "Info: Peak virtual memory: 165 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 05 18:21:02 2013 " "Info: Processing ended: Tue Nov 05 18:21:02 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 7 s " "Info: Quartus II Full Compilation was successful. 0 errors, 7 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
