Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /home/pharaoh/Xilinx/Vivado/2017.2/bin/unwrapped/lnx64.o/xelab -wto 032a148f09fa4b5b8d464a7245df5d5b --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot controller_tb_behav xil_defaultlib.controller_tb -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1625] value in initialization depends on signal an_reg [/home/pharaoh/Projekte/FPGA/PmodSSD/PmodSSD.srcs/sources_1/new/controller.vhd:64]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.math_real
Compiling architecture behavioral of entity xil_defaultlib.controller [\controller(clk_rate=10,disp_rat...]
Compiling architecture behavioral of entity xil_defaultlib.controller_tb
Built simulation snapshot controller_tb_behav
