

================================================================
== Vivado HLS Report for 'output_result_9'
================================================================
* Date:           Sun Apr 28 16:05:27 2019

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        mobile_net_hls_v1
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   4.20|     3.675|        0.52|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+-----+-----+----------+-----------+-----------+--------+----------+
        |                     |  Latency  | Iteration|  Initiation Interval  |  Trip  |          |
        |      Loop Name      | min | max |  Latency |  achieved |   target  |  Count | Pipelined|
        +---------------------+-----+-----+----------+-----------+-----------+--------+----------+
        |- Loop 1             |    ?|    ?|         ?|          -|          -|       ?|    no    |
        | + Loop 1.1          |    ?|    ?|         1|          -|          -|       ?|    no    |
        | + Loop 1.2          |    ?|    ?|         ?|          -|          -| 2 ~ 32 |    no    |
        |  ++ Loop 1.2.1      |    ?|    ?|         ?|          -|          -|  1 ~ 8 |    no    |
        |   +++ Loop 1.2.1.1  |    ?|    ?|         2|          1|          1|       ?|    yes   |
        +---------------------+-----+-----+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|     619|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|       -|       -|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|     215|    -|
|Register         |        -|      -|     438|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|      0|     438|     834|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |     1824|   2520|  548160|  274080|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------+----------+-------+---+----+------------+------------+
    |          Variable Name         | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------+----------+-------+---+----+------------+------------+
    |base_addr_d1_1_fu_427_p2        |     +    |      0|  0|  39|          32|           9|
    |base_addr_d2_1_fu_456_p2        |     +    |      0|  0|  39|          32|           5|
    |base_addr_fu_355_p2             |     +    |      0|  0|  32|          32|          32|
    |i_fu_442_p2                     |     +    |      0|  0|  38|          31|           1|
    |sum_i_i_fu_412_p2               |     +    |      0|  0|  41|          34|          34|
    |tmp1_i_i_fu_349_p2              |     +    |      0|  0|  32|          32|          32|
    |tmp_1_i_i_fu_403_p2             |     +    |      0|  0|  40|          33|          33|
    |tn_fu_370_p2                    |     +    |      0|  0|   9|           2|           1|
    |tr_divS_fu_393_p2               |     +    |      0|  0|  38|          31|           1|
    |tmp_607_i_i_i_fu_283_p2         |     -    |      0|  0|  39|           5|          32|
    |tmp_609_i_i_i_fu_305_p2         |     -    |      0|  0|  39|           5|          32|
    |tmp_610_i_i_i_fu_319_p2         |     -    |      0|  0|  39|          10|          32|
    |ap_block_pp0_stage0_11001       |    and   |      0|  0|   2|           1|           1|
    |ap_block_state5                 |    and   |      0|  0|   2|           1|           1|
    |ap_block_state9_io              |    and   |      0|  0|   2|           1|           1|
    |ap_condition_259                |    and   |      0|  0|   2|           1|           1|
    |ap_condition_560                |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op78_write_state5  |    and   |      0|  0|   2|           1|           1|
    |tmp_611_i_i_i_fu_324_p2         |   icmp   |      0|  0|  20|          32|           2|
    |tmp_615_i_i_i_fu_365_p2         |   icmp   |      0|  0|  20|          32|          32|
    |tmp_616_i_i_i_fu_388_p2         |   icmp   |      0|  0|  20|          32|          32|
    |tmp_618_i_i_i_fu_437_p2         |   icmp   |      0|  0|  20|          32|          32|
    |ap_block_state1                 |    or    |      0|  0|   2|           1|           1|
    |cLoops_fu_289_p3                |  select  |      0|  0|  32|           1|           5|
    |nLoops_fu_330_p3                |  select  |      0|  0|  32|           1|           2|
    |rLoops_fu_311_p3                |  select  |      0|  0|  32|           1|           5|
    |ap_enable_pp0                   |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1         |    xor   |      0|  0|   2|           2|           1|
    +--------------------------------+----------+-------+---+----+------------+------------+
    |Total                           |          |      0|  0| 619|         420|         364|
    +--------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------------+----+-----------+-----+-----------+
    |                     Name                     | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                     |  59|         14|    1|         14|
    |ap_done                                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                       |  15|          3|    1|          3|
    |ap_phi_reg_pp0_iter1_tmp_18_load_i_i_reg_245  |  15|          3|   16|         48|
    |ap_sig_ioackin_m_axi_outputs_AWREADY          |   9|          2|    1|          2|
    |ap_sig_ioackin_m_axi_outputs_WREADY           |   9|          2|    1|          2|
    |base_addr_d2_0_i_i_i_reg_212                  |   9|          2|   32|         64|
    |base_addr_d2_reg_191                          |   9|          2|   32|         64|
    |cntl_V_blk_n                                  |   9|          2|    1|          2|
    |i_0_i_i_i_i_reg_234                           |   9|          2|   31|         62|
    |inputs_offset_c_blk_n                         |   9|          2|    1|          2|
    |outputs_blk_n_AW                              |   9|          2|    1|          2|
    |outputs_blk_n_B                               |   9|          2|    1|          2|
    |outputs_blk_n_W                               |   9|          2|    1|          2|
    |outputs_offset_blk_n                          |   9|          2|    1|          2|
    |tn_0_i_i_i_i_reg_201                          |   9|          2|    2|          4|
    |tr_divS_0_i_i_i_i_reg_223                     |   9|          2|   31|         62|
    +----------------------------------------------+----+-----------+-----+-----------+
    |Total                                         | 215|         48|  155|        339|
    +----------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------+----+----+-----+-----------+
    |                     Name                     | FF | LUT| Bits| Const Bits|
    +----------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                     |  13|   0|   13|          0|
    |ap_done_reg                                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                       |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_tmp_18_load_i_i_reg_245  |  16|   0|   16|          0|
    |ap_reg_ioackin_m_axi_outputs_AWREADY          |   1|   0|    1|          0|
    |ap_reg_ioackin_m_axi_outputs_WREADY           |   1|   0|    1|          0|
    |base_addr_d2_0_i_i_i_reg_212                  |  32|   0|   32|          0|
    |base_addr_d2_1_reg_555                        |  32|   0|   32|          0|
    |base_addr_d2_reg_191                          |  32|   0|   32|          0|
    |cLoops_reg_481                                |  32|   0|   32|          0|
    |i_0_i_i_i_i_reg_234                           |  31|   0|   31|          0|
    |nLoops_reg_492                                |  32|   0|   32|          0|
    |outputs_addr_reg_525                          |  32|   0|   32|          0|
    |outputs_offset_cast_s_reg_462                 |  18|   0|   33|         15|
    |rLoops_reg_487                                |  32|   0|   32|          0|
    |sext_cast_i_i_reg_467                         |  31|   0|   34|          3|
    |tmp_13_reg_510                                |   1|   0|    1|          0|
    |tmp_19_reg_475                                |  32|   0|   32|          0|
    |tmp_618_i_i_i_reg_536                         |   1|   0|    1|          0|
    |tn_0_i_i_i_i_reg_201                          |   2|   0|    2|          0|
    |tn_reg_505                                    |   2|   0|    2|          0|
    |tr_divS_0_i_i_i_i_reg_223                     |  31|   0|   31|          0|
    |tr_divS_reg_520                               |  31|   0|   31|          0|
    +----------------------------------------------+----+----+-----+-----------+
    |Total                                         | 438|   0|  456|         18|
    +----------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+-------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+---------------------------+-----+-----+------------+-------------------+--------------+
|ap_clk                     |  in |    1| ap_ctrl_hs |  output_result.9  | return value |
|ap_rst                     |  in |    1| ap_ctrl_hs |  output_result.9  | return value |
|ap_start                   |  in |    1| ap_ctrl_hs |  output_result.9  | return value |
|ap_done                    | out |    1| ap_ctrl_hs |  output_result.9  | return value |
|ap_continue                |  in |    1| ap_ctrl_hs |  output_result.9  | return value |
|ap_idle                    | out |    1| ap_ctrl_hs |  output_result.9  | return value |
|ap_ready                   | out |    1| ap_ctrl_hs |  output_result.9  | return value |
|m_axi_outputs_AWVALID      | out |    1|    m_axi   |      outputs      |    pointer   |
|m_axi_outputs_AWREADY      |  in |    1|    m_axi   |      outputs      |    pointer   |
|m_axi_outputs_AWADDR       | out |   32|    m_axi   |      outputs      |    pointer   |
|m_axi_outputs_AWID         | out |    1|    m_axi   |      outputs      |    pointer   |
|m_axi_outputs_AWLEN        | out |   32|    m_axi   |      outputs      |    pointer   |
|m_axi_outputs_AWSIZE       | out |    3|    m_axi   |      outputs      |    pointer   |
|m_axi_outputs_AWBURST      | out |    2|    m_axi   |      outputs      |    pointer   |
|m_axi_outputs_AWLOCK       | out |    2|    m_axi   |      outputs      |    pointer   |
|m_axi_outputs_AWCACHE      | out |    4|    m_axi   |      outputs      |    pointer   |
|m_axi_outputs_AWPROT       | out |    3|    m_axi   |      outputs      |    pointer   |
|m_axi_outputs_AWQOS        | out |    4|    m_axi   |      outputs      |    pointer   |
|m_axi_outputs_AWREGION     | out |    4|    m_axi   |      outputs      |    pointer   |
|m_axi_outputs_AWUSER       | out |    1|    m_axi   |      outputs      |    pointer   |
|m_axi_outputs_WVALID       | out |    1|    m_axi   |      outputs      |    pointer   |
|m_axi_outputs_WREADY       |  in |    1|    m_axi   |      outputs      |    pointer   |
|m_axi_outputs_WDATA        | out |   16|    m_axi   |      outputs      |    pointer   |
|m_axi_outputs_WSTRB        | out |    2|    m_axi   |      outputs      |    pointer   |
|m_axi_outputs_WLAST        | out |    1|    m_axi   |      outputs      |    pointer   |
|m_axi_outputs_WID          | out |    1|    m_axi   |      outputs      |    pointer   |
|m_axi_outputs_WUSER        | out |    1|    m_axi   |      outputs      |    pointer   |
|m_axi_outputs_ARVALID      | out |    1|    m_axi   |      outputs      |    pointer   |
|m_axi_outputs_ARREADY      |  in |    1|    m_axi   |      outputs      |    pointer   |
|m_axi_outputs_ARADDR       | out |   32|    m_axi   |      outputs      |    pointer   |
|m_axi_outputs_ARID         | out |    1|    m_axi   |      outputs      |    pointer   |
|m_axi_outputs_ARLEN        | out |   32|    m_axi   |      outputs      |    pointer   |
|m_axi_outputs_ARSIZE       | out |    3|    m_axi   |      outputs      |    pointer   |
|m_axi_outputs_ARBURST      | out |    2|    m_axi   |      outputs      |    pointer   |
|m_axi_outputs_ARLOCK       | out |    2|    m_axi   |      outputs      |    pointer   |
|m_axi_outputs_ARCACHE      | out |    4|    m_axi   |      outputs      |    pointer   |
|m_axi_outputs_ARPROT       | out |    3|    m_axi   |      outputs      |    pointer   |
|m_axi_outputs_ARQOS        | out |    4|    m_axi   |      outputs      |    pointer   |
|m_axi_outputs_ARREGION     | out |    4|    m_axi   |      outputs      |    pointer   |
|m_axi_outputs_ARUSER       | out |    1|    m_axi   |      outputs      |    pointer   |
|m_axi_outputs_RVALID       |  in |    1|    m_axi   |      outputs      |    pointer   |
|m_axi_outputs_RREADY       | out |    1|    m_axi   |      outputs      |    pointer   |
|m_axi_outputs_RDATA        |  in |   16|    m_axi   |      outputs      |    pointer   |
|m_axi_outputs_RLAST        |  in |    1|    m_axi   |      outputs      |    pointer   |
|m_axi_outputs_RID          |  in |    1|    m_axi   |      outputs      |    pointer   |
|m_axi_outputs_RUSER        |  in |    1|    m_axi   |      outputs      |    pointer   |
|m_axi_outputs_RRESP        |  in |    2|    m_axi   |      outputs      |    pointer   |
|m_axi_outputs_BVALID       |  in |    1|    m_axi   |      outputs      |    pointer   |
|m_axi_outputs_BREADY       | out |    1|    m_axi   |      outputs      |    pointer   |
|m_axi_outputs_BRESP        |  in |    2|    m_axi   |      outputs      |    pointer   |
|m_axi_outputs_BID          |  in |    1|    m_axi   |      outputs      |    pointer   |
|m_axi_outputs_BUSER        |  in |    1|    m_axi   |      outputs      |    pointer   |
|outputs_offset_dout        |  in |   31|   ap_fifo  |   outputs_offset  |    pointer   |
|outputs_offset_empty_n     |  in |    1|   ap_fifo  |   outputs_offset  |    pointer   |
|outputs_offset_read        | out |    1|   ap_fifo  |   outputs_offset  |    pointer   |
|inputs_offset_c_dout       |  in |   18|   ap_fifo  |  inputs_offset_c  |    pointer   |
|inputs_offset_c_empty_n    |  in |    1|   ap_fifo  |  inputs_offset_c  |    pointer   |
|inputs_offset_c_read       | out |    1|   ap_fifo  |  inputs_offset_c  |    pointer   |
|output_buffer_0_V_dout     |  in |   16|   ap_fifo  | output_buffer_0_V |    pointer   |
|output_buffer_0_V_empty_n  |  in |    1|   ap_fifo  | output_buffer_0_V |    pointer   |
|output_buffer_0_V_read     | out |    1|   ap_fifo  | output_buffer_0_V |    pointer   |
|output_buffer_1_V_dout     |  in |   16|   ap_fifo  | output_buffer_1_V |    pointer   |
|output_buffer_1_V_empty_n  |  in |    1|   ap_fifo  | output_buffer_1_V |    pointer   |
|output_buffer_1_V_read     | out |    1|   ap_fifo  | output_buffer_1_V |    pointer   |
|result_buffer_V_dout       |  in |    1|   ap_fifo  |  result_buffer_V  |    pointer   |
|result_buffer_V_empty_n    |  in |    1|   ap_fifo  |  result_buffer_V  |    pointer   |
|result_buffer_V_read       | out |    1|   ap_fifo  |  result_buffer_V  |    pointer   |
|result_c_V_dout            |  in |   32|   ap_fifo  |     result_c_V    |    pointer   |
|result_c_V_empty_n         |  in |    1|   ap_fifo  |     result_c_V    |    pointer   |
|result_c_V_read            | out |    1|   ap_fifo  |     result_c_V    |    pointer   |
|result_r_V_dout            |  in |   32|   ap_fifo  |     result_r_V    |    pointer   |
|result_r_V_empty_n         |  in |    1|   ap_fifo  |     result_r_V    |    pointer   |
|result_r_V_read            | out |    1|   ap_fifo  |     result_r_V    |    pointer   |
|result_n_V_dout            |  in |   32|   ap_fifo  |     result_n_V    |    pointer   |
|result_n_V_empty_n         |  in |    1|   ap_fifo  |     result_n_V    |    pointer   |
|result_n_V_read            | out |    1|   ap_fifo  |     result_n_V    |    pointer   |
|cntl_V_din                 | out |    1|   ap_fifo  |       cntl_V      |    pointer   |
|cntl_V_full_n              |  in |    1|   ap_fifo  |       cntl_V      |    pointer   |
|cntl_V_write               | out |    1|   ap_fifo  |       cntl_V      |    pointer   |
+---------------------------+-----+-----+------------+-------------------+--------------+

