<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p321" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_321{left:789px;bottom:68px;letter-spacing:0.08px;word-spacing:0.01px;}
#t2_321{left:827px;bottom:68px;letter-spacing:0.1px;}
#t3_321{left:551px;bottom:1141px;letter-spacing:-0.14px;}
#t4_321{left:70px;bottom:1079px;letter-spacing:0.16px;}
#t5_321{left:151px;bottom:1079px;letter-spacing:0.21px;word-spacing:-0.02px;}
#t6_321{left:70px;bottom:1054px;letter-spacing:-0.17px;word-spacing:-0.4px;}
#t7_321{left:70px;bottom:1037px;letter-spacing:-0.22px;word-spacing:-0.4px;}
#t8_321{left:70px;bottom:1020px;letter-spacing:-0.16px;word-spacing:-0.5px;}
#t9_321{left:70px;bottom:996px;letter-spacing:-0.16px;word-spacing:-0.39px;}
#ta_321{left:70px;bottom:979px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tb_321{left:70px;bottom:962px;letter-spacing:-0.14px;word-spacing:-1.26px;}
#tc_321{left:408px;bottom:962px;letter-spacing:-0.14px;word-spacing:-1.29px;}
#td_321{left:70px;bottom:946px;letter-spacing:-0.17px;word-spacing:-0.4px;}
#te_321{left:70px;bottom:919px;}
#tf_321{left:96px;bottom:923px;letter-spacing:-0.14px;word-spacing:-1.11px;}
#tg_321{left:96px;bottom:906px;letter-spacing:-0.17px;word-spacing:-0.43px;}
#th_321{left:70px;bottom:880px;}
#ti_321{left:96px;bottom:883px;letter-spacing:-0.15px;word-spacing:-0.9px;}
#tj_321{left:96px;bottom:866px;letter-spacing:-0.15px;word-spacing:-0.54px;}
#tk_321{left:96px;bottom:849px;letter-spacing:-0.15px;word-spacing:-0.39px;}
#tl_321{left:96px;bottom:826px;letter-spacing:-0.17px;word-spacing:-0.59px;}
#tm_321{left:96px;bottom:810px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tn_321{left:70px;bottom:783px;}
#to_321{left:96px;bottom:787px;letter-spacing:-0.15px;word-spacing:-0.92px;}
#tp_321{left:96px;bottom:770px;letter-spacing:-0.16px;word-spacing:-0.99px;}
#tq_321{left:274px;bottom:770px;letter-spacing:-0.16px;word-spacing:-0.99px;}
#tr_321{left:837px;bottom:770px;}
#ts_321{left:96px;bottom:753px;letter-spacing:-0.16px;word-spacing:-0.43px;}
#tt_321{left:96px;bottom:730px;letter-spacing:-0.16px;word-spacing:-0.68px;}
#tu_321{left:96px;bottom:713px;letter-spacing:-0.15px;word-spacing:-0.74px;}
#tv_321{left:96px;bottom:697px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#tw_321{left:96px;bottom:680px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tx_321{left:96px;bottom:657px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#ty_321{left:96px;bottom:640px;letter-spacing:-0.17px;word-spacing:-0.96px;}
#tz_321{left:96px;bottom:623px;letter-spacing:-0.17px;word-spacing:-1.13px;}
#t10_321{left:96px;bottom:606px;letter-spacing:-0.13px;word-spacing:-0.52px;}
#t11_321{left:274px;bottom:613px;}
#t12_321{left:289px;bottom:606px;letter-spacing:-0.16px;word-spacing:-0.42px;}
#t13_321{left:96px;bottom:590px;letter-spacing:-0.19px;word-spacing:-0.4px;}
#t14_321{left:70px;bottom:563px;}
#t15_321{left:96px;bottom:567px;letter-spacing:-0.15px;word-spacing:-0.43px;}
#t16_321{left:96px;bottom:550px;letter-spacing:-0.15px;word-spacing:-0.43px;}
#t17_321{left:96px;bottom:533px;letter-spacing:-0.15px;word-spacing:-0.52px;}
#t18_321{left:96px;bottom:516px;letter-spacing:-0.18px;word-spacing:-1.03px;}
#t19_321{left:96px;bottom:499px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t1a_321{left:331px;bottom:506px;}
#t1b_321{left:96px;bottom:477px;letter-spacing:-0.17px;word-spacing:-0.45px;}
#t1c_321{left:96px;bottom:460px;letter-spacing:-0.16px;word-spacing:-0.93px;}
#t1d_321{left:565px;bottom:460px;letter-spacing:-0.15px;word-spacing:-0.96px;}
#t1e_321{left:96px;bottom:443px;letter-spacing:-0.14px;word-spacing:-0.43px;}
#t1f_321{left:96px;bottom:426px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1g_321{left:96px;bottom:403px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t1h_321{left:70px;bottom:377px;}
#t1i_321{left:96px;bottom:380px;letter-spacing:-0.15px;word-spacing:-0.89px;}
#t1j_321{left:96px;bottom:364px;letter-spacing:-0.16px;word-spacing:-1.05px;}
#t1k_321{left:381px;bottom:364px;letter-spacing:-0.15px;word-spacing:-1.07px;}
#t1l_321{left:96px;bottom:347px;letter-spacing:-0.16px;word-spacing:-0.4px;}
#t1m_321{left:96px;bottom:330px;letter-spacing:-0.16px;word-spacing:-0.48px;}
#t1n_321{left:96px;bottom:307px;letter-spacing:-0.17px;word-spacing:-0.62px;}
#t1o_321{left:96px;bottom:290px;letter-spacing:-0.15px;word-spacing:-0.42px;}
#t1p_321{left:96px;bottom:273px;letter-spacing:-0.15px;word-spacing:-0.43px;}
#t1q_321{left:96px;bottom:257px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t1r_321{left:96px;bottom:240px;letter-spacing:-0.14px;word-spacing:-0.95px;}
#t1s_321{left:96px;bottom:223px;letter-spacing:-0.16px;word-spacing:-0.42px;}
#t1t_321{left:96px;bottom:200px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t1u_321{left:96px;bottom:183px;letter-spacing:-0.17px;word-spacing:-1.21px;}
#t1v_321{left:96px;bottom:166px;letter-spacing:-0.16px;word-spacing:-0.65px;}
#t1w_321{left:70px;bottom:133px;letter-spacing:-0.11px;}
#t1x_321{left:92px;bottom:133px;letter-spacing:-0.11px;}
#t1y_321{left:92px;bottom:116px;letter-spacing:-0.11px;}

.s1_321{font-size:12px;font-family:NeoSansIntel_pgv;color:#000;}
.s2_321{font-size:14px;font-family:NeoSansIntel_pgv;color:#0860A8;}
.s3_321{font-size:21px;font-family:NeoSansIntelMedium_pgu;color:#0860A8;}
.s4_321{font-size:14px;font-family:Verdana_13-;color:#000;}
.s5_321{font-size:21px;font-family:TimesNewRoman_143;color:#000;}
.s6_321{font-size:11px;font-family:Verdana_13-;color:#000;}
.s7_321{font-size:14px;font-family:NeoSansIntel_pgv;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts321" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_pgu;
	src: url("fonts/NeoSansIntelMedium_pgu.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_pgv;
	src: url("fonts/NeoSansIntel_pgv.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_143;
	src: url("fonts/TimesNewRoman_143.woff") format("woff");
}

@font-face {
	font-family: Verdana_13-;
	src: url("fonts/Verdana_13-.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg321Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg321" style="-webkit-user-select: none;"><object width="935" height="1210" data="321/321.svg" type="image/svg+xml" id="pdf321" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_321" class="t s1_321">Vol. 1 </span><span id="t2_321" class="t s1_321">13-5 </span>
<span id="t3_321" class="t s2_321">MANAGING STATE USING THE XSAVE FEATURE SET </span>
<span id="t4_321" class="t s3_321">13.3 </span><span id="t5_321" class="t s3_321">ENABLING THE XSAVE FEATURE SET AND XSAVE-ENABLED FEATURES </span>
<span id="t6_321" class="t s4_321">Software enables the XSAVE feature set by setting CR4.OSXSAVE[bit 18] to 1 (e.g., with the MOV to CR4 instruc- </span>
<span id="t7_321" class="t s4_321">tion). If this bit is 0, execution of any of XGETBV, XRSTOR, XRSTORS, XSAVE, XSAVEC, XSAVEOPT, XSAVES, and </span>
<span id="t8_321" class="t s4_321">XSETBV causes an invalid-opcode exception (#UD). </span>
<span id="t9_321" class="t s4_321">When CR4.OSXSAVE = 1 and CPL = 0, executing the XSETBV instruction with ECX = 0 writes the 64-bit value in </span>
<span id="ta_321" class="t s4_321">EDX:EAX to XCR0 (EAX is written to XCR0[31:0] and EDX to XCR0[63:32]). (Execution of the XSETBV instruction </span>
<span id="tb_321" class="t s4_321">causes a general-protection fault — #GP — if CPL </span><span id="tc_321" class="t s4_321">&gt; 0.) The following items provide details regarding individual bits </span>
<span id="td_321" class="t s4_321">in XCR0: </span>
<span id="te_321" class="t s5_321">• </span><span id="tf_321" class="t s4_321">XCR0[0] is associated with x87 state (see Section 13.5.1). XCR0[0] is always 1. It has that value coming out of </span>
<span id="tg_321" class="t s4_321">RESET. Executing the XSETBV instruction causes a general-protection fault (#GP) if ECX = 0 and EAX[0] is 0. </span>
<span id="th_321" class="t s5_321">• </span><span id="ti_321" class="t s4_321">XCR0[1] is associated with SSE state (see Section 13.5.2). Software can use the XSAVE feature set to manage </span>
<span id="tj_321" class="t s4_321">SSE state only if XCR0[1] = 1. The value of XCR0[1] in no way determines whether software can execute SSE </span>
<span id="tk_321" class="t s4_321">instructions (these instructions can be executed even if XCR0[1] = 0). </span>
<span id="tl_321" class="t s4_321">XCR0[1] is 0 coming out of RESET. As noted in Section 13.2, every processor that supports the XSAVE feature </span>
<span id="tm_321" class="t s4_321">set allows software to set XCR0[1]. </span>
<span id="tn_321" class="t s5_321">• </span><span id="to_321" class="t s4_321">XCR0[2] is associated with AVX state (see Section 13.5.3). Software can use the XSAVE feature set to manage </span>
<span id="tp_321" class="t s4_321">AVX state only if XCR0[2] </span><span id="tq_321" class="t s4_321">= 1. In addition, software can execute Intel AVX instructions only if CR4.OSXSAVE </span><span id="tr_321" class="t s4_321">= </span>
<span id="ts_321" class="t s4_321">XCR0[2] = 1. Otherwise, any execution of an Intel AVX instruction causes an invalid-opcode exception (#UD). </span>
<span id="tt_321" class="t s4_321">XCR0[2] is 0 coming out of RESET. As noted in Section 13.2, a processor allows software to set XCR0[2] if and </span>
<span id="tu_321" class="t s4_321">only if CPUID.(EAX=0DH,ECX=0):EAX[2] = 1. In addition, executing the XSETBV instruction causes a general- </span>
<span id="tv_321" class="t s4_321">protection fault (#GP) if ECX = 0 and EAX[2:1] has the value 10b; that is, software cannot enable the XSAVE </span>
<span id="tw_321" class="t s4_321">feature set for AVX state but not for SSE state. </span>
<span id="tx_321" class="t s4_321">As noted in Section 13.1, the processor will preserve AVX state unmodified if software clears XCR0[2]. </span>
<span id="ty_321" class="t s4_321">However, clearing XCR0[2] while AVX state is not in its initial configuration may cause SSE instructions to incur </span>
<span id="tz_321" class="t s4_321">a power and performance penalty. See Section 14.5.3, “Enable the Use Of XSAVE Feature Set And XSAVE State </span>
<span id="t10_321" class="t s4_321">Components,” of the Intel </span>
<span id="t11_321" class="t s6_321">® </span>
<span id="t12_321" class="t s4_321">64 and IA-32 Architectures Software Developer’s Manual, Volume 3A, for how </span>
<span id="t13_321" class="t s4_321">system software can avoid this penalty. </span>
<span id="t14_321" class="t s5_321">• </span><span id="t15_321" class="t s4_321">XCR0[4:3] are associated with MPX state (see Section 13.5.4). Software can use the XSAVE feature set to </span>
<span id="t16_321" class="t s4_321">manage MPX state only if XCR0[4:3] = 11b. In addition, MPX instructions operate as defined only if </span>
<span id="t17_321" class="t s4_321">CR4.OSXSAVE = 1 and XCR0[4:3] = 11b. Otherwise, execution of an MPX instruction causes no operation (as </span>
<span id="t18_321" class="t s4_321">a NOP instruction); in addition, executions of CALL, RET, JMP, and Jcc do not initialize the bounds registers, and </span>
<span id="t19_321" class="t s4_321">they ignore any F2H (BND) prefix. </span>
<span id="t1a_321" class="t s6_321">1 </span>
<span id="t1b_321" class="t s4_321">XCR0[4:3] have value 00b coming out of RESET. As noted in Section 13.2, a processor allows software to set </span>
<span id="t1c_321" class="t s4_321">XCR0[4:3] to 11b if and only if CPUID.(EAX=0DH,ECX=0):EAX[4:3] </span><span id="t1d_321" class="t s4_321">= 11b. In addition, executing the XSETBV </span>
<span id="t1e_321" class="t s4_321">instruction causes a general-protection fault (#GP) if ECX = 0, EAX[4:3] is neither 00b nor 11b; that is, </span>
<span id="t1f_321" class="t s4_321">software can enable the XSAVE feature set for MPX state only if it does so for both state components. </span>
<span id="t1g_321" class="t s4_321">As noted in Section 13.1, the processor will preserve MPX state unmodified if software clears XCR0[4:3]. </span>
<span id="t1h_321" class="t s5_321">• </span><span id="t1i_321" class="t s4_321">XCR0[7:5] are associated with AVX-512 state (see Section 13.5.5). Software can use the XSAVE feature set to </span>
<span id="t1j_321" class="t s4_321">manage AVX-512 state only if XCR0[7:5] </span><span id="t1k_321" class="t s4_321">= 111b. In addition, software can execute Intel AVX-512 instructions </span>
<span id="t1l_321" class="t s4_321">only if CR4.OSXSAVE = 1 and XCR0[7:5] = 111b. Otherwise, any execution of an Intel AVX-512 instruction </span>
<span id="t1m_321" class="t s4_321">causes an invalid-opcode exception (#UD). </span>
<span id="t1n_321" class="t s4_321">XCR0[7:5] have value 000b coming out of RESET. As noted in Section 13.2, a processor allows software to set </span>
<span id="t1o_321" class="t s4_321">XCR0[7:5] to 111b if and only if CPUID.(EAX=0DH,ECX=0):EAX[7:5] = 111b. In addition, executing the </span>
<span id="t1p_321" class="t s4_321">XSETBV instruction causes a general-protection fault (#GP) if ECX = 0, EAX[7:5] is not 000b, and any bit is </span>
<span id="t1q_321" class="t s4_321">clear in EAX[2:1] or EAX[7:5]; that is, software can enable the XSAVE feature set for AVX-512 state only if it </span>
<span id="t1r_321" class="t s4_321">does so for all three state components, and only if it also does so for AVX state and SSE state. This implies that </span>
<span id="t1s_321" class="t s4_321">the value of XCR0[7:5] is always either 000b or 111b. </span>
<span id="t1t_321" class="t s4_321">As noted in Section 13.1, the processor will preserve AVX-512 state unmodified if software clears XCR0[7:5]. </span>
<span id="t1u_321" class="t s4_321">However, clearing XCR0[7:5] while AVX-512 state is not in its initial configuration may cause SSE and Intel AVX </span>
<span id="t1v_321" class="t s4_321">instructions to incur a power and performance penalty. See Section 14.5.3, “Enable the Use Of XSAVE Feature </span>
<span id="t1w_321" class="t s7_321">1. </span><span id="t1x_321" class="t s7_321">Prior to the introduction of MPX, the opcodes defining MPX instructions operated as NOP, and the CALL, RET, JMP, and Jcc instruc- </span>
<span id="t1y_321" class="t s7_321">tions ignored any F2H prefix. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
