{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1434030236970 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Full Version " "Version 15.0.0 Build 145 04/22/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1434030236972 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 11 15:43:56 2015 " "Processing started: Thu Jun 11 15:43:56 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1434030236972 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1434030236972 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off PR_test -c ReconfigRev " "Command: quartus_map --read_settings_files=on --write_settings_files=off PR_test -c ReconfigRev" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1434030236972 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1434030237235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ticker_disp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ticker_disp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ticker_disp-behavior " "Found design unit 1: ticker_disp-behavior" {  } { { "ticker_disp.vhd" "" { Text "F:/Quartus/workspace/fpga_partial_reconfiguration/PR_Test/ticker_disp.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434030245533 ""} { "Info" "ISGN_ENTITY_NAME" "1 ticker_disp " "Found entity 1: ticker_disp" {  } { { "ticker_disp.vhd" "" { Text "F:/Quartus/workspace/fpga_partial_reconfiguration/PR_Test/ticker_disp.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434030245533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434030245533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pr_test_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pr_test_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PR_test_top-behv " "Found design unit 1: PR_test_top-behv" {  } { { "PR_test_top.vhd" "" { Text "F:/Quartus/workspace/fpga_partial_reconfiguration/PR_Test/PR_test_top.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434030245534 ""} { "Info" "ISGN_ENTITY_NAME" "1 PR_test_top " "Found entity 1: PR_test_top" {  } { { "PR_test_top.vhd" "" { Text "F:/Quartus/workspace/fpga_partial_reconfiguration/PR_Test/PR_test_top.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434030245534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434030245534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "freeze_region.vhd 2 1 " "Found 2 design units, including 1 entities, in source file freeze_region.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 freeze_region-behv " "Found design unit 1: freeze_region-behv" {  } { { "freeze_region.vhd" "" { Text "F:/Quartus/workspace/fpga_partial_reconfiguration/PR_Test/freeze_region.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434030245535 ""} { "Info" "ISGN_ENTITY_NAME" "1 freeze_region " "Found entity 1: freeze_region" {  } { { "freeze_region.vhd" "" { Text "F:/Quartus/workspace/fpga_partial_reconfiguration/PR_Test/freeze_region.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434030245535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434030245535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pr_states.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pr_states.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pr_states-rtl " "Found design unit 1: pr_states-rtl" {  } { { "pr_states.vhd" "" { Text "F:/Quartus/workspace/fpga_partial_reconfiguration/PR_Test/pr_states.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434030245536 ""} { "Info" "ISGN_ENTITY_NAME" "1 pr_states " "Found entity 1: pr_states" {  } { { "pr_states.vhd" "" { Text "F:/Quartus/workspace/fpga_partial_reconfiguration/PR_Test/pr_states.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434030245536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434030245536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pr_engine.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pr_engine.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pr_engine-behv " "Found design unit 1: pr_engine-behv" {  } { { "pr_engine.vhd" "" { Text "F:/Quartus/workspace/fpga_partial_reconfiguration/PR_Test/pr_engine.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434030245537 ""} { "Info" "ISGN_ENTITY_NAME" "1 pr_engine " "Found entity 1: pr_engine" {  } { { "pr_engine.vhd" "" { Text "F:/Quartus/workspace/fpga_partial_reconfiguration/PR_Test/pr_engine.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434030245537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434030245537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pr_cb_interface.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pr_cb_interface.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pr_cb_interface-behv " "Found design unit 1: pr_cb_interface-behv" {  } { { "pr_cb_interface.vhd" "" { Text "F:/Quartus/workspace/fpga_partial_reconfiguration/PR_Test/pr_cb_interface.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434030245538 ""} { "Info" "ISGN_ENTITY_NAME" "1 pr_cb_interface " "Found entity 1: pr_cb_interface" {  } { { "pr_cb_interface.vhd" "" { Text "F:/Quartus/workspace/fpga_partial_reconfiguration/PR_Test/pr_cb_interface.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434030245538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434030245538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pr_user_host.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pr_user_host.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pr_user_host-behv " "Found design unit 1: pr_user_host-behv" {  } { { "pr_user_host.vhd" "" { Text "F:/Quartus/workspace/fpga_partial_reconfiguration/PR_Test/pr_user_host.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434030245539 ""} { "Info" "ISGN_ENTITY_NAME" "1 pr_user_host " "Found entity 1: pr_user_host" {  } { { "pr_user_host.vhd" "" { Text "F:/Quartus/workspace/fpga_partial_reconfiguration/PR_Test/pr_user_host.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434030245539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434030245539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pr_cb_states.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pr_cb_states.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pr_cb_states-behv " "Found design unit 1: pr_cb_states-behv" {  } { { "pr_cb_states.vhd" "" { Text "F:/Quartus/workspace/fpga_partial_reconfiguration/PR_Test/pr_cb_states.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434030245540 ""} { "Info" "ISGN_ENTITY_NAME" "1 pr_cb_states " "Found entity 1: pr_cb_states" {  } { { "pr_cb_states.vhd" "" { Text "F:/Quartus/workspace/fpga_partial_reconfiguration/PR_Test/pr_cb_states.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434030245540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434030245540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_bitstream.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rom_bitstream.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rom_bitstream-behv " "Found design unit 1: rom_bitstream-behv" {  } { { "rom_bitstream.vhd" "" { Text "F:/Quartus/workspace/fpga_partial_reconfiguration/PR_Test/rom_bitstream.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434030245541 ""} { "Info" "ISGN_ENTITY_NAME" "1 rom_bitstream " "Found entity 1: rom_bitstream" {  } { { "rom_bitstream.vhd" "" { Text "F:/Quartus/workspace/fpga_partial_reconfiguration/PR_Test/rom_bitstream.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434030245541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434030245541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "persona1_rom_pr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file persona1_rom_pr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 persona1_rom_pr-behv " "Found design unit 1: persona1_rom_pr-behv" {  } { { "persona1_rom_pr.vhd" "" { Text "F:/Quartus/workspace/fpga_partial_reconfiguration/PR_Test/persona1_rom_pr.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434030245543 ""} { "Info" "ISGN_ENTITY_NAME" "1 persona1_rom_pr " "Found entity 1: persona1_rom_pr" {  } { { "persona1_rom_pr.vhd" "" { Text "F:/Quartus/workspace/fpga_partial_reconfiguration/PR_Test/persona1_rom_pr.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434030245543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434030245543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "persona2_rom_pr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file persona2_rom_pr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 persona2_rom_pr-behv " "Found design unit 1: persona2_rom_pr-behv" {  } { { "persona2_rom_pr.vhd" "" { Text "F:/Quartus/workspace/fpga_partial_reconfiguration/PR_Test/persona2_rom_pr.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434030245544 ""} { "Info" "ISGN_ENTITY_NAME" "1 persona2_rom_pr " "Found entity 1: persona2_rom_pr" {  } { { "persona2_rom_pr.vhd" "" { Text "F:/Quartus/workspace/fpga_partial_reconfiguration/PR_Test/persona2_rom_pr.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434030245544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434030245544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led_wrapper_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file led_wrapper_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 led_wrapper-behv " "Found design unit 1: led_wrapper-behv" {  } { { "led_wrapper_2.vhd" "" { Text "F:/Quartus/workspace/fpga_partial_reconfiguration/PR_Test/led_wrapper_2.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434030245544 ""} { "Info" "ISGN_ENTITY_NAME" "1 led_wrapper " "Found entity 1: led_wrapper" {  } { { "led_wrapper_2.vhd" "" { Text "F:/Quartus/workspace/fpga_partial_reconfiguration/PR_Test/led_wrapper_2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434030245544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434030245544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led_flash_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file led_flash_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 led_flash_2-behv " "Found design unit 1: led_flash_2-behv" {  } { { "led_flash_2.vhd" "" { Text "F:/Quartus/workspace/fpga_partial_reconfiguration/PR_Test/led_flash_2.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434030245545 ""} { "Info" "ISGN_ENTITY_NAME" "1 led_flash_2 " "Found entity 1: led_flash_2" {  } { { "led_flash_2.vhd" "" { Text "F:/Quartus/workspace/fpga_partial_reconfiguration/PR_Test/led_flash_2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434030245545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434030245545 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "PR_test_top " "Elaborating entity \"PR_test_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1434030245590 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pr_freeze_reg1 PR_test_top.vhd(81) " "Verilog HDL or VHDL warning at PR_test_top.vhd(81): object \"pr_freeze_reg1\" assigned a value but never read" {  } { { "PR_test_top.vhd" "" { Text "F:/Quartus/workspace/fpga_partial_reconfiguration/PR_Test/PR_test_top.vhd" 81 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1434030245590 "|PR_test_top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "really_done PR_test_top.vhd(82) " "Verilog HDL or VHDL warning at PR_test_top.vhd(82): object \"really_done\" assigned a value but never read" {  } { { "PR_test_top.vhd" "" { Text "F:/Quartus/workspace/fpga_partial_reconfiguration/PR_Test/PR_test_top.vhd" 82 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1434030245591 "|PR_test_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "freeze_region freeze_region:freeze_region_inst " "Elaborating entity \"freeze_region\" for hierarchy \"freeze_region:freeze_region_inst\"" {  } { { "PR_test_top.vhd" "freeze_region_inst" { Text "F:/Quartus/workspace/fpga_partial_reconfiguration/PR_Test/PR_test_top.vhd" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434030245591 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "second_leds freeze_region.vhd(9) " "VHDL Signal Declaration warning at freeze_region.vhd(9): used implicit default value for signal \"second_leds\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "freeze_region.vhd" "" { Text "F:/Quartus/workspace/fpga_partial_reconfiguration/PR_Test/freeze_region.vhd" 9 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1434030245592 "|PR_test_top|freeze_region:freeze_region_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led_wrapper freeze_region:freeze_region_inst\|led_wrapper:led_wrapper_inst " "Elaborating entity \"led_wrapper\" for hierarchy \"freeze_region:freeze_region_inst\|led_wrapper:led_wrapper_inst\"" {  } { { "freeze_region.vhd" "led_wrapper_inst" { Text "F:/Quartus/workspace/fpga_partial_reconfiguration/PR_Test/freeze_region.vhd" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434030245592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led_flash_2 freeze_region:freeze_region_inst\|led_wrapper:led_wrapper_inst\|led_flash_2:led_flash_inst_2 " "Elaborating entity \"led_flash_2\" for hierarchy \"freeze_region:freeze_region_inst\|led_wrapper:led_wrapper_inst\|led_flash_2:led_flash_inst_2\"" {  } { { "led_wrapper_2.vhd" "led_flash_inst_2" { Text "F:/Quartus/workspace/fpga_partial_reconfiguration/PR_Test/led_wrapper_2.vhd" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434030245593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pr_user_host pr_user_host:pr_user_host_inst " "Elaborating entity \"pr_user_host\" for hierarchy \"pr_user_host:pr_user_host_inst\"" {  } { { "PR_test_top.vhd" "pr_user_host_inst" { Text "F:/Quartus/workspace/fpga_partial_reconfiguration/PR_Test/PR_test_top.vhd" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434030245594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pr_states pr_user_host:pr_user_host_inst\|pr_states:pr_states_inst " "Elaborating entity \"pr_states\" for hierarchy \"pr_user_host:pr_user_host_inst\|pr_states:pr_states_inst\"" {  } { { "pr_user_host.vhd" "pr_states_inst" { Text "F:/Quartus/workspace/fpga_partial_reconfiguration/PR_Test/pr_user_host.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434030245595 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pr_engine pr_user_host:pr_user_host_inst\|pr_engine:pr_engine_inst " "Elaborating entity \"pr_engine\" for hierarchy \"pr_user_host:pr_user_host_inst\|pr_engine:pr_engine_inst\"" {  } { { "pr_user_host.vhd" "pr_engine_inst" { Text "F:/Quartus/workspace/fpga_partial_reconfiguration/PR_Test/pr_user_host.vhd" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434030245596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_bitstream pr_user_host:pr_user_host_inst\|pr_engine:pr_engine_inst\|rom_bitstream:rom_bitstream_inst " "Elaborating entity \"rom_bitstream\" for hierarchy \"pr_user_host:pr_user_host_inst\|pr_engine:pr_engine_inst\|rom_bitstream:rom_bitstream_inst\"" {  } { { "pr_engine.vhd" "rom_bitstream_inst" { Text "F:/Quartus/workspace/fpga_partial_reconfiguration/PR_Test/pr_engine.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434030245597 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "persona1_rom_pr pr_user_host:pr_user_host_inst\|pr_engine:pr_engine_inst\|rom_bitstream:rom_bitstream_inst\|persona1_rom_pr:persona1_rom_pr_inst " "Elaborating entity \"persona1_rom_pr\" for hierarchy \"pr_user_host:pr_user_host_inst\|pr_engine:pr_engine_inst\|rom_bitstream:rom_bitstream_inst\|persona1_rom_pr:persona1_rom_pr_inst\"" {  } { { "rom_bitstream.vhd" "persona1_rom_pr_inst" { Text "F:/Quartus/workspace/fpga_partial_reconfiguration/PR_Test/rom_bitstream.vhd" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434030245598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram pr_user_host:pr_user_host_inst\|pr_engine:pr_engine_inst\|rom_bitstream:rom_bitstream_inst\|persona1_rom_pr:persona1_rom_pr_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"pr_user_host:pr_user_host_inst\|pr_engine:pr_engine_inst\|rom_bitstream:rom_bitstream_inst\|persona1_rom_pr:persona1_rom_pr_inst\|altsyncram:altsyncram_component\"" {  } { { "persona1_rom_pr.vhd" "altsyncram_component" { Text "F:/Quartus/workspace/fpga_partial_reconfiguration/PR_Test/persona1_rom_pr.vhd" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434030245621 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pr_user_host:pr_user_host_inst\|pr_engine:pr_engine_inst\|rom_bitstream:rom_bitstream_inst\|persona1_rom_pr:persona1_rom_pr_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"pr_user_host:pr_user_host_inst\|pr_engine:pr_engine_inst\|rom_bitstream:rom_bitstream_inst\|persona1_rom_pr:persona1_rom_pr_inst\|altsyncram:altsyncram_component\"" {  } { { "persona1_rom_pr.vhd" "" { Text "F:/Quartus/workspace/fpga_partial_reconfiguration/PR_Test/persona1_rom_pr.vhd" 64 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1434030245622 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pr_user_host:pr_user_host_inst\|pr_engine:pr_engine_inst\|rom_bitstream:rom_bitstream_inst\|persona1_rom_pr:persona1_rom_pr_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"pr_user_host:pr_user_host_inst\|pr_engine:pr_engine_inst\|rom_bitstream:rom_bitstream_inst\|persona1_rom_pr:persona1_rom_pr_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434030245623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434030245623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434030245623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434030245623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file persona1_rom_pr.mif " "Parameter \"init_file\" = \"persona1_rom_pr.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434030245623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 650000 " "Parameter \"numwords_a\" = \"650000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434030245623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434030245623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434030245623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434030245623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434030245623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434030245623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434030245623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434030245623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 20 " "Parameter \"widthad_a\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434030245623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434030245623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434030245623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434030245623 ""}  } { { "persona1_rom_pr.vhd" "" { Text "F:/Quartus/workspace/fpga_partial_reconfiguration/PR_Test/persona1_rom_pr.vhd" 64 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1434030245623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_75k1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_75k1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_75k1 " "Found entity 1: altsyncram_75k1" {  } { { "db/altsyncram_75k1.tdf" "" { Text "F:/Quartus/workspace/fpga_partial_reconfiguration/PR_Test/db/altsyncram_75k1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434030245869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434030245869 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_75k1 pr_user_host:pr_user_host_inst\|pr_engine:pr_engine_inst\|rom_bitstream:rom_bitstream_inst\|persona1_rom_pr:persona1_rom_pr_inst\|altsyncram:altsyncram_component\|altsyncram_75k1:auto_generated " "Elaborating entity \"altsyncram_75k1\" for hierarchy \"pr_user_host:pr_user_host_inst\|pr_engine:pr_engine_inst\|rom_bitstream:rom_bitstream_inst\|persona1_rom_pr:persona1_rom_pr_inst\|altsyncram:altsyncram_component\|altsyncram_75k1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "f:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434030245870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_q2a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_q2a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_q2a " "Found entity 1: decode_q2a" {  } { { "db/decode_q2a.tdf" "" { Text "F:/Quartus/workspace/fpga_partial_reconfiguration/PR_Test/db/decode_q2a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434030245930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434030245930 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_q2a pr_user_host:pr_user_host_inst\|pr_engine:pr_engine_inst\|rom_bitstream:rom_bitstream_inst\|persona1_rom_pr:persona1_rom_pr_inst\|altsyncram:altsyncram_component\|altsyncram_75k1:auto_generated\|decode_q2a:rden_decode " "Elaborating entity \"decode_q2a\" for hierarchy \"pr_user_host:pr_user_host_inst\|pr_engine:pr_engine_inst\|rom_bitstream:rom_bitstream_inst\|persona1_rom_pr:persona1_rom_pr_inst\|altsyncram:altsyncram_component\|altsyncram_75k1:auto_generated\|decode_q2a:rden_decode\"" {  } { { "db/altsyncram_75k1.tdf" "rden_decode" { Text "F:/Quartus/workspace/fpga_partial_reconfiguration/PR_Test/db/altsyncram_75k1.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434030245930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_0jb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_0jb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_0jb " "Found entity 1: mux_0jb" {  } { { "db/mux_0jb.tdf" "" { Text "F:/Quartus/workspace/fpga_partial_reconfiguration/PR_Test/db/mux_0jb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434030246013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434030246013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_0jb pr_user_host:pr_user_host_inst\|pr_engine:pr_engine_inst\|rom_bitstream:rom_bitstream_inst\|persona1_rom_pr:persona1_rom_pr_inst\|altsyncram:altsyncram_component\|altsyncram_75k1:auto_generated\|mux_0jb:mux2 " "Elaborating entity \"mux_0jb\" for hierarchy \"pr_user_host:pr_user_host_inst\|pr_engine:pr_engine_inst\|rom_bitstream:rom_bitstream_inst\|persona1_rom_pr:persona1_rom_pr_inst\|altsyncram:altsyncram_component\|altsyncram_75k1:auto_generated\|mux_0jb:mux2\"" {  } { { "db/altsyncram_75k1.tdf" "mux2" { Text "F:/Quartus/workspace/fpga_partial_reconfiguration/PR_Test/db/altsyncram_75k1.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434030246013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "persona2_rom_pr pr_user_host:pr_user_host_inst\|pr_engine:pr_engine_inst\|rom_bitstream:rom_bitstream_inst\|persona2_rom_pr:persona2_rom_pr_inst " "Elaborating entity \"persona2_rom_pr\" for hierarchy \"pr_user_host:pr_user_host_inst\|pr_engine:pr_engine_inst\|rom_bitstream:rom_bitstream_inst\|persona2_rom_pr:persona2_rom_pr_inst\"" {  } { { "rom_bitstream.vhd" "persona2_rom_pr_inst" { Text "F:/Quartus/workspace/fpga_partial_reconfiguration/PR_Test/rom_bitstream.vhd" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434030246062 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pr_cb_interface pr_user_host:pr_user_host_inst\|pr_engine:pr_engine_inst\|pr_cb_interface:pr_cb_interface_inst " "Elaborating entity \"pr_cb_interface\" for hierarchy \"pr_user_host:pr_user_host_inst\|pr_engine:pr_engine_inst\|pr_cb_interface:pr_cb_interface_inst\"" {  } { { "pr_engine.vhd" "pr_cb_interface_inst" { Text "F:/Quartus/workspace/fpga_partial_reconfiguration/PR_Test/pr_engine.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434030246085 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "crc_error_reg pr_cb_interface.vhd(53) " "Verilog HDL or VHDL warning at pr_cb_interface.vhd(53): object \"crc_error_reg\" assigned a value but never read" {  } { { "pr_cb_interface.vhd" "" { Text "F:/Quartus/workspace/fpga_partial_reconfiguration/PR_Test/pr_cb_interface.vhd" 53 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1434030246086 "|PR_test_top|pr_user_host:pr_user_host_inst|pr_engine:pr_engine_inst|pr_cb_interface:pr_cb_interface_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pr_cb_states pr_user_host:pr_user_host_inst\|pr_engine:pr_engine_inst\|pr_cb_interface:pr_cb_interface_inst\|pr_cb_states:pr_cb_states_inst " "Elaborating entity \"pr_cb_states\" for hierarchy \"pr_user_host:pr_user_host_inst\|pr_engine:pr_engine_inst\|pr_cb_interface:pr_cb_interface_inst\|pr_cb_states:pr_cb_states_inst\"" {  } { { "pr_cb_interface.vhd" "pr_cb_states_inst" { Text "F:/Quartus/workspace/fpga_partial_reconfiguration/PR_Test/pr_cb_interface.vhd" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434030246086 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "really_done pr_cb_states.vhd(15) " "VHDL Signal Declaration warning at pr_cb_states.vhd(15): used implicit default value for signal \"really_done\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "pr_cb_states.vhd" "" { Text "F:/Quartus/workspace/fpga_partial_reconfiguration/PR_Test/pr_cb_states.vhd" 15 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1434030246087 "|PR_test_top|pr_user_host:pr_user_host_inst|pr_engine:pr_engine_inst|pr_cb_interface:pr_cb_interface_inst|pr_cb_states:pr_cb_states_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ticker_disp ticker_disp:ticker_inst " "Elaborating entity \"ticker_disp\" for hierarchy \"ticker_disp:ticker_inst\"" {  } { { "PR_test_top.vhd" "ticker_inst" { Text "F:/Quartus/workspace/fpga_partial_reconfiguration/PR_Test/PR_test_top.vhd" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434030246088 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "max_count ticker_disp.vhd(18) " "VHDL Signal Declaration warning at ticker_disp.vhd(18): used explicit default value for signal \"max_count\" because signal was never assigned a value" {  } { { "ticker_disp.vhd" "" { Text "F:/Quartus/workspace/fpga_partial_reconfiguration/PR_Test/ticker_disp.vhd" 18 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1434030246090 "|PR_test_top|ticker_disp:ticker_inst"}
{ "Info" "ISGN_QIC_SYNTHESIS_TOP_ONE" "" "1 design partition requires Analysis and Synthesis" { { "Info" "ISGN_QIC_SYNTHESIS_REASON_SOURCE" "led_wrapper:led_wrapper_inst " "Partition \"led_wrapper:led_wrapper_inst\" requires synthesis because its netlist type is Source File" {  } {  } 0 12210 "Partition \"%1!s!\" requires synthesis because its netlist type is Source File" 0 0 "Quartus II" 0 -1 1434030246855 ""}  } {  } 0 12205 "1 design partition requires Analysis and Synthesis" 0 0 "Quartus II" 0 -1 1434030246855 ""}
{ "Info" "ISGN_QIC_NO_SYNTHESIS_TOP_ONE" "" "1 design partition does not require synthesis" { { "Info" "ISGN_QIC_NO_SYNTHESIS_INPUT_PERSONA" "Top " "Partition \"Top\" does not require synthesis because it has an input persona" {  } {  } 0 12226 "Partition \"%1!s!\" does not require synthesis because it has an input persona" 0 0 "Quartus II" 0 -1 1434030246855 ""}  } {  } 0 12207 "1 design partition does not require synthesis" 0 0 "Quartus II" 0 -1 1434030246855 ""}
{ "Info" "IQSYN_SYNTHESIZE_PARTITION" "led_wrapper:led_wrapper_inst " "Starting Logic Optimization and Technology Mapping for Partition led_wrapper:led_wrapper_inst" {  } { { "freeze_region.vhd" "led_wrapper_inst" { Text "F:/Quartus/workspace/fpga_partial_reconfiguration/PR_Test/freeze_region.vhd" 33 0 0 } }  } 0 281019 "Starting Logic Optimization and Technology Mapping for Partition %1!s!" 0 0 "Quartus II" 0 -1 1434030248021 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "led_wrapper:led_wrapper_inst " "Timing-Driven Synthesis is running on partition \"led_wrapper:led_wrapper_inst\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1434030248149 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "120 " "Implemented 120 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1434030248358 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1434030248358 ""} { "Info" "ICUT_CUT_TM_LCELLS" "114 " "Implemented 114 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1434030248358 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1434030248358 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "867 " "Peak virtual memory: 867 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1434030248444 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 11 15:44:08 2015 " "Processing ended: Thu Jun 11 15:44:08 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1434030248444 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1434030248444 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1434030248444 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1434030248444 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1434030250306 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Partition Merge Quartus II 64-Bit " "Running Quartus II 64-Bit Partition Merge" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Full Version " "Version 15.0.0 Build 145 04/22/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1434030250307 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 11 15:44:10 2015 " "Processing started: Thu Jun 11 15:44:10 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1434030250307 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1434030250307 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_cdb --read_settings_files=off --write_settings_files=off PR_test -c ReconfigRev --merge=on " "Command: quartus_cdb --read_settings_files=off --write_settings_files=off PR_test -c ReconfigRev --merge=on" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1434030250308 ""}
{ "Info" "IAMERGE_PARTITION_SOURCE_POST_FIT" "Top " "Using previously generated Fitter netlist for partition \"Top\"" {  } {  } 0 35006 "Using previously generated Fitter netlist for partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1434030250821 ""}
{ "Info" "IAMERGE_PARTITION_SOURCE_SOURCE" "led_wrapper:led_wrapper_inst " "Using synthesis netlist for partition \"led_wrapper:led_wrapper_inst\"" {  } { { "freeze_region.vhd" "" { Text "F:/Quartus/workspace/fpga_partial_reconfiguration/PR_Test/freeze_region.vhd" 33 0 0 } }  } 0 35007 "Using synthesis netlist for partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1434030251214 ""}
{ "Info" "IAMERGE_ATOM_BLACKBOX_RESOLVED" "2 " "Resolved and merged 2 partition(s)" {  } {  } 0 35002 "Resolved and merged %1!d! partition(s)" 0 0 "Quartus II" 0 -1 1434030251338 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1434030251346 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1434030251346 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PR_reset_button " "No output dependent on input pin \"PR_reset_button\"" {  } { { "PR_test_top.vhd" "" { Text "F:/Quartus/workspace/fpga_partial_reconfiguration/PR_Test/PR_test_top.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1434030251794 "|PR_test_top|PR_reset_button"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PR1_button " "No output dependent on input pin \"PR1_button\"" {  } { { "PR_test_top.vhd" "" { Text "F:/Quartus/workspace/fpga_partial_reconfiguration/PR_Test/PR_test_top.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1434030251794 "|PR_test_top|PR1_button"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dir_switch_1 " "No output dependent on input pin \"dir_switch_1\"" {  } { { "PR_test_top.vhd" "" { Text "F:/Quartus/workspace/fpga_partial_reconfiguration/PR_Test/PR_test_top.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1434030251794 "|PR_test_top|dir_switch_1"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1434030251794 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "404 " "Implemented 404 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1434030251796 ""} { "Info" "ICUT_CUT_TM_OPINS" "52 " "Implemented 52 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1434030251796 ""} { "Info" "ICUT_CUT_TM_LCELLS" "347 " "Implemented 347 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1434030251796 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1434030251796 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Partition Merge 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit Partition Merge was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "810 " "Peak virtual memory: 810 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1434030251908 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 11 15:44:11 2015 " "Processing ended: Thu Jun 11 15:44:11 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1434030251908 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1434030251908 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1434030251908 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1434030251908 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1434030253871 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Full Version " "Version 15.0.0 Build 145 04/22/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1434030253873 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 11 15:44:13 2015 " "Processing started: Thu Jun 11 15:44:13 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1434030253873 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1434030253873 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off PR_test -c ReconfigRev " "Command: quartus_fit --read_settings_files=off --write_settings_files=off PR_test -c ReconfigRev" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1434030253873 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1434030253932 ""}
{ "Info" "0" "" "Project  = PR_test" {  } {  } 0 0 "Project  = PR_test" 0 0 "Fitter" 0 0 1434030253932 ""}
{ "Info" "0" "" "Revision = ReconfigRev" {  } {  } 0 0 "Revision = ReconfigRev" 0 0 "Fitter" 0 0 1434030253932 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1434030254470 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "ReconfigRev 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"ReconfigRev\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1434030254493 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1434030254539 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1434030254539 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1434030254983 ""}
{ "Info" "IFITCC_FITCC_QIC_PARTITION_SUMMARY" "75.67 2 0 3 " "Fitter is preserving placement for 75.67 percent of the design from 2 Post-Fit partition(s) and 0 imported partition(s) of 3 total partition(s)" {  } {  } 0 171122 "Fitter is preserving placement for %1!s! percent of the design from %2!d! Post-Fit partition(s) and %3!d! imported partition(s) of %4!d! total partition(s)" 0 0 "Fitter" 0 -1 1434030255049 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1434030255059 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1434030265976 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1434030266052 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ReconfigRev.sdc " "Synopsys Design Constraints File file not found: 'ReconfigRev.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1434030266854 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1434030266854 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1434030266859 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1434030266859 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1434030266860 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1434030266867 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1434030266867 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1434030266867 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1434030266868 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1434030266868 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1434030266869 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1434030266869 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1434030266869 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1434030266870 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1434030266870 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1434030266870 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:11 " "Fitter preparation operations ending: elapsed time is 00:00:11" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1434030266893 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1434030272181 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1434030272308 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1434030272798 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1434030273143 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1434030273859 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1434030273859 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1434030275592 ""}
{ "Info" "IVPR20K_VPR_PR_CAN_USE_SCRUB_INSTRUCTIONS" "" "Fitter recommends that you use the SCRUB programming method for the smallest partial bitstream size." {  } {  } 0 188030 "Fitter recommends that you use the SCRUB programming method for the smallest partial bitstream size." 0 0 "Fitter" 0 -1 1434030289903 ""}
{ "Info" "IFITAPI_FITAPI_VPR_RCF_NUM_ROUTES_CONSTRAINED" "71.36 " "Router is attempting to preserve 71.36 percent of routes from an earlier compilation, a user specified Routing Constraints File, or internal routing requirements." {  } {  } 0 170239 "Router is attempting to preserve %1!s! percent of routes from an earlier compilation, a user specified Routing Constraints File, or internal routing requirements." 0 0 "Fitter" 0 -1 1434030290058 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "3 X78_Y11 X89_Y22 " "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X78_Y11 to location X89_Y22" {  } { { "loc" "" { Generic "F:/Quartus/workspace/fpga_partial_reconfiguration/PR_Test/" { { 1 { 0 "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X78_Y11 to location X89_Y22"} { { 12 { 0 ""} 78 11 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1434030291332 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1434030291332 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:14 " "Fitter routing operations ending: elapsed time is 00:00:14" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1434030292919 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1434030292919 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1434030292919 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.48 " "Total time spent on timing analysis during the Fitter is 0.48 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1434030294114 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1434030295129 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "F:/Quartus/workspace/fpga_partial_reconfiguration/PR_Test/output_files/ReconfigRev.fit.smsg " "Generated suppressed messages file F:/Quartus/workspace/fpga_partial_reconfiguration/PR_Test/output_files/ReconfigRev.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1434030295488 ""}
{ "Info" "IQTK_PR_PERSONA_CREATED_FOR_PR_PARTITION" "persona/ReconfigRev.ledwr_6aed1.persona led_wrapper:led_wrapper_inst " "Generating persona file \"persona/ReconfigRev.ledwr_6aed1.persona\" for reconfigurable partition \"led_wrapper:led_wrapper_inst\"" {  } {  } 0 142046 "Generating persona file \"%1!s!\" for reconfigurable partition \"%2!s!\"" 0 0 "Fitter" 0 -1 1434030295689 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 2 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "2528 " "Peak virtual memory: 2528 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1434030296049 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 11 15:44:56 2015 " "Processing ended: Thu Jun 11 15:44:56 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1434030296049 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:43 " "Elapsed time: 00:00:43" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1434030296049 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:59 " "Total CPU time (on all processors): 00:00:59" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1434030296049 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1434030296049 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1434030297973 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Full Version " "Version 15.0.0 Build 145 04/22/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1434030297975 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 11 15:44:57 2015 " "Processing started: Thu Jun 11 15:44:57 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1434030297975 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1434030297975 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off PR_test -c ReconfigRev " "Command: quartus_asm --read_settings_files=off --write_settings_files=off PR_test -c ReconfigRev" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1434030297975 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1434030305807 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "807 " "Peak virtual memory: 807 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1434030309758 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 11 15:45:09 2015 " "Processing ended: Thu Jun 11 15:45:09 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1434030309758 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1434030309758 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1434030309758 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1434030309758 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1434030310362 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1434030311726 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Full Version " "Version 15.0.0 Build 145 04/22/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1434030311728 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 11 15:45:11 2015 " "Processing started: Thu Jun 11 15:45:11 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1434030311728 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1434030311728 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta PR_test -c ReconfigRev " "Command: quartus_sta PR_test -c ReconfigRev" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1434030311728 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #11" {  } {  } 0 0 "qsta_default_script.tcl version: #11" 0 0 "Quartus II" 0 0 1434030311791 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1434030312319 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1434030312365 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1434030312365 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1434030312466 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1434030313961 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ReconfigRev.sdc " "Synopsys Design Constraints File file not found: 'ReconfigRev.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1434030314179 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1434030314179 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name system_clock system_clock " "create_clock -period 1.000 -name system_clock system_clock" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1434030314180 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1434030314180 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1434030314183 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1434030314212 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1434030314213 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Quartus II" 0 0 1434030314221 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1434030314304 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1434030314304 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.573 " "Worst-case setup slack is -6.573" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434030314309 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434030314309 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.573            -505.118 system_clock  " "   -6.573            -505.118 system_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434030314309 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1434030314309 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.669 " "Worst-case hold slack is 0.669" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434030314318 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434030314318 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.669               0.000 system_clock  " "    0.669               0.000 system_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434030314318 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1434030314318 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1434030314321 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1434030314324 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.833 " "Worst-case minimum pulse width slack is -0.833" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434030314327 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434030314327 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.833             -84.820 system_clock  " "   -0.833             -84.820 system_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434030314327 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1434030314327 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Quartus II" 0 0 1434030314345 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1434030314400 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1434030315360 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1434030315460 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1434030315480 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1434030315480 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.534 " "Worst-case setup slack is -6.534" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434030315483 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434030315483 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.534            -504.580 system_clock  " "   -6.534            -504.580 system_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434030315483 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1434030315483 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.655 " "Worst-case hold slack is 0.655" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434030315492 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434030315492 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.655               0.000 system_clock  " "    0.655               0.000 system_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434030315492 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1434030315492 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1434030315495 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1434030315498 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.866 " "Worst-case minimum pulse width slack is -0.866" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434030315501 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434030315501 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.866             -90.102 system_clock  " "   -0.866             -90.102 system_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434030315501 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1434030315501 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Quartus II" 0 0 1434030315518 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1434030315722 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1434030316708 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1434030316807 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1434030316813 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1434030316813 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.394 " "Worst-case setup slack is -3.394" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434030316816 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434030316816 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.394            -250.787 system_clock  " "   -3.394            -250.787 system_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434030316816 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1434030316816 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.320 " "Worst-case hold slack is 0.320" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434030316826 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434030316826 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.320               0.000 system_clock  " "    0.320               0.000 system_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434030316826 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1434030316826 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1434030316830 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1434030316834 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.791 " "Worst-case minimum pulse width slack is -0.791" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434030316863 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434030316863 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.791             -72.713 system_clock  " "   -0.791             -72.713 system_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434030316863 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1434030316863 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Quartus II" 0 0 1434030316880 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1434030317044 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1434030317966 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1434030318081 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1434030318087 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1434030318087 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.054 " "Worst-case setup slack is -3.054" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434030318092 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434030318092 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.054            -227.015 system_clock  " "   -3.054            -227.015 system_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434030318092 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1434030318092 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.314 " "Worst-case hold slack is 0.314" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434030318101 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434030318101 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.314               0.000 system_clock  " "    0.314               0.000 system_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434030318101 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1434030318101 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1434030318106 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1434030318109 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.743 " "Worst-case minimum pulse width slack is -0.743" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434030318118 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434030318118 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.743             -71.028 system_clock  " "   -0.743             -71.028 system_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434030318118 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1434030318118 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1434030319858 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1434030319859 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1063 " "Peak virtual memory: 1063 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1434030319939 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 11 15:45:19 2015 " "Processing ended: Thu Jun 11 15:45:19 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1434030319939 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1434030319939 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1434030319939 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1434030319939 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1434030321888 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Full Version " "Version 15.0.0 Build 145 04/22/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1434030321890 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 11 15:45:21 2015 " "Processing started: Thu Jun 11 15:45:21 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1434030321890 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1434030321890 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off PR_test -c ReconfigRev " "Command: quartus_eda --read_settings_files=off --write_settings_files=off PR_test -c ReconfigRev" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1434030321890 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation files although EDA timing simulation option is chosen." {  } {  } 0 10905 "Generated the EDA functional simulation files although EDA timing simulation option is chosen." 0 0 "Quartus II" 0 -1 1434030322668 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ReconfigRev.vho F:/Quartus/workspace/fpga_partial_reconfiguration/PR_Test/simulation/modelsim/ simulation " "Generated file ReconfigRev.vho in folder \"F:/Quartus/workspace/fpga_partial_reconfiguration/PR_Test/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1434030322866 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "668 " "Peak virtual memory: 668 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1434030322933 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 11 15:45:22 2015 " "Processing ended: Thu Jun 11 15:45:22 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1434030322933 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1434030322933 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1434030322933 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1434030322933 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 18 s " "Quartus II Full Compilation was successful. 0 errors, 18 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1434030323527 ""}
