

================================================================
== Vitis HLS Report for 'srcnn'
================================================================
* Date:           Tue Oct 31 16:56:00 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.542 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +------------+------------+------------+------------+------------+------------+---------+
    |     Latency (cycles)    |    Latency (absolute)   |         Interval        | Pipeline|
    |     min    |     max    |     min    |     max    |     min    |     max    |   Type  |
    +------------+------------+------------+------------+------------+------------+---------+
    |  3379699867|  3379699867|  33.797 sec|  33.797 sec|  3379699868|  3379699868|       no|
    +------------+------------+------------+------------+------------+------------+---------+

    + Detail: 
        * Instance: 
        +-----------------------------+------------------+------------+------------+------------+------------+------------+------------+---------+
        |                             |                  |     Latency (cycles)    |    Latency (absolute)   |         Interval        | Pipeline|
        |           Instance          |      Module      |     min    |     max    |     min    |     max    |     min    |     max    |   Type  |
        +-----------------------------+------------------+------------+------------+------------+------------+------------+------------+---------+
        |grp_srcnn_Pipeline_1_fu_202  |srcnn_Pipeline_1  |     4161602|     4161602|   41.616 ms|   41.616 ms|     4161602|     4161602|       no|
        |grp_srcnn_Pipeline_2_fu_209  |srcnn_Pipeline_2  |     2080802|     2080802|   20.808 ms|   20.808 ms|     2080802|     2080802|       no|
        |grp_srcnn_Pipeline_3_fu_216  |srcnn_Pipeline_3  |       65027|       65027|    0.650 ms|    0.650 ms|       65027|       65027|       no|
        |grp_conv1_fu_223             |conv1             |  3191864656|  3191864656|  31.919 sec|  31.919 sec|  3191864656|  3191864656|       no|
        |grp_conv2_fu_238             |conv2             |   121280626|   121280626|   1.213 sec|   1.213 sec|   121280626|   121280626|       no|
        |grp_conv3_fu_269             |conv3             |    60247126|    60247126|   0.602 sec|   0.602 sec|    60247126|    60247126|       no|
        +-----------------------------+------------------+------------+------------+------------+------------+------------+------------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       -|       -|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |       91|    14|   45729|   39284|    0|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     724|    -|
|Register         |        -|     -|     701|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |       91|    14|   46430|   40008|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |       31|     1|      19|      34|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------+--------------------------------+---------+----+-------+-------+-----+
    |               Instance              |             Module             | BRAM_18K| DSP|   FF  |  LUT  | URAM|
    +-------------------------------------+--------------------------------+---------+----+-------+-------+-----+
    |control_s_axi_U                      |control_s_axi                   |        0|   0|    526|    936|    0|
    |grp_conv1_fu_223                     |conv1                           |       40|   0|    975|   1793|    0|
    |grp_conv2_fu_238                     |conv2                           |       38|   7|   2780|   4999|    0|
    |grp_conv3_fu_269                     |conv3                           |        9|   2|  40195|  30206|    0|
    |fadd_32ns_32ns_32_4_full_dsp_1_U125  |fadd_32ns_32ns_32_4_full_dsp_1  |        0|   2|    227|    214|    0|
    |fcmp_32ns_32ns_1_2_no_dsp_1_U127     |fcmp_32ns_32ns_1_2_no_dsp_1     |        0|   0|      0|      0|    0|
    |fmul_32ns_32ns_32_3_max_dsp_1_U126   |fmul_32ns_32ns_32_3_max_dsp_1   |        0|   3|    128|    135|    0|
    |gmem_m_axi_U                         |gmem_m_axi                      |        4|   0|    830|    694|    0|
    |grp_srcnn_Pipeline_1_fu_202          |srcnn_Pipeline_1                |        0|   0|     25|    107|    0|
    |grp_srcnn_Pipeline_2_fu_209          |srcnn_Pipeline_2                |        0|   0|     24|    105|    0|
    |grp_srcnn_Pipeline_3_fu_216          |srcnn_Pipeline_3                |        0|   0|     19|     95|    0|
    +-------------------------------------+--------------------------------+---------+----+-------+-------+-----+
    |Total                                |                                |       91|  14|  45729|  39284|    0|
    +-------------------------------------+--------------------------------+---------+----+-------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +-------------------+-----+-----------+-----+-----------+
    |        Name       | LUT | Input Size| Bits| Total Bits|
    +-------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm          |  145|         30|    1|         30|
    |gmem_ARADDR        |   20|          4|   64|        256|
    |gmem_ARLEN         |   20|          4|   32|        128|
    |gmem_ARVALID       |   20|          4|    1|          4|
    |gmem_AWADDR        |   54|         10|   64|        640|
    |gmem_AWLEN         |   54|         10|   32|        320|
    |gmem_AWVALID       |   43|          8|    1|          8|
    |gmem_BREADY        |   43|          8|    1|          8|
    |gmem_RREADY        |   20|          4|    1|          4|
    |gmem_WDATA         |   37|          7|   32|        224|
    |gmem_WSTRB         |   37|          7|    4|         28|
    |gmem_WVALID        |   37|          7|    1|          7|
    |gmem_blk_n_AW      |    9|          2|    1|          2|
    |gmem_blk_n_B       |    9|          2|    1|          2|
    |grp_fu_423_ce      |   20|          4|    1|          4|
    |grp_fu_423_p0      |   20|          4|   32|        128|
    |grp_fu_423_p1      |   20|          4|   32|        128|
    |grp_fu_427_ce      |   20|          4|    1|          4|
    |grp_fu_427_p0      |   20|          4|   32|        128|
    |grp_fu_427_p1      |   20|          4|   32|        128|
    |grp_fu_431_ce      |   14|          3|    1|          3|
    |grp_fu_431_opcode  |   14|          3|    5|         15|
    |grp_fu_431_p0      |   14|          3|   32|         96|
    |grp_fu_431_p1      |   14|          3|   32|         96|
    +-------------------+-----+-----------+-----+-----------+
    |Total              |  724|        143|  436|       2391|
    +-------------------+-----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------+----+----+-----+-----------+
    |                   Name                   | FF | LUT| Bits| Const Bits|
    +------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                 |  29|   0|   29|          0|
    |conv1_output_ftmap_read_reg_369           |  64|   0|   64|          0|
    |conv1_weights_read_reg_375                |  64|   0|   64|          0|
    |conv2_output_ftmap_read_reg_358           |  64|   0|   64|          0|
    |conv2_weights_read_reg_364                |  64|   0|   64|          0|
    |conv3_weights_read_reg_353                |  64|   0|   64|          0|
    |empty_52_reg_418                          |  32|   0|   32|          0|
    |grp_conv1_fu_223_ap_start_reg             |   1|   0|    1|          0|
    |grp_conv2_fu_238_ap_start_reg             |   1|   0|    1|          0|
    |grp_conv3_fu_269_ap_start_reg             |   1|   0|    1|          0|
    |grp_srcnn_Pipeline_1_fu_202_ap_start_reg  |   1|   0|    1|          0|
    |grp_srcnn_Pipeline_2_fu_209_ap_start_reg  |   1|   0|    1|          0|
    |grp_srcnn_Pipeline_3_fu_216_ap_start_reg  |   1|   0|    1|          0|
    |input_ftmap_read_reg_380                  |  64|   0|   64|          0|
    |output_ftmap_read_reg_348                 |  64|   0|   64|          0|
    |trunc_ln1_reg_391                         |  62|   0|   62|          0|
    |trunc_ln2_reg_397                         |  62|   0|   62|          0|
    |trunc_ln_reg_385                          |  62|   0|   62|          0|
    +------------------------------------------+----+----+-----+-----------+
    |Total                                     | 701|   0|  701|          0|
    +------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|s_axi_control_AWVALID  |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_AWREADY  |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_AWADDR   |   in|    7|       s_axi|       control|        scalar|
|s_axi_control_WVALID   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_WREADY   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_WDATA    |   in|   32|       s_axi|       control|        scalar|
|s_axi_control_WSTRB    |   in|    4|       s_axi|       control|        scalar|
|s_axi_control_ARVALID  |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_ARREADY  |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_ARADDR   |   in|    7|       s_axi|       control|        scalar|
|s_axi_control_RVALID   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_RREADY   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_RDATA    |  out|   32|       s_axi|       control|        scalar|
|s_axi_control_RRESP    |  out|    2|       s_axi|       control|        scalar|
|s_axi_control_BVALID   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_BREADY   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_BRESP    |  out|    2|       s_axi|       control|        scalar|
|ap_clk                 |   in|    1|  ap_ctrl_hs|         srcnn|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|         srcnn|  return value|
|interrupt              |  out|    1|  ap_ctrl_hs|         srcnn|  return value|
|m_axi_gmem_AWVALID     |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWREADY     |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWADDR      |  out|   64|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWID        |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWLEN       |  out|    8|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWSIZE      |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWBURST     |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWLOCK      |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWCACHE     |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWPROT      |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWQOS       |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWREGION    |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWUSER      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WVALID      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WREADY      |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WDATA       |  out|   32|       m_axi|          gmem|       pointer|
|m_axi_gmem_WSTRB       |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_WLAST       |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WID         |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WUSER       |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARVALID     |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARREADY     |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARADDR      |  out|   64|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARID        |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARLEN       |  out|    8|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARSIZE      |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARBURST     |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARLOCK      |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARCACHE     |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARPROT      |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARQOS       |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARREGION    |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARUSER      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RVALID      |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RREADY      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RDATA       |   in|   32|       m_axi|          gmem|       pointer|
|m_axi_gmem_RLAST       |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RID         |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RUSER       |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RRESP       |   in|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_BVALID      |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_BREADY      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_BRESP       |   in|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_BID         |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_BUSER       |   in|    1|       m_axi|          gmem|       pointer|
|conv1_biases_address0  |  out|    6|   ap_memory|  conv1_biases|         array|
|conv1_biases_ce0       |  out|    1|   ap_memory|  conv1_biases|         array|
|conv1_biases_q0        |   in|   32|   ap_memory|  conv1_biases|         array|
|conv2_biases_address0  |  out|    5|   ap_memory|  conv2_biases|         array|
|conv2_biases_ce0       |  out|    1|   ap_memory|  conv2_biases|         array|
|conv2_biases_q0        |   in|   32|   ap_memory|  conv2_biases|         array|
|conv3_biases           |   in|   32|     ap_none|  conv3_biases|       pointer|
+-----------------------+-----+-----+------------+--------------+--------------+

