INFO: Reading User SDC file /sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/constraint/PCIe_EP_Demo_derived_constraints.sdc.
INFO: Reading User SDC file /sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/constraint/timing_user_constraints.sdc.
INFO: The option "Abort flow if errors are found in SDC" is turned ON in Project Settings> Design flow page. The Place & Route tool will fail if errors are found in associated SDC files. Please uncheck the option to ignore the errors and continue running the tool.

No errors or warnings found.
INFO: The option "Abort flow if errors are found in PDC" is turned ON in Project Settings> Design flow page. The Place & Route tool will fail if errors are found in associated PDC files. Please uncheck the option to ignore the errors and continue running the tool
***** Place and Route Configurations *****
Timing-driven            : ON
Power-driven             : OFF
I/O Register Combining   : ON
Global Pins Demotion     : ON
Driver Replication       : OFF
High-effort              : ON
Repair min-delay         : ON
Incremental              : OFF
Inter-clock optimization : ON

INFO: Reading User PDC file /sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/constraint/io/io_constraints.pdc. 0 error(s) and 0 warning(s)
INFO: Reading User PDC file /sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/constraint/fp/fp_constraints.pdc. 0 error(s) and 0 warning(s)

 Running Timing based Global Demotion.
        Demoted 0 global pins.

 Timing based Global Demotion completed successfully.

Running the I/O Bank and Globals Assigner.
Info:  I/O Bank and Globals Assigner identified 124 fixed I/O macros, 0 unfixed I/O macros
Info:  I/O Bank and Globals Assigner identified bank 'Bank0' as being fixed at VCCI:1.20V VCCR:0.60V
Info:  I/O Bank and Globals Assigner identified bank 'Bank1' as being fixed at VCCI:1.50V VCCR:0.75V
Info:  I/O Bank and Globals Assigner identified bank 'Bank2' as being fixed at VCCI:2.50V VCCR:n/a
Info:  I/O Bank and Globals Assigner identified bank 'Bank4' as being fixed at VCCI:2.50V VCCR:n/a
Info:  I/O Bank and Globals Assigner identified bank 'Bank5' as being fixed at VCCI:2.50V VCCR:n/a
Info:  I/O Bank and Globals Assigner identified bank 'Bank6' as being fixed at VCCI:1.80V VCCR:n/a
Info:  I/O Bank and Globals Assigner identified bank 'Bank7' as being fixed at VCCI:1.20V VCCR:0.60V
Info:  I/O Bank and Globals Assigner detected (7) out of (7) I/O Bank(s) with locked I/O technologies.

I/O Bank and Globals Assigner completed successfully.
Total time spent in I/O Bank and Globals Assigner: 7 seconds

Placer V5.0 - 2022.1.0
Design: PCIe_EP_Demo                    Started: Tue May 17 09:15:54 2022

Initializing High-Effort Timing-Driven Placement ...
Clustering ...
Placing ...
Improving placement ...
End of placement.

Placer Runtime Summary   :
Clustering (1 pass)      : 17 seconds
Placement                : 104 seconds
Improvement              : 181 seconds

Placer completed successfully.

Design: PCIe_EP_Demo
Finished: Tue May 17 09:22:36 2022
Total CPU Time:     00:08:49            Total Elapsed Time: 00:06:42
Total Memory Usage: 2553.6 Mbytes
                        o - o - o - o - o - o


Router
Design: PCIe_EP_Demo                    Started: Tue May 17 09:23:09 2022


Router completed successfully.

Design: PCIe_EP_Demo
Finished: Tue May 17 09:24:12 2022
Total CPU Time:     00:02:05            Total Elapsed Time: 00:01:03
Total Memory Usage: 6102.7 Mbytes
                        o - o - o - o - o - o

Info: Iteration 1:
  Worst minimum delay slack: -0.11 ns
  Total violating paths eligible for improvement: >=2500
  Total violating paths improved: 2472
Info: Iteration 2:
  Worst minimum delay slack: -0.065 ns
  Total violating paths eligible for improvement: 508
  Total violating paths improved: 469
Info: Iteration 3:
  Worst minimum delay slack: -0.048 ns
  Total violating paths eligible for improvement: 76
  Total violating paths improved: 37
Info: Iteration 4:
  Worst minimum delay slack: -0.015 ns
  Total violating paths eligible for improvement: 39
  Total violating paths improved: 0
Resource Usage
+---------------+-------+--------+------------+
| Type          | Used  | Total  | Percentage |
+---------------+-------+--------+------------+
| 4LUT          | 45274 | 299544 | 15.11      |
| DFF           | 32738 | 299544 | 10.93      |
| I/O Register  | 0     | 510    | 0.00       |
| Logic Element | 50313 | 299544 | 16.80      |
+---------------+-------+--------+------------+

I/O Placement
+--------+-------+------------+
| Type   | Count | Percentage |
+--------+-------+------------+
| Locked |  130  | 100.00%    |
| Placed |  0    | 0.00%      |
+--------+-------+------------+

Completed writing pin report files.
