
keyboard_left_firmware.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00016758  080000c0  080000c0  000010c0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000002f0  08016818  08016818  00017818  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08016b08  08016b08  00018154  2**0
                  CONTENTS
  4 .ARM          00000000  08016b08  08016b08  00018154  2**0
                  CONTENTS
  5 .preinit_array 00000000  08016b08  08016b08  00018154  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08016b08  08016b08  00017b08  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08016b0c  08016b0c  00017b0c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000154  20000000  08016b10  00018000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000047fc  20000154  08016c64  00018154  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20004950  08016c64  00018950  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  00018154  2**0
                  CONTENTS, READONLY
 12 .debug_info   000448b8  00000000  00000000  00018182  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000ac7c  00000000  00000000  0005ca3a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00002668  00000000  00000000  000676b8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001baa  00000000  00000000  00069d20  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002e9c9  00000000  00000000  0006b8ca  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00042509  00000000  00000000  0009a293  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000e6161  00000000  00000000  000dc79c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      000041e7  00000000  00000000  001c28fd  2**0
                  CONTENTS, READONLY
 20 .iar.rtmodel  0000033c  00000000  00000000  001c6ae4  2**0
                  CONTENTS, READONLY
 21 .iar_vfe_header 00000024  00000000  00000000  001c6e20  2**2
                  CONTENTS, READONLY
 22 .debug_frame  00008818  00000000  00000000  001c6e44  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .debug_line_str 00000119  00000000  00000000  001cf65c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	@ (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	@ (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	@ (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000154 	.word	0x20000154
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08016800 	.word	0x08016800

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	@ (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	@ (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	@ (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			@ (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000158 	.word	0x20000158
 8000104:	08016800 	.word	0x08016800
	...

08000110 <_tx_initialize_low_level>:
    .thumb_func
_tx_initialize_low_level:
@
@    /* Disable interrupts during ThreadX initialization.  */
@
    CPSID   i
 8000110:	b672      	cpsid	i
@    ORRS    r1, r1, r2                              @ Set the CYCCNTENA bit
@    STR     r1, [r0]                                @ Enable the cycle count register
@
@    /* Setup Vector Table Offset Register.  */
@
    LDR     r0, =0xE000E000                         @ Build address of NVIC registers
 8000112:	4816      	ldr	r0, [pc, #88]	@ (800016c <__tx_DBGHandler+0x4>)
    LDR     r2, =0xD08                              @ Offset to vector base register
 8000114:	4a16      	ldr	r2, [pc, #88]	@ (8000170 <__tx_DBGHandler+0x8>)
    ADD     r0, r0, r2                              @ Build vector base register
 8000116:	4410      	add	r0, r2
    LDR     r1, =g_pfnVectors                           @ Pickup address of vector table
 8000118:	4916      	ldr	r1, [pc, #88]	@ (8000174 <__tx_DBGHandler+0xc>)
    STR     r1, [r0]                                @ Set vector table address
 800011a:	6001      	str	r1, [r0, #0]
@
@    /* Set system stack pointer from vector value.  */
@
    LDR     r0, =_tx_thread_system_stack_ptr        @ Build address of system stack pointer
 800011c:	4816      	ldr	r0, [pc, #88]	@ (8000178 <__tx_DBGHandler+0x10>)
    LDR     r1, =g_pfnVectors                           @ Pickup address of vector table
 800011e:	4915      	ldr	r1, [pc, #84]	@ (8000174 <__tx_DBGHandler+0xc>)
    LDR     r1, [r1]                                @ Pickup reset stack pointer
 8000120:	6809      	ldr	r1, [r1, #0]
    STR     r1, [r0]                                @ Save system stack pointer
 8000122:	6001      	str	r1, [r0, #0]
@
@    /* Configure SysTick for 100Hz clock, or 16384 cycles if no reference.  */
@
    LDR     r0, =0xE000E000                         @ Build address of NVIC registers
 8000124:	4811      	ldr	r0, [pc, #68]	@ (800016c <__tx_DBGHandler+0x4>)
    LDR     r1, =SYSTICK_CYCLES
 8000126:	4915      	ldr	r1, [pc, #84]	@ (800017c <__tx_DBGHandler+0x14>)
    STR     r1, [r0, #0x14]                         // Setup SysTick Reload Value
 8000128:	6141      	str	r1, [r0, #20]
    LDR     r1, =0x7                                // Build SysTick Control Enable Value
 800012a:	4915      	ldr	r1, [pc, #84]	@ (8000180 <__tx_DBGHandler+0x18>)
    STR     r1, [r0, #0x10]                         // Setup SysTick Control
 800012c:	6101      	str	r1, [r0, #16]

    /* Configure handler priorities.  */

    LDR     r1, =0x00000000                         // Rsrv, UsgF, BusF, MemM
 800012e:	4915      	ldr	r1, [pc, #84]	@ (8000184 <__tx_DBGHandler+0x1c>)
    LDR     r0, =0xE000E000                         // Build address of NVIC registers
 8000130:	480e      	ldr	r0, [pc, #56]	@ (800016c <__tx_DBGHandler+0x4>)
    LDR     r2, =0xD18                              //
 8000132:	4a15      	ldr	r2, [pc, #84]	@ (8000188 <__tx_DBGHandler+0x20>)
    ADD     r0, r0, r2                              //
 8000134:	4410      	add	r0, r2
    STR     r1, [r0]                                // Setup System Handlers 4-7 Priority Registers
 8000136:	6001      	str	r1, [r0, #0]
    LDR     r1, =0xFF000000                         // SVCl, Rsrv, Rsrv, Rsrv
 8000138:	4914      	ldr	r1, [pc, #80]	@ (800018c <__tx_DBGHandler+0x24>)
    LDR     r0, =0xE000E000                         // Build address of NVIC registers
 800013a:	480c      	ldr	r0, [pc, #48]	@ (800016c <__tx_DBGHandler+0x4>)
    LDR     r2, =0xD1C                              //
 800013c:	4a14      	ldr	r2, [pc, #80]	@ (8000190 <__tx_DBGHandler+0x28>)
    ADD     r0, r0, r2                              //
 800013e:	4410      	add	r0, r2
    STR     r1, [r0]                                // Setup System Handlers 8-11 Priority Registers
 8000140:	6001      	str	r1, [r0, #0]
                                                    // Note: SVC must be lowest priority, which is 0xFF
    LDR     r1, =0x40FF0000                         // SysT, PnSV, Rsrv, DbgM
 8000142:	4914      	ldr	r1, [pc, #80]	@ (8000194 <__tx_DBGHandler+0x2c>)
    LDR     r0, =0xE000E000                         // Build address of NVIC registers
 8000144:	4809      	ldr	r0, [pc, #36]	@ (800016c <__tx_DBGHandler+0x4>)
    LDR     r2, =0xD20                              //
 8000146:	4a14      	ldr	r2, [pc, #80]	@ (8000198 <__tx_DBGHandler+0x30>)
    ADD     r0, r0, r2                              //
 8000148:	4410      	add	r0, r2
    STR     r1, [r0]                                // Setup System Handlers 12-15 Priority Registers
 800014a:	6001      	str	r1, [r0, #0]
                                                    // Note: PnSV must be lowest priority, which is 0xFF

    /* Return to caller.  */
    BX      lr
 800014c:	4770      	bx	lr

0800014e <__tx_BadHandler>:

/* Define shells for each of the unused vectors.  */
    .global  __tx_BadHandler
    .thumb_func
__tx_BadHandler:
    B       __tx_BadHandler
 800014e:	e7fe      	b.n	800014e <__tx_BadHandler>

08000150 <__tx_HardfaultHandler>:

/* added to catch the hardfault */
    .global  __tx_HardfaultHandler
    .thumb_func
__tx_HardfaultHandler:
    B       __tx_HardfaultHandler
 8000150:	e7fe      	b.n	8000150 <__tx_HardfaultHandler>

08000152 <__tx_IntHandler>:
    .global  __tx_IntHandler
    .thumb_func
__tx_IntHandler:
// VOID InterruptHandler (VOID)
// {
    PUSH    {r0, lr}
 8000152:	b501      	push	{r0, lr}
    /* Do interrupt handler work here */
    /* BL <your C Function>.... */
#ifdef TX_ENABLE_EXECUTION_CHANGE_NOTIFY
    BL      _tx_execution_isr_exit              // Call the ISR exit function
#endif
    POP     {r0, r1}
 8000154:	bc03      	pop	{r0, r1}
    MOV     lr, r1
 8000156:	468e      	mov	lr, r1
    BX      lr
 8000158:	4770      	bx	lr

0800015a <SysTick_Handler>:
__tx_SysTickHandler:
    .thumb_func
SysTick_Handler:
// VOID SysTick_Handler (VOID)
// {
    PUSH    {r0, lr}
 800015a:	b501      	push	{r0, lr}
#if (defined(TX_ENABLE_EXECUTION_CHANGE_NOTIFY) || defined(TX_EXECUTION_PROFILE_ENABLE))
    BL      _tx_execution_isr_enter             // Call the ISR enter function
#endif
    BL      _tx_timer_interrupt
 800015c:	f000 f8a8 	bl	80002b0 <_tx_timer_interrupt>
#if (defined(TX_ENABLE_EXECUTION_CHANGE_NOTIFY) || defined(TX_EXECUTION_PROFILE_ENABLE))
    BL      _tx_execution_isr_exit              // Call the ISR exit function
#endif
    POP     {r0, r1}
 8000160:	bc03      	pop	{r0, r1}
    MOV     lr, r1
 8000162:	468e      	mov	lr, r1
    BX      lr
 8000164:	4770      	bx	lr

08000166 <__tx_NMIHandler>:

/* NMI, DBG handlers */
    .global  __tx_NMIHandler
    .thumb_func
__tx_NMIHandler:
    B       __tx_NMIHandler
 8000166:	e7fe      	b.n	8000166 <__tx_NMIHandler>

08000168 <__tx_DBGHandler>:

    .global  __tx_DBGHandler
    .thumb_func
__tx_DBGHandler:
    B       __tx_DBGHandler
 8000168:	e7fe      	b.n	8000168 <__tx_DBGHandler>
 800016a:	0000      	.short	0x0000
    LDR     r0, =0xE000E000                         @ Build address of NVIC registers
 800016c:	e000e000 	.word	0xe000e000
    LDR     r2, =0xD08                              @ Offset to vector base register
 8000170:	00000d08 	.word	0x00000d08
    LDR     r1, =g_pfnVectors                           @ Pickup address of vector table
 8000174:	08000000 	.word	0x08000000
    LDR     r0, =_tx_thread_system_stack_ptr        @ Build address of system stack pointer
 8000178:	20003f34 	.word	0x20003f34
    LDR     r1, =SYSTICK_CYCLES
 800017c:	0000f9ff 	.word	0x0000f9ff
    LDR     r1, =0x7                                // Build SysTick Control Enable Value
 8000180:	00000007 	.word	0x00000007
    LDR     r1, =0x00000000                         // Rsrv, UsgF, BusF, MemM
 8000184:	00000000 	.word	0x00000000
    LDR     r2, =0xD18                              //
 8000188:	00000d18 	.word	0x00000d18
    LDR     r1, =0xFF000000                         // SVCl, Rsrv, Rsrv, Rsrv
 800018c:	ff000000 	.word	0xff000000
    LDR     r2, =0xD1C                              //
 8000190:	00000d1c 	.word	0x00000d1c
    LDR     r1, =0x40FF0000                         // SysT, PnSV, Rsrv, DbgM
 8000194:	40ff0000 	.word	0x40ff0000
    LDR     r2, =0xD20                              //
 8000198:	00000d20 	.word	0x00000d20
 800019c:	00000000 	.word	0x00000000

080001a0 <_tx_thread_schedule>:
@       from the first schedule request. Subsequent scheduling occurs
@       from the PendSV handling routines below. */
@
@    /* Clear the preempt-disable flag to enable rescheduling after initialization on Cortex-M targets.  */
@
    MOVS    r0, #0                                  @ Build value for TX_FALSE
 80001a0:	2000      	movs	r0, #0
    LDR     r2, =_tx_thread_preempt_disable         @ Build address of preempt disable flag
 80001a2:	4a26      	ldr	r2, [pc, #152]	@ (800023c <__tx_ts_ready+0xc>)
    STR     r0, [r2, #0]                            @ Clear preempt disable flag
 80001a4:	6010      	str	r0, [r2, #0]
@
@    /* Enable interrupts */
@
    CPSIE   i
 80001a6:	b662      	cpsie	i
@
@    /* Enter the scheduler for the first time.  */
@
    LDR     r0, =#0x10000000                        @ Load PENDSVSET bit
 80001a8:	4825      	ldr	r0, [pc, #148]	@ (8000240 <__tx_ts_ready+0x10>)
    LDR     r1, =#0xE000ED04                        @ Load NVIC base
 80001aa:	4926      	ldr	r1, [pc, #152]	@ (8000244 <__tx_ts_ready+0x14>)
    STR     r0, [r1]                                @ Set PENDSVBIT in ICSR
 80001ac:	6008      	str	r0, [r1, #0]
    DSB                                             @ Complete all memory accesses
 80001ae:	f3bf 8f4f 	dsb	sy
    ISB                                             @ Flush pipeline
 80001b2:	f3bf 8f6f 	isb	sy

080001b6 <__tx_wait_here>:
@
@    /* Wait here for the PendSV to take place.  */
@
__tx_wait_here:
    B       __tx_wait_here                          @ Wait for the PendSV to happen
 80001b6:	e7fe      	b.n	80001b6 <__tx_wait_here>

080001b8 <PendSV_Handler>:
    BL  _tx_execution_thread_exit                   @ Call the thread exit function
    POP     {r0, r1}                                @ Recover LR
    MOV     lr, r1                                  @
    CPSIE   i                                       @ Enable interrupts
#endif
    LDR     r0, =_tx_thread_current_ptr             @ Build current thread pointer address
 80001b8:	4823      	ldr	r0, [pc, #140]	@ (8000248 <__tx_ts_ready+0x18>)
    LDR     r2, =_tx_thread_execute_ptr             @ Build execute thread pointer address
 80001ba:	4a24      	ldr	r2, [pc, #144]	@ (800024c <__tx_ts_ready+0x1c>)
    MOVS    r3, #0                                  @ Build NULL value
 80001bc:	2300      	movs	r3, #0
    LDR     r1, [r0]                                @ Pickup current thread pointer
 80001be:	6801      	ldr	r1, [r0, #0]
@
@    /* Determine if there is a current thread to finish preserving.  */
@
    CMP     r1,#0                                   @ If NULL, skip preservation
 80001c0:	2900      	cmp	r1, #0
    BEQ     __tx_ts_new                             @
 80001c2:	d015      	beq.n	80001f0 <__tx_ts_new>
@
@    /* Recover PSP and preserve current thread context.  */
@
    STR     r3, [r0]                                @ Set _tx_thread_current_ptr to NULL
 80001c4:	6003      	str	r3, [r0, #0]
    MRS     r3, PSP                                 @ Pickup PSP pointer (thread's stack pointer)
 80001c6:	f3ef 8309 	mrs	r3, PSP
    SUBS    r3, r3, #16                             @ Allocate stack space
 80001ca:	3b10      	subs	r3, #16
    STM     r3!, {r4-r7}                            @ Save its remaining registers (M3 Instruction: STMDB r12!, {r4-r11})
 80001cc:	c3f0      	stmia	r3!, {r4, r5, r6, r7}
    MOV     r4,r8                                   @
 80001ce:	4644      	mov	r4, r8
    MOV     r5,r9                                   @
 80001d0:	464d      	mov	r5, r9
    MOV     r6,r10                                  @
 80001d2:	4656      	mov	r6, sl
    MOV     r7,r11                                  @
 80001d4:	465f      	mov	r7, fp
    SUBS    r3, r3, #32                             @ Allocate stack space
 80001d6:	3b20      	subs	r3, #32
    STM     r3!,{r4-r7}                             @
 80001d8:	c3f0      	stmia	r3!, {r4, r5, r6, r7}
    SUBS    r3, r3, #20                             @ Allocate stack space
 80001da:	3b14      	subs	r3, #20
    MOV     r5, lr                                  @ Move LR into R4
 80001dc:	4675      	mov	r5, lr
    STR     r5, [r3]                                @ Save LR
 80001de:	601d      	str	r5, [r3, #0]
    STR     r3, [r1, #8]                            @ Save its stack pointer
 80001e0:	608b      	str	r3, [r1, #8]
@
@    /* Determine if time-slice is active. If it isn't, skip time handling processing.  */
@
    LDR     r4, =_tx_timer_time_slice               @ Build address of time-slice variable
 80001e2:	4c1b      	ldr	r4, [pc, #108]	@ (8000250 <__tx_ts_ready+0x20>)
    LDR     r5, [r4]                                @ Pickup current time-slice
 80001e4:	6825      	ldr	r5, [r4, #0]
    CMP     r5, #0                                  @ If not active, skip processing
 80001e6:	2d00      	cmp	r5, #0
    BEQ     __tx_ts_new                             @
 80001e8:	d002      	beq.n	80001f0 <__tx_ts_new>
@
@    /* Time-slice is active, save the current thread's time-slice and clear the global time-slice variable.  */
@
    STR     r5, [r1, #24]                           @ Save current time-slice
 80001ea:	618d      	str	r5, [r1, #24]
@
@    /* Clear the global time-slice.  */
@
    MOVS    r5, #0                                  @ Build clear value
 80001ec:	2500      	movs	r5, #0
    STR     r5, [r4]                                @ Clear time-slice
 80001ee:	6025      	str	r5, [r4, #0]

080001f0 <__tx_ts_new>:
@
__tx_ts_new:
@
@    /* Now we are looking for a new thread to execute!  */
@
    CPSID   i                                       @ Disable interrupts
 80001f0:	b672      	cpsid	i
    LDR     r1, [r2]                                @ Is there another thread ready to execute?
 80001f2:	6811      	ldr	r1, [r2, #0]
    CMP     r1, #0                                  @
 80001f4:	2900      	cmp	r1, #0
    BEQ     __tx_ts_wait                            @ No, skip to the wait processing
 80001f6:	d014      	beq.n	8000222 <__tx_ts_wait>
@
@    /* Yes, another thread is ready for else, make the current thread the new thread.  */
@
    STR     r1, [r0]                                @ Setup the current thread pointer to the new thread
 80001f8:	6001      	str	r1, [r0, #0]
    CPSIE   i                                       @ Enable interrupts
 80001fa:	b662      	cpsie	i

080001fc <__tx_ts_restore>:
@
@    /* Increment the thread run count.  */
@
__tx_ts_restore:
    LDR     r7, [r1, #4]                            @ Pickup the current thread run count
 80001fc:	684f      	ldr	r7, [r1, #4]
    LDR     r4, =_tx_timer_time_slice               @ Build address of time-slice variable
 80001fe:	4c14      	ldr	r4, [pc, #80]	@ (8000250 <__tx_ts_ready+0x20>)
    LDR     r5, [r1, #24]                           @ Pickup thread's current time-slice
 8000200:	698d      	ldr	r5, [r1, #24]
    ADDS    r7, r7, #1                              @ Increment the thread run count
 8000202:	3701      	adds	r7, #1
    STR     r7, [r1, #4]                            @ Store the new run count
 8000204:	604f      	str	r7, [r1, #4]
@
@    /* Setup global time-slice with thread's current time-slice.  */
@
    STR     r5, [r4]                                @ Setup global time-slice
 8000206:	6025      	str	r5, [r4, #0]
    POP     {r0, r1}                                @ Recover r3
#endif
@
@    /* Restore the thread context and PSP.  */
@
    LDR     r3, [r1, #8]                            @ Pickup thread's stack pointer
 8000208:	688b      	ldr	r3, [r1, #8]
    LDR     r5, [r3]                                @ Recover saved LR
 800020a:	681d      	ldr	r5, [r3, #0]
    ADDS    r3, r3, #4                              @ Position past LR
 800020c:	3304      	adds	r3, #4
    MOV     lr, r5                                  @ Restore LR
 800020e:	46ae      	mov	lr, r5
    LDM     r3!,{r4-r7}                             @ Recover thread's registers (r4-r11)
 8000210:	cbf0      	ldmia	r3!, {r4, r5, r6, r7}
    MOV     r11,r7                                  @
 8000212:	46bb      	mov	fp, r7
    MOV     r10,r6                                  @
 8000214:	46b2      	mov	sl, r6
    MOV     r9,r5                                   @
 8000216:	46a9      	mov	r9, r5
    MOV     r8,r4                                   @
 8000218:	46a0      	mov	r8, r4
    LDM     r3!,{r4-r7}                             @
 800021a:	cbf0      	ldmia	r3!, {r4, r5, r6, r7}
    MSR     PSP, r3                                 @ Setup the thread's stack pointer
 800021c:	f383 8809 	msr	PSP, r3
@
@    /* Return to thread.  */
@
    BX      lr                                      @ Return to thread!
 8000220:	4770      	bx	lr

08000222 <__tx_ts_wait>:
@    /* The following is the idle wait processing... in this case, no threads are ready for execution and the
@       system will simply be idle until an interrupt occurs that makes a thread ready. Note that interrupts
@       are disabled to allow use of WFI for waiting for a thread to arrive.  */
@
__tx_ts_wait:
    CPSID   i                                       @ Disable interrupts
 8000222:	b672      	cpsid	i
    LDR     r1, [r2]                                @ Pickup the next thread to execute pointer
 8000224:	6811      	ldr	r1, [r2, #0]
    STR     r1, [r0]                                @ Store it in the current pointer
 8000226:	6001      	str	r1, [r0, #0]
    CMP     r1, #0                                  @ If non-NULL, a new thread is ready!
 8000228:	2900      	cmp	r1, #0
    BNE     __tx_ts_ready                           @
 800022a:	d101      	bne.n	8000230 <__tx_ts_ready>
    PUSH    {r0-r3}
    BL      tx_low_power_exit                       @ Exit low power mode
    POP     {r0-r3}
#endif

    CPSIE   i                                       @ Enable interrupts
 800022c:	b662      	cpsie	i
    B       __tx_ts_wait                            @ Loop to continue waiting
 800022e:	e7f8      	b.n	8000222 <__tx_ts_wait>

08000230 <__tx_ts_ready>:
@
@    /* At this point, we have a new thread ready to go. Clear any newly pended PendSV - since we are
@       already in the handler!  */
@
__tx_ts_ready:
    LDR     r7, =0x08000000                         @ Build clear PendSV value
 8000230:	4f08      	ldr	r7, [pc, #32]	@ (8000254 <__tx_ts_ready+0x24>)
    LDR     r5, =0xE000ED04                         @ Build base NVIC address
 8000232:	4d04      	ldr	r5, [pc, #16]	@ (8000244 <__tx_ts_ready+0x14>)
    STR     r7, [r5]                                @ Clear any PendSV
 8000234:	602f      	str	r7, [r5, #0]
@
@    /* Re-enable interrupts and restore new thread.  */
@
    CPSIE   i                                       @ Enable interrupts
 8000236:	b662      	cpsie	i
    B       __tx_ts_restore                         @ Restore the thread
 8000238:	e7e0      	b.n	80001fc <__tx_ts_restore>
 800023a:	0000      	.short	0x0000
    LDR     r2, =_tx_thread_preempt_disable         @ Build address of preempt disable flag
 800023c:	20003fd0 	.word	0x20003fd0
    LDR     r0, =#0x10000000                        @ Load PENDSVSET bit
 8000240:	10000000 	.word	0x10000000
    LDR     r1, =#0xE000ED04                        @ Load NVIC base
 8000244:	e000ed04 	.word	0xe000ed04
    LDR     r0, =_tx_thread_current_ptr             @ Build current thread pointer address
 8000248:	20003f38 	.word	0x20003f38
    LDR     r2, =_tx_thread_execute_ptr             @ Build execute thread pointer address
 800024c:	20003f3c 	.word	0x20003f3c
    LDR     r4, =_tx_timer_time_slice               @ Build address of time-slice variable
 8000250:	2000453c 	.word	0x2000453c
    LDR     r7, =0x08000000                         @ Build clear PendSV value
 8000254:	08000000 	.word	0x08000000
	...

08000260 <_tx_thread_stack_build>:
@                       pc          Initial value for pc
@                       xPSR        Initial value for xPSR
@
@    Stack Bottom: (higher memory address)  */
@
    LDR     r2, [r0, #16]                           @ Pickup end of stack area
 8000260:	6902      	ldr	r2, [r0, #16]
    MOVS    r3, #0x7                                @
 8000262:	2307      	movs	r3, #7
    BICS    r2, r2, r3                              @ Align frame for 8-byte alignment
 8000264:	439a      	bics	r2, r3
    SUBS    r2, r2, #68                             @ Subtract frame size
 8000266:	3a44      	subs	r2, #68	@ 0x44
    LDR     r3, =0xFFFFFFFD                         @ Build initial LR value
 8000268:	4b0b      	ldr	r3, [pc, #44]	@ (8000298 <_tx_thread_stack_build+0x38>)
    STR     r3, [r2, #0]                            @ Save on the stack
 800026a:	6013      	str	r3, [r2, #0]
@
@    /* Actually build the stack frame.  */
@
    MOVS    r3, #0                                  @ Build initial register value
 800026c:	2300      	movs	r3, #0
    STR     r3, [r2, #4]                            @ Store initial r8
 800026e:	6053      	str	r3, [r2, #4]
    STR     r3, [r2, #8]                            @ Store initial r9
 8000270:	6093      	str	r3, [r2, #8]
    STR     r3, [r2, #12]                           @ Store initial r10
 8000272:	60d3      	str	r3, [r2, #12]
    STR     r3, [r2, #16]                           @ Store initial r11
 8000274:	6113      	str	r3, [r2, #16]
    STR     r3, [r2, #20]                           @ Store initial r4
 8000276:	6153      	str	r3, [r2, #20]
    STR     r3, [r2, #24]                           @ Store initial r5
 8000278:	6193      	str	r3, [r2, #24]
    STR     r3, [r2, #28]                           @ Store initial r6
 800027a:	61d3      	str	r3, [r2, #28]
    STR     r3, [r2, #32]                           @ Store initial r7
 800027c:	6213      	str	r3, [r2, #32]
@
@    /* Hardware stack follows.  */
@
    STR     r3, [r2, #36]                           @ Store initial r0
 800027e:	6253      	str	r3, [r2, #36]	@ 0x24
    STR     r3, [r2, #40]                           @ Store initial r1
 8000280:	6293      	str	r3, [r2, #40]	@ 0x28
    STR     r3, [r2, #44]                           @ Store initial r2
 8000282:	62d3      	str	r3, [r2, #44]	@ 0x2c
    STR     r3, [r2, #48]                           @ Store initial r3
 8000284:	6313      	str	r3, [r2, #48]	@ 0x30
    STR     r3, [r2, #52]                           @ Store initial r12
 8000286:	6353      	str	r3, [r2, #52]	@ 0x34
    LDR     r3, =0xFFFFFFFF                         @ Poison EXC_RETURN value
 8000288:	4b04      	ldr	r3, [pc, #16]	@ (800029c <_tx_thread_stack_build+0x3c>)
    STR     r3, [r2, #56]                           @ Store initial lr
 800028a:	6393      	str	r3, [r2, #56]	@ 0x38
    STR     r1, [r2, #60]                           @ Store initial pc
 800028c:	63d1      	str	r1, [r2, #60]	@ 0x3c
    LDR     r3, =0x01000000                         @ Only T-bit need be set
 800028e:	4b04      	ldr	r3, [pc, #16]	@ (80002a0 <_tx_thread_stack_build+0x40>)
    STR     r3, [r2, #64]                           @ Store initial xPSR
 8000290:	6413      	str	r3, [r2, #64]	@ 0x40
@
@    /* Setup stack pointer.  */
@    thread_ptr -> tx_thread_stack_ptr =  r2;
@
    STR     r2, [r0, #8]                            @ Save stack pointer in thread's
 8000292:	6082      	str	r2, [r0, #8]
                                                    @   control block
    BX      lr                                      @ Return to caller
 8000294:	4770      	bx	lr
 8000296:	0000      	.short	0x0000
    LDR     r3, =0xFFFFFFFD                         @ Build initial LR value
 8000298:	fffffffd 	.word	0xfffffffd
    LDR     r3, =0xFFFFFFFF                         @ Poison EXC_RETURN value
 800029c:	ffffffff 	.word	0xffffffff
    LDR     r3, =0x01000000                         @ Only T-bit need be set
 80002a0:	01000000 	.word	0x01000000
	...

080002b0 <_tx_timer_interrupt>:
@       for use.  */
@
@    /* Increment the system clock.  */
@    _tx_timer_system_clock++;
@
    LDR     r1, =_tx_timer_system_clock             @ Pickup address of system clock
 80002b0:	4923      	ldr	r1, [pc, #140]	@ (8000340 <__tx_timer_nothing_expired+0x8>)
    LDR     r0, [r1, #0]                            @ Pickup system clock
 80002b2:	6808      	ldr	r0, [r1, #0]
    ADDS    r0, r0, #1                              @ Increment system clock
 80002b4:	3001      	adds	r0, #1
    STR     r0, [r1, #0]                            @ Store new system clock
 80002b6:	6008      	str	r0, [r1, #0]
@
@    /* Test for time-slice expiration.  */
@    if (_tx_timer_time_slice)
@    {
@
    LDR     r3, =_tx_timer_time_slice               @ Pickup address of time-slice
 80002b8:	4b22      	ldr	r3, [pc, #136]	@ (8000344 <__tx_timer_nothing_expired+0xc>)
    LDR     r2, [r3, #0]                            @ Pickup time-slice
 80002ba:	681a      	ldr	r2, [r3, #0]
    CMP     r2, #0                                  @ Is it non-active?
 80002bc:	2a00      	cmp	r2, #0
    BEQ     __tx_timer_no_time_slice                @ Yes, skip time-slice processing
 80002be:	d006      	beq.n	80002ce <__tx_timer_no_time_slice>
@
@       /* Decrement the time_slice.  */
@       _tx_timer_time_slice--;
@
    SUBS    r2, r2, #1                              @ Decrement the time-slice
 80002c0:	3a01      	subs	r2, #1
    STR     r2, [r3, #0]                            @ Store new time-slice value
 80002c2:	601a      	str	r2, [r3, #0]
@
@       /* Check for expiration.  */
@       if (__tx_timer_time_slice == 0)
@
    CMP     r2, #0                                  @ Has it expired?
 80002c4:	2a00      	cmp	r2, #0
    BNE     __tx_timer_no_time_slice                @ No, skip expiration processing
 80002c6:	d102      	bne.n	80002ce <__tx_timer_no_time_slice>
@
@       /* Set the time-slice expired flag.  */
@       _tx_timer_expired_time_slice =  TX_TRUE;
@
    LDR     r3, =_tx_timer_expired_time_slice       @ Pickup address of expired flag
 80002c8:	4b1f      	ldr	r3, [pc, #124]	@ (8000348 <__tx_timer_nothing_expired+0x10>)
    MOVS    r0, #1                                  @ Build expired value
 80002ca:	2001      	movs	r0, #1
    STR     r0, [r3, #0]                            @ Set time-slice expiration flag
 80002cc:	6018      	str	r0, [r3, #0]

080002ce <__tx_timer_no_time_slice>:
@
@    /* Test for timer expiration.  */
@    if (*_tx_timer_current_ptr)
@    {
@
    LDR     r1, =_tx_timer_current_ptr              @ Pickup current timer pointer address
 80002ce:	491f      	ldr	r1, [pc, #124]	@ (800034c <__tx_timer_nothing_expired+0x14>)
    LDR     r0, [r1, #0]                            @ Pickup current timer
 80002d0:	6808      	ldr	r0, [r1, #0]
    LDR     r2, [r0, #0]                            @ Pickup timer list entry
 80002d2:	6802      	ldr	r2, [r0, #0]
    CMP     r2, #0                                  @ Is there anything in the list?
 80002d4:	2a00      	cmp	r2, #0
    BEQ     __tx_timer_no_timer                     @ No, just increment the timer
 80002d6:	d003      	beq.n	80002e0 <__tx_timer_no_timer>
@
@        /* Set expiration flag.  */
@        _tx_timer_expired =  TX_TRUE;
@
    LDR     r3, =_tx_timer_expired                  @ Pickup expiration flag address
 80002d8:	4b1d      	ldr	r3, [pc, #116]	@ (8000350 <__tx_timer_nothing_expired+0x18>)
    MOVS    r2, #1                                  @ Build expired value
 80002da:	2201      	movs	r2, #1
    STR     r2, [r3, #0]                            @ Set expired flag
 80002dc:	601a      	str	r2, [r3, #0]
    B       __tx_timer_done                         @ Finished timer processing
 80002de:	e007      	b.n	80002f0 <__tx_timer_done>

080002e0 <__tx_timer_no_timer>:
__tx_timer_no_timer:
@
@        /* No timer expired, increment the timer pointer.  */
@        _tx_timer_current_ptr++;
@
    ADDS    r0, r0, #4                              @ Move to next timer
 80002e0:	3004      	adds	r0, #4
@
@        /* Check for wrap-around.  */
@        if (_tx_timer_current_ptr == _tx_timer_list_end)
@
    LDR     r3, =_tx_timer_list_end                 @ Pickup addr of timer list end
 80002e2:	4b1c      	ldr	r3, [pc, #112]	@ (8000354 <__tx_timer_nothing_expired+0x1c>)
    LDR     r2, [r3, #0]                            @ Pickup list end
 80002e4:	681a      	ldr	r2, [r3, #0]
    CMP     r0, r2                                  @ Are we at list end?
 80002e6:	4290      	cmp	r0, r2
    BNE     __tx_timer_skip_wrap                    @ No, skip wrap-around logic
 80002e8:	d101      	bne.n	80002ee <__tx_timer_skip_wrap>
@
@            /* Wrap to beginning of list.  */
@            _tx_timer_current_ptr =  _tx_timer_list_start;
@
    LDR     r3, =_tx_timer_list_start               @ Pickup addr of timer list start
 80002ea:	4b1b      	ldr	r3, [pc, #108]	@ (8000358 <__tx_timer_nothing_expired+0x20>)
    LDR     r0, [r3, #0]                            @ Set current pointer to list start
 80002ec:	6818      	ldr	r0, [r3, #0]

080002ee <__tx_timer_skip_wrap>:
@
__tx_timer_skip_wrap:
@
    STR     r0, [r1, #0]                            @ Store new current timer pointer
 80002ee:	6008      	str	r0, [r1, #0]

080002f0 <__tx_timer_done>:
@
@    /* See if anything has expired.  */
@    if ((_tx_timer_expired_time_slice) || (_tx_timer_expired))
@    {
@
    LDR     r3, =_tx_timer_expired_time_slice       @ Pickup addr of expired flag
 80002f0:	4b15      	ldr	r3, [pc, #84]	@ (8000348 <__tx_timer_nothing_expired+0x10>)
    LDR     r2, [r3, #0]                            @ Pickup time-slice expired flag
 80002f2:	681a      	ldr	r2, [r3, #0]
    CMP     r2, #0                                  @ Did a time-slice expire?
 80002f4:	2a00      	cmp	r2, #0
    BNE     __tx_something_expired                  @ If non-zero, time-slice expired
 80002f6:	d103      	bne.n	8000300 <__tx_something_expired>
    LDR     r1, =_tx_timer_expired                  @ Pickup addr of other expired flag
 80002f8:	4915      	ldr	r1, [pc, #84]	@ (8000350 <__tx_timer_nothing_expired+0x18>)
    LDR     r0, [r1, #0]                            @ Pickup timer expired flag
 80002fa:	6808      	ldr	r0, [r1, #0]
    CMP     r0, #0                                  @ Did a timer expire?
 80002fc:	2800      	cmp	r0, #0
    BEQ     __tx_timer_nothing_expired              @ No, nothing expired
 80002fe:	d01b      	beq.n	8000338 <__tx_timer_nothing_expired>

08000300 <__tx_something_expired>:
@
__tx_something_expired:
@
@
    PUSH    {r0, lr}                                @ Save the lr register on the stack
 8000300:	b501      	push	{r0, lr}
@
@    /* Did a timer expire?  */
@    if (_tx_timer_expired)
@    {
@
    LDR     r1, =_tx_timer_expired                  @ Pickup addr of expired flag
 8000302:	4913      	ldr	r1, [pc, #76]	@ (8000350 <__tx_timer_nothing_expired+0x18>)
    LDR     r0, [r1, #0]                            @ Pickup timer expired flag
 8000304:	6808      	ldr	r0, [r1, #0]
    CMP     r0, #0                                  @ Check for timer expiration
 8000306:	2800      	cmp	r0, #0
    BEQ     __tx_timer_dont_activate                @ If not set, skip timer activation
 8000308:	d001      	beq.n	800030e <__tx_timer_dont_activate>
@
@        /* Process timer expiration.  */
@        _tx_timer_expiration_process()@
@
    BL      _tx_timer_expiration_process            @ Call the timer expiration handling routine
 800030a:	f012 fd17 	bl	8012d3c <_tx_timer_expiration_process>

0800030e <__tx_timer_dont_activate>:
@
@    /* Did time slice expire?  */
@    if (_tx_timer_expired_time_slice)
@    {
@
    LDR     r3, =_tx_timer_expired_time_slice       @ Pickup addr of time-slice expired
 800030e:	4b0e      	ldr	r3, [pc, #56]	@ (8000348 <__tx_timer_nothing_expired+0x10>)
    LDR     r2, [r3, #0]                            @ Pickup the actual flag
 8000310:	681a      	ldr	r2, [r3, #0]
    CMP     r2, #0                                  @ See if the flag is set
 8000312:	2a00      	cmp	r2, #0
    BEQ     __tx_timer_not_ts_expiration            @ No, skip time-slice processing
 8000314:	d00e      	beq.n	8000334 <__tx_timer_not_ts_expiration>
@
@        /* Time slice interrupted thread.  */
@        _tx_thread_time_slice();

    BL      _tx_thread_time_slice                   @ Call time-slice processing
 8000316:	f012 fc87 	bl	8012c28 <_tx_thread_time_slice>
    LDR     r0, =_tx_thread_preempt_disable         @ Build address of preempt disable flag
 800031a:	4810      	ldr	r0, [pc, #64]	@ (800035c <__tx_timer_nothing_expired+0x24>)
    LDR     r1, [r0]                                @ Is the preempt disable flag set?
 800031c:	6801      	ldr	r1, [r0, #0]
    CMP     r1, #0                                  @
 800031e:	2900      	cmp	r1, #0
    BNE     __tx_timer_skip_time_slice              @ Yes, skip the PendSV logic
 8000320:	d108      	bne.n	8000334 <__tx_timer_not_ts_expiration>
    LDR     r0, =_tx_thread_current_ptr             @ Build current thread pointer address
 8000322:	480f      	ldr	r0, [pc, #60]	@ (8000360 <__tx_timer_nothing_expired+0x28>)
    LDR     r1, [r0]                                @ Pickup the current thread pointer
 8000324:	6801      	ldr	r1, [r0, #0]
    LDR     r2, =_tx_thread_execute_ptr             @ Build execute thread pointer address
 8000326:	4a0f      	ldr	r2, [pc, #60]	@ (8000364 <__tx_timer_nothing_expired+0x2c>)
    LDR     r3, [r2]                                @ Pickup the execute thread pointer
 8000328:	6813      	ldr	r3, [r2, #0]
    LDR     r0, =0xE000ED04                         @ Build address of control register
 800032a:	480f      	ldr	r0, [pc, #60]	@ (8000368 <__tx_timer_nothing_expired+0x30>)
    LDR     r2, =0x10000000                         @ Build value for PendSV bit
 800032c:	4a0f      	ldr	r2, [pc, #60]	@ (800036c <__tx_timer_nothing_expired+0x34>)
    CMP     r1, r3                                  @ Are they the same?
 800032e:	4299      	cmp	r1, r3
    BEQ     __tx_timer_skip_time_slice              @ If the same, there was no time-slice performed
 8000330:	d000      	beq.n	8000334 <__tx_timer_not_ts_expiration>
    STR     r2, [r0]                                @ Not the same, issue the PendSV for preemption
 8000332:	6002      	str	r2, [r0, #0]

08000334 <__tx_timer_not_ts_expiration>:
@
@    }
@
__tx_timer_not_ts_expiration:
@
    POP   {r0, r1}                                  @ Recover lr register (r0 is just there for
 8000334:	bc03      	pop	{r0, r1}
    MOV   lr, r1                                    @   the 8-byte stack alignment
 8000336:	468e      	mov	lr, r1

08000338 <__tx_timer_nothing_expired>:
@
@    }
@
__tx_timer_nothing_expired:

    DSB                                             @ Complete all memory access
 8000338:	f3bf 8f4f 	dsb	sy
    BX      lr                                      @ Return to caller
 800033c:	4770      	bx	lr
 800033e:	0000      	.short	0x0000
    LDR     r1, =_tx_timer_system_clock             @ Pickup address of system clock
 8000340:	20003fdc 	.word	0x20003fdc
    LDR     r3, =_tx_timer_time_slice               @ Pickup address of time-slice
 8000344:	2000453c 	.word	0x2000453c
    LDR     r3, =_tx_timer_expired_time_slice       @ Pickup address of expired flag
 8000348:	20003fe0 	.word	0x20003fe0
    LDR     r1, =_tx_timer_current_ptr              @ Pickup current timer pointer address
 800034c:	2000406c 	.word	0x2000406c
    LDR     r3, =_tx_timer_expired                  @ Pickup expiration flag address
 8000350:	20004070 	.word	0x20004070
    LDR     r3, =_tx_timer_list_end                 @ Pickup addr of timer list end
 8000354:	20004068 	.word	0x20004068
    LDR     r3, =_tx_timer_list_start               @ Pickup addr of timer list start
 8000358:	20004064 	.word	0x20004064
    LDR     r0, =_tx_thread_preempt_disable         @ Build address of preempt disable flag
 800035c:	20003fd0 	.word	0x20003fd0
    LDR     r0, =_tx_thread_current_ptr             @ Build current thread pointer address
 8000360:	20003f38 	.word	0x20003f38
    LDR     r2, =_tx_thread_execute_ptr             @ Build execute thread pointer address
 8000364:	20003f3c 	.word	0x20003f3c
    LDR     r0, =0xE000ED04                         @ Build address of control register
 8000368:	e000ed04 	.word	0xe000ed04
    LDR     r2, =0x10000000                         @ Build value for PendSV bit
 800036c:	10000000 	.word	0x10000000

08000370 <USBPD_CAD_Init>:
 8000370:	b5f1      	push	{r0, r4, r5, r6, r7, lr}
 8000372:	b082      	sub	sp, #8
 8000374:	0015      	movs	r5, r2
 8000376:	001e      	movs	r6, r3
 8000378:	2400      	movs	r4, #0
 800037a:	4668      	mov	r0, sp
 800037c:	7a00      	ldrb	r0, [r0, #8]
 800037e:	2803      	cmp	r0, #3
 8000380:	d301      	bcc.n	8000386 <USBPD_CAD_Init+0x16>
 8000382:	2401      	movs	r4, #1
 8000384:	e01f      	b.n	80003c6 <USBPD_CAD_Init+0x56>
 8000386:	9100      	str	r1, [sp, #0]
 8000388:	2900      	cmp	r1, #0
 800038a:	d101      	bne.n	8000390 <USBPD_CAD_Init+0x20>
 800038c:	2402      	movs	r4, #2
 800038e:	e01a      	b.n	80003c6 <USBPD_CAD_Init+0x56>
 8000390:	200c      	movs	r0, #12
 8000392:	f016 f919 	bl	80165c8 <malloc>
 8000396:	0007      	movs	r7, r0
 8000398:	d101      	bne.n	800039e <USBPD_CAD_Init+0x2e>
 800039a:	2403      	movs	r4, #3
 800039c:	e013      	b.n	80003c6 <USBPD_CAD_Init+0x56>
 800039e:	210c      	movs	r1, #12
 80003a0:	f016 fa1f 	bl	80167e2 <__aeabi_memclr>
 80003a4:	603e      	str	r6, [r7, #0]
 80003a6:	723c      	strb	r4, [r7, #8]
 80003a8:	9800      	ldr	r0, [sp, #0]
 80003aa:	6078      	str	r0, [r7, #4]
 80003ac:	484a      	ldr	r0, [pc, #296]	@ (80004d8 <.text_6>)
 80003ae:	4669      	mov	r1, sp
 80003b0:	7a09      	ldrb	r1, [r1, #8]
 80003b2:	0089      	lsls	r1, r1, #2
 80003b4:	5047      	str	r7, [r0, r1]
 80003b6:	9800      	ldr	r0, [sp, #0]
 80003b8:	6843      	ldr	r3, [r0, #4]
 80003ba:	0032      	movs	r2, r6
 80003bc:	0029      	movs	r1, r5
 80003be:	4668      	mov	r0, sp
 80003c0:	7a00      	ldrb	r0, [r0, #8]
 80003c2:	f00d fb91 	bl	800dae8 <CAD_Init>
 80003c6:	0020      	movs	r0, r4
 80003c8:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}

080003ca <USBPD_CAD_PortEnable>:
 80003ca:	2803      	cmp	r0, #3
 80003cc:	d203      	bcs.n	80003d6 <USBPD_CAD_PortEnable+0xc>
 80003ce:	4a42      	ldr	r2, [pc, #264]	@ (80004d8 <.text_6>)
 80003d0:	0080      	lsls	r0, r0, #2
 80003d2:	5810      	ldr	r0, [r2, r0]
 80003d4:	7201      	strb	r1, [r0, #8]
 80003d6:	4770      	bx	lr

080003d8 <USBPD_CAD_Process>:
 80003d8:	b5fe      	push	{r1, r2, r3, r4, r5, r6, r7, lr}
 80003da:	2400      	movs	r4, #0
 80003dc:	4669      	mov	r1, sp
 80003de:	700c      	strb	r4, [r1, #0]
 80003e0:	9401      	str	r4, [sp, #4]
 80003e2:	2500      	movs	r5, #0
 80003e4:	43ed      	mvns	r5, r5
 80003e6:	4f3d      	ldr	r7, [pc, #244]	@ (80004dc <.text_7>)
 80003e8:	483b      	ldr	r0, [pc, #236]	@ (80004d8 <.text_6>)
 80003ea:	00a1      	lsls	r1, r4, #2
 80003ec:	1846      	adds	r6, r0, r1
 80003ee:	6830      	ldr	r0, [r6, #0]
 80003f0:	2800      	cmp	r0, #0
 80003f2:	d06c      	beq.n	80004ce <USBPD_CAD_Process+0xf6>
 80003f4:	7a00      	ldrb	r0, [r0, #8]
 80003f6:	2801      	cmp	r0, #1
 80003f8:	d169      	bne.n	80004ce <USBPD_CAD_Process+0xf6>
 80003fa:	aa01      	add	r2, sp, #4
 80003fc:	4669      	mov	r1, sp
 80003fe:	b2e0      	uxtb	r0, r4
 8000400:	f00d fde0 	bl	800dfc4 <CAD_StateMachine>
 8000404:	42a8      	cmp	r0, r5
 8000406:	d800      	bhi.n	800040a <USBPD_CAD_Process+0x32>
 8000408:	0005      	movs	r5, r0
 800040a:	4668      	mov	r0, sp
 800040c:	7800      	ldrb	r0, [r0, #0]
 800040e:	2801      	cmp	r0, #1
 8000410:	d004      	beq.n	800041c <USBPD_CAD_Process+0x44>
 8000412:	2802      	cmp	r0, #2
 8000414:	d012      	beq.n	800043c <USBPD_CAD_Process+0x64>
 8000416:	2804      	cmp	r0, #4
 8000418:	d010      	beq.n	800043c <USBPD_CAD_Process+0x64>
 800041a:	e040      	b.n	800049e <USBPD_CAD_Process+0xc6>
 800041c:	6830      	ldr	r0, [r6, #0]
 800041e:	6801      	ldr	r1, [r0, #0]
 8000420:	680a      	ldr	r2, [r1, #0]
 8000422:	4b2f      	ldr	r3, [pc, #188]	@ (80004e0 <.text_8>)
 8000424:	4013      	ands	r3, r2
 8000426:	600b      	str	r3, [r1, #0]
 8000428:	6801      	ldr	r1, [r0, #0]
 800042a:	680a      	ldr	r2, [r1, #0]
 800042c:	23c0      	movs	r3, #192	@ 0xc0
 800042e:	439a      	bics	r2, r3
 8000430:	600a      	str	r2, [r1, #0]
 8000432:	6800      	ldr	r0, [r0, #0]
 8000434:	6801      	ldr	r1, [r0, #0]
 8000436:	4039      	ands	r1, r7
 8000438:	6001      	str	r1, [r0, #0]
 800043a:	e034      	b.n	80004a6 <USBPD_CAD_Process+0xce>
 800043c:	6830      	ldr	r0, [r6, #0]
 800043e:	9901      	ldr	r1, [sp, #4]
 8000440:	2901      	cmp	r1, #1
 8000442:	6801      	ldr	r1, [r0, #0]
 8000444:	680a      	ldr	r2, [r1, #0]
 8000446:	d103      	bne.n	8000450 <USBPD_CAD_Process+0x78>
 8000448:	403a      	ands	r2, r7
 800044a:	2380      	movs	r3, #128	@ 0x80
 800044c:	01db      	lsls	r3, r3, #7
 800044e:	e002      	b.n	8000456 <USBPD_CAD_Process+0x7e>
 8000450:	403a      	ands	r2, r7
 8000452:	2380      	movs	r3, #128	@ 0x80
 8000454:	019b      	lsls	r3, r3, #6
 8000456:	4313      	orrs	r3, r2
 8000458:	600b      	str	r3, [r1, #0]
 800045a:	6801      	ldr	r1, [r0, #0]
 800045c:	680b      	ldr	r3, [r1, #0]
 800045e:	22c0      	movs	r2, #192	@ 0xc0
 8000460:	4393      	bics	r3, r2
 8000462:	469c      	mov	ip, r3
 8000464:	9a01      	ldr	r2, [sp, #4]
 8000466:	0193      	lsls	r3, r2, #6
 8000468:	22c0      	movs	r2, #192	@ 0xc0
 800046a:	401a      	ands	r2, r3
 800046c:	4663      	mov	r3, ip
 800046e:	431a      	orrs	r2, r3
 8000470:	600a      	str	r2, [r1, #0]
 8000472:	6801      	ldr	r1, [r0, #0]
 8000474:	680a      	ldr	r2, [r1, #0]
 8000476:	2380      	movs	r3, #128	@ 0x80
 8000478:	015b      	lsls	r3, r3, #5
 800047a:	4313      	orrs	r3, r2
 800047c:	600b      	str	r3, [r1, #0]
 800047e:	6800      	ldr	r0, [r0, #0]
 8000480:	6801      	ldr	r1, [r0, #0]
 8000482:	074a      	lsls	r2, r1, #29
 8000484:	0fd2      	lsrs	r2, r2, #31
 8000486:	d103      	bne.n	8000490 <USBPD_CAD_Process+0xb8>
 8000488:	2208      	movs	r2, #8
 800048a:	4391      	bics	r1, r2
 800048c:	6001      	str	r1, [r0, #0]
 800048e:	e002      	b.n	8000496 <USBPD_CAD_Process+0xbe>
 8000490:	2208      	movs	r2, #8
 8000492:	430a      	orrs	r2, r1
 8000494:	6002      	str	r2, [r0, #0]
 8000496:	2168      	movs	r1, #104	@ 0x68
 8000498:	b2e0      	uxtb	r0, r4
 800049a:	f000 f925 	bl	80006e8 <USBPD_PE_Notification>
 800049e:	4668      	mov	r0, sp
 80004a0:	7800      	ldrb	r0, [r0, #0]
 80004a2:	2800      	cmp	r0, #0
 80004a4:	d013      	beq.n	80004ce <USBPD_CAD_Process+0xf6>
 80004a6:	9a01      	ldr	r2, [sp, #4]
 80004a8:	4668      	mov	r0, sp
 80004aa:	7801      	ldrb	r1, [r0, #0]
 80004ac:	b2e0      	uxtb	r0, r4
 80004ae:	6833      	ldr	r3, [r6, #0]
 80004b0:	685b      	ldr	r3, [r3, #4]
 80004b2:	681b      	ldr	r3, [r3, #0]
 80004b4:	4798      	blx	r3
 80004b6:	4668      	mov	r0, sp
 80004b8:	7800      	ldrb	r0, [r0, #0]
 80004ba:	2801      	cmp	r0, #1
 80004bc:	d003      	beq.n	80004c6 <USBPD_CAD_Process+0xee>
 80004be:	4668      	mov	r0, sp
 80004c0:	7800      	ldrb	r0, [r0, #0]
 80004c2:	2803      	cmp	r0, #3
 80004c4:	d103      	bne.n	80004ce <USBPD_CAD_Process+0xf6>
 80004c6:	2169      	movs	r1, #105	@ 0x69
 80004c8:	b2e0      	uxtb	r0, r4
 80004ca:	f000 f90d 	bl	80006e8 <USBPD_PE_Notification>
 80004ce:	1c64      	adds	r4, r4, #1
 80004d0:	2c03      	cmp	r4, #3
 80004d2:	d389      	bcc.n	80003e8 <USBPD_CAD_Process+0x10>
 80004d4:	0028      	movs	r0, r5
 80004d6:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}

080004d8 <.text_6>:
 80004d8:	20000170 	.word	0x20000170

080004dc <.text_7>:
 80004dc:	ffff9fff 	.word	0xffff9fff

080004e0 <.text_8>:
 80004e0:	ffffefff 	.word	0xffffefff

080004e4 <USBPD_CAD_AssertRd>:
 80004e4:	b510      	push	{r4, lr}
 80004e6:	0004      	movs	r4, r0
 80004e8:	f00f fee2 	bl	80102b0 <USBPDM1_DeAssertRp>
 80004ec:	0020      	movs	r0, r4
 80004ee:	f00f fee9 	bl	80102c4 <USBPDM1_AssertRd>
 80004f2:	bd10      	pop	{r4, pc}

080004f4 <USBPD_CAD_AssertRp>:
 80004f4:	b510      	push	{r4, lr}
 80004f6:	0004      	movs	r4, r0
 80004f8:	f00f ff8a 	bl	8010410 <USBPDM1_DeAssertRd>
 80004fc:	0020      	movs	r0, r4
 80004fe:	f00f fe1f 	bl	8010140 <USBPDM1_AssertRp>
 8000502:	bd10      	pop	{r4, pc}

08000504 <USBPD_CAD_EnterErrorRecovery>:
 8000504:	b580      	push	{r7, lr}
 8000506:	f00d fbf9 	bl	800dcfc <CAD_Enter_ErrorRecovery>
 800050a:	bd01      	pop	{r0, pc}

0800050c <USBPD_CAD_SRC_SetRpResistor>:
 800050c:	b510      	push	{r4, lr}
 800050e:	2404      	movs	r4, #4
 8000510:	f00d fc5a 	bl	800ddc8 <CAD_Set_ResistorRp>
 8000514:	2800      	cmp	r0, #0
 8000516:	d100      	bne.n	800051a <USBPD_CAD_SRC_SetRpResistor+0xe>
 8000518:	2400      	movs	r4, #0
 800051a:	0020      	movs	r0, r4
 800051c:	bd10      	pop	{r4, pc}

0800051e <USBPD_CAD_SetRpResistor>:
 800051e:	b580      	push	{r7, lr}
 8000520:	f7ff fff4 	bl	800050c <USBPD_CAD_SRC_SetRpResistor>
 8000524:	bd02      	pop	{r1, pc}

08000526 <USBPD_CAD_GetMemoryConsumption>:
 8000526:	2024      	movs	r0, #36	@ 0x24
 8000528:	4770      	bx	lr
	...

0800052c <USBPD_PE_Init>:
 800052c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800052e:	000e      	movs	r6, r1
 8000530:	0017      	movs	r7, r2
 8000532:	001c      	movs	r4, r3
 8000534:	6871      	ldr	r1, [r6, #4]
 8000536:	070a      	lsls	r2, r1, #28
 8000538:	0fd2      	lsrs	r2, r2, #31
 800053a:	d002      	beq.n	8000542 <USBPD_PE_Init+0x16>
 800053c:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 800053e:	2900      	cmp	r1, #0
 8000540:	d002      	beq.n	8000548 <USBPD_PE_Init+0x1c>
 8000542:	6be1      	ldr	r1, [r4, #60]	@ 0x3c
 8000544:	2900      	cmp	r1, #0
 8000546:	d101      	bne.n	800054c <USBPD_PE_Init+0x20>
 8000548:	241b      	movs	r4, #27
 800054a:	e04a      	b.n	80005e2 <USBPD_PE_Init+0xb6>
 800054c:	4669      	mov	r1, sp
 800054e:	7008      	strb	r0, [r1, #0]
 8000550:	4668      	mov	r0, sp
 8000552:	7800      	ldrb	r0, [r0, #0]
 8000554:	2803      	cmp	r0, #3
 8000556:	d301      	bcc.n	800055c <USBPD_PE_Init+0x30>
 8000558:	2417      	movs	r4, #23
 800055a:	e042      	b.n	80005e2 <USBPD_PE_Init+0xb6>
 800055c:	2096      	movs	r0, #150	@ 0x96
 800055e:	00c0      	lsls	r0, r0, #3
 8000560:	f016 f832 	bl	80165c8 <malloc>
 8000564:	0005      	movs	r5, r0
 8000566:	d101      	bne.n	800056c <USBPD_PE_Init+0x40>
 8000568:	2416      	movs	r4, #22
 800056a:	e03a      	b.n	80005e2 <USBPD_PE_Init+0xb6>
 800056c:	2196      	movs	r1, #150	@ 0x96
 800056e:	00c9      	lsls	r1, r1, #3
 8000570:	f016 f937 	bl	80167e2 <__aeabi_memclr>
 8000574:	487a      	ldr	r0, [pc, #488]	@ (8000760 <.text_16>)
 8000576:	4669      	mov	r1, sp
 8000578:	7809      	ldrb	r1, [r1, #0]
 800057a:	0089      	lsls	r1, r1, #2
 800057c:	5045      	str	r5, [r0, r1]
 800057e:	602e      	str	r6, [r5, #0]
 8000580:	606f      	str	r7, [r5, #4]
 8000582:	4668      	mov	r0, sp
 8000584:	7800      	ldrb	r0, [r0, #0]
 8000586:	7428      	strb	r0, [r5, #16]
 8000588:	60ac      	str	r4, [r5, #8]
 800058a:	4876      	ldr	r0, [pc, #472]	@ (8000764 <.text_17>)
 800058c:	182b      	adds	r3, r5, r0
 800058e:	4876      	ldr	r0, [pc, #472]	@ (8000768 <.text_18>)
 8000590:	182a      	adds	r2, r5, r0
 8000592:	0031      	movs	r1, r6
 8000594:	4668      	mov	r0, sp
 8000596:	7800      	ldrb	r0, [r0, #0]
 8000598:	f005 f98c 	bl	80058b4 <USBPD_PRL_Init>
 800059c:	0004      	movs	r4, r0
 800059e:	d120      	bne.n	80005e2 <USBPD_PE_Init+0xb6>
 80005a0:	6868      	ldr	r0, [r5, #4]
 80005a2:	6801      	ldr	r1, [r0, #0]
 80005a4:	2703      	movs	r7, #3
 80005a6:	682a      	ldr	r2, [r5, #0]
 80005a8:	6852      	ldr	r2, [r2, #4]
 80005aa:	0753      	lsls	r3, r2, #29
 80005ac:	0fdb      	lsrs	r3, r3, #31
 80005ae:	d006      	beq.n	80005be <USBPD_PE_Init+0x92>
 80005b0:	2208      	movs	r2, #8
 80005b2:	430a      	orrs	r2, r1
 80005b4:	6002      	str	r2, [r0, #0]
 80005b6:	6873      	ldr	r3, [r6, #4]
 80005b8:	403b      	ands	r3, r7
 80005ba:	2201      	movs	r2, #1
 80005bc:	e005      	b.n	80005ca <USBPD_PE_Init+0x9e>
 80005be:	2208      	movs	r2, #8
 80005c0:	4391      	bics	r1, r2
 80005c2:	6001      	str	r1, [r0, #0]
 80005c4:	6873      	ldr	r3, [r6, #4]
 80005c6:	403b      	ands	r3, r7
 80005c8:	2200      	movs	r2, #0
 80005ca:	4611      	mov	r1, r2
 80005cc:	4668      	mov	r0, sp
 80005ce:	7800      	ldrb	r0, [r0, #0]
 80005d0:	f005 f9ab 	bl	800592a <USBPD_PRL_SetHeader>
 80005d4:	6870      	ldr	r0, [r6, #4]
 80005d6:	4007      	ands	r7, r0
 80005d8:	0039      	movs	r1, r7
 80005da:	4668      	mov	r0, sp
 80005dc:	7800      	ldrb	r0, [r0, #0]
 80005de:	f005 f9e2 	bl	80059a6 <USBPD_PRL_CBL_SetHeaderSpecification>
 80005e2:	0020      	movs	r0, r4
 80005e4:	bdf2      	pop	{r1, r4, r5, r6, r7, pc}

080005e6 <USBPD_PE_TimerCounter>:
 80005e6:	495e      	ldr	r1, [pc, #376]	@ (8000760 <.text_16>)
 80005e8:	0080      	lsls	r0, r0, #2
 80005ea:	5808      	ldr	r0, [r1, r0]
 80005ec:	49b4      	ldr	r1, [pc, #720]	@ (80008c0 <.text_20>)
 80005ee:	084a      	lsrs	r2, r1, #1
 80005f0:	8bc3      	ldrh	r3, [r0, #30]
 80005f2:	4213      	tst	r3, r2
 80005f4:	d002      	beq.n	80005fc <USBPD_PE_TimerCounter+0x16>
 80005f6:	8bc3      	ldrh	r3, [r0, #30]
 80005f8:	185b      	adds	r3, r3, r1
 80005fa:	83c3      	strh	r3, [r0, #30]
 80005fc:	8c03      	ldrh	r3, [r0, #32]
 80005fe:	4213      	tst	r3, r2
 8000600:	d002      	beq.n	8000608 <USBPD_PE_TimerCounter+0x22>
 8000602:	8c03      	ldrh	r3, [r0, #32]
 8000604:	185b      	adds	r3, r3, r1
 8000606:	8403      	strh	r3, [r0, #32]
 8000608:	8cc3      	ldrh	r3, [r0, #38]	@ 0x26
 800060a:	4213      	tst	r3, r2
 800060c:	d002      	beq.n	8000614 <USBPD_PE_TimerCounter+0x2e>
 800060e:	8cc3      	ldrh	r3, [r0, #38]	@ 0x26
 8000610:	185b      	adds	r3, r3, r1
 8000612:	84c3      	strh	r3, [r0, #38]	@ 0x26
 8000614:	8c43      	ldrh	r3, [r0, #34]	@ 0x22
 8000616:	4213      	tst	r3, r2
 8000618:	d002      	beq.n	8000620 <USBPD_PE_TimerCounter+0x3a>
 800061a:	8c43      	ldrh	r3, [r0, #34]	@ 0x22
 800061c:	185b      	adds	r3, r3, r1
 800061e:	8443      	strh	r3, [r0, #34]	@ 0x22
 8000620:	8c83      	ldrh	r3, [r0, #36]	@ 0x24
 8000622:	4213      	tst	r3, r2
 8000624:	d002      	beq.n	800062c <USBPD_PE_TimerCounter+0x46>
 8000626:	8c82      	ldrh	r2, [r0, #36]	@ 0x24
 8000628:	1851      	adds	r1, r2, r1
 800062a:	8481      	strh	r1, [r0, #36]	@ 0x24
 800062c:	4770      	bx	lr

0800062e <USBPD_PE_TimerCounteUpdate>:
 800062e:	b570      	push	{r4, r5, r6, lr}
 8000630:	000e      	movs	r6, r1
 8000632:	494b      	ldr	r1, [pc, #300]	@ (8000760 <.text_16>)
 8000634:	0080      	lsls	r0, r0, #2
 8000636:	580c      	ldr	r4, [r1, r0]
 8000638:	2180      	movs	r1, #128	@ 0x80
 800063a:	0209      	lsls	r1, r1, #8
 800063c:	428e      	cmp	r6, r1
 800063e:	da28      	bge.n	8000692 <USBPD_PE_TimerCounteUpdate+0x64>
 8000640:	1e4d      	subs	r5, r1, #1
 8000642:	8be0      	ldrh	r0, [r4, #30]
 8000644:	4228      	tst	r0, r5
 8000646:	d004      	beq.n	8000652 <USBPD_PE_TimerCounteUpdate+0x24>
 8000648:	0031      	movs	r1, r6
 800064a:	8be0      	ldrh	r0, [r4, #30]
 800064c:	f000 ffcb 	bl	80015e6 <PE_UpdateTimer>
 8000650:	83e0      	strh	r0, [r4, #30]
 8000652:	8c20      	ldrh	r0, [r4, #32]
 8000654:	4228      	tst	r0, r5
 8000656:	d004      	beq.n	8000662 <USBPD_PE_TimerCounteUpdate+0x34>
 8000658:	0031      	movs	r1, r6
 800065a:	8c20      	ldrh	r0, [r4, #32]
 800065c:	f000 ffc3 	bl	80015e6 <PE_UpdateTimer>
 8000660:	8420      	strh	r0, [r4, #32]
 8000662:	8ce0      	ldrh	r0, [r4, #38]	@ 0x26
 8000664:	4228      	tst	r0, r5
 8000666:	d004      	beq.n	8000672 <USBPD_PE_TimerCounteUpdate+0x44>
 8000668:	0031      	movs	r1, r6
 800066a:	8ce0      	ldrh	r0, [r4, #38]	@ 0x26
 800066c:	f000 ffbb 	bl	80015e6 <PE_UpdateTimer>
 8000670:	84e0      	strh	r0, [r4, #38]	@ 0x26
 8000672:	8c60      	ldrh	r0, [r4, #34]	@ 0x22
 8000674:	4228      	tst	r0, r5
 8000676:	d004      	beq.n	8000682 <USBPD_PE_TimerCounteUpdate+0x54>
 8000678:	0031      	movs	r1, r6
 800067a:	8c60      	ldrh	r0, [r4, #34]	@ 0x22
 800067c:	f000 ffb3 	bl	80015e6 <PE_UpdateTimer>
 8000680:	8460      	strh	r0, [r4, #34]	@ 0x22
 8000682:	8ca0      	ldrh	r0, [r4, #36]	@ 0x24
 8000684:	4228      	tst	r0, r5
 8000686:	d004      	beq.n	8000692 <USBPD_PE_TimerCounteUpdate+0x64>
 8000688:	0031      	movs	r1, r6
 800068a:	8ca0      	ldrh	r0, [r4, #36]	@ 0x24
 800068c:	f000 ffab 	bl	80015e6 <PE_UpdateTimer>
 8000690:	84a0      	strh	r0, [r4, #36]	@ 0x24
 8000692:	bd70      	pop	{r4, r5, r6, pc}

08000694 <USBPD_PE_IsCableConnected>:
 8000694:	b510      	push	{r4, lr}
 8000696:	4a32      	ldr	r2, [pc, #200]	@ (8000760 <.text_16>)
 8000698:	0080      	lsls	r0, r0, #2
 800069a:	5810      	ldr	r0, [r2, r0]
 800069c:	6842      	ldr	r2, [r0, #4]
 800069e:	6813      	ldr	r3, [r2, #0]
 80006a0:	4cb2      	ldr	r4, [pc, #712]	@ (800096c <.text_22>)
 80006a2:	401c      	ands	r4, r3
 80006a4:	0309      	lsls	r1, r1, #12
 80006a6:	2380      	movs	r3, #128	@ 0x80
 80006a8:	015b      	lsls	r3, r3, #5
 80006aa:	4019      	ands	r1, r3
 80006ac:	4321      	orrs	r1, r4
 80006ae:	6011      	str	r1, [r2, #0]
 80006b0:	2148      	movs	r1, #72	@ 0x48
 80006b2:	7441      	strb	r1, [r0, #17]
 80006b4:	bd10      	pop	{r4, pc}

080006b6 <USBPD_PE_StateMachine_Reset>:
 80006b6:	2148      	movs	r1, #72	@ 0x48
 80006b8:	4a29      	ldr	r2, [pc, #164]	@ (8000760 <.text_16>)
 80006ba:	0080      	lsls	r0, r0, #2
 80006bc:	5810      	ldr	r0, [r2, r0]
 80006be:	7441      	strb	r1, [r0, #17]
 80006c0:	4770      	bx	lr

080006c2 <USBPD_PE_StateMachine_Stop>:
 80006c2:	b580      	push	{r7, lr}
 80006c4:	f005 fc34 	bl	8005f30 <USBPD_PRL_Stop>
 80006c8:	bd01      	pop	{r0, pc}

080006ca <USBPD_PE_StateMachine_DRP>:
 80006ca:	b580      	push	{r7, lr}
 80006cc:	4924      	ldr	r1, [pc, #144]	@ (8000760 <.text_16>)
 80006ce:	0082      	lsls	r2, r0, #2
 80006d0:	5889      	ldr	r1, [r1, r2]
 80006d2:	6849      	ldr	r1, [r1, #4]
 80006d4:	6809      	ldr	r1, [r1, #0]
 80006d6:	074a      	lsls	r2, r1, #29
 80006d8:	0fd2      	lsrs	r2, r2, #31
 80006da:	d002      	beq.n	80006e2 <USBPD_PE_StateMachine_DRP+0x18>
 80006dc:	f002 fb8a 	bl	8002df4 <USBPD_PE_StateMachine_SRC>
 80006e0:	bd02      	pop	{r1, pc}
 80006e2:	f001 fcd5 	bl	8002090 <USBPD_PE_StateMachine_SNK>
 80006e6:	bd02      	pop	{r1, pc}

080006e8 <USBPD_PE_Notification>:
 80006e8:	b57c      	push	{r2, r3, r4, r5, r6, lr}
 80006ea:	0004      	movs	r4, r0
 80006ec:	2803      	cmp	r0, #3
 80006ee:	d211      	bcs.n	8000714 <USBPD_PE_Notification+0x2c>
 80006f0:	000d      	movs	r5, r1
 80006f2:	2000      	movs	r0, #0
 80006f4:	9000      	str	r0, [sp, #0]
 80006f6:	2300      	movs	r3, #0
 80006f8:	002a      	movs	r2, r5
 80006fa:	0021      	movs	r1, r4
 80006fc:	2009      	movs	r0, #9
 80006fe:	4eb2      	ldr	r6, [pc, #712]	@ (80009c8 <.text_24>)
 8000700:	6836      	ldr	r6, [r6, #0]
 8000702:	47b0      	blx	r6
 8000704:	0029      	movs	r1, r5
 8000706:	0020      	movs	r0, r4
 8000708:	4ab0      	ldr	r2, [pc, #704]	@ (80009cc <.text_25>)
 800070a:	00a3      	lsls	r3, r4, #2
 800070c:	58d2      	ldr	r2, [r2, r3]
 800070e:	6892      	ldr	r2, [r2, #8]
 8000710:	68d2      	ldr	r2, [r2, #12]
 8000712:	4790      	blx	r2
 8000714:	bd73      	pop	{r0, r1, r4, r5, r6, pc}

08000716 <USBPD_PE_InitVDM_Callback>:
 8000716:	4aad      	ldr	r2, [pc, #692]	@ (80009cc <.text_25>)
 8000718:	0080      	lsls	r0, r0, #2
 800071a:	5810      	ldr	r0, [r2, r0]
 800071c:	60c1      	str	r1, [r0, #12]
 800071e:	4770      	bx	lr

08000720 <USBPD_PE_Request_HardReset>:
 8000720:	b580      	push	{r7, lr}
 8000722:	49aa      	ldr	r1, [pc, #680]	@ (80009cc <.text_25>)
 8000724:	0082      	lsls	r2, r0, #2
 8000726:	5889      	ldr	r1, [r1, r2]
 8000728:	220f      	movs	r2, #15
 800072a:	2332      	movs	r3, #50	@ 0x32
 800072c:	54ca      	strb	r2, [r1, r3]
 800072e:	6889      	ldr	r1, [r1, #8]
 8000730:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 8000732:	4788      	blx	r1
 8000734:	2000      	movs	r0, #0
 8000736:	bd02      	pop	{r1, pc}

08000738 <USBPD_PE_Request_CableReset>:
 8000738:	b580      	push	{r7, lr}
 800073a:	4909      	ldr	r1, [pc, #36]	@ (8000760 <.text_16>)
 800073c:	0082      	lsls	r2, r0, #2
 800073e:	5889      	ldr	r1, [r1, r2]
 8000740:	684a      	ldr	r2, [r1, #4]
 8000742:	6812      	ldr	r2, [r2, #0]
 8000744:	4ba2      	ldr	r3, [pc, #648]	@ (80009d0 <.text_26>)
 8000746:	4013      	ands	r3, r2
 8000748:	4aa2      	ldr	r2, [pc, #648]	@ (80009d4 <.text_27>)
 800074a:	4293      	cmp	r3, r2
 800074c:	d105      	bne.n	800075a <USBPD_PE_Request_CableReset+0x22>
 800074e:	2299      	movs	r2, #153	@ 0x99
 8000750:	2332      	movs	r3, #50	@ 0x32
 8000752:	54ca      	strb	r2, [r1, r3]
 8000754:	6889      	ldr	r1, [r1, #8]
 8000756:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 8000758:	4788      	blx	r1
 800075a:	2010      	movs	r0, #16
 800075c:	bd02      	pop	{r1, pc}
	...

08000760 <.text_16>:
 8000760:	2000017c 	.word	0x2000017c

08000764 <.text_17>:
 8000764:	0000048e 	.word	0x0000048e

08000768 <.text_18>:
 8000768:	00000281 	.word	0x00000281

0800076c <USBPD_PE_Request_CtrlMessage>:
 800076c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800076e:	b096      	sub	sp, #88	@ 0x58
 8000770:	4896      	ldr	r0, [pc, #600]	@ (80009cc <.text_25>)
 8000772:	a916      	add	r1, sp, #88	@ 0x58
 8000774:	7809      	ldrb	r1, [r1, #0]
 8000776:	0089      	lsls	r1, r1, #2
 8000778:	5840      	ldr	r0, [r0, r1]
 800077a:	9001      	str	r0, [sp, #4]
 800077c:	2400      	movs	r4, #0
 800077e:	a802      	add	r0, sp, #8
 8000780:	4995      	ldr	r1, [pc, #596]	@ (80009d8 <.text_28>)
 8000782:	224c      	movs	r2, #76	@ 0x4c
 8000784:	f016 f822 	bl	80167cc <__aeabi_memcpy>
 8000788:	2303      	movs	r3, #3
 800078a:	9801      	ldr	r0, [sp, #4]
 800078c:	2132      	movs	r1, #50	@ 0x32
 800078e:	5c40      	ldrb	r0, [r0, r1]
 8000790:	2800      	cmp	r0, #0
 8000792:	d105      	bne.n	80007a0 <USBPD_PE_Request_CtrlMessage+0x34>
 8000794:	9801      	ldr	r0, [sp, #4]
 8000796:	6840      	ldr	r0, [r0, #4]
 8000798:	6800      	ldr	r0, [r0, #0]
 800079a:	04c1      	lsls	r1, r0, #19
 800079c:	0fc9      	lsrs	r1, r1, #31
 800079e:	d101      	bne.n	80007a4 <USBPD_PE_Request_CtrlMessage+0x38>
 80007a0:	2403      	movs	r4, #3
 80007a2:	e089      	b.n	80008b8 <USBPD_PE_Request_CtrlMessage+0x14c>
 80007a4:	9901      	ldr	r1, [sp, #4]
 80007a6:	6809      	ldr	r1, [r1, #0]
 80007a8:	684a      	ldr	r2, [r1, #4]
 80007aa:	0712      	lsls	r2, r2, #28
 80007ac:	0fd5      	lsrs	r5, r2, #31
 80007ae:	466a      	mov	r2, sp
 80007b0:	7055      	strb	r5, [r2, #1]
 80007b2:	2201      	movs	r2, #1
 80007b4:	0885      	lsrs	r5, r0, #2
 80007b6:	4015      	ands	r5, r2
 80007b8:	d103      	bne.n	80007c2 <USBPD_PE_Request_CtrlMessage+0x56>
 80007ba:	2502      	movs	r5, #2
 80007bc:	466f      	mov	r7, sp
 80007be:	703c      	strb	r4, [r7, #0]
 80007c0:	e003      	b.n	80007ca <USBPD_PE_Request_CtrlMessage+0x5e>
 80007c2:	2500      	movs	r5, #0
 80007c4:	2604      	movs	r6, #4
 80007c6:	466f      	mov	r7, sp
 80007c8:	703e      	strb	r6, [r7, #0]
 80007ca:	0546      	lsls	r6, r0, #21
 80007cc:	0f76      	lsrs	r6, r6, #29
 80007ce:	2e03      	cmp	r6, #3
 80007d0:	d101      	bne.n	80007d6 <USBPD_PE_Request_CtrlMessage+0x6a>
 80007d2:	2608      	movs	r6, #8
 80007d4:	e000      	b.n	80007d8 <USBPD_PE_Request_CtrlMessage+0x6c>
 80007d6:	2600      	movs	r6, #0
 80007d8:	4018      	ands	r0, r3
 80007da:	2802      	cmp	r0, #2
 80007dc:	d101      	bne.n	80007e2 <USBPD_PE_Request_CtrlMessage+0x76>
 80007de:	2040      	movs	r0, #64	@ 0x40
 80007e0:	e000      	b.n	80007e4 <USBPD_PE_Request_CtrlMessage+0x78>
 80007e2:	2000      	movs	r0, #0
 80007e4:	787f      	ldrb	r7, [r7, #1]
 80007e6:	433d      	orrs	r5, r7
 80007e8:	466f      	mov	r7, sp
 80007ea:	783f      	ldrb	r7, [r7, #0]
 80007ec:	432f      	orrs	r7, r5
 80007ee:	433e      	orrs	r6, r7
 80007f0:	4330      	orrs	r0, r6
 80007f2:	4003      	ands	r3, r0
 80007f4:	d002      	beq.n	80007fc <USBPD_PE_Request_CtrlMessage+0x90>
 80007f6:	0003      	movs	r3, r0
 80007f8:	2010      	movs	r0, #16
 80007fa:	4318      	orrs	r0, r3
 80007fc:	2505      	movs	r5, #5
 80007fe:	4228      	tst	r0, r5
 8000800:	d002      	beq.n	8000808 <USBPD_PE_Request_CtrlMessage+0x9c>
 8000802:	0003      	movs	r3, r0
 8000804:	2020      	movs	r0, #32
 8000806:	4318      	orrs	r0, r3
 8000808:	ab17      	add	r3, sp, #92	@ 0x5c
 800080a:	781b      	ldrb	r3, [r3, #0]
 800080c:	005e      	lsls	r6, r3, #1
 800080e:	18f3      	adds	r3, r6, r3
 8000810:	9300      	str	r3, [sp, #0]
 8000812:	ab02      	add	r3, sp, #8
 8000814:	9e00      	ldr	r6, [sp, #0]
 8000816:	5d9e      	ldrb	r6, [r3, r6]
 8000818:	4030      	ands	r0, r6
 800081a:	42b0      	cmp	r0, r6
 800081c:	d11f      	bne.n	800085e <USBPD_PE_Request_CtrlMessage+0xf2>
 800081e:	9e01      	ldr	r6, [sp, #4]
 8000820:	2733      	movs	r7, #51	@ 0x33
 8000822:	55f4      	strb	r4, [r6, r7]
 8000824:	9801      	ldr	r0, [sp, #4]
 8000826:	4eb2      	ldr	r6, [pc, #712]	@ (8000af0 <.text_30>)
 8000828:	1980      	adds	r0, r0, r6
 800082a:	ae17      	add	r6, sp, #92	@ 0x5c
 800082c:	7836      	ldrb	r6, [r6, #0]
 800082e:	2e05      	cmp	r6, #5
 8000830:	d031      	beq.n	8000896 <USBPD_PE_Request_CtrlMessage+0x12a>
 8000832:	2e0b      	cmp	r6, #11
 8000834:	d00e      	beq.n	8000854 <USBPD_PE_Request_CtrlMessage+0xe8>
 8000836:	2e0d      	cmp	r6, #13
 8000838:	d028      	beq.n	800088c <USBPD_PE_Request_CtrlMessage+0x120>
 800083a:	2e11      	cmp	r6, #17
 800083c:	d011      	beq.n	8000862 <USBPD_PE_Request_CtrlMessage+0xf6>
 800083e:	2e12      	cmp	r6, #18
 8000840:	d013      	beq.n	800086a <USBPD_PE_Request_CtrlMessage+0xfe>
 8000842:	2e14      	cmp	r6, #20
 8000844:	d013      	beq.n	800086e <USBPD_PE_Request_CtrlMessage+0x102>
 8000846:	2e15      	cmp	r6, #21
 8000848:	d017      	beq.n	800087a <USBPD_PE_Request_CtrlMessage+0x10e>
 800084a:	2e16      	cmp	r6, #22
 800084c:	d00b      	beq.n	8000866 <USBPD_PE_Request_CtrlMessage+0xfa>
 800084e:	2e18      	cmp	r6, #24
 8000850:	d01c      	beq.n	800088c <USBPD_PE_Request_CtrlMessage+0x120>
 8000852:	e021      	b.n	8000898 <USBPD_PE_Request_CtrlMessage+0x12c>
 8000854:	9901      	ldr	r1, [sp, #4]
 8000856:	6889      	ldr	r1, [r1, #8]
 8000858:	6ac9      	ldr	r1, [r1, #44]	@ 0x2c
 800085a:	2900      	cmp	r1, #0
 800085c:	d11c      	bne.n	8000898 <USBPD_PE_Request_CtrlMessage+0x12c>
 800085e:	2402      	movs	r4, #2
 8000860:	e02a      	b.n	80008b8 <USBPD_PE_Request_CtrlMessage+0x14c>
 8000862:	2111      	movs	r1, #17
 8000864:	e010      	b.n	8000888 <USBPD_PE_Request_CtrlMessage+0x11c>
 8000866:	2116      	movs	r1, #22
 8000868:	e00e      	b.n	8000888 <USBPD_PE_Request_CtrlMessage+0x11c>
 800086a:	2112      	movs	r1, #18
 800086c:	e00c      	b.n	8000888 <USBPD_PE_Request_CtrlMessage+0x11c>
 800086e:	8909      	ldrh	r1, [r1, #8]
 8000870:	0889      	lsrs	r1, r1, #2
 8000872:	4211      	tst	r1, r2
 8000874:	d110      	bne.n	8000898 <USBPD_PE_Request_CtrlMessage+0x12c>
 8000876:	2410      	movs	r4, #16
 8000878:	e01e      	b.n	80008b8 <USBPD_PE_Request_CtrlMessage+0x14c>
 800087a:	8909      	ldrh	r1, [r1, #8]
 800087c:	09c9      	lsrs	r1, r1, #7
 800087e:	4211      	tst	r1, r2
 8000880:	d101      	bne.n	8000886 <USBPD_PE_Request_CtrlMessage+0x11a>
 8000882:	2010      	movs	r0, #16
 8000884:	e019      	b.n	80008ba <USBPD_PE_Request_CtrlMessage+0x14e>
 8000886:	2115      	movs	r1, #21
 8000888:	7001      	strb	r1, [r0, #0]
 800088a:	e005      	b.n	8000898 <USBPD_PE_Request_CtrlMessage+0x12c>
 800088c:	a918      	add	r1, sp, #96	@ 0x60
 800088e:	7809      	ldrb	r1, [r1, #0]
 8000890:	9a01      	ldr	r2, [sp, #4]
 8000892:	55d1      	strb	r1, [r2, r7]
 8000894:	e000      	b.n	8000898 <USBPD_PE_Request_CtrlMessage+0x12c>
 8000896:	7005      	strb	r5, [r0, #0]
 8000898:	9900      	ldr	r1, [sp, #0]
 800089a:	1859      	adds	r1, r3, r1
 800089c:	7849      	ldrb	r1, [r1, #1]
 800089e:	7041      	strb	r1, [r0, #1]
 80008a0:	9800      	ldr	r0, [sp, #0]
 80008a2:	1818      	adds	r0, r3, r0
 80008a4:	7880      	ldrb	r0, [r0, #2]
 80008a6:	9901      	ldr	r1, [sp, #4]
 80008a8:	2232      	movs	r2, #50	@ 0x32
 80008aa:	5488      	strb	r0, [r1, r2]
 80008ac:	a816      	add	r0, sp, #88	@ 0x58
 80008ae:	7800      	ldrb	r0, [r0, #0]
 80008b0:	9901      	ldr	r1, [sp, #4]
 80008b2:	6889      	ldr	r1, [r1, #8]
 80008b4:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 80008b6:	4788      	blx	r1
 80008b8:	0020      	movs	r0, r4
 80008ba:	b019      	add	sp, #100	@ 0x64
 80008bc:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

080008c0 <.text_20>:
 80008c0:	0000ffff 	.word	0x0000ffff

080008c4 <USBPD_PE_Request_DataMessage>:
 80008c4:	b5f1      	push	{r0, r4, r5, r6, r7, lr}
 80008c6:	b082      	sub	sp, #8
 80008c8:	000b      	movs	r3, r1
 80008ca:	0017      	movs	r7, r2
 80008cc:	483f      	ldr	r0, [pc, #252]	@ (80009cc <.text_25>)
 80008ce:	4669      	mov	r1, sp
 80008d0:	7a09      	ldrb	r1, [r1, #8]
 80008d2:	0089      	lsls	r1, r1, #2
 80008d4:	5841      	ldr	r1, [r0, r1]
 80008d6:	2402      	movs	r4, #2
 80008d8:	2032      	movs	r0, #50	@ 0x32
 80008da:	5c08      	ldrb	r0, [r1, r0]
 80008dc:	2800      	cmp	r0, #0
 80008de:	d105      	bne.n	80008ec <USBPD_PE_Request_DataMessage+0x28>
 80008e0:	2001      	movs	r0, #1
 80008e2:	684a      	ldr	r2, [r1, #4]
 80008e4:	6812      	ldr	r2, [r2, #0]
 80008e6:	0b12      	lsrs	r2, r2, #12
 80008e8:	4002      	ands	r2, r0
 80008ea:	d101      	bne.n	80008f0 <USBPD_PE_Request_DataMessage+0x2c>
 80008ec:	2403      	movs	r4, #3
 80008ee:	e021      	b.n	8000934 <USBPD_PE_Request_DataMessage+0x70>
 80008f0:	466a      	mov	r2, sp
 80008f2:	7013      	strb	r3, [r2, #0]
 80008f4:	2200      	movs	r2, #0
 80008f6:	2533      	movs	r5, #51	@ 0x33
 80008f8:	554a      	strb	r2, [r1, r5]
 80008fa:	000b      	movs	r3, r1
 80008fc:	3332      	adds	r3, #50	@ 0x32
 80008fe:	4dc0      	ldr	r5, [pc, #768]	@ (8000c00 <.text_36>)
 8000900:	4ec0      	ldr	r6, [pc, #768]	@ (8000c04 <.text_37>)
 8000902:	9701      	str	r7, [sp, #4]
 8000904:	466f      	mov	r7, sp
 8000906:	783f      	ldrb	r7, [r7, #0]
 8000908:	2f01      	cmp	r7, #1
 800090a:	d004      	beq.n	8000916 <USBPD_PE_Request_DataMessage+0x52>
 800090c:	2f06      	cmp	r7, #6
 800090e:	d013      	beq.n	8000938 <USBPD_PE_Request_DataMessage+0x74>
 8000910:	2f07      	cmp	r7, #7
 8000912:	d01b      	beq.n	800094c <USBPD_PE_Request_DataMessage+0x88>
 8000914:	e027      	b.n	8000966 <USBPD_PE_Request_DataMessage+0xa2>
 8000916:	684d      	ldr	r5, [r1, #4]
 8000918:	682d      	ldr	r5, [r5, #0]
 800091a:	08ad      	lsrs	r5, r5, #2
 800091c:	4005      	ands	r5, r0
 800091e:	d009      	beq.n	8000934 <USBPD_PE_Request_DataMessage+0x70>
 8000920:	4cc1      	ldr	r4, [pc, #772]	@ (8000c28 <.text_39>)
 8000922:	5508      	strb	r0, [r1, r4]
 8000924:	2007      	movs	r0, #7
 8000926:	7018      	strb	r0, [r3, #0]
 8000928:	2400      	movs	r4, #0
 800092a:	4668      	mov	r0, sp
 800092c:	7a00      	ldrb	r0, [r0, #8]
 800092e:	6889      	ldr	r1, [r1, #8]
 8000930:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 8000932:	4788      	blx	r1
 8000934:	0020      	movs	r0, r4
 8000936:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8000938:	6848      	ldr	r0, [r1, #4]
 800093a:	6800      	ldr	r0, [r0, #0]
 800093c:	4006      	ands	r6, r0
 800093e:	42ae      	cmp	r6, r5
 8000940:	d1f8      	bne.n	8000934 <USBPD_PE_Request_DataMessage+0x70>
 8000942:	9801      	ldr	r0, [sp, #4]
 8000944:	6800      	ldr	r0, [r0, #0]
 8000946:	6288      	str	r0, [r1, #40]	@ 0x28
 8000948:	202b      	movs	r0, #43	@ 0x2b
 800094a:	e7ec      	b.n	8000926 <USBPD_PE_Request_DataMessage+0x62>
 800094c:	6848      	ldr	r0, [r1, #4]
 800094e:	6800      	ldr	r0, [r0, #0]
 8000950:	4006      	ands	r6, r0
 8000952:	42ae      	cmp	r6, r5
 8000954:	d1ee      	bne.n	8000934 <USBPD_PE_Request_DataMessage+0x70>
 8000956:	9801      	ldr	r0, [sp, #4]
 8000958:	6800      	ldr	r0, [r0, #0]
 800095a:	6288      	str	r0, [r1, #40]	@ 0x28
 800095c:	205d      	movs	r0, #93	@ 0x5d
 800095e:	4cb2      	ldr	r4, [pc, #712]	@ (8000c28 <.text_39>)
 8000960:	5508      	strb	r0, [r1, r4]
 8000962:	2062      	movs	r0, #98	@ 0x62
 8000964:	e7df      	b.n	8000926 <USBPD_PE_Request_DataMessage+0x62>
 8000966:	2410      	movs	r4, #16
 8000968:	e7e4      	b.n	8000934 <USBPD_PE_Request_DataMessage+0x70>
	...

0800096c <.text_22>:
 800096c:	ffffefff 	.word	0xffffefff

08000970 <USBPD_PE_Send_Request>:
 8000970:	b570      	push	{r4, r5, r6, lr}
 8000972:	000b      	movs	r3, r1
 8000974:	4915      	ldr	r1, [pc, #84]	@ (80009cc <.text_25>)
 8000976:	0084      	lsls	r4, r0, #2
 8000978:	590d      	ldr	r5, [r1, r4]
 800097a:	2102      	movs	r1, #2
 800097c:	2432      	movs	r4, #50	@ 0x32
 800097e:	5d2c      	ldrb	r4, [r5, r4]
 8000980:	2c00      	cmp	r4, #0
 8000982:	d104      	bne.n	800098e <USBPD_PE_Send_Request+0x1e>
 8000984:	686c      	ldr	r4, [r5, #4]
 8000986:	6824      	ldr	r4, [r4, #0]
 8000988:	04e6      	lsls	r6, r4, #19
 800098a:	0ff6      	lsrs	r6, r6, #31
 800098c:	d101      	bne.n	8000992 <USBPD_PE_Send_Request+0x22>
 800098e:	2103      	movs	r1, #3
 8000990:	e017      	b.n	80009c2 <USBPD_PE_Send_Request+0x52>
 8000992:	4ea6      	ldr	r6, [pc, #664]	@ (8000c2c <.text_40>)
 8000994:	4026      	ands	r6, r4
 8000996:	24c0      	movs	r4, #192	@ 0xc0
 8000998:	00a4      	lsls	r4, r4, #2
 800099a:	42a6      	cmp	r6, r4
 800099c:	d111      	bne.n	80009c2 <USBPD_PE_Send_Request+0x52>
 800099e:	2145      	movs	r1, #69	@ 0x45
 80009a0:	2432      	movs	r4, #50	@ 0x32
 80009a2:	5529      	strb	r1, [r5, r4]
 80009a4:	61ab      	str	r3, [r5, #24]
 80009a6:	6969      	ldr	r1, [r5, #20]
 80009a8:	2318      	movs	r3, #24
 80009aa:	4399      	bics	r1, r3
 80009ac:	00d2      	lsls	r2, r2, #3
 80009ae:	4013      	ands	r3, r2
 80009b0:	430b      	orrs	r3, r1
 80009b2:	616b      	str	r3, [r5, #20]
 80009b4:	2400      	movs	r4, #0
 80009b6:	2233      	movs	r2, #51	@ 0x33
 80009b8:	54ac      	strb	r4, [r5, r2]
 80009ba:	68a9      	ldr	r1, [r5, #8]
 80009bc:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 80009be:	4788      	blx	r1
 80009c0:	2100      	movs	r1, #0
 80009c2:	0008      	movs	r0, r1
 80009c4:	bd70      	pop	{r4, r5, r6, pc}
	...

080009c8 <.text_24>:
 80009c8:	20000000 	.word	0x20000000

080009cc <.text_25>:
 80009cc:	2000017c 	.word	0x2000017c

080009d0 <.text_26>:
 80009d0:	00008708 	.word	0x00008708

080009d4 <.text_27>:
 80009d4:	00008308 	.word	0x00008308

080009d8 <.text_28>:
 80009d8:	080168c4 	.word	0x080168c4

080009dc <USBPD_PE_SendExtendedMessage>:
 80009dc:	b5f3      	push	{r0, r1, r4, r5, r6, r7, lr}
 80009de:	b083      	sub	sp, #12
 80009e0:	001f      	movs	r7, r3
 80009e2:	2400      	movs	r4, #0
 80009e4:	2500      	movs	r5, #0
 80009e6:	48b5      	ldr	r0, [pc, #724]	@ (8000cbc <.text_43>)
 80009e8:	4669      	mov	r1, sp
 80009ea:	7b09      	ldrb	r1, [r1, #12]
 80009ec:	0089      	lsls	r1, r1, #2
 80009ee:	5846      	ldr	r6, [r0, r1]
 80009f0:	2003      	movs	r0, #3
 80009f2:	2132      	movs	r1, #50	@ 0x32
 80009f4:	5c71      	ldrb	r1, [r6, r1]
 80009f6:	2900      	cmp	r1, #0
 80009f8:	d107      	bne.n	8000a0a <USBPD_PE_SendExtendedMessage+0x2e>
 80009fa:	6871      	ldr	r1, [r6, #4]
 80009fc:	6809      	ldr	r1, [r1, #0]
 80009fe:	9100      	str	r1, [sp, #0]
 8000a00:	2101      	movs	r1, #1
 8000a02:	9b00      	ldr	r3, [sp, #0]
 8000a04:	0b1b      	lsrs	r3, r3, #12
 8000a06:	400b      	ands	r3, r1
 8000a08:	d101      	bne.n	8000a0e <USBPD_PE_SendExtendedMessage+0x32>
 8000a0a:	2503      	movs	r5, #3
 8000a0c:	e06c      	b.n	8000ae8 <USBPD_PE_SendExtendedMessage+0x10c>
 8000a0e:	9b00      	ldr	r3, [sp, #0]
 8000a10:	055b      	lsls	r3, r3, #21
 8000a12:	0f5b      	lsrs	r3, r3, #29
 8000a14:	2b03      	cmp	r3, #3
 8000a16:	d10b      	bne.n	8000a30 <USBPD_PE_SendExtendedMessage+0x54>
 8000a18:	9b00      	ldr	r3, [sp, #0]
 8000a1a:	4018      	ands	r0, r3
 8000a1c:	2801      	cmp	r0, #1
 8000a1e:	d801      	bhi.n	8000a24 <USBPD_PE_SendExtendedMessage+0x48>
 8000a20:	2501      	movs	r5, #1
 8000a22:	e061      	b.n	8000ae8 <USBPD_PE_SendExtendedMessage+0x10c>
 8000a24:	4668      	mov	r0, sp
 8000a26:	8d00      	ldrh	r0, [r0, #40]	@ 0x28
 8000a28:	21ff      	movs	r1, #255	@ 0xff
 8000a2a:	1d89      	adds	r1, r1, #6
 8000a2c:	4288      	cmp	r0, r1
 8000a2e:	d301      	bcc.n	8000a34 <USBPD_PE_SendExtendedMessage+0x58>
 8000a30:	2502      	movs	r5, #2
 8000a32:	e059      	b.n	8000ae8 <USBPD_PE_SendExtendedMessage+0x10c>
 8000a34:	4668      	mov	r0, sp
 8000a36:	7002      	strb	r2, [r0, #0]
 8000a38:	6970      	ldr	r0, [r6, #20]
 8000a3a:	2120      	movs	r1, #32
 8000a3c:	4388      	bics	r0, r1
 8000a3e:	6170      	str	r0, [r6, #20]
 8000a40:	2020      	movs	r0, #32
 8000a42:	4669      	mov	r1, sp
 8000a44:	7809      	ldrb	r1, [r1, #0]
 8000a46:	2903      	cmp	r1, #3
 8000a48:	d008      	beq.n	8000a5c <USBPD_PE_SendExtendedMessage+0x80>
 8000a4a:	2904      	cmp	r1, #4
 8000a4c:	d020      	beq.n	8000a90 <USBPD_PE_SendExtendedMessage+0xb4>
 8000a4e:	2906      	cmp	r1, #6
 8000a50:	d020      	beq.n	8000a94 <USBPD_PE_SendExtendedMessage+0xb8>
 8000a52:	2908      	cmp	r1, #8
 8000a54:	d020      	beq.n	8000a98 <USBPD_PE_SendExtendedMessage+0xbc>
 8000a56:	290a      	cmp	r1, #10
 8000a58:	d023      	beq.n	8000aa2 <USBPD_PE_SendExtendedMessage+0xc6>
 8000a5a:	e024      	b.n	8000aa6 <USBPD_PE_SendExtendedMessage+0xca>
 8000a5c:	210c      	movs	r1, #12
 8000a5e:	4aac      	ldr	r2, [pc, #688]	@ (8000d10 <.text_45>)
 8000a60:	18b2      	adds	r2, r6, r2
 8000a62:	7091      	strb	r1, [r2, #2]
 8000a64:	6971      	ldr	r1, [r6, #20]
 8000a66:	4308      	orrs	r0, r1
 8000a68:	6170      	str	r0, [r6, #20]
 8000a6a:	4668      	mov	r0, sp
 8000a6c:	8d00      	ldrh	r0, [r0, #40]	@ 0x28
 8000a6e:	2800      	cmp	r0, #0
 8000a70:	d027      	beq.n	8000ac2 <USBPD_PE_SendExtendedMessage+0xe6>
 8000a72:	9401      	str	r4, [sp, #4]
 8000a74:	4668      	mov	r0, sp
 8000a76:	7b00      	ldrb	r0, [r0, #12]
 8000a78:	f000 fa98 	bl	8000fac <PE_Get_UnchunkedSupport>
 8000a7c:	2801      	cmp	r0, #1
 8000a7e:	d101      	bne.n	8000a84 <USBPD_PE_SendExtendedMessage+0xa8>
 8000a80:	2004      	movs	r0, #4
 8000a82:	9001      	str	r0, [sp, #4]
 8000a84:	9702      	str	r7, [sp, #8]
 8000a86:	9801      	ldr	r0, [sp, #4]
 8000a88:	4669      	mov	r1, sp
 8000a8a:	8d09      	ldrh	r1, [r1, #40]	@ 0x28
 8000a8c:	4fa1      	ldr	r7, [pc, #644]	@ (8000d14 <.text_46>)
 8000a8e:	e012      	b.n	8000ab6 <USBPD_PE_SendExtendedMessage+0xda>
 8000a90:	210d      	movs	r1, #13
 8000a92:	e7e4      	b.n	8000a5e <USBPD_PE_SendExtendedMessage+0x82>
 8000a94:	210e      	movs	r1, #14
 8000a96:	e7e2      	b.n	8000a5e <USBPD_PE_SendExtendedMessage+0x82>
 8000a98:	205b      	movs	r0, #91	@ 0x5b
 8000a9a:	499d      	ldr	r1, [pc, #628]	@ (8000d10 <.text_45>)
 8000a9c:	1871      	adds	r1, r6, r1
 8000a9e:	7088      	strb	r0, [r1, #2]
 8000aa0:	e7e3      	b.n	8000a6a <USBPD_PE_SendExtendedMessage+0x8e>
 8000aa2:	205c      	movs	r0, #92	@ 0x5c
 8000aa4:	e7f9      	b.n	8000a9a <USBPD_PE_SendExtendedMessage+0xbe>
 8000aa6:	2510      	movs	r5, #16
 8000aa8:	e01e      	b.n	8000ae8 <USBPD_PE_SendExtendedMessage+0x10c>
 8000aaa:	9a02      	ldr	r2, [sp, #8]
 8000aac:	5d12      	ldrb	r2, [r2, r4]
 8000aae:	1823      	adds	r3, r4, r0
 8000ab0:	18f3      	adds	r3, r6, r3
 8000ab2:	55da      	strb	r2, [r3, r7]
 8000ab4:	1c64      	adds	r4, r4, #1
 8000ab6:	428c      	cmp	r4, r1
 8000ab8:	d3f7      	bcc.n	8000aaa <USBPD_PE_SendExtendedMessage+0xce>
 8000aba:	2092      	movs	r0, #146	@ 0x92
 8000abc:	00c0      	lsls	r0, r0, #3
 8000abe:	5231      	strh	r1, [r6, r0]
 8000ac0:	e002      	b.n	8000ac8 <USBPD_PE_SendExtendedMessage+0xec>
 8000ac2:	2092      	movs	r0, #146	@ 0x92
 8000ac4:	00c0      	lsls	r0, r0, #3
 8000ac6:	5234      	strh	r4, [r6, r0]
 8000ac8:	4668      	mov	r0, sp
 8000aca:	7c00      	ldrb	r0, [r0, #16]
 8000acc:	2133      	movs	r1, #51	@ 0x33
 8000ace:	5470      	strb	r0, [r6, r1]
 8000ad0:	4668      	mov	r0, sp
 8000ad2:	7800      	ldrb	r0, [r0, #0]
 8000ad4:	498e      	ldr	r1, [pc, #568]	@ (8000d10 <.text_45>)
 8000ad6:	5470      	strb	r0, [r6, r1]
 8000ad8:	2031      	movs	r0, #49	@ 0x31
 8000ada:	2132      	movs	r1, #50	@ 0x32
 8000adc:	5470      	strb	r0, [r6, r1]
 8000ade:	4668      	mov	r0, sp
 8000ae0:	7b00      	ldrb	r0, [r0, #12]
 8000ae2:	68b1      	ldr	r1, [r6, #8]
 8000ae4:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 8000ae6:	4788      	blx	r1
 8000ae8:	0028      	movs	r0, r5
 8000aea:	b005      	add	sp, #20
 8000aec:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

08000af0 <.text_30>:
 8000af0:	0000025e 	.word	0x0000025e

08000af4 <PE_Send_RESET>:
 8000af4:	b538      	push	{r3, r4, r5, lr}
 8000af6:	0005      	movs	r5, r0
 8000af8:	000c      	movs	r4, r1
 8000afa:	2c05      	cmp	r4, #5
 8000afc:	d101      	bne.n	8000b02 <PE_Send_RESET+0xe>
 8000afe:	211f      	movs	r1, #31
 8000b00:	e000      	b.n	8000b04 <PE_Send_RESET+0x10>
 8000b02:	215e      	movs	r1, #94	@ 0x5e
 8000b04:	7c28      	ldrb	r0, [r5, #16]
 8000b06:	f7ff fdef 	bl	80006e8 <USBPD_PE_Notification>
 8000b0a:	0021      	movs	r1, r4
 8000b0c:	7c28      	ldrb	r0, [r5, #16]
 8000b0e:	f005 f9ab 	bl	8005e68 <USBPD_PRL_ResetRequestProcess>
 8000b12:	f3ef 8010 	mrs	r0, PRIMASK
 8000b16:	b672      	cpsid	i
 8000b18:	2100      	movs	r1, #0
 8000b1a:	223c      	movs	r2, #60	@ 0x3c
 8000b1c:	54a9      	strb	r1, [r5, r2]
 8000b1e:	f380 8810 	msr	PRIMASK, r0
 8000b22:	bd31      	pop	{r0, r4, r5, pc}

08000b24 <PE_Get_SpecRevision>:
 8000b24:	4965      	ldr	r1, [pc, #404]	@ (8000cbc <.text_43>)
 8000b26:	0080      	lsls	r0, r0, #2
 8000b28:	5808      	ldr	r0, [r1, r0]
 8000b2a:	6840      	ldr	r0, [r0, #4]
 8000b2c:	7800      	ldrb	r0, [r0, #0]
 8000b2e:	0780      	lsls	r0, r0, #30
 8000b30:	0f80      	lsrs	r0, r0, #30
 8000b32:	4770      	bx	lr

08000b34 <PE_ChangePowerRole>:
 8000b34:	b538      	push	{r3, r4, r5, lr}
 8000b36:	6842      	ldr	r2, [r0, #4]
 8000b38:	6813      	ldr	r3, [r2, #0]
 8000b3a:	2404      	movs	r4, #4
 8000b3c:	43a3      	bics	r3, r4
 8000b3e:	008c      	lsls	r4, r1, #2
 8000b40:	2504      	movs	r5, #4
 8000b42:	402c      	ands	r4, r5
 8000b44:	431c      	orrs	r4, r3
 8000b46:	6014      	str	r4, [r2, #0]
 8000b48:	7c00      	ldrb	r0, [r0, #16]
 8000b4a:	f004 ff0a 	bl	8005962 <USBPD_PRL_SetHeaderPowerRole>
 8000b4e:	bd31      	pop	{r0, r4, r5, pc}

08000b50 <PE_Get_RxEvent>:
 8000b50:	b530      	push	{r4, r5, lr}
 8000b52:	0001      	movs	r1, r0
 8000b54:	2014      	movs	r0, #20
 8000b56:	f3ef 8210 	mrs	r2, PRIMASK
 8000b5a:	b672      	cpsid	i
 8000b5c:	233c      	movs	r3, #60	@ 0x3c
 8000b5e:	5ccc      	ldrb	r4, [r1, r3]
 8000b60:	2c00      	cmp	r4, #0
 8000b62:	d029      	beq.n	8000bb8 <PE_Get_RxEvent+0x68>
 8000b64:	2393      	movs	r3, #147	@ 0x93
 8000b66:	009b      	lsls	r3, r3, #2
 8000b68:	18cb      	adds	r3, r1, r3
 8000b6a:	5d1d      	ldrb	r5, [r3, r4]
 8000b6c:	066d      	lsls	r5, r5, #25
 8000b6e:	d401      	bmi.n	8000b74 <PE_Get_RxEvent+0x24>
 8000b70:	2003      	movs	r0, #3
 8000b72:	e021      	b.n	8000bb8 <PE_Get_RxEvent+0x68>
 8000b74:	2584      	movs	r5, #132	@ 0x84
 8000b76:	006d      	lsls	r5, r5, #1
 8000b78:	436c      	muls	r4, r5
 8000b7a:	190c      	adds	r4, r1, r4
 8000b7c:	3ccb      	subs	r4, #203	@ 0xcb
 8000b7e:	638c      	str	r4, [r1, #56]	@ 0x38
 8000b80:	7825      	ldrb	r5, [r4, #0]
 8000b82:	7864      	ldrb	r4, [r4, #1]
 8000b84:	0224      	lsls	r4, r4, #8
 8000b86:	192c      	adds	r4, r5, r4
 8000b88:	868c      	strh	r4, [r1, #52]	@ 0x34
 8000b8a:	000c      	movs	r4, r1
 8000b8c:	3430      	adds	r4, #48	@ 0x30
 8000b8e:	253c      	movs	r5, #60	@ 0x3c
 8000b90:	5d49      	ldrb	r1, [r1, r5]
 8000b92:	5c59      	ldrb	r1, [r3, r1]
 8000b94:	06c9      	lsls	r1, r1, #27
 8000b96:	0ec9      	lsrs	r1, r1, #27
 8000b98:	2901      	cmp	r1, #1
 8000b9a:	d004      	beq.n	8000ba6 <PE_Get_RxEvent+0x56>
 8000b9c:	2902      	cmp	r1, #2
 8000b9e:	d005      	beq.n	8000bac <PE_Get_RxEvent+0x5c>
 8000ba0:	2904      	cmp	r1, #4
 8000ba2:	d006      	beq.n	8000bb2 <PE_Get_RxEvent+0x62>
 8000ba4:	e008      	b.n	8000bb8 <PE_Get_RxEvent+0x68>
 8000ba6:	2011      	movs	r0, #17
 8000ba8:	2100      	movs	r1, #0
 8000baa:	e004      	b.n	8000bb6 <PE_Get_RxEvent+0x66>
 8000bac:	2012      	movs	r0, #18
 8000bae:	2101      	movs	r1, #1
 8000bb0:	e001      	b.n	8000bb6 <PE_Get_RxEvent+0x66>
 8000bb2:	2013      	movs	r0, #19
 8000bb4:	2102      	movs	r1, #2
 8000bb6:	7021      	strb	r1, [r4, #0]
 8000bb8:	f382 8810 	msr	PRIMASK, r2
 8000bbc:	bd30      	pop	{r4, r5, pc}

08000bbe <PE_Clear_RxEvent>:
 8000bbe:	b510      	push	{r4, lr}
 8000bc0:	0001      	movs	r1, r0
 8000bc2:	f3ef 8010 	mrs	r0, PRIMASK
 8000bc6:	b672      	cpsid	i
 8000bc8:	223c      	movs	r2, #60	@ 0x3c
 8000bca:	5c8a      	ldrb	r2, [r1, r2]
 8000bcc:	2a00      	cmp	r2, #0
 8000bce:	d014      	beq.n	8000bfa <PE_Clear_RxEvent+0x3c>
 8000bd0:	1e53      	subs	r3, r2, #1
 8000bd2:	b2db      	uxtb	r3, r3
 8000bd4:	4acb      	ldr	r2, [pc, #812]	@ (8000f04 <.text_56>)
 8000bd6:	188c      	adds	r4, r1, r2
 8000bd8:	2200      	movs	r2, #0
 8000bda:	54e2      	strb	r2, [r4, r3]
 8000bdc:	1e5b      	subs	r3, r3, #1
 8000bde:	419b      	sbcs	r3, r3
 8000be0:	0fdb      	lsrs	r3, r3, #31
 8000be2:	5ce4      	ldrb	r4, [r4, r3]
 8000be4:	0664      	lsls	r4, r4, #25
 8000be6:	d506      	bpl.n	8000bf6 <PE_Clear_RxEvent+0x38>
 8000be8:	1c5b      	adds	r3, r3, #1
 8000bea:	223c      	movs	r2, #60	@ 0x3c
 8000bec:	548b      	strb	r3, [r1, r2]
 8000bee:	f380 8810 	msr	PRIMASK, r0
 8000bf2:	7c08      	ldrb	r0, [r1, #16]
 8000bf4:	e168      	b.n	8000ec8 <.text_54>
 8000bf6:	233c      	movs	r3, #60	@ 0x3c
 8000bf8:	54ca      	strb	r2, [r1, r3]
 8000bfa:	f380 8810 	msr	PRIMASK, r0
 8000bfe:	bd10      	pop	{r4, pc}

08000c00 <.text_36>:
 8000c00:	00000302 	.word	0x00000302

08000c04 <.text_37>:
 8000c04:	00000703 	.word	0x00000703

08000c08 <PE_PRL_Control_RxEvent>:
 8000c08:	492c      	ldr	r1, [pc, #176]	@ (8000cbc <.text_43>)
 8000c0a:	0080      	lsls	r0, r0, #2
 8000c0c:	580a      	ldr	r2, [r1, r0]
 8000c0e:	2000      	movs	r0, #0
 8000c10:	f3ef 8110 	mrs	r1, PRIMASK
 8000c14:	b672      	cpsid	i
 8000c16:	233c      	movs	r3, #60	@ 0x3c
 8000c18:	5cd2      	ldrb	r2, [r2, r3]
 8000c1a:	2a00      	cmp	r2, #0
 8000c1c:	d000      	beq.n	8000c20 <PE_PRL_Control_RxEvent+0x18>
 8000c1e:	2001      	movs	r0, #1
 8000c20:	f381 8810 	msr	PRIMASK, r1
 8000c24:	4770      	bx	lr
	...

08000c28 <.text_39>:
 8000c28:	0000025f 	.word	0x0000025f

08000c2c <.text_40>:
 8000c2c:	00000704 	.word	0x00000704

08000c30 <PE_Convert_SOPRxEvent>:
 8000c30:	2800      	cmp	r0, #0
 8000c32:	d003      	beq.n	8000c3c <PE_Convert_SOPRxEvent+0xc>
 8000c34:	2802      	cmp	r0, #2
 8000c36:	d005      	beq.n	8000c44 <PE_Convert_SOPRxEvent+0x14>
 8000c38:	d302      	bcc.n	8000c40 <PE_Convert_SOPRxEvent+0x10>
 8000c3a:	e005      	b.n	8000c48 <PE_Convert_SOPRxEvent+0x18>
 8000c3c:	2011      	movs	r0, #17
 8000c3e:	4770      	bx	lr
 8000c40:	2012      	movs	r0, #18
 8000c42:	4770      	bx	lr
 8000c44:	2013      	movs	r0, #19
 8000c46:	4770      	bx	lr
 8000c48:	2014      	movs	r0, #20
 8000c4a:	4770      	bx	lr

08000c4c <PE_Check_AMSConflict>:
 8000c4c:	b570      	push	{r4, r5, r6, lr}
 8000c4e:	0005      	movs	r5, r0
 8000c50:	2400      	movs	r4, #0
 8000c52:	8ea8      	ldrh	r0, [r5, #52]	@ 0x34
 8000c54:	49b7      	ldr	r1, [pc, #732]	@ (8000f34 <.text_58>)
 8000c56:	4001      	ands	r1, r0
 8000c58:	290d      	cmp	r1, #13
 8000c5a:	d101      	bne.n	8000c60 <PE_Check_AMSConflict+0x14>
 8000c5c:	2010      	movs	r0, #16
 8000c5e:	e01b      	b.n	8000c98 <PE_Check_AMSConflict+0x4c>
 8000c60:	2603      	movs	r6, #3
 8000c62:	200f      	movs	r0, #15
 8000c64:	7f29      	ldrb	r1, [r5, #28]
 8000c66:	2900      	cmp	r1, #0
 8000c68:	d011      	beq.n	8000c8e <PE_Check_AMSConflict+0x42>
 8000c6a:	1e49      	subs	r1, r1, #1
 8000c6c:	2901      	cmp	r1, #1
 8000c6e:	d912      	bls.n	8000c96 <PE_Check_AMSConflict+0x4a>
 8000c70:	1e89      	subs	r1, r1, #2
 8000c72:	d011      	beq.n	8000c98 <PE_Check_AMSConflict+0x4c>
 8000c74:	1e49      	subs	r1, r1, #1
 8000c76:	d01d      	beq.n	8000cb4 <PE_Check_AMSConflict+0x68>
 8000c78:	1e49      	subs	r1, r1, #1
 8000c7a:	2909      	cmp	r1, #9
 8000c7c:	d90b      	bls.n	8000c96 <PE_Check_AMSConflict+0x4a>
 8000c7e:	390b      	subs	r1, #11
 8000c80:	2901      	cmp	r1, #1
 8000c82:	d908      	bls.n	8000c96 <PE_Check_AMSConflict+0x4a>
 8000c84:	1e89      	subs	r1, r1, #2
 8000c86:	d004      	beq.n	8000c92 <PE_Check_AMSConflict+0x46>
 8000c88:	394d      	subs	r1, #77	@ 0x4d
 8000c8a:	d004      	beq.n	8000c96 <PE_Check_AMSConflict+0x4a>
 8000c8c:	e006      	b.n	8000c9c <PE_Check_AMSConflict+0x50>
 8000c8e:	746e      	strb	r6, [r5, #17]
 8000c90:	e011      	b.n	8000cb6 <PE_Check_AMSConflict+0x6a>
 8000c92:	7468      	strb	r0, [r5, #17]
 8000c94:	e00f      	b.n	8000cb6 <PE_Check_AMSConflict+0x6a>
 8000c96:	2011      	movs	r0, #17
 8000c98:	7468      	strb	r0, [r5, #17]
 8000c9a:	e00b      	b.n	8000cb4 <PE_Check_AMSConflict+0x68>
 8000c9c:	215c      	movs	r1, #92	@ 0x5c
 8000c9e:	7c28      	ldrb	r0, [r5, #16]
 8000ca0:	f7ff fd22 	bl	80006e8 <USBPD_PE_Notification>
 8000ca4:	746e      	strb	r6, [r5, #17]
 8000ca6:	6868      	ldr	r0, [r5, #4]
 8000ca8:	6800      	ldr	r0, [r0, #0]
 8000caa:	49c4      	ldr	r1, [pc, #784]	@ (8000fbc <.text_62>)
 8000cac:	4001      	ands	r1, r0
 8000cae:	0230      	lsls	r0, r6, #8
 8000cb0:	4281      	cmp	r1, r0
 8000cb2:	d000      	beq.n	8000cb6 <PE_Check_AMSConflict+0x6a>
 8000cb4:	2415      	movs	r4, #21
 8000cb6:	0020      	movs	r0, r4
 8000cb8:	bd70      	pop	{r4, r5, r6, pc}
	...

08000cbc <.text_43>:
 8000cbc:	2000017c 	.word	0x2000017c

08000cc0 <PE_PRL_ResetReceived>:
 8000cc0:	b538      	push	{r3, r4, r5, lr}
 8000cc2:	0004      	movs	r4, r0
 8000cc4:	48be      	ldr	r0, [pc, #760]	@ (8000fc0 <.text_63>)
 8000cc6:	00a2      	lsls	r2, r4, #2
 8000cc8:	5885      	ldr	r5, [r0, r2]
 8000cca:	2905      	cmp	r1, #5
 8000ccc:	d115      	bne.n	8000cfa <PE_PRL_ResetReceived+0x3a>
 8000cce:	6868      	ldr	r0, [r5, #4]
 8000cd0:	6801      	ldr	r1, [r0, #0]
 8000cd2:	2210      	movs	r2, #16
 8000cd4:	4391      	bics	r1, r2
 8000cd6:	6001      	str	r1, [r0, #0]
 8000cd8:	6968      	ldr	r0, [r5, #20]
 8000cda:	49ba      	ldr	r1, [pc, #744]	@ (8000fc4 <.text_64>)
 8000cdc:	4001      	ands	r1, r0
 8000cde:	0150      	lsls	r0, r2, #5
 8000ce0:	4308      	orrs	r0, r1
 8000ce2:	6168      	str	r0, [r5, #20]
 8000ce4:	2014      	movs	r0, #20
 8000ce6:	2132      	movs	r1, #50	@ 0x32
 8000ce8:	5468      	strb	r0, [r5, r1]
 8000cea:	2000      	movs	r0, #0
 8000cec:	213c      	movs	r1, #60	@ 0x3c
 8000cee:	5468      	strb	r0, [r5, r1]
 8000cf0:	211e      	movs	r1, #30
 8000cf2:	7c28      	ldrb	r0, [r5, #16]
 8000cf4:	f7ff fcf8 	bl	80006e8 <USBPD_PE_Notification>
 8000cf8:	e004      	b.n	8000d04 <PE_PRL_ResetReceived+0x44>
 8000cfa:	6968      	ldr	r0, [r5, #20]
 8000cfc:	2180      	movs	r1, #128	@ 0x80
 8000cfe:	02c9      	lsls	r1, r1, #11
 8000d00:	4301      	orrs	r1, r0
 8000d02:	6169      	str	r1, [r5, #20]
 8000d04:	0020      	movs	r0, r4
 8000d06:	68a9      	ldr	r1, [r5, #8]
 8000d08:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 8000d0a:	4788      	blx	r1
 8000d0c:	bd31      	pop	{r0, r4, r5, pc}
	...

08000d10 <.text_45>:
 8000d10:	0000025d 	.word	0x0000025d

08000d14 <.text_46>:
 8000d14:	00000385 	.word	0x00000385

08000d18 <PE_PRL_BistCompleted>:
 8000d18:	4770      	bx	lr

08000d1a <PE_Reset_HardReset>:
 8000d1a:	b538      	push	{r3, r4, r5, lr}
 8000d1c:	0004      	movs	r4, r0
 8000d1e:	2032      	movs	r0, #50	@ 0x32
 8000d20:	5c20      	ldrb	r0, [r4, r0]
 8000d22:	2800      	cmp	r0, #0
 8000d24:	d003      	beq.n	8000d2e <PE_Reset_HardReset+0x14>
 8000d26:	215b      	movs	r1, #91	@ 0x5b
 8000d28:	7c20      	ldrb	r0, [r4, #16]
 8000d2a:	f7ff fcdd 	bl	80006e8 <USBPD_PE_Notification>
 8000d2e:	0020      	movs	r0, r4
 8000d30:	f000 f82c 	bl	8000d8c <PE_Reset_ZI>
 8000d34:	2503      	movs	r5, #3
 8000d36:	6820      	ldr	r0, [r4, #0]
 8000d38:	6843      	ldr	r3, [r0, #4]
 8000d3a:	402b      	ands	r3, r5
 8000d3c:	7c20      	ldrb	r0, [r4, #16]
 8000d3e:	6861      	ldr	r1, [r4, #4]
 8000d40:	6809      	ldr	r1, [r1, #0]
 8000d42:	074a      	lsls	r2, r1, #29
 8000d44:	0fd2      	lsrs	r2, r2, #31
 8000d46:	d008      	beq.n	8000d5a <PE_Reset_HardReset+0x40>
 8000d48:	2101      	movs	r1, #1
 8000d4a:	f004 fdee 	bl	800592a <USBPD_PRL_SetHeader>
 8000d4e:	6860      	ldr	r0, [r4, #4]
 8000d50:	6801      	ldr	r1, [r0, #0]
 8000d52:	2208      	movs	r2, #8
 8000d54:	430a      	orrs	r2, r1
 8000d56:	6002      	str	r2, [r0, #0]
 8000d58:	e007      	b.n	8000d6a <PE_Reset_HardReset+0x50>
 8000d5a:	2100      	movs	r1, #0
 8000d5c:	f004 fde5 	bl	800592a <USBPD_PRL_SetHeader>
 8000d60:	6860      	ldr	r0, [r4, #4]
 8000d62:	6801      	ldr	r1, [r0, #0]
 8000d64:	2208      	movs	r2, #8
 8000d66:	4391      	bics	r1, r2
 8000d68:	6001      	str	r1, [r0, #0]
 8000d6a:	6820      	ldr	r0, [r4, #0]
 8000d6c:	6840      	ldr	r0, [r0, #4]
 8000d6e:	4005      	ands	r5, r0
 8000d70:	6860      	ldr	r0, [r4, #4]
 8000d72:	6801      	ldr	r1, [r0, #0]
 8000d74:	2203      	movs	r2, #3
 8000d76:	4391      	bics	r1, r2
 8000d78:	430d      	orrs	r5, r1
 8000d7a:	6005      	str	r5, [r0, #0]
 8000d7c:	2101      	movs	r1, #1
 8000d7e:	7c20      	ldrb	r0, [r4, #16]
 8000d80:	f004 fe44 	bl	8005a0c <USBPD_PRL_SOPCapability>
 8000d84:	7c20      	ldrb	r0, [r4, #16]
 8000d86:	f005 f8ad 	bl	8005ee4 <USBPD_PRL_Reset>
 8000d8a:	bd31      	pop	{r0, r4, r5, pc}

08000d8c <PE_Reset_ZI>:
 8000d8c:	b53e      	push	{r1, r2, r3, r4, r5, lr}
 8000d8e:	0004      	movs	r4, r0
 8000d90:	2000      	movs	r0, #0
 8000d92:	9001      	str	r0, [sp, #4]
 8000d94:	6860      	ldr	r0, [r4, #4]
 8000d96:	6801      	ldr	r1, [r0, #0]
 8000d98:	2210      	movs	r2, #16
 8000d9a:	4391      	bics	r1, r2
 8000d9c:	6001      	str	r1, [r0, #0]
 8000d9e:	2100      	movs	r1, #0
 8000da0:	0020      	movs	r0, r4
 8000da2:	f000 fc34 	bl	800160e <PE_SetPowerNegotiation>
 8000da6:	2193      	movs	r1, #147	@ 0x93
 8000da8:	0089      	lsls	r1, r1, #2
 8000daa:	0020      	movs	r0, r4
 8000dac:	3014      	adds	r0, #20
 8000dae:	f015 fd18 	bl	80167e2 <__aeabi_memclr>
 8000db2:	2304      	movs	r3, #4
 8000db4:	aa01      	add	r2, sp, #4
 8000db6:	2102      	movs	r1, #2
 8000db8:	7c20      	ldrb	r0, [r4, #16]
 8000dba:	68a5      	ldr	r5, [r4, #8]
 8000dbc:	69ad      	ldr	r5, [r5, #24]
 8000dbe:	47a8      	blx	r5
 8000dc0:	2080      	movs	r0, #128	@ 0x80
 8000dc2:	0440      	lsls	r0, r0, #17
 8000dc4:	9000      	str	r0, [sp, #0]
 8000dc6:	2304      	movs	r3, #4
 8000dc8:	466a      	mov	r2, sp
 8000dca:	2106      	movs	r1, #6
 8000dcc:	7c20      	ldrb	r0, [r4, #16]
 8000dce:	68a5      	ldr	r5, [r4, #8]
 8000dd0:	69ad      	ldr	r5, [r5, #24]
 8000dd2:	47a8      	blx	r5
 8000dd4:	2503      	movs	r5, #3
 8000dd6:	6820      	ldr	r0, [r4, #0]
 8000dd8:	6841      	ldr	r1, [r0, #4]
 8000dda:	4029      	ands	r1, r5
 8000ddc:	7c20      	ldrb	r0, [r4, #16]
 8000dde:	f004 fde2 	bl	80059a6 <USBPD_PRL_CBL_SetHeaderSpecification>
 8000de2:	6820      	ldr	r0, [r4, #0]
 8000de4:	6840      	ldr	r0, [r0, #4]
 8000de6:	4005      	ands	r5, r0
 8000de8:	6860      	ldr	r0, [r4, #4]
 8000dea:	6801      	ldr	r1, [r0, #0]
 8000dec:	4a76      	ldr	r2, [pc, #472]	@ (8000fc8 <.text_65>)
 8000dee:	400a      	ands	r2, r1
 8000df0:	06a9      	lsls	r1, r5, #26
 8000df2:	4311      	orrs	r1, r2
 8000df4:	6001      	str	r1, [r0, #0]
 8000df6:	bd37      	pop	{r0, r1, r2, r4, r5, pc}

08000df8 <PE_Reset_Counter>:
 8000df8:	b580      	push	{r7, lr}
 8000dfa:	2103      	movs	r1, #3
 8000dfc:	2298      	movs	r2, #152	@ 0x98
 8000dfe:	0092      	lsls	r2, r2, #2
 8000e00:	1880      	adds	r0, r0, r2
 8000e02:	f015 fcee 	bl	80167e2 <__aeabi_memclr>
 8000e06:	bd01      	pop	{r0, pc}

08000e08 <PE_Reset_StateMachine>:
 8000e08:	b538      	push	{r3, r4, r5, lr}
 8000e0a:	0004      	movs	r4, r0
 8000e0c:	2032      	movs	r0, #50	@ 0x32
 8000e0e:	5c20      	ldrb	r0, [r4, r0]
 8000e10:	2800      	cmp	r0, #0
 8000e12:	d003      	beq.n	8000e1c <PE_Reset_StateMachine+0x14>
 8000e14:	215b      	movs	r1, #91	@ 0x5b
 8000e16:	7c20      	ldrb	r0, [r4, #16]
 8000e18:	f7ff fc66 	bl	80006e8 <USBPD_PE_Notification>
 8000e1c:	0020      	movs	r0, r4
 8000e1e:	f7ff ffb5 	bl	8000d8c <PE_Reset_ZI>
 8000e22:	2101      	movs	r1, #1
 8000e24:	0020      	movs	r0, r4
 8000e26:	f000 fbf2 	bl	800160e <PE_SetPowerNegotiation>
 8000e2a:	7c20      	ldrb	r0, [r4, #16]
 8000e2c:	f005 f85a 	bl	8005ee4 <USBPD_PRL_Reset>
 8000e30:	6860      	ldr	r0, [r4, #4]
 8000e32:	6801      	ldr	r1, [r0, #0]
 8000e34:	2501      	movs	r5, #1
 8000e36:	08ca      	lsrs	r2, r1, #3
 8000e38:	402a      	ands	r2, r5
 8000e3a:	078b      	lsls	r3, r1, #30
 8000e3c:	0f9b      	lsrs	r3, r3, #30
 8000e3e:	7c20      	ldrb	r0, [r4, #16]
 8000e40:	0889      	lsrs	r1, r1, #2
 8000e42:	400d      	ands	r5, r1
 8000e44:	d004      	beq.n	8000e50 <PE_Reset_StateMachine+0x48>
 8000e46:	2101      	movs	r1, #1
 8000e48:	f004 fd6f 	bl	800592a <USBPD_PRL_SetHeader>
 8000e4c:	2002      	movs	r0, #2
 8000e4e:	e003      	b.n	8000e58 <PE_Reset_StateMachine+0x50>
 8000e50:	2100      	movs	r1, #0
 8000e52:	f004 fd6a 	bl	800592a <USBPD_PRL_SetHeader>
 8000e56:	203e      	movs	r0, #62	@ 0x3e
 8000e58:	7460      	strb	r0, [r4, #17]
 8000e5a:	bd31      	pop	{r0, r4, r5, pc}

08000e5c <PE_ExtRevisionInteroperability>:
 8000e5c:	b570      	push	{r4, r5, r6, lr}
 8000e5e:	000a      	movs	r2, r1
 8000e60:	4957      	ldr	r1, [pc, #348]	@ (8000fc0 <.text_63>)
 8000e62:	0083      	lsls	r3, r0, #2
 8000e64:	58cb      	ldr	r3, [r1, r3]
 8000e66:	685c      	ldr	r4, [r3, #4]
 8000e68:	6825      	ldr	r5, [r4, #0]
 8000e6a:	2103      	movs	r1, #3
 8000e6c:	2603      	movs	r6, #3
 8000e6e:	402e      	ands	r6, r5
 8000e70:	42b2      	cmp	r2, r6
 8000e72:	db00      	blt.n	8000e76 <PE_ExtRevisionInteroperability+0x1a>
 8000e74:	0032      	movs	r2, r6
 8000e76:	438d      	bics	r5, r1
 8000e78:	400a      	ands	r2, r1
 8000e7a:	432a      	orrs	r2, r5
 8000e7c:	6022      	str	r2, [r4, #0]
 8000e7e:	685a      	ldr	r2, [r3, #4]
 8000e80:	6814      	ldr	r4, [r2, #0]
 8000e82:	2503      	movs	r5, #3
 8000e84:	4025      	ands	r5, r4
 8000e86:	2d01      	cmp	r5, #1
 8000e88:	d101      	bne.n	8000e8e <PE_ExtRevisionInteroperability+0x32>
 8000e8a:	2500      	movs	r5, #0
 8000e8c:	e000      	b.n	8000e90 <PE_ExtRevisionInteroperability+0x34>
 8000e8e:	2520      	movs	r5, #32
 8000e90:	2620      	movs	r6, #32
 8000e92:	43b4      	bics	r4, r6
 8000e94:	4325      	orrs	r5, r4
 8000e96:	6015      	str	r5, [r2, #0]
 8000e98:	685a      	ldr	r2, [r3, #4]
 8000e9a:	6812      	ldr	r2, [r2, #0]
 8000e9c:	4011      	ands	r1, r2
 8000e9e:	f004 fd76 	bl	800598e <USBPD_PRL_SetHeaderSpecification>
 8000ea2:	bd70      	pop	{r4, r5, r6, pc}

08000ea4 <PE_PRL_FastRoleSwapReception>:
 8000ea4:	4946      	ldr	r1, [pc, #280]	@ (8000fc0 <.text_63>)
 8000ea6:	0082      	lsls	r2, r0, #2
 8000ea8:	5889      	ldr	r1, [r1, r2]
 8000eaa:	7f0a      	ldrb	r2, [r1, #28]
 8000eac:	2a09      	cmp	r2, #9
 8000eae:	d100      	bne.n	8000eb2 <PE_PRL_FastRoleSwapReception+0xe>
 8000eb0:	4770      	bx	lr
 8000eb2:	b510      	push	{r4, lr}
 8000eb4:	684a      	ldr	r2, [r1, #4]
 8000eb6:	6813      	ldr	r3, [r2, #0]
 8000eb8:	2410      	movs	r4, #16
 8000eba:	431c      	orrs	r4, r3
 8000ebc:	6014      	str	r4, [r2, #0]
 8000ebe:	694a      	ldr	r2, [r1, #20]
 8000ec0:	2380      	movs	r3, #128	@ 0x80
 8000ec2:	029b      	lsls	r3, r3, #10
 8000ec4:	4313      	orrs	r3, r2
 8000ec6:	614b      	str	r3, [r1, #20]

08000ec8 <.text_54>:
 8000ec8:	6889      	ldr	r1, [r1, #8]
 8000eca:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 8000ecc:	4788      	blx	r1
 8000ece:	bd10      	pop	{r4, pc}

08000ed0 <PE_PRL_PostReceiveEvent>:
 8000ed0:	b530      	push	{r4, r5, lr}
 8000ed2:	4a3b      	ldr	r2, [pc, #236]	@ (8000fc0 <.text_63>)
 8000ed4:	0080      	lsls	r0, r0, #2
 8000ed6:	5813      	ldr	r3, [r2, r0]
 8000ed8:	2400      	movs	r4, #0
 8000eda:	2000      	movs	r0, #0
 8000edc:	191a      	adds	r2, r3, r4
 8000ede:	4d09      	ldr	r5, [pc, #36]	@ (8000f04 <.text_56>)
 8000ee0:	1952      	adds	r2, r2, r5
 8000ee2:	7815      	ldrb	r5, [r2, #0]
 8000ee4:	2d00      	cmp	r5, #0
 8000ee6:	d004      	beq.n	8000ef2 <PE_PRL_PostReceiveEvent+0x22>
 8000ee8:	1c64      	adds	r4, r4, #1
 8000eea:	b2e4      	uxtb	r4, r4
 8000eec:	2c01      	cmp	r4, #1
 8000eee:	d9f5      	bls.n	8000edc <PE_PRL_PostReceiveEvent+0xc>
 8000ef0:	bd30      	pop	{r4, r5, pc}
 8000ef2:	2020      	movs	r0, #32
 8000ef4:	7010      	strb	r0, [r2, #0]
 8000ef6:	2001      	movs	r0, #1
 8000ef8:	7813      	ldrb	r3, [r2, #0]
 8000efa:	2401      	movs	r4, #1
 8000efc:	408c      	lsls	r4, r1
 8000efe:	431c      	orrs	r4, r3
 8000f00:	7014      	strb	r4, [r2, #0]
 8000f02:	bd30      	pop	{r4, r5, pc}

08000f04 <.text_56>:
 8000f04:	0000024d 	.word	0x0000024d

08000f08 <PE_PRL_PostReceiveEventError>:
 8000f08:	b530      	push	{r4, r5, lr}
 8000f0a:	492d      	ldr	r1, [pc, #180]	@ (8000fc0 <.text_63>)
 8000f0c:	0080      	lsls	r0, r0, #2
 8000f0e:	5809      	ldr	r1, [r1, r0]
 8000f10:	2000      	movs	r0, #0
 8000f12:	2200      	movs	r2, #0
 8000f14:	b2d3      	uxtb	r3, r2
 8000f16:	18cb      	adds	r3, r1, r3
 8000f18:	4c2c      	ldr	r4, [pc, #176]	@ (8000fcc <.text_66>)
 8000f1a:	191b      	adds	r3, r3, r4
 8000f1c:	781c      	ldrb	r4, [r3, #0]
 8000f1e:	2560      	movs	r5, #96	@ 0x60
 8000f20:	4025      	ands	r5, r4
 8000f22:	2d20      	cmp	r5, #32
 8000f24:	d004      	beq.n	8000f30 <PE_PRL_PostReceiveEventError+0x28>
 8000f26:	1c52      	adds	r2, r2, #1
 8000f28:	b2d3      	uxtb	r3, r2
 8000f2a:	2b02      	cmp	r3, #2
 8000f2c:	d3f2      	bcc.n	8000f14 <PE_PRL_PostReceiveEventError+0xc>
 8000f2e:	bd30      	pop	{r4, r5, pc}
 8000f30:	7018      	strb	r0, [r3, #0]
 8000f32:	bd30      	pop	{r4, r5, pc}

08000f34 <.text_58>:
 8000f34:	0000f01f 	.word	0x0000f01f

08000f38 <PE_PRL_PostReceiveEventCopy>:
 8000f38:	b538      	push	{r3, r4, r5, lr}
 8000f3a:	4a21      	ldr	r2, [pc, #132]	@ (8000fc0 <.text_63>)
 8000f3c:	0080      	lsls	r0, r0, #2
 8000f3e:	5813      	ldr	r3, [r2, r0]
 8000f40:	2200      	movs	r2, #0
 8000f42:	b2d0      	uxtb	r0, r2
 8000f44:	181c      	adds	r4, r3, r0
 8000f46:	4d21      	ldr	r5, [pc, #132]	@ (8000fcc <.text_66>)
 8000f48:	5d64      	ldrb	r4, [r4, r5]
 8000f4a:	2560      	movs	r5, #96	@ 0x60
 8000f4c:	4025      	ands	r5, r4
 8000f4e:	2d20      	cmp	r5, #32
 8000f50:	d004      	beq.n	8000f5c <PE_PRL_PostReceiveEventCopy+0x24>
 8000f52:	1c52      	adds	r2, r2, #1
 8000f54:	b2d0      	uxtb	r0, r2
 8000f56:	2802      	cmp	r0, #2
 8000f58:	d3f3      	bcc.n	8000f42 <PE_PRL_PostReceiveEventCopy+0xa>
 8000f5a:	bd31      	pop	{r0, r4, r5, pc}
 8000f5c:	2284      	movs	r2, #132	@ 0x84
 8000f5e:	0052      	lsls	r2, r2, #1
 8000f60:	4350      	muls	r0, r2
 8000f62:	1818      	adds	r0, r3, r0
 8000f64:	303d      	adds	r0, #61	@ 0x3d
 8000f66:	f015 fc31 	bl	80167cc <__aeabi_memcpy>
 8000f6a:	bd31      	pop	{r0, r4, r5, pc}

08000f6c <PE_PRL_PostReceiveEventComplete>:
 8000f6c:	b538      	push	{r3, r4, r5, lr}
 8000f6e:	4914      	ldr	r1, [pc, #80]	@ (8000fc0 <.text_63>)
 8000f70:	0082      	lsls	r2, r0, #2
 8000f72:	5889      	ldr	r1, [r1, r2]
 8000f74:	2300      	movs	r3, #0
 8000f76:	1c5a      	adds	r2, r3, #1
 8000f78:	18cb      	adds	r3, r1, r3
 8000f7a:	4c14      	ldr	r4, [pc, #80]	@ (8000fcc <.text_66>)
 8000f7c:	191b      	adds	r3, r3, r4
 8000f7e:	781c      	ldrb	r4, [r3, #0]
 8000f80:	2560      	movs	r5, #96	@ 0x60
 8000f82:	4025      	ands	r5, r4
 8000f84:	2d20      	cmp	r5, #32
 8000f86:	d003      	beq.n	8000f90 <PE_PRL_PostReceiveEventComplete+0x24>
 8000f88:	b2d3      	uxtb	r3, r2
 8000f8a:	2b02      	cmp	r3, #2
 8000f8c:	d3f3      	bcc.n	8000f76 <PE_PRL_PostReceiveEventComplete+0xa>
 8000f8e:	bd31      	pop	{r0, r4, r5, pc}
 8000f90:	781c      	ldrb	r4, [r3, #0]
 8000f92:	2540      	movs	r5, #64	@ 0x40
 8000f94:	4325      	orrs	r5, r4
 8000f96:	701d      	strb	r5, [r3, #0]
 8000f98:	233c      	movs	r3, #60	@ 0x3c
 8000f9a:	5ccb      	ldrb	r3, [r1, r3]
 8000f9c:	2b00      	cmp	r3, #0
 8000f9e:	d101      	bne.n	8000fa4 <PE_PRL_PostReceiveEventComplete+0x38>
 8000fa0:	233c      	movs	r3, #60	@ 0x3c
 8000fa2:	54ca      	strb	r2, [r1, r3]
 8000fa4:	6889      	ldr	r1, [r1, #8]
 8000fa6:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 8000fa8:	4788      	blx	r1
 8000faa:	bd31      	pop	{r0, r4, r5, pc}

08000fac <PE_Get_UnchunkedSupport>:
 8000fac:	4904      	ldr	r1, [pc, #16]	@ (8000fc0 <.text_63>)
 8000fae:	0080      	lsls	r0, r0, #2
 8000fb0:	5808      	ldr	r0, [r1, r0]
 8000fb2:	6840      	ldr	r0, [r0, #4]
 8000fb4:	6800      	ldr	r0, [r0, #0]
 8000fb6:	0181      	lsls	r1, r0, #6
 8000fb8:	0fc8      	lsrs	r0, r1, #31
 8000fba:	4770      	bx	lr

08000fbc <.text_62>:
 8000fbc:	00000704 	.word	0x00000704

08000fc0 <.text_63>:
 8000fc0:	2000017c 	.word	0x2000017c

08000fc4 <.text_64>:
 8000fc4:	fffff9ff 	.word	0xfffff9ff

08000fc8 <.text_65>:
 8000fc8:	f3ffffff 	.word	0xf3ffffff

08000fcc <.text_66>:
 8000fcc:	0000024d 	.word	0x0000024d

08000fd0 <PE_SubStateMachine_Generic>:
 8000fd0:	b5f3      	push	{r0, r1, r4, r5, r6, r7, lr}
 8000fd2:	b08d      	sub	sp, #52	@ 0x34
 8000fd4:	0004      	movs	r4, r0
 8000fd6:	2002      	movs	r0, #2
 8000fd8:	9004      	str	r0, [sp, #16]
 8000fda:	2500      	movs	r5, #0
 8000fdc:	9503      	str	r5, [sp, #12]
 8000fde:	2601      	movs	r6, #1
 8000fe0:	2714      	movs	r7, #20
 8000fe2:	7c61      	ldrb	r1, [r4, #17]
 8000fe4:	2901      	cmp	r1, #1
 8000fe6:	d100      	bne.n	8000fea <PE_SubStateMachine_Generic+0x1a>
 8000fe8:	e195      	b.n	8001316 <PE_SubStateMachine_Generic+0x346>
 8000fea:	2918      	cmp	r1, #24
 8000fec:	d03f      	beq.n	800106e <PE_SubStateMachine_Generic+0x9e>
 8000fee:	2919      	cmp	r1, #25
 8000ff0:	d050      	beq.n	8001094 <PE_SubStateMachine_Generic+0xc4>
 8000ff2:	291d      	cmp	r1, #29
 8000ff4:	d100      	bne.n	8000ff8 <PE_SubStateMachine_Generic+0x28>
 8000ff6:	e092      	b.n	800111e <PE_SubStateMachine_Generic+0x14e>
 8000ff8:	2927      	cmp	r1, #39	@ 0x27
 8000ffa:	d100      	bne.n	8000ffe <PE_SubStateMachine_Generic+0x2e>
 8000ffc:	e0b0      	b.n	8001160 <PE_SubStateMachine_Generic+0x190>
 8000ffe:	2928      	cmp	r1, #40	@ 0x28
 8001000:	d100      	bne.n	8001004 <PE_SubStateMachine_Generic+0x34>
 8001002:	e0b9      	b.n	8001178 <PE_SubStateMachine_Generic+0x1a8>
 8001004:	2929      	cmp	r1, #41	@ 0x29
 8001006:	d100      	bne.n	800100a <PE_SubStateMachine_Generic+0x3a>
 8001008:	e0c0      	b.n	800118c <PE_SubStateMachine_Generic+0x1bc>
 800100a:	292c      	cmp	r1, #44	@ 0x2c
 800100c:	d100      	bne.n	8001010 <PE_SubStateMachine_Generic+0x40>
 800100e:	e2bc      	b.n	800158a <PE_SubStateMachine_Generic+0x5ba>
 8001010:	2930      	cmp	r1, #48	@ 0x30
 8001012:	d100      	bne.n	8001016 <PE_SubStateMachine_Generic+0x46>
 8001014:	e1de      	b.n	80013d4 <PE_SubStateMachine_Generic+0x404>
 8001016:	293a      	cmp	r1, #58	@ 0x3a
 8001018:	d100      	bne.n	800101c <PE_SubStateMachine_Generic+0x4c>
 800101a:	e28c      	b.n	8001536 <PE_SubStateMachine_Generic+0x566>
 800101c:	293b      	cmp	r1, #59	@ 0x3b
 800101e:	d100      	bne.n	8001022 <PE_SubStateMachine_Generic+0x52>
 8001020:	e270      	b.n	8001504 <PE_SubStateMachine_Generic+0x534>
 8001022:	293c      	cmp	r1, #60	@ 0x3c
 8001024:	d100      	bne.n	8001028 <PE_SubStateMachine_Generic+0x58>
 8001026:	e247      	b.n	80014b8 <PE_SubStateMachine_Generic+0x4e8>
 8001028:	294b      	cmp	r1, #75	@ 0x4b
 800102a:	d100      	bne.n	800102e <PE_SubStateMachine_Generic+0x5e>
 800102c:	e114      	b.n	8001258 <PE_SubStateMachine_Generic+0x288>
 800102e:	2963      	cmp	r1, #99	@ 0x63
 8001030:	d100      	bne.n	8001034 <PE_SubStateMachine_Generic+0x64>
 8001032:	e178      	b.n	8001326 <PE_SubStateMachine_Generic+0x356>
 8001034:	2964      	cmp	r1, #100	@ 0x64
 8001036:	d100      	bne.n	800103a <PE_SubStateMachine_Generic+0x6a>
 8001038:	e1a0      	b.n	800137c <PE_SubStateMachine_Generic+0x3ac>
 800103a:	2967      	cmp	r1, #103	@ 0x67
 800103c:	d100      	bne.n	8001040 <PE_SubStateMachine_Generic+0x70>
 800103e:	e120      	b.n	8001282 <PE_SubStateMachine_Generic+0x2b2>
 8001040:	2968      	cmp	r1, #104	@ 0x68
 8001042:	d100      	bne.n	8001046 <PE_SubStateMachine_Generic+0x76>
 8001044:	e138      	b.n	80012b8 <PE_SubStateMachine_Generic+0x2e8>
 8001046:	2974      	cmp	r1, #116	@ 0x74
 8001048:	d100      	bne.n	800104c <PE_SubStateMachine_Generic+0x7c>
 800104a:	e1f3      	b.n	8001434 <PE_SubStateMachine_Generic+0x464>
 800104c:	2993      	cmp	r1, #147	@ 0x93
 800104e:	d100      	bne.n	8001052 <PE_SubStateMachine_Generic+0x82>
 8001050:	e0a6      	b.n	80011a0 <PE_SubStateMachine_Generic+0x1d0>
 8001052:	2994      	cmp	r1, #148	@ 0x94
 8001054:	d100      	bne.n	8001058 <PE_SubStateMachine_Generic+0x88>
 8001056:	e0a7      	b.n	80011a8 <PE_SubStateMachine_Generic+0x1d8>
 8001058:	2995      	cmp	r1, #149	@ 0x95
 800105a:	d100      	bne.n	800105e <PE_SubStateMachine_Generic+0x8e>
 800105c:	e0bd      	b.n	80011da <PE_SubStateMachine_Generic+0x20a>
 800105e:	2999      	cmp	r1, #153	@ 0x99
 8001060:	d000      	beq.n	8001064 <PE_SubStateMachine_Generic+0x94>
 8001062:	e297      	b.n	8001594 <PE_SubStateMachine_Generic+0x5c4>
 8001064:	2106      	movs	r1, #6
 8001066:	0020      	movs	r0, r4
 8001068:	f7ff fd44 	bl	8000af4 <PE_Send_RESET>
 800106c:	e220      	b.n	80014b0 <PE_SubStateMachine_Generic+0x4e0>
 800106e:	6861      	ldr	r1, [r4, #4]
 8001070:	6809      	ldr	r1, [r1, #0]
 8001072:	0889      	lsrs	r1, r1, #2
 8001074:	400e      	ands	r6, r1
 8001076:	d002      	beq.n	800107e <PE_SubStateMachine_Generic+0xae>
 8001078:	6960      	ldr	r0, [r4, #20]
 800107a:	0741      	lsls	r1, r0, #29
 800107c:	0fc8      	lsrs	r0, r1, #31
 800107e:	9000      	str	r0, [sp, #0]
 8001080:	2319      	movs	r3, #25
 8001082:	2208      	movs	r2, #8
 8001084:	2100      	movs	r1, #0
 8001086:	0020      	movs	r0, r4
 8001088:	f000 fb76 	bl	8001778 <PE_Send_CtrlMessage>
 800108c:	2800      	cmp	r0, #0
 800108e:	d156      	bne.n	800113e <PE_SubStateMachine_Generic+0x16e>
 8001090:	2007      	movs	r0, #7
 8001092:	e107      	b.n	80012a4 <PE_SubStateMachine_Generic+0x2d4>
 8001094:	980e      	ldr	r0, [sp, #56]	@ 0x38
 8001096:	7800      	ldrb	r0, [r0, #0]
 8001098:	2811      	cmp	r0, #17
 800109a:	d13c      	bne.n	8001116 <PE_SubStateMachine_Generic+0x146>
 800109c:	8ea0      	ldrh	r0, [r4, #52]	@ 0x34
 800109e:	0bc1      	lsrs	r1, r0, #15
 80010a0:	d11e      	bne.n	80010e0 <PE_SubStateMachine_Generic+0x110>
 80010a2:	0441      	lsls	r1, r0, #17
 80010a4:	0f49      	lsrs	r1, r1, #29
 80010a6:	d01b      	beq.n	80010e0 <PE_SubStateMachine_Generic+0x110>
 80010a8:	06c0      	lsls	r0, r0, #27
 80010aa:	0ec0      	lsrs	r0, r0, #27
 80010ac:	2804      	cmp	r0, #4
 80010ae:	d117      	bne.n	80010e0 <PE_SubStateMachine_Generic+0x110>
 80010b0:	008b      	lsls	r3, r1, #2
 80010b2:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
 80010b4:	1c82      	adds	r2, r0, #2
 80010b6:	2105      	movs	r1, #5
 80010b8:	7c20      	ldrb	r0, [r4, #16]
 80010ba:	68a6      	ldr	r6, [r4, #8]
 80010bc:	69b6      	ldr	r6, [r6, #24]
 80010be:	47b0      	blx	r6
 80010c0:	980e      	ldr	r0, [sp, #56]	@ 0x38
 80010c2:	7800      	ldrb	r0, [r0, #0]
 80010c4:	2814      	cmp	r0, #20
 80010c6:	d004      	beq.n	80010d2 <PE_SubStateMachine_Generic+0x102>
 80010c8:	990e      	ldr	r1, [sp, #56]	@ 0x38
 80010ca:	700f      	strb	r7, [r1, #0]
 80010cc:	0020      	movs	r0, r4
 80010ce:	f7ff fd76 	bl	8000bbe <PE_Clear_RxEvent>
 80010d2:	2003      	movs	r0, #3
 80010d4:	7460      	strb	r0, [r4, #17]
 80010d6:	9504      	str	r5, [sp, #16]
 80010d8:	2107      	movs	r1, #7
 80010da:	7c20      	ldrb	r0, [r4, #16]
 80010dc:	f7ff fb04 	bl	80006e8 <USBPD_PE_Notification>
 80010e0:	8ea0      	ldrh	r0, [r4, #52]	@ 0x34
 80010e2:	21f0      	movs	r1, #240	@ 0xf0
 80010e4:	0209      	lsls	r1, r1, #8
 80010e6:	4001      	ands	r1, r0
 80010e8:	d115      	bne.n	8001116 <PE_SubStateMachine_Generic+0x146>
 80010ea:	06c0      	lsls	r0, r0, #27
 80010ec:	0ec0      	lsrs	r0, r0, #27
 80010ee:	2804      	cmp	r0, #4
 80010f0:	d001      	beq.n	80010f6 <PE_SubStateMachine_Generic+0x126>
 80010f2:	2810      	cmp	r0, #16
 80010f4:	d10f      	bne.n	8001116 <PE_SubStateMachine_Generic+0x146>
 80010f6:	980e      	ldr	r0, [sp, #56]	@ 0x38
 80010f8:	7800      	ldrb	r0, [r0, #0]
 80010fa:	2814      	cmp	r0, #20
 80010fc:	d004      	beq.n	8001108 <PE_SubStateMachine_Generic+0x138>
 80010fe:	980e      	ldr	r0, [sp, #56]	@ 0x38
 8001100:	7007      	strb	r7, [r0, #0]
 8001102:	0020      	movs	r0, r4
 8001104:	f7ff fd5b 	bl	8000bbe <PE_Clear_RxEvent>
 8001108:	2003      	movs	r0, #3
 800110a:	7460      	strb	r0, [r4, #17]
 800110c:	9504      	str	r5, [sp, #16]
 800110e:	2108      	movs	r1, #8
 8001110:	7c20      	ldrb	r0, [r4, #16]
 8001112:	f7ff fae9 	bl	80006e8 <USBPD_PE_Notification>
 8001116:	8be0      	ldrh	r0, [r4, #30]
 8001118:	2180      	movs	r1, #128	@ 0x80
 800111a:	0209      	lsls	r1, r1, #8
 800111c:	e099      	b.n	8001252 <PE_SubStateMachine_Generic+0x282>
 800111e:	9505      	str	r5, [sp, #20]
 8001120:	ab05      	add	r3, sp, #20
 8001122:	aa06      	add	r2, sp, #24
 8001124:	2101      	movs	r1, #1
 8001126:	7c20      	ldrb	r0, [r4, #16]
 8001128:	68a5      	ldr	r5, [r4, #8]
 800112a:	696d      	ldr	r5, [r5, #20]
 800112c:	47a8      	blx	r5
 800112e:	2104      	movs	r1, #4
 8001130:	9805      	ldr	r0, [sp, #20]
 8001132:	f000 fabf 	bl	80016b4 <PE_CheckDataSizeFromGetDataInfo>
 8001136:	2800      	cmp	r0, #0
 8001138:	d002      	beq.n	8001140 <PE_SubStateMachine_Generic+0x170>
 800113a:	2003      	movs	r0, #3
 800113c:	7460      	strb	r0, [r4, #17]
 800113e:	e22a      	b.n	8001596 <PE_SubStateMachine_Generic+0x5c6>
 8001140:	9002      	str	r0, [sp, #8]
 8001142:	2003      	movs	r0, #3
 8001144:	9001      	str	r0, [sp, #4]
 8001146:	9805      	ldr	r0, [sp, #20]
 8001148:	0880      	lsrs	r0, r0, #2
 800114a:	9000      	str	r0, [sp, #0]
 800114c:	ab06      	add	r3, sp, #24
 800114e:	2204      	movs	r2, #4
 8001150:	2100      	movs	r1, #0
 8001152:	0020      	movs	r0, r4
 8001154:	f000 fb3b 	bl	80017ce <PE_Send_DataMessage>
 8001158:	2800      	cmp	r0, #0
 800115a:	d1f0      	bne.n	800113e <PE_SubStateMachine_Generic+0x16e>
 800115c:	210a      	movs	r1, #10
 800115e:	e165      	b.n	800142c <PE_SubStateMachine_Generic+0x45c>
 8001160:	2012      	movs	r0, #18
 8001162:	7720      	strb	r0, [r4, #28]
 8001164:	2105      	movs	r1, #5
 8001166:	7c20      	ldrb	r0, [r4, #16]
 8001168:	f004 feab 	bl	8005ec2 <USBDPD_PRL_BistCarrierEyeMode>
 800116c:	2028      	movs	r0, #40	@ 0x28
 800116e:	7460      	strb	r0, [r4, #17]
 8001170:	484f      	ldr	r0, [pc, #316]	@ (80012b0 <PE_SubStateMachine_Generic+0x2e0>)
 8001172:	83e0      	strh	r0, [r4, #30]
 8001174:	202d      	movs	r0, #45	@ 0x2d
 8001176:	e099      	b.n	80012ac <PE_SubStateMachine_Generic+0x2dc>
 8001178:	8be0      	ldrh	r0, [r4, #30]
 800117a:	03f1      	lsls	r1, r6, #15
 800117c:	4288      	cmp	r0, r1
 800117e:	d10e      	bne.n	800119e <PE_SubStateMachine_Generic+0x1ce>
 8001180:	2105      	movs	r1, #5
 8001182:	7c20      	ldrb	r0, [r4, #16]
 8001184:	f004 fea5 	bl	8005ed2 <USBDPD_PRL_BistCarrierEyeModeExit>
 8001188:	83e5      	strh	r5, [r4, #30]
 800118a:	e191      	b.n	80014b0 <PE_SubStateMachine_Generic+0x4e0>
 800118c:	980e      	ldr	r0, [sp, #56]	@ 0x38
 800118e:	7800      	ldrb	r0, [r0, #0]
 8001190:	2814      	cmp	r0, #20
 8001192:	d004      	beq.n	800119e <PE_SubStateMachine_Generic+0x1ce>
 8001194:	980e      	ldr	r0, [sp, #56]	@ 0x38
 8001196:	7007      	strb	r7, [r0, #0]
 8001198:	0020      	movs	r0, r4
 800119a:	f7ff fd10 	bl	8000bbe <PE_Clear_RxEvent>
 800119e:	e1fa      	b.n	8001596 <PE_SubStateMachine_Generic+0x5c6>
 80011a0:	0020      	movs	r0, r4
 80011a2:	f000 f9fb 	bl	800159c <PE_SubStateMachine_ReceiveDRS>
 80011a6:	e1f6      	b.n	8001596 <PE_SubStateMachine_Generic+0x5c6>
 80011a8:	6861      	ldr	r1, [r4, #4]
 80011aa:	6809      	ldr	r1, [r1, #0]
 80011ac:	0889      	lsrs	r1, r1, #2
 80011ae:	400e      	ands	r6, r1
 80011b0:	d002      	beq.n	80011b8 <PE_SubStateMachine_Generic+0x1e8>
 80011b2:	6960      	ldr	r0, [r4, #20]
 80011b4:	0741      	lsls	r1, r0, #29
 80011b6:	0fc8      	lsrs	r0, r1, #31
 80011b8:	9000      	str	r0, [sp, #0]
 80011ba:	2395      	movs	r3, #149	@ 0x95
 80011bc:	2209      	movs	r2, #9
 80011be:	2100      	movs	r1, #0
 80011c0:	0020      	movs	r0, r4
 80011c2:	f000 fad9 	bl	8001778 <PE_Send_CtrlMessage>
 80011c6:	2800      	cmp	r0, #0
 80011c8:	d1ed      	bne.n	80011a6 <PE_SubStateMachine_Generic+0x1d6>
 80011ca:	2010      	movs	r0, #16
 80011cc:	7720      	strb	r0, [r4, #28]
 80011ce:	4839      	ldr	r0, [pc, #228]	@ (80012b4 <PE_SubStateMachine_Generic+0x2e4>)
 80011d0:	83e0      	strh	r0, [r4, #30]
 80011d2:	201b      	movs	r0, #27
 80011d4:	9004      	str	r0, [sp, #16]
 80011d6:	2122      	movs	r1, #34	@ 0x22
 80011d8:	e128      	b.n	800142c <PE_SubStateMachine_Generic+0x45c>
 80011da:	980e      	ldr	r0, [sp, #56]	@ 0x38
 80011dc:	7800      	ldrb	r0, [r0, #0]
 80011de:	2814      	cmp	r0, #20
 80011e0:	d035      	beq.n	800124e <PE_SubStateMachine_Generic+0x27e>
 80011e2:	8ea0      	ldrh	r0, [r4, #52]	@ 0x34
 80011e4:	21f0      	movs	r1, #240	@ 0xf0
 80011e6:	0209      	lsls	r1, r1, #8
 80011e8:	4001      	ands	r1, r0
 80011ea:	d130      	bne.n	800124e <PE_SubStateMachine_Generic+0x27e>
 80011ec:	211f      	movs	r1, #31
 80011ee:	231f      	movs	r3, #31
 80011f0:	4003      	ands	r3, r0
 80011f2:	2b03      	cmp	r3, #3
 80011f4:	d006      	beq.n	8001204 <PE_SubStateMachine_Generic+0x234>
 80011f6:	2b04      	cmp	r3, #4
 80011f8:	d008      	beq.n	800120c <PE_SubStateMachine_Generic+0x23c>
 80011fa:	2b0c      	cmp	r3, #12
 80011fc:	d006      	beq.n	800120c <PE_SubStateMachine_Generic+0x23c>
 80011fe:	2b10      	cmp	r3, #16
 8001200:	d015      	beq.n	800122e <PE_SubStateMachine_Generic+0x25e>
 8001202:	e024      	b.n	800124e <PE_SubStateMachine_Generic+0x27e>
 8001204:	0020      	movs	r0, r4
 8001206:	f000 fa6d 	bl	80016e4 <PE_SwitchDataRole>
 800120a:	e008      	b.n	800121e <PE_SubStateMachine_Generic+0x24e>
 800120c:	4001      	ands	r1, r0
 800120e:	290c      	cmp	r1, #12
 8001210:	d101      	bne.n	8001216 <PE_SubStateMachine_Generic+0x246>
 8001212:	2126      	movs	r1, #38	@ 0x26
 8001214:	e000      	b.n	8001218 <PE_SubStateMachine_Generic+0x248>
 8001216:	2127      	movs	r1, #39	@ 0x27
 8001218:	7c20      	ldrb	r0, [r4, #16]
 800121a:	f7ff fa65 	bl	80006e8 <USBPD_PE_Notification>
 800121e:	2003      	movs	r0, #3
 8001220:	7460      	strb	r0, [r4, #17]
 8001222:	9504      	str	r5, [sp, #16]
 8001224:	980e      	ldr	r0, [sp, #56]	@ 0x38
 8001226:	7800      	ldrb	r0, [r0, #0]
 8001228:	2814      	cmp	r0, #20
 800122a:	d10b      	bne.n	8001244 <PE_SubStateMachine_Generic+0x274>
 800122c:	e00f      	b.n	800124e <PE_SubStateMachine_Generic+0x27e>
 800122e:	2128      	movs	r1, #40	@ 0x28
 8001230:	7c20      	ldrb	r0, [r4, #16]
 8001232:	f7ff fa59 	bl	80006e8 <USBPD_PE_Notification>
 8001236:	2003      	movs	r0, #3
 8001238:	7460      	strb	r0, [r4, #17]
 800123a:	9504      	str	r5, [sp, #16]
 800123c:	980e      	ldr	r0, [sp, #56]	@ 0x38
 800123e:	7800      	ldrb	r0, [r0, #0]
 8001240:	2814      	cmp	r0, #20
 8001242:	d004      	beq.n	800124e <PE_SubStateMachine_Generic+0x27e>
 8001244:	980e      	ldr	r0, [sp, #56]	@ 0x38
 8001246:	7007      	strb	r7, [r0, #0]
 8001248:	0020      	movs	r0, r4
 800124a:	f7ff fcb8 	bl	8000bbe <PE_Clear_RxEvent>
 800124e:	8be0      	ldrh	r0, [r4, #30]
 8001250:	03f1      	lsls	r1, r6, #15
 8001252:	4288      	cmp	r0, r1
 8001254:	d12b      	bne.n	80012ae <PE_SubStateMachine_Generic+0x2de>
 8001256:	e12b      	b.n	80014b0 <PE_SubStateMachine_Generic+0x4e0>
 8001258:	ab03      	add	r3, sp, #12
 800125a:	aa05      	add	r2, sp, #20
 800125c:	2114      	movs	r1, #20
 800125e:	7c20      	ldrb	r0, [r4, #16]
 8001260:	68a5      	ldr	r5, [r4, #8]
 8001262:	696d      	ldr	r5, [r5, #20]
 8001264:	47a8      	blx	r5
 8001266:	9803      	ldr	r0, [sp, #12]
 8001268:	2800      	cmp	r0, #0
 800126a:	d100      	bne.n	800126e <PE_SubStateMachine_Generic+0x29e>
 800126c:	e192      	b.n	8001594 <PE_SubStateMachine_Generic+0x5c4>
 800126e:	2000      	movs	r0, #0
 8001270:	9002      	str	r0, [sp, #8]
 8001272:	2003      	movs	r0, #3
 8001274:	9001      	str	r0, [sp, #4]
 8001276:	9803      	ldr	r0, [sp, #12]
 8001278:	0880      	lsrs	r0, r0, #2
 800127a:	9000      	str	r0, [sp, #0]
 800127c:	ab05      	add	r3, sp, #20
 800127e:	220c      	movs	r2, #12
 8001280:	e154      	b.n	800152c <PE_SubStateMachine_Generic+0x55c>
 8001282:	6861      	ldr	r1, [r4, #4]
 8001284:	6809      	ldr	r1, [r1, #0]
 8001286:	0889      	lsrs	r1, r1, #2
 8001288:	4031      	ands	r1, r6
 800128a:	d000      	beq.n	800128e <PE_SubStateMachine_Generic+0x2be>
 800128c:	2001      	movs	r0, #1
 800128e:	9000      	str	r0, [sp, #0]
 8001290:	2368      	movs	r3, #104	@ 0x68
 8001292:	2218      	movs	r2, #24
 8001294:	2031      	movs	r0, #49	@ 0x31
 8001296:	5c21      	ldrb	r1, [r4, r0]
 8001298:	0020      	movs	r0, r4
 800129a:	f000 fa6d 	bl	8001778 <PE_Send_CtrlMessage>
 800129e:	2800      	cmp	r0, #0
 80012a0:	d105      	bne.n	80012ae <PE_SubStateMachine_Generic+0x2de>
 80012a2:	200f      	movs	r0, #15
 80012a4:	7720      	strb	r0, [r4, #28]
 80012a6:	4803      	ldr	r0, [pc, #12]	@ (80012b4 <PE_SubStateMachine_Generic+0x2e4>)
 80012a8:	83e0      	strh	r0, [r4, #30]
 80012aa:	201b      	movs	r0, #27
 80012ac:	9004      	str	r0, [sp, #16]
 80012ae:	e172      	b.n	8001596 <PE_SubStateMachine_Generic+0x5c6>
 80012b0:	0000802d 	.word	0x0000802d
 80012b4:	0000801b 	.word	0x0000801b
 80012b8:	980e      	ldr	r0, [sp, #56]	@ 0x38
 80012ba:	7800      	ldrb	r0, [r0, #0]
 80012bc:	2814      	cmp	r0, #20
 80012be:	d023      	beq.n	8001308 <PE_SubStateMachine_Generic+0x338>
 80012c0:	2030      	movs	r0, #48	@ 0x30
 80012c2:	5c20      	ldrb	r0, [r4, r0]
 80012c4:	2131      	movs	r1, #49	@ 0x31
 80012c6:	5c61      	ldrb	r1, [r4, r1]
 80012c8:	4288      	cmp	r0, r1
 80012ca:	d11d      	bne.n	8001308 <PE_SubStateMachine_Generic+0x338>
 80012cc:	8ea0      	ldrh	r0, [r4, #52]	@ 0x34
 80012ce:	0bc1      	lsrs	r1, r0, #15
 80012d0:	d11a      	bne.n	8001308 <PE_SubStateMachine_Generic+0x338>
 80012d2:	0b01      	lsrs	r1, r0, #12
 80012d4:	0749      	lsls	r1, r1, #29
 80012d6:	d017      	beq.n	8001308 <PE_SubStateMachine_Generic+0x338>
 80012d8:	06c0      	lsls	r0, r0, #27
 80012da:	0ec0      	lsrs	r0, r0, #27
 80012dc:	280c      	cmp	r0, #12
 80012de:	d113      	bne.n	8001308 <PE_SubStateMachine_Generic+0x338>
 80012e0:	2304      	movs	r3, #4
 80012e2:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
 80012e4:	1c82      	adds	r2, r0, #2
 80012e6:	2114      	movs	r1, #20
 80012e8:	7c20      	ldrb	r0, [r4, #16]
 80012ea:	68a6      	ldr	r6, [r4, #8]
 80012ec:	69b6      	ldr	r6, [r6, #24]
 80012ee:	47b0      	blx	r6
 80012f0:	2003      	movs	r0, #3
 80012f2:	7460      	strb	r0, [r4, #17]
 80012f4:	9504      	str	r5, [sp, #16]
 80012f6:	980e      	ldr	r0, [sp, #56]	@ 0x38
 80012f8:	7800      	ldrb	r0, [r0, #0]
 80012fa:	2814      	cmp	r0, #20
 80012fc:	d004      	beq.n	8001308 <PE_SubStateMachine_Generic+0x338>
 80012fe:	980e      	ldr	r0, [sp, #56]	@ 0x38
 8001300:	7007      	strb	r7, [r0, #0]
 8001302:	0020      	movs	r0, r4
 8001304:	f7ff fc5b 	bl	8000bbe <PE_Clear_RxEvent>
 8001308:	8be0      	ldrh	r0, [r4, #30]
 800130a:	2180      	movs	r1, #128	@ 0x80
 800130c:	0209      	lsls	r1, r1, #8
 800130e:	4288      	cmp	r0, r1
 8001310:	d108      	bne.n	8001324 <PE_SubStateMachine_Generic+0x354>
 8001312:	2011      	movs	r0, #17
 8001314:	e0cd      	b.n	80014b2 <PE_SubStateMachine_Generic+0x4e2>
 8001316:	9500      	str	r5, [sp, #0]
 8001318:	2303      	movs	r3, #3
 800131a:	2210      	movs	r2, #16
 800131c:	2100      	movs	r1, #0
 800131e:	0020      	movs	r0, r4
 8001320:	f000 fa2a 	bl	8001778 <PE_Send_CtrlMessage>
 8001324:	e137      	b.n	8001596 <PE_SubStateMachine_Generic+0x5c6>
 8001326:	ab03      	add	r3, sp, #12
 8001328:	48c9      	ldr	r0, [pc, #804]	@ (8001650 <.text_73>)
 800132a:	1822      	adds	r2, r4, r0
 800132c:	2108      	movs	r1, #8
 800132e:	7c20      	ldrb	r0, [r4, #16]
 8001330:	68a7      	ldr	r7, [r4, #8]
 8001332:	697f      	ldr	r7, [r7, #20]
 8001334:	47b8      	blx	r7
 8001336:	2119      	movs	r1, #25
 8001338:	9803      	ldr	r0, [sp, #12]
 800133a:	f000 f9bb 	bl	80016b4 <PE_CheckDataSizeFromGetDataInfo>
 800133e:	2800      	cmp	r0, #0
 8001340:	d129      	bne.n	8001396 <PE_SubStateMachine_Generic+0x3c6>
 8001342:	48c4      	ldr	r0, [pc, #784]	@ (8001654 <.text_74>)
 8001344:	1826      	adds	r6, r4, r0
 8001346:	7035      	strb	r5, [r6, #0]
 8001348:	7075      	strb	r5, [r6, #1]
 800134a:	7c20      	ldrb	r0, [r4, #16]
 800134c:	f7ff fe2e 	bl	8000fac <PE_Get_UnchunkedSupport>
 8001350:	2800      	cmp	r0, #0
 8001352:	d103      	bne.n	800135c <PE_SubStateMachine_Generic+0x38c>
 8001354:	7870      	ldrb	r0, [r6, #1]
 8001356:	2180      	movs	r1, #128	@ 0x80
 8001358:	4301      	orrs	r1, r0
 800135a:	7071      	strb	r1, [r6, #1]
 800135c:	9502      	str	r5, [sp, #8]
 800135e:	2003      	movs	r0, #3
 8001360:	9001      	str	r0, [sp, #4]
 8001362:	9803      	ldr	r0, [sp, #12]
 8001364:	1d00      	adds	r0, r0, #4
 8001366:	b280      	uxth	r0, r0
 8001368:	9000      	str	r0, [sp, #0]
 800136a:	48bb      	ldr	r0, [pc, #748]	@ (8001658 <.text_75>)
 800136c:	1823      	adds	r3, r4, r0
 800136e:	2201      	movs	r2, #1
 8001370:	2100      	movs	r1, #0
 8001372:	0020      	movs	r0, r4
 8001374:	f000 fb5e 	bl	8001a34 <PE_Send_ExtendedMessage>
 8001378:	2148      	movs	r1, #72	@ 0x48
 800137a:	e057      	b.n	800142c <PE_SubStateMachine_Generic+0x45c>
 800137c:	ab03      	add	r3, sp, #12
 800137e:	48b4      	ldr	r0, [pc, #720]	@ (8001650 <.text_73>)
 8001380:	1822      	adds	r2, r4, r0
 8001382:	2113      	movs	r1, #19
 8001384:	7c20      	ldrb	r0, [r4, #16]
 8001386:	68a7      	ldr	r7, [r4, #8]
 8001388:	697f      	ldr	r7, [r7, #20]
 800138a:	47b8      	blx	r7
 800138c:	2118      	movs	r1, #24
 800138e:	9803      	ldr	r0, [sp, #12]
 8001390:	f000 f990 	bl	80016b4 <PE_CheckDataSizeFromGetDataInfo>
 8001394:	2800      	cmp	r0, #0
 8001396:	d000      	beq.n	800139a <PE_SubStateMachine_Generic+0x3ca>
 8001398:	e0fc      	b.n	8001594 <PE_SubStateMachine_Generic+0x5c4>
 800139a:	48ae      	ldr	r0, [pc, #696]	@ (8001654 <.text_74>)
 800139c:	1826      	adds	r6, r4, r0
 800139e:	7035      	strb	r5, [r6, #0]
 80013a0:	7075      	strb	r5, [r6, #1]
 80013a2:	7c20      	ldrb	r0, [r4, #16]
 80013a4:	f7ff fe02 	bl	8000fac <PE_Get_UnchunkedSupport>
 80013a8:	2800      	cmp	r0, #0
 80013aa:	d103      	bne.n	80013b4 <PE_SubStateMachine_Generic+0x3e4>
 80013ac:	7870      	ldrb	r0, [r6, #1]
 80013ae:	2180      	movs	r1, #128	@ 0x80
 80013b0:	4301      	orrs	r1, r0
 80013b2:	7071      	strb	r1, [r6, #1]
 80013b4:	9502      	str	r5, [sp, #8]
 80013b6:	2003      	movs	r0, #3
 80013b8:	9001      	str	r0, [sp, #4]
 80013ba:	9803      	ldr	r0, [sp, #12]
 80013bc:	1d00      	adds	r0, r0, #4
 80013be:	b280      	uxth	r0, r0
 80013c0:	9000      	str	r0, [sp, #0]
 80013c2:	48a5      	ldr	r0, [pc, #660]	@ (8001658 <.text_75>)
 80013c4:	1823      	adds	r3, r4, r0
 80013c6:	220f      	movs	r2, #15
 80013c8:	2100      	movs	r1, #0
 80013ca:	0020      	movs	r0, r4
 80013cc:	f000 fb32 	bl	8001a34 <PE_Send_ExtendedMessage>
 80013d0:	2161      	movs	r1, #97	@ 0x61
 80013d2:	e02b      	b.n	800142c <PE_SubStateMachine_Generic+0x45c>
 80013d4:	ab03      	add	r3, sp, #12
 80013d6:	489e      	ldr	r0, [pc, #632]	@ (8001650 <.text_73>)
 80013d8:	1822      	adds	r2, r4, r0
 80013da:	2109      	movs	r1, #9
 80013dc:	7c20      	ldrb	r0, [r4, #16]
 80013de:	68a7      	ldr	r7, [r4, #8]
 80013e0:	697f      	ldr	r7, [r7, #20]
 80013e2:	47b8      	blx	r7
 80013e4:	2107      	movs	r1, #7
 80013e6:	9803      	ldr	r0, [sp, #12]
 80013e8:	f000 f964 	bl	80016b4 <PE_CheckDataSizeFromGetDataInfo>
 80013ec:	2800      	cmp	r0, #0
 80013ee:	d170      	bne.n	80014d2 <PE_SubStateMachine_Generic+0x502>
 80013f0:	4998      	ldr	r1, [pc, #608]	@ (8001654 <.text_74>)
 80013f2:	5465      	strb	r5, [r4, r1]
 80013f4:	1860      	adds	r0, r4, r1
 80013f6:	7045      	strb	r5, [r0, #1]
 80013f8:	7c20      	ldrb	r0, [r4, #16]
 80013fa:	f7ff fdd7 	bl	8000fac <PE_Get_UnchunkedSupport>
 80013fe:	2800      	cmp	r0, #0
 8001400:	d105      	bne.n	800140e <PE_SubStateMachine_Generic+0x43e>
 8001402:	4894      	ldr	r0, [pc, #592]	@ (8001654 <.text_74>)
 8001404:	1820      	adds	r0, r4, r0
 8001406:	7841      	ldrb	r1, [r0, #1]
 8001408:	2280      	movs	r2, #128	@ 0x80
 800140a:	430a      	orrs	r2, r1
 800140c:	7042      	strb	r2, [r0, #1]
 800140e:	9502      	str	r5, [sp, #8]
 8001410:	2003      	movs	r0, #3
 8001412:	9001      	str	r0, [sp, #4]
 8001414:	9803      	ldr	r0, [sp, #12]
 8001416:	1d00      	adds	r0, r0, #4
 8001418:	b280      	uxth	r0, r0
 800141a:	9000      	str	r0, [sp, #0]
 800141c:	488e      	ldr	r0, [pc, #568]	@ (8001658 <.text_75>)
 800141e:	1823      	adds	r3, r4, r0
 8001420:	2202      	movs	r2, #2
 8001422:	2100      	movs	r1, #0
 8001424:	0020      	movs	r0, r4
 8001426:	f000 fb05 	bl	8001a34 <PE_Send_ExtendedMessage>
 800142a:	214f      	movs	r1, #79	@ 0x4f
 800142c:	7c20      	ldrb	r0, [r4, #16]
 800142e:	f7ff f95b 	bl	80006e8 <USBPD_PE_Notification>
 8001432:	e0b0      	b.n	8001596 <PE_SubStateMachine_Generic+0x5c6>
 8001434:	980e      	ldr	r0, [sp, #56]	@ 0x38
 8001436:	7800      	ldrb	r0, [r0, #0]
 8001438:	2814      	cmp	r0, #20
 800143a:	d034      	beq.n	80014a6 <PE_SubStateMachine_Generic+0x4d6>
 800143c:	8ea0      	ldrh	r0, [r4, #52]	@ 0x34
 800143e:	0bc1      	lsrs	r1, r0, #15
 8001440:	d11a      	bne.n	8001478 <PE_SubStateMachine_Generic+0x4a8>
 8001442:	0b01      	lsrs	r1, r0, #12
 8001444:	0749      	lsls	r1, r1, #29
 8001446:	d017      	beq.n	8001478 <PE_SubStateMachine_Generic+0x4a8>
 8001448:	06c0      	lsls	r0, r0, #27
 800144a:	0ec0      	lsrs	r0, r0, #27
 800144c:	2805      	cmp	r0, #5
 800144e:	d113      	bne.n	8001478 <PE_SubStateMachine_Generic+0x4a8>
 8001450:	2304      	movs	r3, #4
 8001452:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
 8001454:	1d02      	adds	r2, r0, #4
 8001456:	210f      	movs	r1, #15
 8001458:	7c20      	ldrb	r0, [r4, #16]
 800145a:	68a6      	ldr	r6, [r4, #8]
 800145c:	69b6      	ldr	r6, [r6, #24]
 800145e:	47b0      	blx	r6
 8001460:	2003      	movs	r0, #3
 8001462:	7460      	strb	r0, [r4, #17]
 8001464:	9504      	str	r5, [sp, #16]
 8001466:	980e      	ldr	r0, [sp, #56]	@ 0x38
 8001468:	7800      	ldrb	r0, [r0, #0]
 800146a:	2814      	cmp	r0, #20
 800146c:	d004      	beq.n	8001478 <PE_SubStateMachine_Generic+0x4a8>
 800146e:	990e      	ldr	r1, [sp, #56]	@ 0x38
 8001470:	700f      	strb	r7, [r1, #0]
 8001472:	0020      	movs	r0, r4
 8001474:	f7ff fba3 	bl	8000bbe <PE_Clear_RxEvent>
 8001478:	2034      	movs	r0, #52	@ 0x34
 800147a:	5c20      	ldrb	r0, [r4, r0]
 800147c:	06c0      	lsls	r0, r0, #27
 800147e:	0ec0      	lsrs	r0, r0, #27
 8001480:	2810      	cmp	r0, #16
 8001482:	d110      	bne.n	80014a6 <PE_SubStateMachine_Generic+0x4d6>
 8001484:	2159      	movs	r1, #89	@ 0x59
 8001486:	7c20      	ldrb	r0, [r4, #16]
 8001488:	f7ff f92e 	bl	80006e8 <USBPD_PE_Notification>
 800148c:	83e5      	strh	r5, [r4, #30]
 800148e:	980e      	ldr	r0, [sp, #56]	@ 0x38
 8001490:	7800      	ldrb	r0, [r0, #0]
 8001492:	2814      	cmp	r0, #20
 8001494:	d004      	beq.n	80014a0 <PE_SubStateMachine_Generic+0x4d0>
 8001496:	980e      	ldr	r0, [sp, #56]	@ 0x38
 8001498:	7007      	strb	r7, [r0, #0]
 800149a:	0020      	movs	r0, r4
 800149c:	f7ff fb8f 	bl	8000bbe <PE_Clear_RxEvent>
 80014a0:	2003      	movs	r0, #3
 80014a2:	7460      	strb	r0, [r4, #17]
 80014a4:	9504      	str	r5, [sp, #16]
 80014a6:	8be0      	ldrh	r0, [r4, #30]
 80014a8:	2180      	movs	r1, #128	@ 0x80
 80014aa:	0209      	lsls	r1, r1, #8
 80014ac:	4288      	cmp	r0, r1
 80014ae:	d172      	bne.n	8001596 <PE_SubStateMachine_Generic+0x5c6>
 80014b0:	2003      	movs	r0, #3
 80014b2:	7460      	strb	r0, [r4, #17]
 80014b4:	9504      	str	r5, [sp, #16]
 80014b6:	e06e      	b.n	8001596 <PE_SubStateMachine_Generic+0x5c6>
 80014b8:	ab03      	add	r3, sp, #12
 80014ba:	4865      	ldr	r0, [pc, #404]	@ (8001650 <.text_73>)
 80014bc:	1822      	adds	r2, r4, r0
 80014be:	210d      	movs	r1, #13
 80014c0:	7c20      	ldrb	r0, [r4, #16]
 80014c2:	68a7      	ldr	r7, [r4, #8]
 80014c4:	697f      	ldr	r7, [r7, #20]
 80014c6:	47b8      	blx	r7
 80014c8:	2104      	movs	r1, #4
 80014ca:	9803      	ldr	r0, [sp, #12]
 80014cc:	f000 f8f2 	bl	80016b4 <PE_CheckDataSizeFromGetDataInfo>
 80014d0:	2800      	cmp	r0, #0
 80014d2:	d15f      	bne.n	8001594 <PE_SubStateMachine_Generic+0x5c4>
 80014d4:	485f      	ldr	r0, [pc, #380]	@ (8001654 <.text_74>)
 80014d6:	1826      	adds	r6, r4, r0
 80014d8:	7035      	strb	r5, [r6, #0]
 80014da:	7075      	strb	r5, [r6, #1]
 80014dc:	7c20      	ldrb	r0, [r4, #16]
 80014de:	f7ff fd65 	bl	8000fac <PE_Get_UnchunkedSupport>
 80014e2:	2800      	cmp	r0, #0
 80014e4:	d103      	bne.n	80014ee <PE_SubStateMachine_Generic+0x51e>
 80014e6:	7870      	ldrb	r0, [r6, #1]
 80014e8:	2180      	movs	r1, #128	@ 0x80
 80014ea:	4301      	orrs	r1, r0
 80014ec:	7071      	strb	r1, [r6, #1]
 80014ee:	9502      	str	r5, [sp, #8]
 80014f0:	2003      	movs	r0, #3
 80014f2:	9001      	str	r0, [sp, #4]
 80014f4:	9803      	ldr	r0, [sp, #12]
 80014f6:	1d00      	adds	r0, r0, #4
 80014f8:	b280      	uxth	r0, r0
 80014fa:	9000      	str	r0, [sp, #0]
 80014fc:	4856      	ldr	r0, [pc, #344]	@ (8001658 <.text_75>)
 80014fe:	1823      	adds	r3, r4, r0
 8001500:	2207      	movs	r2, #7
 8001502:	e03d      	b.n	8001580 <PE_SubStateMachine_Generic+0x5b0>
 8001504:	9505      	str	r5, [sp, #20]
 8001506:	ab03      	add	r3, sp, #12
 8001508:	aa05      	add	r2, sp, #20
 800150a:	210f      	movs	r1, #15
 800150c:	7c20      	ldrb	r0, [r4, #16]
 800150e:	68a5      	ldr	r5, [r4, #8]
 8001510:	696d      	ldr	r5, [r5, #20]
 8001512:	47a8      	blx	r5
 8001514:	2104      	movs	r1, #4
 8001516:	9803      	ldr	r0, [sp, #12]
 8001518:	f000 f8cc 	bl	80016b4 <PE_CheckDataSizeFromGetDataInfo>
 800151c:	2800      	cmp	r0, #0
 800151e:	d139      	bne.n	8001594 <PE_SubStateMachine_Generic+0x5c4>
 8001520:	9002      	str	r0, [sp, #8]
 8001522:	2003      	movs	r0, #3
 8001524:	9001      	str	r0, [sp, #4]
 8001526:	9600      	str	r6, [sp, #0]
 8001528:	ab05      	add	r3, sp, #20
 800152a:	2205      	movs	r2, #5
 800152c:	2100      	movs	r1, #0
 800152e:	0020      	movs	r0, r4
 8001530:	f000 f94d 	bl	80017ce <PE_Send_DataMessage>
 8001534:	e02f      	b.n	8001596 <PE_SubStateMachine_Generic+0x5c6>
 8001536:	ab03      	add	r3, sp, #12
 8001538:	4845      	ldr	r0, [pc, #276]	@ (8001650 <.text_73>)
 800153a:	1822      	adds	r2, r4, r0
 800153c:	2111      	movs	r1, #17
 800153e:	7c20      	ldrb	r0, [r4, #16]
 8001540:	68a7      	ldr	r7, [r4, #8]
 8001542:	697f      	ldr	r7, [r7, #20]
 8001544:	47b8      	blx	r7
 8001546:	2109      	movs	r1, #9
 8001548:	9803      	ldr	r0, [sp, #12]
 800154a:	f000 f8b3 	bl	80016b4 <PE_CheckDataSizeFromGetDataInfo>
 800154e:	2800      	cmp	r0, #0
 8001550:	d120      	bne.n	8001594 <PE_SubStateMachine_Generic+0x5c4>
 8001552:	4840      	ldr	r0, [pc, #256]	@ (8001654 <.text_74>)
 8001554:	1826      	adds	r6, r4, r0
 8001556:	7035      	strb	r5, [r6, #0]
 8001558:	7075      	strb	r5, [r6, #1]
 800155a:	7c20      	ldrb	r0, [r4, #16]
 800155c:	f7ff fd26 	bl	8000fac <PE_Get_UnchunkedSupport>
 8001560:	2800      	cmp	r0, #0
 8001562:	d103      	bne.n	800156c <PE_SubStateMachine_Generic+0x59c>
 8001564:	7870      	ldrb	r0, [r6, #1]
 8001566:	2180      	movs	r1, #128	@ 0x80
 8001568:	4301      	orrs	r1, r0
 800156a:	7071      	strb	r1, [r6, #1]
 800156c:	9502      	str	r5, [sp, #8]
 800156e:	2003      	movs	r0, #3
 8001570:	9001      	str	r0, [sp, #4]
 8001572:	9803      	ldr	r0, [sp, #12]
 8001574:	1d00      	adds	r0, r0, #4
 8001576:	b280      	uxth	r0, r0
 8001578:	9000      	str	r0, [sp, #0]
 800157a:	4837      	ldr	r0, [pc, #220]	@ (8001658 <.text_75>)
 800157c:	1823      	adds	r3, r4, r0
 800157e:	2205      	movs	r2, #5
 8001580:	2100      	movs	r1, #0
 8001582:	0020      	movs	r0, r4
 8001584:	f000 fa56 	bl	8001a34 <PE_Send_ExtendedMessage>
 8001588:	e005      	b.n	8001596 <PE_SubStateMachine_Generic+0x5c6>
 800158a:	2150      	movs	r1, #80	@ 0x50
 800158c:	7c20      	ldrb	r0, [r4, #16]
 800158e:	f7ff f8ab 	bl	80006e8 <USBPD_PE_Notification>
 8001592:	e78d      	b.n	80014b0 <PE_SubStateMachine_Generic+0x4e0>
 8001594:	7466      	strb	r6, [r4, #17]
 8001596:	9804      	ldr	r0, [sp, #16]
 8001598:	b00f      	add	sp, #60	@ 0x3c
 800159a:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800159c <PE_SubStateMachine_ReceiveDRS>:
 800159c:	b538      	push	{r3, r4, r5, lr}
 800159e:	0004      	movs	r4, r0
 80015a0:	252a      	movs	r5, #42	@ 0x2a
 80015a2:	7c20      	ldrb	r0, [r4, #16]
 80015a4:	68a1      	ldr	r1, [r4, #8]
 80015a6:	6b89      	ldr	r1, [r1, #56]	@ 0x38
 80015a8:	4788      	blx	r1
 80015aa:	280a      	cmp	r0, #10
 80015ac:	d002      	beq.n	80015b4 <PE_SubStateMachine_ReceiveDRS+0x18>
 80015ae:	280c      	cmp	r0, #12
 80015b0:	d017      	beq.n	80015e2 <PE_SubStateMachine_ReceiveDRS+0x46>
 80015b2:	e00d      	b.n	80015d0 <PE_SubStateMachine_ReceiveDRS+0x34>
 80015b4:	2000      	movs	r0, #0
 80015b6:	9000      	str	r0, [sp, #0]
 80015b8:	2303      	movs	r3, #3
 80015ba:	2203      	movs	r2, #3
 80015bc:	2100      	movs	r1, #0
 80015be:	0020      	movs	r0, r4
 80015c0:	f000 f8da 	bl	8001778 <PE_Send_CtrlMessage>
 80015c4:	2800      	cmp	r0, #0
 80015c6:	d10d      	bne.n	80015e4 <PE_SubStateMachine_ReceiveDRS+0x48>
 80015c8:	0020      	movs	r0, r4
 80015ca:	f000 f88b 	bl	80016e4 <PE_SwitchDataRole>
 80015ce:	bd31      	pop	{r0, r4, r5, pc}
 80015d0:	6860      	ldr	r0, [r4, #4]
 80015d2:	7800      	ldrb	r0, [r0, #0]
 80015d4:	0780      	lsls	r0, r0, #30
 80015d6:	0f80      	lsrs	r0, r0, #30
 80015d8:	2802      	cmp	r0, #2
 80015da:	d102      	bne.n	80015e2 <PE_SubStateMachine_ReceiveDRS+0x46>
 80015dc:	2001      	movs	r0, #1
 80015de:	7460      	strb	r0, [r4, #17]
 80015e0:	bd31      	pop	{r0, r4, r5, pc}
 80015e2:	7465      	strb	r5, [r4, #17]
 80015e4:	bd31      	pop	{r0, r4, r5, pc}

080015e6 <PE_UpdateTimer>:
 80015e6:	b510      	push	{r4, lr}
 80015e8:	0002      	movs	r2, r0
 80015ea:	2080      	movs	r0, #128	@ 0x80
 80015ec:	0200      	lsls	r0, r0, #8
 80015ee:	0454      	lsls	r4, r2, #17
 80015f0:	0c64      	lsrs	r4, r4, #17
 80015f2:	42a1      	cmp	r1, r4
 80015f4:	da00      	bge.n	80015f8 <PE_UpdateTimer+0x12>
 80015f6:	1a50      	subs	r0, r2, r1
 80015f8:	b280      	uxth	r0, r0
 80015fa:	bd10      	pop	{r4, pc}

080015fc <PE_CallHardResetCallback>:
 80015fc:	6883      	ldr	r3, [r0, #8]
 80015fe:	685b      	ldr	r3, [r3, #4]
 8001600:	2b00      	cmp	r3, #0
 8001602:	d100      	bne.n	8001606 <PE_CallHardResetCallback+0xa>
 8001604:	4770      	bx	lr
 8001606:	b580      	push	{r7, lr}
 8001608:	7c00      	ldrb	r0, [r0, #16]
 800160a:	4798      	blx	r3
 800160c:	bd01      	pop	{r0, pc}

0800160e <PE_SetPowerNegotiation>:
 800160e:	b510      	push	{r4, lr}
 8001610:	6842      	ldr	r2, [r0, #4]
 8001612:	6813      	ldr	r3, [r2, #0]
 8001614:	055c      	lsls	r4, r3, #21
 8001616:	0f64      	lsrs	r4, r4, #29
 8001618:	42a1      	cmp	r1, r4
 800161a:	d00b      	beq.n	8001634 <PE_SetPowerNegotiation+0x26>
 800161c:	4c2e      	ldr	r4, [pc, #184]	@ (80016d8 <.text_79>)
 800161e:	401c      	ands	r4, r3
 8001620:	0209      	lsls	r1, r1, #8
 8001622:	23e0      	movs	r3, #224	@ 0xe0
 8001624:	00db      	lsls	r3, r3, #3
 8001626:	400b      	ands	r3, r1
 8001628:	4323      	orrs	r3, r4
 800162a:	6013      	str	r3, [r2, #0]
 800162c:	215a      	movs	r1, #90	@ 0x5a
 800162e:	7c00      	ldrb	r0, [r0, #16]
 8001630:	f7ff f85a 	bl	80006e8 <USBPD_PE_Notification>
 8001634:	bd10      	pop	{r4, pc}

08001636 <USBPD_PE_ExecFastRoleSwapSignalling>:
 8001636:	b580      	push	{r7, lr}
 8001638:	4928      	ldr	r1, [pc, #160]	@ (80016dc <.text_80>)
 800163a:	0082      	lsls	r2, r0, #2
 800163c:	5889      	ldr	r1, [r1, r2]
 800163e:	694a      	ldr	r2, [r1, #20]
 8001640:	2380      	movs	r3, #128	@ 0x80
 8001642:	029b      	lsls	r3, r3, #10
 8001644:	4313      	orrs	r3, r2
 8001646:	614b      	str	r3, [r1, #20]
 8001648:	6889      	ldr	r1, [r1, #8]
 800164a:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 800164c:	4788      	blx	r1
 800164e:	bd01      	pop	{r0, pc}

08001650 <.text_73>:
 8001650:	00000267 	.word	0x00000267

08001654 <.text_74>:
 8001654:	00000265 	.word	0x00000265

08001658 <.text_75>:
 8001658:	00000263 	.word	0x00000263

0800165c <PE_CalculateMinTiming>:
 800165c:	0001      	movs	r1, r0
 800165e:	2000      	movs	r0, #0
 8001660:	43c0      	mvns	r0, r0
 8001662:	0c42      	lsrs	r2, r0, #17
 8001664:	8c8b      	ldrh	r3, [r1, #36]	@ 0x24
 8001666:	4213      	tst	r3, r2
 8001668:	d001      	beq.n	800166e <PE_CalculateMinTiming+0x12>
 800166a:	8c88      	ldrh	r0, [r1, #36]	@ 0x24
 800166c:	4010      	ands	r0, r2
 800166e:	8c4b      	ldrh	r3, [r1, #34]	@ 0x22
 8001670:	4213      	tst	r3, r2
 8001672:	d006      	beq.n	8001682 <PE_CalculateMinTiming+0x26>
 8001674:	8c4b      	ldrh	r3, [r1, #34]	@ 0x22
 8001676:	4013      	ands	r3, r2
 8001678:	4298      	cmp	r0, r3
 800167a:	d302      	bcc.n	8001682 <PE_CalculateMinTiming+0x26>
 800167c:	8c49      	ldrh	r1, [r1, #34]	@ 0x22
 800167e:	0010      	movs	r0, r2
 8001680:	4008      	ands	r0, r1
 8001682:	4770      	bx	lr

08001684 <PE_SetPowerNegociation>:
 8001684:	b538      	push	{r3, r4, r5, lr}
 8001686:	0005      	movs	r5, r0
 8001688:	000c      	movs	r4, r1
 800168a:	6868      	ldr	r0, [r5, #4]
 800168c:	6800      	ldr	r0, [r0, #0]
 800168e:	0540      	lsls	r0, r0, #21
 8001690:	0f40      	lsrs	r0, r0, #29
 8001692:	4284      	cmp	r4, r0
 8001694:	d003      	beq.n	800169e <PE_SetPowerNegociation+0x1a>
 8001696:	215a      	movs	r1, #90	@ 0x5a
 8001698:	7c28      	ldrb	r0, [r5, #16]
 800169a:	f7ff f825 	bl	80006e8 <USBPD_PE_Notification>
 800169e:	6868      	ldr	r0, [r5, #4]
 80016a0:	6801      	ldr	r1, [r0, #0]
 80016a2:	4a0d      	ldr	r2, [pc, #52]	@ (80016d8 <.text_79>)
 80016a4:	400a      	ands	r2, r1
 80016a6:	0221      	lsls	r1, r4, #8
 80016a8:	23e0      	movs	r3, #224	@ 0xe0
 80016aa:	00db      	lsls	r3, r3, #3
 80016ac:	400b      	ands	r3, r1
 80016ae:	4313      	orrs	r3, r2
 80016b0:	6003      	str	r3, [r0, #0]
 80016b2:	bd31      	pop	{r0, r4, r5, pc}

080016b4 <PE_CheckDataSizeFromGetDataInfo>:
 80016b4:	b51c      	push	{r2, r3, r4, lr}
 80016b6:	0002      	movs	r2, r0
 80016b8:	2000      	movs	r0, #0
 80016ba:	428a      	cmp	r2, r1
 80016bc:	d20a      	bcs.n	80016d4 <PE_CheckDataSizeFromGetDataInfo+0x20>
 80016be:	2018      	movs	r0, #24
 80016c0:	9000      	str	r0, [sp, #0]
 80016c2:	bf00      	nop
 80016c4:	a315      	add	r3, pc, #84	@ (adr r3, 800171c <.text_83>)
 80016c6:	2200      	movs	r2, #0
 80016c8:	2100      	movs	r1, #0
 80016ca:	2006      	movs	r0, #6
 80016cc:	4c04      	ldr	r4, [pc, #16]	@ (80016e0 <.text_81>)
 80016ce:	6824      	ldr	r4, [r4, #0]
 80016d0:	47a0      	blx	r4
 80016d2:	2002      	movs	r0, #2
 80016d4:	bd16      	pop	{r1, r2, r4, pc}
	...

080016d8 <.text_79>:
 80016d8:	fffff8ff 	.word	0xfffff8ff

080016dc <.text_80>:
 80016dc:	2000017c 	.word	0x2000017c

080016e0 <.text_81>:
 80016e0:	20000000 	.word	0x20000000

080016e4 <PE_SwitchDataRole>:
 80016e4:	b510      	push	{r4, lr}
 80016e6:	0004      	movs	r4, r0
 80016e8:	6860      	ldr	r0, [r4, #4]
 80016ea:	6802      	ldr	r2, [r0, #0]
 80016ec:	2101      	movs	r1, #1
 80016ee:	08d3      	lsrs	r3, r2, #3
 80016f0:	400b      	ands	r3, r1
 80016f2:	d107      	bne.n	8001704 <PE_SwitchDataRole+0x20>
 80016f4:	2308      	movs	r3, #8
 80016f6:	4313      	orrs	r3, r2
 80016f8:	6003      	str	r3, [r0, #0]
 80016fa:	7c20      	ldrb	r0, [r4, #16]
 80016fc:	f004 f93b 	bl	8005976 <USBPD_PRL_SetHeaderDataRole>
 8001700:	2125      	movs	r1, #37	@ 0x25
 8001702:	e007      	b.n	8001714 <PE_SwitchDataRole+0x30>
 8001704:	2108      	movs	r1, #8
 8001706:	438a      	bics	r2, r1
 8001708:	6002      	str	r2, [r0, #0]
 800170a:	2100      	movs	r1, #0
 800170c:	7c20      	ldrb	r0, [r4, #16]
 800170e:	f004 f932 	bl	8005976 <USBPD_PRL_SetHeaderDataRole>
 8001712:	2124      	movs	r1, #36	@ 0x24
 8001714:	7c20      	ldrb	r0, [r4, #16]
 8001716:	f7fe ffe7 	bl	80006e8 <USBPD_PE_Notification>
 800171a:	bd10      	pop	{r4, pc}

0800171c <.text_83>:
 800171c:	61746144 	.word	0x61746144
 8001720:	7a695320 	.word	0x7a695320
 8001724:	73692065 	.word	0x73692065
 8001728:	746f6e20 	.word	0x746f6e20
 800172c:	726f6320 	.word	0x726f6320
 8001730:	74636572 	.word	0x74636572
 8001734:	00          	.byte	0x00
 8001735:	00          	.byte	0x00
	...

08001738 <USBPD_PE_SetTrace>:
 8001738:	0001      	movs	r1, r0
 800173a:	d100      	bne.n	800173e <USBPD_PE_SetTrace+0x6>
 800173c:	4805      	ldr	r0, [pc, #20]	@ (8001754 <.text_5>)
 800173e:	4906      	ldr	r1, [pc, #24]	@ (8001758 <.text_6>)
 8001740:	6008      	str	r0, [r1, #0]
 8001742:	4770      	bx	lr

08001744 <USBPD_PE_CheckLIB>:
 8001744:	0001      	movs	r1, r0
 8001746:	2000      	movs	r0, #0
 8001748:	4a04      	ldr	r2, [pc, #16]	@ (800175c <.text_7>)
 800174a:	4291      	cmp	r1, r2
 800174c:	d100      	bne.n	8001750 <USBPD_PE_CheckLIB+0xc>
 800174e:	2001      	movs	r0, #1
 8001750:	4770      	bx	lr
	...

08001754 <.text_5>:
 8001754:	08001777 	.word	0x08001777

08001758 <.text_6>:
 8001758:	20000000 	.word	0x20000000

0800175c <.text_7>:
 800175c:	30410000 	.word	0x30410000

08001760 <USBPD_PE_GetMemoryConsumption>:
 8001760:	b510      	push	{r4, lr}
 8001762:	f004 f8df 	bl	8005924 <USBPD_PRL_GetMemoryConsumption>
 8001766:	0004      	movs	r4, r0
 8001768:	f7fe fedd 	bl	8000526 <USBPD_CAD_GetMemoryConsumption>
 800176c:	1820      	adds	r0, r4, r0
 800176e:	21e1      	movs	r1, #225	@ 0xe1
 8001770:	0109      	lsls	r1, r1, #4
 8001772:	1840      	adds	r0, r0, r1
 8001774:	bd10      	pop	{r4, pc}

08001776 <PE_Trace_Empty>:
 8001776:	4770      	bx	lr

08001778 <PE_Send_CtrlMessage>:
 8001778:	b5fe      	push	{r1, r2, r3, r4, r5, r6, r7, lr}
 800177a:	2501      	movs	r5, #1
 800177c:	0004      	movs	r4, r0
 800177e:	000f      	movs	r7, r1
 8001780:	0016      	movs	r6, r2
 8001782:	6860      	ldr	r0, [r4, #4]
 8001784:	6800      	ldr	r0, [r0, #0]
 8001786:	0b00      	lsrs	r0, r0, #12
 8001788:	4028      	ands	r0, r5
 800178a:	d014      	beq.n	80017b6 <PE_Send_CtrlMessage+0x3e>
 800178c:	a808      	add	r0, sp, #32
 800178e:	7800      	ldrb	r0, [r0, #0]
 8001790:	9001      	str	r0, [sp, #4]
 8001792:	2002      	movs	r0, #2
 8001794:	9000      	str	r0, [sp, #0]
 8001796:	48a2      	ldr	r0, [pc, #648]	@ (8001a20 <.text_5>)
 8001798:	1823      	adds	r3, r4, r0
 800179a:	0032      	movs	r2, r6
 800179c:	0039      	movs	r1, r7
 800179e:	7c20      	ldrb	r0, [r4, #16]
 80017a0:	f004 f938 	bl	8005a14 <USBPD_PRL_SendMessage>
 80017a4:	2803      	cmp	r0, #3
 80017a6:	d0ec      	beq.n	8001782 <PE_Send_CtrlMessage+0xa>
 80017a8:	0039      	movs	r1, r7
 80017aa:	2810      	cmp	r0, #16
 80017ac:	d00e      	beq.n	80017cc <PE_Send_CtrlMessage+0x54>
 80017ae:	2e0d      	cmp	r6, #13
 80017b0:	d104      	bne.n	80017bc <PE_Send_CtrlMessage+0x44>
 80017b2:	2201      	movs	r2, #1
 80017b4:	e003      	b.n	80017be <PE_Send_CtrlMessage+0x46>
 80017b6:	7460      	strb	r0, [r4, #17]
 80017b8:	2010      	movs	r0, #16
 80017ba:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80017bc:	2200      	movs	r2, #0
 80017be:	466b      	mov	r3, sp
 80017c0:	7a1b      	ldrb	r3, [r3, #8]
 80017c2:	9300      	str	r3, [sp, #0]
 80017c4:	0003      	movs	r3, r0
 80017c6:	0020      	movs	r0, r4
 80017c8:	f000 fc24 	bl	8002014 <PE_CheckSendMessageStatus>
 80017cc:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}

080017ce <PE_Send_DataMessage>:
 80017ce:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80017d0:	b082      	sub	sp, #8
 80017d2:	0004      	movs	r4, r0
 80017d4:	2000      	movs	r0, #0
 80017d6:	4e93      	ldr	r6, [pc, #588]	@ (8001a24 <.text_6>)
 80017d8:	e00c      	b.n	80017f4 <PE_Send_DataMessage+0x26>
 80017da:	2100      	movs	r1, #0
 80017dc:	0082      	lsls	r2, r0, #2
 80017de:	18a2      	adds	r2, r4, r2
 80017e0:	1855      	adds	r5, r2, r1
 80017e2:	681a      	ldr	r2, [r3, #0]
 80017e4:	00cf      	lsls	r7, r1, #3
 80017e6:	40fa      	lsrs	r2, r7
 80017e8:	55aa      	strb	r2, [r5, r6]
 80017ea:	1c49      	adds	r1, r1, #1
 80017ec:	2904      	cmp	r1, #4
 80017ee:	d3f5      	bcc.n	80017dc <PE_Send_DataMessage+0xe>
 80017f0:	1d1b      	adds	r3, r3, #4
 80017f2:	1c40      	adds	r0, r0, #1
 80017f4:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80017f6:	4288      	cmp	r0, r1
 80017f8:	d3ef      	bcc.n	80017da <PE_Send_DataMessage+0xc>
 80017fa:	6860      	ldr	r0, [r4, #4]
 80017fc:	6800      	ldr	r0, [r0, #0]
 80017fe:	04c1      	lsls	r1, r0, #19
 8001800:	0fc9      	lsrs	r1, r1, #31
 8001802:	d01f      	beq.n	8001844 <PE_Send_DataMessage+0x76>
 8001804:	a80c      	add	r0, sp, #48	@ 0x30
 8001806:	7800      	ldrb	r0, [r0, #0]
 8001808:	9001      	str	r0, [sp, #4]
 800180a:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800180c:	0080      	lsls	r0, r0, #2
 800180e:	1c80      	adds	r0, r0, #2
 8001810:	b280      	uxth	r0, r0
 8001812:	9000      	str	r0, [sp, #0]
 8001814:	1eb0      	subs	r0, r6, #2
 8001816:	1823      	adds	r3, r4, r0
 8001818:	4668      	mov	r0, sp
 800181a:	7c02      	ldrb	r2, [r0, #16]
 800181c:	7b01      	ldrb	r1, [r0, #12]
 800181e:	7c20      	ldrb	r0, [r4, #16]
 8001820:	f004 f8f8 	bl	8005a14 <USBPD_PRL_SendMessage>
 8001824:	2803      	cmp	r0, #3
 8001826:	d0e8      	beq.n	80017fa <PE_Send_DataMessage+0x2c>
 8001828:	4669      	mov	r1, sp
 800182a:	7b09      	ldrb	r1, [r1, #12]
 800182c:	2810      	cmp	r0, #16
 800182e:	d007      	beq.n	8001840 <PE_Send_DataMessage+0x72>
 8001830:	aa0b      	add	r2, sp, #44	@ 0x2c
 8001832:	7812      	ldrb	r2, [r2, #0]
 8001834:	9200      	str	r2, [sp, #0]
 8001836:	0003      	movs	r3, r0
 8001838:	2200      	movs	r2, #0
 800183a:	0020      	movs	r0, r4
 800183c:	f000 fbea 	bl	8002014 <PE_CheckSendMessageStatus>
 8001840:	b005      	add	sp, #20
 8001842:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001844:	2010      	movs	r0, #16
 8001846:	e7fb      	b.n	8001840 <PE_Send_DataMessage+0x72>

08001848 <PE_Check_ExtendedMessage>:
 8001848:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800184a:	0004      	movs	r4, r0
 800184c:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
 800184e:	7881      	ldrb	r1, [r0, #2]
 8001850:	78c0      	ldrb	r0, [r0, #3]
 8001852:	0200      	lsls	r0, r0, #8
 8001854:	1808      	adds	r0, r1, r0
 8001856:	4974      	ldr	r1, [pc, #464]	@ (8001a28 <.text_7>)
 8001858:	1861      	adds	r1, r4, r1
 800185a:	8008      	strh	r0, [r1, #0]
 800185c:	2234      	movs	r2, #52	@ 0x34
 800185e:	5ca2      	ldrb	r2, [r4, r2]
 8001860:	06d2      	lsls	r2, r2, #27
 8001862:	0ed2      	lsrs	r2, r2, #27
 8001864:	708a      	strb	r2, [r1, #2]
 8001866:	2501      	movs	r5, #1
 8001868:	0403      	lsls	r3, r0, #16
 800186a:	0e9b      	lsrs	r3, r3, #26
 800186c:	2201      	movs	r2, #1
 800186e:	401a      	ands	r2, r3
 8001870:	0403      	lsls	r3, r0, #16
 8001872:	0edb      	lsrs	r3, r3, #27
 8001874:	071b      	lsls	r3, r3, #28
 8001876:	d003      	beq.n	8001880 <PE_Check_ExtendedMessage+0x38>
 8001878:	0013      	movs	r3, r2
 800187a:	d001      	beq.n	8001880 <PE_Check_ExtendedMessage+0x38>
 800187c:	2034      	movs	r0, #52	@ 0x34
 800187e:	e09e      	b.n	80019be <PE_Check_ExtendedMessage+0x176>
 8001880:	05c6      	lsls	r6, r0, #23
 8001882:	0df6      	lsrs	r6, r6, #23
 8001884:	2300      	movs	r3, #0
 8001886:	0407      	lsls	r7, r0, #16
 8001888:	0fff      	lsrs	r7, r7, #31
 800188a:	d10d      	bne.n	80018a8 <PE_Check_ExtendedMessage+0x60>
 800188c:	4867      	ldr	r0, [pc, #412]	@ (8001a2c <.text_8>)
 800188e:	5226      	strh	r6, [r4, r0]
 8001890:	4866      	ldr	r0, [pc, #408]	@ (8001a2c <.text_8>)
 8001892:	5a20      	ldrh	r0, [r4, r0]
 8001894:	4283      	cmp	r3, r0
 8001896:	d21b      	bcs.n	80018d0 <PE_Check_ExtendedMessage+0x88>
 8001898:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
 800189a:	1d00      	adds	r0, r0, #4
 800189c:	5cc0      	ldrb	r0, [r0, r3]
 800189e:	4a64      	ldr	r2, [pc, #400]	@ (8001a30 <.text_9>)
 80018a0:	18a2      	adds	r2, r4, r2
 80018a2:	54d0      	strb	r0, [r2, r3]
 80018a4:	1c5b      	adds	r3, r3, #1
 80018a6:	e7f3      	b.n	8001890 <PE_Check_ExtendedMessage+0x48>
 80018a8:	27f8      	movs	r7, #248	@ 0xf8
 80018aa:	01ff      	lsls	r7, r7, #7
 80018ac:	4007      	ands	r7, r0
 80018ae:	d106      	bne.n	80018be <PE_Check_ExtendedMessage+0x76>
 80018b0:	8ea0      	ldrh	r0, [r4, #52]	@ 0x34
 80018b2:	0440      	lsls	r0, r0, #17
 80018b4:	0f40      	lsrs	r0, r0, #29
 80018b6:	2807      	cmp	r0, #7
 80018b8:	d30a      	bcc.n	80018d0 <PE_Check_ExtendedMessage+0x88>
 80018ba:	2e1a      	cmp	r6, #26
 80018bc:	d908      	bls.n	80018d0 <PE_Check_ExtendedMessage+0x88>
 80018be:	2a00      	cmp	r2, #0
 80018c0:	d106      	bne.n	80018d0 <PE_Check_ExtendedMessage+0x88>
 80018c2:	485a      	ldr	r0, [pc, #360]	@ (8001a2c <.text_8>)
 80018c4:	5a20      	ldrh	r0, [r4, r0]
 80018c6:	42b0      	cmp	r0, r6
 80018c8:	d202      	bcs.n	80018d0 <PE_Check_ExtendedMessage+0x88>
 80018ca:	83e3      	strh	r3, [r4, #30]
 80018cc:	2037      	movs	r0, #55	@ 0x37
 80018ce:	e076      	b.n	80019be <PE_Check_ExtendedMessage+0x176>
 80018d0:	7889      	ldrb	r1, [r1, #2]
 80018d2:	2603      	movs	r6, #3
 80018d4:	7f22      	ldrb	r2, [r4, #28]
 80018d6:	2a00      	cmp	r2, #0
 80018d8:	d039      	beq.n	800194e <PE_Check_ExtendedMessage+0x106>
 80018da:	2901      	cmp	r1, #1
 80018dc:	d008      	beq.n	80018f0 <PE_Check_ExtendedMessage+0xa8>
 80018de:	2902      	cmp	r1, #2
 80018e0:	d01c      	beq.n	800191c <PE_Check_ExtendedMessage+0xd4>
 80018e2:	2905      	cmp	r1, #5
 80018e4:	d02a      	beq.n	800193c <PE_Check_ExtendedMessage+0xf4>
 80018e6:	2907      	cmp	r1, #7
 80018e8:	d023      	beq.n	8001932 <PE_Check_ExtendedMessage+0xea>
 80018ea:	290f      	cmp	r1, #15
 80018ec:	d00b      	beq.n	8001906 <PE_Check_ExtendedMessage+0xbe>
 80018ee:	e094      	b.n	8001a1a <PE_Check_ExtendedMessage+0x1d2>
 80018f0:	2319      	movs	r3, #25
 80018f2:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
 80018f4:	1d02      	adds	r2, r0, #4
 80018f6:	2108      	movs	r1, #8
 80018f8:	7c20      	ldrb	r0, [r4, #16]
 80018fa:	68a7      	ldr	r7, [r4, #8]
 80018fc:	69bf      	ldr	r7, [r7, #24]
 80018fe:	47b8      	blx	r7
 8001900:	7466      	strb	r6, [r4, #17]
 8001902:	2147      	movs	r1, #71	@ 0x47
 8001904:	e014      	b.n	8001930 <PE_Check_ExtendedMessage+0xe8>
 8001906:	2318      	movs	r3, #24
 8001908:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
 800190a:	1d02      	adds	r2, r0, #4
 800190c:	2113      	movs	r1, #19
 800190e:	7c20      	ldrb	r0, [r4, #16]
 8001910:	68a7      	ldr	r7, [r4, #8]
 8001912:	69bf      	ldr	r7, [r7, #24]
 8001914:	47b8      	blx	r7
 8001916:	7466      	strb	r6, [r4, #17]
 8001918:	2162      	movs	r1, #98	@ 0x62
 800191a:	e009      	b.n	8001930 <PE_Check_ExtendedMessage+0xe8>
 800191c:	2307      	movs	r3, #7
 800191e:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
 8001920:	1d02      	adds	r2, r0, #4
 8001922:	2109      	movs	r1, #9
 8001924:	7c20      	ldrb	r0, [r4, #16]
 8001926:	68a7      	ldr	r7, [r4, #8]
 8001928:	69bf      	ldr	r7, [r7, #24]
 800192a:	47b8      	blx	r7
 800192c:	7466      	strb	r6, [r4, #17]
 800192e:	214e      	movs	r1, #78	@ 0x4e
 8001930:	e2c7      	b.n	8001ec2 <.text_21>
 8001932:	231a      	movs	r3, #26
 8001934:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
 8001936:	1d02      	adds	r2, r0, #4
 8001938:	210d      	movs	r1, #13
 800193a:	e003      	b.n	8001944 <PE_Check_ExtendedMessage+0xfc>
 800193c:	2309      	movs	r3, #9
 800193e:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
 8001940:	1d02      	adds	r2, r0, #4
 8001942:	2111      	movs	r1, #17
 8001944:	7c20      	ldrb	r0, [r4, #16]
 8001946:	68a7      	ldr	r7, [r4, #8]
 8001948:	69bf      	ldr	r7, [r7, #24]
 800194a:	47b8      	blx	r7
 800194c:	e063      	b.n	8001a16 <PE_Check_ExtendedMessage+0x1ce>
 800194e:	1ec8      	subs	r0, r1, #3
 8001950:	2808      	cmp	r0, #8
 8001952:	d862      	bhi.n	8001a1a <PE_Check_ExtendedMessage+0x1d2>
 8001954:	a201      	add	r2, pc, #4	@ (adr r2, 800195c <PE_Check_ExtendedMessage+0x114>)
 8001956:	5c12      	ldrb	r2, [r2, r0]
 8001958:	4497      	add	pc, r2
 800195a:	bf00      	nop
 800195c:	46be280a 	.word	0x46be280a
 8001960:	669884be 	.word	0x669884be
 8001964:	006e      	.short	0x006e
 8001966:	6820      	ldr	r0, [r4, #0]
 8001968:	8900      	ldrh	r0, [r0, #8]
 800196a:	0b00      	lsrs	r0, r0, #12
 800196c:	4228      	tst	r0, r5
 800196e:	d054      	beq.n	8001a1a <PE_Check_ExtendedMessage+0x1d2>
 8001970:	2301      	movs	r3, #1
 8001972:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
 8001974:	1d02      	adds	r2, r0, #4
 8001976:	2110      	movs	r1, #16
 8001978:	7c20      	ldrb	r0, [r4, #16]
 800197a:	68a5      	ldr	r5, [r4, #8]
 800197c:	69ad      	ldr	r5, [r5, #24]
 800197e:	47a8      	blx	r5
 8001980:	203a      	movs	r0, #58	@ 0x3a
 8001982:	e01c      	b.n	80019be <PE_Check_ExtendedMessage+0x176>
 8001984:	6820      	ldr	r0, [r4, #0]
 8001986:	8900      	ldrh	r0, [r0, #8]
 8001988:	0b00      	lsrs	r0, r0, #12
 800198a:	4228      	tst	r0, r5
 800198c:	d045      	beq.n	8001a1a <PE_Check_ExtendedMessage+0x1d2>
 800198e:	2301      	movs	r3, #1
 8001990:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
 8001992:	1d02      	adds	r2, r0, #4
 8001994:	210e      	movs	r1, #14
 8001996:	7c20      	ldrb	r0, [r4, #16]
 8001998:	68a5      	ldr	r5, [r4, #8]
 800199a:	69ad      	ldr	r5, [r5, #24]
 800199c:	47a8      	blx	r5
 800199e:	203b      	movs	r0, #59	@ 0x3b
 80019a0:	e00d      	b.n	80019be <PE_Check_ExtendedMessage+0x176>
 80019a2:	6820      	ldr	r0, [r4, #0]
 80019a4:	8900      	ldrh	r0, [r0, #8]
 80019a6:	0980      	lsrs	r0, r0, #6
 80019a8:	4228      	tst	r0, r5
 80019aa:	d036      	beq.n	8001a1a <PE_Check_ExtendedMessage+0x1d2>
 80019ac:	2302      	movs	r3, #2
 80019ae:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
 80019b0:	1d02      	adds	r2, r0, #4
 80019b2:	210c      	movs	r1, #12
 80019b4:	7c20      	ldrb	r0, [r4, #16]
 80019b6:	68a5      	ldr	r5, [r4, #8]
 80019b8:	69ad      	ldr	r5, [r5, #24]
 80019ba:	47a8      	blx	r5
 80019bc:	203c      	movs	r0, #60	@ 0x3c
 80019be:	7460      	strb	r0, [r4, #17]
 80019c0:	bdf1      	pop	{r0, r4, r5, r6, r7, pc}
 80019c2:	6820      	ldr	r0, [r4, #0]
 80019c4:	8900      	ldrh	r0, [r0, #8]
 80019c6:	0a80      	lsrs	r0, r0, #10
 80019c8:	e00d      	b.n	80019e6 <PE_Check_ExtendedMessage+0x19e>
 80019ca:	68a0      	ldr	r0, [r4, #8]
 80019cc:	6905      	ldr	r5, [r0, #16]
 80019ce:	2d00      	cmp	r5, #0
 80019d0:	d024      	beq.n	8001a1c <PE_Check_ExtendedMessage+0x1d4>
 80019d2:	4816      	ldr	r0, [pc, #88]	@ (8001a2c <.text_8>)
 80019d4:	5a23      	ldrh	r3, [r4, r0]
 80019d6:	4816      	ldr	r0, [pc, #88]	@ (8001a30 <.text_9>)
 80019d8:	1822      	adds	r2, r4, r0
 80019da:	7c20      	ldrb	r0, [r4, #16]
 80019dc:	47a8      	blx	r5
 80019de:	bdf1      	pop	{r0, r4, r5, r6, r7, pc}
 80019e0:	6820      	ldr	r0, [r4, #0]
 80019e2:	8900      	ldrh	r0, [r0, #8]
 80019e4:	0a40      	lsrs	r0, r0, #9
 80019e6:	4228      	tst	r0, r5
 80019e8:	d017      	beq.n	8001a1a <PE_Check_ExtendedMessage+0x1d2>
 80019ea:	68a0      	ldr	r0, [r4, #8]
 80019ec:	6900      	ldr	r0, [r0, #16]
 80019ee:	2800      	cmp	r0, #0
 80019f0:	d109      	bne.n	8001a06 <PE_Check_ExtendedMessage+0x1be>
 80019f2:	e012      	b.n	8001a1a <PE_Check_ExtendedMessage+0x1d2>
 80019f4:	6820      	ldr	r0, [r4, #0]
 80019f6:	8900      	ldrh	r0, [r0, #8]
 80019f8:	0a40      	lsrs	r0, r0, #9
 80019fa:	4228      	tst	r0, r5
 80019fc:	d00e      	beq.n	8001a1c <PE_Check_ExtendedMessage+0x1d4>
 80019fe:	68a0      	ldr	r0, [r4, #8]
 8001a00:	6900      	ldr	r0, [r0, #16]
 8001a02:	2800      	cmp	r0, #0
 8001a04:	d00a      	beq.n	8001a1c <PE_Check_ExtendedMessage+0x1d4>
 8001a06:	4809      	ldr	r0, [pc, #36]	@ (8001a2c <.text_8>)
 8001a08:	5a23      	ldrh	r3, [r4, r0]
 8001a0a:	4809      	ldr	r0, [pc, #36]	@ (8001a30 <.text_9>)
 8001a0c:	1822      	adds	r2, r4, r0
 8001a0e:	7c20      	ldrb	r0, [r4, #16]
 8001a10:	68a5      	ldr	r5, [r4, #8]
 8001a12:	692d      	ldr	r5, [r5, #16]
 8001a14:	47a8      	blx	r5
 8001a16:	7466      	strb	r6, [r4, #17]
 8001a18:	bdf1      	pop	{r0, r4, r5, r6, r7, pc}
 8001a1a:	7465      	strb	r5, [r4, #17]
 8001a1c:	bdf1      	pop	{r0, r4, r5, r6, r7, pc}
	...

08001a20 <.text_5>:
 8001a20:	00000263 	.word	0x00000263

08001a24 <.text_6>:
 8001a24:	00000265 	.word	0x00000265

08001a28 <.text_7>:
 8001a28:	0000025a 	.word	0x0000025a

08001a2c <.text_8>:
 8001a2c:	0000048e 	.word	0x0000048e

08001a30 <.text_9>:
 8001a30:	00000281 	.word	0x00000281

08001a34 <PE_Send_ExtendedMessage>:
 8001a34:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001a36:	b084      	sub	sp, #16
 8001a38:	9f0a      	ldr	r7, [sp, #40]	@ 0x28
 8001a3a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8001a3c:	0004      	movs	r4, r0
 8001a3e:	000d      	movs	r5, r1
 8001a40:	4668      	mov	r0, sp
 8001a42:	7202      	strb	r2, [r0, #8]
 8001a44:	9303      	str	r3, [sp, #12]
 8001a46:	6860      	ldr	r0, [r4, #4]
 8001a48:	6800      	ldr	r0, [r0, #0]
 8001a4a:	04c1      	lsls	r1, r0, #19
 8001a4c:	0fc9      	lsrs	r1, r1, #31
 8001a4e:	d019      	beq.n	8001a84 <PE_Send_ExtendedMessage+0x50>
 8001a50:	9601      	str	r6, [sp, #4]
 8001a52:	9700      	str	r7, [sp, #0]
 8001a54:	9b03      	ldr	r3, [sp, #12]
 8001a56:	4668      	mov	r0, sp
 8001a58:	7a00      	ldrb	r0, [r0, #8]
 8001a5a:	2280      	movs	r2, #128	@ 0x80
 8001a5c:	4302      	orrs	r2, r0
 8001a5e:	0029      	movs	r1, r5
 8001a60:	7c20      	ldrb	r0, [r4, #16]
 8001a62:	f003 ffd7 	bl	8005a14 <USBPD_PRL_SendMessage>
 8001a66:	2803      	cmp	r0, #3
 8001a68:	d0ed      	beq.n	8001a46 <PE_Send_ExtendedMessage+0x12>
 8001a6a:	0029      	movs	r1, r5
 8001a6c:	2810      	cmp	r0, #16
 8001a6e:	d007      	beq.n	8001a80 <PE_Send_ExtendedMessage+0x4c>
 8001a70:	aa0b      	add	r2, sp, #44	@ 0x2c
 8001a72:	7812      	ldrb	r2, [r2, #0]
 8001a74:	9200      	str	r2, [sp, #0]
 8001a76:	0003      	movs	r3, r0
 8001a78:	2200      	movs	r2, #0
 8001a7a:	0020      	movs	r0, r4
 8001a7c:	f000 faca 	bl	8002014 <PE_CheckSendMessageStatus>
 8001a80:	b005      	add	sp, #20
 8001a82:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001a84:	2011      	movs	r0, #17
 8001a86:	7460      	strb	r0, [r4, #17]
 8001a88:	2010      	movs	r0, #16
 8001a8a:	e7f9      	b.n	8001a80 <PE_Send_ExtendedMessage+0x4c>

08001a8c <PE_SubStateMachine_ExtendedMessages>:
 8001a8c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001a8e:	b085      	sub	sp, #20
 8001a90:	0004      	movs	r4, r0
 8001a92:	2702      	movs	r7, #2
 8001a94:	4889      	ldr	r0, [pc, #548]	@ (8001cbc <.text_12>)
 8001a96:	1820      	adds	r0, r4, r0
 8001a98:	9000      	str	r0, [sp, #0]
 8001a9a:	2039      	movs	r0, #57	@ 0x39
 8001a9c:	2180      	movs	r1, #128	@ 0x80
 8001a9e:	466a      	mov	r2, sp
 8001aa0:	7211      	strb	r1, [r2, #8]
 8001aa2:	4a87      	ldr	r2, [pc, #540]	@ (8001cc0 <.text_13>)
 8001aa4:	2500      	movs	r5, #0
 8001aa6:	2603      	movs	r6, #3
 8001aa8:	7c63      	ldrb	r3, [r4, #17]
 8001aaa:	2b31      	cmp	r3, #49	@ 0x31
 8001aac:	d010      	beq.n	8001ad0 <PE_SubStateMachine_ExtendedMessages+0x44>
 8001aae:	2b33      	cmp	r3, #51	@ 0x33
 8001ab0:	d075      	beq.n	8001b9e <PE_SubStateMachine_ExtendedMessages+0x112>
 8001ab2:	2b34      	cmp	r3, #52	@ 0x34
 8001ab4:	d07c      	beq.n	8001bb0 <PE_SubStateMachine_ExtendedMessages+0x124>
 8001ab6:	2b35      	cmp	r3, #53	@ 0x35
 8001ab8:	d100      	bne.n	8001abc <PE_SubStateMachine_ExtendedMessages+0x30>
 8001aba:	e0a8      	b.n	8001c0e <PE_SubStateMachine_ExtendedMessages+0x182>
 8001abc:	2b36      	cmp	r3, #54	@ 0x36
 8001abe:	d100      	bne.n	8001ac2 <PE_SubStateMachine_ExtendedMessages+0x36>
 8001ac0:	e0be      	b.n	8001c40 <PE_SubStateMachine_ExtendedMessages+0x1b4>
 8001ac2:	2b37      	cmp	r3, #55	@ 0x37
 8001ac4:	d100      	bne.n	8001ac8 <PE_SubStateMachine_ExtendedMessages+0x3c>
 8001ac6:	e0be      	b.n	8001c46 <PE_SubStateMachine_ExtendedMessages+0x1ba>
 8001ac8:	2b38      	cmp	r3, #56	@ 0x38
 8001aca:	d100      	bne.n	8001ace <PE_SubStateMachine_ExtendedMessages+0x42>
 8001acc:	e0ef      	b.n	8001cae <PE_SubStateMachine_ExtendedMessages+0x222>
 8001ace:	e0f2      	b.n	8001cb6 <PE_SubStateMachine_ExtendedMessages+0x22a>
 8001ad0:	487c      	ldr	r0, [pc, #496]	@ (8001cc4 <.text_14>)
 8001ad2:	1820      	adds	r0, r4, r0
 8001ad4:	9004      	str	r0, [sp, #16]
 8001ad6:	4669      	mov	r1, sp
 8001ad8:	730d      	strb	r5, [r1, #12]
 8001ada:	497b      	ldr	r1, [pc, #492]	@ (8001cc8 <.text_15>)
 8001adc:	5265      	strh	r5, [r4, r1]
 8001ade:	7c20      	ldrb	r0, [r4, #16]
 8001ae0:	f7ff fa64 	bl	8000fac <PE_Get_UnchunkedSupport>
 8001ae4:	2801      	cmp	r0, #1
 8001ae6:	d107      	bne.n	8001af8 <PE_SubStateMachine_ExtendedMessages+0x6c>
 8001ae8:	4878      	ldr	r0, [pc, #480]	@ (8001ccc <.text_16>)
 8001aea:	1820      	adds	r0, r4, r0
 8001aec:	7005      	strb	r5, [r0, #0]
 8001aee:	7045      	strb	r5, [r0, #1]
 8001af0:	4877      	ldr	r0, [pc, #476]	@ (8001cd0 <.text_17>)
 8001af2:	1820      	adds	r0, r4, r0
 8001af4:	9004      	str	r0, [sp, #16]
 8001af6:	e028      	b.n	8001b4a <PE_SubStateMachine_ExtendedMessages+0xbe>
 8001af8:	4976      	ldr	r1, [pc, #472]	@ (8001cd4 <.text_18>)
 8001afa:	1861      	adds	r1, r4, r1
 8001afc:	72cd      	strb	r5, [r1, #11]
 8001afe:	4975      	ldr	r1, [pc, #468]	@ (8001cd4 <.text_18>)
 8001b00:	1861      	adds	r1, r4, r1
 8001b02:	730d      	strb	r5, [r1, #12]
 8001b04:	7c20      	ldrb	r0, [r4, #16]
 8001b06:	f7ff fa51 	bl	8000fac <PE_Get_UnchunkedSupport>
 8001b0a:	2800      	cmp	r0, #0
 8001b0c:	d106      	bne.n	8001b1c <PE_SubStateMachine_ExtendedMessages+0x90>
 8001b0e:	4871      	ldr	r0, [pc, #452]	@ (8001cd4 <.text_18>)
 8001b10:	1820      	adds	r0, r4, r0
 8001b12:	7b01      	ldrb	r1, [r0, #12]
 8001b14:	466a      	mov	r2, sp
 8001b16:	7a12      	ldrb	r2, [r2, #8]
 8001b18:	430a      	orrs	r2, r1
 8001b1a:	7302      	strb	r2, [r0, #12]
 8001b1c:	486a      	ldr	r0, [pc, #424]	@ (8001cc8 <.text_15>)
 8001b1e:	1820      	adds	r0, r4, r0
 8001b20:	8841      	ldrh	r1, [r0, #2]
 8001b22:	291b      	cmp	r1, #27
 8001b24:	d30e      	bcc.n	8001b44 <PE_SubStateMachine_ExtendedMessages+0xb8>
 8001b26:	486a      	ldr	r0, [pc, #424]	@ (8001cd0 <.text_17>)
 8001b28:	1820      	adds	r0, r4, r0
 8001b2a:	5d40      	ldrb	r0, [r0, r5]
 8001b2c:	9900      	ldr	r1, [sp, #0]
 8001b2e:	5548      	strb	r0, [r1, r5]
 8001b30:	1c6d      	adds	r5, r5, #1
 8001b32:	2d1a      	cmp	r5, #26
 8001b34:	d209      	bcs.n	8001b4a <PE_SubStateMachine_ExtendedMessages+0xbe>
 8001b36:	e7f6      	b.n	8001b26 <PE_SubStateMachine_ExtendedMessages+0x9a>
 8001b38:	4965      	ldr	r1, [pc, #404]	@ (8001cd0 <.text_17>)
 8001b3a:	1861      	adds	r1, r4, r1
 8001b3c:	5d49      	ldrb	r1, [r1, r5]
 8001b3e:	9a00      	ldr	r2, [sp, #0]
 8001b40:	5551      	strb	r1, [r2, r5]
 8001b42:	1c6d      	adds	r5, r5, #1
 8001b44:	8841      	ldrh	r1, [r0, #2]
 8001b46:	428d      	cmp	r5, r1
 8001b48:	d3f6      	bcc.n	8001b38 <PE_SubStateMachine_ExtendedMessages+0xac>
 8001b4a:	2001      	movs	r0, #1
 8001b4c:	6961      	ldr	r1, [r4, #20]
 8001b4e:	0949      	lsrs	r1, r1, #5
 8001b50:	4001      	ands	r1, r0
 8001b52:	d00a      	beq.n	8001b6a <PE_SubStateMachine_ExtendedMessages+0xde>
 8001b54:	6861      	ldr	r1, [r4, #4]
 8001b56:	6809      	ldr	r1, [r1, #0]
 8001b58:	0889      	lsrs	r1, r1, #2
 8001b5a:	4001      	ands	r1, r0
 8001b5c:	d002      	beq.n	8001b64 <PE_SubStateMachine_ExtendedMessages+0xd8>
 8001b5e:	4669      	mov	r1, sp
 8001b60:	7308      	strb	r0, [r1, #12]
 8001b62:	e001      	b.n	8001b68 <PE_SubStateMachine_ExtendedMessages+0xdc>
 8001b64:	4669      	mov	r1, sp
 8001b66:	730f      	strb	r7, [r1, #12]
 8001b68:	2633      	movs	r6, #51	@ 0x33
 8001b6a:	4668      	mov	r0, sp
 8001b6c:	7b00      	ldrb	r0, [r0, #12]
 8001b6e:	9002      	str	r0, [sp, #8]
 8001b70:	9601      	str	r6, [sp, #4]
 8001b72:	4855      	ldr	r0, [pc, #340]	@ (8001cc8 <.text_15>)
 8001b74:	1820      	adds	r0, r4, r0
 8001b76:	8840      	ldrh	r0, [r0, #2]
 8001b78:	1d00      	adds	r0, r0, #4
 8001b7a:	b280      	uxth	r0, r0
 8001b7c:	9000      	str	r0, [sp, #0]
 8001b7e:	9b04      	ldr	r3, [sp, #16]
 8001b80:	4854      	ldr	r0, [pc, #336]	@ (8001cd4 <.text_18>)
 8001b82:	1820      	adds	r0, r4, r0
 8001b84:	78c2      	ldrb	r2, [r0, #3]
 8001b86:	2033      	movs	r0, #51	@ 0x33
 8001b88:	5c21      	ldrb	r1, [r4, r0]
 8001b8a:	0020      	movs	r0, r4
 8001b8c:	f7ff ff52 	bl	8001a34 <PE_Send_ExtendedMessage>
 8001b90:	2800      	cmp	r0, #0
 8001b92:	d103      	bne.n	8001b9c <PE_SubStateMachine_ExtendedMessages+0x110>
 8001b94:	484f      	ldr	r0, [pc, #316]	@ (8001cd4 <.text_18>)
 8001b96:	1820      	adds	r0, r4, r0
 8001b98:	7940      	ldrb	r0, [r0, #5]
 8001b9a:	7720      	strb	r0, [r4, #28]
 8001b9c:	e08b      	b.n	8001cb6 <PE_SubStateMachine_ExtendedMessages+0x22a>
 8001b9e:	83e2      	strh	r2, [r4, #30]
 8001ba0:	271b      	movs	r7, #27
 8001ba2:	494c      	ldr	r1, [pc, #304]	@ (8001cd4 <.text_18>)
 8001ba4:	1861      	adds	r1, r4, r1
 8001ba6:	78c9      	ldrb	r1, [r1, #3]
 8001ba8:	2904      	cmp	r1, #4
 8001baa:	d151      	bne.n	8001c50 <PE_SubStateMachine_ExtendedMessages+0x1c4>
 8001bac:	2074      	movs	r0, #116	@ 0x74
 8001bae:	e04f      	b.n	8001c50 <PE_SubStateMachine_ExtendedMessages+0x1c4>
 8001bb0:	4848      	ldr	r0, [pc, #288]	@ (8001cd4 <.text_18>)
 8001bb2:	5a20      	ldrh	r0, [r4, r0]
 8001bb4:	0440      	lsls	r0, r0, #17
 8001bb6:	0f02      	lsrs	r2, r0, #28
 8001bb8:	211a      	movs	r1, #26
 8001bba:	4351      	muls	r1, r2
 8001bbc:	4842      	ldr	r0, [pc, #264]	@ (8001cc8 <.text_15>)
 8001bbe:	1820      	adds	r0, r4, r0
 8001bc0:	8843      	ldrh	r3, [r0, #2]
 8001bc2:	4299      	cmp	r1, r3
 8001bc4:	da01      	bge.n	8001bca <PE_SubStateMachine_ExtendedMessages+0x13e>
 8001bc6:	2a0a      	cmp	r2, #10
 8001bc8:	d301      	bcc.n	8001bce <PE_SubStateMachine_ExtendedMessages+0x142>
 8001bca:	7466      	strb	r6, [r4, #17]
 8001bcc:	e01d      	b.n	8001c0a <PE_SubStateMachine_ExtendedMessages+0x17e>
 8001bce:	1a5a      	subs	r2, r3, r1
 8001bd0:	2a1a      	cmp	r2, #26
 8001bd2:	d202      	bcs.n	8001bda <PE_SubStateMachine_ExtendedMessages+0x14e>
 8001bd4:	1a5b      	subs	r3, r3, r1
 8001bd6:	b2db      	uxtb	r3, r3
 8001bd8:	e000      	b.n	8001bdc <PE_SubStateMachine_ExtendedMessages+0x150>
 8001bda:	231a      	movs	r3, #26
 8001bdc:	2200      	movs	r2, #0
 8001bde:	e006      	b.n	8001bee <PE_SubStateMachine_ExtendedMessages+0x162>
 8001be0:	4e3b      	ldr	r6, [pc, #236]	@ (8001cd0 <.text_17>)
 8001be2:	19a6      	adds	r6, r4, r6
 8001be4:	188f      	adds	r7, r1, r2
 8001be6:	5df6      	ldrb	r6, [r6, r7]
 8001be8:	9f00      	ldr	r7, [sp, #0]
 8001bea:	54be      	strb	r6, [r7, r2]
 8001bec:	1c52      	adds	r2, r2, #1
 8001bee:	429a      	cmp	r2, r3
 8001bf0:	d3f6      	bcc.n	8001be0 <PE_SubStateMachine_ExtendedMessages+0x154>
 8001bf2:	4934      	ldr	r1, [pc, #208]	@ (8001cc4 <.text_14>)
 8001bf4:	1863      	adds	r3, r4, r1
 8001bf6:	8842      	ldrh	r2, [r0, #2]
 8001bf8:	4836      	ldr	r0, [pc, #216]	@ (8001cd4 <.text_18>)
 8001bfa:	5a20      	ldrh	r0, [r4, r0]
 8001bfc:	0440      	lsls	r0, r0, #17
 8001bfe:	0f01      	lsrs	r1, r0, #28
 8001c00:	7c20      	ldrb	r0, [r4, #16]
 8001c02:	f004 fba8 	bl	8006356 <USBPD_PRL_PrepareExtendedTxChunkSending>
 8001c06:	2035      	movs	r0, #53	@ 0x35
 8001c08:	7460      	strb	r0, [r4, #17]
 8001c0a:	2700      	movs	r7, #0
 8001c0c:	e053      	b.n	8001cb6 <PE_SubStateMachine_ExtendedMessages+0x22a>
 8001c0e:	6960      	ldr	r0, [r4, #20]
 8001c10:	0681      	lsls	r1, r0, #26
 8001c12:	0fc9      	lsrs	r1, r1, #31
 8001c14:	d001      	beq.n	8001c1a <PE_SubStateMachine_ExtendedMessages+0x18e>
 8001c16:	2036      	movs	r0, #54	@ 0x36
 8001c18:	e000      	b.n	8001c1c <PE_SubStateMachine_ExtendedMessages+0x190>
 8001c1a:	2003      	movs	r0, #3
 8001c1c:	492a      	ldr	r1, [pc, #168]	@ (8001cc8 <.text_15>)
 8001c1e:	1866      	adds	r6, r4, r1
 8001c20:	9502      	str	r5, [sp, #8]
 8001c22:	9001      	str	r0, [sp, #4]
 8001c24:	8870      	ldrh	r0, [r6, #2]
 8001c26:	9000      	str	r0, [sp, #0]
 8001c28:	4826      	ldr	r0, [pc, #152]	@ (8001cc4 <.text_14>)
 8001c2a:	1823      	adds	r3, r4, r0
 8001c2c:	3809      	subs	r0, #9
 8001c2e:	1820      	adds	r0, r4, r0
 8001c30:	78c2      	ldrb	r2, [r0, #3]
 8001c32:	2030      	movs	r0, #48	@ 0x30
 8001c34:	5c21      	ldrb	r1, [r4, r0]
 8001c36:	0020      	movs	r0, r4
 8001c38:	f7ff fefc 	bl	8001a34 <PE_Send_ExtendedMessage>
 8001c3c:	8035      	strh	r5, [r6, #0]
 8001c3e:	e03a      	b.n	8001cb6 <PE_SubStateMachine_ExtendedMessages+0x22a>
 8001c40:	83e2      	strh	r2, [r4, #30]
 8001c42:	271b      	movs	r7, #27
 8001c44:	e004      	b.n	8001c50 <PE_SubStateMachine_ExtendedMessages+0x1c4>
 8001c46:	8be0      	ldrh	r0, [r4, #30]
 8001c48:	020b      	lsls	r3, r1, #8
 8001c4a:	4298      	cmp	r0, r3
 8001c4c:	d102      	bne.n	8001c54 <PE_SubStateMachine_ExtendedMessages+0x1c8>
 8001c4e:	200f      	movs	r0, #15
 8001c50:	7460      	strb	r0, [r4, #17]
 8001c52:	e030      	b.n	8001cb6 <PE_SubStateMachine_ExtendedMessages+0x22a>
 8001c54:	83e2      	strh	r2, [r4, #30]
 8001c56:	271b      	movs	r7, #27
 8001c58:	481a      	ldr	r0, [pc, #104]	@ (8001cc4 <.text_14>)
 8001c5a:	1825      	adds	r5, r4, r0
 8001c5c:	0029      	movs	r1, r5
 8001c5e:	7c20      	ldrb	r0, [r4, #16]
 8001c60:	f004 fba1 	bl	80063a6 <USBPD_PRL_PrepareChunkRequest>
 8001c64:	6860      	ldr	r0, [r4, #4]
 8001c66:	6800      	ldr	r0, [r0, #0]
 8001c68:	04c1      	lsls	r1, r0, #19
 8001c6a:	0fc9      	lsrs	r1, r1, #31
 8001c6c:	d012      	beq.n	8001c94 <PE_SubStateMachine_ExtendedMessages+0x208>
 8001c6e:	2000      	movs	r0, #0
 8001c70:	9001      	str	r0, [sp, #4]
 8001c72:	2006      	movs	r0, #6
 8001c74:	9000      	str	r0, [sp, #0]
 8001c76:	002b      	movs	r3, r5
 8001c78:	4816      	ldr	r0, [pc, #88]	@ (8001cd4 <.text_18>)
 8001c7a:	1820      	adds	r0, r4, r0
 8001c7c:	7880      	ldrb	r0, [r0, #2]
 8001c7e:	4669      	mov	r1, sp
 8001c80:	7a0a      	ldrb	r2, [r1, #8]
 8001c82:	4302      	orrs	r2, r0
 8001c84:	2030      	movs	r0, #48	@ 0x30
 8001c86:	5c21      	ldrb	r1, [r4, r0]
 8001c88:	7c20      	ldrb	r0, [r4, #16]
 8001c8a:	f003 fec3 	bl	8005a14 <USBPD_PRL_SendMessage>
 8001c8e:	2803      	cmp	r0, #3
 8001c90:	d0e8      	beq.n	8001c64 <PE_SubStateMachine_ExtendedMessages+0x1d8>
 8001c92:	e002      	b.n	8001c9a <PE_SubStateMachine_ExtendedMessages+0x20e>
 8001c94:	2011      	movs	r0, #17
 8001c96:	7460      	strb	r0, [r4, #17]
 8001c98:	2010      	movs	r0, #16
 8001c9a:	2139      	movs	r1, #57	@ 0x39
 8001c9c:	9100      	str	r1, [sp, #0]
 8001c9e:	0003      	movs	r3, r0
 8001ca0:	2200      	movs	r2, #0
 8001ca2:	2030      	movs	r0, #48	@ 0x30
 8001ca4:	5c21      	ldrb	r1, [r4, r0]
 8001ca6:	0020      	movs	r0, r4
 8001ca8:	f000 f9b4 	bl	8002014 <PE_CheckSendMessageStatus>
 8001cac:	e003      	b.n	8001cb6 <PE_SubStateMachine_ExtendedMessages+0x22a>
 8001cae:	7466      	strb	r6, [r4, #17]
 8001cb0:	2700      	movs	r7, #0
 8001cb2:	4805      	ldr	r0, [pc, #20]	@ (8001cc8 <.text_15>)
 8001cb4:	5225      	strh	r5, [r4, r0]
 8001cb6:	0038      	movs	r0, r7
 8001cb8:	b005      	add	sp, #20
 8001cba:	bdf0      	pop	{r4, r5, r6, r7, pc}

08001cbc <.text_12>:
 8001cbc:	00000267 	.word	0x00000267

08001cc0 <.text_13>:
 8001cc0:	0000801b 	.word	0x0000801b

08001cc4 <.text_14>:
 8001cc4:	00000263 	.word	0x00000263

08001cc8 <.text_15>:
 8001cc8:	0000048e 	.word	0x0000048e

08001ccc <.text_16>:
 8001ccc:	00000387 	.word	0x00000387

08001cd0 <.text_17>:
 8001cd0:	00000385 	.word	0x00000385

08001cd4 <.text_18>:
 8001cd4:	0000025a 	.word	0x0000025a

08001cd8 <PE_ManageRXEvent>:
 8001cd8:	b580      	push	{r7, lr}
 8001cda:	2130      	movs	r1, #48	@ 0x30
 8001cdc:	5c41      	ldrb	r1, [r0, r1]
 8001cde:	2231      	movs	r2, #49	@ 0x31
 8001ce0:	5481      	strb	r1, [r0, r2]
 8001ce2:	8e81      	ldrh	r1, [r0, #52]	@ 0x34
 8001ce4:	0bca      	lsrs	r2, r1, #15
 8001ce6:	d002      	beq.n	8001cee <PE_ManageRXEvent+0x16>
 8001ce8:	f7ff fdae 	bl	8001848 <PE_Check_ExtendedMessage>
 8001cec:	bd01      	pop	{r0, pc}
 8001cee:	22f0      	movs	r2, #240	@ 0xf0
 8001cf0:	0212      	lsls	r2, r2, #8
 8001cf2:	400a      	ands	r2, r1
 8001cf4:	d102      	bne.n	8001cfc <PE_ManageRXEvent+0x24>
 8001cf6:	f000 f805 	bl	8001d04 <PE_Check_ControlMessage>
 8001cfa:	bd01      	pop	{r0, pc}
 8001cfc:	f000 f8e5 	bl	8001eca <PE_Check_DataMessage>
 8001d00:	bd01      	pop	{r0, pc}
	...

08001d04 <PE_Check_ControlMessage>:
 8001d04:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001d06:	0004      	movs	r4, r0
 8001d08:	272a      	movs	r7, #42	@ 0x2a
 8001d0a:	2603      	movs	r6, #3
 8001d0c:	2501      	movs	r5, #1
 8001d0e:	200b      	movs	r0, #11
 8001d10:	2134      	movs	r1, #52	@ 0x34
 8001d12:	5c61      	ldrb	r1, [r4, r1]
 8001d14:	06c9      	lsls	r1, r1, #27
 8001d16:	0ec9      	lsrs	r1, r1, #27
 8001d18:	1e49      	subs	r1, r1, #1
 8001d1a:	2917      	cmp	r1, #23
 8001d1c:	d900      	bls.n	8001d20 <PE_Check_ControlMessage+0x1c>
 8001d1e:	e0c7      	b.n	8001eb0 <PE_Check_ControlMessage+0x1ac>
 8001d20:	a201      	add	r2, pc, #4	@ (adr r2, 8001d28 <PE_Check_ControlMessage+0x24>)
 8001d22:	5c52      	ldrb	r2, [r2, r1]
 8001d24:	0052      	lsls	r2, r2, #1
 8001d26:	4497      	add	pc, r2
 8001d28:	c0c00bcb 	.word	0xc0c00bcb
 8001d2c:	5b22c020 	.word	0x5b22c020
 8001d30:	c0413449 	.word	0xc0413449
 8001d34:	bec3c319 	.word	0xbec3c319
 8001d38:	9fb7936f 	.word	0x9fb7936f
 8001d3c:	bac383b0 	.word	0xbac383b0
 8001d40:	6860      	ldr	r0, [r4, #4]
 8001d42:	6800      	ldr	r0, [r0, #0]
 8001d44:	0880      	lsrs	r0, r0, #2
 8001d46:	4005      	ands	r5, r0
 8001d48:	d000      	beq.n	8001d4c <PE_Check_ControlMessage+0x48>
 8001d4a:	e0b9      	b.n	8001ec0 <PE_Check_ControlMessage+0x1bc>
 8001d4c:	2002      	movs	r0, #2
 8001d4e:	7720      	strb	r0, [r4, #28]
 8001d50:	212b      	movs	r1, #43	@ 0x2b
 8001d52:	7c20      	ldrb	r0, [r4, #16]
 8001d54:	f7fe fcc8 	bl	80006e8 <USBPD_PE_Notification>
 8001d58:	2098      	movs	r0, #152	@ 0x98
 8001d5a:	e0a7      	b.n	8001eac <PE_Check_ControlMessage+0x1a8>
 8001d5c:	7726      	strb	r6, [r4, #28]
 8001d5e:	2132      	movs	r1, #50	@ 0x32
 8001d60:	7c20      	ldrb	r0, [r4, #16]
 8001d62:	f7fe fcc1 	bl	80006e8 <USBPD_PE_Notification>
 8001d66:	2010      	movs	r0, #16
 8001d68:	e0a0      	b.n	8001eac <PE_Check_ControlMessage+0x1a8>
 8001d6a:	2133      	movs	r1, #51	@ 0x33
 8001d6c:	e09c      	b.n	8001ea8 <PE_Check_ControlMessage+0x1a4>
 8001d6e:	2006      	movs	r0, #6
 8001d70:	7720      	strb	r0, [r4, #28]
 8001d72:	6860      	ldr	r0, [r4, #4]
 8001d74:	6800      	ldr	r0, [r0, #0]
 8001d76:	0881      	lsrs	r1, r0, #2
 8001d78:	4029      	ands	r1, r5
 8001d7a:	d104      	bne.n	8001d86 <PE_Check_ControlMessage+0x82>
 8001d7c:	6821      	ldr	r1, [r4, #0]
 8001d7e:	6849      	ldr	r1, [r1, #4]
 8001d80:	08c9      	lsrs	r1, r1, #3
 8001d82:	4029      	ands	r1, r5
 8001d84:	d039      	beq.n	8001dfa <PE_Check_ControlMessage+0xf6>
 8001d86:	210c      	movs	r1, #12
 8001d88:	7c20      	ldrb	r0, [r4, #16]
 8001d8a:	f7fe fcad 	bl	80006e8 <USBPD_PE_Notification>
 8001d8e:	204c      	movs	r0, #76	@ 0x4c
 8001d90:	e08c      	b.n	8001eac <PE_Check_ControlMessage+0x1a8>
 8001d92:	6820      	ldr	r0, [r4, #0]
 8001d94:	6840      	ldr	r0, [r0, #4]
 8001d96:	08c0      	lsrs	r0, r0, #3
 8001d98:	4028      	ands	r0, r5
 8001d9a:	d00a      	beq.n	8001db2 <PE_Check_ControlMessage+0xae>
 8001d9c:	2008      	movs	r0, #8
 8001d9e:	7720      	strb	r0, [r4, #28]
 8001da0:	213c      	movs	r1, #60	@ 0x3c
 8001da2:	7c20      	ldrb	r0, [r4, #16]
 8001da4:	f7fe fca0 	bl	80006e8 <USBPD_PE_Notification>
 8001da8:	2022      	movs	r0, #34	@ 0x22
 8001daa:	e07f      	b.n	8001eac <PE_Check_ControlMessage+0x1a8>
 8001dac:	68a0      	ldr	r0, [r4, #8]
 8001dae:	6ac0      	ldr	r0, [r0, #44]	@ 0x2c
 8001db0:	2800      	cmp	r0, #0
 8001db2:	d07d      	beq.n	8001eb0 <PE_Check_ControlMessage+0x1ac>
 8001db4:	2011      	movs	r0, #17
 8001db6:	7720      	strb	r0, [r4, #28]
 8001db8:	209d      	movs	r0, #157	@ 0x9d
 8001dba:	e077      	b.n	8001eac <PE_Check_ControlMessage+0x1a8>
 8001dbc:	2123      	movs	r1, #35	@ 0x23
 8001dbe:	7c20      	ldrb	r0, [r4, #16]
 8001dc0:	f7fe fc92 	bl	80006e8 <USBPD_PE_Notification>
 8001dc4:	6960      	ldr	r0, [r4, #20]
 8001dc6:	05c0      	lsls	r0, r0, #23
 8001dc8:	0f40      	lsrs	r0, r0, #29
 8001dca:	d001      	beq.n	8001dd0 <PE_Check_ControlMessage+0xcc>
 8001dcc:	200f      	movs	r0, #15
 8001dce:	e06d      	b.n	8001eac <PE_Check_ControlMessage+0x1a8>
 8001dd0:	68a0      	ldr	r0, [r4, #8]
 8001dd2:	6b80      	ldr	r0, [r0, #56]	@ 0x38
 8001dd4:	2800      	cmp	r0, #0
 8001dd6:	d06b      	beq.n	8001eb0 <PE_Check_ControlMessage+0x1ac>
 8001dd8:	2010      	movs	r0, #16
 8001dda:	7720      	strb	r0, [r4, #28]
 8001ddc:	2093      	movs	r0, #147	@ 0x93
 8001dde:	e065      	b.n	8001eac <PE_Check_ControlMessage+0x1a8>
 8001de0:	6860      	ldr	r0, [r4, #4]
 8001de2:	6800      	ldr	r0, [r0, #0]
 8001de4:	0541      	lsls	r1, r0, #21
 8001de6:	0f49      	lsrs	r1, r1, #29
 8001de8:	2903      	cmp	r1, #3
 8001dea:	d163      	bne.n	8001eb4 <PE_Check_ControlMessage+0x1b0>
 8001dec:	0881      	lsrs	r1, r0, #2
 8001dee:	4029      	ands	r1, r5
 8001df0:	d004      	beq.n	8001dfc <PE_Check_ControlMessage+0xf8>
 8001df2:	6821      	ldr	r1, [r4, #0]
 8001df4:	6849      	ldr	r1, [r1, #4]
 8001df6:	08c9      	lsrs	r1, r1, #3
 8001df8:	4029      	ands	r1, r5
 8001dfa:	d05b      	beq.n	8001eb4 <PE_Check_ControlMessage+0x1b0>
 8001dfc:	2007      	movs	r0, #7
 8001dfe:	7720      	strb	r0, [r4, #28]
 8001e00:	201d      	movs	r0, #29
 8001e02:	7460      	strb	r0, [r4, #17]
 8001e04:	2106      	movs	r1, #6
 8001e06:	e04f      	b.n	8001ea8 <PE_Check_ControlMessage+0x1a4>
 8001e08:	6820      	ldr	r0, [r4, #0]
 8001e0a:	8901      	ldrh	r1, [r0, #8]
 8001e0c:	08c9      	lsrs	r1, r1, #3
 8001e0e:	4229      	tst	r1, r5
 8001e10:	d053      	beq.n	8001eba <PE_Check_ControlMessage+0x1b6>
 8001e12:	6861      	ldr	r1, [r4, #4]
 8001e14:	6809      	ldr	r1, [r1, #0]
 8001e16:	0889      	lsrs	r1, r1, #2
 8001e18:	4029      	ands	r1, r5
 8001e1a:	d103      	bne.n	8001e24 <PE_Check_ControlMessage+0x120>
 8001e1c:	6840      	ldr	r0, [r0, #4]
 8001e1e:	08c0      	lsrs	r0, r0, #3
 8001e20:	4028      	ands	r0, r5
 8001e22:	d04a      	beq.n	8001eba <PE_Check_ControlMessage+0x1b6>
 8001e24:	200a      	movs	r0, #10
 8001e26:	7720      	strb	r0, [r4, #28]
 8001e28:	2063      	movs	r0, #99	@ 0x63
 8001e2a:	7460      	strb	r0, [r4, #17]
 8001e2c:	2146      	movs	r1, #70	@ 0x46
 8001e2e:	e03b      	b.n	8001ea8 <PE_Check_ControlMessage+0x1a4>
 8001e30:	6860      	ldr	r0, [r4, #4]
 8001e32:	6800      	ldr	r0, [r0, #0]
 8001e34:	0880      	lsrs	r0, r0, #2
 8001e36:	4028      	ands	r0, r5
 8001e38:	d004      	beq.n	8001e44 <PE_Check_ControlMessage+0x140>
 8001e3a:	6820      	ldr	r0, [r4, #0]
 8001e3c:	6840      	ldr	r0, [r0, #4]
 8001e3e:	08c0      	lsrs	r0, r0, #3
 8001e40:	4028      	ands	r0, r5
 8001e42:	d03a      	beq.n	8001eba <PE_Check_ControlMessage+0x1b6>
 8001e44:	205f      	movs	r0, #95	@ 0x5f
 8001e46:	7720      	strb	r0, [r4, #28]
 8001e48:	2064      	movs	r0, #100	@ 0x64
 8001e4a:	7460      	strb	r0, [r4, #17]
 8001e4c:	2160      	movs	r1, #96	@ 0x60
 8001e4e:	e02b      	b.n	8001ea8 <PE_Check_ControlMessage+0x1a4>
 8001e50:	6821      	ldr	r1, [r4, #0]
 8001e52:	8909      	ldrh	r1, [r1, #8]
 8001e54:	0949      	lsrs	r1, r1, #5
 8001e56:	4229      	tst	r1, r5
 8001e58:	d02f      	beq.n	8001eba <PE_Check_ControlMessage+0x1b6>
 8001e5a:	7720      	strb	r0, [r4, #28]
 8001e5c:	214d      	movs	r1, #77	@ 0x4d
 8001e5e:	7c20      	ldrb	r0, [r4, #16]
 8001e60:	f7fe fc42 	bl	80006e8 <USBPD_PE_Notification>
 8001e64:	2030      	movs	r0, #48	@ 0x30
 8001e66:	e021      	b.n	8001eac <PE_Check_ControlMessage+0x1a8>
 8001e68:	6821      	ldr	r1, [r4, #0]
 8001e6a:	8909      	ldrh	r1, [r1, #8]
 8001e6c:	0889      	lsrs	r1, r1, #2
 8001e6e:	4229      	tst	r1, r5
 8001e70:	d023      	beq.n	8001eba <PE_Check_ControlMessage+0x1b6>
 8001e72:	7720      	strb	r0, [r4, #28]
 8001e74:	2149      	movs	r1, #73	@ 0x49
 8001e76:	7c20      	ldrb	r0, [r4, #16]
 8001e78:	f7fe fc36 	bl	80006e8 <USBPD_PE_Notification>
 8001e7c:	6860      	ldr	r0, [r4, #4]
 8001e7e:	6800      	ldr	r0, [r0, #0]
 8001e80:	0880      	lsrs	r0, r0, #2
 8001e82:	4005      	ands	r5, r0
 8001e84:	d011      	beq.n	8001eaa <PE_Check_ControlMessage+0x1a6>
 8001e86:	202d      	movs	r0, #45	@ 0x2d
 8001e88:	e010      	b.n	8001eac <PE_Check_ControlMessage+0x1a8>
 8001e8a:	6820      	ldr	r0, [r4, #0]
 8001e8c:	8900      	ldrh	r0, [r0, #8]
 8001e8e:	09c0      	lsrs	r0, r0, #7
 8001e90:	4228      	tst	r0, r5
 8001e92:	d012      	beq.n	8001eba <PE_Check_ControlMessage+0x1b6>
 8001e94:	202f      	movs	r0, #47	@ 0x2f
 8001e96:	e009      	b.n	8001eac <PE_Check_ControlMessage+0x1a8>
 8001e98:	2009      	movs	r0, #9
 8001e9a:	7720      	strb	r0, [r4, #28]
 8001e9c:	e00d      	b.n	8001eba <PE_Check_ControlMessage+0x1b6>
 8001e9e:	200f      	movs	r0, #15
 8001ea0:	7720      	strb	r0, [r4, #28]
 8001ea2:	204b      	movs	r0, #75	@ 0x4b
 8001ea4:	e002      	b.n	8001eac <PE_Check_ControlMessage+0x1a8>
 8001ea6:	2159      	movs	r1, #89	@ 0x59
 8001ea8:	e00b      	b.n	8001ec2 <.text_21>
 8001eaa:	2011      	movs	r0, #17
 8001eac:	7460      	strb	r0, [r4, #17]
 8001eae:	bdf1      	pop	{r0, r4, r5, r6, r7, pc}
 8001eb0:	6860      	ldr	r0, [r4, #4]
 8001eb2:	6800      	ldr	r0, [r0, #0]
 8001eb4:	4006      	ands	r6, r0
 8001eb6:	2e02      	cmp	r6, #2
 8001eb8:	d101      	bne.n	8001ebe <PE_Check_ControlMessage+0x1ba>
 8001eba:	7465      	strb	r5, [r4, #17]
 8001ebc:	bdf1      	pop	{r0, r4, r5, r6, r7, pc}
 8001ebe:	7467      	strb	r7, [r4, #17]
 8001ec0:	bdf1      	pop	{r0, r4, r5, r6, r7, pc}

08001ec2 <.text_21>:
 8001ec2:	7c20      	ldrb	r0, [r4, #16]
 8001ec4:	f7fe fc10 	bl	80006e8 <USBPD_PE_Notification>
 8001ec8:	bdf1      	pop	{r0, r4, r5, r6, r7, pc}

08001eca <PE_Check_DataMessage>:
 8001eca:	b5fe      	push	{r1, r2, r3, r4, r5, r6, r7, lr}
 8001ecc:	0004      	movs	r4, r0
 8001ece:	8ea0      	ldrh	r0, [r4, #52]	@ 0x34
 8001ed0:	2501      	movs	r5, #1
 8001ed2:	2603      	movs	r6, #3
 8001ed4:	2700      	movs	r7, #0
 8001ed6:	06c1      	lsls	r1, r0, #27
 8001ed8:	0ec9      	lsrs	r1, r1, #27
 8001eda:	2901      	cmp	r1, #1
 8001edc:	d029      	beq.n	8001f32 <PE_Check_DataMessage+0x68>
 8001ede:	2902      	cmp	r1, #2
 8001ee0:	d00b      	beq.n	8001efa <PE_Check_DataMessage+0x30>
 8001ee2:	2903      	cmp	r1, #3
 8001ee4:	d03d      	beq.n	8001f62 <PE_Check_DataMessage+0x98>
 8001ee6:	2906      	cmp	r1, #6
 8001ee8:	d079      	beq.n	8001fde <PE_Check_DataMessage+0x114>
 8001eea:	2907      	cmp	r1, #7
 8001eec:	d100      	bne.n	8001ef0 <PE_Check_DataMessage+0x26>
 8001eee:	e085      	b.n	8001ffc <PE_Check_DataMessage+0x132>
 8001ef0:	290a      	cmp	r1, #10
 8001ef2:	d078      	beq.n	8001fe6 <PE_Check_DataMessage+0x11c>
 8001ef4:	290f      	cmp	r1, #15
 8001ef6:	d06e      	beq.n	8001fd6 <PE_Check_DataMessage+0x10c>
 8001ef8:	e089      	b.n	800200e <PE_Check_DataMessage+0x144>
 8001efa:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
 8001efc:	7881      	ldrb	r1, [r0, #2]
 8001efe:	78c2      	ldrb	r2, [r0, #3]
 8001f00:	0212      	lsls	r2, r2, #8
 8001f02:	1889      	adds	r1, r1, r2
 8001f04:	7902      	ldrb	r2, [r0, #4]
 8001f06:	0412      	lsls	r2, r2, #16
 8001f08:	1889      	adds	r1, r1, r2
 8001f0a:	7940      	ldrb	r0, [r0, #5]
 8001f0c:	0600      	lsls	r0, r0, #24
 8001f0e:	1808      	adds	r0, r1, r0
 8001f10:	9000      	str	r0, [sp, #0]
 8001f12:	6860      	ldr	r0, [r4, #4]
 8001f14:	6800      	ldr	r0, [r0, #0]
 8001f16:	0880      	lsrs	r0, r0, #2
 8001f18:	4028      	ands	r0, r5
 8001f1a:	d07a      	beq.n	8002012 <PE_Check_DataMessage+0x148>
 8001f1c:	2304      	movs	r3, #4
 8001f1e:	466a      	mov	r2, sp
 8001f20:	2106      	movs	r1, #6
 8001f22:	7c20      	ldrb	r0, [r4, #16]
 8001f24:	68a6      	ldr	r6, [r4, #8]
 8001f26:	69b6      	ldr	r6, [r6, #24]
 8001f28:	47b0      	blx	r6
 8001f2a:	7725      	strb	r5, [r4, #28]
 8001f2c:	84a7      	strh	r7, [r4, #36]	@ 0x24
 8001f2e:	2009      	movs	r0, #9
 8001f30:	e06e      	b.n	8002010 <PE_Check_DataMessage+0x146>
 8001f32:	6861      	ldr	r1, [r4, #4]
 8001f34:	6809      	ldr	r1, [r1, #0]
 8001f36:	0889      	lsrs	r1, r1, #2
 8001f38:	400d      	ands	r5, r1
 8001f3a:	d16a      	bne.n	8002012 <PE_Check_DataMessage+0x148>
 8001f3c:	0980      	lsrs	r0, r0, #6
 8001f3e:	4006      	ands	r6, r0
 8001f40:	0031      	movs	r1, r6
 8001f42:	7c20      	ldrb	r0, [r4, #16]
 8001f44:	f7fe ff8a 	bl	8000e5c <PE_ExtRevisionInteroperability>
 8001f48:	8ea0      	ldrh	r0, [r4, #52]	@ 0x34
 8001f4a:	0440      	lsls	r0, r0, #17
 8001f4c:	0f40      	lsrs	r0, r0, #29
 8001f4e:	0083      	lsls	r3, r0, #2
 8001f50:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
 8001f52:	1c82      	adds	r2, r0, #2
 8001f54:	2104      	movs	r1, #4
 8001f56:	7c20      	ldrb	r0, [r4, #16]
 8001f58:	68a5      	ldr	r5, [r4, #8]
 8001f5a:	69ad      	ldr	r5, [r5, #24]
 8001f5c:	47a8      	blx	r5
 8001f5e:	2044      	movs	r0, #68	@ 0x44
 8001f60:	e056      	b.n	8002010 <PE_Check_DataMessage+0x146>
 8001f62:	9701      	str	r7, [sp, #4]
 8001f64:	9700      	str	r7, [sp, #0]
 8001f66:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
 8001f68:	7881      	ldrb	r1, [r0, #2]
 8001f6a:	78c2      	ldrb	r2, [r0, #3]
 8001f6c:	0212      	lsls	r2, r2, #8
 8001f6e:	1889      	adds	r1, r1, r2
 8001f70:	7902      	ldrb	r2, [r0, #4]
 8001f72:	0412      	lsls	r2, r2, #16
 8001f74:	1889      	adds	r1, r1, r2
 8001f76:	7940      	ldrb	r0, [r0, #5]
 8001f78:	0600      	lsls	r0, r0, #24
 8001f7a:	180d      	adds	r5, r1, r0
 8001f7c:	466b      	mov	r3, sp
 8001f7e:	aa01      	add	r2, sp, #4
 8001f80:	2103      	movs	r1, #3
 8001f82:	7c20      	ldrb	r0, [r4, #16]
 8001f84:	68a7      	ldr	r7, [r4, #8]
 8001f86:	697f      	ldr	r7, [r7, #20]
 8001f88:	47b8      	blx	r7
 8001f8a:	2104      	movs	r1, #4
 8001f8c:	9800      	ldr	r0, [sp, #0]
 8001f8e:	f7ff fb91 	bl	80016b4 <PE_CheckDataSizeFromGetDataInfo>
 8001f92:	2800      	cmp	r0, #0
 8001f94:	d11d      	bne.n	8001fd2 <PE_Check_DataMessage+0x108>
 8001f96:	6860      	ldr	r0, [r4, #4]
 8001f98:	6800      	ldr	r0, [r0, #0]
 8001f9a:	0540      	lsls	r0, r0, #21
 8001f9c:	0f40      	lsrs	r0, r0, #29
 8001f9e:	2803      	cmp	r0, #3
 8001fa0:	d117      	bne.n	8001fd2 <PE_Check_DataMessage+0x108>
 8001fa2:	9801      	ldr	r0, [sp, #4]
 8001fa4:	4938      	ldr	r1, [pc, #224]	@ (8002088 <.text_24>)
 8001fa6:	4288      	cmp	r0, r1
 8001fa8:	d113      	bne.n	8001fd2 <PE_Check_DataMessage+0x108>
 8001faa:	0f28      	lsrs	r0, r5, #28
 8001fac:	2805      	cmp	r0, #5
 8001fae:	d00e      	beq.n	8001fce <PE_Check_DataMessage+0x104>
 8001fb0:	2808      	cmp	r0, #8
 8001fb2:	d00a      	beq.n	8001fca <PE_Check_DataMessage+0x100>
 8001fb4:	2809      	cmp	r0, #9
 8001fb6:	d003      	beq.n	8001fc0 <PE_Check_DataMessage+0xf6>
 8001fb8:	280a      	cmp	r0, #10
 8001fba:	d12a      	bne.n	8002012 <PE_Check_DataMessage+0x148>
 8001fbc:	2166      	movs	r1, #102	@ 0x66
 8001fbe:	e000      	b.n	8001fc2 <PE_Check_DataMessage+0xf8>
 8001fc0:	2165      	movs	r1, #101	@ 0x65
 8001fc2:	7c20      	ldrb	r0, [r4, #16]
 8001fc4:	f7fe fb90 	bl	80006e8 <USBPD_PE_Notification>
 8001fc8:	e003      	b.n	8001fd2 <PE_Check_DataMessage+0x108>
 8001fca:	2029      	movs	r0, #41	@ 0x29
 8001fcc:	e020      	b.n	8002010 <PE_Check_DataMessage+0x146>
 8001fce:	2027      	movs	r0, #39	@ 0x27
 8001fd0:	e01e      	b.n	8002010 <PE_Check_DataMessage+0x146>
 8001fd2:	7466      	strb	r6, [r4, #17]
 8001fd4:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
 8001fd6:	0020      	movs	r0, r4
 8001fd8:	f003 fabe 	bl	8005558 <PE_Check_DataMessageVDM>
 8001fdc:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
 8001fde:	6820      	ldr	r0, [r4, #0]
 8001fe0:	8900      	ldrh	r0, [r0, #8]
 8001fe2:	0900      	lsrs	r0, r0, #4
 8001fe4:	4228      	tst	r0, r5
 8001fe6:	d010      	beq.n	800200a <PE_Check_DataMessage+0x140>
 8001fe8:	2304      	movs	r3, #4
 8001fea:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
 8001fec:	1c82      	adds	r2, r0, #2
 8001fee:	210b      	movs	r1, #11
 8001ff0:	7c20      	ldrb	r0, [r4, #16]
 8001ff2:	68a5      	ldr	r5, [r4, #8]
 8001ff4:	69ad      	ldr	r5, [r5, #24]
 8001ff6:	47a8      	blx	r5
 8001ff8:	202c      	movs	r0, #44	@ 0x2c
 8001ffa:	e009      	b.n	8002010 <PE_Check_DataMessage+0x146>
 8001ffc:	6820      	ldr	r0, [r4, #0]
 8001ffe:	8900      	ldrh	r0, [r0, #8]
 8002000:	0a00      	lsrs	r0, r0, #8
 8002002:	4228      	tst	r0, r5
 8002004:	d001      	beq.n	800200a <PE_Check_DataMessage+0x140>
 8002006:	203d      	movs	r0, #61	@ 0x3d
 8002008:	e002      	b.n	8002010 <PE_Check_DataMessage+0x146>
 800200a:	7465      	strb	r5, [r4, #17]
 800200c:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
 800200e:	2011      	movs	r0, #17
 8002010:	7460      	strb	r0, [r4, #17]
 8002012:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}

08002014 <PE_CheckSendMessageStatus>:
 8002014:	b510      	push	{r4, lr}
 8002016:	000c      	movs	r4, r1
 8002018:	2110      	movs	r1, #16
 800201a:	2b05      	cmp	r3, #5
 800201c:	d006      	beq.n	800202c <PE_CheckSendMessageStatus+0x18>
 800201e:	2b06      	cmp	r3, #6
 8002020:	d00e      	beq.n	8002040 <PE_CheckSendMessageStatus+0x2c>
 8002022:	2b07      	cmp	r3, #7
 8002024:	d011      	beq.n	800204a <PE_CheckSendMessageStatus+0x36>
 8002026:	2b09      	cmp	r3, #9
 8002028:	d008      	beq.n	800203c <PE_CheckSendMessageStatus+0x28>
 800202a:	e02a      	b.n	8002082 <PE_CheckSendMessageStatus+0x6e>
 800202c:	9902      	ldr	r1, [sp, #8]
 800202e:	7441      	strb	r1, [r0, #17]
 8002030:	6941      	ldr	r1, [r0, #20]
 8002032:	4a16      	ldr	r2, [pc, #88]	@ (800208c <.text_25>)
 8002034:	400a      	ands	r2, r1
 8002036:	6142      	str	r2, [r0, #20]
 8002038:	2100      	movs	r1, #0
 800203a:	e022      	b.n	8002082 <PE_CheckSendMessageStatus+0x6e>
 800203c:	2109      	movs	r1, #9
 800203e:	e020      	b.n	8002082 <PE_CheckSendMessageStatus+0x6e>
 8002040:	6942      	ldr	r2, [r0, #20]
 8002042:	024b      	lsls	r3, r1, #9
 8002044:	4313      	orrs	r3, r2
 8002046:	6143      	str	r3, [r0, #20]
 8002048:	e01b      	b.n	8002082 <PE_CheckSendMessageStatus+0x6e>
 800204a:	2c00      	cmp	r4, #0
 800204c:	d005      	beq.n	800205a <PE_CheckSendMessageStatus+0x46>
 800204e:	2a01      	cmp	r2, #1
 8002050:	d101      	bne.n	8002056 <PE_CheckSendMessageStatus+0x42>
 8002052:	2299      	movs	r2, #153	@ 0x99
 8002054:	e014      	b.n	8002080 <PE_CheckSendMessageStatus+0x6c>
 8002056:	2107      	movs	r1, #7
 8002058:	e013      	b.n	8002082 <PE_CheckSendMessageStatus+0x6e>
 800205a:	6844      	ldr	r4, [r0, #4]
 800205c:	6824      	ldr	r4, [r4, #0]
 800205e:	0a24      	lsrs	r4, r4, #8
 8002060:	4023      	ands	r3, r4
 8002062:	2b04      	cmp	r3, #4
 8002064:	d003      	beq.n	800206e <PE_CheckSendMessageStatus+0x5a>
 8002066:	2a01      	cmp	r2, #1
 8002068:	d109      	bne.n	800207e <PE_CheckSendMessageStatus+0x6a>
 800206a:	220f      	movs	r2, #15
 800206c:	e008      	b.n	8002080 <PE_CheckSendMessageStatus+0x6c>
 800206e:	2a00      	cmp	r2, #0
 8002070:	d1fb      	bne.n	800206a <PE_CheckSendMessageStatus+0x56>
 8002072:	6882      	ldr	r2, [r0, #8]
 8002074:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8002076:	2a00      	cmp	r2, #0
 8002078:	d0f7      	beq.n	800206a <PE_CheckSendMessageStatus+0x56>
 800207a:	2292      	movs	r2, #146	@ 0x92
 800207c:	e000      	b.n	8002080 <PE_CheckSendMessageStatus+0x6c>
 800207e:	2211      	movs	r2, #17
 8002080:	7442      	strb	r2, [r0, #17]
 8002082:	0008      	movs	r0, r1
 8002084:	bd10      	pop	{r4, pc}
	...

08002088 <.text_24>:
 8002088:	00001388 	.word	0x00001388

0800208c <.text_25>:
 800208c:	ffffbfff 	.word	0xffffbfff

08002090 <USBPD_PE_StateMachine_SNK>:
 8002090:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002092:	b08c      	sub	sp, #48	@ 0x30
 8002094:	0004      	movs	r4, r0
 8002096:	4828      	ldr	r0, [pc, #160]	@ (8002138 <USBPD_PE_StateMachine_SNK+0xa8>)
 8002098:	00a1      	lsls	r1, r4, #2
 800209a:	5845      	ldr	r5, [r0, r1]
 800209c:	7c68      	ldrb	r0, [r5, #17]
 800209e:	2848      	cmp	r0, #72	@ 0x48
 80020a0:	d133      	bne.n	800210a <USBPD_PE_StateMachine_SNK+0x7a>
 80020a2:	0028      	movs	r0, r5
 80020a4:	f7fe fe72 	bl	8000d8c <PE_Reset_ZI>
 80020a8:	0028      	movs	r0, r5
 80020aa:	f7fe fea5 	bl	8000df8 <PE_Reset_Counter>
 80020ae:	6828      	ldr	r0, [r5, #0]
 80020b0:	7900      	ldrb	r0, [r0, #4]
 80020b2:	0783      	lsls	r3, r0, #30
 80020b4:	0f9b      	lsrs	r3, r3, #30
 80020b6:	2200      	movs	r2, #0
 80020b8:	2100      	movs	r1, #0
 80020ba:	7c28      	ldrb	r0, [r5, #16]
 80020bc:	f003 fc35 	bl	800592a <USBPD_PRL_SetHeader>
 80020c0:	6868      	ldr	r0, [r5, #4]
 80020c2:	6801      	ldr	r1, [r0, #0]
 80020c4:	2208      	movs	r2, #8
 80020c6:	4391      	bics	r1, r2
 80020c8:	6001      	str	r1, [r0, #0]
 80020ca:	6868      	ldr	r0, [r5, #4]
 80020cc:	6801      	ldr	r1, [r0, #0]
 80020ce:	2203      	movs	r2, #3
 80020d0:	4391      	bics	r1, r2
 80020d2:	682a      	ldr	r2, [r5, #0]
 80020d4:	7912      	ldrb	r2, [r2, #4]
 80020d6:	0792      	lsls	r2, r2, #30
 80020d8:	0f92      	lsrs	r2, r2, #30
 80020da:	430a      	orrs	r2, r1
 80020dc:	6002      	str	r2, [r0, #0]
 80020de:	2101      	movs	r1, #1
 80020e0:	7c28      	ldrb	r0, [r5, #16]
 80020e2:	f003 fc93 	bl	8005a0c <USBPD_PRL_SOPCapability>
 80020e6:	7c28      	ldrb	r0, [r5, #16]
 80020e8:	f003 fefc 	bl	8005ee4 <USBPD_PRL_Reset>
 80020ec:	203e      	movs	r0, #62	@ 0x3e
 80020ee:	7468      	strb	r0, [r5, #17]
 80020f0:	7ca9      	ldrb	r1, [r5, #18]
 80020f2:	293e      	cmp	r1, #62	@ 0x3e
 80020f4:	d009      	beq.n	800210a <USBPD_PE_StateMachine_SNK+0x7a>
 80020f6:	74a8      	strb	r0, [r5, #18]
 80020f8:	2000      	movs	r0, #0
 80020fa:	9000      	str	r0, [sp, #0]
 80020fc:	2300      	movs	r3, #0
 80020fe:	223e      	movs	r2, #62	@ 0x3e
 8002100:	7c29      	ldrb	r1, [r5, #16]
 8002102:	2004      	movs	r0, #4
 8002104:	4eb1      	ldr	r6, [pc, #708]	@ (80023cc <__iar_annotation$$branch+0x4>)
 8002106:	6836      	ldr	r6, [r6, #0]
 8002108:	47b0      	blx	r6
 800210a:	6968      	ldr	r0, [r5, #20]
 800210c:	0341      	lsls	r1, r0, #13
 800210e:	0fc9      	lsrs	r1, r1, #31
 8002110:	d006      	beq.n	8002120 <USBPD_PE_StateMachine_SNK+0x90>
 8002112:	49af      	ldr	r1, [pc, #700]	@ (80023d0 <__iar_annotation$$branch+0x8>)
 8002114:	4001      	ands	r1, r0
 8002116:	6169      	str	r1, [r5, #20]
 8002118:	2164      	movs	r1, #100	@ 0x64
 800211a:	7c28      	ldrb	r0, [r5, #16]
 800211c:	f7fe fae4 	bl	80006e8 <USBPD_PE_Notification>
 8002120:	0028      	movs	r0, r5
 8002122:	f7fe fd15 	bl	8000b50 <PE_Get_RxEvent>
 8002126:	4669      	mov	r1, sp
 8002128:	7308      	strb	r0, [r1, #12]
 800212a:	4668      	mov	r0, sp
 800212c:	7b00      	ldrb	r0, [r0, #12]
 800212e:	2803      	cmp	r0, #3
 8002130:	d104      	bne.n	800213c <USBPD_PE_StateMachine_SNK+0xac>
 8002132:	2001      	movs	r0, #1
 8002134:	b00d      	add	sp, #52	@ 0x34
 8002136:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002138:	2000017c 	.word	0x2000017c
 800213c:	4668      	mov	r0, sp
 800213e:	7344      	strb	r4, [r0, #13]
 8002140:	2402      	movs	r4, #2
 8002142:	6868      	ldr	r0, [r5, #4]
 8002144:	6800      	ldr	r0, [r0, #0]
 8002146:	04c1      	lsls	r1, r0, #19
 8002148:	0fc9      	lsrs	r1, r1, #31
 800214a:	d100      	bne.n	800214e <USBPD_PE_StateMachine_SNK+0xbe>
 800214c:	e148      	b.n	80023e0 <__iar_annotation$$branch+0x18>
 800214e:	6968      	ldr	r0, [r5, #20]
 8002150:	0381      	lsls	r1, r0, #14
 8002152:	0fc9      	lsrs	r1, r1, #31
 8002154:	d014      	beq.n	8002180 <USBPD_PE_StateMachine_SNK+0xf0>
 8002156:	21a7      	movs	r1, #167	@ 0xa7
 8002158:	7469      	strb	r1, [r5, #17]
 800215a:	4a9e      	ldr	r2, [pc, #632]	@ (80023d4 <__iar_annotation$$branch+0xc>)
 800215c:	4002      	ands	r2, r0
 800215e:	616a      	str	r2, [r5, #20]
 8002160:	2000      	movs	r0, #0
 8002162:	2232      	movs	r2, #50	@ 0x32
 8002164:	54a8      	strb	r0, [r5, r2]
 8002166:	7ca8      	ldrb	r0, [r5, #18]
 8002168:	28a7      	cmp	r0, #167	@ 0xa7
 800216a:	d02b      	beq.n	80021c4 <USBPD_PE_StateMachine_SNK+0x134>
 800216c:	74a9      	strb	r1, [r5, #18]
 800216e:	2000      	movs	r0, #0
 8002170:	9000      	str	r0, [sp, #0]
 8002172:	2300      	movs	r3, #0
 8002174:	22a7      	movs	r2, #167	@ 0xa7
 8002176:	7c29      	ldrb	r1, [r5, #16]
 8002178:	2004      	movs	r0, #4
 800217a:	4e94      	ldr	r6, [pc, #592]	@ (80023cc <__iar_annotation$$branch+0x4>)
 800217c:	6836      	ldr	r6, [r6, #0]
 800217e:	47b0      	blx	r6
 8002180:	2032      	movs	r0, #50	@ 0x32
 8002182:	5c28      	ldrb	r0, [r5, r0]
 8002184:	280f      	cmp	r0, #15
 8002186:	d001      	beq.n	800218c <USBPD_PE_StateMachine_SNK+0xfc>
 8002188:	2814      	cmp	r0, #20
 800218a:	d11b      	bne.n	80021c4 <USBPD_PE_StateMachine_SNK+0x134>
 800218c:	4668      	mov	r0, sp
 800218e:	7b00      	ldrb	r0, [r0, #12]
 8002190:	2814      	cmp	r0, #20
 8002192:	d005      	beq.n	80021a0 <USBPD_PE_StateMachine_SNK+0x110>
 8002194:	2014      	movs	r0, #20
 8002196:	4669      	mov	r1, sp
 8002198:	7308      	strb	r0, [r1, #12]
 800219a:	0028      	movs	r0, r5
 800219c:	f7fe fd0f 	bl	8000bbe <PE_Clear_RxEvent>
 80021a0:	2032      	movs	r0, #50	@ 0x32
 80021a2:	5c2a      	ldrb	r2, [r5, r0]
 80021a4:	746a      	strb	r2, [r5, #17]
 80021a6:	2000      	movs	r0, #0
 80021a8:	2132      	movs	r1, #50	@ 0x32
 80021aa:	5468      	strb	r0, [r5, r1]
 80021ac:	7ca8      	ldrb	r0, [r5, #18]
 80021ae:	4290      	cmp	r0, r2
 80021b0:	d008      	beq.n	80021c4 <USBPD_PE_StateMachine_SNK+0x134>
 80021b2:	74aa      	strb	r2, [r5, #18]
 80021b4:	2000      	movs	r0, #0
 80021b6:	9000      	str	r0, [sp, #0]
 80021b8:	2300      	movs	r3, #0
 80021ba:	7c29      	ldrb	r1, [r5, #16]
 80021bc:	2004      	movs	r0, #4
 80021be:	4e83      	ldr	r6, [pc, #524]	@ (80023cc <__iar_annotation$$branch+0x4>)
 80021c0:	6836      	ldr	r6, [r6, #0]
 80021c2:	47b0      	blx	r6
 80021c4:	4668      	mov	r0, sp
 80021c6:	7b00      	ldrb	r0, [r0, #12]
 80021c8:	2811      	cmp	r0, #17
 80021ca:	d11f      	bne.n	800220c <USBPD_PE_StateMachine_SNK+0x17c>
 80021cc:	6868      	ldr	r0, [r5, #4]
 80021ce:	6800      	ldr	r0, [r0, #0]
 80021d0:	0701      	lsls	r1, r0, #28
 80021d2:	0fc9      	lsrs	r1, r1, #31
 80021d4:	8ea8      	ldrh	r0, [r5, #52]	@ 0x34
 80021d6:	0680      	lsls	r0, r0, #26
 80021d8:	0fc2      	lsrs	r2, r0, #31
 80021da:	4291      	cmp	r1, r2
 80021dc:	d116      	bne.n	800220c <USBPD_PE_StateMachine_SNK+0x17c>
 80021de:	2014      	movs	r0, #20
 80021e0:	4669      	mov	r1, sp
 80021e2:	7308      	strb	r0, [r1, #12]
 80021e4:	0028      	movs	r0, r5
 80021e6:	f7fe fcea 	bl	8000bbe <PE_Clear_RxEvent>
 80021ea:	2092      	movs	r0, #146	@ 0x92
 80021ec:	7468      	strb	r0, [r5, #17]
 80021ee:	7ca8      	ldrb	r0, [r5, #18]
 80021f0:	2892      	cmp	r0, #146	@ 0x92
 80021f2:	d100      	bne.n	80021f6 <USBPD_PE_StateMachine_SNK+0x166>
 80021f4:	e104      	b.n	8002400 <__iar_annotation$$branch+0x38>
 80021f6:	2092      	movs	r0, #146	@ 0x92
 80021f8:	74a8      	strb	r0, [r5, #18]
 80021fa:	2000      	movs	r0, #0
 80021fc:	9000      	str	r0, [sp, #0]
 80021fe:	2300      	movs	r3, #0
 8002200:	2292      	movs	r2, #146	@ 0x92
 8002202:	7c29      	ldrb	r1, [r5, #16]
 8002204:	2004      	movs	r0, #4
 8002206:	4e71      	ldr	r6, [pc, #452]	@ (80023cc <__iar_annotation$$branch+0x4>)
 8002208:	6836      	ldr	r6, [r6, #0]
 800220a:	47b0      	blx	r6
 800220c:	7c68      	ldrb	r0, [r5, #17]
 800220e:	4669      	mov	r1, sp
 8002210:	7008      	strb	r0, [r1, #0]
 8002212:	4f71      	ldr	r7, [pc, #452]	@ (80023d8 <__iar_annotation$$branch+0x10>)
 8002214:	20f0      	movs	r0, #240	@ 0xf0
 8002216:	0200      	lsls	r0, r0, #8
 8002218:	4e70      	ldr	r6, [pc, #448]	@ (80023dc <__iar_annotation$$branch+0x14>)
 800221a:	2104      	movs	r1, #4
 800221c:	466a      	mov	r2, sp
 800221e:	7812      	ldrb	r2, [r2, #0]
 8002220:	2a00      	cmp	r2, #0
 8002222:	d100      	bne.n	8002226 <USBPD_PE_StateMachine_SNK+0x196>
 8002224:	e0e0      	b.n	80023e8 <__iar_annotation$$branch+0x20>
 8002226:	1e52      	subs	r2, r2, #1
 8002228:	d040      	beq.n	80022ac <__iar_annotation$$branch+0x8>
 800222a:	1e92      	subs	r2, r2, #2
 800222c:	2a01      	cmp	r2, #1
 800222e:	d800      	bhi.n	8002232 <USBPD_PE_StateMachine_SNK+0x1a2>
 8002230:	e323      	b.n	800287a <__iar_annotation$$branch+0x4b2>
 8002232:	1e92      	subs	r2, r2, #2
 8002234:	d100      	bne.n	8002238 <USBPD_PE_StateMachine_SNK+0x1a8>
 8002236:	e1fb      	b.n	8002630 <__iar_annotation$$branch+0x268>
 8002238:	3a0a      	subs	r2, #10
 800223a:	d100      	bne.n	800223e <USBPD_PE_StateMachine_SNK+0x1ae>
 800223c:	e1fd      	b.n	800263a <__iar_annotation$$branch+0x272>
 800223e:	1e52      	subs	r2, r2, #1
 8002240:	d100      	bne.n	8002244 <USBPD_PE_StateMachine_SNK+0x1b4>
 8002242:	e299      	b.n	8002778 <__iar_annotation$$branch+0x3b0>
 8002244:	1e52      	subs	r2, r2, #1
 8002246:	d100      	bne.n	800224a <USBPD_PE_StateMachine_SNK+0x1ba>
 8002248:	e2a3      	b.n	8002792 <__iar_annotation$$branch+0x3ca>
 800224a:	1ed2      	subs	r2, r2, #3
 800224c:	d100      	bne.n	8002250 <USBPD_PE_StateMachine_SNK+0x1c0>
 800224e:	e228      	b.n	80026a2 <__iar_annotation$$branch+0x2da>
 8002250:	1f12      	subs	r2, r2, #4
 8002252:	2a01      	cmp	r2, #1
 8002254:	d92a      	bls.n	80022ac <__iar_annotation$$branch+0x8>
 8002256:	1e92      	subs	r2, r2, #2
 8002258:	d100      	bne.n	800225c <USBPD_PE_StateMachine_SNK+0x1cc>
 800225a:	e2d2      	b.n	8002802 <__iar_annotation$$branch+0x43a>
 800225c:	1ed2      	subs	r2, r2, #3
 800225e:	d025      	beq.n	80022ac <__iar_annotation$$branch+0x8>
 8002260:	1e52      	subs	r2, r2, #1
 8002262:	d100      	bne.n	8002266 <USBPD_PE_StateMachine_SNK+0x1d6>
 8002264:	e3c3      	b.n	80029ee <__iar_annotation$$branch+0x626>
 8002266:	1f12      	subs	r2, r2, #4
 8002268:	d100      	bne.n	800226c <USBPD_PE_StateMachine_SNK+0x1dc>
 800226a:	e316      	b.n	800289a <__iar_annotation$$branch+0x4d2>
 800226c:	1f52      	subs	r2, r2, #5
 800226e:	2a02      	cmp	r2, #2
 8002270:	d91c      	bls.n	80022ac <__iar_annotation$$branch+0x8>
 8002272:	1ed2      	subs	r2, r2, #3
 8002274:	d100      	bne.n	8002278 <USBPD_PE_StateMachine_SNK+0x1e8>
 8002276:	e2f7      	b.n	8002868 <__iar_annotation$$branch+0x4a0>
 8002278:	1e52      	subs	r2, r2, #1
 800227a:	d101      	bne.n	8002280 <__iar_annotation$$branch+0x4>

0800227c <__iar_annotation$$branch>:
 800227c:	f000 fc39 	bl	8002af2 <__iar_annotation$$branch+0x72a>
 8002280:	1e52      	subs	r2, r2, #1
 8002282:	d013      	beq.n	80022ac <__iar_annotation$$branch+0x8>
 8002284:	1e92      	subs	r2, r2, #2
 8002286:	d101      	bne.n	800228c <__iar_annotation$$branch+0x4>

08002288 <__iar_annotation$$branch>:
 8002288:	f000 fc80 	bl	8002b8c <__iar_annotation$$branch+0x7c4>
 800228c:	1e52      	subs	r2, r2, #1
 800228e:	2a01      	cmp	r2, #1
 8002290:	d90c      	bls.n	80022ac <__iar_annotation$$branch+0x8>
 8002292:	1e92      	subs	r2, r2, #2
 8002294:	d001      	beq.n	800229a <__iar_annotation$$branch+0x12>
 8002296:	1e92      	subs	r2, r2, #2
 8002298:	2a05      	cmp	r2, #5
 800229a:	d801      	bhi.n	80022a0 <__iar_annotation$$branch+0x4>

0800229c <__iar_annotation$$branch>:
 800229c:	f000 fcbc 	bl	8002c18 <__iar_annotation$$branch+0x850>
 80022a0:	1f92      	subs	r2, r2, #6
 80022a2:	d101      	bne.n	80022a8 <__iar_annotation$$branch+0x4>

080022a4 <__iar_annotation$$branch>:
 80022a4:	f000 fc86 	bl	8002bb4 <__iar_annotation$$branch+0x7ec>
 80022a8:	1e52      	subs	r2, r2, #1
 80022aa:	2a03      	cmp	r2, #3
 80022ac:	d801      	bhi.n	80022b2 <__iar_annotation$$branch+0x4>

080022ae <__iar_annotation$$branch>:
 80022ae:	f000 fcb7 	bl	8002c20 <__iar_annotation$$branch+0x858>
 80022b2:	1f12      	subs	r2, r2, #4
 80022b4:	d100      	bne.n	80022b8 <__iar_annotation$$branch+0xa>
 80022b6:	e0af      	b.n	8002418 <__iar_annotation$$branch+0x50>
 80022b8:	1e92      	subs	r2, r2, #2
 80022ba:	d100      	bne.n	80022be <__iar_annotation$$branch+0x10>
 80022bc:	e221      	b.n	8002702 <__iar_annotation$$branch+0x33a>
 80022be:	1ed2      	subs	r2, r2, #3
 80022c0:	d100      	bne.n	80022c4 <__iar_annotation$$branch+0x16>
 80022c2:	e0c1      	b.n	8002448 <__iar_annotation$$branch+0x80>
 80022c4:	1e52      	subs	r2, r2, #1
 80022c6:	d100      	bne.n	80022ca <__iar_annotation$$branch+0x1c>
 80022c8:	e100      	b.n	80024cc <__iar_annotation$$branch+0x104>
 80022ca:	1e52      	subs	r2, r2, #1
 80022cc:	d100      	bne.n	80022d0 <__iar_annotation$$branch+0x22>
 80022ce:	e10f      	b.n	80024f0 <__iar_annotation$$branch+0x128>
 80022d0:	1e52      	subs	r2, r2, #1
 80022d2:	d100      	bne.n	80022d6 <__iar_annotation$$branch+0x28>
 80022d4:	e128      	b.n	8002528 <__iar_annotation$$branch+0x160>
 80022d6:	1e52      	subs	r2, r2, #1
 80022d8:	d100      	bne.n	80022dc <__iar_annotation$$branch+0x2e>
 80022da:	e178      	b.n	80025ce <__iar_annotation$$branch+0x206>
 80022dc:	1e92      	subs	r2, r2, #2
 80022de:	d0a6      	beq.n	800222e <USBPD_PE_StateMachine_SNK+0x19e>
 80022e0:	1e92      	subs	r2, r2, #2
 80022e2:	d0e3      	beq.n	80022ac <__iar_annotation$$branch+0x8>
 80022e4:	1e52      	subs	r2, r2, #1
 80022e6:	d101      	bne.n	80022ec <__iar_annotation$$branch+0x4>

080022e8 <__iar_annotation$$branch>:
 80022e8:	f000 fbe5 	bl	8002ab6 <__iar_annotation$$branch+0x6ee>
 80022ec:	1f12      	subs	r2, r2, #4
 80022ee:	d100      	bne.n	80022f2 <__iar_annotation$$branch+0xa>
 80022f0:	e26a      	b.n	80027c8 <__iar_annotation$$branch+0x400>
 80022f2:	1ed2      	subs	r2, r2, #3
 80022f4:	d100      	bne.n	80022f8 <__iar_annotation$$branch+0x10>
 80022f6:	e334      	b.n	8002962 <__iar_annotation$$branch+0x59a>
 80022f8:	1f52      	subs	r2, r2, #5
 80022fa:	d100      	bne.n	80022fe <__iar_annotation$$branch+0x16>
 80022fc:	e388      	b.n	8002a10 <__iar_annotation$$branch+0x648>
 80022fe:	1e52      	subs	r2, r2, #1
 8002300:	d100      	bne.n	8002304 <__iar_annotation$$branch+0x1c>
 8002302:	e2ff      	b.n	8002904 <__iar_annotation$$branch+0x53c>
 8002304:	3a09      	subs	r2, #9
 8002306:	2a02      	cmp	r2, #2
 8002308:	d9d0      	bls.n	80022ac <__iar_annotation$$branch+0x8>
 800230a:	1ed2      	subs	r2, r2, #3
 800230c:	d101      	bne.n	8002312 <__iar_annotation$$branch+0x4>

0800230e <__iar_annotation$$branch>:
 800230e:	f000 fc01 	bl	8002b14 <__iar_annotation$$branch+0x74c>
 8002312:	1e52      	subs	r2, r2, #1
 8002314:	d101      	bne.n	800231a <__iar_annotation$$branch+0x4>

08002316 <__iar_annotation$$branch>:
 8002316:	f000 fc0f 	bl	8002b38 <__iar_annotation$$branch+0x770>
 800231a:	1e52      	subs	r2, r2, #1
 800231c:	2a01      	cmp	r2, #1
 800231e:	d9c5      	bls.n	80022ac <__iar_annotation$$branch+0x8>
 8002320:	3a0d      	subs	r2, #13
 8002322:	d0c3      	beq.n	80022ac <__iar_annotation$$branch+0x8>
 8002324:	3a12      	subs	r2, #18
 8002326:	d101      	bne.n	800232c <__iar_annotation$$branch+0x4>

08002328 <__iar_annotation$$branch>:
 8002328:	f000 fc92 	bl	8002c50 <__iar_annotation$$branch+0x888>
 800232c:	3a0c      	subs	r2, #12
 800232e:	d067      	beq.n	8002400 <__iar_annotation$$branch+0x38>
 8002330:	1e52      	subs	r2, r2, #1
 8002332:	2a02      	cmp	r2, #2
 8002334:	d9ba      	bls.n	80022ac <__iar_annotation$$branch+0x8>
 8002336:	1f52      	subs	r2, r2, #5
 8002338:	d100      	bne.n	800233c <__iar_annotation$$branch+0x14>
 800233a:	e271      	b.n	8002820 <__iar_annotation$$branch+0x458>
 800233c:	1e52      	subs	r2, r2, #1
 800233e:	d0b5      	beq.n	80022ac <__iar_annotation$$branch+0x8>
 8002340:	1e52      	subs	r2, r2, #1
 8002342:	d100      	bne.n	8002346 <__iar_annotation$$branch+0x1e>
 8002344:	e174      	b.n	8002630 <__iar_annotation$$branch+0x268>
 8002346:	1e52      	subs	r2, r2, #1
 8002348:	d100      	bne.n	800234c <__iar_annotation$$branch+0x24>
 800234a:	e1be      	b.n	80026ca <__iar_annotation$$branch+0x302>
 800234c:	1e52      	subs	r2, r2, #1
 800234e:	2a08      	cmp	r2, #8
 8002350:	d801      	bhi.n	8002356 <__iar_annotation$$branch+0x4>

08002352 <__iar_annotation$$branch>:
 8002352:	f000 fc6a 	bl	8002c2a <__iar_annotation$$branch+0x862>
 8002356:	3a0b      	subs	r2, #11
 8002358:	d101      	bne.n	800235e <__iar_annotation$$branch+0x4>

0800235a <__iar_annotation$$branch>:
 800235a:	f000 fc7f 	bl	8002c5c <__iar_annotation$$branch+0x894>
 800235e:	a903      	add	r1, sp, #12
 8002360:	0028      	movs	r0, r5
 8002362:	f002 f9e3 	bl	800472c <PE_StateMachine_VDM>
 8002366:	0004      	movs	r4, r0
 8002368:	7c6a      	ldrb	r2, [r5, #17]
 800236a:	7ca8      	ldrb	r0, [r5, #18]
 800236c:	4290      	cmp	r0, r2
 800236e:	d008      	beq.n	8002382 <__iar_annotation$$branch+0x28>
 8002370:	74aa      	strb	r2, [r5, #18]
 8002372:	2000      	movs	r0, #0
 8002374:	9000      	str	r0, [sp, #0]
 8002376:	2300      	movs	r3, #0
 8002378:	7c29      	ldrb	r1, [r5, #16]
 800237a:	2004      	movs	r0, #4
 800237c:	4e13      	ldr	r6, [pc, #76]	@ (80023cc <__iar_annotation$$branch+0x4>)
 800237e:	6836      	ldr	r6, [r6, #0]
 8002380:	47b0      	blx	r6
 8002382:	4e12      	ldr	r6, [pc, #72]	@ (80023cc <__iar_annotation$$branch+0x4>)
 8002384:	4668      	mov	r0, sp
 8002386:	7b00      	ldrb	r0, [r0, #12]
 8002388:	2814      	cmp	r0, #20
 800238a:	d101      	bne.n	8002390 <__iar_annotation$$branch+0x4>

0800238c <__iar_annotation$$branch>:
 800238c:	f000 fc73 	bl	8002c76 <__iar_annotation$$branch+0x8ae>
 8002390:	0028      	movs	r0, r5
 8002392:	f7fe fc5b 	bl	8000c4c <PE_Check_AMSConflict>
 8002396:	2815      	cmp	r0, #21
 8002398:	d109      	bne.n	80023ae <__iar_annotation$$branch+0x22>
 800239a:	4668      	mov	r0, sp
 800239c:	7b00      	ldrb	r0, [r0, #12]
 800239e:	2814      	cmp	r0, #20
 80023a0:	d005      	beq.n	80023ae <__iar_annotation$$branch+0x22>
 80023a2:	2014      	movs	r0, #20
 80023a4:	4669      	mov	r1, sp
 80023a6:	7308      	strb	r0, [r1, #12]
 80023a8:	0028      	movs	r0, r5
 80023aa:	f7fe fc08 	bl	8000bbe <PE_Clear_RxEvent>
 80023ae:	7c6a      	ldrb	r2, [r5, #17]
 80023b0:	7ca8      	ldrb	r0, [r5, #18]
 80023b2:	4290      	cmp	r0, r2
 80023b4:	d007      	beq.n	80023c6 <__iar_annotation$$branch+0x3a>
 80023b6:	74aa      	strb	r2, [r5, #18]
 80023b8:	2000      	movs	r0, #0
 80023ba:	9000      	str	r0, [sp, #0]
 80023bc:	2300      	movs	r3, #0
 80023be:	7c29      	ldrb	r1, [r5, #16]
 80023c0:	2004      	movs	r0, #4
 80023c2:	6834      	ldr	r4, [r6, #0]
 80023c4:	47a0      	blx	r4
 80023c6:	2400      	movs	r4, #0

080023c8 <__iar_annotation$$branch>:
 80023c8:	f000 fc74 	bl	8002cb4 <__iar_annotation$$branch+0x8ec>
 80023cc:	20000000 	.word	0x20000000
 80023d0:	fffbffff 	.word	0xfffbffff
 80023d4:	fffdffff 	.word	0xfffdffff
 80023d8:	000081f4 	.word	0x000081f4
 80023dc:	0000801b 	.word	0x0000801b
 80023e0:	2400      	movs	r4, #0
 80023e2:	43e4      	mvns	r4, r4
 80023e4:	0020      	movs	r0, r4
 80023e6:	e6a5      	b.n	8002134 <USBPD_PE_StateMachine_SNK+0xa4>
 80023e8:	6868      	ldr	r0, [r5, #4]
 80023ea:	6801      	ldr	r1, [r0, #0]
 80023ec:	2210      	movs	r2, #16
 80023ee:	4391      	bics	r1, r2
 80023f0:	6001      	str	r1, [r0, #0]
 80023f2:	215f      	movs	r1, #95	@ 0x5f
 80023f4:	7c28      	ldrb	r0, [r5, #16]
 80023f6:	f7fe f977 	bl	80006e8 <USBPD_PE_Notification>
 80023fa:	2400      	movs	r4, #0
 80023fc:	43e4      	mvns	r4, r4
 80023fe:	e7b3      	b.n	8002368 <__iar_annotation$$branch+0xe>
 8002400:	6868      	ldr	r0, [r5, #4]
 8002402:	6801      	ldr	r1, [r0, #0]
 8002404:	2210      	movs	r2, #16
 8002406:	4391      	bics	r1, r2
 8002408:	6001      	str	r1, [r0, #0]
 800240a:	68a8      	ldr	r0, [r5, #8]
 800240c:	6b41      	ldr	r1, [r0, #52]	@ 0x34
 800240e:	2900      	cmp	r1, #0
 8002410:	d0f3      	beq.n	80023fa <__iar_annotation$$branch+0x32>
 8002412:	7c28      	ldrb	r0, [r5, #16]
 8002414:	4788      	blx	r1
 8002416:	e7f0      	b.n	80023fa <__iar_annotation$$branch+0x32>
 8002418:	6868      	ldr	r0, [r5, #4]
 800241a:	6801      	ldr	r1, [r0, #0]
 800241c:	2201      	movs	r2, #1
 800241e:	0b0b      	lsrs	r3, r1, #12
 8002420:	4013      	ands	r3, r2
 8002422:	d0a1      	beq.n	8002368 <__iar_annotation$$branch+0xe>
 8002424:	078b      	lsls	r3, r1, #30
 8002426:	0f9b      	lsrs	r3, r3, #30
 8002428:	2b01      	cmp	r3, #1
 800242a:	d101      	bne.n	8002430 <__iar_annotation$$branch+0x68>
 800242c:	2300      	movs	r3, #0
 800242e:	e000      	b.n	8002432 <__iar_annotation$$branch+0x6a>
 8002430:	2320      	movs	r3, #32
 8002432:	2420      	movs	r4, #32
 8002434:	43a1      	bics	r1, r4
 8002436:	430b      	orrs	r3, r1
 8002438:	6003      	str	r3, [r0, #0]
 800243a:	772a      	strb	r2, [r5, #28]
 800243c:	83ef      	strh	r7, [r5, #30]
 800243e:	24fa      	movs	r4, #250	@ 0xfa
 8002440:	0064      	lsls	r4, r4, #1
 8002442:	2043      	movs	r0, #67	@ 0x43
 8002444:	7468      	strb	r0, [r5, #17]
 8002446:	e78f      	b.n	8002368 <__iar_annotation$$branch+0xe>
 8002448:	4668      	mov	r0, sp
 800244a:	7b00      	ldrb	r0, [r0, #12]
 800244c:	2811      	cmp	r0, #17
 800244e:	d135      	bne.n	80024bc <__iar_annotation$$branch+0xf4>
 8002450:	8ea8      	ldrh	r0, [r5, #52]	@ 0x34
 8002452:	0bc2      	lsrs	r2, r0, #15
 8002454:	d12c      	bne.n	80024b0 <__iar_annotation$$branch+0xe8>
 8002456:	2607      	movs	r6, #7
 8002458:	0b02      	lsrs	r2, r0, #12
 800245a:	4232      	tst	r2, r6
 800245c:	d028      	beq.n	80024b0 <__iar_annotation$$branch+0xe8>
 800245e:	06c2      	lsls	r2, r0, #27
 8002460:	0ed2      	lsrs	r2, r2, #27
 8002462:	2a01      	cmp	r2, #1
 8002464:	d124      	bne.n	80024b0 <__iar_annotation$$branch+0xe8>
 8002466:	2200      	movs	r2, #0
 8002468:	4bc1      	ldr	r3, [pc, #772]	@ (8002770 <__iar_annotation$$branch+0x3a8>)
 800246a:	18eb      	adds	r3, r5, r3
 800246c:	709a      	strb	r2, [r3, #2]
 800246e:	696a      	ldr	r2, [r5, #20]
 8002470:	4311      	orrs	r1, r2
 8002472:	6169      	str	r1, [r5, #20]
 8002474:	0600      	lsls	r0, r0, #24
 8002476:	0f81      	lsrs	r1, r0, #30
 8002478:	4668      	mov	r0, sp
 800247a:	7b40      	ldrb	r0, [r0, #13]
 800247c:	f7fe fcee 	bl	8000e5c <PE_ExtRevisionInteroperability>
 8002480:	8ea8      	ldrh	r0, [r5, #52]	@ 0x34
 8002482:	0b00      	lsrs	r0, r0, #12
 8002484:	4006      	ands	r6, r0
 8002486:	00b3      	lsls	r3, r6, #2
 8002488:	6ba8      	ldr	r0, [r5, #56]	@ 0x38
 800248a:	1c82      	adds	r2, r0, #2
 800248c:	2104      	movs	r1, #4
 800248e:	7c28      	ldrb	r0, [r5, #16]
 8002490:	68ae      	ldr	r6, [r5, #8]
 8002492:	69b6      	ldr	r6, [r6, #24]
 8002494:	47b0      	blx	r6
 8002496:	2001      	movs	r0, #1
 8002498:	7728      	strb	r0, [r5, #28]
 800249a:	6868      	ldr	r0, [r5, #4]
 800249c:	6801      	ldr	r1, [r0, #0]
 800249e:	2210      	movs	r2, #16
 80024a0:	4391      	bics	r1, r2
 80024a2:	6001      	str	r1, [r0, #0]
 80024a4:	2044      	movs	r0, #68	@ 0x44
 80024a6:	7468      	strb	r0, [r5, #17]
 80024a8:	4668      	mov	r0, sp
 80024aa:	7b00      	ldrb	r0, [r0, #12]
 80024ac:	2814      	cmp	r0, #20
 80024ae:	d005      	beq.n	80024bc <__iar_annotation$$branch+0xf4>
 80024b0:	2014      	movs	r0, #20
 80024b2:	4669      	mov	r1, sp
 80024b4:	7308      	strb	r0, [r1, #12]
 80024b6:	0028      	movs	r0, r5
 80024b8:	f7fe fb81 	bl	8000bbe <PE_Clear_RxEvent>
 80024bc:	8be8      	ldrh	r0, [r5, #30]
 80024be:	03a1      	lsls	r1, r4, #14
 80024c0:	4288      	cmp	r0, r1
 80024c2:	d102      	bne.n	80024ca <__iar_annotation$$branch+0x102>
 80024c4:	200f      	movs	r0, #15
 80024c6:	7468      	strb	r0, [r5, #17]
 80024c8:	2400      	movs	r4, #0
 80024ca:	e74d      	b.n	8002368 <__iar_annotation$$branch+0xe>
 80024cc:	466a      	mov	r2, sp
 80024ce:	0029      	movs	r1, r5
 80024d0:	3118      	adds	r1, #24
 80024d2:	7c28      	ldrb	r0, [r5, #16]
 80024d4:	68ab      	ldr	r3, [r5, #8]
 80024d6:	6a1b      	ldr	r3, [r3, #32]
 80024d8:	4798      	blx	r3
 80024da:	6968      	ldr	r0, [r5, #20]
 80024dc:	2118      	movs	r1, #24
 80024de:	4388      	bics	r0, r1
 80024e0:	9900      	ldr	r1, [sp, #0]
 80024e2:	00c9      	lsls	r1, r1, #3
 80024e4:	2218      	movs	r2, #24
 80024e6:	400a      	ands	r2, r1
 80024e8:	4302      	orrs	r2, r0
 80024ea:	616a      	str	r2, [r5, #20]
 80024ec:	2045      	movs	r0, #69	@ 0x45
 80024ee:	e7ea      	b.n	80024c6 <__iar_annotation$$branch+0xfe>
 80024f0:	6968      	ldr	r0, [r5, #20]
 80024f2:	0401      	lsls	r1, r0, #16
 80024f4:	0fc9      	lsrs	r1, r1, #31
 80024f6:	d001      	beq.n	80024fc <__iar_annotation$$branch+0x134>
 80024f8:	2002      	movs	r0, #2
 80024fa:	e000      	b.n	80024fe <__iar_annotation$$branch+0x136>
 80024fc:	2000      	movs	r0, #0
 80024fe:	9002      	str	r0, [sp, #8]
 8002500:	2046      	movs	r0, #70	@ 0x46
 8002502:	9001      	str	r0, [sp, #4]
 8002504:	2001      	movs	r0, #1
 8002506:	9000      	str	r0, [sp, #0]
 8002508:	002b      	movs	r3, r5
 800250a:	3318      	adds	r3, #24
 800250c:	2202      	movs	r2, #2
 800250e:	2100      	movs	r1, #0
 8002510:	0028      	movs	r0, r5
 8002512:	f7ff f95c 	bl	80017ce <PE_Send_DataMessage>
 8002516:	2800      	cmp	r0, #0
 8002518:	d105      	bne.n	8002526 <__iar_annotation$$branch+0x15e>
 800251a:	6968      	ldr	r0, [r5, #20]
 800251c:	4995      	ldr	r1, [pc, #596]	@ (8002774 <__iar_annotation$$branch+0x3ac>)
 800251e:	4001      	ands	r1, r0
 8002520:	6169      	str	r1, [r5, #20]
 8002522:	83ee      	strh	r6, [r5, #30]
 8002524:	241b      	movs	r4, #27
 8002526:	e71f      	b.n	8002368 <__iar_annotation$$branch+0xe>
 8002528:	4669      	mov	r1, sp
 800252a:	7b09      	ldrb	r1, [r1, #12]
 800252c:	2911      	cmp	r1, #17
 800252e:	d148      	bne.n	80025c2 <__iar_annotation$$branch+0x1fa>
 8002530:	8ea9      	ldrh	r1, [r5, #52]	@ 0x34
 8002532:	4201      	tst	r1, r0
 8002534:	d145      	bne.n	80025c2 <__iar_annotation$$branch+0x1fa>
 8002536:	20fa      	movs	r0, #250	@ 0xfa
 8002538:	0040      	lsls	r0, r0, #1
 800253a:	261f      	movs	r6, #31
 800253c:	221f      	movs	r2, #31
 800253e:	400a      	ands	r2, r1
 8002540:	1e92      	subs	r2, r2, #2
 8002542:	2a01      	cmp	r2, #1
 8002544:	d917      	bls.n	8002576 <__iar_annotation$$branch+0x1ae>
 8002546:	1e92      	subs	r2, r2, #2
 8002548:	d001      	beq.n	800254e <__iar_annotation$$branch+0x186>
 800254a:	3a08      	subs	r2, #8
 800254c:	d125      	bne.n	800259a <__iar_annotation$$branch+0x1d2>
 800254e:	686a      	ldr	r2, [r5, #4]
 8002550:	6812      	ldr	r2, [r2, #0]
 8002552:	0552      	lsls	r2, r2, #21
 8002554:	0f52      	lsrs	r2, r2, #29
 8002556:	2a03      	cmp	r2, #3
 8002558:	d004      	beq.n	8002564 <__iar_annotation$$branch+0x19c>
 800255a:	2143      	movs	r1, #67	@ 0x43
 800255c:	7469      	strb	r1, [r5, #17]
 800255e:	83ef      	strh	r7, [r5, #30]
 8002560:	0004      	movs	r4, r0
 8002562:	e014      	b.n	800258e <__iar_annotation$$branch+0x1c6>
 8002564:	4031      	ands	r1, r6
 8002566:	290c      	cmp	r1, #12
 8002568:	d101      	bne.n	800256e <__iar_annotation$$branch+0x1a6>
 800256a:	2049      	movs	r0, #73	@ 0x49
 800256c:	e000      	b.n	8002570 <__iar_annotation$$branch+0x1a8>
 800256e:	2003      	movs	r0, #3
 8002570:	7468      	strb	r0, [r5, #17]
 8002572:	2400      	movs	r4, #0
 8002574:	e00b      	b.n	800258e <__iar_annotation$$branch+0x1c6>
 8002576:	83ef      	strh	r7, [r5, #30]
 8002578:	0004      	movs	r4, r0
 800257a:	2104      	movs	r1, #4
 800257c:	0028      	movs	r0, r5
 800257e:	f7ff f846 	bl	800160e <PE_SetPowerNegotiation>
 8002582:	2047      	movs	r0, #71	@ 0x47
 8002584:	7468      	strb	r0, [r5, #17]
 8002586:	4668      	mov	r0, sp
 8002588:	7b00      	ldrb	r0, [r0, #12]
 800258a:	2814      	cmp	r0, #20
 800258c:	d005      	beq.n	800259a <__iar_annotation$$branch+0x1d2>
 800258e:	2014      	movs	r0, #20
 8002590:	4669      	mov	r1, sp
 8002592:	7308      	strb	r0, [r1, #12]
 8002594:	0028      	movs	r0, r5
 8002596:	f7fe fb12 	bl	8000bbe <PE_Clear_RxEvent>
 800259a:	8ea8      	ldrh	r0, [r5, #52]	@ 0x34
 800259c:	4006      	ands	r6, r0
 800259e:	2e02      	cmp	r6, #2
 80025a0:	d009      	beq.n	80025b6 <__iar_annotation$$branch+0x1ee>
 80025a2:	2e03      	cmp	r6, #3
 80025a4:	d009      	beq.n	80025ba <__iar_annotation$$branch+0x1f2>
 80025a6:	2e04      	cmp	r6, #4
 80025a8:	d003      	beq.n	80025b2 <__iar_annotation$$branch+0x1ea>
 80025aa:	2e0c      	cmp	r6, #12
 80025ac:	d109      	bne.n	80025c2 <__iar_annotation$$branch+0x1fa>
 80025ae:	2103      	movs	r1, #3
 80025b0:	e004      	b.n	80025bc <__iar_annotation$$branch+0x1f4>
 80025b2:	2102      	movs	r1, #2
 80025b4:	e002      	b.n	80025bc <__iar_annotation$$branch+0x1f4>
 80025b6:	2104      	movs	r1, #4
 80025b8:	e000      	b.n	80025bc <__iar_annotation$$branch+0x1f4>
 80025ba:	2101      	movs	r1, #1
 80025bc:	7c28      	ldrb	r0, [r5, #16]
 80025be:	f7fe f893 	bl	80006e8 <USBPD_PE_Notification>
 80025c2:	8be8      	ldrh	r0, [r5, #30]
 80025c4:	2180      	movs	r1, #128	@ 0x80
 80025c6:	0209      	lsls	r1, r1, #8
 80025c8:	4288      	cmp	r0, r1
 80025ca:	d1ac      	bne.n	8002526 <__iar_annotation$$branch+0x15e>
 80025cc:	e77a      	b.n	80024c4 <__iar_annotation$$branch+0xfc>
 80025ce:	4668      	mov	r0, sp
 80025d0:	7b00      	ldrb	r0, [r0, #12]
 80025d2:	2811      	cmp	r0, #17
 80025d4:	d1f5      	bne.n	80025c2 <__iar_annotation$$branch+0x1fa>
 80025d6:	8ea8      	ldrh	r0, [r5, #52]	@ 0x34
 80025d8:	499f      	ldr	r1, [pc, #636]	@ (8002858 <__iar_annotation$$branch+0x490>)
 80025da:	4001      	ands	r1, r0
 80025dc:	2906      	cmp	r1, #6
 80025de:	d1f0      	bne.n	80025c2 <__iar_annotation$$branch+0x1fa>
 80025e0:	2014      	movs	r0, #20
 80025e2:	4669      	mov	r1, sp
 80025e4:	7308      	strb	r0, [r1, #12]
 80025e6:	0028      	movs	r0, r5
 80025e8:	f7fe fae9 	bl	8000bbe <PE_Clear_RxEvent>
 80025ec:	2103      	movs	r1, #3
 80025ee:	0028      	movs	r0, r5
 80025f0:	f7ff f80d 	bl	800160e <PE_SetPowerNegotiation>
 80025f4:	2110      	movs	r1, #16
 80025f6:	7c28      	ldrb	r0, [r5, #16]
 80025f8:	f7fe f876 	bl	80006e8 <USBPD_PE_Notification>
 80025fc:	6868      	ldr	r0, [r5, #4]
 80025fe:	6800      	ldr	r0, [r0, #0]
 8002600:	0401      	lsls	r1, r0, #16
 8002602:	0fc9      	lsrs	r1, r1, #31
 8002604:	d002      	beq.n	800260c <__iar_annotation$$branch+0x244>
 8002606:	6828      	ldr	r0, [r5, #0]
 8002608:	6801      	ldr	r1, [r0, #0]
 800260a:	e000      	b.n	800260e <__iar_annotation$$branch+0x246>
 800260c:	2101      	movs	r1, #1
 800260e:	4668      	mov	r0, sp
 8002610:	7b40      	ldrb	r0, [r0, #13]
 8002612:	f003 f9fb 	bl	8005a0c <USBPD_PRL_SOPCapability>
 8002616:	2000      	movs	r0, #0
 8002618:	84a8      	strh	r0, [r5, #36]	@ 0x24
 800261a:	2003      	movs	r0, #3
 800261c:	6969      	ldr	r1, [r5, #20]
 800261e:	08c9      	lsrs	r1, r1, #3
 8002620:	4001      	ands	r1, r0
 8002622:	2903      	cmp	r1, #3
 8002624:	d101      	bne.n	800262a <__iar_annotation$$branch+0x262>
 8002626:	498d      	ldr	r1, [pc, #564]	@ (800285c <__iar_annotation$$branch+0x494>)
 8002628:	84a9      	strh	r1, [r5, #36]	@ 0x24
 800262a:	7468      	strb	r0, [r5, #17]
 800262c:	2400      	movs	r4, #0
 800262e:	e7c8      	b.n	80025c2 <__iar_annotation$$branch+0x1fa>
 8002630:	a903      	add	r1, sp, #12
 8002632:	0028      	movs	r0, r5
 8002634:	f001 fbac 	bl	8003d90 <PE_StateMachine_VDMCable>
 8002638:	e695      	b.n	8002366 <__iar_annotation$$branch+0xc>
 800263a:	2601      	movs	r6, #1
 800263c:	6868      	ldr	r0, [r5, #4]
 800263e:	6800      	ldr	r0, [r0, #0]
 8002640:	0bc0      	lsrs	r0, r0, #15
 8002642:	4030      	ands	r0, r6
 8002644:	d006      	beq.n	8002654 <__iar_annotation$$branch+0x28c>
 8002646:	68a8      	ldr	r0, [r5, #8]
 8002648:	6b02      	ldr	r2, [r0, #48]	@ 0x30
 800264a:	2a00      	cmp	r2, #0
 800264c:	d002      	beq.n	8002654 <__iar_annotation$$branch+0x28c>
 800264e:	2100      	movs	r1, #0
 8002650:	7c28      	ldrb	r0, [r5, #16]
 8002652:	4790      	blx	r2
 8002654:	6868      	ldr	r0, [r5, #4]
 8002656:	6801      	ldr	r1, [r0, #0]
 8002658:	2210      	movs	r2, #16
 800265a:	4391      	bics	r1, r2
 800265c:	6001      	str	r1, [r0, #0]
 800265e:	2101      	movs	r1, #1
 8002660:	0028      	movs	r0, r5
 8002662:	f7fe ffd4 	bl	800160e <PE_SetPowerNegotiation>
 8002666:	4842      	ldr	r0, [pc, #264]	@ (8002770 <__iar_annotation$$branch+0x3a8>)
 8002668:	1829      	adds	r1, r5, r0
 800266a:	7888      	ldrb	r0, [r1, #2]
 800266c:	2803      	cmp	r0, #3
 800266e:	d309      	bcc.n	8002684 <__iar_annotation$$branch+0x2bc>
 8002670:	6968      	ldr	r0, [r5, #20]
 8002672:	0880      	lsrs	r0, r0, #2
 8002674:	4006      	ands	r6, r0
 8002676:	d003      	beq.n	8002680 <__iar_annotation$$branch+0x2b8>
 8002678:	68a8      	ldr	r0, [r5, #8]
 800267a:	6b40      	ldr	r0, [r0, #52]	@ 0x34
 800267c:	2800      	cmp	r0, #0
 800267e:	d171      	bne.n	8002764 <__iar_annotation$$branch+0x39c>
 8002680:	2000      	movs	r0, #0
 8002682:	e6df      	b.n	8002444 <__iar_annotation$$branch+0x7c>
 8002684:	1c40      	adds	r0, r0, #1
 8002686:	7088      	strb	r0, [r1, #2]
 8002688:	2105      	movs	r1, #5
 800268a:	0028      	movs	r0, r5
 800268c:	f7fe fa32 	bl	8000af4 <PE_Send_RESET>
 8002690:	4873      	ldr	r0, [pc, #460]	@ (8002860 <__iar_annotation$$branch+0x498>)
 8002692:	83e8      	strh	r0, [r5, #30]
 8002694:	2201      	movs	r2, #1
 8002696:	2101      	movs	r1, #1
 8002698:	0028      	movs	r0, r5
 800269a:	f7fe ffaf 	bl	80015fc <PE_CallHardResetCallback>
 800269e:	209b      	movs	r0, #155	@ 0x9b
 80026a0:	e711      	b.n	80024c6 <__iar_annotation$$branch+0xfe>
 80026a2:	6868      	ldr	r0, [r5, #4]
 80026a4:	6800      	ldr	r0, [r0, #0]
 80026a6:	0401      	lsls	r1, r0, #16
 80026a8:	0fc9      	lsrs	r1, r1, #31
 80026aa:	d006      	beq.n	80026ba <__iar_annotation$$branch+0x2f2>
 80026ac:	68a8      	ldr	r0, [r5, #8]
 80026ae:	6b02      	ldr	r2, [r0, #48]	@ 0x30
 80026b0:	2a00      	cmp	r2, #0
 80026b2:	d002      	beq.n	80026ba <__iar_annotation$$branch+0x2f2>
 80026b4:	2100      	movs	r1, #0
 80026b6:	7c28      	ldrb	r0, [r5, #16]
 80026b8:	4790      	blx	r2
 80026ba:	2200      	movs	r2, #0
 80026bc:	2101      	movs	r1, #1
 80026be:	0028      	movs	r0, r5
 80026c0:	f7fe ff9c 	bl	80015fc <PE_CallHardResetCallback>
 80026c4:	4866      	ldr	r0, [pc, #408]	@ (8002860 <__iar_annotation$$branch+0x498>)
 80026c6:	83e8      	strh	r0, [r5, #30]
 80026c8:	e7e9      	b.n	800269e <__iar_annotation$$branch+0x2d6>
 80026ca:	2100      	movs	r1, #0
 80026cc:	4668      	mov	r0, sp
 80026ce:	7b40      	ldrb	r0, [r0, #13]
 80026d0:	68aa      	ldr	r2, [r5, #8]
 80026d2:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80026d4:	4790      	blx	r2
 80026d6:	2801      	cmp	r0, #1
 80026d8:	d10d      	bne.n	80026f6 <__iar_annotation$$branch+0x32e>
 80026da:	4862      	ldr	r0, [pc, #392]	@ (8002864 <__iar_annotation$$branch+0x49c>)
 80026dc:	83e8      	strh	r0, [r5, #30]
 80026de:	2169      	movs	r1, #105	@ 0x69
 80026e0:	4668      	mov	r0, sp
 80026e2:	7b40      	ldrb	r0, [r0, #13]
 80026e4:	f7fe f800 	bl	80006e8 <USBPD_PE_Notification>
 80026e8:	2040      	movs	r0, #64	@ 0x40
 80026ea:	7468      	strb	r0, [r5, #17]
 80026ec:	2400      	movs	r4, #0
 80026ee:	2113      	movs	r1, #19
 80026f0:	7c28      	ldrb	r0, [r5, #16]
 80026f2:	f7fd fff9 	bl	80006e8 <USBPD_PE_Notification>
 80026f6:	8be8      	ldrh	r0, [r5, #30]
 80026f8:	2180      	movs	r1, #128	@ 0x80
 80026fa:	0209      	lsls	r1, r1, #8
 80026fc:	4288      	cmp	r0, r1
 80026fe:	d135      	bne.n	800276c <__iar_annotation$$branch+0x3a4>
 8002700:	e01e      	b.n	8002740 <__iar_annotation$$branch+0x378>
 8002702:	2101      	movs	r1, #1
 8002704:	4668      	mov	r0, sp
 8002706:	7b40      	ldrb	r0, [r0, #13]
 8002708:	68aa      	ldr	r2, [r5, #8]
 800270a:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 800270c:	4790      	blx	r2
 800270e:	2801      	cmp	r0, #1
 8002710:	d111      	bne.n	8002736 <__iar_annotation$$branch+0x36e>
 8002712:	0028      	movs	r0, r5
 8002714:	f7fe fb01 	bl	8000d1a <PE_Reset_HardReset>
 8002718:	2205      	movs	r2, #5
 800271a:	2100      	movs	r1, #0
 800271c:	0028      	movs	r0, r5
 800271e:	f7fe ff6d 	bl	80015fc <PE_CallHardResetCallback>
 8002722:	2168      	movs	r1, #104	@ 0x68
 8002724:	4668      	mov	r0, sp
 8002726:	7b40      	ldrb	r0, [r0, #13]
 8002728:	f7fd ffde 	bl	80006e8 <USBPD_PE_Notification>
 800272c:	83ef      	strh	r7, [r5, #30]
 800272e:	24fa      	movs	r4, #250	@ 0xfa
 8002730:	0064      	lsls	r4, r4, #1
 8002732:	2043      	movs	r0, #67	@ 0x43
 8002734:	7468      	strb	r0, [r5, #17]
 8002736:	8be8      	ldrh	r0, [r5, #30]
 8002738:	2180      	movs	r1, #128	@ 0x80
 800273a:	0209      	lsls	r1, r1, #8
 800273c:	4288      	cmp	r0, r1
 800273e:	d115      	bne.n	800276c <__iar_annotation$$branch+0x3a4>
 8002740:	2206      	movs	r2, #6
 8002742:	2100      	movs	r1, #0
 8002744:	0028      	movs	r0, r5
 8002746:	f7fe ff59 	bl	80015fc <PE_CallHardResetCallback>
 800274a:	4809      	ldr	r0, [pc, #36]	@ (8002770 <__iar_annotation$$branch+0x3a8>)
 800274c:	1828      	adds	r0, r5, r0
 800274e:	7880      	ldrb	r0, [r0, #2]
 8002750:	2803      	cmp	r0, #3
 8002752:	d200      	bcs.n	8002756 <__iar_annotation$$branch+0x38e>
 8002754:	e6b6      	b.n	80024c4 <__iar_annotation$$branch+0xfc>
 8002756:	6968      	ldr	r0, [r5, #20]
 8002758:	0741      	lsls	r1, r0, #29
 800275a:	0fc9      	lsrs	r1, r1, #31
 800275c:	d004      	beq.n	8002768 <__iar_annotation$$branch+0x3a0>
 800275e:	68a8      	ldr	r0, [r5, #8]
 8002760:	6b40      	ldr	r0, [r0, #52]	@ 0x34
 8002762:	2800      	cmp	r0, #0
 8002764:	d000      	beq.n	8002768 <__iar_annotation$$branch+0x3a0>
 8002766:	e0fa      	b.n	800295e <__iar_annotation$$branch+0x596>
 8002768:	2400      	movs	r4, #0
 800276a:	746c      	strb	r4, [r5, #17]
 800276c:	e5fc      	b.n	8002368 <__iar_annotation$$branch+0xe>
 800276e:	bf00      	nop
 8002770:	0000025e 	.word	0x0000025e
 8002774:	ffff7fff 	.word	0xffff7fff
 8002778:	2000      	movs	r0, #0
 800277a:	9000      	str	r0, [sp, #0]
 800277c:	2303      	movs	r3, #3
 800277e:	2203      	movs	r2, #3
 8002780:	2100      	movs	r1, #0
 8002782:	0028      	movs	r0, r5
 8002784:	f7fe fff8 	bl	8001778 <PE_Send_CtrlMessage>
 8002788:	2800      	cmp	r0, #0
 800278a:	d1ef      	bne.n	800276c <__iar_annotation$$branch+0x3a4>
 800278c:	2001      	movs	r0, #1
 800278e:	7728      	strb	r0, [r5, #28]
 8002790:	e654      	b.n	800243c <__iar_annotation$$branch+0x74>
 8002792:	6868      	ldr	r0, [r5, #4]
 8002794:	6800      	ldr	r0, [r0, #0]
 8002796:	0540      	lsls	r0, r0, #21
 8002798:	0f40      	lsrs	r0, r0, #29
 800279a:	2804      	cmp	r0, #4
 800279c:	d100      	bne.n	80027a0 <__iar_annotation$$branch+0x3d8>
 800279e:	e691      	b.n	80024c4 <__iar_annotation$$branch+0xfc>
 80027a0:	2000      	movs	r0, #0
 80027a2:	9000      	str	r0, [sp, #0]
 80027a4:	2350      	movs	r3, #80	@ 0x50
 80027a6:	220d      	movs	r2, #13
 80027a8:	2031      	movs	r0, #49	@ 0x31
 80027aa:	5c29      	ldrb	r1, [r5, r0]
 80027ac:	0028      	movs	r0, r5
 80027ae:	f7fe ffe3 	bl	8001778 <PE_Send_CtrlMessage>
 80027b2:	2800      	cmp	r0, #0
 80027b4:	d107      	bne.n	80027c6 <__iar_annotation$$branch+0x3fe>
 80027b6:	2003      	movs	r0, #3
 80027b8:	7728      	strb	r0, [r5, #28]
 80027ba:	83ee      	strh	r6, [r5, #30]
 80027bc:	241b      	movs	r4, #27
 80027be:	2130      	movs	r1, #48	@ 0x30
 80027c0:	7c28      	ldrb	r0, [r5, #16]
 80027c2:	f7fd ff91 	bl	80006e8 <USBPD_PE_Notification>
 80027c6:	e5cf      	b.n	8002368 <__iar_annotation$$branch+0xe>
 80027c8:	4668      	mov	r0, sp
 80027ca:	7b00      	ldrb	r0, [r0, #12]
 80027cc:	2814      	cmp	r0, #20
 80027ce:	d017      	beq.n	8002800 <__iar_annotation$$branch+0x438>
 80027d0:	2030      	movs	r0, #48	@ 0x30
 80027d2:	5c28      	ldrb	r0, [r5, r0]
 80027d4:	2131      	movs	r1, #49	@ 0x31
 80027d6:	5c69      	ldrb	r1, [r5, r1]
 80027d8:	4288      	cmp	r0, r1
 80027da:	d111      	bne.n	8002800 <__iar_annotation$$branch+0x438>
 80027dc:	8ea8      	ldrh	r0, [r5, #52]	@ 0x34
 80027de:	491e      	ldr	r1, [pc, #120]	@ (8002858 <__iar_annotation$$branch+0x490>)
 80027e0:	4001      	ands	r1, r0
 80027e2:	2903      	cmp	r1, #3
 80027e4:	d10c      	bne.n	8002800 <__iar_annotation$$branch+0x438>
 80027e6:	2001      	movs	r0, #1
 80027e8:	7728      	strb	r0, [r5, #28]
 80027ea:	83ef      	strh	r7, [r5, #30]
 80027ec:	24fa      	movs	r4, #250	@ 0xfa
 80027ee:	0064      	lsls	r4, r4, #1
 80027f0:	2043      	movs	r0, #67	@ 0x43
 80027f2:	7468      	strb	r0, [r5, #17]
 80027f4:	2014      	movs	r0, #20
 80027f6:	4669      	mov	r1, sp
 80027f8:	7308      	strb	r0, [r1, #12]
 80027fa:	0028      	movs	r0, r5
 80027fc:	f7fe f9df 	bl	8000bbe <PE_Clear_RxEvent>
 8002800:	e6df      	b.n	80025c2 <__iar_annotation$$branch+0x1fa>
 8002802:	9400      	str	r4, [sp, #0]
 8002804:	2343      	movs	r3, #67	@ 0x43
 8002806:	2207      	movs	r2, #7
 8002808:	2100      	movs	r1, #0
 800280a:	0028      	movs	r0, r5
 800280c:	f7fe ffb4 	bl	8001778 <PE_Send_CtrlMessage>
 8002810:	2800      	cmp	r0, #0
 8002812:	d11f      	bne.n	8002854 <__iar_annotation$$branch+0x48c>
 8002814:	2006      	movs	r0, #6
 8002816:	7728      	strb	r0, [r5, #28]
 8002818:	83ee      	strh	r6, [r5, #30]
 800281a:	241b      	movs	r4, #27
 800281c:	210b      	movs	r1, #11
 800281e:	e7cf      	b.n	80027c0 <__iar_annotation$$branch+0x3f8>
 8002820:	4668      	mov	r0, sp
 8002822:	7b00      	ldrb	r0, [r0, #12]
 8002824:	2811      	cmp	r0, #17
 8002826:	d115      	bne.n	8002854 <__iar_annotation$$branch+0x48c>
 8002828:	8ea8      	ldrh	r0, [r5, #52]	@ 0x34
 800282a:	490b      	ldr	r1, [pc, #44]	@ (8002858 <__iar_annotation$$branch+0x490>)
 800282c:	4001      	ands	r1, r0
 800282e:	2906      	cmp	r1, #6
 8002830:	d110      	bne.n	8002854 <__iar_annotation$$branch+0x48c>
 8002832:	212c      	movs	r1, #44	@ 0x2c
 8002834:	7c28      	ldrb	r0, [r5, #16]
 8002836:	f7fd ff57 	bl	80006e8 <USBPD_PE_Notification>
 800283a:	2003      	movs	r0, #3
 800283c:	7468      	strb	r0, [r5, #17]
 800283e:	2400      	movs	r4, #0
 8002840:	4668      	mov	r0, sp
 8002842:	7b00      	ldrb	r0, [r0, #12]
 8002844:	2814      	cmp	r0, #20
 8002846:	d005      	beq.n	8002854 <__iar_annotation$$branch+0x48c>
 8002848:	2014      	movs	r0, #20
 800284a:	4669      	mov	r1, sp
 800284c:	7308      	strb	r0, [r1, #12]
 800284e:	0028      	movs	r0, r5
 8002850:	f7fe f9b5 	bl	8000bbe <PE_Clear_RxEvent>
 8002854:	e588      	b.n	8002368 <__iar_annotation$$branch+0xe>
 8002856:	bf00      	nop
 8002858:	0000f01f 	.word	0x0000f01f
 800285c:	0000a328 	.word	0x0000a328
 8002860:	000083e8 	.word	0x000083e8
 8002864:	000088e3 	.word	0x000088e3
 8002868:	2000      	movs	r0, #0
 800286a:	9000      	str	r0, [sp, #0]
 800286c:	2303      	movs	r3, #3
 800286e:	2204      	movs	r2, #4
 8002870:	2100      	movs	r1, #0
 8002872:	0028      	movs	r0, r5
 8002874:	f7fe ff80 	bl	8001778 <PE_Send_CtrlMessage>
 8002878:	e576      	b.n	8002368 <__iar_annotation$$branch+0xe>
 800287a:	4668      	mov	r0, sp
 800287c:	7800      	ldrb	r0, [r0, #0]
 800287e:	2804      	cmp	r0, #4
 8002880:	d006      	beq.n	8002890 <__iar_annotation$$branch+0x4c8>
 8002882:	2000      	movs	r0, #0
 8002884:	7728      	strb	r0, [r5, #28]
 8002886:	7469      	strb	r1, [r5, #17]
 8002888:	2120      	movs	r1, #32
 800288a:	7c28      	ldrb	r0, [r5, #16]
 800288c:	f7fd ff2c 	bl	80006e8 <USBPD_PE_Notification>
 8002890:	a903      	add	r1, sp, #12
 8002892:	0028      	movs	r0, r5
 8002894:	f000 fa1a 	bl	8002ccc <PE_StateMachine_SNK_ReadyWait>
 8002898:	e565      	b.n	8002366 <__iar_annotation$$branch+0xc>
 800289a:	68a8      	ldr	r0, [r5, #8]
 800289c:	6881      	ldr	r1, [r0, #8]
 800289e:	2900      	cmp	r1, #0
 80028a0:	d02e      	beq.n	8002900 <__iar_annotation$$branch+0x538>
 80028a2:	4668      	mov	r0, sp
 80028a4:	7b40      	ldrb	r0, [r0, #13]
 80028a6:	4788      	blx	r1
 80028a8:	280a      	cmp	r0, #10
 80028aa:	d002      	beq.n	80028b2 <__iar_annotation$$branch+0x4ea>
 80028ac:	280d      	cmp	r0, #13
 80028ae:	d022      	beq.n	80028f6 <__iar_annotation$$branch+0x52e>
 80028b0:	e026      	b.n	8002900 <__iar_annotation$$branch+0x538>
 80028b2:	2201      	movs	r2, #1
 80028b4:	2100      	movs	r1, #0
 80028b6:	7c28      	ldrb	r0, [r5, #16]
 80028b8:	68ab      	ldr	r3, [r5, #8]
 80028ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80028bc:	4798      	blx	r3
 80028be:	2000      	movs	r0, #0
 80028c0:	9000      	str	r0, [sp, #0]
 80028c2:	2359      	movs	r3, #89	@ 0x59
 80028c4:	2203      	movs	r2, #3
 80028c6:	2100      	movs	r1, #0
 80028c8:	0028      	movs	r0, r5
 80028ca:	f7fe ff55 	bl	8001778 <PE_Send_CtrlMessage>
 80028ce:	2800      	cmp	r0, #0
 80028d0:	d110      	bne.n	80028f4 <__iar_annotation$$branch+0x52c>
 80028d2:	2008      	movs	r0, #8
 80028d4:	7728      	strb	r0, [r5, #28]
 80028d6:	6868      	ldr	r0, [r5, #4]
 80028d8:	6801      	ldr	r1, [r0, #0]
 80028da:	2210      	movs	r2, #16
 80028dc:	430a      	orrs	r2, r1
 80028de:	6002      	str	r2, [r0, #0]
 80028e0:	2206      	movs	r2, #6
 80028e2:	2100      	movs	r1, #0
 80028e4:	7c28      	ldrb	r0, [r5, #16]
 80028e6:	68ab      	ldr	r3, [r5, #8]
 80028e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80028ea:	4798      	blx	r3
 80028ec:	48b0      	ldr	r0, [pc, #704]	@ (8002bb0 <__iar_annotation$$branch+0x7e8>)
 80028ee:	83e8      	strh	r0, [r5, #30]
 80028f0:	24e1      	movs	r4, #225	@ 0xe1
 80028f2:	00a4      	lsls	r4, r4, #2
 80028f4:	e538      	b.n	8002368 <__iar_annotation$$branch+0xe>
 80028f6:	2000      	movs	r0, #0
 80028f8:	9000      	str	r0, [sp, #0]
 80028fa:	2303      	movs	r3, #3
 80028fc:	220c      	movs	r2, #12
 80028fe:	e7b7      	b.n	8002870 <__iar_annotation$$branch+0x4a8>
 8002900:	202a      	movs	r0, #42	@ 0x2a
 8002902:	e5e0      	b.n	80024c6 <__iar_annotation$$branch+0xfe>
 8002904:	4668      	mov	r0, sp
 8002906:	7b00      	ldrb	r0, [r0, #12]
 8002908:	2811      	cmp	r0, #17
 800290a:	d119      	bne.n	8002940 <__iar_annotation$$branch+0x578>
 800290c:	8ea8      	ldrh	r0, [r5, #52]	@ 0x34
 800290e:	49c1      	ldr	r1, [pc, #772]	@ (8002c14 <__iar_annotation$$branch+0x84c>)
 8002910:	4001      	ands	r1, r0
 8002912:	2906      	cmp	r1, #6
 8002914:	d114      	bne.n	8002940 <__iar_annotation$$branch+0x578>
 8002916:	7f28      	ldrb	r0, [r5, #28]
 8002918:	2809      	cmp	r0, #9
 800291a:	d005      	beq.n	8002928 <__iar_annotation$$branch+0x560>
 800291c:	2209      	movs	r2, #9
 800291e:	2100      	movs	r1, #0
 8002920:	7c28      	ldrb	r0, [r5, #16]
 8002922:	68ab      	ldr	r3, [r5, #8]
 8002924:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002926:	4798      	blx	r3
 8002928:	2053      	movs	r0, #83	@ 0x53
 800292a:	7468      	strb	r0, [r5, #17]
 800292c:	4668      	mov	r0, sp
 800292e:	7b00      	ldrb	r0, [r0, #12]
 8002930:	2814      	cmp	r0, #20
 8002932:	d005      	beq.n	8002940 <__iar_annotation$$branch+0x578>
 8002934:	2014      	movs	r0, #20
 8002936:	4669      	mov	r1, sp
 8002938:	7308      	strb	r0, [r1, #12]
 800293a:	0028      	movs	r0, r5
 800293c:	f7fe f93f 	bl	8000bbe <PE_Clear_RxEvent>
 8002940:	8be8      	ldrh	r0, [r5, #30]
 8002942:	03a1      	lsls	r1, r4, #14
 8002944:	4288      	cmp	r0, r1
 8002946:	d1d5      	bne.n	80028f4 <__iar_annotation$$branch+0x52c>
 8002948:	220f      	movs	r2, #15
 800294a:	2100      	movs	r1, #0
 800294c:	7c28      	ldrb	r0, [r5, #16]
 800294e:	68ab      	ldr	r3, [r5, #8]
 8002950:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002952:	4798      	blx	r3
 8002954:	68a8      	ldr	r0, [r5, #8]
 8002956:	6b40      	ldr	r0, [r0, #52]	@ 0x34
 8002958:	2800      	cmp	r0, #0
 800295a:	d100      	bne.n	800295e <__iar_annotation$$branch+0x596>
 800295c:	e5b2      	b.n	80024c4 <__iar_annotation$$branch+0xfc>
 800295e:	2092      	movs	r0, #146	@ 0x92
 8002960:	e5b1      	b.n	80024c6 <__iar_annotation$$branch+0xfe>
 8002962:	0028      	movs	r0, r5
 8002964:	f7fe fe53 	bl	800160e <PE_SetPowerNegotiation>
 8002968:	220a      	movs	r2, #10
 800296a:	2100      	movs	r1, #0
 800296c:	7c28      	ldrb	r0, [r5, #16]
 800296e:	68ab      	ldr	r3, [r5, #8]
 8002970:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002972:	4798      	blx	r3
 8002974:	6868      	ldr	r0, [r5, #4]
 8002976:	7800      	ldrb	r0, [r0, #0]
 8002978:	0780      	lsls	r0, r0, #30
 800297a:	0f80      	lsrs	r0, r0, #30
 800297c:	2802      	cmp	r0, #2
 800297e:	d102      	bne.n	8002986 <__iar_annotation$$branch+0x5be>
 8002980:	7c28      	ldrb	r0, [r5, #16]
 8002982:	f003 f820 	bl	80059c6 <USBPD_PRL_SRCSetSinkNG>
 8002986:	2101      	movs	r1, #1
 8002988:	0028      	movs	r0, r5
 800298a:	f7fe f8d3 	bl	8000b34 <PE_ChangePowerRole>
 800298e:	7f28      	ldrb	r0, [r5, #28]
 8002990:	2809      	cmp	r0, #9
 8002992:	d005      	beq.n	80029a0 <__iar_annotation$$branch+0x5d8>
 8002994:	220b      	movs	r2, #11
 8002996:	2101      	movs	r1, #1
 8002998:	7c28      	ldrb	r0, [r5, #16]
 800299a:	68ab      	ldr	r3, [r5, #8]
 800299c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800299e:	4798      	blx	r3
 80029a0:	2000      	movs	r0, #0
 80029a2:	9000      	str	r0, [sp, #0]
 80029a4:	235b      	movs	r3, #91	@ 0x5b
 80029a6:	2206      	movs	r2, #6
 80029a8:	2100      	movs	r1, #0
 80029aa:	0028      	movs	r0, r5
 80029ac:	f7fe fee4 	bl	8001778 <PE_Send_CtrlMessage>
 80029b0:	2800      	cmp	r0, #0
 80029b2:	d108      	bne.n	80029c6 <__iar_annotation$$branch+0x5fe>
 80029b4:	220c      	movs	r2, #12
 80029b6:	2100      	movs	r1, #0
 80029b8:	7c28      	ldrb	r0, [r5, #16]
 80029ba:	68ab      	ldr	r3, [r5, #8]
 80029bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80029be:	4798      	blx	r3
 80029c0:	48c1      	ldr	r0, [pc, #772]	@ (8002cc8 <.text_3>)
 80029c2:	83e8      	strh	r0, [r5, #30]
 80029c4:	2414      	movs	r4, #20
 80029c6:	7c68      	ldrb	r0, [r5, #17]
 80029c8:	285b      	cmp	r0, #91	@ 0x5b
 80029ca:	d00f      	beq.n	80029ec <__iar_annotation$$branch+0x624>
 80029cc:	2100      	movs	r1, #0
 80029ce:	0028      	movs	r0, r5
 80029d0:	f7fe f8b0 	bl	8000b34 <PE_ChangePowerRole>
 80029d4:	2206      	movs	r2, #6
 80029d6:	2101      	movs	r1, #1
 80029d8:	7c28      	ldrb	r0, [r5, #16]
 80029da:	68ab      	ldr	r3, [r5, #8]
 80029dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80029de:	4798      	blx	r3
 80029e0:	2207      	movs	r2, #7
 80029e2:	2100      	movs	r1, #0
 80029e4:	7c28      	ldrb	r0, [r5, #16]
 80029e6:	68ab      	ldr	r3, [r5, #8]
 80029e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80029ea:	4798      	blx	r3
 80029ec:	e4bc      	b.n	8002368 <__iar_annotation$$branch+0xe>
 80029ee:	9400      	str	r4, [sp, #0]
 80029f0:	2358      	movs	r3, #88	@ 0x58
 80029f2:	220a      	movs	r2, #10
 80029f4:	2100      	movs	r1, #0
 80029f6:	0028      	movs	r0, r5
 80029f8:	f7fe febe 	bl	8001778 <PE_Send_CtrlMessage>
 80029fc:	2800      	cmp	r0, #0
 80029fe:	d105      	bne.n	8002a0c <__iar_annotation$$branch+0x644>
 8002a00:	2008      	movs	r0, #8
 8002a02:	7728      	strb	r0, [r5, #28]
 8002a04:	83ee      	strh	r6, [r5, #30]
 8002a06:	241b      	movs	r4, #27
 8002a08:	2202      	movs	r2, #2
 8002a0a:	e7ea      	b.n	80029e2 <__iar_annotation$$branch+0x61a>
 8002a0c:	220f      	movs	r2, #15
 8002a0e:	e7e8      	b.n	80029e2 <__iar_annotation$$branch+0x61a>
 8002a10:	4669      	mov	r1, sp
 8002a12:	7b09      	ldrb	r1, [r1, #12]
 8002a14:	2911      	cmp	r1, #17
 8002a16:	d10c      	bne.n	8002a32 <__iar_annotation$$branch+0x66a>
 8002a18:	8ea9      	ldrh	r1, [r5, #52]	@ 0x34
 8002a1a:	4201      	tst	r1, r0
 8002a1c:	d109      	bne.n	8002a32 <__iar_annotation$$branch+0x66a>
 8002a1e:	06c8      	lsls	r0, r1, #27
 8002a20:	0ec0      	lsrs	r0, r0, #27
 8002a22:	2803      	cmp	r0, #3
 8002a24:	d006      	beq.n	8002a34 <__iar_annotation$$branch+0x66c>
 8002a26:	2804      	cmp	r0, #4
 8002a28:	d02d      	beq.n	8002a86 <__iar_annotation$$branch+0x6be>
 8002a2a:	280c      	cmp	r0, #12
 8002a2c:	d029      	beq.n	8002a82 <__iar_annotation$$branch+0x6ba>
 8002a2e:	2810      	cmp	r0, #16
 8002a30:	d032      	beq.n	8002a98 <__iar_annotation$$branch+0x6d0>
 8002a32:	e0a5      	b.n	8002b80 <__iar_annotation$$branch+0x7b8>
 8002a34:	6868      	ldr	r0, [r5, #4]
 8002a36:	6801      	ldr	r1, [r0, #0]
 8002a38:	2210      	movs	r2, #16
 8002a3a:	430a      	orrs	r2, r1
 8002a3c:	6002      	str	r2, [r0, #0]
 8002a3e:	485c      	ldr	r0, [pc, #368]	@ (8002bb0 <__iar_annotation$$branch+0x7e8>)
 8002a40:	83e8      	strh	r0, [r5, #30]
 8002a42:	24e1      	movs	r4, #225	@ 0xe1
 8002a44:	00a4      	lsls	r4, r4, #2
 8002a46:	7f28      	ldrb	r0, [r5, #28]
 8002a48:	2809      	cmp	r0, #9
 8002a4a:	d005      	beq.n	8002a58 <__iar_annotation$$branch+0x690>
 8002a4c:	2206      	movs	r2, #6
 8002a4e:	2100      	movs	r1, #0
 8002a50:	7c28      	ldrb	r0, [r5, #16]
 8002a52:	68ab      	ldr	r3, [r5, #8]
 8002a54:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a56:	4798      	blx	r3
 8002a58:	2104      	movs	r1, #4
 8002a5a:	0028      	movs	r0, r5
 8002a5c:	f7fe fdd7 	bl	800160e <PE_SetPowerNegotiation>
 8002a60:	213a      	movs	r1, #58	@ 0x3a
 8002a62:	7c28      	ldrb	r0, [r5, #16]
 8002a64:	f7fd fe40 	bl	80006e8 <USBPD_PE_Notification>
 8002a68:	4668      	mov	r0, sp
 8002a6a:	7b00      	ldrb	r0, [r0, #12]
 8002a6c:	2814      	cmp	r0, #20
 8002a6e:	d005      	beq.n	8002a7c <__iar_annotation$$branch+0x6b4>
 8002a70:	2014      	movs	r0, #20
 8002a72:	4669      	mov	r1, sp
 8002a74:	7308      	strb	r0, [r1, #12]
 8002a76:	0028      	movs	r0, r5
 8002a78:	f7fe f8a1 	bl	8000bbe <PE_Clear_RxEvent>
 8002a7c:	2059      	movs	r0, #89	@ 0x59
 8002a7e:	7468      	strb	r0, [r5, #17]
 8002a80:	e07e      	b.n	8002b80 <__iar_annotation$$branch+0x7b8>
 8002a82:	213b      	movs	r1, #59	@ 0x3b
 8002a84:	e000      	b.n	8002a88 <__iar_annotation$$branch+0x6c0>
 8002a86:	2116      	movs	r1, #22
 8002a88:	7c28      	ldrb	r0, [r5, #16]
 8002a8a:	f7fd fe2d 	bl	80006e8 <USBPD_PE_Notification>
 8002a8e:	4668      	mov	r0, sp
 8002a90:	7b00      	ldrb	r0, [r0, #12]
 8002a92:	2814      	cmp	r0, #20
 8002a94:	d108      	bne.n	8002aa8 <__iar_annotation$$branch+0x6e0>
 8002a96:	e070      	b.n	8002b7a <__iar_annotation$$branch+0x7b2>
 8002a98:	2117      	movs	r1, #23
 8002a9a:	7c28      	ldrb	r0, [r5, #16]
 8002a9c:	f7fd fe24 	bl	80006e8 <USBPD_PE_Notification>
 8002aa0:	4668      	mov	r0, sp
 8002aa2:	7b00      	ldrb	r0, [r0, #12]
 8002aa4:	2814      	cmp	r0, #20
 8002aa6:	d068      	beq.n	8002b7a <__iar_annotation$$branch+0x7b2>
 8002aa8:	2014      	movs	r0, #20
 8002aaa:	4669      	mov	r1, sp
 8002aac:	7308      	strb	r0, [r1, #12]
 8002aae:	0028      	movs	r0, r5
 8002ab0:	f7fe f885 	bl	8000bbe <PE_Clear_RxEvent>
 8002ab4:	e061      	b.n	8002b7a <__iar_annotation$$branch+0x7b2>
 8002ab6:	2000      	movs	r0, #0
 8002ab8:	9004      	str	r0, [sp, #16]
 8002aba:	ab04      	add	r3, sp, #16
 8002abc:	aa05      	add	r2, sp, #20
 8002abe:	2100      	movs	r1, #0
 8002ac0:	7c28      	ldrb	r0, [r5, #16]
 8002ac2:	68ae      	ldr	r6, [r5, #8]
 8002ac4:	6976      	ldr	r6, [r6, #20]
 8002ac6:	47b0      	blx	r6
 8002ac8:	2104      	movs	r1, #4
 8002aca:	9804      	ldr	r0, [sp, #16]
 8002acc:	f7fe fdf2 	bl	80016b4 <PE_CheckDataSizeFromGetDataInfo>
 8002ad0:	2800      	cmp	r0, #0
 8002ad2:	d001      	beq.n	8002ad8 <__iar_annotation$$branch+0x710>
 8002ad4:	2003      	movs	r0, #3
 8002ad6:	e4b5      	b.n	8002444 <__iar_annotation$$branch+0x7c>
 8002ad8:	9002      	str	r0, [sp, #8]
 8002ada:	2003      	movs	r0, #3
 8002adc:	9001      	str	r0, [sp, #4]
 8002ade:	9804      	ldr	r0, [sp, #16]
 8002ae0:	0880      	lsrs	r0, r0, #2
 8002ae2:	9000      	str	r0, [sp, #0]
 8002ae4:	ab05      	add	r3, sp, #20
 8002ae6:	2201      	movs	r2, #1
 8002ae8:	2100      	movs	r1, #0
 8002aea:	0028      	movs	r0, r5
 8002aec:	f7fe fe6f 	bl	80017ce <PE_Send_DataMessage>
 8002af0:	e43a      	b.n	8002368 <__iar_annotation$$branch+0xe>
 8002af2:	2000      	movs	r0, #0
 8002af4:	9002      	str	r0, [sp, #8]
 8002af6:	2003      	movs	r0, #3
 8002af8:	9001      	str	r0, [sp, #4]
 8002afa:	2001      	movs	r0, #1
 8002afc:	9000      	str	r0, [sp, #0]
 8002afe:	002b      	movs	r3, r5
 8002b00:	332c      	adds	r3, #44	@ 0x2c
 8002b02:	2206      	movs	r2, #6
 8002b04:	2100      	movs	r1, #0
 8002b06:	0028      	movs	r0, r5
 8002b08:	f7fe fe61 	bl	80017ce <PE_Send_DataMessage>
 8002b0c:	2800      	cmp	r0, #0
 8002b0e:	d1ef      	bne.n	8002af0 <__iar_annotation$$branch+0x728>
 8002b10:	215d      	movs	r1, #93	@ 0x5d
 8002b12:	e655      	b.n	80027c0 <__iar_annotation$$branch+0x3f8>
 8002b14:	9400      	str	r4, [sp, #0]
 8002b16:	2366      	movs	r3, #102	@ 0x66
 8002b18:	2214      	movs	r2, #20
 8002b1a:	2100      	movs	r1, #0
 8002b1c:	0028      	movs	r0, r5
 8002b1e:	f7fe fe2b 	bl	8001778 <PE_Send_CtrlMessage>
 8002b22:	2800      	cmp	r0, #0
 8002b24:	d1e4      	bne.n	8002af0 <__iar_annotation$$branch+0x728>
 8002b26:	83ee      	strh	r6, [r5, #30]
 8002b28:	241b      	movs	r4, #27
 8002b2a:	214a      	movs	r1, #74	@ 0x4a
 8002b2c:	7c28      	ldrb	r0, [r5, #16]
 8002b2e:	f7fd fddb 	bl	80006e8 <USBPD_PE_Notification>
 8002b32:	200b      	movs	r0, #11
 8002b34:	7728      	strb	r0, [r5, #28]
 8002b36:	e7db      	b.n	8002af0 <__iar_annotation$$branch+0x728>
 8002b38:	4668      	mov	r0, sp
 8002b3a:	7b00      	ldrb	r0, [r0, #12]
 8002b3c:	2811      	cmp	r0, #17
 8002b3e:	d11f      	bne.n	8002b80 <__iar_annotation$$branch+0x7b8>
 8002b40:	8ea8      	ldrh	r0, [r5, #52]	@ 0x34
 8002b42:	0bc1      	lsrs	r1, r0, #15
 8002b44:	d01c      	beq.n	8002b80 <__iar_annotation$$branch+0x7b8>
 8002b46:	06c0      	lsls	r0, r0, #27
 8002b48:	0ec0      	lsrs	r0, r0, #27
 8002b4a:	280c      	cmp	r0, #12
 8002b4c:	d118      	bne.n	8002b80 <__iar_annotation$$branch+0x7b8>
 8002b4e:	2304      	movs	r3, #4
 8002b50:	6ba8      	ldr	r0, [r5, #56]	@ 0x38
 8002b52:	1d02      	adds	r2, r0, #4
 8002b54:	210a      	movs	r1, #10
 8002b56:	7c28      	ldrb	r0, [r5, #16]
 8002b58:	68ac      	ldr	r4, [r5, #8]
 8002b5a:	69a4      	ldr	r4, [r4, #24]
 8002b5c:	47a0      	blx	r4
 8002b5e:	4668      	mov	r0, sp
 8002b60:	7b00      	ldrb	r0, [r0, #12]
 8002b62:	2814      	cmp	r0, #20
 8002b64:	d005      	beq.n	8002b72 <__iar_annotation$$branch+0x7aa>
 8002b66:	2014      	movs	r0, #20
 8002b68:	4669      	mov	r1, sp
 8002b6a:	7308      	strb	r0, [r1, #12]
 8002b6c:	0028      	movs	r0, r5
 8002b6e:	f7fe f826 	bl	8000bbe <PE_Clear_RxEvent>
 8002b72:	214b      	movs	r1, #75	@ 0x4b
 8002b74:	7c28      	ldrb	r0, [r5, #16]
 8002b76:	f7fd fdb7 	bl	80006e8 <USBPD_PE_Notification>
 8002b7a:	2003      	movs	r0, #3
 8002b7c:	7468      	strb	r0, [r5, #17]
 8002b7e:	2400      	movs	r4, #0
 8002b80:	8be8      	ldrh	r0, [r5, #30]
 8002b82:	2180      	movs	r1, #128	@ 0x80
 8002b84:	0209      	lsls	r1, r1, #8
 8002b86:	4288      	cmp	r0, r1
 8002b88:	d1b2      	bne.n	8002af0 <__iar_annotation$$branch+0x728>
 8002b8a:	e041      	b.n	8002c10 <__iar_annotation$$branch+0x848>
 8002b8c:	4895      	ldr	r0, [pc, #596]	@ (8002de4 <.text_5>)
 8002b8e:	182f      	adds	r7, r5, r0
 8002b90:	9400      	str	r4, [sp, #0]
 8002b92:	2339      	movs	r3, #57	@ 0x39
 8002b94:	783a      	ldrb	r2, [r7, #0]
 8002b96:	2100      	movs	r1, #0
 8002b98:	0028      	movs	r0, r5
 8002b9a:	f7fe fded 	bl	8001778 <PE_Send_CtrlMessage>
 8002b9e:	2800      	cmp	r0, #0
 8002ba0:	d1a6      	bne.n	8002af0 <__iar_annotation$$branch+0x728>
 8002ba2:	7878      	ldrb	r0, [r7, #1]
 8002ba4:	7728      	strb	r0, [r5, #28]
 8002ba6:	2144      	movs	r1, #68	@ 0x44
 8002ba8:	7c28      	ldrb	r0, [r5, #16]
 8002baa:	f7fd fd9d 	bl	80006e8 <USBPD_PE_Notification>
 8002bae:	e4b8      	b.n	8002522 <__iar_annotation$$branch+0x15a>
 8002bb0:	00008384 	.word	0x00008384
 8002bb4:	4668      	mov	r0, sp
 8002bb6:	7b00      	ldrb	r0, [r0, #12]
 8002bb8:	2814      	cmp	r0, #20
 8002bba:	d024      	beq.n	8002c06 <__iar_annotation$$branch+0x83e>
 8002bbc:	8ea8      	ldrh	r0, [r5, #52]	@ 0x34
 8002bbe:	0bc0      	lsrs	r0, r0, #15
 8002bc0:	d00e      	beq.n	8002be0 <__iar_annotation$$branch+0x818>
 8002bc2:	0028      	movs	r0, r5
 8002bc4:	f7fe fe40 	bl	8001848 <PE_Check_ExtendedMessage>
 8002bc8:	4668      	mov	r0, sp
 8002bca:	7b00      	ldrb	r0, [r0, #12]
 8002bcc:	2814      	cmp	r0, #20
 8002bce:	d005      	beq.n	8002bdc <__iar_annotation$$branch+0x814>
 8002bd0:	2014      	movs	r0, #20
 8002bd2:	4669      	mov	r1, sp
 8002bd4:	7308      	strb	r0, [r1, #12]
 8002bd6:	0028      	movs	r0, r5
 8002bd8:	f7fd fff1 	bl	8000bbe <PE_Clear_RxEvent>
 8002bdc:	2000      	movs	r0, #0
 8002bde:	83e8      	strh	r0, [r5, #30]
 8002be0:	8ea8      	ldrh	r0, [r5, #52]	@ 0x34
 8002be2:	490c      	ldr	r1, [pc, #48]	@ (8002c14 <__iar_annotation$$branch+0x84c>)
 8002be4:	4001      	ands	r1, r0
 8002be6:	2910      	cmp	r1, #16
 8002be8:	d10d      	bne.n	8002c06 <__iar_annotation$$branch+0x83e>
 8002bea:	2003      	movs	r0, #3
 8002bec:	7468      	strb	r0, [r5, #17]
 8002bee:	2400      	movs	r4, #0
 8002bf0:	4668      	mov	r0, sp
 8002bf2:	7b00      	ldrb	r0, [r0, #12]
 8002bf4:	2814      	cmp	r0, #20
 8002bf6:	d005      	beq.n	8002c04 <__iar_annotation$$branch+0x83c>
 8002bf8:	2014      	movs	r0, #20
 8002bfa:	4669      	mov	r1, sp
 8002bfc:	7308      	strb	r0, [r1, #12]
 8002bfe:	0028      	movs	r0, r5
 8002c00:	f7fd ffdd 	bl	8000bbe <PE_Clear_RxEvent>
 8002c04:	83ec      	strh	r4, [r5, #30]
 8002c06:	8be8      	ldrh	r0, [r5, #30]
 8002c08:	2180      	movs	r1, #128	@ 0x80
 8002c0a:	0209      	lsls	r1, r1, #8
 8002c0c:	4288      	cmp	r0, r1
 8002c0e:	d11c      	bne.n	8002c4a <__iar_annotation$$branch+0x882>
 8002c10:	2003      	movs	r0, #3
 8002c12:	e458      	b.n	80024c6 <__iar_annotation$$branch+0xfe>
 8002c14:	0000f01f 	.word	0x0000f01f
 8002c18:	0028      	movs	r0, r5
 8002c1a:	f7fe ff37 	bl	8001a8c <PE_SubStateMachine_ExtendedMessages>
 8002c1e:	e63b      	b.n	8002898 <__iar_annotation$$branch+0x4d0>
 8002c20:	a903      	add	r1, sp, #12
 8002c22:	0028      	movs	r0, r5
 8002c24:	f7fe f9d4 	bl	8000fd0 <PE_SubStateMachine_Generic>
 8002c28:	e636      	b.n	8002898 <__iar_annotation$$branch+0x4d0>
 8002c2a:	a903      	add	r1, sp, #12
 8002c2c:	0028      	movs	r0, r5
 8002c2e:	f001 f9ef 	bl	8004010 <PE_SubStateMachine_VconnSwap>
 8002c32:	0004      	movs	r4, r0
 8002c34:	6868      	ldr	r0, [r5, #4]
 8002c36:	6800      	ldr	r0, [r0, #0]
 8002c38:	0401      	lsls	r1, r0, #16
 8002c3a:	0fc9      	lsrs	r1, r1, #31
 8002c3c:	d006      	beq.n	8002c4c <__iar_annotation$$branch+0x884>
 8002c3e:	6828      	ldr	r0, [r5, #0]
 8002c40:	6801      	ldr	r1, [r0, #0]
 8002c42:	4668      	mov	r0, sp
 8002c44:	7b40      	ldrb	r0, [r0, #13]
 8002c46:	f002 fee1 	bl	8005a0c <USBPD_PRL_SOPCapability>
 8002c4a:	e751      	b.n	8002af0 <__iar_annotation$$branch+0x728>
 8002c4c:	2101      	movs	r1, #1
 8002c4e:	e7f8      	b.n	8002c42 <__iar_annotation$$branch+0x87a>
 8002c50:	4668      	mov	r0, sp
 8002c52:	7b01      	ldrb	r1, [r0, #12]
 8002c54:	0028      	movs	r0, r5
 8002c56:	f002 fc3b 	bl	80054d0 <PE_StateMachine_UVDM>
 8002c5a:	e749      	b.n	8002af0 <__iar_annotation$$branch+0x728>
 8002c5c:	2000      	movs	r0, #0
 8002c5e:	9000      	str	r0, [sp, #0]
 8002c60:	2358      	movs	r3, #88	@ 0x58
 8002c62:	2213      	movs	r2, #19
 8002c64:	2100      	movs	r1, #0
 8002c66:	0028      	movs	r0, r5
 8002c68:	f7fe fd86 	bl	8001778 <PE_Send_CtrlMessage>
 8002c6c:	2800      	cmp	r0, #0
 8002c6e:	d1f4      	bne.n	8002c5a <__iar_annotation$$branch+0x892>
 8002c70:	2009      	movs	r0, #9
 8002c72:	7728      	strb	r0, [r5, #28]
 8002c74:	e455      	b.n	8002522 <__iar_annotation$$branch+0x15a>
 8002c76:	6968      	ldr	r0, [r5, #20]
 8002c78:	2701      	movs	r7, #1
 8002c7a:	0b41      	lsrs	r1, r0, #13
 8002c7c:	4039      	ands	r1, r7
 8002c7e:	d019      	beq.n	8002cb4 <__iar_annotation$$branch+0x8ec>
 8002c80:	0b80      	lsrs	r0, r0, #14
 8002c82:	4038      	ands	r0, r7
 8002c84:	d007      	beq.n	8002c96 <__iar_annotation$$branch+0x8ce>
 8002c86:	215b      	movs	r1, #91	@ 0x5b
 8002c88:	7c28      	ldrb	r0, [r5, #16]
 8002c8a:	f7fd fd2d 	bl	80006e8 <USBPD_PE_Notification>
 8002c8e:	6968      	ldr	r0, [r5, #20]
 8002c90:	4955      	ldr	r1, [pc, #340]	@ (8002de8 <.text_6>)
 8002c92:	4001      	ands	r1, r0
 8002c94:	6169      	str	r1, [r5, #20]
 8002c96:	2003      	movs	r0, #3
 8002c98:	7468      	strb	r0, [r5, #17]
 8002c9a:	7ca9      	ldrb	r1, [r5, #18]
 8002c9c:	2903      	cmp	r1, #3
 8002c9e:	d008      	beq.n	8002cb2 <__iar_annotation$$branch+0x8ea>
 8002ca0:	74a8      	strb	r0, [r5, #18]
 8002ca2:	2000      	movs	r0, #0
 8002ca4:	9000      	str	r0, [sp, #0]
 8002ca6:	2300      	movs	r3, #0
 8002ca8:	2203      	movs	r2, #3
 8002caa:	7c29      	ldrb	r1, [r5, #16]
 8002cac:	2004      	movs	r0, #4
 8002cae:	6834      	ldr	r4, [r6, #0]
 8002cb0:	47a0      	blx	r4
 8002cb2:	2401      	movs	r4, #1
 8002cb4:	6968      	ldr	r0, [r5, #20]
 8002cb6:	494d      	ldr	r1, [pc, #308]	@ (8002dec <.text_7>)
 8002cb8:	4001      	ands	r1, r0
 8002cba:	6169      	str	r1, [r5, #20]
 8002cbc:	2c00      	cmp	r4, #0
 8002cbe:	d101      	bne.n	8002cc4 <__iar_annotation$$branch>

08002cc0 <__iar_annotation$$branch>:
 8002cc0:	f7ff fa3e 	bl	8002140 <USBPD_PE_StateMachine_SNK+0xb0>

08002cc4 <__iar_annotation$$branch>:
 8002cc4:	f7ff fb8e 	bl	80023e4 <__iar_annotation$$branch+0x1c>

08002cc8 <.text_3>:
 8002cc8:	00008014 	.word	0x00008014

08002ccc <PE_StateMachine_SNK_ReadyWait>:
 8002ccc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002cce:	0004      	movs	r4, r0
 8002cd0:	000e      	movs	r6, r1
 8002cd2:	2702      	movs	r7, #2
 8002cd4:	7830      	ldrb	r0, [r6, #0]
 8002cd6:	2814      	cmp	r0, #20
 8002cd8:	d00b      	beq.n	8002cf2 <PE_StateMachine_SNK_ReadyWait+0x26>
 8002cda:	0020      	movs	r0, r4
 8002cdc:	f7fe fffc 	bl	8001cd8 <PE_ManageRXEvent>
 8002ce0:	7830      	ldrb	r0, [r6, #0]
 8002ce2:	2814      	cmp	r0, #20
 8002ce4:	d07b      	beq.n	8002dde <PE_StateMachine_SNK_ReadyWait+0x112>
 8002ce6:	2014      	movs	r0, #20
 8002ce8:	7030      	strb	r0, [r6, #0]
 8002cea:	0020      	movs	r0, r4
 8002cec:	f7fd ff67 	bl	8000bbe <PE_Clear_RxEvent>
 8002cf0:	e075      	b.n	8002dde <PE_StateMachine_SNK_ReadyWait+0x112>
 8002cf2:	6961      	ldr	r1, [r4, #20]
 8002cf4:	0cc8      	lsrs	r0, r1, #19
 8002cf6:	03be      	lsls	r6, r7, #14
 8002cf8:	2700      	movs	r7, #0
 8002cfa:	2800      	cmp	r0, #0
 8002cfc:	d021      	beq.n	8002d42 <PE_StateMachine_SNK_ReadyWait+0x76>
 8002cfe:	8c21      	ldrh	r1, [r4, #32]
 8002d00:	42b1      	cmp	r1, r6
 8002d02:	d111      	bne.n	8002d28 <PE_StateMachine_SNK_ReadyWait+0x5c>
 8002d04:	200f      	movs	r0, #15
 8002d06:	7460      	strb	r0, [r4, #17]
 8002d08:	9700      	str	r7, [sp, #0]
 8002d0a:	2300      	movs	r3, #0
 8002d0c:	2270      	movs	r2, #112	@ 0x70
 8002d0e:	7c21      	ldrb	r1, [r4, #16]
 8002d10:	2009      	movs	r0, #9
 8002d12:	4d37      	ldr	r5, [pc, #220]	@ (8002df0 <.text_8>)
 8002d14:	682d      	ldr	r5, [r5, #0]
 8002d16:	47a8      	blx	r5
 8002d18:	2098      	movs	r0, #152	@ 0x98
 8002d1a:	0080      	lsls	r0, r0, #2
 8002d1c:	5c20      	ldrb	r0, [r4, r0]
 8002d1e:	1c40      	adds	r0, r0, #1
 8002d20:	2198      	movs	r1, #152	@ 0x98
 8002d22:	0089      	lsls	r1, r1, #2
 8002d24:	5460      	strb	r0, [r4, r1]
 8002d26:	e05a      	b.n	8002dde <PE_StateMachine_SNK_ReadyWait+0x112>
 8002d28:	8ea1      	ldrh	r1, [r4, #52]	@ 0x34
 8002d2a:	0509      	lsls	r1, r1, #20
 8002d2c:	0f49      	lsrs	r1, r1, #29
 8002d2e:	180a      	adds	r2, r1, r0
 8002d30:	2333      	movs	r3, #51	@ 0x33
 8002d32:	435a      	muls	r2, r3
 8002d34:	4316      	orrs	r6, r2
 8002d36:	8426      	strh	r6, [r4, #32]
 8002d38:	180f      	adds	r7, r1, r0
 8002d3a:	2033      	movs	r0, #51	@ 0x33
 8002d3c:	4347      	muls	r7, r0
 8002d3e:	b2bf      	uxth	r7, r7
 8002d40:	e04d      	b.n	8002dde <PE_StateMachine_SNK_ReadyWait+0x112>
 8002d42:	8ca0      	ldrh	r0, [r4, #36]	@ 0x24
 8002d44:	42b0      	cmp	r0, r6
 8002d46:	d104      	bne.n	8002d52 <PE_StateMachine_SNK_ReadyWait+0x86>
 8002d48:	2045      	movs	r0, #69	@ 0x45
 8002d4a:	7460      	strb	r0, [r4, #17]
 8002d4c:	430e      	orrs	r6, r1
 8002d4e:	6166      	str	r6, [r4, #20]
 8002d50:	e045      	b.n	8002dde <PE_StateMachine_SNK_ReadyWait+0x112>
 8002d52:	7c20      	ldrb	r0, [r4, #16]
 8002d54:	f7fd ff58 	bl	8000c08 <PE_PRL_Control_RxEvent>
 8002d58:	2800      	cmp	r0, #0
 8002d5a:	d128      	bne.n	8002dae <PE_StateMachine_SNK_ReadyWait+0xe2>
 8002d5c:	2032      	movs	r0, #50	@ 0x32
 8002d5e:	5c20      	ldrb	r0, [r4, r0]
 8002d60:	2800      	cmp	r0, #0
 8002d62:	d024      	beq.n	8002dae <PE_StateMachine_SNK_ReadyWait+0xe2>
 8002d64:	6860      	ldr	r0, [r4, #4]
 8002d66:	6800      	ldr	r0, [r0, #0]
 8002d68:	2103      	movs	r1, #3
 8002d6a:	2203      	movs	r2, #3
 8002d6c:	4002      	ands	r2, r0
 8002d6e:	2a01      	cmp	r2, #1
 8002d70:	d007      	beq.n	8002d82 <PE_StateMachine_SNK_ReadyWait+0xb6>
 8002d72:	4001      	ands	r1, r0
 8002d74:	2902      	cmp	r1, #2
 8002d76:	d11a      	bne.n	8002dae <PE_StateMachine_SNK_ReadyWait+0xe2>
 8002d78:	7c20      	ldrb	r0, [r4, #16]
 8002d7a:	f002 fe3b 	bl	80059f4 <USBPD_PRL_IsResistor_SinkTxOK>
 8002d7e:	2801      	cmp	r0, #1
 8002d80:	d115      	bne.n	8002dae <PE_StateMachine_SNK_ReadyWait+0xe2>
 8002d82:	2033      	movs	r0, #51	@ 0x33
 8002d84:	5c20      	ldrb	r0, [r4, r0]
 8002d86:	2131      	movs	r1, #49	@ 0x31
 8002d88:	5460      	strb	r0, [r4, r1]
 8002d8a:	2032      	movs	r0, #50	@ 0x32
 8002d8c:	5c20      	ldrb	r0, [r4, r0]
 8002d8e:	7460      	strb	r0, [r4, #17]
 8002d90:	2845      	cmp	r0, #69	@ 0x45
 8002d92:	d102      	bne.n	8002d9a <PE_StateMachine_SNK_ReadyWait+0xce>
 8002d94:	6960      	ldr	r0, [r4, #20]
 8002d96:	4306      	orrs	r6, r0
 8002d98:	6166      	str	r6, [r4, #20]
 8002d9a:	2132      	movs	r1, #50	@ 0x32
 8002d9c:	5467      	strb	r7, [r4, r1]
 8002d9e:	6aa0      	ldr	r0, [r4, #40]	@ 0x28
 8002da0:	62e0      	str	r0, [r4, #44]	@ 0x2c
 8002da2:	6960      	ldr	r0, [r4, #20]
 8002da4:	2180      	movs	r1, #128	@ 0x80
 8002da6:	01c9      	lsls	r1, r1, #7
 8002da8:	4301      	orrs	r1, r0
 8002daa:	6161      	str	r1, [r4, #20]
 8002dac:	e017      	b.n	8002dde <PE_StateMachine_SNK_ReadyWait+0x112>
 8002dae:	8c60      	ldrh	r0, [r4, #34]	@ 0x22
 8002db0:	42b0      	cmp	r0, r6
 8002db2:	d109      	bne.n	8002dc8 <PE_StateMachine_SNK_ReadyWait+0xfc>
 8002db4:	8467      	strh	r7, [r4, #34]	@ 0x22
 8002db6:	2098      	movs	r0, #152	@ 0x98
 8002db8:	0080      	lsls	r0, r0, #2
 8002dba:	1820      	adds	r0, r4, r0
 8002dbc:	7881      	ldrb	r1, [r0, #2]
 8002dbe:	1c49      	adds	r1, r1, #1
 8002dc0:	7081      	strb	r1, [r0, #2]
 8002dc2:	2005      	movs	r0, #5
 8002dc4:	7460      	strb	r0, [r4, #17]
 8002dc6:	e00a      	b.n	8002dde <PE_StateMachine_SNK_ReadyWait+0x112>
 8002dc8:	0020      	movs	r0, r4
 8002dca:	f7fe fc47 	bl	800165c <PE_CalculateMinTiming>
 8002dce:	2132      	movs	r1, #50	@ 0x32
 8002dd0:	5c61      	ldrb	r1, [r4, r1]
 8002dd2:	2900      	cmp	r1, #0
 8002dd4:	d002      	beq.n	8002ddc <PE_StateMachine_SNK_ReadyWait+0x110>
 8002dd6:	2802      	cmp	r0, #2
 8002dd8:	d300      	bcc.n	8002ddc <PE_StateMachine_SNK_ReadyWait+0x110>
 8002dda:	2002      	movs	r0, #2
 8002ddc:	0007      	movs	r7, r0
 8002dde:	0038      	movs	r0, r7
 8002de0:	bdf2      	pop	{r1, r4, r5, r6, r7, pc}
	...

08002de4 <.text_5>:
 8002de4:	0000025e 	.word	0x0000025e

08002de8 <.text_6>:
 8002de8:	ffffbfff 	.word	0xffffbfff

08002dec <.text_7>:
 8002dec:	ffffdfff 	.word	0xffffdfff

08002df0 <.text_8>:
 8002df0:	20000000 	.word	0x20000000

08002df4 <USBPD_PE_StateMachine_SRC>:
 8002df4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002df6:	b086      	sub	sp, #24
 8002df8:	0005      	movs	r5, r0
 8002dfa:	4829      	ldr	r0, [pc, #164]	@ (8002ea0 <USBPD_PE_StateMachine_SRC+0xac>)
 8002dfc:	00a9      	lsls	r1, r5, #2
 8002dfe:	5844      	ldr	r4, [r0, r1]
 8002e00:	7c60      	ldrb	r0, [r4, #17]
 8002e02:	2848      	cmp	r0, #72	@ 0x48
 8002e04:	d134      	bne.n	8002e70 <USBPD_PE_StateMachine_SRC+0x7c>
 8002e06:	0020      	movs	r0, r4
 8002e08:	f7fd ffc0 	bl	8000d8c <PE_Reset_ZI>
 8002e0c:	0020      	movs	r0, r4
 8002e0e:	f7fd fff3 	bl	8000df8 <PE_Reset_Counter>
 8002e12:	6820      	ldr	r0, [r4, #0]
 8002e14:	7900      	ldrb	r0, [r0, #4]
 8002e16:	0783      	lsls	r3, r0, #30
 8002e18:	0f9b      	lsrs	r3, r3, #30
 8002e1a:	2201      	movs	r2, #1
 8002e1c:	2101      	movs	r1, #1
 8002e1e:	7c20      	ldrb	r0, [r4, #16]
 8002e20:	f002 fd83 	bl	800592a <USBPD_PRL_SetHeader>
 8002e24:	6860      	ldr	r0, [r4, #4]
 8002e26:	6801      	ldr	r1, [r0, #0]
 8002e28:	2208      	movs	r2, #8
 8002e2a:	430a      	orrs	r2, r1
 8002e2c:	6002      	str	r2, [r0, #0]
 8002e2e:	6860      	ldr	r0, [r4, #4]
 8002e30:	6801      	ldr	r1, [r0, #0]
 8002e32:	2203      	movs	r2, #3
 8002e34:	4391      	bics	r1, r2
 8002e36:	6822      	ldr	r2, [r4, #0]
 8002e38:	7912      	ldrb	r2, [r2, #4]
 8002e3a:	0792      	lsls	r2, r2, #30
 8002e3c:	0f92      	lsrs	r2, r2, #30
 8002e3e:	430a      	orrs	r2, r1
 8002e40:	6002      	str	r2, [r0, #0]
 8002e42:	2101      	movs	r1, #1
 8002e44:	7c20      	ldrb	r0, [r4, #16]
 8002e46:	f002 fde1 	bl	8005a0c <USBPD_PRL_SOPCapability>
 8002e4a:	7c20      	ldrb	r0, [r4, #16]
 8002e4c:	f003 f84a 	bl	8005ee4 <USBPD_PRL_Reset>
 8002e50:	2002      	movs	r0, #2
 8002e52:	7460      	strb	r0, [r4, #17]
 8002e54:	7ca0      	ldrb	r0, [r4, #18]
 8002e56:	2802      	cmp	r0, #2
 8002e58:	d00a      	beq.n	8002e70 <USBPD_PE_StateMachine_SRC+0x7c>
 8002e5a:	2002      	movs	r0, #2
 8002e5c:	74a0      	strb	r0, [r4, #18]
 8002e5e:	2000      	movs	r0, #0
 8002e60:	9000      	str	r0, [sp, #0]
 8002e62:	2300      	movs	r3, #0
 8002e64:	2202      	movs	r2, #2
 8002e66:	7c21      	ldrb	r1, [r4, #16]
 8002e68:	2004      	movs	r0, #4
 8002e6a:	4eca      	ldr	r6, [pc, #808]	@ (8003194 <__iar_annotation$$branch+0x6c>)
 8002e6c:	6836      	ldr	r6, [r6, #0]
 8002e6e:	47b0      	blx	r6
 8002e70:	6960      	ldr	r0, [r4, #20]
 8002e72:	0341      	lsls	r1, r0, #13
 8002e74:	0fc9      	lsrs	r1, r1, #31
 8002e76:	d006      	beq.n	8002e86 <USBPD_PE_StateMachine_SRC+0x92>
 8002e78:	49c7      	ldr	r1, [pc, #796]	@ (8003198 <__iar_annotation$$branch+0x70>)
 8002e7a:	4001      	ands	r1, r0
 8002e7c:	6161      	str	r1, [r4, #20]
 8002e7e:	2164      	movs	r1, #100	@ 0x64
 8002e80:	7c20      	ldrb	r0, [r4, #16]
 8002e82:	f7fd fc31 	bl	80006e8 <USBPD_PE_Notification>
 8002e86:	0020      	movs	r0, r4
 8002e88:	f7fd fe62 	bl	8000b50 <PE_Get_RxEvent>
 8002e8c:	4669      	mov	r1, sp
 8002e8e:	7308      	strb	r0, [r1, #12]
 8002e90:	4668      	mov	r0, sp
 8002e92:	7b00      	ldrb	r0, [r0, #12]
 8002e94:	2803      	cmp	r0, #3
 8002e96:	d105      	bne.n	8002ea4 <USBPD_PE_StateMachine_SRC+0xb0>
 8002e98:	2001      	movs	r0, #1
 8002e9a:	b007      	add	sp, #28
 8002e9c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002e9e:	bf00      	nop
 8002ea0:	2000017c 	.word	0x2000017c
 8002ea4:	4668      	mov	r0, sp
 8002ea6:	7345      	strb	r5, [r0, #13]
 8002ea8:	6860      	ldr	r0, [r4, #4]
 8002eaa:	6800      	ldr	r0, [r0, #0]
 8002eac:	04c1      	lsls	r1, r0, #19
 8002eae:	0fc9      	lsrs	r1, r1, #31
 8002eb0:	d100      	bne.n	8002eb4 <USBPD_PE_StateMachine_SRC+0xc0>
 8002eb2:	e13b      	b.n	800312c <__iar_annotation$$branch+0x4>
 8002eb4:	6960      	ldr	r0, [r4, #20]
 8002eb6:	0381      	lsls	r1, r0, #14
 8002eb8:	0fc9      	lsrs	r1, r1, #31
 8002eba:	d100      	bne.n	8002ebe <USBPD_PE_StateMachine_SRC+0xca>
 8002ebc:	e144      	b.n	8003148 <__iar_annotation$$branch+0x20>
 8002ebe:	4668      	mov	r0, sp
 8002ec0:	7b40      	ldrb	r0, [r0, #13]
 8002ec2:	f002 fd9b 	bl	80059fc <USBPD_PRL_FastRoleSwapSignalling>
 8002ec6:	20a6      	movs	r0, #166	@ 0xa6
 8002ec8:	7460      	strb	r0, [r4, #17]
 8002eca:	2109      	movs	r1, #9
 8002ecc:	7721      	strb	r1, [r4, #28]
 8002ece:	2100      	movs	r1, #0
 8002ed0:	2232      	movs	r2, #50	@ 0x32
 8002ed2:	54a1      	strb	r1, [r4, r2]
 8002ed4:	6961      	ldr	r1, [r4, #20]
 8002ed6:	4ab1      	ldr	r2, [pc, #708]	@ (800319c <__iar_annotation$$branch+0x74>)
 8002ed8:	400a      	ands	r2, r1
 8002eda:	6162      	str	r2, [r4, #20]
 8002edc:	49b0      	ldr	r1, [pc, #704]	@ (80031a0 <__iar_annotation$$branch+0x78>)
 8002ede:	84e1      	strh	r1, [r4, #38]	@ 0x26
 8002ee0:	7ca1      	ldrb	r1, [r4, #18]
 8002ee2:	29a6      	cmp	r1, #166	@ 0xa6
 8002ee4:	d000      	beq.n	8002ee8 <USBPD_PE_StateMachine_SRC+0xf4>
 8002ee6:	e125      	b.n	8003134 <__iar_annotation$$branch+0xc>
 8002ee8:	2502      	movs	r5, #2
 8002eea:	4668      	mov	r0, sp
 8002eec:	7b00      	ldrb	r0, [r0, #12]
 8002eee:	2811      	cmp	r0, #17
 8002ef0:	d11f      	bne.n	8002f32 <USBPD_PE_StateMachine_SRC+0x13e>
 8002ef2:	6860      	ldr	r0, [r4, #4]
 8002ef4:	6800      	ldr	r0, [r0, #0]
 8002ef6:	0701      	lsls	r1, r0, #28
 8002ef8:	0fc9      	lsrs	r1, r1, #31
 8002efa:	8ea0      	ldrh	r0, [r4, #52]	@ 0x34
 8002efc:	0680      	lsls	r0, r0, #26
 8002efe:	0fc2      	lsrs	r2, r0, #31
 8002f00:	4291      	cmp	r1, r2
 8002f02:	d116      	bne.n	8002f32 <USBPD_PE_StateMachine_SRC+0x13e>
 8002f04:	2014      	movs	r0, #20
 8002f06:	4669      	mov	r1, sp
 8002f08:	7308      	strb	r0, [r1, #12]
 8002f0a:	0020      	movs	r0, r4
 8002f0c:	f7fd fe57 	bl	8000bbe <PE_Clear_RxEvent>
 8002f10:	2092      	movs	r0, #146	@ 0x92
 8002f12:	7460      	strb	r0, [r4, #17]
 8002f14:	7ca0      	ldrb	r0, [r4, #18]
 8002f16:	2892      	cmp	r0, #146	@ 0x92
 8002f18:	d100      	bne.n	8002f1c <USBPD_PE_StateMachine_SRC+0x128>
 8002f1a:	e155      	b.n	80031c8 <__iar_annotation$$branch+0xa0>
 8002f1c:	2092      	movs	r0, #146	@ 0x92
 8002f1e:	74a0      	strb	r0, [r4, #18]
 8002f20:	2000      	movs	r0, #0
 8002f22:	9000      	str	r0, [sp, #0]
 8002f24:	2300      	movs	r3, #0
 8002f26:	2292      	movs	r2, #146	@ 0x92
 8002f28:	7c21      	ldrb	r1, [r4, #16]
 8002f2a:	2004      	movs	r0, #4
 8002f2c:	4e99      	ldr	r6, [pc, #612]	@ (8003194 <__iar_annotation$$branch+0x6c>)
 8002f2e:	6836      	ldr	r6, [r6, #0]
 8002f30:	47b0      	blx	r6
 8002f32:	7c60      	ldrb	r0, [r4, #17]
 8002f34:	499b      	ldr	r1, [pc, #620]	@ (80031a4 <__iar_annotation$$branch+0x7c>)
 8002f36:	1866      	adds	r6, r4, r1
 8002f38:	4f9b      	ldr	r7, [pc, #620]	@ (80031a8 <__iar_annotation$$branch+0x80>)
 8002f3a:	499c      	ldr	r1, [pc, #624]	@ (80031ac <__iar_annotation$$branch+0x84>)
 8002f3c:	0002      	movs	r2, r0
 8002f3e:	d100      	bne.n	8002f42 <USBPD_PE_StateMachine_SRC+0x14e>
 8002f40:	e136      	b.n	80031b0 <__iar_annotation$$branch+0x88>
 8002f42:	1e42      	subs	r2, r0, #1
 8002f44:	d067      	beq.n	8003016 <__iar_annotation$$branch+0x8>
 8002f46:	1e52      	subs	r2, r2, #1
 8002f48:	d100      	bne.n	8002f4c <USBPD_PE_StateMachine_SRC+0x158>
 8002f4a:	e149      	b.n	80031e0 <__iar_annotation$$branch+0xb8>
 8002f4c:	1e52      	subs	r2, r2, #1
 8002f4e:	2a01      	cmp	r2, #1
 8002f50:	d801      	bhi.n	8002f56 <__iar_annotation$$branch+0x4>

08002f52 <__iar_annotation$$branch>:
 8002f52:	f000 fd90 	bl	8003a76 <__iar_annotation$$branch+0x94e>
 8002f56:	1e92      	subs	r2, r2, #2
 8002f58:	d100      	bne.n	8002f5c <__iar_annotation$$branch+0xa>
 8002f5a:	e189      	b.n	8003270 <__iar_annotation$$branch+0x148>
 8002f5c:	1e52      	subs	r2, r2, #1
 8002f5e:	d100      	bne.n	8002f62 <__iar_annotation$$branch+0x10>
 8002f60:	e18b      	b.n	800327a <__iar_annotation$$branch+0x152>
 8002f62:	1e52      	subs	r2, r2, #1
 8002f64:	d100      	bne.n	8002f68 <__iar_annotation$$branch+0x16>
 8002f66:	e190      	b.n	800328a <__iar_annotation$$branch+0x162>
 8002f68:	1e52      	subs	r2, r2, #1
 8002f6a:	d100      	bne.n	8002f6e <__iar_annotation$$branch+0x1c>
 8002f6c:	e1e1      	b.n	8003332 <__iar_annotation$$branch+0x20a>
 8002f6e:	1e52      	subs	r2, r2, #1
 8002f70:	d100      	bne.n	8002f74 <__iar_annotation$$branch+0x22>
 8002f72:	e223      	b.n	80033bc <__iar_annotation$$branch+0x294>
 8002f74:	1ed2      	subs	r2, r2, #3
 8002f76:	d100      	bne.n	8002f7a <__iar_annotation$$branch+0x28>
 8002f78:	e276      	b.n	8003468 <__iar_annotation$$branch+0x340>
 8002f7a:	1e52      	subs	r2, r2, #1
 8002f7c:	d100      	bne.n	8002f80 <__iar_annotation$$branch+0x2e>
 8002f7e:	e286      	b.n	800348e <__iar_annotation$$branch+0x366>
 8002f80:	1e52      	subs	r2, r2, #1
 8002f82:	d100      	bne.n	8002f86 <__iar_annotation$$branch+0x34>
 8002f84:	e11d      	b.n	80031c2 <__iar_annotation$$branch+0x9a>
 8002f86:	1e52      	subs	r2, r2, #1
 8002f88:	d100      	bne.n	8002f8c <__iar_annotation$$branch+0x3a>
 8002f8a:	e30d      	b.n	80035a8 <__iar_annotation$$branch+0x480>
 8002f8c:	1e52      	subs	r2, r2, #1
 8002f8e:	d100      	bne.n	8002f92 <__iar_annotation$$branch+0x40>
 8002f90:	e2c6      	b.n	8003520 <__iar_annotation$$branch+0x3f8>
 8002f92:	1e52      	subs	r2, r2, #1
 8002f94:	d100      	bne.n	8002f98 <__iar_annotation$$branch+0x46>
 8002f96:	e2cc      	b.n	8003532 <__iar_annotation$$branch+0x40a>
 8002f98:	1e52      	subs	r2, r2, #1
 8002f9a:	d100      	bne.n	8002f9e <__iar_annotation$$branch+0x4c>
 8002f9c:	e2d8      	b.n	8003550 <__iar_annotation$$branch+0x428>
 8002f9e:	1e52      	subs	r2, r2, #1
 8002fa0:	d100      	bne.n	8002fa4 <__iar_annotation$$branch+0x52>
 8002fa2:	e389      	b.n	80036b8 <__iar_annotation$$branch+0x590>
 8002fa4:	1e52      	subs	r2, r2, #1
 8002fa6:	d100      	bne.n	8002faa <__iar_annotation$$branch+0x58>
 8002fa8:	e32b      	b.n	8003602 <__iar_annotation$$branch+0x4da>
 8002faa:	1e52      	subs	r2, r2, #1
 8002fac:	d100      	bne.n	8002fb0 <__iar_annotation$$branch+0x5e>
 8002fae:	e332      	b.n	8003616 <__iar_annotation$$branch+0x4ee>
 8002fb0:	1e52      	subs	r2, r2, #1
 8002fb2:	d100      	bne.n	8002fb6 <__iar_annotation$$branch+0x64>
 8002fb4:	e1d5      	b.n	8003362 <__iar_annotation$$branch+0x23a>
 8002fb6:	1e52      	subs	r2, r2, #1
 8002fb8:	d100      	bne.n	8002fbc <__iar_annotation$$branch+0x6a>
 8002fba:	e34c      	b.n	8003656 <__iar_annotation$$branch+0x52e>
 8002fbc:	1e52      	subs	r2, r2, #1
 8002fbe:	2a01      	cmp	r2, #1
 8002fc0:	d929      	bls.n	8003016 <__iar_annotation$$branch+0x8>
 8002fc2:	1e92      	subs	r2, r2, #2
 8002fc4:	d100      	bne.n	8002fc8 <__iar_annotation$$branch+0x76>
 8002fc6:	e3a3      	b.n	8003710 <__iar_annotation$$branch+0x5e8>
 8002fc8:	1e52      	subs	r2, r2, #1
 8002fca:	d100      	bne.n	8002fce <__iar_annotation$$branch+0x7c>
 8002fcc:	e3b0      	b.n	8003730 <__iar_annotation$$branch+0x608>
 8002fce:	1e92      	subs	r2, r2, #2
 8002fd0:	d021      	beq.n	8003016 <__iar_annotation$$branch+0x8>
 8002fd2:	1e52      	subs	r2, r2, #1
 8002fd4:	d101      	bne.n	8002fda <__iar_annotation$$branch+0x4>

08002fd6 <__iar_annotation$$branch>:
 8002fd6:	f000 fc88 	bl	80038ea <__iar_annotation$$branch+0x7c2>
 8002fda:	1e52      	subs	r2, r2, #1
 8002fdc:	d101      	bne.n	8002fe2 <__iar_annotation$$branch+0x4>

08002fde <__iar_annotation$$branch>:
 8002fde:	f000 fc9a 	bl	8003916 <__iar_annotation$$branch+0x7ee>
 8002fe2:	1e52      	subs	r2, r2, #1
 8002fe4:	d101      	bne.n	8002fea <__iar_annotation$$branch+0x4>

08002fe6 <__iar_annotation$$branch>:
 8002fe6:	f000 fce6 	bl	80039b6 <__iar_annotation$$branch+0x88e>
 8002fea:	1e52      	subs	r2, r2, #1
 8002fec:	d101      	bne.n	8002ff2 <__iar_annotation$$branch+0x4>

08002fee <__iar_annotation$$branch>:
 8002fee:	f000 fd0f 	bl	8003a10 <__iar_annotation$$branch+0x8e8>
 8002ff2:	1e52      	subs	r2, r2, #1
 8002ff4:	d101      	bne.n	8002ffa <__iar_annotation$$branch+0x4>

08002ff6 <__iar_annotation$$branch>:
 8002ff6:	f000 fbe5 	bl	80037c4 <__iar_annotation$$branch+0x69c>
 8002ffa:	1e92      	subs	r2, r2, #2
 8002ffc:	d101      	bne.n	8003002 <__iar_annotation$$branch+0x4>

08002ffe <__iar_annotation$$branch>:
 8002ffe:	f000 fc0a 	bl	8003816 <__iar_annotation$$branch+0x6ee>
 8003002:	1e52      	subs	r2, r2, #1
 8003004:	d101      	bne.n	800300a <__iar_annotation$$branch+0x4>

08003006 <__iar_annotation$$branch>:
 8003006:	f000 fc2e 	bl	8003866 <__iar_annotation$$branch+0x73e>
 800300a:	1e52      	subs	r2, r2, #1
 800300c:	d101      	bne.n	8003012 <__iar_annotation$$branch+0x4>

0800300e <__iar_annotation$$branch>:
 800300e:	f000 fc49 	bl	80038a4 <__iar_annotation$$branch+0x77c>
 8003012:	1e52      	subs	r2, r2, #1
 8003014:	2a02      	cmp	r2, #2
 8003016:	d801      	bhi.n	800301c <__iar_annotation$$branch+0x4>

08003018 <__iar_annotation$$branch>:
 8003018:	f000 fe1b 	bl	8003c52 <__iar_annotation$$branch+0x106>
 800301c:	1ed2      	subs	r2, r2, #3
 800301e:	d101      	bne.n	8003024 <__iar_annotation$$branch+0x4>

08003020 <__iar_annotation$$branch>:
 8003020:	f000 fbf4 	bl	800380c <__iar_annotation$$branch+0x6e4>
 8003024:	1e52      	subs	r2, r2, #1
 8003026:	d101      	bne.n	800302c <__iar_annotation$$branch+0x4>

08003028 <__iar_annotation$$branch>:
 8003028:	f000 fd96 	bl	8003b58 <__iar_annotation$$branch+0xc>
 800302c:	1e52      	subs	r2, r2, #1
 800302e:	d0f2      	beq.n	8003016 <__iar_annotation$$branch+0x8>
 8003030:	1e52      	subs	r2, r2, #1
 8003032:	d101      	bne.n	8003038 <__iar_annotation$$branch+0x4>

08003034 <__iar_annotation$$branch>:
 8003034:	f000 fda1 	bl	8003b7a <__iar_annotation$$branch+0x2e>
 8003038:	1e52      	subs	r2, r2, #1
 800303a:	d101      	bne.n	8003040 <__iar_annotation$$branch+0x4>

0800303c <__iar_annotation$$branch>:
 800303c:	f000 fdcf 	bl	8003bde <__iar_annotation$$branch+0x92>
 8003040:	1e52      	subs	r2, r2, #1
 8003042:	2a01      	cmp	r2, #1
 8003044:	d9e7      	bls.n	8003016 <__iar_annotation$$branch+0x8>
 8003046:	1e92      	subs	r2, r2, #2
 8003048:	d001      	beq.n	800304e <__iar_annotation$$branch+0x12>
 800304a:	1e92      	subs	r2, r2, #2
 800304c:	2a05      	cmp	r2, #5
 800304e:	d801      	bhi.n	8003054 <__iar_annotation$$branch+0x4>

08003050 <__iar_annotation$$branch>:
 8003050:	f000 fdfb 	bl	8003c4a <__iar_annotation$$branch+0xfe>
 8003054:	1f92      	subs	r2, r2, #6
 8003056:	d101      	bne.n	800305c <__iar_annotation$$branch+0x4>

08003058 <__iar_annotation$$branch>:
 8003058:	f000 fdd2 	bl	8003c00 <__iar_annotation$$branch+0xb4>
 800305c:	1e52      	subs	r2, r2, #1
 800305e:	2a03      	cmp	r2, #3
 8003060:	d9d9      	bls.n	8003016 <__iar_annotation$$branch+0x8>
 8003062:	3a11      	subs	r2, #17
 8003064:	d0d7      	beq.n	8003016 <__iar_annotation$$branch+0x8>
 8003066:	1e52      	subs	r2, r2, #1
 8003068:	d100      	bne.n	800306c <__iar_annotation$$branch+0x14>
 800306a:	e150      	b.n	800330e <__iar_annotation$$branch+0x1e6>
 800306c:	3a0f      	subs	r2, #15
 800306e:	d101      	bne.n	8003074 <__iar_annotation$$branch+0x4>

08003070 <__iar_annotation$$branch>:
 8003070:	f000 fce9 	bl	8003a46 <__iar_annotation$$branch+0x91e>
 8003074:	1fd2      	subs	r2, r2, #7
 8003076:	2a01      	cmp	r2, #1
 8003078:	d9cd      	bls.n	8003016 <__iar_annotation$$branch+0x8>
 800307a:	1f52      	subs	r2, r2, #5
 800307c:	2a01      	cmp	r2, #1
 800307e:	d9ca      	bls.n	8003016 <__iar_annotation$$branch+0x8>
 8003080:	3a0d      	subs	r2, #13
 8003082:	d0c8      	beq.n	8003016 <__iar_annotation$$branch+0x8>
 8003084:	3a12      	subs	r2, #18
 8003086:	d101      	bne.n	800308c <__iar_annotation$$branch+0x4>

08003088 <__iar_annotation$$branch>:
 8003088:	f000 fe18 	bl	8003cbc <__iar_annotation$$branch+0x62>
 800308c:	3a0c      	subs	r2, #12
 800308e:	d100      	bne.n	8003092 <__iar_annotation$$branch+0xa>
 8003090:	e09a      	b.n	80031c8 <__iar_annotation$$branch+0xa0>
 8003092:	1e52      	subs	r2, r2, #1
 8003094:	2a02      	cmp	r2, #2
 8003096:	d9be      	bls.n	8003016 <__iar_annotation$$branch+0x8>
 8003098:	1ed2      	subs	r2, r2, #3
 800309a:	d100      	bne.n	800309e <__iar_annotation$$branch+0x16>
 800309c:	e213      	b.n	80034c6 <__iar_annotation$$branch+0x39e>
 800309e:	1e52      	subs	r2, r2, #1
 80030a0:	d100      	bne.n	80030a4 <__iar_annotation$$branch+0x1c>
 80030a2:	e229      	b.n	80034f8 <__iar_annotation$$branch+0x3d0>
 80030a4:	1e92      	subs	r2, r2, #2
 80030a6:	d0b6      	beq.n	8003016 <__iar_annotation$$branch+0x8>
 80030a8:	1e52      	subs	r2, r2, #1
 80030aa:	d100      	bne.n	80030ae <__iar_annotation$$branch+0x26>
 80030ac:	e0e0      	b.n	8003270 <__iar_annotation$$branch+0x148>
 80030ae:	1e92      	subs	r2, r2, #2
 80030b0:	2a08      	cmp	r2, #8
 80030b2:	d801      	bhi.n	80030b8 <__iar_annotation$$branch+0x4>

080030b4 <__iar_annotation$$branch>:
 80030b4:	f000 fdd3 	bl	8003c5e <__iar_annotation$$branch+0x4>
 80030b8:	3a0a      	subs	r2, #10
 80030ba:	d101      	bne.n	80030c0 <__iar_annotation$$branch+0x4>

080030bc <__iar_annotation$$branch>:
 80030bc:	f000 fde2 	bl	8003c84 <__iar_annotation$$branch+0x2a>
 80030c0:	a903      	add	r1, sp, #12
 80030c2:	0020      	movs	r0, r4
 80030c4:	f001 fb32 	bl	800472c <PE_StateMachine_VDM>
 80030c8:	0005      	movs	r5, r0
 80030ca:	7c62      	ldrb	r2, [r4, #17]
 80030cc:	4e31      	ldr	r6, [pc, #196]	@ (8003194 <__iar_annotation$$branch+0x6c>)
 80030ce:	7ca0      	ldrb	r0, [r4, #18]
 80030d0:	4290      	cmp	r0, r2
 80030d2:	d007      	beq.n	80030e4 <__iar_annotation$$branch+0x28>
 80030d4:	74a2      	strb	r2, [r4, #18]
 80030d6:	2000      	movs	r0, #0
 80030d8:	9000      	str	r0, [sp, #0]
 80030da:	2300      	movs	r3, #0
 80030dc:	7c21      	ldrb	r1, [r4, #16]
 80030de:	2004      	movs	r0, #4
 80030e0:	6837      	ldr	r7, [r6, #0]
 80030e2:	47b8      	blx	r7
 80030e4:	4668      	mov	r0, sp
 80030e6:	7b00      	ldrb	r0, [r0, #12]
 80030e8:	2814      	cmp	r0, #20
 80030ea:	d101      	bne.n	80030f0 <__iar_annotation$$branch+0x4>

080030ec <__iar_annotation$$branch>:
 80030ec:	f000 fdec 	bl	8003cc8 <__iar_annotation$$branch+0x6e>
 80030f0:	0020      	movs	r0, r4
 80030f2:	f7fd fdab 	bl	8000c4c <PE_Check_AMSConflict>
 80030f6:	2815      	cmp	r0, #21
 80030f8:	d109      	bne.n	800310e <__iar_annotation$$branch+0x22>
 80030fa:	4668      	mov	r0, sp
 80030fc:	7b00      	ldrb	r0, [r0, #12]
 80030fe:	2814      	cmp	r0, #20
 8003100:	d005      	beq.n	800310e <__iar_annotation$$branch+0x22>
 8003102:	2014      	movs	r0, #20
 8003104:	4669      	mov	r1, sp
 8003106:	7308      	strb	r0, [r1, #12]
 8003108:	0020      	movs	r0, r4
 800310a:	f7fd fd58 	bl	8000bbe <PE_Clear_RxEvent>
 800310e:	7c62      	ldrb	r2, [r4, #17]
 8003110:	7ca0      	ldrb	r0, [r4, #18]
 8003112:	4290      	cmp	r0, r2
 8003114:	d007      	beq.n	8003126 <__iar_annotation$$branch+0x3a>
 8003116:	74a2      	strb	r2, [r4, #18]
 8003118:	2000      	movs	r0, #0
 800311a:	9000      	str	r0, [sp, #0]
 800311c:	2300      	movs	r3, #0
 800311e:	7c21      	ldrb	r1, [r4, #16]
 8003120:	2004      	movs	r0, #4
 8003122:	6835      	ldr	r5, [r6, #0]
 8003124:	47a8      	blx	r5
 8003126:	2500      	movs	r5, #0

08003128 <__iar_annotation$$branch>:
 8003128:	f000 fded 	bl	8003d06 <__iar_annotation$$branch+0xac>
 800312c:	2500      	movs	r5, #0
 800312e:	43ed      	mvns	r5, r5
 8003130:	0028      	movs	r0, r5
 8003132:	e6b2      	b.n	8002e9a <USBPD_PE_StateMachine_SRC+0xa6>
 8003134:	74a0      	strb	r0, [r4, #18]
 8003136:	2000      	movs	r0, #0
 8003138:	9000      	str	r0, [sp, #0]
 800313a:	2300      	movs	r3, #0
 800313c:	22a6      	movs	r2, #166	@ 0xa6
 800313e:	7c21      	ldrb	r1, [r4, #16]
 8003140:	2004      	movs	r0, #4
 8003142:	4d14      	ldr	r5, [pc, #80]	@ (8003194 <__iar_annotation$$branch+0x6c>)
 8003144:	682d      	ldr	r5, [r5, #0]
 8003146:	47a8      	blx	r5
 8003148:	2502      	movs	r5, #2
 800314a:	2032      	movs	r0, #50	@ 0x32
 800314c:	5c20      	ldrb	r0, [r4, r0]
 800314e:	280f      	cmp	r0, #15
 8003150:	d001      	beq.n	8003156 <__iar_annotation$$branch+0x2e>
 8003152:	2814      	cmp	r0, #20
 8003154:	d11c      	bne.n	8003190 <__iar_annotation$$branch+0x68>
 8003156:	4668      	mov	r0, sp
 8003158:	7b00      	ldrb	r0, [r0, #12]
 800315a:	2814      	cmp	r0, #20
 800315c:	d005      	beq.n	800316a <__iar_annotation$$branch+0x42>
 800315e:	2014      	movs	r0, #20
 8003160:	4669      	mov	r1, sp
 8003162:	7308      	strb	r0, [r1, #12]
 8003164:	0020      	movs	r0, r4
 8003166:	f7fd fd2a 	bl	8000bbe <PE_Clear_RxEvent>
 800316a:	2032      	movs	r0, #50	@ 0x32
 800316c:	5c22      	ldrb	r2, [r4, r0]
 800316e:	7462      	strb	r2, [r4, #17]
 8003170:	2000      	movs	r0, #0
 8003172:	2332      	movs	r3, #50	@ 0x32
 8003174:	54e0      	strb	r0, [r4, r3]
 8003176:	62e0      	str	r0, [r4, #44]	@ 0x2c
 8003178:	7ca0      	ldrb	r0, [r4, #18]
 800317a:	4290      	cmp	r0, r2
 800317c:	d008      	beq.n	8003190 <__iar_annotation$$branch+0x68>
 800317e:	74a2      	strb	r2, [r4, #18]
 8003180:	2000      	movs	r0, #0
 8003182:	9000      	str	r0, [sp, #0]
 8003184:	2300      	movs	r3, #0
 8003186:	7c21      	ldrb	r1, [r4, #16]
 8003188:	2004      	movs	r0, #4
 800318a:	4e02      	ldr	r6, [pc, #8]	@ (8003194 <__iar_annotation$$branch+0x6c>)
 800318c:	6836      	ldr	r6, [r6, #0]
 800318e:	47b0      	blx	r6
 8003190:	e6ab      	b.n	8002eea <USBPD_PE_StateMachine_SRC+0xf6>
 8003192:	bf00      	nop
 8003194:	20000000 	.word	0x20000000
 8003198:	fffbffff 	.word	0xfffbffff
 800319c:	fffdffff 	.word	0xfffdffff
 80031a0:	00008011 	.word	0x00008011
 80031a4:	0000025e 	.word	0x0000025e
 80031a8:	0000801b 	.word	0x0000801b
 80031ac:	0000f01f 	.word	0x0000f01f
 80031b0:	6860      	ldr	r0, [r4, #4]
 80031b2:	6801      	ldr	r1, [r0, #0]
 80031b4:	2210      	movs	r2, #16
 80031b6:	4391      	bics	r1, r2
 80031b8:	6001      	str	r1, [r0, #0]
 80031ba:	215f      	movs	r1, #95	@ 0x5f
 80031bc:	7c20      	ldrb	r0, [r4, #16]
 80031be:	f7fd fa93 	bl	80006e8 <USBPD_PE_Notification>
 80031c2:	2500      	movs	r5, #0
 80031c4:	43ed      	mvns	r5, r5
 80031c6:	e780      	b.n	80030ca <__iar_annotation$$branch+0xe>
 80031c8:	6860      	ldr	r0, [r4, #4]
 80031ca:	6801      	ldr	r1, [r0, #0]
 80031cc:	2210      	movs	r2, #16
 80031ce:	4391      	bics	r1, r2
 80031d0:	6001      	str	r1, [r0, #0]
 80031d2:	68a0      	ldr	r0, [r4, #8]
 80031d4:	6b41      	ldr	r1, [r0, #52]	@ 0x34
 80031d6:	2900      	cmp	r1, #0
 80031d8:	d0f3      	beq.n	80031c2 <__iar_annotation$$branch+0x9a>
 80031da:	7c20      	ldrb	r0, [r4, #16]
 80031dc:	4788      	blx	r1
 80031de:	e7f0      	b.n	80031c2 <__iar_annotation$$branch+0x9a>
 80031e0:	2701      	movs	r7, #1
 80031e2:	6860      	ldr	r0, [r4, #4]
 80031e4:	6800      	ldr	r0, [r0, #0]
 80031e6:	0bc0      	lsrs	r0, r0, #15
 80031e8:	4038      	ands	r0, r7
 80031ea:	d002      	beq.n	80031f2 <__iar_annotation$$branch+0xca>
 80031ec:	6820      	ldr	r0, [r4, #0]
 80031ee:	6801      	ldr	r1, [r0, #0]
 80031f0:	e000      	b.n	80031f4 <__iar_annotation$$branch+0xcc>
 80031f2:	2101      	movs	r1, #1
 80031f4:	4668      	mov	r0, sp
 80031f6:	7b40      	ldrb	r0, [r0, #13]
 80031f8:	f002 fc08 	bl	8005a0c <USBPD_PRL_SOPCapability>
 80031fc:	6860      	ldr	r0, [r4, #4]
 80031fe:	6801      	ldr	r1, [r0, #0]
 8003200:	0b0a      	lsrs	r2, r1, #12
 8003202:	403a      	ands	r2, r7
 8003204:	d02f      	beq.n	8003266 <__iar_annotation$$branch+0x13e>
 8003206:	078a      	lsls	r2, r1, #30
 8003208:	0f92      	lsrs	r2, r2, #30
 800320a:	2a01      	cmp	r2, #1
 800320c:	d101      	bne.n	8003212 <__iar_annotation$$branch+0xea>
 800320e:	2200      	movs	r2, #0
 8003210:	e000      	b.n	8003214 <__iar_annotation$$branch+0xec>
 8003212:	2220      	movs	r2, #32
 8003214:	2320      	movs	r3, #32
 8003216:	4399      	bics	r1, r3
 8003218:	430a      	orrs	r2, r1
 800321a:	6002      	str	r2, [r0, #0]
 800321c:	2000      	movs	r0, #0
 800321e:	70f0      	strb	r0, [r6, #3]
 8003220:	2101      	movs	r1, #1
 8003222:	0020      	movs	r0, r4
 8003224:	f7fe f9f3 	bl	800160e <PE_SetPowerNegotiation>
 8003228:	6860      	ldr	r0, [r4, #4]
 800322a:	6800      	ldr	r0, [r0, #0]
 800322c:	0901      	lsrs	r1, r0, #4
 800322e:	4039      	ands	r1, r7
 8003230:	d005      	beq.n	800323e <__iar_annotation$$branch+0x116>
 8003232:	48ae      	ldr	r0, [pc, #696]	@ (80034ec <__iar_annotation$$branch+0x3c4>)
 8003234:	83e0      	strh	r0, [r4, #30]
 8003236:	2514      	movs	r5, #20
 8003238:	2006      	movs	r0, #6
 800323a:	7460      	strb	r0, [r4, #17]
 800323c:	e745      	b.n	80030ca <__iar_annotation$$branch+0xe>
 800323e:	0bc0      	lsrs	r0, r0, #15
 8003240:	4007      	ands	r7, r0
 8003242:	d00a      	beq.n	800325a <__iar_annotation$$branch+0x132>
 8003244:	6820      	ldr	r0, [r4, #0]
 8003246:	7800      	ldrb	r0, [r0, #0]
 8003248:	0780      	lsls	r0, r0, #30
 800324a:	d400      	bmi.n	800324e <__iar_annotation$$branch+0x126>
 800324c:	e087      	b.n	800335e <__iar_annotation$$branch+0x236>
 800324e:	7930      	ldrb	r0, [r6, #4]
 8003250:	2814      	cmp	r0, #20
 8003252:	d300      	bcc.n	8003256 <__iar_annotation$$branch+0x12e>
 8003254:	e083      	b.n	800335e <__iar_annotation$$branch+0x236>
 8003256:	68e1      	ldr	r1, [r4, #12]
 8003258:	2900      	cmp	r1, #0
 800325a:	d100      	bne.n	800325e <__iar_annotation$$branch+0x136>
 800325c:	e07f      	b.n	800335e <__iar_annotation$$branch+0x236>
 800325e:	1c40      	adds	r0, r0, #1
 8003260:	7130      	strb	r0, [r6, #4]
 8003262:	2005      	movs	r0, #5
 8003264:	e7e9      	b.n	800323a <__iar_annotation$$branch+0x112>
 8003266:	2121      	movs	r1, #33	@ 0x21
 8003268:	7c20      	ldrb	r0, [r4, #16]
 800326a:	f7fd fa3d 	bl	80006e8 <USBPD_PE_Notification>
 800326e:	e04c      	b.n	800330a <__iar_annotation$$branch+0x1e2>
 8003270:	a903      	add	r1, sp, #12
 8003272:	0020      	movs	r0, r4
 8003274:	f000 fd8c 	bl	8003d90 <PE_StateMachine_VDMCable>
 8003278:	e726      	b.n	80030c8 <__iar_annotation$$branch+0xc>
 800327a:	8be0      	ldrh	r0, [r4, #30]
 800327c:	03a9      	lsls	r1, r5, #14
 800327e:	4288      	cmp	r0, r1
 8003280:	d102      	bne.n	8003288 <__iar_annotation$$branch+0x160>
 8003282:	2007      	movs	r0, #7
 8003284:	7460      	strb	r0, [r4, #17]
 8003286:	2500      	movs	r5, #0
 8003288:	e71f      	b.n	80030ca <__iar_annotation$$branch+0xe>
 800328a:	6960      	ldr	r0, [r4, #20]
 800328c:	0740      	lsls	r0, r0, #29
 800328e:	0fc1      	lsrs	r1, r0, #31
 8003290:	0020      	movs	r0, r4
 8003292:	f000 fd45 	bl	8003d20 <PE_Send_SRCCapabilities>
 8003296:	2805      	cmp	r0, #5
 8003298:	d002      	beq.n	80032a0 <__iar_annotation$$branch+0x178>
 800329a:	2809      	cmp	r0, #9
 800329c:	d0f4      	beq.n	8003288 <__iar_annotation$$branch+0x160>
 800329e:	e011      	b.n	80032c4 <__iar_annotation$$branch+0x19c>
 80032a0:	2001      	movs	r0, #1
 80032a2:	7720      	strb	r0, [r4, #28]
 80032a4:	6960      	ldr	r0, [r4, #20]
 80032a6:	2104      	movs	r1, #4
 80032a8:	4301      	orrs	r1, r0
 80032aa:	6161      	str	r1, [r4, #20]
 80032ac:	2000      	movs	r0, #0
 80032ae:	70f0      	strb	r0, [r6, #3]
 80032b0:	70b0      	strb	r0, [r6, #2]
 80032b2:	83e7      	strh	r7, [r4, #30]
 80032b4:	251b      	movs	r5, #27
 80032b6:	2016      	movs	r0, #22
 80032b8:	7460      	strb	r0, [r4, #17]
 80032ba:	210f      	movs	r1, #15
 80032bc:	7c20      	ldrb	r0, [r4, #16]
 80032be:	f7fd fa13 	bl	80006e8 <USBPD_PE_Notification>
 80032c2:	e702      	b.n	80030ca <__iar_annotation$$branch+0xe>
 80032c4:	6960      	ldr	r0, [r4, #20]
 80032c6:	0741      	lsls	r1, r0, #29
 80032c8:	0fc9      	lsrs	r1, r1, #31
 80032ca:	d10f      	bne.n	80032ec <__iar_annotation$$branch+0x1c4>
 80032cc:	78f0      	ldrb	r0, [r6, #3]
 80032ce:	2833      	cmp	r0, #51	@ 0x33
 80032d0:	d217      	bcs.n	8003302 <__iar_annotation$$branch+0x1da>
 80032d2:	4887      	ldr	r0, [pc, #540]	@ (80034f0 <__iar_annotation$$branch+0x3c8>)
 80032d4:	83e0      	strh	r0, [r4, #30]
 80032d6:	2596      	movs	r5, #150	@ 0x96
 80032d8:	2008      	movs	r0, #8
 80032da:	7460      	strb	r0, [r4, #17]
 80032dc:	4885      	ldr	r0, [pc, #532]	@ (80034f4 <__iar_annotation$$branch+0x3cc>)
 80032de:	8c61      	ldrh	r1, [r4, #34]	@ 0x22
 80032e0:	4201      	tst	r1, r0
 80032e2:	d002      	beq.n	80032ea <__iar_annotation$$branch+0x1c2>
 80032e4:	8c61      	ldrh	r1, [r4, #34]	@ 0x22
 80032e6:	0005      	movs	r5, r0
 80032e8:	400d      	ands	r5, r1
 80032ea:	e6ee      	b.n	80030ca <__iar_annotation$$branch+0xe>
 80032ec:	6860      	ldr	r0, [r4, #4]
 80032ee:	7800      	ldrb	r0, [r0, #0]
 80032f0:	0780      	lsls	r0, r0, #30
 80032f2:	0f80      	lsrs	r0, r0, #30
 80032f4:	2802      	cmp	r0, #2
 80032f6:	d102      	bne.n	80032fe <__iar_annotation$$branch+0x1d6>
 80032f8:	7c20      	ldrb	r0, [r4, #16]
 80032fa:	f002 fb68 	bl	80059ce <USBPD_PRL_SRCReleaseSinkNG>
 80032fe:	2011      	movs	r0, #17
 8003300:	e7c0      	b.n	8003284 <__iar_annotation$$branch+0x15c>
 8003302:	2121      	movs	r1, #33	@ 0x21
 8003304:	7c20      	ldrb	r0, [r4, #16]
 8003306:	f7fd f9ef 	bl	80006e8 <USBPD_PE_Notification>
 800330a:	2000      	movs	r0, #0
 800330c:	e795      	b.n	800323a <__iar_annotation$$branch+0x112>
 800330e:	2100      	movs	r1, #0
 8003310:	0020      	movs	r0, r4
 8003312:	f000 fd05 	bl	8003d20 <PE_Send_SRCCapabilities>
 8003316:	2805      	cmp	r0, #5
 8003318:	d107      	bne.n	800332a <__iar_annotation$$branch+0x202>
 800331a:	2104      	movs	r1, #4
 800331c:	0020      	movs	r0, r4
 800331e:	f7fe f976 	bl	800160e <PE_SetPowerNegotiation>
 8003322:	2001      	movs	r0, #1
 8003324:	7720      	strb	r0, [r4, #28]
 8003326:	83e7      	strh	r7, [r4, #30]
 8003328:	e7c5      	b.n	80032b6 <__iar_annotation$$branch+0x18e>
 800332a:	2000      	movs	r0, #0
 800332c:	7720      	strb	r0, [r4, #28]
 800332e:	2011      	movs	r0, #17
 8003330:	e783      	b.n	800323a <__iar_annotation$$branch+0x112>
 8003332:	03a8      	lsls	r0, r5, #14
 8003334:	8c61      	ldrh	r1, [r4, #34]	@ 0x22
 8003336:	4281      	cmp	r1, r0
 8003338:	d106      	bne.n	8003348 <__iar_annotation$$branch+0x220>
 800333a:	2100      	movs	r1, #0
 800333c:	8461      	strh	r1, [r4, #34]	@ 0x22
 800333e:	7931      	ldrb	r1, [r6, #4]
 8003340:	1c49      	adds	r1, r1, #1
 8003342:	7131      	strb	r1, [r6, #4]
 8003344:	2105      	movs	r1, #5
 8003346:	7461      	strb	r1, [r4, #17]
 8003348:	8be1      	ldrh	r1, [r4, #30]
 800334a:	4281      	cmp	r1, r0
 800334c:	d1cd      	bne.n	80032ea <__iar_annotation$$branch+0x1c2>
 800334e:	6820      	ldr	r0, [r4, #0]
 8003350:	6840      	ldr	r0, [r0, #4]
 8003352:	0601      	lsls	r1, r0, #24
 8003354:	0fc9      	lsrs	r1, r1, #31
 8003356:	d002      	beq.n	800335e <__iar_annotation$$branch+0x236>
 8003358:	78f0      	ldrb	r0, [r6, #3]
 800335a:	1c40      	adds	r0, r0, #1
 800335c:	70f0      	strb	r0, [r6, #3]
 800335e:	2007      	movs	r0, #7
 8003360:	e76b      	b.n	800323a <__iar_annotation$$branch+0x112>
 8003362:	4668      	mov	r0, sp
 8003364:	7b00      	ldrb	r0, [r0, #12]
 8003366:	2811      	cmp	r0, #17
 8003368:	d109      	bne.n	800337e <__iar_annotation$$branch+0x256>
 800336a:	8ea0      	ldrh	r0, [r4, #52]	@ 0x34
 800336c:	0bc1      	lsrs	r1, r0, #15
 800336e:	d106      	bne.n	800337e <__iar_annotation$$branch+0x256>
 8003370:	0b01      	lsrs	r1, r0, #12
 8003372:	0749      	lsls	r1, r1, #29
 8003374:	d100      	bne.n	8003378 <__iar_annotation$$branch+0x250>
 8003376:	e111      	b.n	800359c <__iar_annotation$$branch+0x474>
 8003378:	06c0      	lsls	r0, r0, #27
 800337a:	0ec0      	lsrs	r0, r0, #27
 800337c:	2802      	cmp	r0, #2
 800337e:	d000      	beq.n	8003382 <__iar_annotation$$branch+0x25a>
 8003380:	e10c      	b.n	800359c <__iar_annotation$$branch+0x474>
 8003382:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
 8003384:	7881      	ldrb	r1, [r0, #2]
 8003386:	78c2      	ldrb	r2, [r0, #3]
 8003388:	0212      	lsls	r2, r2, #8
 800338a:	1889      	adds	r1, r1, r2
 800338c:	7902      	ldrb	r2, [r0, #4]
 800338e:	0412      	lsls	r2, r2, #16
 8003390:	1889      	adds	r1, r1, r2
 8003392:	7940      	ldrb	r0, [r0, #5]
 8003394:	0600      	lsls	r0, r0, #24
 8003396:	1808      	adds	r0, r1, r0
 8003398:	9000      	str	r0, [sp, #0]
 800339a:	8ea0      	ldrh	r0, [r4, #52]	@ 0x34
 800339c:	0600      	lsls	r0, r0, #24
 800339e:	0f81      	lsrs	r1, r0, #30
 80033a0:	7c20      	ldrb	r0, [r4, #16]
 80033a2:	f7fd fd5b 	bl	8000e5c <PE_ExtRevisionInteroperability>
 80033a6:	2304      	movs	r3, #4
 80033a8:	466a      	mov	r2, sp
 80033aa:	2106      	movs	r1, #6
 80033ac:	7c20      	ldrb	r0, [r4, #16]
 80033ae:	68a5      	ldr	r5, [r4, #8]
 80033b0:	69ad      	ldr	r5, [r5, #24]
 80033b2:	47a8      	blx	r5
 80033b4:	2009      	movs	r0, #9
 80033b6:	7460      	strb	r0, [r4, #17]
 80033b8:	2500      	movs	r5, #0
 80033ba:	e0e5      	b.n	8003588 <__iar_annotation$$branch+0x460>
 80033bc:	2702      	movs	r7, #2
 80033be:	2507      	movs	r5, #7
 80033c0:	a901      	add	r1, sp, #4
 80033c2:	7c20      	ldrb	r0, [r4, #16]
 80033c4:	68a2      	ldr	r2, [r4, #8]
 80033c6:	69d2      	ldr	r2, [r2, #28]
 80033c8:	4790      	blx	r2
 80033ca:	280a      	cmp	r0, #10
 80033cc:	d010      	beq.n	80033f0 <__iar_annotation$$branch+0x2c8>
 80033ce:	280b      	cmp	r0, #11
 80033d0:	d035      	beq.n	800343e <__iar_annotation$$branch+0x316>
 80033d2:	280d      	cmp	r0, #13
 80033d4:	6860      	ldr	r0, [r4, #4]
 80033d6:	6800      	ldr	r0, [r0, #0]
 80033d8:	d136      	bne.n	8003448 <__iar_annotation$$branch+0x320>
 80033da:	0a00      	lsrs	r0, r0, #8
 80033dc:	4005      	ands	r5, r0
 80033de:	2d03      	cmp	r5, #3
 80033e0:	d101      	bne.n	80033e6 <__iar_annotation$$branch+0x2be>
 80033e2:	2303      	movs	r3, #3
 80033e4:	e000      	b.n	80033e8 <__iar_annotation$$branch+0x2c0>
 80033e6:	230e      	movs	r3, #14
 80033e8:	2000      	movs	r0, #0
 80033ea:	9000      	str	r0, [sp, #0]
 80033ec:	220c      	movs	r2, #12
 80033ee:	e035      	b.n	800345c <__iar_annotation$$branch+0x334>
 80033f0:	48a9      	ldr	r0, [pc, #676]	@ (8003698 <__iar_annotation$$branch+0x570>)
 80033f2:	83e0      	strh	r0, [r4, #30]
 80033f4:	271e      	movs	r7, #30
 80033f6:	6860      	ldr	r0, [r4, #4]
 80033f8:	6800      	ldr	r0, [r0, #0]
 80033fa:	0a00      	lsrs	r0, r0, #8
 80033fc:	4005      	ands	r5, r0
 80033fe:	2d01      	cmp	r5, #1
 8003400:	d00b      	beq.n	800341a <__iar_annotation$$branch+0x2f2>
 8003402:	9801      	ldr	r0, [sp, #4]
 8003404:	2803      	cmp	r0, #3
 8003406:	d108      	bne.n	800341a <__iar_annotation$$branch+0x2f2>
 8003408:	6960      	ldr	r0, [r4, #20]
 800340a:	06c0      	lsls	r0, r0, #27
 800340c:	0f80      	lsrs	r0, r0, #30
 800340e:	2803      	cmp	r0, #3
 8003410:	d103      	bne.n	800341a <__iar_annotation$$branch+0x2f2>
 8003412:	2080      	movs	r0, #128	@ 0x80
 8003414:	0200      	lsls	r0, r0, #8
 8003416:	83e0      	strh	r0, [r4, #30]
 8003418:	2700      	movs	r7, #0
 800341a:	2000      	movs	r0, #0
 800341c:	9000      	str	r0, [sp, #0]
 800341e:	230c      	movs	r3, #12
 8003420:	2203      	movs	r2, #3
 8003422:	2100      	movs	r1, #0
 8003424:	0020      	movs	r0, r4
 8003426:	f7fe f9a7 	bl	8001778 <PE_Send_CtrlMessage>
 800342a:	6960      	ldr	r0, [r4, #20]
 800342c:	2118      	movs	r1, #24
 800342e:	4388      	bics	r0, r1
 8003430:	9901      	ldr	r1, [sp, #4]
 8003432:	00c9      	lsls	r1, r1, #3
 8003434:	2218      	movs	r2, #24
 8003436:	400a      	ands	r2, r1
 8003438:	4302      	orrs	r2, r0
 800343a:	6162      	str	r2, [r4, #20]
 800343c:	e012      	b.n	8003464 <__iar_annotation$$branch+0x33c>
 800343e:	2000      	movs	r0, #0
 8003440:	9000      	str	r0, [sp, #0]
 8003442:	230c      	movs	r3, #12
 8003444:	2202      	movs	r2, #2
 8003446:	e009      	b.n	800345c <__iar_annotation$$branch+0x334>
 8003448:	0a00      	lsrs	r0, r0, #8
 800344a:	4005      	ands	r5, r0
 800344c:	2d03      	cmp	r5, #3
 800344e:	d101      	bne.n	8003454 <__iar_annotation$$branch+0x32c>
 8003450:	2303      	movs	r3, #3
 8003452:	e000      	b.n	8003456 <__iar_annotation$$branch+0x32e>
 8003454:	230e      	movs	r3, #14
 8003456:	2000      	movs	r0, #0
 8003458:	9000      	str	r0, [sp, #0]
 800345a:	2204      	movs	r2, #4
 800345c:	2100      	movs	r1, #0
 800345e:	0020      	movs	r0, r4
 8003460:	f7fe f98a 	bl	8001778 <PE_Send_CtrlMessage>
 8003464:	003d      	movs	r5, r7
 8003466:	e630      	b.n	80030ca <__iar_annotation$$branch+0xe>
 8003468:	8be0      	ldrh	r0, [r4, #30]
 800346a:	03a9      	lsls	r1, r5, #14
 800346c:	4288      	cmp	r0, r1
 800346e:	d1fa      	bne.n	8003466 <__iar_annotation$$branch+0x33e>
 8003470:	2104      	movs	r1, #4
 8003472:	0020      	movs	r0, r4
 8003474:	f7fe f8cb 	bl	800160e <PE_SetPowerNegotiation>
 8003478:	68a0      	ldr	r0, [r4, #8]
 800347a:	6801      	ldr	r1, [r0, #0]
 800347c:	2900      	cmp	r1, #0
 800347e:	d0f2      	beq.n	8003466 <__iar_annotation$$branch+0x33e>
 8003480:	7c20      	ldrb	r0, [r4, #16]
 8003482:	4788      	blx	r1
 8003484:	2800      	cmp	r0, #0
 8003486:	d000      	beq.n	800348a <__iar_annotation$$branch+0x362>
 8003488:	e2db      	b.n	8003a42 <__iar_annotation$$branch+0x91a>
 800348a:	200d      	movs	r0, #13
 800348c:	e6d5      	b.n	800323a <__iar_annotation$$branch+0x112>
 800348e:	2000      	movs	r0, #0
 8003490:	9000      	str	r0, [sp, #0]
 8003492:	2303      	movs	r3, #3
 8003494:	2206      	movs	r2, #6
 8003496:	2100      	movs	r1, #0
 8003498:	0020      	movs	r0, r4
 800349a:	f7fe f96d 	bl	8001778 <PE_Send_CtrlMessage>
 800349e:	2800      	cmp	r0, #0
 80034a0:	d110      	bne.n	80034c4 <__iar_annotation$$branch+0x39c>
 80034a2:	2103      	movs	r1, #3
 80034a4:	0020      	movs	r0, r4
 80034a6:	f7fe f8b2 	bl	800160e <PE_SetPowerNegotiation>
 80034aa:	2110      	movs	r1, #16
 80034ac:	7c20      	ldrb	r0, [r4, #16]
 80034ae:	f7fd f91b 	bl	80006e8 <USBPD_PE_Notification>
 80034b2:	2000      	movs	r0, #0
 80034b4:	84a0      	strh	r0, [r4, #36]	@ 0x24
 80034b6:	6960      	ldr	r0, [r4, #20]
 80034b8:	06c0      	lsls	r0, r0, #27
 80034ba:	0f80      	lsrs	r0, r0, #30
 80034bc:	2803      	cmp	r0, #3
 80034be:	d101      	bne.n	80034c4 <__iar_annotation$$branch+0x39c>
 80034c0:	4876      	ldr	r0, [pc, #472]	@ (800369c <__iar_annotation$$branch+0x574>)
 80034c2:	84a0      	strh	r0, [r4, #36]	@ 0x24
 80034c4:	e601      	b.n	80030ca <__iar_annotation$$branch+0xe>
 80034c6:	2001      	movs	r0, #1
 80034c8:	9000      	str	r0, [sp, #0]
 80034ca:	2397      	movs	r3, #151	@ 0x97
 80034cc:	2202      	movs	r2, #2
 80034ce:	2100      	movs	r1, #0
 80034d0:	0020      	movs	r0, r4
 80034d2:	f7fe f951 	bl	8001778 <PE_Send_CtrlMessage>
 80034d6:	2800      	cmp	r0, #0
 80034d8:	d1f4      	bne.n	80034c4 <__iar_annotation$$branch+0x39c>
 80034da:	7725      	strb	r5, [r4, #28]
 80034dc:	2129      	movs	r1, #41	@ 0x29
 80034de:	7c20      	ldrb	r0, [r4, #16]
 80034e0:	f7fd f902 	bl	80006e8 <USBPD_PE_Notification>
 80034e4:	486e      	ldr	r0, [pc, #440]	@ (80036a0 <__iar_annotation$$branch+0x578>)
 80034e6:	83e0      	strh	r0, [r4, #30]
 80034e8:	4d6e      	ldr	r5, [pc, #440]	@ (80036a4 <__iar_annotation$$branch+0x57c>)
 80034ea:	e5ee      	b.n	80030ca <__iar_annotation$$branch+0xe>
 80034ec:	00008014 	.word	0x00008014
 80034f0:	00008096 	.word	0x00008096
 80034f4:	00007fff 	.word	0x00007fff
 80034f8:	8be0      	ldrh	r0, [r4, #30]
 80034fa:	03a9      	lsls	r1, r5, #14
 80034fc:	4288      	cmp	r0, r1
 80034fe:	d1f4      	bne.n	80034ea <__iar_annotation$$branch+0x3c2>
 8003500:	212a      	movs	r1, #42	@ 0x2a
 8003502:	7c20      	ldrb	r0, [r4, #16]
 8003504:	f7fd f8f0 	bl	80006e8 <USBPD_PE_Notification>
 8003508:	2000      	movs	r0, #0
 800350a:	9000      	str	r0, [sp, #0]
 800350c:	2303      	movs	r3, #3
 800350e:	2206      	movs	r2, #6
 8003510:	2100      	movs	r1, #0
 8003512:	0020      	movs	r0, r4
 8003514:	f7fe f930 	bl	8001778 <PE_Send_CtrlMessage>
 8003518:	2800      	cmp	r0, #0
 800351a:	d109      	bne.n	8003530 <__iar_annotation$$branch+0x408>
 800351c:	212e      	movs	r1, #46	@ 0x2e
 800351e:	e6cd      	b.n	80032bc <__iar_annotation$$branch+0x194>
 8003520:	2000      	movs	r0, #0
 8003522:	9000      	str	r0, [sp, #0]
 8003524:	2307      	movs	r3, #7
 8003526:	2203      	movs	r2, #3
 8003528:	2100      	movs	r1, #0
 800352a:	0020      	movs	r0, r4
 800352c:	f7fe f924 	bl	8001778 <PE_Send_CtrlMessage>
 8003530:	e5cb      	b.n	80030ca <__iar_annotation$$branch+0xe>
 8003532:	2000      	movs	r0, #0
 8003534:	9000      	str	r0, [sp, #0]
 8003536:	2312      	movs	r3, #18
 8003538:	220d      	movs	r2, #13
 800353a:	2031      	movs	r0, #49	@ 0x31
 800353c:	5c21      	ldrb	r1, [r4, r0]
 800353e:	0020      	movs	r0, r4
 8003540:	f7fe f91a 	bl	8001778 <PE_Send_CtrlMessage>
 8003544:	2800      	cmp	r0, #0
 8003546:	d1f3      	bne.n	8003530 <__iar_annotation$$branch+0x408>
 8003548:	83e7      	strh	r7, [r4, #30]
 800354a:	251b      	movs	r5, #27
 800354c:	2130      	movs	r1, #48	@ 0x30
 800354e:	e6b5      	b.n	80032bc <__iar_annotation$$branch+0x194>
 8003550:	4668      	mov	r0, sp
 8003552:	7b00      	ldrb	r0, [r0, #12]
 8003554:	2814      	cmp	r0, #20
 8003556:	d021      	beq.n	800359c <__iar_annotation$$branch+0x474>
 8003558:	2030      	movs	r0, #48	@ 0x30
 800355a:	5c20      	ldrb	r0, [r4, r0]
 800355c:	2231      	movs	r2, #49	@ 0x31
 800355e:	5ca2      	ldrb	r2, [r4, r2]
 8003560:	4290      	cmp	r0, r2
 8003562:	d11b      	bne.n	800359c <__iar_annotation$$branch+0x474>
 8003564:	8ea0      	ldrh	r0, [r4, #52]	@ 0x34
 8003566:	4001      	ands	r1, r0
 8003568:	2903      	cmp	r1, #3
 800356a:	d117      	bne.n	800359c <__iar_annotation$$branch+0x474>
 800356c:	2131      	movs	r1, #49	@ 0x31
 800356e:	7c20      	ldrb	r0, [r4, #16]
 8003570:	f7fd f8ba 	bl	80006e8 <USBPD_PE_Notification>
 8003574:	2030      	movs	r0, #48	@ 0x30
 8003576:	5c20      	ldrb	r0, [r4, r0]
 8003578:	2800      	cmp	r0, #0
 800357a:	d102      	bne.n	8003582 <__iar_annotation$$branch+0x45a>
 800357c:	2007      	movs	r0, #7
 800357e:	7460      	strb	r0, [r4, #17]
 8003580:	e002      	b.n	8003588 <__iar_annotation$$branch+0x460>
 8003582:	2003      	movs	r0, #3
 8003584:	7460      	strb	r0, [r4, #17]
 8003586:	2500      	movs	r5, #0
 8003588:	4668      	mov	r0, sp
 800358a:	7b00      	ldrb	r0, [r0, #12]
 800358c:	2814      	cmp	r0, #20
 800358e:	d005      	beq.n	800359c <__iar_annotation$$branch+0x474>
 8003590:	2014      	movs	r0, #20
 8003592:	4669      	mov	r1, sp
 8003594:	7308      	strb	r0, [r1, #12]
 8003596:	0020      	movs	r0, r4
 8003598:	f7fd fb11 	bl	8000bbe <PE_Clear_RxEvent>
 800359c:	8be0      	ldrh	r0, [r4, #30]
 800359e:	2180      	movs	r1, #128	@ 0x80
 80035a0:	0209      	lsls	r1, r1, #8
 80035a2:	4288      	cmp	r0, r1
 80035a4:	d1c4      	bne.n	8003530 <__iar_annotation$$branch+0x408>
 80035a6:	e24c      	b.n	8003a42 <__iar_annotation$$branch+0x91a>
 80035a8:	6860      	ldr	r0, [r4, #4]
 80035aa:	7800      	ldrb	r0, [r0, #0]
 80035ac:	0780      	lsls	r0, r0, #30
 80035ae:	0f80      	lsrs	r0, r0, #30
 80035b0:	2802      	cmp	r0, #2
 80035b2:	d102      	bne.n	80035ba <__iar_annotation$$branch+0x492>
 80035b4:	7c20      	ldrb	r0, [r4, #16]
 80035b6:	f002 fa0a 	bl	80059ce <USBPD_PRL_SRCReleaseSinkNG>
 80035ba:	2105      	movs	r1, #5
 80035bc:	0020      	movs	r0, r4
 80035be:	f7fd fa99 	bl	8000af4 <PE_Send_RESET>
 80035c2:	6860      	ldr	r0, [r4, #4]
 80035c4:	6801      	ldr	r1, [r0, #0]
 80035c6:	2210      	movs	r2, #16
 80035c8:	4391      	bics	r1, r2
 80035ca:	6001      	str	r1, [r0, #0]
 80035cc:	78b0      	ldrb	r0, [r6, #2]
 80035ce:	1c40      	adds	r0, r0, #1
 80035d0:	70b0      	strb	r0, [r6, #2]
 80035d2:	6961      	ldr	r1, [r4, #20]
 80035d4:	4834      	ldr	r0, [pc, #208]	@ (80036a8 <__iar_annotation$$branch+0x580>)
 80035d6:	4008      	ands	r0, r1
 80035d8:	6160      	str	r0, [r4, #20]
 80035da:	2100      	movs	r1, #0
 80035dc:	2232      	movs	r2, #50	@ 0x32
 80035de:	54a1      	strb	r1, [r4, r2]
 80035e0:	4932      	ldr	r1, [pc, #200]	@ (80036ac <__iar_annotation$$branch+0x584>)
 80035e2:	4001      	ands	r1, r0
 80035e4:	6161      	str	r1, [r4, #20]
 80035e6:	2202      	movs	r2, #2
 80035e8:	2101      	movs	r1, #1
 80035ea:	0020      	movs	r0, r4
 80035ec:	f7fe f806 	bl	80015fc <PE_CallHardResetCallback>
 80035f0:	2169      	movs	r1, #105	@ 0x69
 80035f2:	4668      	mov	r0, sp
 80035f4:	7b40      	ldrb	r0, [r0, #13]
 80035f6:	f7fd f877 	bl	80006e8 <USBPD_PE_Notification>
 80035fa:	83e7      	strh	r7, [r4, #30]
 80035fc:	251b      	movs	r5, #27
 80035fe:	2015      	movs	r0, #21
 8003600:	e61b      	b.n	800323a <__iar_annotation$$branch+0x112>
 8003602:	6860      	ldr	r0, [r4, #4]
 8003604:	7800      	ldrb	r0, [r0, #0]
 8003606:	0780      	lsls	r0, r0, #30
 8003608:	0f80      	lsrs	r0, r0, #30
 800360a:	2802      	cmp	r0, #2
 800360c:	d1f0      	bne.n	80035f0 <__iar_annotation$$branch+0x4c8>
 800360e:	7c20      	ldrb	r0, [r4, #16]
 8003610:	f002 f9dd 	bl	80059ce <USBPD_PRL_SRCReleaseSinkNG>
 8003614:	e7ec      	b.n	80035f0 <__iar_annotation$$branch+0x4c8>
 8003616:	8be0      	ldrh	r0, [r4, #30]
 8003618:	03a9      	lsls	r1, r5, #14
 800361a:	4288      	cmp	r0, r1
 800361c:	d11a      	bne.n	8003654 <__iar_annotation$$branch+0x52c>
 800361e:	6960      	ldr	r0, [r4, #20]
 8003620:	78b1      	ldrb	r1, [r6, #2]
 8003622:	2903      	cmp	r1, #3
 8003624:	d303      	bcc.n	800362e <__iar_annotation$$branch+0x506>
 8003626:	0741      	lsls	r1, r0, #29
 8003628:	0fc9      	lsrs	r1, r1, #31
 800362a:	d130      	bne.n	800368e <__iar_annotation$$branch+0x566>
 800362c:	e66d      	b.n	800330a <__iar_annotation$$branch+0x1e2>
 800362e:	4920      	ldr	r1, [pc, #128]	@ (80036b0 <__iar_annotation$$branch+0x588>)
 8003630:	83e1      	strh	r1, [r4, #30]
 8003632:	2117      	movs	r1, #23
 8003634:	7461      	strb	r1, [r4, #17]
 8003636:	2500      	movs	r5, #0
 8003638:	0540      	lsls	r0, r0, #21
 800363a:	0f80      	lsrs	r0, r0, #30
 800363c:	1e42      	subs	r2, r0, #1
 800363e:	4192      	sbcs	r2, r2
 8003640:	0fd2      	lsrs	r2, r2, #31
 8003642:	2101      	movs	r1, #1
 8003644:	0020      	movs	r0, r4
 8003646:	f7fd ffd9 	bl	80015fc <PE_CallHardResetCallback>
 800364a:	2203      	movs	r2, #3
 800364c:	2101      	movs	r1, #1
 800364e:	0020      	movs	r0, r4
 8003650:	f7fd ffd4 	bl	80015fc <PE_CallHardResetCallback>
 8003654:	e539      	b.n	80030ca <__iar_annotation$$branch+0xe>
 8003656:	2100      	movs	r1, #0
 8003658:	4668      	mov	r0, sp
 800365a:	7b40      	ldrb	r0, [r0, #13]
 800365c:	68a2      	ldr	r2, [r4, #8]
 800365e:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8003660:	4790      	blx	r2
 8003662:	2801      	cmp	r0, #1
 8003664:	d105      	bne.n	8003672 <__iar_annotation$$branch+0x54a>
 8003666:	4813      	ldr	r0, [pc, #76]	@ (80036b4 <__iar_annotation$$branch+0x58c>)
 8003668:	83e0      	strh	r0, [r4, #30]
 800366a:	25c8      	movs	r5, #200	@ 0xc8
 800366c:	00ad      	lsls	r5, r5, #2
 800366e:	2013      	movs	r0, #19
 8003670:	7460      	strb	r0, [r4, #17]
 8003672:	8be0      	ldrh	r0, [r4, #30]
 8003674:	2180      	movs	r1, #128	@ 0x80
 8003676:	0209      	lsls	r1, r1, #8
 8003678:	4288      	cmp	r0, r1
 800367a:	d1eb      	bne.n	8003654 <__iar_annotation$$branch+0x52c>
 800367c:	2206      	movs	r2, #6
 800367e:	2101      	movs	r1, #1
 8003680:	0020      	movs	r0, r4
 8003682:	f7fd ffbb 	bl	80015fc <PE_CallHardResetCallback>
 8003686:	6960      	ldr	r0, [r4, #20]
 8003688:	0741      	lsls	r1, r0, #29
 800368a:	0fc9      	lsrs	r1, r1, #31
 800368c:	d003      	beq.n	8003696 <__iar_annotation$$branch+0x56e>
 800368e:	68a0      	ldr	r0, [r4, #8]
 8003690:	6b40      	ldr	r0, [r0, #52]	@ 0x34
 8003692:	2800      	cmp	r0, #0
 8003694:	d137      	bne.n	8003706 <__iar_annotation$$branch+0x5de>
 8003696:	e638      	b.n	800330a <__iar_annotation$$branch+0x1e2>
 8003698:	0000801e 	.word	0x0000801e
 800369c:	0000b6b0 	.word	0x0000b6b0
 80036a0:	00008226 	.word	0x00008226
 80036a4:	00000226 	.word	0x00000226
 80036a8:	fffff9ff 	.word	0xfffff9ff
 80036ac:	fffffe3f 	.word	0xfffffe3f
 80036b0:	0000828a 	.word	0x0000828a
 80036b4:	00008320 	.word	0x00008320
 80036b8:	8be0      	ldrh	r0, [r4, #30]
 80036ba:	03a9      	lsls	r1, r5, #14
 80036bc:	4288      	cmp	r0, r1
 80036be:	d126      	bne.n	800370e <__iar_annotation$$branch+0x5e6>
 80036c0:	2204      	movs	r2, #4
 80036c2:	2101      	movs	r1, #1
 80036c4:	0020      	movs	r0, r4
 80036c6:	f7fd ff99 	bl	80015fc <PE_CallHardResetCallback>
 80036ca:	2101      	movs	r1, #1
 80036cc:	4668      	mov	r0, sp
 80036ce:	7b40      	ldrb	r0, [r0, #13]
 80036d0:	68a2      	ldr	r2, [r4, #8]
 80036d2:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80036d4:	4790      	blx	r2
 80036d6:	2801      	cmp	r0, #1
 80036d8:	d10d      	bne.n	80036f6 <__iar_annotation$$branch+0x5ce>
 80036da:	0020      	movs	r0, r4
 80036dc:	f7fd fb1d 	bl	8000d1a <PE_Reset_HardReset>
 80036e0:	2168      	movs	r1, #104	@ 0x68
 80036e2:	4668      	mov	r0, sp
 80036e4:	7b40      	ldrb	r0, [r0, #13]
 80036e6:	f7fc ffff 	bl	80006e8 <USBPD_PE_Notification>
 80036ea:	2205      	movs	r2, #5
 80036ec:	2101      	movs	r1, #1
 80036ee:	0020      	movs	r0, r4
 80036f0:	f7fd ff84 	bl	80015fc <PE_CallHardResetCallback>
 80036f4:	e633      	b.n	800335e <__iar_annotation$$branch+0x236>
 80036f6:	2206      	movs	r2, #6
 80036f8:	2101      	movs	r1, #1
 80036fa:	0020      	movs	r0, r4
 80036fc:	f7fd ff7e 	bl	80015fc <PE_CallHardResetCallback>
 8003700:	68a0      	ldr	r0, [r4, #8]
 8003702:	6b40      	ldr	r0, [r0, #52]	@ 0x34
 8003704:	2800      	cmp	r0, #0
 8003706:	d000      	beq.n	800370a <__iar_annotation$$branch+0x5e2>
 8003708:	e2d6      	b.n	8003cb8 <__iar_annotation$$branch+0x5e>
 800370a:	2500      	movs	r5, #0
 800370c:	7465      	strb	r5, [r4, #17]
 800370e:	e4dc      	b.n	80030ca <__iar_annotation$$branch+0xe>
 8003710:	2001      	movs	r0, #1
 8003712:	9000      	str	r0, [sp, #0]
 8003714:	231b      	movs	r3, #27
 8003716:	2207      	movs	r2, #7
 8003718:	2100      	movs	r1, #0
 800371a:	0020      	movs	r0, r4
 800371c:	f7fe f82c 	bl	8001778 <PE_Send_CtrlMessage>
 8003720:	2800      	cmp	r0, #0
 8003722:	d1f4      	bne.n	800370e <__iar_annotation$$branch+0x5e6>
 8003724:	2006      	movs	r0, #6
 8003726:	7720      	strb	r0, [r4, #28]
 8003728:	83e7      	strh	r7, [r4, #30]
 800372a:	251b      	movs	r5, #27
 800372c:	210b      	movs	r1, #11
 800372e:	e5c5      	b.n	80032bc <__iar_annotation$$branch+0x194>
 8003730:	4668      	mov	r0, sp
 8003732:	7b00      	ldrb	r0, [r0, #12]
 8003734:	2811      	cmp	r0, #17
 8003736:	d13e      	bne.n	80037b6 <__iar_annotation$$branch+0x68e>
 8003738:	8ea0      	ldrh	r0, [r4, #52]	@ 0x34
 800373a:	0bc1      	lsrs	r1, r0, #15
 800373c:	d11f      	bne.n	800377e <__iar_annotation$$branch+0x656>
 800373e:	0441      	lsls	r1, r0, #17
 8003740:	0f49      	lsrs	r1, r1, #29
 8003742:	d01c      	beq.n	800377e <__iar_annotation$$branch+0x656>
 8003744:	06c0      	lsls	r0, r0, #27
 8003746:	0ec0      	lsrs	r0, r0, #27
 8003748:	2801      	cmp	r0, #1
 800374a:	d118      	bne.n	800377e <__iar_annotation$$branch+0x656>
 800374c:	008b      	lsls	r3, r1, #2
 800374e:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
 8003750:	1c82      	adds	r2, r0, #2
 8003752:	2104      	movs	r1, #4
 8003754:	7c20      	ldrb	r0, [r4, #16]
 8003756:	68a5      	ldr	r5, [r4, #8]
 8003758:	69ad      	ldr	r5, [r5, #24]
 800375a:	47a8      	blx	r5
 800375c:	2003      	movs	r0, #3
 800375e:	7460      	strb	r0, [r4, #17]
 8003760:	2500      	movs	r5, #0
 8003762:	4668      	mov	r0, sp
 8003764:	7b00      	ldrb	r0, [r0, #12]
 8003766:	2814      	cmp	r0, #20
 8003768:	d005      	beq.n	8003776 <__iar_annotation$$branch+0x64e>
 800376a:	2014      	movs	r0, #20
 800376c:	4669      	mov	r1, sp
 800376e:	7308      	strb	r0, [r1, #12]
 8003770:	0020      	movs	r0, r4
 8003772:	f7fd fa24 	bl	8000bbe <PE_Clear_RxEvent>
 8003776:	210d      	movs	r1, #13
 8003778:	7c20      	ldrb	r0, [r4, #16]
 800377a:	f7fc ffb5 	bl	80006e8 <USBPD_PE_Notification>
 800377e:	8ea0      	ldrh	r0, [r4, #52]	@ 0x34
 8003780:	21f0      	movs	r1, #240	@ 0xf0
 8003782:	0209      	lsls	r1, r1, #8
 8003784:	4001      	ands	r1, r0
 8003786:	d116      	bne.n	80037b6 <__iar_annotation$$branch+0x68e>
 8003788:	06c0      	lsls	r0, r0, #27
 800378a:	0ec0      	lsrs	r0, r0, #27
 800378c:	2804      	cmp	r0, #4
 800378e:	d001      	beq.n	8003794 <__iar_annotation$$branch+0x66c>
 8003790:	2810      	cmp	r0, #16
 8003792:	d110      	bne.n	80037b6 <__iar_annotation$$branch+0x68e>
 8003794:	2003      	movs	r0, #3
 8003796:	7460      	strb	r0, [r4, #17]
 8003798:	2500      	movs	r5, #0
 800379a:	4668      	mov	r0, sp
 800379c:	7b00      	ldrb	r0, [r0, #12]
 800379e:	2814      	cmp	r0, #20
 80037a0:	d005      	beq.n	80037ae <__iar_annotation$$branch+0x686>
 80037a2:	2014      	movs	r0, #20
 80037a4:	4669      	mov	r1, sp
 80037a6:	7308      	strb	r0, [r1, #12]
 80037a8:	0020      	movs	r0, r4
 80037aa:	f7fd fa08 	bl	8000bbe <PE_Clear_RxEvent>
 80037ae:	210e      	movs	r1, #14
 80037b0:	7c20      	ldrb	r0, [r4, #16]
 80037b2:	f7fc ff99 	bl	80006e8 <USBPD_PE_Notification>
 80037b6:	8be0      	ldrh	r0, [r4, #30]
 80037b8:	2180      	movs	r1, #128	@ 0x80
 80037ba:	0209      	lsls	r1, r1, #8
 80037bc:	4288      	cmp	r0, r1
 80037be:	d11f      	bne.n	8003800 <__iar_annotation$$branch+0x6d8>
 80037c0:	2003      	movs	r0, #3
 80037c2:	e55f      	b.n	8003284 <__iar_annotation$$branch+0x15c>
 80037c4:	68a0      	ldr	r0, [r4, #8]
 80037c6:	6881      	ldr	r1, [r0, #8]
 80037c8:	2900      	cmp	r1, #0
 80037ca:	d01f      	beq.n	800380c <__iar_annotation$$branch+0x6e4>
 80037cc:	7c20      	ldrb	r0, [r4, #16]
 80037ce:	4788      	blx	r1
 80037d0:	280a      	cmp	r0, #10
 80037d2:	d002      	beq.n	80037da <__iar_annotation$$branch+0x6b2>
 80037d4:	280d      	cmp	r0, #13
 80037d6:	d014      	beq.n	8003802 <__iar_annotation$$branch+0x6da>
 80037d8:	e018      	b.n	800380c <__iar_annotation$$branch+0x6e4>
 80037da:	1cf8      	adds	r0, r7, #3
 80037dc:	83e0      	strh	r0, [r4, #30]
 80037de:	251e      	movs	r5, #30
 80037e0:	2000      	movs	r0, #0
 80037e2:	9000      	str	r0, [sp, #0]
 80037e4:	2324      	movs	r3, #36	@ 0x24
 80037e6:	2203      	movs	r2, #3
 80037e8:	2100      	movs	r1, #0
 80037ea:	0020      	movs	r0, r4
 80037ec:	f7fd ffc4 	bl	8001778 <PE_Send_CtrlMessage>
 80037f0:	2800      	cmp	r0, #0
 80037f2:	d105      	bne.n	8003800 <__iar_annotation$$branch+0x6d8>
 80037f4:	2201      	movs	r2, #1
 80037f6:	2101      	movs	r1, #1
 80037f8:	7c20      	ldrb	r0, [r4, #16]
 80037fa:	68a3      	ldr	r3, [r4, #8]
 80037fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80037fe:	4798      	blx	r3
 8003800:	e463      	b.n	80030ca <__iar_annotation$$branch+0xe>
 8003802:	2000      	movs	r0, #0
 8003804:	9000      	str	r0, [sp, #0]
 8003806:	2303      	movs	r3, #3
 8003808:	220c      	movs	r2, #12
 800380a:	e68d      	b.n	8003528 <__iar_annotation$$branch+0x400>
 800380c:	2000      	movs	r0, #0
 800380e:	9000      	str	r0, [sp, #0]
 8003810:	2303      	movs	r3, #3
 8003812:	2204      	movs	r2, #4
 8003814:	e688      	b.n	8003528 <__iar_annotation$$branch+0x400>
 8003816:	8be0      	ldrh	r0, [r4, #30]
 8003818:	03a9      	lsls	r1, r5, #14
 800381a:	4288      	cmp	r0, r1
 800381c:	d1f0      	bne.n	8003800 <__iar_annotation$$branch+0x6d8>
 800381e:	2104      	movs	r1, #4
 8003820:	0020      	movs	r0, r4
 8003822:	f7fd fef4 	bl	800160e <PE_SetPowerNegotiation>
 8003826:	6860      	ldr	r0, [r4, #4]
 8003828:	6801      	ldr	r1, [r0, #0]
 800382a:	2210      	movs	r2, #16
 800382c:	430a      	orrs	r2, r1
 800382e:	6002      	str	r2, [r0, #0]
 8003830:	2206      	movs	r2, #6
 8003832:	2101      	movs	r1, #1
 8003834:	7c20      	ldrb	r0, [r4, #16]
 8003836:	68a3      	ldr	r3, [r4, #8]
 8003838:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800383a:	4798      	blx	r3
 800383c:	2207      	movs	r2, #7
 800383e:	2101      	movs	r1, #1
 8003840:	7c20      	ldrb	r0, [r4, #16]
 8003842:	68a3      	ldr	r3, [r4, #8]
 8003844:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003846:	4798      	blx	r3
 8003848:	2100      	movs	r1, #0
 800384a:	7c20      	ldrb	r0, [r4, #16]
 800384c:	f002 f889 	bl	8005962 <USBPD_PRL_SetHeaderPowerRole>
 8003850:	2000      	movs	r0, #0
 8003852:	9000      	str	r0, [sp, #0]
 8003854:	2325      	movs	r3, #37	@ 0x25
 8003856:	2206      	movs	r2, #6
 8003858:	2100      	movs	r1, #0
 800385a:	0020      	movs	r0, r4
 800385c:	f7fd ff8c 	bl	8001778 <PE_Send_CtrlMessage>
 8003860:	2800      	cmp	r0, #0
 8003862:	d1cd      	bne.n	8003800 <__iar_annotation$$branch+0x6d8>
 8003864:	e0c9      	b.n	80039fa <__iar_annotation$$branch+0x8d2>
 8003866:	4668      	mov	r0, sp
 8003868:	7b00      	ldrb	r0, [r0, #12]
 800386a:	2811      	cmp	r0, #17
 800386c:	d10b      	bne.n	8003886 <__iar_annotation$$branch+0x75e>
 800386e:	8ea0      	ldrh	r0, [r4, #52]	@ 0x34
 8003870:	4001      	ands	r1, r0
 8003872:	2906      	cmp	r1, #6
 8003874:	d107      	bne.n	8003886 <__iar_annotation$$branch+0x75e>
 8003876:	2014      	movs	r0, #20
 8003878:	4669      	mov	r1, sp
 800387a:	7308      	strb	r0, [r1, #12]
 800387c:	0020      	movs	r0, r4
 800387e:	f7fd f99e 	bl	8000bbe <PE_Clear_RxEvent>
 8003882:	2026      	movs	r0, #38	@ 0x26
 8003884:	7460      	strb	r0, [r4, #17]
 8003886:	8be0      	ldrh	r0, [r4, #30]
 8003888:	03a9      	lsls	r1, r5, #14
 800388a:	4288      	cmp	r0, r1
 800388c:	d1b8      	bne.n	8003800 <__iar_annotation$$branch+0x6d8>
 800388e:	68a3      	ldr	r3, [r4, #8]
 8003890:	6b58      	ldr	r0, [r3, #52]	@ 0x34
 8003892:	2800      	cmp	r0, #0
 8003894:	d000      	beq.n	8003898 <__iar_annotation$$branch+0x770>
 8003896:	e20f      	b.n	8003cb8 <__iar_annotation$$branch+0x5e>
 8003898:	220a      	movs	r2, #10
 800389a:	2101      	movs	r1, #1
 800389c:	7c20      	ldrb	r0, [r4, #16]
 800389e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80038a0:	4798      	blx	r3
 80038a2:	e0ce      	b.n	8003a42 <__iar_annotation$$branch+0x91a>
 80038a4:	2100      	movs	r1, #0
 80038a6:	0020      	movs	r0, r4
 80038a8:	f7fd f944 	bl	8000b34 <PE_ChangePowerRole>
 80038ac:	220d      	movs	r2, #13
 80038ae:	2100      	movs	r1, #0
 80038b0:	7c20      	ldrb	r0, [r4, #16]
 80038b2:	68a3      	ldr	r3, [r4, #8]
 80038b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80038b6:	4798      	blx	r3
 80038b8:	2114      	movs	r1, #20
 80038ba:	7c20      	ldrb	r0, [r4, #16]
 80038bc:	f7fc ff14 	bl	80006e8 <USBPD_PE_Notification>
 80038c0:	220e      	movs	r2, #14
 80038c2:	2100      	movs	r1, #0
 80038c4:	7c20      	ldrb	r0, [r4, #16]
 80038c6:	68a3      	ldr	r3, [r4, #8]
 80038c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80038ca:	4798      	blx	r3
 80038cc:	6860      	ldr	r0, [r4, #4]
 80038ce:	7800      	ldrb	r0, [r0, #0]
 80038d0:	0780      	lsls	r0, r0, #30
 80038d2:	0f80      	lsrs	r0, r0, #30
 80038d4:	2801      	cmp	r0, #1
 80038d6:	d104      	bne.n	80038e2 <__iar_annotation$$branch+0x7ba>
 80038d8:	2101      	movs	r1, #1
 80038da:	4668      	mov	r0, sp
 80038dc:	7b40      	ldrb	r0, [r0, #13]
 80038de:	f002 f895 	bl	8005a0c <USBPD_PRL_SOPCapability>
 80038e2:	0020      	movs	r0, r4
 80038e4:	f7fd fa90 	bl	8000e08 <PE_Reset_StateMachine>
 80038e8:	e4cd      	b.n	8003286 <__iar_annotation$$branch+0x15e>
 80038ea:	2001      	movs	r0, #1
 80038ec:	9000      	str	r0, [sp, #0]
 80038ee:	231f      	movs	r3, #31
 80038f0:	220a      	movs	r2, #10
 80038f2:	2100      	movs	r1, #0
 80038f4:	0020      	movs	r0, r4
 80038f6:	f7fd ff3f 	bl	8001778 <PE_Send_CtrlMessage>
 80038fa:	2800      	cmp	r0, #0
 80038fc:	d1c6      	bne.n	800388c <__iar_annotation$$branch+0x764>
 80038fe:	2008      	movs	r0, #8
 8003900:	7720      	strb	r0, [r4, #28]
 8003902:	83e7      	strh	r7, [r4, #30]
 8003904:	251b      	movs	r5, #27
 8003906:	2202      	movs	r2, #2
 8003908:	2101      	movs	r1, #1
 800390a:	7c20      	ldrb	r0, [r4, #16]
 800390c:	68a3      	ldr	r3, [r4, #8]
 800390e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003910:	4798      	blx	r3
 8003912:	2139      	movs	r1, #57	@ 0x39
 8003914:	e4d2      	b.n	80032bc <__iar_annotation$$branch+0x194>
 8003916:	4668      	mov	r0, sp
 8003918:	7b00      	ldrb	r0, [r0, #12]
 800391a:	2811      	cmp	r0, #17
 800391c:	d145      	bne.n	80039aa <__iar_annotation$$branch+0x882>
 800391e:	8ea0      	ldrh	r0, [r4, #52]	@ 0x34
 8003920:	391f      	subs	r1, #31
 8003922:	4001      	ands	r1, r0
 8003924:	d141      	bne.n	80039aa <__iar_annotation$$branch+0x882>
 8003926:	06c0      	lsls	r0, r0, #27
 8003928:	0ec0      	lsrs	r0, r0, #27
 800392a:	2803      	cmp	r0, #3
 800392c:	d006      	beq.n	800393c <__iar_annotation$$branch+0x814>
 800392e:	2804      	cmp	r0, #4
 8003930:	d012      	beq.n	8003958 <__iar_annotation$$branch+0x830>
 8003932:	280c      	cmp	r0, #12
 8003934:	d008      	beq.n	8003948 <__iar_annotation$$branch+0x820>
 8003936:	2810      	cmp	r0, #16
 8003938:	d020      	beq.n	800397c <__iar_annotation$$branch+0x854>
 800393a:	e036      	b.n	80039aa <__iar_annotation$$branch+0x882>
 800393c:	213a      	movs	r1, #58	@ 0x3a
 800393e:	7c20      	ldrb	r0, [r4, #16]
 8003940:	f7fc fed2 	bl	80006e8 <USBPD_PE_Notification>
 8003944:	2020      	movs	r0, #32
 8003946:	e012      	b.n	800396e <__iar_annotation$$branch+0x846>
 8003948:	2205      	movs	r2, #5
 800394a:	2101      	movs	r1, #1
 800394c:	7c20      	ldrb	r0, [r4, #16]
 800394e:	68a3      	ldr	r3, [r4, #8]
 8003950:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003952:	4798      	blx	r3
 8003954:	213b      	movs	r1, #59	@ 0x3b
 8003956:	e006      	b.n	8003966 <__iar_annotation$$branch+0x83e>
 8003958:	2204      	movs	r2, #4
 800395a:	2101      	movs	r1, #1
 800395c:	7c20      	ldrb	r0, [r4, #16]
 800395e:	68a3      	ldr	r3, [r4, #8]
 8003960:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003962:	4798      	blx	r3
 8003964:	2116      	movs	r1, #22
 8003966:	7c20      	ldrb	r0, [r4, #16]
 8003968:	f7fc febe 	bl	80006e8 <USBPD_PE_Notification>
 800396c:	2003      	movs	r0, #3
 800396e:	7460      	strb	r0, [r4, #17]
 8003970:	2500      	movs	r5, #0
 8003972:	4668      	mov	r0, sp
 8003974:	7b00      	ldrb	r0, [r0, #12]
 8003976:	2814      	cmp	r0, #20
 8003978:	d111      	bne.n	800399e <__iar_annotation$$branch+0x876>
 800397a:	e016      	b.n	80039aa <__iar_annotation$$branch+0x882>
 800397c:	2204      	movs	r2, #4
 800397e:	2101      	movs	r1, #1
 8003980:	7c20      	ldrb	r0, [r4, #16]
 8003982:	68a3      	ldr	r3, [r4, #8]
 8003984:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003986:	4798      	blx	r3
 8003988:	2117      	movs	r1, #23
 800398a:	7c20      	ldrb	r0, [r4, #16]
 800398c:	f7fc feac 	bl	80006e8 <USBPD_PE_Notification>
 8003990:	2003      	movs	r0, #3
 8003992:	7460      	strb	r0, [r4, #17]
 8003994:	2500      	movs	r5, #0
 8003996:	4668      	mov	r0, sp
 8003998:	7b00      	ldrb	r0, [r0, #12]
 800399a:	2814      	cmp	r0, #20
 800399c:	d005      	beq.n	80039aa <__iar_annotation$$branch+0x882>
 800399e:	2014      	movs	r0, #20
 80039a0:	4669      	mov	r1, sp
 80039a2:	7308      	strb	r0, [r1, #12]
 80039a4:	0020      	movs	r0, r4
 80039a6:	f7fd f90a 	bl	8000bbe <PE_Clear_RxEvent>
 80039aa:	8be0      	ldrh	r0, [r4, #30]
 80039ac:	2180      	movs	r1, #128	@ 0x80
 80039ae:	0209      	lsls	r1, r1, #8
 80039b0:	4288      	cmp	r0, r1
 80039b2:	d12c      	bne.n	8003a0e <__iar_annotation$$branch+0x8e6>
 80039b4:	e704      	b.n	80037c0 <__iar_annotation$$branch+0x698>
 80039b6:	6860      	ldr	r0, [r4, #4]
 80039b8:	6801      	ldr	r1, [r0, #0]
 80039ba:	2210      	movs	r2, #16
 80039bc:	430a      	orrs	r2, r1
 80039be:	6002      	str	r2, [r0, #0]
 80039c0:	7f20      	ldrb	r0, [r4, #28]
 80039c2:	2809      	cmp	r0, #9
 80039c4:	d005      	beq.n	80039d2 <__iar_annotation$$branch+0x8aa>
 80039c6:	2206      	movs	r2, #6
 80039c8:	2101      	movs	r1, #1
 80039ca:	7c20      	ldrb	r0, [r4, #16]
 80039cc:	68a3      	ldr	r3, [r4, #8]
 80039ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80039d0:	4798      	blx	r3
 80039d2:	2207      	movs	r2, #7
 80039d4:	2101      	movs	r1, #1
 80039d6:	7c20      	ldrb	r0, [r4, #16]
 80039d8:	68a3      	ldr	r3, [r4, #8]
 80039da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80039dc:	4798      	blx	r3
 80039de:	2100      	movs	r1, #0
 80039e0:	7c20      	ldrb	r0, [r4, #16]
 80039e2:	f001 ffbe 	bl	8005962 <USBPD_PRL_SetHeaderPowerRole>
 80039e6:	2000      	movs	r0, #0
 80039e8:	9000      	str	r0, [sp, #0]
 80039ea:	2321      	movs	r3, #33	@ 0x21
 80039ec:	2206      	movs	r2, #6
 80039ee:	2100      	movs	r1, #0
 80039f0:	0020      	movs	r0, r4
 80039f2:	f7fd fec1 	bl	8001778 <PE_Send_CtrlMessage>
 80039f6:	2800      	cmp	r0, #0
 80039f8:	d109      	bne.n	8003a0e <__iar_annotation$$branch+0x8e6>
 80039fa:	2208      	movs	r2, #8
 80039fc:	2101      	movs	r1, #1
 80039fe:	7c20      	ldrb	r0, [r4, #16]
 8003a00:	68a3      	ldr	r3, [r4, #8]
 8003a02:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a04:	4798      	blx	r3
 8003a06:	48c5      	ldr	r0, [pc, #788]	@ (8003d1c <.text_3>)
 8003a08:	83e0      	strh	r0, [r4, #30]
 8003a0a:	25eb      	movs	r5, #235	@ 0xeb
 8003a0c:	006d      	lsls	r5, r5, #1
 8003a0e:	e6f7      	b.n	8003800 <__iar_annotation$$branch+0x6d8>
 8003a10:	4668      	mov	r0, sp
 8003a12:	7b00      	ldrb	r0, [r0, #12]
 8003a14:	2811      	cmp	r0, #17
 8003a16:	d10b      	bne.n	8003a30 <__iar_annotation$$branch+0x908>
 8003a18:	8ea0      	ldrh	r0, [r4, #52]	@ 0x34
 8003a1a:	4001      	ands	r1, r0
 8003a1c:	2906      	cmp	r1, #6
 8003a1e:	d107      	bne.n	8003a30 <__iar_annotation$$branch+0x908>
 8003a20:	2026      	movs	r0, #38	@ 0x26
 8003a22:	7460      	strb	r0, [r4, #17]
 8003a24:	2014      	movs	r0, #20
 8003a26:	4669      	mov	r1, sp
 8003a28:	7308      	strb	r0, [r1, #12]
 8003a2a:	0020      	movs	r0, r4
 8003a2c:	f7fd f8c7 	bl	8000bbe <PE_Clear_RxEvent>
 8003a30:	8be0      	ldrh	r0, [r4, #30]
 8003a32:	03a9      	lsls	r1, r5, #14
 8003a34:	4288      	cmp	r0, r1
 8003a36:	d1ea      	bne.n	8003a0e <__iar_annotation$$branch+0x8e6>
 8003a38:	68a0      	ldr	r0, [r4, #8]
 8003a3a:	6b40      	ldr	r0, [r0, #52]	@ 0x34
 8003a3c:	2800      	cmp	r0, #0
 8003a3e:	d000      	beq.n	8003a42 <__iar_annotation$$branch+0x91a>
 8003a40:	e13a      	b.n	8003cb8 <__iar_annotation$$branch+0x5e>
 8003a42:	200f      	movs	r0, #15
 8003a44:	e6bd      	b.n	80037c2 <__iar_annotation$$branch+0x69a>
 8003a46:	8be0      	ldrh	r0, [r4, #30]
 8003a48:	03a9      	lsls	r1, r5, #14
 8003a4a:	4288      	cmp	r0, r1
 8003a4c:	d1df      	bne.n	8003a0e <__iar_annotation$$branch+0x8e6>
 8003a4e:	220e      	movs	r2, #14
 8003a50:	2101      	movs	r1, #1
 8003a52:	7c20      	ldrb	r0, [r4, #16]
 8003a54:	68a3      	ldr	r3, [r4, #8]
 8003a56:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a58:	4798      	blx	r3
 8003a5a:	6860      	ldr	r0, [r4, #4]
 8003a5c:	7800      	ldrb	r0, [r0, #0]
 8003a5e:	0780      	lsls	r0, r0, #30
 8003a60:	0f80      	lsrs	r0, r0, #30
 8003a62:	2802      	cmp	r0, #2
 8003a64:	d102      	bne.n	8003a6c <__iar_annotation$$branch+0x944>
 8003a66:	7c20      	ldrb	r0, [r4, #16]
 8003a68:	f001 ffb1 	bl	80059ce <USBPD_PRL_SRCReleaseSinkNG>
 8003a6c:	0020      	movs	r0, r4
 8003a6e:	f7fd f9cb 	bl	8000e08 <PE_Reset_StateMachine>
 8003a72:	2115      	movs	r1, #21
 8003a74:	e74e      	b.n	8003914 <__iar_annotation$$branch+0x7ec>
 8003a76:	2803      	cmp	r0, #3
 8003a78:	d110      	bne.n	8003a9c <__iar_annotation$$branch+0x974>
 8003a7a:	2000      	movs	r0, #0
 8003a7c:	7720      	strb	r0, [r4, #28]
 8003a7e:	6860      	ldr	r0, [r4, #4]
 8003a80:	7800      	ldrb	r0, [r0, #0]
 8003a82:	0780      	lsls	r0, r0, #30
 8003a84:	0f80      	lsrs	r0, r0, #30
 8003a86:	2802      	cmp	r0, #2
 8003a88:	d102      	bne.n	8003a90 <__iar_annotation$$branch+0x968>
 8003a8a:	7c20      	ldrb	r0, [r4, #16]
 8003a8c:	f001 ff9f 	bl	80059ce <USBPD_PRL_SRCReleaseSinkNG>
 8003a90:	2004      	movs	r0, #4
 8003a92:	7460      	strb	r0, [r4, #17]
 8003a94:	2167      	movs	r1, #103	@ 0x67
 8003a96:	7c20      	ldrb	r0, [r4, #16]
 8003a98:	f7fc fe26 	bl	80006e8 <USBPD_PE_Notification>
 8003a9c:	4668      	mov	r0, sp
 8003a9e:	7b00      	ldrb	r0, [r0, #12]
 8003aa0:	2814      	cmp	r0, #20
 8003aa2:	d00d      	beq.n	8003ac0 <__iar_annotation$$branch+0x998>
 8003aa4:	0020      	movs	r0, r4
 8003aa6:	f7fe f917 	bl	8001cd8 <PE_ManageRXEvent>
 8003aaa:	4668      	mov	r0, sp
 8003aac:	7b00      	ldrb	r0, [r0, #12]
 8003aae:	2814      	cmp	r0, #20
 8003ab0:	d005      	beq.n	8003abe <__iar_annotation$$branch+0x996>
 8003ab2:	2014      	movs	r0, #20
 8003ab4:	4669      	mov	r1, sp
 8003ab6:	7308      	strb	r0, [r1, #12]
 8003ab8:	0020      	movs	r0, r4
 8003aba:	f7fd f880 	bl	8000bbe <PE_Clear_RxEvent>
 8003abe:	e69f      	b.n	8003800 <__iar_annotation$$branch+0x6d8>
 8003ac0:	6960      	ldr	r0, [r4, #20]
 8003ac2:	0cc0      	lsrs	r0, r0, #19
 8003ac4:	03ad      	lsls	r5, r5, #14
 8003ac6:	2800      	cmp	r0, #0
 8003ac8:	d01e      	beq.n	8003b08 <__iar_annotation$$branch+0x9e0>
 8003aca:	8c21      	ldrh	r1, [r4, #32]
 8003acc:	42a9      	cmp	r1, r5
 8003ace:	d10e      	bne.n	8003aee <__iar_annotation$$branch+0x9c6>
 8003ad0:	200f      	movs	r0, #15
 8003ad2:	7460      	strb	r0, [r4, #17]
 8003ad4:	2000      	movs	r0, #0
 8003ad6:	9000      	str	r0, [sp, #0]
 8003ad8:	2300      	movs	r3, #0
 8003ada:	2270      	movs	r2, #112	@ 0x70
 8003adc:	7c21      	ldrb	r1, [r4, #16]
 8003ade:	2009      	movs	r0, #9
 8003ae0:	4da5      	ldr	r5, [pc, #660]	@ (8003d78 <.text_5>)
 8003ae2:	682d      	ldr	r5, [r5, #0]
 8003ae4:	47a8      	blx	r5
 8003ae6:	78b0      	ldrb	r0, [r6, #2]
 8003ae8:	1c40      	adds	r0, r0, #1
 8003aea:	70b0      	strb	r0, [r6, #2]
 8003aec:	e6fc      	b.n	80038e8 <__iar_annotation$$branch+0x7c0>
 8003aee:	8ea1      	ldrh	r1, [r4, #52]	@ 0x34
 8003af0:	0509      	lsls	r1, r1, #20
 8003af2:	0f49      	lsrs	r1, r1, #29
 8003af4:	180a      	adds	r2, r1, r0
 8003af6:	2333      	movs	r3, #51	@ 0x33
 8003af8:	435a      	muls	r2, r3
 8003afa:	4315      	orrs	r5, r2
 8003afc:	8425      	strh	r5, [r4, #32]
 8003afe:	180d      	adds	r5, r1, r0
 8003b00:	2033      	movs	r0, #51	@ 0x33
 8003b02:	4345      	muls	r5, r0
 8003b04:	b2ad      	uxth	r5, r5
 8003b06:	e67b      	b.n	8003800 <__iar_annotation$$branch+0x6d8>
 8003b08:	8ca0      	ldrh	r0, [r4, #36]	@ 0x24
 8003b0a:	42a8      	cmp	r0, r5
 8003b0c:	d099      	beq.n	8003a42 <__iar_annotation$$branch+0x91a>
 8003b0e:	7c20      	ldrb	r0, [r4, #16]
 8003b10:	f7fd f87a 	bl	8000c08 <PE_PRL_Control_RxEvent>
 8003b14:	2800      	cmp	r0, #0
 8003b16:	d113      	bne.n	8003b40 <__iar_annotation$$branch+0xa18>
 8003b18:	2032      	movs	r0, #50	@ 0x32
 8003b1a:	5c20      	ldrb	r0, [r4, r0]
 8003b1c:	2800      	cmp	r0, #0
 8003b1e:	d00f      	beq.n	8003b40 <__iar_annotation$$branch+0xa18>
 8003b20:	2133      	movs	r1, #51	@ 0x33
 8003b22:	5c61      	ldrb	r1, [r4, r1]
 8003b24:	2231      	movs	r2, #49	@ 0x31
 8003b26:	54a1      	strb	r1, [r4, r2]
 8003b28:	7460      	strb	r0, [r4, #17]
 8003b2a:	2500      	movs	r5, #0
 8003b2c:	2132      	movs	r1, #50	@ 0x32
 8003b2e:	5465      	strb	r5, [r4, r1]
 8003b30:	6aa0      	ldr	r0, [r4, #40]	@ 0x28
 8003b32:	62e0      	str	r0, [r4, #44]	@ 0x2c
 8003b34:	6960      	ldr	r0, [r4, #20]
 8003b36:	2180      	movs	r1, #128	@ 0x80
 8003b38:	01c9      	lsls	r1, r1, #7
 8003b3a:	4301      	orrs	r1, r0
 8003b3c:	6161      	str	r1, [r4, #20]
 8003b3e:	e65f      	b.n	8003800 <__iar_annotation$$branch+0x6d8>
 8003b40:	8c60      	ldrh	r0, [r4, #34]	@ 0x22
 8003b42:	42a8      	cmp	r0, r5
 8003b44:	d104      	bne.n	8003b50 <__iar_annotation$$branch+0x4>
 8003b46:	2500      	movs	r5, #0
 8003b48:	8465      	strh	r5, [r4, #34]	@ 0x22
 8003b4a:	7930      	ldrb	r0, [r6, #4]

08003b4c <__iar_annotation$$branch>:
 8003b4c:	f7ff fb87 	bl	800325e <__iar_annotation$$branch+0x136>
 8003b50:	0020      	movs	r0, r4
 8003b52:	f7fd fd83 	bl	800165c <PE_CalculateMinTiming>
 8003b56:	e080      	b.n	8003c5a <__iar_annotation$$branch>
 8003b58:	2000      	movs	r0, #0
 8003b5a:	9002      	str	r0, [sp, #8]
 8003b5c:	2003      	movs	r0, #3
 8003b5e:	9001      	str	r0, [sp, #4]
 8003b60:	2001      	movs	r0, #1
 8003b62:	9000      	str	r0, [sp, #0]
 8003b64:	0023      	movs	r3, r4
 8003b66:	332c      	adds	r3, #44	@ 0x2c
 8003b68:	2206      	movs	r2, #6
 8003b6a:	2100      	movs	r1, #0
 8003b6c:	0020      	movs	r0, r4
 8003b6e:	f7fd fe2e 	bl	80017ce <PE_Send_DataMessage>
 8003b72:	2800      	cmp	r0, #0
 8003b74:	d1e3      	bne.n	8003b3e <__iar_annotation$$branch+0xa16>
 8003b76:	215d      	movs	r1, #93	@ 0x5d
 8003b78:	e6cc      	b.n	8003914 <__iar_annotation$$branch+0x7ec>
 8003b7a:	2000      	movs	r0, #0
 8003b7c:	9004      	str	r0, [sp, #16]
 8003b7e:	ab04      	add	r3, sp, #16
 8003b80:	aa05      	add	r2, sp, #20
 8003b82:	210a      	movs	r1, #10
 8003b84:	4668      	mov	r0, sp
 8003b86:	7b40      	ldrb	r0, [r0, #13]
 8003b88:	68a7      	ldr	r7, [r4, #8]
 8003b8a:	697f      	ldr	r7, [r7, #20]
 8003b8c:	47b8      	blx	r7
 8003b8e:	2104      	movs	r1, #4
 8003b90:	9804      	ldr	r0, [sp, #16]
 8003b92:	f7fd fd8f 	bl	80016b4 <PE_CheckDataSizeFromGetDataInfo>
 8003b96:	2800      	cmp	r0, #0
 8003b98:	d11f      	bne.n	8003bda <__iar_annotation$$branch+0x8e>
 8003b9a:	71f0      	strb	r0, [r6, #7]
 8003b9c:	7230      	strb	r0, [r6, #8]
 8003b9e:	7c20      	ldrb	r0, [r4, #16]
 8003ba0:	f7fd fa04 	bl	8000fac <PE_Get_UnchunkedSupport>
 8003ba4:	2800      	cmp	r0, #0
 8003ba6:	d103      	bne.n	8003bb0 <__iar_annotation$$branch+0x64>
 8003ba8:	7a30      	ldrb	r0, [r6, #8]
 8003baa:	2180      	movs	r1, #128	@ 0x80
 8003bac:	4301      	orrs	r1, r0
 8003bae:	7231      	strb	r1, [r6, #8]
 8003bb0:	9a04      	ldr	r2, [sp, #16]
 8003bb2:	a905      	add	r1, sp, #20
 8003bb4:	4871      	ldr	r0, [pc, #452]	@ (8003d7c <.text_6>)
 8003bb6:	1820      	adds	r0, r4, r0
 8003bb8:	f012 fe08 	bl	80167cc <__aeabi_memcpy>
 8003bbc:	2000      	movs	r0, #0
 8003bbe:	9002      	str	r0, [sp, #8]
 8003bc0:	2003      	movs	r0, #3
 8003bc2:	9001      	str	r0, [sp, #4]
 8003bc4:	2008      	movs	r0, #8
 8003bc6:	9000      	str	r0, [sp, #0]
 8003bc8:	486d      	ldr	r0, [pc, #436]	@ (8003d80 <.text_7>)
 8003bca:	1823      	adds	r3, r4, r0
 8003bcc:	220c      	movs	r2, #12
 8003bce:	2100      	movs	r1, #0
 8003bd0:	0020      	movs	r0, r4
 8003bd2:	f7fd ff2f 	bl	8001a34 <PE_Send_ExtendedMessage>
 8003bd6:	214c      	movs	r1, #76	@ 0x4c
 8003bd8:	e69c      	b.n	8003914 <__iar_annotation$$branch+0x7ec>
 8003bda:	2001      	movs	r0, #1
 8003bdc:	e510      	b.n	8003600 <__iar_annotation$$branch+0x4d8>
 8003bde:	2001      	movs	r0, #1
 8003be0:	9000      	str	r0, [sp, #0]
 8003be2:	2339      	movs	r3, #57	@ 0x39
 8003be4:	7832      	ldrb	r2, [r6, #0]
 8003be6:	2033      	movs	r0, #51	@ 0x33
 8003be8:	5c21      	ldrb	r1, [r4, r0]
 8003bea:	0020      	movs	r0, r4
 8003bec:	f7fd fdc4 	bl	8001778 <PE_Send_CtrlMessage>
 8003bf0:	2800      	cmp	r0, #0
 8003bf2:	d144      	bne.n	8003c7e <__iar_annotation$$branch+0x24>
 8003bf4:	7870      	ldrb	r0, [r6, #1]
 8003bf6:	7720      	strb	r0, [r4, #28]
 8003bf8:	83e7      	strh	r7, [r4, #30]
 8003bfa:	251b      	movs	r5, #27
 8003bfc:	2144      	movs	r1, #68	@ 0x44
 8003bfe:	e689      	b.n	8003914 <__iar_annotation$$branch+0x7ec>
 8003c00:	8be0      	ldrh	r0, [r4, #30]
 8003c02:	03a9      	lsls	r1, r5, #14
 8003c04:	4288      	cmp	r0, r1
 8003c06:	d104      	bne.n	8003c12 <__iar_annotation$$branch+0xc6>
 8003c08:	4668      	mov	r0, sp
 8003c0a:	7b00      	ldrb	r0, [r0, #12]
 8003c0c:	2814      	cmp	r0, #20
 8003c0e:	d100      	bne.n	8003c12 <__iar_annotation$$branch+0xc6>
 8003c10:	e5d6      	b.n	80037c0 <__iar_annotation$$branch+0x698>
 8003c12:	4668      	mov	r0, sp
 8003c14:	7b00      	ldrb	r0, [r0, #12]
 8003c16:	2814      	cmp	r0, #20
 8003c18:	d031      	beq.n	8003c7e <__iar_annotation$$branch+0x24>
 8003c1a:	8ea0      	ldrh	r0, [r4, #52]	@ 0x34
 8003c1c:	0bc1      	lsrs	r1, r0, #15
 8003c1e:	d003      	beq.n	8003c28 <__iar_annotation$$branch+0xdc>
 8003c20:	0020      	movs	r0, r4
 8003c22:	f7fd fe11 	bl	8001848 <PE_Check_ExtendedMessage>
 8003c26:	e740      	b.n	8003aaa <__iar_annotation$$branch+0x982>
 8003c28:	06c0      	lsls	r0, r0, #27
 8003c2a:	0ec0      	lsrs	r0, r0, #27
 8003c2c:	2810      	cmp	r0, #16
 8003c2e:	d000      	beq.n	8003c32 <__iar_annotation$$branch+0xe6>
 8003c30:	e5c6      	b.n	80037c0 <__iar_annotation$$branch+0x698>
 8003c32:	2014      	movs	r0, #20
 8003c34:	4669      	mov	r1, sp
 8003c36:	7308      	strb	r0, [r1, #12]
 8003c38:	0020      	movs	r0, r4
 8003c3a:	f7fc ffc0 	bl	8000bbe <PE_Clear_RxEvent>
 8003c3e:	2500      	movs	r5, #0
 8003c40:	83e5      	strh	r5, [r4, #30]
 8003c42:	2003      	movs	r0, #3
 8003c44:	7460      	strb	r0, [r4, #17]
 8003c46:	2159      	movs	r1, #89	@ 0x59
 8003c48:	e664      	b.n	8003914 <__iar_annotation$$branch+0x7ec>
 8003c4a:	0020      	movs	r0, r4
 8003c4c:	f7fd ff1e 	bl	8001a8c <PE_SubStateMachine_ExtendedMessages>
 8003c50:	e003      	b.n	8003c5a <__iar_annotation$$branch>
 8003c52:	a903      	add	r1, sp, #12
 8003c54:	0020      	movs	r0, r4
 8003c56:	f7fd f9bb 	bl	8000fd0 <PE_SubStateMachine_Generic>

08003c5a <__iar_annotation$$branch>:
 8003c5a:	f7ff fa35 	bl	80030c8 <__iar_annotation$$branch+0xc>
 8003c5e:	a903      	add	r1, sp, #12
 8003c60:	0020      	movs	r0, r4
 8003c62:	f000 f9d5 	bl	8004010 <PE_SubStateMachine_VconnSwap>
 8003c66:	0005      	movs	r5, r0
 8003c68:	6860      	ldr	r0, [r4, #4]
 8003c6a:	6800      	ldr	r0, [r0, #0]
 8003c6c:	0401      	lsls	r1, r0, #16
 8003c6e:	0fc9      	lsrs	r1, r1, #31
 8003c70:	d006      	beq.n	8003c80 <__iar_annotation$$branch+0x26>
 8003c72:	6820      	ldr	r0, [r4, #0]
 8003c74:	6801      	ldr	r1, [r0, #0]
 8003c76:	4668      	mov	r0, sp
 8003c78:	7b40      	ldrb	r0, [r0, #13]
 8003c7a:	f001 fec7 	bl	8005a0c <USBPD_PRL_SOPCapability>
 8003c7e:	e5bf      	b.n	8003800 <__iar_annotation$$branch+0x6d8>
 8003c80:	2101      	movs	r1, #1
 8003c82:	e7f8      	b.n	8003c76 <__iar_annotation$$branch+0x1c>
 8003c84:	4668      	mov	r0, sp
 8003c86:	7b00      	ldrb	r0, [r0, #12]
 8003c88:	2811      	cmp	r0, #17
 8003c8a:	d111      	bne.n	8003cb0 <__iar_annotation$$branch+0x56>
 8003c8c:	8ea0      	ldrh	r0, [r4, #52]	@ 0x34
 8003c8e:	4001      	ands	r1, r0
 8003c90:	2913      	cmp	r1, #19
 8003c92:	d10d      	bne.n	8003cb0 <__iar_annotation$$branch+0x56>
 8003c94:	2014      	movs	r0, #20
 8003c96:	4669      	mov	r1, sp
 8003c98:	7308      	strb	r0, [r1, #12]
 8003c9a:	0020      	movs	r0, r4
 8003c9c:	f7fc ff8f 	bl	8000bbe <PE_Clear_RxEvent>
 8003ca0:	2000      	movs	r0, #0
 8003ca2:	9000      	str	r0, [sp, #0]
 8003ca4:	2320      	movs	r3, #32
 8003ca6:	2203      	movs	r2, #3
 8003ca8:	2100      	movs	r1, #0
 8003caa:	0020      	movs	r0, r4
 8003cac:	f7fd fd64 	bl	8001778 <PE_Send_CtrlMessage>
 8003cb0:	8ce0      	ldrh	r0, [r4, #38]	@ 0x26
 8003cb2:	03a9      	lsls	r1, r5, #14
 8003cb4:	4288      	cmp	r0, r1
 8003cb6:	d106      	bne.n	8003cc6 <__iar_annotation$$branch+0x6c>
 8003cb8:	2092      	movs	r0, #146	@ 0x92
 8003cba:	e582      	b.n	80037c2 <__iar_annotation$$branch+0x69a>
 8003cbc:	4668      	mov	r0, sp
 8003cbe:	7b01      	ldrb	r1, [r0, #12]
 8003cc0:	0020      	movs	r0, r4
 8003cc2:	f001 fc05 	bl	80054d0 <PE_StateMachine_UVDM>
 8003cc6:	e59b      	b.n	8003800 <__iar_annotation$$branch+0x6d8>
 8003cc8:	6960      	ldr	r0, [r4, #20]
 8003cca:	2701      	movs	r7, #1
 8003ccc:	0b41      	lsrs	r1, r0, #13
 8003cce:	4039      	ands	r1, r7
 8003cd0:	d019      	beq.n	8003d06 <__iar_annotation$$branch+0xac>
 8003cd2:	0b80      	lsrs	r0, r0, #14
 8003cd4:	4038      	ands	r0, r7
 8003cd6:	d007      	beq.n	8003ce8 <__iar_annotation$$branch+0x8e>
 8003cd8:	215b      	movs	r1, #91	@ 0x5b
 8003cda:	7c20      	ldrb	r0, [r4, #16]
 8003cdc:	f7fc fd04 	bl	80006e8 <USBPD_PE_Notification>
 8003ce0:	6960      	ldr	r0, [r4, #20]
 8003ce2:	4928      	ldr	r1, [pc, #160]	@ (8003d84 <.text_8>)
 8003ce4:	4001      	ands	r1, r0
 8003ce6:	6161      	str	r1, [r4, #20]
 8003ce8:	2003      	movs	r0, #3
 8003cea:	7460      	strb	r0, [r4, #17]
 8003cec:	7ca1      	ldrb	r1, [r4, #18]
 8003cee:	2903      	cmp	r1, #3
 8003cf0:	d008      	beq.n	8003d04 <__iar_annotation$$branch+0xaa>
 8003cf2:	74a0      	strb	r0, [r4, #18]
 8003cf4:	2000      	movs	r0, #0
 8003cf6:	9000      	str	r0, [sp, #0]
 8003cf8:	2300      	movs	r3, #0
 8003cfa:	2203      	movs	r2, #3
 8003cfc:	7c21      	ldrb	r1, [r4, #16]
 8003cfe:	2004      	movs	r0, #4
 8003d00:	6835      	ldr	r5, [r6, #0]
 8003d02:	47a8      	blx	r5
 8003d04:	2501      	movs	r5, #1
 8003d06:	6960      	ldr	r0, [r4, #20]
 8003d08:	491f      	ldr	r1, [pc, #124]	@ (8003d88 <.text_9>)
 8003d0a:	4001      	ands	r1, r0
 8003d0c:	6161      	str	r1, [r4, #20]
 8003d0e:	2d00      	cmp	r5, #0
 8003d10:	d101      	bne.n	8003d16 <__iar_annotation$$branch>

08003d12 <__iar_annotation$$branch>:
 8003d12:	f7ff f8c9 	bl	8002ea8 <USBPD_PE_StateMachine_SRC+0xb4>

08003d16 <__iar_annotation$$branch>:
 8003d16:	f7ff fa0b 	bl	8003130 <__iar_annotation$$branch+0x8>
	...

08003d1c <.text_3>:
 8003d1c:	000081d6 	.word	0x000081d6

08003d20 <PE_Send_SRCCapabilities>:
 8003d20:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
 8003d22:	0004      	movs	r4, r0
 8003d24:	000d      	movs	r5, r1
 8003d26:	2000      	movs	r0, #0
 8003d28:	9002      	str	r0, [sp, #8]
 8003d2a:	ab02      	add	r3, sp, #8
 8003d2c:	4817      	ldr	r0, [pc, #92]	@ (8003d8c <.text_10>)
 8003d2e:	1822      	adds	r2, r4, r0
 8003d30:	2100      	movs	r1, #0
 8003d32:	7c20      	ldrb	r0, [r4, #16]
 8003d34:	68a6      	ldr	r6, [r4, #8]
 8003d36:	6976      	ldr	r6, [r6, #20]
 8003d38:	47b0      	blx	r6
 8003d3a:	9802      	ldr	r0, [sp, #8]
 8003d3c:	1c80      	adds	r0, r0, #2
 8003d3e:	9002      	str	r0, [sp, #8]
 8003d40:	2104      	movs	r1, #4
 8003d42:	9802      	ldr	r0, [sp, #8]
 8003d44:	f7fd fcb6 	bl	80016b4 <PE_CheckDataSizeFromGetDataInfo>
 8003d48:	2800      	cmp	r0, #0
 8003d4a:	d113      	bne.n	8003d74 <PE_Send_SRCCapabilities+0x54>
 8003d4c:	6860      	ldr	r0, [r4, #4]
 8003d4e:	6800      	ldr	r0, [r0, #0]
 8003d50:	04c1      	lsls	r1, r0, #19
 8003d52:	0fc9      	lsrs	r1, r1, #31
 8003d54:	d00e      	beq.n	8003d74 <PE_Send_SRCCapabilities+0x54>
 8003d56:	9501      	str	r5, [sp, #4]
 8003d58:	9802      	ldr	r0, [sp, #8]
 8003d5a:	b280      	uxth	r0, r0
 8003d5c:	9000      	str	r0, [sp, #0]
 8003d5e:	4808      	ldr	r0, [pc, #32]	@ (8003d80 <.text_7>)
 8003d60:	1823      	adds	r3, r4, r0
 8003d62:	2201      	movs	r2, #1
 8003d64:	2100      	movs	r1, #0
 8003d66:	7c20      	ldrb	r0, [r4, #16]
 8003d68:	f001 fe54 	bl	8005a14 <USBPD_PRL_SendMessage>
 8003d6c:	2803      	cmp	r0, #3
 8003d6e:	d0e7      	beq.n	8003d40 <PE_Send_SRCCapabilities+0x20>
 8003d70:	b004      	add	sp, #16
 8003d72:	bd70      	pop	{r4, r5, r6, pc}
 8003d74:	2010      	movs	r0, #16
 8003d76:	e7fb      	b.n	8003d70 <PE_Send_SRCCapabilities+0x50>

08003d78 <.text_5>:
 8003d78:	20000000 	.word	0x20000000

08003d7c <.text_6>:
 8003d7c:	00000267 	.word	0x00000267

08003d80 <.text_7>:
 8003d80:	00000263 	.word	0x00000263

08003d84 <.text_8>:
 8003d84:	ffffbfff 	.word	0xffffbfff

08003d88 <.text_9>:
 8003d88:	ffffdfff 	.word	0xffffdfff

08003d8c <.text_10>:
 8003d8c:	00000265 	.word	0x00000265

08003d90 <PE_StateMachine_VDMCable>:
 8003d90:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003d92:	b08c      	sub	sp, #48	@ 0x30
 8003d94:	0004      	movs	r4, r0
 8003d96:	2502      	movs	r5, #2
 8003d98:	2607      	movs	r6, #7
 8003d9a:	7c60      	ldrb	r0, [r4, #17]
 8003d9c:	2805      	cmp	r0, #5
 8003d9e:	d002      	beq.n	8003da6 <PE_StateMachine_VDMCable+0x16>
 8003da0:	289a      	cmp	r0, #154	@ 0x9a
 8003da2:	d072      	beq.n	8003e8a <PE_StateMachine_VDMCable+0xfa>
 8003da4:	e127      	b.n	8003ff6 <PE_StateMachine_VDMCable+0x266>
 8003da6:	6860      	ldr	r0, [r4, #4]
 8003da8:	7800      	ldrb	r0, [r0, #0]
 8003daa:	0781      	lsls	r1, r0, #30
 8003dac:	0f89      	lsrs	r1, r1, #30
 8003dae:	0020      	movs	r0, r4
 8003db0:	f000 fa5e 	bl	8004270 <PE_ExtRevisionInteroperability_Cable>
 8003db4:	2094      	movs	r0, #148	@ 0x94
 8003db6:	0080      	lsls	r0, r0, #2
 8003db8:	5821      	ldr	r1, [r4, r0]
 8003dba:	201f      	movs	r0, #31
 8003dbc:	4381      	bics	r1, r0
 8003dbe:	488f      	ldr	r0, [pc, #572]	@ (8003ffc <.text_3>)
 8003dc0:	4308      	orrs	r0, r1
 8003dc2:	2194      	movs	r1, #148	@ 0x94
 8003dc4:	0089      	lsls	r1, r1, #2
 8003dc6:	5060      	str	r0, [r4, r1]
 8003dc8:	6861      	ldr	r1, [r4, #4]
 8003dca:	9100      	str	r1, [sp, #0]
 8003dcc:	2101      	movs	r1, #1
 8003dce:	9a00      	ldr	r2, [sp, #0]
 8003dd0:	6812      	ldr	r2, [r2, #0]
 8003dd2:	0953      	lsrs	r3, r2, #5
 8003dd4:	400b      	ands	r3, r1
 8003dd6:	4a8a      	ldr	r2, [pc, #552]	@ (8004000 <.text_4>)
 8003dd8:	4002      	ands	r2, r0
 8003dda:	0358      	lsls	r0, r3, #13
 8003ddc:	4310      	orrs	r0, r2
 8003dde:	22ff      	movs	r2, #255	@ 0xff
 8003de0:	0612      	lsls	r2, r2, #24
 8003de2:	4302      	orrs	r2, r0
 8003de4:	2094      	movs	r0, #148	@ 0x94
 8003de6:	0080      	lsls	r0, r0, #2
 8003de8:	5022      	str	r2, [r4, r0]
 8003dea:	9800      	ldr	r0, [sp, #0]
 8003dec:	6800      	ldr	r0, [r0, #0]
 8003dee:	0880      	lsrs	r0, r0, #2
 8003df0:	4001      	ands	r1, r0
 8003df2:	d003      	beq.n	8003dfc <PE_StateMachine_VDMCable+0x6c>
 8003df4:	6960      	ldr	r0, [r4, #20]
 8003df6:	0741      	lsls	r1, r0, #29
 8003df8:	0fc8      	lsrs	r0, r1, #31
 8003dfa:	e000      	b.n	8003dfe <PE_StateMachine_VDMCable+0x6e>
 8003dfc:	2002      	movs	r0, #2
 8003dfe:	2194      	movs	r1, #148	@ 0x94
 8003e00:	0089      	lsls	r1, r1, #2
 8003e02:	1867      	adds	r7, r4, r1
 8003e04:	9002      	str	r0, [sp, #8]
 8003e06:	209a      	movs	r0, #154	@ 0x9a
 8003e08:	9001      	str	r0, [sp, #4]
 8003e0a:	2001      	movs	r0, #1
 8003e0c:	9000      	str	r0, [sp, #0]
 8003e0e:	003b      	movs	r3, r7
 8003e10:	220f      	movs	r2, #15
 8003e12:	2101      	movs	r1, #1
 8003e14:	0020      	movs	r0, r4
 8003e16:	f7fd fcda 	bl	80017ce <PE_Send_DataMessage>
 8003e1a:	2800      	cmp	r0, #0
 8003e1c:	d109      	bne.n	8003e32 <PE_StateMachine_VDMCable+0xa2>
 8003e1e:	6960      	ldr	r0, [r4, #20]
 8003e20:	03e9      	lsls	r1, r5, #15
 8003e22:	4301      	orrs	r1, r0
 8003e24:	6161      	str	r1, [r4, #20]
 8003e26:	2051      	movs	r0, #81	@ 0x51
 8003e28:	7720      	strb	r0, [r4, #28]
 8003e2a:	4876      	ldr	r0, [pc, #472]	@ (8004004 <.text_5>)
 8003e2c:	8460      	strh	r0, [r4, #34]	@ 0x22
 8003e2e:	251e      	movs	r5, #30
 8003e30:	e0e1      	b.n	8003ff6 <PE_StateMachine_VDMCable+0x266>
 8003e32:	2809      	cmp	r0, #9
 8003e34:	d0fc      	beq.n	8003e30 <PE_StateMachine_VDMCable+0xa0>
 8003e36:	7cb8      	ldrb	r0, [r7, #18]
 8003e38:	2815      	cmp	r0, #21
 8003e3a:	d202      	bcs.n	8003e42 <PE_StateMachine_VDMCable+0xb2>
 8003e3c:	4872      	ldr	r0, [pc, #456]	@ (8004008 <.text_6>)
 8003e3e:	8460      	strh	r0, [r4, #34]	@ 0x22
 8003e40:	e00a      	b.n	8003e58 <PE_StateMachine_VDMCable+0xc8>
 8003e42:	68e0      	ldr	r0, [r4, #12]
 8003e44:	6940      	ldr	r0, [r0, #20]
 8003e46:	9000      	str	r0, [sp, #0]
 8003e48:	2800      	cmp	r0, #0
 8003e4a:	d005      	beq.n	8003e58 <PE_StateMachine_VDMCable+0xc8>
 8003e4c:	2300      	movs	r3, #0
 8003e4e:	2205      	movs	r2, #5
 8003e50:	2101      	movs	r1, #1
 8003e52:	7c20      	ldrb	r0, [r4, #16]
 8003e54:	9f00      	ldr	r7, [sp, #0]
 8003e56:	47b8      	blx	r7
 8003e58:	6860      	ldr	r0, [r4, #4]
 8003e5a:	6800      	ldr	r0, [r0, #0]
 8003e5c:	0a00      	lsrs	r0, r0, #8
 8003e5e:	4030      	ands	r0, r6
 8003e60:	2803      	cmp	r0, #3
 8003e62:	d100      	bne.n	8003e66 <PE_StateMachine_VDMCable+0xd6>
 8003e64:	e0a4      	b.n	8003fb0 <PE_StateMachine_VDMCable+0x220>
 8003e66:	4869      	ldr	r0, [pc, #420]	@ (800400c <.text_7>)
 8003e68:	8be1      	ldrh	r1, [r4, #30]
 8003e6a:	4201      	tst	r1, r0
 8003e6c:	d00b      	beq.n	8003e86 <PE_StateMachine_VDMCable+0xf6>
 8003e6e:	2108      	movs	r1, #8
 8003e70:	7461      	strb	r1, [r4, #17]
 8003e72:	8be1      	ldrh	r1, [r4, #30]
 8003e74:	4001      	ands	r1, r0
 8003e76:	292d      	cmp	r1, #45	@ 0x2d
 8003e78:	d203      	bcs.n	8003e82 <PE_StateMachine_VDMCable+0xf2>
 8003e7a:	8be1      	ldrh	r1, [r4, #30]
 8003e7c:	0005      	movs	r5, r0
 8003e7e:	400d      	ands	r5, r1
 8003e80:	e0b9      	b.n	8003ff6 <PE_StateMachine_VDMCable+0x266>
 8003e82:	252d      	movs	r5, #45	@ 0x2d
 8003e84:	e0b7      	b.n	8003ff6 <PE_StateMachine_VDMCable+0x266>
 8003e86:	7466      	strb	r6, [r4, #17]
 8003e88:	e0b5      	b.n	8003ff6 <PE_StateMachine_VDMCable+0x266>
 8003e8a:	9101      	str	r1, [sp, #4]
 8003e8c:	2001      	movs	r0, #1
 8003e8e:	f7fc fecf 	bl	8000c30 <PE_Convert_SOPRxEvent>
 8003e92:	4669      	mov	r1, sp
 8003e94:	7008      	strb	r0, [r1, #0]
 8003e96:	8ea1      	ldrh	r1, [r4, #52]	@ 0x34
 8003e98:	2700      	movs	r7, #0
 8003e9a:	221f      	movs	r2, #31
 8003e9c:	9801      	ldr	r0, [sp, #4]
 8003e9e:	7800      	ldrb	r0, [r0, #0]
 8003ea0:	466b      	mov	r3, sp
 8003ea2:	781b      	ldrb	r3, [r3, #0]
 8003ea4:	4298      	cmp	r0, r3
 8003ea6:	d14f      	bne.n	8003f48 <PE_StateMachine_VDMCable+0x1b8>
 8003ea8:	0bc8      	lsrs	r0, r1, #15
 8003eaa:	d14d      	bne.n	8003f48 <PE_StateMachine_VDMCable+0x1b8>
 8003eac:	0b08      	lsrs	r0, r1, #12
 8003eae:	4230      	tst	r0, r6
 8003eb0:	d04a      	beq.n	8003f48 <PE_StateMachine_VDMCable+0x1b8>
 8003eb2:	201f      	movs	r0, #31
 8003eb4:	4008      	ands	r0, r1
 8003eb6:	280f      	cmp	r0, #15
 8003eb8:	d146      	bne.n	8003f48 <PE_StateMachine_VDMCable+0x1b8>
 8003eba:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
 8003ebc:	7880      	ldrb	r0, [r0, #2]
 8003ebe:	9000      	str	r0, [sp, #0]
 8003ec0:	4002      	ands	r2, r0
 8003ec2:	2a01      	cmp	r2, #1
 8003ec4:	d13b      	bne.n	8003f3e <PE_StateMachine_VDMCable+0x1ae>
 8003ec6:	0980      	lsrs	r0, r0, #6
 8003ec8:	d039      	beq.n	8003f3e <PE_StateMachine_VDMCable+0x1ae>
 8003eca:	0608      	lsls	r0, r1, #24
 8003ecc:	0f81      	lsrs	r1, r0, #30
 8003ece:	0020      	movs	r0, r4
 8003ed0:	f000 f9ce 	bl	8004270 <PE_ExtRevisionInteroperability_Cable>
 8003ed4:	68e0      	ldr	r0, [r4, #12]
 8003ed6:	6940      	ldr	r0, [r0, #20]
 8003ed8:	2800      	cmp	r0, #0
 8003eda:	d023      	beq.n	8003f24 <PE_StateMachine_VDMCable+0x194>
 8003edc:	9800      	ldr	r0, [sp, #0]
 8003ede:	0985      	lsrs	r5, r0, #6
 8003ee0:	07a8      	lsls	r0, r5, #30
 8003ee2:	0f80      	lsrs	r0, r0, #30
 8003ee4:	2801      	cmp	r0, #1
 8003ee6:	d11d      	bne.n	8003f24 <PE_StateMachine_VDMCable+0x194>
 8003ee8:	aa03      	add	r2, sp, #12
 8003eea:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
 8003eec:	1d81      	adds	r1, r0, #6
 8003eee:	7c20      	ldrb	r0, [r4, #16]
 8003ef0:	f001 fb9a 	bl	8005628 <PE_SVDM_CheckIdentity>
 8003ef4:	2800      	cmp	r0, #0
 8003ef6:	d111      	bne.n	8003f1c <PE_StateMachine_VDMCable+0x18c>
 8003ef8:	ab03      	add	r3, sp, #12
 8003efa:	07aa      	lsls	r2, r5, #30
 8003efc:	0f92      	lsrs	r2, r2, #30
 8003efe:	2101      	movs	r1, #1
 8003f00:	7c20      	ldrb	r0, [r4, #16]
 8003f02:	68e5      	ldr	r5, [r4, #12]
 8003f04:	696d      	ldr	r5, [r5, #20]
 8003f06:	47a8      	blx	r5
 8003f08:	2152      	movs	r1, #82	@ 0x52
 8003f0a:	7c20      	ldrb	r0, [r4, #16]
 8003f0c:	f7fc fbec 	bl	80006e8 <USBPD_PE_Notification>
 8003f10:	2014      	movs	r0, #20
 8003f12:	2194      	movs	r1, #148	@ 0x94
 8003f14:	0089      	lsls	r1, r1, #2
 8003f16:	1861      	adds	r1, r4, r1
 8003f18:	7488      	strb	r0, [r1, #18]
 8003f1a:	e003      	b.n	8003f24 <PE_StateMachine_VDMCable+0x194>
 8003f1c:	211b      	movs	r1, #27
 8003f1e:	7c20      	ldrb	r0, [r4, #16]
 8003f20:	f7fc fbe2 	bl	80006e8 <USBPD_PE_Notification>
 8003f24:	8467      	strh	r7, [r4, #34]	@ 0x22
 8003f26:	6860      	ldr	r0, [r4, #4]
 8003f28:	6800      	ldr	r0, [r0, #0]
 8003f2a:	0a00      	lsrs	r0, r0, #8
 8003f2c:	4030      	ands	r0, r6
 8003f2e:	2803      	cmp	r0, #3
 8003f30:	d102      	bne.n	8003f38 <PE_StateMachine_VDMCable+0x1a8>
 8003f32:	7460      	strb	r0, [r4, #17]
 8003f34:	2500      	movs	r5, #0
 8003f36:	e002      	b.n	8003f3e <PE_StateMachine_VDMCable+0x1ae>
 8003f38:	7466      	strb	r6, [r4, #17]
 8003f3a:	2500      	movs	r5, #0
 8003f3c:	7727      	strb	r7, [r4, #28]
 8003f3e:	9801      	ldr	r0, [sp, #4]
 8003f40:	7800      	ldrb	r0, [r0, #0]
 8003f42:	2814      	cmp	r0, #20
 8003f44:	d119      	bne.n	8003f7a <PE_StateMachine_VDMCable+0x1ea>
 8003f46:	e056      	b.n	8003ff6 <PE_StateMachine_VDMCable+0x266>
 8003f48:	2003      	movs	r0, #3
 8003f4a:	400a      	ands	r2, r1
 8003f4c:	2a10      	cmp	r2, #16
 8003f4e:	d11b      	bne.n	8003f88 <PE_StateMachine_VDMCable+0x1f8>
 8003f50:	8467      	strh	r7, [r4, #34]	@ 0x22
 8003f52:	6861      	ldr	r1, [r4, #4]
 8003f54:	6809      	ldr	r1, [r1, #0]
 8003f56:	0a09      	lsrs	r1, r1, #8
 8003f58:	4031      	ands	r1, r6
 8003f5a:	2903      	cmp	r1, #3
 8003f5c:	d102      	bne.n	8003f64 <PE_StateMachine_VDMCable+0x1d4>
 8003f5e:	7460      	strb	r0, [r4, #17]
 8003f60:	2500      	movs	r5, #0
 8003f62:	e002      	b.n	8003f6a <PE_StateMachine_VDMCable+0x1da>
 8003f64:	7466      	strb	r6, [r4, #17]
 8003f66:	2500      	movs	r5, #0
 8003f68:	7727      	strb	r7, [r4, #28]
 8003f6a:	2159      	movs	r1, #89	@ 0x59
 8003f6c:	7c20      	ldrb	r0, [r4, #16]
 8003f6e:	f7fc fbbb 	bl	80006e8 <USBPD_PE_Notification>
 8003f72:	9801      	ldr	r0, [sp, #4]
 8003f74:	7800      	ldrb	r0, [r0, #0]
 8003f76:	2814      	cmp	r0, #20
 8003f78:	d03d      	beq.n	8003ff6 <PE_StateMachine_VDMCable+0x266>
 8003f7a:	2014      	movs	r0, #20
 8003f7c:	9901      	ldr	r1, [sp, #4]
 8003f7e:	7008      	strb	r0, [r1, #0]
 8003f80:	0020      	movs	r0, r4
 8003f82:	f7fc fe1c 	bl	8000bbe <PE_Clear_RxEvent>
 8003f86:	e036      	b.n	8003ff6 <PE_StateMachine_VDMCable+0x266>
 8003f88:	8c61      	ldrh	r1, [r4, #34]	@ 0x22
 8003f8a:	03aa      	lsls	r2, r5, #14
 8003f8c:	4291      	cmp	r1, r2
 8003f8e:	d132      	bne.n	8003ff6 <PE_StateMachine_VDMCable+0x266>
 8003f90:	8467      	strh	r7, [r4, #34]	@ 0x22
 8003f92:	6861      	ldr	r1, [r4, #4]
 8003f94:	680a      	ldr	r2, [r1, #0]
 8003f96:	0a13      	lsrs	r3, r2, #8
 8003f98:	4033      	ands	r3, r6
 8003f9a:	2b03      	cmp	r3, #3
 8003f9c:	d10c      	bne.n	8003fb8 <PE_StateMachine_VDMCable+0x228>
 8003f9e:	68e0      	ldr	r0, [r4, #12]
 8003fa0:	6945      	ldr	r5, [r0, #20]
 8003fa2:	2d00      	cmp	r5, #0
 8003fa4:	d004      	beq.n	8003fb0 <PE_StateMachine_VDMCable+0x220>
 8003fa6:	2300      	movs	r3, #0
 8003fa8:	2204      	movs	r2, #4
 8003faa:	2101      	movs	r1, #1
 8003fac:	7c20      	ldrb	r0, [r4, #16]
 8003fae:	47a8      	blx	r5
 8003fb0:	2003      	movs	r0, #3
 8003fb2:	7460      	strb	r0, [r4, #17]
 8003fb4:	2500      	movs	r5, #0
 8003fb6:	e01e      	b.n	8003ff6 <PE_StateMachine_VDMCable+0x266>
 8003fb8:	0e93      	lsrs	r3, r2, #26
 8003fba:	4018      	ands	r0, r3
 8003fbc:	2802      	cmp	r0, #2
 8003fbe:	d10e      	bne.n	8003fde <PE_StateMachine_VDMCable+0x24e>
 8003fc0:	48b7      	ldr	r0, [pc, #732]	@ (80042a0 <.text_10>)
 8003fc2:	4010      	ands	r0, r2
 8003fc4:	066a      	lsls	r2, r5, #25
 8003fc6:	4302      	orrs	r2, r0
 8003fc8:	600a      	str	r2, [r1, #0]
 8003fca:	2101      	movs	r1, #1
 8003fcc:	7c20      	ldrb	r0, [r4, #16]
 8003fce:	f001 fcea 	bl	80059a6 <USBPD_PRL_CBL_SetHeaderSpecification>
 8003fd2:	480d      	ldr	r0, [pc, #52]	@ (8004008 <.text_6>)
 8003fd4:	8460      	strh	r0, [r4, #34]	@ 0x22
 8003fd6:	252d      	movs	r5, #45	@ 0x2d
 8003fd8:	2008      	movs	r0, #8
 8003fda:	7460      	strb	r0, [r4, #17]
 8003fdc:	e00a      	b.n	8003ff4 <PE_StateMachine_VDMCable+0x264>
 8003fde:	68e0      	ldr	r0, [r4, #12]
 8003fe0:	6945      	ldr	r5, [r0, #20]
 8003fe2:	2d00      	cmp	r5, #0
 8003fe4:	d004      	beq.n	8003ff0 <PE_StateMachine_VDMCable+0x260>
 8003fe6:	2300      	movs	r3, #0
 8003fe8:	2204      	movs	r2, #4
 8003fea:	2101      	movs	r1, #1
 8003fec:	7c20      	ldrb	r0, [r4, #16]
 8003fee:	47a8      	blx	r5
 8003ff0:	7466      	strb	r6, [r4, #17]
 8003ff2:	2500      	movs	r5, #0
 8003ff4:	7727      	strb	r7, [r4, #28]
 8003ff6:	0028      	movs	r0, r5
 8003ff8:	b00d      	add	sp, #52	@ 0x34
 8003ffa:	bdf0      	pop	{r4, r5, r6, r7, pc}

08003ffc <.text_3>:
 8003ffc:	00008001 	.word	0x00008001

08004000 <.text_4>:
 8004000:	0000983f 	.word	0x0000983f

08004004 <.text_5>:
 8004004:	0000801e 	.word	0x0000801e

08004008 <.text_6>:
 8004008:	0000802d 	.word	0x0000802d

0800400c <.text_7>:
 800400c:	00007fff 	.word	0x00007fff

08004010 <PE_SubStateMachine_VconnSwap>:
 8004010:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004012:	0004      	movs	r4, r0
 8004014:	2502      	movs	r5, #2
 8004016:	2703      	movs	r7, #3
 8004018:	4ea2      	ldr	r6, [pc, #648]	@ (80042a4 <.text_11>)
 800401a:	2014      	movs	r0, #20
 800401c:	7c62      	ldrb	r2, [r4, #17]
 800401e:	2a9d      	cmp	r2, #157	@ 0x9d
 8004020:	d010      	beq.n	8004044 <PE_SubStateMachine_VconnSwap+0x34>
 8004022:	d30e      	bcc.n	8004042 <PE_SubStateMachine_VconnSwap+0x32>
 8004024:	2a9f      	cmp	r2, #159	@ 0x9f
 8004026:	d057      	beq.n	80040d8 <PE_SubStateMachine_VconnSwap+0xc8>
 8004028:	d33d      	bcc.n	80040a6 <PE_SubStateMachine_VconnSwap+0x96>
 800402a:	2aa1      	cmp	r2, #161	@ 0xa1
 800402c:	d100      	bne.n	8004030 <PE_SubStateMachine_VconnSwap+0x20>
 800402e:	e085      	b.n	800413c <PE_SubStateMachine_VconnSwap+0x12c>
 8004030:	d377      	bcc.n	8004122 <PE_SubStateMachine_VconnSwap+0x112>
 8004032:	2aa3      	cmp	r2, #163	@ 0xa3
 8004034:	d100      	bne.n	8004038 <PE_SubStateMachine_VconnSwap+0x28>
 8004036:	e0a3      	b.n	8004180 <PE_SubStateMachine_VconnSwap+0x170>
 8004038:	d200      	bcs.n	800403c <PE_SubStateMachine_VconnSwap+0x2c>
 800403a:	e08e      	b.n	800415a <PE_SubStateMachine_VconnSwap+0x14a>
 800403c:	2aa4      	cmp	r2, #164	@ 0xa4
 800403e:	d100      	bne.n	8004042 <PE_SubStateMachine_VconnSwap+0x32>
 8004040:	e106      	b.n	8004250 <PE_SubStateMachine_VconnSwap+0x240>
 8004042:	e113      	b.n	800426c <PE_SubStateMachine_VconnSwap+0x25c>
 8004044:	6860      	ldr	r0, [r4, #4]
 8004046:	6800      	ldr	r0, [r0, #0]
 8004048:	21b8      	movs	r1, #184	@ 0xb8
 800404a:	0149      	lsls	r1, r1, #5
 800404c:	4001      	ands	r1, r0
 800404e:	2098      	movs	r0, #152	@ 0x98
 8004050:	0140      	lsls	r0, r0, #5
 8004052:	4281      	cmp	r1, r0
 8004054:	d121      	bne.n	800409a <PE_SubStateMachine_VconnSwap+0x8a>
 8004056:	7c20      	ldrb	r0, [r4, #16]
 8004058:	68a1      	ldr	r1, [r4, #8]
 800405a:	6ac9      	ldr	r1, [r1, #44]	@ 0x2c
 800405c:	4788      	blx	r1
 800405e:	280a      	cmp	r0, #10
 8004060:	d002      	beq.n	8004068 <PE_SubStateMachine_VconnSwap+0x58>
 8004062:	280d      	cmp	r0, #13
 8004064:	d007      	beq.n	8004076 <PE_SubStateMachine_VconnSwap+0x66>
 8004066:	e00f      	b.n	8004088 <PE_SubStateMachine_VconnSwap+0x78>
 8004068:	209e      	movs	r0, #158	@ 0x9e
 800406a:	7460      	strb	r0, [r4, #17]
 800406c:	6960      	ldr	r0, [r4, #20]
 800406e:	02e9      	lsls	r1, r5, #11
 8004070:	4301      	orrs	r1, r0
 8004072:	6161      	str	r1, [r4, #20]
 8004074:	e0fa      	b.n	800426c <PE_SubStateMachine_VconnSwap+0x25c>
 8004076:	2000      	movs	r0, #0
 8004078:	9000      	str	r0, [sp, #0]
 800407a:	2303      	movs	r3, #3
 800407c:	220c      	movs	r2, #12
 800407e:	2100      	movs	r1, #0
 8004080:	0020      	movs	r0, r4
 8004082:	f7fd fb79 	bl	8001778 <PE_Send_CtrlMessage>
 8004086:	e0f1      	b.n	800426c <PE_SubStateMachine_VconnSwap+0x25c>
 8004088:	2000      	movs	r0, #0
 800408a:	9000      	str	r0, [sp, #0]
 800408c:	2303      	movs	r3, #3
 800408e:	2204      	movs	r2, #4
 8004090:	2100      	movs	r1, #0
 8004092:	0020      	movs	r0, r4
 8004094:	f7fd fb70 	bl	8001778 <PE_Send_CtrlMessage>
 8004098:	e002      	b.n	80040a0 <PE_SubStateMachine_VconnSwap+0x90>
 800409a:	6960      	ldr	r0, [r4, #20]
 800409c:	4006      	ands	r6, r0
 800409e:	6166      	str	r6, [r4, #20]
 80040a0:	7467      	strb	r7, [r4, #17]
 80040a2:	2500      	movs	r5, #0
 80040a4:	e0e2      	b.n	800426c <PE_SubStateMachine_VconnSwap+0x25c>
 80040a6:	2000      	movs	r0, #0
 80040a8:	9000      	str	r0, [sp, #0]
 80040aa:	239e      	movs	r3, #158	@ 0x9e
 80040ac:	2203      	movs	r2, #3
 80040ae:	2100      	movs	r1, #0
 80040b0:	0020      	movs	r0, r4
 80040b2:	f7fd fb61 	bl	8001778 <PE_Send_CtrlMessage>
 80040b6:	2800      	cmp	r0, #0
 80040b8:	d1f4      	bne.n	80040a4 <PE_SubStateMachine_VconnSwap+0x94>
 80040ba:	6860      	ldr	r0, [r4, #4]
 80040bc:	6800      	ldr	r0, [r0, #0]
 80040be:	0401      	lsls	r1, r0, #16
 80040c0:	0fc9      	lsrs	r1, r1, #31
 80040c2:	d005      	beq.n	80040d0 <PE_SubStateMachine_VconnSwap+0xc0>
 80040c4:	209f      	movs	r0, #159	@ 0x9f
 80040c6:	7460      	strb	r0, [r4, #17]
 80040c8:	4877      	ldr	r0, [pc, #476]	@ (80042a8 <.text_12>)
 80040ca:	83e0      	strh	r0, [r4, #30]
 80040cc:	2596      	movs	r5, #150	@ 0x96
 80040ce:	e001      	b.n	80040d4 <PE_SubStateMachine_VconnSwap+0xc4>
 80040d0:	20a0      	movs	r0, #160	@ 0xa0
 80040d2:	7460      	strb	r0, [r4, #17]
 80040d4:	213f      	movs	r1, #63	@ 0x3f
 80040d6:	e0b7      	b.n	8004248 <PE_SubStateMachine_VconnSwap+0x238>
 80040d8:	8be2      	ldrh	r2, [r4, #30]
 80040da:	03ab      	lsls	r3, r5, #14
 80040dc:	429a      	cmp	r2, r3
 80040de:	d100      	bne.n	80040e2 <PE_SubStateMachine_VconnSwap+0xd2>
 80040e0:	e0ac      	b.n	800423c <PE_SubStateMachine_VconnSwap+0x22c>
 80040e2:	780a      	ldrb	r2, [r1, #0]
 80040e4:	2a11      	cmp	r2, #17
 80040e6:	d11b      	bne.n	8004120 <PE_SubStateMachine_VconnSwap+0x110>
 80040e8:	8ea2      	ldrh	r2, [r4, #52]	@ 0x34
 80040ea:	4b70      	ldr	r3, [pc, #448]	@ (80042ac <.text_13>)
 80040ec:	4013      	ands	r3, r2
 80040ee:	2b06      	cmp	r3, #6
 80040f0:	d116      	bne.n	8004120 <PE_SubStateMachine_VconnSwap+0x110>
 80040f2:	7008      	strb	r0, [r1, #0]
 80040f4:	0020      	movs	r0, r4
 80040f6:	f7fc fd62 	bl	8000bbe <PE_Clear_RxEvent>
 80040fa:	68a0      	ldr	r0, [r4, #8]
 80040fc:	6b02      	ldr	r2, [r0, #48]	@ 0x30
 80040fe:	2a00      	cmp	r2, #0
 8004100:	d002      	beq.n	8004108 <PE_SubStateMachine_VconnSwap+0xf8>
 8004102:	2100      	movs	r1, #0
 8004104:	7c20      	ldrb	r0, [r4, #16]
 8004106:	4790      	blx	r2
 8004108:	6960      	ldr	r0, [r4, #20]
 800410a:	4006      	ands	r6, r0
 800410c:	6166      	str	r6, [r4, #20]
 800410e:	7467      	strb	r7, [r4, #17]
 8004110:	2500      	movs	r5, #0
 8004112:	2142      	movs	r1, #66	@ 0x42
 8004114:	7c20      	ldrb	r0, [r4, #16]
 8004116:	f7fc fae7 	bl	80006e8 <USBPD_PE_Notification>
 800411a:	8465      	strh	r5, [r4, #34]	@ 0x22
 800411c:	4964      	ldr	r1, [pc, #400]	@ (80042b0 <.text_14>)
 800411e:	5465      	strb	r5, [r4, r1]
 8004120:	e0a4      	b.n	800426c <PE_SubStateMachine_VconnSwap+0x25c>
 8004122:	68a0      	ldr	r0, [r4, #8]
 8004124:	6b02      	ldr	r2, [r0, #48]	@ 0x30
 8004126:	2a00      	cmp	r2, #0
 8004128:	d002      	beq.n	8004130 <PE_SubStateMachine_VconnSwap+0x120>
 800412a:	2101      	movs	r1, #1
 800412c:	7c20      	ldrb	r0, [r4, #16]
 800412e:	4790      	blx	r2
 8004130:	20a1      	movs	r0, #161	@ 0xa1
 8004132:	7460      	strb	r0, [r4, #17]
 8004134:	2000      	movs	r0, #0
 8004136:	495e      	ldr	r1, [pc, #376]	@ (80042b0 <.text_14>)
 8004138:	5460      	strb	r0, [r4, r1]
 800413a:	e097      	b.n	800426c <PE_SubStateMachine_VconnSwap+0x25c>
 800413c:	2000      	movs	r0, #0
 800413e:	9000      	str	r0, [sp, #0]
 8004140:	2303      	movs	r3, #3
 8004142:	2206      	movs	r2, #6
 8004144:	2100      	movs	r1, #0
 8004146:	0020      	movs	r0, r4
 8004148:	f7fd fb16 	bl	8001778 <PE_Send_CtrlMessage>
 800414c:	2800      	cmp	r0, #0
 800414e:	d1f4      	bne.n	800413a <PE_SubStateMachine_VconnSwap+0x12a>
 8004150:	6960      	ldr	r0, [r4, #20]
 8004152:	4006      	ands	r6, r0
 8004154:	6166      	str	r6, [r4, #20]
 8004156:	2142      	movs	r1, #66	@ 0x42
 8004158:	e076      	b.n	8004248 <PE_SubStateMachine_VconnSwap+0x238>
 800415a:	2000      	movs	r0, #0
 800415c:	9000      	str	r0, [sp, #0]
 800415e:	23a3      	movs	r3, #163	@ 0xa3
 8004160:	220b      	movs	r2, #11
 8004162:	2100      	movs	r1, #0
 8004164:	0020      	movs	r0, r4
 8004166:	f7fd fb07 	bl	8001778 <PE_Send_CtrlMessage>
 800416a:	2800      	cmp	r0, #0
 800416c:	d1e5      	bne.n	800413a <PE_SubStateMachine_VconnSwap+0x12a>
 800416e:	6960      	ldr	r0, [r4, #20]
 8004170:	02e9      	lsls	r1, r5, #11
 8004172:	4301      	orrs	r1, r0
 8004174:	6161      	str	r1, [r4, #20]
 8004176:	484f      	ldr	r0, [pc, #316]	@ (80042b4 <.text_15>)
 8004178:	83e0      	strh	r0, [r4, #30]
 800417a:	251b      	movs	r5, #27
 800417c:	213e      	movs	r1, #62	@ 0x3e
 800417e:	e063      	b.n	8004248 <PE_SubStateMachine_VconnSwap+0x238>
 8004180:	780a      	ldrb	r2, [r1, #0]
 8004182:	2a11      	cmp	r2, #17
 8004184:	d155      	bne.n	8004232 <PE_SubStateMachine_VconnSwap+0x222>
 8004186:	8ea2      	ldrh	r2, [r4, #52]	@ 0x34
 8004188:	23f0      	movs	r3, #240	@ 0xf0
 800418a:	021b      	lsls	r3, r3, #8
 800418c:	4013      	ands	r3, r2
 800418e:	d150      	bne.n	8004232 <PE_SubStateMachine_VconnSwap+0x222>
 8004190:	06d2      	lsls	r2, r2, #27
 8004192:	0ed2      	lsrs	r2, r2, #27
 8004194:	2a03      	cmp	r2, #3
 8004196:	d006      	beq.n	80041a6 <PE_SubStateMachine_VconnSwap+0x196>
 8004198:	2a04      	cmp	r2, #4
 800419a:	d024      	beq.n	80041e6 <PE_SubStateMachine_VconnSwap+0x1d6>
 800419c:	2a0c      	cmp	r2, #12
 800419e:	d014      	beq.n	80041ca <PE_SubStateMachine_VconnSwap+0x1ba>
 80041a0:	2a10      	cmp	r2, #16
 80041a2:	d02e      	beq.n	8004202 <PE_SubStateMachine_VconnSwap+0x1f2>
 80041a4:	e045      	b.n	8004232 <PE_SubStateMachine_VconnSwap+0x222>
 80041a6:	6862      	ldr	r2, [r4, #4]
 80041a8:	6812      	ldr	r2, [r2, #0]
 80041aa:	0413      	lsls	r3, r2, #16
 80041ac:	0fdb      	lsrs	r3, r3, #31
 80041ae:	d001      	beq.n	80041b4 <PE_SubStateMachine_VconnSwap+0x1a4>
 80041b0:	229f      	movs	r2, #159	@ 0x9f
 80041b2:	e000      	b.n	80041b6 <PE_SubStateMachine_VconnSwap+0x1a6>
 80041b4:	22a0      	movs	r2, #160	@ 0xa0
 80041b6:	7462      	strb	r2, [r4, #17]
 80041b8:	780a      	ldrb	r2, [r1, #0]
 80041ba:	2a14      	cmp	r2, #20
 80041bc:	d003      	beq.n	80041c6 <PE_SubStateMachine_VconnSwap+0x1b6>
 80041be:	7008      	strb	r0, [r1, #0]
 80041c0:	0020      	movs	r0, r4
 80041c2:	f7fc fcfc 	bl	8000bbe <PE_Clear_RxEvent>
 80041c6:	213f      	movs	r1, #63	@ 0x3f
 80041c8:	e030      	b.n	800422c <PE_SubStateMachine_VconnSwap+0x21c>
 80041ca:	6962      	ldr	r2, [r4, #20]
 80041cc:	4032      	ands	r2, r6
 80041ce:	6162      	str	r2, [r4, #20]
 80041d0:	7467      	strb	r7, [r4, #17]
 80041d2:	2500      	movs	r5, #0
 80041d4:	780a      	ldrb	r2, [r1, #0]
 80041d6:	2a14      	cmp	r2, #20
 80041d8:	d003      	beq.n	80041e2 <PE_SubStateMachine_VconnSwap+0x1d2>
 80041da:	7008      	strb	r0, [r1, #0]
 80041dc:	0020      	movs	r0, r4
 80041de:	f7fc fcee 	bl	8000bbe <PE_Clear_RxEvent>
 80041e2:	2140      	movs	r1, #64	@ 0x40
 80041e4:	e022      	b.n	800422c <PE_SubStateMachine_VconnSwap+0x21c>
 80041e6:	6962      	ldr	r2, [r4, #20]
 80041e8:	4032      	ands	r2, r6
 80041ea:	6162      	str	r2, [r4, #20]
 80041ec:	7467      	strb	r7, [r4, #17]
 80041ee:	2500      	movs	r5, #0
 80041f0:	780a      	ldrb	r2, [r1, #0]
 80041f2:	2a14      	cmp	r2, #20
 80041f4:	d003      	beq.n	80041fe <PE_SubStateMachine_VconnSwap+0x1ee>
 80041f6:	7008      	strb	r0, [r1, #0]
 80041f8:	0020      	movs	r0, r4
 80041fa:	f7fc fce0 	bl	8000bbe <PE_Clear_RxEvent>
 80041fe:	2141      	movs	r1, #65	@ 0x41
 8004200:	e014      	b.n	800422c <PE_SubStateMachine_VconnSwap+0x21c>
 8004202:	6862      	ldr	r2, [r4, #4]
 8004204:	6812      	ldr	r2, [r2, #0]
 8004206:	0413      	lsls	r3, r2, #16
 8004208:	0fdb      	lsrs	r3, r3, #31
 800420a:	d102      	bne.n	8004212 <PE_SubStateMachine_VconnSwap+0x202>
 800420c:	22a4      	movs	r2, #164	@ 0xa4
 800420e:	7462      	strb	r2, [r4, #17]
 8004210:	e004      	b.n	800421c <PE_SubStateMachine_VconnSwap+0x20c>
 8004212:	6962      	ldr	r2, [r4, #20]
 8004214:	4032      	ands	r2, r6
 8004216:	6162      	str	r2, [r4, #20]
 8004218:	7467      	strb	r7, [r4, #17]
 800421a:	2500      	movs	r5, #0
 800421c:	780a      	ldrb	r2, [r1, #0]
 800421e:	2a14      	cmp	r2, #20
 8004220:	d003      	beq.n	800422a <PE_SubStateMachine_VconnSwap+0x21a>
 8004222:	7008      	strb	r0, [r1, #0]
 8004224:	0020      	movs	r0, r4
 8004226:	f7fc fcca 	bl	8000bbe <PE_Clear_RxEvent>
 800422a:	2143      	movs	r1, #67	@ 0x43
 800422c:	7c20      	ldrb	r0, [r4, #16]
 800422e:	f7fc fa5b 	bl	80006e8 <USBPD_PE_Notification>
 8004232:	8be0      	ldrh	r0, [r4, #30]
 8004234:	2180      	movs	r1, #128	@ 0x80
 8004236:	0209      	lsls	r1, r1, #8
 8004238:	4288      	cmp	r0, r1
 800423a:	d117      	bne.n	800426c <PE_SubStateMachine_VconnSwap+0x25c>
 800423c:	6960      	ldr	r0, [r4, #20]
 800423e:	4006      	ands	r6, r0
 8004240:	6166      	str	r6, [r4, #20]
 8004242:	7467      	strb	r7, [r4, #17]
 8004244:	2500      	movs	r5, #0
 8004246:	211c      	movs	r1, #28
 8004248:	7c20      	ldrb	r0, [r4, #16]
 800424a:	f7fc fa4d 	bl	80006e8 <USBPD_PE_Notification>
 800424e:	e00d      	b.n	800426c <PE_SubStateMachine_VconnSwap+0x25c>
 8004250:	68a0      	ldr	r0, [r4, #8]
 8004252:	6b02      	ldr	r2, [r0, #48]	@ 0x30
 8004254:	2a00      	cmp	r2, #0
 8004256:	d002      	beq.n	800425e <PE_SubStateMachine_VconnSwap+0x24e>
 8004258:	2101      	movs	r1, #1
 800425a:	7c20      	ldrb	r0, [r4, #16]
 800425c:	4790      	blx	r2
 800425e:	6960      	ldr	r0, [r4, #20]
 8004260:	4006      	ands	r6, r0
 8004262:	6166      	str	r6, [r4, #20]
 8004264:	7467      	strb	r7, [r4, #17]
 8004266:	2500      	movs	r5, #0
 8004268:	4813      	ldr	r0, [pc, #76]	@ (80042b8 <.text_16>)
 800426a:	8460      	strh	r0, [r4, #34]	@ 0x22
 800426c:	0028      	movs	r0, r5
 800426e:	bdf2      	pop	{r1, r4, r5, r6, r7, pc}

08004270 <PE_ExtRevisionInteroperability_Cable>:
 8004270:	b538      	push	{r3, r4, r5, lr}
 8004272:	000a      	movs	r2, r1
 8004274:	6843      	ldr	r3, [r0, #4]
 8004276:	681c      	ldr	r4, [r3, #0]
 8004278:	2103      	movs	r1, #3
 800427a:	2503      	movs	r5, #3
 800427c:	4025      	ands	r5, r4
 800427e:	42aa      	cmp	r2, r5
 8004280:	d300      	bcc.n	8004284 <PE_ExtRevisionInteroperability_Cable+0x14>
 8004282:	002a      	movs	r2, r5
 8004284:	4d06      	ldr	r5, [pc, #24]	@ (80042a0 <.text_10>)
 8004286:	4025      	ands	r5, r4
 8004288:	0694      	lsls	r4, r2, #26
 800428a:	068a      	lsls	r2, r1, #26
 800428c:	4022      	ands	r2, r4
 800428e:	432a      	orrs	r2, r5
 8004290:	601a      	str	r2, [r3, #0]
 8004292:	0e92      	lsrs	r2, r2, #26
 8004294:	4011      	ands	r1, r2
 8004296:	7c00      	ldrb	r0, [r0, #16]
 8004298:	f001 fb85 	bl	80059a6 <USBPD_PRL_CBL_SetHeaderSpecification>
 800429c:	bd31      	pop	{r0, r4, r5, pc}
	...

080042a0 <.text_10>:
 80042a0:	f3ffffff 	.word	0xf3ffffff

080042a4 <.text_11>:
 80042a4:	ffffefff 	.word	0xffffefff

080042a8 <.text_12>:
 80042a8:	00008096 	.word	0x00008096

080042ac <.text_13>:
 80042ac:	0000f01f 	.word	0x0000f01f

080042b0 <.text_14>:
 80042b0:	00000262 	.word	0x00000262

080042b4 <.text_15>:
 80042b4:	0000801b 	.word	0x0000801b

080042b8 <.text_16>:
 80042b8:	0000802d 	.word	0x0000802d

080042bc <USBPD_PE_SVDM_RequestIdentity>:
 80042bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80042be:	000a      	movs	r2, r1
 80042c0:	49aa      	ldr	r1, [pc, #680]	@ (800456c <.text_8>)
 80042c2:	0083      	lsls	r3, r0, #2
 80042c4:	58cb      	ldr	r3, [r1, r3]
 80042c6:	2110      	movs	r1, #16
 80042c8:	2401      	movs	r4, #1
 80042ca:	681d      	ldr	r5, [r3, #0]
 80042cc:	686d      	ldr	r5, [r5, #4]
 80042ce:	0a6d      	lsrs	r5, r5, #9
 80042d0:	4025      	ands	r5, r4
 80042d2:	d004      	beq.n	80042de <USBPD_PE_SVDM_RequestIdentity+0x22>
 80042d4:	68dd      	ldr	r5, [r3, #12]
 80042d6:	2d00      	cmp	r5, #0
 80042d8:	d001      	beq.n	80042de <USBPD_PE_SVDM_RequestIdentity+0x22>
 80042da:	2a02      	cmp	r2, #2
 80042dc:	d101      	bne.n	80042e2 <USBPD_PE_SVDM_RequestIdentity+0x26>
 80042de:	2102      	movs	r1, #2
 80042e0:	e02d      	b.n	800433e <USBPD_PE_SVDM_RequestIdentity+0x82>
 80042e2:	2532      	movs	r5, #50	@ 0x32
 80042e4:	5d5d      	ldrb	r5, [r3, r5]
 80042e6:	2d00      	cmp	r5, #0
 80042e8:	d104      	bne.n	80042f4 <USBPD_PE_SVDM_RequestIdentity+0x38>
 80042ea:	685d      	ldr	r5, [r3, #4]
 80042ec:	682d      	ldr	r5, [r5, #0]
 80042ee:	0b2d      	lsrs	r5, r5, #12
 80042f0:	402c      	ands	r4, r5
 80042f2:	d101      	bne.n	80042f8 <USBPD_PE_SVDM_RequestIdentity+0x3c>
 80042f4:	2103      	movs	r1, #3
 80042f6:	e022      	b.n	800433e <USBPD_PE_SVDM_RequestIdentity+0x82>
 80042f8:	2433      	movs	r4, #51	@ 0x33
 80042fa:	551a      	strb	r2, [r3, r4]
 80042fc:	2507      	movs	r5, #7
 80042fe:	2a00      	cmp	r2, #0
 8004300:	d002      	beq.n	8004308 <USBPD_PE_SVDM_RequestIdentity+0x4c>
 8004302:	2a01      	cmp	r2, #1
 8004304:	d008      	beq.n	8004318 <USBPD_PE_SVDM_RequestIdentity+0x5c>
 8004306:	e01a      	b.n	800433e <USBPD_PE_SVDM_RequestIdentity+0x82>
 8004308:	685a      	ldr	r2, [r3, #4]
 800430a:	6812      	ldr	r2, [r2, #0]
 800430c:	0a12      	lsrs	r2, r2, #8
 800430e:	4015      	ands	r5, r2
 8004310:	2d03      	cmp	r5, #3
 8004312:	d114      	bne.n	800433e <USBPD_PE_SVDM_RequestIdentity+0x82>
 8004314:	217d      	movs	r1, #125	@ 0x7d
 8004316:	e00c      	b.n	8004332 <USBPD_PE_SVDM_RequestIdentity+0x76>
 8004318:	685a      	ldr	r2, [r3, #4]
 800431a:	6812      	ldr	r2, [r2, #0]
 800431c:	4eab      	ldr	r6, [pc, #684]	@ (80045cc <.text_10>)
 800431e:	4016      	ands	r6, r2
 8004320:	2782      	movs	r7, #130	@ 0x82
 8004322:	007f      	lsls	r7, r7, #1
 8004324:	42be      	cmp	r6, r7
 8004326:	d003      	beq.n	8004330 <USBPD_PE_SVDM_RequestIdentity+0x74>
 8004328:	0a12      	lsrs	r2, r2, #8
 800432a:	4015      	ands	r5, r2
 800432c:	2d03      	cmp	r5, #3
 800432e:	d106      	bne.n	800433e <USBPD_PE_SVDM_RequestIdentity+0x82>
 8004330:	2105      	movs	r1, #5
 8004332:	2232      	movs	r2, #50	@ 0x32
 8004334:	5499      	strb	r1, [r3, r2]
 8004336:	6899      	ldr	r1, [r3, #8]
 8004338:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 800433a:	4788      	blx	r1
 800433c:	2100      	movs	r1, #0
 800433e:	0008      	movs	r0, r1
 8004340:	bdf2      	pop	{r1, r4, r5, r6, r7, pc}

08004342 <USBPD_PE_SVDM_RequestSVID>:
 8004342:	b570      	push	{r4, r5, r6, lr}
 8004344:	000a      	movs	r2, r1
 8004346:	4989      	ldr	r1, [pc, #548]	@ (800456c <.text_8>)
 8004348:	0083      	lsls	r3, r0, #2
 800434a:	58cb      	ldr	r3, [r1, r3]
 800434c:	2110      	movs	r1, #16
 800434e:	68dc      	ldr	r4, [r3, #12]
 8004350:	2c00      	cmp	r4, #0
 8004352:	d001      	beq.n	8004358 <USBPD_PE_SVDM_RequestSVID+0x16>
 8004354:	2a02      	cmp	r2, #2
 8004356:	d101      	bne.n	800435c <USBPD_PE_SVDM_RequestSVID+0x1a>
 8004358:	2102      	movs	r1, #2
 800435a:	e020      	b.n	800439e <USBPD_PE_SVDM_RequestSVID+0x5c>
 800435c:	2432      	movs	r4, #50	@ 0x32
 800435e:	5d1c      	ldrb	r4, [r3, r4]
 8004360:	2c00      	cmp	r4, #0
 8004362:	d105      	bne.n	8004370 <USBPD_PE_SVDM_RequestSVID+0x2e>
 8004364:	685c      	ldr	r4, [r3, #4]
 8004366:	6825      	ldr	r5, [r4, #0]
 8004368:	2401      	movs	r4, #1
 800436a:	0b2e      	lsrs	r6, r5, #12
 800436c:	4026      	ands	r6, r4
 800436e:	d101      	bne.n	8004374 <USBPD_PE_SVDM_RequestSVID+0x32>
 8004370:	2103      	movs	r1, #3
 8004372:	e014      	b.n	800439e <USBPD_PE_SVDM_RequestSVID+0x5c>
 8004374:	056d      	lsls	r5, r5, #21
 8004376:	0f6d      	lsrs	r5, r5, #29
 8004378:	2d03      	cmp	r5, #3
 800437a:	d110      	bne.n	800439e <USBPD_PE_SVDM_RequestSVID+0x5c>
 800437c:	2533      	movs	r5, #51	@ 0x33
 800437e:	555a      	strb	r2, [r3, r5]
 8004380:	257f      	movs	r5, #127	@ 0x7f
 8004382:	2632      	movs	r6, #50	@ 0x32
 8004384:	559d      	strb	r5, [r3, r6]
 8004386:	2a00      	cmp	r2, #0
 8004388:	d005      	beq.n	8004396 <USBPD_PE_SVDM_RequestSVID+0x54>
 800438a:	2a01      	cmp	r2, #1
 800438c:	d107      	bne.n	800439e <USBPD_PE_SVDM_RequestSVID+0x5c>
 800438e:	695a      	ldr	r2, [r3, #20]
 8004390:	0c12      	lsrs	r2, r2, #16
 8004392:	4014      	ands	r4, r2
 8004394:	d003      	beq.n	800439e <USBPD_PE_SVDM_RequestSVID+0x5c>
 8004396:	6899      	ldr	r1, [r3, #8]
 8004398:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 800439a:	4788      	blx	r1
 800439c:	2100      	movs	r1, #0
 800439e:	0008      	movs	r0, r1
 80043a0:	bd70      	pop	{r4, r5, r6, pc}

080043a2 <USBPD_PE_SVDM_RequestMode>:
 80043a2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80043a4:	000b      	movs	r3, r1
 80043a6:	4971      	ldr	r1, [pc, #452]	@ (800456c <.text_8>)
 80043a8:	0084      	lsls	r4, r0, #2
 80043aa:	590c      	ldr	r4, [r1, r4]
 80043ac:	2110      	movs	r1, #16
 80043ae:	68e5      	ldr	r5, [r4, #12]
 80043b0:	2d00      	cmp	r5, #0
 80043b2:	d001      	beq.n	80043b8 <USBPD_PE_SVDM_RequestMode+0x16>
 80043b4:	2b02      	cmp	r3, #2
 80043b6:	d101      	bne.n	80043bc <USBPD_PE_SVDM_RequestMode+0x1a>
 80043b8:	2102      	movs	r1, #2
 80043ba:	e023      	b.n	8004404 <USBPD_PE_SVDM_RequestMode+0x62>
 80043bc:	2532      	movs	r5, #50	@ 0x32
 80043be:	5d65      	ldrb	r5, [r4, r5]
 80043c0:	2d00      	cmp	r5, #0
 80043c2:	d105      	bne.n	80043d0 <USBPD_PE_SVDM_RequestMode+0x2e>
 80043c4:	6865      	ldr	r5, [r4, #4]
 80043c6:	682e      	ldr	r6, [r5, #0]
 80043c8:	2501      	movs	r5, #1
 80043ca:	0b37      	lsrs	r7, r6, #12
 80043cc:	402f      	ands	r7, r5
 80043ce:	d101      	bne.n	80043d4 <USBPD_PE_SVDM_RequestMode+0x32>
 80043d0:	2103      	movs	r1, #3
 80043d2:	e017      	b.n	8004404 <USBPD_PE_SVDM_RequestMode+0x62>
 80043d4:	0576      	lsls	r6, r6, #21
 80043d6:	0f76      	lsrs	r6, r6, #29
 80043d8:	2e03      	cmp	r6, #3
 80043da:	d113      	bne.n	8004404 <USBPD_PE_SVDM_RequestMode+0x62>
 80043dc:	2633      	movs	r6, #51	@ 0x33
 80043de:	55a3      	strb	r3, [r4, r6]
 80043e0:	2681      	movs	r6, #129	@ 0x81
 80043e2:	2732      	movs	r7, #50	@ 0x32
 80043e4:	55e6      	strb	r6, [r4, r7]
 80043e6:	2696      	movs	r6, #150	@ 0x96
 80043e8:	00b6      	lsls	r6, r6, #2
 80043ea:	53a2      	strh	r2, [r4, r6]
 80043ec:	2b00      	cmp	r3, #0
 80043ee:	d005      	beq.n	80043fc <USBPD_PE_SVDM_RequestMode+0x5a>
 80043f0:	2b01      	cmp	r3, #1
 80043f2:	d107      	bne.n	8004404 <USBPD_PE_SVDM_RequestMode+0x62>
 80043f4:	6962      	ldr	r2, [r4, #20]
 80043f6:	0c12      	lsrs	r2, r2, #16
 80043f8:	4015      	ands	r5, r2
 80043fa:	d003      	beq.n	8004404 <USBPD_PE_SVDM_RequestMode+0x62>
 80043fc:	68a1      	ldr	r1, [r4, #8]
 80043fe:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 8004400:	4788      	blx	r1
 8004402:	2100      	movs	r1, #0
 8004404:	0008      	movs	r0, r1
 8004406:	bdf2      	pop	{r1, r4, r5, r6, r7, pc}

08004408 <USBPD_PE_SVDM_RequestModeEnter>:
 8004408:	b5f1      	push	{r0, r4, r5, r6, r7, lr}
 800440a:	4858      	ldr	r0, [pc, #352]	@ (800456c <.text_8>)
 800440c:	466c      	mov	r4, sp
 800440e:	7824      	ldrb	r4, [r4, #0]
 8004410:	00a4      	lsls	r4, r4, #2
 8004412:	5904      	ldr	r4, [r0, r4]
 8004414:	2010      	movs	r0, #16
 8004416:	68e5      	ldr	r5, [r4, #12]
 8004418:	2d00      	cmp	r5, #0
 800441a:	d101      	bne.n	8004420 <USBPD_PE_SVDM_RequestModeEnter+0x18>
 800441c:	2002      	movs	r0, #2
 800441e:	bdf2      	pop	{r1, r4, r5, r6, r7, pc}
 8004420:	2532      	movs	r5, #50	@ 0x32
 8004422:	5d65      	ldrb	r5, [r4, r5]
 8004424:	2d00      	cmp	r5, #0
 8004426:	d105      	bne.n	8004434 <USBPD_PE_SVDM_RequestModeEnter+0x2c>
 8004428:	6865      	ldr	r5, [r4, #4]
 800442a:	682e      	ldr	r6, [r5, #0]
 800442c:	2501      	movs	r5, #1
 800442e:	0b37      	lsrs	r7, r6, #12
 8004430:	402f      	ands	r7, r5
 8004432:	d101      	bne.n	8004438 <USBPD_PE_SVDM_RequestModeEnter+0x30>
 8004434:	2003      	movs	r0, #3
 8004436:	bdf2      	pop	{r1, r4, r5, r6, r7, pc}
 8004438:	27e1      	movs	r7, #225	@ 0xe1
 800443a:	00ff      	lsls	r7, r7, #3
 800443c:	4037      	ands	r7, r6
 800443e:	26c2      	movs	r6, #194	@ 0xc2
 8004440:	00b6      	lsls	r6, r6, #2
 8004442:	42b7      	cmp	r7, r6
 8004444:	d11e      	bne.n	8004484 <USBPD_PE_SVDM_RequestModeEnter+0x7c>
 8004446:	2633      	movs	r6, #51	@ 0x33
 8004448:	55a1      	strb	r1, [r4, r6]
 800444a:	2682      	movs	r6, #130	@ 0x82
 800444c:	2732      	movs	r7, #50	@ 0x32
 800444e:	55e6      	strb	r6, [r4, r7]
 8004450:	2696      	movs	r6, #150	@ 0x96
 8004452:	00b6      	lsls	r6, r6, #2
 8004454:	53a2      	strh	r2, [r4, r6]
 8004456:	6966      	ldr	r6, [r4, #20]
 8004458:	4aaf      	ldr	r2, [pc, #700]	@ (8004718 <.text_13>)
 800445a:	4032      	ands	r2, r6
 800445c:	019e      	lsls	r6, r3, #6
 800445e:	23e0      	movs	r3, #224	@ 0xe0
 8004460:	005b      	lsls	r3, r3, #1
 8004462:	4033      	ands	r3, r6
 8004464:	4313      	orrs	r3, r2
 8004466:	6163      	str	r3, [r4, #20]
 8004468:	2900      	cmp	r1, #0
 800446a:	d005      	beq.n	8004478 <USBPD_PE_SVDM_RequestModeEnter+0x70>
 800446c:	2902      	cmp	r1, #2
 800446e:	d000      	beq.n	8004472 <USBPD_PE_SVDM_RequestModeEnter+0x6a>
 8004470:	d208      	bcs.n	8004484 <USBPD_PE_SVDM_RequestModeEnter+0x7c>
 8004472:	0c19      	lsrs	r1, r3, #16
 8004474:	400d      	ands	r5, r1
 8004476:	d005      	beq.n	8004484 <USBPD_PE_SVDM_RequestModeEnter+0x7c>
 8004478:	4668      	mov	r0, sp
 800447a:	7800      	ldrb	r0, [r0, #0]
 800447c:	68a1      	ldr	r1, [r4, #8]
 800447e:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 8004480:	4788      	blx	r1
 8004482:	2000      	movs	r0, #0
 8004484:	bdf2      	pop	{r1, r4, r5, r6, r7, pc}

08004486 <USBPD_PE_SVDM_RequestModeExit>:
 8004486:	b5f1      	push	{r0, r4, r5, r6, r7, lr}
 8004488:	4838      	ldr	r0, [pc, #224]	@ (800456c <.text_8>)
 800448a:	466c      	mov	r4, sp
 800448c:	7824      	ldrb	r4, [r4, #0]
 800448e:	00a4      	lsls	r4, r4, #2
 8004490:	5904      	ldr	r4, [r0, r4]
 8004492:	2010      	movs	r0, #16
 8004494:	68e5      	ldr	r5, [r4, #12]
 8004496:	2d00      	cmp	r5, #0
 8004498:	d101      	bne.n	800449e <USBPD_PE_SVDM_RequestModeExit+0x18>
 800449a:	2002      	movs	r0, #2
 800449c:	bdf2      	pop	{r1, r4, r5, r6, r7, pc}
 800449e:	2532      	movs	r5, #50	@ 0x32
 80044a0:	5d65      	ldrb	r5, [r4, r5]
 80044a2:	2d00      	cmp	r5, #0
 80044a4:	d105      	bne.n	80044b2 <USBPD_PE_SVDM_RequestModeExit+0x2c>
 80044a6:	6865      	ldr	r5, [r4, #4]
 80044a8:	682e      	ldr	r6, [r5, #0]
 80044aa:	2501      	movs	r5, #1
 80044ac:	0b37      	lsrs	r7, r6, #12
 80044ae:	402f      	ands	r7, r5
 80044b0:	d101      	bne.n	80044b6 <USBPD_PE_SVDM_RequestModeExit+0x30>
 80044b2:	2003      	movs	r0, #3
 80044b4:	bdf2      	pop	{r1, r4, r5, r6, r7, pc}
 80044b6:	27e1      	movs	r7, #225	@ 0xe1
 80044b8:	00ff      	lsls	r7, r7, #3
 80044ba:	4037      	ands	r7, r6
 80044bc:	26c2      	movs	r6, #194	@ 0xc2
 80044be:	00b6      	lsls	r6, r6, #2
 80044c0:	42b7      	cmp	r7, r6
 80044c2:	d11e      	bne.n	8004502 <USBPD_PE_SVDM_RequestModeExit+0x7c>
 80044c4:	2633      	movs	r6, #51	@ 0x33
 80044c6:	55a1      	strb	r1, [r4, r6]
 80044c8:	2683      	movs	r6, #131	@ 0x83
 80044ca:	2732      	movs	r7, #50	@ 0x32
 80044cc:	55e6      	strb	r6, [r4, r7]
 80044ce:	2696      	movs	r6, #150	@ 0x96
 80044d0:	00b6      	lsls	r6, r6, #2
 80044d2:	53a2      	strh	r2, [r4, r6]
 80044d4:	6966      	ldr	r6, [r4, #20]
 80044d6:	4a90      	ldr	r2, [pc, #576]	@ (8004718 <.text_13>)
 80044d8:	4032      	ands	r2, r6
 80044da:	019e      	lsls	r6, r3, #6
 80044dc:	23e0      	movs	r3, #224	@ 0xe0
 80044de:	005b      	lsls	r3, r3, #1
 80044e0:	4033      	ands	r3, r6
 80044e2:	4313      	orrs	r3, r2
 80044e4:	6163      	str	r3, [r4, #20]
 80044e6:	2900      	cmp	r1, #0
 80044e8:	d005      	beq.n	80044f6 <USBPD_PE_SVDM_RequestModeExit+0x70>
 80044ea:	2902      	cmp	r1, #2
 80044ec:	d000      	beq.n	80044f0 <USBPD_PE_SVDM_RequestModeExit+0x6a>
 80044ee:	d208      	bcs.n	8004502 <USBPD_PE_SVDM_RequestModeExit+0x7c>
 80044f0:	0c19      	lsrs	r1, r3, #16
 80044f2:	400d      	ands	r5, r1
 80044f4:	d005      	beq.n	8004502 <USBPD_PE_SVDM_RequestModeExit+0x7c>
 80044f6:	4668      	mov	r0, sp
 80044f8:	7800      	ldrb	r0, [r0, #0]
 80044fa:	68a1      	ldr	r1, [r4, #8]
 80044fc:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 80044fe:	4788      	blx	r1
 8004500:	2000      	movs	r0, #0
 8004502:	bdf2      	pop	{r1, r4, r5, r6, r7, pc}

08004504 <USBPD_PE_SVDM_RequestSpecific>:
 8004504:	b5f1      	push	{r0, r4, r5, r6, r7, lr}
 8004506:	4819      	ldr	r0, [pc, #100]	@ (800456c <.text_8>)
 8004508:	466c      	mov	r4, sp
 800450a:	7824      	ldrb	r4, [r4, #0]
 800450c:	00a4      	lsls	r4, r4, #2
 800450e:	5904      	ldr	r4, [r0, r4]
 8004510:	2010      	movs	r0, #16
 8004512:	68e5      	ldr	r5, [r4, #12]
 8004514:	2d00      	cmp	r5, #0
 8004516:	d101      	bne.n	800451c <USBPD_PE_SVDM_RequestSpecific+0x18>
 8004518:	2002      	movs	r0, #2
 800451a:	bdf2      	pop	{r1, r4, r5, r6, r7, pc}
 800451c:	2532      	movs	r5, #50	@ 0x32
 800451e:	5d65      	ldrb	r5, [r4, r5]
 8004520:	2d00      	cmp	r5, #0
 8004522:	d105      	bne.n	8004530 <USBPD_PE_SVDM_RequestSpecific+0x2c>
 8004524:	6865      	ldr	r5, [r4, #4]
 8004526:	682d      	ldr	r5, [r5, #0]
 8004528:	2601      	movs	r6, #1
 800452a:	0b2f      	lsrs	r7, r5, #12
 800452c:	4037      	ands	r7, r6
 800452e:	d101      	bne.n	8004534 <USBPD_PE_SVDM_RequestSpecific+0x30>
 8004530:	2003      	movs	r0, #3
 8004532:	bdf2      	pop	{r1, r4, r5, r6, r7, pc}
 8004534:	6967      	ldr	r7, [r4, #20]
 8004536:	0c3f      	lsrs	r7, r7, #16
 8004538:	403e      	ands	r6, r7
 800453a:	d101      	bne.n	8004540 <USBPD_PE_SVDM_RequestSpecific+0x3c>
 800453c:	000e      	movs	r6, r1
 800453e:	d113      	bne.n	8004568 <USBPD_PE_SVDM_RequestSpecific+0x64>
 8004540:	056d      	lsls	r5, r5, #21
 8004542:	0f6d      	lsrs	r5, r5, #29
 8004544:	2d03      	cmp	r5, #3
 8004546:	d10f      	bne.n	8004568 <USBPD_PE_SVDM_RequestSpecific+0x64>
 8004548:	2033      	movs	r0, #51	@ 0x33
 800454a:	5421      	strb	r1, [r4, r0]
 800454c:	2085      	movs	r0, #133	@ 0x85
 800454e:	2132      	movs	r1, #50	@ 0x32
 8004550:	5460      	strb	r0, [r4, r1]
 8004552:	2095      	movs	r0, #149	@ 0x95
 8004554:	0080      	lsls	r0, r0, #2
 8004556:	1820      	adds	r0, r4, r0
 8004558:	6002      	str	r2, [r0, #0]
 800455a:	8083      	strh	r3, [r0, #4]
 800455c:	4668      	mov	r0, sp
 800455e:	7800      	ldrb	r0, [r0, #0]
 8004560:	68a1      	ldr	r1, [r4, #8]
 8004562:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 8004564:	4788      	blx	r1
 8004566:	2000      	movs	r0, #0
 8004568:	bdf2      	pop	{r1, r4, r5, r6, r7, pc}
	...

0800456c <.text_8>:
 800456c:	2000017c 	.word	0x2000017c

08004570 <USBPD_PE_SVDM_RequestAttention>:
 8004570:	b538      	push	{r3, r4, r5, lr}
 8004572:	000b      	movs	r3, r1
 8004574:	4969      	ldr	r1, [pc, #420]	@ (800471c <.text_14>)
 8004576:	0084      	lsls	r4, r0, #2
 8004578:	590d      	ldr	r5, [r1, r4]
 800457a:	2110      	movs	r1, #16
 800457c:	68ec      	ldr	r4, [r5, #12]
 800457e:	2c00      	cmp	r4, #0
 8004580:	d001      	beq.n	8004586 <USBPD_PE_SVDM_RequestAttention+0x16>
 8004582:	2b00      	cmp	r3, #0
 8004584:	d001      	beq.n	800458a <USBPD_PE_SVDM_RequestAttention+0x1a>
 8004586:	2102      	movs	r1, #2
 8004588:	e01e      	b.n	80045c8 <USBPD_PE_SVDM_RequestAttention+0x58>
 800458a:	2332      	movs	r3, #50	@ 0x32
 800458c:	5ceb      	ldrb	r3, [r5, r3]
 800458e:	2b00      	cmp	r3, #0
 8004590:	d104      	bne.n	800459c <USBPD_PE_SVDM_RequestAttention+0x2c>
 8004592:	686b      	ldr	r3, [r5, #4]
 8004594:	681b      	ldr	r3, [r3, #0]
 8004596:	04dc      	lsls	r4, r3, #19
 8004598:	0fe4      	lsrs	r4, r4, #31
 800459a:	d101      	bne.n	80045a0 <USBPD_PE_SVDM_RequestAttention+0x30>
 800459c:	2103      	movs	r1, #3
 800459e:	e013      	b.n	80045c8 <USBPD_PE_SVDM_RequestAttention+0x58>
 80045a0:	055b      	lsls	r3, r3, #21
 80045a2:	0f5b      	lsrs	r3, r3, #29
 80045a4:	2b03      	cmp	r3, #3
 80045a6:	d10f      	bne.n	80045c8 <USBPD_PE_SVDM_RequestAttention+0x58>
 80045a8:	2400      	movs	r4, #0
 80045aa:	2333      	movs	r3, #51	@ 0x33
 80045ac:	54ec      	strb	r4, [r5, r3]
 80045ae:	2184      	movs	r1, #132	@ 0x84
 80045b0:	2332      	movs	r3, #50	@ 0x32
 80045b2:	54e9      	strb	r1, [r5, r3]
 80045b4:	2195      	movs	r1, #149	@ 0x95
 80045b6:	0089      	lsls	r1, r1, #2
 80045b8:	1869      	adds	r1, r5, r1
 80045ba:	2306      	movs	r3, #6
 80045bc:	600b      	str	r3, [r1, #0]
 80045be:	808a      	strh	r2, [r1, #4]
 80045c0:	68a9      	ldr	r1, [r5, #8]
 80045c2:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 80045c4:	4788      	blx	r1
 80045c6:	2100      	movs	r1, #0
 80045c8:	0008      	movs	r0, r1
 80045ca:	bd32      	pop	{r1, r4, r5, pc}

080045cc <.text_10>:
 80045cc:	00000704 	.word	0x00000704

080045d0 <USBPD_PE_UVDM_RequestMessage>:
 80045d0:	b570      	push	{r4, r5, r6, lr}
 80045d2:	000a      	movs	r2, r1
 80045d4:	4951      	ldr	r1, [pc, #324]	@ (800471c <.text_14>)
 80045d6:	0083      	lsls	r3, r0, #2
 80045d8:	58cb      	ldr	r3, [r1, r3]
 80045da:	2110      	movs	r1, #16
 80045dc:	68dc      	ldr	r4, [r3, #12]
 80045de:	2c00      	cmp	r4, #0
 80045e0:	d101      	bne.n	80045e6 <USBPD_PE_UVDM_RequestMessage+0x16>
 80045e2:	2102      	movs	r1, #2
 80045e4:	e01d      	b.n	8004622 <USBPD_PE_UVDM_RequestMessage+0x52>
 80045e6:	2432      	movs	r4, #50	@ 0x32
 80045e8:	5d1c      	ldrb	r4, [r3, r4]
 80045ea:	2c00      	cmp	r4, #0
 80045ec:	d105      	bne.n	80045fa <USBPD_PE_UVDM_RequestMessage+0x2a>
 80045ee:	685c      	ldr	r4, [r3, #4]
 80045f0:	6824      	ldr	r4, [r4, #0]
 80045f2:	2501      	movs	r5, #1
 80045f4:	0b26      	lsrs	r6, r4, #12
 80045f6:	402e      	ands	r6, r5
 80045f8:	d101      	bne.n	80045fe <USBPD_PE_UVDM_RequestMessage+0x2e>
 80045fa:	2103      	movs	r1, #3
 80045fc:	e011      	b.n	8004622 <USBPD_PE_UVDM_RequestMessage+0x52>
 80045fe:	0be6      	lsrs	r6, r4, #15
 8004600:	4035      	ands	r5, r6
 8004602:	d101      	bne.n	8004608 <USBPD_PE_UVDM_RequestMessage+0x38>
 8004604:	0015      	movs	r5, r2
 8004606:	d10c      	bne.n	8004622 <USBPD_PE_UVDM_RequestMessage+0x52>
 8004608:	0564      	lsls	r4, r4, #21
 800460a:	0f64      	lsrs	r4, r4, #29
 800460c:	2c03      	cmp	r4, #3
 800460e:	d108      	bne.n	8004622 <USBPD_PE_UVDM_RequestMessage+0x52>
 8004610:	2133      	movs	r1, #51	@ 0x33
 8004612:	545a      	strb	r2, [r3, r1]
 8004614:	2186      	movs	r1, #134	@ 0x86
 8004616:	2232      	movs	r2, #50	@ 0x32
 8004618:	5499      	strb	r1, [r3, r2]
 800461a:	6899      	ldr	r1, [r3, #8]
 800461c:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 800461e:	4788      	blx	r1
 8004620:	2100      	movs	r1, #0
 8004622:	0008      	movs	r0, r1
 8004624:	bd70      	pop	{r4, r5, r6, pc}

08004626 <PE_Receive_SVDM>:
 8004626:	493e      	ldr	r1, [pc, #248]	@ (8004720 <.text_15>)
 8004628:	1842      	adds	r2, r0, r1
 800462a:	8e81      	ldrh	r1, [r0, #52]	@ 0x34
 800462c:	0449      	lsls	r1, r1, #17
 800462e:	0f49      	lsrs	r1, r1, #29
 8004630:	1e49      	subs	r1, r1, #1
 8004632:	7611      	strb	r1, [r2, #24]
 8004634:	2131      	movs	r1, #49	@ 0x31
 8004636:	5c41      	ldrb	r1, [r0, r1]
 8004638:	2900      	cmp	r1, #0
 800463a:	d000      	beq.n	800463e <PE_Receive_SVDM+0x18>
 800463c:	4770      	bx	lr
 800463e:	b570      	push	{r4, r5, r6, lr}
 8004640:	2300      	movs	r3, #0
 8004642:	e010      	b.n	8004666 <PE_Receive_SVDM+0x40>
 8004644:	6b81      	ldr	r1, [r0, #56]	@ 0x38
 8004646:	009c      	lsls	r4, r3, #2
 8004648:	1909      	adds	r1, r1, r4
 800464a:	798c      	ldrb	r4, [r1, #6]
 800464c:	79cd      	ldrb	r5, [r1, #7]
 800464e:	022d      	lsls	r5, r5, #8
 8004650:	1964      	adds	r4, r4, r5
 8004652:	7a0d      	ldrb	r5, [r1, #8]
 8004654:	042d      	lsls	r5, r5, #16
 8004656:	1964      	adds	r4, r4, r5
 8004658:	7a49      	ldrb	r1, [r1, #9]
 800465a:	0609      	lsls	r1, r1, #24
 800465c:	1861      	adds	r1, r4, r1
 800465e:	009c      	lsls	r4, r3, #2
 8004660:	5111      	str	r1, [r2, r4]
 8004662:	1c5b      	adds	r3, r3, #1
 8004664:	b2db      	uxtb	r3, r3
 8004666:	7e11      	ldrb	r1, [r2, #24]
 8004668:	428b      	cmp	r3, r1
 800466a:	dbeb      	blt.n	8004644 <PE_Receive_SVDM+0x1e>
 800466c:	0004      	movs	r4, r0
 800466e:	2503      	movs	r5, #3
 8004670:	4b2c      	ldr	r3, [pc, #176]	@ (8004724 <.text_16>)
 8004672:	482d      	ldr	r0, [pc, #180]	@ (8004728 <.text_17>)
 8004674:	2694      	movs	r6, #148	@ 0x94
 8004676:	00b6      	lsls	r6, r6, #2
 8004678:	5da6      	ldrb	r6, [r4, r6]
 800467a:	06f6      	lsls	r6, r6, #27
 800467c:	0ef6      	lsrs	r6, r6, #27
 800467e:	1e76      	subs	r6, r6, #1
 8004680:	d00d      	beq.n	800469e <PE_Receive_SVDM+0x78>
 8004682:	1e76      	subs	r6, r6, #1
 8004684:	d022      	beq.n	80046cc <PE_Receive_SVDM+0xa6>
 8004686:	1e76      	subs	r6, r6, #1
 8004688:	d025      	beq.n	80046d6 <PE_Receive_SVDM+0xb0>
 800468a:	1e76      	subs	r6, r6, #1
 800468c:	d028      	beq.n	80046e0 <PE_Receive_SVDM+0xba>
 800468e:	1e76      	subs	r6, r6, #1
 8004690:	d02b      	beq.n	80046ea <PE_Receive_SVDM+0xc4>
 8004692:	1e76      	subs	r6, r6, #1
 8004694:	d02e      	beq.n	80046f4 <PE_Receive_SVDM+0xce>
 8004696:	3e0a      	subs	r6, #10
 8004698:	2e0f      	cmp	r6, #15
 800469a:	d937      	bls.n	800470c <PE_Receive_SVDM+0xe6>
 800469c:	bd70      	pop	{r4, r5, r6, pc}
 800469e:	2150      	movs	r1, #80	@ 0x50
 80046a0:	7721      	strb	r1, [r4, #28]
 80046a2:	6861      	ldr	r1, [r4, #4]
 80046a4:	680a      	ldr	r2, [r1, #0]
 80046a6:	0693      	lsls	r3, r2, #26
 80046a8:	0fdb      	lsrs	r3, r3, #31
 80046aa:	2694      	movs	r6, #148	@ 0x94
 80046ac:	00b6      	lsls	r6, r6, #2
 80046ae:	59a6      	ldr	r6, [r4, r6]
 80046b0:	0b76      	lsrs	r6, r6, #13
 80046b2:	4035      	ands	r5, r6
 80046b4:	429d      	cmp	r5, r3
 80046b6:	da00      	bge.n	80046ba <PE_Receive_SVDM+0x94>
 80046b8:	002b      	movs	r3, r5
 80046ba:	2520      	movs	r5, #32
 80046bc:	43aa      	bics	r2, r5
 80046be:	015b      	lsls	r3, r3, #5
 80046c0:	402b      	ands	r3, r5
 80046c2:	4313      	orrs	r3, r2
 80046c4:	600b      	str	r3, [r1, #0]
 80046c6:	83e0      	strh	r0, [r4, #30]
 80046c8:	2075      	movs	r0, #117	@ 0x75
 80046ca:	e023      	b.n	8004714 <PE_Receive_SVDM+0xee>
 80046cc:	2152      	movs	r1, #82	@ 0x52
 80046ce:	7721      	strb	r1, [r4, #28]
 80046d0:	83e0      	strh	r0, [r4, #30]
 80046d2:	2076      	movs	r0, #118	@ 0x76
 80046d4:	e01e      	b.n	8004714 <PE_Receive_SVDM+0xee>
 80046d6:	2153      	movs	r1, #83	@ 0x53
 80046d8:	7721      	strb	r1, [r4, #28]
 80046da:	83e0      	strh	r0, [r4, #30]
 80046dc:	2078      	movs	r0, #120	@ 0x78
 80046de:	e019      	b.n	8004714 <PE_Receive_SVDM+0xee>
 80046e0:	2054      	movs	r0, #84	@ 0x54
 80046e2:	7720      	strb	r0, [r4, #28]
 80046e4:	83e3      	strh	r3, [r4, #30]
 80046e6:	2079      	movs	r0, #121	@ 0x79
 80046e8:	e014      	b.n	8004714 <PE_Receive_SVDM+0xee>
 80046ea:	2055      	movs	r0, #85	@ 0x55
 80046ec:	7720      	strb	r0, [r4, #28]
 80046ee:	83e3      	strh	r3, [r4, #30]
 80046f0:	207a      	movs	r0, #122	@ 0x7a
 80046f2:	e00f      	b.n	8004714 <PE_Receive_SVDM+0xee>
 80046f4:	68e0      	ldr	r0, [r4, #12]
 80046f6:	6ac3      	ldr	r3, [r0, #44]	@ 0x2c
 80046f8:	2b00      	cmp	r3, #0
 80046fa:	d005      	beq.n	8004708 <PE_Receive_SVDM+0xe2>
 80046fc:	2900      	cmp	r1, #0
 80046fe:	d000      	beq.n	8004702 <PE_Receive_SVDM+0xdc>
 8004700:	2101      	movs	r1, #1
 8004702:	6812      	ldr	r2, [r2, #0]
 8004704:	7c20      	ldrb	r0, [r4, #16]
 8004706:	4798      	blx	r3
 8004708:	7465      	strb	r5, [r4, #17]
 800470a:	bd70      	pop	{r4, r5, r6, pc}
 800470c:	215a      	movs	r1, #90	@ 0x5a
 800470e:	7721      	strb	r1, [r4, #28]
 8004710:	83e0      	strh	r0, [r4, #30]
 8004712:	207b      	movs	r0, #123	@ 0x7b
 8004714:	7460      	strb	r0, [r4, #17]
 8004716:	bd70      	pop	{r4, r5, r6, pc}

08004718 <.text_13>:
 8004718:	fffffe3f 	.word	0xfffffe3f

0800471c <.text_14>:
 800471c:	2000017c 	.word	0x2000017c

08004720 <.text_15>:
 8004720:	00000494 	.word	0x00000494

08004724 <.text_16>:
 8004724:	00008019 	.word	0x00008019

08004728 <.text_17>:
 8004728:	0000800f 	.word	0x0000800f

0800472c <PE_StateMachine_VDM>:
 800472c:	b5f2      	push	{r1, r4, r5, r6, r7, lr}
 800472e:	b09c      	sub	sp, #112	@ 0x70
 8004730:	0005      	movs	r5, r0
 8004732:	2002      	movs	r0, #2
 8004734:	9004      	str	r0, [sp, #16]
 8004736:	7c6a      	ldrb	r2, [r5, #17]
 8004738:	0010      	movs	r0, r2
 800473a:	3875      	subs	r0, #117	@ 0x75
 800473c:	2807      	cmp	r0, #7
 800473e:	d206      	bcs.n	800474e <__iar_annotation$$branch+0x4>
 8004740:	981c      	ldr	r0, [sp, #112]	@ 0x70
 8004742:	7800      	ldrb	r0, [r0, #0]
 8004744:	2814      	cmp	r0, #20
 8004746:	d002      	beq.n	800474e <__iar_annotation$$branch+0x4>
 8004748:	2002      	movs	r0, #2

0800474a <__iar_annotation$$branch>:
 800474a:	f000 febc 	bl	80054c6 <__iar_annotation$$branch+0xce4>
 800474e:	2094      	movs	r0, #148	@ 0x94
 8004750:	0080      	lsls	r0, r0, #2
 8004752:	182c      	adds	r4, r5, r0
 8004754:	210b      	movs	r1, #11
 8004756:	271e      	movs	r7, #30
 8004758:	201f      	movs	r0, #31
 800475a:	43c0      	mvns	r0, r0
 800475c:	26c0      	movs	r6, #192	@ 0xc0
 800475e:	43f6      	mvns	r6, r6
 8004760:	2a75      	cmp	r2, #117	@ 0x75
 8004762:	d041      	beq.n	80047e8 <__iar_annotation$$branch+0x6>
 8004764:	2a76      	cmp	r2, #118	@ 0x76
 8004766:	d100      	bne.n	800476a <__iar_annotation$$branch+0x20>
 8004768:	e0bb      	b.n	80048e2 <__iar_annotation$$branch+0x100>
 800476a:	2a77      	cmp	r2, #119	@ 0x77
 800476c:	d100      	bne.n	8004770 <__iar_annotation$$branch+0x26>
 800476e:	e144      	b.n	80049fa <__iar_annotation$$branch+0x218>
 8004770:	2a78      	cmp	r2, #120	@ 0x78
 8004772:	d100      	bne.n	8004776 <__iar_annotation$$branch+0x2c>
 8004774:	e1b4      	b.n	8004ae0 <__iar_annotation$$branch+0x2fe>
 8004776:	2a79      	cmp	r2, #121	@ 0x79
 8004778:	d100      	bne.n	800477c <__iar_annotation$$branch+0x32>
 800477a:	e216      	b.n	8004baa <__iar_annotation$$branch+0x3c8>
 800477c:	2a7a      	cmp	r2, #122	@ 0x7a
 800477e:	d100      	bne.n	8004782 <__iar_annotation$$branch+0x38>
 8004780:	e24b      	b.n	8004c1a <__iar_annotation$$branch+0x438>
 8004782:	2a7b      	cmp	r2, #123	@ 0x7b
 8004784:	d100      	bne.n	8004788 <__iar_annotation$$branch+0x3e>
 8004786:	e292      	b.n	8004cae <__iar_annotation$$branch+0x4cc>
 8004788:	2a7d      	cmp	r2, #125	@ 0x7d
 800478a:	d100      	bne.n	800478e <__iar_annotation$$branch+0x44>
 800478c:	e2e0      	b.n	8004d50 <__iar_annotation$$branch+0x56e>
 800478e:	2a7f      	cmp	r2, #127	@ 0x7f
 8004790:	d100      	bne.n	8004794 <__iar_annotation$$branch+0x4a>
 8004792:	e352      	b.n	8004e3a <__iar_annotation$$branch+0x658>
 8004794:	2a81      	cmp	r2, #129	@ 0x81
 8004796:	d100      	bne.n	800479a <__iar_annotation$$branch+0x50>
 8004798:	e3c2      	b.n	8004f20 <__iar_annotation$$branch+0x73e>
 800479a:	2a82      	cmp	r2, #130	@ 0x82
 800479c:	d101      	bne.n	80047a2 <__iar_annotation$$branch+0x4>

0800479e <__iar_annotation$$branch>:
 800479e:	f000 fc3b 	bl	8005018 <__iar_annotation$$branch+0x836>
 80047a2:	2a83      	cmp	r2, #131	@ 0x83
 80047a4:	d101      	bne.n	80047aa <__iar_annotation$$branch+0x4>

080047a6 <__iar_annotation$$branch>:
 80047a6:	f000 fcc9 	bl	800513c <__iar_annotation$$branch+0x95a>
 80047aa:	2a84      	cmp	r2, #132	@ 0x84
 80047ac:	d101      	bne.n	80047b2 <__iar_annotation$$branch+0x4>

080047ae <__iar_annotation$$branch>:
 80047ae:	f000 fe38 	bl	8005422 <__iar_annotation$$branch+0xc40>
 80047b2:	2a85      	cmp	r2, #133	@ 0x85
 80047b4:	d101      	bne.n	80047ba <__iar_annotation$$branch+0x4>

080047b6 <__iar_annotation$$branch>:
 80047b6:	f000 fd5d 	bl	8005274 <__iar_annotation$$branch+0xa92>
 80047ba:	2a87      	cmp	r2, #135	@ 0x87
 80047bc:	d100      	bne.n	80047c0 <__iar_annotation$$branch+0xa>
 80047be:	e2fc      	b.n	8004dba <__iar_annotation$$branch+0x5d8>
 80047c0:	2a89      	cmp	r2, #137	@ 0x89
 80047c2:	d100      	bne.n	80047c6 <__iar_annotation$$branch+0x10>
 80047c4:	e375      	b.n	8004eb2 <__iar_annotation$$branch+0x6d0>
 80047c6:	2a8b      	cmp	r2, #139	@ 0x8b
 80047c8:	d101      	bne.n	80047ce <__iar_annotation$$branch+0x4>

080047ca <__iar_annotation$$branch>:
 80047ca:	f000 fbe4 	bl	8004f96 <__iar_annotation$$branch+0x7b4>
 80047ce:	2a8c      	cmp	r2, #140	@ 0x8c
 80047d0:	d101      	bne.n	80047d6 <__iar_annotation$$branch+0x4>

080047d2 <__iar_annotation$$branch>:
 80047d2:	f000 fc63 	bl	800509c <__iar_annotation$$branch+0x8ba>
 80047d6:	2a8d      	cmp	r2, #141	@ 0x8d
 80047d8:	d101      	bne.n	80047de <__iar_annotation$$branch+0x4>

080047da <__iar_annotation$$branch>:
 80047da:	f000 fcf7 	bl	80051cc <__iar_annotation$$branch+0x9ea>
 80047de:	2a8f      	cmp	r2, #143	@ 0x8f
 80047e0:	d101      	bne.n	80047e6 <__iar_annotation$$branch+0x4>

080047e2 <__iar_annotation$$branch>:
 80047e2:	f000 fda5 	bl	8005330 <__iar_annotation$$branch+0xb4e>
 80047e6:	e2b2      	b.n	8004d4e <__iar_annotation$$branch+0x56c>
 80047e8:	2201      	movs	r2, #1
 80047ea:	9203      	str	r2, [sp, #12]
 80047ec:	03d3      	lsls	r3, r2, #15
 80047ee:	8bea      	ldrh	r2, [r5, #30]
 80047f0:	429a      	cmp	r2, r3
 80047f2:	d100      	bne.n	80047f6 <__iar_annotation$$branch+0x14>
 80047f4:	e262      	b.n	8004cbc <__iar_annotation$$branch+0x4da>
 80047f6:	2701      	movs	r7, #1
 80047f8:	6822      	ldr	r2, [r4, #0]
 80047fa:	4010      	ands	r0, r2
 80047fc:	4338      	orrs	r0, r7
 80047fe:	6020      	str	r0, [r4, #0]
 8004800:	4303      	orrs	r3, r0
 8004802:	6023      	str	r3, [r4, #0]
 8004804:	6868      	ldr	r0, [r5, #4]
 8004806:	6800      	ldr	r0, [r0, #0]
 8004808:	0942      	lsrs	r2, r0, #5
 800480a:	403a      	ands	r2, r7
 800480c:	48c9      	ldr	r0, [pc, #804]	@ (8004b34 <__iar_annotation$$branch+0x352>)
 800480e:	4018      	ands	r0, r3
 8004810:	0352      	lsls	r2, r2, #13
 8004812:	4302      	orrs	r2, r0
 8004814:	6022      	str	r2, [r4, #0]
 8004816:	6868      	ldr	r0, [r5, #4]
 8004818:	6800      	ldr	r0, [r0, #0]
 800481a:	4001      	ands	r1, r0
 800481c:	2909      	cmp	r1, #9
 800481e:	d051      	beq.n	80048c4 <__iar_annotation$$branch+0xe2>
 8004820:	68e8      	ldr	r0, [r5, #12]
 8004822:	2800      	cmp	r0, #0
 8004824:	d04e      	beq.n	80048c4 <__iar_annotation$$branch+0xe2>
 8004826:	6803      	ldr	r3, [r0, #0]
 8004828:	2b00      	cmp	r3, #0
 800482a:	d04b      	beq.n	80048c4 <__iar_annotation$$branch+0xe2>
 800482c:	0c10      	lsrs	r0, r2, #16
 800482e:	21ff      	movs	r1, #255	@ 0xff
 8004830:	0209      	lsls	r1, r1, #8
 8004832:	4288      	cmp	r0, r1
 8004834:	d146      	bne.n	80048c4 <__iar_annotation$$branch+0xe2>
 8004836:	a90b      	add	r1, sp, #44	@ 0x2c
 8004838:	7c28      	ldrb	r0, [r5, #16]
 800483a:	4798      	blx	r3
 800483c:	2803      	cmp	r0, #3
 800483e:	d002      	beq.n	8004846 <__iar_annotation$$branch+0x64>
 8004840:	280f      	cmp	r0, #15
 8004842:	d005      	beq.n	8004850 <__iar_annotation$$branch+0x6e>
 8004844:	e03e      	b.n	80048c4 <__iar_annotation$$branch+0xe2>
 8004846:	6820      	ldr	r0, [r4, #0]
 8004848:	21c0      	movs	r1, #192	@ 0xc0
 800484a:	4301      	orrs	r1, r0
 800484c:	6021      	str	r1, [r4, #0]
 800484e:	e03e      	b.n	80048ce <__iar_annotation$$branch+0xec>
 8004850:	6820      	ldr	r0, [r4, #0]
 8004852:	4006      	ands	r6, r0
 8004854:	2040      	movs	r0, #64	@ 0x40
 8004856:	4330      	orrs	r0, r6
 8004858:	6020      	str	r0, [r4, #0]
 800485a:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 800485c:	9015      	str	r0, [sp, #84]	@ 0x54
 800485e:	980c      	ldr	r0, [sp, #48]	@ 0x30
 8004860:	9016      	str	r0, [sp, #88]	@ 0x58
 8004862:	980d      	ldr	r0, [sp, #52]	@ 0x34
 8004864:	9017      	str	r0, [sp, #92]	@ 0x5c
 8004866:	2004      	movs	r0, #4
 8004868:	9003      	str	r0, [sp, #12]
 800486a:	a80b      	add	r0, sp, #44	@ 0x2c
 800486c:	2120      	movs	r1, #32
 800486e:	5c40      	ldrb	r0, [r0, r1]
 8004870:	0841      	lsrs	r1, r0, #1
 8004872:	4239      	tst	r1, r7
 8004874:	d003      	beq.n	800487e <__iar_annotation$$branch+0x9c>
 8004876:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8004878:	9118      	str	r1, [sp, #96]	@ 0x60
 800487a:	2105      	movs	r1, #5
 800487c:	9103      	str	r1, [sp, #12]
 800487e:	08c2      	lsrs	r2, r0, #3
 8004880:	2101      	movs	r1, #1
 8004882:	4011      	ands	r1, r2
 8004884:	d008      	beq.n	8004898 <__iar_annotation$$branch+0xb6>
 8004886:	9e11      	ldr	r6, [sp, #68]	@ 0x44
 8004888:	aa14      	add	r2, sp, #80	@ 0x50
 800488a:	9b03      	ldr	r3, [sp, #12]
 800488c:	009b      	lsls	r3, r3, #2
 800488e:	50d6      	str	r6, [r2, r3]
 8004890:	9a03      	ldr	r2, [sp, #12]
 8004892:	1c52      	adds	r2, r2, #1
 8004894:	b2d2      	uxtb	r2, r2
 8004896:	9203      	str	r2, [sp, #12]
 8004898:	0900      	lsrs	r0, r0, #4
 800489a:	4238      	tst	r0, r7
 800489c:	d017      	beq.n	80048ce <__iar_annotation$$branch+0xec>
 800489e:	2900      	cmp	r1, #0
 80048a0:	d007      	beq.n	80048b2 <__iar_annotation$$branch+0xd0>
 80048a2:	2000      	movs	r0, #0
 80048a4:	a914      	add	r1, sp, #80	@ 0x50
 80048a6:	9a03      	ldr	r2, [sp, #12]
 80048a8:	0092      	lsls	r2, r2, #2
 80048aa:	5088      	str	r0, [r1, r2]
 80048ac:	9803      	ldr	r0, [sp, #12]
 80048ae:	1c40      	adds	r0, r0, #1
 80048b0:	9003      	str	r0, [sp, #12]
 80048b2:	9812      	ldr	r0, [sp, #72]	@ 0x48
 80048b4:	a914      	add	r1, sp, #80	@ 0x50
 80048b6:	9a03      	ldr	r2, [sp, #12]
 80048b8:	0092      	lsls	r2, r2, #2
 80048ba:	5088      	str	r0, [r1, r2]
 80048bc:	9803      	ldr	r0, [sp, #12]
 80048be:	1c40      	adds	r0, r0, #1
 80048c0:	9003      	str	r0, [sp, #12]
 80048c2:	e004      	b.n	80048ce <__iar_annotation$$branch+0xec>
 80048c4:	6820      	ldr	r0, [r4, #0]
 80048c6:	4006      	ands	r6, r0
 80048c8:	2080      	movs	r0, #128	@ 0x80
 80048ca:	4330      	orrs	r0, r6
 80048cc:	6020      	str	r0, [r4, #0]
 80048ce:	6820      	ldr	r0, [r4, #0]
 80048d0:	9014      	str	r0, [sp, #80]	@ 0x50
 80048d2:	2000      	movs	r0, #0
 80048d4:	9002      	str	r0, [sp, #8]
 80048d6:	2003      	movs	r0, #3
 80048d8:	9001      	str	r0, [sp, #4]
 80048da:	9803      	ldr	r0, [sp, #12]
 80048dc:	9000      	str	r0, [sp, #0]
 80048de:	ab14      	add	r3, sp, #80	@ 0x50
 80048e0:	e22f      	b.n	8004d42 <__iar_annotation$$branch+0x560>
 80048e2:	2201      	movs	r2, #1
 80048e4:	466b      	mov	r3, sp
 80048e6:	731a      	strb	r2, [r3, #12]
 80048e8:	03d2      	lsls	r2, r2, #15
 80048ea:	8beb      	ldrh	r3, [r5, #30]
 80048ec:	4293      	cmp	r3, r2
 80048ee:	d100      	bne.n	80048f2 <__iar_annotation$$branch+0x110>
 80048f0:	e1e4      	b.n	8004cbc <__iar_annotation$$branch+0x4da>
 80048f2:	6823      	ldr	r3, [r4, #0]
 80048f4:	4018      	ands	r0, r3
 80048f6:	2302      	movs	r3, #2
 80048f8:	4303      	orrs	r3, r0
 80048fa:	6023      	str	r3, [r4, #0]
 80048fc:	431a      	orrs	r2, r3
 80048fe:	6022      	str	r2, [r4, #0]
 8004900:	6868      	ldr	r0, [r5, #4]
 8004902:	6803      	ldr	r3, [r0, #0]
 8004904:	0698      	lsls	r0, r3, #26
 8004906:	0fc0      	lsrs	r0, r0, #31
 8004908:	4b8a      	ldr	r3, [pc, #552]	@ (8004b34 <__iar_annotation$$branch+0x352>)
 800490a:	4013      	ands	r3, r2
 800490c:	0340      	lsls	r0, r0, #13
 800490e:	4318      	orrs	r0, r3
 8004910:	6020      	str	r0, [r4, #0]
 8004912:	686a      	ldr	r2, [r5, #4]
 8004914:	6812      	ldr	r2, [r2, #0]
 8004916:	4011      	ands	r1, r2
 8004918:	2909      	cmp	r1, #9
 800491a:	d05f      	beq.n	80049dc <__iar_annotation$$branch+0x1fa>
 800491c:	68e9      	ldr	r1, [r5, #12]
 800491e:	684b      	ldr	r3, [r1, #4]
 8004920:	2b00      	cmp	r3, #0
 8004922:	d05b      	beq.n	80049dc <__iar_annotation$$branch+0x1fa>
 8004924:	0c00      	lsrs	r0, r0, #16
 8004926:	21ff      	movs	r1, #255	@ 0xff
 8004928:	0209      	lsls	r1, r1, #8
 800492a:	4288      	cmp	r0, r1
 800492c:	d156      	bne.n	80049dc <__iar_annotation$$branch+0x1fa>
 800492e:	4882      	ldr	r0, [pc, #520]	@ (8004b38 <__iar_annotation$$branch+0x356>)
 8004930:	182a      	adds	r2, r5, r0
 8004932:	a905      	add	r1, sp, #20
 8004934:	7c28      	ldrb	r0, [r5, #16]
 8004936:	4798      	blx	r3
 8004938:	2803      	cmp	r0, #3
 800493a:	d04b      	beq.n	80049d4 <__iar_annotation$$branch+0x1f2>
 800493c:	280f      	cmp	r0, #15
 800493e:	d14d      	bne.n	80049dc <__iar_annotation$$branch+0x1fa>
 8004940:	6820      	ldr	r0, [r4, #0]
 8004942:	4006      	ands	r6, r0
 8004944:	2040      	movs	r0, #64	@ 0x40
 8004946:	4330      	orrs	r0, r6
 8004948:	6020      	str	r0, [r4, #0]
 800494a:	211c      	movs	r1, #28
 800494c:	a806      	add	r0, sp, #24
 800494e:	f011 ff48 	bl	80167e2 <__aeabi_memclr>
 8004952:	2300      	movs	r3, #0
 8004954:	2200      	movs	r2, #0
 8004956:	a806      	add	r0, sp, #24
 8004958:	9000      	str	r0, [sp, #0]
 800495a:	e014      	b.n	8004986 <__iar_annotation$$branch+0x1a4>
 800495c:	005f      	lsls	r7, r3, #1
 800495e:	5bf6      	ldrh	r6, [r6, r7]
 8004960:	0436      	lsls	r6, r6, #16
 8004962:	430e      	orrs	r6, r1
 8004964:	6006      	str	r6, [r0, #0]
 8004966:	e00d      	b.n	8004984 <__iar_annotation$$branch+0x1a2>
 8004968:	1c52      	adds	r2, r2, #1
 800496a:	9800      	ldr	r0, [sp, #0]
 800496c:	1d00      	adds	r0, r0, #4
 800496e:	0859      	lsrs	r1, r3, #1
 8004970:	0089      	lsls	r1, r1, #2
 8004972:	1840      	adds	r0, r0, r1
 8004974:	07d9      	lsls	r1, r3, #31
 8004976:	6801      	ldr	r1, [r0, #0]
 8004978:	9e05      	ldr	r6, [sp, #20]
 800497a:	d5ef      	bpl.n	800495c <__iar_annotation$$branch+0x17a>
 800497c:	005f      	lsls	r7, r3, #1
 800497e:	5bf6      	ldrh	r6, [r6, r7]
 8004980:	4331      	orrs	r1, r6
 8004982:	6001      	str	r1, [r0, #0]
 8004984:	1c5b      	adds	r3, r3, #1
 8004986:	486d      	ldr	r0, [pc, #436]	@ (8004b3c <__iar_annotation$$branch+0x35a>)
 8004988:	1828      	adds	r0, r5, r0
 800498a:	7840      	ldrb	r0, [r0, #1]
 800498c:	4283      	cmp	r3, r0
 800498e:	d201      	bcs.n	8004994 <__iar_annotation$$branch+0x1b2>
 8004990:	2b0c      	cmp	r3, #12
 8004992:	d3e9      	bcc.n	8004968 <__iar_annotation$$branch+0x186>
 8004994:	1a80      	subs	r0, r0, r2
 8004996:	4969      	ldr	r1, [pc, #420]	@ (8004b3c <__iar_annotation$$branch+0x35a>)
 8004998:	1869      	adds	r1, r5, r1
 800499a:	7048      	strb	r0, [r1, #1]
 800499c:	b2d0      	uxtb	r0, r2
 800499e:	280c      	cmp	r0, #12
 80049a0:	d111      	bne.n	80049c6 <__iar_annotation$$branch+0x1e4>
 80049a2:	6820      	ldr	r0, [r4, #0]
 80049a4:	9006      	str	r0, [sp, #24]
 80049a6:	2000      	movs	r0, #0
 80049a8:	9002      	str	r0, [sp, #8]
 80049aa:	2077      	movs	r0, #119	@ 0x77
 80049ac:	9001      	str	r0, [sp, #4]
 80049ae:	2007      	movs	r0, #7
 80049b0:	9000      	str	r0, [sp, #0]
 80049b2:	ab06      	add	r3, sp, #24
 80049b4:	220f      	movs	r2, #15
 80049b6:	2031      	movs	r0, #49	@ 0x31
 80049b8:	5c29      	ldrb	r1, [r5, r0]
 80049ba:	0028      	movs	r0, r5
 80049bc:	f7fc ff07 	bl	80017ce <PE_Send_DataMessage>
 80049c0:	485f      	ldr	r0, [pc, #380]	@ (8004b40 <__iar_annotation$$branch+0x35e>)
 80049c2:	83e8      	strh	r0, [r5, #30]
 80049c4:	e1c3      	b.n	8004d4e <__iar_annotation$$branch+0x56c>
 80049c6:	0612      	lsls	r2, r2, #24
 80049c8:	0e50      	lsrs	r0, r2, #25
 80049ca:	1c80      	adds	r0, r0, #2
 80049cc:	4669      	mov	r1, sp
 80049ce:	7308      	strb	r0, [r1, #12]
 80049d0:	6820      	ldr	r0, [r4, #0]
 80049d2:	e008      	b.n	80049e6 <__iar_annotation$$branch+0x204>
 80049d4:	6821      	ldr	r1, [r4, #0]
 80049d6:	20c0      	movs	r0, #192	@ 0xc0
 80049d8:	4308      	orrs	r0, r1
 80049da:	e003      	b.n	80049e4 <__iar_annotation$$branch+0x202>
 80049dc:	6820      	ldr	r0, [r4, #0]
 80049de:	4006      	ands	r6, r0
 80049e0:	2080      	movs	r0, #128	@ 0x80
 80049e2:	4330      	orrs	r0, r6
 80049e4:	6020      	str	r0, [r4, #0]
 80049e6:	9006      	str	r0, [sp, #24]
 80049e8:	2000      	movs	r0, #0
 80049ea:	9002      	str	r0, [sp, #8]
 80049ec:	2003      	movs	r0, #3
 80049ee:	9001      	str	r0, [sp, #4]
 80049f0:	4668      	mov	r0, sp
 80049f2:	7b00      	ldrb	r0, [r0, #12]
 80049f4:	9000      	str	r0, [sp, #0]
 80049f6:	ab06      	add	r3, sp, #24
 80049f8:	e1a3      	b.n	8004d42 <__iar_annotation$$branch+0x560>
 80049fa:	2180      	movs	r1, #128	@ 0x80
 80049fc:	0209      	lsls	r1, r1, #8
 80049fe:	8bea      	ldrh	r2, [r5, #30]
 8004a00:	428a      	cmp	r2, r1
 8004a02:	d100      	bne.n	8004a06 <__iar_annotation$$branch+0x224>
 8004a04:	e15a      	b.n	8004cbc <__iar_annotation$$branch+0x4da>
 8004a06:	6822      	ldr	r2, [r4, #0]
 8004a08:	4010      	ands	r0, r2
 8004a0a:	2202      	movs	r2, #2
 8004a0c:	4302      	orrs	r2, r0
 8004a0e:	6022      	str	r2, [r4, #0]
 8004a10:	b292      	uxth	r2, r2
 8004a12:	20ff      	movs	r0, #255	@ 0xff
 8004a14:	0600      	lsls	r0, r0, #24
 8004a16:	4310      	orrs	r0, r2
 8004a18:	6020      	str	r0, [r4, #0]
 8004a1a:	4301      	orrs	r1, r0
 8004a1c:	6021      	str	r1, [r4, #0]
 8004a1e:	2701      	movs	r7, #1
 8004a20:	6868      	ldr	r0, [r5, #4]
 8004a22:	6800      	ldr	r0, [r0, #0]
 8004a24:	0940      	lsrs	r0, r0, #5
 8004a26:	4038      	ands	r0, r7
 8004a28:	4a42      	ldr	r2, [pc, #264]	@ (8004b34 <__iar_annotation$$branch+0x352>)
 8004a2a:	400a      	ands	r2, r1
 8004a2c:	0340      	lsls	r0, r0, #13
 8004a2e:	4310      	orrs	r0, r2
 8004a30:	6020      	str	r0, [r4, #0]
 8004a32:	4006      	ands	r6, r0
 8004a34:	2040      	movs	r0, #64	@ 0x40
 8004a36:	4330      	orrs	r0, r6
 8004a38:	6020      	str	r0, [r4, #0]
 8004a3a:	aa03      	add	r2, sp, #12
 8004a3c:	a905      	add	r1, sp, #20
 8004a3e:	7c28      	ldrb	r0, [r5, #16]
 8004a40:	68eb      	ldr	r3, [r5, #12]
 8004a42:	685b      	ldr	r3, [r3, #4]
 8004a44:	4798      	blx	r3
 8004a46:	211c      	movs	r1, #28
 8004a48:	a806      	add	r0, sp, #24
 8004a4a:	f011 feca 	bl	80167e2 <__aeabi_memclr>
 8004a4e:	2100      	movs	r1, #0
 8004a50:	2200      	movs	r2, #0
 8004a52:	a806      	add	r0, sp, #24
 8004a54:	002c      	movs	r4, r5
 8004a56:	e016      	b.n	8004a86 <__iar_annotation$$branch+0x2a4>
 8004a58:	004d      	lsls	r5, r1, #1
 8004a5a:	5b75      	ldrh	r5, [r6, r5]
 8004a5c:	042d      	lsls	r5, r5, #16
 8004a5e:	4666      	mov	r6, ip
 8004a60:	4335      	orrs	r5, r6
 8004a62:	601d      	str	r5, [r3, #0]
 8004a64:	e00e      	b.n	8004a84 <__iar_annotation$$branch+0x2a2>
 8004a66:	1c52      	adds	r2, r2, #1
 8004a68:	1d03      	adds	r3, r0, #4
 8004a6a:	084d      	lsrs	r5, r1, #1
 8004a6c:	00ad      	lsls	r5, r5, #2
 8004a6e:	195b      	adds	r3, r3, r5
 8004a70:	4239      	tst	r1, r7
 8004a72:	681e      	ldr	r6, [r3, #0]
 8004a74:	46b4      	mov	ip, r6
 8004a76:	9e05      	ldr	r6, [sp, #20]
 8004a78:	d0ee      	beq.n	8004a58 <__iar_annotation$$branch+0x276>
 8004a7a:	004d      	lsls	r5, r1, #1
 8004a7c:	5b75      	ldrh	r5, [r6, r5]
 8004a7e:	4666      	mov	r6, ip
 8004a80:	432e      	orrs	r6, r5
 8004a82:	601e      	str	r6, [r3, #0]
 8004a84:	1c49      	adds	r1, r1, #1
 8004a86:	4b2d      	ldr	r3, [pc, #180]	@ (8004b3c <__iar_annotation$$branch+0x35a>)
 8004a88:	18e3      	adds	r3, r4, r3
 8004a8a:	785b      	ldrb	r3, [r3, #1]
 8004a8c:	4299      	cmp	r1, r3
 8004a8e:	d201      	bcs.n	8004a94 <__iar_annotation$$branch+0x2b2>
 8004a90:	290c      	cmp	r1, #12
 8004a92:	d3e8      	bcc.n	8004a66 <__iar_annotation$$branch+0x284>
 8004a94:	1a98      	subs	r0, r3, r2
 8004a96:	4929      	ldr	r1, [pc, #164]	@ (8004b3c <__iar_annotation$$branch+0x35a>)
 8004a98:	1861      	adds	r1, r4, r1
 8004a9a:	7048      	strb	r0, [r1, #1]
 8004a9c:	b2d0      	uxtb	r0, r2
 8004a9e:	280c      	cmp	r0, #12
 8004aa0:	d10f      	bne.n	8004ac2 <__iar_annotation$$branch+0x2e0>
 8004aa2:	2000      	movs	r0, #0
 8004aa4:	9002      	str	r0, [sp, #8]
 8004aa6:	2077      	movs	r0, #119	@ 0x77
 8004aa8:	9001      	str	r0, [sp, #4]
 8004aaa:	2007      	movs	r0, #7
 8004aac:	9000      	str	r0, [sp, #0]
 8004aae:	ab06      	add	r3, sp, #24
 8004ab0:	220f      	movs	r2, #15
 8004ab2:	2031      	movs	r0, #49	@ 0x31
 8004ab4:	5c21      	ldrb	r1, [r4, r0]
 8004ab6:	0020      	movs	r0, r4
 8004ab8:	f7fc fe89 	bl	80017ce <PE_Send_DataMessage>
 8004abc:	4820      	ldr	r0, [pc, #128]	@ (8004b40 <__iar_annotation$$branch+0x35e>)
 8004abe:	83e0      	strh	r0, [r4, #30]
 8004ac0:	e145      	b.n	8004d4e <__iar_annotation$$branch+0x56c>
 8004ac2:	2000      	movs	r0, #0
 8004ac4:	9002      	str	r0, [sp, #8]
 8004ac6:	2003      	movs	r0, #3
 8004ac8:	9001      	str	r0, [sp, #4]
 8004aca:	0610      	lsls	r0, r2, #24
 8004acc:	0e40      	lsrs	r0, r0, #25
 8004ace:	1c80      	adds	r0, r0, #2
 8004ad0:	b2c0      	uxtb	r0, r0
 8004ad2:	9000      	str	r0, [sp, #0]
 8004ad4:	ab06      	add	r3, sp, #24
 8004ad6:	220f      	movs	r2, #15
 8004ad8:	2031      	movs	r0, #49	@ 0x31
 8004ada:	5c21      	ldrb	r1, [r4, r0]
 8004adc:	0020      	movs	r0, r4
 8004ade:	e134      	b.n	8004d4a <__iar_annotation$$branch+0x568>
 8004ae0:	2201      	movs	r2, #1
 8004ae2:	9206      	str	r2, [sp, #24]
 8004ae4:	03d2      	lsls	r2, r2, #15
 8004ae6:	8beb      	ldrh	r3, [r5, #30]
 8004ae8:	4293      	cmp	r3, r2
 8004aea:	d100      	bne.n	8004aee <__iar_annotation$$branch+0x30c>
 8004aec:	e3c1      	b.n	8005272 <__iar_annotation$$branch+0xa90>
 8004aee:	6823      	ldr	r3, [r4, #0]
 8004af0:	4018      	ands	r0, r3
 8004af2:	2303      	movs	r3, #3
 8004af4:	4303      	orrs	r3, r0
 8004af6:	6023      	str	r3, [r4, #0]
 8004af8:	431a      	orrs	r2, r3
 8004afa:	6022      	str	r2, [r4, #0]
 8004afc:	6868      	ldr	r0, [r5, #4]
 8004afe:	6803      	ldr	r3, [r0, #0]
 8004b00:	0698      	lsls	r0, r3, #26
 8004b02:	0fc0      	lsrs	r0, r0, #31
 8004b04:	4b0b      	ldr	r3, [pc, #44]	@ (8004b34 <__iar_annotation$$branch+0x352>)
 8004b06:	4013      	ands	r3, r2
 8004b08:	0340      	lsls	r0, r0, #13
 8004b0a:	4318      	orrs	r0, r3
 8004b0c:	6020      	str	r0, [r4, #0]
 8004b0e:	686a      	ldr	r2, [r5, #4]
 8004b10:	6812      	ldr	r2, [r2, #0]
 8004b12:	4011      	ands	r1, r2
 8004b14:	2909      	cmp	r1, #9
 8004b16:	d037      	beq.n	8004b88 <__iar_annotation$$branch+0x3a6>
 8004b18:	68e9      	ldr	r1, [r5, #12]
 8004b1a:	688f      	ldr	r7, [r1, #8]
 8004b1c:	2f00      	cmp	r7, #0
 8004b1e:	d033      	beq.n	8004b88 <__iar_annotation$$branch+0x3a6>
 8004b20:	ab03      	add	r3, sp, #12
 8004b22:	aa05      	add	r2, sp, #20
 8004b24:	0c01      	lsrs	r1, r0, #16
 8004b26:	7c28      	ldrb	r0, [r5, #16]
 8004b28:	47b8      	blx	r7
 8004b2a:	2803      	cmp	r0, #3
 8004b2c:	d00a      	beq.n	8004b44 <__iar_annotation$$branch+0x362>
 8004b2e:	280f      	cmp	r0, #15
 8004b30:	d00d      	beq.n	8004b4e <__iar_annotation$$branch+0x36c>
 8004b32:	e029      	b.n	8004b88 <__iar_annotation$$branch+0x3a6>
 8004b34:	ffff9fff 	.word	0xffff9fff
 8004b38:	000004ad 	.word	0x000004ad
 8004b3c:	000004ac 	.word	0x000004ac
 8004b40:	0000800f 	.word	0x0000800f
 8004b44:	6820      	ldr	r0, [r4, #0]
 8004b46:	21c0      	movs	r1, #192	@ 0xc0
 8004b48:	4301      	orrs	r1, r0
 8004b4a:	6021      	str	r1, [r4, #0]
 8004b4c:	e023      	b.n	8004b96 <__iar_annotation$$branch+0x3b4>
 8004b4e:	4668      	mov	r0, sp
 8004b50:	7b00      	ldrb	r0, [r0, #12]
 8004b52:	2800      	cmp	r0, #0
 8004b54:	d018      	beq.n	8004b88 <__iar_annotation$$branch+0x3a6>
 8004b56:	4668      	mov	r0, sp
 8004b58:	7b02      	ldrb	r2, [r0, #12]
 8004b5a:	2a07      	cmp	r2, #7
 8004b5c:	d214      	bcs.n	8004b88 <__iar_annotation$$branch+0x3a6>
 8004b5e:	6820      	ldr	r0, [r4, #0]
 8004b60:	4006      	ands	r6, r0
 8004b62:	2040      	movs	r0, #64	@ 0x40
 8004b64:	4330      	orrs	r0, r6
 8004b66:	6020      	str	r0, [r4, #0]
 8004b68:	2300      	movs	r3, #0
 8004b6a:	9806      	ldr	r0, [sp, #24]
 8004b6c:	4293      	cmp	r3, r2
 8004b6e:	d211      	bcs.n	8004b94 <__iar_annotation$$branch+0x3b2>
 8004b70:	9905      	ldr	r1, [sp, #20]
 8004b72:	6809      	ldr	r1, [r1, #0]
 8004b74:	ae07      	add	r6, sp, #28
 8004b76:	1d36      	adds	r6, r6, #4
 8004b78:	009f      	lsls	r7, r3, #2
 8004b7a:	51f1      	str	r1, [r6, r7]
 8004b7c:	9905      	ldr	r1, [sp, #20]
 8004b7e:	1d09      	adds	r1, r1, #4
 8004b80:	9105      	str	r1, [sp, #20]
 8004b82:	1c40      	adds	r0, r0, #1
 8004b84:	1c5b      	adds	r3, r3, #1
 8004b86:	e7f1      	b.n	8004b6c <__iar_annotation$$branch+0x38a>
 8004b88:	6820      	ldr	r0, [r4, #0]
 8004b8a:	4006      	ands	r6, r0
 8004b8c:	2080      	movs	r0, #128	@ 0x80
 8004b8e:	4330      	orrs	r0, r6
 8004b90:	6020      	str	r0, [r4, #0]
 8004b92:	e000      	b.n	8004b96 <__iar_annotation$$branch+0x3b4>
 8004b94:	9006      	str	r0, [sp, #24]
 8004b96:	6820      	ldr	r0, [r4, #0]
 8004b98:	9007      	str	r0, [sp, #28]
 8004b9a:	2000      	movs	r0, #0
 8004b9c:	9002      	str	r0, [sp, #8]
 8004b9e:	2003      	movs	r0, #3
 8004ba0:	9001      	str	r0, [sp, #4]
 8004ba2:	9806      	ldr	r0, [sp, #24]
 8004ba4:	9000      	str	r0, [sp, #0]
 8004ba6:	ab07      	add	r3, sp, #28
 8004ba8:	e0cb      	b.n	8004d42 <__iar_annotation$$branch+0x560>
 8004baa:	2180      	movs	r1, #128	@ 0x80
 8004bac:	0209      	lsls	r1, r1, #8
 8004bae:	8bea      	ldrh	r2, [r5, #30]
 8004bb0:	428a      	cmp	r2, r1
 8004bb2:	d100      	bne.n	8004bb6 <__iar_annotation$$branch+0x3d4>
 8004bb4:	e35d      	b.n	8005272 <__iar_annotation$$branch+0xa90>
 8004bb6:	6822      	ldr	r2, [r4, #0]
 8004bb8:	4010      	ands	r0, r2
 8004bba:	2204      	movs	r2, #4
 8004bbc:	4302      	orrs	r2, r0
 8004bbe:	6022      	str	r2, [r4, #0]
 8004bc0:	4311      	orrs	r1, r2
 8004bc2:	6021      	str	r1, [r4, #0]
 8004bc4:	2001      	movs	r0, #1
 8004bc6:	686a      	ldr	r2, [r5, #4]
 8004bc8:	6812      	ldr	r2, [r2, #0]
 8004bca:	0952      	lsrs	r2, r2, #5
 8004bcc:	4002      	ands	r2, r0
 8004bce:	4ba6      	ldr	r3, [pc, #664]	@ (8004e68 <__iar_annotation$$branch+0x686>)
 8004bd0:	400b      	ands	r3, r1
 8004bd2:	0351      	lsls	r1, r2, #13
 8004bd4:	4319      	orrs	r1, r3
 8004bd6:	6021      	str	r1, [r4, #0]
 8004bd8:	686a      	ldr	r2, [r5, #4]
 8004bda:	6812      	ldr	r2, [r2, #0]
 8004bdc:	08d2      	lsrs	r2, r2, #3
 8004bde:	4010      	ands	r0, r2
 8004be0:	d152      	bne.n	8004c88 <__iar_annotation$$branch+0x4a6>
 8004be2:	68e8      	ldr	r0, [r5, #12]
 8004be4:	68c3      	ldr	r3, [r0, #12]
 8004be6:	2b00      	cmp	r3, #0
 8004be8:	d04e      	beq.n	8004c88 <__iar_annotation$$branch+0x4a6>
 8004bea:	2707      	movs	r7, #7
 8004bec:	0a0a      	lsrs	r2, r1, #8
 8004bee:	403a      	ands	r2, r7
 8004bf0:	0c09      	lsrs	r1, r1, #16
 8004bf2:	7c28      	ldrb	r0, [r5, #16]
 8004bf4:	4798      	blx	r3
 8004bf6:	2803      	cmp	r0, #3
 8004bf8:	d041      	beq.n	8004c7e <__iar_annotation$$branch+0x49c>
 8004bfa:	280f      	cmp	r0, #15
 8004bfc:	d144      	bne.n	8004c88 <__iar_annotation$$branch+0x4a6>
 8004bfe:	6820      	ldr	r0, [r4, #0]
 8004c00:	4006      	ands	r6, r0
 8004c02:	2040      	movs	r0, #64	@ 0x40
 8004c04:	4330      	orrs	r0, r6
 8004c06:	6020      	str	r0, [r4, #0]
 8004c08:	0a00      	lsrs	r0, r0, #8
 8004c0a:	4007      	ands	r7, r0
 8004c0c:	6968      	ldr	r0, [r5, #20]
 8004c0e:	4940      	ldr	r1, [pc, #256]	@ (8004d10 <__iar_annotation$$branch+0x52e>)
 8004c10:	4001      	ands	r1, r0
 8004c12:	01b8      	lsls	r0, r7, #6
 8004c14:	4308      	orrs	r0, r1
 8004c16:	6168      	str	r0, [r5, #20]
 8004c18:	e03b      	b.n	8004c92 <__iar_annotation$$branch+0x4b0>
 8004c1a:	2180      	movs	r1, #128	@ 0x80
 8004c1c:	0209      	lsls	r1, r1, #8
 8004c1e:	8bea      	ldrh	r2, [r5, #30]
 8004c20:	428a      	cmp	r2, r1
 8004c22:	d04b      	beq.n	8004cbc <__iar_annotation$$branch+0x4da>
 8004c24:	6822      	ldr	r2, [r4, #0]
 8004c26:	4010      	ands	r0, r2
 8004c28:	2205      	movs	r2, #5
 8004c2a:	4302      	orrs	r2, r0
 8004c2c:	6022      	str	r2, [r4, #0]
 8004c2e:	4311      	orrs	r1, r2
 8004c30:	6021      	str	r1, [r4, #0]
 8004c32:	2001      	movs	r0, #1
 8004c34:	686a      	ldr	r2, [r5, #4]
 8004c36:	6812      	ldr	r2, [r2, #0]
 8004c38:	0952      	lsrs	r2, r2, #5
 8004c3a:	4002      	ands	r2, r0
 8004c3c:	4b8a      	ldr	r3, [pc, #552]	@ (8004e68 <__iar_annotation$$branch+0x686>)
 8004c3e:	400b      	ands	r3, r1
 8004c40:	0351      	lsls	r1, r2, #13
 8004c42:	4319      	orrs	r1, r3
 8004c44:	6021      	str	r1, [r4, #0]
 8004c46:	686a      	ldr	r2, [r5, #4]
 8004c48:	6812      	ldr	r2, [r2, #0]
 8004c4a:	08d2      	lsrs	r2, r2, #3
 8004c4c:	4010      	ands	r0, r2
 8004c4e:	d11b      	bne.n	8004c88 <__iar_annotation$$branch+0x4a6>
 8004c50:	68e8      	ldr	r0, [r5, #12]
 8004c52:	6903      	ldr	r3, [r0, #16]
 8004c54:	2b00      	cmp	r3, #0
 8004c56:	d017      	beq.n	8004c88 <__iar_annotation$$branch+0x4a6>
 8004c58:	0548      	lsls	r0, r1, #21
 8004c5a:	0f42      	lsrs	r2, r0, #29
 8004c5c:	0c09      	lsrs	r1, r1, #16
 8004c5e:	7c28      	ldrb	r0, [r5, #16]
 8004c60:	4798      	blx	r3
 8004c62:	2803      	cmp	r0, #3
 8004c64:	d00b      	beq.n	8004c7e <__iar_annotation$$branch+0x49c>
 8004c66:	280f      	cmp	r0, #15
 8004c68:	d10e      	bne.n	8004c88 <__iar_annotation$$branch+0x4a6>
 8004c6a:	6820      	ldr	r0, [r4, #0]
 8004c6c:	4006      	ands	r6, r0
 8004c6e:	2040      	movs	r0, #64	@ 0x40
 8004c70:	4330      	orrs	r0, r6
 8004c72:	6020      	str	r0, [r4, #0]
 8004c74:	6968      	ldr	r0, [r5, #20]
 8004c76:	4926      	ldr	r1, [pc, #152]	@ (8004d10 <__iar_annotation$$branch+0x52e>)
 8004c78:	4001      	ands	r1, r0
 8004c7a:	6169      	str	r1, [r5, #20]
 8004c7c:	e009      	b.n	8004c92 <__iar_annotation$$branch+0x4b0>
 8004c7e:	6820      	ldr	r0, [r4, #0]
 8004c80:	21c0      	movs	r1, #192	@ 0xc0
 8004c82:	4301      	orrs	r1, r0
 8004c84:	6021      	str	r1, [r4, #0]
 8004c86:	e004      	b.n	8004c92 <__iar_annotation$$branch+0x4b0>
 8004c88:	6820      	ldr	r0, [r4, #0]
 8004c8a:	4006      	ands	r6, r0
 8004c8c:	2080      	movs	r0, #128	@ 0x80
 8004c8e:	4330      	orrs	r0, r6
 8004c90:	6020      	str	r0, [r4, #0]
 8004c92:	2000      	movs	r0, #0
 8004c94:	9002      	str	r0, [sp, #8]
 8004c96:	2003      	movs	r0, #3
 8004c98:	9001      	str	r0, [sp, #4]
 8004c9a:	2001      	movs	r0, #1
 8004c9c:	9000      	str	r0, [sp, #0]
 8004c9e:	0023      	movs	r3, r4
 8004ca0:	220f      	movs	r2, #15
 8004ca2:	2031      	movs	r0, #49	@ 0x31
 8004ca4:	5c29      	ldrb	r1, [r5, r0]
 8004ca6:	0028      	movs	r0, r5
 8004ca8:	f7fc fd91 	bl	80017ce <PE_Send_DataMessage>
 8004cac:	e04f      	b.n	8004d4e <__iar_annotation$$branch+0x56c>
 8004cae:	2001      	movs	r0, #1
 8004cb0:	4669      	mov	r1, sp
 8004cb2:	7308      	strb	r0, [r1, #12]
 8004cb4:	8be8      	ldrh	r0, [r5, #30]
 8004cb6:	2180      	movs	r1, #128	@ 0x80
 8004cb8:	0209      	lsls	r1, r1, #8
 8004cba:	4288      	cmp	r0, r1
 8004cbc:	d100      	bne.n	8004cc0 <__iar_annotation$$branch+0x4de>
 8004cbe:	e3ab      	b.n	8005418 <__iar_annotation$$branch+0xc36>
 8004cc0:	68e8      	ldr	r0, [r5, #12]
 8004cc2:	6b47      	ldr	r7, [r0, #52]	@ 0x34
 8004cc4:	2f00      	cmp	r7, #0
 8004cc6:	d02a      	beq.n	8004d1e <__iar_annotation$$branch+0x53c>
 8004cc8:	4868      	ldr	r0, [pc, #416]	@ (8004e6c <__iar_annotation$$branch+0x68a>)
 8004cca:	182b      	adds	r3, r5, r0
 8004ccc:	3018      	adds	r0, #24
 8004cce:	182a      	adds	r2, r5, r0
 8004cd0:	7820      	ldrb	r0, [r4, #0]
 8004cd2:	06c1      	lsls	r1, r0, #27
 8004cd4:	0ec9      	lsrs	r1, r1, #27
 8004cd6:	7c28      	ldrb	r0, [r5, #16]
 8004cd8:	47b8      	blx	r7
 8004cda:	2803      	cmp	r0, #3
 8004cdc:	d01a      	beq.n	8004d14 <__iar_annotation$$branch+0x532>
 8004cde:	280f      	cmp	r0, #15
 8004ce0:	d11d      	bne.n	8004d1e <__iar_annotation$$branch+0x53c>
 8004ce2:	6820      	ldr	r0, [r4, #0]
 8004ce4:	4006      	ands	r6, r0
 8004ce6:	2040      	movs	r0, #64	@ 0x40
 8004ce8:	4330      	orrs	r0, r6
 8004cea:	6020      	str	r0, [r4, #0]
 8004cec:	2200      	movs	r2, #0
 8004cee:	4668      	mov	r0, sp
 8004cf0:	7b00      	ldrb	r0, [r0, #12]
 8004cf2:	495f      	ldr	r1, [pc, #380]	@ (8004e70 <__iar_annotation$$branch+0x68e>)
 8004cf4:	5c69      	ldrb	r1, [r5, r1]
 8004cf6:	428a      	cmp	r2, r1
 8004cf8:	d217      	bcs.n	8004d2a <__iar_annotation$$branch+0x548>
 8004cfa:	0091      	lsls	r1, r2, #2
 8004cfc:	4b5b      	ldr	r3, [pc, #364]	@ (8004e6c <__iar_annotation$$branch+0x68a>)
 8004cfe:	18eb      	adds	r3, r5, r3
 8004d00:	585b      	ldr	r3, [r3, r1]
 8004d02:	ae05      	add	r6, sp, #20
 8004d04:	1d36      	adds	r6, r6, #4
 8004d06:	5073      	str	r3, [r6, r1]
 8004d08:	1c40      	adds	r0, r0, #1
 8004d0a:	1c52      	adds	r2, r2, #1
 8004d0c:	e7f1      	b.n	8004cf2 <__iar_annotation$$branch+0x510>
 8004d0e:	bf00      	nop
 8004d10:	fffffe3f 	.word	0xfffffe3f
 8004d14:	6820      	ldr	r0, [r4, #0]
 8004d16:	21c0      	movs	r1, #192	@ 0xc0
 8004d18:	4301      	orrs	r1, r0
 8004d1a:	6021      	str	r1, [r4, #0]
 8004d1c:	e007      	b.n	8004d2e <__iar_annotation$$branch+0x54c>
 8004d1e:	6820      	ldr	r0, [r4, #0]
 8004d20:	4006      	ands	r6, r0
 8004d22:	2080      	movs	r0, #128	@ 0x80
 8004d24:	4330      	orrs	r0, r6
 8004d26:	6020      	str	r0, [r4, #0]
 8004d28:	e001      	b.n	8004d2e <__iar_annotation$$branch+0x54c>
 8004d2a:	4669      	mov	r1, sp
 8004d2c:	7308      	strb	r0, [r1, #12]
 8004d2e:	6820      	ldr	r0, [r4, #0]
 8004d30:	9005      	str	r0, [sp, #20]
 8004d32:	2000      	movs	r0, #0
 8004d34:	9002      	str	r0, [sp, #8]
 8004d36:	2003      	movs	r0, #3
 8004d38:	9001      	str	r0, [sp, #4]
 8004d3a:	4668      	mov	r0, sp
 8004d3c:	7b00      	ldrb	r0, [r0, #12]
 8004d3e:	9000      	str	r0, [sp, #0]
 8004d40:	ab05      	add	r3, sp, #20
 8004d42:	220f      	movs	r2, #15
 8004d44:	2031      	movs	r0, #49	@ 0x31
 8004d46:	5c29      	ldrb	r1, [r5, r0]
 8004d48:	0028      	movs	r0, r5
 8004d4a:	f7fc fd40 	bl	80017ce <PE_Send_DataMessage>
 8004d4e:	e3b9      	b.n	80054c4 <__iar_annotation$$branch+0xce2>
 8004d50:	2101      	movs	r1, #1
 8004d52:	6822      	ldr	r2, [r4, #0]
 8004d54:	4010      	ands	r0, r2
 8004d56:	4308      	orrs	r0, r1
 8004d58:	6020      	str	r0, [r4, #0]
 8004d5a:	03ca      	lsls	r2, r1, #15
 8004d5c:	4302      	orrs	r2, r0
 8004d5e:	6022      	str	r2, [r4, #0]
 8004d60:	6868      	ldr	r0, [r5, #4]
 8004d62:	6800      	ldr	r0, [r0, #0]
 8004d64:	0943      	lsrs	r3, r0, #5
 8004d66:	400b      	ands	r3, r1
 8004d68:	483f      	ldr	r0, [pc, #252]	@ (8004e68 <__iar_annotation$$branch+0x686>)
 8004d6a:	4010      	ands	r0, r2
 8004d6c:	035a      	lsls	r2, r3, #13
 8004d6e:	4302      	orrs	r2, r0
 8004d70:	6022      	str	r2, [r4, #0]
 8004d72:	48bf      	ldr	r0, [pc, #764]	@ (8005070 <__iar_annotation$$branch+0x88e>)
 8004d74:	4010      	ands	r0, r2
 8004d76:	6020      	str	r0, [r4, #0]
 8004d78:	4006      	ands	r6, r0
 8004d7a:	6026      	str	r6, [r4, #0]
 8004d7c:	b2b0      	uxth	r0, r6
 8004d7e:	22ff      	movs	r2, #255	@ 0xff
 8004d80:	0612      	lsls	r2, r2, #24
 8004d82:	4302      	orrs	r2, r0
 8004d84:	6022      	str	r2, [r4, #0]
 8004d86:	6868      	ldr	r0, [r5, #4]
 8004d88:	6800      	ldr	r0, [r0, #0]
 8004d8a:	0880      	lsrs	r0, r0, #2
 8004d8c:	4001      	ands	r1, r0
 8004d8e:	d003      	beq.n	8004d98 <__iar_annotation$$branch+0x5b6>
 8004d90:	6968      	ldr	r0, [r5, #20]
 8004d92:	0741      	lsls	r1, r0, #29
 8004d94:	0fc8      	lsrs	r0, r1, #31
 8004d96:	e000      	b.n	8004d9a <__iar_annotation$$branch+0x5b8>
 8004d98:	2002      	movs	r0, #2
 8004d9a:	9002      	str	r0, [sp, #8]
 8004d9c:	2087      	movs	r0, #135	@ 0x87
 8004d9e:	9001      	str	r0, [sp, #4]
 8004da0:	2001      	movs	r0, #1
 8004da2:	9000      	str	r0, [sp, #0]
 8004da4:	0023      	movs	r3, r4
 8004da6:	220f      	movs	r2, #15
 8004da8:	2031      	movs	r0, #49	@ 0x31
 8004daa:	5c29      	ldrb	r1, [r5, r0]
 8004dac:	0028      	movs	r0, r5
 8004dae:	f7fc fd0e 	bl	80017ce <PE_Send_DataMessage>
 8004db2:	2800      	cmp	r0, #0
 8004db4:	d1cb      	bne.n	8004d4e <__iar_annotation$$branch+0x56c>
 8004db6:	2050      	movs	r0, #80	@ 0x50
 8004db8:	e0e8      	b.n	8004f8c <__iar_annotation$$branch+0x7aa>
 8004dba:	2031      	movs	r0, #49	@ 0x31
 8004dbc:	5c28      	ldrb	r0, [r5, r0]
 8004dbe:	f7fb ff37 	bl	8000c30 <PE_Convert_SOPRxEvent>
 8004dc2:	991c      	ldr	r1, [sp, #112]	@ 0x70
 8004dc4:	7809      	ldrb	r1, [r1, #0]
 8004dc6:	4281      	cmp	r1, r0
 8004dc8:	d000      	beq.n	8004dcc <__iar_annotation$$branch+0x5ea>
 8004dca:	e245      	b.n	8005258 <__iar_annotation$$branch+0xa76>
 8004dcc:	8ea8      	ldrh	r0, [r5, #52]	@ 0x34
 8004dce:	0bc2      	lsrs	r2, r0, #15
 8004dd0:	d176      	bne.n	8004ec0 <__iar_annotation$$branch+0x6de>
 8004dd2:	0b02      	lsrs	r2, r0, #12
 8004dd4:	0752      	lsls	r2, r2, #29
 8004dd6:	d012      	beq.n	8004dfe <__iar_annotation$$branch+0x61c>
 8004dd8:	06c0      	lsls	r0, r0, #27
 8004dda:	0ec0      	lsrs	r0, r0, #27
 8004ddc:	280f      	cmp	r0, #15
 8004dde:	d16f      	bne.n	8004ec0 <__iar_annotation$$branch+0x6de>
 8004de0:	2914      	cmp	r1, #20
 8004de2:	d005      	beq.n	8004df0 <__iar_annotation$$branch+0x60e>
 8004de4:	2014      	movs	r0, #20
 8004de6:	991c      	ldr	r1, [sp, #112]	@ 0x70
 8004de8:	7008      	strb	r0, [r1, #0]
 8004dea:	0028      	movs	r0, r5
 8004dec:	f7fb fee7 	bl	8000bbe <PE_Clear_RxEvent>
 8004df0:	6ba8      	ldr	r0, [r5, #56]	@ 0x38
 8004df2:	7881      	ldrb	r1, [r0, #2]
 8004df4:	06ca      	lsls	r2, r1, #27
 8004df6:	0ed2      	lsrs	r2, r2, #27
 8004df8:	2a01      	cmp	r2, #1
 8004dfa:	d161      	bne.n	8004ec0 <__iar_annotation$$branch+0x6de>
 8004dfc:	098c      	lsrs	r4, r1, #6
 8004dfe:	d100      	bne.n	8004e02 <__iar_annotation$$branch+0x620>
 8004e00:	e22a      	b.n	8005258 <__iar_annotation$$branch+0xa76>
 8004e02:	68e9      	ldr	r1, [r5, #12]
 8004e04:	6949      	ldr	r1, [r1, #20]
 8004e06:	2900      	cmp	r1, #0
 8004e08:	d100      	bne.n	8004e0c <__iar_annotation$$branch+0x62a>
 8004e0a:	e2e3      	b.n	80053d4 <__iar_annotation$$branch+0xbf2>
 8004e0c:	2103      	movs	r1, #3
 8004e0e:	4021      	ands	r1, r4
 8004e10:	2901      	cmp	r1, #1
 8004e12:	d000      	beq.n	8004e16 <__iar_annotation$$branch+0x634>
 8004e14:	e2de      	b.n	80053d4 <__iar_annotation$$branch+0xbf2>
 8004e16:	aa0b      	add	r2, sp, #44	@ 0x2c
 8004e18:	1d81      	adds	r1, r0, #6
 8004e1a:	7c28      	ldrb	r0, [r5, #16]
 8004e1c:	f000 fc04 	bl	8005628 <PE_SVDM_CheckIdentity>
 8004e20:	2800      	cmp	r0, #0
 8004e22:	d108      	bne.n	8004e36 <__iar_annotation$$branch+0x654>
 8004e24:	ab0b      	add	r3, sp, #44	@ 0x2c
 8004e26:	2201      	movs	r2, #1
 8004e28:	2100      	movs	r1, #0
 8004e2a:	7c28      	ldrb	r0, [r5, #16]
 8004e2c:	68ec      	ldr	r4, [r5, #12]
 8004e2e:	6964      	ldr	r4, [r4, #20]
 8004e30:	47a0      	blx	r4
 8004e32:	2151      	movs	r1, #81	@ 0x51
 8004e34:	e0ec      	b.n	8005010 <__iar_annotation$$branch+0x82e>
 8004e36:	211b      	movs	r1, #27
 8004e38:	e0ea      	b.n	8005010 <__iar_annotation$$branch+0x82e>
 8004e3a:	6821      	ldr	r1, [r4, #0]
 8004e3c:	400e      	ands	r6, r1
 8004e3e:	6026      	str	r6, [r4, #0]
 8004e40:	2102      	movs	r1, #2
 8004e42:	4030      	ands	r0, r6
 8004e44:	4308      	orrs	r0, r1
 8004e46:	6020      	str	r0, [r4, #0]
 8004e48:	b280      	uxth	r0, r0
 8004e4a:	22ff      	movs	r2, #255	@ 0xff
 8004e4c:	0612      	lsls	r2, r2, #24
 8004e4e:	4302      	orrs	r2, r0
 8004e50:	6022      	str	r2, [r4, #0]
 8004e52:	0388      	lsls	r0, r1, #14
 8004e54:	4310      	orrs	r0, r2
 8004e56:	6020      	str	r0, [r4, #0]
 8004e58:	2201      	movs	r2, #1
 8004e5a:	686b      	ldr	r3, [r5, #4]
 8004e5c:	681b      	ldr	r3, [r3, #0]
 8004e5e:	095e      	lsrs	r6, r3, #5
 8004e60:	4016      	ands	r6, r2
 8004e62:	4b01      	ldr	r3, [pc, #4]	@ (8004e68 <__iar_annotation$$branch+0x686>)
 8004e64:	e006      	b.n	8004e74 <__iar_annotation$$branch+0x692>
 8004e66:	bf00      	nop
 8004e68:	ffff9fff 	.word	0xffff9fff
 8004e6c:	00000494 	.word	0x00000494
 8004e70:	000004ac 	.word	0x000004ac
 8004e74:	4003      	ands	r3, r0
 8004e76:	0370      	lsls	r0, r6, #13
 8004e78:	4318      	orrs	r0, r3
 8004e7a:	6020      	str	r0, [r4, #0]
 8004e7c:	4b7c      	ldr	r3, [pc, #496]	@ (8005070 <__iar_annotation$$branch+0x88e>)
 8004e7e:	4003      	ands	r3, r0
 8004e80:	6023      	str	r3, [r4, #0]
 8004e82:	6868      	ldr	r0, [r5, #4]
 8004e84:	6800      	ldr	r0, [r0, #0]
 8004e86:	0880      	lsrs	r0, r0, #2
 8004e88:	4002      	ands	r2, r0
 8004e8a:	d002      	beq.n	8004e92 <__iar_annotation$$branch+0x6b0>
 8004e8c:	6968      	ldr	r0, [r5, #20]
 8004e8e:	0740      	lsls	r0, r0, #29
 8004e90:	0fc1      	lsrs	r1, r0, #31
 8004e92:	9102      	str	r1, [sp, #8]
 8004e94:	2089      	movs	r0, #137	@ 0x89
 8004e96:	9001      	str	r0, [sp, #4]
 8004e98:	2001      	movs	r0, #1
 8004e9a:	9000      	str	r0, [sp, #0]
 8004e9c:	0023      	movs	r3, r4
 8004e9e:	220f      	movs	r2, #15
 8004ea0:	2031      	movs	r0, #49	@ 0x31
 8004ea2:	5c29      	ldrb	r1, [r5, r0]
 8004ea4:	0028      	movs	r0, r5
 8004ea6:	f7fc fc92 	bl	80017ce <PE_Send_DataMessage>
 8004eaa:	2800      	cmp	r0, #0
 8004eac:	d172      	bne.n	8004f94 <__iar_annotation$$branch+0x7b2>
 8004eae:	2052      	movs	r0, #82	@ 0x52
 8004eb0:	e06c      	b.n	8004f8c <__iar_annotation$$branch+0x7aa>
 8004eb2:	2031      	movs	r0, #49	@ 0x31
 8004eb4:	5c28      	ldrb	r0, [r5, r0]
 8004eb6:	f7fb febb 	bl	8000c30 <PE_Convert_SOPRxEvent>
 8004eba:	991c      	ldr	r1, [sp, #112]	@ 0x70
 8004ebc:	7809      	ldrb	r1, [r1, #0]
 8004ebe:	4281      	cmp	r1, r0
 8004ec0:	d000      	beq.n	8004ec4 <__iar_annotation$$branch+0x6e2>
 8004ec2:	e1c9      	b.n	8005258 <__iar_annotation$$branch+0xa76>
 8004ec4:	8ea8      	ldrh	r0, [r5, #52]	@ 0x34
 8004ec6:	0bc2      	lsrs	r2, r0, #15
 8004ec8:	d1fa      	bne.n	8004ec0 <__iar_annotation$$branch+0x6de>
 8004eca:	0b02      	lsrs	r2, r0, #12
 8004ecc:	0752      	lsls	r2, r2, #29
 8004ece:	d06f      	beq.n	8004fb0 <__iar_annotation$$branch+0x7ce>
 8004ed0:	06c0      	lsls	r0, r0, #27
 8004ed2:	0ec0      	lsrs	r0, r0, #27
 8004ed4:	280f      	cmp	r0, #15
 8004ed6:	d1f3      	bne.n	8004ec0 <__iar_annotation$$branch+0x6de>
 8004ed8:	2914      	cmp	r1, #20
 8004eda:	d005      	beq.n	8004ee8 <__iar_annotation$$branch+0x706>
 8004edc:	2014      	movs	r0, #20
 8004ede:	991c      	ldr	r1, [sp, #112]	@ 0x70
 8004ee0:	7008      	strb	r0, [r1, #0]
 8004ee2:	0028      	movs	r0, r5
 8004ee4:	f7fb fe6b 	bl	8000bbe <PE_Clear_RxEvent>
 8004ee8:	6ba8      	ldr	r0, [r5, #56]	@ 0x38
 8004eea:	7881      	ldrb	r1, [r0, #2]
 8004eec:	06ca      	lsls	r2, r1, #27
 8004eee:	0ed2      	lsrs	r2, r2, #27
 8004ef0:	2a02      	cmp	r2, #2
 8004ef2:	d1e5      	bne.n	8004ec0 <__iar_annotation$$branch+0x6de>
 8004ef4:	060c      	lsls	r4, r1, #24
 8004ef6:	d05b      	beq.n	8004fb0 <__iar_annotation$$branch+0x7ce>
 8004ef8:	68e9      	ldr	r1, [r5, #12]
 8004efa:	6989      	ldr	r1, [r1, #24]
 8004efc:	2900      	cmp	r1, #0
 8004efe:	d100      	bne.n	8004f02 <__iar_annotation$$branch+0x720>
 8004f00:	e268      	b.n	80053d4 <__iar_annotation$$branch+0xbf2>
 8004f02:	aa0b      	add	r2, sp, #44	@ 0x2c
 8004f04:	1d81      	adds	r1, r0, #6
 8004f06:	7c28      	ldrb	r0, [r5, #16]
 8004f08:	f000 fc55 	bl	80057b6 <PE_SVDM_CheckSVIDs>
 8004f0c:	ab0b      	add	r3, sp, #44	@ 0x2c
 8004f0e:	0fa2      	lsrs	r2, r4, #30
 8004f10:	2031      	movs	r0, #49	@ 0x31
 8004f12:	5c29      	ldrb	r1, [r5, r0]
 8004f14:	7c28      	ldrb	r0, [r5, #16]
 8004f16:	68ec      	ldr	r4, [r5, #12]
 8004f18:	69a4      	ldr	r4, [r4, #24]
 8004f1a:	47a0      	blx	r4
 8004f1c:	2153      	movs	r1, #83	@ 0x53
 8004f1e:	e077      	b.n	8005010 <__iar_annotation$$branch+0x82e>
 8004f20:	6821      	ldr	r1, [r4, #0]
 8004f22:	400e      	ands	r6, r1
 8004f24:	6026      	str	r6, [r4, #0]
 8004f26:	4030      	ands	r0, r6
 8004f28:	2103      	movs	r1, #3
 8004f2a:	4301      	orrs	r1, r0
 8004f2c:	6021      	str	r1, [r4, #0]
 8004f2e:	8920      	ldrh	r0, [r4, #8]
 8004f30:	b28a      	uxth	r2, r1
 8004f32:	0401      	lsls	r1, r0, #16
 8004f34:	4311      	orrs	r1, r2
 8004f36:	6021      	str	r1, [r4, #0]
 8004f38:	2080      	movs	r0, #128	@ 0x80
 8004f3a:	0200      	lsls	r0, r0, #8
 8004f3c:	4308      	orrs	r0, r1
 8004f3e:	6020      	str	r0, [r4, #0]
 8004f40:	2101      	movs	r1, #1
 8004f42:	686a      	ldr	r2, [r5, #4]
 8004f44:	6812      	ldr	r2, [r2, #0]
 8004f46:	0952      	lsrs	r2, r2, #5
 8004f48:	400a      	ands	r2, r1
 8004f4a:	4b9e      	ldr	r3, [pc, #632]	@ (80051c4 <__iar_annotation$$branch+0x9e2>)
 8004f4c:	4003      	ands	r3, r0
 8004f4e:	0350      	lsls	r0, r2, #13
 8004f50:	4318      	orrs	r0, r3
 8004f52:	6020      	str	r0, [r4, #0]
 8004f54:	4a46      	ldr	r2, [pc, #280]	@ (8005070 <__iar_annotation$$branch+0x88e>)
 8004f56:	4002      	ands	r2, r0
 8004f58:	6022      	str	r2, [r4, #0]
 8004f5a:	6868      	ldr	r0, [r5, #4]
 8004f5c:	6800      	ldr	r0, [r0, #0]
 8004f5e:	0880      	lsrs	r0, r0, #2
 8004f60:	4001      	ands	r1, r0
 8004f62:	d003      	beq.n	8004f6c <__iar_annotation$$branch+0x78a>
 8004f64:	6968      	ldr	r0, [r5, #20]
 8004f66:	0741      	lsls	r1, r0, #29
 8004f68:	0fc8      	lsrs	r0, r1, #31
 8004f6a:	e000      	b.n	8004f6e <__iar_annotation$$branch+0x78c>
 8004f6c:	2002      	movs	r0, #2
 8004f6e:	9002      	str	r0, [sp, #8]
 8004f70:	208b      	movs	r0, #139	@ 0x8b
 8004f72:	9001      	str	r0, [sp, #4]
 8004f74:	2001      	movs	r0, #1
 8004f76:	9000      	str	r0, [sp, #0]
 8004f78:	0023      	movs	r3, r4
 8004f7a:	220f      	movs	r2, #15
 8004f7c:	2031      	movs	r0, #49	@ 0x31
 8004f7e:	5c29      	ldrb	r1, [r5, r0]
 8004f80:	0028      	movs	r0, r5
 8004f82:	f7fc fc24 	bl	80017ce <PE_Send_DataMessage>
 8004f86:	2800      	cmp	r0, #0
 8004f88:	d104      	bne.n	8004f94 <__iar_annotation$$branch+0x7b2>
 8004f8a:	2053      	movs	r0, #83	@ 0x53
 8004f8c:	7728      	strb	r0, [r5, #28]
 8004f8e:	488e      	ldr	r0, [pc, #568]	@ (80051c8 <__iar_annotation$$branch+0x9e6>)
 8004f90:	83e8      	strh	r0, [r5, #30]
 8004f92:	9704      	str	r7, [sp, #16]
 8004f94:	e296      	b.n	80054c4 <__iar_annotation$$branch+0xce2>
 8004f96:	2031      	movs	r0, #49	@ 0x31
 8004f98:	5c28      	ldrb	r0, [r5, r0]
 8004f9a:	f7fb fe49 	bl	8000c30 <PE_Convert_SOPRxEvent>
 8004f9e:	991c      	ldr	r1, [sp, #112]	@ 0x70
 8004fa0:	7809      	ldrb	r1, [r1, #0]
 8004fa2:	4281      	cmp	r1, r0
 8004fa4:	d18c      	bne.n	8004ec0 <__iar_annotation$$branch+0x6de>
 8004fa6:	8ea8      	ldrh	r0, [r5, #52]	@ 0x34
 8004fa8:	0bc2      	lsrs	r2, r0, #15
 8004faa:	d189      	bne.n	8004ec0 <__iar_annotation$$branch+0x6de>
 8004fac:	0b02      	lsrs	r2, r0, #12
 8004fae:	0752      	lsls	r2, r2, #29
 8004fb0:	d100      	bne.n	8004fb4 <__iar_annotation$$branch+0x7d2>
 8004fb2:	e151      	b.n	8005258 <__iar_annotation$$branch+0xa76>
 8004fb4:	06c0      	lsls	r0, r0, #27
 8004fb6:	0ec0      	lsrs	r0, r0, #27
 8004fb8:	280f      	cmp	r0, #15
 8004fba:	d000      	beq.n	8004fbe <__iar_annotation$$branch+0x7dc>
 8004fbc:	e14c      	b.n	8005258 <__iar_annotation$$branch+0xa76>
 8004fbe:	2914      	cmp	r1, #20
 8004fc0:	d005      	beq.n	8004fce <__iar_annotation$$branch+0x7ec>
 8004fc2:	2014      	movs	r0, #20
 8004fc4:	991c      	ldr	r1, [sp, #112]	@ 0x70
 8004fc6:	7008      	strb	r0, [r1, #0]
 8004fc8:	0028      	movs	r0, r5
 8004fca:	f7fb fdf8 	bl	8000bbe <PE_Clear_RxEvent>
 8004fce:	6ba8      	ldr	r0, [r5, #56]	@ 0x38
 8004fd0:	7881      	ldrb	r1, [r0, #2]
 8004fd2:	06ca      	lsls	r2, r1, #27
 8004fd4:	0ed2      	lsrs	r2, r2, #27
 8004fd6:	2a03      	cmp	r2, #3
 8004fd8:	d1ef      	bne.n	8004fba <__iar_annotation$$branch+0x7d8>
 8004fda:	098e      	lsrs	r6, r1, #6
 8004fdc:	d0e8      	beq.n	8004fb0 <__iar_annotation$$branch+0x7ce>
 8004fde:	68e9      	ldr	r1, [r5, #12]
 8004fe0:	69c9      	ldr	r1, [r1, #28]
 8004fe2:	2900      	cmp	r1, #0
 8004fe4:	d017      	beq.n	8005016 <__iar_annotation$$branch+0x834>
 8004fe6:	ab0b      	add	r3, sp, #44	@ 0x2c
 8004fe8:	1d82      	adds	r2, r0, #6
 8004fea:	6820      	ldr	r0, [r4, #0]
 8004fec:	0c01      	lsrs	r1, r0, #16
 8004fee:	7c28      	ldrb	r0, [r5, #16]
 8004ff0:	f000 fc22 	bl	8005838 <PE_SVDM_CheckModes>
 8004ff4:	2403      	movs	r4, #3
 8004ff6:	ab0b      	add	r3, sp, #44	@ 0x2c
 8004ff8:	2203      	movs	r2, #3
 8004ffa:	4032      	ands	r2, r6
 8004ffc:	2031      	movs	r0, #49	@ 0x31
 8004ffe:	5c29      	ldrb	r1, [r5, r0]
 8005000:	7c28      	ldrb	r0, [r5, #16]
 8005002:	68ef      	ldr	r7, [r5, #12]
 8005004:	69ff      	ldr	r7, [r7, #28]
 8005006:	47b8      	blx	r7
 8005008:	4034      	ands	r4, r6
 800500a:	2c01      	cmp	r4, #1
 800500c:	d103      	bne.n	8005016 <__iar_annotation$$branch+0x834>
 800500e:	2154      	movs	r1, #84	@ 0x54
 8005010:	7c28      	ldrb	r0, [r5, #16]
 8005012:	f7fb fb69 	bl	80006e8 <USBPD_PE_Notification>
 8005016:	e1dd      	b.n	80053d4 <__iar_annotation$$branch+0xbf2>
 8005018:	6821      	ldr	r1, [r4, #0]
 800501a:	400e      	ands	r6, r1
 800501c:	6026      	str	r6, [r4, #0]
 800501e:	4030      	ands	r0, r6
 8005020:	2104      	movs	r1, #4
 8005022:	4301      	orrs	r1, r0
 8005024:	6021      	str	r1, [r4, #0]
 8005026:	8920      	ldrh	r0, [r4, #8]
 8005028:	b289      	uxth	r1, r1
 800502a:	0400      	lsls	r0, r0, #16
 800502c:	4308      	orrs	r0, r1
 800502e:	6020      	str	r0, [r4, #0]
 8005030:	2180      	movs	r1, #128	@ 0x80
 8005032:	0209      	lsls	r1, r1, #8
 8005034:	4301      	orrs	r1, r0
 8005036:	6021      	str	r1, [r4, #0]
 8005038:	2001      	movs	r0, #1
 800503a:	686a      	ldr	r2, [r5, #4]
 800503c:	6812      	ldr	r2, [r2, #0]
 800503e:	0952      	lsrs	r2, r2, #5
 8005040:	4002      	ands	r2, r0
 8005042:	4b60      	ldr	r3, [pc, #384]	@ (80051c4 <__iar_annotation$$branch+0x9e2>)
 8005044:	400b      	ands	r3, r1
 8005046:	0351      	lsls	r1, r2, #13
 8005048:	4319      	orrs	r1, r3
 800504a:	6021      	str	r1, [r4, #0]
 800504c:	696a      	ldr	r2, [r5, #20]
 800504e:	05d2      	lsls	r2, r2, #23
 8005050:	0f52      	lsrs	r2, r2, #29
 8005052:	4b07      	ldr	r3, [pc, #28]	@ (8005070 <__iar_annotation$$branch+0x88e>)
 8005054:	400b      	ands	r3, r1
 8005056:	0211      	lsls	r1, r2, #8
 8005058:	4319      	orrs	r1, r3
 800505a:	6021      	str	r1, [r4, #0]
 800505c:	6869      	ldr	r1, [r5, #4]
 800505e:	6809      	ldr	r1, [r1, #0]
 8005060:	0889      	lsrs	r1, r1, #2
 8005062:	4008      	ands	r0, r1
 8005064:	d006      	beq.n	8005074 <__iar_annotation$$branch+0x892>
 8005066:	6968      	ldr	r0, [r5, #20]
 8005068:	0741      	lsls	r1, r0, #29
 800506a:	0fc8      	lsrs	r0, r1, #31
 800506c:	e003      	b.n	8005076 <__iar_annotation$$branch+0x894>
 800506e:	bf00      	nop
 8005070:	fffff8ff 	.word	0xfffff8ff
 8005074:	2002      	movs	r0, #2
 8005076:	9002      	str	r0, [sp, #8]
 8005078:	208c      	movs	r0, #140	@ 0x8c
 800507a:	9001      	str	r0, [sp, #4]
 800507c:	2001      	movs	r0, #1
 800507e:	9000      	str	r0, [sp, #0]
 8005080:	0023      	movs	r3, r4
 8005082:	220f      	movs	r2, #15
 8005084:	2031      	movs	r0, #49	@ 0x31
 8005086:	5c29      	ldrb	r1, [r5, r0]
 8005088:	0028      	movs	r0, r5
 800508a:	f7fc fba0 	bl	80017ce <PE_Send_DataMessage>
 800508e:	2800      	cmp	r0, #0
 8005090:	d000      	beq.n	8005094 <__iar_annotation$$branch+0x8b2>
 8005092:	e217      	b.n	80054c4 <__iar_annotation$$branch+0xce2>
 8005094:	2054      	movs	r0, #84	@ 0x54
 8005096:	7728      	strb	r0, [r5, #28]
 8005098:	2134      	movs	r1, #52	@ 0x34
 800509a:	e08c      	b.n	80051b6 <__iar_annotation$$branch+0x9d4>
 800509c:	2634      	movs	r6, #52	@ 0x34
 800509e:	2031      	movs	r0, #49	@ 0x31
 80050a0:	5c28      	ldrb	r0, [r5, r0]
 80050a2:	f7fb fdc5 	bl	8000c30 <PE_Convert_SOPRxEvent>
 80050a6:	991c      	ldr	r1, [sp, #112]	@ 0x70
 80050a8:	7809      	ldrb	r1, [r1, #0]
 80050aa:	4281      	cmp	r1, r0
 80050ac:	d144      	bne.n	8005138 <__iar_annotation$$branch+0x956>
 80050ae:	8ea8      	ldrh	r0, [r5, #52]	@ 0x34
 80050b0:	0bc2      	lsrs	r2, r0, #15
 80050b2:	d141      	bne.n	8005138 <__iar_annotation$$branch+0x956>
 80050b4:	2707      	movs	r7, #7
 80050b6:	0b02      	lsrs	r2, r0, #12
 80050b8:	423a      	tst	r2, r7
 80050ba:	d03d      	beq.n	8005138 <__iar_annotation$$branch+0x956>
 80050bc:	06c0      	lsls	r0, r0, #27
 80050be:	0ec0      	lsrs	r0, r0, #27
 80050c0:	280f      	cmp	r0, #15
 80050c2:	d139      	bne.n	8005138 <__iar_annotation$$branch+0x956>
 80050c4:	2914      	cmp	r1, #20
 80050c6:	d005      	beq.n	80050d4 <__iar_annotation$$branch+0x8f2>
 80050c8:	2014      	movs	r0, #20
 80050ca:	991c      	ldr	r1, [sp, #112]	@ 0x70
 80050cc:	7008      	strb	r0, [r1, #0]
 80050ce:	0028      	movs	r0, r5
 80050d0:	f7fb fd75 	bl	8000bbe <PE_Clear_RxEvent>
 80050d4:	2000      	movs	r0, #0
 80050d6:	7728      	strb	r0, [r5, #28]
 80050d8:	6ba8      	ldr	r0, [r5, #56]	@ 0x38
 80050da:	7880      	ldrb	r0, [r0, #2]
 80050dc:	06c1      	lsls	r1, r0, #27
 80050de:	0ec9      	lsrs	r1, r1, #27
 80050e0:	2904      	cmp	r1, #4
 80050e2:	d129      	bne.n	8005138 <__iar_annotation$$branch+0x956>
 80050e4:	0980      	lsrs	r0, r0, #6
 80050e6:	d027      	beq.n	8005138 <__iar_annotation$$branch+0x956>
 80050e8:	9001      	str	r0, [sp, #4]
 80050ea:	488f      	ldr	r0, [pc, #572]	@ (8005328 <__iar_annotation$$branch+0xb46>)
 80050ec:	9901      	ldr	r1, [sp, #4]
 80050ee:	2901      	cmp	r1, #1
 80050f0:	d004      	beq.n	80050fc <__iar_annotation$$branch+0x91a>
 80050f2:	d30e      	bcc.n	8005112 <__iar_annotation$$branch+0x930>
 80050f4:	2903      	cmp	r1, #3
 80050f6:	d008      	beq.n	800510a <__iar_annotation$$branch+0x928>
 80050f8:	d302      	bcc.n	8005100 <__iar_annotation$$branch+0x91e>
 80050fa:	e00a      	b.n	8005112 <__iar_annotation$$branch+0x930>
 80050fc:	2635      	movs	r6, #53	@ 0x35
 80050fe:	e008      	b.n	8005112 <__iar_annotation$$branch+0x930>
 8005100:	6969      	ldr	r1, [r5, #20]
 8005102:	4008      	ands	r0, r1
 8005104:	6168      	str	r0, [r5, #20]
 8005106:	2636      	movs	r6, #54	@ 0x36
 8005108:	e003      	b.n	8005112 <__iar_annotation$$branch+0x930>
 800510a:	6969      	ldr	r1, [r5, #20]
 800510c:	4008      	ands	r0, r1
 800510e:	6168      	str	r0, [r5, #20]
 8005110:	2637      	movs	r6, #55	@ 0x37
 8005112:	0031      	movs	r1, r6
 8005114:	7c28      	ldrb	r0, [r5, #16]
 8005116:	f7fb fae7 	bl	80006e8 <USBPD_PE_Notification>
 800511a:	68e8      	ldr	r0, [r5, #12]
 800511c:	6a06      	ldr	r6, [r0, #32]
 800511e:	2e00      	cmp	r6, #0
 8005120:	d009      	beq.n	8005136 <__iar_annotation$$branch+0x954>
 8005122:	6820      	ldr	r0, [r4, #0]
 8005124:	0a01      	lsrs	r1, r0, #8
 8005126:	400f      	ands	r7, r1
 8005128:	9700      	str	r7, [sp, #0]
 800512a:	0c03      	lsrs	r3, r0, #16
 800512c:	9a01      	ldr	r2, [sp, #4]
 800512e:	2031      	movs	r0, #49	@ 0x31
 8005130:	5c29      	ldrb	r1, [r5, r0]
 8005132:	7c28      	ldrb	r0, [r5, #16]
 8005134:	47b0      	blx	r6
 8005136:	e14d      	b.n	80053d4 <__iar_annotation$$branch+0xbf2>
 8005138:	5da8      	ldrb	r0, [r5, r6]
 800513a:	e08f      	b.n	800525c <__iar_annotation$$branch+0xa7a>
 800513c:	6821      	ldr	r1, [r4, #0]
 800513e:	400e      	ands	r6, r1
 8005140:	6026      	str	r6, [r4, #0]
 8005142:	4030      	ands	r0, r6
 8005144:	2105      	movs	r1, #5
 8005146:	4301      	orrs	r1, r0
 8005148:	6021      	str	r1, [r4, #0]
 800514a:	8920      	ldrh	r0, [r4, #8]
 800514c:	b289      	uxth	r1, r1
 800514e:	0400      	lsls	r0, r0, #16
 8005150:	4308      	orrs	r0, r1
 8005152:	6020      	str	r0, [r4, #0]
 8005154:	2180      	movs	r1, #128	@ 0x80
 8005156:	0209      	lsls	r1, r1, #8
 8005158:	4301      	orrs	r1, r0
 800515a:	6021      	str	r1, [r4, #0]
 800515c:	2001      	movs	r0, #1
 800515e:	686a      	ldr	r2, [r5, #4]
 8005160:	6812      	ldr	r2, [r2, #0]
 8005162:	0952      	lsrs	r2, r2, #5
 8005164:	4002      	ands	r2, r0
 8005166:	4b17      	ldr	r3, [pc, #92]	@ (80051c4 <__iar_annotation$$branch+0x9e2>)
 8005168:	400b      	ands	r3, r1
 800516a:	0351      	lsls	r1, r2, #13
 800516c:	4319      	orrs	r1, r3
 800516e:	6021      	str	r1, [r4, #0]
 8005170:	696a      	ldr	r2, [r5, #20]
 8005172:	05d2      	lsls	r2, r2, #23
 8005174:	0f52      	lsrs	r2, r2, #29
 8005176:	4b6d      	ldr	r3, [pc, #436]	@ (800532c <__iar_annotation$$branch+0xb4a>)
 8005178:	400b      	ands	r3, r1
 800517a:	0211      	lsls	r1, r2, #8
 800517c:	4319      	orrs	r1, r3
 800517e:	6021      	str	r1, [r4, #0]
 8005180:	6869      	ldr	r1, [r5, #4]
 8005182:	6809      	ldr	r1, [r1, #0]
 8005184:	0889      	lsrs	r1, r1, #2
 8005186:	4008      	ands	r0, r1
 8005188:	d003      	beq.n	8005192 <__iar_annotation$$branch+0x9b0>
 800518a:	6968      	ldr	r0, [r5, #20]
 800518c:	0741      	lsls	r1, r0, #29
 800518e:	0fc8      	lsrs	r0, r1, #31
 8005190:	e000      	b.n	8005194 <__iar_annotation$$branch+0x9b2>
 8005192:	2002      	movs	r0, #2
 8005194:	9002      	str	r0, [sp, #8]
 8005196:	208d      	movs	r0, #141	@ 0x8d
 8005198:	9001      	str	r0, [sp, #4]
 800519a:	2001      	movs	r0, #1
 800519c:	9000      	str	r0, [sp, #0]
 800519e:	0023      	movs	r3, r4
 80051a0:	220f      	movs	r2, #15
 80051a2:	2031      	movs	r0, #49	@ 0x31
 80051a4:	5c29      	ldrb	r1, [r5, r0]
 80051a6:	0028      	movs	r0, r5
 80051a8:	f7fc fb11 	bl	80017ce <PE_Send_DataMessage>
 80051ac:	2800      	cmp	r0, #0
 80051ae:	d15e      	bne.n	800526e <__iar_annotation$$branch+0xa8c>
 80051b0:	2055      	movs	r0, #85	@ 0x55
 80051b2:	7728      	strb	r0, [r5, #28]
 80051b4:	2155      	movs	r1, #85	@ 0x55
 80051b6:	7c28      	ldrb	r0, [r5, #16]
 80051b8:	f7fb fa96 	bl	80006e8 <USBPD_PE_Notification>
 80051bc:	48c3      	ldr	r0, [pc, #780]	@ (80054cc <.text_19>)
 80051be:	83e8      	strh	r0, [r5, #30]
 80051c0:	2032      	movs	r0, #50	@ 0x32
 80051c2:	e12c      	b.n	800541e <__iar_annotation$$branch+0xc3c>
 80051c4:	ffff9fff 	.word	0xffff9fff
 80051c8:	0000801e 	.word	0x0000801e
 80051cc:	2031      	movs	r0, #49	@ 0x31
 80051ce:	5c28      	ldrb	r0, [r5, r0]
 80051d0:	f7fb fd2e 	bl	8000c30 <PE_Convert_SOPRxEvent>
 80051d4:	991c      	ldr	r1, [sp, #112]	@ 0x70
 80051d6:	7809      	ldrb	r1, [r1, #0]
 80051d8:	4281      	cmp	r1, r0
 80051da:	d13d      	bne.n	8005258 <__iar_annotation$$branch+0xa76>
 80051dc:	8ea8      	ldrh	r0, [r5, #52]	@ 0x34
 80051de:	0bc2      	lsrs	r2, r0, #15
 80051e0:	d13a      	bne.n	8005258 <__iar_annotation$$branch+0xa76>
 80051e2:	2607      	movs	r6, #7
 80051e4:	0b02      	lsrs	r2, r0, #12
 80051e6:	4232      	tst	r2, r6
 80051e8:	d036      	beq.n	8005258 <__iar_annotation$$branch+0xa76>
 80051ea:	06c0      	lsls	r0, r0, #27
 80051ec:	0ec0      	lsrs	r0, r0, #27
 80051ee:	280f      	cmp	r0, #15
 80051f0:	d132      	bne.n	8005258 <__iar_annotation$$branch+0xa76>
 80051f2:	2914      	cmp	r1, #20
 80051f4:	d005      	beq.n	8005202 <__iar_annotation$$branch+0xa20>
 80051f6:	2014      	movs	r0, #20
 80051f8:	991c      	ldr	r1, [sp, #112]	@ 0x70
 80051fa:	7008      	strb	r0, [r1, #0]
 80051fc:	0028      	movs	r0, r5
 80051fe:	f7fb fcde 	bl	8000bbe <PE_Clear_RxEvent>
 8005202:	2000      	movs	r0, #0
 8005204:	7728      	strb	r0, [r5, #28]
 8005206:	6ba8      	ldr	r0, [r5, #56]	@ 0x38
 8005208:	7880      	ldrb	r0, [r0, #2]
 800520a:	06c1      	lsls	r1, r0, #27
 800520c:	0ec9      	lsrs	r1, r1, #27
 800520e:	2905      	cmp	r1, #5
 8005210:	d122      	bne.n	8005258 <__iar_annotation$$branch+0xa76>
 8005212:	0980      	lsrs	r0, r0, #6
 8005214:	d020      	beq.n	8005258 <__iar_annotation$$branch+0xa76>
 8005216:	9001      	str	r0, [sp, #4]
 8005218:	2801      	cmp	r0, #1
 800521a:	d004      	beq.n	8005226 <__iar_annotation$$branch+0xa44>
 800521c:	d309      	bcc.n	8005232 <__iar_annotation$$branch+0xa50>
 800521e:	2803      	cmp	r0, #3
 8005220:	d005      	beq.n	800522e <__iar_annotation$$branch+0xa4c>
 8005222:	d302      	bcc.n	800522a <__iar_annotation$$branch+0xa48>
 8005224:	e005      	b.n	8005232 <__iar_annotation$$branch+0xa50>
 8005226:	2156      	movs	r1, #86	@ 0x56
 8005228:	e004      	b.n	8005234 <__iar_annotation$$branch+0xa52>
 800522a:	2157      	movs	r1, #87	@ 0x57
 800522c:	e002      	b.n	8005234 <__iar_annotation$$branch+0xa52>
 800522e:	2158      	movs	r1, #88	@ 0x58
 8005230:	e000      	b.n	8005234 <__iar_annotation$$branch+0xa52>
 8005232:	2155      	movs	r1, #85	@ 0x55
 8005234:	7c28      	ldrb	r0, [r5, #16]
 8005236:	f7fb fa57 	bl	80006e8 <USBPD_PE_Notification>
 800523a:	68e8      	ldr	r0, [r5, #12]
 800523c:	6a47      	ldr	r7, [r0, #36]	@ 0x24
 800523e:	2f00      	cmp	r7, #0
 8005240:	d009      	beq.n	8005256 <__iar_annotation$$branch+0xa74>
 8005242:	6820      	ldr	r0, [r4, #0]
 8005244:	0a01      	lsrs	r1, r0, #8
 8005246:	400e      	ands	r6, r1
 8005248:	9600      	str	r6, [sp, #0]
 800524a:	0c03      	lsrs	r3, r0, #16
 800524c:	9a01      	ldr	r2, [sp, #4]
 800524e:	2031      	movs	r0, #49	@ 0x31
 8005250:	5c29      	ldrb	r1, [r5, r0]
 8005252:	7c28      	ldrb	r0, [r5, #16]
 8005254:	47b8      	blx	r7
 8005256:	e0bd      	b.n	80053d4 <__iar_annotation$$branch+0xbf2>
 8005258:	2034      	movs	r0, #52	@ 0x34
 800525a:	5c28      	ldrb	r0, [r5, r0]
 800525c:	06c0      	lsls	r0, r0, #27
 800525e:	0ec0      	lsrs	r0, r0, #27
 8005260:	2810      	cmp	r0, #16
 8005262:	d100      	bne.n	8005266 <__iar_annotation$$branch+0xa84>
 8005264:	e0bf      	b.n	80053e6 <__iar_annotation$$branch+0xc04>
 8005266:	8be8      	ldrh	r0, [r5, #30]
 8005268:	2180      	movs	r1, #128	@ 0x80
 800526a:	0209      	lsls	r1, r1, #8
 800526c:	4288      	cmp	r0, r1
 800526e:	d000      	beq.n	8005272 <__iar_annotation$$branch+0xa90>
 8005270:	e128      	b.n	80054c4 <__iar_annotation$$branch+0xce2>
 8005272:	e0d1      	b.n	8005418 <__iar_annotation$$branch+0xc36>
 8005274:	2100      	movs	r1, #0
 8005276:	466a      	mov	r2, sp
 8005278:	7311      	strb	r1, [r2, #12]
 800527a:	6821      	ldr	r1, [r4, #0]
 800527c:	400e      	ands	r6, r1
 800527e:	6026      	str	r6, [r4, #0]
 8005280:	6861      	ldr	r1, [r4, #4]
 8005282:	4030      	ands	r0, r6
 8005284:	06c9      	lsls	r1, r1, #27
 8005286:	0ec9      	lsrs	r1, r1, #27
 8005288:	4301      	orrs	r1, r0
 800528a:	6021      	str	r1, [r4, #0]
 800528c:	8920      	ldrh	r0, [r4, #8]
 800528e:	b28a      	uxth	r2, r1
 8005290:	0401      	lsls	r1, r0, #16
 8005292:	4311      	orrs	r1, r2
 8005294:	6021      	str	r1, [r4, #0]
 8005296:	2080      	movs	r0, #128	@ 0x80
 8005298:	0200      	lsls	r0, r0, #8
 800529a:	4308      	orrs	r0, r1
 800529c:	6020      	str	r0, [r4, #0]
 800529e:	2601      	movs	r6, #1
 80052a0:	6869      	ldr	r1, [r5, #4]
 80052a2:	6809      	ldr	r1, [r1, #0]
 80052a4:	0949      	lsrs	r1, r1, #5
 80052a6:	4031      	ands	r1, r6
 80052a8:	4aaa      	ldr	r2, [pc, #680]	@ (8005554 <.text_21>)
 80052aa:	4002      	ands	r2, r0
 80052ac:	0348      	lsls	r0, r1, #13
 80052ae:	4310      	orrs	r0, r2
 80052b0:	6020      	str	r0, [r4, #0]
 80052b2:	491e      	ldr	r1, [pc, #120]	@ (800532c <__iar_annotation$$branch+0xb4a>)
 80052b4:	4001      	ands	r1, r0
 80052b6:	0230      	lsls	r0, r6, #8
 80052b8:	4308      	orrs	r0, r1
 80052ba:	6020      	str	r0, [r4, #0]
 80052bc:	9005      	str	r0, [sp, #20]
 80052be:	68e8      	ldr	r0, [r5, #12]
 80052c0:	6b00      	ldr	r0, [r0, #48]	@ 0x30
 80052c2:	9001      	str	r0, [sp, #4]
 80052c4:	2800      	cmp	r0, #0
 80052c6:	d00b      	beq.n	80052e0 <__iar_annotation$$branch+0xafe>
 80052c8:	a805      	add	r0, sp, #20
 80052ca:	1d00      	adds	r0, r0, #4
 80052cc:	9000      	str	r0, [sp, #0]
 80052ce:	ab03      	add	r3, sp, #12
 80052d0:	7820      	ldrb	r0, [r4, #0]
 80052d2:	06c2      	lsls	r2, r0, #27
 80052d4:	0ed2      	lsrs	r2, r2, #27
 80052d6:	2031      	movs	r0, #49	@ 0x31
 80052d8:	5c29      	ldrb	r1, [r5, r0]
 80052da:	7c28      	ldrb	r0, [r5, #16]
 80052dc:	9c01      	ldr	r4, [sp, #4]
 80052de:	47a0      	blx	r4
 80052e0:	4668      	mov	r0, sp
 80052e2:	7b00      	ldrb	r0, [r0, #12]
 80052e4:	1c40      	adds	r0, r0, #1
 80052e6:	4669      	mov	r1, sp
 80052e8:	7308      	strb	r0, [r1, #12]
 80052ea:	6868      	ldr	r0, [r5, #4]
 80052ec:	6800      	ldr	r0, [r0, #0]
 80052ee:	0880      	lsrs	r0, r0, #2
 80052f0:	4006      	ands	r6, r0
 80052f2:	d003      	beq.n	80052fc <__iar_annotation$$branch+0xb1a>
 80052f4:	6968      	ldr	r0, [r5, #20]
 80052f6:	0741      	lsls	r1, r0, #29
 80052f8:	0fc8      	lsrs	r0, r1, #31
 80052fa:	e000      	b.n	80052fe <__iar_annotation$$branch+0xb1c>
 80052fc:	2002      	movs	r0, #2
 80052fe:	9002      	str	r0, [sp, #8]
 8005300:	208f      	movs	r0, #143	@ 0x8f
 8005302:	9001      	str	r0, [sp, #4]
 8005304:	4668      	mov	r0, sp
 8005306:	7b00      	ldrb	r0, [r0, #12]
 8005308:	9000      	str	r0, [sp, #0]
 800530a:	ab05      	add	r3, sp, #20
 800530c:	220f      	movs	r2, #15
 800530e:	2031      	movs	r0, #49	@ 0x31
 8005310:	5c29      	ldrb	r1, [r5, r0]
 8005312:	0028      	movs	r0, r5
 8005314:	f7fc fa5b 	bl	80017ce <PE_Send_DataMessage>
 8005318:	2800      	cmp	r0, #0
 800531a:	d104      	bne.n	8005326 <__iar_annotation$$branch+0xb44>
 800531c:	205a      	movs	r0, #90	@ 0x5a
 800531e:	7728      	strb	r0, [r5, #28]
 8005320:	48bf      	ldr	r0, [pc, #764]	@ (8005620 <.text_23>)
 8005322:	83e8      	strh	r0, [r5, #30]
 8005324:	9704      	str	r7, [sp, #16]
 8005326:	e0ca      	b.n	80054be <__iar_annotation$$branch+0xcdc>
 8005328:	fffffe3f 	.word	0xfffffe3f
 800532c:	fffff8ff 	.word	0xfffff8ff
 8005330:	2607      	movs	r6, #7
 8005332:	8ea8      	ldrh	r0, [r5, #52]	@ 0x34
 8005334:	0b00      	lsrs	r0, r0, #12
 8005336:	2107      	movs	r1, #7
 8005338:	4001      	ands	r1, r0
 800533a:	1e48      	subs	r0, r1, #1
 800533c:	4669      	mov	r1, sp
 800533e:	7108      	strb	r0, [r1, #4]
 8005340:	2031      	movs	r0, #49	@ 0x31
 8005342:	5c28      	ldrb	r0, [r5, r0]
 8005344:	f7fb fc74 	bl	8000c30 <PE_Convert_SOPRxEvent>
 8005348:	991c      	ldr	r1, [sp, #112]	@ 0x70
 800534a:	7809      	ldrb	r1, [r1, #0]
 800534c:	4281      	cmp	r1, r0
 800534e:	d144      	bne.n	80053da <__iar_annotation$$branch+0xbf8>
 8005350:	8ea8      	ldrh	r0, [r5, #52]	@ 0x34
 8005352:	0bc2      	lsrs	r2, r0, #15
 8005354:	d141      	bne.n	80053da <__iar_annotation$$branch+0xbf8>
 8005356:	0b02      	lsrs	r2, r0, #12
 8005358:	4232      	tst	r2, r6
 800535a:	d03e      	beq.n	80053da <__iar_annotation$$branch+0xbf8>
 800535c:	06c0      	lsls	r0, r0, #27
 800535e:	0ec0      	lsrs	r0, r0, #27
 8005360:	280f      	cmp	r0, #15
 8005362:	d13a      	bne.n	80053da <__iar_annotation$$branch+0xbf8>
 8005364:	2914      	cmp	r1, #20
 8005366:	d005      	beq.n	8005374 <__iar_annotation$$branch+0xb92>
 8005368:	2014      	movs	r0, #20
 800536a:	991c      	ldr	r1, [sp, #112]	@ 0x70
 800536c:	7008      	strb	r0, [r1, #0]
 800536e:	0028      	movs	r0, r5
 8005370:	f7fb fc25 	bl	8000bbe <PE_Clear_RxEvent>
 8005374:	6ba8      	ldr	r0, [r5, #56]	@ 0x38
 8005376:	7880      	ldrb	r0, [r0, #2]
 8005378:	06c1      	lsls	r1, r0, #27
 800537a:	0ec9      	lsrs	r1, r1, #27
 800537c:	6862      	ldr	r2, [r4, #4]
 800537e:	4291      	cmp	r1, r2
 8005380:	d12b      	bne.n	80053da <__iar_annotation$$branch+0xbf8>
 8005382:	0981      	lsrs	r1, r0, #6
 8005384:	d029      	beq.n	80053da <__iar_annotation$$branch+0xbf8>
 8005386:	68e9      	ldr	r1, [r5, #12]
 8005388:	6b89      	ldr	r1, [r1, #56]	@ 0x38
 800538a:	2900      	cmp	r1, #0
 800538c:	d022      	beq.n	80053d4 <__iar_annotation$$branch+0xbf2>
 800538e:	2600      	movs	r6, #0
 8005390:	e011      	b.n	80053b6 <__iar_annotation$$branch+0xbd4>
 8005392:	6ba9      	ldr	r1, [r5, #56]	@ 0x38
 8005394:	00b2      	lsls	r2, r6, #2
 8005396:	188b      	adds	r3, r1, r2
 8005398:	799c      	ldrb	r4, [r3, #6]
 800539a:	79df      	ldrb	r7, [r3, #7]
 800539c:	023f      	lsls	r7, r7, #8
 800539e:	19e4      	adds	r4, r4, r7
 80053a0:	3108      	adds	r1, #8
 80053a2:	5c89      	ldrb	r1, [r1, r2]
 80053a4:	0409      	lsls	r1, r1, #16
 80053a6:	1861      	adds	r1, r4, r1
 80053a8:	7a5a      	ldrb	r2, [r3, #9]
 80053aa:	0612      	lsls	r2, r2, #24
 80053ac:	1889      	adds	r1, r1, r2
 80053ae:	aa05      	add	r2, sp, #20
 80053b0:	00b3      	lsls	r3, r6, #2
 80053b2:	50d1      	str	r1, [r2, r3]
 80053b4:	1c76      	adds	r6, r6, #1
 80053b6:	4669      	mov	r1, sp
 80053b8:	7909      	ldrb	r1, [r1, #4]
 80053ba:	428e      	cmp	r6, r1
 80053bc:	d3e9      	bcc.n	8005392 <__iar_annotation$$branch+0xbb0>
 80053be:	a905      	add	r1, sp, #20
 80053c0:	9100      	str	r1, [sp, #0]
 80053c2:	ab01      	add	r3, sp, #4
 80053c4:	06c2      	lsls	r2, r0, #27
 80053c6:	0ed2      	lsrs	r2, r2, #27
 80053c8:	2031      	movs	r0, #49	@ 0x31
 80053ca:	5c29      	ldrb	r1, [r5, r0]
 80053cc:	7c28      	ldrb	r0, [r5, #16]
 80053ce:	68ec      	ldr	r4, [r5, #12]
 80053d0:	6ba4      	ldr	r4, [r4, #56]	@ 0x38
 80053d2:	47a0      	blx	r4
 80053d4:	2000      	movs	r0, #0
 80053d6:	83e8      	strh	r0, [r5, #30]
 80053d8:	e01e      	b.n	8005418 <__iar_annotation$$branch+0xc36>
 80053da:	2034      	movs	r0, #52	@ 0x34
 80053dc:	5c28      	ldrb	r0, [r5, r0]
 80053de:	06c0      	lsls	r0, r0, #27
 80053e0:	0ec0      	lsrs	r0, r0, #27
 80053e2:	2810      	cmp	r0, #16
 80053e4:	d113      	bne.n	800540e <__iar_annotation$$branch+0xc2c>
 80053e6:	981c      	ldr	r0, [sp, #112]	@ 0x70
 80053e8:	7800      	ldrb	r0, [r0, #0]
 80053ea:	2814      	cmp	r0, #20
 80053ec:	d005      	beq.n	80053fa <__iar_annotation$$branch+0xc18>
 80053ee:	2014      	movs	r0, #20
 80053f0:	991c      	ldr	r1, [sp, #112]	@ 0x70
 80053f2:	7008      	strb	r0, [r1, #0]
 80053f4:	0028      	movs	r0, r5
 80053f6:	f7fb fbe2 	bl	8000bbe <PE_Clear_RxEvent>
 80053fa:	2000      	movs	r0, #0
 80053fc:	83e8      	strh	r0, [r5, #30]
 80053fe:	2103      	movs	r1, #3
 8005400:	7469      	strb	r1, [r5, #17]
 8005402:	9004      	str	r0, [sp, #16]
 8005404:	2159      	movs	r1, #89	@ 0x59
 8005406:	7c28      	ldrb	r0, [r5, #16]
 8005408:	f7fb f96e 	bl	80006e8 <USBPD_PE_Notification>
 800540c:	e05a      	b.n	80054c4 <__iar_annotation$$branch+0xce2>
 800540e:	8be8      	ldrh	r0, [r5, #30]
 8005410:	2180      	movs	r1, #128	@ 0x80
 8005412:	0209      	lsls	r1, r1, #8
 8005414:	4288      	cmp	r0, r1
 8005416:	d155      	bne.n	80054c4 <__iar_annotation$$branch+0xce2>
 8005418:	2003      	movs	r0, #3
 800541a:	7468      	strb	r0, [r5, #17]
 800541c:	2000      	movs	r0, #0
 800541e:	9004      	str	r0, [sp, #16]
 8005420:	e050      	b.n	80054c4 <__iar_annotation$$branch+0xce2>
 8005422:	2100      	movs	r1, #0
 8005424:	466a      	mov	r2, sp
 8005426:	7311      	strb	r1, [r2, #12]
 8005428:	6821      	ldr	r1, [r4, #0]
 800542a:	400e      	ands	r6, r1
 800542c:	6026      	str	r6, [r4, #0]
 800542e:	6861      	ldr	r1, [r4, #4]
 8005430:	4030      	ands	r0, r6
 8005432:	06c9      	lsls	r1, r1, #27
 8005434:	0ec9      	lsrs	r1, r1, #27
 8005436:	4301      	orrs	r1, r0
 8005438:	6021      	str	r1, [r4, #0]
 800543a:	8920      	ldrh	r0, [r4, #8]
 800543c:	b28a      	uxth	r2, r1
 800543e:	0401      	lsls	r1, r0, #16
 8005440:	4311      	orrs	r1, r2
 8005442:	6021      	str	r1, [r4, #0]
 8005444:	2080      	movs	r0, #128	@ 0x80
 8005446:	0200      	lsls	r0, r0, #8
 8005448:	4308      	orrs	r0, r1
 800544a:	6020      	str	r0, [r4, #0]
 800544c:	2601      	movs	r6, #1
 800544e:	6869      	ldr	r1, [r5, #4]
 8005450:	6809      	ldr	r1, [r1, #0]
 8005452:	0949      	lsrs	r1, r1, #5
 8005454:	4031      	ands	r1, r6
 8005456:	4a3f      	ldr	r2, [pc, #252]	@ (8005554 <.text_21>)
 8005458:	4002      	ands	r2, r0
 800545a:	0348      	lsls	r0, r1, #13
 800545c:	4310      	orrs	r0, r2
 800545e:	6020      	str	r0, [r4, #0]
 8005460:	4970      	ldr	r1, [pc, #448]	@ (8005624 <.text_24>)
 8005462:	4001      	ands	r1, r0
 8005464:	0230      	lsls	r0, r6, #8
 8005466:	4308      	orrs	r0, r1
 8005468:	6020      	str	r0, [r4, #0]
 800546a:	9005      	str	r0, [sp, #20]
 800546c:	68e8      	ldr	r0, [r5, #12]
 800546e:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 8005470:	2b00      	cmp	r3, #0
 8005472:	d004      	beq.n	800547e <__iar_annotation$$branch+0xc9c>
 8005474:	a805      	add	r0, sp, #20
 8005476:	1d02      	adds	r2, r0, #4
 8005478:	a903      	add	r1, sp, #12
 800547a:	7c28      	ldrb	r0, [r5, #16]
 800547c:	4798      	blx	r3
 800547e:	4668      	mov	r0, sp
 8005480:	7b00      	ldrb	r0, [r0, #12]
 8005482:	1c40      	adds	r0, r0, #1
 8005484:	4669      	mov	r1, sp
 8005486:	7308      	strb	r0, [r1, #12]
 8005488:	6868      	ldr	r0, [r5, #4]
 800548a:	6800      	ldr	r0, [r0, #0]
 800548c:	0880      	lsrs	r0, r0, #2
 800548e:	4006      	ands	r6, r0
 8005490:	d003      	beq.n	800549a <__iar_annotation$$branch+0xcb8>
 8005492:	6968      	ldr	r0, [r5, #20]
 8005494:	0741      	lsls	r1, r0, #29
 8005496:	0fc8      	lsrs	r0, r1, #31
 8005498:	e000      	b.n	800549c <__iar_annotation$$branch+0xcba>
 800549a:	2002      	movs	r0, #2
 800549c:	9002      	str	r0, [sp, #8]
 800549e:	2003      	movs	r0, #3
 80054a0:	9001      	str	r0, [sp, #4]
 80054a2:	4668      	mov	r0, sp
 80054a4:	7b00      	ldrb	r0, [r0, #12]
 80054a6:	9000      	str	r0, [sp, #0]
 80054a8:	ab05      	add	r3, sp, #20
 80054aa:	220f      	movs	r2, #15
 80054ac:	2031      	movs	r0, #49	@ 0x31
 80054ae:	5c29      	ldrb	r1, [r5, r0]
 80054b0:	0028      	movs	r0, r5
 80054b2:	f7fc f98c 	bl	80017ce <PE_Send_DataMessage>
 80054b6:	2800      	cmp	r0, #0
 80054b8:	d101      	bne.n	80054be <__iar_annotation$$branch+0xcdc>
 80054ba:	205a      	movs	r0, #90	@ 0x5a
 80054bc:	7728      	strb	r0, [r5, #28]
 80054be:	2000      	movs	r0, #0
 80054c0:	2132      	movs	r1, #50	@ 0x32
 80054c2:	5468      	strb	r0, [r5, r1]
 80054c4:	9804      	ldr	r0, [sp, #16]
 80054c6:	b01d      	add	sp, #116	@ 0x74
 80054c8:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

080054cc <.text_19>:
 80054cc:	00008032 	.word	0x00008032

080054d0 <PE_StateMachine_UVDM>:
 80054d0:	2914      	cmp	r1, #20
 80054d2:	d000      	beq.n	80054d6 <PE_StateMachine_UVDM+0x6>
 80054d4:	4770      	bx	lr
 80054d6:	b570      	push	{r4, r5, r6, lr}
 80054d8:	b08c      	sub	sp, #48	@ 0x30
 80054da:	0004      	movs	r4, r0
 80054dc:	68e0      	ldr	r0, [r4, #12]
 80054de:	2800      	cmp	r0, #0
 80054e0:	d035      	beq.n	800554e <PE_StateMachine_UVDM+0x7e>
 80054e2:	6bc0      	ldr	r0, [r0, #60]	@ 0x3c
 80054e4:	2800      	cmp	r0, #0
 80054e6:	d032      	beq.n	800554e <PE_StateMachine_UVDM+0x7e>
 80054e8:	2500      	movs	r5, #0
 80054ea:	4669      	mov	r1, sp
 80054ec:	730d      	strb	r5, [r1, #12]
 80054ee:	a805      	add	r0, sp, #20
 80054f0:	1d03      	adds	r3, r0, #4
 80054f2:	aa03      	add	r2, sp, #12
 80054f4:	a904      	add	r1, sp, #16
 80054f6:	7c20      	ldrb	r0, [r4, #16]
 80054f8:	68e6      	ldr	r6, [r4, #12]
 80054fa:	6bf6      	ldr	r6, [r6, #60]	@ 0x3c
 80054fc:	47b0      	blx	r6
 80054fe:	9804      	ldr	r0, [sp, #16]
 8005500:	49cc      	ldr	r1, [pc, #816]	@ (8005834 <.text_27>)
 8005502:	4001      	ands	r1, r0
 8005504:	9104      	str	r1, [sp, #16]
 8005506:	4668      	mov	r0, sp
 8005508:	7b00      	ldrb	r0, [r0, #12]
 800550a:	1c40      	adds	r0, r0, #1
 800550c:	4669      	mov	r1, sp
 800550e:	7308      	strb	r0, [r1, #12]
 8005510:	9804      	ldr	r0, [sp, #16]
 8005512:	9005      	str	r0, [sp, #20]
 8005514:	6860      	ldr	r0, [r4, #4]
 8005516:	6800      	ldr	r0, [r0, #0]
 8005518:	0741      	lsls	r1, r0, #29
 800551a:	0fc9      	lsrs	r1, r1, #31
 800551c:	d003      	beq.n	8005526 <PE_StateMachine_UVDM+0x56>
 800551e:	6960      	ldr	r0, [r4, #20]
 8005520:	0741      	lsls	r1, r0, #29
 8005522:	0fc8      	lsrs	r0, r1, #31
 8005524:	e000      	b.n	8005528 <PE_StateMachine_UVDM+0x58>
 8005526:	2002      	movs	r0, #2
 8005528:	9002      	str	r0, [sp, #8]
 800552a:	2003      	movs	r0, #3
 800552c:	9001      	str	r0, [sp, #4]
 800552e:	4668      	mov	r0, sp
 8005530:	7b00      	ldrb	r0, [r0, #12]
 8005532:	9000      	str	r0, [sp, #0]
 8005534:	ab05      	add	r3, sp, #20
 8005536:	220f      	movs	r2, #15
 8005538:	2031      	movs	r0, #49	@ 0x31
 800553a:	5c21      	ldrb	r1, [r4, r0]
 800553c:	0020      	movs	r0, r4
 800553e:	f7fc f946 	bl	80017ce <PE_Send_DataMessage>
 8005542:	2800      	cmp	r0, #0
 8005544:	d101      	bne.n	800554a <PE_StateMachine_UVDM+0x7a>
 8005546:	2059      	movs	r0, #89	@ 0x59
 8005548:	7720      	strb	r0, [r4, #28]
 800554a:	2032      	movs	r0, #50	@ 0x32
 800554c:	5425      	strb	r5, [r4, r0]
 800554e:	b00c      	add	sp, #48	@ 0x30
 8005550:	bd70      	pop	{r4, r5, r6, pc}
	...

08005554 <.text_21>:
 8005554:	ffff9fff 	.word	0xffff9fff

08005558 <PE_Check_DataMessageVDM>:
 8005558:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800555a:	2403      	movs	r4, #3
 800555c:	2501      	movs	r5, #1
 800555e:	6801      	ldr	r1, [r0, #0]
 8005560:	6849      	ldr	r1, [r1, #4]
 8005562:	0949      	lsrs	r1, r1, #5
 8005564:	4029      	ands	r1, r5
 8005566:	d01f      	beq.n	80055a8 <PE_Check_DataMessageVDM+0x50>
 8005568:	68c1      	ldr	r1, [r0, #12]
 800556a:	2900      	cmp	r1, #0
 800556c:	d01c      	beq.n	80055a8 <PE_Check_DataMessageVDM+0x50>
 800556e:	6b81      	ldr	r1, [r0, #56]	@ 0x38
 8005570:	788a      	ldrb	r2, [r1, #2]
 8005572:	78cb      	ldrb	r3, [r1, #3]
 8005574:	021b      	lsls	r3, r3, #8
 8005576:	18d2      	adds	r2, r2, r3
 8005578:	790b      	ldrb	r3, [r1, #4]
 800557a:	041b      	lsls	r3, r3, #16
 800557c:	18d2      	adds	r2, r2, r3
 800557e:	7949      	ldrb	r1, [r1, #5]
 8005580:	0609      	lsls	r1, r1, #24
 8005582:	1851      	adds	r1, r2, r1
 8005584:	9100      	str	r1, [sp, #0]
 8005586:	0bca      	lsrs	r2, r1, #15
 8005588:	402a      	ands	r2, r5
 800558a:	d014      	beq.n	80055b6 <PE_Check_DataMessageVDM+0x5e>
 800558c:	2394      	movs	r3, #148	@ 0x94
 800558e:	009b      	lsls	r3, r3, #2
 8005590:	50c1      	str	r1, [r0, r3]
 8005592:	0989      	lsrs	r1, r1, #6
 8005594:	4021      	ands	r1, r4
 8005596:	d107      	bne.n	80055a8 <PE_Check_DataMessageVDM+0x50>
 8005598:	6801      	ldr	r1, [r0, #0]
 800559a:	6849      	ldr	r1, [r1, #4]
 800559c:	0a09      	lsrs	r1, r1, #8
 800559e:	4029      	ands	r1, r5
 80055a0:	d002      	beq.n	80055a8 <PE_Check_DataMessageVDM+0x50>
 80055a2:	f7ff f840 	bl	8004626 <PE_Receive_SVDM>
 80055a6:	bdf1      	pop	{r0, r4, r5, r6, r7, pc}
 80055a8:	6841      	ldr	r1, [r0, #4]
 80055aa:	6809      	ldr	r1, [r1, #0]
 80055ac:	400c      	ands	r4, r1
 80055ae:	2c02      	cmp	r4, #2
 80055b0:	d134      	bne.n	800561c <PE_Check_DataMessageVDM+0xc4>
 80055b2:	7445      	strb	r5, [r0, #17]
 80055b4:	bdf1      	pop	{r0, r4, r5, r6, r7, pc}
 80055b6:	8e81      	ldrh	r1, [r0, #52]	@ 0x34
 80055b8:	0449      	lsls	r1, r1, #17
 80055ba:	0f49      	lsrs	r1, r1, #29
 80055bc:	1e49      	subs	r1, r1, #1
 80055be:	4ab1      	ldr	r2, [pc, #708]	@ (8005884 <.text_29>)
 80055c0:	5481      	strb	r1, [r0, r2]
 80055c2:	0006      	movs	r6, r0
 80055c4:	2000      	movs	r0, #0
 80055c6:	e00f      	b.n	80055e8 <PE_Check_DataMessageVDM+0x90>
 80055c8:	6bb1      	ldr	r1, [r6, #56]	@ 0x38
 80055ca:	0082      	lsls	r2, r0, #2
 80055cc:	1889      	adds	r1, r1, r2
 80055ce:	798a      	ldrb	r2, [r1, #6]
 80055d0:	79cf      	ldrb	r7, [r1, #7]
 80055d2:	023f      	lsls	r7, r7, #8
 80055d4:	19d2      	adds	r2, r2, r7
 80055d6:	7a0f      	ldrb	r7, [r1, #8]
 80055d8:	043f      	lsls	r7, r7, #16
 80055da:	19d2      	adds	r2, r2, r7
 80055dc:	7a49      	ldrb	r1, [r1, #9]
 80055de:	0609      	lsls	r1, r1, #24
 80055e0:	1851      	adds	r1, r2, r1
 80055e2:	0082      	lsls	r2, r0, #2
 80055e4:	5099      	str	r1, [r3, r2]
 80055e6:	1c40      	adds	r0, r0, #1
 80055e8:	49a7      	ldr	r1, [pc, #668]	@ (8005888 <.text_30>)
 80055ea:	1873      	adds	r3, r6, r1
 80055ec:	3118      	adds	r1, #24
 80055ee:	1872      	adds	r2, r6, r1
 80055f0:	7811      	ldrb	r1, [r2, #0]
 80055f2:	4288      	cmp	r0, r1
 80055f4:	d3e8      	bcc.n	80055c8 <PE_Check_DataMessageVDM+0x70>
 80055f6:	9900      	ldr	r1, [sp, #0]
 80055f8:	68f0      	ldr	r0, [r6, #12]
 80055fa:	2800      	cmp	r0, #0
 80055fc:	d008      	beq.n	8005610 <PE_Check_DataMessageVDM+0xb8>
 80055fe:	6c07      	ldr	r7, [r0, #64]	@ 0x40
 8005600:	2f00      	cmp	r7, #0
 8005602:	d005      	beq.n	8005610 <PE_Check_DataMessageVDM+0xb8>
 8005604:	7c30      	ldrb	r0, [r6, #16]
 8005606:	47b8      	blx	r7
 8005608:	2800      	cmp	r0, #0
 800560a:	d101      	bne.n	8005610 <PE_Check_DataMessageVDM+0xb8>
 800560c:	7474      	strb	r4, [r6, #17]
 800560e:	bdf1      	pop	{r0, r4, r5, r6, r7, pc}
 8005610:	6870      	ldr	r0, [r6, #4]
 8005612:	6800      	ldr	r0, [r0, #0]
 8005614:	4004      	ands	r4, r0
 8005616:	2c02      	cmp	r4, #2
 8005618:	d100      	bne.n	800561c <PE_Check_DataMessageVDM+0xc4>
 800561a:	7475      	strb	r5, [r6, #17]
 800561c:	bdf1      	pop	{r0, r4, r5, r6, r7, pc}
	...

08005620 <.text_23>:
 8005620:	0000801e 	.word	0x0000801e

08005624 <.text_24>:
 8005624:	fffff8ff 	.word	0xfffff8ff

08005628 <PE_SVDM_CheckIdentity>:
 8005628:	b5fc      	push	{r2, r3, r4, r5, r6, r7, lr}
 800562a:	0003      	movs	r3, r0
 800562c:	2000      	movs	r0, #0
 800562e:	4c97      	ldr	r4, [pc, #604]	@ (800588c <.text_31>)
 8005630:	009b      	lsls	r3, r3, #2
 8005632:	58e3      	ldr	r3, [r4, r3]
 8005634:	9301      	str	r3, [sp, #4]
 8005636:	8e9b      	ldrh	r3, [r3, #52]	@ 0x34
 8005638:	045b      	lsls	r3, r3, #17
 800563a:	0f5b      	lsrs	r3, r3, #29
 800563c:	1e5c      	subs	r4, r3, #1
 800563e:	b2e3      	uxtb	r3, r4
 8005640:	2b03      	cmp	r3, #3
 8005642:	d200      	bcs.n	8005646 <PE_SVDM_CheckIdentity+0x1e>
 8005644:	e0b5      	b.n	80057b2 <PE_SVDM_CheckIdentity+0x18a>
 8005646:	000b      	movs	r3, r1
 8005648:	7819      	ldrb	r1, [r3, #0]
 800564a:	785d      	ldrb	r5, [r3, #1]
 800564c:	022d      	lsls	r5, r5, #8
 800564e:	1949      	adds	r1, r1, r5
 8005650:	789d      	ldrb	r5, [r3, #2]
 8005652:	042d      	lsls	r5, r5, #16
 8005654:	1949      	adds	r1, r1, r5
 8005656:	78dd      	ldrb	r5, [r3, #3]
 8005658:	062d      	lsls	r5, r5, #24
 800565a:	194d      	adds	r5, r1, r5
 800565c:	6015      	str	r5, [r2, #0]
 800565e:	7919      	ldrb	r1, [r3, #4]
 8005660:	795e      	ldrb	r6, [r3, #5]
 8005662:	0236      	lsls	r6, r6, #8
 8005664:	1989      	adds	r1, r1, r6
 8005666:	799e      	ldrb	r6, [r3, #6]
 8005668:	0436      	lsls	r6, r6, #16
 800566a:	1989      	adds	r1, r1, r6
 800566c:	79de      	ldrb	r6, [r3, #7]
 800566e:	0636      	lsls	r6, r6, #24
 8005670:	1989      	adds	r1, r1, r6
 8005672:	6051      	str	r1, [r2, #4]
 8005674:	2108      	movs	r1, #8
 8005676:	7a1e      	ldrb	r6, [r3, #8]
 8005678:	7a5f      	ldrb	r7, [r3, #9]
 800567a:	023f      	lsls	r7, r7, #8
 800567c:	19f6      	adds	r6, r6, r7
 800567e:	7a9f      	ldrb	r7, [r3, #10]
 8005680:	043f      	lsls	r7, r7, #16
 8005682:	19f6      	adds	r6, r6, r7
 8005684:	7adf      	ldrb	r7, [r3, #11]
 8005686:	063f      	lsls	r7, r7, #24
 8005688:	19f6      	adds	r6, r6, r7
 800568a:	6096      	str	r6, [r2, #8]
 800568c:	1ee4      	subs	r4, r4, #3
 800568e:	2620      	movs	r6, #32
 8005690:	5d97      	ldrb	r7, [r2, r6]
 8005692:	26e0      	movs	r6, #224	@ 0xe0
 8005694:	403e      	ands	r6, r7
 8005696:	466f      	mov	r7, sp
 8005698:	703e      	strb	r6, [r7, #0]
 800569a:	466e      	mov	r6, sp
 800569c:	7836      	ldrb	r6, [r6, #0]
 800569e:	2720      	movs	r7, #32
 80056a0:	55d6      	strb	r6, [r2, r7]
 80056a2:	0626      	lsls	r6, r4, #24
 80056a4:	d022      	beq.n	80056ec <PE_SVDM_CheckIdentity+0xc4>
 80056a6:	1e66      	subs	r6, r4, #1
 80056a8:	466f      	mov	r7, sp
 80056aa:	707e      	strb	r6, [r7, #1]
 80056ac:	00ae      	lsls	r6, r5, #2
 80056ae:	0f76      	lsrs	r6, r6, #29
 80056b0:	2e05      	cmp	r6, #5
 80056b2:	d827      	bhi.n	8005704 <PE_SVDM_CheckIdentity+0xdc>
 80056b4:	a701      	add	r7, pc, #4	@ (adr r7, 80056bc <PE_SVDM_CheckIdentity+0x94>)
 80056b6:	5dbf      	ldrb	r7, [r7, r6]
 80056b8:	44bf      	add	pc, r7
 80056ba:	bf00      	nop
 80056bc:	5a060632 	.word	0x5a060632
 80056c0:	a680      	.short	0xa680
 80056c2:	210c      	movs	r1, #12
 80056c4:	466c      	mov	r4, sp
 80056c6:	7824      	ldrb	r4, [r4, #0]
 80056c8:	2608      	movs	r6, #8
 80056ca:	4326      	orrs	r6, r4
 80056cc:	2420      	movs	r4, #32
 80056ce:	5516      	strb	r6, [r2, r4]
 80056d0:	7b1c      	ldrb	r4, [r3, #12]
 80056d2:	7b5e      	ldrb	r6, [r3, #13]
 80056d4:	0236      	lsls	r6, r6, #8
 80056d6:	19a4      	adds	r4, r4, r6
 80056d8:	7b9e      	ldrb	r6, [r3, #14]
 80056da:	0436      	lsls	r6, r6, #16
 80056dc:	19a4      	adds	r4, r4, r6
 80056de:	7bde      	ldrb	r6, [r3, #15]
 80056e0:	0636      	lsls	r6, r6, #24
 80056e2:	19a4      	adds	r4, r4, r6
 80056e4:	6194      	str	r4, [r2, #24]
 80056e6:	466c      	mov	r4, sp
 80056e8:	7864      	ldrb	r4, [r4, #1]
 80056ea:	0026      	movs	r6, r4
 80056ec:	d062      	beq.n	80057b4 <PE_SVDM_CheckIdentity+0x18c>
 80056ee:	9e01      	ldr	r6, [sp, #4]
 80056f0:	8eb6      	ldrh	r6, [r6, #52]	@ 0x34
 80056f2:	0636      	lsls	r6, r6, #24
 80056f4:	0fb6      	lsrs	r6, r6, #30
 80056f6:	2e02      	cmp	r6, #2
 80056f8:	d35c      	bcc.n	80057b4 <PE_SVDM_CheckIdentity+0x18c>
 80056fa:	01ad      	lsls	r5, r5, #6
 80056fc:	0f6d      	lsrs	r5, r5, #29
 80056fe:	d059      	beq.n	80057b4 <PE_SVDM_CheckIdentity+0x18c>
 8005700:	1e6d      	subs	r5, r5, #1
 8005702:	2d02      	cmp	r5, #2
 8005704:	d855      	bhi.n	80057b2 <PE_SVDM_CheckIdentity+0x18a>
 8005706:	2520      	movs	r5, #32
 8005708:	5d55      	ldrb	r5, [r2, r5]
 800570a:	08ef      	lsrs	r7, r5, #3
 800570c:	07ff      	lsls	r7, r7, #31
 800570e:	d53b      	bpl.n	8005788 <PE_SVDM_CheckIdentity+0x160>
 8005710:	3108      	adds	r1, #8
 8005712:	1e64      	subs	r4, r4, #1
 8005714:	e039      	b.n	800578a <PE_SVDM_CheckIdentity+0x162>
 8005716:	210c      	movs	r1, #12
 8005718:	466c      	mov	r4, sp
 800571a:	7824      	ldrb	r4, [r4, #0]
 800571c:	2601      	movs	r6, #1
 800571e:	4326      	orrs	r6, r4
 8005720:	2420      	movs	r4, #32
 8005722:	5516      	strb	r6, [r2, r4]
 8005724:	7b1c      	ldrb	r4, [r3, #12]
 8005726:	7b5e      	ldrb	r6, [r3, #13]
 8005728:	0236      	lsls	r6, r6, #8
 800572a:	19a4      	adds	r4, r4, r6
 800572c:	7b9e      	ldrb	r6, [r3, #14]
 800572e:	0436      	lsls	r6, r6, #16
 8005730:	19a4      	adds	r4, r4, r6
 8005732:	7bde      	ldrb	r6, [r3, #15]
 8005734:	0636      	lsls	r6, r6, #24
 8005736:	19a4      	adds	r4, r4, r6
 8005738:	60d4      	str	r4, [r2, #12]
 800573a:	e7d4      	b.n	80056e6 <PE_SVDM_CheckIdentity+0xbe>
 800573c:	210c      	movs	r1, #12
 800573e:	466c      	mov	r4, sp
 8005740:	7824      	ldrb	r4, [r4, #0]
 8005742:	2604      	movs	r6, #4
 8005744:	4326      	orrs	r6, r4
 8005746:	2420      	movs	r4, #32
 8005748:	5516      	strb	r6, [r2, r4]
 800574a:	7b1c      	ldrb	r4, [r3, #12]
 800574c:	7b5e      	ldrb	r6, [r3, #13]
 800574e:	0236      	lsls	r6, r6, #8
 8005750:	19a4      	adds	r4, r4, r6
 8005752:	7b9e      	ldrb	r6, [r3, #14]
 8005754:	0436      	lsls	r6, r6, #16
 8005756:	19a4      	adds	r4, r4, r6
 8005758:	7bde      	ldrb	r6, [r3, #15]
 800575a:	0636      	lsls	r6, r6, #24
 800575c:	19a4      	adds	r4, r4, r6
 800575e:	6154      	str	r4, [r2, #20]
 8005760:	e7c1      	b.n	80056e6 <PE_SVDM_CheckIdentity+0xbe>
 8005762:	210c      	movs	r1, #12
 8005764:	466c      	mov	r4, sp
 8005766:	7824      	ldrb	r4, [r4, #0]
 8005768:	2602      	movs	r6, #2
 800576a:	4326      	orrs	r6, r4
 800576c:	2420      	movs	r4, #32
 800576e:	5516      	strb	r6, [r2, r4]
 8005770:	7b1c      	ldrb	r4, [r3, #12]
 8005772:	7b5e      	ldrb	r6, [r3, #13]
 8005774:	0236      	lsls	r6, r6, #8
 8005776:	19a4      	adds	r4, r4, r6
 8005778:	7b9e      	ldrb	r6, [r3, #14]
 800577a:	0436      	lsls	r6, r6, #16
 800577c:	19a4      	adds	r4, r4, r6
 800577e:	7bde      	ldrb	r6, [r3, #15]
 8005780:	0636      	lsls	r6, r6, #24
 8005782:	19a4      	adds	r4, r4, r6
 8005784:	6114      	str	r4, [r2, #16]
 8005786:	e7ae      	b.n	80056e6 <PE_SVDM_CheckIdentity+0xbe>
 8005788:	1d09      	adds	r1, r1, #4
 800578a:	b2e4      	uxtb	r4, r4
 800578c:	2c01      	cmp	r4, #1
 800578e:	d110      	bne.n	80057b2 <PE_SVDM_CheckIdentity+0x18a>
 8005790:	2410      	movs	r4, #16
 8005792:	432c      	orrs	r4, r5
 8005794:	2520      	movs	r5, #32
 8005796:	5554      	strb	r4, [r2, r5]
 8005798:	1859      	adds	r1, r3, r1
 800579a:	780b      	ldrb	r3, [r1, #0]
 800579c:	784c      	ldrb	r4, [r1, #1]
 800579e:	0224      	lsls	r4, r4, #8
 80057a0:	191b      	adds	r3, r3, r4
 80057a2:	788c      	ldrb	r4, [r1, #2]
 80057a4:	0424      	lsls	r4, r4, #16
 80057a6:	191b      	adds	r3, r3, r4
 80057a8:	78c9      	ldrb	r1, [r1, #3]
 80057aa:	0609      	lsls	r1, r1, #24
 80057ac:	1859      	adds	r1, r3, r1
 80057ae:	61d1      	str	r1, [r2, #28]
 80057b0:	bdf6      	pop	{r1, r2, r4, r5, r6, r7, pc}
 80057b2:	2002      	movs	r0, #2
 80057b4:	bdf6      	pop	{r1, r2, r4, r5, r6, r7, pc}

080057b6 <PE_SVDM_CheckSVIDs>:
 80057b6:	b5f0      	push	{r4, r5, r6, r7, lr}
 80057b8:	4b34      	ldr	r3, [pc, #208]	@ (800588c <.text_31>)
 80057ba:	0080      	lsls	r0, r0, #2
 80057bc:	5818      	ldr	r0, [r3, r0]
 80057be:	8e80      	ldrh	r0, [r0, #52]	@ 0x34
 80057c0:	0440      	lsls	r0, r0, #17
 80057c2:	0f40      	lsrs	r0, r0, #29
 80057c4:	1e46      	subs	r6, r0, #1
 80057c6:	b2f6      	uxtb	r6, r6
 80057c8:	2000      	movs	r0, #0
 80057ca:	2500      	movs	r5, #0
 80057cc:	7610      	strb	r0, [r2, #24]
 80057ce:	7650      	strb	r0, [r2, #25]
 80057d0:	000b      	movs	r3, r1
 80057d2:	0014      	movs	r4, r2
 80057d4:	0031      	movs	r1, r6
 80057d6:	5c1a      	ldrb	r2, [r3, r0]
 80057d8:	1c5e      	adds	r6, r3, #1
 80057da:	5c36      	ldrb	r6, [r6, r0]
 80057dc:	0236      	lsls	r6, r6, #8
 80057de:	1992      	adds	r2, r2, r6
 80057e0:	7e26      	ldrb	r6, [r4, #24]
 80057e2:	0076      	lsls	r6, r6, #1
 80057e4:	53a2      	strh	r2, [r4, r6]
 80057e6:	7e26      	ldrb	r6, [r4, #24]
 80057e8:	2201      	movs	r2, #1
 80057ea:	0077      	lsls	r7, r6, #1
 80057ec:	5be7      	ldrh	r7, [r4, r7]
 80057ee:	2f00      	cmp	r7, #0
 80057f0:	d002      	beq.n	80057f8 <PE_SVDM_CheckSVIDs+0x42>
 80057f2:	1c76      	adds	r6, r6, #1
 80057f4:	7626      	strb	r6, [r4, #24]
 80057f6:	e001      	b.n	80057fc <PE_SVDM_CheckSVIDs+0x46>
 80057f8:	2501      	movs	r5, #1
 80057fa:	7662      	strb	r2, [r4, #25]
 80057fc:	1c80      	adds	r0, r0, #2
 80057fe:	b2c0      	uxtb	r0, r0
 8005800:	5c1e      	ldrb	r6, [r3, r0]
 8005802:	1c5f      	adds	r7, r3, #1
 8005804:	5c3f      	ldrb	r7, [r7, r0]
 8005806:	023f      	lsls	r7, r7, #8
 8005808:	19f6      	adds	r6, r6, r7
 800580a:	7e27      	ldrb	r7, [r4, #24]
 800580c:	007f      	lsls	r7, r7, #1
 800580e:	53e6      	strh	r6, [r4, r7]
 8005810:	7e26      	ldrb	r6, [r4, #24]
 8005812:	0077      	lsls	r7, r6, #1
 8005814:	5be7      	ldrh	r7, [r4, r7]
 8005816:	2f00      	cmp	r7, #0
 8005818:	d002      	beq.n	8005820 <PE_SVDM_CheckSVIDs+0x6a>
 800581a:	1c76      	adds	r6, r6, #1
 800581c:	7626      	strb	r6, [r4, #24]
 800581e:	e001      	b.n	8005824 <PE_SVDM_CheckSVIDs+0x6e>
 8005820:	2501      	movs	r5, #1
 8005822:	7662      	strb	r2, [r4, #25]
 8005824:	1c80      	adds	r0, r0, #2
 8005826:	b2c0      	uxtb	r0, r0
 8005828:	008a      	lsls	r2, r1, #2
 800582a:	4290      	cmp	r0, r2
 800582c:	d201      	bcs.n	8005832 <PE_SVDM_CheckSVIDs+0x7c>
 800582e:	002a      	movs	r2, r5
 8005830:	d0d1      	beq.n	80057d6 <PE_SVDM_CheckSVIDs+0x20>
 8005832:	bdf0      	pop	{r4, r5, r6, r7, pc}

08005834 <.text_27>:
 8005834:	ffff7fff 	.word	0xffff7fff

08005838 <PE_SVDM_CheckModes>:
 8005838:	b530      	push	{r4, r5, lr}
 800583a:	4c14      	ldr	r4, [pc, #80]	@ (800588c <.text_31>)
 800583c:	0080      	lsls	r0, r0, #2
 800583e:	5820      	ldr	r0, [r4, r0]
 8005840:	8e80      	ldrh	r0, [r0, #52]	@ 0x34
 8005842:	0440      	lsls	r0, r0, #17
 8005844:	0f40      	lsrs	r0, r0, #29
 8005846:	1e40      	subs	r0, r0, #1
 8005848:	b2c0      	uxtb	r0, r0
 800584a:	2400      	movs	r4, #0
 800584c:	8399      	strh	r1, [r3, #28]
 800584e:	601c      	str	r4, [r3, #0]
 8005850:	5d11      	ldrb	r1, [r2, r4]
 8005852:	1915      	adds	r5, r2, r4
 8005854:	786d      	ldrb	r5, [r5, #1]
 8005856:	022d      	lsls	r5, r5, #8
 8005858:	1949      	adds	r1, r1, r5
 800585a:	1915      	adds	r5, r2, r4
 800585c:	78ad      	ldrb	r5, [r5, #2]
 800585e:	042d      	lsls	r5, r5, #16
 8005860:	1949      	adds	r1, r1, r5
 8005862:	1915      	adds	r5, r2, r4
 8005864:	78ed      	ldrb	r5, [r5, #3]
 8005866:	062d      	lsls	r5, r5, #24
 8005868:	1949      	adds	r1, r1, r5
 800586a:	681d      	ldr	r5, [r3, #0]
 800586c:	00ad      	lsls	r5, r5, #2
 800586e:	195d      	adds	r5, r3, r5
 8005870:	6069      	str	r1, [r5, #4]
 8005872:	6819      	ldr	r1, [r3, #0]
 8005874:	1c49      	adds	r1, r1, #1
 8005876:	6019      	str	r1, [r3, #0]
 8005878:	1d24      	adds	r4, r4, #4
 800587a:	b2e4      	uxtb	r4, r4
 800587c:	0081      	lsls	r1, r0, #2
 800587e:	428c      	cmp	r4, r1
 8005880:	d3e6      	bcc.n	8005850 <PE_SVDM_CheckModes+0x18>
 8005882:	bd30      	pop	{r4, r5, pc}

08005884 <.text_29>:
 8005884:	000004ac 	.word	0x000004ac

08005888 <.text_30>:
 8005888:	00000494 	.word	0x00000494

0800588c <.text_31>:
 800588c:	2000017c 	.word	0x2000017c

08005890 <USBPD_PRL_TimerCounter>:
 8005890:	4954      	ldr	r1, [pc, #336]	@ (80059e4 <.text_15>)
 8005892:	0080      	lsls	r0, r0, #2
 8005894:	1808      	adds	r0, r1, r0
 8005896:	6801      	ldr	r1, [r0, #0]
 8005898:	790a      	ldrb	r2, [r1, #4]
 800589a:	2a00      	cmp	r2, #0
 800589c:	d002      	beq.n	80058a4 <USBPD_PRL_TimerCounter+0x14>
 800589e:	790a      	ldrb	r2, [r1, #4]
 80058a0:	1e52      	subs	r2, r2, #1
 80058a2:	710a      	strb	r2, [r1, #4]
 80058a4:	6800      	ldr	r0, [r0, #0]
 80058a6:	7841      	ldrb	r1, [r0, #1]
 80058a8:	2900      	cmp	r1, #0
 80058aa:	d001      	beq.n	80058b0 <USBPD_PRL_TimerCounter+0x20>
 80058ac:	1e49      	subs	r1, r1, #1
 80058ae:	7041      	strb	r1, [r0, #1]
 80058b0:	4770      	bx	lr
	...

080058b4 <USBPD_PRL_Init>:
 80058b4:	b5f3      	push	{r0, r1, r4, r5, r6, r7, lr}
 80058b6:	b081      	sub	sp, #4
 80058b8:	0014      	movs	r4, r2
 80058ba:	001d      	movs	r5, r3
 80058bc:	2616      	movs	r6, #22
 80058be:	209c      	movs	r0, #156	@ 0x9c
 80058c0:	0040      	lsls	r0, r0, #1
 80058c2:	f010 fe81 	bl	80165c8 <malloc>
 80058c6:	0007      	movs	r7, r0
 80058c8:	d01e      	beq.n	8005908 <USBPD_PRL_Init+0x54>
 80058ca:	9e02      	ldr	r6, [sp, #8]
 80058cc:	219c      	movs	r1, #156	@ 0x9c
 80058ce:	0049      	lsls	r1, r1, #1
 80058d0:	f010 ff87 	bl	80167e2 <__aeabi_memclr>
 80058d4:	220f      	movs	r2, #15
 80058d6:	2103      	movs	r1, #3
 80058d8:	1db8      	adds	r0, r7, #6
 80058da:	f010 ff7b 	bl	80167d4 <__aeabi_memset>
 80058de:	4841      	ldr	r0, [pc, #260]	@ (80059e4 <.text_15>)
 80058e0:	4669      	mov	r1, sp
 80058e2:	7909      	ldrb	r1, [r1, #4]
 80058e4:	0089      	lsls	r1, r1, #2
 80058e6:	5047      	str	r7, [r0, r1]
 80058e8:	62bc      	str	r4, [r7, #40]	@ 0x28
 80058ea:	62fd      	str	r5, [r7, #44]	@ 0x2c
 80058ec:	2001      	movs	r0, #1
 80058ee:	9000      	str	r0, [sp, #0]
 80058f0:	6870      	ldr	r0, [r6, #4]
 80058f2:	0743      	lsls	r3, r0, #29
 80058f4:	0fdb      	lsrs	r3, r3, #31
 80058f6:	003a      	movs	r2, r7
 80058f8:	3230      	adds	r2, #48	@ 0x30
 80058fa:	bf00      	nop
 80058fc:	a103      	add	r1, pc, #12	@ (adr r1, 800590c <USBPD_PRL_Init::PRL_PhyCallbacks>)
 80058fe:	4668      	mov	r0, sp
 8005900:	7900      	ldrb	r0, [r0, #4]
 8005902:	f009 fea3 	bl	800f64c <USBPD_PHY_Init>
 8005906:	0006      	movs	r6, r0
 8005908:	0030      	movs	r0, r6
 800590a:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}

0800590c <USBPD_PRL_Init::PRL_PhyCallbacks>:
 800590c:	5f45 0800 629d 0800 62f7 0800 6311 0800     E_...b...b...c..
 800591c:	6319 0800 5a05 0800                         .c...Z..

08005924 <USBPD_PRL_GetMemoryConsumption>:
 8005924:	20ea      	movs	r0, #234	@ 0xea
 8005926:	0080      	lsls	r0, r0, #2
 8005928:	4770      	bx	lr

0800592a <USBPD_PRL_SetHeader>:
 800592a:	b530      	push	{r4, r5, lr}
 800592c:	4c2d      	ldr	r4, [pc, #180]	@ (80059e4 <.text_15>)
 800592e:	0080      	lsls	r0, r0, #2
 8005930:	5820      	ldr	r0, [r4, r0]
 8005932:	8a44      	ldrh	r4, [r0, #18]
 8005934:	4d2c      	ldr	r5, [pc, #176]	@ (80059e8 <.text_16>)
 8005936:	4025      	ands	r5, r4
 8005938:	0209      	lsls	r1, r1, #8
 800593a:	2480      	movs	r4, #128	@ 0x80
 800593c:	0064      	lsls	r4, r4, #1
 800593e:	4021      	ands	r1, r4
 8005940:	4329      	orrs	r1, r5
 8005942:	8241      	strh	r1, [r0, #18]
 8005944:	4c29      	ldr	r4, [pc, #164]	@ (80059ec <.text_17>)
 8005946:	400c      	ands	r4, r1
 8005948:	0151      	lsls	r1, r2, #5
 800594a:	2220      	movs	r2, #32
 800594c:	4011      	ands	r1, r2
 800594e:	4321      	orrs	r1, r4
 8005950:	8241      	strh	r1, [r0, #18]
 8005952:	4a27      	ldr	r2, [pc, #156]	@ (80059f0 <.text_18>)
 8005954:	400a      	ands	r2, r1
 8005956:	0199      	lsls	r1, r3, #6
 8005958:	23c0      	movs	r3, #192	@ 0xc0
 800595a:	400b      	ands	r3, r1
 800595c:	4313      	orrs	r3, r2
 800595e:	8243      	strh	r3, [r0, #18]
 8005960:	bd30      	pop	{r4, r5, pc}

08005962 <USBPD_PRL_SetHeaderPowerRole>:
 8005962:	4a20      	ldr	r2, [pc, #128]	@ (80059e4 <.text_15>)
 8005964:	0080      	lsls	r0, r0, #2
 8005966:	5810      	ldr	r0, [r2, r0]
 8005968:	8a42      	ldrh	r2, [r0, #18]
 800596a:	4b1f      	ldr	r3, [pc, #124]	@ (80059e8 <.text_16>)
 800596c:	4013      	ands	r3, r2
 800596e:	0209      	lsls	r1, r1, #8
 8005970:	2280      	movs	r2, #128	@ 0x80
 8005972:	0052      	lsls	r2, r2, #1
 8005974:	e007      	b.n	8005986 <.text_10>

08005976 <USBPD_PRL_SetHeaderDataRole>:
 8005976:	4a1b      	ldr	r2, [pc, #108]	@ (80059e4 <.text_15>)
 8005978:	0080      	lsls	r0, r0, #2
 800597a:	5810      	ldr	r0, [r2, r0]
 800597c:	8a42      	ldrh	r2, [r0, #18]
 800597e:	4b1b      	ldr	r3, [pc, #108]	@ (80059ec <.text_17>)
 8005980:	4013      	ands	r3, r2
 8005982:	0149      	lsls	r1, r1, #5
 8005984:	2220      	movs	r2, #32

08005986 <.text_10>:
 8005986:	4011      	ands	r1, r2
 8005988:	4319      	orrs	r1, r3
 800598a:	8241      	strh	r1, [r0, #18]
 800598c:	4770      	bx	lr

0800598e <USBPD_PRL_SetHeaderSpecification>:
 800598e:	4a15      	ldr	r2, [pc, #84]	@ (80059e4 <.text_15>)
 8005990:	0080      	lsls	r0, r0, #2
 8005992:	5810      	ldr	r0, [r2, r0]
 8005994:	8a42      	ldrh	r2, [r0, #18]
 8005996:	4b16      	ldr	r3, [pc, #88]	@ (80059f0 <.text_18>)
 8005998:	4013      	ands	r3, r2
 800599a:	0189      	lsls	r1, r1, #6
 800599c:	22c0      	movs	r2, #192	@ 0xc0
 800599e:	400a      	ands	r2, r1
 80059a0:	431a      	orrs	r2, r3
 80059a2:	8242      	strh	r2, [r0, #18]
 80059a4:	4770      	bx	lr

080059a6 <USBPD_PRL_CBL_SetHeaderSpecification>:
 80059a6:	4a0f      	ldr	r2, [pc, #60]	@ (80059e4 <.text_15>)
 80059a8:	0080      	lsls	r0, r0, #2
 80059aa:	5810      	ldr	r0, [r2, r0]
 80059ac:	018a      	lsls	r2, r1, #6
 80059ae:	21c0      	movs	r1, #192	@ 0xc0
 80059b0:	4011      	ands	r1, r2
 80059b2:	4a0f      	ldr	r2, [pc, #60]	@ (80059f0 <.text_18>)
 80059b4:	8a83      	ldrh	r3, [r0, #20]
 80059b6:	4013      	ands	r3, r2
 80059b8:	430b      	orrs	r3, r1
 80059ba:	8283      	strh	r3, [r0, #20]
 80059bc:	8ac3      	ldrh	r3, [r0, #22]
 80059be:	401a      	ands	r2, r3
 80059c0:	4311      	orrs	r1, r2
 80059c2:	82c1      	strh	r1, [r0, #22]
 80059c4:	4770      	bx	lr

080059c6 <USBPD_PRL_SRCSetSinkNG>:
 80059c6:	b580      	push	{r7, lr}
 80059c8:	f009 ff35 	bl	800f836 <USBPD_PHY_SetResistor_SinkTxNG>
 80059cc:	bd01      	pop	{r0, pc}

080059ce <USBPD_PRL_SRCReleaseSinkNG>:
 80059ce:	b510      	push	{r4, lr}
 80059d0:	0004      	movs	r4, r0
 80059d2:	f009 ff3f 	bl	800f854 <USBPD_PHY_SetResistor_SinkTxOK>
 80059d6:	2000      	movs	r0, #0
 80059d8:	4902      	ldr	r1, [pc, #8]	@ (80059e4 <.text_15>)
 80059da:	00a2      	lsls	r2, r4, #2
 80059dc:	5889      	ldr	r1, [r1, r2]
 80059de:	7148      	strb	r0, [r1, #5]
 80059e0:	bd10      	pop	{r4, pc}
	...

080059e4 <.text_15>:
 80059e4:	20000188 	.word	0x20000188

080059e8 <.text_16>:
 80059e8:	0000feff 	.word	0x0000feff

080059ec <.text_17>:
 80059ec:	0000ffdf 	.word	0x0000ffdf

080059f0 <.text_18>:
 80059f0:	0000ff3f 	.word	0x0000ff3f

080059f4 <USBPD_PRL_IsResistor_SinkTxOK>:
 80059f4:	b580      	push	{r7, lr}
 80059f6:	f009 ff53 	bl	800f8a0 <USBPD_PHY_IsResistor_SinkTxOk>
 80059fa:	bd02      	pop	{r1, pc}

080059fc <USBPD_PRL_FastRoleSwapSignalling>:
 80059fc:	b580      	push	{r7, lr}
 80059fe:	f009 ff5f 	bl	800f8c0 <USBPD_PHY_FastRoleSwapSignalling>
 8005a02:	bd01      	pop	{r0, pc}

08005a04 <PRL_FastRoleSwapReception>:
 8005a04:	b580      	push	{r7, lr}
 8005a06:	f7fb fa4d 	bl	8000ea4 <PE_PRL_FastRoleSwapReception>
 8005a0a:	bd01      	pop	{r0, pc}

08005a0c <USBPD_PRL_SOPCapability>:
 8005a0c:	b580      	push	{r7, lr}
 8005a0e:	f009 ff31 	bl	800f874 <USBPD_PHY_SOPSupported>
 8005a12:	bd01      	pop	{r0, pc}

08005a14 <USBPD_PRL_SendMessage>:
 8005a14:	b5f5      	push	{r0, r2, r4, r5, r6, r7, lr}
 8005a16:	b087      	sub	sp, #28
 8005a18:	2503      	movs	r5, #3
 8005a1a:	4668      	mov	r0, sp
 8005a1c:	7f00      	ldrb	r0, [r0, #28]
 8005a1e:	9005      	str	r0, [sp, #20]
 8005a20:	48ca      	ldr	r0, [pc, #808]	@ (8005d4c <USBPD_PRL_SendMessage+0x338>)
 8005a22:	9a05      	ldr	r2, [sp, #20]
 8005a24:	0092      	lsls	r2, r2, #2
 8005a26:	1880      	adds	r0, r0, r2
 8005a28:	9000      	str	r0, [sp, #0]
 8005a2a:	6800      	ldr	r0, [r0, #0]
 8005a2c:	0004      	movs	r4, r0
 8005a2e:	7962      	ldrb	r2, [r4, #5]
 8005a30:	2a00      	cmp	r2, #0
 8005a32:	d004      	beq.n	8005a3e <USBPD_PRL_SendMessage+0x2a>
 8005a34:	7a62      	ldrb	r2, [r4, #9]
 8005a36:	2a00      	cmp	r2, #0
 8005a38:	d101      	bne.n	8005a3e <USBPD_PRL_SendMessage+0x2a>
 8005a3a:	220f      	movs	r2, #15
 8005a3c:	7142      	strb	r2, [r0, #5]
 8005a3e:	466a      	mov	r2, sp
 8005a40:	7111      	strb	r1, [r2, #4]
 8005a42:	4669      	mov	r1, sp
 8005a44:	7909      	ldrb	r1, [r1, #4]
 8005a46:	9104      	str	r1, [sp, #16]
 8005a48:	1861      	adds	r1, r4, r1
 8005a4a:	9a05      	ldr	r2, [sp, #20]
 8005a4c:	0052      	lsls	r2, r2, #1
 8005a4e:	1c52      	adds	r2, r2, #1
 8005a50:	466e      	mov	r6, sp
 8005a52:	7172      	strb	r2, [r6, #5]
 8005a54:	9a04      	ldr	r2, [sp, #16]
 8005a56:	0052      	lsls	r2, r2, #1
 8005a58:	9203      	str	r2, [sp, #12]
 8005a5a:	2600      	movs	r6, #0
 8005a5c:	9302      	str	r3, [sp, #8]
 8005a5e:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8005a60:	7963      	ldrb	r3, [r4, #5]
 8005a62:	2b10      	cmp	r3, #16
 8005a64:	d900      	bls.n	8005a68 <USBPD_PRL_SendMessage+0x54>
 8005a66:	e1f6      	b.n	8005e56 <USBPD_PRL_SendMessage+0x442>
 8005a68:	a701      	add	r7, pc, #4	@ (adr r7, 8005a70 <USBPD_PRL_SendMessage+0x5c>)
 8005a6a:	005b      	lsls	r3, r3, #1
 8005a6c:	5aff      	ldrh	r7, [r7, r3]
 8005a6e:	44bf      	add	pc, r7
 8005a70:	00480020 	.word	0x00480020
 8005a74:	03e4005e 	.word	0x03e4005e
 8005a78:	00a8006a 	.word	0x00a8006a
 8005a7c:	015a0086 	.word	0x015a0086
 8005a80:	03e403e4 	.word	0x03e403e4
 8005a84:	030802de 	.word	0x030802de
 8005a88:	03560334 	.word	0x03560334
 8005a8c:	03de03e4 	.word	0x03de03e4
 8005a90:	03a6      	.short	0x03a6
 8005a92:	f3ef 8710 	mrs	r7, PRIMASK
 8005a96:	b672      	cpsid	i
 8005a98:	4668      	mov	r0, sp
 8005a9a:	7f00      	ldrb	r0, [r0, #28]
 8005a9c:	f7fb f8b4 	bl	8000c08 <PE_PRL_Control_RxEvent>
 8005aa0:	2800      	cmp	r0, #0
 8005aa2:	d105      	bne.n	8005ab0 <USBPD_PRL_SendMessage+0x9c>
 8005aa4:	7aa0      	ldrb	r0, [r4, #10]
 8005aa6:	2800      	cmp	r0, #0
 8005aa8:	d102      	bne.n	8005ab0 <USBPD_PRL_SendMessage+0x9c>
 8005aaa:	20ff      	movs	r0, #255	@ 0xff
 8005aac:	7260      	strb	r0, [r4, #9]
 8005aae:	e000      	b.n	8005ab2 <USBPD_PRL_SendMessage+0x9e>
 8005ab0:	7266      	strb	r6, [r4, #9]
 8005ab2:	f387 8810 	msr	PRIMASK, r7
 8005ab6:	2006      	movs	r0, #6
 8005ab8:	e1a0      	b.n	8005dfc <USBPD_PRL_SendMessage+0x3e8>
 8005aba:	4668      	mov	r0, sp
 8005abc:	7f00      	ldrb	r0, [r0, #28]
 8005abe:	f009 feba 	bl	800f836 <USBPD_PHY_SetResistor_SinkTxNG>
 8005ac2:	2002      	movs	r0, #2
 8005ac4:	9900      	ldr	r1, [sp, #0]
 8005ac6:	6809      	ldr	r1, [r1, #0]
 8005ac8:	7148      	strb	r0, [r1, #5]
 8005aca:	2013      	movs	r0, #19
 8005acc:	7060      	strb	r0, [r4, #1]
 8005ace:	e1c4      	b.n	8005e5a <USBPD_PRL_SendMessage+0x446>
 8005ad0:	2a01      	cmp	r2, #1
 8005ad2:	d10f      	bne.n	8005af4 <USBPD_PRL_SendMessage+0xe0>
 8005ad4:	7861      	ldrb	r1, [r4, #1]
 8005ad6:	2900      	cmp	r1, #0
 8005ad8:	d10a      	bne.n	8005af0 <USBPD_PRL_SendMessage+0xdc>
 8005ada:	e01c      	b.n	8005b16 <USBPD_PRL_SendMessage+0x102>
 8005adc:	2a02      	cmp	r2, #2
 8005ade:	d109      	bne.n	8005af4 <USBPD_PRL_SendMessage+0xe0>
 8005ae0:	4668      	mov	r0, sp
 8005ae2:	7f00      	ldrb	r0, [r0, #28]
 8005ae4:	f009 fedc 	bl	800f8a0 <USBPD_PHY_IsResistor_SinkTxOk>
 8005ae8:	2801      	cmp	r0, #1
 8005aea:	d101      	bne.n	8005af0 <USBPD_PRL_SendMessage+0xdc>
 8005aec:	2005      	movs	r0, #5
 8005aee:	e185      	b.n	8005dfc <USBPD_PRL_SendMessage+0x3e8>
 8005af0:	2509      	movs	r5, #9
 8005af2:	e1b2      	b.n	8005e5a <USBPD_PRL_SendMessage+0x446>
 8005af4:	2106      	movs	r1, #6
 8005af6:	e154      	b.n	8005da2 <USBPD_PRL_SendMessage+0x38e>
 8005af8:	9903      	ldr	r1, [sp, #12]
 8005afa:	1861      	adds	r1, r4, r1
 8005afc:	8a49      	ldrh	r1, [r1, #18]
 8005afe:	0609      	lsls	r1, r1, #24
 8005b00:	0f89      	lsrs	r1, r1, #30
 8005b02:	2902      	cmp	r1, #2
 8005b04:	d107      	bne.n	8005b16 <USBPD_PRL_SendMessage+0x102>
 8005b06:	2a01      	cmp	r2, #1
 8005b08:	d101      	bne.n	8005b0e <USBPD_PRL_SendMessage+0xfa>
 8005b0a:	7142      	strb	r2, [r0, #5]
 8005b0c:	e1a5      	b.n	8005e5a <USBPD_PRL_SendMessage+0x446>
 8005b0e:	2a02      	cmp	r2, #2
 8005b10:	d101      	bne.n	8005b16 <USBPD_PRL_SendMessage+0x102>
 8005b12:	2104      	movs	r1, #4
 8005b14:	e145      	b.n	8005da2 <USBPD_PRL_SendMessage+0x38e>
 8005b16:	2105      	movs	r1, #5
 8005b18:	e143      	b.n	8005da2 <USBPD_PRL_SendMessage+0x38e>
 8005b1a:	9803      	ldr	r0, [sp, #12]
 8005b1c:	1820      	adds	r0, r4, r0
 8005b1e:	8a43      	ldrh	r3, [r0, #18]
 8005b20:	4acf      	ldr	r2, [pc, #828]	@ (8005e60 <.text_24>)
 8005b22:	401a      	ands	r2, r3
 8005b24:	ab08      	add	r3, sp, #32
 8005b26:	781b      	ldrb	r3, [r3, #0]
 8005b28:	06db      	lsls	r3, r3, #27
 8005b2a:	0edb      	lsrs	r3, r3, #27
 8005b2c:	4313      	orrs	r3, r2
 8005b2e:	8243      	strh	r3, [r0, #18]
 8005b30:	045a      	lsls	r2, r3, #17
 8005b32:	0c52      	lsrs	r2, r2, #17
 8005b34:	ab08      	add	r3, sp, #32
 8005b36:	781b      	ldrb	r3, [r3, #0]
 8005b38:	09db      	lsrs	r3, r3, #7
 8005b3a:	03db      	lsls	r3, r3, #15
 8005b3c:	4313      	orrs	r3, r2
 8005b3e:	8243      	strh	r3, [r0, #18]
 8005b40:	70a6      	strb	r6, [r4, #2]
 8005b42:	8a43      	ldrh	r3, [r0, #18]
 8005b44:	0bda      	lsrs	r2, r3, #15
 8005b46:	d023      	beq.n	8005b90 <USBPD_PRL_SendMessage+0x17c>
 8005b48:	9a02      	ldr	r2, [sp, #8]
 8005b4a:	7892      	ldrb	r2, [r2, #2]
 8005b4c:	9b02      	ldr	r3, [sp, #8]
 8005b4e:	78db      	ldrb	r3, [r3, #3]
 8005b50:	021b      	lsls	r3, r3, #8
 8005b52:	18d2      	adds	r2, r2, r3
 8005b54:	83a2      	strh	r2, [r4, #28]
 8005b56:	8ba2      	ldrh	r2, [r4, #28]
 8005b58:	0a93      	lsrs	r3, r2, #10
 8005b5a:	07db      	lsls	r3, r3, #31
 8005b5c:	d40f      	bmi.n	8005b7e <USBPD_PRL_SendMessage+0x16a>
 8005b5e:	0ad2      	lsrs	r2, r2, #11
 8005b60:	0712      	lsls	r2, r2, #28
 8005b62:	d122      	bne.n	8005baa <USBPD_PRL_SendMessage+0x196>
 8005b64:	466a      	mov	r2, sp
 8005b66:	8f12      	ldrh	r2, [r2, #56]	@ 0x38
 8005b68:	1f12      	subs	r2, r2, #4
 8005b6a:	8462      	strh	r2, [r4, #34]	@ 0x22
 8005b6c:	05d2      	lsls	r2, r2, #23
 8005b6e:	0dd2      	lsrs	r2, r2, #23
 8005b70:	8ba3      	ldrh	r3, [r4, #28]
 8005b72:	27fe      	movs	r7, #254	@ 0xfe
 8005b74:	023f      	lsls	r7, r7, #8
 8005b76:	401f      	ands	r7, r3
 8005b78:	433a      	orrs	r2, r7
 8005b7a:	83a2      	strh	r2, [r4, #28]
 8005b7c:	e015      	b.n	8005baa <USBPD_PRL_SendMessage+0x196>
 8005b7e:	8466      	strh	r6, [r4, #34]	@ 0x22
 8005b80:	8a42      	ldrh	r2, [r0, #18]
 8005b82:	4bb8      	ldr	r3, [pc, #736]	@ (8005e64 <.text_25>)
 8005b84:	4013      	ands	r3, r2
 8005b86:	2280      	movs	r2, #128	@ 0x80
 8005b88:	0152      	lsls	r2, r2, #5
 8005b8a:	431a      	orrs	r2, r3
 8005b8c:	8242      	strh	r2, [r0, #18]
 8005b8e:	e00c      	b.n	8005baa <USBPD_PRL_SendMessage+0x196>
 8005b90:	4ab4      	ldr	r2, [pc, #720]	@ (8005e64 <.text_25>)
 8005b92:	401a      	ands	r2, r3
 8005b94:	466b      	mov	r3, sp
 8005b96:	8f1b      	ldrh	r3, [r3, #56]	@ 0x38
 8005b98:	1e9b      	subs	r3, r3, #2
 8005b9a:	089b      	lsrs	r3, r3, #2
 8005b9c:	031b      	lsls	r3, r3, #12
 8005b9e:	27e0      	movs	r7, #224	@ 0xe0
 8005ba0:	01ff      	lsls	r7, r7, #7
 8005ba2:	401f      	ands	r7, r3
 8005ba4:	4317      	orrs	r7, r2
 8005ba6:	8247      	strh	r7, [r0, #18]
 8005ba8:	8466      	strh	r6, [r4, #34]	@ 0x22
 8005baa:	aa08      	add	r2, sp, #32
 8005bac:	7812      	ldrb	r2, [r2, #0]
 8005bae:	2a0d      	cmp	r2, #13
 8005bb0:	d10a      	bne.n	8005bc8 <USBPD_PRL_SendMessage+0x1b4>
 8005bb2:	8a40      	ldrh	r0, [r0, #18]
 8005bb4:	22f0      	movs	r2, #240	@ 0xf0
 8005bb6:	0212      	lsls	r2, r2, #8
 8005bb8:	4002      	ands	r2, r0
 8005bba:	d105      	bne.n	8005bc8 <USBPD_PRL_SendMessage+0x1b4>
 8005bbc:	72ce      	strb	r6, [r1, #11]
 8005bbe:	220f      	movs	r2, #15
 8005bc0:	2103      	movs	r1, #3
 8005bc2:	1da0      	adds	r0, r4, #6
 8005bc4:	f010 fe06 	bl	80167d4 <__aeabi_memset>
 8005bc8:	2007      	movs	r0, #7
 8005bca:	e117      	b.n	8005dfc <USBPD_PRL_SendMessage+0x3e8>
 8005bcc:	4669      	mov	r1, sp
 8005bce:	8f0c      	ldrh	r4, [r1, #56]	@ 0x38
 8005bd0:	9903      	ldr	r1, [sp, #12]
 8005bd2:	1841      	adds	r1, r0, r1
 8005bd4:	4a5d      	ldr	r2, [pc, #372]	@ (8005d4c <USBPD_PRL_SendMessage+0x338>)
 8005bd6:	466b      	mov	r3, sp
 8005bd8:	7f1b      	ldrb	r3, [r3, #28]
 8005bda:	009b      	lsls	r3, r3, #2
 8005bdc:	58d2      	ldr	r2, [r2, r3]
 8005bde:	466b      	mov	r3, sp
 8005be0:	791b      	ldrb	r3, [r3, #4]
 8005be2:	005b      	lsls	r3, r3, #1
 8005be4:	18d2      	adds	r2, r2, r3
 8005be6:	8a52      	ldrh	r2, [r2, #18]
 8005be8:	0bd3      	lsrs	r3, r2, #15
 8005bea:	d074      	beq.n	8005cd6 <USBPD_PRL_SendMessage+0x2c2>
 8005bec:	8b83      	ldrh	r3, [r0, #28]
 8005bee:	0a9b      	lsrs	r3, r3, #10
 8005bf0:	07db      	lsls	r3, r3, #31
 8005bf2:	d465      	bmi.n	8005cc0 <USBPD_PRL_SendMessage+0x2ac>
 8005bf4:	4b55      	ldr	r3, [pc, #340]	@ (8005d4c <USBPD_PRL_SendMessage+0x338>)
 8005bf6:	466f      	mov	r7, sp
 8005bf8:	7f3f      	ldrb	r7, [r7, #28]
 8005bfa:	00bf      	lsls	r7, r7, #2
 8005bfc:	59db      	ldr	r3, [r3, r7]
 8005bfe:	8b9b      	ldrh	r3, [r3, #28]
 8005c00:	8c47      	ldrh	r7, [r0, #34]	@ 0x22
 8005c02:	2f1b      	cmp	r7, #27
 8005c04:	d30a      	bcc.n	8005c1c <USBPD_PRL_SendMessage+0x208>
 8005c06:	0bdf      	lsrs	r7, r3, #15
 8005c08:	d008      	beq.n	8005c1c <USBPD_PRL_SendMessage+0x208>
 8005c0a:	23e0      	movs	r3, #224	@ 0xe0
 8005c0c:	01db      	lsls	r3, r3, #7
 8005c0e:	4313      	orrs	r3, r2
 8005c10:	824b      	strh	r3, [r1, #18]
 8005c12:	8c41      	ldrh	r1, [r0, #34]	@ 0x22
 8005c14:	391a      	subs	r1, #26
 8005c16:	8441      	strh	r1, [r0, #34]	@ 0x22
 8005c18:	241e      	movs	r4, #30
 8005c1a:	e051      	b.n	8005cc0 <USBPD_PRL_SendMessage+0x2ac>
 8005c1c:	0ada      	lsrs	r2, r3, #11
 8005c1e:	0712      	lsls	r2, r2, #28
 8005c20:	d107      	bne.n	8005c32 <USBPD_PRL_SendMessage+0x21e>
 8005c22:	22fe      	movs	r2, #254	@ 0xfe
 8005c24:	0212      	lsls	r2, r2, #8
 8005c26:	401a      	ands	r2, r3
 8005c28:	8c43      	ldrh	r3, [r0, #34]	@ 0x22
 8005c2a:	05db      	lsls	r3, r3, #23
 8005c2c:	0ddb      	lsrs	r3, r3, #23
 8005c2e:	4313      	orrs	r3, r2
 8005c30:	8383      	strh	r3, [r0, #28]
 8005c32:	8a4b      	ldrh	r3, [r1, #18]
 8005c34:	4a8b      	ldr	r2, [pc, #556]	@ (8005e64 <.text_25>)
 8005c36:	401a      	ands	r2, r3
 8005c38:	824a      	strh	r2, [r1, #18]
 8005c3a:	8b83      	ldrh	r3, [r0, #28]
 8005c3c:	0bdb      	lsrs	r3, r3, #15
 8005c3e:	d03c      	beq.n	8005cba <USBPD_PRL_SendMessage+0x2a6>
 8005c40:	8c43      	ldrh	r3, [r0, #34]	@ 0x22
 8005c42:	1c9b      	adds	r3, r3, #2
 8005c44:	089b      	lsrs	r3, r3, #2
 8005c46:	031b      	lsls	r3, r3, #12
 8005c48:	24e0      	movs	r4, #224	@ 0xe0
 8005c4a:	01e4      	lsls	r4, r4, #7
 8005c4c:	401c      	ands	r4, r3
 8005c4e:	4314      	orrs	r4, r2
 8005c50:	824c      	strh	r4, [r1, #18]
 8005c52:	8c40      	ldrh	r0, [r0, #34]	@ 0x22
 8005c54:	1c80      	adds	r0, r0, #2
 8005c56:	0781      	lsls	r1, r0, #30
 8005c58:	0f89      	lsrs	r1, r1, #30
 8005c5a:	d025      	beq.n	8005ca8 <USBPD_PRL_SendMessage+0x294>
 8005c5c:	2200      	movs	r2, #0
 8005c5e:	483b      	ldr	r0, [pc, #236]	@ (8005d4c <USBPD_PRL_SendMessage+0x338>)
 8005c60:	9b05      	ldr	r3, [sp, #20]
 8005c62:	009b      	lsls	r3, r3, #2
 8005c64:	18c0      	adds	r0, r0, r3
 8005c66:	9000      	str	r0, [sp, #0]
 8005c68:	9802      	ldr	r0, [sp, #8]
 8005c6a:	9102      	str	r1, [sp, #8]
 8005c6c:	e004      	b.n	8005c78 <USBPD_PRL_SendMessage+0x264>
 8005c6e:	8c5b      	ldrh	r3, [r3, #34]	@ 0x22
 8005c70:	1859      	adds	r1, r3, r1
 8005c72:	1841      	adds	r1, r0, r1
 8005c74:	710e      	strb	r6, [r1, #4]
 8005c76:	1c52      	adds	r2, r2, #1
 8005c78:	9900      	ldr	r1, [sp, #0]
 8005c7a:	680b      	ldr	r3, [r1, #0]
 8005c7c:	b2d1      	uxtb	r1, r2
 8005c7e:	2404      	movs	r4, #4
 8005c80:	9f02      	ldr	r7, [sp, #8]
 8005c82:	1be4      	subs	r4, r4, r7
 8005c84:	42a1      	cmp	r1, r4
 8005c86:	d3f2      	bcc.n	8005c6e <USBPD_PRL_SendMessage+0x25a>
 8005c88:	9002      	str	r0, [sp, #8]
 8005c8a:	0018      	movs	r0, r3
 8005c8c:	3012      	adds	r0, #18
 8005c8e:	9903      	ldr	r1, [sp, #12]
 8005c90:	1840      	adds	r0, r0, r1
 8005c92:	8801      	ldrh	r1, [r0, #0]
 8005c94:	4a73      	ldr	r2, [pc, #460]	@ (8005e64 <.text_25>)
 8005c96:	400a      	ands	r2, r1
 8005c98:	0b09      	lsrs	r1, r1, #12
 8005c9a:	1c49      	adds	r1, r1, #1
 8005c9c:	0309      	lsls	r1, r1, #12
 8005c9e:	23e0      	movs	r3, #224	@ 0xe0
 8005ca0:	01db      	lsls	r3, r3, #7
 8005ca2:	400b      	ands	r3, r1
 8005ca4:	4313      	orrs	r3, r2
 8005ca6:	8003      	strh	r3, [r0, #0]
 8005ca8:	9800      	ldr	r0, [sp, #0]
 8005caa:	6800      	ldr	r0, [r0, #0]
 8005cac:	3012      	adds	r0, #18
 8005cae:	9903      	ldr	r1, [sp, #12]
 8005cb0:	5a40      	ldrh	r0, [r0, r1]
 8005cb2:	0440      	lsls	r0, r0, #17
 8005cb4:	0f40      	lsrs	r0, r0, #29
 8005cb6:	0084      	lsls	r4, r0, #2
 8005cb8:	1ca4      	adds	r4, r4, #2
 8005cba:	9800      	ldr	r0, [sp, #0]
 8005cbc:	6800      	ldr	r0, [r0, #0]
 8005cbe:	8446      	strh	r6, [r0, #34]	@ 0x22
 8005cc0:	9800      	ldr	r0, [sp, #0]
 8005cc2:	6800      	ldr	r0, [r0, #0]
 8005cc4:	8b80      	ldrh	r0, [r0, #28]
 8005cc6:	9902      	ldr	r1, [sp, #8]
 8005cc8:	7088      	strb	r0, [r1, #2]
 8005cca:	9800      	ldr	r0, [sp, #0]
 8005ccc:	6800      	ldr	r0, [r0, #0]
 8005cce:	8b80      	ldrh	r0, [r0, #28]
 8005cd0:	0a00      	lsrs	r0, r0, #8
 8005cd2:	9902      	ldr	r1, [sp, #8]
 8005cd4:	70c8      	strb	r0, [r1, #3]
 8005cd6:	9800      	ldr	r0, [sp, #0]
 8005cd8:	6802      	ldr	r2, [r0, #0]
 8005cda:	0010      	movs	r0, r2
 8005cdc:	3012      	adds	r0, #18
 8005cde:	9903      	ldr	r1, [sp, #12]
 8005ce0:	1840      	adds	r0, r0, r1
 8005ce2:	8803      	ldrh	r3, [r0, #0]
 8005ce4:	498c      	ldr	r1, [pc, #560]	@ (8005f18 <.text_30>)
 8005ce6:	4019      	ands	r1, r3
 8005ce8:	320b      	adds	r2, #11
 8005cea:	9b04      	ldr	r3, [sp, #16]
 8005cec:	5cd2      	ldrb	r2, [r2, r3]
 8005cee:	0253      	lsls	r3, r2, #9
 8005cf0:	22e0      	movs	r2, #224	@ 0xe0
 8005cf2:	0112      	lsls	r2, r2, #4
 8005cf4:	401a      	ands	r2, r3
 8005cf6:	430a      	orrs	r2, r1
 8005cf8:	8002      	strh	r2, [r0, #0]
 8005cfa:	9802      	ldr	r0, [sp, #8]
 8005cfc:	7002      	strb	r2, [r0, #0]
 8005cfe:	9800      	ldr	r0, [sp, #0]
 8005d00:	6800      	ldr	r0, [r0, #0]
 8005d02:	3012      	adds	r0, #18
 8005d04:	9903      	ldr	r1, [sp, #12]
 8005d06:	5a40      	ldrh	r0, [r0, r1]
 8005d08:	0a00      	lsrs	r0, r0, #8
 8005d0a:	9902      	ldr	r1, [sp, #8]
 8005d0c:	7048      	strb	r0, [r1, #1]
 8005d0e:	9800      	ldr	r0, [sp, #0]
 8005d10:	6800      	ldr	r0, [r0, #0]
 8005d12:	81c4      	strh	r4, [r0, #14]
 8005d14:	210a      	movs	r1, #10
 8005d16:	7141      	strb	r1, [r0, #5]
 8005d18:	2102      	movs	r1, #2
 8005d1a:	7401      	strb	r1, [r0, #16]
 8005d1c:	b2a0      	uxth	r0, r4
 8005d1e:	9000      	str	r0, [sp, #0]
 8005d20:	9b02      	ldr	r3, [sp, #8]
 8005d22:	4668      	mov	r0, sp
 8005d24:	7902      	ldrb	r2, [r0, #4]
 8005d26:	7f01      	ldrb	r1, [r0, #28]
 8005d28:	2002      	movs	r0, #2
 8005d2a:	4e7c      	ldr	r6, [pc, #496]	@ (8005f1c <.text_31>)
 8005d2c:	6836      	ldr	r6, [r6, #0]
 8005d2e:	47b0      	blx	r6
 8005d30:	497b      	ldr	r1, [pc, #492]	@ (8005f20 <.text_32>)
 8005d32:	4668      	mov	r0, sp
 8005d34:	7940      	ldrb	r0, [r0, #5]
 8005d36:	f00b f92b 	bl	8010f90 <USBPD_TIM_Start>
 8005d3a:	b2a3      	uxth	r3, r4
 8005d3c:	9a02      	ldr	r2, [sp, #8]
 8005d3e:	4668      	mov	r0, sp
 8005d40:	7901      	ldrb	r1, [r0, #4]
 8005d42:	7f00      	ldrb	r0, [r0, #28]
 8005d44:	f009 fd31 	bl	800f7aa <USBPD_PHY_SendMessage>
 8005d48:	e087      	b.n	8005e5a <USBPD_PRL_SendMessage+0x446>
 8005d4a:	bf00      	nop
 8005d4c:	20000188 	.word	0x20000188
 8005d50:	f3ef 8410 	mrs	r4, PRIMASK
 8005d54:	b672      	cpsid	i
 8005d56:	9800      	ldr	r0, [sp, #0]
 8005d58:	6800      	ldr	r0, [r0, #0]
 8005d5a:	7940      	ldrb	r0, [r0, #5]
 8005d5c:	280a      	cmp	r0, #10
 8005d5e:	d109      	bne.n	8005d74 <USBPD_PRL_SendMessage+0x360>
 8005d60:	4668      	mov	r0, sp
 8005d62:	7940      	ldrb	r0, [r0, #5]
 8005d64:	f00b f982 	bl	801106c <USBPD_TIM_IsExpired>
 8005d68:	2801      	cmp	r0, #1
 8005d6a:	d103      	bne.n	8005d74 <USBPD_PRL_SendMessage+0x360>
 8005d6c:	200d      	movs	r0, #13
 8005d6e:	9900      	ldr	r1, [sp, #0]
 8005d70:	6809      	ldr	r1, [r1, #0]
 8005d72:	7148      	strb	r0, [r1, #5]
 8005d74:	f384 8810 	msr	PRIMASK, r4
 8005d78:	e06f      	b.n	8005e5a <USBPD_PRL_SendMessage+0x446>
 8005d7a:	7aca      	ldrb	r2, [r1, #11]
 8005d7c:	8b67      	ldrh	r7, [r4, #26]
 8005d7e:	053f      	lsls	r7, r7, #20
 8005d80:	0f7f      	lsrs	r7, r7, #29
 8005d82:	42ba      	cmp	r2, r7
 8005d84:	d10c      	bne.n	8005da0 <USBPD_PRL_SendMessage+0x38c>
 8005d86:	7ea3      	ldrb	r3, [r4, #26]
 8005d88:	06db      	lsls	r3, r3, #27
 8005d8a:	0edb      	lsrs	r3, r3, #27
 8005d8c:	2b01      	cmp	r3, #1
 8005d8e:	d107      	bne.n	8005da0 <USBPD_PRL_SendMessage+0x38c>
 8005d90:	1c52      	adds	r2, r2, #1
 8005d92:	0750      	lsls	r0, r2, #29
 8005d94:	0f40      	lsrs	r0, r0, #29
 8005d96:	72c8      	strb	r0, [r1, #11]
 8005d98:	9800      	ldr	r0, [sp, #0]
 8005d9a:	6800      	ldr	r0, [r0, #0]
 8005d9c:	7146      	strb	r6, [r0, #5]
 8005d9e:	e011      	b.n	8005dc4 <USBPD_PRL_SendMessage+0x3b0>
 8005da0:	210d      	movs	r1, #13
 8005da2:	7141      	strb	r1, [r0, #5]
 8005da4:	e059      	b.n	8005e5a <USBPD_PRL_SendMessage+0x446>
 8005da6:	7ac8      	ldrb	r0, [r1, #11]
 8005da8:	1c40      	adds	r0, r0, #1
 8005daa:	0740      	lsls	r0, r0, #29
 8005dac:	0f40      	lsrs	r0, r0, #29
 8005dae:	72c8      	strb	r0, [r1, #11]
 8005db0:	9800      	ldr	r0, [sp, #0]
 8005db2:	6800      	ldr	r0, [r0, #0]
 8005db4:	7146      	strb	r6, [r0, #5]
 8005db6:	8ba1      	ldrh	r1, [r4, #28]
 8005db8:	485a      	ldr	r0, [pc, #360]	@ (8005f24 <.text_33>)
 8005dba:	4008      	ands	r0, r1
 8005dbc:	83a0      	strh	r0, [r4, #28]
 8005dbe:	495a      	ldr	r1, [pc, #360]	@ (8005f28 <.text_34>)
 8005dc0:	4001      	ands	r1, r0
 8005dc2:	83a1      	strh	r1, [r4, #28]
 8005dc4:	2505      	movs	r5, #5
 8005dc6:	e048      	b.n	8005e5a <USBPD_PRL_SendMessage+0x446>
 8005dc8:	78a0      	ldrb	r0, [r4, #2]
 8005dca:	1c40      	adds	r0, r0, #1
 8005dcc:	70a0      	strb	r0, [r4, #2]
 8005dce:	9a03      	ldr	r2, [sp, #12]
 8005dd0:	18a2      	adds	r2, r4, r2
 8005dd2:	8a52      	ldrh	r2, [r2, #18]
 8005dd4:	0613      	lsls	r3, r2, #24
 8005dd6:	0f9b      	lsrs	r3, r3, #30
 8005dd8:	2b01      	cmp	r3, #1
 8005dda:	d101      	bne.n	8005de0 <USBPD_PRL_SendMessage+0x3cc>
 8005ddc:	2303      	movs	r3, #3
 8005dde:	e000      	b.n	8005de2 <USBPD_PRL_SendMessage+0x3ce>
 8005de0:	2302      	movs	r3, #2
 8005de2:	0bd2      	lsrs	r2, r2, #15
 8005de4:	d006      	beq.n	8005df4 <USBPD_PRL_SendMessage+0x3e0>
 8005de6:	8ba2      	ldrh	r2, [r4, #28]
 8005de8:	0bd4      	lsrs	r4, r2, #15
 8005dea:	d103      	bne.n	8005df4 <USBPD_PRL_SendMessage+0x3e0>
 8005dec:	05d2      	lsls	r2, r2, #23
 8005dee:	0dd2      	lsrs	r2, r2, #23
 8005df0:	2a1b      	cmp	r2, #27
 8005df2:	d207      	bcs.n	8005e04 <USBPD_PRL_SendMessage+0x3f0>
 8005df4:	b2c0      	uxtb	r0, r0
 8005df6:	4283      	cmp	r3, r0
 8005df8:	d304      	bcc.n	8005e04 <USBPD_PRL_SendMessage+0x3f0>
 8005dfa:	2010      	movs	r0, #16
 8005dfc:	9900      	ldr	r1, [sp, #0]
 8005dfe:	6809      	ldr	r1, [r1, #0]
 8005e00:	7148      	strb	r0, [r1, #5]
 8005e02:	e02a      	b.n	8005e5a <USBPD_PRL_SendMessage+0x446>
 8005e04:	9800      	ldr	r0, [sp, #0]
 8005e06:	6800      	ldr	r0, [r0, #0]
 8005e08:	7146      	strb	r6, [r0, #5]
 8005e0a:	2507      	movs	r5, #7
 8005e0c:	7ac8      	ldrb	r0, [r1, #11]
 8005e0e:	1c40      	adds	r0, r0, #1
 8005e10:	2207      	movs	r2, #7
 8005e12:	4002      	ands	r2, r0
 8005e14:	72ca      	strb	r2, [r1, #11]
 8005e16:	e020      	b.n	8005e5a <USBPD_PRL_SendMessage+0x446>
 8005e18:	210a      	movs	r1, #10
 8005e1a:	7141      	strb	r1, [r0, #5]
 8005e1c:	2002      	movs	r0, #2
 8005e1e:	7420      	strb	r0, [r4, #16]
 8005e20:	493f      	ldr	r1, [pc, #252]	@ (8005f20 <.text_32>)
 8005e22:	4668      	mov	r0, sp
 8005e24:	7940      	ldrb	r0, [r0, #5]
 8005e26:	f00b f8b3 	bl	8010f90 <USBPD_TIM_Start>
 8005e2a:	89e3      	ldrh	r3, [r4, #14]
 8005e2c:	9a02      	ldr	r2, [sp, #8]
 8005e2e:	4668      	mov	r0, sp
 8005e30:	7901      	ldrb	r1, [r0, #4]
 8005e32:	7f00      	ldrb	r0, [r0, #28]
 8005e34:	f009 fcb9 	bl	800f7aa <USBPD_PHY_SendMessage>
 8005e38:	4668      	mov	r0, sp
 8005e3a:	8f00      	ldrh	r0, [r0, #56]	@ 0x38
 8005e3c:	9000      	str	r0, [sp, #0]
 8005e3e:	9b02      	ldr	r3, [sp, #8]
 8005e40:	4668      	mov	r0, sp
 8005e42:	7902      	ldrb	r2, [r0, #4]
 8005e44:	7f01      	ldrb	r1, [r0, #28]
 8005e46:	2002      	movs	r0, #2
 8005e48:	4c34      	ldr	r4, [pc, #208]	@ (8005f1c <.text_31>)
 8005e4a:	6824      	ldr	r4, [r4, #0]
 8005e4c:	47a0      	blx	r4
 8005e4e:	e004      	b.n	8005e5a <USBPD_PRL_SendMessage+0x446>
 8005e50:	7146      	strb	r6, [r0, #5]
 8005e52:	2506      	movs	r5, #6
 8005e54:	e001      	b.n	8005e5a <USBPD_PRL_SendMessage+0x446>
 8005e56:	7146      	strb	r6, [r0, #5]
 8005e58:	2510      	movs	r5, #16
 8005e5a:	0028      	movs	r0, r5
 8005e5c:	b009      	add	sp, #36	@ 0x24
 8005e5e:	bdf0      	pop	{r4, r5, r6, r7, pc}

08005e60 <.text_24>:
 8005e60:	0000ffe0 	.word	0x0000ffe0

08005e64 <.text_25>:
 8005e64:	00008fff 	.word	0x00008fff

08005e68 <USBPD_PRL_ResetRequestProcess>:
 8005e68:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005e6a:	0005      	movs	r5, r0
 8005e6c:	000e      	movs	r6, r1
 8005e6e:	482f      	ldr	r0, [pc, #188]	@ (8005f2c <.text_35>)
 8005e70:	00a9      	lsls	r1, r5, #2
 8005e72:	1840      	adds	r0, r0, r1
 8005e74:	9000      	str	r0, [sp, #0]
 8005e76:	6804      	ldr	r4, [r0, #0]
 8005e78:	2700      	movs	r7, #0
 8005e7a:	70e7      	strb	r7, [r4, #3]
 8005e7c:	72e7      	strb	r7, [r4, #11]
 8005e7e:	7327      	strb	r7, [r4, #12]
 8005e80:	7367      	strb	r7, [r4, #13]
 8005e82:	220f      	movs	r2, #15
 8005e84:	2103      	movs	r1, #3
 8005e86:	1da0      	adds	r0, r4, #6
 8005e88:	f010 fca4 	bl	80167d4 <__aeabi_memset>
 8005e8c:	9800      	ldr	r0, [sp, #0]
 8005e8e:	6800      	ldr	r0, [r0, #0]
 8005e90:	7147      	strb	r7, [r0, #5]
 8005e92:	9700      	str	r7, [sp, #0]
 8005e94:	2300      	movs	r3, #0
 8005e96:	0032      	movs	r2, r6
 8005e98:	0029      	movs	r1, r5
 8005e9a:	2002      	movs	r0, #2
 8005e9c:	4f1f      	ldr	r7, [pc, #124]	@ (8005f1c <.text_31>)
 8005e9e:	683f      	ldr	r7, [r7, #0]
 8005ea0:	47b8      	blx	r7
 8005ea2:	0028      	movs	r0, r5
 8005ea4:	f000 f849 	bl	8005f3a <PRL_DisableRX>
 8005ea8:	0031      	movs	r1, r6
 8005eaa:	0028      	movs	r0, r5
 8005eac:	f009 fc67 	bl	800f77e <USBPD_PHY_ResetRequest>
 8005eb0:	2005      	movs	r0, #5
 8005eb2:	7120      	strb	r0, [r4, #4]
 8005eb4:	78e0      	ldrb	r0, [r4, #3]
 8005eb6:	2801      	cmp	r0, #1
 8005eb8:	d002      	beq.n	8005ec0 <USBPD_PRL_ResetRequestProcess+0x58>
 8005eba:	7920      	ldrb	r0, [r4, #4]
 8005ebc:	2800      	cmp	r0, #0
 8005ebe:	d1f9      	bne.n	8005eb4 <USBPD_PRL_ResetRequestProcess+0x4c>
 8005ec0:	bdf1      	pop	{r0, r4, r5, r6, r7, pc}

08005ec2 <USBDPD_PRL_BistCarrierEyeMode>:
 8005ec2:	b580      	push	{r7, lr}
 8005ec4:	2905      	cmp	r1, #5
 8005ec6:	d102      	bne.n	8005ece <USBDPD_PRL_BistCarrierEyeMode+0xc>
 8005ec8:	f009 fc8e 	bl	800f7e8 <USBPD_PHY_Send_BIST_Pattern>
 8005ecc:	bd02      	pop	{r1, pc}
 8005ece:	2010      	movs	r0, #16
 8005ed0:	bd02      	pop	{r1, pc}

08005ed2 <USBDPD_PRL_BistCarrierEyeModeExit>:
 8005ed2:	b580      	push	{r7, lr}
 8005ed4:	2905      	cmp	r1, #5
 8005ed6:	d103      	bne.n	8005ee0 <USBDPD_PRL_BistCarrierEyeModeExit+0xe>
 8005ed8:	2107      	movs	r1, #7
 8005eda:	f009 fc95 	bl	800f808 <USBPD_PHY_ExitTransmit>
 8005ede:	bd02      	pop	{r1, pc}
 8005ee0:	2010      	movs	r0, #16
 8005ee2:	bd02      	pop	{r1, pc}

08005ee4 <USBPD_PRL_Reset>:
 8005ee4:	b570      	push	{r4, r5, r6, lr}
 8005ee6:	0004      	movs	r4, r0
 8005ee8:	4810      	ldr	r0, [pc, #64]	@ (8005f2c <.text_35>)
 8005eea:	00a1      	lsls	r1, r4, #2
 8005eec:	5845      	ldr	r5, [r0, r1]
 8005eee:	2600      	movs	r6, #0
 8005ef0:	716e      	strb	r6, [r5, #5]
 8005ef2:	702e      	strb	r6, [r5, #0]
 8005ef4:	712e      	strb	r6, [r5, #4]
 8005ef6:	72ee      	strb	r6, [r5, #11]
 8005ef8:	732e      	strb	r6, [r5, #12]
 8005efa:	736e      	strb	r6, [r5, #13]
 8005efc:	220f      	movs	r2, #15
 8005efe:	2103      	movs	r1, #3
 8005f00:	1da8      	adds	r0, r5, #6
 8005f02:	f010 fc67 	bl	80167d4 <__aeabi_memset>
 8005f06:	2025      	movs	r0, #37	@ 0x25
 8005f08:	542e      	strb	r6, [r5, r0]
 8005f0a:	0020      	movs	r0, r4
 8005f0c:	f009 fc2d 	bl	800f76a <USBPD_PHY_Reset>
 8005f10:	0020      	movs	r0, r4
 8005f12:	f009 fce4 	bl	800f8de <USBPD_PHY_EnableRX>
 8005f16:	bd70      	pop	{r4, r5, r6, pc}

08005f18 <.text_30>:
 8005f18:	0000f1ff 	.word	0x0000f1ff

08005f1c <.text_31>:
 8005f1c:	20000000 	.word	0x20000000

08005f20 <.text_32>:
 8005f20:	00002710 	.word	0x00002710

08005f24 <.text_33>:
 8005f24:	000087ff 	.word	0x000087ff

08005f28 <.text_34>:
 8005f28:	0000fbff 	.word	0x0000fbff

08005f2c <.text_35>:
 8005f2c:	20000188 	.word	0x20000188

08005f30 <USBPD_PRL_Stop>:
 8005f30:	b580      	push	{r7, lr}
 8005f32:	f009 fce3 	bl	800f8fc <USBPD_PHY_DisableRX>
 8005f36:	bd01      	pop	{r0, pc}

08005f38 <USBPD_PRL_DeInit>:
 8005f38:	4770      	bx	lr

08005f3a <PRL_DisableRX>:
 8005f3a:	b580      	push	{r7, lr}
 8005f3c:	f009 fcde 	bl	800f8fc <USBPD_PHY_DisableRX>
 8005f40:	bd01      	pop	{r0, pc}
	...

08005f44 <PRL_Received>:
 8005f44:	b5f3      	push	{r0, r1, r4, r5, r6, r7, lr}
 8005f46:	b089      	sub	sp, #36	@ 0x24
 8005f48:	a809      	add	r0, sp, #36	@ 0x24
 8005f4a:	7805      	ldrb	r5, [r0, #0]
 8005f4c:	48d0      	ldr	r0, [pc, #832]	@ (8006290 <PRL_Received+0x34c>)
 8005f4e:	00a9      	lsls	r1, r5, #2
 8005f50:	1846      	adds	r6, r0, r1
 8005f52:	6834      	ldr	r4, [r6, #0]
 8005f54:	4628      	mov	r0, r5
 8005f56:	f009 fbfd 	bl	800f754 <USBPD_PHY_GetMinGOODCRCTimerValue>
 8005f5a:	a909      	add	r1, sp, #36	@ 0x24
 8005f5c:	7809      	ldrb	r1, [r1, #0]
 8005f5e:	0049      	lsls	r1, r1, #1
 8005f60:	466a      	mov	r2, sp
 8005f62:	7011      	strb	r1, [r2, #0]
 8005f64:	0001      	movs	r1, r0
 8005f66:	4668      	mov	r0, sp
 8005f68:	7800      	ldrb	r0, [r0, #0]
 8005f6a:	f00b f811 	bl	8010f90 <USBPD_TIM_Start>
 8005f6e:	2030      	movs	r0, #48	@ 0x30
 8005f70:	5c20      	ldrb	r0, [r4, r0]
 8005f72:	2131      	movs	r1, #49	@ 0x31
 8005f74:	5c61      	ldrb	r1, [r4, r1]
 8005f76:	0209      	lsls	r1, r1, #8
 8005f78:	1840      	adds	r0, r0, r1
 8005f7a:	4669      	mov	r1, sp
 8005f7c:	8088      	strh	r0, [r1, #4]
 8005f7e:	4668      	mov	r0, sp
 8005f80:	8880      	ldrh	r0, [r0, #4]
 8005f82:	0440      	lsls	r0, r0, #17
 8005f84:	0f40      	lsrs	r0, r0, #29
 8005f86:	0080      	lsls	r0, r0, #2
 8005f88:	9005      	str	r0, [sp, #20]
 8005f8a:	1c80      	adds	r0, r0, #2
 8005f8c:	9007      	str	r0, [sp, #28]
 8005f8e:	48c1      	ldr	r0, [pc, #772]	@ (8006294 <.text_40>)
 8005f90:	8889      	ldrh	r1, [r1, #4]
 8005f92:	4001      	ands	r1, r0
 8005f94:	2901      	cmp	r1, #1
 8005f96:	d116      	bne.n	8005fc6 <PRL_Received+0x82>
 8005f98:	0068      	lsls	r0, r5, #1
 8005f9a:	1c40      	adds	r0, r0, #1
 8005f9c:	b2c0      	uxtb	r0, r0
 8005f9e:	f00b f865 	bl	801106c <USBPD_TIM_IsExpired>
 8005fa2:	2801      	cmp	r0, #1
 8005fa4:	d04c      	beq.n	8006040 <PRL_Received+0xfc>
 8005fa6:	200b      	movs	r0, #11
 8005fa8:	6831      	ldr	r1, [r6, #0]
 8005faa:	7148      	strb	r0, [r1, #5]
 8005fac:	4668      	mov	r0, sp
 8005fae:	8880      	ldrh	r0, [r0, #4]
 8005fb0:	8360      	strh	r0, [r4, #26]
 8005fb2:	9807      	ldr	r0, [sp, #28]
 8005fb4:	9000      	str	r0, [sp, #0]
 8005fb6:	0023      	movs	r3, r4
 8005fb8:	3330      	adds	r3, #48	@ 0x30
 8005fba:	a80a      	add	r0, sp, #40	@ 0x28
 8005fbc:	7802      	ldrb	r2, [r0, #0]
 8005fbe:	a809      	add	r0, sp, #36	@ 0x24
 8005fc0:	7801      	ldrb	r1, [r0, #0]
 8005fc2:	2001      	movs	r0, #1
 8005fc4:	e15f      	b.n	8006286 <PRL_Received+0x342>
 8005fc6:	49b4      	ldr	r1, [pc, #720]	@ (8006298 <.text_41>)
 8005fc8:	880f      	ldrh	r7, [r1, #0]
 8005fca:	2601      	movs	r6, #1
 8005fcc:	72a6      	strb	r6, [r4, #10]
 8005fce:	a90a      	add	r1, sp, #40	@ 0x28
 8005fd0:	7809      	ldrb	r1, [r1, #0]
 8005fd2:	1861      	adds	r1, r4, r1
 8005fd4:	9104      	str	r1, [sp, #16]
 8005fd6:	2500      	movs	r5, #0
 8005fd8:	4669      	mov	r1, sp
 8005fda:	8889      	ldrh	r1, [r1, #4]
 8005fdc:	4008      	ands	r0, r1
 8005fde:	280d      	cmp	r0, #13
 8005fe0:	d106      	bne.n	8005ff0 <PRL_Received+0xac>
 8005fe2:	9904      	ldr	r1, [sp, #16]
 8005fe4:	72cd      	strb	r5, [r1, #11]
 8005fe6:	220f      	movs	r2, #15
 8005fe8:	2103      	movs	r1, #3
 8005fea:	1da0      	adds	r0, r4, #6
 8005fec:	f010 fbf2 	bl	80167d4 <__aeabi_memset>
 8005ff0:	a80a      	add	r0, sp, #40	@ 0x28
 8005ff2:	7800      	ldrb	r0, [r0, #0]
 8005ff4:	2800      	cmp	r0, #0
 8005ff6:	d10d      	bne.n	8006014 <PRL_Received+0xd0>
 8005ff8:	8a61      	ldrh	r1, [r4, #18]
 8005ffa:	094a      	lsrs	r2, r1, #5
 8005ffc:	2001      	movs	r0, #1
 8005ffe:	4010      	ands	r0, r2
 8006000:	0a0a      	lsrs	r2, r1, #8
 8006002:	2101      	movs	r1, #1
 8006004:	4011      	ands	r1, r2
 8006006:	4abf      	ldr	r2, [pc, #764]	@ (8006304 <.text_44>)
 8006008:	403a      	ands	r2, r7
 800600a:	0143      	lsls	r3, r0, #5
 800600c:	4313      	orrs	r3, r2
 800600e:	0208      	lsls	r0, r1, #8
 8006010:	4318      	orrs	r0, r3
 8006012:	e001      	b.n	8006018 <PRL_Received+0xd4>
 8006014:	48bc      	ldr	r0, [pc, #752]	@ (8006308 <.text_45>)
 8006016:	4038      	ands	r0, r7
 8006018:	49bc      	ldr	r1, [pc, #752]	@ (800630c <.text_46>)
 800601a:	4001      	ands	r1, r0
 800601c:	4668      	mov	r0, sp
 800601e:	8880      	ldrh	r0, [r0, #4]
 8006020:	22e0      	movs	r2, #224	@ 0xe0
 8006022:	0112      	lsls	r2, r2, #4
 8006024:	4002      	ands	r2, r0
 8006026:	430a      	orrs	r2, r1
 8006028:	2040      	movs	r0, #64	@ 0x40
 800602a:	4310      	orrs	r0, r2
 800602c:	7620      	strb	r0, [r4, #24]
 800602e:	0a00      	lsrs	r0, r0, #8
 8006030:	7660      	strb	r0, [r4, #25]
 8006032:	a80a      	add	r0, sp, #40	@ 0x28
 8006034:	7801      	ldrb	r1, [r0, #0]
 8006036:	a809      	add	r0, sp, #36	@ 0x24
 8006038:	7800      	ldrb	r0, [r0, #0]
 800603a:	f7fa ff49 	bl	8000ed0 <PE_PRL_PostReceiveEvent>
 800603e:	2800      	cmp	r0, #0
 8006040:	d100      	bne.n	8006044 <PRL_Received+0x100>
 8006042:	e123      	b.n	800628c <PRL_Received+0x348>
 8006044:	7426      	strb	r6, [r4, #16]
 8006046:	4668      	mov	r0, sp
 8006048:	7800      	ldrb	r0, [r0, #0]
 800604a:	f00b f80f 	bl	801106c <USBPD_TIM_IsExpired>
 800604e:	2800      	cmp	r0, #0
 8006050:	d0f9      	beq.n	8006046 <PRL_Received+0x102>
 8006052:	2302      	movs	r3, #2
 8006054:	0022      	movs	r2, r4
 8006056:	3218      	adds	r2, #24
 8006058:	a80a      	add	r0, sp, #40	@ 0x28
 800605a:	7801      	ldrb	r1, [r0, #0]
 800605c:	a809      	add	r0, sp, #36	@ 0x24
 800605e:	7800      	ldrb	r0, [r0, #0]
 8006060:	f009 fba3 	bl	800f7aa <USBPD_PHY_SendMessage>
 8006064:	9006      	str	r0, [sp, #24]
 8006066:	a80a      	add	r0, sp, #40	@ 0x28
 8006068:	7800      	ldrb	r0, [r0, #0]
 800606a:	7260      	strb	r0, [r4, #9]
 800606c:	0021      	movs	r1, r4
 800606e:	3130      	adds	r1, #48	@ 0x30
 8006070:	a809      	add	r0, sp, #36	@ 0x24
 8006072:	7800      	ldrb	r0, [r0, #0]
 8006074:	f7fa ff60 	bl	8000f38 <PE_PRL_PostReceiveEventCopy>
 8006078:	2033      	movs	r0, #51	@ 0x33
 800607a:	5c20      	ldrb	r0, [r4, r0]
 800607c:	2132      	movs	r1, #50	@ 0x32
 800607e:	5c61      	ldrb	r1, [r4, r1]
 8006080:	0203      	lsls	r3, r0, #8
 8006082:	18ca      	adds	r2, r1, r3
 8006084:	466b      	mov	r3, sp
 8006086:	80da      	strh	r2, [r3, #6]
 8006088:	466a      	mov	r2, sp
 800608a:	8892      	ldrh	r2, [r2, #4]
 800608c:	0452      	lsls	r2, r2, #17
 800608e:	0f52      	lsrs	r2, r2, #29
 8006090:	81da      	strh	r2, [r3, #14]
 8006092:	466a      	mov	r2, sp
 8006094:	88d2      	ldrh	r2, [r2, #6]
 8006096:	05d2      	lsls	r2, r2, #23
 8006098:	0dd2      	lsrs	r2, r2, #23
 800609a:	811a      	strh	r2, [r3, #8]
 800609c:	466a      	mov	r2, sp
 800609e:	88d2      	ldrh	r2, [r2, #6]
 80060a0:	0bd2      	lsrs	r2, r2, #15
 80060a2:	819a      	strh	r2, [r3, #12]
 80060a4:	466a      	mov	r2, sp
 80060a6:	8892      	ldrh	r2, [r2, #4]
 80060a8:	0bd2      	lsrs	r2, r2, #15
 80060aa:	815a      	strh	r2, [r3, #10]
 80060ac:	d007      	beq.n	80060be <PRL_Received+0x17a>
 80060ae:	466a      	mov	r2, sp
 80060b0:	8992      	ldrh	r2, [r2, #12]
 80060b2:	2a00      	cmp	r2, #0
 80060b4:	d103      	bne.n	80060be <PRL_Received+0x17a>
 80060b6:	4668      	mov	r0, sp
 80060b8:	8900      	ldrh	r0, [r0, #8]
 80060ba:	1d00      	adds	r0, r0, #4
 80060bc:	e01b      	b.n	80060f6 <PRL_Received+0x1b2>
 80060be:	7822      	ldrb	r2, [r4, #0]
 80060c0:	2a00      	cmp	r2, #0
 80060c2:	d117      	bne.n	80060f4 <PRL_Received+0x1b0>
 80060c4:	466a      	mov	r2, sp
 80060c6:	89d2      	ldrh	r2, [r2, #14]
 80060c8:	2a00      	cmp	r2, #0
 80060ca:	d013      	beq.n	80060f4 <PRL_Received+0x1b0>
 80060cc:	466a      	mov	r2, sp
 80060ce:	8892      	ldrh	r2, [r2, #4]
 80060d0:	06d2      	lsls	r2, r2, #27
 80060d2:	0ed2      	lsrs	r2, r2, #27
 80060d4:	2a03      	cmp	r2, #3
 80060d6:	d10d      	bne.n	80060f4 <PRL_Received+0x1b0>
 80060d8:	0200      	lsls	r0, r0, #8
 80060da:	1808      	adds	r0, r1, r0
 80060dc:	2134      	movs	r1, #52	@ 0x34
 80060de:	5c61      	ldrb	r1, [r4, r1]
 80060e0:	0409      	lsls	r1, r1, #16
 80060e2:	1840      	adds	r0, r0, r1
 80060e4:	2135      	movs	r1, #53	@ 0x35
 80060e6:	5c61      	ldrb	r1, [r4, r1]
 80060e8:	0609      	lsls	r1, r1, #24
 80060ea:	1840      	adds	r0, r0, r1
 80060ec:	0f00      	lsrs	r0, r0, #28
 80060ee:	2808      	cmp	r0, #8
 80060f0:	d100      	bne.n	80060f4 <PRL_Received+0x1b0>
 80060f2:	7026      	strb	r6, [r4, #0]
 80060f4:	9807      	ldr	r0, [sp, #28]
 80060f6:	9000      	str	r0, [sp, #0]
 80060f8:	0023      	movs	r3, r4
 80060fa:	3330      	adds	r3, #48	@ 0x30
 80060fc:	a80a      	add	r0, sp, #40	@ 0x28
 80060fe:	7802      	ldrb	r2, [r0, #0]
 8006100:	a809      	add	r0, sp, #36	@ 0x24
 8006102:	7801      	ldrb	r1, [r0, #0]
 8006104:	2001      	movs	r0, #1
 8006106:	4fc1      	ldr	r7, [pc, #772]	@ (800640c <.text_51>)
 8006108:	683f      	ldr	r7, [r7, #0]
 800610a:	47b8      	blx	r7
 800610c:	9806      	ldr	r0, [sp, #24]
 800610e:	2800      	cmp	r0, #0
 8006110:	d10b      	bne.n	800612a <PRL_Received+0x1e6>
 8006112:	2002      	movs	r0, #2
 8006114:	9000      	str	r0, [sp, #0]
 8006116:	0023      	movs	r3, r4
 8006118:	3318      	adds	r3, #24
 800611a:	a80a      	add	r0, sp, #40	@ 0x28
 800611c:	7802      	ldrb	r2, [r0, #0]
 800611e:	a809      	add	r0, sp, #36	@ 0x24
 8006120:	7801      	ldrb	r1, [r0, #0]
 8006122:	2002      	movs	r0, #2
 8006124:	4fb9      	ldr	r7, [pc, #740]	@ (800640c <.text_51>)
 8006126:	683f      	ldr	r7, [r7, #0]
 8006128:	47b8      	blx	r7
 800612a:	4668      	mov	r0, sp
 800612c:	8880      	ldrh	r0, [r0, #4]
 800612e:	0a40      	lsrs	r0, r0, #9
 8006130:	2107      	movs	r1, #7
 8006132:	9a04      	ldr	r2, [sp, #16]
 8006134:	7992      	ldrb	r2, [r2, #6]
 8006136:	2307      	movs	r3, #7
 8006138:	4003      	ands	r3, r0
 800613a:	429a      	cmp	r2, r3
 800613c:	d103      	bne.n	8006146 <PRL_Received+0x202>
 800613e:	9a06      	ldr	r2, [sp, #24]
 8006140:	2a00      	cmp	r2, #0
 8006142:	d100      	bne.n	8006146 <PRL_Received+0x202>
 8006144:	e08f      	b.n	8006266 <PRL_Received+0x322>
 8006146:	4001      	ands	r1, r0
 8006148:	9804      	ldr	r0, [sp, #16]
 800614a:	7181      	strb	r1, [r0, #6]
 800614c:	4668      	mov	r0, sp
 800614e:	8880      	ldrh	r0, [r0, #4]
 8006150:	8420      	strh	r0, [r4, #32]
 8006152:	4668      	mov	r0, sp
 8006154:	8940      	ldrh	r0, [r0, #10]
 8006156:	2800      	cmp	r0, #0
 8006158:	d043      	beq.n	80061e2 <PRL_Received+0x29e>
 800615a:	4668      	mov	r0, sp
 800615c:	8980      	ldrh	r0, [r0, #12]
 800615e:	2800      	cmp	r0, #0
 8006160:	d03f      	beq.n	80061e2 <PRL_Received+0x29e>
 8006162:	4668      	mov	r0, sp
 8006164:	88c0      	ldrh	r0, [r0, #6]
 8006166:	83e0      	strh	r0, [r4, #30]
 8006168:	4668      	mov	r0, sp
 800616a:	88c0      	ldrh	r0, [r0, #6]
 800616c:	0440      	lsls	r0, r0, #17
 800616e:	0f01      	lsrs	r1, r0, #28
 8006170:	201a      	movs	r0, #26
 8006172:	4348      	muls	r0, r1
 8006174:	9905      	ldr	r1, [sp, #20]
 8006176:	1e89      	subs	r1, r1, #2
 8006178:	466a      	mov	r2, sp
 800617a:	88d2      	ldrh	r2, [r2, #6]
 800617c:	23f8      	movs	r3, #248	@ 0xf8
 800617e:	01db      	lsls	r3, r3, #7
 8006180:	4013      	ands	r3, r2
 8006182:	d12f      	bne.n	80061e4 <PRL_Received+0x2a0>
 8006184:	466a      	mov	r2, sp
 8006186:	88d2      	ldrh	r2, [r2, #6]
 8006188:	05d2      	lsls	r2, r2, #23
 800618a:	0dd2      	lsrs	r2, r2, #23
 800618c:	466b      	mov	r3, sp
 800618e:	89db      	ldrh	r3, [r3, #14]
 8006190:	2b07      	cmp	r3, #7
 8006192:	d30a      	bcc.n	80061aa <PRL_Received+0x266>
 8006194:	2a1a      	cmp	r2, #26
 8006196:	d811      	bhi.n	80061bc <PRL_Received+0x278>
 8006198:	e007      	b.n	80061aa <PRL_Received+0x266>
 800619a:	0023      	movs	r3, r4
 800619c:	3334      	adds	r3, #52	@ 0x34
 800619e:	5d5b      	ldrb	r3, [r3, r5]
 80061a0:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 80061a2:	182f      	adds	r7, r5, r0
 80061a4:	55f3      	strb	r3, [r6, r7]
 80061a6:	1c6d      	adds	r5, r5, #1
 80061a8:	b2ad      	uxth	r5, r5
 80061aa:	428d      	cmp	r5, r1
 80061ac:	d3f5      	bcc.n	800619a <PRL_Received+0x256>
 80061ae:	6ae0      	ldr	r0, [r4, #44]	@ 0x2c
 80061b0:	4291      	cmp	r1, r2
 80061b2:	d301      	bcc.n	80061b8 <PRL_Received+0x274>
 80061b4:	4669      	mov	r1, sp
 80061b6:	8909      	ldrh	r1, [r1, #8]
 80061b8:	8001      	strh	r1, [r0, #0]
 80061ba:	e00c      	b.n	80061d6 <PRL_Received+0x292>
 80061bc:	2025      	movs	r0, #37	@ 0x25
 80061be:	5426      	strb	r6, [r4, r0]
 80061c0:	0020      	movs	r0, r4
 80061c2:	3034      	adds	r0, #52	@ 0x34
 80061c4:	5d40      	ldrb	r0, [r0, r5]
 80061c6:	6aa1      	ldr	r1, [r4, #40]	@ 0x28
 80061c8:	5548      	strb	r0, [r1, r5]
 80061ca:	1c6d      	adds	r5, r5, #1
 80061cc:	2d1a      	cmp	r5, #26
 80061ce:	d3f7      	bcc.n	80061c0 <PRL_Received+0x27c>
 80061d0:	201a      	movs	r0, #26
 80061d2:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 80061d4:	8008      	strh	r0, [r1, #0]
 80061d6:	a80a      	add	r0, sp, #40	@ 0x28
 80061d8:	7801      	ldrb	r1, [r0, #0]
 80061da:	a809      	add	r0, sp, #36	@ 0x24
 80061dc:	7800      	ldrb	r0, [r0, #0]
 80061de:	f7fa fe77 	bl	8000ed0 <PE_PRL_PostReceiveEvent>
 80061e2:	e053      	b.n	800628c <PRL_Received+0x348>
 80061e4:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 80061e6:	8812      	ldrh	r2, [r2, #0]
 80061e8:	9b05      	ldr	r3, [sp, #20]
 80061ea:	18d3      	adds	r3, r2, r3
 80061ec:	1e9b      	subs	r3, r3, #2
 80061ee:	27ff      	movs	r7, #255	@ 0xff
 80061f0:	1dbf      	adds	r7, r7, #6
 80061f2:	321a      	adds	r2, #26
 80061f4:	42ba      	cmp	r2, r7
 80061f6:	d21b      	bcs.n	8006230 <PRL_Received+0x2ec>
 80061f8:	466a      	mov	r2, sp
 80061fa:	8912      	ldrh	r2, [r2, #8]
 80061fc:	4293      	cmp	r3, r2
 80061fe:	d217      	bcs.n	8006230 <PRL_Received+0x2ec>
 8006200:	2225      	movs	r2, #37	@ 0x25
 8006202:	54a6      	strb	r6, [r4, r2]
 8006204:	e007      	b.n	8006216 <PRL_Received+0x2d2>
 8006206:	0022      	movs	r2, r4
 8006208:	3234      	adds	r2, #52	@ 0x34
 800620a:	5d52      	ldrb	r2, [r2, r5]
 800620c:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 800620e:	182e      	adds	r6, r5, r0
 8006210:	559a      	strb	r2, [r3, r6]
 8006212:	1c6d      	adds	r5, r5, #1
 8006214:	b2ad      	uxth	r5, r5
 8006216:	428d      	cmp	r5, r1
 8006218:	d3f5      	bcc.n	8006206 <PRL_Received+0x2c2>
 800621a:	6ae0      	ldr	r0, [r4, #44]	@ 0x2c
 800621c:	8801      	ldrh	r1, [r0, #0]
 800621e:	466a      	mov	r2, sp
 8006220:	8892      	ldrh	r2, [r2, #4]
 8006222:	0a92      	lsrs	r2, r2, #10
 8006224:	231c      	movs	r3, #28
 8006226:	4013      	ands	r3, r2
 8006228:	1e9a      	subs	r2, r3, #2
 800622a:	1889      	adds	r1, r1, r2
 800622c:	8001      	strh	r1, [r0, #0]
 800622e:	e02d      	b.n	800628c <PRL_Received+0x348>
 8006230:	42bb      	cmp	r3, r7
 8006232:	d215      	bcs.n	8006260 <PRL_Received+0x31c>
 8006234:	466a      	mov	r2, sp
 8006236:	8912      	ldrh	r2, [r2, #8]
 8006238:	4293      	cmp	r3, r2
 800623a:	d311      	bcc.n	8006260 <PRL_Received+0x31c>
 800623c:	2225      	movs	r2, #37	@ 0x25
 800623e:	54a6      	strb	r6, [r4, r2]
 8006240:	e007      	b.n	8006252 <PRL_Received+0x30e>
 8006242:	0022      	movs	r2, r4
 8006244:	3234      	adds	r2, #52	@ 0x34
 8006246:	5d52      	ldrb	r2, [r2, r5]
 8006248:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 800624a:	182e      	adds	r6, r5, r0
 800624c:	559a      	strb	r2, [r3, r6]
 800624e:	1c6d      	adds	r5, r5, #1
 8006250:	b2ad      	uxth	r5, r5
 8006252:	428d      	cmp	r5, r1
 8006254:	d3f5      	bcc.n	8006242 <PRL_Received+0x2fe>
 8006256:	4668      	mov	r0, sp
 8006258:	8900      	ldrh	r0, [r0, #8]
 800625a:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 800625c:	8008      	strh	r0, [r1, #0]
 800625e:	e015      	b.n	800628c <PRL_Received+0x348>
 8006260:	2025      	movs	r0, #37	@ 0x25
 8006262:	5425      	strb	r5, [r4, r0]
 8006264:	e012      	b.n	800628c <PRL_Received+0x348>
 8006266:	20ff      	movs	r0, #255	@ 0xff
 8006268:	7260      	strb	r0, [r4, #9]
 800626a:	7425      	strb	r5, [r4, #16]
 800626c:	a809      	add	r0, sp, #36	@ 0x24
 800626e:	7800      	ldrb	r0, [r0, #0]
 8006270:	f7fa fe4a 	bl	8000f08 <PE_PRL_PostReceiveEventError>
 8006274:	72a5      	strb	r5, [r4, #10]
 8006276:	2017      	movs	r0, #23
 8006278:	9000      	str	r0, [sp, #0]
 800627a:	bf00      	nop
 800627c:	a367      	add	r3, pc, #412	@ (adr r3, 800641c <.text_55>)
 800627e:	2200      	movs	r2, #0
 8006280:	a809      	add	r0, sp, #36	@ 0x24
 8006282:	7801      	ldrb	r1, [r0, #0]
 8006284:	2006      	movs	r0, #6
 8006286:	4c61      	ldr	r4, [pc, #388]	@ (800640c <.text_51>)
 8006288:	6824      	ldr	r4, [r4, #0]
 800628a:	47a0      	blx	r4
 800628c:	b00b      	add	sp, #44	@ 0x2c
 800628e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006290:	20000188 	.word	0x20000188

08006294 <.text_40>:
 8006294:	0000f01f 	.word	0x0000f01f

08006298 <.text_41>:
 8006298:	08016910 	.word	0x08016910

0800629c <PRL_ResetIndicate>:
 800629c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800629e:	0004      	movs	r4, r0
 80062a0:	000d      	movs	r5, r1
 80062a2:	2d05      	cmp	r5, #5
 80062a4:	d119      	bne.n	80062da <PRL_ResetIndicate+0x3e>
 80062a6:	485a      	ldr	r0, [pc, #360]	@ (8006410 <.text_52>)
 80062a8:	00a1      	lsls	r1, r4, #2
 80062aa:	1840      	adds	r0, r0, r1
 80062ac:	9000      	str	r0, [sp, #0]
 80062ae:	6807      	ldr	r7, [r0, #0]
 80062b0:	2600      	movs	r6, #0
 80062b2:	2000      	movs	r0, #0
 80062b4:	b2c2      	uxtb	r2, r0
 80062b6:	18ba      	adds	r2, r7, r2
 80062b8:	72d6      	strb	r6, [r2, #11]
 80062ba:	1c40      	adds	r0, r0, #1
 80062bc:	b2c1      	uxtb	r1, r0
 80062be:	2903      	cmp	r1, #3
 80062c0:	d3f8      	bcc.n	80062b4 <PRL_ResetIndicate+0x18>
 80062c2:	220f      	movs	r2, #15
 80062c4:	2103      	movs	r1, #3
 80062c6:	1db8      	adds	r0, r7, #6
 80062c8:	f010 fa84 	bl	80167d4 <__aeabi_memset>
 80062cc:	9900      	ldr	r1, [sp, #0]
 80062ce:	6809      	ldr	r1, [r1, #0]
 80062d0:	714e      	strb	r6, [r1, #5]
 80062d2:	703e      	strb	r6, [r7, #0]
 80062d4:	0020      	movs	r0, r4
 80062d6:	f7ff fe30 	bl	8005f3a <PRL_DisableRX>
 80062da:	2000      	movs	r0, #0
 80062dc:	9000      	str	r0, [sp, #0]
 80062de:	2300      	movs	r3, #0
 80062e0:	002a      	movs	r2, r5
 80062e2:	0021      	movs	r1, r4
 80062e4:	2001      	movs	r0, #1
 80062e6:	4e49      	ldr	r6, [pc, #292]	@ (800640c <.text_51>)
 80062e8:	6836      	ldr	r6, [r6, #0]
 80062ea:	47b0      	blx	r6
 80062ec:	0029      	movs	r1, r5
 80062ee:	0020      	movs	r0, r4
 80062f0:	f7fa fce6 	bl	8000cc0 <PE_PRL_ResetReceived>
 80062f4:	bdf1      	pop	{r0, r4, r5, r6, r7, pc}

080062f6 <PRL_ResetCompleted>:
 80062f6:	2101      	movs	r1, #1
 80062f8:	4a45      	ldr	r2, [pc, #276]	@ (8006410 <.text_52>)
 80062fa:	0080      	lsls	r0, r0, #2
 80062fc:	5810      	ldr	r0, [r2, r0]
 80062fe:	70c1      	strb	r1, [r0, #3]
 8006300:	4770      	bx	lr
	...

08006304 <.text_44>:
 8006304:	0000fedf 	.word	0x0000fedf

08006308 <.text_45>:
 8006308:	0000feff 	.word	0x0000feff

0800630c <.text_46>:
 800630c:	0000f13f 	.word	0x0000f13f

08006310 <PRL_BistCompleted>:
 8006310:	b580      	push	{r7, lr}
 8006312:	f7fa fd01 	bl	8000d18 <PE_PRL_BistCompleted>
 8006316:	bd01      	pop	{r0, pc}

08006318 <PRL_TxCompleted>:
 8006318:	b570      	push	{r4, r5, r6, lr}
 800631a:	0004      	movs	r4, r0
 800631c:	4a3c      	ldr	r2, [pc, #240]	@ (8006410 <.text_52>)
 800631e:	00a3      	lsls	r3, r4, #2
 8006320:	58d6      	ldr	r6, [r2, r3]
 8006322:	2500      	movs	r5, #0
 8006324:	7c32      	ldrb	r2, [r6, #16]
 8006326:	2a01      	cmp	r2, #1
 8006328:	d002      	beq.n	8006330 <PRL_TxCompleted+0x18>
 800632a:	2a02      	cmp	r2, #2
 800632c:	d009      	beq.n	8006342 <PRL_TxCompleted+0x2a>
 800632e:	e010      	b.n	8006352 <PRL_TxCompleted+0x3a>
 8006330:	2900      	cmp	r1, #0
 8006332:	d102      	bne.n	800633a <PRL_TxCompleted+0x22>
 8006334:	f7fa fe1a 	bl	8000f6c <PE_PRL_PostReceiveEventComplete>
 8006338:	e001      	b.n	800633e <PRL_TxCompleted+0x26>
 800633a:	f7fa fde5 	bl	8000f08 <PE_PRL_PostReceiveEventError>
 800633e:	72b5      	strb	r5, [r6, #10]
 8006340:	e007      	b.n	8006352 <PRL_TxCompleted+0x3a>
 8006342:	f009 f9f9 	bl	800f738 <USBPD_PHY_GetRetryTimerValue>
 8006346:	0001      	movs	r1, r0
 8006348:	0060      	lsls	r0, r4, #1
 800634a:	1c40      	adds	r0, r0, #1
 800634c:	b2c0      	uxtb	r0, r0
 800634e:	f00a fe1f 	bl	8010f90 <USBPD_TIM_Start>
 8006352:	7435      	strb	r5, [r6, #16]
 8006354:	bd70      	pop	{r4, r5, r6, pc}

08006356 <USBPD_PRL_PrepareExtendedTxChunkSending>:
 8006356:	b570      	push	{r4, r5, r6, lr}
 8006358:	4c2d      	ldr	r4, [pc, #180]	@ (8006410 <.text_52>)
 800635a:	0080      	lsls	r0, r0, #2
 800635c:	5820      	ldr	r0, [r4, r0]
 800635e:	2480      	movs	r4, #128	@ 0x80
 8006360:	0224      	lsls	r4, r4, #8
 8006362:	8b85      	ldrh	r5, [r0, #28]
 8006364:	4e2b      	ldr	r6, [pc, #172]	@ (8006414 <.text_53>)
 8006366:	402e      	ands	r6, r5
 8006368:	02c9      	lsls	r1, r1, #11
 800636a:	4331      	orrs	r1, r6
 800636c:	25fe      	movs	r5, #254	@ 0xfe
 800636e:	022d      	lsls	r5, r5, #8
 8006370:	400d      	ands	r5, r1
 8006372:	05d1      	lsls	r1, r2, #23
 8006374:	0dc9      	lsrs	r1, r1, #23
 8006376:	4329      	orrs	r1, r5
 8006378:	4321      	orrs	r1, r4
 800637a:	8381      	strh	r1, [r0, #28]
 800637c:	8a41      	ldrh	r1, [r0, #18]
 800637e:	430c      	orrs	r4, r1
 8006380:	8244      	strh	r4, [r0, #18]
 8006382:	4a25      	ldr	r2, [pc, #148]	@ (8006418 <.text_54>)
 8006384:	4022      	ands	r2, r4
 8006386:	2120      	movs	r1, #32
 8006388:	5c41      	ldrb	r1, [r0, r1]
 800638a:	06c9      	lsls	r1, r1, #27
 800638c:	0ec9      	lsrs	r1, r1, #27
 800638e:	4311      	orrs	r1, r2
 8006390:	8241      	strh	r1, [r0, #18]
 8006392:	7019      	strb	r1, [r3, #0]
 8006394:	8a41      	ldrh	r1, [r0, #18]
 8006396:	0a09      	lsrs	r1, r1, #8
 8006398:	7059      	strb	r1, [r3, #1]
 800639a:	8b81      	ldrh	r1, [r0, #28]
 800639c:	7099      	strb	r1, [r3, #2]
 800639e:	8b80      	ldrh	r0, [r0, #28]
 80063a0:	0a00      	lsrs	r0, r0, #8
 80063a2:	70d8      	strb	r0, [r3, #3]
 80063a4:	bd70      	pop	{r4, r5, r6, pc}

080063a6 <USBPD_PRL_PrepareChunkRequest>:
 80063a6:	b510      	push	{r4, lr}
 80063a8:	4a19      	ldr	r2, [pc, #100]	@ (8006410 <.text_52>)
 80063aa:	0080      	lsls	r0, r0, #2
 80063ac:	5810      	ldr	r0, [r2, r0]
 80063ae:	8b83      	ldrh	r3, [r0, #28]
 80063b0:	2284      	movs	r2, #132	@ 0x84
 80063b2:	0212      	lsls	r2, r2, #8
 80063b4:	431a      	orrs	r2, r3
 80063b6:	8382      	strh	r2, [r0, #28]
 80063b8:	2386      	movs	r3, #134	@ 0x86
 80063ba:	021b      	lsls	r3, r3, #8
 80063bc:	4013      	ands	r3, r2
 80063be:	8bc2      	ldrh	r2, [r0, #30]
 80063c0:	0ad2      	lsrs	r2, r2, #11
 80063c2:	1c52      	adds	r2, r2, #1
 80063c4:	02d2      	lsls	r2, r2, #11
 80063c6:	24f0      	movs	r4, #240	@ 0xf0
 80063c8:	01e4      	lsls	r4, r4, #7
 80063ca:	4014      	ands	r4, r2
 80063cc:	431c      	orrs	r4, r3
 80063ce:	8384      	strh	r4, [r0, #28]
 80063d0:	8a43      	ldrh	r3, [r0, #18]
 80063d2:	2280      	movs	r2, #128	@ 0x80
 80063d4:	0212      	lsls	r2, r2, #8
 80063d6:	431a      	orrs	r2, r3
 80063d8:	0003      	movs	r3, r0
 80063da:	3312      	adds	r3, #18
 80063dc:	801a      	strh	r2, [r3, #0]
 80063de:	4c0e      	ldr	r4, [pc, #56]	@ (8006418 <.text_54>)
 80063e0:	4014      	ands	r4, r2
 80063e2:	2220      	movs	r2, #32
 80063e4:	5c82      	ldrb	r2, [r0, r2]
 80063e6:	06d2      	lsls	r2, r2, #27
 80063e8:	0ed2      	lsrs	r2, r2, #27
 80063ea:	4322      	orrs	r2, r4
 80063ec:	801a      	strh	r2, [r3, #0]
 80063ee:	2200      	movs	r2, #0
 80063f0:	7142      	strb	r2, [r0, #5]
 80063f2:	8a43      	ldrh	r3, [r0, #18]
 80063f4:	700b      	strb	r3, [r1, #0]
 80063f6:	8a43      	ldrh	r3, [r0, #18]
 80063f8:	0a1b      	lsrs	r3, r3, #8
 80063fa:	704b      	strb	r3, [r1, #1]
 80063fc:	8b83      	ldrh	r3, [r0, #28]
 80063fe:	708b      	strb	r3, [r1, #2]
 8006400:	8b80      	ldrh	r0, [r0, #28]
 8006402:	0a00      	lsrs	r0, r0, #8
 8006404:	70c8      	strb	r0, [r1, #3]
 8006406:	710a      	strb	r2, [r1, #4]
 8006408:	714a      	strb	r2, [r1, #5]
 800640a:	bd10      	pop	{r4, pc}

0800640c <.text_51>:
 800640c:	20000000 	.word	0x20000000

08006410 <.text_52>:
 8006410:	20000188 	.word	0x20000188

08006414 <.text_53>:
 8006414:	000083ff 	.word	0x000083ff

08006418 <.text_54>:
 8006418:	0000ffe0 	.word	0x0000ffe0

0800641c <.text_55>:
 800641c:	5f4c5250 	.word	0x5f4c5250
 8006420:	4e455645 	.word	0x4e455645
 8006424:	58525f54 	.word	0x58525f54
 8006428:	5349445f 	.word	0x5349445f
 800642c:	44524143 	.word	0x44524143
 8006430:	00004445 	.word	0x00004445

08006434 <__udivsi3>:
 8006434:	2200      	movs	r2, #0
 8006436:	0843      	lsrs	r3, r0, #1
 8006438:	428b      	cmp	r3, r1
 800643a:	d374      	bcc.n	8006526 <__udivsi3+0xf2>
 800643c:	0903      	lsrs	r3, r0, #4
 800643e:	428b      	cmp	r3, r1
 8006440:	d35f      	bcc.n	8006502 <__udivsi3+0xce>
 8006442:	0a03      	lsrs	r3, r0, #8
 8006444:	428b      	cmp	r3, r1
 8006446:	d344      	bcc.n	80064d2 <__udivsi3+0x9e>
 8006448:	0b03      	lsrs	r3, r0, #12
 800644a:	428b      	cmp	r3, r1
 800644c:	d328      	bcc.n	80064a0 <__udivsi3+0x6c>
 800644e:	0c03      	lsrs	r3, r0, #16
 8006450:	428b      	cmp	r3, r1
 8006452:	d30d      	bcc.n	8006470 <__udivsi3+0x3c>
 8006454:	22ff      	movs	r2, #255	@ 0xff
 8006456:	0209      	lsls	r1, r1, #8
 8006458:	ba12      	rev	r2, r2
 800645a:	0c03      	lsrs	r3, r0, #16
 800645c:	428b      	cmp	r3, r1
 800645e:	d302      	bcc.n	8006466 <__udivsi3+0x32>
 8006460:	1212      	asrs	r2, r2, #8
 8006462:	0209      	lsls	r1, r1, #8
 8006464:	d065      	beq.n	8006532 <__udivsi3+0xfe>
 8006466:	0b03      	lsrs	r3, r0, #12
 8006468:	428b      	cmp	r3, r1
 800646a:	d319      	bcc.n	80064a0 <__udivsi3+0x6c>
 800646c:	e000      	b.n	8006470 <__udivsi3+0x3c>
 800646e:	0a09      	lsrs	r1, r1, #8
 8006470:	0bc3      	lsrs	r3, r0, #15
 8006472:	428b      	cmp	r3, r1
 8006474:	d301      	bcc.n	800647a <__udivsi3+0x46>
 8006476:	03cb      	lsls	r3, r1, #15
 8006478:	1ac0      	subs	r0, r0, r3
 800647a:	4152      	adcs	r2, r2
 800647c:	0b83      	lsrs	r3, r0, #14
 800647e:	428b      	cmp	r3, r1
 8006480:	d301      	bcc.n	8006486 <__udivsi3+0x52>
 8006482:	038b      	lsls	r3, r1, #14
 8006484:	1ac0      	subs	r0, r0, r3
 8006486:	4152      	adcs	r2, r2
 8006488:	0b43      	lsrs	r3, r0, #13
 800648a:	428b      	cmp	r3, r1
 800648c:	d301      	bcc.n	8006492 <__udivsi3+0x5e>
 800648e:	034b      	lsls	r3, r1, #13
 8006490:	1ac0      	subs	r0, r0, r3
 8006492:	4152      	adcs	r2, r2
 8006494:	0b03      	lsrs	r3, r0, #12
 8006496:	428b      	cmp	r3, r1
 8006498:	d301      	bcc.n	800649e <__udivsi3+0x6a>
 800649a:	030b      	lsls	r3, r1, #12
 800649c:	1ac0      	subs	r0, r0, r3
 800649e:	4152      	adcs	r2, r2
 80064a0:	0ac3      	lsrs	r3, r0, #11
 80064a2:	428b      	cmp	r3, r1
 80064a4:	d301      	bcc.n	80064aa <__udivsi3+0x76>
 80064a6:	02cb      	lsls	r3, r1, #11
 80064a8:	1ac0      	subs	r0, r0, r3
 80064aa:	4152      	adcs	r2, r2
 80064ac:	0a83      	lsrs	r3, r0, #10
 80064ae:	428b      	cmp	r3, r1
 80064b0:	d301      	bcc.n	80064b6 <__udivsi3+0x82>
 80064b2:	028b      	lsls	r3, r1, #10
 80064b4:	1ac0      	subs	r0, r0, r3
 80064b6:	4152      	adcs	r2, r2
 80064b8:	0a43      	lsrs	r3, r0, #9
 80064ba:	428b      	cmp	r3, r1
 80064bc:	d301      	bcc.n	80064c2 <__udivsi3+0x8e>
 80064be:	024b      	lsls	r3, r1, #9
 80064c0:	1ac0      	subs	r0, r0, r3
 80064c2:	4152      	adcs	r2, r2
 80064c4:	0a03      	lsrs	r3, r0, #8
 80064c6:	428b      	cmp	r3, r1
 80064c8:	d301      	bcc.n	80064ce <__udivsi3+0x9a>
 80064ca:	020b      	lsls	r3, r1, #8
 80064cc:	1ac0      	subs	r0, r0, r3
 80064ce:	4152      	adcs	r2, r2
 80064d0:	d2cd      	bcs.n	800646e <__udivsi3+0x3a>
 80064d2:	09c3      	lsrs	r3, r0, #7
 80064d4:	428b      	cmp	r3, r1
 80064d6:	d301      	bcc.n	80064dc <__udivsi3+0xa8>
 80064d8:	01cb      	lsls	r3, r1, #7
 80064da:	1ac0      	subs	r0, r0, r3
 80064dc:	4152      	adcs	r2, r2
 80064de:	0983      	lsrs	r3, r0, #6
 80064e0:	428b      	cmp	r3, r1
 80064e2:	d301      	bcc.n	80064e8 <__udivsi3+0xb4>
 80064e4:	018b      	lsls	r3, r1, #6
 80064e6:	1ac0      	subs	r0, r0, r3
 80064e8:	4152      	adcs	r2, r2
 80064ea:	0943      	lsrs	r3, r0, #5
 80064ec:	428b      	cmp	r3, r1
 80064ee:	d301      	bcc.n	80064f4 <__udivsi3+0xc0>
 80064f0:	014b      	lsls	r3, r1, #5
 80064f2:	1ac0      	subs	r0, r0, r3
 80064f4:	4152      	adcs	r2, r2
 80064f6:	0903      	lsrs	r3, r0, #4
 80064f8:	428b      	cmp	r3, r1
 80064fa:	d301      	bcc.n	8006500 <__udivsi3+0xcc>
 80064fc:	010b      	lsls	r3, r1, #4
 80064fe:	1ac0      	subs	r0, r0, r3
 8006500:	4152      	adcs	r2, r2
 8006502:	08c3      	lsrs	r3, r0, #3
 8006504:	428b      	cmp	r3, r1
 8006506:	d301      	bcc.n	800650c <__udivsi3+0xd8>
 8006508:	00cb      	lsls	r3, r1, #3
 800650a:	1ac0      	subs	r0, r0, r3
 800650c:	4152      	adcs	r2, r2
 800650e:	0883      	lsrs	r3, r0, #2
 8006510:	428b      	cmp	r3, r1
 8006512:	d301      	bcc.n	8006518 <__udivsi3+0xe4>
 8006514:	008b      	lsls	r3, r1, #2
 8006516:	1ac0      	subs	r0, r0, r3
 8006518:	4152      	adcs	r2, r2
 800651a:	0843      	lsrs	r3, r0, #1
 800651c:	428b      	cmp	r3, r1
 800651e:	d301      	bcc.n	8006524 <__udivsi3+0xf0>
 8006520:	004b      	lsls	r3, r1, #1
 8006522:	1ac0      	subs	r0, r0, r3
 8006524:	4152      	adcs	r2, r2
 8006526:	1a41      	subs	r1, r0, r1
 8006528:	d200      	bcs.n	800652c <__udivsi3+0xf8>
 800652a:	4601      	mov	r1, r0
 800652c:	4152      	adcs	r2, r2
 800652e:	4610      	mov	r0, r2
 8006530:	4770      	bx	lr
 8006532:	e7ff      	b.n	8006534 <__udivsi3+0x100>
 8006534:	b501      	push	{r0, lr}
 8006536:	2000      	movs	r0, #0
 8006538:	f000 f806 	bl	8006548 <__aeabi_idiv0>
 800653c:	bd02      	pop	{r1, pc}
 800653e:	46c0      	nop			@ (mov r8, r8)

08006540 <__aeabi_uidivmod>:
 8006540:	2900      	cmp	r1, #0
 8006542:	d0f7      	beq.n	8006534 <__udivsi3+0x100>
 8006544:	e776      	b.n	8006434 <__udivsi3>
 8006546:	4770      	bx	lr

08006548 <__aeabi_idiv0>:
 8006548:	4770      	bx	lr
 800654a:	46c0      	nop			@ (mov r8, r8)

0800654c <tx_application_define>:
  * @brief  Define the initial system.
  * @param  first_unused_memory : Pointer to the first unused memory
  * @retval None
  */
VOID tx_application_define(VOID *first_unused_memory)
{
 800654c:	b590      	push	{r4, r7, lr}
 800654e:	b087      	sub	sp, #28
 8006550:	af02      	add	r7, sp, #8
 8006552:	6078      	str	r0, [r7, #4]

  /* USER CODE END  tx_application_define */

  VOID *memory_ptr;

  if (tx_byte_pool_create(&tx_app_byte_pool, "Tx App memory pool", tx_byte_pool_buffer, TX_APP_MEM_POOL_SIZE) != TX_SUCCESS)
 8006554:	23a0      	movs	r3, #160	@ 0xa0
 8006556:	015b      	lsls	r3, r3, #5
 8006558:	4a1a      	ldr	r2, [pc, #104]	@ (80065c4 <tx_application_define+0x78>)
 800655a:	491b      	ldr	r1, [pc, #108]	@ (80065c8 <tx_application_define+0x7c>)
 800655c:	481b      	ldr	r0, [pc, #108]	@ (80065cc <tx_application_define+0x80>)
 800655e:	2434      	movs	r4, #52	@ 0x34
 8006560:	9400      	str	r4, [sp, #0]
 8006562:	f00c feaf 	bl	80132c4 <_txe_byte_pool_create>
 8006566:	1e03      	subs	r3, r0, #0
 8006568:	d105      	bne.n	8006576 <tx_application_define+0x2a>
  {
    /* USER CODE BEGIN TX_Byte_Pool_Success */

    /* USER CODE END TX_Byte_Pool_Success */

    memory_ptr = (VOID *)&tx_app_byte_pool;
 800656a:	4b18      	ldr	r3, [pc, #96]	@ (80065cc <tx_application_define+0x80>)
 800656c:	60fb      	str	r3, [r7, #12]

    if (App_ThreadX_Init(memory_ptr) != TX_SUCCESS)
 800656e:	68fb      	ldr	r3, [r7, #12]
 8006570:	0018      	movs	r0, r3
 8006572:	f000 f839 	bl	80065e8 <App_ThreadX_Init>

    /* USER CODE END  App_ThreadX_Init_Success */

  }

  if (tx_byte_pool_create(&ux_device_app_byte_pool, "Ux App memory pool", ux_device_byte_pool_buffer, UX_DEVICE_APP_MEM_POOL_SIZE) != TX_SUCCESS)
 8006576:	23c0      	movs	r3, #192	@ 0xc0
 8006578:	011b      	lsls	r3, r3, #4
 800657a:	4a15      	ldr	r2, [pc, #84]	@ (80065d0 <tx_application_define+0x84>)
 800657c:	4915      	ldr	r1, [pc, #84]	@ (80065d4 <tx_application_define+0x88>)
 800657e:	4816      	ldr	r0, [pc, #88]	@ (80065d8 <tx_application_define+0x8c>)
 8006580:	2434      	movs	r4, #52	@ 0x34
 8006582:	9400      	str	r4, [sp, #0]
 8006584:	f00c fe9e 	bl	80132c4 <_txe_byte_pool_create>
 8006588:	1e03      	subs	r3, r0, #0
 800658a:	d105      	bne.n	8006598 <tx_application_define+0x4c>
  {
    /* USER CODE BEGIN UX_Device_Byte_Pool_Success */

    /* USER CODE END UX_Device_Byte_Pool_Success */

    memory_ptr = (VOID *)&ux_device_app_byte_pool;
 800658c:	4b12      	ldr	r3, [pc, #72]	@ (80065d8 <tx_application_define+0x8c>)
 800658e:	60fb      	str	r3, [r7, #12]

    if (MX_USBX_Device_Init(memory_ptr) != UX_SUCCESS)
 8006590:	68fb      	ldr	r3, [r7, #12]
 8006592:	0018      	movs	r0, r3
 8006594:	f010 f80b 	bl	80165ae <MX_USBX_Device_Init>

    /* USER CODE BEGIN MX_USBX_Device_Init_Success */

    /* USER CODE END MX_USBX_Device_Init_Success */
  }
  if (tx_byte_pool_create(&usbpd_app_byte_pool, "USBPD App memory pool", usbpd_byte_pool_buffer, USBPD_APP_MEM_POOL_SIZE) != TX_SUCCESS)
 8006598:	23c0      	movs	r3, #192	@ 0xc0
 800659a:	015b      	lsls	r3, r3, #5
 800659c:	4a0f      	ldr	r2, [pc, #60]	@ (80065dc <tx_application_define+0x90>)
 800659e:	4910      	ldr	r1, [pc, #64]	@ (80065e0 <tx_application_define+0x94>)
 80065a0:	4810      	ldr	r0, [pc, #64]	@ (80065e4 <tx_application_define+0x98>)
 80065a2:	2434      	movs	r4, #52	@ 0x34
 80065a4:	9400      	str	r4, [sp, #0]
 80065a6:	f00c fe8d 	bl	80132c4 <_txe_byte_pool_create>
 80065aa:	1e03      	subs	r3, r0, #0
 80065ac:	d105      	bne.n	80065ba <tx_application_define+0x6e>
  {
    /* USER CODE BEGIN USBPD_Byte_Pool_Success */

    /* USER CODE END USBPD_Byte_Pool_Success */

    memory_ptr = (VOID *)&usbpd_app_byte_pool;
 80065ae:	4b0d      	ldr	r3, [pc, #52]	@ (80065e4 <tx_application_define+0x98>)
 80065b0:	60fb      	str	r3, [r7, #12]
    if (MX_USBPD_Init(memory_ptr) != TX_SUCCESS)
 80065b2:	68fb      	ldr	r3, [r7, #12]
 80065b4:	0018      	movs	r0, r3
 80065b6:	f00f fac3 	bl	8015b40 <MX_USBPD_Init>
    }
    /* USER CODE BEGIN  MX_USBPD_Init_Success */

    /* USER CODE END  MX_USBPD_Init_Success */
  }
}
 80065ba:	46c0      	nop			@ (mov r8, r8)
 80065bc:	46bd      	mov	sp, r7
 80065be:	b005      	add	sp, #20
 80065c0:	bd90      	pop	{r4, r7, pc}
 80065c2:	46c0      	nop			@ (mov r8, r8)
 80065c4:	20000194 	.word	0x20000194
 80065c8:	08016818 	.word	0x08016818
 80065cc:	20001594 	.word	0x20001594
 80065d0:	200015c8 	.word	0x200015c8
 80065d4:	0801682c 	.word	0x0801682c
 80065d8:	200021c8 	.word	0x200021c8
 80065dc:	200021fc 	.word	0x200021fc
 80065e0:	08016840 	.word	0x08016840
 80065e4:	200039fc 	.word	0x200039fc

080065e8 <App_ThreadX_Init>:
  * @brief  Application ThreadX Initialization.
  * @param memory_ptr: memory pointer
  * @retval int
  */
UINT App_ThreadX_Init(VOID *memory_ptr)
{
 80065e8:	b580      	push	{r7, lr}
 80065ea:	b084      	sub	sp, #16
 80065ec:	af00      	add	r7, sp, #0
 80065ee:	6078      	str	r0, [r7, #4]
  UINT ret = TX_SUCCESS;
 80065f0:	2300      	movs	r3, #0
 80065f2:	60fb      	str	r3, [r7, #12]
  TX_BYTE_POOL *byte_pool = (TX_BYTE_POOL*)memory_ptr;
 80065f4:	687b      	ldr	r3, [r7, #4]
 80065f6:	60bb      	str	r3, [r7, #8]

  /* USER CODE BEGIN App_ThreadX_Init */

  /* USER CODE END App_ThreadX_Init */

  return ret;
 80065f8:	68fb      	ldr	r3, [r7, #12]
}
 80065fa:	0018      	movs	r0, r3
 80065fc:	46bd      	mov	sp, r7
 80065fe:	b004      	add	sp, #16
 8006600:	bd80      	pop	{r7, pc}

08006602 <MX_ThreadX_Init>:
  * @brief  MX_ThreadX_Init
  * @param  None
  * @retval None
  */
void MX_ThreadX_Init(void)
{
 8006602:	b580      	push	{r7, lr}
 8006604:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN  Before_Kernel_Start */

  /* USER CODE END  Before_Kernel_Start */

  tx_kernel_enter();
 8006606:	f00b f89f 	bl	8011748 <_tx_initialize_kernel_enter>

  /* USER CODE BEGIN  Kernel_Start_Error */

  /* USER CODE END  Kernel_Start_Error */
}
 800660a:	46c0      	nop			@ (mov r8, r8)
 800660c:	46bd      	mov	sp, r7
 800660e:	bd80      	pop	{r7, pc}

08006610 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8006610:	b580      	push	{r7, lr}
 8006612:	b082      	sub	sp, #8
 8006614:	af00      	add	r7, sp, #0
 8006616:	0002      	movs	r2, r0
 8006618:	1dfb      	adds	r3, r7, #7
 800661a:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 800661c:	1dfb      	adds	r3, r7, #7
 800661e:	781b      	ldrb	r3, [r3, #0]
 8006620:	2b7f      	cmp	r3, #127	@ 0x7f
 8006622:	d809      	bhi.n	8006638 <__NVIC_EnableIRQ+0x28>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8006624:	1dfb      	adds	r3, r7, #7
 8006626:	781b      	ldrb	r3, [r3, #0]
 8006628:	001a      	movs	r2, r3
 800662a:	231f      	movs	r3, #31
 800662c:	401a      	ands	r2, r3
 800662e:	4b04      	ldr	r3, [pc, #16]	@ (8006640 <__NVIC_EnableIRQ+0x30>)
 8006630:	2101      	movs	r1, #1
 8006632:	4091      	lsls	r1, r2
 8006634:	000a      	movs	r2, r1
 8006636:	601a      	str	r2, [r3, #0]
    __COMPILER_BARRIER();
  }
}
 8006638:	46c0      	nop			@ (mov r8, r8)
 800663a:	46bd      	mov	sp, r7
 800663c:	b002      	add	sp, #8
 800663e:	bd80      	pop	{r7, pc}
 8006640:	e000e100 	.word	0xe000e100

08006644 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8006644:	b590      	push	{r4, r7, lr}
 8006646:	b083      	sub	sp, #12
 8006648:	af00      	add	r7, sp, #0
 800664a:	0002      	movs	r2, r0
 800664c:	6039      	str	r1, [r7, #0]
 800664e:	1dfb      	adds	r3, r7, #7
 8006650:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8006652:	1dfb      	adds	r3, r7, #7
 8006654:	781b      	ldrb	r3, [r3, #0]
 8006656:	2b7f      	cmp	r3, #127	@ 0x7f
 8006658:	d828      	bhi.n	80066ac <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800665a:	4a2f      	ldr	r2, [pc, #188]	@ (8006718 <__NVIC_SetPriority+0xd4>)
 800665c:	1dfb      	adds	r3, r7, #7
 800665e:	781b      	ldrb	r3, [r3, #0]
 8006660:	b25b      	sxtb	r3, r3
 8006662:	089b      	lsrs	r3, r3, #2
 8006664:	33c0      	adds	r3, #192	@ 0xc0
 8006666:	009b      	lsls	r3, r3, #2
 8006668:	589b      	ldr	r3, [r3, r2]
 800666a:	1dfa      	adds	r2, r7, #7
 800666c:	7812      	ldrb	r2, [r2, #0]
 800666e:	0011      	movs	r1, r2
 8006670:	2203      	movs	r2, #3
 8006672:	400a      	ands	r2, r1
 8006674:	00d2      	lsls	r2, r2, #3
 8006676:	21ff      	movs	r1, #255	@ 0xff
 8006678:	4091      	lsls	r1, r2
 800667a:	000a      	movs	r2, r1
 800667c:	43d2      	mvns	r2, r2
 800667e:	401a      	ands	r2, r3
 8006680:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8006682:	683b      	ldr	r3, [r7, #0]
 8006684:	019b      	lsls	r3, r3, #6
 8006686:	22ff      	movs	r2, #255	@ 0xff
 8006688:	401a      	ands	r2, r3
 800668a:	1dfb      	adds	r3, r7, #7
 800668c:	781b      	ldrb	r3, [r3, #0]
 800668e:	0018      	movs	r0, r3
 8006690:	2303      	movs	r3, #3
 8006692:	4003      	ands	r3, r0
 8006694:	00db      	lsls	r3, r3, #3
 8006696:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8006698:	481f      	ldr	r0, [pc, #124]	@ (8006718 <__NVIC_SetPriority+0xd4>)
 800669a:	1dfb      	adds	r3, r7, #7
 800669c:	781b      	ldrb	r3, [r3, #0]
 800669e:	b25b      	sxtb	r3, r3
 80066a0:	089b      	lsrs	r3, r3, #2
 80066a2:	430a      	orrs	r2, r1
 80066a4:	33c0      	adds	r3, #192	@ 0xc0
 80066a6:	009b      	lsls	r3, r3, #2
 80066a8:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 80066aa:	e031      	b.n	8006710 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80066ac:	4a1b      	ldr	r2, [pc, #108]	@ (800671c <__NVIC_SetPriority+0xd8>)
 80066ae:	1dfb      	adds	r3, r7, #7
 80066b0:	781b      	ldrb	r3, [r3, #0]
 80066b2:	0019      	movs	r1, r3
 80066b4:	230f      	movs	r3, #15
 80066b6:	400b      	ands	r3, r1
 80066b8:	3b08      	subs	r3, #8
 80066ba:	089b      	lsrs	r3, r3, #2
 80066bc:	3306      	adds	r3, #6
 80066be:	009b      	lsls	r3, r3, #2
 80066c0:	18d3      	adds	r3, r2, r3
 80066c2:	3304      	adds	r3, #4
 80066c4:	681b      	ldr	r3, [r3, #0]
 80066c6:	1dfa      	adds	r2, r7, #7
 80066c8:	7812      	ldrb	r2, [r2, #0]
 80066ca:	0011      	movs	r1, r2
 80066cc:	2203      	movs	r2, #3
 80066ce:	400a      	ands	r2, r1
 80066d0:	00d2      	lsls	r2, r2, #3
 80066d2:	21ff      	movs	r1, #255	@ 0xff
 80066d4:	4091      	lsls	r1, r2
 80066d6:	000a      	movs	r2, r1
 80066d8:	43d2      	mvns	r2, r2
 80066da:	401a      	ands	r2, r3
 80066dc:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80066de:	683b      	ldr	r3, [r7, #0]
 80066e0:	019b      	lsls	r3, r3, #6
 80066e2:	22ff      	movs	r2, #255	@ 0xff
 80066e4:	401a      	ands	r2, r3
 80066e6:	1dfb      	adds	r3, r7, #7
 80066e8:	781b      	ldrb	r3, [r3, #0]
 80066ea:	0018      	movs	r0, r3
 80066ec:	2303      	movs	r3, #3
 80066ee:	4003      	ands	r3, r0
 80066f0:	00db      	lsls	r3, r3, #3
 80066f2:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80066f4:	4809      	ldr	r0, [pc, #36]	@ (800671c <__NVIC_SetPriority+0xd8>)
 80066f6:	1dfb      	adds	r3, r7, #7
 80066f8:	781b      	ldrb	r3, [r3, #0]
 80066fa:	001c      	movs	r4, r3
 80066fc:	230f      	movs	r3, #15
 80066fe:	4023      	ands	r3, r4
 8006700:	3b08      	subs	r3, #8
 8006702:	089b      	lsrs	r3, r3, #2
 8006704:	430a      	orrs	r2, r1
 8006706:	3306      	adds	r3, #6
 8006708:	009b      	lsls	r3, r3, #2
 800670a:	18c3      	adds	r3, r0, r3
 800670c:	3304      	adds	r3, #4
 800670e:	601a      	str	r2, [r3, #0]
}
 8006710:	46c0      	nop			@ (mov r8, r8)
 8006712:	46bd      	mov	sp, r7
 8006714:	b003      	add	sp, #12
 8006716:	bd90      	pop	{r4, r7, pc}
 8006718:	e000e100 	.word	0xe000e100
 800671c:	e000ed00 	.word	0xe000ed00

08006720 <LL_DMA_SetDataTransferDirection>:
  *         @arg @ref LL_DMA_DIRECTION_MEMORY_TO_PERIPH
  *         @arg @ref LL_DMA_DIRECTION_MEMORY_TO_MEMORY
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetDataTransferDirection(const DMA_TypeDef *DMAx, uint32_t Channel, uint32_t Direction)
{
 8006720:	b580      	push	{r7, lr}
 8006722:	b086      	sub	sp, #24
 8006724:	af00      	add	r7, sp, #0
 8006726:	60f8      	str	r0, [r7, #12]
 8006728:	60b9      	str	r1, [r7, #8]
 800672a:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 800672c:	68fb      	ldr	r3, [r7, #12]
 800672e:	617b      	str	r3, [r7, #20]
  MODIFY_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR,
 8006730:	4a0c      	ldr	r2, [pc, #48]	@ (8006764 <LL_DMA_SetDataTransferDirection+0x44>)
 8006732:	68bb      	ldr	r3, [r7, #8]
 8006734:	18d3      	adds	r3, r2, r3
 8006736:	781b      	ldrb	r3, [r3, #0]
 8006738:	001a      	movs	r2, r3
 800673a:	697b      	ldr	r3, [r7, #20]
 800673c:	18d3      	adds	r3, r2, r3
 800673e:	681b      	ldr	r3, [r3, #0]
 8006740:	4a09      	ldr	r2, [pc, #36]	@ (8006768 <LL_DMA_SetDataTransferDirection+0x48>)
 8006742:	4013      	ands	r3, r2
 8006744:	0019      	movs	r1, r3
 8006746:	4a07      	ldr	r2, [pc, #28]	@ (8006764 <LL_DMA_SetDataTransferDirection+0x44>)
 8006748:	68bb      	ldr	r3, [r7, #8]
 800674a:	18d3      	adds	r3, r2, r3
 800674c:	781b      	ldrb	r3, [r3, #0]
 800674e:	001a      	movs	r2, r3
 8006750:	697b      	ldr	r3, [r7, #20]
 8006752:	18d3      	adds	r3, r2, r3
 8006754:	687a      	ldr	r2, [r7, #4]
 8006756:	430a      	orrs	r2, r1
 8006758:	601a      	str	r2, [r3, #0]
             DMA_CCR_DIR | DMA_CCR_MEM2MEM, Direction);
}
 800675a:	46c0      	nop			@ (mov r8, r8)
 800675c:	46bd      	mov	sp, r7
 800675e:	b006      	add	sp, #24
 8006760:	bd80      	pop	{r7, pc}
 8006762:	46c0      	nop			@ (mov r8, r8)
 8006764:	08016914 	.word	0x08016914
 8006768:	ffffbfef 	.word	0xffffbfef

0800676c <LL_DMA_SetMode>:
  *         @arg @ref LL_DMA_MODE_NORMAL
  *         @arg @ref LL_DMA_MODE_CIRCULAR
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetMode(const DMA_TypeDef *DMAx, uint32_t Channel, uint32_t Mode)
{
 800676c:	b580      	push	{r7, lr}
 800676e:	b086      	sub	sp, #24
 8006770:	af00      	add	r7, sp, #0
 8006772:	60f8      	str	r0, [r7, #12]
 8006774:	60b9      	str	r1, [r7, #8]
 8006776:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 8006778:	68fb      	ldr	r3, [r7, #12]
 800677a:	617b      	str	r3, [r7, #20]
  MODIFY_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR, DMA_CCR_CIRC,
 800677c:	4a0c      	ldr	r2, [pc, #48]	@ (80067b0 <LL_DMA_SetMode+0x44>)
 800677e:	68bb      	ldr	r3, [r7, #8]
 8006780:	18d3      	adds	r3, r2, r3
 8006782:	781b      	ldrb	r3, [r3, #0]
 8006784:	001a      	movs	r2, r3
 8006786:	697b      	ldr	r3, [r7, #20]
 8006788:	18d3      	adds	r3, r2, r3
 800678a:	681b      	ldr	r3, [r3, #0]
 800678c:	2220      	movs	r2, #32
 800678e:	4393      	bics	r3, r2
 8006790:	0019      	movs	r1, r3
 8006792:	4a07      	ldr	r2, [pc, #28]	@ (80067b0 <LL_DMA_SetMode+0x44>)
 8006794:	68bb      	ldr	r3, [r7, #8]
 8006796:	18d3      	adds	r3, r2, r3
 8006798:	781b      	ldrb	r3, [r3, #0]
 800679a:	001a      	movs	r2, r3
 800679c:	697b      	ldr	r3, [r7, #20]
 800679e:	18d3      	adds	r3, r2, r3
 80067a0:	687a      	ldr	r2, [r7, #4]
 80067a2:	430a      	orrs	r2, r1
 80067a4:	601a      	str	r2, [r3, #0]
             Mode);
}
 80067a6:	46c0      	nop			@ (mov r8, r8)
 80067a8:	46bd      	mov	sp, r7
 80067aa:	b006      	add	sp, #24
 80067ac:	bd80      	pop	{r7, pc}
 80067ae:	46c0      	nop			@ (mov r8, r8)
 80067b0:	08016914 	.word	0x08016914

080067b4 <LL_DMA_SetPeriphIncMode>:
  *         @arg @ref LL_DMA_PERIPH_INCREMENT
  *         @arg @ref LL_DMA_PERIPH_NOINCREMENT
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetPeriphIncMode(const DMA_TypeDef *DMAx, uint32_t Channel, uint32_t PeriphOrM2MSrcIncMode)
{
 80067b4:	b580      	push	{r7, lr}
 80067b6:	b086      	sub	sp, #24
 80067b8:	af00      	add	r7, sp, #0
 80067ba:	60f8      	str	r0, [r7, #12]
 80067bc:	60b9      	str	r1, [r7, #8]
 80067be:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 80067c0:	68fb      	ldr	r3, [r7, #12]
 80067c2:	617b      	str	r3, [r7, #20]
  MODIFY_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR, DMA_CCR_PINC,
 80067c4:	4a0c      	ldr	r2, [pc, #48]	@ (80067f8 <LL_DMA_SetPeriphIncMode+0x44>)
 80067c6:	68bb      	ldr	r3, [r7, #8]
 80067c8:	18d3      	adds	r3, r2, r3
 80067ca:	781b      	ldrb	r3, [r3, #0]
 80067cc:	001a      	movs	r2, r3
 80067ce:	697b      	ldr	r3, [r7, #20]
 80067d0:	18d3      	adds	r3, r2, r3
 80067d2:	681b      	ldr	r3, [r3, #0]
 80067d4:	2240      	movs	r2, #64	@ 0x40
 80067d6:	4393      	bics	r3, r2
 80067d8:	0019      	movs	r1, r3
 80067da:	4a07      	ldr	r2, [pc, #28]	@ (80067f8 <LL_DMA_SetPeriphIncMode+0x44>)
 80067dc:	68bb      	ldr	r3, [r7, #8]
 80067de:	18d3      	adds	r3, r2, r3
 80067e0:	781b      	ldrb	r3, [r3, #0]
 80067e2:	001a      	movs	r2, r3
 80067e4:	697b      	ldr	r3, [r7, #20]
 80067e6:	18d3      	adds	r3, r2, r3
 80067e8:	687a      	ldr	r2, [r7, #4]
 80067ea:	430a      	orrs	r2, r1
 80067ec:	601a      	str	r2, [r3, #0]
             PeriphOrM2MSrcIncMode);
}
 80067ee:	46c0      	nop			@ (mov r8, r8)
 80067f0:	46bd      	mov	sp, r7
 80067f2:	b006      	add	sp, #24
 80067f4:	bd80      	pop	{r7, pc}
 80067f6:	46c0      	nop			@ (mov r8, r8)
 80067f8:	08016914 	.word	0x08016914

080067fc <LL_DMA_SetMemoryIncMode>:
  *         @arg @ref LL_DMA_MEMORY_INCREMENT
  *         @arg @ref LL_DMA_MEMORY_NOINCREMENT
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetMemoryIncMode(const DMA_TypeDef *DMAx, uint32_t Channel, uint32_t MemoryOrM2MDstIncMode)
{
 80067fc:	b580      	push	{r7, lr}
 80067fe:	b086      	sub	sp, #24
 8006800:	af00      	add	r7, sp, #0
 8006802:	60f8      	str	r0, [r7, #12]
 8006804:	60b9      	str	r1, [r7, #8]
 8006806:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 8006808:	68fb      	ldr	r3, [r7, #12]
 800680a:	617b      	str	r3, [r7, #20]
  MODIFY_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR, DMA_CCR_MINC,
 800680c:	4a0c      	ldr	r2, [pc, #48]	@ (8006840 <LL_DMA_SetMemoryIncMode+0x44>)
 800680e:	68bb      	ldr	r3, [r7, #8]
 8006810:	18d3      	adds	r3, r2, r3
 8006812:	781b      	ldrb	r3, [r3, #0]
 8006814:	001a      	movs	r2, r3
 8006816:	697b      	ldr	r3, [r7, #20]
 8006818:	18d3      	adds	r3, r2, r3
 800681a:	681b      	ldr	r3, [r3, #0]
 800681c:	2280      	movs	r2, #128	@ 0x80
 800681e:	4393      	bics	r3, r2
 8006820:	0019      	movs	r1, r3
 8006822:	4a07      	ldr	r2, [pc, #28]	@ (8006840 <LL_DMA_SetMemoryIncMode+0x44>)
 8006824:	68bb      	ldr	r3, [r7, #8]
 8006826:	18d3      	adds	r3, r2, r3
 8006828:	781b      	ldrb	r3, [r3, #0]
 800682a:	001a      	movs	r2, r3
 800682c:	697b      	ldr	r3, [r7, #20]
 800682e:	18d3      	adds	r3, r2, r3
 8006830:	687a      	ldr	r2, [r7, #4]
 8006832:	430a      	orrs	r2, r1
 8006834:	601a      	str	r2, [r3, #0]
             MemoryOrM2MDstIncMode);
}
 8006836:	46c0      	nop			@ (mov r8, r8)
 8006838:	46bd      	mov	sp, r7
 800683a:	b006      	add	sp, #24
 800683c:	bd80      	pop	{r7, pc}
 800683e:	46c0      	nop			@ (mov r8, r8)
 8006840:	08016914 	.word	0x08016914

08006844 <LL_DMA_SetPeriphSize>:
  *         @arg @ref LL_DMA_PDATAALIGN_HALFWORD
  *         @arg @ref LL_DMA_PDATAALIGN_WORD
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetPeriphSize(const DMA_TypeDef *DMAx, uint32_t Channel, uint32_t PeriphOrM2MSrcDataSize)
{
 8006844:	b580      	push	{r7, lr}
 8006846:	b086      	sub	sp, #24
 8006848:	af00      	add	r7, sp, #0
 800684a:	60f8      	str	r0, [r7, #12]
 800684c:	60b9      	str	r1, [r7, #8]
 800684e:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 8006850:	68fb      	ldr	r3, [r7, #12]
 8006852:	617b      	str	r3, [r7, #20]
  MODIFY_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR, DMA_CCR_PSIZE,
 8006854:	4a0c      	ldr	r2, [pc, #48]	@ (8006888 <LL_DMA_SetPeriphSize+0x44>)
 8006856:	68bb      	ldr	r3, [r7, #8]
 8006858:	18d3      	adds	r3, r2, r3
 800685a:	781b      	ldrb	r3, [r3, #0]
 800685c:	001a      	movs	r2, r3
 800685e:	697b      	ldr	r3, [r7, #20]
 8006860:	18d3      	adds	r3, r2, r3
 8006862:	681b      	ldr	r3, [r3, #0]
 8006864:	4a09      	ldr	r2, [pc, #36]	@ (800688c <LL_DMA_SetPeriphSize+0x48>)
 8006866:	4013      	ands	r3, r2
 8006868:	0019      	movs	r1, r3
 800686a:	4a07      	ldr	r2, [pc, #28]	@ (8006888 <LL_DMA_SetPeriphSize+0x44>)
 800686c:	68bb      	ldr	r3, [r7, #8]
 800686e:	18d3      	adds	r3, r2, r3
 8006870:	781b      	ldrb	r3, [r3, #0]
 8006872:	001a      	movs	r2, r3
 8006874:	697b      	ldr	r3, [r7, #20]
 8006876:	18d3      	adds	r3, r2, r3
 8006878:	687a      	ldr	r2, [r7, #4]
 800687a:	430a      	orrs	r2, r1
 800687c:	601a      	str	r2, [r3, #0]
             PeriphOrM2MSrcDataSize);
}
 800687e:	46c0      	nop			@ (mov r8, r8)
 8006880:	46bd      	mov	sp, r7
 8006882:	b006      	add	sp, #24
 8006884:	bd80      	pop	{r7, pc}
 8006886:	46c0      	nop			@ (mov r8, r8)
 8006888:	08016914 	.word	0x08016914
 800688c:	fffffcff 	.word	0xfffffcff

08006890 <LL_DMA_SetMemorySize>:
  *         @arg @ref LL_DMA_MDATAALIGN_HALFWORD
  *         @arg @ref LL_DMA_MDATAALIGN_WORD
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetMemorySize(const DMA_TypeDef *DMAx, uint32_t Channel, uint32_t MemoryOrM2MDstDataSize)
{
 8006890:	b580      	push	{r7, lr}
 8006892:	b086      	sub	sp, #24
 8006894:	af00      	add	r7, sp, #0
 8006896:	60f8      	str	r0, [r7, #12]
 8006898:	60b9      	str	r1, [r7, #8]
 800689a:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 800689c:	68fb      	ldr	r3, [r7, #12]
 800689e:	617b      	str	r3, [r7, #20]
  MODIFY_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR, DMA_CCR_MSIZE,
 80068a0:	4a0c      	ldr	r2, [pc, #48]	@ (80068d4 <LL_DMA_SetMemorySize+0x44>)
 80068a2:	68bb      	ldr	r3, [r7, #8]
 80068a4:	18d3      	adds	r3, r2, r3
 80068a6:	781b      	ldrb	r3, [r3, #0]
 80068a8:	001a      	movs	r2, r3
 80068aa:	697b      	ldr	r3, [r7, #20]
 80068ac:	18d3      	adds	r3, r2, r3
 80068ae:	681b      	ldr	r3, [r3, #0]
 80068b0:	4a09      	ldr	r2, [pc, #36]	@ (80068d8 <LL_DMA_SetMemorySize+0x48>)
 80068b2:	4013      	ands	r3, r2
 80068b4:	0019      	movs	r1, r3
 80068b6:	4a07      	ldr	r2, [pc, #28]	@ (80068d4 <LL_DMA_SetMemorySize+0x44>)
 80068b8:	68bb      	ldr	r3, [r7, #8]
 80068ba:	18d3      	adds	r3, r2, r3
 80068bc:	781b      	ldrb	r3, [r3, #0]
 80068be:	001a      	movs	r2, r3
 80068c0:	697b      	ldr	r3, [r7, #20]
 80068c2:	18d3      	adds	r3, r2, r3
 80068c4:	687a      	ldr	r2, [r7, #4]
 80068c6:	430a      	orrs	r2, r1
 80068c8:	601a      	str	r2, [r3, #0]
             MemoryOrM2MDstDataSize);
}
 80068ca:	46c0      	nop			@ (mov r8, r8)
 80068cc:	46bd      	mov	sp, r7
 80068ce:	b006      	add	sp, #24
 80068d0:	bd80      	pop	{r7, pc}
 80068d2:	46c0      	nop			@ (mov r8, r8)
 80068d4:	08016914 	.word	0x08016914
 80068d8:	fffff3ff 	.word	0xfffff3ff

080068dc <LL_DMA_SetChannelPriorityLevel>:
  *         @arg @ref LL_DMA_PRIORITY_HIGH
  *         @arg @ref LL_DMA_PRIORITY_VERYHIGH
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetChannelPriorityLevel(const DMA_TypeDef *DMAx, uint32_t Channel, uint32_t Priority)
{
 80068dc:	b580      	push	{r7, lr}
 80068de:	b086      	sub	sp, #24
 80068e0:	af00      	add	r7, sp, #0
 80068e2:	60f8      	str	r0, [r7, #12]
 80068e4:	60b9      	str	r1, [r7, #8]
 80068e6:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 80068e8:	68fb      	ldr	r3, [r7, #12]
 80068ea:	617b      	str	r3, [r7, #20]
  MODIFY_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR, DMA_CCR_PL,
 80068ec:	4a0c      	ldr	r2, [pc, #48]	@ (8006920 <LL_DMA_SetChannelPriorityLevel+0x44>)
 80068ee:	68bb      	ldr	r3, [r7, #8]
 80068f0:	18d3      	adds	r3, r2, r3
 80068f2:	781b      	ldrb	r3, [r3, #0]
 80068f4:	001a      	movs	r2, r3
 80068f6:	697b      	ldr	r3, [r7, #20]
 80068f8:	18d3      	adds	r3, r2, r3
 80068fa:	681b      	ldr	r3, [r3, #0]
 80068fc:	4a09      	ldr	r2, [pc, #36]	@ (8006924 <LL_DMA_SetChannelPriorityLevel+0x48>)
 80068fe:	4013      	ands	r3, r2
 8006900:	0019      	movs	r1, r3
 8006902:	4a07      	ldr	r2, [pc, #28]	@ (8006920 <LL_DMA_SetChannelPriorityLevel+0x44>)
 8006904:	68bb      	ldr	r3, [r7, #8]
 8006906:	18d3      	adds	r3, r2, r3
 8006908:	781b      	ldrb	r3, [r3, #0]
 800690a:	001a      	movs	r2, r3
 800690c:	697b      	ldr	r3, [r7, #20]
 800690e:	18d3      	adds	r3, r2, r3
 8006910:	687a      	ldr	r2, [r7, #4]
 8006912:	430a      	orrs	r2, r1
 8006914:	601a      	str	r2, [r3, #0]
             Priority);
}
 8006916:	46c0      	nop			@ (mov r8, r8)
 8006918:	46bd      	mov	sp, r7
 800691a:	b006      	add	sp, #24
 800691c:	bd80      	pop	{r7, pc}
 800691e:	46c0      	nop			@ (mov r8, r8)
 8006920:	08016914 	.word	0x08016914
 8006924:	ffffcfff 	.word	0xffffcfff

08006928 <LL_DMA_SetPeriphRequest>:
  *         @arg @ref LL_DMAMUX_REQ_UCPD2_RX
  *         @arg @ref LL_DMAMUX_REQ_UCPD2_TX
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetPeriphRequest(const DMA_TypeDef *DMAx, uint32_t Channel, uint32_t Request)
{
 8006928:	b580      	push	{r7, lr}
 800692a:	b086      	sub	sp, #24
 800692c:	af00      	add	r7, sp, #0
 800692e:	60f8      	str	r0, [r7, #12]
 8006930:	60b9      	str	r1, [r7, #8]
 8006932:	607a      	str	r2, [r7, #4]
  uint32_t dmamux_ccr_offset = ((((uint32_t)DMAx ^ (uint32_t)DMA1) >> 10U) * 7U);
 8006934:	68fb      	ldr	r3, [r7, #12]
 8006936:	0a9b      	lsrs	r3, r3, #10
 8006938:	4a0f      	ldr	r2, [pc, #60]	@ (8006978 <LL_DMA_SetPeriphRequest+0x50>)
 800693a:	405a      	eors	r2, r3
 800693c:	0013      	movs	r3, r2
 800693e:	00db      	lsls	r3, r3, #3
 8006940:	1a9b      	subs	r3, r3, r2
 8006942:	617b      	str	r3, [r7, #20]
  MODIFY_REG((DMAMUX1_Channel0 + Channel + dmamux_ccr_offset)->CCR, DMAMUX_CxCR_DMAREQ_ID, Request);
 8006944:	68ba      	ldr	r2, [r7, #8]
 8006946:	697b      	ldr	r3, [r7, #20]
 8006948:	18d3      	adds	r3, r2, r3
 800694a:	009b      	lsls	r3, r3, #2
 800694c:	4a0b      	ldr	r2, [pc, #44]	@ (800697c <LL_DMA_SetPeriphRequest+0x54>)
 800694e:	4694      	mov	ip, r2
 8006950:	4463      	add	r3, ip
 8006952:	681b      	ldr	r3, [r3, #0]
 8006954:	227f      	movs	r2, #127	@ 0x7f
 8006956:	4393      	bics	r3, r2
 8006958:	0019      	movs	r1, r3
 800695a:	68ba      	ldr	r2, [r7, #8]
 800695c:	697b      	ldr	r3, [r7, #20]
 800695e:	18d3      	adds	r3, r2, r3
 8006960:	009b      	lsls	r3, r3, #2
 8006962:	4a06      	ldr	r2, [pc, #24]	@ (800697c <LL_DMA_SetPeriphRequest+0x54>)
 8006964:	4694      	mov	ip, r2
 8006966:	4463      	add	r3, ip
 8006968:	687a      	ldr	r2, [r7, #4]
 800696a:	430a      	orrs	r2, r1
 800696c:	601a      	str	r2, [r3, #0]
}
 800696e:	46c0      	nop			@ (mov r8, r8)
 8006970:	46bd      	mov	sp, r7
 8006972:	b006      	add	sp, #24
 8006974:	bd80      	pop	{r7, pc}
 8006976:	46c0      	nop			@ (mov r8, r8)
 8006978:	00100080 	.word	0x00100080
 800697c:	40020800 	.word	0x40020800

08006980 <LL_APB1_GRP1_EnableClock>:
  *         @arg @ref LL_APB1_GRP1_PERIPH_LPTIM1  (1)
  * @note Peripheral marked with (1) are not available all devices
  * @retval None
  */
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
 8006980:	b580      	push	{r7, lr}
 8006982:	b084      	sub	sp, #16
 8006984:	af00      	add	r7, sp, #0
 8006986:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APBENR1, Periphs);
 8006988:	4b07      	ldr	r3, [pc, #28]	@ (80069a8 <LL_APB1_GRP1_EnableClock+0x28>)
 800698a:	6bd9      	ldr	r1, [r3, #60]	@ 0x3c
 800698c:	4b06      	ldr	r3, [pc, #24]	@ (80069a8 <LL_APB1_GRP1_EnableClock+0x28>)
 800698e:	687a      	ldr	r2, [r7, #4]
 8006990:	430a      	orrs	r2, r1
 8006992:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APBENR1, Periphs);
 8006994:	4b04      	ldr	r3, [pc, #16]	@ (80069a8 <LL_APB1_GRP1_EnableClock+0x28>)
 8006996:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006998:	687a      	ldr	r2, [r7, #4]
 800699a:	4013      	ands	r3, r2
 800699c:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800699e:	68fb      	ldr	r3, [r7, #12]
}
 80069a0:	46c0      	nop			@ (mov r8, r8)
 80069a2:	46bd      	mov	sp, r7
 80069a4:	b004      	add	sp, #16
 80069a6:	bd80      	pop	{r7, pc}
 80069a8:	40021000 	.word	0x40021000

080069ac <LL_IOP_GRP1_EnableClock>:
  *         @arg @ref LL_IOP_GRP1_PERIPH_GPIOE
  *         @arg @ref LL_IOP_GRP1_PERIPH_GPIOF
  * @retval None
  */
__STATIC_INLINE void LL_IOP_GRP1_EnableClock(uint32_t Periphs)
{
 80069ac:	b580      	push	{r7, lr}
 80069ae:	b084      	sub	sp, #16
 80069b0:	af00      	add	r7, sp, #0
 80069b2:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->IOPENR, Periphs);
 80069b4:	4b07      	ldr	r3, [pc, #28]	@ (80069d4 <LL_IOP_GRP1_EnableClock+0x28>)
 80069b6:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 80069b8:	4b06      	ldr	r3, [pc, #24]	@ (80069d4 <LL_IOP_GRP1_EnableClock+0x28>)
 80069ba:	687a      	ldr	r2, [r7, #4]
 80069bc:	430a      	orrs	r2, r1
 80069be:	635a      	str	r2, [r3, #52]	@ 0x34
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->IOPENR, Periphs);
 80069c0:	4b04      	ldr	r3, [pc, #16]	@ (80069d4 <LL_IOP_GRP1_EnableClock+0x28>)
 80069c2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80069c4:	687a      	ldr	r2, [r7, #4]
 80069c6:	4013      	ands	r3, r2
 80069c8:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80069ca:	68fb      	ldr	r3, [r7, #12]
}
 80069cc:	46c0      	nop			@ (mov r8, r8)
 80069ce:	46bd      	mov	sp, r7
 80069d0:	b004      	add	sp, #16
 80069d2:	bd80      	pop	{r7, pc}
 80069d4:	40021000 	.word	0x40021000

080069d8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80069d8:	b580      	push	{r7, lr}
 80069da:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80069dc:	f000 ff00 	bl	80077e0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80069e0:	f000 f816 	bl	8006a10 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80069e4:	f000 fb56 	bl	8007094 <MX_GPIO_Init>
  MX_DMA_Init();
 80069e8:	f000 fb28 	bl	800703c <MX_DMA_Init>
  MX_I2C2_Init();
 80069ec:	f000 f8a4 	bl	8006b38 <MX_I2C2_Init>
  MX_TIM3_Init();
 80069f0:	f000 f8e2 	bl	8006bb8 <MX_TIM3_Init>
  MX_TIM4_Init();
 80069f4:	f000 f944 	bl	8006c80 <MX_TIM4_Init>
  MX_UCPD1_Init();
 80069f8:	f000 f9a4 	bl	8006d44 <MX_UCPD1_Init>
  MX_UCPD2_Init();
 80069fc:	f000 fa48 	bl	8006e90 <MX_UCPD2_Init>
  MX_USB_DRD_FS_PCD_Init();
 8006a00:	f000 fae6 	bl	8006fd0 <MX_USB_DRD_FS_PCD_Init>
  /* Call PreOsInit function */
  USBPD_PreInitOs();
 8006a04:	f00f f88e 	bl	8015b24 <USBPD_PreInitOs>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  MX_ThreadX_Init();
 8006a08:	f7ff fdfb 	bl	8006602 <MX_ThreadX_Init>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8006a0c:	46c0      	nop			@ (mov r8, r8)
 8006a0e:	e7fd      	b.n	8006a0c <main+0x34>

08006a10 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8006a10:	b590      	push	{r4, r7, lr}
 8006a12:	b09b      	sub	sp, #108	@ 0x6c
 8006a14:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8006a16:	242c      	movs	r4, #44	@ 0x2c
 8006a18:	193b      	adds	r3, r7, r4
 8006a1a:	0018      	movs	r0, r3
 8006a1c:	233c      	movs	r3, #60	@ 0x3c
 8006a1e:	001a      	movs	r2, r3
 8006a20:	2100      	movs	r1, #0
 8006a22:	f00f fe8d 	bl	8016740 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8006a26:	231c      	movs	r3, #28
 8006a28:	18fb      	adds	r3, r7, r3
 8006a2a:	0018      	movs	r0, r3
 8006a2c:	2310      	movs	r3, #16
 8006a2e:	001a      	movs	r2, r3
 8006a30:	2100      	movs	r1, #0
 8006a32:	f00f fe85 	bl	8016740 <memset>
  RCC_CRSInitTypeDef pInit = {0};
 8006a36:	1d3b      	adds	r3, r7, #4
 8006a38:	0018      	movs	r0, r3
 8006a3a:	2318      	movs	r3, #24
 8006a3c:	001a      	movs	r2, r3
 8006a3e:	2100      	movs	r1, #0
 8006a40:	f00f fe7e 	bl	8016740 <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 8006a44:	2380      	movs	r3, #128	@ 0x80
 8006a46:	009b      	lsls	r3, r3, #2
 8006a48:	0018      	movs	r0, r3
 8006a4a:	f002 ffa9 	bl	80099a0 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSI48;
 8006a4e:	193b      	adds	r3, r7, r4
 8006a50:	2222      	movs	r2, #34	@ 0x22
 8006a52:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8006a54:	193b      	adds	r3, r7, r4
 8006a56:	2280      	movs	r2, #128	@ 0x80
 8006a58:	0052      	lsls	r2, r2, #1
 8006a5a:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 8006a5c:	193b      	adds	r3, r7, r4
 8006a5e:	2280      	movs	r2, #128	@ 0x80
 8006a60:	03d2      	lsls	r2, r2, #15
 8006a62:	61da      	str	r2, [r3, #28]
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 8006a64:	0021      	movs	r1, r4
 8006a66:	187b      	adds	r3, r7, r1
 8006a68:	2200      	movs	r2, #0
 8006a6a:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8006a6c:	187b      	adds	r3, r7, r1
 8006a6e:	2240      	movs	r2, #64	@ 0x40
 8006a70:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8006a72:	187b      	adds	r3, r7, r1
 8006a74:	2202      	movs	r2, #2
 8006a76:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8006a78:	187b      	adds	r3, r7, r1
 8006a7a:	2202      	movs	r2, #2
 8006a7c:	625a      	str	r2, [r3, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
 8006a7e:	187b      	adds	r3, r7, r1
 8006a80:	2200      	movs	r2, #0
 8006a82:	629a      	str	r2, [r3, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLN = 8;
 8006a84:	187b      	adds	r3, r7, r1
 8006a86:	2208      	movs	r2, #8
 8006a88:	62da      	str	r2, [r3, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8006a8a:	187b      	adds	r3, r7, r1
 8006a8c:	2280      	movs	r2, #128	@ 0x80
 8006a8e:	0292      	lsls	r2, r2, #10
 8006a90:	631a      	str	r2, [r3, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV4;
 8006a92:	187b      	adds	r3, r7, r1
 8006a94:	22c0      	movs	r2, #192	@ 0xc0
 8006a96:	04d2      	lsls	r2, r2, #19
 8006a98:	635a      	str	r2, [r3, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8006a9a:	187b      	adds	r3, r7, r1
 8006a9c:	2280      	movs	r2, #128	@ 0x80
 8006a9e:	0592      	lsls	r2, r2, #22
 8006aa0:	639a      	str	r2, [r3, #56]	@ 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8006aa2:	187b      	adds	r3, r7, r1
 8006aa4:	0018      	movs	r0, r3
 8006aa6:	f002 ffc7 	bl	8009a38 <HAL_RCC_OscConfig>
 8006aaa:	1e03      	subs	r3, r0, #0
 8006aac:	d001      	beq.n	8006ab2 <SystemClock_Config+0xa2>
  {
    Error_Handler();
 8006aae:	f000 fbdb 	bl	8007268 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8006ab2:	211c      	movs	r1, #28
 8006ab4:	187b      	adds	r3, r7, r1
 8006ab6:	2207      	movs	r2, #7
 8006ab8:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8006aba:	187b      	adds	r3, r7, r1
 8006abc:	2202      	movs	r2, #2
 8006abe:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8006ac0:	187b      	adds	r3, r7, r1
 8006ac2:	2200      	movs	r2, #0
 8006ac4:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8006ac6:	187b      	adds	r3, r7, r1
 8006ac8:	2200      	movs	r2, #0
 8006aca:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8006acc:	187b      	adds	r3, r7, r1
 8006ace:	2102      	movs	r1, #2
 8006ad0:	0018      	movs	r0, r3
 8006ad2:	f003 fb11 	bl	800a0f8 <HAL_RCC_ClockConfig>
 8006ad6:	1e03      	subs	r3, r0, #0
 8006ad8:	d001      	beq.n	8006ade <SystemClock_Config+0xce>
  {
    Error_Handler();
 8006ada:	f000 fbc5 	bl	8007268 <Error_Handler>
  }

  /** Enable the SYSCFG APB clock
  */
  __HAL_RCC_CRS_CLK_ENABLE();
 8006ade:	4b14      	ldr	r3, [pc, #80]	@ (8006b30 <SystemClock_Config+0x120>)
 8006ae0:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8006ae2:	4b13      	ldr	r3, [pc, #76]	@ (8006b30 <SystemClock_Config+0x120>)
 8006ae4:	2180      	movs	r1, #128	@ 0x80
 8006ae6:	0249      	lsls	r1, r1, #9
 8006ae8:	430a      	orrs	r2, r1
 8006aea:	63da      	str	r2, [r3, #60]	@ 0x3c
 8006aec:	4b10      	ldr	r3, [pc, #64]	@ (8006b30 <SystemClock_Config+0x120>)
 8006aee:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8006af0:	2380      	movs	r3, #128	@ 0x80
 8006af2:	025b      	lsls	r3, r3, #9
 8006af4:	4013      	ands	r3, r2
 8006af6:	603b      	str	r3, [r7, #0]
 8006af8:	683b      	ldr	r3, [r7, #0]

  /** Configures CRS
  */
  pInit.Prescaler = RCC_CRS_SYNC_DIV1;
 8006afa:	1d3b      	adds	r3, r7, #4
 8006afc:	2200      	movs	r2, #0
 8006afe:	601a      	str	r2, [r3, #0]
  pInit.Source = RCC_CRS_SYNC_SOURCE_USB;
 8006b00:	1d3b      	adds	r3, r7, #4
 8006b02:	2280      	movs	r2, #128	@ 0x80
 8006b04:	0592      	lsls	r2, r2, #22
 8006b06:	605a      	str	r2, [r3, #4]
  pInit.Polarity = RCC_CRS_SYNC_POLARITY_RISING;
 8006b08:	1d3b      	adds	r3, r7, #4
 8006b0a:	2200      	movs	r2, #0
 8006b0c:	609a      	str	r2, [r3, #8]
  pInit.ReloadValue = __HAL_RCC_CRS_RELOADVALUE_CALCULATE(48000000,1000);
 8006b0e:	1d3b      	adds	r3, r7, #4
 8006b10:	4a08      	ldr	r2, [pc, #32]	@ (8006b34 <SystemClock_Config+0x124>)
 8006b12:	60da      	str	r2, [r3, #12]
  pInit.ErrorLimitValue = 34;
 8006b14:	1d3b      	adds	r3, r7, #4
 8006b16:	2222      	movs	r2, #34	@ 0x22
 8006b18:	611a      	str	r2, [r3, #16]
  pInit.HSI48CalibrationValue = 32;
 8006b1a:	1d3b      	adds	r3, r7, #4
 8006b1c:	2220      	movs	r2, #32
 8006b1e:	615a      	str	r2, [r3, #20]

  HAL_RCCEx_CRSConfig(&pInit);
 8006b20:	1d3b      	adds	r3, r7, #4
 8006b22:	0018      	movs	r0, r3
 8006b24:	f003 ff18 	bl	800a958 <HAL_RCCEx_CRSConfig>
}
 8006b28:	46c0      	nop			@ (mov r8, r8)
 8006b2a:	46bd      	mov	sp, r7
 8006b2c:	b01b      	add	sp, #108	@ 0x6c
 8006b2e:	bd90      	pop	{r4, r7, pc}
 8006b30:	40021000 	.word	0x40021000
 8006b34:	0000bb7f 	.word	0x0000bb7f

08006b38 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8006b38:	b580      	push	{r7, lr}
 8006b3a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8006b3c:	4b1b      	ldr	r3, [pc, #108]	@ (8006bac <MX_I2C2_Init+0x74>)
 8006b3e:	4a1c      	ldr	r2, [pc, #112]	@ (8006bb0 <MX_I2C2_Init+0x78>)
 8006b40:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x10707DBC;
 8006b42:	4b1a      	ldr	r3, [pc, #104]	@ (8006bac <MX_I2C2_Init+0x74>)
 8006b44:	4a1b      	ldr	r2, [pc, #108]	@ (8006bb4 <MX_I2C2_Init+0x7c>)
 8006b46:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 8006b48:	4b18      	ldr	r3, [pc, #96]	@ (8006bac <MX_I2C2_Init+0x74>)
 8006b4a:	2200      	movs	r2, #0
 8006b4c:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8006b4e:	4b17      	ldr	r3, [pc, #92]	@ (8006bac <MX_I2C2_Init+0x74>)
 8006b50:	2201      	movs	r2, #1
 8006b52:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8006b54:	4b15      	ldr	r3, [pc, #84]	@ (8006bac <MX_I2C2_Init+0x74>)
 8006b56:	2200      	movs	r2, #0
 8006b58:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 8006b5a:	4b14      	ldr	r3, [pc, #80]	@ (8006bac <MX_I2C2_Init+0x74>)
 8006b5c:	2200      	movs	r2, #0
 8006b5e:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8006b60:	4b12      	ldr	r3, [pc, #72]	@ (8006bac <MX_I2C2_Init+0x74>)
 8006b62:	2200      	movs	r2, #0
 8006b64:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8006b66:	4b11      	ldr	r3, [pc, #68]	@ (8006bac <MX_I2C2_Init+0x74>)
 8006b68:	2200      	movs	r2, #0
 8006b6a:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8006b6c:	4b0f      	ldr	r3, [pc, #60]	@ (8006bac <MX_I2C2_Init+0x74>)
 8006b6e:	2200      	movs	r2, #0
 8006b70:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8006b72:	4b0e      	ldr	r3, [pc, #56]	@ (8006bac <MX_I2C2_Init+0x74>)
 8006b74:	0018      	movs	r0, r3
 8006b76:	f001 f92d 	bl	8007dd4 <HAL_I2C_Init>
 8006b7a:	1e03      	subs	r3, r0, #0
 8006b7c:	d001      	beq.n	8006b82 <MX_I2C2_Init+0x4a>
  {
    Error_Handler();
 8006b7e:	f000 fb73 	bl	8007268 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8006b82:	4b0a      	ldr	r3, [pc, #40]	@ (8006bac <MX_I2C2_Init+0x74>)
 8006b84:	2100      	movs	r1, #0
 8006b86:	0018      	movs	r0, r3
 8006b88:	f001 f9ca 	bl	8007f20 <HAL_I2CEx_ConfigAnalogFilter>
 8006b8c:	1e03      	subs	r3, r0, #0
 8006b8e:	d001      	beq.n	8006b94 <MX_I2C2_Init+0x5c>
  {
    Error_Handler();
 8006b90:	f000 fb6a 	bl	8007268 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 8006b94:	4b05      	ldr	r3, [pc, #20]	@ (8006bac <MX_I2C2_Init+0x74>)
 8006b96:	2100      	movs	r1, #0
 8006b98:	0018      	movs	r0, r3
 8006b9a:	f001 fa0d 	bl	8007fb8 <HAL_I2CEx_ConfigDigitalFilter>
 8006b9e:	1e03      	subs	r3, r0, #0
 8006ba0:	d001      	beq.n	8006ba6 <MX_I2C2_Init+0x6e>
  {
    Error_Handler();
 8006ba2:	f000 fb61 	bl	8007268 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8006ba6:	46c0      	nop			@ (mov r8, r8)
 8006ba8:	46bd      	mov	sp, r7
 8006baa:	bd80      	pop	{r7, pc}
 8006bac:	20003a30 	.word	0x20003a30
 8006bb0:	40005800 	.word	0x40005800
 8006bb4:	10707dbc 	.word	0x10707dbc

08006bb8 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8006bb8:	b590      	push	{r4, r7, lr}
 8006bba:	b08d      	sub	sp, #52	@ 0x34
 8006bbc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8006bbe:	240c      	movs	r4, #12
 8006bc0:	193b      	adds	r3, r7, r4
 8006bc2:	0018      	movs	r0, r3
 8006bc4:	2324      	movs	r3, #36	@ 0x24
 8006bc6:	001a      	movs	r2, r3
 8006bc8:	2100      	movs	r1, #0
 8006bca:	f00f fdb9 	bl	8016740 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8006bce:	003b      	movs	r3, r7
 8006bd0:	0018      	movs	r0, r3
 8006bd2:	230c      	movs	r3, #12
 8006bd4:	001a      	movs	r2, r3
 8006bd6:	2100      	movs	r1, #0
 8006bd8:	f00f fdb2 	bl	8016740 <memset>

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8006bdc:	4b25      	ldr	r3, [pc, #148]	@ (8006c74 <MX_TIM3_Init+0xbc>)
 8006bde:	4a26      	ldr	r2, [pc, #152]	@ (8006c78 <MX_TIM3_Init+0xc0>)
 8006be0:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8006be2:	4b24      	ldr	r3, [pc, #144]	@ (8006c74 <MX_TIM3_Init+0xbc>)
 8006be4:	2200      	movs	r2, #0
 8006be6:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8006be8:	4b22      	ldr	r3, [pc, #136]	@ (8006c74 <MX_TIM3_Init+0xbc>)
 8006bea:	2200      	movs	r2, #0
 8006bec:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8006bee:	4b21      	ldr	r3, [pc, #132]	@ (8006c74 <MX_TIM3_Init+0xbc>)
 8006bf0:	4a22      	ldr	r2, [pc, #136]	@ (8006c7c <MX_TIM3_Init+0xc4>)
 8006bf2:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8006bf4:	4b1f      	ldr	r3, [pc, #124]	@ (8006c74 <MX_TIM3_Init+0xbc>)
 8006bf6:	2200      	movs	r2, #0
 8006bf8:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8006bfa:	4b1e      	ldr	r3, [pc, #120]	@ (8006c74 <MX_TIM3_Init+0xbc>)
 8006bfc:	2200      	movs	r2, #0
 8006bfe:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8006c00:	0021      	movs	r1, r4
 8006c02:	187b      	adds	r3, r7, r1
 8006c04:	2203      	movs	r2, #3
 8006c06:	601a      	str	r2, [r3, #0]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8006c08:	187b      	adds	r3, r7, r1
 8006c0a:	2200      	movs	r2, #0
 8006c0c:	605a      	str	r2, [r3, #4]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8006c0e:	187b      	adds	r3, r7, r1
 8006c10:	2201      	movs	r2, #1
 8006c12:	609a      	str	r2, [r3, #8]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8006c14:	187b      	adds	r3, r7, r1
 8006c16:	2200      	movs	r2, #0
 8006c18:	60da      	str	r2, [r3, #12]
  sConfig.IC1Filter = 0;
 8006c1a:	187b      	adds	r3, r7, r1
 8006c1c:	2200      	movs	r2, #0
 8006c1e:	611a      	str	r2, [r3, #16]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8006c20:	187b      	adds	r3, r7, r1
 8006c22:	2200      	movs	r2, #0
 8006c24:	615a      	str	r2, [r3, #20]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8006c26:	187b      	adds	r3, r7, r1
 8006c28:	2201      	movs	r2, #1
 8006c2a:	619a      	str	r2, [r3, #24]
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8006c2c:	187b      	adds	r3, r7, r1
 8006c2e:	2200      	movs	r2, #0
 8006c30:	61da      	str	r2, [r3, #28]
  sConfig.IC2Filter = 0;
 8006c32:	187b      	adds	r3, r7, r1
 8006c34:	2200      	movs	r2, #0
 8006c36:	621a      	str	r2, [r3, #32]
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 8006c38:	187a      	adds	r2, r7, r1
 8006c3a:	4b0e      	ldr	r3, [pc, #56]	@ (8006c74 <MX_TIM3_Init+0xbc>)
 8006c3c:	0011      	movs	r1, r2
 8006c3e:	0018      	movs	r0, r3
 8006c40:	f003 ffea 	bl	800ac18 <HAL_TIM_Encoder_Init>
 8006c44:	1e03      	subs	r3, r0, #0
 8006c46:	d001      	beq.n	8006c4c <MX_TIM3_Init+0x94>
  {
    Error_Handler();
 8006c48:	f000 fb0e 	bl	8007268 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8006c4c:	003b      	movs	r3, r7
 8006c4e:	2200      	movs	r2, #0
 8006c50:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8006c52:	003b      	movs	r3, r7
 8006c54:	2200      	movs	r2, #0
 8006c56:	609a      	str	r2, [r3, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8006c58:	003a      	movs	r2, r7
 8006c5a:	4b06      	ldr	r3, [pc, #24]	@ (8006c74 <MX_TIM3_Init+0xbc>)
 8006c5c:	0011      	movs	r1, r2
 8006c5e:	0018      	movs	r0, r3
 8006c60:	f004 fe06 	bl	800b870 <HAL_TIMEx_MasterConfigSynchronization>
 8006c64:	1e03      	subs	r3, r0, #0
 8006c66:	d001      	beq.n	8006c6c <MX_TIM3_Init+0xb4>
  {
    Error_Handler();
 8006c68:	f000 fafe 	bl	8007268 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8006c6c:	46c0      	nop			@ (mov r8, r8)
 8006c6e:	46bd      	mov	sp, r7
 8006c70:	b00d      	add	sp, #52	@ 0x34
 8006c72:	bd90      	pop	{r4, r7, pc}
 8006c74:	20003a84 	.word	0x20003a84
 8006c78:	40000400 	.word	0x40000400
 8006c7c:	0000ffff 	.word	0x0000ffff

08006c80 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8006c80:	b580      	push	{r7, lr}
 8006c82:	b08a      	sub	sp, #40	@ 0x28
 8006c84:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8006c86:	231c      	movs	r3, #28
 8006c88:	18fb      	adds	r3, r7, r3
 8006c8a:	0018      	movs	r0, r3
 8006c8c:	230c      	movs	r3, #12
 8006c8e:	001a      	movs	r2, r3
 8006c90:	2100      	movs	r1, #0
 8006c92:	f00f fd55 	bl	8016740 <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 8006c96:	003b      	movs	r3, r7
 8006c98:	0018      	movs	r0, r3
 8006c9a:	231c      	movs	r3, #28
 8006c9c:	001a      	movs	r2, r3
 8006c9e:	2100      	movs	r1, #0
 8006ca0:	f00f fd4e 	bl	8016740 <memset>

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8006ca4:	4b24      	ldr	r3, [pc, #144]	@ (8006d38 <MX_TIM4_Init+0xb8>)
 8006ca6:	4a25      	ldr	r2, [pc, #148]	@ (8006d3c <MX_TIM4_Init+0xbc>)
 8006ca8:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 8006caa:	4b23      	ldr	r3, [pc, #140]	@ (8006d38 <MX_TIM4_Init+0xb8>)
 8006cac:	2200      	movs	r2, #0
 8006cae:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8006cb0:	4b21      	ldr	r3, [pc, #132]	@ (8006d38 <MX_TIM4_Init+0xb8>)
 8006cb2:	2200      	movs	r2, #0
 8006cb4:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 8006cb6:	4b20      	ldr	r3, [pc, #128]	@ (8006d38 <MX_TIM4_Init+0xb8>)
 8006cb8:	4a21      	ldr	r2, [pc, #132]	@ (8006d40 <MX_TIM4_Init+0xc0>)
 8006cba:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8006cbc:	4b1e      	ldr	r3, [pc, #120]	@ (8006d38 <MX_TIM4_Init+0xb8>)
 8006cbe:	2200      	movs	r2, #0
 8006cc0:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8006cc2:	4b1d      	ldr	r3, [pc, #116]	@ (8006d38 <MX_TIM4_Init+0xb8>)
 8006cc4:	2200      	movs	r2, #0
 8006cc6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 8006cc8:	4b1b      	ldr	r3, [pc, #108]	@ (8006d38 <MX_TIM4_Init+0xb8>)
 8006cca:	0018      	movs	r0, r3
 8006ccc:	f003 ff4c 	bl	800ab68 <HAL_TIM_PWM_Init>
 8006cd0:	1e03      	subs	r3, r0, #0
 8006cd2:	d001      	beq.n	8006cd8 <MX_TIM4_Init+0x58>
  {
    Error_Handler();
 8006cd4:	f000 fac8 	bl	8007268 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8006cd8:	211c      	movs	r1, #28
 8006cda:	187b      	adds	r3, r7, r1
 8006cdc:	2200      	movs	r2, #0
 8006cde:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8006ce0:	187b      	adds	r3, r7, r1
 8006ce2:	2200      	movs	r2, #0
 8006ce4:	609a      	str	r2, [r3, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8006ce6:	187a      	adds	r2, r7, r1
 8006ce8:	4b13      	ldr	r3, [pc, #76]	@ (8006d38 <MX_TIM4_Init+0xb8>)
 8006cea:	0011      	movs	r1, r2
 8006cec:	0018      	movs	r0, r3
 8006cee:	f004 fdbf 	bl	800b870 <HAL_TIMEx_MasterConfigSynchronization>
 8006cf2:	1e03      	subs	r3, r0, #0
 8006cf4:	d001      	beq.n	8006cfa <MX_TIM4_Init+0x7a>
  {
    Error_Handler();
 8006cf6:	f000 fab7 	bl	8007268 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8006cfa:	003b      	movs	r3, r7
 8006cfc:	2260      	movs	r2, #96	@ 0x60
 8006cfe:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 0;
 8006d00:	003b      	movs	r3, r7
 8006d02:	2200      	movs	r2, #0
 8006d04:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8006d06:	003b      	movs	r3, r7
 8006d08:	2200      	movs	r2, #0
 8006d0a:	609a      	str	r2, [r3, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8006d0c:	003b      	movs	r3, r7
 8006d0e:	2200      	movs	r2, #0
 8006d10:	611a      	str	r2, [r3, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8006d12:	0039      	movs	r1, r7
 8006d14:	4b08      	ldr	r3, [pc, #32]	@ (8006d38 <MX_TIM4_Init+0xb8>)
 8006d16:	2204      	movs	r2, #4
 8006d18:	0018      	movs	r0, r3
 8006d1a:	f004 f92d 	bl	800af78 <HAL_TIM_PWM_ConfigChannel>
 8006d1e:	1e03      	subs	r3, r0, #0
 8006d20:	d001      	beq.n	8006d26 <MX_TIM4_Init+0xa6>
  {
    Error_Handler();
 8006d22:	f000 faa1 	bl	8007268 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 8006d26:	4b04      	ldr	r3, [pc, #16]	@ (8006d38 <MX_TIM4_Init+0xb8>)
 8006d28:	0018      	movs	r0, r3
 8006d2a:	f000 fb9d 	bl	8007468 <HAL_TIM_MspPostInit>

}
 8006d2e:	46c0      	nop			@ (mov r8, r8)
 8006d30:	46bd      	mov	sp, r7
 8006d32:	b00a      	add	sp, #40	@ 0x28
 8006d34:	bd80      	pop	{r7, pc}
 8006d36:	46c0      	nop			@ (mov r8, r8)
 8006d38:	20003ad0 	.word	0x20003ad0
 8006d3c:	40000800 	.word	0x40000800
 8006d40:	0000ffff 	.word	0x0000ffff

08006d44 <MX_UCPD1_Init>:
  * @brief UCPD1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UCPD1_Init(void)
{
 8006d44:	b580      	push	{r7, lr}
 8006d46:	b086      	sub	sp, #24
 8006d48:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN UCPD1_Init 0 */

  /* USER CODE END UCPD1_Init 0 */

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006d4a:	003b      	movs	r3, r7
 8006d4c:	0018      	movs	r0, r3
 8006d4e:	2318      	movs	r3, #24
 8006d50:	001a      	movs	r2, r3
 8006d52:	2100      	movs	r1, #0
 8006d54:	f00f fcf4 	bl	8016740 <memset>

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_UCPD1);
 8006d58:	2380      	movs	r3, #128	@ 0x80
 8006d5a:	049b      	lsls	r3, r3, #18
 8006d5c:	0018      	movs	r0, r3
 8006d5e:	f7ff fe0f 	bl	8006980 <LL_APB1_GRP1_EnableClock>

  LL_IOP_GRP1_EnableClock(LL_IOP_GRP1_PERIPH_GPIOB);
 8006d62:	2002      	movs	r0, #2
 8006d64:	f7ff fe22 	bl	80069ac <LL_IOP_GRP1_EnableClock>
  LL_IOP_GRP1_EnableClock(LL_IOP_GRP1_PERIPH_GPIOA);
 8006d68:	2001      	movs	r0, #1
 8006d6a:	f7ff fe1f 	bl	80069ac <LL_IOP_GRP1_EnableClock>
  /**UCPD1 GPIO Configuration
  PB15   ------> UCPD1_CC2
  PA8   ------> UCPD1_CC1
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_15;
 8006d6e:	003b      	movs	r3, r7
 8006d70:	2280      	movs	r2, #128	@ 0x80
 8006d72:	0212      	lsls	r2, r2, #8
 8006d74:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ANALOG;
 8006d76:	003b      	movs	r3, r7
 8006d78:	2203      	movs	r2, #3
 8006d7a:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8006d7c:	003b      	movs	r3, r7
 8006d7e:	2200      	movs	r2, #0
 8006d80:	611a      	str	r2, [r3, #16]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8006d82:	003b      	movs	r3, r7
 8006d84:	4a40      	ldr	r2, [pc, #256]	@ (8006e88 <MX_UCPD1_Init+0x144>)
 8006d86:	0019      	movs	r1, r3
 8006d88:	0010      	movs	r0, r2
 8006d8a:	f004 ffc5 	bl	800bd18 <LL_GPIO_Init>

  GPIO_InitStruct.Pin = LL_GPIO_PIN_8;
 8006d8e:	003b      	movs	r3, r7
 8006d90:	2280      	movs	r2, #128	@ 0x80
 8006d92:	0052      	lsls	r2, r2, #1
 8006d94:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ANALOG;
 8006d96:	003b      	movs	r3, r7
 8006d98:	2203      	movs	r2, #3
 8006d9a:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8006d9c:	003b      	movs	r3, r7
 8006d9e:	2200      	movs	r2, #0
 8006da0:	611a      	str	r2, [r3, #16]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006da2:	003a      	movs	r2, r7
 8006da4:	23a0      	movs	r3, #160	@ 0xa0
 8006da6:	05db      	lsls	r3, r3, #23
 8006da8:	0011      	movs	r1, r2
 8006daa:	0018      	movs	r0, r3
 8006dac:	f004 ffb4 	bl	800bd18 <LL_GPIO_Init>

  /* UCPD1 DMA Init */

  /* UCPD1_RX Init */
  LL_DMA_SetPeriphRequest(DMA1, LL_DMA_CHANNEL_1, LL_DMAMUX_REQ_UCPD1_RX);
 8006db0:	4b36      	ldr	r3, [pc, #216]	@ (8006e8c <MX_UCPD1_Init+0x148>)
 8006db2:	223a      	movs	r2, #58	@ 0x3a
 8006db4:	2100      	movs	r1, #0
 8006db6:	0018      	movs	r0, r3
 8006db8:	f7ff fdb6 	bl	8006928 <LL_DMA_SetPeriphRequest>

  LL_DMA_SetDataTransferDirection(DMA1, LL_DMA_CHANNEL_1, LL_DMA_DIRECTION_PERIPH_TO_MEMORY);
 8006dbc:	4b33      	ldr	r3, [pc, #204]	@ (8006e8c <MX_UCPD1_Init+0x148>)
 8006dbe:	2200      	movs	r2, #0
 8006dc0:	2100      	movs	r1, #0
 8006dc2:	0018      	movs	r0, r3
 8006dc4:	f7ff fcac 	bl	8006720 <LL_DMA_SetDataTransferDirection>

  LL_DMA_SetChannelPriorityLevel(DMA1, LL_DMA_CHANNEL_1, LL_DMA_PRIORITY_LOW);
 8006dc8:	4b30      	ldr	r3, [pc, #192]	@ (8006e8c <MX_UCPD1_Init+0x148>)
 8006dca:	2200      	movs	r2, #0
 8006dcc:	2100      	movs	r1, #0
 8006dce:	0018      	movs	r0, r3
 8006dd0:	f7ff fd84 	bl	80068dc <LL_DMA_SetChannelPriorityLevel>

  LL_DMA_SetMode(DMA1, LL_DMA_CHANNEL_1, LL_DMA_MODE_NORMAL);
 8006dd4:	4b2d      	ldr	r3, [pc, #180]	@ (8006e8c <MX_UCPD1_Init+0x148>)
 8006dd6:	2200      	movs	r2, #0
 8006dd8:	2100      	movs	r1, #0
 8006dda:	0018      	movs	r0, r3
 8006ddc:	f7ff fcc6 	bl	800676c <LL_DMA_SetMode>

  LL_DMA_SetPeriphIncMode(DMA1, LL_DMA_CHANNEL_1, LL_DMA_PERIPH_NOINCREMENT);
 8006de0:	4b2a      	ldr	r3, [pc, #168]	@ (8006e8c <MX_UCPD1_Init+0x148>)
 8006de2:	2200      	movs	r2, #0
 8006de4:	2100      	movs	r1, #0
 8006de6:	0018      	movs	r0, r3
 8006de8:	f7ff fce4 	bl	80067b4 <LL_DMA_SetPeriphIncMode>

  LL_DMA_SetMemoryIncMode(DMA1, LL_DMA_CHANNEL_1, LL_DMA_MEMORY_INCREMENT);
 8006dec:	4b27      	ldr	r3, [pc, #156]	@ (8006e8c <MX_UCPD1_Init+0x148>)
 8006dee:	2280      	movs	r2, #128	@ 0x80
 8006df0:	2100      	movs	r1, #0
 8006df2:	0018      	movs	r0, r3
 8006df4:	f7ff fd02 	bl	80067fc <LL_DMA_SetMemoryIncMode>

  LL_DMA_SetPeriphSize(DMA1, LL_DMA_CHANNEL_1, LL_DMA_PDATAALIGN_BYTE);
 8006df8:	4b24      	ldr	r3, [pc, #144]	@ (8006e8c <MX_UCPD1_Init+0x148>)
 8006dfa:	2200      	movs	r2, #0
 8006dfc:	2100      	movs	r1, #0
 8006dfe:	0018      	movs	r0, r3
 8006e00:	f7ff fd20 	bl	8006844 <LL_DMA_SetPeriphSize>

  LL_DMA_SetMemorySize(DMA1, LL_DMA_CHANNEL_1, LL_DMA_MDATAALIGN_BYTE);
 8006e04:	4b21      	ldr	r3, [pc, #132]	@ (8006e8c <MX_UCPD1_Init+0x148>)
 8006e06:	2200      	movs	r2, #0
 8006e08:	2100      	movs	r1, #0
 8006e0a:	0018      	movs	r0, r3
 8006e0c:	f7ff fd40 	bl	8006890 <LL_DMA_SetMemorySize>

  /* UCPD1_TX Init */
  LL_DMA_SetPeriphRequest(DMA1, LL_DMA_CHANNEL_2, LL_DMAMUX_REQ_UCPD1_TX);
 8006e10:	4b1e      	ldr	r3, [pc, #120]	@ (8006e8c <MX_UCPD1_Init+0x148>)
 8006e12:	223b      	movs	r2, #59	@ 0x3b
 8006e14:	2101      	movs	r1, #1
 8006e16:	0018      	movs	r0, r3
 8006e18:	f7ff fd86 	bl	8006928 <LL_DMA_SetPeriphRequest>

  LL_DMA_SetDataTransferDirection(DMA1, LL_DMA_CHANNEL_2, LL_DMA_DIRECTION_MEMORY_TO_PERIPH);
 8006e1c:	4b1b      	ldr	r3, [pc, #108]	@ (8006e8c <MX_UCPD1_Init+0x148>)
 8006e1e:	2210      	movs	r2, #16
 8006e20:	2101      	movs	r1, #1
 8006e22:	0018      	movs	r0, r3
 8006e24:	f7ff fc7c 	bl	8006720 <LL_DMA_SetDataTransferDirection>

  LL_DMA_SetChannelPriorityLevel(DMA1, LL_DMA_CHANNEL_2, LL_DMA_PRIORITY_LOW);
 8006e28:	4b18      	ldr	r3, [pc, #96]	@ (8006e8c <MX_UCPD1_Init+0x148>)
 8006e2a:	2200      	movs	r2, #0
 8006e2c:	2101      	movs	r1, #1
 8006e2e:	0018      	movs	r0, r3
 8006e30:	f7ff fd54 	bl	80068dc <LL_DMA_SetChannelPriorityLevel>

  LL_DMA_SetMode(DMA1, LL_DMA_CHANNEL_2, LL_DMA_MODE_NORMAL);
 8006e34:	4b15      	ldr	r3, [pc, #84]	@ (8006e8c <MX_UCPD1_Init+0x148>)
 8006e36:	2200      	movs	r2, #0
 8006e38:	2101      	movs	r1, #1
 8006e3a:	0018      	movs	r0, r3
 8006e3c:	f7ff fc96 	bl	800676c <LL_DMA_SetMode>

  LL_DMA_SetPeriphIncMode(DMA1, LL_DMA_CHANNEL_2, LL_DMA_PERIPH_NOINCREMENT);
 8006e40:	4b12      	ldr	r3, [pc, #72]	@ (8006e8c <MX_UCPD1_Init+0x148>)
 8006e42:	2200      	movs	r2, #0
 8006e44:	2101      	movs	r1, #1
 8006e46:	0018      	movs	r0, r3
 8006e48:	f7ff fcb4 	bl	80067b4 <LL_DMA_SetPeriphIncMode>

  LL_DMA_SetMemoryIncMode(DMA1, LL_DMA_CHANNEL_2, LL_DMA_MEMORY_INCREMENT);
 8006e4c:	4b0f      	ldr	r3, [pc, #60]	@ (8006e8c <MX_UCPD1_Init+0x148>)
 8006e4e:	2280      	movs	r2, #128	@ 0x80
 8006e50:	2101      	movs	r1, #1
 8006e52:	0018      	movs	r0, r3
 8006e54:	f7ff fcd2 	bl	80067fc <LL_DMA_SetMemoryIncMode>

  LL_DMA_SetPeriphSize(DMA1, LL_DMA_CHANNEL_2, LL_DMA_PDATAALIGN_BYTE);
 8006e58:	4b0c      	ldr	r3, [pc, #48]	@ (8006e8c <MX_UCPD1_Init+0x148>)
 8006e5a:	2200      	movs	r2, #0
 8006e5c:	2101      	movs	r1, #1
 8006e5e:	0018      	movs	r0, r3
 8006e60:	f7ff fcf0 	bl	8006844 <LL_DMA_SetPeriphSize>

  LL_DMA_SetMemorySize(DMA1, LL_DMA_CHANNEL_2, LL_DMA_MDATAALIGN_BYTE);
 8006e64:	4b09      	ldr	r3, [pc, #36]	@ (8006e8c <MX_UCPD1_Init+0x148>)
 8006e66:	2200      	movs	r2, #0
 8006e68:	2101      	movs	r1, #1
 8006e6a:	0018      	movs	r0, r3
 8006e6c:	f7ff fd10 	bl	8006890 <LL_DMA_SetMemorySize>

  /* UCPD1 interrupt Init */
  NVIC_SetPriority(USB_UCPD1_2_IRQn, 0);
 8006e70:	2100      	movs	r1, #0
 8006e72:	2008      	movs	r0, #8
 8006e74:	f7ff fbe6 	bl	8006644 <__NVIC_SetPriority>
  NVIC_EnableIRQ(USB_UCPD1_2_IRQn);
 8006e78:	2008      	movs	r0, #8
 8006e7a:	f7ff fbc9 	bl	8006610 <__NVIC_EnableIRQ>
  /* USER CODE END UCPD1_Init 1 */
  /* USER CODE BEGIN UCPD1_Init 2 */

  /* USER CODE END UCPD1_Init 2 */

}
 8006e7e:	46c0      	nop			@ (mov r8, r8)
 8006e80:	46bd      	mov	sp, r7
 8006e82:	b006      	add	sp, #24
 8006e84:	bd80      	pop	{r7, pc}
 8006e86:	46c0      	nop			@ (mov r8, r8)
 8006e88:	50000400 	.word	0x50000400
 8006e8c:	40020000 	.word	0x40020000

08006e90 <MX_UCPD2_Init>:
  * @brief UCPD2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UCPD2_Init(void)
{
 8006e90:	b580      	push	{r7, lr}
 8006e92:	b086      	sub	sp, #24
 8006e94:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN UCPD2_Init 0 */

  /* USER CODE END UCPD2_Init 0 */

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006e96:	003b      	movs	r3, r7
 8006e98:	0018      	movs	r0, r3
 8006e9a:	2318      	movs	r3, #24
 8006e9c:	001a      	movs	r2, r3
 8006e9e:	2100      	movs	r1, #0
 8006ea0:	f00f fc4e 	bl	8016740 <memset>

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_UCPD2);
 8006ea4:	2380      	movs	r3, #128	@ 0x80
 8006ea6:	04db      	lsls	r3, r3, #19
 8006ea8:	0018      	movs	r0, r3
 8006eaa:	f7ff fd69 	bl	8006980 <LL_APB1_GRP1_EnableClock>

  LL_IOP_GRP1_EnableClock(LL_IOP_GRP1_PERIPH_GPIOD);
 8006eae:	2008      	movs	r0, #8
 8006eb0:	f7ff fd7c 	bl	80069ac <LL_IOP_GRP1_EnableClock>
  /**UCPD2 GPIO Configuration
  PD0   ------> UCPD2_CC1
  PD2   ------> UCPD2_CC2
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_0;
 8006eb4:	003b      	movs	r3, r7
 8006eb6:	2201      	movs	r2, #1
 8006eb8:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ANALOG;
 8006eba:	003b      	movs	r3, r7
 8006ebc:	2203      	movs	r2, #3
 8006ebe:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8006ec0:	003b      	movs	r3, r7
 8006ec2:	2200      	movs	r2, #0
 8006ec4:	611a      	str	r2, [r3, #16]
  LL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8006ec6:	003b      	movs	r3, r7
 8006ec8:	4a3f      	ldr	r2, [pc, #252]	@ (8006fc8 <MX_UCPD2_Init+0x138>)
 8006eca:	0019      	movs	r1, r3
 8006ecc:	0010      	movs	r0, r2
 8006ece:	f004 ff23 	bl	800bd18 <LL_GPIO_Init>

  GPIO_InitStruct.Pin = LL_GPIO_PIN_2;
 8006ed2:	003b      	movs	r3, r7
 8006ed4:	2204      	movs	r2, #4
 8006ed6:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ANALOG;
 8006ed8:	003b      	movs	r3, r7
 8006eda:	2203      	movs	r2, #3
 8006edc:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8006ede:	003b      	movs	r3, r7
 8006ee0:	2200      	movs	r2, #0
 8006ee2:	611a      	str	r2, [r3, #16]
  LL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8006ee4:	003b      	movs	r3, r7
 8006ee6:	4a38      	ldr	r2, [pc, #224]	@ (8006fc8 <MX_UCPD2_Init+0x138>)
 8006ee8:	0019      	movs	r1, r3
 8006eea:	0010      	movs	r0, r2
 8006eec:	f004 ff14 	bl	800bd18 <LL_GPIO_Init>

  /* UCPD2 DMA Init */

  /* UCPD2_RX Init */
  LL_DMA_SetPeriphRequest(DMA1, LL_DMA_CHANNEL_3, LL_DMAMUX_REQ_UCPD2_RX);
 8006ef0:	4b36      	ldr	r3, [pc, #216]	@ (8006fcc <MX_UCPD2_Init+0x13c>)
 8006ef2:	223c      	movs	r2, #60	@ 0x3c
 8006ef4:	2102      	movs	r1, #2
 8006ef6:	0018      	movs	r0, r3
 8006ef8:	f7ff fd16 	bl	8006928 <LL_DMA_SetPeriphRequest>

  LL_DMA_SetDataTransferDirection(DMA1, LL_DMA_CHANNEL_3, LL_DMA_DIRECTION_PERIPH_TO_MEMORY);
 8006efc:	4b33      	ldr	r3, [pc, #204]	@ (8006fcc <MX_UCPD2_Init+0x13c>)
 8006efe:	2200      	movs	r2, #0
 8006f00:	2102      	movs	r1, #2
 8006f02:	0018      	movs	r0, r3
 8006f04:	f7ff fc0c 	bl	8006720 <LL_DMA_SetDataTransferDirection>

  LL_DMA_SetChannelPriorityLevel(DMA1, LL_DMA_CHANNEL_3, LL_DMA_PRIORITY_LOW);
 8006f08:	4b30      	ldr	r3, [pc, #192]	@ (8006fcc <MX_UCPD2_Init+0x13c>)
 8006f0a:	2200      	movs	r2, #0
 8006f0c:	2102      	movs	r1, #2
 8006f0e:	0018      	movs	r0, r3
 8006f10:	f7ff fce4 	bl	80068dc <LL_DMA_SetChannelPriorityLevel>

  LL_DMA_SetMode(DMA1, LL_DMA_CHANNEL_3, LL_DMA_MODE_NORMAL);
 8006f14:	4b2d      	ldr	r3, [pc, #180]	@ (8006fcc <MX_UCPD2_Init+0x13c>)
 8006f16:	2200      	movs	r2, #0
 8006f18:	2102      	movs	r1, #2
 8006f1a:	0018      	movs	r0, r3
 8006f1c:	f7ff fc26 	bl	800676c <LL_DMA_SetMode>

  LL_DMA_SetPeriphIncMode(DMA1, LL_DMA_CHANNEL_3, LL_DMA_PERIPH_NOINCREMENT);
 8006f20:	4b2a      	ldr	r3, [pc, #168]	@ (8006fcc <MX_UCPD2_Init+0x13c>)
 8006f22:	2200      	movs	r2, #0
 8006f24:	2102      	movs	r1, #2
 8006f26:	0018      	movs	r0, r3
 8006f28:	f7ff fc44 	bl	80067b4 <LL_DMA_SetPeriphIncMode>

  LL_DMA_SetMemoryIncMode(DMA1, LL_DMA_CHANNEL_3, LL_DMA_MEMORY_INCREMENT);
 8006f2c:	4b27      	ldr	r3, [pc, #156]	@ (8006fcc <MX_UCPD2_Init+0x13c>)
 8006f2e:	2280      	movs	r2, #128	@ 0x80
 8006f30:	2102      	movs	r1, #2
 8006f32:	0018      	movs	r0, r3
 8006f34:	f7ff fc62 	bl	80067fc <LL_DMA_SetMemoryIncMode>

  LL_DMA_SetPeriphSize(DMA1, LL_DMA_CHANNEL_3, LL_DMA_PDATAALIGN_BYTE);
 8006f38:	4b24      	ldr	r3, [pc, #144]	@ (8006fcc <MX_UCPD2_Init+0x13c>)
 8006f3a:	2200      	movs	r2, #0
 8006f3c:	2102      	movs	r1, #2
 8006f3e:	0018      	movs	r0, r3
 8006f40:	f7ff fc80 	bl	8006844 <LL_DMA_SetPeriphSize>

  LL_DMA_SetMemorySize(DMA1, LL_DMA_CHANNEL_3, LL_DMA_MDATAALIGN_BYTE);
 8006f44:	4b21      	ldr	r3, [pc, #132]	@ (8006fcc <MX_UCPD2_Init+0x13c>)
 8006f46:	2200      	movs	r2, #0
 8006f48:	2102      	movs	r1, #2
 8006f4a:	0018      	movs	r0, r3
 8006f4c:	f7ff fca0 	bl	8006890 <LL_DMA_SetMemorySize>

  /* UCPD2_TX Init */
  LL_DMA_SetPeriphRequest(DMA1, LL_DMA_CHANNEL_4, LL_DMAMUX_REQ_UCPD2_TX);
 8006f50:	4b1e      	ldr	r3, [pc, #120]	@ (8006fcc <MX_UCPD2_Init+0x13c>)
 8006f52:	223d      	movs	r2, #61	@ 0x3d
 8006f54:	2103      	movs	r1, #3
 8006f56:	0018      	movs	r0, r3
 8006f58:	f7ff fce6 	bl	8006928 <LL_DMA_SetPeriphRequest>

  LL_DMA_SetDataTransferDirection(DMA1, LL_DMA_CHANNEL_4, LL_DMA_DIRECTION_MEMORY_TO_PERIPH);
 8006f5c:	4b1b      	ldr	r3, [pc, #108]	@ (8006fcc <MX_UCPD2_Init+0x13c>)
 8006f5e:	2210      	movs	r2, #16
 8006f60:	2103      	movs	r1, #3
 8006f62:	0018      	movs	r0, r3
 8006f64:	f7ff fbdc 	bl	8006720 <LL_DMA_SetDataTransferDirection>

  LL_DMA_SetChannelPriorityLevel(DMA1, LL_DMA_CHANNEL_4, LL_DMA_PRIORITY_LOW);
 8006f68:	4b18      	ldr	r3, [pc, #96]	@ (8006fcc <MX_UCPD2_Init+0x13c>)
 8006f6a:	2200      	movs	r2, #0
 8006f6c:	2103      	movs	r1, #3
 8006f6e:	0018      	movs	r0, r3
 8006f70:	f7ff fcb4 	bl	80068dc <LL_DMA_SetChannelPriorityLevel>

  LL_DMA_SetMode(DMA1, LL_DMA_CHANNEL_4, LL_DMA_MODE_NORMAL);
 8006f74:	4b15      	ldr	r3, [pc, #84]	@ (8006fcc <MX_UCPD2_Init+0x13c>)
 8006f76:	2200      	movs	r2, #0
 8006f78:	2103      	movs	r1, #3
 8006f7a:	0018      	movs	r0, r3
 8006f7c:	f7ff fbf6 	bl	800676c <LL_DMA_SetMode>

  LL_DMA_SetPeriphIncMode(DMA1, LL_DMA_CHANNEL_4, LL_DMA_PERIPH_NOINCREMENT);
 8006f80:	4b12      	ldr	r3, [pc, #72]	@ (8006fcc <MX_UCPD2_Init+0x13c>)
 8006f82:	2200      	movs	r2, #0
 8006f84:	2103      	movs	r1, #3
 8006f86:	0018      	movs	r0, r3
 8006f88:	f7ff fc14 	bl	80067b4 <LL_DMA_SetPeriphIncMode>

  LL_DMA_SetMemoryIncMode(DMA1, LL_DMA_CHANNEL_4, LL_DMA_MEMORY_INCREMENT);
 8006f8c:	4b0f      	ldr	r3, [pc, #60]	@ (8006fcc <MX_UCPD2_Init+0x13c>)
 8006f8e:	2280      	movs	r2, #128	@ 0x80
 8006f90:	2103      	movs	r1, #3
 8006f92:	0018      	movs	r0, r3
 8006f94:	f7ff fc32 	bl	80067fc <LL_DMA_SetMemoryIncMode>

  LL_DMA_SetPeriphSize(DMA1, LL_DMA_CHANNEL_4, LL_DMA_PDATAALIGN_BYTE);
 8006f98:	4b0c      	ldr	r3, [pc, #48]	@ (8006fcc <MX_UCPD2_Init+0x13c>)
 8006f9a:	2200      	movs	r2, #0
 8006f9c:	2103      	movs	r1, #3
 8006f9e:	0018      	movs	r0, r3
 8006fa0:	f7ff fc50 	bl	8006844 <LL_DMA_SetPeriphSize>

  LL_DMA_SetMemorySize(DMA1, LL_DMA_CHANNEL_4, LL_DMA_MDATAALIGN_BYTE);
 8006fa4:	4b09      	ldr	r3, [pc, #36]	@ (8006fcc <MX_UCPD2_Init+0x13c>)
 8006fa6:	2200      	movs	r2, #0
 8006fa8:	2103      	movs	r1, #3
 8006faa:	0018      	movs	r0, r3
 8006fac:	f7ff fc70 	bl	8006890 <LL_DMA_SetMemorySize>

  /* UCPD2 interrupt Init */
  NVIC_SetPriority(USB_UCPD1_2_IRQn, 0);
 8006fb0:	2100      	movs	r1, #0
 8006fb2:	2008      	movs	r0, #8
 8006fb4:	f7ff fb46 	bl	8006644 <__NVIC_SetPriority>
  NVIC_EnableIRQ(USB_UCPD1_2_IRQn);
 8006fb8:	2008      	movs	r0, #8
 8006fba:	f7ff fb29 	bl	8006610 <__NVIC_EnableIRQ>
  /* USER CODE END UCPD2_Init 1 */
  /* USER CODE BEGIN UCPD2_Init 2 */

  /* USER CODE END UCPD2_Init 2 */

}
 8006fbe:	46c0      	nop			@ (mov r8, r8)
 8006fc0:	46bd      	mov	sp, r7
 8006fc2:	b006      	add	sp, #24
 8006fc4:	bd80      	pop	{r7, pc}
 8006fc6:	46c0      	nop			@ (mov r8, r8)
 8006fc8:	50000c00 	.word	0x50000c00
 8006fcc:	40020000 	.word	0x40020000

08006fd0 <MX_USB_DRD_FS_PCD_Init>:
  * @brief USB_DRD_FS Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_DRD_FS_PCD_Init(void)
{
 8006fd0:	b580      	push	{r7, lr}
 8006fd2:	af00      	add	r7, sp, #0
  /* USER CODE END USB_DRD_FS_Init 0 */

  /* USER CODE BEGIN USB_DRD_FS_Init 1 */

  /* USER CODE END USB_DRD_FS_Init 1 */
  hpcd_USB_DRD_FS.Instance = USB_DRD_FS;
 8006fd4:	4b17      	ldr	r3, [pc, #92]	@ (8007034 <MX_USB_DRD_FS_PCD_Init+0x64>)
 8006fd6:	4a18      	ldr	r2, [pc, #96]	@ (8007038 <MX_USB_DRD_FS_PCD_Init+0x68>)
 8006fd8:	601a      	str	r2, [r3, #0]
  hpcd_USB_DRD_FS.Init.dev_endpoints = 8;
 8006fda:	4b16      	ldr	r3, [pc, #88]	@ (8007034 <MX_USB_DRD_FS_PCD_Init+0x64>)
 8006fdc:	2208      	movs	r2, #8
 8006fde:	711a      	strb	r2, [r3, #4]
  hpcd_USB_DRD_FS.Init.Host_channels = 8;
 8006fe0:	4b14      	ldr	r3, [pc, #80]	@ (8007034 <MX_USB_DRD_FS_PCD_Init+0x64>)
 8006fe2:	2208      	movs	r2, #8
 8006fe4:	715a      	strb	r2, [r3, #5]
  hpcd_USB_DRD_FS.Init.speed = PCD_SPEED_FULL;
 8006fe6:	4b13      	ldr	r3, [pc, #76]	@ (8007034 <MX_USB_DRD_FS_PCD_Init+0x64>)
 8006fe8:	2202      	movs	r2, #2
 8006fea:	71da      	strb	r2, [r3, #7]
  hpcd_USB_DRD_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8006fec:	4b11      	ldr	r3, [pc, #68]	@ (8007034 <MX_USB_DRD_FS_PCD_Init+0x64>)
 8006fee:	2202      	movs	r2, #2
 8006ff0:	725a      	strb	r2, [r3, #9]
  hpcd_USB_DRD_FS.Init.Sof_enable = DISABLE;
 8006ff2:	4b10      	ldr	r3, [pc, #64]	@ (8007034 <MX_USB_DRD_FS_PCD_Init+0x64>)
 8006ff4:	2200      	movs	r2, #0
 8006ff6:	729a      	strb	r2, [r3, #10]
  hpcd_USB_DRD_FS.Init.low_power_enable = DISABLE;
 8006ff8:	4b0e      	ldr	r3, [pc, #56]	@ (8007034 <MX_USB_DRD_FS_PCD_Init+0x64>)
 8006ffa:	2200      	movs	r2, #0
 8006ffc:	72da      	strb	r2, [r3, #11]
  hpcd_USB_DRD_FS.Init.lpm_enable = DISABLE;
 8006ffe:	4b0d      	ldr	r3, [pc, #52]	@ (8007034 <MX_USB_DRD_FS_PCD_Init+0x64>)
 8007000:	2200      	movs	r2, #0
 8007002:	731a      	strb	r2, [r3, #12]
  hpcd_USB_DRD_FS.Init.battery_charging_enable = DISABLE;
 8007004:	4b0b      	ldr	r3, [pc, #44]	@ (8007034 <MX_USB_DRD_FS_PCD_Init+0x64>)
 8007006:	2200      	movs	r2, #0
 8007008:	735a      	strb	r2, [r3, #13]
  hpcd_USB_DRD_FS.Init.vbus_sensing_enable = DISABLE;
 800700a:	4b0a      	ldr	r3, [pc, #40]	@ (8007034 <MX_USB_DRD_FS_PCD_Init+0x64>)
 800700c:	2200      	movs	r2, #0
 800700e:	739a      	strb	r2, [r3, #14]
  hpcd_USB_DRD_FS.Init.bulk_doublebuffer_enable = DISABLE;
 8007010:	4b08      	ldr	r3, [pc, #32]	@ (8007034 <MX_USB_DRD_FS_PCD_Init+0x64>)
 8007012:	2200      	movs	r2, #0
 8007014:	73da      	strb	r2, [r3, #15]
  hpcd_USB_DRD_FS.Init.iso_singlebuffer_enable = DISABLE;
 8007016:	4b07      	ldr	r3, [pc, #28]	@ (8007034 <MX_USB_DRD_FS_PCD_Init+0x64>)
 8007018:	2200      	movs	r2, #0
 800701a:	741a      	strb	r2, [r3, #16]
  if (HAL_PCD_Init(&hpcd_USB_DRD_FS) != HAL_OK)
 800701c:	4b05      	ldr	r3, [pc, #20]	@ (8007034 <MX_USB_DRD_FS_PCD_Init+0x64>)
 800701e:	0018      	movs	r0, r3
 8007020:	f001 f87c 	bl	800811c <HAL_PCD_Init>
 8007024:	1e03      	subs	r3, r0, #0
 8007026:	d001      	beq.n	800702c <MX_USB_DRD_FS_PCD_Init+0x5c>
  {
    Error_Handler();
 8007028:	f000 f91e 	bl	8007268 <Error_Handler>
  }
  /* USER CODE BEGIN USB_DRD_FS_Init 2 */

  /* USER CODE END USB_DRD_FS_Init 2 */

}
 800702c:	46c0      	nop			@ (mov r8, r8)
 800702e:	46bd      	mov	sp, r7
 8007030:	bd80      	pop	{r7, pc}
 8007032:	46c0      	nop			@ (mov r8, r8)
 8007034:	20003b1c 	.word	0x20003b1c
 8007038:	40005c00 	.word	0x40005c00

0800703c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 800703c:	b580      	push	{r7, lr}
 800703e:	b082      	sub	sp, #8
 8007040:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8007042:	4b13      	ldr	r3, [pc, #76]	@ (8007090 <MX_DMA_Init+0x54>)
 8007044:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007046:	4b12      	ldr	r3, [pc, #72]	@ (8007090 <MX_DMA_Init+0x54>)
 8007048:	2101      	movs	r1, #1
 800704a:	430a      	orrs	r2, r1
 800704c:	639a      	str	r2, [r3, #56]	@ 0x38
 800704e:	4b10      	ldr	r3, [pc, #64]	@ (8007090 <MX_DMA_Init+0x54>)
 8007050:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007052:	2201      	movs	r2, #1
 8007054:	4013      	ands	r3, r2
 8007056:	607b      	str	r3, [r7, #4]
 8007058:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  NVIC_SetPriority(DMA1_Channel1_IRQn, 0);
 800705a:	2100      	movs	r1, #0
 800705c:	2009      	movs	r0, #9
 800705e:	f7ff faf1 	bl	8006644 <__NVIC_SetPriority>
  NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8007062:	2009      	movs	r0, #9
 8007064:	f7ff fad4 	bl	8006610 <__NVIC_EnableIRQ>
  /* DMA1_Channel2_3_IRQn interrupt configuration */
  NVIC_SetPriority(DMA1_Channel2_3_IRQn, 0);
 8007068:	2100      	movs	r1, #0
 800706a:	200a      	movs	r0, #10
 800706c:	f7ff faea 	bl	8006644 <__NVIC_SetPriority>
  NVIC_EnableIRQ(DMA1_Channel2_3_IRQn);
 8007070:	200a      	movs	r0, #10
 8007072:	f7ff facd 	bl	8006610 <__NVIC_EnableIRQ>
  /* DMA1_Ch4_7_DMA2_Ch1_5_DMAMUX1_OVR_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Ch4_7_DMA2_Ch1_5_DMAMUX1_OVR_IRQn, 0, 0);
 8007076:	2200      	movs	r2, #0
 8007078:	2100      	movs	r1, #0
 800707a:	200b      	movs	r0, #11
 800707c:	f000 fcfa 	bl	8007a74 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Ch4_7_DMA2_Ch1_5_DMAMUX1_OVR_IRQn);
 8007080:	200b      	movs	r0, #11
 8007082:	f000 fd0c 	bl	8007a9e <HAL_NVIC_EnableIRQ>

}
 8007086:	46c0      	nop			@ (mov r8, r8)
 8007088:	46bd      	mov	sp, r7
 800708a:	b002      	add	sp, #8
 800708c:	bd80      	pop	{r7, pc}
 800708e:	46c0      	nop			@ (mov r8, r8)
 8007090:	40021000 	.word	0x40021000

08007094 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8007094:	b590      	push	{r4, r7, lr}
 8007096:	b08b      	sub	sp, #44	@ 0x2c
 8007098:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800709a:	2414      	movs	r4, #20
 800709c:	193b      	adds	r3, r7, r4
 800709e:	0018      	movs	r0, r3
 80070a0:	2314      	movs	r3, #20
 80070a2:	001a      	movs	r2, r3
 80070a4:	2100      	movs	r1, #0
 80070a6:	f00f fb4b 	bl	8016740 <memset>
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80070aa:	4b5e      	ldr	r3, [pc, #376]	@ (8007224 <MX_GPIO_Init+0x190>)
 80070ac:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80070ae:	4b5d      	ldr	r3, [pc, #372]	@ (8007224 <MX_GPIO_Init+0x190>)
 80070b0:	2104      	movs	r1, #4
 80070b2:	430a      	orrs	r2, r1
 80070b4:	635a      	str	r2, [r3, #52]	@ 0x34
 80070b6:	4b5b      	ldr	r3, [pc, #364]	@ (8007224 <MX_GPIO_Init+0x190>)
 80070b8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80070ba:	2204      	movs	r2, #4
 80070bc:	4013      	ands	r3, r2
 80070be:	613b      	str	r3, [r7, #16]
 80070c0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80070c2:	4b58      	ldr	r3, [pc, #352]	@ (8007224 <MX_GPIO_Init+0x190>)
 80070c4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80070c6:	4b57      	ldr	r3, [pc, #348]	@ (8007224 <MX_GPIO_Init+0x190>)
 80070c8:	2120      	movs	r1, #32
 80070ca:	430a      	orrs	r2, r1
 80070cc:	635a      	str	r2, [r3, #52]	@ 0x34
 80070ce:	4b55      	ldr	r3, [pc, #340]	@ (8007224 <MX_GPIO_Init+0x190>)
 80070d0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80070d2:	2220      	movs	r2, #32
 80070d4:	4013      	ands	r3, r2
 80070d6:	60fb      	str	r3, [r7, #12]
 80070d8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80070da:	4b52      	ldr	r3, [pc, #328]	@ (8007224 <MX_GPIO_Init+0x190>)
 80070dc:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80070de:	4b51      	ldr	r3, [pc, #324]	@ (8007224 <MX_GPIO_Init+0x190>)
 80070e0:	2101      	movs	r1, #1
 80070e2:	430a      	orrs	r2, r1
 80070e4:	635a      	str	r2, [r3, #52]	@ 0x34
 80070e6:	4b4f      	ldr	r3, [pc, #316]	@ (8007224 <MX_GPIO_Init+0x190>)
 80070e8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80070ea:	2201      	movs	r2, #1
 80070ec:	4013      	ands	r3, r2
 80070ee:	60bb      	str	r3, [r7, #8]
 80070f0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80070f2:	4b4c      	ldr	r3, [pc, #304]	@ (8007224 <MX_GPIO_Init+0x190>)
 80070f4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80070f6:	4b4b      	ldr	r3, [pc, #300]	@ (8007224 <MX_GPIO_Init+0x190>)
 80070f8:	2102      	movs	r1, #2
 80070fa:	430a      	orrs	r2, r1
 80070fc:	635a      	str	r2, [r3, #52]	@ 0x34
 80070fe:	4b49      	ldr	r3, [pc, #292]	@ (8007224 <MX_GPIO_Init+0x190>)
 8007100:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007102:	2202      	movs	r2, #2
 8007104:	4013      	ands	r3, r2
 8007106:	607b      	str	r3, [r7, #4]
 8007108:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800710a:	4b46      	ldr	r3, [pc, #280]	@ (8007224 <MX_GPIO_Init+0x190>)
 800710c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800710e:	4b45      	ldr	r3, [pc, #276]	@ (8007224 <MX_GPIO_Init+0x190>)
 8007110:	2108      	movs	r1, #8
 8007112:	430a      	orrs	r2, r1
 8007114:	635a      	str	r2, [r3, #52]	@ 0x34
 8007116:	4b43      	ldr	r3, [pc, #268]	@ (8007224 <MX_GPIO_Init+0x190>)
 8007118:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800711a:	2208      	movs	r2, #8
 800711c:	4013      	ands	r3, r2
 800711e:	603b      	str	r3, [r7, #0]
 8007120:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(STAT1_LED_GPIO_Port, STAT1_LED_Pin, GPIO_PIN_RESET);
 8007122:	4b41      	ldr	r3, [pc, #260]	@ (8007228 <MX_GPIO_Init+0x194>)
 8007124:	2200      	movs	r2, #0
 8007126:	2108      	movs	r1, #8
 8007128:	0018      	movs	r0, r3
 800712a:	f000 fe35 	bl	8007d98 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(STAT2_LED_GPIO_Port, STAT2_LED_Pin, GPIO_PIN_RESET);
 800712e:	4b3f      	ldr	r3, [pc, #252]	@ (800722c <MX_GPIO_Init+0x198>)
 8007130:	2200      	movs	r2, #0
 8007132:	2108      	movs	r1, #8
 8007134:	0018      	movs	r0, r3
 8007136:	f000 fe2f 	bl	8007d98 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : KEY_E1_Pin KEY_D1_Pin KEY_D2_Pin KRY_A4_Pin
                           KEY_A5_Pin */
  GPIO_InitStruct.Pin = KEY_E1_Pin|KEY_D1_Pin|KEY_D2_Pin|KRY_A4_Pin
 800713a:	193b      	adds	r3, r7, r4
 800713c:	4a3c      	ldr	r2, [pc, #240]	@ (8007230 <MX_GPIO_Init+0x19c>)
 800713e:	601a      	str	r2, [r3, #0]
                          |KEY_A5_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8007140:	193b      	adds	r3, r7, r4
 8007142:	2200      	movs	r2, #0
 8007144:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8007146:	193b      	adds	r3, r7, r4
 8007148:	2201      	movs	r2, #1
 800714a:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800714c:	193b      	adds	r3, r7, r4
 800714e:	4a39      	ldr	r2, [pc, #228]	@ (8007234 <MX_GPIO_Init+0x1a0>)
 8007150:	0019      	movs	r1, r3
 8007152:	0010      	movs	r0, r2
 8007154:	f000 fcb4 	bl	8007ac0 <HAL_GPIO_Init>

  /*Configure GPIO pins : KEY_D3_Pin KEY_D4_Pin */
  GPIO_InitStruct.Pin = KEY_D3_Pin|KEY_D4_Pin;
 8007158:	193b      	adds	r3, r7, r4
 800715a:	2203      	movs	r2, #3
 800715c:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800715e:	193b      	adds	r3, r7, r4
 8007160:	2200      	movs	r2, #0
 8007162:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8007164:	193b      	adds	r3, r7, r4
 8007166:	2201      	movs	r2, #1
 8007168:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 800716a:	193b      	adds	r3, r7, r4
 800716c:	4a32      	ldr	r2, [pc, #200]	@ (8007238 <MX_GPIO_Init+0x1a4>)
 800716e:	0019      	movs	r1, r3
 8007170:	0010      	movs	r0, r2
 8007172:	f000 fca5 	bl	8007ac0 <HAL_GPIO_Init>

  /*Configure GPIO pins : KEY_C1_Pin KEY_C2_Pin KEY_C3_Pin KEY_C4_Pin
                           KEY_D5_Pin KEY_B1_Pin KEY_B2_Pin KEY_B3_Pin
                           KEY_D6_Pin KEY_A6_Pin KEY_B6_Pin */
  GPIO_InitStruct.Pin = KEY_C1_Pin|KEY_C2_Pin|KEY_C3_Pin|KEY_C4_Pin
 8007176:	193b      	adds	r3, r7, r4
 8007178:	4a30      	ldr	r2, [pc, #192]	@ (800723c <MX_GPIO_Init+0x1a8>)
 800717a:	601a      	str	r2, [r3, #0]
                          |KEY_D5_Pin|KEY_B1_Pin|KEY_B2_Pin|KEY_B3_Pin
                          |KEY_D6_Pin|KEY_A6_Pin|KEY_B6_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800717c:	193b      	adds	r3, r7, r4
 800717e:	2200      	movs	r2, #0
 8007180:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8007182:	193b      	adds	r3, r7, r4
 8007184:	2201      	movs	r2, #1
 8007186:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8007188:	193a      	adds	r2, r7, r4
 800718a:	23a0      	movs	r3, #160	@ 0xa0
 800718c:	05db      	lsls	r3, r3, #23
 800718e:	0011      	movs	r1, r2
 8007190:	0018      	movs	r0, r3
 8007192:	f000 fc95 	bl	8007ac0 <HAL_GPIO_Init>

  /*Configure GPIO pins : KEY_B4_Pin KEY_A1_Pin KEY_C5_Pin KEY_A2_Pin
                           KEY_B5_Pin KEY_A3_Pin ENC_SW_Pin KEY_E3_Pin
                           KEY_E2_Pin */
  GPIO_InitStruct.Pin = KEY_B4_Pin|KEY_A1_Pin|KEY_C5_Pin|KEY_A2_Pin
 8007196:	193b      	adds	r3, r7, r4
 8007198:	4a29      	ldr	r2, [pc, #164]	@ (8007240 <MX_GPIO_Init+0x1ac>)
 800719a:	601a      	str	r2, [r3, #0]
                          |KEY_B5_Pin|KEY_A3_Pin|ENC_SW_Pin|KEY_E3_Pin
                          |KEY_E2_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800719c:	193b      	adds	r3, r7, r4
 800719e:	2200      	movs	r2, #0
 80071a0:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80071a2:	193b      	adds	r3, r7, r4
 80071a4:	2201      	movs	r2, #1
 80071a6:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80071a8:	193b      	adds	r3, r7, r4
 80071aa:	4a20      	ldr	r2, [pc, #128]	@ (800722c <MX_GPIO_Init+0x198>)
 80071ac:	0019      	movs	r1, r3
 80071ae:	0010      	movs	r0, r2
 80071b0:	f000 fc86 	bl	8007ac0 <HAL_GPIO_Init>

  /*Configure GPIO pin : KEY_C6_Pin */
  GPIO_InitStruct.Pin = KEY_C6_Pin;
 80071b4:	193b      	adds	r3, r7, r4
 80071b6:	2202      	movs	r2, #2
 80071b8:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80071ba:	193b      	adds	r3, r7, r4
 80071bc:	2200      	movs	r2, #0
 80071be:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80071c0:	193b      	adds	r3, r7, r4
 80071c2:	2201      	movs	r2, #1
 80071c4:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(KEY_C6_GPIO_Port, &GPIO_InitStruct);
 80071c6:	193b      	adds	r3, r7, r4
 80071c8:	4a17      	ldr	r2, [pc, #92]	@ (8007228 <MX_GPIO_Init+0x194>)
 80071ca:	0019      	movs	r1, r3
 80071cc:	0010      	movs	r0, r2
 80071ce:	f000 fc77 	bl	8007ac0 <HAL_GPIO_Init>

  /*Configure GPIO pin : STAT1_LED_Pin */
  GPIO_InitStruct.Pin = STAT1_LED_Pin;
 80071d2:	193b      	adds	r3, r7, r4
 80071d4:	2208      	movs	r2, #8
 80071d6:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80071d8:	193b      	adds	r3, r7, r4
 80071da:	2201      	movs	r2, #1
 80071dc:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80071de:	193b      	adds	r3, r7, r4
 80071e0:	2200      	movs	r2, #0
 80071e2:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80071e4:	193b      	adds	r3, r7, r4
 80071e6:	2200      	movs	r2, #0
 80071e8:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(STAT1_LED_GPIO_Port, &GPIO_InitStruct);
 80071ea:	193b      	adds	r3, r7, r4
 80071ec:	4a0e      	ldr	r2, [pc, #56]	@ (8007228 <MX_GPIO_Init+0x194>)
 80071ee:	0019      	movs	r1, r3
 80071f0:	0010      	movs	r0, r2
 80071f2:	f000 fc65 	bl	8007ac0 <HAL_GPIO_Init>

  /*Configure GPIO pin : STAT2_LED_Pin */
  GPIO_InitStruct.Pin = STAT2_LED_Pin;
 80071f6:	0021      	movs	r1, r4
 80071f8:	187b      	adds	r3, r7, r1
 80071fa:	2208      	movs	r2, #8
 80071fc:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80071fe:	187b      	adds	r3, r7, r1
 8007200:	2201      	movs	r2, #1
 8007202:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007204:	187b      	adds	r3, r7, r1
 8007206:	2200      	movs	r2, #0
 8007208:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800720a:	187b      	adds	r3, r7, r1
 800720c:	2200      	movs	r2, #0
 800720e:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(STAT2_LED_GPIO_Port, &GPIO_InitStruct);
 8007210:	187b      	adds	r3, r7, r1
 8007212:	4a06      	ldr	r2, [pc, #24]	@ (800722c <MX_GPIO_Init+0x198>)
 8007214:	0019      	movs	r1, r3
 8007216:	0010      	movs	r0, r2
 8007218:	f000 fc52 	bl	8007ac0 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 800721c:	46c0      	nop			@ (mov r8, r8)
 800721e:	46bd      	mov	sp, r7
 8007220:	b00b      	add	sp, #44	@ 0x2c
 8007222:	bd90      	pop	{r4, r7, pc}
 8007224:	40021000 	.word	0x40021000
 8007228:	50000c00 	.word	0x50000c00
 800722c:	50000400 	.word	0x50000400
 8007230:	0000e0c0 	.word	0x0000e0c0
 8007234:	50000800 	.word	0x50000800
 8007238:	50001400 	.word	0x50001400
 800723c:	000086ff 	.word	0x000086ff
 8007240:	00001f47 	.word	0x00001f47

08007244 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8007244:	b580      	push	{r7, lr}
 8007246:	b082      	sub	sp, #8
 8007248:	af00      	add	r7, sp, #0
 800724a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 800724c:	687b      	ldr	r3, [r7, #4]
 800724e:	681b      	ldr	r3, [r3, #0]
 8007250:	4a04      	ldr	r2, [pc, #16]	@ (8007264 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8007252:	4293      	cmp	r3, r2
 8007254:	d101      	bne.n	800725a <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8007256:	f000 fae3 	bl	8007820 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 800725a:	46c0      	nop			@ (mov r8, r8)
 800725c:	46bd      	mov	sp, r7
 800725e:	b002      	add	sp, #8
 8007260:	bd80      	pop	{r7, pc}
 8007262:	46c0      	nop			@ (mov r8, r8)
 8007264:	40001000 	.word	0x40001000

08007268 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8007268:	b580      	push	{r7, lr}
 800726a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800726c:	b672      	cpsid	i
}
 800726e:	46c0      	nop			@ (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8007270:	46c0      	nop			@ (mov r8, r8)
 8007272:	e7fd      	b.n	8007270 <Error_Handler+0x8>

08007274 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8007274:	b580      	push	{r7, lr}
 8007276:	b082      	sub	sp, #8
 8007278:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800727a:	4b15      	ldr	r3, [pc, #84]	@ (80072d0 <HAL_MspInit+0x5c>)
 800727c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800727e:	4b14      	ldr	r3, [pc, #80]	@ (80072d0 <HAL_MspInit+0x5c>)
 8007280:	2101      	movs	r1, #1
 8007282:	430a      	orrs	r2, r1
 8007284:	641a      	str	r2, [r3, #64]	@ 0x40
 8007286:	4b12      	ldr	r3, [pc, #72]	@ (80072d0 <HAL_MspInit+0x5c>)
 8007288:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800728a:	2201      	movs	r2, #1
 800728c:	4013      	ands	r3, r2
 800728e:	607b      	str	r3, [r7, #4]
 8007290:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8007292:	4b0f      	ldr	r3, [pc, #60]	@ (80072d0 <HAL_MspInit+0x5c>)
 8007294:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8007296:	4b0e      	ldr	r3, [pc, #56]	@ (80072d0 <HAL_MspInit+0x5c>)
 8007298:	2180      	movs	r1, #128	@ 0x80
 800729a:	0549      	lsls	r1, r1, #21
 800729c:	430a      	orrs	r2, r1
 800729e:	63da      	str	r2, [r3, #60]	@ 0x3c
 80072a0:	4b0b      	ldr	r3, [pc, #44]	@ (80072d0 <HAL_MspInit+0x5c>)
 80072a2:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80072a4:	2380      	movs	r3, #128	@ 0x80
 80072a6:	055b      	lsls	r3, r3, #21
 80072a8:	4013      	ands	r3, r2
 80072aa:	603b      	str	r3, [r7, #0]
 80072ac:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Configure the internal voltage reference buffer voltage scale
  */
  HAL_SYSCFG_VREFBUF_VoltageScalingConfig(SYSCFG_VREFBUF_VOLTAGE_SCALE1);
 80072ae:	2004      	movs	r0, #4
 80072b0:	f000 faf6 	bl	80078a0 <HAL_SYSCFG_VREFBUF_VoltageScalingConfig>

  /** Enable the Internal Voltage Reference buffer
  */
  HAL_SYSCFG_EnableVREFBUF();
 80072b4:	f000 fb1c 	bl	80078f0 <HAL_SYSCFG_EnableVREFBUF>

  /** Configure the internal voltage reference buffer high impedance mode
  */
  HAL_SYSCFG_VREFBUF_HighImpedanceConfig(SYSCFG_VREFBUF_HIGH_IMPEDANCE_DISABLE);
 80072b8:	2000      	movs	r0, #0
 80072ba:	f000 fb05 	bl	80078c8 <HAL_SYSCFG_VREFBUF_HighImpedanceConfig>

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_SYSCFG_StrobeDBattpinsConfig(SYSCFG_CFGR1_UCPD1_STROBE | SYSCFG_CFGR1_UCPD2_STROBE);
 80072be:	23c0      	movs	r3, #192	@ 0xc0
 80072c0:	00db      	lsls	r3, r3, #3
 80072c2:	0018      	movs	r0, r3
 80072c4:	f000 fb38 	bl	8007938 <HAL_SYSCFG_StrobeDBattpinsConfig>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80072c8:	46c0      	nop			@ (mov r8, r8)
 80072ca:	46bd      	mov	sp, r7
 80072cc:	b002      	add	sp, #8
 80072ce:	bd80      	pop	{r7, pc}
 80072d0:	40021000 	.word	0x40021000

080072d4 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80072d4:	b590      	push	{r4, r7, lr}
 80072d6:	b09f      	sub	sp, #124	@ 0x7c
 80072d8:	af00      	add	r7, sp, #0
 80072da:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80072dc:	2364      	movs	r3, #100	@ 0x64
 80072de:	18fb      	adds	r3, r7, r3
 80072e0:	0018      	movs	r0, r3
 80072e2:	2314      	movs	r3, #20
 80072e4:	001a      	movs	r2, r3
 80072e6:	2100      	movs	r1, #0
 80072e8:	f00f fa2a 	bl	8016740 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80072ec:	2414      	movs	r4, #20
 80072ee:	193b      	adds	r3, r7, r4
 80072f0:	0018      	movs	r0, r3
 80072f2:	2350      	movs	r3, #80	@ 0x50
 80072f4:	001a      	movs	r2, r3
 80072f6:	2100      	movs	r1, #0
 80072f8:	f00f fa22 	bl	8016740 <memset>
  if(hi2c->Instance==I2C2)
 80072fc:	687b      	ldr	r3, [r7, #4]
 80072fe:	681b      	ldr	r3, [r3, #0]
 8007300:	4a22      	ldr	r2, [pc, #136]	@ (800738c <HAL_I2C_MspInit+0xb8>)
 8007302:	4293      	cmp	r3, r2
 8007304:	d13e      	bne.n	8007384 <HAL_I2C_MspInit+0xb0>

  /* USER CODE END I2C2_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 8007306:	193b      	adds	r3, r7, r4
 8007308:	2240      	movs	r2, #64	@ 0x40
 800730a:	601a      	str	r2, [r3, #0]
    PeriphClkInit.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 800730c:	193b      	adds	r3, r7, r4
 800730e:	2200      	movs	r2, #0
 8007310:	61da      	str	r2, [r3, #28]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8007312:	193b      	adds	r3, r7, r4
 8007314:	0018      	movs	r0, r3
 8007316:	f003 f8c3 	bl	800a4a0 <HAL_RCCEx_PeriphCLKConfig>
 800731a:	1e03      	subs	r3, r0, #0
 800731c:	d001      	beq.n	8007322 <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 800731e:	f7ff ffa3 	bl	8007268 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8007322:	4b1b      	ldr	r3, [pc, #108]	@ (8007390 <HAL_I2C_MspInit+0xbc>)
 8007324:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007326:	4b1a      	ldr	r3, [pc, #104]	@ (8007390 <HAL_I2C_MspInit+0xbc>)
 8007328:	2102      	movs	r1, #2
 800732a:	430a      	orrs	r2, r1
 800732c:	635a      	str	r2, [r3, #52]	@ 0x34
 800732e:	4b18      	ldr	r3, [pc, #96]	@ (8007390 <HAL_I2C_MspInit+0xbc>)
 8007330:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007332:	2202      	movs	r2, #2
 8007334:	4013      	ands	r3, r2
 8007336:	613b      	str	r3, [r7, #16]
 8007338:	693b      	ldr	r3, [r7, #16]
    /**I2C2 GPIO Configuration
    PB13     ------> I2C2_SCL
    PB14     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14;
 800733a:	2164      	movs	r1, #100	@ 0x64
 800733c:	187b      	adds	r3, r7, r1
 800733e:	22c0      	movs	r2, #192	@ 0xc0
 8007340:	01d2      	lsls	r2, r2, #7
 8007342:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8007344:	187b      	adds	r3, r7, r1
 8007346:	2212      	movs	r2, #18
 8007348:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800734a:	187b      	adds	r3, r7, r1
 800734c:	2200      	movs	r2, #0
 800734e:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8007350:	187b      	adds	r3, r7, r1
 8007352:	2200      	movs	r2, #0
 8007354:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF6_I2C2;
 8007356:	187b      	adds	r3, r7, r1
 8007358:	2206      	movs	r2, #6
 800735a:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800735c:	187b      	adds	r3, r7, r1
 800735e:	4a0d      	ldr	r2, [pc, #52]	@ (8007394 <HAL_I2C_MspInit+0xc0>)
 8007360:	0019      	movs	r1, r3
 8007362:	0010      	movs	r0, r2
 8007364:	f000 fbac 	bl	8007ac0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 8007368:	4b09      	ldr	r3, [pc, #36]	@ (8007390 <HAL_I2C_MspInit+0xbc>)
 800736a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800736c:	4b08      	ldr	r3, [pc, #32]	@ (8007390 <HAL_I2C_MspInit+0xbc>)
 800736e:	2180      	movs	r1, #128	@ 0x80
 8007370:	03c9      	lsls	r1, r1, #15
 8007372:	430a      	orrs	r2, r1
 8007374:	63da      	str	r2, [r3, #60]	@ 0x3c
 8007376:	4b06      	ldr	r3, [pc, #24]	@ (8007390 <HAL_I2C_MspInit+0xbc>)
 8007378:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800737a:	2380      	movs	r3, #128	@ 0x80
 800737c:	03db      	lsls	r3, r3, #15
 800737e:	4013      	ands	r3, r2
 8007380:	60fb      	str	r3, [r7, #12]
 8007382:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 8007384:	46c0      	nop			@ (mov r8, r8)
 8007386:	46bd      	mov	sp, r7
 8007388:	b01f      	add	sp, #124	@ 0x7c
 800738a:	bd90      	pop	{r4, r7, pc}
 800738c:	40005800 	.word	0x40005800
 8007390:	40021000 	.word	0x40021000
 8007394:	50000400 	.word	0x50000400

08007398 <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8007398:	b590      	push	{r4, r7, lr}
 800739a:	b08b      	sub	sp, #44	@ 0x2c
 800739c:	af00      	add	r7, sp, #0
 800739e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80073a0:	2414      	movs	r4, #20
 80073a2:	193b      	adds	r3, r7, r4
 80073a4:	0018      	movs	r0, r3
 80073a6:	2314      	movs	r3, #20
 80073a8:	001a      	movs	r2, r3
 80073aa:	2100      	movs	r1, #0
 80073ac:	f00f f9c8 	bl	8016740 <memset>
  if(htim_encoder->Instance==TIM3)
 80073b0:	687b      	ldr	r3, [r7, #4]
 80073b2:	681b      	ldr	r3, [r3, #0]
 80073b4:	4a1a      	ldr	r2, [pc, #104]	@ (8007420 <HAL_TIM_Encoder_MspInit+0x88>)
 80073b6:	4293      	cmp	r3, r2
 80073b8:	d12d      	bne.n	8007416 <HAL_TIM_Encoder_MspInit+0x7e>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 80073ba:	4b1a      	ldr	r3, [pc, #104]	@ (8007424 <HAL_TIM_Encoder_MspInit+0x8c>)
 80073bc:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80073be:	4b19      	ldr	r3, [pc, #100]	@ (8007424 <HAL_TIM_Encoder_MspInit+0x8c>)
 80073c0:	2102      	movs	r1, #2
 80073c2:	430a      	orrs	r2, r1
 80073c4:	63da      	str	r2, [r3, #60]	@ 0x3c
 80073c6:	4b17      	ldr	r3, [pc, #92]	@ (8007424 <HAL_TIM_Encoder_MspInit+0x8c>)
 80073c8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80073ca:	2202      	movs	r2, #2
 80073cc:	4013      	ands	r3, r2
 80073ce:	613b      	str	r3, [r7, #16]
 80073d0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80073d2:	4b14      	ldr	r3, [pc, #80]	@ (8007424 <HAL_TIM_Encoder_MspInit+0x8c>)
 80073d4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80073d6:	4b13      	ldr	r3, [pc, #76]	@ (8007424 <HAL_TIM_Encoder_MspInit+0x8c>)
 80073d8:	2102      	movs	r1, #2
 80073da:	430a      	orrs	r2, r1
 80073dc:	635a      	str	r2, [r3, #52]	@ 0x34
 80073de:	4b11      	ldr	r3, [pc, #68]	@ (8007424 <HAL_TIM_Encoder_MspInit+0x8c>)
 80073e0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80073e2:	2202      	movs	r2, #2
 80073e4:	4013      	ands	r3, r2
 80073e6:	60fb      	str	r3, [r7, #12]
 80073e8:	68fb      	ldr	r3, [r7, #12]
    /**TIM3 GPIO Configuration
    PB4     ------> TIM3_CH1
    PB5     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = ENC_A_Pin|ENC_B_Pin;
 80073ea:	0021      	movs	r1, r4
 80073ec:	187b      	adds	r3, r7, r1
 80073ee:	2230      	movs	r2, #48	@ 0x30
 80073f0:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80073f2:	187b      	adds	r3, r7, r1
 80073f4:	2202      	movs	r2, #2
 80073f6:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80073f8:	187b      	adds	r3, r7, r1
 80073fa:	2200      	movs	r2, #0
 80073fc:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80073fe:	187b      	adds	r3, r7, r1
 8007400:	2200      	movs	r2, #0
 8007402:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM3;
 8007404:	187b      	adds	r3, r7, r1
 8007406:	2201      	movs	r2, #1
 8007408:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800740a:	187b      	adds	r3, r7, r1
 800740c:	4a06      	ldr	r2, [pc, #24]	@ (8007428 <HAL_TIM_Encoder_MspInit+0x90>)
 800740e:	0019      	movs	r1, r3
 8007410:	0010      	movs	r0, r2
 8007412:	f000 fb55 	bl	8007ac0 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8007416:	46c0      	nop			@ (mov r8, r8)
 8007418:	46bd      	mov	sp, r7
 800741a:	b00b      	add	sp, #44	@ 0x2c
 800741c:	bd90      	pop	{r4, r7, pc}
 800741e:	46c0      	nop			@ (mov r8, r8)
 8007420:	40000400 	.word	0x40000400
 8007424:	40021000 	.word	0x40021000
 8007428:	50000400 	.word	0x50000400

0800742c <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 800742c:	b580      	push	{r7, lr}
 800742e:	b084      	sub	sp, #16
 8007430:	af00      	add	r7, sp, #0
 8007432:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM4)
 8007434:	687b      	ldr	r3, [r7, #4]
 8007436:	681b      	ldr	r3, [r3, #0]
 8007438:	4a09      	ldr	r2, [pc, #36]	@ (8007460 <HAL_TIM_PWM_MspInit+0x34>)
 800743a:	4293      	cmp	r3, r2
 800743c:	d10b      	bne.n	8007456 <HAL_TIM_PWM_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM4_MspInit 0 */

  /* USER CODE END TIM4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 800743e:	4b09      	ldr	r3, [pc, #36]	@ (8007464 <HAL_TIM_PWM_MspInit+0x38>)
 8007440:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8007442:	4b08      	ldr	r3, [pc, #32]	@ (8007464 <HAL_TIM_PWM_MspInit+0x38>)
 8007444:	2104      	movs	r1, #4
 8007446:	430a      	orrs	r2, r1
 8007448:	63da      	str	r2, [r3, #60]	@ 0x3c
 800744a:	4b06      	ldr	r3, [pc, #24]	@ (8007464 <HAL_TIM_PWM_MspInit+0x38>)
 800744c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800744e:	2204      	movs	r2, #4
 8007450:	4013      	ands	r3, r2
 8007452:	60fb      	str	r3, [r7, #12]
 8007454:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 8007456:	46c0      	nop			@ (mov r8, r8)
 8007458:	46bd      	mov	sp, r7
 800745a:	b004      	add	sp, #16
 800745c:	bd80      	pop	{r7, pc}
 800745e:	46c0      	nop			@ (mov r8, r8)
 8007460:	40000800 	.word	0x40000800
 8007464:	40021000 	.word	0x40021000

08007468 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8007468:	b590      	push	{r4, r7, lr}
 800746a:	b089      	sub	sp, #36	@ 0x24
 800746c:	af00      	add	r7, sp, #0
 800746e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8007470:	240c      	movs	r4, #12
 8007472:	193b      	adds	r3, r7, r4
 8007474:	0018      	movs	r0, r3
 8007476:	2314      	movs	r3, #20
 8007478:	001a      	movs	r2, r3
 800747a:	2100      	movs	r1, #0
 800747c:	f00f f960 	bl	8016740 <memset>
  if(htim->Instance==TIM4)
 8007480:	687b      	ldr	r3, [r7, #4]
 8007482:	681b      	ldr	r3, [r3, #0]
 8007484:	4a14      	ldr	r2, [pc, #80]	@ (80074d8 <HAL_TIM_MspPostInit+0x70>)
 8007486:	4293      	cmp	r3, r2
 8007488:	d121      	bne.n	80074ce <HAL_TIM_MspPostInit+0x66>
  {
  /* USER CODE BEGIN TIM4_MspPostInit 0 */

  /* USER CODE END TIM4_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800748a:	4b14      	ldr	r3, [pc, #80]	@ (80074dc <HAL_TIM_MspPostInit+0x74>)
 800748c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800748e:	4b13      	ldr	r3, [pc, #76]	@ (80074dc <HAL_TIM_MspPostInit+0x74>)
 8007490:	2102      	movs	r1, #2
 8007492:	430a      	orrs	r2, r1
 8007494:	635a      	str	r2, [r3, #52]	@ 0x34
 8007496:	4b11      	ldr	r3, [pc, #68]	@ (80074dc <HAL_TIM_MspPostInit+0x74>)
 8007498:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800749a:	2202      	movs	r2, #2
 800749c:	4013      	ands	r3, r2
 800749e:	60bb      	str	r3, [r7, #8]
 80074a0:	68bb      	ldr	r3, [r7, #8]
    /**TIM4 GPIO Configuration
    PB7     ------> TIM4_CH2
    */
    GPIO_InitStruct.Pin = NEOPIXEL_Pin;
 80074a2:	0021      	movs	r1, r4
 80074a4:	187b      	adds	r3, r7, r1
 80074a6:	2280      	movs	r2, #128	@ 0x80
 80074a8:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80074aa:	187b      	adds	r3, r7, r1
 80074ac:	2202      	movs	r2, #2
 80074ae:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80074b0:	187b      	adds	r3, r7, r1
 80074b2:	2200      	movs	r2, #0
 80074b4:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80074b6:	187b      	adds	r3, r7, r1
 80074b8:	2200      	movs	r2, #0
 80074ba:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF9_TIM4;
 80074bc:	187b      	adds	r3, r7, r1
 80074be:	2209      	movs	r2, #9
 80074c0:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(NEOPIXEL_GPIO_Port, &GPIO_InitStruct);
 80074c2:	187b      	adds	r3, r7, r1
 80074c4:	4a06      	ldr	r2, [pc, #24]	@ (80074e0 <HAL_TIM_MspPostInit+0x78>)
 80074c6:	0019      	movs	r1, r3
 80074c8:	0010      	movs	r0, r2
 80074ca:	f000 faf9 	bl	8007ac0 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspPostInit 1 */

  /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 80074ce:	46c0      	nop			@ (mov r8, r8)
 80074d0:	46bd      	mov	sp, r7
 80074d2:	b009      	add	sp, #36	@ 0x24
 80074d4:	bd90      	pop	{r4, r7, pc}
 80074d6:	46c0      	nop			@ (mov r8, r8)
 80074d8:	40000800 	.word	0x40000800
 80074dc:	40021000 	.word	0x40021000
 80074e0:	50000400 	.word	0x50000400

080074e4 <HAL_PCD_MspInit>:
* This function configures the hardware resources used in this example
* @param hpcd: PCD handle pointer
* @retval None
*/
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 80074e4:	b590      	push	{r4, r7, lr}
 80074e6:	b099      	sub	sp, #100	@ 0x64
 80074e8:	af00      	add	r7, sp, #0
 80074ea:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80074ec:	2410      	movs	r4, #16
 80074ee:	193b      	adds	r3, r7, r4
 80074f0:	0018      	movs	r0, r3
 80074f2:	2350      	movs	r3, #80	@ 0x50
 80074f4:	001a      	movs	r2, r3
 80074f6:	2100      	movs	r1, #0
 80074f8:	f00f f922 	bl	8016740 <memset>
  if(hpcd->Instance==USB_DRD_FS)
 80074fc:	687b      	ldr	r3, [r7, #4]
 80074fe:	681b      	ldr	r3, [r3, #0]
 8007500:	4a25      	ldr	r2, [pc, #148]	@ (8007598 <HAL_PCD_MspInit+0xb4>)
 8007502:	4293      	cmp	r3, r2
 8007504:	d143      	bne.n	800758e <HAL_PCD_MspInit+0xaa>

  /* USER CODE END USB_DRD_FS_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB;
 8007506:	193b      	adds	r3, r7, r4
 8007508:	2280      	movs	r2, #128	@ 0x80
 800750a:	0452      	lsls	r2, r2, #17
 800750c:	601a      	str	r2, [r3, #0]
    PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_HSI48;
 800750e:	193b      	adds	r3, r7, r4
 8007510:	2200      	movs	r2, #0
 8007512:	649a      	str	r2, [r3, #72]	@ 0x48
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8007514:	193b      	adds	r3, r7, r4
 8007516:	0018      	movs	r0, r3
 8007518:	f002 ffc2 	bl	800a4a0 <HAL_RCCEx_PeriphCLKConfig>
 800751c:	1e03      	subs	r3, r0, #0
 800751e:	d001      	beq.n	8007524 <HAL_PCD_MspInit+0x40>
    {
      Error_Handler();
 8007520:	f7ff fea2 	bl	8007268 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 8007524:	4b1d      	ldr	r3, [pc, #116]	@ (800759c <HAL_PCD_MspInit+0xb8>)
 8007526:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8007528:	4b1c      	ldr	r3, [pc, #112]	@ (800759c <HAL_PCD_MspInit+0xb8>)
 800752a:	2180      	movs	r1, #128	@ 0x80
 800752c:	0189      	lsls	r1, r1, #6
 800752e:	430a      	orrs	r2, r1
 8007530:	63da      	str	r2, [r3, #60]	@ 0x3c
 8007532:	4b1a      	ldr	r3, [pc, #104]	@ (800759c <HAL_PCD_MspInit+0xb8>)
 8007534:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8007536:	2380      	movs	r3, #128	@ 0x80
 8007538:	019b      	lsls	r3, r3, #6
 800753a:	4013      	ands	r3, r2
 800753c:	60fb      	str	r3, [r7, #12]
 800753e:	68fb      	ldr	r3, [r7, #12]

    /* Enable VDDUSB */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8007540:	4b16      	ldr	r3, [pc, #88]	@ (800759c <HAL_PCD_MspInit+0xb8>)
 8007542:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8007544:	2380      	movs	r3, #128	@ 0x80
 8007546:	055b      	lsls	r3, r3, #21
 8007548:	4013      	ands	r3, r2
 800754a:	d116      	bne.n	800757a <HAL_PCD_MspInit+0x96>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800754c:	4b13      	ldr	r3, [pc, #76]	@ (800759c <HAL_PCD_MspInit+0xb8>)
 800754e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8007550:	4b12      	ldr	r3, [pc, #72]	@ (800759c <HAL_PCD_MspInit+0xb8>)
 8007552:	2180      	movs	r1, #128	@ 0x80
 8007554:	0549      	lsls	r1, r1, #21
 8007556:	430a      	orrs	r2, r1
 8007558:	63da      	str	r2, [r3, #60]	@ 0x3c
 800755a:	4b10      	ldr	r3, [pc, #64]	@ (800759c <HAL_PCD_MspInit+0xb8>)
 800755c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800755e:	2380      	movs	r3, #128	@ 0x80
 8007560:	055b      	lsls	r3, r3, #21
 8007562:	4013      	ands	r3, r2
 8007564:	60bb      	str	r3, [r7, #8]
 8007566:	68bb      	ldr	r3, [r7, #8]
      HAL_PWREx_EnableVddUSB();
 8007568:	f002 fa0c 	bl	8009984 <HAL_PWREx_EnableVddUSB>
      __HAL_RCC_PWR_CLK_DISABLE();
 800756c:	4b0b      	ldr	r3, [pc, #44]	@ (800759c <HAL_PCD_MspInit+0xb8>)
 800756e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8007570:	4b0a      	ldr	r3, [pc, #40]	@ (800759c <HAL_PCD_MspInit+0xb8>)
 8007572:	490b      	ldr	r1, [pc, #44]	@ (80075a0 <HAL_PCD_MspInit+0xbc>)
 8007574:	400a      	ands	r2, r1
 8007576:	63da      	str	r2, [r3, #60]	@ 0x3c
 8007578:	e001      	b.n	800757e <HAL_PCD_MspInit+0x9a>
    }
    else
    {
      HAL_PWREx_EnableVddUSB();
 800757a:	f002 fa03 	bl	8009984 <HAL_PWREx_EnableVddUSB>
    }
    /* USB_DRD_FS interrupt Init */
    HAL_NVIC_SetPriority(USB_UCPD1_2_IRQn, 0, 0);
 800757e:	2200      	movs	r2, #0
 8007580:	2100      	movs	r1, #0
 8007582:	2008      	movs	r0, #8
 8007584:	f000 fa76 	bl	8007a74 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_UCPD1_2_IRQn);
 8007588:	2008      	movs	r0, #8
 800758a:	f000 fa88 	bl	8007a9e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_DRD_FS_MspInit 1 */

  /* USER CODE END USB_DRD_FS_MspInit 1 */
  }

}
 800758e:	46c0      	nop			@ (mov r8, r8)
 8007590:	46bd      	mov	sp, r7
 8007592:	b019      	add	sp, #100	@ 0x64
 8007594:	bd90      	pop	{r4, r7, pc}
 8007596:	46c0      	nop			@ (mov r8, r8)
 8007598:	40005c00 	.word	0x40005c00
 800759c:	40021000 	.word	0x40021000
 80075a0:	efffffff 	.word	0xefffffff

080075a4 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80075a4:	b5b0      	push	{r4, r5, r7, lr}
 80075a6:	b08c      	sub	sp, #48	@ 0x30
 80075a8:	af00      	add	r7, sp, #0
 80075aa:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler;

  uint32_t              uwPrescalerValue;
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status = HAL_OK;
 80075ac:	232b      	movs	r3, #43	@ 0x2b
 80075ae:	18fb      	adds	r3, r7, r3
 80075b0:	2200      	movs	r2, #0
 80075b2:	701a      	strb	r2, [r3, #0]

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 80075b4:	4b37      	ldr	r3, [pc, #220]	@ (8007694 <HAL_InitTick+0xf0>)
 80075b6:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80075b8:	4b36      	ldr	r3, [pc, #216]	@ (8007694 <HAL_InitTick+0xf0>)
 80075ba:	2110      	movs	r1, #16
 80075bc:	430a      	orrs	r2, r1
 80075be:	63da      	str	r2, [r3, #60]	@ 0x3c
 80075c0:	4b34      	ldr	r3, [pc, #208]	@ (8007694 <HAL_InitTick+0xf0>)
 80075c2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80075c4:	2210      	movs	r2, #16
 80075c6:	4013      	ands	r3, r2
 80075c8:	60bb      	str	r3, [r7, #8]
 80075ca:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80075cc:	230c      	movs	r3, #12
 80075ce:	18fa      	adds	r2, r7, r3
 80075d0:	2410      	movs	r4, #16
 80075d2:	193b      	adds	r3, r7, r4
 80075d4:	0011      	movs	r1, r2
 80075d6:	0018      	movs	r0, r3
 80075d8:	f002 ff38 	bl	800a44c <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 80075dc:	193b      	adds	r3, r7, r4
 80075de:	68db      	ldr	r3, [r3, #12]
 80075e0:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 80075e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80075e4:	2b00      	cmp	r3, #0
 80075e6:	d104      	bne.n	80075f2 <HAL_InitTick+0x4e>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 80075e8:	f002 ff1a 	bl	800a420 <HAL_RCC_GetPCLK1Freq>
 80075ec:	0003      	movs	r3, r0
 80075ee:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80075f0:	e004      	b.n	80075fc <HAL_InitTick+0x58>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 80075f2:	f002 ff15 	bl	800a420 <HAL_RCC_GetPCLK1Freq>
 80075f6:	0003      	movs	r3, r0
 80075f8:	005b      	lsls	r3, r3, #1
 80075fa:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80075fc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80075fe:	4926      	ldr	r1, [pc, #152]	@ (8007698 <HAL_InitTick+0xf4>)
 8007600:	0018      	movs	r0, r3
 8007602:	f7fe ff17 	bl	8006434 <__udivsi3>
 8007606:	0003      	movs	r3, r0
 8007608:	3b01      	subs	r3, #1
 800760a:	623b      	str	r3, [r7, #32]

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 800760c:	4b23      	ldr	r3, [pc, #140]	@ (800769c <HAL_InitTick+0xf8>)
 800760e:	4a24      	ldr	r2, [pc, #144]	@ (80076a0 <HAL_InitTick+0xfc>)
 8007610:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8007612:	4b22      	ldr	r3, [pc, #136]	@ (800769c <HAL_InitTick+0xf8>)
 8007614:	4a23      	ldr	r2, [pc, #140]	@ (80076a4 <HAL_InitTick+0x100>)
 8007616:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8007618:	4b20      	ldr	r3, [pc, #128]	@ (800769c <HAL_InitTick+0xf8>)
 800761a:	6a3a      	ldr	r2, [r7, #32]
 800761c:	605a      	str	r2, [r3, #4]
  htim6.Init.ClockDivision = 0;
 800761e:	4b1f      	ldr	r3, [pc, #124]	@ (800769c <HAL_InitTick+0xf8>)
 8007620:	2200      	movs	r2, #0
 8007622:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8007624:	4b1d      	ldr	r3, [pc, #116]	@ (800769c <HAL_InitTick+0xf8>)
 8007626:	2200      	movs	r2, #0
 8007628:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800762a:	4b1c      	ldr	r3, [pc, #112]	@ (800769c <HAL_InitTick+0xf8>)
 800762c:	2200      	movs	r2, #0
 800762e:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim6);
 8007630:	252b      	movs	r5, #43	@ 0x2b
 8007632:	197c      	adds	r4, r7, r5
 8007634:	4b19      	ldr	r3, [pc, #100]	@ (800769c <HAL_InitTick+0xf8>)
 8007636:	0018      	movs	r0, r3
 8007638:	f003 f9d4 	bl	800a9e4 <HAL_TIM_Base_Init>
 800763c:	0003      	movs	r3, r0
 800763e:	7023      	strb	r3, [r4, #0]
  if (status == HAL_OK)
 8007640:	197b      	adds	r3, r7, r5
 8007642:	781b      	ldrb	r3, [r3, #0]
 8007644:	2b00      	cmp	r3, #0
 8007646:	d11e      	bne.n	8007686 <HAL_InitTick+0xe2>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 8007648:	197c      	adds	r4, r7, r5
 800764a:	4b14      	ldr	r3, [pc, #80]	@ (800769c <HAL_InitTick+0xf8>)
 800764c:	0018      	movs	r0, r3
 800764e:	f003 fa29 	bl	800aaa4 <HAL_TIM_Base_Start_IT>
 8007652:	0003      	movs	r3, r0
 8007654:	7023      	strb	r3, [r4, #0]
    if (status == HAL_OK)
 8007656:	197b      	adds	r3, r7, r5
 8007658:	781b      	ldrb	r3, [r3, #0]
 800765a:	2b00      	cmp	r3, #0
 800765c:	d113      	bne.n	8007686 <HAL_InitTick+0xe2>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_LPTIM1_IRQn);
 800765e:	2011      	movs	r0, #17
 8007660:	f000 fa1d 	bl	8007a9e <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8007664:	687b      	ldr	r3, [r7, #4]
 8007666:	2b03      	cmp	r3, #3
 8007668:	d809      	bhi.n	800767e <HAL_InitTick+0xda>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_LPTIM1_IRQn, TickPriority, 0U);
 800766a:	687b      	ldr	r3, [r7, #4]
 800766c:	2200      	movs	r2, #0
 800766e:	0019      	movs	r1, r3
 8007670:	2011      	movs	r0, #17
 8007672:	f000 f9ff 	bl	8007a74 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8007676:	4b0c      	ldr	r3, [pc, #48]	@ (80076a8 <HAL_InitTick+0x104>)
 8007678:	687a      	ldr	r2, [r7, #4]
 800767a:	601a      	str	r2, [r3, #0]
 800767c:	e003      	b.n	8007686 <HAL_InitTick+0xe2>
      }
      else
      {
        status = HAL_ERROR;
 800767e:	232b      	movs	r3, #43	@ 0x2b
 8007680:	18fb      	adds	r3, r7, r3
 8007682:	2201      	movs	r2, #1
 8007684:	701a      	strb	r2, [r3, #0]
      }
    }
  }

 /* Return function status */
  return status;
 8007686:	232b      	movs	r3, #43	@ 0x2b
 8007688:	18fb      	adds	r3, r7, r3
 800768a:	781b      	ldrb	r3, [r3, #0]
}
 800768c:	0018      	movs	r0, r3
 800768e:	46bd      	mov	sp, r7
 8007690:	b00c      	add	sp, #48	@ 0x30
 8007692:	bdb0      	pop	{r4, r5, r7, pc}
 8007694:	40021000 	.word	0x40021000
 8007698:	000f4240 	.word	0x000f4240
 800769c:	20003dfc 	.word	0x20003dfc
 80076a0:	40001000 	.word	0x40001000
 80076a4:	000003e7 	.word	0x000003e7
 80076a8:	20000008 	.word	0x20000008

080076ac <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80076ac:	b580      	push	{r7, lr}
 80076ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80076b0:	46c0      	nop			@ (mov r8, r8)
 80076b2:	e7fd      	b.n	80076b0 <NMI_Handler+0x4>

080076b4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80076b4:	b580      	push	{r7, lr}
 80076b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80076b8:	46c0      	nop			@ (mov r8, r8)
 80076ba:	e7fd      	b.n	80076b8 <HardFault_Handler+0x4>

080076bc <USB_UCPD1_2_IRQHandler>:

/**
  * @brief This function handles USB, UCPD1 and UCPD2 global interrupts.
  */
void USB_UCPD1_2_IRQHandler(void)
{
 80076bc:	b580      	push	{r7, lr}
 80076be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_UCPD1_2_IRQn 0 */

  /* USER CODE END USB_UCPD1_2_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_DRD_FS);
 80076c0:	4b05      	ldr	r3, [pc, #20]	@ (80076d8 <USB_UCPD1_2_IRQHandler+0x1c>)
 80076c2:	0018      	movs	r0, r3
 80076c4:	f000 fe24 	bl	8008310 <HAL_PCD_IRQHandler>
  USBPD_PORT0_IRQHandler();
 80076c8:	f007 fd93 	bl	800f1f2 <USBPD_PORT0_IRQHandler>
  USBPD_PORT1_IRQHandler();
 80076cc:	f007 fd99 	bl	800f202 <USBPD_PORT1_IRQHandler>

  /* USER CODE BEGIN USB_UCPD1_2_IRQn 1 */

  /* USER CODE END USB_UCPD1_2_IRQn 1 */
}
 80076d0:	46c0      	nop			@ (mov r8, r8)
 80076d2:	46bd      	mov	sp, r7
 80076d4:	bd80      	pop	{r7, pc}
 80076d6:	46c0      	nop			@ (mov r8, r8)
 80076d8:	20003b1c 	.word	0x20003b1c

080076dc <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 1 interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 80076dc:	b580      	push	{r7, lr}
 80076de:	af00      	add	r7, sp, #0
  /* USER CODE END DMA1_Channel1_IRQn 0 */

  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 80076e0:	46c0      	nop			@ (mov r8, r8)
 80076e2:	46bd      	mov	sp, r7
 80076e4:	bd80      	pop	{r7, pc}

080076e6 <DMA1_Channel2_3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 2 and channel 3 interrupts.
  */
void DMA1_Channel2_3_IRQHandler(void)
{
 80076e6:	b580      	push	{r7, lr}
 80076e8:	af00      	add	r7, sp, #0
  /* USER CODE END DMA1_Channel2_3_IRQn 0 */

  /* USER CODE BEGIN DMA1_Channel2_3_IRQn 1 */

  /* USER CODE END DMA1_Channel2_3_IRQn 1 */
}
 80076ea:	46c0      	nop			@ (mov r8, r8)
 80076ec:	46bd      	mov	sp, r7
 80076ee:	bd80      	pop	{r7, pc}

080076f0 <DMA1_Ch4_7_DMA2_Ch1_5_DMAMUX1_OVR_IRQHandler>:

/**
  * @brief This function handles DMA1 Ch4 to Ch7, DMA2 Ch1 to Ch5 and DMAMUX1 Overrun Interrupts.
  */
void DMA1_Ch4_7_DMA2_Ch1_5_DMAMUX1_OVR_IRQHandler(void)
{
 80076f0:	b580      	push	{r7, lr}
 80076f2:	af00      	add	r7, sp, #0
  /* USER CODE END DMA1_Ch4_7_DMA2_Ch1_5_DMAMUX1_OVR_IRQn 0 */

  /* USER CODE BEGIN DMA1_Ch4_7_DMA2_Ch1_5_DMAMUX1_OVR_IRQn 1 */

  /* USER CODE END DMA1_Ch4_7_DMA2_Ch1_5_DMAMUX1_OVR_IRQn 1 */
}
 80076f4:	46c0      	nop			@ (mov r8, r8)
 80076f6:	46bd      	mov	sp, r7
 80076f8:	bd80      	pop	{r7, pc}
	...

080076fc <TIM6_DAC_LPTIM1_IRQHandler>:

/**
  * @brief This function handles TIM6, DAC and LPTIM1 global Interrupts.
  */
void TIM6_DAC_LPTIM1_IRQHandler(void)
{
 80076fc:	b580      	push	{r7, lr}
 80076fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_LPTIM1_IRQn 0 */

  /* USER CODE END TIM6_DAC_LPTIM1_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8007700:	4b03      	ldr	r3, [pc, #12]	@ (8007710 <TIM6_DAC_LPTIM1_IRQHandler+0x14>)
 8007702:	0018      	movs	r0, r3
 8007704:	f003 fb30 	bl	800ad68 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_LPTIM1_IRQn 1 */

  /* USER CODE END TIM6_DAC_LPTIM1_IRQn 1 */
}
 8007708:	46c0      	nop			@ (mov r8, r8)
 800770a:	46bd      	mov	sp, r7
 800770c:	bd80      	pop	{r7, pc}
 800770e:	46c0      	nop			@ (mov r8, r8)
 8007710:	20003dfc 	.word	0x20003dfc

08007714 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8007714:	b580      	push	{r7, lr}
 8007716:	b086      	sub	sp, #24
 8007718:	af00      	add	r7, sp, #0
 800771a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800771c:	4a14      	ldr	r2, [pc, #80]	@ (8007770 <_sbrk+0x5c>)
 800771e:	4b15      	ldr	r3, [pc, #84]	@ (8007774 <_sbrk+0x60>)
 8007720:	1ad3      	subs	r3, r2, r3
 8007722:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8007724:	697b      	ldr	r3, [r7, #20]
 8007726:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8007728:	4b13      	ldr	r3, [pc, #76]	@ (8007778 <_sbrk+0x64>)
 800772a:	681b      	ldr	r3, [r3, #0]
 800772c:	2b00      	cmp	r3, #0
 800772e:	d102      	bne.n	8007736 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8007730:	4b11      	ldr	r3, [pc, #68]	@ (8007778 <_sbrk+0x64>)
 8007732:	4a12      	ldr	r2, [pc, #72]	@ (800777c <_sbrk+0x68>)
 8007734:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8007736:	4b10      	ldr	r3, [pc, #64]	@ (8007778 <_sbrk+0x64>)
 8007738:	681a      	ldr	r2, [r3, #0]
 800773a:	687b      	ldr	r3, [r7, #4]
 800773c:	18d3      	adds	r3, r2, r3
 800773e:	693a      	ldr	r2, [r7, #16]
 8007740:	429a      	cmp	r2, r3
 8007742:	d207      	bcs.n	8007754 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8007744:	f00f f816 	bl	8016774 <__errno>
 8007748:	0003      	movs	r3, r0
 800774a:	220c      	movs	r2, #12
 800774c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800774e:	2301      	movs	r3, #1
 8007750:	425b      	negs	r3, r3
 8007752:	e009      	b.n	8007768 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8007754:	4b08      	ldr	r3, [pc, #32]	@ (8007778 <_sbrk+0x64>)
 8007756:	681b      	ldr	r3, [r3, #0]
 8007758:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800775a:	4b07      	ldr	r3, [pc, #28]	@ (8007778 <_sbrk+0x64>)
 800775c:	681a      	ldr	r2, [r3, #0]
 800775e:	687b      	ldr	r3, [r7, #4]
 8007760:	18d2      	adds	r2, r2, r3
 8007762:	4b05      	ldr	r3, [pc, #20]	@ (8007778 <_sbrk+0x64>)
 8007764:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 8007766:	68fb      	ldr	r3, [r7, #12]
}
 8007768:	0018      	movs	r0, r3
 800776a:	46bd      	mov	sp, r7
 800776c:	b006      	add	sp, #24
 800776e:	bd80      	pop	{r7, pc}
 8007770:	20024000 	.word	0x20024000
 8007774:	00000400 	.word	0x00000400
 8007778:	20003e48 	.word	0x20003e48
 800777c:	20004950 	.word	0x20004950

08007780 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8007780:	b580      	push	{r7, lr}
 8007782:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8007784:	46c0      	nop			@ (mov r8, r8)
 8007786:	46bd      	mov	sp, r7
 8007788:	bd80      	pop	{r7, pc}
	...

0800778c <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 800778c:	480d      	ldr	r0, [pc, #52]	@ (80077c4 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800778e:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 8007790:	f7ff fff6 	bl	8007780 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8007794:	480c      	ldr	r0, [pc, #48]	@ (80077c8 <LoopForever+0x6>)
  ldr r1, =_edata
 8007796:	490d      	ldr	r1, [pc, #52]	@ (80077cc <LoopForever+0xa>)
  ldr r2, =_sidata
 8007798:	4a0d      	ldr	r2, [pc, #52]	@ (80077d0 <LoopForever+0xe>)
  movs r3, #0
 800779a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800779c:	e002      	b.n	80077a4 <LoopCopyDataInit>

0800779e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800779e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80077a0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80077a2:	3304      	adds	r3, #4

080077a4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80077a4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80077a6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80077a8:	d3f9      	bcc.n	800779e <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80077aa:	4a0a      	ldr	r2, [pc, #40]	@ (80077d4 <LoopForever+0x12>)
  ldr r4, =_ebss
 80077ac:	4c0a      	ldr	r4, [pc, #40]	@ (80077d8 <LoopForever+0x16>)
  movs r3, #0
 80077ae:	2300      	movs	r3, #0
  b LoopFillZerobss
 80077b0:	e001      	b.n	80077b6 <LoopFillZerobss>

080077b2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80077b2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80077b4:	3204      	adds	r2, #4

080077b6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80077b6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80077b8:	d3fb      	bcc.n	80077b2 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 80077ba:	f00e ffe1 	bl	8016780 <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 80077be:	f7ff f90b 	bl	80069d8 <main>

080077c2 <LoopForever>:

LoopForever:
  b LoopForever
 80077c2:	e7fe      	b.n	80077c2 <LoopForever>
  ldr   r0, =_estack
 80077c4:	20024000 	.word	0x20024000
  ldr r0, =_sdata
 80077c8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80077cc:	20000154 	.word	0x20000154
  ldr r2, =_sidata
 80077d0:	08016b10 	.word	0x08016b10
  ldr r2, =_sbss
 80077d4:	20000154 	.word	0x20000154
  ldr r4, =_ebss
 80077d8:	20004950 	.word	0x20004950

080077dc <ADC1_COMP_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80077dc:	e7fe      	b.n	80077dc <ADC1_COMP_IRQHandler>
	...

080077e0 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80077e0:	b580      	push	{r7, lr}
 80077e2:	b082      	sub	sp, #8
 80077e4:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80077e6:	1dfb      	adds	r3, r7, #7
 80077e8:	2200      	movs	r2, #0
 80077ea:	701a      	strb	r2, [r3, #0]
#if (INSTRUCTION_CACHE_ENABLE == 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80077ec:	4b0b      	ldr	r3, [pc, #44]	@ (800781c <HAL_Init+0x3c>)
 80077ee:	681a      	ldr	r2, [r3, #0]
 80077f0:	4b0a      	ldr	r3, [pc, #40]	@ (800781c <HAL_Init+0x3c>)
 80077f2:	2180      	movs	r1, #128	@ 0x80
 80077f4:	0049      	lsls	r1, r1, #1
 80077f6:	430a      	orrs	r2, r1
 80077f8:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80077fa:	2003      	movs	r0, #3
 80077fc:	f7ff fed2 	bl	80075a4 <HAL_InitTick>
 8007800:	1e03      	subs	r3, r0, #0
 8007802:	d003      	beq.n	800780c <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 8007804:	1dfb      	adds	r3, r7, #7
 8007806:	2201      	movs	r2, #1
 8007808:	701a      	strb	r2, [r3, #0]
 800780a:	e001      	b.n	8007810 <HAL_Init+0x30>
  }
  else
  {
  /* Init the low level hardware */
  HAL_MspInit();
 800780c:	f7ff fd32 	bl	8007274 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8007810:	1dfb      	adds	r3, r7, #7
 8007812:	781b      	ldrb	r3, [r3, #0]
}
 8007814:	0018      	movs	r0, r3
 8007816:	46bd      	mov	sp, r7
 8007818:	b002      	add	sp, #8
 800781a:	bd80      	pop	{r7, pc}
 800781c:	40022000 	.word	0x40022000

08007820 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8007820:	b580      	push	{r7, lr}
 8007822:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8007824:	4b05      	ldr	r3, [pc, #20]	@ (800783c <HAL_IncTick+0x1c>)
 8007826:	781b      	ldrb	r3, [r3, #0]
 8007828:	001a      	movs	r2, r3
 800782a:	4b05      	ldr	r3, [pc, #20]	@ (8007840 <HAL_IncTick+0x20>)
 800782c:	681b      	ldr	r3, [r3, #0]
 800782e:	18d2      	adds	r2, r2, r3
 8007830:	4b03      	ldr	r3, [pc, #12]	@ (8007840 <HAL_IncTick+0x20>)
 8007832:	601a      	str	r2, [r3, #0]
}
 8007834:	46c0      	nop			@ (mov r8, r8)
 8007836:	46bd      	mov	sp, r7
 8007838:	bd80      	pop	{r7, pc}
 800783a:	46c0      	nop			@ (mov r8, r8)
 800783c:	2000000c 	.word	0x2000000c
 8007840:	20003e4c 	.word	0x20003e4c

08007844 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8007844:	b580      	push	{r7, lr}
 8007846:	af00      	add	r7, sp, #0
  return uwTick;
 8007848:	4b02      	ldr	r3, [pc, #8]	@ (8007854 <HAL_GetTick+0x10>)
 800784a:	681b      	ldr	r3, [r3, #0]
}
 800784c:	0018      	movs	r0, r3
 800784e:	46bd      	mov	sp, r7
 8007850:	bd80      	pop	{r7, pc}
 8007852:	46c0      	nop			@ (mov r8, r8)
 8007854:	20003e4c 	.word	0x20003e4c

08007858 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8007858:	b580      	push	{r7, lr}
 800785a:	b084      	sub	sp, #16
 800785c:	af00      	add	r7, sp, #0
 800785e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8007860:	f7ff fff0 	bl	8007844 <HAL_GetTick>
 8007864:	0003      	movs	r3, r0
 8007866:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8007868:	687b      	ldr	r3, [r7, #4]
 800786a:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800786c:	68fb      	ldr	r3, [r7, #12]
 800786e:	3301      	adds	r3, #1
 8007870:	d005      	beq.n	800787e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8007872:	4b0a      	ldr	r3, [pc, #40]	@ (800789c <HAL_Delay+0x44>)
 8007874:	781b      	ldrb	r3, [r3, #0]
 8007876:	001a      	movs	r2, r3
 8007878:	68fb      	ldr	r3, [r7, #12]
 800787a:	189b      	adds	r3, r3, r2
 800787c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800787e:	46c0      	nop			@ (mov r8, r8)
 8007880:	f7ff ffe0 	bl	8007844 <HAL_GetTick>
 8007884:	0002      	movs	r2, r0
 8007886:	68bb      	ldr	r3, [r7, #8]
 8007888:	1ad3      	subs	r3, r2, r3
 800788a:	68fa      	ldr	r2, [r7, #12]
 800788c:	429a      	cmp	r2, r3
 800788e:	d8f7      	bhi.n	8007880 <HAL_Delay+0x28>
  {
  }
}
 8007890:	46c0      	nop			@ (mov r8, r8)
 8007892:	46c0      	nop			@ (mov r8, r8)
 8007894:	46bd      	mov	sp, r7
 8007896:	b004      	add	sp, #16
 8007898:	bd80      	pop	{r7, pc}
 800789a:	46c0      	nop			@ (mov r8, r8)
 800789c:	2000000c 	.word	0x2000000c

080078a0 <HAL_SYSCFG_VREFBUF_VoltageScalingConfig>:
  *         This parameter can be one of the following values:
  *         @arg @ref SYSCFG_VREFBUF_VoltageScale
  * @retval None
  */
void HAL_SYSCFG_VREFBUF_VoltageScalingConfig(uint32_t VoltageScaling)
{
 80078a0:	b580      	push	{r7, lr}
 80078a2:	b082      	sub	sp, #8
 80078a4:	af00      	add	r7, sp, #0
 80078a6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSCFG_VREFBUF_VOLTAGE_SCALE(VoltageScaling));

  MODIFY_REG(VREFBUF->CSR, VREFBUF_CSR_VRS, VoltageScaling);
 80078a8:	4b06      	ldr	r3, [pc, #24]	@ (80078c4 <HAL_SYSCFG_VREFBUF_VoltageScalingConfig+0x24>)
 80078aa:	681b      	ldr	r3, [r3, #0]
 80078ac:	2204      	movs	r2, #4
 80078ae:	4393      	bics	r3, r2
 80078b0:	0019      	movs	r1, r3
 80078b2:	4b04      	ldr	r3, [pc, #16]	@ (80078c4 <HAL_SYSCFG_VREFBUF_VoltageScalingConfig+0x24>)
 80078b4:	687a      	ldr	r2, [r7, #4]
 80078b6:	430a      	orrs	r2, r1
 80078b8:	601a      	str	r2, [r3, #0]
}
 80078ba:	46c0      	nop			@ (mov r8, r8)
 80078bc:	46bd      	mov	sp, r7
 80078be:	b002      	add	sp, #8
 80078c0:	bd80      	pop	{r7, pc}
 80078c2:	46c0      	nop			@ (mov r8, r8)
 80078c4:	40010030 	.word	0x40010030

080078c8 <HAL_SYSCFG_VREFBUF_HighImpedanceConfig>:
  *          This parameter can be one of the following values:
  *          @arg @ref SYSCFG_VREFBUF_HighImpedance
  * @retval None
  */
void HAL_SYSCFG_VREFBUF_HighImpedanceConfig(uint32_t Mode)
{
 80078c8:	b580      	push	{r7, lr}
 80078ca:	b082      	sub	sp, #8
 80078cc:	af00      	add	r7, sp, #0
 80078ce:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSCFG_VREFBUF_HIGH_IMPEDANCE(Mode));

  MODIFY_REG(VREFBUF->CSR, VREFBUF_CSR_HIZ, Mode);
 80078d0:	4b06      	ldr	r3, [pc, #24]	@ (80078ec <HAL_SYSCFG_VREFBUF_HighImpedanceConfig+0x24>)
 80078d2:	681b      	ldr	r3, [r3, #0]
 80078d4:	2202      	movs	r2, #2
 80078d6:	4393      	bics	r3, r2
 80078d8:	0019      	movs	r1, r3
 80078da:	4b04      	ldr	r3, [pc, #16]	@ (80078ec <HAL_SYSCFG_VREFBUF_HighImpedanceConfig+0x24>)
 80078dc:	687a      	ldr	r2, [r7, #4]
 80078de:	430a      	orrs	r2, r1
 80078e0:	601a      	str	r2, [r3, #0]
}
 80078e2:	46c0      	nop			@ (mov r8, r8)
 80078e4:	46bd      	mov	sp, r7
 80078e6:	b002      	add	sp, #8
 80078e8:	bd80      	pop	{r7, pc}
 80078ea:	46c0      	nop			@ (mov r8, r8)
 80078ec:	40010030 	.word	0x40010030

080078f0 <HAL_SYSCFG_EnableVREFBUF>:
/**
  * @brief  Enable the Internal Voltage Reference buffer (VREFBUF).
  * @retval HAL_OK/HAL_TIMEOUT
  */
HAL_StatusTypeDef HAL_SYSCFG_EnableVREFBUF(void)
{
 80078f0:	b580      	push	{r7, lr}
 80078f2:	b082      	sub	sp, #8
 80078f4:	af00      	add	r7, sp, #0
  uint32_t  tickstart;

  SET_BIT(VREFBUF->CSR, VREFBUF_CSR_ENVR);
 80078f6:	4b0f      	ldr	r3, [pc, #60]	@ (8007934 <HAL_SYSCFG_EnableVREFBUF+0x44>)
 80078f8:	681a      	ldr	r2, [r3, #0]
 80078fa:	4b0e      	ldr	r3, [pc, #56]	@ (8007934 <HAL_SYSCFG_EnableVREFBUF+0x44>)
 80078fc:	2101      	movs	r1, #1
 80078fe:	430a      	orrs	r2, r1
 8007900:	601a      	str	r2, [r3, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8007902:	f7ff ff9f 	bl	8007844 <HAL_GetTick>
 8007906:	0003      	movs	r3, r0
 8007908:	607b      	str	r3, [r7, #4]

  /* Wait for VRR bit  */
  while (READ_BIT(VREFBUF->CSR, VREFBUF_CSR_VRR) == 0x00U)
 800790a:	e008      	b.n	800791e <HAL_SYSCFG_EnableVREFBUF+0x2e>
  {
    if ((HAL_GetTick() - tickstart) > VREFBUF_TIMEOUT_VALUE)
 800790c:	f7ff ff9a 	bl	8007844 <HAL_GetTick>
 8007910:	0002      	movs	r2, r0
 8007912:	687b      	ldr	r3, [r7, #4]
 8007914:	1ad3      	subs	r3, r2, r3
 8007916:	2b0a      	cmp	r3, #10
 8007918:	d901      	bls.n	800791e <HAL_SYSCFG_EnableVREFBUF+0x2e>
    {
      return HAL_TIMEOUT;
 800791a:	2303      	movs	r3, #3
 800791c:	e005      	b.n	800792a <HAL_SYSCFG_EnableVREFBUF+0x3a>
  while (READ_BIT(VREFBUF->CSR, VREFBUF_CSR_VRR) == 0x00U)
 800791e:	4b05      	ldr	r3, [pc, #20]	@ (8007934 <HAL_SYSCFG_EnableVREFBUF+0x44>)
 8007920:	681b      	ldr	r3, [r3, #0]
 8007922:	2208      	movs	r2, #8
 8007924:	4013      	ands	r3, r2
 8007926:	d0f1      	beq.n	800790c <HAL_SYSCFG_EnableVREFBUF+0x1c>
    }
  }

  return HAL_OK;
 8007928:	2300      	movs	r3, #0
}
 800792a:	0018      	movs	r0, r3
 800792c:	46bd      	mov	sp, r7
 800792e:	b002      	add	sp, #8
 8007930:	bd80      	pop	{r7, pc}
 8007932:	46c0      	nop			@ (mov r8, r8)
 8007934:	40010030 	.word	0x40010030

08007938 <HAL_SYSCFG_StrobeDBattpinsConfig>:
  *         @arg @ref SYSCFG_UCPD1_STROBE
  *         @arg @ref SYSCFG_UCPD2_STROBE
  * @retval None
  */
void HAL_SYSCFG_StrobeDBattpinsConfig(uint32_t ConfigDeadBattery)
{
 8007938:	b580      	push	{r7, lr}
 800793a:	b082      	sub	sp, #8
 800793c:	af00      	add	r7, sp, #0
 800793e:	6078      	str	r0, [r7, #4]
  assert_param(IS_SYSCFG_DBATT_CONFIG(ConfigDeadBattery));

  /* Change strobe configuration of GPIO depending on UCPDx dead battery settings */
  MODIFY_REG(SYSCFG->CFGR1, (SYSCFG_CFGR1_UCPD1_STROBE | SYSCFG_CFGR1_UCPD2_STROBE), ConfigDeadBattery);
 8007940:	4b06      	ldr	r3, [pc, #24]	@ (800795c <HAL_SYSCFG_StrobeDBattpinsConfig+0x24>)
 8007942:	681b      	ldr	r3, [r3, #0]
 8007944:	4a06      	ldr	r2, [pc, #24]	@ (8007960 <HAL_SYSCFG_StrobeDBattpinsConfig+0x28>)
 8007946:	4013      	ands	r3, r2
 8007948:	0019      	movs	r1, r3
 800794a:	4b04      	ldr	r3, [pc, #16]	@ (800795c <HAL_SYSCFG_StrobeDBattpinsConfig+0x24>)
 800794c:	687a      	ldr	r2, [r7, #4]
 800794e:	430a      	orrs	r2, r1
 8007950:	601a      	str	r2, [r3, #0]
}
 8007952:	46c0      	nop			@ (mov r8, r8)
 8007954:	46bd      	mov	sp, r7
 8007956:	b002      	add	sp, #8
 8007958:	bd80      	pop	{r7, pc}
 800795a:	46c0      	nop			@ (mov r8, r8)
 800795c:	40010000 	.word	0x40010000
 8007960:	fffff9ff 	.word	0xfffff9ff

08007964 <__NVIC_EnableIRQ>:
{
 8007964:	b580      	push	{r7, lr}
 8007966:	b082      	sub	sp, #8
 8007968:	af00      	add	r7, sp, #0
 800796a:	0002      	movs	r2, r0
 800796c:	1dfb      	adds	r3, r7, #7
 800796e:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8007970:	1dfb      	adds	r3, r7, #7
 8007972:	781b      	ldrb	r3, [r3, #0]
 8007974:	2b7f      	cmp	r3, #127	@ 0x7f
 8007976:	d809      	bhi.n	800798c <__NVIC_EnableIRQ+0x28>
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8007978:	1dfb      	adds	r3, r7, #7
 800797a:	781b      	ldrb	r3, [r3, #0]
 800797c:	001a      	movs	r2, r3
 800797e:	231f      	movs	r3, #31
 8007980:	401a      	ands	r2, r3
 8007982:	4b04      	ldr	r3, [pc, #16]	@ (8007994 <__NVIC_EnableIRQ+0x30>)
 8007984:	2101      	movs	r1, #1
 8007986:	4091      	lsls	r1, r2
 8007988:	000a      	movs	r2, r1
 800798a:	601a      	str	r2, [r3, #0]
}
 800798c:	46c0      	nop			@ (mov r8, r8)
 800798e:	46bd      	mov	sp, r7
 8007990:	b002      	add	sp, #8
 8007992:	bd80      	pop	{r7, pc}
 8007994:	e000e100 	.word	0xe000e100

08007998 <__NVIC_SetPriority>:
{
 8007998:	b590      	push	{r4, r7, lr}
 800799a:	b083      	sub	sp, #12
 800799c:	af00      	add	r7, sp, #0
 800799e:	0002      	movs	r2, r0
 80079a0:	6039      	str	r1, [r7, #0]
 80079a2:	1dfb      	adds	r3, r7, #7
 80079a4:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80079a6:	1dfb      	adds	r3, r7, #7
 80079a8:	781b      	ldrb	r3, [r3, #0]
 80079aa:	2b7f      	cmp	r3, #127	@ 0x7f
 80079ac:	d828      	bhi.n	8007a00 <__NVIC_SetPriority+0x68>
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80079ae:	4a2f      	ldr	r2, [pc, #188]	@ (8007a6c <__NVIC_SetPriority+0xd4>)
 80079b0:	1dfb      	adds	r3, r7, #7
 80079b2:	781b      	ldrb	r3, [r3, #0]
 80079b4:	b25b      	sxtb	r3, r3
 80079b6:	089b      	lsrs	r3, r3, #2
 80079b8:	33c0      	adds	r3, #192	@ 0xc0
 80079ba:	009b      	lsls	r3, r3, #2
 80079bc:	589b      	ldr	r3, [r3, r2]
 80079be:	1dfa      	adds	r2, r7, #7
 80079c0:	7812      	ldrb	r2, [r2, #0]
 80079c2:	0011      	movs	r1, r2
 80079c4:	2203      	movs	r2, #3
 80079c6:	400a      	ands	r2, r1
 80079c8:	00d2      	lsls	r2, r2, #3
 80079ca:	21ff      	movs	r1, #255	@ 0xff
 80079cc:	4091      	lsls	r1, r2
 80079ce:	000a      	movs	r2, r1
 80079d0:	43d2      	mvns	r2, r2
 80079d2:	401a      	ands	r2, r3
 80079d4:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80079d6:	683b      	ldr	r3, [r7, #0]
 80079d8:	019b      	lsls	r3, r3, #6
 80079da:	22ff      	movs	r2, #255	@ 0xff
 80079dc:	401a      	ands	r2, r3
 80079de:	1dfb      	adds	r3, r7, #7
 80079e0:	781b      	ldrb	r3, [r3, #0]
 80079e2:	0018      	movs	r0, r3
 80079e4:	2303      	movs	r3, #3
 80079e6:	4003      	ands	r3, r0
 80079e8:	00db      	lsls	r3, r3, #3
 80079ea:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80079ec:	481f      	ldr	r0, [pc, #124]	@ (8007a6c <__NVIC_SetPriority+0xd4>)
 80079ee:	1dfb      	adds	r3, r7, #7
 80079f0:	781b      	ldrb	r3, [r3, #0]
 80079f2:	b25b      	sxtb	r3, r3
 80079f4:	089b      	lsrs	r3, r3, #2
 80079f6:	430a      	orrs	r2, r1
 80079f8:	33c0      	adds	r3, #192	@ 0xc0
 80079fa:	009b      	lsls	r3, r3, #2
 80079fc:	501a      	str	r2, [r3, r0]
}
 80079fe:	e031      	b.n	8007a64 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8007a00:	4a1b      	ldr	r2, [pc, #108]	@ (8007a70 <__NVIC_SetPriority+0xd8>)
 8007a02:	1dfb      	adds	r3, r7, #7
 8007a04:	781b      	ldrb	r3, [r3, #0]
 8007a06:	0019      	movs	r1, r3
 8007a08:	230f      	movs	r3, #15
 8007a0a:	400b      	ands	r3, r1
 8007a0c:	3b08      	subs	r3, #8
 8007a0e:	089b      	lsrs	r3, r3, #2
 8007a10:	3306      	adds	r3, #6
 8007a12:	009b      	lsls	r3, r3, #2
 8007a14:	18d3      	adds	r3, r2, r3
 8007a16:	3304      	adds	r3, #4
 8007a18:	681b      	ldr	r3, [r3, #0]
 8007a1a:	1dfa      	adds	r2, r7, #7
 8007a1c:	7812      	ldrb	r2, [r2, #0]
 8007a1e:	0011      	movs	r1, r2
 8007a20:	2203      	movs	r2, #3
 8007a22:	400a      	ands	r2, r1
 8007a24:	00d2      	lsls	r2, r2, #3
 8007a26:	21ff      	movs	r1, #255	@ 0xff
 8007a28:	4091      	lsls	r1, r2
 8007a2a:	000a      	movs	r2, r1
 8007a2c:	43d2      	mvns	r2, r2
 8007a2e:	401a      	ands	r2, r3
 8007a30:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8007a32:	683b      	ldr	r3, [r7, #0]
 8007a34:	019b      	lsls	r3, r3, #6
 8007a36:	22ff      	movs	r2, #255	@ 0xff
 8007a38:	401a      	ands	r2, r3
 8007a3a:	1dfb      	adds	r3, r7, #7
 8007a3c:	781b      	ldrb	r3, [r3, #0]
 8007a3e:	0018      	movs	r0, r3
 8007a40:	2303      	movs	r3, #3
 8007a42:	4003      	ands	r3, r0
 8007a44:	00db      	lsls	r3, r3, #3
 8007a46:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8007a48:	4809      	ldr	r0, [pc, #36]	@ (8007a70 <__NVIC_SetPriority+0xd8>)
 8007a4a:	1dfb      	adds	r3, r7, #7
 8007a4c:	781b      	ldrb	r3, [r3, #0]
 8007a4e:	001c      	movs	r4, r3
 8007a50:	230f      	movs	r3, #15
 8007a52:	4023      	ands	r3, r4
 8007a54:	3b08      	subs	r3, #8
 8007a56:	089b      	lsrs	r3, r3, #2
 8007a58:	430a      	orrs	r2, r1
 8007a5a:	3306      	adds	r3, #6
 8007a5c:	009b      	lsls	r3, r3, #2
 8007a5e:	18c3      	adds	r3, r0, r3
 8007a60:	3304      	adds	r3, #4
 8007a62:	601a      	str	r2, [r3, #0]
}
 8007a64:	46c0      	nop			@ (mov r8, r8)
 8007a66:	46bd      	mov	sp, r7
 8007a68:	b003      	add	sp, #12
 8007a6a:	bd90      	pop	{r4, r7, pc}
 8007a6c:	e000e100 	.word	0xe000e100
 8007a70:	e000ed00 	.word	0xe000ed00

08007a74 <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8007a74:	b580      	push	{r7, lr}
 8007a76:	b084      	sub	sp, #16
 8007a78:	af00      	add	r7, sp, #0
 8007a7a:	60b9      	str	r1, [r7, #8]
 8007a7c:	607a      	str	r2, [r7, #4]
 8007a7e:	210f      	movs	r1, #15
 8007a80:	187b      	adds	r3, r7, r1
 8007a82:	1c02      	adds	r2, r0, #0
 8007a84:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 8007a86:	68ba      	ldr	r2, [r7, #8]
 8007a88:	187b      	adds	r3, r7, r1
 8007a8a:	781b      	ldrb	r3, [r3, #0]
 8007a8c:	b25b      	sxtb	r3, r3
 8007a8e:	0011      	movs	r1, r2
 8007a90:	0018      	movs	r0, r3
 8007a92:	f7ff ff81 	bl	8007998 <__NVIC_SetPriority>
}
 8007a96:	46c0      	nop			@ (mov r8, r8)
 8007a98:	46bd      	mov	sp, r7
 8007a9a:	b004      	add	sp, #16
 8007a9c:	bd80      	pop	{r7, pc}

08007a9e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8007a9e:	b580      	push	{r7, lr}
 8007aa0:	b082      	sub	sp, #8
 8007aa2:	af00      	add	r7, sp, #0
 8007aa4:	0002      	movs	r2, r0
 8007aa6:	1dfb      	adds	r3, r7, #7
 8007aa8:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8007aaa:	1dfb      	adds	r3, r7, #7
 8007aac:	781b      	ldrb	r3, [r3, #0]
 8007aae:	b25b      	sxtb	r3, r3
 8007ab0:	0018      	movs	r0, r3
 8007ab2:	f7ff ff57 	bl	8007964 <__NVIC_EnableIRQ>
}
 8007ab6:	46c0      	nop			@ (mov r8, r8)
 8007ab8:	46bd      	mov	sp, r7
 8007aba:	b002      	add	sp, #8
 8007abc:	bd80      	pop	{r7, pc}
	...

08007ac0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8007ac0:	b580      	push	{r7, lr}
 8007ac2:	b086      	sub	sp, #24
 8007ac4:	af00      	add	r7, sp, #0
 8007ac6:	6078      	str	r0, [r7, #4]
 8007ac8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8007aca:	2300      	movs	r3, #0
 8007acc:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8007ace:	e14d      	b.n	8007d6c <HAL_GPIO_Init+0x2ac>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8007ad0:	683b      	ldr	r3, [r7, #0]
 8007ad2:	681b      	ldr	r3, [r3, #0]
 8007ad4:	2101      	movs	r1, #1
 8007ad6:	697a      	ldr	r2, [r7, #20]
 8007ad8:	4091      	lsls	r1, r2
 8007ada:	000a      	movs	r2, r1
 8007adc:	4013      	ands	r3, r2
 8007ade:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8007ae0:	68fb      	ldr	r3, [r7, #12]
 8007ae2:	2b00      	cmp	r3, #0
 8007ae4:	d100      	bne.n	8007ae8 <HAL_GPIO_Init+0x28>
 8007ae6:	e13e      	b.n	8007d66 <HAL_GPIO_Init+0x2a6>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8007ae8:	683b      	ldr	r3, [r7, #0]
 8007aea:	685b      	ldr	r3, [r3, #4]
 8007aec:	2203      	movs	r2, #3
 8007aee:	4013      	ands	r3, r2
 8007af0:	2b01      	cmp	r3, #1
 8007af2:	d005      	beq.n	8007b00 <HAL_GPIO_Init+0x40>
 8007af4:	683b      	ldr	r3, [r7, #0]
 8007af6:	685b      	ldr	r3, [r3, #4]
 8007af8:	2203      	movs	r2, #3
 8007afa:	4013      	ands	r3, r2
 8007afc:	2b02      	cmp	r3, #2
 8007afe:	d130      	bne.n	8007b62 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8007b00:	687b      	ldr	r3, [r7, #4]
 8007b02:	689b      	ldr	r3, [r3, #8]
 8007b04:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8007b06:	697b      	ldr	r3, [r7, #20]
 8007b08:	005b      	lsls	r3, r3, #1
 8007b0a:	2203      	movs	r2, #3
 8007b0c:	409a      	lsls	r2, r3
 8007b0e:	0013      	movs	r3, r2
 8007b10:	43da      	mvns	r2, r3
 8007b12:	693b      	ldr	r3, [r7, #16]
 8007b14:	4013      	ands	r3, r2
 8007b16:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8007b18:	683b      	ldr	r3, [r7, #0]
 8007b1a:	68da      	ldr	r2, [r3, #12]
 8007b1c:	697b      	ldr	r3, [r7, #20]
 8007b1e:	005b      	lsls	r3, r3, #1
 8007b20:	409a      	lsls	r2, r3
 8007b22:	0013      	movs	r3, r2
 8007b24:	693a      	ldr	r2, [r7, #16]
 8007b26:	4313      	orrs	r3, r2
 8007b28:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8007b2a:	687b      	ldr	r3, [r7, #4]
 8007b2c:	693a      	ldr	r2, [r7, #16]
 8007b2e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8007b30:	687b      	ldr	r3, [r7, #4]
 8007b32:	685b      	ldr	r3, [r3, #4]
 8007b34:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8007b36:	2201      	movs	r2, #1
 8007b38:	697b      	ldr	r3, [r7, #20]
 8007b3a:	409a      	lsls	r2, r3
 8007b3c:	0013      	movs	r3, r2
 8007b3e:	43da      	mvns	r2, r3
 8007b40:	693b      	ldr	r3, [r7, #16]
 8007b42:	4013      	ands	r3, r2
 8007b44:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8007b46:	683b      	ldr	r3, [r7, #0]
 8007b48:	685b      	ldr	r3, [r3, #4]
 8007b4a:	091b      	lsrs	r3, r3, #4
 8007b4c:	2201      	movs	r2, #1
 8007b4e:	401a      	ands	r2, r3
 8007b50:	697b      	ldr	r3, [r7, #20]
 8007b52:	409a      	lsls	r2, r3
 8007b54:	0013      	movs	r3, r2
 8007b56:	693a      	ldr	r2, [r7, #16]
 8007b58:	4313      	orrs	r3, r2
 8007b5a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8007b5c:	687b      	ldr	r3, [r7, #4]
 8007b5e:	693a      	ldr	r2, [r7, #16]
 8007b60:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8007b62:	683b      	ldr	r3, [r7, #0]
 8007b64:	685b      	ldr	r3, [r3, #4]
 8007b66:	2203      	movs	r2, #3
 8007b68:	4013      	ands	r3, r2
 8007b6a:	2b03      	cmp	r3, #3
 8007b6c:	d017      	beq.n	8007b9e <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8007b6e:	687b      	ldr	r3, [r7, #4]
 8007b70:	68db      	ldr	r3, [r3, #12]
 8007b72:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8007b74:	697b      	ldr	r3, [r7, #20]
 8007b76:	005b      	lsls	r3, r3, #1
 8007b78:	2203      	movs	r2, #3
 8007b7a:	409a      	lsls	r2, r3
 8007b7c:	0013      	movs	r3, r2
 8007b7e:	43da      	mvns	r2, r3
 8007b80:	693b      	ldr	r3, [r7, #16]
 8007b82:	4013      	ands	r3, r2
 8007b84:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8007b86:	683b      	ldr	r3, [r7, #0]
 8007b88:	689a      	ldr	r2, [r3, #8]
 8007b8a:	697b      	ldr	r3, [r7, #20]
 8007b8c:	005b      	lsls	r3, r3, #1
 8007b8e:	409a      	lsls	r2, r3
 8007b90:	0013      	movs	r3, r2
 8007b92:	693a      	ldr	r2, [r7, #16]
 8007b94:	4313      	orrs	r3, r2
 8007b96:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8007b98:	687b      	ldr	r3, [r7, #4]
 8007b9a:	693a      	ldr	r2, [r7, #16]
 8007b9c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8007b9e:	683b      	ldr	r3, [r7, #0]
 8007ba0:	685b      	ldr	r3, [r3, #4]
 8007ba2:	2203      	movs	r2, #3
 8007ba4:	4013      	ands	r3, r2
 8007ba6:	2b02      	cmp	r3, #2
 8007ba8:	d123      	bne.n	8007bf2 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8007baa:	697b      	ldr	r3, [r7, #20]
 8007bac:	08da      	lsrs	r2, r3, #3
 8007bae:	687b      	ldr	r3, [r7, #4]
 8007bb0:	3208      	adds	r2, #8
 8007bb2:	0092      	lsls	r2, r2, #2
 8007bb4:	58d3      	ldr	r3, [r2, r3]
 8007bb6:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8007bb8:	697b      	ldr	r3, [r7, #20]
 8007bba:	2207      	movs	r2, #7
 8007bbc:	4013      	ands	r3, r2
 8007bbe:	009b      	lsls	r3, r3, #2
 8007bc0:	220f      	movs	r2, #15
 8007bc2:	409a      	lsls	r2, r3
 8007bc4:	0013      	movs	r3, r2
 8007bc6:	43da      	mvns	r2, r3
 8007bc8:	693b      	ldr	r3, [r7, #16]
 8007bca:	4013      	ands	r3, r2
 8007bcc:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8007bce:	683b      	ldr	r3, [r7, #0]
 8007bd0:	691a      	ldr	r2, [r3, #16]
 8007bd2:	697b      	ldr	r3, [r7, #20]
 8007bd4:	2107      	movs	r1, #7
 8007bd6:	400b      	ands	r3, r1
 8007bd8:	009b      	lsls	r3, r3, #2
 8007bda:	409a      	lsls	r2, r3
 8007bdc:	0013      	movs	r3, r2
 8007bde:	693a      	ldr	r2, [r7, #16]
 8007be0:	4313      	orrs	r3, r2
 8007be2:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8007be4:	697b      	ldr	r3, [r7, #20]
 8007be6:	08da      	lsrs	r2, r3, #3
 8007be8:	687b      	ldr	r3, [r7, #4]
 8007bea:	3208      	adds	r2, #8
 8007bec:	0092      	lsls	r2, r2, #2
 8007bee:	6939      	ldr	r1, [r7, #16]
 8007bf0:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8007bf2:	687b      	ldr	r3, [r7, #4]
 8007bf4:	681b      	ldr	r3, [r3, #0]
 8007bf6:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8007bf8:	697b      	ldr	r3, [r7, #20]
 8007bfa:	005b      	lsls	r3, r3, #1
 8007bfc:	2203      	movs	r2, #3
 8007bfe:	409a      	lsls	r2, r3
 8007c00:	0013      	movs	r3, r2
 8007c02:	43da      	mvns	r2, r3
 8007c04:	693b      	ldr	r3, [r7, #16]
 8007c06:	4013      	ands	r3, r2
 8007c08:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8007c0a:	683b      	ldr	r3, [r7, #0]
 8007c0c:	685b      	ldr	r3, [r3, #4]
 8007c0e:	2203      	movs	r2, #3
 8007c10:	401a      	ands	r2, r3
 8007c12:	697b      	ldr	r3, [r7, #20]
 8007c14:	005b      	lsls	r3, r3, #1
 8007c16:	409a      	lsls	r2, r3
 8007c18:	0013      	movs	r3, r2
 8007c1a:	693a      	ldr	r2, [r7, #16]
 8007c1c:	4313      	orrs	r3, r2
 8007c1e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8007c20:	687b      	ldr	r3, [r7, #4]
 8007c22:	693a      	ldr	r2, [r7, #16]
 8007c24:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8007c26:	683b      	ldr	r3, [r7, #0]
 8007c28:	685a      	ldr	r2, [r3, #4]
 8007c2a:	23c0      	movs	r3, #192	@ 0xc0
 8007c2c:	029b      	lsls	r3, r3, #10
 8007c2e:	4013      	ands	r3, r2
 8007c30:	d100      	bne.n	8007c34 <HAL_GPIO_Init+0x174>
 8007c32:	e098      	b.n	8007d66 <HAL_GPIO_Init+0x2a6>
      {
        temp = EXTI->EXTICR[position >> 2u];
 8007c34:	4a53      	ldr	r2, [pc, #332]	@ (8007d84 <HAL_GPIO_Init+0x2c4>)
 8007c36:	697b      	ldr	r3, [r7, #20]
 8007c38:	089b      	lsrs	r3, r3, #2
 8007c3a:	3318      	adds	r3, #24
 8007c3c:	009b      	lsls	r3, r3, #2
 8007c3e:	589b      	ldr	r3, [r3, r2]
 8007c40:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 8007c42:	697b      	ldr	r3, [r7, #20]
 8007c44:	2203      	movs	r2, #3
 8007c46:	4013      	ands	r3, r2
 8007c48:	00db      	lsls	r3, r3, #3
 8007c4a:	220f      	movs	r2, #15
 8007c4c:	409a      	lsls	r2, r3
 8007c4e:	0013      	movs	r3, r2
 8007c50:	43da      	mvns	r2, r3
 8007c52:	693b      	ldr	r3, [r7, #16]
 8007c54:	4013      	ands	r3, r2
 8007c56:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 8007c58:	687a      	ldr	r2, [r7, #4]
 8007c5a:	23a0      	movs	r3, #160	@ 0xa0
 8007c5c:	05db      	lsls	r3, r3, #23
 8007c5e:	429a      	cmp	r2, r3
 8007c60:	d019      	beq.n	8007c96 <HAL_GPIO_Init+0x1d6>
 8007c62:	687b      	ldr	r3, [r7, #4]
 8007c64:	4a48      	ldr	r2, [pc, #288]	@ (8007d88 <HAL_GPIO_Init+0x2c8>)
 8007c66:	4293      	cmp	r3, r2
 8007c68:	d013      	beq.n	8007c92 <HAL_GPIO_Init+0x1d2>
 8007c6a:	687b      	ldr	r3, [r7, #4]
 8007c6c:	4a47      	ldr	r2, [pc, #284]	@ (8007d8c <HAL_GPIO_Init+0x2cc>)
 8007c6e:	4293      	cmp	r3, r2
 8007c70:	d00d      	beq.n	8007c8e <HAL_GPIO_Init+0x1ce>
 8007c72:	687b      	ldr	r3, [r7, #4]
 8007c74:	4a46      	ldr	r2, [pc, #280]	@ (8007d90 <HAL_GPIO_Init+0x2d0>)
 8007c76:	4293      	cmp	r3, r2
 8007c78:	d007      	beq.n	8007c8a <HAL_GPIO_Init+0x1ca>
 8007c7a:	687b      	ldr	r3, [r7, #4]
 8007c7c:	4a45      	ldr	r2, [pc, #276]	@ (8007d94 <HAL_GPIO_Init+0x2d4>)
 8007c7e:	4293      	cmp	r3, r2
 8007c80:	d101      	bne.n	8007c86 <HAL_GPIO_Init+0x1c6>
 8007c82:	2304      	movs	r3, #4
 8007c84:	e008      	b.n	8007c98 <HAL_GPIO_Init+0x1d8>
 8007c86:	2305      	movs	r3, #5
 8007c88:	e006      	b.n	8007c98 <HAL_GPIO_Init+0x1d8>
 8007c8a:	2303      	movs	r3, #3
 8007c8c:	e004      	b.n	8007c98 <HAL_GPIO_Init+0x1d8>
 8007c8e:	2302      	movs	r3, #2
 8007c90:	e002      	b.n	8007c98 <HAL_GPIO_Init+0x1d8>
 8007c92:	2301      	movs	r3, #1
 8007c94:	e000      	b.n	8007c98 <HAL_GPIO_Init+0x1d8>
 8007c96:	2300      	movs	r3, #0
 8007c98:	697a      	ldr	r2, [r7, #20]
 8007c9a:	2103      	movs	r1, #3
 8007c9c:	400a      	ands	r2, r1
 8007c9e:	00d2      	lsls	r2, r2, #3
 8007ca0:	4093      	lsls	r3, r2
 8007ca2:	693a      	ldr	r2, [r7, #16]
 8007ca4:	4313      	orrs	r3, r2
 8007ca6:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
 8007ca8:	4936      	ldr	r1, [pc, #216]	@ (8007d84 <HAL_GPIO_Init+0x2c4>)
 8007caa:	697b      	ldr	r3, [r7, #20]
 8007cac:	089b      	lsrs	r3, r3, #2
 8007cae:	3318      	adds	r3, #24
 8007cb0:	009b      	lsls	r3, r3, #2
 8007cb2:	693a      	ldr	r2, [r7, #16]
 8007cb4:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8007cb6:	4b33      	ldr	r3, [pc, #204]	@ (8007d84 <HAL_GPIO_Init+0x2c4>)
 8007cb8:	681b      	ldr	r3, [r3, #0]
 8007cba:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8007cbc:	68fb      	ldr	r3, [r7, #12]
 8007cbe:	43da      	mvns	r2, r3
 8007cc0:	693b      	ldr	r3, [r7, #16]
 8007cc2:	4013      	ands	r3, r2
 8007cc4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8007cc6:	683b      	ldr	r3, [r7, #0]
 8007cc8:	685a      	ldr	r2, [r3, #4]
 8007cca:	2380      	movs	r3, #128	@ 0x80
 8007ccc:	035b      	lsls	r3, r3, #13
 8007cce:	4013      	ands	r3, r2
 8007cd0:	d003      	beq.n	8007cda <HAL_GPIO_Init+0x21a>
        {
          temp |= iocurrent;
 8007cd2:	693a      	ldr	r2, [r7, #16]
 8007cd4:	68fb      	ldr	r3, [r7, #12]
 8007cd6:	4313      	orrs	r3, r2
 8007cd8:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8007cda:	4b2a      	ldr	r3, [pc, #168]	@ (8007d84 <HAL_GPIO_Init+0x2c4>)
 8007cdc:	693a      	ldr	r2, [r7, #16]
 8007cde:	601a      	str	r2, [r3, #0]

        temp = EXTI->FTSR1;
 8007ce0:	4b28      	ldr	r3, [pc, #160]	@ (8007d84 <HAL_GPIO_Init+0x2c4>)
 8007ce2:	685b      	ldr	r3, [r3, #4]
 8007ce4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8007ce6:	68fb      	ldr	r3, [r7, #12]
 8007ce8:	43da      	mvns	r2, r3
 8007cea:	693b      	ldr	r3, [r7, #16]
 8007cec:	4013      	ands	r3, r2
 8007cee:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8007cf0:	683b      	ldr	r3, [r7, #0]
 8007cf2:	685a      	ldr	r2, [r3, #4]
 8007cf4:	2380      	movs	r3, #128	@ 0x80
 8007cf6:	039b      	lsls	r3, r3, #14
 8007cf8:	4013      	ands	r3, r2
 8007cfa:	d003      	beq.n	8007d04 <HAL_GPIO_Init+0x244>
        {
          temp |= iocurrent;
 8007cfc:	693a      	ldr	r2, [r7, #16]
 8007cfe:	68fb      	ldr	r3, [r7, #12]
 8007d00:	4313      	orrs	r3, r2
 8007d02:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8007d04:	4b1f      	ldr	r3, [pc, #124]	@ (8007d84 <HAL_GPIO_Init+0x2c4>)
 8007d06:	693a      	ldr	r2, [r7, #16]
 8007d08:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8007d0a:	4a1e      	ldr	r2, [pc, #120]	@ (8007d84 <HAL_GPIO_Init+0x2c4>)
 8007d0c:	2384      	movs	r3, #132	@ 0x84
 8007d0e:	58d3      	ldr	r3, [r2, r3]
 8007d10:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8007d12:	68fb      	ldr	r3, [r7, #12]
 8007d14:	43da      	mvns	r2, r3
 8007d16:	693b      	ldr	r3, [r7, #16]
 8007d18:	4013      	ands	r3, r2
 8007d1a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8007d1c:	683b      	ldr	r3, [r7, #0]
 8007d1e:	685a      	ldr	r2, [r3, #4]
 8007d20:	2380      	movs	r3, #128	@ 0x80
 8007d22:	029b      	lsls	r3, r3, #10
 8007d24:	4013      	ands	r3, r2
 8007d26:	d003      	beq.n	8007d30 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8007d28:	693a      	ldr	r2, [r7, #16]
 8007d2a:	68fb      	ldr	r3, [r7, #12]
 8007d2c:	4313      	orrs	r3, r2
 8007d2e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8007d30:	4914      	ldr	r1, [pc, #80]	@ (8007d84 <HAL_GPIO_Init+0x2c4>)
 8007d32:	2284      	movs	r2, #132	@ 0x84
 8007d34:	693b      	ldr	r3, [r7, #16]
 8007d36:	508b      	str	r3, [r1, r2]

        temp = EXTI->IMR1;
 8007d38:	4a12      	ldr	r2, [pc, #72]	@ (8007d84 <HAL_GPIO_Init+0x2c4>)
 8007d3a:	2380      	movs	r3, #128	@ 0x80
 8007d3c:	58d3      	ldr	r3, [r2, r3]
 8007d3e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8007d40:	68fb      	ldr	r3, [r7, #12]
 8007d42:	43da      	mvns	r2, r3
 8007d44:	693b      	ldr	r3, [r7, #16]
 8007d46:	4013      	ands	r3, r2
 8007d48:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8007d4a:	683b      	ldr	r3, [r7, #0]
 8007d4c:	685a      	ldr	r2, [r3, #4]
 8007d4e:	2380      	movs	r3, #128	@ 0x80
 8007d50:	025b      	lsls	r3, r3, #9
 8007d52:	4013      	ands	r3, r2
 8007d54:	d003      	beq.n	8007d5e <HAL_GPIO_Init+0x29e>
        {
          temp |= iocurrent;
 8007d56:	693a      	ldr	r2, [r7, #16]
 8007d58:	68fb      	ldr	r3, [r7, #12]
 8007d5a:	4313      	orrs	r3, r2
 8007d5c:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8007d5e:	4909      	ldr	r1, [pc, #36]	@ (8007d84 <HAL_GPIO_Init+0x2c4>)
 8007d60:	2280      	movs	r2, #128	@ 0x80
 8007d62:	693b      	ldr	r3, [r7, #16]
 8007d64:	508b      	str	r3, [r1, r2]
      }
    }

    position++;
 8007d66:	697b      	ldr	r3, [r7, #20]
 8007d68:	3301      	adds	r3, #1
 8007d6a:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8007d6c:	683b      	ldr	r3, [r7, #0]
 8007d6e:	681a      	ldr	r2, [r3, #0]
 8007d70:	697b      	ldr	r3, [r7, #20]
 8007d72:	40da      	lsrs	r2, r3
 8007d74:	1e13      	subs	r3, r2, #0
 8007d76:	d000      	beq.n	8007d7a <HAL_GPIO_Init+0x2ba>
 8007d78:	e6aa      	b.n	8007ad0 <HAL_GPIO_Init+0x10>
  }
}
 8007d7a:	46c0      	nop			@ (mov r8, r8)
 8007d7c:	46c0      	nop			@ (mov r8, r8)
 8007d7e:	46bd      	mov	sp, r7
 8007d80:	b006      	add	sp, #24
 8007d82:	bd80      	pop	{r7, pc}
 8007d84:	40021800 	.word	0x40021800
 8007d88:	50000400 	.word	0x50000400
 8007d8c:	50000800 	.word	0x50000800
 8007d90:	50000c00 	.word	0x50000c00
 8007d94:	50001000 	.word	0x50001000

08007d98 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8007d98:	b580      	push	{r7, lr}
 8007d9a:	b082      	sub	sp, #8
 8007d9c:	af00      	add	r7, sp, #0
 8007d9e:	6078      	str	r0, [r7, #4]
 8007da0:	0008      	movs	r0, r1
 8007da2:	0011      	movs	r1, r2
 8007da4:	1cbb      	adds	r3, r7, #2
 8007da6:	1c02      	adds	r2, r0, #0
 8007da8:	801a      	strh	r2, [r3, #0]
 8007daa:	1c7b      	adds	r3, r7, #1
 8007dac:	1c0a      	adds	r2, r1, #0
 8007dae:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8007db0:	1c7b      	adds	r3, r7, #1
 8007db2:	781b      	ldrb	r3, [r3, #0]
 8007db4:	2b00      	cmp	r3, #0
 8007db6:	d004      	beq.n	8007dc2 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8007db8:	1cbb      	adds	r3, r7, #2
 8007dba:	881a      	ldrh	r2, [r3, #0]
 8007dbc:	687b      	ldr	r3, [r7, #4]
 8007dbe:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8007dc0:	e003      	b.n	8007dca <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8007dc2:	1cbb      	adds	r3, r7, #2
 8007dc4:	881a      	ldrh	r2, [r3, #0]
 8007dc6:	687b      	ldr	r3, [r7, #4]
 8007dc8:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8007dca:	46c0      	nop			@ (mov r8, r8)
 8007dcc:	46bd      	mov	sp, r7
 8007dce:	b002      	add	sp, #8
 8007dd0:	bd80      	pop	{r7, pc}
	...

08007dd4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8007dd4:	b580      	push	{r7, lr}
 8007dd6:	b082      	sub	sp, #8
 8007dd8:	af00      	add	r7, sp, #0
 8007dda:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8007ddc:	687b      	ldr	r3, [r7, #4]
 8007dde:	2b00      	cmp	r3, #0
 8007de0:	d101      	bne.n	8007de6 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8007de2:	2301      	movs	r3, #1
 8007de4:	e08f      	b.n	8007f06 <HAL_I2C_Init+0x132>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8007de6:	687b      	ldr	r3, [r7, #4]
 8007de8:	2241      	movs	r2, #65	@ 0x41
 8007dea:	5c9b      	ldrb	r3, [r3, r2]
 8007dec:	b2db      	uxtb	r3, r3
 8007dee:	2b00      	cmp	r3, #0
 8007df0:	d107      	bne.n	8007e02 <HAL_I2C_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8007df2:	687b      	ldr	r3, [r7, #4]
 8007df4:	2240      	movs	r2, #64	@ 0x40
 8007df6:	2100      	movs	r1, #0
 8007df8:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8007dfa:	687b      	ldr	r3, [r7, #4]
 8007dfc:	0018      	movs	r0, r3
 8007dfe:	f7ff fa69 	bl	80072d4 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8007e02:	687b      	ldr	r3, [r7, #4]
 8007e04:	2241      	movs	r2, #65	@ 0x41
 8007e06:	2124      	movs	r1, #36	@ 0x24
 8007e08:	5499      	strb	r1, [r3, r2]

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8007e0a:	687b      	ldr	r3, [r7, #4]
 8007e0c:	681b      	ldr	r3, [r3, #0]
 8007e0e:	681a      	ldr	r2, [r3, #0]
 8007e10:	687b      	ldr	r3, [r7, #4]
 8007e12:	681b      	ldr	r3, [r3, #0]
 8007e14:	2101      	movs	r1, #1
 8007e16:	438a      	bics	r2, r1
 8007e18:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8007e1a:	687b      	ldr	r3, [r7, #4]
 8007e1c:	685a      	ldr	r2, [r3, #4]
 8007e1e:	687b      	ldr	r3, [r7, #4]
 8007e20:	681b      	ldr	r3, [r3, #0]
 8007e22:	493b      	ldr	r1, [pc, #236]	@ (8007f10 <HAL_I2C_Init+0x13c>)
 8007e24:	400a      	ands	r2, r1
 8007e26:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8007e28:	687b      	ldr	r3, [r7, #4]
 8007e2a:	681b      	ldr	r3, [r3, #0]
 8007e2c:	689a      	ldr	r2, [r3, #8]
 8007e2e:	687b      	ldr	r3, [r7, #4]
 8007e30:	681b      	ldr	r3, [r3, #0]
 8007e32:	4938      	ldr	r1, [pc, #224]	@ (8007f14 <HAL_I2C_Init+0x140>)
 8007e34:	400a      	ands	r2, r1
 8007e36:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8007e38:	687b      	ldr	r3, [r7, #4]
 8007e3a:	68db      	ldr	r3, [r3, #12]
 8007e3c:	2b01      	cmp	r3, #1
 8007e3e:	d108      	bne.n	8007e52 <HAL_I2C_Init+0x7e>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8007e40:	687b      	ldr	r3, [r7, #4]
 8007e42:	689a      	ldr	r2, [r3, #8]
 8007e44:	687b      	ldr	r3, [r7, #4]
 8007e46:	681b      	ldr	r3, [r3, #0]
 8007e48:	2180      	movs	r1, #128	@ 0x80
 8007e4a:	0209      	lsls	r1, r1, #8
 8007e4c:	430a      	orrs	r2, r1
 8007e4e:	609a      	str	r2, [r3, #8]
 8007e50:	e007      	b.n	8007e62 <HAL_I2C_Init+0x8e>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8007e52:	687b      	ldr	r3, [r7, #4]
 8007e54:	689a      	ldr	r2, [r3, #8]
 8007e56:	687b      	ldr	r3, [r7, #4]
 8007e58:	681b      	ldr	r3, [r3, #0]
 8007e5a:	2184      	movs	r1, #132	@ 0x84
 8007e5c:	0209      	lsls	r1, r1, #8
 8007e5e:	430a      	orrs	r2, r1
 8007e60:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8007e62:	687b      	ldr	r3, [r7, #4]
 8007e64:	68db      	ldr	r3, [r3, #12]
 8007e66:	2b02      	cmp	r3, #2
 8007e68:	d109      	bne.n	8007e7e <HAL_I2C_Init+0xaa>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8007e6a:	687b      	ldr	r3, [r7, #4]
 8007e6c:	681b      	ldr	r3, [r3, #0]
 8007e6e:	685a      	ldr	r2, [r3, #4]
 8007e70:	687b      	ldr	r3, [r7, #4]
 8007e72:	681b      	ldr	r3, [r3, #0]
 8007e74:	2180      	movs	r1, #128	@ 0x80
 8007e76:	0109      	lsls	r1, r1, #4
 8007e78:	430a      	orrs	r2, r1
 8007e7a:	605a      	str	r2, [r3, #4]
 8007e7c:	e007      	b.n	8007e8e <HAL_I2C_Init+0xba>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8007e7e:	687b      	ldr	r3, [r7, #4]
 8007e80:	681b      	ldr	r3, [r3, #0]
 8007e82:	685a      	ldr	r2, [r3, #4]
 8007e84:	687b      	ldr	r3, [r7, #4]
 8007e86:	681b      	ldr	r3, [r3, #0]
 8007e88:	4923      	ldr	r1, [pc, #140]	@ (8007f18 <HAL_I2C_Init+0x144>)
 8007e8a:	400a      	ands	r2, r1
 8007e8c:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8007e8e:	687b      	ldr	r3, [r7, #4]
 8007e90:	681b      	ldr	r3, [r3, #0]
 8007e92:	685a      	ldr	r2, [r3, #4]
 8007e94:	687b      	ldr	r3, [r7, #4]
 8007e96:	681b      	ldr	r3, [r3, #0]
 8007e98:	4920      	ldr	r1, [pc, #128]	@ (8007f1c <HAL_I2C_Init+0x148>)
 8007e9a:	430a      	orrs	r2, r1
 8007e9c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8007e9e:	687b      	ldr	r3, [r7, #4]
 8007ea0:	681b      	ldr	r3, [r3, #0]
 8007ea2:	68da      	ldr	r2, [r3, #12]
 8007ea4:	687b      	ldr	r3, [r7, #4]
 8007ea6:	681b      	ldr	r3, [r3, #0]
 8007ea8:	491a      	ldr	r1, [pc, #104]	@ (8007f14 <HAL_I2C_Init+0x140>)
 8007eaa:	400a      	ands	r2, r1
 8007eac:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8007eae:	687b      	ldr	r3, [r7, #4]
 8007eb0:	691a      	ldr	r2, [r3, #16]
 8007eb2:	687b      	ldr	r3, [r7, #4]
 8007eb4:	695b      	ldr	r3, [r3, #20]
 8007eb6:	431a      	orrs	r2, r3
 8007eb8:	0011      	movs	r1, r2
                          (hi2c->Init.OwnAddress2Masks << 8));
 8007eba:	687b      	ldr	r3, [r7, #4]
 8007ebc:	699b      	ldr	r3, [r3, #24]
 8007ebe:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8007ec0:	687b      	ldr	r3, [r7, #4]
 8007ec2:	681b      	ldr	r3, [r3, #0]
 8007ec4:	430a      	orrs	r2, r1
 8007ec6:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8007ec8:	687b      	ldr	r3, [r7, #4]
 8007eca:	69d9      	ldr	r1, [r3, #28]
 8007ecc:	687b      	ldr	r3, [r7, #4]
 8007ece:	6a1a      	ldr	r2, [r3, #32]
 8007ed0:	687b      	ldr	r3, [r7, #4]
 8007ed2:	681b      	ldr	r3, [r3, #0]
 8007ed4:	430a      	orrs	r2, r1
 8007ed6:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8007ed8:	687b      	ldr	r3, [r7, #4]
 8007eda:	681b      	ldr	r3, [r3, #0]
 8007edc:	681a      	ldr	r2, [r3, #0]
 8007ede:	687b      	ldr	r3, [r7, #4]
 8007ee0:	681b      	ldr	r3, [r3, #0]
 8007ee2:	2101      	movs	r1, #1
 8007ee4:	430a      	orrs	r2, r1
 8007ee6:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8007ee8:	687b      	ldr	r3, [r7, #4]
 8007eea:	2200      	movs	r2, #0
 8007eec:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8007eee:	687b      	ldr	r3, [r7, #4]
 8007ef0:	2241      	movs	r2, #65	@ 0x41
 8007ef2:	2120      	movs	r1, #32
 8007ef4:	5499      	strb	r1, [r3, r2]
  hi2c->PreviousState = I2C_STATE_NONE;
 8007ef6:	687b      	ldr	r3, [r7, #4]
 8007ef8:	2200      	movs	r2, #0
 8007efa:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8007efc:	687b      	ldr	r3, [r7, #4]
 8007efe:	2242      	movs	r2, #66	@ 0x42
 8007f00:	2100      	movs	r1, #0
 8007f02:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8007f04:	2300      	movs	r3, #0
}
 8007f06:	0018      	movs	r0, r3
 8007f08:	46bd      	mov	sp, r7
 8007f0a:	b002      	add	sp, #8
 8007f0c:	bd80      	pop	{r7, pc}
 8007f0e:	46c0      	nop			@ (mov r8, r8)
 8007f10:	f0ffffff 	.word	0xf0ffffff
 8007f14:	ffff7fff 	.word	0xffff7fff
 8007f18:	fffff7ff 	.word	0xfffff7ff
 8007f1c:	02008000 	.word	0x02008000

08007f20 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8007f20:	b580      	push	{r7, lr}
 8007f22:	b082      	sub	sp, #8
 8007f24:	af00      	add	r7, sp, #0
 8007f26:	6078      	str	r0, [r7, #4]
 8007f28:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8007f2a:	687b      	ldr	r3, [r7, #4]
 8007f2c:	2241      	movs	r2, #65	@ 0x41
 8007f2e:	5c9b      	ldrb	r3, [r3, r2]
 8007f30:	b2db      	uxtb	r3, r3
 8007f32:	2b20      	cmp	r3, #32
 8007f34:	d138      	bne.n	8007fa8 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8007f36:	687b      	ldr	r3, [r7, #4]
 8007f38:	2240      	movs	r2, #64	@ 0x40
 8007f3a:	5c9b      	ldrb	r3, [r3, r2]
 8007f3c:	2b01      	cmp	r3, #1
 8007f3e:	d101      	bne.n	8007f44 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8007f40:	2302      	movs	r3, #2
 8007f42:	e032      	b.n	8007faa <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8007f44:	687b      	ldr	r3, [r7, #4]
 8007f46:	2240      	movs	r2, #64	@ 0x40
 8007f48:	2101      	movs	r1, #1
 8007f4a:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8007f4c:	687b      	ldr	r3, [r7, #4]
 8007f4e:	2241      	movs	r2, #65	@ 0x41
 8007f50:	2124      	movs	r1, #36	@ 0x24
 8007f52:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8007f54:	687b      	ldr	r3, [r7, #4]
 8007f56:	681b      	ldr	r3, [r3, #0]
 8007f58:	681a      	ldr	r2, [r3, #0]
 8007f5a:	687b      	ldr	r3, [r7, #4]
 8007f5c:	681b      	ldr	r3, [r3, #0]
 8007f5e:	2101      	movs	r1, #1
 8007f60:	438a      	bics	r2, r1
 8007f62:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8007f64:	687b      	ldr	r3, [r7, #4]
 8007f66:	681b      	ldr	r3, [r3, #0]
 8007f68:	681a      	ldr	r2, [r3, #0]
 8007f6a:	687b      	ldr	r3, [r7, #4]
 8007f6c:	681b      	ldr	r3, [r3, #0]
 8007f6e:	4911      	ldr	r1, [pc, #68]	@ (8007fb4 <HAL_I2CEx_ConfigAnalogFilter+0x94>)
 8007f70:	400a      	ands	r2, r1
 8007f72:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8007f74:	687b      	ldr	r3, [r7, #4]
 8007f76:	681b      	ldr	r3, [r3, #0]
 8007f78:	6819      	ldr	r1, [r3, #0]
 8007f7a:	687b      	ldr	r3, [r7, #4]
 8007f7c:	681b      	ldr	r3, [r3, #0]
 8007f7e:	683a      	ldr	r2, [r7, #0]
 8007f80:	430a      	orrs	r2, r1
 8007f82:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8007f84:	687b      	ldr	r3, [r7, #4]
 8007f86:	681b      	ldr	r3, [r3, #0]
 8007f88:	681a      	ldr	r2, [r3, #0]
 8007f8a:	687b      	ldr	r3, [r7, #4]
 8007f8c:	681b      	ldr	r3, [r3, #0]
 8007f8e:	2101      	movs	r1, #1
 8007f90:	430a      	orrs	r2, r1
 8007f92:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8007f94:	687b      	ldr	r3, [r7, #4]
 8007f96:	2241      	movs	r2, #65	@ 0x41
 8007f98:	2120      	movs	r1, #32
 8007f9a:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007f9c:	687b      	ldr	r3, [r7, #4]
 8007f9e:	2240      	movs	r2, #64	@ 0x40
 8007fa0:	2100      	movs	r1, #0
 8007fa2:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8007fa4:	2300      	movs	r3, #0
 8007fa6:	e000      	b.n	8007faa <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8007fa8:	2302      	movs	r3, #2
  }
}
 8007faa:	0018      	movs	r0, r3
 8007fac:	46bd      	mov	sp, r7
 8007fae:	b002      	add	sp, #8
 8007fb0:	bd80      	pop	{r7, pc}
 8007fb2:	46c0      	nop			@ (mov r8, r8)
 8007fb4:	ffffefff 	.word	0xffffefff

08007fb8 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8007fb8:	b580      	push	{r7, lr}
 8007fba:	b084      	sub	sp, #16
 8007fbc:	af00      	add	r7, sp, #0
 8007fbe:	6078      	str	r0, [r7, #4]
 8007fc0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8007fc2:	687b      	ldr	r3, [r7, #4]
 8007fc4:	2241      	movs	r2, #65	@ 0x41
 8007fc6:	5c9b      	ldrb	r3, [r3, r2]
 8007fc8:	b2db      	uxtb	r3, r3
 8007fca:	2b20      	cmp	r3, #32
 8007fcc:	d139      	bne.n	8008042 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8007fce:	687b      	ldr	r3, [r7, #4]
 8007fd0:	2240      	movs	r2, #64	@ 0x40
 8007fd2:	5c9b      	ldrb	r3, [r3, r2]
 8007fd4:	2b01      	cmp	r3, #1
 8007fd6:	d101      	bne.n	8007fdc <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8007fd8:	2302      	movs	r3, #2
 8007fda:	e033      	b.n	8008044 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8007fdc:	687b      	ldr	r3, [r7, #4]
 8007fde:	2240      	movs	r2, #64	@ 0x40
 8007fe0:	2101      	movs	r1, #1
 8007fe2:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8007fe4:	687b      	ldr	r3, [r7, #4]
 8007fe6:	2241      	movs	r2, #65	@ 0x41
 8007fe8:	2124      	movs	r1, #36	@ 0x24
 8007fea:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8007fec:	687b      	ldr	r3, [r7, #4]
 8007fee:	681b      	ldr	r3, [r3, #0]
 8007ff0:	681a      	ldr	r2, [r3, #0]
 8007ff2:	687b      	ldr	r3, [r7, #4]
 8007ff4:	681b      	ldr	r3, [r3, #0]
 8007ff6:	2101      	movs	r1, #1
 8007ff8:	438a      	bics	r2, r1
 8007ffa:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8007ffc:	687b      	ldr	r3, [r7, #4]
 8007ffe:	681b      	ldr	r3, [r3, #0]
 8008000:	681b      	ldr	r3, [r3, #0]
 8008002:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8008004:	68fb      	ldr	r3, [r7, #12]
 8008006:	4a11      	ldr	r2, [pc, #68]	@ (800804c <HAL_I2CEx_ConfigDigitalFilter+0x94>)
 8008008:	4013      	ands	r3, r2
 800800a:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800800c:	683b      	ldr	r3, [r7, #0]
 800800e:	021b      	lsls	r3, r3, #8
 8008010:	68fa      	ldr	r2, [r7, #12]
 8008012:	4313      	orrs	r3, r2
 8008014:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8008016:	687b      	ldr	r3, [r7, #4]
 8008018:	681b      	ldr	r3, [r3, #0]
 800801a:	68fa      	ldr	r2, [r7, #12]
 800801c:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800801e:	687b      	ldr	r3, [r7, #4]
 8008020:	681b      	ldr	r3, [r3, #0]
 8008022:	681a      	ldr	r2, [r3, #0]
 8008024:	687b      	ldr	r3, [r7, #4]
 8008026:	681b      	ldr	r3, [r3, #0]
 8008028:	2101      	movs	r1, #1
 800802a:	430a      	orrs	r2, r1
 800802c:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800802e:	687b      	ldr	r3, [r7, #4]
 8008030:	2241      	movs	r2, #65	@ 0x41
 8008032:	2120      	movs	r1, #32
 8008034:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8008036:	687b      	ldr	r3, [r7, #4]
 8008038:	2240      	movs	r2, #64	@ 0x40
 800803a:	2100      	movs	r1, #0
 800803c:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 800803e:	2300      	movs	r3, #0
 8008040:	e000      	b.n	8008044 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8008042:	2302      	movs	r3, #2
  }
}
 8008044:	0018      	movs	r0, r3
 8008046:	46bd      	mov	sp, r7
 8008048:	b004      	add	sp, #16
 800804a:	bd80      	pop	{r7, pc}
 800804c:	fffff0ff 	.word	0xfffff0ff

08008050 <PCD_GET_EP_RX_CNT>:
  * @param  Instance USB peripheral instance register address.
  * @param  bEpNum channel Number.
  * @retval Counter value
  */
__STATIC_INLINE uint16_t PCD_GET_EP_RX_CNT(const PCD_TypeDef *Instance, uint16_t bEpNum)
{
 8008050:	b580      	push	{r7, lr}
 8008052:	b084      	sub	sp, #16
 8008054:	af00      	add	r7, sp, #0
 8008056:	6078      	str	r0, [r7, #4]
 8008058:	000a      	movs	r2, r1
 800805a:	1cbb      	adds	r3, r7, #2
 800805c:	801a      	strh	r2, [r3, #0]
  UNUSED(Instance);
  __IO uint32_t count = PCD_RX_PMA_CNT;
 800805e:	230a      	movs	r3, #10
 8008060:	60fb      	str	r3, [r7, #12]

  /* WA: few cycles for RX PMA descriptor to update */
  while (count > 0U)
 8008062:	e002      	b.n	800806a <PCD_GET_EP_RX_CNT+0x1a>
  {
    count--;
 8008064:	68fb      	ldr	r3, [r7, #12]
 8008066:	3b01      	subs	r3, #1
 8008068:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 800806a:	68fb      	ldr	r3, [r7, #12]
 800806c:	2b00      	cmp	r3, #0
 800806e:	d1f9      	bne.n	8008064 <PCD_GET_EP_RX_CNT+0x14>
  }

  return (uint16_t)USB_DRD_GET_CHEP_RX_CNT((Instance), (bEpNum));
 8008070:	1cbb      	adds	r3, r7, #2
 8008072:	881b      	ldrh	r3, [r3, #0]
 8008074:	00db      	lsls	r3, r3, #3
 8008076:	4a06      	ldr	r2, [pc, #24]	@ (8008090 <PCD_GET_EP_RX_CNT+0x40>)
 8008078:	4694      	mov	ip, r2
 800807a:	4463      	add	r3, ip
 800807c:	685b      	ldr	r3, [r3, #4]
 800807e:	0c1b      	lsrs	r3, r3, #16
 8008080:	b29b      	uxth	r3, r3
 8008082:	059b      	lsls	r3, r3, #22
 8008084:	0d9b      	lsrs	r3, r3, #22
 8008086:	b29b      	uxth	r3, r3
}
 8008088:	0018      	movs	r0, r3
 800808a:	46bd      	mov	sp, r7
 800808c:	b004      	add	sp, #16
 800808e:	bd80      	pop	{r7, pc}
 8008090:	40009800 	.word	0x40009800

08008094 <PCD_GET_EP_DBUF0_CNT>:
  * @param  Instance USB peripheral instance register address.
  * @param  bEpNum channel Number.
  * @retval Counter value
  */
__STATIC_INLINE uint16_t PCD_GET_EP_DBUF0_CNT(const PCD_TypeDef *Instance, uint16_t bEpNum)
{
 8008094:	b580      	push	{r7, lr}
 8008096:	b084      	sub	sp, #16
 8008098:	af00      	add	r7, sp, #0
 800809a:	6078      	str	r0, [r7, #4]
 800809c:	000a      	movs	r2, r1
 800809e:	1cbb      	adds	r3, r7, #2
 80080a0:	801a      	strh	r2, [r3, #0]
  UNUSED(Instance);
  __IO uint32_t count = PCD_RX_PMA_CNT;
 80080a2:	230a      	movs	r3, #10
 80080a4:	60fb      	str	r3, [r7, #12]

  /* WA: few cycles for RX PMA descriptor to update */
  while (count > 0U)
 80080a6:	e002      	b.n	80080ae <PCD_GET_EP_DBUF0_CNT+0x1a>
  {
    count--;
 80080a8:	68fb      	ldr	r3, [r7, #12]
 80080aa:	3b01      	subs	r3, #1
 80080ac:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 80080ae:	68fb      	ldr	r3, [r7, #12]
 80080b0:	2b00      	cmp	r3, #0
 80080b2:	d1f9      	bne.n	80080a8 <PCD_GET_EP_DBUF0_CNT+0x14>
  }

  return (uint16_t)USB_DRD_GET_CHEP_DBUF0_CNT((Instance), (bEpNum));
 80080b4:	1cbb      	adds	r3, r7, #2
 80080b6:	881b      	ldrh	r3, [r3, #0]
 80080b8:	00db      	lsls	r3, r3, #3
 80080ba:	4a06      	ldr	r2, [pc, #24]	@ (80080d4 <PCD_GET_EP_DBUF0_CNT+0x40>)
 80080bc:	4694      	mov	ip, r2
 80080be:	4463      	add	r3, ip
 80080c0:	681b      	ldr	r3, [r3, #0]
 80080c2:	0c1b      	lsrs	r3, r3, #16
 80080c4:	b29b      	uxth	r3, r3
 80080c6:	059b      	lsls	r3, r3, #22
 80080c8:	0d9b      	lsrs	r3, r3, #22
 80080ca:	b29b      	uxth	r3, r3
}
 80080cc:	0018      	movs	r0, r3
 80080ce:	46bd      	mov	sp, r7
 80080d0:	b004      	add	sp, #16
 80080d2:	bd80      	pop	{r7, pc}
 80080d4:	40009800 	.word	0x40009800

080080d8 <PCD_GET_EP_DBUF1_CNT>:
  * @param  Instance USB peripheral instance register address.
  * @param  bEpNum channel Number.
  * @retval Counter value
  */
__STATIC_INLINE uint16_t PCD_GET_EP_DBUF1_CNT(const PCD_TypeDef *Instance, uint16_t bEpNum)
{
 80080d8:	b580      	push	{r7, lr}
 80080da:	b084      	sub	sp, #16
 80080dc:	af00      	add	r7, sp, #0
 80080de:	6078      	str	r0, [r7, #4]
 80080e0:	000a      	movs	r2, r1
 80080e2:	1cbb      	adds	r3, r7, #2
 80080e4:	801a      	strh	r2, [r3, #0]
  UNUSED(Instance);
  __IO uint32_t count = PCD_RX_PMA_CNT;
 80080e6:	230a      	movs	r3, #10
 80080e8:	60fb      	str	r3, [r7, #12]

  /* WA: few cycles for RX PMA descriptor to update */
  while (count > 0U)
 80080ea:	e002      	b.n	80080f2 <PCD_GET_EP_DBUF1_CNT+0x1a>
  {
    count--;
 80080ec:	68fb      	ldr	r3, [r7, #12]
 80080ee:	3b01      	subs	r3, #1
 80080f0:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 80080f2:	68fb      	ldr	r3, [r7, #12]
 80080f4:	2b00      	cmp	r3, #0
 80080f6:	d1f9      	bne.n	80080ec <PCD_GET_EP_DBUF1_CNT+0x14>
  }

  return (uint16_t)USB_DRD_GET_CHEP_DBUF1_CNT((Instance), (bEpNum));
 80080f8:	1cbb      	adds	r3, r7, #2
 80080fa:	881b      	ldrh	r3, [r3, #0]
 80080fc:	00db      	lsls	r3, r3, #3
 80080fe:	4a06      	ldr	r2, [pc, #24]	@ (8008118 <PCD_GET_EP_DBUF1_CNT+0x40>)
 8008100:	4694      	mov	ip, r2
 8008102:	4463      	add	r3, ip
 8008104:	685b      	ldr	r3, [r3, #4]
 8008106:	0c1b      	lsrs	r3, r3, #16
 8008108:	b29b      	uxth	r3, r3
 800810a:	059b      	lsls	r3, r3, #22
 800810c:	0d9b      	lsrs	r3, r3, #22
 800810e:	b29b      	uxth	r3, r3
}
 8008110:	0018      	movs	r0, r3
 8008112:	46bd      	mov	sp, r7
 8008114:	b004      	add	sp, #16
 8008116:	bd80      	pop	{r7, pc}
 8008118:	40009800 	.word	0x40009800

0800811c <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 800811c:	b590      	push	{r4, r7, lr}
 800811e:	b087      	sub	sp, #28
 8008120:	af02      	add	r7, sp, #8
 8008122:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8008124:	687b      	ldr	r3, [r7, #4]
 8008126:	2b00      	cmp	r3, #0
 8008128:	d101      	bne.n	800812e <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 800812a:	2301      	movs	r3, #1
 800812c:	e0ea      	b.n	8008304 <HAL_PCD_Init+0x1e8>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 800812e:	687b      	ldr	r3, [r7, #4]
 8008130:	4a76      	ldr	r2, [pc, #472]	@ (800830c <HAL_PCD_Init+0x1f0>)
 8008132:	5c9b      	ldrb	r3, [r3, r2]
 8008134:	b2db      	uxtb	r3, r3
 8008136:	2b00      	cmp	r3, #0
 8008138:	d108      	bne.n	800814c <HAL_PCD_Init+0x30>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 800813a:	687a      	ldr	r2, [r7, #4]
 800813c:	23a5      	movs	r3, #165	@ 0xa5
 800813e:	009b      	lsls	r3, r3, #2
 8008140:	2100      	movs	r1, #0
 8008142:	54d1      	strb	r1, [r2, r3]

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8008144:	687b      	ldr	r3, [r7, #4]
 8008146:	0018      	movs	r0, r3
 8008148:	f7ff f9cc 	bl	80074e4 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 800814c:	687b      	ldr	r3, [r7, #4]
 800814e:	4a6f      	ldr	r2, [pc, #444]	@ (800830c <HAL_PCD_Init+0x1f0>)
 8008150:	2103      	movs	r1, #3
 8008152:	5499      	strb	r1, [r3, r2]

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8008154:	687b      	ldr	r3, [r7, #4]
 8008156:	681b      	ldr	r3, [r3, #0]
 8008158:	0018      	movs	r0, r3
 800815a:	f003 fead 	bl	800beb8 <USB_DisableGlobalInt>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800815e:	230f      	movs	r3, #15
 8008160:	18fb      	adds	r3, r7, r3
 8008162:	2200      	movs	r2, #0
 8008164:	701a      	strb	r2, [r3, #0]
 8008166:	e049      	b.n	80081fc <HAL_PCD_Init+0xe0>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8008168:	200f      	movs	r0, #15
 800816a:	183b      	adds	r3, r7, r0
 800816c:	781a      	ldrb	r2, [r3, #0]
 800816e:	6879      	ldr	r1, [r7, #4]
 8008170:	0013      	movs	r3, r2
 8008172:	009b      	lsls	r3, r3, #2
 8008174:	189b      	adds	r3, r3, r2
 8008176:	00db      	lsls	r3, r3, #3
 8008178:	18cb      	adds	r3, r1, r3
 800817a:	3315      	adds	r3, #21
 800817c:	2201      	movs	r2, #1
 800817e:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8008180:	183b      	adds	r3, r7, r0
 8008182:	781a      	ldrb	r2, [r3, #0]
 8008184:	6879      	ldr	r1, [r7, #4]
 8008186:	0013      	movs	r3, r2
 8008188:	009b      	lsls	r3, r3, #2
 800818a:	189b      	adds	r3, r3, r2
 800818c:	00db      	lsls	r3, r3, #3
 800818e:	18cb      	adds	r3, r1, r3
 8008190:	3314      	adds	r3, #20
 8008192:	183a      	adds	r2, r7, r0
 8008194:	7812      	ldrb	r2, [r2, #0]
 8008196:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8008198:	183b      	adds	r3, r7, r0
 800819a:	781a      	ldrb	r2, [r3, #0]
 800819c:	6879      	ldr	r1, [r7, #4]
 800819e:	0013      	movs	r3, r2
 80081a0:	009b      	lsls	r3, r3, #2
 80081a2:	189b      	adds	r3, r3, r2
 80081a4:	00db      	lsls	r3, r3, #3
 80081a6:	18cb      	adds	r3, r1, r3
 80081a8:	3317      	adds	r3, #23
 80081aa:	2200      	movs	r2, #0
 80081ac:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 80081ae:	183b      	adds	r3, r7, r0
 80081b0:	781a      	ldrb	r2, [r3, #0]
 80081b2:	6879      	ldr	r1, [r7, #4]
 80081b4:	0013      	movs	r3, r2
 80081b6:	009b      	lsls	r3, r3, #2
 80081b8:	189b      	adds	r3, r3, r2
 80081ba:	00db      	lsls	r3, r3, #3
 80081bc:	18cb      	adds	r3, r1, r3
 80081be:	3324      	adds	r3, #36	@ 0x24
 80081c0:	2200      	movs	r2, #0
 80081c2:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 80081c4:	183b      	adds	r3, r7, r0
 80081c6:	781a      	ldrb	r2, [r3, #0]
 80081c8:	6879      	ldr	r1, [r7, #4]
 80081ca:	0013      	movs	r3, r2
 80081cc:	009b      	lsls	r3, r3, #2
 80081ce:	189b      	adds	r3, r3, r2
 80081d0:	00db      	lsls	r3, r3, #3
 80081d2:	18cb      	adds	r3, r1, r3
 80081d4:	3328      	adds	r3, #40	@ 0x28
 80081d6:	2200      	movs	r2, #0
 80081d8:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 80081da:	183b      	adds	r3, r7, r0
 80081dc:	781b      	ldrb	r3, [r3, #0]
 80081de:	6879      	ldr	r1, [r7, #4]
 80081e0:	1c5a      	adds	r2, r3, #1
 80081e2:	0013      	movs	r3, r2
 80081e4:	009b      	lsls	r3, r3, #2
 80081e6:	189b      	adds	r3, r3, r2
 80081e8:	00db      	lsls	r3, r3, #3
 80081ea:	18cb      	adds	r3, r1, r3
 80081ec:	3304      	adds	r3, #4
 80081ee:	2200      	movs	r2, #0
 80081f0:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80081f2:	183b      	adds	r3, r7, r0
 80081f4:	781a      	ldrb	r2, [r3, #0]
 80081f6:	183b      	adds	r3, r7, r0
 80081f8:	3201      	adds	r2, #1
 80081fa:	701a      	strb	r2, [r3, #0]
 80081fc:	687b      	ldr	r3, [r7, #4]
 80081fe:	791b      	ldrb	r3, [r3, #4]
 8008200:	210f      	movs	r1, #15
 8008202:	187a      	adds	r2, r7, r1
 8008204:	7812      	ldrb	r2, [r2, #0]
 8008206:	429a      	cmp	r2, r3
 8008208:	d3ae      	bcc.n	8008168 <HAL_PCD_Init+0x4c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800820a:	187b      	adds	r3, r7, r1
 800820c:	2200      	movs	r2, #0
 800820e:	701a      	strb	r2, [r3, #0]
 8008210:	e056      	b.n	80082c0 <HAL_PCD_Init+0x1a4>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8008212:	240f      	movs	r4, #15
 8008214:	193b      	adds	r3, r7, r4
 8008216:	781a      	ldrb	r2, [r3, #0]
 8008218:	6878      	ldr	r0, [r7, #4]
 800821a:	2356      	movs	r3, #86	@ 0x56
 800821c:	33ff      	adds	r3, #255	@ 0xff
 800821e:	0019      	movs	r1, r3
 8008220:	0013      	movs	r3, r2
 8008222:	009b      	lsls	r3, r3, #2
 8008224:	189b      	adds	r3, r3, r2
 8008226:	00db      	lsls	r3, r3, #3
 8008228:	18c3      	adds	r3, r0, r3
 800822a:	185b      	adds	r3, r3, r1
 800822c:	2200      	movs	r2, #0
 800822e:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8008230:	193b      	adds	r3, r7, r4
 8008232:	781a      	ldrb	r2, [r3, #0]
 8008234:	6878      	ldr	r0, [r7, #4]
 8008236:	23aa      	movs	r3, #170	@ 0xaa
 8008238:	0059      	lsls	r1, r3, #1
 800823a:	0013      	movs	r3, r2
 800823c:	009b      	lsls	r3, r3, #2
 800823e:	189b      	adds	r3, r3, r2
 8008240:	00db      	lsls	r3, r3, #3
 8008242:	18c3      	adds	r3, r0, r3
 8008244:	185b      	adds	r3, r3, r1
 8008246:	193a      	adds	r2, r7, r4
 8008248:	7812      	ldrb	r2, [r2, #0]
 800824a:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 800824c:	193b      	adds	r3, r7, r4
 800824e:	781a      	ldrb	r2, [r3, #0]
 8008250:	6878      	ldr	r0, [r7, #4]
 8008252:	2358      	movs	r3, #88	@ 0x58
 8008254:	33ff      	adds	r3, #255	@ 0xff
 8008256:	0019      	movs	r1, r3
 8008258:	0013      	movs	r3, r2
 800825a:	009b      	lsls	r3, r3, #2
 800825c:	189b      	adds	r3, r3, r2
 800825e:	00db      	lsls	r3, r3, #3
 8008260:	18c3      	adds	r3, r0, r3
 8008262:	185b      	adds	r3, r3, r1
 8008264:	2200      	movs	r2, #0
 8008266:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8008268:	193b      	adds	r3, r7, r4
 800826a:	781a      	ldrb	r2, [r3, #0]
 800826c:	6878      	ldr	r0, [r7, #4]
 800826e:	23b2      	movs	r3, #178	@ 0xb2
 8008270:	0059      	lsls	r1, r3, #1
 8008272:	0013      	movs	r3, r2
 8008274:	009b      	lsls	r3, r3, #2
 8008276:	189b      	adds	r3, r3, r2
 8008278:	00db      	lsls	r3, r3, #3
 800827a:	18c3      	adds	r3, r0, r3
 800827c:	185b      	adds	r3, r3, r1
 800827e:	2200      	movs	r2, #0
 8008280:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8008282:	193b      	adds	r3, r7, r4
 8008284:	781a      	ldrb	r2, [r3, #0]
 8008286:	6878      	ldr	r0, [r7, #4]
 8008288:	23b4      	movs	r3, #180	@ 0xb4
 800828a:	0059      	lsls	r1, r3, #1
 800828c:	0013      	movs	r3, r2
 800828e:	009b      	lsls	r3, r3, #2
 8008290:	189b      	adds	r3, r3, r2
 8008292:	00db      	lsls	r3, r3, #3
 8008294:	18c3      	adds	r3, r0, r3
 8008296:	185b      	adds	r3, r3, r1
 8008298:	2200      	movs	r2, #0
 800829a:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 800829c:	193b      	adds	r3, r7, r4
 800829e:	781a      	ldrb	r2, [r3, #0]
 80082a0:	6878      	ldr	r0, [r7, #4]
 80082a2:	23b6      	movs	r3, #182	@ 0xb6
 80082a4:	0059      	lsls	r1, r3, #1
 80082a6:	0013      	movs	r3, r2
 80082a8:	009b      	lsls	r3, r3, #2
 80082aa:	189b      	adds	r3, r3, r2
 80082ac:	00db      	lsls	r3, r3, #3
 80082ae:	18c3      	adds	r3, r0, r3
 80082b0:	185b      	adds	r3, r3, r1
 80082b2:	2200      	movs	r2, #0
 80082b4:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80082b6:	193b      	adds	r3, r7, r4
 80082b8:	781a      	ldrb	r2, [r3, #0]
 80082ba:	193b      	adds	r3, r7, r4
 80082bc:	3201      	adds	r2, #1
 80082be:	701a      	strb	r2, [r3, #0]
 80082c0:	687b      	ldr	r3, [r7, #4]
 80082c2:	791b      	ldrb	r3, [r3, #4]
 80082c4:	220f      	movs	r2, #15
 80082c6:	18ba      	adds	r2, r7, r2
 80082c8:	7812      	ldrb	r2, [r2, #0]
 80082ca:	429a      	cmp	r2, r3
 80082cc:	d3a1      	bcc.n	8008212 <HAL_PCD_Init+0xf6>
  }

  /* Init Device */
  (void)USB_DevInit(hpcd->Instance, hpcd->Init);
 80082ce:	687b      	ldr	r3, [r7, #4]
 80082d0:	6818      	ldr	r0, [r3, #0]
 80082d2:	687b      	ldr	r3, [r7, #4]
 80082d4:	466a      	mov	r2, sp
 80082d6:	7c19      	ldrb	r1, [r3, #16]
 80082d8:	7011      	strb	r1, [r2, #0]
 80082da:	6859      	ldr	r1, [r3, #4]
 80082dc:	689a      	ldr	r2, [r3, #8]
 80082de:	68db      	ldr	r3, [r3, #12]
 80082e0:	f003 fe23 	bl	800bf2a <USB_DevInit>

  hpcd->USB_Address = 0U;
 80082e4:	687b      	ldr	r3, [r7, #4]
 80082e6:	2200      	movs	r2, #0
 80082e8:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 80082ea:	687b      	ldr	r3, [r7, #4]
 80082ec:	4a07      	ldr	r2, [pc, #28]	@ (800830c <HAL_PCD_Init+0x1f0>)
 80082ee:	2101      	movs	r1, #1
 80082f0:	5499      	strb	r1, [r3, r2]

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 80082f2:	687b      	ldr	r3, [r7, #4]
 80082f4:	7b1b      	ldrb	r3, [r3, #12]
 80082f6:	2b01      	cmp	r3, #1
 80082f8:	d103      	bne.n	8008302 <HAL_PCD_Init+0x1e6>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 80082fa:	687b      	ldr	r3, [r7, #4]
 80082fc:	0018      	movs	r0, r3
 80082fe:	f001 fb13 	bl	8009928 <HAL_PCDEx_ActivateLPM>
  }

  return HAL_OK;
 8008302:	2300      	movs	r3, #0
}
 8008304:	0018      	movs	r0, r3
 8008306:	46bd      	mov	sp, r7
 8008308:	b005      	add	sp, #20
 800830a:	bd90      	pop	{r4, r7, pc}
 800830c:	00000295 	.word	0x00000295

08008310 <HAL_PCD_IRQHandler>:
  * @brief  This function handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8008310:	b580      	push	{r7, lr}
 8008312:	b084      	sub	sp, #16
 8008314:	af00      	add	r7, sp, #0
 8008316:	6078      	str	r0, [r7, #4]
  uint32_t wIstr = USB_ReadInterrupts(hpcd->Instance);
 8008318:	687b      	ldr	r3, [r7, #4]
 800831a:	681b      	ldr	r3, [r3, #0]
 800831c:	0018      	movs	r0, r3
 800831e:	f005 f9e2 	bl	800d6e6 <USB_ReadInterrupts>
 8008322:	0003      	movs	r3, r0
 8008324:	60fb      	str	r3, [r7, #12]

  /* check if this is an USB pending IT */
  if ((SYSCFG->IT_LINE_SR[8] & (0x1U << 2)) == 0U)
 8008326:	4a7c      	ldr	r2, [pc, #496]	@ (8008518 <HAL_PCD_IRQHandler+0x208>)
 8008328:	23a0      	movs	r3, #160	@ 0xa0
 800832a:	58d3      	ldr	r3, [r2, r3]
 800832c:	2204      	movs	r2, #4
 800832e:	4013      	ands	r3, r2
 8008330:	d100      	bne.n	8008334 <HAL_PCD_IRQHandler+0x24>
 8008332:	e0ed      	b.n	8008510 <HAL_PCD_IRQHandler+0x200>
  {
    return;
  }

  if ((wIstr & USB_ISTR_CTR) == USB_ISTR_CTR)
 8008334:	68fa      	ldr	r2, [r7, #12]
 8008336:	2380      	movs	r3, #128	@ 0x80
 8008338:	021b      	lsls	r3, r3, #8
 800833a:	4013      	ands	r3, r2
 800833c:	d004      	beq.n	8008348 <HAL_PCD_IRQHandler+0x38>
  {
    /* servicing of the endpoint correct transfer interrupt */
    /* clear of the CTR flag into the sub */
    (void)PCD_EP_ISR_Handler(hpcd);
 800833e:	687b      	ldr	r3, [r7, #4]
 8008340:	0018      	movs	r0, r3
 8008342:	f000 facd 	bl	80088e0 <PCD_EP_ISR_Handler>

    return;
 8008346:	e0e4      	b.n	8008512 <HAL_PCD_IRQHandler+0x202>
  }

  if ((wIstr & USB_ISTR_RESET) == USB_ISTR_RESET)
 8008348:	68fa      	ldr	r2, [r7, #12]
 800834a:	2380      	movs	r3, #128	@ 0x80
 800834c:	00db      	lsls	r3, r3, #3
 800834e:	4013      	ands	r3, r2
 8008350:	d011      	beq.n	8008376 <HAL_PCD_IRQHandler+0x66>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 8008352:	687b      	ldr	r3, [r7, #4]
 8008354:	681b      	ldr	r3, [r3, #0]
 8008356:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8008358:	687b      	ldr	r3, [r7, #4]
 800835a:	681b      	ldr	r3, [r3, #0]
 800835c:	496f      	ldr	r1, [pc, #444]	@ (800851c <HAL_PCD_IRQHandler+0x20c>)
 800835e:	400a      	ands	r2, r1
 8008360:	645a      	str	r2, [r3, #68]	@ 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResetCallback(hpcd);
#else
    HAL_PCD_ResetCallback(hpcd);
 8008362:	687b      	ldr	r3, [r7, #4]
 8008364:	0018      	movs	r0, r3
 8008366:	f00d fab7 	bl	80158d8 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    (void)HAL_PCD_SetAddress(hpcd, 0U);
 800836a:	687b      	ldr	r3, [r7, #4]
 800836c:	2100      	movs	r1, #0
 800836e:	0018      	movs	r0, r3
 8008370:	f000 f8fc 	bl	800856c <HAL_PCD_SetAddress>

    return;
 8008374:	e0cd      	b.n	8008512 <HAL_PCD_IRQHandler+0x202>
  }

  if ((wIstr & USB_ISTR_PMAOVR) == USB_ISTR_PMAOVR)
 8008376:	68fa      	ldr	r2, [r7, #12]
 8008378:	2380      	movs	r3, #128	@ 0x80
 800837a:	01db      	lsls	r3, r3, #7
 800837c:	4013      	ands	r3, r2
 800837e:	d008      	beq.n	8008392 <HAL_PCD_IRQHandler+0x82>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_PMAOVR);
 8008380:	687b      	ldr	r3, [r7, #4]
 8008382:	681b      	ldr	r3, [r3, #0]
 8008384:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8008386:	687b      	ldr	r3, [r7, #4]
 8008388:	681b      	ldr	r3, [r3, #0]
 800838a:	4965      	ldr	r1, [pc, #404]	@ (8008520 <HAL_PCD_IRQHandler+0x210>)
 800838c:	400a      	ands	r2, r1
 800838e:	645a      	str	r2, [r3, #68]	@ 0x44

    return;
 8008390:	e0bf      	b.n	8008512 <HAL_PCD_IRQHandler+0x202>
  }

  if ((wIstr & USB_ISTR_ERR) == USB_ISTR_ERR)
 8008392:	68fa      	ldr	r2, [r7, #12]
 8008394:	2380      	movs	r3, #128	@ 0x80
 8008396:	019b      	lsls	r3, r3, #6
 8008398:	4013      	ands	r3, r2
 800839a:	d008      	beq.n	80083ae <HAL_PCD_IRQHandler+0x9e>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ERR);
 800839c:	687b      	ldr	r3, [r7, #4]
 800839e:	681b      	ldr	r3, [r3, #0]
 80083a0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80083a2:	687b      	ldr	r3, [r7, #4]
 80083a4:	681b      	ldr	r3, [r3, #0]
 80083a6:	495f      	ldr	r1, [pc, #380]	@ (8008524 <HAL_PCD_IRQHandler+0x214>)
 80083a8:	400a      	ands	r2, r1
 80083aa:	645a      	str	r2, [r3, #68]	@ 0x44

    return;
 80083ac:	e0b1      	b.n	8008512 <HAL_PCD_IRQHandler+0x202>
  }

  if ((wIstr & USB_ISTR_WKUP) == USB_ISTR_WKUP)
 80083ae:	68fa      	ldr	r2, [r7, #12]
 80083b0:	2380      	movs	r3, #128	@ 0x80
 80083b2:	015b      	lsls	r3, r3, #5
 80083b4:	4013      	ands	r3, r2
 80083b6:	d02c      	beq.n	8008412 <HAL_PCD_IRQHandler+0x102>
  {
    hpcd->Instance->CNTR &= ~(USB_CNTR_SUSPRDY);
 80083b8:	687b      	ldr	r3, [r7, #4]
 80083ba:	681b      	ldr	r3, [r3, #0]
 80083bc:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80083be:	687b      	ldr	r3, [r7, #4]
 80083c0:	681b      	ldr	r3, [r3, #0]
 80083c2:	2104      	movs	r1, #4
 80083c4:	438a      	bics	r2, r1
 80083c6:	641a      	str	r2, [r3, #64]	@ 0x40
    hpcd->Instance->CNTR &= ~(USB_CNTR_SUSPEN);
 80083c8:	687b      	ldr	r3, [r7, #4]
 80083ca:	681b      	ldr	r3, [r3, #0]
 80083cc:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80083ce:	687b      	ldr	r3, [r7, #4]
 80083d0:	681b      	ldr	r3, [r3, #0]
 80083d2:	2108      	movs	r1, #8
 80083d4:	438a      	bics	r2, r1
 80083d6:	641a      	str	r2, [r3, #64]	@ 0x40

    if (hpcd->LPM_State == LPM_L1)
 80083d8:	687a      	ldr	r2, [r7, #4]
 80083da:	23b3      	movs	r3, #179	@ 0xb3
 80083dc:	009b      	lsls	r3, r3, #2
 80083de:	5cd3      	ldrb	r3, [r2, r3]
 80083e0:	2b01      	cmp	r3, #1
 80083e2:	d109      	bne.n	80083f8 <HAL_PCD_IRQHandler+0xe8>
    {
      hpcd->LPM_State = LPM_L0;
 80083e4:	687a      	ldr	r2, [r7, #4]
 80083e6:	23b3      	movs	r3, #179	@ 0xb3
 80083e8:	009b      	lsls	r3, r3, #2
 80083ea:	2100      	movs	r1, #0
 80083ec:	54d1      	strb	r1, [r2, r3]
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 80083ee:	687b      	ldr	r3, [r7, #4]
 80083f0:	2100      	movs	r1, #0
 80083f2:	0018      	movs	r0, r3
 80083f4:	f001 faba 	bl	800996c <HAL_PCDEx_LPM_Callback>
    }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResumeCallback(hpcd);
#else
    HAL_PCD_ResumeCallback(hpcd);
 80083f8:	687b      	ldr	r3, [r7, #4]
 80083fa:	0018      	movs	r0, r3
 80083fc:	f000 f8ae 	bl	800855c <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);
 8008400:	687b      	ldr	r3, [r7, #4]
 8008402:	681b      	ldr	r3, [r3, #0]
 8008404:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8008406:	687b      	ldr	r3, [r7, #4]
 8008408:	681b      	ldr	r3, [r3, #0]
 800840a:	4947      	ldr	r1, [pc, #284]	@ (8008528 <HAL_PCD_IRQHandler+0x218>)
 800840c:	400a      	ands	r2, r1
 800840e:	645a      	str	r2, [r3, #68]	@ 0x44

    return;
 8008410:	e07f      	b.n	8008512 <HAL_PCD_IRQHandler+0x202>
  }

  if ((wIstr & USB_ISTR_SUSP) == USB_ISTR_SUSP)
 8008412:	68fa      	ldr	r2, [r7, #12]
 8008414:	2380      	movs	r3, #128	@ 0x80
 8008416:	011b      	lsls	r3, r3, #4
 8008418:	4013      	ands	r3, r2
 800841a:	d01c      	beq.n	8008456 <HAL_PCD_IRQHandler+0x146>
  {
    /* Force low-power mode in the macrocell */
    hpcd->Instance->CNTR |= USB_CNTR_SUSPEN;
 800841c:	687b      	ldr	r3, [r7, #4]
 800841e:	681b      	ldr	r3, [r3, #0]
 8008420:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8008422:	687b      	ldr	r3, [r7, #4]
 8008424:	681b      	ldr	r3, [r3, #0]
 8008426:	2108      	movs	r1, #8
 8008428:	430a      	orrs	r2, r1
 800842a:	641a      	str	r2, [r3, #64]	@ 0x40

    /* clear of the ISTR bit must be done after setting of CNTR_FSUSP */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SUSP);
 800842c:	687b      	ldr	r3, [r7, #4]
 800842e:	681b      	ldr	r3, [r3, #0]
 8008430:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8008432:	687b      	ldr	r3, [r7, #4]
 8008434:	681b      	ldr	r3, [r3, #0]
 8008436:	493d      	ldr	r1, [pc, #244]	@ (800852c <HAL_PCD_IRQHandler+0x21c>)
 8008438:	400a      	ands	r2, r1
 800843a:	645a      	str	r2, [r3, #68]	@ 0x44

    hpcd->Instance->CNTR |= USB_CNTR_SUSPRDY;
 800843c:	687b      	ldr	r3, [r7, #4]
 800843e:	681b      	ldr	r3, [r3, #0]
 8008440:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8008442:	687b      	ldr	r3, [r7, #4]
 8008444:	681b      	ldr	r3, [r3, #0]
 8008446:	2104      	movs	r1, #4
 8008448:	430a      	orrs	r2, r1
 800844a:	641a      	str	r2, [r3, #64]	@ 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SuspendCallback(hpcd);
#else
    HAL_PCD_SuspendCallback(hpcd);
 800844c:	687b      	ldr	r3, [r7, #4]
 800844e:	0018      	movs	r0, r3
 8008450:	f000 f87c 	bl	800854c <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 8008454:	e05d      	b.n	8008512 <HAL_PCD_IRQHandler+0x202>
  }

  /* Handle LPM Interrupt */
  if ((wIstr & USB_ISTR_L1REQ) == USB_ISTR_L1REQ)
 8008456:	68fb      	ldr	r3, [r7, #12]
 8008458:	2280      	movs	r2, #128	@ 0x80
 800845a:	4013      	ands	r3, r2
 800845c:	d038      	beq.n	80084d0 <HAL_PCD_IRQHandler+0x1c0>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_L1REQ);
 800845e:	687b      	ldr	r3, [r7, #4]
 8008460:	681b      	ldr	r3, [r3, #0]
 8008462:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8008464:	687b      	ldr	r3, [r7, #4]
 8008466:	681b      	ldr	r3, [r3, #0]
 8008468:	4931      	ldr	r1, [pc, #196]	@ (8008530 <HAL_PCD_IRQHandler+0x220>)
 800846a:	400a      	ands	r2, r1
 800846c:	645a      	str	r2, [r3, #68]	@ 0x44
    if (hpcd->LPM_State == LPM_L0)
 800846e:	687a      	ldr	r2, [r7, #4]
 8008470:	23b3      	movs	r3, #179	@ 0xb3
 8008472:	009b      	lsls	r3, r3, #2
 8008474:	5cd3      	ldrb	r3, [r2, r3]
 8008476:	2b00      	cmp	r3, #0
 8008478:	d125      	bne.n	80084c6 <HAL_PCD_IRQHandler+0x1b6>
    {
      /* Force suspend and low-power mode before going to L1 state*/
      hpcd->Instance->CNTR |= USB_CNTR_SUSPRDY;
 800847a:	687b      	ldr	r3, [r7, #4]
 800847c:	681b      	ldr	r3, [r3, #0]
 800847e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8008480:	687b      	ldr	r3, [r7, #4]
 8008482:	681b      	ldr	r3, [r3, #0]
 8008484:	2104      	movs	r1, #4
 8008486:	430a      	orrs	r2, r1
 8008488:	641a      	str	r2, [r3, #64]	@ 0x40
      hpcd->Instance->CNTR |= USB_CNTR_SUSPEN;
 800848a:	687b      	ldr	r3, [r7, #4]
 800848c:	681b      	ldr	r3, [r3, #0]
 800848e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8008490:	687b      	ldr	r3, [r7, #4]
 8008492:	681b      	ldr	r3, [r3, #0]
 8008494:	2108      	movs	r1, #8
 8008496:	430a      	orrs	r2, r1
 8008498:	641a      	str	r2, [r3, #64]	@ 0x40

      hpcd->LPM_State = LPM_L1;
 800849a:	687a      	ldr	r2, [r7, #4]
 800849c:	23b3      	movs	r3, #179	@ 0xb3
 800849e:	009b      	lsls	r3, r3, #2
 80084a0:	2101      	movs	r1, #1
 80084a2:	54d1      	strb	r1, [r2, r3]
      hpcd->BESL = ((uint32_t)hpcd->Instance->LPMCSR & USB_LPMCSR_BESL) >> 2;
 80084a4:	687b      	ldr	r3, [r7, #4]
 80084a6:	681b      	ldr	r3, [r3, #0]
 80084a8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80084aa:	089b      	lsrs	r3, r3, #2
 80084ac:	223c      	movs	r2, #60	@ 0x3c
 80084ae:	4013      	ands	r3, r2
 80084b0:	0019      	movs	r1, r3
 80084b2:	687a      	ldr	r2, [r7, #4]
 80084b4:	23b4      	movs	r3, #180	@ 0xb4
 80084b6:	009b      	lsls	r3, r3, #2
 80084b8:	50d1      	str	r1, [r2, r3]
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 80084ba:	687b      	ldr	r3, [r7, #4]
 80084bc:	2101      	movs	r1, #1
 80084be:	0018      	movs	r0, r3
 80084c0:	f001 fa54 	bl	800996c <HAL_PCDEx_LPM_Callback>
#else
      HAL_PCD_SuspendCallback(hpcd);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }

    return;
 80084c4:	e025      	b.n	8008512 <HAL_PCD_IRQHandler+0x202>
      HAL_PCD_SuspendCallback(hpcd);
 80084c6:	687b      	ldr	r3, [r7, #4]
 80084c8:	0018      	movs	r0, r3
 80084ca:	f000 f83f 	bl	800854c <HAL_PCD_SuspendCallback>
    return;
 80084ce:	e020      	b.n	8008512 <HAL_PCD_IRQHandler+0x202>
  }

  if ((wIstr & USB_ISTR_SOF) == USB_ISTR_SOF)
 80084d0:	68fa      	ldr	r2, [r7, #12]
 80084d2:	2380      	movs	r3, #128	@ 0x80
 80084d4:	009b      	lsls	r3, r3, #2
 80084d6:	4013      	ands	r3, r2
 80084d8:	d00c      	beq.n	80084f4 <HAL_PCD_IRQHandler+0x1e4>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF);
 80084da:	687b      	ldr	r3, [r7, #4]
 80084dc:	681b      	ldr	r3, [r3, #0]
 80084de:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80084e0:	687b      	ldr	r3, [r7, #4]
 80084e2:	681b      	ldr	r3, [r3, #0]
 80084e4:	4913      	ldr	r1, [pc, #76]	@ (8008534 <HAL_PCD_IRQHandler+0x224>)
 80084e6:	400a      	ands	r2, r1
 80084e8:	645a      	str	r2, [r3, #68]	@ 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SOFCallback(hpcd);
#else
    HAL_PCD_SOFCallback(hpcd);
 80084ea:	687b      	ldr	r3, [r7, #4]
 80084ec:	0018      	movs	r0, r3
 80084ee:	f000 f825 	bl	800853c <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 80084f2:	e00e      	b.n	8008512 <HAL_PCD_IRQHandler+0x202>
  }

  if ((wIstr & USB_ISTR_ESOF) == USB_ISTR_ESOF)
 80084f4:	68fa      	ldr	r2, [r7, #12]
 80084f6:	2380      	movs	r3, #128	@ 0x80
 80084f8:	005b      	lsls	r3, r3, #1
 80084fa:	4013      	ands	r3, r2
 80084fc:	d009      	beq.n	8008512 <HAL_PCD_IRQHandler+0x202>
  {
    /* clear ESOF flag in ISTR */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ESOF);
 80084fe:	687b      	ldr	r3, [r7, #4]
 8008500:	681b      	ldr	r3, [r3, #0]
 8008502:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8008504:	687b      	ldr	r3, [r7, #4]
 8008506:	681b      	ldr	r3, [r3, #0]
 8008508:	490b      	ldr	r1, [pc, #44]	@ (8008538 <HAL_PCD_IRQHandler+0x228>)
 800850a:	400a      	ands	r2, r1
 800850c:	645a      	str	r2, [r3, #68]	@ 0x44

    return;
 800850e:	e000      	b.n	8008512 <HAL_PCD_IRQHandler+0x202>
    return;
 8008510:	46c0      	nop			@ (mov r8, r8)
  }
}
 8008512:	46bd      	mov	sp, r7
 8008514:	b004      	add	sp, #16
 8008516:	bd80      	pop	{r7, pc}
 8008518:	40010000 	.word	0x40010000
 800851c:	0000fbff 	.word	0x0000fbff
 8008520:	0000bfff 	.word	0x0000bfff
 8008524:	0000dfff 	.word	0x0000dfff
 8008528:	0000efff 	.word	0x0000efff
 800852c:	0000f7ff 	.word	0x0000f7ff
 8008530:	0000ff7f 	.word	0x0000ff7f
 8008534:	0000fdff 	.word	0x0000fdff
 8008538:	0000feff 	.word	0x0000feff

0800853c <HAL_PCD_SOFCallback>:
  * @brief  USB Start Of Frame callback.
  * @param  hpcd PCD handle
  * @retval None
  */
__weak void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
{
 800853c:	b580      	push	{r7, lr}
 800853e:	b082      	sub	sp, #8
 8008540:	af00      	add	r7, sp, #0
 8008542:	6078      	str	r0, [r7, #4]
  UNUSED(hpcd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCD_SOFCallback could be implemented in the user file
   */
}
 8008544:	46c0      	nop			@ (mov r8, r8)
 8008546:	46bd      	mov	sp, r7
 8008548:	b002      	add	sp, #8
 800854a:	bd80      	pop	{r7, pc}

0800854c <HAL_PCD_SuspendCallback>:
  * @brief  Suspend event callback.
  * @param  hpcd PCD handle
  * @retval None
  */
__weak void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
{
 800854c:	b580      	push	{r7, lr}
 800854e:	b082      	sub	sp, #8
 8008550:	af00      	add	r7, sp, #0
 8008552:	6078      	str	r0, [r7, #4]
  UNUSED(hpcd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCD_SuspendCallback could be implemented in the user file
   */
}
 8008554:	46c0      	nop			@ (mov r8, r8)
 8008556:	46bd      	mov	sp, r7
 8008558:	b002      	add	sp, #8
 800855a:	bd80      	pop	{r7, pc}

0800855c <HAL_PCD_ResumeCallback>:
  * @brief  Resume event callback.
  * @param  hpcd PCD handle
  * @retval None
  */
__weak void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
{
 800855c:	b580      	push	{r7, lr}
 800855e:	b082      	sub	sp, #8
 8008560:	af00      	add	r7, sp, #0
 8008562:	6078      	str	r0, [r7, #4]
  UNUSED(hpcd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCD_ResumeCallback could be implemented in the user file
   */
}
 8008564:	46c0      	nop			@ (mov r8, r8)
 8008566:	46bd      	mov	sp, r7
 8008568:	b002      	add	sp, #8
 800856a:	bd80      	pop	{r7, pc}

0800856c <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 800856c:	b580      	push	{r7, lr}
 800856e:	b082      	sub	sp, #8
 8008570:	af00      	add	r7, sp, #0
 8008572:	6078      	str	r0, [r7, #4]
 8008574:	000a      	movs	r2, r1
 8008576:	1cfb      	adds	r3, r7, #3
 8008578:	701a      	strb	r2, [r3, #0]
  __HAL_LOCK(hpcd);
 800857a:	687a      	ldr	r2, [r7, #4]
 800857c:	23a5      	movs	r3, #165	@ 0xa5
 800857e:	009b      	lsls	r3, r3, #2
 8008580:	5cd3      	ldrb	r3, [r2, r3]
 8008582:	2b01      	cmp	r3, #1
 8008584:	d101      	bne.n	800858a <HAL_PCD_SetAddress+0x1e>
 8008586:	2302      	movs	r3, #2
 8008588:	e016      	b.n	80085b8 <HAL_PCD_SetAddress+0x4c>
 800858a:	687a      	ldr	r2, [r7, #4]
 800858c:	23a5      	movs	r3, #165	@ 0xa5
 800858e:	009b      	lsls	r3, r3, #2
 8008590:	2101      	movs	r1, #1
 8008592:	54d1      	strb	r1, [r2, r3]
  hpcd->USB_Address = address;
 8008594:	687b      	ldr	r3, [r7, #4]
 8008596:	1cfa      	adds	r2, r7, #3
 8008598:	7812      	ldrb	r2, [r2, #0]
 800859a:	745a      	strb	r2, [r3, #17]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 800859c:	687b      	ldr	r3, [r7, #4]
 800859e:	681a      	ldr	r2, [r3, #0]
 80085a0:	1cfb      	adds	r3, r7, #3
 80085a2:	781b      	ldrb	r3, [r3, #0]
 80085a4:	0019      	movs	r1, r3
 80085a6:	0010      	movs	r0, r2
 80085a8:	f005 f88a 	bl	800d6c0 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 80085ac:	687a      	ldr	r2, [r7, #4]
 80085ae:	23a5      	movs	r3, #165	@ 0xa5
 80085b0:	009b      	lsls	r3, r3, #2
 80085b2:	2100      	movs	r1, #0
 80085b4:	54d1      	strb	r1, [r2, r3]

  return HAL_OK;
 80085b6:	2300      	movs	r3, #0
}
 80085b8:	0018      	movs	r0, r3
 80085ba:	46bd      	mov	sp, r7
 80085bc:	b002      	add	sp, #8
 80085be:	bd80      	pop	{r7, pc}

080085c0 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 80085c0:	b590      	push	{r4, r7, lr}
 80085c2:	b085      	sub	sp, #20
 80085c4:	af00      	add	r7, sp, #0
 80085c6:	6078      	str	r0, [r7, #4]
 80085c8:	000c      	movs	r4, r1
 80085ca:	0010      	movs	r0, r2
 80085cc:	0019      	movs	r1, r3
 80085ce:	1cfb      	adds	r3, r7, #3
 80085d0:	1c22      	adds	r2, r4, #0
 80085d2:	701a      	strb	r2, [r3, #0]
 80085d4:	003b      	movs	r3, r7
 80085d6:	1c02      	adds	r2, r0, #0
 80085d8:	801a      	strh	r2, [r3, #0]
 80085da:	1cbb      	adds	r3, r7, #2
 80085dc:	1c0a      	adds	r2, r1, #0
 80085de:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef  ret = HAL_OK;
 80085e0:	230b      	movs	r3, #11
 80085e2:	18fb      	adds	r3, r7, r3
 80085e4:	2200      	movs	r2, #0
 80085e6:	701a      	strb	r2, [r3, #0]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 80085e8:	1cfb      	adds	r3, r7, #3
 80085ea:	781b      	ldrb	r3, [r3, #0]
 80085ec:	b25b      	sxtb	r3, r3
 80085ee:	2b00      	cmp	r3, #0
 80085f0:	da10      	bge.n	8008614 <HAL_PCD_EP_Open+0x54>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80085f2:	1cfb      	adds	r3, r7, #3
 80085f4:	781b      	ldrb	r3, [r3, #0]
 80085f6:	2207      	movs	r2, #7
 80085f8:	401a      	ands	r2, r3
 80085fa:	0013      	movs	r3, r2
 80085fc:	009b      	lsls	r3, r3, #2
 80085fe:	189b      	adds	r3, r3, r2
 8008600:	00db      	lsls	r3, r3, #3
 8008602:	3310      	adds	r3, #16
 8008604:	687a      	ldr	r2, [r7, #4]
 8008606:	18d3      	adds	r3, r2, r3
 8008608:	3304      	adds	r3, #4
 800860a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800860c:	68fb      	ldr	r3, [r7, #12]
 800860e:	2201      	movs	r2, #1
 8008610:	705a      	strb	r2, [r3, #1]
 8008612:	e010      	b.n	8008636 <HAL_PCD_EP_Open+0x76>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8008614:	1cfb      	adds	r3, r7, #3
 8008616:	781b      	ldrb	r3, [r3, #0]
 8008618:	2207      	movs	r2, #7
 800861a:	401a      	ands	r2, r3
 800861c:	0013      	movs	r3, r2
 800861e:	009b      	lsls	r3, r3, #2
 8008620:	189b      	adds	r3, r3, r2
 8008622:	00db      	lsls	r3, r3, #3
 8008624:	3351      	adds	r3, #81	@ 0x51
 8008626:	33ff      	adds	r3, #255	@ 0xff
 8008628:	687a      	ldr	r2, [r7, #4]
 800862a:	18d3      	adds	r3, r2, r3
 800862c:	3304      	adds	r3, #4
 800862e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8008630:	68fb      	ldr	r3, [r7, #12]
 8008632:	2200      	movs	r2, #0
 8008634:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8008636:	1cfb      	adds	r3, r7, #3
 8008638:	781b      	ldrb	r3, [r3, #0]
 800863a:	2207      	movs	r2, #7
 800863c:	4013      	ands	r3, r2
 800863e:	b2da      	uxtb	r2, r3
 8008640:	68fb      	ldr	r3, [r7, #12]
 8008642:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 8008644:	003b      	movs	r3, r7
 8008646:	881a      	ldrh	r2, [r3, #0]
 8008648:	68fb      	ldr	r3, [r7, #12]
 800864a:	611a      	str	r2, [r3, #16]
  ep->type = ep_type;
 800864c:	68fb      	ldr	r3, [r7, #12]
 800864e:	1cba      	adds	r2, r7, #2
 8008650:	7812      	ldrb	r2, [r2, #0]
 8008652:	70da      	strb	r2, [r3, #3]

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8008654:	1cbb      	adds	r3, r7, #2
 8008656:	781b      	ldrb	r3, [r3, #0]
 8008658:	2b02      	cmp	r3, #2
 800865a:	d102      	bne.n	8008662 <HAL_PCD_EP_Open+0xa2>
  {
    ep->data_pid_start = 0U;
 800865c:	68fb      	ldr	r3, [r7, #12]
 800865e:	2200      	movs	r2, #0
 8008660:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 8008662:	687a      	ldr	r2, [r7, #4]
 8008664:	23a5      	movs	r3, #165	@ 0xa5
 8008666:	009b      	lsls	r3, r3, #2
 8008668:	5cd3      	ldrb	r3, [r2, r3]
 800866a:	2b01      	cmp	r3, #1
 800866c:	d101      	bne.n	8008672 <HAL_PCD_EP_Open+0xb2>
 800866e:	2302      	movs	r3, #2
 8008670:	e013      	b.n	800869a <HAL_PCD_EP_Open+0xda>
 8008672:	687a      	ldr	r2, [r7, #4]
 8008674:	23a5      	movs	r3, #165	@ 0xa5
 8008676:	009b      	lsls	r3, r3, #2
 8008678:	2101      	movs	r1, #1
 800867a:	54d1      	strb	r1, [r2, r3]
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 800867c:	687b      	ldr	r3, [r7, #4]
 800867e:	681b      	ldr	r3, [r3, #0]
 8008680:	68fa      	ldr	r2, [r7, #12]
 8008682:	0011      	movs	r1, r2
 8008684:	0018      	movs	r0, r3
 8008686:	f003 fc8f 	bl	800bfa8 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800868a:	687a      	ldr	r2, [r7, #4]
 800868c:	23a5      	movs	r3, #165	@ 0xa5
 800868e:	009b      	lsls	r3, r3, #2
 8008690:	2100      	movs	r1, #0
 8008692:	54d1      	strb	r1, [r2, r3]

  return ret;
 8008694:	230b      	movs	r3, #11
 8008696:	18fb      	adds	r3, r7, r3
 8008698:	781b      	ldrb	r3, [r3, #0]
}
 800869a:	0018      	movs	r0, r3
 800869c:	46bd      	mov	sp, r7
 800869e:	b005      	add	sp, #20
 80086a0:	bd90      	pop	{r4, r7, pc}

080086a2 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80086a2:	b580      	push	{r7, lr}
 80086a4:	b086      	sub	sp, #24
 80086a6:	af00      	add	r7, sp, #0
 80086a8:	60f8      	str	r0, [r7, #12]
 80086aa:	607a      	str	r2, [r7, #4]
 80086ac:	603b      	str	r3, [r7, #0]
 80086ae:	200b      	movs	r0, #11
 80086b0:	183b      	adds	r3, r7, r0
 80086b2:	1c0a      	adds	r2, r1, #0
 80086b4:	701a      	strb	r2, [r3, #0]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80086b6:	0001      	movs	r1, r0
 80086b8:	187b      	adds	r3, r7, r1
 80086ba:	781b      	ldrb	r3, [r3, #0]
 80086bc:	2207      	movs	r2, #7
 80086be:	401a      	ands	r2, r3
 80086c0:	0013      	movs	r3, r2
 80086c2:	009b      	lsls	r3, r3, #2
 80086c4:	189b      	adds	r3, r3, r2
 80086c6:	00db      	lsls	r3, r3, #3
 80086c8:	3351      	adds	r3, #81	@ 0x51
 80086ca:	33ff      	adds	r3, #255	@ 0xff
 80086cc:	68fa      	ldr	r2, [r7, #12]
 80086ce:	18d3      	adds	r3, r2, r3
 80086d0:	3304      	adds	r3, #4
 80086d2:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 80086d4:	697b      	ldr	r3, [r7, #20]
 80086d6:	687a      	ldr	r2, [r7, #4]
 80086d8:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 80086da:	697b      	ldr	r3, [r7, #20]
 80086dc:	683a      	ldr	r2, [r7, #0]
 80086de:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 80086e0:	697b      	ldr	r3, [r7, #20]
 80086e2:	2200      	movs	r2, #0
 80086e4:	61da      	str	r2, [r3, #28]
  ep->is_in = 0U;
 80086e6:	697b      	ldr	r3, [r7, #20]
 80086e8:	2200      	movs	r2, #0
 80086ea:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 80086ec:	187b      	adds	r3, r7, r1
 80086ee:	781b      	ldrb	r3, [r3, #0]
 80086f0:	2207      	movs	r2, #7
 80086f2:	4013      	ands	r3, r2
 80086f4:	b2da      	uxtb	r2, r3
 80086f6:	697b      	ldr	r3, [r7, #20]
 80086f8:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 80086fa:	68fb      	ldr	r3, [r7, #12]
 80086fc:	681b      	ldr	r3, [r3, #0]
 80086fe:	697a      	ldr	r2, [r7, #20]
 8008700:	0011      	movs	r1, r2
 8008702:	0018      	movs	r0, r3
 8008704:	f003 ff84 	bl	800c610 <USB_EPStartXfer>

  return HAL_OK;
 8008708:	2300      	movs	r3, #0
}
 800870a:	0018      	movs	r0, r3
 800870c:	46bd      	mov	sp, r7
 800870e:	b006      	add	sp, #24
 8008710:	bd80      	pop	{r7, pc}

08008712 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 8008712:	b580      	push	{r7, lr}
 8008714:	b082      	sub	sp, #8
 8008716:	af00      	add	r7, sp, #0
 8008718:	6078      	str	r0, [r7, #4]
 800871a:	000a      	movs	r2, r1
 800871c:	1cfb      	adds	r3, r7, #3
 800871e:	701a      	strb	r2, [r3, #0]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8008720:	1cfb      	adds	r3, r7, #3
 8008722:	781b      	ldrb	r3, [r3, #0]
 8008724:	2207      	movs	r2, #7
 8008726:	401a      	ands	r2, r3
 8008728:	6878      	ldr	r0, [r7, #4]
 800872a:	23b8      	movs	r3, #184	@ 0xb8
 800872c:	0059      	lsls	r1, r3, #1
 800872e:	0013      	movs	r3, r2
 8008730:	009b      	lsls	r3, r3, #2
 8008732:	189b      	adds	r3, r3, r2
 8008734:	00db      	lsls	r3, r3, #3
 8008736:	18c3      	adds	r3, r0, r3
 8008738:	185b      	adds	r3, r3, r1
 800873a:	681b      	ldr	r3, [r3, #0]
}
 800873c:	0018      	movs	r0, r3
 800873e:	46bd      	mov	sp, r7
 8008740:	b002      	add	sp, #8
 8008742:	bd80      	pop	{r7, pc}

08008744 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8008744:	b580      	push	{r7, lr}
 8008746:	b086      	sub	sp, #24
 8008748:	af00      	add	r7, sp, #0
 800874a:	60f8      	str	r0, [r7, #12]
 800874c:	607a      	str	r2, [r7, #4]
 800874e:	603b      	str	r3, [r7, #0]
 8008750:	200b      	movs	r0, #11
 8008752:	183b      	adds	r3, r7, r0
 8008754:	1c0a      	adds	r2, r1, #0
 8008756:	701a      	strb	r2, [r3, #0]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8008758:	183b      	adds	r3, r7, r0
 800875a:	781b      	ldrb	r3, [r3, #0]
 800875c:	2207      	movs	r2, #7
 800875e:	401a      	ands	r2, r3
 8008760:	0013      	movs	r3, r2
 8008762:	009b      	lsls	r3, r3, #2
 8008764:	189b      	adds	r3, r3, r2
 8008766:	00db      	lsls	r3, r3, #3
 8008768:	3310      	adds	r3, #16
 800876a:	68fa      	ldr	r2, [r7, #12]
 800876c:	18d3      	adds	r3, r2, r3
 800876e:	3304      	adds	r3, #4
 8008770:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8008772:	697b      	ldr	r3, [r7, #20]
 8008774:	687a      	ldr	r2, [r7, #4]
 8008776:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 8008778:	697b      	ldr	r3, [r7, #20]
 800877a:	683a      	ldr	r2, [r7, #0]
 800877c:	619a      	str	r2, [r3, #24]
  ep->xfer_fill_db = 1U;
 800877e:	697b      	ldr	r3, [r7, #20]
 8008780:	2224      	movs	r2, #36	@ 0x24
 8008782:	2101      	movs	r1, #1
 8008784:	5499      	strb	r1, [r3, r2]
  ep->xfer_len_db = len;
 8008786:	697b      	ldr	r3, [r7, #20]
 8008788:	683a      	ldr	r2, [r7, #0]
 800878a:	621a      	str	r2, [r3, #32]
  ep->xfer_count = 0U;
 800878c:	697b      	ldr	r3, [r7, #20]
 800878e:	2200      	movs	r2, #0
 8008790:	61da      	str	r2, [r3, #28]
  ep->is_in = 1U;
 8008792:	697b      	ldr	r3, [r7, #20]
 8008794:	2201      	movs	r2, #1
 8008796:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8008798:	183b      	adds	r3, r7, r0
 800879a:	781b      	ldrb	r3, [r3, #0]
 800879c:	2207      	movs	r2, #7
 800879e:	4013      	ands	r3, r2
 80087a0:	b2da      	uxtb	r2, r3
 80087a2:	697b      	ldr	r3, [r7, #20]
 80087a4:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 80087a6:	68fb      	ldr	r3, [r7, #12]
 80087a8:	681b      	ldr	r3, [r3, #0]
 80087aa:	697a      	ldr	r2, [r7, #20]
 80087ac:	0011      	movs	r1, r2
 80087ae:	0018      	movs	r0, r3
 80087b0:	f003 ff2e 	bl	800c610 <USB_EPStartXfer>

  return HAL_OK;
 80087b4:	2300      	movs	r3, #0
}
 80087b6:	0018      	movs	r0, r3
 80087b8:	46bd      	mov	sp, r7
 80087ba:	b006      	add	sp, #24
 80087bc:	bd80      	pop	{r7, pc}

080087be <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80087be:	b580      	push	{r7, lr}
 80087c0:	b084      	sub	sp, #16
 80087c2:	af00      	add	r7, sp, #0
 80087c4:	6078      	str	r0, [r7, #4]
 80087c6:	000a      	movs	r2, r1
 80087c8:	1cfb      	adds	r3, r7, #3
 80087ca:	701a      	strb	r2, [r3, #0]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 80087cc:	1cfb      	adds	r3, r7, #3
 80087ce:	781b      	ldrb	r3, [r3, #0]
 80087d0:	2207      	movs	r2, #7
 80087d2:	4013      	ands	r3, r2
 80087d4:	687a      	ldr	r2, [r7, #4]
 80087d6:	7912      	ldrb	r2, [r2, #4]
 80087d8:	4293      	cmp	r3, r2
 80087da:	d901      	bls.n	80087e0 <HAL_PCD_EP_SetStall+0x22>
  {
    return HAL_ERROR;
 80087dc:	2301      	movs	r3, #1
 80087de:	e048      	b.n	8008872 <HAL_PCD_EP_SetStall+0xb4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80087e0:	1cfb      	adds	r3, r7, #3
 80087e2:	781b      	ldrb	r3, [r3, #0]
 80087e4:	b25b      	sxtb	r3, r3
 80087e6:	2b00      	cmp	r3, #0
 80087e8:	da10      	bge.n	800880c <HAL_PCD_EP_SetStall+0x4e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80087ea:	1cfb      	adds	r3, r7, #3
 80087ec:	781b      	ldrb	r3, [r3, #0]
 80087ee:	2207      	movs	r2, #7
 80087f0:	401a      	ands	r2, r3
 80087f2:	0013      	movs	r3, r2
 80087f4:	009b      	lsls	r3, r3, #2
 80087f6:	189b      	adds	r3, r3, r2
 80087f8:	00db      	lsls	r3, r3, #3
 80087fa:	3310      	adds	r3, #16
 80087fc:	687a      	ldr	r2, [r7, #4]
 80087fe:	18d3      	adds	r3, r2, r3
 8008800:	3304      	adds	r3, #4
 8008802:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8008804:	68fb      	ldr	r3, [r7, #12]
 8008806:	2201      	movs	r2, #1
 8008808:	705a      	strb	r2, [r3, #1]
 800880a:	e00e      	b.n	800882a <HAL_PCD_EP_SetStall+0x6c>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 800880c:	1cfb      	adds	r3, r7, #3
 800880e:	781a      	ldrb	r2, [r3, #0]
 8008810:	0013      	movs	r3, r2
 8008812:	009b      	lsls	r3, r3, #2
 8008814:	189b      	adds	r3, r3, r2
 8008816:	00db      	lsls	r3, r3, #3
 8008818:	3351      	adds	r3, #81	@ 0x51
 800881a:	33ff      	adds	r3, #255	@ 0xff
 800881c:	687a      	ldr	r2, [r7, #4]
 800881e:	18d3      	adds	r3, r2, r3
 8008820:	3304      	adds	r3, #4
 8008822:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8008824:	68fb      	ldr	r3, [r7, #12]
 8008826:	2200      	movs	r2, #0
 8008828:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 800882a:	68fb      	ldr	r3, [r7, #12]
 800882c:	2201      	movs	r2, #1
 800882e:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8008830:	1cfb      	adds	r3, r7, #3
 8008832:	781b      	ldrb	r3, [r3, #0]
 8008834:	2207      	movs	r2, #7
 8008836:	4013      	ands	r3, r2
 8008838:	b2da      	uxtb	r2, r3
 800883a:	68fb      	ldr	r3, [r7, #12]
 800883c:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800883e:	687a      	ldr	r2, [r7, #4]
 8008840:	23a5      	movs	r3, #165	@ 0xa5
 8008842:	009b      	lsls	r3, r3, #2
 8008844:	5cd3      	ldrb	r3, [r2, r3]
 8008846:	2b01      	cmp	r3, #1
 8008848:	d101      	bne.n	800884e <HAL_PCD_EP_SetStall+0x90>
 800884a:	2302      	movs	r3, #2
 800884c:	e011      	b.n	8008872 <HAL_PCD_EP_SetStall+0xb4>
 800884e:	687a      	ldr	r2, [r7, #4]
 8008850:	23a5      	movs	r3, #165	@ 0xa5
 8008852:	009b      	lsls	r3, r3, #2
 8008854:	2101      	movs	r1, #1
 8008856:	54d1      	strb	r1, [r2, r3]

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8008858:	687b      	ldr	r3, [r7, #4]
 800885a:	681b      	ldr	r3, [r3, #0]
 800885c:	68fa      	ldr	r2, [r7, #12]
 800885e:	0011      	movs	r1, r2
 8008860:	0018      	movs	r0, r3
 8008862:	f004 feeb 	bl	800d63c <USB_EPSetStall>

  __HAL_UNLOCK(hpcd);
 8008866:	687a      	ldr	r2, [r7, #4]
 8008868:	23a5      	movs	r3, #165	@ 0xa5
 800886a:	009b      	lsls	r3, r3, #2
 800886c:	2100      	movs	r1, #0
 800886e:	54d1      	strb	r1, [r2, r3]

  return HAL_OK;
 8008870:	2300      	movs	r3, #0
}
 8008872:	0018      	movs	r0, r3
 8008874:	46bd      	mov	sp, r7
 8008876:	b004      	add	sp, #16
 8008878:	bd80      	pop	{r7, pc}

0800887a <HAL_PCD_EP_Flush>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Flush(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800887a:	b580      	push	{r7, lr}
 800887c:	b082      	sub	sp, #8
 800887e:	af00      	add	r7, sp, #0
 8008880:	6078      	str	r0, [r7, #4]
 8008882:	000a      	movs	r2, r1
 8008884:	1cfb      	adds	r3, r7, #3
 8008886:	701a      	strb	r2, [r3, #0]
  __HAL_LOCK(hpcd);
 8008888:	687a      	ldr	r2, [r7, #4]
 800888a:	23a5      	movs	r3, #165	@ 0xa5
 800888c:	009b      	lsls	r3, r3, #2
 800888e:	5cd3      	ldrb	r3, [r2, r3]
 8008890:	2b01      	cmp	r3, #1
 8008892:	d101      	bne.n	8008898 <HAL_PCD_EP_Flush+0x1e>
 8008894:	2302      	movs	r3, #2
 8008896:	e01f      	b.n	80088d8 <HAL_PCD_EP_Flush+0x5e>
 8008898:	687a      	ldr	r2, [r7, #4]
 800889a:	23a5      	movs	r3, #165	@ 0xa5
 800889c:	009b      	lsls	r3, r3, #2
 800889e:	2101      	movs	r1, #1
 80088a0:	54d1      	strb	r1, [r2, r3]

  if ((ep_addr & 0x80U) == 0x80U)
 80088a2:	1cfb      	adds	r3, r7, #3
 80088a4:	781b      	ldrb	r3, [r3, #0]
 80088a6:	b25b      	sxtb	r3, r3
 80088a8:	2b00      	cmp	r3, #0
 80088aa:	da0a      	bge.n	80088c2 <HAL_PCD_EP_Flush+0x48>
  {
    (void)USB_FlushTxFifo(hpcd->Instance, (uint32_t)ep_addr & EP_ADDR_MSK);
 80088ac:	687b      	ldr	r3, [r7, #4]
 80088ae:	681a      	ldr	r2, [r3, #0]
 80088b0:	1cfb      	adds	r3, r7, #3
 80088b2:	781b      	ldrb	r3, [r3, #0]
 80088b4:	2107      	movs	r1, #7
 80088b6:	400b      	ands	r3, r1
 80088b8:	0019      	movs	r1, r3
 80088ba:	0010      	movs	r0, r2
 80088bc:	f003 fb60 	bl	800bf80 <USB_FlushTxFifo>
 80088c0:	e004      	b.n	80088cc <HAL_PCD_EP_Flush+0x52>
  }
  else
  {
    (void)USB_FlushRxFifo(hpcd->Instance);
 80088c2:	687b      	ldr	r3, [r7, #4]
 80088c4:	681b      	ldr	r3, [r3, #0]
 80088c6:	0018      	movs	r0, r3
 80088c8:	f003 fb64 	bl	800bf94 <USB_FlushRxFifo>
  }

  __HAL_UNLOCK(hpcd);
 80088cc:	687a      	ldr	r2, [r7, #4]
 80088ce:	23a5      	movs	r3, #165	@ 0xa5
 80088d0:	009b      	lsls	r3, r3, #2
 80088d2:	2100      	movs	r1, #0
 80088d4:	54d1      	strb	r1, [r2, r3]

  return HAL_OK;
 80088d6:	2300      	movs	r3, #0
}
 80088d8:	0018      	movs	r0, r3
 80088da:	46bd      	mov	sp, r7
 80088dc:	b002      	add	sp, #8
 80088de:	bd80      	pop	{r7, pc}

080088e0 <PCD_EP_ISR_Handler>:
  * @brief  This function handles PCD Endpoint interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_ISR_Handler(PCD_HandleTypeDef *hpcd)
{
 80088e0:	b5b0      	push	{r4, r5, r7, lr}
 80088e2:	b08e      	sub	sp, #56	@ 0x38
 80088e4:	af00      	add	r7, sp, #0
 80088e6:	6078      	str	r0, [r7, #4]
#if (USE_USB_DOUBLE_BUFFER != 1U)
  count = 0U;
#endif /* USE_USB_DOUBLE_BUFFER */

  /* stay in loop while pending interrupts */
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 80088e8:	e355      	b.n	8008f96 <PCD_EP_ISR_Handler+0x6b6>
  {
    wIstr = (uint16_t)hpcd->Instance->ISTR;
 80088ea:	687b      	ldr	r3, [r7, #4]
 80088ec:	681b      	ldr	r3, [r3, #0]
 80088ee:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80088f0:	2022      	movs	r0, #34	@ 0x22
 80088f2:	183b      	adds	r3, r7, r0
 80088f4:	801a      	strh	r2, [r3, #0]

    /* extract highest priority endpoint number */
    epindex = (uint8_t)(wIstr & USB_ISTR_IDN);
 80088f6:	183b      	adds	r3, r7, r0
 80088f8:	881b      	ldrh	r3, [r3, #0]
 80088fa:	b2da      	uxtb	r2, r3
 80088fc:	2421      	movs	r4, #33	@ 0x21
 80088fe:	193b      	adds	r3, r7, r4
 8008900:	210f      	movs	r1, #15
 8008902:	400a      	ands	r2, r1
 8008904:	701a      	strb	r2, [r3, #0]

    if (epindex == 0U)
 8008906:	193b      	adds	r3, r7, r4
 8008908:	781b      	ldrb	r3, [r3, #0]
 800890a:	2b00      	cmp	r3, #0
 800890c:	d000      	beq.n	8008910 <PCD_EP_ISR_Handler+0x30>
 800890e:	e12b      	b.n	8008b68 <PCD_EP_ISR_Handler+0x288>
    {
      /* Decode and service control endpoint interrupt */

      /* DIR bit = origin of the interrupt */
      if ((wIstr & USB_ISTR_DIR) == 0U)
 8008910:	183b      	adds	r3, r7, r0
 8008912:	881b      	ldrh	r3, [r3, #0]
 8008914:	2210      	movs	r2, #16
 8008916:	4013      	ands	r3, r2
 8008918:	d140      	bne.n	800899c <PCD_EP_ISR_Handler+0xbc>
      {
        /* DIR = 0 */

        /* DIR = 0 => IN  int */
        /* DIR = 0 implies that (EP_CTR_TX = 1) always */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 800891a:	687b      	ldr	r3, [r7, #4]
 800891c:	681b      	ldr	r3, [r3, #0]
 800891e:	681b      	ldr	r3, [r3, #0]
 8008920:	4ac5      	ldr	r2, [pc, #788]	@ (8008c38 <PCD_EP_ISR_Handler+0x358>)
 8008922:	4013      	ands	r3, r2
 8008924:	60bb      	str	r3, [r7, #8]
 8008926:	687b      	ldr	r3, [r7, #4]
 8008928:	681b      	ldr	r3, [r3, #0]
 800892a:	68ba      	ldr	r2, [r7, #8]
 800892c:	2180      	movs	r1, #128	@ 0x80
 800892e:	0209      	lsls	r1, r1, #8
 8008930:	430a      	orrs	r2, r1
 8008932:	601a      	str	r2, [r3, #0]
        ep = &hpcd->IN_ep[0];
 8008934:	687b      	ldr	r3, [r7, #4]
 8008936:	3314      	adds	r3, #20
 8008938:	637b      	str	r3, [r7, #52]	@ 0x34

        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 800893a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800893c:	781b      	ldrb	r3, [r3, #0]
 800893e:	00db      	lsls	r3, r3, #3
 8008940:	4abe      	ldr	r2, [pc, #760]	@ (8008c3c <PCD_EP_ISR_Handler+0x35c>)
 8008942:	4694      	mov	ip, r2
 8008944:	4463      	add	r3, ip
 8008946:	681b      	ldr	r3, [r3, #0]
 8008948:	0c1b      	lsrs	r3, r3, #16
 800894a:	059b      	lsls	r3, r3, #22
 800894c:	0d9a      	lsrs	r2, r3, #22
 800894e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008950:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += ep->xfer_count;
 8008952:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008954:	695a      	ldr	r2, [r3, #20]
 8008956:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008958:	69db      	ldr	r3, [r3, #28]
 800895a:	18d2      	adds	r2, r2, r3
 800895c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800895e:	615a      	str	r2, [r3, #20]

        /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataInStageCallback(hpcd, 0U);
#else
        HAL_PCD_DataInStageCallback(hpcd, 0U);
 8008960:	687b      	ldr	r3, [r7, #4]
 8008962:	2100      	movs	r1, #0
 8008964:	0018      	movs	r0, r3
 8008966:	f00c fe85 	bl	8015674 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

        if ((hpcd->USB_Address > 0U) && (ep->xfer_len == 0U))
 800896a:	687b      	ldr	r3, [r7, #4]
 800896c:	7c5b      	ldrb	r3, [r3, #17]
 800896e:	b2db      	uxtb	r3, r3
 8008970:	2b00      	cmp	r3, #0
 8008972:	d100      	bne.n	8008976 <PCD_EP_ISR_Handler+0x96>
 8008974:	e30f      	b.n	8008f96 <PCD_EP_ISR_Handler+0x6b6>
 8008976:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008978:	699b      	ldr	r3, [r3, #24]
 800897a:	2b00      	cmp	r3, #0
 800897c:	d000      	beq.n	8008980 <PCD_EP_ISR_Handler+0xa0>
 800897e:	e30a      	b.n	8008f96 <PCD_EP_ISR_Handler+0x6b6>
        {
          hpcd->Instance->DADDR = ((uint16_t)hpcd->USB_Address | USB_DADDR_EF);
 8008980:	687b      	ldr	r3, [r7, #4]
 8008982:	7c5b      	ldrb	r3, [r3, #17]
 8008984:	b2db      	uxtb	r3, r3
 8008986:	2280      	movs	r2, #128	@ 0x80
 8008988:	4252      	negs	r2, r2
 800898a:	4313      	orrs	r3, r2
 800898c:	b2da      	uxtb	r2, r3
 800898e:	687b      	ldr	r3, [r7, #4]
 8008990:	681b      	ldr	r3, [r3, #0]
 8008992:	64da      	str	r2, [r3, #76]	@ 0x4c
          hpcd->USB_Address = 0U;
 8008994:	687b      	ldr	r3, [r7, #4]
 8008996:	2200      	movs	r2, #0
 8008998:	745a      	strb	r2, [r3, #17]
 800899a:	e2fc      	b.n	8008f96 <PCD_EP_ISR_Handler+0x6b6>
      {
        /* DIR = 1 */

        /* DIR = 1 & CTR_RX => SETUP or OUT int */
        /* DIR = 1 & (CTR_TX | CTR_RX) => 2 int pending */
        ep = &hpcd->OUT_ep[0];
 800899c:	687b      	ldr	r3, [r7, #4]
 800899e:	3355      	adds	r3, #85	@ 0x55
 80089a0:	33ff      	adds	r3, #255	@ 0xff
 80089a2:	637b      	str	r3, [r7, #52]	@ 0x34
        wEPVal = (uint16_t)PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 80089a4:	687b      	ldr	r3, [r7, #4]
 80089a6:	681b      	ldr	r3, [r3, #0]
 80089a8:	681a      	ldr	r2, [r3, #0]
 80089aa:	2132      	movs	r1, #50	@ 0x32
 80089ac:	187b      	adds	r3, r7, r1
 80089ae:	801a      	strh	r2, [r3, #0]

        if ((wEPVal & USB_EP_SETUP) != 0U)
 80089b0:	187b      	adds	r3, r7, r1
 80089b2:	881a      	ldrh	r2, [r3, #0]
 80089b4:	2380      	movs	r3, #128	@ 0x80
 80089b6:	011b      	lsls	r3, r3, #4
 80089b8:	4013      	ands	r3, r2
 80089ba:	d029      	beq.n	8008a10 <PCD_EP_ISR_Handler+0x130>
        {
          /* Get SETUP Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 80089bc:	687b      	ldr	r3, [r7, #4]
 80089be:	681a      	ldr	r2, [r3, #0]
 80089c0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80089c2:	781b      	ldrb	r3, [r3, #0]
 80089c4:	0019      	movs	r1, r3
 80089c6:	0010      	movs	r0, r2
 80089c8:	f7ff fb42 	bl	8008050 <PCD_GET_EP_RX_CNT>
 80089cc:	0003      	movs	r3, r0
 80089ce:	001a      	movs	r2, r3
 80089d0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80089d2:	61da      	str	r2, [r3, #28]

          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 80089d4:	687b      	ldr	r3, [r7, #4]
 80089d6:	6818      	ldr	r0, [r3, #0]
 80089d8:	687b      	ldr	r3, [r7, #4]
 80089da:	22a7      	movs	r2, #167	@ 0xa7
 80089dc:	0092      	lsls	r2, r2, #2
 80089de:	1899      	adds	r1, r3, r2
 80089e0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80089e2:	88da      	ldrh	r2, [r3, #6]
                      ep->pmaadress, (uint16_t)ep->xfer_count);
 80089e4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80089e6:	69db      	ldr	r3, [r3, #28]
          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 80089e8:	b29b      	uxth	r3, r3
 80089ea:	f004 feff 	bl	800d7ec <USB_ReadPMA>

          /* SETUP bit kept frozen while CTR_RX = 1 */
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 80089ee:	687b      	ldr	r3, [r7, #4]
 80089f0:	681b      	ldr	r3, [r3, #0]
 80089f2:	681b      	ldr	r3, [r3, #0]
 80089f4:	4a92      	ldr	r2, [pc, #584]	@ (8008c40 <PCD_EP_ISR_Handler+0x360>)
 80089f6:	4013      	ands	r3, r2
 80089f8:	60fb      	str	r3, [r7, #12]
 80089fa:	687b      	ldr	r3, [r7, #4]
 80089fc:	681b      	ldr	r3, [r3, #0]
 80089fe:	68fa      	ldr	r2, [r7, #12]
 8008a00:	2180      	movs	r1, #128	@ 0x80
 8008a02:	430a      	orrs	r2, r1
 8008a04:	601a      	str	r2, [r3, #0]

          /* Process SETUP Packet*/
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->SetupStageCallback(hpcd);
#else
          HAL_PCD_SetupStageCallback(hpcd);
 8008a06:	687b      	ldr	r3, [r7, #4]
 8008a08:	0018      	movs	r0, r3
 8008a0a:	f00c fdaf 	bl	801556c <HAL_PCD_SetupStageCallback>
 8008a0e:	e2c2      	b.n	8008f96 <PCD_EP_ISR_Handler+0x6b6>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else if ((wEPVal & USB_EP_VTRX) != 0U)
 8008a10:	2332      	movs	r3, #50	@ 0x32
 8008a12:	18fb      	adds	r3, r7, r3
 8008a14:	2200      	movs	r2, #0
 8008a16:	5e9b      	ldrsh	r3, [r3, r2]
 8008a18:	2b00      	cmp	r3, #0
 8008a1a:	db00      	blt.n	8008a1e <PCD_EP_ISR_Handler+0x13e>
 8008a1c:	e2bb      	b.n	8008f96 <PCD_EP_ISR_Handler+0x6b6>
        {
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8008a1e:	687b      	ldr	r3, [r7, #4]
 8008a20:	681b      	ldr	r3, [r3, #0]
 8008a22:	681b      	ldr	r3, [r3, #0]
 8008a24:	4a86      	ldr	r2, [pc, #536]	@ (8008c40 <PCD_EP_ISR_Handler+0x360>)
 8008a26:	4013      	ands	r3, r2
 8008a28:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8008a2a:	687b      	ldr	r3, [r7, #4]
 8008a2c:	681b      	ldr	r3, [r3, #0]
 8008a2e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008a30:	2180      	movs	r1, #128	@ 0x80
 8008a32:	430a      	orrs	r2, r1
 8008a34:	601a      	str	r2, [r3, #0]

          /* Get Control Data OUT Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8008a36:	687b      	ldr	r3, [r7, #4]
 8008a38:	681a      	ldr	r2, [r3, #0]
 8008a3a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008a3c:	781b      	ldrb	r3, [r3, #0]
 8008a3e:	0019      	movs	r1, r3
 8008a40:	0010      	movs	r0, r2
 8008a42:	f7ff fb05 	bl	8008050 <PCD_GET_EP_RX_CNT>
 8008a46:	0003      	movs	r3, r0
 8008a48:	001a      	movs	r2, r3
 8008a4a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008a4c:	61da      	str	r2, [r3, #28]

          if ((ep->xfer_count != 0U) && (ep->xfer_buff != 0U))
 8008a4e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008a50:	69db      	ldr	r3, [r3, #28]
 8008a52:	2b00      	cmp	r3, #0
 8008a54:	d01a      	beq.n	8008a8c <PCD_EP_ISR_Handler+0x1ac>
 8008a56:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008a58:	695b      	ldr	r3, [r3, #20]
 8008a5a:	2b00      	cmp	r3, #0
 8008a5c:	d016      	beq.n	8008a8c <PCD_EP_ISR_Handler+0x1ac>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 8008a5e:	687b      	ldr	r3, [r7, #4]
 8008a60:	6818      	ldr	r0, [r3, #0]
 8008a62:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008a64:	6959      	ldr	r1, [r3, #20]
 8008a66:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008a68:	88da      	ldrh	r2, [r3, #6]
                        ep->pmaadress, (uint16_t)ep->xfer_count);
 8008a6a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008a6c:	69db      	ldr	r3, [r3, #28]
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 8008a6e:	b29b      	uxth	r3, r3
 8008a70:	f004 febc 	bl	800d7ec <USB_ReadPMA>

            ep->xfer_buff += ep->xfer_count;
 8008a74:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008a76:	695a      	ldr	r2, [r3, #20]
 8008a78:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008a7a:	69db      	ldr	r3, [r3, #28]
 8008a7c:	18d2      	adds	r2, r2, r3
 8008a7e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008a80:	615a      	str	r2, [r3, #20]

            /* Process Control Data OUT Packet */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataOutStageCallback(hpcd, 0U);
#else
            HAL_PCD_DataOutStageCallback(hpcd, 0U);
 8008a82:	687b      	ldr	r3, [r7, #4]
 8008a84:	2100      	movs	r1, #0
 8008a86:	0018      	movs	r0, r3
 8008a88:	f00c fe9c 	bl	80157c4 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }

          wEPVal = (uint16_t)PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 8008a8c:	687b      	ldr	r3, [r7, #4]
 8008a8e:	681b      	ldr	r3, [r3, #0]
 8008a90:	681a      	ldr	r2, [r3, #0]
 8008a92:	2132      	movs	r1, #50	@ 0x32
 8008a94:	187b      	adds	r3, r7, r1
 8008a96:	801a      	strh	r2, [r3, #0]

          if (((wEPVal & USB_EP_SETUP) == 0U) && ((wEPVal & USB_EP_RX_STRX) != USB_EP_RX_VALID))
 8008a98:	187b      	adds	r3, r7, r1
 8008a9a:	881a      	ldrh	r2, [r3, #0]
 8008a9c:	2380      	movs	r3, #128	@ 0x80
 8008a9e:	011b      	lsls	r3, r3, #4
 8008aa0:	4013      	ands	r3, r2
 8008aa2:	d000      	beq.n	8008aa6 <PCD_EP_ISR_Handler+0x1c6>
 8008aa4:	e277      	b.n	8008f96 <PCD_EP_ISR_Handler+0x6b6>
 8008aa6:	187b      	adds	r3, r7, r1
 8008aa8:	881a      	ldrh	r2, [r3, #0]
 8008aaa:	23c0      	movs	r3, #192	@ 0xc0
 8008aac:	019b      	lsls	r3, r3, #6
 8008aae:	401a      	ands	r2, r3
 8008ab0:	23c0      	movs	r3, #192	@ 0xc0
 8008ab2:	019b      	lsls	r3, r3, #6
 8008ab4:	429a      	cmp	r2, r3
 8008ab6:	d100      	bne.n	8008aba <PCD_EP_ISR_Handler+0x1da>
 8008ab8:	e26d      	b.n	8008f96 <PCD_EP_ISR_Handler+0x6b6>
          {
            PCD_SET_EP_RX_CNT(hpcd->Instance, PCD_ENDP0, ep->maxpacket);
 8008aba:	4b60      	ldr	r3, [pc, #384]	@ (8008c3c <PCD_EP_ISR_Handler+0x35c>)
 8008abc:	685a      	ldr	r2, [r3, #4]
 8008abe:	4b5f      	ldr	r3, [pc, #380]	@ (8008c3c <PCD_EP_ISR_Handler+0x35c>)
 8008ac0:	0192      	lsls	r2, r2, #6
 8008ac2:	0992      	lsrs	r2, r2, #6
 8008ac4:	605a      	str	r2, [r3, #4]
 8008ac6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008ac8:	691b      	ldr	r3, [r3, #16]
 8008aca:	2b3e      	cmp	r3, #62	@ 0x3e
 8008acc:	d916      	bls.n	8008afc <PCD_EP_ISR_Handler+0x21c>
 8008ace:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008ad0:	691b      	ldr	r3, [r3, #16]
 8008ad2:	095b      	lsrs	r3, r3, #5
 8008ad4:	617b      	str	r3, [r7, #20]
 8008ad6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008ad8:	691b      	ldr	r3, [r3, #16]
 8008ada:	221f      	movs	r2, #31
 8008adc:	4013      	ands	r3, r2
 8008ade:	d102      	bne.n	8008ae6 <PCD_EP_ISR_Handler+0x206>
 8008ae0:	697b      	ldr	r3, [r7, #20]
 8008ae2:	3b01      	subs	r3, #1
 8008ae4:	617b      	str	r3, [r7, #20]
 8008ae6:	4b55      	ldr	r3, [pc, #340]	@ (8008c3c <PCD_EP_ISR_Handler+0x35c>)
 8008ae8:	685a      	ldr	r2, [r3, #4]
 8008aea:	697b      	ldr	r3, [r7, #20]
 8008aec:	069b      	lsls	r3, r3, #26
 8008aee:	431a      	orrs	r2, r3
 8008af0:	4b52      	ldr	r3, [pc, #328]	@ (8008c3c <PCD_EP_ISR_Handler+0x35c>)
 8008af2:	2180      	movs	r1, #128	@ 0x80
 8008af4:	0609      	lsls	r1, r1, #24
 8008af6:	430a      	orrs	r2, r1
 8008af8:	605a      	str	r2, [r3, #4]
 8008afa:	e01e      	b.n	8008b3a <PCD_EP_ISR_Handler+0x25a>
 8008afc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008afe:	691b      	ldr	r3, [r3, #16]
 8008b00:	2b00      	cmp	r3, #0
 8008b02:	d107      	bne.n	8008b14 <PCD_EP_ISR_Handler+0x234>
 8008b04:	4b4d      	ldr	r3, [pc, #308]	@ (8008c3c <PCD_EP_ISR_Handler+0x35c>)
 8008b06:	685a      	ldr	r2, [r3, #4]
 8008b08:	4b4c      	ldr	r3, [pc, #304]	@ (8008c3c <PCD_EP_ISR_Handler+0x35c>)
 8008b0a:	2180      	movs	r1, #128	@ 0x80
 8008b0c:	0609      	lsls	r1, r1, #24
 8008b0e:	430a      	orrs	r2, r1
 8008b10:	605a      	str	r2, [r3, #4]
 8008b12:	e012      	b.n	8008b3a <PCD_EP_ISR_Handler+0x25a>
 8008b14:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008b16:	691b      	ldr	r3, [r3, #16]
 8008b18:	085b      	lsrs	r3, r3, #1
 8008b1a:	617b      	str	r3, [r7, #20]
 8008b1c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008b1e:	691b      	ldr	r3, [r3, #16]
 8008b20:	2201      	movs	r2, #1
 8008b22:	4013      	ands	r3, r2
 8008b24:	d002      	beq.n	8008b2c <PCD_EP_ISR_Handler+0x24c>
 8008b26:	697b      	ldr	r3, [r7, #20]
 8008b28:	3301      	adds	r3, #1
 8008b2a:	617b      	str	r3, [r7, #20]
 8008b2c:	4b43      	ldr	r3, [pc, #268]	@ (8008c3c <PCD_EP_ISR_Handler+0x35c>)
 8008b2e:	6859      	ldr	r1, [r3, #4]
 8008b30:	697b      	ldr	r3, [r7, #20]
 8008b32:	069a      	lsls	r2, r3, #26
 8008b34:	4b41      	ldr	r3, [pc, #260]	@ (8008c3c <PCD_EP_ISR_Handler+0x35c>)
 8008b36:	430a      	orrs	r2, r1
 8008b38:	605a      	str	r2, [r3, #4]
            PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_VALID);
 8008b3a:	687b      	ldr	r3, [r7, #4]
 8008b3c:	681b      	ldr	r3, [r3, #0]
 8008b3e:	681b      	ldr	r3, [r3, #0]
 8008b40:	4a40      	ldr	r2, [pc, #256]	@ (8008c44 <PCD_EP_ISR_Handler+0x364>)
 8008b42:	4013      	ands	r3, r2
 8008b44:	613b      	str	r3, [r7, #16]
 8008b46:	693b      	ldr	r3, [r7, #16]
 8008b48:	2280      	movs	r2, #128	@ 0x80
 8008b4a:	0152      	lsls	r2, r2, #5
 8008b4c:	4053      	eors	r3, r2
 8008b4e:	613b      	str	r3, [r7, #16]
 8008b50:	693b      	ldr	r3, [r7, #16]
 8008b52:	2280      	movs	r2, #128	@ 0x80
 8008b54:	0192      	lsls	r2, r2, #6
 8008b56:	4053      	eors	r3, r2
 8008b58:	613b      	str	r3, [r7, #16]
 8008b5a:	687b      	ldr	r3, [r7, #4]
 8008b5c:	681b      	ldr	r3, [r3, #0]
 8008b5e:	693a      	ldr	r2, [r7, #16]
 8008b60:	4939      	ldr	r1, [pc, #228]	@ (8008c48 <PCD_EP_ISR_Handler+0x368>)
 8008b62:	430a      	orrs	r2, r1
 8008b64:	601a      	str	r2, [r3, #0]
 8008b66:	e216      	b.n	8008f96 <PCD_EP_ISR_Handler+0x6b6>
    }
    else
    {
      /* Decode and service non control endpoints interrupt */
      /* process related endpoint register */
      wEPVal = (uint16_t)PCD_GET_ENDPOINT(hpcd->Instance, epindex);
 8008b68:	687b      	ldr	r3, [r7, #4]
 8008b6a:	681b      	ldr	r3, [r3, #0]
 8008b6c:	001a      	movs	r2, r3
 8008b6e:	2121      	movs	r1, #33	@ 0x21
 8008b70:	187b      	adds	r3, r7, r1
 8008b72:	781b      	ldrb	r3, [r3, #0]
 8008b74:	009b      	lsls	r3, r3, #2
 8008b76:	18d3      	adds	r3, r2, r3
 8008b78:	681a      	ldr	r2, [r3, #0]
 8008b7a:	2032      	movs	r0, #50	@ 0x32
 8008b7c:	183b      	adds	r3, r7, r0
 8008b7e:	801a      	strh	r2, [r3, #0]

      if ((wEPVal & USB_EP_VTRX) != 0U)
 8008b80:	183b      	adds	r3, r7, r0
 8008b82:	2200      	movs	r2, #0
 8008b84:	5e9b      	ldrsh	r3, [r3, r2]
 8008b86:	2b00      	cmp	r3, #0
 8008b88:	db00      	blt.n	8008b8c <PCD_EP_ISR_Handler+0x2ac>
 8008b8a:	e0e0      	b.n	8008d4e <PCD_EP_ISR_Handler+0x46e>
      {
        /* clear int flag */
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, epindex);
 8008b8c:	687b      	ldr	r3, [r7, #4]
 8008b8e:	681b      	ldr	r3, [r3, #0]
 8008b90:	001a      	movs	r2, r3
 8008b92:	187b      	adds	r3, r7, r1
 8008b94:	781b      	ldrb	r3, [r3, #0]
 8008b96:	009b      	lsls	r3, r3, #2
 8008b98:	18d3      	adds	r3, r2, r3
 8008b9a:	681b      	ldr	r3, [r3, #0]
 8008b9c:	4a28      	ldr	r2, [pc, #160]	@ (8008c40 <PCD_EP_ISR_Handler+0x360>)
 8008b9e:	4013      	ands	r3, r2
 8008ba0:	61fb      	str	r3, [r7, #28]
 8008ba2:	687b      	ldr	r3, [r7, #4]
 8008ba4:	681b      	ldr	r3, [r3, #0]
 8008ba6:	001a      	movs	r2, r3
 8008ba8:	0008      	movs	r0, r1
 8008baa:	187b      	adds	r3, r7, r1
 8008bac:	781b      	ldrb	r3, [r3, #0]
 8008bae:	009b      	lsls	r3, r3, #2
 8008bb0:	18d3      	adds	r3, r2, r3
 8008bb2:	69fa      	ldr	r2, [r7, #28]
 8008bb4:	2180      	movs	r1, #128	@ 0x80
 8008bb6:	430a      	orrs	r2, r1
 8008bb8:	601a      	str	r2, [r3, #0]
        ep = &hpcd->OUT_ep[epindex];
 8008bba:	183b      	adds	r3, r7, r0
 8008bbc:	781a      	ldrb	r2, [r3, #0]
 8008bbe:	0013      	movs	r3, r2
 8008bc0:	009b      	lsls	r3, r3, #2
 8008bc2:	189b      	adds	r3, r3, r2
 8008bc4:	00db      	lsls	r3, r3, #3
 8008bc6:	3351      	adds	r3, #81	@ 0x51
 8008bc8:	33ff      	adds	r3, #255	@ 0xff
 8008bca:	687a      	ldr	r2, [r7, #4]
 8008bcc:	18d3      	adds	r3, r2, r3
 8008bce:	3304      	adds	r3, #4
 8008bd0:	637b      	str	r3, [r7, #52]	@ 0x34

        /* OUT Single Buffering */
        if (ep->doublebuffer == 0U)
 8008bd2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008bd4:	7b1b      	ldrb	r3, [r3, #12]
 8008bd6:	2b00      	cmp	r3, #0
 8008bd8:	d11c      	bne.n	8008c14 <PCD_EP_ISR_Handler+0x334>
        {
          count = (uint16_t)PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8008bda:	687b      	ldr	r3, [r7, #4]
 8008bdc:	681a      	ldr	r2, [r3, #0]
 8008bde:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008be0:	781b      	ldrb	r3, [r3, #0]
 8008be2:	2524      	movs	r5, #36	@ 0x24
 8008be4:	197c      	adds	r4, r7, r5
 8008be6:	0019      	movs	r1, r3
 8008be8:	0010      	movs	r0, r2
 8008bea:	f7ff fa31 	bl	8008050 <PCD_GET_EP_RX_CNT>
 8008bee:	0003      	movs	r3, r0
 8008bf0:	8023      	strh	r3, [r4, #0]

          if (count != 0U)
 8008bf2:	002c      	movs	r4, r5
 8008bf4:	193b      	adds	r3, r7, r4
 8008bf6:	881b      	ldrh	r3, [r3, #0]
 8008bf8:	2b00      	cmp	r3, #0
 8008bfa:	d100      	bne.n	8008bfe <PCD_EP_ISR_Handler+0x31e>
 8008bfc:	e07f      	b.n	8008cfe <PCD_EP_ISR_Handler+0x41e>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, count);
 8008bfe:	687b      	ldr	r3, [r7, #4]
 8008c00:	6818      	ldr	r0, [r3, #0]
 8008c02:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008c04:	6959      	ldr	r1, [r3, #20]
 8008c06:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008c08:	88da      	ldrh	r2, [r3, #6]
 8008c0a:	193b      	adds	r3, r7, r4
 8008c0c:	881b      	ldrh	r3, [r3, #0]
 8008c0e:	f004 fded 	bl	800d7ec <USB_ReadPMA>
 8008c12:	e074      	b.n	8008cfe <PCD_EP_ISR_Handler+0x41e>
        }
#if (USE_USB_DOUBLE_BUFFER == 1U)
        else
        {
          /* manage double buffer bulk out */
          if (ep->type == EP_TYPE_BULK)
 8008c14:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008c16:	78db      	ldrb	r3, [r3, #3]
 8008c18:	2b02      	cmp	r3, #2
 8008c1a:	d117      	bne.n	8008c4c <PCD_EP_ISR_Handler+0x36c>
          {
            count = HAL_PCD_EP_DB_Receive(hpcd, ep, wEPVal);
 8008c1c:	2324      	movs	r3, #36	@ 0x24
 8008c1e:	18fc      	adds	r4, r7, r3
 8008c20:	2332      	movs	r3, #50	@ 0x32
 8008c22:	18fb      	adds	r3, r7, r3
 8008c24:	881a      	ldrh	r2, [r3, #0]
 8008c26:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8008c28:	687b      	ldr	r3, [r7, #4]
 8008c2a:	0018      	movs	r0, r3
 8008c2c:	f000 f9c8 	bl	8008fc0 <HAL_PCD_EP_DB_Receive>
 8008c30:	0003      	movs	r3, r0
 8008c32:	8023      	strh	r3, [r4, #0]
 8008c34:	e063      	b.n	8008cfe <PCD_EP_ISR_Handler+0x41e>
 8008c36:	46c0      	nop			@ (mov r8, r8)
 8008c38:	07ff8f0f 	.word	0x07ff8f0f
 8008c3c:	40009800 	.word	0x40009800
 8008c40:	07ff0f8f 	.word	0x07ff0f8f
 8008c44:	07ffbf8f 	.word	0x07ffbf8f
 8008c48:	00008080 	.word	0x00008080
          }
          else /* manage double buffer iso out */
          {
            /* free EP OUT Buffer */
            PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8008c4c:	687b      	ldr	r3, [r7, #4]
 8008c4e:	681b      	ldr	r3, [r3, #0]
 8008c50:	001a      	movs	r2, r3
 8008c52:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008c54:	781b      	ldrb	r3, [r3, #0]
 8008c56:	009b      	lsls	r3, r3, #2
 8008c58:	18d3      	adds	r3, r2, r3
 8008c5a:	681b      	ldr	r3, [r3, #0]
 8008c5c:	4ad4      	ldr	r2, [pc, #848]	@ (8008fb0 <PCD_EP_ISR_Handler+0x6d0>)
 8008c5e:	4013      	ands	r3, r2
 8008c60:	61bb      	str	r3, [r7, #24]
 8008c62:	687b      	ldr	r3, [r7, #4]
 8008c64:	681b      	ldr	r3, [r3, #0]
 8008c66:	001a      	movs	r2, r3
 8008c68:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008c6a:	781b      	ldrb	r3, [r3, #0]
 8008c6c:	009b      	lsls	r3, r3, #2
 8008c6e:	18d3      	adds	r3, r2, r3
 8008c70:	69ba      	ldr	r2, [r7, #24]
 8008c72:	49d0      	ldr	r1, [pc, #832]	@ (8008fb4 <PCD_EP_ISR_Handler+0x6d4>)
 8008c74:	430a      	orrs	r2, r1
 8008c76:	601a      	str	r2, [r3, #0]

            if ((PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX) != 0U)
 8008c78:	687b      	ldr	r3, [r7, #4]
 8008c7a:	681b      	ldr	r3, [r3, #0]
 8008c7c:	001a      	movs	r2, r3
 8008c7e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008c80:	781b      	ldrb	r3, [r3, #0]
 8008c82:	009b      	lsls	r3, r3, #2
 8008c84:	18d3      	adds	r3, r2, r3
 8008c86:	681a      	ldr	r2, [r3, #0]
 8008c88:	2380      	movs	r3, #128	@ 0x80
 8008c8a:	01db      	lsls	r3, r3, #7
 8008c8c:	4013      	ands	r3, r2
 8008c8e:	d01b      	beq.n	8008cc8 <PCD_EP_ISR_Handler+0x3e8>
            {
              /* read from endpoint BUF0Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8008c90:	687b      	ldr	r3, [r7, #4]
 8008c92:	681a      	ldr	r2, [r3, #0]
 8008c94:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008c96:	781b      	ldrb	r3, [r3, #0]
 8008c98:	2524      	movs	r5, #36	@ 0x24
 8008c9a:	197c      	adds	r4, r7, r5
 8008c9c:	0019      	movs	r1, r3
 8008c9e:	0010      	movs	r0, r2
 8008ca0:	f7ff f9f8 	bl	8008094 <PCD_GET_EP_DBUF0_CNT>
 8008ca4:	0003      	movs	r3, r0
 8008ca6:	8023      	strh	r3, [r4, #0]

              if (count != 0U)
 8008ca8:	002c      	movs	r4, r5
 8008caa:	193b      	adds	r3, r7, r4
 8008cac:	881b      	ldrh	r3, [r3, #0]
 8008cae:	2b00      	cmp	r3, #0
 8008cb0:	d025      	beq.n	8008cfe <PCD_EP_ISR_Handler+0x41e>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 8008cb2:	687b      	ldr	r3, [r7, #4]
 8008cb4:	6818      	ldr	r0, [r3, #0]
 8008cb6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008cb8:	6959      	ldr	r1, [r3, #20]
 8008cba:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008cbc:	891a      	ldrh	r2, [r3, #8]
 8008cbe:	193b      	adds	r3, r7, r4
 8008cc0:	881b      	ldrh	r3, [r3, #0]
 8008cc2:	f004 fd93 	bl	800d7ec <USB_ReadPMA>
 8008cc6:	e01a      	b.n	8008cfe <PCD_EP_ISR_Handler+0x41e>
              }
            }
            else
            {
              /* read from endpoint BUF1Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8008cc8:	687b      	ldr	r3, [r7, #4]
 8008cca:	681a      	ldr	r2, [r3, #0]
 8008ccc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008cce:	781b      	ldrb	r3, [r3, #0]
 8008cd0:	2524      	movs	r5, #36	@ 0x24
 8008cd2:	197c      	adds	r4, r7, r5
 8008cd4:	0019      	movs	r1, r3
 8008cd6:	0010      	movs	r0, r2
 8008cd8:	f7ff f9fe 	bl	80080d8 <PCD_GET_EP_DBUF1_CNT>
 8008cdc:	0003      	movs	r3, r0
 8008cde:	8023      	strh	r3, [r4, #0]

              if (count != 0U)
 8008ce0:	002c      	movs	r4, r5
 8008ce2:	193b      	adds	r3, r7, r4
 8008ce4:	881b      	ldrh	r3, [r3, #0]
 8008ce6:	2b00      	cmp	r3, #0
 8008ce8:	d009      	beq.n	8008cfe <PCD_EP_ISR_Handler+0x41e>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 8008cea:	687b      	ldr	r3, [r7, #4]
 8008cec:	6818      	ldr	r0, [r3, #0]
 8008cee:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008cf0:	6959      	ldr	r1, [r3, #20]
 8008cf2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008cf4:	895a      	ldrh	r2, [r3, #10]
 8008cf6:	193b      	adds	r3, r7, r4
 8008cf8:	881b      	ldrh	r3, [r3, #0]
 8008cfa:	f004 fd77 	bl	800d7ec <USB_ReadPMA>
          }
        }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

        /* multi-packet on the NON control OUT endpoint */
        ep->xfer_count += count;
 8008cfe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008d00:	69da      	ldr	r2, [r3, #28]
 8008d02:	2124      	movs	r1, #36	@ 0x24
 8008d04:	187b      	adds	r3, r7, r1
 8008d06:	881b      	ldrh	r3, [r3, #0]
 8008d08:	18d2      	adds	r2, r2, r3
 8008d0a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008d0c:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += count;
 8008d0e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008d10:	695a      	ldr	r2, [r3, #20]
 8008d12:	187b      	adds	r3, r7, r1
 8008d14:	881b      	ldrh	r3, [r3, #0]
 8008d16:	18d2      	adds	r2, r2, r3
 8008d18:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008d1a:	615a      	str	r2, [r3, #20]

        if ((ep->xfer_len == 0U) || (count < ep->maxpacket))
 8008d1c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008d1e:	699b      	ldr	r3, [r3, #24]
 8008d20:	2b00      	cmp	r3, #0
 8008d22:	d005      	beq.n	8008d30 <PCD_EP_ISR_Handler+0x450>
 8008d24:	187b      	adds	r3, r7, r1
 8008d26:	881a      	ldrh	r2, [r3, #0]
 8008d28:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008d2a:	691b      	ldr	r3, [r3, #16]
 8008d2c:	429a      	cmp	r2, r3
 8008d2e:	d207      	bcs.n	8008d40 <PCD_EP_ISR_Handler+0x460>
        {
          /* RX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataOutStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataOutStageCallback(hpcd, ep->num);
 8008d30:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008d32:	781a      	ldrb	r2, [r3, #0]
 8008d34:	687b      	ldr	r3, [r7, #4]
 8008d36:	0011      	movs	r1, r2
 8008d38:	0018      	movs	r0, r3
 8008d3a:	f00c fd43 	bl	80157c4 <HAL_PCD_DataOutStageCallback>
 8008d3e:	e006      	b.n	8008d4e <PCD_EP_ISR_Handler+0x46e>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          (void)USB_EPStartXfer(hpcd->Instance, ep);
 8008d40:	687b      	ldr	r3, [r7, #4]
 8008d42:	681b      	ldr	r3, [r3, #0]
 8008d44:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8008d46:	0011      	movs	r1, r2
 8008d48:	0018      	movs	r0, r3
 8008d4a:	f003 fc61 	bl	800c610 <USB_EPStartXfer>
        }
      }

      if ((wEPVal & USB_EP_VTTX) != 0U)
 8008d4e:	2032      	movs	r0, #50	@ 0x32
 8008d50:	183b      	adds	r3, r7, r0
 8008d52:	881b      	ldrh	r3, [r3, #0]
 8008d54:	2280      	movs	r2, #128	@ 0x80
 8008d56:	4013      	ands	r3, r2
 8008d58:	d100      	bne.n	8008d5c <PCD_EP_ISR_Handler+0x47c>
 8008d5a:	e11c      	b.n	8008f96 <PCD_EP_ISR_Handler+0x6b6>
      {
        ep = &hpcd->IN_ep[epindex];
 8008d5c:	2121      	movs	r1, #33	@ 0x21
 8008d5e:	187b      	adds	r3, r7, r1
 8008d60:	781a      	ldrb	r2, [r3, #0]
 8008d62:	0013      	movs	r3, r2
 8008d64:	009b      	lsls	r3, r3, #2
 8008d66:	189b      	adds	r3, r3, r2
 8008d68:	00db      	lsls	r3, r3, #3
 8008d6a:	3310      	adds	r3, #16
 8008d6c:	687a      	ldr	r2, [r7, #4]
 8008d6e:	18d3      	adds	r3, r2, r3
 8008d70:	3304      	adds	r3, #4
 8008d72:	637b      	str	r3, [r7, #52]	@ 0x34

        /* clear int flag */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 8008d74:	687b      	ldr	r3, [r7, #4]
 8008d76:	681b      	ldr	r3, [r3, #0]
 8008d78:	001a      	movs	r2, r3
 8008d7a:	187b      	adds	r3, r7, r1
 8008d7c:	781b      	ldrb	r3, [r3, #0]
 8008d7e:	009b      	lsls	r3, r3, #2
 8008d80:	18d3      	adds	r3, r2, r3
 8008d82:	681b      	ldr	r3, [r3, #0]
 8008d84:	4a8c      	ldr	r2, [pc, #560]	@ (8008fb8 <PCD_EP_ISR_Handler+0x6d8>)
 8008d86:	4013      	ands	r3, r2
 8008d88:	62bb      	str	r3, [r7, #40]	@ 0x28
 8008d8a:	687b      	ldr	r3, [r7, #4]
 8008d8c:	681b      	ldr	r3, [r3, #0]
 8008d8e:	001a      	movs	r2, r3
 8008d90:	187b      	adds	r3, r7, r1
 8008d92:	781b      	ldrb	r3, [r3, #0]
 8008d94:	009b      	lsls	r3, r3, #2
 8008d96:	18d3      	adds	r3, r2, r3
 8008d98:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8008d9a:	2180      	movs	r1, #128	@ 0x80
 8008d9c:	0209      	lsls	r1, r1, #8
 8008d9e:	430a      	orrs	r2, r1
 8008da0:	601a      	str	r2, [r3, #0]

        if (ep->type == EP_TYPE_ISOC)
 8008da2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008da4:	78db      	ldrb	r3, [r3, #3]
 8008da6:	2b01      	cmp	r3, #1
 8008da8:	d000      	beq.n	8008dac <PCD_EP_ISR_Handler+0x4cc>
 8008daa:	e0a3      	b.n	8008ef4 <PCD_EP_ISR_Handler+0x614>
        {
          ep->xfer_len = 0U;
 8008dac:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008dae:	2200      	movs	r2, #0
 8008db0:	619a      	str	r2, [r3, #24]

#if (USE_USB_DOUBLE_BUFFER == 1U)
          if (ep->doublebuffer != 0U)
 8008db2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008db4:	7b1b      	ldrb	r3, [r3, #12]
 8008db6:	2b00      	cmp	r3, #0
 8008db8:	d100      	bne.n	8008dbc <PCD_EP_ISR_Handler+0x4dc>
 8008dba:	e093      	b.n	8008ee4 <PCD_EP_ISR_Handler+0x604>
          {
            if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8008dbc:	183b      	adds	r3, r7, r0
 8008dbe:	881b      	ldrh	r3, [r3, #0]
 8008dc0:	2240      	movs	r2, #64	@ 0x40
 8008dc2:	4013      	ands	r3, r2
 8008dc4:	d047      	beq.n	8008e56 <PCD_EP_ISR_Handler+0x576>
            {
              PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8008dc6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008dc8:	785b      	ldrb	r3, [r3, #1]
 8008dca:	2b00      	cmp	r3, #0
 8008dcc:	d121      	bne.n	8008e12 <PCD_EP_ISR_Handler+0x532>
 8008dce:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008dd0:	781b      	ldrb	r3, [r3, #0]
 8008dd2:	00db      	lsls	r3, r3, #3
 8008dd4:	4a79      	ldr	r2, [pc, #484]	@ (8008fbc <PCD_EP_ISR_Handler+0x6dc>)
 8008dd6:	4694      	mov	ip, r2
 8008dd8:	4463      	add	r3, ip
 8008dda:	681a      	ldr	r2, [r3, #0]
 8008ddc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008dde:	781b      	ldrb	r3, [r3, #0]
 8008de0:	00db      	lsls	r3, r3, #3
 8008de2:	4976      	ldr	r1, [pc, #472]	@ (8008fbc <PCD_EP_ISR_Handler+0x6dc>)
 8008de4:	468c      	mov	ip, r1
 8008de6:	4463      	add	r3, ip
 8008de8:	0192      	lsls	r2, r2, #6
 8008dea:	0992      	lsrs	r2, r2, #6
 8008dec:	601a      	str	r2, [r3, #0]
 8008dee:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008df0:	781b      	ldrb	r3, [r3, #0]
 8008df2:	00db      	lsls	r3, r3, #3
 8008df4:	4a71      	ldr	r2, [pc, #452]	@ (8008fbc <PCD_EP_ISR_Handler+0x6dc>)
 8008df6:	4694      	mov	ip, r2
 8008df8:	4463      	add	r3, ip
 8008dfa:	681a      	ldr	r2, [r3, #0]
 8008dfc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008dfe:	781b      	ldrb	r3, [r3, #0]
 8008e00:	00db      	lsls	r3, r3, #3
 8008e02:	496e      	ldr	r1, [pc, #440]	@ (8008fbc <PCD_EP_ISR_Handler+0x6dc>)
 8008e04:	468c      	mov	ip, r1
 8008e06:	4463      	add	r3, ip
 8008e08:	2180      	movs	r1, #128	@ 0x80
 8008e0a:	0609      	lsls	r1, r1, #24
 8008e0c:	430a      	orrs	r2, r1
 8008e0e:	601a      	str	r2, [r3, #0]
 8008e10:	e068      	b.n	8008ee4 <PCD_EP_ISR_Handler+0x604>
 8008e12:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008e14:	785b      	ldrb	r3, [r3, #1]
 8008e16:	2b01      	cmp	r3, #1
 8008e18:	d164      	bne.n	8008ee4 <PCD_EP_ISR_Handler+0x604>
 8008e1a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008e1c:	781b      	ldrb	r3, [r3, #0]
 8008e1e:	00db      	lsls	r3, r3, #3
 8008e20:	4a66      	ldr	r2, [pc, #408]	@ (8008fbc <PCD_EP_ISR_Handler+0x6dc>)
 8008e22:	4694      	mov	ip, r2
 8008e24:	4463      	add	r3, ip
 8008e26:	681a      	ldr	r2, [r3, #0]
 8008e28:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008e2a:	781b      	ldrb	r3, [r3, #0]
 8008e2c:	00db      	lsls	r3, r3, #3
 8008e2e:	4963      	ldr	r1, [pc, #396]	@ (8008fbc <PCD_EP_ISR_Handler+0x6dc>)
 8008e30:	468c      	mov	ip, r1
 8008e32:	4463      	add	r3, ip
 8008e34:	0412      	lsls	r2, r2, #16
 8008e36:	0c12      	lsrs	r2, r2, #16
 8008e38:	601a      	str	r2, [r3, #0]
 8008e3a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008e3c:	781b      	ldrb	r3, [r3, #0]
 8008e3e:	00db      	lsls	r3, r3, #3
 8008e40:	4a5e      	ldr	r2, [pc, #376]	@ (8008fbc <PCD_EP_ISR_Handler+0x6dc>)
 8008e42:	189a      	adds	r2, r3, r2
 8008e44:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008e46:	781b      	ldrb	r3, [r3, #0]
 8008e48:	00db      	lsls	r3, r3, #3
 8008e4a:	495c      	ldr	r1, [pc, #368]	@ (8008fbc <PCD_EP_ISR_Handler+0x6dc>)
 8008e4c:	468c      	mov	ip, r1
 8008e4e:	4463      	add	r3, ip
 8008e50:	6812      	ldr	r2, [r2, #0]
 8008e52:	601a      	str	r2, [r3, #0]
 8008e54:	e046      	b.n	8008ee4 <PCD_EP_ISR_Handler+0x604>
            }
            else
            {
              PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8008e56:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008e58:	785b      	ldrb	r3, [r3, #1]
 8008e5a:	2b00      	cmp	r3, #0
 8008e5c:	d121      	bne.n	8008ea2 <PCD_EP_ISR_Handler+0x5c2>
 8008e5e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008e60:	781b      	ldrb	r3, [r3, #0]
 8008e62:	00db      	lsls	r3, r3, #3
 8008e64:	4a55      	ldr	r2, [pc, #340]	@ (8008fbc <PCD_EP_ISR_Handler+0x6dc>)
 8008e66:	4694      	mov	ip, r2
 8008e68:	4463      	add	r3, ip
 8008e6a:	685a      	ldr	r2, [r3, #4]
 8008e6c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008e6e:	781b      	ldrb	r3, [r3, #0]
 8008e70:	00db      	lsls	r3, r3, #3
 8008e72:	4952      	ldr	r1, [pc, #328]	@ (8008fbc <PCD_EP_ISR_Handler+0x6dc>)
 8008e74:	468c      	mov	ip, r1
 8008e76:	4463      	add	r3, ip
 8008e78:	0192      	lsls	r2, r2, #6
 8008e7a:	0992      	lsrs	r2, r2, #6
 8008e7c:	605a      	str	r2, [r3, #4]
 8008e7e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008e80:	781b      	ldrb	r3, [r3, #0]
 8008e82:	00db      	lsls	r3, r3, #3
 8008e84:	4a4d      	ldr	r2, [pc, #308]	@ (8008fbc <PCD_EP_ISR_Handler+0x6dc>)
 8008e86:	4694      	mov	ip, r2
 8008e88:	4463      	add	r3, ip
 8008e8a:	685a      	ldr	r2, [r3, #4]
 8008e8c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008e8e:	781b      	ldrb	r3, [r3, #0]
 8008e90:	00db      	lsls	r3, r3, #3
 8008e92:	494a      	ldr	r1, [pc, #296]	@ (8008fbc <PCD_EP_ISR_Handler+0x6dc>)
 8008e94:	468c      	mov	ip, r1
 8008e96:	4463      	add	r3, ip
 8008e98:	2180      	movs	r1, #128	@ 0x80
 8008e9a:	0609      	lsls	r1, r1, #24
 8008e9c:	430a      	orrs	r2, r1
 8008e9e:	605a      	str	r2, [r3, #4]
 8008ea0:	e020      	b.n	8008ee4 <PCD_EP_ISR_Handler+0x604>
 8008ea2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008ea4:	785b      	ldrb	r3, [r3, #1]
 8008ea6:	2b01      	cmp	r3, #1
 8008ea8:	d11c      	bne.n	8008ee4 <PCD_EP_ISR_Handler+0x604>
 8008eaa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008eac:	781b      	ldrb	r3, [r3, #0]
 8008eae:	00db      	lsls	r3, r3, #3
 8008eb0:	4a42      	ldr	r2, [pc, #264]	@ (8008fbc <PCD_EP_ISR_Handler+0x6dc>)
 8008eb2:	4694      	mov	ip, r2
 8008eb4:	4463      	add	r3, ip
 8008eb6:	685a      	ldr	r2, [r3, #4]
 8008eb8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008eba:	781b      	ldrb	r3, [r3, #0]
 8008ebc:	00db      	lsls	r3, r3, #3
 8008ebe:	493f      	ldr	r1, [pc, #252]	@ (8008fbc <PCD_EP_ISR_Handler+0x6dc>)
 8008ec0:	468c      	mov	ip, r1
 8008ec2:	4463      	add	r3, ip
 8008ec4:	0412      	lsls	r2, r2, #16
 8008ec6:	0c12      	lsrs	r2, r2, #16
 8008ec8:	605a      	str	r2, [r3, #4]
 8008eca:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008ecc:	781b      	ldrb	r3, [r3, #0]
 8008ece:	00db      	lsls	r3, r3, #3
 8008ed0:	4a3a      	ldr	r2, [pc, #232]	@ (8008fbc <PCD_EP_ISR_Handler+0x6dc>)
 8008ed2:	189a      	adds	r2, r3, r2
 8008ed4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008ed6:	781b      	ldrb	r3, [r3, #0]
 8008ed8:	00db      	lsls	r3, r3, #3
 8008eda:	4938      	ldr	r1, [pc, #224]	@ (8008fbc <PCD_EP_ISR_Handler+0x6dc>)
 8008edc:	468c      	mov	ip, r1
 8008ede:	4463      	add	r3, ip
 8008ee0:	6852      	ldr	r2, [r2, #4]
 8008ee2:	605a      	str	r2, [r3, #4]

          /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataInStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8008ee4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008ee6:	781a      	ldrb	r2, [r3, #0]
 8008ee8:	687b      	ldr	r3, [r7, #4]
 8008eea:	0011      	movs	r1, r2
 8008eec:	0018      	movs	r0, r3
 8008eee:	f00c fbc1 	bl	8015674 <HAL_PCD_DataInStageCallback>
 8008ef2:	e050      	b.n	8008f96 <PCD_EP_ISR_Handler+0x6b6>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          /* Manage Single Buffer Transaction */
          if ((wEPVal & USB_EP_KIND) == 0U)
 8008ef4:	2332      	movs	r3, #50	@ 0x32
 8008ef6:	18fb      	adds	r3, r7, r3
 8008ef8:	881a      	ldrh	r2, [r3, #0]
 8008efa:	2380      	movs	r3, #128	@ 0x80
 8008efc:	005b      	lsls	r3, r3, #1
 8008efe:	4013      	ands	r3, r2
 8008f00:	d141      	bne.n	8008f86 <PCD_EP_ISR_Handler+0x6a6>
          {
            /* multi-packet on the NON control IN endpoint */
            TxPctSize = (uint16_t)PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8008f02:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008f04:	781b      	ldrb	r3, [r3, #0]
 8008f06:	00db      	lsls	r3, r3, #3
 8008f08:	4a2c      	ldr	r2, [pc, #176]	@ (8008fbc <PCD_EP_ISR_Handler+0x6dc>)
 8008f0a:	4694      	mov	ip, r2
 8008f0c:	4463      	add	r3, ip
 8008f0e:	681b      	ldr	r3, [r3, #0]
 8008f10:	0c1b      	lsrs	r3, r3, #16
 8008f12:	b29a      	uxth	r2, r3
 8008f14:	2126      	movs	r1, #38	@ 0x26
 8008f16:	187b      	adds	r3, r7, r1
 8008f18:	0592      	lsls	r2, r2, #22
 8008f1a:	0d92      	lsrs	r2, r2, #22
 8008f1c:	801a      	strh	r2, [r3, #0]

            if (ep->xfer_len > TxPctSize)
 8008f1e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008f20:	699a      	ldr	r2, [r3, #24]
 8008f22:	187b      	adds	r3, r7, r1
 8008f24:	881b      	ldrh	r3, [r3, #0]
 8008f26:	429a      	cmp	r2, r3
 8008f28:	d907      	bls.n	8008f3a <PCD_EP_ISR_Handler+0x65a>
            {
              ep->xfer_len -= TxPctSize;
 8008f2a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008f2c:	699a      	ldr	r2, [r3, #24]
 8008f2e:	187b      	adds	r3, r7, r1
 8008f30:	881b      	ldrh	r3, [r3, #0]
 8008f32:	1ad2      	subs	r2, r2, r3
 8008f34:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008f36:	619a      	str	r2, [r3, #24]
 8008f38:	e002      	b.n	8008f40 <PCD_EP_ISR_Handler+0x660>
            }
            else
            {
              ep->xfer_len = 0U;
 8008f3a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008f3c:	2200      	movs	r2, #0
 8008f3e:	619a      	str	r2, [r3, #24]
            }

            /* Zero Length Packet? */
            if (ep->xfer_len == 0U)
 8008f40:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008f42:	699b      	ldr	r3, [r3, #24]
 8008f44:	2b00      	cmp	r3, #0
 8008f46:	d107      	bne.n	8008f58 <PCD_EP_ISR_Handler+0x678>
            {
              /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->DataInStageCallback(hpcd, ep->num);
#else
              HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8008f48:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008f4a:	781a      	ldrb	r2, [r3, #0]
 8008f4c:	687b      	ldr	r3, [r7, #4]
 8008f4e:	0011      	movs	r1, r2
 8008f50:	0018      	movs	r0, r3
 8008f52:	f00c fb8f 	bl	8015674 <HAL_PCD_DataInStageCallback>
 8008f56:	e01e      	b.n	8008f96 <PCD_EP_ISR_Handler+0x6b6>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }
            else
            {
              /* Transfer is not yet Done */
              ep->xfer_buff += TxPctSize;
 8008f58:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008f5a:	695a      	ldr	r2, [r3, #20]
 8008f5c:	2126      	movs	r1, #38	@ 0x26
 8008f5e:	187b      	adds	r3, r7, r1
 8008f60:	881b      	ldrh	r3, [r3, #0]
 8008f62:	18d2      	adds	r2, r2, r3
 8008f64:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008f66:	615a      	str	r2, [r3, #20]
              ep->xfer_count += TxPctSize;
 8008f68:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008f6a:	69da      	ldr	r2, [r3, #28]
 8008f6c:	187b      	adds	r3, r7, r1
 8008f6e:	881b      	ldrh	r3, [r3, #0]
 8008f70:	18d2      	adds	r2, r2, r3
 8008f72:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008f74:	61da      	str	r2, [r3, #28]
              (void)USB_EPStartXfer(hpcd->Instance, ep);
 8008f76:	687b      	ldr	r3, [r7, #4]
 8008f78:	681b      	ldr	r3, [r3, #0]
 8008f7a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8008f7c:	0011      	movs	r1, r2
 8008f7e:	0018      	movs	r0, r3
 8008f80:	f003 fb46 	bl	800c610 <USB_EPStartXfer>
 8008f84:	e007      	b.n	8008f96 <PCD_EP_ISR_Handler+0x6b6>
          }
#if (USE_USB_DOUBLE_BUFFER == 1U)
          /* Double Buffer bulk IN (bulk transfer Len > Ep_Mps) */
          else
          {
            (void)HAL_PCD_EP_DB_Transmit(hpcd, ep, wEPVal);
 8008f86:	2332      	movs	r3, #50	@ 0x32
 8008f88:	18fb      	adds	r3, r7, r3
 8008f8a:	881a      	ldrh	r2, [r3, #0]
 8008f8c:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8008f8e:	687b      	ldr	r3, [r7, #4]
 8008f90:	0018      	movs	r0, r3
 8008f92:	f000 f8ff 	bl	8009194 <HAL_PCD_EP_DB_Transmit>
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8008f96:	687b      	ldr	r3, [r7, #4]
 8008f98:	681b      	ldr	r3, [r3, #0]
 8008f9a:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8008f9c:	2380      	movs	r3, #128	@ 0x80
 8008f9e:	021b      	lsls	r3, r3, #8
 8008fa0:	4013      	ands	r3, r2
 8008fa2:	d000      	beq.n	8008fa6 <PCD_EP_ISR_Handler+0x6c6>
 8008fa4:	e4a1      	b.n	80088ea <PCD_EP_ISR_Handler+0xa>
        }
      }
    }
  }

  return HAL_OK;
 8008fa6:	2300      	movs	r3, #0
}
 8008fa8:	0018      	movs	r0, r3
 8008faa:	46bd      	mov	sp, r7
 8008fac:	b00e      	add	sp, #56	@ 0x38
 8008fae:	bdb0      	pop	{r4, r5, r7, pc}
 8008fb0:	07ff8f8f 	.word	0x07ff8f8f
 8008fb4:	000080c0 	.word	0x000080c0
 8008fb8:	07ff8f0f 	.word	0x07ff8f0f
 8008fbc:	40009800 	.word	0x40009800

08008fc0 <HAL_PCD_EP_DB_Receive>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static uint16_t HAL_PCD_EP_DB_Receive(PCD_HandleTypeDef *hpcd,
                                      PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 8008fc0:	b5b0      	push	{r4, r5, r7, lr}
 8008fc2:	b08a      	sub	sp, #40	@ 0x28
 8008fc4:	af00      	add	r7, sp, #0
 8008fc6:	60f8      	str	r0, [r7, #12]
 8008fc8:	60b9      	str	r1, [r7, #8]
 8008fca:	1dbb      	adds	r3, r7, #6
 8008fcc:	801a      	strh	r2, [r3, #0]
  uint16_t count;

  /* Manage Buffer0 OUT */
  if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8008fce:	1dbb      	adds	r3, r7, #6
 8008fd0:	881a      	ldrh	r2, [r3, #0]
 8008fd2:	2380      	movs	r3, #128	@ 0x80
 8008fd4:	01db      	lsls	r3, r3, #7
 8008fd6:	4013      	ands	r3, r2
 8008fd8:	d067      	beq.n	80090aa <HAL_PCD_EP_DB_Receive+0xea>
  {
    /* Get count of received Data on buffer0 */
    count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8008fda:	68fb      	ldr	r3, [r7, #12]
 8008fdc:	681a      	ldr	r2, [r3, #0]
 8008fde:	68bb      	ldr	r3, [r7, #8]
 8008fe0:	781b      	ldrb	r3, [r3, #0]
 8008fe2:	251e      	movs	r5, #30
 8008fe4:	197c      	adds	r4, r7, r5
 8008fe6:	0019      	movs	r1, r3
 8008fe8:	0010      	movs	r0, r2
 8008fea:	f7ff f853 	bl	8008094 <PCD_GET_EP_DBUF0_CNT>
 8008fee:	0003      	movs	r3, r0
 8008ff0:	8023      	strh	r3, [r4, #0]

    if (ep->xfer_len >= count)
 8008ff2:	68bb      	ldr	r3, [r7, #8]
 8008ff4:	699a      	ldr	r2, [r3, #24]
 8008ff6:	197b      	adds	r3, r7, r5
 8008ff8:	881b      	ldrh	r3, [r3, #0]
 8008ffa:	429a      	cmp	r2, r3
 8008ffc:	d307      	bcc.n	800900e <HAL_PCD_EP_DB_Receive+0x4e>
    {
      ep->xfer_len -= count;
 8008ffe:	68bb      	ldr	r3, [r7, #8]
 8009000:	699a      	ldr	r2, [r3, #24]
 8009002:	197b      	adds	r3, r7, r5
 8009004:	881b      	ldrh	r3, [r3, #0]
 8009006:	1ad2      	subs	r2, r2, r3
 8009008:	68bb      	ldr	r3, [r7, #8]
 800900a:	619a      	str	r2, [r3, #24]
 800900c:	e002      	b.n	8009014 <HAL_PCD_EP_DB_Receive+0x54>
    }
    else
    {
      ep->xfer_len = 0U;
 800900e:	68bb      	ldr	r3, [r7, #8]
 8009010:	2200      	movs	r2, #0
 8009012:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 8009014:	68bb      	ldr	r3, [r7, #8]
 8009016:	699b      	ldr	r3, [r3, #24]
 8009018:	2b00      	cmp	r3, #0
 800901a:	d11a      	bne.n	8009052 <HAL_PCD_EP_DB_Receive+0x92>
    {
      /* set NAK to OUT endpoint since double buffer is enabled */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 800901c:	68fb      	ldr	r3, [r7, #12]
 800901e:	681b      	ldr	r3, [r3, #0]
 8009020:	001a      	movs	r2, r3
 8009022:	68bb      	ldr	r3, [r7, #8]
 8009024:	781b      	ldrb	r3, [r3, #0]
 8009026:	009b      	lsls	r3, r3, #2
 8009028:	18d3      	adds	r3, r2, r3
 800902a:	681b      	ldr	r3, [r3, #0]
 800902c:	4a55      	ldr	r2, [pc, #340]	@ (8009184 <HAL_PCD_EP_DB_Receive+0x1c4>)
 800902e:	4013      	ands	r3, r2
 8009030:	61bb      	str	r3, [r7, #24]
 8009032:	69bb      	ldr	r3, [r7, #24]
 8009034:	2280      	movs	r2, #128	@ 0x80
 8009036:	0192      	lsls	r2, r2, #6
 8009038:	4053      	eors	r3, r2
 800903a:	61bb      	str	r3, [r7, #24]
 800903c:	68fb      	ldr	r3, [r7, #12]
 800903e:	681b      	ldr	r3, [r3, #0]
 8009040:	001a      	movs	r2, r3
 8009042:	68bb      	ldr	r3, [r7, #8]
 8009044:	781b      	ldrb	r3, [r3, #0]
 8009046:	009b      	lsls	r3, r3, #2
 8009048:	18d3      	adds	r3, r2, r3
 800904a:	69ba      	ldr	r2, [r7, #24]
 800904c:	494e      	ldr	r1, [pc, #312]	@ (8009188 <HAL_PCD_EP_DB_Receive+0x1c8>)
 800904e:	430a      	orrs	r2, r1
 8009050:	601a      	str	r2, [r3, #0]
    }

    /* Check if Buffer1 is in blocked state which requires to toggle */
    if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8009052:	1dbb      	adds	r3, r7, #6
 8009054:	881b      	ldrh	r3, [r3, #0]
 8009056:	2240      	movs	r2, #64	@ 0x40
 8009058:	4013      	ands	r3, r2
 800905a:	d015      	beq.n	8009088 <HAL_PCD_EP_DB_Receive+0xc8>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 800905c:	68fb      	ldr	r3, [r7, #12]
 800905e:	681b      	ldr	r3, [r3, #0]
 8009060:	001a      	movs	r2, r3
 8009062:	68bb      	ldr	r3, [r7, #8]
 8009064:	781b      	ldrb	r3, [r3, #0]
 8009066:	009b      	lsls	r3, r3, #2
 8009068:	18d3      	adds	r3, r2, r3
 800906a:	681b      	ldr	r3, [r3, #0]
 800906c:	4a47      	ldr	r2, [pc, #284]	@ (800918c <HAL_PCD_EP_DB_Receive+0x1cc>)
 800906e:	4013      	ands	r3, r2
 8009070:	617b      	str	r3, [r7, #20]
 8009072:	68fb      	ldr	r3, [r7, #12]
 8009074:	681b      	ldr	r3, [r3, #0]
 8009076:	001a      	movs	r2, r3
 8009078:	68bb      	ldr	r3, [r7, #8]
 800907a:	781b      	ldrb	r3, [r3, #0]
 800907c:	009b      	lsls	r3, r3, #2
 800907e:	18d3      	adds	r3, r2, r3
 8009080:	697a      	ldr	r2, [r7, #20]
 8009082:	4943      	ldr	r1, [pc, #268]	@ (8009190 <HAL_PCD_EP_DB_Receive+0x1d0>)
 8009084:	430a      	orrs	r2, r1
 8009086:	601a      	str	r2, [r3, #0]
    }

    if (count != 0U)
 8009088:	241e      	movs	r4, #30
 800908a:	193b      	adds	r3, r7, r4
 800908c:	881b      	ldrh	r3, [r3, #0]
 800908e:	2b00      	cmp	r3, #0
 8009090:	d100      	bne.n	8009094 <HAL_PCD_EP_DB_Receive+0xd4>
 8009092:	e070      	b.n	8009176 <HAL_PCD_EP_DB_Receive+0x1b6>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 8009094:	68fb      	ldr	r3, [r7, #12]
 8009096:	6818      	ldr	r0, [r3, #0]
 8009098:	68bb      	ldr	r3, [r7, #8]
 800909a:	6959      	ldr	r1, [r3, #20]
 800909c:	68bb      	ldr	r3, [r7, #8]
 800909e:	891a      	ldrh	r2, [r3, #8]
 80090a0:	193b      	adds	r3, r7, r4
 80090a2:	881b      	ldrh	r3, [r3, #0]
 80090a4:	f004 fba2 	bl	800d7ec <USB_ReadPMA>
 80090a8:	e065      	b.n	8009176 <HAL_PCD_EP_DB_Receive+0x1b6>
  }
  /* Manage Buffer 1 DTOG_RX=0 */
  else
  {
    /* Get count of received data */
    count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 80090aa:	68fb      	ldr	r3, [r7, #12]
 80090ac:	681a      	ldr	r2, [r3, #0]
 80090ae:	68bb      	ldr	r3, [r7, #8]
 80090b0:	781b      	ldrb	r3, [r3, #0]
 80090b2:	251e      	movs	r5, #30
 80090b4:	197c      	adds	r4, r7, r5
 80090b6:	0019      	movs	r1, r3
 80090b8:	0010      	movs	r0, r2
 80090ba:	f7ff f80d 	bl	80080d8 <PCD_GET_EP_DBUF1_CNT>
 80090be:	0003      	movs	r3, r0
 80090c0:	8023      	strh	r3, [r4, #0]

    if (ep->xfer_len >= count)
 80090c2:	68bb      	ldr	r3, [r7, #8]
 80090c4:	699a      	ldr	r2, [r3, #24]
 80090c6:	197b      	adds	r3, r7, r5
 80090c8:	881b      	ldrh	r3, [r3, #0]
 80090ca:	429a      	cmp	r2, r3
 80090cc:	d307      	bcc.n	80090de <HAL_PCD_EP_DB_Receive+0x11e>
    {
      ep->xfer_len -= count;
 80090ce:	68bb      	ldr	r3, [r7, #8]
 80090d0:	699a      	ldr	r2, [r3, #24]
 80090d2:	197b      	adds	r3, r7, r5
 80090d4:	881b      	ldrh	r3, [r3, #0]
 80090d6:	1ad2      	subs	r2, r2, r3
 80090d8:	68bb      	ldr	r3, [r7, #8]
 80090da:	619a      	str	r2, [r3, #24]
 80090dc:	e002      	b.n	80090e4 <HAL_PCD_EP_DB_Receive+0x124>
    }
    else
    {
      ep->xfer_len = 0U;
 80090de:	68bb      	ldr	r3, [r7, #8]
 80090e0:	2200      	movs	r2, #0
 80090e2:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 80090e4:	68bb      	ldr	r3, [r7, #8]
 80090e6:	699b      	ldr	r3, [r3, #24]
 80090e8:	2b00      	cmp	r3, #0
 80090ea:	d11a      	bne.n	8009122 <HAL_PCD_EP_DB_Receive+0x162>
    {
      /* set NAK on the current endpoint */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 80090ec:	68fb      	ldr	r3, [r7, #12]
 80090ee:	681b      	ldr	r3, [r3, #0]
 80090f0:	001a      	movs	r2, r3
 80090f2:	68bb      	ldr	r3, [r7, #8]
 80090f4:	781b      	ldrb	r3, [r3, #0]
 80090f6:	009b      	lsls	r3, r3, #2
 80090f8:	18d3      	adds	r3, r2, r3
 80090fa:	681b      	ldr	r3, [r3, #0]
 80090fc:	4a21      	ldr	r2, [pc, #132]	@ (8009184 <HAL_PCD_EP_DB_Receive+0x1c4>)
 80090fe:	4013      	ands	r3, r2
 8009100:	627b      	str	r3, [r7, #36]	@ 0x24
 8009102:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009104:	2280      	movs	r2, #128	@ 0x80
 8009106:	0192      	lsls	r2, r2, #6
 8009108:	4053      	eors	r3, r2
 800910a:	627b      	str	r3, [r7, #36]	@ 0x24
 800910c:	68fb      	ldr	r3, [r7, #12]
 800910e:	681b      	ldr	r3, [r3, #0]
 8009110:	001a      	movs	r2, r3
 8009112:	68bb      	ldr	r3, [r7, #8]
 8009114:	781b      	ldrb	r3, [r3, #0]
 8009116:	009b      	lsls	r3, r3, #2
 8009118:	18d3      	adds	r3, r2, r3
 800911a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800911c:	491a      	ldr	r1, [pc, #104]	@ (8009188 <HAL_PCD_EP_DB_Receive+0x1c8>)
 800911e:	430a      	orrs	r2, r1
 8009120:	601a      	str	r2, [r3, #0]
    }

    /*Need to FreeUser Buffer*/
    if ((wEPVal & USB_EP_DTOG_TX) == 0U)
 8009122:	1dbb      	adds	r3, r7, #6
 8009124:	881b      	ldrh	r3, [r3, #0]
 8009126:	2240      	movs	r2, #64	@ 0x40
 8009128:	4013      	ands	r3, r2
 800912a:	d115      	bne.n	8009158 <HAL_PCD_EP_DB_Receive+0x198>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 800912c:	68fb      	ldr	r3, [r7, #12]
 800912e:	681b      	ldr	r3, [r3, #0]
 8009130:	001a      	movs	r2, r3
 8009132:	68bb      	ldr	r3, [r7, #8]
 8009134:	781b      	ldrb	r3, [r3, #0]
 8009136:	009b      	lsls	r3, r3, #2
 8009138:	18d3      	adds	r3, r2, r3
 800913a:	681b      	ldr	r3, [r3, #0]
 800913c:	4a13      	ldr	r2, [pc, #76]	@ (800918c <HAL_PCD_EP_DB_Receive+0x1cc>)
 800913e:	4013      	ands	r3, r2
 8009140:	623b      	str	r3, [r7, #32]
 8009142:	68fb      	ldr	r3, [r7, #12]
 8009144:	681b      	ldr	r3, [r3, #0]
 8009146:	001a      	movs	r2, r3
 8009148:	68bb      	ldr	r3, [r7, #8]
 800914a:	781b      	ldrb	r3, [r3, #0]
 800914c:	009b      	lsls	r3, r3, #2
 800914e:	18d3      	adds	r3, r2, r3
 8009150:	6a3a      	ldr	r2, [r7, #32]
 8009152:	490f      	ldr	r1, [pc, #60]	@ (8009190 <HAL_PCD_EP_DB_Receive+0x1d0>)
 8009154:	430a      	orrs	r2, r1
 8009156:	601a      	str	r2, [r3, #0]
    }

    if (count != 0U)
 8009158:	241e      	movs	r4, #30
 800915a:	193b      	adds	r3, r7, r4
 800915c:	881b      	ldrh	r3, [r3, #0]
 800915e:	2b00      	cmp	r3, #0
 8009160:	d009      	beq.n	8009176 <HAL_PCD_EP_DB_Receive+0x1b6>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 8009162:	68fb      	ldr	r3, [r7, #12]
 8009164:	6818      	ldr	r0, [r3, #0]
 8009166:	68bb      	ldr	r3, [r7, #8]
 8009168:	6959      	ldr	r1, [r3, #20]
 800916a:	68bb      	ldr	r3, [r7, #8]
 800916c:	895a      	ldrh	r2, [r3, #10]
 800916e:	193b      	adds	r3, r7, r4
 8009170:	881b      	ldrh	r3, [r3, #0]
 8009172:	f004 fb3b 	bl	800d7ec <USB_ReadPMA>
    }
  }

  return count;
 8009176:	231e      	movs	r3, #30
 8009178:	18fb      	adds	r3, r7, r3
 800917a:	881b      	ldrh	r3, [r3, #0]
}
 800917c:	0018      	movs	r0, r3
 800917e:	46bd      	mov	sp, r7
 8009180:	b00a      	add	sp, #40	@ 0x28
 8009182:	bdb0      	pop	{r4, r5, r7, pc}
 8009184:	07ffbf8f 	.word	0x07ffbf8f
 8009188:	00008080 	.word	0x00008080
 800918c:	07ff8f8f 	.word	0x07ff8f8f
 8009190:	000080c0 	.word	0x000080c0

08009194 <HAL_PCD_EP_DB_Transmit>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static HAL_StatusTypeDef HAL_PCD_EP_DB_Transmit(PCD_HandleTypeDef *hpcd,
                                                PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 8009194:	b5b0      	push	{r4, r5, r7, lr}
 8009196:	b08e      	sub	sp, #56	@ 0x38
 8009198:	af00      	add	r7, sp, #0
 800919a:	60f8      	str	r0, [r7, #12]
 800919c:	60b9      	str	r1, [r7, #8]
 800919e:	1dbb      	adds	r3, r7, #6
 80091a0:	801a      	strh	r2, [r3, #0]
  uint32_t len;
  uint16_t TxPctSize;

  /* Data Buffer0 ACK received */
  if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 80091a2:	1dbb      	adds	r3, r7, #6
 80091a4:	881b      	ldrh	r3, [r3, #0]
 80091a6:	2240      	movs	r2, #64	@ 0x40
 80091a8:	4013      	ands	r3, r2
 80091aa:	d100      	bne.n	80091ae <HAL_PCD_EP_DB_Transmit+0x1a>
 80091ac:	e1c3      	b.n	8009536 <HAL_PCD_EP_DB_Transmit+0x3a2>
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 80091ae:	68fb      	ldr	r3, [r7, #12]
 80091b0:	681a      	ldr	r2, [r3, #0]
 80091b2:	68bb      	ldr	r3, [r7, #8]
 80091b4:	781b      	ldrb	r3, [r3, #0]
 80091b6:	251e      	movs	r5, #30
 80091b8:	197c      	adds	r4, r7, r5
 80091ba:	0019      	movs	r1, r3
 80091bc:	0010      	movs	r0, r2
 80091be:	f7fe ff69 	bl	8008094 <PCD_GET_EP_DBUF0_CNT>
 80091c2:	0003      	movs	r3, r0
 80091c4:	8023      	strh	r3, [r4, #0]

    if (ep->xfer_len > TxPctSize)
 80091c6:	68bb      	ldr	r3, [r7, #8]
 80091c8:	699a      	ldr	r2, [r3, #24]
 80091ca:	197b      	adds	r3, r7, r5
 80091cc:	881b      	ldrh	r3, [r3, #0]
 80091ce:	429a      	cmp	r2, r3
 80091d0:	d907      	bls.n	80091e2 <HAL_PCD_EP_DB_Transmit+0x4e>
    {
      ep->xfer_len -= TxPctSize;
 80091d2:	68bb      	ldr	r3, [r7, #8]
 80091d4:	699a      	ldr	r2, [r3, #24]
 80091d6:	197b      	adds	r3, r7, r5
 80091d8:	881b      	ldrh	r3, [r3, #0]
 80091da:	1ad2      	subs	r2, r2, r3
 80091dc:	68bb      	ldr	r3, [r7, #8]
 80091de:	619a      	str	r2, [r3, #24]
 80091e0:	e002      	b.n	80091e8 <HAL_PCD_EP_DB_Transmit+0x54>
    }
    else
    {
      ep->xfer_len = 0U;
 80091e2:	68bb      	ldr	r3, [r7, #8]
 80091e4:	2200      	movs	r2, #0
 80091e6:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 80091e8:	68bb      	ldr	r3, [r7, #8]
 80091ea:	699b      	ldr	r3, [r3, #24]
 80091ec:	2b00      	cmp	r3, #0
 80091ee:	d000      	beq.n	80091f2 <HAL_PCD_EP_DB_Transmit+0x5e>
 80091f0:	e0b2      	b.n	8009358 <HAL_PCD_EP_DB_Transmit+0x1c4>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 80091f2:	68bb      	ldr	r3, [r7, #8]
 80091f4:	785b      	ldrb	r3, [r3, #1]
 80091f6:	2b00      	cmp	r3, #0
 80091f8:	d121      	bne.n	800923e <HAL_PCD_EP_DB_Transmit+0xaa>
 80091fa:	68bb      	ldr	r3, [r7, #8]
 80091fc:	781b      	ldrb	r3, [r3, #0]
 80091fe:	00db      	lsls	r3, r3, #3
 8009200:	4ada      	ldr	r2, [pc, #872]	@ (800956c <HAL_PCD_EP_DB_Transmit+0x3d8>)
 8009202:	4694      	mov	ip, r2
 8009204:	4463      	add	r3, ip
 8009206:	681a      	ldr	r2, [r3, #0]
 8009208:	68bb      	ldr	r3, [r7, #8]
 800920a:	781b      	ldrb	r3, [r3, #0]
 800920c:	00db      	lsls	r3, r3, #3
 800920e:	49d7      	ldr	r1, [pc, #860]	@ (800956c <HAL_PCD_EP_DB_Transmit+0x3d8>)
 8009210:	468c      	mov	ip, r1
 8009212:	4463      	add	r3, ip
 8009214:	0192      	lsls	r2, r2, #6
 8009216:	0992      	lsrs	r2, r2, #6
 8009218:	601a      	str	r2, [r3, #0]
 800921a:	68bb      	ldr	r3, [r7, #8]
 800921c:	781b      	ldrb	r3, [r3, #0]
 800921e:	00db      	lsls	r3, r3, #3
 8009220:	4ad2      	ldr	r2, [pc, #840]	@ (800956c <HAL_PCD_EP_DB_Transmit+0x3d8>)
 8009222:	4694      	mov	ip, r2
 8009224:	4463      	add	r3, ip
 8009226:	681a      	ldr	r2, [r3, #0]
 8009228:	68bb      	ldr	r3, [r7, #8]
 800922a:	781b      	ldrb	r3, [r3, #0]
 800922c:	00db      	lsls	r3, r3, #3
 800922e:	49cf      	ldr	r1, [pc, #828]	@ (800956c <HAL_PCD_EP_DB_Transmit+0x3d8>)
 8009230:	468c      	mov	ip, r1
 8009232:	4463      	add	r3, ip
 8009234:	2180      	movs	r1, #128	@ 0x80
 8009236:	0609      	lsls	r1, r1, #24
 8009238:	430a      	orrs	r2, r1
 800923a:	601a      	str	r2, [r3, #0]
 800923c:	e020      	b.n	8009280 <HAL_PCD_EP_DB_Transmit+0xec>
 800923e:	68bb      	ldr	r3, [r7, #8]
 8009240:	785b      	ldrb	r3, [r3, #1]
 8009242:	2b01      	cmp	r3, #1
 8009244:	d11c      	bne.n	8009280 <HAL_PCD_EP_DB_Transmit+0xec>
 8009246:	68bb      	ldr	r3, [r7, #8]
 8009248:	781b      	ldrb	r3, [r3, #0]
 800924a:	00db      	lsls	r3, r3, #3
 800924c:	4ac7      	ldr	r2, [pc, #796]	@ (800956c <HAL_PCD_EP_DB_Transmit+0x3d8>)
 800924e:	4694      	mov	ip, r2
 8009250:	4463      	add	r3, ip
 8009252:	681a      	ldr	r2, [r3, #0]
 8009254:	68bb      	ldr	r3, [r7, #8]
 8009256:	781b      	ldrb	r3, [r3, #0]
 8009258:	00db      	lsls	r3, r3, #3
 800925a:	49c4      	ldr	r1, [pc, #784]	@ (800956c <HAL_PCD_EP_DB_Transmit+0x3d8>)
 800925c:	468c      	mov	ip, r1
 800925e:	4463      	add	r3, ip
 8009260:	0412      	lsls	r2, r2, #16
 8009262:	0c12      	lsrs	r2, r2, #16
 8009264:	601a      	str	r2, [r3, #0]
 8009266:	68bb      	ldr	r3, [r7, #8]
 8009268:	781b      	ldrb	r3, [r3, #0]
 800926a:	00db      	lsls	r3, r3, #3
 800926c:	4abf      	ldr	r2, [pc, #764]	@ (800956c <HAL_PCD_EP_DB_Transmit+0x3d8>)
 800926e:	189a      	adds	r2, r3, r2
 8009270:	68bb      	ldr	r3, [r7, #8]
 8009272:	781b      	ldrb	r3, [r3, #0]
 8009274:	00db      	lsls	r3, r3, #3
 8009276:	49bd      	ldr	r1, [pc, #756]	@ (800956c <HAL_PCD_EP_DB_Transmit+0x3d8>)
 8009278:	468c      	mov	ip, r1
 800927a:	4463      	add	r3, ip
 800927c:	6812      	ldr	r2, [r2, #0]
 800927e:	601a      	str	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8009280:	68bb      	ldr	r3, [r7, #8]
 8009282:	785b      	ldrb	r3, [r3, #1]
 8009284:	2b00      	cmp	r3, #0
 8009286:	d121      	bne.n	80092cc <HAL_PCD_EP_DB_Transmit+0x138>
 8009288:	68bb      	ldr	r3, [r7, #8]
 800928a:	781b      	ldrb	r3, [r3, #0]
 800928c:	00db      	lsls	r3, r3, #3
 800928e:	4ab7      	ldr	r2, [pc, #732]	@ (800956c <HAL_PCD_EP_DB_Transmit+0x3d8>)
 8009290:	4694      	mov	ip, r2
 8009292:	4463      	add	r3, ip
 8009294:	685a      	ldr	r2, [r3, #4]
 8009296:	68bb      	ldr	r3, [r7, #8]
 8009298:	781b      	ldrb	r3, [r3, #0]
 800929a:	00db      	lsls	r3, r3, #3
 800929c:	49b3      	ldr	r1, [pc, #716]	@ (800956c <HAL_PCD_EP_DB_Transmit+0x3d8>)
 800929e:	468c      	mov	ip, r1
 80092a0:	4463      	add	r3, ip
 80092a2:	0192      	lsls	r2, r2, #6
 80092a4:	0992      	lsrs	r2, r2, #6
 80092a6:	605a      	str	r2, [r3, #4]
 80092a8:	68bb      	ldr	r3, [r7, #8]
 80092aa:	781b      	ldrb	r3, [r3, #0]
 80092ac:	00db      	lsls	r3, r3, #3
 80092ae:	4aaf      	ldr	r2, [pc, #700]	@ (800956c <HAL_PCD_EP_DB_Transmit+0x3d8>)
 80092b0:	4694      	mov	ip, r2
 80092b2:	4463      	add	r3, ip
 80092b4:	685a      	ldr	r2, [r3, #4]
 80092b6:	68bb      	ldr	r3, [r7, #8]
 80092b8:	781b      	ldrb	r3, [r3, #0]
 80092ba:	00db      	lsls	r3, r3, #3
 80092bc:	49ab      	ldr	r1, [pc, #684]	@ (800956c <HAL_PCD_EP_DB_Transmit+0x3d8>)
 80092be:	468c      	mov	ip, r1
 80092c0:	4463      	add	r3, ip
 80092c2:	2180      	movs	r1, #128	@ 0x80
 80092c4:	0609      	lsls	r1, r1, #24
 80092c6:	430a      	orrs	r2, r1
 80092c8:	605a      	str	r2, [r3, #4]
 80092ca:	e020      	b.n	800930e <HAL_PCD_EP_DB_Transmit+0x17a>
 80092cc:	68bb      	ldr	r3, [r7, #8]
 80092ce:	785b      	ldrb	r3, [r3, #1]
 80092d0:	2b01      	cmp	r3, #1
 80092d2:	d11c      	bne.n	800930e <HAL_PCD_EP_DB_Transmit+0x17a>
 80092d4:	68bb      	ldr	r3, [r7, #8]
 80092d6:	781b      	ldrb	r3, [r3, #0]
 80092d8:	00db      	lsls	r3, r3, #3
 80092da:	4aa4      	ldr	r2, [pc, #656]	@ (800956c <HAL_PCD_EP_DB_Transmit+0x3d8>)
 80092dc:	4694      	mov	ip, r2
 80092de:	4463      	add	r3, ip
 80092e0:	685a      	ldr	r2, [r3, #4]
 80092e2:	68bb      	ldr	r3, [r7, #8]
 80092e4:	781b      	ldrb	r3, [r3, #0]
 80092e6:	00db      	lsls	r3, r3, #3
 80092e8:	49a0      	ldr	r1, [pc, #640]	@ (800956c <HAL_PCD_EP_DB_Transmit+0x3d8>)
 80092ea:	468c      	mov	ip, r1
 80092ec:	4463      	add	r3, ip
 80092ee:	0412      	lsls	r2, r2, #16
 80092f0:	0c12      	lsrs	r2, r2, #16
 80092f2:	605a      	str	r2, [r3, #4]
 80092f4:	68bb      	ldr	r3, [r7, #8]
 80092f6:	781b      	ldrb	r3, [r3, #0]
 80092f8:	00db      	lsls	r3, r3, #3
 80092fa:	4a9c      	ldr	r2, [pc, #624]	@ (800956c <HAL_PCD_EP_DB_Transmit+0x3d8>)
 80092fc:	189a      	adds	r2, r3, r2
 80092fe:	68bb      	ldr	r3, [r7, #8]
 8009300:	781b      	ldrb	r3, [r3, #0]
 8009302:	00db      	lsls	r3, r3, #3
 8009304:	4999      	ldr	r1, [pc, #612]	@ (800956c <HAL_PCD_EP_DB_Transmit+0x3d8>)
 8009306:	468c      	mov	ip, r1
 8009308:	4463      	add	r3, ip
 800930a:	6852      	ldr	r2, [r2, #4]
 800930c:	605a      	str	r2, [r3, #4]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 800930e:	68bb      	ldr	r3, [r7, #8]
 8009310:	781a      	ldrb	r2, [r3, #0]
 8009312:	68fb      	ldr	r3, [r7, #12]
 8009314:	0011      	movs	r1, r2
 8009316:	0018      	movs	r0, r3
 8009318:	f00c f9ac 	bl	8015674 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 800931c:	1dbb      	adds	r3, r7, #6
 800931e:	881a      	ldrh	r2, [r3, #0]
 8009320:	2380      	movs	r3, #128	@ 0x80
 8009322:	01db      	lsls	r3, r3, #7
 8009324:	4013      	ands	r3, r2
 8009326:	d100      	bne.n	800932a <HAL_PCD_EP_DB_Transmit+0x196>
 8009328:	e2d5      	b.n	80098d6 <HAL_PCD_EP_DB_Transmit+0x742>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 800932a:	68fb      	ldr	r3, [r7, #12]
 800932c:	681b      	ldr	r3, [r3, #0]
 800932e:	001a      	movs	r2, r3
 8009330:	68bb      	ldr	r3, [r7, #8]
 8009332:	781b      	ldrb	r3, [r3, #0]
 8009334:	009b      	lsls	r3, r3, #2
 8009336:	18d3      	adds	r3, r2, r3
 8009338:	681b      	ldr	r3, [r3, #0]
 800933a:	4a8d      	ldr	r2, [pc, #564]	@ (8009570 <HAL_PCD_EP_DB_Transmit+0x3dc>)
 800933c:	4013      	ands	r3, r2
 800933e:	637b      	str	r3, [r7, #52]	@ 0x34
 8009340:	68fb      	ldr	r3, [r7, #12]
 8009342:	681b      	ldr	r3, [r3, #0]
 8009344:	001a      	movs	r2, r3
 8009346:	68bb      	ldr	r3, [r7, #8]
 8009348:	781b      	ldrb	r3, [r3, #0]
 800934a:	009b      	lsls	r3, r3, #2
 800934c:	18d3      	adds	r3, r2, r3
 800934e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8009350:	4988      	ldr	r1, [pc, #544]	@ (8009574 <HAL_PCD_EP_DB_Transmit+0x3e0>)
 8009352:	430a      	orrs	r2, r1
 8009354:	601a      	str	r2, [r3, #0]
 8009356:	e2be      	b.n	80098d6 <HAL_PCD_EP_DB_Transmit+0x742>
      }
    }
    else /* Transfer is not yet Done */
    {
      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8009358:	1dbb      	adds	r3, r7, #6
 800935a:	881a      	ldrh	r2, [r3, #0]
 800935c:	2380      	movs	r3, #128	@ 0x80
 800935e:	01db      	lsls	r3, r3, #7
 8009360:	4013      	ands	r3, r2
 8009362:	d015      	beq.n	8009390 <HAL_PCD_EP_DB_Transmit+0x1fc>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8009364:	68fb      	ldr	r3, [r7, #12]
 8009366:	681b      	ldr	r3, [r3, #0]
 8009368:	001a      	movs	r2, r3
 800936a:	68bb      	ldr	r3, [r7, #8]
 800936c:	781b      	ldrb	r3, [r3, #0]
 800936e:	009b      	lsls	r3, r3, #2
 8009370:	18d3      	adds	r3, r2, r3
 8009372:	681b      	ldr	r3, [r3, #0]
 8009374:	4a7e      	ldr	r2, [pc, #504]	@ (8009570 <HAL_PCD_EP_DB_Transmit+0x3dc>)
 8009376:	4013      	ands	r3, r2
 8009378:	62bb      	str	r3, [r7, #40]	@ 0x28
 800937a:	68fb      	ldr	r3, [r7, #12]
 800937c:	681b      	ldr	r3, [r3, #0]
 800937e:	001a      	movs	r2, r3
 8009380:	68bb      	ldr	r3, [r7, #8]
 8009382:	781b      	ldrb	r3, [r3, #0]
 8009384:	009b      	lsls	r3, r3, #2
 8009386:	18d3      	adds	r3, r2, r3
 8009388:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800938a:	497a      	ldr	r1, [pc, #488]	@ (8009574 <HAL_PCD_EP_DB_Transmit+0x3e0>)
 800938c:	430a      	orrs	r2, r1
 800938e:	601a      	str	r2, [r3, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 8009390:	68bb      	ldr	r3, [r7, #8]
 8009392:	2224      	movs	r2, #36	@ 0x24
 8009394:	5c9b      	ldrb	r3, [r3, r2]
 8009396:	2b01      	cmp	r3, #1
 8009398:	d000      	beq.n	800939c <HAL_PCD_EP_DB_Transmit+0x208>
 800939a:	e29c      	b.n	80098d6 <HAL_PCD_EP_DB_Transmit+0x742>
      {
        ep->xfer_buff += TxPctSize;
 800939c:	68bb      	ldr	r3, [r7, #8]
 800939e:	695a      	ldr	r2, [r3, #20]
 80093a0:	211e      	movs	r1, #30
 80093a2:	187b      	adds	r3, r7, r1
 80093a4:	881b      	ldrh	r3, [r3, #0]
 80093a6:	18d2      	adds	r2, r2, r3
 80093a8:	68bb      	ldr	r3, [r7, #8]
 80093aa:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 80093ac:	68bb      	ldr	r3, [r7, #8]
 80093ae:	69da      	ldr	r2, [r3, #28]
 80093b0:	187b      	adds	r3, r7, r1
 80093b2:	881b      	ldrh	r3, [r3, #0]
 80093b4:	18d2      	adds	r2, r2, r3
 80093b6:	68bb      	ldr	r3, [r7, #8]
 80093b8:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 80093ba:	68bb      	ldr	r3, [r7, #8]
 80093bc:	6a1a      	ldr	r2, [r3, #32]
 80093be:	68bb      	ldr	r3, [r7, #8]
 80093c0:	691b      	ldr	r3, [r3, #16]
 80093c2:	429a      	cmp	r2, r3
 80093c4:	d309      	bcc.n	80093da <HAL_PCD_EP_DB_Transmit+0x246>
        {
          len = ep->maxpacket;
 80093c6:	68bb      	ldr	r3, [r7, #8]
 80093c8:	691b      	ldr	r3, [r3, #16]
 80093ca:	627b      	str	r3, [r7, #36]	@ 0x24
          ep->xfer_len_db -= len;
 80093cc:	68bb      	ldr	r3, [r7, #8]
 80093ce:	6a1a      	ldr	r2, [r3, #32]
 80093d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80093d2:	1ad2      	subs	r2, r2, r3
 80093d4:	68bb      	ldr	r3, [r7, #8]
 80093d6:	621a      	str	r2, [r3, #32]
 80093d8:	e016      	b.n	8009408 <HAL_PCD_EP_DB_Transmit+0x274>
        }
        else if (ep->xfer_len_db == 0U)
 80093da:	68bb      	ldr	r3, [r7, #8]
 80093dc:	6a1b      	ldr	r3, [r3, #32]
 80093de:	2b00      	cmp	r3, #0
 80093e0:	d108      	bne.n	80093f4 <HAL_PCD_EP_DB_Transmit+0x260>
        {
          len = TxPctSize;
 80093e2:	231e      	movs	r3, #30
 80093e4:	18fb      	adds	r3, r7, r3
 80093e6:	881b      	ldrh	r3, [r3, #0]
 80093e8:	627b      	str	r3, [r7, #36]	@ 0x24
          ep->xfer_fill_db = 0U;
 80093ea:	68bb      	ldr	r3, [r7, #8]
 80093ec:	2224      	movs	r2, #36	@ 0x24
 80093ee:	2100      	movs	r1, #0
 80093f0:	5499      	strb	r1, [r3, r2]
 80093f2:	e009      	b.n	8009408 <HAL_PCD_EP_DB_Transmit+0x274>
        }
        else
        {
          ep->xfer_fill_db = 0U;
 80093f4:	68bb      	ldr	r3, [r7, #8]
 80093f6:	2224      	movs	r2, #36	@ 0x24
 80093f8:	2100      	movs	r1, #0
 80093fa:	5499      	strb	r1, [r3, r2]
          len = ep->xfer_len_db;
 80093fc:	68bb      	ldr	r3, [r7, #8]
 80093fe:	6a1b      	ldr	r3, [r3, #32]
 8009400:	627b      	str	r3, [r7, #36]	@ 0x24
          ep->xfer_len_db = 0U;
 8009402:	68bb      	ldr	r3, [r7, #8]
 8009404:	2200      	movs	r2, #0
 8009406:	621a      	str	r2, [r3, #32]
        }

        /* Write remaining Data to Buffer */
        /* Set the Double buffer counter for pma buffer1 */
        PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8009408:	68bb      	ldr	r3, [r7, #8]
 800940a:	785b      	ldrb	r3, [r3, #1]
 800940c:	2b00      	cmp	r3, #0
 800940e:	d162      	bne.n	80094d6 <HAL_PCD_EP_DB_Transmit+0x342>
 8009410:	68bb      	ldr	r3, [r7, #8]
 8009412:	781b      	ldrb	r3, [r3, #0]
 8009414:	00db      	lsls	r3, r3, #3
 8009416:	4a55      	ldr	r2, [pc, #340]	@ (800956c <HAL_PCD_EP_DB_Transmit+0x3d8>)
 8009418:	4694      	mov	ip, r2
 800941a:	4463      	add	r3, ip
 800941c:	681a      	ldr	r2, [r3, #0]
 800941e:	68bb      	ldr	r3, [r7, #8]
 8009420:	781b      	ldrb	r3, [r3, #0]
 8009422:	00db      	lsls	r3, r3, #3
 8009424:	4951      	ldr	r1, [pc, #324]	@ (800956c <HAL_PCD_EP_DB_Transmit+0x3d8>)
 8009426:	468c      	mov	ip, r1
 8009428:	4463      	add	r3, ip
 800942a:	0192      	lsls	r2, r2, #6
 800942c:	0992      	lsrs	r2, r2, #6
 800942e:	601a      	str	r2, [r3, #0]
 8009430:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009432:	2b3e      	cmp	r3, #62	@ 0x3e
 8009434:	d91e      	bls.n	8009474 <HAL_PCD_EP_DB_Transmit+0x2e0>
 8009436:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009438:	095b      	lsrs	r3, r3, #5
 800943a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800943c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800943e:	221f      	movs	r2, #31
 8009440:	4013      	ands	r3, r2
 8009442:	d102      	bne.n	800944a <HAL_PCD_EP_DB_Transmit+0x2b6>
 8009444:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009446:	3b01      	subs	r3, #1
 8009448:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800944a:	68bb      	ldr	r3, [r7, #8]
 800944c:	781b      	ldrb	r3, [r3, #0]
 800944e:	00db      	lsls	r3, r3, #3
 8009450:	4a46      	ldr	r2, [pc, #280]	@ (800956c <HAL_PCD_EP_DB_Transmit+0x3d8>)
 8009452:	4694      	mov	ip, r2
 8009454:	4463      	add	r3, ip
 8009456:	681a      	ldr	r2, [r3, #0]
 8009458:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800945a:	069b      	lsls	r3, r3, #26
 800945c:	431a      	orrs	r2, r3
 800945e:	68bb      	ldr	r3, [r7, #8]
 8009460:	781b      	ldrb	r3, [r3, #0]
 8009462:	00db      	lsls	r3, r3, #3
 8009464:	4941      	ldr	r1, [pc, #260]	@ (800956c <HAL_PCD_EP_DB_Transmit+0x3d8>)
 8009466:	468c      	mov	ip, r1
 8009468:	4463      	add	r3, ip
 800946a:	2180      	movs	r1, #128	@ 0x80
 800946c:	0609      	lsls	r1, r1, #24
 800946e:	430a      	orrs	r2, r1
 8009470:	601a      	str	r2, [r3, #0]
 8009472:	e055      	b.n	8009520 <HAL_PCD_EP_DB_Transmit+0x38c>
 8009474:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009476:	2b00      	cmp	r3, #0
 8009478:	d111      	bne.n	800949e <HAL_PCD_EP_DB_Transmit+0x30a>
 800947a:	68bb      	ldr	r3, [r7, #8]
 800947c:	781b      	ldrb	r3, [r3, #0]
 800947e:	00db      	lsls	r3, r3, #3
 8009480:	4a3a      	ldr	r2, [pc, #232]	@ (800956c <HAL_PCD_EP_DB_Transmit+0x3d8>)
 8009482:	4694      	mov	ip, r2
 8009484:	4463      	add	r3, ip
 8009486:	681a      	ldr	r2, [r3, #0]
 8009488:	68bb      	ldr	r3, [r7, #8]
 800948a:	781b      	ldrb	r3, [r3, #0]
 800948c:	00db      	lsls	r3, r3, #3
 800948e:	4937      	ldr	r1, [pc, #220]	@ (800956c <HAL_PCD_EP_DB_Transmit+0x3d8>)
 8009490:	468c      	mov	ip, r1
 8009492:	4463      	add	r3, ip
 8009494:	2180      	movs	r1, #128	@ 0x80
 8009496:	0609      	lsls	r1, r1, #24
 8009498:	430a      	orrs	r2, r1
 800949a:	601a      	str	r2, [r3, #0]
 800949c:	e040      	b.n	8009520 <HAL_PCD_EP_DB_Transmit+0x38c>
 800949e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80094a0:	085b      	lsrs	r3, r3, #1
 80094a2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80094a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80094a6:	2201      	movs	r2, #1
 80094a8:	4013      	ands	r3, r2
 80094aa:	d002      	beq.n	80094b2 <HAL_PCD_EP_DB_Transmit+0x31e>
 80094ac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80094ae:	3301      	adds	r3, #1
 80094b0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80094b2:	68bb      	ldr	r3, [r7, #8]
 80094b4:	781b      	ldrb	r3, [r3, #0]
 80094b6:	00db      	lsls	r3, r3, #3
 80094b8:	4a2c      	ldr	r2, [pc, #176]	@ (800956c <HAL_PCD_EP_DB_Transmit+0x3d8>)
 80094ba:	4694      	mov	ip, r2
 80094bc:	4463      	add	r3, ip
 80094be:	6819      	ldr	r1, [r3, #0]
 80094c0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80094c2:	069a      	lsls	r2, r3, #26
 80094c4:	68bb      	ldr	r3, [r7, #8]
 80094c6:	781b      	ldrb	r3, [r3, #0]
 80094c8:	00db      	lsls	r3, r3, #3
 80094ca:	4828      	ldr	r0, [pc, #160]	@ (800956c <HAL_PCD_EP_DB_Transmit+0x3d8>)
 80094cc:	4684      	mov	ip, r0
 80094ce:	4463      	add	r3, ip
 80094d0:	430a      	orrs	r2, r1
 80094d2:	601a      	str	r2, [r3, #0]
 80094d4:	e024      	b.n	8009520 <HAL_PCD_EP_DB_Transmit+0x38c>
 80094d6:	68bb      	ldr	r3, [r7, #8]
 80094d8:	785b      	ldrb	r3, [r3, #1]
 80094da:	2b01      	cmp	r3, #1
 80094dc:	d120      	bne.n	8009520 <HAL_PCD_EP_DB_Transmit+0x38c>
 80094de:	68bb      	ldr	r3, [r7, #8]
 80094e0:	781b      	ldrb	r3, [r3, #0]
 80094e2:	00db      	lsls	r3, r3, #3
 80094e4:	4a21      	ldr	r2, [pc, #132]	@ (800956c <HAL_PCD_EP_DB_Transmit+0x3d8>)
 80094e6:	4694      	mov	ip, r2
 80094e8:	4463      	add	r3, ip
 80094ea:	681a      	ldr	r2, [r3, #0]
 80094ec:	68bb      	ldr	r3, [r7, #8]
 80094ee:	781b      	ldrb	r3, [r3, #0]
 80094f0:	00db      	lsls	r3, r3, #3
 80094f2:	491e      	ldr	r1, [pc, #120]	@ (800956c <HAL_PCD_EP_DB_Transmit+0x3d8>)
 80094f4:	468c      	mov	ip, r1
 80094f6:	4463      	add	r3, ip
 80094f8:	0412      	lsls	r2, r2, #16
 80094fa:	0c12      	lsrs	r2, r2, #16
 80094fc:	601a      	str	r2, [r3, #0]
 80094fe:	68bb      	ldr	r3, [r7, #8]
 8009500:	781b      	ldrb	r3, [r3, #0]
 8009502:	00db      	lsls	r3, r3, #3
 8009504:	4a19      	ldr	r2, [pc, #100]	@ (800956c <HAL_PCD_EP_DB_Transmit+0x3d8>)
 8009506:	4694      	mov	ip, r2
 8009508:	4463      	add	r3, ip
 800950a:	6819      	ldr	r1, [r3, #0]
 800950c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800950e:	041a      	lsls	r2, r3, #16
 8009510:	68bb      	ldr	r3, [r7, #8]
 8009512:	781b      	ldrb	r3, [r3, #0]
 8009514:	00db      	lsls	r3, r3, #3
 8009516:	4815      	ldr	r0, [pc, #84]	@ (800956c <HAL_PCD_EP_DB_Transmit+0x3d8>)
 8009518:	4684      	mov	ip, r0
 800951a:	4463      	add	r3, ip
 800951c:	430a      	orrs	r2, r1
 800951e:	601a      	str	r2, [r3, #0]

        /* Copy user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr0, (uint16_t)len);
 8009520:	68fb      	ldr	r3, [r7, #12]
 8009522:	6818      	ldr	r0, [r3, #0]
 8009524:	68bb      	ldr	r3, [r7, #8]
 8009526:	6959      	ldr	r1, [r3, #20]
 8009528:	68bb      	ldr	r3, [r7, #8]
 800952a:	891a      	ldrh	r2, [r3, #8]
 800952c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800952e:	b29b      	uxth	r3, r3
 8009530:	f004 f8e6 	bl	800d700 <USB_WritePMA>
 8009534:	e1cf      	b.n	80098d6 <HAL_PCD_EP_DB_Transmit+0x742>
    }
  }
  else /* Data Buffer1 ACK received */
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8009536:	68fb      	ldr	r3, [r7, #12]
 8009538:	681a      	ldr	r2, [r3, #0]
 800953a:	68bb      	ldr	r3, [r7, #8]
 800953c:	781b      	ldrb	r3, [r3, #0]
 800953e:	251e      	movs	r5, #30
 8009540:	197c      	adds	r4, r7, r5
 8009542:	0019      	movs	r1, r3
 8009544:	0010      	movs	r0, r2
 8009546:	f7fe fdc7 	bl	80080d8 <PCD_GET_EP_DBUF1_CNT>
 800954a:	0003      	movs	r3, r0
 800954c:	8023      	strh	r3, [r4, #0]

    if (ep->xfer_len >= TxPctSize)
 800954e:	68bb      	ldr	r3, [r7, #8]
 8009550:	699a      	ldr	r2, [r3, #24]
 8009552:	197b      	adds	r3, r7, r5
 8009554:	881b      	ldrh	r3, [r3, #0]
 8009556:	429a      	cmp	r2, r3
 8009558:	d30e      	bcc.n	8009578 <HAL_PCD_EP_DB_Transmit+0x3e4>
    {
      ep->xfer_len -= TxPctSize;
 800955a:	68bb      	ldr	r3, [r7, #8]
 800955c:	699a      	ldr	r2, [r3, #24]
 800955e:	197b      	adds	r3, r7, r5
 8009560:	881b      	ldrh	r3, [r3, #0]
 8009562:	1ad2      	subs	r2, r2, r3
 8009564:	68bb      	ldr	r3, [r7, #8]
 8009566:	619a      	str	r2, [r3, #24]
 8009568:	e009      	b.n	800957e <HAL_PCD_EP_DB_Transmit+0x3ea>
 800956a:	46c0      	nop			@ (mov r8, r8)
 800956c:	40009800 	.word	0x40009800
 8009570:	07ff8f8f 	.word	0x07ff8f8f
 8009574:	0000c080 	.word	0x0000c080
    }
    else
    {
      ep->xfer_len = 0U;
 8009578:	68bb      	ldr	r3, [r7, #8]
 800957a:	2200      	movs	r2, #0
 800957c:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 800957e:	68bb      	ldr	r3, [r7, #8]
 8009580:	699b      	ldr	r3, [r3, #24]
 8009582:	2b00      	cmp	r3, #0
 8009584:	d000      	beq.n	8009588 <HAL_PCD_EP_DB_Transmit+0x3f4>
 8009586:	e0b2      	b.n	80096ee <HAL_PCD_EP_DB_Transmit+0x55a>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8009588:	68bb      	ldr	r3, [r7, #8]
 800958a:	785b      	ldrb	r3, [r3, #1]
 800958c:	2b00      	cmp	r3, #0
 800958e:	d121      	bne.n	80095d4 <HAL_PCD_EP_DB_Transmit+0x440>
 8009590:	68bb      	ldr	r3, [r7, #8]
 8009592:	781b      	ldrb	r3, [r3, #0]
 8009594:	00db      	lsls	r3, r3, #3
 8009596:	4ab5      	ldr	r2, [pc, #724]	@ (800986c <HAL_PCD_EP_DB_Transmit+0x6d8>)
 8009598:	4694      	mov	ip, r2
 800959a:	4463      	add	r3, ip
 800959c:	681a      	ldr	r2, [r3, #0]
 800959e:	68bb      	ldr	r3, [r7, #8]
 80095a0:	781b      	ldrb	r3, [r3, #0]
 80095a2:	00db      	lsls	r3, r3, #3
 80095a4:	49b1      	ldr	r1, [pc, #708]	@ (800986c <HAL_PCD_EP_DB_Transmit+0x6d8>)
 80095a6:	468c      	mov	ip, r1
 80095a8:	4463      	add	r3, ip
 80095aa:	0192      	lsls	r2, r2, #6
 80095ac:	0992      	lsrs	r2, r2, #6
 80095ae:	601a      	str	r2, [r3, #0]
 80095b0:	68bb      	ldr	r3, [r7, #8]
 80095b2:	781b      	ldrb	r3, [r3, #0]
 80095b4:	00db      	lsls	r3, r3, #3
 80095b6:	4aad      	ldr	r2, [pc, #692]	@ (800986c <HAL_PCD_EP_DB_Transmit+0x6d8>)
 80095b8:	4694      	mov	ip, r2
 80095ba:	4463      	add	r3, ip
 80095bc:	681a      	ldr	r2, [r3, #0]
 80095be:	68bb      	ldr	r3, [r7, #8]
 80095c0:	781b      	ldrb	r3, [r3, #0]
 80095c2:	00db      	lsls	r3, r3, #3
 80095c4:	49a9      	ldr	r1, [pc, #676]	@ (800986c <HAL_PCD_EP_DB_Transmit+0x6d8>)
 80095c6:	468c      	mov	ip, r1
 80095c8:	4463      	add	r3, ip
 80095ca:	2180      	movs	r1, #128	@ 0x80
 80095cc:	0609      	lsls	r1, r1, #24
 80095ce:	430a      	orrs	r2, r1
 80095d0:	601a      	str	r2, [r3, #0]
 80095d2:	e020      	b.n	8009616 <HAL_PCD_EP_DB_Transmit+0x482>
 80095d4:	68bb      	ldr	r3, [r7, #8]
 80095d6:	785b      	ldrb	r3, [r3, #1]
 80095d8:	2b01      	cmp	r3, #1
 80095da:	d11c      	bne.n	8009616 <HAL_PCD_EP_DB_Transmit+0x482>
 80095dc:	68bb      	ldr	r3, [r7, #8]
 80095de:	781b      	ldrb	r3, [r3, #0]
 80095e0:	00db      	lsls	r3, r3, #3
 80095e2:	4aa2      	ldr	r2, [pc, #648]	@ (800986c <HAL_PCD_EP_DB_Transmit+0x6d8>)
 80095e4:	4694      	mov	ip, r2
 80095e6:	4463      	add	r3, ip
 80095e8:	681a      	ldr	r2, [r3, #0]
 80095ea:	68bb      	ldr	r3, [r7, #8]
 80095ec:	781b      	ldrb	r3, [r3, #0]
 80095ee:	00db      	lsls	r3, r3, #3
 80095f0:	499e      	ldr	r1, [pc, #632]	@ (800986c <HAL_PCD_EP_DB_Transmit+0x6d8>)
 80095f2:	468c      	mov	ip, r1
 80095f4:	4463      	add	r3, ip
 80095f6:	0412      	lsls	r2, r2, #16
 80095f8:	0c12      	lsrs	r2, r2, #16
 80095fa:	601a      	str	r2, [r3, #0]
 80095fc:	68bb      	ldr	r3, [r7, #8]
 80095fe:	781b      	ldrb	r3, [r3, #0]
 8009600:	00db      	lsls	r3, r3, #3
 8009602:	4a9a      	ldr	r2, [pc, #616]	@ (800986c <HAL_PCD_EP_DB_Transmit+0x6d8>)
 8009604:	189a      	adds	r2, r3, r2
 8009606:	68bb      	ldr	r3, [r7, #8]
 8009608:	781b      	ldrb	r3, [r3, #0]
 800960a:	00db      	lsls	r3, r3, #3
 800960c:	4997      	ldr	r1, [pc, #604]	@ (800986c <HAL_PCD_EP_DB_Transmit+0x6d8>)
 800960e:	468c      	mov	ip, r1
 8009610:	4463      	add	r3, ip
 8009612:	6812      	ldr	r2, [r2, #0]
 8009614:	601a      	str	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8009616:	68bb      	ldr	r3, [r7, #8]
 8009618:	785b      	ldrb	r3, [r3, #1]
 800961a:	2b00      	cmp	r3, #0
 800961c:	d121      	bne.n	8009662 <HAL_PCD_EP_DB_Transmit+0x4ce>
 800961e:	68bb      	ldr	r3, [r7, #8]
 8009620:	781b      	ldrb	r3, [r3, #0]
 8009622:	00db      	lsls	r3, r3, #3
 8009624:	4a91      	ldr	r2, [pc, #580]	@ (800986c <HAL_PCD_EP_DB_Transmit+0x6d8>)
 8009626:	4694      	mov	ip, r2
 8009628:	4463      	add	r3, ip
 800962a:	685a      	ldr	r2, [r3, #4]
 800962c:	68bb      	ldr	r3, [r7, #8]
 800962e:	781b      	ldrb	r3, [r3, #0]
 8009630:	00db      	lsls	r3, r3, #3
 8009632:	498e      	ldr	r1, [pc, #568]	@ (800986c <HAL_PCD_EP_DB_Transmit+0x6d8>)
 8009634:	468c      	mov	ip, r1
 8009636:	4463      	add	r3, ip
 8009638:	0192      	lsls	r2, r2, #6
 800963a:	0992      	lsrs	r2, r2, #6
 800963c:	605a      	str	r2, [r3, #4]
 800963e:	68bb      	ldr	r3, [r7, #8]
 8009640:	781b      	ldrb	r3, [r3, #0]
 8009642:	00db      	lsls	r3, r3, #3
 8009644:	4a89      	ldr	r2, [pc, #548]	@ (800986c <HAL_PCD_EP_DB_Transmit+0x6d8>)
 8009646:	4694      	mov	ip, r2
 8009648:	4463      	add	r3, ip
 800964a:	685a      	ldr	r2, [r3, #4]
 800964c:	68bb      	ldr	r3, [r7, #8]
 800964e:	781b      	ldrb	r3, [r3, #0]
 8009650:	00db      	lsls	r3, r3, #3
 8009652:	4986      	ldr	r1, [pc, #536]	@ (800986c <HAL_PCD_EP_DB_Transmit+0x6d8>)
 8009654:	468c      	mov	ip, r1
 8009656:	4463      	add	r3, ip
 8009658:	2180      	movs	r1, #128	@ 0x80
 800965a:	0609      	lsls	r1, r1, #24
 800965c:	430a      	orrs	r2, r1
 800965e:	605a      	str	r2, [r3, #4]
 8009660:	e020      	b.n	80096a4 <HAL_PCD_EP_DB_Transmit+0x510>
 8009662:	68bb      	ldr	r3, [r7, #8]
 8009664:	785b      	ldrb	r3, [r3, #1]
 8009666:	2b01      	cmp	r3, #1
 8009668:	d11c      	bne.n	80096a4 <HAL_PCD_EP_DB_Transmit+0x510>
 800966a:	68bb      	ldr	r3, [r7, #8]
 800966c:	781b      	ldrb	r3, [r3, #0]
 800966e:	00db      	lsls	r3, r3, #3
 8009670:	4a7e      	ldr	r2, [pc, #504]	@ (800986c <HAL_PCD_EP_DB_Transmit+0x6d8>)
 8009672:	4694      	mov	ip, r2
 8009674:	4463      	add	r3, ip
 8009676:	685a      	ldr	r2, [r3, #4]
 8009678:	68bb      	ldr	r3, [r7, #8]
 800967a:	781b      	ldrb	r3, [r3, #0]
 800967c:	00db      	lsls	r3, r3, #3
 800967e:	497b      	ldr	r1, [pc, #492]	@ (800986c <HAL_PCD_EP_DB_Transmit+0x6d8>)
 8009680:	468c      	mov	ip, r1
 8009682:	4463      	add	r3, ip
 8009684:	0412      	lsls	r2, r2, #16
 8009686:	0c12      	lsrs	r2, r2, #16
 8009688:	605a      	str	r2, [r3, #4]
 800968a:	68bb      	ldr	r3, [r7, #8]
 800968c:	781b      	ldrb	r3, [r3, #0]
 800968e:	00db      	lsls	r3, r3, #3
 8009690:	4a76      	ldr	r2, [pc, #472]	@ (800986c <HAL_PCD_EP_DB_Transmit+0x6d8>)
 8009692:	189a      	adds	r2, r3, r2
 8009694:	68bb      	ldr	r3, [r7, #8]
 8009696:	781b      	ldrb	r3, [r3, #0]
 8009698:	00db      	lsls	r3, r3, #3
 800969a:	4974      	ldr	r1, [pc, #464]	@ (800986c <HAL_PCD_EP_DB_Transmit+0x6d8>)
 800969c:	468c      	mov	ip, r1
 800969e:	4463      	add	r3, ip
 80096a0:	6852      	ldr	r2, [r2, #4]
 80096a2:	605a      	str	r2, [r3, #4]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 80096a4:	68bb      	ldr	r3, [r7, #8]
 80096a6:	781a      	ldrb	r2, [r3, #0]
 80096a8:	68fb      	ldr	r3, [r7, #12]
 80096aa:	0011      	movs	r1, r2
 80096ac:	0018      	movs	r0, r3
 80096ae:	f00b ffe1 	bl	8015674 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 80096b2:	1dbb      	adds	r3, r7, #6
 80096b4:	881a      	ldrh	r2, [r3, #0]
 80096b6:	2380      	movs	r3, #128	@ 0x80
 80096b8:	01db      	lsls	r3, r3, #7
 80096ba:	4013      	ands	r3, r2
 80096bc:	d000      	beq.n	80096c0 <HAL_PCD_EP_DB_Transmit+0x52c>
 80096be:	e10a      	b.n	80098d6 <HAL_PCD_EP_DB_Transmit+0x742>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 80096c0:	68fb      	ldr	r3, [r7, #12]
 80096c2:	681b      	ldr	r3, [r3, #0]
 80096c4:	001a      	movs	r2, r3
 80096c6:	68bb      	ldr	r3, [r7, #8]
 80096c8:	781b      	ldrb	r3, [r3, #0]
 80096ca:	009b      	lsls	r3, r3, #2
 80096cc:	18d3      	adds	r3, r2, r3
 80096ce:	681b      	ldr	r3, [r3, #0]
 80096d0:	4a67      	ldr	r2, [pc, #412]	@ (8009870 <HAL_PCD_EP_DB_Transmit+0x6dc>)
 80096d2:	4013      	ands	r3, r2
 80096d4:	623b      	str	r3, [r7, #32]
 80096d6:	68fb      	ldr	r3, [r7, #12]
 80096d8:	681b      	ldr	r3, [r3, #0]
 80096da:	001a      	movs	r2, r3
 80096dc:	68bb      	ldr	r3, [r7, #8]
 80096de:	781b      	ldrb	r3, [r3, #0]
 80096e0:	009b      	lsls	r3, r3, #2
 80096e2:	18d3      	adds	r3, r2, r3
 80096e4:	6a3a      	ldr	r2, [r7, #32]
 80096e6:	4963      	ldr	r1, [pc, #396]	@ (8009874 <HAL_PCD_EP_DB_Transmit+0x6e0>)
 80096e8:	430a      	orrs	r2, r1
 80096ea:	601a      	str	r2, [r3, #0]
 80096ec:	e0f3      	b.n	80098d6 <HAL_PCD_EP_DB_Transmit+0x742>
      }
    }
    else /* Transfer is not yet Done */
    {
      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 80096ee:	1dbb      	adds	r3, r7, #6
 80096f0:	881a      	ldrh	r2, [r3, #0]
 80096f2:	2380      	movs	r3, #128	@ 0x80
 80096f4:	01db      	lsls	r3, r3, #7
 80096f6:	4013      	ands	r3, r2
 80096f8:	d115      	bne.n	8009726 <HAL_PCD_EP_DB_Transmit+0x592>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 80096fa:	68fb      	ldr	r3, [r7, #12]
 80096fc:	681b      	ldr	r3, [r3, #0]
 80096fe:	001a      	movs	r2, r3
 8009700:	68bb      	ldr	r3, [r7, #8]
 8009702:	781b      	ldrb	r3, [r3, #0]
 8009704:	009b      	lsls	r3, r3, #2
 8009706:	18d3      	adds	r3, r2, r3
 8009708:	681b      	ldr	r3, [r3, #0]
 800970a:	4a59      	ldr	r2, [pc, #356]	@ (8009870 <HAL_PCD_EP_DB_Transmit+0x6dc>)
 800970c:	4013      	ands	r3, r2
 800970e:	617b      	str	r3, [r7, #20]
 8009710:	68fb      	ldr	r3, [r7, #12]
 8009712:	681b      	ldr	r3, [r3, #0]
 8009714:	001a      	movs	r2, r3
 8009716:	68bb      	ldr	r3, [r7, #8]
 8009718:	781b      	ldrb	r3, [r3, #0]
 800971a:	009b      	lsls	r3, r3, #2
 800971c:	18d3      	adds	r3, r2, r3
 800971e:	697a      	ldr	r2, [r7, #20]
 8009720:	4954      	ldr	r1, [pc, #336]	@ (8009874 <HAL_PCD_EP_DB_Transmit+0x6e0>)
 8009722:	430a      	orrs	r2, r1
 8009724:	601a      	str	r2, [r3, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 8009726:	68bb      	ldr	r3, [r7, #8]
 8009728:	2224      	movs	r2, #36	@ 0x24
 800972a:	5c9b      	ldrb	r3, [r3, r2]
 800972c:	2b01      	cmp	r3, #1
 800972e:	d000      	beq.n	8009732 <HAL_PCD_EP_DB_Transmit+0x59e>
 8009730:	e0d1      	b.n	80098d6 <HAL_PCD_EP_DB_Transmit+0x742>
      {
        ep->xfer_buff += TxPctSize;
 8009732:	68bb      	ldr	r3, [r7, #8]
 8009734:	695a      	ldr	r2, [r3, #20]
 8009736:	211e      	movs	r1, #30
 8009738:	187b      	adds	r3, r7, r1
 800973a:	881b      	ldrh	r3, [r3, #0]
 800973c:	18d2      	adds	r2, r2, r3
 800973e:	68bb      	ldr	r3, [r7, #8]
 8009740:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 8009742:	68bb      	ldr	r3, [r7, #8]
 8009744:	69da      	ldr	r2, [r3, #28]
 8009746:	187b      	adds	r3, r7, r1
 8009748:	881b      	ldrh	r3, [r3, #0]
 800974a:	18d2      	adds	r2, r2, r3
 800974c:	68bb      	ldr	r3, [r7, #8]
 800974e:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 8009750:	68bb      	ldr	r3, [r7, #8]
 8009752:	6a1a      	ldr	r2, [r3, #32]
 8009754:	68bb      	ldr	r3, [r7, #8]
 8009756:	691b      	ldr	r3, [r3, #16]
 8009758:	429a      	cmp	r2, r3
 800975a:	d309      	bcc.n	8009770 <HAL_PCD_EP_DB_Transmit+0x5dc>
        {
          len = ep->maxpacket;
 800975c:	68bb      	ldr	r3, [r7, #8]
 800975e:	691b      	ldr	r3, [r3, #16]
 8009760:	627b      	str	r3, [r7, #36]	@ 0x24
          ep->xfer_len_db -= len;
 8009762:	68bb      	ldr	r3, [r7, #8]
 8009764:	6a1a      	ldr	r2, [r3, #32]
 8009766:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009768:	1ad2      	subs	r2, r2, r3
 800976a:	68bb      	ldr	r3, [r7, #8]
 800976c:	621a      	str	r2, [r3, #32]
 800976e:	e016      	b.n	800979e <HAL_PCD_EP_DB_Transmit+0x60a>
        }
        else if (ep->xfer_len_db == 0U)
 8009770:	68bb      	ldr	r3, [r7, #8]
 8009772:	6a1b      	ldr	r3, [r3, #32]
 8009774:	2b00      	cmp	r3, #0
 8009776:	d108      	bne.n	800978a <HAL_PCD_EP_DB_Transmit+0x5f6>
        {
          len = TxPctSize;
 8009778:	231e      	movs	r3, #30
 800977a:	18fb      	adds	r3, r7, r3
 800977c:	881b      	ldrh	r3, [r3, #0]
 800977e:	627b      	str	r3, [r7, #36]	@ 0x24
          ep->xfer_fill_db = 0U;
 8009780:	68bb      	ldr	r3, [r7, #8]
 8009782:	2224      	movs	r2, #36	@ 0x24
 8009784:	2100      	movs	r1, #0
 8009786:	5499      	strb	r1, [r3, r2]
 8009788:	e009      	b.n	800979e <HAL_PCD_EP_DB_Transmit+0x60a>
        }
        else
        {
          len = ep->xfer_len_db;
 800978a:	68bb      	ldr	r3, [r7, #8]
 800978c:	6a1b      	ldr	r3, [r3, #32]
 800978e:	627b      	str	r3, [r7, #36]	@ 0x24
          ep->xfer_len_db = 0U;
 8009790:	68bb      	ldr	r3, [r7, #8]
 8009792:	2200      	movs	r2, #0
 8009794:	621a      	str	r2, [r3, #32]
          ep->xfer_fill_db = 0;
 8009796:	68bb      	ldr	r3, [r7, #8]
 8009798:	2224      	movs	r2, #36	@ 0x24
 800979a:	2100      	movs	r1, #0
 800979c:	5499      	strb	r1, [r3, r2]
        }

        /* Set the Double buffer counter for pmabuffer1 */
        PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 800979e:	68bb      	ldr	r3, [r7, #8]
 80097a0:	785b      	ldrb	r3, [r3, #1]
 80097a2:	2b00      	cmp	r3, #0
 80097a4:	d168      	bne.n	8009878 <HAL_PCD_EP_DB_Transmit+0x6e4>
 80097a6:	68bb      	ldr	r3, [r7, #8]
 80097a8:	781b      	ldrb	r3, [r3, #0]
 80097aa:	00db      	lsls	r3, r3, #3
 80097ac:	4a2f      	ldr	r2, [pc, #188]	@ (800986c <HAL_PCD_EP_DB_Transmit+0x6d8>)
 80097ae:	4694      	mov	ip, r2
 80097b0:	4463      	add	r3, ip
 80097b2:	685a      	ldr	r2, [r3, #4]
 80097b4:	68bb      	ldr	r3, [r7, #8]
 80097b6:	781b      	ldrb	r3, [r3, #0]
 80097b8:	00db      	lsls	r3, r3, #3
 80097ba:	492c      	ldr	r1, [pc, #176]	@ (800986c <HAL_PCD_EP_DB_Transmit+0x6d8>)
 80097bc:	468c      	mov	ip, r1
 80097be:	4463      	add	r3, ip
 80097c0:	0192      	lsls	r2, r2, #6
 80097c2:	0992      	lsrs	r2, r2, #6
 80097c4:	605a      	str	r2, [r3, #4]
 80097c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80097c8:	2b3e      	cmp	r3, #62	@ 0x3e
 80097ca:	d91e      	bls.n	800980a <HAL_PCD_EP_DB_Transmit+0x676>
 80097cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80097ce:	095b      	lsrs	r3, r3, #5
 80097d0:	61bb      	str	r3, [r7, #24]
 80097d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80097d4:	221f      	movs	r2, #31
 80097d6:	4013      	ands	r3, r2
 80097d8:	d102      	bne.n	80097e0 <HAL_PCD_EP_DB_Transmit+0x64c>
 80097da:	69bb      	ldr	r3, [r7, #24]
 80097dc:	3b01      	subs	r3, #1
 80097de:	61bb      	str	r3, [r7, #24]
 80097e0:	68bb      	ldr	r3, [r7, #8]
 80097e2:	781b      	ldrb	r3, [r3, #0]
 80097e4:	00db      	lsls	r3, r3, #3
 80097e6:	4a21      	ldr	r2, [pc, #132]	@ (800986c <HAL_PCD_EP_DB_Transmit+0x6d8>)
 80097e8:	4694      	mov	ip, r2
 80097ea:	4463      	add	r3, ip
 80097ec:	685a      	ldr	r2, [r3, #4]
 80097ee:	69bb      	ldr	r3, [r7, #24]
 80097f0:	069b      	lsls	r3, r3, #26
 80097f2:	431a      	orrs	r2, r3
 80097f4:	68bb      	ldr	r3, [r7, #8]
 80097f6:	781b      	ldrb	r3, [r3, #0]
 80097f8:	00db      	lsls	r3, r3, #3
 80097fa:	491c      	ldr	r1, [pc, #112]	@ (800986c <HAL_PCD_EP_DB_Transmit+0x6d8>)
 80097fc:	468c      	mov	ip, r1
 80097fe:	4463      	add	r3, ip
 8009800:	2180      	movs	r1, #128	@ 0x80
 8009802:	0609      	lsls	r1, r1, #24
 8009804:	430a      	orrs	r2, r1
 8009806:	605a      	str	r2, [r3, #4]
 8009808:	e05b      	b.n	80098c2 <HAL_PCD_EP_DB_Transmit+0x72e>
 800980a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800980c:	2b00      	cmp	r3, #0
 800980e:	d111      	bne.n	8009834 <HAL_PCD_EP_DB_Transmit+0x6a0>
 8009810:	68bb      	ldr	r3, [r7, #8]
 8009812:	781b      	ldrb	r3, [r3, #0]
 8009814:	00db      	lsls	r3, r3, #3
 8009816:	4a15      	ldr	r2, [pc, #84]	@ (800986c <HAL_PCD_EP_DB_Transmit+0x6d8>)
 8009818:	4694      	mov	ip, r2
 800981a:	4463      	add	r3, ip
 800981c:	685a      	ldr	r2, [r3, #4]
 800981e:	68bb      	ldr	r3, [r7, #8]
 8009820:	781b      	ldrb	r3, [r3, #0]
 8009822:	00db      	lsls	r3, r3, #3
 8009824:	4911      	ldr	r1, [pc, #68]	@ (800986c <HAL_PCD_EP_DB_Transmit+0x6d8>)
 8009826:	468c      	mov	ip, r1
 8009828:	4463      	add	r3, ip
 800982a:	2180      	movs	r1, #128	@ 0x80
 800982c:	0609      	lsls	r1, r1, #24
 800982e:	430a      	orrs	r2, r1
 8009830:	605a      	str	r2, [r3, #4]
 8009832:	e046      	b.n	80098c2 <HAL_PCD_EP_DB_Transmit+0x72e>
 8009834:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009836:	085b      	lsrs	r3, r3, #1
 8009838:	61bb      	str	r3, [r7, #24]
 800983a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800983c:	2201      	movs	r2, #1
 800983e:	4013      	ands	r3, r2
 8009840:	d002      	beq.n	8009848 <HAL_PCD_EP_DB_Transmit+0x6b4>
 8009842:	69bb      	ldr	r3, [r7, #24]
 8009844:	3301      	adds	r3, #1
 8009846:	61bb      	str	r3, [r7, #24]
 8009848:	68bb      	ldr	r3, [r7, #8]
 800984a:	781b      	ldrb	r3, [r3, #0]
 800984c:	00db      	lsls	r3, r3, #3
 800984e:	4a07      	ldr	r2, [pc, #28]	@ (800986c <HAL_PCD_EP_DB_Transmit+0x6d8>)
 8009850:	4694      	mov	ip, r2
 8009852:	4463      	add	r3, ip
 8009854:	6859      	ldr	r1, [r3, #4]
 8009856:	69bb      	ldr	r3, [r7, #24]
 8009858:	069a      	lsls	r2, r3, #26
 800985a:	68bb      	ldr	r3, [r7, #8]
 800985c:	781b      	ldrb	r3, [r3, #0]
 800985e:	00db      	lsls	r3, r3, #3
 8009860:	4802      	ldr	r0, [pc, #8]	@ (800986c <HAL_PCD_EP_DB_Transmit+0x6d8>)
 8009862:	4684      	mov	ip, r0
 8009864:	4463      	add	r3, ip
 8009866:	430a      	orrs	r2, r1
 8009868:	605a      	str	r2, [r3, #4]
 800986a:	e02a      	b.n	80098c2 <HAL_PCD_EP_DB_Transmit+0x72e>
 800986c:	40009800 	.word	0x40009800
 8009870:	07ff8f8f 	.word	0x07ff8f8f
 8009874:	0000c080 	.word	0x0000c080
 8009878:	68bb      	ldr	r3, [r7, #8]
 800987a:	785b      	ldrb	r3, [r3, #1]
 800987c:	2b01      	cmp	r3, #1
 800987e:	d120      	bne.n	80098c2 <HAL_PCD_EP_DB_Transmit+0x72e>
 8009880:	68bb      	ldr	r3, [r7, #8]
 8009882:	781b      	ldrb	r3, [r3, #0]
 8009884:	00db      	lsls	r3, r3, #3
 8009886:	4a25      	ldr	r2, [pc, #148]	@ (800991c <HAL_PCD_EP_DB_Transmit+0x788>)
 8009888:	4694      	mov	ip, r2
 800988a:	4463      	add	r3, ip
 800988c:	685a      	ldr	r2, [r3, #4]
 800988e:	68bb      	ldr	r3, [r7, #8]
 8009890:	781b      	ldrb	r3, [r3, #0]
 8009892:	00db      	lsls	r3, r3, #3
 8009894:	4921      	ldr	r1, [pc, #132]	@ (800991c <HAL_PCD_EP_DB_Transmit+0x788>)
 8009896:	468c      	mov	ip, r1
 8009898:	4463      	add	r3, ip
 800989a:	0412      	lsls	r2, r2, #16
 800989c:	0c12      	lsrs	r2, r2, #16
 800989e:	605a      	str	r2, [r3, #4]
 80098a0:	68bb      	ldr	r3, [r7, #8]
 80098a2:	781b      	ldrb	r3, [r3, #0]
 80098a4:	00db      	lsls	r3, r3, #3
 80098a6:	4a1d      	ldr	r2, [pc, #116]	@ (800991c <HAL_PCD_EP_DB_Transmit+0x788>)
 80098a8:	4694      	mov	ip, r2
 80098aa:	4463      	add	r3, ip
 80098ac:	6859      	ldr	r1, [r3, #4]
 80098ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80098b0:	041a      	lsls	r2, r3, #16
 80098b2:	68bb      	ldr	r3, [r7, #8]
 80098b4:	781b      	ldrb	r3, [r3, #0]
 80098b6:	00db      	lsls	r3, r3, #3
 80098b8:	4818      	ldr	r0, [pc, #96]	@ (800991c <HAL_PCD_EP_DB_Transmit+0x788>)
 80098ba:	4684      	mov	ip, r0
 80098bc:	4463      	add	r3, ip
 80098be:	430a      	orrs	r2, r1
 80098c0:	605a      	str	r2, [r3, #4]

        /* Copy the user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr1, (uint16_t)len);
 80098c2:	68fb      	ldr	r3, [r7, #12]
 80098c4:	6818      	ldr	r0, [r3, #0]
 80098c6:	68bb      	ldr	r3, [r7, #8]
 80098c8:	6959      	ldr	r1, [r3, #20]
 80098ca:	68bb      	ldr	r3, [r7, #8]
 80098cc:	895a      	ldrh	r2, [r3, #10]
 80098ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80098d0:	b29b      	uxth	r3, r3
 80098d2:	f003 ff15 	bl	800d700 <USB_WritePMA>
      }
    }
  }

  /*enable endpoint IN*/
  PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_VALID);
 80098d6:	68fb      	ldr	r3, [r7, #12]
 80098d8:	681b      	ldr	r3, [r3, #0]
 80098da:	001a      	movs	r2, r3
 80098dc:	68bb      	ldr	r3, [r7, #8]
 80098de:	781b      	ldrb	r3, [r3, #0]
 80098e0:	009b      	lsls	r3, r3, #2
 80098e2:	18d3      	adds	r3, r2, r3
 80098e4:	681b      	ldr	r3, [r3, #0]
 80098e6:	4a0e      	ldr	r2, [pc, #56]	@ (8009920 <HAL_PCD_EP_DB_Transmit+0x78c>)
 80098e8:	4013      	ands	r3, r2
 80098ea:	633b      	str	r3, [r7, #48]	@ 0x30
 80098ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80098ee:	2210      	movs	r2, #16
 80098f0:	4053      	eors	r3, r2
 80098f2:	633b      	str	r3, [r7, #48]	@ 0x30
 80098f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80098f6:	2220      	movs	r2, #32
 80098f8:	4053      	eors	r3, r2
 80098fa:	633b      	str	r3, [r7, #48]	@ 0x30
 80098fc:	68fb      	ldr	r3, [r7, #12]
 80098fe:	681b      	ldr	r3, [r3, #0]
 8009900:	001a      	movs	r2, r3
 8009902:	68bb      	ldr	r3, [r7, #8]
 8009904:	781b      	ldrb	r3, [r3, #0]
 8009906:	009b      	lsls	r3, r3, #2
 8009908:	18d3      	adds	r3, r2, r3
 800990a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800990c:	4905      	ldr	r1, [pc, #20]	@ (8009924 <HAL_PCD_EP_DB_Transmit+0x790>)
 800990e:	430a      	orrs	r2, r1
 8009910:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 8009912:	2300      	movs	r3, #0
}
 8009914:	0018      	movs	r0, r3
 8009916:	46bd      	mov	sp, r7
 8009918:	b00e      	add	sp, #56	@ 0x38
 800991a:	bdb0      	pop	{r4, r5, r7, pc}
 800991c:	40009800 	.word	0x40009800
 8009920:	07ff8fbf 	.word	0x07ff8fbf
 8009924:	00008080 	.word	0x00008080

08009928 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8009928:	b580      	push	{r7, lr}
 800992a:	b084      	sub	sp, #16
 800992c:	af00      	add	r7, sp, #0
 800992e:	6078      	str	r0, [r7, #4]

  USB_DRD_TypeDef *USBx = hpcd->Instance;
 8009930:	687b      	ldr	r3, [r7, #4]
 8009932:	681b      	ldr	r3, [r3, #0]
 8009934:	60fb      	str	r3, [r7, #12]
  hpcd->lpm_active = 1U;
 8009936:	687a      	ldr	r2, [r7, #4]
 8009938:	23b5      	movs	r3, #181	@ 0xb5
 800993a:	009b      	lsls	r3, r3, #2
 800993c:	2101      	movs	r1, #1
 800993e:	50d1      	str	r1, [r2, r3]
  hpcd->LPM_State = LPM_L0;
 8009940:	687a      	ldr	r2, [r7, #4]
 8009942:	23b3      	movs	r3, #179	@ 0xb3
 8009944:	009b      	lsls	r3, r3, #2
 8009946:	2100      	movs	r1, #0
 8009948:	54d1      	strb	r1, [r2, r3]

  USBx->LPMCSR |= USB_LPMCSR_LMPEN;
 800994a:	68fb      	ldr	r3, [r7, #12]
 800994c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800994e:	2201      	movs	r2, #1
 8009950:	431a      	orrs	r2, r3
 8009952:	68fb      	ldr	r3, [r7, #12]
 8009954:	655a      	str	r2, [r3, #84]	@ 0x54
  USBx->LPMCSR |= USB_LPMCSR_LPMACK;
 8009956:	68fb      	ldr	r3, [r7, #12]
 8009958:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800995a:	2202      	movs	r2, #2
 800995c:	431a      	orrs	r2, r3
 800995e:	68fb      	ldr	r3, [r7, #12]
 8009960:	655a      	str	r2, [r3, #84]	@ 0x54

  return HAL_OK;
 8009962:	2300      	movs	r3, #0
}
 8009964:	0018      	movs	r0, r3
 8009966:	46bd      	mov	sp, r7
 8009968:	b004      	add	sp, #16
 800996a:	bd80      	pop	{r7, pc}

0800996c <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 800996c:	b580      	push	{r7, lr}
 800996e:	b082      	sub	sp, #8
 8009970:	af00      	add	r7, sp, #0
 8009972:	6078      	str	r0, [r7, #4]
 8009974:	000a      	movs	r2, r1
 8009976:	1cfb      	adds	r3, r7, #3
 8009978:	701a      	strb	r2, [r3, #0]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 800997a:	46c0      	nop			@ (mov r8, r8)
 800997c:	46bd      	mov	sp, r7
 800997e:	b002      	add	sp, #8
 8009980:	bd80      	pop	{r7, pc}
	...

08009984 <HAL_PWREx_EnableVddUSB>:
  * @brief Enable VDDUSB supply.
  * @note  Remove VDDUSB electrical and logical isolation, once VDDUSB supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddUSB(void)
{
 8009984:	b580      	push	{r7, lr}
 8009986:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_USV);
 8009988:	4b04      	ldr	r3, [pc, #16]	@ (800999c <HAL_PWREx_EnableVddUSB+0x18>)
 800998a:	685a      	ldr	r2, [r3, #4]
 800998c:	4b03      	ldr	r3, [pc, #12]	@ (800999c <HAL_PWREx_EnableVddUSB+0x18>)
 800998e:	2180      	movs	r1, #128	@ 0x80
 8009990:	00c9      	lsls	r1, r1, #3
 8009992:	430a      	orrs	r2, r1
 8009994:	605a      	str	r2, [r3, #4]
}
 8009996:	46c0      	nop			@ (mov r8, r8)
 8009998:	46bd      	mov	sp, r7
 800999a:	bd80      	pop	{r7, pc}
 800999c:	40007000 	.word	0x40007000

080099a0 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80099a0:	b580      	push	{r7, lr}
 80099a2:	b084      	sub	sp, #16
 80099a4:	af00      	add	r7, sp, #0
 80099a6:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 80099a8:	4b19      	ldr	r3, [pc, #100]	@ (8009a10 <HAL_PWREx_ControlVoltageScaling+0x70>)
 80099aa:	681b      	ldr	r3, [r3, #0]
 80099ac:	4a19      	ldr	r2, [pc, #100]	@ (8009a14 <HAL_PWREx_ControlVoltageScaling+0x74>)
 80099ae:	4013      	ands	r3, r2
 80099b0:	0019      	movs	r1, r3
 80099b2:	4b17      	ldr	r3, [pc, #92]	@ (8009a10 <HAL_PWREx_ControlVoltageScaling+0x70>)
 80099b4:	687a      	ldr	r2, [r7, #4]
 80099b6:	430a      	orrs	r2, r1
 80099b8:	601a      	str	r2, [r3, #0]

  /* In case of Range 1 selected, we need to ensure that main regulator reaches new value */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80099ba:	687a      	ldr	r2, [r7, #4]
 80099bc:	2380      	movs	r3, #128	@ 0x80
 80099be:	009b      	lsls	r3, r3, #2
 80099c0:	429a      	cmp	r2, r3
 80099c2:	d11f      	bne.n	8009a04 <HAL_PWREx_ControlVoltageScaling+0x64>
  {
    /* Set timeout value */
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 80099c4:	4b14      	ldr	r3, [pc, #80]	@ (8009a18 <HAL_PWREx_ControlVoltageScaling+0x78>)
 80099c6:	681a      	ldr	r2, [r3, #0]
 80099c8:	0013      	movs	r3, r2
 80099ca:	005b      	lsls	r3, r3, #1
 80099cc:	189b      	adds	r3, r3, r2
 80099ce:	005b      	lsls	r3, r3, #1
 80099d0:	4912      	ldr	r1, [pc, #72]	@ (8009a1c <HAL_PWREx_ControlVoltageScaling+0x7c>)
 80099d2:	0018      	movs	r0, r3
 80099d4:	f7fc fd2e 	bl	8006434 <__udivsi3>
 80099d8:	0003      	movs	r3, r0
 80099da:	3301      	adds	r3, #1
 80099dc:	60fb      	str	r3, [r7, #12]

    /* Wait until VOSF is reset */
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80099de:	e008      	b.n	80099f2 <HAL_PWREx_ControlVoltageScaling+0x52>
    {
      if (wait_loop_index != 0U)
 80099e0:	68fb      	ldr	r3, [r7, #12]
 80099e2:	2b00      	cmp	r3, #0
 80099e4:	d003      	beq.n	80099ee <HAL_PWREx_ControlVoltageScaling+0x4e>
      {
        wait_loop_index--;
 80099e6:	68fb      	ldr	r3, [r7, #12]
 80099e8:	3b01      	subs	r3, #1
 80099ea:	60fb      	str	r3, [r7, #12]
 80099ec:	e001      	b.n	80099f2 <HAL_PWREx_ControlVoltageScaling+0x52>
      }
      else
      {
        return HAL_TIMEOUT;
 80099ee:	2303      	movs	r3, #3
 80099f0:	e009      	b.n	8009a06 <HAL_PWREx_ControlVoltageScaling+0x66>
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80099f2:	4b07      	ldr	r3, [pc, #28]	@ (8009a10 <HAL_PWREx_ControlVoltageScaling+0x70>)
 80099f4:	695a      	ldr	r2, [r3, #20]
 80099f6:	2380      	movs	r3, #128	@ 0x80
 80099f8:	00db      	lsls	r3, r3, #3
 80099fa:	401a      	ands	r2, r3
 80099fc:	2380      	movs	r3, #128	@ 0x80
 80099fe:	00db      	lsls	r3, r3, #3
 8009a00:	429a      	cmp	r2, r3
 8009a02:	d0ed      	beq.n	80099e0 <HAL_PWREx_ControlVoltageScaling+0x40>
      }
    }
  }

  return HAL_OK;
 8009a04:	2300      	movs	r3, #0
}
 8009a06:	0018      	movs	r0, r3
 8009a08:	46bd      	mov	sp, r7
 8009a0a:	b004      	add	sp, #16
 8009a0c:	bd80      	pop	{r7, pc}
 8009a0e:	46c0      	nop			@ (mov r8, r8)
 8009a10:	40007000 	.word	0x40007000
 8009a14:	fffff9ff 	.word	0xfffff9ff
 8009a18:	20000004 	.word	0x20000004
 8009a1c:	000f4240 	.word	0x000f4240

08009a20 <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 8009a20:	b580      	push	{r7, lr}
 8009a22:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE));
 8009a24:	4b03      	ldr	r3, [pc, #12]	@ (8009a34 <LL_RCC_GetAPB1Prescaler+0x14>)
 8009a26:	689a      	ldr	r2, [r3, #8]
 8009a28:	23e0      	movs	r3, #224	@ 0xe0
 8009a2a:	01db      	lsls	r3, r3, #7
 8009a2c:	4013      	ands	r3, r2
}
 8009a2e:	0018      	movs	r0, r3
 8009a30:	46bd      	mov	sp, r7
 8009a32:	bd80      	pop	{r7, pc}
 8009a34:	40021000 	.word	0x40021000

08009a38 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8009a38:	b580      	push	{r7, lr}
 8009a3a:	b088      	sub	sp, #32
 8009a3c:	af00      	add	r7, sp, #0
 8009a3e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8009a40:	687b      	ldr	r3, [r7, #4]
 8009a42:	2b00      	cmp	r3, #0
 8009a44:	d102      	bne.n	8009a4c <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8009a46:	2301      	movs	r3, #1
 8009a48:	f000 fb50 	bl	800a0ec <HAL_RCC_OscConfig+0x6b4>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8009a4c:	687b      	ldr	r3, [r7, #4]
 8009a4e:	681b      	ldr	r3, [r3, #0]
 8009a50:	2201      	movs	r2, #1
 8009a52:	4013      	ands	r3, r2
 8009a54:	d100      	bne.n	8009a58 <HAL_RCC_OscConfig+0x20>
 8009a56:	e07c      	b.n	8009b52 <HAL_RCC_OscConfig+0x11a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8009a58:	4bc3      	ldr	r3, [pc, #780]	@ (8009d68 <HAL_RCC_OscConfig+0x330>)
 8009a5a:	689b      	ldr	r3, [r3, #8]
 8009a5c:	2238      	movs	r2, #56	@ 0x38
 8009a5e:	4013      	ands	r3, r2
 8009a60:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8009a62:	4bc1      	ldr	r3, [pc, #772]	@ (8009d68 <HAL_RCC_OscConfig+0x330>)
 8009a64:	68db      	ldr	r3, [r3, #12]
 8009a66:	2203      	movs	r2, #3
 8009a68:	4013      	ands	r3, r2
 8009a6a:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 8009a6c:	69bb      	ldr	r3, [r7, #24]
 8009a6e:	2b10      	cmp	r3, #16
 8009a70:	d102      	bne.n	8009a78 <HAL_RCC_OscConfig+0x40>
 8009a72:	697b      	ldr	r3, [r7, #20]
 8009a74:	2b03      	cmp	r3, #3
 8009a76:	d002      	beq.n	8009a7e <HAL_RCC_OscConfig+0x46>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE))
 8009a78:	69bb      	ldr	r3, [r7, #24]
 8009a7a:	2b08      	cmp	r3, #8
 8009a7c:	d10b      	bne.n	8009a96 <HAL_RCC_OscConfig+0x5e>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8009a7e:	4bba      	ldr	r3, [pc, #744]	@ (8009d68 <HAL_RCC_OscConfig+0x330>)
 8009a80:	681a      	ldr	r2, [r3, #0]
 8009a82:	2380      	movs	r3, #128	@ 0x80
 8009a84:	029b      	lsls	r3, r3, #10
 8009a86:	4013      	ands	r3, r2
 8009a88:	d062      	beq.n	8009b50 <HAL_RCC_OscConfig+0x118>
 8009a8a:	687b      	ldr	r3, [r7, #4]
 8009a8c:	685b      	ldr	r3, [r3, #4]
 8009a8e:	2b00      	cmp	r3, #0
 8009a90:	d15e      	bne.n	8009b50 <HAL_RCC_OscConfig+0x118>
      {
        return HAL_ERROR;
 8009a92:	2301      	movs	r3, #1
 8009a94:	e32a      	b.n	800a0ec <HAL_RCC_OscConfig+0x6b4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8009a96:	687b      	ldr	r3, [r7, #4]
 8009a98:	685a      	ldr	r2, [r3, #4]
 8009a9a:	2380      	movs	r3, #128	@ 0x80
 8009a9c:	025b      	lsls	r3, r3, #9
 8009a9e:	429a      	cmp	r2, r3
 8009aa0:	d107      	bne.n	8009ab2 <HAL_RCC_OscConfig+0x7a>
 8009aa2:	4bb1      	ldr	r3, [pc, #708]	@ (8009d68 <HAL_RCC_OscConfig+0x330>)
 8009aa4:	681a      	ldr	r2, [r3, #0]
 8009aa6:	4bb0      	ldr	r3, [pc, #704]	@ (8009d68 <HAL_RCC_OscConfig+0x330>)
 8009aa8:	2180      	movs	r1, #128	@ 0x80
 8009aaa:	0249      	lsls	r1, r1, #9
 8009aac:	430a      	orrs	r2, r1
 8009aae:	601a      	str	r2, [r3, #0]
 8009ab0:	e020      	b.n	8009af4 <HAL_RCC_OscConfig+0xbc>
 8009ab2:	687b      	ldr	r3, [r7, #4]
 8009ab4:	685a      	ldr	r2, [r3, #4]
 8009ab6:	23a0      	movs	r3, #160	@ 0xa0
 8009ab8:	02db      	lsls	r3, r3, #11
 8009aba:	429a      	cmp	r2, r3
 8009abc:	d10e      	bne.n	8009adc <HAL_RCC_OscConfig+0xa4>
 8009abe:	4baa      	ldr	r3, [pc, #680]	@ (8009d68 <HAL_RCC_OscConfig+0x330>)
 8009ac0:	681a      	ldr	r2, [r3, #0]
 8009ac2:	4ba9      	ldr	r3, [pc, #676]	@ (8009d68 <HAL_RCC_OscConfig+0x330>)
 8009ac4:	2180      	movs	r1, #128	@ 0x80
 8009ac6:	02c9      	lsls	r1, r1, #11
 8009ac8:	430a      	orrs	r2, r1
 8009aca:	601a      	str	r2, [r3, #0]
 8009acc:	4ba6      	ldr	r3, [pc, #664]	@ (8009d68 <HAL_RCC_OscConfig+0x330>)
 8009ace:	681a      	ldr	r2, [r3, #0]
 8009ad0:	4ba5      	ldr	r3, [pc, #660]	@ (8009d68 <HAL_RCC_OscConfig+0x330>)
 8009ad2:	2180      	movs	r1, #128	@ 0x80
 8009ad4:	0249      	lsls	r1, r1, #9
 8009ad6:	430a      	orrs	r2, r1
 8009ad8:	601a      	str	r2, [r3, #0]
 8009ada:	e00b      	b.n	8009af4 <HAL_RCC_OscConfig+0xbc>
 8009adc:	4ba2      	ldr	r3, [pc, #648]	@ (8009d68 <HAL_RCC_OscConfig+0x330>)
 8009ade:	681a      	ldr	r2, [r3, #0]
 8009ae0:	4ba1      	ldr	r3, [pc, #644]	@ (8009d68 <HAL_RCC_OscConfig+0x330>)
 8009ae2:	49a2      	ldr	r1, [pc, #648]	@ (8009d6c <HAL_RCC_OscConfig+0x334>)
 8009ae4:	400a      	ands	r2, r1
 8009ae6:	601a      	str	r2, [r3, #0]
 8009ae8:	4b9f      	ldr	r3, [pc, #636]	@ (8009d68 <HAL_RCC_OscConfig+0x330>)
 8009aea:	681a      	ldr	r2, [r3, #0]
 8009aec:	4b9e      	ldr	r3, [pc, #632]	@ (8009d68 <HAL_RCC_OscConfig+0x330>)
 8009aee:	49a0      	ldr	r1, [pc, #640]	@ (8009d70 <HAL_RCC_OscConfig+0x338>)
 8009af0:	400a      	ands	r2, r1
 8009af2:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8009af4:	687b      	ldr	r3, [r7, #4]
 8009af6:	685b      	ldr	r3, [r3, #4]
 8009af8:	2b00      	cmp	r3, #0
 8009afa:	d014      	beq.n	8009b26 <HAL_RCC_OscConfig+0xee>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009afc:	f7fd fea2 	bl	8007844 <HAL_GetTick>
 8009b00:	0003      	movs	r3, r0
 8009b02:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8009b04:	e008      	b.n	8009b18 <HAL_RCC_OscConfig+0xe0>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8009b06:	f7fd fe9d 	bl	8007844 <HAL_GetTick>
 8009b0a:	0002      	movs	r2, r0
 8009b0c:	693b      	ldr	r3, [r7, #16]
 8009b0e:	1ad3      	subs	r3, r2, r3
 8009b10:	2b64      	cmp	r3, #100	@ 0x64
 8009b12:	d901      	bls.n	8009b18 <HAL_RCC_OscConfig+0xe0>
          {
            return HAL_TIMEOUT;
 8009b14:	2303      	movs	r3, #3
 8009b16:	e2e9      	b.n	800a0ec <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8009b18:	4b93      	ldr	r3, [pc, #588]	@ (8009d68 <HAL_RCC_OscConfig+0x330>)
 8009b1a:	681a      	ldr	r2, [r3, #0]
 8009b1c:	2380      	movs	r3, #128	@ 0x80
 8009b1e:	029b      	lsls	r3, r3, #10
 8009b20:	4013      	ands	r3, r2
 8009b22:	d0f0      	beq.n	8009b06 <HAL_RCC_OscConfig+0xce>
 8009b24:	e015      	b.n	8009b52 <HAL_RCC_OscConfig+0x11a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009b26:	f7fd fe8d 	bl	8007844 <HAL_GetTick>
 8009b2a:	0003      	movs	r3, r0
 8009b2c:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8009b2e:	e008      	b.n	8009b42 <HAL_RCC_OscConfig+0x10a>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8009b30:	f7fd fe88 	bl	8007844 <HAL_GetTick>
 8009b34:	0002      	movs	r2, r0
 8009b36:	693b      	ldr	r3, [r7, #16]
 8009b38:	1ad3      	subs	r3, r2, r3
 8009b3a:	2b64      	cmp	r3, #100	@ 0x64
 8009b3c:	d901      	bls.n	8009b42 <HAL_RCC_OscConfig+0x10a>
          {
            return HAL_TIMEOUT;
 8009b3e:	2303      	movs	r3, #3
 8009b40:	e2d4      	b.n	800a0ec <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8009b42:	4b89      	ldr	r3, [pc, #548]	@ (8009d68 <HAL_RCC_OscConfig+0x330>)
 8009b44:	681a      	ldr	r2, [r3, #0]
 8009b46:	2380      	movs	r3, #128	@ 0x80
 8009b48:	029b      	lsls	r3, r3, #10
 8009b4a:	4013      	ands	r3, r2
 8009b4c:	d1f0      	bne.n	8009b30 <HAL_RCC_OscConfig+0xf8>
 8009b4e:	e000      	b.n	8009b52 <HAL_RCC_OscConfig+0x11a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8009b50:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8009b52:	687b      	ldr	r3, [r7, #4]
 8009b54:	681b      	ldr	r3, [r3, #0]
 8009b56:	2202      	movs	r2, #2
 8009b58:	4013      	ands	r3, r2
 8009b5a:	d100      	bne.n	8009b5e <HAL_RCC_OscConfig+0x126>
 8009b5c:	e099      	b.n	8009c92 <HAL_RCC_OscConfig+0x25a>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI16 is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8009b5e:	4b82      	ldr	r3, [pc, #520]	@ (8009d68 <HAL_RCC_OscConfig+0x330>)
 8009b60:	689b      	ldr	r3, [r3, #8]
 8009b62:	2238      	movs	r2, #56	@ 0x38
 8009b64:	4013      	ands	r3, r2
 8009b66:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8009b68:	4b7f      	ldr	r3, [pc, #508]	@ (8009d68 <HAL_RCC_OscConfig+0x330>)
 8009b6a:	68db      	ldr	r3, [r3, #12]
 8009b6c:	2203      	movs	r2, #3
 8009b6e:	4013      	ands	r3, r2
 8009b70:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 8009b72:	69bb      	ldr	r3, [r7, #24]
 8009b74:	2b10      	cmp	r3, #16
 8009b76:	d102      	bne.n	8009b7e <HAL_RCC_OscConfig+0x146>
 8009b78:	697b      	ldr	r3, [r7, #20]
 8009b7a:	2b02      	cmp	r3, #2
 8009b7c:	d002      	beq.n	8009b84 <HAL_RCC_OscConfig+0x14c>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI))
 8009b7e:	69bb      	ldr	r3, [r7, #24]
 8009b80:	2b00      	cmp	r3, #0
 8009b82:	d135      	bne.n	8009bf0 <HAL_RCC_OscConfig+0x1b8>
    {
      /* When HSI is used as system clock or as PLL input clock it can not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8009b84:	4b78      	ldr	r3, [pc, #480]	@ (8009d68 <HAL_RCC_OscConfig+0x330>)
 8009b86:	681a      	ldr	r2, [r3, #0]
 8009b88:	2380      	movs	r3, #128	@ 0x80
 8009b8a:	00db      	lsls	r3, r3, #3
 8009b8c:	4013      	ands	r3, r2
 8009b8e:	d005      	beq.n	8009b9c <HAL_RCC_OscConfig+0x164>
 8009b90:	687b      	ldr	r3, [r7, #4]
 8009b92:	68db      	ldr	r3, [r3, #12]
 8009b94:	2b00      	cmp	r3, #0
 8009b96:	d101      	bne.n	8009b9c <HAL_RCC_OscConfig+0x164>
      {
        return HAL_ERROR;
 8009b98:	2301      	movs	r3, #1
 8009b9a:	e2a7      	b.n	800a0ec <HAL_RCC_OscConfig+0x6b4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8009b9c:	4b72      	ldr	r3, [pc, #456]	@ (8009d68 <HAL_RCC_OscConfig+0x330>)
 8009b9e:	685b      	ldr	r3, [r3, #4]
 8009ba0:	4a74      	ldr	r2, [pc, #464]	@ (8009d74 <HAL_RCC_OscConfig+0x33c>)
 8009ba2:	4013      	ands	r3, r2
 8009ba4:	0019      	movs	r1, r3
 8009ba6:	687b      	ldr	r3, [r7, #4]
 8009ba8:	695b      	ldr	r3, [r3, #20]
 8009baa:	021a      	lsls	r2, r3, #8
 8009bac:	4b6e      	ldr	r3, [pc, #440]	@ (8009d68 <HAL_RCC_OscConfig+0x330>)
 8009bae:	430a      	orrs	r2, r1
 8009bb0:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 8009bb2:	69bb      	ldr	r3, [r7, #24]
 8009bb4:	2b00      	cmp	r3, #0
 8009bb6:	d112      	bne.n	8009bde <HAL_RCC_OscConfig+0x1a6>
        {
          /* Adjust the HSI16 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8009bb8:	4b6b      	ldr	r3, [pc, #428]	@ (8009d68 <HAL_RCC_OscConfig+0x330>)
 8009bba:	681b      	ldr	r3, [r3, #0]
 8009bbc:	4a6e      	ldr	r2, [pc, #440]	@ (8009d78 <HAL_RCC_OscConfig+0x340>)
 8009bbe:	4013      	ands	r3, r2
 8009bc0:	0019      	movs	r1, r3
 8009bc2:	687b      	ldr	r3, [r7, #4]
 8009bc4:	691a      	ldr	r2, [r3, #16]
 8009bc6:	4b68      	ldr	r3, [pc, #416]	@ (8009d68 <HAL_RCC_OscConfig+0x330>)
 8009bc8:	430a      	orrs	r2, r1
 8009bca:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 8009bcc:	4b66      	ldr	r3, [pc, #408]	@ (8009d68 <HAL_RCC_OscConfig+0x330>)
 8009bce:	681b      	ldr	r3, [r3, #0]
 8009bd0:	0adb      	lsrs	r3, r3, #11
 8009bd2:	2207      	movs	r2, #7
 8009bd4:	4013      	ands	r3, r2
 8009bd6:	4a69      	ldr	r2, [pc, #420]	@ (8009d7c <HAL_RCC_OscConfig+0x344>)
 8009bd8:	40da      	lsrs	r2, r3
 8009bda:	4b69      	ldr	r3, [pc, #420]	@ (8009d80 <HAL_RCC_OscConfig+0x348>)
 8009bdc:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8009bde:	4b69      	ldr	r3, [pc, #420]	@ (8009d84 <HAL_RCC_OscConfig+0x34c>)
 8009be0:	681b      	ldr	r3, [r3, #0]
 8009be2:	0018      	movs	r0, r3
 8009be4:	f7fd fcde 	bl	80075a4 <HAL_InitTick>
 8009be8:	1e03      	subs	r3, r0, #0
 8009bea:	d051      	beq.n	8009c90 <HAL_RCC_OscConfig+0x258>
        {
          return HAL_ERROR;
 8009bec:	2301      	movs	r3, #1
 8009bee:	e27d      	b.n	800a0ec <HAL_RCC_OscConfig+0x6b4>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8009bf0:	687b      	ldr	r3, [r7, #4]
 8009bf2:	68db      	ldr	r3, [r3, #12]
 8009bf4:	2b00      	cmp	r3, #0
 8009bf6:	d030      	beq.n	8009c5a <HAL_RCC_OscConfig+0x222>
      {
        /* Configure the HSI16 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8009bf8:	4b5b      	ldr	r3, [pc, #364]	@ (8009d68 <HAL_RCC_OscConfig+0x330>)
 8009bfa:	681b      	ldr	r3, [r3, #0]
 8009bfc:	4a5e      	ldr	r2, [pc, #376]	@ (8009d78 <HAL_RCC_OscConfig+0x340>)
 8009bfe:	4013      	ands	r3, r2
 8009c00:	0019      	movs	r1, r3
 8009c02:	687b      	ldr	r3, [r7, #4]
 8009c04:	691a      	ldr	r2, [r3, #16]
 8009c06:	4b58      	ldr	r3, [pc, #352]	@ (8009d68 <HAL_RCC_OscConfig+0x330>)
 8009c08:	430a      	orrs	r2, r1
 8009c0a:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_ENABLE();
 8009c0c:	4b56      	ldr	r3, [pc, #344]	@ (8009d68 <HAL_RCC_OscConfig+0x330>)
 8009c0e:	681a      	ldr	r2, [r3, #0]
 8009c10:	4b55      	ldr	r3, [pc, #340]	@ (8009d68 <HAL_RCC_OscConfig+0x330>)
 8009c12:	2180      	movs	r1, #128	@ 0x80
 8009c14:	0049      	lsls	r1, r1, #1
 8009c16:	430a      	orrs	r2, r1
 8009c18:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009c1a:	f7fd fe13 	bl	8007844 <HAL_GetTick>
 8009c1e:	0003      	movs	r3, r0
 8009c20:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8009c22:	e008      	b.n	8009c36 <HAL_RCC_OscConfig+0x1fe>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8009c24:	f7fd fe0e 	bl	8007844 <HAL_GetTick>
 8009c28:	0002      	movs	r2, r0
 8009c2a:	693b      	ldr	r3, [r7, #16]
 8009c2c:	1ad3      	subs	r3, r2, r3
 8009c2e:	2b02      	cmp	r3, #2
 8009c30:	d901      	bls.n	8009c36 <HAL_RCC_OscConfig+0x1fe>
          {
            return HAL_TIMEOUT;
 8009c32:	2303      	movs	r3, #3
 8009c34:	e25a      	b.n	800a0ec <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8009c36:	4b4c      	ldr	r3, [pc, #304]	@ (8009d68 <HAL_RCC_OscConfig+0x330>)
 8009c38:	681a      	ldr	r2, [r3, #0]
 8009c3a:	2380      	movs	r3, #128	@ 0x80
 8009c3c:	00db      	lsls	r3, r3, #3
 8009c3e:	4013      	ands	r3, r2
 8009c40:	d0f0      	beq.n	8009c24 <HAL_RCC_OscConfig+0x1ec>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8009c42:	4b49      	ldr	r3, [pc, #292]	@ (8009d68 <HAL_RCC_OscConfig+0x330>)
 8009c44:	685b      	ldr	r3, [r3, #4]
 8009c46:	4a4b      	ldr	r2, [pc, #300]	@ (8009d74 <HAL_RCC_OscConfig+0x33c>)
 8009c48:	4013      	ands	r3, r2
 8009c4a:	0019      	movs	r1, r3
 8009c4c:	687b      	ldr	r3, [r7, #4]
 8009c4e:	695b      	ldr	r3, [r3, #20]
 8009c50:	021a      	lsls	r2, r3, #8
 8009c52:	4b45      	ldr	r3, [pc, #276]	@ (8009d68 <HAL_RCC_OscConfig+0x330>)
 8009c54:	430a      	orrs	r2, r1
 8009c56:	605a      	str	r2, [r3, #4]
 8009c58:	e01b      	b.n	8009c92 <HAL_RCC_OscConfig+0x25a>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_DISABLE();
 8009c5a:	4b43      	ldr	r3, [pc, #268]	@ (8009d68 <HAL_RCC_OscConfig+0x330>)
 8009c5c:	681a      	ldr	r2, [r3, #0]
 8009c5e:	4b42      	ldr	r3, [pc, #264]	@ (8009d68 <HAL_RCC_OscConfig+0x330>)
 8009c60:	4949      	ldr	r1, [pc, #292]	@ (8009d88 <HAL_RCC_OscConfig+0x350>)
 8009c62:	400a      	ands	r2, r1
 8009c64:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009c66:	f7fd fded 	bl	8007844 <HAL_GetTick>
 8009c6a:	0003      	movs	r3, r0
 8009c6c:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8009c6e:	e008      	b.n	8009c82 <HAL_RCC_OscConfig+0x24a>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8009c70:	f7fd fde8 	bl	8007844 <HAL_GetTick>
 8009c74:	0002      	movs	r2, r0
 8009c76:	693b      	ldr	r3, [r7, #16]
 8009c78:	1ad3      	subs	r3, r2, r3
 8009c7a:	2b02      	cmp	r3, #2
 8009c7c:	d901      	bls.n	8009c82 <HAL_RCC_OscConfig+0x24a>
          {
            return HAL_TIMEOUT;
 8009c7e:	2303      	movs	r3, #3
 8009c80:	e234      	b.n	800a0ec <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8009c82:	4b39      	ldr	r3, [pc, #228]	@ (8009d68 <HAL_RCC_OscConfig+0x330>)
 8009c84:	681a      	ldr	r2, [r3, #0]
 8009c86:	2380      	movs	r3, #128	@ 0x80
 8009c88:	00db      	lsls	r3, r3, #3
 8009c8a:	4013      	ands	r3, r2
 8009c8c:	d1f0      	bne.n	8009c70 <HAL_RCC_OscConfig+0x238>
 8009c8e:	e000      	b.n	8009c92 <HAL_RCC_OscConfig+0x25a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8009c90:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8009c92:	687b      	ldr	r3, [r7, #4]
 8009c94:	681b      	ldr	r3, [r3, #0]
 8009c96:	2208      	movs	r2, #8
 8009c98:	4013      	ands	r3, r2
 8009c9a:	d047      	beq.n	8009d2c <HAL_RCC_OscConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8009c9c:	4b32      	ldr	r3, [pc, #200]	@ (8009d68 <HAL_RCC_OscConfig+0x330>)
 8009c9e:	689b      	ldr	r3, [r3, #8]
 8009ca0:	2238      	movs	r2, #56	@ 0x38
 8009ca2:	4013      	ands	r3, r2
 8009ca4:	2b18      	cmp	r3, #24
 8009ca6:	d10a      	bne.n	8009cbe <HAL_RCC_OscConfig+0x286>
    {
      /* When LSI is used as system clock it will not be disabled */
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 8009ca8:	4b2f      	ldr	r3, [pc, #188]	@ (8009d68 <HAL_RCC_OscConfig+0x330>)
 8009caa:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009cac:	2202      	movs	r2, #2
 8009cae:	4013      	ands	r3, r2
 8009cb0:	d03c      	beq.n	8009d2c <HAL_RCC_OscConfig+0x2f4>
 8009cb2:	687b      	ldr	r3, [r7, #4]
 8009cb4:	699b      	ldr	r3, [r3, #24]
 8009cb6:	2b00      	cmp	r3, #0
 8009cb8:	d138      	bne.n	8009d2c <HAL_RCC_OscConfig+0x2f4>
      {
        return HAL_ERROR;
 8009cba:	2301      	movs	r3, #1
 8009cbc:	e216      	b.n	800a0ec <HAL_RCC_OscConfig+0x6b4>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8009cbe:	687b      	ldr	r3, [r7, #4]
 8009cc0:	699b      	ldr	r3, [r3, #24]
 8009cc2:	2b00      	cmp	r3, #0
 8009cc4:	d019      	beq.n	8009cfa <HAL_RCC_OscConfig+0x2c2>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 8009cc6:	4b28      	ldr	r3, [pc, #160]	@ (8009d68 <HAL_RCC_OscConfig+0x330>)
 8009cc8:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8009cca:	4b27      	ldr	r3, [pc, #156]	@ (8009d68 <HAL_RCC_OscConfig+0x330>)
 8009ccc:	2101      	movs	r1, #1
 8009cce:	430a      	orrs	r2, r1
 8009cd0:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009cd2:	f7fd fdb7 	bl	8007844 <HAL_GetTick>
 8009cd6:	0003      	movs	r3, r0
 8009cd8:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8009cda:	e008      	b.n	8009cee <HAL_RCC_OscConfig+0x2b6>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8009cdc:	f7fd fdb2 	bl	8007844 <HAL_GetTick>
 8009ce0:	0002      	movs	r2, r0
 8009ce2:	693b      	ldr	r3, [r7, #16]
 8009ce4:	1ad3      	subs	r3, r2, r3
 8009ce6:	2b02      	cmp	r3, #2
 8009ce8:	d901      	bls.n	8009cee <HAL_RCC_OscConfig+0x2b6>
          {
            return HAL_TIMEOUT;
 8009cea:	2303      	movs	r3, #3
 8009cec:	e1fe      	b.n	800a0ec <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8009cee:	4b1e      	ldr	r3, [pc, #120]	@ (8009d68 <HAL_RCC_OscConfig+0x330>)
 8009cf0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009cf2:	2202      	movs	r2, #2
 8009cf4:	4013      	ands	r3, r2
 8009cf6:	d0f1      	beq.n	8009cdc <HAL_RCC_OscConfig+0x2a4>
 8009cf8:	e018      	b.n	8009d2c <HAL_RCC_OscConfig+0x2f4>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 8009cfa:	4b1b      	ldr	r3, [pc, #108]	@ (8009d68 <HAL_RCC_OscConfig+0x330>)
 8009cfc:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8009cfe:	4b1a      	ldr	r3, [pc, #104]	@ (8009d68 <HAL_RCC_OscConfig+0x330>)
 8009d00:	2101      	movs	r1, #1
 8009d02:	438a      	bics	r2, r1
 8009d04:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009d06:	f7fd fd9d 	bl	8007844 <HAL_GetTick>
 8009d0a:	0003      	movs	r3, r0
 8009d0c:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8009d0e:	e008      	b.n	8009d22 <HAL_RCC_OscConfig+0x2ea>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8009d10:	f7fd fd98 	bl	8007844 <HAL_GetTick>
 8009d14:	0002      	movs	r2, r0
 8009d16:	693b      	ldr	r3, [r7, #16]
 8009d18:	1ad3      	subs	r3, r2, r3
 8009d1a:	2b02      	cmp	r3, #2
 8009d1c:	d901      	bls.n	8009d22 <HAL_RCC_OscConfig+0x2ea>
          {
            return HAL_TIMEOUT;
 8009d1e:	2303      	movs	r3, #3
 8009d20:	e1e4      	b.n	800a0ec <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8009d22:	4b11      	ldr	r3, [pc, #68]	@ (8009d68 <HAL_RCC_OscConfig+0x330>)
 8009d24:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009d26:	2202      	movs	r2, #2
 8009d28:	4013      	ands	r3, r2
 8009d2a:	d1f1      	bne.n	8009d10 <HAL_RCC_OscConfig+0x2d8>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8009d2c:	687b      	ldr	r3, [r7, #4]
 8009d2e:	681b      	ldr	r3, [r3, #0]
 8009d30:	2204      	movs	r2, #4
 8009d32:	4013      	ands	r3, r2
 8009d34:	d100      	bne.n	8009d38 <HAL_RCC_OscConfig+0x300>
 8009d36:	e0c7      	b.n	8009ec8 <HAL_RCC_OscConfig+0x490>
  {
    FlagStatus       pwrclkchanged = RESET;
 8009d38:	231f      	movs	r3, #31
 8009d3a:	18fb      	adds	r3, r7, r3
 8009d3c:	2200      	movs	r2, #0
 8009d3e:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8009d40:	4b09      	ldr	r3, [pc, #36]	@ (8009d68 <HAL_RCC_OscConfig+0x330>)
 8009d42:	689b      	ldr	r3, [r3, #8]
 8009d44:	2238      	movs	r2, #56	@ 0x38
 8009d46:	4013      	ands	r3, r2
 8009d48:	2b20      	cmp	r3, #32
 8009d4a:	d11f      	bne.n	8009d8c <HAL_RCC_OscConfig+0x354>
    {
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 8009d4c:	4b06      	ldr	r3, [pc, #24]	@ (8009d68 <HAL_RCC_OscConfig+0x330>)
 8009d4e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009d50:	2202      	movs	r2, #2
 8009d52:	4013      	ands	r3, r2
 8009d54:	d100      	bne.n	8009d58 <HAL_RCC_OscConfig+0x320>
 8009d56:	e0b7      	b.n	8009ec8 <HAL_RCC_OscConfig+0x490>
 8009d58:	687b      	ldr	r3, [r7, #4]
 8009d5a:	689b      	ldr	r3, [r3, #8]
 8009d5c:	2b00      	cmp	r3, #0
 8009d5e:	d000      	beq.n	8009d62 <HAL_RCC_OscConfig+0x32a>
 8009d60:	e0b2      	b.n	8009ec8 <HAL_RCC_OscConfig+0x490>
      {
        return HAL_ERROR;
 8009d62:	2301      	movs	r3, #1
 8009d64:	e1c2      	b.n	800a0ec <HAL_RCC_OscConfig+0x6b4>
 8009d66:	46c0      	nop			@ (mov r8, r8)
 8009d68:	40021000 	.word	0x40021000
 8009d6c:	fffeffff 	.word	0xfffeffff
 8009d70:	fffbffff 	.word	0xfffbffff
 8009d74:	ffff80ff 	.word	0xffff80ff
 8009d78:	ffffc7ff 	.word	0xffffc7ff
 8009d7c:	00f42400 	.word	0x00f42400
 8009d80:	20000004 	.word	0x20000004
 8009d84:	20000008 	.word	0x20000008
 8009d88:	fffffeff 	.word	0xfffffeff
    }
    else
    {
      /* Update LSE configuration in Backup Domain control register    */
      /* Requires to enable write access to Backup Domain of necessary */
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8009d8c:	4bb5      	ldr	r3, [pc, #724]	@ (800a064 <HAL_RCC_OscConfig+0x62c>)
 8009d8e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8009d90:	2380      	movs	r3, #128	@ 0x80
 8009d92:	055b      	lsls	r3, r3, #21
 8009d94:	4013      	ands	r3, r2
 8009d96:	d101      	bne.n	8009d9c <HAL_RCC_OscConfig+0x364>
 8009d98:	2301      	movs	r3, #1
 8009d9a:	e000      	b.n	8009d9e <HAL_RCC_OscConfig+0x366>
 8009d9c:	2300      	movs	r3, #0
 8009d9e:	2b00      	cmp	r3, #0
 8009da0:	d011      	beq.n	8009dc6 <HAL_RCC_OscConfig+0x38e>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 8009da2:	4bb0      	ldr	r3, [pc, #704]	@ (800a064 <HAL_RCC_OscConfig+0x62c>)
 8009da4:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8009da6:	4baf      	ldr	r3, [pc, #700]	@ (800a064 <HAL_RCC_OscConfig+0x62c>)
 8009da8:	2180      	movs	r1, #128	@ 0x80
 8009daa:	0549      	lsls	r1, r1, #21
 8009dac:	430a      	orrs	r2, r1
 8009dae:	63da      	str	r2, [r3, #60]	@ 0x3c
 8009db0:	4bac      	ldr	r3, [pc, #688]	@ (800a064 <HAL_RCC_OscConfig+0x62c>)
 8009db2:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8009db4:	2380      	movs	r3, #128	@ 0x80
 8009db6:	055b      	lsls	r3, r3, #21
 8009db8:	4013      	ands	r3, r2
 8009dba:	60fb      	str	r3, [r7, #12]
 8009dbc:	68fb      	ldr	r3, [r7, #12]
        pwrclkchanged = SET;
 8009dbe:	231f      	movs	r3, #31
 8009dc0:	18fb      	adds	r3, r7, r3
 8009dc2:	2201      	movs	r2, #1
 8009dc4:	701a      	strb	r2, [r3, #0]
      }

      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8009dc6:	4ba8      	ldr	r3, [pc, #672]	@ (800a068 <HAL_RCC_OscConfig+0x630>)
 8009dc8:	681a      	ldr	r2, [r3, #0]
 8009dca:	2380      	movs	r3, #128	@ 0x80
 8009dcc:	005b      	lsls	r3, r3, #1
 8009dce:	4013      	ands	r3, r2
 8009dd0:	d11a      	bne.n	8009e08 <HAL_RCC_OscConfig+0x3d0>
      {
        /* Enable write access to Backup domain */
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8009dd2:	4ba5      	ldr	r3, [pc, #660]	@ (800a068 <HAL_RCC_OscConfig+0x630>)
 8009dd4:	681a      	ldr	r2, [r3, #0]
 8009dd6:	4ba4      	ldr	r3, [pc, #656]	@ (800a068 <HAL_RCC_OscConfig+0x630>)
 8009dd8:	2180      	movs	r1, #128	@ 0x80
 8009dda:	0049      	lsls	r1, r1, #1
 8009ddc:	430a      	orrs	r2, r1
 8009dde:	601a      	str	r2, [r3, #0]

        /* Wait for Backup domain Write protection disable */
        tickstart = HAL_GetTick();
 8009de0:	f7fd fd30 	bl	8007844 <HAL_GetTick>
 8009de4:	0003      	movs	r3, r0
 8009de6:	613b      	str	r3, [r7, #16]

        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8009de8:	e008      	b.n	8009dfc <HAL_RCC_OscConfig+0x3c4>
        {
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8009dea:	f7fd fd2b 	bl	8007844 <HAL_GetTick>
 8009dee:	0002      	movs	r2, r0
 8009df0:	693b      	ldr	r3, [r7, #16]
 8009df2:	1ad3      	subs	r3, r2, r3
 8009df4:	2b02      	cmp	r3, #2
 8009df6:	d901      	bls.n	8009dfc <HAL_RCC_OscConfig+0x3c4>
          {
            return HAL_TIMEOUT;
 8009df8:	2303      	movs	r3, #3
 8009dfa:	e177      	b.n	800a0ec <HAL_RCC_OscConfig+0x6b4>
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8009dfc:	4b9a      	ldr	r3, [pc, #616]	@ (800a068 <HAL_RCC_OscConfig+0x630>)
 8009dfe:	681a      	ldr	r2, [r3, #0]
 8009e00:	2380      	movs	r3, #128	@ 0x80
 8009e02:	005b      	lsls	r3, r3, #1
 8009e04:	4013      	ands	r3, r2
 8009e06:	d0f0      	beq.n	8009dea <HAL_RCC_OscConfig+0x3b2>
          }
        }
      }

      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8009e08:	687b      	ldr	r3, [r7, #4]
 8009e0a:	689b      	ldr	r3, [r3, #8]
 8009e0c:	2b01      	cmp	r3, #1
 8009e0e:	d106      	bne.n	8009e1e <HAL_RCC_OscConfig+0x3e6>
 8009e10:	4b94      	ldr	r3, [pc, #592]	@ (800a064 <HAL_RCC_OscConfig+0x62c>)
 8009e12:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8009e14:	4b93      	ldr	r3, [pc, #588]	@ (800a064 <HAL_RCC_OscConfig+0x62c>)
 8009e16:	2101      	movs	r1, #1
 8009e18:	430a      	orrs	r2, r1
 8009e1a:	65da      	str	r2, [r3, #92]	@ 0x5c
 8009e1c:	e01c      	b.n	8009e58 <HAL_RCC_OscConfig+0x420>
 8009e1e:	687b      	ldr	r3, [r7, #4]
 8009e20:	689b      	ldr	r3, [r3, #8]
 8009e22:	2b05      	cmp	r3, #5
 8009e24:	d10c      	bne.n	8009e40 <HAL_RCC_OscConfig+0x408>
 8009e26:	4b8f      	ldr	r3, [pc, #572]	@ (800a064 <HAL_RCC_OscConfig+0x62c>)
 8009e28:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8009e2a:	4b8e      	ldr	r3, [pc, #568]	@ (800a064 <HAL_RCC_OscConfig+0x62c>)
 8009e2c:	2104      	movs	r1, #4
 8009e2e:	430a      	orrs	r2, r1
 8009e30:	65da      	str	r2, [r3, #92]	@ 0x5c
 8009e32:	4b8c      	ldr	r3, [pc, #560]	@ (800a064 <HAL_RCC_OscConfig+0x62c>)
 8009e34:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8009e36:	4b8b      	ldr	r3, [pc, #556]	@ (800a064 <HAL_RCC_OscConfig+0x62c>)
 8009e38:	2101      	movs	r1, #1
 8009e3a:	430a      	orrs	r2, r1
 8009e3c:	65da      	str	r2, [r3, #92]	@ 0x5c
 8009e3e:	e00b      	b.n	8009e58 <HAL_RCC_OscConfig+0x420>
 8009e40:	4b88      	ldr	r3, [pc, #544]	@ (800a064 <HAL_RCC_OscConfig+0x62c>)
 8009e42:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8009e44:	4b87      	ldr	r3, [pc, #540]	@ (800a064 <HAL_RCC_OscConfig+0x62c>)
 8009e46:	2101      	movs	r1, #1
 8009e48:	438a      	bics	r2, r1
 8009e4a:	65da      	str	r2, [r3, #92]	@ 0x5c
 8009e4c:	4b85      	ldr	r3, [pc, #532]	@ (800a064 <HAL_RCC_OscConfig+0x62c>)
 8009e4e:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8009e50:	4b84      	ldr	r3, [pc, #528]	@ (800a064 <HAL_RCC_OscConfig+0x62c>)
 8009e52:	2104      	movs	r1, #4
 8009e54:	438a      	bics	r2, r1
 8009e56:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8009e58:	687b      	ldr	r3, [r7, #4]
 8009e5a:	689b      	ldr	r3, [r3, #8]
 8009e5c:	2b00      	cmp	r3, #0
 8009e5e:	d014      	beq.n	8009e8a <HAL_RCC_OscConfig+0x452>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009e60:	f7fd fcf0 	bl	8007844 <HAL_GetTick>
 8009e64:	0003      	movs	r3, r0
 8009e66:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8009e68:	e009      	b.n	8009e7e <HAL_RCC_OscConfig+0x446>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8009e6a:	f7fd fceb 	bl	8007844 <HAL_GetTick>
 8009e6e:	0002      	movs	r2, r0
 8009e70:	693b      	ldr	r3, [r7, #16]
 8009e72:	1ad3      	subs	r3, r2, r3
 8009e74:	4a7d      	ldr	r2, [pc, #500]	@ (800a06c <HAL_RCC_OscConfig+0x634>)
 8009e76:	4293      	cmp	r3, r2
 8009e78:	d901      	bls.n	8009e7e <HAL_RCC_OscConfig+0x446>
          {
            return HAL_TIMEOUT;
 8009e7a:	2303      	movs	r3, #3
 8009e7c:	e136      	b.n	800a0ec <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8009e7e:	4b79      	ldr	r3, [pc, #484]	@ (800a064 <HAL_RCC_OscConfig+0x62c>)
 8009e80:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009e82:	2202      	movs	r2, #2
 8009e84:	4013      	ands	r3, r2
 8009e86:	d0f0      	beq.n	8009e6a <HAL_RCC_OscConfig+0x432>
 8009e88:	e013      	b.n	8009eb2 <HAL_RCC_OscConfig+0x47a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009e8a:	f7fd fcdb 	bl	8007844 <HAL_GetTick>
 8009e8e:	0003      	movs	r3, r0
 8009e90:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8009e92:	e009      	b.n	8009ea8 <HAL_RCC_OscConfig+0x470>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8009e94:	f7fd fcd6 	bl	8007844 <HAL_GetTick>
 8009e98:	0002      	movs	r2, r0
 8009e9a:	693b      	ldr	r3, [r7, #16]
 8009e9c:	1ad3      	subs	r3, r2, r3
 8009e9e:	4a73      	ldr	r2, [pc, #460]	@ (800a06c <HAL_RCC_OscConfig+0x634>)
 8009ea0:	4293      	cmp	r3, r2
 8009ea2:	d901      	bls.n	8009ea8 <HAL_RCC_OscConfig+0x470>
          {
            return HAL_TIMEOUT;
 8009ea4:	2303      	movs	r3, #3
 8009ea6:	e121      	b.n	800a0ec <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8009ea8:	4b6e      	ldr	r3, [pc, #440]	@ (800a064 <HAL_RCC_OscConfig+0x62c>)
 8009eaa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009eac:	2202      	movs	r2, #2
 8009eae:	4013      	ands	r3, r2
 8009eb0:	d1f0      	bne.n	8009e94 <HAL_RCC_OscConfig+0x45c>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 8009eb2:	231f      	movs	r3, #31
 8009eb4:	18fb      	adds	r3, r7, r3
 8009eb6:	781b      	ldrb	r3, [r3, #0]
 8009eb8:	2b01      	cmp	r3, #1
 8009eba:	d105      	bne.n	8009ec8 <HAL_RCC_OscConfig+0x490>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 8009ebc:	4b69      	ldr	r3, [pc, #420]	@ (800a064 <HAL_RCC_OscConfig+0x62c>)
 8009ebe:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8009ec0:	4b68      	ldr	r3, [pc, #416]	@ (800a064 <HAL_RCC_OscConfig+0x62c>)
 8009ec2:	496b      	ldr	r1, [pc, #428]	@ (800a070 <HAL_RCC_OscConfig+0x638>)
 8009ec4:	400a      	ands	r2, r1
 8009ec6:	63da      	str	r2, [r3, #60]	@ 0x3c
      }
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8009ec8:	687b      	ldr	r3, [r7, #4]
 8009eca:	681b      	ldr	r3, [r3, #0]
 8009ecc:	2220      	movs	r2, #32
 8009ece:	4013      	ands	r3, r2
 8009ed0:	d039      	beq.n	8009f46 <HAL_RCC_OscConfig+0x50e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if (RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8009ed2:	687b      	ldr	r3, [r7, #4]
 8009ed4:	69db      	ldr	r3, [r3, #28]
 8009ed6:	2b00      	cmp	r3, #0
 8009ed8:	d01b      	beq.n	8009f12 <HAL_RCC_OscConfig+0x4da>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8009eda:	4b62      	ldr	r3, [pc, #392]	@ (800a064 <HAL_RCC_OscConfig+0x62c>)
 8009edc:	681a      	ldr	r2, [r3, #0]
 8009ede:	4b61      	ldr	r3, [pc, #388]	@ (800a064 <HAL_RCC_OscConfig+0x62c>)
 8009ee0:	2180      	movs	r1, #128	@ 0x80
 8009ee2:	03c9      	lsls	r1, r1, #15
 8009ee4:	430a      	orrs	r2, r1
 8009ee6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009ee8:	f7fd fcac 	bl	8007844 <HAL_GetTick>
 8009eec:	0003      	movs	r3, r0
 8009eee:	613b      	str	r3, [r7, #16]

      /* Wait till HSI48 is ready */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 8009ef0:	e008      	b.n	8009f04 <HAL_RCC_OscConfig+0x4cc>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8009ef2:	f7fd fca7 	bl	8007844 <HAL_GetTick>
 8009ef6:	0002      	movs	r2, r0
 8009ef8:	693b      	ldr	r3, [r7, #16]
 8009efa:	1ad3      	subs	r3, r2, r3
 8009efc:	2b02      	cmp	r3, #2
 8009efe:	d901      	bls.n	8009f04 <HAL_RCC_OscConfig+0x4cc>
        {
          return HAL_TIMEOUT;
 8009f00:	2303      	movs	r3, #3
 8009f02:	e0f3      	b.n	800a0ec <HAL_RCC_OscConfig+0x6b4>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 8009f04:	4b57      	ldr	r3, [pc, #348]	@ (800a064 <HAL_RCC_OscConfig+0x62c>)
 8009f06:	681a      	ldr	r2, [r3, #0]
 8009f08:	2380      	movs	r3, #128	@ 0x80
 8009f0a:	041b      	lsls	r3, r3, #16
 8009f0c:	4013      	ands	r3, r2
 8009f0e:	d0f0      	beq.n	8009ef2 <HAL_RCC_OscConfig+0x4ba>
 8009f10:	e019      	b.n	8009f46 <HAL_RCC_OscConfig+0x50e>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8009f12:	4b54      	ldr	r3, [pc, #336]	@ (800a064 <HAL_RCC_OscConfig+0x62c>)
 8009f14:	681a      	ldr	r2, [r3, #0]
 8009f16:	4b53      	ldr	r3, [pc, #332]	@ (800a064 <HAL_RCC_OscConfig+0x62c>)
 8009f18:	4956      	ldr	r1, [pc, #344]	@ (800a074 <HAL_RCC_OscConfig+0x63c>)
 8009f1a:	400a      	ands	r2, r1
 8009f1c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009f1e:	f7fd fc91 	bl	8007844 <HAL_GetTick>
 8009f22:	0003      	movs	r3, r0
 8009f24:	613b      	str	r3, [r7, #16]

      /* Wait till HSI48 is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 8009f26:	e008      	b.n	8009f3a <HAL_RCC_OscConfig+0x502>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8009f28:	f7fd fc8c 	bl	8007844 <HAL_GetTick>
 8009f2c:	0002      	movs	r2, r0
 8009f2e:	693b      	ldr	r3, [r7, #16]
 8009f30:	1ad3      	subs	r3, r2, r3
 8009f32:	2b02      	cmp	r3, #2
 8009f34:	d901      	bls.n	8009f3a <HAL_RCC_OscConfig+0x502>
        {
          return HAL_TIMEOUT;
 8009f36:	2303      	movs	r3, #3
 8009f38:	e0d8      	b.n	800a0ec <HAL_RCC_OscConfig+0x6b4>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 8009f3a:	4b4a      	ldr	r3, [pc, #296]	@ (800a064 <HAL_RCC_OscConfig+0x62c>)
 8009f3c:	681a      	ldr	r2, [r3, #0]
 8009f3e:	2380      	movs	r3, #128	@ 0x80
 8009f40:	041b      	lsls	r3, r3, #16
 8009f42:	4013      	ands	r3, r2
 8009f44:	d1f0      	bne.n	8009f28 <HAL_RCC_OscConfig+0x4f0>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8009f46:	687b      	ldr	r3, [r7, #4]
 8009f48:	6a1b      	ldr	r3, [r3, #32]
 8009f4a:	2b00      	cmp	r3, #0
 8009f4c:	d100      	bne.n	8009f50 <HAL_RCC_OscConfig+0x518>
 8009f4e:	e0cc      	b.n	800a0ea <HAL_RCC_OscConfig+0x6b2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8009f50:	4b44      	ldr	r3, [pc, #272]	@ (800a064 <HAL_RCC_OscConfig+0x62c>)
 8009f52:	689b      	ldr	r3, [r3, #8]
 8009f54:	2238      	movs	r2, #56	@ 0x38
 8009f56:	4013      	ands	r3, r2
 8009f58:	2b10      	cmp	r3, #16
 8009f5a:	d100      	bne.n	8009f5e <HAL_RCC_OscConfig+0x526>
 8009f5c:	e07b      	b.n	800a056 <HAL_RCC_OscConfig+0x61e>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8009f5e:	687b      	ldr	r3, [r7, #4]
 8009f60:	6a1b      	ldr	r3, [r3, #32]
 8009f62:	2b02      	cmp	r3, #2
 8009f64:	d156      	bne.n	800a014 <HAL_RCC_OscConfig+0x5dc>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
#endif /* RCC_PLLQ_SUPPORT */
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8009f66:	4b3f      	ldr	r3, [pc, #252]	@ (800a064 <HAL_RCC_OscConfig+0x62c>)
 8009f68:	681a      	ldr	r2, [r3, #0]
 8009f6a:	4b3e      	ldr	r3, [pc, #248]	@ (800a064 <HAL_RCC_OscConfig+0x62c>)
 8009f6c:	4942      	ldr	r1, [pc, #264]	@ (800a078 <HAL_RCC_OscConfig+0x640>)
 8009f6e:	400a      	ands	r2, r1
 8009f70:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009f72:	f7fd fc67 	bl	8007844 <HAL_GetTick>
 8009f76:	0003      	movs	r3, r0
 8009f78:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8009f7a:	e008      	b.n	8009f8e <HAL_RCC_OscConfig+0x556>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8009f7c:	f7fd fc62 	bl	8007844 <HAL_GetTick>
 8009f80:	0002      	movs	r2, r0
 8009f82:	693b      	ldr	r3, [r7, #16]
 8009f84:	1ad3      	subs	r3, r2, r3
 8009f86:	2b02      	cmp	r3, #2
 8009f88:	d901      	bls.n	8009f8e <HAL_RCC_OscConfig+0x556>
          {
            return HAL_TIMEOUT;
 8009f8a:	2303      	movs	r3, #3
 8009f8c:	e0ae      	b.n	800a0ec <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8009f8e:	4b35      	ldr	r3, [pc, #212]	@ (800a064 <HAL_RCC_OscConfig+0x62c>)
 8009f90:	681a      	ldr	r2, [r3, #0]
 8009f92:	2380      	movs	r3, #128	@ 0x80
 8009f94:	049b      	lsls	r3, r3, #18
 8009f96:	4013      	ands	r3, r2
 8009f98:	d1f0      	bne.n	8009f7c <HAL_RCC_OscConfig+0x544>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLQ_SUPPORT)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8009f9a:	4b32      	ldr	r3, [pc, #200]	@ (800a064 <HAL_RCC_OscConfig+0x62c>)
 8009f9c:	68db      	ldr	r3, [r3, #12]
 8009f9e:	4a37      	ldr	r2, [pc, #220]	@ (800a07c <HAL_RCC_OscConfig+0x644>)
 8009fa0:	4013      	ands	r3, r2
 8009fa2:	0019      	movs	r1, r3
 8009fa4:	687b      	ldr	r3, [r7, #4]
 8009fa6:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8009fa8:	687b      	ldr	r3, [r7, #4]
 8009faa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009fac:	431a      	orrs	r2, r3
 8009fae:	687b      	ldr	r3, [r7, #4]
 8009fb0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009fb2:	021b      	lsls	r3, r3, #8
 8009fb4:	431a      	orrs	r2, r3
 8009fb6:	687b      	ldr	r3, [r7, #4]
 8009fb8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009fba:	431a      	orrs	r2, r3
 8009fbc:	687b      	ldr	r3, [r7, #4]
 8009fbe:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009fc0:	431a      	orrs	r2, r3
 8009fc2:	687b      	ldr	r3, [r7, #4]
 8009fc4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009fc6:	431a      	orrs	r2, r3
 8009fc8:	4b26      	ldr	r3, [pc, #152]	@ (800a064 <HAL_RCC_OscConfig+0x62c>)
 8009fca:	430a      	orrs	r2, r1
 8009fcc:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLR);
#endif /* RCC_PLLQ_SUPPORT */

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8009fce:	4b25      	ldr	r3, [pc, #148]	@ (800a064 <HAL_RCC_OscConfig+0x62c>)
 8009fd0:	681a      	ldr	r2, [r3, #0]
 8009fd2:	4b24      	ldr	r3, [pc, #144]	@ (800a064 <HAL_RCC_OscConfig+0x62c>)
 8009fd4:	2180      	movs	r1, #128	@ 0x80
 8009fd6:	0449      	lsls	r1, r1, #17
 8009fd8:	430a      	orrs	r2, r1
 8009fda:	601a      	str	r2, [r3, #0]

        /* Enable PLLR Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 8009fdc:	4b21      	ldr	r3, [pc, #132]	@ (800a064 <HAL_RCC_OscConfig+0x62c>)
 8009fde:	68da      	ldr	r2, [r3, #12]
 8009fe0:	4b20      	ldr	r3, [pc, #128]	@ (800a064 <HAL_RCC_OscConfig+0x62c>)
 8009fe2:	2180      	movs	r1, #128	@ 0x80
 8009fe4:	0549      	lsls	r1, r1, #21
 8009fe6:	430a      	orrs	r2, r1
 8009fe8:	60da      	str	r2, [r3, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009fea:	f7fd fc2b 	bl	8007844 <HAL_GetTick>
 8009fee:	0003      	movs	r3, r0
 8009ff0:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8009ff2:	e008      	b.n	800a006 <HAL_RCC_OscConfig+0x5ce>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8009ff4:	f7fd fc26 	bl	8007844 <HAL_GetTick>
 8009ff8:	0002      	movs	r2, r0
 8009ffa:	693b      	ldr	r3, [r7, #16]
 8009ffc:	1ad3      	subs	r3, r2, r3
 8009ffe:	2b02      	cmp	r3, #2
 800a000:	d901      	bls.n	800a006 <HAL_RCC_OscConfig+0x5ce>
          {
            return HAL_TIMEOUT;
 800a002:	2303      	movs	r3, #3
 800a004:	e072      	b.n	800a0ec <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800a006:	4b17      	ldr	r3, [pc, #92]	@ (800a064 <HAL_RCC_OscConfig+0x62c>)
 800a008:	681a      	ldr	r2, [r3, #0]
 800a00a:	2380      	movs	r3, #128	@ 0x80
 800a00c:	049b      	lsls	r3, r3, #18
 800a00e:	4013      	ands	r3, r2
 800a010:	d0f0      	beq.n	8009ff4 <HAL_RCC_OscConfig+0x5bc>
 800a012:	e06a      	b.n	800a0ea <HAL_RCC_OscConfig+0x6b2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800a014:	4b13      	ldr	r3, [pc, #76]	@ (800a064 <HAL_RCC_OscConfig+0x62c>)
 800a016:	681a      	ldr	r2, [r3, #0]
 800a018:	4b12      	ldr	r3, [pc, #72]	@ (800a064 <HAL_RCC_OscConfig+0x62c>)
 800a01a:	4917      	ldr	r1, [pc, #92]	@ (800a078 <HAL_RCC_OscConfig+0x640>)
 800a01c:	400a      	ands	r2, r1
 800a01e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a020:	f7fd fc10 	bl	8007844 <HAL_GetTick>
 800a024:	0003      	movs	r3, r0
 800a026:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800a028:	e008      	b.n	800a03c <HAL_RCC_OscConfig+0x604>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800a02a:	f7fd fc0b 	bl	8007844 <HAL_GetTick>
 800a02e:	0002      	movs	r2, r0
 800a030:	693b      	ldr	r3, [r7, #16]
 800a032:	1ad3      	subs	r3, r2, r3
 800a034:	2b02      	cmp	r3, #2
 800a036:	d901      	bls.n	800a03c <HAL_RCC_OscConfig+0x604>
          {
            return HAL_TIMEOUT;
 800a038:	2303      	movs	r3, #3
 800a03a:	e057      	b.n	800a0ec <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800a03c:	4b09      	ldr	r3, [pc, #36]	@ (800a064 <HAL_RCC_OscConfig+0x62c>)
 800a03e:	681a      	ldr	r2, [r3, #0]
 800a040:	2380      	movs	r3, #128	@ 0x80
 800a042:	049b      	lsls	r3, r3, #18
 800a044:	4013      	ands	r3, r2
 800a046:	d1f0      	bne.n	800a02a <HAL_RCC_OscConfig+0x5f2>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLQ_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN);
 800a048:	4b06      	ldr	r3, [pc, #24]	@ (800a064 <HAL_RCC_OscConfig+0x62c>)
 800a04a:	68da      	ldr	r2, [r3, #12]
 800a04c:	4b05      	ldr	r3, [pc, #20]	@ (800a064 <HAL_RCC_OscConfig+0x62c>)
 800a04e:	490c      	ldr	r1, [pc, #48]	@ (800a080 <HAL_RCC_OscConfig+0x648>)
 800a050:	400a      	ands	r2, r1
 800a052:	60da      	str	r2, [r3, #12]
 800a054:	e049      	b.n	800a0ea <HAL_RCC_OscConfig+0x6b2>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800a056:	687b      	ldr	r3, [r7, #4]
 800a058:	6a1b      	ldr	r3, [r3, #32]
 800a05a:	2b01      	cmp	r3, #1
 800a05c:	d112      	bne.n	800a084 <HAL_RCC_OscConfig+0x64c>
      {
        return HAL_ERROR;
 800a05e:	2301      	movs	r3, #1
 800a060:	e044      	b.n	800a0ec <HAL_RCC_OscConfig+0x6b4>
 800a062:	46c0      	nop			@ (mov r8, r8)
 800a064:	40021000 	.word	0x40021000
 800a068:	40007000 	.word	0x40007000
 800a06c:	00001388 	.word	0x00001388
 800a070:	efffffff 	.word	0xefffffff
 800a074:	ffbfffff 	.word	0xffbfffff
 800a078:	feffffff 	.word	0xfeffffff
 800a07c:	11c1808c 	.word	0x11c1808c
 800a080:	eefefffc 	.word	0xeefefffc
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        temp_pllckcfg = RCC->PLLCFGR;
 800a084:	4b1b      	ldr	r3, [pc, #108]	@ (800a0f4 <HAL_RCC_OscConfig+0x6bc>)
 800a086:	68db      	ldr	r3, [r3, #12]
 800a088:	617b      	str	r3, [r7, #20]
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800a08a:	697b      	ldr	r3, [r7, #20]
 800a08c:	2203      	movs	r2, #3
 800a08e:	401a      	ands	r2, r3
 800a090:	687b      	ldr	r3, [r7, #4]
 800a092:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a094:	429a      	cmp	r2, r3
 800a096:	d126      	bne.n	800a0e6 <HAL_RCC_OscConfig+0x6ae>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800a098:	697b      	ldr	r3, [r7, #20]
 800a09a:	2270      	movs	r2, #112	@ 0x70
 800a09c:	401a      	ands	r2, r3
 800a09e:	687b      	ldr	r3, [r7, #4]
 800a0a0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800a0a2:	429a      	cmp	r2, r3
 800a0a4:	d11f      	bne.n	800a0e6 <HAL_RCC_OscConfig+0x6ae>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800a0a6:	697a      	ldr	r2, [r7, #20]
 800a0a8:	23fe      	movs	r3, #254	@ 0xfe
 800a0aa:	01db      	lsls	r3, r3, #7
 800a0ac:	401a      	ands	r2, r3
 800a0ae:	687b      	ldr	r3, [r7, #4]
 800a0b0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a0b2:	021b      	lsls	r3, r3, #8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800a0b4:	429a      	cmp	r2, r3
 800a0b6:	d116      	bne.n	800a0e6 <HAL_RCC_OscConfig+0x6ae>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 800a0b8:	697a      	ldr	r2, [r7, #20]
 800a0ba:	23f8      	movs	r3, #248	@ 0xf8
 800a0bc:	039b      	lsls	r3, r3, #14
 800a0be:	401a      	ands	r2, r3
 800a0c0:	687b      	ldr	r3, [r7, #4]
 800a0c2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800a0c4:	429a      	cmp	r2, r3
 800a0c6:	d10e      	bne.n	800a0e6 <HAL_RCC_OscConfig+0x6ae>
#if defined (RCC_PLLQ_SUPPORT)
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 800a0c8:	697a      	ldr	r2, [r7, #20]
 800a0ca:	23e0      	movs	r3, #224	@ 0xe0
 800a0cc:	051b      	lsls	r3, r3, #20
 800a0ce:	401a      	ands	r2, r3
 800a0d0:	687b      	ldr	r3, [r7, #4]
 800a0d2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 800a0d4:	429a      	cmp	r2, r3
 800a0d6:	d106      	bne.n	800a0e6 <HAL_RCC_OscConfig+0x6ae>
#endif /* RCC_PLLQ_SUPPORT */
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 800a0d8:	697b      	ldr	r3, [r7, #20]
 800a0da:	0f5b      	lsrs	r3, r3, #29
 800a0dc:	075a      	lsls	r2, r3, #29
 800a0de:	687b      	ldr	r3, [r7, #4]
 800a0e0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 800a0e2:	429a      	cmp	r2, r3
 800a0e4:	d001      	beq.n	800a0ea <HAL_RCC_OscConfig+0x6b2>
        {
          return HAL_ERROR;
 800a0e6:	2301      	movs	r3, #1
 800a0e8:	e000      	b.n	800a0ec <HAL_RCC_OscConfig+0x6b4>
        }
      }
    }
  }
  return HAL_OK;
 800a0ea:	2300      	movs	r3, #0
}
 800a0ec:	0018      	movs	r0, r3
 800a0ee:	46bd      	mov	sp, r7
 800a0f0:	b008      	add	sp, #32
 800a0f2:	bd80      	pop	{r7, pc}
 800a0f4:	40021000 	.word	0x40021000

0800a0f8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800a0f8:	b580      	push	{r7, lr}
 800a0fa:	b084      	sub	sp, #16
 800a0fc:	af00      	add	r7, sp, #0
 800a0fe:	6078      	str	r0, [r7, #4]
 800a100:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800a102:	687b      	ldr	r3, [r7, #4]
 800a104:	2b00      	cmp	r3, #0
 800a106:	d101      	bne.n	800a10c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800a108:	2301      	movs	r3, #1
 800a10a:	e0e9      	b.n	800a2e0 <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800a10c:	4b76      	ldr	r3, [pc, #472]	@ (800a2e8 <HAL_RCC_ClockConfig+0x1f0>)
 800a10e:	681b      	ldr	r3, [r3, #0]
 800a110:	2207      	movs	r2, #7
 800a112:	4013      	ands	r3, r2
 800a114:	683a      	ldr	r2, [r7, #0]
 800a116:	429a      	cmp	r2, r3
 800a118:	d91e      	bls.n	800a158 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800a11a:	4b73      	ldr	r3, [pc, #460]	@ (800a2e8 <HAL_RCC_ClockConfig+0x1f0>)
 800a11c:	681b      	ldr	r3, [r3, #0]
 800a11e:	2207      	movs	r2, #7
 800a120:	4393      	bics	r3, r2
 800a122:	0019      	movs	r1, r3
 800a124:	4b70      	ldr	r3, [pc, #448]	@ (800a2e8 <HAL_RCC_ClockConfig+0x1f0>)
 800a126:	683a      	ldr	r2, [r7, #0]
 800a128:	430a      	orrs	r2, r1
 800a12a:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 800a12c:	f7fd fb8a 	bl	8007844 <HAL_GetTick>
 800a130:	0003      	movs	r3, r0
 800a132:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800a134:	e009      	b.n	800a14a <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800a136:	f7fd fb85 	bl	8007844 <HAL_GetTick>
 800a13a:	0002      	movs	r2, r0
 800a13c:	68fb      	ldr	r3, [r7, #12]
 800a13e:	1ad3      	subs	r3, r2, r3
 800a140:	4a6a      	ldr	r2, [pc, #424]	@ (800a2ec <HAL_RCC_ClockConfig+0x1f4>)
 800a142:	4293      	cmp	r3, r2
 800a144:	d901      	bls.n	800a14a <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 800a146:	2303      	movs	r3, #3
 800a148:	e0ca      	b.n	800a2e0 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800a14a:	4b67      	ldr	r3, [pc, #412]	@ (800a2e8 <HAL_RCC_ClockConfig+0x1f0>)
 800a14c:	681b      	ldr	r3, [r3, #0]
 800a14e:	2207      	movs	r2, #7
 800a150:	4013      	ands	r3, r2
 800a152:	683a      	ldr	r2, [r7, #0]
 800a154:	429a      	cmp	r2, r3
 800a156:	d1ee      	bne.n	800a136 <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800a158:	687b      	ldr	r3, [r7, #4]
 800a15a:	681b      	ldr	r3, [r3, #0]
 800a15c:	2202      	movs	r2, #2
 800a15e:	4013      	ands	r3, r2
 800a160:	d015      	beq.n	800a18e <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800a162:	687b      	ldr	r3, [r7, #4]
 800a164:	681b      	ldr	r3, [r3, #0]
 800a166:	2204      	movs	r2, #4
 800a168:	4013      	ands	r3, r2
 800a16a:	d006      	beq.n	800a17a <HAL_RCC_ClockConfig+0x82>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 800a16c:	4b60      	ldr	r3, [pc, #384]	@ (800a2f0 <HAL_RCC_ClockConfig+0x1f8>)
 800a16e:	689a      	ldr	r2, [r3, #8]
 800a170:	4b5f      	ldr	r3, [pc, #380]	@ (800a2f0 <HAL_RCC_ClockConfig+0x1f8>)
 800a172:	21e0      	movs	r1, #224	@ 0xe0
 800a174:	01c9      	lsls	r1, r1, #7
 800a176:	430a      	orrs	r2, r1
 800a178:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800a17a:	4b5d      	ldr	r3, [pc, #372]	@ (800a2f0 <HAL_RCC_ClockConfig+0x1f8>)
 800a17c:	689b      	ldr	r3, [r3, #8]
 800a17e:	4a5d      	ldr	r2, [pc, #372]	@ (800a2f4 <HAL_RCC_ClockConfig+0x1fc>)
 800a180:	4013      	ands	r3, r2
 800a182:	0019      	movs	r1, r3
 800a184:	687b      	ldr	r3, [r7, #4]
 800a186:	689a      	ldr	r2, [r3, #8]
 800a188:	4b59      	ldr	r3, [pc, #356]	@ (800a2f0 <HAL_RCC_ClockConfig+0x1f8>)
 800a18a:	430a      	orrs	r2, r1
 800a18c:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800a18e:	687b      	ldr	r3, [r7, #4]
 800a190:	681b      	ldr	r3, [r3, #0]
 800a192:	2201      	movs	r2, #1
 800a194:	4013      	ands	r3, r2
 800a196:	d057      	beq.n	800a248 <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800a198:	687b      	ldr	r3, [r7, #4]
 800a19a:	685b      	ldr	r3, [r3, #4]
 800a19c:	2b01      	cmp	r3, #1
 800a19e:	d107      	bne.n	800a1b0 <HAL_RCC_ClockConfig+0xb8>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800a1a0:	4b53      	ldr	r3, [pc, #332]	@ (800a2f0 <HAL_RCC_ClockConfig+0x1f8>)
 800a1a2:	681a      	ldr	r2, [r3, #0]
 800a1a4:	2380      	movs	r3, #128	@ 0x80
 800a1a6:	029b      	lsls	r3, r3, #10
 800a1a8:	4013      	ands	r3, r2
 800a1aa:	d12b      	bne.n	800a204 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 800a1ac:	2301      	movs	r3, #1
 800a1ae:	e097      	b.n	800a2e0 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800a1b0:	687b      	ldr	r3, [r7, #4]
 800a1b2:	685b      	ldr	r3, [r3, #4]
 800a1b4:	2b02      	cmp	r3, #2
 800a1b6:	d107      	bne.n	800a1c8 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800a1b8:	4b4d      	ldr	r3, [pc, #308]	@ (800a2f0 <HAL_RCC_ClockConfig+0x1f8>)
 800a1ba:	681a      	ldr	r2, [r3, #0]
 800a1bc:	2380      	movs	r3, #128	@ 0x80
 800a1be:	049b      	lsls	r3, r3, #18
 800a1c0:	4013      	ands	r3, r2
 800a1c2:	d11f      	bne.n	800a204 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 800a1c4:	2301      	movs	r3, #1
 800a1c6:	e08b      	b.n	800a2e0 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 800a1c8:	687b      	ldr	r3, [r7, #4]
 800a1ca:	685b      	ldr	r3, [r3, #4]
 800a1cc:	2b00      	cmp	r3, #0
 800a1ce:	d107      	bne.n	800a1e0 <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800a1d0:	4b47      	ldr	r3, [pc, #284]	@ (800a2f0 <HAL_RCC_ClockConfig+0x1f8>)
 800a1d2:	681a      	ldr	r2, [r3, #0]
 800a1d4:	2380      	movs	r3, #128	@ 0x80
 800a1d6:	00db      	lsls	r3, r3, #3
 800a1d8:	4013      	ands	r3, r2
 800a1da:	d113      	bne.n	800a204 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 800a1dc:	2301      	movs	r3, #1
 800a1de:	e07f      	b.n	800a2e0 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 800a1e0:	687b      	ldr	r3, [r7, #4]
 800a1e2:	685b      	ldr	r3, [r3, #4]
 800a1e4:	2b03      	cmp	r3, #3
 800a1e6:	d106      	bne.n	800a1f6 <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800a1e8:	4b41      	ldr	r3, [pc, #260]	@ (800a2f0 <HAL_RCC_ClockConfig+0x1f8>)
 800a1ea:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a1ec:	2202      	movs	r2, #2
 800a1ee:	4013      	ands	r3, r2
 800a1f0:	d108      	bne.n	800a204 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 800a1f2:	2301      	movs	r3, #1
 800a1f4:	e074      	b.n	800a2e0 <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800a1f6:	4b3e      	ldr	r3, [pc, #248]	@ (800a2f0 <HAL_RCC_ClockConfig+0x1f8>)
 800a1f8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a1fa:	2202      	movs	r2, #2
 800a1fc:	4013      	ands	r3, r2
 800a1fe:	d101      	bne.n	800a204 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 800a200:	2301      	movs	r3, #1
 800a202:	e06d      	b.n	800a2e0 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800a204:	4b3a      	ldr	r3, [pc, #232]	@ (800a2f0 <HAL_RCC_ClockConfig+0x1f8>)
 800a206:	689b      	ldr	r3, [r3, #8]
 800a208:	2207      	movs	r2, #7
 800a20a:	4393      	bics	r3, r2
 800a20c:	0019      	movs	r1, r3
 800a20e:	687b      	ldr	r3, [r7, #4]
 800a210:	685a      	ldr	r2, [r3, #4]
 800a212:	4b37      	ldr	r3, [pc, #220]	@ (800a2f0 <HAL_RCC_ClockConfig+0x1f8>)
 800a214:	430a      	orrs	r2, r1
 800a216:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800a218:	f7fd fb14 	bl	8007844 <HAL_GetTick>
 800a21c:	0003      	movs	r3, r0
 800a21e:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800a220:	e009      	b.n	800a236 <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800a222:	f7fd fb0f 	bl	8007844 <HAL_GetTick>
 800a226:	0002      	movs	r2, r0
 800a228:	68fb      	ldr	r3, [r7, #12]
 800a22a:	1ad3      	subs	r3, r2, r3
 800a22c:	4a2f      	ldr	r2, [pc, #188]	@ (800a2ec <HAL_RCC_ClockConfig+0x1f4>)
 800a22e:	4293      	cmp	r3, r2
 800a230:	d901      	bls.n	800a236 <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 800a232:	2303      	movs	r3, #3
 800a234:	e054      	b.n	800a2e0 <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800a236:	4b2e      	ldr	r3, [pc, #184]	@ (800a2f0 <HAL_RCC_ClockConfig+0x1f8>)
 800a238:	689b      	ldr	r3, [r3, #8]
 800a23a:	2238      	movs	r2, #56	@ 0x38
 800a23c:	401a      	ands	r2, r3
 800a23e:	687b      	ldr	r3, [r7, #4]
 800a240:	685b      	ldr	r3, [r3, #4]
 800a242:	00db      	lsls	r3, r3, #3
 800a244:	429a      	cmp	r2, r3
 800a246:	d1ec      	bne.n	800a222 <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800a248:	4b27      	ldr	r3, [pc, #156]	@ (800a2e8 <HAL_RCC_ClockConfig+0x1f0>)
 800a24a:	681b      	ldr	r3, [r3, #0]
 800a24c:	2207      	movs	r2, #7
 800a24e:	4013      	ands	r3, r2
 800a250:	683a      	ldr	r2, [r7, #0]
 800a252:	429a      	cmp	r2, r3
 800a254:	d21e      	bcs.n	800a294 <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800a256:	4b24      	ldr	r3, [pc, #144]	@ (800a2e8 <HAL_RCC_ClockConfig+0x1f0>)
 800a258:	681b      	ldr	r3, [r3, #0]
 800a25a:	2207      	movs	r2, #7
 800a25c:	4393      	bics	r3, r2
 800a25e:	0019      	movs	r1, r3
 800a260:	4b21      	ldr	r3, [pc, #132]	@ (800a2e8 <HAL_RCC_ClockConfig+0x1f0>)
 800a262:	683a      	ldr	r2, [r7, #0]
 800a264:	430a      	orrs	r2, r1
 800a266:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 800a268:	f7fd faec 	bl	8007844 <HAL_GetTick>
 800a26c:	0003      	movs	r3, r0
 800a26e:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800a270:	e009      	b.n	800a286 <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800a272:	f7fd fae7 	bl	8007844 <HAL_GetTick>
 800a276:	0002      	movs	r2, r0
 800a278:	68fb      	ldr	r3, [r7, #12]
 800a27a:	1ad3      	subs	r3, r2, r3
 800a27c:	4a1b      	ldr	r2, [pc, #108]	@ (800a2ec <HAL_RCC_ClockConfig+0x1f4>)
 800a27e:	4293      	cmp	r3, r2
 800a280:	d901      	bls.n	800a286 <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 800a282:	2303      	movs	r3, #3
 800a284:	e02c      	b.n	800a2e0 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800a286:	4b18      	ldr	r3, [pc, #96]	@ (800a2e8 <HAL_RCC_ClockConfig+0x1f0>)
 800a288:	681b      	ldr	r3, [r3, #0]
 800a28a:	2207      	movs	r2, #7
 800a28c:	4013      	ands	r3, r2
 800a28e:	683a      	ldr	r2, [r7, #0]
 800a290:	429a      	cmp	r2, r3
 800a292:	d1ee      	bne.n	800a272 <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800a294:	687b      	ldr	r3, [r7, #4]
 800a296:	681b      	ldr	r3, [r3, #0]
 800a298:	2204      	movs	r2, #4
 800a29a:	4013      	ands	r3, r2
 800a29c:	d009      	beq.n	800a2b2 <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 800a29e:	4b14      	ldr	r3, [pc, #80]	@ (800a2f0 <HAL_RCC_ClockConfig+0x1f8>)
 800a2a0:	689b      	ldr	r3, [r3, #8]
 800a2a2:	4a15      	ldr	r2, [pc, #84]	@ (800a2f8 <HAL_RCC_ClockConfig+0x200>)
 800a2a4:	4013      	ands	r3, r2
 800a2a6:	0019      	movs	r1, r3
 800a2a8:	687b      	ldr	r3, [r7, #4]
 800a2aa:	68da      	ldr	r2, [r3, #12]
 800a2ac:	4b10      	ldr	r3, [pc, #64]	@ (800a2f0 <HAL_RCC_ClockConfig+0x1f8>)
 800a2ae:	430a      	orrs	r2, r1
 800a2b0:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 800a2b2:	f000 f829 	bl	800a308 <HAL_RCC_GetSysClockFreq>
 800a2b6:	0001      	movs	r1, r0
 800a2b8:	4b0d      	ldr	r3, [pc, #52]	@ (800a2f0 <HAL_RCC_ClockConfig+0x1f8>)
 800a2ba:	689b      	ldr	r3, [r3, #8]
 800a2bc:	0a1b      	lsrs	r3, r3, #8
 800a2be:	220f      	movs	r2, #15
 800a2c0:	401a      	ands	r2, r3
 800a2c2:	4b0e      	ldr	r3, [pc, #56]	@ (800a2fc <HAL_RCC_ClockConfig+0x204>)
 800a2c4:	0092      	lsls	r2, r2, #2
 800a2c6:	58d3      	ldr	r3, [r2, r3]
 800a2c8:	221f      	movs	r2, #31
 800a2ca:	4013      	ands	r3, r2
 800a2cc:	000a      	movs	r2, r1
 800a2ce:	40da      	lsrs	r2, r3
 800a2d0:	4b0b      	ldr	r3, [pc, #44]	@ (800a300 <HAL_RCC_ClockConfig+0x208>)
 800a2d2:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 800a2d4:	4b0b      	ldr	r3, [pc, #44]	@ (800a304 <HAL_RCC_ClockConfig+0x20c>)
 800a2d6:	681b      	ldr	r3, [r3, #0]
 800a2d8:	0018      	movs	r0, r3
 800a2da:	f7fd f963 	bl	80075a4 <HAL_InitTick>
 800a2de:	0003      	movs	r3, r0
}
 800a2e0:	0018      	movs	r0, r3
 800a2e2:	46bd      	mov	sp, r7
 800a2e4:	b004      	add	sp, #16
 800a2e6:	bd80      	pop	{r7, pc}
 800a2e8:	40022000 	.word	0x40022000
 800a2ec:	00001388 	.word	0x00001388
 800a2f0:	40021000 	.word	0x40021000
 800a2f4:	fffff0ff 	.word	0xfffff0ff
 800a2f8:	ffff8fff 	.word	0xffff8fff
 800a2fc:	0801691c 	.word	0x0801691c
 800a300:	20000004 	.word	0x20000004
 800a304:	20000008 	.word	0x20000008

0800a308 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800a308:	b580      	push	{r7, lr}
 800a30a:	b086      	sub	sp, #24
 800a30c:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800a30e:	4b3c      	ldr	r3, [pc, #240]	@ (800a400 <HAL_RCC_GetSysClockFreq+0xf8>)
 800a310:	689b      	ldr	r3, [r3, #8]
 800a312:	2238      	movs	r2, #56	@ 0x38
 800a314:	4013      	ands	r3, r2
 800a316:	d10f      	bne.n	800a338 <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 800a318:	4b39      	ldr	r3, [pc, #228]	@ (800a400 <HAL_RCC_GetSysClockFreq+0xf8>)
 800a31a:	681b      	ldr	r3, [r3, #0]
 800a31c:	0adb      	lsrs	r3, r3, #11
 800a31e:	2207      	movs	r2, #7
 800a320:	4013      	ands	r3, r2
 800a322:	2201      	movs	r2, #1
 800a324:	409a      	lsls	r2, r3
 800a326:	0013      	movs	r3, r2
 800a328:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 800a32a:	6839      	ldr	r1, [r7, #0]
 800a32c:	4835      	ldr	r0, [pc, #212]	@ (800a404 <HAL_RCC_GetSysClockFreq+0xfc>)
 800a32e:	f7fc f881 	bl	8006434 <__udivsi3>
 800a332:	0003      	movs	r3, r0
 800a334:	613b      	str	r3, [r7, #16]
 800a336:	e05d      	b.n	800a3f4 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800a338:	4b31      	ldr	r3, [pc, #196]	@ (800a400 <HAL_RCC_GetSysClockFreq+0xf8>)
 800a33a:	689b      	ldr	r3, [r3, #8]
 800a33c:	2238      	movs	r2, #56	@ 0x38
 800a33e:	4013      	ands	r3, r2
 800a340:	2b08      	cmp	r3, #8
 800a342:	d102      	bne.n	800a34a <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800a344:	4b30      	ldr	r3, [pc, #192]	@ (800a408 <HAL_RCC_GetSysClockFreq+0x100>)
 800a346:	613b      	str	r3, [r7, #16]
 800a348:	e054      	b.n	800a3f4 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800a34a:	4b2d      	ldr	r3, [pc, #180]	@ (800a400 <HAL_RCC_GetSysClockFreq+0xf8>)
 800a34c:	689b      	ldr	r3, [r3, #8]
 800a34e:	2238      	movs	r2, #56	@ 0x38
 800a350:	4013      	ands	r3, r2
 800a352:	2b10      	cmp	r3, #16
 800a354:	d138      	bne.n	800a3c8 <HAL_RCC_GetSysClockFreq+0xc0>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 800a356:	4b2a      	ldr	r3, [pc, #168]	@ (800a400 <HAL_RCC_GetSysClockFreq+0xf8>)
 800a358:	68db      	ldr	r3, [r3, #12]
 800a35a:	2203      	movs	r2, #3
 800a35c:	4013      	ands	r3, r2
 800a35e:	60fb      	str	r3, [r7, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800a360:	4b27      	ldr	r3, [pc, #156]	@ (800a400 <HAL_RCC_GetSysClockFreq+0xf8>)
 800a362:	68db      	ldr	r3, [r3, #12]
 800a364:	091b      	lsrs	r3, r3, #4
 800a366:	2207      	movs	r2, #7
 800a368:	4013      	ands	r3, r2
 800a36a:	3301      	adds	r3, #1
 800a36c:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800a36e:	68fb      	ldr	r3, [r7, #12]
 800a370:	2b03      	cmp	r3, #3
 800a372:	d10d      	bne.n	800a390 <HAL_RCC_GetSysClockFreq+0x88>
    {
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800a374:	68b9      	ldr	r1, [r7, #8]
 800a376:	4824      	ldr	r0, [pc, #144]	@ (800a408 <HAL_RCC_GetSysClockFreq+0x100>)
 800a378:	f7fc f85c 	bl	8006434 <__udivsi3>
 800a37c:	0003      	movs	r3, r0
 800a37e:	0019      	movs	r1, r3
 800a380:	4b1f      	ldr	r3, [pc, #124]	@ (800a400 <HAL_RCC_GetSysClockFreq+0xf8>)
 800a382:	68db      	ldr	r3, [r3, #12]
 800a384:	0a1b      	lsrs	r3, r3, #8
 800a386:	227f      	movs	r2, #127	@ 0x7f
 800a388:	4013      	ands	r3, r2
 800a38a:	434b      	muls	r3, r1
 800a38c:	617b      	str	r3, [r7, #20]
        break;
 800a38e:	e00d      	b.n	800a3ac <HAL_RCC_GetSysClockFreq+0xa4>

      case RCC_PLLSOURCE_HSI:  /* HSI16 used as PLL clock source */
      default:                 /* HSI16 used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 800a390:	68b9      	ldr	r1, [r7, #8]
 800a392:	481c      	ldr	r0, [pc, #112]	@ (800a404 <HAL_RCC_GetSysClockFreq+0xfc>)
 800a394:	f7fc f84e 	bl	8006434 <__udivsi3>
 800a398:	0003      	movs	r3, r0
 800a39a:	0019      	movs	r1, r3
 800a39c:	4b18      	ldr	r3, [pc, #96]	@ (800a400 <HAL_RCC_GetSysClockFreq+0xf8>)
 800a39e:	68db      	ldr	r3, [r3, #12]
 800a3a0:	0a1b      	lsrs	r3, r3, #8
 800a3a2:	227f      	movs	r2, #127	@ 0x7f
 800a3a4:	4013      	ands	r3, r2
 800a3a6:	434b      	muls	r3, r1
 800a3a8:	617b      	str	r3, [r7, #20]
        break;
 800a3aa:	46c0      	nop			@ (mov r8, r8)
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 800a3ac:	4b14      	ldr	r3, [pc, #80]	@ (800a400 <HAL_RCC_GetSysClockFreq+0xf8>)
 800a3ae:	68db      	ldr	r3, [r3, #12]
 800a3b0:	0f5b      	lsrs	r3, r3, #29
 800a3b2:	2207      	movs	r2, #7
 800a3b4:	4013      	ands	r3, r2
 800a3b6:	3301      	adds	r3, #1
 800a3b8:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco / pllr;
 800a3ba:	6879      	ldr	r1, [r7, #4]
 800a3bc:	6978      	ldr	r0, [r7, #20]
 800a3be:	f7fc f839 	bl	8006434 <__udivsi3>
 800a3c2:	0003      	movs	r3, r0
 800a3c4:	613b      	str	r3, [r7, #16]
 800a3c6:	e015      	b.n	800a3f4 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 800a3c8:	4b0d      	ldr	r3, [pc, #52]	@ (800a400 <HAL_RCC_GetSysClockFreq+0xf8>)
 800a3ca:	689b      	ldr	r3, [r3, #8]
 800a3cc:	2238      	movs	r2, #56	@ 0x38
 800a3ce:	4013      	ands	r3, r2
 800a3d0:	2b20      	cmp	r3, #32
 800a3d2:	d103      	bne.n	800a3dc <HAL_RCC_GetSysClockFreq+0xd4>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 800a3d4:	2380      	movs	r3, #128	@ 0x80
 800a3d6:	021b      	lsls	r3, r3, #8
 800a3d8:	613b      	str	r3, [r7, #16]
 800a3da:	e00b      	b.n	800a3f4 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 800a3dc:	4b08      	ldr	r3, [pc, #32]	@ (800a400 <HAL_RCC_GetSysClockFreq+0xf8>)
 800a3de:	689b      	ldr	r3, [r3, #8]
 800a3e0:	2238      	movs	r2, #56	@ 0x38
 800a3e2:	4013      	ands	r3, r2
 800a3e4:	2b18      	cmp	r3, #24
 800a3e6:	d103      	bne.n	800a3f0 <HAL_RCC_GetSysClockFreq+0xe8>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 800a3e8:	23fa      	movs	r3, #250	@ 0xfa
 800a3ea:	01db      	lsls	r3, r3, #7
 800a3ec:	613b      	str	r3, [r7, #16]
 800a3ee:	e001      	b.n	800a3f4 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else
  {
    sysclockfreq = 0U;
 800a3f0:	2300      	movs	r3, #0
 800a3f2:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 800a3f4:	693b      	ldr	r3, [r7, #16]
}
 800a3f6:	0018      	movs	r0, r3
 800a3f8:	46bd      	mov	sp, r7
 800a3fa:	b006      	add	sp, #24
 800a3fc:	bd80      	pop	{r7, pc}
 800a3fe:	46c0      	nop			@ (mov r8, r8)
 800a400:	40021000 	.word	0x40021000
 800a404:	00f42400 	.word	0x00f42400
 800a408:	007a1200 	.word	0x007a1200

0800a40c <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800a40c:	b580      	push	{r7, lr}
 800a40e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800a410:	4b02      	ldr	r3, [pc, #8]	@ (800a41c <HAL_RCC_GetHCLKFreq+0x10>)
 800a412:	681b      	ldr	r3, [r3, #0]
}
 800a414:	0018      	movs	r0, r3
 800a416:	46bd      	mov	sp, r7
 800a418:	bd80      	pop	{r7, pc}
 800a41a:	46c0      	nop			@ (mov r8, r8)
 800a41c:	20000004 	.word	0x20000004

0800a420 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800a420:	b5b0      	push	{r4, r5, r7, lr}
 800a422:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 800a424:	f7ff fff2 	bl	800a40c <HAL_RCC_GetHCLKFreq>
 800a428:	0004      	movs	r4, r0
 800a42a:	f7ff faf9 	bl	8009a20 <LL_RCC_GetAPB1Prescaler>
 800a42e:	0003      	movs	r3, r0
 800a430:	0b1a      	lsrs	r2, r3, #12
 800a432:	4b05      	ldr	r3, [pc, #20]	@ (800a448 <HAL_RCC_GetPCLK1Freq+0x28>)
 800a434:	0092      	lsls	r2, r2, #2
 800a436:	58d3      	ldr	r3, [r2, r3]
 800a438:	221f      	movs	r2, #31
 800a43a:	4013      	ands	r3, r2
 800a43c:	40dc      	lsrs	r4, r3
 800a43e:	0023      	movs	r3, r4
}
 800a440:	0018      	movs	r0, r3
 800a442:	46bd      	mov	sp, r7
 800a444:	bdb0      	pop	{r4, r5, r7, pc}
 800a446:	46c0      	nop			@ (mov r8, r8)
 800a448:	0801695c 	.word	0x0801695c

0800a44c <HAL_RCC_GetClockConfig>:
  *                           will be configured.
  * @param  pFLatency         Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 800a44c:	b580      	push	{r7, lr}
 800a44e:	b082      	sub	sp, #8
 800a450:	af00      	add	r7, sp, #0
 800a452:	6078      	str	r0, [r7, #4]
 800a454:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1;
 800a456:	687b      	ldr	r3, [r7, #4]
 800a458:	2207      	movs	r2, #7
 800a45a:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 800a45c:	4b0e      	ldr	r3, [pc, #56]	@ (800a498 <HAL_RCC_GetClockConfig+0x4c>)
 800a45e:	689b      	ldr	r3, [r3, #8]
 800a460:	2207      	movs	r2, #7
 800a462:	401a      	ands	r2, r3
 800a464:	687b      	ldr	r3, [r7, #4]
 800a466:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 800a468:	4b0b      	ldr	r3, [pc, #44]	@ (800a498 <HAL_RCC_GetClockConfig+0x4c>)
 800a46a:	689a      	ldr	r2, [r3, #8]
 800a46c:	23f0      	movs	r3, #240	@ 0xf0
 800a46e:	011b      	lsls	r3, r3, #4
 800a470:	401a      	ands	r2, r3
 800a472:	687b      	ldr	r3, [r7, #4]
 800a474:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE);
 800a476:	4b08      	ldr	r3, [pc, #32]	@ (800a498 <HAL_RCC_GetClockConfig+0x4c>)
 800a478:	689a      	ldr	r2, [r3, #8]
 800a47a:	23e0      	movs	r3, #224	@ 0xe0
 800a47c:	01db      	lsls	r3, r3, #7
 800a47e:	401a      	ands	r2, r3
 800a480:	687b      	ldr	r3, [r7, #4]
 800a482:	60da      	str	r2, [r3, #12]


  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 800a484:	4b05      	ldr	r3, [pc, #20]	@ (800a49c <HAL_RCC_GetClockConfig+0x50>)
 800a486:	681b      	ldr	r3, [r3, #0]
 800a488:	2207      	movs	r2, #7
 800a48a:	401a      	ands	r2, r3
 800a48c:	683b      	ldr	r3, [r7, #0]
 800a48e:	601a      	str	r2, [r3, #0]
}
 800a490:	46c0      	nop			@ (mov r8, r8)
 800a492:	46bd      	mov	sp, r7
 800a494:	b002      	add	sp, #8
 800a496:	bd80      	pop	{r7, pc}
 800a498:	40021000 	.word	0x40021000
 800a49c:	40022000 	.word	0x40022000

0800a4a0 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800a4a0:	b580      	push	{r7, lr}
 800a4a2:	b086      	sub	sp, #24
 800a4a4:	af00      	add	r7, sp, #0
 800a4a6:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret    = HAL_OK;   /* Intermediate status */
 800a4a8:	2313      	movs	r3, #19
 800a4aa:	18fb      	adds	r3, r7, r3
 800a4ac:	2200      	movs	r2, #0
 800a4ae:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800a4b0:	2312      	movs	r3, #18
 800a4b2:	18fb      	adds	r3, r7, r3
 800a4b4:	2200      	movs	r2, #0
 800a4b6:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800a4b8:	687b      	ldr	r3, [r7, #4]
 800a4ba:	681a      	ldr	r2, [r3, #0]
 800a4bc:	2380      	movs	r3, #128	@ 0x80
 800a4be:	029b      	lsls	r3, r3, #10
 800a4c0:	4013      	ands	r3, r2
 800a4c2:	d100      	bne.n	800a4c6 <HAL_RCCEx_PeriphCLKConfig+0x26>
 800a4c4:	e0ad      	b.n	800a622 <HAL_RCCEx_PeriphCLKConfig+0x182>
  {
    FlagStatus       pwrclkchanged = RESET;
 800a4c6:	2011      	movs	r0, #17
 800a4c8:	183b      	adds	r3, r7, r0
 800a4ca:	2200      	movs	r2, #0
 800a4cc:	701a      	strb	r2, [r3, #0]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800a4ce:	4b47      	ldr	r3, [pc, #284]	@ (800a5ec <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 800a4d0:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800a4d2:	2380      	movs	r3, #128	@ 0x80
 800a4d4:	055b      	lsls	r3, r3, #21
 800a4d6:	4013      	ands	r3, r2
 800a4d8:	d110      	bne.n	800a4fc <HAL_RCCEx_PeriphCLKConfig+0x5c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800a4da:	4b44      	ldr	r3, [pc, #272]	@ (800a5ec <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 800a4dc:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800a4de:	4b43      	ldr	r3, [pc, #268]	@ (800a5ec <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 800a4e0:	2180      	movs	r1, #128	@ 0x80
 800a4e2:	0549      	lsls	r1, r1, #21
 800a4e4:	430a      	orrs	r2, r1
 800a4e6:	63da      	str	r2, [r3, #60]	@ 0x3c
 800a4e8:	4b40      	ldr	r3, [pc, #256]	@ (800a5ec <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 800a4ea:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800a4ec:	2380      	movs	r3, #128	@ 0x80
 800a4ee:	055b      	lsls	r3, r3, #21
 800a4f0:	4013      	ands	r3, r2
 800a4f2:	60bb      	str	r3, [r7, #8]
 800a4f4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800a4f6:	183b      	adds	r3, r7, r0
 800a4f8:	2201      	movs	r2, #1
 800a4fa:	701a      	strb	r2, [r3, #0]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800a4fc:	4b3c      	ldr	r3, [pc, #240]	@ (800a5f0 <HAL_RCCEx_PeriphCLKConfig+0x150>)
 800a4fe:	681a      	ldr	r2, [r3, #0]
 800a500:	4b3b      	ldr	r3, [pc, #236]	@ (800a5f0 <HAL_RCCEx_PeriphCLKConfig+0x150>)
 800a502:	2180      	movs	r1, #128	@ 0x80
 800a504:	0049      	lsls	r1, r1, #1
 800a506:	430a      	orrs	r2, r1
 800a508:	601a      	str	r2, [r3, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800a50a:	f7fd f99b 	bl	8007844 <HAL_GetTick>
 800a50e:	0003      	movs	r3, r0
 800a510:	60fb      	str	r3, [r7, #12]

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800a512:	e00b      	b.n	800a52c <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800a514:	f7fd f996 	bl	8007844 <HAL_GetTick>
 800a518:	0002      	movs	r2, r0
 800a51a:	68fb      	ldr	r3, [r7, #12]
 800a51c:	1ad3      	subs	r3, r2, r3
 800a51e:	2b02      	cmp	r3, #2
 800a520:	d904      	bls.n	800a52c <HAL_RCCEx_PeriphCLKConfig+0x8c>
      {
        ret = HAL_TIMEOUT;
 800a522:	2313      	movs	r3, #19
 800a524:	18fb      	adds	r3, r7, r3
 800a526:	2203      	movs	r2, #3
 800a528:	701a      	strb	r2, [r3, #0]
        break;
 800a52a:	e005      	b.n	800a538 <HAL_RCCEx_PeriphCLKConfig+0x98>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800a52c:	4b30      	ldr	r3, [pc, #192]	@ (800a5f0 <HAL_RCCEx_PeriphCLKConfig+0x150>)
 800a52e:	681a      	ldr	r2, [r3, #0]
 800a530:	2380      	movs	r3, #128	@ 0x80
 800a532:	005b      	lsls	r3, r3, #1
 800a534:	4013      	ands	r3, r2
 800a536:	d0ed      	beq.n	800a514 <HAL_RCCEx_PeriphCLKConfig+0x74>
      }
    }

    if (ret == HAL_OK)
 800a538:	2313      	movs	r3, #19
 800a53a:	18fb      	adds	r3, r7, r3
 800a53c:	781b      	ldrb	r3, [r3, #0]
 800a53e:	2b00      	cmp	r3, #0
 800a540:	d15e      	bne.n	800a600 <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800a542:	4b2a      	ldr	r3, [pc, #168]	@ (800a5ec <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 800a544:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800a546:	23c0      	movs	r3, #192	@ 0xc0
 800a548:	009b      	lsls	r3, r3, #2
 800a54a:	4013      	ands	r3, r2
 800a54c:	617b      	str	r3, [r7, #20]

      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800a54e:	697b      	ldr	r3, [r7, #20]
 800a550:	2b00      	cmp	r3, #0
 800a552:	d019      	beq.n	800a588 <HAL_RCCEx_PeriphCLKConfig+0xe8>
 800a554:	687b      	ldr	r3, [r7, #4]
 800a556:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a558:	697a      	ldr	r2, [r7, #20]
 800a55a:	429a      	cmp	r2, r3
 800a55c:	d014      	beq.n	800a588 <HAL_RCCEx_PeriphCLKConfig+0xe8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800a55e:	4b23      	ldr	r3, [pc, #140]	@ (800a5ec <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 800a560:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a562:	4a24      	ldr	r2, [pc, #144]	@ (800a5f4 <HAL_RCCEx_PeriphCLKConfig+0x154>)
 800a564:	4013      	ands	r3, r2
 800a566:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800a568:	4b20      	ldr	r3, [pc, #128]	@ (800a5ec <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 800a56a:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800a56c:	4b1f      	ldr	r3, [pc, #124]	@ (800a5ec <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 800a56e:	2180      	movs	r1, #128	@ 0x80
 800a570:	0249      	lsls	r1, r1, #9
 800a572:	430a      	orrs	r2, r1
 800a574:	65da      	str	r2, [r3, #92]	@ 0x5c
        __HAL_RCC_BACKUPRESET_RELEASE();
 800a576:	4b1d      	ldr	r3, [pc, #116]	@ (800a5ec <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 800a578:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800a57a:	4b1c      	ldr	r3, [pc, #112]	@ (800a5ec <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 800a57c:	491e      	ldr	r1, [pc, #120]	@ (800a5f8 <HAL_RCCEx_PeriphCLKConfig+0x158>)
 800a57e:	400a      	ands	r2, r1
 800a580:	65da      	str	r2, [r3, #92]	@ 0x5c
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800a582:	4b1a      	ldr	r3, [pc, #104]	@ (800a5ec <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 800a584:	697a      	ldr	r2, [r7, #20]
 800a586:	65da      	str	r2, [r3, #92]	@ 0x5c
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800a588:	697b      	ldr	r3, [r7, #20]
 800a58a:	2201      	movs	r2, #1
 800a58c:	4013      	ands	r3, r2
 800a58e:	d016      	beq.n	800a5be <HAL_RCCEx_PeriphCLKConfig+0x11e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a590:	f7fd f958 	bl	8007844 <HAL_GetTick>
 800a594:	0003      	movs	r3, r0
 800a596:	60fb      	str	r3, [r7, #12]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800a598:	e00c      	b.n	800a5b4 <HAL_RCCEx_PeriphCLKConfig+0x114>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800a59a:	f7fd f953 	bl	8007844 <HAL_GetTick>
 800a59e:	0002      	movs	r2, r0
 800a5a0:	68fb      	ldr	r3, [r7, #12]
 800a5a2:	1ad3      	subs	r3, r2, r3
 800a5a4:	4a15      	ldr	r2, [pc, #84]	@ (800a5fc <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 800a5a6:	4293      	cmp	r3, r2
 800a5a8:	d904      	bls.n	800a5b4 <HAL_RCCEx_PeriphCLKConfig+0x114>
          {
            ret = HAL_TIMEOUT;
 800a5aa:	2313      	movs	r3, #19
 800a5ac:	18fb      	adds	r3, r7, r3
 800a5ae:	2203      	movs	r2, #3
 800a5b0:	701a      	strb	r2, [r3, #0]
            break;
 800a5b2:	e004      	b.n	800a5be <HAL_RCCEx_PeriphCLKConfig+0x11e>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800a5b4:	4b0d      	ldr	r3, [pc, #52]	@ (800a5ec <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 800a5b6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a5b8:	2202      	movs	r2, #2
 800a5ba:	4013      	ands	r3, r2
 800a5bc:	d0ed      	beq.n	800a59a <HAL_RCCEx_PeriphCLKConfig+0xfa>
          }
        }
      }

      if (ret == HAL_OK)
 800a5be:	2313      	movs	r3, #19
 800a5c0:	18fb      	adds	r3, r7, r3
 800a5c2:	781b      	ldrb	r3, [r3, #0]
 800a5c4:	2b00      	cmp	r3, #0
 800a5c6:	d10a      	bne.n	800a5de <HAL_RCCEx_PeriphCLKConfig+0x13e>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800a5c8:	4b08      	ldr	r3, [pc, #32]	@ (800a5ec <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 800a5ca:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a5cc:	4a09      	ldr	r2, [pc, #36]	@ (800a5f4 <HAL_RCCEx_PeriphCLKConfig+0x154>)
 800a5ce:	4013      	ands	r3, r2
 800a5d0:	0019      	movs	r1, r3
 800a5d2:	687b      	ldr	r3, [r7, #4]
 800a5d4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800a5d6:	4b05      	ldr	r3, [pc, #20]	@ (800a5ec <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 800a5d8:	430a      	orrs	r2, r1
 800a5da:	65da      	str	r2, [r3, #92]	@ 0x5c
 800a5dc:	e016      	b.n	800a60c <HAL_RCCEx_PeriphCLKConfig+0x16c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800a5de:	2312      	movs	r3, #18
 800a5e0:	18fb      	adds	r3, r7, r3
 800a5e2:	2213      	movs	r2, #19
 800a5e4:	18ba      	adds	r2, r7, r2
 800a5e6:	7812      	ldrb	r2, [r2, #0]
 800a5e8:	701a      	strb	r2, [r3, #0]
 800a5ea:	e00f      	b.n	800a60c <HAL_RCCEx_PeriphCLKConfig+0x16c>
 800a5ec:	40021000 	.word	0x40021000
 800a5f0:	40007000 	.word	0x40007000
 800a5f4:	fffffcff 	.word	0xfffffcff
 800a5f8:	fffeffff 	.word	0xfffeffff
 800a5fc:	00001388 	.word	0x00001388
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a600:	2312      	movs	r3, #18
 800a602:	18fb      	adds	r3, r7, r3
 800a604:	2213      	movs	r2, #19
 800a606:	18ba      	adds	r2, r7, r2
 800a608:	7812      	ldrb	r2, [r2, #0]
 800a60a:	701a      	strb	r2, [r3, #0]
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800a60c:	2311      	movs	r3, #17
 800a60e:	18fb      	adds	r3, r7, r3
 800a610:	781b      	ldrb	r3, [r3, #0]
 800a612:	2b01      	cmp	r3, #1
 800a614:	d105      	bne.n	800a622 <HAL_RCCEx_PeriphCLKConfig+0x182>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800a616:	4bc5      	ldr	r3, [pc, #788]	@ (800a92c <HAL_RCCEx_PeriphCLKConfig+0x48c>)
 800a618:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800a61a:	4bc4      	ldr	r3, [pc, #784]	@ (800a92c <HAL_RCCEx_PeriphCLKConfig+0x48c>)
 800a61c:	49c4      	ldr	r1, [pc, #784]	@ (800a930 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800a61e:	400a      	ands	r2, r1
 800a620:	63da      	str	r2, [r3, #60]	@ 0x3c
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800a622:	687b      	ldr	r3, [r7, #4]
 800a624:	681b      	ldr	r3, [r3, #0]
 800a626:	2201      	movs	r2, #1
 800a628:	4013      	ands	r3, r2
 800a62a:	d009      	beq.n	800a640 <HAL_RCCEx_PeriphCLKConfig+0x1a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800a62c:	4bbf      	ldr	r3, [pc, #764]	@ (800a92c <HAL_RCCEx_PeriphCLKConfig+0x48c>)
 800a62e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a630:	2203      	movs	r2, #3
 800a632:	4393      	bics	r3, r2
 800a634:	0019      	movs	r1, r3
 800a636:	687b      	ldr	r3, [r7, #4]
 800a638:	685a      	ldr	r2, [r3, #4]
 800a63a:	4bbc      	ldr	r3, [pc, #752]	@ (800a92c <HAL_RCCEx_PeriphCLKConfig+0x48c>)
 800a63c:	430a      	orrs	r2, r1
 800a63e:	655a      	str	r2, [r3, #84]	@ 0x54
  }

#if defined(RCC_CCIPR_USART2SEL)
  /*-------------------------- USART2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800a640:	687b      	ldr	r3, [r7, #4]
 800a642:	681b      	ldr	r3, [r3, #0]
 800a644:	2202      	movs	r2, #2
 800a646:	4013      	ands	r3, r2
 800a648:	d009      	beq.n	800a65e <HAL_RCCEx_PeriphCLKConfig+0x1be>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800a64a:	4bb8      	ldr	r3, [pc, #736]	@ (800a92c <HAL_RCCEx_PeriphCLKConfig+0x48c>)
 800a64c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a64e:	220c      	movs	r2, #12
 800a650:	4393      	bics	r3, r2
 800a652:	0019      	movs	r1, r3
 800a654:	687b      	ldr	r3, [r7, #4]
 800a656:	689a      	ldr	r2, [r3, #8]
 800a658:	4bb4      	ldr	r3, [pc, #720]	@ (800a92c <HAL_RCCEx_PeriphCLKConfig+0x48c>)
 800a65a:	430a      	orrs	r2, r1
 800a65c:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* RCC_CCIPR_USART2SEL */

#if defined(RCC_CCIPR_USART3SEL)
  /*-------------------------- USART3 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800a65e:	687b      	ldr	r3, [r7, #4]
 800a660:	681b      	ldr	r3, [r3, #0]
 800a662:	2204      	movs	r2, #4
 800a664:	4013      	ands	r3, r2
 800a666:	d009      	beq.n	800a67c <HAL_RCCEx_PeriphCLKConfig+0x1dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800a668:	4bb0      	ldr	r3, [pc, #704]	@ (800a92c <HAL_RCCEx_PeriphCLKConfig+0x48c>)
 800a66a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a66c:	2230      	movs	r2, #48	@ 0x30
 800a66e:	4393      	bics	r3, r2
 800a670:	0019      	movs	r1, r3
 800a672:	687b      	ldr	r3, [r7, #4]
 800a674:	68da      	ldr	r2, [r3, #12]
 800a676:	4bad      	ldr	r3, [pc, #692]	@ (800a92c <HAL_RCCEx_PeriphCLKConfig+0x48c>)
 800a678:	430a      	orrs	r2, r1
 800a67a:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* RCC_CCIPR_USART3SEL */

#if defined(LPUART1)
  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800a67c:	687b      	ldr	r3, [r7, #4]
 800a67e:	681b      	ldr	r3, [r3, #0]
 800a680:	2210      	movs	r2, #16
 800a682:	4013      	ands	r3, r2
 800a684:	d009      	beq.n	800a69a <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800a686:	4ba9      	ldr	r3, [pc, #676]	@ (800a92c <HAL_RCCEx_PeriphCLKConfig+0x48c>)
 800a688:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a68a:	4aaa      	ldr	r2, [pc, #680]	@ (800a934 <HAL_RCCEx_PeriphCLKConfig+0x494>)
 800a68c:	4013      	ands	r3, r2
 800a68e:	0019      	movs	r1, r3
 800a690:	687b      	ldr	r3, [r7, #4]
 800a692:	691a      	ldr	r2, [r3, #16]
 800a694:	4ba5      	ldr	r3, [pc, #660]	@ (800a92c <HAL_RCCEx_PeriphCLKConfig+0x48c>)
 800a696:	430a      	orrs	r2, r1
 800a698:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* LPUART1 */

#if defined(LPUART2)
  /*-------------------------- LPUART2 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART2) == RCC_PERIPHCLK_LPUART2)
 800a69a:	687b      	ldr	r3, [r7, #4]
 800a69c:	681a      	ldr	r2, [r3, #0]
 800a69e:	2380      	movs	r3, #128	@ 0x80
 800a6a0:	015b      	lsls	r3, r3, #5
 800a6a2:	4013      	ands	r3, r2
 800a6a4:	d009      	beq.n	800a6ba <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART2CLKSOURCE(PeriphClkInit->Lpuart2ClockSelection));

    /* Configure the LPUART clock source */
    __HAL_RCC_LPUART2_CONFIG(PeriphClkInit->Lpuart2ClockSelection);
 800a6a6:	4ba1      	ldr	r3, [pc, #644]	@ (800a92c <HAL_RCCEx_PeriphCLKConfig+0x48c>)
 800a6a8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a6aa:	4aa3      	ldr	r2, [pc, #652]	@ (800a938 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800a6ac:	4013      	ands	r3, r2
 800a6ae:	0019      	movs	r1, r3
 800a6b0:	687b      	ldr	r3, [r7, #4]
 800a6b2:	695a      	ldr	r2, [r3, #20]
 800a6b4:	4b9d      	ldr	r3, [pc, #628]	@ (800a92c <HAL_RCCEx_PeriphCLKConfig+0x48c>)
 800a6b6:	430a      	orrs	r2, r1
 800a6b8:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* LPUART2 */

#if defined(RCC_CCIPR_LPTIM1SEL)
  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800a6ba:	687b      	ldr	r3, [r7, #4]
 800a6bc:	681a      	ldr	r2, [r3, #0]
 800a6be:	2380      	movs	r3, #128	@ 0x80
 800a6c0:	009b      	lsls	r3, r3, #2
 800a6c2:	4013      	ands	r3, r2
 800a6c4:	d009      	beq.n	800a6da <HAL_RCCEx_PeriphCLKConfig+0x23a>
  {
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800a6c6:	4b99      	ldr	r3, [pc, #612]	@ (800a92c <HAL_RCCEx_PeriphCLKConfig+0x48c>)
 800a6c8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a6ca:	4a9c      	ldr	r2, [pc, #624]	@ (800a93c <HAL_RCCEx_PeriphCLKConfig+0x49c>)
 800a6cc:	4013      	ands	r3, r2
 800a6ce:	0019      	movs	r1, r3
 800a6d0:	687b      	ldr	r3, [r7, #4]
 800a6d2:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800a6d4:	4b95      	ldr	r3, [pc, #596]	@ (800a92c <HAL_RCCEx_PeriphCLKConfig+0x48c>)
 800a6d6:	430a      	orrs	r2, r1
 800a6d8:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* RCC_CCIPR_LPTIM1SEL */

#if defined(RCC_CCIPR_LPTIM2SEL)
  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 800a6da:	687b      	ldr	r3, [r7, #4]
 800a6dc:	681a      	ldr	r2, [r3, #0]
 800a6de:	2380      	movs	r3, #128	@ 0x80
 800a6e0:	00db      	lsls	r3, r3, #3
 800a6e2:	4013      	ands	r3, r2
 800a6e4:	d009      	beq.n	800a6fa <HAL_RCCEx_PeriphCLKConfig+0x25a>
  {
    assert_param(IS_RCC_LPTIM2CLKSOURCE(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800a6e6:	4b91      	ldr	r3, [pc, #580]	@ (800a92c <HAL_RCCEx_PeriphCLKConfig+0x48c>)
 800a6e8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a6ea:	4a95      	ldr	r2, [pc, #596]	@ (800a940 <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 800a6ec:	4013      	ands	r3, r2
 800a6ee:	0019      	movs	r1, r3
 800a6f0:	687b      	ldr	r3, [r7, #4]
 800a6f2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a6f4:	4b8d      	ldr	r3, [pc, #564]	@ (800a92c <HAL_RCCEx_PeriphCLKConfig+0x48c>)
 800a6f6:	430a      	orrs	r2, r1
 800a6f8:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* RCC_CCIPR_LPTIM2SEL */

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800a6fa:	687b      	ldr	r3, [r7, #4]
 800a6fc:	681b      	ldr	r3, [r3, #0]
 800a6fe:	2220      	movs	r2, #32
 800a700:	4013      	ands	r3, r2
 800a702:	d009      	beq.n	800a718 <HAL_RCCEx_PeriphCLKConfig+0x278>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800a704:	4b89      	ldr	r3, [pc, #548]	@ (800a92c <HAL_RCCEx_PeriphCLKConfig+0x48c>)
 800a706:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a708:	4a8e      	ldr	r2, [pc, #568]	@ (800a944 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 800a70a:	4013      	ands	r3, r2
 800a70c:	0019      	movs	r1, r3
 800a70e:	687b      	ldr	r3, [r7, #4]
 800a710:	699a      	ldr	r2, [r3, #24]
 800a712:	4b86      	ldr	r3, [pc, #536]	@ (800a92c <HAL_RCCEx_PeriphCLKConfig+0x48c>)
 800a714:	430a      	orrs	r2, r1
 800a716:	655a      	str	r2, [r3, #84]	@ 0x54
  }

#if defined(RCC_CCIPR_I2C2SEL)
  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800a718:	687b      	ldr	r3, [r7, #4]
 800a71a:	681b      	ldr	r3, [r3, #0]
 800a71c:	2240      	movs	r2, #64	@ 0x40
 800a71e:	4013      	ands	r3, r2
 800a720:	d009      	beq.n	800a736 <HAL_RCCEx_PeriphCLKConfig+0x296>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800a722:	4b82      	ldr	r3, [pc, #520]	@ (800a92c <HAL_RCCEx_PeriphCLKConfig+0x48c>)
 800a724:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a726:	4a88      	ldr	r2, [pc, #544]	@ (800a948 <HAL_RCCEx_PeriphCLKConfig+0x4a8>)
 800a728:	4013      	ands	r3, r2
 800a72a:	0019      	movs	r1, r3
 800a72c:	687b      	ldr	r3, [r7, #4]
 800a72e:	69da      	ldr	r2, [r3, #28]
 800a730:	4b7e      	ldr	r3, [pc, #504]	@ (800a92c <HAL_RCCEx_PeriphCLKConfig+0x48c>)
 800a732:	430a      	orrs	r2, r1
 800a734:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* (RCC_CCIPR_I2C2SEL */

#if defined(RNG)
  /*-------------------------- RNG clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800a736:	687b      	ldr	r3, [r7, #4]
 800a738:	681a      	ldr	r2, [r3, #0]
 800a73a:	2380      	movs	r3, #128	@ 0x80
 800a73c:	02db      	lsls	r3, r3, #11
 800a73e:	4013      	ands	r3, r2
 800a740:	d016      	beq.n	800a770 <HAL_RCCEx_PeriphCLKConfig+0x2d0>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800a742:	4b7a      	ldr	r3, [pc, #488]	@ (800a92c <HAL_RCCEx_PeriphCLKConfig+0x48c>)
 800a744:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a746:	4a81      	ldr	r2, [pc, #516]	@ (800a94c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800a748:	4013      	ands	r3, r2
 800a74a:	0019      	movs	r1, r3
 800a74c:	687b      	ldr	r3, [r7, #4]
 800a74e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800a750:	4b76      	ldr	r3, [pc, #472]	@ (800a92c <HAL_RCCEx_PeriphCLKConfig+0x48c>)
 800a752:	430a      	orrs	r2, r1
 800a754:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800a756:	687b      	ldr	r3, [r7, #4]
 800a758:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800a75a:	23c0      	movs	r3, #192	@ 0xc0
 800a75c:	051b      	lsls	r3, r3, #20
 800a75e:	429a      	cmp	r2, r3
 800a760:	d106      	bne.n	800a770 <HAL_RCCEx_PeriphCLKConfig+0x2d0>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 800a762:	4b72      	ldr	r3, [pc, #456]	@ (800a92c <HAL_RCCEx_PeriphCLKConfig+0x48c>)
 800a764:	68da      	ldr	r2, [r3, #12]
 800a766:	4b71      	ldr	r3, [pc, #452]	@ (800a92c <HAL_RCCEx_PeriphCLKConfig+0x48c>)
 800a768:	2180      	movs	r1, #128	@ 0x80
 800a76a:	0449      	lsls	r1, r1, #17
 800a76c:	430a      	orrs	r2, r1
 800a76e:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* RNG */
  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800a770:	687b      	ldr	r3, [r7, #4]
 800a772:	681a      	ldr	r2, [r3, #0]
 800a774:	2380      	movs	r3, #128	@ 0x80
 800a776:	01db      	lsls	r3, r3, #7
 800a778:	4013      	ands	r3, r2
 800a77a:	d015      	beq.n	800a7a8 <HAL_RCCEx_PeriphCLKConfig+0x308>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800a77c:	4b6b      	ldr	r3, [pc, #428]	@ (800a92c <HAL_RCCEx_PeriphCLKConfig+0x48c>)
 800a77e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a780:	009b      	lsls	r3, r3, #2
 800a782:	0899      	lsrs	r1, r3, #2
 800a784:	687b      	ldr	r3, [r7, #4]
 800a786:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800a788:	4b68      	ldr	r3, [pc, #416]	@ (800a92c <HAL_RCCEx_PeriphCLKConfig+0x48c>)
 800a78a:	430a      	orrs	r2, r1
 800a78c:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLADC)
 800a78e:	687b      	ldr	r3, [r7, #4]
 800a790:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800a792:	2380      	movs	r3, #128	@ 0x80
 800a794:	05db      	lsls	r3, r3, #23
 800a796:	429a      	cmp	r2, r3
 800a798:	d106      	bne.n	800a7a8 <HAL_RCCEx_PeriphCLKConfig+0x308>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 800a79a:	4b64      	ldr	r3, [pc, #400]	@ (800a92c <HAL_RCCEx_PeriphCLKConfig+0x48c>)
 800a79c:	68da      	ldr	r2, [r3, #12]
 800a79e:	4b63      	ldr	r3, [pc, #396]	@ (800a92c <HAL_RCCEx_PeriphCLKConfig+0x48c>)
 800a7a0:	2180      	movs	r1, #128	@ 0x80
 800a7a2:	0249      	lsls	r1, r1, #9
 800a7a4:	430a      	orrs	r2, r1
 800a7a6:	60da      	str	r2, [r3, #12]
    }
  }

#if defined(CEC)
  /*-------------------------- CEC clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800a7a8:	687b      	ldr	r3, [r7, #4]
 800a7aa:	681a      	ldr	r2, [r3, #0]
 800a7ac:	2380      	movs	r3, #128	@ 0x80
 800a7ae:	031b      	lsls	r3, r3, #12
 800a7b0:	4013      	ands	r3, r2
 800a7b2:	d009      	beq.n	800a7c8 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 800a7b4:	4b5d      	ldr	r3, [pc, #372]	@ (800a92c <HAL_RCCEx_PeriphCLKConfig+0x48c>)
 800a7b6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a7b8:	2240      	movs	r2, #64	@ 0x40
 800a7ba:	4393      	bics	r3, r2
 800a7bc:	0019      	movs	r1, r3
 800a7be:	687b      	ldr	r3, [r7, #4]
 800a7c0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800a7c2:	4b5a      	ldr	r3, [pc, #360]	@ (800a92c <HAL_RCCEx_PeriphCLKConfig+0x48c>)
 800a7c4:	430a      	orrs	r2, r1
 800a7c6:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* CEC */

#if defined(RCC_CCIPR_TIM1SEL)
  /*-------------------------- TIM1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 800a7c8:	687b      	ldr	r3, [r7, #4]
 800a7ca:	681a      	ldr	r2, [r3, #0]
 800a7cc:	2380      	movs	r3, #128	@ 0x80
 800a7ce:	039b      	lsls	r3, r3, #14
 800a7d0:	4013      	ands	r3, r2
 800a7d2:	d016      	beq.n	800a802 <HAL_RCCEx_PeriphCLKConfig+0x362>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));

    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 800a7d4:	4b55      	ldr	r3, [pc, #340]	@ (800a92c <HAL_RCCEx_PeriphCLKConfig+0x48c>)
 800a7d6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a7d8:	4a5d      	ldr	r2, [pc, #372]	@ (800a950 <HAL_RCCEx_PeriphCLKConfig+0x4b0>)
 800a7da:	4013      	ands	r3, r2
 800a7dc:	0019      	movs	r1, r3
 800a7de:	687b      	ldr	r3, [r7, #4]
 800a7e0:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800a7e2:	4b52      	ldr	r3, [pc, #328]	@ (800a92c <HAL_RCCEx_PeriphCLKConfig+0x48c>)
 800a7e4:	430a      	orrs	r2, r1
 800a7e6:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->Tim1ClockSelection == RCC_TIM1CLKSOURCE_PLL)
 800a7e8:	687b      	ldr	r3, [r7, #4]
 800a7ea:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800a7ec:	2380      	movs	r3, #128	@ 0x80
 800a7ee:	03db      	lsls	r3, r3, #15
 800a7f0:	429a      	cmp	r2, r3
 800a7f2:	d106      	bne.n	800a802 <HAL_RCCEx_PeriphCLKConfig+0x362>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 800a7f4:	4b4d      	ldr	r3, [pc, #308]	@ (800a92c <HAL_RCCEx_PeriphCLKConfig+0x48c>)
 800a7f6:	68da      	ldr	r2, [r3, #12]
 800a7f8:	4b4c      	ldr	r3, [pc, #304]	@ (800a92c <HAL_RCCEx_PeriphCLKConfig+0x48c>)
 800a7fa:	2180      	movs	r1, #128	@ 0x80
 800a7fc:	0449      	lsls	r1, r1, #17
 800a7fe:	430a      	orrs	r2, r1
 800a800:	60da      	str	r2, [r3, #12]
  }
#endif /* RCC_CCIPR_TIM1SEL */

#if defined(RCC_CCIPR_TIM15SEL)
  /*-------------------------- TIM15 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 800a802:	687b      	ldr	r3, [r7, #4]
 800a804:	681a      	ldr	r2, [r3, #0]
 800a806:	2380      	movs	r3, #128	@ 0x80
 800a808:	03db      	lsls	r3, r3, #15
 800a80a:	4013      	ands	r3, r2
 800a80c:	d016      	beq.n	800a83c <HAL_RCCEx_PeriphCLKConfig+0x39c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));

    /* Configure the TIM15 clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 800a80e:	4b47      	ldr	r3, [pc, #284]	@ (800a92c <HAL_RCCEx_PeriphCLKConfig+0x48c>)
 800a810:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a812:	4a50      	ldr	r2, [pc, #320]	@ (800a954 <HAL_RCCEx_PeriphCLKConfig+0x4b4>)
 800a814:	4013      	ands	r3, r2
 800a816:	0019      	movs	r1, r3
 800a818:	687b      	ldr	r3, [r7, #4]
 800a81a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800a81c:	4b43      	ldr	r3, [pc, #268]	@ (800a92c <HAL_RCCEx_PeriphCLKConfig+0x48c>)
 800a81e:	430a      	orrs	r2, r1
 800a820:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->Tim15ClockSelection == RCC_TIM15CLKSOURCE_PLL)
 800a822:	687b      	ldr	r3, [r7, #4]
 800a824:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800a826:	2380      	movs	r3, #128	@ 0x80
 800a828:	045b      	lsls	r3, r3, #17
 800a82a:	429a      	cmp	r2, r3
 800a82c:	d106      	bne.n	800a83c <HAL_RCCEx_PeriphCLKConfig+0x39c>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 800a82e:	4b3f      	ldr	r3, [pc, #252]	@ (800a92c <HAL_RCCEx_PeriphCLKConfig+0x48c>)
 800a830:	68da      	ldr	r2, [r3, #12]
 800a832:	4b3e      	ldr	r3, [pc, #248]	@ (800a92c <HAL_RCCEx_PeriphCLKConfig+0x48c>)
 800a834:	2180      	movs	r1, #128	@ 0x80
 800a836:	0449      	lsls	r1, r1, #17
 800a838:	430a      	orrs	r2, r1
 800a83a:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* RCC_CCIPR_TIM15SEL */

  /*-------------------------- I2S1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 800a83c:	687b      	ldr	r3, [r7, #4]
 800a83e:	681a      	ldr	r2, [r3, #0]
 800a840:	2380      	movs	r3, #128	@ 0x80
 800a842:	011b      	lsls	r3, r3, #4
 800a844:	4013      	ands	r3, r2
 800a846:	d014      	beq.n	800a872 <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));

    /* Configure the I2S1 clock source */
    __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 800a848:	4b38      	ldr	r3, [pc, #224]	@ (800a92c <HAL_RCCEx_PeriphCLKConfig+0x48c>)
 800a84a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a84c:	2203      	movs	r2, #3
 800a84e:	4393      	bics	r3, r2
 800a850:	0019      	movs	r1, r3
 800a852:	687b      	ldr	r3, [r7, #4]
 800a854:	6a1a      	ldr	r2, [r3, #32]
 800a856:	4b35      	ldr	r3, [pc, #212]	@ (800a92c <HAL_RCCEx_PeriphCLKConfig+0x48c>)
 800a858:	430a      	orrs	r2, r1
 800a85a:	659a      	str	r2, [r3, #88]	@ 0x58

    if (PeriphClkInit->I2s1ClockSelection == RCC_I2S1CLKSOURCE_PLL)
 800a85c:	687b      	ldr	r3, [r7, #4]
 800a85e:	6a1b      	ldr	r3, [r3, #32]
 800a860:	2b01      	cmp	r3, #1
 800a862:	d106      	bne.n	800a872 <HAL_RCCEx_PeriphCLKConfig+0x3d2>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 800a864:	4b31      	ldr	r3, [pc, #196]	@ (800a92c <HAL_RCCEx_PeriphCLKConfig+0x48c>)
 800a866:	68da      	ldr	r2, [r3, #12]
 800a868:	4b30      	ldr	r3, [pc, #192]	@ (800a92c <HAL_RCCEx_PeriphCLKConfig+0x48c>)
 800a86a:	2180      	movs	r1, #128	@ 0x80
 800a86c:	0249      	lsls	r1, r1, #9
 800a86e:	430a      	orrs	r2, r1
 800a870:	60da      	str	r2, [r3, #12]
    }
  }

#if defined(RCC_CCIPR2_I2S2SEL)
  /*-------------------------- I2S2 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S2) == RCC_PERIPHCLK_I2S2)
 800a872:	687b      	ldr	r3, [r7, #4]
 800a874:	681a      	ldr	r2, [r3, #0]
 800a876:	2380      	movs	r3, #128	@ 0x80
 800a878:	019b      	lsls	r3, r3, #6
 800a87a:	4013      	ands	r3, r2
 800a87c:	d014      	beq.n	800a8a8 <HAL_RCCEx_PeriphCLKConfig+0x408>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S2CLKSOURCE(PeriphClkInit->I2s2ClockSelection));

    /* Configure the I2S2 clock source */
    __HAL_RCC_I2S2_CONFIG(PeriphClkInit->I2s2ClockSelection);
 800a87e:	4b2b      	ldr	r3, [pc, #172]	@ (800a92c <HAL_RCCEx_PeriphCLKConfig+0x48c>)
 800a880:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a882:	220c      	movs	r2, #12
 800a884:	4393      	bics	r3, r2
 800a886:	0019      	movs	r1, r3
 800a888:	687b      	ldr	r3, [r7, #4]
 800a88a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800a88c:	4b27      	ldr	r3, [pc, #156]	@ (800a92c <HAL_RCCEx_PeriphCLKConfig+0x48c>)
 800a88e:	430a      	orrs	r2, r1
 800a890:	659a      	str	r2, [r3, #88]	@ 0x58

    if (PeriphClkInit->I2s2ClockSelection == RCC_I2S2CLKSOURCE_PLL)
 800a892:	687b      	ldr	r3, [r7, #4]
 800a894:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a896:	2b04      	cmp	r3, #4
 800a898:	d106      	bne.n	800a8a8 <HAL_RCCEx_PeriphCLKConfig+0x408>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 800a89a:	4b24      	ldr	r3, [pc, #144]	@ (800a92c <HAL_RCCEx_PeriphCLKConfig+0x48c>)
 800a89c:	68da      	ldr	r2, [r3, #12]
 800a89e:	4b23      	ldr	r3, [pc, #140]	@ (800a92c <HAL_RCCEx_PeriphCLKConfig+0x48c>)
 800a8a0:	2180      	movs	r1, #128	@ 0x80
 800a8a2:	0249      	lsls	r1, r1, #9
 800a8a4:	430a      	orrs	r2, r1
 800a8a6:	60da      	str	r2, [r3, #12]
  }
#endif /* RCC_CCIPR2_I2S2SEL */

#if defined(STM32G0C1xx) || defined(STM32G0B1xx)  || defined(STM32G0B0xx)
  /*-------------------------- USB clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800a8a8:	687b      	ldr	r3, [r7, #4]
 800a8aa:	681a      	ldr	r2, [r3, #0]
 800a8ac:	2380      	movs	r3, #128	@ 0x80
 800a8ae:	045b      	lsls	r3, r3, #17
 800a8b0:	4013      	ands	r3, r2
 800a8b2:	d016      	beq.n	800a8e2 <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800a8b4:	4b1d      	ldr	r3, [pc, #116]	@ (800a92c <HAL_RCCEx_PeriphCLKConfig+0x48c>)
 800a8b6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a8b8:	4a22      	ldr	r2, [pc, #136]	@ (800a944 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 800a8ba:	4013      	ands	r3, r2
 800a8bc:	0019      	movs	r1, r3
 800a8be:	687b      	ldr	r3, [r7, #4]
 800a8c0:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800a8c2:	4b1a      	ldr	r3, [pc, #104]	@ (800a92c <HAL_RCCEx_PeriphCLKConfig+0x48c>)
 800a8c4:	430a      	orrs	r2, r1
 800a8c6:	659a      	str	r2, [r3, #88]	@ 0x58

    if (PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800a8c8:	687b      	ldr	r3, [r7, #4]
 800a8ca:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800a8cc:	2380      	movs	r3, #128	@ 0x80
 800a8ce:	019b      	lsls	r3, r3, #6
 800a8d0:	429a      	cmp	r2, r3
 800a8d2:	d106      	bne.n	800a8e2 <HAL_RCCEx_PeriphCLKConfig+0x442>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 800a8d4:	4b15      	ldr	r3, [pc, #84]	@ (800a92c <HAL_RCCEx_PeriphCLKConfig+0x48c>)
 800a8d6:	68da      	ldr	r2, [r3, #12]
 800a8d8:	4b14      	ldr	r3, [pc, #80]	@ (800a92c <HAL_RCCEx_PeriphCLKConfig+0x48c>)
 800a8da:	2180      	movs	r1, #128	@ 0x80
 800a8dc:	0449      	lsls	r1, r1, #17
 800a8de:	430a      	orrs	r2, r1
 800a8e0:	60da      	str	r2, [r3, #12]
  }
#endif /* STM32G0C1xx || STM32G0B1xx || STM32G0B0xx */

#if defined(FDCAN1) || defined(FDCAN2)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800a8e2:	687b      	ldr	r3, [r7, #4]
 800a8e4:	681a      	ldr	r2, [r3, #0]
 800a8e6:	2380      	movs	r3, #128	@ 0x80
 800a8e8:	049b      	lsls	r3, r3, #18
 800a8ea:	4013      	ands	r3, r2
 800a8ec:	d016      	beq.n	800a91c <HAL_RCCEx_PeriphCLKConfig+0x47c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800a8ee:	4b0f      	ldr	r3, [pc, #60]	@ (800a92c <HAL_RCCEx_PeriphCLKConfig+0x48c>)
 800a8f0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a8f2:	4a11      	ldr	r2, [pc, #68]	@ (800a938 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800a8f4:	4013      	ands	r3, r2
 800a8f6:	0019      	movs	r1, r3
 800a8f8:	687b      	ldr	r3, [r7, #4]
 800a8fa:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800a8fc:	4b0b      	ldr	r3, [pc, #44]	@ (800a92c <HAL_RCCEx_PeriphCLKConfig+0x48c>)
 800a8fe:	430a      	orrs	r2, r1
 800a900:	659a      	str	r2, [r3, #88]	@ 0x58

    if (PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 800a902:	687b      	ldr	r3, [r7, #4]
 800a904:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800a906:	2380      	movs	r3, #128	@ 0x80
 800a908:	005b      	lsls	r3, r3, #1
 800a90a:	429a      	cmp	r2, r3
 800a90c:	d106      	bne.n	800a91c <HAL_RCCEx_PeriphCLKConfig+0x47c>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 800a90e:	4b07      	ldr	r3, [pc, #28]	@ (800a92c <HAL_RCCEx_PeriphCLKConfig+0x48c>)
 800a910:	68da      	ldr	r2, [r3, #12]
 800a912:	4b06      	ldr	r3, [pc, #24]	@ (800a92c <HAL_RCCEx_PeriphCLKConfig+0x48c>)
 800a914:	2180      	movs	r1, #128	@ 0x80
 800a916:	0449      	lsls	r1, r1, #17
 800a918:	430a      	orrs	r2, r1
 800a91a:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* FDCAN1 || FDCAN2 */

  return status;
 800a91c:	2312      	movs	r3, #18
 800a91e:	18fb      	adds	r3, r7, r3
 800a920:	781b      	ldrb	r3, [r3, #0]
}
 800a922:	0018      	movs	r0, r3
 800a924:	46bd      	mov	sp, r7
 800a926:	b006      	add	sp, #24
 800a928:	bd80      	pop	{r7, pc}
 800a92a:	46c0      	nop			@ (mov r8, r8)
 800a92c:	40021000 	.word	0x40021000
 800a930:	efffffff 	.word	0xefffffff
 800a934:	fffff3ff 	.word	0xfffff3ff
 800a938:	fffffcff 	.word	0xfffffcff
 800a93c:	fff3ffff 	.word	0xfff3ffff
 800a940:	ffcfffff 	.word	0xffcfffff
 800a944:	ffffcfff 	.word	0xffffcfff
 800a948:	ffff3fff 	.word	0xffff3fff
 800a94c:	f3ffffff 	.word	0xf3ffffff
 800a950:	ffbfffff 	.word	0xffbfffff
 800a954:	feffffff 	.word	0xfeffffff

0800a958 <HAL_RCCEx_CRSConfig>:
  * @brief  Start automatic synchronization for polling mode
  * @param  pInit Pointer on RCC_CRSInitTypeDef structure
  * @retval None
  */
void HAL_RCCEx_CRSConfig(RCC_CRSInitTypeDef *pInit)
{
 800a958:	b580      	push	{r7, lr}
 800a95a:	b084      	sub	sp, #16
 800a95c:	af00      	add	r7, sp, #0
 800a95e:	6078      	str	r0, [r7, #4]
  assert_param(IS_RCC_CRS_HSI48CALIBRATION(pInit->HSI48CalibrationValue));

  /* CONFIGURATION */

  /* Before configuration, reset CRS registers to their default values*/
  __HAL_RCC_CRS_FORCE_RESET();
 800a960:	4b1c      	ldr	r3, [pc, #112]	@ (800a9d4 <HAL_RCCEx_CRSConfig+0x7c>)
 800a962:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a964:	4b1b      	ldr	r3, [pc, #108]	@ (800a9d4 <HAL_RCCEx_CRSConfig+0x7c>)
 800a966:	2180      	movs	r1, #128	@ 0x80
 800a968:	0249      	lsls	r1, r1, #9
 800a96a:	430a      	orrs	r2, r1
 800a96c:	62da      	str	r2, [r3, #44]	@ 0x2c
  __HAL_RCC_CRS_RELEASE_RESET();
 800a96e:	4b19      	ldr	r3, [pc, #100]	@ (800a9d4 <HAL_RCCEx_CRSConfig+0x7c>)
 800a970:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a972:	4b18      	ldr	r3, [pc, #96]	@ (800a9d4 <HAL_RCCEx_CRSConfig+0x7c>)
 800a974:	4918      	ldr	r1, [pc, #96]	@ (800a9d8 <HAL_RCCEx_CRSConfig+0x80>)
 800a976:	400a      	ands	r2, r1
 800a978:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the SYNCDIV[2:0] bits according to Prescaler value */
  /* Set the SYNCSRC[1:0] bits according to Source value */
  /* Set the SYNCSPOL bit according to Polarity value */
  value = (pInit->Prescaler | pInit->Source | pInit->Polarity);
 800a97a:	687b      	ldr	r3, [r7, #4]
 800a97c:	681a      	ldr	r2, [r3, #0]
 800a97e:	687b      	ldr	r3, [r7, #4]
 800a980:	685b      	ldr	r3, [r3, #4]
 800a982:	431a      	orrs	r2, r3
 800a984:	687b      	ldr	r3, [r7, #4]
 800a986:	689b      	ldr	r3, [r3, #8]
 800a988:	4313      	orrs	r3, r2
 800a98a:	60fb      	str	r3, [r7, #12]
  /* Set the RELOAD[15:0] bits according to ReloadValue value */
  value |= pInit->ReloadValue;
 800a98c:	687b      	ldr	r3, [r7, #4]
 800a98e:	68db      	ldr	r3, [r3, #12]
 800a990:	68fa      	ldr	r2, [r7, #12]
 800a992:	4313      	orrs	r3, r2
 800a994:	60fb      	str	r3, [r7, #12]
  /* Set the FELIM[7:0] bits according to ErrorLimitValue value */
  value |= (pInit->ErrorLimitValue << CRS_CFGR_FELIM_Pos);
 800a996:	687b      	ldr	r3, [r7, #4]
 800a998:	691b      	ldr	r3, [r3, #16]
 800a99a:	041b      	lsls	r3, r3, #16
 800a99c:	68fa      	ldr	r2, [r7, #12]
 800a99e:	4313      	orrs	r3, r2
 800a9a0:	60fb      	str	r3, [r7, #12]
  WRITE_REG(CRS->CFGR, value);
 800a9a2:	4b0e      	ldr	r3, [pc, #56]	@ (800a9dc <HAL_RCCEx_CRSConfig+0x84>)
 800a9a4:	68fa      	ldr	r2, [r7, #12]
 800a9a6:	605a      	str	r2, [r3, #4]

  /* Adjust HSI48 oscillator smooth trimming */
  /* Set the TRIM[6:0] bits according to RCC_CRS_HSI48CalibrationValue value */
  MODIFY_REG(CRS->CR, CRS_CR_TRIM, (pInit->HSI48CalibrationValue << CRS_CR_TRIM_Pos));
 800a9a8:	4b0c      	ldr	r3, [pc, #48]	@ (800a9dc <HAL_RCCEx_CRSConfig+0x84>)
 800a9aa:	681b      	ldr	r3, [r3, #0]
 800a9ac:	4a0c      	ldr	r2, [pc, #48]	@ (800a9e0 <HAL_RCCEx_CRSConfig+0x88>)
 800a9ae:	4013      	ands	r3, r2
 800a9b0:	0019      	movs	r1, r3
 800a9b2:	687b      	ldr	r3, [r7, #4]
 800a9b4:	695b      	ldr	r3, [r3, #20]
 800a9b6:	021a      	lsls	r2, r3, #8
 800a9b8:	4b08      	ldr	r3, [pc, #32]	@ (800a9dc <HAL_RCCEx_CRSConfig+0x84>)
 800a9ba:	430a      	orrs	r2, r1
 800a9bc:	601a      	str	r2, [r3, #0]

  /* START AUTOMATIC SYNCHRONIZATION*/

  /* Enable Automatic trimming & Frequency error counter */
  SET_BIT(CRS->CR, CRS_CR_AUTOTRIMEN | CRS_CR_CEN);
 800a9be:	4b07      	ldr	r3, [pc, #28]	@ (800a9dc <HAL_RCCEx_CRSConfig+0x84>)
 800a9c0:	681a      	ldr	r2, [r3, #0]
 800a9c2:	4b06      	ldr	r3, [pc, #24]	@ (800a9dc <HAL_RCCEx_CRSConfig+0x84>)
 800a9c4:	2160      	movs	r1, #96	@ 0x60
 800a9c6:	430a      	orrs	r2, r1
 800a9c8:	601a      	str	r2, [r3, #0]
}
 800a9ca:	46c0      	nop			@ (mov r8, r8)
 800a9cc:	46bd      	mov	sp, r7
 800a9ce:	b004      	add	sp, #16
 800a9d0:	bd80      	pop	{r7, pc}
 800a9d2:	46c0      	nop			@ (mov r8, r8)
 800a9d4:	40021000 	.word	0x40021000
 800a9d8:	fffeffff 	.word	0xfffeffff
 800a9dc:	40006c00 	.word	0x40006c00
 800a9e0:	ffff80ff 	.word	0xffff80ff

0800a9e4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800a9e4:	b580      	push	{r7, lr}
 800a9e6:	b082      	sub	sp, #8
 800a9e8:	af00      	add	r7, sp, #0
 800a9ea:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800a9ec:	687b      	ldr	r3, [r7, #4]
 800a9ee:	2b00      	cmp	r3, #0
 800a9f0:	d101      	bne.n	800a9f6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800a9f2:	2301      	movs	r3, #1
 800a9f4:	e04a      	b.n	800aa8c <HAL_TIM_Base_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800a9f6:	687b      	ldr	r3, [r7, #4]
 800a9f8:	223d      	movs	r2, #61	@ 0x3d
 800a9fa:	5c9b      	ldrb	r3, [r3, r2]
 800a9fc:	b2db      	uxtb	r3, r3
 800a9fe:	2b00      	cmp	r3, #0
 800aa00:	d107      	bne.n	800aa12 <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800aa02:	687b      	ldr	r3, [r7, #4]
 800aa04:	223c      	movs	r2, #60	@ 0x3c
 800aa06:	2100      	movs	r1, #0
 800aa08:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800aa0a:	687b      	ldr	r3, [r7, #4]
 800aa0c:	0018      	movs	r0, r3
 800aa0e:	f000 f841 	bl	800aa94 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800aa12:	687b      	ldr	r3, [r7, #4]
 800aa14:	223d      	movs	r2, #61	@ 0x3d
 800aa16:	2102      	movs	r1, #2
 800aa18:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800aa1a:	687b      	ldr	r3, [r7, #4]
 800aa1c:	681a      	ldr	r2, [r3, #0]
 800aa1e:	687b      	ldr	r3, [r7, #4]
 800aa20:	3304      	adds	r3, #4
 800aa22:	0019      	movs	r1, r3
 800aa24:	0010      	movs	r0, r2
 800aa26:	f000 fbc7 	bl	800b1b8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800aa2a:	687b      	ldr	r3, [r7, #4]
 800aa2c:	2248      	movs	r2, #72	@ 0x48
 800aa2e:	2101      	movs	r1, #1
 800aa30:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800aa32:	687b      	ldr	r3, [r7, #4]
 800aa34:	223e      	movs	r2, #62	@ 0x3e
 800aa36:	2101      	movs	r1, #1
 800aa38:	5499      	strb	r1, [r3, r2]
 800aa3a:	687b      	ldr	r3, [r7, #4]
 800aa3c:	223f      	movs	r2, #63	@ 0x3f
 800aa3e:	2101      	movs	r1, #1
 800aa40:	5499      	strb	r1, [r3, r2]
 800aa42:	687b      	ldr	r3, [r7, #4]
 800aa44:	2240      	movs	r2, #64	@ 0x40
 800aa46:	2101      	movs	r1, #1
 800aa48:	5499      	strb	r1, [r3, r2]
 800aa4a:	687b      	ldr	r3, [r7, #4]
 800aa4c:	2241      	movs	r2, #65	@ 0x41
 800aa4e:	2101      	movs	r1, #1
 800aa50:	5499      	strb	r1, [r3, r2]
 800aa52:	687b      	ldr	r3, [r7, #4]
 800aa54:	2242      	movs	r2, #66	@ 0x42
 800aa56:	2101      	movs	r1, #1
 800aa58:	5499      	strb	r1, [r3, r2]
 800aa5a:	687b      	ldr	r3, [r7, #4]
 800aa5c:	2243      	movs	r2, #67	@ 0x43
 800aa5e:	2101      	movs	r1, #1
 800aa60:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800aa62:	687b      	ldr	r3, [r7, #4]
 800aa64:	2244      	movs	r2, #68	@ 0x44
 800aa66:	2101      	movs	r1, #1
 800aa68:	5499      	strb	r1, [r3, r2]
 800aa6a:	687b      	ldr	r3, [r7, #4]
 800aa6c:	2245      	movs	r2, #69	@ 0x45
 800aa6e:	2101      	movs	r1, #1
 800aa70:	5499      	strb	r1, [r3, r2]
 800aa72:	687b      	ldr	r3, [r7, #4]
 800aa74:	2246      	movs	r2, #70	@ 0x46
 800aa76:	2101      	movs	r1, #1
 800aa78:	5499      	strb	r1, [r3, r2]
 800aa7a:	687b      	ldr	r3, [r7, #4]
 800aa7c:	2247      	movs	r2, #71	@ 0x47
 800aa7e:	2101      	movs	r1, #1
 800aa80:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800aa82:	687b      	ldr	r3, [r7, #4]
 800aa84:	223d      	movs	r2, #61	@ 0x3d
 800aa86:	2101      	movs	r1, #1
 800aa88:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800aa8a:	2300      	movs	r3, #0
}
 800aa8c:	0018      	movs	r0, r3
 800aa8e:	46bd      	mov	sp, r7
 800aa90:	b002      	add	sp, #8
 800aa92:	bd80      	pop	{r7, pc}

0800aa94 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 800aa94:	b580      	push	{r7, lr}
 800aa96:	b082      	sub	sp, #8
 800aa98:	af00      	add	r7, sp, #0
 800aa9a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 800aa9c:	46c0      	nop			@ (mov r8, r8)
 800aa9e:	46bd      	mov	sp, r7
 800aaa0:	b002      	add	sp, #8
 800aaa2:	bd80      	pop	{r7, pc}

0800aaa4 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800aaa4:	b580      	push	{r7, lr}
 800aaa6:	b084      	sub	sp, #16
 800aaa8:	af00      	add	r7, sp, #0
 800aaaa:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800aaac:	687b      	ldr	r3, [r7, #4]
 800aaae:	223d      	movs	r2, #61	@ 0x3d
 800aab0:	5c9b      	ldrb	r3, [r3, r2]
 800aab2:	b2db      	uxtb	r3, r3
 800aab4:	2b01      	cmp	r3, #1
 800aab6:	d001      	beq.n	800aabc <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800aab8:	2301      	movs	r3, #1
 800aaba:	e047      	b.n	800ab4c <HAL_TIM_Base_Start_IT+0xa8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800aabc:	687b      	ldr	r3, [r7, #4]
 800aabe:	223d      	movs	r2, #61	@ 0x3d
 800aac0:	2102      	movs	r1, #2
 800aac2:	5499      	strb	r1, [r3, r2]

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800aac4:	687b      	ldr	r3, [r7, #4]
 800aac6:	681b      	ldr	r3, [r3, #0]
 800aac8:	68da      	ldr	r2, [r3, #12]
 800aaca:	687b      	ldr	r3, [r7, #4]
 800aacc:	681b      	ldr	r3, [r3, #0]
 800aace:	2101      	movs	r1, #1
 800aad0:	430a      	orrs	r2, r1
 800aad2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800aad4:	687b      	ldr	r3, [r7, #4]
 800aad6:	681b      	ldr	r3, [r3, #0]
 800aad8:	4a1e      	ldr	r2, [pc, #120]	@ (800ab54 <HAL_TIM_Base_Start_IT+0xb0>)
 800aada:	4293      	cmp	r3, r2
 800aadc:	d014      	beq.n	800ab08 <HAL_TIM_Base_Start_IT+0x64>
 800aade:	687b      	ldr	r3, [r7, #4]
 800aae0:	681a      	ldr	r2, [r3, #0]
 800aae2:	2380      	movs	r3, #128	@ 0x80
 800aae4:	05db      	lsls	r3, r3, #23
 800aae6:	429a      	cmp	r2, r3
 800aae8:	d00e      	beq.n	800ab08 <HAL_TIM_Base_Start_IT+0x64>
 800aaea:	687b      	ldr	r3, [r7, #4]
 800aaec:	681b      	ldr	r3, [r3, #0]
 800aaee:	4a1a      	ldr	r2, [pc, #104]	@ (800ab58 <HAL_TIM_Base_Start_IT+0xb4>)
 800aaf0:	4293      	cmp	r3, r2
 800aaf2:	d009      	beq.n	800ab08 <HAL_TIM_Base_Start_IT+0x64>
 800aaf4:	687b      	ldr	r3, [r7, #4]
 800aaf6:	681b      	ldr	r3, [r3, #0]
 800aaf8:	4a18      	ldr	r2, [pc, #96]	@ (800ab5c <HAL_TIM_Base_Start_IT+0xb8>)
 800aafa:	4293      	cmp	r3, r2
 800aafc:	d004      	beq.n	800ab08 <HAL_TIM_Base_Start_IT+0x64>
 800aafe:	687b      	ldr	r3, [r7, #4]
 800ab00:	681b      	ldr	r3, [r3, #0]
 800ab02:	4a17      	ldr	r2, [pc, #92]	@ (800ab60 <HAL_TIM_Base_Start_IT+0xbc>)
 800ab04:	4293      	cmp	r3, r2
 800ab06:	d116      	bne.n	800ab36 <HAL_TIM_Base_Start_IT+0x92>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800ab08:	687b      	ldr	r3, [r7, #4]
 800ab0a:	681b      	ldr	r3, [r3, #0]
 800ab0c:	689b      	ldr	r3, [r3, #8]
 800ab0e:	4a15      	ldr	r2, [pc, #84]	@ (800ab64 <HAL_TIM_Base_Start_IT+0xc0>)
 800ab10:	4013      	ands	r3, r2
 800ab12:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800ab14:	68fb      	ldr	r3, [r7, #12]
 800ab16:	2b06      	cmp	r3, #6
 800ab18:	d016      	beq.n	800ab48 <HAL_TIM_Base_Start_IT+0xa4>
 800ab1a:	68fa      	ldr	r2, [r7, #12]
 800ab1c:	2380      	movs	r3, #128	@ 0x80
 800ab1e:	025b      	lsls	r3, r3, #9
 800ab20:	429a      	cmp	r2, r3
 800ab22:	d011      	beq.n	800ab48 <HAL_TIM_Base_Start_IT+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 800ab24:	687b      	ldr	r3, [r7, #4]
 800ab26:	681b      	ldr	r3, [r3, #0]
 800ab28:	681a      	ldr	r2, [r3, #0]
 800ab2a:	687b      	ldr	r3, [r7, #4]
 800ab2c:	681b      	ldr	r3, [r3, #0]
 800ab2e:	2101      	movs	r1, #1
 800ab30:	430a      	orrs	r2, r1
 800ab32:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800ab34:	e008      	b.n	800ab48 <HAL_TIM_Base_Start_IT+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800ab36:	687b      	ldr	r3, [r7, #4]
 800ab38:	681b      	ldr	r3, [r3, #0]
 800ab3a:	681a      	ldr	r2, [r3, #0]
 800ab3c:	687b      	ldr	r3, [r7, #4]
 800ab3e:	681b      	ldr	r3, [r3, #0]
 800ab40:	2101      	movs	r1, #1
 800ab42:	430a      	orrs	r2, r1
 800ab44:	601a      	str	r2, [r3, #0]
 800ab46:	e000      	b.n	800ab4a <HAL_TIM_Base_Start_IT+0xa6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800ab48:	46c0      	nop			@ (mov r8, r8)
  }

  /* Return function status */
  return HAL_OK;
 800ab4a:	2300      	movs	r3, #0
}
 800ab4c:	0018      	movs	r0, r3
 800ab4e:	46bd      	mov	sp, r7
 800ab50:	b004      	add	sp, #16
 800ab52:	bd80      	pop	{r7, pc}
 800ab54:	40012c00 	.word	0x40012c00
 800ab58:	40000400 	.word	0x40000400
 800ab5c:	40000800 	.word	0x40000800
 800ab60:	40014000 	.word	0x40014000
 800ab64:	00010007 	.word	0x00010007

0800ab68 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800ab68:	b580      	push	{r7, lr}
 800ab6a:	b082      	sub	sp, #8
 800ab6c:	af00      	add	r7, sp, #0
 800ab6e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800ab70:	687b      	ldr	r3, [r7, #4]
 800ab72:	2b00      	cmp	r3, #0
 800ab74:	d101      	bne.n	800ab7a <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800ab76:	2301      	movs	r3, #1
 800ab78:	e04a      	b.n	800ac10 <HAL_TIM_PWM_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800ab7a:	687b      	ldr	r3, [r7, #4]
 800ab7c:	223d      	movs	r2, #61	@ 0x3d
 800ab7e:	5c9b      	ldrb	r3, [r3, r2]
 800ab80:	b2db      	uxtb	r3, r3
 800ab82:	2b00      	cmp	r3, #0
 800ab84:	d107      	bne.n	800ab96 <HAL_TIM_PWM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800ab86:	687b      	ldr	r3, [r7, #4]
 800ab88:	223c      	movs	r2, #60	@ 0x3c
 800ab8a:	2100      	movs	r1, #0
 800ab8c:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800ab8e:	687b      	ldr	r3, [r7, #4]
 800ab90:	0018      	movs	r0, r3
 800ab92:	f7fc fc4b 	bl	800742c <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800ab96:	687b      	ldr	r3, [r7, #4]
 800ab98:	223d      	movs	r2, #61	@ 0x3d
 800ab9a:	2102      	movs	r1, #2
 800ab9c:	5499      	strb	r1, [r3, r2]

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800ab9e:	687b      	ldr	r3, [r7, #4]
 800aba0:	681a      	ldr	r2, [r3, #0]
 800aba2:	687b      	ldr	r3, [r7, #4]
 800aba4:	3304      	adds	r3, #4
 800aba6:	0019      	movs	r1, r3
 800aba8:	0010      	movs	r0, r2
 800abaa:	f000 fb05 	bl	800b1b8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800abae:	687b      	ldr	r3, [r7, #4]
 800abb0:	2248      	movs	r2, #72	@ 0x48
 800abb2:	2101      	movs	r1, #1
 800abb4:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800abb6:	687b      	ldr	r3, [r7, #4]
 800abb8:	223e      	movs	r2, #62	@ 0x3e
 800abba:	2101      	movs	r1, #1
 800abbc:	5499      	strb	r1, [r3, r2]
 800abbe:	687b      	ldr	r3, [r7, #4]
 800abc0:	223f      	movs	r2, #63	@ 0x3f
 800abc2:	2101      	movs	r1, #1
 800abc4:	5499      	strb	r1, [r3, r2]
 800abc6:	687b      	ldr	r3, [r7, #4]
 800abc8:	2240      	movs	r2, #64	@ 0x40
 800abca:	2101      	movs	r1, #1
 800abcc:	5499      	strb	r1, [r3, r2]
 800abce:	687b      	ldr	r3, [r7, #4]
 800abd0:	2241      	movs	r2, #65	@ 0x41
 800abd2:	2101      	movs	r1, #1
 800abd4:	5499      	strb	r1, [r3, r2]
 800abd6:	687b      	ldr	r3, [r7, #4]
 800abd8:	2242      	movs	r2, #66	@ 0x42
 800abda:	2101      	movs	r1, #1
 800abdc:	5499      	strb	r1, [r3, r2]
 800abde:	687b      	ldr	r3, [r7, #4]
 800abe0:	2243      	movs	r2, #67	@ 0x43
 800abe2:	2101      	movs	r1, #1
 800abe4:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800abe6:	687b      	ldr	r3, [r7, #4]
 800abe8:	2244      	movs	r2, #68	@ 0x44
 800abea:	2101      	movs	r1, #1
 800abec:	5499      	strb	r1, [r3, r2]
 800abee:	687b      	ldr	r3, [r7, #4]
 800abf0:	2245      	movs	r2, #69	@ 0x45
 800abf2:	2101      	movs	r1, #1
 800abf4:	5499      	strb	r1, [r3, r2]
 800abf6:	687b      	ldr	r3, [r7, #4]
 800abf8:	2246      	movs	r2, #70	@ 0x46
 800abfa:	2101      	movs	r1, #1
 800abfc:	5499      	strb	r1, [r3, r2]
 800abfe:	687b      	ldr	r3, [r7, #4]
 800ac00:	2247      	movs	r2, #71	@ 0x47
 800ac02:	2101      	movs	r1, #1
 800ac04:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800ac06:	687b      	ldr	r3, [r7, #4]
 800ac08:	223d      	movs	r2, #61	@ 0x3d
 800ac0a:	2101      	movs	r1, #1
 800ac0c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800ac0e:	2300      	movs	r3, #0
}
 800ac10:	0018      	movs	r0, r3
 800ac12:	46bd      	mov	sp, r7
 800ac14:	b002      	add	sp, #8
 800ac16:	bd80      	pop	{r7, pc}

0800ac18 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 800ac18:	b580      	push	{r7, lr}
 800ac1a:	b086      	sub	sp, #24
 800ac1c:	af00      	add	r7, sp, #0
 800ac1e:	6078      	str	r0, [r7, #4]
 800ac20:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 800ac22:	687b      	ldr	r3, [r7, #4]
 800ac24:	2b00      	cmp	r3, #0
 800ac26:	d101      	bne.n	800ac2c <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 800ac28:	2301      	movs	r3, #1
 800ac2a:	e090      	b.n	800ad4e <HAL_TIM_Encoder_Init+0x136>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 800ac2c:	687b      	ldr	r3, [r7, #4]
 800ac2e:	223d      	movs	r2, #61	@ 0x3d
 800ac30:	5c9b      	ldrb	r3, [r3, r2]
 800ac32:	b2db      	uxtb	r3, r3
 800ac34:	2b00      	cmp	r3, #0
 800ac36:	d107      	bne.n	800ac48 <HAL_TIM_Encoder_Init+0x30>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800ac38:	687b      	ldr	r3, [r7, #4]
 800ac3a:	223c      	movs	r2, #60	@ 0x3c
 800ac3c:	2100      	movs	r1, #0
 800ac3e:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 800ac40:	687b      	ldr	r3, [r7, #4]
 800ac42:	0018      	movs	r0, r3
 800ac44:	f7fc fba8 	bl	8007398 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800ac48:	687b      	ldr	r3, [r7, #4]
 800ac4a:	223d      	movs	r2, #61	@ 0x3d
 800ac4c:	2102      	movs	r1, #2
 800ac4e:	5499      	strb	r1, [r3, r2]

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 800ac50:	687b      	ldr	r3, [r7, #4]
 800ac52:	681b      	ldr	r3, [r3, #0]
 800ac54:	689a      	ldr	r2, [r3, #8]
 800ac56:	687b      	ldr	r3, [r7, #4]
 800ac58:	681b      	ldr	r3, [r3, #0]
 800ac5a:	493f      	ldr	r1, [pc, #252]	@ (800ad58 <HAL_TIM_Encoder_Init+0x140>)
 800ac5c:	400a      	ands	r2, r1
 800ac5e:	609a      	str	r2, [r3, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800ac60:	687b      	ldr	r3, [r7, #4]
 800ac62:	681a      	ldr	r2, [r3, #0]
 800ac64:	687b      	ldr	r3, [r7, #4]
 800ac66:	3304      	adds	r3, #4
 800ac68:	0019      	movs	r1, r3
 800ac6a:	0010      	movs	r0, r2
 800ac6c:	f000 faa4 	bl	800b1b8 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800ac70:	687b      	ldr	r3, [r7, #4]
 800ac72:	681b      	ldr	r3, [r3, #0]
 800ac74:	689b      	ldr	r3, [r3, #8]
 800ac76:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 800ac78:	687b      	ldr	r3, [r7, #4]
 800ac7a:	681b      	ldr	r3, [r3, #0]
 800ac7c:	699b      	ldr	r3, [r3, #24]
 800ac7e:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 800ac80:	687b      	ldr	r3, [r7, #4]
 800ac82:	681b      	ldr	r3, [r3, #0]
 800ac84:	6a1b      	ldr	r3, [r3, #32]
 800ac86:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 800ac88:	683b      	ldr	r3, [r7, #0]
 800ac8a:	681b      	ldr	r3, [r3, #0]
 800ac8c:	697a      	ldr	r2, [r7, #20]
 800ac8e:	4313      	orrs	r3, r2
 800ac90:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 800ac92:	693b      	ldr	r3, [r7, #16]
 800ac94:	4a31      	ldr	r2, [pc, #196]	@ (800ad5c <HAL_TIM_Encoder_Init+0x144>)
 800ac96:	4013      	ands	r3, r2
 800ac98:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 800ac9a:	683b      	ldr	r3, [r7, #0]
 800ac9c:	689a      	ldr	r2, [r3, #8]
 800ac9e:	683b      	ldr	r3, [r7, #0]
 800aca0:	699b      	ldr	r3, [r3, #24]
 800aca2:	021b      	lsls	r3, r3, #8
 800aca4:	4313      	orrs	r3, r2
 800aca6:	693a      	ldr	r2, [r7, #16]
 800aca8:	4313      	orrs	r3, r2
 800acaa:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 800acac:	693b      	ldr	r3, [r7, #16]
 800acae:	4a2c      	ldr	r2, [pc, #176]	@ (800ad60 <HAL_TIM_Encoder_Init+0x148>)
 800acb0:	4013      	ands	r3, r2
 800acb2:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 800acb4:	693b      	ldr	r3, [r7, #16]
 800acb6:	4a2b      	ldr	r2, [pc, #172]	@ (800ad64 <HAL_TIM_Encoder_Init+0x14c>)
 800acb8:	4013      	ands	r3, r2
 800acba:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 800acbc:	683b      	ldr	r3, [r7, #0]
 800acbe:	68da      	ldr	r2, [r3, #12]
 800acc0:	683b      	ldr	r3, [r7, #0]
 800acc2:	69db      	ldr	r3, [r3, #28]
 800acc4:	021b      	lsls	r3, r3, #8
 800acc6:	4313      	orrs	r3, r2
 800acc8:	693a      	ldr	r2, [r7, #16]
 800acca:	4313      	orrs	r3, r2
 800accc:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 800acce:	683b      	ldr	r3, [r7, #0]
 800acd0:	691b      	ldr	r3, [r3, #16]
 800acd2:	011a      	lsls	r2, r3, #4
 800acd4:	683b      	ldr	r3, [r7, #0]
 800acd6:	6a1b      	ldr	r3, [r3, #32]
 800acd8:	031b      	lsls	r3, r3, #12
 800acda:	4313      	orrs	r3, r2
 800acdc:	693a      	ldr	r2, [r7, #16]
 800acde:	4313      	orrs	r3, r2
 800ace0:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 800ace2:	68fb      	ldr	r3, [r7, #12]
 800ace4:	2222      	movs	r2, #34	@ 0x22
 800ace6:	4393      	bics	r3, r2
 800ace8:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 800acea:	68fb      	ldr	r3, [r7, #12]
 800acec:	2288      	movs	r2, #136	@ 0x88
 800acee:	4393      	bics	r3, r2
 800acf0:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 800acf2:	683b      	ldr	r3, [r7, #0]
 800acf4:	685a      	ldr	r2, [r3, #4]
 800acf6:	683b      	ldr	r3, [r7, #0]
 800acf8:	695b      	ldr	r3, [r3, #20]
 800acfa:	011b      	lsls	r3, r3, #4
 800acfc:	4313      	orrs	r3, r2
 800acfe:	68fa      	ldr	r2, [r7, #12]
 800ad00:	4313      	orrs	r3, r2
 800ad02:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800ad04:	687b      	ldr	r3, [r7, #4]
 800ad06:	681b      	ldr	r3, [r3, #0]
 800ad08:	697a      	ldr	r2, [r7, #20]
 800ad0a:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 800ad0c:	687b      	ldr	r3, [r7, #4]
 800ad0e:	681b      	ldr	r3, [r3, #0]
 800ad10:	693a      	ldr	r2, [r7, #16]
 800ad12:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 800ad14:	687b      	ldr	r3, [r7, #4]
 800ad16:	681b      	ldr	r3, [r3, #0]
 800ad18:	68fa      	ldr	r2, [r7, #12]
 800ad1a:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800ad1c:	687b      	ldr	r3, [r7, #4]
 800ad1e:	2248      	movs	r2, #72	@ 0x48
 800ad20:	2101      	movs	r1, #1
 800ad22:	5499      	strb	r1, [r3, r2]

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800ad24:	687b      	ldr	r3, [r7, #4]
 800ad26:	223e      	movs	r2, #62	@ 0x3e
 800ad28:	2101      	movs	r1, #1
 800ad2a:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800ad2c:	687b      	ldr	r3, [r7, #4]
 800ad2e:	223f      	movs	r2, #63	@ 0x3f
 800ad30:	2101      	movs	r1, #1
 800ad32:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800ad34:	687b      	ldr	r3, [r7, #4]
 800ad36:	2244      	movs	r2, #68	@ 0x44
 800ad38:	2101      	movs	r1, #1
 800ad3a:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800ad3c:	687b      	ldr	r3, [r7, #4]
 800ad3e:	2245      	movs	r2, #69	@ 0x45
 800ad40:	2101      	movs	r1, #1
 800ad42:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800ad44:	687b      	ldr	r3, [r7, #4]
 800ad46:	223d      	movs	r2, #61	@ 0x3d
 800ad48:	2101      	movs	r1, #1
 800ad4a:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800ad4c:	2300      	movs	r3, #0
}
 800ad4e:	0018      	movs	r0, r3
 800ad50:	46bd      	mov	sp, r7
 800ad52:	b006      	add	sp, #24
 800ad54:	bd80      	pop	{r7, pc}
 800ad56:	46c0      	nop			@ (mov r8, r8)
 800ad58:	fffebff8 	.word	0xfffebff8
 800ad5c:	fffffcfc 	.word	0xfffffcfc
 800ad60:	fffff3f3 	.word	0xfffff3f3
 800ad64:	ffff0f0f 	.word	0xffff0f0f

0800ad68 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800ad68:	b580      	push	{r7, lr}
 800ad6a:	b084      	sub	sp, #16
 800ad6c:	af00      	add	r7, sp, #0
 800ad6e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800ad70:	687b      	ldr	r3, [r7, #4]
 800ad72:	681b      	ldr	r3, [r3, #0]
 800ad74:	68db      	ldr	r3, [r3, #12]
 800ad76:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800ad78:	687b      	ldr	r3, [r7, #4]
 800ad7a:	681b      	ldr	r3, [r3, #0]
 800ad7c:	691b      	ldr	r3, [r3, #16]
 800ad7e:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800ad80:	68bb      	ldr	r3, [r7, #8]
 800ad82:	2202      	movs	r2, #2
 800ad84:	4013      	ands	r3, r2
 800ad86:	d021      	beq.n	800adcc <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800ad88:	68fb      	ldr	r3, [r7, #12]
 800ad8a:	2202      	movs	r2, #2
 800ad8c:	4013      	ands	r3, r2
 800ad8e:	d01d      	beq.n	800adcc <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800ad90:	687b      	ldr	r3, [r7, #4]
 800ad92:	681b      	ldr	r3, [r3, #0]
 800ad94:	2203      	movs	r2, #3
 800ad96:	4252      	negs	r2, r2
 800ad98:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800ad9a:	687b      	ldr	r3, [r7, #4]
 800ad9c:	2201      	movs	r2, #1
 800ad9e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800ada0:	687b      	ldr	r3, [r7, #4]
 800ada2:	681b      	ldr	r3, [r3, #0]
 800ada4:	699b      	ldr	r3, [r3, #24]
 800ada6:	2203      	movs	r2, #3
 800ada8:	4013      	ands	r3, r2
 800adaa:	d004      	beq.n	800adb6 <HAL_TIM_IRQHandler+0x4e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800adac:	687b      	ldr	r3, [r7, #4]
 800adae:	0018      	movs	r0, r3
 800adb0:	f000 f9ea 	bl	800b188 <HAL_TIM_IC_CaptureCallback>
 800adb4:	e007      	b.n	800adc6 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800adb6:	687b      	ldr	r3, [r7, #4]
 800adb8:	0018      	movs	r0, r3
 800adba:	f000 f9dd 	bl	800b178 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800adbe:	687b      	ldr	r3, [r7, #4]
 800adc0:	0018      	movs	r0, r3
 800adc2:	f000 f9e9 	bl	800b198 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800adc6:	687b      	ldr	r3, [r7, #4]
 800adc8:	2200      	movs	r2, #0
 800adca:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800adcc:	68bb      	ldr	r3, [r7, #8]
 800adce:	2204      	movs	r2, #4
 800add0:	4013      	ands	r3, r2
 800add2:	d022      	beq.n	800ae1a <HAL_TIM_IRQHandler+0xb2>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800add4:	68fb      	ldr	r3, [r7, #12]
 800add6:	2204      	movs	r2, #4
 800add8:	4013      	ands	r3, r2
 800adda:	d01e      	beq.n	800ae1a <HAL_TIM_IRQHandler+0xb2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800addc:	687b      	ldr	r3, [r7, #4]
 800adde:	681b      	ldr	r3, [r3, #0]
 800ade0:	2205      	movs	r2, #5
 800ade2:	4252      	negs	r2, r2
 800ade4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800ade6:	687b      	ldr	r3, [r7, #4]
 800ade8:	2202      	movs	r2, #2
 800adea:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800adec:	687b      	ldr	r3, [r7, #4]
 800adee:	681b      	ldr	r3, [r3, #0]
 800adf0:	699a      	ldr	r2, [r3, #24]
 800adf2:	23c0      	movs	r3, #192	@ 0xc0
 800adf4:	009b      	lsls	r3, r3, #2
 800adf6:	4013      	ands	r3, r2
 800adf8:	d004      	beq.n	800ae04 <HAL_TIM_IRQHandler+0x9c>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800adfa:	687b      	ldr	r3, [r7, #4]
 800adfc:	0018      	movs	r0, r3
 800adfe:	f000 f9c3 	bl	800b188 <HAL_TIM_IC_CaptureCallback>
 800ae02:	e007      	b.n	800ae14 <HAL_TIM_IRQHandler+0xac>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800ae04:	687b      	ldr	r3, [r7, #4]
 800ae06:	0018      	movs	r0, r3
 800ae08:	f000 f9b6 	bl	800b178 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800ae0c:	687b      	ldr	r3, [r7, #4]
 800ae0e:	0018      	movs	r0, r3
 800ae10:	f000 f9c2 	bl	800b198 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800ae14:	687b      	ldr	r3, [r7, #4]
 800ae16:	2200      	movs	r2, #0
 800ae18:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800ae1a:	68bb      	ldr	r3, [r7, #8]
 800ae1c:	2208      	movs	r2, #8
 800ae1e:	4013      	ands	r3, r2
 800ae20:	d021      	beq.n	800ae66 <HAL_TIM_IRQHandler+0xfe>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800ae22:	68fb      	ldr	r3, [r7, #12]
 800ae24:	2208      	movs	r2, #8
 800ae26:	4013      	ands	r3, r2
 800ae28:	d01d      	beq.n	800ae66 <HAL_TIM_IRQHandler+0xfe>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800ae2a:	687b      	ldr	r3, [r7, #4]
 800ae2c:	681b      	ldr	r3, [r3, #0]
 800ae2e:	2209      	movs	r2, #9
 800ae30:	4252      	negs	r2, r2
 800ae32:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800ae34:	687b      	ldr	r3, [r7, #4]
 800ae36:	2204      	movs	r2, #4
 800ae38:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800ae3a:	687b      	ldr	r3, [r7, #4]
 800ae3c:	681b      	ldr	r3, [r3, #0]
 800ae3e:	69db      	ldr	r3, [r3, #28]
 800ae40:	2203      	movs	r2, #3
 800ae42:	4013      	ands	r3, r2
 800ae44:	d004      	beq.n	800ae50 <HAL_TIM_IRQHandler+0xe8>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800ae46:	687b      	ldr	r3, [r7, #4]
 800ae48:	0018      	movs	r0, r3
 800ae4a:	f000 f99d 	bl	800b188 <HAL_TIM_IC_CaptureCallback>
 800ae4e:	e007      	b.n	800ae60 <HAL_TIM_IRQHandler+0xf8>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800ae50:	687b      	ldr	r3, [r7, #4]
 800ae52:	0018      	movs	r0, r3
 800ae54:	f000 f990 	bl	800b178 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800ae58:	687b      	ldr	r3, [r7, #4]
 800ae5a:	0018      	movs	r0, r3
 800ae5c:	f000 f99c 	bl	800b198 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800ae60:	687b      	ldr	r3, [r7, #4]
 800ae62:	2200      	movs	r2, #0
 800ae64:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800ae66:	68bb      	ldr	r3, [r7, #8]
 800ae68:	2210      	movs	r2, #16
 800ae6a:	4013      	ands	r3, r2
 800ae6c:	d022      	beq.n	800aeb4 <HAL_TIM_IRQHandler+0x14c>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800ae6e:	68fb      	ldr	r3, [r7, #12]
 800ae70:	2210      	movs	r2, #16
 800ae72:	4013      	ands	r3, r2
 800ae74:	d01e      	beq.n	800aeb4 <HAL_TIM_IRQHandler+0x14c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800ae76:	687b      	ldr	r3, [r7, #4]
 800ae78:	681b      	ldr	r3, [r3, #0]
 800ae7a:	2211      	movs	r2, #17
 800ae7c:	4252      	negs	r2, r2
 800ae7e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800ae80:	687b      	ldr	r3, [r7, #4]
 800ae82:	2208      	movs	r2, #8
 800ae84:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800ae86:	687b      	ldr	r3, [r7, #4]
 800ae88:	681b      	ldr	r3, [r3, #0]
 800ae8a:	69da      	ldr	r2, [r3, #28]
 800ae8c:	23c0      	movs	r3, #192	@ 0xc0
 800ae8e:	009b      	lsls	r3, r3, #2
 800ae90:	4013      	ands	r3, r2
 800ae92:	d004      	beq.n	800ae9e <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800ae94:	687b      	ldr	r3, [r7, #4]
 800ae96:	0018      	movs	r0, r3
 800ae98:	f000 f976 	bl	800b188 <HAL_TIM_IC_CaptureCallback>
 800ae9c:	e007      	b.n	800aeae <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800ae9e:	687b      	ldr	r3, [r7, #4]
 800aea0:	0018      	movs	r0, r3
 800aea2:	f000 f969 	bl	800b178 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800aea6:	687b      	ldr	r3, [r7, #4]
 800aea8:	0018      	movs	r0, r3
 800aeaa:	f000 f975 	bl	800b198 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800aeae:	687b      	ldr	r3, [r7, #4]
 800aeb0:	2200      	movs	r2, #0
 800aeb2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800aeb4:	68bb      	ldr	r3, [r7, #8]
 800aeb6:	2201      	movs	r2, #1
 800aeb8:	4013      	ands	r3, r2
 800aeba:	d00c      	beq.n	800aed6 <HAL_TIM_IRQHandler+0x16e>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800aebc:	68fb      	ldr	r3, [r7, #12]
 800aebe:	2201      	movs	r2, #1
 800aec0:	4013      	ands	r3, r2
 800aec2:	d008      	beq.n	800aed6 <HAL_TIM_IRQHandler+0x16e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800aec4:	687b      	ldr	r3, [r7, #4]
 800aec6:	681b      	ldr	r3, [r3, #0]
 800aec8:	2202      	movs	r2, #2
 800aeca:	4252      	negs	r2, r2
 800aecc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800aece:	687b      	ldr	r3, [r7, #4]
 800aed0:	0018      	movs	r0, r3
 800aed2:	f7fc f9b7 	bl	8007244 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800aed6:	68bb      	ldr	r3, [r7, #8]
 800aed8:	2280      	movs	r2, #128	@ 0x80
 800aeda:	4013      	ands	r3, r2
 800aedc:	d104      	bne.n	800aee8 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 800aede:	68ba      	ldr	r2, [r7, #8]
 800aee0:	2380      	movs	r3, #128	@ 0x80
 800aee2:	019b      	lsls	r3, r3, #6
 800aee4:	4013      	ands	r3, r2
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800aee6:	d00b      	beq.n	800af00 <HAL_TIM_IRQHandler+0x198>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800aee8:	68fb      	ldr	r3, [r7, #12]
 800aeea:	2280      	movs	r2, #128	@ 0x80
 800aeec:	4013      	ands	r3, r2
 800aeee:	d007      	beq.n	800af00 <HAL_TIM_IRQHandler+0x198>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 800aef0:	687b      	ldr	r3, [r7, #4]
 800aef2:	681b      	ldr	r3, [r3, #0]
 800aef4:	4a1e      	ldr	r2, [pc, #120]	@ (800af70 <HAL_TIM_IRQHandler+0x208>)
 800aef6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800aef8:	687b      	ldr	r3, [r7, #4]
 800aefa:	0018      	movs	r0, r3
 800aefc:	f000 fd36 	bl	800b96c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800af00:	68ba      	ldr	r2, [r7, #8]
 800af02:	2380      	movs	r3, #128	@ 0x80
 800af04:	005b      	lsls	r3, r3, #1
 800af06:	4013      	ands	r3, r2
 800af08:	d00b      	beq.n	800af22 <HAL_TIM_IRQHandler+0x1ba>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800af0a:	68fb      	ldr	r3, [r7, #12]
 800af0c:	2280      	movs	r2, #128	@ 0x80
 800af0e:	4013      	ands	r3, r2
 800af10:	d007      	beq.n	800af22 <HAL_TIM_IRQHandler+0x1ba>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800af12:	687b      	ldr	r3, [r7, #4]
 800af14:	681b      	ldr	r3, [r3, #0]
 800af16:	4a17      	ldr	r2, [pc, #92]	@ (800af74 <HAL_TIM_IRQHandler+0x20c>)
 800af18:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800af1a:	687b      	ldr	r3, [r7, #4]
 800af1c:	0018      	movs	r0, r3
 800af1e:	f000 fd2d 	bl	800b97c <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800af22:	68bb      	ldr	r3, [r7, #8]
 800af24:	2240      	movs	r2, #64	@ 0x40
 800af26:	4013      	ands	r3, r2
 800af28:	d00c      	beq.n	800af44 <HAL_TIM_IRQHandler+0x1dc>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800af2a:	68fb      	ldr	r3, [r7, #12]
 800af2c:	2240      	movs	r2, #64	@ 0x40
 800af2e:	4013      	ands	r3, r2
 800af30:	d008      	beq.n	800af44 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800af32:	687b      	ldr	r3, [r7, #4]
 800af34:	681b      	ldr	r3, [r3, #0]
 800af36:	2241      	movs	r2, #65	@ 0x41
 800af38:	4252      	negs	r2, r2
 800af3a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800af3c:	687b      	ldr	r3, [r7, #4]
 800af3e:	0018      	movs	r0, r3
 800af40:	f000 f932 	bl	800b1a8 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800af44:	68bb      	ldr	r3, [r7, #8]
 800af46:	2220      	movs	r2, #32
 800af48:	4013      	ands	r3, r2
 800af4a:	d00c      	beq.n	800af66 <HAL_TIM_IRQHandler+0x1fe>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800af4c:	68fb      	ldr	r3, [r7, #12]
 800af4e:	2220      	movs	r2, #32
 800af50:	4013      	ands	r3, r2
 800af52:	d008      	beq.n	800af66 <HAL_TIM_IRQHandler+0x1fe>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800af54:	687b      	ldr	r3, [r7, #4]
 800af56:	681b      	ldr	r3, [r3, #0]
 800af58:	2221      	movs	r2, #33	@ 0x21
 800af5a:	4252      	negs	r2, r2
 800af5c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800af5e:	687b      	ldr	r3, [r7, #4]
 800af60:	0018      	movs	r0, r3
 800af62:	f000 fcfb 	bl	800b95c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800af66:	46c0      	nop			@ (mov r8, r8)
 800af68:	46bd      	mov	sp, r7
 800af6a:	b004      	add	sp, #16
 800af6c:	bd80      	pop	{r7, pc}
 800af6e:	46c0      	nop			@ (mov r8, r8)
 800af70:	ffffdf7f 	.word	0xffffdf7f
 800af74:	fffffeff 	.word	0xfffffeff

0800af78 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800af78:	b580      	push	{r7, lr}
 800af7a:	b086      	sub	sp, #24
 800af7c:	af00      	add	r7, sp, #0
 800af7e:	60f8      	str	r0, [r7, #12]
 800af80:	60b9      	str	r1, [r7, #8]
 800af82:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800af84:	2317      	movs	r3, #23
 800af86:	18fb      	adds	r3, r7, r3
 800af88:	2200      	movs	r2, #0
 800af8a:	701a      	strb	r2, [r3, #0]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800af8c:	68fb      	ldr	r3, [r7, #12]
 800af8e:	223c      	movs	r2, #60	@ 0x3c
 800af90:	5c9b      	ldrb	r3, [r3, r2]
 800af92:	2b01      	cmp	r3, #1
 800af94:	d101      	bne.n	800af9a <HAL_TIM_PWM_ConfigChannel+0x22>
 800af96:	2302      	movs	r3, #2
 800af98:	e0e5      	b.n	800b166 <HAL_TIM_PWM_ConfigChannel+0x1ee>
 800af9a:	68fb      	ldr	r3, [r7, #12]
 800af9c:	223c      	movs	r2, #60	@ 0x3c
 800af9e:	2101      	movs	r1, #1
 800afa0:	5499      	strb	r1, [r3, r2]

  switch (Channel)
 800afa2:	687b      	ldr	r3, [r7, #4]
 800afa4:	2b14      	cmp	r3, #20
 800afa6:	d900      	bls.n	800afaa <HAL_TIM_PWM_ConfigChannel+0x32>
 800afa8:	e0d1      	b.n	800b14e <HAL_TIM_PWM_ConfigChannel+0x1d6>
 800afaa:	687b      	ldr	r3, [r7, #4]
 800afac:	009a      	lsls	r2, r3, #2
 800afae:	4b70      	ldr	r3, [pc, #448]	@ (800b170 <HAL_TIM_PWM_ConfigChannel+0x1f8>)
 800afb0:	18d3      	adds	r3, r2, r3
 800afb2:	681b      	ldr	r3, [r3, #0]
 800afb4:	469f      	mov	pc, r3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800afb6:	68fb      	ldr	r3, [r7, #12]
 800afb8:	681b      	ldr	r3, [r3, #0]
 800afba:	68ba      	ldr	r2, [r7, #8]
 800afbc:	0011      	movs	r1, r2
 800afbe:	0018      	movs	r0, r3
 800afc0:	f000 f992 	bl	800b2e8 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800afc4:	68fb      	ldr	r3, [r7, #12]
 800afc6:	681b      	ldr	r3, [r3, #0]
 800afc8:	699a      	ldr	r2, [r3, #24]
 800afca:	68fb      	ldr	r3, [r7, #12]
 800afcc:	681b      	ldr	r3, [r3, #0]
 800afce:	2108      	movs	r1, #8
 800afd0:	430a      	orrs	r2, r1
 800afd2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800afd4:	68fb      	ldr	r3, [r7, #12]
 800afd6:	681b      	ldr	r3, [r3, #0]
 800afd8:	699a      	ldr	r2, [r3, #24]
 800afda:	68fb      	ldr	r3, [r7, #12]
 800afdc:	681b      	ldr	r3, [r3, #0]
 800afde:	2104      	movs	r1, #4
 800afe0:	438a      	bics	r2, r1
 800afe2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800afe4:	68fb      	ldr	r3, [r7, #12]
 800afe6:	681b      	ldr	r3, [r3, #0]
 800afe8:	6999      	ldr	r1, [r3, #24]
 800afea:	68bb      	ldr	r3, [r7, #8]
 800afec:	691a      	ldr	r2, [r3, #16]
 800afee:	68fb      	ldr	r3, [r7, #12]
 800aff0:	681b      	ldr	r3, [r3, #0]
 800aff2:	430a      	orrs	r2, r1
 800aff4:	619a      	str	r2, [r3, #24]
      break;
 800aff6:	e0af      	b.n	800b158 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800aff8:	68fb      	ldr	r3, [r7, #12]
 800affa:	681b      	ldr	r3, [r3, #0]
 800affc:	68ba      	ldr	r2, [r7, #8]
 800affe:	0011      	movs	r1, r2
 800b000:	0018      	movs	r0, r3
 800b002:	f000 f9fb 	bl	800b3fc <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800b006:	68fb      	ldr	r3, [r7, #12]
 800b008:	681b      	ldr	r3, [r3, #0]
 800b00a:	699a      	ldr	r2, [r3, #24]
 800b00c:	68fb      	ldr	r3, [r7, #12]
 800b00e:	681b      	ldr	r3, [r3, #0]
 800b010:	2180      	movs	r1, #128	@ 0x80
 800b012:	0109      	lsls	r1, r1, #4
 800b014:	430a      	orrs	r2, r1
 800b016:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800b018:	68fb      	ldr	r3, [r7, #12]
 800b01a:	681b      	ldr	r3, [r3, #0]
 800b01c:	699a      	ldr	r2, [r3, #24]
 800b01e:	68fb      	ldr	r3, [r7, #12]
 800b020:	681b      	ldr	r3, [r3, #0]
 800b022:	4954      	ldr	r1, [pc, #336]	@ (800b174 <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 800b024:	400a      	ands	r2, r1
 800b026:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800b028:	68fb      	ldr	r3, [r7, #12]
 800b02a:	681b      	ldr	r3, [r3, #0]
 800b02c:	6999      	ldr	r1, [r3, #24]
 800b02e:	68bb      	ldr	r3, [r7, #8]
 800b030:	691b      	ldr	r3, [r3, #16]
 800b032:	021a      	lsls	r2, r3, #8
 800b034:	68fb      	ldr	r3, [r7, #12]
 800b036:	681b      	ldr	r3, [r3, #0]
 800b038:	430a      	orrs	r2, r1
 800b03a:	619a      	str	r2, [r3, #24]
      break;
 800b03c:	e08c      	b.n	800b158 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800b03e:	68fb      	ldr	r3, [r7, #12]
 800b040:	681b      	ldr	r3, [r3, #0]
 800b042:	68ba      	ldr	r2, [r7, #8]
 800b044:	0011      	movs	r1, r2
 800b046:	0018      	movs	r0, r3
 800b048:	f000 fa5c 	bl	800b504 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800b04c:	68fb      	ldr	r3, [r7, #12]
 800b04e:	681b      	ldr	r3, [r3, #0]
 800b050:	69da      	ldr	r2, [r3, #28]
 800b052:	68fb      	ldr	r3, [r7, #12]
 800b054:	681b      	ldr	r3, [r3, #0]
 800b056:	2108      	movs	r1, #8
 800b058:	430a      	orrs	r2, r1
 800b05a:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800b05c:	68fb      	ldr	r3, [r7, #12]
 800b05e:	681b      	ldr	r3, [r3, #0]
 800b060:	69da      	ldr	r2, [r3, #28]
 800b062:	68fb      	ldr	r3, [r7, #12]
 800b064:	681b      	ldr	r3, [r3, #0]
 800b066:	2104      	movs	r1, #4
 800b068:	438a      	bics	r2, r1
 800b06a:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800b06c:	68fb      	ldr	r3, [r7, #12]
 800b06e:	681b      	ldr	r3, [r3, #0]
 800b070:	69d9      	ldr	r1, [r3, #28]
 800b072:	68bb      	ldr	r3, [r7, #8]
 800b074:	691a      	ldr	r2, [r3, #16]
 800b076:	68fb      	ldr	r3, [r7, #12]
 800b078:	681b      	ldr	r3, [r3, #0]
 800b07a:	430a      	orrs	r2, r1
 800b07c:	61da      	str	r2, [r3, #28]
      break;
 800b07e:	e06b      	b.n	800b158 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800b080:	68fb      	ldr	r3, [r7, #12]
 800b082:	681b      	ldr	r3, [r3, #0]
 800b084:	68ba      	ldr	r2, [r7, #8]
 800b086:	0011      	movs	r1, r2
 800b088:	0018      	movs	r0, r3
 800b08a:	f000 fac3 	bl	800b614 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800b08e:	68fb      	ldr	r3, [r7, #12]
 800b090:	681b      	ldr	r3, [r3, #0]
 800b092:	69da      	ldr	r2, [r3, #28]
 800b094:	68fb      	ldr	r3, [r7, #12]
 800b096:	681b      	ldr	r3, [r3, #0]
 800b098:	2180      	movs	r1, #128	@ 0x80
 800b09a:	0109      	lsls	r1, r1, #4
 800b09c:	430a      	orrs	r2, r1
 800b09e:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800b0a0:	68fb      	ldr	r3, [r7, #12]
 800b0a2:	681b      	ldr	r3, [r3, #0]
 800b0a4:	69da      	ldr	r2, [r3, #28]
 800b0a6:	68fb      	ldr	r3, [r7, #12]
 800b0a8:	681b      	ldr	r3, [r3, #0]
 800b0aa:	4932      	ldr	r1, [pc, #200]	@ (800b174 <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 800b0ac:	400a      	ands	r2, r1
 800b0ae:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800b0b0:	68fb      	ldr	r3, [r7, #12]
 800b0b2:	681b      	ldr	r3, [r3, #0]
 800b0b4:	69d9      	ldr	r1, [r3, #28]
 800b0b6:	68bb      	ldr	r3, [r7, #8]
 800b0b8:	691b      	ldr	r3, [r3, #16]
 800b0ba:	021a      	lsls	r2, r3, #8
 800b0bc:	68fb      	ldr	r3, [r7, #12]
 800b0be:	681b      	ldr	r3, [r3, #0]
 800b0c0:	430a      	orrs	r2, r1
 800b0c2:	61da      	str	r2, [r3, #28]
      break;
 800b0c4:	e048      	b.n	800b158 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800b0c6:	68fb      	ldr	r3, [r7, #12]
 800b0c8:	681b      	ldr	r3, [r3, #0]
 800b0ca:	68ba      	ldr	r2, [r7, #8]
 800b0cc:	0011      	movs	r1, r2
 800b0ce:	0018      	movs	r0, r3
 800b0d0:	f000 fb0a 	bl	800b6e8 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800b0d4:	68fb      	ldr	r3, [r7, #12]
 800b0d6:	681b      	ldr	r3, [r3, #0]
 800b0d8:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800b0da:	68fb      	ldr	r3, [r7, #12]
 800b0dc:	681b      	ldr	r3, [r3, #0]
 800b0de:	2108      	movs	r1, #8
 800b0e0:	430a      	orrs	r2, r1
 800b0e2:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800b0e4:	68fb      	ldr	r3, [r7, #12]
 800b0e6:	681b      	ldr	r3, [r3, #0]
 800b0e8:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800b0ea:	68fb      	ldr	r3, [r7, #12]
 800b0ec:	681b      	ldr	r3, [r3, #0]
 800b0ee:	2104      	movs	r1, #4
 800b0f0:	438a      	bics	r2, r1
 800b0f2:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800b0f4:	68fb      	ldr	r3, [r7, #12]
 800b0f6:	681b      	ldr	r3, [r3, #0]
 800b0f8:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800b0fa:	68bb      	ldr	r3, [r7, #8]
 800b0fc:	691a      	ldr	r2, [r3, #16]
 800b0fe:	68fb      	ldr	r3, [r7, #12]
 800b100:	681b      	ldr	r3, [r3, #0]
 800b102:	430a      	orrs	r2, r1
 800b104:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 800b106:	e027      	b.n	800b158 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800b108:	68fb      	ldr	r3, [r7, #12]
 800b10a:	681b      	ldr	r3, [r3, #0]
 800b10c:	68ba      	ldr	r2, [r7, #8]
 800b10e:	0011      	movs	r1, r2
 800b110:	0018      	movs	r0, r3
 800b112:	f000 fb49 	bl	800b7a8 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800b116:	68fb      	ldr	r3, [r7, #12]
 800b118:	681b      	ldr	r3, [r3, #0]
 800b11a:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800b11c:	68fb      	ldr	r3, [r7, #12]
 800b11e:	681b      	ldr	r3, [r3, #0]
 800b120:	2180      	movs	r1, #128	@ 0x80
 800b122:	0109      	lsls	r1, r1, #4
 800b124:	430a      	orrs	r2, r1
 800b126:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800b128:	68fb      	ldr	r3, [r7, #12]
 800b12a:	681b      	ldr	r3, [r3, #0]
 800b12c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800b12e:	68fb      	ldr	r3, [r7, #12]
 800b130:	681b      	ldr	r3, [r3, #0]
 800b132:	4910      	ldr	r1, [pc, #64]	@ (800b174 <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 800b134:	400a      	ands	r2, r1
 800b136:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800b138:	68fb      	ldr	r3, [r7, #12]
 800b13a:	681b      	ldr	r3, [r3, #0]
 800b13c:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800b13e:	68bb      	ldr	r3, [r7, #8]
 800b140:	691b      	ldr	r3, [r3, #16]
 800b142:	021a      	lsls	r2, r3, #8
 800b144:	68fb      	ldr	r3, [r7, #12]
 800b146:	681b      	ldr	r3, [r3, #0]
 800b148:	430a      	orrs	r2, r1
 800b14a:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 800b14c:	e004      	b.n	800b158 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    }

    default:
      status = HAL_ERROR;
 800b14e:	2317      	movs	r3, #23
 800b150:	18fb      	adds	r3, r7, r3
 800b152:	2201      	movs	r2, #1
 800b154:	701a      	strb	r2, [r3, #0]
      break;
 800b156:	46c0      	nop			@ (mov r8, r8)
  }

  __HAL_UNLOCK(htim);
 800b158:	68fb      	ldr	r3, [r7, #12]
 800b15a:	223c      	movs	r2, #60	@ 0x3c
 800b15c:	2100      	movs	r1, #0
 800b15e:	5499      	strb	r1, [r3, r2]

  return status;
 800b160:	2317      	movs	r3, #23
 800b162:	18fb      	adds	r3, r7, r3
 800b164:	781b      	ldrb	r3, [r3, #0]
}
 800b166:	0018      	movs	r0, r3
 800b168:	46bd      	mov	sp, r7
 800b16a:	b006      	add	sp, #24
 800b16c:	bd80      	pop	{r7, pc}
 800b16e:	46c0      	nop			@ (mov r8, r8)
 800b170:	0801697c 	.word	0x0801697c
 800b174:	fffffbff 	.word	0xfffffbff

0800b178 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800b178:	b580      	push	{r7, lr}
 800b17a:	b082      	sub	sp, #8
 800b17c:	af00      	add	r7, sp, #0
 800b17e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800b180:	46c0      	nop			@ (mov r8, r8)
 800b182:	46bd      	mov	sp, r7
 800b184:	b002      	add	sp, #8
 800b186:	bd80      	pop	{r7, pc}

0800b188 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800b188:	b580      	push	{r7, lr}
 800b18a:	b082      	sub	sp, #8
 800b18c:	af00      	add	r7, sp, #0
 800b18e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800b190:	46c0      	nop			@ (mov r8, r8)
 800b192:	46bd      	mov	sp, r7
 800b194:	b002      	add	sp, #8
 800b196:	bd80      	pop	{r7, pc}

0800b198 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800b198:	b580      	push	{r7, lr}
 800b19a:	b082      	sub	sp, #8
 800b19c:	af00      	add	r7, sp, #0
 800b19e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800b1a0:	46c0      	nop			@ (mov r8, r8)
 800b1a2:	46bd      	mov	sp, r7
 800b1a4:	b002      	add	sp, #8
 800b1a6:	bd80      	pop	{r7, pc}

0800b1a8 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800b1a8:	b580      	push	{r7, lr}
 800b1aa:	b082      	sub	sp, #8
 800b1ac:	af00      	add	r7, sp, #0
 800b1ae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800b1b0:	46c0      	nop			@ (mov r8, r8)
 800b1b2:	46bd      	mov	sp, r7
 800b1b4:	b002      	add	sp, #8
 800b1b6:	bd80      	pop	{r7, pc}

0800b1b8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800b1b8:	b580      	push	{r7, lr}
 800b1ba:	b084      	sub	sp, #16
 800b1bc:	af00      	add	r7, sp, #0
 800b1be:	6078      	str	r0, [r7, #4]
 800b1c0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800b1c2:	687b      	ldr	r3, [r7, #4]
 800b1c4:	681b      	ldr	r3, [r3, #0]
 800b1c6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800b1c8:	687b      	ldr	r3, [r7, #4]
 800b1ca:	4a3f      	ldr	r2, [pc, #252]	@ (800b2c8 <TIM_Base_SetConfig+0x110>)
 800b1cc:	4293      	cmp	r3, r2
 800b1ce:	d00c      	beq.n	800b1ea <TIM_Base_SetConfig+0x32>
 800b1d0:	687a      	ldr	r2, [r7, #4]
 800b1d2:	2380      	movs	r3, #128	@ 0x80
 800b1d4:	05db      	lsls	r3, r3, #23
 800b1d6:	429a      	cmp	r2, r3
 800b1d8:	d007      	beq.n	800b1ea <TIM_Base_SetConfig+0x32>
 800b1da:	687b      	ldr	r3, [r7, #4]
 800b1dc:	4a3b      	ldr	r2, [pc, #236]	@ (800b2cc <TIM_Base_SetConfig+0x114>)
 800b1de:	4293      	cmp	r3, r2
 800b1e0:	d003      	beq.n	800b1ea <TIM_Base_SetConfig+0x32>
 800b1e2:	687b      	ldr	r3, [r7, #4]
 800b1e4:	4a3a      	ldr	r2, [pc, #232]	@ (800b2d0 <TIM_Base_SetConfig+0x118>)
 800b1e6:	4293      	cmp	r3, r2
 800b1e8:	d108      	bne.n	800b1fc <TIM_Base_SetConfig+0x44>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800b1ea:	68fb      	ldr	r3, [r7, #12]
 800b1ec:	2270      	movs	r2, #112	@ 0x70
 800b1ee:	4393      	bics	r3, r2
 800b1f0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800b1f2:	683b      	ldr	r3, [r7, #0]
 800b1f4:	685b      	ldr	r3, [r3, #4]
 800b1f6:	68fa      	ldr	r2, [r7, #12]
 800b1f8:	4313      	orrs	r3, r2
 800b1fa:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800b1fc:	687b      	ldr	r3, [r7, #4]
 800b1fe:	4a32      	ldr	r2, [pc, #200]	@ (800b2c8 <TIM_Base_SetConfig+0x110>)
 800b200:	4293      	cmp	r3, r2
 800b202:	d01c      	beq.n	800b23e <TIM_Base_SetConfig+0x86>
 800b204:	687a      	ldr	r2, [r7, #4]
 800b206:	2380      	movs	r3, #128	@ 0x80
 800b208:	05db      	lsls	r3, r3, #23
 800b20a:	429a      	cmp	r2, r3
 800b20c:	d017      	beq.n	800b23e <TIM_Base_SetConfig+0x86>
 800b20e:	687b      	ldr	r3, [r7, #4]
 800b210:	4a2e      	ldr	r2, [pc, #184]	@ (800b2cc <TIM_Base_SetConfig+0x114>)
 800b212:	4293      	cmp	r3, r2
 800b214:	d013      	beq.n	800b23e <TIM_Base_SetConfig+0x86>
 800b216:	687b      	ldr	r3, [r7, #4]
 800b218:	4a2d      	ldr	r2, [pc, #180]	@ (800b2d0 <TIM_Base_SetConfig+0x118>)
 800b21a:	4293      	cmp	r3, r2
 800b21c:	d00f      	beq.n	800b23e <TIM_Base_SetConfig+0x86>
 800b21e:	687b      	ldr	r3, [r7, #4]
 800b220:	4a2c      	ldr	r2, [pc, #176]	@ (800b2d4 <TIM_Base_SetConfig+0x11c>)
 800b222:	4293      	cmp	r3, r2
 800b224:	d00b      	beq.n	800b23e <TIM_Base_SetConfig+0x86>
 800b226:	687b      	ldr	r3, [r7, #4]
 800b228:	4a2b      	ldr	r2, [pc, #172]	@ (800b2d8 <TIM_Base_SetConfig+0x120>)
 800b22a:	4293      	cmp	r3, r2
 800b22c:	d007      	beq.n	800b23e <TIM_Base_SetConfig+0x86>
 800b22e:	687b      	ldr	r3, [r7, #4]
 800b230:	4a2a      	ldr	r2, [pc, #168]	@ (800b2dc <TIM_Base_SetConfig+0x124>)
 800b232:	4293      	cmp	r3, r2
 800b234:	d003      	beq.n	800b23e <TIM_Base_SetConfig+0x86>
 800b236:	687b      	ldr	r3, [r7, #4]
 800b238:	4a29      	ldr	r2, [pc, #164]	@ (800b2e0 <TIM_Base_SetConfig+0x128>)
 800b23a:	4293      	cmp	r3, r2
 800b23c:	d108      	bne.n	800b250 <TIM_Base_SetConfig+0x98>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800b23e:	68fb      	ldr	r3, [r7, #12]
 800b240:	4a28      	ldr	r2, [pc, #160]	@ (800b2e4 <TIM_Base_SetConfig+0x12c>)
 800b242:	4013      	ands	r3, r2
 800b244:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800b246:	683b      	ldr	r3, [r7, #0]
 800b248:	68db      	ldr	r3, [r3, #12]
 800b24a:	68fa      	ldr	r2, [r7, #12]
 800b24c:	4313      	orrs	r3, r2
 800b24e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800b250:	68fb      	ldr	r3, [r7, #12]
 800b252:	2280      	movs	r2, #128	@ 0x80
 800b254:	4393      	bics	r3, r2
 800b256:	001a      	movs	r2, r3
 800b258:	683b      	ldr	r3, [r7, #0]
 800b25a:	695b      	ldr	r3, [r3, #20]
 800b25c:	4313      	orrs	r3, r2
 800b25e:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800b260:	687b      	ldr	r3, [r7, #4]
 800b262:	68fa      	ldr	r2, [r7, #12]
 800b264:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800b266:	683b      	ldr	r3, [r7, #0]
 800b268:	689a      	ldr	r2, [r3, #8]
 800b26a:	687b      	ldr	r3, [r7, #4]
 800b26c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800b26e:	683b      	ldr	r3, [r7, #0]
 800b270:	681a      	ldr	r2, [r3, #0]
 800b272:	687b      	ldr	r3, [r7, #4]
 800b274:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800b276:	687b      	ldr	r3, [r7, #4]
 800b278:	4a13      	ldr	r2, [pc, #76]	@ (800b2c8 <TIM_Base_SetConfig+0x110>)
 800b27a:	4293      	cmp	r3, r2
 800b27c:	d00b      	beq.n	800b296 <TIM_Base_SetConfig+0xde>
 800b27e:	687b      	ldr	r3, [r7, #4]
 800b280:	4a15      	ldr	r2, [pc, #84]	@ (800b2d8 <TIM_Base_SetConfig+0x120>)
 800b282:	4293      	cmp	r3, r2
 800b284:	d007      	beq.n	800b296 <TIM_Base_SetConfig+0xde>
 800b286:	687b      	ldr	r3, [r7, #4]
 800b288:	4a14      	ldr	r2, [pc, #80]	@ (800b2dc <TIM_Base_SetConfig+0x124>)
 800b28a:	4293      	cmp	r3, r2
 800b28c:	d003      	beq.n	800b296 <TIM_Base_SetConfig+0xde>
 800b28e:	687b      	ldr	r3, [r7, #4]
 800b290:	4a13      	ldr	r2, [pc, #76]	@ (800b2e0 <TIM_Base_SetConfig+0x128>)
 800b292:	4293      	cmp	r3, r2
 800b294:	d103      	bne.n	800b29e <TIM_Base_SetConfig+0xe6>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800b296:	683b      	ldr	r3, [r7, #0]
 800b298:	691a      	ldr	r2, [r3, #16]
 800b29a:	687b      	ldr	r3, [r7, #4]
 800b29c:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800b29e:	687b      	ldr	r3, [r7, #4]
 800b2a0:	2201      	movs	r2, #1
 800b2a2:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800b2a4:	687b      	ldr	r3, [r7, #4]
 800b2a6:	691b      	ldr	r3, [r3, #16]
 800b2a8:	2201      	movs	r2, #1
 800b2aa:	4013      	ands	r3, r2
 800b2ac:	2b01      	cmp	r3, #1
 800b2ae:	d106      	bne.n	800b2be <TIM_Base_SetConfig+0x106>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800b2b0:	687b      	ldr	r3, [r7, #4]
 800b2b2:	691b      	ldr	r3, [r3, #16]
 800b2b4:	2201      	movs	r2, #1
 800b2b6:	4393      	bics	r3, r2
 800b2b8:	001a      	movs	r2, r3
 800b2ba:	687b      	ldr	r3, [r7, #4]
 800b2bc:	611a      	str	r2, [r3, #16]
  }
}
 800b2be:	46c0      	nop			@ (mov r8, r8)
 800b2c0:	46bd      	mov	sp, r7
 800b2c2:	b004      	add	sp, #16
 800b2c4:	bd80      	pop	{r7, pc}
 800b2c6:	46c0      	nop			@ (mov r8, r8)
 800b2c8:	40012c00 	.word	0x40012c00
 800b2cc:	40000400 	.word	0x40000400
 800b2d0:	40000800 	.word	0x40000800
 800b2d4:	40002000 	.word	0x40002000
 800b2d8:	40014000 	.word	0x40014000
 800b2dc:	40014400 	.word	0x40014400
 800b2e0:	40014800 	.word	0x40014800
 800b2e4:	fffffcff 	.word	0xfffffcff

0800b2e8 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800b2e8:	b580      	push	{r7, lr}
 800b2ea:	b086      	sub	sp, #24
 800b2ec:	af00      	add	r7, sp, #0
 800b2ee:	6078      	str	r0, [r7, #4]
 800b2f0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800b2f2:	687b      	ldr	r3, [r7, #4]
 800b2f4:	6a1b      	ldr	r3, [r3, #32]
 800b2f6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800b2f8:	687b      	ldr	r3, [r7, #4]
 800b2fa:	6a1b      	ldr	r3, [r3, #32]
 800b2fc:	2201      	movs	r2, #1
 800b2fe:	4393      	bics	r3, r2
 800b300:	001a      	movs	r2, r3
 800b302:	687b      	ldr	r3, [r7, #4]
 800b304:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800b306:	687b      	ldr	r3, [r7, #4]
 800b308:	685b      	ldr	r3, [r3, #4]
 800b30a:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800b30c:	687b      	ldr	r3, [r7, #4]
 800b30e:	699b      	ldr	r3, [r3, #24]
 800b310:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800b312:	68fb      	ldr	r3, [r7, #12]
 800b314:	4a32      	ldr	r2, [pc, #200]	@ (800b3e0 <TIM_OC1_SetConfig+0xf8>)
 800b316:	4013      	ands	r3, r2
 800b318:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800b31a:	68fb      	ldr	r3, [r7, #12]
 800b31c:	2203      	movs	r2, #3
 800b31e:	4393      	bics	r3, r2
 800b320:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800b322:	683b      	ldr	r3, [r7, #0]
 800b324:	681b      	ldr	r3, [r3, #0]
 800b326:	68fa      	ldr	r2, [r7, #12]
 800b328:	4313      	orrs	r3, r2
 800b32a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800b32c:	697b      	ldr	r3, [r7, #20]
 800b32e:	2202      	movs	r2, #2
 800b330:	4393      	bics	r3, r2
 800b332:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800b334:	683b      	ldr	r3, [r7, #0]
 800b336:	689b      	ldr	r3, [r3, #8]
 800b338:	697a      	ldr	r2, [r7, #20]
 800b33a:	4313      	orrs	r3, r2
 800b33c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800b33e:	687b      	ldr	r3, [r7, #4]
 800b340:	4a28      	ldr	r2, [pc, #160]	@ (800b3e4 <TIM_OC1_SetConfig+0xfc>)
 800b342:	4293      	cmp	r3, r2
 800b344:	d00b      	beq.n	800b35e <TIM_OC1_SetConfig+0x76>
 800b346:	687b      	ldr	r3, [r7, #4]
 800b348:	4a27      	ldr	r2, [pc, #156]	@ (800b3e8 <TIM_OC1_SetConfig+0x100>)
 800b34a:	4293      	cmp	r3, r2
 800b34c:	d007      	beq.n	800b35e <TIM_OC1_SetConfig+0x76>
 800b34e:	687b      	ldr	r3, [r7, #4]
 800b350:	4a26      	ldr	r2, [pc, #152]	@ (800b3ec <TIM_OC1_SetConfig+0x104>)
 800b352:	4293      	cmp	r3, r2
 800b354:	d003      	beq.n	800b35e <TIM_OC1_SetConfig+0x76>
 800b356:	687b      	ldr	r3, [r7, #4]
 800b358:	4a25      	ldr	r2, [pc, #148]	@ (800b3f0 <TIM_OC1_SetConfig+0x108>)
 800b35a:	4293      	cmp	r3, r2
 800b35c:	d10c      	bne.n	800b378 <TIM_OC1_SetConfig+0x90>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800b35e:	697b      	ldr	r3, [r7, #20]
 800b360:	2208      	movs	r2, #8
 800b362:	4393      	bics	r3, r2
 800b364:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800b366:	683b      	ldr	r3, [r7, #0]
 800b368:	68db      	ldr	r3, [r3, #12]
 800b36a:	697a      	ldr	r2, [r7, #20]
 800b36c:	4313      	orrs	r3, r2
 800b36e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800b370:	697b      	ldr	r3, [r7, #20]
 800b372:	2204      	movs	r2, #4
 800b374:	4393      	bics	r3, r2
 800b376:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800b378:	687b      	ldr	r3, [r7, #4]
 800b37a:	4a1a      	ldr	r2, [pc, #104]	@ (800b3e4 <TIM_OC1_SetConfig+0xfc>)
 800b37c:	4293      	cmp	r3, r2
 800b37e:	d00b      	beq.n	800b398 <TIM_OC1_SetConfig+0xb0>
 800b380:	687b      	ldr	r3, [r7, #4]
 800b382:	4a19      	ldr	r2, [pc, #100]	@ (800b3e8 <TIM_OC1_SetConfig+0x100>)
 800b384:	4293      	cmp	r3, r2
 800b386:	d007      	beq.n	800b398 <TIM_OC1_SetConfig+0xb0>
 800b388:	687b      	ldr	r3, [r7, #4]
 800b38a:	4a18      	ldr	r2, [pc, #96]	@ (800b3ec <TIM_OC1_SetConfig+0x104>)
 800b38c:	4293      	cmp	r3, r2
 800b38e:	d003      	beq.n	800b398 <TIM_OC1_SetConfig+0xb0>
 800b390:	687b      	ldr	r3, [r7, #4]
 800b392:	4a17      	ldr	r2, [pc, #92]	@ (800b3f0 <TIM_OC1_SetConfig+0x108>)
 800b394:	4293      	cmp	r3, r2
 800b396:	d111      	bne.n	800b3bc <TIM_OC1_SetConfig+0xd4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800b398:	693b      	ldr	r3, [r7, #16]
 800b39a:	4a16      	ldr	r2, [pc, #88]	@ (800b3f4 <TIM_OC1_SetConfig+0x10c>)
 800b39c:	4013      	ands	r3, r2
 800b39e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800b3a0:	693b      	ldr	r3, [r7, #16]
 800b3a2:	4a15      	ldr	r2, [pc, #84]	@ (800b3f8 <TIM_OC1_SetConfig+0x110>)
 800b3a4:	4013      	ands	r3, r2
 800b3a6:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800b3a8:	683b      	ldr	r3, [r7, #0]
 800b3aa:	695b      	ldr	r3, [r3, #20]
 800b3ac:	693a      	ldr	r2, [r7, #16]
 800b3ae:	4313      	orrs	r3, r2
 800b3b0:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800b3b2:	683b      	ldr	r3, [r7, #0]
 800b3b4:	699b      	ldr	r3, [r3, #24]
 800b3b6:	693a      	ldr	r2, [r7, #16]
 800b3b8:	4313      	orrs	r3, r2
 800b3ba:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800b3bc:	687b      	ldr	r3, [r7, #4]
 800b3be:	693a      	ldr	r2, [r7, #16]
 800b3c0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800b3c2:	687b      	ldr	r3, [r7, #4]
 800b3c4:	68fa      	ldr	r2, [r7, #12]
 800b3c6:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800b3c8:	683b      	ldr	r3, [r7, #0]
 800b3ca:	685a      	ldr	r2, [r3, #4]
 800b3cc:	687b      	ldr	r3, [r7, #4]
 800b3ce:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800b3d0:	687b      	ldr	r3, [r7, #4]
 800b3d2:	697a      	ldr	r2, [r7, #20]
 800b3d4:	621a      	str	r2, [r3, #32]
}
 800b3d6:	46c0      	nop			@ (mov r8, r8)
 800b3d8:	46bd      	mov	sp, r7
 800b3da:	b006      	add	sp, #24
 800b3dc:	bd80      	pop	{r7, pc}
 800b3de:	46c0      	nop			@ (mov r8, r8)
 800b3e0:	fffeff8f 	.word	0xfffeff8f
 800b3e4:	40012c00 	.word	0x40012c00
 800b3e8:	40014000 	.word	0x40014000
 800b3ec:	40014400 	.word	0x40014400
 800b3f0:	40014800 	.word	0x40014800
 800b3f4:	fffffeff 	.word	0xfffffeff
 800b3f8:	fffffdff 	.word	0xfffffdff

0800b3fc <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800b3fc:	b580      	push	{r7, lr}
 800b3fe:	b086      	sub	sp, #24
 800b400:	af00      	add	r7, sp, #0
 800b402:	6078      	str	r0, [r7, #4]
 800b404:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800b406:	687b      	ldr	r3, [r7, #4]
 800b408:	6a1b      	ldr	r3, [r3, #32]
 800b40a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800b40c:	687b      	ldr	r3, [r7, #4]
 800b40e:	6a1b      	ldr	r3, [r3, #32]
 800b410:	2210      	movs	r2, #16
 800b412:	4393      	bics	r3, r2
 800b414:	001a      	movs	r2, r3
 800b416:	687b      	ldr	r3, [r7, #4]
 800b418:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800b41a:	687b      	ldr	r3, [r7, #4]
 800b41c:	685b      	ldr	r3, [r3, #4]
 800b41e:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800b420:	687b      	ldr	r3, [r7, #4]
 800b422:	699b      	ldr	r3, [r3, #24]
 800b424:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800b426:	68fb      	ldr	r3, [r7, #12]
 800b428:	4a2e      	ldr	r2, [pc, #184]	@ (800b4e4 <TIM_OC2_SetConfig+0xe8>)
 800b42a:	4013      	ands	r3, r2
 800b42c:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800b42e:	68fb      	ldr	r3, [r7, #12]
 800b430:	4a2d      	ldr	r2, [pc, #180]	@ (800b4e8 <TIM_OC2_SetConfig+0xec>)
 800b432:	4013      	ands	r3, r2
 800b434:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800b436:	683b      	ldr	r3, [r7, #0]
 800b438:	681b      	ldr	r3, [r3, #0]
 800b43a:	021b      	lsls	r3, r3, #8
 800b43c:	68fa      	ldr	r2, [r7, #12]
 800b43e:	4313      	orrs	r3, r2
 800b440:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800b442:	697b      	ldr	r3, [r7, #20]
 800b444:	2220      	movs	r2, #32
 800b446:	4393      	bics	r3, r2
 800b448:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800b44a:	683b      	ldr	r3, [r7, #0]
 800b44c:	689b      	ldr	r3, [r3, #8]
 800b44e:	011b      	lsls	r3, r3, #4
 800b450:	697a      	ldr	r2, [r7, #20]
 800b452:	4313      	orrs	r3, r2
 800b454:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800b456:	687b      	ldr	r3, [r7, #4]
 800b458:	4a24      	ldr	r2, [pc, #144]	@ (800b4ec <TIM_OC2_SetConfig+0xf0>)
 800b45a:	4293      	cmp	r3, r2
 800b45c:	d10d      	bne.n	800b47a <TIM_OC2_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800b45e:	697b      	ldr	r3, [r7, #20]
 800b460:	2280      	movs	r2, #128	@ 0x80
 800b462:	4393      	bics	r3, r2
 800b464:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800b466:	683b      	ldr	r3, [r7, #0]
 800b468:	68db      	ldr	r3, [r3, #12]
 800b46a:	011b      	lsls	r3, r3, #4
 800b46c:	697a      	ldr	r2, [r7, #20]
 800b46e:	4313      	orrs	r3, r2
 800b470:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800b472:	697b      	ldr	r3, [r7, #20]
 800b474:	2240      	movs	r2, #64	@ 0x40
 800b476:	4393      	bics	r3, r2
 800b478:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800b47a:	687b      	ldr	r3, [r7, #4]
 800b47c:	4a1b      	ldr	r2, [pc, #108]	@ (800b4ec <TIM_OC2_SetConfig+0xf0>)
 800b47e:	4293      	cmp	r3, r2
 800b480:	d00b      	beq.n	800b49a <TIM_OC2_SetConfig+0x9e>
 800b482:	687b      	ldr	r3, [r7, #4]
 800b484:	4a1a      	ldr	r2, [pc, #104]	@ (800b4f0 <TIM_OC2_SetConfig+0xf4>)
 800b486:	4293      	cmp	r3, r2
 800b488:	d007      	beq.n	800b49a <TIM_OC2_SetConfig+0x9e>
 800b48a:	687b      	ldr	r3, [r7, #4]
 800b48c:	4a19      	ldr	r2, [pc, #100]	@ (800b4f4 <TIM_OC2_SetConfig+0xf8>)
 800b48e:	4293      	cmp	r3, r2
 800b490:	d003      	beq.n	800b49a <TIM_OC2_SetConfig+0x9e>
 800b492:	687b      	ldr	r3, [r7, #4]
 800b494:	4a18      	ldr	r2, [pc, #96]	@ (800b4f8 <TIM_OC2_SetConfig+0xfc>)
 800b496:	4293      	cmp	r3, r2
 800b498:	d113      	bne.n	800b4c2 <TIM_OC2_SetConfig+0xc6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800b49a:	693b      	ldr	r3, [r7, #16]
 800b49c:	4a17      	ldr	r2, [pc, #92]	@ (800b4fc <TIM_OC2_SetConfig+0x100>)
 800b49e:	4013      	ands	r3, r2
 800b4a0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800b4a2:	693b      	ldr	r3, [r7, #16]
 800b4a4:	4a16      	ldr	r2, [pc, #88]	@ (800b500 <TIM_OC2_SetConfig+0x104>)
 800b4a6:	4013      	ands	r3, r2
 800b4a8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800b4aa:	683b      	ldr	r3, [r7, #0]
 800b4ac:	695b      	ldr	r3, [r3, #20]
 800b4ae:	009b      	lsls	r3, r3, #2
 800b4b0:	693a      	ldr	r2, [r7, #16]
 800b4b2:	4313      	orrs	r3, r2
 800b4b4:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800b4b6:	683b      	ldr	r3, [r7, #0]
 800b4b8:	699b      	ldr	r3, [r3, #24]
 800b4ba:	009b      	lsls	r3, r3, #2
 800b4bc:	693a      	ldr	r2, [r7, #16]
 800b4be:	4313      	orrs	r3, r2
 800b4c0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800b4c2:	687b      	ldr	r3, [r7, #4]
 800b4c4:	693a      	ldr	r2, [r7, #16]
 800b4c6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800b4c8:	687b      	ldr	r3, [r7, #4]
 800b4ca:	68fa      	ldr	r2, [r7, #12]
 800b4cc:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800b4ce:	683b      	ldr	r3, [r7, #0]
 800b4d0:	685a      	ldr	r2, [r3, #4]
 800b4d2:	687b      	ldr	r3, [r7, #4]
 800b4d4:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800b4d6:	687b      	ldr	r3, [r7, #4]
 800b4d8:	697a      	ldr	r2, [r7, #20]
 800b4da:	621a      	str	r2, [r3, #32]
}
 800b4dc:	46c0      	nop			@ (mov r8, r8)
 800b4de:	46bd      	mov	sp, r7
 800b4e0:	b006      	add	sp, #24
 800b4e2:	bd80      	pop	{r7, pc}
 800b4e4:	feff8fff 	.word	0xfeff8fff
 800b4e8:	fffffcff 	.word	0xfffffcff
 800b4ec:	40012c00 	.word	0x40012c00
 800b4f0:	40014000 	.word	0x40014000
 800b4f4:	40014400 	.word	0x40014400
 800b4f8:	40014800 	.word	0x40014800
 800b4fc:	fffffbff 	.word	0xfffffbff
 800b500:	fffff7ff 	.word	0xfffff7ff

0800b504 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800b504:	b580      	push	{r7, lr}
 800b506:	b086      	sub	sp, #24
 800b508:	af00      	add	r7, sp, #0
 800b50a:	6078      	str	r0, [r7, #4]
 800b50c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800b50e:	687b      	ldr	r3, [r7, #4]
 800b510:	6a1b      	ldr	r3, [r3, #32]
 800b512:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800b514:	687b      	ldr	r3, [r7, #4]
 800b516:	6a1b      	ldr	r3, [r3, #32]
 800b518:	4a33      	ldr	r2, [pc, #204]	@ (800b5e8 <TIM_OC3_SetConfig+0xe4>)
 800b51a:	401a      	ands	r2, r3
 800b51c:	687b      	ldr	r3, [r7, #4]
 800b51e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800b520:	687b      	ldr	r3, [r7, #4]
 800b522:	685b      	ldr	r3, [r3, #4]
 800b524:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800b526:	687b      	ldr	r3, [r7, #4]
 800b528:	69db      	ldr	r3, [r3, #28]
 800b52a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800b52c:	68fb      	ldr	r3, [r7, #12]
 800b52e:	4a2f      	ldr	r2, [pc, #188]	@ (800b5ec <TIM_OC3_SetConfig+0xe8>)
 800b530:	4013      	ands	r3, r2
 800b532:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800b534:	68fb      	ldr	r3, [r7, #12]
 800b536:	2203      	movs	r2, #3
 800b538:	4393      	bics	r3, r2
 800b53a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800b53c:	683b      	ldr	r3, [r7, #0]
 800b53e:	681b      	ldr	r3, [r3, #0]
 800b540:	68fa      	ldr	r2, [r7, #12]
 800b542:	4313      	orrs	r3, r2
 800b544:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800b546:	697b      	ldr	r3, [r7, #20]
 800b548:	4a29      	ldr	r2, [pc, #164]	@ (800b5f0 <TIM_OC3_SetConfig+0xec>)
 800b54a:	4013      	ands	r3, r2
 800b54c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800b54e:	683b      	ldr	r3, [r7, #0]
 800b550:	689b      	ldr	r3, [r3, #8]
 800b552:	021b      	lsls	r3, r3, #8
 800b554:	697a      	ldr	r2, [r7, #20]
 800b556:	4313      	orrs	r3, r2
 800b558:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800b55a:	687b      	ldr	r3, [r7, #4]
 800b55c:	4a25      	ldr	r2, [pc, #148]	@ (800b5f4 <TIM_OC3_SetConfig+0xf0>)
 800b55e:	4293      	cmp	r3, r2
 800b560:	d10d      	bne.n	800b57e <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800b562:	697b      	ldr	r3, [r7, #20]
 800b564:	4a24      	ldr	r2, [pc, #144]	@ (800b5f8 <TIM_OC3_SetConfig+0xf4>)
 800b566:	4013      	ands	r3, r2
 800b568:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800b56a:	683b      	ldr	r3, [r7, #0]
 800b56c:	68db      	ldr	r3, [r3, #12]
 800b56e:	021b      	lsls	r3, r3, #8
 800b570:	697a      	ldr	r2, [r7, #20]
 800b572:	4313      	orrs	r3, r2
 800b574:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800b576:	697b      	ldr	r3, [r7, #20]
 800b578:	4a20      	ldr	r2, [pc, #128]	@ (800b5fc <TIM_OC3_SetConfig+0xf8>)
 800b57a:	4013      	ands	r3, r2
 800b57c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800b57e:	687b      	ldr	r3, [r7, #4]
 800b580:	4a1c      	ldr	r2, [pc, #112]	@ (800b5f4 <TIM_OC3_SetConfig+0xf0>)
 800b582:	4293      	cmp	r3, r2
 800b584:	d00b      	beq.n	800b59e <TIM_OC3_SetConfig+0x9a>
 800b586:	687b      	ldr	r3, [r7, #4]
 800b588:	4a1d      	ldr	r2, [pc, #116]	@ (800b600 <TIM_OC3_SetConfig+0xfc>)
 800b58a:	4293      	cmp	r3, r2
 800b58c:	d007      	beq.n	800b59e <TIM_OC3_SetConfig+0x9a>
 800b58e:	687b      	ldr	r3, [r7, #4]
 800b590:	4a1c      	ldr	r2, [pc, #112]	@ (800b604 <TIM_OC3_SetConfig+0x100>)
 800b592:	4293      	cmp	r3, r2
 800b594:	d003      	beq.n	800b59e <TIM_OC3_SetConfig+0x9a>
 800b596:	687b      	ldr	r3, [r7, #4]
 800b598:	4a1b      	ldr	r2, [pc, #108]	@ (800b608 <TIM_OC3_SetConfig+0x104>)
 800b59a:	4293      	cmp	r3, r2
 800b59c:	d113      	bne.n	800b5c6 <TIM_OC3_SetConfig+0xc2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800b59e:	693b      	ldr	r3, [r7, #16]
 800b5a0:	4a1a      	ldr	r2, [pc, #104]	@ (800b60c <TIM_OC3_SetConfig+0x108>)
 800b5a2:	4013      	ands	r3, r2
 800b5a4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800b5a6:	693b      	ldr	r3, [r7, #16]
 800b5a8:	4a19      	ldr	r2, [pc, #100]	@ (800b610 <TIM_OC3_SetConfig+0x10c>)
 800b5aa:	4013      	ands	r3, r2
 800b5ac:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800b5ae:	683b      	ldr	r3, [r7, #0]
 800b5b0:	695b      	ldr	r3, [r3, #20]
 800b5b2:	011b      	lsls	r3, r3, #4
 800b5b4:	693a      	ldr	r2, [r7, #16]
 800b5b6:	4313      	orrs	r3, r2
 800b5b8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800b5ba:	683b      	ldr	r3, [r7, #0]
 800b5bc:	699b      	ldr	r3, [r3, #24]
 800b5be:	011b      	lsls	r3, r3, #4
 800b5c0:	693a      	ldr	r2, [r7, #16]
 800b5c2:	4313      	orrs	r3, r2
 800b5c4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800b5c6:	687b      	ldr	r3, [r7, #4]
 800b5c8:	693a      	ldr	r2, [r7, #16]
 800b5ca:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800b5cc:	687b      	ldr	r3, [r7, #4]
 800b5ce:	68fa      	ldr	r2, [r7, #12]
 800b5d0:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800b5d2:	683b      	ldr	r3, [r7, #0]
 800b5d4:	685a      	ldr	r2, [r3, #4]
 800b5d6:	687b      	ldr	r3, [r7, #4]
 800b5d8:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800b5da:	687b      	ldr	r3, [r7, #4]
 800b5dc:	697a      	ldr	r2, [r7, #20]
 800b5de:	621a      	str	r2, [r3, #32]
}
 800b5e0:	46c0      	nop			@ (mov r8, r8)
 800b5e2:	46bd      	mov	sp, r7
 800b5e4:	b006      	add	sp, #24
 800b5e6:	bd80      	pop	{r7, pc}
 800b5e8:	fffffeff 	.word	0xfffffeff
 800b5ec:	fffeff8f 	.word	0xfffeff8f
 800b5f0:	fffffdff 	.word	0xfffffdff
 800b5f4:	40012c00 	.word	0x40012c00
 800b5f8:	fffff7ff 	.word	0xfffff7ff
 800b5fc:	fffffbff 	.word	0xfffffbff
 800b600:	40014000 	.word	0x40014000
 800b604:	40014400 	.word	0x40014400
 800b608:	40014800 	.word	0x40014800
 800b60c:	ffffefff 	.word	0xffffefff
 800b610:	ffffdfff 	.word	0xffffdfff

0800b614 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800b614:	b580      	push	{r7, lr}
 800b616:	b086      	sub	sp, #24
 800b618:	af00      	add	r7, sp, #0
 800b61a:	6078      	str	r0, [r7, #4]
 800b61c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800b61e:	687b      	ldr	r3, [r7, #4]
 800b620:	6a1b      	ldr	r3, [r3, #32]
 800b622:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800b624:	687b      	ldr	r3, [r7, #4]
 800b626:	6a1b      	ldr	r3, [r3, #32]
 800b628:	4a26      	ldr	r2, [pc, #152]	@ (800b6c4 <TIM_OC4_SetConfig+0xb0>)
 800b62a:	401a      	ands	r2, r3
 800b62c:	687b      	ldr	r3, [r7, #4]
 800b62e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800b630:	687b      	ldr	r3, [r7, #4]
 800b632:	685b      	ldr	r3, [r3, #4]
 800b634:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800b636:	687b      	ldr	r3, [r7, #4]
 800b638:	69db      	ldr	r3, [r3, #28]
 800b63a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800b63c:	68fb      	ldr	r3, [r7, #12]
 800b63e:	4a22      	ldr	r2, [pc, #136]	@ (800b6c8 <TIM_OC4_SetConfig+0xb4>)
 800b640:	4013      	ands	r3, r2
 800b642:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800b644:	68fb      	ldr	r3, [r7, #12]
 800b646:	4a21      	ldr	r2, [pc, #132]	@ (800b6cc <TIM_OC4_SetConfig+0xb8>)
 800b648:	4013      	ands	r3, r2
 800b64a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800b64c:	683b      	ldr	r3, [r7, #0]
 800b64e:	681b      	ldr	r3, [r3, #0]
 800b650:	021b      	lsls	r3, r3, #8
 800b652:	68fa      	ldr	r2, [r7, #12]
 800b654:	4313      	orrs	r3, r2
 800b656:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800b658:	693b      	ldr	r3, [r7, #16]
 800b65a:	4a1d      	ldr	r2, [pc, #116]	@ (800b6d0 <TIM_OC4_SetConfig+0xbc>)
 800b65c:	4013      	ands	r3, r2
 800b65e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800b660:	683b      	ldr	r3, [r7, #0]
 800b662:	689b      	ldr	r3, [r3, #8]
 800b664:	031b      	lsls	r3, r3, #12
 800b666:	693a      	ldr	r2, [r7, #16]
 800b668:	4313      	orrs	r3, r2
 800b66a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800b66c:	687b      	ldr	r3, [r7, #4]
 800b66e:	4a19      	ldr	r2, [pc, #100]	@ (800b6d4 <TIM_OC4_SetConfig+0xc0>)
 800b670:	4293      	cmp	r3, r2
 800b672:	d00b      	beq.n	800b68c <TIM_OC4_SetConfig+0x78>
 800b674:	687b      	ldr	r3, [r7, #4]
 800b676:	4a18      	ldr	r2, [pc, #96]	@ (800b6d8 <TIM_OC4_SetConfig+0xc4>)
 800b678:	4293      	cmp	r3, r2
 800b67a:	d007      	beq.n	800b68c <TIM_OC4_SetConfig+0x78>
 800b67c:	687b      	ldr	r3, [r7, #4]
 800b67e:	4a17      	ldr	r2, [pc, #92]	@ (800b6dc <TIM_OC4_SetConfig+0xc8>)
 800b680:	4293      	cmp	r3, r2
 800b682:	d003      	beq.n	800b68c <TIM_OC4_SetConfig+0x78>
 800b684:	687b      	ldr	r3, [r7, #4]
 800b686:	4a16      	ldr	r2, [pc, #88]	@ (800b6e0 <TIM_OC4_SetConfig+0xcc>)
 800b688:	4293      	cmp	r3, r2
 800b68a:	d109      	bne.n	800b6a0 <TIM_OC4_SetConfig+0x8c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800b68c:	697b      	ldr	r3, [r7, #20]
 800b68e:	4a15      	ldr	r2, [pc, #84]	@ (800b6e4 <TIM_OC4_SetConfig+0xd0>)
 800b690:	4013      	ands	r3, r2
 800b692:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800b694:	683b      	ldr	r3, [r7, #0]
 800b696:	695b      	ldr	r3, [r3, #20]
 800b698:	019b      	lsls	r3, r3, #6
 800b69a:	697a      	ldr	r2, [r7, #20]
 800b69c:	4313      	orrs	r3, r2
 800b69e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800b6a0:	687b      	ldr	r3, [r7, #4]
 800b6a2:	697a      	ldr	r2, [r7, #20]
 800b6a4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800b6a6:	687b      	ldr	r3, [r7, #4]
 800b6a8:	68fa      	ldr	r2, [r7, #12]
 800b6aa:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800b6ac:	683b      	ldr	r3, [r7, #0]
 800b6ae:	685a      	ldr	r2, [r3, #4]
 800b6b0:	687b      	ldr	r3, [r7, #4]
 800b6b2:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800b6b4:	687b      	ldr	r3, [r7, #4]
 800b6b6:	693a      	ldr	r2, [r7, #16]
 800b6b8:	621a      	str	r2, [r3, #32]
}
 800b6ba:	46c0      	nop			@ (mov r8, r8)
 800b6bc:	46bd      	mov	sp, r7
 800b6be:	b006      	add	sp, #24
 800b6c0:	bd80      	pop	{r7, pc}
 800b6c2:	46c0      	nop			@ (mov r8, r8)
 800b6c4:	ffffefff 	.word	0xffffefff
 800b6c8:	feff8fff 	.word	0xfeff8fff
 800b6cc:	fffffcff 	.word	0xfffffcff
 800b6d0:	ffffdfff 	.word	0xffffdfff
 800b6d4:	40012c00 	.word	0x40012c00
 800b6d8:	40014000 	.word	0x40014000
 800b6dc:	40014400 	.word	0x40014400
 800b6e0:	40014800 	.word	0x40014800
 800b6e4:	ffffbfff 	.word	0xffffbfff

0800b6e8 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800b6e8:	b580      	push	{r7, lr}
 800b6ea:	b086      	sub	sp, #24
 800b6ec:	af00      	add	r7, sp, #0
 800b6ee:	6078      	str	r0, [r7, #4]
 800b6f0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800b6f2:	687b      	ldr	r3, [r7, #4]
 800b6f4:	6a1b      	ldr	r3, [r3, #32]
 800b6f6:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800b6f8:	687b      	ldr	r3, [r7, #4]
 800b6fa:	6a1b      	ldr	r3, [r3, #32]
 800b6fc:	4a23      	ldr	r2, [pc, #140]	@ (800b78c <TIM_OC5_SetConfig+0xa4>)
 800b6fe:	401a      	ands	r2, r3
 800b700:	687b      	ldr	r3, [r7, #4]
 800b702:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800b704:	687b      	ldr	r3, [r7, #4]
 800b706:	685b      	ldr	r3, [r3, #4]
 800b708:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800b70a:	687b      	ldr	r3, [r7, #4]
 800b70c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b70e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800b710:	68fb      	ldr	r3, [r7, #12]
 800b712:	4a1f      	ldr	r2, [pc, #124]	@ (800b790 <TIM_OC5_SetConfig+0xa8>)
 800b714:	4013      	ands	r3, r2
 800b716:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800b718:	683b      	ldr	r3, [r7, #0]
 800b71a:	681b      	ldr	r3, [r3, #0]
 800b71c:	68fa      	ldr	r2, [r7, #12]
 800b71e:	4313      	orrs	r3, r2
 800b720:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800b722:	693b      	ldr	r3, [r7, #16]
 800b724:	4a1b      	ldr	r2, [pc, #108]	@ (800b794 <TIM_OC5_SetConfig+0xac>)
 800b726:	4013      	ands	r3, r2
 800b728:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800b72a:	683b      	ldr	r3, [r7, #0]
 800b72c:	689b      	ldr	r3, [r3, #8]
 800b72e:	041b      	lsls	r3, r3, #16
 800b730:	693a      	ldr	r2, [r7, #16]
 800b732:	4313      	orrs	r3, r2
 800b734:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800b736:	687b      	ldr	r3, [r7, #4]
 800b738:	4a17      	ldr	r2, [pc, #92]	@ (800b798 <TIM_OC5_SetConfig+0xb0>)
 800b73a:	4293      	cmp	r3, r2
 800b73c:	d00b      	beq.n	800b756 <TIM_OC5_SetConfig+0x6e>
 800b73e:	687b      	ldr	r3, [r7, #4]
 800b740:	4a16      	ldr	r2, [pc, #88]	@ (800b79c <TIM_OC5_SetConfig+0xb4>)
 800b742:	4293      	cmp	r3, r2
 800b744:	d007      	beq.n	800b756 <TIM_OC5_SetConfig+0x6e>
 800b746:	687b      	ldr	r3, [r7, #4]
 800b748:	4a15      	ldr	r2, [pc, #84]	@ (800b7a0 <TIM_OC5_SetConfig+0xb8>)
 800b74a:	4293      	cmp	r3, r2
 800b74c:	d003      	beq.n	800b756 <TIM_OC5_SetConfig+0x6e>
 800b74e:	687b      	ldr	r3, [r7, #4]
 800b750:	4a14      	ldr	r2, [pc, #80]	@ (800b7a4 <TIM_OC5_SetConfig+0xbc>)
 800b752:	4293      	cmp	r3, r2
 800b754:	d109      	bne.n	800b76a <TIM_OC5_SetConfig+0x82>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800b756:	697b      	ldr	r3, [r7, #20]
 800b758:	4a0c      	ldr	r2, [pc, #48]	@ (800b78c <TIM_OC5_SetConfig+0xa4>)
 800b75a:	4013      	ands	r3, r2
 800b75c:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800b75e:	683b      	ldr	r3, [r7, #0]
 800b760:	695b      	ldr	r3, [r3, #20]
 800b762:	021b      	lsls	r3, r3, #8
 800b764:	697a      	ldr	r2, [r7, #20]
 800b766:	4313      	orrs	r3, r2
 800b768:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800b76a:	687b      	ldr	r3, [r7, #4]
 800b76c:	697a      	ldr	r2, [r7, #20]
 800b76e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800b770:	687b      	ldr	r3, [r7, #4]
 800b772:	68fa      	ldr	r2, [r7, #12]
 800b774:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800b776:	683b      	ldr	r3, [r7, #0]
 800b778:	685a      	ldr	r2, [r3, #4]
 800b77a:	687b      	ldr	r3, [r7, #4]
 800b77c:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800b77e:	687b      	ldr	r3, [r7, #4]
 800b780:	693a      	ldr	r2, [r7, #16]
 800b782:	621a      	str	r2, [r3, #32]
}
 800b784:	46c0      	nop			@ (mov r8, r8)
 800b786:	46bd      	mov	sp, r7
 800b788:	b006      	add	sp, #24
 800b78a:	bd80      	pop	{r7, pc}
 800b78c:	fffeffff 	.word	0xfffeffff
 800b790:	fffeff8f 	.word	0xfffeff8f
 800b794:	fffdffff 	.word	0xfffdffff
 800b798:	40012c00 	.word	0x40012c00
 800b79c:	40014000 	.word	0x40014000
 800b7a0:	40014400 	.word	0x40014400
 800b7a4:	40014800 	.word	0x40014800

0800b7a8 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800b7a8:	b580      	push	{r7, lr}
 800b7aa:	b086      	sub	sp, #24
 800b7ac:	af00      	add	r7, sp, #0
 800b7ae:	6078      	str	r0, [r7, #4]
 800b7b0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800b7b2:	687b      	ldr	r3, [r7, #4]
 800b7b4:	6a1b      	ldr	r3, [r3, #32]
 800b7b6:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800b7b8:	687b      	ldr	r3, [r7, #4]
 800b7ba:	6a1b      	ldr	r3, [r3, #32]
 800b7bc:	4a24      	ldr	r2, [pc, #144]	@ (800b850 <TIM_OC6_SetConfig+0xa8>)
 800b7be:	401a      	ands	r2, r3
 800b7c0:	687b      	ldr	r3, [r7, #4]
 800b7c2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800b7c4:	687b      	ldr	r3, [r7, #4]
 800b7c6:	685b      	ldr	r3, [r3, #4]
 800b7c8:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800b7ca:	687b      	ldr	r3, [r7, #4]
 800b7cc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b7ce:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800b7d0:	68fb      	ldr	r3, [r7, #12]
 800b7d2:	4a20      	ldr	r2, [pc, #128]	@ (800b854 <TIM_OC6_SetConfig+0xac>)
 800b7d4:	4013      	ands	r3, r2
 800b7d6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800b7d8:	683b      	ldr	r3, [r7, #0]
 800b7da:	681b      	ldr	r3, [r3, #0]
 800b7dc:	021b      	lsls	r3, r3, #8
 800b7de:	68fa      	ldr	r2, [r7, #12]
 800b7e0:	4313      	orrs	r3, r2
 800b7e2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800b7e4:	693b      	ldr	r3, [r7, #16]
 800b7e6:	4a1c      	ldr	r2, [pc, #112]	@ (800b858 <TIM_OC6_SetConfig+0xb0>)
 800b7e8:	4013      	ands	r3, r2
 800b7ea:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800b7ec:	683b      	ldr	r3, [r7, #0]
 800b7ee:	689b      	ldr	r3, [r3, #8]
 800b7f0:	051b      	lsls	r3, r3, #20
 800b7f2:	693a      	ldr	r2, [r7, #16]
 800b7f4:	4313      	orrs	r3, r2
 800b7f6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800b7f8:	687b      	ldr	r3, [r7, #4]
 800b7fa:	4a18      	ldr	r2, [pc, #96]	@ (800b85c <TIM_OC6_SetConfig+0xb4>)
 800b7fc:	4293      	cmp	r3, r2
 800b7fe:	d00b      	beq.n	800b818 <TIM_OC6_SetConfig+0x70>
 800b800:	687b      	ldr	r3, [r7, #4]
 800b802:	4a17      	ldr	r2, [pc, #92]	@ (800b860 <TIM_OC6_SetConfig+0xb8>)
 800b804:	4293      	cmp	r3, r2
 800b806:	d007      	beq.n	800b818 <TIM_OC6_SetConfig+0x70>
 800b808:	687b      	ldr	r3, [r7, #4]
 800b80a:	4a16      	ldr	r2, [pc, #88]	@ (800b864 <TIM_OC6_SetConfig+0xbc>)
 800b80c:	4293      	cmp	r3, r2
 800b80e:	d003      	beq.n	800b818 <TIM_OC6_SetConfig+0x70>
 800b810:	687b      	ldr	r3, [r7, #4]
 800b812:	4a15      	ldr	r2, [pc, #84]	@ (800b868 <TIM_OC6_SetConfig+0xc0>)
 800b814:	4293      	cmp	r3, r2
 800b816:	d109      	bne.n	800b82c <TIM_OC6_SetConfig+0x84>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800b818:	697b      	ldr	r3, [r7, #20]
 800b81a:	4a14      	ldr	r2, [pc, #80]	@ (800b86c <TIM_OC6_SetConfig+0xc4>)
 800b81c:	4013      	ands	r3, r2
 800b81e:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800b820:	683b      	ldr	r3, [r7, #0]
 800b822:	695b      	ldr	r3, [r3, #20]
 800b824:	029b      	lsls	r3, r3, #10
 800b826:	697a      	ldr	r2, [r7, #20]
 800b828:	4313      	orrs	r3, r2
 800b82a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800b82c:	687b      	ldr	r3, [r7, #4]
 800b82e:	697a      	ldr	r2, [r7, #20]
 800b830:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800b832:	687b      	ldr	r3, [r7, #4]
 800b834:	68fa      	ldr	r2, [r7, #12]
 800b836:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800b838:	683b      	ldr	r3, [r7, #0]
 800b83a:	685a      	ldr	r2, [r3, #4]
 800b83c:	687b      	ldr	r3, [r7, #4]
 800b83e:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800b840:	687b      	ldr	r3, [r7, #4]
 800b842:	693a      	ldr	r2, [r7, #16]
 800b844:	621a      	str	r2, [r3, #32]
}
 800b846:	46c0      	nop			@ (mov r8, r8)
 800b848:	46bd      	mov	sp, r7
 800b84a:	b006      	add	sp, #24
 800b84c:	bd80      	pop	{r7, pc}
 800b84e:	46c0      	nop			@ (mov r8, r8)
 800b850:	ffefffff 	.word	0xffefffff
 800b854:	feff8fff 	.word	0xfeff8fff
 800b858:	ffdfffff 	.word	0xffdfffff
 800b85c:	40012c00 	.word	0x40012c00
 800b860:	40014000 	.word	0x40014000
 800b864:	40014400 	.word	0x40014400
 800b868:	40014800 	.word	0x40014800
 800b86c:	fffbffff 	.word	0xfffbffff

0800b870 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800b870:	b580      	push	{r7, lr}
 800b872:	b084      	sub	sp, #16
 800b874:	af00      	add	r7, sp, #0
 800b876:	6078      	str	r0, [r7, #4]
 800b878:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800b87a:	687b      	ldr	r3, [r7, #4]
 800b87c:	223c      	movs	r2, #60	@ 0x3c
 800b87e:	5c9b      	ldrb	r3, [r3, r2]
 800b880:	2b01      	cmp	r3, #1
 800b882:	d101      	bne.n	800b888 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800b884:	2302      	movs	r3, #2
 800b886:	e05a      	b.n	800b93e <HAL_TIMEx_MasterConfigSynchronization+0xce>
 800b888:	687b      	ldr	r3, [r7, #4]
 800b88a:	223c      	movs	r2, #60	@ 0x3c
 800b88c:	2101      	movs	r1, #1
 800b88e:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800b890:	687b      	ldr	r3, [r7, #4]
 800b892:	223d      	movs	r2, #61	@ 0x3d
 800b894:	2102      	movs	r1, #2
 800b896:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800b898:	687b      	ldr	r3, [r7, #4]
 800b89a:	681b      	ldr	r3, [r3, #0]
 800b89c:	685b      	ldr	r3, [r3, #4]
 800b89e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800b8a0:	687b      	ldr	r3, [r7, #4]
 800b8a2:	681b      	ldr	r3, [r3, #0]
 800b8a4:	689b      	ldr	r3, [r3, #8]
 800b8a6:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800b8a8:	687b      	ldr	r3, [r7, #4]
 800b8aa:	681b      	ldr	r3, [r3, #0]
 800b8ac:	4a26      	ldr	r2, [pc, #152]	@ (800b948 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 800b8ae:	4293      	cmp	r3, r2
 800b8b0:	d108      	bne.n	800b8c4 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800b8b2:	68fb      	ldr	r3, [r7, #12]
 800b8b4:	4a25      	ldr	r2, [pc, #148]	@ (800b94c <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 800b8b6:	4013      	ands	r3, r2
 800b8b8:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800b8ba:	683b      	ldr	r3, [r7, #0]
 800b8bc:	685b      	ldr	r3, [r3, #4]
 800b8be:	68fa      	ldr	r2, [r7, #12]
 800b8c0:	4313      	orrs	r3, r2
 800b8c2:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800b8c4:	68fb      	ldr	r3, [r7, #12]
 800b8c6:	2270      	movs	r2, #112	@ 0x70
 800b8c8:	4393      	bics	r3, r2
 800b8ca:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800b8cc:	683b      	ldr	r3, [r7, #0]
 800b8ce:	681b      	ldr	r3, [r3, #0]
 800b8d0:	68fa      	ldr	r2, [r7, #12]
 800b8d2:	4313      	orrs	r3, r2
 800b8d4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800b8d6:	687b      	ldr	r3, [r7, #4]
 800b8d8:	681b      	ldr	r3, [r3, #0]
 800b8da:	68fa      	ldr	r2, [r7, #12]
 800b8dc:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800b8de:	687b      	ldr	r3, [r7, #4]
 800b8e0:	681b      	ldr	r3, [r3, #0]
 800b8e2:	4a19      	ldr	r2, [pc, #100]	@ (800b948 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 800b8e4:	4293      	cmp	r3, r2
 800b8e6:	d014      	beq.n	800b912 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800b8e8:	687b      	ldr	r3, [r7, #4]
 800b8ea:	681a      	ldr	r2, [r3, #0]
 800b8ec:	2380      	movs	r3, #128	@ 0x80
 800b8ee:	05db      	lsls	r3, r3, #23
 800b8f0:	429a      	cmp	r2, r3
 800b8f2:	d00e      	beq.n	800b912 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800b8f4:	687b      	ldr	r3, [r7, #4]
 800b8f6:	681b      	ldr	r3, [r3, #0]
 800b8f8:	4a15      	ldr	r2, [pc, #84]	@ (800b950 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 800b8fa:	4293      	cmp	r3, r2
 800b8fc:	d009      	beq.n	800b912 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800b8fe:	687b      	ldr	r3, [r7, #4]
 800b900:	681b      	ldr	r3, [r3, #0]
 800b902:	4a14      	ldr	r2, [pc, #80]	@ (800b954 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800b904:	4293      	cmp	r3, r2
 800b906:	d004      	beq.n	800b912 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800b908:	687b      	ldr	r3, [r7, #4]
 800b90a:	681b      	ldr	r3, [r3, #0]
 800b90c:	4a12      	ldr	r2, [pc, #72]	@ (800b958 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 800b90e:	4293      	cmp	r3, r2
 800b910:	d10c      	bne.n	800b92c <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800b912:	68bb      	ldr	r3, [r7, #8]
 800b914:	2280      	movs	r2, #128	@ 0x80
 800b916:	4393      	bics	r3, r2
 800b918:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800b91a:	683b      	ldr	r3, [r7, #0]
 800b91c:	689b      	ldr	r3, [r3, #8]
 800b91e:	68ba      	ldr	r2, [r7, #8]
 800b920:	4313      	orrs	r3, r2
 800b922:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800b924:	687b      	ldr	r3, [r7, #4]
 800b926:	681b      	ldr	r3, [r3, #0]
 800b928:	68ba      	ldr	r2, [r7, #8]
 800b92a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800b92c:	687b      	ldr	r3, [r7, #4]
 800b92e:	223d      	movs	r2, #61	@ 0x3d
 800b930:	2101      	movs	r1, #1
 800b932:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 800b934:	687b      	ldr	r3, [r7, #4]
 800b936:	223c      	movs	r2, #60	@ 0x3c
 800b938:	2100      	movs	r1, #0
 800b93a:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800b93c:	2300      	movs	r3, #0
}
 800b93e:	0018      	movs	r0, r3
 800b940:	46bd      	mov	sp, r7
 800b942:	b004      	add	sp, #16
 800b944:	bd80      	pop	{r7, pc}
 800b946:	46c0      	nop			@ (mov r8, r8)
 800b948:	40012c00 	.word	0x40012c00
 800b94c:	ff0fffff 	.word	0xff0fffff
 800b950:	40000400 	.word	0x40000400
 800b954:	40000800 	.word	0x40000800
 800b958:	40014000 	.word	0x40014000

0800b95c <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800b95c:	b580      	push	{r7, lr}
 800b95e:	b082      	sub	sp, #8
 800b960:	af00      	add	r7, sp, #0
 800b962:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800b964:	46c0      	nop			@ (mov r8, r8)
 800b966:	46bd      	mov	sp, r7
 800b968:	b002      	add	sp, #8
 800b96a:	bd80      	pop	{r7, pc}

0800b96c <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800b96c:	b580      	push	{r7, lr}
 800b96e:	b082      	sub	sp, #8
 800b970:	af00      	add	r7, sp, #0
 800b972:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800b974:	46c0      	nop			@ (mov r8, r8)
 800b976:	46bd      	mov	sp, r7
 800b978:	b002      	add	sp, #8
 800b97a:	bd80      	pop	{r7, pc}

0800b97c <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800b97c:	b580      	push	{r7, lr}
 800b97e:	b082      	sub	sp, #8
 800b980:	af00      	add	r7, sp, #0
 800b982:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800b984:	46c0      	nop			@ (mov r8, r8)
 800b986:	46bd      	mov	sp, r7
 800b988:	b002      	add	sp, #8
 800b98a:	bd80      	pop	{r7, pc}

0800b98c <LL_DMA_ConfigTransfer>:
{
 800b98c:	b580      	push	{r7, lr}
 800b98e:	b086      	sub	sp, #24
 800b990:	af00      	add	r7, sp, #0
 800b992:	60f8      	str	r0, [r7, #12]
 800b994:	60b9      	str	r1, [r7, #8]
 800b996:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 800b998:	68fb      	ldr	r3, [r7, #12]
 800b99a:	617b      	str	r3, [r7, #20]
  MODIFY_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR,
 800b99c:	4a0c      	ldr	r2, [pc, #48]	@ (800b9d0 <LL_DMA_ConfigTransfer+0x44>)
 800b99e:	68bb      	ldr	r3, [r7, #8]
 800b9a0:	18d3      	adds	r3, r2, r3
 800b9a2:	781b      	ldrb	r3, [r3, #0]
 800b9a4:	001a      	movs	r2, r3
 800b9a6:	697b      	ldr	r3, [r7, #20]
 800b9a8:	18d3      	adds	r3, r2, r3
 800b9aa:	681b      	ldr	r3, [r3, #0]
 800b9ac:	4a09      	ldr	r2, [pc, #36]	@ (800b9d4 <LL_DMA_ConfigTransfer+0x48>)
 800b9ae:	4013      	ands	r3, r2
 800b9b0:	0019      	movs	r1, r3
 800b9b2:	4a07      	ldr	r2, [pc, #28]	@ (800b9d0 <LL_DMA_ConfigTransfer+0x44>)
 800b9b4:	68bb      	ldr	r3, [r7, #8]
 800b9b6:	18d3      	adds	r3, r2, r3
 800b9b8:	781b      	ldrb	r3, [r3, #0]
 800b9ba:	001a      	movs	r2, r3
 800b9bc:	697b      	ldr	r3, [r7, #20]
 800b9be:	18d3      	adds	r3, r2, r3
 800b9c0:	687a      	ldr	r2, [r7, #4]
 800b9c2:	430a      	orrs	r2, r1
 800b9c4:	601a      	str	r2, [r3, #0]
}
 800b9c6:	46c0      	nop			@ (mov r8, r8)
 800b9c8:	46bd      	mov	sp, r7
 800b9ca:	b006      	add	sp, #24
 800b9cc:	bd80      	pop	{r7, pc}
 800b9ce:	46c0      	nop			@ (mov r8, r8)
 800b9d0:	080169d0 	.word	0x080169d0
 800b9d4:	ffff800f 	.word	0xffff800f

0800b9d8 <LL_DMA_SetDataLength>:
{
 800b9d8:	b580      	push	{r7, lr}
 800b9da:	b086      	sub	sp, #24
 800b9dc:	af00      	add	r7, sp, #0
 800b9de:	60f8      	str	r0, [r7, #12]
 800b9e0:	60b9      	str	r1, [r7, #8]
 800b9e2:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 800b9e4:	68fb      	ldr	r3, [r7, #12]
 800b9e6:	617b      	str	r3, [r7, #20]
  MODIFY_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CNDTR,
 800b9e8:	4a0b      	ldr	r2, [pc, #44]	@ (800ba18 <LL_DMA_SetDataLength+0x40>)
 800b9ea:	68bb      	ldr	r3, [r7, #8]
 800b9ec:	18d3      	adds	r3, r2, r3
 800b9ee:	781b      	ldrb	r3, [r3, #0]
 800b9f0:	001a      	movs	r2, r3
 800b9f2:	697b      	ldr	r3, [r7, #20]
 800b9f4:	18d3      	adds	r3, r2, r3
 800b9f6:	685b      	ldr	r3, [r3, #4]
 800b9f8:	0c1b      	lsrs	r3, r3, #16
 800b9fa:	0419      	lsls	r1, r3, #16
 800b9fc:	4a06      	ldr	r2, [pc, #24]	@ (800ba18 <LL_DMA_SetDataLength+0x40>)
 800b9fe:	68bb      	ldr	r3, [r7, #8]
 800ba00:	18d3      	adds	r3, r2, r3
 800ba02:	781b      	ldrb	r3, [r3, #0]
 800ba04:	001a      	movs	r2, r3
 800ba06:	697b      	ldr	r3, [r7, #20]
 800ba08:	18d3      	adds	r3, r2, r3
 800ba0a:	687a      	ldr	r2, [r7, #4]
 800ba0c:	430a      	orrs	r2, r1
 800ba0e:	605a      	str	r2, [r3, #4]
}
 800ba10:	46c0      	nop			@ (mov r8, r8)
 800ba12:	46bd      	mov	sp, r7
 800ba14:	b006      	add	sp, #24
 800ba16:	bd80      	pop	{r7, pc}
 800ba18:	080169d0 	.word	0x080169d0

0800ba1c <LL_DMA_SetMemoryAddress>:
{
 800ba1c:	b580      	push	{r7, lr}
 800ba1e:	b086      	sub	sp, #24
 800ba20:	af00      	add	r7, sp, #0
 800ba22:	60f8      	str	r0, [r7, #12]
 800ba24:	60b9      	str	r1, [r7, #8]
 800ba26:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 800ba28:	68fb      	ldr	r3, [r7, #12]
 800ba2a:	617b      	str	r3, [r7, #20]
  WRITE_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CMAR, MemoryAddress);
 800ba2c:	4a06      	ldr	r2, [pc, #24]	@ (800ba48 <LL_DMA_SetMemoryAddress+0x2c>)
 800ba2e:	68bb      	ldr	r3, [r7, #8]
 800ba30:	18d3      	adds	r3, r2, r3
 800ba32:	781b      	ldrb	r3, [r3, #0]
 800ba34:	001a      	movs	r2, r3
 800ba36:	697b      	ldr	r3, [r7, #20]
 800ba38:	18d3      	adds	r3, r2, r3
 800ba3a:	687a      	ldr	r2, [r7, #4]
 800ba3c:	60da      	str	r2, [r3, #12]
}
 800ba3e:	46c0      	nop			@ (mov r8, r8)
 800ba40:	46bd      	mov	sp, r7
 800ba42:	b006      	add	sp, #24
 800ba44:	bd80      	pop	{r7, pc}
 800ba46:	46c0      	nop			@ (mov r8, r8)
 800ba48:	080169d0 	.word	0x080169d0

0800ba4c <LL_DMA_SetPeriphAddress>:
{
 800ba4c:	b580      	push	{r7, lr}
 800ba4e:	b086      	sub	sp, #24
 800ba50:	af00      	add	r7, sp, #0
 800ba52:	60f8      	str	r0, [r7, #12]
 800ba54:	60b9      	str	r1, [r7, #8]
 800ba56:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 800ba58:	68fb      	ldr	r3, [r7, #12]
 800ba5a:	617b      	str	r3, [r7, #20]
  WRITE_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CPAR, PeriphAddress);
 800ba5c:	4a06      	ldr	r2, [pc, #24]	@ (800ba78 <LL_DMA_SetPeriphAddress+0x2c>)
 800ba5e:	68bb      	ldr	r3, [r7, #8]
 800ba60:	18d3      	adds	r3, r2, r3
 800ba62:	781b      	ldrb	r3, [r3, #0]
 800ba64:	001a      	movs	r2, r3
 800ba66:	697b      	ldr	r3, [r7, #20]
 800ba68:	18d3      	adds	r3, r2, r3
 800ba6a:	687a      	ldr	r2, [r7, #4]
 800ba6c:	609a      	str	r2, [r3, #8]
}
 800ba6e:	46c0      	nop			@ (mov r8, r8)
 800ba70:	46bd      	mov	sp, r7
 800ba72:	b006      	add	sp, #24
 800ba74:	bd80      	pop	{r7, pc}
 800ba76:	46c0      	nop			@ (mov r8, r8)
 800ba78:	080169d0 	.word	0x080169d0

0800ba7c <LL_DMA_SetPeriphRequest>:
{
 800ba7c:	b580      	push	{r7, lr}
 800ba7e:	b086      	sub	sp, #24
 800ba80:	af00      	add	r7, sp, #0
 800ba82:	60f8      	str	r0, [r7, #12]
 800ba84:	60b9      	str	r1, [r7, #8]
 800ba86:	607a      	str	r2, [r7, #4]
  uint32_t dmamux_ccr_offset = ((((uint32_t)DMAx ^ (uint32_t)DMA1) >> 10U) * 7U);
 800ba88:	68fb      	ldr	r3, [r7, #12]
 800ba8a:	0a9b      	lsrs	r3, r3, #10
 800ba8c:	4a0f      	ldr	r2, [pc, #60]	@ (800bacc <LL_DMA_SetPeriphRequest+0x50>)
 800ba8e:	405a      	eors	r2, r3
 800ba90:	0013      	movs	r3, r2
 800ba92:	00db      	lsls	r3, r3, #3
 800ba94:	1a9b      	subs	r3, r3, r2
 800ba96:	617b      	str	r3, [r7, #20]
  MODIFY_REG((DMAMUX1_Channel0 + Channel + dmamux_ccr_offset)->CCR, DMAMUX_CxCR_DMAREQ_ID, Request);
 800ba98:	68ba      	ldr	r2, [r7, #8]
 800ba9a:	697b      	ldr	r3, [r7, #20]
 800ba9c:	18d3      	adds	r3, r2, r3
 800ba9e:	009b      	lsls	r3, r3, #2
 800baa0:	4a0b      	ldr	r2, [pc, #44]	@ (800bad0 <LL_DMA_SetPeriphRequest+0x54>)
 800baa2:	4694      	mov	ip, r2
 800baa4:	4463      	add	r3, ip
 800baa6:	681b      	ldr	r3, [r3, #0]
 800baa8:	227f      	movs	r2, #127	@ 0x7f
 800baaa:	4393      	bics	r3, r2
 800baac:	0019      	movs	r1, r3
 800baae:	68ba      	ldr	r2, [r7, #8]
 800bab0:	697b      	ldr	r3, [r7, #20]
 800bab2:	18d3      	adds	r3, r2, r3
 800bab4:	009b      	lsls	r3, r3, #2
 800bab6:	4a06      	ldr	r2, [pc, #24]	@ (800bad0 <LL_DMA_SetPeriphRequest+0x54>)
 800bab8:	4694      	mov	ip, r2
 800baba:	4463      	add	r3, ip
 800babc:	687a      	ldr	r2, [r7, #4]
 800babe:	430a      	orrs	r2, r1
 800bac0:	601a      	str	r2, [r3, #0]
}
 800bac2:	46c0      	nop			@ (mov r8, r8)
 800bac4:	46bd      	mov	sp, r7
 800bac6:	b006      	add	sp, #24
 800bac8:	bd80      	pop	{r7, pc}
 800baca:	46c0      	nop			@ (mov r8, r8)
 800bacc:	00100080 	.word	0x00100080
 800bad0:	40020800 	.word	0x40020800

0800bad4 <LL_DMA_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: DMA registers are initialized
  *          - ERROR: Not applicable
  */
ErrorStatus LL_DMA_Init(DMA_TypeDef *DMAx, uint32_t Channel, LL_DMA_InitTypeDef *DMA_InitStruct)
{
 800bad4:	b580      	push	{r7, lr}
 800bad6:	b084      	sub	sp, #16
 800bad8:	af00      	add	r7, sp, #0
 800bada:	60f8      	str	r0, [r7, #12]
 800badc:	60b9      	str	r1, [r7, #8]
 800bade:	607a      	str	r2, [r7, #4]
   * - MemoryOrM2MDstIncMode:  DMA_CCR_MINC bit
   * - PeriphOrM2MSrcDataSize: DMA_CCR_PSIZE[1:0] bits
   * - MemoryOrM2MDstDataSize: DMA_CCR_MSIZE[1:0] bits
   * - Priority:               DMA_CCR_PL[1:0] bits
   */
  LL_DMA_ConfigTransfer(DMAx, Channel, DMA_InitStruct->Direction              | \
 800bae0:	687b      	ldr	r3, [r7, #4]
 800bae2:	689a      	ldr	r2, [r3, #8]
                        DMA_InitStruct->Mode                   | \
 800bae4:	687b      	ldr	r3, [r7, #4]
 800bae6:	68db      	ldr	r3, [r3, #12]
  LL_DMA_ConfigTransfer(DMAx, Channel, DMA_InitStruct->Direction              | \
 800bae8:	431a      	orrs	r2, r3
                        DMA_InitStruct->PeriphOrM2MSrcIncMode  | \
 800baea:	687b      	ldr	r3, [r7, #4]
 800baec:	691b      	ldr	r3, [r3, #16]
                        DMA_InitStruct->Mode                   | \
 800baee:	431a      	orrs	r2, r3
                        DMA_InitStruct->MemoryOrM2MDstIncMode  | \
 800baf0:	687b      	ldr	r3, [r7, #4]
 800baf2:	695b      	ldr	r3, [r3, #20]
                        DMA_InitStruct->PeriphOrM2MSrcIncMode  | \
 800baf4:	431a      	orrs	r2, r3
                        DMA_InitStruct->PeriphOrM2MSrcDataSize | \
 800baf6:	687b      	ldr	r3, [r7, #4]
 800baf8:	699b      	ldr	r3, [r3, #24]
                        DMA_InitStruct->MemoryOrM2MDstIncMode  | \
 800bafa:	431a      	orrs	r2, r3
                        DMA_InitStruct->MemoryOrM2MDstDataSize | \
 800bafc:	687b      	ldr	r3, [r7, #4]
 800bafe:	69db      	ldr	r3, [r3, #28]
                        DMA_InitStruct->PeriphOrM2MSrcDataSize | \
 800bb00:	431a      	orrs	r2, r3
                        DMA_InitStruct->Priority);
 800bb02:	687b      	ldr	r3, [r7, #4]
 800bb04:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
  LL_DMA_ConfigTransfer(DMAx, Channel, DMA_InitStruct->Direction              | \
 800bb06:	431a      	orrs	r2, r3
 800bb08:	68b9      	ldr	r1, [r7, #8]
 800bb0a:	68fb      	ldr	r3, [r7, #12]
 800bb0c:	0018      	movs	r0, r3
 800bb0e:	f7ff ff3d 	bl	800b98c <LL_DMA_ConfigTransfer>

  /*-------------------------- DMAx CMAR Configuration -------------------------
   * Configure the memory or destination base address with parameter :
   * - MemoryOrM2MDstAddress: DMA_CMAR_MA[31:0] bits
   */
  LL_DMA_SetMemoryAddress(DMAx, Channel, DMA_InitStruct->MemoryOrM2MDstAddress);
 800bb12:	687b      	ldr	r3, [r7, #4]
 800bb14:	685a      	ldr	r2, [r3, #4]
 800bb16:	68b9      	ldr	r1, [r7, #8]
 800bb18:	68fb      	ldr	r3, [r7, #12]
 800bb1a:	0018      	movs	r0, r3
 800bb1c:	f7ff ff7e 	bl	800ba1c <LL_DMA_SetMemoryAddress>

  /*-------------------------- DMAx CPAR Configuration -------------------------
   * Configure the peripheral or source base address with parameter :
   * - PeriphOrM2MSrcAddress: DMA_CPAR_PA[31:0] bits
   */
  LL_DMA_SetPeriphAddress(DMAx, Channel, DMA_InitStruct->PeriphOrM2MSrcAddress);
 800bb20:	687b      	ldr	r3, [r7, #4]
 800bb22:	681a      	ldr	r2, [r3, #0]
 800bb24:	68b9      	ldr	r1, [r7, #8]
 800bb26:	68fb      	ldr	r3, [r7, #12]
 800bb28:	0018      	movs	r0, r3
 800bb2a:	f7ff ff8f 	bl	800ba4c <LL_DMA_SetPeriphAddress>

  /*--------------------------- DMAx CNDTR Configuration -----------------------
   * Configure the peripheral base address with parameter :
   * - NbData: DMA_CNDTR_NDT[15:0] bits
   */
  LL_DMA_SetDataLength(DMAx, Channel, DMA_InitStruct->NbData);
 800bb2e:	687b      	ldr	r3, [r7, #4]
 800bb30:	6a1a      	ldr	r2, [r3, #32]
 800bb32:	68b9      	ldr	r1, [r7, #8]
 800bb34:	68fb      	ldr	r3, [r7, #12]
 800bb36:	0018      	movs	r0, r3
 800bb38:	f7ff ff4e 	bl	800b9d8 <LL_DMA_SetDataLength>

  /*--------------------------- DMAMUXx CCR Configuration ----------------------
   * Configure the DMA request for DMA Channels on DMAMUX Channel x with parameter :
   * - PeriphRequest: DMA_CxCR[7:0] bits
   */
  LL_DMA_SetPeriphRequest(DMAx, Channel, DMA_InitStruct->PeriphRequest);
 800bb3c:	687b      	ldr	r3, [r7, #4]
 800bb3e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800bb40:	68b9      	ldr	r1, [r7, #8]
 800bb42:	68fb      	ldr	r3, [r7, #12]
 800bb44:	0018      	movs	r0, r3
 800bb46:	f7ff ff99 	bl	800ba7c <LL_DMA_SetPeriphRequest>

  return SUCCESS;
 800bb4a:	2300      	movs	r3, #0
}
 800bb4c:	0018      	movs	r0, r3
 800bb4e:	46bd      	mov	sp, r7
 800bb50:	b004      	add	sp, #16
 800bb52:	bd80      	pop	{r7, pc}

0800bb54 <LL_DMA_StructInit>:
  * @brief  Set each @ref LL_DMA_InitTypeDef field to default value.
  * @param  DMA_InitStruct Pointer to a @ref LL_DMA_InitTypeDef structure.
  * @retval None
  */
void LL_DMA_StructInit(LL_DMA_InitTypeDef *DMA_InitStruct)
{
 800bb54:	b580      	push	{r7, lr}
 800bb56:	b082      	sub	sp, #8
 800bb58:	af00      	add	r7, sp, #0
 800bb5a:	6078      	str	r0, [r7, #4]
  /* Set DMA_InitStruct fields to default values */
  DMA_InitStruct->PeriphOrM2MSrcAddress  = 0x00000000U;
 800bb5c:	687b      	ldr	r3, [r7, #4]
 800bb5e:	2200      	movs	r2, #0
 800bb60:	601a      	str	r2, [r3, #0]
  DMA_InitStruct->MemoryOrM2MDstAddress  = 0x00000000U;
 800bb62:	687b      	ldr	r3, [r7, #4]
 800bb64:	2200      	movs	r2, #0
 800bb66:	605a      	str	r2, [r3, #4]
  DMA_InitStruct->Direction              = LL_DMA_DIRECTION_PERIPH_TO_MEMORY;
 800bb68:	687b      	ldr	r3, [r7, #4]
 800bb6a:	2200      	movs	r2, #0
 800bb6c:	609a      	str	r2, [r3, #8]
  DMA_InitStruct->Mode                   = LL_DMA_MODE_NORMAL;
 800bb6e:	687b      	ldr	r3, [r7, #4]
 800bb70:	2200      	movs	r2, #0
 800bb72:	60da      	str	r2, [r3, #12]
  DMA_InitStruct->PeriphOrM2MSrcIncMode  = LL_DMA_PERIPH_NOINCREMENT;
 800bb74:	687b      	ldr	r3, [r7, #4]
 800bb76:	2200      	movs	r2, #0
 800bb78:	611a      	str	r2, [r3, #16]
  DMA_InitStruct->MemoryOrM2MDstIncMode  = LL_DMA_MEMORY_NOINCREMENT;
 800bb7a:	687b      	ldr	r3, [r7, #4]
 800bb7c:	2200      	movs	r2, #0
 800bb7e:	615a      	str	r2, [r3, #20]
  DMA_InitStruct->PeriphOrM2MSrcDataSize = LL_DMA_PDATAALIGN_BYTE;
 800bb80:	687b      	ldr	r3, [r7, #4]
 800bb82:	2200      	movs	r2, #0
 800bb84:	619a      	str	r2, [r3, #24]
  DMA_InitStruct->MemoryOrM2MDstDataSize = LL_DMA_MDATAALIGN_BYTE;
 800bb86:	687b      	ldr	r3, [r7, #4]
 800bb88:	2200      	movs	r2, #0
 800bb8a:	61da      	str	r2, [r3, #28]
  DMA_InitStruct->NbData                 = 0x00000000U;
 800bb8c:	687b      	ldr	r3, [r7, #4]
 800bb8e:	2200      	movs	r2, #0
 800bb90:	621a      	str	r2, [r3, #32]
  DMA_InitStruct->PeriphRequest          = LL_DMAMUX_REQ_MEM2MEM;
 800bb92:	687b      	ldr	r3, [r7, #4]
 800bb94:	2200      	movs	r2, #0
 800bb96:	625a      	str	r2, [r3, #36]	@ 0x24
  DMA_InitStruct->Priority               = LL_DMA_PRIORITY_LOW;
 800bb98:	687b      	ldr	r3, [r7, #4]
 800bb9a:	2200      	movs	r2, #0
 800bb9c:	629a      	str	r2, [r3, #40]	@ 0x28
}
 800bb9e:	46c0      	nop			@ (mov r8, r8)
 800bba0:	46bd      	mov	sp, r7
 800bba2:	b002      	add	sp, #8
 800bba4:	bd80      	pop	{r7, pc}

0800bba6 <LL_GPIO_SetPinMode>:
  *         @arg @ref LL_GPIO_MODE_ALTERNATE
  *         @arg @ref LL_GPIO_MODE_ANALOG
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinMode(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Mode)
{
 800bba6:	b580      	push	{r7, lr}
 800bba8:	b084      	sub	sp, #16
 800bbaa:	af00      	add	r7, sp, #0
 800bbac:	60f8      	str	r0, [r7, #12]
 800bbae:	60b9      	str	r1, [r7, #8]
 800bbb0:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, ((Pin * Pin) * GPIO_MODER_MODE0), ((Pin * Pin) * Mode));
 800bbb2:	68fb      	ldr	r3, [r7, #12]
 800bbb4:	6819      	ldr	r1, [r3, #0]
 800bbb6:	68bb      	ldr	r3, [r7, #8]
 800bbb8:	435b      	muls	r3, r3
 800bbba:	001a      	movs	r2, r3
 800bbbc:	0013      	movs	r3, r2
 800bbbe:	005b      	lsls	r3, r3, #1
 800bbc0:	189b      	adds	r3, r3, r2
 800bbc2:	43db      	mvns	r3, r3
 800bbc4:	400b      	ands	r3, r1
 800bbc6:	001a      	movs	r2, r3
 800bbc8:	68bb      	ldr	r3, [r7, #8]
 800bbca:	435b      	muls	r3, r3
 800bbcc:	6879      	ldr	r1, [r7, #4]
 800bbce:	434b      	muls	r3, r1
 800bbd0:	431a      	orrs	r2, r3
 800bbd2:	68fb      	ldr	r3, [r7, #12]
 800bbd4:	601a      	str	r2, [r3, #0]
}
 800bbd6:	46c0      	nop			@ (mov r8, r8)
 800bbd8:	46bd      	mov	sp, r7
 800bbda:	b004      	add	sp, #16
 800bbdc:	bd80      	pop	{r7, pc}

0800bbde <LL_GPIO_SetPinOutputType>:
  *         @arg @ref LL_GPIO_OUTPUT_PUSHPULL
  *         @arg @ref LL_GPIO_OUTPUT_OPENDRAIN
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinOutputType(GPIO_TypeDef *GPIOx, uint32_t PinMask, uint32_t OutputType)
{
 800bbde:	b580      	push	{r7, lr}
 800bbe0:	b084      	sub	sp, #16
 800bbe2:	af00      	add	r7, sp, #0
 800bbe4:	60f8      	str	r0, [r7, #12]
 800bbe6:	60b9      	str	r1, [r7, #8]
 800bbe8:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 800bbea:	68fb      	ldr	r3, [r7, #12]
 800bbec:	685b      	ldr	r3, [r3, #4]
 800bbee:	68ba      	ldr	r2, [r7, #8]
 800bbf0:	43d2      	mvns	r2, r2
 800bbf2:	401a      	ands	r2, r3
 800bbf4:	68bb      	ldr	r3, [r7, #8]
 800bbf6:	6879      	ldr	r1, [r7, #4]
 800bbf8:	434b      	muls	r3, r1
 800bbfa:	431a      	orrs	r2, r3
 800bbfc:	68fb      	ldr	r3, [r7, #12]
 800bbfe:	605a      	str	r2, [r3, #4]
}
 800bc00:	46c0      	nop			@ (mov r8, r8)
 800bc02:	46bd      	mov	sp, r7
 800bc04:	b004      	add	sp, #16
 800bc06:	bd80      	pop	{r7, pc}

0800bc08 <LL_GPIO_SetPinSpeed>:
  *         @arg @ref LL_GPIO_SPEED_FREQ_HIGH
  *         @arg @ref LL_GPIO_SPEED_FREQ_VERY_HIGH
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinSpeed(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t  Speed)
{
 800bc08:	b580      	push	{r7, lr}
 800bc0a:	b084      	sub	sp, #16
 800bc0c:	af00      	add	r7, sp, #0
 800bc0e:	60f8      	str	r0, [r7, #12]
 800bc10:	60b9      	str	r1, [r7, #8]
 800bc12:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OSPEEDR, ((Pin * Pin) * GPIO_OSPEEDR_OSPEED0), ((Pin * Pin) * Speed));
 800bc14:	68fb      	ldr	r3, [r7, #12]
 800bc16:	6899      	ldr	r1, [r3, #8]
 800bc18:	68bb      	ldr	r3, [r7, #8]
 800bc1a:	435b      	muls	r3, r3
 800bc1c:	001a      	movs	r2, r3
 800bc1e:	0013      	movs	r3, r2
 800bc20:	005b      	lsls	r3, r3, #1
 800bc22:	189b      	adds	r3, r3, r2
 800bc24:	43db      	mvns	r3, r3
 800bc26:	400b      	ands	r3, r1
 800bc28:	001a      	movs	r2, r3
 800bc2a:	68bb      	ldr	r3, [r7, #8]
 800bc2c:	435b      	muls	r3, r3
 800bc2e:	6879      	ldr	r1, [r7, #4]
 800bc30:	434b      	muls	r3, r1
 800bc32:	431a      	orrs	r2, r3
 800bc34:	68fb      	ldr	r3, [r7, #12]
 800bc36:	609a      	str	r2, [r3, #8]
}
 800bc38:	46c0      	nop			@ (mov r8, r8)
 800bc3a:	46bd      	mov	sp, r7
 800bc3c:	b004      	add	sp, #16
 800bc3e:	bd80      	pop	{r7, pc}

0800bc40 <LL_GPIO_SetPinPull>:
  *         @arg @ref LL_GPIO_PULL_UP
  *         @arg @ref LL_GPIO_PULL_DOWN
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinPull(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Pull)
{
 800bc40:	b580      	push	{r7, lr}
 800bc42:	b084      	sub	sp, #16
 800bc44:	af00      	add	r7, sp, #0
 800bc46:	60f8      	str	r0, [r7, #12]
 800bc48:	60b9      	str	r1, [r7, #8]
 800bc4a:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, ((Pin * Pin) * GPIO_PUPDR_PUPD0), ((Pin * Pin) * Pull));
 800bc4c:	68fb      	ldr	r3, [r7, #12]
 800bc4e:	68d9      	ldr	r1, [r3, #12]
 800bc50:	68bb      	ldr	r3, [r7, #8]
 800bc52:	435b      	muls	r3, r3
 800bc54:	001a      	movs	r2, r3
 800bc56:	0013      	movs	r3, r2
 800bc58:	005b      	lsls	r3, r3, #1
 800bc5a:	189b      	adds	r3, r3, r2
 800bc5c:	43db      	mvns	r3, r3
 800bc5e:	400b      	ands	r3, r1
 800bc60:	001a      	movs	r2, r3
 800bc62:	68bb      	ldr	r3, [r7, #8]
 800bc64:	435b      	muls	r3, r3
 800bc66:	6879      	ldr	r1, [r7, #4]
 800bc68:	434b      	muls	r3, r1
 800bc6a:	431a      	orrs	r2, r3
 800bc6c:	68fb      	ldr	r3, [r7, #12]
 800bc6e:	60da      	str	r2, [r3, #12]
}
 800bc70:	46c0      	nop			@ (mov r8, r8)
 800bc72:	46bd      	mov	sp, r7
 800bc74:	b004      	add	sp, #16
 800bc76:	bd80      	pop	{r7, pc}

0800bc78 <LL_GPIO_SetAFPin_0_7>:
  *         @arg @ref LL_GPIO_AF_6
  *         @arg @ref LL_GPIO_AF_7
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetAFPin_0_7(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Alternate)
{
 800bc78:	b580      	push	{r7, lr}
 800bc7a:	b084      	sub	sp, #16
 800bc7c:	af00      	add	r7, sp, #0
 800bc7e:	60f8      	str	r0, [r7, #12]
 800bc80:	60b9      	str	r1, [r7, #8]
 800bc82:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[0], ((((Pin * Pin) * Pin) * Pin) * GPIO_AFRL_AFSEL0),
 800bc84:	68fb      	ldr	r3, [r7, #12]
 800bc86:	6a19      	ldr	r1, [r3, #32]
 800bc88:	68bb      	ldr	r3, [r7, #8]
 800bc8a:	435b      	muls	r3, r3
 800bc8c:	68ba      	ldr	r2, [r7, #8]
 800bc8e:	4353      	muls	r3, r2
 800bc90:	68ba      	ldr	r2, [r7, #8]
 800bc92:	435a      	muls	r2, r3
 800bc94:	0013      	movs	r3, r2
 800bc96:	011b      	lsls	r3, r3, #4
 800bc98:	1a9b      	subs	r3, r3, r2
 800bc9a:	43db      	mvns	r3, r3
 800bc9c:	400b      	ands	r3, r1
 800bc9e:	001a      	movs	r2, r3
 800bca0:	68bb      	ldr	r3, [r7, #8]
 800bca2:	435b      	muls	r3, r3
 800bca4:	68b9      	ldr	r1, [r7, #8]
 800bca6:	434b      	muls	r3, r1
 800bca8:	68b9      	ldr	r1, [r7, #8]
 800bcaa:	434b      	muls	r3, r1
 800bcac:	6879      	ldr	r1, [r7, #4]
 800bcae:	434b      	muls	r3, r1
 800bcb0:	431a      	orrs	r2, r3
 800bcb2:	68fb      	ldr	r3, [r7, #12]
 800bcb4:	621a      	str	r2, [r3, #32]
             ((((Pin * Pin) * Pin) * Pin) * Alternate));
}
 800bcb6:	46c0      	nop			@ (mov r8, r8)
 800bcb8:	46bd      	mov	sp, r7
 800bcba:	b004      	add	sp, #16
 800bcbc:	bd80      	pop	{r7, pc}

0800bcbe <LL_GPIO_SetAFPin_8_15>:
  *         @arg @ref LL_GPIO_AF_6
  *         @arg @ref LL_GPIO_AF_7
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetAFPin_8_15(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Alternate)
{
 800bcbe:	b580      	push	{r7, lr}
 800bcc0:	b084      	sub	sp, #16
 800bcc2:	af00      	add	r7, sp, #0
 800bcc4:	60f8      	str	r0, [r7, #12]
 800bcc6:	60b9      	str	r1, [r7, #8]
 800bcc8:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[1], (((((Pin >> 8U) * (Pin >> 8U)) * (Pin >> 8U)) * (Pin >> 8U)) * GPIO_AFRH_AFSEL8),
 800bcca:	68fb      	ldr	r3, [r7, #12]
 800bccc:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 800bcce:	68bb      	ldr	r3, [r7, #8]
 800bcd0:	0a1b      	lsrs	r3, r3, #8
 800bcd2:	68ba      	ldr	r2, [r7, #8]
 800bcd4:	0a12      	lsrs	r2, r2, #8
 800bcd6:	4353      	muls	r3, r2
 800bcd8:	68ba      	ldr	r2, [r7, #8]
 800bcda:	0a12      	lsrs	r2, r2, #8
 800bcdc:	4353      	muls	r3, r2
 800bcde:	68ba      	ldr	r2, [r7, #8]
 800bce0:	0a12      	lsrs	r2, r2, #8
 800bce2:	435a      	muls	r2, r3
 800bce4:	0013      	movs	r3, r2
 800bce6:	011b      	lsls	r3, r3, #4
 800bce8:	1a9b      	subs	r3, r3, r2
 800bcea:	43db      	mvns	r3, r3
 800bcec:	400b      	ands	r3, r1
 800bcee:	001a      	movs	r2, r3
 800bcf0:	68bb      	ldr	r3, [r7, #8]
 800bcf2:	0a1b      	lsrs	r3, r3, #8
 800bcf4:	68b9      	ldr	r1, [r7, #8]
 800bcf6:	0a09      	lsrs	r1, r1, #8
 800bcf8:	434b      	muls	r3, r1
 800bcfa:	68b9      	ldr	r1, [r7, #8]
 800bcfc:	0a09      	lsrs	r1, r1, #8
 800bcfe:	434b      	muls	r3, r1
 800bd00:	68b9      	ldr	r1, [r7, #8]
 800bd02:	0a09      	lsrs	r1, r1, #8
 800bd04:	434b      	muls	r3, r1
 800bd06:	6879      	ldr	r1, [r7, #4]
 800bd08:	434b      	muls	r3, r1
 800bd0a:	431a      	orrs	r2, r3
 800bd0c:	68fb      	ldr	r3, [r7, #12]
 800bd0e:	625a      	str	r2, [r3, #36]	@ 0x24
             (((((Pin >> 8U) * (Pin >> 8U)) * (Pin >> 8U)) * (Pin >> 8U)) * Alternate));
}
 800bd10:	46c0      	nop			@ (mov r8, r8)
 800bd12:	46bd      	mov	sp, r7
 800bd14:	b004      	add	sp, #16
 800bd16:	bd80      	pop	{r7, pc}

0800bd18 <LL_GPIO_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: GPIO registers are initialized according to GPIO_InitStruct content
  *          - ERROR:   Not applicable
  */
ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct)
{
 800bd18:	b580      	push	{r7, lr}
 800bd1a:	b084      	sub	sp, #16
 800bd1c:	af00      	add	r7, sp, #0
 800bd1e:	6078      	str	r0, [r7, #4]
 800bd20:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_GPIO_MODE(GPIO_InitStruct->Mode));
  assert_param(IS_LL_GPIO_PULL(GPIO_InitStruct->Pull));

  /* ------------------------- Configure the port pins ---------------- */
  /* Initialize  pinpos on first pin set */
  pinpos = 0;
 800bd22:	2300      	movs	r3, #0
 800bd24:	60fb      	str	r3, [r7, #12]

  /* Configure the port pins */
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00u)
 800bd26:	e047      	b.n	800bdb8 <LL_GPIO_Init+0xa0>
  {
    /* Get current io position */
    currentpin = (GPIO_InitStruct->Pin) & (0x00000001uL << pinpos);
 800bd28:	683b      	ldr	r3, [r7, #0]
 800bd2a:	681b      	ldr	r3, [r3, #0]
 800bd2c:	2101      	movs	r1, #1
 800bd2e:	68fa      	ldr	r2, [r7, #12]
 800bd30:	4091      	lsls	r1, r2
 800bd32:	000a      	movs	r2, r1
 800bd34:	4013      	ands	r3, r2
 800bd36:	60bb      	str	r3, [r7, #8]

    if (currentpin != 0x00u)
 800bd38:	68bb      	ldr	r3, [r7, #8]
 800bd3a:	2b00      	cmp	r3, #0
 800bd3c:	d039      	beq.n	800bdb2 <LL_GPIO_Init+0x9a>
    {
      if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 800bd3e:	683b      	ldr	r3, [r7, #0]
 800bd40:	685b      	ldr	r3, [r3, #4]
 800bd42:	2b01      	cmp	r3, #1
 800bd44:	d003      	beq.n	800bd4e <LL_GPIO_Init+0x36>
 800bd46:	683b      	ldr	r3, [r7, #0]
 800bd48:	685b      	ldr	r3, [r3, #4]
 800bd4a:	2b02      	cmp	r3, #2
 800bd4c:	d10d      	bne.n	800bd6a <LL_GPIO_Init+0x52>
      {
        /* Check Speed mode parameters */
        assert_param(IS_LL_GPIO_SPEED(GPIO_InitStruct->Speed));

        /* Speed mode configuration */
        LL_GPIO_SetPinSpeed(GPIOx, currentpin, GPIO_InitStruct->Speed);
 800bd4e:	683b      	ldr	r3, [r7, #0]
 800bd50:	689a      	ldr	r2, [r3, #8]
 800bd52:	68b9      	ldr	r1, [r7, #8]
 800bd54:	687b      	ldr	r3, [r7, #4]
 800bd56:	0018      	movs	r0, r3
 800bd58:	f7ff ff56 	bl	800bc08 <LL_GPIO_SetPinSpeed>

        /* Check Output mode parameters */
        assert_param(IS_LL_GPIO_OUTPUT_TYPE(GPIO_InitStruct->OutputType));

        /* Output mode configuration*/
        LL_GPIO_SetPinOutputType(GPIOx, currentpin, GPIO_InitStruct->OutputType);
 800bd5c:	683b      	ldr	r3, [r7, #0]
 800bd5e:	68da      	ldr	r2, [r3, #12]
 800bd60:	68b9      	ldr	r1, [r7, #8]
 800bd62:	687b      	ldr	r3, [r7, #4]
 800bd64:	0018      	movs	r0, r3
 800bd66:	f7ff ff3a 	bl	800bbde <LL_GPIO_SetPinOutputType>
      }

      /* Pull-up Pull down resistor configuration*/
      LL_GPIO_SetPinPull(GPIOx, currentpin, GPIO_InitStruct->Pull);
 800bd6a:	683b      	ldr	r3, [r7, #0]
 800bd6c:	691a      	ldr	r2, [r3, #16]
 800bd6e:	68b9      	ldr	r1, [r7, #8]
 800bd70:	687b      	ldr	r3, [r7, #4]
 800bd72:	0018      	movs	r0, r3
 800bd74:	f7ff ff64 	bl	800bc40 <LL_GPIO_SetPinPull>

      if (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE)
 800bd78:	683b      	ldr	r3, [r7, #0]
 800bd7a:	685b      	ldr	r3, [r3, #4]
 800bd7c:	2b02      	cmp	r3, #2
 800bd7e:	d111      	bne.n	800bda4 <LL_GPIO_Init+0x8c>
      {
        /* Check Alternate parameter */
        assert_param(IS_LL_GPIO_ALTERNATE(GPIO_InitStruct->Alternate));

        /* Speed mode configuration */
        if (currentpin < LL_GPIO_PIN_8)
 800bd80:	68bb      	ldr	r3, [r7, #8]
 800bd82:	2bff      	cmp	r3, #255	@ 0xff
 800bd84:	d807      	bhi.n	800bd96 <LL_GPIO_Init+0x7e>
        {
          LL_GPIO_SetAFPin_0_7(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 800bd86:	683b      	ldr	r3, [r7, #0]
 800bd88:	695a      	ldr	r2, [r3, #20]
 800bd8a:	68b9      	ldr	r1, [r7, #8]
 800bd8c:	687b      	ldr	r3, [r7, #4]
 800bd8e:	0018      	movs	r0, r3
 800bd90:	f7ff ff72 	bl	800bc78 <LL_GPIO_SetAFPin_0_7>
 800bd94:	e006      	b.n	800bda4 <LL_GPIO_Init+0x8c>
        }
        else
        {
          LL_GPIO_SetAFPin_8_15(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 800bd96:	683b      	ldr	r3, [r7, #0]
 800bd98:	695a      	ldr	r2, [r3, #20]
 800bd9a:	68b9      	ldr	r1, [r7, #8]
 800bd9c:	687b      	ldr	r3, [r7, #4]
 800bd9e:	0018      	movs	r0, r3
 800bda0:	f7ff ff8d 	bl	800bcbe <LL_GPIO_SetAFPin_8_15>
        }
      }

      /* Pin Mode configuration */
      LL_GPIO_SetPinMode(GPIOx, currentpin, GPIO_InitStruct->Mode);
 800bda4:	683b      	ldr	r3, [r7, #0]
 800bda6:	685a      	ldr	r2, [r3, #4]
 800bda8:	68b9      	ldr	r1, [r7, #8]
 800bdaa:	687b      	ldr	r3, [r7, #4]
 800bdac:	0018      	movs	r0, r3
 800bdae:	f7ff fefa 	bl	800bba6 <LL_GPIO_SetPinMode>
    }
    pinpos++;
 800bdb2:	68fb      	ldr	r3, [r7, #12]
 800bdb4:	3301      	adds	r3, #1
 800bdb6:	60fb      	str	r3, [r7, #12]
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00u)
 800bdb8:	683b      	ldr	r3, [r7, #0]
 800bdba:	681a      	ldr	r2, [r3, #0]
 800bdbc:	68fb      	ldr	r3, [r7, #12]
 800bdbe:	40da      	lsrs	r2, r3
 800bdc0:	1e13      	subs	r3, r2, #0
 800bdc2:	d1b1      	bne.n	800bd28 <LL_GPIO_Init+0x10>
  }

  return (SUCCESS);
 800bdc4:	2300      	movs	r3, #0
}
 800bdc6:	0018      	movs	r0, r3
 800bdc8:	46bd      	mov	sp, r7
 800bdca:	b004      	add	sp, #16
 800bdcc:	bd80      	pop	{r7, pc}

0800bdce <LL_UCPD_Disable>:
  * @rmtoll CFG1          UCPDEN           LL_UCPD_Disable
  * @param  UCPDx UCPD Instance
  * @retval None
  */
__STATIC_INLINE void LL_UCPD_Disable(UCPD_TypeDef *UCPDx)
{
 800bdce:	b580      	push	{r7, lr}
 800bdd0:	b082      	sub	sp, #8
 800bdd2:	af00      	add	r7, sp, #0
 800bdd4:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(UCPDx->CFG1, UCPD_CFG1_UCPDEN);
 800bdd6:	687b      	ldr	r3, [r7, #4]
 800bdd8:	681b      	ldr	r3, [r3, #0]
 800bdda:	005b      	lsls	r3, r3, #1
 800bddc:	085a      	lsrs	r2, r3, #1
 800bdde:	687b      	ldr	r3, [r7, #4]
 800bde0:	601a      	str	r2, [r3, #0]
}
 800bde2:	46c0      	nop			@ (mov r8, r8)
 800bde4:	46bd      	mov	sp, r7
 800bde6:	b002      	add	sp, #8
 800bde8:	bd80      	pop	{r7, pc}
	...

0800bdec <LL_APB1_GRP1_EnableClock>:
{
 800bdec:	b580      	push	{r7, lr}
 800bdee:	b084      	sub	sp, #16
 800bdf0:	af00      	add	r7, sp, #0
 800bdf2:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APBENR1, Periphs);
 800bdf4:	4b07      	ldr	r3, [pc, #28]	@ (800be14 <LL_APB1_GRP1_EnableClock+0x28>)
 800bdf6:	6bd9      	ldr	r1, [r3, #60]	@ 0x3c
 800bdf8:	4b06      	ldr	r3, [pc, #24]	@ (800be14 <LL_APB1_GRP1_EnableClock+0x28>)
 800bdfa:	687a      	ldr	r2, [r7, #4]
 800bdfc:	430a      	orrs	r2, r1
 800bdfe:	63da      	str	r2, [r3, #60]	@ 0x3c
  tmpreg = READ_BIT(RCC->APBENR1, Periphs);
 800be00:	4b04      	ldr	r3, [pc, #16]	@ (800be14 <LL_APB1_GRP1_EnableClock+0x28>)
 800be02:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800be04:	687a      	ldr	r2, [r7, #4]
 800be06:	4013      	ands	r3, r2
 800be08:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800be0a:	68fb      	ldr	r3, [r7, #12]
}
 800be0c:	46c0      	nop			@ (mov r8, r8)
 800be0e:	46bd      	mov	sp, r7
 800be10:	b004      	add	sp, #16
 800be12:	bd80      	pop	{r7, pc}
 800be14:	40021000 	.word	0x40021000

0800be18 <LL_UCPD_Init>:
  * @param  UCPD_InitStruct pointer to a @ref LL_UCPD_InitTypeDef structure that contains
  *         the configuration information for the UCPD peripheral.
  * @retval An ErrorStatus enumeration value. (Return always SUCCESS)
  */
ErrorStatus LL_UCPD_Init(UCPD_TypeDef *UCPDx, LL_UCPD_InitTypeDef *UCPD_InitStruct)
{
 800be18:	b580      	push	{r7, lr}
 800be1a:	b082      	sub	sp, #8
 800be1c:	af00      	add	r7, sp, #0
 800be1e:	6078      	str	r0, [r7, #4]
 800be20:	6039      	str	r1, [r7, #0]
  /* Check the ucpd Instance UCPDx*/
  assert_param(IS_UCPD_ALL_INSTANCE(UCPDx));

  if (UCPD1 == UCPDx)
 800be22:	687b      	ldr	r3, [r7, #4]
 800be24:	4a16      	ldr	r2, [pc, #88]	@ (800be80 <LL_UCPD_Init+0x68>)
 800be26:	4293      	cmp	r3, r2
 800be28:	d104      	bne.n	800be34 <LL_UCPD_Init+0x1c>
  {
    LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_UCPD1);
 800be2a:	2380      	movs	r3, #128	@ 0x80
 800be2c:	049b      	lsls	r3, r3, #18
 800be2e:	0018      	movs	r0, r3
 800be30:	f7ff ffdc 	bl	800bdec <LL_APB1_GRP1_EnableClock>
  }

  if (UCPD2 == UCPDx)
 800be34:	687b      	ldr	r3, [r7, #4]
 800be36:	4a13      	ldr	r2, [pc, #76]	@ (800be84 <LL_UCPD_Init+0x6c>)
 800be38:	4293      	cmp	r3, r2
 800be3a:	d104      	bne.n	800be46 <LL_UCPD_Init+0x2e>
  {
    LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_UCPD2);
 800be3c:	2380      	movs	r3, #128	@ 0x80
 800be3e:	04db      	lsls	r3, r3, #19
 800be40:	0018      	movs	r0, r3
 800be42:	f7ff ffd3 	bl	800bdec <LL_APB1_GRP1_EnableClock>
  }

  LL_UCPD_Disable(UCPDx);
 800be46:	687b      	ldr	r3, [r7, #4]
 800be48:	0018      	movs	r0, r3
 800be4a:	f7ff ffc0 	bl	800bdce <LL_UCPD_Disable>

  /*---------------------------- UCPDx CFG1 Configuration ------------------------*/
  MODIFY_REG(UCPDx->CFG1,
 800be4e:	687b      	ldr	r3, [r7, #4]
 800be50:	681b      	ldr	r3, [r3, #0]
 800be52:	4a0d      	ldr	r2, [pc, #52]	@ (800be88 <LL_UCPD_Init+0x70>)
 800be54:	401a      	ands	r2, r3
 800be56:	683b      	ldr	r3, [r7, #0]
 800be58:	6819      	ldr	r1, [r3, #0]
 800be5a:	683b      	ldr	r3, [r7, #0]
 800be5c:	685b      	ldr	r3, [r3, #4]
 800be5e:	02db      	lsls	r3, r3, #11
 800be60:	4319      	orrs	r1, r3
 800be62:	683b      	ldr	r3, [r7, #0]
 800be64:	689b      	ldr	r3, [r3, #8]
 800be66:	019b      	lsls	r3, r3, #6
 800be68:	4319      	orrs	r1, r3
 800be6a:	683b      	ldr	r3, [r7, #0]
 800be6c:	68db      	ldr	r3, [r3, #12]
 800be6e:	430b      	orrs	r3, r1
 800be70:	431a      	orrs	r2, r3
 800be72:	687b      	ldr	r3, [r7, #4]
 800be74:	601a      	str	r2, [r3, #0]
             UCPD_CFG1_PSC_UCPDCLK | UCPD_CFG1_TRANSWIN | UCPD_CFG1_IFRGAP | UCPD_CFG1_HBITCLKDIV,
             UCPD_InitStruct->psc_ucpdclk | (UCPD_InitStruct->transwin  << UCPD_CFG1_TRANSWIN_Pos) |
             (UCPD_InitStruct->IfrGap << UCPD_CFG1_IFRGAP_Pos) | UCPD_InitStruct->HbitClockDiv);

  return SUCCESS;
 800be76:	2300      	movs	r3, #0
}
 800be78:	0018      	movs	r0, r3
 800be7a:	46bd      	mov	sp, r7
 800be7c:	b002      	add	sp, #8
 800be7e:	bd80      	pop	{r7, pc}
 800be80:	4000a000 	.word	0x4000a000
 800be84:	4000a400 	.word	0x4000a400
 800be88:	fff10000 	.word	0xfff10000

0800be8c <LL_UCPD_StructInit>:
  * @param  UCPD_InitStruct pointer to a @ref LL_UCPD_InitTypeDef structure
  *         whose fields will be set to default values.
  * @retval None
  */
void LL_UCPD_StructInit(LL_UCPD_InitTypeDef *UCPD_InitStruct)
{
 800be8c:	b580      	push	{r7, lr}
 800be8e:	b082      	sub	sp, #8
 800be90:	af00      	add	r7, sp, #0
 800be92:	6078      	str	r0, [r7, #4]
  /* Set UCPD_InitStruct fields to default values */
  UCPD_InitStruct->psc_ucpdclk  = LL_UCPD_PSC_DIV2;
 800be94:	687b      	ldr	r3, [r7, #4]
 800be96:	2280      	movs	r2, #128	@ 0x80
 800be98:	0292      	lsls	r2, r2, #10
 800be9a:	601a      	str	r2, [r3, #0]
  UCPD_InitStruct->transwin     = 0x7;   /* Divide by 8                     */
 800be9c:	687b      	ldr	r3, [r7, #4]
 800be9e:	2207      	movs	r2, #7
 800bea0:	605a      	str	r2, [r3, #4]
  UCPD_InitStruct->IfrGap       = 0x10;  /* Divide by 17                    */
 800bea2:	687b      	ldr	r3, [r7, #4]
 800bea4:	2210      	movs	r2, #16
 800bea6:	609a      	str	r2, [r3, #8]
  UCPD_InitStruct->HbitClockDiv = 0x0D;  /* Divide by 14 to produce HBITCLK */
 800bea8:	687b      	ldr	r3, [r7, #4]
 800beaa:	220d      	movs	r2, #13
 800beac:	60da      	str	r2, [r3, #12]
}
 800beae:	46c0      	nop			@ (mov r8, r8)
 800beb0:	46bd      	mov	sp, r7
 800beb2:	b002      	add	sp, #8
 800beb4:	bd80      	pop	{r7, pc}
	...

0800beb8 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_DRD_TypeDef *USBx)
{
 800beb8:	b580      	push	{r7, lr}
 800beba:	b084      	sub	sp, #16
 800bebc:	af00      	add	r7, sp, #0
 800bebe:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 800bec0:	4b06      	ldr	r3, [pc, #24]	@ (800bedc <USB_DisableGlobalInt+0x24>)
 800bec2:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Clear interrupt mask */
  USBx->CNTR &= ~winterruptmask;
 800bec4:	687b      	ldr	r3, [r7, #4]
 800bec6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800bec8:	68fa      	ldr	r2, [r7, #12]
 800beca:	43d2      	mvns	r2, r2
 800becc:	401a      	ands	r2, r3
 800bece:	687b      	ldr	r3, [r7, #4]
 800bed0:	641a      	str	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 800bed2:	2300      	movs	r3, #0
}
 800bed4:	0018      	movs	r0, r3
 800bed6:	46bd      	mov	sp, r7
 800bed8:	b004      	add	sp, #16
 800beda:	bd80      	pop	{r7, pc}
 800bedc:	0000bf80 	.word	0x0000bf80

0800bee0 <USB_SetCurrentMode>:
  *          This parameter can be one of the these values:
  *            @arg USB_DEVICE_MODE Peripheral mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_DRD_TypeDef *USBx, USB_DRD_ModeTypeDef mode)
{
 800bee0:	b580      	push	{r7, lr}
 800bee2:	b082      	sub	sp, #8
 800bee4:	af00      	add	r7, sp, #0
 800bee6:	6078      	str	r0, [r7, #4]
 800bee8:	000a      	movs	r2, r1
 800beea:	1cfb      	adds	r3, r7, #3
 800beec:	701a      	strb	r2, [r3, #0]
  if (mode == USB_DEVICE_MODE)
 800beee:	1cfb      	adds	r3, r7, #3
 800bef0:	781b      	ldrb	r3, [r3, #0]
 800bef2:	2b00      	cmp	r3, #0
 800bef4:	d106      	bne.n	800bf04 <USB_SetCurrentMode+0x24>
  {
    USBx->CNTR &= ~USB_CNTR_HOST;
 800bef6:	687b      	ldr	r3, [r7, #4]
 800bef8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800befa:	005b      	lsls	r3, r3, #1
 800befc:	085a      	lsrs	r2, r3, #1
 800befe:	687b      	ldr	r3, [r7, #4]
 800bf00:	641a      	str	r2, [r3, #64]	@ 0x40
 800bf02:	e00d      	b.n	800bf20 <USB_SetCurrentMode+0x40>
  }
  else if (mode == USB_HOST_MODE)
 800bf04:	1cfb      	adds	r3, r7, #3
 800bf06:	781b      	ldrb	r3, [r3, #0]
 800bf08:	2b01      	cmp	r3, #1
 800bf0a:	d107      	bne.n	800bf1c <USB_SetCurrentMode+0x3c>
  {
    USBx->CNTR |= USB_CNTR_HOST;
 800bf0c:	687b      	ldr	r3, [r7, #4]
 800bf0e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800bf10:	2280      	movs	r2, #128	@ 0x80
 800bf12:	0612      	lsls	r2, r2, #24
 800bf14:	431a      	orrs	r2, r3
 800bf16:	687b      	ldr	r3, [r7, #4]
 800bf18:	641a      	str	r2, [r3, #64]	@ 0x40
 800bf1a:	e001      	b.n	800bf20 <USB_SetCurrentMode+0x40>
  }
  else
  {
    return HAL_ERROR;
 800bf1c:	2301      	movs	r3, #1
 800bf1e:	e000      	b.n	800bf22 <USB_SetCurrentMode+0x42>
  }

  return HAL_OK;
 800bf20:	2300      	movs	r3, #0
}
 800bf22:	0018      	movs	r0, r3
 800bf24:	46bd      	mov	sp, r7
 800bf26:	b002      	add	sp, #8
 800bf28:	bd80      	pop	{r7, pc}

0800bf2a <USB_DevInit>:
  * @param  cfg  pointer to a USB_DRD_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_DRD_TypeDef *USBx, USB_DRD_CfgTypeDef cfg)
{
 800bf2a:	b084      	sub	sp, #16
 800bf2c:	b5b0      	push	{r4, r5, r7, lr}
 800bf2e:	b084      	sub	sp, #16
 800bf30:	af00      	add	r7, sp, #0
 800bf32:	6078      	str	r0, [r7, #4]
 800bf34:	2004      	movs	r0, #4
 800bf36:	2420      	movs	r4, #32
 800bf38:	1900      	adds	r0, r0, r4
 800bf3a:	19c0      	adds	r0, r0, r7
 800bf3c:	6001      	str	r1, [r0, #0]
 800bf3e:	6042      	str	r2, [r0, #4]
 800bf40:	6083      	str	r3, [r0, #8]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Force Reset */
  USBx->CNTR = USB_CNTR_USBRST;
 800bf42:	687b      	ldr	r3, [r7, #4]
 800bf44:	2201      	movs	r2, #1
 800bf46:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Release Reset */
  USBx->CNTR &= ~USB_CNTR_USBRST;
 800bf48:	687b      	ldr	r3, [r7, #4]
 800bf4a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800bf4c:	2201      	movs	r2, #1
 800bf4e:	4393      	bics	r3, r2
 800bf50:	001a      	movs	r2, r3
 800bf52:	687b      	ldr	r3, [r7, #4]
 800bf54:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the Device Mode */
  ret = USB_SetCurrentMode(USBx, USB_DEVICE_MODE);
 800bf56:	250f      	movs	r5, #15
 800bf58:	197c      	adds	r4, r7, r5
 800bf5a:	687b      	ldr	r3, [r7, #4]
 800bf5c:	2100      	movs	r1, #0
 800bf5e:	0018      	movs	r0, r3
 800bf60:	f7ff ffbe 	bl	800bee0 <USB_SetCurrentMode>
 800bf64:	0003      	movs	r3, r0
 800bf66:	7023      	strb	r3, [r4, #0]

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 800bf68:	687b      	ldr	r3, [r7, #4]
 800bf6a:	2200      	movs	r2, #0
 800bf6c:	645a      	str	r2, [r3, #68]	@ 0x44

  return ret;
 800bf6e:	197b      	adds	r3, r7, r5
 800bf70:	781b      	ldrb	r3, [r3, #0]
}
 800bf72:	0018      	movs	r0, r3
 800bf74:	46bd      	mov	sp, r7
 800bf76:	b004      	add	sp, #16
 800bf78:	bcb0      	pop	{r4, r5, r7}
 800bf7a:	bc08      	pop	{r3}
 800bf7c:	b004      	add	sp, #16
 800bf7e:	4718      	bx	r3

0800bf80 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_DRD_TypeDef const *USBx, uint32_t num)
{
 800bf80:	b580      	push	{r7, lr}
 800bf82:	b082      	sub	sp, #8
 800bf84:	af00      	add	r7, sp, #0
 800bf86:	6078      	str	r0, [r7, #4]
 800bf88:	6039      	str	r1, [r7, #0]
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 800bf8a:	2300      	movs	r3, #0
}
 800bf8c:	0018      	movs	r0, r3
 800bf8e:	46bd      	mov	sp, r7
 800bf90:	b002      	add	sp, #8
 800bf92:	bd80      	pop	{r7, pc}

0800bf94 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo : Flush Rx FIFO
  * @param  USBx : Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_DRD_TypeDef const *USBx)
{
 800bf94:	b580      	push	{r7, lr}
 800bf96:	b082      	sub	sp, #8
 800bf98:	af00      	add	r7, sp, #0
 800bf9a:	6078      	str	r0, [r7, #4]
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 800bf9c:	2300      	movs	r3, #0
}
 800bf9e:	0018      	movs	r0, r3
 800bfa0:	46bd      	mov	sp, r7
 800bfa2:	b002      	add	sp, #8
 800bfa4:	bd80      	pop	{r7, pc}
	...

0800bfa8 <USB_ActivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_DRD_TypeDef *USBx, USB_DRD_EPTypeDef *ep)
{
 800bfa8:	b580      	push	{r7, lr}
 800bfaa:	b09e      	sub	sp, #120	@ 0x78
 800bfac:	af00      	add	r7, sp, #0
 800bfae:	6078      	str	r0, [r7, #4]
 800bfb0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef ret = HAL_OK;
 800bfb2:	2377      	movs	r3, #119	@ 0x77
 800bfb4:	18fb      	adds	r3, r7, r3
 800bfb6:	2200      	movs	r2, #0
 800bfb8:	701a      	strb	r2, [r3, #0]
  uint32_t wEpRegVal;

  wEpRegVal = PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_T_MASK;
 800bfba:	687a      	ldr	r2, [r7, #4]
 800bfbc:	683b      	ldr	r3, [r7, #0]
 800bfbe:	781b      	ldrb	r3, [r3, #0]
 800bfc0:	009b      	lsls	r3, r3, #2
 800bfc2:	18d3      	adds	r3, r2, r3
 800bfc4:	681b      	ldr	r3, [r3, #0]
 800bfc6:	4adc      	ldr	r2, [pc, #880]	@ (800c338 <USB_ActivateEndpoint+0x390>)
 800bfc8:	4013      	ands	r3, r2
 800bfca:	673b      	str	r3, [r7, #112]	@ 0x70

  /* initialize Endpoint */
  switch (ep->type)
 800bfcc:	683b      	ldr	r3, [r7, #0]
 800bfce:	78db      	ldrb	r3, [r3, #3]
 800bfd0:	2b03      	cmp	r3, #3
 800bfd2:	d00e      	beq.n	800bff2 <USB_ActivateEndpoint+0x4a>
 800bfd4:	dc19      	bgt.n	800c00a <USB_ActivateEndpoint+0x62>
 800bfd6:	2b02      	cmp	r3, #2
 800bfd8:	d01c      	beq.n	800c014 <USB_ActivateEndpoint+0x6c>
 800bfda:	dc16      	bgt.n	800c00a <USB_ActivateEndpoint+0x62>
 800bfdc:	2b00      	cmp	r3, #0
 800bfde:	d002      	beq.n	800bfe6 <USB_ActivateEndpoint+0x3e>
 800bfe0:	2b01      	cmp	r3, #1
 800bfe2:	d00c      	beq.n	800bffe <USB_ActivateEndpoint+0x56>
 800bfe4:	e011      	b.n	800c00a <USB_ActivateEndpoint+0x62>
  {
    case EP_TYPE_CTRL:
      wEpRegVal |= USB_EP_CONTROL;
 800bfe6:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800bfe8:	2280      	movs	r2, #128	@ 0x80
 800bfea:	0092      	lsls	r2, r2, #2
 800bfec:	4313      	orrs	r3, r2
 800bfee:	673b      	str	r3, [r7, #112]	@ 0x70
      break;
 800bff0:	e011      	b.n	800c016 <USB_ActivateEndpoint+0x6e>
    case EP_TYPE_BULK:
      wEpRegVal |= USB_EP_BULK;
      break;

    case EP_TYPE_INTR:
      wEpRegVal |= USB_EP_INTERRUPT;
 800bff2:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800bff4:	22c0      	movs	r2, #192	@ 0xc0
 800bff6:	00d2      	lsls	r2, r2, #3
 800bff8:	4313      	orrs	r3, r2
 800bffa:	673b      	str	r3, [r7, #112]	@ 0x70
      break;
 800bffc:	e00b      	b.n	800c016 <USB_ActivateEndpoint+0x6e>

    case EP_TYPE_ISOC:
      wEpRegVal |= USB_EP_ISOCHRONOUS;
 800bffe:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800c000:	2280      	movs	r2, #128	@ 0x80
 800c002:	00d2      	lsls	r2, r2, #3
 800c004:	4313      	orrs	r3, r2
 800c006:	673b      	str	r3, [r7, #112]	@ 0x70
      break;
 800c008:	e005      	b.n	800c016 <USB_ActivateEndpoint+0x6e>

    default:
      ret = HAL_ERROR;
 800c00a:	2377      	movs	r3, #119	@ 0x77
 800c00c:	18fb      	adds	r3, r7, r3
 800c00e:	2201      	movs	r2, #1
 800c010:	701a      	strb	r2, [r3, #0]
      break;
 800c012:	e000      	b.n	800c016 <USB_ActivateEndpoint+0x6e>
      break;
 800c014:	46c0      	nop			@ (mov r8, r8)
  }

  PCD_SET_ENDPOINT(USBx, ep->num, (wEpRegVal | USB_EP_VTRX | USB_EP_VTTX));
 800c016:	687a      	ldr	r2, [r7, #4]
 800c018:	683b      	ldr	r3, [r7, #0]
 800c01a:	781b      	ldrb	r3, [r3, #0]
 800c01c:	009b      	lsls	r3, r3, #2
 800c01e:	18d3      	adds	r3, r2, r3
 800c020:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 800c022:	49c6      	ldr	r1, [pc, #792]	@ (800c33c <USB_ActivateEndpoint+0x394>)
 800c024:	430a      	orrs	r2, r1
 800c026:	601a      	str	r2, [r3, #0]

  PCD_SET_EP_ADDRESS(USBx, ep->num, ep->num);
 800c028:	687a      	ldr	r2, [r7, #4]
 800c02a:	683b      	ldr	r3, [r7, #0]
 800c02c:	781b      	ldrb	r3, [r3, #0]
 800c02e:	009b      	lsls	r3, r3, #2
 800c030:	18d3      	adds	r3, r2, r3
 800c032:	681b      	ldr	r3, [r3, #0]
 800c034:	4ac2      	ldr	r2, [pc, #776]	@ (800c340 <USB_ActivateEndpoint+0x398>)
 800c036:	4013      	ands	r3, r2
 800c038:	683a      	ldr	r2, [r7, #0]
 800c03a:	7812      	ldrb	r2, [r2, #0]
 800c03c:	4313      	orrs	r3, r2
 800c03e:	66bb      	str	r3, [r7, #104]	@ 0x68
 800c040:	687a      	ldr	r2, [r7, #4]
 800c042:	683b      	ldr	r3, [r7, #0]
 800c044:	781b      	ldrb	r3, [r3, #0]
 800c046:	009b      	lsls	r3, r3, #2
 800c048:	18d3      	adds	r3, r2, r3
 800c04a:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800c04c:	49bb      	ldr	r1, [pc, #748]	@ (800c33c <USB_ActivateEndpoint+0x394>)
 800c04e:	430a      	orrs	r2, r1
 800c050:	601a      	str	r2, [r3, #0]

  if (ep->doublebuffer == 0U)
 800c052:	683b      	ldr	r3, [r7, #0]
 800c054:	7b1b      	ldrb	r3, [r3, #12]
 800c056:	2b00      	cmp	r3, #0
 800c058:	d000      	beq.n	800c05c <USB_ActivateEndpoint+0xb4>
 800c05a:	e155      	b.n	800c308 <USB_ActivateEndpoint+0x360>
  {
    if (ep->is_in != 0U)
 800c05c:	683b      	ldr	r3, [r7, #0]
 800c05e:	785b      	ldrb	r3, [r3, #1]
 800c060:	2b00      	cmp	r3, #0
 800c062:	d06e      	beq.n	800c142 <USB_ActivateEndpoint+0x19a>
    {
      /*Set the endpoint Transmit buffer address */
      PCD_SET_EP_TX_ADDRESS(USBx, ep->num, ep->pmaadress);
 800c064:	683b      	ldr	r3, [r7, #0]
 800c066:	781b      	ldrb	r3, [r3, #0]
 800c068:	00db      	lsls	r3, r3, #3
 800c06a:	4ab6      	ldr	r2, [pc, #728]	@ (800c344 <USB_ActivateEndpoint+0x39c>)
 800c06c:	4694      	mov	ip, r2
 800c06e:	4463      	add	r3, ip
 800c070:	681a      	ldr	r2, [r3, #0]
 800c072:	683b      	ldr	r3, [r7, #0]
 800c074:	781b      	ldrb	r3, [r3, #0]
 800c076:	00db      	lsls	r3, r3, #3
 800c078:	49b2      	ldr	r1, [pc, #712]	@ (800c344 <USB_ActivateEndpoint+0x39c>)
 800c07a:	468c      	mov	ip, r1
 800c07c:	4463      	add	r3, ip
 800c07e:	0c12      	lsrs	r2, r2, #16
 800c080:	0412      	lsls	r2, r2, #16
 800c082:	601a      	str	r2, [r3, #0]
 800c084:	683b      	ldr	r3, [r7, #0]
 800c086:	781b      	ldrb	r3, [r3, #0]
 800c088:	00db      	lsls	r3, r3, #3
 800c08a:	4aae      	ldr	r2, [pc, #696]	@ (800c344 <USB_ActivateEndpoint+0x39c>)
 800c08c:	4694      	mov	ip, r2
 800c08e:	4463      	add	r3, ip
 800c090:	6819      	ldr	r1, [r3, #0]
 800c092:	683b      	ldr	r3, [r7, #0]
 800c094:	88db      	ldrh	r3, [r3, #6]
 800c096:	089b      	lsrs	r3, r3, #2
 800c098:	b29b      	uxth	r3, r3
 800c09a:	009a      	lsls	r2, r3, #2
 800c09c:	683b      	ldr	r3, [r7, #0]
 800c09e:	781b      	ldrb	r3, [r3, #0]
 800c0a0:	00db      	lsls	r3, r3, #3
 800c0a2:	48a8      	ldr	r0, [pc, #672]	@ (800c344 <USB_ActivateEndpoint+0x39c>)
 800c0a4:	4684      	mov	ip, r0
 800c0a6:	4463      	add	r3, ip
 800c0a8:	430a      	orrs	r2, r1
 800c0aa:	601a      	str	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800c0ac:	687a      	ldr	r2, [r7, #4]
 800c0ae:	683b      	ldr	r3, [r7, #0]
 800c0b0:	781b      	ldrb	r3, [r3, #0]
 800c0b2:	009b      	lsls	r3, r3, #2
 800c0b4:	18d3      	adds	r3, r2, r3
 800c0b6:	681b      	ldr	r3, [r3, #0]
 800c0b8:	61bb      	str	r3, [r7, #24]
 800c0ba:	69bb      	ldr	r3, [r7, #24]
 800c0bc:	2240      	movs	r2, #64	@ 0x40
 800c0be:	4013      	ands	r3, r2
 800c0c0:	d011      	beq.n	800c0e6 <USB_ActivateEndpoint+0x13e>
 800c0c2:	687a      	ldr	r2, [r7, #4]
 800c0c4:	683b      	ldr	r3, [r7, #0]
 800c0c6:	781b      	ldrb	r3, [r3, #0]
 800c0c8:	009b      	lsls	r3, r3, #2
 800c0ca:	18d3      	adds	r3, r2, r3
 800c0cc:	681b      	ldr	r3, [r3, #0]
 800c0ce:	4a9c      	ldr	r2, [pc, #624]	@ (800c340 <USB_ActivateEndpoint+0x398>)
 800c0d0:	4013      	ands	r3, r2
 800c0d2:	617b      	str	r3, [r7, #20]
 800c0d4:	687a      	ldr	r2, [r7, #4]
 800c0d6:	683b      	ldr	r3, [r7, #0]
 800c0d8:	781b      	ldrb	r3, [r3, #0]
 800c0da:	009b      	lsls	r3, r3, #2
 800c0dc:	18d3      	adds	r3, r2, r3
 800c0de:	697a      	ldr	r2, [r7, #20]
 800c0e0:	4999      	ldr	r1, [pc, #612]	@ (800c348 <USB_ActivateEndpoint+0x3a0>)
 800c0e2:	430a      	orrs	r2, r1
 800c0e4:	601a      	str	r2, [r3, #0]

      if (ep->type != EP_TYPE_ISOC)
 800c0e6:	683b      	ldr	r3, [r7, #0]
 800c0e8:	78db      	ldrb	r3, [r3, #3]
 800c0ea:	2b01      	cmp	r3, #1
 800c0ec:	d016      	beq.n	800c11c <USB_ActivateEndpoint+0x174>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 800c0ee:	687a      	ldr	r2, [r7, #4]
 800c0f0:	683b      	ldr	r3, [r7, #0]
 800c0f2:	781b      	ldrb	r3, [r3, #0]
 800c0f4:	009b      	lsls	r3, r3, #2
 800c0f6:	18d3      	adds	r3, r2, r3
 800c0f8:	681b      	ldr	r3, [r3, #0]
 800c0fa:	4a94      	ldr	r2, [pc, #592]	@ (800c34c <USB_ActivateEndpoint+0x3a4>)
 800c0fc:	4013      	ands	r3, r2
 800c0fe:	60fb      	str	r3, [r7, #12]
 800c100:	68fb      	ldr	r3, [r7, #12]
 800c102:	2220      	movs	r2, #32
 800c104:	4053      	eors	r3, r2
 800c106:	60fb      	str	r3, [r7, #12]
 800c108:	687a      	ldr	r2, [r7, #4]
 800c10a:	683b      	ldr	r3, [r7, #0]
 800c10c:	781b      	ldrb	r3, [r3, #0]
 800c10e:	009b      	lsls	r3, r3, #2
 800c110:	18d3      	adds	r3, r2, r3
 800c112:	68fa      	ldr	r2, [r7, #12]
 800c114:	4989      	ldr	r1, [pc, #548]	@ (800c33c <USB_ActivateEndpoint+0x394>)
 800c116:	430a      	orrs	r2, r1
 800c118:	601a      	str	r2, [r3, #0]
 800c11a:	e261      	b.n	800c5e0 <USB_ActivateEndpoint+0x638>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800c11c:	687a      	ldr	r2, [r7, #4]
 800c11e:	683b      	ldr	r3, [r7, #0]
 800c120:	781b      	ldrb	r3, [r3, #0]
 800c122:	009b      	lsls	r3, r3, #2
 800c124:	18d3      	adds	r3, r2, r3
 800c126:	681b      	ldr	r3, [r3, #0]
 800c128:	4a88      	ldr	r2, [pc, #544]	@ (800c34c <USB_ActivateEndpoint+0x3a4>)
 800c12a:	4013      	ands	r3, r2
 800c12c:	613b      	str	r3, [r7, #16]
 800c12e:	687a      	ldr	r2, [r7, #4]
 800c130:	683b      	ldr	r3, [r7, #0]
 800c132:	781b      	ldrb	r3, [r3, #0]
 800c134:	009b      	lsls	r3, r3, #2
 800c136:	18d3      	adds	r3, r2, r3
 800c138:	693a      	ldr	r2, [r7, #16]
 800c13a:	4980      	ldr	r1, [pc, #512]	@ (800c33c <USB_ActivateEndpoint+0x394>)
 800c13c:	430a      	orrs	r2, r1
 800c13e:	601a      	str	r2, [r3, #0]
 800c140:	e24e      	b.n	800c5e0 <USB_ActivateEndpoint+0x638>
      }
    }
    else
    {
      /* Set the endpoint Receive buffer address */
      PCD_SET_EP_RX_ADDRESS(USBx, ep->num, ep->pmaadress);
 800c142:	683b      	ldr	r3, [r7, #0]
 800c144:	781b      	ldrb	r3, [r3, #0]
 800c146:	00db      	lsls	r3, r3, #3
 800c148:	4a7e      	ldr	r2, [pc, #504]	@ (800c344 <USB_ActivateEndpoint+0x39c>)
 800c14a:	4694      	mov	ip, r2
 800c14c:	4463      	add	r3, ip
 800c14e:	685a      	ldr	r2, [r3, #4]
 800c150:	683b      	ldr	r3, [r7, #0]
 800c152:	781b      	ldrb	r3, [r3, #0]
 800c154:	00db      	lsls	r3, r3, #3
 800c156:	497b      	ldr	r1, [pc, #492]	@ (800c344 <USB_ActivateEndpoint+0x39c>)
 800c158:	468c      	mov	ip, r1
 800c15a:	4463      	add	r3, ip
 800c15c:	0c12      	lsrs	r2, r2, #16
 800c15e:	0412      	lsls	r2, r2, #16
 800c160:	605a      	str	r2, [r3, #4]
 800c162:	683b      	ldr	r3, [r7, #0]
 800c164:	781b      	ldrb	r3, [r3, #0]
 800c166:	00db      	lsls	r3, r3, #3
 800c168:	4a76      	ldr	r2, [pc, #472]	@ (800c344 <USB_ActivateEndpoint+0x39c>)
 800c16a:	4694      	mov	ip, r2
 800c16c:	4463      	add	r3, ip
 800c16e:	6859      	ldr	r1, [r3, #4]
 800c170:	683b      	ldr	r3, [r7, #0]
 800c172:	88db      	ldrh	r3, [r3, #6]
 800c174:	089b      	lsrs	r3, r3, #2
 800c176:	b29b      	uxth	r3, r3
 800c178:	009a      	lsls	r2, r3, #2
 800c17a:	683b      	ldr	r3, [r7, #0]
 800c17c:	781b      	ldrb	r3, [r3, #0]
 800c17e:	00db      	lsls	r3, r3, #3
 800c180:	4870      	ldr	r0, [pc, #448]	@ (800c344 <USB_ActivateEndpoint+0x39c>)
 800c182:	4684      	mov	ip, r0
 800c184:	4463      	add	r3, ip
 800c186:	430a      	orrs	r2, r1
 800c188:	605a      	str	r2, [r3, #4]

      /* Set the endpoint Receive buffer counter */
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 800c18a:	683b      	ldr	r3, [r7, #0]
 800c18c:	781b      	ldrb	r3, [r3, #0]
 800c18e:	00db      	lsls	r3, r3, #3
 800c190:	4a6c      	ldr	r2, [pc, #432]	@ (800c344 <USB_ActivateEndpoint+0x39c>)
 800c192:	4694      	mov	ip, r2
 800c194:	4463      	add	r3, ip
 800c196:	685a      	ldr	r2, [r3, #4]
 800c198:	683b      	ldr	r3, [r7, #0]
 800c19a:	781b      	ldrb	r3, [r3, #0]
 800c19c:	00db      	lsls	r3, r3, #3
 800c19e:	4969      	ldr	r1, [pc, #420]	@ (800c344 <USB_ActivateEndpoint+0x39c>)
 800c1a0:	468c      	mov	ip, r1
 800c1a2:	4463      	add	r3, ip
 800c1a4:	0192      	lsls	r2, r2, #6
 800c1a6:	0992      	lsrs	r2, r2, #6
 800c1a8:	605a      	str	r2, [r3, #4]
 800c1aa:	683b      	ldr	r3, [r7, #0]
 800c1ac:	691b      	ldr	r3, [r3, #16]
 800c1ae:	2b3e      	cmp	r3, #62	@ 0x3e
 800c1b0:	d920      	bls.n	800c1f4 <USB_ActivateEndpoint+0x24c>
 800c1b2:	683b      	ldr	r3, [r7, #0]
 800c1b4:	691b      	ldr	r3, [r3, #16]
 800c1b6:	095b      	lsrs	r3, r3, #5
 800c1b8:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800c1ba:	683b      	ldr	r3, [r7, #0]
 800c1bc:	691b      	ldr	r3, [r3, #16]
 800c1be:	221f      	movs	r2, #31
 800c1c0:	4013      	ands	r3, r2
 800c1c2:	d102      	bne.n	800c1ca <USB_ActivateEndpoint+0x222>
 800c1c4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800c1c6:	3b01      	subs	r3, #1
 800c1c8:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800c1ca:	683b      	ldr	r3, [r7, #0]
 800c1cc:	781b      	ldrb	r3, [r3, #0]
 800c1ce:	00db      	lsls	r3, r3, #3
 800c1d0:	4a5c      	ldr	r2, [pc, #368]	@ (800c344 <USB_ActivateEndpoint+0x39c>)
 800c1d2:	4694      	mov	ip, r2
 800c1d4:	4463      	add	r3, ip
 800c1d6:	685a      	ldr	r2, [r3, #4]
 800c1d8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800c1da:	069b      	lsls	r3, r3, #26
 800c1dc:	431a      	orrs	r2, r3
 800c1de:	683b      	ldr	r3, [r7, #0]
 800c1e0:	781b      	ldrb	r3, [r3, #0]
 800c1e2:	00db      	lsls	r3, r3, #3
 800c1e4:	4957      	ldr	r1, [pc, #348]	@ (800c344 <USB_ActivateEndpoint+0x39c>)
 800c1e6:	468c      	mov	ip, r1
 800c1e8:	4463      	add	r3, ip
 800c1ea:	2180      	movs	r1, #128	@ 0x80
 800c1ec:	0609      	lsls	r1, r1, #24
 800c1ee:	430a      	orrs	r2, r1
 800c1f0:	605a      	str	r2, [r3, #4]
 800c1f2:	e032      	b.n	800c25a <USB_ActivateEndpoint+0x2b2>
 800c1f4:	683b      	ldr	r3, [r7, #0]
 800c1f6:	691b      	ldr	r3, [r3, #16]
 800c1f8:	2b00      	cmp	r3, #0
 800c1fa:	d111      	bne.n	800c220 <USB_ActivateEndpoint+0x278>
 800c1fc:	683b      	ldr	r3, [r7, #0]
 800c1fe:	781b      	ldrb	r3, [r3, #0]
 800c200:	00db      	lsls	r3, r3, #3
 800c202:	4a50      	ldr	r2, [pc, #320]	@ (800c344 <USB_ActivateEndpoint+0x39c>)
 800c204:	4694      	mov	ip, r2
 800c206:	4463      	add	r3, ip
 800c208:	685a      	ldr	r2, [r3, #4]
 800c20a:	683b      	ldr	r3, [r7, #0]
 800c20c:	781b      	ldrb	r3, [r3, #0]
 800c20e:	00db      	lsls	r3, r3, #3
 800c210:	494c      	ldr	r1, [pc, #304]	@ (800c344 <USB_ActivateEndpoint+0x39c>)
 800c212:	468c      	mov	ip, r1
 800c214:	4463      	add	r3, ip
 800c216:	2180      	movs	r1, #128	@ 0x80
 800c218:	0609      	lsls	r1, r1, #24
 800c21a:	430a      	orrs	r2, r1
 800c21c:	605a      	str	r2, [r3, #4]
 800c21e:	e01c      	b.n	800c25a <USB_ActivateEndpoint+0x2b2>
 800c220:	683b      	ldr	r3, [r7, #0]
 800c222:	691b      	ldr	r3, [r3, #16]
 800c224:	085b      	lsrs	r3, r3, #1
 800c226:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800c228:	683b      	ldr	r3, [r7, #0]
 800c22a:	691b      	ldr	r3, [r3, #16]
 800c22c:	2201      	movs	r2, #1
 800c22e:	4013      	ands	r3, r2
 800c230:	d002      	beq.n	800c238 <USB_ActivateEndpoint+0x290>
 800c232:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800c234:	3301      	adds	r3, #1
 800c236:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800c238:	683b      	ldr	r3, [r7, #0]
 800c23a:	781b      	ldrb	r3, [r3, #0]
 800c23c:	00db      	lsls	r3, r3, #3
 800c23e:	4a41      	ldr	r2, [pc, #260]	@ (800c344 <USB_ActivateEndpoint+0x39c>)
 800c240:	4694      	mov	ip, r2
 800c242:	4463      	add	r3, ip
 800c244:	6859      	ldr	r1, [r3, #4]
 800c246:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800c248:	069a      	lsls	r2, r3, #26
 800c24a:	683b      	ldr	r3, [r7, #0]
 800c24c:	781b      	ldrb	r3, [r3, #0]
 800c24e:	00db      	lsls	r3, r3, #3
 800c250:	483c      	ldr	r0, [pc, #240]	@ (800c344 <USB_ActivateEndpoint+0x39c>)
 800c252:	4684      	mov	ip, r0
 800c254:	4463      	add	r3, ip
 800c256:	430a      	orrs	r2, r1
 800c258:	605a      	str	r2, [r3, #4]
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800c25a:	687a      	ldr	r2, [r7, #4]
 800c25c:	683b      	ldr	r3, [r7, #0]
 800c25e:	781b      	ldrb	r3, [r3, #0]
 800c260:	009b      	lsls	r3, r3, #2
 800c262:	18d3      	adds	r3, r2, r3
 800c264:	681b      	ldr	r3, [r3, #0]
 800c266:	62bb      	str	r3, [r7, #40]	@ 0x28
 800c268:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800c26a:	2380      	movs	r3, #128	@ 0x80
 800c26c:	01db      	lsls	r3, r3, #7
 800c26e:	4013      	ands	r3, r2
 800c270:	d011      	beq.n	800c296 <USB_ActivateEndpoint+0x2ee>
 800c272:	687a      	ldr	r2, [r7, #4]
 800c274:	683b      	ldr	r3, [r7, #0]
 800c276:	781b      	ldrb	r3, [r3, #0]
 800c278:	009b      	lsls	r3, r3, #2
 800c27a:	18d3      	adds	r3, r2, r3
 800c27c:	681b      	ldr	r3, [r3, #0]
 800c27e:	4a30      	ldr	r2, [pc, #192]	@ (800c340 <USB_ActivateEndpoint+0x398>)
 800c280:	4013      	ands	r3, r2
 800c282:	627b      	str	r3, [r7, #36]	@ 0x24
 800c284:	687a      	ldr	r2, [r7, #4]
 800c286:	683b      	ldr	r3, [r7, #0]
 800c288:	781b      	ldrb	r3, [r3, #0]
 800c28a:	009b      	lsls	r3, r3, #2
 800c28c:	18d3      	adds	r3, r2, r3
 800c28e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c290:	492f      	ldr	r1, [pc, #188]	@ (800c350 <USB_ActivateEndpoint+0x3a8>)
 800c292:	430a      	orrs	r2, r1
 800c294:	601a      	str	r2, [r3, #0]

      if (ep->num == 0U)
 800c296:	683b      	ldr	r3, [r7, #0]
 800c298:	781b      	ldrb	r3, [r3, #0]
 800c29a:	2b00      	cmp	r3, #0
 800c29c:	d11c      	bne.n	800c2d8 <USB_ActivateEndpoint+0x330>
      {
        /* Configure VALID status for EP0 */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800c29e:	687a      	ldr	r2, [r7, #4]
 800c2a0:	683b      	ldr	r3, [r7, #0]
 800c2a2:	781b      	ldrb	r3, [r3, #0]
 800c2a4:	009b      	lsls	r3, r3, #2
 800c2a6:	18d3      	adds	r3, r2, r3
 800c2a8:	681b      	ldr	r3, [r3, #0]
 800c2aa:	4a2a      	ldr	r2, [pc, #168]	@ (800c354 <USB_ActivateEndpoint+0x3ac>)
 800c2ac:	4013      	ands	r3, r2
 800c2ae:	61fb      	str	r3, [r7, #28]
 800c2b0:	69fb      	ldr	r3, [r7, #28]
 800c2b2:	2280      	movs	r2, #128	@ 0x80
 800c2b4:	0152      	lsls	r2, r2, #5
 800c2b6:	4053      	eors	r3, r2
 800c2b8:	61fb      	str	r3, [r7, #28]
 800c2ba:	69fb      	ldr	r3, [r7, #28]
 800c2bc:	2280      	movs	r2, #128	@ 0x80
 800c2be:	0192      	lsls	r2, r2, #6
 800c2c0:	4053      	eors	r3, r2
 800c2c2:	61fb      	str	r3, [r7, #28]
 800c2c4:	687a      	ldr	r2, [r7, #4]
 800c2c6:	683b      	ldr	r3, [r7, #0]
 800c2c8:	781b      	ldrb	r3, [r3, #0]
 800c2ca:	009b      	lsls	r3, r3, #2
 800c2cc:	18d3      	adds	r3, r2, r3
 800c2ce:	69fa      	ldr	r2, [r7, #28]
 800c2d0:	491a      	ldr	r1, [pc, #104]	@ (800c33c <USB_ActivateEndpoint+0x394>)
 800c2d2:	430a      	orrs	r2, r1
 800c2d4:	601a      	str	r2, [r3, #0]
 800c2d6:	e183      	b.n	800c5e0 <USB_ActivateEndpoint+0x638>
      }
      else
      {
        /* Configure NAK status for OUT Endpoint */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_NAK);
 800c2d8:	687a      	ldr	r2, [r7, #4]
 800c2da:	683b      	ldr	r3, [r7, #0]
 800c2dc:	781b      	ldrb	r3, [r3, #0]
 800c2de:	009b      	lsls	r3, r3, #2
 800c2e0:	18d3      	adds	r3, r2, r3
 800c2e2:	681b      	ldr	r3, [r3, #0]
 800c2e4:	4a1b      	ldr	r2, [pc, #108]	@ (800c354 <USB_ActivateEndpoint+0x3ac>)
 800c2e6:	4013      	ands	r3, r2
 800c2e8:	623b      	str	r3, [r7, #32]
 800c2ea:	6a3b      	ldr	r3, [r7, #32]
 800c2ec:	2280      	movs	r2, #128	@ 0x80
 800c2ee:	0192      	lsls	r2, r2, #6
 800c2f0:	4053      	eors	r3, r2
 800c2f2:	623b      	str	r3, [r7, #32]
 800c2f4:	687a      	ldr	r2, [r7, #4]
 800c2f6:	683b      	ldr	r3, [r7, #0]
 800c2f8:	781b      	ldrb	r3, [r3, #0]
 800c2fa:	009b      	lsls	r3, r3, #2
 800c2fc:	18d3      	adds	r3, r2, r3
 800c2fe:	6a3a      	ldr	r2, [r7, #32]
 800c300:	490e      	ldr	r1, [pc, #56]	@ (800c33c <USB_ActivateEndpoint+0x394>)
 800c302:	430a      	orrs	r2, r1
 800c304:	601a      	str	r2, [r3, #0]
 800c306:	e16b      	b.n	800c5e0 <USB_ActivateEndpoint+0x638>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->type == EP_TYPE_BULK)
 800c308:	683b      	ldr	r3, [r7, #0]
 800c30a:	78db      	ldrb	r3, [r3, #3]
 800c30c:	2b02      	cmp	r3, #2
 800c30e:	d125      	bne.n	800c35c <USB_ActivateEndpoint+0x3b4>
    {
      /* Set bulk endpoint as double buffered */
      PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 800c310:	687a      	ldr	r2, [r7, #4]
 800c312:	683b      	ldr	r3, [r7, #0]
 800c314:	781b      	ldrb	r3, [r3, #0]
 800c316:	009b      	lsls	r3, r3, #2
 800c318:	18d3      	adds	r3, r2, r3
 800c31a:	681b      	ldr	r3, [r3, #0]
 800c31c:	4a08      	ldr	r2, [pc, #32]	@ (800c340 <USB_ActivateEndpoint+0x398>)
 800c31e:	4013      	ands	r3, r2
 800c320:	663b      	str	r3, [r7, #96]	@ 0x60
 800c322:	687a      	ldr	r2, [r7, #4]
 800c324:	683b      	ldr	r3, [r7, #0]
 800c326:	781b      	ldrb	r3, [r3, #0]
 800c328:	009b      	lsls	r3, r3, #2
 800c32a:	18d3      	adds	r3, r2, r3
 800c32c:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800c32e:	490a      	ldr	r1, [pc, #40]	@ (800c358 <USB_ActivateEndpoint+0x3b0>)
 800c330:	430a      	orrs	r2, r1
 800c332:	601a      	str	r2, [r3, #0]
 800c334:	e024      	b.n	800c380 <USB_ActivateEndpoint+0x3d8>
 800c336:	46c0      	nop			@ (mov r8, r8)
 800c338:	07ff898f 	.word	0x07ff898f
 800c33c:	00008080 	.word	0x00008080
 800c340:	07ff8f8f 	.word	0x07ff8f8f
 800c344:	40009800 	.word	0x40009800
 800c348:	000080c0 	.word	0x000080c0
 800c34c:	07ff8fbf 	.word	0x07ff8fbf
 800c350:	0000c080 	.word	0x0000c080
 800c354:	07ffbf8f 	.word	0x07ffbf8f
 800c358:	00008180 	.word	0x00008180
    }
    else
    {
      /* Set the ISOC endpoint in double buffer mode */
      PCD_CLEAR_EP_KIND(USBx, ep->num);
 800c35c:	687a      	ldr	r2, [r7, #4]
 800c35e:	683b      	ldr	r3, [r7, #0]
 800c360:	781b      	ldrb	r3, [r3, #0]
 800c362:	009b      	lsls	r3, r3, #2
 800c364:	18d3      	adds	r3, r2, r3
 800c366:	681b      	ldr	r3, [r3, #0]
 800c368:	4aa1      	ldr	r2, [pc, #644]	@ (800c5f0 <USB_ActivateEndpoint+0x648>)
 800c36a:	4013      	ands	r3, r2
 800c36c:	667b      	str	r3, [r7, #100]	@ 0x64
 800c36e:	687a      	ldr	r2, [r7, #4]
 800c370:	683b      	ldr	r3, [r7, #0]
 800c372:	781b      	ldrb	r3, [r3, #0]
 800c374:	009b      	lsls	r3, r3, #2
 800c376:	18d3      	adds	r3, r2, r3
 800c378:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800c37a:	499e      	ldr	r1, [pc, #632]	@ (800c5f4 <USB_ActivateEndpoint+0x64c>)
 800c37c:	430a      	orrs	r2, r1
 800c37e:	601a      	str	r2, [r3, #0]
    }

    /* Set buffer address for double buffered mode */
    PCD_SET_EP_DBUF_ADDR(USBx, ep->num, ep->pmaaddr0, ep->pmaaddr1);
 800c380:	683b      	ldr	r3, [r7, #0]
 800c382:	781b      	ldrb	r3, [r3, #0]
 800c384:	00db      	lsls	r3, r3, #3
 800c386:	4a9c      	ldr	r2, [pc, #624]	@ (800c5f8 <USB_ActivateEndpoint+0x650>)
 800c388:	4694      	mov	ip, r2
 800c38a:	4463      	add	r3, ip
 800c38c:	681a      	ldr	r2, [r3, #0]
 800c38e:	683b      	ldr	r3, [r7, #0]
 800c390:	781b      	ldrb	r3, [r3, #0]
 800c392:	00db      	lsls	r3, r3, #3
 800c394:	4998      	ldr	r1, [pc, #608]	@ (800c5f8 <USB_ActivateEndpoint+0x650>)
 800c396:	468c      	mov	ip, r1
 800c398:	4463      	add	r3, ip
 800c39a:	0c12      	lsrs	r2, r2, #16
 800c39c:	0412      	lsls	r2, r2, #16
 800c39e:	601a      	str	r2, [r3, #0]
 800c3a0:	683b      	ldr	r3, [r7, #0]
 800c3a2:	781b      	ldrb	r3, [r3, #0]
 800c3a4:	00db      	lsls	r3, r3, #3
 800c3a6:	4a94      	ldr	r2, [pc, #592]	@ (800c5f8 <USB_ActivateEndpoint+0x650>)
 800c3a8:	4694      	mov	ip, r2
 800c3aa:	4463      	add	r3, ip
 800c3ac:	6819      	ldr	r1, [r3, #0]
 800c3ae:	683b      	ldr	r3, [r7, #0]
 800c3b0:	891b      	ldrh	r3, [r3, #8]
 800c3b2:	089b      	lsrs	r3, r3, #2
 800c3b4:	b29b      	uxth	r3, r3
 800c3b6:	009a      	lsls	r2, r3, #2
 800c3b8:	683b      	ldr	r3, [r7, #0]
 800c3ba:	781b      	ldrb	r3, [r3, #0]
 800c3bc:	00db      	lsls	r3, r3, #3
 800c3be:	488e      	ldr	r0, [pc, #568]	@ (800c5f8 <USB_ActivateEndpoint+0x650>)
 800c3c0:	4684      	mov	ip, r0
 800c3c2:	4463      	add	r3, ip
 800c3c4:	430a      	orrs	r2, r1
 800c3c6:	601a      	str	r2, [r3, #0]
 800c3c8:	683b      	ldr	r3, [r7, #0]
 800c3ca:	781b      	ldrb	r3, [r3, #0]
 800c3cc:	00db      	lsls	r3, r3, #3
 800c3ce:	4a8a      	ldr	r2, [pc, #552]	@ (800c5f8 <USB_ActivateEndpoint+0x650>)
 800c3d0:	4694      	mov	ip, r2
 800c3d2:	4463      	add	r3, ip
 800c3d4:	685a      	ldr	r2, [r3, #4]
 800c3d6:	683b      	ldr	r3, [r7, #0]
 800c3d8:	781b      	ldrb	r3, [r3, #0]
 800c3da:	00db      	lsls	r3, r3, #3
 800c3dc:	4986      	ldr	r1, [pc, #536]	@ (800c5f8 <USB_ActivateEndpoint+0x650>)
 800c3de:	468c      	mov	ip, r1
 800c3e0:	4463      	add	r3, ip
 800c3e2:	0c12      	lsrs	r2, r2, #16
 800c3e4:	0412      	lsls	r2, r2, #16
 800c3e6:	605a      	str	r2, [r3, #4]
 800c3e8:	683b      	ldr	r3, [r7, #0]
 800c3ea:	781b      	ldrb	r3, [r3, #0]
 800c3ec:	00db      	lsls	r3, r3, #3
 800c3ee:	4a82      	ldr	r2, [pc, #520]	@ (800c5f8 <USB_ActivateEndpoint+0x650>)
 800c3f0:	4694      	mov	ip, r2
 800c3f2:	4463      	add	r3, ip
 800c3f4:	6859      	ldr	r1, [r3, #4]
 800c3f6:	683b      	ldr	r3, [r7, #0]
 800c3f8:	895b      	ldrh	r3, [r3, #10]
 800c3fa:	089b      	lsrs	r3, r3, #2
 800c3fc:	b29b      	uxth	r3, r3
 800c3fe:	009a      	lsls	r2, r3, #2
 800c400:	683b      	ldr	r3, [r7, #0]
 800c402:	781b      	ldrb	r3, [r3, #0]
 800c404:	00db      	lsls	r3, r3, #3
 800c406:	487c      	ldr	r0, [pc, #496]	@ (800c5f8 <USB_ActivateEndpoint+0x650>)
 800c408:	4684      	mov	ip, r0
 800c40a:	4463      	add	r3, ip
 800c40c:	430a      	orrs	r2, r1
 800c40e:	605a      	str	r2, [r3, #4]

    if (ep->is_in == 0U)
 800c410:	683b      	ldr	r3, [r7, #0]
 800c412:	785b      	ldrb	r3, [r3, #1]
 800c414:	2b00      	cmp	r3, #0
 800c416:	d169      	bne.n	800c4ec <USB_ActivateEndpoint+0x544>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800c418:	687a      	ldr	r2, [r7, #4]
 800c41a:	683b      	ldr	r3, [r7, #0]
 800c41c:	781b      	ldrb	r3, [r3, #0]
 800c41e:	009b      	lsls	r3, r3, #2
 800c420:	18d3      	adds	r3, r2, r3
 800c422:	681b      	ldr	r3, [r3, #0]
 800c424:	643b      	str	r3, [r7, #64]	@ 0x40
 800c426:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800c428:	2380      	movs	r3, #128	@ 0x80
 800c42a:	01db      	lsls	r3, r3, #7
 800c42c:	4013      	ands	r3, r2
 800c42e:	d011      	beq.n	800c454 <USB_ActivateEndpoint+0x4ac>
 800c430:	687a      	ldr	r2, [r7, #4]
 800c432:	683b      	ldr	r3, [r7, #0]
 800c434:	781b      	ldrb	r3, [r3, #0]
 800c436:	009b      	lsls	r3, r3, #2
 800c438:	18d3      	adds	r3, r2, r3
 800c43a:	681b      	ldr	r3, [r3, #0]
 800c43c:	4a6f      	ldr	r2, [pc, #444]	@ (800c5fc <USB_ActivateEndpoint+0x654>)
 800c43e:	4013      	ands	r3, r2
 800c440:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800c442:	687a      	ldr	r2, [r7, #4]
 800c444:	683b      	ldr	r3, [r7, #0]
 800c446:	781b      	ldrb	r3, [r3, #0]
 800c448:	009b      	lsls	r3, r3, #2
 800c44a:	18d3      	adds	r3, r2, r3
 800c44c:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800c44e:	496c      	ldr	r1, [pc, #432]	@ (800c600 <USB_ActivateEndpoint+0x658>)
 800c450:	430a      	orrs	r2, r1
 800c452:	601a      	str	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800c454:	687a      	ldr	r2, [r7, #4]
 800c456:	683b      	ldr	r3, [r7, #0]
 800c458:	781b      	ldrb	r3, [r3, #0]
 800c45a:	009b      	lsls	r3, r3, #2
 800c45c:	18d3      	adds	r3, r2, r3
 800c45e:	681b      	ldr	r3, [r3, #0]
 800c460:	63bb      	str	r3, [r7, #56]	@ 0x38
 800c462:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c464:	2240      	movs	r2, #64	@ 0x40
 800c466:	4013      	ands	r3, r2
 800c468:	d011      	beq.n	800c48e <USB_ActivateEndpoint+0x4e6>
 800c46a:	687a      	ldr	r2, [r7, #4]
 800c46c:	683b      	ldr	r3, [r7, #0]
 800c46e:	781b      	ldrb	r3, [r3, #0]
 800c470:	009b      	lsls	r3, r3, #2
 800c472:	18d3      	adds	r3, r2, r3
 800c474:	681b      	ldr	r3, [r3, #0]
 800c476:	4a61      	ldr	r2, [pc, #388]	@ (800c5fc <USB_ActivateEndpoint+0x654>)
 800c478:	4013      	ands	r3, r2
 800c47a:	637b      	str	r3, [r7, #52]	@ 0x34
 800c47c:	687a      	ldr	r2, [r7, #4]
 800c47e:	683b      	ldr	r3, [r7, #0]
 800c480:	781b      	ldrb	r3, [r3, #0]
 800c482:	009b      	lsls	r3, r3, #2
 800c484:	18d3      	adds	r3, r2, r3
 800c486:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800c488:	495e      	ldr	r1, [pc, #376]	@ (800c604 <USB_ActivateEndpoint+0x65c>)
 800c48a:	430a      	orrs	r2, r1
 800c48c:	601a      	str	r2, [r3, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800c48e:	687a      	ldr	r2, [r7, #4]
 800c490:	683b      	ldr	r3, [r7, #0]
 800c492:	781b      	ldrb	r3, [r3, #0]
 800c494:	009b      	lsls	r3, r3, #2
 800c496:	18d3      	adds	r3, r2, r3
 800c498:	681b      	ldr	r3, [r3, #0]
 800c49a:	4a5b      	ldr	r2, [pc, #364]	@ (800c608 <USB_ActivateEndpoint+0x660>)
 800c49c:	4013      	ands	r3, r2
 800c49e:	633b      	str	r3, [r7, #48]	@ 0x30
 800c4a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c4a2:	2280      	movs	r2, #128	@ 0x80
 800c4a4:	0152      	lsls	r2, r2, #5
 800c4a6:	4053      	eors	r3, r2
 800c4a8:	633b      	str	r3, [r7, #48]	@ 0x30
 800c4aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c4ac:	2280      	movs	r2, #128	@ 0x80
 800c4ae:	0192      	lsls	r2, r2, #6
 800c4b0:	4053      	eors	r3, r2
 800c4b2:	633b      	str	r3, [r7, #48]	@ 0x30
 800c4b4:	687a      	ldr	r2, [r7, #4]
 800c4b6:	683b      	ldr	r3, [r7, #0]
 800c4b8:	781b      	ldrb	r3, [r3, #0]
 800c4ba:	009b      	lsls	r3, r3, #2
 800c4bc:	18d3      	adds	r3, r2, r3
 800c4be:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800c4c0:	494c      	ldr	r1, [pc, #304]	@ (800c5f4 <USB_ActivateEndpoint+0x64c>)
 800c4c2:	430a      	orrs	r2, r1
 800c4c4:	601a      	str	r2, [r3, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800c4c6:	687a      	ldr	r2, [r7, #4]
 800c4c8:	683b      	ldr	r3, [r7, #0]
 800c4ca:	781b      	ldrb	r3, [r3, #0]
 800c4cc:	009b      	lsls	r3, r3, #2
 800c4ce:	18d3      	adds	r3, r2, r3
 800c4d0:	681b      	ldr	r3, [r3, #0]
 800c4d2:	4a4e      	ldr	r2, [pc, #312]	@ (800c60c <USB_ActivateEndpoint+0x664>)
 800c4d4:	4013      	ands	r3, r2
 800c4d6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800c4d8:	687a      	ldr	r2, [r7, #4]
 800c4da:	683b      	ldr	r3, [r7, #0]
 800c4dc:	781b      	ldrb	r3, [r3, #0]
 800c4de:	009b      	lsls	r3, r3, #2
 800c4e0:	18d3      	adds	r3, r2, r3
 800c4e2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800c4e4:	4943      	ldr	r1, [pc, #268]	@ (800c5f4 <USB_ActivateEndpoint+0x64c>)
 800c4e6:	430a      	orrs	r2, r1
 800c4e8:	601a      	str	r2, [r3, #0]
 800c4ea:	e079      	b.n	800c5e0 <USB_ActivateEndpoint+0x638>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800c4ec:	687a      	ldr	r2, [r7, #4]
 800c4ee:	683b      	ldr	r3, [r7, #0]
 800c4f0:	781b      	ldrb	r3, [r3, #0]
 800c4f2:	009b      	lsls	r3, r3, #2
 800c4f4:	18d3      	adds	r3, r2, r3
 800c4f6:	681b      	ldr	r3, [r3, #0]
 800c4f8:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800c4fa:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800c4fc:	2380      	movs	r3, #128	@ 0x80
 800c4fe:	01db      	lsls	r3, r3, #7
 800c500:	4013      	ands	r3, r2
 800c502:	d011      	beq.n	800c528 <USB_ActivateEndpoint+0x580>
 800c504:	687a      	ldr	r2, [r7, #4]
 800c506:	683b      	ldr	r3, [r7, #0]
 800c508:	781b      	ldrb	r3, [r3, #0]
 800c50a:	009b      	lsls	r3, r3, #2
 800c50c:	18d3      	adds	r3, r2, r3
 800c50e:	681b      	ldr	r3, [r3, #0]
 800c510:	4a3a      	ldr	r2, [pc, #232]	@ (800c5fc <USB_ActivateEndpoint+0x654>)
 800c512:	4013      	ands	r3, r2
 800c514:	65bb      	str	r3, [r7, #88]	@ 0x58
 800c516:	687a      	ldr	r2, [r7, #4]
 800c518:	683b      	ldr	r3, [r7, #0]
 800c51a:	781b      	ldrb	r3, [r3, #0]
 800c51c:	009b      	lsls	r3, r3, #2
 800c51e:	18d3      	adds	r3, r2, r3
 800c520:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800c522:	4937      	ldr	r1, [pc, #220]	@ (800c600 <USB_ActivateEndpoint+0x658>)
 800c524:	430a      	orrs	r2, r1
 800c526:	601a      	str	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800c528:	687a      	ldr	r2, [r7, #4]
 800c52a:	683b      	ldr	r3, [r7, #0]
 800c52c:	781b      	ldrb	r3, [r3, #0]
 800c52e:	009b      	lsls	r3, r3, #2
 800c530:	18d3      	adds	r3, r2, r3
 800c532:	681b      	ldr	r3, [r3, #0]
 800c534:	657b      	str	r3, [r7, #84]	@ 0x54
 800c536:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800c538:	2240      	movs	r2, #64	@ 0x40
 800c53a:	4013      	ands	r3, r2
 800c53c:	d011      	beq.n	800c562 <USB_ActivateEndpoint+0x5ba>
 800c53e:	687a      	ldr	r2, [r7, #4]
 800c540:	683b      	ldr	r3, [r7, #0]
 800c542:	781b      	ldrb	r3, [r3, #0]
 800c544:	009b      	lsls	r3, r3, #2
 800c546:	18d3      	adds	r3, r2, r3
 800c548:	681b      	ldr	r3, [r3, #0]
 800c54a:	4a2c      	ldr	r2, [pc, #176]	@ (800c5fc <USB_ActivateEndpoint+0x654>)
 800c54c:	4013      	ands	r3, r2
 800c54e:	653b      	str	r3, [r7, #80]	@ 0x50
 800c550:	687a      	ldr	r2, [r7, #4]
 800c552:	683b      	ldr	r3, [r7, #0]
 800c554:	781b      	ldrb	r3, [r3, #0]
 800c556:	009b      	lsls	r3, r3, #2
 800c558:	18d3      	adds	r3, r2, r3
 800c55a:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800c55c:	4929      	ldr	r1, [pc, #164]	@ (800c604 <USB_ActivateEndpoint+0x65c>)
 800c55e:	430a      	orrs	r2, r1
 800c560:	601a      	str	r2, [r3, #0]

      if (ep->type != EP_TYPE_ISOC)
 800c562:	683b      	ldr	r3, [r7, #0]
 800c564:	78db      	ldrb	r3, [r3, #3]
 800c566:	2b01      	cmp	r3, #1
 800c568:	d016      	beq.n	800c598 <USB_ActivateEndpoint+0x5f0>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 800c56a:	687a      	ldr	r2, [r7, #4]
 800c56c:	683b      	ldr	r3, [r7, #0]
 800c56e:	781b      	ldrb	r3, [r3, #0]
 800c570:	009b      	lsls	r3, r3, #2
 800c572:	18d3      	adds	r3, r2, r3
 800c574:	681b      	ldr	r3, [r3, #0]
 800c576:	4a25      	ldr	r2, [pc, #148]	@ (800c60c <USB_ActivateEndpoint+0x664>)
 800c578:	4013      	ands	r3, r2
 800c57a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800c57c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800c57e:	2220      	movs	r2, #32
 800c580:	4053      	eors	r3, r2
 800c582:	64bb      	str	r3, [r7, #72]	@ 0x48
 800c584:	687a      	ldr	r2, [r7, #4]
 800c586:	683b      	ldr	r3, [r7, #0]
 800c588:	781b      	ldrb	r3, [r3, #0]
 800c58a:	009b      	lsls	r3, r3, #2
 800c58c:	18d3      	adds	r3, r2, r3
 800c58e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800c590:	4918      	ldr	r1, [pc, #96]	@ (800c5f4 <USB_ActivateEndpoint+0x64c>)
 800c592:	430a      	orrs	r2, r1
 800c594:	601a      	str	r2, [r3, #0]
 800c596:	e011      	b.n	800c5bc <USB_ActivateEndpoint+0x614>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800c598:	687a      	ldr	r2, [r7, #4]
 800c59a:	683b      	ldr	r3, [r7, #0]
 800c59c:	781b      	ldrb	r3, [r3, #0]
 800c59e:	009b      	lsls	r3, r3, #2
 800c5a0:	18d3      	adds	r3, r2, r3
 800c5a2:	681b      	ldr	r3, [r3, #0]
 800c5a4:	4a19      	ldr	r2, [pc, #100]	@ (800c60c <USB_ActivateEndpoint+0x664>)
 800c5a6:	4013      	ands	r3, r2
 800c5a8:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800c5aa:	687a      	ldr	r2, [r7, #4]
 800c5ac:	683b      	ldr	r3, [r7, #0]
 800c5ae:	781b      	ldrb	r3, [r3, #0]
 800c5b0:	009b      	lsls	r3, r3, #2
 800c5b2:	18d3      	adds	r3, r2, r3
 800c5b4:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800c5b6:	490f      	ldr	r1, [pc, #60]	@ (800c5f4 <USB_ActivateEndpoint+0x64c>)
 800c5b8:	430a      	orrs	r2, r1
 800c5ba:	601a      	str	r2, [r3, #0]
      }

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800c5bc:	687a      	ldr	r2, [r7, #4]
 800c5be:	683b      	ldr	r3, [r7, #0]
 800c5c0:	781b      	ldrb	r3, [r3, #0]
 800c5c2:	009b      	lsls	r3, r3, #2
 800c5c4:	18d3      	adds	r3, r2, r3
 800c5c6:	681b      	ldr	r3, [r3, #0]
 800c5c8:	4a0f      	ldr	r2, [pc, #60]	@ (800c608 <USB_ActivateEndpoint+0x660>)
 800c5ca:	4013      	ands	r3, r2
 800c5cc:	647b      	str	r3, [r7, #68]	@ 0x44
 800c5ce:	687a      	ldr	r2, [r7, #4]
 800c5d0:	683b      	ldr	r3, [r7, #0]
 800c5d2:	781b      	ldrb	r3, [r3, #0]
 800c5d4:	009b      	lsls	r3, r3, #2
 800c5d6:	18d3      	adds	r3, r2, r3
 800c5d8:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800c5da:	4906      	ldr	r1, [pc, #24]	@ (800c5f4 <USB_ActivateEndpoint+0x64c>)
 800c5dc:	430a      	orrs	r2, r1
 800c5de:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return ret;
 800c5e0:	2377      	movs	r3, #119	@ 0x77
 800c5e2:	18fb      	adds	r3, r7, r3
 800c5e4:	781b      	ldrb	r3, [r3, #0]
}
 800c5e6:	0018      	movs	r0, r3
 800c5e8:	46bd      	mov	sp, r7
 800c5ea:	b01e      	add	sp, #120	@ 0x78
 800c5ec:	bd80      	pop	{r7, pc}
 800c5ee:	46c0      	nop			@ (mov r8, r8)
 800c5f0:	07ff8e8f 	.word	0x07ff8e8f
 800c5f4:	00008080 	.word	0x00008080
 800c5f8:	40009800 	.word	0x40009800
 800c5fc:	07ff8f8f 	.word	0x07ff8f8f
 800c600:	0000c080 	.word	0x0000c080
 800c604:	000080c0 	.word	0x000080c0
 800c608:	07ffbf8f 	.word	0x07ffbf8f
 800c60c:	07ff8fbf 	.word	0x07ff8fbf

0800c610 <USB_EPStartXfer>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_DRD_TypeDef *USBx, USB_DRD_EPTypeDef *ep)
{
 800c610:	b590      	push	{r4, r7, lr}
 800c612:	b097      	sub	sp, #92	@ 0x5c
 800c614:	af00      	add	r7, sp, #0
 800c616:	6078      	str	r0, [r7, #4]
 800c618:	6039      	str	r1, [r7, #0]
  uint16_t pmabuffer;
  uint16_t wEPVal;
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  /* IN endpoint */
  if (ep->is_in == 1U)
 800c61a:	683b      	ldr	r3, [r7, #0]
 800c61c:	785b      	ldrb	r3, [r3, #1]
 800c61e:	2b01      	cmp	r3, #1
 800c620:	d001      	beq.n	800c626 <USB_EPStartXfer+0x16>
 800c622:	f000 fcbf 	bl	800cfa4 <USB_EPStartXfer+0x994>
  {
    /*Multi packet transfer*/
    if (ep->xfer_len > ep->maxpacket)
 800c626:	683b      	ldr	r3, [r7, #0]
 800c628:	699a      	ldr	r2, [r3, #24]
 800c62a:	683b      	ldr	r3, [r7, #0]
 800c62c:	691b      	ldr	r3, [r3, #16]
 800c62e:	429a      	cmp	r2, r3
 800c630:	d903      	bls.n	800c63a <USB_EPStartXfer+0x2a>
    {
      len = ep->maxpacket;
 800c632:	683b      	ldr	r3, [r7, #0]
 800c634:	691b      	ldr	r3, [r3, #16]
 800c636:	657b      	str	r3, [r7, #84]	@ 0x54
 800c638:	e002      	b.n	800c640 <USB_EPStartXfer+0x30>
    }
    else
    {
      len = ep->xfer_len;
 800c63a:	683b      	ldr	r3, [r7, #0]
 800c63c:	699b      	ldr	r3, [r3, #24]
 800c63e:	657b      	str	r3, [r7, #84]	@ 0x54
    }

    /* configure and validate Tx endpoint */
    if (ep->doublebuffer == 0U)
 800c640:	683b      	ldr	r3, [r7, #0]
 800c642:	7b1b      	ldrb	r3, [r3, #12]
 800c644:	2b00      	cmp	r3, #0
 800c646:	d12b      	bne.n	800c6a0 <USB_EPStartXfer+0x90>
    {
      USB_WritePMA(USBx, ep->xfer_buff, ep->pmaadress, (uint16_t)len);
 800c648:	683b      	ldr	r3, [r7, #0]
 800c64a:	6959      	ldr	r1, [r3, #20]
 800c64c:	683b      	ldr	r3, [r7, #0]
 800c64e:	88da      	ldrh	r2, [r3, #6]
 800c650:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800c652:	b29b      	uxth	r3, r3
 800c654:	6878      	ldr	r0, [r7, #4]
 800c656:	f001 f853 	bl	800d700 <USB_WritePMA>
      PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 800c65a:	683b      	ldr	r3, [r7, #0]
 800c65c:	781b      	ldrb	r3, [r3, #0]
 800c65e:	00db      	lsls	r3, r3, #3
 800c660:	4ace      	ldr	r2, [pc, #824]	@ (800c99c <USB_EPStartXfer+0x38c>)
 800c662:	4694      	mov	ip, r2
 800c664:	4463      	add	r3, ip
 800c666:	681a      	ldr	r2, [r3, #0]
 800c668:	683b      	ldr	r3, [r7, #0]
 800c66a:	781b      	ldrb	r3, [r3, #0]
 800c66c:	00db      	lsls	r3, r3, #3
 800c66e:	49cb      	ldr	r1, [pc, #812]	@ (800c99c <USB_EPStartXfer+0x38c>)
 800c670:	468c      	mov	ip, r1
 800c672:	4463      	add	r3, ip
 800c674:	0412      	lsls	r2, r2, #16
 800c676:	0c12      	lsrs	r2, r2, #16
 800c678:	601a      	str	r2, [r3, #0]
 800c67a:	683b      	ldr	r3, [r7, #0]
 800c67c:	781b      	ldrb	r3, [r3, #0]
 800c67e:	00db      	lsls	r3, r3, #3
 800c680:	4ac6      	ldr	r2, [pc, #792]	@ (800c99c <USB_EPStartXfer+0x38c>)
 800c682:	4694      	mov	ip, r2
 800c684:	4463      	add	r3, ip
 800c686:	6819      	ldr	r1, [r3, #0]
 800c688:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800c68a:	041a      	lsls	r2, r3, #16
 800c68c:	683b      	ldr	r3, [r7, #0]
 800c68e:	781b      	ldrb	r3, [r3, #0]
 800c690:	00db      	lsls	r3, r3, #3
 800c692:	48c2      	ldr	r0, [pc, #776]	@ (800c99c <USB_EPStartXfer+0x38c>)
 800c694:	4684      	mov	ip, r0
 800c696:	4463      	add	r3, ip
 800c698:	430a      	orrs	r2, r1
 800c69a:	601a      	str	r2, [r3, #0]
 800c69c:	f000 fc67 	bl	800cf6e <USB_EPStartXfer+0x95e>
    }
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* double buffer bulk management */
      if (ep->type == EP_TYPE_BULK)
 800c6a0:	683b      	ldr	r3, [r7, #0]
 800c6a2:	78db      	ldrb	r3, [r3, #3]
 800c6a4:	2b02      	cmp	r3, #2
 800c6a6:	d000      	beq.n	800c6aa <USB_EPStartXfer+0x9a>
 800c6a8:	e31a      	b.n	800cce0 <USB_EPStartXfer+0x6d0>
      {
        if (ep->xfer_len_db > ep->maxpacket)
 800c6aa:	683b      	ldr	r3, [r7, #0]
 800c6ac:	6a1a      	ldr	r2, [r3, #32]
 800c6ae:	683b      	ldr	r3, [r7, #0]
 800c6b0:	691b      	ldr	r3, [r3, #16]
 800c6b2:	429a      	cmp	r2, r3
 800c6b4:	d800      	bhi.n	800c6b8 <USB_EPStartXfer+0xa8>
 800c6b6:	e2c7      	b.n	800cc48 <USB_EPStartXfer+0x638>
        {
          /* enable double buffer */
          PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 800c6b8:	687a      	ldr	r2, [r7, #4]
 800c6ba:	683b      	ldr	r3, [r7, #0]
 800c6bc:	781b      	ldrb	r3, [r3, #0]
 800c6be:	009b      	lsls	r3, r3, #2
 800c6c0:	18d3      	adds	r3, r2, r3
 800c6c2:	681b      	ldr	r3, [r3, #0]
 800c6c4:	4ab6      	ldr	r2, [pc, #728]	@ (800c9a0 <USB_EPStartXfer+0x390>)
 800c6c6:	4013      	ands	r3, r2
 800c6c8:	613b      	str	r3, [r7, #16]
 800c6ca:	687a      	ldr	r2, [r7, #4]
 800c6cc:	683b      	ldr	r3, [r7, #0]
 800c6ce:	781b      	ldrb	r3, [r3, #0]
 800c6d0:	009b      	lsls	r3, r3, #2
 800c6d2:	18d3      	adds	r3, r2, r3
 800c6d4:	693a      	ldr	r2, [r7, #16]
 800c6d6:	49b3      	ldr	r1, [pc, #716]	@ (800c9a4 <USB_EPStartXfer+0x394>)
 800c6d8:	430a      	orrs	r2, r1
 800c6da:	601a      	str	r2, [r3, #0]

          /* each Time to write in PMA xfer_len_db will */
          ep->xfer_len_db -= len;
 800c6dc:	683b      	ldr	r3, [r7, #0]
 800c6de:	6a1a      	ldr	r2, [r3, #32]
 800c6e0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800c6e2:	1ad2      	subs	r2, r2, r3
 800c6e4:	683b      	ldr	r3, [r7, #0]
 800c6e6:	621a      	str	r2, [r3, #32]

          /* Fill the two first buffer in the Buffer0 & Buffer1 */
          if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 800c6e8:	687a      	ldr	r2, [r7, #4]
 800c6ea:	683b      	ldr	r3, [r7, #0]
 800c6ec:	781b      	ldrb	r3, [r3, #0]
 800c6ee:	009b      	lsls	r3, r3, #2
 800c6f0:	18d3      	adds	r3, r2, r3
 800c6f2:	681b      	ldr	r3, [r3, #0]
 800c6f4:	2240      	movs	r2, #64	@ 0x40
 800c6f6:	4013      	ands	r3, r2
 800c6f8:	d100      	bne.n	800c6fc <USB_EPStartXfer+0xec>
 800c6fa:	e155      	b.n	800c9a8 <USB_EPStartXfer+0x398>
          {
            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800c6fc:	683b      	ldr	r3, [r7, #0]
 800c6fe:	785b      	ldrb	r3, [r3, #1]
 800c700:	2b00      	cmp	r3, #0
 800c702:	d162      	bne.n	800c7ca <USB_EPStartXfer+0x1ba>
 800c704:	683b      	ldr	r3, [r7, #0]
 800c706:	781b      	ldrb	r3, [r3, #0]
 800c708:	00db      	lsls	r3, r3, #3
 800c70a:	4aa4      	ldr	r2, [pc, #656]	@ (800c99c <USB_EPStartXfer+0x38c>)
 800c70c:	4694      	mov	ip, r2
 800c70e:	4463      	add	r3, ip
 800c710:	685a      	ldr	r2, [r3, #4]
 800c712:	683b      	ldr	r3, [r7, #0]
 800c714:	781b      	ldrb	r3, [r3, #0]
 800c716:	00db      	lsls	r3, r3, #3
 800c718:	49a0      	ldr	r1, [pc, #640]	@ (800c99c <USB_EPStartXfer+0x38c>)
 800c71a:	468c      	mov	ip, r1
 800c71c:	4463      	add	r3, ip
 800c71e:	0192      	lsls	r2, r2, #6
 800c720:	0992      	lsrs	r2, r2, #6
 800c722:	605a      	str	r2, [r3, #4]
 800c724:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800c726:	2b3e      	cmp	r3, #62	@ 0x3e
 800c728:	d91e      	bls.n	800c768 <USB_EPStartXfer+0x158>
 800c72a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800c72c:	095b      	lsrs	r3, r3, #5
 800c72e:	653b      	str	r3, [r7, #80]	@ 0x50
 800c730:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800c732:	221f      	movs	r2, #31
 800c734:	4013      	ands	r3, r2
 800c736:	d102      	bne.n	800c73e <USB_EPStartXfer+0x12e>
 800c738:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c73a:	3b01      	subs	r3, #1
 800c73c:	653b      	str	r3, [r7, #80]	@ 0x50
 800c73e:	683b      	ldr	r3, [r7, #0]
 800c740:	781b      	ldrb	r3, [r3, #0]
 800c742:	00db      	lsls	r3, r3, #3
 800c744:	4a95      	ldr	r2, [pc, #596]	@ (800c99c <USB_EPStartXfer+0x38c>)
 800c746:	4694      	mov	ip, r2
 800c748:	4463      	add	r3, ip
 800c74a:	685a      	ldr	r2, [r3, #4]
 800c74c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c74e:	069b      	lsls	r3, r3, #26
 800c750:	431a      	orrs	r2, r3
 800c752:	683b      	ldr	r3, [r7, #0]
 800c754:	781b      	ldrb	r3, [r3, #0]
 800c756:	00db      	lsls	r3, r3, #3
 800c758:	4990      	ldr	r1, [pc, #576]	@ (800c99c <USB_EPStartXfer+0x38c>)
 800c75a:	468c      	mov	ip, r1
 800c75c:	4463      	add	r3, ip
 800c75e:	2180      	movs	r1, #128	@ 0x80
 800c760:	0609      	lsls	r1, r1, #24
 800c762:	430a      	orrs	r2, r1
 800c764:	605a      	str	r2, [r3, #4]
 800c766:	e055      	b.n	800c814 <USB_EPStartXfer+0x204>
 800c768:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800c76a:	2b00      	cmp	r3, #0
 800c76c:	d111      	bne.n	800c792 <USB_EPStartXfer+0x182>
 800c76e:	683b      	ldr	r3, [r7, #0]
 800c770:	781b      	ldrb	r3, [r3, #0]
 800c772:	00db      	lsls	r3, r3, #3
 800c774:	4a89      	ldr	r2, [pc, #548]	@ (800c99c <USB_EPStartXfer+0x38c>)
 800c776:	4694      	mov	ip, r2
 800c778:	4463      	add	r3, ip
 800c77a:	685a      	ldr	r2, [r3, #4]
 800c77c:	683b      	ldr	r3, [r7, #0]
 800c77e:	781b      	ldrb	r3, [r3, #0]
 800c780:	00db      	lsls	r3, r3, #3
 800c782:	4986      	ldr	r1, [pc, #536]	@ (800c99c <USB_EPStartXfer+0x38c>)
 800c784:	468c      	mov	ip, r1
 800c786:	4463      	add	r3, ip
 800c788:	2180      	movs	r1, #128	@ 0x80
 800c78a:	0609      	lsls	r1, r1, #24
 800c78c:	430a      	orrs	r2, r1
 800c78e:	605a      	str	r2, [r3, #4]
 800c790:	e040      	b.n	800c814 <USB_EPStartXfer+0x204>
 800c792:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800c794:	085b      	lsrs	r3, r3, #1
 800c796:	653b      	str	r3, [r7, #80]	@ 0x50
 800c798:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800c79a:	2201      	movs	r2, #1
 800c79c:	4013      	ands	r3, r2
 800c79e:	d002      	beq.n	800c7a6 <USB_EPStartXfer+0x196>
 800c7a0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c7a2:	3301      	adds	r3, #1
 800c7a4:	653b      	str	r3, [r7, #80]	@ 0x50
 800c7a6:	683b      	ldr	r3, [r7, #0]
 800c7a8:	781b      	ldrb	r3, [r3, #0]
 800c7aa:	00db      	lsls	r3, r3, #3
 800c7ac:	4a7b      	ldr	r2, [pc, #492]	@ (800c99c <USB_EPStartXfer+0x38c>)
 800c7ae:	4694      	mov	ip, r2
 800c7b0:	4463      	add	r3, ip
 800c7b2:	6859      	ldr	r1, [r3, #4]
 800c7b4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c7b6:	069a      	lsls	r2, r3, #26
 800c7b8:	683b      	ldr	r3, [r7, #0]
 800c7ba:	781b      	ldrb	r3, [r3, #0]
 800c7bc:	00db      	lsls	r3, r3, #3
 800c7be:	4877      	ldr	r0, [pc, #476]	@ (800c99c <USB_EPStartXfer+0x38c>)
 800c7c0:	4684      	mov	ip, r0
 800c7c2:	4463      	add	r3, ip
 800c7c4:	430a      	orrs	r2, r1
 800c7c6:	605a      	str	r2, [r3, #4]
 800c7c8:	e024      	b.n	800c814 <USB_EPStartXfer+0x204>
 800c7ca:	683b      	ldr	r3, [r7, #0]
 800c7cc:	785b      	ldrb	r3, [r3, #1]
 800c7ce:	2b01      	cmp	r3, #1
 800c7d0:	d120      	bne.n	800c814 <USB_EPStartXfer+0x204>
 800c7d2:	683b      	ldr	r3, [r7, #0]
 800c7d4:	781b      	ldrb	r3, [r3, #0]
 800c7d6:	00db      	lsls	r3, r3, #3
 800c7d8:	4a70      	ldr	r2, [pc, #448]	@ (800c99c <USB_EPStartXfer+0x38c>)
 800c7da:	4694      	mov	ip, r2
 800c7dc:	4463      	add	r3, ip
 800c7de:	685a      	ldr	r2, [r3, #4]
 800c7e0:	683b      	ldr	r3, [r7, #0]
 800c7e2:	781b      	ldrb	r3, [r3, #0]
 800c7e4:	00db      	lsls	r3, r3, #3
 800c7e6:	496d      	ldr	r1, [pc, #436]	@ (800c99c <USB_EPStartXfer+0x38c>)
 800c7e8:	468c      	mov	ip, r1
 800c7ea:	4463      	add	r3, ip
 800c7ec:	0412      	lsls	r2, r2, #16
 800c7ee:	0c12      	lsrs	r2, r2, #16
 800c7f0:	605a      	str	r2, [r3, #4]
 800c7f2:	683b      	ldr	r3, [r7, #0]
 800c7f4:	781b      	ldrb	r3, [r3, #0]
 800c7f6:	00db      	lsls	r3, r3, #3
 800c7f8:	4a68      	ldr	r2, [pc, #416]	@ (800c99c <USB_EPStartXfer+0x38c>)
 800c7fa:	4694      	mov	ip, r2
 800c7fc:	4463      	add	r3, ip
 800c7fe:	6859      	ldr	r1, [r3, #4]
 800c800:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800c802:	041a      	lsls	r2, r3, #16
 800c804:	683b      	ldr	r3, [r7, #0]
 800c806:	781b      	ldrb	r3, [r3, #0]
 800c808:	00db      	lsls	r3, r3, #3
 800c80a:	4864      	ldr	r0, [pc, #400]	@ (800c99c <USB_EPStartXfer+0x38c>)
 800c80c:	4684      	mov	ip, r0
 800c80e:	4463      	add	r3, ip
 800c810:	430a      	orrs	r2, r1
 800c812:	605a      	str	r2, [r3, #4]
            pmabuffer = ep->pmaaddr1;
 800c814:	201a      	movs	r0, #26
 800c816:	183b      	adds	r3, r7, r0
 800c818:	683a      	ldr	r2, [r7, #0]
 800c81a:	8952      	ldrh	r2, [r2, #10]
 800c81c:	801a      	strh	r2, [r3, #0]

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800c81e:	683b      	ldr	r3, [r7, #0]
 800c820:	6959      	ldr	r1, [r3, #20]
 800c822:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800c824:	b29c      	uxth	r4, r3
 800c826:	183b      	adds	r3, r7, r0
 800c828:	881a      	ldrh	r2, [r3, #0]
 800c82a:	6878      	ldr	r0, [r7, #4]
 800c82c:	0023      	movs	r3, r4
 800c82e:	f000 ff67 	bl	800d700 <USB_WritePMA>
            ep->xfer_buff += len;
 800c832:	683b      	ldr	r3, [r7, #0]
 800c834:	695a      	ldr	r2, [r3, #20]
 800c836:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800c838:	18d2      	adds	r2, r2, r3
 800c83a:	683b      	ldr	r3, [r7, #0]
 800c83c:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 800c83e:	683b      	ldr	r3, [r7, #0]
 800c840:	6a1a      	ldr	r2, [r3, #32]
 800c842:	683b      	ldr	r3, [r7, #0]
 800c844:	691b      	ldr	r3, [r3, #16]
 800c846:	429a      	cmp	r2, r3
 800c848:	d906      	bls.n	800c858 <USB_EPStartXfer+0x248>
            {
              ep->xfer_len_db -= len;
 800c84a:	683b      	ldr	r3, [r7, #0]
 800c84c:	6a1a      	ldr	r2, [r3, #32]
 800c84e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800c850:	1ad2      	subs	r2, r2, r3
 800c852:	683b      	ldr	r3, [r7, #0]
 800c854:	621a      	str	r2, [r3, #32]
 800c856:	e005      	b.n	800c864 <USB_EPStartXfer+0x254>
            }
            else
            {
              len = ep->xfer_len_db;
 800c858:	683b      	ldr	r3, [r7, #0]
 800c85a:	6a1b      	ldr	r3, [r3, #32]
 800c85c:	657b      	str	r3, [r7, #84]	@ 0x54
              ep->xfer_len_db = 0U;
 800c85e:	683b      	ldr	r3, [r7, #0]
 800c860:	2200      	movs	r2, #0
 800c862:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800c864:	683b      	ldr	r3, [r7, #0]
 800c866:	785b      	ldrb	r3, [r3, #1]
 800c868:	2b00      	cmp	r3, #0
 800c86a:	d162      	bne.n	800c932 <USB_EPStartXfer+0x322>
 800c86c:	683b      	ldr	r3, [r7, #0]
 800c86e:	781b      	ldrb	r3, [r3, #0]
 800c870:	00db      	lsls	r3, r3, #3
 800c872:	4a4a      	ldr	r2, [pc, #296]	@ (800c99c <USB_EPStartXfer+0x38c>)
 800c874:	4694      	mov	ip, r2
 800c876:	4463      	add	r3, ip
 800c878:	681a      	ldr	r2, [r3, #0]
 800c87a:	683b      	ldr	r3, [r7, #0]
 800c87c:	781b      	ldrb	r3, [r3, #0]
 800c87e:	00db      	lsls	r3, r3, #3
 800c880:	4946      	ldr	r1, [pc, #280]	@ (800c99c <USB_EPStartXfer+0x38c>)
 800c882:	468c      	mov	ip, r1
 800c884:	4463      	add	r3, ip
 800c886:	0192      	lsls	r2, r2, #6
 800c888:	0992      	lsrs	r2, r2, #6
 800c88a:	601a      	str	r2, [r3, #0]
 800c88c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800c88e:	2b3e      	cmp	r3, #62	@ 0x3e
 800c890:	d91e      	bls.n	800c8d0 <USB_EPStartXfer+0x2c0>
 800c892:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800c894:	095b      	lsrs	r3, r3, #5
 800c896:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800c898:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800c89a:	221f      	movs	r2, #31
 800c89c:	4013      	ands	r3, r2
 800c89e:	d102      	bne.n	800c8a6 <USB_EPStartXfer+0x296>
 800c8a0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c8a2:	3b01      	subs	r3, #1
 800c8a4:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800c8a6:	683b      	ldr	r3, [r7, #0]
 800c8a8:	781b      	ldrb	r3, [r3, #0]
 800c8aa:	00db      	lsls	r3, r3, #3
 800c8ac:	4a3b      	ldr	r2, [pc, #236]	@ (800c99c <USB_EPStartXfer+0x38c>)
 800c8ae:	4694      	mov	ip, r2
 800c8b0:	4463      	add	r3, ip
 800c8b2:	681a      	ldr	r2, [r3, #0]
 800c8b4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c8b6:	069b      	lsls	r3, r3, #26
 800c8b8:	431a      	orrs	r2, r3
 800c8ba:	683b      	ldr	r3, [r7, #0]
 800c8bc:	781b      	ldrb	r3, [r3, #0]
 800c8be:	00db      	lsls	r3, r3, #3
 800c8c0:	4936      	ldr	r1, [pc, #216]	@ (800c99c <USB_EPStartXfer+0x38c>)
 800c8c2:	468c      	mov	ip, r1
 800c8c4:	4463      	add	r3, ip
 800c8c6:	2180      	movs	r1, #128	@ 0x80
 800c8c8:	0609      	lsls	r1, r1, #24
 800c8ca:	430a      	orrs	r2, r1
 800c8cc:	601a      	str	r2, [r3, #0]
 800c8ce:	e055      	b.n	800c97c <USB_EPStartXfer+0x36c>
 800c8d0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800c8d2:	2b00      	cmp	r3, #0
 800c8d4:	d111      	bne.n	800c8fa <USB_EPStartXfer+0x2ea>
 800c8d6:	683b      	ldr	r3, [r7, #0]
 800c8d8:	781b      	ldrb	r3, [r3, #0]
 800c8da:	00db      	lsls	r3, r3, #3
 800c8dc:	4a2f      	ldr	r2, [pc, #188]	@ (800c99c <USB_EPStartXfer+0x38c>)
 800c8de:	4694      	mov	ip, r2
 800c8e0:	4463      	add	r3, ip
 800c8e2:	681a      	ldr	r2, [r3, #0]
 800c8e4:	683b      	ldr	r3, [r7, #0]
 800c8e6:	781b      	ldrb	r3, [r3, #0]
 800c8e8:	00db      	lsls	r3, r3, #3
 800c8ea:	492c      	ldr	r1, [pc, #176]	@ (800c99c <USB_EPStartXfer+0x38c>)
 800c8ec:	468c      	mov	ip, r1
 800c8ee:	4463      	add	r3, ip
 800c8f0:	2180      	movs	r1, #128	@ 0x80
 800c8f2:	0609      	lsls	r1, r1, #24
 800c8f4:	430a      	orrs	r2, r1
 800c8f6:	601a      	str	r2, [r3, #0]
 800c8f8:	e040      	b.n	800c97c <USB_EPStartXfer+0x36c>
 800c8fa:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800c8fc:	085b      	lsrs	r3, r3, #1
 800c8fe:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800c900:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800c902:	2201      	movs	r2, #1
 800c904:	4013      	ands	r3, r2
 800c906:	d002      	beq.n	800c90e <USB_EPStartXfer+0x2fe>
 800c908:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c90a:	3301      	adds	r3, #1
 800c90c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800c90e:	683b      	ldr	r3, [r7, #0]
 800c910:	781b      	ldrb	r3, [r3, #0]
 800c912:	00db      	lsls	r3, r3, #3
 800c914:	4a21      	ldr	r2, [pc, #132]	@ (800c99c <USB_EPStartXfer+0x38c>)
 800c916:	4694      	mov	ip, r2
 800c918:	4463      	add	r3, ip
 800c91a:	6819      	ldr	r1, [r3, #0]
 800c91c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c91e:	069a      	lsls	r2, r3, #26
 800c920:	683b      	ldr	r3, [r7, #0]
 800c922:	781b      	ldrb	r3, [r3, #0]
 800c924:	00db      	lsls	r3, r3, #3
 800c926:	481d      	ldr	r0, [pc, #116]	@ (800c99c <USB_EPStartXfer+0x38c>)
 800c928:	4684      	mov	ip, r0
 800c92a:	4463      	add	r3, ip
 800c92c:	430a      	orrs	r2, r1
 800c92e:	601a      	str	r2, [r3, #0]
 800c930:	e024      	b.n	800c97c <USB_EPStartXfer+0x36c>
 800c932:	683b      	ldr	r3, [r7, #0]
 800c934:	785b      	ldrb	r3, [r3, #1]
 800c936:	2b01      	cmp	r3, #1
 800c938:	d120      	bne.n	800c97c <USB_EPStartXfer+0x36c>
 800c93a:	683b      	ldr	r3, [r7, #0]
 800c93c:	781b      	ldrb	r3, [r3, #0]
 800c93e:	00db      	lsls	r3, r3, #3
 800c940:	4a16      	ldr	r2, [pc, #88]	@ (800c99c <USB_EPStartXfer+0x38c>)
 800c942:	4694      	mov	ip, r2
 800c944:	4463      	add	r3, ip
 800c946:	681a      	ldr	r2, [r3, #0]
 800c948:	683b      	ldr	r3, [r7, #0]
 800c94a:	781b      	ldrb	r3, [r3, #0]
 800c94c:	00db      	lsls	r3, r3, #3
 800c94e:	4913      	ldr	r1, [pc, #76]	@ (800c99c <USB_EPStartXfer+0x38c>)
 800c950:	468c      	mov	ip, r1
 800c952:	4463      	add	r3, ip
 800c954:	0412      	lsls	r2, r2, #16
 800c956:	0c12      	lsrs	r2, r2, #16
 800c958:	601a      	str	r2, [r3, #0]
 800c95a:	683b      	ldr	r3, [r7, #0]
 800c95c:	781b      	ldrb	r3, [r3, #0]
 800c95e:	00db      	lsls	r3, r3, #3
 800c960:	4a0e      	ldr	r2, [pc, #56]	@ (800c99c <USB_EPStartXfer+0x38c>)
 800c962:	4694      	mov	ip, r2
 800c964:	4463      	add	r3, ip
 800c966:	6819      	ldr	r1, [r3, #0]
 800c968:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800c96a:	041a      	lsls	r2, r3, #16
 800c96c:	683b      	ldr	r3, [r7, #0]
 800c96e:	781b      	ldrb	r3, [r3, #0]
 800c970:	00db      	lsls	r3, r3, #3
 800c972:	480a      	ldr	r0, [pc, #40]	@ (800c99c <USB_EPStartXfer+0x38c>)
 800c974:	4684      	mov	ip, r0
 800c976:	4463      	add	r3, ip
 800c978:	430a      	orrs	r2, r1
 800c97a:	601a      	str	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 800c97c:	201a      	movs	r0, #26
 800c97e:	183b      	adds	r3, r7, r0
 800c980:	683a      	ldr	r2, [r7, #0]
 800c982:	8912      	ldrh	r2, [r2, #8]
 800c984:	801a      	strh	r2, [r3, #0]

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800c986:	683b      	ldr	r3, [r7, #0]
 800c988:	6959      	ldr	r1, [r3, #20]
 800c98a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800c98c:	b29c      	uxth	r4, r3
 800c98e:	183b      	adds	r3, r7, r0
 800c990:	881a      	ldrh	r2, [r3, #0]
 800c992:	6878      	ldr	r0, [r7, #4]
 800c994:	0023      	movs	r3, r4
 800c996:	f000 feb3 	bl	800d700 <USB_WritePMA>
 800c99a:	e2e8      	b.n	800cf6e <USB_EPStartXfer+0x95e>
 800c99c:	40009800 	.word	0x40009800
 800c9a0:	07ff8f8f 	.word	0x07ff8f8f
 800c9a4:	00008180 	.word	0x00008180
          }
          else
          {
            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800c9a8:	683b      	ldr	r3, [r7, #0]
 800c9aa:	785b      	ldrb	r3, [r3, #1]
 800c9ac:	2b00      	cmp	r3, #0
 800c9ae:	d162      	bne.n	800ca76 <USB_EPStartXfer+0x466>
 800c9b0:	683b      	ldr	r3, [r7, #0]
 800c9b2:	781b      	ldrb	r3, [r3, #0]
 800c9b4:	00db      	lsls	r3, r3, #3
 800c9b6:	4ac7      	ldr	r2, [pc, #796]	@ (800ccd4 <USB_EPStartXfer+0x6c4>)
 800c9b8:	4694      	mov	ip, r2
 800c9ba:	4463      	add	r3, ip
 800c9bc:	681a      	ldr	r2, [r3, #0]
 800c9be:	683b      	ldr	r3, [r7, #0]
 800c9c0:	781b      	ldrb	r3, [r3, #0]
 800c9c2:	00db      	lsls	r3, r3, #3
 800c9c4:	49c3      	ldr	r1, [pc, #780]	@ (800ccd4 <USB_EPStartXfer+0x6c4>)
 800c9c6:	468c      	mov	ip, r1
 800c9c8:	4463      	add	r3, ip
 800c9ca:	0192      	lsls	r2, r2, #6
 800c9cc:	0992      	lsrs	r2, r2, #6
 800c9ce:	601a      	str	r2, [r3, #0]
 800c9d0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800c9d2:	2b3e      	cmp	r3, #62	@ 0x3e
 800c9d4:	d91e      	bls.n	800ca14 <USB_EPStartXfer+0x404>
 800c9d6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800c9d8:	095b      	lsrs	r3, r3, #5
 800c9da:	64bb      	str	r3, [r7, #72]	@ 0x48
 800c9dc:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800c9de:	221f      	movs	r2, #31
 800c9e0:	4013      	ands	r3, r2
 800c9e2:	d102      	bne.n	800c9ea <USB_EPStartXfer+0x3da>
 800c9e4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800c9e6:	3b01      	subs	r3, #1
 800c9e8:	64bb      	str	r3, [r7, #72]	@ 0x48
 800c9ea:	683b      	ldr	r3, [r7, #0]
 800c9ec:	781b      	ldrb	r3, [r3, #0]
 800c9ee:	00db      	lsls	r3, r3, #3
 800c9f0:	4ab8      	ldr	r2, [pc, #736]	@ (800ccd4 <USB_EPStartXfer+0x6c4>)
 800c9f2:	4694      	mov	ip, r2
 800c9f4:	4463      	add	r3, ip
 800c9f6:	681a      	ldr	r2, [r3, #0]
 800c9f8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800c9fa:	069b      	lsls	r3, r3, #26
 800c9fc:	431a      	orrs	r2, r3
 800c9fe:	683b      	ldr	r3, [r7, #0]
 800ca00:	781b      	ldrb	r3, [r3, #0]
 800ca02:	00db      	lsls	r3, r3, #3
 800ca04:	49b3      	ldr	r1, [pc, #716]	@ (800ccd4 <USB_EPStartXfer+0x6c4>)
 800ca06:	468c      	mov	ip, r1
 800ca08:	4463      	add	r3, ip
 800ca0a:	2180      	movs	r1, #128	@ 0x80
 800ca0c:	0609      	lsls	r1, r1, #24
 800ca0e:	430a      	orrs	r2, r1
 800ca10:	601a      	str	r2, [r3, #0]
 800ca12:	e055      	b.n	800cac0 <USB_EPStartXfer+0x4b0>
 800ca14:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800ca16:	2b00      	cmp	r3, #0
 800ca18:	d111      	bne.n	800ca3e <USB_EPStartXfer+0x42e>
 800ca1a:	683b      	ldr	r3, [r7, #0]
 800ca1c:	781b      	ldrb	r3, [r3, #0]
 800ca1e:	00db      	lsls	r3, r3, #3
 800ca20:	4aac      	ldr	r2, [pc, #688]	@ (800ccd4 <USB_EPStartXfer+0x6c4>)
 800ca22:	4694      	mov	ip, r2
 800ca24:	4463      	add	r3, ip
 800ca26:	681a      	ldr	r2, [r3, #0]
 800ca28:	683b      	ldr	r3, [r7, #0]
 800ca2a:	781b      	ldrb	r3, [r3, #0]
 800ca2c:	00db      	lsls	r3, r3, #3
 800ca2e:	49a9      	ldr	r1, [pc, #676]	@ (800ccd4 <USB_EPStartXfer+0x6c4>)
 800ca30:	468c      	mov	ip, r1
 800ca32:	4463      	add	r3, ip
 800ca34:	2180      	movs	r1, #128	@ 0x80
 800ca36:	0609      	lsls	r1, r1, #24
 800ca38:	430a      	orrs	r2, r1
 800ca3a:	601a      	str	r2, [r3, #0]
 800ca3c:	e040      	b.n	800cac0 <USB_EPStartXfer+0x4b0>
 800ca3e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800ca40:	085b      	lsrs	r3, r3, #1
 800ca42:	64bb      	str	r3, [r7, #72]	@ 0x48
 800ca44:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800ca46:	2201      	movs	r2, #1
 800ca48:	4013      	ands	r3, r2
 800ca4a:	d002      	beq.n	800ca52 <USB_EPStartXfer+0x442>
 800ca4c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800ca4e:	3301      	adds	r3, #1
 800ca50:	64bb      	str	r3, [r7, #72]	@ 0x48
 800ca52:	683b      	ldr	r3, [r7, #0]
 800ca54:	781b      	ldrb	r3, [r3, #0]
 800ca56:	00db      	lsls	r3, r3, #3
 800ca58:	4a9e      	ldr	r2, [pc, #632]	@ (800ccd4 <USB_EPStartXfer+0x6c4>)
 800ca5a:	4694      	mov	ip, r2
 800ca5c:	4463      	add	r3, ip
 800ca5e:	6819      	ldr	r1, [r3, #0]
 800ca60:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800ca62:	069a      	lsls	r2, r3, #26
 800ca64:	683b      	ldr	r3, [r7, #0]
 800ca66:	781b      	ldrb	r3, [r3, #0]
 800ca68:	00db      	lsls	r3, r3, #3
 800ca6a:	489a      	ldr	r0, [pc, #616]	@ (800ccd4 <USB_EPStartXfer+0x6c4>)
 800ca6c:	4684      	mov	ip, r0
 800ca6e:	4463      	add	r3, ip
 800ca70:	430a      	orrs	r2, r1
 800ca72:	601a      	str	r2, [r3, #0]
 800ca74:	e024      	b.n	800cac0 <USB_EPStartXfer+0x4b0>
 800ca76:	683b      	ldr	r3, [r7, #0]
 800ca78:	785b      	ldrb	r3, [r3, #1]
 800ca7a:	2b01      	cmp	r3, #1
 800ca7c:	d120      	bne.n	800cac0 <USB_EPStartXfer+0x4b0>
 800ca7e:	683b      	ldr	r3, [r7, #0]
 800ca80:	781b      	ldrb	r3, [r3, #0]
 800ca82:	00db      	lsls	r3, r3, #3
 800ca84:	4a93      	ldr	r2, [pc, #588]	@ (800ccd4 <USB_EPStartXfer+0x6c4>)
 800ca86:	4694      	mov	ip, r2
 800ca88:	4463      	add	r3, ip
 800ca8a:	681a      	ldr	r2, [r3, #0]
 800ca8c:	683b      	ldr	r3, [r7, #0]
 800ca8e:	781b      	ldrb	r3, [r3, #0]
 800ca90:	00db      	lsls	r3, r3, #3
 800ca92:	4990      	ldr	r1, [pc, #576]	@ (800ccd4 <USB_EPStartXfer+0x6c4>)
 800ca94:	468c      	mov	ip, r1
 800ca96:	4463      	add	r3, ip
 800ca98:	0412      	lsls	r2, r2, #16
 800ca9a:	0c12      	lsrs	r2, r2, #16
 800ca9c:	601a      	str	r2, [r3, #0]
 800ca9e:	683b      	ldr	r3, [r7, #0]
 800caa0:	781b      	ldrb	r3, [r3, #0]
 800caa2:	00db      	lsls	r3, r3, #3
 800caa4:	4a8b      	ldr	r2, [pc, #556]	@ (800ccd4 <USB_EPStartXfer+0x6c4>)
 800caa6:	4694      	mov	ip, r2
 800caa8:	4463      	add	r3, ip
 800caaa:	6819      	ldr	r1, [r3, #0]
 800caac:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800caae:	041a      	lsls	r2, r3, #16
 800cab0:	683b      	ldr	r3, [r7, #0]
 800cab2:	781b      	ldrb	r3, [r3, #0]
 800cab4:	00db      	lsls	r3, r3, #3
 800cab6:	4887      	ldr	r0, [pc, #540]	@ (800ccd4 <USB_EPStartXfer+0x6c4>)
 800cab8:	4684      	mov	ip, r0
 800caba:	4463      	add	r3, ip
 800cabc:	430a      	orrs	r2, r1
 800cabe:	601a      	str	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 800cac0:	201a      	movs	r0, #26
 800cac2:	183b      	adds	r3, r7, r0
 800cac4:	683a      	ldr	r2, [r7, #0]
 800cac6:	8912      	ldrh	r2, [r2, #8]
 800cac8:	801a      	strh	r2, [r3, #0]

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800caca:	683b      	ldr	r3, [r7, #0]
 800cacc:	6959      	ldr	r1, [r3, #20]
 800cace:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800cad0:	b29c      	uxth	r4, r3
 800cad2:	183b      	adds	r3, r7, r0
 800cad4:	881a      	ldrh	r2, [r3, #0]
 800cad6:	6878      	ldr	r0, [r7, #4]
 800cad8:	0023      	movs	r3, r4
 800cada:	f000 fe11 	bl	800d700 <USB_WritePMA>
            ep->xfer_buff += len;
 800cade:	683b      	ldr	r3, [r7, #0]
 800cae0:	695a      	ldr	r2, [r3, #20]
 800cae2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800cae4:	18d2      	adds	r2, r2, r3
 800cae6:	683b      	ldr	r3, [r7, #0]
 800cae8:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 800caea:	683b      	ldr	r3, [r7, #0]
 800caec:	6a1a      	ldr	r2, [r3, #32]
 800caee:	683b      	ldr	r3, [r7, #0]
 800caf0:	691b      	ldr	r3, [r3, #16]
 800caf2:	429a      	cmp	r2, r3
 800caf4:	d906      	bls.n	800cb04 <USB_EPStartXfer+0x4f4>
            {
              ep->xfer_len_db -= len;
 800caf6:	683b      	ldr	r3, [r7, #0]
 800caf8:	6a1a      	ldr	r2, [r3, #32]
 800cafa:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800cafc:	1ad2      	subs	r2, r2, r3
 800cafe:	683b      	ldr	r3, [r7, #0]
 800cb00:	621a      	str	r2, [r3, #32]
 800cb02:	e005      	b.n	800cb10 <USB_EPStartXfer+0x500>
            }
            else
            {
              len = ep->xfer_len_db;
 800cb04:	683b      	ldr	r3, [r7, #0]
 800cb06:	6a1b      	ldr	r3, [r3, #32]
 800cb08:	657b      	str	r3, [r7, #84]	@ 0x54
              ep->xfer_len_db = 0U;
 800cb0a:	683b      	ldr	r3, [r7, #0]
 800cb0c:	2200      	movs	r2, #0
 800cb0e:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800cb10:	683b      	ldr	r3, [r7, #0]
 800cb12:	785b      	ldrb	r3, [r3, #1]
 800cb14:	2b00      	cmp	r3, #0
 800cb16:	d162      	bne.n	800cbde <USB_EPStartXfer+0x5ce>
 800cb18:	683b      	ldr	r3, [r7, #0]
 800cb1a:	781b      	ldrb	r3, [r3, #0]
 800cb1c:	00db      	lsls	r3, r3, #3
 800cb1e:	4a6d      	ldr	r2, [pc, #436]	@ (800ccd4 <USB_EPStartXfer+0x6c4>)
 800cb20:	4694      	mov	ip, r2
 800cb22:	4463      	add	r3, ip
 800cb24:	685a      	ldr	r2, [r3, #4]
 800cb26:	683b      	ldr	r3, [r7, #0]
 800cb28:	781b      	ldrb	r3, [r3, #0]
 800cb2a:	00db      	lsls	r3, r3, #3
 800cb2c:	4969      	ldr	r1, [pc, #420]	@ (800ccd4 <USB_EPStartXfer+0x6c4>)
 800cb2e:	468c      	mov	ip, r1
 800cb30:	4463      	add	r3, ip
 800cb32:	0192      	lsls	r2, r2, #6
 800cb34:	0992      	lsrs	r2, r2, #6
 800cb36:	605a      	str	r2, [r3, #4]
 800cb38:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800cb3a:	2b3e      	cmp	r3, #62	@ 0x3e
 800cb3c:	d91e      	bls.n	800cb7c <USB_EPStartXfer+0x56c>
 800cb3e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800cb40:	095b      	lsrs	r3, r3, #5
 800cb42:	647b      	str	r3, [r7, #68]	@ 0x44
 800cb44:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800cb46:	221f      	movs	r2, #31
 800cb48:	4013      	ands	r3, r2
 800cb4a:	d102      	bne.n	800cb52 <USB_EPStartXfer+0x542>
 800cb4c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800cb4e:	3b01      	subs	r3, #1
 800cb50:	647b      	str	r3, [r7, #68]	@ 0x44
 800cb52:	683b      	ldr	r3, [r7, #0]
 800cb54:	781b      	ldrb	r3, [r3, #0]
 800cb56:	00db      	lsls	r3, r3, #3
 800cb58:	4a5e      	ldr	r2, [pc, #376]	@ (800ccd4 <USB_EPStartXfer+0x6c4>)
 800cb5a:	4694      	mov	ip, r2
 800cb5c:	4463      	add	r3, ip
 800cb5e:	685a      	ldr	r2, [r3, #4]
 800cb60:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800cb62:	069b      	lsls	r3, r3, #26
 800cb64:	431a      	orrs	r2, r3
 800cb66:	683b      	ldr	r3, [r7, #0]
 800cb68:	781b      	ldrb	r3, [r3, #0]
 800cb6a:	00db      	lsls	r3, r3, #3
 800cb6c:	4959      	ldr	r1, [pc, #356]	@ (800ccd4 <USB_EPStartXfer+0x6c4>)
 800cb6e:	468c      	mov	ip, r1
 800cb70:	4463      	add	r3, ip
 800cb72:	2180      	movs	r1, #128	@ 0x80
 800cb74:	0609      	lsls	r1, r1, #24
 800cb76:	430a      	orrs	r2, r1
 800cb78:	605a      	str	r2, [r3, #4]
 800cb7a:	e055      	b.n	800cc28 <USB_EPStartXfer+0x618>
 800cb7c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800cb7e:	2b00      	cmp	r3, #0
 800cb80:	d111      	bne.n	800cba6 <USB_EPStartXfer+0x596>
 800cb82:	683b      	ldr	r3, [r7, #0]
 800cb84:	781b      	ldrb	r3, [r3, #0]
 800cb86:	00db      	lsls	r3, r3, #3
 800cb88:	4a52      	ldr	r2, [pc, #328]	@ (800ccd4 <USB_EPStartXfer+0x6c4>)
 800cb8a:	4694      	mov	ip, r2
 800cb8c:	4463      	add	r3, ip
 800cb8e:	685a      	ldr	r2, [r3, #4]
 800cb90:	683b      	ldr	r3, [r7, #0]
 800cb92:	781b      	ldrb	r3, [r3, #0]
 800cb94:	00db      	lsls	r3, r3, #3
 800cb96:	494f      	ldr	r1, [pc, #316]	@ (800ccd4 <USB_EPStartXfer+0x6c4>)
 800cb98:	468c      	mov	ip, r1
 800cb9a:	4463      	add	r3, ip
 800cb9c:	2180      	movs	r1, #128	@ 0x80
 800cb9e:	0609      	lsls	r1, r1, #24
 800cba0:	430a      	orrs	r2, r1
 800cba2:	605a      	str	r2, [r3, #4]
 800cba4:	e040      	b.n	800cc28 <USB_EPStartXfer+0x618>
 800cba6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800cba8:	085b      	lsrs	r3, r3, #1
 800cbaa:	647b      	str	r3, [r7, #68]	@ 0x44
 800cbac:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800cbae:	2201      	movs	r2, #1
 800cbb0:	4013      	ands	r3, r2
 800cbb2:	d002      	beq.n	800cbba <USB_EPStartXfer+0x5aa>
 800cbb4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800cbb6:	3301      	adds	r3, #1
 800cbb8:	647b      	str	r3, [r7, #68]	@ 0x44
 800cbba:	683b      	ldr	r3, [r7, #0]
 800cbbc:	781b      	ldrb	r3, [r3, #0]
 800cbbe:	00db      	lsls	r3, r3, #3
 800cbc0:	4a44      	ldr	r2, [pc, #272]	@ (800ccd4 <USB_EPStartXfer+0x6c4>)
 800cbc2:	4694      	mov	ip, r2
 800cbc4:	4463      	add	r3, ip
 800cbc6:	6859      	ldr	r1, [r3, #4]
 800cbc8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800cbca:	069a      	lsls	r2, r3, #26
 800cbcc:	683b      	ldr	r3, [r7, #0]
 800cbce:	781b      	ldrb	r3, [r3, #0]
 800cbd0:	00db      	lsls	r3, r3, #3
 800cbd2:	4840      	ldr	r0, [pc, #256]	@ (800ccd4 <USB_EPStartXfer+0x6c4>)
 800cbd4:	4684      	mov	ip, r0
 800cbd6:	4463      	add	r3, ip
 800cbd8:	430a      	orrs	r2, r1
 800cbda:	605a      	str	r2, [r3, #4]
 800cbdc:	e024      	b.n	800cc28 <USB_EPStartXfer+0x618>
 800cbde:	683b      	ldr	r3, [r7, #0]
 800cbe0:	785b      	ldrb	r3, [r3, #1]
 800cbe2:	2b01      	cmp	r3, #1
 800cbe4:	d120      	bne.n	800cc28 <USB_EPStartXfer+0x618>
 800cbe6:	683b      	ldr	r3, [r7, #0]
 800cbe8:	781b      	ldrb	r3, [r3, #0]
 800cbea:	00db      	lsls	r3, r3, #3
 800cbec:	4a39      	ldr	r2, [pc, #228]	@ (800ccd4 <USB_EPStartXfer+0x6c4>)
 800cbee:	4694      	mov	ip, r2
 800cbf0:	4463      	add	r3, ip
 800cbf2:	685a      	ldr	r2, [r3, #4]
 800cbf4:	683b      	ldr	r3, [r7, #0]
 800cbf6:	781b      	ldrb	r3, [r3, #0]
 800cbf8:	00db      	lsls	r3, r3, #3
 800cbfa:	4936      	ldr	r1, [pc, #216]	@ (800ccd4 <USB_EPStartXfer+0x6c4>)
 800cbfc:	468c      	mov	ip, r1
 800cbfe:	4463      	add	r3, ip
 800cc00:	0412      	lsls	r2, r2, #16
 800cc02:	0c12      	lsrs	r2, r2, #16
 800cc04:	605a      	str	r2, [r3, #4]
 800cc06:	683b      	ldr	r3, [r7, #0]
 800cc08:	781b      	ldrb	r3, [r3, #0]
 800cc0a:	00db      	lsls	r3, r3, #3
 800cc0c:	4a31      	ldr	r2, [pc, #196]	@ (800ccd4 <USB_EPStartXfer+0x6c4>)
 800cc0e:	4694      	mov	ip, r2
 800cc10:	4463      	add	r3, ip
 800cc12:	6859      	ldr	r1, [r3, #4]
 800cc14:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800cc16:	041a      	lsls	r2, r3, #16
 800cc18:	683b      	ldr	r3, [r7, #0]
 800cc1a:	781b      	ldrb	r3, [r3, #0]
 800cc1c:	00db      	lsls	r3, r3, #3
 800cc1e:	482d      	ldr	r0, [pc, #180]	@ (800ccd4 <USB_EPStartXfer+0x6c4>)
 800cc20:	4684      	mov	ip, r0
 800cc22:	4463      	add	r3, ip
 800cc24:	430a      	orrs	r2, r1
 800cc26:	605a      	str	r2, [r3, #4]
            pmabuffer = ep->pmaaddr1;
 800cc28:	201a      	movs	r0, #26
 800cc2a:	183b      	adds	r3, r7, r0
 800cc2c:	683a      	ldr	r2, [r7, #0]
 800cc2e:	8952      	ldrh	r2, [r2, #10]
 800cc30:	801a      	strh	r2, [r3, #0]

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800cc32:	683b      	ldr	r3, [r7, #0]
 800cc34:	6959      	ldr	r1, [r3, #20]
 800cc36:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800cc38:	b29c      	uxth	r4, r3
 800cc3a:	183b      	adds	r3, r7, r0
 800cc3c:	881a      	ldrh	r2, [r3, #0]
 800cc3e:	6878      	ldr	r0, [r7, #4]
 800cc40:	0023      	movs	r3, r4
 800cc42:	f000 fd5d 	bl	800d700 <USB_WritePMA>
 800cc46:	e192      	b.n	800cf6e <USB_EPStartXfer+0x95e>
          }
        }
        /* auto Switch to single buffer mode when transfer <Mps no need to manage in double buffer */
        else
        {
          len = ep->xfer_len_db;
 800cc48:	683b      	ldr	r3, [r7, #0]
 800cc4a:	6a1b      	ldr	r3, [r3, #32]
 800cc4c:	657b      	str	r3, [r7, #84]	@ 0x54

          /* disable double buffer mode for Bulk endpoint */
          PCD_CLEAR_BULK_EP_DBUF(USBx, ep->num);
 800cc4e:	687a      	ldr	r2, [r7, #4]
 800cc50:	683b      	ldr	r3, [r7, #0]
 800cc52:	781b      	ldrb	r3, [r3, #0]
 800cc54:	009b      	lsls	r3, r3, #2
 800cc56:	18d3      	adds	r3, r2, r3
 800cc58:	681b      	ldr	r3, [r3, #0]
 800cc5a:	4a1f      	ldr	r2, [pc, #124]	@ (800ccd8 <USB_EPStartXfer+0x6c8>)
 800cc5c:	4013      	ands	r3, r2
 800cc5e:	617b      	str	r3, [r7, #20]
 800cc60:	687a      	ldr	r2, [r7, #4]
 800cc62:	683b      	ldr	r3, [r7, #0]
 800cc64:	781b      	ldrb	r3, [r3, #0]
 800cc66:	009b      	lsls	r3, r3, #2
 800cc68:	18d3      	adds	r3, r2, r3
 800cc6a:	697a      	ldr	r2, [r7, #20]
 800cc6c:	491b      	ldr	r1, [pc, #108]	@ (800ccdc <USB_EPStartXfer+0x6cc>)
 800cc6e:	430a      	orrs	r2, r1
 800cc70:	601a      	str	r2, [r3, #0]

          /* Set Tx count with nbre of byte to be transmitted */
          PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 800cc72:	683b      	ldr	r3, [r7, #0]
 800cc74:	781b      	ldrb	r3, [r3, #0]
 800cc76:	00db      	lsls	r3, r3, #3
 800cc78:	4a16      	ldr	r2, [pc, #88]	@ (800ccd4 <USB_EPStartXfer+0x6c4>)
 800cc7a:	4694      	mov	ip, r2
 800cc7c:	4463      	add	r3, ip
 800cc7e:	681a      	ldr	r2, [r3, #0]
 800cc80:	683b      	ldr	r3, [r7, #0]
 800cc82:	781b      	ldrb	r3, [r3, #0]
 800cc84:	00db      	lsls	r3, r3, #3
 800cc86:	4913      	ldr	r1, [pc, #76]	@ (800ccd4 <USB_EPStartXfer+0x6c4>)
 800cc88:	468c      	mov	ip, r1
 800cc8a:	4463      	add	r3, ip
 800cc8c:	0412      	lsls	r2, r2, #16
 800cc8e:	0c12      	lsrs	r2, r2, #16
 800cc90:	601a      	str	r2, [r3, #0]
 800cc92:	683b      	ldr	r3, [r7, #0]
 800cc94:	781b      	ldrb	r3, [r3, #0]
 800cc96:	00db      	lsls	r3, r3, #3
 800cc98:	4a0e      	ldr	r2, [pc, #56]	@ (800ccd4 <USB_EPStartXfer+0x6c4>)
 800cc9a:	4694      	mov	ip, r2
 800cc9c:	4463      	add	r3, ip
 800cc9e:	6819      	ldr	r1, [r3, #0]
 800cca0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800cca2:	041a      	lsls	r2, r3, #16
 800cca4:	683b      	ldr	r3, [r7, #0]
 800cca6:	781b      	ldrb	r3, [r3, #0]
 800cca8:	00db      	lsls	r3, r3, #3
 800ccaa:	480a      	ldr	r0, [pc, #40]	@ (800ccd4 <USB_EPStartXfer+0x6c4>)
 800ccac:	4684      	mov	ip, r0
 800ccae:	4463      	add	r3, ip
 800ccb0:	430a      	orrs	r2, r1
 800ccb2:	601a      	str	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 800ccb4:	201a      	movs	r0, #26
 800ccb6:	183b      	adds	r3, r7, r0
 800ccb8:	683a      	ldr	r2, [r7, #0]
 800ccba:	8912      	ldrh	r2, [r2, #8]
 800ccbc:	801a      	strh	r2, [r3, #0]

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800ccbe:	683b      	ldr	r3, [r7, #0]
 800ccc0:	6959      	ldr	r1, [r3, #20]
 800ccc2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800ccc4:	b29c      	uxth	r4, r3
 800ccc6:	183b      	adds	r3, r7, r0
 800ccc8:	881a      	ldrh	r2, [r3, #0]
 800ccca:	6878      	ldr	r0, [r7, #4]
 800cccc:	0023      	movs	r3, r4
 800ccce:	f000 fd17 	bl	800d700 <USB_WritePMA>
 800ccd2:	e14c      	b.n	800cf6e <USB_EPStartXfer+0x95e>
 800ccd4:	40009800 	.word	0x40009800
 800ccd8:	07ff8e8f 	.word	0x07ff8e8f
 800ccdc:	00008080 	.word	0x00008080
        }
      }
      else /* manage isochronous double buffer IN mode */
      {
        /* each Time to write in PMA xfer_len_db will */
        ep->xfer_len_db -= len;
 800cce0:	683b      	ldr	r3, [r7, #0]
 800cce2:	6a1a      	ldr	r2, [r3, #32]
 800cce4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800cce6:	1ad2      	subs	r2, r2, r3
 800cce8:	683b      	ldr	r3, [r7, #0]
 800ccea:	621a      	str	r2, [r3, #32]

        /* Fill the data buffer */
        if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 800ccec:	687a      	ldr	r2, [r7, #4]
 800ccee:	683b      	ldr	r3, [r7, #0]
 800ccf0:	781b      	ldrb	r3, [r3, #0]
 800ccf2:	009b      	lsls	r3, r3, #2
 800ccf4:	18d3      	adds	r3, r2, r3
 800ccf6:	681b      	ldr	r3, [r3, #0]
 800ccf8:	2240      	movs	r2, #64	@ 0x40
 800ccfa:	4013      	ands	r3, r2
 800ccfc:	d100      	bne.n	800cd00 <USB_EPStartXfer+0x6f0>
 800ccfe:	e09b      	b.n	800ce38 <USB_EPStartXfer+0x828>
        {
          /* Set the Double buffer counter for pmabuffer1 */
          PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800cd00:	683b      	ldr	r3, [r7, #0]
 800cd02:	785b      	ldrb	r3, [r3, #1]
 800cd04:	2b00      	cmp	r3, #0
 800cd06:	d162      	bne.n	800cdce <USB_EPStartXfer+0x7be>
 800cd08:	683b      	ldr	r3, [r7, #0]
 800cd0a:	781b      	ldrb	r3, [r3, #0]
 800cd0c:	00db      	lsls	r3, r3, #3
 800cd0e:	4ad6      	ldr	r2, [pc, #856]	@ (800d068 <USB_EPStartXfer+0xa58>)
 800cd10:	4694      	mov	ip, r2
 800cd12:	4463      	add	r3, ip
 800cd14:	685a      	ldr	r2, [r3, #4]
 800cd16:	683b      	ldr	r3, [r7, #0]
 800cd18:	781b      	ldrb	r3, [r3, #0]
 800cd1a:	00db      	lsls	r3, r3, #3
 800cd1c:	49d2      	ldr	r1, [pc, #840]	@ (800d068 <USB_EPStartXfer+0xa58>)
 800cd1e:	468c      	mov	ip, r1
 800cd20:	4463      	add	r3, ip
 800cd22:	0192      	lsls	r2, r2, #6
 800cd24:	0992      	lsrs	r2, r2, #6
 800cd26:	605a      	str	r2, [r3, #4]
 800cd28:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800cd2a:	2b3e      	cmp	r3, #62	@ 0x3e
 800cd2c:	d91e      	bls.n	800cd6c <USB_EPStartXfer+0x75c>
 800cd2e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800cd30:	095b      	lsrs	r3, r3, #5
 800cd32:	643b      	str	r3, [r7, #64]	@ 0x40
 800cd34:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800cd36:	221f      	movs	r2, #31
 800cd38:	4013      	ands	r3, r2
 800cd3a:	d102      	bne.n	800cd42 <USB_EPStartXfer+0x732>
 800cd3c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800cd3e:	3b01      	subs	r3, #1
 800cd40:	643b      	str	r3, [r7, #64]	@ 0x40
 800cd42:	683b      	ldr	r3, [r7, #0]
 800cd44:	781b      	ldrb	r3, [r3, #0]
 800cd46:	00db      	lsls	r3, r3, #3
 800cd48:	4ac7      	ldr	r2, [pc, #796]	@ (800d068 <USB_EPStartXfer+0xa58>)
 800cd4a:	4694      	mov	ip, r2
 800cd4c:	4463      	add	r3, ip
 800cd4e:	685a      	ldr	r2, [r3, #4]
 800cd50:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800cd52:	069b      	lsls	r3, r3, #26
 800cd54:	431a      	orrs	r2, r3
 800cd56:	683b      	ldr	r3, [r7, #0]
 800cd58:	781b      	ldrb	r3, [r3, #0]
 800cd5a:	00db      	lsls	r3, r3, #3
 800cd5c:	49c2      	ldr	r1, [pc, #776]	@ (800d068 <USB_EPStartXfer+0xa58>)
 800cd5e:	468c      	mov	ip, r1
 800cd60:	4463      	add	r3, ip
 800cd62:	2180      	movs	r1, #128	@ 0x80
 800cd64:	0609      	lsls	r1, r1, #24
 800cd66:	430a      	orrs	r2, r1
 800cd68:	605a      	str	r2, [r3, #4]
 800cd6a:	e055      	b.n	800ce18 <USB_EPStartXfer+0x808>
 800cd6c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800cd6e:	2b00      	cmp	r3, #0
 800cd70:	d111      	bne.n	800cd96 <USB_EPStartXfer+0x786>
 800cd72:	683b      	ldr	r3, [r7, #0]
 800cd74:	781b      	ldrb	r3, [r3, #0]
 800cd76:	00db      	lsls	r3, r3, #3
 800cd78:	4abb      	ldr	r2, [pc, #748]	@ (800d068 <USB_EPStartXfer+0xa58>)
 800cd7a:	4694      	mov	ip, r2
 800cd7c:	4463      	add	r3, ip
 800cd7e:	685a      	ldr	r2, [r3, #4]
 800cd80:	683b      	ldr	r3, [r7, #0]
 800cd82:	781b      	ldrb	r3, [r3, #0]
 800cd84:	00db      	lsls	r3, r3, #3
 800cd86:	49b8      	ldr	r1, [pc, #736]	@ (800d068 <USB_EPStartXfer+0xa58>)
 800cd88:	468c      	mov	ip, r1
 800cd8a:	4463      	add	r3, ip
 800cd8c:	2180      	movs	r1, #128	@ 0x80
 800cd8e:	0609      	lsls	r1, r1, #24
 800cd90:	430a      	orrs	r2, r1
 800cd92:	605a      	str	r2, [r3, #4]
 800cd94:	e040      	b.n	800ce18 <USB_EPStartXfer+0x808>
 800cd96:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800cd98:	085b      	lsrs	r3, r3, #1
 800cd9a:	643b      	str	r3, [r7, #64]	@ 0x40
 800cd9c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800cd9e:	2201      	movs	r2, #1
 800cda0:	4013      	ands	r3, r2
 800cda2:	d002      	beq.n	800cdaa <USB_EPStartXfer+0x79a>
 800cda4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800cda6:	3301      	adds	r3, #1
 800cda8:	643b      	str	r3, [r7, #64]	@ 0x40
 800cdaa:	683b      	ldr	r3, [r7, #0]
 800cdac:	781b      	ldrb	r3, [r3, #0]
 800cdae:	00db      	lsls	r3, r3, #3
 800cdb0:	4aad      	ldr	r2, [pc, #692]	@ (800d068 <USB_EPStartXfer+0xa58>)
 800cdb2:	4694      	mov	ip, r2
 800cdb4:	4463      	add	r3, ip
 800cdb6:	6859      	ldr	r1, [r3, #4]
 800cdb8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800cdba:	069a      	lsls	r2, r3, #26
 800cdbc:	683b      	ldr	r3, [r7, #0]
 800cdbe:	781b      	ldrb	r3, [r3, #0]
 800cdc0:	00db      	lsls	r3, r3, #3
 800cdc2:	48a9      	ldr	r0, [pc, #676]	@ (800d068 <USB_EPStartXfer+0xa58>)
 800cdc4:	4684      	mov	ip, r0
 800cdc6:	4463      	add	r3, ip
 800cdc8:	430a      	orrs	r2, r1
 800cdca:	605a      	str	r2, [r3, #4]
 800cdcc:	e024      	b.n	800ce18 <USB_EPStartXfer+0x808>
 800cdce:	683b      	ldr	r3, [r7, #0]
 800cdd0:	785b      	ldrb	r3, [r3, #1]
 800cdd2:	2b01      	cmp	r3, #1
 800cdd4:	d120      	bne.n	800ce18 <USB_EPStartXfer+0x808>
 800cdd6:	683b      	ldr	r3, [r7, #0]
 800cdd8:	781b      	ldrb	r3, [r3, #0]
 800cdda:	00db      	lsls	r3, r3, #3
 800cddc:	4aa2      	ldr	r2, [pc, #648]	@ (800d068 <USB_EPStartXfer+0xa58>)
 800cdde:	4694      	mov	ip, r2
 800cde0:	4463      	add	r3, ip
 800cde2:	685a      	ldr	r2, [r3, #4]
 800cde4:	683b      	ldr	r3, [r7, #0]
 800cde6:	781b      	ldrb	r3, [r3, #0]
 800cde8:	00db      	lsls	r3, r3, #3
 800cdea:	499f      	ldr	r1, [pc, #636]	@ (800d068 <USB_EPStartXfer+0xa58>)
 800cdec:	468c      	mov	ip, r1
 800cdee:	4463      	add	r3, ip
 800cdf0:	0412      	lsls	r2, r2, #16
 800cdf2:	0c12      	lsrs	r2, r2, #16
 800cdf4:	605a      	str	r2, [r3, #4]
 800cdf6:	683b      	ldr	r3, [r7, #0]
 800cdf8:	781b      	ldrb	r3, [r3, #0]
 800cdfa:	00db      	lsls	r3, r3, #3
 800cdfc:	4a9a      	ldr	r2, [pc, #616]	@ (800d068 <USB_EPStartXfer+0xa58>)
 800cdfe:	4694      	mov	ip, r2
 800ce00:	4463      	add	r3, ip
 800ce02:	6859      	ldr	r1, [r3, #4]
 800ce04:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800ce06:	041a      	lsls	r2, r3, #16
 800ce08:	683b      	ldr	r3, [r7, #0]
 800ce0a:	781b      	ldrb	r3, [r3, #0]
 800ce0c:	00db      	lsls	r3, r3, #3
 800ce0e:	4896      	ldr	r0, [pc, #600]	@ (800d068 <USB_EPStartXfer+0xa58>)
 800ce10:	4684      	mov	ip, r0
 800ce12:	4463      	add	r3, ip
 800ce14:	430a      	orrs	r2, r1
 800ce16:	605a      	str	r2, [r3, #4]
          pmabuffer = ep->pmaaddr1;
 800ce18:	201a      	movs	r0, #26
 800ce1a:	183b      	adds	r3, r7, r0
 800ce1c:	683a      	ldr	r2, [r7, #0]
 800ce1e:	8952      	ldrh	r2, [r2, #10]
 800ce20:	801a      	strh	r2, [r3, #0]

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800ce22:	683b      	ldr	r3, [r7, #0]
 800ce24:	6959      	ldr	r1, [r3, #20]
 800ce26:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800ce28:	b29c      	uxth	r4, r3
 800ce2a:	183b      	adds	r3, r7, r0
 800ce2c:	881a      	ldrh	r2, [r3, #0]
 800ce2e:	6878      	ldr	r0, [r7, #4]
 800ce30:	0023      	movs	r3, r4
 800ce32:	f000 fc65 	bl	800d700 <USB_WritePMA>
 800ce36:	e09a      	b.n	800cf6e <USB_EPStartXfer+0x95e>
        }
        else
        {
          /* Set the Double buffer counter for pmabuffer0 */
          PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800ce38:	683b      	ldr	r3, [r7, #0]
 800ce3a:	785b      	ldrb	r3, [r3, #1]
 800ce3c:	2b00      	cmp	r3, #0
 800ce3e:	d162      	bne.n	800cf06 <USB_EPStartXfer+0x8f6>
 800ce40:	683b      	ldr	r3, [r7, #0]
 800ce42:	781b      	ldrb	r3, [r3, #0]
 800ce44:	00db      	lsls	r3, r3, #3
 800ce46:	4a88      	ldr	r2, [pc, #544]	@ (800d068 <USB_EPStartXfer+0xa58>)
 800ce48:	4694      	mov	ip, r2
 800ce4a:	4463      	add	r3, ip
 800ce4c:	681a      	ldr	r2, [r3, #0]
 800ce4e:	683b      	ldr	r3, [r7, #0]
 800ce50:	781b      	ldrb	r3, [r3, #0]
 800ce52:	00db      	lsls	r3, r3, #3
 800ce54:	4984      	ldr	r1, [pc, #528]	@ (800d068 <USB_EPStartXfer+0xa58>)
 800ce56:	468c      	mov	ip, r1
 800ce58:	4463      	add	r3, ip
 800ce5a:	0192      	lsls	r2, r2, #6
 800ce5c:	0992      	lsrs	r2, r2, #6
 800ce5e:	601a      	str	r2, [r3, #0]
 800ce60:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800ce62:	2b3e      	cmp	r3, #62	@ 0x3e
 800ce64:	d91e      	bls.n	800cea4 <USB_EPStartXfer+0x894>
 800ce66:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800ce68:	095b      	lsrs	r3, r3, #5
 800ce6a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800ce6c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800ce6e:	221f      	movs	r2, #31
 800ce70:	4013      	ands	r3, r2
 800ce72:	d102      	bne.n	800ce7a <USB_EPStartXfer+0x86a>
 800ce74:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ce76:	3b01      	subs	r3, #1
 800ce78:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800ce7a:	683b      	ldr	r3, [r7, #0]
 800ce7c:	781b      	ldrb	r3, [r3, #0]
 800ce7e:	00db      	lsls	r3, r3, #3
 800ce80:	4a79      	ldr	r2, [pc, #484]	@ (800d068 <USB_EPStartXfer+0xa58>)
 800ce82:	4694      	mov	ip, r2
 800ce84:	4463      	add	r3, ip
 800ce86:	681a      	ldr	r2, [r3, #0]
 800ce88:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ce8a:	069b      	lsls	r3, r3, #26
 800ce8c:	431a      	orrs	r2, r3
 800ce8e:	683b      	ldr	r3, [r7, #0]
 800ce90:	781b      	ldrb	r3, [r3, #0]
 800ce92:	00db      	lsls	r3, r3, #3
 800ce94:	4974      	ldr	r1, [pc, #464]	@ (800d068 <USB_EPStartXfer+0xa58>)
 800ce96:	468c      	mov	ip, r1
 800ce98:	4463      	add	r3, ip
 800ce9a:	2180      	movs	r1, #128	@ 0x80
 800ce9c:	0609      	lsls	r1, r1, #24
 800ce9e:	430a      	orrs	r2, r1
 800cea0:	601a      	str	r2, [r3, #0]
 800cea2:	e055      	b.n	800cf50 <USB_EPStartXfer+0x940>
 800cea4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800cea6:	2b00      	cmp	r3, #0
 800cea8:	d111      	bne.n	800cece <USB_EPStartXfer+0x8be>
 800ceaa:	683b      	ldr	r3, [r7, #0]
 800ceac:	781b      	ldrb	r3, [r3, #0]
 800ceae:	00db      	lsls	r3, r3, #3
 800ceb0:	4a6d      	ldr	r2, [pc, #436]	@ (800d068 <USB_EPStartXfer+0xa58>)
 800ceb2:	4694      	mov	ip, r2
 800ceb4:	4463      	add	r3, ip
 800ceb6:	681a      	ldr	r2, [r3, #0]
 800ceb8:	683b      	ldr	r3, [r7, #0]
 800ceba:	781b      	ldrb	r3, [r3, #0]
 800cebc:	00db      	lsls	r3, r3, #3
 800cebe:	496a      	ldr	r1, [pc, #424]	@ (800d068 <USB_EPStartXfer+0xa58>)
 800cec0:	468c      	mov	ip, r1
 800cec2:	4463      	add	r3, ip
 800cec4:	2180      	movs	r1, #128	@ 0x80
 800cec6:	0609      	lsls	r1, r1, #24
 800cec8:	430a      	orrs	r2, r1
 800ceca:	601a      	str	r2, [r3, #0]
 800cecc:	e040      	b.n	800cf50 <USB_EPStartXfer+0x940>
 800cece:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800ced0:	085b      	lsrs	r3, r3, #1
 800ced2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800ced4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800ced6:	2201      	movs	r2, #1
 800ced8:	4013      	ands	r3, r2
 800ceda:	d002      	beq.n	800cee2 <USB_EPStartXfer+0x8d2>
 800cedc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800cede:	3301      	adds	r3, #1
 800cee0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800cee2:	683b      	ldr	r3, [r7, #0]
 800cee4:	781b      	ldrb	r3, [r3, #0]
 800cee6:	00db      	lsls	r3, r3, #3
 800cee8:	4a5f      	ldr	r2, [pc, #380]	@ (800d068 <USB_EPStartXfer+0xa58>)
 800ceea:	4694      	mov	ip, r2
 800ceec:	4463      	add	r3, ip
 800ceee:	6819      	ldr	r1, [r3, #0]
 800cef0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800cef2:	069a      	lsls	r2, r3, #26
 800cef4:	683b      	ldr	r3, [r7, #0]
 800cef6:	781b      	ldrb	r3, [r3, #0]
 800cef8:	00db      	lsls	r3, r3, #3
 800cefa:	485b      	ldr	r0, [pc, #364]	@ (800d068 <USB_EPStartXfer+0xa58>)
 800cefc:	4684      	mov	ip, r0
 800cefe:	4463      	add	r3, ip
 800cf00:	430a      	orrs	r2, r1
 800cf02:	601a      	str	r2, [r3, #0]
 800cf04:	e024      	b.n	800cf50 <USB_EPStartXfer+0x940>
 800cf06:	683b      	ldr	r3, [r7, #0]
 800cf08:	785b      	ldrb	r3, [r3, #1]
 800cf0a:	2b01      	cmp	r3, #1
 800cf0c:	d120      	bne.n	800cf50 <USB_EPStartXfer+0x940>
 800cf0e:	683b      	ldr	r3, [r7, #0]
 800cf10:	781b      	ldrb	r3, [r3, #0]
 800cf12:	00db      	lsls	r3, r3, #3
 800cf14:	4a54      	ldr	r2, [pc, #336]	@ (800d068 <USB_EPStartXfer+0xa58>)
 800cf16:	4694      	mov	ip, r2
 800cf18:	4463      	add	r3, ip
 800cf1a:	681a      	ldr	r2, [r3, #0]
 800cf1c:	683b      	ldr	r3, [r7, #0]
 800cf1e:	781b      	ldrb	r3, [r3, #0]
 800cf20:	00db      	lsls	r3, r3, #3
 800cf22:	4951      	ldr	r1, [pc, #324]	@ (800d068 <USB_EPStartXfer+0xa58>)
 800cf24:	468c      	mov	ip, r1
 800cf26:	4463      	add	r3, ip
 800cf28:	0412      	lsls	r2, r2, #16
 800cf2a:	0c12      	lsrs	r2, r2, #16
 800cf2c:	601a      	str	r2, [r3, #0]
 800cf2e:	683b      	ldr	r3, [r7, #0]
 800cf30:	781b      	ldrb	r3, [r3, #0]
 800cf32:	00db      	lsls	r3, r3, #3
 800cf34:	4a4c      	ldr	r2, [pc, #304]	@ (800d068 <USB_EPStartXfer+0xa58>)
 800cf36:	4694      	mov	ip, r2
 800cf38:	4463      	add	r3, ip
 800cf3a:	6819      	ldr	r1, [r3, #0]
 800cf3c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800cf3e:	041a      	lsls	r2, r3, #16
 800cf40:	683b      	ldr	r3, [r7, #0]
 800cf42:	781b      	ldrb	r3, [r3, #0]
 800cf44:	00db      	lsls	r3, r3, #3
 800cf46:	4848      	ldr	r0, [pc, #288]	@ (800d068 <USB_EPStartXfer+0xa58>)
 800cf48:	4684      	mov	ip, r0
 800cf4a:	4463      	add	r3, ip
 800cf4c:	430a      	orrs	r2, r1
 800cf4e:	601a      	str	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 800cf50:	201a      	movs	r0, #26
 800cf52:	183b      	adds	r3, r7, r0
 800cf54:	683a      	ldr	r2, [r7, #0]
 800cf56:	8912      	ldrh	r2, [r2, #8]
 800cf58:	801a      	strh	r2, [r3, #0]

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800cf5a:	683b      	ldr	r3, [r7, #0]
 800cf5c:	6959      	ldr	r1, [r3, #20]
 800cf5e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800cf60:	b29c      	uxth	r4, r3
 800cf62:	183b      	adds	r3, r7, r0
 800cf64:	881a      	ldrh	r2, [r3, #0]
 800cf66:	6878      	ldr	r0, [r7, #4]
 800cf68:	0023      	movs	r3, r4
 800cf6a:	f000 fbc9 	bl	800d700 <USB_WritePMA>
        }
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 800cf6e:	687a      	ldr	r2, [r7, #4]
 800cf70:	683b      	ldr	r3, [r7, #0]
 800cf72:	781b      	ldrb	r3, [r3, #0]
 800cf74:	009b      	lsls	r3, r3, #2
 800cf76:	18d3      	adds	r3, r2, r3
 800cf78:	681b      	ldr	r3, [r3, #0]
 800cf7a:	4a3c      	ldr	r2, [pc, #240]	@ (800d06c <USB_EPStartXfer+0xa5c>)
 800cf7c:	4013      	ands	r3, r2
 800cf7e:	60fb      	str	r3, [r7, #12]
 800cf80:	68fb      	ldr	r3, [r7, #12]
 800cf82:	2210      	movs	r2, #16
 800cf84:	4053      	eors	r3, r2
 800cf86:	60fb      	str	r3, [r7, #12]
 800cf88:	68fb      	ldr	r3, [r7, #12]
 800cf8a:	2220      	movs	r2, #32
 800cf8c:	4053      	eors	r3, r2
 800cf8e:	60fb      	str	r3, [r7, #12]
 800cf90:	687a      	ldr	r2, [r7, #4]
 800cf92:	683b      	ldr	r3, [r7, #0]
 800cf94:	781b      	ldrb	r3, [r3, #0]
 800cf96:	009b      	lsls	r3, r3, #2
 800cf98:	18d3      	adds	r3, r2, r3
 800cf9a:	68fa      	ldr	r2, [r7, #12]
 800cf9c:	4934      	ldr	r1, [pc, #208]	@ (800d070 <USB_EPStartXfer+0xa60>)
 800cf9e:	430a      	orrs	r2, r1
 800cfa0:	601a      	str	r2, [r3, #0]
 800cfa2:	e340      	b.n	800d626 <USB_EPStartXfer+0x1016>
  }
  else /* OUT endpoint */
  {
    if (ep->doublebuffer == 0U)
 800cfa4:	683b      	ldr	r3, [r7, #0]
 800cfa6:	7b1b      	ldrb	r3, [r3, #12]
 800cfa8:	2b00      	cmp	r3, #0
 800cfaa:	d000      	beq.n	800cfae <USB_EPStartXfer+0x99e>
 800cfac:	e07e      	b.n	800d0ac <USB_EPStartXfer+0xa9c>
    {
      /* Multi packet transfer */
      if (ep->xfer_len > ep->maxpacket)
 800cfae:	683b      	ldr	r3, [r7, #0]
 800cfb0:	699a      	ldr	r2, [r3, #24]
 800cfb2:	683b      	ldr	r3, [r7, #0]
 800cfb4:	691b      	ldr	r3, [r3, #16]
 800cfb6:	429a      	cmp	r2, r3
 800cfb8:	d909      	bls.n	800cfce <USB_EPStartXfer+0x9be>
      {
        len = ep->maxpacket;
 800cfba:	683b      	ldr	r3, [r7, #0]
 800cfbc:	691b      	ldr	r3, [r3, #16]
 800cfbe:	657b      	str	r3, [r7, #84]	@ 0x54
        ep->xfer_len -= len;
 800cfc0:	683b      	ldr	r3, [r7, #0]
 800cfc2:	699a      	ldr	r2, [r3, #24]
 800cfc4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800cfc6:	1ad2      	subs	r2, r2, r3
 800cfc8:	683b      	ldr	r3, [r7, #0]
 800cfca:	619a      	str	r2, [r3, #24]
 800cfcc:	e005      	b.n	800cfda <USB_EPStartXfer+0x9ca>
      }
      else
      {
        len = ep->xfer_len;
 800cfce:	683b      	ldr	r3, [r7, #0]
 800cfd0:	699b      	ldr	r3, [r3, #24]
 800cfd2:	657b      	str	r3, [r7, #84]	@ 0x54
        ep->xfer_len = 0U;
 800cfd4:	683b      	ldr	r3, [r7, #0]
 800cfd6:	2200      	movs	r2, #0
 800cfd8:	619a      	str	r2, [r3, #24]
      }
      /* configure and validate Rx endpoint */
      PCD_SET_EP_RX_CNT(USBx, ep->num, len);
 800cfda:	683b      	ldr	r3, [r7, #0]
 800cfdc:	781b      	ldrb	r3, [r3, #0]
 800cfde:	00db      	lsls	r3, r3, #3
 800cfe0:	4a21      	ldr	r2, [pc, #132]	@ (800d068 <USB_EPStartXfer+0xa58>)
 800cfe2:	4694      	mov	ip, r2
 800cfe4:	4463      	add	r3, ip
 800cfe6:	685a      	ldr	r2, [r3, #4]
 800cfe8:	683b      	ldr	r3, [r7, #0]
 800cfea:	781b      	ldrb	r3, [r3, #0]
 800cfec:	00db      	lsls	r3, r3, #3
 800cfee:	491e      	ldr	r1, [pc, #120]	@ (800d068 <USB_EPStartXfer+0xa58>)
 800cff0:	468c      	mov	ip, r1
 800cff2:	4463      	add	r3, ip
 800cff4:	0192      	lsls	r2, r2, #6
 800cff6:	0992      	lsrs	r2, r2, #6
 800cff8:	605a      	str	r2, [r3, #4]
 800cffa:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800cffc:	2b3e      	cmp	r3, #62	@ 0x3e
 800cffe:	d91e      	bls.n	800d03e <USB_EPStartXfer+0xa2e>
 800d000:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800d002:	095b      	lsrs	r3, r3, #5
 800d004:	63bb      	str	r3, [r7, #56]	@ 0x38
 800d006:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800d008:	221f      	movs	r2, #31
 800d00a:	4013      	ands	r3, r2
 800d00c:	d102      	bne.n	800d014 <USB_EPStartXfer+0xa04>
 800d00e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d010:	3b01      	subs	r3, #1
 800d012:	63bb      	str	r3, [r7, #56]	@ 0x38
 800d014:	683b      	ldr	r3, [r7, #0]
 800d016:	781b      	ldrb	r3, [r3, #0]
 800d018:	00db      	lsls	r3, r3, #3
 800d01a:	4a13      	ldr	r2, [pc, #76]	@ (800d068 <USB_EPStartXfer+0xa58>)
 800d01c:	4694      	mov	ip, r2
 800d01e:	4463      	add	r3, ip
 800d020:	685a      	ldr	r2, [r3, #4]
 800d022:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d024:	069b      	lsls	r3, r3, #26
 800d026:	431a      	orrs	r2, r3
 800d028:	683b      	ldr	r3, [r7, #0]
 800d02a:	781b      	ldrb	r3, [r3, #0]
 800d02c:	00db      	lsls	r3, r3, #3
 800d02e:	490e      	ldr	r1, [pc, #56]	@ (800d068 <USB_EPStartXfer+0xa58>)
 800d030:	468c      	mov	ip, r1
 800d032:	4463      	add	r3, ip
 800d034:	2180      	movs	r1, #128	@ 0x80
 800d036:	0609      	lsls	r1, r1, #24
 800d038:	430a      	orrs	r2, r1
 800d03a:	605a      	str	r2, [r3, #4]
 800d03c:	e2d7      	b.n	800d5ee <USB_EPStartXfer+0xfde>
 800d03e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800d040:	2b00      	cmp	r3, #0
 800d042:	d117      	bne.n	800d074 <USB_EPStartXfer+0xa64>
 800d044:	683b      	ldr	r3, [r7, #0]
 800d046:	781b      	ldrb	r3, [r3, #0]
 800d048:	00db      	lsls	r3, r3, #3
 800d04a:	4a07      	ldr	r2, [pc, #28]	@ (800d068 <USB_EPStartXfer+0xa58>)
 800d04c:	4694      	mov	ip, r2
 800d04e:	4463      	add	r3, ip
 800d050:	685a      	ldr	r2, [r3, #4]
 800d052:	683b      	ldr	r3, [r7, #0]
 800d054:	781b      	ldrb	r3, [r3, #0]
 800d056:	00db      	lsls	r3, r3, #3
 800d058:	4903      	ldr	r1, [pc, #12]	@ (800d068 <USB_EPStartXfer+0xa58>)
 800d05a:	468c      	mov	ip, r1
 800d05c:	4463      	add	r3, ip
 800d05e:	2180      	movs	r1, #128	@ 0x80
 800d060:	0609      	lsls	r1, r1, #24
 800d062:	430a      	orrs	r2, r1
 800d064:	605a      	str	r2, [r3, #4]
 800d066:	e2c2      	b.n	800d5ee <USB_EPStartXfer+0xfde>
 800d068:	40009800 	.word	0x40009800
 800d06c:	07ff8fbf 	.word	0x07ff8fbf
 800d070:	00008080 	.word	0x00008080
 800d074:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800d076:	085b      	lsrs	r3, r3, #1
 800d078:	63bb      	str	r3, [r7, #56]	@ 0x38
 800d07a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800d07c:	2201      	movs	r2, #1
 800d07e:	4013      	ands	r3, r2
 800d080:	d002      	beq.n	800d088 <USB_EPStartXfer+0xa78>
 800d082:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d084:	3301      	adds	r3, #1
 800d086:	63bb      	str	r3, [r7, #56]	@ 0x38
 800d088:	683b      	ldr	r3, [r7, #0]
 800d08a:	781b      	ldrb	r3, [r3, #0]
 800d08c:	00db      	lsls	r3, r3, #3
 800d08e:	4ac4      	ldr	r2, [pc, #784]	@ (800d3a0 <USB_EPStartXfer+0xd90>)
 800d090:	4694      	mov	ip, r2
 800d092:	4463      	add	r3, ip
 800d094:	6859      	ldr	r1, [r3, #4]
 800d096:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d098:	069a      	lsls	r2, r3, #26
 800d09a:	683b      	ldr	r3, [r7, #0]
 800d09c:	781b      	ldrb	r3, [r3, #0]
 800d09e:	00db      	lsls	r3, r3, #3
 800d0a0:	48bf      	ldr	r0, [pc, #764]	@ (800d3a0 <USB_EPStartXfer+0xd90>)
 800d0a2:	4684      	mov	ip, r0
 800d0a4:	4463      	add	r3, ip
 800d0a6:	430a      	orrs	r2, r1
 800d0a8:	605a      	str	r2, [r3, #4]
 800d0aa:	e2a0      	b.n	800d5ee <USB_EPStartXfer+0xfde>
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* First Transfer Coming From HAL_PCD_EP_Receive & From ISR */
      /* Set the Double buffer counter */
      if (ep->type == EP_TYPE_BULK)
 800d0ac:	683b      	ldr	r3, [r7, #0]
 800d0ae:	78db      	ldrb	r3, [r3, #3]
 800d0b0:	2b02      	cmp	r3, #2
 800d0b2:	d000      	beq.n	800d0b6 <USB_EPStartXfer+0xaa6>
 800d0b4:	e15f      	b.n	800d376 <USB_EPStartXfer+0xd66>
      {
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, ep->maxpacket);
 800d0b6:	683b      	ldr	r3, [r7, #0]
 800d0b8:	785b      	ldrb	r3, [r3, #1]
 800d0ba:	2b00      	cmp	r3, #0
 800d0bc:	d168      	bne.n	800d190 <USB_EPStartXfer+0xb80>
 800d0be:	683b      	ldr	r3, [r7, #0]
 800d0c0:	781b      	ldrb	r3, [r3, #0]
 800d0c2:	00db      	lsls	r3, r3, #3
 800d0c4:	4ab6      	ldr	r2, [pc, #728]	@ (800d3a0 <USB_EPStartXfer+0xd90>)
 800d0c6:	4694      	mov	ip, r2
 800d0c8:	4463      	add	r3, ip
 800d0ca:	681a      	ldr	r2, [r3, #0]
 800d0cc:	683b      	ldr	r3, [r7, #0]
 800d0ce:	781b      	ldrb	r3, [r3, #0]
 800d0d0:	00db      	lsls	r3, r3, #3
 800d0d2:	49b3      	ldr	r1, [pc, #716]	@ (800d3a0 <USB_EPStartXfer+0xd90>)
 800d0d4:	468c      	mov	ip, r1
 800d0d6:	4463      	add	r3, ip
 800d0d8:	0192      	lsls	r2, r2, #6
 800d0da:	0992      	lsrs	r2, r2, #6
 800d0dc:	601a      	str	r2, [r3, #0]
 800d0de:	683b      	ldr	r3, [r7, #0]
 800d0e0:	691b      	ldr	r3, [r3, #16]
 800d0e2:	2b3e      	cmp	r3, #62	@ 0x3e
 800d0e4:	d920      	bls.n	800d128 <USB_EPStartXfer+0xb18>
 800d0e6:	683b      	ldr	r3, [r7, #0]
 800d0e8:	691b      	ldr	r3, [r3, #16]
 800d0ea:	095b      	lsrs	r3, r3, #5
 800d0ec:	637b      	str	r3, [r7, #52]	@ 0x34
 800d0ee:	683b      	ldr	r3, [r7, #0]
 800d0f0:	691b      	ldr	r3, [r3, #16]
 800d0f2:	221f      	movs	r2, #31
 800d0f4:	4013      	ands	r3, r2
 800d0f6:	d102      	bne.n	800d0fe <USB_EPStartXfer+0xaee>
 800d0f8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d0fa:	3b01      	subs	r3, #1
 800d0fc:	637b      	str	r3, [r7, #52]	@ 0x34
 800d0fe:	683b      	ldr	r3, [r7, #0]
 800d100:	781b      	ldrb	r3, [r3, #0]
 800d102:	00db      	lsls	r3, r3, #3
 800d104:	4aa6      	ldr	r2, [pc, #664]	@ (800d3a0 <USB_EPStartXfer+0xd90>)
 800d106:	4694      	mov	ip, r2
 800d108:	4463      	add	r3, ip
 800d10a:	681a      	ldr	r2, [r3, #0]
 800d10c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d10e:	069b      	lsls	r3, r3, #26
 800d110:	431a      	orrs	r2, r3
 800d112:	683b      	ldr	r3, [r7, #0]
 800d114:	781b      	ldrb	r3, [r3, #0]
 800d116:	00db      	lsls	r3, r3, #3
 800d118:	49a1      	ldr	r1, [pc, #644]	@ (800d3a0 <USB_EPStartXfer+0xd90>)
 800d11a:	468c      	mov	ip, r1
 800d11c:	4463      	add	r3, ip
 800d11e:	2180      	movs	r1, #128	@ 0x80
 800d120:	0609      	lsls	r1, r1, #24
 800d122:	430a      	orrs	r2, r1
 800d124:	601a      	str	r2, [r3, #0]
 800d126:	e059      	b.n	800d1dc <USB_EPStartXfer+0xbcc>
 800d128:	683b      	ldr	r3, [r7, #0]
 800d12a:	691b      	ldr	r3, [r3, #16]
 800d12c:	2b00      	cmp	r3, #0
 800d12e:	d111      	bne.n	800d154 <USB_EPStartXfer+0xb44>
 800d130:	683b      	ldr	r3, [r7, #0]
 800d132:	781b      	ldrb	r3, [r3, #0]
 800d134:	00db      	lsls	r3, r3, #3
 800d136:	4a9a      	ldr	r2, [pc, #616]	@ (800d3a0 <USB_EPStartXfer+0xd90>)
 800d138:	4694      	mov	ip, r2
 800d13a:	4463      	add	r3, ip
 800d13c:	681a      	ldr	r2, [r3, #0]
 800d13e:	683b      	ldr	r3, [r7, #0]
 800d140:	781b      	ldrb	r3, [r3, #0]
 800d142:	00db      	lsls	r3, r3, #3
 800d144:	4996      	ldr	r1, [pc, #600]	@ (800d3a0 <USB_EPStartXfer+0xd90>)
 800d146:	468c      	mov	ip, r1
 800d148:	4463      	add	r3, ip
 800d14a:	2180      	movs	r1, #128	@ 0x80
 800d14c:	0609      	lsls	r1, r1, #24
 800d14e:	430a      	orrs	r2, r1
 800d150:	601a      	str	r2, [r3, #0]
 800d152:	e043      	b.n	800d1dc <USB_EPStartXfer+0xbcc>
 800d154:	683b      	ldr	r3, [r7, #0]
 800d156:	691b      	ldr	r3, [r3, #16]
 800d158:	085b      	lsrs	r3, r3, #1
 800d15a:	637b      	str	r3, [r7, #52]	@ 0x34
 800d15c:	683b      	ldr	r3, [r7, #0]
 800d15e:	691b      	ldr	r3, [r3, #16]
 800d160:	2201      	movs	r2, #1
 800d162:	4013      	ands	r3, r2
 800d164:	d002      	beq.n	800d16c <USB_EPStartXfer+0xb5c>
 800d166:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d168:	3301      	adds	r3, #1
 800d16a:	637b      	str	r3, [r7, #52]	@ 0x34
 800d16c:	683b      	ldr	r3, [r7, #0]
 800d16e:	781b      	ldrb	r3, [r3, #0]
 800d170:	00db      	lsls	r3, r3, #3
 800d172:	4a8b      	ldr	r2, [pc, #556]	@ (800d3a0 <USB_EPStartXfer+0xd90>)
 800d174:	4694      	mov	ip, r2
 800d176:	4463      	add	r3, ip
 800d178:	6819      	ldr	r1, [r3, #0]
 800d17a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d17c:	069a      	lsls	r2, r3, #26
 800d17e:	683b      	ldr	r3, [r7, #0]
 800d180:	781b      	ldrb	r3, [r3, #0]
 800d182:	00db      	lsls	r3, r3, #3
 800d184:	4886      	ldr	r0, [pc, #536]	@ (800d3a0 <USB_EPStartXfer+0xd90>)
 800d186:	4684      	mov	ip, r0
 800d188:	4463      	add	r3, ip
 800d18a:	430a      	orrs	r2, r1
 800d18c:	601a      	str	r2, [r3, #0]
 800d18e:	e025      	b.n	800d1dc <USB_EPStartXfer+0xbcc>
 800d190:	683b      	ldr	r3, [r7, #0]
 800d192:	785b      	ldrb	r3, [r3, #1]
 800d194:	2b01      	cmp	r3, #1
 800d196:	d121      	bne.n	800d1dc <USB_EPStartXfer+0xbcc>
 800d198:	683b      	ldr	r3, [r7, #0]
 800d19a:	781b      	ldrb	r3, [r3, #0]
 800d19c:	00db      	lsls	r3, r3, #3
 800d19e:	4a80      	ldr	r2, [pc, #512]	@ (800d3a0 <USB_EPStartXfer+0xd90>)
 800d1a0:	4694      	mov	ip, r2
 800d1a2:	4463      	add	r3, ip
 800d1a4:	681a      	ldr	r2, [r3, #0]
 800d1a6:	683b      	ldr	r3, [r7, #0]
 800d1a8:	781b      	ldrb	r3, [r3, #0]
 800d1aa:	00db      	lsls	r3, r3, #3
 800d1ac:	497c      	ldr	r1, [pc, #496]	@ (800d3a0 <USB_EPStartXfer+0xd90>)
 800d1ae:	468c      	mov	ip, r1
 800d1b0:	4463      	add	r3, ip
 800d1b2:	0412      	lsls	r2, r2, #16
 800d1b4:	0c12      	lsrs	r2, r2, #16
 800d1b6:	601a      	str	r2, [r3, #0]
 800d1b8:	683b      	ldr	r3, [r7, #0]
 800d1ba:	781b      	ldrb	r3, [r3, #0]
 800d1bc:	00db      	lsls	r3, r3, #3
 800d1be:	4a78      	ldr	r2, [pc, #480]	@ (800d3a0 <USB_EPStartXfer+0xd90>)
 800d1c0:	4694      	mov	ip, r2
 800d1c2:	4463      	add	r3, ip
 800d1c4:	6819      	ldr	r1, [r3, #0]
 800d1c6:	683b      	ldr	r3, [r7, #0]
 800d1c8:	691b      	ldr	r3, [r3, #16]
 800d1ca:	041a      	lsls	r2, r3, #16
 800d1cc:	683b      	ldr	r3, [r7, #0]
 800d1ce:	781b      	ldrb	r3, [r3, #0]
 800d1d0:	00db      	lsls	r3, r3, #3
 800d1d2:	4873      	ldr	r0, [pc, #460]	@ (800d3a0 <USB_EPStartXfer+0xd90>)
 800d1d4:	4684      	mov	ip, r0
 800d1d6:	4463      	add	r3, ip
 800d1d8:	430a      	orrs	r2, r1
 800d1da:	601a      	str	r2, [r3, #0]
 800d1dc:	683b      	ldr	r3, [r7, #0]
 800d1de:	785b      	ldrb	r3, [r3, #1]
 800d1e0:	2b00      	cmp	r3, #0
 800d1e2:	d168      	bne.n	800d2b6 <USB_EPStartXfer+0xca6>
 800d1e4:	683b      	ldr	r3, [r7, #0]
 800d1e6:	781b      	ldrb	r3, [r3, #0]
 800d1e8:	00db      	lsls	r3, r3, #3
 800d1ea:	4a6d      	ldr	r2, [pc, #436]	@ (800d3a0 <USB_EPStartXfer+0xd90>)
 800d1ec:	4694      	mov	ip, r2
 800d1ee:	4463      	add	r3, ip
 800d1f0:	685a      	ldr	r2, [r3, #4]
 800d1f2:	683b      	ldr	r3, [r7, #0]
 800d1f4:	781b      	ldrb	r3, [r3, #0]
 800d1f6:	00db      	lsls	r3, r3, #3
 800d1f8:	4969      	ldr	r1, [pc, #420]	@ (800d3a0 <USB_EPStartXfer+0xd90>)
 800d1fa:	468c      	mov	ip, r1
 800d1fc:	4463      	add	r3, ip
 800d1fe:	0192      	lsls	r2, r2, #6
 800d200:	0992      	lsrs	r2, r2, #6
 800d202:	605a      	str	r2, [r3, #4]
 800d204:	683b      	ldr	r3, [r7, #0]
 800d206:	691b      	ldr	r3, [r3, #16]
 800d208:	2b3e      	cmp	r3, #62	@ 0x3e
 800d20a:	d920      	bls.n	800d24e <USB_EPStartXfer+0xc3e>
 800d20c:	683b      	ldr	r3, [r7, #0]
 800d20e:	691b      	ldr	r3, [r3, #16]
 800d210:	095b      	lsrs	r3, r3, #5
 800d212:	633b      	str	r3, [r7, #48]	@ 0x30
 800d214:	683b      	ldr	r3, [r7, #0]
 800d216:	691b      	ldr	r3, [r3, #16]
 800d218:	221f      	movs	r2, #31
 800d21a:	4013      	ands	r3, r2
 800d21c:	d102      	bne.n	800d224 <USB_EPStartXfer+0xc14>
 800d21e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d220:	3b01      	subs	r3, #1
 800d222:	633b      	str	r3, [r7, #48]	@ 0x30
 800d224:	683b      	ldr	r3, [r7, #0]
 800d226:	781b      	ldrb	r3, [r3, #0]
 800d228:	00db      	lsls	r3, r3, #3
 800d22a:	4a5d      	ldr	r2, [pc, #372]	@ (800d3a0 <USB_EPStartXfer+0xd90>)
 800d22c:	4694      	mov	ip, r2
 800d22e:	4463      	add	r3, ip
 800d230:	685a      	ldr	r2, [r3, #4]
 800d232:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d234:	069b      	lsls	r3, r3, #26
 800d236:	431a      	orrs	r2, r3
 800d238:	683b      	ldr	r3, [r7, #0]
 800d23a:	781b      	ldrb	r3, [r3, #0]
 800d23c:	00db      	lsls	r3, r3, #3
 800d23e:	4958      	ldr	r1, [pc, #352]	@ (800d3a0 <USB_EPStartXfer+0xd90>)
 800d240:	468c      	mov	ip, r1
 800d242:	4463      	add	r3, ip
 800d244:	2180      	movs	r1, #128	@ 0x80
 800d246:	0609      	lsls	r1, r1, #24
 800d248:	430a      	orrs	r2, r1
 800d24a:	605a      	str	r2, [r3, #4]
 800d24c:	e059      	b.n	800d302 <USB_EPStartXfer+0xcf2>
 800d24e:	683b      	ldr	r3, [r7, #0]
 800d250:	691b      	ldr	r3, [r3, #16]
 800d252:	2b00      	cmp	r3, #0
 800d254:	d111      	bne.n	800d27a <USB_EPStartXfer+0xc6a>
 800d256:	683b      	ldr	r3, [r7, #0]
 800d258:	781b      	ldrb	r3, [r3, #0]
 800d25a:	00db      	lsls	r3, r3, #3
 800d25c:	4a50      	ldr	r2, [pc, #320]	@ (800d3a0 <USB_EPStartXfer+0xd90>)
 800d25e:	4694      	mov	ip, r2
 800d260:	4463      	add	r3, ip
 800d262:	685a      	ldr	r2, [r3, #4]
 800d264:	683b      	ldr	r3, [r7, #0]
 800d266:	781b      	ldrb	r3, [r3, #0]
 800d268:	00db      	lsls	r3, r3, #3
 800d26a:	494d      	ldr	r1, [pc, #308]	@ (800d3a0 <USB_EPStartXfer+0xd90>)
 800d26c:	468c      	mov	ip, r1
 800d26e:	4463      	add	r3, ip
 800d270:	2180      	movs	r1, #128	@ 0x80
 800d272:	0609      	lsls	r1, r1, #24
 800d274:	430a      	orrs	r2, r1
 800d276:	605a      	str	r2, [r3, #4]
 800d278:	e043      	b.n	800d302 <USB_EPStartXfer+0xcf2>
 800d27a:	683b      	ldr	r3, [r7, #0]
 800d27c:	691b      	ldr	r3, [r3, #16]
 800d27e:	085b      	lsrs	r3, r3, #1
 800d280:	633b      	str	r3, [r7, #48]	@ 0x30
 800d282:	683b      	ldr	r3, [r7, #0]
 800d284:	691b      	ldr	r3, [r3, #16]
 800d286:	2201      	movs	r2, #1
 800d288:	4013      	ands	r3, r2
 800d28a:	d002      	beq.n	800d292 <USB_EPStartXfer+0xc82>
 800d28c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d28e:	3301      	adds	r3, #1
 800d290:	633b      	str	r3, [r7, #48]	@ 0x30
 800d292:	683b      	ldr	r3, [r7, #0]
 800d294:	781b      	ldrb	r3, [r3, #0]
 800d296:	00db      	lsls	r3, r3, #3
 800d298:	4a41      	ldr	r2, [pc, #260]	@ (800d3a0 <USB_EPStartXfer+0xd90>)
 800d29a:	4694      	mov	ip, r2
 800d29c:	4463      	add	r3, ip
 800d29e:	6859      	ldr	r1, [r3, #4]
 800d2a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d2a2:	069a      	lsls	r2, r3, #26
 800d2a4:	683b      	ldr	r3, [r7, #0]
 800d2a6:	781b      	ldrb	r3, [r3, #0]
 800d2a8:	00db      	lsls	r3, r3, #3
 800d2aa:	483d      	ldr	r0, [pc, #244]	@ (800d3a0 <USB_EPStartXfer+0xd90>)
 800d2ac:	4684      	mov	ip, r0
 800d2ae:	4463      	add	r3, ip
 800d2b0:	430a      	orrs	r2, r1
 800d2b2:	605a      	str	r2, [r3, #4]
 800d2b4:	e025      	b.n	800d302 <USB_EPStartXfer+0xcf2>
 800d2b6:	683b      	ldr	r3, [r7, #0]
 800d2b8:	785b      	ldrb	r3, [r3, #1]
 800d2ba:	2b01      	cmp	r3, #1
 800d2bc:	d121      	bne.n	800d302 <USB_EPStartXfer+0xcf2>
 800d2be:	683b      	ldr	r3, [r7, #0]
 800d2c0:	781b      	ldrb	r3, [r3, #0]
 800d2c2:	00db      	lsls	r3, r3, #3
 800d2c4:	4a36      	ldr	r2, [pc, #216]	@ (800d3a0 <USB_EPStartXfer+0xd90>)
 800d2c6:	4694      	mov	ip, r2
 800d2c8:	4463      	add	r3, ip
 800d2ca:	685a      	ldr	r2, [r3, #4]
 800d2cc:	683b      	ldr	r3, [r7, #0]
 800d2ce:	781b      	ldrb	r3, [r3, #0]
 800d2d0:	00db      	lsls	r3, r3, #3
 800d2d2:	4933      	ldr	r1, [pc, #204]	@ (800d3a0 <USB_EPStartXfer+0xd90>)
 800d2d4:	468c      	mov	ip, r1
 800d2d6:	4463      	add	r3, ip
 800d2d8:	0412      	lsls	r2, r2, #16
 800d2da:	0c12      	lsrs	r2, r2, #16
 800d2dc:	605a      	str	r2, [r3, #4]
 800d2de:	683b      	ldr	r3, [r7, #0]
 800d2e0:	781b      	ldrb	r3, [r3, #0]
 800d2e2:	00db      	lsls	r3, r3, #3
 800d2e4:	4a2e      	ldr	r2, [pc, #184]	@ (800d3a0 <USB_EPStartXfer+0xd90>)
 800d2e6:	4694      	mov	ip, r2
 800d2e8:	4463      	add	r3, ip
 800d2ea:	6859      	ldr	r1, [r3, #4]
 800d2ec:	683b      	ldr	r3, [r7, #0]
 800d2ee:	691b      	ldr	r3, [r3, #16]
 800d2f0:	041a      	lsls	r2, r3, #16
 800d2f2:	683b      	ldr	r3, [r7, #0]
 800d2f4:	781b      	ldrb	r3, [r3, #0]
 800d2f6:	00db      	lsls	r3, r3, #3
 800d2f8:	4829      	ldr	r0, [pc, #164]	@ (800d3a0 <USB_EPStartXfer+0xd90>)
 800d2fa:	4684      	mov	ip, r0
 800d2fc:	4463      	add	r3, ip
 800d2fe:	430a      	orrs	r2, r1
 800d300:	605a      	str	r2, [r3, #4]

        /* Coming from ISR */
        if (ep->xfer_count != 0U)
 800d302:	683b      	ldr	r3, [r7, #0]
 800d304:	69db      	ldr	r3, [r3, #28]
 800d306:	2b00      	cmp	r3, #0
 800d308:	d100      	bne.n	800d30c <USB_EPStartXfer+0xcfc>
 800d30a:	e170      	b.n	800d5ee <USB_EPStartXfer+0xfde>
        {
          /* update last value to check if there is blocking state */
          wEPVal = (uint16_t)PCD_GET_ENDPOINT(USBx, ep->num);
 800d30c:	687a      	ldr	r2, [r7, #4]
 800d30e:	683b      	ldr	r3, [r7, #0]
 800d310:	781b      	ldrb	r3, [r3, #0]
 800d312:	009b      	lsls	r3, r3, #2
 800d314:	18d3      	adds	r3, r2, r3
 800d316:	681a      	ldr	r2, [r3, #0]
 800d318:	2126      	movs	r1, #38	@ 0x26
 800d31a:	187b      	adds	r3, r7, r1
 800d31c:	801a      	strh	r2, [r3, #0]

          /*Blocking State */
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 800d31e:	187b      	adds	r3, r7, r1
 800d320:	881a      	ldrh	r2, [r3, #0]
 800d322:	2380      	movs	r3, #128	@ 0x80
 800d324:	01db      	lsls	r3, r3, #7
 800d326:	4013      	ands	r3, r2
 800d328:	d004      	beq.n	800d334 <USB_EPStartXfer+0xd24>
 800d32a:	187b      	adds	r3, r7, r1
 800d32c:	881b      	ldrh	r3, [r3, #0]
 800d32e:	2240      	movs	r2, #64	@ 0x40
 800d330:	4013      	ands	r3, r2
 800d332:	d10d      	bne.n	800d350 <USB_EPStartXfer+0xd40>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 800d334:	2126      	movs	r1, #38	@ 0x26
 800d336:	187b      	adds	r3, r7, r1
 800d338:	881a      	ldrh	r2, [r3, #0]
 800d33a:	2380      	movs	r3, #128	@ 0x80
 800d33c:	01db      	lsls	r3, r3, #7
 800d33e:	4013      	ands	r3, r2
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 800d340:	d000      	beq.n	800d344 <USB_EPStartXfer+0xd34>
 800d342:	e154      	b.n	800d5ee <USB_EPStartXfer+0xfde>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 800d344:	187b      	adds	r3, r7, r1
 800d346:	881b      	ldrh	r3, [r3, #0]
 800d348:	2240      	movs	r2, #64	@ 0x40
 800d34a:	4013      	ands	r3, r2
 800d34c:	d000      	beq.n	800d350 <USB_EPStartXfer+0xd40>
 800d34e:	e14e      	b.n	800d5ee <USB_EPStartXfer+0xfde>
          {
            PCD_FREE_USER_BUFFER(USBx, ep->num, 0U);
 800d350:	687a      	ldr	r2, [r7, #4]
 800d352:	683b      	ldr	r3, [r7, #0]
 800d354:	781b      	ldrb	r3, [r3, #0]
 800d356:	009b      	lsls	r3, r3, #2
 800d358:	18d3      	adds	r3, r2, r3
 800d35a:	681b      	ldr	r3, [r3, #0]
 800d35c:	4a11      	ldr	r2, [pc, #68]	@ (800d3a4 <USB_EPStartXfer+0xd94>)
 800d35e:	4013      	ands	r3, r2
 800d360:	623b      	str	r3, [r7, #32]
 800d362:	687a      	ldr	r2, [r7, #4]
 800d364:	683b      	ldr	r3, [r7, #0]
 800d366:	781b      	ldrb	r3, [r3, #0]
 800d368:	009b      	lsls	r3, r3, #2
 800d36a:	18d3      	adds	r3, r2, r3
 800d36c:	6a3a      	ldr	r2, [r7, #32]
 800d36e:	490e      	ldr	r1, [pc, #56]	@ (800d3a8 <USB_EPStartXfer+0xd98>)
 800d370:	430a      	orrs	r2, r1
 800d372:	601a      	str	r2, [r3, #0]
 800d374:	e13b      	b.n	800d5ee <USB_EPStartXfer+0xfde>
          }
        }
      }
      /* iso out double */
      else if (ep->type == EP_TYPE_ISOC)
 800d376:	683b      	ldr	r3, [r7, #0]
 800d378:	78db      	ldrb	r3, [r3, #3]
 800d37a:	2b01      	cmp	r3, #1
 800d37c:	d000      	beq.n	800d380 <USB_EPStartXfer+0xd70>
 800d37e:	e134      	b.n	800d5ea <USB_EPStartXfer+0xfda>
      {
        /* Multi packet transfer */
        if (ep->xfer_len > ep->maxpacket)
 800d380:	683b      	ldr	r3, [r7, #0]
 800d382:	699a      	ldr	r2, [r3, #24]
 800d384:	683b      	ldr	r3, [r7, #0]
 800d386:	691b      	ldr	r3, [r3, #16]
 800d388:	429a      	cmp	r2, r3
 800d38a:	d90f      	bls.n	800d3ac <USB_EPStartXfer+0xd9c>
        {
          len = ep->maxpacket;
 800d38c:	683b      	ldr	r3, [r7, #0]
 800d38e:	691b      	ldr	r3, [r3, #16]
 800d390:	657b      	str	r3, [r7, #84]	@ 0x54
          ep->xfer_len -= len;
 800d392:	683b      	ldr	r3, [r7, #0]
 800d394:	699a      	ldr	r2, [r3, #24]
 800d396:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800d398:	1ad2      	subs	r2, r2, r3
 800d39a:	683b      	ldr	r3, [r7, #0]
 800d39c:	619a      	str	r2, [r3, #24]
 800d39e:	e00b      	b.n	800d3b8 <USB_EPStartXfer+0xda8>
 800d3a0:	40009800 	.word	0x40009800
 800d3a4:	07ff8f8f 	.word	0x07ff8f8f
 800d3a8:	000080c0 	.word	0x000080c0
        }
        else
        {
          len = ep->xfer_len;
 800d3ac:	683b      	ldr	r3, [r7, #0]
 800d3ae:	699b      	ldr	r3, [r3, #24]
 800d3b0:	657b      	str	r3, [r7, #84]	@ 0x54
          ep->xfer_len = 0U;
 800d3b2:	683b      	ldr	r3, [r7, #0]
 800d3b4:	2200      	movs	r2, #0
 800d3b6:	619a      	str	r2, [r3, #24]
        }
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, len);
 800d3b8:	683b      	ldr	r3, [r7, #0]
 800d3ba:	785b      	ldrb	r3, [r3, #1]
 800d3bc:	2b00      	cmp	r3, #0
 800d3be:	d162      	bne.n	800d486 <USB_EPStartXfer+0xe76>
 800d3c0:	683b      	ldr	r3, [r7, #0]
 800d3c2:	781b      	ldrb	r3, [r3, #0]
 800d3c4:	00db      	lsls	r3, r3, #3
 800d3c6:	4a9a      	ldr	r2, [pc, #616]	@ (800d630 <USB_EPStartXfer+0x1020>)
 800d3c8:	4694      	mov	ip, r2
 800d3ca:	4463      	add	r3, ip
 800d3cc:	681a      	ldr	r2, [r3, #0]
 800d3ce:	683b      	ldr	r3, [r7, #0]
 800d3d0:	781b      	ldrb	r3, [r3, #0]
 800d3d2:	00db      	lsls	r3, r3, #3
 800d3d4:	4996      	ldr	r1, [pc, #600]	@ (800d630 <USB_EPStartXfer+0x1020>)
 800d3d6:	468c      	mov	ip, r1
 800d3d8:	4463      	add	r3, ip
 800d3da:	0192      	lsls	r2, r2, #6
 800d3dc:	0992      	lsrs	r2, r2, #6
 800d3de:	601a      	str	r2, [r3, #0]
 800d3e0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800d3e2:	2b3e      	cmp	r3, #62	@ 0x3e
 800d3e4:	d91e      	bls.n	800d424 <USB_EPStartXfer+0xe14>
 800d3e6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800d3e8:	095b      	lsrs	r3, r3, #5
 800d3ea:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800d3ec:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800d3ee:	221f      	movs	r2, #31
 800d3f0:	4013      	ands	r3, r2
 800d3f2:	d102      	bne.n	800d3fa <USB_EPStartXfer+0xdea>
 800d3f4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d3f6:	3b01      	subs	r3, #1
 800d3f8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800d3fa:	683b      	ldr	r3, [r7, #0]
 800d3fc:	781b      	ldrb	r3, [r3, #0]
 800d3fe:	00db      	lsls	r3, r3, #3
 800d400:	4a8b      	ldr	r2, [pc, #556]	@ (800d630 <USB_EPStartXfer+0x1020>)
 800d402:	4694      	mov	ip, r2
 800d404:	4463      	add	r3, ip
 800d406:	681a      	ldr	r2, [r3, #0]
 800d408:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d40a:	069b      	lsls	r3, r3, #26
 800d40c:	431a      	orrs	r2, r3
 800d40e:	683b      	ldr	r3, [r7, #0]
 800d410:	781b      	ldrb	r3, [r3, #0]
 800d412:	00db      	lsls	r3, r3, #3
 800d414:	4986      	ldr	r1, [pc, #536]	@ (800d630 <USB_EPStartXfer+0x1020>)
 800d416:	468c      	mov	ip, r1
 800d418:	4463      	add	r3, ip
 800d41a:	2180      	movs	r1, #128	@ 0x80
 800d41c:	0609      	lsls	r1, r1, #24
 800d41e:	430a      	orrs	r2, r1
 800d420:	601a      	str	r2, [r3, #0]
 800d422:	e055      	b.n	800d4d0 <USB_EPStartXfer+0xec0>
 800d424:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800d426:	2b00      	cmp	r3, #0
 800d428:	d111      	bne.n	800d44e <USB_EPStartXfer+0xe3e>
 800d42a:	683b      	ldr	r3, [r7, #0]
 800d42c:	781b      	ldrb	r3, [r3, #0]
 800d42e:	00db      	lsls	r3, r3, #3
 800d430:	4a7f      	ldr	r2, [pc, #508]	@ (800d630 <USB_EPStartXfer+0x1020>)
 800d432:	4694      	mov	ip, r2
 800d434:	4463      	add	r3, ip
 800d436:	681a      	ldr	r2, [r3, #0]
 800d438:	683b      	ldr	r3, [r7, #0]
 800d43a:	781b      	ldrb	r3, [r3, #0]
 800d43c:	00db      	lsls	r3, r3, #3
 800d43e:	497c      	ldr	r1, [pc, #496]	@ (800d630 <USB_EPStartXfer+0x1020>)
 800d440:	468c      	mov	ip, r1
 800d442:	4463      	add	r3, ip
 800d444:	2180      	movs	r1, #128	@ 0x80
 800d446:	0609      	lsls	r1, r1, #24
 800d448:	430a      	orrs	r2, r1
 800d44a:	601a      	str	r2, [r3, #0]
 800d44c:	e040      	b.n	800d4d0 <USB_EPStartXfer+0xec0>
 800d44e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800d450:	085b      	lsrs	r3, r3, #1
 800d452:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800d454:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800d456:	2201      	movs	r2, #1
 800d458:	4013      	ands	r3, r2
 800d45a:	d002      	beq.n	800d462 <USB_EPStartXfer+0xe52>
 800d45c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d45e:	3301      	adds	r3, #1
 800d460:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800d462:	683b      	ldr	r3, [r7, #0]
 800d464:	781b      	ldrb	r3, [r3, #0]
 800d466:	00db      	lsls	r3, r3, #3
 800d468:	4a71      	ldr	r2, [pc, #452]	@ (800d630 <USB_EPStartXfer+0x1020>)
 800d46a:	4694      	mov	ip, r2
 800d46c:	4463      	add	r3, ip
 800d46e:	6819      	ldr	r1, [r3, #0]
 800d470:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d472:	069a      	lsls	r2, r3, #26
 800d474:	683b      	ldr	r3, [r7, #0]
 800d476:	781b      	ldrb	r3, [r3, #0]
 800d478:	00db      	lsls	r3, r3, #3
 800d47a:	486d      	ldr	r0, [pc, #436]	@ (800d630 <USB_EPStartXfer+0x1020>)
 800d47c:	4684      	mov	ip, r0
 800d47e:	4463      	add	r3, ip
 800d480:	430a      	orrs	r2, r1
 800d482:	601a      	str	r2, [r3, #0]
 800d484:	e024      	b.n	800d4d0 <USB_EPStartXfer+0xec0>
 800d486:	683b      	ldr	r3, [r7, #0]
 800d488:	785b      	ldrb	r3, [r3, #1]
 800d48a:	2b01      	cmp	r3, #1
 800d48c:	d120      	bne.n	800d4d0 <USB_EPStartXfer+0xec0>
 800d48e:	683b      	ldr	r3, [r7, #0]
 800d490:	781b      	ldrb	r3, [r3, #0]
 800d492:	00db      	lsls	r3, r3, #3
 800d494:	4a66      	ldr	r2, [pc, #408]	@ (800d630 <USB_EPStartXfer+0x1020>)
 800d496:	4694      	mov	ip, r2
 800d498:	4463      	add	r3, ip
 800d49a:	681a      	ldr	r2, [r3, #0]
 800d49c:	683b      	ldr	r3, [r7, #0]
 800d49e:	781b      	ldrb	r3, [r3, #0]
 800d4a0:	00db      	lsls	r3, r3, #3
 800d4a2:	4963      	ldr	r1, [pc, #396]	@ (800d630 <USB_EPStartXfer+0x1020>)
 800d4a4:	468c      	mov	ip, r1
 800d4a6:	4463      	add	r3, ip
 800d4a8:	0412      	lsls	r2, r2, #16
 800d4aa:	0c12      	lsrs	r2, r2, #16
 800d4ac:	601a      	str	r2, [r3, #0]
 800d4ae:	683b      	ldr	r3, [r7, #0]
 800d4b0:	781b      	ldrb	r3, [r3, #0]
 800d4b2:	00db      	lsls	r3, r3, #3
 800d4b4:	4a5e      	ldr	r2, [pc, #376]	@ (800d630 <USB_EPStartXfer+0x1020>)
 800d4b6:	4694      	mov	ip, r2
 800d4b8:	4463      	add	r3, ip
 800d4ba:	6819      	ldr	r1, [r3, #0]
 800d4bc:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800d4be:	041a      	lsls	r2, r3, #16
 800d4c0:	683b      	ldr	r3, [r7, #0]
 800d4c2:	781b      	ldrb	r3, [r3, #0]
 800d4c4:	00db      	lsls	r3, r3, #3
 800d4c6:	485a      	ldr	r0, [pc, #360]	@ (800d630 <USB_EPStartXfer+0x1020>)
 800d4c8:	4684      	mov	ip, r0
 800d4ca:	4463      	add	r3, ip
 800d4cc:	430a      	orrs	r2, r1
 800d4ce:	601a      	str	r2, [r3, #0]
 800d4d0:	683b      	ldr	r3, [r7, #0]
 800d4d2:	785b      	ldrb	r3, [r3, #1]
 800d4d4:	2b00      	cmp	r3, #0
 800d4d6:	d162      	bne.n	800d59e <USB_EPStartXfer+0xf8e>
 800d4d8:	683b      	ldr	r3, [r7, #0]
 800d4da:	781b      	ldrb	r3, [r3, #0]
 800d4dc:	00db      	lsls	r3, r3, #3
 800d4de:	4a54      	ldr	r2, [pc, #336]	@ (800d630 <USB_EPStartXfer+0x1020>)
 800d4e0:	4694      	mov	ip, r2
 800d4e2:	4463      	add	r3, ip
 800d4e4:	685a      	ldr	r2, [r3, #4]
 800d4e6:	683b      	ldr	r3, [r7, #0]
 800d4e8:	781b      	ldrb	r3, [r3, #0]
 800d4ea:	00db      	lsls	r3, r3, #3
 800d4ec:	4950      	ldr	r1, [pc, #320]	@ (800d630 <USB_EPStartXfer+0x1020>)
 800d4ee:	468c      	mov	ip, r1
 800d4f0:	4463      	add	r3, ip
 800d4f2:	0192      	lsls	r2, r2, #6
 800d4f4:	0992      	lsrs	r2, r2, #6
 800d4f6:	605a      	str	r2, [r3, #4]
 800d4f8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800d4fa:	2b3e      	cmp	r3, #62	@ 0x3e
 800d4fc:	d91e      	bls.n	800d53c <USB_EPStartXfer+0xf2c>
 800d4fe:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800d500:	095b      	lsrs	r3, r3, #5
 800d502:	62bb      	str	r3, [r7, #40]	@ 0x28
 800d504:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800d506:	221f      	movs	r2, #31
 800d508:	4013      	ands	r3, r2
 800d50a:	d102      	bne.n	800d512 <USB_EPStartXfer+0xf02>
 800d50c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d50e:	3b01      	subs	r3, #1
 800d510:	62bb      	str	r3, [r7, #40]	@ 0x28
 800d512:	683b      	ldr	r3, [r7, #0]
 800d514:	781b      	ldrb	r3, [r3, #0]
 800d516:	00db      	lsls	r3, r3, #3
 800d518:	4a45      	ldr	r2, [pc, #276]	@ (800d630 <USB_EPStartXfer+0x1020>)
 800d51a:	4694      	mov	ip, r2
 800d51c:	4463      	add	r3, ip
 800d51e:	685a      	ldr	r2, [r3, #4]
 800d520:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d522:	069b      	lsls	r3, r3, #26
 800d524:	431a      	orrs	r2, r3
 800d526:	683b      	ldr	r3, [r7, #0]
 800d528:	781b      	ldrb	r3, [r3, #0]
 800d52a:	00db      	lsls	r3, r3, #3
 800d52c:	4940      	ldr	r1, [pc, #256]	@ (800d630 <USB_EPStartXfer+0x1020>)
 800d52e:	468c      	mov	ip, r1
 800d530:	4463      	add	r3, ip
 800d532:	2180      	movs	r1, #128	@ 0x80
 800d534:	0609      	lsls	r1, r1, #24
 800d536:	430a      	orrs	r2, r1
 800d538:	605a      	str	r2, [r3, #4]
 800d53a:	e058      	b.n	800d5ee <USB_EPStartXfer+0xfde>
 800d53c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800d53e:	2b00      	cmp	r3, #0
 800d540:	d111      	bne.n	800d566 <USB_EPStartXfer+0xf56>
 800d542:	683b      	ldr	r3, [r7, #0]
 800d544:	781b      	ldrb	r3, [r3, #0]
 800d546:	00db      	lsls	r3, r3, #3
 800d548:	4a39      	ldr	r2, [pc, #228]	@ (800d630 <USB_EPStartXfer+0x1020>)
 800d54a:	4694      	mov	ip, r2
 800d54c:	4463      	add	r3, ip
 800d54e:	685a      	ldr	r2, [r3, #4]
 800d550:	683b      	ldr	r3, [r7, #0]
 800d552:	781b      	ldrb	r3, [r3, #0]
 800d554:	00db      	lsls	r3, r3, #3
 800d556:	4936      	ldr	r1, [pc, #216]	@ (800d630 <USB_EPStartXfer+0x1020>)
 800d558:	468c      	mov	ip, r1
 800d55a:	4463      	add	r3, ip
 800d55c:	2180      	movs	r1, #128	@ 0x80
 800d55e:	0609      	lsls	r1, r1, #24
 800d560:	430a      	orrs	r2, r1
 800d562:	605a      	str	r2, [r3, #4]
 800d564:	e043      	b.n	800d5ee <USB_EPStartXfer+0xfde>
 800d566:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800d568:	085b      	lsrs	r3, r3, #1
 800d56a:	62bb      	str	r3, [r7, #40]	@ 0x28
 800d56c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800d56e:	2201      	movs	r2, #1
 800d570:	4013      	ands	r3, r2
 800d572:	d002      	beq.n	800d57a <USB_EPStartXfer+0xf6a>
 800d574:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d576:	3301      	adds	r3, #1
 800d578:	62bb      	str	r3, [r7, #40]	@ 0x28
 800d57a:	683b      	ldr	r3, [r7, #0]
 800d57c:	781b      	ldrb	r3, [r3, #0]
 800d57e:	00db      	lsls	r3, r3, #3
 800d580:	4a2b      	ldr	r2, [pc, #172]	@ (800d630 <USB_EPStartXfer+0x1020>)
 800d582:	4694      	mov	ip, r2
 800d584:	4463      	add	r3, ip
 800d586:	6859      	ldr	r1, [r3, #4]
 800d588:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d58a:	069a      	lsls	r2, r3, #26
 800d58c:	683b      	ldr	r3, [r7, #0]
 800d58e:	781b      	ldrb	r3, [r3, #0]
 800d590:	00db      	lsls	r3, r3, #3
 800d592:	4827      	ldr	r0, [pc, #156]	@ (800d630 <USB_EPStartXfer+0x1020>)
 800d594:	4684      	mov	ip, r0
 800d596:	4463      	add	r3, ip
 800d598:	430a      	orrs	r2, r1
 800d59a:	605a      	str	r2, [r3, #4]
 800d59c:	e027      	b.n	800d5ee <USB_EPStartXfer+0xfde>
 800d59e:	683b      	ldr	r3, [r7, #0]
 800d5a0:	785b      	ldrb	r3, [r3, #1]
 800d5a2:	2b01      	cmp	r3, #1
 800d5a4:	d123      	bne.n	800d5ee <USB_EPStartXfer+0xfde>
 800d5a6:	683b      	ldr	r3, [r7, #0]
 800d5a8:	781b      	ldrb	r3, [r3, #0]
 800d5aa:	00db      	lsls	r3, r3, #3
 800d5ac:	4a20      	ldr	r2, [pc, #128]	@ (800d630 <USB_EPStartXfer+0x1020>)
 800d5ae:	4694      	mov	ip, r2
 800d5b0:	4463      	add	r3, ip
 800d5b2:	685a      	ldr	r2, [r3, #4]
 800d5b4:	683b      	ldr	r3, [r7, #0]
 800d5b6:	781b      	ldrb	r3, [r3, #0]
 800d5b8:	00db      	lsls	r3, r3, #3
 800d5ba:	491d      	ldr	r1, [pc, #116]	@ (800d630 <USB_EPStartXfer+0x1020>)
 800d5bc:	468c      	mov	ip, r1
 800d5be:	4463      	add	r3, ip
 800d5c0:	0412      	lsls	r2, r2, #16
 800d5c2:	0c12      	lsrs	r2, r2, #16
 800d5c4:	605a      	str	r2, [r3, #4]
 800d5c6:	683b      	ldr	r3, [r7, #0]
 800d5c8:	781b      	ldrb	r3, [r3, #0]
 800d5ca:	00db      	lsls	r3, r3, #3
 800d5cc:	4a18      	ldr	r2, [pc, #96]	@ (800d630 <USB_EPStartXfer+0x1020>)
 800d5ce:	4694      	mov	ip, r2
 800d5d0:	4463      	add	r3, ip
 800d5d2:	6859      	ldr	r1, [r3, #4]
 800d5d4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800d5d6:	041a      	lsls	r2, r3, #16
 800d5d8:	683b      	ldr	r3, [r7, #0]
 800d5da:	781b      	ldrb	r3, [r3, #0]
 800d5dc:	00db      	lsls	r3, r3, #3
 800d5de:	4814      	ldr	r0, [pc, #80]	@ (800d630 <USB_EPStartXfer+0x1020>)
 800d5e0:	4684      	mov	ip, r0
 800d5e2:	4463      	add	r3, ip
 800d5e4:	430a      	orrs	r2, r1
 800d5e6:	605a      	str	r2, [r3, #4]
 800d5e8:	e001      	b.n	800d5ee <USB_EPStartXfer+0xfde>
      }
      else
      {
        return HAL_ERROR;
 800d5ea:	2301      	movs	r3, #1
 800d5ec:	e01c      	b.n	800d628 <USB_EPStartXfer+0x1018>
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800d5ee:	687a      	ldr	r2, [r7, #4]
 800d5f0:	683b      	ldr	r3, [r7, #0]
 800d5f2:	781b      	ldrb	r3, [r3, #0]
 800d5f4:	009b      	lsls	r3, r3, #2
 800d5f6:	18d3      	adds	r3, r2, r3
 800d5f8:	681b      	ldr	r3, [r3, #0]
 800d5fa:	4a0e      	ldr	r2, [pc, #56]	@ (800d634 <USB_EPStartXfer+0x1024>)
 800d5fc:	4013      	ands	r3, r2
 800d5fe:	61fb      	str	r3, [r7, #28]
 800d600:	69fb      	ldr	r3, [r7, #28]
 800d602:	2280      	movs	r2, #128	@ 0x80
 800d604:	0152      	lsls	r2, r2, #5
 800d606:	4053      	eors	r3, r2
 800d608:	61fb      	str	r3, [r7, #28]
 800d60a:	69fb      	ldr	r3, [r7, #28]
 800d60c:	2280      	movs	r2, #128	@ 0x80
 800d60e:	0192      	lsls	r2, r2, #6
 800d610:	4053      	eors	r3, r2
 800d612:	61fb      	str	r3, [r7, #28]
 800d614:	687a      	ldr	r2, [r7, #4]
 800d616:	683b      	ldr	r3, [r7, #0]
 800d618:	781b      	ldrb	r3, [r3, #0]
 800d61a:	009b      	lsls	r3, r3, #2
 800d61c:	18d3      	adds	r3, r2, r3
 800d61e:	69fa      	ldr	r2, [r7, #28]
 800d620:	4905      	ldr	r1, [pc, #20]	@ (800d638 <USB_EPStartXfer+0x1028>)
 800d622:	430a      	orrs	r2, r1
 800d624:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 800d626:	2300      	movs	r3, #0
}
 800d628:	0018      	movs	r0, r3
 800d62a:	46bd      	mov	sp, r7
 800d62c:	b017      	add	sp, #92	@ 0x5c
 800d62e:	bd90      	pop	{r4, r7, pc}
 800d630:	40009800 	.word	0x40009800
 800d634:	07ffbf8f 	.word	0x07ffbf8f
 800d638:	00008080 	.word	0x00008080

0800d63c <USB_EPSetStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_DRD_TypeDef *USBx, USB_DRD_EPTypeDef *ep)
{
 800d63c:	b580      	push	{r7, lr}
 800d63e:	b084      	sub	sp, #16
 800d640:	af00      	add	r7, sp, #0
 800d642:	6078      	str	r0, [r7, #4]
 800d644:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 800d646:	683b      	ldr	r3, [r7, #0]
 800d648:	785b      	ldrb	r3, [r3, #1]
 800d64a:	2b00      	cmp	r3, #0
 800d64c:	d016      	beq.n	800d67c <USB_EPSetStall+0x40>
  {
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_STALL);
 800d64e:	687a      	ldr	r2, [r7, #4]
 800d650:	683b      	ldr	r3, [r7, #0]
 800d652:	781b      	ldrb	r3, [r3, #0]
 800d654:	009b      	lsls	r3, r3, #2
 800d656:	18d3      	adds	r3, r2, r3
 800d658:	681b      	ldr	r3, [r3, #0]
 800d65a:	4a16      	ldr	r2, [pc, #88]	@ (800d6b4 <USB_EPSetStall+0x78>)
 800d65c:	4013      	ands	r3, r2
 800d65e:	60bb      	str	r3, [r7, #8]
 800d660:	68bb      	ldr	r3, [r7, #8]
 800d662:	2210      	movs	r2, #16
 800d664:	4053      	eors	r3, r2
 800d666:	60bb      	str	r3, [r7, #8]
 800d668:	687a      	ldr	r2, [r7, #4]
 800d66a:	683b      	ldr	r3, [r7, #0]
 800d66c:	781b      	ldrb	r3, [r3, #0]
 800d66e:	009b      	lsls	r3, r3, #2
 800d670:	18d3      	adds	r3, r2, r3
 800d672:	68ba      	ldr	r2, [r7, #8]
 800d674:	4910      	ldr	r1, [pc, #64]	@ (800d6b8 <USB_EPSetStall+0x7c>)
 800d676:	430a      	orrs	r2, r1
 800d678:	601a      	str	r2, [r3, #0]
 800d67a:	e016      	b.n	800d6aa <USB_EPSetStall+0x6e>
  }
  else
  {
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_STALL);
 800d67c:	687a      	ldr	r2, [r7, #4]
 800d67e:	683b      	ldr	r3, [r7, #0]
 800d680:	781b      	ldrb	r3, [r3, #0]
 800d682:	009b      	lsls	r3, r3, #2
 800d684:	18d3      	adds	r3, r2, r3
 800d686:	681b      	ldr	r3, [r3, #0]
 800d688:	4a0c      	ldr	r2, [pc, #48]	@ (800d6bc <USB_EPSetStall+0x80>)
 800d68a:	4013      	ands	r3, r2
 800d68c:	60fb      	str	r3, [r7, #12]
 800d68e:	68fb      	ldr	r3, [r7, #12]
 800d690:	2280      	movs	r2, #128	@ 0x80
 800d692:	0152      	lsls	r2, r2, #5
 800d694:	4053      	eors	r3, r2
 800d696:	60fb      	str	r3, [r7, #12]
 800d698:	687a      	ldr	r2, [r7, #4]
 800d69a:	683b      	ldr	r3, [r7, #0]
 800d69c:	781b      	ldrb	r3, [r3, #0]
 800d69e:	009b      	lsls	r3, r3, #2
 800d6a0:	18d3      	adds	r3, r2, r3
 800d6a2:	68fa      	ldr	r2, [r7, #12]
 800d6a4:	4904      	ldr	r1, [pc, #16]	@ (800d6b8 <USB_EPSetStall+0x7c>)
 800d6a6:	430a      	orrs	r2, r1
 800d6a8:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 800d6aa:	2300      	movs	r3, #0
}
 800d6ac:	0018      	movs	r0, r3
 800d6ae:	46bd      	mov	sp, r7
 800d6b0:	b004      	add	sp, #16
 800d6b2:	bd80      	pop	{r7, pc}
 800d6b4:	07ff8fbf 	.word	0x07ff8fbf
 800d6b8:	00008080 	.word	0x00008080
 800d6bc:	07ffbf8f 	.word	0x07ffbf8f

0800d6c0 <USB_SetDevAddress>:
  * @param  address new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_DRD_TypeDef *USBx, uint8_t address)
{
 800d6c0:	b580      	push	{r7, lr}
 800d6c2:	b082      	sub	sp, #8
 800d6c4:	af00      	add	r7, sp, #0
 800d6c6:	6078      	str	r0, [r7, #4]
 800d6c8:	000a      	movs	r2, r1
 800d6ca:	1cfb      	adds	r3, r7, #3
 800d6cc:	701a      	strb	r2, [r3, #0]
  if (address == 0U)
 800d6ce:	1cfb      	adds	r3, r7, #3
 800d6d0:	781b      	ldrb	r3, [r3, #0]
 800d6d2:	2b00      	cmp	r3, #0
 800d6d4:	d102      	bne.n	800d6dc <USB_SetDevAddress+0x1c>
  {
    /* set device address and enable function */
    USBx->DADDR = USB_DADDR_EF;
 800d6d6:	687b      	ldr	r3, [r7, #4]
 800d6d8:	2280      	movs	r2, #128	@ 0x80
 800d6da:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

  return HAL_OK;
 800d6dc:	2300      	movs	r3, #0
}
 800d6de:	0018      	movs	r0, r3
 800d6e0:	46bd      	mov	sp, r7
 800d6e2:	b002      	add	sp, #8
 800d6e4:	bd80      	pop	{r7, pc}

0800d6e6 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts return the global USB interrupt status
  * @param  USBx Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_DRD_TypeDef const *USBx)
{
 800d6e6:	b580      	push	{r7, lr}
 800d6e8:	b084      	sub	sp, #16
 800d6ea:	af00      	add	r7, sp, #0
 800d6ec:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->ISTR;
 800d6ee:	687b      	ldr	r3, [r7, #4]
 800d6f0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800d6f2:	60fb      	str	r3, [r7, #12]
  return tmpreg;
 800d6f4:	68fb      	ldr	r3, [r7, #12]
}
 800d6f6:	0018      	movs	r0, r3
 800d6f8:	46bd      	mov	sp, r7
 800d6fa:	b004      	add	sp, #16
 800d6fc:	bd80      	pop	{r7, pc}
	...

0800d700 <USB_WritePMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_WritePMA(USB_DRD_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 800d700:	b580      	push	{r7, lr}
 800d702:	b08a      	sub	sp, #40	@ 0x28
 800d704:	af00      	add	r7, sp, #0
 800d706:	60f8      	str	r0, [r7, #12]
 800d708:	60b9      	str	r1, [r7, #8]
 800d70a:	0019      	movs	r1, r3
 800d70c:	1dbb      	adds	r3, r7, #6
 800d70e:	801a      	strh	r2, [r3, #0]
 800d710:	1d3b      	adds	r3, r7, #4
 800d712:	1c0a      	adds	r2, r1, #0
 800d714:	801a      	strh	r2, [r3, #0]
  UNUSED(USBx);
  uint32_t WrVal;
  uint32_t count;
  __IO uint32_t *pdwVal;
  uint32_t NbWords = ((uint32_t)wNBytes + 3U) >> 2U;
 800d716:	1d3b      	adds	r3, r7, #4
 800d718:	881b      	ldrh	r3, [r3, #0]
 800d71a:	3303      	adds	r3, #3
 800d71c:	089b      	lsrs	r3, r3, #2
 800d71e:	61bb      	str	r3, [r7, #24]
  /* Due to the PMA access 32bit only so the last non word data should be processed alone */
  uint16_t remaining_bytes = wNBytes % 4U;
 800d720:	2016      	movs	r0, #22
 800d722:	183b      	adds	r3, r7, r0
 800d724:	1d3a      	adds	r2, r7, #4
 800d726:	8812      	ldrh	r2, [r2, #0]
 800d728:	2103      	movs	r1, #3
 800d72a:	400a      	ands	r2, r1
 800d72c:	801a      	strh	r2, [r3, #0]
  uint8_t *pBuf = pbUsrBuf;
 800d72e:	68bb      	ldr	r3, [r7, #8]
 800d730:	613b      	str	r3, [r7, #16]

  /* Check if there is a remaining byte */
  if (remaining_bytes != 0U)
 800d732:	183b      	adds	r3, r7, r0
 800d734:	881b      	ldrh	r3, [r3, #0]
 800d736:	2b00      	cmp	r3, #0
 800d738:	d002      	beq.n	800d740 <USB_WritePMA+0x40>
  {
    NbWords--;
 800d73a:	69bb      	ldr	r3, [r7, #24]
 800d73c:	3b01      	subs	r3, #1
 800d73e:	61bb      	str	r3, [r7, #24]
  }

  /* Get the PMA Buffer pointer */
  pdwVal = (__IO uint32_t *)(USB_DRD_PMAADDR + (uint32_t)wPMABufAddr);
 800d740:	1dbb      	adds	r3, r7, #6
 800d742:	881b      	ldrh	r3, [r3, #0]
 800d744:	4a28      	ldr	r2, [pc, #160]	@ (800d7e8 <USB_WritePMA+0xe8>)
 800d746:	4694      	mov	ip, r2
 800d748:	4463      	add	r3, ip
 800d74a:	61fb      	str	r3, [r7, #28]

  /* Write the Calculated Word into the PMA related Buffer */
  for (count = NbWords; count != 0U; count--)
 800d74c:	69bb      	ldr	r3, [r7, #24]
 800d74e:	623b      	str	r3, [r7, #32]
 800d750:	e01f      	b.n	800d792 <USB_WritePMA+0x92>
  {
    *pdwVal = __UNALIGNED_UINT32_READ(pBuf);
 800d752:	693b      	ldr	r3, [r7, #16]
 800d754:	781a      	ldrb	r2, [r3, #0]
 800d756:	7859      	ldrb	r1, [r3, #1]
 800d758:	0209      	lsls	r1, r1, #8
 800d75a:	430a      	orrs	r2, r1
 800d75c:	7899      	ldrb	r1, [r3, #2]
 800d75e:	0409      	lsls	r1, r1, #16
 800d760:	430a      	orrs	r2, r1
 800d762:	78db      	ldrb	r3, [r3, #3]
 800d764:	061b      	lsls	r3, r3, #24
 800d766:	4313      	orrs	r3, r2
 800d768:	001a      	movs	r2, r3
 800d76a:	69fb      	ldr	r3, [r7, #28]
 800d76c:	601a      	str	r2, [r3, #0]
    pdwVal++;
 800d76e:	69fb      	ldr	r3, [r7, #28]
 800d770:	3304      	adds	r3, #4
 800d772:	61fb      	str	r3, [r7, #28]
    /* Increment pBuf 4 Time as Word Increment */
    pBuf++;
 800d774:	693b      	ldr	r3, [r7, #16]
 800d776:	3301      	adds	r3, #1
 800d778:	613b      	str	r3, [r7, #16]
    pBuf++;
 800d77a:	693b      	ldr	r3, [r7, #16]
 800d77c:	3301      	adds	r3, #1
 800d77e:	613b      	str	r3, [r7, #16]
    pBuf++;
 800d780:	693b      	ldr	r3, [r7, #16]
 800d782:	3301      	adds	r3, #1
 800d784:	613b      	str	r3, [r7, #16]
    pBuf++;
 800d786:	693b      	ldr	r3, [r7, #16]
 800d788:	3301      	adds	r3, #1
 800d78a:	613b      	str	r3, [r7, #16]
  for (count = NbWords; count != 0U; count--)
 800d78c:	6a3b      	ldr	r3, [r7, #32]
 800d78e:	3b01      	subs	r3, #1
 800d790:	623b      	str	r3, [r7, #32]
 800d792:	6a3b      	ldr	r3, [r7, #32]
 800d794:	2b00      	cmp	r3, #0
 800d796:	d1dc      	bne.n	800d752 <USB_WritePMA+0x52>
  }

  /* When Number of data is not word aligned, write the remaining Byte */
  if (remaining_bytes != 0U)
 800d798:	2316      	movs	r3, #22
 800d79a:	18fb      	adds	r3, r7, r3
 800d79c:	881b      	ldrh	r3, [r3, #0]
 800d79e:	2b00      	cmp	r3, #0
 800d7a0:	d01e      	beq.n	800d7e0 <USB_WritePMA+0xe0>
  {
    WrVal = 0U;
 800d7a2:	2300      	movs	r3, #0
 800d7a4:	627b      	str	r3, [r7, #36]	@ 0x24

    do
    {
      WrVal |= (uint32_t)(*(uint8_t *)pBuf) << (8U * count);
 800d7a6:	693b      	ldr	r3, [r7, #16]
 800d7a8:	781b      	ldrb	r3, [r3, #0]
 800d7aa:	001a      	movs	r2, r3
 800d7ac:	6a3b      	ldr	r3, [r7, #32]
 800d7ae:	00db      	lsls	r3, r3, #3
 800d7b0:	409a      	lsls	r2, r3
 800d7b2:	0013      	movs	r3, r2
 800d7b4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800d7b6:	4313      	orrs	r3, r2
 800d7b8:	627b      	str	r3, [r7, #36]	@ 0x24
      count++;
 800d7ba:	6a3b      	ldr	r3, [r7, #32]
 800d7bc:	3301      	adds	r3, #1
 800d7be:	623b      	str	r3, [r7, #32]
      pBuf++;
 800d7c0:	693b      	ldr	r3, [r7, #16]
 800d7c2:	3301      	adds	r3, #1
 800d7c4:	613b      	str	r3, [r7, #16]
      remaining_bytes--;
 800d7c6:	2116      	movs	r1, #22
 800d7c8:	187b      	adds	r3, r7, r1
 800d7ca:	881a      	ldrh	r2, [r3, #0]
 800d7cc:	187b      	adds	r3, r7, r1
 800d7ce:	3a01      	subs	r2, #1
 800d7d0:	801a      	strh	r2, [r3, #0]
    } while (remaining_bytes != 0U);
 800d7d2:	187b      	adds	r3, r7, r1
 800d7d4:	881b      	ldrh	r3, [r3, #0]
 800d7d6:	2b00      	cmp	r3, #0
 800d7d8:	d1e5      	bne.n	800d7a6 <USB_WritePMA+0xa6>

    *pdwVal = WrVal;
 800d7da:	69fb      	ldr	r3, [r7, #28]
 800d7dc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800d7de:	601a      	str	r2, [r3, #0]
  }
}
 800d7e0:	46c0      	nop			@ (mov r8, r8)
 800d7e2:	46bd      	mov	sp, r7
 800d7e4:	b00a      	add	sp, #40	@ 0x28
 800d7e6:	bd80      	pop	{r7, pc}
 800d7e8:	40009800 	.word	0x40009800

0800d7ec <USB_ReadPMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_ReadPMA(USB_DRD_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 800d7ec:	b590      	push	{r4, r7, lr}
 800d7ee:	b08b      	sub	sp, #44	@ 0x2c
 800d7f0:	af00      	add	r7, sp, #0
 800d7f2:	60f8      	str	r0, [r7, #12]
 800d7f4:	60b9      	str	r1, [r7, #8]
 800d7f6:	0019      	movs	r1, r3
 800d7f8:	1dbb      	adds	r3, r7, #6
 800d7fa:	801a      	strh	r2, [r3, #0]
 800d7fc:	1d3b      	adds	r3, r7, #4
 800d7fe:	1c0a      	adds	r2, r1, #0
 800d800:	801a      	strh	r2, [r3, #0]
  UNUSED(USBx);
  uint32_t count;
  uint32_t RdVal;
  __IO uint32_t *pdwVal;
  uint32_t NbWords = ((uint32_t)wNBytes + 3U) >> 2U;
 800d802:	1d3b      	adds	r3, r7, #4
 800d804:	881b      	ldrh	r3, [r3, #0]
 800d806:	3303      	adds	r3, #3
 800d808:	089b      	lsrs	r3, r3, #2
 800d80a:	61fb      	str	r3, [r7, #28]
  /*Due to the PMA access 32bit only so the last non word data should be processed alone */
  uint16_t remaining_bytes = wNBytes % 4U;
 800d80c:	201a      	movs	r0, #26
 800d80e:	183b      	adds	r3, r7, r0
 800d810:	1d3a      	adds	r2, r7, #4
 800d812:	8812      	ldrh	r2, [r2, #0]
 800d814:	2103      	movs	r1, #3
 800d816:	400a      	ands	r2, r1
 800d818:	801a      	strh	r2, [r3, #0]
  uint8_t *pBuf = pbUsrBuf;
 800d81a:	68bb      	ldr	r3, [r7, #8]
 800d81c:	617b      	str	r3, [r7, #20]

  /* Get the PMA Buffer pointer */
  pdwVal = (__IO uint32_t *)(USB_DRD_PMAADDR + (uint32_t)wPMABufAddr);
 800d81e:	1dbb      	adds	r3, r7, #6
 800d820:	881b      	ldrh	r3, [r3, #0]
 800d822:	4a39      	ldr	r2, [pc, #228]	@ (800d908 <USB_ReadPMA+0x11c>)
 800d824:	4694      	mov	ip, r2
 800d826:	4463      	add	r3, ip
 800d828:	623b      	str	r3, [r7, #32]

  /* if nbre of byte is not word aligned decrement the nbre of word*/
  if (remaining_bytes != 0U)
 800d82a:	183b      	adds	r3, r7, r0
 800d82c:	881b      	ldrh	r3, [r3, #0]
 800d82e:	2b00      	cmp	r3, #0
 800d830:	d002      	beq.n	800d838 <USB_ReadPMA+0x4c>
  {
    NbWords--;
 800d832:	69fb      	ldr	r3, [r7, #28]
 800d834:	3b01      	subs	r3, #1
 800d836:	61fb      	str	r3, [r7, #28]
  }

  /*Read the Calculated Word From the PMA related Buffer*/
  for (count = NbWords; count != 0U; count--)
 800d838:	69fb      	ldr	r3, [r7, #28]
 800d83a:	627b      	str	r3, [r7, #36]	@ 0x24
 800d83c:	e03c      	b.n	800d8b8 <USB_ReadPMA+0xcc>
  {
    __UNALIGNED_UINT32_WRITE(pBuf, *pdwVal);
 800d83e:	6a3b      	ldr	r3, [r7, #32]
 800d840:	681a      	ldr	r2, [r3, #0]
 800d842:	697b      	ldr	r3, [r7, #20]
 800d844:	21ff      	movs	r1, #255	@ 0xff
 800d846:	4011      	ands	r1, r2
 800d848:	000c      	movs	r4, r1
 800d84a:	7819      	ldrb	r1, [r3, #0]
 800d84c:	2000      	movs	r0, #0
 800d84e:	4001      	ands	r1, r0
 800d850:	1c08      	adds	r0, r1, #0
 800d852:	1c21      	adds	r1, r4, #0
 800d854:	4301      	orrs	r1, r0
 800d856:	7019      	strb	r1, [r3, #0]
 800d858:	0a11      	lsrs	r1, r2, #8
 800d85a:	20ff      	movs	r0, #255	@ 0xff
 800d85c:	4001      	ands	r1, r0
 800d85e:	000c      	movs	r4, r1
 800d860:	7859      	ldrb	r1, [r3, #1]
 800d862:	2000      	movs	r0, #0
 800d864:	4001      	ands	r1, r0
 800d866:	1c08      	adds	r0, r1, #0
 800d868:	1c21      	adds	r1, r4, #0
 800d86a:	4301      	orrs	r1, r0
 800d86c:	7059      	strb	r1, [r3, #1]
 800d86e:	0c11      	lsrs	r1, r2, #16
 800d870:	20ff      	movs	r0, #255	@ 0xff
 800d872:	4001      	ands	r1, r0
 800d874:	000c      	movs	r4, r1
 800d876:	7899      	ldrb	r1, [r3, #2]
 800d878:	2000      	movs	r0, #0
 800d87a:	4001      	ands	r1, r0
 800d87c:	1c08      	adds	r0, r1, #0
 800d87e:	1c21      	adds	r1, r4, #0
 800d880:	4301      	orrs	r1, r0
 800d882:	7099      	strb	r1, [r3, #2]
 800d884:	0e10      	lsrs	r0, r2, #24
 800d886:	78da      	ldrb	r2, [r3, #3]
 800d888:	2100      	movs	r1, #0
 800d88a:	400a      	ands	r2, r1
 800d88c:	1c11      	adds	r1, r2, #0
 800d88e:	1c02      	adds	r2, r0, #0
 800d890:	430a      	orrs	r2, r1
 800d892:	70da      	strb	r2, [r3, #3]

    pdwVal++;
 800d894:	6a3b      	ldr	r3, [r7, #32]
 800d896:	3304      	adds	r3, #4
 800d898:	623b      	str	r3, [r7, #32]
    pBuf++;
 800d89a:	697b      	ldr	r3, [r7, #20]
 800d89c:	3301      	adds	r3, #1
 800d89e:	617b      	str	r3, [r7, #20]
    pBuf++;
 800d8a0:	697b      	ldr	r3, [r7, #20]
 800d8a2:	3301      	adds	r3, #1
 800d8a4:	617b      	str	r3, [r7, #20]
    pBuf++;
 800d8a6:	697b      	ldr	r3, [r7, #20]
 800d8a8:	3301      	adds	r3, #1
 800d8aa:	617b      	str	r3, [r7, #20]
    pBuf++;
 800d8ac:	697b      	ldr	r3, [r7, #20]
 800d8ae:	3301      	adds	r3, #1
 800d8b0:	617b      	str	r3, [r7, #20]
  for (count = NbWords; count != 0U; count--)
 800d8b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d8b4:	3b01      	subs	r3, #1
 800d8b6:	627b      	str	r3, [r7, #36]	@ 0x24
 800d8b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d8ba:	2b00      	cmp	r3, #0
 800d8bc:	d1bf      	bne.n	800d83e <USB_ReadPMA+0x52>
  }

  /*When Number of data is not word aligned, read the remaining byte*/
  if (remaining_bytes != 0U)
 800d8be:	231a      	movs	r3, #26
 800d8c0:	18fb      	adds	r3, r7, r3
 800d8c2:	881b      	ldrh	r3, [r3, #0]
 800d8c4:	2b00      	cmp	r3, #0
 800d8c6:	d01b      	beq.n	800d900 <USB_ReadPMA+0x114>
  {
    RdVal = *(__IO uint32_t *)pdwVal;
 800d8c8:	6a3b      	ldr	r3, [r7, #32]
 800d8ca:	681b      	ldr	r3, [r3, #0]
 800d8cc:	613b      	str	r3, [r7, #16]

    do
    {
      *(uint8_t *)pBuf = (uint8_t)(RdVal >> (8U * (uint8_t)(count)));
 800d8ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d8d0:	b2db      	uxtb	r3, r3
 800d8d2:	00db      	lsls	r3, r3, #3
 800d8d4:	693a      	ldr	r2, [r7, #16]
 800d8d6:	40da      	lsrs	r2, r3
 800d8d8:	0013      	movs	r3, r2
 800d8da:	b2da      	uxtb	r2, r3
 800d8dc:	697b      	ldr	r3, [r7, #20]
 800d8de:	701a      	strb	r2, [r3, #0]
      count++;
 800d8e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d8e2:	3301      	adds	r3, #1
 800d8e4:	627b      	str	r3, [r7, #36]	@ 0x24
      pBuf++;
 800d8e6:	697b      	ldr	r3, [r7, #20]
 800d8e8:	3301      	adds	r3, #1
 800d8ea:	617b      	str	r3, [r7, #20]
      remaining_bytes--;
 800d8ec:	211a      	movs	r1, #26
 800d8ee:	187b      	adds	r3, r7, r1
 800d8f0:	881a      	ldrh	r2, [r3, #0]
 800d8f2:	187b      	adds	r3, r7, r1
 800d8f4:	3a01      	subs	r2, #1
 800d8f6:	801a      	strh	r2, [r3, #0]
    } while (remaining_bytes != 0U);
 800d8f8:	187b      	adds	r3, r7, r1
 800d8fa:	881b      	ldrh	r3, [r3, #0]
 800d8fc:	2b00      	cmp	r3, #0
 800d8fe:	d1e6      	bne.n	800d8ce <USB_ReadPMA+0xe2>
  }
}
 800d900:	46c0      	nop			@ (mov r8, r8)
 800d902:	46bd      	mov	sp, r7
 800d904:	b00b      	add	sp, #44	@ 0x2c
 800d906:	bd90      	pop	{r4, r7, pc}
 800d908:	40009800 	.word	0x40009800

0800d90c <__NVIC_EnableIRQ>:
{
 800d90c:	b580      	push	{r7, lr}
 800d90e:	b082      	sub	sp, #8
 800d910:	af00      	add	r7, sp, #0
 800d912:	0002      	movs	r2, r0
 800d914:	1dfb      	adds	r3, r7, #7
 800d916:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 800d918:	1dfb      	adds	r3, r7, #7
 800d91a:	781b      	ldrb	r3, [r3, #0]
 800d91c:	2b7f      	cmp	r3, #127	@ 0x7f
 800d91e:	d809      	bhi.n	800d934 <__NVIC_EnableIRQ+0x28>
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800d920:	1dfb      	adds	r3, r7, #7
 800d922:	781b      	ldrb	r3, [r3, #0]
 800d924:	001a      	movs	r2, r3
 800d926:	231f      	movs	r3, #31
 800d928:	401a      	ands	r2, r3
 800d92a:	4b04      	ldr	r3, [pc, #16]	@ (800d93c <__NVIC_EnableIRQ+0x30>)
 800d92c:	2101      	movs	r1, #1
 800d92e:	4091      	lsls	r1, r2
 800d930:	000a      	movs	r2, r1
 800d932:	601a      	str	r2, [r3, #0]
}
 800d934:	46c0      	nop			@ (mov r8, r8)
 800d936:	46bd      	mov	sp, r7
 800d938:	b002      	add	sp, #8
 800d93a:	bd80      	pop	{r7, pc}
 800d93c:	e000e100 	.word	0xe000e100

0800d940 <__NVIC_SetPriority>:
{
 800d940:	b590      	push	{r4, r7, lr}
 800d942:	b083      	sub	sp, #12
 800d944:	af00      	add	r7, sp, #0
 800d946:	0002      	movs	r2, r0
 800d948:	6039      	str	r1, [r7, #0]
 800d94a:	1dfb      	adds	r3, r7, #7
 800d94c:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 800d94e:	1dfb      	adds	r3, r7, #7
 800d950:	781b      	ldrb	r3, [r3, #0]
 800d952:	2b7f      	cmp	r3, #127	@ 0x7f
 800d954:	d828      	bhi.n	800d9a8 <__NVIC_SetPriority+0x68>
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800d956:	4a2f      	ldr	r2, [pc, #188]	@ (800da14 <__NVIC_SetPriority+0xd4>)
 800d958:	1dfb      	adds	r3, r7, #7
 800d95a:	781b      	ldrb	r3, [r3, #0]
 800d95c:	b25b      	sxtb	r3, r3
 800d95e:	089b      	lsrs	r3, r3, #2
 800d960:	33c0      	adds	r3, #192	@ 0xc0
 800d962:	009b      	lsls	r3, r3, #2
 800d964:	589b      	ldr	r3, [r3, r2]
 800d966:	1dfa      	adds	r2, r7, #7
 800d968:	7812      	ldrb	r2, [r2, #0]
 800d96a:	0011      	movs	r1, r2
 800d96c:	2203      	movs	r2, #3
 800d96e:	400a      	ands	r2, r1
 800d970:	00d2      	lsls	r2, r2, #3
 800d972:	21ff      	movs	r1, #255	@ 0xff
 800d974:	4091      	lsls	r1, r2
 800d976:	000a      	movs	r2, r1
 800d978:	43d2      	mvns	r2, r2
 800d97a:	401a      	ands	r2, r3
 800d97c:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800d97e:	683b      	ldr	r3, [r7, #0]
 800d980:	019b      	lsls	r3, r3, #6
 800d982:	22ff      	movs	r2, #255	@ 0xff
 800d984:	401a      	ands	r2, r3
 800d986:	1dfb      	adds	r3, r7, #7
 800d988:	781b      	ldrb	r3, [r3, #0]
 800d98a:	0018      	movs	r0, r3
 800d98c:	2303      	movs	r3, #3
 800d98e:	4003      	ands	r3, r0
 800d990:	00db      	lsls	r3, r3, #3
 800d992:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800d994:	481f      	ldr	r0, [pc, #124]	@ (800da14 <__NVIC_SetPriority+0xd4>)
 800d996:	1dfb      	adds	r3, r7, #7
 800d998:	781b      	ldrb	r3, [r3, #0]
 800d99a:	b25b      	sxtb	r3, r3
 800d99c:	089b      	lsrs	r3, r3, #2
 800d99e:	430a      	orrs	r2, r1
 800d9a0:	33c0      	adds	r3, #192	@ 0xc0
 800d9a2:	009b      	lsls	r3, r3, #2
 800d9a4:	501a      	str	r2, [r3, r0]
}
 800d9a6:	e031      	b.n	800da0c <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800d9a8:	4a1b      	ldr	r2, [pc, #108]	@ (800da18 <__NVIC_SetPriority+0xd8>)
 800d9aa:	1dfb      	adds	r3, r7, #7
 800d9ac:	781b      	ldrb	r3, [r3, #0]
 800d9ae:	0019      	movs	r1, r3
 800d9b0:	230f      	movs	r3, #15
 800d9b2:	400b      	ands	r3, r1
 800d9b4:	3b08      	subs	r3, #8
 800d9b6:	089b      	lsrs	r3, r3, #2
 800d9b8:	3306      	adds	r3, #6
 800d9ba:	009b      	lsls	r3, r3, #2
 800d9bc:	18d3      	adds	r3, r2, r3
 800d9be:	3304      	adds	r3, #4
 800d9c0:	681b      	ldr	r3, [r3, #0]
 800d9c2:	1dfa      	adds	r2, r7, #7
 800d9c4:	7812      	ldrb	r2, [r2, #0]
 800d9c6:	0011      	movs	r1, r2
 800d9c8:	2203      	movs	r2, #3
 800d9ca:	400a      	ands	r2, r1
 800d9cc:	00d2      	lsls	r2, r2, #3
 800d9ce:	21ff      	movs	r1, #255	@ 0xff
 800d9d0:	4091      	lsls	r1, r2
 800d9d2:	000a      	movs	r2, r1
 800d9d4:	43d2      	mvns	r2, r2
 800d9d6:	401a      	ands	r2, r3
 800d9d8:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800d9da:	683b      	ldr	r3, [r7, #0]
 800d9dc:	019b      	lsls	r3, r3, #6
 800d9de:	22ff      	movs	r2, #255	@ 0xff
 800d9e0:	401a      	ands	r2, r3
 800d9e2:	1dfb      	adds	r3, r7, #7
 800d9e4:	781b      	ldrb	r3, [r3, #0]
 800d9e6:	0018      	movs	r0, r3
 800d9e8:	2303      	movs	r3, #3
 800d9ea:	4003      	ands	r3, r0
 800d9ec:	00db      	lsls	r3, r3, #3
 800d9ee:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800d9f0:	4809      	ldr	r0, [pc, #36]	@ (800da18 <__NVIC_SetPriority+0xd8>)
 800d9f2:	1dfb      	adds	r3, r7, #7
 800d9f4:	781b      	ldrb	r3, [r3, #0]
 800d9f6:	001c      	movs	r4, r3
 800d9f8:	230f      	movs	r3, #15
 800d9fa:	4023      	ands	r3, r4
 800d9fc:	3b08      	subs	r3, #8
 800d9fe:	089b      	lsrs	r3, r3, #2
 800da00:	430a      	orrs	r2, r1
 800da02:	3306      	adds	r3, #6
 800da04:	009b      	lsls	r3, r3, #2
 800da06:	18c3      	adds	r3, r0, r3
 800da08:	3304      	adds	r3, #4
 800da0a:	601a      	str	r2, [r3, #0]
}
 800da0c:	46c0      	nop			@ (mov r8, r8)
 800da0e:	46bd      	mov	sp, r7
 800da10:	b003      	add	sp, #12
 800da12:	bd90      	pop	{r4, r7, pc}
 800da14:	e000e100 	.word	0xe000e100
 800da18:	e000ed00 	.word	0xe000ed00

0800da1c <LL_UCPD_Enable>:
{
 800da1c:	b580      	push	{r7, lr}
 800da1e:	b082      	sub	sp, #8
 800da20:	af00      	add	r7, sp, #0
 800da22:	6078      	str	r0, [r7, #4]
  SET_BIT(UCPDx->CFG1, UCPD_CFG1_UCPDEN);
 800da24:	687b      	ldr	r3, [r7, #4]
 800da26:	681b      	ldr	r3, [r3, #0]
 800da28:	2280      	movs	r2, #128	@ 0x80
 800da2a:	0612      	lsls	r2, r2, #24
 800da2c:	431a      	orrs	r2, r3
 800da2e:	687b      	ldr	r3, [r7, #4]
 800da30:	601a      	str	r2, [r3, #0]
}
 800da32:	46c0      	nop			@ (mov r8, r8)
 800da34:	46bd      	mov	sp, r7
 800da36:	b002      	add	sp, #8
 800da38:	bd80      	pop	{r7, pc}
	...

0800da3c <LL_UCPD_SetRxOrderSet>:
  *         @arg @ref LL_UCPD_ORDERSET_SOP_EXT1
  *         @arg @ref LL_UCPD_ORDERSET_SOP_EXT2
  * @retval None
  */
__STATIC_INLINE void LL_UCPD_SetRxOrderSet(UCPD_TypeDef *UCPDx, uint32_t OrderSet)
{
 800da3c:	b580      	push	{r7, lr}
 800da3e:	b082      	sub	sp, #8
 800da40:	af00      	add	r7, sp, #0
 800da42:	6078      	str	r0, [r7, #4]
 800da44:	6039      	str	r1, [r7, #0]
  MODIFY_REG(UCPDx->CFG1, UCPD_CFG1_RXORDSETEN, OrderSet);
 800da46:	687b      	ldr	r3, [r7, #4]
 800da48:	681b      	ldr	r3, [r3, #0]
 800da4a:	4a05      	ldr	r2, [pc, #20]	@ (800da60 <LL_UCPD_SetRxOrderSet+0x24>)
 800da4c:	401a      	ands	r2, r3
 800da4e:	683b      	ldr	r3, [r7, #0]
 800da50:	431a      	orrs	r2, r3
 800da52:	687b      	ldr	r3, [r7, #4]
 800da54:	601a      	str	r2, [r3, #0]
}
 800da56:	46c0      	nop			@ (mov r8, r8)
 800da58:	46bd      	mov	sp, r7
 800da5a:	b002      	add	sp, #8
 800da5c:	bd80      	pop	{r7, pc}
 800da5e:	46c0      	nop			@ (mov r8, r8)
 800da60:	e00fffff 	.word	0xe00fffff

0800da64 <LL_UCPD_SetccEnable>:
  *         @arg @ref LL_UCPD_CCENABLE_CC2
  *         @arg @ref LL_UCPD_CCENABLE_CC1CC2
  * @retval None
  */
__STATIC_INLINE void LL_UCPD_SetccEnable(UCPD_TypeDef *UCPDx, uint32_t CCEnable)
{
 800da64:	b580      	push	{r7, lr}
 800da66:	b082      	sub	sp, #8
 800da68:	af00      	add	r7, sp, #0
 800da6a:	6078      	str	r0, [r7, #4]
 800da6c:	6039      	str	r1, [r7, #0]
  MODIFY_REG(UCPDx->CR, UCPD_CR_CCENABLE, CCEnable);
 800da6e:	687b      	ldr	r3, [r7, #4]
 800da70:	68db      	ldr	r3, [r3, #12]
 800da72:	4a05      	ldr	r2, [pc, #20]	@ (800da88 <LL_UCPD_SetccEnable+0x24>)
 800da74:	401a      	ands	r2, r3
 800da76:	683b      	ldr	r3, [r7, #0]
 800da78:	431a      	orrs	r2, r3
 800da7a:	687b      	ldr	r3, [r7, #4]
 800da7c:	60da      	str	r2, [r3, #12]
}
 800da7e:	46c0      	nop			@ (mov r8, r8)
 800da80:	46bd      	mov	sp, r7
 800da82:	b002      	add	sp, #8
 800da84:	bd80      	pop	{r7, pc}
 800da86:	46c0      	nop			@ (mov r8, r8)
 800da88:	fffff3ff 	.word	0xfffff3ff

0800da8c <LL_UCPD_RxDisable>:
  * @rmtoll CR        PHYRXEN          LL_UCPD_RxDisable
  * @param  UCPDx UCPD Instance
  * @retval None
  */
__STATIC_INLINE void LL_UCPD_RxDisable(UCPD_TypeDef *UCPDx)
{
 800da8c:	b580      	push	{r7, lr}
 800da8e:	b082      	sub	sp, #8
 800da90:	af00      	add	r7, sp, #0
 800da92:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(UCPDx->CR, UCPD_CR_PHYRXEN);
 800da94:	687b      	ldr	r3, [r7, #4]
 800da96:	68db      	ldr	r3, [r3, #12]
 800da98:	2220      	movs	r2, #32
 800da9a:	4393      	bics	r3, r2
 800da9c:	001a      	movs	r2, r3
 800da9e:	687b      	ldr	r3, [r7, #4]
 800daa0:	60da      	str	r2, [r3, #12]
}
 800daa2:	46c0      	nop			@ (mov r8, r8)
 800daa4:	46bd      	mov	sp, r7
 800daa6:	b002      	add	sp, #8
 800daa8:	bd80      	pop	{r7, pc}

0800daaa <LL_UCPD_EnableIT_TypeCEventCC2>:
  * @rmtoll IMR          TYPECEVT2IE        LL_UCPD_EnableIT_TypeCEventCC2
  * @param  UCPDx UCPD Instance
  * @retval None
  */
__STATIC_INLINE void LL_UCPD_EnableIT_TypeCEventCC2(UCPD_TypeDef *UCPDx)
{
 800daaa:	b580      	push	{r7, lr}
 800daac:	b082      	sub	sp, #8
 800daae:	af00      	add	r7, sp, #0
 800dab0:	6078      	str	r0, [r7, #4]
  SET_BIT(UCPDx->IMR, UCPD_IMR_TYPECEVT2IE);
 800dab2:	687b      	ldr	r3, [r7, #4]
 800dab4:	691b      	ldr	r3, [r3, #16]
 800dab6:	2280      	movs	r2, #128	@ 0x80
 800dab8:	0212      	lsls	r2, r2, #8
 800daba:	431a      	orrs	r2, r3
 800dabc:	687b      	ldr	r3, [r7, #4]
 800dabe:	611a      	str	r2, [r3, #16]
}
 800dac0:	46c0      	nop			@ (mov r8, r8)
 800dac2:	46bd      	mov	sp, r7
 800dac4:	b002      	add	sp, #8
 800dac6:	bd80      	pop	{r7, pc}

0800dac8 <LL_UCPD_EnableIT_TypeCEventCC1>:
  * @rmtoll IMR          TYPECEVT1IE        LL_UCPD_EnableIT_TypeCEventCC1
  * @param  UCPDx UCPD Instance
  * @retval None
  */
__STATIC_INLINE void LL_UCPD_EnableIT_TypeCEventCC1(UCPD_TypeDef *UCPDx)
{
 800dac8:	b580      	push	{r7, lr}
 800daca:	b082      	sub	sp, #8
 800dacc:	af00      	add	r7, sp, #0
 800dace:	6078      	str	r0, [r7, #4]
  SET_BIT(UCPDx->IMR, UCPD_IMR_TYPECEVT1IE);
 800dad0:	687b      	ldr	r3, [r7, #4]
 800dad2:	691b      	ldr	r3, [r3, #16]
 800dad4:	2280      	movs	r2, #128	@ 0x80
 800dad6:	01d2      	lsls	r2, r2, #7
 800dad8:	431a      	orrs	r2, r3
 800dada:	687b      	ldr	r3, [r7, #4]
 800dadc:	611a      	str	r2, [r3, #16]
}
 800dade:	46c0      	nop			@ (mov r8, r8)
 800dae0:	46bd      	mov	sp, r7
 800dae2:	b002      	add	sp, #8
 800dae4:	bd80      	pop	{r7, pc}
	...

0800dae8 <CAD_Init>:
  * @param  pParams       Pointer on PD params based on @ref USBPD_ParamsTypeDef
  * @param  WakeUp        Wake-up callback function used for waking up CAD
  * @retval None
  */
void CAD_Init(uint8_t PortNum, USBPD_SettingsTypeDef *pSettings, USBPD_ParamsTypeDef *pParams,  void (*WakeUp)(void))
{
 800dae8:	b5f0      	push	{r4, r5, r6, r7, lr}
 800daea:	b08b      	sub	sp, #44	@ 0x2c
 800daec:	af00      	add	r7, sp, #0
 800daee:	60b9      	str	r1, [r7, #8]
 800daf0:	607a      	str	r2, [r7, #4]
 800daf2:	603b      	str	r3, [r7, #0]
 800daf4:	240f      	movs	r4, #15
 800daf6:	193b      	adds	r3, r7, r4
 800daf8:	1c02      	adds	r2, r0, #0
 800dafa:	701a      	strb	r2, [r3, #0]
  CAD_HW_HandleTypeDef *_handle = &CAD_HW_Handles[PortNum];
 800dafc:	193b      	adds	r3, r7, r4
 800dafe:	781b      	ldrb	r3, [r3, #0]
 800db00:	011a      	lsls	r2, r3, #4
 800db02:	4b7b      	ldr	r3, [pc, #492]	@ (800dcf0 <CAD_Init+0x208>)
 800db04:	18d3      	adds	r3, r2, r3
 800db06:	627b      	str	r3, [r7, #36]	@ 0x24
  LL_UCPD_InitTypeDef settings;

  Ports[PortNum].params = pParams;
 800db08:	193b      	adds	r3, r7, r4
 800db0a:	781a      	ldrb	r2, [r3, #0]
 800db0c:	4979      	ldr	r1, [pc, #484]	@ (800dcf4 <CAD_Init+0x20c>)
 800db0e:	0013      	movs	r3, r2
 800db10:	011b      	lsls	r3, r3, #4
 800db12:	1a9b      	subs	r3, r3, r2
 800db14:	009b      	lsls	r3, r3, #2
 800db16:	18cb      	adds	r3, r1, r3
 800db18:	3310      	adds	r3, #16
 800db1a:	687a      	ldr	r2, [r7, #4]
 800db1c:	601a      	str	r2, [r3, #0]
  Ports[PortNum].settings = pSettings;
 800db1e:	193b      	adds	r3, r7, r4
 800db20:	781a      	ldrb	r2, [r3, #0]
 800db22:	4974      	ldr	r1, [pc, #464]	@ (800dcf4 <CAD_Init+0x20c>)
 800db24:	0013      	movs	r3, r2
 800db26:	011b      	lsls	r3, r3, #4
 800db28:	1a9b      	subs	r3, r3, r2
 800db2a:	009b      	lsls	r3, r3, #2
 800db2c:	18cb      	adds	r3, r1, r3
 800db2e:	330c      	adds	r3, #12
 800db30:	68ba      	ldr	r2, [r7, #8]
 800db32:	601a      	str	r2, [r3, #0]
  Ports[PortNum].params->RpResistor = Ports[PortNum].settings->CAD_DefaultResistor;
 800db34:	193b      	adds	r3, r7, r4
 800db36:	781a      	ldrb	r2, [r3, #0]
 800db38:	496e      	ldr	r1, [pc, #440]	@ (800dcf4 <CAD_Init+0x20c>)
 800db3a:	0013      	movs	r3, r2
 800db3c:	011b      	lsls	r3, r3, #4
 800db3e:	1a9b      	subs	r3, r3, r2
 800db40:	009b      	lsls	r3, r3, #2
 800db42:	18cb      	adds	r3, r1, r3
 800db44:	330c      	adds	r3, #12
 800db46:	6819      	ldr	r1, [r3, #0]
 800db48:	193b      	adds	r3, r7, r4
 800db4a:	781a      	ldrb	r2, [r3, #0]
 800db4c:	4869      	ldr	r0, [pc, #420]	@ (800dcf4 <CAD_Init+0x20c>)
 800db4e:	0013      	movs	r3, r2
 800db50:	011b      	lsls	r3, r3, #4
 800db52:	1a9b      	subs	r3, r3, r2
 800db54:	009b      	lsls	r3, r3, #2
 800db56:	18c3      	adds	r3, r0, r3
 800db58:	3310      	adds	r3, #16
 800db5a:	681b      	ldr	r3, [r3, #0]
 800db5c:	794a      	ldrb	r2, [r1, #5]
 800db5e:	0612      	lsls	r2, r2, #24
 800db60:	0f92      	lsrs	r2, r2, #30
 800db62:	b2d2      	uxtb	r2, r2
 800db64:	2103      	movs	r1, #3
 800db66:	400a      	ands	r2, r1
 800db68:	0010      	movs	r0, r2
 800db6a:	789a      	ldrb	r2, [r3, #2]
 800db6c:	2103      	movs	r1, #3
 800db6e:	438a      	bics	r2, r1
 800db70:	1c11      	adds	r1, r2, #0
 800db72:	1c02      	adds	r2, r0, #0
 800db74:	430a      	orrs	r2, r1
 800db76:	709a      	strb	r2, [r3, #2]
  Ports[PortNum].params->SNKExposedRP_AtAttach = vRd_Undefined;
 800db78:	193b      	adds	r3, r7, r4
 800db7a:	781a      	ldrb	r2, [r3, #0]
 800db7c:	495d      	ldr	r1, [pc, #372]	@ (800dcf4 <CAD_Init+0x20c>)
 800db7e:	0013      	movs	r3, r2
 800db80:	011b      	lsls	r3, r3, #4
 800db82:	1a9b      	subs	r3, r3, r2
 800db84:	009b      	lsls	r3, r3, #2
 800db86:	18cb      	adds	r3, r1, r3
 800db88:	3310      	adds	r3, #16
 800db8a:	681b      	ldr	r3, [r3, #0]
 800db8c:	789a      	ldrb	r2, [r3, #2]
 800db8e:	210c      	movs	r1, #12
 800db90:	438a      	bics	r2, r1
 800db92:	709a      	strb	r2, [r3, #2]

  memset(_handle, 0, sizeof(CAD_HW_HandleTypeDef));
 800db94:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800db96:	2210      	movs	r2, #16
 800db98:	2100      	movs	r1, #0
 800db9a:	0018      	movs	r0, r3
 800db9c:	f008 fdd0 	bl	8016740 <memset>

  Ports[PortNum].USBPD_CAD_WakeUp = WakeUp;
 800dba0:	193b      	adds	r3, r7, r4
 800dba2:	781a      	ldrb	r2, [r3, #0]
 800dba4:	4953      	ldr	r1, [pc, #332]	@ (800dcf4 <CAD_Init+0x20c>)
 800dba6:	0013      	movs	r3, r2
 800dba8:	011b      	lsls	r3, r3, #4
 800dbaa:	1a9b      	subs	r3, r3, r2
 800dbac:	009b      	lsls	r3, r3, #2
 800dbae:	18cb      	adds	r3, r1, r3
 800dbb0:	332c      	adds	r3, #44	@ 0x2c
 800dbb2:	683a      	ldr	r2, [r7, #0]
 800dbb4:	601a      	str	r2, [r3, #0]

  /* Initialize the USBPD_IP */
  Ports[PortNum].husbpd = USBPD_HW_GetUSPDInstance(PortNum);
 800dbb6:	0025      	movs	r5, r4
 800dbb8:	193b      	adds	r3, r7, r4
 800dbba:	781c      	ldrb	r4, [r3, #0]
 800dbbc:	197b      	adds	r3, r7, r5
 800dbbe:	781b      	ldrb	r3, [r3, #0]
 800dbc0:	0018      	movs	r0, r3
 800dbc2:	f001 f963 	bl	800ee8c <USBPD_HW_GetUSPDInstance>
 800dbc6:	0001      	movs	r1, r0
 800dbc8:	4a4a      	ldr	r2, [pc, #296]	@ (800dcf4 <CAD_Init+0x20c>)
 800dbca:	0023      	movs	r3, r4
 800dbcc:	011b      	lsls	r3, r3, #4
 800dbce:	1b1b      	subs	r3, r3, r4
 800dbd0:	009b      	lsls	r3, r3, #2
 800dbd2:	5099      	str	r1, [r3, r2]

  /* Initialize usbpd */
  LL_UCPD_StructInit(&settings);
 800dbd4:	2614      	movs	r6, #20
 800dbd6:	19bb      	adds	r3, r7, r6
 800dbd8:	0018      	movs	r0, r3
 800dbda:	f7fe f957 	bl	800be8c <LL_UCPD_StructInit>
  (void)LL_UCPD_Init(Ports[PortNum].husbpd, &settings);
 800dbde:	002c      	movs	r4, r5
 800dbe0:	193b      	adds	r3, r7, r4
 800dbe2:	781a      	ldrb	r2, [r3, #0]
 800dbe4:	4943      	ldr	r1, [pc, #268]	@ (800dcf4 <CAD_Init+0x20c>)
 800dbe6:	0013      	movs	r3, r2
 800dbe8:	011b      	lsls	r3, r3, #4
 800dbea:	1a9b      	subs	r3, r3, r2
 800dbec:	009b      	lsls	r3, r3, #2
 800dbee:	585b      	ldr	r3, [r3, r1]
 800dbf0:	19ba      	adds	r2, r7, r6
 800dbf2:	0011      	movs	r1, r2
 800dbf4:	0018      	movs	r0, r3
 800dbf6:	f7fe f90f 	bl	800be18 <LL_UCPD_Init>
  LL_UCPD_SetRxOrderSet(Ports[PortNum].husbpd,
 800dbfa:	193b      	adds	r3, r7, r4
 800dbfc:	781a      	ldrb	r2, [r3, #0]
 800dbfe:	493d      	ldr	r1, [pc, #244]	@ (800dcf4 <CAD_Init+0x20c>)
 800dc00:	0013      	movs	r3, r2
 800dc02:	011b      	lsls	r3, r3, #4
 800dc04:	1a9b      	subs	r3, r3, r2
 800dc06:	009b      	lsls	r3, r3, #2
 800dc08:	585b      	ldr	r3, [r3, r1]
 800dc0a:	22f8      	movs	r2, #248	@ 0xf8
 800dc0c:	0452      	lsls	r2, r2, #17
 800dc0e:	0011      	movs	r1, r2
 800dc10:	0018      	movs	r0, r3
 800dc12:	f7ff ff13 	bl	800da3c <LL_UCPD_SetRxOrderSet>
                        LL_UCPD_ORDERSET_SOP | LL_UCPD_ORDERSET_SOP1 | LL_UCPD_ORDERSET_SOP2 |
                        LL_UCPD_ORDERSET_CABLERST | LL_UCPD_ORDERSET_HARDRST);
  /* Controls whether pull-ups and pull-downs controls related to ANAMODE and ANASUBMODE
     should be applied to CC1 and CC2 analog PHYs */
  /* Should be done when UCPDEN is 1 */
  LL_UCPD_SetccEnable(Ports[PortNum].husbpd, LL_UCPD_CCENABLE_CC1CC2);
 800dc16:	193b      	adds	r3, r7, r4
 800dc18:	781a      	ldrb	r2, [r3, #0]
 800dc1a:	4936      	ldr	r1, [pc, #216]	@ (800dcf4 <CAD_Init+0x20c>)
 800dc1c:	0013      	movs	r3, r2
 800dc1e:	011b      	lsls	r3, r3, #4
 800dc20:	1a9b      	subs	r3, r3, r2
 800dc22:	009b      	lsls	r3, r3, #2
 800dc24:	585b      	ldr	r3, [r3, r1]
 800dc26:	22c0      	movs	r2, #192	@ 0xc0
 800dc28:	0112      	lsls	r2, r2, #4
 800dc2a:	0011      	movs	r1, r2
 800dc2c:	0018      	movs	r0, r3
 800dc2e:	f7ff ff19 	bl	800da64 <LL_UCPD_SetccEnable>
  LL_UCPD_WakeUpEnable(Ports[PortNum].husbpd);
#endif /* _LOW_POWER */


  /* Init power */
  BSP_USBPD_PWR_Init(PortNum);
 800dc32:	193b      	adds	r3, r7, r4
 800dc34:	781b      	ldrb	r3, [r3, #0]
 800dc36:	0018      	movs	r0, r3
 800dc38:	f008 fc6d 	bl	8016516 <BSP_USBPD_PWR_Init>
#ifdef USBPD_PWR_CAPTIVE_CABLE_ENABLED
  BSP_USBPD_PWR_CaptiveCablePreConfig(PortNum);
#endif /* USBPD_PWR_CAPTIVE_CABLE_ENABLED */

  /* Enable USBPD IP */
  LL_UCPD_Enable(Ports[PortNum].husbpd);
 800dc3c:	193b      	adds	r3, r7, r4
 800dc3e:	781a      	ldrb	r2, [r3, #0]
 800dc40:	492c      	ldr	r1, [pc, #176]	@ (800dcf4 <CAD_Init+0x20c>)
 800dc42:	0013      	movs	r3, r2
 800dc44:	011b      	lsls	r3, r3, #4
 800dc46:	1a9b      	subs	r3, r3, r2
 800dc48:	009b      	lsls	r3, r3, #2
 800dc4a:	585b      	ldr	r3, [r3, r1]
 800dc4c:	0018      	movs	r0, r3
 800dc4e:	f7ff fee5 	bl	800da1c <LL_UCPD_Enable>

#if defined(_SRC) || defined(_DRP)
  /* Initialize usbpd interrupt */
  if (USBPD_PORTPOWERROLE_SRC == Ports[PortNum].params->PE_PowerRole)
 800dc52:	0020      	movs	r0, r4
 800dc54:	193b      	adds	r3, r7, r4
 800dc56:	781a      	ldrb	r2, [r3, #0]
 800dc58:	4926      	ldr	r1, [pc, #152]	@ (800dcf4 <CAD_Init+0x20c>)
 800dc5a:	0013      	movs	r3, r2
 800dc5c:	011b      	lsls	r3, r3, #4
 800dc5e:	1a9b      	subs	r3, r3, r2
 800dc60:	009b      	lsls	r3, r3, #2
 800dc62:	18cb      	adds	r3, r1, r3
 800dc64:	3310      	adds	r3, #16
 800dc66:	681b      	ldr	r3, [r3, #0]
 800dc68:	781b      	ldrb	r3, [r3, #0]
 800dc6a:	2204      	movs	r2, #4
 800dc6c:	4013      	ands	r3, r2
 800dc6e:	b2db      	uxtb	r3, r3
 800dc70:	2b00      	cmp	r3, #0
 800dc72:	d005      	beq.n	800dc80 <CAD_Init+0x198>
  {
    USBPDM1_AssertRp(PortNum);
 800dc74:	183b      	adds	r3, r7, r0
 800dc76:	781b      	ldrb	r3, [r3, #0]
 800dc78:	0018      	movs	r0, r3
 800dc7a:	f002 fa61 	bl	8010140 <USBPDM1_AssertRp>
 800dc7e:	e005      	b.n	800dc8c <CAD_Init+0x1a4>
#if defined(_DRP)
  else
#endif /* _DRP */
#if defined(_SNK) || defined(_DRP)
  {
    USBPDM1_AssertRd(PortNum);
 800dc80:	230f      	movs	r3, #15
 800dc82:	18fb      	adds	r3, r7, r3
 800dc84:	781b      	ldrb	r3, [r3, #0]
 800dc86:	0018      	movs	r0, r3
 800dc88:	f002 fb1c 	bl	80102c4 <USBPDM1_AssertRd>
#endif /* USBPD_PWR_CAPTIVE_CABLE_ENABLED */

  /* Set the state machine according the SW configuration */
#if !defined(USBPDCORE_LIB_NO_PD)
#if defined(_DRP)
  if (Ports[PortNum].settings->CAD_RoleToggle == USBPD_TRUE)
 800dc8c:	200f      	movs	r0, #15
 800dc8e:	183b      	adds	r3, r7, r0
 800dc90:	781a      	ldrb	r2, [r3, #0]
 800dc92:	4918      	ldr	r1, [pc, #96]	@ (800dcf4 <CAD_Init+0x20c>)
 800dc94:	0013      	movs	r3, r2
 800dc96:	011b      	lsls	r3, r3, #4
 800dc98:	1a9b      	subs	r3, r3, r2
 800dc9a:	009b      	lsls	r3, r3, #2
 800dc9c:	18cb      	adds	r3, r1, r3
 800dc9e:	330c      	adds	r3, #12
 800dca0:	681b      	ldr	r3, [r3, #0]
 800dca2:	795b      	ldrb	r3, [r3, #5]
 800dca4:	2220      	movs	r2, #32
 800dca6:	4013      	ands	r3, r2
 800dca8:	b2db      	uxtb	r3, r3
 800dcaa:	2b00      	cmp	r3, #0
 800dcac:	d01b      	beq.n	800dce6 <CAD_Init+0x1fe>
  {
    _handle->CAD_PtrStateMachine = CAD_StateMachine_DRP;
 800dcae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dcb0:	4a11      	ldr	r2, [pc, #68]	@ (800dcf8 <CAD_Init+0x210>)
 800dcb2:	60da      	str	r2, [r3, #12]
    _handle->CAD_Accessory_SRC = Ports[PortNum].settings->CAD_AccesorySupport;
 800dcb4:	183b      	adds	r3, r7, r0
 800dcb6:	781a      	ldrb	r2, [r3, #0]
 800dcb8:	490e      	ldr	r1, [pc, #56]	@ (800dcf4 <CAD_Init+0x20c>)
 800dcba:	0013      	movs	r3, r2
 800dcbc:	011b      	lsls	r3, r3, #4
 800dcbe:	1a9b      	subs	r3, r3, r2
 800dcc0:	009b      	lsls	r3, r3, #2
 800dcc2:	18cb      	adds	r3, r1, r3
 800dcc4:	330c      	adds	r3, #12
 800dcc6:	681b      	ldr	r3, [r3, #0]
 800dcc8:	795b      	ldrb	r3, [r3, #5]
 800dcca:	06db      	lsls	r3, r3, #27
 800dccc:	0fdb      	lsrs	r3, r3, #31
 800dcce:	b2da      	uxtb	r2, r3
 800dcd0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dcd2:	2101      	movs	r1, #1
 800dcd4:	400a      	ands	r2, r1
 800dcd6:	0190      	lsls	r0, r2, #6
 800dcd8:	785a      	ldrb	r2, [r3, #1]
 800dcda:	2140      	movs	r1, #64	@ 0x40
 800dcdc:	438a      	bics	r2, r1
 800dcde:	1c11      	adds	r1, r2, #0
 800dce0:	1c02      	adds	r2, r0, #0
 800dce2:	430a      	orrs	r2, r1
 800dce4:	705a      	strb	r2, [r3, #1]
    _handle->CAD_VPD_SNK = Ports[PortNum].settings->CAD_VPDSupport;
#endif /* USBPDCORE_VPD */
#endif /* _SNK */
  }
#endif  /* USBPDCORE_LIB_NO_PD */
}
 800dce6:	46c0      	nop			@ (mov r8, r8)
 800dce8:	46bd      	mov	sp, r7
 800dcea:	b00b      	add	sp, #44	@ 0x2c
 800dcec:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800dcee:	46c0      	nop			@ (mov r8, r8)
 800dcf0:	20003e50 	.word	0x20003e50
 800dcf4:	20003e84 	.word	0x20003e84
 800dcf8:	0800ddf1 	.word	0x0800ddf1

0800dcfc <CAD_Enter_ErrorRecovery>:
  * @brief  function to force CAD state machine into error recovery state
  * @param  PortNum Index of current used port
  * @retval None
  */
void CAD_Enter_ErrorRecovery(uint8_t PortNum)
{
 800dcfc:	b580      	push	{r7, lr}
 800dcfe:	b082      	sub	sp, #8
 800dd00:	af00      	add	r7, sp, #0
 800dd02:	0002      	movs	r2, r0
 800dd04:	1dfb      	adds	r3, r7, #7
 800dd06:	701a      	strb	r2, [r3, #0]
  /* remove the ucpd resistor */
  USBPDM1_EnterErrorRecovery(PortNum);
 800dd08:	1dfb      	adds	r3, r7, #7
 800dd0a:	781b      	ldrb	r3, [r3, #0]
 800dd0c:	0018      	movs	r0, r3
 800dd0e:	f002 fb89 	bl	8010424 <USBPDM1_EnterErrorRecovery>
  /* set the error recovery flag to allow the stack to switch into errorRecovery Flag */
  CAD_HW_Handles[PortNum].CAD_ErrorRecoveryflag = USBPD_TRUE;
 800dd12:	1dfb      	adds	r3, r7, #7
 800dd14:	781a      	ldrb	r2, [r3, #0]
 800dd16:	4b0b      	ldr	r3, [pc, #44]	@ (800dd44 <CAD_Enter_ErrorRecovery+0x48>)
 800dd18:	0112      	lsls	r2, r2, #4
 800dd1a:	5cd1      	ldrb	r1, [r2, r3]
 800dd1c:	2080      	movs	r0, #128	@ 0x80
 800dd1e:	4240      	negs	r0, r0
 800dd20:	4301      	orrs	r1, r0
 800dd22:	54d1      	strb	r1, [r2, r3]
  Ports[PortNum].USBPD_CAD_WakeUp();
 800dd24:	1dfb      	adds	r3, r7, #7
 800dd26:	781a      	ldrb	r2, [r3, #0]
 800dd28:	4907      	ldr	r1, [pc, #28]	@ (800dd48 <CAD_Enter_ErrorRecovery+0x4c>)
 800dd2a:	0013      	movs	r3, r2
 800dd2c:	011b      	lsls	r3, r3, #4
 800dd2e:	1a9b      	subs	r3, r3, r2
 800dd30:	009b      	lsls	r3, r3, #2
 800dd32:	18cb      	adds	r3, r1, r3
 800dd34:	332c      	adds	r3, #44	@ 0x2c
 800dd36:	681b      	ldr	r3, [r3, #0]
 800dd38:	4798      	blx	r3
}
 800dd3a:	46c0      	nop			@ (mov r8, r8)
 800dd3c:	46bd      	mov	sp, r7
 800dd3e:	b002      	add	sp, #8
 800dd40:	bd80      	pop	{r7, pc}
 800dd42:	46c0      	nop			@ (mov r8, r8)
 800dd44:	20003e50 	.word	0x20003e50
 800dd48:	20003e84 	.word	0x20003e84

0800dd4c <CAD_SRC_Set_ResistorRp>:
  * @param  PortNum Index of current used port
  * @param  RpValue RP value to set in devices based on @ref CAD_RP_Source_Current_Adv_Typedef
  * @retval 0 success else error
  */
uint32_t CAD_SRC_Set_ResistorRp(uint8_t PortNum, CAD_RP_Source_Current_Adv_Typedef RpValue)
{
 800dd4c:	b580      	push	{r7, lr}
 800dd4e:	b082      	sub	sp, #8
 800dd50:	af00      	add	r7, sp, #0
 800dd52:	0002      	movs	r2, r0
 800dd54:	6039      	str	r1, [r7, #0]
 800dd56:	1dfb      	adds	r3, r7, #7
 800dd58:	701a      	strb	r2, [r3, #0]
  /* update the information about the default resistor value presented in detach mode */
  Ports[PortNum].params->RpResistor = RpValue;
 800dd5a:	1dfb      	adds	r3, r7, #7
 800dd5c:	781a      	ldrb	r2, [r3, #0]
 800dd5e:	4918      	ldr	r1, [pc, #96]	@ (800ddc0 <CAD_SRC_Set_ResistorRp+0x74>)
 800dd60:	0013      	movs	r3, r2
 800dd62:	011b      	lsls	r3, r3, #4
 800dd64:	1a9b      	subs	r3, r3, r2
 800dd66:	009b      	lsls	r3, r3, #2
 800dd68:	18cb      	adds	r3, r1, r3
 800dd6a:	3310      	adds	r3, #16
 800dd6c:	681b      	ldr	r3, [r3, #0]
 800dd6e:	683a      	ldr	r2, [r7, #0]
 800dd70:	1c11      	adds	r1, r2, #0
 800dd72:	2203      	movs	r2, #3
 800dd74:	400a      	ands	r2, r1
 800dd76:	b2d2      	uxtb	r2, r2
 800dd78:	2103      	movs	r1, #3
 800dd7a:	400a      	ands	r2, r1
 800dd7c:	0010      	movs	r0, r2
 800dd7e:	789a      	ldrb	r2, [r3, #2]
 800dd80:	2103      	movs	r1, #3
 800dd82:	438a      	bics	r2, r1
 800dd84:	1c11      	adds	r1, r2, #0
 800dd86:	1c02      	adds	r2, r0, #0
 800dd88:	430a      	orrs	r2, r1
 800dd8a:	709a      	strb	r2, [r3, #2]

  /* inform state machine about a resistor update */
  CAD_HW_Handles[PortNum].CAD_ResistorUpdateflag = USBPD_TRUE;
 800dd8c:	1dfb      	adds	r3, r7, #7
 800dd8e:	781b      	ldrb	r3, [r3, #0]
 800dd90:	4a0c      	ldr	r2, [pc, #48]	@ (800ddc4 <CAD_SRC_Set_ResistorRp+0x78>)
 800dd92:	011b      	lsls	r3, r3, #4
 800dd94:	18d3      	adds	r3, r2, r3
 800dd96:	785a      	ldrb	r2, [r3, #1]
 800dd98:	2101      	movs	r1, #1
 800dd9a:	430a      	orrs	r2, r1
 800dd9c:	705a      	strb	r2, [r3, #1]
  Ports[PortNum].USBPD_CAD_WakeUp();
 800dd9e:	1dfb      	adds	r3, r7, #7
 800dda0:	781a      	ldrb	r2, [r3, #0]
 800dda2:	4907      	ldr	r1, [pc, #28]	@ (800ddc0 <CAD_SRC_Set_ResistorRp+0x74>)
 800dda4:	0013      	movs	r3, r2
 800dda6:	011b      	lsls	r3, r3, #4
 800dda8:	1a9b      	subs	r3, r3, r2
 800ddaa:	009b      	lsls	r3, r3, #2
 800ddac:	18cb      	adds	r3, r1, r3
 800ddae:	332c      	adds	r3, #44	@ 0x2c
 800ddb0:	681b      	ldr	r3, [r3, #0]
 800ddb2:	4798      	blx	r3
  return 0;
 800ddb4:	2300      	movs	r3, #0
}
 800ddb6:	0018      	movs	r0, r3
 800ddb8:	46bd      	mov	sp, r7
 800ddba:	b002      	add	sp, #8
 800ddbc:	bd80      	pop	{r7, pc}
 800ddbe:	46c0      	nop			@ (mov r8, r8)
 800ddc0:	20003e84 	.word	0x20003e84
 800ddc4:	20003e50 	.word	0x20003e50

0800ddc8 <CAD_Set_ResistorRp>:

/* Keep for legacy */
uint32_t CAD_Set_ResistorRp(uint8_t PortNum, CAD_RP_Source_Current_Adv_Typedef RpValue)
{
 800ddc8:	b580      	push	{r7, lr}
 800ddca:	b082      	sub	sp, #8
 800ddcc:	af00      	add	r7, sp, #0
 800ddce:	0002      	movs	r2, r0
 800ddd0:	6039      	str	r1, [r7, #0]
 800ddd2:	1dfb      	adds	r3, r7, #7
 800ddd4:	701a      	strb	r2, [r3, #0]
  return CAD_SRC_Set_ResistorRp(PortNum, RpValue);
 800ddd6:	683a      	ldr	r2, [r7, #0]
 800ddd8:	1dfb      	adds	r3, r7, #7
 800ddda:	781b      	ldrb	r3, [r3, #0]
 800dddc:	0011      	movs	r1, r2
 800ddde:	0018      	movs	r0, r3
 800dde0:	f7ff ffb4 	bl	800dd4c <CAD_SRC_Set_ResistorRp>
 800dde4:	0003      	movs	r3, r0
}
 800dde6:	0018      	movs	r0, r3
 800dde8:	46bd      	mov	sp, r7
 800ddea:	b002      	add	sp, #8
 800ddec:	bd80      	pop	{r7, pc}
	...

0800ddf0 <CAD_StateMachine_DRP>:
#endif /* _SRC */

#if defined(_DRP)
/* function to handle DRP */
uint32_t CAD_StateMachine_DRP(uint8_t PortNum, USBPD_CAD_EVENT *pEvent, CCxPin_TypeDef *pCCXX)
{
 800ddf0:	b590      	push	{r4, r7, lr}
 800ddf2:	b087      	sub	sp, #28
 800ddf4:	af00      	add	r7, sp, #0
 800ddf6:	60b9      	str	r1, [r7, #8]
 800ddf8:	607a      	str	r2, [r7, #4]
 800ddfa:	210f      	movs	r1, #15
 800ddfc:	187b      	adds	r3, r7, r1
 800ddfe:	1c02      	adds	r2, r0, #0
 800de00:	701a      	strb	r2, [r3, #0]
  CAD_HW_HandleTypeDef *_handle = &CAD_HW_Handles[PortNum];
 800de02:	187b      	adds	r3, r7, r1
 800de04:	781b      	ldrb	r3, [r3, #0]
 800de06:	011a      	lsls	r2, r3, #4
 800de08:	4b6b      	ldr	r3, [pc, #428]	@ (800dfb8 <CAD_StateMachine_DRP+0x1c8>)
 800de0a:	18d3      	adds	r3, r2, r3
 800de0c:	613b      	str	r3, [r7, #16]
  uint32_t _timing = CAD_DEFAULT_TIME;
 800de0e:	2302      	movs	r3, #2
 800de10:	617b      	str	r3, [r7, #20]

  /*Check CAD STATE*/
  switch (_handle->cstate)
 800de12:	693b      	ldr	r3, [r7, #16]
 800de14:	785b      	ldrb	r3, [r3, #1]
 800de16:	069b      	lsls	r3, r3, #26
 800de18:	0edb      	lsrs	r3, r3, #27
 800de1a:	b2db      	uxtb	r3, r3
 800de1c:	2b0b      	cmp	r3, #11
 800de1e:	d900      	bls.n	800de22 <CAD_StateMachine_DRP+0x32>
 800de20:	e0c4      	b.n	800dfac <CAD_StateMachine_DRP+0x1bc>
 800de22:	009a      	lsls	r2, r3, #2
 800de24:	4b65      	ldr	r3, [pc, #404]	@ (800dfbc <CAD_StateMachine_DRP+0x1cc>)
 800de26:	18d3      	adds	r3, r2, r3
 800de28:	681b      	ldr	r3, [r3, #0]
 800de2a:	469f      	mov	pc, r3
#if defined(_VCONN_SUPPORT)
      /* DeInitialize Vconn management */
      (void)BSP_USBPD_PWR_VCONNDeInit(PortNum, (Ports[PortNum].CCx == CC1) ? 1u : 2u);
#endif /* _VCONN_SUPPORT */
      /* DeInitialise VBUS power */
      (void)BSP_USBPD_PWR_VBUSDeInit(PortNum);
 800de2c:	230f      	movs	r3, #15
 800de2e:	18fb      	adds	r3, r7, r3
 800de30:	781b      	ldrb	r3, [r3, #0]
 800de32:	0018      	movs	r0, r3
 800de34:	f008 fb91 	bl	801655a <BSP_USBPD_PWR_VBUSDeInit>
      _timing = 0;
 800de38:	2300      	movs	r3, #0
 800de3a:	617b      	str	r3, [r7, #20]
      _handle->cstate = USBPD_CAD_STATE_SWITCH_TO_SNK;
 800de3c:	693b      	ldr	r3, [r7, #16]
 800de3e:	785a      	ldrb	r2, [r3, #1]
 800de40:	213e      	movs	r1, #62	@ 0x3e
 800de42:	438a      	bics	r2, r1
 800de44:	1c11      	adds	r1, r2, #0
 800de46:	2212      	movs	r2, #18
 800de48:	430a      	orrs	r2, r1
 800de4a:	705a      	strb	r2, [r3, #1]
      break;
 800de4c:	e0af      	b.n	800dfae <CAD_StateMachine_DRP+0x1be>
    }

    case USBPD_CAD_STATE_SWITCH_TO_SRC:
    case USBPD_CAD_STATE_SWITCH_TO_SNK:
    {
      LL_UCPD_RxDisable(Ports[PortNum].husbpd);
 800de4e:	240f      	movs	r4, #15
 800de50:	193b      	adds	r3, r7, r4
 800de52:	781a      	ldrb	r2, [r3, #0]
 800de54:	495a      	ldr	r1, [pc, #360]	@ (800dfc0 <CAD_StateMachine_DRP+0x1d0>)
 800de56:	0013      	movs	r3, r2
 800de58:	011b      	lsls	r3, r3, #4
 800de5a:	1a9b      	subs	r3, r3, r2
 800de5c:	009b      	lsls	r3, r3, #2
 800de5e:	585b      	ldr	r3, [r3, r1]
 800de60:	0018      	movs	r0, r3
 800de62:	f7ff fe13 	bl	800da8c <LL_UCPD_RxDisable>
      if (USBPD_CAD_STATE_SWITCH_TO_SRC == _handle->cstate)
 800de66:	693b      	ldr	r3, [r7, #16]
 800de68:	785b      	ldrb	r3, [r3, #1]
 800de6a:	223e      	movs	r2, #62	@ 0x3e
 800de6c:	4013      	ands	r3, r2
 800de6e:	b2db      	uxtb	r3, r3
 800de70:	2b10      	cmp	r3, #16
 800de72:	d12d      	bne.n	800ded0 <CAD_StateMachine_DRP+0xe0>
      {
        USBPDM1_AssertRp(PortNum);
 800de74:	193b      	adds	r3, r7, r4
 800de76:	781b      	ldrb	r3, [r3, #0]
 800de78:	0018      	movs	r0, r3
 800de7a:	f002 f961 	bl	8010140 <USBPDM1_AssertRp>
        Ports[PortNum].params->PE_PowerRole = USBPD_PORTPOWERROLE_SRC;
 800de7e:	0020      	movs	r0, r4
 800de80:	183b      	adds	r3, r7, r0
 800de82:	781a      	ldrb	r2, [r3, #0]
 800de84:	494e      	ldr	r1, [pc, #312]	@ (800dfc0 <CAD_StateMachine_DRP+0x1d0>)
 800de86:	0013      	movs	r3, r2
 800de88:	011b      	lsls	r3, r3, #4
 800de8a:	1a9b      	subs	r3, r3, r2
 800de8c:	009b      	lsls	r3, r3, #2
 800de8e:	18cb      	adds	r3, r1, r3
 800de90:	3310      	adds	r3, #16
 800de92:	681b      	ldr	r3, [r3, #0]
 800de94:	781a      	ldrb	r2, [r3, #0]
 800de96:	2104      	movs	r1, #4
 800de98:	430a      	orrs	r2, r1
 800de9a:	701a      	strb	r2, [r3, #0]
        Ports[PortNum].params->PE_DataRole = USBPD_PORTDATAROLE_DFP;
 800de9c:	183b      	adds	r3, r7, r0
 800de9e:	781a      	ldrb	r2, [r3, #0]
 800dea0:	4947      	ldr	r1, [pc, #284]	@ (800dfc0 <CAD_StateMachine_DRP+0x1d0>)
 800dea2:	0013      	movs	r3, r2
 800dea4:	011b      	lsls	r3, r3, #4
 800dea6:	1a9b      	subs	r3, r3, r2
 800dea8:	009b      	lsls	r3, r3, #2
 800deaa:	18cb      	adds	r3, r1, r3
 800deac:	3310      	adds	r3, #16
 800deae:	681b      	ldr	r3, [r3, #0]
 800deb0:	781a      	ldrb	r2, [r3, #0]
 800deb2:	2108      	movs	r1, #8
 800deb4:	430a      	orrs	r2, r1
 800deb6:	701a      	strb	r2, [r3, #0]
        _timing = Ports[PortNum].settings->CAD_SRCToggleTime;
 800deb8:	183b      	adds	r3, r7, r0
 800deba:	781a      	ldrb	r2, [r3, #0]
 800debc:	4940      	ldr	r1, [pc, #256]	@ (800dfc0 <CAD_StateMachine_DRP+0x1d0>)
 800debe:	0013      	movs	r3, r2
 800dec0:	011b      	lsls	r3, r3, #4
 800dec2:	1a9b      	subs	r3, r3, r2
 800dec4:	009b      	lsls	r3, r3, #2
 800dec6:	18cb      	adds	r3, r1, r3
 800dec8:	330c      	adds	r3, #12
 800deca:	681b      	ldr	r3, [r3, #0]
 800decc:	79db      	ldrb	r3, [r3, #7]
 800dece:	617b      	str	r3, [r7, #20]
      }
      if (USBPD_CAD_STATE_SWITCH_TO_SNK == _handle->cstate)
 800ded0:	693b      	ldr	r3, [r7, #16]
 800ded2:	785b      	ldrb	r3, [r3, #1]
 800ded4:	223e      	movs	r2, #62	@ 0x3e
 800ded6:	4013      	ands	r3, r2
 800ded8:	b2db      	uxtb	r3, r3
 800deda:	2b12      	cmp	r3, #18
 800dedc:	d12e      	bne.n	800df3c <CAD_StateMachine_DRP+0x14c>
      {
        USBPDM1_AssertRd(PortNum);
 800dede:	240f      	movs	r4, #15
 800dee0:	193b      	adds	r3, r7, r4
 800dee2:	781b      	ldrb	r3, [r3, #0]
 800dee4:	0018      	movs	r0, r3
 800dee6:	f002 f9ed 	bl	80102c4 <USBPDM1_AssertRd>
        Ports[PortNum].params->PE_PowerRole = USBPD_PORTPOWERROLE_SNK;
 800deea:	0020      	movs	r0, r4
 800deec:	183b      	adds	r3, r7, r0
 800deee:	781a      	ldrb	r2, [r3, #0]
 800def0:	4933      	ldr	r1, [pc, #204]	@ (800dfc0 <CAD_StateMachine_DRP+0x1d0>)
 800def2:	0013      	movs	r3, r2
 800def4:	011b      	lsls	r3, r3, #4
 800def6:	1a9b      	subs	r3, r3, r2
 800def8:	009b      	lsls	r3, r3, #2
 800defa:	18cb      	adds	r3, r1, r3
 800defc:	3310      	adds	r3, #16
 800defe:	681b      	ldr	r3, [r3, #0]
 800df00:	781a      	ldrb	r2, [r3, #0]
 800df02:	2104      	movs	r1, #4
 800df04:	438a      	bics	r2, r1
 800df06:	701a      	strb	r2, [r3, #0]
        Ports[PortNum].params->PE_DataRole = USBPD_PORTDATAROLE_UFP;
 800df08:	183b      	adds	r3, r7, r0
 800df0a:	781a      	ldrb	r2, [r3, #0]
 800df0c:	492c      	ldr	r1, [pc, #176]	@ (800dfc0 <CAD_StateMachine_DRP+0x1d0>)
 800df0e:	0013      	movs	r3, r2
 800df10:	011b      	lsls	r3, r3, #4
 800df12:	1a9b      	subs	r3, r3, r2
 800df14:	009b      	lsls	r3, r3, #2
 800df16:	18cb      	adds	r3, r1, r3
 800df18:	3310      	adds	r3, #16
 800df1a:	681b      	ldr	r3, [r3, #0]
 800df1c:	781a      	ldrb	r2, [r3, #0]
 800df1e:	2108      	movs	r1, #8
 800df20:	438a      	bics	r2, r1
 800df22:	701a      	strb	r2, [r3, #0]
        _timing = Ports[PortNum].settings->CAD_SNKToggleTime;
 800df24:	183b      	adds	r3, r7, r0
 800df26:	781a      	ldrb	r2, [r3, #0]
 800df28:	4925      	ldr	r1, [pc, #148]	@ (800dfc0 <CAD_StateMachine_DRP+0x1d0>)
 800df2a:	0013      	movs	r3, r2
 800df2c:	011b      	lsls	r3, r3, #4
 800df2e:	1a9b      	subs	r3, r3, r2
 800df30:	009b      	lsls	r3, r3, #2
 800df32:	18cb      	adds	r3, r1, r3
 800df34:	330c      	adds	r3, #12
 800df36:	681b      	ldr	r3, [r3, #0]
 800df38:	799b      	ldrb	r3, [r3, #6]
 800df3a:	617b      	str	r3, [r7, #20]
      }
      _handle->CAD_tToggle_start = HAL_GetTick();
 800df3c:	f7f9 fc82 	bl	8007844 <HAL_GetTick>
 800df40:	0002      	movs	r2, r0
 800df42:	693b      	ldr	r3, [r7, #16]
 800df44:	605a      	str	r2, [r3, #4]
      _handle->cstate = USBPD_CAD_STATE_DETACHED;
 800df46:	693b      	ldr	r3, [r7, #16]
 800df48:	785a      	ldrb	r2, [r3, #1]
 800df4a:	213e      	movs	r1, #62	@ 0x3e
 800df4c:	438a      	bics	r2, r1
 800df4e:	1c11      	adds	r1, r2, #0
 800df50:	2202      	movs	r2, #2
 800df52:	430a      	orrs	r2, r1
 800df54:	705a      	strb	r2, [r3, #1]
    }
    break;
 800df56:	e02a      	b.n	800dfae <CAD_StateMachine_DRP+0x1be>

    case USBPD_CAD_STATE_DETACHED:
      _timing = ManageStateDetached_DRP(PortNum);
 800df58:	230f      	movs	r3, #15
 800df5a:	18fb      	adds	r3, r7, r3
 800df5c:	781b      	ldrb	r3, [r3, #0]
 800df5e:	0018      	movs	r0, r3
 800df60:	f000 fb06 	bl	800e570 <ManageStateDetached_DRP>
 800df64:	0003      	movs	r3, r0
 800df66:	617b      	str	r3, [r7, #20]
      break;
 800df68:	e021      	b.n	800dfae <CAD_StateMachine_DRP+0x1be>

    /*CAD STATE ATTACHED WAIT*/
    case USBPD_CAD_STATE_ATTACHED_WAIT:
      _timing = ManageStateAttachedWait_DRP(PortNum, pEvent, pCCXX);
 800df6a:	687a      	ldr	r2, [r7, #4]
 800df6c:	68b9      	ldr	r1, [r7, #8]
 800df6e:	230f      	movs	r3, #15
 800df70:	18fb      	adds	r3, r7, r3
 800df72:	781b      	ldrb	r3, [r3, #0]
 800df74:	0018      	movs	r0, r3
 800df76:	f000 fd93 	bl	800eaa0 <ManageStateAttachedWait_DRP>
 800df7a:	0003      	movs	r3, r0
 800df7c:	617b      	str	r3, [r7, #20]
      break;
 800df7e:	e016      	b.n	800dfae <CAD_StateMachine_DRP+0x1be>
    }
#endif /* _ACCESSORY_SRC */

    /* CAD ELECTRONIC CABLE ATTACHED */
    case USBPD_CAD_STATE_EMC :
      _timing = ManageStateEMC(PortNum, pEvent, pCCXX);
 800df80:	687a      	ldr	r2, [r7, #4]
 800df82:	68b9      	ldr	r1, [r7, #8]
 800df84:	230f      	movs	r3, #15
 800df86:	18fb      	adds	r3, r7, r3
 800df88:	781b      	ldrb	r3, [r3, #0]
 800df8a:	0018      	movs	r0, r3
 800df8c:	f000 fcbc 	bl	800e908 <ManageStateEMC>
 800df90:	0003      	movs	r3, r0
 800df92:	617b      	str	r3, [r7, #20]
      break;
 800df94:	e00b      	b.n	800dfae <CAD_StateMachine_DRP+0x1be>

    /*CAD electronic cable with Sink ATTACHED*/
    case USBPD_CAD_STATE_ATTEMC:
    case USBPD_CAD_STATE_ATTACHED:
      _timing = ManageStateAttached_DRP(PortNum, pEvent, pCCXX);
 800df96:	687a      	ldr	r2, [r7, #4]
 800df98:	68b9      	ldr	r1, [r7, #8]
 800df9a:	230f      	movs	r3, #15
 800df9c:	18fb      	adds	r3, r7, r3
 800df9e:	781b      	ldrb	r3, [r3, #0]
 800dfa0:	0018      	movs	r0, r3
 800dfa2:	f000 fd2f 	bl	800ea04 <ManageStateAttached_DRP>
 800dfa6:	0003      	movs	r3, r0
 800dfa8:	617b      	str	r3, [r7, #20]
      break;
 800dfaa:	e000      	b.n	800dfae <CAD_StateMachine_DRP+0x1be>

    default :
      break;
 800dfac:	46c0      	nop			@ (mov r8, r8)
  }

  return _timing;
 800dfae:	697b      	ldr	r3, [r7, #20]
}
 800dfb0:	0018      	movs	r0, r3
 800dfb2:	46bd      	mov	sp, r7
 800dfb4:	b007      	add	sp, #28
 800dfb6:	bd90      	pop	{r4, r7, pc}
 800dfb8:	20003e50 	.word	0x20003e50
 800dfbc:	080169d8 	.word	0x080169d8
 800dfc0:	20003e84 	.word	0x20003e84

0800dfc4 <CAD_StateMachine>:
#endif /* _DRP */

#if !defined(USBPDCORE_LIB_NO_PD)
uint32_t CAD_StateMachine(uint8_t PortNum, USBPD_CAD_EVENT *pEvent, CCxPin_TypeDef *pCCXX)
{
 800dfc4:	b590      	push	{r4, r7, lr}
 800dfc6:	b087      	sub	sp, #28
 800dfc8:	af00      	add	r7, sp, #0
 800dfca:	60b9      	str	r1, [r7, #8]
 800dfcc:	607a      	str	r2, [r7, #4]
 800dfce:	210f      	movs	r1, #15
 800dfd0:	187b      	adds	r3, r7, r1
 800dfd2:	1c02      	adds	r2, r0, #0
 800dfd4:	701a      	strb	r2, [r3, #0]
  CAD_HW_HandleTypeDef *_handle = &CAD_HW_Handles[PortNum];
 800dfd6:	187b      	adds	r3, r7, r1
 800dfd8:	781b      	ldrb	r3, [r3, #0]
 800dfda:	011a      	lsls	r2, r3, #4
 800dfdc:	4b72      	ldr	r3, [pc, #456]	@ (800e1a8 <CAD_StateMachine+0x1e4>)
 800dfde:	18d3      	adds	r3, r2, r3
 800dfe0:	613b      	str	r3, [r7, #16]
  uint32_t _timing = CAD_DEFAULT_TIME;
 800dfe2:	2302      	movs	r3, #2
 800dfe4:	617b      	str	r3, [r7, #20]

  /* set by default event to none */
  *pEvent = USBPD_CAD_EVENT_NONE;
 800dfe6:	68bb      	ldr	r3, [r7, #8]
 800dfe8:	2200      	movs	r2, #0
 800dfea:	701a      	strb	r2, [r3, #0]

  if (USBPD_TRUE == Ports[PortNum].params->PE_SwapOngoing)
 800dfec:	187b      	adds	r3, r7, r1
 800dfee:	781a      	ldrb	r2, [r3, #0]
 800dff0:	496e      	ldr	r1, [pc, #440]	@ (800e1ac <CAD_StateMachine+0x1e8>)
 800dff2:	0013      	movs	r3, r2
 800dff4:	011b      	lsls	r3, r3, #4
 800dff6:	1a9b      	subs	r3, r3, r2
 800dff8:	009b      	lsls	r3, r3, #2
 800dffa:	18cb      	adds	r3, r1, r3
 800dffc:	3310      	adds	r3, #16
 800dffe:	681b      	ldr	r3, [r3, #0]
 800e000:	781b      	ldrb	r3, [r3, #0]
 800e002:	2210      	movs	r2, #16
 800e004:	4013      	ands	r3, r2
 800e006:	b2db      	uxtb	r3, r3
 800e008:	2b00      	cmp	r3, #0
 800e00a:	d001      	beq.n	800e010 <CAD_StateMachine+0x4c>
  {
    return _timing;
 800e00c:	697b      	ldr	r3, [r7, #20]
 800e00e:	e0c6      	b.n	800e19e <CAD_StateMachine+0x1da>
  }

  if (_handle->CAD_ErrorRecoveryflag == USBPD_TRUE)
 800e010:	693b      	ldr	r3, [r7, #16]
 800e012:	781b      	ldrb	r3, [r3, #0]
 800e014:	227f      	movs	r2, #127	@ 0x7f
 800e016:	4393      	bics	r3, r2
 800e018:	b2db      	uxtb	r3, r3
 800e01a:	2b00      	cmp	r3, #0
 800e01c:	d00c      	beq.n	800e038 <CAD_StateMachine+0x74>
  {
    /* Force the state error recovery */
    _handle->CAD_ErrorRecoveryflag = USBPD_FALSE;
 800e01e:	693b      	ldr	r3, [r7, #16]
 800e020:	781a      	ldrb	r2, [r3, #0]
 800e022:	217f      	movs	r1, #127	@ 0x7f
 800e024:	400a      	ands	r2, r1
 800e026:	701a      	strb	r2, [r3, #0]
    _handle->cstate = USBPD_CAD_STATE_ERRORRECOVERY;
 800e028:	693b      	ldr	r3, [r7, #16]
 800e02a:	785a      	ldrb	r2, [r3, #1]
 800e02c:	213e      	movs	r1, #62	@ 0x3e
 800e02e:	438a      	bics	r2, r1
 800e030:	1c11      	adds	r1, r2, #0
 800e032:	2218      	movs	r2, #24
 800e034:	430a      	orrs	r2, r1
 800e036:	705a      	strb	r2, [r3, #1]
#if defined(_TRACE)
    USBPD_TRACE_Add(USBPD_TRACE_CAD_LOW, PortNum, (uint8_t)_handle->cstate, NULL, 0);
#endif /* _TRACE */
  }

  switch (_handle->cstate)
 800e038:	693b      	ldr	r3, [r7, #16]
 800e03a:	785b      	ldrb	r3, [r3, #1]
 800e03c:	069b      	lsls	r3, r3, #26
 800e03e:	0edb      	lsrs	r3, r3, #27
 800e040:	b2db      	uxtb	r3, r3
 800e042:	2b0d      	cmp	r3, #13
 800e044:	d06a      	beq.n	800e11c <CAD_StateMachine+0x158>
 800e046:	dd00      	ble.n	800e04a <CAD_StateMachine+0x86>
 800e048:	e09b      	b.n	800e182 <CAD_StateMachine+0x1be>
 800e04a:	2b00      	cmp	r3, #0
 800e04c:	d002      	beq.n	800e054 <CAD_StateMachine+0x90>
 800e04e:	2b0c      	cmp	r3, #12
 800e050:	d038      	beq.n	800e0c4 <CAD_StateMachine+0x100>
 800e052:	e096      	b.n	800e182 <CAD_StateMachine+0x1be>
  {
    case USBPD_CAD_STATE_RESET:
    {
#if !defined(_LOW_POWER) && !defined(USBPDM1_VCC_FEATURE_ENABLED)
      LL_UCPD_EnableIT_TypeCEventCC2(Ports[PortNum].husbpd);
 800e054:	240f      	movs	r4, #15
 800e056:	193b      	adds	r3, r7, r4
 800e058:	781a      	ldrb	r2, [r3, #0]
 800e05a:	4954      	ldr	r1, [pc, #336]	@ (800e1ac <CAD_StateMachine+0x1e8>)
 800e05c:	0013      	movs	r3, r2
 800e05e:	011b      	lsls	r3, r3, #4
 800e060:	1a9b      	subs	r3, r3, r2
 800e062:	009b      	lsls	r3, r3, #2
 800e064:	585b      	ldr	r3, [r3, r1]
 800e066:	0018      	movs	r0, r3
 800e068:	f7ff fd1f 	bl	800daaa <LL_UCPD_EnableIT_TypeCEventCC2>
      LL_UCPD_EnableIT_TypeCEventCC1(Ports[PortNum].husbpd);
 800e06c:	193b      	adds	r3, r7, r4
 800e06e:	781a      	ldrb	r2, [r3, #0]
 800e070:	494e      	ldr	r1, [pc, #312]	@ (800e1ac <CAD_StateMachine+0x1e8>)
 800e072:	0013      	movs	r3, r2
 800e074:	011b      	lsls	r3, r3, #4
 800e076:	1a9b      	subs	r3, r3, r2
 800e078:	009b      	lsls	r3, r3, #2
 800e07a:	585b      	ldr	r3, [r3, r1]
 800e07c:	0018      	movs	r0, r3
 800e07e:	f7ff fd23 	bl	800dac8 <LL_UCPD_EnableIT_TypeCEventCC1>
        LL_UCPD_EnableIT_TypeCEventCC2(Ports[PortNum].husbpd);
        LL_UCPD_EnableIT_TypeCEventCC1(Ports[PortNum].husbpd);
      }
#endif /* !_LOW_POWER && !USBPDM1_VCC_FEATURE_ENABLED */

      if (0 == PortNum)
 800e082:	193b      	adds	r3, r7, r4
 800e084:	781b      	ldrb	r3, [r3, #0]
 800e086:	2b00      	cmp	r3, #0
 800e088:	d107      	bne.n	800e09a <CAD_StateMachine+0xd6>
      {
        UCPD_INSTANCE0_ENABLEIRQ;
 800e08a:	2102      	movs	r1, #2
 800e08c:	2008      	movs	r0, #8
 800e08e:	f7ff fc57 	bl	800d940 <__NVIC_SetPriority>
 800e092:	2008      	movs	r0, #8
 800e094:	f7ff fc3a 	bl	800d90c <__NVIC_EnableIRQ>
 800e098:	e006      	b.n	800e0a8 <CAD_StateMachine+0xe4>
      }
#if USBPD_PORT_COUNT > 1
      else
      {
        UCPD_INSTANCE1_ENABLEIRQ;
 800e09a:	2102      	movs	r1, #2
 800e09c:	2008      	movs	r0, #8
 800e09e:	f7ff fc4f 	bl	800d940 <__NVIC_SetPriority>
 800e0a2:	2008      	movs	r0, #8
 800e0a4:	f7ff fc32 	bl	800d90c <__NVIC_EnableIRQ>
      }
#endif /* USBPD_PORT_COUNT > 1 */
#if defined(_DRP) || defined(_ACCESSORY_SNK)
      _handle->CAD_tToggle_start = HAL_GetTick();
 800e0a8:	f7f9 fbcc 	bl	8007844 <HAL_GetTick>
 800e0ac:	0002      	movs	r2, r0
 800e0ae:	693b      	ldr	r3, [r7, #16]
 800e0b0:	605a      	str	r2, [r3, #4]
#endif /* _DRP || _ACCESSORY_SNK */
      _handle->cstate = USBPD_CAD_STATE_DETACHED;
 800e0b2:	693b      	ldr	r3, [r7, #16]
 800e0b4:	785a      	ldrb	r2, [r3, #1]
 800e0b6:	213e      	movs	r1, #62	@ 0x3e
 800e0b8:	438a      	bics	r2, r1
 800e0ba:	1c11      	adds	r1, r2, #0
 800e0bc:	2202      	movs	r2, #2
 800e0be:	430a      	orrs	r2, r1
 800e0c0:	705a      	strb	r2, [r3, #1]
      break;
 800e0c2:	e06b      	b.n	800e19c <CAD_StateMachine+0x1d8>

    case USBPD_CAD_STATE_ERRORRECOVERY :
    {
      /* Remove the resistor */
      /* Enter recovery = Switch to SRC with no resistor */
      USBPDM1_EnterErrorRecovery(PortNum);
 800e0c4:	240f      	movs	r4, #15
 800e0c6:	193b      	adds	r3, r7, r4
 800e0c8:	781b      	ldrb	r3, [r3, #0]
 800e0ca:	0018      	movs	r0, r3
 800e0cc:	f002 f9aa 	bl	8010424 <USBPDM1_EnterErrorRecovery>

      /* forward detach event to DPM */
      Ports[PortNum].CCx = CCNONE;
 800e0d0:	193b      	adds	r3, r7, r4
 800e0d2:	781a      	ldrb	r2, [r3, #0]
 800e0d4:	4935      	ldr	r1, [pc, #212]	@ (800e1ac <CAD_StateMachine+0x1e8>)
 800e0d6:	0013      	movs	r3, r2
 800e0d8:	011b      	lsls	r3, r3, #4
 800e0da:	1a9b      	subs	r3, r3, r2
 800e0dc:	009b      	lsls	r3, r3, #2
 800e0de:	18cb      	adds	r3, r1, r3
 800e0e0:	3334      	adds	r3, #52	@ 0x34
 800e0e2:	2200      	movs	r2, #0
 800e0e4:	601a      	str	r2, [r3, #0]
      *pCCXX = CCNONE;
 800e0e6:	687b      	ldr	r3, [r7, #4]
 800e0e8:	2200      	movs	r2, #0
 800e0ea:	601a      	str	r2, [r3, #0]
      _handle->cc = CCNONE;
 800e0ec:	693b      	ldr	r3, [r7, #16]
 800e0ee:	781a      	ldrb	r2, [r3, #0]
 800e0f0:	2103      	movs	r1, #3
 800e0f2:	438a      	bics	r2, r1
 800e0f4:	701a      	strb	r2, [r3, #0]
      *pEvent = USBPD_CAD_EVENT_DETACHED;
 800e0f6:	68bb      	ldr	r3, [r7, #8]
 800e0f8:	2201      	movs	r2, #1
 800e0fa:	701a      	strb	r2, [r3, #0]

      /* start tErrorRecovery timeout */
      _handle->CAD_tDebounce_start = HAL_GetTick();
 800e0fc:	f7f9 fba2 	bl	8007844 <HAL_GetTick>
 800e100:	0002      	movs	r2, r0
 800e102:	693b      	ldr	r3, [r7, #16]
 800e104:	609a      	str	r2, [r3, #8]
      _timing = CAD_TERROR_RECOVERY_TIME;
 800e106:	231a      	movs	r3, #26
 800e108:	617b      	str	r3, [r7, #20]
      _handle->cstate = USBPD_CAD_STATE_ERRORRECOVERY_EXIT;
 800e10a:	693b      	ldr	r3, [r7, #16]
 800e10c:	785a      	ldrb	r2, [r3, #1]
 800e10e:	213e      	movs	r1, #62	@ 0x3e
 800e110:	438a      	bics	r2, r1
 800e112:	1c11      	adds	r1, r2, #0
 800e114:	221a      	movs	r2, #26
 800e116:	430a      	orrs	r2, r1
 800e118:	705a      	strb	r2, [r3, #1]
      break;
 800e11a:	e03f      	b.n	800e19c <CAD_StateMachine+0x1d8>
    }

    case USBPD_CAD_STATE_ERRORRECOVERY_EXIT :
    {
      if ((HAL_GetTick() - _handle->CAD_tDebounce_start) >  CAD_TERROR_RECOVERY_TIME)
 800e11c:	f7f9 fb92 	bl	8007844 <HAL_GetTick>
 800e120:	0002      	movs	r2, r0
 800e122:	693b      	ldr	r3, [r7, #16]
 800e124:	689b      	ldr	r3, [r3, #8]
 800e126:	1ad3      	subs	r3, r2, r3
 800e128:	2b1a      	cmp	r3, #26
 800e12a:	d936      	bls.n	800e19a <CAD_StateMachine+0x1d6>
        port source  to src
        port snk     to snk
        port drp     to src   */

#if defined(_SRC) || defined(_DRP)
        if (USBPD_PORTPOWERROLE_SRC == Ports[PortNum].params->PE_PowerRole)
 800e12c:	200f      	movs	r0, #15
 800e12e:	183b      	adds	r3, r7, r0
 800e130:	781a      	ldrb	r2, [r3, #0]
 800e132:	491e      	ldr	r1, [pc, #120]	@ (800e1ac <CAD_StateMachine+0x1e8>)
 800e134:	0013      	movs	r3, r2
 800e136:	011b      	lsls	r3, r3, #4
 800e138:	1a9b      	subs	r3, r3, r2
 800e13a:	009b      	lsls	r3, r3, #2
 800e13c:	18cb      	adds	r3, r1, r3
 800e13e:	3310      	adds	r3, #16
 800e140:	681b      	ldr	r3, [r3, #0]
 800e142:	781b      	ldrb	r3, [r3, #0]
 800e144:	2204      	movs	r2, #4
 800e146:	4013      	ands	r3, r2
 800e148:	b2db      	uxtb	r3, r3
 800e14a:	2b00      	cmp	r3, #0
 800e14c:	d005      	beq.n	800e15a <CAD_StateMachine+0x196>
        {
          USBPDM1_AssertRp(PortNum);
 800e14e:	183b      	adds	r3, r7, r0
 800e150:	781b      	ldrb	r3, [r3, #0]
 800e152:	0018      	movs	r0, r3
 800e154:	f001 fff4 	bl	8010140 <USBPDM1_AssertRp>
 800e158:	e005      	b.n	800e166 <CAD_StateMachine+0x1a2>
#if defined(_DRP)
        else
#endif /* _DRP */
#if defined(_SNK) || defined(_DRP)
        {
          USBPDM1_AssertRd(PortNum);
 800e15a:	230f      	movs	r3, #15
 800e15c:	18fb      	adds	r3, r7, r3
 800e15e:	781b      	ldrb	r3, [r3, #0]
 800e160:	0018      	movs	r0, r3
 800e162:	f002 f8af 	bl	80102c4 <USBPDM1_AssertRd>
        }
#endif /* _SNK || _DRP */
        /* switch to state detach */
#if defined(_DRP) || defined(_ACCESSORY_SNK)
        _handle->CAD_tToggle_start = HAL_GetTick();
 800e166:	f7f9 fb6d 	bl	8007844 <HAL_GetTick>
 800e16a:	0002      	movs	r2, r0
 800e16c:	693b      	ldr	r3, [r7, #16]
 800e16e:	605a      	str	r2, [r3, #4]
#endif /* _DRP || _ACCESSORY_SNK */
        _handle->cstate = USBPD_CAD_STATE_DETACHED;
 800e170:	693b      	ldr	r3, [r7, #16]
 800e172:	785a      	ldrb	r2, [r3, #1]
 800e174:	213e      	movs	r1, #62	@ 0x3e
 800e176:	438a      	bics	r2, r1
 800e178:	1c11      	adds	r1, r2, #0
 800e17a:	2202      	movs	r2, #2
 800e17c:	430a      	orrs	r2, r1
 800e17e:	705a      	strb	r2, [r3, #1]
      }
      break;
 800e180:	e00b      	b.n	800e19a <CAD_StateMachine+0x1d6>
    }

    default:
    {
      /* call the state machine corresponding to the port SNK or SRC or DRP */
      _timing = _handle->CAD_PtrStateMachine(PortNum, pEvent, pCCXX);
 800e182:	693b      	ldr	r3, [r7, #16]
 800e184:	68db      	ldr	r3, [r3, #12]
 800e186:	687c      	ldr	r4, [r7, #4]
 800e188:	68b9      	ldr	r1, [r7, #8]
 800e18a:	220f      	movs	r2, #15
 800e18c:	18ba      	adds	r2, r7, r2
 800e18e:	7810      	ldrb	r0, [r2, #0]
 800e190:	0022      	movs	r2, r4
 800e192:	4798      	blx	r3
 800e194:	0003      	movs	r3, r0
 800e196:	617b      	str	r3, [r7, #20]
      break;
 800e198:	e000      	b.n	800e19c <CAD_StateMachine+0x1d8>
      break;
 800e19a:	46c0      	nop			@ (mov r8, r8)
    }
#endif /* CAD_DEBUG_TRACE */
  }
#endif /* _TRACE */

  return _timing;
 800e19c:	697b      	ldr	r3, [r7, #20]
}
 800e19e:	0018      	movs	r0, r3
 800e1a0:	46bd      	mov	sp, r7
 800e1a2:	b007      	add	sp, #28
 800e1a4:	bd90      	pop	{r4, r7, pc}
 800e1a6:	46c0      	nop			@ (mov r8, r8)
 800e1a8:	20003e50 	.word	0x20003e50
 800e1ac:	20003e84 	.word	0x20003e84

0800e1b0 <CAD_Check_HW_SNK>:
  * @param  PortNum                     port
  * @retval none
  */
#if defined(_DRP) || defined(_SNK)
void CAD_Check_HW_SNK(uint8_t PortNum)
{
 800e1b0:	b580      	push	{r7, lr}
 800e1b2:	b086      	sub	sp, #24
 800e1b4:	af00      	add	r7, sp, #0
 800e1b6:	0002      	movs	r2, r0
 800e1b8:	1dfb      	adds	r3, r7, #7
 800e1ba:	701a      	strb	r2, [r3, #0]
  CAD_HW_HandleTypeDef *_handle = &CAD_HW_Handles[PortNum];
 800e1bc:	1dfb      	adds	r3, r7, #7
 800e1be:	781b      	ldrb	r3, [r3, #0]
 800e1c0:	011a      	lsls	r2, r3, #4
 800e1c2:	4b45      	ldr	r3, [pc, #276]	@ (800e2d8 <CAD_Check_HW_SNK+0x128>)
 800e1c4:	18d3      	adds	r3, r2, r3
 800e1c6:	617b      	str	r3, [r7, #20]
  CC2_value = Ports[PortNum].husbpd->SR & UCPD_SR_TYPEC_VSTATE_CC2;

  /* Disable the C state machine */
  SET_BIT(Ports[PortNum].husbpd->CR, UCPD_CR_CC1TCDIS | UCPD_CR_CC2TCDIS);
#else
  CC1_value = Ports[PortNum].husbpd->SR & UCPD_SR_TYPEC_VSTATE_CC1;
 800e1c8:	1dfb      	adds	r3, r7, #7
 800e1ca:	781a      	ldrb	r2, [r3, #0]
 800e1cc:	4943      	ldr	r1, [pc, #268]	@ (800e2dc <CAD_Check_HW_SNK+0x12c>)
 800e1ce:	0013      	movs	r3, r2
 800e1d0:	011b      	lsls	r3, r3, #4
 800e1d2:	1a9b      	subs	r3, r3, r2
 800e1d4:	009b      	lsls	r3, r3, #2
 800e1d6:	585b      	ldr	r3, [r3, r1]
 800e1d8:	695a      	ldr	r2, [r3, #20]
 800e1da:	23c0      	movs	r3, #192	@ 0xc0
 800e1dc:	029b      	lsls	r3, r3, #10
 800e1de:	4013      	ands	r3, r2
 800e1e0:	613b      	str	r3, [r7, #16]
  CC2_value = Ports[PortNum].husbpd->SR & UCPD_SR_TYPEC_VSTATE_CC2;
 800e1e2:	1dfb      	adds	r3, r7, #7
 800e1e4:	781a      	ldrb	r2, [r3, #0]
 800e1e6:	493d      	ldr	r1, [pc, #244]	@ (800e2dc <CAD_Check_HW_SNK+0x12c>)
 800e1e8:	0013      	movs	r3, r2
 800e1ea:	011b      	lsls	r3, r3, #4
 800e1ec:	1a9b      	subs	r3, r3, r2
 800e1ee:	009b      	lsls	r3, r3, #2
 800e1f0:	585b      	ldr	r3, [r3, r1]
 800e1f2:	695a      	ldr	r2, [r3, #20]
 800e1f4:	23c0      	movs	r3, #192	@ 0xc0
 800e1f6:	031b      	lsls	r3, r3, #12
 800e1f8:	4013      	ands	r3, r2
 800e1fa:	60fb      	str	r3, [r7, #12]
#endif /* _LOW_POWER || USBPDM1_VCC_FEATURE_ENABLED */

  _handle->cc  = CCNONE;
 800e1fc:	697b      	ldr	r3, [r7, #20]
 800e1fe:	781a      	ldrb	r2, [r3, #0]
 800e200:	2103      	movs	r1, #3
 800e202:	438a      	bics	r2, r1
 800e204:	701a      	strb	r2, [r3, #0]
  _handle->CurrentHWcondition     = HW_Detachment;
 800e206:	697b      	ldr	r3, [r7, #20]
 800e208:	781a      	ldrb	r2, [r3, #0]
 800e20a:	211c      	movs	r1, #28
 800e20c:	438a      	bics	r2, r1
 800e20e:	701a      	strb	r2, [r3, #0]

  if ((CC1_value != LL_UCPD_SNK_CC1_VOPEN) && (CC2_value == LL_UCPD_SNK_CC2_VOPEN))
 800e210:	693b      	ldr	r3, [r7, #16]
 800e212:	2b00      	cmp	r3, #0
 800e214:	d02c      	beq.n	800e270 <CAD_Check_HW_SNK+0xc0>
 800e216:	68fb      	ldr	r3, [r7, #12]
 800e218:	2b00      	cmp	r3, #0
 800e21a:	d129      	bne.n	800e270 <CAD_Check_HW_SNK+0xc0>
  {
    _handle->CurrentHWcondition = HW_Attachment;
 800e21c:	697b      	ldr	r3, [r7, #20]
 800e21e:	781a      	ldrb	r2, [r3, #0]
 800e220:	211c      	movs	r1, #28
 800e222:	438a      	bics	r2, r1
 800e224:	1c11      	adds	r1, r2, #0
 800e226:	2204      	movs	r2, #4
 800e228:	430a      	orrs	r2, r1
 800e22a:	701a      	strb	r2, [r3, #0]
    _handle->cc = CC1;
 800e22c:	697b      	ldr	r3, [r7, #20]
 800e22e:	781a      	ldrb	r2, [r3, #0]
 800e230:	2103      	movs	r1, #3
 800e232:	438a      	bics	r2, r1
 800e234:	1c11      	adds	r1, r2, #0
 800e236:	2201      	movs	r2, #1
 800e238:	430a      	orrs	r2, r1
 800e23a:	701a      	strb	r2, [r3, #0]
    Ports[PortNum].params->SNKExposedRP_AtAttach = CC1_value >> UCPD_SR_TYPEC_VSTATE_CC1_Pos;
 800e23c:	693b      	ldr	r3, [r7, #16]
 800e23e:	0c18      	lsrs	r0, r3, #16
 800e240:	1dfb      	adds	r3, r7, #7
 800e242:	781a      	ldrb	r2, [r3, #0]
 800e244:	4925      	ldr	r1, [pc, #148]	@ (800e2dc <CAD_Check_HW_SNK+0x12c>)
 800e246:	0013      	movs	r3, r2
 800e248:	011b      	lsls	r3, r3, #4
 800e24a:	1a9b      	subs	r3, r3, r2
 800e24c:	009b      	lsls	r3, r3, #2
 800e24e:	18cb      	adds	r3, r1, r3
 800e250:	3310      	adds	r3, #16
 800e252:	681b      	ldr	r3, [r3, #0]
 800e254:	1c01      	adds	r1, r0, #0
 800e256:	2203      	movs	r2, #3
 800e258:	400a      	ands	r2, r1
 800e25a:	b2d2      	uxtb	r2, r2
 800e25c:	2103      	movs	r1, #3
 800e25e:	400a      	ands	r2, r1
 800e260:	0090      	lsls	r0, r2, #2
 800e262:	789a      	ldrb	r2, [r3, #2]
 800e264:	210c      	movs	r1, #12
 800e266:	438a      	bics	r2, r1
 800e268:	1c11      	adds	r1, r2, #0
 800e26a:	1c02      	adds	r2, r0, #0
 800e26c:	430a      	orrs	r2, r1
 800e26e:	709a      	strb	r2, [r3, #2]
  }

  if ((CC1_value == LL_UCPD_SNK_CC1_VOPEN) && (CC2_value != LL_UCPD_SNK_CC2_VOPEN))
 800e270:	693b      	ldr	r3, [r7, #16]
 800e272:	2b00      	cmp	r3, #0
 800e274:	d12c      	bne.n	800e2d0 <CAD_Check_HW_SNK+0x120>
 800e276:	68fb      	ldr	r3, [r7, #12]
 800e278:	2b00      	cmp	r3, #0
 800e27a:	d029      	beq.n	800e2d0 <CAD_Check_HW_SNK+0x120>
  {
    _handle->CurrentHWcondition = HW_Attachment;
 800e27c:	697b      	ldr	r3, [r7, #20]
 800e27e:	781a      	ldrb	r2, [r3, #0]
 800e280:	211c      	movs	r1, #28
 800e282:	438a      	bics	r2, r1
 800e284:	1c11      	adds	r1, r2, #0
 800e286:	2204      	movs	r2, #4
 800e288:	430a      	orrs	r2, r1
 800e28a:	701a      	strb	r2, [r3, #0]
    _handle->cc = CC2;
 800e28c:	697b      	ldr	r3, [r7, #20]
 800e28e:	781a      	ldrb	r2, [r3, #0]
 800e290:	2103      	movs	r1, #3
 800e292:	438a      	bics	r2, r1
 800e294:	1c11      	adds	r1, r2, #0
 800e296:	2202      	movs	r2, #2
 800e298:	430a      	orrs	r2, r1
 800e29a:	701a      	strb	r2, [r3, #0]
    Ports[PortNum].params->SNKExposedRP_AtAttach = CC2_value >> UCPD_SR_TYPEC_VSTATE_CC2_Pos;;
 800e29c:	68fb      	ldr	r3, [r7, #12]
 800e29e:	0c98      	lsrs	r0, r3, #18
 800e2a0:	1dfb      	adds	r3, r7, #7
 800e2a2:	781a      	ldrb	r2, [r3, #0]
 800e2a4:	490d      	ldr	r1, [pc, #52]	@ (800e2dc <CAD_Check_HW_SNK+0x12c>)
 800e2a6:	0013      	movs	r3, r2
 800e2a8:	011b      	lsls	r3, r3, #4
 800e2aa:	1a9b      	subs	r3, r3, r2
 800e2ac:	009b      	lsls	r3, r3, #2
 800e2ae:	18cb      	adds	r3, r1, r3
 800e2b0:	3310      	adds	r3, #16
 800e2b2:	681b      	ldr	r3, [r3, #0]
 800e2b4:	1c01      	adds	r1, r0, #0
 800e2b6:	2203      	movs	r2, #3
 800e2b8:	400a      	ands	r2, r1
 800e2ba:	b2d2      	uxtb	r2, r2
 800e2bc:	2103      	movs	r1, #3
 800e2be:	400a      	ands	r2, r1
 800e2c0:	0090      	lsls	r0, r2, #2
 800e2c2:	789a      	ldrb	r2, [r3, #2]
 800e2c4:	210c      	movs	r1, #12
 800e2c6:	438a      	bics	r2, r1
 800e2c8:	1c11      	adds	r1, r2, #0
 800e2ca:	1c02      	adds	r2, r0, #0
 800e2cc:	430a      	orrs	r2, r1
 800e2ce:	709a      	strb	r2, [r3, #2]
  }
}
 800e2d0:	46c0      	nop			@ (mov r8, r8)
 800e2d2:	46bd      	mov	sp, r7
 800e2d4:	b006      	add	sp, #24
 800e2d6:	bd80      	pop	{r7, pc}
 800e2d8:	20003e50 	.word	0x20003e50
 800e2dc:	20003e84 	.word	0x20003e84

0800e2e0 <CAD_Check_HW_SRC>:
#endif /* _DRP || _SNK */

#if defined(_DRP) || defined(_SRC)
void CAD_Check_HW_SRC(uint8_t PortNum)
{
 800e2e0:	b5b0      	push	{r4, r5, r7, lr}
 800e2e2:	b094      	sub	sp, #80	@ 0x50
 800e2e4:	af00      	add	r7, sp, #0
 800e2e6:	0002      	movs	r2, r0
 800e2e8:	1dfb      	adds	r3, r7, #7
 800e2ea:	701a      	strb	r2, [r3, #0]
#if !defined(_RTOS)
  uint32_t CC1_value_temp;
  uint32_t CC2_value_temp;
#endif /* !_RTOS */
  CAD_HW_HandleTypeDef *_handle = &CAD_HW_Handles[PortNum];
 800e2ec:	1dfb      	adds	r3, r7, #7
 800e2ee:	781b      	ldrb	r3, [r3, #0]
 800e2f0:	011a      	lsls	r2, r3, #4
 800e2f2:	4b45      	ldr	r3, [pc, #276]	@ (800e408 <CAD_Check_HW_SRC+0x128>)
 800e2f4:	18d3      	adds	r3, r2, r3
 800e2f6:	64fb      	str	r3, [r7, #76]	@ 0x4c
  -----------------------------------------------------------------------------
  | 1: Sink   |                   |             |xx vRa|vRdUSB| vRd1.5 |vRd3.0|
  -----------------------------------------------------------------------------
  */

  CC1_value = (Ports[PortNum].husbpd->SR & UCPD_SR_TYPEC_VSTATE_CC1) >> UCPD_SR_TYPEC_VSTATE_CC1_Pos;
 800e2f8:	1dfb      	adds	r3, r7, #7
 800e2fa:	781a      	ldrb	r2, [r3, #0]
 800e2fc:	4943      	ldr	r1, [pc, #268]	@ (800e40c <CAD_Check_HW_SRC+0x12c>)
 800e2fe:	0013      	movs	r3, r2
 800e300:	011b      	lsls	r3, r3, #4
 800e302:	1a9b      	subs	r3, r3, r2
 800e304:	009b      	lsls	r3, r3, #2
 800e306:	585b      	ldr	r3, [r3, r1]
 800e308:	695b      	ldr	r3, [r3, #20]
 800e30a:	0c1b      	lsrs	r3, r3, #16
 800e30c:	2203      	movs	r2, #3
 800e30e:	4013      	ands	r3, r2
 800e310:	64bb      	str	r3, [r7, #72]	@ 0x48
  CC2_value = (Ports[PortNum].husbpd->SR & UCPD_SR_TYPEC_VSTATE_CC2) >> UCPD_SR_TYPEC_VSTATE_CC2_Pos;
 800e312:	1dfb      	adds	r3, r7, #7
 800e314:	781a      	ldrb	r2, [r3, #0]
 800e316:	493d      	ldr	r1, [pc, #244]	@ (800e40c <CAD_Check_HW_SRC+0x12c>)
 800e318:	0013      	movs	r3, r2
 800e31a:	011b      	lsls	r3, r3, #4
 800e31c:	1a9b      	subs	r3, r3, r2
 800e31e:	009b      	lsls	r3, r3, #2
 800e320:	585b      	ldr	r3, [r3, r1]
 800e322:	695b      	ldr	r3, [r3, #20]
 800e324:	0c9b      	lsrs	r3, r3, #18
 800e326:	2203      	movs	r2, #3
 800e328:	4013      	ands	r3, r2
 800e32a:	647b      	str	r3, [r7, #68]	@ 0x44

#if !defined(_RTOS)
  /* Workaround linked to issue with Ellisys test TD.PC.E5
  - it seems that in NRTOS version, we detect a glitch during DRP transition SNK to SRC */
  CC1_value_temp = (Ports[PortNum].husbpd->SR & UCPD_SR_TYPEC_VSTATE_CC1) >> UCPD_SR_TYPEC_VSTATE_CC1_Pos;
 800e32c:	1dfb      	adds	r3, r7, #7
 800e32e:	781a      	ldrb	r2, [r3, #0]
 800e330:	4936      	ldr	r1, [pc, #216]	@ (800e40c <CAD_Check_HW_SRC+0x12c>)
 800e332:	0013      	movs	r3, r2
 800e334:	011b      	lsls	r3, r3, #4
 800e336:	1a9b      	subs	r3, r3, r2
 800e338:	009b      	lsls	r3, r3, #2
 800e33a:	585b      	ldr	r3, [r3, r1]
 800e33c:	695b      	ldr	r3, [r3, #20]
 800e33e:	0c1b      	lsrs	r3, r3, #16
 800e340:	2203      	movs	r2, #3
 800e342:	4013      	ands	r3, r2
 800e344:	643b      	str	r3, [r7, #64]	@ 0x40
  CC2_value_temp = (Ports[PortNum].husbpd->SR & UCPD_SR_TYPEC_VSTATE_CC2) >> UCPD_SR_TYPEC_VSTATE_CC2_Pos;
 800e346:	1dfb      	adds	r3, r7, #7
 800e348:	781a      	ldrb	r2, [r3, #0]
 800e34a:	4930      	ldr	r1, [pc, #192]	@ (800e40c <CAD_Check_HW_SRC+0x12c>)
 800e34c:	0013      	movs	r3, r2
 800e34e:	011b      	lsls	r3, r3, #4
 800e350:	1a9b      	subs	r3, r3, r2
 800e352:	009b      	lsls	r3, r3, #2
 800e354:	585b      	ldr	r3, [r3, r1]
 800e356:	695b      	ldr	r3, [r3, #20]
 800e358:	0c9b      	lsrs	r3, r3, #18
 800e35a:	2203      	movs	r2, #3
 800e35c:	4013      	ands	r3, r2
 800e35e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if ((CC1_value_temp != CC1_value) || (CC2_value_temp != CC2_value))
 800e360:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800e362:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800e364:	429a      	cmp	r2, r3
 800e366:	d14b      	bne.n	800e400 <CAD_Check_HW_SRC+0x120>
 800e368:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800e36a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800e36c:	429a      	cmp	r2, r3
 800e36e:	d147      	bne.n	800e400 <CAD_Check_HW_SRC+0x120>
  {
    return;
  }
#endif /* !_RTOS */

  const CCxPin_TypeDef table_cc[] =
 800e370:	2518      	movs	r5, #24
 800e372:	197b      	adds	r3, r7, r5
 800e374:	4a26      	ldr	r2, [pc, #152]	@ (800e410 <CAD_Check_HW_SRC+0x130>)
 800e376:	ca13      	ldmia	r2!, {r0, r1, r4}
 800e378:	c313      	stmia	r3!, {r0, r1, r4}
 800e37a:	ca13      	ldmia	r2!, {r0, r1, r4}
 800e37c:	c313      	stmia	r3!, {r0, r1, r4}
 800e37e:	ca13      	ldmia	r2!, {r0, r1, r4}
 800e380:	c313      	stmia	r3!, {r0, r1, r4}
    CCNONE,  CC2,       CC2,
    CC1,     CCNONE,   CC1,
    CC1,     CC2,       CCNONE
  };

  const CAD_HW_Condition_TypeDef table_CurrentHWcondition[] =
 800e382:	240c      	movs	r4, #12
 800e384:	193b      	adds	r3, r7, r4
 800e386:	4a23      	ldr	r2, [pc, #140]	@ (800e414 <CAD_Check_HW_SRC+0x134>)
 800e388:	ca03      	ldmia	r2!, {r0, r1}
 800e38a:	c303      	stmia	r3!, {r0, r1}
 800e38c:	7812      	ldrb	r2, [r2, #0]
 800e38e:	701a      	strb	r2, [r3, #0]
    HW_AudioAdapter_Attachment,  HW_PwrCable_Sink_Attachment, HW_PwrCable_NoSink_Attachment,
    HW_PwrCable_Sink_Attachment,         HW_Debug_Attachment,                 HW_Attachment,
    HW_PwrCable_NoSink_Attachment,             HW_Attachment,                 HW_Detachment
  };

  if (CC1_value * 3 + CC2_value < 9)
 800e390:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800e392:	0013      	movs	r3, r2
 800e394:	005b      	lsls	r3, r3, #1
 800e396:	189a      	adds	r2, r3, r2
 800e398:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800e39a:	18d3      	adds	r3, r2, r3
 800e39c:	2b08      	cmp	r3, #8
 800e39e:	d830      	bhi.n	800e402 <CAD_Check_HW_SRC+0x122>
  {
    _handle->cc  = table_cc[CC1_value * 3 + CC2_value];
 800e3a0:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800e3a2:	0013      	movs	r3, r2
 800e3a4:	005b      	lsls	r3, r3, #1
 800e3a6:	189a      	adds	r2, r3, r2
 800e3a8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800e3aa:	18d2      	adds	r2, r2, r3
 800e3ac:	197b      	adds	r3, r7, r5
 800e3ae:	0092      	lsls	r2, r2, #2
 800e3b0:	58d3      	ldr	r3, [r2, r3]
 800e3b2:	1c1a      	adds	r2, r3, #0
 800e3b4:	2303      	movs	r3, #3
 800e3b6:	4013      	ands	r3, r2
 800e3b8:	b2da      	uxtb	r2, r3
 800e3ba:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800e3bc:	2103      	movs	r1, #3
 800e3be:	400a      	ands	r2, r1
 800e3c0:	0010      	movs	r0, r2
 800e3c2:	781a      	ldrb	r2, [r3, #0]
 800e3c4:	2103      	movs	r1, #3
 800e3c6:	438a      	bics	r2, r1
 800e3c8:	1c11      	adds	r1, r2, #0
 800e3ca:	1c02      	adds	r2, r0, #0
 800e3cc:	430a      	orrs	r2, r1
 800e3ce:	701a      	strb	r2, [r3, #0]
    _handle->CurrentHWcondition     = table_CurrentHWcondition[CC1_value * 3 + CC2_value];
 800e3d0:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800e3d2:	0013      	movs	r3, r2
 800e3d4:	005b      	lsls	r3, r3, #1
 800e3d6:	189a      	adds	r2, r3, r2
 800e3d8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800e3da:	18d3      	adds	r3, r2, r3
 800e3dc:	193a      	adds	r2, r7, r4
 800e3de:	5cd3      	ldrb	r3, [r2, r3]
 800e3e0:	1c1a      	adds	r2, r3, #0
 800e3e2:	2307      	movs	r3, #7
 800e3e4:	4013      	ands	r3, r2
 800e3e6:	b2da      	uxtb	r2, r3
 800e3e8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800e3ea:	2107      	movs	r1, #7
 800e3ec:	400a      	ands	r2, r1
 800e3ee:	0090      	lsls	r0, r2, #2
 800e3f0:	781a      	ldrb	r2, [r3, #0]
 800e3f2:	211c      	movs	r1, #28
 800e3f4:	438a      	bics	r2, r1
 800e3f6:	1c11      	adds	r1, r2, #0
 800e3f8:	1c02      	adds	r2, r0, #0
 800e3fa:	430a      	orrs	r2, r1
 800e3fc:	701a      	strb	r2, [r3, #0]
 800e3fe:	e000      	b.n	800e402 <CAD_Check_HW_SRC+0x122>
    return;
 800e400:	46c0      	nop			@ (mov r8, r8)
  }
}
 800e402:	46bd      	mov	sp, r7
 800e404:	b014      	add	sp, #80	@ 0x50
 800e406:	bdb0      	pop	{r4, r5, r7, pc}
 800e408:	20003e50 	.word	0x20003e50
 800e40c:	20003e84 	.word	0x20003e84
 800e410:	08016858 	.word	0x08016858
 800e414:	0801687c 	.word	0x0801687c

0800e418 <ManageStateDetached_SNK>:
#endif /* _DRP || _SRC */

#if defined(_DRP) || defined(_SNK)
static uint32_t ManageStateDetached_SNK(uint8_t PortNum)
{
 800e418:	b580      	push	{r7, lr}
 800e41a:	b084      	sub	sp, #16
 800e41c:	af00      	add	r7, sp, #0
 800e41e:	0002      	movs	r2, r0
 800e420:	1dfb      	adds	r3, r7, #7
 800e422:	701a      	strb	r2, [r3, #0]
  CAD_HW_HandleTypeDef *_handle = &CAD_HW_Handles[PortNum];
 800e424:	1dfb      	adds	r3, r7, #7
 800e426:	781b      	ldrb	r3, [r3, #0]
 800e428:	011a      	lsls	r2, r3, #4
 800e42a:	4b22      	ldr	r3, [pc, #136]	@ (800e4b4 <ManageStateDetached_SNK+0x9c>)
 800e42c:	18d3      	adds	r3, r2, r3
 800e42e:	60bb      	str	r3, [r7, #8]
  uint32_t _timing = CAD_DEFAULT_TIME;
 800e430:	2302      	movs	r3, #2
 800e432:	60fb      	str	r3, [r7, #12]

  CAD_Check_HW_SNK(PortNum);
 800e434:	1dfb      	adds	r3, r7, #7
 800e436:	781b      	ldrb	r3, [r3, #0]
 800e438:	0018      	movs	r0, r3
 800e43a:	f7ff feb9 	bl	800e1b0 <CAD_Check_HW_SNK>
  /* Change the status on the basis of the HW event given by CAD_Check_HW() */
  if (_handle->CurrentHWcondition == HW_Detachment)
 800e43e:	68bb      	ldr	r3, [r7, #8]
 800e440:	781b      	ldrb	r3, [r3, #0]
 800e442:	221c      	movs	r2, #28
 800e444:	4013      	ands	r3, r2
 800e446:	b2db      	uxtb	r3, r3
 800e448:	2b00      	cmp	r3, #0
 800e44a:	d103      	bne.n	800e454 <ManageStateDetached_SNK+0x3c>
    /* value returned by a SRC or a SINK */
    _timing = CAD_DETACH_POLLING; /* 100ms in the sink cases */
#elif defined(USBPDM1_VCC_FEATURE_ENABLED)
    _timing = CAD_DEFAULT_TIME;
#else
    _timing = CAD_INFINITE_TIME;
 800e44c:	2301      	movs	r3, #1
 800e44e:	425b      	negs	r3, r3
 800e450:	60fb      	str	r3, [r7, #12]
 800e452:	e029      	b.n	800e4a8 <ManageStateDetached_SNK+0x90>
#endif /* _ACCESSORY_SNK */
  }
  else
  {
    /* Get the time of this event */
    _handle->CAD_tDebounce_start = HAL_GetTick();
 800e454:	f7f9 f9f6 	bl	8007844 <HAL_GetTick>
 800e458:	0002      	movs	r2, r0
 800e45a:	68bb      	ldr	r3, [r7, #8]
 800e45c:	609a      	str	r2, [r3, #8]
    _handle->cstate = USBPD_CAD_STATE_ATTACHED_WAIT;
 800e45e:	68bb      	ldr	r3, [r7, #8]
 800e460:	785a      	ldrb	r2, [r3, #1]
 800e462:	213e      	movs	r1, #62	@ 0x3e
 800e464:	438a      	bics	r2, r1
 800e466:	1c11      	adds	r1, r2, #0
 800e468:	2204      	movs	r2, #4
 800e46a:	430a      	orrs	r2, r1
 800e46c:	705a      	strb	r2, [r3, #1]

    /* Temporary patch for test TD.PD 4.5.2 + rework for Patch TP.PD.C.E5 */
    HAL_Delay(1);
 800e46e:	2001      	movs	r0, #1
 800e470:	f7f9 f9f2 	bl	8007858 <HAL_Delay>
    CAD_Check_HW_SNK(PortNum);
 800e474:	1dfb      	adds	r3, r7, #7
 800e476:	781b      	ldrb	r3, [r3, #0]
 800e478:	0018      	movs	r0, r3
 800e47a:	f7ff fe99 	bl	800e1b0 <CAD_Check_HW_SNK>

    if (_handle->CurrentHWcondition == HW_Detachment)
 800e47e:	68bb      	ldr	r3, [r7, #8]
 800e480:	781b      	ldrb	r3, [r3, #0]
 800e482:	221c      	movs	r2, #28
 800e484:	4013      	ands	r3, r2
 800e486:	b2db      	uxtb	r3, r3
 800e488:	2b00      	cmp	r3, #0
 800e48a:	d108      	bne.n	800e49e <ManageStateDetached_SNK+0x86>
    {
      _handle->cstate = USBPD_CAD_STATE_DETACHED;
 800e48c:	68bb      	ldr	r3, [r7, #8]
 800e48e:	785a      	ldrb	r2, [r3, #1]
 800e490:	213e      	movs	r1, #62	@ 0x3e
 800e492:	438a      	bics	r2, r1
 800e494:	1c11      	adds	r1, r2, #0
 800e496:	2202      	movs	r2, #2
 800e498:	430a      	orrs	r2, r1
 800e49a:	705a      	strb	r2, [r3, #1]
 800e49c:	e004      	b.n	800e4a8 <ManageStateDetached_SNK+0x90>
    }
    else
    {
      BSP_USBPD_PWR_VBUSInit(PortNum);
 800e49e:	1dfb      	adds	r3, r7, #7
 800e4a0:	781b      	ldrb	r3, [r3, #0]
 800e4a2:	0018      	movs	r0, r3
 800e4a4:	f008 f848 	bl	8016538 <BSP_USBPD_PWR_VBUSInit>
    }
  }
  return _timing;
 800e4a8:	68fb      	ldr	r3, [r7, #12]
}
 800e4aa:	0018      	movs	r0, r3
 800e4ac:	46bd      	mov	sp, r7
 800e4ae:	b004      	add	sp, #16
 800e4b0:	bd80      	pop	{r7, pc}
 800e4b2:	46c0      	nop			@ (mov r8, r8)
 800e4b4:	20003e50 	.word	0x20003e50

0800e4b8 <ManageStateDetached_SRC>:
#endif /* _DRP || _SNK */

#if defined(_SRC) || defined(_DRP)
static uint32_t ManageStateDetached_SRC(uint8_t PortNum)
{
 800e4b8:	b580      	push	{r7, lr}
 800e4ba:	b084      	sub	sp, #16
 800e4bc:	af00      	add	r7, sp, #0
 800e4be:	0002      	movs	r2, r0
 800e4c0:	1dfb      	adds	r3, r7, #7
 800e4c2:	701a      	strb	r2, [r3, #0]
  CAD_HW_HandleTypeDef *_handle = &CAD_HW_Handles[PortNum];
 800e4c4:	1dfb      	adds	r3, r7, #7
 800e4c6:	781b      	ldrb	r3, [r3, #0]
 800e4c8:	011a      	lsls	r2, r3, #4
 800e4ca:	4b28      	ldr	r3, [pc, #160]	@ (800e56c <ManageStateDetached_SRC+0xb4>)
 800e4cc:	18d3      	adds	r3, r2, r3
 800e4ce:	60bb      	str	r3, [r7, #8]
  uint32_t _timing = CAD_DEFAULT_TIME;
 800e4d0:	2302      	movs	r3, #2
 800e4d2:	60fb      	str	r3, [r7, #12]

  if (_handle->CAD_ResistorUpdateflag == USBPD_TRUE)
 800e4d4:	68bb      	ldr	r3, [r7, #8]
 800e4d6:	785b      	ldrb	r3, [r3, #1]
 800e4d8:	2201      	movs	r2, #1
 800e4da:	4013      	ands	r3, r2
 800e4dc:	b2db      	uxtb	r3, r3
 800e4de:	2b00      	cmp	r3, #0
 800e4e0:	d00c      	beq.n	800e4fc <ManageStateDetached_SRC+0x44>
  {
    /* update the resistor value */
    USBPDM1_AssertRp(PortNum);
 800e4e2:	1dfb      	adds	r3, r7, #7
 800e4e4:	781b      	ldrb	r3, [r3, #0]
 800e4e6:	0018      	movs	r0, r3
 800e4e8:	f001 fe2a 	bl	8010140 <USBPDM1_AssertRp>
    _handle->CAD_ResistorUpdateflag = USBPD_FALSE;
 800e4ec:	68bb      	ldr	r3, [r7, #8]
 800e4ee:	785a      	ldrb	r2, [r3, #1]
 800e4f0:	2101      	movs	r1, #1
 800e4f2:	438a      	bics	r2, r1
 800e4f4:	705a      	strb	r2, [r3, #1]

    /* let time to internal state machine update */
    HAL_Delay(1);
 800e4f6:	2001      	movs	r0, #1
 800e4f8:	f7f9 f9ae 	bl	8007858 <HAL_Delay>
  }

  CAD_Check_HW_SRC(PortNum);
 800e4fc:	1dfb      	adds	r3, r7, #7
 800e4fe:	781b      	ldrb	r3, [r3, #0]
 800e500:	0018      	movs	r0, r3
 800e502:	f7ff feed 	bl	800e2e0 <CAD_Check_HW_SRC>
  /* Change the status on the basis of the HW event given by CAD_Check_HW() */
  if (_handle->CurrentHWcondition == HW_Detachment)
 800e506:	68bb      	ldr	r3, [r7, #8]
 800e508:	781b      	ldrb	r3, [r3, #0]
 800e50a:	221c      	movs	r2, #28
 800e50c:	4013      	ands	r3, r2
 800e50e:	b2db      	uxtb	r3, r3
 800e510:	2b00      	cmp	r3, #0
 800e512:	d103      	bne.n	800e51c <ManageStateDetached_SRC+0x64>
  {
#ifdef _LOW_POWER
    /* value returned for a SRC */
    _timing = CAD_DETACH_POLLING;
#else
    _timing = CAD_INFINITE_TIME;
 800e514:	2301      	movs	r3, #1
 800e516:	425b      	negs	r3, r3
 800e518:	60fb      	str	r3, [r7, #12]
 800e51a:	e021      	b.n	800e560 <ManageStateDetached_SRC+0xa8>
#endif /* _LOW_POWER */
  }
  else
  {
    if (_handle->CurrentHWcondition == HW_PwrCable_NoSink_Attachment)
 800e51c:	68bb      	ldr	r3, [r7, #8]
 800e51e:	781b      	ldrb	r3, [r3, #0]
 800e520:	221c      	movs	r2, #28
 800e522:	4013      	ands	r3, r2
 800e524:	b2db      	uxtb	r3, r3
 800e526:	2b08      	cmp	r3, #8
 800e528:	d108      	bne.n	800e53c <ManageStateDetached_SRC+0x84>
    {
      _handle->cstate = USBPD_CAD_STATE_EMC;
 800e52a:	68bb      	ldr	r3, [r7, #8]
 800e52c:	785a      	ldrb	r2, [r3, #1]
 800e52e:	213e      	movs	r1, #62	@ 0x3e
 800e530:	438a      	bics	r2, r1
 800e532:	1c11      	adds	r1, r2, #0
 800e534:	2208      	movs	r2, #8
 800e536:	430a      	orrs	r2, r1
 800e538:	705a      	strb	r2, [r3, #1]
 800e53a:	e011      	b.n	800e560 <ManageStateDetached_SRC+0xa8>
    }
    else
    {
      /* Get the time of this event */
      _handle->CAD_tDebounce_start = HAL_GetTick();
 800e53c:	f7f9 f982 	bl	8007844 <HAL_GetTick>
 800e540:	0002      	movs	r2, r0
 800e542:	68bb      	ldr	r3, [r7, #8]
 800e544:	609a      	str	r2, [r3, #8]
      _handle->cstate = USBPD_CAD_STATE_ATTACHED_WAIT;
 800e546:	68bb      	ldr	r3, [r7, #8]
 800e548:	785a      	ldrb	r2, [r3, #1]
 800e54a:	213e      	movs	r1, #62	@ 0x3e
 800e54c:	438a      	bics	r2, r1
 800e54e:	1c11      	adds	r1, r2, #0
 800e550:	2204      	movs	r2, #4
 800e552:	430a      	orrs	r2, r1
 800e554:	705a      	strb	r2, [r3, #1]

      BSP_USBPD_PWR_VBUSInit(PortNum);
 800e556:	1dfb      	adds	r3, r7, #7
 800e558:	781b      	ldrb	r3, [r3, #0]
 800e55a:	0018      	movs	r0, r3
 800e55c:	f007 ffec 	bl	8016538 <BSP_USBPD_PWR_VBUSInit>
    }
  }
  return _timing;
 800e560:	68fb      	ldr	r3, [r7, #12]
}
 800e562:	0018      	movs	r0, r3
 800e564:	46bd      	mov	sp, r7
 800e566:	b004      	add	sp, #16
 800e568:	bd80      	pop	{r7, pc}
 800e56a:	46c0      	nop			@ (mov r8, r8)
 800e56c:	20003e50 	.word	0x20003e50

0800e570 <ManageStateDetached_DRP>:
#endif /* _SRC || _DRP */

#if defined(_DRP)
static uint32_t ManageStateDetached_DRP(uint8_t PortNum)
{
 800e570:	b580      	push	{r7, lr}
 800e572:	b084      	sub	sp, #16
 800e574:	af00      	add	r7, sp, #0
 800e576:	0002      	movs	r2, r0
 800e578:	1dfb      	adds	r3, r7, #7
 800e57a:	701a      	strb	r2, [r3, #0]
  CAD_HW_HandleTypeDef *_handle = &CAD_HW_Handles[PortNum];
 800e57c:	1dfb      	adds	r3, r7, #7
 800e57e:	781b      	ldrb	r3, [r3, #0]
 800e580:	011a      	lsls	r2, r3, #4
 800e582:	4b68      	ldr	r3, [pc, #416]	@ (800e724 <ManageStateDetached_DRP+0x1b4>)
 800e584:	18d3      	adds	r3, r2, r3
 800e586:	60bb      	str	r3, [r7, #8]
  uint32_t _timing = CAD_DEFAULT_TIME;
 800e588:	2302      	movs	r3, #2
 800e58a:	60fb      	str	r3, [r7, #12]

  if (USBPD_PORTPOWERROLE_SRC == Ports[PortNum].params->PE_PowerRole)
 800e58c:	1dfb      	adds	r3, r7, #7
 800e58e:	781a      	ldrb	r2, [r3, #0]
 800e590:	4965      	ldr	r1, [pc, #404]	@ (800e728 <ManageStateDetached_DRP+0x1b8>)
 800e592:	0013      	movs	r3, r2
 800e594:	011b      	lsls	r3, r3, #4
 800e596:	1a9b      	subs	r3, r3, r2
 800e598:	009b      	lsls	r3, r3, #2
 800e59a:	18cb      	adds	r3, r1, r3
 800e59c:	3310      	adds	r3, #16
 800e59e:	681b      	ldr	r3, [r3, #0]
 800e5a0:	781b      	ldrb	r3, [r3, #0]
 800e5a2:	2204      	movs	r2, #4
 800e5a4:	4013      	ands	r3, r2
 800e5a6:	b2db      	uxtb	r3, r3
 800e5a8:	2b00      	cmp	r3, #0
 800e5aa:	d005      	beq.n	800e5b8 <ManageStateDetached_DRP+0x48>
  {
    ManageStateDetached_SRC(PortNum);
 800e5ac:	1dfb      	adds	r3, r7, #7
 800e5ae:	781b      	ldrb	r3, [r3, #0]
 800e5b0:	0018      	movs	r0, r3
 800e5b2:	f7ff ff81 	bl	800e4b8 <ManageStateDetached_SRC>
 800e5b6:	e004      	b.n	800e5c2 <ManageStateDetached_DRP+0x52>
  }
  else
  {
    ManageStateDetached_SNK(PortNum);
 800e5b8:	1dfb      	adds	r3, r7, #7
 800e5ba:	781b      	ldrb	r3, [r3, #0]
 800e5bc:	0018      	movs	r0, r3
 800e5be:	f7ff ff2b 	bl	800e418 <ManageStateDetached_SNK>
  }

  /* Manage the toggle */
  if (_handle->CurrentHWcondition == HW_Detachment)
 800e5c2:	68bb      	ldr	r3, [r7, #8]
 800e5c4:	781b      	ldrb	r3, [r3, #0]
 800e5c6:	221c      	movs	r2, #28
 800e5c8:	4013      	ands	r3, r2
 800e5ca:	b2db      	uxtb	r3, r3
 800e5cc:	2b00      	cmp	r3, #0
 800e5ce:	d000      	beq.n	800e5d2 <ManageStateDetached_DRP+0x62>
 800e5d0:	e0a3      	b.n	800e71a <ManageStateDetached_DRP+0x1aa>
  {
    switch (Ports[PortNum].params->PE_PowerRole)
 800e5d2:	1dfb      	adds	r3, r7, #7
 800e5d4:	781a      	ldrb	r2, [r3, #0]
 800e5d6:	4954      	ldr	r1, [pc, #336]	@ (800e728 <ManageStateDetached_DRP+0x1b8>)
 800e5d8:	0013      	movs	r3, r2
 800e5da:	011b      	lsls	r3, r3, #4
 800e5dc:	1a9b      	subs	r3, r3, r2
 800e5de:	009b      	lsls	r3, r3, #2
 800e5e0:	18cb      	adds	r3, r1, r3
 800e5e2:	3310      	adds	r3, #16
 800e5e4:	681b      	ldr	r3, [r3, #0]
 800e5e6:	781b      	ldrb	r3, [r3, #0]
 800e5e8:	075b      	lsls	r3, r3, #29
 800e5ea:	0fdb      	lsrs	r3, r3, #31
 800e5ec:	b2db      	uxtb	r3, r3
 800e5ee:	2b00      	cmp	r3, #0
 800e5f0:	d048      	beq.n	800e684 <ManageStateDetached_DRP+0x114>
 800e5f2:	2b01      	cmp	r3, #1
 800e5f4:	d000      	beq.n	800e5f8 <ManageStateDetached_DRP+0x88>
 800e5f6:	e08b      	b.n	800e710 <ManageStateDetached_DRP+0x1a0>
    {
      case USBPD_PORTPOWERROLE_SRC :
        if ((HAL_GetTick() - _handle->CAD_tToggle_start) > Ports[PortNum].settings->CAD_SRCToggleTime)
 800e5f8:	f7f9 f924 	bl	8007844 <HAL_GetTick>
 800e5fc:	0002      	movs	r2, r0
 800e5fe:	68bb      	ldr	r3, [r7, #8]
 800e600:	685b      	ldr	r3, [r3, #4]
 800e602:	1ad1      	subs	r1, r2, r3
 800e604:	1dfb      	adds	r3, r7, #7
 800e606:	781a      	ldrb	r2, [r3, #0]
 800e608:	4847      	ldr	r0, [pc, #284]	@ (800e728 <ManageStateDetached_DRP+0x1b8>)
 800e60a:	0013      	movs	r3, r2
 800e60c:	011b      	lsls	r3, r3, #4
 800e60e:	1a9b      	subs	r3, r3, r2
 800e610:	009b      	lsls	r3, r3, #2
 800e612:	18c3      	adds	r3, r0, r3
 800e614:	330c      	adds	r3, #12
 800e616:	681b      	ldr	r3, [r3, #0]
 800e618:	79db      	ldrb	r3, [r3, #7]
 800e61a:	4299      	cmp	r1, r3
 800e61c:	d97a      	bls.n	800e714 <ManageStateDetached_DRP+0x1a4>
        {
          _handle->CAD_tToggle_start = HAL_GetTick();
 800e61e:	f7f9 f911 	bl	8007844 <HAL_GetTick>
 800e622:	0002      	movs	r2, r0
 800e624:	68bb      	ldr	r3, [r7, #8]
 800e626:	605a      	str	r2, [r3, #4]
          Ports[PortNum].params->PE_PowerRole = USBPD_PORTPOWERROLE_SNK;
 800e628:	1dfb      	adds	r3, r7, #7
 800e62a:	781a      	ldrb	r2, [r3, #0]
 800e62c:	493e      	ldr	r1, [pc, #248]	@ (800e728 <ManageStateDetached_DRP+0x1b8>)
 800e62e:	0013      	movs	r3, r2
 800e630:	011b      	lsls	r3, r3, #4
 800e632:	1a9b      	subs	r3, r3, r2
 800e634:	009b      	lsls	r3, r3, #2
 800e636:	18cb      	adds	r3, r1, r3
 800e638:	3310      	adds	r3, #16
 800e63a:	681b      	ldr	r3, [r3, #0]
 800e63c:	781a      	ldrb	r2, [r3, #0]
 800e63e:	2104      	movs	r1, #4
 800e640:	438a      	bics	r2, r1
 800e642:	701a      	strb	r2, [r3, #0]
          Ports[PortNum].params->PE_DataRole = USBPD_PORTDATAROLE_UFP;
 800e644:	1dfb      	adds	r3, r7, #7
 800e646:	781a      	ldrb	r2, [r3, #0]
 800e648:	4937      	ldr	r1, [pc, #220]	@ (800e728 <ManageStateDetached_DRP+0x1b8>)
 800e64a:	0013      	movs	r3, r2
 800e64c:	011b      	lsls	r3, r3, #4
 800e64e:	1a9b      	subs	r3, r3, r2
 800e650:	009b      	lsls	r3, r3, #2
 800e652:	18cb      	adds	r3, r1, r3
 800e654:	3310      	adds	r3, #16
 800e656:	681b      	ldr	r3, [r3, #0]
 800e658:	781a      	ldrb	r2, [r3, #0]
 800e65a:	2108      	movs	r1, #8
 800e65c:	438a      	bics	r2, r1
 800e65e:	701a      	strb	r2, [r3, #0]
          _timing = Ports[PortNum].settings->CAD_SNKToggleTime;
 800e660:	1dfb      	adds	r3, r7, #7
 800e662:	781a      	ldrb	r2, [r3, #0]
 800e664:	4930      	ldr	r1, [pc, #192]	@ (800e728 <ManageStateDetached_DRP+0x1b8>)
 800e666:	0013      	movs	r3, r2
 800e668:	011b      	lsls	r3, r3, #4
 800e66a:	1a9b      	subs	r3, r3, r2
 800e66c:	009b      	lsls	r3, r3, #2
 800e66e:	18cb      	adds	r3, r1, r3
 800e670:	330c      	adds	r3, #12
 800e672:	681b      	ldr	r3, [r3, #0]
 800e674:	799b      	ldrb	r3, [r3, #6]
 800e676:	60fb      	str	r3, [r7, #12]
          USBPDM1_AssertRd(PortNum);
 800e678:	1dfb      	adds	r3, r7, #7
 800e67a:	781b      	ldrb	r3, [r3, #0]
 800e67c:	0018      	movs	r0, r3
 800e67e:	f001 fe21 	bl	80102c4 <USBPDM1_AssertRd>
        }
        break;
 800e682:	e047      	b.n	800e714 <ManageStateDetached_DRP+0x1a4>
      case USBPD_PORTPOWERROLE_SNK :
        if ((HAL_GetTick() - _handle->CAD_tToggle_start) > Ports[PortNum].settings->CAD_SNKToggleTime)
 800e684:	f7f9 f8de 	bl	8007844 <HAL_GetTick>
 800e688:	0002      	movs	r2, r0
 800e68a:	68bb      	ldr	r3, [r7, #8]
 800e68c:	685b      	ldr	r3, [r3, #4]
 800e68e:	1ad1      	subs	r1, r2, r3
 800e690:	1dfb      	adds	r3, r7, #7
 800e692:	781a      	ldrb	r2, [r3, #0]
 800e694:	4824      	ldr	r0, [pc, #144]	@ (800e728 <ManageStateDetached_DRP+0x1b8>)
 800e696:	0013      	movs	r3, r2
 800e698:	011b      	lsls	r3, r3, #4
 800e69a:	1a9b      	subs	r3, r3, r2
 800e69c:	009b      	lsls	r3, r3, #2
 800e69e:	18c3      	adds	r3, r0, r3
 800e6a0:	330c      	adds	r3, #12
 800e6a2:	681b      	ldr	r3, [r3, #0]
 800e6a4:	799b      	ldrb	r3, [r3, #6]
 800e6a6:	4299      	cmp	r1, r3
 800e6a8:	d936      	bls.n	800e718 <ManageStateDetached_DRP+0x1a8>
        {
          _handle->CAD_tToggle_start = HAL_GetTick();
 800e6aa:	f7f9 f8cb 	bl	8007844 <HAL_GetTick>
 800e6ae:	0002      	movs	r2, r0
 800e6b0:	68bb      	ldr	r3, [r7, #8]
 800e6b2:	605a      	str	r2, [r3, #4]
          Ports[PortNum].params->PE_PowerRole = USBPD_PORTPOWERROLE_SRC;
 800e6b4:	1dfb      	adds	r3, r7, #7
 800e6b6:	781a      	ldrb	r2, [r3, #0]
 800e6b8:	491b      	ldr	r1, [pc, #108]	@ (800e728 <ManageStateDetached_DRP+0x1b8>)
 800e6ba:	0013      	movs	r3, r2
 800e6bc:	011b      	lsls	r3, r3, #4
 800e6be:	1a9b      	subs	r3, r3, r2
 800e6c0:	009b      	lsls	r3, r3, #2
 800e6c2:	18cb      	adds	r3, r1, r3
 800e6c4:	3310      	adds	r3, #16
 800e6c6:	681b      	ldr	r3, [r3, #0]
 800e6c8:	781a      	ldrb	r2, [r3, #0]
 800e6ca:	2104      	movs	r1, #4
 800e6cc:	430a      	orrs	r2, r1
 800e6ce:	701a      	strb	r2, [r3, #0]
          Ports[PortNum].params->PE_DataRole = USBPD_PORTDATAROLE_DFP;
 800e6d0:	1dfb      	adds	r3, r7, #7
 800e6d2:	781a      	ldrb	r2, [r3, #0]
 800e6d4:	4914      	ldr	r1, [pc, #80]	@ (800e728 <ManageStateDetached_DRP+0x1b8>)
 800e6d6:	0013      	movs	r3, r2
 800e6d8:	011b      	lsls	r3, r3, #4
 800e6da:	1a9b      	subs	r3, r3, r2
 800e6dc:	009b      	lsls	r3, r3, #2
 800e6de:	18cb      	adds	r3, r1, r3
 800e6e0:	3310      	adds	r3, #16
 800e6e2:	681b      	ldr	r3, [r3, #0]
 800e6e4:	781a      	ldrb	r2, [r3, #0]
 800e6e6:	2108      	movs	r1, #8
 800e6e8:	430a      	orrs	r2, r1
 800e6ea:	701a      	strb	r2, [r3, #0]
          _timing = Ports[PortNum].settings->CAD_SRCToggleTime;
 800e6ec:	1dfb      	adds	r3, r7, #7
 800e6ee:	781a      	ldrb	r2, [r3, #0]
 800e6f0:	490d      	ldr	r1, [pc, #52]	@ (800e728 <ManageStateDetached_DRP+0x1b8>)
 800e6f2:	0013      	movs	r3, r2
 800e6f4:	011b      	lsls	r3, r3, #4
 800e6f6:	1a9b      	subs	r3, r3, r2
 800e6f8:	009b      	lsls	r3, r3, #2
 800e6fa:	18cb      	adds	r3, r1, r3
 800e6fc:	330c      	adds	r3, #12
 800e6fe:	681b      	ldr	r3, [r3, #0]
 800e700:	79db      	ldrb	r3, [r3, #7]
 800e702:	60fb      	str	r3, [r7, #12]
          USBPDM1_AssertRp(PortNum);
 800e704:	1dfb      	adds	r3, r7, #7
 800e706:	781b      	ldrb	r3, [r3, #0]
 800e708:	0018      	movs	r0, r3
 800e70a:	f001 fd19 	bl	8010140 <USBPDM1_AssertRp>
        }
        break;
 800e70e:	e003      	b.n	800e718 <ManageStateDetached_DRP+0x1a8>
      default:
        break;
 800e710:	46c0      	nop			@ (mov r8, r8)
 800e712:	e002      	b.n	800e71a <ManageStateDetached_DRP+0x1aa>
        break;
 800e714:	46c0      	nop			@ (mov r8, r8)
 800e716:	e000      	b.n	800e71a <ManageStateDetached_DRP+0x1aa>
        break;
 800e718:	46c0      	nop			@ (mov r8, r8)
    }
  }

  return _timing;
 800e71a:	68fb      	ldr	r3, [r7, #12]
}
 800e71c:	0018      	movs	r0, r3
 800e71e:	46bd      	mov	sp, r7
 800e720:	b004      	add	sp, #16
 800e722:	bd80      	pop	{r7, pc}
 800e724:	20003e50 	.word	0x20003e50
 800e728:	20003e84 	.word	0x20003e84

0800e72c <ManageStateAttachedWait_SRC>:
#endif /* _DRP */

#if defined(_DRP) || defined(_SRC)
static uint32_t ManageStateAttachedWait_SRC(uint8_t PortNum, USBPD_CAD_EVENT *pEvent, CCxPin_TypeDef *pCCXX)
{
 800e72c:	b590      	push	{r4, r7, lr}
 800e72e:	b089      	sub	sp, #36	@ 0x24
 800e730:	af00      	add	r7, sp, #0
 800e732:	60b9      	str	r1, [r7, #8]
 800e734:	607a      	str	r2, [r7, #4]
 800e736:	240f      	movs	r4, #15
 800e738:	193b      	adds	r3, r7, r4
 800e73a:	1c02      	adds	r2, r0, #0
 800e73c:	701a      	strb	r2, [r3, #0]
  CAD_HW_HandleTypeDef *_handle = &CAD_HW_Handles[PortNum];
 800e73e:	193b      	adds	r3, r7, r4
 800e740:	781b      	ldrb	r3, [r3, #0]
 800e742:	011a      	lsls	r2, r3, #4
 800e744:	4b6f      	ldr	r3, [pc, #444]	@ (800e904 <ManageStateAttachedWait_SRC+0x1d8>)
 800e746:	18d3      	adds	r3, r2, r3
 800e748:	61bb      	str	r3, [r7, #24]
  uint32_t _timing = 2;
 800e74a:	2302      	movs	r3, #2
 800e74c:	61fb      	str	r3, [r7, #28]

  /* Evaluate elapsed time in Attach_Wait state */
  uint32_t CAD_tDebounce = HAL_GetTick() - _handle->CAD_tDebounce_start;
 800e74e:	f7f9 f879 	bl	8007844 <HAL_GetTick>
 800e752:	0002      	movs	r2, r0
 800e754:	69bb      	ldr	r3, [r7, #24]
 800e756:	689b      	ldr	r3, [r3, #8]
 800e758:	1ad3      	subs	r3, r2, r3
 800e75a:	617b      	str	r3, [r7, #20]
  CAD_Check_HW_SRC(PortNum);
 800e75c:	193b      	adds	r3, r7, r4
 800e75e:	781b      	ldrb	r3, [r3, #0]
 800e760:	0018      	movs	r0, r3
 800e762:	f7ff fdbd 	bl	800e2e0 <CAD_Check_HW_SRC>

  if ((_handle->CurrentHWcondition != HW_Detachment) && (_handle->CurrentHWcondition != HW_PwrCable_NoSink_Attachment))
 800e766:	69bb      	ldr	r3, [r7, #24]
 800e768:	781b      	ldrb	r3, [r3, #0]
 800e76a:	221c      	movs	r2, #28
 800e76c:	4013      	ands	r3, r2
 800e76e:	b2db      	uxtb	r3, r3
 800e770:	2b00      	cmp	r3, #0
 800e772:	d100      	bne.n	800e776 <ManageStateAttachedWait_SRC+0x4a>
 800e774:	e094      	b.n	800e8a0 <ManageStateAttachedWait_SRC+0x174>
 800e776:	69bb      	ldr	r3, [r7, #24]
 800e778:	781b      	ldrb	r3, [r3, #0]
 800e77a:	221c      	movs	r2, #28
 800e77c:	4013      	ands	r3, r2
 800e77e:	b2db      	uxtb	r3, r3
 800e780:	2b08      	cmp	r3, #8
 800e782:	d100      	bne.n	800e786 <ManageStateAttachedWait_SRC+0x5a>
 800e784:	e08c      	b.n	800e8a0 <ManageStateAttachedWait_SRC+0x174>
  {
    if (USBPD_FALSE == USBPD_PWR_IF_GetVBUSStatus(PortNum, USBPD_PWR_BELOWVSAFE0V))
 800e786:	193b      	adds	r3, r7, r4
 800e788:	781b      	ldrb	r3, [r3, #0]
 800e78a:	2100      	movs	r1, #0
 800e78c:	0018      	movs	r0, r3
 800e78e:	f007 fd35 	bl	80161fc <USBPD_PWR_IF_GetVBUSStatus>
 800e792:	1e03      	subs	r3, r0, #0
 800e794:	d106      	bne.n	800e7a4 <ManageStateAttachedWait_SRC+0x78>
    {
      /* reset the timing because VBUS threshold not yet reach */
      _handle->CAD_tDebounce_start = HAL_GetTick();
 800e796:	f7f9 f855 	bl	8007844 <HAL_GetTick>
 800e79a:	0002      	movs	r2, r0
 800e79c:	69bb      	ldr	r3, [r7, #24]
 800e79e:	609a      	str	r2, [r3, #8]
      return CAD_TCCDEBOUCE_THRESHOLD;
 800e7a0:	2378      	movs	r3, #120	@ 0x78
 800e7a2:	e0ab      	b.n	800e8fc <ManageStateAttachedWait_SRC+0x1d0>
    }

    /* Check tCCDebounce */
    if (CAD_tDebounce > CAD_TCCDEBOUCE_THRESHOLD)
 800e7a4:	697b      	ldr	r3, [r7, #20]
 800e7a6:	2b78      	cmp	r3, #120	@ 0x78
 800e7a8:	d800      	bhi.n	800e7ac <ManageStateAttachedWait_SRC+0x80>
 800e7aa:	e073      	b.n	800e894 <ManageStateAttachedWait_SRC+0x168>
    {
      switch (_handle->CurrentHWcondition)
 800e7ac:	69bb      	ldr	r3, [r7, #24]
 800e7ae:	781b      	ldrb	r3, [r3, #0]
 800e7b0:	06db      	lsls	r3, r3, #27
 800e7b2:	0f5b      	lsrs	r3, r3, #29
 800e7b4:	b2db      	uxtb	r3, r3
 800e7b6:	2b03      	cmp	r3, #3
 800e7b8:	d026      	beq.n	800e808 <ManageStateAttachedWait_SRC+0xdc>
 800e7ba:	dc58      	bgt.n	800e86e <ManageStateAttachedWait_SRC+0x142>
 800e7bc:	2b01      	cmp	r3, #1
 800e7be:	d002      	beq.n	800e7c6 <ManageStateAttachedWait_SRC+0x9a>
 800e7c0:	2b02      	cmp	r3, #2
 800e7c2:	d03a      	beq.n	800e83a <ManageStateAttachedWait_SRC+0x10e>
 800e7c4:	e053      	b.n	800e86e <ManageStateAttachedWait_SRC+0x142>
      {
        case HW_Attachment:
          HW_SignalAttachement(PortNum, _handle->cc);
 800e7c6:	69bb      	ldr	r3, [r7, #24]
 800e7c8:	781b      	ldrb	r3, [r3, #0]
 800e7ca:	079b      	lsls	r3, r3, #30
 800e7cc:	0f9b      	lsrs	r3, r3, #30
 800e7ce:	b2db      	uxtb	r3, r3
 800e7d0:	001a      	movs	r2, r3
 800e7d2:	230f      	movs	r3, #15
 800e7d4:	18fb      	adds	r3, r7, r3
 800e7d6:	781b      	ldrb	r3, [r3, #0]
 800e7d8:	0011      	movs	r1, r2
 800e7da:	0018      	movs	r0, r3
 800e7dc:	f001 fec4 	bl	8010568 <HW_SignalAttachement>
          _handle->cstate = USBPD_CAD_STATE_ATTACHED;
 800e7e0:	69bb      	ldr	r3, [r7, #24]
 800e7e2:	785a      	ldrb	r2, [r3, #1]
 800e7e4:	213e      	movs	r1, #62	@ 0x3e
 800e7e6:	438a      	bics	r2, r1
 800e7e8:	1c11      	adds	r1, r2, #0
 800e7ea:	2206      	movs	r2, #6
 800e7ec:	430a      	orrs	r2, r1
 800e7ee:	705a      	strb	r2, [r3, #1]
          *pEvent = USBPD_CAD_EVENT_ATTACHED;
 800e7f0:	68bb      	ldr	r3, [r7, #8]
 800e7f2:	2202      	movs	r2, #2
 800e7f4:	701a      	strb	r2, [r3, #0]
          *pCCXX = _handle->cc;
 800e7f6:	69bb      	ldr	r3, [r7, #24]
 800e7f8:	781b      	ldrb	r3, [r3, #0]
 800e7fa:	079b      	lsls	r3, r3, #30
 800e7fc:	0f9b      	lsrs	r3, r3, #30
 800e7fe:	b2db      	uxtb	r3, r3
 800e800:	001a      	movs	r2, r3
 800e802:	687b      	ldr	r3, [r7, #4]
 800e804:	601a      	str	r2, [r3, #0]
          break;
 800e806:	e03b      	b.n	800e880 <ManageStateAttachedWait_SRC+0x154>

        case HW_PwrCable_Sink_Attachment:
          HW_SignalAttachement(PortNum, _handle->cc);
 800e808:	69bb      	ldr	r3, [r7, #24]
 800e80a:	781b      	ldrb	r3, [r3, #0]
 800e80c:	079b      	lsls	r3, r3, #30
 800e80e:	0f9b      	lsrs	r3, r3, #30
 800e810:	b2db      	uxtb	r3, r3
 800e812:	001a      	movs	r2, r3
 800e814:	230f      	movs	r3, #15
 800e816:	18fb      	adds	r3, r7, r3
 800e818:	781b      	ldrb	r3, [r3, #0]
 800e81a:	0011      	movs	r1, r2
 800e81c:	0018      	movs	r0, r3
 800e81e:	f001 fea3 	bl	8010568 <HW_SignalAttachement>
          _handle->cstate = USBPD_CAD_STATE_ATTEMC;
 800e822:	69bb      	ldr	r3, [r7, #24]
 800e824:	785a      	ldrb	r2, [r3, #1]
 800e826:	213e      	movs	r1, #62	@ 0x3e
 800e828:	438a      	bics	r2, r1
 800e82a:	1c11      	adds	r1, r2, #0
 800e82c:	220a      	movs	r2, #10
 800e82e:	430a      	orrs	r2, r1
 800e830:	705a      	strb	r2, [r3, #1]
          *pEvent = USBPD_CAD_EVENT_ATTEMC;
 800e832:	68bb      	ldr	r3, [r7, #8]
 800e834:	2204      	movs	r2, #4
 800e836:	701a      	strb	r2, [r3, #0]
          break;
 800e838:	e022      	b.n	800e880 <ManageStateAttachedWait_SRC+0x154>

        case HW_PwrCable_NoSink_Attachment:
          BSP_USBPD_PWR_VBUSDeInit(PortNum);
 800e83a:	230f      	movs	r3, #15
 800e83c:	18fb      	adds	r3, r7, r3
 800e83e:	781b      	ldrb	r3, [r3, #0]
 800e840:	0018      	movs	r0, r3
 800e842:	f007 fe8a 	bl	801655a <BSP_USBPD_PWR_VBUSDeInit>
          _handle->cstate = USBPD_CAD_STATE_EMC;
 800e846:	69bb      	ldr	r3, [r7, #24]
 800e848:	785a      	ldrb	r2, [r3, #1]
 800e84a:	213e      	movs	r1, #62	@ 0x3e
 800e84c:	438a      	bics	r2, r1
 800e84e:	1c11      	adds	r1, r2, #0
 800e850:	2208      	movs	r2, #8
 800e852:	430a      	orrs	r2, r1
 800e854:	705a      	strb	r2, [r3, #1]
          *pEvent = USBPD_CAD_EVENT_EMC;
 800e856:	68bb      	ldr	r3, [r7, #8]
 800e858:	2203      	movs	r2, #3
 800e85a:	701a      	strb	r2, [r3, #0]
          *pCCXX = _handle->cc;
 800e85c:	69bb      	ldr	r3, [r7, #24]
 800e85e:	781b      	ldrb	r3, [r3, #0]
 800e860:	079b      	lsls	r3, r3, #30
 800e862:	0f9b      	lsrs	r3, r3, #30
 800e864:	b2db      	uxtb	r3, r3
 800e866:	001a      	movs	r2, r3
 800e868:	687b      	ldr	r3, [r7, #4]
 800e86a:	601a      	str	r2, [r3, #0]
          break;
 800e86c:	e008      	b.n	800e880 <ManageStateAttachedWait_SRC+0x154>
#endif /* _ACCESSORY_SRC */

        case HW_Detachment:
        default:
#if !defined(_ACCESSORY_SRC)
          _handle->cstate             = USBPD_CAD_STATE_DETACH_SRC;
 800e86e:	69bb      	ldr	r3, [r7, #24]
 800e870:	785a      	ldrb	r2, [r3, #1]
 800e872:	213e      	movs	r1, #62	@ 0x3e
 800e874:	438a      	bics	r2, r1
 800e876:	1c11      	adds	r1, r2, #0
 800e878:	2216      	movs	r2, #22
 800e87a:	430a      	orrs	r2, r1
 800e87c:	705a      	strb	r2, [r3, #1]
#endif /* _ACCESSORY_SRC */
          break;
 800e87e:	46c0      	nop			@ (mov r8, r8)
      } /* end of switch */
      *pCCXX = _handle->cc;
 800e880:	69bb      	ldr	r3, [r7, #24]
 800e882:	781b      	ldrb	r3, [r3, #0]
 800e884:	079b      	lsls	r3, r3, #30
 800e886:	0f9b      	lsrs	r3, r3, #30
 800e888:	b2db      	uxtb	r3, r3
 800e88a:	001a      	movs	r2, r3
 800e88c:	687b      	ldr	r3, [r7, #4]
 800e88e:	601a      	str	r2, [r3, #0]
      _timing = 2;
 800e890:	2302      	movs	r3, #2
 800e892:	61fb      	str	r3, [r7, #28]
    }
    /* reset the flag for CAD_tDebounce */
    _handle->CAD_tDebounce_flag = USBPD_FALSE;
 800e894:	69bb      	ldr	r3, [r7, #24]
 800e896:	781a      	ldrb	r2, [r3, #0]
 800e898:	2120      	movs	r1, #32
 800e89a:	438a      	bics	r2, r1
 800e89c:	701a      	strb	r2, [r3, #0]
 800e89e:	e02c      	b.n	800e8fa <ManageStateAttachedWait_SRC+0x1ce>
  }
  else /* CAD_HW_Condition[PortNum] = HW_Detachment */
  {
    /* start counting of CAD_tDebounce */
    if (USBPD_FALSE == _handle->CAD_tDebounce_flag)
 800e8a0:	69bb      	ldr	r3, [r7, #24]
 800e8a2:	781b      	ldrb	r3, [r3, #0]
 800e8a4:	2220      	movs	r2, #32
 800e8a6:	4013      	ands	r3, r2
 800e8a8:	b2db      	uxtb	r3, r3
 800e8aa:	2b00      	cmp	r3, #0
 800e8ac:	d10c      	bne.n	800e8c8 <ManageStateAttachedWait_SRC+0x19c>
    {
      _handle->CAD_tDebounce_start  = HAL_GetTick();
 800e8ae:	f7f8 ffc9 	bl	8007844 <HAL_GetTick>
 800e8b2:	0002      	movs	r2, r0
 800e8b4:	69bb      	ldr	r3, [r7, #24]
 800e8b6:	609a      	str	r2, [r3, #8]
      _handle->CAD_tDebounce_flag   = USBPD_TRUE;
 800e8b8:	69bb      	ldr	r3, [r7, #24]
 800e8ba:	781a      	ldrb	r2, [r3, #0]
 800e8bc:	2120      	movs	r1, #32
 800e8be:	430a      	orrs	r2, r1
 800e8c0:	701a      	strb	r2, [r3, #0]
      _timing                       = CAD_TSRCDISCONNECT_THRESHOLD;
 800e8c2:	2302      	movs	r3, #2
 800e8c4:	61fb      	str	r3, [r7, #28]
 800e8c6:	e018      	b.n	800e8fa <ManageStateAttachedWait_SRC+0x1ce>
    }
    else /* CAD_tDebounce already running */
    {
      /* evaluate CAD_tDebounce */
      CAD_tDebounce = HAL_GetTick() - _handle->CAD_tDebounce_start;
 800e8c8:	f7f8 ffbc 	bl	8007844 <HAL_GetTick>
 800e8cc:	0002      	movs	r2, r0
 800e8ce:	69bb      	ldr	r3, [r7, #24]
 800e8d0:	689b      	ldr	r3, [r3, #8]
 800e8d2:	1ad3      	subs	r3, r2, r3
 800e8d4:	617b      	str	r3, [r7, #20]
      if (CAD_tDebounce > CAD_TSRCDISCONNECT_THRESHOLD)
 800e8d6:	697b      	ldr	r3, [r7, #20]
 800e8d8:	2b02      	cmp	r3, #2
 800e8da:	d90e      	bls.n	800e8fa <ManageStateAttachedWait_SRC+0x1ce>
      {
        _handle->CAD_tDebounce_flag = USBPD_FALSE;
 800e8dc:	69bb      	ldr	r3, [r7, #24]
 800e8de:	781a      	ldrb	r2, [r3, #0]
 800e8e0:	2120      	movs	r1, #32
 800e8e2:	438a      	bics	r2, r1
 800e8e4:	701a      	strb	r2, [r3, #0]
        _handle->cstate             = USBPD_CAD_STATE_DETACH_SRC;
 800e8e6:	69bb      	ldr	r3, [r7, #24]
 800e8e8:	785a      	ldrb	r2, [r3, #1]
 800e8ea:	213e      	movs	r1, #62	@ 0x3e
 800e8ec:	438a      	bics	r2, r1
 800e8ee:	1c11      	adds	r1, r2, #0
 800e8f0:	2216      	movs	r2, #22
 800e8f2:	430a      	orrs	r2, r1
 800e8f4:	705a      	strb	r2, [r3, #1]
        _timing = 0;
 800e8f6:	2300      	movs	r3, #0
 800e8f8:	61fb      	str	r3, [r7, #28]
      }
    }
  }
  return _timing;
 800e8fa:	69fb      	ldr	r3, [r7, #28]
}
 800e8fc:	0018      	movs	r0, r3
 800e8fe:	46bd      	mov	sp, r7
 800e900:	b009      	add	sp, #36	@ 0x24
 800e902:	bd90      	pop	{r4, r7, pc}
 800e904:	20003e50 	.word	0x20003e50

0800e908 <ManageStateEMC>:
#endif /* _DRP || _SRC || (_ACCESSORY && _SNK) */

#if defined(_DRP) || defined(_SRC)
static uint32_t ManageStateEMC(uint8_t PortNum, USBPD_CAD_EVENT *pEvent, CCxPin_TypeDef *pCCXX)
{
 800e908:	b590      	push	{r4, r7, lr}
 800e90a:	b087      	sub	sp, #28
 800e90c:	af00      	add	r7, sp, #0
 800e90e:	60b9      	str	r1, [r7, #8]
 800e910:	607a      	str	r2, [r7, #4]
 800e912:	210f      	movs	r1, #15
 800e914:	187b      	adds	r3, r7, r1
 800e916:	1c02      	adds	r2, r0, #0
 800e918:	701a      	strb	r2, [r3, #0]
  uint32_t _timing = CAD_INFINITE_TIME;
 800e91a:	2301      	movs	r3, #1
 800e91c:	425b      	negs	r3, r3
 800e91e:	617b      	str	r3, [r7, #20]
  CAD_HW_HandleTypeDef *_handle = &CAD_HW_Handles[PortNum];
 800e920:	187b      	adds	r3, r7, r1
 800e922:	781b      	ldrb	r3, [r3, #0]
 800e924:	011a      	lsls	r2, r3, #4
 800e926:	4b35      	ldr	r3, [pc, #212]	@ (800e9fc <ManageStateEMC+0xf4>)
 800e928:	18d3      	adds	r3, r2, r3
 800e92a:	613b      	str	r3, [r7, #16]

  CAD_Check_HW_SRC(PortNum);
 800e92c:	187b      	adds	r3, r7, r1
 800e92e:	781b      	ldrb	r3, [r3, #0]
 800e930:	0018      	movs	r0, r3
 800e932:	f7ff fcd5 	bl	800e2e0 <CAD_Check_HW_SRC>
  /* Change the status on the basis of the HW event given by CAD_Check_HW() */
  switch (_handle->CurrentHWcondition)
 800e936:	693b      	ldr	r3, [r7, #16]
 800e938:	781b      	ldrb	r3, [r3, #0]
 800e93a:	06db      	lsls	r3, r3, #27
 800e93c:	0f5b      	lsrs	r3, r3, #29
 800e93e:	b2db      	uxtb	r3, r3
 800e940:	2b03      	cmp	r3, #3
 800e942:	d010      	beq.n	800e966 <ManageStateEMC+0x5e>
 800e944:	dc26      	bgt.n	800e994 <ManageStateEMC+0x8c>
 800e946:	2b00      	cmp	r3, #0
 800e948:	d002      	beq.n	800e950 <ManageStateEMC+0x48>
 800e94a:	2b01      	cmp	r3, #1
 800e94c:	d00b      	beq.n	800e966 <ManageStateEMC+0x5e>
 800e94e:	e021      	b.n	800e994 <ManageStateEMC+0x8c>
  {
    case HW_Detachment :
      _handle->cstate = USBPD_CAD_STATE_SWITCH_TO_SNK;
 800e950:	693b      	ldr	r3, [r7, #16]
 800e952:	785a      	ldrb	r2, [r3, #1]
 800e954:	213e      	movs	r1, #62	@ 0x3e
 800e956:	438a      	bics	r2, r1
 800e958:	1c11      	adds	r1, r2, #0
 800e95a:	2212      	movs	r2, #18
 800e95c:	430a      	orrs	r2, r1
 800e95e:	705a      	strb	r2, [r3, #1]
      _timing = 1;
 800e960:	2301      	movs	r3, #1
 800e962:	617b      	str	r3, [r7, #20]
      break;
 800e964:	e045      	b.n	800e9f2 <ManageStateEMC+0xea>
    case HW_PwrCable_Sink_Attachment:
    case HW_Attachment :
      _handle->cstate = USBPD_CAD_STATE_ATTACHED_WAIT;
 800e966:	693b      	ldr	r3, [r7, #16]
 800e968:	785a      	ldrb	r2, [r3, #1]
 800e96a:	213e      	movs	r1, #62	@ 0x3e
 800e96c:	438a      	bics	r2, r1
 800e96e:	1c11      	adds	r1, r2, #0
 800e970:	2204      	movs	r2, #4
 800e972:	430a      	orrs	r2, r1
 800e974:	705a      	strb	r2, [r3, #1]
      _handle->CAD_tDebounce_start = HAL_GetTick() - 5u;  /* this is only to check cable presence */
 800e976:	f7f8 ff65 	bl	8007844 <HAL_GetTick>
 800e97a:	0003      	movs	r3, r0
 800e97c:	1f5a      	subs	r2, r3, #5
 800e97e:	693b      	ldr	r3, [r7, #16]
 800e980:	609a      	str	r2, [r3, #8]
      BSP_USBPD_PWR_VBUSInit(PortNum);
 800e982:	230f      	movs	r3, #15
 800e984:	18fb      	adds	r3, r7, r3
 800e986:	781b      	ldrb	r3, [r3, #0]
 800e988:	0018      	movs	r0, r3
 800e98a:	f007 fdd5 	bl	8016538 <BSP_USBPD_PWR_VBUSInit>
      _timing = 2;
 800e98e:	2302      	movs	r3, #2
 800e990:	617b      	str	r3, [r7, #20]
      break;
 800e992:	e02e      	b.n	800e9f2 <ManageStateEMC+0xea>
    case HW_PwrCable_NoSink_Attachment:
    default :
      /* nothing to do still the same status */
#if defined(_DRP)
      if (USBPD_TRUE == Ports[PortNum].settings->CAD_RoleToggle)
 800e994:	240f      	movs	r4, #15
 800e996:	193b      	adds	r3, r7, r4
 800e998:	781a      	ldrb	r2, [r3, #0]
 800e99a:	4919      	ldr	r1, [pc, #100]	@ (800ea00 <ManageStateEMC+0xf8>)
 800e99c:	0013      	movs	r3, r2
 800e99e:	011b      	lsls	r3, r3, #4
 800e9a0:	1a9b      	subs	r3, r3, r2
 800e9a2:	009b      	lsls	r3, r3, #2
 800e9a4:	18cb      	adds	r3, r1, r3
 800e9a6:	330c      	adds	r3, #12
 800e9a8:	681b      	ldr	r3, [r3, #0]
 800e9aa:	795b      	ldrb	r3, [r3, #5]
 800e9ac:	2220      	movs	r2, #32
 800e9ae:	4013      	ands	r3, r2
 800e9b0:	b2db      	uxtb	r3, r3
 800e9b2:	2b00      	cmp	r3, #0
 800e9b4:	d01c      	beq.n	800e9f0 <ManageStateEMC+0xe8>
      {
        if ((HAL_GetTick() - _handle->CAD_tToggle_start) > Ports[PortNum].settings->CAD_SRCToggleTime)
 800e9b6:	f7f8 ff45 	bl	8007844 <HAL_GetTick>
 800e9ba:	0002      	movs	r2, r0
 800e9bc:	693b      	ldr	r3, [r7, #16]
 800e9be:	685b      	ldr	r3, [r3, #4]
 800e9c0:	1ad1      	subs	r1, r2, r3
 800e9c2:	193b      	adds	r3, r7, r4
 800e9c4:	781a      	ldrb	r2, [r3, #0]
 800e9c6:	480e      	ldr	r0, [pc, #56]	@ (800ea00 <ManageStateEMC+0xf8>)
 800e9c8:	0013      	movs	r3, r2
 800e9ca:	011b      	lsls	r3, r3, #4
 800e9cc:	1a9b      	subs	r3, r3, r2
 800e9ce:	009b      	lsls	r3, r3, #2
 800e9d0:	18c3      	adds	r3, r0, r3
 800e9d2:	330c      	adds	r3, #12
 800e9d4:	681b      	ldr	r3, [r3, #0]
 800e9d6:	79db      	ldrb	r3, [r3, #7]
 800e9d8:	4299      	cmp	r1, r3
 800e9da:	d907      	bls.n	800e9ec <ManageStateEMC+0xe4>
        {
          _handle->cstate = USBPD_CAD_STATE_SWITCH_TO_SNK;
 800e9dc:	693b      	ldr	r3, [r7, #16]
 800e9de:	785a      	ldrb	r2, [r3, #1]
 800e9e0:	213e      	movs	r1, #62	@ 0x3e
 800e9e2:	438a      	bics	r2, r1
 800e9e4:	1c11      	adds	r1, r2, #0
 800e9e6:	2212      	movs	r2, #18
 800e9e8:	430a      	orrs	r2, r1
 800e9ea:	705a      	strb	r2, [r3, #1]
        }
        _timing = 0;
 800e9ec:	2300      	movs	r3, #0
 800e9ee:	617b      	str	r3, [r7, #20]
      }
#else
      _timing = 2;
#endif /* _DRP */
      break;
 800e9f0:	46c0      	nop			@ (mov r8, r8)
  }
  return _timing;
 800e9f2:	697b      	ldr	r3, [r7, #20]
}
 800e9f4:	0018      	movs	r0, r3
 800e9f6:	46bd      	mov	sp, r7
 800e9f8:	b007      	add	sp, #28
 800e9fa:	bd90      	pop	{r4, r7, pc}
 800e9fc:	20003e50 	.word	0x20003e50
 800ea00:	20003e84 	.word	0x20003e84

0800ea04 <ManageStateAttached_DRP>:
#endif /* _DRP || _SRC */

#if defined(_DRP)
static uint32_t ManageStateAttached_DRP(uint8_t PortNum, USBPD_CAD_EVENT *pEvent, CCxPin_TypeDef *pCCXX)
{
 800ea04:	b580      	push	{r7, lr}
 800ea06:	b086      	sub	sp, #24
 800ea08:	af00      	add	r7, sp, #0
 800ea0a:	60b9      	str	r1, [r7, #8]
 800ea0c:	607a      	str	r2, [r7, #4]
 800ea0e:	210f      	movs	r1, #15
 800ea10:	187b      	adds	r3, r7, r1
 800ea12:	1c02      	adds	r2, r0, #0
 800ea14:	701a      	strb	r2, [r3, #0]
  if (USBPD_PORTPOWERROLE_SRC == Ports[PortNum].params->PE_PowerRole)
 800ea16:	0008      	movs	r0, r1
 800ea18:	187b      	adds	r3, r7, r1
 800ea1a:	781a      	ldrb	r2, [r3, #0]
 800ea1c:	491e      	ldr	r1, [pc, #120]	@ (800ea98 <ManageStateAttached_DRP+0x94>)
 800ea1e:	0013      	movs	r3, r2
 800ea20:	011b      	lsls	r3, r3, #4
 800ea22:	1a9b      	subs	r3, r3, r2
 800ea24:	009b      	lsls	r3, r3, #2
 800ea26:	18cb      	adds	r3, r1, r3
 800ea28:	3310      	adds	r3, #16
 800ea2a:	681b      	ldr	r3, [r3, #0]
 800ea2c:	781b      	ldrb	r3, [r3, #0]
 800ea2e:	2204      	movs	r2, #4
 800ea30:	4013      	ands	r3, r2
 800ea32:	b2db      	uxtb	r3, r3
 800ea34:	2b00      	cmp	r3, #0
 800ea36:	d008      	beq.n	800ea4a <ManageStateAttached_DRP+0x46>
  {
    return ManageStateAttached_SRC(PortNum, pEvent, pCCXX);
 800ea38:	687a      	ldr	r2, [r7, #4]
 800ea3a:	68b9      	ldr	r1, [r7, #8]
 800ea3c:	183b      	adds	r3, r7, r0
 800ea3e:	781b      	ldrb	r3, [r3, #0]
 800ea40:	0018      	movs	r0, r3
 800ea42:	f000 f85f 	bl	800eb04 <ManageStateAttached_SRC>
 800ea46:	0003      	movs	r3, r0
 800ea48:	e021      	b.n	800ea8e <ManageStateAttached_DRP+0x8a>
  }
  CAD_HW_HandleTypeDef *_handle = &CAD_HW_Handles[PortNum];
 800ea4a:	200f      	movs	r0, #15
 800ea4c:	183b      	adds	r3, r7, r0
 800ea4e:	781b      	ldrb	r3, [r3, #0]
 800ea50:	011a      	lsls	r2, r3, #4
 800ea52:	4b12      	ldr	r3, [pc, #72]	@ (800ea9c <ManageStateAttached_DRP+0x98>)
 800ea54:	18d3      	adds	r3, r2, r3
 800ea56:	613b      	str	r3, [r7, #16]
  uint32_t _timing = ManageStateAttached_SNK(PortNum, pEvent, pCCXX);
 800ea58:	687a      	ldr	r2, [r7, #4]
 800ea5a:	68b9      	ldr	r1, [r7, #8]
 800ea5c:	183b      	adds	r3, r7, r0
 800ea5e:	781b      	ldrb	r3, [r3, #0]
 800ea60:	0018      	movs	r0, r3
 800ea62:	f000 f98d 	bl	800ed80 <ManageStateAttached_SNK>
 800ea66:	0003      	movs	r3, r0
 800ea68:	617b      	str	r3, [r7, #20]

  /* Toggle management */
  if (_handle->CurrentHWcondition == HW_Detachment)
 800ea6a:	693b      	ldr	r3, [r7, #16]
 800ea6c:	781b      	ldrb	r3, [r3, #0]
 800ea6e:	221c      	movs	r2, #28
 800ea70:	4013      	ands	r3, r2
 800ea72:	b2db      	uxtb	r3, r3
 800ea74:	2b00      	cmp	r3, #0
 800ea76:	d109      	bne.n	800ea8c <ManageStateAttached_DRP+0x88>
  {
    _handle->cstate = USBPD_CAD_STATE_SWITCH_TO_SRC;
 800ea78:	693b      	ldr	r3, [r7, #16]
 800ea7a:	785a      	ldrb	r2, [r3, #1]
 800ea7c:	213e      	movs	r1, #62	@ 0x3e
 800ea7e:	438a      	bics	r2, r1
 800ea80:	1c11      	adds	r1, r2, #0
 800ea82:	2210      	movs	r2, #16
 800ea84:	430a      	orrs	r2, r1
 800ea86:	705a      	strb	r2, [r3, #1]
    _timing = 0;
 800ea88:	2300      	movs	r3, #0
 800ea8a:	617b      	str	r3, [r7, #20]
  }
  return _timing;
 800ea8c:	697b      	ldr	r3, [r7, #20]
}
 800ea8e:	0018      	movs	r0, r3
 800ea90:	46bd      	mov	sp, r7
 800ea92:	b006      	add	sp, #24
 800ea94:	bd80      	pop	{r7, pc}
 800ea96:	46c0      	nop			@ (mov r8, r8)
 800ea98:	20003e84 	.word	0x20003e84
 800ea9c:	20003e50 	.word	0x20003e50

0800eaa0 <ManageStateAttachedWait_DRP>:
#endif /* _DRP */

#if defined(_DRP) || (defined(_ACCESSORY) && defined(_SNK))
static uint32_t ManageStateAttachedWait_DRP(uint8_t PortNum, USBPD_CAD_EVENT *pEvent, CCxPin_TypeDef *pCCXX)
{
 800eaa0:	b580      	push	{r7, lr}
 800eaa2:	b084      	sub	sp, #16
 800eaa4:	af00      	add	r7, sp, #0
 800eaa6:	60b9      	str	r1, [r7, #8]
 800eaa8:	607a      	str	r2, [r7, #4]
 800eaaa:	210f      	movs	r1, #15
 800eaac:	187b      	adds	r3, r7, r1
 800eaae:	1c02      	adds	r2, r0, #0
 800eab0:	701a      	strb	r2, [r3, #0]
  if (USBPD_PORTPOWERROLE_SRC == Ports[PortNum].params->PE_PowerRole)
 800eab2:	0008      	movs	r0, r1
 800eab4:	187b      	adds	r3, r7, r1
 800eab6:	781a      	ldrb	r2, [r3, #0]
 800eab8:	4911      	ldr	r1, [pc, #68]	@ (800eb00 <ManageStateAttachedWait_DRP+0x60>)
 800eaba:	0013      	movs	r3, r2
 800eabc:	011b      	lsls	r3, r3, #4
 800eabe:	1a9b      	subs	r3, r3, r2
 800eac0:	009b      	lsls	r3, r3, #2
 800eac2:	18cb      	adds	r3, r1, r3
 800eac4:	3310      	adds	r3, #16
 800eac6:	681b      	ldr	r3, [r3, #0]
 800eac8:	781b      	ldrb	r3, [r3, #0]
 800eaca:	2204      	movs	r2, #4
 800eacc:	4013      	ands	r3, r2
 800eace:	b2db      	uxtb	r3, r3
 800ead0:	2b00      	cmp	r3, #0
 800ead2:	d008      	beq.n	800eae6 <ManageStateAttachedWait_DRP+0x46>
  {
    return ManageStateAttachedWait_SRC(PortNum, pEvent, pCCXX);
 800ead4:	687a      	ldr	r2, [r7, #4]
 800ead6:	68b9      	ldr	r1, [r7, #8]
 800ead8:	183b      	adds	r3, r7, r0
 800eada:	781b      	ldrb	r3, [r3, #0]
 800eadc:	0018      	movs	r0, r3
 800eade:	f7ff fe25 	bl	800e72c <ManageStateAttachedWait_SRC>
 800eae2:	0003      	movs	r3, r0
 800eae4:	e008      	b.n	800eaf8 <ManageStateAttachedWait_DRP+0x58>
  }
  return ManageStateAttachedWait_SNK(PortNum, pEvent, pCCXX);
 800eae6:	687a      	ldr	r2, [r7, #4]
 800eae8:	68b9      	ldr	r1, [r7, #8]
 800eaea:	230f      	movs	r3, #15
 800eaec:	18fb      	adds	r3, r7, r3
 800eaee:	781b      	ldrb	r3, [r3, #0]
 800eaf0:	0018      	movs	r0, r3
 800eaf2:	f000 f8b9 	bl	800ec68 <ManageStateAttachedWait_SNK>
 800eaf6:	0003      	movs	r3, r0
}
 800eaf8:	0018      	movs	r0, r3
 800eafa:	46bd      	mov	sp, r7
 800eafc:	b004      	add	sp, #16
 800eafe:	bd80      	pop	{r7, pc}
 800eb00:	20003e84 	.word	0x20003e84

0800eb04 <ManageStateAttached_SRC>:
#endif /* _DRP || (_ACCESSORY && _SNK) */

#if defined(_SRC) || defined(_DRP)
static uint32_t ManageStateAttached_SRC(uint8_t PortNum, USBPD_CAD_EVENT *pEvent, CCxPin_TypeDef *pCCXX)
{
 800eb04:	b590      	push	{r4, r7, lr}
 800eb06:	b08b      	sub	sp, #44	@ 0x2c
 800eb08:	af00      	add	r7, sp, #0
 800eb0a:	60b9      	str	r1, [r7, #8]
 800eb0c:	607a      	str	r2, [r7, #4]
 800eb0e:	210f      	movs	r1, #15
 800eb10:	187b      	adds	r3, r7, r1
 800eb12:	1c02      	adds	r2, r0, #0
 800eb14:	701a      	strb	r2, [r3, #0]
  CAD_HW_HandleTypeDef *_handle = &CAD_HW_Handles[PortNum];
 800eb16:	0008      	movs	r0, r1
 800eb18:	183b      	adds	r3, r7, r0
 800eb1a:	781b      	ldrb	r3, [r3, #0]
 800eb1c:	011a      	lsls	r2, r3, #4
 800eb1e:	4b50      	ldr	r3, [pc, #320]	@ (800ec60 <ManageStateAttached_SRC+0x15c>)
 800eb20:	18d3      	adds	r3, r2, r3
 800eb22:	623b      	str	r3, [r7, #32]
  uint32_t _timing = CAD_DEFAULT_TIME;
 800eb24:	2302      	movs	r3, #2
 800eb26:	627b      	str	r3, [r7, #36]	@ 0x24

  uint32_t ccx  = (Ports[PortNum].CCx == CC1) ? (Ports[PortNum].husbpd->SR & UCPD_SR_TYPEC_VSTATE_CC1) :
 800eb28:	183b      	adds	r3, r7, r0
 800eb2a:	781a      	ldrb	r2, [r3, #0]
 800eb2c:	494d      	ldr	r1, [pc, #308]	@ (800ec64 <ManageStateAttached_SRC+0x160>)
 800eb2e:	0013      	movs	r3, r2
 800eb30:	011b      	lsls	r3, r3, #4
 800eb32:	1a9b      	subs	r3, r3, r2
 800eb34:	009b      	lsls	r3, r3, #2
 800eb36:	18cb      	adds	r3, r1, r3
 800eb38:	3334      	adds	r3, #52	@ 0x34
 800eb3a:	681b      	ldr	r3, [r3, #0]
 800eb3c:	2b01      	cmp	r3, #1
 800eb3e:	d10c      	bne.n	800eb5a <ManageStateAttached_SRC+0x56>
 800eb40:	183b      	adds	r3, r7, r0
 800eb42:	781a      	ldrb	r2, [r3, #0]
 800eb44:	4947      	ldr	r1, [pc, #284]	@ (800ec64 <ManageStateAttached_SRC+0x160>)
 800eb46:	0013      	movs	r3, r2
 800eb48:	011b      	lsls	r3, r3, #4
 800eb4a:	1a9b      	subs	r3, r3, r2
 800eb4c:	009b      	lsls	r3, r3, #2
 800eb4e:	585b      	ldr	r3, [r3, r1]
 800eb50:	695a      	ldr	r2, [r3, #20]
 800eb52:	23c0      	movs	r3, #192	@ 0xc0
 800eb54:	029b      	lsls	r3, r3, #10
 800eb56:	4013      	ands	r3, r2
 800eb58:	e00c      	b.n	800eb74 <ManageStateAttached_SRC+0x70>
                  (Ports[PortNum].husbpd->SR & UCPD_SR_TYPEC_VSTATE_CC2);
 800eb5a:	230f      	movs	r3, #15
 800eb5c:	18fb      	adds	r3, r7, r3
 800eb5e:	781a      	ldrb	r2, [r3, #0]
 800eb60:	4940      	ldr	r1, [pc, #256]	@ (800ec64 <ManageStateAttached_SRC+0x160>)
 800eb62:	0013      	movs	r3, r2
 800eb64:	011b      	lsls	r3, r3, #4
 800eb66:	1a9b      	subs	r3, r3, r2
 800eb68:	009b      	lsls	r3, r3, #2
 800eb6a:	585b      	ldr	r3, [r3, r1]
 800eb6c:	695a      	ldr	r2, [r3, #20]
  uint32_t ccx  = (Ports[PortNum].CCx == CC1) ? (Ports[PortNum].husbpd->SR & UCPD_SR_TYPEC_VSTATE_CC1) :
 800eb6e:	23c0      	movs	r3, #192	@ 0xc0
 800eb70:	031b      	lsls	r3, r3, #12
 800eb72:	4013      	ands	r3, r2
 800eb74:	61fb      	str	r3, [r7, #28]
  uint32_t comp = (Ports[PortNum].CCx == CC1) ? LL_UCPD_SRC_CC1_VRD : LL_UCPD_SRC_CC2_VRD;
 800eb76:	230f      	movs	r3, #15
 800eb78:	18fb      	adds	r3, r7, r3
 800eb7a:	781a      	ldrb	r2, [r3, #0]
 800eb7c:	4939      	ldr	r1, [pc, #228]	@ (800ec64 <ManageStateAttached_SRC+0x160>)
 800eb7e:	0013      	movs	r3, r2
 800eb80:	011b      	lsls	r3, r3, #4
 800eb82:	1a9b      	subs	r3, r3, r2
 800eb84:	009b      	lsls	r3, r3, #2
 800eb86:	18cb      	adds	r3, r1, r3
 800eb88:	3334      	adds	r3, #52	@ 0x34
 800eb8a:	681b      	ldr	r3, [r3, #0]
 800eb8c:	2b01      	cmp	r3, #1
 800eb8e:	d102      	bne.n	800eb96 <ManageStateAttached_SRC+0x92>
 800eb90:	2380      	movs	r3, #128	@ 0x80
 800eb92:	025b      	lsls	r3, r3, #9
 800eb94:	e001      	b.n	800eb9a <ManageStateAttached_SRC+0x96>
 800eb96:	2380      	movs	r3, #128	@ 0x80
 800eb98:	02db      	lsls	r3, r3, #11
 800eb9a:	61bb      	str	r3, [r7, #24]

  /* Check if CC lines is opened or switch to debug accessory */
  if (comp != ccx)
 800eb9c:	69ba      	ldr	r2, [r7, #24]
 800eb9e:	69fb      	ldr	r3, [r7, #28]
 800eba0:	429a      	cmp	r2, r3
 800eba2:	d04f      	beq.n	800ec44 <ManageStateAttached_SRC+0x140>
  {
    /* start counting of CAD_tDebounce */
    if (USBPD_FALSE == _handle->CAD_tDebounce_flag)
 800eba4:	6a3b      	ldr	r3, [r7, #32]
 800eba6:	781b      	ldrb	r3, [r3, #0]
 800eba8:	2220      	movs	r2, #32
 800ebaa:	4013      	ands	r3, r2
 800ebac:	b2db      	uxtb	r3, r3
 800ebae:	2b00      	cmp	r3, #0
 800ebb0:	d10c      	bne.n	800ebcc <ManageStateAttached_SRC+0xc8>
    {
      _handle->CAD_tDebounce_flag   = USBPD_TRUE;
 800ebb2:	6a3b      	ldr	r3, [r7, #32]
 800ebb4:	781a      	ldrb	r2, [r3, #0]
 800ebb6:	2120      	movs	r1, #32
 800ebb8:	430a      	orrs	r2, r1
 800ebba:	701a      	strb	r2, [r3, #0]
      _handle->CAD_tDebounce_start  = HAL_GetTick();
 800ebbc:	f7f8 fe42 	bl	8007844 <HAL_GetTick>
 800ebc0:	0002      	movs	r2, r0
 800ebc2:	6a3b      	ldr	r3, [r7, #32]
 800ebc4:	609a      	str	r2, [r3, #8]
      _timing                       = CAD_TSRCDISCONNECT_THRESHOLD;
 800ebc6:	2302      	movs	r3, #2
 800ebc8:	627b      	str	r3, [r7, #36]	@ 0x24
 800ebca:	e043      	b.n	800ec54 <ManageStateAttached_SRC+0x150>
    }
    else /* CAD_tDebounce already running */
    {
      /* evaluate CAD_tDebounce */
      uint32_t CAD_tDebounce = HAL_GetTick() - _handle->CAD_tDebounce_start;
 800ebcc:	f7f8 fe3a 	bl	8007844 <HAL_GetTick>
 800ebd0:	0002      	movs	r2, r0
 800ebd2:	6a3b      	ldr	r3, [r7, #32]
 800ebd4:	689b      	ldr	r3, [r3, #8]
 800ebd6:	1ad3      	subs	r3, r2, r3
 800ebd8:	617b      	str	r3, [r7, #20]
      if (CAD_tDebounce > CAD_TSRCDISCONNECT_THRESHOLD)
 800ebda:	697b      	ldr	r3, [r7, #20]
 800ebdc:	2b02      	cmp	r3, #2
 800ebde:	d939      	bls.n	800ec54 <ManageStateAttached_SRC+0x150>
      {
        HW_SignalDetachment(PortNum);
 800ebe0:	240f      	movs	r4, #15
 800ebe2:	193b      	adds	r3, r7, r4
 800ebe4:	781b      	ldrb	r3, [r3, #0]
 800ebe6:	0018      	movs	r0, r3
 800ebe8:	f001 fe20 	bl	801082c <HW_SignalDetachment>
#ifdef _DRP
        if (USBPD_TRUE == Ports[PortNum].settings->CAD_RoleToggle)
 800ebec:	0020      	movs	r0, r4
 800ebee:	183b      	adds	r3, r7, r0
 800ebf0:	781a      	ldrb	r2, [r3, #0]
 800ebf2:	491c      	ldr	r1, [pc, #112]	@ (800ec64 <ManageStateAttached_SRC+0x160>)
 800ebf4:	0013      	movs	r3, r2
 800ebf6:	011b      	lsls	r3, r3, #4
 800ebf8:	1a9b      	subs	r3, r3, r2
 800ebfa:	009b      	lsls	r3, r3, #2
 800ebfc:	18cb      	adds	r3, r1, r3
 800ebfe:	330c      	adds	r3, #12
 800ec00:	681b      	ldr	r3, [r3, #0]
 800ec02:	795b      	ldrb	r3, [r3, #5]
 800ec04:	2220      	movs	r2, #32
 800ec06:	4013      	ands	r3, r2
 800ec08:	b2db      	uxtb	r3, r3
 800ec0a:	2b00      	cmp	r3, #0
 800ec0c:	d004      	beq.n	800ec18 <ManageStateAttached_SRC+0x114>
        {
          USBPDM1_AssertRd(PortNum);
 800ec0e:	183b      	adds	r3, r7, r0
 800ec10:	781b      	ldrb	r3, [r3, #0]
 800ec12:	0018      	movs	r0, r3
 800ec14:	f001 fb56 	bl	80102c4 <USBPDM1_AssertRd>
        }
#endif /* _DRP */
        _handle->CAD_tDebounce_flag = USBPD_FALSE;
 800ec18:	6a3b      	ldr	r3, [r7, #32]
 800ec1a:	781a      	ldrb	r2, [r3, #0]
 800ec1c:	2120      	movs	r1, #32
 800ec1e:	438a      	bics	r2, r1
 800ec20:	701a      	strb	r2, [r3, #0]
        /* move inside state DETACH to avoid wrong VCONN level*/
        _handle->cstate             = USBPD_CAD_STATE_DETACH_SRC;
 800ec22:	6a3b      	ldr	r3, [r7, #32]
 800ec24:	785a      	ldrb	r2, [r3, #1]
 800ec26:	213e      	movs	r1, #62	@ 0x3e
 800ec28:	438a      	bics	r2, r1
 800ec2a:	1c11      	adds	r1, r2, #0
 800ec2c:	2216      	movs	r2, #22
 800ec2e:	430a      	orrs	r2, r1
 800ec30:	705a      	strb	r2, [r3, #1]
        *pEvent                     = USBPD_CAD_EVENT_DETACHED;
 800ec32:	68bb      	ldr	r3, [r7, #8]
 800ec34:	2201      	movs	r2, #1
 800ec36:	701a      	strb	r2, [r3, #0]
        *pCCXX                      = CCNONE;
 800ec38:	687b      	ldr	r3, [r7, #4]
 800ec3a:	2200      	movs	r2, #0
 800ec3c:	601a      	str	r2, [r3, #0]
        _timing                     = 0;
 800ec3e:	2300      	movs	r3, #0
 800ec40:	627b      	str	r3, [r7, #36]	@ 0x24
 800ec42:	e007      	b.n	800ec54 <ManageStateAttached_SRC+0x150>
    }
  }
  else
  {
    /* Reset tPDDebounce flag*/
    _handle->CAD_tDebounce_flag   = USBPD_FALSE;
 800ec44:	6a3b      	ldr	r3, [r7, #32]
 800ec46:	781a      	ldrb	r2, [r3, #0]
 800ec48:	2120      	movs	r1, #32
 800ec4a:	438a      	bics	r2, r1
 800ec4c:	701a      	strb	r2, [r3, #0]
    _timing = CAD_INFINITE_TIME;
 800ec4e:	2301      	movs	r3, #1
 800ec50:	425b      	negs	r3, r3
 800ec52:	627b      	str	r3, [r7, #36]	@ 0x24
  }

  return _timing;
 800ec54:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800ec56:	0018      	movs	r0, r3
 800ec58:	46bd      	mov	sp, r7
 800ec5a:	b00b      	add	sp, #44	@ 0x2c
 800ec5c:	bd90      	pop	{r4, r7, pc}
 800ec5e:	46c0      	nop			@ (mov r8, r8)
 800ec60:	20003e50 	.word	0x20003e50
 800ec64:	20003e84 	.word	0x20003e84

0800ec68 <ManageStateAttachedWait_SNK>:
#endif /* _SRC || _DRP */

#if defined(_SNK) || defined(_DRP)
static uint32_t ManageStateAttachedWait_SNK(uint8_t PortNum, USBPD_CAD_EVENT *pEvent, CCxPin_TypeDef *pCCXX)
{
 800ec68:	b590      	push	{r4, r7, lr}
 800ec6a:	b089      	sub	sp, #36	@ 0x24
 800ec6c:	af00      	add	r7, sp, #0
 800ec6e:	60b9      	str	r1, [r7, #8]
 800ec70:	607a      	str	r2, [r7, #4]
 800ec72:	240f      	movs	r4, #15
 800ec74:	193b      	adds	r3, r7, r4
 800ec76:	1c02      	adds	r2, r0, #0
 800ec78:	701a      	strb	r2, [r3, #0]
  CAD_HW_HandleTypeDef *_handle = &CAD_HW_Handles[PortNum];
 800ec7a:	193b      	adds	r3, r7, r4
 800ec7c:	781b      	ldrb	r3, [r3, #0]
 800ec7e:	011a      	lsls	r2, r3, #4
 800ec80:	4b3e      	ldr	r3, [pc, #248]	@ (800ed7c <ManageStateAttachedWait_SNK+0x114>)
 800ec82:	18d3      	adds	r3, r2, r3
 800ec84:	61bb      	str	r3, [r7, #24]
  uint32_t _timing = CAD_DEFAULT_TIME;
 800ec86:	2302      	movs	r3, #2
 800ec88:	61fb      	str	r3, [r7, #28]

  uint32_t CAD_tDebounce = HAL_GetTick() - _handle->CAD_tDebounce_start;
 800ec8a:	f7f8 fddb 	bl	8007844 <HAL_GetTick>
 800ec8e:	0002      	movs	r2, r0
 800ec90:	69bb      	ldr	r3, [r7, #24]
 800ec92:	689b      	ldr	r3, [r3, #8]
 800ec94:	1ad3      	subs	r3, r2, r3
 800ec96:	617b      	str	r3, [r7, #20]
  CAD_Check_HW_SNK(PortNum);
 800ec98:	193b      	adds	r3, r7, r4
 800ec9a:	781b      	ldrb	r3, [r3, #0]
 800ec9c:	0018      	movs	r0, r3
 800ec9e:	f7ff fa87 	bl	800e1b0 <CAD_Check_HW_SNK>
  if (_handle->CurrentHWcondition == HW_Attachment)
 800eca2:	69bb      	ldr	r3, [r7, #24]
 800eca4:	781b      	ldrb	r3, [r3, #0]
 800eca6:	221c      	movs	r2, #28
 800eca8:	4013      	ands	r3, r2
 800ecaa:	b2db      	uxtb	r3, r3
 800ecac:	2b04      	cmp	r3, #4
 800ecae:	d130      	bne.n	800ed12 <ManageStateAttachedWait_SNK+0xaa>
  {
    if (CAD_tDebounce > CAD_TCCDEBOUCE_THRESHOLD)
 800ecb0:	697b      	ldr	r3, [r7, #20]
 800ecb2:	2b78      	cmp	r3, #120	@ 0x78
 800ecb4:	d927      	bls.n	800ed06 <ManageStateAttachedWait_SNK+0x9e>
    {
      if (USBPD_TRUE == USBPD_PWR_IF_GetVBUSStatus(PortNum, USBPD_PWR_VSAFE5V)) /* Check if Vbus is on */
 800ecb6:	193b      	adds	r3, r7, r4
 800ecb8:	781b      	ldrb	r3, [r3, #0]
 800ecba:	2101      	movs	r1, #1
 800ecbc:	0018      	movs	r0, r3
 800ecbe:	f007 fa9d 	bl	80161fc <USBPD_PWR_IF_GetVBUSStatus>
 800ecc2:	0003      	movs	r3, r0
 800ecc4:	2b01      	cmp	r3, #1
 800ecc6:	d11e      	bne.n	800ed06 <ManageStateAttachedWait_SNK+0x9e>
      {
        HW_SignalAttachement(PortNum, _handle->cc);
 800ecc8:	69bb      	ldr	r3, [r7, #24]
 800ecca:	781b      	ldrb	r3, [r3, #0]
 800eccc:	079b      	lsls	r3, r3, #30
 800ecce:	0f9b      	lsrs	r3, r3, #30
 800ecd0:	b2db      	uxtb	r3, r3
 800ecd2:	001a      	movs	r2, r3
 800ecd4:	193b      	adds	r3, r7, r4
 800ecd6:	781b      	ldrb	r3, [r3, #0]
 800ecd8:	0011      	movs	r1, r2
 800ecda:	0018      	movs	r0, r3
 800ecdc:	f001 fc44 	bl	8010568 <HW_SignalAttachement>
        _handle->cstate = USBPD_CAD_STATE_ATTACHED;
 800ece0:	69bb      	ldr	r3, [r7, #24]
 800ece2:	785a      	ldrb	r2, [r3, #1]
 800ece4:	213e      	movs	r1, #62	@ 0x3e
 800ece6:	438a      	bics	r2, r1
 800ece8:	1c11      	adds	r1, r2, #0
 800ecea:	2206      	movs	r2, #6
 800ecec:	430a      	orrs	r2, r1
 800ecee:	705a      	strb	r2, [r3, #1]
        *pEvent = USBPD_CAD_EVENT_ATTACHED;
 800ecf0:	68bb      	ldr	r3, [r7, #8]
 800ecf2:	2202      	movs	r2, #2
 800ecf4:	701a      	strb	r2, [r3, #0]
        *pCCXX = _handle->cc;
 800ecf6:	69bb      	ldr	r3, [r7, #24]
 800ecf8:	781b      	ldrb	r3, [r3, #0]
 800ecfa:	079b      	lsls	r3, r3, #30
 800ecfc:	0f9b      	lsrs	r3, r3, #30
 800ecfe:	b2db      	uxtb	r3, r3
 800ed00:	001a      	movs	r2, r3
 800ed02:	687b      	ldr	r3, [r7, #4]
 800ed04:	601a      	str	r2, [r3, #0]
      }
    }
    _handle->CAD_tDebounce_flag = USBPD_FALSE;
 800ed06:	69bb      	ldr	r3, [r7, #24]
 800ed08:	781a      	ldrb	r2, [r3, #0]
 800ed0a:	2120      	movs	r1, #32
 800ed0c:	438a      	bics	r2, r1
 800ed0e:	701a      	strb	r2, [r3, #0]
 800ed10:	e02e      	b.n	800ed70 <ManageStateAttachedWait_SNK+0x108>
  }
  else
  {
    /* start counting of CAD_tDebounce */
    if (USBPD_FALSE == _handle->CAD_tDebounce_flag)
 800ed12:	69bb      	ldr	r3, [r7, #24]
 800ed14:	781b      	ldrb	r3, [r3, #0]
 800ed16:	2220      	movs	r2, #32
 800ed18:	4013      	ands	r3, r2
 800ed1a:	b2db      	uxtb	r3, r3
 800ed1c:	2b00      	cmp	r3, #0
 800ed1e:	d10c      	bne.n	800ed3a <ManageStateAttachedWait_SNK+0xd2>
    {
      _handle->CAD_tDebounce_start = HAL_GetTick();
 800ed20:	f7f8 fd90 	bl	8007844 <HAL_GetTick>
 800ed24:	0002      	movs	r2, r0
 800ed26:	69bb      	ldr	r3, [r7, #24]
 800ed28:	609a      	str	r2, [r3, #8]
      _handle->CAD_tDebounce_flag = USBPD_TRUE;
 800ed2a:	69bb      	ldr	r3, [r7, #24]
 800ed2c:	781a      	ldrb	r2, [r3, #0]
 800ed2e:	2120      	movs	r1, #32
 800ed30:	430a      	orrs	r2, r1
 800ed32:	701a      	strb	r2, [r3, #0]
      _timing = CAD_TPDDEBOUCE_THRESHOLD;
 800ed34:	230c      	movs	r3, #12
 800ed36:	61fb      	str	r3, [r7, #28]
 800ed38:	e01a      	b.n	800ed70 <ManageStateAttachedWait_SNK+0x108>
    }
    else /* CAD_tDebounce already running */
    {
      /* evaluate CAD_tDebounce */
      if ((HAL_GetTick() - _handle->CAD_tDebounce_start > CAD_TPDDEBOUCE_THRESHOLD))
 800ed3a:	f7f8 fd83 	bl	8007844 <HAL_GetTick>
 800ed3e:	0002      	movs	r2, r0
 800ed40:	69bb      	ldr	r3, [r7, #24]
 800ed42:	689b      	ldr	r3, [r3, #8]
 800ed44:	1ad3      	subs	r3, r2, r3
 800ed46:	2b0c      	cmp	r3, #12
 800ed48:	d912      	bls.n	800ed70 <ManageStateAttachedWait_SNK+0x108>
      {
        _handle->CAD_tDebounce_flag = USBPD_FALSE;
 800ed4a:	69bb      	ldr	r3, [r7, #24]
 800ed4c:	781a      	ldrb	r2, [r3, #0]
 800ed4e:	2120      	movs	r1, #32
 800ed50:	438a      	bics	r2, r1
 800ed52:	701a      	strb	r2, [r3, #0]
        _handle->cstate             = USBPD_CAD_STATE_DETACHED;
 800ed54:	69bb      	ldr	r3, [r7, #24]
 800ed56:	785a      	ldrb	r2, [r3, #1]
 800ed58:	213e      	movs	r1, #62	@ 0x3e
 800ed5a:	438a      	bics	r2, r1
 800ed5c:	1c11      	adds	r1, r2, #0
 800ed5e:	2202      	movs	r2, #2
 800ed60:	430a      	orrs	r2, r1
 800ed62:	705a      	strb	r2, [r3, #1]
        BSP_USBPD_PWR_VBUSDeInit(PortNum);
 800ed64:	230f      	movs	r3, #15
 800ed66:	18fb      	adds	r3, r7, r3
 800ed68:	781b      	ldrb	r3, [r3, #0]
 800ed6a:	0018      	movs	r0, r3
 800ed6c:	f007 fbf5 	bl	801655a <BSP_USBPD_PWR_VBUSDeInit>
        }
#endif /* _ACCESSORY_SNK */
      }
    }
  }
  return _timing;
 800ed70:	69fb      	ldr	r3, [r7, #28]
}
 800ed72:	0018      	movs	r0, r3
 800ed74:	46bd      	mov	sp, r7
 800ed76:	b009      	add	sp, #36	@ 0x24
 800ed78:	bd90      	pop	{r4, r7, pc}
 800ed7a:	46c0      	nop			@ (mov r8, r8)
 800ed7c:	20003e50 	.word	0x20003e50

0800ed80 <ManageStateAttached_SNK>:

static uint32_t ManageStateAttached_SNK(uint8_t PortNum, USBPD_CAD_EVENT *pEvent, CCxPin_TypeDef *pCCXX)
{
 800ed80:	b590      	push	{r4, r7, lr}
 800ed82:	b089      	sub	sp, #36	@ 0x24
 800ed84:	af00      	add	r7, sp, #0
 800ed86:	60b9      	str	r1, [r7, #8]
 800ed88:	607a      	str	r2, [r7, #4]
 800ed8a:	210f      	movs	r1, #15
 800ed8c:	187b      	adds	r3, r7, r1
 800ed8e:	1c02      	adds	r2, r0, #0
 800ed90:	701a      	strb	r2, [r3, #0]
  CAD_HW_HandleTypeDef *_handle = &CAD_HW_Handles[PortNum];
 800ed92:	0008      	movs	r0, r1
 800ed94:	183b      	adds	r3, r7, r0
 800ed96:	781b      	ldrb	r3, [r3, #0]
 800ed98:	011a      	lsls	r2, r3, #4
 800ed9a:	4b2f      	ldr	r3, [pc, #188]	@ (800ee58 <ManageStateAttached_SNK+0xd8>)
 800ed9c:	18d3      	adds	r3, r2, r3
 800ed9e:	61bb      	str	r3, [r7, #24]
  uint32_t _timing = CAD_DEFAULT_TIME;
 800eda0:	2302      	movs	r3, #2
 800eda2:	61fb      	str	r3, [r7, #28]

  uint32_t ccx;
  uint32_t comp = (Ports[PortNum].CCx == CC1) ? LL_UCPD_SNK_CC1_VOPEN : LL_UCPD_SNK_CC2_VOPEN;
 800eda4:	2300      	movs	r3, #0
 800eda6:	617b      	str	r3, [r7, #20]
  {
    __DSB();
  };
#endif /* _LOW_POWER || USBPDM1_VCC_FEATURE_ENABLED */

  ccx  = (Ports[PortNum].CCx == CC1) ? (Ports[PortNum].husbpd->SR & UCPD_SR_TYPEC_VSTATE_CC1)
 800eda8:	183b      	adds	r3, r7, r0
 800edaa:	781a      	ldrb	r2, [r3, #0]
 800edac:	492b      	ldr	r1, [pc, #172]	@ (800ee5c <ManageStateAttached_SNK+0xdc>)
 800edae:	0013      	movs	r3, r2
 800edb0:	011b      	lsls	r3, r3, #4
 800edb2:	1a9b      	subs	r3, r3, r2
 800edb4:	009b      	lsls	r3, r3, #2
 800edb6:	18cb      	adds	r3, r1, r3
 800edb8:	3334      	adds	r3, #52	@ 0x34
 800edba:	681b      	ldr	r3, [r3, #0]
         : (Ports[PortNum].husbpd->SR & UCPD_SR_TYPEC_VSTATE_CC2);
 800edbc:	2b01      	cmp	r3, #1
 800edbe:	d10c      	bne.n	800edda <ManageStateAttached_SNK+0x5a>
  ccx  = (Ports[PortNum].CCx == CC1) ? (Ports[PortNum].husbpd->SR & UCPD_SR_TYPEC_VSTATE_CC1)
 800edc0:	183b      	adds	r3, r7, r0
 800edc2:	781a      	ldrb	r2, [r3, #0]
 800edc4:	4925      	ldr	r1, [pc, #148]	@ (800ee5c <ManageStateAttached_SNK+0xdc>)
 800edc6:	0013      	movs	r3, r2
 800edc8:	011b      	lsls	r3, r3, #4
 800edca:	1a9b      	subs	r3, r3, r2
 800edcc:	009b      	lsls	r3, r3, #2
 800edce:	585b      	ldr	r3, [r3, r1]
 800edd0:	695a      	ldr	r2, [r3, #20]
         : (Ports[PortNum].husbpd->SR & UCPD_SR_TYPEC_VSTATE_CC2);
 800edd2:	23c0      	movs	r3, #192	@ 0xc0
 800edd4:	029b      	lsls	r3, r3, #10
 800edd6:	4013      	ands	r3, r2
 800edd8:	e00c      	b.n	800edf4 <ManageStateAttached_SNK+0x74>
 800edda:	230f      	movs	r3, #15
 800eddc:	18fb      	adds	r3, r7, r3
 800edde:	781a      	ldrb	r2, [r3, #0]
 800ede0:	491e      	ldr	r1, [pc, #120]	@ (800ee5c <ManageStateAttached_SNK+0xdc>)
 800ede2:	0013      	movs	r3, r2
 800ede4:	011b      	lsls	r3, r3, #4
 800ede6:	1a9b      	subs	r3, r3, r2
 800ede8:	009b      	lsls	r3, r3, #2
 800edea:	585b      	ldr	r3, [r3, r1]
 800edec:	695a      	ldr	r2, [r3, #20]
 800edee:	23c0      	movs	r3, #192	@ 0xc0
 800edf0:	031b      	lsls	r3, r3, #12
 800edf2:	4013      	ands	r3, r2
  ccx  = (Ports[PortNum].CCx == CC1) ? (Ports[PortNum].husbpd->SR & UCPD_SR_TYPEC_VSTATE_CC1)
 800edf4:	613b      	str	r3, [r7, #16]
  if ((USBPD_TRUE == USBPD_PWR_IF_GetVBUSStatus(PortNum,
 800edf6:	240f      	movs	r4, #15
 800edf8:	193b      	adds	r3, r7, r4
 800edfa:	781b      	ldrb	r3, [r3, #0]
 800edfc:	2102      	movs	r1, #2
 800edfe:	0018      	movs	r0, r3
 800ee00:	f007 f9fc 	bl	80161fc <USBPD_PWR_IF_GetVBUSStatus>
 800ee04:	0003      	movs	r3, r0
 800ee06:	2b01      	cmp	r3, #1
 800ee08:	d11e      	bne.n	800ee48 <ManageStateAttached_SNK+0xc8>
                                                USBPD_PWR_SNKDETACH)) /* Check if Vbus is below disconnect threshold */
      &&
 800ee0a:	697a      	ldr	r2, [r7, #20]
 800ee0c:	693b      	ldr	r3, [r7, #16]
 800ee0e:	429a      	cmp	r2, r3
 800ee10:	d11a      	bne.n	800ee48 <ManageStateAttached_SNK+0xc8>
      (comp == ccx)                                                   /* Confirm that there is no RP */
     )
  {
    HW_SignalDetachment(PortNum);
 800ee12:	193b      	adds	r3, r7, r4
 800ee14:	781b      	ldrb	r3, [r3, #0]
 800ee16:	0018      	movs	r0, r3
 800ee18:	f001 fd08 	bl	801082c <HW_SignalDetachment>
    /* Restart the toggle time */
    _handle->CurrentHWcondition = HW_Detachment;
 800ee1c:	69bb      	ldr	r3, [r7, #24]
 800ee1e:	781a      	ldrb	r2, [r3, #0]
 800ee20:	211c      	movs	r1, #28
 800ee22:	438a      	bics	r2, r1
 800ee24:	701a      	strb	r2, [r3, #0]
    _handle->cstate             = USBPD_CAD_STATE_DETACHED;
 800ee26:	69bb      	ldr	r3, [r7, #24]
 800ee28:	785a      	ldrb	r2, [r3, #1]
 800ee2a:	213e      	movs	r1, #62	@ 0x3e
 800ee2c:	438a      	bics	r2, r1
 800ee2e:	1c11      	adds	r1, r2, #0
 800ee30:	2202      	movs	r2, #2
 800ee32:	430a      	orrs	r2, r1
 800ee34:	705a      	strb	r2, [r3, #1]
    if (USBPD_TRUE ==  _handle->CAD_Accessory_SNK)
    {
      _handle->CAD_tToggle_start = HAL_GetTick();
    }
#endif /* _ACCESSORY_SNK */
    *pEvent = USBPD_CAD_EVENT_DETACHED;
 800ee36:	68bb      	ldr	r3, [r7, #8]
 800ee38:	2201      	movs	r2, #1
 800ee3a:	701a      	strb	r2, [r3, #0]
    *pCCXX = CCNONE;
 800ee3c:	687b      	ldr	r3, [r7, #4]
 800ee3e:	2200      	movs	r2, #0
 800ee40:	601a      	str	r2, [r3, #0]
    _timing = 0;
 800ee42:	2300      	movs	r3, #0
 800ee44:	61fb      	str	r3, [r7, #28]
 800ee46:	e001      	b.n	800ee4c <ManageStateAttached_SNK+0xcc>
  }
  else
  {
    _timing = CAD_VBUS_POLLING_TIME;
 800ee48:	230a      	movs	r3, #10
 800ee4a:	61fb      	str	r3, [r7, #28]
#if defined(_LOW_POWER) || defined(USBPDM1_VCC_FEATURE_ENABLED)
  /* Disable type C state machine */
  SET_BIT(Ports[PortNum].husbpd->CR, UCPD_CR_CC1TCDIS | UCPD_CR_CC2TCDIS);
#endif /* _LOW_POWER || USBPDM1_VCC_FEATURE_ENABLED */

  return _timing;
 800ee4c:	69fb      	ldr	r3, [r7, #28]
}
 800ee4e:	0018      	movs	r0, r3
 800ee50:	46bd      	mov	sp, r7
 800ee52:	b009      	add	sp, #36	@ 0x24
 800ee54:	bd90      	pop	{r4, r7, pc}
 800ee56:	46c0      	nop			@ (mov r8, r8)
 800ee58:	20003e50 	.word	0x20003e50
 800ee5c:	20003e84 	.word	0x20003e84

0800ee60 <LL_AHB1_GRP1_EnableClock>:
{
 800ee60:	b580      	push	{r7, lr}
 800ee62:	b084      	sub	sp, #16
 800ee64:	af00      	add	r7, sp, #0
 800ee66:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHBENR, Periphs);
 800ee68:	4b07      	ldr	r3, [pc, #28]	@ (800ee88 <LL_AHB1_GRP1_EnableClock+0x28>)
 800ee6a:	6b99      	ldr	r1, [r3, #56]	@ 0x38
 800ee6c:	4b06      	ldr	r3, [pc, #24]	@ (800ee88 <LL_AHB1_GRP1_EnableClock+0x28>)
 800ee6e:	687a      	ldr	r2, [r7, #4]
 800ee70:	430a      	orrs	r2, r1
 800ee72:	639a      	str	r2, [r3, #56]	@ 0x38
  tmpreg = READ_BIT(RCC->AHBENR, Periphs);
 800ee74:	4b04      	ldr	r3, [pc, #16]	@ (800ee88 <LL_AHB1_GRP1_EnableClock+0x28>)
 800ee76:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ee78:	687a      	ldr	r2, [r7, #4]
 800ee7a:	4013      	ands	r3, r2
 800ee7c:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800ee7e:	68fb      	ldr	r3, [r7, #12]
}
 800ee80:	46c0      	nop			@ (mov r8, r8)
 800ee82:	46bd      	mov	sp, r7
 800ee84:	b004      	add	sp, #16
 800ee86:	bd80      	pop	{r7, pc}
 800ee88:	40021000 	.word	0x40021000

0800ee8c <USBPD_HW_GetUSPDInstance>:
/* Variable containing ADC conversions results */
/* Private function prototypes -----------------------------------------------*/
/* Private functions ---------------------------------------------------------*/

UCPD_TypeDef *USBPD_HW_GetUSPDInstance(uint8_t PortNum)
{
 800ee8c:	b580      	push	{r7, lr}
 800ee8e:	b082      	sub	sp, #8
 800ee90:	af00      	add	r7, sp, #0
 800ee92:	0002      	movs	r2, r0
 800ee94:	1dfb      	adds	r3, r7, #7
 800ee96:	701a      	strb	r2, [r3, #0]
#if defined(UCPD_INSTANCE0) && defined(UCPD_INSTANCE1)
  return PortNum == 0u ? UCPD_INSTANCE0 : UCPD_INSTANCE1;
 800ee98:	1dfb      	adds	r3, r7, #7
 800ee9a:	781b      	ldrb	r3, [r3, #0]
 800ee9c:	2b00      	cmp	r3, #0
 800ee9e:	d101      	bne.n	800eea4 <USBPD_HW_GetUSPDInstance+0x18>
 800eea0:	4b03      	ldr	r3, [pc, #12]	@ (800eeb0 <USBPD_HW_GetUSPDInstance+0x24>)
 800eea2:	e000      	b.n	800eea6 <USBPD_HW_GetUSPDInstance+0x1a>
 800eea4:	4b03      	ldr	r3, [pc, #12]	@ (800eeb4 <USBPD_HW_GetUSPDInstance+0x28>)
#else
  return UCPD_INSTANCE0;
#endif /* UCPD_INSTANCE0 && UCPD_INSTANCE1 */
}
 800eea6:	0018      	movs	r0, r3
 800eea8:	46bd      	mov	sp, r7
 800eeaa:	b002      	add	sp, #8
 800eeac:	bd80      	pop	{r7, pc}
 800eeae:	46c0      	nop			@ (mov r8, r8)
 800eeb0:	4000a000 	.word	0x4000a000
 800eeb4:	4000a400 	.word	0x4000a400

0800eeb8 <USBPD_HW_Init_DMARxInstance>:

DMA_Channel_TypeDef *USBPD_HW_Init_DMARxInstance(uint8_t PortNum)
{
 800eeb8:	b590      	push	{r4, r7, lr}
 800eeba:	b08f      	sub	sp, #60	@ 0x3c
 800eebc:	af00      	add	r7, sp, #0
 800eebe:	0002      	movs	r2, r0
 800eec0:	1dfb      	adds	r3, r7, #7
 800eec2:	701a      	strb	r2, [r3, #0]
  LL_DMA_InitTypeDef DMA_InitStruct;

  /* Initialise the DMA */
  LL_DMA_StructInit(&DMA_InitStruct);
 800eec4:	240c      	movs	r4, #12
 800eec6:	193b      	adds	r3, r7, r4
 800eec8:	0018      	movs	r0, r3
 800eeca:	f7fc fe43 	bl	800bb54 <LL_DMA_StructInit>
  DMA_InitStruct.Direction = LL_DMA_DIRECTION_PERIPH_TO_MEMORY;
 800eece:	0021      	movs	r1, r4
 800eed0:	187b      	adds	r3, r7, r1
 800eed2:	2200      	movs	r2, #0
 800eed4:	609a      	str	r2, [r3, #8]
  DMA_InitStruct.Mode = LL_DMA_MODE_NORMAL;
 800eed6:	187b      	adds	r3, r7, r1
 800eed8:	2200      	movs	r2, #0
 800eeda:	60da      	str	r2, [r3, #12]
  DMA_InitStruct.PeriphOrM2MSrcIncMode = LL_DMA_PERIPH_NOINCREMENT;
 800eedc:	187b      	adds	r3, r7, r1
 800eede:	2200      	movs	r2, #0
 800eee0:	611a      	str	r2, [r3, #16]
  DMA_InitStruct.MemoryOrM2MDstIncMode = LL_DMA_MEMORY_INCREMENT;
 800eee2:	187b      	adds	r3, r7, r1
 800eee4:	2280      	movs	r2, #128	@ 0x80
 800eee6:	615a      	str	r2, [r3, #20]
  DMA_InitStruct.PeriphOrM2MSrcDataSize = LL_DMA_PDATAALIGN_BYTE;
 800eee8:	187b      	adds	r3, r7, r1
 800eeea:	2200      	movs	r2, #0
 800eeec:	619a      	str	r2, [r3, #24]
  DMA_InitStruct.MemoryOrM2MDstDataSize = LL_DMA_MDATAALIGN_BYTE;
 800eeee:	187b      	adds	r3, r7, r1
 800eef0:	2200      	movs	r2, #0
 800eef2:	61da      	str	r2, [r3, #28]
  DMA_InitStruct.NbData = 0;
 800eef4:	187b      	adds	r3, r7, r1
 800eef6:	2200      	movs	r2, #0
 800eef8:	621a      	str	r2, [r3, #32]
  DMA_InitStruct.MemoryOrM2MDstAddress = 0x0;
 800eefa:	187b      	adds	r3, r7, r1
 800eefc:	2200      	movs	r2, #0
 800eefe:	605a      	str	r2, [r3, #4]
  DMA_InitStruct.PeriphOrM2MSrcAddress = 0x0;
 800ef00:	187b      	adds	r3, r7, r1
 800ef02:	2200      	movs	r2, #0
 800ef04:	601a      	str	r2, [r3, #0]
  DMA_InitStruct.Priority = LL_DMA_PRIORITY_HIGH;
 800ef06:	187b      	adds	r3, r7, r1
 800ef08:	2280      	movs	r2, #128	@ 0x80
 800ef0a:	0192      	lsls	r2, r2, #6
 800ef0c:	629a      	str	r2, [r3, #40]	@ 0x28

  switch (PortNum)
 800ef0e:	1dfb      	adds	r3, r7, #7
 800ef10:	781b      	ldrb	r3, [r3, #0]
 800ef12:	2b00      	cmp	r3, #0
 800ef14:	d002      	beq.n	800ef1c <USBPD_HW_Init_DMARxInstance+0x64>
 800ef16:	2b01      	cmp	r3, #1
 800ef18:	d00e      	beq.n	800ef38 <USBPD_HW_Init_DMARxInstance+0x80>

      (void)LL_DMA_Init(UCPDDMA_INSTANCE1_DMA_RX, UCPDDMA_INSTANCE1_LL_CHANNEL_RX, &DMA_InitStruct);
      break;
#endif /* UCPD_INSTANCE1 */
    default:
      break;
 800ef1a:	e01b      	b.n	800ef54 <USBPD_HW_Init_DMARxInstance+0x9c>
      UCPDDMA_INSTANCE0_CLOCKENABLE_RX;
 800ef1c:	2001      	movs	r0, #1
 800ef1e:	f7ff ff9f 	bl	800ee60 <LL_AHB1_GRP1_EnableClock>
      DMA_InitStruct.PeriphRequest = UCPDDMA_INSTANCE0_REQUEST_RX;
 800ef22:	210c      	movs	r1, #12
 800ef24:	187b      	adds	r3, r7, r1
 800ef26:	223a      	movs	r2, #58	@ 0x3a
 800ef28:	625a      	str	r2, [r3, #36]	@ 0x24
      (void)LL_DMA_Init(UCPDDMA_INSTANCE0_DMA_RX, UCPDDMA_INSTANCE0_LL_CHANNEL_RX, &DMA_InitStruct);
 800ef2a:	187b      	adds	r3, r7, r1
 800ef2c:	480f      	ldr	r0, [pc, #60]	@ (800ef6c <USBPD_HW_Init_DMARxInstance+0xb4>)
 800ef2e:	001a      	movs	r2, r3
 800ef30:	2100      	movs	r1, #0
 800ef32:	f7fc fdcf 	bl	800bad4 <LL_DMA_Init>
      break;
 800ef36:	e00d      	b.n	800ef54 <USBPD_HW_Init_DMARxInstance+0x9c>
      UCPDDMA_INSTANCE1_CLOCKENABLE_RX;
 800ef38:	2001      	movs	r0, #1
 800ef3a:	f7ff ff91 	bl	800ee60 <LL_AHB1_GRP1_EnableClock>
      DMA_InitStruct.PeriphRequest = UCPDDMA_INSTANCE1_REQUEST_RX;
 800ef3e:	210c      	movs	r1, #12
 800ef40:	187b      	adds	r3, r7, r1
 800ef42:	223c      	movs	r2, #60	@ 0x3c
 800ef44:	625a      	str	r2, [r3, #36]	@ 0x24
      (void)LL_DMA_Init(UCPDDMA_INSTANCE1_DMA_RX, UCPDDMA_INSTANCE1_LL_CHANNEL_RX, &DMA_InitStruct);
 800ef46:	187b      	adds	r3, r7, r1
 800ef48:	4808      	ldr	r0, [pc, #32]	@ (800ef6c <USBPD_HW_Init_DMARxInstance+0xb4>)
 800ef4a:	001a      	movs	r2, r3
 800ef4c:	2102      	movs	r1, #2
 800ef4e:	f7fc fdc1 	bl	800bad4 <LL_DMA_Init>
      break;
 800ef52:	46c0      	nop			@ (mov r8, r8)
  }

#if defined(UCPD_INSTANCE1)
  return (PortNum == 0u) ? UCPDDMA_INSTANCE0_CHANNEL_RX : UCPDDMA_INSTANCE1_CHANNEL_RX;
 800ef54:	1dfb      	adds	r3, r7, #7
 800ef56:	781b      	ldrb	r3, [r3, #0]
 800ef58:	2b00      	cmp	r3, #0
 800ef5a:	d101      	bne.n	800ef60 <USBPD_HW_Init_DMARxInstance+0xa8>
 800ef5c:	4b04      	ldr	r3, [pc, #16]	@ (800ef70 <USBPD_HW_Init_DMARxInstance+0xb8>)
 800ef5e:	e000      	b.n	800ef62 <USBPD_HW_Init_DMARxInstance+0xaa>
 800ef60:	4b04      	ldr	r3, [pc, #16]	@ (800ef74 <USBPD_HW_Init_DMARxInstance+0xbc>)
#else
  return UCPDDMA_INSTANCE0_CHANNEL_RX;
#endif /* UCPD_INSTANCE1 */
}
 800ef62:	0018      	movs	r0, r3
 800ef64:	46bd      	mov	sp, r7
 800ef66:	b00f      	add	sp, #60	@ 0x3c
 800ef68:	bd90      	pop	{r4, r7, pc}
 800ef6a:	46c0      	nop			@ (mov r8, r8)
 800ef6c:	40020000 	.word	0x40020000
 800ef70:	40020008 	.word	0x40020008
 800ef74:	40020030 	.word	0x40020030

0800ef78 <USBPD_HW_DeInit_DMARxInstance>:

void USBPD_HW_DeInit_DMARxInstance(uint8_t PortNum)
{
 800ef78:	b580      	push	{r7, lr}
 800ef7a:	b082      	sub	sp, #8
 800ef7c:	af00      	add	r7, sp, #0
 800ef7e:	0002      	movs	r2, r0
 800ef80:	1dfb      	adds	r3, r7, #7
 800ef82:	701a      	strb	r2, [r3, #0]
  (void)PortNum;
}
 800ef84:	46c0      	nop			@ (mov r8, r8)
 800ef86:	46bd      	mov	sp, r7
 800ef88:	b002      	add	sp, #8
 800ef8a:	bd80      	pop	{r7, pc}

0800ef8c <USBPD_HW_Init_DMATxInstance>:

DMA_Channel_TypeDef *USBPD_HW_Init_DMATxInstance(uint8_t PortNum)
{
 800ef8c:	b590      	push	{r4, r7, lr}
 800ef8e:	b08f      	sub	sp, #60	@ 0x3c
 800ef90:	af00      	add	r7, sp, #0
 800ef92:	0002      	movs	r2, r0
 800ef94:	1dfb      	adds	r3, r7, #7
 800ef96:	701a      	strb	r2, [r3, #0]
  LL_DMA_InitTypeDef DMA_InitStruct;

  /* Initialise the DMA */
  LL_DMA_StructInit(&DMA_InitStruct);
 800ef98:	240c      	movs	r4, #12
 800ef9a:	193b      	adds	r3, r7, r4
 800ef9c:	0018      	movs	r0, r3
 800ef9e:	f7fc fdd9 	bl	800bb54 <LL_DMA_StructInit>
  DMA_InitStruct.Direction = LL_DMA_DIRECTION_MEMORY_TO_PERIPH;
 800efa2:	0021      	movs	r1, r4
 800efa4:	187b      	adds	r3, r7, r1
 800efa6:	2210      	movs	r2, #16
 800efa8:	609a      	str	r2, [r3, #8]
  DMA_InitStruct.Mode = LL_DMA_MODE_NORMAL;
 800efaa:	187b      	adds	r3, r7, r1
 800efac:	2200      	movs	r2, #0
 800efae:	60da      	str	r2, [r3, #12]
  DMA_InitStruct.PeriphOrM2MSrcIncMode = LL_DMA_PERIPH_NOINCREMENT;
 800efb0:	187b      	adds	r3, r7, r1
 800efb2:	2200      	movs	r2, #0
 800efb4:	611a      	str	r2, [r3, #16]
  DMA_InitStruct.MemoryOrM2MDstIncMode = LL_DMA_MEMORY_INCREMENT;
 800efb6:	187b      	adds	r3, r7, r1
 800efb8:	2280      	movs	r2, #128	@ 0x80
 800efba:	615a      	str	r2, [r3, #20]
  DMA_InitStruct.PeriphOrM2MSrcDataSize = LL_DMA_PDATAALIGN_BYTE;
 800efbc:	187b      	adds	r3, r7, r1
 800efbe:	2200      	movs	r2, #0
 800efc0:	619a      	str	r2, [r3, #24]
  DMA_InitStruct.MemoryOrM2MDstDataSize = LL_DMA_MDATAALIGN_BYTE;
 800efc2:	187b      	adds	r3, r7, r1
 800efc4:	2200      	movs	r2, #0
 800efc6:	61da      	str	r2, [r3, #28]
  DMA_InitStruct.NbData = 0;
 800efc8:	187b      	adds	r3, r7, r1
 800efca:	2200      	movs	r2, #0
 800efcc:	621a      	str	r2, [r3, #32]
  DMA_InitStruct.MemoryOrM2MDstAddress = 0x0;
 800efce:	187b      	adds	r3, r7, r1
 800efd0:	2200      	movs	r2, #0
 800efd2:	605a      	str	r2, [r3, #4]
  DMA_InitStruct.PeriphOrM2MSrcAddress = 0x0;
 800efd4:	187b      	adds	r3, r7, r1
 800efd6:	2200      	movs	r2, #0
 800efd8:	601a      	str	r2, [r3, #0]

  switch (PortNum)
 800efda:	1dfb      	adds	r3, r7, #7
 800efdc:	781b      	ldrb	r3, [r3, #0]
 800efde:	2b00      	cmp	r3, #0
 800efe0:	d002      	beq.n	800efe8 <USBPD_HW_Init_DMATxInstance+0x5c>
 800efe2:	2b01      	cmp	r3, #1
 800efe4:	d012      	beq.n	800f00c <USBPD_HW_Init_DMATxInstance+0x80>
      DMA_InitStruct.Priority = LL_DMA_PRIORITY_MEDIUM;
      (void)LL_DMA_Init(UCPDDMA_INSTANCE1_DMA_TX, UCPDDMA_INSTANCE1_LL_CHANNEL_TX, &DMA_InitStruct);
      break;
#endif /* UCPD_INSTANCE1 */
    default:
      break;
 800efe6:	e023      	b.n	800f030 <USBPD_HW_Init_DMATxInstance+0xa4>
      UCPDDMA_INSTANCE0_CLOCKENABLE_TX;
 800efe8:	2001      	movs	r0, #1
 800efea:	f7ff ff39 	bl	800ee60 <LL_AHB1_GRP1_EnableClock>
      DMA_InitStruct.PeriphRequest = UCPDDMA_INSTANCE0_REQUEST_TX;
 800efee:	210c      	movs	r1, #12
 800eff0:	187b      	adds	r3, r7, r1
 800eff2:	223b      	movs	r2, #59	@ 0x3b
 800eff4:	625a      	str	r2, [r3, #36]	@ 0x24
      DMA_InitStruct.Priority = LL_DMA_PRIORITY_MEDIUM;
 800eff6:	187b      	adds	r3, r7, r1
 800eff8:	2280      	movs	r2, #128	@ 0x80
 800effa:	0152      	lsls	r2, r2, #5
 800effc:	629a      	str	r2, [r3, #40]	@ 0x28
      (void)LL_DMA_Init(UCPDDMA_INSTANCE0_DMA_TX, UCPDDMA_INSTANCE0_LL_CHANNEL_TX, &DMA_InitStruct);
 800effe:	187b      	adds	r3, r7, r1
 800f000:	4811      	ldr	r0, [pc, #68]	@ (800f048 <USBPD_HW_Init_DMATxInstance+0xbc>)
 800f002:	001a      	movs	r2, r3
 800f004:	2101      	movs	r1, #1
 800f006:	f7fc fd65 	bl	800bad4 <LL_DMA_Init>
      break;
 800f00a:	e011      	b.n	800f030 <USBPD_HW_Init_DMATxInstance+0xa4>
      UCPDDMA_INSTANCE1_CLOCKENABLE_TX;
 800f00c:	2001      	movs	r0, #1
 800f00e:	f7ff ff27 	bl	800ee60 <LL_AHB1_GRP1_EnableClock>
      DMA_InitStruct.PeriphRequest = UCPDDMA_INSTANCE1_REQUEST_TX;
 800f012:	210c      	movs	r1, #12
 800f014:	187b      	adds	r3, r7, r1
 800f016:	223d      	movs	r2, #61	@ 0x3d
 800f018:	625a      	str	r2, [r3, #36]	@ 0x24
      DMA_InitStruct.Priority = LL_DMA_PRIORITY_MEDIUM;
 800f01a:	187b      	adds	r3, r7, r1
 800f01c:	2280      	movs	r2, #128	@ 0x80
 800f01e:	0152      	lsls	r2, r2, #5
 800f020:	629a      	str	r2, [r3, #40]	@ 0x28
      (void)LL_DMA_Init(UCPDDMA_INSTANCE1_DMA_TX, UCPDDMA_INSTANCE1_LL_CHANNEL_TX, &DMA_InitStruct);
 800f022:	187b      	adds	r3, r7, r1
 800f024:	4808      	ldr	r0, [pc, #32]	@ (800f048 <USBPD_HW_Init_DMATxInstance+0xbc>)
 800f026:	001a      	movs	r2, r3
 800f028:	2103      	movs	r1, #3
 800f02a:	f7fc fd53 	bl	800bad4 <LL_DMA_Init>
      break;
 800f02e:	46c0      	nop			@ (mov r8, r8)
  }

#if defined(UCPD_INSTANCE1)
  return (PortNum == 0u) ? UCPDDMA_INSTANCE0_CHANNEL_TX : UCPDDMA_INSTANCE1_CHANNEL_TX;
 800f030:	1dfb      	adds	r3, r7, #7
 800f032:	781b      	ldrb	r3, [r3, #0]
 800f034:	2b00      	cmp	r3, #0
 800f036:	d101      	bne.n	800f03c <USBPD_HW_Init_DMATxInstance+0xb0>
 800f038:	4b04      	ldr	r3, [pc, #16]	@ (800f04c <USBPD_HW_Init_DMATxInstance+0xc0>)
 800f03a:	e000      	b.n	800f03e <USBPD_HW_Init_DMATxInstance+0xb2>
 800f03c:	4b04      	ldr	r3, [pc, #16]	@ (800f050 <USBPD_HW_Init_DMATxInstance+0xc4>)
#else
  return UCPDDMA_INSTANCE0_CHANNEL_TX;
#endif /* UCPD_INSTANCE1 */
}
 800f03e:	0018      	movs	r0, r3
 800f040:	46bd      	mov	sp, r7
 800f042:	b00f      	add	sp, #60	@ 0x3c
 800f044:	bd90      	pop	{r4, r7, pc}
 800f046:	46c0      	nop			@ (mov r8, r8)
 800f048:	40020000 	.word	0x40020000
 800f04c:	4002001c 	.word	0x4002001c
 800f050:	40020044 	.word	0x40020044

0800f054 <USBPD_HW_DeInit_DMATxInstance>:

void USBPD_HW_DeInit_DMATxInstance(uint8_t PortNum)
{
 800f054:	b580      	push	{r7, lr}
 800f056:	b082      	sub	sp, #8
 800f058:	af00      	add	r7, sp, #0
 800f05a:	0002      	movs	r2, r0
 800f05c:	1dfb      	adds	r3, r7, #7
 800f05e:	701a      	strb	r2, [r3, #0]
  (void)PortNum;
}
 800f060:	46c0      	nop			@ (mov r8, r8)
 800f062:	46bd      	mov	sp, r7
 800f064:	b002      	add	sp, #8
 800f066:	bd80      	pop	{r7, pc}

0800f068 <USBPD_HW_SetFRSSignalling>:
  (void)PortNum;
  return LL_UCPD_RESISTOR_3_0A;
}

void USBPD_HW_SetFRSSignalling(uint8_t PortNum, uint8_t cc)
{
 800f068:	b580      	push	{r7, lr}
 800f06a:	b082      	sub	sp, #8
 800f06c:	af00      	add	r7, sp, #0
 800f06e:	0002      	movs	r2, r0
 800f070:	1dfb      	adds	r3, r7, #7
 800f072:	701a      	strb	r2, [r3, #0]
 800f074:	1dbb      	adds	r3, r7, #6
 800f076:	1c0a      	adds	r2, r1, #0
 800f078:	701a      	strb	r2, [r3, #0]
  switch (PortNum)
 800f07a:	1dfb      	adds	r3, r7, #7
 800f07c:	781b      	ldrb	r3, [r3, #0]
 800f07e:	2b00      	cmp	r3, #0
 800f080:	d002      	beq.n	800f088 <USBPD_HW_SetFRSSignalling+0x20>
 800f082:	2b01      	cmp	r3, #1
 800f084:	d002      	beq.n	800f08c <USBPD_HW_SetFRSSignalling+0x24>
      }
      break;
    }
#endif /* UCPD_INSTANCE1 */
    default:
      break;
 800f086:	e002      	b.n	800f08e <USBPD_HW_SetFRSSignalling+0x26>
      break;
 800f088:	46c0      	nop			@ (mov r8, r8)
 800f08a:	e000      	b.n	800f08e <USBPD_HW_SetFRSSignalling+0x26>
      break;
 800f08c:	46c0      	nop			@ (mov r8, r8)
  }
}
 800f08e:	46c0      	nop			@ (mov r8, r8)
 800f090:	46bd      	mov	sp, r7
 800f092:	b002      	add	sp, #8
 800f094:	bd80      	pop	{r7, pc}

0800f096 <LL_UCPD_ClearFlag_TypeCEventCC2>:
  * @rmtoll IIMR          TYPECEVT2IE        LL_UCPD_ClearFlag_TypeCEventCC2
  * @param  UCPDx UCPD Instance
  * @retval None
  */
__STATIC_INLINE void LL_UCPD_ClearFlag_TypeCEventCC2(UCPD_TypeDef *UCPDx)
{
 800f096:	b580      	push	{r7, lr}
 800f098:	b082      	sub	sp, #8
 800f09a:	af00      	add	r7, sp, #0
 800f09c:	6078      	str	r0, [r7, #4]
  SET_BIT(UCPDx->ICR, UCPD_ICR_TYPECEVT2CF);
 800f09e:	687b      	ldr	r3, [r7, #4]
 800f0a0:	699b      	ldr	r3, [r3, #24]
 800f0a2:	2280      	movs	r2, #128	@ 0x80
 800f0a4:	0212      	lsls	r2, r2, #8
 800f0a6:	431a      	orrs	r2, r3
 800f0a8:	687b      	ldr	r3, [r7, #4]
 800f0aa:	619a      	str	r2, [r3, #24]
}
 800f0ac:	46c0      	nop			@ (mov r8, r8)
 800f0ae:	46bd      	mov	sp, r7
 800f0b0:	b002      	add	sp, #8
 800f0b2:	bd80      	pop	{r7, pc}

0800f0b4 <LL_UCPD_ClearFlag_TypeCEventCC1>:
  * @rmtoll IIMR          TYPECEVT1IE        LL_UCPD_ClearFlag_TypeCEventCC1
  * @param  UCPDx UCPD Instance
  * @retval None
  */
__STATIC_INLINE void LL_UCPD_ClearFlag_TypeCEventCC1(UCPD_TypeDef *UCPDx)
{
 800f0b4:	b580      	push	{r7, lr}
 800f0b6:	b082      	sub	sp, #8
 800f0b8:	af00      	add	r7, sp, #0
 800f0ba:	6078      	str	r0, [r7, #4]
  SET_BIT(UCPDx->ICR, UCPD_ICR_TYPECEVT1CF);
 800f0bc:	687b      	ldr	r3, [r7, #4]
 800f0be:	699b      	ldr	r3, [r3, #24]
 800f0c0:	2280      	movs	r2, #128	@ 0x80
 800f0c2:	01d2      	lsls	r2, r2, #7
 800f0c4:	431a      	orrs	r2, r3
 800f0c6:	687b      	ldr	r3, [r7, #4]
 800f0c8:	619a      	str	r2, [r3, #24]
}
 800f0ca:	46c0      	nop			@ (mov r8, r8)
 800f0cc:	46bd      	mov	sp, r7
 800f0ce:	b002      	add	sp, #8
 800f0d0:	bd80      	pop	{r7, pc}

0800f0d2 <LL_UCPD_ClearFlag_RxMsgEnd>:
  * @rmtoll ICR          RXMSGENDIE         LL_UCPD_ClearFlag_RxMsgEnd
  * @param  UCPDx UCPD Instance
  * @retval None
  */
__STATIC_INLINE void LL_UCPD_ClearFlag_RxMsgEnd(UCPD_TypeDef *UCPDx)
{
 800f0d2:	b580      	push	{r7, lr}
 800f0d4:	b082      	sub	sp, #8
 800f0d6:	af00      	add	r7, sp, #0
 800f0d8:	6078      	str	r0, [r7, #4]
  SET_BIT(UCPDx->ICR, UCPD_ICR_RXMSGENDCF);
 800f0da:	687b      	ldr	r3, [r7, #4]
 800f0dc:	699b      	ldr	r3, [r3, #24]
 800f0de:	2280      	movs	r2, #128	@ 0x80
 800f0e0:	0152      	lsls	r2, r2, #5
 800f0e2:	431a      	orrs	r2, r3
 800f0e4:	687b      	ldr	r3, [r7, #4]
 800f0e6:	619a      	str	r2, [r3, #24]
}
 800f0e8:	46c0      	nop			@ (mov r8, r8)
 800f0ea:	46bd      	mov	sp, r7
 800f0ec:	b002      	add	sp, #8
 800f0ee:	bd80      	pop	{r7, pc}

0800f0f0 <LL_UCPD_ClearFlag_RxOvr>:
  * @rmtoll ICR          RXOVRIE         LL_UCPD_ClearFlag_RxOvr
  * @param  UCPDx UCPD Instance
  * @retval None
  */
__STATIC_INLINE void LL_UCPD_ClearFlag_RxOvr(UCPD_TypeDef *UCPDx)
{
 800f0f0:	b580      	push	{r7, lr}
 800f0f2:	b082      	sub	sp, #8
 800f0f4:	af00      	add	r7, sp, #0
 800f0f6:	6078      	str	r0, [r7, #4]
  SET_BIT(UCPDx->ICR, UCPD_ICR_RXOVRCF);
 800f0f8:	687b      	ldr	r3, [r7, #4]
 800f0fa:	699b      	ldr	r3, [r3, #24]
 800f0fc:	2280      	movs	r2, #128	@ 0x80
 800f0fe:	0112      	lsls	r2, r2, #4
 800f100:	431a      	orrs	r2, r3
 800f102:	687b      	ldr	r3, [r7, #4]
 800f104:	619a      	str	r2, [r3, #24]
}
 800f106:	46c0      	nop			@ (mov r8, r8)
 800f108:	46bd      	mov	sp, r7
 800f10a:	b002      	add	sp, #8
 800f10c:	bd80      	pop	{r7, pc}

0800f10e <LL_UCPD_ClearFlag_RxHRST>:
  * @rmtoll ICR          RXHRSTDETIE         LL_UCPD_ClearFlag_RxHRST
  * @param  UCPDx UCPD Instance
  * @retval None
  */
__STATIC_INLINE void LL_UCPD_ClearFlag_RxHRST(UCPD_TypeDef *UCPDx)
{
 800f10e:	b580      	push	{r7, lr}
 800f110:	b082      	sub	sp, #8
 800f112:	af00      	add	r7, sp, #0
 800f114:	6078      	str	r0, [r7, #4]
  SET_BIT(UCPDx->ICR, UCPD_ICR_RXHRSTDETCF);
 800f116:	687b      	ldr	r3, [r7, #4]
 800f118:	699b      	ldr	r3, [r3, #24]
 800f11a:	2280      	movs	r2, #128	@ 0x80
 800f11c:	00d2      	lsls	r2, r2, #3
 800f11e:	431a      	orrs	r2, r3
 800f120:	687b      	ldr	r3, [r7, #4]
 800f122:	619a      	str	r2, [r3, #24]
}
 800f124:	46c0      	nop			@ (mov r8, r8)
 800f126:	46bd      	mov	sp, r7
 800f128:	b002      	add	sp, #8
 800f12a:	bd80      	pop	{r7, pc}

0800f12c <LL_UCPD_ClearFlag_RxOrderSet>:
  * @rmtoll ICR          RXORDDETIE         LL_UCPD_ClearFlag_RxOrderSet
  * @param  UCPDx UCPD Instance
  * @retval None
  */
__STATIC_INLINE void LL_UCPD_ClearFlag_RxOrderSet(UCPD_TypeDef *UCPDx)
{
 800f12c:	b580      	push	{r7, lr}
 800f12e:	b082      	sub	sp, #8
 800f130:	af00      	add	r7, sp, #0
 800f132:	6078      	str	r0, [r7, #4]
  SET_BIT(UCPDx->ICR, UCPD_ICR_RXORDDETCF);
 800f134:	687b      	ldr	r3, [r7, #4]
 800f136:	699b      	ldr	r3, [r3, #24]
 800f138:	2280      	movs	r2, #128	@ 0x80
 800f13a:	0092      	lsls	r2, r2, #2
 800f13c:	431a      	orrs	r2, r3
 800f13e:	687b      	ldr	r3, [r7, #4]
 800f140:	619a      	str	r2, [r3, #24]
}
 800f142:	46c0      	nop			@ (mov r8, r8)
 800f144:	46bd      	mov	sp, r7
 800f146:	b002      	add	sp, #8
 800f148:	bd80      	pop	{r7, pc}

0800f14a <LL_UCPD_ClearFlag_TxUND>:
  * @rmtoll ICR          TXUNDIE         LL_UCPD_ClearFlag_TxUND
  * @param  UCPDx UCPD Instance
  * @retval None
  */
__STATIC_INLINE void LL_UCPD_ClearFlag_TxUND(UCPD_TypeDef *UCPDx)
{
 800f14a:	b580      	push	{r7, lr}
 800f14c:	b082      	sub	sp, #8
 800f14e:	af00      	add	r7, sp, #0
 800f150:	6078      	str	r0, [r7, #4]
  SET_BIT(UCPDx->ICR, UCPD_ICR_TXUNDCF);
 800f152:	687b      	ldr	r3, [r7, #4]
 800f154:	699b      	ldr	r3, [r3, #24]
 800f156:	2240      	movs	r2, #64	@ 0x40
 800f158:	431a      	orrs	r2, r3
 800f15a:	687b      	ldr	r3, [r7, #4]
 800f15c:	619a      	str	r2, [r3, #24]
}
 800f15e:	46c0      	nop			@ (mov r8, r8)
 800f160:	46bd      	mov	sp, r7
 800f162:	b002      	add	sp, #8
 800f164:	bd80      	pop	{r7, pc}

0800f166 <LL_UCPD_ClearFlag_TxHRSTSENT>:
  * @rmtoll ICR          HRSTSENTIE         LL_UCPD_ClearFlag_TxHRSTSENT
  * @param  UCPDx UCPD Instance
  * @retval None
  */
__STATIC_INLINE void LL_UCPD_ClearFlag_TxHRSTSENT(UCPD_TypeDef *UCPDx)
{
 800f166:	b580      	push	{r7, lr}
 800f168:	b082      	sub	sp, #8
 800f16a:	af00      	add	r7, sp, #0
 800f16c:	6078      	str	r0, [r7, #4]
  SET_BIT(UCPDx->ICR, UCPD_ICR_HRSTSENTCF);
 800f16e:	687b      	ldr	r3, [r7, #4]
 800f170:	699b      	ldr	r3, [r3, #24]
 800f172:	2220      	movs	r2, #32
 800f174:	431a      	orrs	r2, r3
 800f176:	687b      	ldr	r3, [r7, #4]
 800f178:	619a      	str	r2, [r3, #24]
}
 800f17a:	46c0      	nop			@ (mov r8, r8)
 800f17c:	46bd      	mov	sp, r7
 800f17e:	b002      	add	sp, #8
 800f180:	bd80      	pop	{r7, pc}

0800f182 <LL_UCPD_ClearFlag_TxHRSTDISC>:
  * @rmtoll ICR          HRSTDISCIE         LL_UCPD_ClearFlag_TxHRSTDISC
  * @param  UCPDx UCPD Instance
  * @retval None
  */
__STATIC_INLINE void LL_UCPD_ClearFlag_TxHRSTDISC(UCPD_TypeDef *UCPDx)
{
 800f182:	b580      	push	{r7, lr}
 800f184:	b082      	sub	sp, #8
 800f186:	af00      	add	r7, sp, #0
 800f188:	6078      	str	r0, [r7, #4]
  SET_BIT(UCPDx->ICR, UCPD_ICR_HRSTDISCCF);
 800f18a:	687b      	ldr	r3, [r7, #4]
 800f18c:	699b      	ldr	r3, [r3, #24]
 800f18e:	2210      	movs	r2, #16
 800f190:	431a      	orrs	r2, r3
 800f192:	687b      	ldr	r3, [r7, #4]
 800f194:	619a      	str	r2, [r3, #24]
}
 800f196:	46c0      	nop			@ (mov r8, r8)
 800f198:	46bd      	mov	sp, r7
 800f19a:	b002      	add	sp, #8
 800f19c:	bd80      	pop	{r7, pc}

0800f19e <LL_UCPD_ClearFlag_TxMSGABT>:
  * @rmtoll ICR          TXMSGABTIE         LL_UCPD_ClearFlag_TxMSGABT
  * @param  UCPDx UCPD Instance
  * @retval None
  */
__STATIC_INLINE void LL_UCPD_ClearFlag_TxMSGABT(UCPD_TypeDef *UCPDx)
{
 800f19e:	b580      	push	{r7, lr}
 800f1a0:	b082      	sub	sp, #8
 800f1a2:	af00      	add	r7, sp, #0
 800f1a4:	6078      	str	r0, [r7, #4]
  SET_BIT(UCPDx->ICR, UCPD_ICR_TXMSGABTCF);
 800f1a6:	687b      	ldr	r3, [r7, #4]
 800f1a8:	699b      	ldr	r3, [r3, #24]
 800f1aa:	2208      	movs	r2, #8
 800f1ac:	431a      	orrs	r2, r3
 800f1ae:	687b      	ldr	r3, [r7, #4]
 800f1b0:	619a      	str	r2, [r3, #24]
}
 800f1b2:	46c0      	nop			@ (mov r8, r8)
 800f1b4:	46bd      	mov	sp, r7
 800f1b6:	b002      	add	sp, #8
 800f1b8:	bd80      	pop	{r7, pc}

0800f1ba <LL_UCPD_ClearFlag_TxMSGSENT>:
  * @rmtoll ICR          TXMSGSENTIE         LL_UCPD_ClearFlag_TxMSGSENT
  * @param  UCPDx UCPD Instance
  * @retval None
  */
__STATIC_INLINE void LL_UCPD_ClearFlag_TxMSGSENT(UCPD_TypeDef *UCPDx)
{
 800f1ba:	b580      	push	{r7, lr}
 800f1bc:	b082      	sub	sp, #8
 800f1be:	af00      	add	r7, sp, #0
 800f1c0:	6078      	str	r0, [r7, #4]
  SET_BIT(UCPDx->ICR, UCPD_ICR_TXMSGSENTCF);
 800f1c2:	687b      	ldr	r3, [r7, #4]
 800f1c4:	699b      	ldr	r3, [r3, #24]
 800f1c6:	2204      	movs	r2, #4
 800f1c8:	431a      	orrs	r2, r3
 800f1ca:	687b      	ldr	r3, [r7, #4]
 800f1cc:	619a      	str	r2, [r3, #24]
}
 800f1ce:	46c0      	nop			@ (mov r8, r8)
 800f1d0:	46bd      	mov	sp, r7
 800f1d2:	b002      	add	sp, #8
 800f1d4:	bd80      	pop	{r7, pc}

0800f1d6 <LL_UCPD_ClearFlag_TxMSGDISC>:
  * @rmtoll ICR          TXMSGDISCIE         LL_UCPD_ClearFlag_TxMSGDISC
  * @param  UCPDx UCPD Instance
  * @retval None
  */
__STATIC_INLINE void LL_UCPD_ClearFlag_TxMSGDISC(UCPD_TypeDef *UCPDx)
{
 800f1d6:	b580      	push	{r7, lr}
 800f1d8:	b082      	sub	sp, #8
 800f1da:	af00      	add	r7, sp, #0
 800f1dc:	6078      	str	r0, [r7, #4]
  SET_BIT(UCPDx->ICR, UCPD_ICR_TXMSGDISCCF);
 800f1de:	687b      	ldr	r3, [r7, #4]
 800f1e0:	699b      	ldr	r3, [r3, #24]
 800f1e2:	2202      	movs	r2, #2
 800f1e4:	431a      	orrs	r2, r3
 800f1e6:	687b      	ldr	r3, [r7, #4]
 800f1e8:	619a      	str	r2, [r3, #24]
}
 800f1ea:	46c0      	nop			@ (mov r8, r8)
 800f1ec:	46bd      	mov	sp, r7
 800f1ee:	b002      	add	sp, #8
 800f1f0:	bd80      	pop	{r7, pc}

0800f1f2 <USBPD_PORT0_IRQHandler>:
/* Private function prototypes -----------------------------------------------*/
/* Private functions ---------------------------------------------------------*/
void PORTx_IRQHandler(uint8_t PortNum);

void USBPD_PORT0_IRQHandler(void)
{
 800f1f2:	b580      	push	{r7, lr}
 800f1f4:	af00      	add	r7, sp, #0
  PORTx_IRQHandler(USBPD_PORT_0);
 800f1f6:	2000      	movs	r0, #0
 800f1f8:	f000 f80c 	bl	800f214 <PORTx_IRQHandler>
}
 800f1fc:	46c0      	nop			@ (mov r8, r8)
 800f1fe:	46bd      	mov	sp, r7
 800f200:	bd80      	pop	{r7, pc}

0800f202 <USBPD_PORT1_IRQHandler>:

void USBPD_PORT1_IRQHandler(void)
{
 800f202:	b580      	push	{r7, lr}
 800f204:	af00      	add	r7, sp, #0
  PORTx_IRQHandler(USBPD_PORT_1);
 800f206:	2001      	movs	r0, #1
 800f208:	f000 f804 	bl	800f214 <PORTx_IRQHandler>
}
 800f20c:	46c0      	nop			@ (mov r8, r8)
 800f20e:	46bd      	mov	sp, r7
 800f210:	bd80      	pop	{r7, pc}
	...

0800f214 <PORTx_IRQHandler>:

void PORTx_IRQHandler(uint8_t PortNum)
{
 800f214:	b580      	push	{r7, lr}
 800f216:	b084      	sub	sp, #16
 800f218:	af00      	add	r7, sp, #0
 800f21a:	0002      	movs	r2, r0
 800f21c:	1dfb      	adds	r3, r7, #7
 800f21e:	701a      	strb	r2, [r3, #0]
  UCPD_TypeDef *hucpd = Ports[PortNum].husbpd;
 800f220:	1dfb      	adds	r3, r7, #7
 800f222:	781a      	ldrb	r2, [r3, #0]
 800f224:	49a6      	ldr	r1, [pc, #664]	@ (800f4c0 <PORTx_IRQHandler+0x2ac>)
 800f226:	0013      	movs	r3, r2
 800f228:	011b      	lsls	r3, r3, #4
 800f22a:	1a9b      	subs	r3, r3, r2
 800f22c:	009b      	lsls	r3, r3, #2
 800f22e:	585b      	ldr	r3, [r3, r1]
 800f230:	60fb      	str	r3, [r7, #12]
  uint32_t _interrupt = LL_UCPD_ReadReg(hucpd, SR);
 800f232:	68fb      	ldr	r3, [r7, #12]
 800f234:	695b      	ldr	r3, [r3, #20]
 800f236:	60bb      	str	r3, [r7, #8]
  static uint8_t ovrflag[2] = {0, 0};

  if ((hucpd->IMR & _interrupt) != 0u)
 800f238:	68fb      	ldr	r3, [r7, #12]
 800f23a:	691b      	ldr	r3, [r3, #16]
 800f23c:	68ba      	ldr	r2, [r7, #8]
 800f23e:	4013      	ands	r3, r2
 800f240:	d100      	bne.n	800f244 <PORTx_IRQHandler+0x30>
 800f242:	e1fc      	b.n	800f63e <PORTx_IRQHandler+0x42a>
  {
    /* TXIS no need to enable it all the transfer are done by DMA */
    if (UCPD_SR_TXMSGDISC == (_interrupt & UCPD_SR_TXMSGDISC))
 800f244:	68bb      	ldr	r3, [r7, #8]
 800f246:	2202      	movs	r2, #2
 800f248:	4013      	ands	r3, r2
 800f24a:	d03c      	beq.n	800f2c6 <PORTx_IRQHandler+0xb2>
    {
      /* Message has been discarded */
      LL_UCPD_ClearFlag_TxMSGDISC(hucpd);
 800f24c:	68fb      	ldr	r3, [r7, #12]
 800f24e:	0018      	movs	r0, r3
 800f250:	f7ff ffc1 	bl	800f1d6 <LL_UCPD_ClearFlag_TxMSGDISC>
      CLEAR_BIT(Ports[PortNum].hdmatx->CCR, DMA_CCR_EN);
 800f254:	1dfb      	adds	r3, r7, #7
 800f256:	781a      	ldrb	r2, [r3, #0]
 800f258:	4999      	ldr	r1, [pc, #612]	@ (800f4c0 <PORTx_IRQHandler+0x2ac>)
 800f25a:	0013      	movs	r3, r2
 800f25c:	011b      	lsls	r3, r3, #4
 800f25e:	1a9b      	subs	r3, r3, r2
 800f260:	009b      	lsls	r3, r3, #2
 800f262:	18cb      	adds	r3, r1, r3
 800f264:	3304      	adds	r3, #4
 800f266:	681b      	ldr	r3, [r3, #0]
 800f268:	6819      	ldr	r1, [r3, #0]
 800f26a:	1dfb      	adds	r3, r7, #7
 800f26c:	781a      	ldrb	r2, [r3, #0]
 800f26e:	4894      	ldr	r0, [pc, #592]	@ (800f4c0 <PORTx_IRQHandler+0x2ac>)
 800f270:	0013      	movs	r3, r2
 800f272:	011b      	lsls	r3, r3, #4
 800f274:	1a9b      	subs	r3, r3, r2
 800f276:	009b      	lsls	r3, r3, #2
 800f278:	18c3      	adds	r3, r0, r3
 800f27a:	3304      	adds	r3, #4
 800f27c:	681b      	ldr	r3, [r3, #0]
 800f27e:	2201      	movs	r2, #1
 800f280:	4391      	bics	r1, r2
 800f282:	000a      	movs	r2, r1
 800f284:	601a      	str	r2, [r3, #0]
      while ((Ports[PortNum].hdmatx->CCR & DMA_CCR_EN) == DMA_CCR_EN);
 800f286:	46c0      	nop			@ (mov r8, r8)
 800f288:	1dfb      	adds	r3, r7, #7
 800f28a:	781a      	ldrb	r2, [r3, #0]
 800f28c:	498c      	ldr	r1, [pc, #560]	@ (800f4c0 <PORTx_IRQHandler+0x2ac>)
 800f28e:	0013      	movs	r3, r2
 800f290:	011b      	lsls	r3, r3, #4
 800f292:	1a9b      	subs	r3, r3, r2
 800f294:	009b      	lsls	r3, r3, #2
 800f296:	18cb      	adds	r3, r1, r3
 800f298:	3304      	adds	r3, #4
 800f29a:	681b      	ldr	r3, [r3, #0]
 800f29c:	681b      	ldr	r3, [r3, #0]
 800f29e:	2201      	movs	r2, #1
 800f2a0:	4013      	ands	r3, r2
 800f2a2:	2b01      	cmp	r3, #1
 800f2a4:	d0f0      	beq.n	800f288 <PORTx_IRQHandler+0x74>
      Ports[PortNum].cbs.USBPD_HW_IF_TxCompleted(PortNum, 1);
 800f2a6:	1dfb      	adds	r3, r7, #7
 800f2a8:	781a      	ldrb	r2, [r3, #0]
 800f2aa:	4985      	ldr	r1, [pc, #532]	@ (800f4c0 <PORTx_IRQHandler+0x2ac>)
 800f2ac:	0013      	movs	r3, r2
 800f2ae:	011b      	lsls	r3, r3, #4
 800f2b0:	1a9b      	subs	r3, r3, r2
 800f2b2:	009b      	lsls	r3, r3, #2
 800f2b4:	18cb      	adds	r3, r1, r3
 800f2b6:	3314      	adds	r3, #20
 800f2b8:	681b      	ldr	r3, [r3, #0]
 800f2ba:	1dfa      	adds	r2, r7, #7
 800f2bc:	7812      	ldrb	r2, [r2, #0]
 800f2be:	2101      	movs	r1, #1
 800f2c0:	0010      	movs	r0, r2
 800f2c2:	4798      	blx	r3
      return;
 800f2c4:	e1bb      	b.n	800f63e <PORTx_IRQHandler+0x42a>
    }

    if (UCPD_SR_TXMSGSENT == (_interrupt & UCPD_SR_TXMSGSENT))
 800f2c6:	68bb      	ldr	r3, [r7, #8]
 800f2c8:	2204      	movs	r2, #4
 800f2ca:	4013      	ands	r3, r2
 800f2cc:	d03c      	beq.n	800f348 <PORTx_IRQHandler+0x134>
    {
      /* Message has been fully transferred */
      LL_UCPD_ClearFlag_TxMSGSENT(hucpd);
 800f2ce:	68fb      	ldr	r3, [r7, #12]
 800f2d0:	0018      	movs	r0, r3
 800f2d2:	f7ff ff72 	bl	800f1ba <LL_UCPD_ClearFlag_TxMSGSENT>
      CLEAR_BIT(Ports[PortNum].hdmatx->CCR, DMA_CCR_EN);
 800f2d6:	1dfb      	adds	r3, r7, #7
 800f2d8:	781a      	ldrb	r2, [r3, #0]
 800f2da:	4979      	ldr	r1, [pc, #484]	@ (800f4c0 <PORTx_IRQHandler+0x2ac>)
 800f2dc:	0013      	movs	r3, r2
 800f2de:	011b      	lsls	r3, r3, #4
 800f2e0:	1a9b      	subs	r3, r3, r2
 800f2e2:	009b      	lsls	r3, r3, #2
 800f2e4:	18cb      	adds	r3, r1, r3
 800f2e6:	3304      	adds	r3, #4
 800f2e8:	681b      	ldr	r3, [r3, #0]
 800f2ea:	6819      	ldr	r1, [r3, #0]
 800f2ec:	1dfb      	adds	r3, r7, #7
 800f2ee:	781a      	ldrb	r2, [r3, #0]
 800f2f0:	4873      	ldr	r0, [pc, #460]	@ (800f4c0 <PORTx_IRQHandler+0x2ac>)
 800f2f2:	0013      	movs	r3, r2
 800f2f4:	011b      	lsls	r3, r3, #4
 800f2f6:	1a9b      	subs	r3, r3, r2
 800f2f8:	009b      	lsls	r3, r3, #2
 800f2fa:	18c3      	adds	r3, r0, r3
 800f2fc:	3304      	adds	r3, #4
 800f2fe:	681b      	ldr	r3, [r3, #0]
 800f300:	2201      	movs	r2, #1
 800f302:	4391      	bics	r1, r2
 800f304:	000a      	movs	r2, r1
 800f306:	601a      	str	r2, [r3, #0]
      while ((Ports[PortNum].hdmatx->CCR & DMA_CCR_EN) == DMA_CCR_EN);
 800f308:	46c0      	nop			@ (mov r8, r8)
 800f30a:	1dfb      	adds	r3, r7, #7
 800f30c:	781a      	ldrb	r2, [r3, #0]
 800f30e:	496c      	ldr	r1, [pc, #432]	@ (800f4c0 <PORTx_IRQHandler+0x2ac>)
 800f310:	0013      	movs	r3, r2
 800f312:	011b      	lsls	r3, r3, #4
 800f314:	1a9b      	subs	r3, r3, r2
 800f316:	009b      	lsls	r3, r3, #2
 800f318:	18cb      	adds	r3, r1, r3
 800f31a:	3304      	adds	r3, #4
 800f31c:	681b      	ldr	r3, [r3, #0]
 800f31e:	681b      	ldr	r3, [r3, #0]
 800f320:	2201      	movs	r2, #1
 800f322:	4013      	ands	r3, r2
 800f324:	2b01      	cmp	r3, #1
 800f326:	d0f0      	beq.n	800f30a <PORTx_IRQHandler+0xf6>
      Ports[PortNum].cbs.USBPD_HW_IF_TxCompleted(PortNum, 0);
 800f328:	1dfb      	adds	r3, r7, #7
 800f32a:	781a      	ldrb	r2, [r3, #0]
 800f32c:	4964      	ldr	r1, [pc, #400]	@ (800f4c0 <PORTx_IRQHandler+0x2ac>)
 800f32e:	0013      	movs	r3, r2
 800f330:	011b      	lsls	r3, r3, #4
 800f332:	1a9b      	subs	r3, r3, r2
 800f334:	009b      	lsls	r3, r3, #2
 800f336:	18cb      	adds	r3, r1, r3
 800f338:	3314      	adds	r3, #20
 800f33a:	681b      	ldr	r3, [r3, #0]
 800f33c:	1dfa      	adds	r2, r7, #7
 800f33e:	7812      	ldrb	r2, [r2, #0]
 800f340:	2100      	movs	r1, #0
 800f342:	0010      	movs	r0, r2
 800f344:	4798      	blx	r3

#if defined(_LOW_POWER)
      UTIL_LPM_SetStopMode(0 == PortNum ? LPM_PE_0 : LPM_PE_1, UTIL_LPM_ENABLE);
#endif /* _LOW_POWER */
      return;
 800f346:	e17a      	b.n	800f63e <PORTx_IRQHandler+0x42a>
    }

    if (UCPD_SR_TXMSGABT == (_interrupt & UCPD_SR_TXMSGABT))
 800f348:	68bb      	ldr	r3, [r7, #8]
 800f34a:	2208      	movs	r2, #8
 800f34c:	4013      	ands	r3, r2
 800f34e:	d03c      	beq.n	800f3ca <PORTx_IRQHandler+0x1b6>
    {
      LL_UCPD_ClearFlag_TxMSGABT(hucpd);
 800f350:	68fb      	ldr	r3, [r7, #12]
 800f352:	0018      	movs	r0, r3
 800f354:	f7ff ff23 	bl	800f19e <LL_UCPD_ClearFlag_TxMSGABT>
      CLEAR_BIT(Ports[PortNum].hdmatx->CCR, DMA_CCR_EN);
 800f358:	1dfb      	adds	r3, r7, #7
 800f35a:	781a      	ldrb	r2, [r3, #0]
 800f35c:	4958      	ldr	r1, [pc, #352]	@ (800f4c0 <PORTx_IRQHandler+0x2ac>)
 800f35e:	0013      	movs	r3, r2
 800f360:	011b      	lsls	r3, r3, #4
 800f362:	1a9b      	subs	r3, r3, r2
 800f364:	009b      	lsls	r3, r3, #2
 800f366:	18cb      	adds	r3, r1, r3
 800f368:	3304      	adds	r3, #4
 800f36a:	681b      	ldr	r3, [r3, #0]
 800f36c:	6819      	ldr	r1, [r3, #0]
 800f36e:	1dfb      	adds	r3, r7, #7
 800f370:	781a      	ldrb	r2, [r3, #0]
 800f372:	4853      	ldr	r0, [pc, #332]	@ (800f4c0 <PORTx_IRQHandler+0x2ac>)
 800f374:	0013      	movs	r3, r2
 800f376:	011b      	lsls	r3, r3, #4
 800f378:	1a9b      	subs	r3, r3, r2
 800f37a:	009b      	lsls	r3, r3, #2
 800f37c:	18c3      	adds	r3, r0, r3
 800f37e:	3304      	adds	r3, #4
 800f380:	681b      	ldr	r3, [r3, #0]
 800f382:	2201      	movs	r2, #1
 800f384:	4391      	bics	r1, r2
 800f386:	000a      	movs	r2, r1
 800f388:	601a      	str	r2, [r3, #0]
      while ((Ports[PortNum].hdmatx->CCR &  DMA_CCR_EN) == DMA_CCR_EN);
 800f38a:	46c0      	nop			@ (mov r8, r8)
 800f38c:	1dfb      	adds	r3, r7, #7
 800f38e:	781a      	ldrb	r2, [r3, #0]
 800f390:	494b      	ldr	r1, [pc, #300]	@ (800f4c0 <PORTx_IRQHandler+0x2ac>)
 800f392:	0013      	movs	r3, r2
 800f394:	011b      	lsls	r3, r3, #4
 800f396:	1a9b      	subs	r3, r3, r2
 800f398:	009b      	lsls	r3, r3, #2
 800f39a:	18cb      	adds	r3, r1, r3
 800f39c:	3304      	adds	r3, #4
 800f39e:	681b      	ldr	r3, [r3, #0]
 800f3a0:	681b      	ldr	r3, [r3, #0]
 800f3a2:	2201      	movs	r2, #1
 800f3a4:	4013      	ands	r3, r2
 800f3a6:	2b01      	cmp	r3, #1
 800f3a8:	d0f0      	beq.n	800f38c <PORTx_IRQHandler+0x178>
      Ports[PortNum].cbs.USBPD_HW_IF_TxCompleted(PortNum, 2);
 800f3aa:	1dfb      	adds	r3, r7, #7
 800f3ac:	781a      	ldrb	r2, [r3, #0]
 800f3ae:	4944      	ldr	r1, [pc, #272]	@ (800f4c0 <PORTx_IRQHandler+0x2ac>)
 800f3b0:	0013      	movs	r3, r2
 800f3b2:	011b      	lsls	r3, r3, #4
 800f3b4:	1a9b      	subs	r3, r3, r2
 800f3b6:	009b      	lsls	r3, r3, #2
 800f3b8:	18cb      	adds	r3, r1, r3
 800f3ba:	3314      	adds	r3, #20
 800f3bc:	681b      	ldr	r3, [r3, #0]
 800f3be:	1dfa      	adds	r2, r7, #7
 800f3c0:	7812      	ldrb	r2, [r2, #0]
 800f3c2:	2102      	movs	r1, #2
 800f3c4:	0010      	movs	r0, r2
 800f3c6:	4798      	blx	r3
      return;
 800f3c8:	e139      	b.n	800f63e <PORTx_IRQHandler+0x42a>
    }

    /* HRSTDISC : hard reset sending has been discarded */
    if (UCPD_SR_HRSTDISC == (_interrupt & UCPD_SR_HRSTDISC))
 800f3ca:	68bb      	ldr	r3, [r7, #8]
 800f3cc:	2210      	movs	r2, #16
 800f3ce:	4013      	ands	r3, r2
 800f3d0:	d004      	beq.n	800f3dc <PORTx_IRQHandler+0x1c8>
    {
      LL_UCPD_ClearFlag_TxHRSTDISC(hucpd);
 800f3d2:	68fb      	ldr	r3, [r7, #12]
 800f3d4:	0018      	movs	r0, r3
 800f3d6:	f7ff fed4 	bl	800f182 <LL_UCPD_ClearFlag_TxHRSTDISC>
      return;
 800f3da:	e130      	b.n	800f63e <PORTx_IRQHandler+0x42a>
    }

    /* TXUND : tx underrun detected */
    if (UCPD_SR_HRSTSENT == (_interrupt & UCPD_SR_HRSTSENT))
 800f3dc:	68bb      	ldr	r3, [r7, #8]
 800f3de:	2220      	movs	r2, #32
 800f3e0:	4013      	ands	r3, r2
 800f3e2:	d013      	beq.n	800f40c <PORTx_IRQHandler+0x1f8>
    {
      /* Answer not expected by the stack */
      LL_UCPD_ClearFlag_TxHRSTSENT(hucpd);
 800f3e4:	68fb      	ldr	r3, [r7, #12]
 800f3e6:	0018      	movs	r0, r3
 800f3e8:	f7ff febd 	bl	800f166 <LL_UCPD_ClearFlag_TxHRSTSENT>
      Ports[PortNum].cbs.USBPD_HW_IF_TX_HardResetCompleted(PortNum, USBPD_SOPTYPE_HARD_RESET);
 800f3ec:	1dfb      	adds	r3, r7, #7
 800f3ee:	781a      	ldrb	r2, [r3, #0]
 800f3f0:	4933      	ldr	r1, [pc, #204]	@ (800f4c0 <PORTx_IRQHandler+0x2ac>)
 800f3f2:	0013      	movs	r3, r2
 800f3f4:	011b      	lsls	r3, r3, #4
 800f3f6:	1a9b      	subs	r3, r3, r2
 800f3f8:	009b      	lsls	r3, r3, #2
 800f3fa:	18cb      	adds	r3, r1, r3
 800f3fc:	3324      	adds	r3, #36	@ 0x24
 800f3fe:	681b      	ldr	r3, [r3, #0]
 800f400:	1dfa      	adds	r2, r7, #7
 800f402:	7812      	ldrb	r2, [r2, #0]
 800f404:	2105      	movs	r1, #5
 800f406:	0010      	movs	r0, r2
 800f408:	4798      	blx	r3
      return;
 800f40a:	e118      	b.n	800f63e <PORTx_IRQHandler+0x42a>
    }

    /* TXUND : tx underrun detected */
    if (UCPD_SR_TXUND == (_interrupt & UCPD_SR_TXUND))
 800f40c:	68bb      	ldr	r3, [r7, #8]
 800f40e:	2240      	movs	r2, #64	@ 0x40
 800f410:	4013      	ands	r3, r2
 800f412:	d004      	beq.n	800f41e <PORTx_IRQHandler+0x20a>
    {
      /* Nothing to do.
         The port partner checks the message integrity with CRC, so PRL will repeat the sending.
         Can be used for debugging purpose */
      LL_UCPD_ClearFlag_TxUND(hucpd);
 800f414:	68fb      	ldr	r3, [r7, #12]
 800f416:	0018      	movs	r0, r3
 800f418:	f7ff fe97 	bl	800f14a <LL_UCPD_ClearFlag_TxUND>
      return;
 800f41c:	e10f      	b.n	800f63e <PORTx_IRQHandler+0x42a>
    }

    /* RXNE : not needed the stack only perform transfer by DMA */
    /* RXORDDET: not needed so stack will not enabled this interrupt */
    if (UCPD_SR_RXORDDET == (_interrupt & UCPD_SR_RXORDDET))
 800f41e:	68ba      	ldr	r2, [r7, #8]
 800f420:	2380      	movs	r3, #128	@ 0x80
 800f422:	009b      	lsls	r3, r3, #2
 800f424:	4013      	ands	r3, r2
 800f426:	d023      	beq.n	800f470 <PORTx_IRQHandler+0x25c>
    {
      if (LL_UCPD_RXORDSET_CABLE_RESET == hucpd->RX_ORDSET)
 800f428:	68fb      	ldr	r3, [r7, #12]
 800f42a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f42c:	2b05      	cmp	r3, #5
 800f42e:	d10e      	bne.n	800f44e <PORTx_IRQHandler+0x23a>
      {
        /* Cable reset detected */
        Ports[PortNum].cbs.USBPD_HW_IF_RX_ResetIndication(PortNum, USBPD_SOPTYPE_CABLE_RESET);
 800f430:	1dfb      	adds	r3, r7, #7
 800f432:	781a      	ldrb	r2, [r3, #0]
 800f434:	4922      	ldr	r1, [pc, #136]	@ (800f4c0 <PORTx_IRQHandler+0x2ac>)
 800f436:	0013      	movs	r3, r2
 800f438:	011b      	lsls	r3, r3, #4
 800f43a:	1a9b      	subs	r3, r3, r2
 800f43c:	009b      	lsls	r3, r3, #2
 800f43e:	18cb      	adds	r3, r1, r3
 800f440:	331c      	adds	r3, #28
 800f442:	681b      	ldr	r3, [r3, #0]
 800f444:	1dfa      	adds	r2, r7, #7
 800f446:	7812      	ldrb	r2, [r2, #0]
 800f448:	2106      	movs	r1, #6
 800f44a:	0010      	movs	r0, r2
 800f44c:	4798      	blx	r3
      }
      LL_UCPD_ClearFlag_RxOrderSet(hucpd);
 800f44e:	68fb      	ldr	r3, [r7, #12]
 800f450:	0018      	movs	r0, r3
 800f452:	f7ff fe6b 	bl	800f12c <LL_UCPD_ClearFlag_RxOrderSet>
#if defined(_LOW_POWER)
      UTIL_LPM_SetStopMode(0 == PortNum ? LPM_PE_0 : LPM_PE_1, UTIL_LPM_DISABLE);
#endif /* _LOW_POWER */

      /* Forbid message sending */
      Ports[PortNum].RXStatus = USBPD_TRUE;
 800f456:	1dfb      	adds	r3, r7, #7
 800f458:	781a      	ldrb	r2, [r3, #0]
 800f45a:	4919      	ldr	r1, [pc, #100]	@ (800f4c0 <PORTx_IRQHandler+0x2ac>)
 800f45c:	2038      	movs	r0, #56	@ 0x38
 800f45e:	0013      	movs	r3, r2
 800f460:	011b      	lsls	r3, r3, #4
 800f462:	1a9b      	subs	r3, r3, r2
 800f464:	009b      	lsls	r3, r3, #2
 800f466:	18cb      	adds	r3, r1, r3
 800f468:	181b      	adds	r3, r3, r0
 800f46a:	2201      	movs	r2, #1
 800f46c:	701a      	strb	r2, [r3, #0]
      return;
 800f46e:	e0e6      	b.n	800f63e <PORTx_IRQHandler+0x42a>
    }

    /* Check RXHRSTDET */
    if (UCPD_SR_RXHRSTDET == (_interrupt & UCPD_SR_RXHRSTDET))
 800f470:	68ba      	ldr	r2, [r7, #8]
 800f472:	2380      	movs	r3, #128	@ 0x80
 800f474:	00db      	lsls	r3, r3, #3
 800f476:	4013      	ands	r3, r2
 800f478:	d013      	beq.n	800f4a2 <PORTx_IRQHandler+0x28e>
    {
      Ports[PortNum].cbs.USBPD_HW_IF_RX_ResetIndication(PortNum, USBPD_SOPTYPE_HARD_RESET);
 800f47a:	1dfb      	adds	r3, r7, #7
 800f47c:	781a      	ldrb	r2, [r3, #0]
 800f47e:	4910      	ldr	r1, [pc, #64]	@ (800f4c0 <PORTx_IRQHandler+0x2ac>)
 800f480:	0013      	movs	r3, r2
 800f482:	011b      	lsls	r3, r3, #4
 800f484:	1a9b      	subs	r3, r3, r2
 800f486:	009b      	lsls	r3, r3, #2
 800f488:	18cb      	adds	r3, r1, r3
 800f48a:	331c      	adds	r3, #28
 800f48c:	681b      	ldr	r3, [r3, #0]
 800f48e:	1dfa      	adds	r2, r7, #7
 800f490:	7812      	ldrb	r2, [r2, #0]
 800f492:	2105      	movs	r1, #5
 800f494:	0010      	movs	r0, r2
 800f496:	4798      	blx	r3
      LL_UCPD_ClearFlag_RxHRST(hucpd);
 800f498:	68fb      	ldr	r3, [r7, #12]
 800f49a:	0018      	movs	r0, r3
 800f49c:	f7ff fe37 	bl	800f10e <LL_UCPD_ClearFlag_RxHRST>
      return;
 800f4a0:	e0cd      	b.n	800f63e <PORTx_IRQHandler+0x42a>
    }

    /* Check RXOVR */
    if (UCPD_SR_RXOVR == (_interrupt & UCPD_SR_RXOVR))
 800f4a2:	68ba      	ldr	r2, [r7, #8]
 800f4a4:	2380      	movs	r3, #128	@ 0x80
 800f4a6:	011b      	lsls	r3, r3, #4
 800f4a8:	4013      	ands	r3, r2
 800f4aa:	d00d      	beq.n	800f4c8 <PORTx_IRQHandler+0x2b4>
    {
      /* Nothing to do, the message will be discarded and port Partner will try sending again. */
      ovrflag[PortNum] = 1;
 800f4ac:	1dfb      	adds	r3, r7, #7
 800f4ae:	781b      	ldrb	r3, [r3, #0]
 800f4b0:	4a04      	ldr	r2, [pc, #16]	@ (800f4c4 <PORTx_IRQHandler+0x2b0>)
 800f4b2:	2101      	movs	r1, #1
 800f4b4:	54d1      	strb	r1, [r2, r3]
      LL_UCPD_ClearFlag_RxOvr(hucpd);
 800f4b6:	68fb      	ldr	r3, [r7, #12]
 800f4b8:	0018      	movs	r0, r3
 800f4ba:	f7ff fe19 	bl	800f0f0 <LL_UCPD_ClearFlag_RxOvr>
      return;
 800f4be:	e0be      	b.n	800f63e <PORTx_IRQHandler+0x42a>
 800f4c0:	20003e84 	.word	0x20003e84
 800f4c4:	20003e70 	.word	0x20003e70
    }

    /* Check RXMSGEND an Rx message has been received */
    if (UCPD_SR_RXMSGEND == (_interrupt & UCPD_SR_RXMSGEND))
 800f4c8:	68ba      	ldr	r2, [r7, #8]
 800f4ca:	2380      	movs	r3, #128	@ 0x80
 800f4cc:	015b      	lsls	r3, r3, #5
 800f4ce:	4013      	ands	r3, r2
 800f4d0:	d100      	bne.n	800f4d4 <PORTx_IRQHandler+0x2c0>
 800f4d2:	e096      	b.n	800f602 <PORTx_IRQHandler+0x3ee>
    {
      Ports[PortNum].RXStatus = USBPD_FALSE;
 800f4d4:	1dfb      	adds	r3, r7, #7
 800f4d6:	781a      	ldrb	r2, [r3, #0]
 800f4d8:	495a      	ldr	r1, [pc, #360]	@ (800f644 <PORTx_IRQHandler+0x430>)
 800f4da:	2038      	movs	r0, #56	@ 0x38
 800f4dc:	0013      	movs	r3, r2
 800f4de:	011b      	lsls	r3, r3, #4
 800f4e0:	1a9b      	subs	r3, r3, r2
 800f4e2:	009b      	lsls	r3, r3, #2
 800f4e4:	18cb      	adds	r3, r1, r3
 800f4e6:	181b      	adds	r3, r3, r0
 800f4e8:	2200      	movs	r2, #0
 800f4ea:	701a      	strb	r2, [r3, #0]

      /* For DMA mode, add a check to ensure the number of data received matches
         the number of data received by UCPD */
      LL_UCPD_ClearFlag_RxMsgEnd(hucpd);
 800f4ec:	68fb      	ldr	r3, [r7, #12]
 800f4ee:	0018      	movs	r0, r3
 800f4f0:	f7ff fdef 	bl	800f0d2 <LL_UCPD_ClearFlag_RxMsgEnd>

      /* Disable DMA */
      CLEAR_BIT(Ports[PortNum].hdmarx->CCR, DMA_CCR_EN);
 800f4f4:	1dfb      	adds	r3, r7, #7
 800f4f6:	781a      	ldrb	r2, [r3, #0]
 800f4f8:	4952      	ldr	r1, [pc, #328]	@ (800f644 <PORTx_IRQHandler+0x430>)
 800f4fa:	0013      	movs	r3, r2
 800f4fc:	011b      	lsls	r3, r3, #4
 800f4fe:	1a9b      	subs	r3, r3, r2
 800f500:	009b      	lsls	r3, r3, #2
 800f502:	18cb      	adds	r3, r1, r3
 800f504:	3308      	adds	r3, #8
 800f506:	681b      	ldr	r3, [r3, #0]
 800f508:	6819      	ldr	r1, [r3, #0]
 800f50a:	1dfb      	adds	r3, r7, #7
 800f50c:	781a      	ldrb	r2, [r3, #0]
 800f50e:	484d      	ldr	r0, [pc, #308]	@ (800f644 <PORTx_IRQHandler+0x430>)
 800f510:	0013      	movs	r3, r2
 800f512:	011b      	lsls	r3, r3, #4
 800f514:	1a9b      	subs	r3, r3, r2
 800f516:	009b      	lsls	r3, r3, #2
 800f518:	18c3      	adds	r3, r0, r3
 800f51a:	3308      	adds	r3, #8
 800f51c:	681b      	ldr	r3, [r3, #0]
 800f51e:	2201      	movs	r2, #1
 800f520:	4391      	bics	r1, r2
 800f522:	000a      	movs	r2, r1
 800f524:	601a      	str	r2, [r3, #0]
      while ((Ports[PortNum].hdmarx->CCR & DMA_CCR_EN) == DMA_CCR_EN);
 800f526:	46c0      	nop			@ (mov r8, r8)
 800f528:	1dfb      	adds	r3, r7, #7
 800f52a:	781a      	ldrb	r2, [r3, #0]
 800f52c:	4945      	ldr	r1, [pc, #276]	@ (800f644 <PORTx_IRQHandler+0x430>)
 800f52e:	0013      	movs	r3, r2
 800f530:	011b      	lsls	r3, r3, #4
 800f532:	1a9b      	subs	r3, r3, r2
 800f534:	009b      	lsls	r3, r3, #2
 800f536:	18cb      	adds	r3, r1, r3
 800f538:	3308      	adds	r3, #8
 800f53a:	681b      	ldr	r3, [r3, #0]
 800f53c:	681b      	ldr	r3, [r3, #0]
 800f53e:	2201      	movs	r2, #1
 800f540:	4013      	ands	r3, r2
 800f542:	2b01      	cmp	r3, #1
 800f544:	d0f0      	beq.n	800f528 <PORTx_IRQHandler+0x314>

      /* Ready for next transaction */
      WRITE_REG(Ports[PortNum].hdmarx->CMAR, (uint32_t)Ports[PortNum].ptr_RxBuff);
 800f546:	1dfb      	adds	r3, r7, #7
 800f548:	781a      	ldrb	r2, [r3, #0]
 800f54a:	493e      	ldr	r1, [pc, #248]	@ (800f644 <PORTx_IRQHandler+0x430>)
 800f54c:	0013      	movs	r3, r2
 800f54e:	011b      	lsls	r3, r3, #4
 800f550:	1a9b      	subs	r3, r3, r2
 800f552:	009b      	lsls	r3, r3, #2
 800f554:	18cb      	adds	r3, r1, r3
 800f556:	3330      	adds	r3, #48	@ 0x30
 800f558:	6818      	ldr	r0, [r3, #0]
 800f55a:	1dfb      	adds	r3, r7, #7
 800f55c:	781a      	ldrb	r2, [r3, #0]
 800f55e:	4939      	ldr	r1, [pc, #228]	@ (800f644 <PORTx_IRQHandler+0x430>)
 800f560:	0013      	movs	r3, r2
 800f562:	011b      	lsls	r3, r3, #4
 800f564:	1a9b      	subs	r3, r3, r2
 800f566:	009b      	lsls	r3, r3, #2
 800f568:	18cb      	adds	r3, r1, r3
 800f56a:	3308      	adds	r3, #8
 800f56c:	681b      	ldr	r3, [r3, #0]
 800f56e:	0002      	movs	r2, r0
 800f570:	60da      	str	r2, [r3, #12]
      WRITE_REG(Ports[PortNum].hdmarx->CNDTR, SIZE_MAX_PD_TRANSACTION_UNCHUNK);
 800f572:	1dfb      	adds	r3, r7, #7
 800f574:	781a      	ldrb	r2, [r3, #0]
 800f576:	4933      	ldr	r1, [pc, #204]	@ (800f644 <PORTx_IRQHandler+0x430>)
 800f578:	0013      	movs	r3, r2
 800f57a:	011b      	lsls	r3, r3, #4
 800f57c:	1a9b      	subs	r3, r3, r2
 800f57e:	009b      	lsls	r3, r3, #2
 800f580:	18cb      	adds	r3, r1, r3
 800f582:	3308      	adds	r3, #8
 800f584:	681b      	ldr	r3, [r3, #0]
 800f586:	2284      	movs	r2, #132	@ 0x84
 800f588:	0052      	lsls	r2, r2, #1
 800f58a:	605a      	str	r2, [r3, #4]

      /* Enable the DMA */
      SET_BIT(Ports[PortNum].hdmarx->CCR, DMA_CCR_EN);
 800f58c:	1dfb      	adds	r3, r7, #7
 800f58e:	781a      	ldrb	r2, [r3, #0]
 800f590:	492c      	ldr	r1, [pc, #176]	@ (800f644 <PORTx_IRQHandler+0x430>)
 800f592:	0013      	movs	r3, r2
 800f594:	011b      	lsls	r3, r3, #4
 800f596:	1a9b      	subs	r3, r3, r2
 800f598:	009b      	lsls	r3, r3, #2
 800f59a:	18cb      	adds	r3, r1, r3
 800f59c:	3308      	adds	r3, #8
 800f59e:	681b      	ldr	r3, [r3, #0]
 800f5a0:	6819      	ldr	r1, [r3, #0]
 800f5a2:	1dfb      	adds	r3, r7, #7
 800f5a4:	781a      	ldrb	r2, [r3, #0]
 800f5a6:	4827      	ldr	r0, [pc, #156]	@ (800f644 <PORTx_IRQHandler+0x430>)
 800f5a8:	0013      	movs	r3, r2
 800f5aa:	011b      	lsls	r3, r3, #4
 800f5ac:	1a9b      	subs	r3, r3, r2
 800f5ae:	009b      	lsls	r3, r3, #2
 800f5b0:	18c3      	adds	r3, r0, r3
 800f5b2:	3308      	adds	r3, #8
 800f5b4:	681b      	ldr	r3, [r3, #0]
 800f5b6:	2201      	movs	r2, #1
 800f5b8:	430a      	orrs	r2, r1
 800f5ba:	601a      	str	r2, [r3, #0]
#if defined(_LOW_POWER)
      UTIL_LPM_SetStopMode(0 == PortNum ? LPM_PE_0 : LPM_PE_1, UTIL_LPM_ENABLE);
#endif /* _LOW_POWER */

      if (((_interrupt & UCPD_SR_RXERR) == 0u) && (ovrflag[PortNum] == 0u))
 800f5bc:	68ba      	ldr	r2, [r7, #8]
 800f5be:	2380      	movs	r3, #128	@ 0x80
 800f5c0:	019b      	lsls	r3, r3, #6
 800f5c2:	4013      	ands	r3, r2
 800f5c4:	d117      	bne.n	800f5f6 <PORTx_IRQHandler+0x3e2>
 800f5c6:	1dfb      	adds	r3, r7, #7
 800f5c8:	781b      	ldrb	r3, [r3, #0]
 800f5ca:	4a1f      	ldr	r2, [pc, #124]	@ (800f648 <PORTx_IRQHandler+0x434>)
 800f5cc:	5cd3      	ldrb	r3, [r2, r3]
 800f5ce:	2b00      	cmp	r3, #0
 800f5d0:	d111      	bne.n	800f5f6 <PORTx_IRQHandler+0x3e2>
      {
        /* Rx message has been received without error */
        Ports[PortNum].cbs.USBPD_HW_IF_RX_Completed(PortNum, hucpd->RX_ORDSET & UCPD_RX_ORDSET_RXORDSET);
 800f5d2:	1dfb      	adds	r3, r7, #7
 800f5d4:	781a      	ldrb	r2, [r3, #0]
 800f5d6:	491b      	ldr	r1, [pc, #108]	@ (800f644 <PORTx_IRQHandler+0x430>)
 800f5d8:	0013      	movs	r3, r2
 800f5da:	011b      	lsls	r3, r3, #4
 800f5dc:	1a9b      	subs	r3, r3, r2
 800f5de:	009b      	lsls	r3, r3, #2
 800f5e0:	18cb      	adds	r3, r1, r3
 800f5e2:	3320      	adds	r3, #32
 800f5e4:	681a      	ldr	r2, [r3, #0]
 800f5e6:	68fb      	ldr	r3, [r7, #12]
 800f5e8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f5ea:	2107      	movs	r1, #7
 800f5ec:	4019      	ands	r1, r3
 800f5ee:	1dfb      	adds	r3, r7, #7
 800f5f0:	781b      	ldrb	r3, [r3, #0]
 800f5f2:	0018      	movs	r0, r3
 800f5f4:	4790      	blx	r2
      }
      ovrflag[PortNum] = 0;
 800f5f6:	1dfb      	adds	r3, r7, #7
 800f5f8:	781b      	ldrb	r3, [r3, #0]
 800f5fa:	4a13      	ldr	r2, [pc, #76]	@ (800f648 <PORTx_IRQHandler+0x434>)
 800f5fc:	2100      	movs	r1, #0
 800f5fe:	54d1      	strb	r1, [r2, r3]
      return;
 800f600:	e01d      	b.n	800f63e <PORTx_IRQHandler+0x42a>
    }

    /* Check TYPECEVT1IE/TYPECEVT1IE || check TYPECEVT2IE/TYPECEVT2IE */
    if ((UCPD_SR_TYPECEVT1 == (_interrupt & UCPD_SR_TYPECEVT1))
 800f602:	68ba      	ldr	r2, [r7, #8]
 800f604:	2380      	movs	r3, #128	@ 0x80
 800f606:	01db      	lsls	r3, r3, #7
 800f608:	4013      	ands	r3, r2
 800f60a:	d104      	bne.n	800f616 <PORTx_IRQHandler+0x402>
        || (UCPD_SR_TYPECEVT2 == (_interrupt & UCPD_SR_TYPECEVT2)))
 800f60c:	68ba      	ldr	r2, [r7, #8]
 800f60e:	2380      	movs	r3, #128	@ 0x80
 800f610:	021b      	lsls	r3, r3, #8
 800f612:	4013      	ands	r3, r2
 800f614:	d013      	beq.n	800f63e <PORTx_IRQHandler+0x42a>
    {
      /* Clear both interrupt */
      LL_UCPD_ClearFlag_TypeCEventCC1(hucpd);
 800f616:	68fb      	ldr	r3, [r7, #12]
 800f618:	0018      	movs	r0, r3
 800f61a:	f7ff fd4b 	bl	800f0b4 <LL_UCPD_ClearFlag_TypeCEventCC1>
      LL_UCPD_ClearFlag_TypeCEventCC2(hucpd);
 800f61e:	68fb      	ldr	r3, [r7, #12]
 800f620:	0018      	movs	r0, r3
 800f622:	f7ff fd38 	bl	800f096 <LL_UCPD_ClearFlag_TypeCEventCC2>
      Ports[PortNum].USBPD_CAD_WakeUp();
 800f626:	1dfb      	adds	r3, r7, #7
 800f628:	781a      	ldrb	r2, [r3, #0]
 800f62a:	4906      	ldr	r1, [pc, #24]	@ (800f644 <PORTx_IRQHandler+0x430>)
 800f62c:	0013      	movs	r3, r2
 800f62e:	011b      	lsls	r3, r3, #4
 800f630:	1a9b      	subs	r3, r3, r2
 800f632:	009b      	lsls	r3, r3, #2
 800f634:	18cb      	adds	r3, r1, r3
 800f636:	332c      	adds	r3, #44	@ 0x2c
 800f638:	681b      	ldr	r3, [r3, #0]
 800f63a:	4798      	blx	r3
      /* Wakeup CAD to check the detection event */
      return;
 800f63c:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
#endif /* _FRS */
  }
}
 800f63e:	46bd      	mov	sp, r7
 800f640:	b004      	add	sp, #16
 800f642:	bd80      	pop	{r7, pc}
 800f644:	20003e84 	.word	0x20003e84
 800f648:	20003e70 	.word	0x20003e70

0800f64c <USBPD_PHY_Init>:
  * @param  SupportedSOP  bit field of the supported SOP
  * @retval status        @ref USBPD_OK
  */
USBPD_StatusTypeDef USBPD_PHY_Init(uint8_t PortNum, const USBPD_PHY_Callbacks *pCallbacks, uint8_t *pRxBuffer,
                                   USBPD_PortPowerRole_TypeDef PowerRole, uint32_t SupportedSOP)
{
 800f64c:	b590      	push	{r4, r7, lr}
 800f64e:	b085      	sub	sp, #20
 800f650:	af00      	add	r7, sp, #0
 800f652:	60b9      	str	r1, [r7, #8]
 800f654:	607a      	str	r2, [r7, #4]
 800f656:	603b      	str	r3, [r7, #0]
 800f658:	240f      	movs	r4, #15
 800f65a:	193b      	adds	r3, r7, r4
 800f65c:	1c02      	adds	r2, r0, #0
 800f65e:	701a      	strb	r2, [r3, #0]
  (void)PowerRole;

  /* set all callbacks */
  Ports[PortNum].cbs.USBPD_HW_IF_TxCompleted            = pCallbacks->USBPD_PHY_TxCompleted;
 800f660:	193b      	adds	r3, r7, r4
 800f662:	781a      	ldrb	r2, [r3, #0]
 800f664:	68bb      	ldr	r3, [r7, #8]
 800f666:	6919      	ldr	r1, [r3, #16]
 800f668:	4830      	ldr	r0, [pc, #192]	@ (800f72c <USBPD_PHY_Init+0xe0>)
 800f66a:	0013      	movs	r3, r2
 800f66c:	011b      	lsls	r3, r3, #4
 800f66e:	1a9b      	subs	r3, r3, r2
 800f670:	009b      	lsls	r3, r3, #2
 800f672:	18c3      	adds	r3, r0, r3
 800f674:	3314      	adds	r3, #20
 800f676:	6019      	str	r1, [r3, #0]
  Ports[PortNum].cbs.USBPD_HW_IF_BistCompleted          = pCallbacks->USBPD_PHY_BistCompleted;
 800f678:	193b      	adds	r3, r7, r4
 800f67a:	781a      	ldrb	r2, [r3, #0]
 800f67c:	68bb      	ldr	r3, [r7, #8]
 800f67e:	68d9      	ldr	r1, [r3, #12]
 800f680:	482a      	ldr	r0, [pc, #168]	@ (800f72c <USBPD_PHY_Init+0xe0>)
 800f682:	0013      	movs	r3, r2
 800f684:	011b      	lsls	r3, r3, #4
 800f686:	1a9b      	subs	r3, r3, r2
 800f688:	009b      	lsls	r3, r3, #2
 800f68a:	18c3      	adds	r3, r0, r3
 800f68c:	3318      	adds	r3, #24
 800f68e:	6019      	str	r1, [r3, #0]
  Ports[PortNum].cbs.USBPD_HW_IF_RX_ResetIndication     = pCallbacks->USBPD_PHY_ResetIndication;
 800f690:	193b      	adds	r3, r7, r4
 800f692:	781a      	ldrb	r2, [r3, #0]
 800f694:	68bb      	ldr	r3, [r7, #8]
 800f696:	6859      	ldr	r1, [r3, #4]
 800f698:	4824      	ldr	r0, [pc, #144]	@ (800f72c <USBPD_PHY_Init+0xe0>)
 800f69a:	0013      	movs	r3, r2
 800f69c:	011b      	lsls	r3, r3, #4
 800f69e:	1a9b      	subs	r3, r3, r2
 800f6a0:	009b      	lsls	r3, r3, #2
 800f6a2:	18c3      	adds	r3, r0, r3
 800f6a4:	331c      	adds	r3, #28
 800f6a6:	6019      	str	r1, [r3, #0]
  Ports[PortNum].cbs.USBPD_HW_IF_RX_Completed           = PHY_Rx_Completed;
 800f6a8:	193b      	adds	r3, r7, r4
 800f6aa:	781a      	ldrb	r2, [r3, #0]
 800f6ac:	491f      	ldr	r1, [pc, #124]	@ (800f72c <USBPD_PHY_Init+0xe0>)
 800f6ae:	0013      	movs	r3, r2
 800f6b0:	011b      	lsls	r3, r3, #4
 800f6b2:	1a9b      	subs	r3, r3, r2
 800f6b4:	009b      	lsls	r3, r3, #2
 800f6b6:	18cb      	adds	r3, r1, r3
 800f6b8:	3320      	adds	r3, #32
 800f6ba:	4a1d      	ldr	r2, [pc, #116]	@ (800f730 <USBPD_PHY_Init+0xe4>)
 800f6bc:	601a      	str	r2, [r3, #0]
  Ports[PortNum].cbs.USBPD_HW_IF_TX_HardResetCompleted  = pCallbacks->USBPD_PHY_ResetCompleted;
 800f6be:	193b      	adds	r3, r7, r4
 800f6c0:	781a      	ldrb	r2, [r3, #0]
 800f6c2:	68bb      	ldr	r3, [r7, #8]
 800f6c4:	6899      	ldr	r1, [r3, #8]
 800f6c6:	4819      	ldr	r0, [pc, #100]	@ (800f72c <USBPD_PHY_Init+0xe0>)
 800f6c8:	0013      	movs	r3, r2
 800f6ca:	011b      	lsls	r3, r3, #4
 800f6cc:	1a9b      	subs	r3, r3, r2
 800f6ce:	009b      	lsls	r3, r3, #2
 800f6d0:	18c3      	adds	r3, r0, r3
 800f6d2:	3324      	adds	r3, #36	@ 0x24
 800f6d4:	6019      	str	r1, [r3, #0]
  Ports[PortNum].cbs.USBPD_HW_IF_TX_FRSReception        = pCallbacks->USBPD_PHY_FastRoleSwapReception;
 800f6d6:	193b      	adds	r3, r7, r4
 800f6d8:	781a      	ldrb	r2, [r3, #0]
 800f6da:	68bb      	ldr	r3, [r7, #8]
 800f6dc:	6959      	ldr	r1, [r3, #20]
 800f6de:	4813      	ldr	r0, [pc, #76]	@ (800f72c <USBPD_PHY_Init+0xe0>)
 800f6e0:	0013      	movs	r3, r2
 800f6e2:	011b      	lsls	r3, r3, #4
 800f6e4:	1a9b      	subs	r3, r3, r2
 800f6e6:	009b      	lsls	r3, r3, #2
 800f6e8:	18c3      	adds	r3, r0, r3
 800f6ea:	3328      	adds	r3, #40	@ 0x28
 800f6ec:	6019      	str	r1, [r3, #0]
  /* Initialize the hardware for the port */
  Ports[PortNum].ptr_RxBuff = pRxBuffer;
 800f6ee:	193b      	adds	r3, r7, r4
 800f6f0:	781a      	ldrb	r2, [r3, #0]
 800f6f2:	490e      	ldr	r1, [pc, #56]	@ (800f72c <USBPD_PHY_Init+0xe0>)
 800f6f4:	0013      	movs	r3, r2
 800f6f6:	011b      	lsls	r3, r3, #4
 800f6f8:	1a9b      	subs	r3, r3, r2
 800f6fa:	009b      	lsls	r3, r3, #2
 800f6fc:	18cb      	adds	r3, r1, r3
 800f6fe:	3330      	adds	r3, #48	@ 0x30
 800f700:	687a      	ldr	r2, [r7, #4]
 800f702:	601a      	str	r2, [r3, #0]

  /* Initialize port related functionalities inside this layer */
  PHY_Ports[PortNum].SupportedSOP = SupportedSOP;
 800f704:	193b      	adds	r3, r7, r4
 800f706:	781b      	ldrb	r3, [r3, #0]
 800f708:	4a0a      	ldr	r2, [pc, #40]	@ (800f734 <USBPD_PHY_Init+0xe8>)
 800f70a:	00db      	lsls	r3, r3, #3
 800f70c:	18d3      	adds	r3, r2, r3
 800f70e:	3304      	adds	r3, #4
 800f710:	6a3a      	ldr	r2, [r7, #32]
 800f712:	601a      	str	r2, [r3, #0]
  PHY_Ports[PortNum].USBPD_PHY_MessageReceived = pCallbacks->USBPD_PHY_MessageReceived;
 800f714:	193b      	adds	r3, r7, r4
 800f716:	781a      	ldrb	r2, [r3, #0]
 800f718:	68bb      	ldr	r3, [r7, #8]
 800f71a:	6819      	ldr	r1, [r3, #0]
 800f71c:	4b05      	ldr	r3, [pc, #20]	@ (800f734 <USBPD_PHY_Init+0xe8>)
 800f71e:	00d2      	lsls	r2, r2, #3
 800f720:	50d1      	str	r1, [r2, r3]

  return USBPD_OK;
 800f722:	2300      	movs	r3, #0
}
 800f724:	0018      	movs	r0, r3
 800f726:	46bd      	mov	sp, r7
 800f728:	b005      	add	sp, #20
 800f72a:	bd90      	pop	{r4, r7, pc}
 800f72c:	20003e84 	.word	0x20003e84
 800f730:	0800f91d 	.word	0x0800f91d
 800f734:	20003e74 	.word	0x20003e74

0800f738 <USBPD_PHY_GetRetryTimerValue>:
  * @note   time used to determine when the protocol layer must re-send a message not acknowledged by a goodCRC
  * @param  PortNum    Number of the port.
  * @retval retry counter value in us.
  */
uint16_t USBPD_PHY_GetRetryTimerValue(uint8_t PortNum)
{
 800f738:	b580      	push	{r7, lr}
 800f73a:	b082      	sub	sp, #8
 800f73c:	af00      	add	r7, sp, #0
 800f73e:	0002      	movs	r2, r0
 800f740:	1dfb      	adds	r3, r7, #7
 800f742:	701a      	strb	r2, [r3, #0]
  (void)PortNum;
  return 905u;
 800f744:	4b02      	ldr	r3, [pc, #8]	@ (800f750 <USBPD_PHY_GetRetryTimerValue+0x18>)
}
 800f746:	0018      	movs	r0, r3
 800f748:	46bd      	mov	sp, r7
 800f74a:	b002      	add	sp, #8
 800f74c:	bd80      	pop	{r7, pc}
 800f74e:	46c0      	nop			@ (mov r8, r8)
 800f750:	00000389 	.word	0x00000389

0800f754 <USBPD_PHY_GetMinGOODCRCTimerValue>:
  * @note   time used to guarantee the min time of 26us between two PD message.
  * @param  PortNum    Number of the port.
  * @retval value in us.
  */
uint16_t USBPD_PHY_GetMinGOODCRCTimerValue(uint8_t PortNum)
{
 800f754:	b580      	push	{r7, lr}
 800f756:	b082      	sub	sp, #8
 800f758:	af00      	add	r7, sp, #0
 800f75a:	0002      	movs	r2, r0
 800f75c:	1dfb      	adds	r3, r7, #7
 800f75e:	701a      	strb	r2, [r3, #0]
  return 30u;
 800f760:	231e      	movs	r3, #30
}
 800f762:	0018      	movs	r0, r3
 800f764:	46bd      	mov	sp, r7
 800f766:	b002      	add	sp, #8
 800f768:	bd80      	pop	{r7, pc}

0800f76a <USBPD_PHY_Reset>:
  * @brief  Reset the PHY of a specified port.
  * @param  PortNum    Number of the port.
  * @retval None
  */
void USBPD_PHY_Reset(uint8_t PortNum)
{
 800f76a:	b580      	push	{r7, lr}
 800f76c:	b082      	sub	sp, #8
 800f76e:	af00      	add	r7, sp, #0
 800f770:	0002      	movs	r2, r0
 800f772:	1dfb      	adds	r3, r7, #7
 800f774:	701a      	strb	r2, [r3, #0]
  (void)PortNum;
  /* reset PHY layer   */
  /* reset HW_IF layer */
}
 800f776:	46c0      	nop			@ (mov r8, r8)
 800f778:	46bd      	mov	sp, r7
 800f77a:	b002      	add	sp, #8
 800f77c:	bd80      	pop	{r7, pc}

0800f77e <USBPD_PHY_ResetRequest>:
  * @param  PortNum Number of the port
  * @param  Type    Type of reset (hard or cable reset) @ref USBPD_SOPTYPE_HARD_RESET or @ref USBPD_SOPTYPE_CABLE_RESET
  * @retval status  @ref USBPD_OK
  */
USBPD_StatusTypeDef USBPD_PHY_ResetRequest(uint8_t PortNum, USBPD_SOPType_TypeDef Type)
{
 800f77e:	b580      	push	{r7, lr}
 800f780:	b082      	sub	sp, #8
 800f782:	af00      	add	r7, sp, #0
 800f784:	0002      	movs	r2, r0
 800f786:	1dfb      	adds	r3, r7, #7
 800f788:	701a      	strb	r2, [r3, #0]
 800f78a:	1dbb      	adds	r3, r7, #6
 800f78c:	1c0a      	adds	r2, r1, #0
 800f78e:	701a      	strb	r2, [r3, #0]
  /* Send the requested reset */
  return USBPD_PHY_SendMessage(PortNum, Type, NULL, 0);
 800f790:	1dbb      	adds	r3, r7, #6
 800f792:	7819      	ldrb	r1, [r3, #0]
 800f794:	1dfb      	adds	r3, r7, #7
 800f796:	7818      	ldrb	r0, [r3, #0]
 800f798:	2300      	movs	r3, #0
 800f79a:	2200      	movs	r2, #0
 800f79c:	f000 f805 	bl	800f7aa <USBPD_PHY_SendMessage>
 800f7a0:	0003      	movs	r3, r0
}
 800f7a2:	0018      	movs	r0, r3
 800f7a4:	46bd      	mov	sp, r7
 800f7a6:	b002      	add	sp, #8
 800f7a8:	bd80      	pop	{r7, pc}

0800f7aa <USBPD_PHY_SendMessage>:
  * @param  pBuffer   Pointer to the buffer to be transmitted
  * @param  Size      Size of the buffer (bytes)
  * @retval status    @ref USBPD_OK
  */
USBPD_StatusTypeDef USBPD_PHY_SendMessage(uint8_t PortNum, USBPD_SOPType_TypeDef Type, uint8_t *pBuffer, uint16_t Size)
{
 800f7aa:	b590      	push	{r4, r7, lr}
 800f7ac:	b083      	sub	sp, #12
 800f7ae:	af00      	add	r7, sp, #0
 800f7b0:	0004      	movs	r4, r0
 800f7b2:	0008      	movs	r0, r1
 800f7b4:	603a      	str	r2, [r7, #0]
 800f7b6:	0019      	movs	r1, r3
 800f7b8:	1dfb      	adds	r3, r7, #7
 800f7ba:	1c22      	adds	r2, r4, #0
 800f7bc:	701a      	strb	r2, [r3, #0]
 800f7be:	1dbb      	adds	r3, r7, #6
 800f7c0:	1c02      	adds	r2, r0, #0
 800f7c2:	701a      	strb	r2, [r3, #0]
 800f7c4:	1d3b      	adds	r3, r7, #4
 800f7c6:	1c0a      	adds	r2, r1, #0
 800f7c8:	801a      	strh	r2, [r3, #0]
  /* Trace to track message */
  return USBPD_HW_IF_SendBuffer(PortNum, Type, pBuffer,  Size);
 800f7ca:	1d3b      	adds	r3, r7, #4
 800f7cc:	881c      	ldrh	r4, [r3, #0]
 800f7ce:	683a      	ldr	r2, [r7, #0]
 800f7d0:	1dbb      	adds	r3, r7, #6
 800f7d2:	7819      	ldrb	r1, [r3, #0]
 800f7d4:	1dfb      	adds	r3, r7, #7
 800f7d6:	7818      	ldrb	r0, [r3, #0]
 800f7d8:	0023      	movs	r3, r4
 800f7da:	f000 fb2f 	bl	800fe3c <USBPD_HW_IF_SendBuffer>
 800f7de:	0003      	movs	r3, r0
}
 800f7e0:	0018      	movs	r0, r3
 800f7e2:	46bd      	mov	sp, r7
 800f7e4:	b003      	add	sp, #12
 800f7e6:	bd90      	pop	{r4, r7, pc}

0800f7e8 <USBPD_PHY_Send_BIST_Pattern>:
  * @brief  Send BIST pattern.
  * @param  PortNum   Number of the port
  * @retval status    @ref USBPD_OK
  */
USBPD_StatusTypeDef USBPD_PHY_Send_BIST_Pattern(uint8_t PortNum)
{
 800f7e8:	b580      	push	{r7, lr}
 800f7ea:	b082      	sub	sp, #8
 800f7ec:	af00      	add	r7, sp, #0
 800f7ee:	0002      	movs	r2, r0
 800f7f0:	1dfb      	adds	r3, r7, #7
 800f7f2:	701a      	strb	r2, [r3, #0]
  /* Call the low-level function (HW_IF) to accomplish the BIST Carrier Mode Transmission */
  USBPD_HW_IF_Send_BIST_Pattern(PortNum);
 800f7f4:	1dfb      	adds	r3, r7, #7
 800f7f6:	781b      	ldrb	r3, [r3, #0]
 800f7f8:	0018      	movs	r0, r3
 800f7fa:	f000 fc7d 	bl	80100f8 <USBPD_HW_IF_Send_BIST_Pattern>
  return USBPD_OK;
 800f7fe:	2300      	movs	r3, #0
}
 800f800:	0018      	movs	r0, r3
 800f802:	46bd      	mov	sp, r7
 800f804:	b002      	add	sp, #8
 800f806:	bd80      	pop	{r7, pc}

0800f808 <USBPD_PHY_ExitTransmit>:
  * @param  PortNum port number value
  * @param  mode    SOP BIST MODE 2
  * @retval USBPD   status
  */
USBPD_StatusTypeDef USBPD_PHY_ExitTransmit(uint8_t PortNum, USBPD_SOPType_TypeDef mode)
{
 800f808:	b580      	push	{r7, lr}
 800f80a:	b082      	sub	sp, #8
 800f80c:	af00      	add	r7, sp, #0
 800f80e:	0002      	movs	r2, r0
 800f810:	1dfb      	adds	r3, r7, #7
 800f812:	701a      	strb	r2, [r3, #0]
 800f814:	1dbb      	adds	r3, r7, #6
 800f816:	1c0a      	adds	r2, r1, #0
 800f818:	701a      	strb	r2, [r3, #0]
  if (USBPD_SOPTYPE_BIST_MODE_2 == mode)
 800f81a:	1dbb      	adds	r3, r7, #6
 800f81c:	781b      	ldrb	r3, [r3, #0]
 800f81e:	2b07      	cmp	r3, #7
 800f820:	d104      	bne.n	800f82c <USBPD_PHY_ExitTransmit+0x24>
  {
    USBPD_HW_IF_StopBISTMode2(PortNum);
 800f822:	1dfb      	adds	r3, r7, #7
 800f824:	781b      	ldrb	r3, [r3, #0]
 800f826:	0018      	movs	r0, r3
 800f828:	f000 fad0 	bl	800fdcc <USBPD_HW_IF_StopBISTMode2>
  }
  return USBPD_OK;
 800f82c:	2300      	movs	r3, #0
}
 800f82e:	0018      	movs	r0, r3
 800f830:	46bd      	mov	sp, r7
 800f832:	b002      	add	sp, #8
 800f834:	bd80      	pop	{r7, pc}

0800f836 <USBPD_PHY_SetResistor_SinkTxNG>:
  * @note   used to manage the collision avoidance
  * @param  PortNum  Number of the port
  * @retval None
  */
void USBPD_PHY_SetResistor_SinkTxNG(uint8_t PortNum)
{
 800f836:	b580      	push	{r7, lr}
 800f838:	b082      	sub	sp, #8
 800f83a:	af00      	add	r7, sp, #0
 800f83c:	0002      	movs	r2, r0
 800f83e:	1dfb      	adds	r3, r7, #7
 800f840:	701a      	strb	r2, [r3, #0]
  USBPD_HW_IF_SetResistor_SinkTxNG(PortNum);
 800f842:	1dfb      	adds	r3, r7, #7
 800f844:	781b      	ldrb	r3, [r3, #0]
 800f846:	0018      	movs	r0, r3
 800f848:	f001 f87e 	bl	8010948 <USBPD_HW_IF_SetResistor_SinkTxNG>
}
 800f84c:	46c0      	nop			@ (mov r8, r8)
 800f84e:	46bd      	mov	sp, r7
 800f850:	b002      	add	sp, #8
 800f852:	bd80      	pop	{r7, pc}

0800f854 <USBPD_PHY_SetResistor_SinkTxOK>:
  * @note   used to manage the collision avoidance
  * @param  PortNum  Number of the port.
  * @retval none.
  */
void USBPD_PHY_SetResistor_SinkTxOK(uint8_t PortNum)
{
 800f854:	b580      	push	{r7, lr}
 800f856:	b082      	sub	sp, #8
 800f858:	af00      	add	r7, sp, #0
 800f85a:	0002      	movs	r2, r0
 800f85c:	1dfb      	adds	r3, r7, #7
 800f85e:	701a      	strb	r2, [r3, #0]
  USBPD_HW_IF_SetResistor_SinkTxOK(PortNum);
 800f860:	1dfb      	adds	r3, r7, #7
 800f862:	781b      	ldrb	r3, [r3, #0]
 800f864:	0018      	movs	r0, r3
 800f866:	f001 f889 	bl	801097c <USBPD_HW_IF_SetResistor_SinkTxOK>
}
 800f86a:	46c0      	nop			@ (mov r8, r8)
 800f86c:	46bd      	mov	sp, r7
 800f86e:	b002      	add	sp, #8
 800f870:	bd80      	pop	{r7, pc}
	...

0800f874 <USBPD_PHY_SOPSupported>:
  * @param  PortNum  Number of the port.
  * @param  SOPSupported  List of the supported SOP
  * @retval None.
  */
void USBPD_PHY_SOPSupported(uint8_t PortNum, uint32_t SOPSupported)
{
 800f874:	b580      	push	{r7, lr}
 800f876:	b082      	sub	sp, #8
 800f878:	af00      	add	r7, sp, #0
 800f87a:	0002      	movs	r2, r0
 800f87c:	6039      	str	r1, [r7, #0]
 800f87e:	1dfb      	adds	r3, r7, #7
 800f880:	701a      	strb	r2, [r3, #0]
  PHY_Ports[PortNum].SupportedSOP = SOPSupported;
 800f882:	1dfb      	adds	r3, r7, #7
 800f884:	781b      	ldrb	r3, [r3, #0]
 800f886:	4a05      	ldr	r2, [pc, #20]	@ (800f89c <USBPD_PHY_SOPSupported+0x28>)
 800f888:	00db      	lsls	r3, r3, #3
 800f88a:	18d3      	adds	r3, r2, r3
 800f88c:	3304      	adds	r3, #4
 800f88e:	683a      	ldr	r2, [r7, #0]
 800f890:	601a      	str	r2, [r3, #0]
}
 800f892:	46c0      	nop			@ (mov r8, r8)
 800f894:	46bd      	mov	sp, r7
 800f896:	b002      	add	sp, #8
 800f898:	bd80      	pop	{r7, pc}
 800f89a:	46c0      	nop			@ (mov r8, r8)
 800f89c:	20003e74 	.word	0x20003e74

0800f8a0 <USBPD_PHY_IsResistor_SinkTxOk>:
  * @note   used to manage the collision avoidance
  * @param  PortNum  Number of the port.
  * @retval USBPD_TRUE or USBPD_FALSE
  */
uint8_t USBPD_PHY_IsResistor_SinkTxOk(uint8_t PortNum)
{
 800f8a0:	b580      	push	{r7, lr}
 800f8a2:	b082      	sub	sp, #8
 800f8a4:	af00      	add	r7, sp, #0
 800f8a6:	0002      	movs	r2, r0
 800f8a8:	1dfb      	adds	r3, r7, #7
 800f8aa:	701a      	strb	r2, [r3, #0]
  return USBPD_HW_IF_IsResistor_SinkTxOk(PortNum);
 800f8ac:	1dfb      	adds	r3, r7, #7
 800f8ae:	781b      	ldrb	r3, [r3, #0]
 800f8b0:	0018      	movs	r0, r3
 800f8b2:	f001 f87d 	bl	80109b0 <USBPD_HW_IF_IsResistor_SinkTxOk>
 800f8b6:	0003      	movs	r3, r0
}
 800f8b8:	0018      	movs	r0, r3
 800f8ba:	46bd      	mov	sp, r7
 800f8bc:	b002      	add	sp, #8
 800f8be:	bd80      	pop	{r7, pc}

0800f8c0 <USBPD_PHY_FastRoleSwapSignalling>:
  * @brief  function to generate an FRS signalling
  * @param  PortNum  Number of the port.
  * @retval None.
  */
void USBPD_PHY_FastRoleSwapSignalling(uint8_t PortNum)
{
 800f8c0:	b580      	push	{r7, lr}
 800f8c2:	b082      	sub	sp, #8
 800f8c4:	af00      	add	r7, sp, #0
 800f8c6:	0002      	movs	r2, r0
 800f8c8:	1dfb      	adds	r3, r7, #7
 800f8ca:	701a      	strb	r2, [r3, #0]
  USBPD_HW_IF_FastRoleSwapSignalling(PortNum);
 800f8cc:	1dfb      	adds	r3, r7, #7
 800f8ce:	781b      	ldrb	r3, [r3, #0]
 800f8d0:	0018      	movs	r0, r3
 800f8d2:	f001 f8b1 	bl	8010a38 <USBPD_HW_IF_FastRoleSwapSignalling>
}
 800f8d6:	46c0      	nop			@ (mov r8, r8)
 800f8d8:	46bd      	mov	sp, r7
 800f8da:	b002      	add	sp, #8
 800f8dc:	bd80      	pop	{r7, pc}

0800f8de <USBPD_PHY_EnableRX>:
  * @brief  function used to enable RX
  * @param  PortNum    Number of the port.
  * @retval None
  */
void USBPD_PHY_EnableRX(uint8_t PortNum)
{
 800f8de:	b580      	push	{r7, lr}
 800f8e0:	b082      	sub	sp, #8
 800f8e2:	af00      	add	r7, sp, #0
 800f8e4:	0002      	movs	r2, r0
 800f8e6:	1dfb      	adds	r3, r7, #7
 800f8e8:	701a      	strb	r2, [r3, #0]
  USBPD_HW_IF_EnableRX(PortNum);
 800f8ea:	1dfb      	adds	r3, r7, #7
 800f8ec:	781b      	ldrb	r3, [r3, #0]
 800f8ee:	0018      	movs	r0, r3
 800f8f0:	f000 fe0a 	bl	8010508 <USBPD_HW_IF_EnableRX>
}
 800f8f4:	46c0      	nop			@ (mov r8, r8)
 800f8f6:	46bd      	mov	sp, r7
 800f8f8:	b002      	add	sp, #8
 800f8fa:	bd80      	pop	{r7, pc}

0800f8fc <USBPD_PHY_DisableRX>:
  * @brief  function used to disable RX
  * @param  PortNum    Number of the port.
  * @retval None
  */
void USBPD_PHY_DisableRX(uint8_t PortNum)
{
 800f8fc:	b580      	push	{r7, lr}
 800f8fe:	b082      	sub	sp, #8
 800f900:	af00      	add	r7, sp, #0
 800f902:	0002      	movs	r2, r0
 800f904:	1dfb      	adds	r3, r7, #7
 800f906:	701a      	strb	r2, [r3, #0]
  USBPD_HW_IF_DisableRX(PortNum);
 800f908:	1dfb      	adds	r3, r7, #7
 800f90a:	781b      	ldrb	r3, [r3, #0]
 800f90c:	0018      	movs	r0, r3
 800f90e:	f000 fe13 	bl	8010538 <USBPD_HW_IF_DisableRX>
}
 800f912:	46c0      	nop			@ (mov r8, r8)
 800f914:	46bd      	mov	sp, r7
 800f916:	b002      	add	sp, #8
 800f918:	bd80      	pop	{r7, pc}
	...

0800f91c <PHY_Rx_Completed>:
  * @param  PortNum   Number of the port.
  * @param  MsgType   SOP Message Type
  * @retval None.
  */
void PHY_Rx_Completed(uint8_t PortNum, uint32_t MsgType)
{
 800f91c:	b590      	push	{r4, r7, lr}
 800f91e:	b085      	sub	sp, #20
 800f920:	af00      	add	r7, sp, #0
 800f922:	0002      	movs	r2, r0
 800f924:	6039      	str	r1, [r7, #0]
 800f926:	1dfb      	adds	r3, r7, #7
 800f928:	701a      	strb	r2, [r3, #0]
  const USBPD_SOPType_TypeDef tab_sop_value[] =
 800f92a:	2008      	movs	r0, #8
 800f92c:	183b      	adds	r3, r7, r0
 800f92e:	4a2e      	ldr	r2, [pc, #184]	@ (800f9e8 <PHY_Rx_Completed+0xcc>)
 800f930:	6811      	ldr	r1, [r2, #0]
 800f932:	6019      	str	r1, [r3, #0]
 800f934:	8892      	ldrh	r2, [r2, #4]
 800f936:	809a      	strh	r2, [r3, #4]
    USBPD_SOPTYPE_SOP, USBPD_SOPTYPE_SOP1, USBPD_SOPTYPE_SOP2,
    USBPD_SOPTYPE_SOP1_DEBUG, USBPD_SOPTYPE_SOP2_DEBUG, USBPD_SOPTYPE_CABLE_RESET
  };
  USBPD_SOPType_TypeDef _msgtype;

  _msgtype = tab_sop_value[MsgType];
 800f938:	240f      	movs	r4, #15
 800f93a:	193b      	adds	r3, r7, r4
 800f93c:	1839      	adds	r1, r7, r0
 800f93e:	683a      	ldr	r2, [r7, #0]
 800f940:	188a      	adds	r2, r1, r2
 800f942:	7812      	ldrb	r2, [r2, #0]
 800f944:	701a      	strb	r2, [r3, #0]

  /* check if the message must be forwarded to usbpd stack */
  switch (_msgtype)
 800f946:	193b      	adds	r3, r7, r4
 800f948:	781b      	ldrb	r3, [r3, #0]
 800f94a:	2b04      	cmp	r3, #4
 800f94c:	dc02      	bgt.n	800f954 <PHY_Rx_Completed+0x38>
 800f94e:	2b00      	cmp	r3, #0
 800f950:	da1d      	bge.n	800f98e <PHY_Rx_Completed+0x72>
                        2u + (header_rx.b.NumberOfDataObjects * 4u));
      }
#endif /* DEBUG_NOTFWD */
      break;
    default :
      break;
 800f952:	e040      	b.n	800f9d6 <PHY_Rx_Completed+0xba>
  switch (_msgtype)
 800f954:	2b06      	cmp	r3, #6
 800f956:	d13e      	bne.n	800f9d6 <PHY_Rx_Completed+0xba>
      if (0x1Eu == (PHY_Ports[PortNum].SupportedSOP & 0x1Eu))
 800f958:	1dfb      	adds	r3, r7, #7
 800f95a:	781b      	ldrb	r3, [r3, #0]
 800f95c:	4a23      	ldr	r2, [pc, #140]	@ (800f9ec <PHY_Rx_Completed+0xd0>)
 800f95e:	00db      	lsls	r3, r3, #3
 800f960:	18d3      	adds	r3, r2, r3
 800f962:	3304      	adds	r3, #4
 800f964:	681b      	ldr	r3, [r3, #0]
 800f966:	221e      	movs	r2, #30
 800f968:	4013      	ands	r3, r2
 800f96a:	2b1e      	cmp	r3, #30
 800f96c:	d135      	bne.n	800f9da <PHY_Rx_Completed+0xbe>
        Ports[PortNum].cbs.USBPD_HW_IF_RX_ResetIndication(PortNum, USBPD_SOPTYPE_CABLE_RESET);
 800f96e:	1dfb      	adds	r3, r7, #7
 800f970:	781a      	ldrb	r2, [r3, #0]
 800f972:	491f      	ldr	r1, [pc, #124]	@ (800f9f0 <PHY_Rx_Completed+0xd4>)
 800f974:	0013      	movs	r3, r2
 800f976:	011b      	lsls	r3, r3, #4
 800f978:	1a9b      	subs	r3, r3, r2
 800f97a:	009b      	lsls	r3, r3, #2
 800f97c:	18cb      	adds	r3, r1, r3
 800f97e:	331c      	adds	r3, #28
 800f980:	681b      	ldr	r3, [r3, #0]
 800f982:	1dfa      	adds	r2, r7, #7
 800f984:	7812      	ldrb	r2, [r2, #0]
 800f986:	2106      	movs	r1, #6
 800f988:	0010      	movs	r0, r2
 800f98a:	4798      	blx	r3
      break;
 800f98c:	e025      	b.n	800f9da <PHY_Rx_Completed+0xbe>
      if (!((uint8_t)(0x1u << _msgtype) != (PHY_Ports[PortNum].SupportedSOP & (uint8_t)(0x1u << _msgtype))))
 800f98e:	240f      	movs	r4, #15
 800f990:	193b      	adds	r3, r7, r4
 800f992:	781b      	ldrb	r3, [r3, #0]
 800f994:	2201      	movs	r2, #1
 800f996:	409a      	lsls	r2, r3
 800f998:	0013      	movs	r3, r2
 800f99a:	b2db      	uxtb	r3, r3
 800f99c:	0018      	movs	r0, r3
 800f99e:	1dfb      	adds	r3, r7, #7
 800f9a0:	781b      	ldrb	r3, [r3, #0]
 800f9a2:	4a12      	ldr	r2, [pc, #72]	@ (800f9ec <PHY_Rx_Completed+0xd0>)
 800f9a4:	00db      	lsls	r3, r3, #3
 800f9a6:	18d3      	adds	r3, r2, r3
 800f9a8:	3304      	adds	r3, #4
 800f9aa:	681b      	ldr	r3, [r3, #0]
 800f9ac:	193a      	adds	r2, r7, r4
 800f9ae:	7812      	ldrb	r2, [r2, #0]
 800f9b0:	2101      	movs	r1, #1
 800f9b2:	4091      	lsls	r1, r2
 800f9b4:	000a      	movs	r2, r1
 800f9b6:	b2d2      	uxtb	r2, r2
 800f9b8:	4013      	ands	r3, r2
 800f9ba:	4298      	cmp	r0, r3
 800f9bc:	d10f      	bne.n	800f9de <PHY_Rx_Completed+0xc2>
        PHY_Ports[PortNum].USBPD_PHY_MessageReceived(PortNum, _msgtype);
 800f9be:	1dfb      	adds	r3, r7, #7
 800f9c0:	781a      	ldrb	r2, [r3, #0]
 800f9c2:	4b0a      	ldr	r3, [pc, #40]	@ (800f9ec <PHY_Rx_Completed+0xd0>)
 800f9c4:	00d2      	lsls	r2, r2, #3
 800f9c6:	58d3      	ldr	r3, [r2, r3]
 800f9c8:	193a      	adds	r2, r7, r4
 800f9ca:	7811      	ldrb	r1, [r2, #0]
 800f9cc:	1dfa      	adds	r2, r7, #7
 800f9ce:	7812      	ldrb	r2, [r2, #0]
 800f9d0:	0010      	movs	r0, r2
 800f9d2:	4798      	blx	r3
      break;
 800f9d4:	e003      	b.n	800f9de <PHY_Rx_Completed+0xc2>
      break;
 800f9d6:	46c0      	nop			@ (mov r8, r8)
 800f9d8:	e002      	b.n	800f9e0 <PHY_Rx_Completed+0xc4>
      break;
 800f9da:	46c0      	nop			@ (mov r8, r8)
 800f9dc:	e000      	b.n	800f9e0 <PHY_Rx_Completed+0xc4>
      break;
 800f9de:	46c0      	nop			@ (mov r8, r8)
  }
}
 800f9e0:	46c0      	nop			@ (mov r8, r8)
 800f9e2:	46bd      	mov	sp, r7
 800f9e4:	b005      	add	sp, #20
 800f9e6:	bd90      	pop	{r4, r7, pc}
 800f9e8:	08016888 	.word	0x08016888
 800f9ec:	20003e74 	.word	0x20003e74
 800f9f0:	20003e84 	.word	0x20003e84

0800f9f4 <LL_AHB1_GRP1_EnableClock>:
{
 800f9f4:	b580      	push	{r7, lr}
 800f9f6:	b084      	sub	sp, #16
 800f9f8:	af00      	add	r7, sp, #0
 800f9fa:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHBENR, Periphs);
 800f9fc:	4b07      	ldr	r3, [pc, #28]	@ (800fa1c <LL_AHB1_GRP1_EnableClock+0x28>)
 800f9fe:	6b99      	ldr	r1, [r3, #56]	@ 0x38
 800fa00:	4b06      	ldr	r3, [pc, #24]	@ (800fa1c <LL_AHB1_GRP1_EnableClock+0x28>)
 800fa02:	687a      	ldr	r2, [r7, #4]
 800fa04:	430a      	orrs	r2, r1
 800fa06:	639a      	str	r2, [r3, #56]	@ 0x38
  tmpreg = READ_BIT(RCC->AHBENR, Periphs);
 800fa08:	4b04      	ldr	r3, [pc, #16]	@ (800fa1c <LL_AHB1_GRP1_EnableClock+0x28>)
 800fa0a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800fa0c:	687a      	ldr	r2, [r7, #4]
 800fa0e:	4013      	ands	r3, r2
 800fa10:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800fa12:	68fb      	ldr	r3, [r7, #12]
}
 800fa14:	46c0      	nop			@ (mov r8, r8)
 800fa16:	46bd      	mov	sp, r7
 800fa18:	b004      	add	sp, #16
 800fa1a:	bd80      	pop	{r7, pc}
 800fa1c:	40021000 	.word	0x40021000

0800fa20 <LL_APB1_GRP1_EnableClock>:
{
 800fa20:	b580      	push	{r7, lr}
 800fa22:	b084      	sub	sp, #16
 800fa24:	af00      	add	r7, sp, #0
 800fa26:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APBENR1, Periphs);
 800fa28:	4b07      	ldr	r3, [pc, #28]	@ (800fa48 <LL_APB1_GRP1_EnableClock+0x28>)
 800fa2a:	6bd9      	ldr	r1, [r3, #60]	@ 0x3c
 800fa2c:	4b06      	ldr	r3, [pc, #24]	@ (800fa48 <LL_APB1_GRP1_EnableClock+0x28>)
 800fa2e:	687a      	ldr	r2, [r7, #4]
 800fa30:	430a      	orrs	r2, r1
 800fa32:	63da      	str	r2, [r3, #60]	@ 0x3c
  tmpreg = READ_BIT(RCC->APBENR1, Periphs);
 800fa34:	4b04      	ldr	r3, [pc, #16]	@ (800fa48 <LL_APB1_GRP1_EnableClock+0x28>)
 800fa36:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800fa38:	687a      	ldr	r2, [r7, #4]
 800fa3a:	4013      	ands	r3, r2
 800fa3c:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800fa3e:	68fb      	ldr	r3, [r7, #12]
}
 800fa40:	46c0      	nop			@ (mov r8, r8)
 800fa42:	46bd      	mov	sp, r7
 800fa44:	b004      	add	sp, #16
 800fa46:	bd80      	pop	{r7, pc}
 800fa48:	40021000 	.word	0x40021000

0800fa4c <LL_APB2_GRP1_EnableClock>:
{
 800fa4c:	b580      	push	{r7, lr}
 800fa4e:	b084      	sub	sp, #16
 800fa50:	af00      	add	r7, sp, #0
 800fa52:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APBENR2, Periphs);
 800fa54:	4b07      	ldr	r3, [pc, #28]	@ (800fa74 <LL_APB2_GRP1_EnableClock+0x28>)
 800fa56:	6c19      	ldr	r1, [r3, #64]	@ 0x40
 800fa58:	4b06      	ldr	r3, [pc, #24]	@ (800fa74 <LL_APB2_GRP1_EnableClock+0x28>)
 800fa5a:	687a      	ldr	r2, [r7, #4]
 800fa5c:	430a      	orrs	r2, r1
 800fa5e:	641a      	str	r2, [r3, #64]	@ 0x40
  tmpreg = READ_BIT(RCC->APBENR2, Periphs);
 800fa60:	4b04      	ldr	r3, [pc, #16]	@ (800fa74 <LL_APB2_GRP1_EnableClock+0x28>)
 800fa62:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800fa64:	687a      	ldr	r2, [r7, #4]
 800fa66:	4013      	ands	r3, r2
 800fa68:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800fa6a:	68fb      	ldr	r3, [r7, #12]
}
 800fa6c:	46c0      	nop			@ (mov r8, r8)
 800fa6e:	46bd      	mov	sp, r7
 800fa70:	b004      	add	sp, #16
 800fa72:	bd80      	pop	{r7, pc}
 800fa74:	40021000 	.word	0x40021000

0800fa78 <LL_UCPD_Enable>:
{
 800fa78:	b580      	push	{r7, lr}
 800fa7a:	b082      	sub	sp, #8
 800fa7c:	af00      	add	r7, sp, #0
 800fa7e:	6078      	str	r0, [r7, #4]
  SET_BIT(UCPDx->CFG1, UCPD_CFG1_UCPDEN);
 800fa80:	687b      	ldr	r3, [r7, #4]
 800fa82:	681b      	ldr	r3, [r3, #0]
 800fa84:	2280      	movs	r2, #128	@ 0x80
 800fa86:	0612      	lsls	r2, r2, #24
 800fa88:	431a      	orrs	r2, r3
 800fa8a:	687b      	ldr	r3, [r7, #4]
 800fa8c:	601a      	str	r2, [r3, #0]
}
 800fa8e:	46c0      	nop			@ (mov r8, r8)
 800fa90:	46bd      	mov	sp, r7
 800fa92:	b002      	add	sp, #8
 800fa94:	bd80      	pop	{r7, pc}

0800fa96 <LL_UCPD_Disable>:
{
 800fa96:	b580      	push	{r7, lr}
 800fa98:	b082      	sub	sp, #8
 800fa9a:	af00      	add	r7, sp, #0
 800fa9c:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(UCPDx->CFG1, UCPD_CFG1_UCPDEN);
 800fa9e:	687b      	ldr	r3, [r7, #4]
 800faa0:	681b      	ldr	r3, [r3, #0]
 800faa2:	005b      	lsls	r3, r3, #1
 800faa4:	085a      	lsrs	r2, r3, #1
 800faa6:	687b      	ldr	r3, [r7, #4]
 800faa8:	601a      	str	r2, [r3, #0]
}
 800faaa:	46c0      	nop			@ (mov r8, r8)
 800faac:	46bd      	mov	sp, r7
 800faae:	b002      	add	sp, #8
 800fab0:	bd80      	pop	{r7, pc}
	...

0800fab4 <LL_UCPD_TypeCDetectionCC2Enable>:
{
 800fab4:	b580      	push	{r7, lr}
 800fab6:	b082      	sub	sp, #8
 800fab8:	af00      	add	r7, sp, #0
 800faba:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(UCPDx->CR, UCPD_CR_CC2TCDIS);
 800fabc:	687b      	ldr	r3, [r7, #4]
 800fabe:	68db      	ldr	r3, [r3, #12]
 800fac0:	4a03      	ldr	r2, [pc, #12]	@ (800fad0 <LL_UCPD_TypeCDetectionCC2Enable+0x1c>)
 800fac2:	401a      	ands	r2, r3
 800fac4:	687b      	ldr	r3, [r7, #4]
 800fac6:	60da      	str	r2, [r3, #12]
}
 800fac8:	46c0      	nop			@ (mov r8, r8)
 800faca:	46bd      	mov	sp, r7
 800facc:	b002      	add	sp, #8
 800face:	bd80      	pop	{r7, pc}
 800fad0:	ffdfffff 	.word	0xffdfffff

0800fad4 <LL_UCPD_TypeCDetectionCC2Disable>:
{
 800fad4:	b580      	push	{r7, lr}
 800fad6:	b082      	sub	sp, #8
 800fad8:	af00      	add	r7, sp, #0
 800fada:	6078      	str	r0, [r7, #4]
  SET_BIT(UCPDx->CR, UCPD_CR_CC2TCDIS);
 800fadc:	687b      	ldr	r3, [r7, #4]
 800fade:	68db      	ldr	r3, [r3, #12]
 800fae0:	2280      	movs	r2, #128	@ 0x80
 800fae2:	0392      	lsls	r2, r2, #14
 800fae4:	431a      	orrs	r2, r3
 800fae6:	687b      	ldr	r3, [r7, #4]
 800fae8:	60da      	str	r2, [r3, #12]
}
 800faea:	46c0      	nop			@ (mov r8, r8)
 800faec:	46bd      	mov	sp, r7
 800faee:	b002      	add	sp, #8
 800faf0:	bd80      	pop	{r7, pc}
	...

0800faf4 <LL_UCPD_TypeCDetectionCC1Enable>:
{
 800faf4:	b580      	push	{r7, lr}
 800faf6:	b082      	sub	sp, #8
 800faf8:	af00      	add	r7, sp, #0
 800fafa:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(UCPDx->CR, UCPD_CR_CC1TCDIS);
 800fafc:	687b      	ldr	r3, [r7, #4]
 800fafe:	68db      	ldr	r3, [r3, #12]
 800fb00:	4a03      	ldr	r2, [pc, #12]	@ (800fb10 <LL_UCPD_TypeCDetectionCC1Enable+0x1c>)
 800fb02:	401a      	ands	r2, r3
 800fb04:	687b      	ldr	r3, [r7, #4]
 800fb06:	60da      	str	r2, [r3, #12]
}
 800fb08:	46c0      	nop			@ (mov r8, r8)
 800fb0a:	46bd      	mov	sp, r7
 800fb0c:	b002      	add	sp, #8
 800fb0e:	bd80      	pop	{r7, pc}
 800fb10:	ffefffff 	.word	0xffefffff

0800fb14 <LL_UCPD_TypeCDetectionCC1Disable>:
{
 800fb14:	b580      	push	{r7, lr}
 800fb16:	b082      	sub	sp, #8
 800fb18:	af00      	add	r7, sp, #0
 800fb1a:	6078      	str	r0, [r7, #4]
  SET_BIT(UCPDx->CR, UCPD_CR_CC1TCDIS);
 800fb1c:	687b      	ldr	r3, [r7, #4]
 800fb1e:	68db      	ldr	r3, [r3, #12]
 800fb20:	2280      	movs	r2, #128	@ 0x80
 800fb22:	0352      	lsls	r2, r2, #13
 800fb24:	431a      	orrs	r2, r3
 800fb26:	687b      	ldr	r3, [r7, #4]
 800fb28:	60da      	str	r2, [r3, #12]
}
 800fb2a:	46c0      	nop			@ (mov r8, r8)
 800fb2c:	46bd      	mov	sp, r7
 800fb2e:	b002      	add	sp, #8
 800fb30:	bd80      	pop	{r7, pc}

0800fb32 <LL_UCPD_SignalFRSTX>:
{
 800fb32:	b580      	push	{r7, lr}
 800fb34:	b082      	sub	sp, #8
 800fb36:	af00      	add	r7, sp, #0
 800fb38:	6078      	str	r0, [r7, #4]
  SET_BIT(UCPDx->CR, UCPD_CR_FRSTX);
 800fb3a:	687b      	ldr	r3, [r7, #4]
 800fb3c:	68db      	ldr	r3, [r3, #12]
 800fb3e:	2280      	movs	r2, #128	@ 0x80
 800fb40:	0292      	lsls	r2, r2, #10
 800fb42:	431a      	orrs	r2, r3
 800fb44:	687b      	ldr	r3, [r7, #4]
 800fb46:	60da      	str	r2, [r3, #12]
}
 800fb48:	46c0      	nop			@ (mov r8, r8)
 800fb4a:	46bd      	mov	sp, r7
 800fb4c:	b002      	add	sp, #8
 800fb4e:	bd80      	pop	{r7, pc}

0800fb50 <LL_UCPD_FRSDetectionEnable>:
{
 800fb50:	b580      	push	{r7, lr}
 800fb52:	b082      	sub	sp, #8
 800fb54:	af00      	add	r7, sp, #0
 800fb56:	6078      	str	r0, [r7, #4]
  SET_BIT(UCPDx->CR, UCPD_CR_FRSRXEN);
 800fb58:	687b      	ldr	r3, [r7, #4]
 800fb5a:	68db      	ldr	r3, [r3, #12]
 800fb5c:	2280      	movs	r2, #128	@ 0x80
 800fb5e:	0252      	lsls	r2, r2, #9
 800fb60:	431a      	orrs	r2, r3
 800fb62:	687b      	ldr	r3, [r7, #4]
 800fb64:	60da      	str	r2, [r3, #12]
}
 800fb66:	46c0      	nop			@ (mov r8, r8)
 800fb68:	46bd      	mov	sp, r7
 800fb6a:	b002      	add	sp, #8
 800fb6c:	bd80      	pop	{r7, pc}
	...

0800fb70 <LL_UCPD_FRSDetectionDisable>:
{
 800fb70:	b580      	push	{r7, lr}
 800fb72:	b082      	sub	sp, #8
 800fb74:	af00      	add	r7, sp, #0
 800fb76:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(UCPDx->CR, UCPD_CR_FRSRXEN);
 800fb78:	687b      	ldr	r3, [r7, #4]
 800fb7a:	68db      	ldr	r3, [r3, #12]
 800fb7c:	4a03      	ldr	r2, [pc, #12]	@ (800fb8c <LL_UCPD_FRSDetectionDisable+0x1c>)
 800fb7e:	401a      	ands	r2, r3
 800fb80:	687b      	ldr	r3, [r7, #4]
 800fb82:	60da      	str	r2, [r3, #12]
}
 800fb84:	46c0      	nop			@ (mov r8, r8)
 800fb86:	46bd      	mov	sp, r7
 800fb88:	b002      	add	sp, #8
 800fb8a:	bd80      	pop	{r7, pc}
 800fb8c:	fffeffff 	.word	0xfffeffff

0800fb90 <LL_UCPD_SetccEnable>:
{
 800fb90:	b580      	push	{r7, lr}
 800fb92:	b082      	sub	sp, #8
 800fb94:	af00      	add	r7, sp, #0
 800fb96:	6078      	str	r0, [r7, #4]
 800fb98:	6039      	str	r1, [r7, #0]
  MODIFY_REG(UCPDx->CR, UCPD_CR_CCENABLE, CCEnable);
 800fb9a:	687b      	ldr	r3, [r7, #4]
 800fb9c:	68db      	ldr	r3, [r3, #12]
 800fb9e:	4a05      	ldr	r2, [pc, #20]	@ (800fbb4 <LL_UCPD_SetccEnable+0x24>)
 800fba0:	401a      	ands	r2, r3
 800fba2:	683b      	ldr	r3, [r7, #0]
 800fba4:	431a      	orrs	r2, r3
 800fba6:	687b      	ldr	r3, [r7, #4]
 800fba8:	60da      	str	r2, [r3, #12]
}
 800fbaa:	46c0      	nop			@ (mov r8, r8)
 800fbac:	46bd      	mov	sp, r7
 800fbae:	b002      	add	sp, #8
 800fbb0:	bd80      	pop	{r7, pc}
 800fbb2:	46c0      	nop			@ (mov r8, r8)
 800fbb4:	fffff3ff 	.word	0xfffff3ff

0800fbb8 <LL_UCPD_SetSNKRole>:
{
 800fbb8:	b580      	push	{r7, lr}
 800fbba:	b082      	sub	sp, #8
 800fbbc:	af00      	add	r7, sp, #0
 800fbbe:	6078      	str	r0, [r7, #4]
  SET_BIT(UCPDx->CR, UCPD_CR_ANAMODE);
 800fbc0:	687b      	ldr	r3, [r7, #4]
 800fbc2:	68db      	ldr	r3, [r3, #12]
 800fbc4:	2280      	movs	r2, #128	@ 0x80
 800fbc6:	0092      	lsls	r2, r2, #2
 800fbc8:	431a      	orrs	r2, r3
 800fbca:	687b      	ldr	r3, [r7, #4]
 800fbcc:	60da      	str	r2, [r3, #12]
}
 800fbce:	46c0      	nop			@ (mov r8, r8)
 800fbd0:	46bd      	mov	sp, r7
 800fbd2:	b002      	add	sp, #8
 800fbd4:	bd80      	pop	{r7, pc}
	...

0800fbd8 <LL_UCPD_SetSRCRole>:
{
 800fbd8:	b580      	push	{r7, lr}
 800fbda:	b082      	sub	sp, #8
 800fbdc:	af00      	add	r7, sp, #0
 800fbde:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(UCPDx->CR, UCPD_CR_ANAMODE);
 800fbe0:	687b      	ldr	r3, [r7, #4]
 800fbe2:	68db      	ldr	r3, [r3, #12]
 800fbe4:	4a03      	ldr	r2, [pc, #12]	@ (800fbf4 <LL_UCPD_SetSRCRole+0x1c>)
 800fbe6:	401a      	ands	r2, r3
 800fbe8:	687b      	ldr	r3, [r7, #4]
 800fbea:	60da      	str	r2, [r3, #12]
}
 800fbec:	46c0      	nop			@ (mov r8, r8)
 800fbee:	46bd      	mov	sp, r7
 800fbf0:	b002      	add	sp, #8
 800fbf2:	bd80      	pop	{r7, pc}
 800fbf4:	fffffdff 	.word	0xfffffdff

0800fbf8 <LL_UCPD_SetRpResistor>:
{
 800fbf8:	b580      	push	{r7, lr}
 800fbfa:	b082      	sub	sp, #8
 800fbfc:	af00      	add	r7, sp, #0
 800fbfe:	6078      	str	r0, [r7, #4]
 800fc00:	6039      	str	r1, [r7, #0]
  MODIFY_REG(UCPDx->CR, UCPD_CR_ANASUBMODE,  Resistor);
 800fc02:	687b      	ldr	r3, [r7, #4]
 800fc04:	68db      	ldr	r3, [r3, #12]
 800fc06:	4a05      	ldr	r2, [pc, #20]	@ (800fc1c <LL_UCPD_SetRpResistor+0x24>)
 800fc08:	401a      	ands	r2, r3
 800fc0a:	683b      	ldr	r3, [r7, #0]
 800fc0c:	431a      	orrs	r2, r3
 800fc0e:	687b      	ldr	r3, [r7, #4]
 800fc10:	60da      	str	r2, [r3, #12]
}
 800fc12:	46c0      	nop			@ (mov r8, r8)
 800fc14:	46bd      	mov	sp, r7
 800fc16:	b002      	add	sp, #8
 800fc18:	bd80      	pop	{r7, pc}
 800fc1a:	46c0      	nop			@ (mov r8, r8)
 800fc1c:	fffffe7f 	.word	0xfffffe7f

0800fc20 <LL_UCPD_SetCCPin>:
{
 800fc20:	b580      	push	{r7, lr}
 800fc22:	b082      	sub	sp, #8
 800fc24:	af00      	add	r7, sp, #0
 800fc26:	6078      	str	r0, [r7, #4]
 800fc28:	6039      	str	r1, [r7, #0]
  MODIFY_REG(UCPDx->CR, UCPD_CR_PHYCCSEL,  CCPin);
 800fc2a:	687b      	ldr	r3, [r7, #4]
 800fc2c:	68db      	ldr	r3, [r3, #12]
 800fc2e:	2240      	movs	r2, #64	@ 0x40
 800fc30:	4393      	bics	r3, r2
 800fc32:	001a      	movs	r2, r3
 800fc34:	683b      	ldr	r3, [r7, #0]
 800fc36:	431a      	orrs	r2, r3
 800fc38:	687b      	ldr	r3, [r7, #4]
 800fc3a:	60da      	str	r2, [r3, #12]
}
 800fc3c:	46c0      	nop			@ (mov r8, r8)
 800fc3e:	46bd      	mov	sp, r7
 800fc40:	b002      	add	sp, #8
 800fc42:	bd80      	pop	{r7, pc}

0800fc44 <LL_UCPD_RxEnable>:
{
 800fc44:	b580      	push	{r7, lr}
 800fc46:	b082      	sub	sp, #8
 800fc48:	af00      	add	r7, sp, #0
 800fc4a:	6078      	str	r0, [r7, #4]
  SET_BIT(UCPDx->CR, UCPD_CR_PHYRXEN);
 800fc4c:	687b      	ldr	r3, [r7, #4]
 800fc4e:	68db      	ldr	r3, [r3, #12]
 800fc50:	2220      	movs	r2, #32
 800fc52:	431a      	orrs	r2, r3
 800fc54:	687b      	ldr	r3, [r7, #4]
 800fc56:	60da      	str	r2, [r3, #12]
}
 800fc58:	46c0      	nop			@ (mov r8, r8)
 800fc5a:	46bd      	mov	sp, r7
 800fc5c:	b002      	add	sp, #8
 800fc5e:	bd80      	pop	{r7, pc}

0800fc60 <LL_UCPD_RxDisable>:
{
 800fc60:	b580      	push	{r7, lr}
 800fc62:	b082      	sub	sp, #8
 800fc64:	af00      	add	r7, sp, #0
 800fc66:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(UCPDx->CR, UCPD_CR_PHYRXEN);
 800fc68:	687b      	ldr	r3, [r7, #4]
 800fc6a:	68db      	ldr	r3, [r3, #12]
 800fc6c:	2220      	movs	r2, #32
 800fc6e:	4393      	bics	r3, r2
 800fc70:	001a      	movs	r2, r3
 800fc72:	687b      	ldr	r3, [r7, #4]
 800fc74:	60da      	str	r2, [r3, #12]
}
 800fc76:	46c0      	nop			@ (mov r8, r8)
 800fc78:	46bd      	mov	sp, r7
 800fc7a:	b002      	add	sp, #8
 800fc7c:	bd80      	pop	{r7, pc}

0800fc7e <LL_UCPD_SetRxMode>:
{
 800fc7e:	b580      	push	{r7, lr}
 800fc80:	b082      	sub	sp, #8
 800fc82:	af00      	add	r7, sp, #0
 800fc84:	6078      	str	r0, [r7, #4]
 800fc86:	6039      	str	r1, [r7, #0]
  MODIFY_REG(UCPDx->CR, UCPD_CR_RXMODE, RxMode);
 800fc88:	687b      	ldr	r3, [r7, #4]
 800fc8a:	68db      	ldr	r3, [r3, #12]
 800fc8c:	2210      	movs	r2, #16
 800fc8e:	4393      	bics	r3, r2
 800fc90:	001a      	movs	r2, r3
 800fc92:	683b      	ldr	r3, [r7, #0]
 800fc94:	431a      	orrs	r2, r3
 800fc96:	687b      	ldr	r3, [r7, #4]
 800fc98:	60da      	str	r2, [r3, #12]
}
 800fc9a:	46c0      	nop			@ (mov r8, r8)
 800fc9c:	46bd      	mov	sp, r7
 800fc9e:	b002      	add	sp, #8
 800fca0:	bd80      	pop	{r7, pc}

0800fca2 <LL_UCPD_SendHardReset>:
{
 800fca2:	b580      	push	{r7, lr}
 800fca4:	b082      	sub	sp, #8
 800fca6:	af00      	add	r7, sp, #0
 800fca8:	6078      	str	r0, [r7, #4]
  SET_BIT(UCPDx->CR, UCPD_CR_TXHRST);
 800fcaa:	687b      	ldr	r3, [r7, #4]
 800fcac:	68db      	ldr	r3, [r3, #12]
 800fcae:	2208      	movs	r2, #8
 800fcb0:	431a      	orrs	r2, r3
 800fcb2:	687b      	ldr	r3, [r7, #4]
 800fcb4:	60da      	str	r2, [r3, #12]
}
 800fcb6:	46c0      	nop			@ (mov r8, r8)
 800fcb8:	46bd      	mov	sp, r7
 800fcba:	b002      	add	sp, #8
 800fcbc:	bd80      	pop	{r7, pc}

0800fcbe <LL_UCPD_SendMessage>:
{
 800fcbe:	b580      	push	{r7, lr}
 800fcc0:	b082      	sub	sp, #8
 800fcc2:	af00      	add	r7, sp, #0
 800fcc4:	6078      	str	r0, [r7, #4]
  SET_BIT(UCPDx->CR, UCPD_CR_TXSEND);
 800fcc6:	687b      	ldr	r3, [r7, #4]
 800fcc8:	68db      	ldr	r3, [r3, #12]
 800fcca:	2204      	movs	r2, #4
 800fccc:	431a      	orrs	r2, r3
 800fcce:	687b      	ldr	r3, [r7, #4]
 800fcd0:	60da      	str	r2, [r3, #12]
}
 800fcd2:	46c0      	nop			@ (mov r8, r8)
 800fcd4:	46bd      	mov	sp, r7
 800fcd6:	b002      	add	sp, #8
 800fcd8:	bd80      	pop	{r7, pc}

0800fcda <LL_UCPD_SetTxMode>:
{
 800fcda:	b580      	push	{r7, lr}
 800fcdc:	b082      	sub	sp, #8
 800fcde:	af00      	add	r7, sp, #0
 800fce0:	6078      	str	r0, [r7, #4]
 800fce2:	6039      	str	r1, [r7, #0]
  MODIFY_REG(UCPDx->CR, UCPD_CR_TXMODE, TxMode);
 800fce4:	687b      	ldr	r3, [r7, #4]
 800fce6:	68db      	ldr	r3, [r3, #12]
 800fce8:	2203      	movs	r2, #3
 800fcea:	4393      	bics	r3, r2
 800fcec:	001a      	movs	r2, r3
 800fcee:	683b      	ldr	r3, [r7, #0]
 800fcf0:	431a      	orrs	r2, r3
 800fcf2:	687b      	ldr	r3, [r7, #4]
 800fcf4:	60da      	str	r2, [r3, #12]
}
 800fcf6:	46c0      	nop			@ (mov r8, r8)
 800fcf8:	46bd      	mov	sp, r7
 800fcfa:	b002      	add	sp, #8
 800fcfc:	bd80      	pop	{r7, pc}

0800fcfe <LL_UCPD_RxDMAEnable>:
  * @rmtoll CFG1          RXDMAEN          LL_UCPD_RxDMAEnable
  * @param  UCPDx UCPD Instance
  * @retval None
  */
__STATIC_INLINE void LL_UCPD_RxDMAEnable(UCPD_TypeDef *UCPDx)
{
 800fcfe:	b580      	push	{r7, lr}
 800fd00:	b082      	sub	sp, #8
 800fd02:	af00      	add	r7, sp, #0
 800fd04:	6078      	str	r0, [r7, #4]
  SET_BIT(UCPDx->CFG1, UCPD_CFG1_RXDMAEN);
 800fd06:	687b      	ldr	r3, [r7, #4]
 800fd08:	681b      	ldr	r3, [r3, #0]
 800fd0a:	2280      	movs	r2, #128	@ 0x80
 800fd0c:	05d2      	lsls	r2, r2, #23
 800fd0e:	431a      	orrs	r2, r3
 800fd10:	687b      	ldr	r3, [r7, #4]
 800fd12:	601a      	str	r2, [r3, #0]
}
 800fd14:	46c0      	nop			@ (mov r8, r8)
 800fd16:	46bd      	mov	sp, r7
 800fd18:	b002      	add	sp, #8
 800fd1a:	bd80      	pop	{r7, pc}

0800fd1c <LL_UCPD_RxDMADisable>:
  * @rmtoll CFG1          RXDMAEN          LL_UCPD_RxDMADisable
  * @param  UCPDx UCPD Instance
  * @retval None
  */
__STATIC_INLINE void LL_UCPD_RxDMADisable(UCPD_TypeDef *UCPDx)
{
 800fd1c:	b580      	push	{r7, lr}
 800fd1e:	b082      	sub	sp, #8
 800fd20:	af00      	add	r7, sp, #0
 800fd22:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(UCPDx->CFG1, UCPD_CFG1_RXDMAEN);
 800fd24:	687b      	ldr	r3, [r7, #4]
 800fd26:	681b      	ldr	r3, [r3, #0]
 800fd28:	4a03      	ldr	r2, [pc, #12]	@ (800fd38 <LL_UCPD_RxDMADisable+0x1c>)
 800fd2a:	401a      	ands	r2, r3
 800fd2c:	687b      	ldr	r3, [r7, #4]
 800fd2e:	601a      	str	r2, [r3, #0]
}
 800fd30:	46c0      	nop			@ (mov r8, r8)
 800fd32:	46bd      	mov	sp, r7
 800fd34:	b002      	add	sp, #8
 800fd36:	bd80      	pop	{r7, pc}
 800fd38:	bfffffff 	.word	0xbfffffff

0800fd3c <LL_UCPD_TxDMAEnable>:
  * @rmtoll CFG1          TXDMAEN          LL_UCPD_TxDMAEnable
  * @param  UCPDx UCPD Instance
  * @retval None
  */
__STATIC_INLINE void LL_UCPD_TxDMAEnable(UCPD_TypeDef *UCPDx)
{
 800fd3c:	b580      	push	{r7, lr}
 800fd3e:	b082      	sub	sp, #8
 800fd40:	af00      	add	r7, sp, #0
 800fd42:	6078      	str	r0, [r7, #4]
  SET_BIT(UCPDx->CFG1, UCPD_CFG1_TXDMAEN);
 800fd44:	687b      	ldr	r3, [r7, #4]
 800fd46:	681b      	ldr	r3, [r3, #0]
 800fd48:	2280      	movs	r2, #128	@ 0x80
 800fd4a:	0592      	lsls	r2, r2, #22
 800fd4c:	431a      	orrs	r2, r3
 800fd4e:	687b      	ldr	r3, [r7, #4]
 800fd50:	601a      	str	r2, [r3, #0]
}
 800fd52:	46c0      	nop			@ (mov r8, r8)
 800fd54:	46bd      	mov	sp, r7
 800fd56:	b002      	add	sp, #8
 800fd58:	bd80      	pop	{r7, pc}
	...

0800fd5c <LL_UCPD_TxDMADisable>:
  * @rmtoll CFG1          TXDMAEN          LL_UCPD_TxDMADisable
  * @param  UCPDx UCPD Instance
  * @retval None
  */
__STATIC_INLINE void LL_UCPD_TxDMADisable(UCPD_TypeDef *UCPDx)
{
 800fd5c:	b580      	push	{r7, lr}
 800fd5e:	b082      	sub	sp, #8
 800fd60:	af00      	add	r7, sp, #0
 800fd62:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(UCPDx->CFG1, UCPD_CFG1_TXDMAEN);
 800fd64:	687b      	ldr	r3, [r7, #4]
 800fd66:	681b      	ldr	r3, [r3, #0]
 800fd68:	4a03      	ldr	r2, [pc, #12]	@ (800fd78 <LL_UCPD_TxDMADisable+0x1c>)
 800fd6a:	401a      	ands	r2, r3
 800fd6c:	687b      	ldr	r3, [r7, #4]
 800fd6e:	601a      	str	r2, [r3, #0]
}
 800fd70:	46c0      	nop			@ (mov r8, r8)
 800fd72:	46bd      	mov	sp, r7
 800fd74:	b002      	add	sp, #8
 800fd76:	bd80      	pop	{r7, pc}
 800fd78:	dfffffff 	.word	0xdfffffff

0800fd7c <LL_UCPD_WriteTxOrderSet>:
  *         @arg @ref LL_UCPD_ORDERED_SET_SOP1_DEBUG
  *         @arg @ref LL_UCPD_ORDERED_SET_SOP2_DEBUG
  * @retval None
  */
__STATIC_INLINE void LL_UCPD_WriteTxOrderSet(UCPD_TypeDef *UCPDx, uint32_t TxOrderSet)
{
 800fd7c:	b580      	push	{r7, lr}
 800fd7e:	b082      	sub	sp, #8
 800fd80:	af00      	add	r7, sp, #0
 800fd82:	6078      	str	r0, [r7, #4]
 800fd84:	6039      	str	r1, [r7, #0]
  WRITE_REG(UCPDx->TX_ORDSET, TxOrderSet);
 800fd86:	687b      	ldr	r3, [r7, #4]
 800fd88:	683a      	ldr	r2, [r7, #0]
 800fd8a:	61da      	str	r2, [r3, #28]
}
 800fd8c:	46c0      	nop			@ (mov r8, r8)
 800fd8e:	46bd      	mov	sp, r7
 800fd90:	b002      	add	sp, #8
 800fd92:	bd80      	pop	{r7, pc}

0800fd94 <LL_UCPD_WriteTxPaySize>:
  * @param  UCPDx UCPD Instance
  * @param  TxPaySize
  * @retval None.
  */
__STATIC_INLINE void LL_UCPD_WriteTxPaySize(UCPD_TypeDef *UCPDx, uint32_t TxPaySize)
{
 800fd94:	b580      	push	{r7, lr}
 800fd96:	b082      	sub	sp, #8
 800fd98:	af00      	add	r7, sp, #0
 800fd9a:	6078      	str	r0, [r7, #4]
 800fd9c:	6039      	str	r1, [r7, #0]
  WRITE_REG(UCPDx->TX_PAYSZ, TxPaySize);
 800fd9e:	687b      	ldr	r3, [r7, #4]
 800fda0:	683a      	ldr	r2, [r7, #0]
 800fda2:	621a      	str	r2, [r3, #32]
}
 800fda4:	46c0      	nop			@ (mov r8, r8)
 800fda6:	46bd      	mov	sp, r7
 800fda8:	b002      	add	sp, #8
 800fdaa:	bd80      	pop	{r7, pc}

0800fdac <USBPD_HW_IF_GlobalHwInit>:

/* Private functions ---------------------------------------------------------*/


void USBPD_HW_IF_GlobalHwInit(void)
{
 800fdac:	b580      	push	{r7, lr}
 800fdae:	af00      	add	r7, sp, #0
  /* PWR register access (for disabling dead battery feature) */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_PWR);
 800fdb0:	2380      	movs	r3, #128	@ 0x80
 800fdb2:	055b      	lsls	r3, r3, #21
 800fdb4:	0018      	movs	r0, r3
 800fdb6:	f7ff fe33 	bl	800fa20 <LL_APB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_CRC);
 800fdba:	2380      	movs	r3, #128	@ 0x80
 800fdbc:	015b      	lsls	r3, r3, #5
 800fdbe:	0018      	movs	r0, r3
 800fdc0:	f7ff fe18 	bl	800f9f4 <LL_AHB1_GRP1_EnableClock>
}
 800fdc4:	46c0      	nop			@ (mov r8, r8)
 800fdc6:	46bd      	mov	sp, r7
 800fdc8:	bd80      	pop	{r7, pc}
	...

0800fdcc <USBPD_HW_IF_StopBISTMode2>:

#if !defined(USBPDCORE_LIB_NO_PD)
void USBPD_HW_IF_StopBISTMode2(uint8_t PortNum)
{
 800fdcc:	b580      	push	{r7, lr}
 800fdce:	b084      	sub	sp, #16
 800fdd0:	af00      	add	r7, sp, #0
 800fdd2:	0002      	movs	r2, r0
 800fdd4:	1dfb      	adds	r3, r7, #7
 800fdd6:	701a      	strb	r2, [r3, #0]
  uint32_t  _cr = READ_REG(Ports[PortNum].husbpd->CR) & ~(UCPD_CR_TXMODE | UCPD_CR_TXSEND);
 800fdd8:	1dfb      	adds	r3, r7, #7
 800fdda:	781a      	ldrb	r2, [r3, #0]
 800fddc:	4916      	ldr	r1, [pc, #88]	@ (800fe38 <USBPD_HW_IF_StopBISTMode2+0x6c>)
 800fdde:	0013      	movs	r3, r2
 800fde0:	011b      	lsls	r3, r3, #4
 800fde2:	1a9b      	subs	r3, r3, r2
 800fde4:	009b      	lsls	r3, r3, #2
 800fde6:	585b      	ldr	r3, [r3, r1]
 800fde8:	68db      	ldr	r3, [r3, #12]
 800fdea:	2207      	movs	r2, #7
 800fdec:	4393      	bics	r3, r2
 800fdee:	60fb      	str	r3, [r7, #12]

  LL_UCPD_Disable(Ports[PortNum].husbpd);
 800fdf0:	1dfb      	adds	r3, r7, #7
 800fdf2:	781a      	ldrb	r2, [r3, #0]
 800fdf4:	4910      	ldr	r1, [pc, #64]	@ (800fe38 <USBPD_HW_IF_StopBISTMode2+0x6c>)
 800fdf6:	0013      	movs	r3, r2
 800fdf8:	011b      	lsls	r3, r3, #4
 800fdfa:	1a9b      	subs	r3, r3, r2
 800fdfc:	009b      	lsls	r3, r3, #2
 800fdfe:	585b      	ldr	r3, [r3, r1]
 800fe00:	0018      	movs	r0, r3
 800fe02:	f7ff fe48 	bl	800fa96 <LL_UCPD_Disable>
  LL_UCPD_Enable(Ports[PortNum].husbpd);
 800fe06:	1dfb      	adds	r3, r7, #7
 800fe08:	781a      	ldrb	r2, [r3, #0]
 800fe0a:	490b      	ldr	r1, [pc, #44]	@ (800fe38 <USBPD_HW_IF_StopBISTMode2+0x6c>)
 800fe0c:	0013      	movs	r3, r2
 800fe0e:	011b      	lsls	r3, r3, #4
 800fe10:	1a9b      	subs	r3, r3, r2
 800fe12:	009b      	lsls	r3, r3, #2
 800fe14:	585b      	ldr	r3, [r3, r1]
 800fe16:	0018      	movs	r0, r3
 800fe18:	f7ff fe2e 	bl	800fa78 <LL_UCPD_Enable>

  Ports[PortNum].husbpd->CR = _cr;
 800fe1c:	1dfb      	adds	r3, r7, #7
 800fe1e:	781a      	ldrb	r2, [r3, #0]
 800fe20:	4905      	ldr	r1, [pc, #20]	@ (800fe38 <USBPD_HW_IF_StopBISTMode2+0x6c>)
 800fe22:	0013      	movs	r3, r2
 800fe24:	011b      	lsls	r3, r3, #4
 800fe26:	1a9b      	subs	r3, r3, r2
 800fe28:	009b      	lsls	r3, r3, #2
 800fe2a:	585b      	ldr	r3, [r3, r1]
 800fe2c:	68fa      	ldr	r2, [r7, #12]
 800fe2e:	60da      	str	r2, [r3, #12]
}
 800fe30:	46c0      	nop			@ (mov r8, r8)
 800fe32:	46bd      	mov	sp, r7
 800fe34:	b004      	add	sp, #16
 800fe36:	bd80      	pop	{r7, pc}
 800fe38:	20003e84 	.word	0x20003e84

0800fe3c <USBPD_HW_IF_SendBuffer>:

USBPD_StatusTypeDef USBPD_HW_IF_SendBuffer(uint8_t PortNum, USBPD_SOPType_TypeDef Type, uint8_t *pBuffer, uint32_t Size)
{
 800fe3c:	b590      	push	{r4, r7, lr}
 800fe3e:	b08b      	sub	sp, #44	@ 0x2c
 800fe40:	af00      	add	r7, sp, #0
 800fe42:	60ba      	str	r2, [r7, #8]
 800fe44:	607b      	str	r3, [r7, #4]
 800fe46:	240f      	movs	r4, #15
 800fe48:	193b      	adds	r3, r7, r4
 800fe4a:	1c02      	adds	r2, r0, #0
 800fe4c:	701a      	strb	r2, [r3, #0]
 800fe4e:	200e      	movs	r0, #14
 800fe50:	183b      	adds	r3, r7, r0
 800fe52:	1c0a      	adds	r2, r1, #0
 800fe54:	701a      	strb	r2, [r3, #0]
  USBPD_StatusTypeDef _status = USBPD_OK;
 800fe56:	2327      	movs	r3, #39	@ 0x27
 800fe58:	18fb      	adds	r3, r7, r3
 800fe5a:	2200      	movs	r2, #0
 800fe5c:	701a      	strb	r2, [r3, #0]

  if (USBPD_SOPTYPE_HARD_RESET == Type)
 800fe5e:	183b      	adds	r3, r7, r0
 800fe60:	781b      	ldrb	r3, [r3, #0]
 800fe62:	2b05      	cmp	r3, #5
 800fe64:	d10b      	bne.n	800fe7e <USBPD_HW_IF_SendBuffer+0x42>
  {
    LL_UCPD_SendHardReset(Ports[PortNum].husbpd);
 800fe66:	193b      	adds	r3, r7, r4
 800fe68:	781a      	ldrb	r2, [r3, #0]
 800fe6a:	499e      	ldr	r1, [pc, #632]	@ (80100e4 <USBPD_HW_IF_SendBuffer+0x2a8>)
 800fe6c:	0013      	movs	r3, r2
 800fe6e:	011b      	lsls	r3, r3, #4
 800fe70:	1a9b      	subs	r3, r3, r2
 800fe72:	009b      	lsls	r3, r3, #2
 800fe74:	585b      	ldr	r3, [r3, r1]
 800fe76:	0018      	movs	r0, r3
 800fe78:	f7ff ff13 	bl	800fca2 <LL_UCPD_SendHardReset>
 800fe7c:	e12a      	b.n	80100d4 <USBPD_HW_IF_SendBuffer+0x298>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800fe7e:	f3ef 8310 	mrs	r3, PRIMASK
 800fe82:	61fb      	str	r3, [r7, #28]
  return(result);
 800fe84:	69fb      	ldr	r3, [r7, #28]
  }
  else
  {
    PHY_ENTER_CRITICAL_SECTION()
 800fe86:	623b      	str	r3, [r7, #32]
  __ASM volatile ("cpsid i" : : : "memory");
 800fe88:	b672      	cpsid	i
}
 800fe8a:	46c0      	nop			@ (mov r8, r8)

    /* If RX is ongoing or if a DMA transfer is active then discard the buffer sending */
    if ((Ports[PortNum].RXStatus == USBPD_TRUE) || ((Ports[PortNum].hdmatx->CCR &  DMA_CCR_EN) == DMA_CCR_EN))
 800fe8c:	240f      	movs	r4, #15
 800fe8e:	193b      	adds	r3, r7, r4
 800fe90:	781a      	ldrb	r2, [r3, #0]
 800fe92:	4994      	ldr	r1, [pc, #592]	@ (80100e4 <USBPD_HW_IF_SendBuffer+0x2a8>)
 800fe94:	2038      	movs	r0, #56	@ 0x38
 800fe96:	0013      	movs	r3, r2
 800fe98:	011b      	lsls	r3, r3, #4
 800fe9a:	1a9b      	subs	r3, r3, r2
 800fe9c:	009b      	lsls	r3, r3, #2
 800fe9e:	18cb      	adds	r3, r1, r3
 800fea0:	181b      	adds	r3, r3, r0
 800fea2:	781b      	ldrb	r3, [r3, #0]
 800fea4:	b2db      	uxtb	r3, r3
 800fea6:	2b01      	cmp	r3, #1
 800fea8:	d00e      	beq.n	800fec8 <USBPD_HW_IF_SendBuffer+0x8c>
 800feaa:	193b      	adds	r3, r7, r4
 800feac:	781a      	ldrb	r2, [r3, #0]
 800feae:	498d      	ldr	r1, [pc, #564]	@ (80100e4 <USBPD_HW_IF_SendBuffer+0x2a8>)
 800feb0:	0013      	movs	r3, r2
 800feb2:	011b      	lsls	r3, r3, #4
 800feb4:	1a9b      	subs	r3, r3, r2
 800feb6:	009b      	lsls	r3, r3, #2
 800feb8:	18cb      	adds	r3, r1, r3
 800feba:	3304      	adds	r3, #4
 800febc:	681b      	ldr	r3, [r3, #0]
 800febe:	681b      	ldr	r3, [r3, #0]
 800fec0:	2201      	movs	r2, #1
 800fec2:	4013      	ands	r3, r2
 800fec4:	2b01      	cmp	r3, #1
 800fec6:	d10a      	bne.n	800fede <USBPD_HW_IF_SendBuffer+0xa2>
 800fec8:	6a3b      	ldr	r3, [r7, #32]
 800feca:	61bb      	str	r3, [r7, #24]
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800fecc:	69bb      	ldr	r3, [r7, #24]
 800fece:	f383 8810 	msr	PRIMASK, r3
}
 800fed2:	46c0      	nop			@ (mov r8, r8)
    {
      PHY_LEAVE_CRITICAL_SECTION()
      _status = USBPD_ERROR;
 800fed4:	2327      	movs	r3, #39	@ 0x27
 800fed6:	18fb      	adds	r3, r7, r3
 800fed8:	2202      	movs	r2, #2
 800feda:	701a      	strb	r2, [r3, #0]
 800fedc:	e0fa      	b.n	80100d4 <USBPD_HW_IF_SendBuffer+0x298>
 800fede:	6a3b      	ldr	r3, [r7, #32]
 800fee0:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800fee2:	697b      	ldr	r3, [r7, #20]
 800fee4:	f383 8810 	msr	PRIMASK, r3
}
 800fee8:	46c0      	nop			@ (mov r8, r8)
    }
    else
    {
      PHY_LEAVE_CRITICAL_SECTION()

      switch (Type)
 800feea:	230e      	movs	r3, #14
 800feec:	18fb      	adds	r3, r7, r3
 800feee:	781b      	ldrb	r3, [r3, #0]
 800fef0:	2b07      	cmp	r3, #7
 800fef2:	d871      	bhi.n	800ffd8 <USBPD_HW_IF_SendBuffer+0x19c>
 800fef4:	009a      	lsls	r2, r3, #2
 800fef6:	4b7c      	ldr	r3, [pc, #496]	@ (80100e8 <USBPD_HW_IF_SendBuffer+0x2ac>)
 800fef8:	18d3      	adds	r3, r2, r3
 800fefa:	681b      	ldr	r3, [r3, #0]
 800fefc:	469f      	mov	pc, r3
      {
        case USBPD_SOPTYPE_SOP :
        {
          LL_UCPD_WriteTxOrderSet(Ports[PortNum].husbpd, LL_UCPD_ORDERED_SET_SOP);
 800fefe:	240f      	movs	r4, #15
 800ff00:	193b      	adds	r3, r7, r4
 800ff02:	781a      	ldrb	r2, [r3, #0]
 800ff04:	4977      	ldr	r1, [pc, #476]	@ (80100e4 <USBPD_HW_IF_SendBuffer+0x2a8>)
 800ff06:	0013      	movs	r3, r2
 800ff08:	011b      	lsls	r3, r3, #4
 800ff0a:	1a9b      	subs	r3, r3, r2
 800ff0c:	009b      	lsls	r3, r3, #2
 800ff0e:	585b      	ldr	r3, [r3, r1]
 800ff10:	4a76      	ldr	r2, [pc, #472]	@ (80100ec <USBPD_HW_IF_SendBuffer+0x2b0>)
 800ff12:	0011      	movs	r1, r2
 800ff14:	0018      	movs	r0, r3
 800ff16:	f7ff ff31 	bl	800fd7c <LL_UCPD_WriteTxOrderSet>
          LL_UCPD_SetTxMode(Ports[PortNum].husbpd, LL_UCPD_TXMODE_NORMAL);
 800ff1a:	193b      	adds	r3, r7, r4
 800ff1c:	781a      	ldrb	r2, [r3, #0]
 800ff1e:	4971      	ldr	r1, [pc, #452]	@ (80100e4 <USBPD_HW_IF_SendBuffer+0x2a8>)
 800ff20:	0013      	movs	r3, r2
 800ff22:	011b      	lsls	r3, r3, #4
 800ff24:	1a9b      	subs	r3, r3, r2
 800ff26:	009b      	lsls	r3, r3, #2
 800ff28:	585b      	ldr	r3, [r3, r1]
 800ff2a:	2100      	movs	r1, #0
 800ff2c:	0018      	movs	r0, r3
 800ff2e:	f7ff fed4 	bl	800fcda <LL_UCPD_SetTxMode>
          break;
 800ff32:	e056      	b.n	800ffe2 <USBPD_HW_IF_SendBuffer+0x1a6>
        }
        case USBPD_SOPTYPE_SOP1 :
        {
          LL_UCPD_WriteTxOrderSet(Ports[PortNum].husbpd, LL_UCPD_ORDERED_SET_SOP1);
 800ff34:	240f      	movs	r4, #15
 800ff36:	193b      	adds	r3, r7, r4
 800ff38:	781a      	ldrb	r2, [r3, #0]
 800ff3a:	496a      	ldr	r1, [pc, #424]	@ (80100e4 <USBPD_HW_IF_SendBuffer+0x2a8>)
 800ff3c:	0013      	movs	r3, r2
 800ff3e:	011b      	lsls	r3, r3, #4
 800ff40:	1a9b      	subs	r3, r3, r2
 800ff42:	009b      	lsls	r3, r3, #2
 800ff44:	585b      	ldr	r3, [r3, r1]
 800ff46:	4a6a      	ldr	r2, [pc, #424]	@ (80100f0 <USBPD_HW_IF_SendBuffer+0x2b4>)
 800ff48:	0011      	movs	r1, r2
 800ff4a:	0018      	movs	r0, r3
 800ff4c:	f7ff ff16 	bl	800fd7c <LL_UCPD_WriteTxOrderSet>
          LL_UCPD_SetTxMode(Ports[PortNum].husbpd, LL_UCPD_TXMODE_NORMAL);
 800ff50:	193b      	adds	r3, r7, r4
 800ff52:	781a      	ldrb	r2, [r3, #0]
 800ff54:	4963      	ldr	r1, [pc, #396]	@ (80100e4 <USBPD_HW_IF_SendBuffer+0x2a8>)
 800ff56:	0013      	movs	r3, r2
 800ff58:	011b      	lsls	r3, r3, #4
 800ff5a:	1a9b      	subs	r3, r3, r2
 800ff5c:	009b      	lsls	r3, r3, #2
 800ff5e:	585b      	ldr	r3, [r3, r1]
 800ff60:	2100      	movs	r1, #0
 800ff62:	0018      	movs	r0, r3
 800ff64:	f7ff feb9 	bl	800fcda <LL_UCPD_SetTxMode>
          break;
 800ff68:	e03b      	b.n	800ffe2 <USBPD_HW_IF_SendBuffer+0x1a6>
        }
        case USBPD_SOPTYPE_SOP2 :
        {
          LL_UCPD_WriteTxOrderSet(Ports[PortNum].husbpd, LL_UCPD_ORDERED_SET_SOP2);
 800ff6a:	240f      	movs	r4, #15
 800ff6c:	193b      	adds	r3, r7, r4
 800ff6e:	781a      	ldrb	r2, [r3, #0]
 800ff70:	495c      	ldr	r1, [pc, #368]	@ (80100e4 <USBPD_HW_IF_SendBuffer+0x2a8>)
 800ff72:	0013      	movs	r3, r2
 800ff74:	011b      	lsls	r3, r3, #4
 800ff76:	1a9b      	subs	r3, r3, r2
 800ff78:	009b      	lsls	r3, r3, #2
 800ff7a:	585b      	ldr	r3, [r3, r1]
 800ff7c:	4a5d      	ldr	r2, [pc, #372]	@ (80100f4 <USBPD_HW_IF_SendBuffer+0x2b8>)
 800ff7e:	0011      	movs	r1, r2
 800ff80:	0018      	movs	r0, r3
 800ff82:	f7ff fefb 	bl	800fd7c <LL_UCPD_WriteTxOrderSet>
          LL_UCPD_SetTxMode(Ports[PortNum].husbpd, LL_UCPD_TXMODE_NORMAL);
 800ff86:	193b      	adds	r3, r7, r4
 800ff88:	781a      	ldrb	r2, [r3, #0]
 800ff8a:	4956      	ldr	r1, [pc, #344]	@ (80100e4 <USBPD_HW_IF_SendBuffer+0x2a8>)
 800ff8c:	0013      	movs	r3, r2
 800ff8e:	011b      	lsls	r3, r3, #4
 800ff90:	1a9b      	subs	r3, r3, r2
 800ff92:	009b      	lsls	r3, r3, #2
 800ff94:	585b      	ldr	r3, [r3, r1]
 800ff96:	2100      	movs	r1, #0
 800ff98:	0018      	movs	r0, r3
 800ff9a:	f7ff fe9e 	bl	800fcda <LL_UCPD_SetTxMode>
          break;
 800ff9e:	e020      	b.n	800ffe2 <USBPD_HW_IF_SendBuffer+0x1a6>
        }
        case USBPD_SOPTYPE_CABLE_RESET :
        {
          LL_UCPD_SetTxMode(Ports[PortNum].husbpd, LL_UCPD_TXMODE_CABLE_RESET);
 800ffa0:	230f      	movs	r3, #15
 800ffa2:	18fb      	adds	r3, r7, r3
 800ffa4:	781a      	ldrb	r2, [r3, #0]
 800ffa6:	494f      	ldr	r1, [pc, #316]	@ (80100e4 <USBPD_HW_IF_SendBuffer+0x2a8>)
 800ffa8:	0013      	movs	r3, r2
 800ffaa:	011b      	lsls	r3, r3, #4
 800ffac:	1a9b      	subs	r3, r3, r2
 800ffae:	009b      	lsls	r3, r3, #2
 800ffb0:	585b      	ldr	r3, [r3, r1]
 800ffb2:	2101      	movs	r1, #1
 800ffb4:	0018      	movs	r0, r3
 800ffb6:	f7ff fe90 	bl	800fcda <LL_UCPD_SetTxMode>
          break;
 800ffba:	e012      	b.n	800ffe2 <USBPD_HW_IF_SendBuffer+0x1a6>
        }
        case USBPD_SOPTYPE_BIST_MODE_2 :
        {
          LL_UCPD_SetTxMode(Ports[PortNum].husbpd, LL_UCPD_TXMODE_BIST_CARRIER2);
 800ffbc:	230f      	movs	r3, #15
 800ffbe:	18fb      	adds	r3, r7, r3
 800ffc0:	781a      	ldrb	r2, [r3, #0]
 800ffc2:	4948      	ldr	r1, [pc, #288]	@ (80100e4 <USBPD_HW_IF_SendBuffer+0x2a8>)
 800ffc4:	0013      	movs	r3, r2
 800ffc6:	011b      	lsls	r3, r3, #4
 800ffc8:	1a9b      	subs	r3, r3, r2
 800ffca:	009b      	lsls	r3, r3, #2
 800ffcc:	585b      	ldr	r3, [r3, r1]
 800ffce:	2102      	movs	r1, #2
 800ffd0:	0018      	movs	r0, r3
 800ffd2:	f7ff fe82 	bl	800fcda <LL_UCPD_SetTxMode>
          break;
 800ffd6:	e004      	b.n	800ffe2 <USBPD_HW_IF_SendBuffer+0x1a6>
        }
        default :
          _status = USBPD_ERROR;
 800ffd8:	2327      	movs	r3, #39	@ 0x27
 800ffda:	18fb      	adds	r3, r7, r3
 800ffdc:	2202      	movs	r2, #2
 800ffde:	701a      	strb	r2, [r3, #0]
          break;
 800ffe0:	46c0      	nop			@ (mov r8, r8)
      }

      if (USBPD_OK == _status)
 800ffe2:	2327      	movs	r3, #39	@ 0x27
 800ffe4:	18fb      	adds	r3, r7, r3
 800ffe6:	781b      	ldrb	r3, [r3, #0]
 800ffe8:	2b00      	cmp	r3, #0
 800ffea:	d173      	bne.n	80100d4 <USBPD_HW_IF_SendBuffer+0x298>
      {
#if defined(_LOW_POWER)
        UTIL_LPM_SetStopMode(0 == PortNum ? LPM_PE_0 : LPM_PE_1, UTIL_LPM_DISABLE);
#endif /* _LOW_POWER */
        CLEAR_BIT(Ports[PortNum].hdmatx->CCR, DMA_CCR_EN);
 800ffec:	200f      	movs	r0, #15
 800ffee:	183b      	adds	r3, r7, r0
 800fff0:	781a      	ldrb	r2, [r3, #0]
 800fff2:	493c      	ldr	r1, [pc, #240]	@ (80100e4 <USBPD_HW_IF_SendBuffer+0x2a8>)
 800fff4:	0013      	movs	r3, r2
 800fff6:	011b      	lsls	r3, r3, #4
 800fff8:	1a9b      	subs	r3, r3, r2
 800fffa:	009b      	lsls	r3, r3, #2
 800fffc:	18cb      	adds	r3, r1, r3
 800fffe:	3304      	adds	r3, #4
 8010000:	681b      	ldr	r3, [r3, #0]
 8010002:	6819      	ldr	r1, [r3, #0]
 8010004:	183b      	adds	r3, r7, r0
 8010006:	781a      	ldrb	r2, [r3, #0]
 8010008:	4836      	ldr	r0, [pc, #216]	@ (80100e4 <USBPD_HW_IF_SendBuffer+0x2a8>)
 801000a:	0013      	movs	r3, r2
 801000c:	011b      	lsls	r3, r3, #4
 801000e:	1a9b      	subs	r3, r3, r2
 8010010:	009b      	lsls	r3, r3, #2
 8010012:	18c3      	adds	r3, r0, r3
 8010014:	3304      	adds	r3, #4
 8010016:	681b      	ldr	r3, [r3, #0]
 8010018:	2201      	movs	r2, #1
 801001a:	4391      	bics	r1, r2
 801001c:	000a      	movs	r2, r1
 801001e:	601a      	str	r2, [r3, #0]
        while ((Ports[PortNum].hdmatx->CCR &  DMA_CCR_EN) == DMA_CCR_EN);
 8010020:	46c0      	nop			@ (mov r8, r8)
 8010022:	200f      	movs	r0, #15
 8010024:	183b      	adds	r3, r7, r0
 8010026:	781a      	ldrb	r2, [r3, #0]
 8010028:	492e      	ldr	r1, [pc, #184]	@ (80100e4 <USBPD_HW_IF_SendBuffer+0x2a8>)
 801002a:	0013      	movs	r3, r2
 801002c:	011b      	lsls	r3, r3, #4
 801002e:	1a9b      	subs	r3, r3, r2
 8010030:	009b      	lsls	r3, r3, #2
 8010032:	18cb      	adds	r3, r1, r3
 8010034:	3304      	adds	r3, #4
 8010036:	681b      	ldr	r3, [r3, #0]
 8010038:	681b      	ldr	r3, [r3, #0]
 801003a:	2201      	movs	r2, #1
 801003c:	4013      	ands	r3, r2
 801003e:	2b01      	cmp	r3, #1
 8010040:	d0ef      	beq.n	8010022 <USBPD_HW_IF_SendBuffer+0x1e6>

        WRITE_REG(Ports[PortNum].hdmatx->CMAR, (uint32_t)pBuffer);
 8010042:	0004      	movs	r4, r0
 8010044:	193b      	adds	r3, r7, r4
 8010046:	781a      	ldrb	r2, [r3, #0]
 8010048:	4926      	ldr	r1, [pc, #152]	@ (80100e4 <USBPD_HW_IF_SendBuffer+0x2a8>)
 801004a:	0013      	movs	r3, r2
 801004c:	011b      	lsls	r3, r3, #4
 801004e:	1a9b      	subs	r3, r3, r2
 8010050:	009b      	lsls	r3, r3, #2
 8010052:	18cb      	adds	r3, r1, r3
 8010054:	3304      	adds	r3, #4
 8010056:	681b      	ldr	r3, [r3, #0]
 8010058:	68ba      	ldr	r2, [r7, #8]
 801005a:	60da      	str	r2, [r3, #12]
        WRITE_REG(Ports[PortNum].hdmatx->CNDTR, Size);
 801005c:	193b      	adds	r3, r7, r4
 801005e:	781a      	ldrb	r2, [r3, #0]
 8010060:	4920      	ldr	r1, [pc, #128]	@ (80100e4 <USBPD_HW_IF_SendBuffer+0x2a8>)
 8010062:	0013      	movs	r3, r2
 8010064:	011b      	lsls	r3, r3, #4
 8010066:	1a9b      	subs	r3, r3, r2
 8010068:	009b      	lsls	r3, r3, #2
 801006a:	18cb      	adds	r3, r1, r3
 801006c:	3304      	adds	r3, #4
 801006e:	681b      	ldr	r3, [r3, #0]
 8010070:	687a      	ldr	r2, [r7, #4]
 8010072:	605a      	str	r2, [r3, #4]
        SET_BIT(Ports[PortNum].hdmatx->CCR, DMA_CCR_EN);
 8010074:	193b      	adds	r3, r7, r4
 8010076:	781a      	ldrb	r2, [r3, #0]
 8010078:	491a      	ldr	r1, [pc, #104]	@ (80100e4 <USBPD_HW_IF_SendBuffer+0x2a8>)
 801007a:	0013      	movs	r3, r2
 801007c:	011b      	lsls	r3, r3, #4
 801007e:	1a9b      	subs	r3, r3, r2
 8010080:	009b      	lsls	r3, r3, #2
 8010082:	18cb      	adds	r3, r1, r3
 8010084:	3304      	adds	r3, #4
 8010086:	681b      	ldr	r3, [r3, #0]
 8010088:	6819      	ldr	r1, [r3, #0]
 801008a:	193b      	adds	r3, r7, r4
 801008c:	781a      	ldrb	r2, [r3, #0]
 801008e:	4815      	ldr	r0, [pc, #84]	@ (80100e4 <USBPD_HW_IF_SendBuffer+0x2a8>)
 8010090:	0013      	movs	r3, r2
 8010092:	011b      	lsls	r3, r3, #4
 8010094:	1a9b      	subs	r3, r3, r2
 8010096:	009b      	lsls	r3, r3, #2
 8010098:	18c3      	adds	r3, r0, r3
 801009a:	3304      	adds	r3, #4
 801009c:	681b      	ldr	r3, [r3, #0]
 801009e:	2201      	movs	r2, #1
 80100a0:	430a      	orrs	r2, r1
 80100a2:	601a      	str	r2, [r3, #0]

        LL_UCPD_WriteTxPaySize(Ports[PortNum].husbpd, Size);
 80100a4:	193b      	adds	r3, r7, r4
 80100a6:	781a      	ldrb	r2, [r3, #0]
 80100a8:	490e      	ldr	r1, [pc, #56]	@ (80100e4 <USBPD_HW_IF_SendBuffer+0x2a8>)
 80100aa:	0013      	movs	r3, r2
 80100ac:	011b      	lsls	r3, r3, #4
 80100ae:	1a9b      	subs	r3, r3, r2
 80100b0:	009b      	lsls	r3, r3, #2
 80100b2:	585b      	ldr	r3, [r3, r1]
 80100b4:	687a      	ldr	r2, [r7, #4]
 80100b6:	0011      	movs	r1, r2
 80100b8:	0018      	movs	r0, r3
 80100ba:	f7ff fe6b 	bl	800fd94 <LL_UCPD_WriteTxPaySize>
        LL_UCPD_SendMessage(Ports[PortNum].husbpd);
 80100be:	193b      	adds	r3, r7, r4
 80100c0:	781a      	ldrb	r2, [r3, #0]
 80100c2:	4908      	ldr	r1, [pc, #32]	@ (80100e4 <USBPD_HW_IF_SendBuffer+0x2a8>)
 80100c4:	0013      	movs	r3, r2
 80100c6:	011b      	lsls	r3, r3, #4
 80100c8:	1a9b      	subs	r3, r3, r2
 80100ca:	009b      	lsls	r3, r3, #2
 80100cc:	585b      	ldr	r3, [r3, r1]
 80100ce:	0018      	movs	r0, r3
 80100d0:	f7ff fdf5 	bl	800fcbe <LL_UCPD_SendMessage>
      }
    }
  }
  return _status;
 80100d4:	2327      	movs	r3, #39	@ 0x27
 80100d6:	18fb      	adds	r3, r7, r3
 80100d8:	781b      	ldrb	r3, [r3, #0]
}
 80100da:	0018      	movs	r0, r3
 80100dc:	46bd      	mov	sp, r7
 80100de:	b00b      	add	sp, #44	@ 0x2c
 80100e0:	bd90      	pop	{r4, r7, pc}
 80100e2:	46c0      	nop			@ (mov r8, r8)
 80100e4:	20003e84 	.word	0x20003e84
 80100e8:	08016a08 	.word	0x08016a08
 80100ec:	0008e318 	.word	0x0008e318
 80100f0:	00031b18 	.word	0x00031b18
 80100f4:	000360d8 	.word	0x000360d8

080100f8 <USBPD_HW_IF_Send_BIST_Pattern>:

void USBPD_HW_IF_Send_BIST_Pattern(uint8_t PortNum)
{
 80100f8:	b580      	push	{r7, lr}
 80100fa:	b082      	sub	sp, #8
 80100fc:	af00      	add	r7, sp, #0
 80100fe:	0002      	movs	r2, r0
 8010100:	1dfb      	adds	r3, r7, #7
 8010102:	701a      	strb	r2, [r3, #0]
  LL_UCPD_SetTxMode(Ports[PortNum].husbpd, LL_UCPD_TXMODE_BIST_CARRIER2);
 8010104:	1dfb      	adds	r3, r7, #7
 8010106:	781a      	ldrb	r2, [r3, #0]
 8010108:	490c      	ldr	r1, [pc, #48]	@ (801013c <USBPD_HW_IF_Send_BIST_Pattern+0x44>)
 801010a:	0013      	movs	r3, r2
 801010c:	011b      	lsls	r3, r3, #4
 801010e:	1a9b      	subs	r3, r3, r2
 8010110:	009b      	lsls	r3, r3, #2
 8010112:	585b      	ldr	r3, [r3, r1]
 8010114:	2102      	movs	r1, #2
 8010116:	0018      	movs	r0, r3
 8010118:	f7ff fddf 	bl	800fcda <LL_UCPD_SetTxMode>
  LL_UCPD_SendMessage(Ports[PortNum].husbpd);
 801011c:	1dfb      	adds	r3, r7, #7
 801011e:	781a      	ldrb	r2, [r3, #0]
 8010120:	4906      	ldr	r1, [pc, #24]	@ (801013c <USBPD_HW_IF_Send_BIST_Pattern+0x44>)
 8010122:	0013      	movs	r3, r2
 8010124:	011b      	lsls	r3, r3, #4
 8010126:	1a9b      	subs	r3, r3, r2
 8010128:	009b      	lsls	r3, r3, #2
 801012a:	585b      	ldr	r3, [r3, r1]
 801012c:	0018      	movs	r0, r3
 801012e:	f7ff fdc6 	bl	800fcbe <LL_UCPD_SendMessage>
}
 8010132:	46c0      	nop			@ (mov r8, r8)
 8010134:	46bd      	mov	sp, r7
 8010136:	b002      	add	sp, #8
 8010138:	bd80      	pop	{r7, pc}
 801013a:	46c0      	nop			@ (mov r8, r8)
 801013c:	20003e84 	.word	0x20003e84

08010140 <USBPDM1_AssertRp>:
#endif /* !USBPDCORE_LIB_NO_PD */

void USBPDM1_AssertRp(uint8_t PortNum)
{
 8010140:	b580      	push	{r7, lr}
 8010142:	b082      	sub	sp, #8
 8010144:	af00      	add	r7, sp, #0
 8010146:	0002      	movs	r2, r0
 8010148:	1dfb      	adds	r3, r7, #7
 801014a:	701a      	strb	r2, [r3, #0]
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_SYSCFG);
 801014c:	2001      	movs	r0, #1
 801014e:	f7ff fc7d 	bl	800fa4c <LL_APB2_GRP1_EnableClock>
  switch (Ports[PortNum].params->RpResistor)
 8010152:	1dfb      	adds	r3, r7, #7
 8010154:	781a      	ldrb	r2, [r3, #0]
 8010156:	4953      	ldr	r1, [pc, #332]	@ (80102a4 <USBPDM1_AssertRp+0x164>)
 8010158:	0013      	movs	r3, r2
 801015a:	011b      	lsls	r3, r3, #4
 801015c:	1a9b      	subs	r3, r3, r2
 801015e:	009b      	lsls	r3, r3, #2
 8010160:	18cb      	adds	r3, r1, r3
 8010162:	3310      	adds	r3, #16
 8010164:	681b      	ldr	r3, [r3, #0]
 8010166:	789b      	ldrb	r3, [r3, #2]
 8010168:	079b      	lsls	r3, r3, #30
 801016a:	0f9b      	lsrs	r3, r3, #30
 801016c:	b2db      	uxtb	r3, r3
 801016e:	2b02      	cmp	r3, #2
 8010170:	d021      	beq.n	80101b6 <USBPDM1_AssertRp+0x76>
 8010172:	dc2f      	bgt.n	80101d4 <USBPDM1_AssertRp+0x94>
 8010174:	2b00      	cmp	r3, #0
 8010176:	d002      	beq.n	801017e <USBPDM1_AssertRp+0x3e>
 8010178:	2b01      	cmp	r3, #1
 801017a:	d00d      	beq.n	8010198 <USBPDM1_AssertRp+0x58>
      break;
    case vRp_3_0A:
      LL_UCPD_SetRpResistor(Ports[PortNum].husbpd, LL_UCPD_RESISTOR_3_0A);
      break;
    default:
      break;
 801017c:	e02a      	b.n	80101d4 <USBPDM1_AssertRp+0x94>
      LL_UCPD_SetRpResistor(Ports[PortNum].husbpd, LL_UCPD_RESISTOR_DEFAULT);
 801017e:	1dfb      	adds	r3, r7, #7
 8010180:	781a      	ldrb	r2, [r3, #0]
 8010182:	4948      	ldr	r1, [pc, #288]	@ (80102a4 <USBPDM1_AssertRp+0x164>)
 8010184:	0013      	movs	r3, r2
 8010186:	011b      	lsls	r3, r3, #4
 8010188:	1a9b      	subs	r3, r3, r2
 801018a:	009b      	lsls	r3, r3, #2
 801018c:	585b      	ldr	r3, [r3, r1]
 801018e:	2180      	movs	r1, #128	@ 0x80
 8010190:	0018      	movs	r0, r3
 8010192:	f7ff fd31 	bl	800fbf8 <LL_UCPD_SetRpResistor>
      break;
 8010196:	e01e      	b.n	80101d6 <USBPDM1_AssertRp+0x96>
      LL_UCPD_SetRpResistor(Ports[PortNum].husbpd, LL_UCPD_RESISTOR_1_5A);
 8010198:	1dfb      	adds	r3, r7, #7
 801019a:	781a      	ldrb	r2, [r3, #0]
 801019c:	4941      	ldr	r1, [pc, #260]	@ (80102a4 <USBPDM1_AssertRp+0x164>)
 801019e:	0013      	movs	r3, r2
 80101a0:	011b      	lsls	r3, r3, #4
 80101a2:	1a9b      	subs	r3, r3, r2
 80101a4:	009b      	lsls	r3, r3, #2
 80101a6:	585b      	ldr	r3, [r3, r1]
 80101a8:	2280      	movs	r2, #128	@ 0x80
 80101aa:	0052      	lsls	r2, r2, #1
 80101ac:	0011      	movs	r1, r2
 80101ae:	0018      	movs	r0, r3
 80101b0:	f7ff fd22 	bl	800fbf8 <LL_UCPD_SetRpResistor>
      break;
 80101b4:	e00f      	b.n	80101d6 <USBPDM1_AssertRp+0x96>
      LL_UCPD_SetRpResistor(Ports[PortNum].husbpd, LL_UCPD_RESISTOR_3_0A);
 80101b6:	1dfb      	adds	r3, r7, #7
 80101b8:	781a      	ldrb	r2, [r3, #0]
 80101ba:	493a      	ldr	r1, [pc, #232]	@ (80102a4 <USBPDM1_AssertRp+0x164>)
 80101bc:	0013      	movs	r3, r2
 80101be:	011b      	lsls	r3, r3, #4
 80101c0:	1a9b      	subs	r3, r3, r2
 80101c2:	009b      	lsls	r3, r3, #2
 80101c4:	585b      	ldr	r3, [r3, r1]
 80101c6:	22c0      	movs	r2, #192	@ 0xc0
 80101c8:	0052      	lsls	r2, r2, #1
 80101ca:	0011      	movs	r1, r2
 80101cc:	0018      	movs	r0, r3
 80101ce:	f7ff fd13 	bl	800fbf8 <LL_UCPD_SetRpResistor>
      break;
 80101d2:	e000      	b.n	80101d6 <USBPDM1_AssertRp+0x96>
      break;
 80101d4:	46c0      	nop			@ (mov r8, r8)
  }
  LL_UCPD_SetccEnable(Ports[PortNum].husbpd, LL_UCPD_CCENABLE_NONE);
 80101d6:	1dfb      	adds	r3, r7, #7
 80101d8:	781a      	ldrb	r2, [r3, #0]
 80101da:	4932      	ldr	r1, [pc, #200]	@ (80102a4 <USBPDM1_AssertRp+0x164>)
 80101dc:	0013      	movs	r3, r2
 80101de:	011b      	lsls	r3, r3, #4
 80101e0:	1a9b      	subs	r3, r3, r2
 80101e2:	009b      	lsls	r3, r3, #2
 80101e4:	585b      	ldr	r3, [r3, r1]
 80101e6:	2100      	movs	r1, #0
 80101e8:	0018      	movs	r0, r3
 80101ea:	f7ff fcd1 	bl	800fb90 <LL_UCPD_SetccEnable>
  LL_UCPD_SetSRCRole(Ports[PortNum].husbpd);
 80101ee:	1dfb      	adds	r3, r7, #7
 80101f0:	781a      	ldrb	r2, [r3, #0]
 80101f2:	492c      	ldr	r1, [pc, #176]	@ (80102a4 <USBPDM1_AssertRp+0x164>)
 80101f4:	0013      	movs	r3, r2
 80101f6:	011b      	lsls	r3, r3, #4
 80101f8:	1a9b      	subs	r3, r3, r2
 80101fa:	009b      	lsls	r3, r3, #2
 80101fc:	585b      	ldr	r3, [r3, r1]
 80101fe:	0018      	movs	r0, r3
 8010200:	f7ff fcea 	bl	800fbd8 <LL_UCPD_SetSRCRole>
  if (CCNONE == Ports[PortNum].CCx)
 8010204:	1dfb      	adds	r3, r7, #7
 8010206:	781a      	ldrb	r2, [r3, #0]
 8010208:	4926      	ldr	r1, [pc, #152]	@ (80102a4 <USBPDM1_AssertRp+0x164>)
 801020a:	0013      	movs	r3, r2
 801020c:	011b      	lsls	r3, r3, #4
 801020e:	1a9b      	subs	r3, r3, r2
 8010210:	009b      	lsls	r3, r3, #2
 8010212:	18cb      	adds	r3, r1, r3
 8010214:	3334      	adds	r3, #52	@ 0x34
 8010216:	681b      	ldr	r3, [r3, #0]
 8010218:	2b00      	cmp	r3, #0
 801021a:	d10e      	bne.n	801023a <USBPDM1_AssertRp+0xfa>
  {
    LL_UCPD_SetccEnable(Ports[PortNum].husbpd, LL_UCPD_CCENABLE_CC1CC2);
 801021c:	1dfb      	adds	r3, r7, #7
 801021e:	781a      	ldrb	r2, [r3, #0]
 8010220:	4920      	ldr	r1, [pc, #128]	@ (80102a4 <USBPDM1_AssertRp+0x164>)
 8010222:	0013      	movs	r3, r2
 8010224:	011b      	lsls	r3, r3, #4
 8010226:	1a9b      	subs	r3, r3, r2
 8010228:	009b      	lsls	r3, r3, #2
 801022a:	585b      	ldr	r3, [r3, r1]
 801022c:	22c0      	movs	r2, #192	@ 0xc0
 801022e:	0112      	lsls	r2, r2, #4
 8010230:	0011      	movs	r1, r2
 8010232:	0018      	movs	r0, r3
 8010234:	f7ff fcac 	bl	800fb90 <LL_UCPD_SetccEnable>
 8010238:	e01b      	b.n	8010272 <USBPDM1_AssertRp+0x132>
  }
  else
  {
    LL_UCPD_SetccEnable(Ports[PortNum].husbpd,
 801023a:	1dfb      	adds	r3, r7, #7
 801023c:	781a      	ldrb	r2, [r3, #0]
 801023e:	4919      	ldr	r1, [pc, #100]	@ (80102a4 <USBPDM1_AssertRp+0x164>)
 8010240:	0013      	movs	r3, r2
 8010242:	011b      	lsls	r3, r3, #4
 8010244:	1a9b      	subs	r3, r3, r2
 8010246:	009b      	lsls	r3, r3, #2
 8010248:	5858      	ldr	r0, [r3, r1]
                        (Ports[PortNum].CCx == CC1) ? LL_UCPD_CCENABLE_CC1 : LL_UCPD_CCENABLE_CC2);
 801024a:	1dfb      	adds	r3, r7, #7
 801024c:	781a      	ldrb	r2, [r3, #0]
 801024e:	4915      	ldr	r1, [pc, #84]	@ (80102a4 <USBPDM1_AssertRp+0x164>)
 8010250:	0013      	movs	r3, r2
 8010252:	011b      	lsls	r3, r3, #4
 8010254:	1a9b      	subs	r3, r3, r2
 8010256:	009b      	lsls	r3, r3, #2
 8010258:	18cb      	adds	r3, r1, r3
 801025a:	3334      	adds	r3, #52	@ 0x34
 801025c:	681b      	ldr	r3, [r3, #0]
    LL_UCPD_SetccEnable(Ports[PortNum].husbpd,
 801025e:	2b01      	cmp	r3, #1
 8010260:	d102      	bne.n	8010268 <USBPDM1_AssertRp+0x128>
 8010262:	2380      	movs	r3, #128	@ 0x80
 8010264:	00db      	lsls	r3, r3, #3
 8010266:	e001      	b.n	801026c <USBPDM1_AssertRp+0x12c>
 8010268:	2380      	movs	r3, #128	@ 0x80
 801026a:	011b      	lsls	r3, r3, #4
 801026c:	0019      	movs	r1, r3
 801026e:	f7ff fc8f 	bl	800fb90 <LL_UCPD_SetccEnable>
  }
  SET_BIT(SYSCFG->CFGR1, (Ports[PortNum].husbpd == UCPD1) ? SYSCFG_CFGR1_UCPD1_STROBE : SYSCFG_CFGR1_UCPD2_STROBE);
 8010272:	4b0d      	ldr	r3, [pc, #52]	@ (80102a8 <USBPDM1_AssertRp+0x168>)
 8010274:	6819      	ldr	r1, [r3, #0]
 8010276:	1dfb      	adds	r3, r7, #7
 8010278:	781a      	ldrb	r2, [r3, #0]
 801027a:	480a      	ldr	r0, [pc, #40]	@ (80102a4 <USBPDM1_AssertRp+0x164>)
 801027c:	0013      	movs	r3, r2
 801027e:	011b      	lsls	r3, r3, #4
 8010280:	1a9b      	subs	r3, r3, r2
 8010282:	009b      	lsls	r3, r3, #2
 8010284:	581b      	ldr	r3, [r3, r0]
 8010286:	4a09      	ldr	r2, [pc, #36]	@ (80102ac <USBPDM1_AssertRp+0x16c>)
 8010288:	4293      	cmp	r3, r2
 801028a:	d102      	bne.n	8010292 <USBPDM1_AssertRp+0x152>
 801028c:	2380      	movs	r3, #128	@ 0x80
 801028e:	009b      	lsls	r3, r3, #2
 8010290:	e001      	b.n	8010296 <USBPDM1_AssertRp+0x156>
 8010292:	2380      	movs	r3, #128	@ 0x80
 8010294:	00db      	lsls	r3, r3, #3
 8010296:	4a04      	ldr	r2, [pc, #16]	@ (80102a8 <USBPDM1_AssertRp+0x168>)
 8010298:	430b      	orrs	r3, r1
 801029a:	6013      	str	r3, [r2, #0]

#if defined(TCPP0203_SUPPORT)
  BSP_USBPD_PWR_SetRole(PortNum, POWER_ROLE_SOURCE);
#endif /* TCPP0203_SUPPORT */
}
 801029c:	46c0      	nop			@ (mov r8, r8)
 801029e:	46bd      	mov	sp, r7
 80102a0:	b002      	add	sp, #8
 80102a2:	bd80      	pop	{r7, pc}
 80102a4:	20003e84 	.word	0x20003e84
 80102a8:	40010000 	.word	0x40010000
 80102ac:	4000a000 	.word	0x4000a000

080102b0 <USBPDM1_DeAssertRp>:

void USBPDM1_DeAssertRp(uint8_t PortNum)
{
 80102b0:	b580      	push	{r7, lr}
 80102b2:	b082      	sub	sp, #8
 80102b4:	af00      	add	r7, sp, #0
 80102b6:	0002      	movs	r2, r0
 80102b8:	1dfb      	adds	r3, r7, #7
 80102ba:	701a      	strb	r2, [r3, #0]
  /* not needed on STM32G0xx, so nothing to do, keep only for compatibility */
  UNUSED(PortNum);
}
 80102bc:	46c0      	nop			@ (mov r8, r8)
 80102be:	46bd      	mov	sp, r7
 80102c0:	b002      	add	sp, #8
 80102c2:	bd80      	pop	{r7, pc}

080102c4 <USBPDM1_AssertRd>:

void USBPDM1_AssertRd(uint8_t PortNum)
{
 80102c4:	b580      	push	{r7, lr}
 80102c6:	b082      	sub	sp, #8
 80102c8:	af00      	add	r7, sp, #0
 80102ca:	0002      	movs	r2, r0
 80102cc:	1dfb      	adds	r3, r7, #7
 80102ce:	701a      	strb	r2, [r3, #0]
  LL_UCPD_TypeCDetectionCC2Disable(Ports[PortNum].husbpd);
 80102d0:	1dfb      	adds	r3, r7, #7
 80102d2:	781a      	ldrb	r2, [r3, #0]
 80102d4:	494b      	ldr	r1, [pc, #300]	@ (8010404 <USBPDM1_AssertRd+0x140>)
 80102d6:	0013      	movs	r3, r2
 80102d8:	011b      	lsls	r3, r3, #4
 80102da:	1a9b      	subs	r3, r3, r2
 80102dc:	009b      	lsls	r3, r3, #2
 80102de:	585b      	ldr	r3, [r3, r1]
 80102e0:	0018      	movs	r0, r3
 80102e2:	f7ff fbf7 	bl	800fad4 <LL_UCPD_TypeCDetectionCC2Disable>
  LL_UCPD_TypeCDetectionCC1Disable(Ports[PortNum].husbpd);
 80102e6:	1dfb      	adds	r3, r7, #7
 80102e8:	781a      	ldrb	r2, [r3, #0]
 80102ea:	4946      	ldr	r1, [pc, #280]	@ (8010404 <USBPDM1_AssertRd+0x140>)
 80102ec:	0013      	movs	r3, r2
 80102ee:	011b      	lsls	r3, r3, #4
 80102f0:	1a9b      	subs	r3, r3, r2
 80102f2:	009b      	lsls	r3, r3, #2
 80102f4:	585b      	ldr	r3, [r3, r1]
 80102f6:	0018      	movs	r0, r3
 80102f8:	f7ff fc0c 	bl	800fb14 <LL_UCPD_TypeCDetectionCC1Disable>

  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_SYSCFG);
 80102fc:	2001      	movs	r0, #1
 80102fe:	f7ff fba5 	bl	800fa4c <LL_APB2_GRP1_EnableClock>
  LL_UCPD_SetccEnable(Ports[PortNum].husbpd, LL_UCPD_CCENABLE_NONE);
 8010302:	1dfb      	adds	r3, r7, #7
 8010304:	781a      	ldrb	r2, [r3, #0]
 8010306:	493f      	ldr	r1, [pc, #252]	@ (8010404 <USBPDM1_AssertRd+0x140>)
 8010308:	0013      	movs	r3, r2
 801030a:	011b      	lsls	r3, r3, #4
 801030c:	1a9b      	subs	r3, r3, r2
 801030e:	009b      	lsls	r3, r3, #2
 8010310:	585b      	ldr	r3, [r3, r1]
 8010312:	2100      	movs	r1, #0
 8010314:	0018      	movs	r0, r3
 8010316:	f7ff fc3b 	bl	800fb90 <LL_UCPD_SetccEnable>
  LL_UCPD_SetSNKRole(Ports[PortNum].husbpd);
 801031a:	1dfb      	adds	r3, r7, #7
 801031c:	781a      	ldrb	r2, [r3, #0]
 801031e:	4939      	ldr	r1, [pc, #228]	@ (8010404 <USBPDM1_AssertRd+0x140>)
 8010320:	0013      	movs	r3, r2
 8010322:	011b      	lsls	r3, r3, #4
 8010324:	1a9b      	subs	r3, r3, r2
 8010326:	009b      	lsls	r3, r3, #2
 8010328:	585b      	ldr	r3, [r3, r1]
 801032a:	0018      	movs	r0, r3
 801032c:	f7ff fc44 	bl	800fbb8 <LL_UCPD_SetSNKRole>
  if (CCNONE == Ports[PortNum].CCx)
 8010330:	1dfb      	adds	r3, r7, #7
 8010332:	781a      	ldrb	r2, [r3, #0]
 8010334:	4933      	ldr	r1, [pc, #204]	@ (8010404 <USBPDM1_AssertRd+0x140>)
 8010336:	0013      	movs	r3, r2
 8010338:	011b      	lsls	r3, r3, #4
 801033a:	1a9b      	subs	r3, r3, r2
 801033c:	009b      	lsls	r3, r3, #2
 801033e:	18cb      	adds	r3, r1, r3
 8010340:	3334      	adds	r3, #52	@ 0x34
 8010342:	681b      	ldr	r3, [r3, #0]
 8010344:	2b00      	cmp	r3, #0
 8010346:	d10e      	bne.n	8010366 <USBPDM1_AssertRd+0xa2>
  {
    LL_UCPD_SetccEnable(Ports[PortNum].husbpd, LL_UCPD_CCENABLE_CC1CC2);
 8010348:	1dfb      	adds	r3, r7, #7
 801034a:	781a      	ldrb	r2, [r3, #0]
 801034c:	492d      	ldr	r1, [pc, #180]	@ (8010404 <USBPDM1_AssertRd+0x140>)
 801034e:	0013      	movs	r3, r2
 8010350:	011b      	lsls	r3, r3, #4
 8010352:	1a9b      	subs	r3, r3, r2
 8010354:	009b      	lsls	r3, r3, #2
 8010356:	585b      	ldr	r3, [r3, r1]
 8010358:	22c0      	movs	r2, #192	@ 0xc0
 801035a:	0112      	lsls	r2, r2, #4
 801035c:	0011      	movs	r1, r2
 801035e:	0018      	movs	r0, r3
 8010360:	f7ff fc16 	bl	800fb90 <LL_UCPD_SetccEnable>
 8010364:	e01b      	b.n	801039e <USBPDM1_AssertRd+0xda>
  }
  else
  {
    LL_UCPD_SetccEnable(Ports[PortNum].husbpd,
 8010366:	1dfb      	adds	r3, r7, #7
 8010368:	781a      	ldrb	r2, [r3, #0]
 801036a:	4926      	ldr	r1, [pc, #152]	@ (8010404 <USBPDM1_AssertRd+0x140>)
 801036c:	0013      	movs	r3, r2
 801036e:	011b      	lsls	r3, r3, #4
 8010370:	1a9b      	subs	r3, r3, r2
 8010372:	009b      	lsls	r3, r3, #2
 8010374:	5858      	ldr	r0, [r3, r1]
                        (Ports[PortNum].CCx == CC1) ? LL_UCPD_CCENABLE_CC1 : LL_UCPD_CCENABLE_CC2);
 8010376:	1dfb      	adds	r3, r7, #7
 8010378:	781a      	ldrb	r2, [r3, #0]
 801037a:	4922      	ldr	r1, [pc, #136]	@ (8010404 <USBPDM1_AssertRd+0x140>)
 801037c:	0013      	movs	r3, r2
 801037e:	011b      	lsls	r3, r3, #4
 8010380:	1a9b      	subs	r3, r3, r2
 8010382:	009b      	lsls	r3, r3, #2
 8010384:	18cb      	adds	r3, r1, r3
 8010386:	3334      	adds	r3, #52	@ 0x34
 8010388:	681b      	ldr	r3, [r3, #0]
    LL_UCPD_SetccEnable(Ports[PortNum].husbpd,
 801038a:	2b01      	cmp	r3, #1
 801038c:	d102      	bne.n	8010394 <USBPDM1_AssertRd+0xd0>
 801038e:	2380      	movs	r3, #128	@ 0x80
 8010390:	00db      	lsls	r3, r3, #3
 8010392:	e001      	b.n	8010398 <USBPDM1_AssertRd+0xd4>
 8010394:	2380      	movs	r3, #128	@ 0x80
 8010396:	011b      	lsls	r3, r3, #4
 8010398:	0019      	movs	r1, r3
 801039a:	f7ff fbf9 	bl	800fb90 <LL_UCPD_SetccEnable>
  }

  SET_BIT(SYSCFG->CFGR1, (Ports[PortNum].husbpd == UCPD1) ? SYSCFG_CFGR1_UCPD1_STROBE : SYSCFG_CFGR1_UCPD2_STROBE);
 801039e:	4b1a      	ldr	r3, [pc, #104]	@ (8010408 <USBPDM1_AssertRd+0x144>)
 80103a0:	6819      	ldr	r1, [r3, #0]
 80103a2:	1dfb      	adds	r3, r7, #7
 80103a4:	781a      	ldrb	r2, [r3, #0]
 80103a6:	4817      	ldr	r0, [pc, #92]	@ (8010404 <USBPDM1_AssertRd+0x140>)
 80103a8:	0013      	movs	r3, r2
 80103aa:	011b      	lsls	r3, r3, #4
 80103ac:	1a9b      	subs	r3, r3, r2
 80103ae:	009b      	lsls	r3, r3, #2
 80103b0:	581b      	ldr	r3, [r3, r0]
 80103b2:	4a16      	ldr	r2, [pc, #88]	@ (801040c <USBPDM1_AssertRd+0x148>)
 80103b4:	4293      	cmp	r3, r2
 80103b6:	d102      	bne.n	80103be <USBPDM1_AssertRd+0xfa>
 80103b8:	2380      	movs	r3, #128	@ 0x80
 80103ba:	009b      	lsls	r3, r3, #2
 80103bc:	e001      	b.n	80103c2 <USBPDM1_AssertRd+0xfe>
 80103be:	2380      	movs	r3, #128	@ 0x80
 80103c0:	00db      	lsls	r3, r3, #3
 80103c2:	4a11      	ldr	r2, [pc, #68]	@ (8010408 <USBPDM1_AssertRd+0x144>)
 80103c4:	430b      	orrs	r3, r1
 80103c6:	6013      	str	r3, [r2, #0]
  HAL_Delay(1);
 80103c8:	2001      	movs	r0, #1
 80103ca:	f7f7 fa45 	bl	8007858 <HAL_Delay>

#ifndef _LOW_POWER
  LL_UCPD_TypeCDetectionCC2Enable(Ports[PortNum].husbpd);
 80103ce:	1dfb      	adds	r3, r7, #7
 80103d0:	781a      	ldrb	r2, [r3, #0]
 80103d2:	490c      	ldr	r1, [pc, #48]	@ (8010404 <USBPDM1_AssertRd+0x140>)
 80103d4:	0013      	movs	r3, r2
 80103d6:	011b      	lsls	r3, r3, #4
 80103d8:	1a9b      	subs	r3, r3, r2
 80103da:	009b      	lsls	r3, r3, #2
 80103dc:	585b      	ldr	r3, [r3, r1]
 80103de:	0018      	movs	r0, r3
 80103e0:	f7ff fb68 	bl	800fab4 <LL_UCPD_TypeCDetectionCC2Enable>
  LL_UCPD_TypeCDetectionCC1Enable(Ports[PortNum].husbpd);
 80103e4:	1dfb      	adds	r3, r7, #7
 80103e6:	781a      	ldrb	r2, [r3, #0]
 80103e8:	4906      	ldr	r1, [pc, #24]	@ (8010404 <USBPDM1_AssertRd+0x140>)
 80103ea:	0013      	movs	r3, r2
 80103ec:	011b      	lsls	r3, r3, #4
 80103ee:	1a9b      	subs	r3, r3, r2
 80103f0:	009b      	lsls	r3, r3, #2
 80103f2:	585b      	ldr	r3, [r3, r1]
 80103f4:	0018      	movs	r0, r3
 80103f6:	f7ff fb7d 	bl	800faf4 <LL_UCPD_TypeCDetectionCC1Enable>
#endif /* _LOW_POWER */

#if defined(TCPP0203_SUPPORT)
  BSP_USBPD_PWR_SetRole(PortNum, POWER_ROLE_SINK);
#endif /* TCPP0203_SUPPORT */
}
 80103fa:	46c0      	nop			@ (mov r8, r8)
 80103fc:	46bd      	mov	sp, r7
 80103fe:	b002      	add	sp, #8
 8010400:	bd80      	pop	{r7, pc}
 8010402:	46c0      	nop			@ (mov r8, r8)
 8010404:	20003e84 	.word	0x20003e84
 8010408:	40010000 	.word	0x40010000
 801040c:	4000a000 	.word	0x4000a000

08010410 <USBPDM1_DeAssertRd>:

void USBPDM1_DeAssertRd(uint8_t PortNum)
{
 8010410:	b580      	push	{r7, lr}
 8010412:	b082      	sub	sp, #8
 8010414:	af00      	add	r7, sp, #0
 8010416:	0002      	movs	r2, r0
 8010418:	1dfb      	adds	r3, r7, #7
 801041a:	701a      	strb	r2, [r3, #0]
  /* not needed on STM32G0xx, so nothing to do, keep only for compatibility */
  UNUSED(PortNum);
}
 801041c:	46c0      	nop			@ (mov r8, r8)
 801041e:	46bd      	mov	sp, r7
 8010420:	b002      	add	sp, #8
 8010422:	bd80      	pop	{r7, pc}

08010424 <USBPDM1_EnterErrorRecovery>:

void USBPDM1_EnterErrorRecovery(uint8_t PortNum)
{
 8010424:	b580      	push	{r7, lr}
 8010426:	b082      	sub	sp, #8
 8010428:	af00      	add	r7, sp, #0
 801042a:	0002      	movs	r2, r0
 801042c:	1dfb      	adds	r3, r7, #7
 801042e:	701a      	strb	r2, [r3, #0]
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_SYSCFG);
 8010430:	2001      	movs	r0, #1
 8010432:	f7ff fb0b 	bl	800fa4c <LL_APB2_GRP1_EnableClock>
  LL_UCPD_SetSRCRole(Ports[PortNum].husbpd);
 8010436:	1dfb      	adds	r3, r7, #7
 8010438:	781a      	ldrb	r2, [r3, #0]
 801043a:	4930      	ldr	r1, [pc, #192]	@ (80104fc <USBPDM1_EnterErrorRecovery+0xd8>)
 801043c:	0013      	movs	r3, r2
 801043e:	011b      	lsls	r3, r3, #4
 8010440:	1a9b      	subs	r3, r3, r2
 8010442:	009b      	lsls	r3, r3, #2
 8010444:	585b      	ldr	r3, [r3, r1]
 8010446:	0018      	movs	r0, r3
 8010448:	f7ff fbc6 	bl	800fbd8 <LL_UCPD_SetSRCRole>
  LL_UCPD_SetRpResistor(Ports[PortNum].husbpd, LL_UCPD_RESISTOR_NONE);
 801044c:	1dfb      	adds	r3, r7, #7
 801044e:	781a      	ldrb	r2, [r3, #0]
 8010450:	492a      	ldr	r1, [pc, #168]	@ (80104fc <USBPDM1_EnterErrorRecovery+0xd8>)
 8010452:	0013      	movs	r3, r2
 8010454:	011b      	lsls	r3, r3, #4
 8010456:	1a9b      	subs	r3, r3, r2
 8010458:	009b      	lsls	r3, r3, #2
 801045a:	585b      	ldr	r3, [r3, r1]
 801045c:	2100      	movs	r1, #0
 801045e:	0018      	movs	r0, r3
 8010460:	f7ff fbca 	bl	800fbf8 <LL_UCPD_SetRpResistor>
  LL_UCPD_SetccEnable(Ports[PortNum].husbpd, LL_UCPD_CCENABLE_NONE);
 8010464:	1dfb      	adds	r3, r7, #7
 8010466:	781a      	ldrb	r2, [r3, #0]
 8010468:	4924      	ldr	r1, [pc, #144]	@ (80104fc <USBPDM1_EnterErrorRecovery+0xd8>)
 801046a:	0013      	movs	r3, r2
 801046c:	011b      	lsls	r3, r3, #4
 801046e:	1a9b      	subs	r3, r3, r2
 8010470:	009b      	lsls	r3, r3, #2
 8010472:	585b      	ldr	r3, [r3, r1]
 8010474:	2100      	movs	r1, #0
 8010476:	0018      	movs	r0, r3
 8010478:	f7ff fb8a 	bl	800fb90 <LL_UCPD_SetccEnable>
  SET_BIT(SYSCFG->CFGR1, (Ports[PortNum].husbpd == UCPD1) ? SYSCFG_CFGR1_UCPD1_STROBE : SYSCFG_CFGR1_UCPD2_STROBE);
 801047c:	4b20      	ldr	r3, [pc, #128]	@ (8010500 <USBPDM1_EnterErrorRecovery+0xdc>)
 801047e:	6819      	ldr	r1, [r3, #0]
 8010480:	1dfb      	adds	r3, r7, #7
 8010482:	781a      	ldrb	r2, [r3, #0]
 8010484:	481d      	ldr	r0, [pc, #116]	@ (80104fc <USBPDM1_EnterErrorRecovery+0xd8>)
 8010486:	0013      	movs	r3, r2
 8010488:	011b      	lsls	r3, r3, #4
 801048a:	1a9b      	subs	r3, r3, r2
 801048c:	009b      	lsls	r3, r3, #2
 801048e:	581b      	ldr	r3, [r3, r0]
 8010490:	4a1c      	ldr	r2, [pc, #112]	@ (8010504 <USBPDM1_EnterErrorRecovery+0xe0>)
 8010492:	4293      	cmp	r3, r2
 8010494:	d102      	bne.n	801049c <USBPDM1_EnterErrorRecovery+0x78>
 8010496:	2380      	movs	r3, #128	@ 0x80
 8010498:	009b      	lsls	r3, r3, #2
 801049a:	e001      	b.n	80104a0 <USBPDM1_EnterErrorRecovery+0x7c>
 801049c:	2380      	movs	r3, #128	@ 0x80
 801049e:	00db      	lsls	r3, r3, #3
 80104a0:	4a17      	ldr	r2, [pc, #92]	@ (8010500 <USBPDM1_EnterErrorRecovery+0xdc>)
 80104a2:	430b      	orrs	r3, r1
 80104a4:	6013      	str	r3, [r2, #0]
  LL_UCPD_RxDisable(Ports[PortNum].husbpd);
 80104a6:	1dfb      	adds	r3, r7, #7
 80104a8:	781a      	ldrb	r2, [r3, #0]
 80104aa:	4914      	ldr	r1, [pc, #80]	@ (80104fc <USBPDM1_EnterErrorRecovery+0xd8>)
 80104ac:	0013      	movs	r3, r2
 80104ae:	011b      	lsls	r3, r3, #4
 80104b0:	1a9b      	subs	r3, r3, r2
 80104b2:	009b      	lsls	r3, r3, #2
 80104b4:	585b      	ldr	r3, [r3, r1]
 80104b6:	0018      	movs	r0, r3
 80104b8:	f7ff fbd2 	bl	800fc60 <LL_UCPD_RxDisable>

#if defined(USBPD_REV30_SUPPORT)
  if (Ports[PortNum].settings->PE_PD3_Support.d.PE_FastRoleSwapSupport == USBPD_TRUE)
 80104bc:	1dfb      	adds	r3, r7, #7
 80104be:	781a      	ldrb	r2, [r3, #0]
 80104c0:	490e      	ldr	r1, [pc, #56]	@ (80104fc <USBPDM1_EnterErrorRecovery+0xd8>)
 80104c2:	0013      	movs	r3, r2
 80104c4:	011b      	lsls	r3, r3, #4
 80104c6:	1a9b      	subs	r3, r3, r2
 80104c8:	009b      	lsls	r3, r3, #2
 80104ca:	18cb      	adds	r3, r1, r3
 80104cc:	330c      	adds	r3, #12
 80104ce:	681b      	ldr	r3, [r3, #0]
 80104d0:	7a1b      	ldrb	r3, [r3, #8]
 80104d2:	2202      	movs	r2, #2
 80104d4:	4013      	ands	r3, r2
 80104d6:	b2db      	uxtb	r3, r3
 80104d8:	2b00      	cmp	r3, #0
 80104da:	d00a      	beq.n	80104f2 <USBPDM1_EnterErrorRecovery+0xce>
  {
    /* Set GPIO to disallow the FRSTX handling */
    LL_UCPD_FRSDetectionDisable(Ports[PortNum].husbpd);
 80104dc:	1dfb      	adds	r3, r7, #7
 80104de:	781a      	ldrb	r2, [r3, #0]
 80104e0:	4906      	ldr	r1, [pc, #24]	@ (80104fc <USBPDM1_EnterErrorRecovery+0xd8>)
 80104e2:	0013      	movs	r3, r2
 80104e4:	011b      	lsls	r3, r3, #4
 80104e6:	1a9b      	subs	r3, r3, r2
 80104e8:	009b      	lsls	r3, r3, #2
 80104ea:	585b      	ldr	r3, [r3, r1]
 80104ec:	0018      	movs	r0, r3
 80104ee:	f7ff fb3f 	bl	800fb70 <LL_UCPD_FRSDetectionDisable>
  }
#endif /* USBPD_REV30_SUPPORT */
}
 80104f2:	46c0      	nop			@ (mov r8, r8)
 80104f4:	46bd      	mov	sp, r7
 80104f6:	b002      	add	sp, #8
 80104f8:	bd80      	pop	{r7, pc}
 80104fa:	46c0      	nop			@ (mov r8, r8)
 80104fc:	20003e84 	.word	0x20003e84
 8010500:	40010000 	.word	0x40010000
 8010504:	4000a000 	.word	0x4000a000

08010508 <USBPD_HW_IF_EnableRX>:
             UCPD_IMR_RXORDDETIE | UCPD_IMR_RXHRSTDETIE | UCPD_IMR_RXOVRIE | UCPD_IMR_RXMSGENDIE);
  LL_UCPD_RxDMAEnable(Ports[PortNum].husbpd);
}

void USBPD_HW_IF_EnableRX(uint8_t PortNum)
{
 8010508:	b580      	push	{r7, lr}
 801050a:	b082      	sub	sp, #8
 801050c:	af00      	add	r7, sp, #0
 801050e:	0002      	movs	r2, r0
 8010510:	1dfb      	adds	r3, r7, #7
 8010512:	701a      	strb	r2, [r3, #0]
  LL_UCPD_RxEnable(Ports[PortNum].husbpd);
 8010514:	1dfb      	adds	r3, r7, #7
 8010516:	781a      	ldrb	r2, [r3, #0]
 8010518:	4906      	ldr	r1, [pc, #24]	@ (8010534 <USBPD_HW_IF_EnableRX+0x2c>)
 801051a:	0013      	movs	r3, r2
 801051c:	011b      	lsls	r3, r3, #4
 801051e:	1a9b      	subs	r3, r3, r2
 8010520:	009b      	lsls	r3, r3, #2
 8010522:	585b      	ldr	r3, [r3, r1]
 8010524:	0018      	movs	r0, r3
 8010526:	f7ff fb8d 	bl	800fc44 <LL_UCPD_RxEnable>
}
 801052a:	46c0      	nop			@ (mov r8, r8)
 801052c:	46bd      	mov	sp, r7
 801052e:	b002      	add	sp, #8
 8010530:	bd80      	pop	{r7, pc}
 8010532:	46c0      	nop			@ (mov r8, r8)
 8010534:	20003e84 	.word	0x20003e84

08010538 <USBPD_HW_IF_DisableRX>:

void USBPD_HW_IF_DisableRX(uint8_t PortNum)
{
 8010538:	b580      	push	{r7, lr}
 801053a:	b082      	sub	sp, #8
 801053c:	af00      	add	r7, sp, #0
 801053e:	0002      	movs	r2, r0
 8010540:	1dfb      	adds	r3, r7, #7
 8010542:	701a      	strb	r2, [r3, #0]
  LL_UCPD_RxDisable(Ports[PortNum].husbpd);
 8010544:	1dfb      	adds	r3, r7, #7
 8010546:	781a      	ldrb	r2, [r3, #0]
 8010548:	4906      	ldr	r1, [pc, #24]	@ (8010564 <USBPD_HW_IF_DisableRX+0x2c>)
 801054a:	0013      	movs	r3, r2
 801054c:	011b      	lsls	r3, r3, #4
 801054e:	1a9b      	subs	r3, r3, r2
 8010550:	009b      	lsls	r3, r3, #2
 8010552:	585b      	ldr	r3, [r3, r1]
 8010554:	0018      	movs	r0, r3
 8010556:	f7ff fb83 	bl	800fc60 <LL_UCPD_RxDisable>
}
 801055a:	46c0      	nop			@ (mov r8, r8)
 801055c:	46bd      	mov	sp, r7
 801055e:	b002      	add	sp, #8
 8010560:	bd80      	pop	{r7, pc}
 8010562:	46c0      	nop			@ (mov r8, r8)
 8010564:	20003e84 	.word	0x20003e84

08010568 <HW_SignalAttachement>:

void HW_SignalAttachement(uint8_t PortNum, CCxPin_TypeDef cc)
{
 8010568:	b590      	push	{r4, r7, lr}
 801056a:	b085      	sub	sp, #20
 801056c:	af00      	add	r7, sp, #0
 801056e:	0002      	movs	r2, r0
 8010570:	6039      	str	r1, [r7, #0]
 8010572:	1dfb      	adds	r3, r7, #7
 8010574:	701a      	strb	r2, [r3, #0]
#if !defined(USBPDCORE_LIB_NO_PD)
  uint32_t _temp;

  /* Init timer to detect the reception of goodCRC */
  USBPD_TIM_Init();
 8010576:	f000 fc51 	bl	8010e1c <USBPD_TIM_Init>

  /* Prepare ucpd to handle PD message
            RX message start listen
            TX prepare the DMA to be transfer ready
            Detection listen only the line corresponding CC=Rd for SRC/SNK */
  Ports[PortNum].hdmatx = USBPD_HW_Init_DMATxInstance(PortNum);
 801057a:	1dfb      	adds	r3, r7, #7
 801057c:	781c      	ldrb	r4, [r3, #0]
 801057e:	1dfb      	adds	r3, r7, #7
 8010580:	781b      	ldrb	r3, [r3, #0]
 8010582:	0018      	movs	r0, r3
 8010584:	f7fe fd02 	bl	800ef8c <USBPD_HW_Init_DMATxInstance>
 8010588:	0001      	movs	r1, r0
 801058a:	4aa6      	ldr	r2, [pc, #664]	@ (8010824 <HW_SignalAttachement+0x2bc>)
 801058c:	0023      	movs	r3, r4
 801058e:	011b      	lsls	r3, r3, #4
 8010590:	1b1b      	subs	r3, r3, r4
 8010592:	009b      	lsls	r3, r3, #2
 8010594:	18d3      	adds	r3, r2, r3
 8010596:	3304      	adds	r3, #4
 8010598:	6019      	str	r1, [r3, #0]
  Ports[PortNum].hdmarx = USBPD_HW_Init_DMARxInstance(PortNum);
 801059a:	1dfb      	adds	r3, r7, #7
 801059c:	781c      	ldrb	r4, [r3, #0]
 801059e:	1dfb      	adds	r3, r7, #7
 80105a0:	781b      	ldrb	r3, [r3, #0]
 80105a2:	0018      	movs	r0, r3
 80105a4:	f7fe fc88 	bl	800eeb8 <USBPD_HW_Init_DMARxInstance>
 80105a8:	0001      	movs	r1, r0
 80105aa:	4a9e      	ldr	r2, [pc, #632]	@ (8010824 <HW_SignalAttachement+0x2bc>)
 80105ac:	0023      	movs	r3, r4
 80105ae:	011b      	lsls	r3, r3, #4
 80105b0:	1b1b      	subs	r3, r3, r4
 80105b2:	009b      	lsls	r3, r3, #2
 80105b4:	18d3      	adds	r3, r2, r3
 80105b6:	3308      	adds	r3, #8
 80105b8:	6019      	str	r1, [r3, #0]

  /* Set the RX dma to allow reception */
  _temp = (uint32_t)&Ports[PortNum].husbpd->RXDR;
 80105ba:	1dfb      	adds	r3, r7, #7
 80105bc:	781a      	ldrb	r2, [r3, #0]
 80105be:	4999      	ldr	r1, [pc, #612]	@ (8010824 <HW_SignalAttachement+0x2bc>)
 80105c0:	0013      	movs	r3, r2
 80105c2:	011b      	lsls	r3, r3, #4
 80105c4:	1a9b      	subs	r3, r3, r2
 80105c6:	009b      	lsls	r3, r3, #2
 80105c8:	585b      	ldr	r3, [r3, r1]
 80105ca:	3330      	adds	r3, #48	@ 0x30
 80105cc:	60fb      	str	r3, [r7, #12]
  WRITE_REG(Ports[PortNum].hdmarx->CPAR, _temp);
 80105ce:	1dfb      	adds	r3, r7, #7
 80105d0:	781a      	ldrb	r2, [r3, #0]
 80105d2:	4994      	ldr	r1, [pc, #592]	@ (8010824 <HW_SignalAttachement+0x2bc>)
 80105d4:	0013      	movs	r3, r2
 80105d6:	011b      	lsls	r3, r3, #4
 80105d8:	1a9b      	subs	r3, r3, r2
 80105da:	009b      	lsls	r3, r3, #2
 80105dc:	18cb      	adds	r3, r1, r3
 80105de:	3308      	adds	r3, #8
 80105e0:	681b      	ldr	r3, [r3, #0]
 80105e2:	68fa      	ldr	r2, [r7, #12]
 80105e4:	609a      	str	r2, [r3, #8]
  WRITE_REG(Ports[PortNum].hdmarx->CMAR, (uint32_t)Ports[PortNum].ptr_RxBuff);
 80105e6:	1dfb      	adds	r3, r7, #7
 80105e8:	781a      	ldrb	r2, [r3, #0]
 80105ea:	498e      	ldr	r1, [pc, #568]	@ (8010824 <HW_SignalAttachement+0x2bc>)
 80105ec:	0013      	movs	r3, r2
 80105ee:	011b      	lsls	r3, r3, #4
 80105f0:	1a9b      	subs	r3, r3, r2
 80105f2:	009b      	lsls	r3, r3, #2
 80105f4:	18cb      	adds	r3, r1, r3
 80105f6:	3330      	adds	r3, #48	@ 0x30
 80105f8:	6818      	ldr	r0, [r3, #0]
 80105fa:	1dfb      	adds	r3, r7, #7
 80105fc:	781a      	ldrb	r2, [r3, #0]
 80105fe:	4989      	ldr	r1, [pc, #548]	@ (8010824 <HW_SignalAttachement+0x2bc>)
 8010600:	0013      	movs	r3, r2
 8010602:	011b      	lsls	r3, r3, #4
 8010604:	1a9b      	subs	r3, r3, r2
 8010606:	009b      	lsls	r3, r3, #2
 8010608:	18cb      	adds	r3, r1, r3
 801060a:	3308      	adds	r3, #8
 801060c:	681b      	ldr	r3, [r3, #0]
 801060e:	0002      	movs	r2, r0
 8010610:	60da      	str	r2, [r3, #12]
  Ports[PortNum].hdmarx->CNDTR = SIZE_MAX_PD_TRANSACTION_UNCHUNK;
 8010612:	1dfb      	adds	r3, r7, #7
 8010614:	781a      	ldrb	r2, [r3, #0]
 8010616:	4983      	ldr	r1, [pc, #524]	@ (8010824 <HW_SignalAttachement+0x2bc>)
 8010618:	0013      	movs	r3, r2
 801061a:	011b      	lsls	r3, r3, #4
 801061c:	1a9b      	subs	r3, r3, r2
 801061e:	009b      	lsls	r3, r3, #2
 8010620:	18cb      	adds	r3, r1, r3
 8010622:	3308      	adds	r3, #8
 8010624:	681b      	ldr	r3, [r3, #0]
 8010626:	2284      	movs	r2, #132	@ 0x84
 8010628:	0052      	lsls	r2, r2, #1
 801062a:	605a      	str	r2, [r3, #4]
  Ports[PortNum].hdmarx->CCR |= DMA_CCR_EN;
 801062c:	1dfb      	adds	r3, r7, #7
 801062e:	781a      	ldrb	r2, [r3, #0]
 8010630:	497c      	ldr	r1, [pc, #496]	@ (8010824 <HW_SignalAttachement+0x2bc>)
 8010632:	0013      	movs	r3, r2
 8010634:	011b      	lsls	r3, r3, #4
 8010636:	1a9b      	subs	r3, r3, r2
 8010638:	009b      	lsls	r3, r3, #2
 801063a:	18cb      	adds	r3, r1, r3
 801063c:	3308      	adds	r3, #8
 801063e:	681b      	ldr	r3, [r3, #0]
 8010640:	6819      	ldr	r1, [r3, #0]
 8010642:	1dfb      	adds	r3, r7, #7
 8010644:	781a      	ldrb	r2, [r3, #0]
 8010646:	4877      	ldr	r0, [pc, #476]	@ (8010824 <HW_SignalAttachement+0x2bc>)
 8010648:	0013      	movs	r3, r2
 801064a:	011b      	lsls	r3, r3, #4
 801064c:	1a9b      	subs	r3, r3, r2
 801064e:	009b      	lsls	r3, r3, #2
 8010650:	18c3      	adds	r3, r0, r3
 8010652:	3308      	adds	r3, #8
 8010654:	681b      	ldr	r3, [r3, #0]
 8010656:	2201      	movs	r2, #1
 8010658:	430a      	orrs	r2, r1
 801065a:	601a      	str	r2, [r3, #0]

  /* Set the TX dma only UCPD address */
  _temp = (uint32_t)&Ports[PortNum].husbpd->TXDR;
 801065c:	1dfb      	adds	r3, r7, #7
 801065e:	781a      	ldrb	r2, [r3, #0]
 8010660:	4970      	ldr	r1, [pc, #448]	@ (8010824 <HW_SignalAttachement+0x2bc>)
 8010662:	0013      	movs	r3, r2
 8010664:	011b      	lsls	r3, r3, #4
 8010666:	1a9b      	subs	r3, r3, r2
 8010668:	009b      	lsls	r3, r3, #2
 801066a:	585b      	ldr	r3, [r3, r1]
 801066c:	3324      	adds	r3, #36	@ 0x24
 801066e:	60fb      	str	r3, [r7, #12]
  Ports[PortNum].hdmatx->CPAR = _temp;
 8010670:	1dfb      	adds	r3, r7, #7
 8010672:	781a      	ldrb	r2, [r3, #0]
 8010674:	496b      	ldr	r1, [pc, #428]	@ (8010824 <HW_SignalAttachement+0x2bc>)
 8010676:	0013      	movs	r3, r2
 8010678:	011b      	lsls	r3, r3, #4
 801067a:	1a9b      	subs	r3, r3, r2
 801067c:	009b      	lsls	r3, r3, #2
 801067e:	18cb      	adds	r3, r1, r3
 8010680:	3304      	adds	r3, #4
 8010682:	681b      	ldr	r3, [r3, #0]
 8010684:	68fa      	ldr	r2, [r7, #12]
 8010686:	609a      	str	r2, [r3, #8]
  /* disabled non Rd line set CC line enable */
#define INTERRUPT_MASK  UCPD_IMR_TXMSGDISCIE | UCPD_IMR_TXMSGSENTIE | UCPD_IMR_HRSTDISCIE  | UCPD_IMR_HRSTSENTIE |  \
  UCPD_IMR_TXMSGABTIE  | UCPD_IMR_TXUNDIE     | UCPD_IMR_RXORDDETIE  | UCPD_IMR_RXHRSTDETIE | \
  UCPD_IMR_RXOVRIE     | UCPD_IMR_RXMSGENDIE

  MODIFY_REG(Ports[PortNum].husbpd->IMR, INTERRUPT_MASK, INTERRUPT_MASK);
 8010688:	1dfb      	adds	r3, r7, #7
 801068a:	781a      	ldrb	r2, [r3, #0]
 801068c:	4965      	ldr	r1, [pc, #404]	@ (8010824 <HW_SignalAttachement+0x2bc>)
 801068e:	0013      	movs	r3, r2
 8010690:	011b      	lsls	r3, r3, #4
 8010692:	1a9b      	subs	r3, r3, r2
 8010694:	009b      	lsls	r3, r3, #2
 8010696:	585b      	ldr	r3, [r3, r1]
 8010698:	6919      	ldr	r1, [r3, #16]
 801069a:	1dfb      	adds	r3, r7, #7
 801069c:	781a      	ldrb	r2, [r3, #0]
 801069e:	4861      	ldr	r0, [pc, #388]	@ (8010824 <HW_SignalAttachement+0x2bc>)
 80106a0:	0013      	movs	r3, r2
 80106a2:	011b      	lsls	r3, r3, #4
 80106a4:	1a9b      	subs	r3, r3, r2
 80106a6:	009b      	lsls	r3, r3, #2
 80106a8:	581b      	ldr	r3, [r3, r0]
 80106aa:	4a5f      	ldr	r2, [pc, #380]	@ (8010828 <HW_SignalAttachement+0x2c0>)
 80106ac:	430a      	orrs	r2, r1
 80106ae:	611a      	str	r2, [r3, #16]
#endif /* !USBPDCORE_LIB_NO_PD */

  /* Handle CC enable */
  Ports[PortNum].CCx = cc;
 80106b0:	1dfb      	adds	r3, r7, #7
 80106b2:	781a      	ldrb	r2, [r3, #0]
 80106b4:	495b      	ldr	r1, [pc, #364]	@ (8010824 <HW_SignalAttachement+0x2bc>)
 80106b6:	0013      	movs	r3, r2
 80106b8:	011b      	lsls	r3, r3, #4
 80106ba:	1a9b      	subs	r3, r3, r2
 80106bc:	009b      	lsls	r3, r3, #2
 80106be:	18cb      	adds	r3, r1, r3
 80106c0:	3334      	adds	r3, #52	@ 0x34
 80106c2:	683a      	ldr	r2, [r7, #0]
 80106c4:	601a      	str	r2, [r3, #0]

#if !defined(USBPDCORE_LIB_NO_PD)
  /* Set CC pin for PD message */
  LL_UCPD_SetCCPin(Ports[PortNum].husbpd, (Ports[PortNum].CCx == CC1) ? LL_UCPD_CCPIN_CC1 : LL_UCPD_CCPIN_CC2);
 80106c6:	1dfb      	adds	r3, r7, #7
 80106c8:	781a      	ldrb	r2, [r3, #0]
 80106ca:	4956      	ldr	r1, [pc, #344]	@ (8010824 <HW_SignalAttachement+0x2bc>)
 80106cc:	0013      	movs	r3, r2
 80106ce:	011b      	lsls	r3, r3, #4
 80106d0:	1a9b      	subs	r3, r3, r2
 80106d2:	009b      	lsls	r3, r3, #2
 80106d4:	5858      	ldr	r0, [r3, r1]
 80106d6:	1dfb      	adds	r3, r7, #7
 80106d8:	781a      	ldrb	r2, [r3, #0]
 80106da:	4952      	ldr	r1, [pc, #328]	@ (8010824 <HW_SignalAttachement+0x2bc>)
 80106dc:	0013      	movs	r3, r2
 80106de:	011b      	lsls	r3, r3, #4
 80106e0:	1a9b      	subs	r3, r3, r2
 80106e2:	009b      	lsls	r3, r3, #2
 80106e4:	18cb      	adds	r3, r1, r3
 80106e6:	3334      	adds	r3, #52	@ 0x34
 80106e8:	681b      	ldr	r3, [r3, #0]
 80106ea:	2b01      	cmp	r3, #1
 80106ec:	d101      	bne.n	80106f2 <HW_SignalAttachement+0x18a>
 80106ee:	2300      	movs	r3, #0
 80106f0:	e000      	b.n	80106f4 <HW_SignalAttachement+0x18c>
 80106f2:	2340      	movs	r3, #64	@ 0x40
 80106f4:	0019      	movs	r1, r3
 80106f6:	f7ff fa93 	bl	800fc20 <LL_UCPD_SetCCPin>
  /* Initialize Vconn management */
  (void)BSP_USBPD_PWR_VCONNInit(PortNum, (Ports[PortNum].CCx == CC1) ? 1u : 2u);
#endif /* _VCONN_SUPPORT */

#if defined(USBPD_REV30_SUPPORT)
  if (Ports[PortNum].settings->PE_PD3_Support.d.PE_FastRoleSwapSupport == USBPD_TRUE)
 80106fa:	1dfb      	adds	r3, r7, #7
 80106fc:	781a      	ldrb	r2, [r3, #0]
 80106fe:	4949      	ldr	r1, [pc, #292]	@ (8010824 <HW_SignalAttachement+0x2bc>)
 8010700:	0013      	movs	r3, r2
 8010702:	011b      	lsls	r3, r3, #4
 8010704:	1a9b      	subs	r3, r3, r2
 8010706:	009b      	lsls	r3, r3, #2
 8010708:	18cb      	adds	r3, r1, r3
 801070a:	330c      	adds	r3, #12
 801070c:	681b      	ldr	r3, [r3, #0]
 801070e:	7a1b      	ldrb	r3, [r3, #8]
 8010710:	2202      	movs	r2, #2
 8010712:	4013      	ands	r3, r2
 8010714:	b2db      	uxtb	r3, r3
 8010716:	2b00      	cmp	r3, #0
 8010718:	d034      	beq.n	8010784 <HW_SignalAttachement+0x21c>
  {
    /* Set GPIO to allow the FRSTX handling */
    USBPD_HW_SetFRSSignalling(PortNum, (Ports[PortNum].CCx == CC1) ? 1u : 2u);
 801071a:	1dfb      	adds	r3, r7, #7
 801071c:	781a      	ldrb	r2, [r3, #0]
 801071e:	4941      	ldr	r1, [pc, #260]	@ (8010824 <HW_SignalAttachement+0x2bc>)
 8010720:	0013      	movs	r3, r2
 8010722:	011b      	lsls	r3, r3, #4
 8010724:	1a9b      	subs	r3, r3, r2
 8010726:	009b      	lsls	r3, r3, #2
 8010728:	18cb      	adds	r3, r1, r3
 801072a:	3334      	adds	r3, #52	@ 0x34
 801072c:	681b      	ldr	r3, [r3, #0]
 801072e:	2b01      	cmp	r3, #1
 8010730:	d101      	bne.n	8010736 <HW_SignalAttachement+0x1ce>
 8010732:	2301      	movs	r3, #1
 8010734:	e000      	b.n	8010738 <HW_SignalAttachement+0x1d0>
 8010736:	2302      	movs	r3, #2
 8010738:	1dfa      	adds	r2, r7, #7
 801073a:	7812      	ldrb	r2, [r2, #0]
 801073c:	0019      	movs	r1, r3
 801073e:	0010      	movs	r0, r2
 8010740:	f7fe fc92 	bl	800f068 <USBPD_HW_SetFRSSignalling>
    LL_UCPD_FRSDetectionEnable(Ports[PortNum].husbpd);
 8010744:	1dfb      	adds	r3, r7, #7
 8010746:	781a      	ldrb	r2, [r3, #0]
 8010748:	4936      	ldr	r1, [pc, #216]	@ (8010824 <HW_SignalAttachement+0x2bc>)
 801074a:	0013      	movs	r3, r2
 801074c:	011b      	lsls	r3, r3, #4
 801074e:	1a9b      	subs	r3, r3, r2
 8010750:	009b      	lsls	r3, r3, #2
 8010752:	585b      	ldr	r3, [r3, r1]
 8010754:	0018      	movs	r0, r3
 8010756:	f7ff f9fb 	bl	800fb50 <LL_UCPD_FRSDetectionEnable>
    Ports[PortNum].husbpd->IMR |= UCPD_IMR_FRSEVTIE;
 801075a:	1dfb      	adds	r3, r7, #7
 801075c:	781a      	ldrb	r2, [r3, #0]
 801075e:	4931      	ldr	r1, [pc, #196]	@ (8010824 <HW_SignalAttachement+0x2bc>)
 8010760:	0013      	movs	r3, r2
 8010762:	011b      	lsls	r3, r3, #4
 8010764:	1a9b      	subs	r3, r3, r2
 8010766:	009b      	lsls	r3, r3, #2
 8010768:	585b      	ldr	r3, [r3, r1]
 801076a:	6919      	ldr	r1, [r3, #16]
 801076c:	1dfb      	adds	r3, r7, #7
 801076e:	781a      	ldrb	r2, [r3, #0]
 8010770:	482c      	ldr	r0, [pc, #176]	@ (8010824 <HW_SignalAttachement+0x2bc>)
 8010772:	0013      	movs	r3, r2
 8010774:	011b      	lsls	r3, r3, #4
 8010776:	1a9b      	subs	r3, r3, r2
 8010778:	009b      	lsls	r3, r3, #2
 801077a:	581b      	ldr	r3, [r3, r0]
 801077c:	2280      	movs	r2, #128	@ 0x80
 801077e:	0352      	lsls	r2, r2, #13
 8010780:	430a      	orrs	r2, r1
 8010782:	611a      	str	r2, [r3, #16]
  }
#endif /* USBPD_REV30_SUPPORT */

  /* Disable the Resistor on Vconn PIN */
  if (Ports[PortNum].CCx == CC1)
 8010784:	1dfb      	adds	r3, r7, #7
 8010786:	781a      	ldrb	r2, [r3, #0]
 8010788:	4926      	ldr	r1, [pc, #152]	@ (8010824 <HW_SignalAttachement+0x2bc>)
 801078a:	0013      	movs	r3, r2
 801078c:	011b      	lsls	r3, r3, #4
 801078e:	1a9b      	subs	r3, r3, r2
 8010790:	009b      	lsls	r3, r3, #2
 8010792:	18cb      	adds	r3, r1, r3
 8010794:	3334      	adds	r3, #52	@ 0x34
 8010796:	681b      	ldr	r3, [r3, #0]
 8010798:	2b01      	cmp	r3, #1
 801079a:	d10e      	bne.n	80107ba <HW_SignalAttachement+0x252>
  {
    LL_UCPD_SetccEnable(Ports[PortNum].husbpd, LL_UCPD_CCENABLE_CC1);
 801079c:	1dfb      	adds	r3, r7, #7
 801079e:	781a      	ldrb	r2, [r3, #0]
 80107a0:	4920      	ldr	r1, [pc, #128]	@ (8010824 <HW_SignalAttachement+0x2bc>)
 80107a2:	0013      	movs	r3, r2
 80107a4:	011b      	lsls	r3, r3, #4
 80107a6:	1a9b      	subs	r3, r3, r2
 80107a8:	009b      	lsls	r3, r3, #2
 80107aa:	585b      	ldr	r3, [r3, r1]
 80107ac:	2280      	movs	r2, #128	@ 0x80
 80107ae:	00d2      	lsls	r2, r2, #3
 80107b0:	0011      	movs	r1, r2
 80107b2:	0018      	movs	r0, r3
 80107b4:	f7ff f9ec 	bl	800fb90 <LL_UCPD_SetccEnable>
 80107b8:	e00d      	b.n	80107d6 <HW_SignalAttachement+0x26e>
  }
  else
  {
    LL_UCPD_SetccEnable(Ports[PortNum].husbpd, LL_UCPD_CCENABLE_CC2);
 80107ba:	1dfb      	adds	r3, r7, #7
 80107bc:	781a      	ldrb	r2, [r3, #0]
 80107be:	4919      	ldr	r1, [pc, #100]	@ (8010824 <HW_SignalAttachement+0x2bc>)
 80107c0:	0013      	movs	r3, r2
 80107c2:	011b      	lsls	r3, r3, #4
 80107c4:	1a9b      	subs	r3, r3, r2
 80107c6:	009b      	lsls	r3, r3, #2
 80107c8:	585b      	ldr	r3, [r3, r1]
 80107ca:	2280      	movs	r2, #128	@ 0x80
 80107cc:	0112      	lsls	r2, r2, #4
 80107ce:	0011      	movs	r1, r2
 80107d0:	0018      	movs	r0, r3
 80107d2:	f7ff f9dd 	bl	800fb90 <LL_UCPD_SetccEnable>
  }

  /* Prepare the rx processing */
  LL_UCPD_SetRxMode(Ports[PortNum].husbpd, LL_UCPD_RXMODE_NORMAL);
 80107d6:	1dfb      	adds	r3, r7, #7
 80107d8:	781a      	ldrb	r2, [r3, #0]
 80107da:	4912      	ldr	r1, [pc, #72]	@ (8010824 <HW_SignalAttachement+0x2bc>)
 80107dc:	0013      	movs	r3, r2
 80107de:	011b      	lsls	r3, r3, #4
 80107e0:	1a9b      	subs	r3, r3, r2
 80107e2:	009b      	lsls	r3, r3, #2
 80107e4:	585b      	ldr	r3, [r3, r1]
 80107e6:	2100      	movs	r1, #0
 80107e8:	0018      	movs	r0, r3
 80107ea:	f7ff fa48 	bl	800fc7e <LL_UCPD_SetRxMode>
  LL_UCPD_RxDMAEnable(Ports[PortNum].husbpd);
 80107ee:	1dfb      	adds	r3, r7, #7
 80107f0:	781a      	ldrb	r2, [r3, #0]
 80107f2:	490c      	ldr	r1, [pc, #48]	@ (8010824 <HW_SignalAttachement+0x2bc>)
 80107f4:	0013      	movs	r3, r2
 80107f6:	011b      	lsls	r3, r3, #4
 80107f8:	1a9b      	subs	r3, r3, r2
 80107fa:	009b      	lsls	r3, r3, #2
 80107fc:	585b      	ldr	r3, [r3, r1]
 80107fe:	0018      	movs	r0, r3
 8010800:	f7ff fa7d 	bl	800fcfe <LL_UCPD_RxDMAEnable>
  LL_UCPD_TxDMAEnable(Ports[PortNum].husbpd);
 8010804:	1dfb      	adds	r3, r7, #7
 8010806:	781a      	ldrb	r2, [r3, #0]
 8010808:	4906      	ldr	r1, [pc, #24]	@ (8010824 <HW_SignalAttachement+0x2bc>)
 801080a:	0013      	movs	r3, r2
 801080c:	011b      	lsls	r3, r3, #4
 801080e:	1a9b      	subs	r3, r3, r2
 8010810:	009b      	lsls	r3, r3, #2
 8010812:	585b      	ldr	r3, [r3, r1]
 8010814:	0018      	movs	r0, r3
 8010816:	f7ff fa91 	bl	800fd3c <LL_UCPD_TxDMAEnable>
#endif /* !USBPDCORE_LIB_NO_PD */
}
 801081a:	46c0      	nop			@ (mov r8, r8)
 801081c:	46bd      	mov	sp, r7
 801081e:	b005      	add	sp, #20
 8010820:	bd90      	pop	{r4, r7, pc}
 8010822:	46c0      	nop			@ (mov r8, r8)
 8010824:	20003e84 	.word	0x20003e84
 8010828:	00001e7e 	.word	0x00001e7e

0801082c <HW_SignalDetachment>:


void HW_SignalDetachment(uint8_t PortNum)
{
 801082c:	b580      	push	{r7, lr}
 801082e:	b082      	sub	sp, #8
 8010830:	af00      	add	r7, sp, #0
 8010832:	0002      	movs	r2, r0
 8010834:	1dfb      	adds	r3, r7, #7
 8010836:	701a      	strb	r2, [r3, #0]
#if !defined(USBPDCORE_LIB_NO_PD)
  /* stop DMA RX/TX */
  LL_UCPD_RxDMADisable(Ports[PortNum].husbpd);
 8010838:	1dfb      	adds	r3, r7, #7
 801083a:	781a      	ldrb	r2, [r3, #0]
 801083c:	4941      	ldr	r1, [pc, #260]	@ (8010944 <HW_SignalDetachment+0x118>)
 801083e:	0013      	movs	r3, r2
 8010840:	011b      	lsls	r3, r3, #4
 8010842:	1a9b      	subs	r3, r3, r2
 8010844:	009b      	lsls	r3, r3, #2
 8010846:	585b      	ldr	r3, [r3, r1]
 8010848:	0018      	movs	r0, r3
 801084a:	f7ff fa67 	bl	800fd1c <LL_UCPD_RxDMADisable>
  LL_UCPD_TxDMADisable(Ports[PortNum].husbpd);
 801084e:	1dfb      	adds	r3, r7, #7
 8010850:	781a      	ldrb	r2, [r3, #0]
 8010852:	493c      	ldr	r1, [pc, #240]	@ (8010944 <HW_SignalDetachment+0x118>)
 8010854:	0013      	movs	r3, r2
 8010856:	011b      	lsls	r3, r3, #4
 8010858:	1a9b      	subs	r3, r3, r2
 801085a:	009b      	lsls	r3, r3, #2
 801085c:	585b      	ldr	r3, [r3, r1]
 801085e:	0018      	movs	r0, r3
 8010860:	f7ff fa7c 	bl	800fd5c <LL_UCPD_TxDMADisable>
  LL_UCPD_RxDisable(Ports[PortNum].husbpd);
 8010864:	1dfb      	adds	r3, r7, #7
 8010866:	781a      	ldrb	r2, [r3, #0]
 8010868:	4936      	ldr	r1, [pc, #216]	@ (8010944 <HW_SignalDetachment+0x118>)
 801086a:	0013      	movs	r3, r2
 801086c:	011b      	lsls	r3, r3, #4
 801086e:	1a9b      	subs	r3, r3, r2
 8010870:	009b      	lsls	r3, r3, #2
 8010872:	585b      	ldr	r3, [r3, r1]
 8010874:	0018      	movs	r0, r3
 8010876:	f7ff f9f3 	bl	800fc60 <LL_UCPD_RxDisable>

#if !defined(_LOW_POWER) && !defined(USBPDM1_VCC_FEATURE_ENABLED)
  /* Enable only detection interrupt */
  WRITE_REG(Ports[PortNum].husbpd->IMR, UCPD_IMR_TYPECEVT1IE | UCPD_IMR_TYPECEVT2IE);
 801087a:	1dfb      	adds	r3, r7, #7
 801087c:	781a      	ldrb	r2, [r3, #0]
 801087e:	4931      	ldr	r1, [pc, #196]	@ (8010944 <HW_SignalDetachment+0x118>)
 8010880:	0013      	movs	r3, r2
 8010882:	011b      	lsls	r3, r3, #4
 8010884:	1a9b      	subs	r3, r3, r2
 8010886:	009b      	lsls	r3, r3, #2
 8010888:	585b      	ldr	r3, [r3, r1]
 801088a:	22c0      	movs	r2, #192	@ 0xc0
 801088c:	0212      	lsls	r2, r2, #8
 801088e:	611a      	str	r2, [r3, #16]
    /* Enable detection interrupt */
    WRITE_REG(Ports[PortNum].husbpd->IMR, UCPD_IMR_TYPECEVT1IE | UCPD_IMR_TYPECEVT2IE);
  }
#endif /* !_LOW_POWER && !USBPDM1_VCC_FEATURE_ENABLED */

  USBPD_HW_DeInit_DMATxInstance(PortNum);
 8010890:	1dfb      	adds	r3, r7, #7
 8010892:	781b      	ldrb	r3, [r3, #0]
 8010894:	0018      	movs	r0, r3
 8010896:	f7fe fbdd 	bl	800f054 <USBPD_HW_DeInit_DMATxInstance>
  USBPD_HW_DeInit_DMARxInstance(PortNum);
 801089a:	1dfb      	adds	r3, r7, #7
 801089c:	781b      	ldrb	r3, [r3, #0]
 801089e:	0018      	movs	r0, r3
 80108a0:	f7fe fb6a 	bl	800ef78 <USBPD_HW_DeInit_DMARxInstance>

  LL_UCPD_SetccEnable(Ports[PortNum].husbpd, LL_UCPD_CCENABLE_CC1CC2);
 80108a4:	1dfb      	adds	r3, r7, #7
 80108a6:	781a      	ldrb	r2, [r3, #0]
 80108a8:	4926      	ldr	r1, [pc, #152]	@ (8010944 <HW_SignalDetachment+0x118>)
 80108aa:	0013      	movs	r3, r2
 80108ac:	011b      	lsls	r3, r3, #4
 80108ae:	1a9b      	subs	r3, r3, r2
 80108b0:	009b      	lsls	r3, r3, #2
 80108b2:	585b      	ldr	r3, [r3, r1]
 80108b4:	22c0      	movs	r2, #192	@ 0xc0
 80108b6:	0112      	lsls	r2, r2, #4
 80108b8:	0011      	movs	r1, r2
 80108ba:	0018      	movs	r0, r3
 80108bc:	f7ff f968 	bl	800fb90 <LL_UCPD_SetccEnable>

  if (USBPD_PORTPOWERROLE_SNK == Ports[PortNum].params->PE_PowerRole)
 80108c0:	1dfb      	adds	r3, r7, #7
 80108c2:	781a      	ldrb	r2, [r3, #0]
 80108c4:	491f      	ldr	r1, [pc, #124]	@ (8010944 <HW_SignalDetachment+0x118>)
 80108c6:	0013      	movs	r3, r2
 80108c8:	011b      	lsls	r3, r3, #4
 80108ca:	1a9b      	subs	r3, r3, r2
 80108cc:	009b      	lsls	r3, r3, #2
 80108ce:	18cb      	adds	r3, r1, r3
 80108d0:	3310      	adds	r3, #16
 80108d2:	681b      	ldr	r3, [r3, #0]
 80108d4:	781b      	ldrb	r3, [r3, #0]
 80108d6:	2204      	movs	r2, #4
 80108d8:	4013      	ands	r3, r2
 80108da:	b2db      	uxtb	r3, r3
 80108dc:	2b00      	cmp	r3, #0
 80108de:	d104      	bne.n	80108ea <HW_SignalDetachment+0xbe>
#if defined(_VCONN_SUPPORT)
    /* DeInitialize Vconn management */
    (void)BSP_USBPD_PWR_VCONNDeInit(PortNum, (Ports[PortNum].CCx == CC1) ? 1u : 2u);
#endif /* _VCONN_SUPPORT */
    /* DeInitialise VBUS power */
    (void)BSP_USBPD_PWR_VBUSDeInit(PortNum);
 80108e0:	1dfb      	adds	r3, r7, #7
 80108e2:	781b      	ldrb	r3, [r3, #0]
 80108e4:	0018      	movs	r0, r3
 80108e6:	f005 fe38 	bl	801655a <BSP_USBPD_PWR_VBUSDeInit>
  }

#if defined(USBPD_REV30_SUPPORT)
  if (Ports[PortNum].settings->PE_PD3_Support.d.PE_FastRoleSwapSupport == USBPD_TRUE)
 80108ea:	1dfb      	adds	r3, r7, #7
 80108ec:	781a      	ldrb	r2, [r3, #0]
 80108ee:	4915      	ldr	r1, [pc, #84]	@ (8010944 <HW_SignalDetachment+0x118>)
 80108f0:	0013      	movs	r3, r2
 80108f2:	011b      	lsls	r3, r3, #4
 80108f4:	1a9b      	subs	r3, r3, r2
 80108f6:	009b      	lsls	r3, r3, #2
 80108f8:	18cb      	adds	r3, r1, r3
 80108fa:	330c      	adds	r3, #12
 80108fc:	681b      	ldr	r3, [r3, #0]
 80108fe:	7a1b      	ldrb	r3, [r3, #8]
 8010900:	2202      	movs	r2, #2
 8010902:	4013      	ands	r3, r2
 8010904:	b2db      	uxtb	r3, r3
 8010906:	2b00      	cmp	r3, #0
 8010908:	d00a      	beq.n	8010920 <HW_SignalDetachment+0xf4>
  {
    /* Set GPIO to disallow the FRSTX handling */
    LL_UCPD_FRSDetectionDisable(Ports[PortNum].husbpd);
 801090a:	1dfb      	adds	r3, r7, #7
 801090c:	781a      	ldrb	r2, [r3, #0]
 801090e:	490d      	ldr	r1, [pc, #52]	@ (8010944 <HW_SignalDetachment+0x118>)
 8010910:	0013      	movs	r3, r2
 8010912:	011b      	lsls	r3, r3, #4
 8010914:	1a9b      	subs	r3, r3, r2
 8010916:	009b      	lsls	r3, r3, #2
 8010918:	585b      	ldr	r3, [r3, r1]
 801091a:	0018      	movs	r0, r3
 801091c:	f7ff f928 	bl	800fb70 <LL_UCPD_FRSDetectionDisable>
  }
#endif /* USBPD_REV30_SUPPORT */

#endif /* !USBPDCORE_LIB_NO_PD */
  Ports[PortNum].CCx = CCNONE;
 8010920:	1dfb      	adds	r3, r7, #7
 8010922:	781a      	ldrb	r2, [r3, #0]
 8010924:	4907      	ldr	r1, [pc, #28]	@ (8010944 <HW_SignalDetachment+0x118>)
 8010926:	0013      	movs	r3, r2
 8010928:	011b      	lsls	r3, r3, #4
 801092a:	1a9b      	subs	r3, r3, r2
 801092c:	009b      	lsls	r3, r3, #2
 801092e:	18cb      	adds	r3, r1, r3
 8010930:	3334      	adds	r3, #52	@ 0x34
 8010932:	2200      	movs	r2, #0
 8010934:	601a      	str	r2, [r3, #0]
#if !defined(USBPDCORE_LIB_NO_PD)
  /* DeInit timer to detect the reception of goodCRC */
  USBPD_TIM_DeInit();
 8010936:	f000 fb11 	bl	8010f5c <USBPD_TIM_DeInit>
#endif /* !USBPDCORE_LIB_NO_PD */
}
 801093a:	46c0      	nop			@ (mov r8, r8)
 801093c:	46bd      	mov	sp, r7
 801093e:	b002      	add	sp, #8
 8010940:	bd80      	pop	{r7, pc}
 8010942:	46c0      	nop			@ (mov r8, r8)
 8010944:	20003e84 	.word	0x20003e84

08010948 <USBPD_HW_IF_SetResistor_SinkTxNG>:

void USBPD_HW_IF_SetResistor_SinkTxNG(uint8_t PortNum)
{
 8010948:	b580      	push	{r7, lr}
 801094a:	b082      	sub	sp, #8
 801094c:	af00      	add	r7, sp, #0
 801094e:	0002      	movs	r2, r0
 8010950:	1dfb      	adds	r3, r7, #7
 8010952:	701a      	strb	r2, [r3, #0]
  /* set the resistor SinkTxNG 1.5A5V */
  LL_UCPD_SetRpResistor(Ports[PortNum].husbpd, LL_UCPD_RESISTOR_1_5A);
 8010954:	1dfb      	adds	r3, r7, #7
 8010956:	781a      	ldrb	r2, [r3, #0]
 8010958:	4907      	ldr	r1, [pc, #28]	@ (8010978 <USBPD_HW_IF_SetResistor_SinkTxNG+0x30>)
 801095a:	0013      	movs	r3, r2
 801095c:	011b      	lsls	r3, r3, #4
 801095e:	1a9b      	subs	r3, r3, r2
 8010960:	009b      	lsls	r3, r3, #2
 8010962:	585b      	ldr	r3, [r3, r1]
 8010964:	2280      	movs	r2, #128	@ 0x80
 8010966:	0052      	lsls	r2, r2, #1
 8010968:	0011      	movs	r1, r2
 801096a:	0018      	movs	r0, r3
 801096c:	f7ff f944 	bl	800fbf8 <LL_UCPD_SetRpResistor>
}
 8010970:	46c0      	nop			@ (mov r8, r8)
 8010972:	46bd      	mov	sp, r7
 8010974:	b002      	add	sp, #8
 8010976:	bd80      	pop	{r7, pc}
 8010978:	20003e84 	.word	0x20003e84

0801097c <USBPD_HW_IF_SetResistor_SinkTxOK>:

void USBPD_HW_IF_SetResistor_SinkTxOK(uint8_t PortNum)
{
 801097c:	b580      	push	{r7, lr}
 801097e:	b082      	sub	sp, #8
 8010980:	af00      	add	r7, sp, #0
 8010982:	0002      	movs	r2, r0
 8010984:	1dfb      	adds	r3, r7, #7
 8010986:	701a      	strb	r2, [r3, #0]
  /* set the resistor SinkTxNG 3.0A5V */
  LL_UCPD_SetRpResistor(Ports[PortNum].husbpd, LL_UCPD_RESISTOR_3_0A);
 8010988:	1dfb      	adds	r3, r7, #7
 801098a:	781a      	ldrb	r2, [r3, #0]
 801098c:	4907      	ldr	r1, [pc, #28]	@ (80109ac <USBPD_HW_IF_SetResistor_SinkTxOK+0x30>)
 801098e:	0013      	movs	r3, r2
 8010990:	011b      	lsls	r3, r3, #4
 8010992:	1a9b      	subs	r3, r3, r2
 8010994:	009b      	lsls	r3, r3, #2
 8010996:	585b      	ldr	r3, [r3, r1]
 8010998:	22c0      	movs	r2, #192	@ 0xc0
 801099a:	0052      	lsls	r2, r2, #1
 801099c:	0011      	movs	r1, r2
 801099e:	0018      	movs	r0, r3
 80109a0:	f7ff f92a 	bl	800fbf8 <LL_UCPD_SetRpResistor>
}
 80109a4:	46c0      	nop			@ (mov r8, r8)
 80109a6:	46bd      	mov	sp, r7
 80109a8:	b002      	add	sp, #8
 80109aa:	bd80      	pop	{r7, pc}
 80109ac:	20003e84 	.word	0x20003e84

080109b0 <USBPD_HW_IF_IsResistor_SinkTxOk>:

uint8_t USBPD_HW_IF_IsResistor_SinkTxOk(uint8_t PortNum)
{
 80109b0:	b580      	push	{r7, lr}
 80109b2:	b082      	sub	sp, #8
 80109b4:	af00      	add	r7, sp, #0
 80109b6:	0002      	movs	r2, r0
 80109b8:	1dfb      	adds	r3, r7, #7
 80109ba:	701a      	strb	r2, [r3, #0]

  /* Disable type C state machine */
  SET_BIT(Ports[PortNum].husbpd->CR, (UCPD_CR_CC1TCDIS | UCPD_CR_CC2TCDIS));
#endif /* _LOW_POWER */

  switch (Ports[PortNum].CCx)
 80109bc:	1dfb      	adds	r3, r7, #7
 80109be:	781a      	ldrb	r2, [r3, #0]
 80109c0:	491c      	ldr	r1, [pc, #112]	@ (8010a34 <USBPD_HW_IF_IsResistor_SinkTxOk+0x84>)
 80109c2:	0013      	movs	r3, r2
 80109c4:	011b      	lsls	r3, r3, #4
 80109c6:	1a9b      	subs	r3, r3, r2
 80109c8:	009b      	lsls	r3, r3, #2
 80109ca:	18cb      	adds	r3, r1, r3
 80109cc:	3334      	adds	r3, #52	@ 0x34
 80109ce:	681b      	ldr	r3, [r3, #0]
 80109d0:	2b01      	cmp	r3, #1
 80109d2:	d002      	beq.n	80109da <USBPD_HW_IF_IsResistor_SinkTxOk+0x2a>
 80109d4:	2b02      	cmp	r3, #2
 80109d6:	d012      	beq.n	80109fe <USBPD_HW_IF_IsResistor_SinkTxOk+0x4e>
      {
        return USBPD_TRUE;
      }
      break;
    default:
      break;
 80109d8:	e026      	b.n	8010a28 <USBPD_HW_IF_IsResistor_SinkTxOk+0x78>
      if ((Ports[PortNum].husbpd->SR & UCPD_SR_TYPEC_VSTATE_CC1) == LL_UCPD_SNK_CC1_VRP30A)
 80109da:	1dfb      	adds	r3, r7, #7
 80109dc:	781a      	ldrb	r2, [r3, #0]
 80109de:	4915      	ldr	r1, [pc, #84]	@ (8010a34 <USBPD_HW_IF_IsResistor_SinkTxOk+0x84>)
 80109e0:	0013      	movs	r3, r2
 80109e2:	011b      	lsls	r3, r3, #4
 80109e4:	1a9b      	subs	r3, r3, r2
 80109e6:	009b      	lsls	r3, r3, #2
 80109e8:	585b      	ldr	r3, [r3, r1]
 80109ea:	695a      	ldr	r2, [r3, #20]
 80109ec:	23c0      	movs	r3, #192	@ 0xc0
 80109ee:	029b      	lsls	r3, r3, #10
 80109f0:	401a      	ands	r2, r3
 80109f2:	23c0      	movs	r3, #192	@ 0xc0
 80109f4:	029b      	lsls	r3, r3, #10
 80109f6:	429a      	cmp	r2, r3
 80109f8:	d113      	bne.n	8010a22 <USBPD_HW_IF_IsResistor_SinkTxOk+0x72>
        return USBPD_TRUE;
 80109fa:	2301      	movs	r3, #1
 80109fc:	e015      	b.n	8010a2a <USBPD_HW_IF_IsResistor_SinkTxOk+0x7a>
      if ((Ports[PortNum].husbpd->SR & UCPD_SR_TYPEC_VSTATE_CC2) == LL_UCPD_SNK_CC2_VRP30A)
 80109fe:	1dfb      	adds	r3, r7, #7
 8010a00:	781a      	ldrb	r2, [r3, #0]
 8010a02:	490c      	ldr	r1, [pc, #48]	@ (8010a34 <USBPD_HW_IF_IsResistor_SinkTxOk+0x84>)
 8010a04:	0013      	movs	r3, r2
 8010a06:	011b      	lsls	r3, r3, #4
 8010a08:	1a9b      	subs	r3, r3, r2
 8010a0a:	009b      	lsls	r3, r3, #2
 8010a0c:	585b      	ldr	r3, [r3, r1]
 8010a0e:	695a      	ldr	r2, [r3, #20]
 8010a10:	23c0      	movs	r3, #192	@ 0xc0
 8010a12:	031b      	lsls	r3, r3, #12
 8010a14:	401a      	ands	r2, r3
 8010a16:	23c0      	movs	r3, #192	@ 0xc0
 8010a18:	031b      	lsls	r3, r3, #12
 8010a1a:	429a      	cmp	r2, r3
 8010a1c:	d103      	bne.n	8010a26 <USBPD_HW_IF_IsResistor_SinkTxOk+0x76>
        return USBPD_TRUE;
 8010a1e:	2301      	movs	r3, #1
 8010a20:	e003      	b.n	8010a2a <USBPD_HW_IF_IsResistor_SinkTxOk+0x7a>
      break;
 8010a22:	46c0      	nop			@ (mov r8, r8)
 8010a24:	e000      	b.n	8010a28 <USBPD_HW_IF_IsResistor_SinkTxOk+0x78>
      break;
 8010a26:	46c0      	nop			@ (mov r8, r8)
  }

  return USBPD_FALSE;
 8010a28:	2300      	movs	r3, #0
}
 8010a2a:	0018      	movs	r0, r3
 8010a2c:	46bd      	mov	sp, r7
 8010a2e:	b002      	add	sp, #8
 8010a30:	bd80      	pop	{r7, pc}
 8010a32:	46c0      	nop			@ (mov r8, r8)
 8010a34:	20003e84 	.word	0x20003e84

08010a38 <USBPD_HW_IF_FastRoleSwapSignalling>:

void USBPD_HW_IF_FastRoleSwapSignalling(uint8_t PortNum)
{
 8010a38:	b580      	push	{r7, lr}
 8010a3a:	b082      	sub	sp, #8
 8010a3c:	af00      	add	r7, sp, #0
 8010a3e:	0002      	movs	r2, r0
 8010a40:	1dfb      	adds	r3, r7, #7
 8010a42:	701a      	strb	r2, [r3, #0]
  LL_UCPD_SignalFRSTX(Ports[PortNum].husbpd);
 8010a44:	1dfb      	adds	r3, r7, #7
 8010a46:	781a      	ldrb	r2, [r3, #0]
 8010a48:	4906      	ldr	r1, [pc, #24]	@ (8010a64 <USBPD_HW_IF_FastRoleSwapSignalling+0x2c>)
 8010a4a:	0013      	movs	r3, r2
 8010a4c:	011b      	lsls	r3, r3, #4
 8010a4e:	1a9b      	subs	r3, r3, r2
 8010a50:	009b      	lsls	r3, r3, #2
 8010a52:	585b      	ldr	r3, [r3, r1]
 8010a54:	0018      	movs	r0, r3
 8010a56:	f7ff f86c 	bl	800fb32 <LL_UCPD_SignalFRSTX>
}
 8010a5a:	46c0      	nop			@ (mov r8, r8)
 8010a5c:	46bd      	mov	sp, r7
 8010a5e:	b002      	add	sp, #8
 8010a60:	bd80      	pop	{r7, pc}
 8010a62:	46c0      	nop			@ (mov r8, r8)
 8010a64:	20003e84 	.word	0x20003e84

08010a68 <HW_IF_PWR_GetVoltage>:
  UNUSED(voltage);
  return USBPD_OK;
}

uint16_t HW_IF_PWR_GetVoltage(uint8_t PortNum)
{
 8010a68:	b580      	push	{r7, lr}
 8010a6a:	b084      	sub	sp, #16
 8010a6c:	af00      	add	r7, sp, #0
 8010a6e:	0002      	movs	r2, r0
 8010a70:	1dfb      	adds	r3, r7, #7
 8010a72:	701a      	strb	r2, [r3, #0]
  uint32_t _voltage;
  BSP_USBPD_PWR_VBUSGetVoltage(PortNum, &_voltage);
 8010a74:	1dfb      	adds	r3, r7, #7
 8010a76:	781b      	ldrb	r3, [r3, #0]
 8010a78:	220c      	movs	r2, #12
 8010a7a:	18ba      	adds	r2, r7, r2
 8010a7c:	0011      	movs	r1, r2
 8010a7e:	0018      	movs	r0, r3
 8010a80:	f005 fd7d 	bl	801657e <BSP_USBPD_PWR_VBUSGetVoltage>
  return (uint16_t)_voltage;
 8010a84:	68fb      	ldr	r3, [r7, #12]
 8010a86:	b29b      	uxth	r3, r3
}
 8010a88:	0018      	movs	r0, r3
 8010a8a:	46bd      	mov	sp, r7
 8010a8c:	b004      	add	sp, #16
 8010a8e:	bd80      	pop	{r7, pc}

08010a90 <LL_APB2_GRP1_EnableClock>:
{
 8010a90:	b580      	push	{r7, lr}
 8010a92:	b084      	sub	sp, #16
 8010a94:	af00      	add	r7, sp, #0
 8010a96:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APBENR2, Periphs);
 8010a98:	4b07      	ldr	r3, [pc, #28]	@ (8010ab8 <LL_APB2_GRP1_EnableClock+0x28>)
 8010a9a:	6c19      	ldr	r1, [r3, #64]	@ 0x40
 8010a9c:	4b06      	ldr	r3, [pc, #24]	@ (8010ab8 <LL_APB2_GRP1_EnableClock+0x28>)
 8010a9e:	687a      	ldr	r2, [r7, #4]
 8010aa0:	430a      	orrs	r2, r1
 8010aa2:	641a      	str	r2, [r3, #64]	@ 0x40
  tmpreg = READ_BIT(RCC->APBENR2, Periphs);
 8010aa4:	4b04      	ldr	r3, [pc, #16]	@ (8010ab8 <LL_APB2_GRP1_EnableClock+0x28>)
 8010aa6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8010aa8:	687a      	ldr	r2, [r7, #4]
 8010aaa:	4013      	ands	r3, r2
 8010aac:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8010aae:	68fb      	ldr	r3, [r7, #12]
}
 8010ab0:	46c0      	nop			@ (mov r8, r8)
 8010ab2:	46bd      	mov	sp, r7
 8010ab4:	b004      	add	sp, #16
 8010ab6:	bd80      	pop	{r7, pc}
 8010ab8:	40021000 	.word	0x40021000

08010abc <LL_APB2_GRP1_DisableClock>:
{
 8010abc:	b580      	push	{r7, lr}
 8010abe:	b082      	sub	sp, #8
 8010ac0:	af00      	add	r7, sp, #0
 8010ac2:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(RCC->APBENR2, Periphs);
 8010ac4:	4b05      	ldr	r3, [pc, #20]	@ (8010adc <LL_APB2_GRP1_DisableClock+0x20>)
 8010ac6:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8010ac8:	687b      	ldr	r3, [r7, #4]
 8010aca:	43d9      	mvns	r1, r3
 8010acc:	4b03      	ldr	r3, [pc, #12]	@ (8010adc <LL_APB2_GRP1_DisableClock+0x20>)
 8010ace:	400a      	ands	r2, r1
 8010ad0:	641a      	str	r2, [r3, #64]	@ 0x40
}
 8010ad2:	46c0      	nop			@ (mov r8, r8)
 8010ad4:	46bd      	mov	sp, r7
 8010ad6:	b002      	add	sp, #8
 8010ad8:	bd80      	pop	{r7, pc}
 8010ada:	46c0      	nop			@ (mov r8, r8)
 8010adc:	40021000 	.word	0x40021000

08010ae0 <LL_TIM_EnableCounter>:
  * @rmtoll CR1          CEN           LL_TIM_EnableCounter
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_EnableCounter(TIM_TypeDef *TIMx)
{
 8010ae0:	b580      	push	{r7, lr}
 8010ae2:	b082      	sub	sp, #8
 8010ae4:	af00      	add	r7, sp, #0
 8010ae6:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->CR1, TIM_CR1_CEN);
 8010ae8:	687b      	ldr	r3, [r7, #4]
 8010aea:	681b      	ldr	r3, [r3, #0]
 8010aec:	2201      	movs	r2, #1
 8010aee:	431a      	orrs	r2, r3
 8010af0:	687b      	ldr	r3, [r7, #4]
 8010af2:	601a      	str	r2, [r3, #0]
}
 8010af4:	46c0      	nop			@ (mov r8, r8)
 8010af6:	46bd      	mov	sp, r7
 8010af8:	b002      	add	sp, #8
 8010afa:	bd80      	pop	{r7, pc}

08010afc <LL_TIM_SetCounterMode>:
  *         @arg @ref LL_TIM_COUNTERMODE_CENTER_DOWN
  *         @arg @ref LL_TIM_COUNTERMODE_CENTER_UP_DOWN
  * @retval None
  */
__STATIC_INLINE void LL_TIM_SetCounterMode(TIM_TypeDef *TIMx, uint32_t CounterMode)
{
 8010afc:	b580      	push	{r7, lr}
 8010afe:	b082      	sub	sp, #8
 8010b00:	af00      	add	r7, sp, #0
 8010b02:	6078      	str	r0, [r7, #4]
 8010b04:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->CR1, (TIM_CR1_DIR | TIM_CR1_CMS), CounterMode);
 8010b06:	687b      	ldr	r3, [r7, #4]
 8010b08:	681b      	ldr	r3, [r3, #0]
 8010b0a:	2270      	movs	r2, #112	@ 0x70
 8010b0c:	4393      	bics	r3, r2
 8010b0e:	001a      	movs	r2, r3
 8010b10:	683b      	ldr	r3, [r7, #0]
 8010b12:	431a      	orrs	r2, r3
 8010b14:	687b      	ldr	r3, [r7, #4]
 8010b16:	601a      	str	r2, [r3, #0]
}
 8010b18:	46c0      	nop			@ (mov r8, r8)
 8010b1a:	46bd      	mov	sp, r7
 8010b1c:	b002      	add	sp, #8
 8010b1e:	bd80      	pop	{r7, pc}

08010b20 <LL_TIM_SetPrescaler>:
  * @param  TIMx Timer instance
  * @param  Prescaler between Min_Data=0 and Max_Data=65535
  * @retval None
  */
__STATIC_INLINE void LL_TIM_SetPrescaler(TIM_TypeDef *TIMx, uint32_t Prescaler)
{
 8010b20:	b580      	push	{r7, lr}
 8010b22:	b082      	sub	sp, #8
 8010b24:	af00      	add	r7, sp, #0
 8010b26:	6078      	str	r0, [r7, #4]
 8010b28:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->PSC, Prescaler);
 8010b2a:	687b      	ldr	r3, [r7, #4]
 8010b2c:	683a      	ldr	r2, [r7, #0]
 8010b2e:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8010b30:	46c0      	nop			@ (mov r8, r8)
 8010b32:	46bd      	mov	sp, r7
 8010b34:	b002      	add	sp, #8
 8010b36:	bd80      	pop	{r7, pc}

08010b38 <LL_TIM_GetPrescaler>:
  * @rmtoll PSC          PSC           LL_TIM_GetPrescaler
  * @param  TIMx Timer instance
  * @retval  Prescaler value between Min_Data=0 and Max_Data=65535
  */
__STATIC_INLINE uint32_t LL_TIM_GetPrescaler(const TIM_TypeDef *TIMx)
{
 8010b38:	b580      	push	{r7, lr}
 8010b3a:	b082      	sub	sp, #8
 8010b3c:	af00      	add	r7, sp, #0
 8010b3e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_REG(TIMx->PSC));
 8010b40:	687b      	ldr	r3, [r7, #4]
 8010b42:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
}
 8010b44:	0018      	movs	r0, r3
 8010b46:	46bd      	mov	sp, r7
 8010b48:	b002      	add	sp, #8
 8010b4a:	bd80      	pop	{r7, pc}

08010b4c <LL_TIM_SetAutoReload>:
  * @param  TIMx Timer instance
  * @param  AutoReload between Min_Data=0 and Max_Data=65535
  * @retval None
  */
__STATIC_INLINE void LL_TIM_SetAutoReload(TIM_TypeDef *TIMx, uint32_t AutoReload)
{
 8010b4c:	b580      	push	{r7, lr}
 8010b4e:	b082      	sub	sp, #8
 8010b50:	af00      	add	r7, sp, #0
 8010b52:	6078      	str	r0, [r7, #4]
 8010b54:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->ARR, AutoReload);
 8010b56:	687b      	ldr	r3, [r7, #4]
 8010b58:	683a      	ldr	r2, [r7, #0]
 8010b5a:	62da      	str	r2, [r3, #44]	@ 0x2c
}
 8010b5c:	46c0      	nop			@ (mov r8, r8)
 8010b5e:	46bd      	mov	sp, r7
 8010b60:	b002      	add	sp, #8
 8010b62:	bd80      	pop	{r7, pc}

08010b64 <LL_TIM_OC_SetMode>:
  *         @arg @ref LL_TIM_OCMODE_ASYMMETRIC_PWM1
  *         @arg @ref LL_TIM_OCMODE_ASYMMETRIC_PWM2
  * @retval None
  */
__STATIC_INLINE void LL_TIM_OC_SetMode(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t Mode)
{
 8010b64:	b580      	push	{r7, lr}
 8010b66:	b086      	sub	sp, #24
 8010b68:	af00      	add	r7, sp, #0
 8010b6a:	60f8      	str	r0, [r7, #12]
 8010b6c:	60b9      	str	r1, [r7, #8]
 8010b6e:	607a      	str	r2, [r7, #4]
  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
 8010b70:	68bb      	ldr	r3, [r7, #8]
 8010b72:	2b01      	cmp	r3, #1
 8010b74:	d02c      	beq.n	8010bd0 <LL_TIM_OC_SetMode+0x6c>
 8010b76:	68bb      	ldr	r3, [r7, #8]
 8010b78:	2b04      	cmp	r3, #4
 8010b7a:	d027      	beq.n	8010bcc <LL_TIM_OC_SetMode+0x68>
 8010b7c:	68bb      	ldr	r3, [r7, #8]
 8010b7e:	2b10      	cmp	r3, #16
 8010b80:	d022      	beq.n	8010bc8 <LL_TIM_OC_SetMode+0x64>
 8010b82:	68bb      	ldr	r3, [r7, #8]
 8010b84:	2b40      	cmp	r3, #64	@ 0x40
 8010b86:	d01d      	beq.n	8010bc4 <LL_TIM_OC_SetMode+0x60>
 8010b88:	68ba      	ldr	r2, [r7, #8]
 8010b8a:	2380      	movs	r3, #128	@ 0x80
 8010b8c:	005b      	lsls	r3, r3, #1
 8010b8e:	429a      	cmp	r2, r3
 8010b90:	d016      	beq.n	8010bc0 <LL_TIM_OC_SetMode+0x5c>
 8010b92:	68ba      	ldr	r2, [r7, #8]
 8010b94:	2380      	movs	r3, #128	@ 0x80
 8010b96:	00db      	lsls	r3, r3, #3
 8010b98:	429a      	cmp	r2, r3
 8010b9a:	d00f      	beq.n	8010bbc <LL_TIM_OC_SetMode+0x58>
 8010b9c:	68ba      	ldr	r2, [r7, #8]
 8010b9e:	2380      	movs	r3, #128	@ 0x80
 8010ba0:	015b      	lsls	r3, r3, #5
 8010ba2:	429a      	cmp	r2, r3
 8010ba4:	d008      	beq.n	8010bb8 <LL_TIM_OC_SetMode+0x54>
 8010ba6:	68ba      	ldr	r2, [r7, #8]
 8010ba8:	2380      	movs	r3, #128	@ 0x80
 8010baa:	025b      	lsls	r3, r3, #9
 8010bac:	429a      	cmp	r2, r3
 8010bae:	d101      	bne.n	8010bb4 <LL_TIM_OC_SetMode+0x50>
 8010bb0:	2307      	movs	r3, #7
 8010bb2:	e00e      	b.n	8010bd2 <LL_TIM_OC_SetMode+0x6e>
 8010bb4:	2308      	movs	r3, #8
 8010bb6:	e00c      	b.n	8010bd2 <LL_TIM_OC_SetMode+0x6e>
 8010bb8:	2306      	movs	r3, #6
 8010bba:	e00a      	b.n	8010bd2 <LL_TIM_OC_SetMode+0x6e>
 8010bbc:	2305      	movs	r3, #5
 8010bbe:	e008      	b.n	8010bd2 <LL_TIM_OC_SetMode+0x6e>
 8010bc0:	2304      	movs	r3, #4
 8010bc2:	e006      	b.n	8010bd2 <LL_TIM_OC_SetMode+0x6e>
 8010bc4:	2303      	movs	r3, #3
 8010bc6:	e004      	b.n	8010bd2 <LL_TIM_OC_SetMode+0x6e>
 8010bc8:	2302      	movs	r3, #2
 8010bca:	e002      	b.n	8010bd2 <LL_TIM_OC_SetMode+0x6e>
 8010bcc:	2301      	movs	r3, #1
 8010bce:	e000      	b.n	8010bd2 <LL_TIM_OC_SetMode+0x6e>
 8010bd0:	2300      	movs	r3, #0
 8010bd2:	2017      	movs	r0, #23
 8010bd4:	183a      	adds	r2, r7, r0
 8010bd6:	7013      	strb	r3, [r2, #0]
  __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
 8010bd8:	68fb      	ldr	r3, [r7, #12]
 8010bda:	3318      	adds	r3, #24
 8010bdc:	0019      	movs	r1, r3
 8010bde:	183b      	adds	r3, r7, r0
 8010be0:	781b      	ldrb	r3, [r3, #0]
 8010be2:	4a0e      	ldr	r2, [pc, #56]	@ (8010c1c <LL_TIM_OC_SetMode+0xb8>)
 8010be4:	5cd3      	ldrb	r3, [r2, r3]
 8010be6:	18cb      	adds	r3, r1, r3
 8010be8:	613b      	str	r3, [r7, #16]
  MODIFY_REG(*pReg, ((TIM_CCMR1_OC1M  | TIM_CCMR1_CC1S) << SHIFT_TAB_OCxx[iChannel]), Mode << SHIFT_TAB_OCxx[iChannel]);
 8010bea:	693b      	ldr	r3, [r7, #16]
 8010bec:	681b      	ldr	r3, [r3, #0]
 8010bee:	183a      	adds	r2, r7, r0
 8010bf0:	7812      	ldrb	r2, [r2, #0]
 8010bf2:	490b      	ldr	r1, [pc, #44]	@ (8010c20 <LL_TIM_OC_SetMode+0xbc>)
 8010bf4:	5c8a      	ldrb	r2, [r1, r2]
 8010bf6:	0011      	movs	r1, r2
 8010bf8:	4a0a      	ldr	r2, [pc, #40]	@ (8010c24 <LL_TIM_OC_SetMode+0xc0>)
 8010bfa:	408a      	lsls	r2, r1
 8010bfc:	43d2      	mvns	r2, r2
 8010bfe:	401a      	ands	r2, r3
 8010c00:	183b      	adds	r3, r7, r0
 8010c02:	781b      	ldrb	r3, [r3, #0]
 8010c04:	4906      	ldr	r1, [pc, #24]	@ (8010c20 <LL_TIM_OC_SetMode+0xbc>)
 8010c06:	5ccb      	ldrb	r3, [r1, r3]
 8010c08:	0019      	movs	r1, r3
 8010c0a:	687b      	ldr	r3, [r7, #4]
 8010c0c:	408b      	lsls	r3, r1
 8010c0e:	431a      	orrs	r2, r3
 8010c10:	693b      	ldr	r3, [r7, #16]
 8010c12:	601a      	str	r2, [r3, #0]
}
 8010c14:	46c0      	nop			@ (mov r8, r8)
 8010c16:	46bd      	mov	sp, r7
 8010c18:	b006      	add	sp, #24
 8010c1a:	bd80      	pop	{r7, pc}
 8010c1c:	08016a28 	.word	0x08016a28
 8010c20:	08016a34 	.word	0x08016a34
 8010c24:	00010073 	.word	0x00010073

08010c28 <LL_TIM_OC_SetPolarity>:
  *         @arg @ref LL_TIM_OCPOLARITY_HIGH
  *         @arg @ref LL_TIM_OCPOLARITY_LOW
  * @retval None
  */
__STATIC_INLINE void LL_TIM_OC_SetPolarity(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t Polarity)
{
 8010c28:	b580      	push	{r7, lr}
 8010c2a:	b086      	sub	sp, #24
 8010c2c:	af00      	add	r7, sp, #0
 8010c2e:	60f8      	str	r0, [r7, #12]
 8010c30:	60b9      	str	r1, [r7, #8]
 8010c32:	607a      	str	r2, [r7, #4]
  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
 8010c34:	68bb      	ldr	r3, [r7, #8]
 8010c36:	2b01      	cmp	r3, #1
 8010c38:	d02c      	beq.n	8010c94 <LL_TIM_OC_SetPolarity+0x6c>
 8010c3a:	68bb      	ldr	r3, [r7, #8]
 8010c3c:	2b04      	cmp	r3, #4
 8010c3e:	d027      	beq.n	8010c90 <LL_TIM_OC_SetPolarity+0x68>
 8010c40:	68bb      	ldr	r3, [r7, #8]
 8010c42:	2b10      	cmp	r3, #16
 8010c44:	d022      	beq.n	8010c8c <LL_TIM_OC_SetPolarity+0x64>
 8010c46:	68bb      	ldr	r3, [r7, #8]
 8010c48:	2b40      	cmp	r3, #64	@ 0x40
 8010c4a:	d01d      	beq.n	8010c88 <LL_TIM_OC_SetPolarity+0x60>
 8010c4c:	68ba      	ldr	r2, [r7, #8]
 8010c4e:	2380      	movs	r3, #128	@ 0x80
 8010c50:	005b      	lsls	r3, r3, #1
 8010c52:	429a      	cmp	r2, r3
 8010c54:	d016      	beq.n	8010c84 <LL_TIM_OC_SetPolarity+0x5c>
 8010c56:	68ba      	ldr	r2, [r7, #8]
 8010c58:	2380      	movs	r3, #128	@ 0x80
 8010c5a:	00db      	lsls	r3, r3, #3
 8010c5c:	429a      	cmp	r2, r3
 8010c5e:	d00f      	beq.n	8010c80 <LL_TIM_OC_SetPolarity+0x58>
 8010c60:	68ba      	ldr	r2, [r7, #8]
 8010c62:	2380      	movs	r3, #128	@ 0x80
 8010c64:	015b      	lsls	r3, r3, #5
 8010c66:	429a      	cmp	r2, r3
 8010c68:	d008      	beq.n	8010c7c <LL_TIM_OC_SetPolarity+0x54>
 8010c6a:	68ba      	ldr	r2, [r7, #8]
 8010c6c:	2380      	movs	r3, #128	@ 0x80
 8010c6e:	025b      	lsls	r3, r3, #9
 8010c70:	429a      	cmp	r2, r3
 8010c72:	d101      	bne.n	8010c78 <LL_TIM_OC_SetPolarity+0x50>
 8010c74:	2307      	movs	r3, #7
 8010c76:	e00e      	b.n	8010c96 <LL_TIM_OC_SetPolarity+0x6e>
 8010c78:	2308      	movs	r3, #8
 8010c7a:	e00c      	b.n	8010c96 <LL_TIM_OC_SetPolarity+0x6e>
 8010c7c:	2306      	movs	r3, #6
 8010c7e:	e00a      	b.n	8010c96 <LL_TIM_OC_SetPolarity+0x6e>
 8010c80:	2305      	movs	r3, #5
 8010c82:	e008      	b.n	8010c96 <LL_TIM_OC_SetPolarity+0x6e>
 8010c84:	2304      	movs	r3, #4
 8010c86:	e006      	b.n	8010c96 <LL_TIM_OC_SetPolarity+0x6e>
 8010c88:	2303      	movs	r3, #3
 8010c8a:	e004      	b.n	8010c96 <LL_TIM_OC_SetPolarity+0x6e>
 8010c8c:	2302      	movs	r3, #2
 8010c8e:	e002      	b.n	8010c96 <LL_TIM_OC_SetPolarity+0x6e>
 8010c90:	2301      	movs	r3, #1
 8010c92:	e000      	b.n	8010c96 <LL_TIM_OC_SetPolarity+0x6e>
 8010c94:	2300      	movs	r3, #0
 8010c96:	2017      	movs	r0, #23
 8010c98:	183a      	adds	r2, r7, r0
 8010c9a:	7013      	strb	r3, [r2, #0]
  MODIFY_REG(TIMx->CCER, (TIM_CCER_CC1P << SHIFT_TAB_CCxP[iChannel]),  Polarity << SHIFT_TAB_CCxP[iChannel]);
 8010c9c:	68fb      	ldr	r3, [r7, #12]
 8010c9e:	6a1b      	ldr	r3, [r3, #32]
 8010ca0:	183a      	adds	r2, r7, r0
 8010ca2:	7812      	ldrb	r2, [r2, #0]
 8010ca4:	490a      	ldr	r1, [pc, #40]	@ (8010cd0 <LL_TIM_OC_SetPolarity+0xa8>)
 8010ca6:	5c8a      	ldrb	r2, [r1, r2]
 8010ca8:	0011      	movs	r1, r2
 8010caa:	2202      	movs	r2, #2
 8010cac:	408a      	lsls	r2, r1
 8010cae:	43d2      	mvns	r2, r2
 8010cb0:	401a      	ands	r2, r3
 8010cb2:	183b      	adds	r3, r7, r0
 8010cb4:	781b      	ldrb	r3, [r3, #0]
 8010cb6:	4906      	ldr	r1, [pc, #24]	@ (8010cd0 <LL_TIM_OC_SetPolarity+0xa8>)
 8010cb8:	5ccb      	ldrb	r3, [r1, r3]
 8010cba:	0019      	movs	r1, r3
 8010cbc:	687b      	ldr	r3, [r7, #4]
 8010cbe:	408b      	lsls	r3, r1
 8010cc0:	431a      	orrs	r2, r3
 8010cc2:	68fb      	ldr	r3, [r7, #12]
 8010cc4:	621a      	str	r2, [r3, #32]
}
 8010cc6:	46c0      	nop			@ (mov r8, r8)
 8010cc8:	46bd      	mov	sp, r7
 8010cca:	b006      	add	sp, #24
 8010ccc:	bd80      	pop	{r7, pc}
 8010cce:	46c0      	nop			@ (mov r8, r8)
 8010cd0:	08016a40 	.word	0x08016a40

08010cd4 <LL_TIM_OC_SetCompareCH1>:
  * @param  TIMx Timer instance
  * @param  CompareValue between Min_Data=0 and Max_Data=65535
  * @retval None
  */
__STATIC_INLINE void LL_TIM_OC_SetCompareCH1(TIM_TypeDef *TIMx, uint32_t CompareValue)
{
 8010cd4:	b580      	push	{r7, lr}
 8010cd6:	b082      	sub	sp, #8
 8010cd8:	af00      	add	r7, sp, #0
 8010cda:	6078      	str	r0, [r7, #4]
 8010cdc:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR1, CompareValue);
 8010cde:	687b      	ldr	r3, [r7, #4]
 8010ce0:	683a      	ldr	r2, [r7, #0]
 8010ce2:	635a      	str	r2, [r3, #52]	@ 0x34
}
 8010ce4:	46c0      	nop			@ (mov r8, r8)
 8010ce6:	46bd      	mov	sp, r7
 8010ce8:	b002      	add	sp, #8
 8010cea:	bd80      	pop	{r7, pc}

08010cec <LL_TIM_OC_SetCompareCH2>:
  * @param  TIMx Timer instance
  * @param  CompareValue between Min_Data=0 and Max_Data=65535
  * @retval None
  */
__STATIC_INLINE void LL_TIM_OC_SetCompareCH2(TIM_TypeDef *TIMx, uint32_t CompareValue)
{
 8010cec:	b580      	push	{r7, lr}
 8010cee:	b082      	sub	sp, #8
 8010cf0:	af00      	add	r7, sp, #0
 8010cf2:	6078      	str	r0, [r7, #4]
 8010cf4:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR2, CompareValue);
 8010cf6:	687b      	ldr	r3, [r7, #4]
 8010cf8:	683a      	ldr	r2, [r7, #0]
 8010cfa:	639a      	str	r2, [r3, #56]	@ 0x38
}
 8010cfc:	46c0      	nop			@ (mov r8, r8)
 8010cfe:	46bd      	mov	sp, r7
 8010d00:	b002      	add	sp, #8
 8010d02:	bd80      	pop	{r7, pc}

08010d04 <LL_TIM_OC_SetCompareCH3>:
  * @param  TIMx Timer instance
  * @param  CompareValue between Min_Data=0 and Max_Data=65535
  * @retval None
  */
__STATIC_INLINE void LL_TIM_OC_SetCompareCH3(TIM_TypeDef *TIMx, uint32_t CompareValue)
{
 8010d04:	b580      	push	{r7, lr}
 8010d06:	b082      	sub	sp, #8
 8010d08:	af00      	add	r7, sp, #0
 8010d0a:	6078      	str	r0, [r7, #4]
 8010d0c:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR3, CompareValue);
 8010d0e:	687b      	ldr	r3, [r7, #4]
 8010d10:	683a      	ldr	r2, [r7, #0]
 8010d12:	63da      	str	r2, [r3, #60]	@ 0x3c
}
 8010d14:	46c0      	nop			@ (mov r8, r8)
 8010d16:	46bd      	mov	sp, r7
 8010d18:	b002      	add	sp, #8
 8010d1a:	bd80      	pop	{r7, pc}

08010d1c <LL_TIM_OC_SetCompareCH4>:
  * @param  TIMx Timer instance
  * @param  CompareValue between Min_Data=0 and Max_Data=65535
  * @retval None
  */
__STATIC_INLINE void LL_TIM_OC_SetCompareCH4(TIM_TypeDef *TIMx, uint32_t CompareValue)
{
 8010d1c:	b580      	push	{r7, lr}
 8010d1e:	b082      	sub	sp, #8
 8010d20:	af00      	add	r7, sp, #0
 8010d22:	6078      	str	r0, [r7, #4]
 8010d24:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR4, CompareValue);
 8010d26:	687b      	ldr	r3, [r7, #4]
 8010d28:	683a      	ldr	r2, [r7, #0]
 8010d2a:	641a      	str	r2, [r3, #64]	@ 0x40
}
 8010d2c:	46c0      	nop			@ (mov r8, r8)
 8010d2e:	46bd      	mov	sp, r7
 8010d30:	b002      	add	sp, #8
 8010d32:	bd80      	pop	{r7, pc}

08010d34 <LL_TIM_ClearFlag_CC1>:
  * @rmtoll SR           CC1IF         LL_TIM_ClearFlag_CC1
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_ClearFlag_CC1(TIM_TypeDef *TIMx)
{
 8010d34:	b580      	push	{r7, lr}
 8010d36:	b082      	sub	sp, #8
 8010d38:	af00      	add	r7, sp, #0
 8010d3a:	6078      	str	r0, [r7, #4]
  WRITE_REG(TIMx->SR, ~(TIM_SR_CC1IF));
 8010d3c:	687b      	ldr	r3, [r7, #4]
 8010d3e:	2203      	movs	r2, #3
 8010d40:	4252      	negs	r2, r2
 8010d42:	611a      	str	r2, [r3, #16]
}
 8010d44:	46c0      	nop			@ (mov r8, r8)
 8010d46:	46bd      	mov	sp, r7
 8010d48:	b002      	add	sp, #8
 8010d4a:	bd80      	pop	{r7, pc}

08010d4c <LL_TIM_IsActiveFlag_CC1>:
  * @rmtoll SR           CC1IF         LL_TIM_IsActiveFlag_CC1
  * @param  TIMx Timer instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_CC1(const TIM_TypeDef *TIMx)
{
 8010d4c:	b580      	push	{r7, lr}
 8010d4e:	b082      	sub	sp, #8
 8010d50:	af00      	add	r7, sp, #0
 8010d52:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(TIMx->SR, TIM_SR_CC1IF) == (TIM_SR_CC1IF)) ? 1UL : 0UL);
 8010d54:	687b      	ldr	r3, [r7, #4]
 8010d56:	691b      	ldr	r3, [r3, #16]
 8010d58:	2202      	movs	r2, #2
 8010d5a:	4013      	ands	r3, r2
 8010d5c:	2b02      	cmp	r3, #2
 8010d5e:	d101      	bne.n	8010d64 <LL_TIM_IsActiveFlag_CC1+0x18>
 8010d60:	2301      	movs	r3, #1
 8010d62:	e000      	b.n	8010d66 <LL_TIM_IsActiveFlag_CC1+0x1a>
 8010d64:	2300      	movs	r3, #0
}
 8010d66:	0018      	movs	r0, r3
 8010d68:	46bd      	mov	sp, r7
 8010d6a:	b002      	add	sp, #8
 8010d6c:	bd80      	pop	{r7, pc}

08010d6e <LL_TIM_ClearFlag_CC2>:
  * @rmtoll SR           CC2IF         LL_TIM_ClearFlag_CC2
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_ClearFlag_CC2(TIM_TypeDef *TIMx)
{
 8010d6e:	b580      	push	{r7, lr}
 8010d70:	b082      	sub	sp, #8
 8010d72:	af00      	add	r7, sp, #0
 8010d74:	6078      	str	r0, [r7, #4]
  WRITE_REG(TIMx->SR, ~(TIM_SR_CC2IF));
 8010d76:	687b      	ldr	r3, [r7, #4]
 8010d78:	2205      	movs	r2, #5
 8010d7a:	4252      	negs	r2, r2
 8010d7c:	611a      	str	r2, [r3, #16]
}
 8010d7e:	46c0      	nop			@ (mov r8, r8)
 8010d80:	46bd      	mov	sp, r7
 8010d82:	b002      	add	sp, #8
 8010d84:	bd80      	pop	{r7, pc}

08010d86 <LL_TIM_IsActiveFlag_CC2>:
  * @rmtoll SR           CC2IF         LL_TIM_IsActiveFlag_CC2
  * @param  TIMx Timer instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_CC2(const TIM_TypeDef *TIMx)
{
 8010d86:	b580      	push	{r7, lr}
 8010d88:	b082      	sub	sp, #8
 8010d8a:	af00      	add	r7, sp, #0
 8010d8c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(TIMx->SR, TIM_SR_CC2IF) == (TIM_SR_CC2IF)) ? 1UL : 0UL);
 8010d8e:	687b      	ldr	r3, [r7, #4]
 8010d90:	691b      	ldr	r3, [r3, #16]
 8010d92:	2204      	movs	r2, #4
 8010d94:	4013      	ands	r3, r2
 8010d96:	2b04      	cmp	r3, #4
 8010d98:	d101      	bne.n	8010d9e <LL_TIM_IsActiveFlag_CC2+0x18>
 8010d9a:	2301      	movs	r3, #1
 8010d9c:	e000      	b.n	8010da0 <LL_TIM_IsActiveFlag_CC2+0x1a>
 8010d9e:	2300      	movs	r3, #0
}
 8010da0:	0018      	movs	r0, r3
 8010da2:	46bd      	mov	sp, r7
 8010da4:	b002      	add	sp, #8
 8010da6:	bd80      	pop	{r7, pc}

08010da8 <LL_TIM_ClearFlag_CC3>:
  * @rmtoll SR           CC3IF         LL_TIM_ClearFlag_CC3
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_ClearFlag_CC3(TIM_TypeDef *TIMx)
{
 8010da8:	b580      	push	{r7, lr}
 8010daa:	b082      	sub	sp, #8
 8010dac:	af00      	add	r7, sp, #0
 8010dae:	6078      	str	r0, [r7, #4]
  WRITE_REG(TIMx->SR, ~(TIM_SR_CC3IF));
 8010db0:	687b      	ldr	r3, [r7, #4]
 8010db2:	2209      	movs	r2, #9
 8010db4:	4252      	negs	r2, r2
 8010db6:	611a      	str	r2, [r3, #16]
}
 8010db8:	46c0      	nop			@ (mov r8, r8)
 8010dba:	46bd      	mov	sp, r7
 8010dbc:	b002      	add	sp, #8
 8010dbe:	bd80      	pop	{r7, pc}

08010dc0 <LL_TIM_IsActiveFlag_CC3>:
  * @rmtoll SR           CC3IF         LL_TIM_IsActiveFlag_CC3
  * @param  TIMx Timer instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_CC3(const TIM_TypeDef *TIMx)
{
 8010dc0:	b580      	push	{r7, lr}
 8010dc2:	b082      	sub	sp, #8
 8010dc4:	af00      	add	r7, sp, #0
 8010dc6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(TIMx->SR, TIM_SR_CC3IF) == (TIM_SR_CC3IF)) ? 1UL : 0UL);
 8010dc8:	687b      	ldr	r3, [r7, #4]
 8010dca:	691b      	ldr	r3, [r3, #16]
 8010dcc:	2208      	movs	r2, #8
 8010dce:	4013      	ands	r3, r2
 8010dd0:	2b08      	cmp	r3, #8
 8010dd2:	d101      	bne.n	8010dd8 <LL_TIM_IsActiveFlag_CC3+0x18>
 8010dd4:	2301      	movs	r3, #1
 8010dd6:	e000      	b.n	8010dda <LL_TIM_IsActiveFlag_CC3+0x1a>
 8010dd8:	2300      	movs	r3, #0
}
 8010dda:	0018      	movs	r0, r3
 8010ddc:	46bd      	mov	sp, r7
 8010dde:	b002      	add	sp, #8
 8010de0:	bd80      	pop	{r7, pc}

08010de2 <LL_TIM_ClearFlag_CC4>:
  * @rmtoll SR           CC4IF         LL_TIM_ClearFlag_CC4
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_ClearFlag_CC4(TIM_TypeDef *TIMx)
{
 8010de2:	b580      	push	{r7, lr}
 8010de4:	b082      	sub	sp, #8
 8010de6:	af00      	add	r7, sp, #0
 8010de8:	6078      	str	r0, [r7, #4]
  WRITE_REG(TIMx->SR, ~(TIM_SR_CC4IF));
 8010dea:	687b      	ldr	r3, [r7, #4]
 8010dec:	2211      	movs	r2, #17
 8010dee:	4252      	negs	r2, r2
 8010df0:	611a      	str	r2, [r3, #16]
}
 8010df2:	46c0      	nop			@ (mov r8, r8)
 8010df4:	46bd      	mov	sp, r7
 8010df6:	b002      	add	sp, #8
 8010df8:	bd80      	pop	{r7, pc}

08010dfa <LL_TIM_IsActiveFlag_CC4>:
  * @rmtoll SR           CC4IF         LL_TIM_IsActiveFlag_CC4
  * @param  TIMx Timer instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_CC4(const TIM_TypeDef *TIMx)
{
 8010dfa:	b580      	push	{r7, lr}
 8010dfc:	b082      	sub	sp, #8
 8010dfe:	af00      	add	r7, sp, #0
 8010e00:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(TIMx->SR, TIM_SR_CC4IF) == (TIM_SR_CC4IF)) ? 1UL : 0UL);
 8010e02:	687b      	ldr	r3, [r7, #4]
 8010e04:	691b      	ldr	r3, [r3, #16]
 8010e06:	2210      	movs	r2, #16
 8010e08:	4013      	ands	r3, r2
 8010e0a:	2b10      	cmp	r3, #16
 8010e0c:	d101      	bne.n	8010e12 <LL_TIM_IsActiveFlag_CC4+0x18>
 8010e0e:	2301      	movs	r3, #1
 8010e10:	e000      	b.n	8010e14 <LL_TIM_IsActiveFlag_CC4+0x1a>
 8010e12:	2300      	movs	r3, #0
}
 8010e14:	0018      	movs	r0, r3
 8010e16:	46bd      	mov	sp, r7
 8010e18:	b002      	add	sp, #8
 8010e1a:	bd80      	pop	{r7, pc}

08010e1c <USBPD_TIM_Init>:
/**
  * @brief  Initialize a timer to manage timing in us
  * @retval None
  */
void USBPD_TIM_Init(void)
{
 8010e1c:	b5b0      	push	{r4, r5, r7, lr}
 8010e1e:	af00      	add	r7, sp, #0
  if (0 == timer_initcounter)
 8010e20:	4b48      	ldr	r3, [pc, #288]	@ (8010f44 <USBPD_TIM_Init+0x128>)
 8010e22:	781b      	ldrb	r3, [r3, #0]
 8010e24:	b25b      	sxtb	r3, r3
 8010e26:	2b00      	cmp	r3, #0
 8010e28:	d000      	beq.n	8010e2c <USBPD_TIM_Init+0x10>
 8010e2a:	e07e      	b.n	8010f2a <USBPD_TIM_Init+0x10e>
  {
    TIMX_CLK_ENABLE;
 8010e2c:	2380      	movs	r3, #128	@ 0x80
 8010e2e:	011b      	lsls	r3, r3, #4
 8010e30:	0018      	movs	r0, r3
 8010e32:	f7ff fe2d 	bl	8010a90 <LL_APB2_GRP1_EnableClock>
    /***************************/
    /* Time base configuration */
    /***************************/
    /* Counter mode: select up-counting mode */
    LL_TIM_SetCounterMode(TIMX, LL_TIM_COUNTERMODE_UP);
 8010e36:	4b44      	ldr	r3, [pc, #272]	@ (8010f48 <USBPD_TIM_Init+0x12c>)
 8010e38:	2100      	movs	r1, #0
 8010e3a:	0018      	movs	r0, r3
 8010e3c:	f7ff fe5e 	bl	8010afc <LL_TIM_SetCounterMode>

    /* Set the pre-scaler value to have TIMx counter clock equal to 1 MHz */
    LL_TIM_SetPrescaler(TIMX, __LL_TIM_CALC_PSC(SystemCoreClock, 1000000u));
 8010e40:	4b42      	ldr	r3, [pc, #264]	@ (8010f4c <USBPD_TIM_Init+0x130>)
 8010e42:	681b      	ldr	r3, [r3, #0]
 8010e44:	4a42      	ldr	r2, [pc, #264]	@ (8010f50 <USBPD_TIM_Init+0x134>)
 8010e46:	4293      	cmp	r3, r2
 8010e48:	d90b      	bls.n	8010e62 <USBPD_TIM_Init+0x46>
 8010e4a:	4b40      	ldr	r3, [pc, #256]	@ (8010f4c <USBPD_TIM_Init+0x130>)
 8010e4c:	681b      	ldr	r3, [r3, #0]
 8010e4e:	4a41      	ldr	r2, [pc, #260]	@ (8010f54 <USBPD_TIM_Init+0x138>)
 8010e50:	4694      	mov	ip, r2
 8010e52:	4463      	add	r3, ip
 8010e54:	4940      	ldr	r1, [pc, #256]	@ (8010f58 <USBPD_TIM_Init+0x13c>)
 8010e56:	0018      	movs	r0, r3
 8010e58:	f7f5 faec 	bl	8006434 <__udivsi3>
 8010e5c:	0003      	movs	r3, r0
 8010e5e:	3b01      	subs	r3, #1
 8010e60:	e000      	b.n	8010e64 <USBPD_TIM_Init+0x48>
 8010e62:	2300      	movs	r3, #0
 8010e64:	4a38      	ldr	r2, [pc, #224]	@ (8010f48 <USBPD_TIM_Init+0x12c>)
 8010e66:	0019      	movs	r1, r3
 8010e68:	0010      	movs	r0, r2
 8010e6a:	f7ff fe59 	bl	8010b20 <LL_TIM_SetPrescaler>

    /* Set the auto-reload value to have a counter frequency of 100Hz */
    LL_TIM_SetAutoReload(TIMX, __LL_TIM_CALC_ARR(SystemCoreClock, LL_TIM_GetPrescaler(TIMX), 100u));
 8010e6e:	4b37      	ldr	r3, [pc, #220]	@ (8010f4c <USBPD_TIM_Init+0x130>)
 8010e70:	681c      	ldr	r4, [r3, #0]
 8010e72:	4b35      	ldr	r3, [pc, #212]	@ (8010f48 <USBPD_TIM_Init+0x12c>)
 8010e74:	0018      	movs	r0, r3
 8010e76:	f7ff fe5f 	bl	8010b38 <LL_TIM_GetPrescaler>
 8010e7a:	0003      	movs	r3, r0
 8010e7c:	3301      	adds	r3, #1
 8010e7e:	0019      	movs	r1, r3
 8010e80:	0020      	movs	r0, r4
 8010e82:	f7f5 fad7 	bl	8006434 <__udivsi3>
 8010e86:	0003      	movs	r3, r0
 8010e88:	2b63      	cmp	r3, #99	@ 0x63
 8010e8a:	d910      	bls.n	8010eae <USBPD_TIM_Init+0x92>
 8010e8c:	4b2f      	ldr	r3, [pc, #188]	@ (8010f4c <USBPD_TIM_Init+0x130>)
 8010e8e:	681c      	ldr	r4, [r3, #0]
 8010e90:	4b2d      	ldr	r3, [pc, #180]	@ (8010f48 <USBPD_TIM_Init+0x12c>)
 8010e92:	0018      	movs	r0, r3
 8010e94:	f7ff fe50 	bl	8010b38 <LL_TIM_GetPrescaler>
 8010e98:	0003      	movs	r3, r0
 8010e9a:	3301      	adds	r3, #1
 8010e9c:	2264      	movs	r2, #100	@ 0x64
 8010e9e:	4353      	muls	r3, r2
 8010ea0:	0019      	movs	r1, r3
 8010ea2:	0020      	movs	r0, r4
 8010ea4:	f7f5 fac6 	bl	8006434 <__udivsi3>
 8010ea8:	0003      	movs	r3, r0
 8010eaa:	3b01      	subs	r3, #1
 8010eac:	e000      	b.n	8010eb0 <USBPD_TIM_Init+0x94>
 8010eae:	2300      	movs	r3, #0
 8010eb0:	4a25      	ldr	r2, [pc, #148]	@ (8010f48 <USBPD_TIM_Init+0x12c>)
 8010eb2:	0019      	movs	r1, r3
 8010eb4:	0010      	movs	r0, r2
 8010eb6:	f7ff fe49 	bl	8010b4c <LL_TIM_SetAutoReload>

    /*********************************/
    /* Output waveform configuration */
    /*********************************/
    /* Set output compare mode: TOGGLE */
    LL_TIM_OC_SetMode(TIMX, TIMX_CHANNEL_CH1, LL_TIM_OCMODE_TOGGLE);
 8010eba:	4b23      	ldr	r3, [pc, #140]	@ (8010f48 <USBPD_TIM_Init+0x12c>)
 8010ebc:	2230      	movs	r2, #48	@ 0x30
 8010ebe:	2101      	movs	r1, #1
 8010ec0:	0018      	movs	r0, r3
 8010ec2:	f7ff fe4f 	bl	8010b64 <LL_TIM_OC_SetMode>
    LL_TIM_OC_SetMode(TIMX, TIMX_CHANNEL_CH2, LL_TIM_OCMODE_TOGGLE);
 8010ec6:	4b20      	ldr	r3, [pc, #128]	@ (8010f48 <USBPD_TIM_Init+0x12c>)
 8010ec8:	2230      	movs	r2, #48	@ 0x30
 8010eca:	2110      	movs	r1, #16
 8010ecc:	0018      	movs	r0, r3
 8010ece:	f7ff fe49 	bl	8010b64 <LL_TIM_OC_SetMode>
    LL_TIM_OC_SetMode(TIMX, TIMX_CHANNEL_CH3, LL_TIM_OCMODE_TOGGLE);
 8010ed2:	2380      	movs	r3, #128	@ 0x80
 8010ed4:	005b      	lsls	r3, r3, #1
 8010ed6:	481c      	ldr	r0, [pc, #112]	@ (8010f48 <USBPD_TIM_Init+0x12c>)
 8010ed8:	2230      	movs	r2, #48	@ 0x30
 8010eda:	0019      	movs	r1, r3
 8010edc:	f7ff fe42 	bl	8010b64 <LL_TIM_OC_SetMode>
    LL_TIM_OC_SetMode(TIMX, TIMX_CHANNEL_CH4, LL_TIM_OCMODE_TOGGLE);
 8010ee0:	2380      	movs	r3, #128	@ 0x80
 8010ee2:	015b      	lsls	r3, r3, #5
 8010ee4:	4818      	ldr	r0, [pc, #96]	@ (8010f48 <USBPD_TIM_Init+0x12c>)
 8010ee6:	2230      	movs	r2, #48	@ 0x30
 8010ee8:	0019      	movs	r1, r3
 8010eea:	f7ff fe3b 	bl	8010b64 <LL_TIM_OC_SetMode>

    /* Set output channel polarity: OC is active high */
    LL_TIM_OC_SetPolarity(TIMX, TIMX_CHANNEL_CH1, LL_TIM_OCPOLARITY_HIGH);
 8010eee:	4b16      	ldr	r3, [pc, #88]	@ (8010f48 <USBPD_TIM_Init+0x12c>)
 8010ef0:	2200      	movs	r2, #0
 8010ef2:	2101      	movs	r1, #1
 8010ef4:	0018      	movs	r0, r3
 8010ef6:	f7ff fe97 	bl	8010c28 <LL_TIM_OC_SetPolarity>
    LL_TIM_OC_SetPolarity(TIMX, TIMX_CHANNEL_CH2, LL_TIM_OCPOLARITY_HIGH);
 8010efa:	4b13      	ldr	r3, [pc, #76]	@ (8010f48 <USBPD_TIM_Init+0x12c>)
 8010efc:	2200      	movs	r2, #0
 8010efe:	2110      	movs	r1, #16
 8010f00:	0018      	movs	r0, r3
 8010f02:	f7ff fe91 	bl	8010c28 <LL_TIM_OC_SetPolarity>
    LL_TIM_OC_SetPolarity(TIMX, TIMX_CHANNEL_CH3, LL_TIM_OCPOLARITY_HIGH);
 8010f06:	2380      	movs	r3, #128	@ 0x80
 8010f08:	005b      	lsls	r3, r3, #1
 8010f0a:	480f      	ldr	r0, [pc, #60]	@ (8010f48 <USBPD_TIM_Init+0x12c>)
 8010f0c:	2200      	movs	r2, #0
 8010f0e:	0019      	movs	r1, r3
 8010f10:	f7ff fe8a 	bl	8010c28 <LL_TIM_OC_SetPolarity>
    LL_TIM_OC_SetPolarity(TIMX, TIMX_CHANNEL_CH4, LL_TIM_OCPOLARITY_HIGH);
 8010f14:	2380      	movs	r3, #128	@ 0x80
 8010f16:	015b      	lsls	r3, r3, #5
 8010f18:	480b      	ldr	r0, [pc, #44]	@ (8010f48 <USBPD_TIM_Init+0x12c>)
 8010f1a:	2200      	movs	r2, #0
 8010f1c:	0019      	movs	r1, r3
 8010f1e:	f7ff fe83 	bl	8010c28 <LL_TIM_OC_SetPolarity>

    /* Enable counter */
    LL_TIM_EnableCounter(TIMX);
 8010f22:	4b09      	ldr	r3, [pc, #36]	@ (8010f48 <USBPD_TIM_Init+0x12c>)
 8010f24:	0018      	movs	r0, r3
 8010f26:	f7ff fddb 	bl	8010ae0 <LL_TIM_EnableCounter>
  }

  /* Enable the timer counter */
  timer_initcounter++;
 8010f2a:	4b06      	ldr	r3, [pc, #24]	@ (8010f44 <USBPD_TIM_Init+0x128>)
 8010f2c:	781b      	ldrb	r3, [r3, #0]
 8010f2e:	b25b      	sxtb	r3, r3
 8010f30:	b2db      	uxtb	r3, r3
 8010f32:	3301      	adds	r3, #1
 8010f34:	b2db      	uxtb	r3, r3
 8010f36:	b25a      	sxtb	r2, r3
 8010f38:	4b02      	ldr	r3, [pc, #8]	@ (8010f44 <USBPD_TIM_Init+0x128>)
 8010f3a:	701a      	strb	r2, [r3, #0]
}
 8010f3c:	46c0      	nop			@ (mov r8, r8)
 8010f3e:	46bd      	mov	sp, r7
 8010f40:	bdb0      	pop	{r4, r5, r7, pc}
 8010f42:	46c0      	nop			@ (mov r8, r8)
 8010f44:	20003efc 	.word	0x20003efc
 8010f48:	40012c00 	.word	0x40012c00
 8010f4c:	20000004 	.word	0x20000004
 8010f50:	000f423f 	.word	0x000f423f
 8010f54:	0007a120 	.word	0x0007a120
 8010f58:	000f4240 	.word	0x000f4240

08010f5c <USBPD_TIM_DeInit>:
/**
  * @brief  UnInitialize a timer to manage timing in us
  * @retval None
  */
void USBPD_TIM_DeInit(void)
{
 8010f5c:	b580      	push	{r7, lr}
 8010f5e:	af00      	add	r7, sp, #0
  timer_initcounter--;
 8010f60:	4b0a      	ldr	r3, [pc, #40]	@ (8010f8c <USBPD_TIM_DeInit+0x30>)
 8010f62:	781b      	ldrb	r3, [r3, #0]
 8010f64:	b25b      	sxtb	r3, r3
 8010f66:	b2db      	uxtb	r3, r3
 8010f68:	3b01      	subs	r3, #1
 8010f6a:	b2db      	uxtb	r3, r3
 8010f6c:	b25a      	sxtb	r2, r3
 8010f6e:	4b07      	ldr	r3, [pc, #28]	@ (8010f8c <USBPD_TIM_DeInit+0x30>)
 8010f70:	701a      	strb	r2, [r3, #0]
  if (0 == timer_initcounter)
 8010f72:	4b06      	ldr	r3, [pc, #24]	@ (8010f8c <USBPD_TIM_DeInit+0x30>)
 8010f74:	781b      	ldrb	r3, [r3, #0]
 8010f76:	b25b      	sxtb	r3, r3
 8010f78:	2b00      	cmp	r3, #0
 8010f7a:	d104      	bne.n	8010f86 <USBPD_TIM_DeInit+0x2a>
  {
    TIMX_CLK_DISABLE;
 8010f7c:	2380      	movs	r3, #128	@ 0x80
 8010f7e:	011b      	lsls	r3, r3, #4
 8010f80:	0018      	movs	r0, r3
 8010f82:	f7ff fd9b 	bl	8010abc <LL_APB2_GRP1_DisableClock>
  }
}
 8010f86:	46c0      	nop			@ (mov r8, r8)
 8010f88:	46bd      	mov	sp, r7
 8010f8a:	bd80      	pop	{r7, pc}
 8010f8c:	20003efc 	.word	0x20003efc

08010f90 <USBPD_TIM_Start>:
  * @param  timer id @TIM_identifier
  * @param  time in us
  * @retval None
  */
void USBPD_TIM_Start(TIM_identifier Id, uint32_t TimeUs)
{
 8010f90:	b580      	push	{r7, lr}
 8010f92:	b082      	sub	sp, #8
 8010f94:	af00      	add	r7, sp, #0
 8010f96:	0002      	movs	r2, r0
 8010f98:	6039      	str	r1, [r7, #0]
 8010f9a:	1dfb      	adds	r3, r7, #7
 8010f9c:	701a      	strb	r2, [r3, #0]
  /* Positionne l'evenement pour sa detection */
  switch (Id)
 8010f9e:	1dfb      	adds	r3, r7, #7
 8010fa0:	781b      	ldrb	r3, [r3, #0]
 8010fa2:	2b03      	cmp	r3, #3
 8010fa4:	d044      	beq.n	8011030 <USBPD_TIM_Start+0xa0>
 8010fa6:	dc57      	bgt.n	8011058 <USBPD_TIM_Start+0xc8>
 8010fa8:	2b02      	cmp	r3, #2
 8010faa:	d02d      	beq.n	8011008 <USBPD_TIM_Start+0x78>
 8010fac:	dc54      	bgt.n	8011058 <USBPD_TIM_Start+0xc8>
 8010fae:	2b00      	cmp	r3, #0
 8010fb0:	d002      	beq.n	8010fb8 <USBPD_TIM_Start+0x28>
 8010fb2:	2b01      	cmp	r3, #1
 8010fb4:	d014      	beq.n	8010fe0 <USBPD_TIM_Start+0x50>
      break;
    case TIM_PORT1_RETRY:
      TIMX_CHANNEL4_SETEVENT;
      break;
    default:
      break;
 8010fb6:	e04f      	b.n	8011058 <USBPD_TIM_Start+0xc8>
      TIMX_CHANNEL1_SETEVENT;
 8010fb8:	4b2a      	ldr	r3, [pc, #168]	@ (8011064 <USBPD_TIM_Start+0xd4>)
 8010fba:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8010fbc:	683b      	ldr	r3, [r7, #0]
 8010fbe:	18d3      	adds	r3, r2, r3
 8010fc0:	4929      	ldr	r1, [pc, #164]	@ (8011068 <USBPD_TIM_Start+0xd8>)
 8010fc2:	0018      	movs	r0, r3
 8010fc4:	f7f5 fabc 	bl	8006540 <__aeabi_uidivmod>
 8010fc8:	000b      	movs	r3, r1
 8010fca:	001a      	movs	r2, r3
 8010fcc:	4b25      	ldr	r3, [pc, #148]	@ (8011064 <USBPD_TIM_Start+0xd4>)
 8010fce:	0011      	movs	r1, r2
 8010fd0:	0018      	movs	r0, r3
 8010fd2:	f7ff fe7f 	bl	8010cd4 <LL_TIM_OC_SetCompareCH1>
 8010fd6:	4b23      	ldr	r3, [pc, #140]	@ (8011064 <USBPD_TIM_Start+0xd4>)
 8010fd8:	0018      	movs	r0, r3
 8010fda:	f7ff feab 	bl	8010d34 <LL_TIM_ClearFlag_CC1>
      break;
 8010fde:	e03c      	b.n	801105a <USBPD_TIM_Start+0xca>
      TIMX_CHANNEL2_SETEVENT;
 8010fe0:	4b20      	ldr	r3, [pc, #128]	@ (8011064 <USBPD_TIM_Start+0xd4>)
 8010fe2:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8010fe4:	683b      	ldr	r3, [r7, #0]
 8010fe6:	18d3      	adds	r3, r2, r3
 8010fe8:	491f      	ldr	r1, [pc, #124]	@ (8011068 <USBPD_TIM_Start+0xd8>)
 8010fea:	0018      	movs	r0, r3
 8010fec:	f7f5 faa8 	bl	8006540 <__aeabi_uidivmod>
 8010ff0:	000b      	movs	r3, r1
 8010ff2:	001a      	movs	r2, r3
 8010ff4:	4b1b      	ldr	r3, [pc, #108]	@ (8011064 <USBPD_TIM_Start+0xd4>)
 8010ff6:	0011      	movs	r1, r2
 8010ff8:	0018      	movs	r0, r3
 8010ffa:	f7ff fe77 	bl	8010cec <LL_TIM_OC_SetCompareCH2>
 8010ffe:	4b19      	ldr	r3, [pc, #100]	@ (8011064 <USBPD_TIM_Start+0xd4>)
 8011000:	0018      	movs	r0, r3
 8011002:	f7ff feb4 	bl	8010d6e <LL_TIM_ClearFlag_CC2>
      break;
 8011006:	e028      	b.n	801105a <USBPD_TIM_Start+0xca>
      TIMX_CHANNEL3_SETEVENT;
 8011008:	4b16      	ldr	r3, [pc, #88]	@ (8011064 <USBPD_TIM_Start+0xd4>)
 801100a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 801100c:	683b      	ldr	r3, [r7, #0]
 801100e:	18d3      	adds	r3, r2, r3
 8011010:	4915      	ldr	r1, [pc, #84]	@ (8011068 <USBPD_TIM_Start+0xd8>)
 8011012:	0018      	movs	r0, r3
 8011014:	f7f5 fa94 	bl	8006540 <__aeabi_uidivmod>
 8011018:	000b      	movs	r3, r1
 801101a:	001a      	movs	r2, r3
 801101c:	4b11      	ldr	r3, [pc, #68]	@ (8011064 <USBPD_TIM_Start+0xd4>)
 801101e:	0011      	movs	r1, r2
 8011020:	0018      	movs	r0, r3
 8011022:	f7ff fe6f 	bl	8010d04 <LL_TIM_OC_SetCompareCH3>
 8011026:	4b0f      	ldr	r3, [pc, #60]	@ (8011064 <USBPD_TIM_Start+0xd4>)
 8011028:	0018      	movs	r0, r3
 801102a:	f7ff febd 	bl	8010da8 <LL_TIM_ClearFlag_CC3>
      break;
 801102e:	e014      	b.n	801105a <USBPD_TIM_Start+0xca>
      TIMX_CHANNEL4_SETEVENT;
 8011030:	4b0c      	ldr	r3, [pc, #48]	@ (8011064 <USBPD_TIM_Start+0xd4>)
 8011032:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8011034:	683b      	ldr	r3, [r7, #0]
 8011036:	18d3      	adds	r3, r2, r3
 8011038:	490b      	ldr	r1, [pc, #44]	@ (8011068 <USBPD_TIM_Start+0xd8>)
 801103a:	0018      	movs	r0, r3
 801103c:	f7f5 fa80 	bl	8006540 <__aeabi_uidivmod>
 8011040:	000b      	movs	r3, r1
 8011042:	001a      	movs	r2, r3
 8011044:	4b07      	ldr	r3, [pc, #28]	@ (8011064 <USBPD_TIM_Start+0xd4>)
 8011046:	0011      	movs	r1, r2
 8011048:	0018      	movs	r0, r3
 801104a:	f7ff fe67 	bl	8010d1c <LL_TIM_OC_SetCompareCH4>
 801104e:	4b05      	ldr	r3, [pc, #20]	@ (8011064 <USBPD_TIM_Start+0xd4>)
 8011050:	0018      	movs	r0, r3
 8011052:	f7ff fec6 	bl	8010de2 <LL_TIM_ClearFlag_CC4>
      break;
 8011056:	e000      	b.n	801105a <USBPD_TIM_Start+0xca>
      break;
 8011058:	46c0      	nop			@ (mov r8, r8)
  }
}
 801105a:	46c0      	nop			@ (mov r8, r8)
 801105c:	46bd      	mov	sp, r7
 801105e:	b002      	add	sp, #8
 8011060:	bd80      	pop	{r7, pc}
 8011062:	46c0      	nop			@ (mov r8, r8)
 8011064:	40012c00 	.word	0x40012c00
 8011068:	00002710 	.word	0x00002710

0801106c <USBPD_TIM_IsExpired>:
  * @brief  check timer expiration
  * @param  timer id @TIM_identifier
  * @retval None
  */
uint32_t USBPD_TIM_IsExpired(TIM_identifier Id)
{
 801106c:	b580      	push	{r7, lr}
 801106e:	b084      	sub	sp, #16
 8011070:	af00      	add	r7, sp, #0
 8011072:	0002      	movs	r2, r0
 8011074:	1dfb      	adds	r3, r7, #7
 8011076:	701a      	strb	r2, [r3, #0]
  uint32_t _expired = 1u;
 8011078:	2301      	movs	r3, #1
 801107a:	60fb      	str	r3, [r7, #12]
  switch (Id)
 801107c:	1dfb      	adds	r3, r7, #7
 801107e:	781b      	ldrb	r3, [r3, #0]
 8011080:	2b03      	cmp	r3, #3
 8011082:	d01d      	beq.n	80110c0 <USBPD_TIM_IsExpired+0x54>
 8011084:	dc23      	bgt.n	80110ce <USBPD_TIM_IsExpired+0x62>
 8011086:	2b02      	cmp	r3, #2
 8011088:	d013      	beq.n	80110b2 <USBPD_TIM_IsExpired+0x46>
 801108a:	dc20      	bgt.n	80110ce <USBPD_TIM_IsExpired+0x62>
 801108c:	2b00      	cmp	r3, #0
 801108e:	d002      	beq.n	8011096 <USBPD_TIM_IsExpired+0x2a>
 8011090:	2b01      	cmp	r3, #1
 8011092:	d007      	beq.n	80110a4 <USBPD_TIM_IsExpired+0x38>
      break;
    case TIM_PORT1_RETRY:
      _expired = TIMX_CHANNEL4_GETFLAG(TIMX);
      break;
    default:
      break;
 8011094:	e01b      	b.n	80110ce <USBPD_TIM_IsExpired+0x62>
      _expired = TIMX_CHANNEL1_GETFLAG(TIMX);
 8011096:	4b11      	ldr	r3, [pc, #68]	@ (80110dc <USBPD_TIM_IsExpired+0x70>)
 8011098:	0018      	movs	r0, r3
 801109a:	f7ff fe57 	bl	8010d4c <LL_TIM_IsActiveFlag_CC1>
 801109e:	0003      	movs	r3, r0
 80110a0:	60fb      	str	r3, [r7, #12]
      break;
 80110a2:	e015      	b.n	80110d0 <USBPD_TIM_IsExpired+0x64>
      _expired = TIMX_CHANNEL2_GETFLAG(TIMX);
 80110a4:	4b0d      	ldr	r3, [pc, #52]	@ (80110dc <USBPD_TIM_IsExpired+0x70>)
 80110a6:	0018      	movs	r0, r3
 80110a8:	f7ff fe6d 	bl	8010d86 <LL_TIM_IsActiveFlag_CC2>
 80110ac:	0003      	movs	r3, r0
 80110ae:	60fb      	str	r3, [r7, #12]
      break;
 80110b0:	e00e      	b.n	80110d0 <USBPD_TIM_IsExpired+0x64>
      _expired = TIMX_CHANNEL3_GETFLAG(TIMX);
 80110b2:	4b0a      	ldr	r3, [pc, #40]	@ (80110dc <USBPD_TIM_IsExpired+0x70>)
 80110b4:	0018      	movs	r0, r3
 80110b6:	f7ff fe83 	bl	8010dc0 <LL_TIM_IsActiveFlag_CC3>
 80110ba:	0003      	movs	r3, r0
 80110bc:	60fb      	str	r3, [r7, #12]
      break;
 80110be:	e007      	b.n	80110d0 <USBPD_TIM_IsExpired+0x64>
      _expired = TIMX_CHANNEL4_GETFLAG(TIMX);
 80110c0:	4b06      	ldr	r3, [pc, #24]	@ (80110dc <USBPD_TIM_IsExpired+0x70>)
 80110c2:	0018      	movs	r0, r3
 80110c4:	f7ff fe99 	bl	8010dfa <LL_TIM_IsActiveFlag_CC4>
 80110c8:	0003      	movs	r3, r0
 80110ca:	60fb      	str	r3, [r7, #12]
      break;
 80110cc:	e000      	b.n	80110d0 <USBPD_TIM_IsExpired+0x64>
      break;
 80110ce:	46c0      	nop			@ (mov r8, r8)
  }
  return _expired;
 80110d0:	68fb      	ldr	r3, [r7, #12]
}
 80110d2:	0018      	movs	r0, r3
 80110d4:	46bd      	mov	sp, r7
 80110d6:	b004      	add	sp, #16
 80110d8:	bd80      	pop	{r7, pc}
 80110da:	46c0      	nop			@ (mov r8, r8)
 80110dc:	40012c00 	.word	0x40012c00

080110e0 <_tx_byte_allocate>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _tx_byte_allocate(TX_BYTE_POOL *pool_ptr, VOID **memory_ptr, ULONG memory_size,  ULONG wait_option)
{
 80110e0:	b580      	push	{r7, lr}
 80110e2:	b094      	sub	sp, #80	@ 0x50
 80110e4:	af00      	add	r7, sp, #0
 80110e6:	60f8      	str	r0, [r7, #12]
 80110e8:	60b9      	str	r1, [r7, #8]
 80110ea:	607a      	str	r2, [r7, #4]
 80110ec:	603b      	str	r3, [r7, #0]
#endif


    /* Round the memory size up to the next size that is evenly divisible by
       an ALIGN_TYPE (this is typically a 32-bit ULONG).  This guarantees proper alignment.  */
    memory_size = (((memory_size + (sizeof(ALIGN_TYPE)))-((ALIGN_TYPE) 1))/(sizeof(ALIGN_TYPE))) * (sizeof(ALIGN_TYPE));
 80110ee:	687b      	ldr	r3, [r7, #4]
 80110f0:	3303      	adds	r3, #3
 80110f2:	2203      	movs	r2, #3
 80110f4:	4393      	bics	r3, r2
 80110f6:	607b      	str	r3, [r7, #4]
__attribute__( ( always_inline ) ) static inline unsigned int __disable_interrupts(void)
{

unsigned int  primask_value;

    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 80110f8:	f3ef 8310 	mrs	r3, PRIMASK
 80110fc:	62fb      	str	r3, [r7, #44]	@ 0x2c
    __asm__ volatile (" CPSID i" : : : "memory" );
 80110fe:	b672      	cpsid	i
    return(primask_value);
 8011100:	6afb      	ldr	r3, [r7, #44]	@ 0x2c

    /* Disable interrupts.  */
    TX_DISABLE
 8011102:	64fb      	str	r3, [r7, #76]	@ 0x4c

    /* Pickup thread pointer.  */
    TX_THREAD_GET_CURRENT(thread_ptr)
 8011104:	4b56      	ldr	r3, [pc, #344]	@ (8011260 <_tx_byte_allocate+0x180>)
 8011106:	681b      	ldr	r3, [r3, #0]
 8011108:	643b      	str	r3, [r7, #64]	@ 0x40
    lower_tbu =  *((ULONG *) (log_entry_ptr + TX_EL_EVENT_TIME_LOWER_OFFSET));
    upper_tbu =  *((ULONG *) (log_entry_ptr + TX_EL_EVENT_TIME_UPPER_OFFSET));
#endif

    /* Set the search finished flag to false.  */
    finished =  TX_FALSE;
 801110a:	2300      	movs	r3, #0
 801110c:	647b      	str	r3, [r7, #68]	@ 0x44
    /* Loop to handle cases where the owner of the pool changed.  */
    do
    {

        /* Indicate that this thread is the current owner.  */
        pool_ptr -> tx_byte_pool_owner =  thread_ptr;
 801110e:	68fb      	ldr	r3, [r7, #12]
 8011110:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8011112:	621a      	str	r2, [r3, #32]
 8011114:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8011116:	627b      	str	r3, [r7, #36]	@ 0x24
}

__attribute__( ( always_inline ) ) static inline void __restore_interrupts(unsigned int primask_value)
{

    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 8011118:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801111a:	f383 8810 	msr	PRIMASK, r3
}
 801111e:	46c0      	nop			@ (mov r8, r8)
        /* Restore interrupts.  */
        TX_RESTORE

        /* At this point, the executing thread owns the pool and can perform a search
           for free memory.  */
        work_ptr =  _tx_byte_pool_search(pool_ptr, memory_size);
 8011120:	687a      	ldr	r2, [r7, #4]
 8011122:	68fb      	ldr	r3, [r7, #12]
 8011124:	0011      	movs	r1, r2
 8011126:	0018      	movs	r0, r3
 8011128:	f000 f9c0 	bl	80114ac <_tx_byte_pool_search>
 801112c:	0003      	movs	r3, r0
 801112e:	63fb      	str	r3, [r7, #60]	@ 0x3c
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 8011130:	f3ef 8310 	mrs	r3, PRIMASK
 8011134:	62bb      	str	r3, [r7, #40]	@ 0x28
    __asm__ volatile (" CPSID i" : : : "memory" );
 8011136:	b672      	cpsid	i
    return(primask_value);
 8011138:	6abb      	ldr	r3, [r7, #40]	@ 0x28

        /* Optional processing extension.  */
        TX_BYTE_ALLOCATE_EXTENSION

        /* Lockout interrupts.  */
        TX_DISABLE
 801113a:	64fb      	str	r3, [r7, #76]	@ 0x4c

        /* Determine if we are finished.  */
        if (work_ptr != TX_NULL)
 801113c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801113e:	2b00      	cmp	r3, #0
 8011140:	d002      	beq.n	8011148 <_tx_byte_allocate+0x68>
        {

            /* Yes, we have found a block the search is finished.  */
            finished =  TX_TRUE;
 8011142:	2301      	movs	r3, #1
 8011144:	647b      	str	r3, [r7, #68]	@ 0x44
 8011146:	e006      	b.n	8011156 <_tx_byte_allocate+0x76>
        }
        else
        {

            /* No block was found, does this thread still own the pool?  */
            if (pool_ptr -> tx_byte_pool_owner == thread_ptr)
 8011148:	68fb      	ldr	r3, [r7, #12]
 801114a:	6a1b      	ldr	r3, [r3, #32]
 801114c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 801114e:	429a      	cmp	r2, r3
 8011150:	d101      	bne.n	8011156 <_tx_byte_allocate+0x76>
            {

                /* Yes, then we have looked through the entire pool and haven't found the memory.  */
                finished =  TX_TRUE;
 8011152:	2301      	movs	r3, #1
 8011154:	647b      	str	r3, [r7, #68]	@ 0x44
            }
        }

    } while (finished == TX_FALSE);
 8011156:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8011158:	2b00      	cmp	r3, #0
 801115a:	d0d8      	beq.n	801110e <_tx_byte_allocate+0x2e>

    /* Copy the pointer into the return destination.  */
    *memory_ptr =  (VOID *) work_ptr;
 801115c:	68bb      	ldr	r3, [r7, #8]
 801115e:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8011160:	601a      	str	r2, [r3, #0]

    /* Determine if memory was found.  */
    if (work_ptr != TX_NULL)
 8011162:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8011164:	2b00      	cmp	r3, #0
 8011166:	d008      	beq.n	801117a <_tx_byte_allocate+0x9a>
 8011168:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801116a:	623b      	str	r3, [r7, #32]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 801116c:	6a3b      	ldr	r3, [r7, #32]
 801116e:	f383 8810 	msr	PRIMASK, r3
}
 8011172:	46c0      	nop			@ (mov r8, r8)

        /* Restore interrupts.  */
        TX_RESTORE

        /* Set the status to success.  */
        status =  TX_SUCCESS;
 8011174:	2300      	movs	r3, #0
 8011176:	64bb      	str	r3, [r7, #72]	@ 0x48
 8011178:	e06d      	b.n	8011256 <_tx_byte_allocate+0x176>
    {

        /* No memory of sufficient size was found...  */

        /* Determine if the request specifies suspension.  */
        if (wait_option != TX_NO_WAIT)
 801117a:	683b      	ldr	r3, [r7, #0]
 801117c:	2b00      	cmp	r3, #0
 801117e:	d062      	beq.n	8011246 <_tx_byte_allocate+0x166>
        {

            /* Determine if the preempt disable flag is non-zero.  */
            if (_tx_thread_preempt_disable != ((UINT) 0))
 8011180:	4b38      	ldr	r3, [pc, #224]	@ (8011264 <_tx_byte_allocate+0x184>)
 8011182:	681b      	ldr	r3, [r3, #0]
 8011184:	2b00      	cmp	r3, #0
 8011186:	d007      	beq.n	8011198 <_tx_byte_allocate+0xb8>
            {

                /* Suspension is not allowed if the preempt disable flag is non-zero at this point - return error completion.  */
                status =  TX_NO_MEMORY;
 8011188:	2310      	movs	r3, #16
 801118a:	64bb      	str	r3, [r7, #72]	@ 0x48
 801118c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801118e:	61fb      	str	r3, [r7, #28]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 8011190:	69fb      	ldr	r3, [r7, #28]
 8011192:	f383 8810 	msr	PRIMASK, r3
}
 8011196:	e05e      	b.n	8011256 <_tx_byte_allocate+0x176>
                /* Increment the number of suspensions on this pool.  */
                pool_ptr -> tx_byte_pool_performance_suspension_count++;
#endif

                /* Setup cleanup routine pointer.  */
                thread_ptr -> tx_thread_suspend_cleanup =  &(_tx_byte_pool_cleanup);
 8011198:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801119a:	4a33      	ldr	r2, [pc, #204]	@ (8011268 <_tx_byte_allocate+0x188>)
 801119c:	669a      	str	r2, [r3, #104]	@ 0x68

                /* Setup cleanup information, i.e. this pool control
                   block.  */
                thread_ptr -> tx_thread_suspend_control_block =  (VOID *) pool_ptr;
 801119e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80111a0:	68fa      	ldr	r2, [r7, #12]
 80111a2:	66da      	str	r2, [r3, #108]	@ 0x6c

                /* Save the return memory pointer address as well.  */
                thread_ptr -> tx_thread_additional_suspend_info =  (VOID *) memory_ptr;
 80111a4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80111a6:	68ba      	ldr	r2, [r7, #8]
 80111a8:	67da      	str	r2, [r3, #124]	@ 0x7c

                /* Save the byte size requested.  */
                thread_ptr -> tx_thread_suspend_info =  memory_size;
 80111aa:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80111ac:	687a      	ldr	r2, [r7, #4]
 80111ae:	679a      	str	r2, [r3, #120]	@ 0x78

#ifndef TX_NOT_INTERRUPTABLE

                /* Increment the suspension sequence number, which is used to identify
                   this suspension event.  */
                thread_ptr -> tx_thread_suspension_sequence++;
 80111b0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80111b2:	22ac      	movs	r2, #172	@ 0xac
 80111b4:	589b      	ldr	r3, [r3, r2]
 80111b6:	1c5a      	adds	r2, r3, #1
 80111b8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80111ba:	21ac      	movs	r1, #172	@ 0xac
 80111bc:	505a      	str	r2, [r3, r1]
#endif

                /* Pickup the number of suspended threads.  */
                suspended_count =  pool_ptr -> tx_byte_pool_suspended_count;
 80111be:	68fb      	ldr	r3, [r7, #12]
 80111c0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80111c2:	63bb      	str	r3, [r7, #56]	@ 0x38

                /* Increment the suspension count.  */
                (pool_ptr -> tx_byte_pool_suspended_count)++;
 80111c4:	68fb      	ldr	r3, [r7, #12]
 80111c6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80111c8:	1c5a      	adds	r2, r3, #1
 80111ca:	68fb      	ldr	r3, [r7, #12]
 80111cc:	629a      	str	r2, [r3, #40]	@ 0x28

                /* Setup suspension list.  */
                if (suspended_count == TX_NO_SUSPENSIONS)
 80111ce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80111d0:	2b00      	cmp	r3, #0
 80111d2:	d109      	bne.n	80111e8 <_tx_byte_allocate+0x108>
                {

                    /* No other threads are suspended.  Setup the head pointer and
                       just setup this threads pointers to itself.  */
                    pool_ptr -> tx_byte_pool_suspension_list =      thread_ptr;
 80111d4:	68fb      	ldr	r3, [r7, #12]
 80111d6:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80111d8:	625a      	str	r2, [r3, #36]	@ 0x24
                    thread_ptr -> tx_thread_suspended_next =        thread_ptr;
 80111da:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80111dc:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80111de:	671a      	str	r2, [r3, #112]	@ 0x70
                    thread_ptr -> tx_thread_suspended_previous =    thread_ptr;
 80111e0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80111e2:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80111e4:	675a      	str	r2, [r3, #116]	@ 0x74
 80111e6:	e011      	b.n	801120c <_tx_byte_allocate+0x12c>
                }
                else
                {

                    /* This list is not NULL, add current thread to the end. */
                    next_thread =                                   pool_ptr -> tx_byte_pool_suspension_list;
 80111e8:	68fb      	ldr	r3, [r7, #12]
 80111ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80111ec:	637b      	str	r3, [r7, #52]	@ 0x34
                    thread_ptr -> tx_thread_suspended_next =        next_thread;
 80111ee:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80111f0:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80111f2:	671a      	str	r2, [r3, #112]	@ 0x70
                    previous_thread =                               next_thread -> tx_thread_suspended_previous;
 80111f4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80111f6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80111f8:	633b      	str	r3, [r7, #48]	@ 0x30
                    thread_ptr -> tx_thread_suspended_previous =    previous_thread;
 80111fa:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80111fc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80111fe:	675a      	str	r2, [r3, #116]	@ 0x74
                    previous_thread -> tx_thread_suspended_next =   thread_ptr;
 8011200:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011202:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8011204:	671a      	str	r2, [r3, #112]	@ 0x70
                    next_thread -> tx_thread_suspended_previous =   thread_ptr;
 8011206:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011208:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 801120a:	675a      	str	r2, [r3, #116]	@ 0x74
                }

                /* Set the state to suspended.  */
                thread_ptr -> tx_thread_state =       TX_BYTE_MEMORY;
 801120c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801120e:	2209      	movs	r2, #9
 8011210:	631a      	str	r2, [r3, #48]	@ 0x30
                /* Restore interrupts.  */
                TX_RESTORE
#else

                /* Set the suspending flag.  */
                thread_ptr -> tx_thread_suspending =  TX_TRUE;
 8011212:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8011214:	2201      	movs	r2, #1
 8011216:	639a      	str	r2, [r3, #56]	@ 0x38

                /* Setup the timeout period.  */
                thread_ptr -> tx_thread_timer.tx_timer_internal_remaining_ticks =  wait_option;
 8011218:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801121a:	683a      	ldr	r2, [r7, #0]
 801121c:	64da      	str	r2, [r3, #76]	@ 0x4c

                /* Temporarily disable preemption.  */
                _tx_thread_preempt_disable++;
 801121e:	4b11      	ldr	r3, [pc, #68]	@ (8011264 <_tx_byte_allocate+0x184>)
 8011220:	681b      	ldr	r3, [r3, #0]
 8011222:	1c5a      	adds	r2, r3, #1
 8011224:	4b0f      	ldr	r3, [pc, #60]	@ (8011264 <_tx_byte_allocate+0x184>)
 8011226:	601a      	str	r2, [r3, #0]
 8011228:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801122a:	61bb      	str	r3, [r7, #24]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 801122c:	69bb      	ldr	r3, [r7, #24]
 801122e:	f383 8810 	msr	PRIMASK, r3
}
 8011232:	46c0      	nop			@ (mov r8, r8)

                /* Restore interrupts.  */
                TX_RESTORE

                /* Call actual thread suspension routine.  */
                _tx_thread_system_suspend(thread_ptr);
 8011234:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8011236:	0018      	movs	r0, r3
 8011238:	f001 fb6e 	bl	8012918 <_tx_thread_system_suspend>
                    *((ULONG *) (log_entry_ptr + TX_EL_EVENT_INFO_4_OFFSET)) =  (ULONG) *memory_ptr;
                }
#endif

                /* Return the completion status.  */
                status =  thread_ptr -> tx_thread_suspend_status;
 801123c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801123e:	2284      	movs	r2, #132	@ 0x84
 8011240:	589b      	ldr	r3, [r3, r2]
 8011242:	64bb      	str	r3, [r7, #72]	@ 0x48
 8011244:	e007      	b.n	8011256 <_tx_byte_allocate+0x176>
 8011246:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8011248:	617b      	str	r3, [r7, #20]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 801124a:	697b      	ldr	r3, [r7, #20]
 801124c:	f383 8810 	msr	PRIMASK, r3
}
 8011250:	46c0      	nop			@ (mov r8, r8)

            /* Restore interrupts.  */
            TX_RESTORE

            /* Immediate return, return error completion.  */
            status =  TX_NO_MEMORY;
 8011252:	2310      	movs	r3, #16
 8011254:	64bb      	str	r3, [r7, #72]	@ 0x48
        }
    }

    /* Return completion status.  */
    return(status);
 8011256:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8011258:	0018      	movs	r0, r3
 801125a:	46bd      	mov	sp, r7
 801125c:	b014      	add	sp, #80	@ 0x50
 801125e:	bd80      	pop	{r7, pc}
 8011260:	20003f38 	.word	0x20003f38
 8011264:	20003fd0 	.word	0x20003fd0
 8011268:	0801126d 	.word	0x0801126d

0801126c <_tx_byte_pool_cleanup>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_byte_pool_cleanup(TX_THREAD *thread_ptr, ULONG suspension_sequence)
{
 801126c:	b580      	push	{r7, lr}
 801126e:	b08c      	sub	sp, #48	@ 0x30
 8011270:	af00      	add	r7, sp, #0
 8011272:	6078      	str	r0, [r7, #4]
 8011274:	6039      	str	r1, [r7, #0]
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 8011276:	f3ef 8310 	mrs	r3, PRIMASK
 801127a:	61bb      	str	r3, [r7, #24]
    __asm__ volatile (" CPSID i" : : : "memory" );
 801127c:	b672      	cpsid	i
    return(primask_value);
 801127e:	69bb      	ldr	r3, [r7, #24]


#ifndef TX_NOT_INTERRUPTABLE

    /* Disable interrupts to remove the suspended thread from the byte pool.  */
    TX_DISABLE
 8011280:	62fb      	str	r3, [r7, #44]	@ 0x2c

    /* Determine if the cleanup is still required.  */
    if (thread_ptr -> tx_thread_suspend_cleanup == &(_tx_byte_pool_cleanup))
 8011282:	687b      	ldr	r3, [r7, #4]
 8011284:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 8011286:	4b32      	ldr	r3, [pc, #200]	@ (8011350 <_tx_byte_pool_cleanup+0xe4>)
 8011288:	429a      	cmp	r2, r3
 801128a:	d157      	bne.n	801133c <_tx_byte_pool_cleanup+0xd0>
    {

        /* Check for valid suspension sequence.  */
        if (suspension_sequence == thread_ptr -> tx_thread_suspension_sequence)
 801128c:	687b      	ldr	r3, [r7, #4]
 801128e:	22ac      	movs	r2, #172	@ 0xac
 8011290:	589b      	ldr	r3, [r3, r2]
 8011292:	683a      	ldr	r2, [r7, #0]
 8011294:	429a      	cmp	r2, r3
 8011296:	d151      	bne.n	801133c <_tx_byte_pool_cleanup+0xd0>
        {

            /* Setup pointer to byte pool control block.  */
            pool_ptr =  TX_VOID_TO_BYTE_POOL_POINTER_CONVERT(thread_ptr -> tx_thread_suspend_control_block);
 8011298:	687b      	ldr	r3, [r7, #4]
 801129a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801129c:	62bb      	str	r3, [r7, #40]	@ 0x28

            /* Check for a NULL byte pool pointer.  */
            if (pool_ptr != TX_NULL)
 801129e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80112a0:	2b00      	cmp	r3, #0
 80112a2:	d04b      	beq.n	801133c <_tx_byte_pool_cleanup+0xd0>
            {

                /* Check for valid pool ID.  */
                if (pool_ptr -> tx_byte_pool_id == TX_BYTE_POOL_ID)
 80112a4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80112a6:	681b      	ldr	r3, [r3, #0]
 80112a8:	4a2a      	ldr	r2, [pc, #168]	@ (8011354 <_tx_byte_pool_cleanup+0xe8>)
 80112aa:	4293      	cmp	r3, r2
 80112ac:	d146      	bne.n	801133c <_tx_byte_pool_cleanup+0xd0>
                {

                    /* Determine if there are any thread suspensions.  */
                    if (pool_ptr -> tx_byte_pool_suspended_count != TX_NO_SUSPENSIONS)
 80112ae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80112b0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80112b2:	2b00      	cmp	r3, #0
 80112b4:	d042      	beq.n	801133c <_tx_byte_pool_cleanup+0xd0>
                        /* Setup pointer to byte pool control block.  */
                        pool_ptr =  TX_VOID_TO_BYTE_POOL_POINTER_CONVERT(thread_ptr -> tx_thread_suspend_control_block);
#endif

                        /* Thread suspended for memory... Clear the suspension cleanup flag.  */
                        thread_ptr -> tx_thread_suspend_cleanup =  TX_NULL;
 80112b6:	687b      	ldr	r3, [r7, #4]
 80112b8:	2200      	movs	r2, #0
 80112ba:	669a      	str	r2, [r3, #104]	@ 0x68

                        /* Decrement the suspension count.  */
                        pool_ptr -> tx_byte_pool_suspended_count--;
 80112bc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80112be:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80112c0:	1e5a      	subs	r2, r3, #1
 80112c2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80112c4:	629a      	str	r2, [r3, #40]	@ 0x28

                        /* Pickup the suspended count.  */
                        suspended_count =  pool_ptr -> tx_byte_pool_suspended_count;
 80112c6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80112c8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80112ca:	627b      	str	r3, [r7, #36]	@ 0x24

                        /* Remove the suspended thread from the list.  */

                        /* See if this is the only suspended thread on the list.  */
                        if (suspended_count == TX_NO_SUSPENSIONS)
 80112cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80112ce:	2b00      	cmp	r3, #0
 80112d0:	d103      	bne.n	80112da <_tx_byte_pool_cleanup+0x6e>
                        {

                            /* Yes, the only suspended thread.  */

                            /* Update the head pointer.  */
                            pool_ptr -> tx_byte_pool_suspension_list =  TX_NULL;
 80112d2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80112d4:	2200      	movs	r2, #0
 80112d6:	625a      	str	r2, [r3, #36]	@ 0x24
 80112d8:	e013      	b.n	8011302 <_tx_byte_pool_cleanup+0x96>
                        {

                            /* At least one more thread is on the same suspension list.  */

                            /* Update the links of the adjacent threads.  */
                            next_thread =                                   thread_ptr -> tx_thread_suspended_next;
 80112da:	687b      	ldr	r3, [r7, #4]
 80112dc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80112de:	623b      	str	r3, [r7, #32]
                            previous_thread =                               thread_ptr -> tx_thread_suspended_previous;
 80112e0:	687b      	ldr	r3, [r7, #4]
 80112e2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80112e4:	61fb      	str	r3, [r7, #28]
                            next_thread -> tx_thread_suspended_previous =   previous_thread;
 80112e6:	6a3b      	ldr	r3, [r7, #32]
 80112e8:	69fa      	ldr	r2, [r7, #28]
 80112ea:	675a      	str	r2, [r3, #116]	@ 0x74
                            previous_thread -> tx_thread_suspended_next =   next_thread;
 80112ec:	69fb      	ldr	r3, [r7, #28]
 80112ee:	6a3a      	ldr	r2, [r7, #32]
 80112f0:	671a      	str	r2, [r3, #112]	@ 0x70

                            /* Determine if we need to update the head pointer.  */
                            if (pool_ptr -> tx_byte_pool_suspension_list == thread_ptr)
 80112f2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80112f4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80112f6:	687a      	ldr	r2, [r7, #4]
 80112f8:	429a      	cmp	r2, r3
 80112fa:	d102      	bne.n	8011302 <_tx_byte_pool_cleanup+0x96>
                            {

                                /* Update the list head pointer.  */
                                pool_ptr -> tx_byte_pool_suspension_list =      next_thread;
 80112fc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80112fe:	6a3a      	ldr	r2, [r7, #32]
 8011300:	625a      	str	r2, [r3, #36]	@ 0x24
                            }
                        }

                        /* Now we need to determine if this cleanup is from a terminate, timeout,
                           or from a wait abort.  */
                        if (thread_ptr -> tx_thread_state == TX_BYTE_MEMORY)
 8011302:	687b      	ldr	r3, [r7, #4]
 8011304:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8011306:	2b09      	cmp	r3, #9
 8011308:	d118      	bne.n	801133c <_tx_byte_pool_cleanup+0xd0>
                            /* Increment the number of timeouts on this byte pool.  */
                            pool_ptr -> tx_byte_pool_performance_timeout_count++;
#endif

                            /* Setup return status.  */
                            thread_ptr -> tx_thread_suspend_status =  TX_NO_MEMORY;
 801130a:	687b      	ldr	r3, [r7, #4]
 801130c:	2284      	movs	r2, #132	@ 0x84
 801130e:	2110      	movs	r1, #16
 8011310:	5099      	str	r1, [r3, r2]
                            /* Resume the thread!  */
                            _tx_thread_system_ni_resume(thread_ptr);
#else

                            /* Temporarily disable preemption.  */
                            _tx_thread_preempt_disable++;
 8011312:	4b11      	ldr	r3, [pc, #68]	@ (8011358 <_tx_byte_pool_cleanup+0xec>)
 8011314:	681b      	ldr	r3, [r3, #0]
 8011316:	1c5a      	adds	r2, r3, #1
 8011318:	4b0f      	ldr	r3, [pc, #60]	@ (8011358 <_tx_byte_pool_cleanup+0xec>)
 801131a:	601a      	str	r2, [r3, #0]
 801131c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801131e:	613b      	str	r3, [r7, #16]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 8011320:	693b      	ldr	r3, [r7, #16]
 8011322:	f383 8810 	msr	PRIMASK, r3
}
 8011326:	46c0      	nop			@ (mov r8, r8)

                            /* Restore interrupts.  */
                            TX_RESTORE

                            /* Resume the thread!  */
                            _tx_thread_system_resume(thread_ptr);
 8011328:	687b      	ldr	r3, [r7, #4]
 801132a:	0018      	movs	r0, r3
 801132c:	f001 f9f4 	bl	8012718 <_tx_thread_system_resume>
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 8011330:	f3ef 8310 	mrs	r3, PRIMASK
 8011334:	617b      	str	r3, [r7, #20]
    __asm__ volatile (" CPSID i" : : : "memory" );
 8011336:	b672      	cpsid	i
    return(primask_value);
 8011338:	697b      	ldr	r3, [r7, #20]

                            /* Disable interrupts.  */
                            TX_DISABLE
 801133a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 801133c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801133e:	60fb      	str	r3, [r7, #12]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 8011340:	68fb      	ldr	r3, [r7, #12]
 8011342:	f383 8810 	msr	PRIMASK, r3
}
 8011346:	46c0      	nop			@ (mov r8, r8)
    }

    /* Restore interrupts.  */
    TX_RESTORE
#endif
}
 8011348:	46c0      	nop			@ (mov r8, r8)
 801134a:	46bd      	mov	sp, r7
 801134c:	b00c      	add	sp, #48	@ 0x30
 801134e:	bd80      	pop	{r7, pc}
 8011350:	0801126d 	.word	0x0801126d
 8011354:	42595445 	.word	0x42595445
 8011358:	20003fd0 	.word	0x20003fd0

0801135c <_tx_byte_pool_create>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _tx_byte_pool_create(TX_BYTE_POOL *pool_ptr, CHAR *name_ptr, VOID *pool_start, ULONG pool_size)
{
 801135c:	b580      	push	{r7, lr}
 801135e:	b092      	sub	sp, #72	@ 0x48
 8011360:	af00      	add	r7, sp, #0
 8011362:	60f8      	str	r0, [r7, #12]
 8011364:	60b9      	str	r1, [r7, #8]
 8011366:	607a      	str	r2, [r7, #4]
 8011368:	603b      	str	r3, [r7, #0]
TX_BYTE_POOL        *previous_pool;
ALIGN_TYPE          *free_ptr;


    /* Initialize the byte pool control block to all zeros.  */
    TX_MEMSET(pool_ptr, 0, (sizeof(TX_BYTE_POOL)));
 801136a:	68fb      	ldr	r3, [r7, #12]
 801136c:	647b      	str	r3, [r7, #68]	@ 0x44
 801136e:	233f      	movs	r3, #63	@ 0x3f
 8011370:	18fb      	adds	r3, r7, r3
 8011372:	2200      	movs	r2, #0
 8011374:	701a      	strb	r2, [r3, #0]
 8011376:	2334      	movs	r3, #52	@ 0x34
 8011378:	63bb      	str	r3, [r7, #56]	@ 0x38
 801137a:	2300      	movs	r3, #0
 801137c:	643b      	str	r3, [r7, #64]	@ 0x40
 801137e:	e009      	b.n	8011394 <_tx_byte_pool_create+0x38>
 8011380:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8011382:	1c5a      	adds	r2, r3, #1
 8011384:	647a      	str	r2, [r7, #68]	@ 0x44
 8011386:	223f      	movs	r2, #63	@ 0x3f
 8011388:	18ba      	adds	r2, r7, r2
 801138a:	7812      	ldrb	r2, [r2, #0]
 801138c:	701a      	strb	r2, [r3, #0]
 801138e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8011390:	3301      	adds	r3, #1
 8011392:	643b      	str	r3, [r7, #64]	@ 0x40
 8011394:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8011396:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011398:	429a      	cmp	r2, r3
 801139a:	d3f1      	bcc.n	8011380 <_tx_byte_pool_create+0x24>

    /* Round the pool size down to something that is evenly divisible by
       an ULONG.  */
    pool_size =   (pool_size/(sizeof(ALIGN_TYPE))) * (sizeof(ALIGN_TYPE));
 801139c:	683b      	ldr	r3, [r7, #0]
 801139e:	2203      	movs	r2, #3
 80113a0:	4393      	bics	r3, r2
 80113a2:	603b      	str	r3, [r7, #0]

    /* Setup the basic byte pool fields.  */
    pool_ptr -> tx_byte_pool_name =              name_ptr;
 80113a4:	68fb      	ldr	r3, [r7, #12]
 80113a6:	68ba      	ldr	r2, [r7, #8]
 80113a8:	605a      	str	r2, [r3, #4]

    /* Save the start and size of the pool.  */
    pool_ptr -> tx_byte_pool_start =   TX_VOID_TO_UCHAR_POINTER_CONVERT(pool_start);
 80113aa:	68fb      	ldr	r3, [r7, #12]
 80113ac:	687a      	ldr	r2, [r7, #4]
 80113ae:	619a      	str	r2, [r3, #24]
    pool_ptr -> tx_byte_pool_size =    pool_size;
 80113b0:	68fb      	ldr	r3, [r7, #12]
 80113b2:	683a      	ldr	r2, [r7, #0]
 80113b4:	61da      	str	r2, [r3, #28]

    /* Setup memory list to the beginning as well as the search pointer.  */
    pool_ptr -> tx_byte_pool_list =    TX_VOID_TO_UCHAR_POINTER_CONVERT(pool_start);
 80113b6:	68fb      	ldr	r3, [r7, #12]
 80113b8:	687a      	ldr	r2, [r7, #4]
 80113ba:	611a      	str	r2, [r3, #16]
    pool_ptr -> tx_byte_pool_search =  TX_VOID_TO_UCHAR_POINTER_CONVERT(pool_start);
 80113bc:	68fb      	ldr	r3, [r7, #12]
 80113be:	687a      	ldr	r2, [r7, #4]
 80113c0:	615a      	str	r2, [r3, #20]

    /* Initially, the pool will have two blocks.  One large block at the
       beginning that is available and a small allocated block at the end
       of the pool that is there just for the algorithm.  Be sure to count
       the available block's header in the available bytes count.  */
    pool_ptr -> tx_byte_pool_available =   pool_size - ((sizeof(VOID *)) + (sizeof(ALIGN_TYPE)));
 80113c2:	683b      	ldr	r3, [r7, #0]
 80113c4:	3b08      	subs	r3, #8
 80113c6:	001a      	movs	r2, r3
 80113c8:	68fb      	ldr	r3, [r7, #12]
 80113ca:	609a      	str	r2, [r3, #8]
    pool_ptr -> tx_byte_pool_fragments =   ((UINT) 2);
 80113cc:	68fb      	ldr	r3, [r7, #12]
 80113ce:	2202      	movs	r2, #2
 80113d0:	60da      	str	r2, [r3, #12]
    /* Each block contains a "next" pointer that points to the next block in the pool followed by a ALIGN_TYPE
       field that contains either the constant TX_BYTE_BLOCK_FREE (if the block is free) or a pointer to the
       owning pool (if the block is allocated).  */

    /* Calculate the end of the pool's memory area.  */
    block_ptr =  TX_VOID_TO_UCHAR_POINTER_CONVERT(pool_start);
 80113d2:	687b      	ldr	r3, [r7, #4]
 80113d4:	637b      	str	r3, [r7, #52]	@ 0x34
    block_ptr =  TX_UCHAR_POINTER_ADD(block_ptr, pool_size);
 80113d6:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80113d8:	683b      	ldr	r3, [r7, #0]
 80113da:	18d3      	adds	r3, r2, r3
 80113dc:	637b      	str	r3, [r7, #52]	@ 0x34

    /* Backup the end of the pool pointer and build the pre-allocated block.  */
    block_ptr =  TX_UCHAR_POINTER_SUB(block_ptr, (sizeof(ALIGN_TYPE)));
 80113de:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80113e0:	3b04      	subs	r3, #4
 80113e2:	637b      	str	r3, [r7, #52]	@ 0x34

    /* Cast the pool pointer into a ULONG.  */
    temp_ptr =             TX_BYTE_POOL_TO_UCHAR_POINTER_CONVERT(pool_ptr);
 80113e4:	68fb      	ldr	r3, [r7, #12]
 80113e6:	633b      	str	r3, [r7, #48]	@ 0x30
    block_indirect_ptr =   TX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(block_ptr);
 80113e8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80113ea:	62fb      	str	r3, [r7, #44]	@ 0x2c
    *block_indirect_ptr =  temp_ptr;
 80113ec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80113ee:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80113f0:	601a      	str	r2, [r3, #0]

    block_ptr =            TX_UCHAR_POINTER_SUB(block_ptr, (sizeof(UCHAR *)));
 80113f2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80113f4:	3b04      	subs	r3, #4
 80113f6:	637b      	str	r3, [r7, #52]	@ 0x34
    block_indirect_ptr =   TX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(block_ptr);
 80113f8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80113fa:	62fb      	str	r3, [r7, #44]	@ 0x2c
    *block_indirect_ptr =  TX_VOID_TO_UCHAR_POINTER_CONVERT(pool_start);
 80113fc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80113fe:	687a      	ldr	r2, [r7, #4]
 8011400:	601a      	str	r2, [r3, #0]

    /* Now setup the large available block in the pool.  */
    temp_ptr =             TX_VOID_TO_UCHAR_POINTER_CONVERT(pool_start);
 8011402:	687b      	ldr	r3, [r7, #4]
 8011404:	633b      	str	r3, [r7, #48]	@ 0x30
    block_indirect_ptr =   TX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(temp_ptr);
 8011406:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011408:	62fb      	str	r3, [r7, #44]	@ 0x2c
    *block_indirect_ptr =  block_ptr;
 801140a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801140c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 801140e:	601a      	str	r2, [r3, #0]
    block_ptr =            TX_VOID_TO_UCHAR_POINTER_CONVERT(pool_start);
 8011410:	687b      	ldr	r3, [r7, #4]
 8011412:	637b      	str	r3, [r7, #52]	@ 0x34
    block_ptr =            TX_UCHAR_POINTER_ADD(block_ptr, (sizeof(UCHAR *)));
 8011414:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011416:	3304      	adds	r3, #4
 8011418:	637b      	str	r3, [r7, #52]	@ 0x34
    free_ptr =             TX_UCHAR_TO_ALIGN_TYPE_POINTER_CONVERT(block_ptr);
 801141a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801141c:	62bb      	str	r3, [r7, #40]	@ 0x28
    *free_ptr =            TX_BYTE_BLOCK_FREE;
 801141e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011420:	4a1e      	ldr	r2, [pc, #120]	@ (801149c <_tx_byte_pool_create+0x140>)
 8011422:	601a      	str	r2, [r3, #0]

    /* Clear the owner id.  */
    pool_ptr -> tx_byte_pool_owner =  TX_NULL;
 8011424:	68fb      	ldr	r3, [r7, #12]
 8011426:	2200      	movs	r2, #0
 8011428:	621a      	str	r2, [r3, #32]
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 801142a:	f3ef 8310 	mrs	r3, PRIMASK
 801142e:	61bb      	str	r3, [r7, #24]
    __asm__ volatile (" CPSID i" : : : "memory" );
 8011430:	b672      	cpsid	i
    return(primask_value);
 8011432:	69bb      	ldr	r3, [r7, #24]

    /* Disable interrupts to place the byte pool on the created list.  */
    TX_DISABLE
 8011434:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Setup the byte pool ID to make it valid.  */
    pool_ptr -> tx_byte_pool_id =  TX_BYTE_POOL_ID;
 8011436:	68fb      	ldr	r3, [r7, #12]
 8011438:	4a19      	ldr	r2, [pc, #100]	@ (80114a0 <_tx_byte_pool_create+0x144>)
 801143a:	601a      	str	r2, [r3, #0]

    /* Place the byte pool on the list of created byte pools.  First,
       check for an empty list.  */
    if (_tx_byte_pool_created_count == TX_EMPTY)
 801143c:	4b19      	ldr	r3, [pc, #100]	@ (80114a4 <_tx_byte_pool_create+0x148>)
 801143e:	681b      	ldr	r3, [r3, #0]
 8011440:	2b00      	cmp	r3, #0
 8011442:	d109      	bne.n	8011458 <_tx_byte_pool_create+0xfc>
    {

        /* The created byte pool list is empty.  Add byte pool to empty list.  */
        _tx_byte_pool_created_ptr =                  pool_ptr;
 8011444:	4b18      	ldr	r3, [pc, #96]	@ (80114a8 <_tx_byte_pool_create+0x14c>)
 8011446:	68fa      	ldr	r2, [r7, #12]
 8011448:	601a      	str	r2, [r3, #0]
        pool_ptr -> tx_byte_pool_created_next =      pool_ptr;
 801144a:	68fb      	ldr	r3, [r7, #12]
 801144c:	68fa      	ldr	r2, [r7, #12]
 801144e:	62da      	str	r2, [r3, #44]	@ 0x2c
        pool_ptr -> tx_byte_pool_created_previous =  pool_ptr;
 8011450:	68fb      	ldr	r3, [r7, #12]
 8011452:	68fa      	ldr	r2, [r7, #12]
 8011454:	631a      	str	r2, [r3, #48]	@ 0x30
 8011456:	e011      	b.n	801147c <_tx_byte_pool_create+0x120>
    }
    else
    {

        /* This list is not NULL, add to the end of the list.  */
        next_pool =      _tx_byte_pool_created_ptr;
 8011458:	4b13      	ldr	r3, [pc, #76]	@ (80114a8 <_tx_byte_pool_create+0x14c>)
 801145a:	681b      	ldr	r3, [r3, #0]
 801145c:	623b      	str	r3, [r7, #32]
        previous_pool =  next_pool -> tx_byte_pool_created_previous;
 801145e:	6a3b      	ldr	r3, [r7, #32]
 8011460:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8011462:	61fb      	str	r3, [r7, #28]

        /* Place the new byte pool in the list.  */
        next_pool -> tx_byte_pool_created_previous =  pool_ptr;
 8011464:	6a3b      	ldr	r3, [r7, #32]
 8011466:	68fa      	ldr	r2, [r7, #12]
 8011468:	631a      	str	r2, [r3, #48]	@ 0x30
        previous_pool -> tx_byte_pool_created_next =  pool_ptr;
 801146a:	69fb      	ldr	r3, [r7, #28]
 801146c:	68fa      	ldr	r2, [r7, #12]
 801146e:	62da      	str	r2, [r3, #44]	@ 0x2c

        /* Setup this byte pool's created links.  */
        pool_ptr -> tx_byte_pool_created_previous =  previous_pool;
 8011470:	68fb      	ldr	r3, [r7, #12]
 8011472:	69fa      	ldr	r2, [r7, #28]
 8011474:	631a      	str	r2, [r3, #48]	@ 0x30
        pool_ptr -> tx_byte_pool_created_next =      next_pool;
 8011476:	68fb      	ldr	r3, [r7, #12]
 8011478:	6a3a      	ldr	r2, [r7, #32]
 801147a:	62da      	str	r2, [r3, #44]	@ 0x2c
    }

    /* Increment the number of created byte pools.  */
    _tx_byte_pool_created_count++;
 801147c:	4b09      	ldr	r3, [pc, #36]	@ (80114a4 <_tx_byte_pool_create+0x148>)
 801147e:	681b      	ldr	r3, [r3, #0]
 8011480:	1c5a      	adds	r2, r3, #1
 8011482:	4b08      	ldr	r3, [pc, #32]	@ (80114a4 <_tx_byte_pool_create+0x148>)
 8011484:	601a      	str	r2, [r3, #0]
 8011486:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011488:	617b      	str	r3, [r7, #20]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 801148a:	697b      	ldr	r3, [r7, #20]
 801148c:	f383 8810 	msr	PRIMASK, r3
}
 8011490:	46c0      	nop			@ (mov r8, r8)

    /* Restore interrupts.  */
    TX_RESTORE

    /* Return TX_SUCCESS.  */
    return(TX_SUCCESS);
 8011492:	2300      	movs	r3, #0
}
 8011494:	0018      	movs	r0, r3
 8011496:	46bd      	mov	sp, r7
 8011498:	b012      	add	sp, #72	@ 0x48
 801149a:	bd80      	pop	{r7, pc}
 801149c:	ffffeeee 	.word	0xffffeeee
 80114a0:	42595445 	.word	0x42595445
 80114a4:	20003f2c 	.word	0x20003f2c
 80114a8:	20003f28 	.word	0x20003f28

080114ac <_tx_byte_pool_search>:
/*                                            calculation,                */
/*                                            resulting in version 6.1.7  */
/*                                                                        */
/**************************************************************************/
UCHAR  *_tx_byte_pool_search(TX_BYTE_POOL *pool_ptr, ULONG memory_size)
{
 80114ac:	b580      	push	{r7, lr}
 80114ae:	b094      	sub	sp, #80	@ 0x50
 80114b0:	af00      	add	r7, sp, #0
 80114b2:	6078      	str	r0, [r7, #4]
 80114b4:	6039      	str	r1, [r7, #0]
UCHAR           *next_ptr;
UCHAR           **this_block_link_ptr;
UCHAR           **next_block_link_ptr;
ULONG           available_bytes;
UINT            examine_blocks;
UINT            first_free_block_found =  TX_FALSE;
 80114b6:	2300      	movs	r3, #0
 80114b8:	63fb      	str	r3, [r7, #60]	@ 0x3c
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 80114ba:	f3ef 8310 	mrs	r3, PRIMASK
 80114be:	61fb      	str	r3, [r7, #28]
    __asm__ volatile (" CPSID i" : : : "memory" );
 80114c0:	b672      	cpsid	i
    return(primask_value);
 80114c2:	69fb      	ldr	r3, [r7, #28]
UCHAR           *work_ptr;
ULONG           total_theoretical_available;


    /* Disable interrupts.  */
    TX_DISABLE
 80114c4:	64fb      	str	r3, [r7, #76]	@ 0x4c

    /* First, determine if there are enough bytes in the pool.  */
    /* Theoretical bytes available = free bytes + ((fragments-2) * overhead of each block) */
    total_theoretical_available = pool_ptr -> tx_byte_pool_available + ((pool_ptr -> tx_byte_pool_fragments - 2) * ((sizeof(UCHAR *)) + (sizeof(ALIGN_TYPE))));
 80114c6:	687b      	ldr	r3, [r7, #4]
 80114c8:	689a      	ldr	r2, [r3, #8]
 80114ca:	687b      	ldr	r3, [r7, #4]
 80114cc:	68db      	ldr	r3, [r3, #12]
 80114ce:	3b02      	subs	r3, #2
 80114d0:	00db      	lsls	r3, r3, #3
 80114d2:	18d3      	adds	r3, r2, r3
 80114d4:	63bb      	str	r3, [r7, #56]	@ 0x38
    if (memory_size >= total_theoretical_available)
 80114d6:	683a      	ldr	r2, [r7, #0]
 80114d8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80114da:	429a      	cmp	r2, r3
 80114dc:	d308      	bcc.n	80114f0 <_tx_byte_pool_search+0x44>
 80114de:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80114e0:	61bb      	str	r3, [r7, #24]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 80114e2:	69bb      	ldr	r3, [r7, #24]
 80114e4:	f383 8810 	msr	PRIMASK, r3
}
 80114e8:	46c0      	nop			@ (mov r8, r8)

        /* Restore interrupts.  */
        TX_RESTORE

        /* Not enough memory, return a NULL pointer.  */
        current_ptr =  TX_NULL;
 80114ea:	2300      	movs	r3, #0
 80114ec:	64bb      	str	r3, [r7, #72]	@ 0x48
 80114ee:	e0db      	b.n	80116a8 <_tx_byte_pool_search+0x1fc>
    }
    else
    {

        /* Pickup thread pointer.  */
        TX_THREAD_GET_CURRENT(thread_ptr)
 80114f0:	4b70      	ldr	r3, [pc, #448]	@ (80116b4 <_tx_byte_pool_search+0x208>)
 80114f2:	681b      	ldr	r3, [r3, #0]
 80114f4:	637b      	str	r3, [r7, #52]	@ 0x34

        /* Setup ownership of the byte pool.  */
        pool_ptr -> tx_byte_pool_owner =  thread_ptr;
 80114f6:	687b      	ldr	r3, [r7, #4]
 80114f8:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80114fa:	621a      	str	r2, [r3, #32]

        /* Walk through the memory pool in search for a large enough block.  */
        current_ptr =      pool_ptr -> tx_byte_pool_search;
 80114fc:	687b      	ldr	r3, [r7, #4]
 80114fe:	695b      	ldr	r3, [r3, #20]
 8011500:	64bb      	str	r3, [r7, #72]	@ 0x48
        examine_blocks =   pool_ptr -> tx_byte_pool_fragments + ((UINT) 1);
 8011502:	687b      	ldr	r3, [r7, #4]
 8011504:	68db      	ldr	r3, [r3, #12]
 8011506:	3301      	adds	r3, #1
 8011508:	643b      	str	r3, [r7, #64]	@ 0x40
        available_bytes =  ((ULONG) 0);
 801150a:	2300      	movs	r3, #0
 801150c:	647b      	str	r3, [r7, #68]	@ 0x44
            /* Increment the number of fragments searched on this pool.  */
            pool_ptr -> tx_byte_pool_performance_search_count++;
#endif

            /* Check to see if this block is free.  */
            work_ptr =  TX_UCHAR_POINTER_ADD(current_ptr, (sizeof(UCHAR *)));
 801150e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8011510:	3304      	adds	r3, #4
 8011512:	633b      	str	r3, [r7, #48]	@ 0x30
            free_ptr =  TX_UCHAR_TO_ALIGN_TYPE_POINTER_CONVERT(work_ptr);
 8011514:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011516:	62fb      	str	r3, [r7, #44]	@ 0x2c
            if ((*free_ptr) == TX_BYTE_BLOCK_FREE)
 8011518:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801151a:	681b      	ldr	r3, [r3, #0]
 801151c:	4a66      	ldr	r2, [pc, #408]	@ (80116b8 <_tx_byte_pool_search+0x20c>)
 801151e:	4293      	cmp	r3, r2
 8011520:	d143      	bne.n	80115aa <_tx_byte_pool_search+0xfe>
            {

                /* Determine if this is the first free block.  */
                if (first_free_block_found == TX_FALSE)
 8011522:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8011524:	2b00      	cmp	r3, #0
 8011526:	d104      	bne.n	8011532 <_tx_byte_pool_search+0x86>
                {
                    /* This is the first free block.  */
                    pool_ptr->tx_byte_pool_search =  current_ptr;
 8011528:	687b      	ldr	r3, [r7, #4]
 801152a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 801152c:	615a      	str	r2, [r3, #20]

                    /* Set the flag to indicate we have found the first free
                       block.  */
                    first_free_block_found =  TX_TRUE;
 801152e:	2301      	movs	r3, #1
 8011530:	63fb      	str	r3, [r7, #60]	@ 0x3c
                }

                /* Block is free, see if it is large enough.  */

                /* Pickup the next block's pointer.  */
                this_block_link_ptr =  TX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(current_ptr);
 8011532:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8011534:	62bb      	str	r3, [r7, #40]	@ 0x28
                next_ptr =             *this_block_link_ptr;
 8011536:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011538:	681b      	ldr	r3, [r3, #0]
 801153a:	627b      	str	r3, [r7, #36]	@ 0x24

                /* Calculate the number of bytes available in this block.  */
                available_bytes =   TX_UCHAR_POINTER_DIF(next_ptr, current_ptr);
 801153c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 801153e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8011540:	1ad3      	subs	r3, r2, r3
 8011542:	647b      	str	r3, [r7, #68]	@ 0x44
                available_bytes =   available_bytes - ((sizeof(UCHAR *)) + (sizeof(ALIGN_TYPE)));
 8011544:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8011546:	3b08      	subs	r3, #8
 8011548:	647b      	str	r3, [r7, #68]	@ 0x44

                /* If this is large enough, we are done because our first-fit algorithm
                   has been satisfied!  */
                if (available_bytes >= memory_size)
 801154a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 801154c:	683b      	ldr	r3, [r7, #0]
 801154e:	429a      	cmp	r2, r3
 8011550:	d255      	bcs.n	80115fe <_tx_byte_pool_search+0x152>
                }
                else
                {

                    /* Clear the available bytes variable.  */
                    available_bytes =  ((ULONG) 0);
 8011552:	2300      	movs	r3, #0
 8011554:	647b      	str	r3, [r7, #68]	@ 0x44

                    /* Not enough memory, check to see if the neighbor is
                       free and can be merged.  */
                    work_ptr =  TX_UCHAR_POINTER_ADD(next_ptr, (sizeof(UCHAR *)));
 8011556:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011558:	3304      	adds	r3, #4
 801155a:	633b      	str	r3, [r7, #48]	@ 0x30
                    free_ptr =  TX_UCHAR_TO_ALIGN_TYPE_POINTER_CONVERT(work_ptr);
 801155c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801155e:	62fb      	str	r3, [r7, #44]	@ 0x2c
                    if ((*free_ptr) == TX_BYTE_BLOCK_FREE)
 8011560:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011562:	681b      	ldr	r3, [r3, #0]
 8011564:	4a54      	ldr	r2, [pc, #336]	@ (80116b8 <_tx_byte_pool_search+0x20c>)
 8011566:	4293      	cmp	r3, r2
 8011568:	d113      	bne.n	8011592 <_tx_byte_pool_search+0xe6>
                    {

                        /* Yes, neighbor block can be merged!  This is quickly accomplished
                           by updating the current block with the next blocks pointer.  */
                        next_block_link_ptr =  TX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(next_ptr);
 801156a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801156c:	623b      	str	r3, [r7, #32]
                        *this_block_link_ptr =  *next_block_link_ptr;
 801156e:	6a3b      	ldr	r3, [r7, #32]
 8011570:	681a      	ldr	r2, [r3, #0]
 8011572:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011574:	601a      	str	r2, [r3, #0]

                        /* Reduce the fragment total.  We don't need to increase the bytes
                           available because all free headers are also included in the available
                           count.  */
                        pool_ptr -> tx_byte_pool_fragments--;
 8011576:	687b      	ldr	r3, [r7, #4]
 8011578:	68db      	ldr	r3, [r3, #12]
 801157a:	1e5a      	subs	r2, r3, #1
 801157c:	687b      	ldr	r3, [r7, #4]
 801157e:	60da      	str	r2, [r3, #12]
                        /* Increment the number of blocks merged on this pool.  */
                        pool_ptr -> tx_byte_pool_performance_merge_count++;
#endif

                        /* See if the search pointer is affected.  */
                        if (pool_ptr -> tx_byte_pool_search ==  next_ptr)
 8011580:	687b      	ldr	r3, [r7, #4]
 8011582:	695b      	ldr	r3, [r3, #20]
 8011584:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8011586:	429a      	cmp	r2, r3
 8011588:	d114      	bne.n	80115b4 <_tx_byte_pool_search+0x108>
                        {
                            /* Yes, update the search pointer.   */
                            pool_ptr -> tx_byte_pool_search =  current_ptr;
 801158a:	687b      	ldr	r3, [r7, #4]
 801158c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 801158e:	615a      	str	r2, [r3, #20]
 8011590:	e010      	b.n	80115b4 <_tx_byte_pool_search+0x108>
                        }
                    }
                    else
                    {
                        /* Neighbor is not free so we can skip over it!  */
                        next_block_link_ptr =  TX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(next_ptr);
 8011592:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011594:	623b      	str	r3, [r7, #32]
                        current_ptr =  *next_block_link_ptr;
 8011596:	6a3b      	ldr	r3, [r7, #32]
 8011598:	681b      	ldr	r3, [r3, #0]
 801159a:	64bb      	str	r3, [r7, #72]	@ 0x48

                        /* Decrement the examined block count to account for this one.  */
                        if (examine_blocks != ((UINT) 0))
 801159c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801159e:	2b00      	cmp	r3, #0
 80115a0:	d008      	beq.n	80115b4 <_tx_byte_pool_search+0x108>
                        {
                            examine_blocks--;
 80115a2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80115a4:	3b01      	subs	r3, #1
 80115a6:	643b      	str	r3, [r7, #64]	@ 0x40
 80115a8:	e004      	b.n	80115b4 <_tx_byte_pool_search+0x108>
            }
            else
            {

                /* Block is not free, move to next block.  */
                this_block_link_ptr =  TX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(current_ptr);
 80115aa:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80115ac:	62bb      	str	r3, [r7, #40]	@ 0x28
                current_ptr =  *this_block_link_ptr;
 80115ae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80115b0:	681b      	ldr	r3, [r3, #0]
 80115b2:	64bb      	str	r3, [r7, #72]	@ 0x48
            }

            /* Another block has been searched... decrement counter.  */
            if (examine_blocks != ((UINT) 0))
 80115b4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80115b6:	2b00      	cmp	r3, #0
 80115b8:	d002      	beq.n	80115c0 <_tx_byte_pool_search+0x114>
            {

                examine_blocks--;
 80115ba:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80115bc:	3b01      	subs	r3, #1
 80115be:	643b      	str	r3, [r7, #64]	@ 0x40
 80115c0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80115c2:	613b      	str	r3, [r7, #16]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 80115c4:	693b      	ldr	r3, [r7, #16]
 80115c6:	f383 8810 	msr	PRIMASK, r3
}
 80115ca:	46c0      	nop			@ (mov r8, r8)
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 80115cc:	f3ef 8310 	mrs	r3, PRIMASK
 80115d0:	617b      	str	r3, [r7, #20]
    __asm__ volatile (" CPSID i" : : : "memory" );
 80115d2:	b672      	cpsid	i
    return(primask_value);
 80115d4:	697b      	ldr	r3, [r7, #20]

            /* Restore interrupts temporarily.  */
            TX_RESTORE

            /* Disable interrupts.  */
            TX_DISABLE
 80115d6:	64fb      	str	r3, [r7, #76]	@ 0x4c

            /* Determine if anything has changed in terms of pool ownership.  */
            if (pool_ptr -> tx_byte_pool_owner != thread_ptr)
 80115d8:	687b      	ldr	r3, [r7, #4]
 80115da:	6a1b      	ldr	r3, [r3, #32]
 80115dc:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80115de:	429a      	cmp	r2, r3
 80115e0:	d009      	beq.n	80115f6 <_tx_byte_pool_search+0x14a>
            {

                /* Pool changed ownership in the brief period interrupts were
                   enabled.  Reset the search.  */
                current_ptr =      pool_ptr -> tx_byte_pool_search;
 80115e2:	687b      	ldr	r3, [r7, #4]
 80115e4:	695b      	ldr	r3, [r3, #20]
 80115e6:	64bb      	str	r3, [r7, #72]	@ 0x48
                examine_blocks =   pool_ptr -> tx_byte_pool_fragments + ((UINT) 1);
 80115e8:	687b      	ldr	r3, [r7, #4]
 80115ea:	68db      	ldr	r3, [r3, #12]
 80115ec:	3301      	adds	r3, #1
 80115ee:	643b      	str	r3, [r7, #64]	@ 0x40

                /* Setup our ownership again.  */
                pool_ptr -> tx_byte_pool_owner =  thread_ptr;
 80115f0:	687b      	ldr	r3, [r7, #4]
 80115f2:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80115f4:	621a      	str	r2, [r3, #32]
            }
        } while(examine_blocks != ((UINT) 0));
 80115f6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80115f8:	2b00      	cmp	r3, #0
 80115fa:	d188      	bne.n	801150e <_tx_byte_pool_search+0x62>
 80115fc:	e000      	b.n	8011600 <_tx_byte_pool_search+0x154>
                    break;
 80115fe:	46c0      	nop			@ (mov r8, r8)

        /* Determine if a block was found.  If so, determine if it needs to be
           split.  */
        if (available_bytes != ((ULONG) 0))
 8011600:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8011602:	2b00      	cmp	r3, #0
 8011604:	d048      	beq.n	8011698 <_tx_byte_pool_search+0x1ec>
        {

            /* Determine if we need to split this block.  */
            if ((available_bytes - memory_size) >= ((ULONG) TX_BYTE_BLOCK_MIN))
 8011606:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8011608:	683b      	ldr	r3, [r7, #0]
 801160a:	1ad3      	subs	r3, r2, r3
 801160c:	2b13      	cmp	r3, #19
 801160e:	d91e      	bls.n	801164e <_tx_byte_pool_search+0x1a2>
            {

                /* Split the block.  */
                next_ptr =  TX_UCHAR_POINTER_ADD(current_ptr, (memory_size + ((sizeof(UCHAR *)) + (sizeof(ALIGN_TYPE)))));
 8011610:	683b      	ldr	r3, [r7, #0]
 8011612:	3308      	adds	r3, #8
 8011614:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8011616:	18d3      	adds	r3, r2, r3
 8011618:	627b      	str	r3, [r7, #36]	@ 0x24

                /* Setup the new free block.  */
                next_block_link_ptr =   TX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(next_ptr);
 801161a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801161c:	623b      	str	r3, [r7, #32]
                this_block_link_ptr =   TX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(current_ptr);
 801161e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8011620:	62bb      	str	r3, [r7, #40]	@ 0x28
                *next_block_link_ptr =  *this_block_link_ptr;
 8011622:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011624:	681a      	ldr	r2, [r3, #0]
 8011626:	6a3b      	ldr	r3, [r7, #32]
 8011628:	601a      	str	r2, [r3, #0]
                work_ptr =              TX_UCHAR_POINTER_ADD(next_ptr, (sizeof(UCHAR *)));
 801162a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801162c:	3304      	adds	r3, #4
 801162e:	633b      	str	r3, [r7, #48]	@ 0x30
                free_ptr =              TX_UCHAR_TO_ALIGN_TYPE_POINTER_CONVERT(work_ptr);
 8011630:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011632:	62fb      	str	r3, [r7, #44]	@ 0x2c
                *free_ptr =             TX_BYTE_BLOCK_FREE;
 8011634:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011636:	4a20      	ldr	r2, [pc, #128]	@ (80116b8 <_tx_byte_pool_search+0x20c>)
 8011638:	601a      	str	r2, [r3, #0]

                /* Increase the total fragment counter.  */
                pool_ptr -> tx_byte_pool_fragments++;
 801163a:	687b      	ldr	r3, [r7, #4]
 801163c:	68db      	ldr	r3, [r3, #12]
 801163e:	1c5a      	adds	r2, r3, #1
 8011640:	687b      	ldr	r3, [r7, #4]
 8011642:	60da      	str	r2, [r3, #12]

                /* Update the current pointer to point at the newly created block.  */
                *this_block_link_ptr =  next_ptr;
 8011644:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011646:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8011648:	601a      	str	r2, [r3, #0]

                /* Set available equal to memory size for subsequent calculation.  */
                available_bytes =  memory_size;
 801164a:	683b      	ldr	r3, [r7, #0]
 801164c:	647b      	str	r3, [r7, #68]	@ 0x44
                pool_ptr -> tx_byte_pool_performance_split_count++;
#endif
            }

            /* In any case, mark the current block as allocated.  */
            work_ptr =              TX_UCHAR_POINTER_ADD(current_ptr, (sizeof(UCHAR *)));
 801164e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8011650:	3304      	adds	r3, #4
 8011652:	633b      	str	r3, [r7, #48]	@ 0x30
            this_block_link_ptr =   TX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(work_ptr);
 8011654:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011656:	62bb      	str	r3, [r7, #40]	@ 0x28
            *this_block_link_ptr =  TX_BYTE_POOL_TO_UCHAR_POINTER_CONVERT(pool_ptr);
 8011658:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801165a:	687a      	ldr	r2, [r7, #4]
 801165c:	601a      	str	r2, [r3, #0]

            /* Reduce the number of available bytes in the pool.  */
            pool_ptr -> tx_byte_pool_available =  (pool_ptr -> tx_byte_pool_available - available_bytes) - ((sizeof(UCHAR *)) + (sizeof(ALIGN_TYPE)));
 801165e:	687b      	ldr	r3, [r7, #4]
 8011660:	689a      	ldr	r2, [r3, #8]
 8011662:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8011664:	1ad3      	subs	r3, r2, r3
 8011666:	3b08      	subs	r3, #8
 8011668:	001a      	movs	r2, r3
 801166a:	687b      	ldr	r3, [r7, #4]
 801166c:	609a      	str	r2, [r3, #8]

            /* Determine if the search pointer needs to be updated. This is only done
               if the search pointer matches the block to be returned.  */
            if (current_ptr == pool_ptr -> tx_byte_pool_search)
 801166e:	687b      	ldr	r3, [r7, #4]
 8011670:	695b      	ldr	r3, [r3, #20]
 8011672:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8011674:	429a      	cmp	r2, r3
 8011676:	d105      	bne.n	8011684 <_tx_byte_pool_search+0x1d8>
            {

                /* Yes, update the search pointer to the next block.  */
                this_block_link_ptr =   TX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(current_ptr);
 8011678:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801167a:	62bb      	str	r3, [r7, #40]	@ 0x28
                pool_ptr -> tx_byte_pool_search =  *this_block_link_ptr;
 801167c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801167e:	681a      	ldr	r2, [r3, #0]
 8011680:	687b      	ldr	r3, [r7, #4]
 8011682:	615a      	str	r2, [r3, #20]
 8011684:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8011686:	60fb      	str	r3, [r7, #12]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 8011688:	68fb      	ldr	r3, [r7, #12]
 801168a:	f383 8810 	msr	PRIMASK, r3
}
 801168e:	46c0      	nop			@ (mov r8, r8)

            /* Restore interrupts.  */
            TX_RESTORE

            /* Adjust the pointer for the application.  */
            current_ptr =  TX_UCHAR_POINTER_ADD(current_ptr, (((sizeof(UCHAR *)) + (sizeof(ALIGN_TYPE)))));
 8011690:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8011692:	3308      	adds	r3, #8
 8011694:	64bb      	str	r3, [r7, #72]	@ 0x48
 8011696:	e007      	b.n	80116a8 <_tx_byte_pool_search+0x1fc>
 8011698:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801169a:	60bb      	str	r3, [r7, #8]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 801169c:	68bb      	ldr	r3, [r7, #8]
 801169e:	f383 8810 	msr	PRIMASK, r3
}
 80116a2:	46c0      	nop			@ (mov r8, r8)

            /* Restore interrupts.  */
            TX_RESTORE

            /* Set current pointer to NULL to indicate nothing was found.  */
            current_ptr =  TX_NULL;
 80116a4:	2300      	movs	r3, #0
 80116a6:	64bb      	str	r3, [r7, #72]	@ 0x48
        }
    }

    /* Return the search pointer.  */
    return(current_ptr);
 80116a8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 80116aa:	0018      	movs	r0, r3
 80116ac:	46bd      	mov	sp, r7
 80116ae:	b014      	add	sp, #80	@ 0x50
 80116b0:	bd80      	pop	{r7, pc}
 80116b2:	46c0      	nop			@ (mov r8, r8)
 80116b4:	20003f38 	.word	0x20003f38
 80116b8:	ffffeeee 	.word	0xffffeeee

080116bc <_tx_initialize_high_level>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID    _tx_initialize_high_level(VOID)
{
 80116bc:	b580      	push	{r7, lr}
 80116be:	af00      	add	r7, sp, #0

    /* Initialize the event log, if enabled.  */
    TX_EL_INITIALIZE

    /* Call the thread control initialization function.  */
    _tx_thread_initialize();
 80116c0:	f000 fe00 	bl	80122c4 <_tx_thread_initialize>

#ifndef TX_NO_TIMER

    /* Call the timer control initialization function.  */
    _tx_timer_initialize();
 80116c4:	f001 fb5a 	bl	8012d7c <_tx_timer_initialize>
#endif

#ifndef TX_DISABLE_REDUNDANT_CLEARING

    /* Call the semaphore initialization function.  */
    _tx_semaphore_initialize();
 80116c8:	4b13      	ldr	r3, [pc, #76]	@ (8011718 <_tx_initialize_high_level+0x5c>)
 80116ca:	2200      	movs	r2, #0
 80116cc:	601a      	str	r2, [r3, #0]
 80116ce:	4b13      	ldr	r3, [pc, #76]	@ (801171c <_tx_initialize_high_level+0x60>)
 80116d0:	2200      	movs	r2, #0
 80116d2:	601a      	str	r2, [r3, #0]

    /* Call the queue initialization function.  */
    _tx_queue_initialize();
 80116d4:	4b12      	ldr	r3, [pc, #72]	@ (8011720 <_tx_initialize_high_level+0x64>)
 80116d6:	2200      	movs	r2, #0
 80116d8:	601a      	str	r2, [r3, #0]
 80116da:	4b12      	ldr	r3, [pc, #72]	@ (8011724 <_tx_initialize_high_level+0x68>)
 80116dc:	2200      	movs	r2, #0
 80116de:	601a      	str	r2, [r3, #0]

    /* Call the event flag initialization function.  */
    _tx_event_flags_initialize();
 80116e0:	4b11      	ldr	r3, [pc, #68]	@ (8011728 <_tx_initialize_high_level+0x6c>)
 80116e2:	2200      	movs	r2, #0
 80116e4:	601a      	str	r2, [r3, #0]
 80116e6:	4b11      	ldr	r3, [pc, #68]	@ (801172c <_tx_initialize_high_level+0x70>)
 80116e8:	2200      	movs	r2, #0
 80116ea:	601a      	str	r2, [r3, #0]

    /* Call the block pool initialization function.  */
    _tx_block_pool_initialize();
 80116ec:	4b10      	ldr	r3, [pc, #64]	@ (8011730 <_tx_initialize_high_level+0x74>)
 80116ee:	2200      	movs	r2, #0
 80116f0:	601a      	str	r2, [r3, #0]
 80116f2:	4b10      	ldr	r3, [pc, #64]	@ (8011734 <_tx_initialize_high_level+0x78>)
 80116f4:	2200      	movs	r2, #0
 80116f6:	601a      	str	r2, [r3, #0]

    /* Call the byte pool initialization function.  */
    _tx_byte_pool_initialize();
 80116f8:	4b0f      	ldr	r3, [pc, #60]	@ (8011738 <_tx_initialize_high_level+0x7c>)
 80116fa:	2200      	movs	r2, #0
 80116fc:	601a      	str	r2, [r3, #0]
 80116fe:	4b0f      	ldr	r3, [pc, #60]	@ (801173c <_tx_initialize_high_level+0x80>)
 8011700:	2200      	movs	r2, #0
 8011702:	601a      	str	r2, [r3, #0]

    /* Call the mutex initialization function.  */
    _tx_mutex_initialize();
 8011704:	4b0e      	ldr	r3, [pc, #56]	@ (8011740 <_tx_initialize_high_level+0x84>)
 8011706:	2200      	movs	r2, #0
 8011708:	601a      	str	r2, [r3, #0]
 801170a:	4b0e      	ldr	r3, [pc, #56]	@ (8011744 <_tx_initialize_high_level+0x88>)
 801170c:	2200      	movs	r2, #0
 801170e:	601a      	str	r2, [r3, #0]
#endif
}
 8011710:	46c0      	nop			@ (mov r8, r8)
 8011712:	46bd      	mov	sp, r7
 8011714:	bd80      	pop	{r7, pc}
 8011716:	46c0      	nop			@ (mov r8, r8)
 8011718:	20003f00 	.word	0x20003f00
 801171c:	20003f04 	.word	0x20003f04
 8011720:	20003f08 	.word	0x20003f08
 8011724:	20003f0c 	.word	0x20003f0c
 8011728:	20003f10 	.word	0x20003f10
 801172c:	20003f14 	.word	0x20003f14
 8011730:	20003f20 	.word	0x20003f20
 8011734:	20003f24 	.word	0x20003f24
 8011738:	20003f28 	.word	0x20003f28
 801173c:	20003f2c 	.word	0x20003f2c
 8011740:	20003f18 	.word	0x20003f18
 8011744:	20003f1c 	.word	0x20003f1c

08011748 <_tx_initialize_kernel_enter>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_initialize_kernel_enter(VOID)
{
 8011748:	b580      	push	{r7, lr}
 801174a:	af00      	add	r7, sp, #0

    /* Determine if the compiler has pre-initialized ThreadX.  */
    if (_tx_thread_system_state != TX_INITIALIZE_ALMOST_DONE)
 801174c:	4b10      	ldr	r3, [pc, #64]	@ (8011790 <_tx_initialize_kernel_enter+0x48>)
 801174e:	681b      	ldr	r3, [r3, #0]
 8011750:	4a10      	ldr	r2, [pc, #64]	@ (8011794 <_tx_initialize_kernel_enter+0x4c>)
 8011752:	4293      	cmp	r3, r2
 8011754:	d00b      	beq.n	801176e <_tx_initialize_kernel_enter+0x26>
        /* No, the initialization still needs to take place.  */

        /* Ensure that the system state variable is set to indicate
           initialization is in progress.  Note that this variable is
           later used to represent interrupt nesting.  */
        _tx_thread_system_state =  TX_INITIALIZE_IN_PROGRESS;
 8011756:	4b0e      	ldr	r3, [pc, #56]	@ (8011790 <_tx_initialize_kernel_enter+0x48>)
 8011758:	4a0f      	ldr	r2, [pc, #60]	@ (8011798 <_tx_initialize_kernel_enter+0x50>)
 801175a:	601a      	str	r2, [r3, #0]
        /* Call any port specific preprocessing.  */
        TX_PORT_SPECIFIC_PRE_INITIALIZATION

        /* Invoke the low-level initialization to handle all processor specific
           initialization issues.  */
        _tx_initialize_low_level();
 801175c:	f7ee fcd8 	bl	8000110 <_tx_initialize_low_level>

        /* Invoke the high-level initialization to exercise all of the
           ThreadX components and the application's initialization
           function.  */
        _tx_initialize_high_level();
 8011760:	f7ff ffac 	bl	80116bc <_tx_initialize_high_level>

        /* Call any port specific post-processing.  */
        TX_PORT_SPECIFIC_POST_INITIALIZATION
 8011764:	4b0d      	ldr	r3, [pc, #52]	@ (801179c <_tx_initialize_kernel_enter+0x54>)
 8011766:	681b      	ldr	r3, [r3, #0]
 8011768:	1c5a      	adds	r2, r3, #1
 801176a:	4b0c      	ldr	r3, [pc, #48]	@ (801179c <_tx_initialize_kernel_enter+0x54>)
 801176c:	601a      	str	r2, [r3, #0]
    TX_INITIALIZE_KERNEL_ENTER_EXTENSION

    /* Ensure that the system state variable is set to indicate
       initialization is in progress.  Note that this variable is
       later used to represent interrupt nesting.  */
    _tx_thread_system_state =  TX_INITIALIZE_IN_PROGRESS;
 801176e:	4b08      	ldr	r3, [pc, #32]	@ (8011790 <_tx_initialize_kernel_enter+0x48>)
 8011770:	4a09      	ldr	r2, [pc, #36]	@ (8011798 <_tx_initialize_kernel_enter+0x50>)
 8011772:	601a      	str	r2, [r3, #0]

    /* Call the application provided initialization function.  Pass the
       first available memory address to it.  */
    tx_application_define(_tx_initialize_unused_memory);
 8011774:	4b0a      	ldr	r3, [pc, #40]	@ (80117a0 <_tx_initialize_kernel_enter+0x58>)
 8011776:	681b      	ldr	r3, [r3, #0]
 8011778:	0018      	movs	r0, r3
 801177a:	f7f4 fee7 	bl	800654c <tx_application_define>

    /* Set the system state in preparation for entering the thread
       scheduler.  */
    _tx_thread_system_state =  TX_INITIALIZE_IS_FINISHED;
 801177e:	4b04      	ldr	r3, [pc, #16]	@ (8011790 <_tx_initialize_kernel_enter+0x48>)
 8011780:	2200      	movs	r2, #0
 8011782:	601a      	str	r2, [r3, #0]

    /* Call any port specific pre-scheduler processing.  */
    TX_PORT_SPECIFIC_PRE_SCHEDULER_INITIALIZATION

    /* Enter the scheduling loop to start executing threads!  */
    _tx_thread_schedule();
 8011784:	f7ee fd0c 	bl	80001a0 <_tx_thread_schedule>
#ifdef TX_SAFETY_CRITICAL

    /* If we ever get here, raise safety critical exception.  */
    TX_SAFETY_CRITICAL_EXCEPTION(__FILE__, __LINE__, 0);
#endif
}
 8011788:	46c0      	nop			@ (mov r8, r8)
 801178a:	46bd      	mov	sp, r7
 801178c:	bd80      	pop	{r7, pc}
 801178e:	46c0      	nop			@ (mov r8, r8)
 8011790:	20000010 	.word	0x20000010
 8011794:	f0f0f0f1 	.word	0xf0f0f0f1
 8011798:	f0f0f0f0 	.word	0xf0f0f0f0
 801179c:	20003fd0 	.word	0x20003fd0
 80117a0:	20003f30 	.word	0x20003f30

080117a4 <_tx_queue_cleanup>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_queue_cleanup(TX_THREAD  *thread_ptr, ULONG suspension_sequence)
{
 80117a4:	b580      	push	{r7, lr}
 80117a6:	b08c      	sub	sp, #48	@ 0x30
 80117a8:	af00      	add	r7, sp, #0
 80117aa:	6078      	str	r0, [r7, #4]
 80117ac:	6039      	str	r1, [r7, #0]
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 80117ae:	f3ef 8310 	mrs	r3, PRIMASK
 80117b2:	61bb      	str	r3, [r7, #24]
    __asm__ volatile (" CPSID i" : : : "memory" );
 80117b4:	b672      	cpsid	i
    return(primask_value);
 80117b6:	69bb      	ldr	r3, [r7, #24]


#ifndef TX_NOT_INTERRUPTABLE

    /* Disable interrupts to remove the suspended thread from the queue.  */
    TX_DISABLE
 80117b8:	62fb      	str	r3, [r7, #44]	@ 0x2c

    /* Determine if the cleanup is still required.  */
    if (thread_ptr -> tx_thread_suspend_cleanup == &(_tx_queue_cleanup))
 80117ba:	687b      	ldr	r3, [r7, #4]
 80117bc:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 80117be:	4b37      	ldr	r3, [pc, #220]	@ (801189c <_tx_queue_cleanup+0xf8>)
 80117c0:	429a      	cmp	r2, r3
 80117c2:	d160      	bne.n	8011886 <_tx_queue_cleanup+0xe2>
    {

        /* Check for valid suspension sequence.  */
        if (suspension_sequence == thread_ptr -> tx_thread_suspension_sequence)
 80117c4:	687b      	ldr	r3, [r7, #4]
 80117c6:	22ac      	movs	r2, #172	@ 0xac
 80117c8:	589b      	ldr	r3, [r3, r2]
 80117ca:	683a      	ldr	r2, [r7, #0]
 80117cc:	429a      	cmp	r2, r3
 80117ce:	d15a      	bne.n	8011886 <_tx_queue_cleanup+0xe2>
        {

            /* Setup pointer to queue control block.  */
            queue_ptr =  TX_VOID_TO_QUEUE_POINTER_CONVERT(thread_ptr -> tx_thread_suspend_control_block);
 80117d0:	687b      	ldr	r3, [r7, #4]
 80117d2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80117d4:	62bb      	str	r3, [r7, #40]	@ 0x28

            /* Check for NULL queue pointer.  */
            if (queue_ptr != TX_NULL)
 80117d6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80117d8:	2b00      	cmp	r3, #0
 80117da:	d054      	beq.n	8011886 <_tx_queue_cleanup+0xe2>
            {

                /* Is the queue ID valid?  */
                if (queue_ptr -> tx_queue_id == TX_QUEUE_ID)
 80117dc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80117de:	681b      	ldr	r3, [r3, #0]
 80117e0:	4a2f      	ldr	r2, [pc, #188]	@ (80118a0 <_tx_queue_cleanup+0xfc>)
 80117e2:	4293      	cmp	r3, r2
 80117e4:	d14f      	bne.n	8011886 <_tx_queue_cleanup+0xe2>
                {

                    /* Determine if there are any thread suspensions.  */
                    if (queue_ptr -> tx_queue_suspended_count != TX_NO_SUSPENSIONS)
 80117e6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80117e8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80117ea:	2b00      	cmp	r3, #0
 80117ec:	d04b      	beq.n	8011886 <_tx_queue_cleanup+0xe2>
#endif

                        /* Yes, we still have thread suspension!  */

                        /* Clear the suspension cleanup flag.  */
                        thread_ptr -> tx_thread_suspend_cleanup =  TX_NULL;
 80117ee:	687b      	ldr	r3, [r7, #4]
 80117f0:	2200      	movs	r2, #0
 80117f2:	669a      	str	r2, [r3, #104]	@ 0x68

                        /* Decrement the suspended count.  */
                        queue_ptr -> tx_queue_suspended_count--;
 80117f4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80117f6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80117f8:	1e5a      	subs	r2, r3, #1
 80117fa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80117fc:	62da      	str	r2, [r3, #44]	@ 0x2c

                        /* Pickup the suspended count.  */
                        suspended_count =  queue_ptr -> tx_queue_suspended_count;
 80117fe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011800:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011802:	627b      	str	r3, [r7, #36]	@ 0x24

                        /* Remove the suspended thread from the list.  */

                        /* See if this is the only suspended thread on the list.  */
                        if (suspended_count == TX_NO_SUSPENSIONS)
 8011804:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011806:	2b00      	cmp	r3, #0
 8011808:	d103      	bne.n	8011812 <_tx_queue_cleanup+0x6e>
                        {

                            /* Yes, the only suspended thread.  */

                            /* Update the head pointer.  */
                            queue_ptr -> tx_queue_suspension_list =  TX_NULL;
 801180a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801180c:	2200      	movs	r2, #0
 801180e:	629a      	str	r2, [r3, #40]	@ 0x28
 8011810:	e013      	b.n	801183a <_tx_queue_cleanup+0x96>
                        {

                            /* At least one more thread is on the same suspension list.  */

                            /* Update the links of the adjacent threads.  */
                            next_thread =                                   thread_ptr -> tx_thread_suspended_next;
 8011812:	687b      	ldr	r3, [r7, #4]
 8011814:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8011816:	623b      	str	r3, [r7, #32]
                            previous_thread =                               thread_ptr -> tx_thread_suspended_previous;
 8011818:	687b      	ldr	r3, [r7, #4]
 801181a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 801181c:	61fb      	str	r3, [r7, #28]
                            next_thread -> tx_thread_suspended_previous =   previous_thread;
 801181e:	6a3b      	ldr	r3, [r7, #32]
 8011820:	69fa      	ldr	r2, [r7, #28]
 8011822:	675a      	str	r2, [r3, #116]	@ 0x74
                            previous_thread -> tx_thread_suspended_next =   next_thread;
 8011824:	69fb      	ldr	r3, [r7, #28]
 8011826:	6a3a      	ldr	r2, [r7, #32]
 8011828:	671a      	str	r2, [r3, #112]	@ 0x70

                            /* Determine if we need to update the head pointer.  */
                            if (queue_ptr -> tx_queue_suspension_list == thread_ptr)
 801182a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801182c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801182e:	687a      	ldr	r2, [r7, #4]
 8011830:	429a      	cmp	r2, r3
 8011832:	d102      	bne.n	801183a <_tx_queue_cleanup+0x96>
                            {

                                /* Update the list head pointer.  */
                                queue_ptr -> tx_queue_suspension_list =         next_thread;
 8011834:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011836:	6a3a      	ldr	r2, [r7, #32]
 8011838:	629a      	str	r2, [r3, #40]	@ 0x28
                            }
                        }

                        /* Now we need to determine if this cleanup is from a terminate, timeout,
                           or from a wait abort.  */
                        if (thread_ptr -> tx_thread_state == TX_QUEUE_SUSP)
 801183a:	687b      	ldr	r3, [r7, #4]
 801183c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 801183e:	2b05      	cmp	r3, #5
 8011840:	d121      	bne.n	8011886 <_tx_queue_cleanup+0xe2>
                            /* Increment the number of timeouts on this queue.  */
                            queue_ptr -> tx_queue_performance_timeout_count++;
#endif

                            /* Setup return status.  */
                            if (queue_ptr -> tx_queue_enqueued != TX_NO_MESSAGES)
 8011842:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011844:	691b      	ldr	r3, [r3, #16]
 8011846:	2b00      	cmp	r3, #0
 8011848:	d004      	beq.n	8011854 <_tx_queue_cleanup+0xb0>
                            {

                                /* Queue full timeout!  */
                                thread_ptr -> tx_thread_suspend_status =  TX_QUEUE_FULL;
 801184a:	687b      	ldr	r3, [r7, #4]
 801184c:	2284      	movs	r2, #132	@ 0x84
 801184e:	210b      	movs	r1, #11
 8011850:	5099      	str	r1, [r3, r2]
 8011852:	e003      	b.n	801185c <_tx_queue_cleanup+0xb8>
                            }
                            else
                            {

                                /* Queue empty timeout!  */
                                thread_ptr -> tx_thread_suspend_status =  TX_QUEUE_EMPTY;
 8011854:	687b      	ldr	r3, [r7, #4]
 8011856:	2284      	movs	r2, #132	@ 0x84
 8011858:	210a      	movs	r1, #10
 801185a:	5099      	str	r1, [r3, r2]
                            /* Resume the thread!  */
                            _tx_thread_system_ni_resume(thread_ptr);
#else

                            /* Temporarily disable preemption.  */
                            _tx_thread_preempt_disable++;
 801185c:	4b11      	ldr	r3, [pc, #68]	@ (80118a4 <_tx_queue_cleanup+0x100>)
 801185e:	681b      	ldr	r3, [r3, #0]
 8011860:	1c5a      	adds	r2, r3, #1
 8011862:	4b10      	ldr	r3, [pc, #64]	@ (80118a4 <_tx_queue_cleanup+0x100>)
 8011864:	601a      	str	r2, [r3, #0]
 8011866:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011868:	613b      	str	r3, [r7, #16]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 801186a:	693b      	ldr	r3, [r7, #16]
 801186c:	f383 8810 	msr	PRIMASK, r3
}
 8011870:	46c0      	nop			@ (mov r8, r8)

                            /* Restore interrupts.  */
                            TX_RESTORE

                            /* Resume the thread!  */
                            _tx_thread_system_resume(thread_ptr);
 8011872:	687b      	ldr	r3, [r7, #4]
 8011874:	0018      	movs	r0, r3
 8011876:	f000 ff4f 	bl	8012718 <_tx_thread_system_resume>
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 801187a:	f3ef 8310 	mrs	r3, PRIMASK
 801187e:	617b      	str	r3, [r7, #20]
    __asm__ volatile (" CPSID i" : : : "memory" );
 8011880:	b672      	cpsid	i
    return(primask_value);
 8011882:	697b      	ldr	r3, [r7, #20]

                            /* Disable interrupts.  */
                            TX_DISABLE
 8011884:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8011886:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011888:	60fb      	str	r3, [r7, #12]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 801188a:	68fb      	ldr	r3, [r7, #12]
 801188c:	f383 8810 	msr	PRIMASK, r3
}
 8011890:	46c0      	nop			@ (mov r8, r8)
    }

    /* Restore interrupts.  */
    TX_RESTORE
#endif
}
 8011892:	46c0      	nop			@ (mov r8, r8)
 8011894:	46bd      	mov	sp, r7
 8011896:	b00c      	add	sp, #48	@ 0x30
 8011898:	bd80      	pop	{r7, pc}
 801189a:	46c0      	nop			@ (mov r8, r8)
 801189c:	080117a5 	.word	0x080117a5
 80118a0:	51554555 	.word	0x51554555
 80118a4:	20003fd0 	.word	0x20003fd0

080118a8 <_tx_queue_create>:
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _tx_queue_create(TX_QUEUE *queue_ptr, CHAR *name_ptr, UINT message_size,
                        VOID *queue_start, ULONG queue_size)
{
 80118a8:	b580      	push	{r7, lr}
 80118aa:	b090      	sub	sp, #64	@ 0x40
 80118ac:	af00      	add	r7, sp, #0
 80118ae:	60f8      	str	r0, [r7, #12]
 80118b0:	60b9      	str	r1, [r7, #8]
 80118b2:	607a      	str	r2, [r7, #4]
 80118b4:	603b      	str	r3, [r7, #0]
TX_QUEUE        *next_queue;
TX_QUEUE        *previous_queue;


    /* Initialize queue control block to all zeros.  */
    TX_MEMSET(queue_ptr, 0, (sizeof(TX_QUEUE)));
 80118b6:	68fb      	ldr	r3, [r7, #12]
 80118b8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80118ba:	2337      	movs	r3, #55	@ 0x37
 80118bc:	18fb      	adds	r3, r7, r3
 80118be:	2200      	movs	r2, #0
 80118c0:	701a      	strb	r2, [r3, #0]
 80118c2:	2338      	movs	r3, #56	@ 0x38
 80118c4:	633b      	str	r3, [r7, #48]	@ 0x30
 80118c6:	2300      	movs	r3, #0
 80118c8:	63bb      	str	r3, [r7, #56]	@ 0x38
 80118ca:	e009      	b.n	80118e0 <_tx_queue_create+0x38>
 80118cc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80118ce:	1c5a      	adds	r2, r3, #1
 80118d0:	63fa      	str	r2, [r7, #60]	@ 0x3c
 80118d2:	2237      	movs	r2, #55	@ 0x37
 80118d4:	18ba      	adds	r2, r7, r2
 80118d6:	7812      	ldrb	r2, [r2, #0]
 80118d8:	701a      	strb	r2, [r3, #0]
 80118da:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80118dc:	3301      	adds	r3, #1
 80118de:	63bb      	str	r3, [r7, #56]	@ 0x38
 80118e0:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80118e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80118e4:	429a      	cmp	r2, r3
 80118e6:	d3f1      	bcc.n	80118cc <_tx_queue_create+0x24>

    /* Setup the basic queue fields.  */
    queue_ptr -> tx_queue_name =             name_ptr;
 80118e8:	68fb      	ldr	r3, [r7, #12]
 80118ea:	68ba      	ldr	r2, [r7, #8]
 80118ec:	605a      	str	r2, [r3, #4]

    /* Save the message size in the control block.  */
    queue_ptr -> tx_queue_message_size =  message_size;
 80118ee:	68fb      	ldr	r3, [r7, #12]
 80118f0:	687a      	ldr	r2, [r7, #4]
 80118f2:	609a      	str	r2, [r3, #8]

    /* Determine how many messages will fit in the queue area and the number
       of ULONGs used.  */
    capacity =    (UINT) (queue_size / ((ULONG) (((ULONG) message_size) * (sizeof(ULONG)))));
 80118f4:	687b      	ldr	r3, [r7, #4]
 80118f6:	009b      	lsls	r3, r3, #2
 80118f8:	0019      	movs	r1, r3
 80118fa:	6cb8      	ldr	r0, [r7, #72]	@ 0x48
 80118fc:	f7f4 fd9a 	bl	8006434 <__udivsi3>
 8011900:	0003      	movs	r3, r0
 8011902:	62fb      	str	r3, [r7, #44]	@ 0x2c
    used_words =  capacity * message_size;
 8011904:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011906:	687a      	ldr	r2, [r7, #4]
 8011908:	4353      	muls	r3, r2
 801190a:	62bb      	str	r3, [r7, #40]	@ 0x28

    /* Save the starting address and calculate the ending address of
       the queue.  Note that the ending address is really one past the
       end!  */
    queue_ptr -> tx_queue_start =  TX_VOID_TO_ULONG_POINTER_CONVERT(queue_start);
 801190c:	68fb      	ldr	r3, [r7, #12]
 801190e:	683a      	ldr	r2, [r7, #0]
 8011910:	619a      	str	r2, [r3, #24]
    queue_ptr -> tx_queue_end =    TX_ULONG_POINTER_ADD(queue_ptr -> tx_queue_start, used_words);
 8011912:	68fb      	ldr	r3, [r7, #12]
 8011914:	699a      	ldr	r2, [r3, #24]
 8011916:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011918:	009b      	lsls	r3, r3, #2
 801191a:	18d2      	adds	r2, r2, r3
 801191c:	68fb      	ldr	r3, [r7, #12]
 801191e:	61da      	str	r2, [r3, #28]

    /* Set the read and write pointers to the beginning of the queue
       area.  */
    queue_ptr -> tx_queue_read =   TX_VOID_TO_ULONG_POINTER_CONVERT(queue_start);
 8011920:	68fb      	ldr	r3, [r7, #12]
 8011922:	683a      	ldr	r2, [r7, #0]
 8011924:	621a      	str	r2, [r3, #32]
    queue_ptr -> tx_queue_write =  TX_VOID_TO_ULONG_POINTER_CONVERT(queue_start);
 8011926:	68fb      	ldr	r3, [r7, #12]
 8011928:	683a      	ldr	r2, [r7, #0]
 801192a:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Setup the number of enqueued messages and the number of message
       slots available in the queue.  */
    queue_ptr -> tx_queue_available_storage =  (UINT) capacity;
 801192c:	68fb      	ldr	r3, [r7, #12]
 801192e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8011930:	615a      	str	r2, [r3, #20]
    queue_ptr -> tx_queue_capacity =           (UINT) capacity;
 8011932:	68fb      	ldr	r3, [r7, #12]
 8011934:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8011936:	60da      	str	r2, [r3, #12]
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 8011938:	f3ef 8310 	mrs	r3, PRIMASK
 801193c:	61bb      	str	r3, [r7, #24]
    __asm__ volatile (" CPSID i" : : : "memory" );
 801193e:	b672      	cpsid	i
    return(primask_value);
 8011940:	69bb      	ldr	r3, [r7, #24]

    /* Disable interrupts to put the queue on the created list.  */
    TX_DISABLE
 8011942:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Setup the queue ID to make it valid.  */
    queue_ptr -> tx_queue_id =  TX_QUEUE_ID;
 8011944:	68fb      	ldr	r3, [r7, #12]
 8011946:	4a19      	ldr	r2, [pc, #100]	@ (80119ac <_tx_queue_create+0x104>)
 8011948:	601a      	str	r2, [r3, #0]

    /* Place the queue on the list of created queues.  First,
       check for an empty list.  */
    if (_tx_queue_created_count == TX_EMPTY)
 801194a:	4b19      	ldr	r3, [pc, #100]	@ (80119b0 <_tx_queue_create+0x108>)
 801194c:	681b      	ldr	r3, [r3, #0]
 801194e:	2b00      	cmp	r3, #0
 8011950:	d109      	bne.n	8011966 <_tx_queue_create+0xbe>
    {

        /* The created queue list is empty.  Add queue to empty list.  */
        _tx_queue_created_ptr =                   queue_ptr;
 8011952:	4b18      	ldr	r3, [pc, #96]	@ (80119b4 <_tx_queue_create+0x10c>)
 8011954:	68fa      	ldr	r2, [r7, #12]
 8011956:	601a      	str	r2, [r3, #0]
        queue_ptr -> tx_queue_created_next =      queue_ptr;
 8011958:	68fb      	ldr	r3, [r7, #12]
 801195a:	68fa      	ldr	r2, [r7, #12]
 801195c:	631a      	str	r2, [r3, #48]	@ 0x30
        queue_ptr -> tx_queue_created_previous =  queue_ptr;
 801195e:	68fb      	ldr	r3, [r7, #12]
 8011960:	68fa      	ldr	r2, [r7, #12]
 8011962:	635a      	str	r2, [r3, #52]	@ 0x34
 8011964:	e011      	b.n	801198a <_tx_queue_create+0xe2>
    }
    else
    {

        /* This list is not NULL, add to the end of the list.  */
        next_queue =      _tx_queue_created_ptr;
 8011966:	4b13      	ldr	r3, [pc, #76]	@ (80119b4 <_tx_queue_create+0x10c>)
 8011968:	681b      	ldr	r3, [r3, #0]
 801196a:	623b      	str	r3, [r7, #32]
        previous_queue =  next_queue -> tx_queue_created_previous;
 801196c:	6a3b      	ldr	r3, [r7, #32]
 801196e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8011970:	61fb      	str	r3, [r7, #28]

        /* Place the new queue in the list.  */
        next_queue -> tx_queue_created_previous =  queue_ptr;
 8011972:	6a3b      	ldr	r3, [r7, #32]
 8011974:	68fa      	ldr	r2, [r7, #12]
 8011976:	635a      	str	r2, [r3, #52]	@ 0x34
        previous_queue -> tx_queue_created_next =  queue_ptr;
 8011978:	69fb      	ldr	r3, [r7, #28]
 801197a:	68fa      	ldr	r2, [r7, #12]
 801197c:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Setup this queues's created links.  */
        queue_ptr -> tx_queue_created_previous =  previous_queue;
 801197e:	68fb      	ldr	r3, [r7, #12]
 8011980:	69fa      	ldr	r2, [r7, #28]
 8011982:	635a      	str	r2, [r3, #52]	@ 0x34
        queue_ptr -> tx_queue_created_next =      next_queue;
 8011984:	68fb      	ldr	r3, [r7, #12]
 8011986:	6a3a      	ldr	r2, [r7, #32]
 8011988:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Increment the created queue count.  */
    _tx_queue_created_count++;
 801198a:	4b09      	ldr	r3, [pc, #36]	@ (80119b0 <_tx_queue_create+0x108>)
 801198c:	681b      	ldr	r3, [r3, #0]
 801198e:	1c5a      	adds	r2, r3, #1
 8011990:	4b07      	ldr	r3, [pc, #28]	@ (80119b0 <_tx_queue_create+0x108>)
 8011992:	601a      	str	r2, [r3, #0]
 8011994:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011996:	617b      	str	r3, [r7, #20]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 8011998:	697b      	ldr	r3, [r7, #20]
 801199a:	f383 8810 	msr	PRIMASK, r3
}
 801199e:	46c0      	nop			@ (mov r8, r8)

    /* Restore interrupts.  */
    TX_RESTORE

    /* Return TX_SUCCESS.  */
    return(TX_SUCCESS);
 80119a0:	2300      	movs	r3, #0
}
 80119a2:	0018      	movs	r0, r3
 80119a4:	46bd      	mov	sp, r7
 80119a6:	b010      	add	sp, #64	@ 0x40
 80119a8:	bd80      	pop	{r7, pc}
 80119aa:	46c0      	nop			@ (mov r8, r8)
 80119ac:	51554555 	.word	0x51554555
 80119b0:	20003f0c 	.word	0x20003f0c
 80119b4:	20003f08 	.word	0x20003f08

080119b8 <_tx_queue_receive>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _tx_queue_receive(TX_QUEUE *queue_ptr, VOID *destination_ptr, ULONG wait_option)
{
 80119b8:	b580      	push	{r7, lr}
 80119ba:	b094      	sub	sp, #80	@ 0x50
 80119bc:	af00      	add	r7, sp, #0
 80119be:	60f8      	str	r0, [r7, #12]
 80119c0:	60b9      	str	r1, [r7, #8]
 80119c2:	607a      	str	r2, [r7, #4]
TX_THREAD       *previous_thread;
UINT            status;


    /* Default the status to TX_SUCCESS.  */
    status =  TX_SUCCESS;
 80119c4:	2300      	movs	r3, #0
 80119c6:	643b      	str	r3, [r7, #64]	@ 0x40
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 80119c8:	f3ef 8310 	mrs	r3, PRIMASK
 80119cc:	62bb      	str	r3, [r7, #40]	@ 0x28
    __asm__ volatile (" CPSID i" : : : "memory" );
 80119ce:	b672      	cpsid	i
    return(primask_value);
 80119d0:	6abb      	ldr	r3, [r7, #40]	@ 0x28

    /* Disable interrupts to receive message from queue.  */
    TX_DISABLE
 80119d2:	63fb      	str	r3, [r7, #60]	@ 0x3c

    /* Log this kernel call.  */
    TX_EL_QUEUE_RECEIVE_INSERT

    /* Pickup the thread suspension count.  */
    suspended_count =  queue_ptr -> tx_queue_suspended_count;
 80119d4:	68fb      	ldr	r3, [r7, #12]
 80119d6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80119d8:	63bb      	str	r3, [r7, #56]	@ 0x38

    /* Determine if there is anything in the queue.  */
    if (queue_ptr -> tx_queue_enqueued != TX_NO_MESSAGES)
 80119da:	68fb      	ldr	r3, [r7, #12]
 80119dc:	691b      	ldr	r3, [r3, #16]
 80119de:	2b00      	cmp	r3, #0
 80119e0:	d100      	bne.n	80119e4 <_tx_queue_receive+0x2c>
 80119e2:	e137      	b.n	8011c54 <_tx_queue_receive+0x29c>
    {

        /* Determine if there are any suspensions.  */
        if (suspended_count == TX_NO_SUSPENSIONS)
 80119e4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80119e6:	2b00      	cmp	r3, #0
 80119e8:	d13c      	bne.n	8011a64 <_tx_queue_receive+0xac>
        {

            /* There is a message waiting in the queue and there are no suspensi.  */

            /* Setup source and destination pointers.  */
            source =       queue_ptr -> tx_queue_read;
 80119ea:	68fb      	ldr	r3, [r7, #12]
 80119ec:	6a1b      	ldr	r3, [r3, #32]
 80119ee:	64fb      	str	r3, [r7, #76]	@ 0x4c
            destination =  TX_VOID_TO_ULONG_POINTER_CONVERT(destination_ptr);
 80119f0:	68bb      	ldr	r3, [r7, #8]
 80119f2:	64bb      	str	r3, [r7, #72]	@ 0x48
            size =         queue_ptr -> tx_queue_message_size;
 80119f4:	68fb      	ldr	r3, [r7, #12]
 80119f6:	689b      	ldr	r3, [r3, #8]
 80119f8:	647b      	str	r3, [r7, #68]	@ 0x44

            /* Copy message. Note that the source and destination pointers are
               incremented by the macro.  */
            TX_QUEUE_MESSAGE_COPY(source, destination, size)
 80119fa:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80119fc:	1d13      	adds	r3, r2, #4
 80119fe:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8011a00:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8011a02:	1d19      	adds	r1, r3, #4
 8011a04:	64b9      	str	r1, [r7, #72]	@ 0x48
 8011a06:	6812      	ldr	r2, [r2, #0]
 8011a08:	601a      	str	r2, [r3, #0]
 8011a0a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8011a0c:	2b01      	cmp	r3, #1
 8011a0e:	d90e      	bls.n	8011a2e <_tx_queue_receive+0x76>
 8011a10:	e007      	b.n	8011a22 <_tx_queue_receive+0x6a>
 8011a12:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8011a14:	1d13      	adds	r3, r2, #4
 8011a16:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8011a18:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8011a1a:	1d19      	adds	r1, r3, #4
 8011a1c:	64b9      	str	r1, [r7, #72]	@ 0x48
 8011a1e:	6812      	ldr	r2, [r2, #0]
 8011a20:	601a      	str	r2, [r3, #0]
 8011a22:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8011a24:	3b01      	subs	r3, #1
 8011a26:	647b      	str	r3, [r7, #68]	@ 0x44
 8011a28:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8011a2a:	2b00      	cmp	r3, #0
 8011a2c:	d1f1      	bne.n	8011a12 <_tx_queue_receive+0x5a>

            /* Determine if we are at the end.  */
            if (source == queue_ptr -> tx_queue_end)
 8011a2e:	68fb      	ldr	r3, [r7, #12]
 8011a30:	69db      	ldr	r3, [r3, #28]
 8011a32:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8011a34:	429a      	cmp	r2, r3
 8011a36:	d102      	bne.n	8011a3e <_tx_queue_receive+0x86>
            {

                /* Yes, wrap around to the beginning.  */
                source =  queue_ptr -> tx_queue_start;
 8011a38:	68fb      	ldr	r3, [r7, #12]
 8011a3a:	699b      	ldr	r3, [r3, #24]
 8011a3c:	64fb      	str	r3, [r7, #76]	@ 0x4c
            }

            /* Setup the queue read pointer.   */
            queue_ptr -> tx_queue_read =  source;
 8011a3e:	68fb      	ldr	r3, [r7, #12]
 8011a40:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8011a42:	621a      	str	r2, [r3, #32]

            /* Increase the amount of available storage.  */
            queue_ptr -> tx_queue_available_storage++;
 8011a44:	68fb      	ldr	r3, [r7, #12]
 8011a46:	695b      	ldr	r3, [r3, #20]
 8011a48:	1c5a      	adds	r2, r3, #1
 8011a4a:	68fb      	ldr	r3, [r7, #12]
 8011a4c:	615a      	str	r2, [r3, #20]

            /* Decrease the enqueued count.  */
            queue_ptr -> tx_queue_enqueued--;
 8011a4e:	68fb      	ldr	r3, [r7, #12]
 8011a50:	691b      	ldr	r3, [r3, #16]
 8011a52:	1e5a      	subs	r2, r3, #1
 8011a54:	68fb      	ldr	r3, [r7, #12]
 8011a56:	611a      	str	r2, [r3, #16]
 8011a58:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8011a5a:	627b      	str	r3, [r7, #36]	@ 0x24
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 8011a5c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011a5e:	f383 8810 	msr	PRIMASK, r3
}
 8011a62:	e166      	b.n	8011d32 <_tx_queue_receive+0x37a>
        {

            /* At this point we know the queue is full.  */

            /* Pickup thread suspension list head pointer.  */
            thread_ptr =  queue_ptr -> tx_queue_suspension_list;
 8011a64:	68fb      	ldr	r3, [r7, #12]
 8011a66:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8011a68:	637b      	str	r3, [r7, #52]	@ 0x34

            /* Now determine if there is a queue front suspension active.   */

            /* Is the front suspension flag set?  */
            if (thread_ptr -> tx_thread_suspend_option == TX_TRUE)
 8011a6a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011a6c:	2280      	movs	r2, #128	@ 0x80
 8011a6e:	589b      	ldr	r3, [r3, r2]
 8011a70:	2b01      	cmp	r3, #1
 8011a72:	d154      	bne.n	8011b1e <_tx_queue_receive+0x166>
                /* Yes, a queue front suspension is present.  */

                /* Return the message associated with this suspension.  */

                /* Setup source and destination pointers.  */
                source =       TX_VOID_TO_ULONG_POINTER_CONVERT(thread_ptr -> tx_thread_additional_suspend_info);
 8011a74:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011a76:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8011a78:	64fb      	str	r3, [r7, #76]	@ 0x4c
                destination =  TX_VOID_TO_ULONG_POINTER_CONVERT(destination_ptr);
 8011a7a:	68bb      	ldr	r3, [r7, #8]
 8011a7c:	64bb      	str	r3, [r7, #72]	@ 0x48
                size =         queue_ptr -> tx_queue_message_size;
 8011a7e:	68fb      	ldr	r3, [r7, #12]
 8011a80:	689b      	ldr	r3, [r3, #8]
 8011a82:	647b      	str	r3, [r7, #68]	@ 0x44

                /* Copy message. Note that the source and destination pointers are
                   incremented by the macro.  */
                TX_QUEUE_MESSAGE_COPY(source, destination, size)
 8011a84:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8011a86:	1d13      	adds	r3, r2, #4
 8011a88:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8011a8a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8011a8c:	1d19      	adds	r1, r3, #4
 8011a8e:	64b9      	str	r1, [r7, #72]	@ 0x48
 8011a90:	6812      	ldr	r2, [r2, #0]
 8011a92:	601a      	str	r2, [r3, #0]
 8011a94:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8011a96:	2b01      	cmp	r3, #1
 8011a98:	d90e      	bls.n	8011ab8 <_tx_queue_receive+0x100>
 8011a9a:	e007      	b.n	8011aac <_tx_queue_receive+0xf4>
 8011a9c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8011a9e:	1d13      	adds	r3, r2, #4
 8011aa0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8011aa2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8011aa4:	1d19      	adds	r1, r3, #4
 8011aa6:	64b9      	str	r1, [r7, #72]	@ 0x48
 8011aa8:	6812      	ldr	r2, [r2, #0]
 8011aaa:	601a      	str	r2, [r3, #0]
 8011aac:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8011aae:	3b01      	subs	r3, #1
 8011ab0:	647b      	str	r3, [r7, #68]	@ 0x44
 8011ab2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8011ab4:	2b00      	cmp	r3, #0
 8011ab6:	d1f1      	bne.n	8011a9c <_tx_queue_receive+0xe4>

                /* Message is now in the caller's destination. See if this is the only suspended thread
                   on the list.  */
                suspended_count--;
 8011ab8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011aba:	3b01      	subs	r3, #1
 8011abc:	63bb      	str	r3, [r7, #56]	@ 0x38
                if (suspended_count == TX_NO_SUSPENSIONS)
 8011abe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011ac0:	2b00      	cmp	r3, #0
 8011ac2:	d103      	bne.n	8011acc <_tx_queue_receive+0x114>
                {

                    /* Yes, the only suspended thread.  */

                    /* Update the head pointer.  */
                    queue_ptr -> tx_queue_suspension_list =  TX_NULL;
 8011ac4:	68fb      	ldr	r3, [r7, #12]
 8011ac6:	2200      	movs	r2, #0
 8011ac8:	629a      	str	r2, [r3, #40]	@ 0x28
 8011aca:	e00e      	b.n	8011aea <_tx_queue_receive+0x132>
                {

                    /* At least one more thread is on the same expiration list.  */

                    /* Update the list head pointer.  */
                    next_thread =                            thread_ptr -> tx_thread_suspended_next;
 8011acc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011ace:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8011ad0:	633b      	str	r3, [r7, #48]	@ 0x30
                    queue_ptr -> tx_queue_suspension_list =  next_thread;
 8011ad2:	68fb      	ldr	r3, [r7, #12]
 8011ad4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8011ad6:	629a      	str	r2, [r3, #40]	@ 0x28

                    /* Update the links of the adjacent threads.  */
                    previous_thread =                              thread_ptr -> tx_thread_suspended_previous;
 8011ad8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011ada:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8011adc:	62fb      	str	r3, [r7, #44]	@ 0x2c
                    next_thread -> tx_thread_suspended_previous =  previous_thread;
 8011ade:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011ae0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8011ae2:	675a      	str	r2, [r3, #116]	@ 0x74
                    previous_thread -> tx_thread_suspended_next =  next_thread;
 8011ae4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011ae6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8011ae8:	671a      	str	r2, [r3, #112]	@ 0x70
                }

                /* Decrement the suspension count.  */
                queue_ptr -> tx_queue_suspended_count =  suspended_count;
 8011aea:	68fb      	ldr	r3, [r7, #12]
 8011aec:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8011aee:	62da      	str	r2, [r3, #44]	@ 0x2c

                /* Prepare for resumption of the first thread.  */

                /* Clear cleanup routine to avoid timeout.  */
                thread_ptr -> tx_thread_suspend_cleanup =  TX_NULL;
 8011af0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011af2:	2200      	movs	r2, #0
 8011af4:	669a      	str	r2, [r3, #104]	@ 0x68

                /* Put return status into the thread control block.  */
                thread_ptr -> tx_thread_suspend_status =  TX_SUCCESS;
 8011af6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011af8:	2284      	movs	r2, #132	@ 0x84
 8011afa:	2100      	movs	r1, #0
 8011afc:	5099      	str	r1, [r3, r2]
                /* Restore interrupts.  */
                TX_RESTORE
#else

                /* Temporarily disable preemption.  */
                _tx_thread_preempt_disable++;
 8011afe:	4b8f      	ldr	r3, [pc, #572]	@ (8011d3c <_tx_queue_receive+0x384>)
 8011b00:	681b      	ldr	r3, [r3, #0]
 8011b02:	1c5a      	adds	r2, r3, #1
 8011b04:	4b8d      	ldr	r3, [pc, #564]	@ (8011d3c <_tx_queue_receive+0x384>)
 8011b06:	601a      	str	r2, [r3, #0]
 8011b08:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8011b0a:	623b      	str	r3, [r7, #32]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 8011b0c:	6a3b      	ldr	r3, [r7, #32]
 8011b0e:	f383 8810 	msr	PRIMASK, r3
}
 8011b12:	46c0      	nop			@ (mov r8, r8)

                /* Restore interrupts.  */
                TX_RESTORE

                /* Resume thread.  */
                _tx_thread_system_resume(thread_ptr);
 8011b14:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011b16:	0018      	movs	r0, r3
 8011b18:	f000 fdfe 	bl	8012718 <_tx_thread_system_resume>
 8011b1c:	e109      	b.n	8011d32 <_tx_queue_receive+0x37a>
                /* At this point, we know that the queue is full and there
                   are one or more threads suspended trying to send another
                   message to this queue.  */

                /* Setup source and destination pointers.  */
                source =       queue_ptr -> tx_queue_read;
 8011b1e:	68fb      	ldr	r3, [r7, #12]
 8011b20:	6a1b      	ldr	r3, [r3, #32]
 8011b22:	64fb      	str	r3, [r7, #76]	@ 0x4c
                destination =  TX_VOID_TO_ULONG_POINTER_CONVERT(destination_ptr);
 8011b24:	68bb      	ldr	r3, [r7, #8]
 8011b26:	64bb      	str	r3, [r7, #72]	@ 0x48
                size =         queue_ptr -> tx_queue_message_size;
 8011b28:	68fb      	ldr	r3, [r7, #12]
 8011b2a:	689b      	ldr	r3, [r3, #8]
 8011b2c:	647b      	str	r3, [r7, #68]	@ 0x44

                /* Copy message. Note that the source and destination pointers are
                   incremented by the macro.  */
                TX_QUEUE_MESSAGE_COPY(source, destination, size)
 8011b2e:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8011b30:	1d13      	adds	r3, r2, #4
 8011b32:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8011b34:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8011b36:	1d19      	adds	r1, r3, #4
 8011b38:	64b9      	str	r1, [r7, #72]	@ 0x48
 8011b3a:	6812      	ldr	r2, [r2, #0]
 8011b3c:	601a      	str	r2, [r3, #0]
 8011b3e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8011b40:	2b01      	cmp	r3, #1
 8011b42:	d90e      	bls.n	8011b62 <_tx_queue_receive+0x1aa>
 8011b44:	e007      	b.n	8011b56 <_tx_queue_receive+0x19e>
 8011b46:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8011b48:	1d13      	adds	r3, r2, #4
 8011b4a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8011b4c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8011b4e:	1d19      	adds	r1, r3, #4
 8011b50:	64b9      	str	r1, [r7, #72]	@ 0x48
 8011b52:	6812      	ldr	r2, [r2, #0]
 8011b54:	601a      	str	r2, [r3, #0]
 8011b56:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8011b58:	3b01      	subs	r3, #1
 8011b5a:	647b      	str	r3, [r7, #68]	@ 0x44
 8011b5c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8011b5e:	2b00      	cmp	r3, #0
 8011b60:	d1f1      	bne.n	8011b46 <_tx_queue_receive+0x18e>

                /* Determine if we are at the end.  */
                if (source == queue_ptr -> tx_queue_end)
 8011b62:	68fb      	ldr	r3, [r7, #12]
 8011b64:	69db      	ldr	r3, [r3, #28]
 8011b66:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8011b68:	429a      	cmp	r2, r3
 8011b6a:	d102      	bne.n	8011b72 <_tx_queue_receive+0x1ba>
                {

                    /* Yes, wrap around to the beginning.  */
                    source =  queue_ptr -> tx_queue_start;
 8011b6c:	68fb      	ldr	r3, [r7, #12]
 8011b6e:	699b      	ldr	r3, [r3, #24]
 8011b70:	64fb      	str	r3, [r7, #76]	@ 0x4c
                }

                /* Setup the queue read pointer.   */
                queue_ptr -> tx_queue_read =  source;
 8011b72:	68fb      	ldr	r3, [r7, #12]
 8011b74:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8011b76:	621a      	str	r2, [r3, #32]

                /* Disable preemption.  */
                _tx_thread_preempt_disable++;
 8011b78:	4b70      	ldr	r3, [pc, #448]	@ (8011d3c <_tx_queue_receive+0x384>)
 8011b7a:	681b      	ldr	r3, [r3, #0]
 8011b7c:	1c5a      	adds	r2, r3, #1
 8011b7e:	4b6f      	ldr	r3, [pc, #444]	@ (8011d3c <_tx_queue_receive+0x384>)
 8011b80:	601a      	str	r2, [r3, #0]
                /* Disable interrupts again.  */
                TX_DISABLE
#endif

                /* Decrement the preemption disable variable.  */
                _tx_thread_preempt_disable--;
 8011b82:	4b6e      	ldr	r3, [pc, #440]	@ (8011d3c <_tx_queue_receive+0x384>)
 8011b84:	681b      	ldr	r3, [r3, #0]
 8011b86:	1e5a      	subs	r2, r3, #1
 8011b88:	4b6c      	ldr	r3, [pc, #432]	@ (8011d3c <_tx_queue_receive+0x384>)
 8011b8a:	601a      	str	r2, [r3, #0]

                /* Setup source and destination pointers.  */
                source =       TX_VOID_TO_ULONG_POINTER_CONVERT(thread_ptr -> tx_thread_additional_suspend_info);
 8011b8c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011b8e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8011b90:	64fb      	str	r3, [r7, #76]	@ 0x4c
                destination =  queue_ptr -> tx_queue_write;
 8011b92:	68fb      	ldr	r3, [r7, #12]
 8011b94:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8011b96:	64bb      	str	r3, [r7, #72]	@ 0x48
                size =         queue_ptr -> tx_queue_message_size;
 8011b98:	68fb      	ldr	r3, [r7, #12]
 8011b9a:	689b      	ldr	r3, [r3, #8]
 8011b9c:	647b      	str	r3, [r7, #68]	@ 0x44

                /* Copy message. Note that the source and destination pointers are
                   incremented by the macro.  */
                TX_QUEUE_MESSAGE_COPY(source, destination, size)
 8011b9e:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8011ba0:	1d13      	adds	r3, r2, #4
 8011ba2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8011ba4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8011ba6:	1d19      	adds	r1, r3, #4
 8011ba8:	64b9      	str	r1, [r7, #72]	@ 0x48
 8011baa:	6812      	ldr	r2, [r2, #0]
 8011bac:	601a      	str	r2, [r3, #0]
 8011bae:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8011bb0:	2b01      	cmp	r3, #1
 8011bb2:	d90e      	bls.n	8011bd2 <_tx_queue_receive+0x21a>
 8011bb4:	e007      	b.n	8011bc6 <_tx_queue_receive+0x20e>
 8011bb6:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8011bb8:	1d13      	adds	r3, r2, #4
 8011bba:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8011bbc:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8011bbe:	1d19      	adds	r1, r3, #4
 8011bc0:	64b9      	str	r1, [r7, #72]	@ 0x48
 8011bc2:	6812      	ldr	r2, [r2, #0]
 8011bc4:	601a      	str	r2, [r3, #0]
 8011bc6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8011bc8:	3b01      	subs	r3, #1
 8011bca:	647b      	str	r3, [r7, #68]	@ 0x44
 8011bcc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8011bce:	2b00      	cmp	r3, #0
 8011bd0:	d1f1      	bne.n	8011bb6 <_tx_queue_receive+0x1fe>

                /* Determine if we are at the end.  */
                if (destination == queue_ptr -> tx_queue_end)
 8011bd2:	68fb      	ldr	r3, [r7, #12]
 8011bd4:	69db      	ldr	r3, [r3, #28]
 8011bd6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8011bd8:	429a      	cmp	r2, r3
 8011bda:	d102      	bne.n	8011be2 <_tx_queue_receive+0x22a>
                {

                    /* Yes, wrap around to the beginning.  */
                    destination =  queue_ptr -> tx_queue_start;
 8011bdc:	68fb      	ldr	r3, [r7, #12]
 8011bde:	699b      	ldr	r3, [r3, #24]
 8011be0:	64bb      	str	r3, [r7, #72]	@ 0x48
                }

                /* Adjust the write pointer.  */
                queue_ptr -> tx_queue_write =  destination;
 8011be2:	68fb      	ldr	r3, [r7, #12]
 8011be4:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8011be6:	625a      	str	r2, [r3, #36]	@ 0x24

                /* Pickup thread pointer.  */
                thread_ptr =  queue_ptr -> tx_queue_suspension_list;
 8011be8:	68fb      	ldr	r3, [r7, #12]
 8011bea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8011bec:	637b      	str	r3, [r7, #52]	@ 0x34

                /* Message is now in the queue.  See if this is the only suspended thread
                   on the list.  */
                suspended_count--;
 8011bee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011bf0:	3b01      	subs	r3, #1
 8011bf2:	63bb      	str	r3, [r7, #56]	@ 0x38
                if (suspended_count == TX_NO_SUSPENSIONS)
 8011bf4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011bf6:	2b00      	cmp	r3, #0
 8011bf8:	d103      	bne.n	8011c02 <_tx_queue_receive+0x24a>
                {

                  /* Yes, the only suspended thread.  */

                    /* Update the head pointer.  */
                    queue_ptr -> tx_queue_suspension_list =  TX_NULL;
 8011bfa:	68fb      	ldr	r3, [r7, #12]
 8011bfc:	2200      	movs	r2, #0
 8011bfe:	629a      	str	r2, [r3, #40]	@ 0x28
 8011c00:	e00e      	b.n	8011c20 <_tx_queue_receive+0x268>
                {

                    /* At least one more thread is on the same expiration list.  */

                    /* Update the list head pointer.  */
                    next_thread =                            thread_ptr -> tx_thread_suspended_next;
 8011c02:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011c04:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8011c06:	633b      	str	r3, [r7, #48]	@ 0x30
                    queue_ptr -> tx_queue_suspension_list =  next_thread;
 8011c08:	68fb      	ldr	r3, [r7, #12]
 8011c0a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8011c0c:	629a      	str	r2, [r3, #40]	@ 0x28

                    /* Update the links of the adjacent threads.  */
                    previous_thread =                               thread_ptr -> tx_thread_suspended_previous;
 8011c0e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011c10:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8011c12:	62fb      	str	r3, [r7, #44]	@ 0x2c
                    next_thread -> tx_thread_suspended_previous =   previous_thread;
 8011c14:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011c16:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8011c18:	675a      	str	r2, [r3, #116]	@ 0x74
                    previous_thread -> tx_thread_suspended_next =   next_thread;
 8011c1a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011c1c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8011c1e:	671a      	str	r2, [r3, #112]	@ 0x70
                }

                /* Decrement the suspension count.  */
                queue_ptr -> tx_queue_suspended_count =  suspended_count;
 8011c20:	68fb      	ldr	r3, [r7, #12]
 8011c22:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8011c24:	62da      	str	r2, [r3, #44]	@ 0x2c

                /* Prepare for resumption of the first thread.  */

                /* Clear cleanup routine to avoid timeout.  */
                thread_ptr -> tx_thread_suspend_cleanup =  TX_NULL;
 8011c26:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011c28:	2200      	movs	r2, #0
 8011c2a:	669a      	str	r2, [r3, #104]	@ 0x68

                /* Put return status into the thread control block.  */
                thread_ptr -> tx_thread_suspend_status =  TX_SUCCESS;
 8011c2c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011c2e:	2284      	movs	r2, #132	@ 0x84
 8011c30:	2100      	movs	r1, #0
 8011c32:	5099      	str	r1, [r3, r2]
                /* Restore interrupts.  */
                TX_RESTORE
#else

                /* Temporarily disable preemption.  */
                _tx_thread_preempt_disable++;
 8011c34:	4b41      	ldr	r3, [pc, #260]	@ (8011d3c <_tx_queue_receive+0x384>)
 8011c36:	681b      	ldr	r3, [r3, #0]
 8011c38:	1c5a      	adds	r2, r3, #1
 8011c3a:	4b40      	ldr	r3, [pc, #256]	@ (8011d3c <_tx_queue_receive+0x384>)
 8011c3c:	601a      	str	r2, [r3, #0]
 8011c3e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8011c40:	61fb      	str	r3, [r7, #28]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 8011c42:	69fb      	ldr	r3, [r7, #28]
 8011c44:	f383 8810 	msr	PRIMASK, r3
}
 8011c48:	46c0      	nop			@ (mov r8, r8)

                /* Restore interrupts.  */
                TX_RESTORE

                /* Resume thread.  */
                _tx_thread_system_resume(thread_ptr);
 8011c4a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011c4c:	0018      	movs	r0, r3
 8011c4e:	f000 fd63 	bl	8012718 <_tx_thread_system_resume>
 8011c52:	e06e      	b.n	8011d32 <_tx_queue_receive+0x37a>
            }
        }
    }

    /* Determine if the request specifies suspension.  */
    else if (wait_option != TX_NO_WAIT)
 8011c54:	687b      	ldr	r3, [r7, #4]
 8011c56:	2b00      	cmp	r3, #0
 8011c58:	d063      	beq.n	8011d22 <_tx_queue_receive+0x36a>
    {

        /* Determine if the preempt disable flag is non-zero.  */
        if (_tx_thread_preempt_disable != ((UINT) 0))
 8011c5a:	4b38      	ldr	r3, [pc, #224]	@ (8011d3c <_tx_queue_receive+0x384>)
 8011c5c:	681b      	ldr	r3, [r3, #0]
 8011c5e:	2b00      	cmp	r3, #0
 8011c60:	d008      	beq.n	8011c74 <_tx_queue_receive+0x2bc>
 8011c62:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8011c64:	61bb      	str	r3, [r7, #24]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 8011c66:	69bb      	ldr	r3, [r7, #24]
 8011c68:	f383 8810 	msr	PRIMASK, r3
}
 8011c6c:	46c0      	nop			@ (mov r8, r8)

            /* Restore interrupts.  */
            TX_RESTORE

            /* Suspension is not allowed if the preempt disable flag is non-zero at this point - return error completion.  */
            status =  TX_QUEUE_EMPTY;
 8011c6e:	230a      	movs	r3, #10
 8011c70:	643b      	str	r3, [r7, #64]	@ 0x40
 8011c72:	e05e      	b.n	8011d32 <_tx_queue_receive+0x37a>
            /* Increment the number of empty suspensions on this queue.  */
            queue_ptr -> tx_queue_performance_empty_suspension_count++;
#endif

            /* Pickup thread pointer.  */
            TX_THREAD_GET_CURRENT(thread_ptr)
 8011c74:	4b32      	ldr	r3, [pc, #200]	@ (8011d40 <_tx_queue_receive+0x388>)
 8011c76:	681b      	ldr	r3, [r3, #0]
 8011c78:	637b      	str	r3, [r7, #52]	@ 0x34

            /* Setup cleanup routine pointer.  */
            thread_ptr -> tx_thread_suspend_cleanup =  &(_tx_queue_cleanup);
 8011c7a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011c7c:	4a31      	ldr	r2, [pc, #196]	@ (8011d44 <_tx_queue_receive+0x38c>)
 8011c7e:	669a      	str	r2, [r3, #104]	@ 0x68

            /* Setup cleanup information, i.e. this queue control
               block and the source pointer.  */
            thread_ptr -> tx_thread_suspend_control_block =    (VOID *) queue_ptr;
 8011c80:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011c82:	68fa      	ldr	r2, [r7, #12]
 8011c84:	66da      	str	r2, [r3, #108]	@ 0x6c
            thread_ptr -> tx_thread_additional_suspend_info =  (VOID *) destination_ptr;
 8011c86:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011c88:	68ba      	ldr	r2, [r7, #8]
 8011c8a:	67da      	str	r2, [r3, #124]	@ 0x7c
            thread_ptr -> tx_thread_suspend_option =           TX_FALSE;
 8011c8c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011c8e:	2280      	movs	r2, #128	@ 0x80
 8011c90:	2100      	movs	r1, #0
 8011c92:	5099      	str	r1, [r3, r2]

#ifndef TX_NOT_INTERRUPTABLE

            /* Increment the suspension sequence number, which is used to identify
               this suspension event.  */
            thread_ptr -> tx_thread_suspension_sequence++;
 8011c94:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011c96:	22ac      	movs	r2, #172	@ 0xac
 8011c98:	589b      	ldr	r3, [r3, r2]
 8011c9a:	1c5a      	adds	r2, r3, #1
 8011c9c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011c9e:	21ac      	movs	r1, #172	@ 0xac
 8011ca0:	505a      	str	r2, [r3, r1]
#endif

            /* Setup suspension list.  */
            if (suspended_count == TX_NO_SUSPENSIONS)
 8011ca2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011ca4:	2b00      	cmp	r3, #0
 8011ca6:	d109      	bne.n	8011cbc <_tx_queue_receive+0x304>
            {

                /* No other threads are suspended.  Setup the head pointer and
                   just setup this threads pointers to itself.  */
                queue_ptr -> tx_queue_suspension_list =         thread_ptr;
 8011ca8:	68fb      	ldr	r3, [r7, #12]
 8011caa:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8011cac:	629a      	str	r2, [r3, #40]	@ 0x28
                thread_ptr -> tx_thread_suspended_next =        thread_ptr;
 8011cae:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011cb0:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8011cb2:	671a      	str	r2, [r3, #112]	@ 0x70
                thread_ptr -> tx_thread_suspended_previous =    thread_ptr;
 8011cb4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011cb6:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8011cb8:	675a      	str	r2, [r3, #116]	@ 0x74
 8011cba:	e011      	b.n	8011ce0 <_tx_queue_receive+0x328>
            }
            else
            {

                /* This list is not NULL, add current thread to the end. */
                next_thread =                                   queue_ptr -> tx_queue_suspension_list;
 8011cbc:	68fb      	ldr	r3, [r7, #12]
 8011cbe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8011cc0:	633b      	str	r3, [r7, #48]	@ 0x30
                thread_ptr -> tx_thread_suspended_next =        next_thread;
 8011cc2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011cc4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8011cc6:	671a      	str	r2, [r3, #112]	@ 0x70
                previous_thread =                               next_thread -> tx_thread_suspended_previous;
 8011cc8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011cca:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8011ccc:	62fb      	str	r3, [r7, #44]	@ 0x2c
                thread_ptr -> tx_thread_suspended_previous =    previous_thread;
 8011cce:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011cd0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8011cd2:	675a      	str	r2, [r3, #116]	@ 0x74
                previous_thread -> tx_thread_suspended_next =   thread_ptr;
 8011cd4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011cd6:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8011cd8:	671a      	str	r2, [r3, #112]	@ 0x70
                next_thread -> tx_thread_suspended_previous =   thread_ptr;
 8011cda:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011cdc:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8011cde:	675a      	str	r2, [r3, #116]	@ 0x74
            }

            /* Increment the suspended thread count.  */
            queue_ptr -> tx_queue_suspended_count =  suspended_count + ((UINT) 1);
 8011ce0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011ce2:	1c5a      	adds	r2, r3, #1
 8011ce4:	68fb      	ldr	r3, [r7, #12]
 8011ce6:	62da      	str	r2, [r3, #44]	@ 0x2c

            /* Set the state to suspended.  */
            thread_ptr -> tx_thread_state =    TX_QUEUE_SUSP;
 8011ce8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011cea:	2205      	movs	r2, #5
 8011cec:	631a      	str	r2, [r3, #48]	@ 0x30
            /* Restore interrupts.  */
            TX_RESTORE
#else

            /* Set the suspending flag.  */
            thread_ptr -> tx_thread_suspending =  TX_TRUE;
 8011cee:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011cf0:	2201      	movs	r2, #1
 8011cf2:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Setup the timeout period.  */
            thread_ptr -> tx_thread_timer.tx_timer_internal_remaining_ticks =  wait_option;
 8011cf4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011cf6:	687a      	ldr	r2, [r7, #4]
 8011cf8:	64da      	str	r2, [r3, #76]	@ 0x4c

            /* Temporarily disable preemption.  */
            _tx_thread_preempt_disable++;
 8011cfa:	4b10      	ldr	r3, [pc, #64]	@ (8011d3c <_tx_queue_receive+0x384>)
 8011cfc:	681b      	ldr	r3, [r3, #0]
 8011cfe:	1c5a      	adds	r2, r3, #1
 8011d00:	4b0e      	ldr	r3, [pc, #56]	@ (8011d3c <_tx_queue_receive+0x384>)
 8011d02:	601a      	str	r2, [r3, #0]
 8011d04:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8011d06:	617b      	str	r3, [r7, #20]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 8011d08:	697b      	ldr	r3, [r7, #20]
 8011d0a:	f383 8810 	msr	PRIMASK, r3
}
 8011d0e:	46c0      	nop			@ (mov r8, r8)

            /* Restore interrupts.  */
            TX_RESTORE

            /* Call actual thread suspension routine.  */
            _tx_thread_system_suspend(thread_ptr);
 8011d10:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011d12:	0018      	movs	r0, r3
 8011d14:	f000 fe00 	bl	8012918 <_tx_thread_system_suspend>
#endif

            /* Return the completion status.  */
            status =  thread_ptr -> tx_thread_suspend_status;
 8011d18:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011d1a:	2284      	movs	r2, #132	@ 0x84
 8011d1c:	589b      	ldr	r3, [r3, r2]
 8011d1e:	643b      	str	r3, [r7, #64]	@ 0x40
 8011d20:	e007      	b.n	8011d32 <_tx_queue_receive+0x37a>
 8011d22:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8011d24:	613b      	str	r3, [r7, #16]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 8011d26:	693b      	ldr	r3, [r7, #16]
 8011d28:	f383 8810 	msr	PRIMASK, r3
}
 8011d2c:	46c0      	nop			@ (mov r8, r8)

        /* Restore interrupts.  */
        TX_RESTORE

        /* Immediate return, return error completion.  */
        status =  TX_QUEUE_EMPTY;
 8011d2e:	230a      	movs	r3, #10
 8011d30:	643b      	str	r3, [r7, #64]	@ 0x40
    }

    /* Return completion status.  */
    return(status);
 8011d32:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
}
 8011d34:	0018      	movs	r0, r3
 8011d36:	46bd      	mov	sp, r7
 8011d38:	b014      	add	sp, #80	@ 0x50
 8011d3a:	bd80      	pop	{r7, pc}
 8011d3c:	20003fd0 	.word	0x20003fd0
 8011d40:	20003f38 	.word	0x20003f38
 8011d44:	080117a5 	.word	0x080117a5

08011d48 <_tx_queue_send>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _tx_queue_send(TX_QUEUE *queue_ptr, VOID *source_ptr, ULONG wait_option)
{
 8011d48:	b580      	push	{r7, lr}
 8011d4a:	b094      	sub	sp, #80	@ 0x50
 8011d4c:	af00      	add	r7, sp, #0
 8011d4e:	60f8      	str	r0, [r7, #12]
 8011d50:	60b9      	str	r1, [r7, #8]
 8011d52:	607a      	str	r2, [r7, #4]
VOID            (*queue_send_notify)(struct TX_QUEUE_STRUCT *notify_queue_ptr);
#endif


    /* Default the status to TX_SUCCESS.  */
    status =  TX_SUCCESS;
 8011d54:	2300      	movs	r3, #0
 8011d56:	643b      	str	r3, [r7, #64]	@ 0x40
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 8011d58:	f3ef 8310 	mrs	r3, PRIMASK
 8011d5c:	62bb      	str	r3, [r7, #40]	@ 0x28
    __asm__ volatile (" CPSID i" : : : "memory" );
 8011d5e:	b672      	cpsid	i
    return(primask_value);
 8011d60:	6abb      	ldr	r3, [r7, #40]	@ 0x28

    /* Disable interrupts to place message in the queue.  */
    TX_DISABLE
 8011d62:	63fb      	str	r3, [r7, #60]	@ 0x3c

    /* Log this kernel call.  */
    TX_EL_QUEUE_SEND_INSERT

    /* Pickup the thread suspension count.  */
    suspended_count =  queue_ptr -> tx_queue_suspended_count;
 8011d64:	68fb      	ldr	r3, [r7, #12]
 8011d66:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011d68:	63bb      	str	r3, [r7, #56]	@ 0x38

    /* Determine if there is room in the queue.  */
    if (queue_ptr -> tx_queue_available_storage != TX_NO_MESSAGES)
 8011d6a:	68fb      	ldr	r3, [r7, #12]
 8011d6c:	695b      	ldr	r3, [r3, #20]
 8011d6e:	2b00      	cmp	r3, #0
 8011d70:	d100      	bne.n	8011d74 <_tx_queue_send+0x2c>
 8011d72:	e09b      	b.n	8011eac <_tx_queue_send+0x164>
    {

        /* There is room for the message in the queue.  */

        /* Determine if there are suspended on this queue.  */
        if (suspended_count == TX_NO_SUSPENSIONS)
 8011d74:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011d76:	2b00      	cmp	r3, #0
 8011d78:	d13c      	bne.n	8011df4 <_tx_queue_send+0xac>
        {

            /* No suspended threads, simply place the message in the queue.  */

            /* Reduce the amount of available storage.  */
            queue_ptr -> tx_queue_available_storage--;
 8011d7a:	68fb      	ldr	r3, [r7, #12]
 8011d7c:	695b      	ldr	r3, [r3, #20]
 8011d7e:	1e5a      	subs	r2, r3, #1
 8011d80:	68fb      	ldr	r3, [r7, #12]
 8011d82:	615a      	str	r2, [r3, #20]

            /* Increase the enqueued count.  */
            queue_ptr -> tx_queue_enqueued++;
 8011d84:	68fb      	ldr	r3, [r7, #12]
 8011d86:	691b      	ldr	r3, [r3, #16]
 8011d88:	1c5a      	adds	r2, r3, #1
 8011d8a:	68fb      	ldr	r3, [r7, #12]
 8011d8c:	611a      	str	r2, [r3, #16]

            /* Setup source and destination pointers.  */
            source =       TX_VOID_TO_ULONG_POINTER_CONVERT(source_ptr);
 8011d8e:	68bb      	ldr	r3, [r7, #8]
 8011d90:	64fb      	str	r3, [r7, #76]	@ 0x4c
            destination =  queue_ptr -> tx_queue_write;
 8011d92:	68fb      	ldr	r3, [r7, #12]
 8011d94:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8011d96:	64bb      	str	r3, [r7, #72]	@ 0x48
            size =         queue_ptr -> tx_queue_message_size;
 8011d98:	68fb      	ldr	r3, [r7, #12]
 8011d9a:	689b      	ldr	r3, [r3, #8]
 8011d9c:	647b      	str	r3, [r7, #68]	@ 0x44

            /* Copy message. Note that the source and destination pointers are
               incremented by the macro.  */
            TX_QUEUE_MESSAGE_COPY(source, destination, size)
 8011d9e:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8011da0:	1d13      	adds	r3, r2, #4
 8011da2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8011da4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8011da6:	1d19      	adds	r1, r3, #4
 8011da8:	64b9      	str	r1, [r7, #72]	@ 0x48
 8011daa:	6812      	ldr	r2, [r2, #0]
 8011dac:	601a      	str	r2, [r3, #0]
 8011dae:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8011db0:	2b01      	cmp	r3, #1
 8011db2:	d90e      	bls.n	8011dd2 <_tx_queue_send+0x8a>
 8011db4:	e007      	b.n	8011dc6 <_tx_queue_send+0x7e>
 8011db6:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8011db8:	1d13      	adds	r3, r2, #4
 8011dba:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8011dbc:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8011dbe:	1d19      	adds	r1, r3, #4
 8011dc0:	64b9      	str	r1, [r7, #72]	@ 0x48
 8011dc2:	6812      	ldr	r2, [r2, #0]
 8011dc4:	601a      	str	r2, [r3, #0]
 8011dc6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8011dc8:	3b01      	subs	r3, #1
 8011dca:	647b      	str	r3, [r7, #68]	@ 0x44
 8011dcc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8011dce:	2b00      	cmp	r3, #0
 8011dd0:	d1f1      	bne.n	8011db6 <_tx_queue_send+0x6e>

            /* Determine if we are at the end.  */
            if (destination == queue_ptr -> tx_queue_end)
 8011dd2:	68fb      	ldr	r3, [r7, #12]
 8011dd4:	69db      	ldr	r3, [r3, #28]
 8011dd6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8011dd8:	429a      	cmp	r2, r3
 8011dda:	d102      	bne.n	8011de2 <_tx_queue_send+0x9a>
            {

                /* Yes, wrap around to the beginning.  */
                destination =  queue_ptr -> tx_queue_start;
 8011ddc:	68fb      	ldr	r3, [r7, #12]
 8011dde:	699b      	ldr	r3, [r3, #24]
 8011de0:	64bb      	str	r3, [r7, #72]	@ 0x48
            }

            /* Adjust the write pointer.  */
            queue_ptr -> tx_queue_write =  destination;
 8011de2:	68fb      	ldr	r3, [r7, #12]
 8011de4:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8011de6:	625a      	str	r2, [r3, #36]	@ 0x24
 8011de8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8011dea:	627b      	str	r3, [r7, #36]	@ 0x24
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 8011dec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011dee:	f383 8810 	msr	PRIMASK, r3
}
 8011df2:	e0ca      	b.n	8011f8a <_tx_queue_send+0x242>
            /* There is a thread suspended on an empty queue. Simply
               copy the message to the suspended thread's destination
               pointer.  */

            /* Pickup the head of the suspension list.  */
            thread_ptr =  queue_ptr -> tx_queue_suspension_list;
 8011df4:	68fb      	ldr	r3, [r7, #12]
 8011df6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8011df8:	637b      	str	r3, [r7, #52]	@ 0x34

            /* See if this is the only suspended thread on the list.  */
            suspended_count--;
 8011dfa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011dfc:	3b01      	subs	r3, #1
 8011dfe:	63bb      	str	r3, [r7, #56]	@ 0x38
            if (suspended_count == TX_NO_SUSPENSIONS)
 8011e00:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011e02:	2b00      	cmp	r3, #0
 8011e04:	d103      	bne.n	8011e0e <_tx_queue_send+0xc6>
            {

                /* Yes, the only suspended thread.  */

                /* Update the head pointer.  */
                queue_ptr -> tx_queue_suspension_list =  TX_NULL;
 8011e06:	68fb      	ldr	r3, [r7, #12]
 8011e08:	2200      	movs	r2, #0
 8011e0a:	629a      	str	r2, [r3, #40]	@ 0x28
 8011e0c:	e012      	b.n	8011e34 <_tx_queue_send+0xec>
            {

                /* At least one more thread is on the same expiration list.  */

                /* Update the list head pointer.  */
                queue_ptr -> tx_queue_suspension_list =  thread_ptr -> tx_thread_suspended_next;
 8011e0e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011e10:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8011e12:	68fb      	ldr	r3, [r7, #12]
 8011e14:	629a      	str	r2, [r3, #40]	@ 0x28

                /* Update the links of the adjacent threads.  */
                next_thread =                            thread_ptr -> tx_thread_suspended_next;
 8011e16:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011e18:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8011e1a:	633b      	str	r3, [r7, #48]	@ 0x30
                queue_ptr -> tx_queue_suspension_list =  next_thread;
 8011e1c:	68fb      	ldr	r3, [r7, #12]
 8011e1e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8011e20:	629a      	str	r2, [r3, #40]	@ 0x28

                /* Update the links of the adjacent threads.  */
                previous_thread =                               thread_ptr -> tx_thread_suspended_previous;
 8011e22:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011e24:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8011e26:	62fb      	str	r3, [r7, #44]	@ 0x2c
                next_thread -> tx_thread_suspended_previous =   previous_thread;
 8011e28:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011e2a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8011e2c:	675a      	str	r2, [r3, #116]	@ 0x74
                previous_thread -> tx_thread_suspended_next =   next_thread;
 8011e2e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011e30:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8011e32:	671a      	str	r2, [r3, #112]	@ 0x70
            }

            /* Decrement the suspension count.  */
            queue_ptr -> tx_queue_suspended_count =  suspended_count;
 8011e34:	68fb      	ldr	r3, [r7, #12]
 8011e36:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8011e38:	62da      	str	r2, [r3, #44]	@ 0x2c

            /* Prepare for resumption of the thread.  */

            /* Clear cleanup routine to avoid timeout.  */
            thread_ptr -> tx_thread_suspend_cleanup =  TX_NULL;
 8011e3a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011e3c:	2200      	movs	r2, #0
 8011e3e:	669a      	str	r2, [r3, #104]	@ 0x68

            /* Setup source and destination pointers.  */
            source =       TX_VOID_TO_ULONG_POINTER_CONVERT(source_ptr);
 8011e40:	68bb      	ldr	r3, [r7, #8]
 8011e42:	64fb      	str	r3, [r7, #76]	@ 0x4c
            destination =  TX_VOID_TO_ULONG_POINTER_CONVERT(thread_ptr -> tx_thread_additional_suspend_info);
 8011e44:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011e46:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8011e48:	64bb      	str	r3, [r7, #72]	@ 0x48
            size =         queue_ptr -> tx_queue_message_size;
 8011e4a:	68fb      	ldr	r3, [r7, #12]
 8011e4c:	689b      	ldr	r3, [r3, #8]
 8011e4e:	647b      	str	r3, [r7, #68]	@ 0x44

            /* Copy message. Note that the source and destination pointers are
               incremented by the macro.  */
            TX_QUEUE_MESSAGE_COPY(source, destination, size)
 8011e50:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8011e52:	1d13      	adds	r3, r2, #4
 8011e54:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8011e56:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8011e58:	1d19      	adds	r1, r3, #4
 8011e5a:	64b9      	str	r1, [r7, #72]	@ 0x48
 8011e5c:	6812      	ldr	r2, [r2, #0]
 8011e5e:	601a      	str	r2, [r3, #0]
 8011e60:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8011e62:	2b01      	cmp	r3, #1
 8011e64:	d90e      	bls.n	8011e84 <_tx_queue_send+0x13c>
 8011e66:	e007      	b.n	8011e78 <_tx_queue_send+0x130>
 8011e68:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8011e6a:	1d13      	adds	r3, r2, #4
 8011e6c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8011e6e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8011e70:	1d19      	adds	r1, r3, #4
 8011e72:	64b9      	str	r1, [r7, #72]	@ 0x48
 8011e74:	6812      	ldr	r2, [r2, #0]
 8011e76:	601a      	str	r2, [r3, #0]
 8011e78:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8011e7a:	3b01      	subs	r3, #1
 8011e7c:	647b      	str	r3, [r7, #68]	@ 0x44
 8011e7e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8011e80:	2b00      	cmp	r3, #0
 8011e82:	d1f1      	bne.n	8011e68 <_tx_queue_send+0x120>

            /* Put return status into the thread control block.  */
            thread_ptr -> tx_thread_suspend_status =  TX_SUCCESS;
 8011e84:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011e86:	2284      	movs	r2, #132	@ 0x84
 8011e88:	2100      	movs	r1, #0
 8011e8a:	5099      	str	r1, [r3, r2]
            /* Restore interrupts.  */
            TX_RESTORE
#else

            /* Temporarily disable preemption.  */
            _tx_thread_preempt_disable++;
 8011e8c:	4b41      	ldr	r3, [pc, #260]	@ (8011f94 <_tx_queue_send+0x24c>)
 8011e8e:	681b      	ldr	r3, [r3, #0]
 8011e90:	1c5a      	adds	r2, r3, #1
 8011e92:	4b40      	ldr	r3, [pc, #256]	@ (8011f94 <_tx_queue_send+0x24c>)
 8011e94:	601a      	str	r2, [r3, #0]
 8011e96:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8011e98:	623b      	str	r3, [r7, #32]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 8011e9a:	6a3b      	ldr	r3, [r7, #32]
 8011e9c:	f383 8810 	msr	PRIMASK, r3
}
 8011ea0:	46c0      	nop			@ (mov r8, r8)

            /* Restore interrupts.  */
            TX_RESTORE

            /* Resume thread.  */
            _tx_thread_system_resume(thread_ptr);
 8011ea2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011ea4:	0018      	movs	r0, r3
 8011ea6:	f000 fc37 	bl	8012718 <_tx_thread_system_resume>
 8011eaa:	e06e      	b.n	8011f8a <_tx_queue_send+0x242>
#endif
        }
    }

    /* At this point, the queue is full. Determine if suspension is requested.  */
    else if (wait_option != TX_NO_WAIT)
 8011eac:	687b      	ldr	r3, [r7, #4]
 8011eae:	2b00      	cmp	r3, #0
 8011eb0:	d063      	beq.n	8011f7a <_tx_queue_send+0x232>
    {

        /* Determine if the preempt disable flag is non-zero.  */
        if (_tx_thread_preempt_disable != ((UINT) 0))
 8011eb2:	4b38      	ldr	r3, [pc, #224]	@ (8011f94 <_tx_queue_send+0x24c>)
 8011eb4:	681b      	ldr	r3, [r3, #0]
 8011eb6:	2b00      	cmp	r3, #0
 8011eb8:	d008      	beq.n	8011ecc <_tx_queue_send+0x184>
 8011eba:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8011ebc:	61fb      	str	r3, [r7, #28]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 8011ebe:	69fb      	ldr	r3, [r7, #28]
 8011ec0:	f383 8810 	msr	PRIMASK, r3
}
 8011ec4:	46c0      	nop			@ (mov r8, r8)

            /* Restore interrupts.  */
            TX_RESTORE

            /* Suspension is not allowed if the preempt disable flag is non-zero at this point - return error completion.  */
            status =  TX_QUEUE_FULL;
 8011ec6:	230b      	movs	r3, #11
 8011ec8:	643b      	str	r3, [r7, #64]	@ 0x40
 8011eca:	e05e      	b.n	8011f8a <_tx_queue_send+0x242>
            /* Increment the number of full suspensions on this queue.  */
            queue_ptr -> tx_queue_performance_full_suspension_count++;
#endif

            /* Pickup thread pointer.  */
            TX_THREAD_GET_CURRENT(thread_ptr)
 8011ecc:	4b32      	ldr	r3, [pc, #200]	@ (8011f98 <_tx_queue_send+0x250>)
 8011ece:	681b      	ldr	r3, [r3, #0]
 8011ed0:	637b      	str	r3, [r7, #52]	@ 0x34

            /* Setup cleanup routine pointer.  */
            thread_ptr -> tx_thread_suspend_cleanup =  &(_tx_queue_cleanup);
 8011ed2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011ed4:	4a31      	ldr	r2, [pc, #196]	@ (8011f9c <_tx_queue_send+0x254>)
 8011ed6:	669a      	str	r2, [r3, #104]	@ 0x68

            /* Setup cleanup information, i.e. this queue control
               block and the source pointer.  */
            thread_ptr -> tx_thread_suspend_control_block =    (VOID *) queue_ptr;
 8011ed8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011eda:	68fa      	ldr	r2, [r7, #12]
 8011edc:	66da      	str	r2, [r3, #108]	@ 0x6c
            thread_ptr -> tx_thread_additional_suspend_info =  (VOID *) source_ptr;
 8011ede:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011ee0:	68ba      	ldr	r2, [r7, #8]
 8011ee2:	67da      	str	r2, [r3, #124]	@ 0x7c
            thread_ptr -> tx_thread_suspend_option =           TX_FALSE;
 8011ee4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011ee6:	2280      	movs	r2, #128	@ 0x80
 8011ee8:	2100      	movs	r1, #0
 8011eea:	5099      	str	r1, [r3, r2]

#ifndef TX_NOT_INTERRUPTABLE

            /* Increment the suspension sequence number, which is used to identify
               this suspension event.  */
            thread_ptr -> tx_thread_suspension_sequence++;
 8011eec:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011eee:	22ac      	movs	r2, #172	@ 0xac
 8011ef0:	589b      	ldr	r3, [r3, r2]
 8011ef2:	1c5a      	adds	r2, r3, #1
 8011ef4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011ef6:	21ac      	movs	r1, #172	@ 0xac
 8011ef8:	505a      	str	r2, [r3, r1]
#endif

            /* Setup suspension list.  */
            if (suspended_count == TX_NO_SUSPENSIONS)
 8011efa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011efc:	2b00      	cmp	r3, #0
 8011efe:	d109      	bne.n	8011f14 <_tx_queue_send+0x1cc>
            {

                /* No other threads are suspended.  Setup the head pointer and
                   just setup this threads pointers to itself.  */
                queue_ptr -> tx_queue_suspension_list =         thread_ptr;
 8011f00:	68fb      	ldr	r3, [r7, #12]
 8011f02:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8011f04:	629a      	str	r2, [r3, #40]	@ 0x28
                thread_ptr -> tx_thread_suspended_next =        thread_ptr;
 8011f06:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011f08:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8011f0a:	671a      	str	r2, [r3, #112]	@ 0x70
                thread_ptr -> tx_thread_suspended_previous =    thread_ptr;
 8011f0c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011f0e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8011f10:	675a      	str	r2, [r3, #116]	@ 0x74
 8011f12:	e011      	b.n	8011f38 <_tx_queue_send+0x1f0>
            }
            else
            {

                /* This list is not NULL, add current thread to the end. */
                next_thread =                                   queue_ptr -> tx_queue_suspension_list;
 8011f14:	68fb      	ldr	r3, [r7, #12]
 8011f16:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8011f18:	633b      	str	r3, [r7, #48]	@ 0x30
                thread_ptr -> tx_thread_suspended_next =        next_thread;
 8011f1a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011f1c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8011f1e:	671a      	str	r2, [r3, #112]	@ 0x70
                previous_thread =                               next_thread -> tx_thread_suspended_previous;
 8011f20:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011f22:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8011f24:	62fb      	str	r3, [r7, #44]	@ 0x2c
                thread_ptr -> tx_thread_suspended_previous =    previous_thread;
 8011f26:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011f28:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8011f2a:	675a      	str	r2, [r3, #116]	@ 0x74
                previous_thread -> tx_thread_suspended_next =   thread_ptr;
 8011f2c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011f2e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8011f30:	671a      	str	r2, [r3, #112]	@ 0x70
                next_thread -> tx_thread_suspended_previous =   thread_ptr;
 8011f32:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011f34:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8011f36:	675a      	str	r2, [r3, #116]	@ 0x74
            }

            /* Increment the suspended thread count.  */
            queue_ptr -> tx_queue_suspended_count =  suspended_count + ((UINT) 1);
 8011f38:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011f3a:	1c5a      	adds	r2, r3, #1
 8011f3c:	68fb      	ldr	r3, [r7, #12]
 8011f3e:	62da      	str	r2, [r3, #44]	@ 0x2c

            /* Set the state to suspended.  */
            thread_ptr -> tx_thread_state =    TX_QUEUE_SUSP;
 8011f40:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011f42:	2205      	movs	r2, #5
 8011f44:	631a      	str	r2, [r3, #48]	@ 0x30
            /* Restore interrupts.  */
            TX_RESTORE
#else

            /* Set the suspending flag.  */
            thread_ptr -> tx_thread_suspending =  TX_TRUE;
 8011f46:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011f48:	2201      	movs	r2, #1
 8011f4a:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Setup the timeout period.  */
            thread_ptr -> tx_thread_timer.tx_timer_internal_remaining_ticks =  wait_option;
 8011f4c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011f4e:	687a      	ldr	r2, [r7, #4]
 8011f50:	64da      	str	r2, [r3, #76]	@ 0x4c

            /* Temporarily disable preemption.  */
            _tx_thread_preempt_disable++;
 8011f52:	4b10      	ldr	r3, [pc, #64]	@ (8011f94 <_tx_queue_send+0x24c>)
 8011f54:	681b      	ldr	r3, [r3, #0]
 8011f56:	1c5a      	adds	r2, r3, #1
 8011f58:	4b0e      	ldr	r3, [pc, #56]	@ (8011f94 <_tx_queue_send+0x24c>)
 8011f5a:	601a      	str	r2, [r3, #0]
 8011f5c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8011f5e:	61bb      	str	r3, [r7, #24]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 8011f60:	69bb      	ldr	r3, [r7, #24]
 8011f62:	f383 8810 	msr	PRIMASK, r3
}
 8011f66:	46c0      	nop			@ (mov r8, r8)

            /* Restore interrupts.  */
            TX_RESTORE

            /* Call actual thread suspension routine.  */
            _tx_thread_system_suspend(thread_ptr);
 8011f68:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011f6a:	0018      	movs	r0, r3
 8011f6c:	f000 fcd4 	bl	8012918 <_tx_thread_system_suspend>
                }
            }
#endif

            /* Return the completion status.  */
            status =  thread_ptr -> tx_thread_suspend_status;
 8011f70:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011f72:	2284      	movs	r2, #132	@ 0x84
 8011f74:	589b      	ldr	r3, [r3, r2]
 8011f76:	643b      	str	r3, [r7, #64]	@ 0x40
 8011f78:	e007      	b.n	8011f8a <_tx_queue_send+0x242>
 8011f7a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8011f7c:	617b      	str	r3, [r7, #20]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 8011f7e:	697b      	ldr	r3, [r7, #20]
 8011f80:	f383 8810 	msr	PRIMASK, r3
}
 8011f84:	46c0      	nop			@ (mov r8, r8)

        /* Restore interrupts.  */
        TX_RESTORE

        /* Return error completion.  */
        status =  TX_QUEUE_FULL;
 8011f86:	230b      	movs	r3, #11
 8011f88:	643b      	str	r3, [r7, #64]	@ 0x40
    }

    /* Return completion status.  */
    return(status);
 8011f8a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
}
 8011f8c:	0018      	movs	r0, r3
 8011f8e:	46bd      	mov	sp, r7
 8011f90:	b014      	add	sp, #80	@ 0x50
 8011f92:	bd80      	pop	{r7, pc}
 8011f94:	20003fd0 	.word	0x20003fd0
 8011f98:	20003f38 	.word	0x20003f38
 8011f9c:	080117a5 	.word	0x080117a5

08011fa0 <_tx_semaphore_put>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _tx_semaphore_put(TX_SEMAPHORE *semaphore_ptr)
{
 8011fa0:	b580      	push	{r7, lr}
 8011fa2:	b08a      	sub	sp, #40	@ 0x28
 8011fa4:	af00      	add	r7, sp, #0
 8011fa6:	6078      	str	r0, [r7, #4]
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 8011fa8:	f3ef 8310 	mrs	r3, PRIMASK
 8011fac:	613b      	str	r3, [r7, #16]
    __asm__ volatile (" CPSID i" : : : "memory" );
 8011fae:	b672      	cpsid	i
    return(primask_value);
 8011fb0:	693b      	ldr	r3, [r7, #16]
TX_THREAD       *next_thread;
TX_THREAD       *previous_thread;


    /* Disable interrupts to put an instance back to the semaphore.  */
    TX_DISABLE
 8011fb2:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Log this kernel call.  */
    TX_EL_SEMAPHORE_PUT_INSERT

    /* Pickup the number of suspended threads.  */
    suspended_count =  semaphore_ptr -> tx_semaphore_suspended_count;
 8011fb4:	687b      	ldr	r3, [r7, #4]
 8011fb6:	691b      	ldr	r3, [r3, #16]
 8011fb8:	623b      	str	r3, [r7, #32]

    /* Determine if there are any threads suspended on the semaphore.  */
    if (suspended_count == TX_NO_SUSPENSIONS)
 8011fba:	6a3b      	ldr	r3, [r7, #32]
 8011fbc:	2b00      	cmp	r3, #0
 8011fbe:	d10a      	bne.n	8011fd6 <_tx_semaphore_put+0x36>
    {

        /* Increment the semaphore count.  */
        semaphore_ptr -> tx_semaphore_count++;
 8011fc0:	687b      	ldr	r3, [r7, #4]
 8011fc2:	689b      	ldr	r3, [r3, #8]
 8011fc4:	1c5a      	adds	r2, r3, #1
 8011fc6:	687b      	ldr	r3, [r7, #4]
 8011fc8:	609a      	str	r2, [r3, #8]
 8011fca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011fcc:	60fb      	str	r3, [r7, #12]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 8011fce:	68fb      	ldr	r3, [r7, #12]
 8011fd0:	f383 8810 	msr	PRIMASK, r3
}
 8011fd4:	e034      	b.n	8012040 <_tx_semaphore_put+0xa0>
    {

        /* A thread is suspended on this semaphore.  */

        /* Pickup the pointer to the first suspended thread.  */
        thread_ptr =  semaphore_ptr -> tx_semaphore_suspension_list;
 8011fd6:	687b      	ldr	r3, [r7, #4]
 8011fd8:	68db      	ldr	r3, [r3, #12]
 8011fda:	61fb      	str	r3, [r7, #28]

        /* Remove the suspended thread from the list.  */

        /* See if this is the only suspended thread on the list.  */
        suspended_count--;
 8011fdc:	6a3b      	ldr	r3, [r7, #32]
 8011fde:	3b01      	subs	r3, #1
 8011fe0:	623b      	str	r3, [r7, #32]
        if (suspended_count == TX_NO_SUSPENSIONS)
 8011fe2:	6a3b      	ldr	r3, [r7, #32]
 8011fe4:	2b00      	cmp	r3, #0
 8011fe6:	d103      	bne.n	8011ff0 <_tx_semaphore_put+0x50>
        {

            /* Yes, the only suspended thread.  */

            /* Update the head pointer.  */
            semaphore_ptr -> tx_semaphore_suspension_list =  TX_NULL;
 8011fe8:	687b      	ldr	r3, [r7, #4]
 8011fea:	2200      	movs	r2, #0
 8011fec:	60da      	str	r2, [r3, #12]
 8011fee:	e00e      	b.n	801200e <_tx_semaphore_put+0x6e>
        {

            /* At least one more thread is on the same expiration list.  */

            /* Update the list head pointer.  */
            next_thread =                                     thread_ptr -> tx_thread_suspended_next;
 8011ff0:	69fb      	ldr	r3, [r7, #28]
 8011ff2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8011ff4:	61bb      	str	r3, [r7, #24]
            semaphore_ptr -> tx_semaphore_suspension_list =   next_thread;
 8011ff6:	687b      	ldr	r3, [r7, #4]
 8011ff8:	69ba      	ldr	r2, [r7, #24]
 8011ffa:	60da      	str	r2, [r3, #12]

            /* Update the links of the adjacent threads.  */
            previous_thread =                               thread_ptr -> tx_thread_suspended_previous;
 8011ffc:	69fb      	ldr	r3, [r7, #28]
 8011ffe:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8012000:	617b      	str	r3, [r7, #20]
            next_thread -> tx_thread_suspended_previous =   previous_thread;
 8012002:	69bb      	ldr	r3, [r7, #24]
 8012004:	697a      	ldr	r2, [r7, #20]
 8012006:	675a      	str	r2, [r3, #116]	@ 0x74
            previous_thread -> tx_thread_suspended_next =   next_thread;
 8012008:	697b      	ldr	r3, [r7, #20]
 801200a:	69ba      	ldr	r2, [r7, #24]
 801200c:	671a      	str	r2, [r3, #112]	@ 0x70
        }

        /* Decrement the suspension count.  */
        semaphore_ptr -> tx_semaphore_suspended_count =  suspended_count;
 801200e:	687b      	ldr	r3, [r7, #4]
 8012010:	6a3a      	ldr	r2, [r7, #32]
 8012012:	611a      	str	r2, [r3, #16]

        /* Prepare for resumption of the first thread.  */

        /* Clear cleanup routine to avoid timeout.  */
        thread_ptr -> tx_thread_suspend_cleanup =  TX_NULL;
 8012014:	69fb      	ldr	r3, [r7, #28]
 8012016:	2200      	movs	r2, #0
 8012018:	669a      	str	r2, [r3, #104]	@ 0x68
        /* Pickup the application notify function.  */
        semaphore_put_notify =  semaphore_ptr -> tx_semaphore_put_notify;
#endif

        /* Put return status into the thread control block.  */
        thread_ptr -> tx_thread_suspend_status =  TX_SUCCESS;
 801201a:	69fb      	ldr	r3, [r7, #28]
 801201c:	2284      	movs	r2, #132	@ 0x84
 801201e:	2100      	movs	r1, #0
 8012020:	5099      	str	r1, [r3, r2]
        /* Restore interrupts.  */
        TX_RESTORE
#else

        /* Temporarily disable preemption.  */
        _tx_thread_preempt_disable++;
 8012022:	4b0a      	ldr	r3, [pc, #40]	@ (801204c <_tx_semaphore_put+0xac>)
 8012024:	681b      	ldr	r3, [r3, #0]
 8012026:	1c5a      	adds	r2, r3, #1
 8012028:	4b08      	ldr	r3, [pc, #32]	@ (801204c <_tx_semaphore_put+0xac>)
 801202a:	601a      	str	r2, [r3, #0]
 801202c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801202e:	60bb      	str	r3, [r7, #8]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 8012030:	68bb      	ldr	r3, [r7, #8]
 8012032:	f383 8810 	msr	PRIMASK, r3
}
 8012036:	46c0      	nop			@ (mov r8, r8)

        /* Restore interrupts.  */
        TX_RESTORE

        /* Resume thread.  */
        _tx_thread_system_resume(thread_ptr);
 8012038:	69fb      	ldr	r3, [r7, #28]
 801203a:	0018      	movs	r0, r3
 801203c:	f000 fb6c 	bl	8012718 <_tx_thread_system_resume>
        }
#endif
    }

    /* Return successful completion.  */
    return(TX_SUCCESS);
 8012040:	2300      	movs	r3, #0
}
 8012042:	0018      	movs	r0, r3
 8012044:	46bd      	mov	sp, r7
 8012046:	b00a      	add	sp, #40	@ 0x28
 8012048:	bd80      	pop	{r7, pc}
 801204a:	46c0      	nop			@ (mov r8, r8)
 801204c:	20003fd0 	.word	0x20003fd0

08012050 <_tx_thread_create>:
/*                                                                        */
/**************************************************************************/
UINT  _tx_thread_create(TX_THREAD *thread_ptr, CHAR *name_ptr, VOID (*entry_function)(ULONG id), ULONG entry_input,
                            VOID *stack_start, ULONG stack_size, UINT priority, UINT preempt_threshold,
                            ULONG time_slice, UINT auto_start)
{
 8012050:	b580      	push	{r7, lr}
 8012052:	b098      	sub	sp, #96	@ 0x60
 8012054:	af00      	add	r7, sp, #0
 8012056:	60f8      	str	r0, [r7, #12]
 8012058:	60b9      	str	r1, [r7, #8]
 801205a:	607a      	str	r2, [r7, #4]
 801205c:	603b      	str	r3, [r7, #0]
TX_INTERRUPT_SAVE_AREA

TX_THREAD               *next_thread;
TX_THREAD               *previous_thread;
TX_THREAD               *saved_thread_ptr;
UINT                    saved_threshold =  ((UINT) 0);
 801205e:	2300      	movs	r3, #0
 8012060:	65bb      	str	r3, [r7, #88]	@ 0x58
#ifndef TX_DISABLE_STACK_FILLING

    /* Set the thread stack to a pattern prior to creating the initial
       stack frame.  This pattern is used by the stack checking routines
       to see how much has been used.  */
    TX_MEMSET(stack_start, ((UCHAR) TX_STACK_FILL), stack_size);
 8012062:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8012064:	657b      	str	r3, [r7, #84]	@ 0x54
 8012066:	2347      	movs	r3, #71	@ 0x47
 8012068:	18fb      	adds	r3, r7, r3
 801206a:	22ef      	movs	r2, #239	@ 0xef
 801206c:	701a      	strb	r2, [r3, #0]
 801206e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8012070:	643b      	str	r3, [r7, #64]	@ 0x40
 8012072:	2300      	movs	r3, #0
 8012074:	653b      	str	r3, [r7, #80]	@ 0x50
 8012076:	e009      	b.n	801208c <_tx_thread_create+0x3c>
 8012078:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 801207a:	1c5a      	adds	r2, r3, #1
 801207c:	657a      	str	r2, [r7, #84]	@ 0x54
 801207e:	2247      	movs	r2, #71	@ 0x47
 8012080:	18ba      	adds	r2, r7, r2
 8012082:	7812      	ldrb	r2, [r2, #0]
 8012084:	701a      	strb	r2, [r3, #0]
 8012086:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8012088:	3301      	adds	r3, #1
 801208a:	653b      	str	r3, [r7, #80]	@ 0x50
 801208c:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 801208e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8012090:	429a      	cmp	r2, r3
 8012092:	d3f1      	bcc.n	8012078 <_tx_thread_create+0x28>

    /* Prepare the thread control block prior to placing it on the created
       list.  */

    /* Initialize thread control block to all zeros.  */
    TX_MEMSET(thread_ptr, 0, (sizeof(TX_THREAD)));
 8012094:	68fb      	ldr	r3, [r7, #12]
 8012096:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8012098:	233f      	movs	r3, #63	@ 0x3f
 801209a:	18fb      	adds	r3, r7, r3
 801209c:	2200      	movs	r2, #0
 801209e:	701a      	strb	r2, [r3, #0]
 80120a0:	23b0      	movs	r3, #176	@ 0xb0
 80120a2:	63bb      	str	r3, [r7, #56]	@ 0x38
 80120a4:	2300      	movs	r3, #0
 80120a6:	64bb      	str	r3, [r7, #72]	@ 0x48
 80120a8:	e009      	b.n	80120be <_tx_thread_create+0x6e>
 80120aa:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80120ac:	1c5a      	adds	r2, r3, #1
 80120ae:	64fa      	str	r2, [r7, #76]	@ 0x4c
 80120b0:	223f      	movs	r2, #63	@ 0x3f
 80120b2:	18ba      	adds	r2, r7, r2
 80120b4:	7812      	ldrb	r2, [r2, #0]
 80120b6:	701a      	strb	r2, [r3, #0]
 80120b8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80120ba:	3301      	adds	r3, #1
 80120bc:	64bb      	str	r3, [r7, #72]	@ 0x48
 80120be:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80120c0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80120c2:	429a      	cmp	r2, r3
 80120c4:	d3f1      	bcc.n	80120aa <_tx_thread_create+0x5a>

    /* Place the supplied parameters into the thread's control block.  */
    thread_ptr -> tx_thread_name =              name_ptr;
 80120c6:	68fb      	ldr	r3, [r7, #12]
 80120c8:	68ba      	ldr	r2, [r7, #8]
 80120ca:	629a      	str	r2, [r3, #40]	@ 0x28
    thread_ptr -> tx_thread_entry =             entry_function;
 80120cc:	68fb      	ldr	r3, [r7, #12]
 80120ce:	687a      	ldr	r2, [r7, #4]
 80120d0:	645a      	str	r2, [r3, #68]	@ 0x44
    thread_ptr -> tx_thread_entry_parameter =   entry_input;
 80120d2:	68fb      	ldr	r3, [r7, #12]
 80120d4:	683a      	ldr	r2, [r7, #0]
 80120d6:	649a      	str	r2, [r3, #72]	@ 0x48
    thread_ptr -> tx_thread_stack_start =       stack_start;
 80120d8:	68fb      	ldr	r3, [r7, #12]
 80120da:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 80120dc:	60da      	str	r2, [r3, #12]
    thread_ptr -> tx_thread_stack_size =        stack_size;
 80120de:	68fb      	ldr	r3, [r7, #12]
 80120e0:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80120e2:	615a      	str	r2, [r3, #20]
    thread_ptr -> tx_thread_priority =          priority;
 80120e4:	68fb      	ldr	r3, [r7, #12]
 80120e6:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 80120e8:	62da      	str	r2, [r3, #44]	@ 0x2c
    thread_ptr -> tx_thread_user_priority =     priority;
 80120ea:	68fb      	ldr	r3, [r7, #12]
 80120ec:	2194      	movs	r1, #148	@ 0x94
 80120ee:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 80120f0:	505a      	str	r2, [r3, r1]
    thread_ptr -> tx_thread_time_slice =        time_slice;
 80120f2:	68fb      	ldr	r3, [r7, #12]
 80120f4:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 80120f6:	619a      	str	r2, [r3, #24]
    thread_ptr -> tx_thread_new_time_slice =    time_slice;
 80120f8:	68fb      	ldr	r3, [r7, #12]
 80120fa:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 80120fc:	61da      	str	r2, [r3, #28]
    thread_ptr -> tx_thread_inherit_priority =  ((UINT) TX_MAX_PRIORITIES);
 80120fe:	68fb      	ldr	r3, [r7, #12]
 8012100:	229c      	movs	r2, #156	@ 0x9c
 8012102:	2120      	movs	r1, #32
 8012104:	5099      	str	r1, [r3, r2]

    /* Calculate the end of the thread's stack area.  */
    temp_ptr =  TX_VOID_TO_UCHAR_POINTER_CONVERT(stack_start);
 8012106:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8012108:	637b      	str	r3, [r7, #52]	@ 0x34
    temp_ptr =  (TX_UCHAR_POINTER_ADD(temp_ptr, (stack_size - ((ULONG) 1))));
 801210a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 801210c:	3b01      	subs	r3, #1
 801210e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8012110:	18d3      	adds	r3, r2, r3
 8012112:	637b      	str	r3, [r7, #52]	@ 0x34
    thread_ptr -> tx_thread_stack_end =         TX_UCHAR_TO_VOID_POINTER_CONVERT(temp_ptr);
 8012114:	68fb      	ldr	r3, [r7, #12]
 8012116:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8012118:	611a      	str	r2, [r3, #16]
    thread_ptr -> tx_thread_preempt_threshold =       preempt_threshold;
    thread_ptr -> tx_thread_user_preempt_threshold =  preempt_threshold;
#else

    /* Preemption-threshold is disabled, determine if preemption-threshold was required.  */
    if (priority != preempt_threshold)
 801211a:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 801211c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 801211e:	429a      	cmp	r2, r3
 8012120:	d007      	beq.n	8012132 <_tx_thread_create+0xe2>
    {

        /* Preemption-threshold specified. Since specific preemption-threshold is not supported,
           disable all preemption.  */
        thread_ptr -> tx_thread_preempt_threshold =       ((UINT) 0);
 8012122:	68fb      	ldr	r3, [r7, #12]
 8012124:	2200      	movs	r2, #0
 8012126:	63da      	str	r2, [r3, #60]	@ 0x3c
        thread_ptr -> tx_thread_user_preempt_threshold =  ((UINT) 0);
 8012128:	68fb      	ldr	r3, [r7, #12]
 801212a:	2298      	movs	r2, #152	@ 0x98
 801212c:	2100      	movs	r1, #0
 801212e:	5099      	str	r1, [r3, r2]
 8012130:	e006      	b.n	8012140 <_tx_thread_create+0xf0>
    }
    else
    {

        /* Preemption-threshold is not specified, just setup with the priority.  */
        thread_ptr -> tx_thread_preempt_threshold =       priority;
 8012132:	68fb      	ldr	r3, [r7, #12]
 8012134:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 8012136:	63da      	str	r2, [r3, #60]	@ 0x3c
        thread_ptr -> tx_thread_user_preempt_threshold =  priority;
 8012138:	68fb      	ldr	r3, [r7, #12]
 801213a:	2198      	movs	r1, #152	@ 0x98
 801213c:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 801213e:	505a      	str	r2, [r3, r1]
    }
#endif

    /* Now fill in the values that are required for thread initialization.  */
    thread_ptr -> tx_thread_state =  TX_SUSPENDED;
 8012140:	68fb      	ldr	r3, [r7, #12]
 8012142:	2203      	movs	r2, #3
 8012144:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Setup the necessary fields in the thread timer block.  */
    TX_THREAD_CREATE_TIMEOUT_SETUP(thread_ptr)
 8012146:	68fb      	ldr	r3, [r7, #12]
 8012148:	4a48      	ldr	r2, [pc, #288]	@ (801226c <_tx_thread_create+0x21c>)
 801214a:	655a      	str	r2, [r3, #84]	@ 0x54
 801214c:	68fa      	ldr	r2, [r7, #12]
 801214e:	68fb      	ldr	r3, [r7, #12]
 8012150:	659a      	str	r2, [r3, #88]	@ 0x58
    TX_THREAD_CREATE_INTERNAL_EXTENSION(thread_ptr)

    /* Call the target specific stack frame building routine to build the
       thread's initial stack and to setup the actual stack pointer in the
       control block.  */
    _tx_thread_stack_build(thread_ptr, _tx_thread_shell_entry);
 8012152:	4a47      	ldr	r2, [pc, #284]	@ (8012270 <_tx_thread_create+0x220>)
 8012154:	68fb      	ldr	r3, [r7, #12]
 8012156:	0011      	movs	r1, r2
 8012158:	0018      	movs	r0, r3
 801215a:	f7ee f881 	bl	8000260 <_tx_thread_stack_build>
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 801215e:	f3ef 8310 	mrs	r3, PRIMASK
 8012162:	627b      	str	r3, [r7, #36]	@ 0x24
    __asm__ volatile (" CPSID i" : : : "memory" );
 8012164:	b672      	cpsid	i
    return(primask_value);
 8012166:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    /* Setup the highest usage stack pointer.  */
    thread_ptr -> tx_thread_stack_highest_ptr =  thread_ptr -> tx_thread_stack_ptr;
#endif

    /* Prepare to make this thread a member of the created thread list.  */
    TX_DISABLE
 8012168:	633b      	str	r3, [r7, #48]	@ 0x30

    /* Load the thread ID field in the thread control block.  */
    thread_ptr -> tx_thread_id =  TX_THREAD_ID;
 801216a:	68fb      	ldr	r3, [r7, #12]
 801216c:	4a41      	ldr	r2, [pc, #260]	@ (8012274 <_tx_thread_create+0x224>)
 801216e:	601a      	str	r2, [r3, #0]

    /* Place the thread on the list of created threads.  First,
       check for an empty list.  */
    if (_tx_thread_created_count == TX_EMPTY)
 8012170:	4b41      	ldr	r3, [pc, #260]	@ (8012278 <_tx_thread_create+0x228>)
 8012172:	681b      	ldr	r3, [r3, #0]
 8012174:	2b00      	cmp	r3, #0
 8012176:	d10b      	bne.n	8012190 <_tx_thread_create+0x140>
    {

        /* The created thread list is empty.  Add thread to empty list.  */
        _tx_thread_created_ptr =                    thread_ptr;
 8012178:	4b40      	ldr	r3, [pc, #256]	@ (801227c <_tx_thread_create+0x22c>)
 801217a:	68fa      	ldr	r2, [r7, #12]
 801217c:	601a      	str	r2, [r3, #0]
        thread_ptr -> tx_thread_created_next =      thread_ptr;
 801217e:	68fb      	ldr	r3, [r7, #12]
 8012180:	2188      	movs	r1, #136	@ 0x88
 8012182:	68fa      	ldr	r2, [r7, #12]
 8012184:	505a      	str	r2, [r3, r1]
        thread_ptr -> tx_thread_created_previous =  thread_ptr;
 8012186:	68fb      	ldr	r3, [r7, #12]
 8012188:	218c      	movs	r1, #140	@ 0x8c
 801218a:	68fa      	ldr	r2, [r7, #12]
 801218c:	505a      	str	r2, [r3, r1]
 801218e:	e016      	b.n	80121be <_tx_thread_create+0x16e>
    }
    else
    {

        /* This list is not NULL, add to the end of the list.  */
        next_thread =  _tx_thread_created_ptr;
 8012190:	4b3a      	ldr	r3, [pc, #232]	@ (801227c <_tx_thread_create+0x22c>)
 8012192:	681b      	ldr	r3, [r3, #0]
 8012194:	62fb      	str	r3, [r7, #44]	@ 0x2c
        previous_thread =  next_thread -> tx_thread_created_previous;
 8012196:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012198:	228c      	movs	r2, #140	@ 0x8c
 801219a:	589b      	ldr	r3, [r3, r2]
 801219c:	62bb      	str	r3, [r7, #40]	@ 0x28

        /* Place the new thread in the list.  */
        next_thread -> tx_thread_created_previous =  thread_ptr;
 801219e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80121a0:	218c      	movs	r1, #140	@ 0x8c
 80121a2:	68fa      	ldr	r2, [r7, #12]
 80121a4:	505a      	str	r2, [r3, r1]
        previous_thread -> tx_thread_created_next =  thread_ptr;
 80121a6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80121a8:	2188      	movs	r1, #136	@ 0x88
 80121aa:	68fa      	ldr	r2, [r7, #12]
 80121ac:	505a      	str	r2, [r3, r1]

        /* Setup this thread's created links.  */
        thread_ptr -> tx_thread_created_previous =  previous_thread;
 80121ae:	68fb      	ldr	r3, [r7, #12]
 80121b0:	218c      	movs	r1, #140	@ 0x8c
 80121b2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80121b4:	505a      	str	r2, [r3, r1]
        thread_ptr -> tx_thread_created_next =      next_thread;
 80121b6:	68fb      	ldr	r3, [r7, #12]
 80121b8:	2188      	movs	r1, #136	@ 0x88
 80121ba:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80121bc:	505a      	str	r2, [r3, r1]
    }

    /* Increment the thread created count.  */
    _tx_thread_created_count++;
 80121be:	4b2e      	ldr	r3, [pc, #184]	@ (8012278 <_tx_thread_create+0x228>)
 80121c0:	681b      	ldr	r3, [r3, #0]
 80121c2:	1c5a      	adds	r2, r3, #1
 80121c4:	4b2c      	ldr	r3, [pc, #176]	@ (8012278 <_tx_thread_create+0x228>)
 80121c6:	601a      	str	r2, [r3, #0]
    TX_EL_THREAD_CREATE_INSERT

#ifndef TX_NOT_INTERRUPTABLE

    /* Temporarily disable preemption.  */
    _tx_thread_preempt_disable++;
 80121c8:	4b2d      	ldr	r3, [pc, #180]	@ (8012280 <_tx_thread_create+0x230>)
 80121ca:	681b      	ldr	r3, [r3, #0]
 80121cc:	1c5a      	adds	r2, r3, #1
 80121ce:	4b2c      	ldr	r3, [pc, #176]	@ (8012280 <_tx_thread_create+0x230>)
 80121d0:	601a      	str	r2, [r3, #0]
#endif

    /* Determine if an automatic start was requested.  If so, call the resume
       thread function and then check for a preemption condition.  */
    if (auto_start == TX_AUTO_START)
 80121d2:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80121d4:	2b01      	cmp	r3, #1
 80121d6:	d12a      	bne.n	801222e <_tx_thread_create+0x1de>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 80121d8:	f3ef 8305 	mrs	r3, IPSR
 80121dc:	623b      	str	r3, [r7, #32]
    return(ipsr_value);
 80121de:	6a3a      	ldr	r2, [r7, #32]
    {

        /* Determine if the create call is being called from initialization.  */
        if (TX_THREAD_GET_SYSTEM_STATE() >= TX_INITIALIZE_IN_PROGRESS)
 80121e0:	4b28      	ldr	r3, [pc, #160]	@ (8012284 <_tx_thread_create+0x234>)
 80121e2:	681b      	ldr	r3, [r3, #0]
 80121e4:	4313      	orrs	r3, r2
 80121e6:	4a28      	ldr	r2, [pc, #160]	@ (8012288 <_tx_thread_create+0x238>)
 80121e8:	4293      	cmp	r3, r2
 80121ea:	d90d      	bls.n	8012208 <_tx_thread_create+0x1b8>

            /* Pickup the current thread execute pointer, which corresponds to the
               highest priority thread ready to execute.  Interrupt lockout is
               not required, since interrupts are assumed to be disabled during
               initialization.  */
            saved_thread_ptr =  _tx_thread_execute_ptr;
 80121ec:	4b27      	ldr	r3, [pc, #156]	@ (801228c <_tx_thread_create+0x23c>)
 80121ee:	681b      	ldr	r3, [r3, #0]
 80121f0:	65fb      	str	r3, [r7, #92]	@ 0x5c

            /* Determine if there is thread ready for execution.  */
            if (saved_thread_ptr != TX_NULL)
 80121f2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80121f4:	2b00      	cmp	r3, #0
 80121f6:	d009      	beq.n	801220c <_tx_thread_create+0x1bc>
            {

                /* Yes, a thread is ready for execution when initialization completes.  */

                /* Save the current preemption-threshold.  */
                saved_threshold =  saved_thread_ptr -> tx_thread_preempt_threshold;
 80121f8:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80121fa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80121fc:	65bb      	str	r3, [r7, #88]	@ 0x58

                /* For initialization, temporarily set the preemption-threshold to the
                   priority level to make sure the highest-priority thread runs once
                   initialization is complete.  */
                saved_thread_ptr -> tx_thread_preempt_threshold =  saved_thread_ptr -> tx_thread_priority;
 80121fe:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8012200:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8012202:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8012204:	63da      	str	r2, [r3, #60]	@ 0x3c
 8012206:	e001      	b.n	801220c <_tx_thread_create+0x1bc>
        }
        else
        {

            /* Simply set the saved thread pointer to NULL.  */
            saved_thread_ptr =  TX_NULL;
 8012208:	2300      	movs	r3, #0
 801220a:	65fb      	str	r3, [r7, #92]	@ 0x5c
 801220c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801220e:	61fb      	str	r3, [r7, #28]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 8012210:	69fb      	ldr	r3, [r7, #28]
 8012212:	f383 8810 	msr	PRIMASK, r3
}
 8012216:	46c0      	nop			@ (mov r8, r8)

        /* Perform any additional activities for tool or user purpose.  */
        TX_THREAD_CREATE_EXTENSION(thread_ptr)

        /* Call the resume thread function to make this thread ready.  */
        _tx_thread_system_resume(thread_ptr);
 8012218:	68fb      	ldr	r3, [r7, #12]
 801221a:	0018      	movs	r0, r3
 801221c:	f000 fa7c 	bl	8012718 <_tx_thread_system_resume>
#endif

        /* Determine if the thread's preemption-threshold needs to be restored.  */
        if (saved_thread_ptr != TX_NULL)
 8012220:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8012222:	2b00      	cmp	r3, #0
 8012224:	d01c      	beq.n	8012260 <_tx_thread_create+0x210>
        {

            /* Yes, restore the previous highest-priority thread's preemption-threshold. This
               can only happen if this routine is called from initialization.  */
            saved_thread_ptr -> tx_thread_preempt_threshold =  saved_threshold;
 8012226:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8012228:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 801222a:	63da      	str	r2, [r3, #60]	@ 0x3c
 801222c:	e018      	b.n	8012260 <_tx_thread_create+0x210>
 801222e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012230:	613b      	str	r3, [r7, #16]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 8012232:	693b      	ldr	r3, [r7, #16]
 8012234:	f383 8810 	msr	PRIMASK, r3
}
 8012238:	46c0      	nop			@ (mov r8, r8)
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 801223a:	f3ef 8310 	mrs	r3, PRIMASK
 801223e:	617b      	str	r3, [r7, #20]
    __asm__ volatile (" CPSID i" : : : "memory" );
 8012240:	b672      	cpsid	i
    return(primask_value);
 8012242:	697b      	ldr	r3, [r7, #20]

        /* Perform any additional activities for tool or user purpose.  */
        TX_THREAD_CREATE_EXTENSION(thread_ptr)

        /* Disable interrupts.  */
        TX_DISABLE
 8012244:	633b      	str	r3, [r7, #48]	@ 0x30

        /* Re-enable preemption.  */
        _tx_thread_preempt_disable--;
 8012246:	4b0e      	ldr	r3, [pc, #56]	@ (8012280 <_tx_thread_create+0x230>)
 8012248:	681b      	ldr	r3, [r3, #0]
 801224a:	1e5a      	subs	r2, r3, #1
 801224c:	4b0c      	ldr	r3, [pc, #48]	@ (8012280 <_tx_thread_create+0x230>)
 801224e:	601a      	str	r2, [r3, #0]
 8012250:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012252:	61bb      	str	r3, [r7, #24]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 8012254:	69bb      	ldr	r3, [r7, #24]
 8012256:	f383 8810 	msr	PRIMASK, r3
}
 801225a:	46c0      	nop			@ (mov r8, r8)

        /* Restore interrupts.  */
        TX_RESTORE

        /* Check for preemption.  */
        _tx_thread_system_preempt_check();
 801225c:	f000 fa24 	bl	80126a8 <_tx_thread_system_preempt_check>
#endif
    }

    /* Always return a success.  */
    return(TX_SUCCESS);
 8012260:	2300      	movs	r3, #0
}
 8012262:	0018      	movs	r0, r3
 8012264:	46bd      	mov	sp, r7
 8012266:	b018      	add	sp, #96	@ 0x60
 8012268:	bd80      	pop	{r7, pc}
 801226a:	46c0      	nop			@ (mov r8, r8)
 801226c:	08012cc5 	.word	0x08012cc5
 8012270:	08012455 	.word	0x08012455
 8012274:	54485244 	.word	0x54485244
 8012278:	20003f44 	.word	0x20003f44
 801227c:	20003f40 	.word	0x20003f40
 8012280:	20003fd0 	.word	0x20003fd0
 8012284:	20000010 	.word	0x20000010
 8012288:	f0f0f0ef 	.word	0xf0f0f0ef
 801228c:	20003f3c 	.word	0x20003f3c

08012290 <_tx_thread_identify>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
TX_THREAD  *_tx_thread_identify(VOID)
{
 8012290:	b580      	push	{r7, lr}
 8012292:	b084      	sub	sp, #16
 8012294:	af00      	add	r7, sp, #0
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 8012296:	f3ef 8310 	mrs	r3, PRIMASK
 801229a:	603b      	str	r3, [r7, #0]
    __asm__ volatile (" CPSID i" : : : "memory" );
 801229c:	b672      	cpsid	i
    return(primask_value);
 801229e:	683b      	ldr	r3, [r7, #0]

TX_INTERRUPT_SAVE_AREA


    /* Disable interrupts to put the timer on the created list.  */
    TX_DISABLE
 80122a0:	60fb      	str	r3, [r7, #12]

   /* Log this kernel call.  */
    TX_EL_THREAD_IDENTIFY_INSERT

    /* Pickup thread pointer.  */
    TX_THREAD_GET_CURRENT(thread_ptr)
 80122a2:	4b07      	ldr	r3, [pc, #28]	@ (80122c0 <_tx_thread_identify+0x30>)
 80122a4:	681b      	ldr	r3, [r3, #0]
 80122a6:	60bb      	str	r3, [r7, #8]
 80122a8:	68fb      	ldr	r3, [r7, #12]
 80122aa:	607b      	str	r3, [r7, #4]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 80122ac:	687b      	ldr	r3, [r7, #4]
 80122ae:	f383 8810 	msr	PRIMASK, r3
}
 80122b2:	46c0      	nop			@ (mov r8, r8)

    /* Restore interrupts.  */
    TX_RESTORE

    /* Return the current thread pointer.  */
    return(thread_ptr);
 80122b4:	68bb      	ldr	r3, [r7, #8]
}
 80122b6:	0018      	movs	r0, r3
 80122b8:	46bd      	mov	sp, r7
 80122ba:	b004      	add	sp, #16
 80122bc:	bd80      	pop	{r7, pc}
 80122be:	46c0      	nop			@ (mov r8, r8)
 80122c0:	20003f38 	.word	0x20003f38

080122c4 <_tx_thread_initialize>:
/*                                            stack check error handling, */
/*                                            resulting in version 6.1.9  */   
/*                                                                        */
/**************************************************************************/
VOID  _tx_thread_initialize(VOID)
{
 80122c4:	b580      	push	{r7, lr}
 80122c6:	b088      	sub	sp, #32
 80122c8:	af00      	add	r7, sp, #0
       respectively.  */

#ifndef TX_DISABLE_REDUNDANT_CLEARING

    /* Set current thread pointer to NULL.  */
    TX_THREAD_SET_CURRENT(TX_NULL)
 80122ca:	4b28      	ldr	r3, [pc, #160]	@ (801236c <_tx_thread_initialize+0xa8>)
 80122cc:	2200      	movs	r2, #0
 80122ce:	601a      	str	r2, [r3, #0]

    /* Initialize the execute thread pointer to NULL.  */
    _tx_thread_execute_ptr =  TX_NULL;
 80122d0:	4b27      	ldr	r3, [pc, #156]	@ (8012370 <_tx_thread_initialize+0xac>)
 80122d2:	2200      	movs	r2, #0
 80122d4:	601a      	str	r2, [r3, #0]

    /* Initialize the priority information.  */
    TX_MEMSET(&_tx_thread_priority_maps[0], 0, (sizeof(_tx_thread_priority_maps)));
 80122d6:	4b27      	ldr	r3, [pc, #156]	@ (8012374 <_tx_thread_initialize+0xb0>)
 80122d8:	61fb      	str	r3, [r7, #28]
 80122da:	230f      	movs	r3, #15
 80122dc:	18fb      	adds	r3, r7, r3
 80122de:	2200      	movs	r2, #0
 80122e0:	701a      	strb	r2, [r3, #0]
 80122e2:	2304      	movs	r3, #4
 80122e4:	60bb      	str	r3, [r7, #8]
 80122e6:	2300      	movs	r3, #0
 80122e8:	61bb      	str	r3, [r7, #24]
 80122ea:	e009      	b.n	8012300 <_tx_thread_initialize+0x3c>
 80122ec:	69fb      	ldr	r3, [r7, #28]
 80122ee:	1c5a      	adds	r2, r3, #1
 80122f0:	61fa      	str	r2, [r7, #28]
 80122f2:	220f      	movs	r2, #15
 80122f4:	18ba      	adds	r2, r7, r2
 80122f6:	7812      	ldrb	r2, [r2, #0]
 80122f8:	701a      	strb	r2, [r3, #0]
 80122fa:	69bb      	ldr	r3, [r7, #24]
 80122fc:	3301      	adds	r3, #1
 80122fe:	61bb      	str	r3, [r7, #24]
 8012300:	69ba      	ldr	r2, [r7, #24]
 8012302:	68bb      	ldr	r3, [r7, #8]
 8012304:	429a      	cmp	r2, r3
 8012306:	d3f1      	bcc.n	80122ec <_tx_thread_initialize+0x28>
#endif
#endif

    /* Setup the highest priority variable to the max, indicating no thread is currently
       ready.  */
    _tx_thread_highest_priority =  ((UINT) TX_MAX_PRIORITIES);
 8012308:	4b1b      	ldr	r3, [pc, #108]	@ (8012378 <_tx_thread_initialize+0xb4>)
 801230a:	2220      	movs	r2, #32
 801230c:	601a      	str	r2, [r3, #0]


#ifndef TX_DISABLE_REDUNDANT_CLEARING

    /* Initialize the array of priority head pointers.  */
    TX_MEMSET(&_tx_thread_priority_list[0], 0, (sizeof(_tx_thread_priority_list)));
 801230e:	4b1b      	ldr	r3, [pc, #108]	@ (801237c <_tx_thread_initialize+0xb8>)
 8012310:	617b      	str	r3, [r7, #20]
 8012312:	1dfb      	adds	r3, r7, #7
 8012314:	2200      	movs	r2, #0
 8012316:	701a      	strb	r2, [r3, #0]
 8012318:	2380      	movs	r3, #128	@ 0x80
 801231a:	603b      	str	r3, [r7, #0]
 801231c:	2300      	movs	r3, #0
 801231e:	613b      	str	r3, [r7, #16]
 8012320:	e008      	b.n	8012334 <_tx_thread_initialize+0x70>
 8012322:	697b      	ldr	r3, [r7, #20]
 8012324:	1c5a      	adds	r2, r3, #1
 8012326:	617a      	str	r2, [r7, #20]
 8012328:	1dfa      	adds	r2, r7, #7
 801232a:	7812      	ldrb	r2, [r2, #0]
 801232c:	701a      	strb	r2, [r3, #0]
 801232e:	693b      	ldr	r3, [r7, #16]
 8012330:	3301      	adds	r3, #1
 8012332:	613b      	str	r3, [r7, #16]
 8012334:	693a      	ldr	r2, [r7, #16]
 8012336:	683b      	ldr	r3, [r7, #0]
 8012338:	429a      	cmp	r2, r3
 801233a:	d3f2      	bcc.n	8012322 <_tx_thread_initialize+0x5e>

    /* Initialize the head pointer of the created threads list and the
       number of threads created.  */
    _tx_thread_created_ptr =        TX_NULL;
 801233c:	4b10      	ldr	r3, [pc, #64]	@ (8012380 <_tx_thread_initialize+0xbc>)
 801233e:	2200      	movs	r2, #0
 8012340:	601a      	str	r2, [r3, #0]
    _tx_thread_created_count =      TX_EMPTY;
 8012342:	4b10      	ldr	r3, [pc, #64]	@ (8012384 <_tx_thread_initialize+0xc0>)
 8012344:	2200      	movs	r2, #0
 8012346:	601a      	str	r2, [r3, #0]

    /* Clear the global preempt disable variable.  */
    _tx_thread_preempt_disable =    ((UINT) 0);
 8012348:	4b0f      	ldr	r3, [pc, #60]	@ (8012388 <_tx_thread_initialize+0xc4>)
 801234a:	2200      	movs	r2, #0
 801234c:	601a      	str	r2, [r3, #0]

    /* Initialize the thread mutex release function pointer.  */
    _tx_thread_mutex_release =      TX_NULL;
 801234e:	4b0f      	ldr	r3, [pc, #60]	@ (801238c <_tx_thread_initialize+0xc8>)
 8012350:	2200      	movs	r2, #0
 8012352:	601a      	str	r2, [r3, #0]
#endif
#ifdef TX_DISABLE_REDUNDANT_CLEARING
                            | (((ULONG) 1) << 18)
#endif
#ifdef TX_DISABLE_NOTIFY_CALLBACKS
                            | (((ULONG) 1) << 17)
 8012354:	4b0e      	ldr	r3, [pc, #56]	@ (8012390 <_tx_thread_initialize+0xcc>)
 8012356:	681b      	ldr	r3, [r3, #0]
 8012358:	2285      	movs	r2, #133	@ 0x85
 801235a:	0452      	lsls	r2, r2, #17
 801235c:	431a      	orrs	r2, r3
    _tx_build_options =  _tx_build_options 
 801235e:	4b0c      	ldr	r3, [pc, #48]	@ (8012390 <_tx_thread_initialize+0xcc>)
 8012360:	601a      	str	r2, [r3, #0]
#endif
#if TX_PORT_SPECIFIC_BUILD_OPTIONS != 0
                            | TX_PORT_SPECIFIC_BUILD_OPTIONS
#endif
                            ;
}
 8012362:	46c0      	nop			@ (mov r8, r8)
 8012364:	46bd      	mov	sp, r7
 8012366:	b008      	add	sp, #32
 8012368:	bd80      	pop	{r7, pc}
 801236a:	46c0      	nop			@ (mov r8, r8)
 801236c:	20003f38 	.word	0x20003f38
 8012370:	20003f3c 	.word	0x20003f3c
 8012374:	20003f48 	.word	0x20003f48
 8012378:	20003f4c 	.word	0x20003f4c
 801237c:	20003f50 	.word	0x20003f50
 8012380:	20003f40 	.word	0x20003f40
 8012384:	20003f44 	.word	0x20003f44
 8012388:	20003fd0 	.word	0x20003fd0
 801238c:	20003fd4 	.word	0x20003fd4
 8012390:	20003fd8 	.word	0x20003fd8

08012394 <_tx_thread_resume>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _tx_thread_resume(TX_THREAD *thread_ptr)
{
 8012394:	b580      	push	{r7, lr}
 8012396:	b08a      	sub	sp, #40	@ 0x28
 8012398:	af00      	add	r7, sp, #0
 801239a:	6078      	str	r0, [r7, #4]

TX_INTERRUPT_SAVE_AREA

UINT        status;
TX_THREAD   *saved_thread_ptr;
UINT        saved_threshold =  ((UINT) 0);
 801239c:	2300      	movs	r3, #0
 801239e:	61fb      	str	r3, [r7, #28]
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 80123a0:	f3ef 8310 	mrs	r3, PRIMASK
 80123a4:	617b      	str	r3, [r7, #20]
    __asm__ volatile (" CPSID i" : : : "memory" );
 80123a6:	b672      	cpsid	i
    return(primask_value);
 80123a8:	697b      	ldr	r3, [r7, #20]
    TX_THREAD_STACK_CHECK(thread_ptr)
#endif
#endif

    /* Lockout interrupts while the thread is being resumed.  */
    TX_DISABLE
 80123aa:	61bb      	str	r3, [r7, #24]
    /* Log this kernel call.  */
    TX_EL_THREAD_RESUME_INSERT

    /* Determine if the thread is suspended or in the process of suspending.
       If so, call the thread resume processing.  */
    if (thread_ptr -> tx_thread_state == TX_SUSPENDED)
 80123ac:	687b      	ldr	r3, [r7, #4]
 80123ae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80123b0:	2b03      	cmp	r3, #3
 80123b2:	d130      	bne.n	8012416 <_tx_thread_resume+0x82>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 80123b4:	f3ef 8305 	mrs	r3, IPSR
 80123b8:	613b      	str	r3, [r7, #16]
    return(ipsr_value);
 80123ba:	693a      	ldr	r2, [r7, #16]
    {

        /* Determine if the create call is being called from initialization.  */
        if (TX_THREAD_GET_SYSTEM_STATE() >= TX_INITIALIZE_IN_PROGRESS)
 80123bc:	4b21      	ldr	r3, [pc, #132]	@ (8012444 <_tx_thread_resume+0xb0>)
 80123be:	681b      	ldr	r3, [r3, #0]
 80123c0:	4313      	orrs	r3, r2
 80123c2:	4a21      	ldr	r2, [pc, #132]	@ (8012448 <_tx_thread_resume+0xb4>)
 80123c4:	4293      	cmp	r3, r2
 80123c6:	d90d      	bls.n	80123e4 <_tx_thread_resume+0x50>

            /* Pickup the current thread execute pointer, which corresponds to the
               highest priority thread ready to execute.  Interrupt lockout is
               not required, since interrupts are assumed to be disabled during
               initialization.  */
            saved_thread_ptr =  _tx_thread_execute_ptr;
 80123c8:	4b20      	ldr	r3, [pc, #128]	@ (801244c <_tx_thread_resume+0xb8>)
 80123ca:	681b      	ldr	r3, [r3, #0]
 80123cc:	623b      	str	r3, [r7, #32]

            /* Determine if there is thread ready for execution.  */
            if (saved_thread_ptr != TX_NULL)
 80123ce:	6a3b      	ldr	r3, [r7, #32]
 80123d0:	2b00      	cmp	r3, #0
 80123d2:	d009      	beq.n	80123e8 <_tx_thread_resume+0x54>
            {

                /* Yes, a thread is ready for execution when initialization completes.  */

                /* Save the current preemption-threshold.  */
                saved_threshold =  saved_thread_ptr -> tx_thread_preempt_threshold;
 80123d4:	6a3b      	ldr	r3, [r7, #32]
 80123d6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80123d8:	61fb      	str	r3, [r7, #28]

                /* For initialization, temporarily set the preemption-threshold to the
                   priority level to make sure the highest-priority thread runs once
                   initialization is complete.  */
                saved_thread_ptr -> tx_thread_preempt_threshold =  saved_thread_ptr -> tx_thread_priority;
 80123da:	6a3b      	ldr	r3, [r7, #32]
 80123dc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80123de:	6a3b      	ldr	r3, [r7, #32]
 80123e0:	63da      	str	r2, [r3, #60]	@ 0x3c
 80123e2:	e001      	b.n	80123e8 <_tx_thread_resume+0x54>
        }
        else
        {

            /* Simply set the saved thread pointer to NULL.  */
            saved_thread_ptr =  TX_NULL;
 80123e4:	2300      	movs	r3, #0
 80123e6:	623b      	str	r3, [r7, #32]
        /* Restore interrupts.  */
        TX_RESTORE
#else

        /* Temporarily disable preemption.  */
        _tx_thread_preempt_disable++;
 80123e8:	4b19      	ldr	r3, [pc, #100]	@ (8012450 <_tx_thread_resume+0xbc>)
 80123ea:	681b      	ldr	r3, [r3, #0]
 80123ec:	1c5a      	adds	r2, r3, #1
 80123ee:	4b18      	ldr	r3, [pc, #96]	@ (8012450 <_tx_thread_resume+0xbc>)
 80123f0:	601a      	str	r2, [r3, #0]
 80123f2:	69bb      	ldr	r3, [r7, #24]
 80123f4:	60fb      	str	r3, [r7, #12]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 80123f6:	68fb      	ldr	r3, [r7, #12]
 80123f8:	f383 8810 	msr	PRIMASK, r3
}
 80123fc:	46c0      	nop			@ (mov r8, r8)

        /* Restore interrupts.  */
        TX_RESTORE

        /* Call the actual resume service to resume the thread.  */
        _tx_thread_system_resume(thread_ptr);
 80123fe:	687b      	ldr	r3, [r7, #4]
 8012400:	0018      	movs	r0, r3
 8012402:	f000 f989 	bl	8012718 <_tx_thread_system_resume>
#endif

        /* Determine if the thread's preemption-threshold needs to be restored.  */
        if (saved_thread_ptr != TX_NULL)
 8012406:	6a3b      	ldr	r3, [r7, #32]
 8012408:	2b00      	cmp	r3, #0
 801240a:	d002      	beq.n	8012412 <_tx_thread_resume+0x7e>
        {

            /* Yes, restore the previous highest-priority thread's preemption-threshold. This
               can only happen if this routine is called from initialization.  */
            saved_thread_ptr -> tx_thread_preempt_threshold =  saved_threshold;
 801240c:	6a3b      	ldr	r3, [r7, #32]
 801240e:	69fa      	ldr	r2, [r7, #28]
 8012410:	63da      	str	r2, [r3, #60]	@ 0x3c
        /* Setup successful return status.  */
        status =  TX_SUCCESS;
#else

        /* Return successful completion.  */
        return(TX_SUCCESS);
 8012412:	2300      	movs	r3, #0
 8012414:	e012      	b.n	801243c <_tx_thread_resume+0xa8>

        /* Setup successful return status.  */
        status =  TX_SUCCESS;
#endif
    }
    else if (thread_ptr -> tx_thread_delayed_suspend == TX_TRUE)
 8012416:	687b      	ldr	r3, [r7, #4]
 8012418:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 801241a:	2b01      	cmp	r3, #1
 801241c:	d105      	bne.n	801242a <_tx_thread_resume+0x96>
    {

        /* Clear the delayed suspension.  */
        thread_ptr -> tx_thread_delayed_suspend =  TX_FALSE;
 801241e:	687b      	ldr	r3, [r7, #4]
 8012420:	2200      	movs	r2, #0
 8012422:	635a      	str	r2, [r3, #52]	@ 0x34

        /* Setup delayed suspend lifted return status.  */
        status =  TX_SUSPEND_LIFTED;
 8012424:	2319      	movs	r3, #25
 8012426:	627b      	str	r3, [r7, #36]	@ 0x24
 8012428:	e001      	b.n	801242e <_tx_thread_resume+0x9a>
    }
    else
    {

        /* Setup invalid resume return status.  */
        status =  TX_RESUME_ERROR;
 801242a:	2312      	movs	r3, #18
 801242c:	627b      	str	r3, [r7, #36]	@ 0x24
 801242e:	69bb      	ldr	r3, [r7, #24]
 8012430:	60bb      	str	r3, [r7, #8]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 8012432:	68bb      	ldr	r3, [r7, #8]
 8012434:	f383 8810 	msr	PRIMASK, r3
}
 8012438:	46c0      	nop			@ (mov r8, r8)
        }
    }
#endif

    /* Return completion status. */
    return(status);
 801243a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 801243c:	0018      	movs	r0, r3
 801243e:	46bd      	mov	sp, r7
 8012440:	b00a      	add	sp, #40	@ 0x28
 8012442:	bd80      	pop	{r7, pc}
 8012444:	20000010 	.word	0x20000010
 8012448:	f0f0f0ef 	.word	0xf0f0f0ef
 801244c:	20003f3c 	.word	0x20003f3c
 8012450:	20003fd0 	.word	0x20003fd0

08012454 <_tx_thread_shell_entry>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_thread_shell_entry(VOID)
{
 8012454:	b580      	push	{r7, lr}
 8012456:	b084      	sub	sp, #16
 8012458:	af00      	add	r7, sp, #0
VOID            (*entry_exit_notify)(TX_THREAD *notify_thread_ptr, UINT type);
#endif


    /* Pickup thread pointer.  */
    TX_THREAD_GET_CURRENT(thread_ptr)
 801245a:	4b1a      	ldr	r3, [pc, #104]	@ (80124c4 <_tx_thread_shell_entry+0x70>)
 801245c:	681b      	ldr	r3, [r3, #0]
 801245e:	60fb      	str	r3, [r7, #12]
        (entry_exit_notify)(thread_ptr, TX_THREAD_ENTRY);
    }
#endif

    /* Call current thread's entry function.  */
    (thread_ptr -> tx_thread_entry) (thread_ptr -> tx_thread_entry_parameter);
 8012460:	68fb      	ldr	r3, [r7, #12]
 8012462:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8012464:	68fb      	ldr	r3, [r7, #12]
 8012466:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8012468:	0018      	movs	r0, r3
 801246a:	4790      	blx	r2

    /* Suspend thread with a "completed" state.  */

    /* Determine if the application is using mutexes.  */
    if (_tx_thread_mutex_release != TX_NULL)
 801246c:	4b16      	ldr	r3, [pc, #88]	@ (80124c8 <_tx_thread_shell_entry+0x74>)
 801246e:	681b      	ldr	r3, [r3, #0]
 8012470:	2b00      	cmp	r3, #0
 8012472:	d004      	beq.n	801247e <_tx_thread_shell_entry+0x2a>
    {

        /* Yes, call the mutex release function via a function pointer that
           is setup during mutex initialization.  */
        (_tx_thread_mutex_release)(thread_ptr);
 8012474:	4b14      	ldr	r3, [pc, #80]	@ (80124c8 <_tx_thread_shell_entry+0x74>)
 8012476:	681b      	ldr	r3, [r3, #0]
 8012478:	68fa      	ldr	r2, [r7, #12]
 801247a:	0010      	movs	r0, r2
 801247c:	4798      	blx	r3
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 801247e:	f3ef 8310 	mrs	r3, PRIMASK
 8012482:	603b      	str	r3, [r7, #0]
    __asm__ volatile (" CPSID i" : : : "memory" );
 8012484:	b672      	cpsid	i
    return(primask_value);
 8012486:	683b      	ldr	r3, [r7, #0]
    }

    /* Lockout interrupts while the thread state is setup.  */
    TX_DISABLE
 8012488:	60bb      	str	r3, [r7, #8]
    entry_exit_notify =  thread_ptr -> tx_thread_entry_exit_notify;
#endif

    /* Set the status to suspending, in order to indicate the suspension
       is in progress.  */
    thread_ptr -> tx_thread_state =  TX_COMPLETED;
 801248a:	68fb      	ldr	r3, [r7, #12]
 801248c:	2201      	movs	r2, #1
 801248e:	631a      	str	r2, [r3, #48]	@ 0x30
    /* Restore interrupts.  */
    TX_RESTORE
#else

    /* Set the suspending flag. */
    thread_ptr -> tx_thread_suspending =  TX_TRUE;
 8012490:	68fb      	ldr	r3, [r7, #12]
 8012492:	2201      	movs	r2, #1
 8012494:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Setup for no timeout period.  */
    thread_ptr -> tx_thread_timer.tx_timer_internal_remaining_ticks =  ((ULONG) 0);
 8012496:	68fb      	ldr	r3, [r7, #12]
 8012498:	2200      	movs	r2, #0
 801249a:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Temporarily disable preemption.  */
    _tx_thread_preempt_disable++;
 801249c:	4b0b      	ldr	r3, [pc, #44]	@ (80124cc <_tx_thread_shell_entry+0x78>)
 801249e:	681b      	ldr	r3, [r3, #0]
 80124a0:	1c5a      	adds	r2, r3, #1
 80124a2:	4b0a      	ldr	r3, [pc, #40]	@ (80124cc <_tx_thread_shell_entry+0x78>)
 80124a4:	601a      	str	r2, [r3, #0]
 80124a6:	68bb      	ldr	r3, [r7, #8]
 80124a8:	607b      	str	r3, [r7, #4]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 80124aa:	687b      	ldr	r3, [r7, #4]
 80124ac:	f383 8810 	msr	PRIMASK, r3
}
 80124b0:	46c0      	nop			@ (mov r8, r8)
        (entry_exit_notify)(thread_ptr, TX_THREAD_EXIT);
    }
#endif

    /* Call actual thread suspension routine.  */
    _tx_thread_system_suspend(thread_ptr);
 80124b2:	68fb      	ldr	r3, [r7, #12]
 80124b4:	0018      	movs	r0, r3
 80124b6:	f000 fa2f 	bl	8012918 <_tx_thread_system_suspend>
#ifdef TX_SAFETY_CRITICAL

    /* If we ever get here, raise safety critical exception.  */
    TX_SAFETY_CRITICAL_EXCEPTION(__FILE__, __LINE__, 0);
#endif
}
 80124ba:	46c0      	nop			@ (mov r8, r8)
 80124bc:	46bd      	mov	sp, r7
 80124be:	b004      	add	sp, #16
 80124c0:	bd80      	pop	{r7, pc}
 80124c2:	46c0      	nop			@ (mov r8, r8)
 80124c4:	20003f38 	.word	0x20003f38
 80124c8:	20003fd4 	.word	0x20003fd4
 80124cc:	20003fd0 	.word	0x20003fd0

080124d0 <_tx_thread_sleep>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _tx_thread_sleep(ULONG timer_ticks)
{
 80124d0:	b580      	push	{r7, lr}
 80124d2:	b08e      	sub	sp, #56	@ 0x38
 80124d4:	af00      	add	r7, sp, #0
 80124d6:	6078      	str	r0, [r7, #4]
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 80124d8:	f3ef 8310 	mrs	r3, PRIMASK
 80124dc:	62bb      	str	r3, [r7, #40]	@ 0x28
    __asm__ volatile (" CPSID i" : : : "memory" );
 80124de:	b672      	cpsid	i
    return(primask_value);
 80124e0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
UINT            status;
TX_THREAD       *thread_ptr;


    /* Lockout interrupts while the thread is being resumed.  */
    TX_DISABLE
 80124e2:	633b      	str	r3, [r7, #48]	@ 0x30

    /* Pickup thread pointer.  */
    TX_THREAD_GET_CURRENT(thread_ptr)
 80124e4:	4b35      	ldr	r3, [pc, #212]	@ (80125bc <_tx_thread_sleep+0xec>)
 80124e6:	681b      	ldr	r3, [r3, #0]
 80124e8:	62fb      	str	r3, [r7, #44]	@ 0x2c

    /* Determine if this is a legal request.  */

    /* Is there a current thread?  */
    if (thread_ptr == TX_NULL)
 80124ea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80124ec:	2b00      	cmp	r3, #0
 80124ee:	d108      	bne.n	8012502 <_tx_thread_sleep+0x32>
 80124f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80124f2:	627b      	str	r3, [r7, #36]	@ 0x24
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 80124f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80124f6:	f383 8810 	msr	PRIMASK, r3
}
 80124fa:	46c0      	nop			@ (mov r8, r8)

        /* Restore interrupts.  */
        TX_RESTORE

        /* Illegal caller of this service.  */
        status =  TX_CALLER_ERROR;
 80124fc:	2313      	movs	r3, #19
 80124fe:	637b      	str	r3, [r7, #52]	@ 0x34
 8012500:	e056      	b.n	80125b0 <_tx_thread_sleep+0xe0>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 8012502:	f3ef 8305 	mrs	r3, IPSR
 8012506:	623b      	str	r3, [r7, #32]
    return(ipsr_value);
 8012508:	6a3a      	ldr	r2, [r7, #32]
    }

    /* Is the caller an ISR or Initialization?  */
    else if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0))
 801250a:	4b2d      	ldr	r3, [pc, #180]	@ (80125c0 <_tx_thread_sleep+0xf0>)
 801250c:	681b      	ldr	r3, [r3, #0]
 801250e:	4313      	orrs	r3, r2
 8012510:	d008      	beq.n	8012524 <_tx_thread_sleep+0x54>
 8012512:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012514:	61fb      	str	r3, [r7, #28]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 8012516:	69fb      	ldr	r3, [r7, #28]
 8012518:	f383 8810 	msr	PRIMASK, r3
}
 801251c:	46c0      	nop			@ (mov r8, r8)

        /* Restore interrupts.  */
        TX_RESTORE

        /* Illegal caller of this service.  */
        status =  TX_CALLER_ERROR;
 801251e:	2313      	movs	r3, #19
 8012520:	637b      	str	r3, [r7, #52]	@ 0x34
 8012522:	e045      	b.n	80125b0 <_tx_thread_sleep+0xe0>
    }

#ifndef TX_TIMER_PROCESS_IN_ISR

    /* Is the caller the system timer thread?  */
    else if (thread_ptr == &_tx_timer_thread)
 8012524:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8012526:	4b27      	ldr	r3, [pc, #156]	@ (80125c4 <_tx_thread_sleep+0xf4>)
 8012528:	429a      	cmp	r2, r3
 801252a:	d108      	bne.n	801253e <_tx_thread_sleep+0x6e>
 801252c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801252e:	61bb      	str	r3, [r7, #24]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 8012530:	69bb      	ldr	r3, [r7, #24]
 8012532:	f383 8810 	msr	PRIMASK, r3
}
 8012536:	46c0      	nop			@ (mov r8, r8)

        /* Restore interrupts.  */
        TX_RESTORE

        /* Illegal caller of this service.  */
        status =  TX_CALLER_ERROR;
 8012538:	2313      	movs	r3, #19
 801253a:	637b      	str	r3, [r7, #52]	@ 0x34
 801253c:	e038      	b.n	80125b0 <_tx_thread_sleep+0xe0>
    }
#endif

    /* Determine if the requested number of ticks is zero.  */
    else if (timer_ticks == ((ULONG) 0))
 801253e:	687b      	ldr	r3, [r7, #4]
 8012540:	2b00      	cmp	r3, #0
 8012542:	d108      	bne.n	8012556 <_tx_thread_sleep+0x86>
 8012544:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012546:	617b      	str	r3, [r7, #20]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 8012548:	697b      	ldr	r3, [r7, #20]
 801254a:	f383 8810 	msr	PRIMASK, r3
}
 801254e:	46c0      	nop			@ (mov r8, r8)

        /* Restore interrupts.  */
        TX_RESTORE

        /* Just return with a successful status.  */
        status =  TX_SUCCESS;
 8012550:	2300      	movs	r3, #0
 8012552:	637b      	str	r3, [r7, #52]	@ 0x34
 8012554:	e02c      	b.n	80125b0 <_tx_thread_sleep+0xe0>
    }
    else
    {

        /* Determine if the preempt disable flag is non-zero.  */
        if (_tx_thread_preempt_disable != ((UINT) 0))
 8012556:	4b1c      	ldr	r3, [pc, #112]	@ (80125c8 <_tx_thread_sleep+0xf8>)
 8012558:	681b      	ldr	r3, [r3, #0]
 801255a:	2b00      	cmp	r3, #0
 801255c:	d008      	beq.n	8012570 <_tx_thread_sleep+0xa0>
 801255e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012560:	613b      	str	r3, [r7, #16]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 8012562:	693b      	ldr	r3, [r7, #16]
 8012564:	f383 8810 	msr	PRIMASK, r3
}
 8012568:	46c0      	nop			@ (mov r8, r8)

            /* Restore interrupts.  */
            TX_RESTORE

            /* Suspension is not allowed if the preempt disable flag is non-zero at this point - return error completion.  */
            status =  TX_CALLER_ERROR;
 801256a:	2313      	movs	r3, #19
 801256c:	637b      	str	r3, [r7, #52]	@ 0x34
 801256e:	e01f      	b.n	80125b0 <_tx_thread_sleep+0xe0>
            TX_EL_THREAD_SLEEP_INSERT

            /* Suspend the current thread.  */

            /* Set the state to suspended.  */
            thread_ptr -> tx_thread_state =    TX_SLEEP;
 8012570:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012572:	2204      	movs	r2, #4
 8012574:	631a      	str	r2, [r3, #48]	@ 0x30
            /* Restore interrupts.  */
            TX_RESTORE
#else

            /* Set the suspending flag. */
            thread_ptr -> tx_thread_suspending =  TX_TRUE;
 8012576:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012578:	2201      	movs	r2, #1
 801257a:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Initialize the status to successful.  */
            thread_ptr -> tx_thread_suspend_status =  TX_SUCCESS;
 801257c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801257e:	2284      	movs	r2, #132	@ 0x84
 8012580:	2100      	movs	r1, #0
 8012582:	5099      	str	r1, [r3, r2]

            /* Setup the timeout period.  */
            thread_ptr -> tx_thread_timer.tx_timer_internal_remaining_ticks =  timer_ticks;
 8012584:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012586:	687a      	ldr	r2, [r7, #4]
 8012588:	64da      	str	r2, [r3, #76]	@ 0x4c

            /* Temporarily disable preemption.  */
            _tx_thread_preempt_disable++;
 801258a:	4b0f      	ldr	r3, [pc, #60]	@ (80125c8 <_tx_thread_sleep+0xf8>)
 801258c:	681b      	ldr	r3, [r3, #0]
 801258e:	1c5a      	adds	r2, r3, #1
 8012590:	4b0d      	ldr	r3, [pc, #52]	@ (80125c8 <_tx_thread_sleep+0xf8>)
 8012592:	601a      	str	r2, [r3, #0]
 8012594:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012596:	60fb      	str	r3, [r7, #12]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 8012598:	68fb      	ldr	r3, [r7, #12]
 801259a:	f383 8810 	msr	PRIMASK, r3
}
 801259e:	46c0      	nop			@ (mov r8, r8)

            /* Restore interrupts.  */
            TX_RESTORE

            /* Call actual thread suspension routine.  */
            _tx_thread_system_suspend(thread_ptr);
 80125a0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80125a2:	0018      	movs	r0, r3
 80125a4:	f000 f9b8 	bl	8012918 <_tx_thread_system_suspend>
#endif

            /* Return status to the caller.  */
            status =  thread_ptr -> tx_thread_suspend_status;
 80125a8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80125aa:	2284      	movs	r2, #132	@ 0x84
 80125ac:	589b      	ldr	r3, [r3, r2]
 80125ae:	637b      	str	r3, [r7, #52]	@ 0x34
        }
    }

    /* Return completion status.  */
    return(status);
 80125b0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 80125b2:	0018      	movs	r0, r3
 80125b4:	46bd      	mov	sp, r7
 80125b6:	b00e      	add	sp, #56	@ 0x38
 80125b8:	bd80      	pop	{r7, pc}
 80125ba:	46c0      	nop			@ (mov r8, r8)
 80125bc:	20003f38 	.word	0x20003f38
 80125c0:	20000010 	.word	0x20000010
 80125c4:	20004080 	.word	0x20004080
 80125c8:	20003fd0 	.word	0x20003fd0

080125cc <_tx_thread_suspend>:
/*                                            a MISRA compliance issue,   */
/*                                            resulting in version 6.1.1  */
/*                                                                        */
/**************************************************************************/
UINT  _tx_thread_suspend(TX_THREAD *thread_ptr)
{
 80125cc:	b580      	push	{r7, lr}
 80125ce:	b08a      	sub	sp, #40	@ 0x28
 80125d0:	af00      	add	r7, sp, #0
 80125d2:	6078      	str	r0, [r7, #4]
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 80125d4:	f3ef 8310 	mrs	r3, PRIMASK
 80125d8:	61bb      	str	r3, [r7, #24]
    __asm__ volatile (" CPSID i" : : : "memory" );
 80125da:	b672      	cpsid	i
    return(primask_value);
 80125dc:	69bb      	ldr	r3, [r7, #24]


#ifndef TX_INLINE_THREAD_RESUME_SUSPEND

    /* Lockout interrupts while the thread is being suspended.  */
    TX_DISABLE
 80125de:	623b      	str	r3, [r7, #32]

    /* Pickup thread pointer.  */
    TX_THREAD_GET_CURRENT(current_thread)
 80125e0:	4b2e      	ldr	r3, [pc, #184]	@ (801269c <_tx_thread_suspend+0xd0>)
 80125e2:	681b      	ldr	r3, [r3, #0]
 80125e4:	61fb      	str	r3, [r7, #28]

    /* Log this kernel call.  */
    TX_EL_THREAD_SUSPEND_INSERT

    /* Check the specified thread's current status.  */
    if (thread_ptr -> tx_thread_state == TX_READY)
 80125e6:	687b      	ldr	r3, [r7, #4]
 80125e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80125ea:	2b00      	cmp	r3, #0
 80125ec:	d130      	bne.n	8012650 <_tx_thread_suspend+0x84>
    {

        /* Initialize status to success.  */
        status =  TX_SUCCESS;
 80125ee:	2300      	movs	r3, #0
 80125f0:	627b      	str	r3, [r7, #36]	@ 0x24
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 80125f2:	f3ef 8305 	mrs	r3, IPSR
 80125f6:	617b      	str	r3, [r7, #20]
    return(ipsr_value);
 80125f8:	697a      	ldr	r2, [r7, #20]

        /* Determine if we are in a thread context.  */
        if (TX_THREAD_GET_SYSTEM_STATE() == ((ULONG) 0))
 80125fa:	4b29      	ldr	r3, [pc, #164]	@ (80126a0 <_tx_thread_suspend+0xd4>)
 80125fc:	681b      	ldr	r3, [r3, #0]
 80125fe:	4313      	orrs	r3, r2
 8012600:	d109      	bne.n	8012616 <_tx_thread_suspend+0x4a>
        {

            /* Yes, we are in a thread context.  */

            /* Determine if the current thread is also the suspending thread.  */
            if (current_thread == thread_ptr)
 8012602:	69fa      	ldr	r2, [r7, #28]
 8012604:	687b      	ldr	r3, [r7, #4]
 8012606:	429a      	cmp	r2, r3
 8012608:	d105      	bne.n	8012616 <_tx_thread_suspend+0x4a>
            {

                /* Now determine if the preempt disable flag is non-zero.  */
                if (_tx_thread_preempt_disable != ((UINT) 0))
 801260a:	4b26      	ldr	r3, [pc, #152]	@ (80126a4 <_tx_thread_suspend+0xd8>)
 801260c:	681b      	ldr	r3, [r3, #0]
 801260e:	2b00      	cmp	r3, #0
 8012610:	d001      	beq.n	8012616 <_tx_thread_suspend+0x4a>
                {

                    /* Current thread cannot suspend when the preempt disable flag is non-zero,
                       return an error.  */
                    status =  TX_SUSPEND_ERROR;
 8012612:	2314      	movs	r3, #20
 8012614:	627b      	str	r3, [r7, #36]	@ 0x24
                }
            }
        }

        /* Determine if the status is still successful.  */
        if (status == TX_SUCCESS)
 8012616:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012618:	2b00      	cmp	r3, #0
 801261a:	d133      	bne.n	8012684 <_tx_thread_suspend+0xb8>
        {

            /* Set the state to suspended.  */
            thread_ptr -> tx_thread_state =    TX_SUSPENDED;
 801261c:	687b      	ldr	r3, [r7, #4]
 801261e:	2203      	movs	r2, #3
 8012620:	631a      	str	r2, [r3, #48]	@ 0x30
            /* Restore interrupts.  */
            TX_RESTORE
#else

            /* Set the suspending flag. */
            thread_ptr -> tx_thread_suspending =  TX_TRUE;
 8012622:	687b      	ldr	r3, [r7, #4]
 8012624:	2201      	movs	r2, #1
 8012626:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Setup for no timeout period.  */
            thread_ptr -> tx_thread_timer.tx_timer_internal_remaining_ticks =  ((ULONG) 0);
 8012628:	687b      	ldr	r3, [r7, #4]
 801262a:	2200      	movs	r2, #0
 801262c:	64da      	str	r2, [r3, #76]	@ 0x4c

            /* Temporarily disable preemption.  */
            _tx_thread_preempt_disable++;
 801262e:	4b1d      	ldr	r3, [pc, #116]	@ (80126a4 <_tx_thread_suspend+0xd8>)
 8012630:	681b      	ldr	r3, [r3, #0]
 8012632:	1c5a      	adds	r2, r3, #1
 8012634:	4b1b      	ldr	r3, [pc, #108]	@ (80126a4 <_tx_thread_suspend+0xd8>)
 8012636:	601a      	str	r2, [r3, #0]
 8012638:	6a3b      	ldr	r3, [r7, #32]
 801263a:	613b      	str	r3, [r7, #16]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 801263c:	693b      	ldr	r3, [r7, #16]
 801263e:	f383 8810 	msr	PRIMASK, r3
}
 8012642:	46c0      	nop			@ (mov r8, r8)

            /* Restore interrupts.  */
            TX_RESTORE

            /* Call actual thread suspension routine.  */
            _tx_thread_system_suspend(thread_ptr);
 8012644:	687b      	ldr	r3, [r7, #4]
 8012646:	0018      	movs	r0, r3
 8012648:	f000 f966 	bl	8012918 <_tx_thread_system_suspend>
            /* Return success.  */
            status =  TX_SUCCESS;
#else

            /* If MISRA is not enabled, return directly.  */
            return(TX_SUCCESS);
 801264c:	2300      	movs	r3, #0
 801264e:	e020      	b.n	8012692 <_tx_thread_suspend+0xc6>
#endif
        }
    }
    else if (thread_ptr -> tx_thread_state == TX_TERMINATED)
 8012650:	687b      	ldr	r3, [r7, #4]
 8012652:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8012654:	2b02      	cmp	r3, #2
 8012656:	d102      	bne.n	801265e <_tx_thread_suspend+0x92>
    {

        /* Thread is terminated.  */
        status =  TX_SUSPEND_ERROR;
 8012658:	2314      	movs	r3, #20
 801265a:	627b      	str	r3, [r7, #36]	@ 0x24
 801265c:	e012      	b.n	8012684 <_tx_thread_suspend+0xb8>
    }
    else if (thread_ptr -> tx_thread_state == TX_COMPLETED)
 801265e:	687b      	ldr	r3, [r7, #4]
 8012660:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8012662:	2b01      	cmp	r3, #1
 8012664:	d102      	bne.n	801266c <_tx_thread_suspend+0xa0>
    {

        /* Thread is completed.  */
        status =  TX_SUSPEND_ERROR;
 8012666:	2314      	movs	r3, #20
 8012668:	627b      	str	r3, [r7, #36]	@ 0x24
 801266a:	e00b      	b.n	8012684 <_tx_thread_suspend+0xb8>
    }
    else if (thread_ptr -> tx_thread_state == TX_SUSPENDED)
 801266c:	687b      	ldr	r3, [r7, #4]
 801266e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8012670:	2b03      	cmp	r3, #3
 8012672:	d102      	bne.n	801267a <_tx_thread_suspend+0xae>
    {

        /* Already suspended, just set status to success.  */
        status =  TX_SUCCESS;
 8012674:	2300      	movs	r3, #0
 8012676:	627b      	str	r3, [r7, #36]	@ 0x24
 8012678:	e004      	b.n	8012684 <_tx_thread_suspend+0xb8>
    }
    else
    {

        /* Just set the delayed suspension flag.  */
        thread_ptr -> tx_thread_delayed_suspend =  TX_TRUE;
 801267a:	687b      	ldr	r3, [r7, #4]
 801267c:	2201      	movs	r2, #1
 801267e:	635a      	str	r2, [r3, #52]	@ 0x34

        /* Set status to success.  */
        status =  TX_SUCCESS;
 8012680:	2300      	movs	r3, #0
 8012682:	627b      	str	r3, [r7, #36]	@ 0x24
 8012684:	6a3b      	ldr	r3, [r7, #32]
 8012686:	60fb      	str	r3, [r7, #12]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 8012688:	68fb      	ldr	r3, [r7, #12]
 801268a:	f383 8810 	msr	PRIMASK, r3
}
 801268e:	46c0      	nop			@ (mov r8, r8)
    /* Restore interrupts.  */
    TX_RESTORE

    /* Always return success, since this function does not perform error
       checking.  */
    return(status);
 8012690:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    TX_RESTORE

    /* Return completion status.  */
    return(status);
#endif
}
 8012692:	0018      	movs	r0, r3
 8012694:	46bd      	mov	sp, r7
 8012696:	b00a      	add	sp, #40	@ 0x28
 8012698:	bd80      	pop	{r7, pc}
 801269a:	46c0      	nop			@ (mov r8, r8)
 801269c:	20003f38 	.word	0x20003f38
 80126a0:	20000010 	.word	0x20000010
 80126a4:	20003fd0 	.word	0x20003fd0

080126a8 <_tx_thread_system_preempt_check>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_thread_system_preempt_check(VOID)
{
 80126a8:	b580      	push	{r7, lr}
 80126aa:	b088      	sub	sp, #32
 80126ac:	af00      	add	r7, sp, #0
TX_THREAD       *current_thread;
TX_THREAD       *thread_ptr;


    /* Combine the system state and preempt disable flags into one for comparison.  */
    TX_THREAD_SYSTEM_RETURN_CHECK(combined_flags)
 80126ae:	4b16      	ldr	r3, [pc, #88]	@ (8012708 <_tx_thread_system_preempt_check+0x60>)
 80126b0:	681b      	ldr	r3, [r3, #0]
 80126b2:	61fb      	str	r3, [r7, #28]

    /* Determine if we are in a system state (ISR or Initialization) or internal preemption is disabled.  */
    if (combined_flags == ((ULONG) 0))
 80126b4:	69fb      	ldr	r3, [r7, #28]
 80126b6:	2b00      	cmp	r3, #0
 80126b8:	d121      	bne.n	80126fe <_tx_thread_system_preempt_check+0x56>
    {

        /* No, at thread execution level so continue checking for preemption.  */

        /* Pickup thread pointer.  */
        TX_THREAD_GET_CURRENT(current_thread)
 80126ba:	4b14      	ldr	r3, [pc, #80]	@ (801270c <_tx_thread_system_preempt_check+0x64>)
 80126bc:	681b      	ldr	r3, [r3, #0]
 80126be:	61bb      	str	r3, [r7, #24]

        /* Pickup the next execute pointer.  */
        thread_ptr =  _tx_thread_execute_ptr;
 80126c0:	4b13      	ldr	r3, [pc, #76]	@ (8012710 <_tx_thread_system_preempt_check+0x68>)
 80126c2:	681b      	ldr	r3, [r3, #0]
 80126c4:	617b      	str	r3, [r7, #20]

        /* Determine if preemption should take place.  */
        if (current_thread != thread_ptr)
 80126c6:	69ba      	ldr	r2, [r7, #24]
 80126c8:	697b      	ldr	r3, [r7, #20]
 80126ca:	429a      	cmp	r2, r3
 80126cc:	d017      	beq.n	80126fe <_tx_thread_system_preempt_check+0x56>

__attribute__( ( always_inline ) ) static inline void _tx_thread_system_return_inline(void)
{
unsigned int interrupt_save;

    *((ULONG *) 0xE000ED04) = ((ULONG) 0x10000000);
 80126ce:	4b11      	ldr	r3, [pc, #68]	@ (8012714 <_tx_thread_system_preempt_check+0x6c>)
 80126d0:	2280      	movs	r2, #128	@ 0x80
 80126d2:	0552      	lsls	r2, r2, #21
 80126d4:	601a      	str	r2, [r3, #0]
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 80126d6:	f3ef 8305 	mrs	r3, IPSR
 80126da:	613b      	str	r3, [r7, #16]
    return(ipsr_value);
 80126dc:	693b      	ldr	r3, [r7, #16]
    if (__get_ipsr_value() == 0)
 80126de:	2b00      	cmp	r3, #0
 80126e0:	d10c      	bne.n	80126fc <_tx_thread_system_preempt_check+0x54>
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 80126e2:	f3ef 8310 	mrs	r3, PRIMASK
 80126e6:	60fb      	str	r3, [r7, #12]
    return(primask_value);
 80126e8:	68fb      	ldr	r3, [r7, #12]
    {
        interrupt_save = __get_primask_value();
 80126ea:	60bb      	str	r3, [r7, #8]
    __asm__ volatile (" CPSIE  i": : : "memory" );
 80126ec:	b662      	cpsie	i
}
 80126ee:	46c0      	nop			@ (mov r8, r8)
 80126f0:	68bb      	ldr	r3, [r7, #8]
 80126f2:	607b      	str	r3, [r7, #4]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 80126f4:	687b      	ldr	r3, [r7, #4]
 80126f6:	f383 8810 	msr	PRIMASK, r3
}
 80126fa:	46c0      	nop			@ (mov r8, r8)
        __enable_interrupts();
        __restore_interrupts(interrupt_save);
    }   
}
 80126fc:	46c0      	nop			@ (mov r8, r8)

            /* Return to the system so the higher priority thread can be scheduled.  */
            _tx_thread_system_return();
        }
    }
}
 80126fe:	46c0      	nop			@ (mov r8, r8)
 8012700:	46bd      	mov	sp, r7
 8012702:	b008      	add	sp, #32
 8012704:	bd80      	pop	{r7, pc}
 8012706:	46c0      	nop			@ (mov r8, r8)
 8012708:	20003fd0 	.word	0x20003fd0
 801270c:	20003f38 	.word	0x20003f38
 8012710:	20003f3c 	.word	0x20003f3c
 8012714:	e000ed04 	.word	0xe000ed04

08012718 <_tx_thread_system_resume>:
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_thread_system_resume(TX_THREAD *thread_ptr)
#ifndef TX_NOT_INTERRUPTABLE
{
 8012718:	b580      	push	{r7, lr}
 801271a:	b096      	sub	sp, #88	@ 0x58
 801271c:	af00      	add	r7, sp, #0
 801271e:	6078      	str	r0, [r7, #4]
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 8012720:	f3ef 8310 	mrs	r3, PRIMASK
 8012724:	637b      	str	r3, [r7, #52]	@ 0x34
    __asm__ volatile (" CPSID i" : : : "memory" );
 8012726:	b672      	cpsid	i
    return(primask_value);
 8012728:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
    /* Check this thread's stack.  */
    TX_THREAD_STACK_CHECK(thread_ptr)
#endif

    /* Lockout interrupts while the thread is being resumed.  */
    TX_DISABLE
 801272a:	657b      	str	r3, [r7, #84]	@ 0x54

#ifndef TX_NO_TIMER

    /* Deactivate the timeout timer if necessary.  */
    if (thread_ptr -> tx_thread_timer.tx_timer_internal_list_head != TX_NULL)
 801272c:	687b      	ldr	r3, [r7, #4]
 801272e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8012730:	2b00      	cmp	r3, #0
 8012732:	d005      	beq.n	8012740 <_tx_thread_system_resume+0x28>
    {

        /* Deactivate the thread's timeout timer.  */
        _tx_timer_system_deactivate(&(thread_ptr -> tx_thread_timer));
 8012734:	687b      	ldr	r3, [r7, #4]
 8012736:	334c      	adds	r3, #76	@ 0x4c
 8012738:	0018      	movs	r0, r3
 801273a:	f000 fc1f 	bl	8012f7c <_tx_timer_system_deactivate>
 801273e:	e002      	b.n	8012746 <_tx_thread_system_resume+0x2e>
    }
    else
    {

        /* Clear the remaining time to ensure timer doesn't get activated.  */
        thread_ptr -> tx_thread_timer.tx_timer_internal_remaining_ticks =  ((ULONG) 0);
 8012740:	687b      	ldr	r3, [r7, #4]
 8012742:	2200      	movs	r2, #0
 8012744:	64da      	str	r2, [r3, #76]	@ 0x4c
        time_stamp =  entry_ptr -> tx_trace_buffer_entry_time_stamp;
    }
#endif

    /* Decrease the preempt disabled count.  */
    _tx_thread_preempt_disable--;
 8012746:	4b6d      	ldr	r3, [pc, #436]	@ (80128fc <_tx_thread_system_resume+0x1e4>)
 8012748:	681b      	ldr	r3, [r3, #0]
 801274a:	1e5a      	subs	r2, r3, #1
 801274c:	4b6b      	ldr	r3, [pc, #428]	@ (80128fc <_tx_thread_system_resume+0x1e4>)
 801274e:	601a      	str	r2, [r3, #0]

    /* Determine if the thread is in the process of suspending.  If so, the thread
       control block is already on the linked list so nothing needs to be done.  */
    if (thread_ptr -> tx_thread_suspending == TX_FALSE)
 8012750:	687b      	ldr	r3, [r7, #4]
 8012752:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8012754:	2b00      	cmp	r3, #0
 8012756:	d000      	beq.n	801275a <_tx_thread_system_resume+0x42>
 8012758:	e084      	b.n	8012864 <_tx_thread_system_resume+0x14c>
    {

        /* Thread is not in the process of suspending. Now check to make sure the thread
           has not already been resumed.  */
        if (thread_ptr -> tx_thread_state != TX_READY)
 801275a:	687b      	ldr	r3, [r7, #4]
 801275c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 801275e:	2b00      	cmp	r3, #0
 8012760:	d100      	bne.n	8012764 <_tx_thread_system_resume+0x4c>
 8012762:	e098      	b.n	8012896 <_tx_thread_system_resume+0x17e>
        {

            /* No, now check to see if the delayed suspension flag is set.  */
            if (thread_ptr -> tx_thread_delayed_suspend == TX_FALSE)
 8012764:	687b      	ldr	r3, [r7, #4]
 8012766:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8012768:	2b00      	cmp	r3, #0
 801276a:	d000      	beq.n	801276e <_tx_thread_system_resume+0x56>
 801276c:	e073      	b.n	8012856 <_tx_thread_system_resume+0x13e>
                /* Resume the thread!  */

                /* Make this thread ready.  */

                /* Change the state to ready.  */
                thread_ptr -> tx_thread_state =  TX_READY;
 801276e:	687b      	ldr	r3, [r7, #4]
 8012770:	2200      	movs	r2, #0
 8012772:	631a      	str	r2, [r3, #48]	@ 0x30

                /* Pickup priority of thread.  */
                priority =  thread_ptr -> tx_thread_priority;
 8012774:	687b      	ldr	r3, [r7, #4]
 8012776:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012778:	653b      	str	r3, [r7, #80]	@ 0x50
                thread_ptr -> tx_thread_performance_resume_count++;
#endif

                /* Determine if there are other threads at this priority that are
                   ready.  */
                head_ptr =  _tx_thread_priority_list[priority];
 801277a:	4b61      	ldr	r3, [pc, #388]	@ (8012900 <_tx_thread_system_resume+0x1e8>)
 801277c:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 801277e:	0092      	lsls	r2, r2, #2
 8012780:	58d3      	ldr	r3, [r2, r3]
 8012782:	64fb      	str	r3, [r7, #76]	@ 0x4c
                if (head_ptr == TX_NULL)
 8012784:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8012786:	2b00      	cmp	r3, #0
 8012788:	d155      	bne.n	8012836 <_tx_thread_system_resume+0x11e>
                {

                    /* First thread at this priority ready.  Add to the front of the list.  */
                    _tx_thread_priority_list[priority] =       thread_ptr;
 801278a:	4b5d      	ldr	r3, [pc, #372]	@ (8012900 <_tx_thread_system_resume+0x1e8>)
 801278c:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 801278e:	0092      	lsls	r2, r2, #2
 8012790:	6879      	ldr	r1, [r7, #4]
 8012792:	50d1      	str	r1, [r2, r3]
                    thread_ptr -> tx_thread_ready_next =       thread_ptr;
 8012794:	687b      	ldr	r3, [r7, #4]
 8012796:	687a      	ldr	r2, [r7, #4]
 8012798:	621a      	str	r2, [r3, #32]
                    thread_ptr -> tx_thread_ready_previous =   thread_ptr;
 801279a:	687b      	ldr	r3, [r7, #4]
 801279c:	687a      	ldr	r2, [r7, #4]
 801279e:	625a      	str	r2, [r3, #36]	@ 0x24
                    TX_DIV32_BIT_SET(priority, priority_bit)
                    _tx_thread_priority_map_active =  _tx_thread_priority_map_active | priority_bit;
#endif

                    /* Or in the thread's priority bit.  */
                    TX_MOD32_BIT_SET(priority, priority_bit)
 80127a0:	2201      	movs	r2, #1
 80127a2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80127a4:	409a      	lsls	r2, r3
 80127a6:	0013      	movs	r3, r2
 80127a8:	647b      	str	r3, [r7, #68]	@ 0x44
                    _tx_thread_priority_maps[MAP_INDEX] =  _tx_thread_priority_maps[MAP_INDEX] | priority_bit;
 80127aa:	4b56      	ldr	r3, [pc, #344]	@ (8012904 <_tx_thread_system_resume+0x1ec>)
 80127ac:	681a      	ldr	r2, [r3, #0]
 80127ae:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80127b0:	431a      	orrs	r2, r3
 80127b2:	4b54      	ldr	r3, [pc, #336]	@ (8012904 <_tx_thread_system_resume+0x1ec>)
 80127b4:	601a      	str	r2, [r3, #0]

                    /* Determine if this newly ready thread is the highest priority.  */
                    if (priority < _tx_thread_highest_priority)
 80127b6:	4b54      	ldr	r3, [pc, #336]	@ (8012908 <_tx_thread_system_resume+0x1f0>)
 80127b8:	681b      	ldr	r3, [r3, #0]
 80127ba:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 80127bc:	429a      	cmp	r2, r3
 80127be:	d26a      	bcs.n	8012896 <_tx_thread_system_resume+0x17e>
                    {

                        /* A new highest priority thread is present. */

                        /* Update the highest priority variable.  */
                        _tx_thread_highest_priority =  priority;
 80127c0:	4b51      	ldr	r3, [pc, #324]	@ (8012908 <_tx_thread_system_resume+0x1f0>)
 80127c2:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 80127c4:	601a      	str	r2, [r3, #0]

                        /* Pickup the execute pointer. Since it is going to be referenced multiple
                           times, it is placed in a local variable.  */
                        execute_ptr =  _tx_thread_execute_ptr;
 80127c6:	4b51      	ldr	r3, [pc, #324]	@ (801290c <_tx_thread_system_resume+0x1f4>)
 80127c8:	681b      	ldr	r3, [r3, #0]
 80127ca:	643b      	str	r3, [r7, #64]	@ 0x40

                        /* Determine if no thread is currently executing.  */
                        if (execute_ptr == TX_NULL)
 80127cc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80127ce:	2b00      	cmp	r3, #0
 80127d0:	d103      	bne.n	80127da <_tx_thread_system_resume+0xc2>
                        {

                            /* Simply setup the execute pointer.  */
                            _tx_thread_execute_ptr =  thread_ptr;
 80127d2:	4b4e      	ldr	r3, [pc, #312]	@ (801290c <_tx_thread_system_resume+0x1f4>)
 80127d4:	687a      	ldr	r2, [r7, #4]
 80127d6:	601a      	str	r2, [r3, #0]
 80127d8:	e05d      	b.n	8012896 <_tx_thread_system_resume+0x17e>
                        {

                            /* Another thread has been scheduled for execution.  */

                            /* Check to see if this is a higher priority thread and determine if preemption is allowed.  */
                            if (priority < execute_ptr -> tx_thread_preempt_threshold)
 80127da:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80127dc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80127de:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 80127e0:	429a      	cmp	r2, r3
 80127e2:	d258      	bcs.n	8012896 <_tx_thread_system_resume+0x17e>
                                execute_ptr -> tx_thread_performance_last_preempting_thread =  thread_ptr;

#endif

                                /* Yes, modify the execute thread pointer.  */
                                _tx_thread_execute_ptr =  thread_ptr;
 80127e4:	4b49      	ldr	r3, [pc, #292]	@ (801290c <_tx_thread_system_resume+0x1f4>)
 80127e6:	687a      	ldr	r2, [r7, #4]
 80127e8:	601a      	str	r2, [r3, #0]
 80127ea:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80127ec:	633b      	str	r3, [r7, #48]	@ 0x30
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 80127ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80127f0:	f383 8810 	msr	PRIMASK, r3
}
 80127f4:	46c0      	nop			@ (mov r8, r8)
                                TX_THREAD_STACK_CHECK(thread_ptr)
#endif

                                /* Now determine if preemption should take place. This is only possible if the current thread pointer is
                                   not the same as the execute thread pointer AND the system state and preempt disable flags are clear.  */
                                TX_THREAD_SYSTEM_RETURN_CHECK(combined_flags)
 80127f6:	4b41      	ldr	r3, [pc, #260]	@ (80128fc <_tx_thread_system_resume+0x1e4>)
 80127f8:	681b      	ldr	r3, [r3, #0]
 80127fa:	63fb      	str	r3, [r7, #60]	@ 0x3c
                                if (combined_flags == ((ULONG) 0))
 80127fc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80127fe:	2b00      	cmp	r3, #0
 8012800:	d000      	beq.n	8012804 <_tx_thread_system_resume+0xec>
 8012802:	e074      	b.n	80128ee <_tx_thread_system_resume+0x1d6>
    *((ULONG *) 0xE000ED04) = ((ULONG) 0x10000000);
 8012804:	4b42      	ldr	r3, [pc, #264]	@ (8012910 <_tx_thread_system_resume+0x1f8>)
 8012806:	2280      	movs	r2, #128	@ 0x80
 8012808:	0552      	lsls	r2, r2, #21
 801280a:	601a      	str	r2, [r3, #0]
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 801280c:	f3ef 8305 	mrs	r3, IPSR
 8012810:	62fb      	str	r3, [r7, #44]	@ 0x2c
    return(ipsr_value);
 8012812:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    if (__get_ipsr_value() == 0)
 8012814:	2b00      	cmp	r3, #0
 8012816:	d10c      	bne.n	8012832 <_tx_thread_system_resume+0x11a>
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 8012818:	f3ef 8310 	mrs	r3, PRIMASK
 801281c:	62bb      	str	r3, [r7, #40]	@ 0x28
    return(primask_value);
 801281e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
        interrupt_save = __get_primask_value();
 8012820:	627b      	str	r3, [r7, #36]	@ 0x24
    __asm__ volatile (" CPSIE  i": : : "memory" );
 8012822:	b662      	cpsie	i
}
 8012824:	46c0      	nop			@ (mov r8, r8)
 8012826:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012828:	623b      	str	r3, [r7, #32]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 801282a:	6a3b      	ldr	r3, [r7, #32]
 801282c:	f383 8810 	msr	PRIMASK, r3
}
 8012830:	46c0      	nop			@ (mov r8, r8)
}
 8012832:	46c0      	nop			@ (mov r8, r8)
                                    /* Preemption is needed - return to the system!  */
                                    _tx_thread_system_return();
                                }

                                /* Return in-line when MISRA is not enabled.  */
                                return;
 8012834:	e05b      	b.n	80128ee <_tx_thread_system_resume+0x1d6>
                {

                    /* No, there are other threads at this priority already ready.  */

                    /* Just add this thread to the priority list.  */
                    tail_ptr =                                 head_ptr -> tx_thread_ready_previous;
 8012836:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8012838:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801283a:	64bb      	str	r3, [r7, #72]	@ 0x48
                    tail_ptr -> tx_thread_ready_next =         thread_ptr;
 801283c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801283e:	687a      	ldr	r2, [r7, #4]
 8012840:	621a      	str	r2, [r3, #32]
                    head_ptr -> tx_thread_ready_previous =     thread_ptr;
 8012842:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8012844:	687a      	ldr	r2, [r7, #4]
 8012846:	625a      	str	r2, [r3, #36]	@ 0x24
                    thread_ptr -> tx_thread_ready_previous =   tail_ptr;
 8012848:	687b      	ldr	r3, [r7, #4]
 801284a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 801284c:	625a      	str	r2, [r3, #36]	@ 0x24
                    thread_ptr -> tx_thread_ready_next =       head_ptr;
 801284e:	687b      	ldr	r3, [r7, #4]
 8012850:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8012852:	621a      	str	r2, [r3, #32]
 8012854:	e01f      	b.n	8012896 <_tx_thread_system_resume+0x17e>
            /* Else, delayed suspend flag was set.  */
            else
            {

                /* Clear the delayed suspend flag and change the state.  */
                thread_ptr -> tx_thread_delayed_suspend =  TX_FALSE;
 8012856:	687b      	ldr	r3, [r7, #4]
 8012858:	2200      	movs	r2, #0
 801285a:	635a      	str	r2, [r3, #52]	@ 0x34
                thread_ptr -> tx_thread_state =            TX_SUSPENDED;
 801285c:	687b      	ldr	r3, [r7, #4]
 801285e:	2203      	movs	r2, #3
 8012860:	631a      	str	r2, [r3, #48]	@ 0x30
 8012862:	e018      	b.n	8012896 <_tx_thread_system_resume+0x17e>
        /* A resumption occurred in the middle of a previous thread suspension.  */

        /* Make sure the type of suspension under way is not a terminate or
           thread completion.  In either of these cases, do not void the
           interrupted suspension processing.  */
        if (thread_ptr -> tx_thread_state != TX_COMPLETED)
 8012864:	687b      	ldr	r3, [r7, #4]
 8012866:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8012868:	2b01      	cmp	r3, #1
 801286a:	d014      	beq.n	8012896 <_tx_thread_system_resume+0x17e>
        {

            /* Make sure the thread isn't terminated.  */
            if (thread_ptr -> tx_thread_state != TX_TERMINATED)
 801286c:	687b      	ldr	r3, [r7, #4]
 801286e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8012870:	2b02      	cmp	r3, #2
 8012872:	d010      	beq.n	8012896 <_tx_thread_system_resume+0x17e>
            {

                /* No, now check to see if the delayed suspension flag is set.  */
                if (thread_ptr -> tx_thread_delayed_suspend == TX_FALSE)
 8012874:	687b      	ldr	r3, [r7, #4]
 8012876:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8012878:	2b00      	cmp	r3, #0
 801287a:	d106      	bne.n	801288a <_tx_thread_system_resume+0x172>
                {

                    /* Clear the suspending flag.  */
                    thread_ptr -> tx_thread_suspending =   TX_FALSE;
 801287c:	687b      	ldr	r3, [r7, #4]
 801287e:	2200      	movs	r2, #0
 8012880:	639a      	str	r2, [r3, #56]	@ 0x38

                    /* Restore the state to ready.  */
                    thread_ptr -> tx_thread_state =        TX_READY;
 8012882:	687b      	ldr	r3, [r7, #4]
 8012884:	2200      	movs	r2, #0
 8012886:	631a      	str	r2, [r3, #48]	@ 0x30
 8012888:	e005      	b.n	8012896 <_tx_thread_system_resume+0x17e>
                }
                else
                {

                    /* Clear the delayed suspend flag and change the state.  */
                    thread_ptr -> tx_thread_delayed_suspend =  TX_FALSE;
 801288a:	687b      	ldr	r3, [r7, #4]
 801288c:	2200      	movs	r2, #0
 801288e:	635a      	str	r2, [r3, #52]	@ 0x34
                    thread_ptr -> tx_thread_state =            TX_SUSPENDED;
 8012890:	687b      	ldr	r3, [r7, #4]
 8012892:	2203      	movs	r2, #3
 8012894:	631a      	str	r2, [r3, #48]	@ 0x30
        }
    }
#endif

    /* Pickup thread pointer.  */
    TX_THREAD_GET_CURRENT(current_thread)
 8012896:	4b1f      	ldr	r3, [pc, #124]	@ (8012914 <_tx_thread_system_resume+0x1fc>)
 8012898:	681b      	ldr	r3, [r3, #0]
 801289a:	63bb      	str	r3, [r7, #56]	@ 0x38
 801289c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 801289e:	61fb      	str	r3, [r7, #28]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 80128a0:	69fb      	ldr	r3, [r7, #28]
 80128a2:	f383 8810 	msr	PRIMASK, r3
}
 80128a6:	46c0      	nop			@ (mov r8, r8)

    /* Restore interrupts.  */
    TX_RESTORE

    /* Determine if a preemption condition is present.  */
    if (current_thread != _tx_thread_execute_ptr)
 80128a8:	4b18      	ldr	r3, [pc, #96]	@ (801290c <_tx_thread_system_resume+0x1f4>)
 80128aa:	681b      	ldr	r3, [r3, #0]
 80128ac:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80128ae:	429a      	cmp	r2, r3
 80128b0:	d020      	beq.n	80128f4 <_tx_thread_system_resume+0x1dc>
        TX_THREAD_STACK_CHECK(thread_ptr)
#endif

        /* Now determine if preemption should take place. This is only possible if the current thread pointer is
           not the same as the execute thread pointer AND the system state and preempt disable flags are clear.  */
        TX_THREAD_SYSTEM_RETURN_CHECK(combined_flags)
 80128b2:	4b12      	ldr	r3, [pc, #72]	@ (80128fc <_tx_thread_system_resume+0x1e4>)
 80128b4:	681b      	ldr	r3, [r3, #0]
 80128b6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        if (combined_flags == ((ULONG) 0))
 80128b8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80128ba:	2b00      	cmp	r3, #0
 80128bc:	d11a      	bne.n	80128f4 <_tx_thread_system_resume+0x1dc>
    *((ULONG *) 0xE000ED04) = ((ULONG) 0x10000000);
 80128be:	4b14      	ldr	r3, [pc, #80]	@ (8012910 <_tx_thread_system_resume+0x1f8>)
 80128c0:	2280      	movs	r2, #128	@ 0x80
 80128c2:	0552      	lsls	r2, r2, #21
 80128c4:	601a      	str	r2, [r3, #0]
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 80128c6:	f3ef 8305 	mrs	r3, IPSR
 80128ca:	61bb      	str	r3, [r7, #24]
    return(ipsr_value);
 80128cc:	69bb      	ldr	r3, [r7, #24]
    if (__get_ipsr_value() == 0)
 80128ce:	2b00      	cmp	r3, #0
 80128d0:	d10f      	bne.n	80128f2 <_tx_thread_system_resume+0x1da>
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 80128d2:	f3ef 8310 	mrs	r3, PRIMASK
 80128d6:	617b      	str	r3, [r7, #20]
    return(primask_value);
 80128d8:	697b      	ldr	r3, [r7, #20]
        interrupt_save = __get_primask_value();
 80128da:	613b      	str	r3, [r7, #16]
    __asm__ volatile (" CPSIE  i": : : "memory" );
 80128dc:	b662      	cpsie	i
}
 80128de:	46c0      	nop			@ (mov r8, r8)
 80128e0:	693b      	ldr	r3, [r7, #16]
 80128e2:	60fb      	str	r3, [r7, #12]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 80128e4:	68fb      	ldr	r3, [r7, #12]
 80128e6:	f383 8810 	msr	PRIMASK, r3
}
 80128ea:	46c0      	nop			@ (mov r8, r8)
}
 80128ec:	e001      	b.n	80128f2 <_tx_thread_system_resume+0x1da>
                                return;
 80128ee:	46c0      	nop			@ (mov r8, r8)
 80128f0:	e000      	b.n	80128f4 <_tx_thread_system_resume+0x1dc>
 80128f2:	46c0      	nop			@ (mov r8, r8)

            /* Preemption is needed - return to the system!  */
            _tx_thread_system_return();
        }
    }
}
 80128f4:	46bd      	mov	sp, r7
 80128f6:	b016      	add	sp, #88	@ 0x58
 80128f8:	bd80      	pop	{r7, pc}
 80128fa:	46c0      	nop			@ (mov r8, r8)
 80128fc:	20003fd0 	.word	0x20003fd0
 8012900:	20003f50 	.word	0x20003f50
 8012904:	20003f48 	.word	0x20003f48
 8012908:	20003f4c 	.word	0x20003f4c
 801290c:	20003f3c 	.word	0x20003f3c
 8012910:	e000ed04 	.word	0xe000ed04
 8012914:	20003f38 	.word	0x20003f38

08012918 <_tx_thread_system_suspend>:
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_thread_system_suspend(TX_THREAD *thread_ptr)
#ifndef TX_NOT_INTERRUPTABLE
{
 8012918:	b580      	push	{r7, lr}
 801291a:	b09c      	sub	sp, #112	@ 0x70
 801291c:	af00      	add	r7, sp, #0
 801291e:	6078      	str	r0, [r7, #4]
TX_TRACE_BUFFER_ENTRY       *entry_ptr;
ULONG                       time_stamp =  ((ULONG) 0);
#endif

    /* Pickup thread pointer.  */
    TX_THREAD_GET_CURRENT(current_thread)
 8012920:	4bb9      	ldr	r3, [pc, #740]	@ (8012c08 <_tx_thread_system_suspend+0x2f0>)
 8012922:	681b      	ldr	r3, [r3, #0]
 8012924:	667b      	str	r3, [r7, #100]	@ 0x64
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 8012926:	f3ef 8310 	mrs	r3, PRIMASK
 801292a:	647b      	str	r3, [r7, #68]	@ 0x44
    __asm__ volatile (" CPSID i" : : : "memory" );
 801292c:	b672      	cpsid	i
    return(primask_value);
 801292e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
    /* Check this thread's stack.  */
    TX_THREAD_STACK_CHECK(thread_ptr)
#endif

    /* Lockout interrupts while the thread is being suspended.  */
    TX_DISABLE
 8012930:	663b      	str	r3, [r7, #96]	@ 0x60

#ifndef TX_NO_TIMER

    /* Is the current thread suspending?  */
    if (thread_ptr == current_thread)
 8012932:	687a      	ldr	r2, [r7, #4]
 8012934:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8012936:	429a      	cmp	r2, r3
 8012938:	d111      	bne.n	801295e <_tx_thread_system_suspend+0x46>
    {

        /* Pickup the wait option.  */
        timeout =  thread_ptr -> tx_thread_timer.tx_timer_internal_remaining_ticks;
 801293a:	687b      	ldr	r3, [r7, #4]
 801293c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 801293e:	65fb      	str	r3, [r7, #92]	@ 0x5c

        /* Determine if an activation is needed.  */
        if (timeout != TX_NO_WAIT)
 8012940:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8012942:	2b00      	cmp	r3, #0
 8012944:	d007      	beq.n	8012956 <_tx_thread_system_suspend+0x3e>
        {

            /* Make sure the suspension is not a wait-forever.  */
            if (timeout != TX_WAIT_FOREVER)
 8012946:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8012948:	3301      	adds	r3, #1
 801294a:	d004      	beq.n	8012956 <_tx_thread_system_suspend+0x3e>
            {

                /* Activate the thread timer with the timeout value setup in the caller.  */
                _tx_timer_system_activate(&(thread_ptr -> tx_thread_timer));
 801294c:	687b      	ldr	r3, [r7, #4]
 801294e:	334c      	adds	r3, #76	@ 0x4c
 8012950:	0018      	movs	r0, r3
 8012952:	f000 fab5 	bl	8012ec0 <_tx_timer_system_activate>
            }
        }

        /* Yes, reset time slice for current thread.  */
        _tx_timer_time_slice =  thread_ptr -> tx_thread_new_time_slice;
 8012956:	687b      	ldr	r3, [r7, #4]
 8012958:	69da      	ldr	r2, [r3, #28]
 801295a:	4bac      	ldr	r3, [pc, #688]	@ (8012c0c <_tx_thread_system_suspend+0x2f4>)
 801295c:	601a      	str	r2, [r3, #0]
    }
#endif

    /* Decrease the preempt disabled count.  */
    _tx_thread_preempt_disable--;
 801295e:	4bac      	ldr	r3, [pc, #688]	@ (8012c10 <_tx_thread_system_suspend+0x2f8>)
 8012960:	681b      	ldr	r3, [r3, #0]
 8012962:	1e5a      	subs	r2, r3, #1
 8012964:	4baa      	ldr	r3, [pc, #680]	@ (8012c10 <_tx_thread_system_suspend+0x2f8>)
 8012966:	601a      	str	r2, [r3, #0]
    _tx_thread_performance_suspend_count++;
#endif

    /* Check to make sure the thread suspending flag is still set.  If not, it
       has already been resumed.  */
    if (thread_ptr -> tx_thread_suspending == TX_TRUE)
 8012968:	687b      	ldr	r3, [r7, #4]
 801296a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801296c:	2b01      	cmp	r3, #1
 801296e:	d000      	beq.n	8012972 <_tx_thread_system_suspend+0x5a>
 8012970:	e118      	b.n	8012ba4 <_tx_thread_system_suspend+0x28c>
            time_stamp =  entry_ptr -> tx_trace_buffer_entry_time_stamp;
        }
#endif

        /* Actually suspend this thread.  But first, clear the suspending flag.  */
        thread_ptr -> tx_thread_suspending =  TX_FALSE;
 8012972:	687b      	ldr	r3, [r7, #4]
 8012974:	2200      	movs	r2, #0
 8012976:	639a      	str	r2, [r3, #56]	@ 0x38

        /* Pickup priority of thread.  */
        priority =  thread_ptr -> tx_thread_priority;
 8012978:	687b      	ldr	r3, [r7, #4]
 801297a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801297c:	65bb      	str	r3, [r7, #88]	@ 0x58

        /* Pickup the next ready thread pointer.  */
        ready_next =      thread_ptr -> tx_thread_ready_next;
 801297e:	687b      	ldr	r3, [r7, #4]
 8012980:	6a1b      	ldr	r3, [r3, #32]
 8012982:	657b      	str	r3, [r7, #84]	@ 0x54

        /* Determine if there are other threads at this priority that are
           ready.  */
        if (ready_next != thread_ptr)
 8012984:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8012986:	687b      	ldr	r3, [r7, #4]
 8012988:	429a      	cmp	r2, r3
 801298a:	d016      	beq.n	80129ba <_tx_thread_system_suspend+0xa2>
        {

            /* Yes, there are other threads at this priority ready.  */

            /* Pickup the previous ready thread pointer.  */
            ready_previous =  thread_ptr -> tx_thread_ready_previous;
 801298c:	687b      	ldr	r3, [r7, #4]
 801298e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8012990:	64bb      	str	r3, [r7, #72]	@ 0x48

            /* Just remove this thread from the priority list.  */
            ready_next -> tx_thread_ready_previous =    ready_previous;
 8012992:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8012994:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8012996:	625a      	str	r2, [r3, #36]	@ 0x24
            ready_previous -> tx_thread_ready_next =    ready_next;
 8012998:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801299a:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 801299c:	621a      	str	r2, [r3, #32]

            /* Determine if this is the head of the priority list.  */
            if (_tx_thread_priority_list[priority] == thread_ptr)
 801299e:	4b9d      	ldr	r3, [pc, #628]	@ (8012c14 <_tx_thread_system_suspend+0x2fc>)
 80129a0:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80129a2:	0092      	lsls	r2, r2, #2
 80129a4:	58d3      	ldr	r3, [r2, r3]
 80129a6:	687a      	ldr	r2, [r7, #4]
 80129a8:	429a      	cmp	r2, r3
 80129aa:	d000      	beq.n	80129ae <_tx_thread_system_suspend+0x96>
 80129ac:	e0c9      	b.n	8012b42 <_tx_thread_system_suspend+0x22a>
            {

                /* Update the head pointer of this priority list.  */
                _tx_thread_priority_list[priority] =  ready_next;
 80129ae:	4b99      	ldr	r3, [pc, #612]	@ (8012c14 <_tx_thread_system_suspend+0x2fc>)
 80129b0:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80129b2:	0092      	lsls	r2, r2, #2
 80129b4:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80129b6:	50d1      	str	r1, [r2, r3]
 80129b8:	e0c3      	b.n	8012b42 <_tx_thread_system_suspend+0x22a>
        else
        {

            /* This is the only thread at this priority ready to run.  Set the head
               pointer to NULL.  */
            _tx_thread_priority_list[priority] =    TX_NULL;
 80129ba:	4b96      	ldr	r3, [pc, #600]	@ (8012c14 <_tx_thread_system_suspend+0x2fc>)
 80129bc:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80129be:	0092      	lsls	r2, r2, #2
 80129c0:	2100      	movs	r1, #0
 80129c2:	50d1      	str	r1, [r2, r3]
            /* Calculate the index into the bit map array.  */
            map_index =  priority/((UINT) 32);
#endif

            /* Clear this priority bit in the ready priority bit map.  */
            TX_MOD32_BIT_SET(priority, priority_bit)
 80129c4:	2201      	movs	r2, #1
 80129c6:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80129c8:	409a      	lsls	r2, r3
 80129ca:	0013      	movs	r3, r2
 80129cc:	66bb      	str	r3, [r7, #104]	@ 0x68
            _tx_thread_priority_maps[MAP_INDEX] =  _tx_thread_priority_maps[MAP_INDEX] & (~(priority_bit));
 80129ce:	4b92      	ldr	r3, [pc, #584]	@ (8012c18 <_tx_thread_system_suspend+0x300>)
 80129d0:	681b      	ldr	r3, [r3, #0]
 80129d2:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 80129d4:	43d2      	mvns	r2, r2
 80129d6:	401a      	ands	r2, r3
 80129d8:	4b8f      	ldr	r3, [pc, #572]	@ (8012c18 <_tx_thread_system_suspend+0x300>)
 80129da:	601a      	str	r2, [r3, #0]
            /* Calculate the base priority as well.  */
            base_priority =  map_index * ((UINT) 32);
#else

            /* Setup the base priority to zero.  */
            base_priority =   ((UINT) 0);
 80129dc:	2300      	movs	r3, #0
 80129de:	653b      	str	r3, [r7, #80]	@ 0x50
#endif

            /* Setup working variable for the priority map.  */
            priority_map =    _tx_thread_priority_maps[MAP_INDEX];
 80129e0:	4b8d      	ldr	r3, [pc, #564]	@ (8012c18 <_tx_thread_system_suspend+0x300>)
 80129e2:	681b      	ldr	r3, [r3, #0]
 80129e4:	66fb      	str	r3, [r7, #108]	@ 0x6c

            /* Make a quick check for no other threads ready for execution.  */
            if (priority_map == ((ULONG) 0))
 80129e6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80129e8:	2b00      	cmp	r3, #0
 80129ea:	d12b      	bne.n	8012a44 <_tx_thread_system_suspend+0x12c>
            {

                /* Nothing else is ready.  Set highest priority and execute thread
                   accordingly.  */
                _tx_thread_highest_priority =  ((UINT) TX_MAX_PRIORITIES);
 80129ec:	4b8b      	ldr	r3, [pc, #556]	@ (8012c1c <_tx_thread_system_suspend+0x304>)
 80129ee:	2220      	movs	r2, #32
 80129f0:	601a      	str	r2, [r3, #0]
                _tx_thread_execute_ptr =       TX_NULL;
 80129f2:	4b8b      	ldr	r3, [pc, #556]	@ (8012c20 <_tx_thread_system_suspend+0x308>)
 80129f4:	2200      	movs	r2, #0
 80129f6:	601a      	str	r2, [r3, #0]
 80129f8:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80129fa:	643b      	str	r3, [r7, #64]	@ 0x40
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 80129fc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80129fe:	f383 8810 	msr	PRIMASK, r3
}
 8012a02:	46c0      	nop			@ (mov r8, r8)
                /* Restore interrupts.  */
                TX_RESTORE

                /* Determine if preemption should take place. This is only possible if the current thread pointer is
                   not the same as the execute thread pointer AND the system state and preempt disable flags are clear.  */
                TX_THREAD_SYSTEM_RETURN_CHECK(combined_flags)
 8012a04:	4b82      	ldr	r3, [pc, #520]	@ (8012c10 <_tx_thread_system_suspend+0x2f8>)
 8012a06:	681b      	ldr	r3, [r3, #0]
 8012a08:	64fb      	str	r3, [r7, #76]	@ 0x4c
                if (combined_flags == ((ULONG) 0))
 8012a0a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8012a0c:	2b00      	cmp	r3, #0
 8012a0e:	d000      	beq.n	8012a12 <_tx_thread_system_suspend+0xfa>
 8012a10:	e0f2      	b.n	8012bf8 <_tx_thread_system_suspend+0x2e0>
    *((ULONG *) 0xE000ED04) = ((ULONG) 0x10000000);
 8012a12:	4b84      	ldr	r3, [pc, #528]	@ (8012c24 <_tx_thread_system_suspend+0x30c>)
 8012a14:	2280      	movs	r2, #128	@ 0x80
 8012a16:	0552      	lsls	r2, r2, #21
 8012a18:	601a      	str	r2, [r3, #0]
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 8012a1a:	f3ef 8305 	mrs	r3, IPSR
 8012a1e:	63fb      	str	r3, [r7, #60]	@ 0x3c
    return(ipsr_value);
 8012a20:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
    if (__get_ipsr_value() == 0)
 8012a22:	2b00      	cmp	r3, #0
 8012a24:	d10c      	bne.n	8012a40 <_tx_thread_system_suspend+0x128>
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 8012a26:	f3ef 8310 	mrs	r3, PRIMASK
 8012a2a:	63bb      	str	r3, [r7, #56]	@ 0x38
    return(primask_value);
 8012a2c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
        interrupt_save = __get_primask_value();
 8012a2e:	637b      	str	r3, [r7, #52]	@ 0x34
    __asm__ volatile (" CPSIE  i": : : "memory" );
 8012a30:	b662      	cpsie	i
}
 8012a32:	46c0      	nop			@ (mov r8, r8)
 8012a34:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8012a36:	633b      	str	r3, [r7, #48]	@ 0x30
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 8012a38:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012a3a:	f383 8810 	msr	PRIMASK, r3
}
 8012a3e:	46c0      	nop			@ (mov r8, r8)
}
 8012a40:	46c0      	nop			@ (mov r8, r8)
                    /* Preemption is needed - return to the system!  */
                    _tx_thread_system_return();
                }

                /* Return to caller.  */
                return;
 8012a42:	e0d9      	b.n	8012bf8 <_tx_thread_system_suspend+0x2e0>
            {

                /* Other threads at different priority levels are ready to run.  */

                /* Calculate the lowest bit set in the priority map. */
                TX_LOWEST_SET_BIT_CALCULATE(priority_map, priority_bit)
 8012a44:	2300      	movs	r3, #0
 8012a46:	66bb      	str	r3, [r7, #104]	@ 0x68
 8012a48:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8012a4a:	425a      	negs	r2, r3
 8012a4c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8012a4e:	4013      	ands	r3, r2
 8012a50:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8012a52:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8012a54:	2b0f      	cmp	r3, #15
 8012a56:	d80e      	bhi.n	8012a76 <_tx_thread_system_suspend+0x15e>
 8012a58:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8012a5a:	2b03      	cmp	r3, #3
 8012a5c:	d905      	bls.n	8012a6a <_tx_thread_system_suspend+0x152>
 8012a5e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8012a60:	089b      	lsrs	r3, r3, #2
 8012a62:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8012a64:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8012a66:	3302      	adds	r3, #2
 8012a68:	66bb      	str	r3, [r7, #104]	@ 0x68
 8012a6a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8012a6c:	085b      	lsrs	r3, r3, #1
 8012a6e:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8012a70:	18d3      	adds	r3, r2, r3
 8012a72:	66bb      	str	r3, [r7, #104]	@ 0x68
 8012a74:	e060      	b.n	8012b38 <_tx_thread_system_suspend+0x220>
 8012a76:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8012a78:	2bff      	cmp	r3, #255	@ 0xff
 8012a7a:	d814      	bhi.n	8012aa6 <_tx_thread_system_suspend+0x18e>
 8012a7c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8012a7e:	091b      	lsrs	r3, r3, #4
 8012a80:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8012a82:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8012a84:	3304      	adds	r3, #4
 8012a86:	66bb      	str	r3, [r7, #104]	@ 0x68
 8012a88:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8012a8a:	2b03      	cmp	r3, #3
 8012a8c:	d905      	bls.n	8012a9a <_tx_thread_system_suspend+0x182>
 8012a8e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8012a90:	089b      	lsrs	r3, r3, #2
 8012a92:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8012a94:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8012a96:	3302      	adds	r3, #2
 8012a98:	66bb      	str	r3, [r7, #104]	@ 0x68
 8012a9a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8012a9c:	085b      	lsrs	r3, r3, #1
 8012a9e:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8012aa0:	18d3      	adds	r3, r2, r3
 8012aa2:	66bb      	str	r3, [r7, #104]	@ 0x68
 8012aa4:	e048      	b.n	8012b38 <_tx_thread_system_suspend+0x220>
 8012aa6:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8012aa8:	2380      	movs	r3, #128	@ 0x80
 8012aaa:	025b      	lsls	r3, r3, #9
 8012aac:	429a      	cmp	r2, r3
 8012aae:	d21d      	bcs.n	8012aec <_tx_thread_system_suspend+0x1d4>
 8012ab0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8012ab2:	0a1b      	lsrs	r3, r3, #8
 8012ab4:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8012ab6:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8012ab8:	3308      	adds	r3, #8
 8012aba:	66bb      	str	r3, [r7, #104]	@ 0x68
 8012abc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8012abe:	2b0f      	cmp	r3, #15
 8012ac0:	d905      	bls.n	8012ace <_tx_thread_system_suspend+0x1b6>
 8012ac2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8012ac4:	091b      	lsrs	r3, r3, #4
 8012ac6:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8012ac8:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8012aca:	3304      	adds	r3, #4
 8012acc:	66bb      	str	r3, [r7, #104]	@ 0x68
 8012ace:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8012ad0:	2b03      	cmp	r3, #3
 8012ad2:	d905      	bls.n	8012ae0 <_tx_thread_system_suspend+0x1c8>
 8012ad4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8012ad6:	089b      	lsrs	r3, r3, #2
 8012ad8:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8012ada:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8012adc:	3302      	adds	r3, #2
 8012ade:	66bb      	str	r3, [r7, #104]	@ 0x68
 8012ae0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8012ae2:	085b      	lsrs	r3, r3, #1
 8012ae4:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8012ae6:	18d3      	adds	r3, r2, r3
 8012ae8:	66bb      	str	r3, [r7, #104]	@ 0x68
 8012aea:	e025      	b.n	8012b38 <_tx_thread_system_suspend+0x220>
 8012aec:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8012aee:	0c1b      	lsrs	r3, r3, #16
 8012af0:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8012af2:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8012af4:	3310      	adds	r3, #16
 8012af6:	66bb      	str	r3, [r7, #104]	@ 0x68
 8012af8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8012afa:	2bff      	cmp	r3, #255	@ 0xff
 8012afc:	d905      	bls.n	8012b0a <_tx_thread_system_suspend+0x1f2>
 8012afe:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8012b00:	0a1b      	lsrs	r3, r3, #8
 8012b02:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8012b04:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8012b06:	3308      	adds	r3, #8
 8012b08:	66bb      	str	r3, [r7, #104]	@ 0x68
 8012b0a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8012b0c:	2b0f      	cmp	r3, #15
 8012b0e:	d905      	bls.n	8012b1c <_tx_thread_system_suspend+0x204>
 8012b10:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8012b12:	091b      	lsrs	r3, r3, #4
 8012b14:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8012b16:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8012b18:	3304      	adds	r3, #4
 8012b1a:	66bb      	str	r3, [r7, #104]	@ 0x68
 8012b1c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8012b1e:	2b03      	cmp	r3, #3
 8012b20:	d905      	bls.n	8012b2e <_tx_thread_system_suspend+0x216>
 8012b22:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8012b24:	089b      	lsrs	r3, r3, #2
 8012b26:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8012b28:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8012b2a:	3302      	adds	r3, #2
 8012b2c:	66bb      	str	r3, [r7, #104]	@ 0x68
 8012b2e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8012b30:	085b      	lsrs	r3, r3, #1
 8012b32:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8012b34:	18d3      	adds	r3, r2, r3
 8012b36:	66bb      	str	r3, [r7, #104]	@ 0x68

                /* Setup the next highest priority variable.  */
                _tx_thread_highest_priority =  base_priority + ((UINT) priority_bit);
 8012b38:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8012b3a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8012b3c:	18d2      	adds	r2, r2, r3
 8012b3e:	4b37      	ldr	r3, [pc, #220]	@ (8012c1c <_tx_thread_system_suspend+0x304>)
 8012b40:	601a      	str	r2, [r3, #0]
            }
        }

        /* Determine if the suspending thread is the thread designated to execute.  */
        if (thread_ptr == _tx_thread_execute_ptr)
 8012b42:	4b37      	ldr	r3, [pc, #220]	@ (8012c20 <_tx_thread_system_suspend+0x308>)
 8012b44:	681b      	ldr	r3, [r3, #0]
 8012b46:	687a      	ldr	r2, [r7, #4]
 8012b48:	429a      	cmp	r2, r3
 8012b4a:	d12b      	bne.n	8012ba4 <_tx_thread_system_suspend+0x28c>
        {

            /* Pickup the highest priority thread to execute.  */
            _tx_thread_execute_ptr =  _tx_thread_priority_list[_tx_thread_highest_priority];
 8012b4c:	4b33      	ldr	r3, [pc, #204]	@ (8012c1c <_tx_thread_system_suspend+0x304>)
 8012b4e:	681a      	ldr	r2, [r3, #0]
 8012b50:	4b30      	ldr	r3, [pc, #192]	@ (8012c14 <_tx_thread_system_suspend+0x2fc>)
 8012b52:	0092      	lsls	r2, r2, #2
 8012b54:	58d2      	ldr	r2, [r2, r3]
 8012b56:	4b32      	ldr	r3, [pc, #200]	@ (8012c20 <_tx_thread_system_suspend+0x308>)
 8012b58:	601a      	str	r2, [r3, #0]
 8012b5a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8012b5c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 8012b5e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012b60:	f383 8810 	msr	PRIMASK, r3
}
 8012b64:	46c0      	nop			@ (mov r8, r8)
            /* Restore interrupts.  */
            TX_RESTORE

            /* Determine if preemption should take place. This is only possible if the current thread pointer is
               not the same as the execute thread pointer AND the system state and preempt disable flags are clear.  */
            TX_THREAD_SYSTEM_RETURN_CHECK(combined_flags)
 8012b66:	4b2a      	ldr	r3, [pc, #168]	@ (8012c10 <_tx_thread_system_suspend+0x2f8>)
 8012b68:	681b      	ldr	r3, [r3, #0]
 8012b6a:	64fb      	str	r3, [r7, #76]	@ 0x4c
            if (combined_flags == ((ULONG) 0))
 8012b6c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8012b6e:	2b00      	cmp	r3, #0
 8012b70:	d144      	bne.n	8012bfc <_tx_thread_system_suspend+0x2e4>
    *((ULONG *) 0xE000ED04) = ((ULONG) 0x10000000);
 8012b72:	4b2c      	ldr	r3, [pc, #176]	@ (8012c24 <_tx_thread_system_suspend+0x30c>)
 8012b74:	2280      	movs	r2, #128	@ 0x80
 8012b76:	0552      	lsls	r2, r2, #21
 8012b78:	601a      	str	r2, [r3, #0]
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 8012b7a:	f3ef 8305 	mrs	r3, IPSR
 8012b7e:	62bb      	str	r3, [r7, #40]	@ 0x28
    return(ipsr_value);
 8012b80:	6abb      	ldr	r3, [r7, #40]	@ 0x28
    if (__get_ipsr_value() == 0)
 8012b82:	2b00      	cmp	r3, #0
 8012b84:	d10c      	bne.n	8012ba0 <_tx_thread_system_suspend+0x288>
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 8012b86:	f3ef 8310 	mrs	r3, PRIMASK
 8012b8a:	627b      	str	r3, [r7, #36]	@ 0x24
    return(primask_value);
 8012b8c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
        interrupt_save = __get_primask_value();
 8012b8e:	623b      	str	r3, [r7, #32]
    __asm__ volatile (" CPSIE  i": : : "memory" );
 8012b90:	b662      	cpsie	i
}
 8012b92:	46c0      	nop			@ (mov r8, r8)
 8012b94:	6a3b      	ldr	r3, [r7, #32]
 8012b96:	61fb      	str	r3, [r7, #28]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 8012b98:	69fb      	ldr	r3, [r7, #28]
 8012b9a:	f383 8810 	msr	PRIMASK, r3
}
 8012b9e:	46c0      	nop			@ (mov r8, r8)
}
 8012ba0:	46c0      	nop			@ (mov r8, r8)
                /* Preemption is needed - return to the system!  */
                _tx_thread_system_return();
            }

            /* Return to caller.  */
            return;
 8012ba2:	e02b      	b.n	8012bfc <_tx_thread_system_suspend+0x2e4>
 8012ba4:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8012ba6:	61bb      	str	r3, [r7, #24]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 8012ba8:	69bb      	ldr	r3, [r7, #24]
 8012baa:	f383 8810 	msr	PRIMASK, r3
}
 8012bae:	46c0      	nop			@ (mov r8, r8)

    /* Restore interrupts.  */
    TX_RESTORE

    /* Determine if a preemption condition is present.  */
    if (current_thread != _tx_thread_execute_ptr)
 8012bb0:	4b1b      	ldr	r3, [pc, #108]	@ (8012c20 <_tx_thread_system_suspend+0x308>)
 8012bb2:	681b      	ldr	r3, [r3, #0]
 8012bb4:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8012bb6:	429a      	cmp	r2, r3
 8012bb8:	d022      	beq.n	8012c00 <_tx_thread_system_suspend+0x2e8>
        TX_THREAD_STACK_CHECK(thread_ptr)
#endif

        /* Determine if preemption should take place. This is only possible if the current thread pointer is
           not the same as the execute thread pointer AND the system state and preempt disable flags are clear.  */
        TX_THREAD_SYSTEM_RETURN_CHECK(combined_flags)
 8012bba:	4b15      	ldr	r3, [pc, #84]	@ (8012c10 <_tx_thread_system_suspend+0x2f8>)
 8012bbc:	681b      	ldr	r3, [r3, #0]
 8012bbe:	64fb      	str	r3, [r7, #76]	@ 0x4c
        if (combined_flags == ((ULONG) 0))
 8012bc0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8012bc2:	2b00      	cmp	r3, #0
 8012bc4:	d11c      	bne.n	8012c00 <_tx_thread_system_suspend+0x2e8>
    *((ULONG *) 0xE000ED04) = ((ULONG) 0x10000000);
 8012bc6:	4b17      	ldr	r3, [pc, #92]	@ (8012c24 <_tx_thread_system_suspend+0x30c>)
 8012bc8:	2280      	movs	r2, #128	@ 0x80
 8012bca:	0552      	lsls	r2, r2, #21
 8012bcc:	601a      	str	r2, [r3, #0]
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 8012bce:	f3ef 8305 	mrs	r3, IPSR
 8012bd2:	617b      	str	r3, [r7, #20]
    return(ipsr_value);
 8012bd4:	697b      	ldr	r3, [r7, #20]
    if (__get_ipsr_value() == 0)
 8012bd6:	2b00      	cmp	r3, #0
 8012bd8:	d10c      	bne.n	8012bf4 <_tx_thread_system_suspend+0x2dc>
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 8012bda:	f3ef 8310 	mrs	r3, PRIMASK
 8012bde:	613b      	str	r3, [r7, #16]
    return(primask_value);
 8012be0:	693b      	ldr	r3, [r7, #16]
        interrupt_save = __get_primask_value();
 8012be2:	60fb      	str	r3, [r7, #12]
    __asm__ volatile (" CPSIE  i": : : "memory" );
 8012be4:	b662      	cpsie	i
}
 8012be6:	46c0      	nop			@ (mov r8, r8)
 8012be8:	68fb      	ldr	r3, [r7, #12]
 8012bea:	60bb      	str	r3, [r7, #8]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 8012bec:	68bb      	ldr	r3, [r7, #8]
 8012bee:	f383 8810 	msr	PRIMASK, r3
}
 8012bf2:	46c0      	nop			@ (mov r8, r8)
}
 8012bf4:	46c0      	nop			@ (mov r8, r8)
            _tx_thread_system_return();
        }
    }

    /* Return to caller.  */
    return;
 8012bf6:	e003      	b.n	8012c00 <_tx_thread_system_suspend+0x2e8>
                return;
 8012bf8:	46c0      	nop			@ (mov r8, r8)
 8012bfa:	e002      	b.n	8012c02 <_tx_thread_system_suspend+0x2ea>
            return;
 8012bfc:	46c0      	nop			@ (mov r8, r8)
 8012bfe:	e000      	b.n	8012c02 <_tx_thread_system_suspend+0x2ea>
    return;
 8012c00:	46c0      	nop			@ (mov r8, r8)
}
 8012c02:	46bd      	mov	sp, r7
 8012c04:	b01c      	add	sp, #112	@ 0x70
 8012c06:	bd80      	pop	{r7, pc}
 8012c08:	20003f38 	.word	0x20003f38
 8012c0c:	2000453c 	.word	0x2000453c
 8012c10:	20003fd0 	.word	0x20003fd0
 8012c14:	20003f50 	.word	0x20003f50
 8012c18:	20003f48 	.word	0x20003f48
 8012c1c:	20003f4c 	.word	0x20003f4c
 8012c20:	20003f3c 	.word	0x20003f3c
 8012c24:	e000ed04 	.word	0xe000ed04

08012c28 <_tx_thread_time_slice>:
/*                                            TX_NO_TIMER is defined,     */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_thread_time_slice(VOID)
{
 8012c28:	b580      	push	{r7, lr}
 8012c2a:	b084      	sub	sp, #16
 8012c2c:	af00      	add	r7, sp, #0
ULONG           system_state;
UINT            preempt_disable;
#endif

    /* Pickup thread pointer.  */
    TX_THREAD_GET_CURRENT(thread_ptr)
 8012c2e:	4b1f      	ldr	r3, [pc, #124]	@ (8012cac <_tx_thread_time_slice+0x84>)
 8012c30:	681b      	ldr	r3, [r3, #0]
 8012c32:	60fb      	str	r3, [r7, #12]
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 8012c34:	f3ef 8310 	mrs	r3, PRIMASK
 8012c38:	607b      	str	r3, [r7, #4]
    __asm__ volatile (" CPSID i" : : : "memory" );
 8012c3a:	b672      	cpsid	i
    return(primask_value);
 8012c3c:	687b      	ldr	r3, [r7, #4]
    /* Set the next thread pointer to NULL.  */
    next_thread_ptr =  TX_NULL;
#endif

    /* Lockout interrupts while the time-slice is evaluated.  */
    TX_DISABLE
 8012c3e:	60bb      	str	r3, [r7, #8]

    /* Clear the expired time-slice flag.  */
    _tx_timer_expired_time_slice =  TX_FALSE;
 8012c40:	4b1b      	ldr	r3, [pc, #108]	@ (8012cb0 <_tx_thread_time_slice+0x88>)
 8012c42:	2200      	movs	r2, #0
 8012c44:	601a      	str	r2, [r3, #0]

    /* Make sure the thread pointer is valid.  */
    if (thread_ptr != TX_NULL)
 8012c46:	68fb      	ldr	r3, [r7, #12]
 8012c48:	2b00      	cmp	r3, #0
 8012c4a:	d024      	beq.n	8012c96 <_tx_thread_time_slice+0x6e>
    {

        /* Make sure the thread is still active, i.e. not suspended.  */
        if (thread_ptr -> tx_thread_state == TX_READY)
 8012c4c:	68fb      	ldr	r3, [r7, #12]
 8012c4e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8012c50:	2b00      	cmp	r3, #0
 8012c52:	d120      	bne.n	8012c96 <_tx_thread_time_slice+0x6e>
        {

            /* Setup a fresh time-slice for the thread.  */
            thread_ptr -> tx_thread_time_slice =  thread_ptr -> tx_thread_new_time_slice;
 8012c54:	68fb      	ldr	r3, [r7, #12]
 8012c56:	69da      	ldr	r2, [r3, #28]
 8012c58:	68fb      	ldr	r3, [r7, #12]
 8012c5a:	619a      	str	r2, [r3, #24]

            /* Reset the actual time-slice variable.  */
            _tx_timer_time_slice =  thread_ptr -> tx_thread_time_slice;
 8012c5c:	68fb      	ldr	r3, [r7, #12]
 8012c5e:	699a      	ldr	r2, [r3, #24]
 8012c60:	4b14      	ldr	r3, [pc, #80]	@ (8012cb4 <_tx_thread_time_slice+0x8c>)
 8012c62:	601a      	str	r2, [r3, #0]

            /* Determine if there is another thread at the same priority and preemption-threshold
               is not set.  Preemption-threshold overrides time-slicing.  */
            if (thread_ptr -> tx_thread_ready_next != thread_ptr)
 8012c64:	68fb      	ldr	r3, [r7, #12]
 8012c66:	6a1b      	ldr	r3, [r3, #32]
 8012c68:	68fa      	ldr	r2, [r7, #12]
 8012c6a:	429a      	cmp	r2, r3
 8012c6c:	d013      	beq.n	8012c96 <_tx_thread_time_slice+0x6e>
            {

                /* Check to see if preemption-threshold is not being used.  */
                if (thread_ptr -> tx_thread_priority == thread_ptr -> tx_thread_preempt_threshold)
 8012c6e:	68fb      	ldr	r3, [r7, #12]
 8012c70:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8012c72:	68fb      	ldr	r3, [r7, #12]
 8012c74:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8012c76:	429a      	cmp	r2, r3
 8012c78:	d10d      	bne.n	8012c96 <_tx_thread_time_slice+0x6e>

                    /* Preemption-threshold is not being used by this thread.  */

                    /* There is another thread at this priority, make it the highest at
                       this priority level.  */
                    _tx_thread_priority_list[thread_ptr -> tx_thread_priority] =  thread_ptr -> tx_thread_ready_next;
 8012c7a:	68fb      	ldr	r3, [r7, #12]
 8012c7c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8012c7e:	68fb      	ldr	r3, [r7, #12]
 8012c80:	6a19      	ldr	r1, [r3, #32]
 8012c82:	4b0d      	ldr	r3, [pc, #52]	@ (8012cb8 <_tx_thread_time_slice+0x90>)
 8012c84:	0092      	lsls	r2, r2, #2
 8012c86:	50d1      	str	r1, [r2, r3]

                    /* Designate the highest priority thread as the one to execute.  Don't use this
                       thread's priority as an index just in case a higher priority thread is now
                       ready!  */
                    _tx_thread_execute_ptr =  _tx_thread_priority_list[_tx_thread_highest_priority];
 8012c88:	4b0c      	ldr	r3, [pc, #48]	@ (8012cbc <_tx_thread_time_slice+0x94>)
 8012c8a:	681a      	ldr	r2, [r3, #0]
 8012c8c:	4b0a      	ldr	r3, [pc, #40]	@ (8012cb8 <_tx_thread_time_slice+0x90>)
 8012c8e:	0092      	lsls	r2, r2, #2
 8012c90:	58d2      	ldr	r2, [r2, r3]
 8012c92:	4b0b      	ldr	r3, [pc, #44]	@ (8012cc0 <_tx_thread_time_slice+0x98>)
 8012c94:	601a      	str	r2, [r3, #0]
 8012c96:	68bb      	ldr	r3, [r7, #8]
 8012c98:	603b      	str	r3, [r7, #0]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 8012c9a:	683b      	ldr	r3, [r7, #0]
 8012c9c:	f383 8810 	msr	PRIMASK, r3
}
 8012ca0:	46c0      	nop			@ (mov r8, r8)

        /* Yes, check this thread's stack.  */
        TX_THREAD_STACK_CHECK(next_thread_ptr)
    }
#endif
}
 8012ca2:	46c0      	nop			@ (mov r8, r8)
 8012ca4:	46bd      	mov	sp, r7
 8012ca6:	b004      	add	sp, #16
 8012ca8:	bd80      	pop	{r7, pc}
 8012caa:	46c0      	nop			@ (mov r8, r8)
 8012cac:	20003f38 	.word	0x20003f38
 8012cb0:	20003fe0 	.word	0x20003fe0
 8012cb4:	2000453c 	.word	0x2000453c
 8012cb8:	20003f50 	.word	0x20003f50
 8012cbc:	20003f4c 	.word	0x20003f4c
 8012cc0:	20003f3c 	.word	0x20003f3c

08012cc4 <_tx_thread_timeout>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_thread_timeout(ULONG timeout_input)
{
 8012cc4:	b580      	push	{r7, lr}
 8012cc6:	b08a      	sub	sp, #40	@ 0x28
 8012cc8:	af00      	add	r7, sp, #0
 8012cca:	6078      	str	r0, [r7, #4]
VOID            (*suspend_cleanup)(struct TX_THREAD_STRUCT *suspend_thread_ptr, ULONG suspension_sequence);
ULONG           suspension_sequence;


    /* Pickup the thread pointer.  */
    TX_THREAD_TIMEOUT_POINTER_SETUP(thread_ptr)
 8012ccc:	687b      	ldr	r3, [r7, #4]
 8012cce:	627b      	str	r3, [r7, #36]	@ 0x24
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 8012cd0:	f3ef 8310 	mrs	r3, PRIMASK
 8012cd4:	617b      	str	r3, [r7, #20]
    __asm__ volatile (" CPSID i" : : : "memory" );
 8012cd6:	b672      	cpsid	i
    return(primask_value);
 8012cd8:	697b      	ldr	r3, [r7, #20]

    /* Disable interrupts.  */
    TX_DISABLE
 8012cda:	623b      	str	r3, [r7, #32]

    /* Determine how the thread is currently suspended.  */
    if (thread_ptr -> tx_thread_state == TX_SLEEP)
 8012cdc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012cde:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8012ce0:	2b04      	cmp	r3, #4
 8012ce2:	d10f      	bne.n	8012d04 <_tx_thread_timeout+0x40>
        /* Restore interrupts.  */
        TX_RESTORE
#else

        /* Increment the disable preemption flag.  */
        _tx_thread_preempt_disable++;
 8012ce4:	4b14      	ldr	r3, [pc, #80]	@ (8012d38 <_tx_thread_timeout+0x74>)
 8012ce6:	681b      	ldr	r3, [r3, #0]
 8012ce8:	1c5a      	adds	r2, r3, #1
 8012cea:	4b13      	ldr	r3, [pc, #76]	@ (8012d38 <_tx_thread_timeout+0x74>)
 8012cec:	601a      	str	r2, [r3, #0]
 8012cee:	6a3b      	ldr	r3, [r7, #32]
 8012cf0:	613b      	str	r3, [r7, #16]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 8012cf2:	693b      	ldr	r3, [r7, #16]
 8012cf4:	f383 8810 	msr	PRIMASK, r3
}
 8012cf8:	46c0      	nop			@ (mov r8, r8)

        /* Restore interrupts.  */
        TX_RESTORE

        /* Lift the suspension on the sleeping thread.  */
        _tx_thread_system_resume(thread_ptr);
 8012cfa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012cfc:	0018      	movs	r0, r3
 8012cfe:	f7ff fd0b 	bl	8012718 <_tx_thread_system_resume>

        /* Restore interrupts.  */
        TX_RESTORE
#endif
    }
}
 8012d02:	e014      	b.n	8012d2e <_tx_thread_timeout+0x6a>
        suspend_cleanup =  thread_ptr -> tx_thread_suspend_cleanup;
 8012d04:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012d06:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8012d08:	61fb      	str	r3, [r7, #28]
        suspension_sequence =  thread_ptr -> tx_thread_suspension_sequence;
 8012d0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012d0c:	22ac      	movs	r2, #172	@ 0xac
 8012d0e:	589b      	ldr	r3, [r3, r2]
 8012d10:	61bb      	str	r3, [r7, #24]
 8012d12:	6a3b      	ldr	r3, [r7, #32]
 8012d14:	60fb      	str	r3, [r7, #12]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 8012d16:	68fb      	ldr	r3, [r7, #12]
 8012d18:	f383 8810 	msr	PRIMASK, r3
}
 8012d1c:	46c0      	nop			@ (mov r8, r8)
        if (suspend_cleanup != TX_NULL)
 8012d1e:	69fb      	ldr	r3, [r7, #28]
 8012d20:	2b00      	cmp	r3, #0
 8012d22:	d004      	beq.n	8012d2e <_tx_thread_timeout+0x6a>
            (suspend_cleanup)(thread_ptr, suspension_sequence);
 8012d24:	69b9      	ldr	r1, [r7, #24]
 8012d26:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8012d28:	69fb      	ldr	r3, [r7, #28]
 8012d2a:	0010      	movs	r0, r2
 8012d2c:	4798      	blx	r3
}
 8012d2e:	46c0      	nop			@ (mov r8, r8)
 8012d30:	46bd      	mov	sp, r7
 8012d32:	b00a      	add	sp, #40	@ 0x28
 8012d34:	bd80      	pop	{r7, pc}
 8012d36:	46c0      	nop			@ (mov r8, r8)
 8012d38:	20003fd0 	.word	0x20003fd0

08012d3c <_tx_timer_expiration_process>:
/*                                            TX_NO_TIMER is defined,     */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_timer_expiration_process(VOID)
{
 8012d3c:	b580      	push	{r7, lr}
 8012d3e:	b084      	sub	sp, #16
 8012d40:	af00      	add	r7, sp, #0
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 8012d42:	f3ef 8310 	mrs	r3, PRIMASK
 8012d46:	607b      	str	r3, [r7, #4]
    __asm__ volatile (" CPSID i" : : : "memory" );
 8012d48:	b672      	cpsid	i
    return(primask_value);
 8012d4a:	687b      	ldr	r3, [r7, #4]

    /* Don't process in the ISR, wakeup the system timer thread to process the
       timer expiration.  */

    /* Disable interrupts.  */
    TX_DISABLE
 8012d4c:	60fb      	str	r3, [r7, #12]
    /* Restore interrupts.  */
    TX_RESTORE
#else

    /* Increment the preempt disable flag.  */
    _tx_thread_preempt_disable++;
 8012d4e:	4b09      	ldr	r3, [pc, #36]	@ (8012d74 <_tx_timer_expiration_process+0x38>)
 8012d50:	681b      	ldr	r3, [r3, #0]
 8012d52:	1c5a      	adds	r2, r3, #1
 8012d54:	4b07      	ldr	r3, [pc, #28]	@ (8012d74 <_tx_timer_expiration_process+0x38>)
 8012d56:	601a      	str	r2, [r3, #0]
 8012d58:	68fb      	ldr	r3, [r7, #12]
 8012d5a:	60bb      	str	r3, [r7, #8]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 8012d5c:	68bb      	ldr	r3, [r7, #8]
 8012d5e:	f383 8810 	msr	PRIMASK, r3
}
 8012d62:	46c0      	nop			@ (mov r8, r8)

    /* Restore interrupts.  */
    TX_RESTORE

    /* Call the system resume function to activate the timer thread.  */
    _tx_thread_system_resume(&_tx_timer_thread);
 8012d64:	4b04      	ldr	r3, [pc, #16]	@ (8012d78 <_tx_timer_expiration_process+0x3c>)
 8012d66:	0018      	movs	r0, r3
 8012d68:	f7ff fcd6 	bl	8012718 <_tx_thread_system_resume>
    }

    /* Restore interrupts.  */
    TX_RESTORE
#endif
}
 8012d6c:	46c0      	nop			@ (mov r8, r8)
 8012d6e:	46bd      	mov	sp, r7
 8012d70:	b004      	add	sp, #16
 8012d72:	bd80      	pop	{r7, pc}
 8012d74:	20003fd0 	.word	0x20003fd0
 8012d78:	20004080 	.word	0x20004080

08012d7c <_tx_timer_initialize>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_timer_initialize(VOID)
{
 8012d7c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8012d7e:	46ce      	mov	lr, r9
 8012d80:	4647      	mov	r7, r8
 8012d82:	b580      	push	{r7, lr}
 8012d84:	b08d      	sub	sp, #52	@ 0x34
 8012d86:	af06      	add	r7, sp, #24
#endif

#ifndef TX_DISABLE_REDUNDANT_CLEARING

    /* Initialize the system clock to 0.  */
    _tx_timer_system_clock =  ((ULONG) 0);
 8012d88:	4b39      	ldr	r3, [pc, #228]	@ (8012e70 <_tx_timer_initialize+0xf4>)
 8012d8a:	2200      	movs	r2, #0
 8012d8c:	601a      	str	r2, [r3, #0]

    /* Initialize the time-slice value to 0 to make sure it is disabled.  */
    _tx_timer_time_slice =  ((ULONG) 0);
 8012d8e:	4b39      	ldr	r3, [pc, #228]	@ (8012e74 <_tx_timer_initialize+0xf8>)
 8012d90:	2200      	movs	r2, #0
 8012d92:	601a      	str	r2, [r3, #0]

    /* Clear the expired flags.  */
    _tx_timer_expired_time_slice =  TX_FALSE;
 8012d94:	4b38      	ldr	r3, [pc, #224]	@ (8012e78 <_tx_timer_initialize+0xfc>)
 8012d96:	2200      	movs	r2, #0
 8012d98:	601a      	str	r2, [r3, #0]
    _tx_timer_expired =             TX_FALSE;
 8012d9a:	4b38      	ldr	r3, [pc, #224]	@ (8012e7c <_tx_timer_initialize+0x100>)
 8012d9c:	2200      	movs	r2, #0
 8012d9e:	601a      	str	r2, [r3, #0]

    /* Set the currently expired timer being processed pointer to NULL.  */
    _tx_timer_expired_timer_ptr =  TX_NULL;
 8012da0:	4b37      	ldr	r3, [pc, #220]	@ (8012e80 <_tx_timer_initialize+0x104>)
 8012da2:	2200      	movs	r2, #0
 8012da4:	601a      	str	r2, [r3, #0]

    /* Initialize the thread and application timer management control structures.  */

    /* First, initialize the timer list.  */
    TX_MEMSET(&_tx_timer_list[0], 0, (sizeof(_tx_timer_list)));
 8012da6:	4b37      	ldr	r3, [pc, #220]	@ (8012e84 <_tx_timer_initialize+0x108>)
 8012da8:	617b      	str	r3, [r7, #20]
 8012daa:	230f      	movs	r3, #15
 8012dac:	18fb      	adds	r3, r7, r3
 8012dae:	2200      	movs	r2, #0
 8012db0:	701a      	strb	r2, [r3, #0]
 8012db2:	2380      	movs	r3, #128	@ 0x80
 8012db4:	60bb      	str	r3, [r7, #8]
 8012db6:	2300      	movs	r3, #0
 8012db8:	613b      	str	r3, [r7, #16]
 8012dba:	e009      	b.n	8012dd0 <_tx_timer_initialize+0x54>
 8012dbc:	697b      	ldr	r3, [r7, #20]
 8012dbe:	1c5a      	adds	r2, r3, #1
 8012dc0:	617a      	str	r2, [r7, #20]
 8012dc2:	220f      	movs	r2, #15
 8012dc4:	18ba      	adds	r2, r7, r2
 8012dc6:	7812      	ldrb	r2, [r2, #0]
 8012dc8:	701a      	strb	r2, [r3, #0]
 8012dca:	693b      	ldr	r3, [r7, #16]
 8012dcc:	3301      	adds	r3, #1
 8012dce:	613b      	str	r3, [r7, #16]
 8012dd0:	693a      	ldr	r2, [r7, #16]
 8012dd2:	68bb      	ldr	r3, [r7, #8]
 8012dd4:	429a      	cmp	r2, r3
 8012dd6:	d3f1      	bcc.n	8012dbc <_tx_timer_initialize+0x40>
#endif

    /* Initialize all of the list pointers.  */
    _tx_timer_list_start =   &_tx_timer_list[0];
 8012dd8:	4b2b      	ldr	r3, [pc, #172]	@ (8012e88 <_tx_timer_initialize+0x10c>)
 8012dda:	4a2a      	ldr	r2, [pc, #168]	@ (8012e84 <_tx_timer_initialize+0x108>)
 8012ddc:	601a      	str	r2, [r3, #0]
    _tx_timer_current_ptr =  &_tx_timer_list[0];
 8012dde:	4b2b      	ldr	r3, [pc, #172]	@ (8012e8c <_tx_timer_initialize+0x110>)
 8012de0:	4a28      	ldr	r2, [pc, #160]	@ (8012e84 <_tx_timer_initialize+0x108>)
 8012de2:	601a      	str	r2, [r3, #0]

    /* Set the timer list end pointer to one past the actual timer list.  This is done
       to make the timer interrupt handling in assembly language a little easier.  */
    _tx_timer_list_end =     &_tx_timer_list[TX_TIMER_ENTRIES-((ULONG) 1)];
 8012de4:	4b2a      	ldr	r3, [pc, #168]	@ (8012e90 <_tx_timer_initialize+0x114>)
 8012de6:	4a2b      	ldr	r2, [pc, #172]	@ (8012e94 <_tx_timer_initialize+0x118>)
 8012de8:	601a      	str	r2, [r3, #0]
    _tx_timer_list_end =     TX_TIMER_POINTER_ADD(_tx_timer_list_end, ((ULONG) 1));
 8012dea:	4b29      	ldr	r3, [pc, #164]	@ (8012e90 <_tx_timer_initialize+0x114>)
 8012dec:	681b      	ldr	r3, [r3, #0]
 8012dee:	1d1a      	adds	r2, r3, #4
 8012df0:	4b27      	ldr	r3, [pc, #156]	@ (8012e90 <_tx_timer_initialize+0x114>)
 8012df2:	601a      	str	r2, [r3, #0]

#ifndef TX_TIMER_PROCESS_IN_ISR

    /* Setup the variables associated with the system timer thread's stack and
       priority.  */
    _tx_timer_stack_start =  (VOID *) &_tx_timer_thread_stack_area[0];
 8012df4:	4b28      	ldr	r3, [pc, #160]	@ (8012e98 <_tx_timer_initialize+0x11c>)
 8012df6:	4a29      	ldr	r2, [pc, #164]	@ (8012e9c <_tx_timer_initialize+0x120>)
 8012df8:	601a      	str	r2, [r3, #0]
    _tx_timer_stack_size =   ((ULONG) TX_TIMER_THREAD_STACK_SIZE);
 8012dfa:	4b29      	ldr	r3, [pc, #164]	@ (8012ea0 <_tx_timer_initialize+0x124>)
 8012dfc:	2280      	movs	r2, #128	@ 0x80
 8012dfe:	00d2      	lsls	r2, r2, #3
 8012e00:	601a      	str	r2, [r3, #0]
    _tx_timer_priority =     ((UINT) TX_TIMER_THREAD_PRIORITY);
 8012e02:	4b28      	ldr	r3, [pc, #160]	@ (8012ea4 <_tx_timer_initialize+0x128>)
 8012e04:	2200      	movs	r2, #0
 8012e06:	601a      	str	r2, [r3, #0]
       low-level initialization component.  */
    do
    {

        /* Create the system timer thread.  */
        status =  _tx_thread_create(&_tx_timer_thread,
 8012e08:	4b23      	ldr	r3, [pc, #140]	@ (8012e98 <_tx_timer_initialize+0x11c>)
 8012e0a:	681a      	ldr	r2, [r3, #0]
 8012e0c:	4b24      	ldr	r3, [pc, #144]	@ (8012ea0 <_tx_timer_initialize+0x124>)
 8012e0e:	6819      	ldr	r1, [r3, #0]
 8012e10:	4b24      	ldr	r3, [pc, #144]	@ (8012ea4 <_tx_timer_initialize+0x128>)
 8012e12:	6818      	ldr	r0, [r3, #0]
 8012e14:	4b23      	ldr	r3, [pc, #140]	@ (8012ea4 <_tx_timer_initialize+0x128>)
 8012e16:	681b      	ldr	r3, [r3, #0]
 8012e18:	4699      	mov	r9, r3
 8012e1a:	4c23      	ldr	r4, [pc, #140]	@ (8012ea8 <_tx_timer_initialize+0x12c>)
 8012e1c:	46a0      	mov	r8, r4
 8012e1e:	4e23      	ldr	r6, [pc, #140]	@ (8012eac <_tx_timer_initialize+0x130>)
 8012e20:	4d23      	ldr	r5, [pc, #140]	@ (8012eb0 <_tx_timer_initialize+0x134>)
 8012e22:	4c24      	ldr	r4, [pc, #144]	@ (8012eb4 <_tx_timer_initialize+0x138>)
 8012e24:	2300      	movs	r3, #0
 8012e26:	469c      	mov	ip, r3
 8012e28:	4663      	mov	r3, ip
 8012e2a:	9305      	str	r3, [sp, #20]
 8012e2c:	2300      	movs	r3, #0
 8012e2e:	469c      	mov	ip, r3
 8012e30:	4663      	mov	r3, ip
 8012e32:	9304      	str	r3, [sp, #16]
 8012e34:	464b      	mov	r3, r9
 8012e36:	9303      	str	r3, [sp, #12]
 8012e38:	9002      	str	r0, [sp, #8]
 8012e3a:	9101      	str	r1, [sp, #4]
 8012e3c:	9200      	str	r2, [sp, #0]
 8012e3e:	4643      	mov	r3, r8
 8012e40:	0032      	movs	r2, r6
 8012e42:	0029      	movs	r1, r5
 8012e44:	0020      	movs	r0, r4
 8012e46:	f7ff f903 	bl	8012050 <_tx_thread_create>
 8012e4a:	0003      	movs	r3, r0
 8012e4c:	607b      	str	r3, [r7, #4]
#endif

        /* Define timer initialize extension.  */
        TX_TIMER_INITIALIZE_EXTENSION(status)

    } while (status != TX_SUCCESS);
 8012e4e:	687b      	ldr	r3, [r7, #4]
 8012e50:	2b00      	cmp	r3, #0
 8012e52:	d1d9      	bne.n	8012e08 <_tx_timer_initialize+0x8c>
#endif

#ifndef TX_DISABLE_REDUNDANT_CLEARING

    /* Initialize the head pointer of the created application timer list.  */
    _tx_timer_created_ptr =  TX_NULL;
 8012e54:	4b18      	ldr	r3, [pc, #96]	@ (8012eb8 <_tx_timer_initialize+0x13c>)
 8012e56:	2200      	movs	r2, #0
 8012e58:	601a      	str	r2, [r3, #0]

    /* Set the created count to zero.  */
    _tx_timer_created_count =  TX_EMPTY;
 8012e5a:	4b18      	ldr	r3, [pc, #96]	@ (8012ebc <_tx_timer_initialize+0x140>)
 8012e5c:	2200      	movs	r2, #0
 8012e5e:	601a      	str	r2, [r3, #0]
    _tx_timer_performance_expiration_count =         ((ULONG) 0);
    _tx_timer_performance__expiration_adjust_count =  ((ULONG) 0);
#endif
#endif
#endif
}
 8012e60:	46c0      	nop			@ (mov r8, r8)
 8012e62:	46bd      	mov	sp, r7
 8012e64:	b007      	add	sp, #28
 8012e66:	bcc0      	pop	{r6, r7}
 8012e68:	46b9      	mov	r9, r7
 8012e6a:	46b0      	mov	r8, r6
 8012e6c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8012e6e:	46c0      	nop			@ (mov r8, r8)
 8012e70:	20003fdc 	.word	0x20003fdc
 8012e74:	2000453c 	.word	0x2000453c
 8012e78:	20003fe0 	.word	0x20003fe0
 8012e7c:	20004070 	.word	0x20004070
 8012e80:	2000407c 	.word	0x2000407c
 8012e84:	20003fe4 	.word	0x20003fe4
 8012e88:	20004064 	.word	0x20004064
 8012e8c:	2000406c 	.word	0x2000406c
 8012e90:	20004068 	.word	0x20004068
 8012e94:	20004060 	.word	0x20004060
 8012e98:	20004130 	.word	0x20004130
 8012e9c:	2000413c 	.word	0x2000413c
 8012ea0:	20004134 	.word	0x20004134
 8012ea4:	20004138 	.word	0x20004138
 8012ea8:	4154494d 	.word	0x4154494d
 8012eac:	08012fe9 	.word	0x08012fe9
 8012eb0:	08016890 	.word	0x08016890
 8012eb4:	20004080 	.word	0x20004080
 8012eb8:	20004074 	.word	0x20004074
 8012ebc:	20004078 	.word	0x20004078

08012ec0 <_tx_timer_system_activate>:
/*                                            TX_NO_TIMER is defined,     */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_timer_system_activate(TX_TIMER_INTERNAL *timer_ptr)
{
 8012ec0:	b580      	push	{r7, lr}
 8012ec2:	b088      	sub	sp, #32
 8012ec4:	af00      	add	r7, sp, #0
 8012ec6:	6078      	str	r0, [r7, #4]
ULONG                       remaining_ticks;
ULONG                       expiration_time;


    /* Pickup the remaining ticks.  */
    remaining_ticks =  timer_ptr -> tx_timer_internal_remaining_ticks;
 8012ec8:	687b      	ldr	r3, [r7, #4]
 8012eca:	681b      	ldr	r3, [r3, #0]
 8012ecc:	617b      	str	r3, [r7, #20]

    /* Determine if there is a timer to activate.  */
    if (remaining_ticks != ((ULONG) 0))
 8012ece:	697b      	ldr	r3, [r7, #20]
 8012ed0:	2b00      	cmp	r3, #0
 8012ed2:	d049      	beq.n	8012f68 <_tx_timer_system_activate+0xa8>
    {

        /* Determine if the timer is set to wait forever.  */
        if (remaining_ticks != TX_WAIT_FOREVER)
 8012ed4:	697b      	ldr	r3, [r7, #20]
 8012ed6:	3301      	adds	r3, #1
 8012ed8:	d046      	beq.n	8012f68 <_tx_timer_system_activate+0xa8>
        {

            /* Valid timer activate request.  */

            /* Determine if the timer still needs activation.  */
            if (timer_ptr -> tx_timer_internal_list_head == TX_NULL)
 8012eda:	687b      	ldr	r3, [r7, #4]
 8012edc:	699b      	ldr	r3, [r3, #24]
 8012ede:	2b00      	cmp	r3, #0
 8012ee0:	d142      	bne.n	8012f68 <_tx_timer_system_activate+0xa8>
            {

                /* Activate the timer.  */

                /* Calculate the amount of time remaining for the timer.  */
                if (remaining_ticks > TX_TIMER_ENTRIES)
 8012ee2:	697b      	ldr	r3, [r7, #20]
 8012ee4:	2b20      	cmp	r3, #32
 8012ee6:	d902      	bls.n	8012eee <_tx_timer_system_activate+0x2e>
                {

                    /* Set expiration time to the maximum number of entries.  */
                    expiration_time =  TX_TIMER_ENTRIES - ((ULONG) 1);
 8012ee8:	231f      	movs	r3, #31
 8012eea:	61bb      	str	r3, [r7, #24]
 8012eec:	e002      	b.n	8012ef4 <_tx_timer_system_activate+0x34>
                {

                    /* Timer value fits in the timer entries.  */

                    /* Set the expiration time.  */
                    expiration_time =  (remaining_ticks - ((ULONG) 1));
 8012eee:	697b      	ldr	r3, [r7, #20]
 8012ef0:	3b01      	subs	r3, #1
 8012ef2:	61bb      	str	r3, [r7, #24]

                /* At this point, we are ready to put the timer on one of
                   the timer lists.  */

                /* Calculate the proper place for the timer.  */
                timer_list =  TX_TIMER_POINTER_ADD(_tx_timer_current_ptr, expiration_time);
 8012ef4:	4b1e      	ldr	r3, [pc, #120]	@ (8012f70 <_tx_timer_system_activate+0xb0>)
 8012ef6:	681a      	ldr	r2, [r3, #0]
 8012ef8:	69bb      	ldr	r3, [r7, #24]
 8012efa:	009b      	lsls	r3, r3, #2
 8012efc:	18d3      	adds	r3, r2, r3
 8012efe:	61fb      	str	r3, [r7, #28]
                if (TX_TIMER_INDIRECT_TO_VOID_POINTER_CONVERT(timer_list) >= TX_TIMER_INDIRECT_TO_VOID_POINTER_CONVERT(_tx_timer_list_end))
 8012f00:	4b1c      	ldr	r3, [pc, #112]	@ (8012f74 <_tx_timer_system_activate+0xb4>)
 8012f02:	681b      	ldr	r3, [r3, #0]
 8012f04:	69fa      	ldr	r2, [r7, #28]
 8012f06:	429a      	cmp	r2, r3
 8012f08:	d30b      	bcc.n	8012f22 <_tx_timer_system_activate+0x62>
                {

                    /* Wrap from the beginning of the list.  */
                    delta =  TX_TIMER_POINTER_DIF(timer_list, _tx_timer_list_end);
 8012f0a:	4b1a      	ldr	r3, [pc, #104]	@ (8012f74 <_tx_timer_system_activate+0xb4>)
 8012f0c:	681b      	ldr	r3, [r3, #0]
 8012f0e:	69fa      	ldr	r2, [r7, #28]
 8012f10:	1ad3      	subs	r3, r2, r3
 8012f12:	109b      	asrs	r3, r3, #2
 8012f14:	613b      	str	r3, [r7, #16]
                    timer_list =  TX_TIMER_POINTER_ADD(_tx_timer_list_start, delta);
 8012f16:	4b18      	ldr	r3, [pc, #96]	@ (8012f78 <_tx_timer_system_activate+0xb8>)
 8012f18:	681a      	ldr	r2, [r3, #0]
 8012f1a:	693b      	ldr	r3, [r7, #16]
 8012f1c:	009b      	lsls	r3, r3, #2
 8012f1e:	18d3      	adds	r3, r2, r3
 8012f20:	61fb      	str	r3, [r7, #28]
                }

                /* Now put the timer on this list.  */
                if ((*timer_list) == TX_NULL)
 8012f22:	69fb      	ldr	r3, [r7, #28]
 8012f24:	681b      	ldr	r3, [r3, #0]
 8012f26:	2b00      	cmp	r3, #0
 8012f28:	d109      	bne.n	8012f3e <_tx_timer_system_activate+0x7e>
                {

                    /* This list is NULL, just put the new timer on it.  */

                    /* Setup the links in this timer.  */
                    timer_ptr -> tx_timer_internal_active_next =      timer_ptr;
 8012f2a:	687b      	ldr	r3, [r7, #4]
 8012f2c:	687a      	ldr	r2, [r7, #4]
 8012f2e:	611a      	str	r2, [r3, #16]
                    timer_ptr -> tx_timer_internal_active_previous =  timer_ptr;
 8012f30:	687b      	ldr	r3, [r7, #4]
 8012f32:	687a      	ldr	r2, [r7, #4]
 8012f34:	615a      	str	r2, [r3, #20]

                    /* Setup the list head pointer.  */
                    *timer_list =  timer_ptr;
 8012f36:	69fb      	ldr	r3, [r7, #28]
 8012f38:	687a      	ldr	r2, [r7, #4]
 8012f3a:	601a      	str	r2, [r3, #0]
 8012f3c:	e011      	b.n	8012f62 <_tx_timer_system_activate+0xa2>
                }
                else
                {

                    /* This list is not NULL, add current timer to the end. */
                    next_timer =                                        *timer_list;
 8012f3e:	69fb      	ldr	r3, [r7, #28]
 8012f40:	681b      	ldr	r3, [r3, #0]
 8012f42:	60fb      	str	r3, [r7, #12]
                    previous_timer =                                    next_timer -> tx_timer_internal_active_previous;
 8012f44:	68fb      	ldr	r3, [r7, #12]
 8012f46:	695b      	ldr	r3, [r3, #20]
 8012f48:	60bb      	str	r3, [r7, #8]
                    previous_timer -> tx_timer_internal_active_next =   timer_ptr;
 8012f4a:	68bb      	ldr	r3, [r7, #8]
 8012f4c:	687a      	ldr	r2, [r7, #4]
 8012f4e:	611a      	str	r2, [r3, #16]
                    next_timer -> tx_timer_internal_active_previous =   timer_ptr;
 8012f50:	68fb      	ldr	r3, [r7, #12]
 8012f52:	687a      	ldr	r2, [r7, #4]
 8012f54:	615a      	str	r2, [r3, #20]
                    timer_ptr -> tx_timer_internal_active_next =        next_timer;
 8012f56:	687b      	ldr	r3, [r7, #4]
 8012f58:	68fa      	ldr	r2, [r7, #12]
 8012f5a:	611a      	str	r2, [r3, #16]
                    timer_ptr -> tx_timer_internal_active_previous =    previous_timer;
 8012f5c:	687b      	ldr	r3, [r7, #4]
 8012f5e:	68ba      	ldr	r2, [r7, #8]
 8012f60:	615a      	str	r2, [r3, #20]
                }

                /* Setup list head pointer.  */
                timer_ptr -> tx_timer_internal_list_head =  timer_list;
 8012f62:	687b      	ldr	r3, [r7, #4]
 8012f64:	69fa      	ldr	r2, [r7, #28]
 8012f66:	619a      	str	r2, [r3, #24]
            }
        }
    }
}
 8012f68:	46c0      	nop			@ (mov r8, r8)
 8012f6a:	46bd      	mov	sp, r7
 8012f6c:	b008      	add	sp, #32
 8012f6e:	bd80      	pop	{r7, pc}
 8012f70:	2000406c 	.word	0x2000406c
 8012f74:	20004068 	.word	0x20004068
 8012f78:	20004064 	.word	0x20004064

08012f7c <_tx_timer_system_deactivate>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_timer_system_deactivate(TX_TIMER_INTERNAL *timer_ptr)
{
 8012f7c:	b580      	push	{r7, lr}
 8012f7e:	b086      	sub	sp, #24
 8012f80:	af00      	add	r7, sp, #0
 8012f82:	6078      	str	r0, [r7, #4]
TX_TIMER_INTERNAL   *next_timer;
TX_TIMER_INTERNAL   *previous_timer;


    /* Pickup the list head pointer.  */
    list_head =  timer_ptr -> tx_timer_internal_list_head;
 8012f84:	687b      	ldr	r3, [r7, #4]
 8012f86:	699b      	ldr	r3, [r3, #24]
 8012f88:	617b      	str	r3, [r7, #20]

    /* Determine if the timer still needs deactivation.  */
    if (list_head != TX_NULL)
 8012f8a:	697b      	ldr	r3, [r7, #20]
 8012f8c:	2b00      	cmp	r3, #0
 8012f8e:	d026      	beq.n	8012fde <_tx_timer_system_deactivate+0x62>
    {

        /* Deactivate the timer.  */

        /* Pickup the next active timer.  */
        next_timer =  timer_ptr -> tx_timer_internal_active_next;
 8012f90:	687b      	ldr	r3, [r7, #4]
 8012f92:	691b      	ldr	r3, [r3, #16]
 8012f94:	613b      	str	r3, [r7, #16]

        /* See if this is the only timer in the list.  */
        if (timer_ptr == next_timer)
 8012f96:	687a      	ldr	r2, [r7, #4]
 8012f98:	693b      	ldr	r3, [r7, #16]
 8012f9a:	429a      	cmp	r2, r3
 8012f9c:	d108      	bne.n	8012fb0 <_tx_timer_system_deactivate+0x34>
        {

            /* Yes, the only timer on the list.  */

            /* Determine if the head pointer needs to be updated.  */
            if (*(list_head) == timer_ptr)
 8012f9e:	697b      	ldr	r3, [r7, #20]
 8012fa0:	681b      	ldr	r3, [r3, #0]
 8012fa2:	687a      	ldr	r2, [r7, #4]
 8012fa4:	429a      	cmp	r2, r3
 8012fa6:	d117      	bne.n	8012fd8 <_tx_timer_system_deactivate+0x5c>
            {

                /* Update the head pointer.  */
                *(list_head) =  TX_NULL;
 8012fa8:	697b      	ldr	r3, [r7, #20]
 8012faa:	2200      	movs	r2, #0
 8012fac:	601a      	str	r2, [r3, #0]
 8012fae:	e013      	b.n	8012fd8 <_tx_timer_system_deactivate+0x5c>
        {

            /* At least one more timer is on the same expiration list.  */

            /* Update the links of the adjacent timers.  */
            previous_timer =                                   timer_ptr -> tx_timer_internal_active_previous;
 8012fb0:	687b      	ldr	r3, [r7, #4]
 8012fb2:	695b      	ldr	r3, [r3, #20]
 8012fb4:	60fb      	str	r3, [r7, #12]
            next_timer -> tx_timer_internal_active_previous =  previous_timer;
 8012fb6:	693b      	ldr	r3, [r7, #16]
 8012fb8:	68fa      	ldr	r2, [r7, #12]
 8012fba:	615a      	str	r2, [r3, #20]
            previous_timer -> tx_timer_internal_active_next =  next_timer;
 8012fbc:	68fb      	ldr	r3, [r7, #12]
 8012fbe:	693a      	ldr	r2, [r7, #16]
 8012fc0:	611a      	str	r2, [r3, #16]

            /* Determine if the head pointer needs to be updated.  */
            if (*(list_head) == timer_ptr)
 8012fc2:	697b      	ldr	r3, [r7, #20]
 8012fc4:	681b      	ldr	r3, [r3, #0]
 8012fc6:	687a      	ldr	r2, [r7, #4]
 8012fc8:	429a      	cmp	r2, r3
 8012fca:	d105      	bne.n	8012fd8 <_tx_timer_system_deactivate+0x5c>
            {

                /* Update the next timer in the list with the list head pointer.  */
                next_timer -> tx_timer_internal_list_head =  list_head;
 8012fcc:	693b      	ldr	r3, [r7, #16]
 8012fce:	697a      	ldr	r2, [r7, #20]
 8012fd0:	619a      	str	r2, [r3, #24]

                /* Update the head pointer.  */
                *(list_head) =  next_timer;
 8012fd2:	697b      	ldr	r3, [r7, #20]
 8012fd4:	693a      	ldr	r2, [r7, #16]
 8012fd6:	601a      	str	r2, [r3, #0]
            }
        }

        /* Clear the timer's list head pointer.  */
        timer_ptr -> tx_timer_internal_list_head =  TX_NULL;
 8012fd8:	687b      	ldr	r3, [r7, #4]
 8012fda:	2200      	movs	r2, #0
 8012fdc:	619a      	str	r2, [r3, #24]
    }
}
 8012fde:	46c0      	nop			@ (mov r8, r8)
 8012fe0:	46bd      	mov	sp, r7
 8012fe2:	b006      	add	sp, #24
 8012fe4:	bd80      	pop	{r7, pc}
	...

08012fe8 <_tx_timer_thread_entry>:
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
#ifndef TX_TIMER_PROCESS_IN_ISR
VOID  _tx_timer_thread_entry(ULONG timer_thread_input)
{
 8012fe8:	b580      	push	{r7, lr}
 8012fea:	b094      	sub	sp, #80	@ 0x50
 8012fec:	af00      	add	r7, sp, #0
 8012fee:	6078      	str	r0, [r7, #4]
TX_TIMER_INTERNAL           *reactivate_timer;
TX_TIMER_INTERNAL           *next_timer;
TX_TIMER_INTERNAL           *previous_timer;
TX_TIMER_INTERNAL           *current_timer;
VOID                        (*timeout_function)(ULONG id);
ULONG                       timeout_param =  ((ULONG) 0);
 8012ff0:	2300      	movs	r3, #0
 8012ff2:	647b      	str	r3, [r7, #68]	@ 0x44
#endif


    /* Make sure the timer input is correct.  This also gets rid of the
       silly compiler warnings.  */
    if (timer_thread_input == TX_TIMER_ID)
 8012ff4:	687b      	ldr	r3, [r7, #4]
 8012ff6:	4a70      	ldr	r2, [pc, #448]	@ (80131b8 <_tx_timer_thread_entry+0x1d0>)
 8012ff8:	4293      	cmp	r3, r2
 8012ffa:	d000      	beq.n	8012ffe <_tx_timer_thread_entry+0x16>
 8012ffc:	e0d8      	b.n	80131b0 <_tx_timer_thread_entry+0x1c8>
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 8012ffe:	f3ef 8310 	mrs	r3, PRIMASK
 8013002:	633b      	str	r3, [r7, #48]	@ 0x30
    __asm__ volatile (" CPSID i" : : : "memory" );
 8013004:	b672      	cpsid	i
    return(primask_value);
 8013006:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
        {

            /* First, move the current list pointer and clear the timer
               expired value.  This allows the interrupt handling portion
               to continue looking for timer expirations.  */
            TX_DISABLE
 8013008:	64fb      	str	r3, [r7, #76]	@ 0x4c

            /* Save the current timer expiration list pointer.  */
            expired_timers =  *_tx_timer_current_ptr;
 801300a:	4b6c      	ldr	r3, [pc, #432]	@ (80131bc <_tx_timer_thread_entry+0x1d4>)
 801300c:	681b      	ldr	r3, [r3, #0]
 801300e:	681b      	ldr	r3, [r3, #0]
 8013010:	60fb      	str	r3, [r7, #12]

            /* Modify the head pointer in the first timer in the list, if there
               is one!  */
            if (expired_timers != TX_NULL)
 8013012:	68fb      	ldr	r3, [r7, #12]
 8013014:	2b00      	cmp	r3, #0
 8013016:	d003      	beq.n	8013020 <_tx_timer_thread_entry+0x38>
            {

                expired_timers -> tx_timer_internal_list_head =  &expired_timers;
 8013018:	68fb      	ldr	r3, [r7, #12]
 801301a:	220c      	movs	r2, #12
 801301c:	18ba      	adds	r2, r7, r2
 801301e:	619a      	str	r2, [r3, #24]
            }

            /* Set the current list pointer to NULL.  */
            *_tx_timer_current_ptr =  TX_NULL;
 8013020:	4b66      	ldr	r3, [pc, #408]	@ (80131bc <_tx_timer_thread_entry+0x1d4>)
 8013022:	681b      	ldr	r3, [r3, #0]
 8013024:	2200      	movs	r2, #0
 8013026:	601a      	str	r2, [r3, #0]

            /* Move the current pointer up one timer entry wrap if we get to
               the end of the list.  */
            _tx_timer_current_ptr =  TX_TIMER_POINTER_ADD(_tx_timer_current_ptr, 1);
 8013028:	4b64      	ldr	r3, [pc, #400]	@ (80131bc <_tx_timer_thread_entry+0x1d4>)
 801302a:	681b      	ldr	r3, [r3, #0]
 801302c:	1d1a      	adds	r2, r3, #4
 801302e:	4b63      	ldr	r3, [pc, #396]	@ (80131bc <_tx_timer_thread_entry+0x1d4>)
 8013030:	601a      	str	r2, [r3, #0]
            if (_tx_timer_current_ptr == _tx_timer_list_end)
 8013032:	4b62      	ldr	r3, [pc, #392]	@ (80131bc <_tx_timer_thread_entry+0x1d4>)
 8013034:	681a      	ldr	r2, [r3, #0]
 8013036:	4b62      	ldr	r3, [pc, #392]	@ (80131c0 <_tx_timer_thread_entry+0x1d8>)
 8013038:	681b      	ldr	r3, [r3, #0]
 801303a:	429a      	cmp	r2, r3
 801303c:	d103      	bne.n	8013046 <_tx_timer_thread_entry+0x5e>
            {

                _tx_timer_current_ptr =  _tx_timer_list_start;
 801303e:	4b61      	ldr	r3, [pc, #388]	@ (80131c4 <_tx_timer_thread_entry+0x1dc>)
 8013040:	681a      	ldr	r2, [r3, #0]
 8013042:	4b5e      	ldr	r3, [pc, #376]	@ (80131bc <_tx_timer_thread_entry+0x1d4>)
 8013044:	601a      	str	r2, [r3, #0]
            }

            /* Clear the expired flag.  */
            _tx_timer_expired =  TX_FALSE;
 8013046:	4b60      	ldr	r3, [pc, #384]	@ (80131c8 <_tx_timer_thread_entry+0x1e0>)
 8013048:	2200      	movs	r2, #0
 801304a:	601a      	str	r2, [r3, #0]
 801304c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801304e:	62bb      	str	r3, [r7, #40]	@ 0x28
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 8013050:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013052:	f383 8810 	msr	PRIMASK, r3
}
 8013056:	46c0      	nop			@ (mov r8, r8)
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 8013058:	f3ef 8310 	mrs	r3, PRIMASK
 801305c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    __asm__ volatile (" CPSID i" : : : "memory" );
 801305e:	b672      	cpsid	i
    return(primask_value);
 8013060:	6afb      	ldr	r3, [r7, #44]	@ 0x2c

            /* Restore interrupts temporarily.  */
            TX_RESTORE

            /* Disable interrupts again.  */
            TX_DISABLE
 8013062:	64fb      	str	r3, [r7, #76]	@ 0x4c

            /* Next, process the expiration of the associated timers at this
               time slot.  */
            while (expired_timers != TX_NULL)
 8013064:	e07d      	b.n	8013162 <_tx_timer_thread_entry+0x17a>
            {

                /* Something is on the list.  Remove it and process the expiration.  */
                current_timer =  expired_timers;
 8013066:	68fb      	ldr	r3, [r7, #12]
 8013068:	63fb      	str	r3, [r7, #60]	@ 0x3c

                /* Pickup the next timer.  */
                next_timer =  expired_timers -> tx_timer_internal_active_next;
 801306a:	68fb      	ldr	r3, [r7, #12]
 801306c:	691b      	ldr	r3, [r3, #16]
 801306e:	63bb      	str	r3, [r7, #56]	@ 0x38

                /* Set the reactivate_timer to NULL.  */
                reactivate_timer =  TX_NULL;
 8013070:	2300      	movs	r3, #0
 8013072:	60bb      	str	r3, [r7, #8]

                /* Determine if this is the only timer.  */
                if (current_timer == next_timer)
 8013074:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8013076:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8013078:	429a      	cmp	r2, r3
 801307a:	d102      	bne.n	8013082 <_tx_timer_thread_entry+0x9a>
                {

                    /* Yes, this is the only timer in the list.  */

                    /* Set the head pointer to NULL.  */
                    expired_timers =  TX_NULL;
 801307c:	2300      	movs	r3, #0
 801307e:	60fb      	str	r3, [r7, #12]
 8013080:	e00e      	b.n	80130a0 <_tx_timer_thread_entry+0xb8>
                {

                    /* No, not the only expired timer.  */

                    /* Remove this timer from the expired list.  */
                    previous_timer =                                   current_timer -> tx_timer_internal_active_previous;
 8013082:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8013084:	695b      	ldr	r3, [r3, #20]
 8013086:	637b      	str	r3, [r7, #52]	@ 0x34
                    next_timer -> tx_timer_internal_active_previous =  previous_timer;
 8013088:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801308a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 801308c:	615a      	str	r2, [r3, #20]
                    previous_timer -> tx_timer_internal_active_next =  next_timer;
 801308e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8013090:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8013092:	611a      	str	r2, [r3, #16]

                    /* Modify the next timer's list head to point at the current list head.  */
                    next_timer -> tx_timer_internal_list_head =  &expired_timers;
 8013094:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8013096:	220c      	movs	r2, #12
 8013098:	18ba      	adds	r2, r7, r2
 801309a:	619a      	str	r2, [r3, #24]

                    /* Set the list head pointer.  */
                    expired_timers =  next_timer;
 801309c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801309e:	60fb      	str	r3, [r7, #12]

                /* In any case, the timer is now off of the expired list.  */

                /* Determine if the timer has expired or if it is just a really
                   big timer that needs to be placed in the list again.  */
                if (current_timer -> tx_timer_internal_remaining_ticks > TX_TIMER_ENTRIES)
 80130a0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80130a2:	681b      	ldr	r3, [r3, #0]
 80130a4:	2b20      	cmp	r3, #32
 80130a6:	d911      	bls.n	80130cc <_tx_timer_thread_entry+0xe4>
                    }
#endif

                    /* Decrement the remaining ticks of the timer.  */
                    current_timer -> tx_timer_internal_remaining_ticks =
                            current_timer -> tx_timer_internal_remaining_ticks - TX_TIMER_ENTRIES;
 80130a8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80130aa:	681b      	ldr	r3, [r3, #0]
 80130ac:	3b20      	subs	r3, #32
 80130ae:	001a      	movs	r2, r3
                    current_timer -> tx_timer_internal_remaining_ticks =
 80130b0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80130b2:	601a      	str	r2, [r3, #0]

                    /* Set the timeout function to NULL in order to bypass the
                       expiration.  */
                    timeout_function =  TX_NULL;
 80130b4:	2300      	movs	r3, #0
 80130b6:	64bb      	str	r3, [r7, #72]	@ 0x48

                    /* Make the timer appear that it is still active while interrupts
                       are enabled.  This will permit proper processing of a timer
                       deactivate from an ISR.  */
                    current_timer -> tx_timer_internal_list_head =    &reactivate_timer;
 80130b8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80130ba:	2208      	movs	r2, #8
 80130bc:	18ba      	adds	r2, r7, r2
 80130be:	619a      	str	r2, [r3, #24]
                    current_timer -> tx_timer_internal_active_next =  current_timer;
 80130c0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80130c2:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80130c4:	611a      	str	r2, [r3, #16]

                    /* Setup the temporary timer list head pointer.  */
                    reactivate_timer =  current_timer;
 80130c6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80130c8:	60bb      	str	r3, [r7, #8]
 80130ca:	e01a      	b.n	8013102 <_tx_timer_thread_entry+0x11a>
                    }
#endif

                    /* Copy the calling function and ID into local variables before interrupts
                       are re-enabled.  */
                    timeout_function =  current_timer -> tx_timer_internal_timeout_function;
 80130cc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80130ce:	689b      	ldr	r3, [r3, #8]
 80130d0:	64bb      	str	r3, [r7, #72]	@ 0x48
                    timeout_param =     current_timer -> tx_timer_internal_timeout_param;
 80130d2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80130d4:	68db      	ldr	r3, [r3, #12]
 80130d6:	647b      	str	r3, [r7, #68]	@ 0x44

                    /* Copy the reinitialize ticks into the remaining ticks.  */
                    current_timer -> tx_timer_internal_remaining_ticks =  current_timer -> tx_timer_internal_re_initialize_ticks;
 80130d8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80130da:	685a      	ldr	r2, [r3, #4]
 80130dc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80130de:	601a      	str	r2, [r3, #0]

                    /* Determine if the timer should be reactivated.  */
                    if (current_timer -> tx_timer_internal_remaining_ticks != ((ULONG) 0))
 80130e0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80130e2:	681b      	ldr	r3, [r3, #0]
 80130e4:	2b00      	cmp	r3, #0
 80130e6:	d009      	beq.n	80130fc <_tx_timer_thread_entry+0x114>

                        /* Make the timer appear that it is still active while processing
                           the expiration routine and with interrupts enabled.  This will
                           permit proper processing of a timer deactivate from both the
                           expiration routine and an ISR.  */
                        current_timer -> tx_timer_internal_list_head =    &reactivate_timer;
 80130e8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80130ea:	2208      	movs	r2, #8
 80130ec:	18ba      	adds	r2, r7, r2
 80130ee:	619a      	str	r2, [r3, #24]
                        current_timer -> tx_timer_internal_active_next =  current_timer;
 80130f0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80130f2:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80130f4:	611a      	str	r2, [r3, #16]

                        /* Setup the temporary timer list head pointer.  */
                        reactivate_timer =  current_timer;
 80130f6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80130f8:	60bb      	str	r3, [r7, #8]
 80130fa:	e002      	b.n	8013102 <_tx_timer_thread_entry+0x11a>
                    else
                    {

                        /* Set the list pointer of this timer to NULL.  This is used to indicate
                           the timer is no longer active.  */
                        current_timer -> tx_timer_internal_list_head =  TX_NULL;
 80130fc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80130fe:	2200      	movs	r2, #0
 8013100:	619a      	str	r2, [r3, #24]
                    }
                }

                /* Set pointer to indicate the expired timer that is currently being processed.  */
                _tx_timer_expired_timer_ptr =  current_timer;
 8013102:	4b32      	ldr	r3, [pc, #200]	@ (80131cc <_tx_timer_thread_entry+0x1e4>)
 8013104:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8013106:	601a      	str	r2, [r3, #0]
 8013108:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801310a:	627b      	str	r3, [r7, #36]	@ 0x24
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 801310c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801310e:	f383 8810 	msr	PRIMASK, r3
}
 8013112:	46c0      	nop			@ (mov r8, r8)

                /* Restore interrupts for timer expiration call.  */
                TX_RESTORE

                /* Call the timer-expiration function, if non-NULL.  */
                if (timeout_function != TX_NULL)
 8013114:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8013116:	2b00      	cmp	r3, #0
 8013118:	d003      	beq.n	8013122 <_tx_timer_thread_entry+0x13a>
                {

                    (timeout_function) (timeout_param);
 801311a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 801311c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801311e:	0010      	movs	r0, r2
 8013120:	4798      	blx	r3
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 8013122:	f3ef 8310 	mrs	r3, PRIMASK
 8013126:	623b      	str	r3, [r7, #32]
    __asm__ volatile (" CPSID i" : : : "memory" );
 8013128:	b672      	cpsid	i
    return(primask_value);
 801312a:	6a3b      	ldr	r3, [r7, #32]
                }

                /* Lockout interrupts again.  */
                TX_DISABLE
 801312c:	64fb      	str	r3, [r7, #76]	@ 0x4c

                /* Clear expired timer pointer.  */
                _tx_timer_expired_timer_ptr =  TX_NULL;
 801312e:	4b27      	ldr	r3, [pc, #156]	@ (80131cc <_tx_timer_thread_entry+0x1e4>)
 8013130:	2200      	movs	r2, #0
 8013132:	601a      	str	r2, [r3, #0]

                /* Determine if the timer needs to be reactivated.  */
                if (reactivate_timer == current_timer)
 8013134:	68bb      	ldr	r3, [r7, #8]
 8013136:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8013138:	429a      	cmp	r2, r3
 801313a:	d106      	bne.n	801314a <_tx_timer_thread_entry+0x162>
#else

                    /* Reactivate through the timer activate function.  */

                    /* Clear the list head for the timer activate call.  */
                    current_timer -> tx_timer_internal_list_head = TX_NULL;
 801313c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801313e:	2200      	movs	r2, #0
 8013140:	619a      	str	r2, [r3, #24]

                    /* Activate the current timer.  */
                    _tx_timer_system_activate(current_timer);
 8013142:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8013144:	0018      	movs	r0, r3
 8013146:	f7ff febb 	bl	8012ec0 <_tx_timer_system_activate>
 801314a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801314c:	61bb      	str	r3, [r7, #24]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 801314e:	69bb      	ldr	r3, [r7, #24]
 8013150:	f383 8810 	msr	PRIMASK, r3
}
 8013154:	46c0      	nop			@ (mov r8, r8)
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 8013156:	f3ef 8310 	mrs	r3, PRIMASK
 801315a:	61fb      	str	r3, [r7, #28]
    __asm__ volatile (" CPSID i" : : : "memory" );
 801315c:	b672      	cpsid	i
    return(primask_value);
 801315e:	69fb      	ldr	r3, [r7, #28]

                /* Restore interrupts.  */
                TX_RESTORE

                /* Lockout interrupts again.  */
                TX_DISABLE
 8013160:	64fb      	str	r3, [r7, #76]	@ 0x4c
            while (expired_timers != TX_NULL)
 8013162:	68fb      	ldr	r3, [r7, #12]
 8013164:	2b00      	cmp	r3, #0
 8013166:	d000      	beq.n	801316a <_tx_timer_thread_entry+0x182>
 8013168:	e77d      	b.n	8013066 <_tx_timer_thread_entry+0x7e>

            /* Finally, suspend this thread and wait for the next expiration.  */

            /* Determine if another expiration took place while we were in this
               thread.  If so, process another expiration.  */
            if (_tx_timer_expired == TX_FALSE)
 801316a:	4b17      	ldr	r3, [pc, #92]	@ (80131c8 <_tx_timer_thread_entry+0x1e0>)
 801316c:	681b      	ldr	r3, [r3, #0]
 801316e:	2b00      	cmp	r3, #0
 8013170:	d117      	bne.n	80131a2 <_tx_timer_thread_entry+0x1ba>
            {

                /* Otherwise, no timer expiration, so suspend the thread.  */

                /* Build pointer to the timer thread.  */
                thread_ptr =  &_tx_timer_thread;
 8013172:	4b17      	ldr	r3, [pc, #92]	@ (80131d0 <_tx_timer_thread_entry+0x1e8>)
 8013174:	643b      	str	r3, [r7, #64]	@ 0x40

                /* Set the status to suspending, in order to indicate the
                   suspension is in progress.  */
                thread_ptr -> tx_thread_state =  TX_SUSPENDED;
 8013176:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8013178:	2203      	movs	r2, #3
 801317a:	631a      	str	r2, [r3, #48]	@ 0x30
                /* Restore interrupts.  */
                TX_RESTORE
#else

                /* Set the suspending flag. */
                thread_ptr -> tx_thread_suspending =  TX_TRUE;
 801317c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801317e:	2201      	movs	r2, #1
 8013180:	639a      	str	r2, [r3, #56]	@ 0x38

                /* Increment the preempt disable count prior to suspending.  */
                _tx_thread_preempt_disable++;
 8013182:	4b14      	ldr	r3, [pc, #80]	@ (80131d4 <_tx_timer_thread_entry+0x1ec>)
 8013184:	681b      	ldr	r3, [r3, #0]
 8013186:	1c5a      	adds	r2, r3, #1
 8013188:	4b12      	ldr	r3, [pc, #72]	@ (80131d4 <_tx_timer_thread_entry+0x1ec>)
 801318a:	601a      	str	r2, [r3, #0]
 801318c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801318e:	617b      	str	r3, [r7, #20]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 8013190:	697b      	ldr	r3, [r7, #20]
 8013192:	f383 8810 	msr	PRIMASK, r3
}
 8013196:	46c0      	nop			@ (mov r8, r8)

                /* Restore interrupts.  */
                TX_RESTORE

                /* Call actual thread suspension routine.  */
                _tx_thread_system_suspend(thread_ptr);
 8013198:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801319a:	0018      	movs	r0, r3
 801319c:	f7ff fbbc 	bl	8012918 <_tx_thread_system_suspend>
 80131a0:	e72d      	b.n	8012ffe <_tx_timer_thread_entry+0x16>
 80131a2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80131a4:	613b      	str	r3, [r7, #16]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 80131a6:	693b      	ldr	r3, [r7, #16]
 80131a8:	f383 8810 	msr	PRIMASK, r3
}
 80131ac:	46c0      	nop			@ (mov r8, r8)
            TX_DISABLE
 80131ae:	e726      	b.n	8012ffe <_tx_timer_thread_entry+0x16>

    /* If we ever get here, raise safety critical exception.  */
    TX_SAFETY_CRITICAL_EXCEPTION(__FILE__, __LINE__, 0);
#endif

}
 80131b0:	46c0      	nop			@ (mov r8, r8)
 80131b2:	46bd      	mov	sp, r7
 80131b4:	b014      	add	sp, #80	@ 0x50
 80131b6:	bd80      	pop	{r7, pc}
 80131b8:	4154494d 	.word	0x4154494d
 80131bc:	2000406c 	.word	0x2000406c
 80131c0:	20004068 	.word	0x20004068
 80131c4:	20004064 	.word	0x20004064
 80131c8:	20004070 	.word	0x20004070
 80131cc:	2000407c 	.word	0x2000407c
 80131d0:	20004080 	.word	0x20004080
 80131d4:	20003fd0 	.word	0x20003fd0

080131d8 <_txe_byte_allocate>:
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _txe_byte_allocate(TX_BYTE_POOL *pool_ptr, VOID **memory_ptr,
                                    ULONG memory_size,  ULONG wait_option)
{
 80131d8:	b580      	push	{r7, lr}
 80131da:	b08a      	sub	sp, #40	@ 0x28
 80131dc:	af00      	add	r7, sp, #0
 80131de:	60f8      	str	r0, [r7, #12]
 80131e0:	60b9      	str	r1, [r7, #8]
 80131e2:	607a      	str	r2, [r7, #4]
 80131e4:	603b      	str	r3, [r7, #0]
TX_THREAD       *thread_ptr;
#endif


    /* Default status to success.  */
    status =  TX_SUCCESS;
 80131e6:	2300      	movs	r3, #0
 80131e8:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Check for an invalid byte pool pointer.  */
    if (pool_ptr == TX_NULL)
 80131ea:	68fb      	ldr	r3, [r7, #12]
 80131ec:	2b00      	cmp	r3, #0
 80131ee:	d102      	bne.n	80131f6 <_txe_byte_allocate+0x1e>
    {

        /* Byte pool pointer is invalid, return appropriate error code.  */
        status =  TX_POOL_ERROR;
 80131f0:	2302      	movs	r3, #2
 80131f2:	627b      	str	r3, [r7, #36]	@ 0x24
 80131f4:	e028      	b.n	8013248 <_txe_byte_allocate+0x70>
    }

    /* Now check for invalid pool ID.  */
    else if  (pool_ptr -> tx_byte_pool_id != TX_BYTE_POOL_ID)
 80131f6:	68fb      	ldr	r3, [r7, #12]
 80131f8:	681b      	ldr	r3, [r3, #0]
 80131fa:	4a2d      	ldr	r2, [pc, #180]	@ (80132b0 <_txe_byte_allocate+0xd8>)
 80131fc:	4293      	cmp	r3, r2
 80131fe:	d002      	beq.n	8013206 <_txe_byte_allocate+0x2e>
    {

        /* Byte pool pointer is invalid, return appropriate error code.  */
        status =  TX_POOL_ERROR;
 8013200:	2302      	movs	r3, #2
 8013202:	627b      	str	r3, [r7, #36]	@ 0x24
 8013204:	e020      	b.n	8013248 <_txe_byte_allocate+0x70>
    }

    /* Check for an invalid destination for return pointer.  */
    else if (memory_ptr == TX_NULL)
 8013206:	68bb      	ldr	r3, [r7, #8]
 8013208:	2b00      	cmp	r3, #0
 801320a:	d102      	bne.n	8013212 <_txe_byte_allocate+0x3a>
    {

        /* Null destination pointer, return appropriate error.  */
        status =  TX_PTR_ERROR;
 801320c:	2303      	movs	r3, #3
 801320e:	627b      	str	r3, [r7, #36]	@ 0x24
 8013210:	e01a      	b.n	8013248 <_txe_byte_allocate+0x70>
    }

    /* Check for an invalid memory size.  */
    else if (memory_size == ((ULONG) 0))
 8013212:	687b      	ldr	r3, [r7, #4]
 8013214:	2b00      	cmp	r3, #0
 8013216:	d102      	bne.n	801321e <_txe_byte_allocate+0x46>
    {

        /* Error in size, return appropriate error.  */
        status =  TX_SIZE_ERROR;
 8013218:	2305      	movs	r3, #5
 801321a:	627b      	str	r3, [r7, #36]	@ 0x24
 801321c:	e014      	b.n	8013248 <_txe_byte_allocate+0x70>
    }

    /* Determine if the size is greater than the pool size.  */
    else if (memory_size > pool_ptr -> tx_byte_pool_size)
 801321e:	68fb      	ldr	r3, [r7, #12]
 8013220:	69db      	ldr	r3, [r3, #28]
 8013222:	687a      	ldr	r2, [r7, #4]
 8013224:	429a      	cmp	r2, r3
 8013226:	d902      	bls.n	801322e <_txe_byte_allocate+0x56>
    {

        /* Error in size, return appropriate error.  */
        status =  TX_SIZE_ERROR;
 8013228:	2305      	movs	r3, #5
 801322a:	627b      	str	r3, [r7, #36]	@ 0x24
 801322c:	e00c      	b.n	8013248 <_txe_byte_allocate+0x70>
    else
    {

        /* Check for a wait option error.  Only threads are allowed any form of
           suspension.  */
        if (wait_option != TX_NO_WAIT)
 801322e:	683b      	ldr	r3, [r7, #0]
 8013230:	2b00      	cmp	r3, #0
 8013232:	d009      	beq.n	8013248 <_txe_byte_allocate+0x70>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 8013234:	f3ef 8305 	mrs	r3, IPSR
 8013238:	61fb      	str	r3, [r7, #28]
    return(ipsr_value);
 801323a:	69fa      	ldr	r2, [r7, #28]
        {

            /* Is call from ISR or Initialization?  */
            if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0))
 801323c:	4b1d      	ldr	r3, [pc, #116]	@ (80132b4 <_txe_byte_allocate+0xdc>)
 801323e:	681b      	ldr	r3, [r3, #0]
 8013240:	4313      	orrs	r3, r2
 8013242:	d001      	beq.n	8013248 <_txe_byte_allocate+0x70>
            {

                /* A non-thread is trying to suspend, return appropriate error code.  */
                status =  TX_WAIT_ERROR;
 8013244:	2304      	movs	r3, #4
 8013246:	627b      	str	r3, [r7, #36]	@ 0x24
        }
    }
#ifndef TX_TIMER_PROCESS_IN_ISR

    /* Check for timer execution.  */
    if (status == TX_SUCCESS)
 8013248:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801324a:	2b00      	cmp	r3, #0
 801324c:	d108      	bne.n	8013260 <_txe_byte_allocate+0x88>
    {

        /* Pickup thread pointer.  */
        TX_THREAD_GET_CURRENT(thread_ptr)
 801324e:	4b1a      	ldr	r3, [pc, #104]	@ (80132b8 <_txe_byte_allocate+0xe0>)
 8013250:	681b      	ldr	r3, [r3, #0]
 8013252:	623b      	str	r3, [r7, #32]

        /* Check for invalid caller of this function.  First check for a calling thread.  */
        if (thread_ptr == &_tx_timer_thread)
 8013254:	6a3a      	ldr	r2, [r7, #32]
 8013256:	4b19      	ldr	r3, [pc, #100]	@ (80132bc <_txe_byte_allocate+0xe4>)
 8013258:	429a      	cmp	r2, r3
 801325a:	d101      	bne.n	8013260 <_txe_byte_allocate+0x88>
        {

            /* Invalid caller of this function, return appropriate error code.  */
            status =  TX_CALLER_ERROR;
 801325c:	2313      	movs	r3, #19
 801325e:	627b      	str	r3, [r7, #36]	@ 0x24
        }
    }
#endif

    /* Is everything still okay?  */
    if (status == TX_SUCCESS)
 8013260:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013262:	2b00      	cmp	r3, #0
 8013264:	d113      	bne.n	801328e <_txe_byte_allocate+0xb6>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 8013266:	f3ef 8305 	mrs	r3, IPSR
 801326a:	61bb      	str	r3, [r7, #24]
    return(ipsr_value);
 801326c:	69ba      	ldr	r2, [r7, #24]
    {

        /* Check for interrupt call.  */
        if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0))
 801326e:	4b11      	ldr	r3, [pc, #68]	@ (80132b4 <_txe_byte_allocate+0xdc>)
 8013270:	681b      	ldr	r3, [r3, #0]
 8013272:	4313      	orrs	r3, r2
 8013274:	d00b      	beq.n	801328e <_txe_byte_allocate+0xb6>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 8013276:	f3ef 8305 	mrs	r3, IPSR
 801327a:	617b      	str	r3, [r7, #20]
    return(ipsr_value);
 801327c:	697a      	ldr	r2, [r7, #20]
        {

            /* Now, make sure the call is from an interrupt and not initialization.  */
            if (TX_THREAD_GET_SYSTEM_STATE() < TX_INITIALIZE_IN_PROGRESS)
 801327e:	4b0d      	ldr	r3, [pc, #52]	@ (80132b4 <_txe_byte_allocate+0xdc>)
 8013280:	681b      	ldr	r3, [r3, #0]
 8013282:	4313      	orrs	r3, r2
 8013284:	4a0e      	ldr	r2, [pc, #56]	@ (80132c0 <_txe_byte_allocate+0xe8>)
 8013286:	4293      	cmp	r3, r2
 8013288:	d801      	bhi.n	801328e <_txe_byte_allocate+0xb6>
            {

                /* Invalid caller of this function, return appropriate error code.  */
                status =  TX_CALLER_ERROR;
 801328a:	2313      	movs	r3, #19
 801328c:	627b      	str	r3, [r7, #36]	@ 0x24
            }
        }
    }

    /* Determine if everything is okay.  */
    if (status == TX_SUCCESS)
 801328e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013290:	2b00      	cmp	r3, #0
 8013292:	d107      	bne.n	80132a4 <_txe_byte_allocate+0xcc>
    {

        /* Call actual byte memory allocate function.  */
        status =  _tx_byte_allocate(pool_ptr, memory_ptr, memory_size,  wait_option);
 8013294:	683b      	ldr	r3, [r7, #0]
 8013296:	687a      	ldr	r2, [r7, #4]
 8013298:	68b9      	ldr	r1, [r7, #8]
 801329a:	68f8      	ldr	r0, [r7, #12]
 801329c:	f7fd ff20 	bl	80110e0 <_tx_byte_allocate>
 80132a0:	0003      	movs	r3, r0
 80132a2:	627b      	str	r3, [r7, #36]	@ 0x24
    }

    /* Return completion status.  */
    return(status);
 80132a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 80132a6:	0018      	movs	r0, r3
 80132a8:	46bd      	mov	sp, r7
 80132aa:	b00a      	add	sp, #40	@ 0x28
 80132ac:	bd80      	pop	{r7, pc}
 80132ae:	46c0      	nop			@ (mov r8, r8)
 80132b0:	42595445 	.word	0x42595445
 80132b4:	20000010 	.word	0x20000010
 80132b8:	20003f38 	.word	0x20003f38
 80132bc:	20004080 	.word	0x20004080
 80132c0:	f0f0f0ef 	.word	0xf0f0f0ef

080132c4 <_txe_byte_pool_create>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _txe_byte_pool_create(TX_BYTE_POOL *pool_ptr, CHAR *name_ptr, VOID *pool_start, ULONG pool_size, UINT pool_control_block_size)
{
 80132c4:	b580      	push	{r7, lr}
 80132c6:	b090      	sub	sp, #64	@ 0x40
 80132c8:	af00      	add	r7, sp, #0
 80132ca:	60f8      	str	r0, [r7, #12]
 80132cc:	60b9      	str	r1, [r7, #8]
 80132ce:	607a      	str	r2, [r7, #4]
 80132d0:	603b      	str	r3, [r7, #0]
TX_THREAD       *thread_ptr;
#endif


    /* Default status to success.  */
    status =  TX_SUCCESS;
 80132d2:	2300      	movs	r3, #0
 80132d4:	63fb      	str	r3, [r7, #60]	@ 0x3c

    /* Check for an invalid byte pool pointer.  */
    if (pool_ptr == TX_NULL)
 80132d6:	68fb      	ldr	r3, [r7, #12]
 80132d8:	2b00      	cmp	r3, #0
 80132da:	d102      	bne.n	80132e2 <_txe_byte_pool_create+0x1e>
    {

        /* Byte pool pointer is invalid, return appropriate error code.  */
        status =  TX_POOL_ERROR;
 80132dc:	2302      	movs	r3, #2
 80132de:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80132e0:	e070      	b.n	80133c4 <_txe_byte_pool_create+0x100>
    }

    /* Now see if the pool control block size is valid.  */
    else if (pool_control_block_size != (sizeof(TX_BYTE_POOL)))
 80132e2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80132e4:	2b34      	cmp	r3, #52	@ 0x34
 80132e6:	d002      	beq.n	80132ee <_txe_byte_pool_create+0x2a>
    {

        /* Byte pool pointer is invalid, return appropriate error code.  */
        status =  TX_POOL_ERROR;
 80132e8:	2302      	movs	r3, #2
 80132ea:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80132ec:	e06a      	b.n	80133c4 <_txe_byte_pool_create+0x100>
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 80132ee:	f3ef 8310 	mrs	r3, PRIMASK
 80132f2:	627b      	str	r3, [r7, #36]	@ 0x24
    __asm__ volatile (" CPSID i" : : : "memory" );
 80132f4:	b672      	cpsid	i
    return(primask_value);
 80132f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    }
    else
    {

        /* Disable interrupts.  */
        TX_DISABLE
 80132f8:	633b      	str	r3, [r7, #48]	@ 0x30

        /* Increment the preempt disable flag.  */
        _tx_thread_preempt_disable++;
 80132fa:	4b3a      	ldr	r3, [pc, #232]	@ (80133e4 <_txe_byte_pool_create+0x120>)
 80132fc:	681b      	ldr	r3, [r3, #0]
 80132fe:	1c5a      	adds	r2, r3, #1
 8013300:	4b38      	ldr	r3, [pc, #224]	@ (80133e4 <_txe_byte_pool_create+0x120>)
 8013302:	601a      	str	r2, [r3, #0]
 8013304:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8013306:	62bb      	str	r3, [r7, #40]	@ 0x28
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 8013308:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801330a:	f383 8810 	msr	PRIMASK, r3
}
 801330e:	46c0      	nop			@ (mov r8, r8)

        /* Restore interrupts.  */
        TX_RESTORE

        /* Next see if it is already in the created list.  */
        next_pool =   _tx_byte_pool_created_ptr;
 8013310:	4b35      	ldr	r3, [pc, #212]	@ (80133e8 <_txe_byte_pool_create+0x124>)
 8013312:	681b      	ldr	r3, [r3, #0]
 8013314:	637b      	str	r3, [r7, #52]	@ 0x34
        for (i = ((ULONG) 0); i < _tx_byte_pool_created_count; i++)
 8013316:	2300      	movs	r3, #0
 8013318:	63bb      	str	r3, [r7, #56]	@ 0x38
 801331a:	e009      	b.n	8013330 <_txe_byte_pool_create+0x6c>
        {

            /* Determine if this byte pool matches the pool in the list.  */
            if (pool_ptr == next_pool)
 801331c:	68fa      	ldr	r2, [r7, #12]
 801331e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8013320:	429a      	cmp	r2, r3
 8013322:	d00b      	beq.n	801333c <_txe_byte_pool_create+0x78>
            }
            else
            {

                /* Move to the next pool.  */
                next_pool =  next_pool -> tx_byte_pool_created_next;
 8013324:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8013326:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8013328:	637b      	str	r3, [r7, #52]	@ 0x34
        for (i = ((ULONG) 0); i < _tx_byte_pool_created_count; i++)
 801332a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801332c:	3301      	adds	r3, #1
 801332e:	63bb      	str	r3, [r7, #56]	@ 0x38
 8013330:	4b2e      	ldr	r3, [pc, #184]	@ (80133ec <_txe_byte_pool_create+0x128>)
 8013332:	681b      	ldr	r3, [r3, #0]
 8013334:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8013336:	429a      	cmp	r2, r3
 8013338:	d3f0      	bcc.n	801331c <_txe_byte_pool_create+0x58>
 801333a:	e000      	b.n	801333e <_txe_byte_pool_create+0x7a>
                break;
 801333c:	46c0      	nop			@ (mov r8, r8)
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 801333e:	f3ef 8310 	mrs	r3, PRIMASK
 8013342:	61fb      	str	r3, [r7, #28]
    __asm__ volatile (" CPSID i" : : : "memory" );
 8013344:	b672      	cpsid	i
    return(primask_value);
 8013346:	69fb      	ldr	r3, [r7, #28]
            }
        }

        /* Disable interrupts.  */
        TX_DISABLE
 8013348:	633b      	str	r3, [r7, #48]	@ 0x30

        /* Decrement the preempt disable flag.  */
        _tx_thread_preempt_disable--;
 801334a:	4b26      	ldr	r3, [pc, #152]	@ (80133e4 <_txe_byte_pool_create+0x120>)
 801334c:	681b      	ldr	r3, [r3, #0]
 801334e:	1e5a      	subs	r2, r3, #1
 8013350:	4b24      	ldr	r3, [pc, #144]	@ (80133e4 <_txe_byte_pool_create+0x120>)
 8013352:	601a      	str	r2, [r3, #0]
 8013354:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8013356:	623b      	str	r3, [r7, #32]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 8013358:	6a3b      	ldr	r3, [r7, #32]
 801335a:	f383 8810 	msr	PRIMASK, r3
}
 801335e:	46c0      	nop			@ (mov r8, r8)

        /* Restore interrupts.  */
        TX_RESTORE

        /* Check for preemption.  */
        _tx_thread_system_preempt_check();
 8013360:	f7ff f9a2 	bl	80126a8 <_tx_thread_system_preempt_check>

        /* At this point, check to see if there is a duplicate pool.  */
        if (pool_ptr == next_pool)
 8013364:	68fa      	ldr	r2, [r7, #12]
 8013366:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8013368:	429a      	cmp	r2, r3
 801336a:	d102      	bne.n	8013372 <_txe_byte_pool_create+0xae>
        {

            /* Pool is already created, return appropriate error code.  */
            status =  TX_POOL_ERROR;
 801336c:	2302      	movs	r3, #2
 801336e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8013370:	e028      	b.n	80133c4 <_txe_byte_pool_create+0x100>
        }

        /* Check for an invalid starting address.  */
        else if (pool_start == TX_NULL)
 8013372:	687b      	ldr	r3, [r7, #4]
 8013374:	2b00      	cmp	r3, #0
 8013376:	d102      	bne.n	801337e <_txe_byte_pool_create+0xba>
        {

            /* Null starting address pointer, return appropriate error.  */
            status =  TX_PTR_ERROR;
 8013378:	2303      	movs	r3, #3
 801337a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 801337c:	e022      	b.n	80133c4 <_txe_byte_pool_create+0x100>
        }

        /* Check for invalid pool size.  */
        else if (pool_size < TX_BYTE_POOL_MIN)
 801337e:	683b      	ldr	r3, [r7, #0]
 8013380:	2b63      	cmp	r3, #99	@ 0x63
 8013382:	d802      	bhi.n	801338a <_txe_byte_pool_create+0xc6>
        {

            /* Pool not big enough, return appropriate error.  */
            status =  TX_SIZE_ERROR;
 8013384:	2305      	movs	r3, #5
 8013386:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8013388:	e01c      	b.n	80133c4 <_txe_byte_pool_create+0x100>
        {

#ifndef TX_TIMER_PROCESS_IN_ISR

            /* Pickup thread pointer.  */
            TX_THREAD_GET_CURRENT(thread_ptr)
 801338a:	4b19      	ldr	r3, [pc, #100]	@ (80133f0 <_txe_byte_pool_create+0x12c>)
 801338c:	681b      	ldr	r3, [r3, #0]
 801338e:	62fb      	str	r3, [r7, #44]	@ 0x2c

            /* Check for invalid caller of this function.  First check for a calling thread.  */
            if (thread_ptr == &_tx_timer_thread)
 8013390:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8013392:	4b18      	ldr	r3, [pc, #96]	@ (80133f4 <_txe_byte_pool_create+0x130>)
 8013394:	429a      	cmp	r2, r3
 8013396:	d101      	bne.n	801339c <_txe_byte_pool_create+0xd8>
            {

                /* Invalid caller of this function, return appropriate error code.  */
                status =  TX_CALLER_ERROR;
 8013398:	2313      	movs	r3, #19
 801339a:	63fb      	str	r3, [r7, #60]	@ 0x3c
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 801339c:	f3ef 8305 	mrs	r3, IPSR
 80133a0:	61bb      	str	r3, [r7, #24]
    return(ipsr_value);
 80133a2:	69ba      	ldr	r2, [r7, #24]
            }
#endif

            /* Check for interrupt call.  */
            if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0))
 80133a4:	4b14      	ldr	r3, [pc, #80]	@ (80133f8 <_txe_byte_pool_create+0x134>)
 80133a6:	681b      	ldr	r3, [r3, #0]
 80133a8:	4313      	orrs	r3, r2
 80133aa:	d00b      	beq.n	80133c4 <_txe_byte_pool_create+0x100>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 80133ac:	f3ef 8305 	mrs	r3, IPSR
 80133b0:	617b      	str	r3, [r7, #20]
    return(ipsr_value);
 80133b2:	697a      	ldr	r2, [r7, #20]
            {

                /* Now, make sure the call is from an interrupt and not initialization.  */
                if (TX_THREAD_GET_SYSTEM_STATE() < TX_INITIALIZE_IN_PROGRESS)
 80133b4:	4b10      	ldr	r3, [pc, #64]	@ (80133f8 <_txe_byte_pool_create+0x134>)
 80133b6:	681b      	ldr	r3, [r3, #0]
 80133b8:	4313      	orrs	r3, r2
 80133ba:	4a10      	ldr	r2, [pc, #64]	@ (80133fc <_txe_byte_pool_create+0x138>)
 80133bc:	4293      	cmp	r3, r2
 80133be:	d801      	bhi.n	80133c4 <_txe_byte_pool_create+0x100>
                {

                    /* Invalid caller of this function, return appropriate error code.  */
                    status =  TX_CALLER_ERROR;
 80133c0:	2313      	movs	r3, #19
 80133c2:	63fb      	str	r3, [r7, #60]	@ 0x3c
            }
        }
    }

    /* Determine if everything is okay.  */
    if (status == TX_SUCCESS)
 80133c4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80133c6:	2b00      	cmp	r3, #0
 80133c8:	d107      	bne.n	80133da <_txe_byte_pool_create+0x116>
    {

        /* Call actual byte pool create function.  */
        status =  _tx_byte_pool_create(pool_ptr, name_ptr, pool_start, pool_size);
 80133ca:	683b      	ldr	r3, [r7, #0]
 80133cc:	687a      	ldr	r2, [r7, #4]
 80133ce:	68b9      	ldr	r1, [r7, #8]
 80133d0:	68f8      	ldr	r0, [r7, #12]
 80133d2:	f7fd ffc3 	bl	801135c <_tx_byte_pool_create>
 80133d6:	0003      	movs	r3, r0
 80133d8:	63fb      	str	r3, [r7, #60]	@ 0x3c
    }

    /* Return completion status.  */
    return(status);
 80133da:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 80133dc:	0018      	movs	r0, r3
 80133de:	46bd      	mov	sp, r7
 80133e0:	b010      	add	sp, #64	@ 0x40
 80133e2:	bd80      	pop	{r7, pc}
 80133e4:	20003fd0 	.word	0x20003fd0
 80133e8:	20003f28 	.word	0x20003f28
 80133ec:	20003f2c 	.word	0x20003f2c
 80133f0:	20003f38 	.word	0x20003f38
 80133f4:	20004080 	.word	0x20004080
 80133f8:	20000010 	.word	0x20000010
 80133fc:	f0f0f0ef 	.word	0xf0f0f0ef

08013400 <_txe_queue_create>:
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _txe_queue_create(TX_QUEUE *queue_ptr, CHAR *name_ptr, UINT message_size,
                        VOID *queue_start, ULONG queue_size, UINT queue_control_block_size)
{
 8013400:	b590      	push	{r4, r7, lr}
 8013402:	b093      	sub	sp, #76	@ 0x4c
 8013404:	af02      	add	r7, sp, #8
 8013406:	60f8      	str	r0, [r7, #12]
 8013408:	60b9      	str	r1, [r7, #8]
 801340a:	607a      	str	r2, [r7, #4]
 801340c:	603b      	str	r3, [r7, #0]
TX_THREAD       *thread_ptr;
#endif


    /* Default status to success.  */
    status =  TX_SUCCESS;
 801340e:	2300      	movs	r3, #0
 8013410:	63fb      	str	r3, [r7, #60]	@ 0x3c

    /* Check for an invalid queue pointer.  */
    if (queue_ptr == TX_NULL)
 8013412:	68fb      	ldr	r3, [r7, #12]
 8013414:	2b00      	cmp	r3, #0
 8013416:	d102      	bne.n	801341e <_txe_queue_create+0x1e>
    {

        /* Queue pointer is invalid, return appropriate error code.  */
        status =  TX_QUEUE_ERROR;
 8013418:	2309      	movs	r3, #9
 801341a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 801341c:	e07e      	b.n	801351c <_txe_queue_create+0x11c>
    }

    /* Now check for a valid control block size.  */
    else if (queue_control_block_size != (sizeof(TX_QUEUE)))
 801341e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8013420:	2b38      	cmp	r3, #56	@ 0x38
 8013422:	d002      	beq.n	801342a <_txe_queue_create+0x2a>
    {

        /* Queue pointer is invalid, return appropriate error code.  */
        status =  TX_QUEUE_ERROR;
 8013424:	2309      	movs	r3, #9
 8013426:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8013428:	e078      	b.n	801351c <_txe_queue_create+0x11c>
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 801342a:	f3ef 8310 	mrs	r3, PRIMASK
 801342e:	627b      	str	r3, [r7, #36]	@ 0x24
    __asm__ volatile (" CPSID i" : : : "memory" );
 8013430:	b672      	cpsid	i
    return(primask_value);
 8013432:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    }
    else
    {

        /* Disable interrupts.  */
        TX_DISABLE
 8013434:	633b      	str	r3, [r7, #48]	@ 0x30

        /* Increment the preempt disable flag.  */
        _tx_thread_preempt_disable++;
 8013436:	4b43      	ldr	r3, [pc, #268]	@ (8013544 <_txe_queue_create+0x144>)
 8013438:	681b      	ldr	r3, [r3, #0]
 801343a:	1c5a      	adds	r2, r3, #1
 801343c:	4b41      	ldr	r3, [pc, #260]	@ (8013544 <_txe_queue_create+0x144>)
 801343e:	601a      	str	r2, [r3, #0]
 8013440:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8013442:	62bb      	str	r3, [r7, #40]	@ 0x28
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 8013444:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013446:	f383 8810 	msr	PRIMASK, r3
}
 801344a:	46c0      	nop			@ (mov r8, r8)

        /* Restore interrupts.  */
        TX_RESTORE

        /* Next see if it is already in the created list.  */
        next_queue =   _tx_queue_created_ptr;
 801344c:	4b3e      	ldr	r3, [pc, #248]	@ (8013548 <_txe_queue_create+0x148>)
 801344e:	681b      	ldr	r3, [r3, #0]
 8013450:	637b      	str	r3, [r7, #52]	@ 0x34
        for (i = ((ULONG) 0); i < _tx_queue_created_count; i++)
 8013452:	2300      	movs	r3, #0
 8013454:	63bb      	str	r3, [r7, #56]	@ 0x38
 8013456:	e009      	b.n	801346c <_txe_queue_create+0x6c>
        {

            /* Determine if this queue matches the queue in the list.  */
            if (queue_ptr == next_queue)
 8013458:	68fa      	ldr	r2, [r7, #12]
 801345a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801345c:	429a      	cmp	r2, r3
 801345e:	d00b      	beq.n	8013478 <_txe_queue_create+0x78>
            }
            else
            {

                /* Move to the next queue.  */
                next_queue =  next_queue -> tx_queue_created_next;
 8013460:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8013462:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8013464:	637b      	str	r3, [r7, #52]	@ 0x34
        for (i = ((ULONG) 0); i < _tx_queue_created_count; i++)
 8013466:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8013468:	3301      	adds	r3, #1
 801346a:	63bb      	str	r3, [r7, #56]	@ 0x38
 801346c:	4b37      	ldr	r3, [pc, #220]	@ (801354c <_txe_queue_create+0x14c>)
 801346e:	681b      	ldr	r3, [r3, #0]
 8013470:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8013472:	429a      	cmp	r2, r3
 8013474:	d3f0      	bcc.n	8013458 <_txe_queue_create+0x58>
 8013476:	e000      	b.n	801347a <_txe_queue_create+0x7a>
                break;
 8013478:	46c0      	nop			@ (mov r8, r8)
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 801347a:	f3ef 8310 	mrs	r3, PRIMASK
 801347e:	61fb      	str	r3, [r7, #28]
    __asm__ volatile (" CPSID i" : : : "memory" );
 8013480:	b672      	cpsid	i
    return(primask_value);
 8013482:	69fb      	ldr	r3, [r7, #28]
            }
        }

        /* Disable interrupts.  */
        TX_DISABLE
 8013484:	633b      	str	r3, [r7, #48]	@ 0x30

        /* Decrement the preempt disable flag.  */
        _tx_thread_preempt_disable--;
 8013486:	4b2f      	ldr	r3, [pc, #188]	@ (8013544 <_txe_queue_create+0x144>)
 8013488:	681b      	ldr	r3, [r3, #0]
 801348a:	1e5a      	subs	r2, r3, #1
 801348c:	4b2d      	ldr	r3, [pc, #180]	@ (8013544 <_txe_queue_create+0x144>)
 801348e:	601a      	str	r2, [r3, #0]
 8013490:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8013492:	623b      	str	r3, [r7, #32]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 8013494:	6a3b      	ldr	r3, [r7, #32]
 8013496:	f383 8810 	msr	PRIMASK, r3
}
 801349a:	46c0      	nop			@ (mov r8, r8)

        /* Restore interrupts.  */
        TX_RESTORE

        /* Check for preemption.  */
        _tx_thread_system_preempt_check();
 801349c:	f7ff f904 	bl	80126a8 <_tx_thread_system_preempt_check>

        /* At this point, check to see if there is a duplicate queue.  */
        if (queue_ptr == next_queue)
 80134a0:	68fa      	ldr	r2, [r7, #12]
 80134a2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80134a4:	429a      	cmp	r2, r3
 80134a6:	d102      	bne.n	80134ae <_txe_queue_create+0xae>
        {

            /* Queue is already created, return appropriate error code.  */
            status =  TX_QUEUE_ERROR;
 80134a8:	2309      	movs	r3, #9
 80134aa:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80134ac:	e036      	b.n	801351c <_txe_queue_create+0x11c>
        }

        /* Check the starting address of the queue.  */
        else if (queue_start == TX_NULL)
 80134ae:	683b      	ldr	r3, [r7, #0]
 80134b0:	2b00      	cmp	r3, #0
 80134b2:	d102      	bne.n	80134ba <_txe_queue_create+0xba>
        {

            /* Invalid starting address of queue.  */
            status =  TX_PTR_ERROR;
 80134b4:	2303      	movs	r3, #3
 80134b6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80134b8:	e030      	b.n	801351c <_txe_queue_create+0x11c>
        }

        /* Check for an invalid message size - less than 1.  */
        else if (message_size < TX_1_ULONG)
 80134ba:	687b      	ldr	r3, [r7, #4]
 80134bc:	2b00      	cmp	r3, #0
 80134be:	d102      	bne.n	80134c6 <_txe_queue_create+0xc6>
        {

            /* Invalid message size specified.  */
            status =  TX_SIZE_ERROR;
 80134c0:	2305      	movs	r3, #5
 80134c2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80134c4:	e02a      	b.n	801351c <_txe_queue_create+0x11c>
        }

        /* Check for an invalid message size - greater than 16.  */
        else if (message_size > TX_16_ULONG)
 80134c6:	687b      	ldr	r3, [r7, #4]
 80134c8:	2b10      	cmp	r3, #16
 80134ca:	d902      	bls.n	80134d2 <_txe_queue_create+0xd2>
        {

            /* Invalid message size specified.  */
            status =  TX_SIZE_ERROR;
 80134cc:	2305      	movs	r3, #5
 80134ce:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80134d0:	e024      	b.n	801351c <_txe_queue_create+0x11c>
        }

        /* Check on the queue size.  */
        else if ((queue_size/(sizeof(ULONG))) < message_size)
 80134d2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80134d4:	089b      	lsrs	r3, r3, #2
 80134d6:	687a      	ldr	r2, [r7, #4]
 80134d8:	429a      	cmp	r2, r3
 80134da:	d902      	bls.n	80134e2 <_txe_queue_create+0xe2>
        {

            /* Invalid queue size specified.  */
            status =  TX_SIZE_ERROR;
 80134dc:	2305      	movs	r3, #5
 80134de:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80134e0:	e01c      	b.n	801351c <_txe_queue_create+0x11c>
        {

#ifndef TX_TIMER_PROCESS_IN_ISR

            /* Pickup thread pointer.  */
            TX_THREAD_GET_CURRENT(thread_ptr)
 80134e2:	4b1b      	ldr	r3, [pc, #108]	@ (8013550 <_txe_queue_create+0x150>)
 80134e4:	681b      	ldr	r3, [r3, #0]
 80134e6:	62fb      	str	r3, [r7, #44]	@ 0x2c

            /* Check for invalid caller of this function.  First check for a calling thread.  */
            if (thread_ptr == &_tx_timer_thread)
 80134e8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80134ea:	4b1a      	ldr	r3, [pc, #104]	@ (8013554 <_txe_queue_create+0x154>)
 80134ec:	429a      	cmp	r2, r3
 80134ee:	d101      	bne.n	80134f4 <_txe_queue_create+0xf4>
            {

                /* Invalid caller of this function, return appropriate error code.  */
                status =  TX_CALLER_ERROR;
 80134f0:	2313      	movs	r3, #19
 80134f2:	63fb      	str	r3, [r7, #60]	@ 0x3c
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 80134f4:	f3ef 8305 	mrs	r3, IPSR
 80134f8:	61bb      	str	r3, [r7, #24]
    return(ipsr_value);
 80134fa:	69ba      	ldr	r2, [r7, #24]
            }
#endif

            /* Check for interrupt call.  */
            if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0))
 80134fc:	4b16      	ldr	r3, [pc, #88]	@ (8013558 <_txe_queue_create+0x158>)
 80134fe:	681b      	ldr	r3, [r3, #0]
 8013500:	4313      	orrs	r3, r2
 8013502:	d00b      	beq.n	801351c <_txe_queue_create+0x11c>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 8013504:	f3ef 8305 	mrs	r3, IPSR
 8013508:	617b      	str	r3, [r7, #20]
    return(ipsr_value);
 801350a:	697a      	ldr	r2, [r7, #20]
            {

                /* Now, make sure the call is from an interrupt and not initialization.  */
                if (TX_THREAD_GET_SYSTEM_STATE() < TX_INITIALIZE_IN_PROGRESS)
 801350c:	4b12      	ldr	r3, [pc, #72]	@ (8013558 <_txe_queue_create+0x158>)
 801350e:	681b      	ldr	r3, [r3, #0]
 8013510:	4313      	orrs	r3, r2
 8013512:	4a12      	ldr	r2, [pc, #72]	@ (801355c <_txe_queue_create+0x15c>)
 8013514:	4293      	cmp	r3, r2
 8013516:	d801      	bhi.n	801351c <_txe_queue_create+0x11c>
                {

                    /* Invalid caller of this function, return appropriate error code.  */
                    status =  TX_CALLER_ERROR;
 8013518:	2313      	movs	r3, #19
 801351a:	63fb      	str	r3, [r7, #60]	@ 0x3c
            }
        }
    }

    /* Determine if everything is okay.  */
    if (status == TX_SUCCESS)
 801351c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801351e:	2b00      	cmp	r3, #0
 8013520:	d10a      	bne.n	8013538 <_txe_queue_create+0x138>
    {

        /* Call actual queue create function.  */
        status =  _tx_queue_create(queue_ptr, name_ptr, message_size, queue_start, queue_size);
 8013522:	683c      	ldr	r4, [r7, #0]
 8013524:	687a      	ldr	r2, [r7, #4]
 8013526:	68b9      	ldr	r1, [r7, #8]
 8013528:	68f8      	ldr	r0, [r7, #12]
 801352a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801352c:	9300      	str	r3, [sp, #0]
 801352e:	0023      	movs	r3, r4
 8013530:	f7fe f9ba 	bl	80118a8 <_tx_queue_create>
 8013534:	0003      	movs	r3, r0
 8013536:	63fb      	str	r3, [r7, #60]	@ 0x3c
    }

    /* Return completion status.  */
    return(status);
 8013538:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 801353a:	0018      	movs	r0, r3
 801353c:	46bd      	mov	sp, r7
 801353e:	b011      	add	sp, #68	@ 0x44
 8013540:	bd90      	pop	{r4, r7, pc}
 8013542:	46c0      	nop			@ (mov r8, r8)
 8013544:	20003fd0 	.word	0x20003fd0
 8013548:	20003f08 	.word	0x20003f08
 801354c:	20003f0c 	.word	0x20003f0c
 8013550:	20003f38 	.word	0x20003f38
 8013554:	20004080 	.word	0x20004080
 8013558:	20000010 	.word	0x20000010
 801355c:	f0f0f0ef 	.word	0xf0f0f0ef

08013560 <_txe_queue_receive>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _txe_queue_receive(TX_QUEUE *queue_ptr, VOID *destination_ptr, ULONG wait_option)
{
 8013560:	b580      	push	{r7, lr}
 8013562:	b088      	sub	sp, #32
 8013564:	af00      	add	r7, sp, #0
 8013566:	60f8      	str	r0, [r7, #12]
 8013568:	60b9      	str	r1, [r7, #8]
 801356a:	607a      	str	r2, [r7, #4]
TX_THREAD   *current_thread;
#endif


    /* Default status to success.  */
    status =  TX_SUCCESS;
 801356c:	2300      	movs	r3, #0
 801356e:	61fb      	str	r3, [r7, #28]

    /* Check for an invalid queue pointer.  */
    if (queue_ptr == TX_NULL)
 8013570:	68fb      	ldr	r3, [r7, #12]
 8013572:	2b00      	cmp	r3, #0
 8013574:	d102      	bne.n	801357c <_txe_queue_receive+0x1c>
    {

        /* Queue pointer is invalid, return appropriate error code.  */
        status =  TX_QUEUE_ERROR;
 8013576:	2309      	movs	r3, #9
 8013578:	61fb      	str	r3, [r7, #28]
 801357a:	e024      	b.n	80135c6 <_txe_queue_receive+0x66>
    }

    /* Now check for invalid queue ID.  */
    else if (queue_ptr -> tx_queue_id != TX_QUEUE_ID)
 801357c:	68fb      	ldr	r3, [r7, #12]
 801357e:	681b      	ldr	r3, [r3, #0]
 8013580:	4a19      	ldr	r2, [pc, #100]	@ (80135e8 <_txe_queue_receive+0x88>)
 8013582:	4293      	cmp	r3, r2
 8013584:	d002      	beq.n	801358c <_txe_queue_receive+0x2c>
    {

        /* Queue pointer is invalid, return appropriate error code.  */
        status =  TX_QUEUE_ERROR;
 8013586:	2309      	movs	r3, #9
 8013588:	61fb      	str	r3, [r7, #28]
 801358a:	e01c      	b.n	80135c6 <_txe_queue_receive+0x66>
    }

    /* Check for an invalid destination for message.  */
    else if (destination_ptr == TX_NULL)
 801358c:	68bb      	ldr	r3, [r7, #8]
 801358e:	2b00      	cmp	r3, #0
 8013590:	d102      	bne.n	8013598 <_txe_queue_receive+0x38>
    {

        /* Null destination pointer, return appropriate error.  */
        status =  TX_PTR_ERROR;
 8013592:	2303      	movs	r3, #3
 8013594:	61fb      	str	r3, [r7, #28]
 8013596:	e016      	b.n	80135c6 <_txe_queue_receive+0x66>
    else
    {

        /* Check for a wait option error.  Only threads are allowed any form of
           suspension.  */
        if (wait_option != TX_NO_WAIT)
 8013598:	687b      	ldr	r3, [r7, #4]
 801359a:	2b00      	cmp	r3, #0
 801359c:	d013      	beq.n	80135c6 <_txe_queue_receive+0x66>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 801359e:	f3ef 8305 	mrs	r3, IPSR
 80135a2:	617b      	str	r3, [r7, #20]
    return(ipsr_value);
 80135a4:	697a      	ldr	r2, [r7, #20]
        {

            /* Is the call from an ISR or Initialization?  */
            if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0))
 80135a6:	4b11      	ldr	r3, [pc, #68]	@ (80135ec <_txe_queue_receive+0x8c>)
 80135a8:	681b      	ldr	r3, [r3, #0]
 80135aa:	4313      	orrs	r3, r2
 80135ac:	d002      	beq.n	80135b4 <_txe_queue_receive+0x54>
            {

                /* A non-thread is trying to suspend, return appropriate error code.  */
                status =  TX_WAIT_ERROR;
 80135ae:	2304      	movs	r3, #4
 80135b0:	61fb      	str	r3, [r7, #28]
 80135b2:	e008      	b.n	80135c6 <_txe_queue_receive+0x66>
#ifndef TX_TIMER_PROCESS_IN_ISR
            else
            {

                /* Pickup thread pointer.  */
                TX_THREAD_GET_CURRENT(current_thread)
 80135b4:	4b0e      	ldr	r3, [pc, #56]	@ (80135f0 <_txe_queue_receive+0x90>)
 80135b6:	681b      	ldr	r3, [r3, #0]
 80135b8:	61bb      	str	r3, [r7, #24]

                /* Is the current thread the timer thread?  */
                if (current_thread == &_tx_timer_thread)
 80135ba:	69ba      	ldr	r2, [r7, #24]
 80135bc:	4b0d      	ldr	r3, [pc, #52]	@ (80135f4 <_txe_queue_receive+0x94>)
 80135be:	429a      	cmp	r2, r3
 80135c0:	d101      	bne.n	80135c6 <_txe_queue_receive+0x66>
                {

                    /* A non-thread is trying to suspend, return appropriate error code.  */
                    status =  TX_WAIT_ERROR;
 80135c2:	2304      	movs	r3, #4
 80135c4:	61fb      	str	r3, [r7, #28]
#endif
        }
    }

    /* Determine if everything is okay.  */
    if (status == TX_SUCCESS)
 80135c6:	69fb      	ldr	r3, [r7, #28]
 80135c8:	2b00      	cmp	r3, #0
 80135ca:	d107      	bne.n	80135dc <_txe_queue_receive+0x7c>
    {

        /* Call actual queue receive function.  */
        status =  _tx_queue_receive(queue_ptr, destination_ptr, wait_option);
 80135cc:	687a      	ldr	r2, [r7, #4]
 80135ce:	68b9      	ldr	r1, [r7, #8]
 80135d0:	68fb      	ldr	r3, [r7, #12]
 80135d2:	0018      	movs	r0, r3
 80135d4:	f7fe f9f0 	bl	80119b8 <_tx_queue_receive>
 80135d8:	0003      	movs	r3, r0
 80135da:	61fb      	str	r3, [r7, #28]
    }

    /* Return completion status.  */
    return(status);
 80135dc:	69fb      	ldr	r3, [r7, #28]
}
 80135de:	0018      	movs	r0, r3
 80135e0:	46bd      	mov	sp, r7
 80135e2:	b008      	add	sp, #32
 80135e4:	bd80      	pop	{r7, pc}
 80135e6:	46c0      	nop			@ (mov r8, r8)
 80135e8:	51554555 	.word	0x51554555
 80135ec:	20000010 	.word	0x20000010
 80135f0:	20003f38 	.word	0x20003f38
 80135f4:	20004080 	.word	0x20004080

080135f8 <_txe_queue_send>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _txe_queue_send(TX_QUEUE *queue_ptr, VOID *source_ptr, ULONG wait_option)
{
 80135f8:	b580      	push	{r7, lr}
 80135fa:	b088      	sub	sp, #32
 80135fc:	af00      	add	r7, sp, #0
 80135fe:	60f8      	str	r0, [r7, #12]
 8013600:	60b9      	str	r1, [r7, #8]
 8013602:	607a      	str	r2, [r7, #4]
TX_THREAD   *current_thread;
#endif


    /* Default status to success.  */
    status =  TX_SUCCESS;
 8013604:	2300      	movs	r3, #0
 8013606:	61fb      	str	r3, [r7, #28]

    /* Check for an invalid queue pointer.  */
    if (queue_ptr == TX_NULL)
 8013608:	68fb      	ldr	r3, [r7, #12]
 801360a:	2b00      	cmp	r3, #0
 801360c:	d102      	bne.n	8013614 <_txe_queue_send+0x1c>
    {

        /* Queue pointer is invalid, return appropriate error code.  */
        status =  TX_QUEUE_ERROR;
 801360e:	2309      	movs	r3, #9
 8013610:	61fb      	str	r3, [r7, #28]
 8013612:	e024      	b.n	801365e <_txe_queue_send+0x66>
    }

    /* Now check for invalid queue ID.  */
    else if (queue_ptr -> tx_queue_id != TX_QUEUE_ID)
 8013614:	68fb      	ldr	r3, [r7, #12]
 8013616:	681b      	ldr	r3, [r3, #0]
 8013618:	4a19      	ldr	r2, [pc, #100]	@ (8013680 <_txe_queue_send+0x88>)
 801361a:	4293      	cmp	r3, r2
 801361c:	d002      	beq.n	8013624 <_txe_queue_send+0x2c>
    {

        /* Queue pointer is invalid, return appropriate error code.  */
        status =  TX_QUEUE_ERROR;
 801361e:	2309      	movs	r3, #9
 8013620:	61fb      	str	r3, [r7, #28]
 8013622:	e01c      	b.n	801365e <_txe_queue_send+0x66>
    }

    /* Check for an invalid source for message.  */
    else if (source_ptr == TX_NULL)
 8013624:	68bb      	ldr	r3, [r7, #8]
 8013626:	2b00      	cmp	r3, #0
 8013628:	d102      	bne.n	8013630 <_txe_queue_send+0x38>
    {

        /* Null source pointer, return appropriate error.  */
        status =  TX_PTR_ERROR;
 801362a:	2303      	movs	r3, #3
 801362c:	61fb      	str	r3, [r7, #28]
 801362e:	e016      	b.n	801365e <_txe_queue_send+0x66>
    else
    {

        /* Check for a wait option error.  Only threads are allowed any form of
           suspension.  */
        if (wait_option != TX_NO_WAIT)
 8013630:	687b      	ldr	r3, [r7, #4]
 8013632:	2b00      	cmp	r3, #0
 8013634:	d013      	beq.n	801365e <_txe_queue_send+0x66>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 8013636:	f3ef 8305 	mrs	r3, IPSR
 801363a:	617b      	str	r3, [r7, #20]
    return(ipsr_value);
 801363c:	697a      	ldr	r2, [r7, #20]
        {

            /* Is the call from an ISR or Initialization?  */
            if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0))
 801363e:	4b11      	ldr	r3, [pc, #68]	@ (8013684 <_txe_queue_send+0x8c>)
 8013640:	681b      	ldr	r3, [r3, #0]
 8013642:	4313      	orrs	r3, r2
 8013644:	d002      	beq.n	801364c <_txe_queue_send+0x54>
            {

                /* A non-thread is trying to suspend, return appropriate error code.  */
                status =  TX_WAIT_ERROR;
 8013646:	2304      	movs	r3, #4
 8013648:	61fb      	str	r3, [r7, #28]
 801364a:	e008      	b.n	801365e <_txe_queue_send+0x66>
#ifndef TX_TIMER_PROCESS_IN_ISR
            else
            {

                /* Pickup thread pointer.  */
                TX_THREAD_GET_CURRENT(current_thread)
 801364c:	4b0e      	ldr	r3, [pc, #56]	@ (8013688 <_txe_queue_send+0x90>)
 801364e:	681b      	ldr	r3, [r3, #0]
 8013650:	61bb      	str	r3, [r7, #24]

                /* Is the current thread the timer thread?  */
                if (current_thread == &_tx_timer_thread)
 8013652:	69ba      	ldr	r2, [r7, #24]
 8013654:	4b0d      	ldr	r3, [pc, #52]	@ (801368c <_txe_queue_send+0x94>)
 8013656:	429a      	cmp	r2, r3
 8013658:	d101      	bne.n	801365e <_txe_queue_send+0x66>
                {

                    /* A non-thread is trying to suspend, return appropriate error code.  */
                    status =  TX_WAIT_ERROR;
 801365a:	2304      	movs	r3, #4
 801365c:	61fb      	str	r3, [r7, #28]
#endif
        }
    }

    /* Determine if everything is okay.  */
    if (status == TX_SUCCESS)
 801365e:	69fb      	ldr	r3, [r7, #28]
 8013660:	2b00      	cmp	r3, #0
 8013662:	d107      	bne.n	8013674 <_txe_queue_send+0x7c>
    {

        /* Call actual queue send function.  */
        status =  _tx_queue_send(queue_ptr, source_ptr, wait_option);
 8013664:	687a      	ldr	r2, [r7, #4]
 8013666:	68b9      	ldr	r1, [r7, #8]
 8013668:	68fb      	ldr	r3, [r7, #12]
 801366a:	0018      	movs	r0, r3
 801366c:	f7fe fb6c 	bl	8011d48 <_tx_queue_send>
 8013670:	0003      	movs	r3, r0
 8013672:	61fb      	str	r3, [r7, #28]
    }

    /* Return completion status.  */
    return(status);
 8013674:	69fb      	ldr	r3, [r7, #28]
}
 8013676:	0018      	movs	r0, r3
 8013678:	46bd      	mov	sp, r7
 801367a:	b008      	add	sp, #32
 801367c:	bd80      	pop	{r7, pc}
 801367e:	46c0      	nop			@ (mov r8, r8)
 8013680:	51554555 	.word	0x51554555
 8013684:	20000010 	.word	0x20000010
 8013688:	20003f38 	.word	0x20003f38
 801368c:	20004080 	.word	0x20004080

08013690 <_txe_semaphore_put>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _txe_semaphore_put(TX_SEMAPHORE *semaphore_ptr)
{
 8013690:	b580      	push	{r7, lr}
 8013692:	b084      	sub	sp, #16
 8013694:	af00      	add	r7, sp, #0
 8013696:	6078      	str	r0, [r7, #4]

UINT        status;


    /* Check for an invalid semaphore pointer.  */
    if (semaphore_ptr == TX_NULL)
 8013698:	687b      	ldr	r3, [r7, #4]
 801369a:	2b00      	cmp	r3, #0
 801369c:	d102      	bne.n	80136a4 <_txe_semaphore_put+0x14>
    {

        /* Semaphore pointer is invalid, return appropriate error code.  */
        status =  TX_SEMAPHORE_ERROR;
 801369e:	230c      	movs	r3, #12
 80136a0:	60fb      	str	r3, [r7, #12]
 80136a2:	e00d      	b.n	80136c0 <_txe_semaphore_put+0x30>
    }

    /* Now check for invalid semaphore ID.  */
    else if (semaphore_ptr -> tx_semaphore_id != TX_SEMAPHORE_ID)
 80136a4:	687b      	ldr	r3, [r7, #4]
 80136a6:	681b      	ldr	r3, [r3, #0]
 80136a8:	4a08      	ldr	r2, [pc, #32]	@ (80136cc <_txe_semaphore_put+0x3c>)
 80136aa:	4293      	cmp	r3, r2
 80136ac:	d002      	beq.n	80136b4 <_txe_semaphore_put+0x24>
    {

        /* Semaphore pointer is invalid, return appropriate error code.  */
        status =  TX_SEMAPHORE_ERROR;
 80136ae:	230c      	movs	r3, #12
 80136b0:	60fb      	str	r3, [r7, #12]
 80136b2:	e005      	b.n	80136c0 <_txe_semaphore_put+0x30>
    }
    else
    {

        /* Call actual put semaphore function.  */
        status =  _tx_semaphore_put(semaphore_ptr);
 80136b4:	687b      	ldr	r3, [r7, #4]
 80136b6:	0018      	movs	r0, r3
 80136b8:	f7fe fc72 	bl	8011fa0 <_tx_semaphore_put>
 80136bc:	0003      	movs	r3, r0
 80136be:	60fb      	str	r3, [r7, #12]
    }

    /* Return completion status.  */
    return(status);
 80136c0:	68fb      	ldr	r3, [r7, #12]
}
 80136c2:	0018      	movs	r0, r3
 80136c4:	46bd      	mov	sp, r7
 80136c6:	b004      	add	sp, #16
 80136c8:	bd80      	pop	{r7, pc}
 80136ca:	46c0      	nop			@ (mov r8, r8)
 80136cc:	53454d41 	.word	0x53454d41

080136d0 <_txe_thread_create>:
UINT    _txe_thread_create(TX_THREAD *thread_ptr, CHAR *name_ptr,
                VOID (*entry_function)(ULONG id), ULONG entry_input,
                VOID *stack_start, ULONG stack_size,
                UINT priority, UINT preempt_threshold,
                ULONG time_slice, UINT auto_start, UINT thread_control_block_size)
{
 80136d0:	b590      	push	{r4, r7, lr}
 80136d2:	b099      	sub	sp, #100	@ 0x64
 80136d4:	af06      	add	r7, sp, #24
 80136d6:	60f8      	str	r0, [r7, #12]
 80136d8:	60b9      	str	r1, [r7, #8]
 80136da:	607a      	str	r2, [r7, #4]
 80136dc:	603b      	str	r3, [r7, #0]
TX_THREAD       *current_thread;
#endif


    /* Default status to success.  */
    status =  TX_SUCCESS;
 80136de:	2300      	movs	r3, #0
 80136e0:	647b      	str	r3, [r7, #68]	@ 0x44

    /* Check for an invalid thread pointer.  */
    if (thread_ptr == TX_NULL)
 80136e2:	68fb      	ldr	r3, [r7, #12]
 80136e4:	2b00      	cmp	r3, #0
 80136e6:	d102      	bne.n	80136ee <_txe_thread_create+0x1e>
    {

        /* Thread pointer is invalid, return appropriate error code.  */
        status =  TX_THREAD_ERROR;
 80136e8:	230e      	movs	r3, #14
 80136ea:	647b      	str	r3, [r7, #68]	@ 0x44
 80136ec:	e0b6      	b.n	801385c <_txe_thread_create+0x18c>
    }

    /* Now check for invalid thread control block size.  */
    else if (thread_control_block_size != (sizeof(TX_THREAD)))
 80136ee:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80136f0:	2bb0      	cmp	r3, #176	@ 0xb0
 80136f2:	d002      	beq.n	80136fa <_txe_thread_create+0x2a>
    {

        /* Thread pointer is invalid, return appropriate error code.  */
        status =  TX_THREAD_ERROR;
 80136f4:	230e      	movs	r3, #14
 80136f6:	647b      	str	r3, [r7, #68]	@ 0x44
 80136f8:	e0b0      	b.n	801385c <_txe_thread_create+0x18c>
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 80136fa:	f3ef 8310 	mrs	r3, PRIMASK
 80136fe:	623b      	str	r3, [r7, #32]
    __asm__ volatile (" CPSID i" : : : "memory" );
 8013700:	b672      	cpsid	i
    return(primask_value);
 8013702:	6a3b      	ldr	r3, [r7, #32]
    }
    else
    {

        /* Disable interrupts.  */
        TX_DISABLE
 8013704:	637b      	str	r3, [r7, #52]	@ 0x34

        /* Increment the preempt disable flag.  */
        _tx_thread_preempt_disable++;
 8013706:	4b64      	ldr	r3, [pc, #400]	@ (8013898 <_txe_thread_create+0x1c8>)
 8013708:	681b      	ldr	r3, [r3, #0]
 801370a:	1c5a      	adds	r2, r3, #1
 801370c:	4b62      	ldr	r3, [pc, #392]	@ (8013898 <_txe_thread_create+0x1c8>)
 801370e:	601a      	str	r2, [r3, #0]
 8013710:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8013712:	627b      	str	r3, [r7, #36]	@ 0x24
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 8013714:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013716:	f383 8810 	msr	PRIMASK, r3
}
 801371a:	46c0      	nop			@ (mov r8, r8)

        /* Restore interrupts.  */
        TX_RESTORE

        /* Next see if it is already in the created list.  */
        break_flag =   TX_FALSE;
 801371c:	2300      	movs	r3, #0
 801371e:	643b      	str	r3, [r7, #64]	@ 0x40
        next_thread =  _tx_thread_created_ptr;
 8013720:	4b5e      	ldr	r3, [pc, #376]	@ (801389c <_txe_thread_create+0x1cc>)
 8013722:	681b      	ldr	r3, [r3, #0]
 8013724:	63bb      	str	r3, [r7, #56]	@ 0x38
        work_ptr =     TX_VOID_TO_UCHAR_POINTER_CONVERT(stack_start);
 8013726:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8013728:	633b      	str	r3, [r7, #48]	@ 0x30
        work_ptr =     TX_UCHAR_POINTER_ADD(work_ptr, (stack_size - ((ULONG) 1)));
 801372a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 801372c:	3b01      	subs	r3, #1
 801372e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8013730:	18d3      	adds	r3, r2, r3
 8013732:	633b      	str	r3, [r7, #48]	@ 0x30
        stack_end =    TX_UCHAR_TO_VOID_POINTER_CONVERT(work_ptr);
 8013734:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8013736:	62fb      	str	r3, [r7, #44]	@ 0x2c
        for (i = ((ULONG) 0); i < _tx_thread_created_count; i++)
 8013738:	2300      	movs	r3, #0
 801373a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 801373c:	e02b      	b.n	8013796 <_txe_thread_create+0xc6>
        {

            /* Determine if this thread matches the thread in the list.  */
            if (thread_ptr == next_thread)
 801373e:	68fa      	ldr	r2, [r7, #12]
 8013740:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8013742:	429a      	cmp	r2, r3
 8013744:	d101      	bne.n	801374a <_txe_thread_create+0x7a>
            {

                /* Set the break flag.  */
                break_flag =  TX_TRUE;
 8013746:	2301      	movs	r3, #1
 8013748:	643b      	str	r3, [r7, #64]	@ 0x40
            }

            /* Determine if we need to break the loop.  */
            if (break_flag == TX_TRUE)
 801374a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801374c:	2b01      	cmp	r3, #1
 801374e:	d028      	beq.n	80137a2 <_txe_thread_create+0xd2>
                /* Yes, break out of the loop.  */
                break;
            }

            /* Check the stack pointer to see if it overlaps with this thread's stack.  */
            if (stack_start >= next_thread -> tx_thread_stack_start)
 8013750:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8013752:	68db      	ldr	r3, [r3, #12]
 8013754:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8013756:	429a      	cmp	r2, r3
 8013758:	d308      	bcc.n	801376c <_txe_thread_create+0x9c>
            {

                if (stack_start < next_thread -> tx_thread_stack_end)
 801375a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801375c:	691b      	ldr	r3, [r3, #16]
 801375e:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8013760:	429a      	cmp	r2, r3
 8013762:	d203      	bcs.n	801376c <_txe_thread_create+0x9c>
                {

                    /* This stack overlaps with an existing thread, clear the stack pointer to
                       force a stack error below.  */
                    stack_start =  TX_NULL;
 8013764:	2300      	movs	r3, #0
 8013766:	65bb      	str	r3, [r7, #88]	@ 0x58

                    /* Set the break flag.  */
                    break_flag =  TX_TRUE;
 8013768:	2301      	movs	r3, #1
 801376a:	643b      	str	r3, [r7, #64]	@ 0x40
                }
            }

            /* Check the end of the stack to see if it is inside this thread's stack area as well.  */
            if (stack_end >= next_thread -> tx_thread_stack_start)
 801376c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801376e:	68db      	ldr	r3, [r3, #12]
 8013770:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8013772:	429a      	cmp	r2, r3
 8013774:	d308      	bcc.n	8013788 <_txe_thread_create+0xb8>
            {

                if (stack_end < next_thread -> tx_thread_stack_end)
 8013776:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8013778:	691b      	ldr	r3, [r3, #16]
 801377a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 801377c:	429a      	cmp	r2, r3
 801377e:	d203      	bcs.n	8013788 <_txe_thread_create+0xb8>
                {

                    /* This stack overlaps with an existing thread, clear the stack pointer to
                       force a stack error below.  */
                    stack_start =  TX_NULL;
 8013780:	2300      	movs	r3, #0
 8013782:	65bb      	str	r3, [r7, #88]	@ 0x58

                    /* Set the break flag.  */
                    break_flag =  TX_TRUE;
 8013784:	2301      	movs	r3, #1
 8013786:	643b      	str	r3, [r7, #64]	@ 0x40
                }
            }

            /* Move to the next thread.  */
            next_thread =  next_thread -> tx_thread_created_next;
 8013788:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801378a:	2288      	movs	r2, #136	@ 0x88
 801378c:	589b      	ldr	r3, [r3, r2]
 801378e:	63bb      	str	r3, [r7, #56]	@ 0x38
        for (i = ((ULONG) 0); i < _tx_thread_created_count; i++)
 8013790:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8013792:	3301      	adds	r3, #1
 8013794:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8013796:	4b42      	ldr	r3, [pc, #264]	@ (80138a0 <_txe_thread_create+0x1d0>)
 8013798:	681b      	ldr	r3, [r3, #0]
 801379a:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 801379c:	429a      	cmp	r2, r3
 801379e:	d3ce      	bcc.n	801373e <_txe_thread_create+0x6e>
 80137a0:	e000      	b.n	80137a4 <_txe_thread_create+0xd4>
                break;
 80137a2:	46c0      	nop			@ (mov r8, r8)
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 80137a4:	f3ef 8310 	mrs	r3, PRIMASK
 80137a8:	61bb      	str	r3, [r7, #24]
    __asm__ volatile (" CPSID i" : : : "memory" );
 80137aa:	b672      	cpsid	i
    return(primask_value);
 80137ac:	69bb      	ldr	r3, [r7, #24]
        }

        /* Disable interrupts.  */
        TX_DISABLE
 80137ae:	637b      	str	r3, [r7, #52]	@ 0x34

        /* Decrement the preempt disable flag.  */
        _tx_thread_preempt_disable--;
 80137b0:	4b39      	ldr	r3, [pc, #228]	@ (8013898 <_txe_thread_create+0x1c8>)
 80137b2:	681b      	ldr	r3, [r3, #0]
 80137b4:	1e5a      	subs	r2, r3, #1
 80137b6:	4b38      	ldr	r3, [pc, #224]	@ (8013898 <_txe_thread_create+0x1c8>)
 80137b8:	601a      	str	r2, [r3, #0]
 80137ba:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80137bc:	61fb      	str	r3, [r7, #28]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 80137be:	69fb      	ldr	r3, [r7, #28]
 80137c0:	f383 8810 	msr	PRIMASK, r3
}
 80137c4:	46c0      	nop			@ (mov r8, r8)

        /* Restore interrupts.  */
        TX_RESTORE

        /* Check for preemption.  */
        _tx_thread_system_preempt_check();
 80137c6:	f7fe ff6f 	bl	80126a8 <_tx_thread_system_preempt_check>

        /* At this point, check to see if there is a duplicate thread.  */
        if (thread_ptr == next_thread)
 80137ca:	68fa      	ldr	r2, [r7, #12]
 80137cc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80137ce:	429a      	cmp	r2, r3
 80137d0:	d102      	bne.n	80137d8 <_txe_thread_create+0x108>
        {

            /* Thread is already created, return appropriate error code.  */
            status =  TX_THREAD_ERROR;
 80137d2:	230e      	movs	r3, #14
 80137d4:	647b      	str	r3, [r7, #68]	@ 0x44
 80137d6:	e041      	b.n	801385c <_txe_thread_create+0x18c>
        }

        /* Check for invalid starting address of stack.  */
        else if (stack_start == TX_NULL)
 80137d8:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80137da:	2b00      	cmp	r3, #0
 80137dc:	d102      	bne.n	80137e4 <_txe_thread_create+0x114>
        {

            /* Invalid stack or entry point, return appropriate error code.  */
            status =  TX_PTR_ERROR;
 80137de:	2303      	movs	r3, #3
 80137e0:	647b      	str	r3, [r7, #68]	@ 0x44
 80137e2:	e03b      	b.n	801385c <_txe_thread_create+0x18c>
        }

        /* Check for invalid thread entry point.  */
        else if (entry_function == TX_NULL)
 80137e4:	687b      	ldr	r3, [r7, #4]
 80137e6:	2b00      	cmp	r3, #0
 80137e8:	d102      	bne.n	80137f0 <_txe_thread_create+0x120>
        {

            /* Invalid stack or entry point, return appropriate error code.  */
            status =  TX_PTR_ERROR;
 80137ea:	2303      	movs	r3, #3
 80137ec:	647b      	str	r3, [r7, #68]	@ 0x44
 80137ee:	e035      	b.n	801385c <_txe_thread_create+0x18c>
        }

        /* Check the stack size.  */
        else if (stack_size < ((ULONG) TX_MINIMUM_STACK))
 80137f0:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80137f2:	2bc7      	cmp	r3, #199	@ 0xc7
 80137f4:	d802      	bhi.n	80137fc <_txe_thread_create+0x12c>
        {

            /* Stack is not big enough, return appropriate error code.  */
            status =  TX_SIZE_ERROR;
 80137f6:	2305      	movs	r3, #5
 80137f8:	647b      	str	r3, [r7, #68]	@ 0x44
 80137fa:	e02f      	b.n	801385c <_txe_thread_create+0x18c>
        }

        /* Check the priority specified.  */
        else if (priority >= ((UINT) TX_MAX_PRIORITIES))
 80137fc:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80137fe:	2b1f      	cmp	r3, #31
 8013800:	d902      	bls.n	8013808 <_txe_thread_create+0x138>
        {

            /* Invalid priority selected, return appropriate error code.  */
            status =  TX_PRIORITY_ERROR;
 8013802:	230f      	movs	r3, #15
 8013804:	647b      	str	r3, [r7, #68]	@ 0x44
 8013806:	e029      	b.n	801385c <_txe_thread_create+0x18c>
        }

        /* Check preemption threshold. */
        else if (preempt_threshold > priority)
 8013808:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 801380a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 801380c:	429a      	cmp	r2, r3
 801380e:	d902      	bls.n	8013816 <_txe_thread_create+0x146>
        {

            /* Invalid preempt threshold, return appropriate error code.  */
            status =  TX_THRESH_ERROR;
 8013810:	2318      	movs	r3, #24
 8013812:	647b      	str	r3, [r7, #68]	@ 0x44
 8013814:	e022      	b.n	801385c <_txe_thread_create+0x18c>
        }

        /* Check the start selection.  */
        else if (auto_start > TX_AUTO_START)
 8013816:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8013818:	2b01      	cmp	r3, #1
 801381a:	d902      	bls.n	8013822 <_txe_thread_create+0x152>
        {

            /* Invalid auto start selection, return appropriate error code.  */
            status =  TX_START_ERROR;
 801381c:	2310      	movs	r3, #16
 801381e:	647b      	str	r3, [r7, #68]	@ 0x44
 8013820:	e01c      	b.n	801385c <_txe_thread_create+0x18c>
        {

#ifndef TX_TIMER_PROCESS_IN_ISR

            /* Pickup thread pointer.  */
            TX_THREAD_GET_CURRENT(current_thread)
 8013822:	4b20      	ldr	r3, [pc, #128]	@ (80138a4 <_txe_thread_create+0x1d4>)
 8013824:	681b      	ldr	r3, [r3, #0]
 8013826:	62bb      	str	r3, [r7, #40]	@ 0x28

            /* Check for invalid caller of this function.  First check for a calling thread.  */
            if (current_thread == &_tx_timer_thread)
 8013828:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 801382a:	4b1f      	ldr	r3, [pc, #124]	@ (80138a8 <_txe_thread_create+0x1d8>)
 801382c:	429a      	cmp	r2, r3
 801382e:	d101      	bne.n	8013834 <_txe_thread_create+0x164>
            {

                /* Invalid caller of this function, return appropriate error code.  */
                status =  TX_CALLER_ERROR;
 8013830:	2313      	movs	r3, #19
 8013832:	647b      	str	r3, [r7, #68]	@ 0x44
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 8013834:	f3ef 8305 	mrs	r3, IPSR
 8013838:	617b      	str	r3, [r7, #20]
    return(ipsr_value);
 801383a:	697a      	ldr	r2, [r7, #20]
            }
#endif

            /* Check for interrupt call.  */
            if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0))
 801383c:	4b1b      	ldr	r3, [pc, #108]	@ (80138ac <_txe_thread_create+0x1dc>)
 801383e:	681b      	ldr	r3, [r3, #0]
 8013840:	4313      	orrs	r3, r2
 8013842:	d00b      	beq.n	801385c <_txe_thread_create+0x18c>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 8013844:	f3ef 8305 	mrs	r3, IPSR
 8013848:	613b      	str	r3, [r7, #16]
    return(ipsr_value);
 801384a:	693a      	ldr	r2, [r7, #16]
            {

                /* Now, make sure the call is from an interrupt and not initialization.  */
                if (TX_THREAD_GET_SYSTEM_STATE() < TX_INITIALIZE_IN_PROGRESS)
 801384c:	4b17      	ldr	r3, [pc, #92]	@ (80138ac <_txe_thread_create+0x1dc>)
 801384e:	681b      	ldr	r3, [r3, #0]
 8013850:	4313      	orrs	r3, r2
 8013852:	4a17      	ldr	r2, [pc, #92]	@ (80138b0 <_txe_thread_create+0x1e0>)
 8013854:	4293      	cmp	r3, r2
 8013856:	d801      	bhi.n	801385c <_txe_thread_create+0x18c>
                {

                    /* Invalid caller of this function, return appropriate error code.  */
                    status =  TX_CALLER_ERROR;
 8013858:	2313      	movs	r3, #19
 801385a:	647b      	str	r3, [r7, #68]	@ 0x44
            }
        }
    }

    /* Determine if everything is okay.  */
    if (status == TX_SUCCESS)
 801385c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801385e:	2b00      	cmp	r3, #0
 8013860:	d114      	bne.n	801388c <_txe_thread_create+0x1bc>
    {

        /* Call actual thread create function.  */
        status =  _tx_thread_create(thread_ptr, name_ptr, entry_function, entry_input,
 8013862:	683c      	ldr	r4, [r7, #0]
 8013864:	687a      	ldr	r2, [r7, #4]
 8013866:	68b9      	ldr	r1, [r7, #8]
 8013868:	68f8      	ldr	r0, [r7, #12]
 801386a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 801386c:	9305      	str	r3, [sp, #20]
 801386e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8013870:	9304      	str	r3, [sp, #16]
 8013872:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8013874:	9303      	str	r3, [sp, #12]
 8013876:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8013878:	9302      	str	r3, [sp, #8]
 801387a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 801387c:	9301      	str	r3, [sp, #4]
 801387e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8013880:	9300      	str	r3, [sp, #0]
 8013882:	0023      	movs	r3, r4
 8013884:	f7fe fbe4 	bl	8012050 <_tx_thread_create>
 8013888:	0003      	movs	r3, r0
 801388a:	647b      	str	r3, [r7, #68]	@ 0x44
                        stack_start, stack_size, priority, preempt_threshold,
                        time_slice, auto_start);
    }

    /* Return completion status.  */
    return(status);
 801388c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
}
 801388e:	0018      	movs	r0, r3
 8013890:	46bd      	mov	sp, r7
 8013892:	b013      	add	sp, #76	@ 0x4c
 8013894:	bd90      	pop	{r4, r7, pc}
 8013896:	46c0      	nop			@ (mov r8, r8)
 8013898:	20003fd0 	.word	0x20003fd0
 801389c:	20003f40 	.word	0x20003f40
 80138a0:	20003f44 	.word	0x20003f44
 80138a4:	20003f38 	.word	0x20003f38
 80138a8:	20004080 	.word	0x20004080
 80138ac:	20000010 	.word	0x20000010
 80138b0:	f0f0f0ef 	.word	0xf0f0f0ef

080138b4 <_txe_thread_resume>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _txe_thread_resume(TX_THREAD *thread_ptr)
{
 80138b4:	b580      	push	{r7, lr}
 80138b6:	b084      	sub	sp, #16
 80138b8:	af00      	add	r7, sp, #0
 80138ba:	6078      	str	r0, [r7, #4]

UINT    status;


    /* Check for an invalid thread pointer.  */
    if (thread_ptr == TX_NULL)
 80138bc:	687b      	ldr	r3, [r7, #4]
 80138be:	2b00      	cmp	r3, #0
 80138c0:	d102      	bne.n	80138c8 <_txe_thread_resume+0x14>
    {

        /* Thread pointer is invalid, return appropriate error code.  */
        status =  TX_THREAD_ERROR;
 80138c2:	230e      	movs	r3, #14
 80138c4:	60fb      	str	r3, [r7, #12]
 80138c6:	e00d      	b.n	80138e4 <_txe_thread_resume+0x30>
    }

    /* Now check for invalid thread ID.  */
    else if (thread_ptr -> tx_thread_id != TX_THREAD_ID)
 80138c8:	687b      	ldr	r3, [r7, #4]
 80138ca:	681b      	ldr	r3, [r3, #0]
 80138cc:	4a08      	ldr	r2, [pc, #32]	@ (80138f0 <_txe_thread_resume+0x3c>)
 80138ce:	4293      	cmp	r3, r2
 80138d0:	d002      	beq.n	80138d8 <_txe_thread_resume+0x24>
    {

        /* Thread pointer is invalid, return appropriate error code.  */
        status =  TX_THREAD_ERROR;
 80138d2:	230e      	movs	r3, #14
 80138d4:	60fb      	str	r3, [r7, #12]
 80138d6:	e005      	b.n	80138e4 <_txe_thread_resume+0x30>
    }
    else
    {

        /* Call actual thread resume function.  */
        status =  _tx_thread_resume(thread_ptr);
 80138d8:	687b      	ldr	r3, [r7, #4]
 80138da:	0018      	movs	r0, r3
 80138dc:	f7fe fd5a 	bl	8012394 <_tx_thread_resume>
 80138e0:	0003      	movs	r3, r0
 80138e2:	60fb      	str	r3, [r7, #12]
    }

    /* Return completion status.  */
    return(status);
 80138e4:	68fb      	ldr	r3, [r7, #12]
}
 80138e6:	0018      	movs	r0, r3
 80138e8:	46bd      	mov	sp, r7
 80138ea:	b004      	add	sp, #16
 80138ec:	bd80      	pop	{r7, pc}
 80138ee:	46c0      	nop			@ (mov r8, r8)
 80138f0:	54485244 	.word	0x54485244

080138f4 <_txe_thread_suspend>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _txe_thread_suspend(TX_THREAD *thread_ptr)
{
 80138f4:	b580      	push	{r7, lr}
 80138f6:	b084      	sub	sp, #16
 80138f8:	af00      	add	r7, sp, #0
 80138fa:	6078      	str	r0, [r7, #4]

UINT    status;


    /* Check for an invalid thread pointer.  */
    if (thread_ptr == TX_NULL)
 80138fc:	687b      	ldr	r3, [r7, #4]
 80138fe:	2b00      	cmp	r3, #0
 8013900:	d102      	bne.n	8013908 <_txe_thread_suspend+0x14>
    {

        /* Thread pointer is invalid, return appropriate error code.  */
        status =  TX_THREAD_ERROR;
 8013902:	230e      	movs	r3, #14
 8013904:	60fb      	str	r3, [r7, #12]
 8013906:	e00d      	b.n	8013924 <_txe_thread_suspend+0x30>
    }

    /* Now check for invalid thread ID.  */
    else if (thread_ptr -> tx_thread_id != TX_THREAD_ID)
 8013908:	687b      	ldr	r3, [r7, #4]
 801390a:	681b      	ldr	r3, [r3, #0]
 801390c:	4a08      	ldr	r2, [pc, #32]	@ (8013930 <_txe_thread_suspend+0x3c>)
 801390e:	4293      	cmp	r3, r2
 8013910:	d002      	beq.n	8013918 <_txe_thread_suspend+0x24>
    {

        /* Thread pointer is invalid, return appropriate error code.  */
        status =  TX_THREAD_ERROR;
 8013912:	230e      	movs	r3, #14
 8013914:	60fb      	str	r3, [r7, #12]
 8013916:	e005      	b.n	8013924 <_txe_thread_suspend+0x30>
    }
    else
    {

        /* Call actual thread suspend function.  */
        status =  _tx_thread_suspend(thread_ptr);
 8013918:	687b      	ldr	r3, [r7, #4]
 801391a:	0018      	movs	r0, r3
 801391c:	f7fe fe56 	bl	80125cc <_tx_thread_suspend>
 8013920:	0003      	movs	r3, r0
 8013922:	60fb      	str	r3, [r7, #12]
    }

    /* Return completion status.  */
    return(status);
 8013924:	68fb      	ldr	r3, [r7, #12]
}
 8013926:	0018      	movs	r0, r3
 8013928:	46bd      	mov	sp, r7
 801392a:	b004      	add	sp, #16
 801392c:	bd80      	pop	{r7, pc}
 801392e:	46c0      	nop			@ (mov r8, r8)
 8013930:	54485244 	.word	0x54485244

08013934 <_ux_device_stack_alternate_setting_get>:
/*                                            definitions,                */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _ux_device_stack_alternate_setting_get(ULONG interface_value)
{
 8013934:	b580      	push	{r7, lr}
 8013936:	b088      	sub	sp, #32
 8013938:	af00      	add	r7, sp, #0
 801393a:	6078      	str	r0, [r7, #4]
                                
    /* If trace is enabled, insert this event into the trace buffer.  */
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_DEVICE_STACK_ALTERNATE_SETTING_GET, interface_value, 0, 0, 0, UX_TRACE_DEVICE_STACK_EVENTS, 0, 0)

    /* Get the pointer to the device.  */
    device =  &_ux_system_slave -> ux_system_slave_device;
 801393c:	4b1c      	ldr	r3, [pc, #112]	@ (80139b0 <_ux_device_stack_alternate_setting_get+0x7c>)
 801393e:	681b      	ldr	r3, [r3, #0]
 8013940:	3320      	adds	r3, #32
 8013942:	61bb      	str	r3, [r7, #24]

    /* If the device was in the configured state, there may be interfaces
       attached to the configuration.  */
    if (device -> ux_slave_device_state == UX_DEVICE_CONFIGURED)
 8013944:	69bb      	ldr	r3, [r7, #24]
 8013946:	681b      	ldr	r3, [r3, #0]
 8013948:	2b03      	cmp	r3, #3
 801394a:	d12b      	bne.n	80139a4 <_ux_device_stack_alternate_setting_get+0x70>
    {

        /* Obtain the pointer to the first interface attached.  */
        interface =  device -> ux_slave_device_first_interface;
 801394c:	69bb      	ldr	r3, [r7, #24]
 801394e:	22f0      	movs	r2, #240	@ 0xf0
 8013950:	589b      	ldr	r3, [r3, r2]
 8013952:	61fb      	str	r3, [r7, #28]

#if !defined(UX_DEVICE_INITIALIZE_FRAMEWORK_SCAN_DISABLE) || UX_MAX_DEVICE_INTERFACES > 1
        /* Start parsing each interface.  */
        while (interface != UX_NULL)
 8013954:	e023      	b.n	801399e <_ux_device_stack_alternate_setting_get+0x6a>
        if (interface != UX_NULL)
#endif
        {

            /* Check if this is the interface we have an inquiry for.  */
            if (interface -> ux_slave_interface_descriptor.bInterfaceNumber == interface_value)
 8013956:	69fb      	ldr	r3, [r7, #28]
 8013958:	695b      	ldr	r3, [r3, #20]
 801395a:	687a      	ldr	r2, [r7, #4]
 801395c:	429a      	cmp	r2, r3
 801395e:	d11b      	bne.n	8013998 <_ux_device_stack_alternate_setting_get+0x64>
            {

                /* Get the control endpoint of the device.  */                
                endpoint =  &device -> ux_slave_device_control_endpoint;
 8013960:	69bb      	ldr	r3, [r7, #24]
 8013962:	333c      	adds	r3, #60	@ 0x3c
 8013964:	617b      	str	r3, [r7, #20]

                /* Get the pointer to the transfer request associated with the endpoint.  */
                transfer_request =  &endpoint -> ux_slave_endpoint_transfer_request;
 8013966:	697b      	ldr	r3, [r7, #20]
 8013968:	3330      	adds	r3, #48	@ 0x30
 801396a:	613b      	str	r3, [r7, #16]

                /* Set the value of the alternate setting in the buffer.  */
                *transfer_request -> ux_slave_transfer_request_data_pointer =
                            (UCHAR) interface -> ux_slave_interface_descriptor.bAlternateSetting;
 801396c:	69fb      	ldr	r3, [r7, #28]
 801396e:	699a      	ldr	r2, [r3, #24]
                *transfer_request -> ux_slave_transfer_request_data_pointer =
 8013970:	693b      	ldr	r3, [r7, #16]
 8013972:	68db      	ldr	r3, [r3, #12]
                            (UCHAR) interface -> ux_slave_interface_descriptor.bAlternateSetting;
 8013974:	b2d2      	uxtb	r2, r2
                *transfer_request -> ux_slave_transfer_request_data_pointer =
 8013976:	701a      	strb	r2, [r3, #0]

                /* Setup the length appropriately.  */
                transfer_request -> ux_slave_transfer_request_requested_length =  1;
 8013978:	693b      	ldr	r3, [r7, #16]
 801397a:	2201      	movs	r2, #1
 801397c:	615a      	str	r2, [r3, #20]

                /* Set the phase of the transfer to data out.  */
                transfer_request -> ux_slave_transfer_request_phase =  UX_TRANSFER_PHASE_DATA_OUT;
 801397e:	693b      	ldr	r3, [r7, #16]
 8013980:	2203      	movs	r2, #3
 8013982:	629a      	str	r2, [r3, #40]	@ 0x28

                /* Send the descriptor with the appropriate length to the host.  */
                status =  _ux_device_stack_transfer_request(transfer_request, 1, 1);
 8013984:	693b      	ldr	r3, [r7, #16]
 8013986:	2201      	movs	r2, #1
 8013988:	2101      	movs	r1, #1
 801398a:	0018      	movs	r0, r3
 801398c:	f001 fc3c 	bl	8015208 <_ux_device_stack_transfer_request>
 8013990:	0003      	movs	r3, r0
 8013992:	60fb      	str	r3, [r7, #12]

                /* Return the function status.  */
                return(status);
 8013994:	68fb      	ldr	r3, [r7, #12]
 8013996:	e006      	b.n	80139a6 <_ux_device_stack_alternate_setting_get+0x72>
            }

#if !defined(UX_DEVICE_INITIALIZE_FRAMEWORK_SCAN_DISABLE) || UX_MAX_DEVICE_INTERFACES > 1
            /* Get the next interface.  */
            interface =  interface -> ux_slave_interface_next_interface;
 8013998:	69fb      	ldr	r3, [r7, #28]
 801399a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 801399c:	61fb      	str	r3, [r7, #28]
        while (interface != UX_NULL)
 801399e:	69fb      	ldr	r3, [r7, #28]
 80139a0:	2b00      	cmp	r3, #0
 80139a2:	d1d8      	bne.n	8013956 <_ux_device_stack_alternate_setting_get+0x22>
#endif
        }
    }

    /* Return error completion. */
    return(UX_ERROR);
 80139a4:	23ff      	movs	r3, #255	@ 0xff
}
 80139a6:	0018      	movs	r0, r3
 80139a8:	46bd      	mov	sp, r7
 80139aa:	b008      	add	sp, #32
 80139ac:	bd80      	pop	{r7, pc}
 80139ae:	46c0      	nop			@ (mov r8, r8)
 80139b0:	20004540 	.word	0x20004540

080139b4 <_ux_device_stack_alternate_setting_set>:
/*                                            calculated payload size,    */
/*                                            resulting in version 6.1.9  */
/*                                                                        */
/**************************************************************************/
UINT  _ux_device_stack_alternate_setting_set(ULONG interface_value, ULONG alternate_setting_value)
{
 80139b4:	b590      	push	{r4, r7, lr}
 80139b6:	b0af      	sub	sp, #188	@ 0xbc
 80139b8:	af00      	add	r7, sp, #0
 80139ba:	6078      	str	r0, [r7, #4]
 80139bc:	6039      	str	r1, [r7, #0]

    /* If trace is enabled, insert this event into the trace buffer.  */
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_DEVICE_STACK_ALTERNATE_SETTING_SET, interface_value, alternate_setting_value, 0, 0, UX_TRACE_DEVICE_STACK_EVENTS, 0, 0)

    /* Get the pointer to the device. */
    device =  &_ux_system_slave -> ux_system_slave_device;
 80139be:	4bdd      	ldr	r3, [pc, #884]	@ (8013d34 <_ux_device_stack_alternate_setting_set+0x380>)
 80139c0:	681b      	ldr	r3, [r3, #0]
 80139c2:	3320      	adds	r3, #32
 80139c4:	2298      	movs	r2, #152	@ 0x98
 80139c6:	18b9      	adds	r1, r7, r2
 80139c8:	600b      	str	r3, [r1, #0]

    /* Protocol error must be reported when it's unconfigured */
    if (device -> ux_slave_device_state != UX_DEVICE_CONFIGURED)
 80139ca:	18bb      	adds	r3, r7, r2
 80139cc:	681b      	ldr	r3, [r3, #0]
 80139ce:	681b      	ldr	r3, [r3, #0]
 80139d0:	2b03      	cmp	r3, #3
 80139d2:	d001      	beq.n	80139d8 <_ux_device_stack_alternate_setting_set+0x24>
        return(UX_FUNCTION_NOT_SUPPORTED);
 80139d4:	2354      	movs	r3, #84	@ 0x54
 80139d6:	e270      	b.n	8013eba <_ux_device_stack_alternate_setting_set+0x506>

    /* Find the current interface.  */
    interface =  device -> ux_slave_device_first_interface;
 80139d8:	2398      	movs	r3, #152	@ 0x98
 80139da:	18fb      	adds	r3, r7, r3
 80139dc:	681b      	ldr	r3, [r3, #0]
 80139de:	22f0      	movs	r2, #240	@ 0xf0
 80139e0:	589b      	ldr	r3, [r3, r2]
 80139e2:	22b4      	movs	r2, #180	@ 0xb4
 80139e4:	18ba      	adds	r2, r7, r2
 80139e6:	6013      	str	r3, [r2, #0]

#if !defined(UX_DEVICE_INITIALIZE_FRAMEWORK_SCAN_DISABLE) || UX_MAX_DEVICE_INTERFACES > 1
    /* Scan all interfaces if any. */
    while (interface != UX_NULL)
 80139e8:	e00b      	b.n	8013a02 <_ux_device_stack_alternate_setting_set+0x4e>
    {

        if (interface -> ux_slave_interface_descriptor.bInterfaceNumber == interface_value)
 80139ea:	21b4      	movs	r1, #180	@ 0xb4
 80139ec:	187b      	adds	r3, r7, r1
 80139ee:	681b      	ldr	r3, [r3, #0]
 80139f0:	695b      	ldr	r3, [r3, #20]
 80139f2:	687a      	ldr	r2, [r7, #4]
 80139f4:	429a      	cmp	r2, r3
 80139f6:	d00a      	beq.n	8013a0e <_ux_device_stack_alternate_setting_set+0x5a>
            break;
        else
            interface =  interface -> ux_slave_interface_next_interface;
 80139f8:	187b      	adds	r3, r7, r1
 80139fa:	681b      	ldr	r3, [r3, #0]
 80139fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80139fe:	187a      	adds	r2, r7, r1
 8013a00:	6013      	str	r3, [r2, #0]
    while (interface != UX_NULL)
 8013a02:	23b4      	movs	r3, #180	@ 0xb4
 8013a04:	18fb      	adds	r3, r7, r3
 8013a06:	681b      	ldr	r3, [r3, #0]
 8013a08:	2b00      	cmp	r3, #0
 8013a0a:	d1ee      	bne.n	80139ea <_ux_device_stack_alternate_setting_set+0x36>
 8013a0c:	e000      	b.n	8013a10 <_ux_device_stack_alternate_setting_set+0x5c>
            break;
 8013a0e:	46c0      	nop			@ (mov r8, r8)
        interface = UX_NULL;
#endif

    /* We must have found the interface pointer for the interface value
       requested by the caller.  */
    if (interface == UX_NULL)
 8013a10:	23b4      	movs	r3, #180	@ 0xb4
 8013a12:	18fb      	adds	r3, r7, r3
 8013a14:	681b      	ldr	r3, [r3, #0]
 8013a16:	2b00      	cmp	r3, #0
 8013a18:	d106      	bne.n	8013a28 <_ux_device_stack_alternate_setting_set+0x74>
    {

        /* Error trap. */
        _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_CLASS, UX_INTERFACE_HANDLE_UNKNOWN);
 8013a1a:	2252      	movs	r2, #82	@ 0x52
 8013a1c:	2107      	movs	r1, #7
 8013a1e:	2002      	movs	r0, #2
 8013a20:	f001 fc78 	bl	8015314 <_ux_system_error_handler>

        /* If trace is enabled, insert this event into the trace buffer.  */
        UX_TRACE_IN_LINE_INSERT(UX_TRACE_ERROR, UX_INTERFACE_HANDLE_UNKNOWN, interface, 0, 0, UX_TRACE_ERRORS, 0, 0)

        return(UX_INTERFACE_HANDLE_UNKNOWN);
 8013a24:	2352      	movs	r3, #82	@ 0x52
 8013a26:	e248      	b.n	8013eba <_ux_device_stack_alternate_setting_set+0x506>
    }

    /* If the host is requesting a change of alternate setting to the current one,
       we do not need to do any work.  */
    if (interface -> ux_slave_interface_descriptor.bAlternateSetting == alternate_setting_value)
 8013a28:	23b4      	movs	r3, #180	@ 0xb4
 8013a2a:	18fb      	adds	r3, r7, r3
 8013a2c:	681b      	ldr	r3, [r3, #0]
 8013a2e:	699b      	ldr	r3, [r3, #24]
 8013a30:	683a      	ldr	r2, [r7, #0]
 8013a32:	429a      	cmp	r2, r3
 8013a34:	d101      	bne.n	8013a3a <_ux_device_stack_alternate_setting_set+0x86>
        return(UX_SUCCESS);       
 8013a36:	2300      	movs	r3, #0
 8013a38:	e23f      	b.n	8013eba <_ux_device_stack_alternate_setting_set+0x506>

    return(UX_FUNCTION_NOT_SUPPORTED);
#else

    /* Get the pointer to the DCD. */
    dcd =  &_ux_system_slave->ux_system_slave_dcd;
 8013a3a:	4bbe      	ldr	r3, [pc, #760]	@ (8013d34 <_ux_device_stack_alternate_setting_set+0x380>)
 8013a3c:	681b      	ldr	r3, [r3, #0]
 8013a3e:	2294      	movs	r2, #148	@ 0x94
 8013a40:	18ba      	adds	r2, r7, r2
 8013a42:	6013      	str	r3, [r2, #0]

    /* We may have multiple configurations!  */
    device_framework =  _ux_system_slave -> ux_system_slave_device_framework;
 8013a44:	4bbb      	ldr	r3, [pc, #748]	@ (8013d34 <_ux_device_stack_alternate_setting_set+0x380>)
 8013a46:	681a      	ldr	r2, [r3, #0]
 8013a48:	2394      	movs	r3, #148	@ 0x94
 8013a4a:	005b      	lsls	r3, r3, #1
 8013a4c:	58d3      	ldr	r3, [r2, r3]
 8013a4e:	22b0      	movs	r2, #176	@ 0xb0
 8013a50:	18ba      	adds	r2, r7, r2
 8013a52:	6013      	str	r3, [r2, #0]
    device_framework_length =  _ux_system_slave -> ux_system_slave_device_framework_length;
 8013a54:	4bb7      	ldr	r3, [pc, #732]	@ (8013d34 <_ux_device_stack_alternate_setting_set+0x380>)
 8013a56:	681a      	ldr	r2, [r3, #0]
 8013a58:	2396      	movs	r3, #150	@ 0x96
 8013a5a:	005b      	lsls	r3, r3, #1
 8013a5c:	58d3      	ldr	r3, [r2, r3]
 8013a5e:	22ac      	movs	r2, #172	@ 0xac
 8013a60:	18ba      	adds	r2, r7, r2
 8013a62:	6013      	str	r3, [r2, #0]

    /* Parse the device framework and locate a configuration descriptor. */
    while (device_framework_length != 0)
 8013a64:	e222      	b.n	8013eac <_ux_device_stack_alternate_setting_set+0x4f8>
    {

        /* Get the length of the current descriptor.  */
        descriptor_length =  (ULONG) *device_framework;
 8013a66:	20b0      	movs	r0, #176	@ 0xb0
 8013a68:	183b      	adds	r3, r7, r0
 8013a6a:	681b      	ldr	r3, [r3, #0]
 8013a6c:	781b      	ldrb	r3, [r3, #0]
 8013a6e:	2290      	movs	r2, #144	@ 0x90
 8013a70:	18ba      	adds	r2, r7, r2
 8013a72:	6013      	str	r3, [r2, #0]

        /* And its length.  */
        descriptor_type =*  (device_framework + 1);
 8013a74:	218f      	movs	r1, #143	@ 0x8f
 8013a76:	187b      	adds	r3, r7, r1
 8013a78:	183a      	adds	r2, r7, r0
 8013a7a:	6812      	ldr	r2, [r2, #0]
 8013a7c:	7852      	ldrb	r2, [r2, #1]
 8013a7e:	701a      	strb	r2, [r3, #0]
                
        /* Check if this is a configuration descriptor. */
        if (descriptor_type == UX_CONFIGURATION_DESCRIPTOR_ITEM)
 8013a80:	187b      	adds	r3, r7, r1
 8013a82:	781b      	ldrb	r3, [r3, #0]
 8013a84:	2b02      	cmp	r3, #2
 8013a86:	d000      	beq.n	8013a8a <_ux_device_stack_alternate_setting_set+0xd6>
 8013a88:	e1ff      	b.n	8013e8a <_ux_device_stack_alternate_setting_set+0x4d6>
        {

            /* Parse the descriptor in something more readable. */
            _ux_utility_descriptor_parse(device_framework,
 8013a8a:	2458      	movs	r4, #88	@ 0x58
 8013a8c:	193b      	adds	r3, r7, r4
 8013a8e:	49aa      	ldr	r1, [pc, #680]	@ (8013d38 <_ux_device_stack_alternate_setting_set+0x384>)
 8013a90:	183a      	adds	r2, r7, r0
 8013a92:	6810      	ldr	r0, [r2, #0]
 8013a94:	2208      	movs	r2, #8
 8013a96:	f001 fc78 	bl	801538a <_ux_utility_descriptor_parse>
                        _ux_system_configuration_descriptor_structure,
                        UX_CONFIGURATION_DESCRIPTOR_ENTRIES,
                        (UCHAR *) &configuration_descriptor);

            /* Now we need to check the configuration value.  */
            if (configuration_descriptor.bConfigurationValue == device -> ux_slave_device_configuration_selected)
 8013a9a:	0020      	movs	r0, r4
 8013a9c:	183b      	adds	r3, r7, r0
 8013a9e:	691a      	ldr	r2, [r3, #16]
 8013aa0:	2398      	movs	r3, #152	@ 0x98
 8013aa2:	18fb      	adds	r3, r7, r3
 8013aa4:	681b      	ldr	r3, [r3, #0]
 8013aa6:	21cc      	movs	r1, #204	@ 0xcc
 8013aa8:	585b      	ldr	r3, [r3, r1]
 8013aaa:	429a      	cmp	r2, r3
 8013aac:	d000      	beq.n	8013ab0 <_ux_device_stack_alternate_setting_set+0xfc>
 8013aae:	e1ec      	b.n	8013e8a <_ux_device_stack_alternate_setting_set+0x4d6>
            {

                /* Limit the search in current configuration descriptor. */
                device_framework_length = configuration_descriptor.wTotalLength;
 8013ab0:	183b      	adds	r3, r7, r0
 8013ab2:	689b      	ldr	r3, [r3, #8]
 8013ab4:	22ac      	movs	r2, #172	@ 0xac
 8013ab6:	18ba      	adds	r2, r7, r2
 8013ab8:	6013      	str	r3, [r2, #0]

                /* We have found the configuration value that was selected by the host   
                   We need to scan all the interface descriptors following this
                   configuration descriptor and locate the interface for which the alternate
                   setting must be changed. */
                while (device_framework_length != 0)
 8013aba:	e1df      	b.n	8013e7c <_ux_device_stack_alternate_setting_set+0x4c8>
                {

                    /* Get the length of the current descriptor.  */
                    descriptor_length =  (ULONG) *device_framework;
 8013abc:	20b0      	movs	r0, #176	@ 0xb0
 8013abe:	183b      	adds	r3, r7, r0
 8013ac0:	681b      	ldr	r3, [r3, #0]
 8013ac2:	781b      	ldrb	r3, [r3, #0]
 8013ac4:	2290      	movs	r2, #144	@ 0x90
 8013ac6:	18ba      	adds	r2, r7, r2
 8013ac8:	6013      	str	r3, [r2, #0]

                    /* And its type.  */
                    descriptor_type = *(device_framework + 1); 
 8013aca:	218f      	movs	r1, #143	@ 0x8f
 8013acc:	187b      	adds	r3, r7, r1
 8013ace:	183a      	adds	r2, r7, r0
 8013ad0:	6812      	ldr	r2, [r2, #0]
 8013ad2:	7852      	ldrb	r2, [r2, #1]
 8013ad4:	701a      	strb	r2, [r3, #0]
                
                    /* Check if this is an interface descriptor. */
                    if (descriptor_type == UX_INTERFACE_DESCRIPTOR_ITEM)
 8013ad6:	187b      	adds	r3, r7, r1
 8013ad8:	781b      	ldrb	r3, [r3, #0]
 8013ada:	2b04      	cmp	r3, #4
 8013adc:	d000      	beq.n	8013ae0 <_ux_device_stack_alternate_setting_set+0x12c>
 8013ade:	e1bc      	b.n	8013e5a <_ux_device_stack_alternate_setting_set+0x4a6>
                    {

                        /* Parse the descriptor in something more readable. */
                        _ux_utility_descriptor_parse(device_framework,
 8013ae0:	2434      	movs	r4, #52	@ 0x34
 8013ae2:	193b      	adds	r3, r7, r4
 8013ae4:	4995      	ldr	r1, [pc, #596]	@ (8013d3c <_ux_device_stack_alternate_setting_set+0x388>)
 8013ae6:	183a      	adds	r2, r7, r0
 8013ae8:	6810      	ldr	r0, [r2, #0]
 8013aea:	2209      	movs	r2, #9
 8013aec:	f001 fc4d 	bl	801538a <_ux_utility_descriptor_parse>
                                    _ux_system_interface_descriptor_structure,
                                    UX_INTERFACE_DESCRIPTOR_ENTRIES,
                                    (UCHAR *) &interface_descriptor);

                        /* Check if this is the interface we are searching. */
                        if (interface_descriptor.bInterfaceNumber == interface_value &&
 8013af0:	193b      	adds	r3, r7, r4
 8013af2:	689b      	ldr	r3, [r3, #8]
 8013af4:	687a      	ldr	r2, [r7, #4]
 8013af6:	429a      	cmp	r2, r3
 8013af8:	d000      	beq.n	8013afc <_ux_device_stack_alternate_setting_set+0x148>
 8013afa:	e1ae      	b.n	8013e5a <_ux_device_stack_alternate_setting_set+0x4a6>
                            interface_descriptor.bAlternateSetting == alternate_setting_value)
 8013afc:	193b      	adds	r3, r7, r4
 8013afe:	68db      	ldr	r3, [r3, #12]
                        if (interface_descriptor.bInterfaceNumber == interface_value &&
 8013b00:	683a      	ldr	r2, [r7, #0]
 8013b02:	429a      	cmp	r2, r3
 8013b04:	d000      	beq.n	8013b08 <_ux_device_stack_alternate_setting_set+0x154>
 8013b06:	e1a8      	b.n	8013e5a <_ux_device_stack_alternate_setting_set+0x4a6>
                        {

                            /* We have found the right interface and alternate setting. Before
                               we mount all the endpoints for this interface, we need to
                               unmount the endpoints associated with the previous alternate setting.  */
                            endpoint =  interface -> ux_slave_interface_first_endpoint;
 8013b08:	23b4      	movs	r3, #180	@ 0xb4
 8013b0a:	18fb      	adds	r3, r7, r3
 8013b0c:	681b      	ldr	r3, [r3, #0]
 8013b0e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8013b10:	22a8      	movs	r2, #168	@ 0xa8
 8013b12:	18ba      	adds	r2, r7, r2
 8013b14:	6013      	str	r3, [r2, #0]
                            while (endpoint != UX_NULL)
 8013b16:	e02c      	b.n	8013b72 <_ux_device_stack_alternate_setting_set+0x1be>
                            {

                                /* Abort any pending transfer.  */
                                _ux_device_stack_transfer_all_request_abort(endpoint, UX_TRANSFER_BUS_RESET);
 8013b18:	24a8      	movs	r4, #168	@ 0xa8
 8013b1a:	193b      	adds	r3, r7, r4
 8013b1c:	681b      	ldr	r3, [r3, #0]
 8013b1e:	2126      	movs	r1, #38	@ 0x26
 8013b20:	0018      	movs	r0, r3
 8013b22:	f001 fb5d 	bl	80151e0 <_ux_device_stack_transfer_all_request_abort>

                                /* The device controller must be called to destroy the endpoint.  */
                                dcd -> ux_slave_dcd_function(dcd, UX_DCD_DESTROY_ENDPOINT, (VOID *) endpoint);
 8013b26:	2194      	movs	r1, #148	@ 0x94
 8013b28:	187b      	adds	r3, r7, r1
 8013b2a:	681b      	ldr	r3, [r3, #0]
 8013b2c:	699b      	ldr	r3, [r3, #24]
 8013b2e:	193a      	adds	r2, r7, r4
 8013b30:	6812      	ldr	r2, [r2, #0]
 8013b32:	1879      	adds	r1, r7, r1
 8013b34:	6808      	ldr	r0, [r1, #0]
 8013b36:	210f      	movs	r1, #15
 8013b38:	4798      	blx	r3

                                /* Get the next endpoint.  */
                                next_endpoint =  endpoint -> ux_slave_endpoint_next_endpoint;
 8013b3a:	193b      	adds	r3, r7, r4
 8013b3c:	681b      	ldr	r3, [r3, #0]
 8013b3e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8013b40:	67bb      	str	r3, [r7, #120]	@ 0x78
                
                                /* Free the endpoint.  */
                                endpoint -> ux_slave_endpoint_status =  UX_UNUSED;
 8013b42:	0021      	movs	r1, r4
 8013b44:	187b      	adds	r3, r7, r1
 8013b46:	681b      	ldr	r3, [r3, #0]
 8013b48:	2200      	movs	r2, #0
 8013b4a:	601a      	str	r2, [r3, #0]
                        
                                /* Make sure the endpoint instance is now cleaned up.  */
                                endpoint -> ux_slave_endpoint_state =  0;
 8013b4c:	187b      	adds	r3, r7, r1
 8013b4e:	681b      	ldr	r3, [r3, #0]
 8013b50:	2200      	movs	r2, #0
 8013b52:	605a      	str	r2, [r3, #4]
                                endpoint -> ux_slave_endpoint_next_endpoint =  UX_NULL;
 8013b54:	187b      	adds	r3, r7, r1
 8013b56:	681b      	ldr	r3, [r3, #0]
 8013b58:	2200      	movs	r2, #0
 8013b5a:	625a      	str	r2, [r3, #36]	@ 0x24
                                endpoint -> ux_slave_endpoint_interface =  UX_NULL;
 8013b5c:	187b      	adds	r3, r7, r1
 8013b5e:	681b      	ldr	r3, [r3, #0]
 8013b60:	2200      	movs	r2, #0
 8013b62:	629a      	str	r2, [r3, #40]	@ 0x28
                                endpoint -> ux_slave_endpoint_device =  UX_NULL;
 8013b64:	187b      	adds	r3, r7, r1
 8013b66:	681b      	ldr	r3, [r3, #0]
 8013b68:	2200      	movs	r2, #0
 8013b6a:	62da      	str	r2, [r3, #44]	@ 0x2c
                                                        
                                /* Now we refresh the endpoint pointer.  */
                                endpoint =  next_endpoint;
 8013b6c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8013b6e:	187a      	adds	r2, r7, r1
 8013b70:	6013      	str	r3, [r2, #0]
                            while (endpoint != UX_NULL)
 8013b72:	23a8      	movs	r3, #168	@ 0xa8
 8013b74:	18fb      	adds	r3, r7, r3
 8013b76:	681b      	ldr	r3, [r3, #0]
 8013b78:	2b00      	cmp	r3, #0
 8013b7a:	d1cd      	bne.n	8013b18 <_ux_device_stack_alternate_setting_set+0x164>
                            }

                            /* Now clear the interface endpoint entry.  */
                            interface -> ux_slave_interface_first_endpoint = UX_NULL;
 8013b7c:	23b4      	movs	r3, #180	@ 0xb4
 8013b7e:	18fb      	adds	r3, r7, r3
 8013b80:	681b      	ldr	r3, [r3, #0]
 8013b82:	2200      	movs	r2, #0
 8013b84:	635a      	str	r2, [r3, #52]	@ 0x34

                            /* Point beyond the interface descriptor.  */
                            device_framework_length -=  (ULONG) *device_framework;
 8013b86:	21b0      	movs	r1, #176	@ 0xb0
 8013b88:	187b      	adds	r3, r7, r1
 8013b8a:	681b      	ldr	r3, [r3, #0]
 8013b8c:	781b      	ldrb	r3, [r3, #0]
 8013b8e:	001a      	movs	r2, r3
 8013b90:	20ac      	movs	r0, #172	@ 0xac
 8013b92:	183b      	adds	r3, r7, r0
 8013b94:	681b      	ldr	r3, [r3, #0]
 8013b96:	1a9b      	subs	r3, r3, r2
 8013b98:	183a      	adds	r2, r7, r0
 8013b9a:	6013      	str	r3, [r2, #0]
                            device_framework +=  (ULONG) *device_framework;
 8013b9c:	187b      	adds	r3, r7, r1
 8013b9e:	681b      	ldr	r3, [r3, #0]
 8013ba0:	781b      	ldrb	r3, [r3, #0]
 8013ba2:	001a      	movs	r2, r3
 8013ba4:	187b      	adds	r3, r7, r1
 8013ba6:	681b      	ldr	r3, [r3, #0]
 8013ba8:	189b      	adds	r3, r3, r2
 8013baa:	187a      	adds	r2, r7, r1
 8013bac:	6013      	str	r3, [r2, #0]
                        
                            /* Parse the device framework and locate endpoint descriptor(s).  */
                            while (device_framework_length != 0)
 8013bae:	e10a      	b.n	8013dc6 <_ux_device_stack_alternate_setting_set+0x412>
                            {
                        
                                /* Get the length of the current descriptor.  */
                                descriptor_length =  (ULONG) *device_framework;
 8013bb0:	22b0      	movs	r2, #176	@ 0xb0
 8013bb2:	18bb      	adds	r3, r7, r2
 8013bb4:	681b      	ldr	r3, [r3, #0]
 8013bb6:	781b      	ldrb	r3, [r3, #0]
 8013bb8:	2190      	movs	r1, #144	@ 0x90
 8013bba:	1879      	adds	r1, r7, r1
 8013bbc:	600b      	str	r3, [r1, #0]
                        
                                /* And its type.  */
                                descriptor_type =  *(device_framework + 1);
 8013bbe:	218f      	movs	r1, #143	@ 0x8f
 8013bc0:	187b      	adds	r3, r7, r1
 8013bc2:	18ba      	adds	r2, r7, r2
 8013bc4:	6812      	ldr	r2, [r2, #0]
 8013bc6:	7852      	ldrb	r2, [r2, #1]
 8013bc8:	701a      	strb	r2, [r3, #0]
                                        
                                /* Check if this is an endpoint descriptor.  */
                                switch(descriptor_type)
 8013bca:	187b      	adds	r3, r7, r1
 8013bcc:	781b      	ldrb	r3, [r3, #0]
 8013bce:	2b05      	cmp	r3, #5
 8013bd0:	d008      	beq.n	8013be4 <_ux_device_stack_alternate_setting_set+0x230>
 8013bd2:	dd00      	ble.n	8013bd6 <_ux_device_stack_alternate_setting_set+0x222>
 8013bd4:	e0e5      	b.n	8013da2 <_ux_device_stack_alternate_setting_set+0x3ee>
 8013bd6:	2b02      	cmp	r3, #2
 8013bd8:	d100      	bne.n	8013bdc <_ux_device_stack_alternate_setting_set+0x228>
 8013bda:	e0db      	b.n	8013d94 <_ux_device_stack_alternate_setting_set+0x3e0>
 8013bdc:	2b04      	cmp	r3, #4
 8013bde:	d100      	bne.n	8013be2 <_ux_device_stack_alternate_setting_set+0x22e>
 8013be0:	e0d8      	b.n	8013d94 <_ux_device_stack_alternate_setting_set+0x3e0>


                                default:
                                
                                    /* We have found another descriptor embedded in the interface. Ignore it.  */
                                    break;
 8013be2:	e0de      	b.n	8013da2 <_ux_device_stack_alternate_setting_set+0x3ee>
                                    endpoint = device -> ux_slave_device_endpoints_pool;
 8013be4:	2198      	movs	r1, #152	@ 0x98
 8013be6:	187b      	adds	r3, r7, r1
 8013be8:	681b      	ldr	r3, [r3, #0]
 8013bea:	22fc      	movs	r2, #252	@ 0xfc
 8013bec:	589b      	ldr	r3, [r3, r2]
 8013bee:	22a8      	movs	r2, #168	@ 0xa8
 8013bf0:	18ba      	adds	r2, r7, r2
 8013bf2:	6013      	str	r3, [r2, #0]
                                    endpoints_pool_number = device -> ux_slave_device_endpoints_pool_number;
 8013bf4:	187b      	adds	r3, r7, r1
 8013bf6:	681a      	ldr	r2, [r3, #0]
 8013bf8:	2380      	movs	r3, #128	@ 0x80
 8013bfa:	005b      	lsls	r3, r3, #1
 8013bfc:	58d3      	ldr	r3, [r2, r3]
 8013bfe:	22a0      	movs	r2, #160	@ 0xa0
 8013c00:	18ba      	adds	r2, r7, r2
 8013c02:	6013      	str	r3, [r2, #0]
                                    while (endpoints_pool_number != 0)
 8013c04:	e016      	b.n	8013c34 <_ux_device_stack_alternate_setting_set+0x280>
                                        if (endpoint ->    ux_slave_endpoint_status == UX_UNUSED)
 8013c06:	22a8      	movs	r2, #168	@ 0xa8
 8013c08:	18bb      	adds	r3, r7, r2
 8013c0a:	681b      	ldr	r3, [r3, #0]
 8013c0c:	681b      	ldr	r3, [r3, #0]
 8013c0e:	2b00      	cmp	r3, #0
 8013c10:	d104      	bne.n	8013c1c <_ux_device_stack_alternate_setting_set+0x268>
                                            endpoint ->    ux_slave_endpoint_status = UX_USED;
 8013c12:	18bb      	adds	r3, r7, r2
 8013c14:	681b      	ldr	r3, [r3, #0]
 8013c16:	2201      	movs	r2, #1
 8013c18:	601a      	str	r2, [r3, #0]
                                            break;
 8013c1a:	e010      	b.n	8013c3e <_ux_device_stack_alternate_setting_set+0x28a>
                                        endpoint++;
 8013c1c:	22a8      	movs	r2, #168	@ 0xa8
 8013c1e:	18bb      	adds	r3, r7, r2
 8013c20:	681b      	ldr	r3, [r3, #0]
 8013c22:	3390      	adds	r3, #144	@ 0x90
 8013c24:	18ba      	adds	r2, r7, r2
 8013c26:	6013      	str	r3, [r2, #0]
                                       endpoints_pool_number--; 
 8013c28:	22a0      	movs	r2, #160	@ 0xa0
 8013c2a:	18bb      	adds	r3, r7, r2
 8013c2c:	681b      	ldr	r3, [r3, #0]
 8013c2e:	3b01      	subs	r3, #1
 8013c30:	18ba      	adds	r2, r7, r2
 8013c32:	6013      	str	r3, [r2, #0]
                                    while (endpoints_pool_number != 0)
 8013c34:	23a0      	movs	r3, #160	@ 0xa0
 8013c36:	18fb      	adds	r3, r7, r3
 8013c38:	681b      	ldr	r3, [r3, #0]
 8013c3a:	2b00      	cmp	r3, #0
 8013c3c:	d1e3      	bne.n	8013c06 <_ux_device_stack_alternate_setting_set+0x252>
                                    if (endpoints_pool_number == 0)
 8013c3e:	23a0      	movs	r3, #160	@ 0xa0
 8013c40:	18fb      	adds	r3, r7, r3
 8013c42:	681b      	ldr	r3, [r3, #0]
 8013c44:	2b00      	cmp	r3, #0
 8013c46:	d101      	bne.n	8013c4c <_ux_device_stack_alternate_setting_set+0x298>
                                        return(UX_MEMORY_INSUFFICIENT);
 8013c48:	2312      	movs	r3, #18
 8013c4a:	e136      	b.n	8013eba <_ux_device_stack_alternate_setting_set+0x506>
                                                    (UCHAR *) &endpoint -> ux_slave_endpoint_descriptor);
 8013c4c:	24a8      	movs	r4, #168	@ 0xa8
 8013c4e:	193b      	adds	r3, r7, r4
 8013c50:	681b      	ldr	r3, [r3, #0]
 8013c52:	330c      	adds	r3, #12
                                    _ux_utility_descriptor_parse(device_framework,
 8013c54:	493a      	ldr	r1, [pc, #232]	@ (8013d40 <_ux_device_stack_alternate_setting_set+0x38c>)
 8013c56:	22b0      	movs	r2, #176	@ 0xb0
 8013c58:	18ba      	adds	r2, r7, r2
 8013c5a:	6810      	ldr	r0, [r2, #0]
 8013c5c:	2206      	movs	r2, #6
 8013c5e:	f001 fb94 	bl	801538a <_ux_utility_descriptor_parse>
                                    transfer_request =  &endpoint -> ux_slave_endpoint_transfer_request;
 8013c62:	0021      	movs	r1, r4
 8013c64:	187b      	adds	r3, r7, r1
 8013c66:	681b      	ldr	r3, [r3, #0]
 8013c68:	3330      	adds	r3, #48	@ 0x30
 8013c6a:	2280      	movs	r2, #128	@ 0x80
 8013c6c:	18ba      	adds	r2, r7, r2
 8013c6e:	6013      	str	r3, [r2, #0]
                                            endpoint -> ux_slave_endpoint_descriptor.wMaxPacketSize &
 8013c70:	187b      	adds	r3, r7, r1
 8013c72:	681b      	ldr	r3, [r3, #0]
 8013c74:	69db      	ldr	r3, [r3, #28]
                                    max_transfer_length =
 8013c76:	055b      	lsls	r3, r3, #21
 8013c78:	0d5b      	lsrs	r3, r3, #21
 8013c7a:	209c      	movs	r0, #156	@ 0x9c
 8013c7c:	183a      	adds	r2, r7, r0
 8013c7e:	6013      	str	r3, [r2, #0]
                                    if ((_ux_system_slave -> ux_system_slave_speed == UX_HIGH_SPEED_DEVICE) &&
 8013c80:	4b2c      	ldr	r3, [pc, #176]	@ (8013d34 <_ux_device_stack_alternate_setting_set+0x380>)
 8013c82:	681a      	ldr	r2, [r3, #0]
 8013c84:	23ce      	movs	r3, #206	@ 0xce
 8013c86:	005b      	lsls	r3, r3, #1
 8013c88:	58d3      	ldr	r3, [r2, r3]
 8013c8a:	2b02      	cmp	r3, #2
 8013c8c:	d11b      	bne.n	8013cc6 <_ux_device_stack_alternate_setting_set+0x312>
                                        (endpoint -> ux_slave_endpoint_descriptor.bmAttributes & 0x1u))
 8013c8e:	187b      	adds	r3, r7, r1
 8013c90:	681b      	ldr	r3, [r3, #0]
 8013c92:	699b      	ldr	r3, [r3, #24]
 8013c94:	2201      	movs	r2, #1
 8013c96:	4013      	ands	r3, r2
                                    if ((_ux_system_slave -> ux_system_slave_speed == UX_HIGH_SPEED_DEVICE) &&
 8013c98:	d015      	beq.n	8013cc6 <_ux_device_stack_alternate_setting_set+0x312>
                                        n_trans = endpoint -> ux_slave_endpoint_descriptor.wMaxPacketSize &
 8013c9a:	187b      	adds	r3, r7, r1
 8013c9c:	681b      	ldr	r3, [r3, #0]
 8013c9e:	69da      	ldr	r2, [r3, #28]
 8013ca0:	23c0      	movs	r3, #192	@ 0xc0
 8013ca2:	015b      	lsls	r3, r3, #5
 8013ca4:	4013      	ands	r3, r2
 8013ca6:	67fb      	str	r3, [r7, #124]	@ 0x7c
                                        if (n_trans)
 8013ca8:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8013caa:	2b00      	cmp	r3, #0
 8013cac:	d00b      	beq.n	8013cc6 <_ux_device_stack_alternate_setting_set+0x312>
                                            n_trans >>= UX_MAX_NUMBER_OF_TRANSACTIONS_SHIFT;
 8013cae:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8013cb0:	0adb      	lsrs	r3, r3, #11
 8013cb2:	67fb      	str	r3, [r7, #124]	@ 0x7c
                                            n_trans ++;
 8013cb4:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8013cb6:	3301      	adds	r3, #1
 8013cb8:	67fb      	str	r3, [r7, #124]	@ 0x7c
                                            max_transfer_length *= n_trans;
 8013cba:	183b      	adds	r3, r7, r0
 8013cbc:	681b      	ldr	r3, [r3, #0]
 8013cbe:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8013cc0:	4353      	muls	r3, r2
 8013cc2:	183a      	adds	r2, r7, r0
 8013cc4:	6013      	str	r3, [r2, #0]
                                    transfer_request -> ux_slave_transfer_request_transfer_length = max_transfer_length;
 8013cc6:	2180      	movs	r1, #128	@ 0x80
 8013cc8:	187b      	adds	r3, r7, r1
 8013cca:	681b      	ldr	r3, [r3, #0]
 8013ccc:	229c      	movs	r2, #156	@ 0x9c
 8013cce:	18ba      	adds	r2, r7, r2
 8013cd0:	6812      	ldr	r2, [r2, #0]
 8013cd2:	621a      	str	r2, [r3, #32]
                                    transfer_request -> ux_slave_transfer_request_endpoint =  endpoint;
 8013cd4:	187b      	adds	r3, r7, r1
 8013cd6:	681b      	ldr	r3, [r3, #0]
 8013cd8:	24a8      	movs	r4, #168	@ 0xa8
 8013cda:	193a      	adds	r2, r7, r4
 8013cdc:	6812      	ldr	r2, [r2, #0]
 8013cde:	609a      	str	r2, [r3, #8]
                                    transfer_request -> ux_slave_transfer_request_timeout = UX_WAIT_FOREVER;
 8013ce0:	187b      	adds	r3, r7, r1
 8013ce2:	681b      	ldr	r3, [r3, #0]
 8013ce4:	2201      	movs	r2, #1
 8013ce6:	4252      	negs	r2, r2
 8013ce8:	64da      	str	r2, [r3, #76]	@ 0x4c
                                    endpoint -> ux_slave_endpoint_interface =  interface;
 8013cea:	193b      	adds	r3, r7, r4
 8013cec:	681b      	ldr	r3, [r3, #0]
 8013cee:	22b4      	movs	r2, #180	@ 0xb4
 8013cf0:	18ba      	adds	r2, r7, r2
 8013cf2:	6812      	ldr	r2, [r2, #0]
 8013cf4:	629a      	str	r2, [r3, #40]	@ 0x28
                                    endpoint -> ux_slave_endpoint_device =  device;
 8013cf6:	193b      	adds	r3, r7, r4
 8013cf8:	681b      	ldr	r3, [r3, #0]
 8013cfa:	2298      	movs	r2, #152	@ 0x98
 8013cfc:	18ba      	adds	r2, r7, r2
 8013cfe:	6812      	ldr	r2, [r2, #0]
 8013d00:	62da      	str	r2, [r3, #44]	@ 0x2c
                                    status =  dcd -> ux_slave_dcd_function(dcd, UX_DCD_CREATE_ENDPOINT, (VOID *) endpoint); 
 8013d02:	2194      	movs	r1, #148	@ 0x94
 8013d04:	187b      	adds	r3, r7, r1
 8013d06:	681b      	ldr	r3, [r3, #0]
 8013d08:	699b      	ldr	r3, [r3, #24]
 8013d0a:	193a      	adds	r2, r7, r4
 8013d0c:	6812      	ldr	r2, [r2, #0]
 8013d0e:	1879      	adds	r1, r7, r1
 8013d10:	6808      	ldr	r0, [r1, #0]
 8013d12:	210e      	movs	r1, #14
 8013d14:	4798      	blx	r3
 8013d16:	0003      	movs	r3, r0
 8013d18:	2184      	movs	r1, #132	@ 0x84
 8013d1a:	187a      	adds	r2, r7, r1
 8013d1c:	6013      	str	r3, [r2, #0]
                                    if (status != UX_SUCCESS)
 8013d1e:	187b      	adds	r3, r7, r1
 8013d20:	681b      	ldr	r3, [r3, #0]
 8013d22:	2b00      	cmp	r3, #0
 8013d24:	d00e      	beq.n	8013d44 <_ux_device_stack_alternate_setting_set+0x390>
                                        endpoint -> ux_slave_endpoint_status = UX_UNUSED;
 8013d26:	193b      	adds	r3, r7, r4
 8013d28:	681b      	ldr	r3, [r3, #0]
 8013d2a:	2200      	movs	r2, #0
 8013d2c:	601a      	str	r2, [r3, #0]
                                        return(status);
 8013d2e:	187b      	adds	r3, r7, r1
 8013d30:	681b      	ldr	r3, [r3, #0]
 8013d32:	e0c2      	b.n	8013eba <_ux_device_stack_alternate_setting_set+0x506>
 8013d34:	20004540 	.word	0x20004540
 8013d38:	2000002c 	.word	0x2000002c
 8013d3c:	20000034 	.word	0x20000034
 8013d40:	20000014 	.word	0x20000014
                                    if (interface -> ux_slave_interface_first_endpoint == UX_NULL)
 8013d44:	22b4      	movs	r2, #180	@ 0xb4
 8013d46:	18bb      	adds	r3, r7, r2
 8013d48:	681b      	ldr	r3, [r3, #0]
 8013d4a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8013d4c:	2b00      	cmp	r3, #0
 8013d4e:	d106      	bne.n	8013d5e <_ux_device_stack_alternate_setting_set+0x3aa>
                                        interface -> ux_slave_interface_first_endpoint =  endpoint;
 8013d50:	18bb      	adds	r3, r7, r2
 8013d52:	681b      	ldr	r3, [r3, #0]
 8013d54:	22a8      	movs	r2, #168	@ 0xa8
 8013d56:	18ba      	adds	r2, r7, r2
 8013d58:	6812      	ldr	r2, [r2, #0]
 8013d5a:	635a      	str	r2, [r3, #52]	@ 0x34
                                    break;
 8013d5c:	e022      	b.n	8013da4 <_ux_device_stack_alternate_setting_set+0x3f0>
                                        endpoint_link =  interface -> ux_slave_interface_first_endpoint;
 8013d5e:	23b4      	movs	r3, #180	@ 0xb4
 8013d60:	18fb      	adds	r3, r7, r3
 8013d62:	681b      	ldr	r3, [r3, #0]
 8013d64:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8013d66:	22a4      	movs	r2, #164	@ 0xa4
 8013d68:	18ba      	adds	r2, r7, r2
 8013d6a:	6013      	str	r3, [r2, #0]
                                        while (endpoint_link -> ux_slave_endpoint_next_endpoint != UX_NULL)
 8013d6c:	e005      	b.n	8013d7a <_ux_device_stack_alternate_setting_set+0x3c6>
                                            endpoint_link =  endpoint_link -> ux_slave_endpoint_next_endpoint;
 8013d6e:	22a4      	movs	r2, #164	@ 0xa4
 8013d70:	18bb      	adds	r3, r7, r2
 8013d72:	681b      	ldr	r3, [r3, #0]
 8013d74:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8013d76:	18ba      	adds	r2, r7, r2
 8013d78:	6013      	str	r3, [r2, #0]
                                        while (endpoint_link -> ux_slave_endpoint_next_endpoint != UX_NULL)
 8013d7a:	22a4      	movs	r2, #164	@ 0xa4
 8013d7c:	18bb      	adds	r3, r7, r2
 8013d7e:	681b      	ldr	r3, [r3, #0]
 8013d80:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8013d82:	2b00      	cmp	r3, #0
 8013d84:	d1f3      	bne.n	8013d6e <_ux_device_stack_alternate_setting_set+0x3ba>
                                        endpoint_link -> ux_slave_endpoint_next_endpoint =  endpoint;
 8013d86:	18bb      	adds	r3, r7, r2
 8013d88:	681b      	ldr	r3, [r3, #0]
 8013d8a:	22a8      	movs	r2, #168	@ 0xa8
 8013d8c:	18ba      	adds	r2, r7, r2
 8013d8e:	6812      	ldr	r2, [r2, #0]
 8013d90:	625a      	str	r2, [r3, #36]	@ 0x24
                                    break;
 8013d92:	e007      	b.n	8013da4 <_ux_device_stack_alternate_setting_set+0x3f0>
                                    device_framework_length =  descriptor_length;
 8013d94:	2390      	movs	r3, #144	@ 0x90
 8013d96:	18fb      	adds	r3, r7, r3
 8013d98:	681b      	ldr	r3, [r3, #0]
 8013d9a:	22ac      	movs	r2, #172	@ 0xac
 8013d9c:	18ba      	adds	r2, r7, r2
 8013d9e:	6013      	str	r3, [r2, #0]
                                    break;
 8013da0:	e000      	b.n	8013da4 <_ux_device_stack_alternate_setting_set+0x3f0>
                                    break;
 8013da2:	46c0      	nop			@ (mov r8, r8)
                                }
                        
                                /* Adjust what is left of the device framework.  */
                                device_framework_length -=  descriptor_length;
 8013da4:	21ac      	movs	r1, #172	@ 0xac
 8013da6:	187b      	adds	r3, r7, r1
 8013da8:	681a      	ldr	r2, [r3, #0]
 8013daa:	2090      	movs	r0, #144	@ 0x90
 8013dac:	183b      	adds	r3, r7, r0
 8013dae:	681b      	ldr	r3, [r3, #0]
 8013db0:	1ad3      	subs	r3, r2, r3
 8013db2:	187a      	adds	r2, r7, r1
 8013db4:	6013      	str	r3, [r2, #0]
                        
                                /* Point to the next descriptor.  */
                                device_framework +=  descriptor_length;
 8013db6:	21b0      	movs	r1, #176	@ 0xb0
 8013db8:	187b      	adds	r3, r7, r1
 8013dba:	681a      	ldr	r2, [r3, #0]
 8013dbc:	183b      	adds	r3, r7, r0
 8013dbe:	681b      	ldr	r3, [r3, #0]
 8013dc0:	18d3      	adds	r3, r2, r3
 8013dc2:	187a      	adds	r2, r7, r1
 8013dc4:	6013      	str	r3, [r2, #0]
                            while (device_framework_length != 0)
 8013dc6:	23ac      	movs	r3, #172	@ 0xac
 8013dc8:	18fb      	adds	r3, r7, r3
 8013dca:	681b      	ldr	r3, [r3, #0]
 8013dcc:	2b00      	cmp	r3, #0
 8013dce:	d000      	beq.n	8013dd2 <_ux_device_stack_alternate_setting_set+0x41e>
 8013dd0:	e6ee      	b.n	8013bb0 <_ux_device_stack_alternate_setting_set+0x1fc>
                            }

                            /* The interface descriptor in the current class must be changed to the new alternate setting.  */
                            _ux_utility_memory_copy(&interface -> ux_slave_interface_descriptor, &interface_descriptor, sizeof(UX_INTERFACE_DESCRIPTOR)); /* Use case of memcpy is verified. */
 8013dd2:	24b4      	movs	r4, #180	@ 0xb4
 8013dd4:	193b      	adds	r3, r7, r4
 8013dd6:	681b      	ldr	r3, [r3, #0]
 8013dd8:	330c      	adds	r3, #12
 8013dda:	2234      	movs	r2, #52	@ 0x34
 8013ddc:	18b9      	adds	r1, r7, r2
 8013dde:	2224      	movs	r2, #36	@ 0x24
 8013de0:	0018      	movs	r0, r3
 8013de2:	f001 fb30 	bl	8015446 <_ux_utility_memory_copy>
                            
                            /* Get the class for the interface.  */
                            class =  _ux_system_slave -> ux_system_slave_interface_class_array[interface -> ux_slave_interface_descriptor.bInterfaceNumber];
 8013de6:	4b37      	ldr	r3, [pc, #220]	@ (8013ec4 <_ux_device_stack_alternate_setting_set+0x510>)
 8013de8:	681a      	ldr	r2, [r3, #0]
 8013dea:	193b      	adds	r3, r7, r4
 8013dec:	681b      	ldr	r3, [r3, #0]
 8013dee:	695b      	ldr	r3, [r3, #20]
 8013df0:	3356      	adds	r3, #86	@ 0x56
 8013df2:	009b      	lsls	r3, r3, #2
 8013df4:	18d3      	adds	r3, r2, r3
 8013df6:	3304      	adds	r3, #4
 8013df8:	681b      	ldr	r3, [r3, #0]
 8013dfa:	2288      	movs	r2, #136	@ 0x88
 8013dfc:	18b9      	adds	r1, r7, r2
 8013dfe:	600b      	str	r3, [r1, #0]

                            /* Check if class driver is available. */
                            if (class == UX_NULL || class -> ux_slave_class_status == UX_UNUSED)
 8013e00:	18bb      	adds	r3, r7, r2
 8013e02:	681b      	ldr	r3, [r3, #0]
 8013e04:	2b00      	cmp	r3, #0
 8013e06:	d004      	beq.n	8013e12 <_ux_device_stack_alternate_setting_set+0x45e>
 8013e08:	18bb      	adds	r3, r7, r2
 8013e0a:	681b      	ldr	r3, [r3, #0]
 8013e0c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8013e0e:	2b00      	cmp	r3, #0
 8013e10:	d101      	bne.n	8013e16 <_ux_device_stack_alternate_setting_set+0x462>
                            {

                                return (UX_NO_CLASS_MATCH);
 8013e12:	2357      	movs	r3, #87	@ 0x57
 8013e14:	e051      	b.n	8013eba <_ux_device_stack_alternate_setting_set+0x506>
                            }
                        
                            /* The interface attached to this configuration must be changed at the class
                               level.  */
                            class_command.ux_slave_class_command_request   =    UX_SLAVE_CLASS_COMMAND_CHANGE;
 8013e16:	2008      	movs	r0, #8
 8013e18:	183b      	adds	r3, r7, r0
 8013e1a:	2206      	movs	r2, #6
 8013e1c:	601a      	str	r2, [r3, #0]
                            class_command.ux_slave_class_command_interface =   (VOID *) interface;
 8013e1e:	183b      	adds	r3, r7, r0
 8013e20:	21b4      	movs	r1, #180	@ 0xb4
 8013e22:	187a      	adds	r2, r7, r1
 8013e24:	6812      	ldr	r2, [r2, #0]
 8013e26:	609a      	str	r2, [r3, #8]

                            /* And store it.  */
                            class_command.ux_slave_class_command_class_ptr =  class;
 8013e28:	183b      	adds	r3, r7, r0
 8013e2a:	2488      	movs	r4, #136	@ 0x88
 8013e2c:	193a      	adds	r2, r7, r4
 8013e2e:	6812      	ldr	r2, [r2, #0]
 8013e30:	621a      	str	r2, [r3, #32]
                            
                            /* We can now memorize the interface pointer associated with this class.  */
                            class -> ux_slave_class_interface = interface;
 8013e32:	193b      	adds	r3, r7, r4
 8013e34:	681a      	ldr	r2, [r3, #0]
 8013e36:	2388      	movs	r3, #136	@ 0x88
 8013e38:	005b      	lsls	r3, r3, #1
 8013e3a:	1879      	adds	r1, r7, r1
 8013e3c:	6809      	ldr	r1, [r1, #0]
 8013e3e:	50d1      	str	r1, [r2, r3]
                            
                            /* We have found a potential candidate. Call this registered class entry function to change the alternate setting.  */
                            status = class -> ux_slave_class_entry_function(&class_command);
 8013e40:	193b      	adds	r3, r7, r4
 8013e42:	681b      	ldr	r3, [r3, #0]
 8013e44:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8013e46:	183a      	adds	r2, r7, r0
 8013e48:	0010      	movs	r0, r2
 8013e4a:	4798      	blx	r3
 8013e4c:	0003      	movs	r3, r0
 8013e4e:	2284      	movs	r2, #132	@ 0x84
 8013e50:	18b9      	adds	r1, r7, r2
 8013e52:	600b      	str	r3, [r1, #0]

                            /* We are done here.  */
                            return(status); 
 8013e54:	18bb      	adds	r3, r7, r2
 8013e56:	681b      	ldr	r3, [r3, #0]
 8013e58:	e02f      	b.n	8013eba <_ux_device_stack_alternate_setting_set+0x506>
                        }
                    }               

                    /* Adjust what is left of the device framework.  */
                    device_framework_length -=  descriptor_length;
 8013e5a:	21ac      	movs	r1, #172	@ 0xac
 8013e5c:	187b      	adds	r3, r7, r1
 8013e5e:	681a      	ldr	r2, [r3, #0]
 8013e60:	2090      	movs	r0, #144	@ 0x90
 8013e62:	183b      	adds	r3, r7, r0
 8013e64:	681b      	ldr	r3, [r3, #0]
 8013e66:	1ad3      	subs	r3, r2, r3
 8013e68:	187a      	adds	r2, r7, r1
 8013e6a:	6013      	str	r3, [r2, #0]

                    /* Point to the next descriptor.  */
                    device_framework +=  descriptor_length;
 8013e6c:	21b0      	movs	r1, #176	@ 0xb0
 8013e6e:	187b      	adds	r3, r7, r1
 8013e70:	681a      	ldr	r2, [r3, #0]
 8013e72:	183b      	adds	r3, r7, r0
 8013e74:	681b      	ldr	r3, [r3, #0]
 8013e76:	18d3      	adds	r3, r2, r3
 8013e78:	187a      	adds	r2, r7, r1
 8013e7a:	6013      	str	r3, [r2, #0]
                while (device_framework_length != 0)
 8013e7c:	23ac      	movs	r3, #172	@ 0xac
 8013e7e:	18fb      	adds	r3, r7, r3
 8013e80:	681b      	ldr	r3, [r3, #0]
 8013e82:	2b00      	cmp	r3, #0
 8013e84:	d000      	beq.n	8013e88 <_ux_device_stack_alternate_setting_set+0x4d4>
 8013e86:	e619      	b.n	8013abc <_ux_device_stack_alternate_setting_set+0x108>
                }

                /* In case alter setting not found, report protocol error. */
                break;
 8013e88:	e016      	b.n	8013eb8 <_ux_device_stack_alternate_setting_set+0x504>
            }
        }

        /* Adjust what is left of the device framework.  */
        device_framework_length -=  descriptor_length;
 8013e8a:	21ac      	movs	r1, #172	@ 0xac
 8013e8c:	187b      	adds	r3, r7, r1
 8013e8e:	681a      	ldr	r2, [r3, #0]
 8013e90:	2090      	movs	r0, #144	@ 0x90
 8013e92:	183b      	adds	r3, r7, r0
 8013e94:	681b      	ldr	r3, [r3, #0]
 8013e96:	1ad3      	subs	r3, r2, r3
 8013e98:	187a      	adds	r2, r7, r1
 8013e9a:	6013      	str	r3, [r2, #0]

        /* Point to the next descriptor.  */
        device_framework +=  descriptor_length;
 8013e9c:	21b0      	movs	r1, #176	@ 0xb0
 8013e9e:	187b      	adds	r3, r7, r1
 8013ea0:	681a      	ldr	r2, [r3, #0]
 8013ea2:	183b      	adds	r3, r7, r0
 8013ea4:	681b      	ldr	r3, [r3, #0]
 8013ea6:	18d3      	adds	r3, r2, r3
 8013ea8:	187a      	adds	r2, r7, r1
 8013eaa:	6013      	str	r3, [r2, #0]
    while (device_framework_length != 0)
 8013eac:	23ac      	movs	r3, #172	@ 0xac
 8013eae:	18fb      	adds	r3, r7, r3
 8013eb0:	681b      	ldr	r3, [r3, #0]
 8013eb2:	2b00      	cmp	r3, #0
 8013eb4:	d000      	beq.n	8013eb8 <_ux_device_stack_alternate_setting_set+0x504>
 8013eb6:	e5d6      	b.n	8013a66 <_ux_device_stack_alternate_setting_set+0xb2>
    }

    /* Return error completion.  */
    return(UX_ERROR);
 8013eb8:	23ff      	movs	r3, #255	@ 0xff
#endif
}
 8013eba:	0018      	movs	r0, r3
 8013ebc:	46bd      	mov	sp, r7
 8013ebe:	b02f      	add	sp, #188	@ 0xbc
 8013ec0:	bd90      	pop	{r4, r7, pc}
 8013ec2:	46c0      	nop			@ (mov r8, r8)
 8013ec4:	20004540 	.word	0x20004540

08013ec8 <_ux_device_stack_clear_feature>:
/*                                            definitions,                */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _ux_device_stack_clear_feature(ULONG request_type, ULONG request_value, ULONG request_index)
{
 8013ec8:	b580      	push	{r7, lr}
 8013eca:	b08a      	sub	sp, #40	@ 0x28
 8013ecc:	af00      	add	r7, sp, #0
 8013ece:	60f8      	str	r0, [r7, #12]
 8013ed0:	60b9      	str	r1, [r7, #8]
 8013ed2:	607a      	str	r2, [r7, #4]

    /* If trace is enabled, insert this event into the trace buffer.  */
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_DEVICE_STACK_CLEAR_FEATURE, request_type, request_value, request_index, 0, UX_TRACE_DEVICE_STACK_EVENTS, 0, 0)

    /* Get the pointer to the DCD.  */
    dcd =  &_ux_system_slave -> ux_system_slave_dcd;
 8013ed4:	4b2b      	ldr	r3, [pc, #172]	@ (8013f84 <_ux_device_stack_clear_feature+0xbc>)
 8013ed6:	681b      	ldr	r3, [r3, #0]
 8013ed8:	61fb      	str	r3, [r7, #28]

    /* Get the pointer to the device.  */
    device =  &_ux_system_slave -> ux_system_slave_device;
 8013eda:	4b2a      	ldr	r3, [pc, #168]	@ (8013f84 <_ux_device_stack_clear_feature+0xbc>)
 8013edc:	681b      	ldr	r3, [r3, #0]
 8013ede:	3320      	adds	r3, #32
 8013ee0:	61bb      	str	r3, [r7, #24]

    /* Get the control endpoint for the device.  */
    endpoint =  &device -> ux_slave_device_control_endpoint;
 8013ee2:	69bb      	ldr	r3, [r7, #24]
 8013ee4:	333c      	adds	r3, #60	@ 0x3c
 8013ee6:	617b      	str	r3, [r7, #20]

    /* The request can be for either the device or the endpoint.  */
    switch (request_type & UX_REQUEST_TARGET)
 8013ee8:	68fb      	ldr	r3, [r7, #12]
 8013eea:	2203      	movs	r2, #3
 8013eec:	4013      	ands	r3, r2
 8013eee:	d002      	beq.n	8013ef6 <_ux_device_stack_clear_feature+0x2e>
 8013ef0:	2b02      	cmp	r3, #2
 8013ef2:	d013      	beq.n	8013f1c <_ux_device_stack_clear_feature+0x54>
 8013ef4:	e037      	b.n	8013f66 <_ux_device_stack_clear_feature+0x9e>
    {
    
    case UX_REQUEST_TARGET_DEVICE:

        /* Check if we have a DEVICE_REMOTE_WAKEUP Feature.  */
        if (request_value == UX_REQUEST_FEATURE_DEVICE_REMOTE_WAKEUP)
 8013ef6:	68bb      	ldr	r3, [r7, #8]
 8013ef8:	2b01      	cmp	r3, #1
 8013efa:	d13c      	bne.n	8013f76 <_ux_device_stack_clear_feature+0xae>
        {

            /* Check if we have the capability. */
            if (_ux_system_slave -> ux_system_slave_remote_wakeup_capability)
 8013efc:	4b21      	ldr	r3, [pc, #132]	@ (8013f84 <_ux_device_stack_clear_feature+0xbc>)
 8013efe:	681a      	ldr	r2, [r3, #0]
 8013f00:	23d2      	movs	r3, #210	@ 0xd2
 8013f02:	005b      	lsls	r3, r3, #1
 8013f04:	58d3      	ldr	r3, [r2, r3]
 8013f06:	2b00      	cmp	r3, #0
 8013f08:	d006      	beq.n	8013f18 <_ux_device_stack_clear_feature+0x50>
            {

                /* Disable the feature. */
                _ux_system_slave -> ux_system_slave_remote_wakeup_enabled = UX_FALSE;
 8013f0a:	4b1e      	ldr	r3, [pc, #120]	@ (8013f84 <_ux_device_stack_clear_feature+0xbc>)
 8013f0c:	681a      	ldr	r2, [r3, #0]
 8013f0e:	23d4      	movs	r3, #212	@ 0xd4
 8013f10:	005b      	lsls	r3, r3, #1
 8013f12:	2100      	movs	r1, #0
 8013f14:	50d1      	str	r1, [r2, r3]

                /* Protocol error. */
                return (UX_FUNCTION_NOT_SUPPORTED);
        }

        break;
 8013f16:	e02e      	b.n	8013f76 <_ux_device_stack_clear_feature+0xae>
                return (UX_FUNCTION_NOT_SUPPORTED);
 8013f18:	2354      	movs	r3, #84	@ 0x54
 8013f1a:	e02e      	b.n	8013f7a <_ux_device_stack_clear_feature+0xb2>
    case UX_REQUEST_TARGET_ENDPOINT:

        /* The only clear feature for endpoint is ENDPOINT_STALL. This clears
           the endpoint of the stall situation and resets its data toggle. 
           We need to find the endpoint through the interface(s). */
        interface =  device -> ux_slave_device_first_interface;
 8013f1c:	69bb      	ldr	r3, [r7, #24]
 8013f1e:	22f0      	movs	r2, #240	@ 0xf0
 8013f20:	589b      	ldr	r3, [r3, r2]
 8013f22:	627b      	str	r3, [r7, #36]	@ 0x24

#if !defined(UX_DEVICE_INITIALIZE_FRAMEWORK_SCAN_DISABLE) || UX_MAX_DEVICE_INTERFACES > 1
        while (interface != UX_NULL)
 8013f24:	e01c      	b.n	8013f60 <_ux_device_stack_clear_feature+0x98>
        {
#endif

            /* Get the first endpoint for this interface.  */
            endpoint_target =  interface -> ux_slave_interface_first_endpoint;
 8013f26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013f28:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8013f2a:	623b      	str	r3, [r7, #32]
                
            /* Parse all the endpoints.  */
            while (endpoint_target != UX_NULL)
 8013f2c:	e012      	b.n	8013f54 <_ux_device_stack_clear_feature+0x8c>
            {

                /* Check the endpoint index.  */
                if (endpoint_target -> ux_slave_endpoint_descriptor.bEndpointAddress == request_index)
 8013f2e:	6a3b      	ldr	r3, [r7, #32]
 8013f30:	695b      	ldr	r3, [r3, #20]
 8013f32:	687a      	ldr	r2, [r7, #4]
 8013f34:	429a      	cmp	r2, r3
 8013f36:	d10a      	bne.n	8013f4e <_ux_device_stack_clear_feature+0x86>
                {

                    /* Reset the endpoint.  */
                    dcd -> ux_slave_dcd_function(dcd, UX_DCD_RESET_ENDPOINT, endpoint_target);
 8013f38:	69fb      	ldr	r3, [r7, #28]
 8013f3a:	699b      	ldr	r3, [r3, #24]
 8013f3c:	6a3a      	ldr	r2, [r7, #32]
 8013f3e:	69f8      	ldr	r0, [r7, #28]
 8013f40:	2110      	movs	r1, #16
 8013f42:	4798      	blx	r3
                    
                    /* Mark its state now.  */
                    endpoint_target -> ux_slave_endpoint_state = UX_ENDPOINT_RESET;
 8013f44:	6a3b      	ldr	r3, [r7, #32]
 8013f46:	2200      	movs	r2, #0
 8013f48:	605a      	str	r2, [r3, #4]

                    /* Return the function status.  */
                    return(UX_SUCCESS);
 8013f4a:	2300      	movs	r3, #0
 8013f4c:	e015      	b.n	8013f7a <_ux_device_stack_clear_feature+0xb2>
                }

                /* Next endpoint.  */
                endpoint_target =  endpoint_target -> ux_slave_endpoint_next_endpoint;
 8013f4e:	6a3b      	ldr	r3, [r7, #32]
 8013f50:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8013f52:	623b      	str	r3, [r7, #32]
            while (endpoint_target != UX_NULL)
 8013f54:	6a3b      	ldr	r3, [r7, #32]
 8013f56:	2b00      	cmp	r3, #0
 8013f58:	d1e9      	bne.n	8013f2e <_ux_device_stack_clear_feature+0x66>
            }

#if !defined(UX_DEVICE_INITIALIZE_FRAMEWORK_SCAN_DISABLE) || UX_MAX_DEVICE_INTERFACES > 1
            /* Next interface.  */
            interface =  interface -> ux_slave_interface_next_interface;
 8013f5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013f5c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8013f5e:	627b      	str	r3, [r7, #36]	@ 0x24
        while (interface != UX_NULL)
 8013f60:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013f62:	2b00      	cmp	r3, #0
 8013f64:	d1df      	bne.n	8013f26 <_ux_device_stack_clear_feature+0x5e>

    /* We get here when the endpoint is wrong. Should not happen though.  */
    default:
        
        /* We stall the command.  */
        dcd -> ux_slave_dcd_function(dcd, UX_DCD_STALL_ENDPOINT, endpoint);
 8013f66:	69fb      	ldr	r3, [r7, #28]
 8013f68:	699b      	ldr	r3, [r3, #24]
 8013f6a:	697a      	ldr	r2, [r7, #20]
 8013f6c:	69f8      	ldr	r0, [r7, #28]
 8013f6e:	2114      	movs	r1, #20
 8013f70:	4798      	blx	r3
    
        /* No more work to do here.  The command failed but the upper layer does not depend on it.  */
        return(UX_SUCCESS);            
 8013f72:	2300      	movs	r3, #0
 8013f74:	e001      	b.n	8013f7a <_ux_device_stack_clear_feature+0xb2>
        break;
 8013f76:	46c0      	nop			@ (mov r8, r8)
    }

    /* Return the function status.  */
    return(UX_SUCCESS);
 8013f78:	2300      	movs	r3, #0
}
 8013f7a:	0018      	movs	r0, r3
 8013f7c:	46bd      	mov	sp, r7
 8013f7e:	b00a      	add	sp, #40	@ 0x28
 8013f80:	bd80      	pop	{r7, pc}
 8013f82:	46c0      	nop			@ (mov r8, r8)
 8013f84:	20004540 	.word	0x20004540

08013f88 <_ux_device_stack_configuration_get>:
/*  09-30-2020     Chaoqiong Xiao           Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _ux_device_stack_configuration_get(VOID)
{
 8013f88:	b580      	push	{r7, lr}
 8013f8a:	b084      	sub	sp, #16
 8013f8c:	af00      	add	r7, sp, #0
UX_SLAVE_DEVICE         *device;
UX_SLAVE_ENDPOINT       *endpoint;
UINT                    status;

    /* Get the pointer to the device.  */
    device =  &_ux_system_slave -> ux_system_slave_device;
 8013f8e:	4b10      	ldr	r3, [pc, #64]	@ (8013fd0 <_ux_device_stack_configuration_get+0x48>)
 8013f90:	681b      	ldr	r3, [r3, #0]
 8013f92:	3320      	adds	r3, #32
 8013f94:	60fb      	str	r3, [r7, #12]

    /* Get the control endpoint for the device.  */
    endpoint =  &device -> ux_slave_device_control_endpoint;
 8013f96:	68fb      	ldr	r3, [r7, #12]
 8013f98:	333c      	adds	r3, #60	@ 0x3c
 8013f9a:	60bb      	str	r3, [r7, #8]

    /* Get the pointer to the transfer request associated with the endpoint.  */
    transfer_request =  &endpoint -> ux_slave_endpoint_transfer_request;
 8013f9c:	68bb      	ldr	r3, [r7, #8]
 8013f9e:	3330      	adds	r3, #48	@ 0x30
 8013fa0:	607b      	str	r3, [r7, #4]

    /* Set the value of the configuration in the buffer.  */
    *transfer_request -> ux_slave_transfer_request_data_pointer =
                (UCHAR) device -> ux_slave_device_configuration_selected;
 8013fa2:	68fb      	ldr	r3, [r7, #12]
 8013fa4:	22cc      	movs	r2, #204	@ 0xcc
 8013fa6:	589a      	ldr	r2, [r3, r2]
    *transfer_request -> ux_slave_transfer_request_data_pointer =
 8013fa8:	687b      	ldr	r3, [r7, #4]
 8013faa:	68db      	ldr	r3, [r3, #12]
                (UCHAR) device -> ux_slave_device_configuration_selected;
 8013fac:	b2d2      	uxtb	r2, r2
    *transfer_request -> ux_slave_transfer_request_data_pointer =
 8013fae:	701a      	strb	r2, [r3, #0]

    /* If trace is enabled, insert this event into the trace buffer.  */
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_DEVICE_STACK_CONFIGURATION_GET, device -> ux_slave_device_configuration_selected, 0, 0, 0, UX_TRACE_DEVICE_STACK_EVENTS, 0, 0)

    /* Set the phase of the transfer to data out.  */
    transfer_request -> ux_slave_transfer_request_phase =  UX_TRANSFER_PHASE_DATA_OUT;
 8013fb0:	687b      	ldr	r3, [r7, #4]
 8013fb2:	2203      	movs	r2, #3
 8013fb4:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Send the descriptor with the appropriate length to the host.  */
    status =  _ux_device_stack_transfer_request(transfer_request, 1, 1);
 8013fb6:	687b      	ldr	r3, [r7, #4]
 8013fb8:	2201      	movs	r2, #1
 8013fba:	2101      	movs	r1, #1
 8013fbc:	0018      	movs	r0, r3
 8013fbe:	f001 f923 	bl	8015208 <_ux_device_stack_transfer_request>
 8013fc2:	0003      	movs	r3, r0
 8013fc4:	603b      	str	r3, [r7, #0]

    /* Return the function status.  */
    return(status);
 8013fc6:	683b      	ldr	r3, [r7, #0]
}
 8013fc8:	0018      	movs	r0, r3
 8013fca:	46bd      	mov	sp, r7
 8013fcc:	b004      	add	sp, #16
 8013fce:	bd80      	pop	{r7, pc}
 8013fd0:	20004540 	.word	0x20004540

08013fd4 <_ux_device_stack_configuration_set>:
/*                                            definitions,                */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _ux_device_stack_configuration_set(ULONG configuration_value)
{
 8013fd4:	b590      	push	{r4, r7, lr}
 8013fd6:	b0ad      	sub	sp, #180	@ 0xb4
 8013fd8:	af00      	add	r7, sp, #0
 8013fda:	6078      	str	r0, [r7, #4]
UX_SLAVE_DCD                    *dcd;
UCHAR *                         device_framework;
ULONG                           device_framework_length;
ULONG                           descriptor_length;
UCHAR                           descriptor_type;
UX_CONFIGURATION_DESCRIPTOR     configuration_descriptor = { 0 };
 8013fdc:	235c      	movs	r3, #92	@ 0x5c
 8013fde:	18fb      	adds	r3, r7, r3
 8013fe0:	0018      	movs	r0, r3
 8013fe2:	2320      	movs	r3, #32
 8013fe4:	001a      	movs	r2, r3
 8013fe6:	2100      	movs	r1, #0
 8013fe8:	f002 fbaa 	bl	8016740 <memset>
UX_SLAVE_INTERFACE              *interface; 
#if !defined(UX_DEVICE_INITIALIZE_FRAMEWORK_SCAN_DISABLE) || UX_MAX_DEVICE_INTERFACES > 1
UX_SLAVE_INTERFACE              *next_interface; 
#endif
UX_SLAVE_CLASS                  *class_inst;
UX_SLAVE_CLASS                  *current_class =  UX_NULL;
 8013fec:	2300      	movs	r3, #0
 8013fee:	22a0      	movs	r2, #160	@ 0xa0
 8013ff0:	18ba      	adds	r2, r7, r2
 8013ff2:	6013      	str	r3, [r2, #0]
UX_SLAVE_CLASS_COMMAND          class_command;
UX_SLAVE_DEVICE                 *device;
ULONG                           iad_flag;
ULONG                           iad_first_interface =  0;
 8013ff4:	2300      	movs	r3, #0
 8013ff6:	2298      	movs	r2, #152	@ 0x98
 8013ff8:	18ba      	adds	r2, r7, r2
 8013ffa:	6013      	str	r3, [r2, #0]
ULONG                           iad_number_interfaces =  0;
 8013ffc:	2300      	movs	r3, #0
 8013ffe:	2294      	movs	r2, #148	@ 0x94
 8014000:	18ba      	adds	r2, r7, r2
 8014002:	6013      	str	r3, [r2, #0]

    /* If trace is enabled, insert this event into the trace buffer.  */
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_DEVICE_STACK_CONFIGURATION_SET, configuration_value, 0, 0, 0, UX_TRACE_DEVICE_STACK_EVENTS, 0, 0)

    /* Get the pointer to the DCD.  */
    dcd =  &_ux_system_slave -> ux_system_slave_dcd;
 8014004:	4bbf      	ldr	r3, [pc, #764]	@ (8014304 <_ux_device_stack_configuration_set+0x330>)
 8014006:	681b      	ldr	r3, [r3, #0]
 8014008:	2290      	movs	r2, #144	@ 0x90
 801400a:	18ba      	adds	r2, r7, r2
 801400c:	6013      	str	r3, [r2, #0]

    /* Get the pointer to the device.  */
    device =  &_ux_system_slave -> ux_system_slave_device;
 801400e:	4bbd      	ldr	r3, [pc, #756]	@ (8014304 <_ux_device_stack_configuration_set+0x330>)
 8014010:	681b      	ldr	r3, [r3, #0]
 8014012:	3320      	adds	r3, #32
 8014014:	228c      	movs	r2, #140	@ 0x8c
 8014016:	18b9      	adds	r1, r7, r2
 8014018:	600b      	str	r3, [r1, #0]
    
    /* Reset the IAD flag.  */
    iad_flag =  UX_FALSE;
 801401a:	2300      	movs	r3, #0
 801401c:	219c      	movs	r1, #156	@ 0x9c
 801401e:	1879      	adds	r1, r7, r1
 8014020:	600b      	str	r3, [r1, #0]

    /* If the configuration value is already selected, keep it.  */
    if (device -> ux_slave_device_configuration_selected == configuration_value)
 8014022:	18bb      	adds	r3, r7, r2
 8014024:	681b      	ldr	r3, [r3, #0]
 8014026:	22cc      	movs	r2, #204	@ 0xcc
 8014028:	589b      	ldr	r3, [r3, r2]
 801402a:	687a      	ldr	r2, [r7, #4]
 801402c:	429a      	cmp	r2, r3
 801402e:	d101      	bne.n	8014034 <_ux_device_stack_configuration_set+0x60>
        return(UX_SUCCESS);
 8014030:	2300      	movs	r3, #0
 8014032:	e1c9      	b.n	80143c8 <_ux_device_stack_configuration_set+0x3f4>

    /* We may have multiple configurations !, the index will tell us what
       configuration descriptor we need to return.  */
    device_framework = _ux_system_slave -> ux_system_slave_device_framework;
 8014034:	4bb3      	ldr	r3, [pc, #716]	@ (8014304 <_ux_device_stack_configuration_set+0x330>)
 8014036:	681a      	ldr	r2, [r3, #0]
 8014038:	2394      	movs	r3, #148	@ 0x94
 801403a:	005b      	lsls	r3, r3, #1
 801403c:	58d3      	ldr	r3, [r2, r3]
 801403e:	22ac      	movs	r2, #172	@ 0xac
 8014040:	18ba      	adds	r2, r7, r2
 8014042:	6013      	str	r3, [r2, #0]
    device_framework_length =  _ux_system_slave -> ux_system_slave_device_framework_length;
 8014044:	4baf      	ldr	r3, [pc, #700]	@ (8014304 <_ux_device_stack_configuration_set+0x330>)
 8014046:	681a      	ldr	r2, [r3, #0]
 8014048:	2396      	movs	r3, #150	@ 0x96
 801404a:	005b      	lsls	r3, r3, #1
 801404c:	58d3      	ldr	r3, [r2, r3]
 801404e:	22a8      	movs	r2, #168	@ 0xa8
 8014050:	18ba      	adds	r2, r7, r2
 8014052:	6013      	str	r3, [r2, #0]

    /* Parse the device framework and locate a configuration descriptor.  */
    while (device_framework_length != 0)
 8014054:	e02e      	b.n	80140b4 <_ux_device_stack_configuration_set+0xe0>
    {
        /* Get the length of the current descriptor.  */
        descriptor_length =  (ULONG) *device_framework;
 8014056:	20ac      	movs	r0, #172	@ 0xac
 8014058:	183b      	adds	r3, r7, r0
 801405a:	681b      	ldr	r3, [r3, #0]
 801405c:	781b      	ldrb	r3, [r3, #0]
 801405e:	2288      	movs	r2, #136	@ 0x88
 8014060:	18ba      	adds	r2, r7, r2
 8014062:	6013      	str	r3, [r2, #0]

        /* And its type.  */
        descriptor_type =  *(device_framework + 1);
 8014064:	2187      	movs	r1, #135	@ 0x87
 8014066:	187b      	adds	r3, r7, r1
 8014068:	183a      	adds	r2, r7, r0
 801406a:	6812      	ldr	r2, [r2, #0]
 801406c:	7852      	ldrb	r2, [r2, #1]
 801406e:	701a      	strb	r2, [r3, #0]

        /* Check if this is a configuration descriptor.  */
        if (descriptor_type == UX_CONFIGURATION_DESCRIPTOR_ITEM)
 8014070:	187b      	adds	r3, r7, r1
 8014072:	781b      	ldrb	r3, [r3, #0]
 8014074:	2b02      	cmp	r3, #2
 8014076:	d10c      	bne.n	8014092 <_ux_device_stack_configuration_set+0xbe>
        {
            /* Parse the descriptor in something more readable.  */
            _ux_utility_descriptor_parse(device_framework,
 8014078:	245c      	movs	r4, #92	@ 0x5c
 801407a:	193b      	adds	r3, r7, r4
 801407c:	49a2      	ldr	r1, [pc, #648]	@ (8014308 <_ux_device_stack_configuration_set+0x334>)
 801407e:	183a      	adds	r2, r7, r0
 8014080:	6810      	ldr	r0, [r2, #0]
 8014082:	2208      	movs	r2, #8
 8014084:	f001 f981 	bl	801538a <_ux_utility_descriptor_parse>
                        UX_CONFIGURATION_DESCRIPTOR_ENTRIES,
                        (UCHAR *) &configuration_descriptor);

            /* Now we need to check the configuration value. It has
               to be the same as the one specified in the setup function.  */
            if (configuration_descriptor.bConfigurationValue == configuration_value)
 8014088:	193b      	adds	r3, r7, r4
 801408a:	691b      	ldr	r3, [r3, #16]
 801408c:	687a      	ldr	r2, [r7, #4]
 801408e:	429a      	cmp	r2, r3
 8014090:	d016      	beq.n	80140c0 <_ux_device_stack_configuration_set+0xec>
                /* The configuration is found. */
                break;
        }

        /* Adjust what is left of the device framework.  */
        device_framework_length -= descriptor_length;
 8014092:	21a8      	movs	r1, #168	@ 0xa8
 8014094:	187b      	adds	r3, r7, r1
 8014096:	681a      	ldr	r2, [r3, #0]
 8014098:	2088      	movs	r0, #136	@ 0x88
 801409a:	183b      	adds	r3, r7, r0
 801409c:	681b      	ldr	r3, [r3, #0]
 801409e:	1ad3      	subs	r3, r2, r3
 80140a0:	187a      	adds	r2, r7, r1
 80140a2:	6013      	str	r3, [r2, #0]
        /* Point to the next descriptor.  */
        device_framework += descriptor_length;
 80140a4:	21ac      	movs	r1, #172	@ 0xac
 80140a6:	187b      	adds	r3, r7, r1
 80140a8:	681a      	ldr	r2, [r3, #0]
 80140aa:	183b      	adds	r3, r7, r0
 80140ac:	681b      	ldr	r3, [r3, #0]
 80140ae:	18d3      	adds	r3, r2, r3
 80140b0:	187a      	adds	r2, r7, r1
 80140b2:	6013      	str	r3, [r2, #0]
    while (device_framework_length != 0)
 80140b4:	23a8      	movs	r3, #168	@ 0xa8
 80140b6:	18fb      	adds	r3, r7, r3
 80140b8:	681b      	ldr	r3, [r3, #0]
 80140ba:	2b00      	cmp	r3, #0
 80140bc:	d1cb      	bne.n	8014056 <_ux_device_stack_configuration_set+0x82>
 80140be:	e000      	b.n	80140c2 <_ux_device_stack_configuration_set+0xee>
                break;
 80140c0:	46c0      	nop			@ (mov r8, r8)
    }

    /* Configuration not found. */
    if (device_framework_length == 0 && configuration_value != 0)
 80140c2:	23a8      	movs	r3, #168	@ 0xa8
 80140c4:	18fb      	adds	r3, r7, r3
 80140c6:	681b      	ldr	r3, [r3, #0]
 80140c8:	2b00      	cmp	r3, #0
 80140ca:	d104      	bne.n	80140d6 <_ux_device_stack_configuration_set+0x102>
 80140cc:	687b      	ldr	r3, [r7, #4]
 80140ce:	2b00      	cmp	r3, #0
 80140d0:	d001      	beq.n	80140d6 <_ux_device_stack_configuration_set+0x102>
        return(UX_ERROR);
 80140d2:	23ff      	movs	r3, #255	@ 0xff
 80140d4:	e178      	b.n	80143c8 <_ux_device_stack_configuration_set+0x3f4>

    /* We unmount the configuration if there is previous configuration selected. */
    if (device -> ux_slave_device_configuration_selected)
 80140d6:	218c      	movs	r1, #140	@ 0x8c
 80140d8:	187b      	adds	r3, r7, r1
 80140da:	681b      	ldr	r3, [r3, #0]
 80140dc:	22cc      	movs	r2, #204	@ 0xcc
 80140de:	589b      	ldr	r3, [r3, r2]
 80140e0:	2b00      	cmp	r3, #0
 80140e2:	d038      	beq.n	8014156 <_ux_device_stack_configuration_set+0x182>
    {

        /* Get the pointer to the first interface.  */
        interface =  device -> ux_slave_device_first_interface;
 80140e4:	187b      	adds	r3, r7, r1
 80140e6:	681b      	ldr	r3, [r3, #0]
 80140e8:	22f0      	movs	r2, #240	@ 0xf0
 80140ea:	589b      	ldr	r3, [r3, r2]
 80140ec:	22a4      	movs	r2, #164	@ 0xa4
 80140ee:	18ba      	adds	r2, r7, r2
 80140f0:	6013      	str	r3, [r2, #0]

#if !defined(UX_DEVICE_INITIALIZE_FRAMEWORK_SCAN_DISABLE) || UX_MAX_DEVICE_INTERFACES > 1
        /* Deactivate all the interfaces if any.  */
        while (interface != UX_NULL)
 80140f2:	e02b      	b.n	801414c <_ux_device_stack_configuration_set+0x178>
        {
#endif
            /* Build all the fields of the Class Command.  */
            class_command.ux_slave_class_command_request =   UX_SLAVE_CLASS_COMMAND_DEACTIVATE;
 80140f4:	210c      	movs	r1, #12
 80140f6:	187b      	adds	r3, r7, r1
 80140f8:	2203      	movs	r2, #3
 80140fa:	601a      	str	r2, [r3, #0]
            class_command.ux_slave_class_command_interface =  (VOID *) interface;
 80140fc:	187b      	adds	r3, r7, r1
 80140fe:	20a4      	movs	r0, #164	@ 0xa4
 8014100:	183a      	adds	r2, r7, r0
 8014102:	6812      	ldr	r2, [r2, #0]
 8014104:	609a      	str	r2, [r3, #8]

            /* Get the pointer to the class container of this interface.  */
            class_inst =  interface -> ux_slave_interface_class;
 8014106:	183b      	adds	r3, r7, r0
 8014108:	681b      	ldr	r3, [r3, #0]
 801410a:	685b      	ldr	r3, [r3, #4]
 801410c:	2280      	movs	r2, #128	@ 0x80
 801410e:	18b8      	adds	r0, r7, r2
 8014110:	6003      	str	r3, [r0, #0]

            /* Store the class container. */
            class_command.ux_slave_class_command_class_ptr =  class_inst;
 8014112:	187b      	adds	r3, r7, r1
 8014114:	0010      	movs	r0, r2
 8014116:	18ba      	adds	r2, r7, r2
 8014118:	6812      	ldr	r2, [r2, #0]
 801411a:	621a      	str	r2, [r3, #32]

            /* If there is a class container for this instance, deactivate it.  */
            if (class_inst != UX_NULL)
 801411c:	0002      	movs	r2, r0
 801411e:	18bb      	adds	r3, r7, r2
 8014120:	681b      	ldr	r3, [r3, #0]
 8014122:	2b00      	cmp	r3, #0
 8014124:	d005      	beq.n	8014132 <_ux_device_stack_configuration_set+0x15e>

                /* Call the class with the DEACTIVATE signal.  */
                class_inst -> ux_slave_class_entry_function(&class_command);
 8014126:	18bb      	adds	r3, r7, r2
 8014128:	681b      	ldr	r3, [r3, #0]
 801412a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 801412c:	187a      	adds	r2, r7, r1
 801412e:	0010      	movs	r0, r2
 8014130:	4798      	blx	r3

#if !defined(UX_DEVICE_INITIALIZE_FRAMEWORK_SCAN_DISABLE) || UX_MAX_DEVICE_INTERFACES > 1
            /* Get the next interface.  */
            next_interface =  interface -> ux_slave_interface_next_interface;
 8014132:	24a4      	movs	r4, #164	@ 0xa4
 8014134:	193b      	adds	r3, r7, r4
 8014136:	681b      	ldr	r3, [r3, #0]
 8014138:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 801413a:	67fb      	str	r3, [r7, #124]	@ 0x7c
#endif

            /* Remove the interface and all endpoints associated with it.  */
            _ux_device_stack_interface_delete(interface);
 801413c:	193b      	adds	r3, r7, r4
 801413e:	681b      	ldr	r3, [r3, #0]
 8014140:	0018      	movs	r0, r3
 8014142:	f000 fdf9 	bl	8014d38 <_ux_device_stack_interface_delete>

#if !defined(UX_DEVICE_INITIALIZE_FRAMEWORK_SCAN_DISABLE) || UX_MAX_DEVICE_INTERFACES > 1
            /* Now we refresh the interface pointer.  */
            interface =  next_interface;
 8014146:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8014148:	193a      	adds	r2, r7, r4
 801414a:	6013      	str	r3, [r2, #0]
        while (interface != UX_NULL)
 801414c:	23a4      	movs	r3, #164	@ 0xa4
 801414e:	18fb      	adds	r3, r7, r3
 8014150:	681b      	ldr	r3, [r3, #0]
 8014152:	2b00      	cmp	r3, #0
 8014154:	d1ce      	bne.n	80140f4 <_ux_device_stack_configuration_set+0x120>
#endif

    }

    /* No configuration is selected.  */
    device -> ux_slave_device_configuration_selected =  0;
 8014156:	208c      	movs	r0, #140	@ 0x8c
 8014158:	183b      	adds	r3, r7, r0
 801415a:	681b      	ldr	r3, [r3, #0]
 801415c:	22cc      	movs	r2, #204	@ 0xcc
 801415e:	2100      	movs	r1, #0
 8014160:	5099      	str	r1, [r3, r2]

    /* Mark the device as attached now. */
    device -> ux_slave_device_state =  UX_DEVICE_ATTACHED;
 8014162:	183b      	adds	r3, r7, r0
 8014164:	681b      	ldr	r3, [r3, #0]
 8014166:	2201      	movs	r2, #1
 8014168:	601a      	str	r2, [r3, #0]

    /* The DCD needs to update the device state too.  */
    dcd -> ux_slave_dcd_function(dcd, UX_DCD_CHANGE_STATE, (VOID *) UX_DEVICE_ATTACHED);
 801416a:	2290      	movs	r2, #144	@ 0x90
 801416c:	18bb      	adds	r3, r7, r2
 801416e:	681b      	ldr	r3, [r3, #0]
 8014170:	699b      	ldr	r3, [r3, #24]
 8014172:	18ba      	adds	r2, r7, r2
 8014174:	6810      	ldr	r0, [r2, #0]
 8014176:	2201      	movs	r2, #1
 8014178:	2113      	movs	r1, #19
 801417a:	4798      	blx	r3

    /* If the host tries to unconfigure, we are done. */
    if (configuration_value == 0)
 801417c:	687b      	ldr	r3, [r7, #4]
 801417e:	2b00      	cmp	r3, #0
 8014180:	d101      	bne.n	8014186 <_ux_device_stack_configuration_set+0x1b2>
        return(UX_SUCCESS);
 8014182:	2300      	movs	r3, #0
 8014184:	e120      	b.n	80143c8 <_ux_device_stack_configuration_set+0x3f4>

    /* Memorize the configuration selected.  */
    device -> ux_slave_device_configuration_selected =  configuration_value;
 8014186:	208c      	movs	r0, #140	@ 0x8c
 8014188:	183b      	adds	r3, r7, r0
 801418a:	681b      	ldr	r3, [r3, #0]
 801418c:	21cc      	movs	r1, #204	@ 0xcc
 801418e:	687a      	ldr	r2, [r7, #4]
 8014190:	505a      	str	r2, [r3, r1]
    /* We have found the configuration value requested by the host.
       Create the configuration descriptor and attach it to the device.  */
    _ux_utility_descriptor_parse(device_framework,
                _ux_system_configuration_descriptor_structure,
                UX_CONFIGURATION_DESCRIPTOR_ENTRIES,
                (UCHAR *) &device -> ux_slave_device_configuration_descriptor);
 8014192:	183b      	adds	r3, r7, r0
 8014194:	681b      	ldr	r3, [r3, #0]
 8014196:	33d0      	adds	r3, #208	@ 0xd0
    _ux_utility_descriptor_parse(device_framework,
 8014198:	495b      	ldr	r1, [pc, #364]	@ (8014308 <_ux_device_stack_configuration_set+0x334>)
 801419a:	22ac      	movs	r2, #172	@ 0xac
 801419c:	18ba      	adds	r2, r7, r2
 801419e:	6810      	ldr	r0, [r2, #0]
 80141a0:	2208      	movs	r2, #8
 80141a2:	f001 f8f2 	bl	801538a <_ux_utility_descriptor_parse>

    /* Configuration character D6 is for Self-powered */
    _ux_system_slave -> ux_system_slave_power_state = (configuration_descriptor.bmAttributes & 0x40) ? UX_DEVICE_SELF_POWERED : UX_DEVICE_BUS_POWERED;
 80141a6:	235c      	movs	r3, #92	@ 0x5c
 80141a8:	18fb      	adds	r3, r7, r3
 80141aa:	699b      	ldr	r3, [r3, #24]
 80141ac:	2240      	movs	r2, #64	@ 0x40
 80141ae:	4013      	ands	r3, r2
 80141b0:	d001      	beq.n	80141b6 <_ux_device_stack_configuration_set+0x1e2>
 80141b2:	2202      	movs	r2, #2
 80141b4:	e000      	b.n	80141b8 <_ux_device_stack_configuration_set+0x1e4>
 80141b6:	2201      	movs	r2, #1
 80141b8:	4b52      	ldr	r3, [pc, #328]	@ (8014304 <_ux_device_stack_configuration_set+0x330>)
 80141ba:	6819      	ldr	r1, [r3, #0]
 80141bc:	23d0      	movs	r3, #208	@ 0xd0
 80141be:	005b      	lsls	r3, r3, #1
 80141c0:	50ca      	str	r2, [r1, r3]

    /* Configuration character D5 is for Remote Wakeup */
    _ux_system_slave -> ux_system_slave_remote_wakeup_capability = (configuration_descriptor.bmAttributes & 0x20) ? UX_TRUE : UX_FALSE;
 80141c2:	205c      	movs	r0, #92	@ 0x5c
 80141c4:	183b      	adds	r3, r7, r0
 80141c6:	699b      	ldr	r3, [r3, #24]
 80141c8:	0959      	lsrs	r1, r3, #5
 80141ca:	4b4e      	ldr	r3, [pc, #312]	@ (8014304 <_ux_device_stack_configuration_set+0x330>)
 80141cc:	681a      	ldr	r2, [r3, #0]
 80141ce:	2301      	movs	r3, #1
 80141d0:	4019      	ands	r1, r3
 80141d2:	23d2      	movs	r3, #210	@ 0xd2
 80141d4:	005b      	lsls	r3, r3, #1
 80141d6:	50d1      	str	r1, [r2, r3]

    /* Search only in current configuration */
    device_framework_length =  configuration_descriptor.wTotalLength;
 80141d8:	183b      	adds	r3, r7, r0
 80141da:	689b      	ldr	r3, [r3, #8]
 80141dc:	22a8      	movs	r2, #168	@ 0xa8
 80141de:	18ba      	adds	r2, r7, r2
 80141e0:	6013      	str	r3, [r2, #0]

    /*  We need to scan all the interface descriptors following this
        configuration descriptor and enable all endpoints associated
        with the default alternate setting of each interface.  */
    while (device_framework_length != 0)
 80141e2:	e0dc      	b.n	801439e <_ux_device_stack_configuration_set+0x3ca>
    {

        /* Get the length of the current descriptor.  */
        descriptor_length =  (ULONG) *device_framework;
 80141e4:	21ac      	movs	r1, #172	@ 0xac
 80141e6:	187b      	adds	r3, r7, r1
 80141e8:	681b      	ldr	r3, [r3, #0]
 80141ea:	781b      	ldrb	r3, [r3, #0]
 80141ec:	2288      	movs	r2, #136	@ 0x88
 80141ee:	18ba      	adds	r2, r7, r2
 80141f0:	6013      	str	r3, [r2, #0]

        /* And its type.  */
        descriptor_type =  *(device_framework + 1);
 80141f2:	2087      	movs	r0, #135	@ 0x87
 80141f4:	183b      	adds	r3, r7, r0
 80141f6:	187a      	adds	r2, r7, r1
 80141f8:	6812      	ldr	r2, [r2, #0]
 80141fa:	7852      	ldrb	r2, [r2, #1]
 80141fc:	701a      	strb	r2, [r3, #0]

        /* Check if this is an interface association descriptor.  */
        if(descriptor_type == UX_INTERFACE_ASSOCIATION_DESCRIPTOR_ITEM)
 80141fe:	183b      	adds	r3, r7, r0
 8014200:	781b      	ldrb	r3, [r3, #0]
 8014202:	2b0b      	cmp	r3, #11
 8014204:	d111      	bne.n	801422a <_ux_device_stack_configuration_set+0x256>
        {

            /* Set the IAD flag.  */
            iad_flag = UX_TRUE;
 8014206:	2301      	movs	r3, #1
 8014208:	229c      	movs	r2, #156	@ 0x9c
 801420a:	18ba      	adds	r2, r7, r2
 801420c:	6013      	str	r3, [r2, #0]

            /* Get the first interface we have in the IAD. */
            iad_first_interface = (ULONG)  *(device_framework + 2);
 801420e:	187b      	adds	r3, r7, r1
 8014210:	681b      	ldr	r3, [r3, #0]
 8014212:	3302      	adds	r3, #2
 8014214:	781b      	ldrb	r3, [r3, #0]
 8014216:	2298      	movs	r2, #152	@ 0x98
 8014218:	18ba      	adds	r2, r7, r2
 801421a:	6013      	str	r3, [r2, #0]

            /* Get the number of interfaces we have in the IAD. */
            iad_number_interfaces = (ULONG)  *(device_framework + 3);
 801421c:	187b      	adds	r3, r7, r1
 801421e:	681b      	ldr	r3, [r3, #0]
 8014220:	3303      	adds	r3, #3
 8014222:	781b      	ldrb	r3, [r3, #0]
 8014224:	2294      	movs	r2, #148	@ 0x94
 8014226:	18ba      	adds	r2, r7, r2
 8014228:	6013      	str	r3, [r2, #0]
        }

        /* Check if this is an interface descriptor.  */
        if(descriptor_type == UX_INTERFACE_DESCRIPTOR_ITEM)
 801422a:	2387      	movs	r3, #135	@ 0x87
 801422c:	18fb      	adds	r3, r7, r3
 801422e:	781b      	ldrb	r3, [r3, #0]
 8014230:	2b04      	cmp	r3, #4
 8014232:	d000      	beq.n	8014236 <_ux_device_stack_configuration_set+0x262>
 8014234:	e0a2      	b.n	801437c <_ux_device_stack_configuration_set+0x3a8>
        {

            /* Parse the descriptor in something more readable.  */
            _ux_utility_descriptor_parse(device_framework,
 8014236:	2438      	movs	r4, #56	@ 0x38
 8014238:	193b      	adds	r3, r7, r4
 801423a:	4934      	ldr	r1, [pc, #208]	@ (801430c <_ux_device_stack_configuration_set+0x338>)
 801423c:	22ac      	movs	r2, #172	@ 0xac
 801423e:	18ba      	adds	r2, r7, r2
 8014240:	6810      	ldr	r0, [r2, #0]
 8014242:	2209      	movs	r2, #9
 8014244:	f001 f8a1 	bl	801538a <_ux_utility_descriptor_parse>
                        UX_INTERFACE_DESCRIPTOR_ENTRIES,
                        (UCHAR *) &interface_descriptor);

            /* If the alternate setting is 0 for this interface, we need to
               memorize its class association and start it.  */
            if (interface_descriptor.bAlternateSetting == 0)
 8014248:	193b      	adds	r3, r7, r4
 801424a:	68db      	ldr	r3, [r3, #12]
 801424c:	2b00      	cmp	r3, #0
 801424e:	d000      	beq.n	8014252 <_ux_device_stack_configuration_set+0x27e>
 8014250:	e094      	b.n	801437c <_ux_device_stack_configuration_set+0x3a8>
            {

                /* Are we in a IAD scenario ? */
                if (iad_flag == UX_TRUE)
 8014252:	239c      	movs	r3, #156	@ 0x9c
 8014254:	18fb      	adds	r3, r7, r3
 8014256:	681b      	ldr	r3, [r3, #0]
 8014258:	2b01      	cmp	r3, #1
 801425a:	d159      	bne.n	8014310 <_ux_device_stack_configuration_set+0x33c>
                {

                    /* Check if this is the first interface from the IAD. In this case,
                       we need to match a class to this interface.  */
                    if (interface_descriptor.bInterfaceNumber == iad_first_interface)
 801425c:	193b      	adds	r3, r7, r4
 801425e:	689b      	ldr	r3, [r3, #8]
 8014260:	2298      	movs	r2, #152	@ 0x98
 8014262:	18ba      	adds	r2, r7, r2
 8014264:	6812      	ldr	r2, [r2, #0]
 8014266:	429a      	cmp	r2, r3
 8014268:	d130      	bne.n	80142cc <_ux_device_stack_configuration_set+0x2f8>
                    {

                        /* First interface. Scan the list of classes to find a match.  */
                        class_inst =  _ux_system_slave -> ux_system_slave_class_array;
 801426a:	4b26      	ldr	r3, [pc, #152]	@ (8014304 <_ux_device_stack_configuration_set+0x330>)
 801426c:	681a      	ldr	r2, [r3, #0]
 801426e:	23ac      	movs	r3, #172	@ 0xac
 8014270:	005b      	lsls	r3, r3, #1
 8014272:	58d3      	ldr	r3, [r2, r3]
 8014274:	2180      	movs	r1, #128	@ 0x80
 8014276:	187a      	adds	r2, r7, r1
 8014278:	6013      	str	r3, [r2, #0]
                        for (class_index = 0; class_index < _ux_system_slave -> ux_system_slave_max_class; class_index++)
                        {
#endif

                            /* Check if this class driver is used.  */
                            if (class_inst -> ux_slave_class_status == UX_USED)
 801427a:	187b      	adds	r3, r7, r1
 801427c:	681b      	ldr	r3, [r3, #0]
 801427e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8014280:	2b01      	cmp	r3, #1
 8014282:	d130      	bne.n	80142e6 <_ux_device_stack_configuration_set+0x312>
                            {

                                /* Check if this is the same interface for the same configuration. */
                                if ((interface_descriptor.bInterfaceNumber == class_inst -> ux_slave_class_interface_number) &&
 8014284:	193b      	adds	r3, r7, r4
 8014286:	689a      	ldr	r2, [r3, #8]
 8014288:	0008      	movs	r0, r1
 801428a:	187b      	adds	r3, r7, r1
 801428c:	6819      	ldr	r1, [r3, #0]
 801428e:	2384      	movs	r3, #132	@ 0x84
 8014290:	005b      	lsls	r3, r3, #1
 8014292:	58cb      	ldr	r3, [r1, r3]
 8014294:	429a      	cmp	r2, r3
 8014296:	d126      	bne.n	80142e6 <_ux_device_stack_configuration_set+0x312>
                                    (configuration_value == class_inst -> ux_slave_class_configuration_number))
 8014298:	0001      	movs	r1, r0
 801429a:	187b      	adds	r3, r7, r1
 801429c:	681a      	ldr	r2, [r3, #0]
 801429e:	2386      	movs	r3, #134	@ 0x86
 80142a0:	005b      	lsls	r3, r3, #1
 80142a2:	58d3      	ldr	r3, [r2, r3]
                                if ((interface_descriptor.bInterfaceNumber == class_inst -> ux_slave_class_interface_number) &&
 80142a4:	687a      	ldr	r2, [r7, #4]
 80142a6:	429a      	cmp	r2, r3
 80142a8:	d11d      	bne.n	80142e6 <_ux_device_stack_configuration_set+0x312>
                                {

                                    /* Memorize the class in the class/interface array.  */
                                    _ux_system_slave -> ux_system_slave_interface_class_array[interface_descriptor.bInterfaceNumber] = class_inst;
 80142aa:	4b16      	ldr	r3, [pc, #88]	@ (8014304 <_ux_device_stack_configuration_set+0x330>)
 80142ac:	681a      	ldr	r2, [r3, #0]
 80142ae:	193b      	adds	r3, r7, r4
 80142b0:	689b      	ldr	r3, [r3, #8]
 80142b2:	3356      	adds	r3, #86	@ 0x56
 80142b4:	009b      	lsls	r3, r3, #2
 80142b6:	18d3      	adds	r3, r2, r3
 80142b8:	3304      	adds	r3, #4
 80142ba:	187a      	adds	r2, r7, r1
 80142bc:	6812      	ldr	r2, [r2, #0]
 80142be:	601a      	str	r2, [r3, #0]

                                    /* And again as the current class.  */
                                    current_class = class_inst;
 80142c0:	187b      	adds	r3, r7, r1
 80142c2:	681b      	ldr	r3, [r3, #0]
 80142c4:	22a0      	movs	r2, #160	@ 0xa0
 80142c6:	18ba      	adds	r2, r7, r2
 80142c8:	6013      	str	r3, [r2, #0]
 80142ca:	e00c      	b.n	80142e6 <_ux_device_stack_configuration_set+0x312>
#endif
                    }
                    else

                        /* Memorize the class in the class/interface array.  We use the current class. */
                        _ux_system_slave -> ux_system_slave_interface_class_array[interface_descriptor.bInterfaceNumber] = current_class;
 80142cc:	4b0d      	ldr	r3, [pc, #52]	@ (8014304 <_ux_device_stack_configuration_set+0x330>)
 80142ce:	681a      	ldr	r2, [r3, #0]
 80142d0:	2338      	movs	r3, #56	@ 0x38
 80142d2:	18fb      	adds	r3, r7, r3
 80142d4:	689b      	ldr	r3, [r3, #8]
 80142d6:	3356      	adds	r3, #86	@ 0x56
 80142d8:	009b      	lsls	r3, r3, #2
 80142da:	18d3      	adds	r3, r2, r3
 80142dc:	3304      	adds	r3, #4
 80142de:	22a0      	movs	r2, #160	@ 0xa0
 80142e0:	18ba      	adds	r2, r7, r2
 80142e2:	6812      	ldr	r2, [r2, #0]
 80142e4:	601a      	str	r2, [r3, #0]

                    /* Decrement the number of interfaces found in the same IAD.  */
                    iad_number_interfaces--;
 80142e6:	2294      	movs	r2, #148	@ 0x94
 80142e8:	18bb      	adds	r3, r7, r2
 80142ea:	681b      	ldr	r3, [r3, #0]
 80142ec:	3b01      	subs	r3, #1
 80142ee:	18b9      	adds	r1, r7, r2
 80142f0:	600b      	str	r3, [r1, #0]

                    /* If none are left, get out of the IAD state machine.  */
                    if (iad_number_interfaces == 0)
 80142f2:	18bb      	adds	r3, r7, r2
 80142f4:	681b      	ldr	r3, [r3, #0]
 80142f6:	2b00      	cmp	r3, #0
 80142f8:	d136      	bne.n	8014368 <_ux_device_stack_configuration_set+0x394>

                        /* We have exhausted the interfaces within the IAD.  */
                        iad_flag = UX_FALSE;
 80142fa:	2300      	movs	r3, #0
 80142fc:	229c      	movs	r2, #156	@ 0x9c
 80142fe:	18ba      	adds	r2, r7, r2
 8014300:	6013      	str	r3, [r2, #0]
 8014302:	e031      	b.n	8014368 <_ux_device_stack_configuration_set+0x394>
 8014304:	20004540 	.word	0x20004540
 8014308:	2000002c 	.word	0x2000002c
 801430c:	20000034 	.word	0x20000034
                }
                else
                {

                    /* First interface. Scan the list of classes to find a match.  */
                    class_inst =  _ux_system_slave -> ux_system_slave_class_array;
 8014310:	4b2f      	ldr	r3, [pc, #188]	@ (80143d0 <_ux_device_stack_configuration_set+0x3fc>)
 8014312:	681a      	ldr	r2, [r3, #0]
 8014314:	23ac      	movs	r3, #172	@ 0xac
 8014316:	005b      	lsls	r3, r3, #1
 8014318:	58d3      	ldr	r3, [r2, r3]
 801431a:	2180      	movs	r1, #128	@ 0x80
 801431c:	187a      	adds	r2, r7, r1
 801431e:	6013      	str	r3, [r2, #0]
                    for (class_index = 0; class_index < _ux_system_slave -> ux_system_slave_max_class; class_index++)
                    {
#endif

                        /* Check if this class driver is used.  */
                        if (class_inst -> ux_slave_class_status == UX_USED)
 8014320:	187b      	adds	r3, r7, r1
 8014322:	681b      	ldr	r3, [r3, #0]
 8014324:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8014326:	2b01      	cmp	r3, #1
 8014328:	d11e      	bne.n	8014368 <_ux_device_stack_configuration_set+0x394>
                        {

                            /* Check if this is the same interface for the same configuration. */
                            if ((interface_descriptor.bInterfaceNumber == class_inst -> ux_slave_class_interface_number) &&
 801432a:	2438      	movs	r4, #56	@ 0x38
 801432c:	193b      	adds	r3, r7, r4
 801432e:	689a      	ldr	r2, [r3, #8]
 8014330:	0008      	movs	r0, r1
 8014332:	187b      	adds	r3, r7, r1
 8014334:	6819      	ldr	r1, [r3, #0]
 8014336:	2384      	movs	r3, #132	@ 0x84
 8014338:	005b      	lsls	r3, r3, #1
 801433a:	58cb      	ldr	r3, [r1, r3]
 801433c:	429a      	cmp	r2, r3
 801433e:	d113      	bne.n	8014368 <_ux_device_stack_configuration_set+0x394>
                                    (configuration_value == class_inst -> ux_slave_class_configuration_number))
 8014340:	0001      	movs	r1, r0
 8014342:	187b      	adds	r3, r7, r1
 8014344:	681a      	ldr	r2, [r3, #0]
 8014346:	2386      	movs	r3, #134	@ 0x86
 8014348:	005b      	lsls	r3, r3, #1
 801434a:	58d3      	ldr	r3, [r2, r3]
                            if ((interface_descriptor.bInterfaceNumber == class_inst -> ux_slave_class_interface_number) &&
 801434c:	687a      	ldr	r2, [r7, #4]
 801434e:	429a      	cmp	r2, r3
 8014350:	d10a      	bne.n	8014368 <_ux_device_stack_configuration_set+0x394>
                            {

                                /* Memorize the class in the class/interface array.  */
                                _ux_system_slave -> ux_system_slave_interface_class_array[interface_descriptor.bInterfaceNumber] = class_inst;
 8014352:	4b1f      	ldr	r3, [pc, #124]	@ (80143d0 <_ux_device_stack_configuration_set+0x3fc>)
 8014354:	681a      	ldr	r2, [r3, #0]
 8014356:	193b      	adds	r3, r7, r4
 8014358:	689b      	ldr	r3, [r3, #8]
 801435a:	3356      	adds	r3, #86	@ 0x56
 801435c:	009b      	lsls	r3, r3, #2
 801435e:	18d3      	adds	r3, r2, r3
 8014360:	3304      	adds	r3, #4
 8014362:	187a      	adds	r2, r7, r1
 8014364:	6812      	ldr	r2, [r2, #0]
 8014366:	601a      	str	r2, [r3, #0]
                    }
#endif
                }

                /* Set the interface.  */
                _ux_device_stack_interface_set(device_framework, device_framework_length, 0);
 8014368:	23a8      	movs	r3, #168	@ 0xa8
 801436a:	18fb      	adds	r3, r7, r3
 801436c:	6819      	ldr	r1, [r3, #0]
 801436e:	23ac      	movs	r3, #172	@ 0xac
 8014370:	18fb      	adds	r3, r7, r3
 8014372:	681b      	ldr	r3, [r3, #0]
 8014374:	2200      	movs	r2, #0
 8014376:	0018      	movs	r0, r3
 8014378:	f000 fd26 	bl	8014dc8 <_ux_device_stack_interface_set>
            }
        }

        /* Adjust what is left of the device framework.  */
        device_framework_length -=  descriptor_length;
 801437c:	21a8      	movs	r1, #168	@ 0xa8
 801437e:	187b      	adds	r3, r7, r1
 8014380:	681a      	ldr	r2, [r3, #0]
 8014382:	2088      	movs	r0, #136	@ 0x88
 8014384:	183b      	adds	r3, r7, r0
 8014386:	681b      	ldr	r3, [r3, #0]
 8014388:	1ad3      	subs	r3, r2, r3
 801438a:	187a      	adds	r2, r7, r1
 801438c:	6013      	str	r3, [r2, #0]

        /* Point to the next descriptor.  */
        device_framework +=  descriptor_length;
 801438e:	21ac      	movs	r1, #172	@ 0xac
 8014390:	187b      	adds	r3, r7, r1
 8014392:	681a      	ldr	r2, [r3, #0]
 8014394:	183b      	adds	r3, r7, r0
 8014396:	681b      	ldr	r3, [r3, #0]
 8014398:	18d3      	adds	r3, r2, r3
 801439a:	187a      	adds	r2, r7, r1
 801439c:	6013      	str	r3, [r2, #0]
    while (device_framework_length != 0)
 801439e:	23a8      	movs	r3, #168	@ 0xa8
 80143a0:	18fb      	adds	r3, r7, r3
 80143a2:	681b      	ldr	r3, [r3, #0]
 80143a4:	2b00      	cmp	r3, #0
 80143a6:	d000      	beq.n	80143aa <_ux_device_stack_configuration_set+0x3d6>
 80143a8:	e71c      	b.n	80141e4 <_ux_device_stack_configuration_set+0x210>
    }

    /* Mark the device as configured now. */
    device -> ux_slave_device_state =  UX_DEVICE_CONFIGURED;
 80143aa:	238c      	movs	r3, #140	@ 0x8c
 80143ac:	18fb      	adds	r3, r7, r3
 80143ae:	681b      	ldr	r3, [r3, #0]
 80143b0:	2203      	movs	r2, #3
 80143b2:	601a      	str	r2, [r3, #0]

    /* The DCD needs to update the device state too.  */
    dcd -> ux_slave_dcd_function(dcd, UX_DCD_CHANGE_STATE, (VOID *) UX_DEVICE_CONFIGURED);
 80143b4:	2290      	movs	r2, #144	@ 0x90
 80143b6:	18bb      	adds	r3, r7, r2
 80143b8:	681b      	ldr	r3, [r3, #0]
 80143ba:	699b      	ldr	r3, [r3, #24]
 80143bc:	18ba      	adds	r2, r7, r2
 80143be:	6810      	ldr	r0, [r2, #0]
 80143c0:	2203      	movs	r2, #3
 80143c2:	2113      	movs	r1, #19
 80143c4:	4798      	blx	r3

    /* Configuration mounted. */
    return(UX_SUCCESS);
 80143c6:	2300      	movs	r3, #0
}
 80143c8:	0018      	movs	r0, r3
 80143ca:	46bd      	mov	sp, r7
 80143cc:	b02d      	add	sp, #180	@ 0xb4
 80143ce:	bd90      	pop	{r4, r7, pc}
 80143d0:	20004540 	.word	0x20004540

080143d4 <_ux_device_stack_control_request_process>:
/*                                            added printer support,      */
/*                                            resulting in version 6.1.10 */
/*                                                                        */
/**************************************************************************/
UINT  _ux_device_stack_control_request_process(UX_SLAVE_TRANSFER *transfer_request)
{
 80143d4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80143d6:	b09d      	sub	sp, #116	@ 0x74
 80143d8:	af02      	add	r7, sp, #8
 80143da:	6078      	str	r0, [r7, #4]
ULONG                       request;
ULONG                       request_value;
ULONG                       request_index;
ULONG                       request_length;
ULONG                       class_index;
UINT                        status =  UX_ERROR;
 80143dc:	23ff      	movs	r3, #255	@ 0xff
 80143de:	65fb      	str	r3, [r7, #92]	@ 0x5c
UX_SLAVE_ENDPOINT           *endpoint;
ULONG                       application_data_length;

    /* Get the pointer to the DCD.  */
    dcd =  &_ux_system_slave -> ux_system_slave_dcd;
 80143e0:	4ba2      	ldr	r3, [pc, #648]	@ (801466c <_ux_device_stack_control_request_process+0x298>)
 80143e2:	681b      	ldr	r3, [r3, #0]
 80143e4:	65bb      	str	r3, [r7, #88]	@ 0x58

    /* Get the pointer to the device.  */
    device =  &_ux_system_slave -> ux_system_slave_device;
 80143e6:	4ba1      	ldr	r3, [pc, #644]	@ (801466c <_ux_device_stack_control_request_process+0x298>)
 80143e8:	681b      	ldr	r3, [r3, #0]
 80143ea:	3320      	adds	r3, #32
 80143ec:	657b      	str	r3, [r7, #84]	@ 0x54

    /* Ensure that the Setup request has been received correctly.  */
    if (transfer_request -> ux_slave_transfer_request_completion_code == UX_SUCCESS)
 80143ee:	687b      	ldr	r3, [r7, #4]
 80143f0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80143f2:	2b00      	cmp	r3, #0
 80143f4:	d000      	beq.n	80143f8 <_ux_device_stack_control_request_process+0x24>
 80143f6:	e134      	b.n	8014662 <_ux_device_stack_control_request_process+0x28e>
    {

        /* Seems so far, the Setup request is valid. Extract all fields of
           the request.  */
        request_type   =   *transfer_request -> ux_slave_transfer_request_setup;
 80143f8:	687b      	ldr	r3, [r7, #4]
 80143fa:	2254      	movs	r2, #84	@ 0x54
 80143fc:	5c9b      	ldrb	r3, [r3, r2]
 80143fe:	667b      	str	r3, [r7, #100]	@ 0x64
        request        =   *(transfer_request -> ux_slave_transfer_request_setup + UX_SETUP_REQUEST);
 8014400:	687b      	ldr	r3, [r7, #4]
 8014402:	2255      	movs	r2, #85	@ 0x55
 8014404:	5c9b      	ldrb	r3, [r3, r2]
 8014406:	653b      	str	r3, [r7, #80]	@ 0x50
        request_value  =   _ux_utility_short_get(transfer_request -> ux_slave_transfer_request_setup + UX_SETUP_VALUE);
 8014408:	687b      	ldr	r3, [r7, #4]
 801440a:	3354      	adds	r3, #84	@ 0x54
 801440c:	3302      	adds	r3, #2
 801440e:	0018      	movs	r0, r3
 8014410:	f001 f844 	bl	801549c <_ux_utility_short_get>
 8014414:	0003      	movs	r3, r0
 8014416:	64fb      	str	r3, [r7, #76]	@ 0x4c
        request_index  =   _ux_utility_short_get(transfer_request -> ux_slave_transfer_request_setup + UX_SETUP_INDEX);
 8014418:	687b      	ldr	r3, [r7, #4]
 801441a:	3354      	adds	r3, #84	@ 0x54
 801441c:	3304      	adds	r3, #4
 801441e:	0018      	movs	r0, r3
 8014420:	f001 f83c 	bl	801549c <_ux_utility_short_get>
 8014424:	0003      	movs	r3, r0
 8014426:	64bb      	str	r3, [r7, #72]	@ 0x48
        request_length =   _ux_utility_short_get(transfer_request -> ux_slave_transfer_request_setup + UX_SETUP_LENGTH);
 8014428:	687b      	ldr	r3, [r7, #4]
 801442a:	3354      	adds	r3, #84	@ 0x54
 801442c:	3306      	adds	r3, #6
 801442e:	0018      	movs	r0, r3
 8014430:	f001 f834 	bl	801549c <_ux_utility_short_get>
 8014434:	0003      	movs	r3, r0
 8014436:	647b      	str	r3, [r7, #68]	@ 0x44

        /* Filter for GET_DESCRIPTOR/SET_DESCRIPTOR commands. If the descriptor to be returned is not a standard descriptor,
           treat the command as a CLASS command.  */
        if ((request == UX_GET_DESCRIPTOR || request == UX_SET_DESCRIPTOR) && (((request_value >> 8) & UX_REQUEST_TYPE) != UX_REQUEST_TYPE_STANDARD))
 8014438:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801443a:	2b06      	cmp	r3, #6
 801443c:	d002      	beq.n	8014444 <_ux_device_stack_control_request_process+0x70>
 801443e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8014440:	2b07      	cmp	r3, #7
 8014442:	d10c      	bne.n	801445e <_ux_device_stack_control_request_process+0x8a>
 8014444:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8014446:	0a1b      	lsrs	r3, r3, #8
 8014448:	2260      	movs	r2, #96	@ 0x60
 801444a:	4013      	ands	r3, r2
 801444c:	d007      	beq.n	801445e <_ux_device_stack_control_request_process+0x8a>
        {        

            /* This request is to be handled by the class layer.  */
            request_type &=  (UINT)~UX_REQUEST_TYPE;
 801444e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8014450:	2260      	movs	r2, #96	@ 0x60
 8014452:	4393      	bics	r3, r2
 8014454:	667b      	str	r3, [r7, #100]	@ 0x64
            request_type |= UX_REQUEST_TYPE_CLASS;
 8014456:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8014458:	2220      	movs	r2, #32
 801445a:	4313      	orrs	r3, r2
 801445c:	667b      	str	r3, [r7, #100]	@ 0x64
        }                   

        /* Check if there is a vendor registered function at the application layer.  If the request
           is VENDOR and the request match, pass the request to the application.  */
        if ((request_type & UX_REQUEST_TYPE) == UX_REQUEST_TYPE_VENDOR)
 801445e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8014460:	2260      	movs	r2, #96	@ 0x60
 8014462:	4013      	ands	r3, r2
 8014464:	2b40      	cmp	r3, #64	@ 0x40
 8014466:	d139      	bne.n	80144dc <_ux_device_stack_control_request_process+0x108>
        {

            /* Check the request demanded and compare it to the application registered one.  */
            if (request == _ux_system_slave -> ux_system_slave_device_vendor_request)
 8014468:	4b80      	ldr	r3, [pc, #512]	@ (801466c <_ux_device_stack_control_request_process+0x298>)
 801446a:	681a      	ldr	r2, [r3, #0]
 801446c:	23e2      	movs	r3, #226	@ 0xe2
 801446e:	005b      	lsls	r3, r3, #1
 8014470:	58d3      	ldr	r3, [r2, r3]
 8014472:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8014474:	429a      	cmp	r2, r3
 8014476:	d131      	bne.n	80144dc <_ux_device_stack_control_request_process+0x108>
            {

                /* This is a Microsoft extended function. It happens before the device is configured. 
                   The request is passed to the application directly.  */
                application_data_length = UX_SLAVE_REQUEST_CONTROL_MAX_LENGTH;
 8014478:	2380      	movs	r3, #128	@ 0x80
 801447a:	005b      	lsls	r3, r3, #1
 801447c:	60fb      	str	r3, [r7, #12]
                status = _ux_system_slave -> ux_system_slave_device_vendor_request_function(request, request_value, 
 801447e:	4b7b      	ldr	r3, [pc, #492]	@ (801466c <_ux_device_stack_control_request_process+0x298>)
 8014480:	681a      	ldr	r2, [r3, #0]
 8014482:	23e4      	movs	r3, #228	@ 0xe4
 8014484:	005b      	lsls	r3, r3, #1
 8014486:	58d4      	ldr	r4, [r2, r3]
 8014488:	687b      	ldr	r3, [r7, #4]
 801448a:	68db      	ldr	r3, [r3, #12]
 801448c:	6c7e      	ldr	r6, [r7, #68]	@ 0x44
 801448e:	6cbd      	ldr	r5, [r7, #72]	@ 0x48
 8014490:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 8014492:	6d38      	ldr	r0, [r7, #80]	@ 0x50
 8014494:	220c      	movs	r2, #12
 8014496:	18ba      	adds	r2, r7, r2
 8014498:	9201      	str	r2, [sp, #4]
 801449a:	9300      	str	r3, [sp, #0]
 801449c:	0033      	movs	r3, r6
 801449e:	002a      	movs	r2, r5
 80144a0:	47a0      	blx	r4
 80144a2:	0003      	movs	r3, r0
 80144a4:	65fb      	str	r3, [r7, #92]	@ 0x5c
                                                                                            request_index, request_length, 
                                                                                            transfer_request -> ux_slave_transfer_request_data_pointer,
                                                                                            &application_data_length);

                /* Check the status from the application.  */
                if (status == UX_SUCCESS)
 80144a6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80144a8:	2b00      	cmp	r3, #0
 80144aa:	d110      	bne.n	80144ce <_ux_device_stack_control_request_process+0xfa>
                {
                
                    /* Get the control endpoint associated with the device.  */
                    endpoint =  &device -> ux_slave_device_control_endpoint;
 80144ac:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80144ae:	333c      	adds	r3, #60	@ 0x3c
 80144b0:	643b      	str	r3, [r7, #64]	@ 0x40
    
                    /* Get the pointer to the transfer request associated with the control endpoint.  */
                    transfer_request =  &endpoint -> ux_slave_endpoint_transfer_request;
 80144b2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80144b4:	3330      	adds	r3, #48	@ 0x30
 80144b6:	607b      	str	r3, [r7, #4]
    
                    /* Set the direction to OUT.  */
                    transfer_request -> ux_slave_transfer_request_phase =  UX_TRANSFER_PHASE_DATA_OUT;
 80144b8:	687b      	ldr	r3, [r7, #4]
 80144ba:	2203      	movs	r2, #3
 80144bc:	629a      	str	r2, [r3, #40]	@ 0x28

                    /* Perform the data transfer.  */
                    _ux_device_stack_transfer_request(transfer_request, application_data_length, request_length);
 80144be:	68f9      	ldr	r1, [r7, #12]
 80144c0:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80144c2:	687b      	ldr	r3, [r7, #4]
 80144c4:	0018      	movs	r0, r3
 80144c6:	f000 fe9f 	bl	8015208 <_ux_device_stack_transfer_request>

                    /* We are done here.  */
                    return(UX_SUCCESS);
 80144ca:	2300      	movs	r3, #0
 80144cc:	e0ca      	b.n	8014664 <_ux_device_stack_control_request_process+0x290>
                }
                else
                {

                    /* The application did not like the vendor command format, stall the control endpoint.  */
                    _ux_device_stack_endpoint_stall(&device -> ux_slave_device_control_endpoint);
 80144ce:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80144d0:	333c      	adds	r3, #60	@ 0x3c
 80144d2:	0018      	movs	r0, r3
 80144d4:	f000 fb78 	bl	8014bc8 <_ux_device_stack_endpoint_stall>
                    
                    /* We are done here.  */
                    return(UX_SUCCESS);
 80144d8:	2300      	movs	r3, #0
 80144da:	e0c3      	b.n	8014664 <_ux_device_stack_control_request_process+0x290>
            }
        }

        /* Check the destination of the request. If the request is of type CLASS or VENDOR_SPECIFIC,
           the function has to be passed to the class layer.  */
        if (((request_type & UX_REQUEST_TYPE) == UX_REQUEST_TYPE_CLASS) ||
 80144dc:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80144de:	2260      	movs	r2, #96	@ 0x60
 80144e0:	4013      	ands	r3, r2
 80144e2:	2b20      	cmp	r3, #32
 80144e4:	d004      	beq.n	80144f0 <_ux_device_stack_control_request_process+0x11c>
            ((request_type & UX_REQUEST_TYPE) == UX_REQUEST_TYPE_VENDOR))
 80144e6:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80144e8:	2260      	movs	r2, #96	@ 0x60
 80144ea:	4013      	ands	r3, r2
        if (((request_type & UX_REQUEST_TYPE) == UX_REQUEST_TYPE_CLASS) ||
 80144ec:	2b40      	cmp	r3, #64	@ 0x40
 80144ee:	d152      	bne.n	8014596 <_ux_device_stack_control_request_process+0x1c2>
        {

            /* Build all the fields of the Class Command.  */
            class_command.ux_slave_class_command_request =  UX_SLAVE_CLASS_COMMAND_REQUEST;
 80144f0:	2310      	movs	r3, #16
 80144f2:	18fb      	adds	r3, r7, r3
 80144f4:	2204      	movs	r2, #4
 80144f6:	601a      	str	r2, [r3, #0]

            /* We need to find which class this request is for.  */
            for (class_index = 0; class_index < UX_MAX_SLAVE_INTERFACES; class_index ++)
 80144f8:	2300      	movs	r3, #0
 80144fa:	663b      	str	r3, [r7, #96]	@ 0x60
 80144fc:	e03c      	b.n	8014578 <_ux_device_stack_control_request_process+0x1a4>
            {

                /* Get the class for the interface.  */
                class =  _ux_system_slave -> ux_system_slave_interface_class_array[class_index];
 80144fe:	4b5b      	ldr	r3, [pc, #364]	@ (801466c <_ux_device_stack_control_request_process+0x298>)
 8014500:	681a      	ldr	r2, [r3, #0]
 8014502:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8014504:	3356      	adds	r3, #86	@ 0x56
 8014506:	009b      	lsls	r3, r3, #2
 8014508:	18d3      	adds	r3, r2, r3
 801450a:	3304      	adds	r3, #4
 801450c:	681b      	ldr	r3, [r3, #0]
 801450e:	63fb      	str	r3, [r7, #60]	@ 0x3c

                /* If class is not ready, try next.  */
                if (class == UX_NULL)
 8014510:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8014512:	2b00      	cmp	r3, #0
 8014514:	d02a      	beq.n	801456c <_ux_device_stack_control_request_process+0x198>
                    continue;

                /* Is the request target to an interface?  */
                if ((request_type & UX_REQUEST_TARGET) == UX_REQUEST_TARGET_INTERFACE)
 8014516:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8014518:	2203      	movs	r2, #3
 801451a:	4013      	ands	r3, r2
 801451c:	2b01      	cmp	r3, #1
 801451e:	d116      	bne.n	801454e <_ux_device_stack_control_request_process+0x17a>
                       the request is for. So if the current index does not match 
                       the request index, we should go to the next one.  */
                    /* For printer class (0x07) GET_DEVICE_ID (0x00) the high byte of 
                       wIndex is interface index (for recommended index sequence the interface
                       number is same as interface index inside configuration).  */
                    if (((request_index & 0xFF) != class_index) ||
 8014520:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8014522:	22ff      	movs	r2, #255	@ 0xff
 8014524:	4013      	ands	r3, r2
 8014526:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8014528:	429a      	cmp	r2, r3
 801452a:	d121      	bne.n	8014570 <_ux_device_stack_control_request_process+0x19c>
                        ((class -> ux_slave_class_interface -> ux_slave_interface_descriptor.bInterfaceClass == 0x07) &&
 801452c:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 801452e:	2388      	movs	r3, #136	@ 0x88
 8014530:	005b      	lsls	r3, r3, #1
 8014532:	58d3      	ldr	r3, [r2, r3]
 8014534:	6a1b      	ldr	r3, [r3, #32]
                    if (((request_index & 0xFF) != class_index) ||
 8014536:	2b07      	cmp	r3, #7
 8014538:	d109      	bne.n	801454e <_ux_device_stack_control_request_process+0x17a>
                        ((class -> ux_slave_class_interface -> ux_slave_interface_descriptor.bInterfaceClass == 0x07) &&
 801453a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801453c:	2b00      	cmp	r3, #0
 801453e:	d106      	bne.n	801454e <_ux_device_stack_control_request_process+0x17a>
                         (request == 0x00) &&
                         *(transfer_request -> ux_slave_transfer_request_setup + UX_SETUP_INDEX + 1) != class_index))
 8014540:	687b      	ldr	r3, [r7, #4]
 8014542:	2259      	movs	r2, #89	@ 0x59
 8014544:	5c9b      	ldrb	r3, [r3, r2]
 8014546:	001a      	movs	r2, r3
                         (request == 0x00) &&
 8014548:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 801454a:	4293      	cmp	r3, r2
 801454c:	d110      	bne.n	8014570 <_ux_device_stack_control_request_process+0x19c>
                        continue;
                }

                /* Memorize the class in the command.  */
                class_command.ux_slave_class_command_class_ptr = class;
 801454e:	2110      	movs	r1, #16
 8014550:	187b      	adds	r3, r7, r1
 8014552:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8014554:	621a      	str	r2, [r3, #32]

                /* We have found a potential candidate. Call this registered class entry function.  */
                status = class -> ux_slave_class_entry_function(&class_command);
 8014556:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8014558:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 801455a:	187a      	adds	r2, r7, r1
 801455c:	0010      	movs	r0, r2
 801455e:	4798      	blx	r3
 8014560:	0003      	movs	r3, r0
 8014562:	65fb      	str	r3, [r7, #92]	@ 0x5c

                /* The status simply tells us if the registered class handled the 
                   command - if there was an issue processing the command, it would've 
                   stalled the control endpoint, notifying the host (and not us).  */
                if (status == UX_SUCCESS)
 8014564:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8014566:	2b00      	cmp	r3, #0
 8014568:	d00a      	beq.n	8014580 <_ux_device_stack_control_request_process+0x1ac>
 801456a:	e002      	b.n	8014572 <_ux_device_stack_control_request_process+0x19e>
                    continue;
 801456c:	46c0      	nop			@ (mov r8, r8)
 801456e:	e000      	b.n	8014572 <_ux_device_stack_control_request_process+0x19e>
                        continue;
 8014570:	46c0      	nop			@ (mov r8, r8)
            for (class_index = 0; class_index < UX_MAX_SLAVE_INTERFACES; class_index ++)
 8014572:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8014574:	3301      	adds	r3, #1
 8014576:	663b      	str	r3, [r7, #96]	@ 0x60
 8014578:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 801457a:	2b0f      	cmp	r3, #15
 801457c:	d9bf      	bls.n	80144fe <_ux_device_stack_control_request_process+0x12a>
 801457e:	e000      	b.n	8014582 <_ux_device_stack_control_request_process+0x1ae>

                    /* We are done, break the loop!  */
                    break;
 8014580:	46c0      	nop			@ (mov r8, r8)

                /* Not handled, try next.  */
            }

            /* If no class handled the command, then we have an error here.  */
            if (status != UX_SUCCESS)
 8014582:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8014584:	2b00      	cmp	r3, #0
 8014586:	d004      	beq.n	8014592 <_ux_device_stack_control_request_process+0x1be>

                /* We stall the command (request not supported).  */
                _ux_device_stack_endpoint_stall(&device -> ux_slave_device_control_endpoint);
 8014588:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 801458a:	333c      	adds	r3, #60	@ 0x3c
 801458c:	0018      	movs	r0, r3
 801458e:	f000 fb1b 	bl	8014bc8 <_ux_device_stack_endpoint_stall>

            /* We are done for class/vendor request.  */
            return(status);
 8014592:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8014594:	e066      	b.n	8014664 <_ux_device_stack_control_request_process+0x290>
        }

        /* At this point, the request must be a standard request that the device stack should handle.  */
        switch (request)
 8014596:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8014598:	2b0c      	cmp	r3, #12
 801459a:	d857      	bhi.n	801464c <_ux_device_stack_control_request_process+0x278>
 801459c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801459e:	009a      	lsls	r2, r3, #2
 80145a0:	4b33      	ldr	r3, [pc, #204]	@ (8014670 <_ux_device_stack_control_request_process+0x29c>)
 80145a2:	18d3      	adds	r3, r2, r3
 80145a4:	681b      	ldr	r3, [r3, #0]
 80145a6:	469f      	mov	pc, r3
        {

        case UX_GET_STATUS:

            status =  _ux_device_stack_get_status(request_type, request_index, request_length);
 80145a8:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80145aa:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 80145ac:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80145ae:	0018      	movs	r0, r3
 80145b0:	f000 fb40 	bl	8014c34 <_ux_device_stack_get_status>
 80145b4:	0003      	movs	r3, r0
 80145b6:	65fb      	str	r3, [r7, #92]	@ 0x5c
            break;
 80145b8:	e04b      	b.n	8014652 <_ux_device_stack_control_request_process+0x27e>

        case UX_CLEAR_FEATURE:

            status =  _ux_device_stack_clear_feature(request_type, request_value, request_index);
 80145ba:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80145bc:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 80145be:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80145c0:	0018      	movs	r0, r3
 80145c2:	f7ff fc81 	bl	8013ec8 <_ux_device_stack_clear_feature>
 80145c6:	0003      	movs	r3, r0
 80145c8:	65fb      	str	r3, [r7, #92]	@ 0x5c
            break;
 80145ca:	e042      	b.n	8014652 <_ux_device_stack_control_request_process+0x27e>

        case UX_SET_FEATURE:

            status =  _ux_device_stack_set_feature(request_type, request_value, request_index);
 80145cc:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80145ce:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 80145d0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80145d2:	0018      	movs	r0, r3
 80145d4:	f000 fd70 	bl	80150b8 <_ux_device_stack_set_feature>
 80145d8:	0003      	movs	r3, r0
 80145da:	65fb      	str	r3, [r7, #92]	@ 0x5c
            break;
 80145dc:	e039      	b.n	8014652 <_ux_device_stack_control_request_process+0x27e>

        case UX_SET_ADDRESS:
        
            /* Memorize the address. Some controllers memorize the address here. Some don't.  */
            dcd -> ux_slave_dcd_device_address =  request_value;
 80145de:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80145e0:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80145e2:	615a      	str	r2, [r3, #20]

            /* Force the new address.  */
            status =  dcd -> ux_slave_dcd_function(dcd, UX_DCD_SET_DEVICE_ADDRESS, (VOID *) (ALIGN_TYPE) request_value);
 80145e4:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80145e6:	699b      	ldr	r3, [r3, #24]
 80145e8:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80145ea:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 80145ec:	2111      	movs	r1, #17
 80145ee:	4798      	blx	r3
 80145f0:	0003      	movs	r3, r0
 80145f2:	65fb      	str	r3, [r7, #92]	@ 0x5c
            break;
 80145f4:	e02d      	b.n	8014652 <_ux_device_stack_control_request_process+0x27e>

        case UX_GET_DESCRIPTOR:

            status =  _ux_device_stack_descriptor_send(request_value, request_index, request_length);
 80145f6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80145f8:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 80145fa:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80145fc:	0018      	movs	r0, r3
 80145fe:	f000 f839 	bl	8014674 <_ux_device_stack_descriptor_send>
 8014602:	0003      	movs	r3, r0
 8014604:	65fb      	str	r3, [r7, #92]	@ 0x5c
            break;
 8014606:	e024      	b.n	8014652 <_ux_device_stack_control_request_process+0x27e>

        case UX_SET_DESCRIPTOR:

            status = UX_FUNCTION_NOT_SUPPORTED;
 8014608:	2354      	movs	r3, #84	@ 0x54
 801460a:	65fb      	str	r3, [r7, #92]	@ 0x5c
            break;
 801460c:	e021      	b.n	8014652 <_ux_device_stack_control_request_process+0x27e>

        case UX_GET_CONFIGURATION:

            status =  _ux_device_stack_configuration_get();
 801460e:	f7ff fcbb 	bl	8013f88 <_ux_device_stack_configuration_get>
 8014612:	0003      	movs	r3, r0
 8014614:	65fb      	str	r3, [r7, #92]	@ 0x5c
            break;
 8014616:	e01c      	b.n	8014652 <_ux_device_stack_control_request_process+0x27e>

        case UX_SET_CONFIGURATION:

            status =  _ux_device_stack_configuration_set(request_value);
 8014618:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801461a:	0018      	movs	r0, r3
 801461c:	f7ff fcda 	bl	8013fd4 <_ux_device_stack_configuration_set>
 8014620:	0003      	movs	r3, r0
 8014622:	65fb      	str	r3, [r7, #92]	@ 0x5c
            break;
 8014624:	e015      	b.n	8014652 <_ux_device_stack_control_request_process+0x27e>

        case UX_GET_INTERFACE:

            status =  _ux_device_stack_alternate_setting_get(request_index);
 8014626:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8014628:	0018      	movs	r0, r3
 801462a:	f7ff f983 	bl	8013934 <_ux_device_stack_alternate_setting_get>
 801462e:	0003      	movs	r3, r0
 8014630:	65fb      	str	r3, [r7, #92]	@ 0x5c
            break;
 8014632:	e00e      	b.n	8014652 <_ux_device_stack_control_request_process+0x27e>
                
        case UX_SET_INTERFACE:

            status =  _ux_device_stack_alternate_setting_set(request_index,request_value);
 8014634:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8014636:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8014638:	0011      	movs	r1, r2
 801463a:	0018      	movs	r0, r3
 801463c:	f7ff f9ba 	bl	80139b4 <_ux_device_stack_alternate_setting_set>
 8014640:	0003      	movs	r3, r0
 8014642:	65fb      	str	r3, [r7, #92]	@ 0x5c
            break;
 8014644:	e005      	b.n	8014652 <_ux_device_stack_control_request_process+0x27e>
                

        case UX_SYNCH_FRAME:

            status = UX_SUCCESS;
 8014646:	2300      	movs	r3, #0
 8014648:	65fb      	str	r3, [r7, #92]	@ 0x5c
            break;
 801464a:	e002      	b.n	8014652 <_ux_device_stack_control_request_process+0x27e>

        default :

            status = UX_FUNCTION_NOT_SUPPORTED;
 801464c:	2354      	movs	r3, #84	@ 0x54
 801464e:	65fb      	str	r3, [r7, #92]	@ 0x5c
            break;
 8014650:	46c0      	nop			@ (mov r8, r8)
        }

        if (status != UX_SUCCESS)
 8014652:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8014654:	2b00      	cmp	r3, #0
 8014656:	d004      	beq.n	8014662 <_ux_device_stack_control_request_process+0x28e>

            /* Stall the control endpoint to issue protocol error. */
            _ux_device_stack_endpoint_stall(&device -> ux_slave_device_control_endpoint);
 8014658:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 801465a:	333c      	adds	r3, #60	@ 0x3c
 801465c:	0018      	movs	r0, r3
 801465e:	f000 fab3 	bl	8014bc8 <_ux_device_stack_endpoint_stall>
    }

    /* Return the function status.  */
    return(status);
 8014662:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
}
 8014664:	0018      	movs	r0, r3
 8014666:	46bd      	mov	sp, r7
 8014668:	b01b      	add	sp, #108	@ 0x6c
 801466a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801466c:	20004540 	.word	0x20004540
 8014670:	08016a4c 	.word	0x08016a4c

08014674 <_ux_device_stack_descriptor_send>:
/*                                            added BOS support,          */
/*                                            resulting in version 6.1.3  */
/*                                                                        */
/**************************************************************************/
UINT  _ux_device_stack_descriptor_send(ULONG descriptor_type, ULONG request_index, ULONG host_length)
{
 8014674:	b590      	push	{r4, r7, lr}
 8014676:	b0a3      	sub	sp, #140	@ 0x8c
 8014678:	af00      	add	r7, sp, #0
 801467a:	60f8      	str	r0, [r7, #12]
 801467c:	60b9      	str	r1, [r7, #8]
 801467e:	607a      	str	r2, [r7, #4]
UCHAR                           *device_framework;
UCHAR                           *device_framework_end;
ULONG                           device_framework_length;
ULONG                           descriptor_length;
ULONG                           target_descriptor_length;
UINT                            status =  UX_ERROR;
 8014680:	23ff      	movs	r3, #255	@ 0xff
 8014682:	673b      	str	r3, [r7, #112]	@ 0x70

    /* If trace is enabled, insert this event into the trace buffer.  */
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_DEVICE_STACK_DESCRIPTOR_SEND, descriptor_type, request_index, 0, 0, UX_TRACE_DEVICE_STACK_EVENTS, 0, 0)

    /* Get the pointer to the DCD.  */
    dcd =  &_ux_system_slave -> ux_system_slave_dcd;
 8014684:	4bde      	ldr	r3, [pc, #888]	@ (8014a00 <_ux_device_stack_descriptor_send+0x38c>)
 8014686:	681b      	ldr	r3, [r3, #0]
 8014688:	65fb      	str	r3, [r7, #92]	@ 0x5c

    /* Get the pointer to the device.  */
    device =  &_ux_system_slave -> ux_system_slave_device;
 801468a:	4bdd      	ldr	r3, [pc, #884]	@ (8014a00 <_ux_device_stack_descriptor_send+0x38c>)
 801468c:	681b      	ldr	r3, [r3, #0]
 801468e:	3320      	adds	r3, #32
 8014690:	65bb      	str	r3, [r7, #88]	@ 0x58

    /* Get the control endpoint associated with the device.  */
    endpoint =  &device -> ux_slave_device_control_endpoint;
 8014692:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8014694:	333c      	adds	r3, #60	@ 0x3c
 8014696:	657b      	str	r3, [r7, #84]	@ 0x54

    /* Get the pointer to the transfer request associated with the endpoint.  */
    transfer_request =  &endpoint -> ux_slave_endpoint_transfer_request;
 8014698:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 801469a:	3330      	adds	r3, #48	@ 0x30
 801469c:	653b      	str	r3, [r7, #80]	@ 0x50

    /* Set the direction to OUT.  */
    transfer_request -> ux_slave_transfer_request_phase =  UX_TRANSFER_PHASE_DATA_OUT;
 801469e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80146a0:	2203      	movs	r2, #3
 80146a2:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Isolate the descriptor index.  */
    descriptor_index =  descriptor_type & 0xff;
 80146a4:	68fb      	ldr	r3, [r7, #12]
 80146a6:	22ff      	movs	r2, #255	@ 0xff
 80146a8:	4013      	ands	r3, r2
 80146aa:	64fb      	str	r3, [r7, #76]	@ 0x4c

    /* Reset the parsed index.  */
    parsed_descriptor_index =  0;
 80146ac:	2300      	movs	r3, #0
 80146ae:	2284      	movs	r2, #132	@ 0x84
 80146b0:	18ba      	adds	r2, r7, r2
 80146b2:	6013      	str	r3, [r2, #0]

    /* Shift the descriptor type in the low byte field.  */
    descriptor_type =  (UCHAR) ((descriptor_type >> 8) & 0xff);
 80146b4:	68fb      	ldr	r3, [r7, #12]
 80146b6:	0a1b      	lsrs	r3, r3, #8
 80146b8:	b2db      	uxtb	r3, r3
 80146ba:	60fb      	str	r3, [r7, #12]

    /* Default descriptor length is host length.  */
    length =  host_length;
 80146bc:	687b      	ldr	r3, [r7, #4]
 80146be:	66fb      	str	r3, [r7, #108]	@ 0x6c

    /* What type of descriptor do we need to return?  */
    switch (descriptor_type)
 80146c0:	68fb      	ldr	r3, [r7, #12]
 80146c2:	2b0f      	cmp	r3, #15
 80146c4:	d900      	bls.n	80146c8 <_ux_device_stack_descriptor_send+0x54>
 80146c6:	e20c      	b.n	8014ae2 <_ux_device_stack_descriptor_send+0x46e>
 80146c8:	68fb      	ldr	r3, [r7, #12]
 80146ca:	009a      	lsls	r2, r3, #2
 80146cc:	4bcd      	ldr	r3, [pc, #820]	@ (8014a04 <_ux_device_stack_descriptor_send+0x390>)
 80146ce:	18d3      	adds	r3, r2, r3
 80146d0:	681b      	ldr	r3, [r3, #0]
 80146d2:	469f      	mov	pc, r3
    {

    case UX_DEVICE_DESCRIPTOR_ITEM:

		/* Setup device descriptor length.  */
        if (host_length > UX_DEVICE_DESCRIPTOR_LENGTH)
 80146d4:	687b      	ldr	r3, [r7, #4]
 80146d6:	2b12      	cmp	r3, #18
 80146d8:	d901      	bls.n	80146de <_ux_device_stack_descriptor_send+0x6a>
            length =  UX_DEVICE_DESCRIPTOR_LENGTH;
 80146da:	2312      	movs	r3, #18
 80146dc:	66fb      	str	r3, [r7, #108]	@ 0x6c

        /* Fall through.  */
    case UX_DEVICE_QUALIFIER_DESCRIPTOR_ITEM:

        /* Setup qualifier descriptor length.  */
        if (descriptor_type == UX_DEVICE_QUALIFIER_DESCRIPTOR_ITEM &&
 80146de:	68fb      	ldr	r3, [r7, #12]
 80146e0:	2b06      	cmp	r3, #6
 80146e2:	d104      	bne.n	80146ee <_ux_device_stack_descriptor_send+0x7a>
 80146e4:	687b      	ldr	r3, [r7, #4]
 80146e6:	2b0a      	cmp	r3, #10
 80146e8:	d901      	bls.n	80146ee <_ux_device_stack_descriptor_send+0x7a>
            host_length > UX_DEVICE_QUALIFIER_DESCRIPTOR_LENGTH)
            length =  UX_DEVICE_QUALIFIER_DESCRIPTOR_LENGTH;
 80146ea:	230a      	movs	r3, #10
 80146ec:	66fb      	str	r3, [r7, #108]	@ 0x6c

        /* Fall through.  */
    case UX_OTG_DESCRIPTOR_ITEM:

        /* Setup OTG descriptor length.  */
        if (descriptor_type == UX_OTG_DESCRIPTOR_ITEM &&
 80146ee:	68fb      	ldr	r3, [r7, #12]
 80146f0:	2b09      	cmp	r3, #9
 80146f2:	d104      	bne.n	80146fe <_ux_device_stack_descriptor_send+0x8a>
 80146f4:	687b      	ldr	r3, [r7, #4]
 80146f6:	2b05      	cmp	r3, #5
 80146f8:	d901      	bls.n	80146fe <_ux_device_stack_descriptor_send+0x8a>
            host_length > UX_OTG_DESCRIPTOR_LENGTH)
            length =  UX_OTG_DESCRIPTOR_LENGTH;
 80146fa:	2305      	movs	r3, #5
 80146fc:	66fb      	str	r3, [r7, #108]	@ 0x6c

        /* We may or may not have a device qualifier descriptor.  */
        device_framework =  _ux_system_slave -> ux_system_slave_device_framework;
 80146fe:	4bc0      	ldr	r3, [pc, #768]	@ (8014a00 <_ux_device_stack_descriptor_send+0x38c>)
 8014700:	681a      	ldr	r2, [r3, #0]
 8014702:	2394      	movs	r3, #148	@ 0x94
 8014704:	005b      	lsls	r3, r3, #1
 8014706:	58d3      	ldr	r3, [r2, r3]
 8014708:	2180      	movs	r1, #128	@ 0x80
 801470a:	187a      	adds	r2, r7, r1
 801470c:	6013      	str	r3, [r2, #0]
        device_framework_length =  _ux_system_slave -> ux_system_slave_device_framework_length;
 801470e:	4bbc      	ldr	r3, [pc, #752]	@ (8014a00 <_ux_device_stack_descriptor_send+0x38c>)
 8014710:	681a      	ldr	r2, [r3, #0]
 8014712:	2396      	movs	r3, #150	@ 0x96
 8014714:	005b      	lsls	r3, r3, #1
 8014716:	58d3      	ldr	r3, [r2, r3]
 8014718:	67bb      	str	r3, [r7, #120]	@ 0x78
        device_framework_end = device_framework + device_framework_length;
 801471a:	187b      	adds	r3, r7, r1
 801471c:	681a      	ldr	r2, [r3, #0]
 801471e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8014720:	18d3      	adds	r3, r2, r3
 8014722:	67fb      	str	r3, [r7, #124]	@ 0x7c

        /* Parse the device framework and locate a device qualifier descriptor.  */
        while (device_framework < device_framework_end)
 8014724:	e029      	b.n	801477a <_ux_device_stack_descriptor_send+0x106>
        {

            /* Get descriptor length.  */
            descriptor_length =  (ULONG) *device_framework;
 8014726:	2180      	movs	r1, #128	@ 0x80
 8014728:	187b      	adds	r3, r7, r1
 801472a:	681b      	ldr	r3, [r3, #0]
 801472c:	781b      	ldrb	r3, [r3, #0]
 801472e:	647b      	str	r3, [r7, #68]	@ 0x44

            /* Check if this is a descriptor expected.  */
            if (*(device_framework + 1) == descriptor_type)
 8014730:	187b      	adds	r3, r7, r1
 8014732:	681b      	ldr	r3, [r3, #0]
 8014734:	3301      	adds	r3, #1
 8014736:	781b      	ldrb	r3, [r3, #0]
 8014738:	001a      	movs	r2, r3
 801473a:	68fb      	ldr	r3, [r7, #12]
 801473c:	4293      	cmp	r3, r2
 801473e:	d111      	bne.n	8014764 <_ux_device_stack_descriptor_send+0xf0>
            {

                /* Copy the device descriptor into the transfer request memory.  */
                _ux_utility_memory_copy(transfer_request -> ux_slave_transfer_request_data_pointer,
 8014740:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8014742:	68db      	ldr	r3, [r3, #12]
 8014744:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8014746:	1879      	adds	r1, r7, r1
 8014748:	6809      	ldr	r1, [r1, #0]
 801474a:	0018      	movs	r0, r3
 801474c:	f000 fe7b 	bl	8015446 <_ux_utility_memory_copy>
                                                device_framework, length); /* Use case of memcpy is verified. */

                /* Perform the data transfer.  */
                status =  _ux_device_stack_transfer_request(transfer_request, length, host_length);
 8014750:	687a      	ldr	r2, [r7, #4]
 8014752:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 8014754:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8014756:	0018      	movs	r0, r3
 8014758:	f000 fd56 	bl	8015208 <_ux_device_stack_transfer_request>
 801475c:	0003      	movs	r3, r0
 801475e:	673b      	str	r3, [r7, #112]	@ 0x70
                break;
 8014760:	46c0      	nop			@ (mov r8, r8)
            device_framework_length -=  descriptor_length;

            /* Point to the next descriptor.  */
            device_framework +=  descriptor_length;
        }
        break;
 8014762:	e1c9      	b.n	8014af8 <_ux_device_stack_descriptor_send+0x484>
            device_framework_length -=  descriptor_length;
 8014764:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 8014766:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8014768:	1ad3      	subs	r3, r2, r3
 801476a:	67bb      	str	r3, [r7, #120]	@ 0x78
            device_framework +=  descriptor_length;
 801476c:	2180      	movs	r1, #128	@ 0x80
 801476e:	187b      	adds	r3, r7, r1
 8014770:	681a      	ldr	r2, [r3, #0]
 8014772:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8014774:	18d3      	adds	r3, r2, r3
 8014776:	187a      	adds	r2, r7, r1
 8014778:	6013      	str	r3, [r2, #0]
        while (device_framework < device_framework_end)
 801477a:	2380      	movs	r3, #128	@ 0x80
 801477c:	18fb      	adds	r3, r7, r3
 801477e:	681a      	ldr	r2, [r3, #0]
 8014780:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8014782:	429a      	cmp	r2, r3
 8014784:	d3cf      	bcc.n	8014726 <_ux_device_stack_descriptor_send+0xb2>
        break;
 8014786:	e1b7      	b.n	8014af8 <_ux_device_stack_descriptor_send+0x484>
#endif
    case UX_OTHER_SPEED_DESCRIPTOR_ITEM:
        /* Fall through.  */
    case UX_CONFIGURATION_DESCRIPTOR_ITEM:

        if (descriptor_type == UX_OTHER_SPEED_DESCRIPTOR_ITEM)
 8014788:	68fb      	ldr	r3, [r7, #12]
 801478a:	2b07      	cmp	r3, #7
 801478c:	d113      	bne.n	80147b6 <_ux_device_stack_descriptor_send+0x142>
        {

            /* This request is used by the host to find out the capability of this device
            if it was running at full speed. The behavior is the same as in a GET_CONFIGURATIOn descriptor
            but we do not use the current device framework but rather the full speed framework. */
            device_framework =  _ux_system_slave -> ux_system_slave_device_framework_full_speed;
 801478e:	4b9c      	ldr	r3, [pc, #624]	@ (8014a00 <_ux_device_stack_descriptor_send+0x38c>)
 8014790:	681a      	ldr	r2, [r3, #0]
 8014792:	2398      	movs	r3, #152	@ 0x98
 8014794:	005b      	lsls	r3, r3, #1
 8014796:	58d3      	ldr	r3, [r2, r3]
 8014798:	2180      	movs	r1, #128	@ 0x80
 801479a:	187a      	adds	r2, r7, r1
 801479c:	6013      	str	r3, [r2, #0]
            device_framework_length =  _ux_system_slave -> ux_system_slave_device_framework_length_full_speed;
 801479e:	4b98      	ldr	r3, [pc, #608]	@ (8014a00 <_ux_device_stack_descriptor_send+0x38c>)
 80147a0:	681a      	ldr	r2, [r3, #0]
 80147a2:	239a      	movs	r3, #154	@ 0x9a
 80147a4:	005b      	lsls	r3, r3, #1
 80147a6:	58d3      	ldr	r3, [r2, r3]
 80147a8:	67bb      	str	r3, [r7, #120]	@ 0x78
            device_framework_end = device_framework + device_framework_length;
 80147aa:	187b      	adds	r3, r7, r1
 80147ac:	681a      	ldr	r2, [r3, #0]
 80147ae:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80147b0:	18d3      	adds	r3, r2, r3
 80147b2:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80147b4:	e05b      	b.n	801486e <_ux_device_stack_descriptor_send+0x1fa>
        else
        {

            /* We may have multiple configurations !, the index will tell us what
            configuration descriptor we need to return.  */
            device_framework =  _ux_system_slave -> ux_system_slave_device_framework;
 80147b6:	4b92      	ldr	r3, [pc, #584]	@ (8014a00 <_ux_device_stack_descriptor_send+0x38c>)
 80147b8:	681a      	ldr	r2, [r3, #0]
 80147ba:	2394      	movs	r3, #148	@ 0x94
 80147bc:	005b      	lsls	r3, r3, #1
 80147be:	58d3      	ldr	r3, [r2, r3]
 80147c0:	2180      	movs	r1, #128	@ 0x80
 80147c2:	187a      	adds	r2, r7, r1
 80147c4:	6013      	str	r3, [r2, #0]
            device_framework_length =  _ux_system_slave -> ux_system_slave_device_framework_length;
 80147c6:	4b8e      	ldr	r3, [pc, #568]	@ (8014a00 <_ux_device_stack_descriptor_send+0x38c>)
 80147c8:	681a      	ldr	r2, [r3, #0]
 80147ca:	2396      	movs	r3, #150	@ 0x96
 80147cc:	005b      	lsls	r3, r3, #1
 80147ce:	58d3      	ldr	r3, [r2, r3]
 80147d0:	67bb      	str	r3, [r7, #120]	@ 0x78
            device_framework_end = device_framework + device_framework_length;
 80147d2:	187b      	adds	r3, r7, r1
 80147d4:	681a      	ldr	r2, [r3, #0]
 80147d6:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80147d8:	18d3      	adds	r3, r2, r3
 80147da:	67fb      	str	r3, [r7, #124]	@ 0x7c
        }

        /* Parse the device framework and locate a configuration descriptor.  */
        while (device_framework < device_framework_end)
 80147dc:	e047      	b.n	801486e <_ux_device_stack_descriptor_send+0x1fa>
        {

            /* Get descriptor length. */
            descriptor_length =  (ULONG) *device_framework;
 80147de:	2280      	movs	r2, #128	@ 0x80
 80147e0:	18bb      	adds	r3, r7, r2
 80147e2:	681b      	ldr	r3, [r3, #0]
 80147e4:	781b      	ldrb	r3, [r3, #0]
 80147e6:	647b      	str	r3, [r7, #68]	@ 0x44

#ifndef UX_BOS_SUPPORT_DISABLE

            /* Check if we are finding BOS descriptor.  */
            if (descriptor_type == UX_BOS_DESCRIPTOR_ITEM)
 80147e8:	68fb      	ldr	r3, [r7, #12]
 80147ea:	2b0f      	cmp	r3, #15
 80147ec:	d113      	bne.n	8014816 <_ux_device_stack_descriptor_send+0x1a2>
            {
                if (*(device_framework + 1) == UX_BOS_DESCRIPTOR_ITEM)
 80147ee:	18bb      	adds	r3, r7, r2
 80147f0:	681b      	ldr	r3, [r3, #0]
 80147f2:	3301      	adds	r3, #1
 80147f4:	781b      	ldrb	r3, [r3, #0]
 80147f6:	2b0f      	cmp	r3, #15
 80147f8:	d12e      	bne.n	8014858 <_ux_device_stack_descriptor_send+0x1e4>
                {

                    /* Parse the BOS descriptor.  */
                    _ux_utility_descriptor_parse(device_framework,
 80147fa:	2414      	movs	r4, #20
 80147fc:	193b      	adds	r3, r7, r4
 80147fe:	4982      	ldr	r1, [pc, #520]	@ (8014a08 <_ux_device_stack_descriptor_send+0x394>)
 8014800:	18ba      	adds	r2, r7, r2
 8014802:	6810      	ldr	r0, [r2, #0]
 8014804:	2204      	movs	r2, #4
 8014806:	f000 fdc0 	bl	801538a <_ux_utility_descriptor_parse>
                                _ux_system_bos_descriptor_structure,
                                UX_BOS_DESCRIPTOR_ENTRIES,
                                (UCHAR *) &bos_descriptor);

                    /* Get the length of entire BOS descriptor.  */
                    target_descriptor_length = bos_descriptor.wTotalLength;
 801480a:	193b      	adds	r3, r7, r4
 801480c:	689b      	ldr	r3, [r3, #8]
 801480e:	677b      	str	r3, [r7, #116]	@ 0x74

                    /* Descriptor is found.  */
                    status = UX_SUCCESS;
 8014810:	2300      	movs	r3, #0
 8014812:	673b      	str	r3, [r7, #112]	@ 0x70
                    break;
 8014814:	e031      	b.n	801487a <_ux_device_stack_descriptor_send+0x206>

                /* Check if this is a configuration descriptor.  We are cheating here. Instead of creating
                a OTHER SPEED descriptor, we simply scan the configuration descriptor for the Full Speed
                framework and return this configuration after we manually changed the configuration descriptor
                item into a Other Speed Descriptor. */
                if (*(device_framework + 1) == UX_CONFIGURATION_DESCRIPTOR_ITEM)
 8014816:	2080      	movs	r0, #128	@ 0x80
 8014818:	183b      	adds	r3, r7, r0
 801481a:	681b      	ldr	r3, [r3, #0]
 801481c:	3301      	adds	r3, #1
 801481e:	781b      	ldrb	r3, [r3, #0]
 8014820:	2b02      	cmp	r3, #2
 8014822:	d119      	bne.n	8014858 <_ux_device_stack_descriptor_send+0x1e4>
                {

                    /* Check the index. It must be the same as the one requested.  */
                    if (parsed_descriptor_index == descriptor_index)
 8014824:	2384      	movs	r3, #132	@ 0x84
 8014826:	18fb      	adds	r3, r7, r3
 8014828:	681a      	ldr	r2, [r3, #0]
 801482a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801482c:	429a      	cmp	r2, r3
 801482e:	d10d      	bne.n	801484c <_ux_device_stack_descriptor_send+0x1d8>
                    {

                        /* Parse the configuration descriptor. */
                        _ux_utility_descriptor_parse(device_framework,
 8014830:	2424      	movs	r4, #36	@ 0x24
 8014832:	193b      	adds	r3, r7, r4
 8014834:	4975      	ldr	r1, [pc, #468]	@ (8014a0c <_ux_device_stack_descriptor_send+0x398>)
 8014836:	183a      	adds	r2, r7, r0
 8014838:	6810      	ldr	r0, [r2, #0]
 801483a:	2208      	movs	r2, #8
 801483c:	f000 fda5 	bl	801538a <_ux_utility_descriptor_parse>
                                    _ux_system_configuration_descriptor_structure,
                                    UX_CONFIGURATION_DESCRIPTOR_ENTRIES,
                                    (UCHAR *) &configuration_descriptor);

                        /* Get the length of entire configuration descriptor.  */
                        target_descriptor_length = configuration_descriptor.wTotalLength;
 8014840:	193b      	adds	r3, r7, r4
 8014842:	689b      	ldr	r3, [r3, #8]
 8014844:	677b      	str	r3, [r7, #116]	@ 0x74

                        /* Descriptor is found.  */
                        status = UX_SUCCESS;
 8014846:	2300      	movs	r3, #0
 8014848:	673b      	str	r3, [r7, #112]	@ 0x70
                        break;
 801484a:	e016      	b.n	801487a <_ux_device_stack_descriptor_send+0x206>
                    }
                    else
                    {

                        /* There may be more configuration descriptors in this framework.  */
                        parsed_descriptor_index++;
 801484c:	2284      	movs	r2, #132	@ 0x84
 801484e:	18bb      	adds	r3, r7, r2
 8014850:	681b      	ldr	r3, [r3, #0]
 8014852:	3301      	adds	r3, #1
 8014854:	18ba      	adds	r2, r7, r2
 8014856:	6013      	str	r3, [r2, #0]
                    }
                }
            }

            /* Adjust what is left of the device framework.  */
            device_framework_length -=  descriptor_length;
 8014858:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 801485a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801485c:	1ad3      	subs	r3, r2, r3
 801485e:	67bb      	str	r3, [r7, #120]	@ 0x78

            /* Point to the next descriptor.  */
            device_framework +=  descriptor_length;
 8014860:	2180      	movs	r1, #128	@ 0x80
 8014862:	187b      	adds	r3, r7, r1
 8014864:	681a      	ldr	r2, [r3, #0]
 8014866:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8014868:	18d3      	adds	r3, r2, r3
 801486a:	187a      	adds	r2, r7, r1
 801486c:	6013      	str	r3, [r2, #0]
        while (device_framework < device_framework_end)
 801486e:	2380      	movs	r3, #128	@ 0x80
 8014870:	18fb      	adds	r3, r7, r3
 8014872:	681a      	ldr	r2, [r3, #0]
 8014874:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8014876:	429a      	cmp	r2, r3
 8014878:	d3b1      	bcc.n	80147de <_ux_device_stack_descriptor_send+0x16a>
        }

        /* Send the descriptor.  */
        if (status == UX_SUCCESS)
 801487a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 801487c:	2b00      	cmp	r3, #0
 801487e:	d000      	beq.n	8014882 <_ux_device_stack_descriptor_send+0x20e>
 8014880:	e137      	b.n	8014af2 <_ux_device_stack_descriptor_send+0x47e>
        {

            /* Ensure the host does not demand a length beyond our descriptor (Windows does that)
                and do not return more than what is allowed.  */
            if (target_descriptor_length < host_length)
 8014882:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 8014884:	687b      	ldr	r3, [r7, #4]
 8014886:	429a      	cmp	r2, r3
 8014888:	d202      	bcs.n	8014890 <_ux_device_stack_descriptor_send+0x21c>
                length =  target_descriptor_length;
 801488a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 801488c:	66fb      	str	r3, [r7, #108]	@ 0x6c
 801488e:	e001      	b.n	8014894 <_ux_device_stack_descriptor_send+0x220>
            else
                length =  host_length;
 8014890:	687b      	ldr	r3, [r7, #4]
 8014892:	66fb      	str	r3, [r7, #108]	@ 0x6c

            /* Check buffer length, since total descriptors length may exceed buffer...  */
            if (length > UX_SLAVE_REQUEST_CONTROL_MAX_LENGTH)
 8014894:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8014896:	2380      	movs	r3, #128	@ 0x80
 8014898:	005b      	lsls	r3, r3, #1
 801489a:	429a      	cmp	r2, r3
 801489c:	d90d      	bls.n	80148ba <_ux_device_stack_descriptor_send+0x246>
            {
                /* Error trap. */
                _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_DEVICE_STACK, UX_MEMORY_INSUFFICIENT);
 801489e:	2212      	movs	r2, #18
 80148a0:	2109      	movs	r1, #9
 80148a2:	2002      	movs	r0, #2
 80148a4:	f000 fd36 	bl	8015314 <_ux_system_error_handler>

                /* If trace is enabled, insert this event into the trace buffer.  */
                UX_TRACE_IN_LINE_INSERT(UX_TRACE_ERROR, UX_MEMORY_INSUFFICIENT, device, 0, 0, UX_TRACE_ERRORS, 0, 0)

                /* Stall the endpoint.  */
                status =  dcd -> ux_slave_dcd_function(dcd, UX_DCD_STALL_ENDPOINT, endpoint);
 80148a8:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80148aa:	699b      	ldr	r3, [r3, #24]
 80148ac:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80148ae:	6df8      	ldr	r0, [r7, #92]	@ 0x5c
 80148b0:	2114      	movs	r1, #20
 80148b2:	4798      	blx	r3
 80148b4:	0003      	movs	r3, r0
 80148b6:	673b      	str	r3, [r7, #112]	@ 0x70
                break;
 80148b8:	e11e      	b.n	8014af8 <_ux_device_stack_descriptor_send+0x484>
            }

            /* Copy the device descriptor into the transfer request memory.  */
            _ux_utility_memory_copy(transfer_request -> ux_slave_transfer_request_data_pointer,
 80148ba:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80148bc:	68db      	ldr	r3, [r3, #12]
 80148be:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80148c0:	2180      	movs	r1, #128	@ 0x80
 80148c2:	1879      	adds	r1, r7, r1
 80148c4:	6809      	ldr	r1, [r1, #0]
 80148c6:	0018      	movs	r0, r3
 80148c8:	f000 fdbd 	bl	8015446 <_ux_utility_memory_copy>
                                device_framework, length); /* Use case of memcpy is verified. */

            /* Now we need to hack the found descriptor because this request expect a requested
                descriptor type instead of the regular descriptor.  */
            *(transfer_request -> ux_slave_transfer_request_data_pointer + 1) = (UCHAR)descriptor_type;
 80148cc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80148ce:	68db      	ldr	r3, [r3, #12]
 80148d0:	3301      	adds	r3, #1
 80148d2:	68fa      	ldr	r2, [r7, #12]
 80148d4:	b2d2      	uxtb	r2, r2
 80148d6:	701a      	strb	r2, [r3, #0]

            /* We can return the configuration descriptor.  */
            status =  _ux_device_stack_transfer_request(transfer_request, length, host_length);
 80148d8:	687a      	ldr	r2, [r7, #4]
 80148da:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 80148dc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80148de:	0018      	movs	r0, r3
 80148e0:	f000 fc92 	bl	8015208 <_ux_device_stack_transfer_request>
 80148e4:	0003      	movs	r3, r0
 80148e6:	673b      	str	r3, [r7, #112]	@ 0x70
        }
        break;
 80148e8:	e103      	b.n	8014af2 <_ux_device_stack_descriptor_send+0x47e>

    case UX_STRING_DESCRIPTOR_ITEM:

        /* We need to filter for the index 0 which is the language ID string.  */
        if (descriptor_index == 0)
 80148ea:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80148ec:	2b00      	cmp	r3, #0
 80148ee:	d153      	bne.n	8014998 <_ux_device_stack_descriptor_send+0x324>
        {

            /* We need to check request buffer size in case it's possible exceed. */
            if (_ux_system_slave -> ux_system_slave_language_id_framework_length + 2 > UX_SLAVE_REQUEST_CONTROL_MAX_LENGTH)
 80148f0:	4b43      	ldr	r3, [pc, #268]	@ (8014a00 <_ux_device_stack_descriptor_send+0x38c>)
 80148f2:	681a      	ldr	r2, [r3, #0]
 80148f4:	23a6      	movs	r3, #166	@ 0xa6
 80148f6:	005b      	lsls	r3, r3, #1
 80148f8:	58d3      	ldr	r3, [r2, r3]
 80148fa:	1c9a      	adds	r2, r3, #2
 80148fc:	2380      	movs	r3, #128	@ 0x80
 80148fe:	005b      	lsls	r3, r3, #1
 8014900:	429a      	cmp	r2, r3
 8014902:	d90d      	bls.n	8014920 <_ux_device_stack_descriptor_send+0x2ac>
            {

                /* Error trap. */
                _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_DEVICE_STACK, UX_MEMORY_INSUFFICIENT);
 8014904:	2212      	movs	r2, #18
 8014906:	2109      	movs	r1, #9
 8014908:	2002      	movs	r0, #2
 801490a:	f000 fd03 	bl	8015314 <_ux_system_error_handler>

                /* If trace is enabled, insert this event into the trace buffer.  */
                UX_TRACE_IN_LINE_INSERT(UX_TRACE_ERROR, UX_MEMORY_INSUFFICIENT, device, 0, 0, UX_TRACE_ERRORS, 0, 0)

                /* Stall the endpoint.  */
                status =  dcd -> ux_slave_dcd_function(dcd, UX_DCD_STALL_ENDPOINT, endpoint);
 801490e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8014910:	699b      	ldr	r3, [r3, #24]
 8014912:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8014914:	6df8      	ldr	r0, [r7, #92]	@ 0x5c
 8014916:	2114      	movs	r1, #20
 8014918:	4798      	blx	r3
 801491a:	0003      	movs	r3, r0
 801491c:	673b      	str	r3, [r7, #112]	@ 0x70
                break;
 801491e:	e0eb      	b.n	8014af8 <_ux_device_stack_descriptor_send+0x484>
            }

            /* We have a request to send back the language ID list. Use the transfer request buffer.  */
            string_memory =  transfer_request -> ux_slave_transfer_request_data_pointer;
 8014920:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8014922:	68db      	ldr	r3, [r3, #12]
 8014924:	64bb      	str	r3, [r7, #72]	@ 0x48

            /* Store the total length of the response.  */
            *string_memory =  (UCHAR)(_ux_system_slave -> ux_system_slave_language_id_framework_length + 2);
 8014926:	4b36      	ldr	r3, [pc, #216]	@ (8014a00 <_ux_device_stack_descriptor_send+0x38c>)
 8014928:	681a      	ldr	r2, [r3, #0]
 801492a:	23a6      	movs	r3, #166	@ 0xa6
 801492c:	005b      	lsls	r3, r3, #1
 801492e:	58d3      	ldr	r3, [r2, r3]
 8014930:	b2db      	uxtb	r3, r3
 8014932:	3302      	adds	r3, #2
 8014934:	b2da      	uxtb	r2, r3
 8014936:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8014938:	701a      	strb	r2, [r3, #0]

            /* Store the descriptor type.  */
            *(string_memory +1) =  UX_STRING_DESCRIPTOR_ITEM;
 801493a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801493c:	3301      	adds	r3, #1
 801493e:	2203      	movs	r2, #3
 8014940:	701a      	strb	r2, [r3, #0]

            /* Store the language ID into the buffer.  */
            _ux_utility_memory_copy(string_memory+2, _ux_system_slave -> ux_system_slave_language_id_framework,
 8014942:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8014944:	1c98      	adds	r0, r3, #2
 8014946:	4b2e      	ldr	r3, [pc, #184]	@ (8014a00 <_ux_device_stack_descriptor_send+0x38c>)
 8014948:	681a      	ldr	r2, [r3, #0]
 801494a:	23a4      	movs	r3, #164	@ 0xa4
 801494c:	005b      	lsls	r3, r3, #1
 801494e:	58d1      	ldr	r1, [r2, r3]
                                                        _ux_system_slave -> ux_system_slave_language_id_framework_length); /* Use case of memcpy is verified. */
 8014950:	4b2b      	ldr	r3, [pc, #172]	@ (8014a00 <_ux_device_stack_descriptor_send+0x38c>)
 8014952:	681a      	ldr	r2, [r3, #0]
            _ux_utility_memory_copy(string_memory+2, _ux_system_slave -> ux_system_slave_language_id_framework,
 8014954:	23a6      	movs	r3, #166	@ 0xa6
 8014956:	005b      	lsls	r3, r3, #1
 8014958:	58d3      	ldr	r3, [r2, r3]
 801495a:	001a      	movs	r2, r3
 801495c:	f000 fd73 	bl	8015446 <_ux_utility_memory_copy>

            /* Filter the length asked/required.  */
            if (host_length > _ux_system_slave -> ux_system_slave_language_id_framework_length + 2)
 8014960:	4b27      	ldr	r3, [pc, #156]	@ (8014a00 <_ux_device_stack_descriptor_send+0x38c>)
 8014962:	681a      	ldr	r2, [r3, #0]
 8014964:	23a6      	movs	r3, #166	@ 0xa6
 8014966:	005b      	lsls	r3, r3, #1
 8014968:	58d3      	ldr	r3, [r2, r3]
 801496a:	3302      	adds	r3, #2
 801496c:	687a      	ldr	r2, [r7, #4]
 801496e:	429a      	cmp	r2, r3
 8014970:	d907      	bls.n	8014982 <_ux_device_stack_descriptor_send+0x30e>
                length =  _ux_system_slave -> ux_system_slave_language_id_framework_length + 2;
 8014972:	4b23      	ldr	r3, [pc, #140]	@ (8014a00 <_ux_device_stack_descriptor_send+0x38c>)
 8014974:	681a      	ldr	r2, [r3, #0]
 8014976:	23a6      	movs	r3, #166	@ 0xa6
 8014978:	005b      	lsls	r3, r3, #1
 801497a:	58d3      	ldr	r3, [r2, r3]
 801497c:	3302      	adds	r3, #2
 801497e:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8014980:	e001      	b.n	8014986 <_ux_device_stack_descriptor_send+0x312>
            else
                length =  host_length;
 8014982:	687b      	ldr	r3, [r7, #4]
 8014984:	66fb      	str	r3, [r7, #108]	@ 0x6c

            /* We can return the string language ID descriptor.  */
            status =  _ux_device_stack_transfer_request(transfer_request, length, host_length);
 8014986:	687a      	ldr	r2, [r7, #4]
 8014988:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 801498a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801498c:	0018      	movs	r0, r3
 801498e:	f000 fc3b 	bl	8015208 <_ux_device_stack_transfer_request>
 8014992:	0003      	movs	r3, r0
 8014994:	673b      	str	r3, [r7, #112]	@ 0x70
                /* Could not find the required string index. Stall the endpoint.  */
                dcd -> ux_slave_dcd_function(dcd, UX_DCD_STALL_ENDPOINT, endpoint);
                return(UX_ERROR);
            }
        }
        break;
 8014996:	e0ae      	b.n	8014af6 <_ux_device_stack_descriptor_send+0x482>
            string_framework =  _ux_system_slave -> ux_system_slave_string_framework;
 8014998:	4b19      	ldr	r3, [pc, #100]	@ (8014a00 <_ux_device_stack_descriptor_send+0x38c>)
 801499a:	681a      	ldr	r2, [r3, #0]
 801499c:	23a0      	movs	r3, #160	@ 0xa0
 801499e:	005b      	lsls	r3, r3, #1
 80149a0:	58d3      	ldr	r3, [r2, r3]
 80149a2:	66bb      	str	r3, [r7, #104]	@ 0x68
            string_framework_length =  _ux_system_slave -> ux_system_slave_string_framework_length;
 80149a4:	4b16      	ldr	r3, [pc, #88]	@ (8014a00 <_ux_device_stack_descriptor_send+0x38c>)
 80149a6:	681a      	ldr	r2, [r3, #0]
 80149a8:	23a2      	movs	r3, #162	@ 0xa2
 80149aa:	005b      	lsls	r3, r3, #1
 80149ac:	58d3      	ldr	r3, [r2, r3]
 80149ae:	667b      	str	r3, [r7, #100]	@ 0x64
            while (string_framework_length != 0)
 80149b0:	e088      	b.n	8014ac4 <_ux_device_stack_descriptor_send+0x450>
                if (_ux_utility_short_get(string_framework) == request_index)
 80149b2:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80149b4:	0018      	movs	r0, r3
 80149b6:	f000 fd71 	bl	801549c <_ux_utility_short_get>
 80149ba:	0002      	movs	r2, r0
 80149bc:	68bb      	ldr	r3, [r7, #8]
 80149be:	4293      	cmp	r3, r2
 80149c0:	d000      	beq.n	80149c4 <_ux_device_stack_descriptor_send+0x350>
 80149c2:	e070      	b.n	8014aa6 <_ux_device_stack_descriptor_send+0x432>
                    if (*(string_framework + 2) == descriptor_index)
 80149c4:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80149c6:	3302      	adds	r3, #2
 80149c8:	781b      	ldrb	r3, [r3, #0]
 80149ca:	001a      	movs	r2, r3
 80149cc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80149ce:	4293      	cmp	r3, r2
 80149d0:	d169      	bne.n	8014aa6 <_ux_device_stack_descriptor_send+0x432>
                        if (((*(string_framework + 3)*2) + 2) > UX_SLAVE_REQUEST_CONTROL_MAX_LENGTH)
 80149d2:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80149d4:	3303      	adds	r3, #3
 80149d6:	781b      	ldrb	r3, [r3, #0]
 80149d8:	3301      	adds	r3, #1
 80149da:	005a      	lsls	r2, r3, #1
 80149dc:	2380      	movs	r3, #128	@ 0x80
 80149de:	005b      	lsls	r3, r3, #1
 80149e0:	429a      	cmp	r2, r3
 80149e2:	dd15      	ble.n	8014a10 <_ux_device_stack_descriptor_send+0x39c>
                            _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_DEVICE_STACK, UX_MEMORY_INSUFFICIENT);
 80149e4:	2212      	movs	r2, #18
 80149e6:	2109      	movs	r1, #9
 80149e8:	2002      	movs	r0, #2
 80149ea:	f000 fc93 	bl	8015314 <_ux_system_error_handler>
                            status =  dcd -> ux_slave_dcd_function(dcd, UX_DCD_STALL_ENDPOINT, endpoint);
 80149ee:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80149f0:	699b      	ldr	r3, [r3, #24]
 80149f2:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80149f4:	6df8      	ldr	r0, [r7, #92]	@ 0x5c
 80149f6:	2114      	movs	r1, #20
 80149f8:	4798      	blx	r3
 80149fa:	0003      	movs	r3, r0
 80149fc:	673b      	str	r3, [r7, #112]	@ 0x70
                            break;
 80149fe:	e065      	b.n	8014acc <_ux_device_stack_descriptor_send+0x458>
 8014a00:	20004540 	.word	0x20004540
 8014a04:	08016a80 	.word	0x08016a80
 8014a08:	20000040 	.word	0x20000040
 8014a0c:	2000002c 	.word	0x2000002c
                        string_memory =  transfer_request -> ux_slave_transfer_request_data_pointer;
 8014a10:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8014a12:	68db      	ldr	r3, [r3, #12]
 8014a14:	64bb      	str	r3, [r7, #72]	@ 0x48
                        *string_memory =  (UCHAR)((*(string_framework + 3)*2) + 2);
 8014a16:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8014a18:	3303      	adds	r3, #3
 8014a1a:	781b      	ldrb	r3, [r3, #0]
 8014a1c:	3301      	adds	r3, #1
 8014a1e:	b2db      	uxtb	r3, r3
 8014a20:	18db      	adds	r3, r3, r3
 8014a22:	b2da      	uxtb	r2, r3
 8014a24:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8014a26:	701a      	strb	r2, [r3, #0]
                        *(string_memory + 1) =  UX_STRING_DESCRIPTOR_ITEM;
 8014a28:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8014a2a:	3301      	adds	r3, #1
 8014a2c:	2203      	movs	r2, #3
 8014a2e:	701a      	strb	r2, [r3, #0]
                        for (string_length = 0; string_length <  *(string_framework + 3) ; string_length ++)
 8014a30:	2300      	movs	r3, #0
 8014a32:	663b      	str	r3, [r7, #96]	@ 0x60
 8014a34:	e015      	b.n	8014a62 <_ux_device_stack_descriptor_send+0x3ee>
                            *(string_memory + 2 + (string_length * 2)) =  *(string_framework + 4 + string_length);
 8014a36:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8014a38:	3304      	adds	r3, #4
 8014a3a:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8014a3c:	18d2      	adds	r2, r2, r3
 8014a3e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8014a40:	3301      	adds	r3, #1
 8014a42:	005b      	lsls	r3, r3, #1
 8014a44:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 8014a46:	18cb      	adds	r3, r1, r3
 8014a48:	7812      	ldrb	r2, [r2, #0]
 8014a4a:	701a      	strb	r2, [r3, #0]
                            *(string_memory + 2 + (string_length * 2) + 1) =  0;
 8014a4c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8014a4e:	3301      	adds	r3, #1
 8014a50:	005b      	lsls	r3, r3, #1
 8014a52:	3301      	adds	r3, #1
 8014a54:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8014a56:	18d3      	adds	r3, r2, r3
 8014a58:	2200      	movs	r2, #0
 8014a5a:	701a      	strb	r2, [r3, #0]
                        for (string_length = 0; string_length <  *(string_framework + 3) ; string_length ++)
 8014a5c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8014a5e:	3301      	adds	r3, #1
 8014a60:	663b      	str	r3, [r7, #96]	@ 0x60
 8014a62:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8014a64:	3303      	adds	r3, #3
 8014a66:	781b      	ldrb	r3, [r3, #0]
 8014a68:	001a      	movs	r2, r3
 8014a6a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8014a6c:	4293      	cmp	r3, r2
 8014a6e:	d3e2      	bcc.n	8014a36 <_ux_device_stack_descriptor_send+0x3c2>
                        if (host_length > (UINT)((*(string_framework + 3)*2) + 2))
 8014a70:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8014a72:	3303      	adds	r3, #3
 8014a74:	781b      	ldrb	r3, [r3, #0]
 8014a76:	3301      	adds	r3, #1
 8014a78:	005b      	lsls	r3, r3, #1
 8014a7a:	001a      	movs	r2, r3
 8014a7c:	687b      	ldr	r3, [r7, #4]
 8014a7e:	4293      	cmp	r3, r2
 8014a80:	d906      	bls.n	8014a90 <_ux_device_stack_descriptor_send+0x41c>
                            length =  (ULONG)((*(string_framework + 3)*2) + 2);
 8014a82:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8014a84:	3303      	adds	r3, #3
 8014a86:	781b      	ldrb	r3, [r3, #0]
 8014a88:	3301      	adds	r3, #1
 8014a8a:	005b      	lsls	r3, r3, #1
 8014a8c:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8014a8e:	e001      	b.n	8014a94 <_ux_device_stack_descriptor_send+0x420>
                            length =  host_length;
 8014a90:	687b      	ldr	r3, [r7, #4]
 8014a92:	66fb      	str	r3, [r7, #108]	@ 0x6c
                        status =  _ux_device_stack_transfer_request(transfer_request, length, host_length);
 8014a94:	687a      	ldr	r2, [r7, #4]
 8014a96:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 8014a98:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8014a9a:	0018      	movs	r0, r3
 8014a9c:	f000 fbb4 	bl	8015208 <_ux_device_stack_transfer_request>
 8014aa0:	0003      	movs	r3, r0
 8014aa2:	673b      	str	r3, [r7, #112]	@ 0x70
                        break;
 8014aa4:	e012      	b.n	8014acc <_ux_device_stack_descriptor_send+0x458>
                string_framework_length -=  (ULONG) *(string_framework + 3) + 4;
 8014aa6:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8014aa8:	3303      	adds	r3, #3
 8014aaa:	781b      	ldrb	r3, [r3, #0]
 8014aac:	001a      	movs	r2, r3
 8014aae:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8014ab0:	1a9b      	subs	r3, r3, r2
 8014ab2:	3b04      	subs	r3, #4
 8014ab4:	667b      	str	r3, [r7, #100]	@ 0x64
                string_framework +=  (ULONG) *(string_framework + 3) + 4;
 8014ab6:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8014ab8:	3303      	adds	r3, #3
 8014aba:	781b      	ldrb	r3, [r3, #0]
 8014abc:	3304      	adds	r3, #4
 8014abe:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8014ac0:	18d3      	adds	r3, r2, r3
 8014ac2:	66bb      	str	r3, [r7, #104]	@ 0x68
            while (string_framework_length != 0)
 8014ac4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8014ac6:	2b00      	cmp	r3, #0
 8014ac8:	d000      	beq.n	8014acc <_ux_device_stack_descriptor_send+0x458>
 8014aca:	e772      	b.n	80149b2 <_ux_device_stack_descriptor_send+0x33e>
            if (string_framework_length == 0)
 8014acc:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8014ace:	2b00      	cmp	r3, #0
 8014ad0:	d111      	bne.n	8014af6 <_ux_device_stack_descriptor_send+0x482>
                dcd -> ux_slave_dcd_function(dcd, UX_DCD_STALL_ENDPOINT, endpoint);
 8014ad2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8014ad4:	699b      	ldr	r3, [r3, #24]
 8014ad6:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8014ad8:	6df8      	ldr	r0, [r7, #92]	@ 0x5c
 8014ada:	2114      	movs	r1, #20
 8014adc:	4798      	blx	r3
                return(UX_ERROR);
 8014ade:	23ff      	movs	r3, #255	@ 0xff
 8014ae0:	e00b      	b.n	8014afa <_ux_device_stack_descriptor_send+0x486>

    default:

        /* Stall the endpoint.  */
        dcd -> ux_slave_dcd_function(dcd, UX_DCD_STALL_ENDPOINT, endpoint);
 8014ae2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8014ae4:	699b      	ldr	r3, [r3, #24]
 8014ae6:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8014ae8:	6df8      	ldr	r0, [r7, #92]	@ 0x5c
 8014aea:	2114      	movs	r1, #20
 8014aec:	4798      	blx	r3
        return(UX_ERROR);
 8014aee:	23ff      	movs	r3, #255	@ 0xff
 8014af0:	e003      	b.n	8014afa <_ux_device_stack_descriptor_send+0x486>
        break;
 8014af2:	46c0      	nop			@ (mov r8, r8)
 8014af4:	e000      	b.n	8014af8 <_ux_device_stack_descriptor_send+0x484>
        break;
 8014af6:	46c0      	nop			@ (mov r8, r8)
    }

    /* Return the status to the caller.  */
    return(status);
 8014af8:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
}
 8014afa:	0018      	movs	r0, r3
 8014afc:	46bd      	mov	sp, r7
 8014afe:	b023      	add	sp, #140	@ 0x8c
 8014b00:	bd90      	pop	{r4, r7, pc}
 8014b02:	46c0      	nop			@ (mov r8, r8)

08014b04 <_ux_device_stack_disconnect>:
/*                                            definitions,                */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _ux_device_stack_disconnect(VOID)
{
 8014b04:	b580      	push	{r7, lr}
 8014b06:	b092      	sub	sp, #72	@ 0x48
 8014b08:	af00      	add	r7, sp, #0
#if !defined(UX_DEVICE_INITIALIZE_FRAMEWORK_SCAN_DISABLE) || UX_MAX_DEVICE_INTERFACES > 1
UX_SLAVE_INTERFACE          *next_interface; 
#endif
UX_SLAVE_CLASS              *class;
UX_SLAVE_CLASS_COMMAND      class_command;
UINT                        status = UX_ERROR;
 8014b0a:	23ff      	movs	r3, #255	@ 0xff
 8014b0c:	643b      	str	r3, [r7, #64]	@ 0x40
                        
    /* Get the pointer to the DCD.  */
    dcd =  &_ux_system_slave -> ux_system_slave_dcd;
 8014b0e:	4b2d      	ldr	r3, [pc, #180]	@ (8014bc4 <_ux_device_stack_disconnect+0xc0>)
 8014b10:	681b      	ldr	r3, [r3, #0]
 8014b12:	63fb      	str	r3, [r7, #60]	@ 0x3c

    /* Get the pointer to the device.  */
    device =  &_ux_system_slave -> ux_system_slave_device;
 8014b14:	4b2b      	ldr	r3, [pc, #172]	@ (8014bc4 <_ux_device_stack_disconnect+0xc0>)
 8014b16:	681b      	ldr	r3, [r3, #0]
 8014b18:	3320      	adds	r3, #32
 8014b1a:	63bb      	str	r3, [r7, #56]	@ 0x38
    /* If trace is enabled, register this object.  */
    UX_TRACE_OBJECT_UNREGISTER(device);

    /* If the device was in the configured state, there may be interfaces
       attached to the configuration.  */
    if (device -> ux_slave_device_state == UX_DEVICE_CONFIGURED)
 8014b1c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8014b1e:	681b      	ldr	r3, [r3, #0]
 8014b20:	2b03      	cmp	r3, #3
 8014b22:	d127      	bne.n	8014b74 <_ux_device_stack_disconnect+0x70>
    {
        /* Get the pointer to the first interface.  */
        interface =  device -> ux_slave_device_first_interface;
 8014b24:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8014b26:	22f0      	movs	r2, #240	@ 0xf0
 8014b28:	589b      	ldr	r3, [r3, r2]
 8014b2a:	647b      	str	r3, [r7, #68]	@ 0x44

#if !defined(UX_DEVICE_INITIALIZE_FRAMEWORK_SCAN_DISABLE) || UX_MAX_DEVICE_INTERFACES > 1
        /* Parse all the interfaces if any.  */
        while (interface != UX_NULL)
 8014b2c:	e01c      	b.n	8014b68 <_ux_device_stack_disconnect+0x64>
        {
#endif

            /* Build all the fields of the Class Command.  */
            class_command.ux_slave_class_command_request =   UX_SLAVE_CLASS_COMMAND_DEACTIVATE;
 8014b2e:	1d3b      	adds	r3, r7, #4
 8014b30:	2203      	movs	r2, #3
 8014b32:	601a      	str	r2, [r3, #0]
            class_command.ux_slave_class_command_interface =  (VOID *) interface;
 8014b34:	1d3b      	adds	r3, r7, #4
 8014b36:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8014b38:	609a      	str	r2, [r3, #8]

            /* Get the pointer to the class container of this interface.  */
            class =  interface -> ux_slave_interface_class;
 8014b3a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8014b3c:	685b      	ldr	r3, [r3, #4]
 8014b3e:	637b      	str	r3, [r7, #52]	@ 0x34
            
            /* Store the class container. */
            class_command.ux_slave_class_command_class_ptr =  class;
 8014b40:	1d3b      	adds	r3, r7, #4
 8014b42:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8014b44:	621a      	str	r2, [r3, #32]

            /* If there is a class container for this instance, deactivate it.  */
            if (class != UX_NULL)
 8014b46:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8014b48:	2b00      	cmp	r3, #0
 8014b4a:	d004      	beq.n	8014b56 <_ux_device_stack_disconnect+0x52>
            
                /* Call the class with the DEACTIVATE signal.  */
                class -> ux_slave_class_entry_function(&class_command);
 8014b4c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8014b4e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8014b50:	1d3a      	adds	r2, r7, #4
 8014b52:	0010      	movs	r0, r2
 8014b54:	4798      	blx	r3

#if !defined(UX_DEVICE_INITIALIZE_FRAMEWORK_SCAN_DISABLE) || UX_MAX_DEVICE_INTERFACES > 1
            /* Get the next interface.  */
            next_interface =  interface -> ux_slave_interface_next_interface;
 8014b56:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8014b58:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8014b5a:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

            /* Remove the interface and all endpoints associated with it.  */
            _ux_device_stack_interface_delete(interface);
 8014b5c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8014b5e:	0018      	movs	r0, r3
 8014b60:	f000 f8ea 	bl	8014d38 <_ux_device_stack_interface_delete>

#if !defined(UX_DEVICE_INITIALIZE_FRAMEWORK_SCAN_DISABLE) || UX_MAX_DEVICE_INTERFACES > 1
            /* Now we refresh the interface pointer.  */
            interface =  next_interface;
 8014b64:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014b66:	647b      	str	r3, [r7, #68]	@ 0x44
        while (interface != UX_NULL)
 8014b68:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8014b6a:	2b00      	cmp	r3, #0
 8014b6c:	d1df      	bne.n	8014b2e <_ux_device_stack_disconnect+0x2a>
        }
#endif

        /* Mark the device as attached now.  */
        device -> ux_slave_device_state =  UX_DEVICE_ATTACHED;
 8014b6e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8014b70:	2201      	movs	r2, #1
 8014b72:	601a      	str	r2, [r3, #0]
    }

    /* If the device was attached, we need to destroy the control endpoint.  */
    if (device -> ux_slave_device_state == UX_DEVICE_ATTACHED)
 8014b74:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8014b76:	681b      	ldr	r3, [r3, #0]
 8014b78:	2b01      	cmp	r3, #1
 8014b7a:	d108      	bne.n	8014b8e <_ux_device_stack_disconnect+0x8a>

        /* Now we can destroy the default control endpoint.  */
        status =  dcd -> ux_slave_dcd_function(dcd, UX_DCD_DESTROY_ENDPOINT,
 8014b7c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8014b7e:	699b      	ldr	r3, [r3, #24]
                                (VOID *) &device -> ux_slave_device_control_endpoint);
 8014b80:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8014b82:	323c      	adds	r2, #60	@ 0x3c
        status =  dcd -> ux_slave_dcd_function(dcd, UX_DCD_DESTROY_ENDPOINT,
 8014b84:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 8014b86:	210f      	movs	r1, #15
 8014b88:	4798      	blx	r3
 8014b8a:	0003      	movs	r3, r0
 8014b8c:	643b      	str	r3, [r7, #64]	@ 0x40

    /* We are reverting to configuration 0.  */
    device -> ux_slave_device_configuration_selected =  0;
 8014b8e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8014b90:	22cc      	movs	r2, #204	@ 0xcc
 8014b92:	2100      	movs	r1, #0
 8014b94:	5099      	str	r1, [r3, r2]

    /* Set the device to be non attached.  */
    device -> ux_slave_device_state =  UX_DEVICE_RESET;
 8014b96:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8014b98:	2200      	movs	r2, #0
 8014b9a:	601a      	str	r2, [r3, #0]

    /* Check the status change callback.  */
    if(_ux_system_slave -> ux_system_slave_change_function != UX_NULL)
 8014b9c:	4b09      	ldr	r3, [pc, #36]	@ (8014bc4 <_ux_device_stack_disconnect+0xc0>)
 8014b9e:	681a      	ldr	r2, [r3, #0]
 8014ba0:	23e0      	movs	r3, #224	@ 0xe0
 8014ba2:	005b      	lsls	r3, r3, #1
 8014ba4:	58d3      	ldr	r3, [r2, r3]
 8014ba6:	2b00      	cmp	r3, #0
 8014ba8:	d006      	beq.n	8014bb8 <_ux_device_stack_disconnect+0xb4>
    {

        /* Inform the application if a callback function was programmed.  */
        _ux_system_slave -> ux_system_slave_change_function(UX_DEVICE_REMOVED);
 8014baa:	4b06      	ldr	r3, [pc, #24]	@ (8014bc4 <_ux_device_stack_disconnect+0xc0>)
 8014bac:	681a      	ldr	r2, [r3, #0]
 8014bae:	23e0      	movs	r3, #224	@ 0xe0
 8014bb0:	005b      	lsls	r3, r3, #1
 8014bb2:	58d3      	ldr	r3, [r2, r3]
 8014bb4:	200a      	movs	r0, #10
 8014bb6:	4798      	blx	r3
    }

    /* Return the status to the caller.  */
    return(status);
 8014bb8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
}
 8014bba:	0018      	movs	r0, r3
 8014bbc:	46bd      	mov	sp, r7
 8014bbe:	b012      	add	sp, #72	@ 0x48
 8014bc0:	bd80      	pop	{r7, pc}
 8014bc2:	46c0      	nop			@ (mov r8, r8)
 8014bc4:	20004540 	.word	0x20004540

08014bc8 <_ux_device_stack_endpoint_stall>:
/*                                            added standalone support,   */
/*                                            resulting in version 6.1.10 */
/*                                                                        */
/**************************************************************************/
UINT  _ux_device_stack_endpoint_stall(UX_SLAVE_ENDPOINT *endpoint)
{
 8014bc8:	b580      	push	{r7, lr}
 8014bca:	b088      	sub	sp, #32
 8014bcc:	af00      	add	r7, sp, #0
 8014bce:	6078      	str	r0, [r7, #4]

    /* If trace is enabled, insert this event into the trace buffer.  */
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_DEVICE_STACK_ENDPOINT_STALL, endpoint, 0, 0, 0, UX_TRACE_DEVICE_STACK_EVENTS, 0, 0)

    /* Get the pointer to the DCD.  */
    dcd =  &_ux_system_slave -> ux_system_slave_dcd;
 8014bd0:	4b17      	ldr	r3, [pc, #92]	@ (8014c30 <_ux_device_stack_endpoint_stall+0x68>)
 8014bd2:	681b      	ldr	r3, [r3, #0]
 8014bd4:	61bb      	str	r3, [r7, #24]

    /* Assume device is in an invalid state here in order to reduce code in following 
       section where interrupts are disabled.  */
    status =  UX_ERROR;
 8014bd6:	23ff      	movs	r3, #255	@ 0xff
 8014bd8:	61fb      	str	r3, [r7, #28]
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 8014bda:	f3ef 8310 	mrs	r3, PRIMASK
 8014bde:	613b      	str	r3, [r7, #16]
    __asm__ volatile (" CPSID i" : : : "memory" );
 8014be0:	b672      	cpsid	i
    return(primask_value);
 8014be2:	693b      	ldr	r3, [r7, #16]

    /* Ensure we don't change the endpoint's state after disconnection routine
       resets it.  */
    UX_DISABLE
 8014be4:	617b      	str	r3, [r7, #20]

    /* Check if the device is in a valid state; as soon as the device is out 
       of the RESET state, transfers occur and thus endpoints may be stalled. */
    if (_ux_system_slave -> ux_system_slave_device.ux_slave_device_state != UX_DEVICE_RESET &&
 8014be6:	4b12      	ldr	r3, [pc, #72]	@ (8014c30 <_ux_device_stack_endpoint_stall+0x68>)
 8014be8:	681b      	ldr	r3, [r3, #0]
 8014bea:	6a1b      	ldr	r3, [r3, #32]
 8014bec:	2b00      	cmp	r3, #0
 8014bee:	d013      	beq.n	8014c18 <_ux_device_stack_endpoint_stall+0x50>
        endpoint -> ux_slave_endpoint_state != UX_ENDPOINT_HALTED)
 8014bf0:	687b      	ldr	r3, [r7, #4]
 8014bf2:	685b      	ldr	r3, [r3, #4]
    if (_ux_system_slave -> ux_system_slave_device.ux_slave_device_state != UX_DEVICE_RESET &&
 8014bf4:	2b02      	cmp	r3, #2
 8014bf6:	d00f      	beq.n	8014c18 <_ux_device_stack_endpoint_stall+0x50>
    {

        /* Stall the endpoint.  */
        status =  dcd -> ux_slave_dcd_function(dcd, UX_DCD_STALL_ENDPOINT, endpoint);
 8014bf8:	69bb      	ldr	r3, [r7, #24]
 8014bfa:	699b      	ldr	r3, [r3, #24]
 8014bfc:	687a      	ldr	r2, [r7, #4]
 8014bfe:	69b8      	ldr	r0, [r7, #24]
 8014c00:	2114      	movs	r1, #20
 8014c02:	4798      	blx	r3
 8014c04:	0003      	movs	r3, r0
 8014c06:	61fb      	str	r3, [r7, #28]

        /* Mark the endpoint state.  */
        if ((endpoint -> ux_slave_endpoint_descriptor.bmAttributes & UX_MASK_ENDPOINT_TYPE) !=
 8014c08:	687b      	ldr	r3, [r7, #4]
 8014c0a:	699b      	ldr	r3, [r3, #24]
 8014c0c:	2203      	movs	r2, #3
 8014c0e:	4013      	ands	r3, r2
 8014c10:	d002      	beq.n	8014c18 <_ux_device_stack_endpoint_stall+0x50>
            UX_CONTROL_ENDPOINT)
            endpoint -> ux_slave_endpoint_state =  UX_ENDPOINT_HALTED;
 8014c12:	687b      	ldr	r3, [r7, #4]
 8014c14:	2202      	movs	r2, #2
 8014c16:	605a      	str	r2, [r3, #4]
 8014c18:	697b      	ldr	r3, [r7, #20]
 8014c1a:	60fb      	str	r3, [r7, #12]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 8014c1c:	68fb      	ldr	r3, [r7, #12]
 8014c1e:	f383 8810 	msr	PRIMASK, r3
}
 8014c22:	46c0      	nop			@ (mov r8, r8)

    /* Restore interrupts.  */
    UX_RESTORE

    /* Return completion status.  */
    return(status);       
 8014c24:	69fb      	ldr	r3, [r7, #28]
}
 8014c26:	0018      	movs	r0, r3
 8014c28:	46bd      	mov	sp, r7
 8014c2a:	b008      	add	sp, #32
 8014c2c:	bd80      	pop	{r7, pc}
 8014c2e:	46c0      	nop			@ (mov r8, r8)
 8014c30:	20004540 	.word	0x20004540

08014c34 <_ux_device_stack_get_status>:
/*                                            supported bi-dir-endpoints, */
/*                                            resulting in version 6.1.6  */
/*                                                                        */
/**************************************************************************/
UINT  _ux_device_stack_get_status(ULONG request_type, ULONG request_index, ULONG request_length)
{
 8014c34:	b580      	push	{r7, lr}
 8014c36:	b08a      	sub	sp, #40	@ 0x28
 8014c38:	af00      	add	r7, sp, #0
 8014c3a:	60f8      	str	r0, [r7, #12]
 8014c3c:	60b9      	str	r1, [r7, #8]
 8014c3e:	607a      	str	r2, [r7, #4]

    /* If trace is enabled, insert this event into the trace buffer.  */
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_DEVICE_STACK_GET_STATUS, request_type, request_index, request_length, 0, UX_TRACE_DEVICE_STACK_EVENTS, 0, 0)

    /* Get the pointer to the DCD.  */
    dcd =  &_ux_system_slave -> ux_system_slave_dcd;
 8014c40:	4b3c      	ldr	r3, [pc, #240]	@ (8014d34 <_ux_device_stack_get_status+0x100>)
 8014c42:	681b      	ldr	r3, [r3, #0]
 8014c44:	623b      	str	r3, [r7, #32]

    /* Get the pointer to the device.  */
    device =  &_ux_system_slave -> ux_system_slave_device;
 8014c46:	4b3b      	ldr	r3, [pc, #236]	@ (8014d34 <_ux_device_stack_get_status+0x100>)
 8014c48:	681b      	ldr	r3, [r3, #0]
 8014c4a:	3320      	adds	r3, #32
 8014c4c:	61fb      	str	r3, [r7, #28]

    /* Get the control endpoint for the device.  */
    endpoint =  &device -> ux_slave_device_control_endpoint;
 8014c4e:	69fb      	ldr	r3, [r7, #28]
 8014c50:	333c      	adds	r3, #60	@ 0x3c
 8014c52:	61bb      	str	r3, [r7, #24]

    /* Get the pointer to the transfer request associated with the endpoint.  */
    transfer_request =  &endpoint -> ux_slave_endpoint_transfer_request;
 8014c54:	69bb      	ldr	r3, [r7, #24]
 8014c56:	3330      	adds	r3, #48	@ 0x30
 8014c58:	617b      	str	r3, [r7, #20]

    /* Reset the status buffer.  */
    *transfer_request -> ux_slave_transfer_request_data_pointer =  0;
 8014c5a:	697b      	ldr	r3, [r7, #20]
 8014c5c:	68db      	ldr	r3, [r3, #12]
 8014c5e:	2200      	movs	r2, #0
 8014c60:	701a      	strb	r2, [r3, #0]
    *(transfer_request -> ux_slave_transfer_request_data_pointer + 1) =  0;
 8014c62:	697b      	ldr	r3, [r7, #20]
 8014c64:	68db      	ldr	r3, [r3, #12]
 8014c66:	3301      	adds	r3, #1
 8014c68:	2200      	movs	r2, #0
 8014c6a:	701a      	strb	r2, [r3, #0]
    
    /* The default length for GET_STATUS is 2, except for OTG get Status.  */
    data_length = 2;
 8014c6c:	2302      	movs	r3, #2
 8014c6e:	627b      	str	r3, [r7, #36]	@ 0x24
    
    /* The status can be for either the device or the endpoint.  */
    switch (request_type & UX_REQUEST_TARGET)
 8014c70:	68fb      	ldr	r3, [r7, #12]
 8014c72:	2203      	movs	r2, #3
 8014c74:	4013      	ands	r3, r2
 8014c76:	d002      	beq.n	8014c7e <_ux_device_stack_get_status+0x4a>
 8014c78:	2b02      	cmp	r3, #2
 8014c7a:	d024      	beq.n	8014cc6 <_ux_device_stack_get_status+0x92>
 8014c7c:	e03e      	b.n	8014cfc <_ux_device_stack_get_status+0xc8>
    
    case UX_REQUEST_TARGET_DEVICE:

        /* When the device is probed, it is either for the power/remote capabilities or OTG role swap.  
           We differentiate with the Windex, 0 or OTG status Selector.  */
        if (request_index == UX_OTG_STATUS_SELECTOR)
 8014c7e:	68ba      	ldr	r2, [r7, #8]
 8014c80:	23f0      	movs	r3, #240	@ 0xf0
 8014c82:	021b      	lsls	r3, r3, #8
 8014c84:	429a      	cmp	r2, r3
 8014c86:	d102      	bne.n	8014c8e <_ux_device_stack_get_status+0x5a>
        {

            /* Set the data length to 1.  */
            data_length = 1;
 8014c88:	2301      	movs	r3, #1
 8014c8a:	627b      	str	r3, [r7, #36]	@ 0x24

            if (_ux_system_slave -> ux_system_slave_remote_wakeup_enabled)
                *transfer_request -> ux_slave_transfer_request_data_pointer |=  2;
        }
        
        break;
 8014c8c:	e03e      	b.n	8014d0c <_ux_device_stack_get_status+0xd8>
            if (_ux_system_slave -> ux_system_slave_power_state == UX_DEVICE_SELF_POWERED)
 8014c8e:	4b29      	ldr	r3, [pc, #164]	@ (8014d34 <_ux_device_stack_get_status+0x100>)
 8014c90:	681a      	ldr	r2, [r3, #0]
 8014c92:	23d0      	movs	r3, #208	@ 0xd0
 8014c94:	005b      	lsls	r3, r3, #1
 8014c96:	58d3      	ldr	r3, [r2, r3]
 8014c98:	2b02      	cmp	r3, #2
 8014c9a:	d103      	bne.n	8014ca4 <_ux_device_stack_get_status+0x70>
                *transfer_request -> ux_slave_transfer_request_data_pointer =  1;
 8014c9c:	697b      	ldr	r3, [r7, #20]
 8014c9e:	68db      	ldr	r3, [r3, #12]
 8014ca0:	2201      	movs	r2, #1
 8014ca2:	701a      	strb	r2, [r3, #0]
            if (_ux_system_slave -> ux_system_slave_remote_wakeup_enabled)
 8014ca4:	4b23      	ldr	r3, [pc, #140]	@ (8014d34 <_ux_device_stack_get_status+0x100>)
 8014ca6:	681a      	ldr	r2, [r3, #0]
 8014ca8:	23d4      	movs	r3, #212	@ 0xd4
 8014caa:	005b      	lsls	r3, r3, #1
 8014cac:	58d3      	ldr	r3, [r2, r3]
 8014cae:	2b00      	cmp	r3, #0
 8014cb0:	d02c      	beq.n	8014d0c <_ux_device_stack_get_status+0xd8>
                *transfer_request -> ux_slave_transfer_request_data_pointer |=  2;
 8014cb2:	697b      	ldr	r3, [r7, #20]
 8014cb4:	68db      	ldr	r3, [r3, #12]
 8014cb6:	781a      	ldrb	r2, [r3, #0]
 8014cb8:	697b      	ldr	r3, [r7, #20]
 8014cba:	68db      	ldr	r3, [r3, #12]
 8014cbc:	2102      	movs	r1, #2
 8014cbe:	430a      	orrs	r2, r1
 8014cc0:	b2d2      	uxtb	r2, r2
 8014cc2:	701a      	strb	r2, [r3, #0]
        break;
 8014cc4:	e022      	b.n	8014d0c <_ux_device_stack_get_status+0xd8>
        status =  dcd -> ux_slave_dcd_function(dcd, UX_DCD_ENDPOINT_STATUS, (VOID *)(ALIGN_TYPE)(request_index & (UINT)~UX_ENDPOINT_DIRECTION));
#else

        /* This feature returns the halt state of a specific endpoint.  The endpoint address
           is used to retrieve the endpoint container.  */
        status =  dcd -> ux_slave_dcd_function(dcd, UX_DCD_ENDPOINT_STATUS, (VOID *)(ALIGN_TYPE)(request_index));
 8014cc6:	6a3b      	ldr	r3, [r7, #32]
 8014cc8:	699b      	ldr	r3, [r3, #24]
 8014cca:	68ba      	ldr	r2, [r7, #8]
 8014ccc:	6a38      	ldr	r0, [r7, #32]
 8014cce:	2115      	movs	r1, #21
 8014cd0:	4798      	blx	r3
 8014cd2:	0003      	movs	r3, r0
 8014cd4:	613b      	str	r3, [r7, #16]
#endif

        /* Check the status. We may have a unknown endpoint.  */
        if (status != UX_ERROR)
 8014cd6:	693b      	ldr	r3, [r7, #16]
 8014cd8:	2bff      	cmp	r3, #255	@ 0xff
 8014cda:	d007      	beq.n	8014cec <_ux_device_stack_get_status+0xb8>
        {

            if (status == UX_TRUE)
 8014cdc:	693b      	ldr	r3, [r7, #16]
 8014cde:	2b01      	cmp	r3, #1
 8014ce0:	d116      	bne.n	8014d10 <_ux_device_stack_get_status+0xdc>
                *transfer_request -> ux_slave_transfer_request_data_pointer =  1;
 8014ce2:	697b      	ldr	r3, [r7, #20]
 8014ce4:	68db      	ldr	r3, [r3, #12]
 8014ce6:	2201      	movs	r2, #1
 8014ce8:	701a      	strb	r2, [r3, #0]
            dcd -> ux_slave_dcd_function(dcd, UX_DCD_STALL_ENDPOINT, endpoint);
    
            /* No more work to do here.  The command failed but the upper layer does not depend on it.  */
            return(UX_SUCCESS);            
        }
        break;
 8014cea:	e011      	b.n	8014d10 <_ux_device_stack_get_status+0xdc>
            dcd -> ux_slave_dcd_function(dcd, UX_DCD_STALL_ENDPOINT, endpoint);
 8014cec:	6a3b      	ldr	r3, [r7, #32]
 8014cee:	699b      	ldr	r3, [r3, #24]
 8014cf0:	69ba      	ldr	r2, [r7, #24]
 8014cf2:	6a38      	ldr	r0, [r7, #32]
 8014cf4:	2114      	movs	r1, #20
 8014cf6:	4798      	blx	r3
            return(UX_SUCCESS);            
 8014cf8:	2300      	movs	r3, #0
 8014cfa:	e016      	b.n	8014d2a <_ux_device_stack_get_status+0xf6>

    default:
        
        /* We stall the command.  */
        dcd -> ux_slave_dcd_function(dcd, UX_DCD_STALL_ENDPOINT, endpoint);
 8014cfc:	6a3b      	ldr	r3, [r7, #32]
 8014cfe:	699b      	ldr	r3, [r3, #24]
 8014d00:	69ba      	ldr	r2, [r7, #24]
 8014d02:	6a38      	ldr	r0, [r7, #32]
 8014d04:	2114      	movs	r1, #20
 8014d06:	4798      	blx	r3
    
        /* No more work to do here.  The command failed but the upper layer does not depend on it.  */
        return(UX_SUCCESS);            
 8014d08:	2300      	movs	r3, #0
 8014d0a:	e00e      	b.n	8014d2a <_ux_device_stack_get_status+0xf6>
        break;
 8014d0c:	46c0      	nop			@ (mov r8, r8)
 8014d0e:	e000      	b.n	8014d12 <_ux_device_stack_get_status+0xde>
        break;
 8014d10:	46c0      	nop			@ (mov r8, r8)
    }
    
    /* Set the phase of the transfer to data out.  */
    transfer_request -> ux_slave_transfer_request_phase =  UX_TRANSFER_PHASE_DATA_OUT;
 8014d12:	697b      	ldr	r3, [r7, #20]
 8014d14:	2203      	movs	r2, #3
 8014d16:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Send the descriptor with the appropriate length to the host.  */
    status =  _ux_device_stack_transfer_request(transfer_request, data_length, data_length);
 8014d18:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8014d1a:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8014d1c:	697b      	ldr	r3, [r7, #20]
 8014d1e:	0018      	movs	r0, r3
 8014d20:	f000 fa72 	bl	8015208 <_ux_device_stack_transfer_request>
 8014d24:	0003      	movs	r3, r0
 8014d26:	613b      	str	r3, [r7, #16]

    /* Return the function status.  */
    return(status);
 8014d28:	693b      	ldr	r3, [r7, #16]
}
 8014d2a:	0018      	movs	r0, r3
 8014d2c:	46bd      	mov	sp, r7
 8014d2e:	b00a      	add	sp, #40	@ 0x28
 8014d30:	bd80      	pop	{r7, pc}
 8014d32:	46c0      	nop			@ (mov r8, r8)
 8014d34:	20004540 	.word	0x20004540

08014d38 <_ux_device_stack_interface_delete>:
/*  09-30-2020     Chaoqiong Xiao           Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _ux_device_stack_interface_delete(UX_SLAVE_INTERFACE *interface)
{
 8014d38:	b580      	push	{r7, lr}
 8014d3a:	b086      	sub	sp, #24
 8014d3c:	af00      	add	r7, sp, #0
 8014d3e:	6078      	str	r0, [r7, #4]

    /* If trace is enabled, insert this event into the trace buffer.  */
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_DEVICE_STACK_INTERFACE_DELETE, interface, 0, 0, 0, UX_TRACE_DEVICE_STACK_EVENTS, 0, 0)

    /* Get the pointer to the device.  */
    device =  &_ux_system_slave -> ux_system_slave_device;
 8014d40:	4b20      	ldr	r3, [pc, #128]	@ (8014dc4 <_ux_device_stack_interface_delete+0x8c>)
 8014d42:	681b      	ldr	r3, [r3, #0]
 8014d44:	3320      	adds	r3, #32
 8014d46:	613b      	str	r3, [r7, #16]

    /* Find the first endpoints associated with this interface.  */    
    next_endpoint =  interface -> ux_slave_interface_first_endpoint;        
 8014d48:	687b      	ldr	r3, [r7, #4]
 8014d4a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8014d4c:	617b      	str	r3, [r7, #20]
    
    /* Parse all the endpoints.  */    
    while (next_endpoint != UX_NULL)
 8014d4e:	e01c      	b.n	8014d8a <_ux_device_stack_interface_delete+0x52>
    {

        /* Save this endpoint.  */
        endpoint =  next_endpoint;
 8014d50:	697b      	ldr	r3, [r7, #20]
 8014d52:	60fb      	str	r3, [r7, #12]
        
        /* Find the next endpoint.  */
        next_endpoint =  endpoint -> ux_slave_endpoint_next_endpoint;
 8014d54:	68fb      	ldr	r3, [r7, #12]
 8014d56:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8014d58:	617b      	str	r3, [r7, #20]
        
        /* Get the pointer to the DCD.  */
        dcd =  &_ux_system_slave->ux_system_slave_dcd;
 8014d5a:	4b1a      	ldr	r3, [pc, #104]	@ (8014dc4 <_ux_device_stack_interface_delete+0x8c>)
 8014d5c:	681b      	ldr	r3, [r3, #0]
 8014d5e:	60bb      	str	r3, [r7, #8]

        /* The endpoint must be destroyed.  */
        dcd -> ux_slave_dcd_function(dcd, UX_DCD_DESTROY_ENDPOINT, endpoint);
 8014d60:	68bb      	ldr	r3, [r7, #8]
 8014d62:	699b      	ldr	r3, [r3, #24]
 8014d64:	68fa      	ldr	r2, [r7, #12]
 8014d66:	68b8      	ldr	r0, [r7, #8]
 8014d68:	210f      	movs	r1, #15
 8014d6a:	4798      	blx	r3

        /* Free the endpoint.  */
        endpoint -> ux_slave_endpoint_status =  UX_UNUSED;
 8014d6c:	68fb      	ldr	r3, [r7, #12]
 8014d6e:	2200      	movs	r2, #0
 8014d70:	601a      	str	r2, [r3, #0]

        /* Make sure the endpoint instance is now cleaned up.  */
        endpoint -> ux_slave_endpoint_state =  0;
 8014d72:	68fb      	ldr	r3, [r7, #12]
 8014d74:	2200      	movs	r2, #0
 8014d76:	605a      	str	r2, [r3, #4]
        endpoint -> ux_slave_endpoint_next_endpoint =  UX_NULL;
 8014d78:	68fb      	ldr	r3, [r7, #12]
 8014d7a:	2200      	movs	r2, #0
 8014d7c:	625a      	str	r2, [r3, #36]	@ 0x24
        endpoint -> ux_slave_endpoint_interface =  UX_NULL;
 8014d7e:	68fb      	ldr	r3, [r7, #12]
 8014d80:	2200      	movs	r2, #0
 8014d82:	629a      	str	r2, [r3, #40]	@ 0x28
        endpoint -> ux_slave_endpoint_device =  UX_NULL;
 8014d84:	68fb      	ldr	r3, [r7, #12]
 8014d86:	2200      	movs	r2, #0
 8014d88:	62da      	str	r2, [r3, #44]	@ 0x2c
    while (next_endpoint != UX_NULL)
 8014d8a:	697b      	ldr	r3, [r7, #20]
 8014d8c:	2b00      	cmp	r3, #0
 8014d8e:	d1df      	bne.n	8014d50 <_ux_device_stack_interface_delete+0x18>
    }        

    /* It's always from first one (to delete).  */
    /* Rebuild the first link.  */
    device -> ux_slave_device_first_interface =  interface -> ux_slave_interface_next_interface;
 8014d90:	687b      	ldr	r3, [r7, #4]
 8014d92:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8014d94:	693b      	ldr	r3, [r7, #16]
 8014d96:	21f0      	movs	r1, #240	@ 0xf0
 8014d98:	505a      	str	r2, [r3, r1]

    /* The interface is removed from the link, its memory must be cleaned and returned to the pool.  */
    interface -> ux_slave_interface_class          =  UX_NULL;
 8014d9a:	687b      	ldr	r3, [r7, #4]
 8014d9c:	2200      	movs	r2, #0
 8014d9e:	605a      	str	r2, [r3, #4]
    interface -> ux_slave_interface_class_instance =  UX_NULL;
 8014da0:	687b      	ldr	r3, [r7, #4]
 8014da2:	2200      	movs	r2, #0
 8014da4:	609a      	str	r2, [r3, #8]
    interface -> ux_slave_interface_next_interface =  UX_NULL;
 8014da6:	687b      	ldr	r3, [r7, #4]
 8014da8:	2200      	movs	r2, #0
 8014daa:	631a      	str	r2, [r3, #48]	@ 0x30
    interface -> ux_slave_interface_first_endpoint =  UX_NULL;
 8014dac:	687b      	ldr	r3, [r7, #4]
 8014dae:	2200      	movs	r2, #0
 8014db0:	635a      	str	r2, [r3, #52]	@ 0x34
    interface -> ux_slave_interface_status         =  UX_UNUSED;
 8014db2:	687b      	ldr	r3, [r7, #4]
 8014db4:	2200      	movs	r2, #0
 8014db6:	601a      	str	r2, [r3, #0]

    /* Return successful completion.  */    
    return(UX_SUCCESS);       
 8014db8:	2300      	movs	r3, #0
}
 8014dba:	0018      	movs	r0, r3
 8014dbc:	46bd      	mov	sp, r7
 8014dbe:	b006      	add	sp, #24
 8014dc0:	bd80      	pop	{r7, pc}
 8014dc2:	46c0      	nop			@ (mov r8, r8)
 8014dc4:	20004540 	.word	0x20004540

08014dc8 <_ux_device_stack_interface_set>:
/*                                            resulting in version 6.1.9  */
/*                                                                        */
/**************************************************************************/
UINT  _ux_device_stack_interface_set(UCHAR * device_framework, ULONG device_framework_length,
                                                    ULONG alternate_setting_value)
{
 8014dc8:	b580      	push	{r7, lr}
 8014dca:	b092      	sub	sp, #72	@ 0x48
 8014dcc:	af00      	add	r7, sp, #0
 8014dce:	60f8      	str	r0, [r7, #12]
 8014dd0:	60b9      	str	r1, [r7, #8]
 8014dd2:	607a      	str	r2, [r7, #4]

    /* If trace is enabled, insert this event into the trace buffer.  */
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_DEVICE_STACK_INTERFACE_SET, alternate_setting_value, 0, 0, 0, UX_TRACE_DEVICE_STACK_EVENTS, 0, 0)

    /* Get the pointer to the DCD.  */
    dcd =  &_ux_system_slave -> ux_system_slave_dcd;
 8014dd4:	4b86      	ldr	r3, [pc, #536]	@ (8014ff0 <_ux_device_stack_interface_set+0x228>)
 8014dd6:	681b      	ldr	r3, [r3, #0]
 8014dd8:	62bb      	str	r3, [r7, #40]	@ 0x28

    /* Get the pointer to the device.  */
    device =  &_ux_system_slave -> ux_system_slave_device;
 8014dda:	4b85      	ldr	r3, [pc, #532]	@ (8014ff0 <_ux_device_stack_interface_set+0x228>)
 8014ddc:	681b      	ldr	r3, [r3, #0]
 8014dde:	3320      	adds	r3, #32
 8014de0:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Find a free interface in the pool and hook it to the 
       existing interface.  */
    interface = device -> ux_slave_device_interfaces_pool;
 8014de2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014de4:	22f4      	movs	r2, #244	@ 0xf4
 8014de6:	589b      	ldr	r3, [r3, r2]
 8014de8:	647b      	str	r3, [r7, #68]	@ 0x44

#if !defined(UX_DEVICE_INITIALIZE_FRAMEWORK_SCAN_DISABLE) || UX_MAX_DEVICE_INTERFACES > 1
    interfaces_pool_number = device -> ux_slave_device_interfaces_pool_number;
 8014dea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014dec:	22f8      	movs	r2, #248	@ 0xf8
 8014dee:	589b      	ldr	r3, [r3, r2]
 8014df0:	63fb      	str	r3, [r7, #60]	@ 0x3c
    while (interfaces_pool_number != 0)
 8014df2:	e009      	b.n	8014e08 <_ux_device_stack_interface_set+0x40>
    {
        /* Check if this interface is free.  */
        if (interface -> ux_slave_interface_status == UX_UNUSED)
 8014df4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8014df6:	681b      	ldr	r3, [r3, #0]
 8014df8:	2b00      	cmp	r3, #0
 8014dfa:	d009      	beq.n	8014e10 <_ux_device_stack_interface_set+0x48>
            break;
    
        /* Try the next interface.  */
        interface++;
 8014dfc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8014dfe:	3338      	adds	r3, #56	@ 0x38
 8014e00:	647b      	str	r3, [r7, #68]	@ 0x44
        
        /* Decrement the number of interfaces left to scan in the pool.  */
        interfaces_pool_number--;
 8014e02:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8014e04:	3b01      	subs	r3, #1
 8014e06:	63fb      	str	r3, [r7, #60]	@ 0x3c
    while (interfaces_pool_number != 0)
 8014e08:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8014e0a:	2b00      	cmp	r3, #0
 8014e0c:	d1f2      	bne.n	8014df4 <_ux_device_stack_interface_set+0x2c>
 8014e0e:	e000      	b.n	8014e12 <_ux_device_stack_interface_set+0x4a>
            break;
 8014e10:	46c0      	nop			@ (mov r8, r8)
    }

    /* Did we find a free interface ?  */
    if (interfaces_pool_number == 0)
 8014e12:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8014e14:	2b00      	cmp	r3, #0
 8014e16:	d101      	bne.n	8014e1c <_ux_device_stack_interface_set+0x54>
        return(UX_MEMORY_INSUFFICIENT);
 8014e18:	2312      	movs	r3, #18
 8014e1a:	e0e5      	b.n	8014fe8 <_ux_device_stack_interface_set+0x220>
        return(UX_MEMORY_INSUFFICIENT);
    
#endif

    /* Mark this interface as used now.  */
    interface -> ux_slave_interface_status = UX_USED;
 8014e1c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8014e1e:	2201      	movs	r2, #1
 8014e20:	601a      	str	r2, [r3, #0]

    /* Parse the descriptor in something more readable.  */
    _ux_utility_descriptor_parse(device_framework,
                _ux_system_interface_descriptor_structure,
                UX_INTERFACE_DESCRIPTOR_ENTRIES,
                (UCHAR *) &interface -> ux_slave_interface_descriptor);
 8014e22:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8014e24:	330c      	adds	r3, #12
    _ux_utility_descriptor_parse(device_framework,
 8014e26:	4973      	ldr	r1, [pc, #460]	@ (8014ff4 <_ux_device_stack_interface_set+0x22c>)
 8014e28:	68f8      	ldr	r0, [r7, #12]
 8014e2a:	2209      	movs	r2, #9
 8014e2c:	f000 faad 	bl	801538a <_ux_utility_descriptor_parse>

#if !defined(UX_DEVICE_INITIALIZE_FRAMEWORK_SCAN_DISABLE) || UX_MAX_DEVICE_INTERFACES > 1

    /* Attach this interface to the end of the interface chain.  */
    if (device -> ux_slave_device_first_interface == UX_NULL)
 8014e30:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014e32:	22f0      	movs	r2, #240	@ 0xf0
 8014e34:	589b      	ldr	r3, [r3, r2]
 8014e36:	2b00      	cmp	r3, #0
 8014e38:	d104      	bne.n	8014e44 <_ux_device_stack_interface_set+0x7c>
    {

        device -> ux_slave_device_first_interface =  interface;
 8014e3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014e3c:	21f0      	movs	r1, #240	@ 0xf0
 8014e3e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8014e40:	505a      	str	r2, [r3, r1]
 8014e42:	e00e      	b.n	8014e62 <_ux_device_stack_interface_set+0x9a>
    }
    else
    {
        /* Multiple interfaces exist, so find the end of the chain.  */
        interface_link =  device -> ux_slave_device_first_interface;
 8014e44:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014e46:	22f0      	movs	r2, #240	@ 0xf0
 8014e48:	589b      	ldr	r3, [r3, r2]
 8014e4a:	643b      	str	r3, [r7, #64]	@ 0x40
        while (interface_link -> ux_slave_interface_next_interface != UX_NULL)
 8014e4c:	e002      	b.n	8014e54 <_ux_device_stack_interface_set+0x8c>
            interface_link =  interface_link -> ux_slave_interface_next_interface;
 8014e4e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8014e50:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8014e52:	643b      	str	r3, [r7, #64]	@ 0x40
        while (interface_link -> ux_slave_interface_next_interface != UX_NULL)
 8014e54:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8014e56:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8014e58:	2b00      	cmp	r3, #0
 8014e5a:	d1f8      	bne.n	8014e4e <_ux_device_stack_interface_set+0x86>
        interface_link -> ux_slave_interface_next_interface =  interface;
 8014e5c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8014e5e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8014e60:	631a      	str	r2, [r3, #48]	@ 0x30
    /* It must be very first one.  */
    device -> ux_slave_device_first_interface = interface;
#endif

    /* Point beyond the interface descriptor.  */
    device_framework_length -=  (ULONG) *device_framework;
 8014e62:	68fb      	ldr	r3, [r7, #12]
 8014e64:	781b      	ldrb	r3, [r3, #0]
 8014e66:	001a      	movs	r2, r3
 8014e68:	68bb      	ldr	r3, [r7, #8]
 8014e6a:	1a9b      	subs	r3, r3, r2
 8014e6c:	60bb      	str	r3, [r7, #8]
    device_framework +=  (ULONG) *device_framework;
 8014e6e:	68fb      	ldr	r3, [r7, #12]
 8014e70:	781b      	ldrb	r3, [r3, #0]
 8014e72:	001a      	movs	r2, r3
 8014e74:	68fb      	ldr	r3, [r7, #12]
 8014e76:	189b      	adds	r3, r3, r2
 8014e78:	60fb      	str	r3, [r7, #12]

    /* Parse the device framework and locate endpoint descriptor(s).  */
    while (device_framework_length != 0)
 8014e7a:	e0aa      	b.n	8014fd2 <_ux_device_stack_interface_set+0x20a>
    {

        /* Get the length of the current descriptor.  */
        descriptor_length =  (ULONG) *device_framework;
 8014e7c:	68fb      	ldr	r3, [r7, #12]
 8014e7e:	781b      	ldrb	r3, [r3, #0]
 8014e80:	61fb      	str	r3, [r7, #28]

        /* And its type.  */
        descriptor_type =  *(device_framework + 1);
 8014e82:	211b      	movs	r1, #27
 8014e84:	187b      	adds	r3, r7, r1
 8014e86:	68fa      	ldr	r2, [r7, #12]
 8014e88:	7852      	ldrb	r2, [r2, #1]
 8014e8a:	701a      	strb	r2, [r3, #0]
                
        /* Check if this is an endpoint descriptor.  */
        switch(descriptor_type)
 8014e8c:	187b      	adds	r3, r7, r1
 8014e8e:	781b      	ldrb	r3, [r3, #0]
 8014e90:	2b05      	cmp	r3, #5
 8014e92:	d008      	beq.n	8014ea6 <_ux_device_stack_interface_set+0xde>
 8014e94:	dd00      	ble.n	8014e98 <_ux_device_stack_interface_set+0xd0>
 8014e96:	e093      	b.n	8014fc0 <_ux_device_stack_interface_set+0x1f8>
 8014e98:	2b02      	cmp	r3, #2
 8014e9a:	d100      	bne.n	8014e9e <_ux_device_stack_interface_set+0xd6>
 8014e9c:	e088      	b.n	8014fb0 <_ux_device_stack_interface_set+0x1e8>
 8014e9e:	2b04      	cmp	r3, #4
 8014ea0:	d100      	bne.n	8014ea4 <_ux_device_stack_interface_set+0xdc>
 8014ea2:	e085      	b.n	8014fb0 <_ux_device_stack_interface_set+0x1e8>

            /* Return the status to the caller.  */
            return(status);

        default:
            break;
 8014ea4:	e08c      	b.n	8014fc0 <_ux_device_stack_interface_set+0x1f8>
            endpoint = device -> ux_slave_device_endpoints_pool;
 8014ea6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014ea8:	22fc      	movs	r2, #252	@ 0xfc
 8014eaa:	589b      	ldr	r3, [r3, r2]
 8014eac:	63bb      	str	r3, [r7, #56]	@ 0x38
            endpoints_pool_number = device -> ux_slave_device_endpoints_pool_number;
 8014eae:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8014eb0:	2380      	movs	r3, #128	@ 0x80
 8014eb2:	005b      	lsls	r3, r3, #1
 8014eb4:	58d3      	ldr	r3, [r2, r3]
 8014eb6:	633b      	str	r3, [r7, #48]	@ 0x30
            while (endpoints_pool_number != 0)
 8014eb8:	e00d      	b.n	8014ed6 <_ux_device_stack_interface_set+0x10e>
                if (endpoint ->    ux_slave_endpoint_status == UX_UNUSED)
 8014eba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8014ebc:	681b      	ldr	r3, [r3, #0]
 8014ebe:	2b00      	cmp	r3, #0
 8014ec0:	d103      	bne.n	8014eca <_ux_device_stack_interface_set+0x102>
                    endpoint ->    ux_slave_endpoint_status = UX_USED;
 8014ec2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8014ec4:	2201      	movs	r2, #1
 8014ec6:	601a      	str	r2, [r3, #0]
                    break;
 8014ec8:	e008      	b.n	8014edc <_ux_device_stack_interface_set+0x114>
                endpoint++;
 8014eca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8014ecc:	3390      	adds	r3, #144	@ 0x90
 8014ece:	63bb      	str	r3, [r7, #56]	@ 0x38
               endpoints_pool_number--; 
 8014ed0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014ed2:	3b01      	subs	r3, #1
 8014ed4:	633b      	str	r3, [r7, #48]	@ 0x30
            while (endpoints_pool_number != 0)
 8014ed6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014ed8:	2b00      	cmp	r3, #0
 8014eda:	d1ee      	bne.n	8014eba <_ux_device_stack_interface_set+0xf2>
            if (endpoints_pool_number == 0)
 8014edc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014ede:	2b00      	cmp	r3, #0
 8014ee0:	d101      	bne.n	8014ee6 <_ux_device_stack_interface_set+0x11e>
                return(UX_MEMORY_INSUFFICIENT);
 8014ee2:	2312      	movs	r3, #18
 8014ee4:	e080      	b.n	8014fe8 <_ux_device_stack_interface_set+0x220>
                            (UCHAR *) &endpoint -> ux_slave_endpoint_descriptor);
 8014ee6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8014ee8:	330c      	adds	r3, #12
            _ux_utility_descriptor_parse(device_framework,
 8014eea:	4943      	ldr	r1, [pc, #268]	@ (8014ff8 <_ux_device_stack_interface_set+0x230>)
 8014eec:	68f8      	ldr	r0, [r7, #12]
 8014eee:	2206      	movs	r2, #6
 8014ef0:	f000 fa4b 	bl	801538a <_ux_utility_descriptor_parse>
            transfer_request =  &endpoint -> ux_slave_endpoint_transfer_request;
 8014ef4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8014ef6:	3330      	adds	r3, #48	@ 0x30
 8014ef8:	617b      	str	r3, [r7, #20]
                    endpoint -> ux_slave_endpoint_descriptor.wMaxPacketSize &
 8014efa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8014efc:	69db      	ldr	r3, [r3, #28]
            max_transfer_length =
 8014efe:	055b      	lsls	r3, r3, #21
 8014f00:	0d5b      	lsrs	r3, r3, #21
 8014f02:	62fb      	str	r3, [r7, #44]	@ 0x2c
            if ((_ux_system_slave -> ux_system_slave_speed == UX_HIGH_SPEED_DEVICE) &&
 8014f04:	4b3a      	ldr	r3, [pc, #232]	@ (8014ff0 <_ux_device_stack_interface_set+0x228>)
 8014f06:	681a      	ldr	r2, [r3, #0]
 8014f08:	23ce      	movs	r3, #206	@ 0xce
 8014f0a:	005b      	lsls	r3, r3, #1
 8014f0c:	58d3      	ldr	r3, [r2, r3]
 8014f0e:	2b02      	cmp	r3, #2
 8014f10:	d117      	bne.n	8014f42 <_ux_device_stack_interface_set+0x17a>
                (endpoint -> ux_slave_endpoint_descriptor.bmAttributes & 0x1u))
 8014f12:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8014f14:	699b      	ldr	r3, [r3, #24]
 8014f16:	2201      	movs	r2, #1
 8014f18:	4013      	ands	r3, r2
            if ((_ux_system_slave -> ux_system_slave_speed == UX_HIGH_SPEED_DEVICE) &&
 8014f1a:	d012      	beq.n	8014f42 <_ux_device_stack_interface_set+0x17a>
                n_trans = endpoint -> ux_slave_endpoint_descriptor.wMaxPacketSize &
 8014f1c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8014f1e:	69da      	ldr	r2, [r3, #28]
 8014f20:	23c0      	movs	r3, #192	@ 0xc0
 8014f22:	015b      	lsls	r3, r3, #5
 8014f24:	4013      	ands	r3, r2
 8014f26:	613b      	str	r3, [r7, #16]
                if (n_trans)
 8014f28:	693b      	ldr	r3, [r7, #16]
 8014f2a:	2b00      	cmp	r3, #0
 8014f2c:	d009      	beq.n	8014f42 <_ux_device_stack_interface_set+0x17a>
                    n_trans >>= UX_MAX_NUMBER_OF_TRANSACTIONS_SHIFT;
 8014f2e:	693b      	ldr	r3, [r7, #16]
 8014f30:	0adb      	lsrs	r3, r3, #11
 8014f32:	613b      	str	r3, [r7, #16]
                    n_trans ++;
 8014f34:	693b      	ldr	r3, [r7, #16]
 8014f36:	3301      	adds	r3, #1
 8014f38:	613b      	str	r3, [r7, #16]
                    max_transfer_length *= n_trans;
 8014f3a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014f3c:	693a      	ldr	r2, [r7, #16]
 8014f3e:	4353      	muls	r3, r2
 8014f40:	62fb      	str	r3, [r7, #44]	@ 0x2c
            transfer_request -> ux_slave_transfer_request_transfer_length = max_transfer_length;
 8014f42:	697b      	ldr	r3, [r7, #20]
 8014f44:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8014f46:	621a      	str	r2, [r3, #32]
            transfer_request -> ux_slave_transfer_request_endpoint =  endpoint;
 8014f48:	697b      	ldr	r3, [r7, #20]
 8014f4a:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8014f4c:	609a      	str	r2, [r3, #8]
            transfer_request -> ux_slave_transfer_request_timeout = UX_WAIT_FOREVER;
 8014f4e:	697b      	ldr	r3, [r7, #20]
 8014f50:	2201      	movs	r2, #1
 8014f52:	4252      	negs	r2, r2
 8014f54:	64da      	str	r2, [r3, #76]	@ 0x4c
            endpoint -> ux_slave_endpoint_interface =  interface;
 8014f56:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8014f58:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8014f5a:	629a      	str	r2, [r3, #40]	@ 0x28
            endpoint -> ux_slave_endpoint_device =  device;
 8014f5c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8014f5e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8014f60:	62da      	str	r2, [r3, #44]	@ 0x2c
            status =  dcd -> ux_slave_dcd_function(dcd, UX_DCD_CREATE_ENDPOINT, (VOID *) endpoint); 
 8014f62:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014f64:	699b      	ldr	r3, [r3, #24]
 8014f66:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8014f68:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8014f6a:	210e      	movs	r1, #14
 8014f6c:	4798      	blx	r3
 8014f6e:	0003      	movs	r3, r0
 8014f70:	623b      	str	r3, [r7, #32]
            if (status != UX_SUCCESS)
 8014f72:	6a3b      	ldr	r3, [r7, #32]
 8014f74:	2b00      	cmp	r3, #0
 8014f76:	d004      	beq.n	8014f82 <_ux_device_stack_interface_set+0x1ba>
                endpoint -> ux_slave_endpoint_status = UX_UNUSED;
 8014f78:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8014f7a:	2200      	movs	r2, #0
 8014f7c:	601a      	str	r2, [r3, #0]
                return(status);
 8014f7e:	6a3b      	ldr	r3, [r7, #32]
 8014f80:	e032      	b.n	8014fe8 <_ux_device_stack_interface_set+0x220>
            if (interface -> ux_slave_interface_first_endpoint == UX_NULL)
 8014f82:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8014f84:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8014f86:	2b00      	cmp	r3, #0
 8014f88:	d103      	bne.n	8014f92 <_ux_device_stack_interface_set+0x1ca>
                interface -> ux_slave_interface_first_endpoint =  endpoint;
 8014f8a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8014f8c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8014f8e:	635a      	str	r2, [r3, #52]	@ 0x34
            break;
 8014f90:	e017      	b.n	8014fc2 <_ux_device_stack_interface_set+0x1fa>
                endpoint_link =  interface -> ux_slave_interface_first_endpoint;
 8014f92:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8014f94:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8014f96:	637b      	str	r3, [r7, #52]	@ 0x34
                while (endpoint_link -> ux_slave_endpoint_next_endpoint != UX_NULL)
 8014f98:	e002      	b.n	8014fa0 <_ux_device_stack_interface_set+0x1d8>
                    endpoint_link =  endpoint_link -> ux_slave_endpoint_next_endpoint;
 8014f9a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8014f9c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8014f9e:	637b      	str	r3, [r7, #52]	@ 0x34
                while (endpoint_link -> ux_slave_endpoint_next_endpoint != UX_NULL)
 8014fa0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8014fa2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8014fa4:	2b00      	cmp	r3, #0
 8014fa6:	d1f8      	bne.n	8014f9a <_ux_device_stack_interface_set+0x1d2>
                endpoint_link -> ux_slave_endpoint_next_endpoint =  endpoint;
 8014fa8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8014faa:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8014fac:	625a      	str	r2, [r3, #36]	@ 0x24
            break;
 8014fae:	e008      	b.n	8014fc2 <_ux_device_stack_interface_set+0x1fa>
            status =  _ux_device_stack_interface_start(interface);
 8014fb0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8014fb2:	0018      	movs	r0, r3
 8014fb4:	f000 f822 	bl	8014ffc <_ux_device_stack_interface_start>
 8014fb8:	0003      	movs	r3, r0
 8014fba:	623b      	str	r3, [r7, #32]
            return(status);
 8014fbc:	6a3b      	ldr	r3, [r7, #32]
 8014fbe:	e013      	b.n	8014fe8 <_ux_device_stack_interface_set+0x220>
            break;
 8014fc0:	46c0      	nop			@ (mov r8, r8)
        }

        /* Adjust what is left of the device framework.  */
        device_framework_length -=  descriptor_length;
 8014fc2:	68ba      	ldr	r2, [r7, #8]
 8014fc4:	69fb      	ldr	r3, [r7, #28]
 8014fc6:	1ad3      	subs	r3, r2, r3
 8014fc8:	60bb      	str	r3, [r7, #8]

        /* Point to the next descriptor.  */
        device_framework +=  descriptor_length;
 8014fca:	68fa      	ldr	r2, [r7, #12]
 8014fcc:	69fb      	ldr	r3, [r7, #28]
 8014fce:	18d3      	adds	r3, r2, r3
 8014fd0:	60fb      	str	r3, [r7, #12]
    while (device_framework_length != 0)
 8014fd2:	68bb      	ldr	r3, [r7, #8]
 8014fd4:	2b00      	cmp	r3, #0
 8014fd6:	d000      	beq.n	8014fda <_ux_device_stack_interface_set+0x212>
 8014fd8:	e750      	b.n	8014e7c <_ux_device_stack_interface_set+0xb4>
    }

    /* The interface attached to this configuration must be started at the class
       level.  */
    status =  _ux_device_stack_interface_start(interface);
 8014fda:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8014fdc:	0018      	movs	r0, r3
 8014fde:	f000 f80d 	bl	8014ffc <_ux_device_stack_interface_start>
 8014fe2:	0003      	movs	r3, r0
 8014fe4:	623b      	str	r3, [r7, #32]

    /* Return the status to the caller.  */
    return(status);
 8014fe6:	6a3b      	ldr	r3, [r7, #32]
}
 8014fe8:	0018      	movs	r0, r3
 8014fea:	46bd      	mov	sp, r7
 8014fec:	b012      	add	sp, #72	@ 0x48
 8014fee:	bd80      	pop	{r7, pc}
 8014ff0:	20004540 	.word	0x20004540
 8014ff4:	20000034 	.word	0x20000034
 8014ff8:	20000014 	.word	0x20000014

08014ffc <_ux_device_stack_interface_start>:
/*  09-30-2020     Chaoqiong Xiao           Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _ux_device_stack_interface_start(UX_SLAVE_INTERFACE *interface)
{
 8014ffc:	b590      	push	{r4, r7, lr}
 8014ffe:	b091      	sub	sp, #68	@ 0x44
 8015000:	af00      	add	r7, sp, #0
 8015002:	6078      	str	r0, [r7, #4]
UINT                        status;
UX_SLAVE_CLASS_COMMAND      class_command;


    /* Get the class for the interface.  */
    class =  _ux_system_slave -> ux_system_slave_interface_class_array[interface -> ux_slave_interface_descriptor.bInterfaceNumber];
 8015004:	4b2b      	ldr	r3, [pc, #172]	@ (80150b4 <_ux_device_stack_interface_start+0xb8>)
 8015006:	681a      	ldr	r2, [r3, #0]
 8015008:	687b      	ldr	r3, [r7, #4]
 801500a:	695b      	ldr	r3, [r3, #20]
 801500c:	3356      	adds	r3, #86	@ 0x56
 801500e:	009b      	lsls	r3, r3, #2
 8015010:	18d3      	adds	r3, r2, r3
 8015012:	3304      	adds	r3, #4
 8015014:	681b      	ldr	r3, [r3, #0]
 8015016:	63fb      	str	r3, [r7, #60]	@ 0x3c

    /* Check if class driver is available. */
    if (class == UX_NULL)
 8015018:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801501a:	2b00      	cmp	r3, #0
 801501c:	d101      	bne.n	8015022 <_ux_device_stack_interface_start+0x26>

        /* There is no class driver supported. */
        return (UX_NO_CLASS_MATCH);
 801501e:	2357      	movs	r3, #87	@ 0x57
 8015020:	e044      	b.n	80150ac <_ux_device_stack_interface_start+0xb0>

    /* Get the pointer to the device.  */
    device =  &_ux_system_slave -> ux_system_slave_device;
 8015022:	4b24      	ldr	r3, [pc, #144]	@ (80150b4 <_ux_device_stack_interface_start+0xb8>)
 8015024:	681b      	ldr	r3, [r3, #0]
 8015026:	3320      	adds	r3, #32
 8015028:	63bb      	str	r3, [r7, #56]	@ 0x38

    /* Build all the fields of the Class Command.  */
    class_command.ux_slave_class_command_request   =    UX_SLAVE_CLASS_COMMAND_QUERY;
 801502a:	2008      	movs	r0, #8
 801502c:	183b      	adds	r3, r7, r0
 801502e:	2201      	movs	r2, #1
 8015030:	601a      	str	r2, [r3, #0]
    class_command.ux_slave_class_command_interface =   (VOID *)interface;
 8015032:	183b      	adds	r3, r7, r0
 8015034:	687a      	ldr	r2, [r7, #4]
 8015036:	609a      	str	r2, [r3, #8]
    class_command.ux_slave_class_command_class     =   interface -> ux_slave_interface_descriptor.bInterfaceClass;
 8015038:	687b      	ldr	r3, [r7, #4]
 801503a:	6a1a      	ldr	r2, [r3, #32]
 801503c:	183b      	adds	r3, r7, r0
 801503e:	615a      	str	r2, [r3, #20]
    class_command.ux_slave_class_command_subclass  =   interface -> ux_slave_interface_descriptor.bInterfaceSubClass;
 8015040:	687b      	ldr	r3, [r7, #4]
 8015042:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8015044:	183b      	adds	r3, r7, r0
 8015046:	619a      	str	r2, [r3, #24]
    class_command.ux_slave_class_command_protocol  =   interface -> ux_slave_interface_descriptor.bInterfaceProtocol;
 8015048:	687b      	ldr	r3, [r7, #4]
 801504a:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 801504c:	183b      	adds	r3, r7, r0
 801504e:	61da      	str	r2, [r3, #28]
    class_command.ux_slave_class_command_vid       =   device -> ux_slave_device_descriptor.idVendor;
 8015050:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015052:	6a1a      	ldr	r2, [r3, #32]
 8015054:	183b      	adds	r3, r7, r0
 8015056:	611a      	str	r2, [r3, #16]
    class_command.ux_slave_class_command_pid       =   device -> ux_slave_device_descriptor.idProduct;
 8015058:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801505a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 801505c:	183b      	adds	r3, r7, r0
 801505e:	60da      	str	r2, [r3, #12]

    /* We can now memorize the interface pointer associated with this class.  */
    class -> ux_slave_class_interface = interface;
 8015060:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8015062:	2388      	movs	r3, #136	@ 0x88
 8015064:	005b      	lsls	r3, r3, #1
 8015066:	6879      	ldr	r1, [r7, #4]
 8015068:	50d1      	str	r1, [r2, r3]
    
    /* We have found a potential candidate. Call this registered class entry function.  */
    status = class -> ux_slave_class_entry_function(&class_command);
 801506a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801506c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 801506e:	0004      	movs	r4, r0
 8015070:	183a      	adds	r2, r7, r0
 8015072:	0010      	movs	r0, r2
 8015074:	4798      	blx	r3
 8015076:	0003      	movs	r3, r0
 8015078:	637b      	str	r3, [r7, #52]	@ 0x34

    /* The status tells us if the registered class wants to own this class.  */
    if (status == UX_SUCCESS)
 801507a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801507c:	2b00      	cmp	r3, #0
 801507e:	d114      	bne.n	80150aa <_ux_device_stack_interface_start+0xae>
    {

        /* Store the class container. */
        class_command.ux_slave_class_command_class_ptr =  class;
 8015080:	193b      	adds	r3, r7, r4
 8015082:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8015084:	621a      	str	r2, [r3, #32]
        
        /* Store the command.  */
        class_command.ux_slave_class_command_request =  UX_SLAVE_CLASS_COMMAND_ACTIVATE;
 8015086:	193b      	adds	r3, r7, r4
 8015088:	2202      	movs	r2, #2
 801508a:	601a      	str	r2, [r3, #0]
        
        /* Activate the class.  */
        status = class -> ux_slave_class_entry_function(&class_command);
 801508c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801508e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8015090:	193a      	adds	r2, r7, r4
 8015092:	0010      	movs	r0, r2
 8015094:	4798      	blx	r3
 8015096:	0003      	movs	r3, r0
 8015098:	637b      	str	r3, [r7, #52]	@ 0x34

        /* If the class was successfully activated, set the class for the interface.  */
        if(status == UX_SUCCESS)
 801509a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801509c:	2b00      	cmp	r3, #0
 801509e:	d102      	bne.n	80150a6 <_ux_device_stack_interface_start+0xaa>
            interface -> ux_slave_interface_class =  class;
 80150a0:	687b      	ldr	r3, [r7, #4]
 80150a2:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80150a4:	605a      	str	r2, [r3, #4]

        return(status); 
 80150a6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80150a8:	e000      	b.n	80150ac <_ux_device_stack_interface_start+0xb0>
    }

    /* There is no driver who want to own this class!  */
    return(UX_NO_CLASS_MATCH);
 80150aa:	2357      	movs	r3, #87	@ 0x57
}
 80150ac:	0018      	movs	r0, r3
 80150ae:	46bd      	mov	sp, r7
 80150b0:	b011      	add	sp, #68	@ 0x44
 80150b2:	bd90      	pop	{r4, r7, pc}
 80150b4:	20004540 	.word	0x20004540

080150b8 <_ux_device_stack_set_feature>:
/*                                            supported device requests,  */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _ux_device_stack_set_feature(ULONG request_type, ULONG request_value, ULONG request_index)
{
 80150b8:	b580      	push	{r7, lr}
 80150ba:	b08a      	sub	sp, #40	@ 0x28
 80150bc:	af00      	add	r7, sp, #0
 80150be:	60f8      	str	r0, [r7, #12]
 80150c0:	60b9      	str	r1, [r7, #8]
 80150c2:	607a      	str	r2, [r7, #4]

    /* If trace is enabled, insert this event into the trace buffer.  */
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_DEVICE_STACK_SET_FEATURE, request_value, request_index, 0, 0, UX_TRACE_DEVICE_STACK_EVENTS, 0, 0)

    /* Get the pointer to the DCD.  */
    dcd =  &_ux_system_slave -> ux_system_slave_dcd;
 80150c4:	4b29      	ldr	r3, [pc, #164]	@ (801516c <_ux_device_stack_set_feature+0xb4>)
 80150c6:	681b      	ldr	r3, [r3, #0]
 80150c8:	61fb      	str	r3, [r7, #28]

    /* Get the pointer to the device.  */
    device =  &_ux_system_slave -> ux_system_slave_device;
 80150ca:	4b28      	ldr	r3, [pc, #160]	@ (801516c <_ux_device_stack_set_feature+0xb4>)
 80150cc:	681b      	ldr	r3, [r3, #0]
 80150ce:	3320      	adds	r3, #32
 80150d0:	61bb      	str	r3, [r7, #24]

    /* Get the control endpoint for the device.  */
    endpoint =  &device -> ux_slave_device_control_endpoint;
 80150d2:	69bb      	ldr	r3, [r7, #24]
 80150d4:	333c      	adds	r3, #60	@ 0x3c
 80150d6:	617b      	str	r3, [r7, #20]

    /* The feature can be for either the device or the endpoint.  */
    switch (request_type & UX_REQUEST_TARGET)
 80150d8:	68fb      	ldr	r3, [r7, #12]
 80150da:	2203      	movs	r2, #3
 80150dc:	4013      	ands	r3, r2
 80150de:	d002      	beq.n	80150e6 <_ux_device_stack_set_feature+0x2e>
 80150e0:	2b02      	cmp	r3, #2
 80150e2:	d016      	beq.n	8015112 <_ux_device_stack_set_feature+0x5a>
 80150e4:	e037      	b.n	8015156 <_ux_device_stack_set_feature+0x9e>
    {
    
    case UX_REQUEST_TARGET_DEVICE:

        /* Check if we have a DEVICE_REMOTE_WAKEUP Feature.  */
        if (request_value == UX_REQUEST_FEATURE_DEVICE_REMOTE_WAKEUP)
 80150e6:	68bb      	ldr	r3, [r7, #8]
 80150e8:	2b01      	cmp	r3, #1
 80150ea:	d110      	bne.n	801510e <_ux_device_stack_set_feature+0x56>
        {

            /* Check if we have the capability. */
            if (_ux_system_slave -> ux_system_slave_remote_wakeup_capability)
 80150ec:	4b1f      	ldr	r3, [pc, #124]	@ (801516c <_ux_device_stack_set_feature+0xb4>)
 80150ee:	681a      	ldr	r2, [r3, #0]
 80150f0:	23d2      	movs	r3, #210	@ 0xd2
 80150f2:	005b      	lsls	r3, r3, #1
 80150f4:	58d3      	ldr	r3, [r2, r3]
 80150f6:	2b00      	cmp	r3, #0
 80150f8:	d007      	beq.n	801510a <_ux_device_stack_set_feature+0x52>
            {

                /* Enable the feature. */
                _ux_system_slave -> ux_system_slave_remote_wakeup_enabled = UX_TRUE;
 80150fa:	4b1c      	ldr	r3, [pc, #112]	@ (801516c <_ux_device_stack_set_feature+0xb4>)
 80150fc:	681a      	ldr	r2, [r3, #0]
 80150fe:	23d4      	movs	r3, #212	@ 0xd4
 8015100:	005b      	lsls	r3, r3, #1
 8015102:	2101      	movs	r1, #1
 8015104:	50d1      	str	r1, [r2, r3]

                /* OK. */
                return (UX_SUCCESS);
 8015106:	2300      	movs	r3, #0
 8015108:	e02c      	b.n	8015164 <_ux_device_stack_set_feature+0xac>
            }
            else

                /* Protocol error. */
                return (UX_FUNCTION_NOT_SUPPORTED);
 801510a:	2354      	movs	r3, #84	@ 0x54
 801510c:	e02a      	b.n	8015164 <_ux_device_stack_set_feature+0xac>
            return(UX_SUCCESS);
        }
#endif

        /* Request value not supported.  */
        return(UX_FUNCTION_NOT_SUPPORTED);
 801510e:	2354      	movs	r3, #84	@ 0x54
 8015110:	e028      	b.n	8015164 <_ux_device_stack_set_feature+0xac>
    case UX_REQUEST_TARGET_ENDPOINT:

        /* The only set feature for endpoint is ENDPOINT_STALL. This forces
           the endpoint to the stall situation.
           We need to find the endpoint through the interface(s). */
        interface =  device -> ux_slave_device_first_interface;
 8015112:	69bb      	ldr	r3, [r7, #24]
 8015114:	22f0      	movs	r2, #240	@ 0xf0
 8015116:	589b      	ldr	r3, [r3, r2]
 8015118:	627b      	str	r3, [r7, #36]	@ 0x24

#if !defined(UX_DEVICE_INITIALIZE_FRAMEWORK_SCAN_DISABLE) || UX_MAX_DEVICE_INTERFACES > 1
        while (interface != UX_NULL)
 801511a:	e019      	b.n	8015150 <_ux_device_stack_set_feature+0x98>
        {
#endif
            /* Get the first endpoint for this interface.  */
            endpoint_target =  interface -> ux_slave_interface_first_endpoint;
 801511c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801511e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8015120:	623b      	str	r3, [r7, #32]
                
            /* Parse all the endpoints.  */
            while (endpoint_target != UX_NULL)
 8015122:	e00f      	b.n	8015144 <_ux_device_stack_set_feature+0x8c>
            {

                /* Check the endpoint index.  */
                if (endpoint_target -> ux_slave_endpoint_descriptor.bEndpointAddress == request_index)
 8015124:	6a3b      	ldr	r3, [r7, #32]
 8015126:	695b      	ldr	r3, [r3, #20]
 8015128:	687a      	ldr	r2, [r7, #4]
 801512a:	429a      	cmp	r2, r3
 801512c:	d107      	bne.n	801513e <_ux_device_stack_set_feature+0x86>
                {

                    /* Stall the endpoint.  */
                    dcd -> ux_slave_dcd_function(dcd, UX_DCD_STALL_ENDPOINT, endpoint_target);
 801512e:	69fb      	ldr	r3, [r7, #28]
 8015130:	699b      	ldr	r3, [r3, #24]
 8015132:	6a3a      	ldr	r2, [r7, #32]
 8015134:	69f8      	ldr	r0, [r7, #28]
 8015136:	2114      	movs	r1, #20
 8015138:	4798      	blx	r3

                    /* Return the function status.  */
                    return(UX_SUCCESS);
 801513a:	2300      	movs	r3, #0
 801513c:	e012      	b.n	8015164 <_ux_device_stack_set_feature+0xac>
                }

                /* Next endpoint.  */
                endpoint_target =  endpoint_target -> ux_slave_endpoint_next_endpoint;
 801513e:	6a3b      	ldr	r3, [r7, #32]
 8015140:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8015142:	623b      	str	r3, [r7, #32]
            while (endpoint_target != UX_NULL)
 8015144:	6a3b      	ldr	r3, [r7, #32]
 8015146:	2b00      	cmp	r3, #0
 8015148:	d1ec      	bne.n	8015124 <_ux_device_stack_set_feature+0x6c>
            }

#if !defined(UX_DEVICE_INITIALIZE_FRAMEWORK_SCAN_DISABLE) || UX_MAX_DEVICE_INTERFACES > 1
            /* Next interface.  */
            interface =  interface -> ux_slave_interface_next_interface;
 801514a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801514c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 801514e:	627b      	str	r3, [r7, #36]	@ 0x24
        while (interface != UX_NULL)
 8015150:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015152:	2b00      	cmp	r3, #0
 8015154:	d1e2      	bne.n	801511c <_ux_device_stack_set_feature+0x64>
        /* Intentionally fall through into the default case. */
        /* fall through */
    default:
        
        /* We stall the command.  */
        dcd -> ux_slave_dcd_function(dcd, UX_DCD_STALL_ENDPOINT, endpoint);
 8015156:	69fb      	ldr	r3, [r7, #28]
 8015158:	699b      	ldr	r3, [r3, #24]
 801515a:	697a      	ldr	r2, [r7, #20]
 801515c:	69f8      	ldr	r0, [r7, #28]
 801515e:	2114      	movs	r1, #20
 8015160:	4798      	blx	r3
    
        /* No more work to do here.  The command failed but the upper layer does not depend on it.  */
        return(UX_SUCCESS);            
 8015162:	2300      	movs	r3, #0
    }
}
 8015164:	0018      	movs	r0, r3
 8015166:	46bd      	mov	sp, r7
 8015168:	b00a      	add	sp, #40	@ 0x28
 801516a:	bd80      	pop	{r7, pc}
 801516c:	20004540 	.word	0x20004540

08015170 <_ux_device_stack_transfer_abort>:
/*                                            assigned aborting code,     */
/*                                            resulting in version 6.1.10 */
/*                                                                        */
/**************************************************************************/
UINT  _ux_device_stack_transfer_abort(UX_SLAVE_TRANSFER *transfer_request, ULONG completion_code)
{
 8015170:	b580      	push	{r7, lr}
 8015172:	b088      	sub	sp, #32
 8015174:	af00      	add	r7, sp, #0
 8015176:	6078      	str	r0, [r7, #4]
 8015178:	6039      	str	r1, [r7, #0]

    /* If trace is enabled, insert this event into the trace buffer.  */
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_DEVICE_STACK_TRANSFER_ABORT, transfer_request, completion_code, 0, 0, UX_TRACE_DEVICE_STACK_EVENTS, 0, 0)

    /* Get the pointer to the DCD.  */
    dcd =  &_ux_system_slave -> ux_system_slave_dcd;
 801517a:	4b18      	ldr	r3, [pc, #96]	@ (80151dc <_ux_device_stack_transfer_abort+0x6c>)
 801517c:	681b      	ldr	r3, [r3, #0]
 801517e:	61fb      	str	r3, [r7, #28]

    /* Sets the completion code due to bus reset.  */
    transfer_request -> ux_slave_transfer_request_completion_code = completion_code;
 8015180:	687b      	ldr	r3, [r7, #4]
 8015182:	683a      	ldr	r2, [r7, #0]
 8015184:	625a      	str	r2, [r3, #36]	@ 0x24
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 8015186:	f3ef 8310 	mrs	r3, PRIMASK
 801518a:	617b      	str	r3, [r7, #20]
    __asm__ volatile (" CPSID i" : : : "memory" );
 801518c:	b672      	cpsid	i
    return(primask_value);
 801518e:	697b      	ldr	r3, [r7, #20]

    /* Ensure we're not preempted by the transfer completion ISR.  */
    UX_DISABLE
 8015190:	61bb      	str	r3, [r7, #24]

    /* It's possible the transfer already completed. Ensure it hasn't before doing the abort.  */
    if (transfer_request -> ux_slave_transfer_request_status == UX_TRANSFER_STATUS_PENDING)
 8015192:	687b      	ldr	r3, [r7, #4]
 8015194:	681b      	ldr	r3, [r3, #0]
 8015196:	2b01      	cmp	r3, #1
 8015198:	d114      	bne.n	80151c4 <_ux_device_stack_transfer_abort+0x54>
    {

        /* Call the DCD if necessary for cleaning up the pending transfer.  */
        dcd -> ux_slave_dcd_function(dcd, UX_DCD_TRANSFER_ABORT, (VOID *) transfer_request);
 801519a:	69fb      	ldr	r3, [r7, #28]
 801519c:	699b      	ldr	r3, [r3, #24]
 801519e:	687a      	ldr	r2, [r7, #4]
 80151a0:	69f8      	ldr	r0, [r7, #28]
 80151a2:	210d      	movs	r1, #13
 80151a4:	4798      	blx	r3
 80151a6:	69bb      	ldr	r3, [r7, #24]
 80151a8:	613b      	str	r3, [r7, #16]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 80151aa:	693b      	ldr	r3, [r7, #16]
 80151ac:	f383 8810 	msr	PRIMASK, r3
}
 80151b0:	46c0      	nop			@ (mov r8, r8)

        /* We need to set the completion code for the transfer to aborted. Note
           that the transfer request function cannot simultaneously modify this 
           because if the transfer was pending, then the transfer's thread is 
           currently waiting for it to complete.  */
        transfer_request -> ux_slave_transfer_request_status =  UX_TRANSFER_STATUS_ABORT;
 80151b2:	687b      	ldr	r3, [r7, #4]
 80151b4:	2204      	movs	r2, #4
 80151b6:	601a      	str	r2, [r3, #0]

        /* Wake up the device driver who is waiting on the semaphore.  */
        _ux_device_semaphore_put(&transfer_request -> ux_slave_transfer_request_semaphore);
 80151b8:	687b      	ldr	r3, [r7, #4]
 80151ba:	3330      	adds	r3, #48	@ 0x30
 80151bc:	0018      	movs	r0, r3
 80151be:	f000 f95e 	bl	801547e <_ux_utility_semaphore_put>
 80151c2:	e005      	b.n	80151d0 <_ux_device_stack_transfer_abort+0x60>
 80151c4:	69bb      	ldr	r3, [r7, #24]
 80151c6:	60fb      	str	r3, [r7, #12]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 80151c8:	68fb      	ldr	r3, [r7, #12]
 80151ca:	f383 8810 	msr	PRIMASK, r3
}
 80151ce:	46c0      	nop			@ (mov r8, r8)
        /* Restore interrupts.  */
        UX_RESTORE
    }

    /* This function never fails.  */
    return(UX_SUCCESS);       
 80151d0:	2300      	movs	r3, #0
}
 80151d2:	0018      	movs	r0, r3
 80151d4:	46bd      	mov	sp, r7
 80151d6:	b008      	add	sp, #32
 80151d8:	bd80      	pop	{r7, pc}
 80151da:	46c0      	nop			@ (mov r8, r8)
 80151dc:	20004540 	.word	0x20004540

080151e0 <_ux_device_stack_transfer_all_request_abort>:
/*  09-30-2020     Chaoqiong Xiao           Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _ux_device_stack_transfer_all_request_abort(UX_SLAVE_ENDPOINT *endpoint, ULONG completion_code)
{
 80151e0:	b580      	push	{r7, lr}
 80151e2:	b084      	sub	sp, #16
 80151e4:	af00      	add	r7, sp, #0
 80151e6:	6078      	str	r0, [r7, #4]
 80151e8:	6039      	str	r1, [r7, #0]

    /* If trace is enabled, insert this event into the trace buffer.  */
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_DEVICE_STACK_TRANSFER_ALL_REQUEST_ABORT, endpoint, completion_code, 0, 0, UX_TRACE_DEVICE_STACK_EVENTS, 0, 0)

    /* Get the transfer request for this endpoint.  */
    transfer_request =  &endpoint -> ux_slave_endpoint_transfer_request;
 80151ea:	687b      	ldr	r3, [r7, #4]
 80151ec:	3330      	adds	r3, #48	@ 0x30
 80151ee:	60fb      	str	r3, [r7, #12]
    
    /* Abort this request.  */
    _ux_device_stack_transfer_abort(transfer_request, completion_code);
 80151f0:	683a      	ldr	r2, [r7, #0]
 80151f2:	68fb      	ldr	r3, [r7, #12]
 80151f4:	0011      	movs	r1, r2
 80151f6:	0018      	movs	r0, r3
 80151f8:	f7ff ffba 	bl	8015170 <_ux_device_stack_transfer_abort>

    /* Return successful completion.  */
    return(UX_SUCCESS);
 80151fc:	2300      	movs	r3, #0
}
 80151fe:	0018      	movs	r0, r3
 8015200:	46bd      	mov	sp, r7
 8015202:	b004      	add	sp, #16
 8015204:	bd80      	pop	{r7, pc}
	...

08015208 <_ux_device_stack_transfer_request>:
/*                                                                        */
/**************************************************************************/
UINT  _ux_device_stack_transfer_request(UX_SLAVE_TRANSFER *transfer_request, 
                                            ULONG slave_length, 
                                            ULONG host_length)
{
 8015208:	b580      	push	{r7, lr}
 801520a:	b08c      	sub	sp, #48	@ 0x30
 801520c:	af00      	add	r7, sp, #0
 801520e:	60f8      	str	r0, [r7, #12]
 8015210:	60b9      	str	r1, [r7, #8]
 8015212:	607a      	str	r2, [r7, #4]
UX_SLAVE_ENDPOINT       *endpoint;
ULONG                   device_state;


    /* Do we have to skip this transfer?  */
    if (transfer_request -> ux_slave_transfer_request_status_phase_ignore == UX_TRUE)
 8015214:	68fb      	ldr	r3, [r7, #12]
 8015216:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8015218:	2b01      	cmp	r3, #1
 801521a:	d101      	bne.n	8015220 <_ux_device_stack_transfer_request+0x18>
        return(UX_SUCCESS);
 801521c:	2300      	movs	r3, #0
 801521e:	e073      	b.n	8015308 <_ux_device_stack_transfer_request+0x100>
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 8015220:	f3ef 8310 	mrs	r3, PRIMASK
 8015224:	61bb      	str	r3, [r7, #24]
    __asm__ volatile (" CPSID i" : : : "memory" );
 8015226:	b672      	cpsid	i
    return(primask_value);
 8015228:	69bb      	ldr	r3, [r7, #24]

    /* Disable interrupts to prevent the disconnection ISR from preempting us
       while we check the device state and set the transfer status.  */
    UX_DISABLE
 801522a:	62fb      	str	r3, [r7, #44]	@ 0x2c

    /* Get the device state.  */
    device_state =  _ux_system_slave -> ux_system_slave_device.ux_slave_device_state;
 801522c:	4b38      	ldr	r3, [pc, #224]	@ (8015310 <_ux_device_stack_transfer_request+0x108>)
 801522e:	681b      	ldr	r3, [r3, #0]
 8015230:	6a1b      	ldr	r3, [r3, #32]
 8015232:	62bb      	str	r3, [r7, #40]	@ 0x28

    /* We can only transfer when the device is ATTACHED, ADDRESSED OR CONFIGURED.  */
    if ((device_state == UX_DEVICE_ATTACHED) || (device_state == UX_DEVICE_ADDRESSED)
 8015234:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015236:	2b01      	cmp	r3, #1
 8015238:	d005      	beq.n	8015246 <_ux_device_stack_transfer_request+0x3e>
 801523a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801523c:	2b02      	cmp	r3, #2
 801523e:	d002      	beq.n	8015246 <_ux_device_stack_transfer_request+0x3e>
            || (device_state == UX_DEVICE_CONFIGURED))
 8015240:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015242:	2b03      	cmp	r3, #3
 8015244:	d114      	bne.n	8015270 <_ux_device_stack_transfer_request+0x68>

        /* Set the transfer to pending.  */
        transfer_request -> ux_slave_transfer_request_status =  UX_TRANSFER_STATUS_PENDING; 
 8015246:	68fb      	ldr	r3, [r7, #12]
 8015248:	2201      	movs	r2, #1
 801524a:	601a      	str	r2, [r3, #0]
 801524c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801524e:	617b      	str	r3, [r7, #20]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 8015250:	697b      	ldr	r3, [r7, #20]
 8015252:	f383 8810 	msr	PRIMASK, r3
}
 8015256:	46c0      	nop			@ (mov r8, r8)
                    
    /* If trace is enabled, insert this event into the trace buffer.  */
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_DEVICE_STACK_TRANSFER_REQUEST, transfer_request, 0, 0, 0, UX_TRACE_DEVICE_STACK_EVENTS, 0, 0)

    /* Get the pointer to the DCD.  */
    dcd =  &_ux_system_slave -> ux_system_slave_dcd;
 8015258:	4b2d      	ldr	r3, [pc, #180]	@ (8015310 <_ux_device_stack_transfer_request+0x108>)
 801525a:	681b      	ldr	r3, [r3, #0]
 801525c:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Get the endpoint associated with this transaction.  */
    endpoint =  transfer_request -> ux_slave_transfer_request_endpoint;
 801525e:	68fb      	ldr	r3, [r7, #12]
 8015260:	689b      	ldr	r3, [r3, #8]
 8015262:	623b      	str	r3, [r7, #32]
    
    /* If the endpoint is non Control, check the endpoint direction and set the data phase direction.  */
    if ((endpoint -> ux_slave_endpoint_descriptor.bmAttributes & UX_MASK_ENDPOINT_TYPE) != UX_CONTROL_ENDPOINT)
 8015264:	6a3b      	ldr	r3, [r7, #32]
 8015266:	699b      	ldr	r3, [r3, #24]
 8015268:	2203      	movs	r2, #3
 801526a:	4013      	ands	r3, r2
 801526c:	d10b      	bne.n	8015286 <_ux_device_stack_transfer_request+0x7e>
 801526e:	e01a      	b.n	80152a6 <_ux_device_stack_transfer_request+0x9e>
 8015270:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015272:	613b      	str	r3, [r7, #16]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 8015274:	693b      	ldr	r3, [r7, #16]
 8015276:	f383 8810 	msr	PRIMASK, r3
}
 801527a:	46c0      	nop			@ (mov r8, r8)
        return(UX_TRANSFER_NOT_READY);
 801527c:	2325      	movs	r3, #37	@ 0x25
 801527e:	e043      	b.n	8015308 <_ux_device_stack_transfer_request+0x100>
        /* Check if the endpoint is STALLED. In this case, we must refuse the transaction until the endpoint
           has been reset by the host.  */
        while (endpoint -> ux_slave_endpoint_state == UX_ENDPOINT_HALTED)

            /* Wait for 100ms for endpoint to be reset by a CLEAR_FEATURE command.  */
            _ux_utility_delay_ms(100);
 8015280:	2064      	movs	r0, #100	@ 0x64
 8015282:	f000 f869 	bl	8015358 <_ux_utility_delay_ms>
        while (endpoint -> ux_slave_endpoint_state == UX_ENDPOINT_HALTED)
 8015286:	6a3b      	ldr	r3, [r7, #32]
 8015288:	685b      	ldr	r3, [r3, #4]
 801528a:	2b02      	cmp	r3, #2
 801528c:	d0f8      	beq.n	8015280 <_ux_device_stack_transfer_request+0x78>

        /* Isolate the direction from the endpoint address.  */
        if ((endpoint -> ux_slave_endpoint_descriptor.bEndpointAddress & UX_ENDPOINT_DIRECTION) == UX_ENDPOINT_IN)
 801528e:	6a3b      	ldr	r3, [r7, #32]
 8015290:	695b      	ldr	r3, [r3, #20]
 8015292:	2280      	movs	r2, #128	@ 0x80
 8015294:	4013      	ands	r3, r2
 8015296:	d003      	beq.n	80152a0 <_ux_device_stack_transfer_request+0x98>
            transfer_request -> ux_slave_transfer_request_phase =  UX_TRANSFER_PHASE_DATA_OUT;
 8015298:	68fb      	ldr	r3, [r7, #12]
 801529a:	2203      	movs	r2, #3
 801529c:	629a      	str	r2, [r3, #40]	@ 0x28
 801529e:	e002      	b.n	80152a6 <_ux_device_stack_transfer_request+0x9e>
        else    
            transfer_request -> ux_slave_transfer_request_phase =  UX_TRANSFER_PHASE_DATA_IN;
 80152a0:	68fb      	ldr	r3, [r7, #12]
 80152a2:	2202      	movs	r2, #2
 80152a4:	629a      	str	r2, [r3, #40]	@ 0x28

    /* See if we need to force a zero length packet at the end of the transfer. 
       This happens on a DATA IN and when the host requested length is not met
       and the last packet is on a boundary. If slave_length is zero, then it is 
       a explicit ZLP request, no need to force ZLP.  */
    if ((transfer_request -> ux_slave_transfer_request_phase ==  UX_TRANSFER_PHASE_DATA_OUT) &&
 80152a6:	68fb      	ldr	r3, [r7, #12]
 80152a8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80152aa:	2b03      	cmp	r3, #3
 80152ac:	d113      	bne.n	80152d6 <_ux_device_stack_transfer_request+0xce>
 80152ae:	68bb      	ldr	r3, [r7, #8]
 80152b0:	2b00      	cmp	r3, #0
 80152b2:	d010      	beq.n	80152d6 <_ux_device_stack_transfer_request+0xce>
        (slave_length != 0) && (host_length != slave_length) && 
 80152b4:	687a      	ldr	r2, [r7, #4]
 80152b6:	68bb      	ldr	r3, [r7, #8]
 80152b8:	429a      	cmp	r2, r3
 80152ba:	d00c      	beq.n	80152d6 <_ux_device_stack_transfer_request+0xce>
        (slave_length % endpoint -> ux_slave_endpoint_descriptor.wMaxPacketSize) == 0)
 80152bc:	6a3b      	ldr	r3, [r7, #32]
 80152be:	69da      	ldr	r2, [r3, #28]
 80152c0:	68bb      	ldr	r3, [r7, #8]
 80152c2:	0011      	movs	r1, r2
 80152c4:	0018      	movs	r0, r3
 80152c6:	f7f1 f93b 	bl	8006540 <__aeabi_uidivmod>
 80152ca:	1e0b      	subs	r3, r1, #0
        (slave_length != 0) && (host_length != slave_length) && 
 80152cc:	d103      	bne.n	80152d6 <_ux_device_stack_transfer_request+0xce>
    {

        /* If so force Zero Length Packet.  */
        transfer_request -> ux_slave_transfer_request_force_zlp =  UX_TRUE;
 80152ce:	68fb      	ldr	r3, [r7, #12]
 80152d0:	2201      	movs	r2, #1
 80152d2:	651a      	str	r2, [r3, #80]	@ 0x50
 80152d4:	e002      	b.n	80152dc <_ux_device_stack_transfer_request+0xd4>
    }
    else
    {

        /* Condition is not met, do not force a Zero Length Packet.  */
        transfer_request -> ux_slave_transfer_request_force_zlp =  UX_FALSE;
 80152d6:	68fb      	ldr	r3, [r7, #12]
 80152d8:	2200      	movs	r2, #0
 80152da:	651a      	str	r2, [r3, #80]	@ 0x50
    }

    /* Reset the number of bytes sent/received.  */
    transfer_request -> ux_slave_transfer_request_actual_length =  0;
 80152dc:	68fb      	ldr	r3, [r7, #12]
 80152de:	2200      	movs	r2, #0
 80152e0:	619a      	str	r2, [r3, #24]

    /* Determine how many bytes to send in this transaction.  We keep track of the original
        length and have a working length.  */
    transfer_request -> ux_slave_transfer_request_requested_length =    slave_length;
 80152e2:	68fb      	ldr	r3, [r7, #12]
 80152e4:	68ba      	ldr	r2, [r7, #8]
 80152e6:	615a      	str	r2, [r3, #20]
    transfer_request -> ux_slave_transfer_request_in_transfer_length =  slave_length;
 80152e8:	68fb      	ldr	r3, [r7, #12]
 80152ea:	68ba      	ldr	r2, [r7, #8]
 80152ec:	61da      	str	r2, [r3, #28]

    /* Save the buffer pointer.  */
    transfer_request -> ux_slave_transfer_request_current_data_pointer =  
                            transfer_request -> ux_slave_transfer_request_data_pointer;
 80152ee:	68fb      	ldr	r3, [r7, #12]
 80152f0:	68da      	ldr	r2, [r3, #12]
    transfer_request -> ux_slave_transfer_request_current_data_pointer =  
 80152f2:	68fb      	ldr	r3, [r7, #12]
 80152f4:	611a      	str	r2, [r3, #16]

    /* Call the DCD driver transfer function.   */
    status =  dcd -> ux_slave_dcd_function(dcd, UX_DCD_TRANSFER_REQUEST, transfer_request);
 80152f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80152f8:	699b      	ldr	r3, [r3, #24]
 80152fa:	68fa      	ldr	r2, [r7, #12]
 80152fc:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80152fe:	210c      	movs	r1, #12
 8015300:	4798      	blx	r3
 8015302:	0003      	movs	r3, r0
 8015304:	61fb      	str	r3, [r7, #28]

    /* And return the status.  */
    return(status);
 8015306:	69fb      	ldr	r3, [r7, #28]

#endif
}
 8015308:	0018      	movs	r0, r3
 801530a:	46bd      	mov	sp, r7
 801530c:	b00c      	add	sp, #48	@ 0x30
 801530e:	bd80      	pop	{r7, pc}
 8015310:	20004540 	.word	0x20004540

08015314 <_ux_system_error_handler>:
/*  09-30-2020     Chaoqiong Xiao           Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID   _ux_system_error_handler(UINT system_level, UINT system_context, UINT error_code)
{
 8015314:	b580      	push	{r7, lr}
 8015316:	b084      	sub	sp, #16
 8015318:	af00      	add	r7, sp, #0
 801531a:	60f8      	str	r0, [r7, #12]
 801531c:	60b9      	str	r1, [r7, #8]
 801531e:	607a      	str	r2, [r7, #4]

    /* Save the last system error code.  */
    _ux_system -> ux_system_last_error =  error_code;
 8015320:	4b0c      	ldr	r3, [pc, #48]	@ (8015354 <_ux_system_error_handler+0x40>)
 8015322:	681b      	ldr	r3, [r3, #0]
 8015324:	687a      	ldr	r2, [r7, #4]
 8015326:	651a      	str	r2, [r3, #80]	@ 0x50
 
    /* Increment the total number of system errors.  */
    _ux_system -> ux_system_error_count++;
 8015328:	4b0a      	ldr	r3, [pc, #40]	@ (8015354 <_ux_system_error_handler+0x40>)
 801532a:	681b      	ldr	r3, [r3, #0]
 801532c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 801532e:	3201      	adds	r2, #1
 8015330:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Is there an application call back function to call ? */
    if (_ux_system -> ux_system_error_callback_function != UX_NULL)
 8015332:	4b08      	ldr	r3, [pc, #32]	@ (8015354 <_ux_system_error_handler+0x40>)
 8015334:	681b      	ldr	r3, [r3, #0]
 8015336:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8015338:	2b00      	cmp	r3, #0
 801533a:	d006      	beq.n	801534a <_ux_system_error_handler+0x36>
    {    

        /* The callback function is defined, call it.  */
        _ux_system -> ux_system_error_callback_function(system_level, system_context, error_code);
 801533c:	4b05      	ldr	r3, [pc, #20]	@ (8015354 <_ux_system_error_handler+0x40>)
 801533e:	681b      	ldr	r3, [r3, #0]
 8015340:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8015342:	687a      	ldr	r2, [r7, #4]
 8015344:	68b9      	ldr	r1, [r7, #8]
 8015346:	68f8      	ldr	r0, [r7, #12]
 8015348:	4798      	blx	r3
    }
}
 801534a:	46c0      	nop			@ (mov r8, r8)
 801534c:	46bd      	mov	sp, r7
 801534e:	b004      	add	sp, #16
 8015350:	bd80      	pop	{r7, pc}
 8015352:	46c0      	nop			@ (mov r8, r8)
 8015354:	20004544 	.word	0x20004544

08015358 <_ux_utility_delay_ms>:
/*                                            added standalone support,   */
/*                                            resulting in version 6.1.10 */
/*                                                                        */
/**************************************************************************/
VOID  _ux_utility_delay_ms(ULONG ms_wait)
{
 8015358:	b580      	push	{r7, lr}
 801535a:	b084      	sub	sp, #16
 801535c:	af00      	add	r7, sp, #0
 801535e:	6078      	str	r0, [r7, #4]
    while(_ux_utility_time_elapsed(ticks, _ux_utility_time_get()) <
            UX_MS_TO_TICK_NON_ZERO(ms_wait));
#else

    /* translate ms into ticks. */
    ticks = (ULONG)(ms_wait * UX_PERIODIC_RATE) / 1000;
 8015360:	687b      	ldr	r3, [r7, #4]
 8015362:	2264      	movs	r2, #100	@ 0x64
 8015364:	4353      	muls	r3, r2
 8015366:	22fa      	movs	r2, #250	@ 0xfa
 8015368:	0091      	lsls	r1, r2, #2
 801536a:	0018      	movs	r0, r3
 801536c:	f7f1 f862 	bl	8006434 <__udivsi3>
 8015370:	0003      	movs	r3, r0
 8015372:	60fb      	str	r3, [r7, #12]
    
    /* For safety add 1 to ticks.  */
    ticks++;
 8015374:	68fb      	ldr	r3, [r7, #12]
 8015376:	3301      	adds	r3, #1
 8015378:	60fb      	str	r3, [r7, #12]

    /* Call ThreadX sleep function.  */
    tx_thread_sleep(ticks);
 801537a:	68fb      	ldr	r3, [r7, #12]
 801537c:	0018      	movs	r0, r3
 801537e:	f7fd f8a7 	bl	80124d0 <_tx_thread_sleep>
#endif

    /* Return completion status.  */
    return;
 8015382:	46c0      	nop			@ (mov r8, r8)
}
 8015384:	46bd      	mov	sp, r7
 8015386:	b004      	add	sp, #16
 8015388:	bd80      	pop	{r7, pc}

0801538a <_ux_utility_descriptor_parse>:
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _ux_utility_descriptor_parse(UCHAR * raw_descriptor, UCHAR * descriptor_structure,
                        UINT descriptor_entries, UCHAR * descriptor)
{
 801538a:	b580      	push	{r7, lr}
 801538c:	b084      	sub	sp, #16
 801538e:	af00      	add	r7, sp, #0
 8015390:	60f8      	str	r0, [r7, #12]
 8015392:	60b9      	str	r1, [r7, #8]
 8015394:	607a      	str	r2, [r7, #4]
 8015396:	603b      	str	r3, [r7, #0]

    /* Loop on all the entries in this descriptor.  */
    while(descriptor_entries--)
 8015398:	e028      	b.n	80153ec <_ux_utility_descriptor_parse+0x62>
    {

        /* Get the length of that component.  */
        switch(*descriptor_structure++)
 801539a:	68bb      	ldr	r3, [r7, #8]
 801539c:	1c5a      	adds	r2, r3, #1
 801539e:	60ba      	str	r2, [r7, #8]
 80153a0:	781b      	ldrb	r3, [r3, #0]
 80153a2:	2b02      	cmp	r3, #2
 80153a4:	d00c      	beq.n	80153c0 <_ux_utility_descriptor_parse+0x36>
 80153a6:	2b04      	cmp	r3, #4
 80153a8:	d115      	bne.n	80153d6 <_ux_utility_descriptor_parse+0x4c>

        /* Check the size then build the component from the source and
           insert it into the target descriptor.  */
        case 4:

            *((ULONG *) descriptor) =  _ux_utility_long_get(raw_descriptor);
 80153aa:	68fb      	ldr	r3, [r7, #12]
 80153ac:	0018      	movs	r0, r3
 80153ae:	f000 f826 	bl	80153fe <_ux_utility_long_get>
 80153b2:	0002      	movs	r2, r0
 80153b4:	683b      	ldr	r3, [r7, #0]
 80153b6:	601a      	str	r2, [r3, #0]
            raw_descriptor +=  4;
 80153b8:	68fb      	ldr	r3, [r7, #12]
 80153ba:	3304      	adds	r3, #4
 80153bc:	60fb      	str	r3, [r7, #12]
            break;                   
 80153be:	e012      	b.n	80153e6 <_ux_utility_descriptor_parse+0x5c>

        case 2:

            *((ULONG *) descriptor) = (ULONG) _ux_utility_short_get(raw_descriptor);
 80153c0:	68fb      	ldr	r3, [r7, #12]
 80153c2:	0018      	movs	r0, r3
 80153c4:	f000 f86a 	bl	801549c <_ux_utility_short_get>
 80153c8:	0002      	movs	r2, r0
 80153ca:	683b      	ldr	r3, [r7, #0]
 80153cc:	601a      	str	r2, [r3, #0]
            raw_descriptor += 2;
 80153ce:	68fb      	ldr	r3, [r7, #12]
 80153d0:	3302      	adds	r3, #2
 80153d2:	60fb      	str	r3, [r7, #12]
            break;                   
 80153d4:	e007      	b.n	80153e6 <_ux_utility_descriptor_parse+0x5c>

        default:

            *((ULONG *) descriptor) =  (ULONG) *raw_descriptor;
 80153d6:	68fb      	ldr	r3, [r7, #12]
 80153d8:	781b      	ldrb	r3, [r3, #0]
 80153da:	001a      	movs	r2, r3
 80153dc:	683b      	ldr	r3, [r7, #0]
 80153de:	601a      	str	r2, [r3, #0]
            raw_descriptor++;
 80153e0:	68fb      	ldr	r3, [r7, #12]
 80153e2:	3301      	adds	r3, #1
 80153e4:	60fb      	str	r3, [r7, #12]
        }

        /* Add the size of the component to the destination.  */
        descriptor +=  4;
 80153e6:	683b      	ldr	r3, [r7, #0]
 80153e8:	3304      	adds	r3, #4
 80153ea:	603b      	str	r3, [r7, #0]
    while(descriptor_entries--)
 80153ec:	687b      	ldr	r3, [r7, #4]
 80153ee:	1e5a      	subs	r2, r3, #1
 80153f0:	607a      	str	r2, [r7, #4]
 80153f2:	2b00      	cmp	r3, #0
 80153f4:	d1d1      	bne.n	801539a <_ux_utility_descriptor_parse+0x10>
    }

    /* Return to caller.  */
    return;
 80153f6:	46c0      	nop			@ (mov r8, r8)
}
 80153f8:	46bd      	mov	sp, r7
 80153fa:	b004      	add	sp, #16
 80153fc:	bd80      	pop	{r7, pc}

080153fe <_ux_utility_long_get>:
/*  09-30-2020     Chaoqiong Xiao           Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
ULONG  _ux_utility_long_get(UCHAR * address)
{
 80153fe:	b580      	push	{r7, lr}
 8015400:	b084      	sub	sp, #16
 8015402:	af00      	add	r7, sp, #0
 8015404:	6078      	str	r0, [r7, #4]
ULONG    value;


    /* In order to make this function endian agnostic and memory alignment
       independent, we read a byte at a time from the address.  */
    value =   (ULONG) *address++;
 8015406:	687b      	ldr	r3, [r7, #4]
 8015408:	1c5a      	adds	r2, r3, #1
 801540a:	607a      	str	r2, [r7, #4]
 801540c:	781b      	ldrb	r3, [r3, #0]
 801540e:	60fb      	str	r3, [r7, #12]
    value |=  (ULONG)*address++ << 8;
 8015410:	687b      	ldr	r3, [r7, #4]
 8015412:	1c5a      	adds	r2, r3, #1
 8015414:	607a      	str	r2, [r7, #4]
 8015416:	781b      	ldrb	r3, [r3, #0]
 8015418:	021b      	lsls	r3, r3, #8
 801541a:	68fa      	ldr	r2, [r7, #12]
 801541c:	4313      	orrs	r3, r2
 801541e:	60fb      	str	r3, [r7, #12]
    value |=  (ULONG)*address++ << 16;
 8015420:	687b      	ldr	r3, [r7, #4]
 8015422:	1c5a      	adds	r2, r3, #1
 8015424:	607a      	str	r2, [r7, #4]
 8015426:	781b      	ldrb	r3, [r3, #0]
 8015428:	041b      	lsls	r3, r3, #16
 801542a:	68fa      	ldr	r2, [r7, #12]
 801542c:	4313      	orrs	r3, r2
 801542e:	60fb      	str	r3, [r7, #12]
    value |=  (ULONG)*address << 24;
 8015430:	687b      	ldr	r3, [r7, #4]
 8015432:	781b      	ldrb	r3, [r3, #0]
 8015434:	061b      	lsls	r3, r3, #24
 8015436:	68fa      	ldr	r2, [r7, #12]
 8015438:	4313      	orrs	r3, r2
 801543a:	60fb      	str	r3, [r7, #12]

    /* Return 32-bit value.  */
    return(value);
 801543c:	68fb      	ldr	r3, [r7, #12]
}
 801543e:	0018      	movs	r0, r3
 8015440:	46bd      	mov	sp, r7
 8015442:	b004      	add	sp, #16
 8015444:	bd80      	pop	{r7, pc}

08015446 <_ux_utility_memory_copy>:
/*  09-30-2020     Chaoqiong Xiao           Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _ux_utility_memory_copy(VOID *memory_destination, VOID *memory_source, ULONG length)
{
 8015446:	b580      	push	{r7, lr}
 8015448:	b086      	sub	sp, #24
 801544a:	af00      	add	r7, sp, #0
 801544c:	60f8      	str	r0, [r7, #12]
 801544e:	60b9      	str	r1, [r7, #8]
 8015450:	607a      	str	r2, [r7, #4]

UCHAR *   source;
UCHAR *   destination;

    /* Setup byte oriented source and destination pointers.  */
    source =  (UCHAR *) memory_source;
 8015452:	68bb      	ldr	r3, [r7, #8]
 8015454:	617b      	str	r3, [r7, #20]
    destination =  (UCHAR *) memory_destination;
 8015456:	68fb      	ldr	r3, [r7, #12]
 8015458:	613b      	str	r3, [r7, #16]

    /* Loop to perform the copy.  */
    while(length--)
 801545a:	e007      	b.n	801546c <_ux_utility_memory_copy+0x26>
    {

        /* Copy one byte.  */
        *destination++ =  *source++;
 801545c:	697a      	ldr	r2, [r7, #20]
 801545e:	1c53      	adds	r3, r2, #1
 8015460:	617b      	str	r3, [r7, #20]
 8015462:	693b      	ldr	r3, [r7, #16]
 8015464:	1c59      	adds	r1, r3, #1
 8015466:	6139      	str	r1, [r7, #16]
 8015468:	7812      	ldrb	r2, [r2, #0]
 801546a:	701a      	strb	r2, [r3, #0]
    while(length--)
 801546c:	687b      	ldr	r3, [r7, #4]
 801546e:	1e5a      	subs	r2, r3, #1
 8015470:	607a      	str	r2, [r7, #4]
 8015472:	2b00      	cmp	r3, #0
 8015474:	d1f2      	bne.n	801545c <_ux_utility_memory_copy+0x16>
    }

    /* Return to caller.  */
    return; 
 8015476:	46c0      	nop			@ (mov r8, r8)
}
 8015478:	46bd      	mov	sp, r7
 801547a:	b006      	add	sp, #24
 801547c:	bd80      	pop	{r7, pc}

0801547e <_ux_utility_semaphore_put>:
/*                                            them directly,              */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _ux_utility_semaphore_put(UX_SEMAPHORE *semaphore)
{
 801547e:	b580      	push	{r7, lr}
 8015480:	b084      	sub	sp, #16
 8015482:	af00      	add	r7, sp, #0
 8015484:	6078      	str	r0, [r7, #4]

UINT    status;

    /* Put a ThreadX semaphore.  */
    status =  tx_semaphore_put(semaphore);
 8015486:	687b      	ldr	r3, [r7, #4]
 8015488:	0018      	movs	r0, r3
 801548a:	f7fe f901 	bl	8013690 <_txe_semaphore_put>
 801548e:	0003      	movs	r3, r0
 8015490:	60fb      	str	r3, [r7, #12]

    /* Return completion status.  */
    return(status);
 8015492:	68fb      	ldr	r3, [r7, #12]
}
 8015494:	0018      	movs	r0, r3
 8015496:	46bd      	mov	sp, r7
 8015498:	b004      	add	sp, #16
 801549a:	bd80      	pop	{r7, pc}

0801549c <_ux_utility_short_get>:
/*  09-30-2020     Chaoqiong Xiao           Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
ULONG  _ux_utility_short_get(UCHAR * address)
{
 801549c:	b580      	push	{r7, lr}
 801549e:	b084      	sub	sp, #16
 80154a0:	af00      	add	r7, sp, #0
 80154a2:	6078      	str	r0, [r7, #4]
USHORT   value;


    /* In order to make this function endian agnostic and memory alignment
       independent, we read a byte at a time from the address.  */
    value =  (USHORT) *address++;
 80154a4:	687b      	ldr	r3, [r7, #4]
 80154a6:	1c5a      	adds	r2, r3, #1
 80154a8:	607a      	str	r2, [r7, #4]
 80154aa:	781a      	ldrb	r2, [r3, #0]
 80154ac:	200e      	movs	r0, #14
 80154ae:	183b      	adds	r3, r7, r0
 80154b0:	801a      	strh	r2, [r3, #0]
    value |=  (USHORT)(*address << 8);
 80154b2:	687b      	ldr	r3, [r7, #4]
 80154b4:	781b      	ldrb	r3, [r3, #0]
 80154b6:	021b      	lsls	r3, r3, #8
 80154b8:	b299      	uxth	r1, r3
 80154ba:	183b      	adds	r3, r7, r0
 80154bc:	183a      	adds	r2, r7, r0
 80154be:	8812      	ldrh	r2, [r2, #0]
 80154c0:	430a      	orrs	r2, r1
 80154c2:	801a      	strh	r2, [r3, #0]

    /* Return to caller.  */
    return((ULONG) value);
 80154c4:	183b      	adds	r3, r7, r0
 80154c6:	881b      	ldrh	r3, [r3, #0]
}
 80154c8:	0018      	movs	r0, r3
 80154ca:	46bd      	mov	sp, r7
 80154cc:	b004      	add	sp, #16
 80154ce:	bd80      	pop	{r7, pc}

080154d0 <_ux_dcd_stm32_setup_in>:
#include "ux_device_stack.h"
#include "ux_utility.h"


static inline void _ux_dcd_stm32_setup_in(UX_DCD_STM32_ED * ed, UX_SLAVE_TRANSFER *transfer_request)
{
 80154d0:	b580      	push	{r7, lr}
 80154d2:	b082      	sub	sp, #8
 80154d4:	af00      	add	r7, sp, #0
 80154d6:	6078      	str	r0, [r7, #4]
 80154d8:	6039      	str	r1, [r7, #0]

    /* The endpoint is IN.  This is important to memorize the direction for the control endpoint
        in case of a STALL. */
    ed -> ux_dcd_stm32_ed_direction = UX_ENDPOINT_IN;
 80154da:	687b      	ldr	r3, [r7, #4]
 80154dc:	2280      	movs	r2, #128	@ 0x80
 80154de:	729a      	strb	r2, [r3, #10]

    /* Set the state to TX.  */
    ed -> ux_dcd_stm32_ed_state = UX_DCD_STM32_ED_STATE_DATA_TX;
 80154e0:	687b      	ldr	r3, [r7, #4]
 80154e2:	2201      	movs	r2, #1
 80154e4:	721a      	strb	r2, [r3, #8]

    /* Call the Control Transfer dispatcher.  */
    _ux_device_stack_control_request_process(transfer_request);
 80154e6:	683b      	ldr	r3, [r7, #0]
 80154e8:	0018      	movs	r0, r3
 80154ea:	f7fe ff73 	bl	80143d4 <_ux_device_stack_control_request_process>
}
 80154ee:	46c0      	nop			@ (mov r8, r8)
 80154f0:	46bd      	mov	sp, r7
 80154f2:	b002      	add	sp, #8
 80154f4:	bd80      	pop	{r7, pc}

080154f6 <_ux_dcd_stm32_setup_out>:

static inline void _ux_dcd_stm32_setup_out(UX_DCD_STM32_ED * ed, UX_SLAVE_TRANSFER *transfer_request,
                                           PCD_HandleTypeDef *hpcd)
{
 80154f6:	b580      	push	{r7, lr}
 80154f8:	b084      	sub	sp, #16
 80154fa:	af00      	add	r7, sp, #0
 80154fc:	60f8      	str	r0, [r7, #12]
 80154fe:	60b9      	str	r1, [r7, #8]
 8015500:	607a      	str	r2, [r7, #4]

    /* Set the completion code to no error.  */
    transfer_request -> ux_slave_transfer_request_completion_code =  UX_SUCCESS;
 8015502:	68bb      	ldr	r3, [r7, #8]
 8015504:	2200      	movs	r2, #0
 8015506:	625a      	str	r2, [r3, #36]	@ 0x24

    /* The endpoint is IN.  This is important to memorize the direction for the control endpoint
        in case of a STALL. */
    ed -> ux_dcd_stm32_ed_direction = UX_ENDPOINT_IN;
 8015508:	68fb      	ldr	r3, [r7, #12]
 801550a:	2280      	movs	r2, #128	@ 0x80
 801550c:	729a      	strb	r2, [r3, #10]

    /* We are using a Control endpoint on a OUT transaction and there was a payload.  */
    if (_ux_device_stack_control_request_process(transfer_request) == UX_SUCCESS)
 801550e:	68bb      	ldr	r3, [r7, #8]
 8015510:	0018      	movs	r0, r3
 8015512:	f7fe ff5f 	bl	80143d4 <_ux_device_stack_control_request_process>
 8015516:	1e03      	subs	r3, r0, #0
 8015518:	d108      	bne.n	801552c <_ux_dcd_stm32_setup_out+0x36>
    {

        /* Set the state to STATUS phase TX.  */
        ed -> ux_dcd_stm32_ed_state = UX_DCD_STM32_ED_STATE_STATUS_TX;
 801551a:	68fb      	ldr	r3, [r7, #12]
 801551c:	2203      	movs	r2, #3
 801551e:	721a      	strb	r2, [r3, #8]

        /* Arm the status transfer.  */
        HAL_PCD_EP_Transmit(hpcd, 0x00U, UX_NULL, 0U);
 8015520:	6878      	ldr	r0, [r7, #4]
 8015522:	2300      	movs	r3, #0
 8015524:	2200      	movs	r2, #0
 8015526:	2100      	movs	r1, #0
 8015528:	f7f3 f90c 	bl	8008744 <HAL_PCD_EP_Transmit>
    }
}
 801552c:	46c0      	nop			@ (mov r8, r8)
 801552e:	46bd      	mov	sp, r7
 8015530:	b004      	add	sp, #16
 8015532:	bd80      	pop	{r7, pc}

08015534 <_ux_dcd_stm32_setup_status>:

static inline void _ux_dcd_stm32_setup_status(UX_DCD_STM32_ED * ed, UX_SLAVE_TRANSFER *transfer_request,
                                              PCD_HandleTypeDef *hpcd)
{
 8015534:	b580      	push	{r7, lr}
 8015536:	b084      	sub	sp, #16
 8015538:	af00      	add	r7, sp, #0
 801553a:	60f8      	str	r0, [r7, #12]
 801553c:	60b9      	str	r1, [r7, #8]
 801553e:	607a      	str	r2, [r7, #4]

    /* The endpoint is IN.  This is important to memorize the direction for the control endpoint
            in case of a STALL. */
    ed -> ux_dcd_stm32_ed_direction = UX_ENDPOINT_IN;
 8015540:	68fb      	ldr	r3, [r7, #12]
 8015542:	2280      	movs	r2, #128	@ 0x80
 8015544:	729a      	strb	r2, [r3, #10]

    /* Call the Control Transfer dispatcher.  */
    if (_ux_device_stack_control_request_process(transfer_request) == UX_SUCCESS)
 8015546:	68bb      	ldr	r3, [r7, #8]
 8015548:	0018      	movs	r0, r3
 801554a:	f7fe ff43 	bl	80143d4 <_ux_device_stack_control_request_process>
 801554e:	1e03      	subs	r3, r0, #0
 8015550:	d108      	bne.n	8015564 <_ux_dcd_stm32_setup_status+0x30>
    {

        /* Set the state to STATUS RX.  */
        ed -> ux_dcd_stm32_ed_state = UX_DCD_STM32_ED_STATE_STATUS_RX;
 8015552:	68fb      	ldr	r3, [r7, #12]
 8015554:	2204      	movs	r2, #4
 8015556:	721a      	strb	r2, [r3, #8]
        HAL_PCD_EP_Transmit(hpcd, 0x00U, UX_NULL, 0U);
 8015558:	6878      	ldr	r0, [r7, #4]
 801555a:	2300      	movs	r3, #0
 801555c:	2200      	movs	r2, #0
 801555e:	2100      	movs	r1, #0
 8015560:	f7f3 f8f0 	bl	8008744 <HAL_PCD_EP_Transmit>
    }
}
 8015564:	46c0      	nop			@ (mov r8, r8)
 8015566:	46bd      	mov	sp, r7
 8015568:	b004      	add	sp, #16
 801556a:	bd80      	pop	{r7, pc}

0801556c <HAL_PCD_SetupStageCallback>:
/*                                            added standalone support,   */
/*                                            resulting in version 6.1.10 */
/*                                                                        */
/**************************************************************************/
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
{
 801556c:	b580      	push	{r7, lr}
 801556e:	b088      	sub	sp, #32
 8015570:	af00      	add	r7, sp, #0
 8015572:	6078      	str	r0, [r7, #4]
UX_SLAVE_TRANSFER       *transfer_request;
UX_SLAVE_ENDPOINT       *endpoint;


    /* Get the pointer to the DCD.  */
    dcd =  &_ux_system_slave -> ux_system_slave_dcd;
 8015574:	4b3e      	ldr	r3, [pc, #248]	@ (8015670 <HAL_PCD_SetupStageCallback+0x104>)
 8015576:	681b      	ldr	r3, [r3, #0]
 8015578:	61fb      	str	r3, [r7, #28]

    /* Get the pointer to the STM32 DCD.  */
    dcd_stm32 = (UX_DCD_STM32 *) dcd -> ux_slave_dcd_controller_hardware;
 801557a:	69fb      	ldr	r3, [r7, #28]
 801557c:	69db      	ldr	r3, [r3, #28]
 801557e:	61bb      	str	r3, [r7, #24]

    /* Fetch the address of the physical endpoint.  */
    ed =  &dcd_stm32 -> ux_dcd_stm32_ed[0];
 8015580:	69bb      	ldr	r3, [r7, #24]
 8015582:	3304      	adds	r3, #4
 8015584:	617b      	str	r3, [r7, #20]

    /* Get the pointer to the transfer request.  */
    transfer_request =  &ed -> ux_dcd_stm32_ed_endpoint -> ux_slave_endpoint_transfer_request;
 8015586:	697b      	ldr	r3, [r7, #20]
 8015588:	681b      	ldr	r3, [r3, #0]
 801558a:	3330      	adds	r3, #48	@ 0x30
 801558c:	613b      	str	r3, [r7, #16]

    /* Copy setup data to transfer request.  */
    _ux_utility_memory_copy(transfer_request->ux_slave_transfer_request_setup, hpcd -> Setup, UX_SETUP_SIZE);
 801558e:	693b      	ldr	r3, [r7, #16]
 8015590:	3354      	adds	r3, #84	@ 0x54
 8015592:	0018      	movs	r0, r3
 8015594:	687b      	ldr	r3, [r7, #4]
 8015596:	22a7      	movs	r2, #167	@ 0xa7
 8015598:	0092      	lsls	r2, r2, #2
 801559a:	4694      	mov	ip, r2
 801559c:	4463      	add	r3, ip
 801559e:	2208      	movs	r2, #8
 80155a0:	0019      	movs	r1, r3
 80155a2:	f7ff ff50 	bl	8015446 <_ux_utility_memory_copy>

    /* Clear the length of the data received.  */
    transfer_request -> ux_slave_transfer_request_actual_length =  0;
 80155a6:	693b      	ldr	r3, [r7, #16]
 80155a8:	2200      	movs	r2, #0
 80155aa:	619a      	str	r2, [r3, #24]

    /* Mark the phase as SETUP.  */
    transfer_request -> ux_slave_transfer_request_type =  UX_TRANSFER_PHASE_SETUP;
 80155ac:	693b      	ldr	r3, [r7, #16]
 80155ae:	2201      	movs	r2, #1
 80155b0:	605a      	str	r2, [r3, #4]

    /* Mark the transfer as successful.  */
    transfer_request -> ux_slave_transfer_request_completion_code =  UX_SUCCESS;
 80155b2:	693b      	ldr	r3, [r7, #16]
 80155b4:	2200      	movs	r2, #0
 80155b6:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Set the status of the endpoint to not stalled.  */
    ed -> ux_dcd_stm32_ed_status &= ~(UX_DCD_STM32_ED_STATUS_STALLED |
 80155b8:	697b      	ldr	r3, [r7, #20]
 80155ba:	685b      	ldr	r3, [r3, #4]
 80155bc:	220e      	movs	r2, #14
 80155be:	4393      	bics	r3, r2
 80155c0:	001a      	movs	r2, r3
 80155c2:	697b      	ldr	r3, [r7, #20]
 80155c4:	605a      	str	r2, [r3, #4]
                                      UX_DCD_STM32_ED_STATUS_TRANSFER |
                                      UX_DCD_STM32_ED_STATUS_DONE);

    /* Check if the transaction is IN.  */
    if (*transfer_request -> ux_slave_transfer_request_setup & UX_REQUEST_IN)
 80155c6:	693b      	ldr	r3, [r7, #16]
 80155c8:	2254      	movs	r2, #84	@ 0x54
 80155ca:	5c9b      	ldrb	r3, [r3, r2]
 80155cc:	b25b      	sxtb	r3, r3
 80155ce:	2b00      	cmp	r3, #0
 80155d0:	da06      	bge.n	80155e0 <HAL_PCD_SetupStageCallback+0x74>
    {
#if defined(UX_DEVICE_STANDALONE)
        ed -> ux_dcd_stm32_ed_status |= UX_DCD_STM32_ED_STATUS_SETUP_IN;
#else
        _ux_dcd_stm32_setup_in(ed, transfer_request);
 80155d2:	693a      	ldr	r2, [r7, #16]
 80155d4:	697b      	ldr	r3, [r7, #20]
 80155d6:	0011      	movs	r1, r2
 80155d8:	0018      	movs	r0, r3
 80155da:	f7ff ff79 	bl	80154d0 <_ux_dcd_stm32_setup_in>
 80155de:	e043      	b.n	8015668 <HAL_PCD_SetupStageCallback+0xfc>
    else
    {

        /* The endpoint is OUT.  This is important to memorize the direction for the control endpoint
           in case of a STALL. */
        ed -> ux_dcd_stm32_ed_direction  = UX_ENDPOINT_OUT;
 80155e0:	697b      	ldr	r3, [r7, #20]
 80155e2:	2200      	movs	r2, #0
 80155e4:	729a      	strb	r2, [r3, #10]

        /* We are in a OUT transaction. Check if there is a data payload. If so, wait for the payload
           to be delivered.  */
        if (*(transfer_request -> ux_slave_transfer_request_setup + 6) == 0 &&
 80155e6:	693b      	ldr	r3, [r7, #16]
 80155e8:	225a      	movs	r2, #90	@ 0x5a
 80155ea:	5c9b      	ldrb	r3, [r3, r2]
 80155ec:	2b00      	cmp	r3, #0
 80155ee:	d10b      	bne.n	8015608 <HAL_PCD_SetupStageCallback+0x9c>
            *(transfer_request -> ux_slave_transfer_request_setup + 7) == 0)
 80155f0:	693b      	ldr	r3, [r7, #16]
 80155f2:	225b      	movs	r2, #91	@ 0x5b
 80155f4:	5c9b      	ldrb	r3, [r3, r2]
        if (*(transfer_request -> ux_slave_transfer_request_setup + 6) == 0 &&
 80155f6:	2b00      	cmp	r3, #0
 80155f8:	d106      	bne.n	8015608 <HAL_PCD_SetupStageCallback+0x9c>
        {
#if defined(UX_DEVICE_STANDALONE)
            ed -> ux_dcd_stm32_ed_status |= UX_DCD_STM32_ED_STATUS_SETUP_STATUS;
#else
            _ux_dcd_stm32_setup_status(ed, transfer_request, hpcd);
 80155fa:	687a      	ldr	r2, [r7, #4]
 80155fc:	6939      	ldr	r1, [r7, #16]
 80155fe:	697b      	ldr	r3, [r7, #20]
 8015600:	0018      	movs	r0, r3
 8015602:	f7ff ff97 	bl	8015534 <_ux_dcd_stm32_setup_status>
 8015606:	e02f      	b.n	8015668 <HAL_PCD_SetupStageCallback+0xfc>
        }
        else
        {

            /* Get the pointer to the logical endpoint from the transfer request.  */
            endpoint =  transfer_request -> ux_slave_transfer_request_endpoint;
 8015608:	693b      	ldr	r3, [r7, #16]
 801560a:	689b      	ldr	r3, [r3, #8]
 801560c:	60fb      	str	r3, [r7, #12]

            /* Get the length we expect from the SETUP packet.  */
            transfer_request -> ux_slave_transfer_request_requested_length = _ux_utility_short_get(transfer_request -> ux_slave_transfer_request_setup + 6);
 801560e:	693b      	ldr	r3, [r7, #16]
 8015610:	3354      	adds	r3, #84	@ 0x54
 8015612:	3306      	adds	r3, #6
 8015614:	0018      	movs	r0, r3
 8015616:	f7ff ff41 	bl	801549c <_ux_utility_short_get>
 801561a:	0002      	movs	r2, r0
 801561c:	693b      	ldr	r3, [r7, #16]
 801561e:	615a      	str	r2, [r3, #20]

            /* Check if we have enough space for the request.  */
            if (transfer_request -> ux_slave_transfer_request_requested_length > UX_SLAVE_REQUEST_CONTROL_MAX_LENGTH)
 8015620:	693b      	ldr	r3, [r7, #16]
 8015622:	695a      	ldr	r2, [r3, #20]
 8015624:	2380      	movs	r3, #128	@ 0x80
 8015626:	005b      	lsls	r3, r3, #1
 8015628:	429a      	cmp	r2, r3
 801562a:	d909      	bls.n	8015640 <HAL_PCD_SetupStageCallback+0xd4>
            {

                /* No space available, stall the endpoint.  */
                _ux_dcd_stm32_endpoint_stall(dcd_stm32, endpoint);
 801562c:	68fa      	ldr	r2, [r7, #12]
 801562e:	69bb      	ldr	r3, [r7, #24]
 8015630:	0011      	movs	r1, r2
 8015632:	0018      	movs	r0, r3
 8015634:	f000 f97a 	bl	801592c <_ux_dcd_stm32_endpoint_stall>

                /* Next phase is a SETUP.  */
                ed -> ux_dcd_stm32_ed_state =  UX_DCD_STM32_ED_STATE_IDLE;
 8015638:	697b      	ldr	r3, [r7, #20]
 801563a:	2200      	movs	r2, #0
 801563c:	721a      	strb	r2, [r3, #8]
#if defined(UX_DEVICE_STANDALONE)
                ed -> ux_dcd_stm32_ed_status |= UX_DCD_STM32_ED_STATUS_SETUP_STATUS;
#endif

                /* We are done.  */
                return;
 801563e:	e013      	b.n	8015668 <HAL_PCD_SetupStageCallback+0xfc>
            }
            else
            {

                /* Reset what we have received so far.  */
                transfer_request -> ux_slave_transfer_request_actual_length =  0;
 8015640:	693b      	ldr	r3, [r7, #16]
 8015642:	2200      	movs	r2, #0
 8015644:	619a      	str	r2, [r3, #24]

                /* And reprogram the current buffer address to the beginning of the buffer.  */
                transfer_request -> ux_slave_transfer_request_current_data_pointer =  transfer_request -> ux_slave_transfer_request_data_pointer;
 8015646:	693b      	ldr	r3, [r7, #16]
 8015648:	68da      	ldr	r2, [r3, #12]
 801564a:	693b      	ldr	r3, [r7, #16]
 801564c:	611a      	str	r2, [r3, #16]

                /* Receive data.  */
                HAL_PCD_EP_Receive(hpcd,
                            endpoint -> ux_slave_endpoint_descriptor.bEndpointAddress,
 801564e:	68fb      	ldr	r3, [r7, #12]
 8015650:	695b      	ldr	r3, [r3, #20]
                HAL_PCD_EP_Receive(hpcd,
 8015652:	b2d9      	uxtb	r1, r3
                            transfer_request -> ux_slave_transfer_request_current_data_pointer,
 8015654:	693b      	ldr	r3, [r7, #16]
 8015656:	691a      	ldr	r2, [r3, #16]
                HAL_PCD_EP_Receive(hpcd,
 8015658:	693b      	ldr	r3, [r7, #16]
 801565a:	695b      	ldr	r3, [r3, #20]
 801565c:	6878      	ldr	r0, [r7, #4]
 801565e:	f7f3 f820 	bl	80086a2 <HAL_PCD_EP_Receive>
                            transfer_request -> ux_slave_transfer_request_requested_length);

                /* Set the state to RX.  */
                ed -> ux_dcd_stm32_ed_state =  UX_DCD_STM32_ED_STATE_DATA_RX;
 8015662:	697b      	ldr	r3, [r7, #20]
 8015664:	2202      	movs	r2, #2
 8015666:	721a      	strb	r2, [r3, #8]
            }
        }
    }
}
 8015668:	46bd      	mov	sp, r7
 801566a:	b008      	add	sp, #32
 801566c:	bd80      	pop	{r7, pc}
 801566e:	46c0      	nop			@ (mov r8, r8)
 8015670:	20004540 	.word	0x20004540

08015674 <HAL_PCD_DataInStageCallback>:
/*                                            added bi-dir EP support,    */
/*                                            resulting in version 6.1.10 */
/*                                                                        */
/**************************************************************************/
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
{
 8015674:	b580      	push	{r7, lr}
 8015676:	b088      	sub	sp, #32
 8015678:	af00      	add	r7, sp, #0
 801567a:	6078      	str	r0, [r7, #4]
 801567c:	000a      	movs	r2, r1
 801567e:	1cfb      	adds	r3, r7, #3
 8015680:	701a      	strb	r2, [r3, #0]
ULONG                   transfer_length;
UX_SLAVE_ENDPOINT       *endpoint;


    /* Get the pointer to the DCD.  */
    dcd =  &_ux_system_slave -> ux_system_slave_dcd;
 8015682:	4b4f      	ldr	r3, [pc, #316]	@ (80157c0 <HAL_PCD_DataInStageCallback+0x14c>)
 8015684:	681b      	ldr	r3, [r3, #0]
 8015686:	617b      	str	r3, [r7, #20]

    /* Get the pointer to the STM32 DCD.  */
    dcd_stm32 = (UX_DCD_STM32 *) dcd -> ux_slave_dcd_controller_hardware;
 8015688:	697b      	ldr	r3, [r7, #20]
 801568a:	69db      	ldr	r3, [r3, #28]
 801568c:	613b      	str	r3, [r7, #16]

    /* Fetch the address of the physical endpoint.  */
#if defined(UX_DEVICE_BIDIRECTIONAL_ENDPOINT_SUPPORT)
    if ((epnum & 0xF) != 0)
 801568e:	1cfb      	adds	r3, r7, #3
 8015690:	781b      	ldrb	r3, [r3, #0]
 8015692:	220f      	movs	r2, #15
 8015694:	4013      	ands	r3, r2
 8015696:	d00d      	beq.n	80156b4 <HAL_PCD_DataInStageCallback+0x40>
        ed =  &dcd_stm32 -> ux_dcd_stm32_ed_in[epnum & 0xF];
 8015698:	1cfb      	adds	r3, r7, #3
 801569a:	781b      	ldrb	r3, [r3, #0]
 801569c:	220f      	movs	r2, #15
 801569e:	401a      	ands	r2, r3
 80156a0:	0013      	movs	r3, r2
 80156a2:	005b      	lsls	r3, r3, #1
 80156a4:	189b      	adds	r3, r3, r2
 80156a6:	009b      	lsls	r3, r3, #2
 80156a8:	3360      	adds	r3, #96	@ 0x60
 80156aa:	693a      	ldr	r2, [r7, #16]
 80156ac:	18d3      	adds	r3, r2, r3
 80156ae:	3304      	adds	r3, #4
 80156b0:	61fb      	str	r3, [r7, #28]
 80156b2:	e00b      	b.n	80156cc <HAL_PCD_DataInStageCallback+0x58>
    else
#endif /* defined(UX_DEVICE_BIDIRECTIONAL_ENDPOINT_SUPPORT) */
    ed =  &dcd_stm32 -> ux_dcd_stm32_ed[epnum & 0xF];
 80156b4:	1cfb      	adds	r3, r7, #3
 80156b6:	781b      	ldrb	r3, [r3, #0]
 80156b8:	220f      	movs	r2, #15
 80156ba:	401a      	ands	r2, r3
 80156bc:	0013      	movs	r3, r2
 80156be:	005b      	lsls	r3, r3, #1
 80156c0:	189b      	adds	r3, r3, r2
 80156c2:	009b      	lsls	r3, r3, #2
 80156c4:	693a      	ldr	r2, [r7, #16]
 80156c6:	18d3      	adds	r3, r2, r3
 80156c8:	3304      	adds	r3, #4
 80156ca:	61fb      	str	r3, [r7, #28]

    /* Get the pointer to the transfer request.  */
    transfer_request =  &(ed -> ux_dcd_stm32_ed_endpoint -> ux_slave_endpoint_transfer_request);
 80156cc:	69fb      	ldr	r3, [r7, #28]
 80156ce:	681b      	ldr	r3, [r3, #0]
 80156d0:	3330      	adds	r3, #48	@ 0x30
 80156d2:	60fb      	str	r3, [r7, #12]

    /* Endpoint 0 is different.  */
    if (epnum == 0U)
 80156d4:	1cfb      	adds	r3, r7, #3
 80156d6:	781b      	ldrb	r3, [r3, #0]
 80156d8:	2b00      	cmp	r3, #0
 80156da:	d15e      	bne.n	801579a <HAL_PCD_DataInStageCallback+0x126>
    {

        /* Get the pointer to the logical endpoint from the transfer request.  */
        endpoint =  transfer_request -> ux_slave_transfer_request_endpoint;
 80156dc:	68fb      	ldr	r3, [r7, #12]
 80156de:	689b      	ldr	r3, [r3, #8]
 80156e0:	60bb      	str	r3, [r7, #8]

        /* Check if we need to send data again on control endpoint. */
        if (ed -> ux_dcd_stm32_ed_state == UX_DCD_STM32_ED_STATE_DATA_TX)
 80156e2:	69fb      	ldr	r3, [r7, #28]
 80156e4:	7a1b      	ldrb	r3, [r3, #8]
 80156e6:	2b01      	cmp	r3, #1
 80156e8:	d166      	bne.n	80157b8 <HAL_PCD_DataInStageCallback+0x144>
        {

            /* Arm Status transfer.  */
            HAL_PCD_EP_Receive(hpcd, 0, 0, 0);
 80156ea:	6878      	ldr	r0, [r7, #4]
 80156ec:	2300      	movs	r3, #0
 80156ee:	2200      	movs	r2, #0
 80156f0:	2100      	movs	r1, #0
 80156f2:	f7f2 ffd6 	bl	80086a2 <HAL_PCD_EP_Receive>

            /* Are we done with this transfer ? */
            if (transfer_request -> ux_slave_transfer_request_in_transfer_length <=
 80156f6:	68fb      	ldr	r3, [r7, #12]
 80156f8:	69da      	ldr	r2, [r3, #28]
                endpoint -> ux_slave_endpoint_descriptor.wMaxPacketSize)
 80156fa:	68bb      	ldr	r3, [r7, #8]
 80156fc:	69db      	ldr	r3, [r3, #28]
            if (transfer_request -> ux_slave_transfer_request_in_transfer_length <=
 80156fe:	429a      	cmp	r2, r3
 8015700:	d826      	bhi.n	8015750 <HAL_PCD_DataInStageCallback+0xdc>
            {

                /* There is no data to send but we may need to send a Zero Length Packet.  */
                if (transfer_request -> ux_slave_transfer_request_force_zlp ==  UX_TRUE)
 8015702:	68fb      	ldr	r3, [r7, #12]
 8015704:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8015706:	2b01      	cmp	r3, #1
 8015708:	d10b      	bne.n	8015722 <HAL_PCD_DataInStageCallback+0xae>
                {

                    /* Arm a ZLP packet on IN.  */
                    HAL_PCD_EP_Transmit(hpcd,
                            endpoint->ux_slave_endpoint_descriptor.bEndpointAddress, 0, 0);
 801570a:	68bb      	ldr	r3, [r7, #8]
 801570c:	695b      	ldr	r3, [r3, #20]
                    HAL_PCD_EP_Transmit(hpcd,
 801570e:	b2d9      	uxtb	r1, r3
 8015710:	6878      	ldr	r0, [r7, #4]
 8015712:	2300      	movs	r3, #0
 8015714:	2200      	movs	r2, #0
 8015716:	f7f3 f815 	bl	8008744 <HAL_PCD_EP_Transmit>

                    /* Reset the ZLP condition.  */
                    transfer_request -> ux_slave_transfer_request_force_zlp =  UX_FALSE;
 801571a:	68fb      	ldr	r3, [r7, #12]
 801571c:	2200      	movs	r2, #0
 801571e:	651a      	str	r2, [r3, #80]	@ 0x50

        /* Non control endpoint operation, use semaphore.  */
        _ux_utility_semaphore_put(&transfer_request -> ux_slave_transfer_request_semaphore);
#endif /* defined(UX_DEVICE_STANDALONE) */
    }
}
 8015720:	e04a      	b.n	80157b8 <HAL_PCD_DataInStageCallback+0x144>
                    transfer_request -> ux_slave_transfer_request_completion_code =  UX_SUCCESS;
 8015722:	68fb      	ldr	r3, [r7, #12]
 8015724:	2200      	movs	r2, #0
 8015726:	625a      	str	r2, [r3, #36]	@ 0x24
                    transfer_request -> ux_slave_transfer_request_status =  UX_TRANSFER_STATUS_COMPLETED;
 8015728:	68fb      	ldr	r3, [r7, #12]
 801572a:	2202      	movs	r2, #2
 801572c:	601a      	str	r2, [r3, #0]
                        transfer_request -> ux_slave_transfer_request_requested_length;
 801572e:	68fb      	ldr	r3, [r7, #12]
 8015730:	695a      	ldr	r2, [r3, #20]
                    transfer_request -> ux_slave_transfer_request_actual_length =
 8015732:	68fb      	ldr	r3, [r7, #12]
 8015734:	619a      	str	r2, [r3, #24]
                    if (transfer_request -> ux_slave_transfer_request_completion_function)
 8015736:	68fb      	ldr	r3, [r7, #12]
 8015738:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801573a:	2b00      	cmp	r3, #0
 801573c:	d004      	beq.n	8015748 <HAL_PCD_DataInStageCallback+0xd4>
                        transfer_request -> ux_slave_transfer_request_completion_function (transfer_request) ;
 801573e:	68fb      	ldr	r3, [r7, #12]
 8015740:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8015742:	68fa      	ldr	r2, [r7, #12]
 8015744:	0010      	movs	r0, r2
 8015746:	4798      	blx	r3
                    ed -> ux_dcd_stm32_ed_state = UX_DCD_STM32_ED_STATE_STATUS_RX;
 8015748:	69fb      	ldr	r3, [r7, #28]
 801574a:	2204      	movs	r2, #4
 801574c:	721a      	strb	r2, [r3, #8]
}
 801574e:	e033      	b.n	80157b8 <HAL_PCD_DataInStageCallback+0x144>
                transfer_length = transfer_request -> ux_slave_transfer_request_in_transfer_length - endpoint -> ux_slave_endpoint_descriptor.wMaxPacketSize;
 8015750:	68fb      	ldr	r3, [r7, #12]
 8015752:	69da      	ldr	r2, [r3, #28]
 8015754:	68bb      	ldr	r3, [r7, #8]
 8015756:	69db      	ldr	r3, [r3, #28]
 8015758:	1ad3      	subs	r3, r2, r3
 801575a:	61bb      	str	r3, [r7, #24]
                if (transfer_length > endpoint -> ux_slave_endpoint_descriptor.wMaxPacketSize)
 801575c:	68bb      	ldr	r3, [r7, #8]
 801575e:	69db      	ldr	r3, [r3, #28]
 8015760:	69ba      	ldr	r2, [r7, #24]
 8015762:	429a      	cmp	r2, r3
 8015764:	d902      	bls.n	801576c <HAL_PCD_DataInStageCallback+0xf8>
                    transfer_length =  endpoint -> ux_slave_endpoint_descriptor.wMaxPacketSize;
 8015766:	68bb      	ldr	r3, [r7, #8]
 8015768:	69db      	ldr	r3, [r3, #28]
 801576a:	61bb      	str	r3, [r7, #24]
                transfer_request -> ux_slave_transfer_request_current_data_pointer += endpoint -> ux_slave_endpoint_descriptor.wMaxPacketSize;
 801576c:	68fb      	ldr	r3, [r7, #12]
 801576e:	691a      	ldr	r2, [r3, #16]
 8015770:	68bb      	ldr	r3, [r7, #8]
 8015772:	69db      	ldr	r3, [r3, #28]
 8015774:	18d2      	adds	r2, r2, r3
 8015776:	68fb      	ldr	r3, [r7, #12]
 8015778:	611a      	str	r2, [r3, #16]
                transfer_request -> ux_slave_transfer_request_in_transfer_length -= transfer_length;
 801577a:	68fb      	ldr	r3, [r7, #12]
 801577c:	69da      	ldr	r2, [r3, #28]
 801577e:	69bb      	ldr	r3, [r7, #24]
 8015780:	1ad2      	subs	r2, r2, r3
 8015782:	68fb      	ldr	r3, [r7, #12]
 8015784:	61da      	str	r2, [r3, #28]
                            endpoint->ux_slave_endpoint_descriptor.bEndpointAddress,
 8015786:	68bb      	ldr	r3, [r7, #8]
 8015788:	695b      	ldr	r3, [r3, #20]
                HAL_PCD_EP_Transmit(hpcd,
 801578a:	b2d9      	uxtb	r1, r3
                            transfer_request->ux_slave_transfer_request_current_data_pointer,
 801578c:	68fb      	ldr	r3, [r7, #12]
 801578e:	691a      	ldr	r2, [r3, #16]
                HAL_PCD_EP_Transmit(hpcd,
 8015790:	69bb      	ldr	r3, [r7, #24]
 8015792:	6878      	ldr	r0, [r7, #4]
 8015794:	f7f2 ffd6 	bl	8008744 <HAL_PCD_EP_Transmit>
}
 8015798:	e00e      	b.n	80157b8 <HAL_PCD_DataInStageCallback+0x144>
        transfer_request -> ux_slave_transfer_request_completion_code =  UX_SUCCESS;
 801579a:	68fb      	ldr	r3, [r7, #12]
 801579c:	2200      	movs	r2, #0
 801579e:	625a      	str	r2, [r3, #36]	@ 0x24
        transfer_request -> ux_slave_transfer_request_status =  UX_TRANSFER_STATUS_COMPLETED;
 80157a0:	68fb      	ldr	r3, [r7, #12]
 80157a2:	2202      	movs	r2, #2
 80157a4:	601a      	str	r2, [r3, #0]
            transfer_request -> ux_slave_transfer_request_requested_length;
 80157a6:	68fb      	ldr	r3, [r7, #12]
 80157a8:	695a      	ldr	r2, [r3, #20]
        transfer_request -> ux_slave_transfer_request_actual_length =
 80157aa:	68fb      	ldr	r3, [r7, #12]
 80157ac:	619a      	str	r2, [r3, #24]
        _ux_utility_semaphore_put(&transfer_request -> ux_slave_transfer_request_semaphore);
 80157ae:	68fb      	ldr	r3, [r7, #12]
 80157b0:	3330      	adds	r3, #48	@ 0x30
 80157b2:	0018      	movs	r0, r3
 80157b4:	f7ff fe63 	bl	801547e <_ux_utility_semaphore_put>
}
 80157b8:	46c0      	nop			@ (mov r8, r8)
 80157ba:	46bd      	mov	sp, r7
 80157bc:	b008      	add	sp, #32
 80157be:	bd80      	pop	{r7, pc}
 80157c0:	20004540 	.word	0x20004540

080157c4 <HAL_PCD_DataOutStageCallback>:
/*                                            added standalone support,   */
/*                                            resulting in version 6.1.10 */
/*                                                                        */
/**************************************************************************/
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
{
 80157c4:	b580      	push	{r7, lr}
 80157c6:	b088      	sub	sp, #32
 80157c8:	af00      	add	r7, sp, #0
 80157ca:	6078      	str	r0, [r7, #4]
 80157cc:	000a      	movs	r2, r1
 80157ce:	1cfb      	adds	r3, r7, #3
 80157d0:	701a      	strb	r2, [r3, #0]
ULONG                   transfer_length;
UX_SLAVE_ENDPOINT       *endpoint;


    /* Get the pointer to the DCD.  */
    dcd = &_ux_system_slave -> ux_system_slave_dcd;
 80157d2:	4b40      	ldr	r3, [pc, #256]	@ (80158d4 <HAL_PCD_DataOutStageCallback+0x110>)
 80157d4:	681b      	ldr	r3, [r3, #0]
 80157d6:	61fb      	str	r3, [r7, #28]

    /* Get the pointer to the STM32 DCD.  */
    dcd_stm32 = (UX_DCD_STM32 *) dcd -> ux_slave_dcd_controller_hardware;
 80157d8:	69fb      	ldr	r3, [r7, #28]
 80157da:	69db      	ldr	r3, [r3, #28]
 80157dc:	61bb      	str	r3, [r7, #24]

    /* Fetch the address of the physical endpoint.  */
    ed = &dcd_stm32 -> ux_dcd_stm32_ed[epnum & 0xF];
 80157de:	1cfb      	adds	r3, r7, #3
 80157e0:	781b      	ldrb	r3, [r3, #0]
 80157e2:	220f      	movs	r2, #15
 80157e4:	401a      	ands	r2, r3
 80157e6:	0013      	movs	r3, r2
 80157e8:	005b      	lsls	r3, r3, #1
 80157ea:	189b      	adds	r3, r3, r2
 80157ec:	009b      	lsls	r3, r3, #2
 80157ee:	69ba      	ldr	r2, [r7, #24]
 80157f0:	18d3      	adds	r3, r2, r3
 80157f2:	3304      	adds	r3, #4
 80157f4:	617b      	str	r3, [r7, #20]

    /* Get the pointer to the transfer request.  */
    transfer_request = &(ed -> ux_dcd_stm32_ed_endpoint -> ux_slave_endpoint_transfer_request);
 80157f6:	697b      	ldr	r3, [r7, #20]
 80157f8:	681b      	ldr	r3, [r3, #0]
 80157fa:	3330      	adds	r3, #48	@ 0x30
 80157fc:	613b      	str	r3, [r7, #16]

    /* Endpoint 0 is different.  */
    if (epnum == 0U)
 80157fe:	1cfb      	adds	r3, r7, #3
 8015800:	781b      	ldrb	r3, [r3, #0]
 8015802:	2b00      	cmp	r3, #0
 8015804:	d14c      	bne.n	80158a0 <HAL_PCD_DataOutStageCallback+0xdc>
    {

        /* Check if we have received something on endpoint 0 during data phase .  */
        if (ed -> ux_dcd_stm32_ed_state == UX_DCD_STM32_ED_STATE_DATA_RX)
 8015806:	697b      	ldr	r3, [r7, #20]
 8015808:	7a1b      	ldrb	r3, [r3, #8]
 801580a:	2b02      	cmp	r3, #2
 801580c:	d15d      	bne.n	80158ca <HAL_PCD_DataOutStageCallback+0x106>
        {

            /* Get the pointer to the logical endpoint from the transfer request.  */
            endpoint = transfer_request -> ux_slave_transfer_request_endpoint;
 801580e:	693b      	ldr	r3, [r7, #16]
 8015810:	689b      	ldr	r3, [r3, #8]
 8015812:	60fb      	str	r3, [r7, #12]

            /* Read the received data length for the Control endpoint.  */
            transfer_length = HAL_PCD_EP_GetRxCount(hpcd, epnum);
 8015814:	1cfb      	adds	r3, r7, #3
 8015816:	781a      	ldrb	r2, [r3, #0]
 8015818:	687b      	ldr	r3, [r7, #4]
 801581a:	0011      	movs	r1, r2
 801581c:	0018      	movs	r0, r3
 801581e:	f7f2 ff78 	bl	8008712 <HAL_PCD_EP_GetRxCount>
 8015822:	0003      	movs	r3, r0
 8015824:	60bb      	str	r3, [r7, #8]

            /* Update the length of the data received.  */
            transfer_request -> ux_slave_transfer_request_actual_length += transfer_length;
 8015826:	693b      	ldr	r3, [r7, #16]
 8015828:	699a      	ldr	r2, [r3, #24]
 801582a:	68bb      	ldr	r3, [r7, #8]
 801582c:	18d2      	adds	r2, r2, r3
 801582e:	693b      	ldr	r3, [r7, #16]
 8015830:	619a      	str	r2, [r3, #24]

            /* Can we accept this much?  */
            if (transfer_request -> ux_slave_transfer_request_actual_length <=
 8015832:	693b      	ldr	r3, [r7, #16]
 8015834:	699a      	ldr	r2, [r3, #24]
                transfer_request -> ux_slave_transfer_request_requested_length)
 8015836:	693b      	ldr	r3, [r7, #16]
 8015838:	695b      	ldr	r3, [r3, #20]
            if (transfer_request -> ux_slave_transfer_request_actual_length <=
 801583a:	429a      	cmp	r2, r3
 801583c:	d823      	bhi.n	8015886 <HAL_PCD_DataOutStageCallback+0xc2>
            {

                /* Are we done with this transfer ? */
                if ((transfer_request -> ux_slave_transfer_request_actual_length ==
 801583e:	693b      	ldr	r3, [r7, #16]
 8015840:	699a      	ldr	r2, [r3, #24]
                     transfer_request -> ux_slave_transfer_request_requested_length) ||
 8015842:	693b      	ldr	r3, [r7, #16]
 8015844:	695b      	ldr	r3, [r3, #20]
                if ((transfer_request -> ux_slave_transfer_request_actual_length ==
 8015846:	429a      	cmp	r2, r3
 8015848:	d004      	beq.n	8015854 <HAL_PCD_DataOutStageCallback+0x90>
                    (transfer_length != endpoint -> ux_slave_endpoint_descriptor.wMaxPacketSize))
 801584a:	68fb      	ldr	r3, [r7, #12]
 801584c:	69db      	ldr	r3, [r3, #28]
                     transfer_request -> ux_slave_transfer_request_requested_length) ||
 801584e:	68ba      	ldr	r2, [r7, #8]
 8015850:	429a      	cmp	r2, r3
 8015852:	d006      	beq.n	8015862 <HAL_PCD_DataOutStageCallback+0x9e>
                {
#if defined(UX_DEVICE_STANDALONE)
                    ed -> ux_dcd_stm32_ed_status |= UX_DCD_STM32_ED_STATUS_SETUP_OUT;
#else
                    _ux_dcd_stm32_setup_out(ed, transfer_request, hpcd);
 8015854:	687a      	ldr	r2, [r7, #4]
 8015856:	6939      	ldr	r1, [r7, #16]
 8015858:	697b      	ldr	r3, [r7, #20]
 801585a:	0018      	movs	r0, r3
 801585c:	f7ff fe4b 	bl	80154f6 <_ux_dcd_stm32_setup_out>
        /* Non control endpoint operation, use semaphore.  */
        _ux_utility_semaphore_put(&transfer_request -> ux_slave_transfer_request_semaphore);
#endif
    }

}
 8015860:	e033      	b.n	80158ca <HAL_PCD_DataOutStageCallback+0x106>
                    transfer_request -> ux_slave_transfer_request_current_data_pointer += endpoint -> ux_slave_endpoint_descriptor.wMaxPacketSize;
 8015862:	693b      	ldr	r3, [r7, #16]
 8015864:	691a      	ldr	r2, [r3, #16]
 8015866:	68fb      	ldr	r3, [r7, #12]
 8015868:	69db      	ldr	r3, [r3, #28]
 801586a:	18d2      	adds	r2, r2, r3
 801586c:	693b      	ldr	r3, [r7, #16]
 801586e:	611a      	str	r2, [r3, #16]
                                endpoint -> ux_slave_endpoint_descriptor.bEndpointAddress,
 8015870:	68fb      	ldr	r3, [r7, #12]
 8015872:	695b      	ldr	r3, [r3, #20]
                    HAL_PCD_EP_Receive(hpcd,
 8015874:	b2d9      	uxtb	r1, r3
                                transfer_request -> ux_slave_transfer_request_current_data_pointer,
 8015876:	693b      	ldr	r3, [r7, #16]
 8015878:	691a      	ldr	r2, [r3, #16]
                    HAL_PCD_EP_Receive(hpcd,
 801587a:	68fb      	ldr	r3, [r7, #12]
 801587c:	69db      	ldr	r3, [r3, #28]
 801587e:	6878      	ldr	r0, [r7, #4]
 8015880:	f7f2 ff0f 	bl	80086a2 <HAL_PCD_EP_Receive>
}
 8015884:	e021      	b.n	80158ca <HAL_PCD_DataOutStageCallback+0x106>
                transfer_request -> ux_slave_transfer_request_completion_code =  UX_TRANSFER_BUFFER_OVERFLOW;
 8015886:	693b      	ldr	r3, [r7, #16]
 8015888:	2227      	movs	r2, #39	@ 0x27
 801588a:	625a      	str	r2, [r3, #36]	@ 0x24
                if (transfer_request -> ux_slave_transfer_request_completion_function)
 801588c:	693b      	ldr	r3, [r7, #16]
 801588e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8015890:	2b00      	cmp	r3, #0
 8015892:	d01a      	beq.n	80158ca <HAL_PCD_DataOutStageCallback+0x106>
                    transfer_request -> ux_slave_transfer_request_completion_function (transfer_request) ;
 8015894:	693b      	ldr	r3, [r7, #16]
 8015896:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8015898:	693a      	ldr	r2, [r7, #16]
 801589a:	0010      	movs	r0, r2
 801589c:	4798      	blx	r3
}
 801589e:	e014      	b.n	80158ca <HAL_PCD_DataOutStageCallback+0x106>
        transfer_request -> ux_slave_transfer_request_actual_length =  HAL_PCD_EP_GetRxCount(hpcd, epnum);
 80158a0:	1cfb      	adds	r3, r7, #3
 80158a2:	781a      	ldrb	r2, [r3, #0]
 80158a4:	687b      	ldr	r3, [r7, #4]
 80158a6:	0011      	movs	r1, r2
 80158a8:	0018      	movs	r0, r3
 80158aa:	f7f2 ff32 	bl	8008712 <HAL_PCD_EP_GetRxCount>
 80158ae:	0002      	movs	r2, r0
 80158b0:	693b      	ldr	r3, [r7, #16]
 80158b2:	619a      	str	r2, [r3, #24]
        transfer_request -> ux_slave_transfer_request_completion_code =  UX_SUCCESS;
 80158b4:	693b      	ldr	r3, [r7, #16]
 80158b6:	2200      	movs	r2, #0
 80158b8:	625a      	str	r2, [r3, #36]	@ 0x24
        transfer_request -> ux_slave_transfer_request_status =  UX_TRANSFER_STATUS_COMPLETED;
 80158ba:	693b      	ldr	r3, [r7, #16]
 80158bc:	2202      	movs	r2, #2
 80158be:	601a      	str	r2, [r3, #0]
        _ux_utility_semaphore_put(&transfer_request -> ux_slave_transfer_request_semaphore);
 80158c0:	693b      	ldr	r3, [r7, #16]
 80158c2:	3330      	adds	r3, #48	@ 0x30
 80158c4:	0018      	movs	r0, r3
 80158c6:	f7ff fdda 	bl	801547e <_ux_utility_semaphore_put>
}
 80158ca:	46c0      	nop			@ (mov r8, r8)
 80158cc:	46bd      	mov	sp, r7
 80158ce:	b008      	add	sp, #32
 80158d0:	bd80      	pop	{r7, pc}
 80158d2:	46c0      	nop			@ (mov r8, r8)
 80158d4:	20004540 	.word	0x20004540

080158d8 <HAL_PCD_ResetCallback>:
/*  01-31-2022     Chaoqiong Xiao           Modified comment(s),          */
/*                                            resulting in version 6.1.10 */
/*                                                                        */
/**************************************************************************/
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
{
 80158d8:	b580      	push	{r7, lr}
 80158da:	b082      	sub	sp, #8
 80158dc:	af00      	add	r7, sp, #0
 80158de:	6078      	str	r0, [r7, #4]

    /* If the device is attached or configured, we need to disconnect it.  */
    if (_ux_system_slave -> ux_system_slave_device.ux_slave_device_state !=  UX_DEVICE_RESET)
 80158e0:	4b11      	ldr	r3, [pc, #68]	@ (8015928 <HAL_PCD_ResetCallback+0x50>)
 80158e2:	681b      	ldr	r3, [r3, #0]
 80158e4:	6a1b      	ldr	r3, [r3, #32]
 80158e6:	2b00      	cmp	r3, #0
 80158e8:	d001      	beq.n	80158ee <HAL_PCD_ResetCallback+0x16>
    {

        /* Disconnect the device.  */
        _ux_device_stack_disconnect();
 80158ea:	f7ff f90b 	bl	8014b04 <_ux_device_stack_disconnect>
    }

    /* Set USB Current Speed */
    switch(hpcd -> Init.speed)
 80158ee:	687b      	ldr	r3, [r7, #4]
 80158f0:	79db      	ldrb	r3, [r3, #7]
 80158f2:	2b02      	cmp	r3, #2
 80158f4:	d106      	bne.n	8015904 <HAL_PCD_ResetCallback+0x2c>
        break;
#endif
    case PCD_SPEED_FULL:

        /* We are connected at full speed.  */
        _ux_system_slave -> ux_system_slave_speed =  UX_FULL_SPEED_DEVICE;
 80158f6:	4b0c      	ldr	r3, [pc, #48]	@ (8015928 <HAL_PCD_ResetCallback+0x50>)
 80158f8:	681a      	ldr	r2, [r3, #0]
 80158fa:	23ce      	movs	r3, #206	@ 0xce
 80158fc:	005b      	lsls	r3, r3, #1
 80158fe:	2101      	movs	r1, #1
 8015900:	50d1      	str	r1, [r2, r3]
        break;
 8015902:	e006      	b.n	8015912 <HAL_PCD_ResetCallback+0x3a>

    default:

        /* We are connected at full speed.  */
        _ux_system_slave -> ux_system_slave_speed =  UX_FULL_SPEED_DEVICE;
 8015904:	4b08      	ldr	r3, [pc, #32]	@ (8015928 <HAL_PCD_ResetCallback+0x50>)
 8015906:	681a      	ldr	r2, [r3, #0]
 8015908:	23ce      	movs	r3, #206	@ 0xce
 801590a:	005b      	lsls	r3, r3, #1
 801590c:	2101      	movs	r1, #1
 801590e:	50d1      	str	r1, [r2, r3]
        break;
 8015910:	46c0      	nop			@ (mov r8, r8)
    }

    /* Complete the device initialization.  */
    _ux_dcd_stm32_initialize_complete();
 8015912:	f000 f82b 	bl	801596c <_ux_dcd_stm32_initialize_complete>

    /* Mark the device as attached now.  */
    _ux_system_slave -> ux_system_slave_device.ux_slave_device_state =  UX_DEVICE_ATTACHED;
 8015916:	4b04      	ldr	r3, [pc, #16]	@ (8015928 <HAL_PCD_ResetCallback+0x50>)
 8015918:	681b      	ldr	r3, [r3, #0]
 801591a:	2201      	movs	r2, #1
 801591c:	621a      	str	r2, [r3, #32]
}
 801591e:	46c0      	nop			@ (mov r8, r8)
 8015920:	46bd      	mov	sp, r7
 8015922:	b002      	add	sp, #8
 8015924:	bd80      	pop	{r7, pc}
 8015926:	46c0      	nop			@ (mov r8, r8)
 8015928:	20004540 	.word	0x20004540

0801592c <_ux_dcd_stm32_endpoint_stall>:
/*                                            controller,                 */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _ux_dcd_stm32_endpoint_stall(UX_DCD_STM32 *dcd_stm32, UX_SLAVE_ENDPOINT *endpoint)
{
 801592c:	b580      	push	{r7, lr}
 801592e:	b084      	sub	sp, #16
 8015930:	af00      	add	r7, sp, #0
 8015932:	6078      	str	r0, [r7, #4]
 8015934:	6039      	str	r1, [r7, #0]

UX_DCD_STM32_ED     *ed;


    /* Get the physical endpoint address in the endpoint container.  */
    ed =  (UX_DCD_STM32_ED *) endpoint -> ux_slave_endpoint_ed;
 8015936:	683b      	ldr	r3, [r7, #0]
 8015938:	689b      	ldr	r3, [r3, #8]
 801593a:	60fb      	str	r3, [r7, #12]

    /* Set the endpoint to stall.  */
    ed -> ux_dcd_stm32_ed_status |=  UX_DCD_STM32_ED_STATUS_STALLED;
 801593c:	68fb      	ldr	r3, [r7, #12]
 801593e:	685b      	ldr	r3, [r3, #4]
 8015940:	2204      	movs	r2, #4
 8015942:	431a      	orrs	r2, r3
 8015944:	68fb      	ldr	r3, [r7, #12]
 8015946:	605a      	str	r2, [r3, #4]

    /* Stall the endpoint.  */
    HAL_PCD_EP_SetStall(dcd_stm32 -> pcd_handle, endpoint->ux_slave_endpoint_descriptor.bEndpointAddress | ed -> ux_dcd_stm32_ed_direction);
 8015948:	687b      	ldr	r3, [r7, #4]
 801594a:	22c4      	movs	r2, #196	@ 0xc4
 801594c:	5898      	ldr	r0, [r3, r2]
 801594e:	683b      	ldr	r3, [r7, #0]
 8015950:	695b      	ldr	r3, [r3, #20]
 8015952:	b2da      	uxtb	r2, r3
 8015954:	68fb      	ldr	r3, [r7, #12]
 8015956:	7a9b      	ldrb	r3, [r3, #10]
 8015958:	4313      	orrs	r3, r2
 801595a:	b2db      	uxtb	r3, r3
 801595c:	0019      	movs	r1, r3
 801595e:	f7f2 ff2e 	bl	80087be <HAL_PCD_EP_SetStall>

    /* This function never fails.  */
    return(UX_SUCCESS);
 8015962:	2300      	movs	r3, #0
}
 8015964:	0018      	movs	r0, r3
 8015966:	46bd      	mov	sp, r7
 8015968:	b004      	add	sp, #16
 801596a:	bd80      	pop	{r7, pc}

0801596c <_ux_dcd_stm32_initialize_complete>:
/*                                            drive the controller,       */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _ux_dcd_stm32_initialize_complete(VOID)
{
 801596c:	b580      	push	{r7, lr}
 801596e:	b086      	sub	sp, #24
 8015970:	af00      	add	r7, sp, #0
UCHAR                     *device_framework;
UX_SLAVE_TRANSFER       *transfer_request;


    /* Get the pointer to the DCD.  */
    dcd =  &_ux_system_slave -> ux_system_slave_dcd;
 8015972:	4b6a      	ldr	r3, [pc, #424]	@ (8015b1c <_ux_dcd_stm32_initialize_complete+0x1b0>)
 8015974:	681b      	ldr	r3, [r3, #0]
 8015976:	617b      	str	r3, [r7, #20]

    /* Get the pointer to the STM32 DCD.  */
    dcd_stm32 = (UX_DCD_STM32 *) dcd -> ux_slave_dcd_controller_hardware;
 8015978:	697b      	ldr	r3, [r7, #20]
 801597a:	69db      	ldr	r3, [r3, #28]
 801597c:	613b      	str	r3, [r7, #16]

    /* Get the pointer to the device.  */
    device =  &_ux_system_slave -> ux_system_slave_device;
 801597e:	4b67      	ldr	r3, [pc, #412]	@ (8015b1c <_ux_dcd_stm32_initialize_complete+0x1b0>)
 8015980:	681b      	ldr	r3, [r3, #0]
 8015982:	3320      	adds	r3, #32
 8015984:	60fb      	str	r3, [r7, #12]

    /* Are we in DFU mode ? If so, check if we are in a Reset mode.  */
    if (_ux_system_slave -> ux_system_slave_device_dfu_state_machine == UX_SYSTEM_DFU_STATE_APP_DETACH)
 8015986:	4b65      	ldr	r3, [pc, #404]	@ (8015b1c <_ux_dcd_stm32_initialize_complete+0x1b0>)
 8015988:	681a      	ldr	r2, [r3, #0]
 801598a:	23dc      	movs	r3, #220	@ 0xdc
 801598c:	005b      	lsls	r3, r3, #1
 801598e:	58d3      	ldr	r3, [r2, r3]
 8015990:	2b01      	cmp	r3, #1
 8015992:	d114      	bne.n	80159be <_ux_dcd_stm32_initialize_complete+0x52>
    {

        /* The device is now in DFU reset mode. Switch to the DFU device framework.  */
        _ux_system_slave -> ux_system_slave_device_framework =  _ux_system_slave -> ux_system_slave_dfu_framework;
 8015994:	4b61      	ldr	r3, [pc, #388]	@ (8015b1c <_ux_dcd_stm32_initialize_complete+0x1b0>)
 8015996:	6819      	ldr	r1, [r3, #0]
 8015998:	4b60      	ldr	r3, [pc, #384]	@ (8015b1c <_ux_dcd_stm32_initialize_complete+0x1b0>)
 801599a:	681a      	ldr	r2, [r3, #0]
 801599c:	23a8      	movs	r3, #168	@ 0xa8
 801599e:	005b      	lsls	r3, r3, #1
 80159a0:	58c9      	ldr	r1, [r1, r3]
 80159a2:	2394      	movs	r3, #148	@ 0x94
 80159a4:	005b      	lsls	r3, r3, #1
 80159a6:	50d1      	str	r1, [r2, r3]
        _ux_system_slave -> ux_system_slave_device_framework_length =  _ux_system_slave -> ux_system_slave_dfu_framework_length;
 80159a8:	4b5c      	ldr	r3, [pc, #368]	@ (8015b1c <_ux_dcd_stm32_initialize_complete+0x1b0>)
 80159aa:	6819      	ldr	r1, [r3, #0]
 80159ac:	4b5b      	ldr	r3, [pc, #364]	@ (8015b1c <_ux_dcd_stm32_initialize_complete+0x1b0>)
 80159ae:	681a      	ldr	r2, [r3, #0]
 80159b0:	23aa      	movs	r3, #170	@ 0xaa
 80159b2:	005b      	lsls	r3, r3, #1
 80159b4:	58c9      	ldr	r1, [r1, r3]
 80159b6:	2396      	movs	r3, #150	@ 0x96
 80159b8:	005b      	lsls	r3, r3, #1
 80159ba:	50d1      	str	r1, [r2, r3]
 80159bc:	e035      	b.n	8015a2a <_ux_dcd_stm32_initialize_complete+0xbe>
    }
    else
    {

        /* Set State to App Idle. */
        _ux_system_slave -> ux_system_slave_device_dfu_state_machine = UX_SYSTEM_DFU_STATE_APP_IDLE;
 80159be:	4b57      	ldr	r3, [pc, #348]	@ (8015b1c <_ux_dcd_stm32_initialize_complete+0x1b0>)
 80159c0:	681a      	ldr	r2, [r3, #0]
 80159c2:	23dc      	movs	r3, #220	@ 0xdc
 80159c4:	005b      	lsls	r3, r3, #1
 80159c6:	2100      	movs	r1, #0
 80159c8:	50d1      	str	r1, [r2, r3]

        /* Check the speed and set the correct descriptor.  */
        if (_ux_system_slave -> ux_system_slave_speed ==  UX_FULL_SPEED_DEVICE)
 80159ca:	4b54      	ldr	r3, [pc, #336]	@ (8015b1c <_ux_dcd_stm32_initialize_complete+0x1b0>)
 80159cc:	681a      	ldr	r2, [r3, #0]
 80159ce:	23ce      	movs	r3, #206	@ 0xce
 80159d0:	005b      	lsls	r3, r3, #1
 80159d2:	58d3      	ldr	r3, [r2, r3]
 80159d4:	2b01      	cmp	r3, #1
 80159d6:	d114      	bne.n	8015a02 <_ux_dcd_stm32_initialize_complete+0x96>
        {

            /* The device is operating at full speed.  */
            _ux_system_slave -> ux_system_slave_device_framework =  _ux_system_slave -> ux_system_slave_device_framework_full_speed;
 80159d8:	4b50      	ldr	r3, [pc, #320]	@ (8015b1c <_ux_dcd_stm32_initialize_complete+0x1b0>)
 80159da:	6819      	ldr	r1, [r3, #0]
 80159dc:	4b4f      	ldr	r3, [pc, #316]	@ (8015b1c <_ux_dcd_stm32_initialize_complete+0x1b0>)
 80159de:	681a      	ldr	r2, [r3, #0]
 80159e0:	2398      	movs	r3, #152	@ 0x98
 80159e2:	005b      	lsls	r3, r3, #1
 80159e4:	58c9      	ldr	r1, [r1, r3]
 80159e6:	2394      	movs	r3, #148	@ 0x94
 80159e8:	005b      	lsls	r3, r3, #1
 80159ea:	50d1      	str	r1, [r2, r3]
            _ux_system_slave -> ux_system_slave_device_framework_length =  _ux_system_slave -> ux_system_slave_device_framework_length_full_speed;
 80159ec:	4b4b      	ldr	r3, [pc, #300]	@ (8015b1c <_ux_dcd_stm32_initialize_complete+0x1b0>)
 80159ee:	6819      	ldr	r1, [r3, #0]
 80159f0:	4b4a      	ldr	r3, [pc, #296]	@ (8015b1c <_ux_dcd_stm32_initialize_complete+0x1b0>)
 80159f2:	681a      	ldr	r2, [r3, #0]
 80159f4:	239a      	movs	r3, #154	@ 0x9a
 80159f6:	005b      	lsls	r3, r3, #1
 80159f8:	58c9      	ldr	r1, [r1, r3]
 80159fa:	2396      	movs	r3, #150	@ 0x96
 80159fc:	005b      	lsls	r3, r3, #1
 80159fe:	50d1      	str	r1, [r2, r3]
 8015a00:	e013      	b.n	8015a2a <_ux_dcd_stm32_initialize_complete+0xbe>
        }
        else
        {

            /* The device is operating at high speed.  */
            _ux_system_slave -> ux_system_slave_device_framework =  _ux_system_slave -> ux_system_slave_device_framework_high_speed;
 8015a02:	4b46      	ldr	r3, [pc, #280]	@ (8015b1c <_ux_dcd_stm32_initialize_complete+0x1b0>)
 8015a04:	6819      	ldr	r1, [r3, #0]
 8015a06:	4b45      	ldr	r3, [pc, #276]	@ (8015b1c <_ux_dcd_stm32_initialize_complete+0x1b0>)
 8015a08:	681a      	ldr	r2, [r3, #0]
 8015a0a:	239c      	movs	r3, #156	@ 0x9c
 8015a0c:	005b      	lsls	r3, r3, #1
 8015a0e:	58c9      	ldr	r1, [r1, r3]
 8015a10:	2394      	movs	r3, #148	@ 0x94
 8015a12:	005b      	lsls	r3, r3, #1
 8015a14:	50d1      	str	r1, [r2, r3]
            _ux_system_slave -> ux_system_slave_device_framework_length =  _ux_system_slave -> ux_system_slave_device_framework_length_high_speed;
 8015a16:	4b41      	ldr	r3, [pc, #260]	@ (8015b1c <_ux_dcd_stm32_initialize_complete+0x1b0>)
 8015a18:	6819      	ldr	r1, [r3, #0]
 8015a1a:	4b40      	ldr	r3, [pc, #256]	@ (8015b1c <_ux_dcd_stm32_initialize_complete+0x1b0>)
 8015a1c:	681a      	ldr	r2, [r3, #0]
 8015a1e:	239e      	movs	r3, #158	@ 0x9e
 8015a20:	005b      	lsls	r3, r3, #1
 8015a22:	58c9      	ldr	r1, [r1, r3]
 8015a24:	2396      	movs	r3, #150	@ 0x96
 8015a26:	005b      	lsls	r3, r3, #1
 8015a28:	50d1      	str	r1, [r2, r3]
        }
    }

    /* Get the device framework pointer.  */
    device_framework =  _ux_system_slave -> ux_system_slave_device_framework;
 8015a2a:	4b3c      	ldr	r3, [pc, #240]	@ (8015b1c <_ux_dcd_stm32_initialize_complete+0x1b0>)
 8015a2c:	681a      	ldr	r2, [r3, #0]
 8015a2e:	2394      	movs	r3, #148	@ 0x94
 8015a30:	005b      	lsls	r3, r3, #1
 8015a32:	58d3      	ldr	r3, [r2, r3]
 8015a34:	60bb      	str	r3, [r7, #8]

    /* And create the decompressed device descriptor structure.  */
    _ux_utility_descriptor_parse(device_framework,
                                _ux_system_device_descriptor_structure,
                                UX_DEVICE_DESCRIPTOR_ENTRIES,
                                (UCHAR *) &device -> ux_slave_device_descriptor);
 8015a36:	68fb      	ldr	r3, [r7, #12]
 8015a38:	3304      	adds	r3, #4
    _ux_utility_descriptor_parse(device_framework,
 8015a3a:	4939      	ldr	r1, [pc, #228]	@ (8015b20 <_ux_dcd_stm32_initialize_complete+0x1b4>)
 8015a3c:	68b8      	ldr	r0, [r7, #8]
 8015a3e:	220e      	movs	r2, #14
 8015a40:	f7ff fca3 	bl	801538a <_ux_utility_descriptor_parse>

    /* Now we create a transfer request to accept the first SETUP packet
       and get the ball running. First get the address of the endpoint
       transfer request container.  */
    transfer_request =  &device -> ux_slave_device_control_endpoint.ux_slave_endpoint_transfer_request;
 8015a44:	68fb      	ldr	r3, [r7, #12]
 8015a46:	336c      	adds	r3, #108	@ 0x6c
 8015a48:	607b      	str	r3, [r7, #4]

    /* Set the timeout to be for Control Endpoint.  */
    transfer_request -> ux_slave_transfer_request_timeout =  UX_MS_TO_TICK(UX_CONTROL_TRANSFER_TIMEOUT);
 8015a4a:	687b      	ldr	r3, [r7, #4]
 8015a4c:	22fa      	movs	r2, #250	@ 0xfa
 8015a4e:	0092      	lsls	r2, r2, #2
 8015a50:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Adjust the current data pointer as well.  */
    transfer_request -> ux_slave_transfer_request_current_data_pointer =
                            transfer_request -> ux_slave_transfer_request_data_pointer;
 8015a52:	687b      	ldr	r3, [r7, #4]
 8015a54:	68da      	ldr	r2, [r3, #12]
    transfer_request -> ux_slave_transfer_request_current_data_pointer =
 8015a56:	687b      	ldr	r3, [r7, #4]
 8015a58:	611a      	str	r2, [r3, #16]

    /* Update the transfer request endpoint pointer with the default endpoint.  */
    transfer_request -> ux_slave_transfer_request_endpoint =  &device -> ux_slave_device_control_endpoint;
 8015a5a:	68fb      	ldr	r3, [r7, #12]
 8015a5c:	333c      	adds	r3, #60	@ 0x3c
 8015a5e:	001a      	movs	r2, r3
 8015a60:	687b      	ldr	r3, [r7, #4]
 8015a62:	609a      	str	r2, [r3, #8]

    /* The control endpoint max packet size needs to be filled manually in its descriptor.  */
    transfer_request -> ux_slave_transfer_request_endpoint -> ux_slave_endpoint_descriptor.wMaxPacketSize =
 8015a64:	687b      	ldr	r3, [r7, #4]
 8015a66:	689b      	ldr	r3, [r3, #8]
                                device -> ux_slave_device_descriptor.bMaxPacketSize0;
 8015a68:	68fa      	ldr	r2, [r7, #12]
 8015a6a:	69d2      	ldr	r2, [r2, #28]
    transfer_request -> ux_slave_transfer_request_endpoint -> ux_slave_endpoint_descriptor.wMaxPacketSize =
 8015a6c:	61da      	str	r2, [r3, #28]

    /* On the control endpoint, always expect the maximum.  */
    transfer_request -> ux_slave_transfer_request_requested_length =
                                device -> ux_slave_device_descriptor.bMaxPacketSize0;
 8015a6e:	68fb      	ldr	r3, [r7, #12]
 8015a70:	69da      	ldr	r2, [r3, #28]
    transfer_request -> ux_slave_transfer_request_requested_length =
 8015a72:	687b      	ldr	r3, [r7, #4]
 8015a74:	615a      	str	r2, [r3, #20]

    /* Attach the control endpoint to the transfer request.  */
    transfer_request -> ux_slave_transfer_request_endpoint =  &device -> ux_slave_device_control_endpoint;
 8015a76:	68fb      	ldr	r3, [r7, #12]
 8015a78:	333c      	adds	r3, #60	@ 0x3c
 8015a7a:	001a      	movs	r2, r3
 8015a7c:	687b      	ldr	r3, [r7, #4]
 8015a7e:	609a      	str	r2, [r3, #8]

    /* Create the default control endpoint attached to the device.
       Once this endpoint is enabled, the host can then send a setup packet
       The device controller will receive it and will call the setup function
       module.  */
    dcd -> ux_slave_dcd_function(dcd, UX_DCD_CREATE_ENDPOINT,
 8015a80:	697b      	ldr	r3, [r7, #20]
 8015a82:	699b      	ldr	r3, [r3, #24]
                                    (VOID *) &device -> ux_slave_device_control_endpoint);
 8015a84:	68fa      	ldr	r2, [r7, #12]
 8015a86:	323c      	adds	r2, #60	@ 0x3c
    dcd -> ux_slave_dcd_function(dcd, UX_DCD_CREATE_ENDPOINT,
 8015a88:	6978      	ldr	r0, [r7, #20]
 8015a8a:	210e      	movs	r1, #14
 8015a8c:	4798      	blx	r3

    /* Open Control OUT endpoint.  */
    HAL_PCD_EP_Flush(dcd_stm32 -> pcd_handle, 0x00U);
 8015a8e:	693b      	ldr	r3, [r7, #16]
 8015a90:	22c4      	movs	r2, #196	@ 0xc4
 8015a92:	589b      	ldr	r3, [r3, r2]
 8015a94:	2100      	movs	r1, #0
 8015a96:	0018      	movs	r0, r3
 8015a98:	f7f2 feef 	bl	800887a <HAL_PCD_EP_Flush>
    HAL_PCD_EP_Open(dcd_stm32 -> pcd_handle, 0x00U, device -> ux_slave_device_descriptor.bMaxPacketSize0, UX_CONTROL_ENDPOINT);
 8015a9c:	693b      	ldr	r3, [r7, #16]
 8015a9e:	22c4      	movs	r2, #196	@ 0xc4
 8015aa0:	5898      	ldr	r0, [r3, r2]
 8015aa2:	68fb      	ldr	r3, [r7, #12]
 8015aa4:	69db      	ldr	r3, [r3, #28]
 8015aa6:	b29a      	uxth	r2, r3
 8015aa8:	2300      	movs	r3, #0
 8015aaa:	2100      	movs	r1, #0
 8015aac:	f7f2 fd88 	bl	80085c0 <HAL_PCD_EP_Open>

    /* Open Control IN endpoint.  */
    HAL_PCD_EP_Flush(dcd_stm32 -> pcd_handle, 0x80U);
 8015ab0:	693b      	ldr	r3, [r7, #16]
 8015ab2:	22c4      	movs	r2, #196	@ 0xc4
 8015ab4:	589b      	ldr	r3, [r3, r2]
 8015ab6:	2180      	movs	r1, #128	@ 0x80
 8015ab8:	0018      	movs	r0, r3
 8015aba:	f7f2 fede 	bl	800887a <HAL_PCD_EP_Flush>
    HAL_PCD_EP_Open(dcd_stm32 -> pcd_handle, 0x80U, device -> ux_slave_device_descriptor.bMaxPacketSize0, UX_CONTROL_ENDPOINT);
 8015abe:	693b      	ldr	r3, [r7, #16]
 8015ac0:	22c4      	movs	r2, #196	@ 0xc4
 8015ac2:	5898      	ldr	r0, [r3, r2]
 8015ac4:	68fb      	ldr	r3, [r7, #12]
 8015ac6:	69db      	ldr	r3, [r3, #28]
 8015ac8:	b29a      	uxth	r2, r3
 8015aca:	2300      	movs	r3, #0
 8015acc:	2180      	movs	r1, #128	@ 0x80
 8015ace:	f7f2 fd77 	bl	80085c0 <HAL_PCD_EP_Open>

    /* Ensure the control endpoint is properly reset.  */
    device -> ux_slave_device_control_endpoint.ux_slave_endpoint_state = UX_ENDPOINT_RESET;
 8015ad2:	68fb      	ldr	r3, [r7, #12]
 8015ad4:	2200      	movs	r2, #0
 8015ad6:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Mark the phase as SETUP.  */
    transfer_request -> ux_slave_transfer_request_type =  UX_TRANSFER_PHASE_SETUP;
 8015ad8:	687b      	ldr	r3, [r7, #4]
 8015ada:	2201      	movs	r2, #1
 8015adc:	605a      	str	r2, [r3, #4]

    /* Mark this transfer request as pending.  */
    transfer_request -> ux_slave_transfer_request_status =  UX_TRANSFER_STATUS_PENDING;
 8015ade:	687b      	ldr	r3, [r7, #4]
 8015ae0:	2201      	movs	r2, #1
 8015ae2:	601a      	str	r2, [r3, #0]

    /* Ask for 8 bytes of the SETUP packet.  */
    transfer_request -> ux_slave_transfer_request_requested_length =    UX_SETUP_SIZE;
 8015ae4:	687b      	ldr	r3, [r7, #4]
 8015ae6:	2208      	movs	r2, #8
 8015ae8:	615a      	str	r2, [r3, #20]
    transfer_request -> ux_slave_transfer_request_in_transfer_length =  UX_SETUP_SIZE;
 8015aea:	687b      	ldr	r3, [r7, #4]
 8015aec:	2208      	movs	r2, #8
 8015aee:	61da      	str	r2, [r3, #28]

    /* Reset the number of bytes sent/received.  */
    transfer_request -> ux_slave_transfer_request_actual_length =  0;
 8015af0:	687b      	ldr	r3, [r7, #4]
 8015af2:	2200      	movs	r2, #0
 8015af4:	619a      	str	r2, [r3, #24]

    /* Check the status change callback.  */
    if(_ux_system_slave -> ux_system_slave_change_function != UX_NULL)
 8015af6:	4b09      	ldr	r3, [pc, #36]	@ (8015b1c <_ux_dcd_stm32_initialize_complete+0x1b0>)
 8015af8:	681a      	ldr	r2, [r3, #0]
 8015afa:	23e0      	movs	r3, #224	@ 0xe0
 8015afc:	005b      	lsls	r3, r3, #1
 8015afe:	58d3      	ldr	r3, [r2, r3]
 8015b00:	2b00      	cmp	r3, #0
 8015b02:	d006      	beq.n	8015b12 <_ux_dcd_stm32_initialize_complete+0x1a6>
    {

        /* Inform the application if a callback function was programmed.  */
        _ux_system_slave -> ux_system_slave_change_function(UX_DEVICE_ATTACHED);
 8015b04:	4b05      	ldr	r3, [pc, #20]	@ (8015b1c <_ux_dcd_stm32_initialize_complete+0x1b0>)
 8015b06:	681a      	ldr	r2, [r3, #0]
 8015b08:	23e0      	movs	r3, #224	@ 0xe0
 8015b0a:	005b      	lsls	r3, r3, #1
 8015b0c:	58d3      	ldr	r3, [r2, r3]
 8015b0e:	2001      	movs	r0, #1
 8015b10:	4798      	blx	r3

    /* If trace is enabled, register this object.  */
    UX_TRACE_OBJECT_REGISTER(UX_TRACE_DEVICE_OBJECT_TYPE_DEVICE, device, 0, 0, 0)

    /* We are now ready for the USB device to accept the first packet when connected.  */
    return(UX_SUCCESS);
 8015b12:	2300      	movs	r3, #0
}
 8015b14:	0018      	movs	r0, r3
 8015b16:	46bd      	mov	sp, r7
 8015b18:	b006      	add	sp, #24
 8015b1a:	bd80      	pop	{r7, pc}
 8015b1c:	20004540 	.word	0x20004540
 8015b20:	2000001c 	.word	0x2000001c

08015b24 <USBPD_PreInitOs>:
/* Private functions ---------------------------------------------------------*/

/* USER CODE BEGIN 2 */
/* USER CODE END 2 */
unsigned int USBPD_PreInitOs(void)
{
 8015b24:	b580      	push	{r7, lr}
 8015b26:	af00      	add	r7, sp, #0
  /* Global Init of USBPD HW */
  USBPD_HW_IF_GlobalHwInit();
 8015b28:	f7fa f940 	bl	800fdac <USBPD_HW_IF_GlobalHwInit>
 /* Initialize the Device Policy Manager */
  if (USBPD_OK != USBPD_DPM_InitCore())
 8015b2c:	f000 f822 	bl	8015b74 <USBPD_DPM_InitCore>
 8015b30:	1e03      	subs	r3, r0, #0
 8015b32:	d001      	beq.n	8015b38 <USBPD_PreInitOs+0x14>
  {
    return USBPD_ERROR;
 8015b34:	2302      	movs	r3, #2
 8015b36:	e000      	b.n	8015b3a <USBPD_PreInitOs+0x16>
  }

  return USBPD_OK;
 8015b38:	2300      	movs	r3, #0
}
 8015b3a:	0018      	movs	r0, r3
 8015b3c:	46bd      	mov	sp, r7
 8015b3e:	bd80      	pop	{r7, pc}

08015b40 <MX_USBPD_Init>:

/* USBPD init function */
unsigned int MX_USBPD_Init(void *memory_ptr)
{
 8015b40:	b580      	push	{r7, lr}
 8015b42:	b084      	sub	sp, #16
 8015b44:	af00      	add	r7, sp, #0
 8015b46:	6078      	str	r0, [r7, #4]
  unsigned int result = USBPD_OK;
 8015b48:	2300      	movs	r3, #0
 8015b4a:	60fb      	str	r3, [r7, #12]

  /* Initialise the DPM application */
  if (USBPD_OK != USBPD_DPM_UserInit())
 8015b4c:	f000 fba2 	bl	8016294 <USBPD_DPM_UserInit>
 8015b50:	1e03      	subs	r3, r0, #0
 8015b52:	d001      	beq.n	8015b58 <MX_USBPD_Init+0x18>
  {
    return USBPD_ERROR;
 8015b54:	2302      	movs	r3, #2
 8015b56:	e008      	b.n	8015b6a <MX_USBPD_Init+0x2a>
  }

  /* USER CODE BEGIN 3 */
  /* USER CODE END 3 */

  if (USBPD_OK != USBPD_DPM_InitOS((void*)memory_ptr))
 8015b58:	687b      	ldr	r3, [r7, #4]
 8015b5a:	0018      	movs	r0, r3
 8015b5c:	f000 f8e0 	bl	8015d20 <USBPD_DPM_InitOS>
 8015b60:	1e03      	subs	r3, r0, #0
 8015b62:	d001      	beq.n	8015b68 <MX_USBPD_Init+0x28>
  {
    return USBPD_ERROR;
 8015b64:	2302      	movs	r3, #2
 8015b66:	e000      	b.n	8015b6a <MX_USBPD_Init+0x2a>
  }
  return result;
 8015b68:	68fb      	ldr	r3, [r7, #12]
}
 8015b6a:	0018      	movs	r0, r3
 8015b6c:	46bd      	mov	sp, r7
 8015b6e:	b004      	add	sp, #16
 8015b70:	bd80      	pop	{r7, pc}
	...

08015b74 <USBPD_DPM_InitCore>:
/**
  * @brief  Initialize the core stack (port power role, PWR_IF, CAD and PE Init procedures)
  * @retval USBPD status
  */
USBPD_StatusTypeDef USBPD_DPM_InitCore(void)
{
 8015b74:	b5b0      	push	{r4, r5, r7, lr}
 8015b76:	b082      	sub	sp, #8
 8015b78:	af00      	add	r7, sp, #0
  /* variable to get dynamique memory allocated by usbpd stack */
  uint32_t stack_dynamemsize;
  USBPD_StatusTypeDef _retr = USBPD_OK;
 8015b7a:	1dfb      	adds	r3, r7, #7
 8015b7c:	2200      	movs	r2, #0
 8015b7e:	701a      	strb	r2, [r3, #0]
    USBPD_DPM_CADCallback,
    USBPD_DPM_CADTaskWakeUp
  };

  /* Check the lib selected */
  if (USBPD_TRUE != USBPD_PE_CheckLIB(LIB_ID))
 8015b80:	4b62      	ldr	r3, [pc, #392]	@ (8015d0c <USBPD_DPM_InitCore+0x198>)
 8015b82:	0018      	movs	r0, r3
 8015b84:	f7eb fdde 	bl	8001744 <USBPD_PE_CheckLIB>
 8015b88:	0003      	movs	r3, r0
 8015b8a:	2b01      	cmp	r3, #1
 8015b8c:	d003      	beq.n	8015b96 <USBPD_DPM_InitCore+0x22>
  {
    _retr = USBPD_ERROR;
 8015b8e:	1dfb      	adds	r3, r7, #7
 8015b90:	2202      	movs	r2, #2
 8015b92:	701a      	strb	r2, [r3, #0]
    goto error;
 8015b94:	e0b4      	b.n	8015d00 <USBPD_DPM_InitCore+0x18c>
  }

  /* to get how much memory are dynamically allocated by the stack
     the memory return is corresponding to 2 ports so if the application
     managed only one port divide the value return by 2                   */
  stack_dynamemsize = USBPD_PE_GetMemoryConsumption();
 8015b96:	f7eb fde3 	bl	8001760 <USBPD_PE_GetMemoryConsumption>
 8015b9a:	0003      	movs	r3, r0
 8015b9c:	603b      	str	r3, [r7, #0]

  /* done to avoid warning */
  (void)stack_dynamemsize;

  for (uint8_t _port_index = 0; _port_index < USBPD_PORT_COUNT; ++_port_index)
 8015b9e:	1dbb      	adds	r3, r7, #6
 8015ba0:	2200      	movs	r2, #0
 8015ba2:	701a      	strb	r2, [r3, #0]
 8015ba4:	e0a6      	b.n	8015cf4 <USBPD_DPM_InitCore+0x180>
  {
    /* Variable to be sure that DPM is correctly initialized */
    DPM_Params[_port_index].DPM_Initialized = USBPD_FALSE;
 8015ba6:	1dbb      	adds	r3, r7, #6
 8015ba8:	781b      	ldrb	r3, [r3, #0]
 8015baa:	4a59      	ldr	r2, [pc, #356]	@ (8015d10 <USBPD_DPM_InitCore+0x19c>)
 8015bac:	009b      	lsls	r3, r3, #2
 8015bae:	18d3      	adds	r3, r2, r3
 8015bb0:	785a      	ldrb	r2, [r3, #1]
 8015bb2:	2108      	movs	r1, #8
 8015bb4:	438a      	bics	r2, r1
 8015bb6:	705a      	strb	r2, [r3, #1]

    /* check the stack settings */
    DPM_Params[_port_index].PE_SpecRevision  = DPM_Settings[_port_index].PE_SpecRevision;
 8015bb8:	1dbb      	adds	r3, r7, #6
 8015bba:	781a      	ldrb	r2, [r3, #0]
 8015bbc:	1dbb      	adds	r3, r7, #6
 8015bbe:	7818      	ldrb	r0, [r3, #0]
 8015bc0:	4954      	ldr	r1, [pc, #336]	@ (8015d14 <USBPD_DPM_InitCore+0x1a0>)
 8015bc2:	0013      	movs	r3, r2
 8015bc4:	005b      	lsls	r3, r3, #1
 8015bc6:	189b      	adds	r3, r3, r2
 8015bc8:	009b      	lsls	r3, r3, #2
 8015bca:	18cb      	adds	r3, r1, r3
 8015bcc:	791b      	ldrb	r3, [r3, #4]
 8015bce:	079b      	lsls	r3, r3, #30
 8015bd0:	0f9b      	lsrs	r3, r3, #30
 8015bd2:	b2d9      	uxtb	r1, r3
 8015bd4:	4b4e      	ldr	r3, [pc, #312]	@ (8015d10 <USBPD_DPM_InitCore+0x19c>)
 8015bd6:	0082      	lsls	r2, r0, #2
 8015bd8:	2003      	movs	r0, #3
 8015bda:	4001      	ands	r1, r0
 8015bdc:	000c      	movs	r4, r1
 8015bde:	5cd1      	ldrb	r1, [r2, r3]
 8015be0:	2003      	movs	r0, #3
 8015be2:	4381      	bics	r1, r0
 8015be4:	1c08      	adds	r0, r1, #0
 8015be6:	1c21      	adds	r1, r4, #0
 8015be8:	4301      	orrs	r1, r0
 8015bea:	54d1      	strb	r1, [r2, r3]
    DPM_Params[_port_index].PE_PowerRole     = DPM_Settings[_port_index].PE_DefaultRole;
 8015bec:	1dbb      	adds	r3, r7, #6
 8015bee:	781a      	ldrb	r2, [r3, #0]
 8015bf0:	1dbb      	adds	r3, r7, #6
 8015bf2:	7818      	ldrb	r0, [r3, #0]
 8015bf4:	4947      	ldr	r1, [pc, #284]	@ (8015d14 <USBPD_DPM_InitCore+0x1a0>)
 8015bf6:	0013      	movs	r3, r2
 8015bf8:	005b      	lsls	r3, r3, #1
 8015bfa:	189b      	adds	r3, r3, r2
 8015bfc:	009b      	lsls	r3, r3, #2
 8015bfe:	18cb      	adds	r3, r1, r3
 8015c00:	791b      	ldrb	r3, [r3, #4]
 8015c02:	075b      	lsls	r3, r3, #29
 8015c04:	0fdb      	lsrs	r3, r3, #31
 8015c06:	b2d9      	uxtb	r1, r3
 8015c08:	4b41      	ldr	r3, [pc, #260]	@ (8015d10 <USBPD_DPM_InitCore+0x19c>)
 8015c0a:	0082      	lsls	r2, r0, #2
 8015c0c:	2001      	movs	r0, #1
 8015c0e:	4001      	ands	r1, r0
 8015c10:	008c      	lsls	r4, r1, #2
 8015c12:	5cd1      	ldrb	r1, [r2, r3]
 8015c14:	2004      	movs	r0, #4
 8015c16:	4381      	bics	r1, r0
 8015c18:	1c08      	adds	r0, r1, #0
 8015c1a:	1c21      	adds	r1, r4, #0
 8015c1c:	4301      	orrs	r1, r0
 8015c1e:	54d1      	strb	r1, [r2, r3]
    DPM_Params[_port_index].PE_SwapOngoing   = USBPD_FALSE;
 8015c20:	1dbb      	adds	r3, r7, #6
 8015c22:	781a      	ldrb	r2, [r3, #0]
 8015c24:	4b3a      	ldr	r3, [pc, #232]	@ (8015d10 <USBPD_DPM_InitCore+0x19c>)
 8015c26:	0092      	lsls	r2, r2, #2
 8015c28:	5cd1      	ldrb	r1, [r2, r3]
 8015c2a:	2010      	movs	r0, #16
 8015c2c:	4381      	bics	r1, r0
 8015c2e:	54d1      	strb	r1, [r2, r3]
    DPM_Params[_port_index].ActiveCCIs       = CCNONE;
 8015c30:	1dbb      	adds	r3, r7, #6
 8015c32:	781a      	ldrb	r2, [r3, #0]
 8015c34:	4b36      	ldr	r3, [pc, #216]	@ (8015d10 <USBPD_DPM_InitCore+0x19c>)
 8015c36:	0092      	lsls	r2, r2, #2
 8015c38:	5cd1      	ldrb	r1, [r2, r3]
 8015c3a:	203f      	movs	r0, #63	@ 0x3f
 8015c3c:	4001      	ands	r1, r0
 8015c3e:	54d1      	strb	r1, [r2, r3]
    DPM_Params[_port_index].VconnCCIs        = CCNONE;
 8015c40:	1dbb      	adds	r3, r7, #6
 8015c42:	781b      	ldrb	r3, [r3, #0]
 8015c44:	4a32      	ldr	r2, [pc, #200]	@ (8015d10 <USBPD_DPM_InitCore+0x19c>)
 8015c46:	009b      	lsls	r3, r3, #2
 8015c48:	18d3      	adds	r3, r2, r3
 8015c4a:	785a      	ldrb	r2, [r3, #1]
 8015c4c:	2160      	movs	r1, #96	@ 0x60
 8015c4e:	438a      	bics	r2, r1
 8015c50:	705a      	strb	r2, [r3, #1]
    DPM_Params[_port_index].VconnStatus      = USBPD_FALSE;
 8015c52:	1dbb      	adds	r3, r7, #6
 8015c54:	781b      	ldrb	r3, [r3, #0]
 8015c56:	4a2e      	ldr	r2, [pc, #184]	@ (8015d10 <USBPD_DPM_InitCore+0x19c>)
 8015c58:	009b      	lsls	r3, r3, #2
 8015c5a:	18d3      	adds	r3, r2, r3
 8015c5c:	785a      	ldrb	r2, [r3, #1]
 8015c5e:	217f      	movs	r1, #127	@ 0x7f
 8015c60:	400a      	ands	r2, r1
 8015c62:	705a      	strb	r2, [r3, #1]

    /* CAD SET UP : Port 0 */
    CHECK_CAD_FUNCTION_CALL(USBPD_CAD_Init(_port_index,
 8015c64:	1dbb      	adds	r3, r7, #6
 8015c66:	781a      	ldrb	r2, [r3, #0]
 8015c68:	0013      	movs	r3, r2
 8015c6a:	005b      	lsls	r3, r3, #1
 8015c6c:	189b      	adds	r3, r3, r2
 8015c6e:	009b      	lsls	r3, r3, #2
 8015c70:	4a28      	ldr	r2, [pc, #160]	@ (8015d14 <USBPD_DPM_InitCore+0x1a0>)
 8015c72:	189c      	adds	r4, r3, r2
 8015c74:	1dbb      	adds	r3, r7, #6
 8015c76:	781b      	ldrb	r3, [r3, #0]
 8015c78:	009a      	lsls	r2, r3, #2
 8015c7a:	4b25      	ldr	r3, [pc, #148]	@ (8015d10 <USBPD_DPM_InitCore+0x19c>)
 8015c7c:	18d2      	adds	r2, r2, r3
 8015c7e:	4926      	ldr	r1, [pc, #152]	@ (8015d18 <USBPD_DPM_InitCore+0x1a4>)
 8015c80:	1dbb      	adds	r3, r7, #6
 8015c82:	7818      	ldrb	r0, [r3, #0]
 8015c84:	0013      	movs	r3, r2
 8015c86:	0022      	movs	r2, r4
 8015c88:	f7ea fb72 	bl	8000370 <USBPD_CAD_Init>
 8015c8c:	1e03      	subs	r3, r0, #0
 8015c8e:	d003      	beq.n	8015c98 <USBPD_DPM_InitCore+0x124>
 8015c90:	1dfb      	adds	r3, r7, #7
 8015c92:	2202      	movs	r2, #2
 8015c94:	701a      	strb	r2, [r3, #0]
 8015c96:	e033      	b.n	8015d00 <USBPD_DPM_InitCore+0x18c>
                                           &CAD_cbs,
                                           &DPM_Settings[_port_index],
                                           &DPM_Params[_port_index]));

    /* PE SET UP : Port 0 */
    CHECK_PE_FUNCTION_CALL(USBPD_PE_Init(_port_index, (USBPD_SettingsTypeDef *)&DPM_Settings[_port_index],
 8015c98:	1dbb      	adds	r3, r7, #6
 8015c9a:	781a      	ldrb	r2, [r3, #0]
 8015c9c:	0013      	movs	r3, r2
 8015c9e:	005b      	lsls	r3, r3, #1
 8015ca0:	189b      	adds	r3, r3, r2
 8015ca2:	009b      	lsls	r3, r3, #2
 8015ca4:	4a1b      	ldr	r2, [pc, #108]	@ (8015d14 <USBPD_DPM_InitCore+0x1a0>)
 8015ca6:	1899      	adds	r1, r3, r2
 8015ca8:	1dbb      	adds	r3, r7, #6
 8015caa:	781b      	ldrb	r3, [r3, #0]
 8015cac:	009a      	lsls	r2, r3, #2
 8015cae:	4b18      	ldr	r3, [pc, #96]	@ (8015d10 <USBPD_DPM_InitCore+0x19c>)
 8015cb0:	18d2      	adds	r2, r2, r3
 8015cb2:	1dfc      	adds	r4, r7, #7
 8015cb4:	4d19      	ldr	r5, [pc, #100]	@ (8015d1c <USBPD_DPM_InitCore+0x1a8>)
 8015cb6:	1dbb      	adds	r3, r7, #6
 8015cb8:	7818      	ldrb	r0, [r3, #0]
 8015cba:	002b      	movs	r3, r5
 8015cbc:	f7ea fc36 	bl	800052c <USBPD_PE_Init>
 8015cc0:	0003      	movs	r3, r0
 8015cc2:	7023      	strb	r3, [r4, #0]
 8015cc4:	1dfb      	adds	r3, r7, #7
 8015cc6:	781b      	ldrb	r3, [r3, #0]
 8015cc8:	2b00      	cmp	r3, #0
 8015cca:	d119      	bne.n	8015d00 <USBPD_DPM_InitCore+0x18c>
                                         &DPM_Params[_port_index], &dpmCallbacks));

    /* DPM is correctly initialized */
    DPM_Params[_port_index].DPM_Initialized = USBPD_TRUE;
 8015ccc:	1dbb      	adds	r3, r7, #6
 8015cce:	781b      	ldrb	r3, [r3, #0]
 8015cd0:	4a0f      	ldr	r2, [pc, #60]	@ (8015d10 <USBPD_DPM_InitCore+0x19c>)
 8015cd2:	009b      	lsls	r3, r3, #2
 8015cd4:	18d3      	adds	r3, r2, r3
 8015cd6:	785a      	ldrb	r2, [r3, #1]
 8015cd8:	2108      	movs	r1, #8
 8015cda:	430a      	orrs	r2, r1
 8015cdc:	705a      	strb	r2, [r3, #1]

    /* Enable CAD on Port 0 */
    USBPD_CAD_PortEnable(_port_index, USBPD_CAD_ENABLE);
 8015cde:	1dbb      	adds	r3, r7, #6
 8015ce0:	781b      	ldrb	r3, [r3, #0]
 8015ce2:	2101      	movs	r1, #1
 8015ce4:	0018      	movs	r0, r3
 8015ce6:	f7ea fb70 	bl	80003ca <USBPD_CAD_PortEnable>
  for (uint8_t _port_index = 0; _port_index < USBPD_PORT_COUNT; ++_port_index)
 8015cea:	1dbb      	adds	r3, r7, #6
 8015cec:	1dba      	adds	r2, r7, #6
 8015cee:	7812      	ldrb	r2, [r2, #0]
 8015cf0:	3201      	adds	r2, #1
 8015cf2:	701a      	strb	r2, [r3, #0]
 8015cf4:	1dbb      	adds	r3, r7, #6
 8015cf6:	781b      	ldrb	r3, [r3, #0]
 8015cf8:	2b01      	cmp	r3, #1
 8015cfa:	d800      	bhi.n	8015cfe <USBPD_DPM_InitCore+0x18a>
 8015cfc:	e753      	b.n	8015ba6 <USBPD_DPM_InitCore+0x32>

#ifdef _LOW_POWER
  USBPD_LOWPOWER_Init();
#endif /* _LOW_POWER */

error :
 8015cfe:	46c0      	nop			@ (mov r8, r8)
  return _retr;
 8015d00:	1dfb      	adds	r3, r7, #7
 8015d02:	781b      	ldrb	r3, [r3, #0]
}
 8015d04:	0018      	movs	r0, r3
 8015d06:	46bd      	mov	sp, r7
 8015d08:	b002      	add	sp, #8
 8015d0a:	bdb0      	pop	{r4, r5, r7, pc}
 8015d0c:	30410000 	.word	0x30410000
 8015d10:	20004800 	.word	0x20004800
 8015d14:	20000044 	.word	0x20000044
 8015d18:	08016ac0 	.word	0x08016ac0
 8015d1c:	08016ac8 	.word	0x08016ac8

08015d20 <USBPD_DPM_InitOS>:
/**
  * @brief  Initialize the OS parts (task, queue,... )
  * @retval USBPD status
  */
uint32_t USBPD_DPM_InitOS(void *MemoryPtr)
{
 8015d20:	b5b0      	push	{r4, r5, r7, lr}
 8015d22:	b08e      	sub	sp, #56	@ 0x38
 8015d24:	af08      	add	r7, sp, #32
 8015d26:	6078      	str	r0, [r7, #4]
  OS_INIT();
 8015d28:	687b      	ldr	r3, [r7, #4]
 8015d2a:	60fb      	str	r3, [r7, #12]
 8015d2c:	2300      	movs	r3, #0
 8015d2e:	617b      	str	r3, [r7, #20]
  {
    OS_CREATE_QUEUE(CADQueueId, "QCAD", USBPD_PORT_COUNT, OS_ELEMENT_SIZE);
 8015d30:	2408      	movs	r4, #8
 8015d32:	1939      	adds	r1, r7, r4
 8015d34:	68f8      	ldr	r0, [r7, #12]
 8015d36:	2300      	movs	r3, #0
 8015d38:	2208      	movs	r2, #8
 8015d3a:	f7fd fa4d 	bl	80131d8 <_txe_byte_allocate>
 8015d3e:	0003      	movs	r3, r0
 8015d40:	617b      	str	r3, [r7, #20]
 8015d42:	697b      	ldr	r3, [r7, #20]
 8015d44:	2b00      	cmp	r3, #0
 8015d46:	d000      	beq.n	8015d4a <USBPD_DPM_InitOS+0x2a>
 8015d48:	e0bb      	b.n	8015ec2 <USBPD_DPM_InitOS+0x1a2>
 8015d4a:	68bb      	ldr	r3, [r7, #8]
 8015d4c:	495f      	ldr	r1, [pc, #380]	@ (8015ecc <USBPD_DPM_InitOS+0x1ac>)
 8015d4e:	4860      	ldr	r0, [pc, #384]	@ (8015ed0 <USBPD_DPM_InitOS+0x1b0>)
 8015d50:	2238      	movs	r2, #56	@ 0x38
 8015d52:	9201      	str	r2, [sp, #4]
 8015d54:	2208      	movs	r2, #8
 8015d56:	9200      	str	r2, [sp, #0]
 8015d58:	2201      	movs	r2, #1
 8015d5a:	f7fd fb51 	bl	8013400 <_txe_queue_create>
 8015d5e:	0003      	movs	r3, r0
 8015d60:	617b      	str	r3, [r7, #20]
 8015d62:	697b      	ldr	r3, [r7, #20]
 8015d64:	2b00      	cmp	r3, #0
 8015d66:	d000      	beq.n	8015d6a <USBPD_DPM_InitOS+0x4a>
 8015d68:	e0ab      	b.n	8015ec2 <USBPD_DPM_InitOS+0x1a2>
    OS_DEFINE_TASK(CAD, USBPD_CAD_Task, OS_CAD_PRIORITY, OS_CAD_STACK_SIZE, NULL);
    OS_CREATE_TASK(CADThread, CAD, USBPD_CAD_Task,  OS_CAD_PRIORITY, OS_CAD_STACK_SIZE, (int)NULL);
 8015d6a:	2380      	movs	r3, #128	@ 0x80
 8015d6c:	00da      	lsls	r2, r3, #3
 8015d6e:	1939      	adds	r1, r7, r4
 8015d70:	68f8      	ldr	r0, [r7, #12]
 8015d72:	2300      	movs	r3, #0
 8015d74:	f7fd fa30 	bl	80131d8 <_txe_byte_allocate>
 8015d78:	0003      	movs	r3, r0
 8015d7a:	617b      	str	r3, [r7, #20]
 8015d7c:	697b      	ldr	r3, [r7, #20]
 8015d7e:	2b00      	cmp	r3, #0
 8015d80:	d000      	beq.n	8015d84 <USBPD_DPM_InitOS+0x64>
 8015d82:	e09e      	b.n	8015ec2 <USBPD_DPM_InitOS+0x1a2>
 8015d84:	68bb      	ldr	r3, [r7, #8]
 8015d86:	4c53      	ldr	r4, [pc, #332]	@ (8015ed4 <USBPD_DPM_InitOS+0x1b4>)
 8015d88:	4953      	ldr	r1, [pc, #332]	@ (8015ed8 <USBPD_DPM_InitOS+0x1b8>)
 8015d8a:	4854      	ldr	r0, [pc, #336]	@ (8015edc <USBPD_DPM_InitOS+0x1bc>)
 8015d8c:	22b0      	movs	r2, #176	@ 0xb0
 8015d8e:	9206      	str	r2, [sp, #24]
 8015d90:	2201      	movs	r2, #1
 8015d92:	9205      	str	r2, [sp, #20]
 8015d94:	2200      	movs	r2, #0
 8015d96:	9204      	str	r2, [sp, #16]
 8015d98:	2201      	movs	r2, #1
 8015d9a:	9203      	str	r2, [sp, #12]
 8015d9c:	2201      	movs	r2, #1
 8015d9e:	9202      	str	r2, [sp, #8]
 8015da0:	2280      	movs	r2, #128	@ 0x80
 8015da2:	00d2      	lsls	r2, r2, #3
 8015da4:	9201      	str	r2, [sp, #4]
 8015da6:	9300      	str	r3, [sp, #0]
 8015da8:	2300      	movs	r3, #0
 8015daa:	0022      	movs	r2, r4
 8015dac:	f7fd fc90 	bl	80136d0 <_txe_thread_create>
 8015db0:	0003      	movs	r3, r0
 8015db2:	617b      	str	r3, [r7, #20]
 8015db4:	697b      	ldr	r3, [r7, #20]
 8015db6:	2b00      	cmp	r3, #0
 8015db8:	d000      	beq.n	8015dbc <USBPD_DPM_InitOS+0x9c>
 8015dba:	e082      	b.n	8015ec2 <USBPD_DPM_InitOS+0x1a2>
  }

  /* Create the queue corresponding to PE task */
  for (uint32_t index = 0; index < USBPD_PORT_COUNT; index++)
 8015dbc:	2300      	movs	r3, #0
 8015dbe:	613b      	str	r3, [r7, #16]
 8015dc0:	e07b      	b.n	8015eba <USBPD_DPM_InitOS+0x19a>
  {
    OS_CREATE_QUEUE(PEQueueId[index], "QPE", 1, OS_ELEMENT_SIZE);
 8015dc2:	2408      	movs	r4, #8
 8015dc4:	1939      	adds	r1, r7, r4
 8015dc6:	68f8      	ldr	r0, [r7, #12]
 8015dc8:	2300      	movs	r3, #0
 8015dca:	2204      	movs	r2, #4
 8015dcc:	f7fd fa04 	bl	80131d8 <_txe_byte_allocate>
 8015dd0:	0003      	movs	r3, r0
 8015dd2:	617b      	str	r3, [r7, #20]
 8015dd4:	697b      	ldr	r3, [r7, #20]
 8015dd6:	2b00      	cmp	r3, #0
 8015dd8:	d000      	beq.n	8015ddc <USBPD_DPM_InitOS+0xbc>
 8015dda:	e072      	b.n	8015ec2 <USBPD_DPM_InitOS+0x1a2>
 8015ddc:	693a      	ldr	r2, [r7, #16]
 8015dde:	0013      	movs	r3, r2
 8015de0:	00db      	lsls	r3, r3, #3
 8015de2:	1a9b      	subs	r3, r3, r2
 8015de4:	00db      	lsls	r3, r3, #3
 8015de6:	4a3e      	ldr	r2, [pc, #248]	@ (8015ee0 <USBPD_DPM_InitOS+0x1c0>)
 8015de8:	1898      	adds	r0, r3, r2
 8015dea:	68bb      	ldr	r3, [r7, #8]
 8015dec:	493d      	ldr	r1, [pc, #244]	@ (8015ee4 <USBPD_DPM_InitOS+0x1c4>)
 8015dee:	2238      	movs	r2, #56	@ 0x38
 8015df0:	9201      	str	r2, [sp, #4]
 8015df2:	2204      	movs	r2, #4
 8015df4:	9200      	str	r2, [sp, #0]
 8015df6:	2201      	movs	r2, #1
 8015df8:	f7fd fb02 	bl	8013400 <_txe_queue_create>
 8015dfc:	0003      	movs	r3, r0
 8015dfe:	617b      	str	r3, [r7, #20]
 8015e00:	697b      	ldr	r3, [r7, #20]
 8015e02:	2b00      	cmp	r3, #0
 8015e04:	d15d      	bne.n	8015ec2 <USBPD_DPM_InitOS+0x1a2>

    if (index == USBPD_PORT_0)
 8015e06:	693b      	ldr	r3, [r7, #16]
 8015e08:	2b00      	cmp	r3, #0
 8015e0a:	d127      	bne.n	8015e5c <USBPD_DPM_InitOS+0x13c>
    {
      /* Tasks definition */
      OS_DEFINE_TASK(PE_0, USBPD_PE_Task, OS_PE_PRIORITY,  OS_PE_STACK_SIZE,  USBPD_PORT_0);
      OS_CREATE_TASK(DPM_PEThreadId_Table[USBPD_PORT_0], PE_0, USBPD_PE_Task,
 8015e0c:	2380      	movs	r3, #128	@ 0x80
 8015e0e:	00da      	lsls	r2, r3, #3
 8015e10:	1939      	adds	r1, r7, r4
 8015e12:	68f8      	ldr	r0, [r7, #12]
 8015e14:	2300      	movs	r3, #0
 8015e16:	f7fd f9df 	bl	80131d8 <_txe_byte_allocate>
 8015e1a:	0003      	movs	r3, r0
 8015e1c:	617b      	str	r3, [r7, #20]
 8015e1e:	697b      	ldr	r3, [r7, #20]
 8015e20:	2b00      	cmp	r3, #0
 8015e22:	d14e      	bne.n	8015ec2 <USBPD_DPM_InitOS+0x1a2>
 8015e24:	68bb      	ldr	r3, [r7, #8]
 8015e26:	693d      	ldr	r5, [r7, #16]
 8015e28:	4c2f      	ldr	r4, [pc, #188]	@ (8015ee8 <USBPD_DPM_InitOS+0x1c8>)
 8015e2a:	4930      	ldr	r1, [pc, #192]	@ (8015eec <USBPD_DPM_InitOS+0x1cc>)
 8015e2c:	4830      	ldr	r0, [pc, #192]	@ (8015ef0 <USBPD_DPM_InitOS+0x1d0>)
 8015e2e:	22b0      	movs	r2, #176	@ 0xb0
 8015e30:	9206      	str	r2, [sp, #24]
 8015e32:	2201      	movs	r2, #1
 8015e34:	9205      	str	r2, [sp, #20]
 8015e36:	2200      	movs	r2, #0
 8015e38:	9204      	str	r2, [sp, #16]
 8015e3a:	2201      	movs	r2, #1
 8015e3c:	9203      	str	r2, [sp, #12]
 8015e3e:	2201      	movs	r2, #1
 8015e40:	9202      	str	r2, [sp, #8]
 8015e42:	2280      	movs	r2, #128	@ 0x80
 8015e44:	00d2      	lsls	r2, r2, #3
 8015e46:	9201      	str	r2, [sp, #4]
 8015e48:	9300      	str	r3, [sp, #0]
 8015e4a:	002b      	movs	r3, r5
 8015e4c:	0022      	movs	r2, r4
 8015e4e:	f7fd fc3f 	bl	80136d0 <_txe_thread_create>
 8015e52:	0003      	movs	r3, r0
 8015e54:	617b      	str	r3, [r7, #20]
 8015e56:	697b      	ldr	r3, [r7, #20]
 8015e58:	2b00      	cmp	r3, #0
 8015e5a:	d132      	bne.n	8015ec2 <USBPD_DPM_InitOS+0x1a2>
                     OS_PE_PRIORITY, OS_PE_STACK_SIZE, (int)index);
    }
#if USBPD_PORT_COUNT > 1
    if (index == USBPD_PORT_1)
 8015e5c:	693b      	ldr	r3, [r7, #16]
 8015e5e:	2b01      	cmp	r3, #1
 8015e60:	d128      	bne.n	8015eb4 <USBPD_DPM_InitOS+0x194>
    {
      /* Tasks definition */
      OS_DEFINE_TASK(PE_1, USBPD_PE_Task, OS_PE_PRIORITY,  OS_PE_STACK_SIZE,  USBPD_PORT_1);
      OS_CREATE_TASK(DPM_PEThreadId_Table[USBPD_PORT_1], PE_1, USBPD_PE_Task,
 8015e62:	2380      	movs	r3, #128	@ 0x80
 8015e64:	00da      	lsls	r2, r3, #3
 8015e66:	2308      	movs	r3, #8
 8015e68:	18f9      	adds	r1, r7, r3
 8015e6a:	68f8      	ldr	r0, [r7, #12]
 8015e6c:	2300      	movs	r3, #0
 8015e6e:	f7fd f9b3 	bl	80131d8 <_txe_byte_allocate>
 8015e72:	0003      	movs	r3, r0
 8015e74:	617b      	str	r3, [r7, #20]
 8015e76:	697b      	ldr	r3, [r7, #20]
 8015e78:	2b00      	cmp	r3, #0
 8015e7a:	d122      	bne.n	8015ec2 <USBPD_DPM_InitOS+0x1a2>
 8015e7c:	68bb      	ldr	r3, [r7, #8]
 8015e7e:	693d      	ldr	r5, [r7, #16]
 8015e80:	4c19      	ldr	r4, [pc, #100]	@ (8015ee8 <USBPD_DPM_InitOS+0x1c8>)
 8015e82:	491c      	ldr	r1, [pc, #112]	@ (8015ef4 <USBPD_DPM_InitOS+0x1d4>)
 8015e84:	481c      	ldr	r0, [pc, #112]	@ (8015ef8 <USBPD_DPM_InitOS+0x1d8>)
 8015e86:	22b0      	movs	r2, #176	@ 0xb0
 8015e88:	9206      	str	r2, [sp, #24]
 8015e8a:	2201      	movs	r2, #1
 8015e8c:	9205      	str	r2, [sp, #20]
 8015e8e:	2200      	movs	r2, #0
 8015e90:	9204      	str	r2, [sp, #16]
 8015e92:	2201      	movs	r2, #1
 8015e94:	9203      	str	r2, [sp, #12]
 8015e96:	2201      	movs	r2, #1
 8015e98:	9202      	str	r2, [sp, #8]
 8015e9a:	2280      	movs	r2, #128	@ 0x80
 8015e9c:	00d2      	lsls	r2, r2, #3
 8015e9e:	9201      	str	r2, [sp, #4]
 8015ea0:	9300      	str	r3, [sp, #0]
 8015ea2:	002b      	movs	r3, r5
 8015ea4:	0022      	movs	r2, r4
 8015ea6:	f7fd fc13 	bl	80136d0 <_txe_thread_create>
 8015eaa:	0003      	movs	r3, r0
 8015eac:	617b      	str	r3, [r7, #20]
 8015eae:	697b      	ldr	r3, [r7, #20]
 8015eb0:	2b00      	cmp	r3, #0
 8015eb2:	d106      	bne.n	8015ec2 <USBPD_DPM_InitOS+0x1a2>
  for (uint32_t index = 0; index < USBPD_PORT_COUNT; index++)
 8015eb4:	693b      	ldr	r3, [r7, #16]
 8015eb6:	3301      	adds	r3, #1
 8015eb8:	613b      	str	r3, [r7, #16]
 8015eba:	693b      	ldr	r3, [r7, #16]
 8015ebc:	2b01      	cmp	r3, #1
 8015ebe:	d980      	bls.n	8015dc2 <USBPD_DPM_InitOS+0xa2>
                     OS_PE_PRIORITY, OS_PE_STACK_SIZE, (int)index);
    }
#endif /* USBPD_PORT_COUNT > 1*/
  }
error:
 8015ec0:	46c0      	nop			@ (mov r8, r8)

  return _retr;
 8015ec2:	697b      	ldr	r3, [r7, #20]
}
 8015ec4:	0018      	movs	r0, r3
 8015ec6:	46bd      	mov	sp, r7
 8015ec8:	b006      	add	sp, #24
 8015eca:	bdb0      	pop	{r4, r5, r7, pc}
 8015ecc:	080168a4 	.word	0x080168a4
 8015ed0:	200046a8 	.word	0x200046a8
 8015ed4:	08015fcd 	.word	0x08015fcd
 8015ed8:	080168ac 	.word	0x080168ac
 8015edc:	200046e0 	.word	0x200046e0
 8015ee0:	20004790 	.word	0x20004790
 8015ee4:	080168b0 	.word	0x080168b0
 8015ee8:	08015f61 	.word	0x08015f61
 8015eec:	080168b4 	.word	0x080168b4
 8015ef0:	20004548 	.word	0x20004548
 8015ef4:	080168bc 	.word	0x080168bc
 8015ef8:	200045f8 	.word	0x200045f8

08015efc <USBPD_PE_TaskWakeUp>:
  * @brief  WakeUp PE task
  * @param  PortNum port number
  * @retval None
  */
static void USBPD_PE_TaskWakeUp(uint8_t PortNum)
{
 8015efc:	b580      	push	{r7, lr}
 8015efe:	b084      	sub	sp, #16
 8015f00:	af00      	add	r7, sp, #0
 8015f02:	0002      	movs	r2, r0
 8015f04:	1dfb      	adds	r3, r7, #7
 8015f06:	701a      	strb	r2, [r3, #0]
  OS_PUT_MESSAGE_QUEUE(PEQueueId[PortNum], 0xFFFFU, 0U);
 8015f08:	4b09      	ldr	r3, [pc, #36]	@ (8015f30 <USBPD_PE_TaskWakeUp+0x34>)
 8015f0a:	60fb      	str	r3, [r7, #12]
 8015f0c:	1dfb      	adds	r3, r7, #7
 8015f0e:	781a      	ldrb	r2, [r3, #0]
 8015f10:	0013      	movs	r3, r2
 8015f12:	00db      	lsls	r3, r3, #3
 8015f14:	1a9b      	subs	r3, r3, r2
 8015f16:	00db      	lsls	r3, r3, #3
 8015f18:	4a06      	ldr	r2, [pc, #24]	@ (8015f34 <USBPD_PE_TaskWakeUp+0x38>)
 8015f1a:	189b      	adds	r3, r3, r2
 8015f1c:	220c      	movs	r2, #12
 8015f1e:	18b9      	adds	r1, r7, r2
 8015f20:	2200      	movs	r2, #0
 8015f22:	0018      	movs	r0, r3
 8015f24:	f7fd fb68 	bl	80135f8 <_txe_queue_send>
}
 8015f28:	46c0      	nop			@ (mov r8, r8)
 8015f2a:	46bd      	mov	sp, r7
 8015f2c:	b004      	add	sp, #16
 8015f2e:	bd80      	pop	{r7, pc}
 8015f30:	0000ffff 	.word	0x0000ffff
 8015f34:	20004790 	.word	0x20004790

08015f38 <USBPD_DPM_CADTaskWakeUp>:
/**
  * @brief  WakeUp CAD task
  * @retval None
  */
static void USBPD_DPM_CADTaskWakeUp(void)
{
 8015f38:	b580      	push	{r7, lr}
 8015f3a:	b082      	sub	sp, #8
 8015f3c:	af00      	add	r7, sp, #0
  OS_PUT_MESSAGE_QUEUE(CADQueueId, 0xFFFF, 0);
 8015f3e:	4b06      	ldr	r3, [pc, #24]	@ (8015f58 <USBPD_DPM_CADTaskWakeUp+0x20>)
 8015f40:	607b      	str	r3, [r7, #4]
 8015f42:	1d39      	adds	r1, r7, #4
 8015f44:	4b05      	ldr	r3, [pc, #20]	@ (8015f5c <USBPD_DPM_CADTaskWakeUp+0x24>)
 8015f46:	2200      	movs	r2, #0
 8015f48:	0018      	movs	r0, r3
 8015f4a:	f7fd fb55 	bl	80135f8 <_txe_queue_send>
}
 8015f4e:	46c0      	nop			@ (mov r8, r8)
 8015f50:	46bd      	mov	sp, r7
 8015f52:	b002      	add	sp, #8
 8015f54:	bd80      	pop	{r7, pc}
 8015f56:	46c0      	nop			@ (mov r8, r8)
 8015f58:	0000ffff 	.word	0x0000ffff
 8015f5c:	200046a8 	.word	0x200046a8

08015f60 <USBPD_PE_Task>:
  * @brief  Main task for PE layer
  * @param  argument Not used
  * @retval None
  */
DEF_TASK_FUNCTION(USBPD_PE_Task)
{
 8015f60:	b590      	push	{r4, r7, lr}
 8015f62:	b087      	sub	sp, #28
 8015f64:	af00      	add	r7, sp, #0
 8015f66:	6078      	str	r0, [r7, #4]
  uint8_t _port = (uint32_t)argument;
 8015f68:	2317      	movs	r3, #23
 8015f6a:	18fb      	adds	r3, r7, r3
 8015f6c:	687a      	ldr	r2, [r7, #4]
 8015f6e:	701a      	strb	r2, [r3, #0]
  UTIL_LPM_SetOffMode(0 == _port ? LPM_PE_0 : LPM_PE_1, UTIL_LPM_DISABLE);
#endif /* _LOW_POWER */

  for (;;)
  {
    if (DPM_Params[_port].PE_IsConnected == USBPD_FALSE)
 8015f70:	2317      	movs	r3, #23
 8015f72:	18fb      	adds	r3, r7, r3
 8015f74:	781b      	ldrb	r3, [r3, #0]
 8015f76:	4a13      	ldr	r2, [pc, #76]	@ (8015fc4 <USBPD_PE_Task+0x64>)
 8015f78:	009b      	lsls	r3, r3, #2
 8015f7a:	18d3      	adds	r3, r2, r3
 8015f7c:	785b      	ldrb	r3, [r3, #1]
 8015f7e:	06db      	lsls	r3, r3, #27
 8015f80:	0fdb      	lsrs	r3, r3, #31
 8015f82:	b2db      	uxtb	r3, r3
 8015f84:	2b00      	cmp	r3, #0
 8015f86:	d105      	bne.n	8015f94 <USBPD_PE_Task+0x34>
    {
      /* if the port is no more connected, suspend the PE thread */
      OS_TASK_SUSPEND(OS_TASK_GETID());
 8015f88:	f7fc f982 	bl	8012290 <_tx_thread_identify>
 8015f8c:	0003      	movs	r3, r0
 8015f8e:	0018      	movs	r0, r3
 8015f90:	f7fd fcb0 	bl	80138f4 <_txe_thread_suspend>
    }

    _timing = USBPD_PE_StateMachine_DRP(_port);
 8015f94:	2417      	movs	r4, #23
 8015f96:	193b      	adds	r3, r7, r4
 8015f98:	781b      	ldrb	r3, [r3, #0]
 8015f9a:	0018      	movs	r0, r3
 8015f9c:	f7ea fb95 	bl	80006ca <USBPD_PE_StateMachine_DRP>
 8015fa0:	0003      	movs	r3, r0
 8015fa2:	613b      	str	r3, [r7, #16]
 /* _DRP || ( _SRC && _SNK) */

    OS_GETMESSAGE_QUEUE(PEQueueId[_port], _timing);
 8015fa4:	193b      	adds	r3, r7, r4
 8015fa6:	781a      	ldrb	r2, [r3, #0]
 8015fa8:	0013      	movs	r3, r2
 8015faa:	00db      	lsls	r3, r3, #3
 8015fac:	1a9b      	subs	r3, r3, r2
 8015fae:	00db      	lsls	r3, r3, #3
 8015fb0:	4a05      	ldr	r2, [pc, #20]	@ (8015fc8 <USBPD_PE_Task+0x68>)
 8015fb2:	189b      	adds	r3, r3, r2
 8015fb4:	693a      	ldr	r2, [r7, #16]
 8015fb6:	210c      	movs	r1, #12
 8015fb8:	1879      	adds	r1, r7, r1
 8015fba:	0018      	movs	r0, r3
 8015fbc:	f7fd fad0 	bl	8013560 <_txe_queue_receive>
    if (DPM_Params[_port].PE_IsConnected == USBPD_FALSE)
 8015fc0:	e7d6      	b.n	8015f70 <USBPD_PE_Task+0x10>
 8015fc2:	46c0      	nop			@ (mov r8, r8)
 8015fc4:	20004800 	.word	0x20004800
 8015fc8:	20004790 	.word	0x20004790

08015fcc <USBPD_CAD_Task>:
  * @brief  Main task for CAD layer
  * @param  argument Not used
  * @retval None
  */
DEF_TASK_FUNCTION(USBPD_CAD_Task)
{
 8015fcc:	b580      	push	{r7, lr}
 8015fce:	b084      	sub	sp, #16
 8015fd0:	af00      	add	r7, sp, #0
 8015fd2:	6078      	str	r0, [r7, #4]
#ifdef _LOW_POWER
  UTIL_LPM_SetOffMode(LPM_CAD, UTIL_LPM_DISABLE);
#endif /* _LOW_POWER */
  for (;;)
  {
    _timing = USBPD_CAD_Process();
 8015fd4:	f7ea fa00 	bl	80003d8 <USBPD_CAD_Process>
 8015fd8:	0003      	movs	r3, r0
 8015fda:	60fb      	str	r3, [r7, #12]
    OS_GETMESSAGE_QUEUE(CADQueueId, _timing);
 8015fdc:	68fa      	ldr	r2, [r7, #12]
 8015fde:	2308      	movs	r3, #8
 8015fe0:	18f9      	adds	r1, r7, r3
 8015fe2:	4b03      	ldr	r3, [pc, #12]	@ (8015ff0 <USBPD_CAD_Task+0x24>)
 8015fe4:	0018      	movs	r0, r3
 8015fe6:	f7fd fabb 	bl	8013560 <_txe_queue_receive>
    _timing = USBPD_CAD_Process();
 8015fea:	46c0      	nop			@ (mov r8, r8)
 8015fec:	e7f2      	b.n	8015fd4 <USBPD_CAD_Task+0x8>
 8015fee:	46c0      	nop			@ (mov r8, r8)
 8015ff0:	200046a8 	.word	0x200046a8

08015ff4 <USBPD_DPM_CADCallback>:
  * @param  State     CAD state
  * @param  Cc        The Communication Channel for the USBPD communication
  * @retval None
  */
void USBPD_DPM_CADCallback(uint8_t PortNum, USBPD_CAD_EVENT State, CCxPin_TypeDef Cc)
{
 8015ff4:	b580      	push	{r7, lr}
 8015ff6:	b084      	sub	sp, #16
 8015ff8:	af00      	add	r7, sp, #0
 8015ffa:	603a      	str	r2, [r7, #0]
 8015ffc:	1dfb      	adds	r3, r7, #7
 8015ffe:	1c02      	adds	r2, r0, #0
 8016000:	701a      	strb	r2, [r3, #0]
 8016002:	1dbb      	adds	r3, r7, #6
 8016004:	1c0a      	adds	r2, r1, #0
 8016006:	701a      	strb	r2, [r3, #0]
 /* _TRACE */
  (void)(Cc);
  switch (State)
 8016008:	1dbb      	adds	r3, r7, #6
 801600a:	781b      	ldrb	r3, [r3, #0]
 801600c:	2b04      	cmp	r3, #4
 801600e:	d009      	beq.n	8016024 <USBPD_DPM_CADCallback+0x30>
 8016010:	dd00      	ble.n	8016014 <USBPD_DPM_CADCallback+0x20>
 8016012:	e06f      	b.n	80160f4 <USBPD_DPM_CADCallback+0x100>
 8016014:	2b03      	cmp	r3, #3
 8016016:	d01d      	beq.n	8016054 <USBPD_DPM_CADCallback+0x60>
 8016018:	dc6c      	bgt.n	80160f4 <USBPD_DPM_CADCallback+0x100>
 801601a:	2b01      	cmp	r3, #1
 801601c:	d01a      	beq.n	8016054 <USBPD_DPM_CADCallback+0x60>
 801601e:	2b02      	cmp	r3, #2
 8016020:	d00c      	beq.n	801603c <USBPD_DPM_CADCallback+0x48>
      USBPD_DPM_Notification(PortNum, USBPD_NOTIFY_USBSTACK_STOP);
      break;
    }
    default :
      /* nothing to do */
      break;
 8016022:	e067      	b.n	80160f4 <USBPD_DPM_CADCallback+0x100>
      USBPD_DPM_UserCableDetection(PortNum, USBPD_CAD_EVENT_ATTEMC);
 8016024:	1dfb      	adds	r3, r7, #7
 8016026:	781b      	ldrb	r3, [r3, #0]
 8016028:	2104      	movs	r1, #4
 801602a:	0018      	movs	r0, r3
 801602c:	f000 f938 	bl	80162a0 <USBPD_DPM_UserCableDetection>
      DPM_StartPETask(PortNum);
 8016030:	1dfb      	adds	r3, r7, #7
 8016032:	781b      	ldrb	r3, [r3, #0]
 8016034:	0018      	movs	r0, r3
 8016036:	f000 f867 	bl	8016108 <DPM_StartPETask>
      break;
 801603a:	e05c      	b.n	80160f6 <USBPD_DPM_CADCallback+0x102>
      USBPD_DPM_UserCableDetection(PortNum, USBPD_CAD_EVENT_ATTACHED);
 801603c:	1dfb      	adds	r3, r7, #7
 801603e:	781b      	ldrb	r3, [r3, #0]
 8016040:	2102      	movs	r1, #2
 8016042:	0018      	movs	r0, r3
 8016044:	f000 f92c 	bl	80162a0 <USBPD_DPM_UserCableDetection>
      DPM_StartPETask(PortNum);
 8016048:	1dfb      	adds	r3, r7, #7
 801604a:	781b      	ldrb	r3, [r3, #0]
 801604c:	0018      	movs	r0, r3
 801604e:	f000 f85b 	bl	8016108 <DPM_StartPETask>
      break;
 8016052:	e050      	b.n	80160f6 <USBPD_DPM_CADCallback+0x102>
      uint8_t _timeout = 0;
 8016054:	230f      	movs	r3, #15
 8016056:	18fb      	adds	r3, r7, r3
 8016058:	2200      	movs	r2, #0
 801605a:	701a      	strb	r2, [r3, #0]
      USBPD_PE_TaskWakeUp(PortNum);
 801605c:	1dfb      	adds	r3, r7, #7
 801605e:	781b      	ldrb	r3, [r3, #0]
 8016060:	0018      	movs	r0, r3
 8016062:	f7ff ff4b 	bl	8015efc <USBPD_PE_TaskWakeUp>
      while (!OS_TASK_IS_SUPENDED(DPM_PEThreadId_Table[PortNum]))
 8016066:	e016      	b.n	8016096 <USBPD_DPM_CADCallback+0xa2>
        (void)OS_DELAY(1);
 8016068:	2001      	movs	r0, #1
 801606a:	f7fc fa31 	bl	80124d0 <_tx_thread_sleep>
        _timeout++;
 801606e:	210f      	movs	r1, #15
 8016070:	187b      	adds	r3, r7, r1
 8016072:	781a      	ldrb	r2, [r3, #0]
 8016074:	187b      	adds	r3, r7, r1
 8016076:	3201      	adds	r2, #1
 8016078:	701a      	strb	r2, [r3, #0]
        if (_timeout > 30u)
 801607a:	187b      	adds	r3, r7, r1
 801607c:	781b      	ldrb	r3, [r3, #0]
 801607e:	2b1e      	cmp	r3, #30
 8016080:	d909      	bls.n	8016096 <USBPD_DPM_CADCallback+0xa2>
          (void)OS_TASK_SUSPEND(&DPM_PEThreadId_Table[PortNum]);
 8016082:	1dfb      	adds	r3, r7, #7
 8016084:	781b      	ldrb	r3, [r3, #0]
 8016086:	22b0      	movs	r2, #176	@ 0xb0
 8016088:	435a      	muls	r2, r3
 801608a:	4b1d      	ldr	r3, [pc, #116]	@ (8016100 <USBPD_DPM_CADCallback+0x10c>)
 801608c:	18d3      	adds	r3, r2, r3
 801608e:	0018      	movs	r0, r3
 8016090:	f7fd fc30 	bl	80138f4 <_txe_thread_suspend>
          break;
 8016094:	e009      	b.n	80160aa <USBPD_DPM_CADCallback+0xb6>
      while (!OS_TASK_IS_SUPENDED(DPM_PEThreadId_Table[PortNum]))
 8016096:	1dfb      	adds	r3, r7, #7
 8016098:	781b      	ldrb	r3, [r3, #0]
 801609a:	4a19      	ldr	r2, [pc, #100]	@ (8016100 <USBPD_DPM_CADCallback+0x10c>)
 801609c:	21b0      	movs	r1, #176	@ 0xb0
 801609e:	434b      	muls	r3, r1
 80160a0:	18d3      	adds	r3, r2, r3
 80160a2:	3330      	adds	r3, #48	@ 0x30
 80160a4:	681b      	ldr	r3, [r3, #0]
 80160a6:	2b03      	cmp	r3, #3
 80160a8:	d1de      	bne.n	8016068 <USBPD_DPM_CADCallback+0x74>
      USBPD_PE_StateMachine_Stop(PortNum);
 80160aa:	1dfb      	adds	r3, r7, #7
 80160ac:	781b      	ldrb	r3, [r3, #0]
 80160ae:	0018      	movs	r0, r3
 80160b0:	f7ea fb07 	bl	80006c2 <USBPD_PE_StateMachine_Stop>
      DPM_Params[PortNum].PE_SwapOngoing = USBPD_FALSE;
 80160b4:	1dfb      	adds	r3, r7, #7
 80160b6:	781a      	ldrb	r2, [r3, #0]
 80160b8:	4b12      	ldr	r3, [pc, #72]	@ (8016104 <USBPD_DPM_CADCallback+0x110>)
 80160ba:	0092      	lsls	r2, r2, #2
 80160bc:	5cd1      	ldrb	r1, [r2, r3]
 80160be:	2010      	movs	r0, #16
 80160c0:	4381      	bics	r1, r0
 80160c2:	54d1      	strb	r1, [r2, r3]
      DPM_Params[PortNum].PE_Power   = USBPD_POWER_NO;
 80160c4:	1dfb      	adds	r3, r7, #7
 80160c6:	781b      	ldrb	r3, [r3, #0]
 80160c8:	4a0e      	ldr	r2, [pc, #56]	@ (8016104 <USBPD_DPM_CADCallback+0x110>)
 80160ca:	009b      	lsls	r3, r3, #2
 80160cc:	18d3      	adds	r3, r2, r3
 80160ce:	785a      	ldrb	r2, [r3, #1]
 80160d0:	2107      	movs	r1, #7
 80160d2:	438a      	bics	r2, r1
 80160d4:	705a      	strb	r2, [r3, #1]
      USBPD_DPM_UserCableDetection(PortNum, State);
 80160d6:	1dbb      	adds	r3, r7, #6
 80160d8:	781a      	ldrb	r2, [r3, #0]
 80160da:	1dfb      	adds	r3, r7, #7
 80160dc:	781b      	ldrb	r3, [r3, #0]
 80160de:	0011      	movs	r1, r2
 80160e0:	0018      	movs	r0, r3
 80160e2:	f000 f8dd 	bl	80162a0 <USBPD_DPM_UserCableDetection>
      USBPD_DPM_Notification(PortNum, USBPD_NOTIFY_USBSTACK_STOP);
 80160e6:	1dfb      	adds	r3, r7, #7
 80160e8:	781b      	ldrb	r3, [r3, #0]
 80160ea:	2169      	movs	r1, #105	@ 0x69
 80160ec:	0018      	movs	r0, r3
 80160ee:	f000 f8e4 	bl	80162ba <USBPD_DPM_Notification>
      break;
 80160f2:	e000      	b.n	80160f6 <USBPD_DPM_CADCallback+0x102>
      break;
 80160f4:	46c0      	nop			@ (mov r8, r8)
  }
}
 80160f6:	46c0      	nop			@ (mov r8, r8)
 80160f8:	46bd      	mov	sp, r7
 80160fa:	b004      	add	sp, #16
 80160fc:	bd80      	pop	{r7, pc}
 80160fe:	46c0      	nop			@ (mov r8, r8)
 8016100:	20004548 	.word	0x20004548
 8016104:	20004800 	.word	0x20004800

08016108 <DPM_StartPETask>:

static void DPM_StartPETask(uint8_t PortNum)
{
 8016108:	b580      	push	{r7, lr}
 801610a:	b082      	sub	sp, #8
 801610c:	af00      	add	r7, sp, #0
 801610e:	0002      	movs	r2, r0
 8016110:	1dfb      	adds	r3, r7, #7
 8016112:	701a      	strb	r2, [r3, #0]
  USBPD_PE_StateMachine_Reset(PortNum);
 8016114:	1dfb      	adds	r3, r7, #7
 8016116:	781b      	ldrb	r3, [r3, #0]
 8016118:	0018      	movs	r0, r3
 801611a:	f7ea facc 	bl	80006b6 <USBPD_PE_StateMachine_Reset>
  /* Resume the PE task */
  switch (PortNum)
 801611e:	1dfb      	adds	r3, r7, #7
 8016120:	781b      	ldrb	r3, [r3, #0]
 8016122:	2b01      	cmp	r3, #1
 8016124:	d809      	bhi.n	801613a <DPM_StartPETask+0x32>
  {
    case USBPD_PORT_0:
    case USBPD_PORT_1:
    {
      OS_TASK_RESUME(DPM_PEThreadId_Table[PortNum]);
 8016126:	1dfb      	adds	r3, r7, #7
 8016128:	781b      	ldrb	r3, [r3, #0]
 801612a:	22b0      	movs	r2, #176	@ 0xb0
 801612c:	435a      	muls	r2, r3
 801612e:	4b09      	ldr	r3, [pc, #36]	@ (8016154 <DPM_StartPETask+0x4c>)
 8016130:	18d3      	adds	r3, r2, r3
 8016132:	0018      	movs	r0, r3
 8016134:	f7fd fbbe 	bl	80138b4 <_txe_thread_resume>
      break;
 8016138:	e002      	b.n	8016140 <DPM_StartPETask+0x38>
    }
    default :
    {
      USBPD_DPM_ErrorHandler();
 801613a:	f000 f80d 	bl	8016158 <USBPD_DPM_ErrorHandler>
      break;
 801613e:	46c0      	nop			@ (mov r8, r8)
    }
  }
 /* _RTOS || THREADX */
  USBPD_DPM_Notification(PortNum, USBPD_NOTIFY_USBSTACK_START);
 8016140:	1dfb      	adds	r3, r7, #7
 8016142:	781b      	ldrb	r3, [r3, #0]
 8016144:	2168      	movs	r1, #104	@ 0x68
 8016146:	0018      	movs	r0, r3
 8016148:	f000 f8b7 	bl	80162ba <USBPD_DPM_Notification>
}
 801614c:	46c0      	nop			@ (mov r8, r8)
 801614e:	46bd      	mov	sp, r7
 8016150:	b002      	add	sp, #8
 8016152:	bd80      	pop	{r7, pc}
 8016154:	20004548 	.word	0x20004548

08016158 <USBPD_DPM_ErrorHandler>:
 /* USBPDCORE_LIB_NO_PD */

__WEAK void USBPD_DPM_ErrorHandler(void)
{
 8016158:	b580      	push	{r7, lr}
 801615a:	af00      	add	r7, sp, #0
  /* This function is called to block application execution
     in case of an unexpected behavior
     another solution could be to reset application */
  while (1u == 1u) {};
 801615c:	46c0      	nop			@ (mov r8, r8)
 801615e:	e7fd      	b.n	801615c <USBPD_DPM_ErrorHandler+0x4>

08016160 <USBPD_PWR_IF_SetProfile>:
  * @brief  Sets the required power profile, now it works only with Fixed ones
  * @param  PortNum Port number
  * @retval USBPD status
*/
USBPD_StatusTypeDef USBPD_PWR_IF_SetProfile(uint8_t PortNum)
{
 8016160:	b580      	push	{r7, lr}
 8016162:	b084      	sub	sp, #16
 8016164:	af00      	add	r7, sp, #0
 8016166:	0002      	movs	r2, r0
 8016168:	1dfb      	adds	r3, r7, #7
 801616a:	701a      	strb	r2, [r3, #0]
/* USER CODE BEGIN USBPD_PWR_IF_SetProfile */
  USBPD_StatusTypeDef      _status = USBPD_ERROR;
 801616c:	210f      	movs	r1, #15
 801616e:	187b      	adds	r3, r7, r1
 8016170:	2202      	movs	r2, #2
 8016172:	701a      	strb	r2, [r3, #0]
/*   if (BSP_ERROR_NONE == BSP_USBPD_PWR_VBUSSetVoltage_Fixed(PortNum, 5000, 3000, 3000))
  {
     _status = USBPD_OK;
  }
 */
   return _status;
 8016174:	187b      	adds	r3, r7, r1
 8016176:	781b      	ldrb	r3, [r3, #0]
/* USER CODE END USBPD_PWR_IF_SetProfile */
}
 8016178:	0018      	movs	r0, r3
 801617a:	46bd      	mov	sp, r7
 801617c:	b004      	add	sp, #16
 801617e:	bd80      	pop	{r7, pc}

08016180 <USBPD_PWR_IF_SupplyReady>:
  * @param  PortNum Port number
  * @param  Vsafe   Vsafe status based on @ref USBPD_VSAFE_StatusTypeDef
  * @retval USBPD status
  */
USBPD_StatusTypeDef USBPD_PWR_IF_SupplyReady(uint8_t PortNum, USBPD_VSAFE_StatusTypeDef Vsafe)
{
 8016180:	b580      	push	{r7, lr}
 8016182:	b084      	sub	sp, #16
 8016184:	af00      	add	r7, sp, #0
 8016186:	0002      	movs	r2, r0
 8016188:	1dfb      	adds	r3, r7, #7
 801618a:	701a      	strb	r2, [r3, #0]
 801618c:	1dbb      	adds	r3, r7, #6
 801618e:	1c0a      	adds	r2, r1, #0
 8016190:	701a      	strb	r2, [r3, #0]
/* USER CODE BEGIN USBPD_PWR_IF_SupplyReady */
  USBPD_StatusTypeDef status = USBPD_ERROR;
 8016192:	230f      	movs	r3, #15
 8016194:	18fb      	adds	r3, r7, r3
 8016196:	2202      	movs	r2, #2
 8016198:	701a      	strb	r2, [r3, #0]
  uint32_t _voltage;

  /* check for valid port */
  if (!USBPD_PORT_IsValid(PortNum))
 801619a:	1dfb      	adds	r3, r7, #7
 801619c:	781b      	ldrb	r3, [r3, #0]
 801619e:	2b01      	cmp	r3, #1
 80161a0:	d901      	bls.n	80161a6 <USBPD_PWR_IF_SupplyReady+0x26>
  {
    return USBPD_ERROR;
 80161a2:	2302      	movs	r3, #2
 80161a4:	e024      	b.n	80161f0 <USBPD_PWR_IF_SupplyReady+0x70>
  }

  BSP_USBPD_PWR_VBUSGetVoltage(PortNum, &_voltage);
 80161a6:	1dfb      	adds	r3, r7, #7
 80161a8:	781b      	ldrb	r3, [r3, #0]
 80161aa:	2208      	movs	r2, #8
 80161ac:	18ba      	adds	r2, r7, r2
 80161ae:	0011      	movs	r1, r2
 80161b0:	0018      	movs	r0, r3
 80161b2:	f000 f9e4 	bl	801657e <BSP_USBPD_PWR_VBUSGetVoltage>
  if (USBPD_VSAFE_0V == Vsafe)
 80161b6:	1dbb      	adds	r3, r7, #6
 80161b8:	781b      	ldrb	r3, [r3, #0]
 80161ba:	2b00      	cmp	r3, #0
 80161bc:	d10a      	bne.n	80161d4 <USBPD_PWR_IF_SupplyReady+0x54>
  {
    /* Vsafe0V */
    status = ((_voltage < USBPD_PWR_LOW_VBUS_THRESHOLD) ? USBPD_OK : USBPD_ERROR);
 80161be:	68bb      	ldr	r3, [r7, #8]
 80161c0:	4a0d      	ldr	r2, [pc, #52]	@ (80161f8 <USBPD_PWR_IF_SupplyReady+0x78>)
 80161c2:	4293      	cmp	r3, r2
 80161c4:	d801      	bhi.n	80161ca <USBPD_PWR_IF_SupplyReady+0x4a>
 80161c6:	2200      	movs	r2, #0
 80161c8:	e000      	b.n	80161cc <USBPD_PWR_IF_SupplyReady+0x4c>
 80161ca:	2202      	movs	r2, #2
 80161cc:	230f      	movs	r3, #15
 80161ce:	18fb      	adds	r3, r7, r3
 80161d0:	701a      	strb	r2, [r3, #0]
 80161d2:	e00a      	b.n	80161ea <USBPD_PWR_IF_SupplyReady+0x6a>
  }
  else
  {
    /* Vsafe5V */
    status = ((_voltage > USBPD_PWR_HIGH_VBUS_THRESHOLD) ? USBPD_OK : USBPD_ERROR);
 80161d4:	68ba      	ldr	r2, [r7, #8]
 80161d6:	23af      	movs	r3, #175	@ 0xaf
 80161d8:	011b      	lsls	r3, r3, #4
 80161da:	429a      	cmp	r2, r3
 80161dc:	d901      	bls.n	80161e2 <USBPD_PWR_IF_SupplyReady+0x62>
 80161de:	2200      	movs	r2, #0
 80161e0:	e000      	b.n	80161e4 <USBPD_PWR_IF_SupplyReady+0x64>
 80161e2:	2202      	movs	r2, #2
 80161e4:	230f      	movs	r3, #15
 80161e6:	18fb      	adds	r3, r7, r3
 80161e8:	701a      	strb	r2, [r3, #0]
  }

  return status;
 80161ea:	230f      	movs	r3, #15
 80161ec:	18fb      	adds	r3, r7, r3
 80161ee:	781b      	ldrb	r3, [r3, #0]
/* USER CODE END USBPD_PWR_IF_SupplyReady */
}
 80161f0:	0018      	movs	r0, r3
 80161f2:	46bd      	mov	sp, r7
 80161f4:	b004      	add	sp, #16
 80161f6:	bd80      	pop	{r7, pc}
 80161f8:	000002ed 	.word	0x000002ed

080161fc <USBPD_PWR_IF_GetVBUSStatus>:
  * @param PortNum Port number
  * @param PowerTypeStatus  Power type status based on @ref USBPD_VBUSPOWER_STATUS
  * @retval UBBPD_TRUE or USBPD_FALSE
  */
uint8_t USBPD_PWR_IF_GetVBUSStatus(uint8_t PortNum, USBPD_VBUSPOWER_STATUS PowerTypeStatus)
{
 80161fc:	b580      	push	{r7, lr}
 80161fe:	b084      	sub	sp, #16
 8016200:	af00      	add	r7, sp, #0
 8016202:	0002      	movs	r2, r0
 8016204:	1dfb      	adds	r3, r7, #7
 8016206:	701a      	strb	r2, [r3, #0]
 8016208:	1dbb      	adds	r3, r7, #6
 801620a:	1c0a      	adds	r2, r1, #0
 801620c:	701a      	strb	r2, [r3, #0]
/* USER CODE BEGIN USBPD_PWR_IF_GetVBUSStatus */
  uint8_t _status = USBPD_FALSE;
 801620e:	230f      	movs	r3, #15
 8016210:	18fb      	adds	r3, r7, r3
 8016212:	2200      	movs	r2, #0
 8016214:	701a      	strb	r2, [r3, #0]
  uint32_t _vbus = HW_IF_PWR_GetVoltage(PortNum);
 8016216:	1dfb      	adds	r3, r7, #7
 8016218:	781b      	ldrb	r3, [r3, #0]
 801621a:	0018      	movs	r0, r3
 801621c:	f7fa fc24 	bl	8010a68 <HW_IF_PWR_GetVoltage>
 8016220:	0003      	movs	r3, r0
 8016222:	60bb      	str	r3, [r7, #8]

  switch(PowerTypeStatus)
 8016224:	1dbb      	adds	r3, r7, #6
 8016226:	781b      	ldrb	r3, [r3, #0]
 8016228:	2b02      	cmp	r3, #2
 801622a:	d018      	beq.n	801625e <USBPD_PWR_IF_GetVBUSStatus+0x62>
 801622c:	dc21      	bgt.n	8016272 <USBPD_PWR_IF_GetVBUSStatus+0x76>
 801622e:	2b00      	cmp	r3, #0
 8016230:	d002      	beq.n	8016238 <USBPD_PWR_IF_GetVBUSStatus+0x3c>
 8016232:	2b01      	cmp	r3, #1
 8016234:	d009      	beq.n	801624a <USBPD_PWR_IF_GetVBUSStatus+0x4e>
    break;
  case USBPD_PWR_SNKDETACH:
    if (_vbus < USBPD_PWR_HIGH_VBUS_THRESHOLD) _status = USBPD_TRUE;
    break;
  default :
    break;
 8016236:	e01c      	b.n	8016272 <USBPD_PWR_IF_GetVBUSStatus+0x76>
    if (_vbus < USBPD_PWR_LOW_VBUS_THRESHOLD) _status = USBPD_TRUE;
 8016238:	68bb      	ldr	r3, [r7, #8]
 801623a:	4a15      	ldr	r2, [pc, #84]	@ (8016290 <USBPD_PWR_IF_GetVBUSStatus+0x94>)
 801623c:	4293      	cmp	r3, r2
 801623e:	d81a      	bhi.n	8016276 <USBPD_PWR_IF_GetVBUSStatus+0x7a>
 8016240:	230f      	movs	r3, #15
 8016242:	18fb      	adds	r3, r7, r3
 8016244:	2201      	movs	r2, #1
 8016246:	701a      	strb	r2, [r3, #0]
    break;
 8016248:	e015      	b.n	8016276 <USBPD_PWR_IF_GetVBUSStatus+0x7a>
    if (_vbus >= USBPD_PWR_HIGH_VBUS_THRESHOLD) _status = USBPD_TRUE;
 801624a:	68ba      	ldr	r2, [r7, #8]
 801624c:	23af      	movs	r3, #175	@ 0xaf
 801624e:	011b      	lsls	r3, r3, #4
 8016250:	429a      	cmp	r2, r3
 8016252:	d312      	bcc.n	801627a <USBPD_PWR_IF_GetVBUSStatus+0x7e>
 8016254:	230f      	movs	r3, #15
 8016256:	18fb      	adds	r3, r7, r3
 8016258:	2201      	movs	r2, #1
 801625a:	701a      	strb	r2, [r3, #0]
    break;
 801625c:	e00d      	b.n	801627a <USBPD_PWR_IF_GetVBUSStatus+0x7e>
    if (_vbus < USBPD_PWR_HIGH_VBUS_THRESHOLD) _status = USBPD_TRUE;
 801625e:	68ba      	ldr	r2, [r7, #8]
 8016260:	23af      	movs	r3, #175	@ 0xaf
 8016262:	011b      	lsls	r3, r3, #4
 8016264:	429a      	cmp	r2, r3
 8016266:	d20a      	bcs.n	801627e <USBPD_PWR_IF_GetVBUSStatus+0x82>
 8016268:	230f      	movs	r3, #15
 801626a:	18fb      	adds	r3, r7, r3
 801626c:	2201      	movs	r2, #1
 801626e:	701a      	strb	r2, [r3, #0]
    break;
 8016270:	e005      	b.n	801627e <USBPD_PWR_IF_GetVBUSStatus+0x82>
    break;
 8016272:	46c0      	nop			@ (mov r8, r8)
 8016274:	e004      	b.n	8016280 <USBPD_PWR_IF_GetVBUSStatus+0x84>
    break;
 8016276:	46c0      	nop			@ (mov r8, r8)
 8016278:	e002      	b.n	8016280 <USBPD_PWR_IF_GetVBUSStatus+0x84>
    break;
 801627a:	46c0      	nop			@ (mov r8, r8)
 801627c:	e000      	b.n	8016280 <USBPD_PWR_IF_GetVBUSStatus+0x84>
    break;
 801627e:	46c0      	nop			@ (mov r8, r8)
  }
  return _status;
 8016280:	230f      	movs	r3, #15
 8016282:	18fb      	adds	r3, r7, r3
 8016284:	781b      	ldrb	r3, [r3, #0]
/* USER CODE END USBPD_PWR_IF_GetVBUSStatus */
}
 8016286:	0018      	movs	r0, r3
 8016288:	46bd      	mov	sp, r7
 801628a:	b004      	add	sp, #16
 801628c:	bd80      	pop	{r7, pc}
 801628e:	46c0      	nop			@ (mov r8, r8)
 8016290:	000002ed 	.word	0x000002ed

08016294 <USBPD_DPM_UserInit>:
/**
  * @brief  Initialize DPM (port power role, PWR_IF, CAD and PE Init procedures)
  * @retval USBPD Status
  */
USBPD_StatusTypeDef USBPD_DPM_UserInit(void)
{
 8016294:	b580      	push	{r7, lr}
 8016296:	af00      	add	r7, sp, #0
/* USER CODE BEGIN USBPD_DPM_UserInit */
  return USBPD_OK;
 8016298:	2300      	movs	r3, #0
/* USER CODE END USBPD_DPM_UserInit */
}
 801629a:	0018      	movs	r0, r3
 801629c:	46bd      	mov	sp, r7
 801629e:	bd80      	pop	{r7, pc}

080162a0 <USBPD_DPM_UserCableDetection>:
  * @param  PortNum The handle of the port
  * @param  State CAD state
  * @retval None
  */
void USBPD_DPM_UserCableDetection(uint8_t PortNum, USBPD_CAD_EVENT State)
{
 80162a0:	b580      	push	{r7, lr}
 80162a2:	b082      	sub	sp, #8
 80162a4:	af00      	add	r7, sp, #0
 80162a6:	0002      	movs	r2, r0
 80162a8:	1dfb      	adds	r3, r7, #7
 80162aa:	701a      	strb	r2, [r3, #0]
 80162ac:	1dbb      	adds	r3, r7, #6
 80162ae:	1c0a      	adds	r2, r1, #0
 80162b0:	701a      	strb	r2, [r3, #0]
      // }
      // break;
    // }
  // }
/* USER CODE END USBPD_DPM_UserCableDetection */
}
 80162b2:	46c0      	nop			@ (mov r8, r8)
 80162b4:	46bd      	mov	sp, r7
 80162b6:	b002      	add	sp, #8
 80162b8:	bd80      	pop	{r7, pc}

080162ba <USBPD_DPM_Notification>:
  * @param  PortNum The current port number
  * @param  EventVal @ref USBPD_NotifyEventValue_TypeDef
  * @retval None
  */
void USBPD_DPM_Notification(uint8_t PortNum, USBPD_NotifyEventValue_TypeDef EventVal)
{
 80162ba:	b580      	push	{r7, lr}
 80162bc:	b082      	sub	sp, #8
 80162be:	af00      	add	r7, sp, #0
 80162c0:	0002      	movs	r2, r0
 80162c2:	1dfb      	adds	r3, r7, #7
 80162c4:	701a      	strb	r2, [r3, #0]
 80162c6:	1dbb      	adds	r3, r7, #6
 80162c8:	1c0a      	adds	r2, r1, #0
 80162ca:	701a      	strb	r2, [r3, #0]
//      break;
//    case USBPD_NOTIFY_DATAROLESWAP_UFP :
//      break;
    default:
      DPM_USER_DEBUG_TRACE(PortNum, "ADVICE: USBPD_DPM_Notification:%d", EventVal);
      break;
 80162cc:	46c0      	nop			@ (mov r8, r8)
  }
/* USER CODE END USBPD_DPM_Notification */
}
 80162ce:	46c0      	nop			@ (mov r8, r8)
 80162d0:	46bd      	mov	sp, r7
 80162d2:	b002      	add	sp, #8
 80162d4:	bd80      	pop	{r7, pc}

080162d6 <USBPD_DPM_HardReset>:
  * @param  CurrentRole the current role
  * @param  Status status on hard reset event
  * @retval None
  */
void USBPD_DPM_HardReset(uint8_t PortNum, USBPD_PortPowerRole_TypeDef CurrentRole, USBPD_HR_Status_TypeDef Status)
{
 80162d6:	b580      	push	{r7, lr}
 80162d8:	b082      	sub	sp, #8
 80162da:	af00      	add	r7, sp, #0
 80162dc:	6039      	str	r1, [r7, #0]
 80162de:	0011      	movs	r1, r2
 80162e0:	1dfb      	adds	r3, r7, #7
 80162e2:	1c02      	adds	r2, r0, #0
 80162e4:	701a      	strb	r2, [r3, #0]
 80162e6:	1dbb      	adds	r3, r7, #6
 80162e8:	1c0a      	adds	r2, r1, #0
 80162ea:	701a      	strb	r2, [r3, #0]
/* USER CODE BEGIN USBPD_DPM_HardReset */
  DPM_USER_DEBUG_TRACE(PortNum, "ADVICE: update USBPD_DPM_HardReset");
/* USER CODE END USBPD_DPM_HardReset */
}
 80162ec:	46c0      	nop			@ (mov r8, r8)
 80162ee:	46bd      	mov	sp, r7
 80162f0:	b002      	add	sp, #8
 80162f2:	bd80      	pop	{r7, pc}

080162f4 <USBPD_DPM_SetupNewPower>:
  * @brief  Request the DPM to setup the new power level.
  * @param  PortNum The current port number
  * @retval USBPD status
  */
USBPD_StatusTypeDef USBPD_DPM_SetupNewPower(uint8_t PortNum)
{
 80162f4:	b580      	push	{r7, lr}
 80162f6:	b082      	sub	sp, #8
 80162f8:	af00      	add	r7, sp, #0
 80162fa:	0002      	movs	r2, r0
 80162fc:	1dfb      	adds	r3, r7, #7
 80162fe:	701a      	strb	r2, [r3, #0]
/* USER CODE BEGIN USBPD_DPM_SetupNewPower */
  return USBPD_PWR_IF_SetProfile(PortNum);
 8016300:	1dfb      	adds	r3, r7, #7
 8016302:	781b      	ldrb	r3, [r3, #0]
 8016304:	0018      	movs	r0, r3
 8016306:	f7ff ff2b 	bl	8016160 <USBPD_PWR_IF_SetProfile>
 801630a:	0003      	movs	r3, r0
/* USER CODE END USBPD_DPM_SetupNewPower */
}
 801630c:	0018      	movs	r0, r3
 801630e:	46bd      	mov	sp, r7
 8016310:	b002      	add	sp, #8
 8016312:	bd80      	pop	{r7, pc}

08016314 <USBPD_DPM_EvaluatePowerRoleSwap>:
  * @brief  Evaluate the swap request from PE.
  * @param  PortNum The current port number
  * @retval USBPD_ACCEPT, USBPD_WAIT, USBPD_REJECT
  */
USBPD_StatusTypeDef USBPD_DPM_EvaluatePowerRoleSwap(uint8_t PortNum)
{
 8016314:	b580      	push	{r7, lr}
 8016316:	b082      	sub	sp, #8
 8016318:	af00      	add	r7, sp, #0
 801631a:	0002      	movs	r2, r0
 801631c:	1dfb      	adds	r3, r7, #7
 801631e:	701a      	strb	r2, [r3, #0]
/* USER CODE BEGIN USBPD_DPM_EvaluatePowerRoleSwap */
  return USBPD_ACCEPT;
 8016320:	230a      	movs	r3, #10
/* USER CODE END USBPD_DPM_EvaluatePowerRoleSwap */
}
 8016322:	0018      	movs	r0, r3
 8016324:	46bd      	mov	sp, r7
 8016326:	b002      	add	sp, #8
 8016328:	bd80      	pop	{r7, pc}

0801632a <USBPD_DPM_GetDataInfo>:
  * @param  Ptr     Pointer on address where DPM data should be written (u8 pointer)
  * @param  Size    Pointer on nb of u8 written by DPM
  * @retval None
  */
void USBPD_DPM_GetDataInfo(uint8_t PortNum, USBPD_CORE_DataInfoType_TypeDef DataId, uint8_t *Ptr, uint32_t *Size)
{
 801632a:	b580      	push	{r7, lr}
 801632c:	b084      	sub	sp, #16
 801632e:	af00      	add	r7, sp, #0
 8016330:	60ba      	str	r2, [r7, #8]
 8016332:	607b      	str	r3, [r7, #4]
 8016334:	230f      	movs	r3, #15
 8016336:	18fb      	adds	r3, r7, r3
 8016338:	1c02      	adds	r2, r0, #0
 801633a:	701a      	strb	r2, [r3, #0]
 801633c:	230e      	movs	r3, #14
 801633e:	18fb      	adds	r3, r7, r3
 8016340:	1c0a      	adds	r2, r1, #0
 8016342:	701a      	strb	r2, [r3, #0]
    // break;
//  case USBPD_CORE_BATTERY_CAPABILITY:         /*!< Retrieve of Battery capability message content      */
    // break;
  default:
    DPM_USER_DEBUG_TRACE(PortNum, "ADVICE: update USBPD_DPM_GetDataInfo:%d", DataId);
    break;
 8016344:	46c0      	nop			@ (mov r8, r8)
  }
/* USER CODE END USBPD_DPM_GetDataInfo */
}
 8016346:	46c0      	nop			@ (mov r8, r8)
 8016348:	46bd      	mov	sp, r7
 801634a:	b004      	add	sp, #16
 801634c:	bd80      	pop	{r7, pc}

0801634e <USBPD_DPM_SetDataInfo>:
  * @param  Ptr     Pointer on the data
  * @param  Size    Nb of bytes to be updated in DPM
  * @retval None
  */
void USBPD_DPM_SetDataInfo(uint8_t PortNum, USBPD_CORE_DataInfoType_TypeDef DataId, uint8_t *Ptr, uint32_t Size)
{
 801634e:	b580      	push	{r7, lr}
 8016350:	b084      	sub	sp, #16
 8016352:	af00      	add	r7, sp, #0
 8016354:	60ba      	str	r2, [r7, #8]
 8016356:	607b      	str	r3, [r7, #4]
 8016358:	230f      	movs	r3, #15
 801635a:	18fb      	adds	r3, r7, r3
 801635c:	1c02      	adds	r2, r0, #0
 801635e:	701a      	strb	r2, [r3, #0]
 8016360:	230e      	movs	r3, #14
 8016362:	18fb      	adds	r3, r7, r3
 8016364:	1c0a      	adds	r2, r1, #0
 8016366:	701a      	strb	r2, [r3, #0]
    // break;
//  case USBPD_CORE_SNK_EXTENDED_CAPA:          /*!< Storing of Sink Extended capability message content       */
    // break;
  default:
    DPM_USER_DEBUG_TRACE(PortNum, "ADVICE: update USBPD_DPM_SetDataInfo:%d", DataId);
    break;
 8016368:	46c0      	nop			@ (mov r8, r8)
  }
/* USER CODE END USBPD_DPM_SetDataInfo */

}
 801636a:	46c0      	nop			@ (mov r8, r8)
 801636c:	46bd      	mov	sp, r7
 801636e:	b004      	add	sp, #16
 8016370:	bd80      	pop	{r7, pc}

08016372 <USBPD_DPM_EvaluateRequest>:
  * @param  PortNum Port number
  * @param  PtrPowerObject  Pointer on the power data object
  * @retval USBPD status : USBPD_ACCEPT, USBPD_REJECT, USBPD_WAIT, USBPD_GOTOMIN
  */
USBPD_StatusTypeDef USBPD_DPM_EvaluateRequest(uint8_t PortNum, USBPD_CORE_PDO_Type_TypeDef *PtrPowerObject)
{
 8016372:	b580      	push	{r7, lr}
 8016374:	b082      	sub	sp, #8
 8016376:	af00      	add	r7, sp, #0
 8016378:	0002      	movs	r2, r0
 801637a:	6039      	str	r1, [r7, #0]
 801637c:	1dfb      	adds	r3, r7, #7
 801637e:	701a      	strb	r2, [r3, #0]
    Set power data object to initialize value.
    This parameter is used by the stack to start or not tPPSTimeout
    (in case of USBPD_CORE_PDO_TYPE_APDO, stack will wait for periodic request
    from the port partner in PPS mode).
  */
  *PtrPowerObject = USBPD_CORE_PDO_TYPE_FIXED;
 8016380:	683b      	ldr	r3, [r7, #0]
 8016382:	2200      	movs	r2, #0
 8016384:	601a      	str	r2, [r3, #0]

  DPM_USER_DEBUG_TRACE(PortNum, "ADVICE: update USBPD_DPM_EvaluateRequest");
  return USBPD_REJECT;
 8016386:	230c      	movs	r3, #12
/* USER CODE END USBPD_DPM_EvaluateRequest */
}
 8016388:	0018      	movs	r0, r3
 801638a:	46bd      	mov	sp, r7
 801638c:	b002      	add	sp, #8
 801638e:	bd80      	pop	{r7, pc}

08016390 <USBPD_DPM_SNK_EvaluateCapabilities>:
  * @param  PtrRequestData  Pointer on selected request data object
  * @param  PtrPowerObjectType  Pointer on the power data object
  * @retval None
  */
void USBPD_DPM_SNK_EvaluateCapabilities(uint8_t PortNum, uint32_t *PtrRequestData, USBPD_CORE_PDO_Type_TypeDef *PtrPowerObjectType)
{
 8016390:	b580      	push	{r7, lr}
 8016392:	b084      	sub	sp, #16
 8016394:	af00      	add	r7, sp, #0
 8016396:	60b9      	str	r1, [r7, #8]
 8016398:	607a      	str	r2, [r7, #4]
 801639a:	230f      	movs	r3, #15
 801639c:	18fb      	adds	r3, r7, r3
 801639e:	1c02      	adds	r2, r0, #0
 80163a0:	701a      	strb	r2, [r3, #0]
/* USER CODE BEGIN USBPD_DPM_SNK_EvaluateCapabilities */
  DPM_USER_DEBUG_TRACE(PortNum, "ADVICE: update USBPD_DPM_SNK_EvaluateCapabilities");
/* USER CODE END USBPD_DPM_SNK_EvaluateCapabilities */
}
 80163a2:	46c0      	nop			@ (mov r8, r8)
 80163a4:	46bd      	mov	sp, r7
 80163a6:	b004      	add	sp, #16
 80163a8:	bd80      	pop	{r7, pc}

080163aa <USBPD_DPM_PowerRoleSwap>:
  * @param  CurrentRole the current role
  * @param  Status status on power role swap event
  * @retval None
  */
void USBPD_DPM_PowerRoleSwap(uint8_t PortNum, USBPD_PortPowerRole_TypeDef CurrentRole, USBPD_PRS_Status_TypeDef Status)
{
 80163aa:	b580      	push	{r7, lr}
 80163ac:	b082      	sub	sp, #8
 80163ae:	af00      	add	r7, sp, #0
 80163b0:	6039      	str	r1, [r7, #0]
 80163b2:	0011      	movs	r1, r2
 80163b4:	1dfb      	adds	r3, r7, #7
 80163b6:	1c02      	adds	r2, r0, #0
 80163b8:	701a      	strb	r2, [r3, #0]
 80163ba:	1dbb      	adds	r3, r7, #6
 80163bc:	1c0a      	adds	r2, r1, #0
 80163be:	701a      	strb	r2, [r3, #0]
/* USER CODE BEGIN USBPD_DPM_PowerRoleSwap */
  DPM_USER_DEBUG_TRACE(PortNum, "ADVICE: update USBPD_DPM_PowerRoleSwap");
/* USER CODE END USBPD_DPM_PowerRoleSwap */
}
 80163c0:	46c0      	nop			@ (mov r8, r8)
 80163c2:	46bd      	mov	sp, r7
 80163c4:	b002      	add	sp, #8
 80163c6:	bd80      	pop	{r7, pc}

080163c8 <USBPD_DPM_ExtendedMessageReceived>:
  * @param  ptrData   Pointer on address Extended Message data could be read (u8 pointer)
  * @param  DataSize  Nb of u8 that compose Extended message
  * @retval None
  */
void USBPD_DPM_ExtendedMessageReceived(uint8_t PortNum, USBPD_ExtendedMsg_TypeDef MsgType, uint8_t *ptrData, uint16_t DataSize)
{
 80163c8:	b590      	push	{r4, r7, lr}
 80163ca:	b083      	sub	sp, #12
 80163cc:	af00      	add	r7, sp, #0
 80163ce:	0004      	movs	r4, r0
 80163d0:	0008      	movs	r0, r1
 80163d2:	603a      	str	r2, [r7, #0]
 80163d4:	0019      	movs	r1, r3
 80163d6:	1dfb      	adds	r3, r7, #7
 80163d8:	1c22      	adds	r2, r4, #0
 80163da:	701a      	strb	r2, [r3, #0]
 80163dc:	1dbb      	adds	r3, r7, #6
 80163de:	1c02      	adds	r2, r0, #0
 80163e0:	701a      	strb	r2, [r3, #0]
 80163e2:	1d3b      	adds	r3, r7, #4
 80163e4:	1c0a      	adds	r2, r1, #0
 80163e6:	801a      	strh	r2, [r3, #0]
/* USER CODE BEGIN USBPD_DPM_ExtendedMessageReceived */

/* USER CODE END USBPD_DPM_ExtendedMessageReceived */
}
 80163e8:	46c0      	nop			@ (mov r8, r8)
 80163ea:	46bd      	mov	sp, r7
 80163ec:	b003      	add	sp, #12
 80163ee:	bd90      	pop	{r4, r7, pc}

080163f0 <USBPD_DPM_EnterErrorRecovery>:
  * @brief  DPM callback to allow PE to enter ERROR_RECOVERY state.
  * @param  PortNum Port number
  * @retval None
  */
void USBPD_DPM_EnterErrorRecovery(uint8_t PortNum)
{
 80163f0:	b580      	push	{r7, lr}
 80163f2:	b082      	sub	sp, #8
 80163f4:	af00      	add	r7, sp, #0
 80163f6:	0002      	movs	r2, r0
 80163f8:	1dfb      	adds	r3, r7, #7
 80163fa:	701a      	strb	r2, [r3, #0]
/* USER CODE BEGIN USBPD_DPM_EnterErrorRecovery */
  /* Inform CAD to enter recovery mode */
  USBPD_CAD_EnterErrorRecovery(PortNum);
 80163fc:	1dfb      	adds	r3, r7, #7
 80163fe:	781b      	ldrb	r3, [r3, #0]
 8016400:	0018      	movs	r0, r3
 8016402:	f7ea f87f 	bl	8000504 <USBPD_CAD_EnterErrorRecovery>
/* USER CODE END USBPD_DPM_EnterErrorRecovery */
}
 8016406:	46c0      	nop			@ (mov r8, r8)
 8016408:	46bd      	mov	sp, r7
 801640a:	b002      	add	sp, #8
 801640c:	bd80      	pop	{r7, pc}
	...

08016410 <USBPD_DPM_EvaluateDataRoleSwap>:
            @ref USBPD_ACCEPT if DRS can be accepted
            @ref USBPD_REJECT if DRS is not accepted in one data role (DFP or UFP) or in PD2.0 config
            @ref USBPD_NOTSUPPORTED if DRS is not supported at all by the application (in both data roles) - P3.0 only
  */
USBPD_StatusTypeDef USBPD_DPM_EvaluateDataRoleSwap(uint8_t PortNum)
{
 8016410:	b580      	push	{r7, lr}
 8016412:	b084      	sub	sp, #16
 8016414:	af00      	add	r7, sp, #0
 8016416:	0002      	movs	r2, r0
 8016418:	1dfb      	adds	r3, r7, #7
 801641a:	701a      	strb	r2, [r3, #0]
/* USER CODE BEGIN USBPD_DPM_EvaluateDataRoleSwap */
  USBPD_StatusTypeDef status = USBPD_REJECT;
 801641c:	230f      	movs	r3, #15
 801641e:	18fb      	adds	r3, r7, r3
 8016420:	220c      	movs	r2, #12
 8016422:	701a      	strb	r2, [r3, #0]
  /* Sent NOT_SUPPORTED if DRS is not supported at all by the application (in both data roles) - P3.0 only */
  if ((USBPD_FALSE == DPM_USER_Settings[PortNum].PE_DataSwap)
 8016424:	1dfb      	adds	r3, r7, #7
 8016426:	781a      	ldrb	r2, [r3, #0]
 8016428:	4b2c      	ldr	r3, [pc, #176]	@ (80164dc <USBPD_DPM_EvaluateDataRoleSwap+0xcc>)
 801642a:	2154      	movs	r1, #84	@ 0x54
 801642c:	434a      	muls	r2, r1
 801642e:	5cd3      	ldrb	r3, [r2, r3]
 8016430:	07db      	lsls	r3, r3, #31
 8016432:	0fdb      	lsrs	r3, r3, #31
 8016434:	b2db      	uxtb	r3, r3
 8016436:	2b00      	cmp	r3, #0
 8016438:	d015      	beq.n	8016466 <USBPD_DPM_EvaluateDataRoleSwap+0x56>
    || ((USBPD_FALSE == DPM_USER_Settings[PortNum].PE_DR_Swap_To_DFP)
 801643a:	1dfb      	adds	r3, r7, #7
 801643c:	781a      	ldrb	r2, [r3, #0]
 801643e:	4b27      	ldr	r3, [pc, #156]	@ (80164dc <USBPD_DPM_EvaluateDataRoleSwap+0xcc>)
 8016440:	2154      	movs	r1, #84	@ 0x54
 8016442:	434a      	muls	r2, r1
 8016444:	5cd3      	ldrb	r3, [r2, r3]
 8016446:	075b      	lsls	r3, r3, #29
 8016448:	0fdb      	lsrs	r3, r3, #31
 801644a:	b2db      	uxtb	r3, r3
 801644c:	2b00      	cmp	r3, #0
 801644e:	d10f      	bne.n	8016470 <USBPD_DPM_EvaluateDataRoleSwap+0x60>
    && (USBPD_FALSE == DPM_USER_Settings[PortNum].PE_DR_Swap_To_UFP)))
 8016450:	1dfb      	adds	r3, r7, #7
 8016452:	781a      	ldrb	r2, [r3, #0]
 8016454:	4b21      	ldr	r3, [pc, #132]	@ (80164dc <USBPD_DPM_EvaluateDataRoleSwap+0xcc>)
 8016456:	2154      	movs	r1, #84	@ 0x54
 8016458:	434a      	muls	r2, r1
 801645a:	5cd3      	ldrb	r3, [r2, r3]
 801645c:	071b      	lsls	r3, r3, #28
 801645e:	0fdb      	lsrs	r3, r3, #31
 8016460:	b2db      	uxtb	r3, r3
 8016462:	2b00      	cmp	r3, #0
 8016464:	d104      	bne.n	8016470 <USBPD_DPM_EvaluateDataRoleSwap+0x60>
  {
    status = USBPD_NOTSUPPORTED;
 8016466:	230f      	movs	r3, #15
 8016468:	18fb      	adds	r3, r7, r3
 801646a:	2201      	movs	r2, #1
 801646c:	701a      	strb	r2, [r3, #0]
 801646e:	e02d      	b.n	80164cc <USBPD_DPM_EvaluateDataRoleSwap+0xbc>
  }
  else
  {
    /* ACCEPT DRS if at least supported by 1 data role */
    if (((USBPD_TRUE == DPM_USER_Settings[PortNum].PE_DR_Swap_To_DFP) && (USBPD_PORTDATAROLE_UFP == DPM_Params[PortNum].PE_DataRole))
 8016470:	1dfb      	adds	r3, r7, #7
 8016472:	781a      	ldrb	r2, [r3, #0]
 8016474:	4b19      	ldr	r3, [pc, #100]	@ (80164dc <USBPD_DPM_EvaluateDataRoleSwap+0xcc>)
 8016476:	2154      	movs	r1, #84	@ 0x54
 8016478:	434a      	muls	r2, r1
 801647a:	5cd3      	ldrb	r3, [r2, r3]
 801647c:	075b      	lsls	r3, r3, #29
 801647e:	0fdb      	lsrs	r3, r3, #31
 8016480:	b2db      	uxtb	r3, r3
 8016482:	2b01      	cmp	r3, #1
 8016484:	d109      	bne.n	801649a <USBPD_DPM_EvaluateDataRoleSwap+0x8a>
 8016486:	1dfb      	adds	r3, r7, #7
 8016488:	781a      	ldrb	r2, [r3, #0]
 801648a:	4b15      	ldr	r3, [pc, #84]	@ (80164e0 <USBPD_DPM_EvaluateDataRoleSwap+0xd0>)
 801648c:	0092      	lsls	r2, r2, #2
 801648e:	5cd3      	ldrb	r3, [r2, r3]
 8016490:	071b      	lsls	r3, r3, #28
 8016492:	0fdb      	lsrs	r3, r3, #31
 8016494:	b2db      	uxtb	r3, r3
 8016496:	2b00      	cmp	r3, #0
 8016498:	d014      	beq.n	80164c4 <USBPD_DPM_EvaluateDataRoleSwap+0xb4>
       || ((USBPD_TRUE == DPM_USER_Settings[PortNum].PE_DR_Swap_To_UFP) && (USBPD_PORTDATAROLE_DFP == DPM_Params[PortNum].PE_DataRole)))
 801649a:	1dfb      	adds	r3, r7, #7
 801649c:	781a      	ldrb	r2, [r3, #0]
 801649e:	4b0f      	ldr	r3, [pc, #60]	@ (80164dc <USBPD_DPM_EvaluateDataRoleSwap+0xcc>)
 80164a0:	2154      	movs	r1, #84	@ 0x54
 80164a2:	434a      	muls	r2, r1
 80164a4:	5cd3      	ldrb	r3, [r2, r3]
 80164a6:	071b      	lsls	r3, r3, #28
 80164a8:	0fdb      	lsrs	r3, r3, #31
 80164aa:	b2db      	uxtb	r3, r3
 80164ac:	2b01      	cmp	r3, #1
 80164ae:	d10d      	bne.n	80164cc <USBPD_DPM_EvaluateDataRoleSwap+0xbc>
 80164b0:	1dfb      	adds	r3, r7, #7
 80164b2:	781a      	ldrb	r2, [r3, #0]
 80164b4:	4b0a      	ldr	r3, [pc, #40]	@ (80164e0 <USBPD_DPM_EvaluateDataRoleSwap+0xd0>)
 80164b6:	0092      	lsls	r2, r2, #2
 80164b8:	5cd3      	ldrb	r3, [r2, r3]
 80164ba:	071b      	lsls	r3, r3, #28
 80164bc:	0fdb      	lsrs	r3, r3, #31
 80164be:	b2db      	uxtb	r3, r3
 80164c0:	2b01      	cmp	r3, #1
 80164c2:	d103      	bne.n	80164cc <USBPD_DPM_EvaluateDataRoleSwap+0xbc>
    {
      status = USBPD_ACCEPT;
 80164c4:	230f      	movs	r3, #15
 80164c6:	18fb      	adds	r3, r7, r3
 80164c8:	220a      	movs	r2, #10
 80164ca:	701a      	strb	r2, [r3, #0]
    }
  }
  return status;
 80164cc:	230f      	movs	r3, #15
 80164ce:	18fb      	adds	r3, r7, r3
 80164d0:	781b      	ldrb	r3, [r3, #0]
/* USER CODE END USBPD_DPM_EvaluateDataRoleSwap */
}
 80164d2:	0018      	movs	r0, r3
 80164d4:	46bd      	mov	sp, r7
 80164d6:	b004      	add	sp, #16
 80164d8:	bd80      	pop	{r7, pc}
 80164da:	46c0      	nop			@ (mov r8, r8)
 80164dc:	2000005c 	.word	0x2000005c
 80164e0:	20004800 	.word	0x20004800

080164e4 <USBPD_DPM_IsPowerReady>:
  * @param  PortNum Port number
  * @param  Vsafe   Vsafe status based on @ref USBPD_VSAFE_StatusTypeDef
  * @retval USBPD_DISABLE or USBPD_ENABLE
  */
USBPD_FunctionalState USBPD_DPM_IsPowerReady(uint8_t PortNum, USBPD_VSAFE_StatusTypeDef Vsafe)
{
 80164e4:	b580      	push	{r7, lr}
 80164e6:	b082      	sub	sp, #8
 80164e8:	af00      	add	r7, sp, #0
 80164ea:	0002      	movs	r2, r0
 80164ec:	1dfb      	adds	r3, r7, #7
 80164ee:	701a      	strb	r2, [r3, #0]
 80164f0:	1dbb      	adds	r3, r7, #6
 80164f2:	1c0a      	adds	r2, r1, #0
 80164f4:	701a      	strb	r2, [r3, #0]
/* USER CODE BEGIN USBPD_DPM_IsPowerReady */
  return ((USBPD_OK == USBPD_PWR_IF_SupplyReady(PortNum, Vsafe)) ? USBPD_ENABLE : USBPD_DISABLE);
 80164f6:	1dbb      	adds	r3, r7, #6
 80164f8:	781a      	ldrb	r2, [r3, #0]
 80164fa:	1dfb      	adds	r3, r7, #7
 80164fc:	781b      	ldrb	r3, [r3, #0]
 80164fe:	0011      	movs	r1, r2
 8016500:	0018      	movs	r0, r3
 8016502:	f7ff fe3d 	bl	8016180 <USBPD_PWR_IF_SupplyReady>
 8016506:	0003      	movs	r3, r0
 8016508:	425a      	negs	r2, r3
 801650a:	4153      	adcs	r3, r2
 801650c:	b2db      	uxtb	r3, r3
/* USER CODE END USBPD_DPM_IsPowerReady */
}
 801650e:	0018      	movs	r0, r3
 8016510:	46bd      	mov	sp, r7
 8016512:	b002      	add	sp, #8
 8016514:	bd80      	pop	{r7, pc}

08016516 <BSP_USBPD_PWR_Init>:
  *         @arg @ref USBPD_PWR_TYPE_C_PORT_1
  *         @arg @ref USBPD_PWR_TYPE_C_PORT_2
  * @retval BSP status
  */
__weak int32_t BSP_USBPD_PWR_Init(uint32_t Instance)
{
 8016516:	b580      	push	{r7, lr}
 8016518:	b084      	sub	sp, #16
 801651a:	af00      	add	r7, sp, #0
 801651c:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN BSP_USBPD_PWR_Init */
  /* Check if instance is valid       */
  int32_t ret = BSP_ERROR_NONE;
 801651e:	2300      	movs	r3, #0
 8016520:	60fb      	str	r3, [r7, #12]

  if (Instance >= USBPD_PWR_INSTANCES_NBR)
 8016522:	687b      	ldr	r3, [r7, #4]
 8016524:	2b01      	cmp	r3, #1
 8016526:	d902      	bls.n	801652e <BSP_USBPD_PWR_Init+0x18>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 8016528:	2302      	movs	r3, #2
 801652a:	425b      	negs	r3, r3
 801652c:	60fb      	str	r3, [r7, #12]
  }
  return ret;
 801652e:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE END BSP_USBPD_PWR_Init */
}
 8016530:	0018      	movs	r0, r3
 8016532:	46bd      	mov	sp, r7
 8016534:	b004      	add	sp, #16
 8016536:	bd80      	pop	{r7, pc}

08016538 <BSP_USBPD_PWR_VBUSInit>:
  *         @arg @ref USBPD_PWR_TYPE_C_PORT_1
  *         @arg @ref USBPD_PWR_TYPE_C_PORT_2
  * @retval BSP status
  */
__weak int32_t BSP_USBPD_PWR_VBUSInit(uint32_t Instance)
{
 8016538:	b580      	push	{r7, lr}
 801653a:	b084      	sub	sp, #16
 801653c:	af00      	add	r7, sp, #0
 801653e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN BSP_USBPD_PWR_VBUSInit */
  /* Check if instance is valid       */
  int32_t ret = BSP_ERROR_NONE;
 8016540:	2300      	movs	r3, #0
 8016542:	60fb      	str	r3, [r7, #12]

  if (Instance >= USBPD_PWR_INSTANCES_NBR)
 8016544:	687b      	ldr	r3, [r7, #4]
 8016546:	2b01      	cmp	r3, #1
 8016548:	d902      	bls.n	8016550 <BSP_USBPD_PWR_VBUSInit+0x18>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 801654a:	2302      	movs	r3, #2
 801654c:	425b      	negs	r3, r3
 801654e:	60fb      	str	r3, [r7, #12]
      inside this function
    !!! */
    PWR_DEBUG_TRACE(Instance, "ADVICE: Update BSP_USBPD_PWR_VBUSInit");
  }

  return ret;
 8016550:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE END BSP_USBPD_PWR_VBUSInit */
}
 8016552:	0018      	movs	r0, r3
 8016554:	46bd      	mov	sp, r7
 8016556:	b004      	add	sp, #16
 8016558:	bd80      	pop	{r7, pc}

0801655a <BSP_USBPD_PWR_VBUSDeInit>:
  *         @arg @ref USBPD_PWR_TYPE_C_PORT_1
  *         @arg @ref USBPD_PWR_TYPE_C_PORT_2
  * @retval BSP status
  */
__weak int32_t BSP_USBPD_PWR_VBUSDeInit(uint32_t Instance)
{
 801655a:	b580      	push	{r7, lr}
 801655c:	b084      	sub	sp, #16
 801655e:	af00      	add	r7, sp, #0
 8016560:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN BSP_USBPD_PWR_VBUSDeInit */
  /* Check if instance is valid       */
  int32_t ret = BSP_ERROR_FEATURE_NOT_SUPPORTED;
 8016562:	230b      	movs	r3, #11
 8016564:	425b      	negs	r3, r3
 8016566:	60fb      	str	r3, [r7, #12]

  if (Instance >= USBPD_PWR_INSTANCES_NBR)
 8016568:	687b      	ldr	r3, [r7, #4]
 801656a:	2b01      	cmp	r3, #1
 801656c:	d902      	bls.n	8016574 <BSP_USBPD_PWR_VBUSDeInit+0x1a>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 801656e:	2302      	movs	r3, #2
 8016570:	425b      	negs	r3, r3
 8016572:	60fb      	str	r3, [r7, #12]
  /* !!!
      BSP_PWR_VBUSDeInit is obsolete. You may need to move your user code
      inside this function
   !!! */
  PWR_DEBUG_TRACE(Instance, "ADVICE: Update BSP_USBPD_PWR_VBUSDeInit");
  return ret;
 8016574:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE END BSP_USBPD_PWR_VBUSDeInit */
}
 8016576:	0018      	movs	r0, r3
 8016578:	46bd      	mov	sp, r7
 801657a:	b004      	add	sp, #16
 801657c:	bd80      	pop	{r7, pc}

0801657e <BSP_USBPD_PWR_VBUSGetVoltage>:
  *         @arg @ref USBPD_PWR_TYPE_C_PORT_2
  * @param  pVoltage Pointer on measured voltage level (in mV)
  * @retval BSP status
  */
__weak int32_t BSP_USBPD_PWR_VBUSGetVoltage(uint32_t Instance, uint32_t *pVoltage)
{
 801657e:	b580      	push	{r7, lr}
 8016580:	b084      	sub	sp, #16
 8016582:	af00      	add	r7, sp, #0
 8016584:	6078      	str	r0, [r7, #4]
 8016586:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN BSP_USBPD_PWR_VBUSGetVoltage */
  /* Check if instance is valid       */
  int32_t ret = BSP_ERROR_NONE;
 8016588:	2300      	movs	r3, #0
 801658a:	60fb      	str	r3, [r7, #12]

  if ((Instance >= USBPD_PWR_INSTANCES_NBR) || (NULL == pVoltage))
 801658c:	687b      	ldr	r3, [r7, #4]
 801658e:	2b01      	cmp	r3, #1
 8016590:	d802      	bhi.n	8016598 <BSP_USBPD_PWR_VBUSGetVoltage+0x1a>
 8016592:	683b      	ldr	r3, [r7, #0]
 8016594:	2b00      	cmp	r3, #0
 8016596:	d102      	bne.n	801659e <BSP_USBPD_PWR_VBUSGetVoltage+0x20>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 8016598:	2302      	movs	r3, #2
 801659a:	425b      	negs	r3, r3
 801659c:	60fb      	str	r3, [r7, #12]
  }
  *pVoltage = 0u;
 801659e:	683b      	ldr	r3, [r7, #0]
 80165a0:	2200      	movs	r2, #0
 80165a2:	601a      	str	r2, [r3, #0]
  /* !!!
      BSP_PWR_VBUSGetVoltage is obsolete. You may need to move your user code
      inside this function
   !!! */
  PWR_DEBUG_TRACE(Instance, "ADVICE: Update BSP_USBPD_PWR_VBUSGetVoltage");
  return ret;
 80165a4:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE END BSP_USBPD_PWR_VBUSGetVoltage */
}
 80165a6:	0018      	movs	r0, r3
 80165a8:	46bd      	mov	sp, r7
 80165aa:	b004      	add	sp, #16
 80165ac:	bd80      	pop	{r7, pc}

080165ae <MX_USBX_Device_Init>:
  * @brief  Application USBX Device Initialization.
  * @param memory_ptr: memory pointer
  * @retval int
  */
UINT MX_USBX_Device_Init(VOID *memory_ptr)
{
 80165ae:	b580      	push	{r7, lr}
 80165b0:	b084      	sub	sp, #16
 80165b2:	af00      	add	r7, sp, #0
 80165b4:	6078      	str	r0, [r7, #4]
  UINT ret = UX_SUCCESS;
 80165b6:	2300      	movs	r3, #0
 80165b8:	60fb      	str	r3, [r7, #12]
  TX_BYTE_POOL *byte_pool = (TX_BYTE_POOL*)memory_ptr;
 80165ba:	687b      	ldr	r3, [r7, #4]
 80165bc:	60bb      	str	r3, [r7, #8]

  /* USER CODE BEGIN MX_USBX_Device_Init */

  /* USER CODE END MX_USBX_Device_Init */

  return ret;
 80165be:	68fb      	ldr	r3, [r7, #12]
}
 80165c0:	0018      	movs	r0, r3
 80165c2:	46bd      	mov	sp, r7
 80165c4:	b004      	add	sp, #16
 80165c6:	bd80      	pop	{r7, pc}

080165c8 <malloc>:
 80165c8:	b510      	push	{r4, lr}
 80165ca:	4b03      	ldr	r3, [pc, #12]	@ (80165d8 <malloc+0x10>)
 80165cc:	0001      	movs	r1, r0
 80165ce:	6818      	ldr	r0, [r3, #0]
 80165d0:	f000 f826 	bl	8016620 <_malloc_r>
 80165d4:	bd10      	pop	{r4, pc}
 80165d6:	46c0      	nop			@ (mov r8, r8)
 80165d8:	20000104 	.word	0x20000104

080165dc <sbrk_aligned>:
 80165dc:	b570      	push	{r4, r5, r6, lr}
 80165de:	4e0f      	ldr	r6, [pc, #60]	@ (801661c <sbrk_aligned+0x40>)
 80165e0:	000d      	movs	r5, r1
 80165e2:	6831      	ldr	r1, [r6, #0]
 80165e4:	0004      	movs	r4, r0
 80165e6:	2900      	cmp	r1, #0
 80165e8:	d102      	bne.n	80165f0 <sbrk_aligned+0x14>
 80165ea:	f000 f8b1 	bl	8016750 <_sbrk_r>
 80165ee:	6030      	str	r0, [r6, #0]
 80165f0:	0029      	movs	r1, r5
 80165f2:	0020      	movs	r0, r4
 80165f4:	f000 f8ac 	bl	8016750 <_sbrk_r>
 80165f8:	1c43      	adds	r3, r0, #1
 80165fa:	d103      	bne.n	8016604 <sbrk_aligned+0x28>
 80165fc:	2501      	movs	r5, #1
 80165fe:	426d      	negs	r5, r5
 8016600:	0028      	movs	r0, r5
 8016602:	bd70      	pop	{r4, r5, r6, pc}
 8016604:	2303      	movs	r3, #3
 8016606:	1cc5      	adds	r5, r0, #3
 8016608:	439d      	bics	r5, r3
 801660a:	42a8      	cmp	r0, r5
 801660c:	d0f8      	beq.n	8016600 <sbrk_aligned+0x24>
 801660e:	1a29      	subs	r1, r5, r0
 8016610:	0020      	movs	r0, r4
 8016612:	f000 f89d 	bl	8016750 <_sbrk_r>
 8016616:	3001      	adds	r0, #1
 8016618:	d1f2      	bne.n	8016600 <sbrk_aligned+0x24>
 801661a:	e7ef      	b.n	80165fc <sbrk_aligned+0x20>
 801661c:	20004808 	.word	0x20004808

08016620 <_malloc_r>:
 8016620:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8016622:	2203      	movs	r2, #3
 8016624:	1ccb      	adds	r3, r1, #3
 8016626:	4393      	bics	r3, r2
 8016628:	3308      	adds	r3, #8
 801662a:	0005      	movs	r5, r0
 801662c:	001f      	movs	r7, r3
 801662e:	2b0c      	cmp	r3, #12
 8016630:	d234      	bcs.n	801669c <_malloc_r+0x7c>
 8016632:	270c      	movs	r7, #12
 8016634:	42b9      	cmp	r1, r7
 8016636:	d833      	bhi.n	80166a0 <_malloc_r+0x80>
 8016638:	0028      	movs	r0, r5
 801663a:	f000 f871 	bl	8016720 <__malloc_lock>
 801663e:	4e37      	ldr	r6, [pc, #220]	@ (801671c <_malloc_r+0xfc>)
 8016640:	6833      	ldr	r3, [r6, #0]
 8016642:	001c      	movs	r4, r3
 8016644:	2c00      	cmp	r4, #0
 8016646:	d12f      	bne.n	80166a8 <_malloc_r+0x88>
 8016648:	0039      	movs	r1, r7
 801664a:	0028      	movs	r0, r5
 801664c:	f7ff ffc6 	bl	80165dc <sbrk_aligned>
 8016650:	0004      	movs	r4, r0
 8016652:	1c43      	adds	r3, r0, #1
 8016654:	d15f      	bne.n	8016716 <_malloc_r+0xf6>
 8016656:	6834      	ldr	r4, [r6, #0]
 8016658:	9400      	str	r4, [sp, #0]
 801665a:	9b00      	ldr	r3, [sp, #0]
 801665c:	2b00      	cmp	r3, #0
 801665e:	d14a      	bne.n	80166f6 <_malloc_r+0xd6>
 8016660:	2c00      	cmp	r4, #0
 8016662:	d052      	beq.n	801670a <_malloc_r+0xea>
 8016664:	6823      	ldr	r3, [r4, #0]
 8016666:	0028      	movs	r0, r5
 8016668:	18e3      	adds	r3, r4, r3
 801666a:	9900      	ldr	r1, [sp, #0]
 801666c:	9301      	str	r3, [sp, #4]
 801666e:	f000 f86f 	bl	8016750 <_sbrk_r>
 8016672:	9b01      	ldr	r3, [sp, #4]
 8016674:	4283      	cmp	r3, r0
 8016676:	d148      	bne.n	801670a <_malloc_r+0xea>
 8016678:	6823      	ldr	r3, [r4, #0]
 801667a:	0028      	movs	r0, r5
 801667c:	1aff      	subs	r7, r7, r3
 801667e:	0039      	movs	r1, r7
 8016680:	f7ff ffac 	bl	80165dc <sbrk_aligned>
 8016684:	3001      	adds	r0, #1
 8016686:	d040      	beq.n	801670a <_malloc_r+0xea>
 8016688:	6823      	ldr	r3, [r4, #0]
 801668a:	19db      	adds	r3, r3, r7
 801668c:	6023      	str	r3, [r4, #0]
 801668e:	6833      	ldr	r3, [r6, #0]
 8016690:	685a      	ldr	r2, [r3, #4]
 8016692:	2a00      	cmp	r2, #0
 8016694:	d133      	bne.n	80166fe <_malloc_r+0xde>
 8016696:	9b00      	ldr	r3, [sp, #0]
 8016698:	6033      	str	r3, [r6, #0]
 801669a:	e019      	b.n	80166d0 <_malloc_r+0xb0>
 801669c:	2b00      	cmp	r3, #0
 801669e:	dac9      	bge.n	8016634 <_malloc_r+0x14>
 80166a0:	230c      	movs	r3, #12
 80166a2:	602b      	str	r3, [r5, #0]
 80166a4:	2000      	movs	r0, #0
 80166a6:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80166a8:	6821      	ldr	r1, [r4, #0]
 80166aa:	1bc9      	subs	r1, r1, r7
 80166ac:	d420      	bmi.n	80166f0 <_malloc_r+0xd0>
 80166ae:	290b      	cmp	r1, #11
 80166b0:	d90a      	bls.n	80166c8 <_malloc_r+0xa8>
 80166b2:	19e2      	adds	r2, r4, r7
 80166b4:	6027      	str	r7, [r4, #0]
 80166b6:	42a3      	cmp	r3, r4
 80166b8:	d104      	bne.n	80166c4 <_malloc_r+0xa4>
 80166ba:	6032      	str	r2, [r6, #0]
 80166bc:	6863      	ldr	r3, [r4, #4]
 80166be:	6011      	str	r1, [r2, #0]
 80166c0:	6053      	str	r3, [r2, #4]
 80166c2:	e005      	b.n	80166d0 <_malloc_r+0xb0>
 80166c4:	605a      	str	r2, [r3, #4]
 80166c6:	e7f9      	b.n	80166bc <_malloc_r+0x9c>
 80166c8:	6862      	ldr	r2, [r4, #4]
 80166ca:	42a3      	cmp	r3, r4
 80166cc:	d10e      	bne.n	80166ec <_malloc_r+0xcc>
 80166ce:	6032      	str	r2, [r6, #0]
 80166d0:	0028      	movs	r0, r5
 80166d2:	f000 f82d 	bl	8016730 <__malloc_unlock>
 80166d6:	0020      	movs	r0, r4
 80166d8:	2207      	movs	r2, #7
 80166da:	300b      	adds	r0, #11
 80166dc:	1d23      	adds	r3, r4, #4
 80166de:	4390      	bics	r0, r2
 80166e0:	1ac2      	subs	r2, r0, r3
 80166e2:	4298      	cmp	r0, r3
 80166e4:	d0df      	beq.n	80166a6 <_malloc_r+0x86>
 80166e6:	1a1b      	subs	r3, r3, r0
 80166e8:	50a3      	str	r3, [r4, r2]
 80166ea:	e7dc      	b.n	80166a6 <_malloc_r+0x86>
 80166ec:	605a      	str	r2, [r3, #4]
 80166ee:	e7ef      	b.n	80166d0 <_malloc_r+0xb0>
 80166f0:	0023      	movs	r3, r4
 80166f2:	6864      	ldr	r4, [r4, #4]
 80166f4:	e7a6      	b.n	8016644 <_malloc_r+0x24>
 80166f6:	9c00      	ldr	r4, [sp, #0]
 80166f8:	6863      	ldr	r3, [r4, #4]
 80166fa:	9300      	str	r3, [sp, #0]
 80166fc:	e7ad      	b.n	801665a <_malloc_r+0x3a>
 80166fe:	001a      	movs	r2, r3
 8016700:	685b      	ldr	r3, [r3, #4]
 8016702:	42a3      	cmp	r3, r4
 8016704:	d1fb      	bne.n	80166fe <_malloc_r+0xde>
 8016706:	2300      	movs	r3, #0
 8016708:	e7da      	b.n	80166c0 <_malloc_r+0xa0>
 801670a:	230c      	movs	r3, #12
 801670c:	0028      	movs	r0, r5
 801670e:	602b      	str	r3, [r5, #0]
 8016710:	f000 f80e 	bl	8016730 <__malloc_unlock>
 8016714:	e7c6      	b.n	80166a4 <_malloc_r+0x84>
 8016716:	6007      	str	r7, [r0, #0]
 8016718:	e7da      	b.n	80166d0 <_malloc_r+0xb0>
 801671a:	46c0      	nop			@ (mov r8, r8)
 801671c:	2000480c 	.word	0x2000480c

08016720 <__malloc_lock>:
 8016720:	b510      	push	{r4, lr}
 8016722:	4802      	ldr	r0, [pc, #8]	@ (801672c <__malloc_lock+0xc>)
 8016724:	f000 f850 	bl	80167c8 <__retarget_lock_acquire_recursive>
 8016728:	bd10      	pop	{r4, pc}
 801672a:	46c0      	nop			@ (mov r8, r8)
 801672c:	2000494c 	.word	0x2000494c

08016730 <__malloc_unlock>:
 8016730:	b510      	push	{r4, lr}
 8016732:	4802      	ldr	r0, [pc, #8]	@ (801673c <__malloc_unlock+0xc>)
 8016734:	f000 f849 	bl	80167ca <__retarget_lock_release_recursive>
 8016738:	bd10      	pop	{r4, pc}
 801673a:	46c0      	nop			@ (mov r8, r8)
 801673c:	2000494c 	.word	0x2000494c

08016740 <memset>:
 8016740:	0003      	movs	r3, r0
 8016742:	1882      	adds	r2, r0, r2
 8016744:	4293      	cmp	r3, r2
 8016746:	d100      	bne.n	801674a <memset+0xa>
 8016748:	4770      	bx	lr
 801674a:	7019      	strb	r1, [r3, #0]
 801674c:	3301      	adds	r3, #1
 801674e:	e7f9      	b.n	8016744 <memset+0x4>

08016750 <_sbrk_r>:
 8016750:	2300      	movs	r3, #0
 8016752:	b570      	push	{r4, r5, r6, lr}
 8016754:	4d06      	ldr	r5, [pc, #24]	@ (8016770 <_sbrk_r+0x20>)
 8016756:	0004      	movs	r4, r0
 8016758:	0008      	movs	r0, r1
 801675a:	602b      	str	r3, [r5, #0]
 801675c:	f7f0 ffda 	bl	8007714 <_sbrk>
 8016760:	1c43      	adds	r3, r0, #1
 8016762:	d103      	bne.n	801676c <_sbrk_r+0x1c>
 8016764:	682b      	ldr	r3, [r5, #0]
 8016766:	2b00      	cmp	r3, #0
 8016768:	d000      	beq.n	801676c <_sbrk_r+0x1c>
 801676a:	6023      	str	r3, [r4, #0]
 801676c:	bd70      	pop	{r4, r5, r6, pc}
 801676e:	46c0      	nop			@ (mov r8, r8)
 8016770:	20004948 	.word	0x20004948

08016774 <__errno>:
 8016774:	4b01      	ldr	r3, [pc, #4]	@ (801677c <__errno+0x8>)
 8016776:	6818      	ldr	r0, [r3, #0]
 8016778:	4770      	bx	lr
 801677a:	46c0      	nop			@ (mov r8, r8)
 801677c:	20000104 	.word	0x20000104

08016780 <__libc_init_array>:
 8016780:	b570      	push	{r4, r5, r6, lr}
 8016782:	2600      	movs	r6, #0
 8016784:	4c0c      	ldr	r4, [pc, #48]	@ (80167b8 <__libc_init_array+0x38>)
 8016786:	4d0d      	ldr	r5, [pc, #52]	@ (80167bc <__libc_init_array+0x3c>)
 8016788:	1b64      	subs	r4, r4, r5
 801678a:	10a4      	asrs	r4, r4, #2
 801678c:	42a6      	cmp	r6, r4
 801678e:	d109      	bne.n	80167a4 <__libc_init_array+0x24>
 8016790:	2600      	movs	r6, #0
 8016792:	f000 f835 	bl	8016800 <_init>
 8016796:	4c0a      	ldr	r4, [pc, #40]	@ (80167c0 <__libc_init_array+0x40>)
 8016798:	4d0a      	ldr	r5, [pc, #40]	@ (80167c4 <__libc_init_array+0x44>)
 801679a:	1b64      	subs	r4, r4, r5
 801679c:	10a4      	asrs	r4, r4, #2
 801679e:	42a6      	cmp	r6, r4
 80167a0:	d105      	bne.n	80167ae <__libc_init_array+0x2e>
 80167a2:	bd70      	pop	{r4, r5, r6, pc}
 80167a4:	00b3      	lsls	r3, r6, #2
 80167a6:	58eb      	ldr	r3, [r5, r3]
 80167a8:	4798      	blx	r3
 80167aa:	3601      	adds	r6, #1
 80167ac:	e7ee      	b.n	801678c <__libc_init_array+0xc>
 80167ae:	00b3      	lsls	r3, r6, #2
 80167b0:	58eb      	ldr	r3, [r5, r3]
 80167b2:	4798      	blx	r3
 80167b4:	3601      	adds	r6, #1
 80167b6:	e7f2      	b.n	801679e <__libc_init_array+0x1e>
 80167b8:	08016b08 	.word	0x08016b08
 80167bc:	08016b08 	.word	0x08016b08
 80167c0:	08016b0c 	.word	0x08016b0c
 80167c4:	08016b08 	.word	0x08016b08

080167c8 <__retarget_lock_acquire_recursive>:
 80167c8:	4770      	bx	lr

080167ca <__retarget_lock_release_recursive>:
 80167ca:	4770      	bx	lr

080167cc <__aeabi_memcpy>:
 80167cc:	b510      	push	{r4, lr}
 80167ce:	f000 f80d 	bl	80167ec <memcpy>
 80167d2:	bd10      	pop	{r4, pc}

080167d4 <__aeabi_memset>:
 80167d4:	000b      	movs	r3, r1
 80167d6:	b510      	push	{r4, lr}
 80167d8:	0011      	movs	r1, r2
 80167da:	001a      	movs	r2, r3
 80167dc:	f7ff ffb0 	bl	8016740 <memset>
 80167e0:	bd10      	pop	{r4, pc}

080167e2 <__aeabi_memclr>:
 80167e2:	b510      	push	{r4, lr}
 80167e4:	2200      	movs	r2, #0
 80167e6:	f7ff fff5 	bl	80167d4 <__aeabi_memset>
 80167ea:	bd10      	pop	{r4, pc}

080167ec <memcpy>:
 80167ec:	2300      	movs	r3, #0
 80167ee:	b510      	push	{r4, lr}
 80167f0:	429a      	cmp	r2, r3
 80167f2:	d100      	bne.n	80167f6 <memcpy+0xa>
 80167f4:	bd10      	pop	{r4, pc}
 80167f6:	5ccc      	ldrb	r4, [r1, r3]
 80167f8:	54c4      	strb	r4, [r0, r3]
 80167fa:	3301      	adds	r3, #1
 80167fc:	e7f8      	b.n	80167f0 <memcpy+0x4>
	...

08016800 <_init>:
 8016800:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8016802:	46c0      	nop			@ (mov r8, r8)
 8016804:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8016806:	bc08      	pop	{r3}
 8016808:	469e      	mov	lr, r3
 801680a:	4770      	bx	lr

0801680c <_fini>:
 801680c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801680e:	46c0      	nop			@ (mov r8, r8)
 8016810:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8016812:	bc08      	pop	{r3}
 8016814:	469e      	mov	lr, r3
 8016816:	4770      	bx	lr
