

================================================================
== Vitis HLS Report for 'fn1'
================================================================
* Date:           Sun Apr 11 15:25:17 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        project_tmp
* Solution:       solution_tmp (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.297 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      186|      186|  1.860 us|  1.860 us|  187|  187|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 187
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 101 
101 --> 102 
102 --> 103 
103 --> 104 
104 --> 105 
105 --> 106 
106 --> 107 
107 --> 108 
108 --> 109 
109 --> 110 
110 --> 111 
111 --> 112 
112 --> 113 
113 --> 114 
114 --> 115 
115 --> 116 
116 --> 117 
117 --> 118 
118 --> 119 
119 --> 120 
120 --> 121 
121 --> 122 
122 --> 123 
123 --> 124 
124 --> 125 
125 --> 126 
126 --> 127 
127 --> 128 
128 --> 129 
129 --> 130 
130 --> 131 
131 --> 132 
132 --> 133 
133 --> 134 
134 --> 135 
135 --> 136 
136 --> 137 
137 --> 138 
138 --> 139 
139 --> 140 
140 --> 141 
141 --> 142 
142 --> 143 
143 --> 144 
144 --> 145 
145 --> 146 
146 --> 147 
147 --> 148 
148 --> 149 
149 --> 150 
150 --> 151 
151 --> 152 
152 --> 153 
153 --> 154 
154 --> 155 
155 --> 156 
156 --> 157 
157 --> 158 
158 --> 159 
159 --> 160 
160 --> 161 
161 --> 162 
162 --> 163 
163 --> 164 
164 --> 165 
165 --> 166 
166 --> 167 
167 --> 168 
168 --> 169 
169 --> 170 
170 --> 171 
171 --> 172 
172 --> 173 
173 --> 174 
174 --> 175 
175 --> 176 
176 --> 177 
177 --> 178 
178 --> 179 
179 --> 180 
180 --> 181 
181 --> 182 
182 --> 183 
183 --> 184 
184 --> 185 
185 --> 186 
186 --> 187 
187 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.71>
ST_1 : Operation 188 [1/1] (0.00ns)   --->   "%v = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %p_7" [dfg_199.c:14]   --->   Operation 188 'read' 'v' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 189 [1/1] (0.00ns)   --->   "%zext_ln12 = zext i32 %v" [dfg_199.c:12]   --->   Operation 189 'zext' 'zext_ln12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 190 [1/1] (2.55ns)   --->   "%add_ln17 = add i33 %zext_ln12, i33 410" [dfg_199.c:17]   --->   Operation 190 'add' 'add_ln17' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 191 [37/37] (4.16ns)   --->   "%urem_ln17 = urem i33 3707468648, i33 %add_ln17" [dfg_199.c:17]   --->   Operation 191 'urem' 'urem_ln17' <Predicate = true> <Delay = 4.16> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 32> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 4.16>
ST_2 : Operation 192 [36/37] (4.16ns)   --->   "%urem_ln17 = urem i33 3707468648, i33 %add_ln17" [dfg_199.c:17]   --->   Operation 192 'urem' 'urem_ln17' <Predicate = true> <Delay = 4.16> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 32> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 4.16>
ST_3 : Operation 193 [35/37] (4.16ns)   --->   "%urem_ln17 = urem i33 3707468648, i33 %add_ln17" [dfg_199.c:17]   --->   Operation 193 'urem' 'urem_ln17' <Predicate = true> <Delay = 4.16> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 32> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 4.16>
ST_4 : Operation 194 [34/37] (4.16ns)   --->   "%urem_ln17 = urem i33 3707468648, i33 %add_ln17" [dfg_199.c:17]   --->   Operation 194 'urem' 'urem_ln17' <Predicate = true> <Delay = 4.16> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 32> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 4.16>
ST_5 : Operation 195 [33/37] (4.16ns)   --->   "%urem_ln17 = urem i33 3707468648, i33 %add_ln17" [dfg_199.c:17]   --->   Operation 195 'urem' 'urem_ln17' <Predicate = true> <Delay = 4.16> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 32> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 4.16>
ST_6 : Operation 196 [32/37] (4.16ns)   --->   "%urem_ln17 = urem i33 3707468648, i33 %add_ln17" [dfg_199.c:17]   --->   Operation 196 'urem' 'urem_ln17' <Predicate = true> <Delay = 4.16> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 32> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 4.16>
ST_7 : Operation 197 [31/37] (4.16ns)   --->   "%urem_ln17 = urem i33 3707468648, i33 %add_ln17" [dfg_199.c:17]   --->   Operation 197 'urem' 'urem_ln17' <Predicate = true> <Delay = 4.16> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 32> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 4.16>
ST_8 : Operation 198 [30/37] (4.16ns)   --->   "%urem_ln17 = urem i33 3707468648, i33 %add_ln17" [dfg_199.c:17]   --->   Operation 198 'urem' 'urem_ln17' <Predicate = true> <Delay = 4.16> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 32> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 4.16>
ST_9 : Operation 199 [29/37] (4.16ns)   --->   "%urem_ln17 = urem i33 3707468648, i33 %add_ln17" [dfg_199.c:17]   --->   Operation 199 'urem' 'urem_ln17' <Predicate = true> <Delay = 4.16> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 32> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 4.16>
ST_10 : Operation 200 [28/37] (4.16ns)   --->   "%urem_ln17 = urem i33 3707468648, i33 %add_ln17" [dfg_199.c:17]   --->   Operation 200 'urem' 'urem_ln17' <Predicate = true> <Delay = 4.16> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 32> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 4.16>
ST_11 : Operation 201 [27/37] (4.16ns)   --->   "%urem_ln17 = urem i33 3707468648, i33 %add_ln17" [dfg_199.c:17]   --->   Operation 201 'urem' 'urem_ln17' <Predicate = true> <Delay = 4.16> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 32> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 4.16>
ST_12 : Operation 202 [26/37] (4.16ns)   --->   "%urem_ln17 = urem i33 3707468648, i33 %add_ln17" [dfg_199.c:17]   --->   Operation 202 'urem' 'urem_ln17' <Predicate = true> <Delay = 4.16> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 32> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 4.16>
ST_13 : Operation 203 [25/37] (4.16ns)   --->   "%urem_ln17 = urem i33 3707468648, i33 %add_ln17" [dfg_199.c:17]   --->   Operation 203 'urem' 'urem_ln17' <Predicate = true> <Delay = 4.16> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 32> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 4.16>
ST_14 : Operation 204 [24/37] (4.16ns)   --->   "%urem_ln17 = urem i33 3707468648, i33 %add_ln17" [dfg_199.c:17]   --->   Operation 204 'urem' 'urem_ln17' <Predicate = true> <Delay = 4.16> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 32> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 4.16>
ST_15 : Operation 205 [23/37] (4.16ns)   --->   "%urem_ln17 = urem i33 3707468648, i33 %add_ln17" [dfg_199.c:17]   --->   Operation 205 'urem' 'urem_ln17' <Predicate = true> <Delay = 4.16> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 32> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 4.16>
ST_16 : Operation 206 [22/37] (4.16ns)   --->   "%urem_ln17 = urem i33 3707468648, i33 %add_ln17" [dfg_199.c:17]   --->   Operation 206 'urem' 'urem_ln17' <Predicate = true> <Delay = 4.16> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 32> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 4.16>
ST_17 : Operation 207 [21/37] (4.16ns)   --->   "%urem_ln17 = urem i33 3707468648, i33 %add_ln17" [dfg_199.c:17]   --->   Operation 207 'urem' 'urem_ln17' <Predicate = true> <Delay = 4.16> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 32> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 4.16>
ST_18 : Operation 208 [20/37] (4.16ns)   --->   "%urem_ln17 = urem i33 3707468648, i33 %add_ln17" [dfg_199.c:17]   --->   Operation 208 'urem' 'urem_ln17' <Predicate = true> <Delay = 4.16> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 32> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 4.16>
ST_19 : Operation 209 [19/37] (4.16ns)   --->   "%urem_ln17 = urem i33 3707468648, i33 %add_ln17" [dfg_199.c:17]   --->   Operation 209 'urem' 'urem_ln17' <Predicate = true> <Delay = 4.16> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 32> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 4.16>
ST_20 : Operation 210 [18/37] (4.16ns)   --->   "%urem_ln17 = urem i33 3707468648, i33 %add_ln17" [dfg_199.c:17]   --->   Operation 210 'urem' 'urem_ln17' <Predicate = true> <Delay = 4.16> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 32> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 4.16>
ST_21 : Operation 211 [17/37] (4.16ns)   --->   "%urem_ln17 = urem i33 3707468648, i33 %add_ln17" [dfg_199.c:17]   --->   Operation 211 'urem' 'urem_ln17' <Predicate = true> <Delay = 4.16> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 32> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 4.16>
ST_22 : Operation 212 [16/37] (4.16ns)   --->   "%urem_ln17 = urem i33 3707468648, i33 %add_ln17" [dfg_199.c:17]   --->   Operation 212 'urem' 'urem_ln17' <Predicate = true> <Delay = 4.16> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 32> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 4.16>
ST_23 : Operation 213 [15/37] (4.16ns)   --->   "%urem_ln17 = urem i33 3707468648, i33 %add_ln17" [dfg_199.c:17]   --->   Operation 213 'urem' 'urem_ln17' <Predicate = true> <Delay = 4.16> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 32> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 4.16>
ST_24 : Operation 214 [14/37] (4.16ns)   --->   "%urem_ln17 = urem i33 3707468648, i33 %add_ln17" [dfg_199.c:17]   --->   Operation 214 'urem' 'urem_ln17' <Predicate = true> <Delay = 4.16> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 32> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 4.16>
ST_25 : Operation 215 [13/37] (4.16ns)   --->   "%urem_ln17 = urem i33 3707468648, i33 %add_ln17" [dfg_199.c:17]   --->   Operation 215 'urem' 'urem_ln17' <Predicate = true> <Delay = 4.16> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 32> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 4.16>
ST_26 : Operation 216 [12/37] (4.16ns)   --->   "%urem_ln17 = urem i33 3707468648, i33 %add_ln17" [dfg_199.c:17]   --->   Operation 216 'urem' 'urem_ln17' <Predicate = true> <Delay = 4.16> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 32> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 4.16>
ST_27 : Operation 217 [11/37] (4.16ns)   --->   "%urem_ln17 = urem i33 3707468648, i33 %add_ln17" [dfg_199.c:17]   --->   Operation 217 'urem' 'urem_ln17' <Predicate = true> <Delay = 4.16> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 32> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 4.16>
ST_28 : Operation 218 [10/37] (4.16ns)   --->   "%urem_ln17 = urem i33 3707468648, i33 %add_ln17" [dfg_199.c:17]   --->   Operation 218 'urem' 'urem_ln17' <Predicate = true> <Delay = 4.16> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 32> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 4.16>
ST_29 : Operation 219 [9/37] (4.16ns)   --->   "%urem_ln17 = urem i33 3707468648, i33 %add_ln17" [dfg_199.c:17]   --->   Operation 219 'urem' 'urem_ln17' <Predicate = true> <Delay = 4.16> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 32> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 4.16>
ST_30 : Operation 220 [8/37] (4.16ns)   --->   "%urem_ln17 = urem i33 3707468648, i33 %add_ln17" [dfg_199.c:17]   --->   Operation 220 'urem' 'urem_ln17' <Predicate = true> <Delay = 4.16> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 32> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 4.16>
ST_31 : Operation 221 [7/37] (4.16ns)   --->   "%urem_ln17 = urem i33 3707468648, i33 %add_ln17" [dfg_199.c:17]   --->   Operation 221 'urem' 'urem_ln17' <Predicate = true> <Delay = 4.16> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 32> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 4.16>
ST_32 : Operation 222 [6/37] (4.16ns)   --->   "%urem_ln17 = urem i33 3707468648, i33 %add_ln17" [dfg_199.c:17]   --->   Operation 222 'urem' 'urem_ln17' <Predicate = true> <Delay = 4.16> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 32> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 4.16>
ST_33 : Operation 223 [5/37] (4.16ns)   --->   "%urem_ln17 = urem i33 3707468648, i33 %add_ln17" [dfg_199.c:17]   --->   Operation 223 'urem' 'urem_ln17' <Predicate = true> <Delay = 4.16> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 32> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 4.16>
ST_34 : Operation 224 [4/37] (4.16ns)   --->   "%urem_ln17 = urem i33 3707468648, i33 %add_ln17" [dfg_199.c:17]   --->   Operation 224 'urem' 'urem_ln17' <Predicate = true> <Delay = 4.16> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 32> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 4.16>
ST_35 : Operation 225 [3/37] (4.16ns)   --->   "%urem_ln17 = urem i33 3707468648, i33 %add_ln17" [dfg_199.c:17]   --->   Operation 225 'urem' 'urem_ln17' <Predicate = true> <Delay = 4.16> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 32> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 6.91>
ST_36 : Operation 226 [1/1] (0.00ns)   --->   "%p_13_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_13" [dfg_199.c:7]   --->   Operation 226 'read' 'p_13_read' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 227 [2/2] (6.91ns)   --->   "%mul_ln16 = mul i32 %p_13_read, i32 70" [dfg_199.c:16]   --->   Operation 227 'mul' 'mul_ln16' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 228 [2/37] (4.16ns)   --->   "%urem_ln17 = urem i33 3707468648, i33 %add_ln17" [dfg_199.c:17]   --->   Operation 228 'urem' 'urem_ln17' <Predicate = true> <Delay = 4.16> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 32> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 6.91>
ST_37 : Operation 229 [1/2] (6.91ns)   --->   "%mul_ln16 = mul i32 %p_13_read, i32 70" [dfg_199.c:16]   --->   Operation 229 'mul' 'mul_ln16' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 230 [1/37] (4.16ns)   --->   "%urem_ln17 = urem i33 3707468648, i33 %add_ln17" [dfg_199.c:17]   --->   Operation 230 'urem' 'urem_ln17' <Predicate = true> <Delay = 4.16> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 32> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 231 [1/1] (0.00ns)   --->   "%trunc_ln17 = trunc i32 %urem_ln17" [dfg_199.c:17]   --->   Operation 231 'trunc' 'trunc_ln17' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 232 [1/1] (2.55ns)   --->   "%add_ln17_1 = add i32 %trunc_ln17, i32 972" [dfg_199.c:17]   --->   Operation 232 'add' 'add_ln17_1' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 5.07>
ST_38 : Operation 233 [1/1] (0.00ns)   --->   "%sext_ln16 = sext i32 %mul_ln16" [dfg_199.c:16]   --->   Operation 233 'sext' 'sext_ln16' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 234 [1/1] (0.00ns)   --->   "%zext_ln16 = zext i32 %add_ln17_1" [dfg_199.c:16]   --->   Operation 234 'zext' 'zext_ln16' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 235 [68/68] (5.07ns)   --->   "%udiv_ln16 = udiv i64 %sext_ln16, i64 %zext_ln16" [dfg_199.c:16]   --->   Operation 235 'udiv' 'udiv_ln16' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 56> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 5.07>
ST_39 : Operation 236 [67/68] (5.07ns)   --->   "%udiv_ln16 = udiv i64 %sext_ln16, i64 %zext_ln16" [dfg_199.c:16]   --->   Operation 236 'udiv' 'udiv_ln16' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 56> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 5.07>
ST_40 : Operation 237 [66/68] (5.07ns)   --->   "%udiv_ln16 = udiv i64 %sext_ln16, i64 %zext_ln16" [dfg_199.c:16]   --->   Operation 237 'udiv' 'udiv_ln16' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 56> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 5.07>
ST_41 : Operation 238 [65/68] (5.07ns)   --->   "%udiv_ln16 = udiv i64 %sext_ln16, i64 %zext_ln16" [dfg_199.c:16]   --->   Operation 238 'udiv' 'udiv_ln16' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 56> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 5.07>
ST_42 : Operation 239 [64/68] (5.07ns)   --->   "%udiv_ln16 = udiv i64 %sext_ln16, i64 %zext_ln16" [dfg_199.c:16]   --->   Operation 239 'udiv' 'udiv_ln16' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 56> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 5.07>
ST_43 : Operation 240 [63/68] (5.07ns)   --->   "%udiv_ln16 = udiv i64 %sext_ln16, i64 %zext_ln16" [dfg_199.c:16]   --->   Operation 240 'udiv' 'udiv_ln16' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 56> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 5.07>
ST_44 : Operation 241 [62/68] (5.07ns)   --->   "%udiv_ln16 = udiv i64 %sext_ln16, i64 %zext_ln16" [dfg_199.c:16]   --->   Operation 241 'udiv' 'udiv_ln16' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 56> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 5.07>
ST_45 : Operation 242 [61/68] (5.07ns)   --->   "%udiv_ln16 = udiv i64 %sext_ln16, i64 %zext_ln16" [dfg_199.c:16]   --->   Operation 242 'udiv' 'udiv_ln16' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 56> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 5.07>
ST_46 : Operation 243 [60/68] (5.07ns)   --->   "%udiv_ln16 = udiv i64 %sext_ln16, i64 %zext_ln16" [dfg_199.c:16]   --->   Operation 243 'udiv' 'udiv_ln16' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 56> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 5.07>
ST_47 : Operation 244 [59/68] (5.07ns)   --->   "%udiv_ln16 = udiv i64 %sext_ln16, i64 %zext_ln16" [dfg_199.c:16]   --->   Operation 244 'udiv' 'udiv_ln16' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 56> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 5.07>
ST_48 : Operation 245 [58/68] (5.07ns)   --->   "%udiv_ln16 = udiv i64 %sext_ln16, i64 %zext_ln16" [dfg_199.c:16]   --->   Operation 245 'udiv' 'udiv_ln16' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 56> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 5.07>
ST_49 : Operation 246 [57/68] (5.07ns)   --->   "%udiv_ln16 = udiv i64 %sext_ln16, i64 %zext_ln16" [dfg_199.c:16]   --->   Operation 246 'udiv' 'udiv_ln16' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 56> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 5.07>
ST_50 : Operation 247 [56/68] (5.07ns)   --->   "%udiv_ln16 = udiv i64 %sext_ln16, i64 %zext_ln16" [dfg_199.c:16]   --->   Operation 247 'udiv' 'udiv_ln16' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 56> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 5.07>
ST_51 : Operation 248 [55/68] (5.07ns)   --->   "%udiv_ln16 = udiv i64 %sext_ln16, i64 %zext_ln16" [dfg_199.c:16]   --->   Operation 248 'udiv' 'udiv_ln16' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 56> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 51> <Delay = 5.07>
ST_52 : Operation 249 [54/68] (5.07ns)   --->   "%udiv_ln16 = udiv i64 %sext_ln16, i64 %zext_ln16" [dfg_199.c:16]   --->   Operation 249 'udiv' 'udiv_ln16' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 56> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 52> <Delay = 5.07>
ST_53 : Operation 250 [53/68] (5.07ns)   --->   "%udiv_ln16 = udiv i64 %sext_ln16, i64 %zext_ln16" [dfg_199.c:16]   --->   Operation 250 'udiv' 'udiv_ln16' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 56> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 53> <Delay = 5.07>
ST_54 : Operation 251 [52/68] (5.07ns)   --->   "%udiv_ln16 = udiv i64 %sext_ln16, i64 %zext_ln16" [dfg_199.c:16]   --->   Operation 251 'udiv' 'udiv_ln16' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 56> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 54> <Delay = 5.07>
ST_55 : Operation 252 [51/68] (5.07ns)   --->   "%udiv_ln16 = udiv i64 %sext_ln16, i64 %zext_ln16" [dfg_199.c:16]   --->   Operation 252 'udiv' 'udiv_ln16' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 56> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 55> <Delay = 5.07>
ST_56 : Operation 253 [50/68] (5.07ns)   --->   "%udiv_ln16 = udiv i64 %sext_ln16, i64 %zext_ln16" [dfg_199.c:16]   --->   Operation 253 'udiv' 'udiv_ln16' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 56> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 56> <Delay = 5.07>
ST_57 : Operation 254 [49/68] (5.07ns)   --->   "%udiv_ln16 = udiv i64 %sext_ln16, i64 %zext_ln16" [dfg_199.c:16]   --->   Operation 254 'udiv' 'udiv_ln16' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 56> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 57> <Delay = 5.07>
ST_58 : Operation 255 [48/68] (5.07ns)   --->   "%udiv_ln16 = udiv i64 %sext_ln16, i64 %zext_ln16" [dfg_199.c:16]   --->   Operation 255 'udiv' 'udiv_ln16' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 56> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 58> <Delay = 5.07>
ST_59 : Operation 256 [47/68] (5.07ns)   --->   "%udiv_ln16 = udiv i64 %sext_ln16, i64 %zext_ln16" [dfg_199.c:16]   --->   Operation 256 'udiv' 'udiv_ln16' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 56> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 59> <Delay = 5.07>
ST_60 : Operation 257 [46/68] (5.07ns)   --->   "%udiv_ln16 = udiv i64 %sext_ln16, i64 %zext_ln16" [dfg_199.c:16]   --->   Operation 257 'udiv' 'udiv_ln16' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 56> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 60> <Delay = 5.07>
ST_61 : Operation 258 [45/68] (5.07ns)   --->   "%udiv_ln16 = udiv i64 %sext_ln16, i64 %zext_ln16" [dfg_199.c:16]   --->   Operation 258 'udiv' 'udiv_ln16' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 56> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 61> <Delay = 5.07>
ST_62 : Operation 259 [44/68] (5.07ns)   --->   "%udiv_ln16 = udiv i64 %sext_ln16, i64 %zext_ln16" [dfg_199.c:16]   --->   Operation 259 'udiv' 'udiv_ln16' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 56> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 62> <Delay = 5.07>
ST_63 : Operation 260 [43/68] (5.07ns)   --->   "%udiv_ln16 = udiv i64 %sext_ln16, i64 %zext_ln16" [dfg_199.c:16]   --->   Operation 260 'udiv' 'udiv_ln16' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 56> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 63> <Delay = 5.07>
ST_64 : Operation 261 [42/68] (5.07ns)   --->   "%udiv_ln16 = udiv i64 %sext_ln16, i64 %zext_ln16" [dfg_199.c:16]   --->   Operation 261 'udiv' 'udiv_ln16' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 56> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 64> <Delay = 5.07>
ST_65 : Operation 262 [41/68] (5.07ns)   --->   "%udiv_ln16 = udiv i64 %sext_ln16, i64 %zext_ln16" [dfg_199.c:16]   --->   Operation 262 'udiv' 'udiv_ln16' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 56> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 65> <Delay = 5.07>
ST_66 : Operation 263 [40/68] (5.07ns)   --->   "%udiv_ln16 = udiv i64 %sext_ln16, i64 %zext_ln16" [dfg_199.c:16]   --->   Operation 263 'udiv' 'udiv_ln16' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 56> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 66> <Delay = 5.07>
ST_67 : Operation 264 [39/68] (5.07ns)   --->   "%udiv_ln16 = udiv i64 %sext_ln16, i64 %zext_ln16" [dfg_199.c:16]   --->   Operation 264 'udiv' 'udiv_ln16' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 56> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 67> <Delay = 5.07>
ST_68 : Operation 265 [38/68] (5.07ns)   --->   "%udiv_ln16 = udiv i64 %sext_ln16, i64 %zext_ln16" [dfg_199.c:16]   --->   Operation 265 'udiv' 'udiv_ln16' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 56> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 68> <Delay = 5.07>
ST_69 : Operation 266 [37/68] (5.07ns)   --->   "%udiv_ln16 = udiv i64 %sext_ln16, i64 %zext_ln16" [dfg_199.c:16]   --->   Operation 266 'udiv' 'udiv_ln16' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 56> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 69> <Delay = 5.07>
ST_70 : Operation 267 [36/68] (5.07ns)   --->   "%udiv_ln16 = udiv i64 %sext_ln16, i64 %zext_ln16" [dfg_199.c:16]   --->   Operation 267 'udiv' 'udiv_ln16' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 56> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 70> <Delay = 5.07>
ST_71 : Operation 268 [35/68] (5.07ns)   --->   "%udiv_ln16 = udiv i64 %sext_ln16, i64 %zext_ln16" [dfg_199.c:16]   --->   Operation 268 'udiv' 'udiv_ln16' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 56> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 71> <Delay = 5.07>
ST_72 : Operation 269 [34/68] (5.07ns)   --->   "%udiv_ln16 = udiv i64 %sext_ln16, i64 %zext_ln16" [dfg_199.c:16]   --->   Operation 269 'udiv' 'udiv_ln16' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 56> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 72> <Delay = 5.07>
ST_73 : Operation 270 [33/68] (5.07ns)   --->   "%udiv_ln16 = udiv i64 %sext_ln16, i64 %zext_ln16" [dfg_199.c:16]   --->   Operation 270 'udiv' 'udiv_ln16' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 56> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 73> <Delay = 5.07>
ST_74 : Operation 271 [32/68] (5.07ns)   --->   "%udiv_ln16 = udiv i64 %sext_ln16, i64 %zext_ln16" [dfg_199.c:16]   --->   Operation 271 'udiv' 'udiv_ln16' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 56> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 74> <Delay = 5.07>
ST_75 : Operation 272 [31/68] (5.07ns)   --->   "%udiv_ln16 = udiv i64 %sext_ln16, i64 %zext_ln16" [dfg_199.c:16]   --->   Operation 272 'udiv' 'udiv_ln16' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 56> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 75> <Delay = 5.07>
ST_76 : Operation 273 [30/68] (5.07ns)   --->   "%udiv_ln16 = udiv i64 %sext_ln16, i64 %zext_ln16" [dfg_199.c:16]   --->   Operation 273 'udiv' 'udiv_ln16' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 56> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 76> <Delay = 5.07>
ST_77 : Operation 274 [29/68] (5.07ns)   --->   "%udiv_ln16 = udiv i64 %sext_ln16, i64 %zext_ln16" [dfg_199.c:16]   --->   Operation 274 'udiv' 'udiv_ln16' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 56> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 77> <Delay = 5.07>
ST_78 : Operation 275 [28/68] (5.07ns)   --->   "%udiv_ln16 = udiv i64 %sext_ln16, i64 %zext_ln16" [dfg_199.c:16]   --->   Operation 275 'udiv' 'udiv_ln16' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 56> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 78> <Delay = 5.07>
ST_79 : Operation 276 [27/68] (5.07ns)   --->   "%udiv_ln16 = udiv i64 %sext_ln16, i64 %zext_ln16" [dfg_199.c:16]   --->   Operation 276 'udiv' 'udiv_ln16' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 56> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 80 <SV = 79> <Delay = 5.07>
ST_80 : Operation 277 [26/68] (5.07ns)   --->   "%udiv_ln16 = udiv i64 %sext_ln16, i64 %zext_ln16" [dfg_199.c:16]   --->   Operation 277 'udiv' 'udiv_ln16' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 56> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 81 <SV = 80> <Delay = 5.07>
ST_81 : Operation 278 [25/68] (5.07ns)   --->   "%udiv_ln16 = udiv i64 %sext_ln16, i64 %zext_ln16" [dfg_199.c:16]   --->   Operation 278 'udiv' 'udiv_ln16' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 56> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 82 <SV = 81> <Delay = 5.07>
ST_82 : Operation 279 [24/68] (5.07ns)   --->   "%udiv_ln16 = udiv i64 %sext_ln16, i64 %zext_ln16" [dfg_199.c:16]   --->   Operation 279 'udiv' 'udiv_ln16' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 56> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 83 <SV = 82> <Delay = 5.07>
ST_83 : Operation 280 [23/68] (5.07ns)   --->   "%udiv_ln16 = udiv i64 %sext_ln16, i64 %zext_ln16" [dfg_199.c:16]   --->   Operation 280 'udiv' 'udiv_ln16' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 56> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 84 <SV = 83> <Delay = 5.07>
ST_84 : Operation 281 [22/68] (5.07ns)   --->   "%udiv_ln16 = udiv i64 %sext_ln16, i64 %zext_ln16" [dfg_199.c:16]   --->   Operation 281 'udiv' 'udiv_ln16' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 56> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 85 <SV = 84> <Delay = 5.07>
ST_85 : Operation 282 [21/68] (5.07ns)   --->   "%udiv_ln16 = udiv i64 %sext_ln16, i64 %zext_ln16" [dfg_199.c:16]   --->   Operation 282 'udiv' 'udiv_ln16' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 56> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 86 <SV = 85> <Delay = 5.07>
ST_86 : Operation 283 [20/68] (5.07ns)   --->   "%udiv_ln16 = udiv i64 %sext_ln16, i64 %zext_ln16" [dfg_199.c:16]   --->   Operation 283 'udiv' 'udiv_ln16' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 56> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 87 <SV = 86> <Delay = 5.07>
ST_87 : Operation 284 [19/68] (5.07ns)   --->   "%udiv_ln16 = udiv i64 %sext_ln16, i64 %zext_ln16" [dfg_199.c:16]   --->   Operation 284 'udiv' 'udiv_ln16' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 56> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 88 <SV = 87> <Delay = 5.07>
ST_88 : Operation 285 [18/68] (5.07ns)   --->   "%udiv_ln16 = udiv i64 %sext_ln16, i64 %zext_ln16" [dfg_199.c:16]   --->   Operation 285 'udiv' 'udiv_ln16' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 56> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 89 <SV = 88> <Delay = 5.07>
ST_89 : Operation 286 [17/68] (5.07ns)   --->   "%udiv_ln16 = udiv i64 %sext_ln16, i64 %zext_ln16" [dfg_199.c:16]   --->   Operation 286 'udiv' 'udiv_ln16' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 56> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 90 <SV = 89> <Delay = 5.07>
ST_90 : Operation 287 [16/68] (5.07ns)   --->   "%udiv_ln16 = udiv i64 %sext_ln16, i64 %zext_ln16" [dfg_199.c:16]   --->   Operation 287 'udiv' 'udiv_ln16' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 56> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 91 <SV = 90> <Delay = 5.07>
ST_91 : Operation 288 [15/68] (5.07ns)   --->   "%udiv_ln16 = udiv i64 %sext_ln16, i64 %zext_ln16" [dfg_199.c:16]   --->   Operation 288 'udiv' 'udiv_ln16' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 56> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 92 <SV = 91> <Delay = 5.07>
ST_92 : Operation 289 [14/68] (5.07ns)   --->   "%udiv_ln16 = udiv i64 %sext_ln16, i64 %zext_ln16" [dfg_199.c:16]   --->   Operation 289 'udiv' 'udiv_ln16' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 56> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 93 <SV = 92> <Delay = 5.07>
ST_93 : Operation 290 [13/68] (5.07ns)   --->   "%udiv_ln16 = udiv i64 %sext_ln16, i64 %zext_ln16" [dfg_199.c:16]   --->   Operation 290 'udiv' 'udiv_ln16' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 56> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 94 <SV = 93> <Delay = 5.07>
ST_94 : Operation 291 [12/68] (5.07ns)   --->   "%udiv_ln16 = udiv i64 %sext_ln16, i64 %zext_ln16" [dfg_199.c:16]   --->   Operation 291 'udiv' 'udiv_ln16' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 56> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 95 <SV = 94> <Delay = 5.07>
ST_95 : Operation 292 [11/68] (5.07ns)   --->   "%udiv_ln16 = udiv i64 %sext_ln16, i64 %zext_ln16" [dfg_199.c:16]   --->   Operation 292 'udiv' 'udiv_ln16' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 56> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 96 <SV = 95> <Delay = 5.07>
ST_96 : Operation 293 [10/68] (5.07ns)   --->   "%udiv_ln16 = udiv i64 %sext_ln16, i64 %zext_ln16" [dfg_199.c:16]   --->   Operation 293 'udiv' 'udiv_ln16' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 56> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 97 <SV = 96> <Delay = 5.07>
ST_97 : Operation 294 [9/68] (5.07ns)   --->   "%udiv_ln16 = udiv i64 %sext_ln16, i64 %zext_ln16" [dfg_199.c:16]   --->   Operation 294 'udiv' 'udiv_ln16' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 56> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 98 <SV = 97> <Delay = 5.07>
ST_98 : Operation 295 [8/68] (5.07ns)   --->   "%udiv_ln16 = udiv i64 %sext_ln16, i64 %zext_ln16" [dfg_199.c:16]   --->   Operation 295 'udiv' 'udiv_ln16' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 56> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 99 <SV = 98> <Delay = 5.07>
ST_99 : Operation 296 [7/68] (5.07ns)   --->   "%udiv_ln16 = udiv i64 %sext_ln16, i64 %zext_ln16" [dfg_199.c:16]   --->   Operation 296 'udiv' 'udiv_ln16' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 56> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 100 <SV = 99> <Delay = 5.07>
ST_100 : Operation 297 [6/68] (5.07ns)   --->   "%udiv_ln16 = udiv i64 %sext_ln16, i64 %zext_ln16" [dfg_199.c:16]   --->   Operation 297 'udiv' 'udiv_ln16' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 56> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 101 <SV = 100> <Delay = 5.07>
ST_101 : Operation 298 [5/68] (5.07ns)   --->   "%udiv_ln16 = udiv i64 %sext_ln16, i64 %zext_ln16" [dfg_199.c:16]   --->   Operation 298 'udiv' 'udiv_ln16' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 56> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 102 <SV = 101> <Delay = 5.07>
ST_102 : Operation 299 [4/68] (5.07ns)   --->   "%udiv_ln16 = udiv i64 %sext_ln16, i64 %zext_ln16" [dfg_199.c:16]   --->   Operation 299 'udiv' 'udiv_ln16' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 56> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 103 <SV = 102> <Delay = 5.07>
ST_103 : Operation 300 [3/68] (5.07ns)   --->   "%udiv_ln16 = udiv i64 %sext_ln16, i64 %zext_ln16" [dfg_199.c:16]   --->   Operation 300 'udiv' 'udiv_ln16' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 56> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 104 <SV = 103> <Delay = 5.07>
ST_104 : Operation 301 [2/68] (5.07ns)   --->   "%udiv_ln16 = udiv i64 %sext_ln16, i64 %zext_ln16" [dfg_199.c:16]   --->   Operation 301 'udiv' 'udiv_ln16' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 56> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 105 <SV = 104> <Delay = 5.07>
ST_105 : Operation 302 [1/68] (5.07ns)   --->   "%udiv_ln16 = udiv i64 %sext_ln16, i64 %zext_ln16" [dfg_199.c:16]   --->   Operation 302 'udiv' 'udiv_ln16' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 56> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 106 <SV = 105> <Delay = 3.31>
ST_106 : Operation 303 [1/1] (0.00ns)   --->   "%trunc_ln16 = trunc i56 %udiv_ln16" [dfg_199.c:16]   --->   Operation 303 'trunc' 'trunc_ln16' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 304 [1/1] (3.31ns)   --->   "%sub_ln16 = sub i56 0, i56 %trunc_ln16" [dfg_199.c:16]   --->   Operation 304 'sub' 'sub_ln16' <Predicate = true> <Delay = 3.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 107 <SV = 106> <Delay = 7.27>
ST_107 : Operation 305 [1/1] (0.00ns)   --->   "%p_9_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %p_9" [dfg_199.c:7]   --->   Operation 305 'read' 'p_9_read' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 306 [1/1] (0.00ns)   --->   "%sext_ln16_1 = sext i56 %sub_ln16" [dfg_199.c:16]   --->   Operation 306 'sext' 'sext_ln16_1' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 307 [1/1] (0.99ns)   --->   "%xor_ln16 = xor i64 %sext_ln16_1, i64 %p_9_read" [dfg_199.c:16]   --->   Operation 307 'xor' 'xor_ln16' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 308 [6/6] (6.28ns)   --->   "%v_5 = uitodp i64 %xor_ln16" [dfg_199.c:16]   --->   Operation 308 'uitodp' 'v_5' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 108 <SV = 107> <Delay = 6.28>
ST_108 : Operation 309 [5/6] (6.28ns)   --->   "%v_5 = uitodp i64 %xor_ln16" [dfg_199.c:16]   --->   Operation 309 'uitodp' 'v_5' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 109 <SV = 108> <Delay = 6.28>
ST_109 : Operation 310 [4/6] (6.28ns)   --->   "%v_5 = uitodp i64 %xor_ln16" [dfg_199.c:16]   --->   Operation 310 'uitodp' 'v_5' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 110 <SV = 109> <Delay = 6.28>
ST_110 : Operation 311 [3/6] (6.28ns)   --->   "%v_5 = uitodp i64 %xor_ln16" [dfg_199.c:16]   --->   Operation 311 'uitodp' 'v_5' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 111 <SV = 110> <Delay = 6.28>
ST_111 : Operation 312 [2/6] (6.28ns)   --->   "%v_5 = uitodp i64 %xor_ln16" [dfg_199.c:16]   --->   Operation 312 'uitodp' 'v_5' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 112 <SV = 111> <Delay = 6.28>
ST_112 : Operation 313 [1/6] (6.28ns)   --->   "%v_5 = uitodp i64 %xor_ln16" [dfg_199.c:16]   --->   Operation 313 'uitodp' 'v_5' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 113 <SV = 112> <Delay = 7.29>
ST_113 : Operation 314 [7/7] (7.29ns)   --->   "%add = dadd i64 %v_5, i64 -11001" [dfg_199.c:20]   --->   Operation 314 'dadd' 'add' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 114 <SV = 113> <Delay = 7.29>
ST_114 : Operation 315 [6/7] (7.29ns)   --->   "%add = dadd i64 %v_5, i64 -11001" [dfg_199.c:20]   --->   Operation 315 'dadd' 'add' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 115 <SV = 114> <Delay = 7.29>
ST_115 : Operation 316 [5/7] (7.29ns)   --->   "%add = dadd i64 %v_5, i64 -11001" [dfg_199.c:20]   --->   Operation 316 'dadd' 'add' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 116 <SV = 115> <Delay = 7.29>
ST_116 : Operation 317 [4/7] (7.29ns)   --->   "%add = dadd i64 %v_5, i64 -11001" [dfg_199.c:20]   --->   Operation 317 'dadd' 'add' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 117 <SV = 116> <Delay = 7.29>
ST_117 : Operation 318 [3/7] (7.29ns)   --->   "%add = dadd i64 %v_5, i64 -11001" [dfg_199.c:20]   --->   Operation 318 'dadd' 'add' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 118 <SV = 117> <Delay = 7.29>
ST_118 : Operation 319 [2/7] (7.29ns)   --->   "%add = dadd i64 %v_5, i64 -11001" [dfg_199.c:20]   --->   Operation 319 'dadd' 'add' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 119 <SV = 118> <Delay = 7.29>
ST_119 : Operation 320 [1/1] (0.00ns)   --->   "%p_addr = getelementptr i8 %p, i64 0, i64 1" [dfg_199.c:20]   --->   Operation 320 'getelementptr' 'p_addr' <Predicate = true> <Delay = 0.00>
ST_119 : Operation 321 [2/2] (2.32ns)   --->   "%p_load = load i2 %p_addr" [dfg_199.c:20]   --->   Operation 321 'load' 'p_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4> <RAM>
ST_119 : Operation 322 [1/7] (7.29ns)   --->   "%add = dadd i64 %v_5, i64 -11001" [dfg_199.c:20]   --->   Operation 322 'dadd' 'add' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 120 <SV = 119> <Delay = 7.29>
ST_120 : Operation 323 [1/2] (2.32ns)   --->   "%p_load = load i2 %p_addr" [dfg_199.c:20]   --->   Operation 323 'load' 'p_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4> <RAM>
ST_120 : Operation 324 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %p_load, i32 7" [dfg_199.c:20]   --->   Operation 324 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_120 : Operation 325 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i2 @_ssdm_op_PartSelect.i2.i8.i32.i32, i8 %p_load, i32 3, i32 4" [dfg_199.c:20]   --->   Operation 325 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_120 : Operation 326 [1/1] (0.00ns)   --->   "%trunc_ln20 = trunc i8 %p_load" [dfg_199.c:20]   --->   Operation 326 'trunc' 'trunc_ln20' <Predicate = true> <Delay = 0.00>
ST_120 : Operation 327 [7/7] (7.29ns)   --->   "%add1 = dadd i64 %add, i64 989" [dfg_199.c:20]   --->   Operation 327 'dadd' 'add1' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 121 <SV = 120> <Delay = 7.29>
ST_121 : Operation 328 [1/1] (0.00ns)   --->   "%and_ln = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i2.i2.i2.i1, i1 %tmp, i2 0, i2 %tmp_3, i2 0, i1 %trunc_ln20" [dfg_199.c:20]   --->   Operation 328 'bitconcatenate' 'and_ln' <Predicate = true> <Delay = 0.00>
ST_121 : Operation 329 [1/1] (0.00ns)   --->   "%zext_ln20 = zext i8 %and_ln" [dfg_199.c:20]   --->   Operation 329 'zext' 'zext_ln20' <Predicate = true> <Delay = 0.00>
ST_121 : Operation 330 [6/6] (6.28ns)   --->   "%conv = uitodp i32 %zext_ln20" [dfg_199.c:20]   --->   Operation 330 'uitodp' 'conv' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_121 : Operation 331 [6/7] (7.29ns)   --->   "%add1 = dadd i64 %add, i64 989" [dfg_199.c:20]   --->   Operation 331 'dadd' 'add1' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 122 <SV = 121> <Delay = 7.29>
ST_122 : Operation 332 [5/6] (6.28ns)   --->   "%conv = uitodp i32 %zext_ln20" [dfg_199.c:20]   --->   Operation 332 'uitodp' 'conv' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_122 : Operation 333 [5/7] (7.29ns)   --->   "%add1 = dadd i64 %add, i64 989" [dfg_199.c:20]   --->   Operation 333 'dadd' 'add1' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 123 <SV = 122> <Delay = 7.29>
ST_123 : Operation 334 [4/6] (6.28ns)   --->   "%conv = uitodp i32 %zext_ln20" [dfg_199.c:20]   --->   Operation 334 'uitodp' 'conv' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_123 : Operation 335 [4/7] (7.29ns)   --->   "%add1 = dadd i64 %add, i64 989" [dfg_199.c:20]   --->   Operation 335 'dadd' 'add1' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 124 <SV = 123> <Delay = 7.29>
ST_124 : Operation 336 [3/6] (6.28ns)   --->   "%conv = uitodp i32 %zext_ln20" [dfg_199.c:20]   --->   Operation 336 'uitodp' 'conv' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_124 : Operation 337 [3/7] (7.29ns)   --->   "%add1 = dadd i64 %add, i64 989" [dfg_199.c:20]   --->   Operation 337 'dadd' 'add1' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 125 <SV = 124> <Delay = 7.29>
ST_125 : Operation 338 [2/6] (6.28ns)   --->   "%conv = uitodp i32 %zext_ln20" [dfg_199.c:20]   --->   Operation 338 'uitodp' 'conv' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_125 : Operation 339 [2/7] (7.29ns)   --->   "%add1 = dadd i64 %add, i64 989" [dfg_199.c:20]   --->   Operation 339 'dadd' 'add1' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 126 <SV = 125> <Delay = 7.29>
ST_126 : Operation 340 [1/6] (6.28ns)   --->   "%conv = uitodp i32 %zext_ln20" [dfg_199.c:20]   --->   Operation 340 'uitodp' 'conv' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_126 : Operation 341 [1/7] (7.29ns)   --->   "%add1 = dadd i64 %add, i64 989" [dfg_199.c:20]   --->   Operation 341 'dadd' 'add1' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 127 <SV = 126> <Delay = 4.55>
ST_127 : Operation 342 [59/59] (4.55ns)   --->   "%div = ddiv i64 %conv, i64 %add1" [dfg_199.c:20]   --->   Operation 342 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 128 <SV = 127> <Delay = 4.55>
ST_128 : Operation 343 [58/59] (4.55ns)   --->   "%div = ddiv i64 %conv, i64 %add1" [dfg_199.c:20]   --->   Operation 343 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 129 <SV = 128> <Delay = 4.55>
ST_129 : Operation 344 [57/59] (4.55ns)   --->   "%div = ddiv i64 %conv, i64 %add1" [dfg_199.c:20]   --->   Operation 344 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 130 <SV = 129> <Delay = 4.55>
ST_130 : Operation 345 [56/59] (4.55ns)   --->   "%div = ddiv i64 %conv, i64 %add1" [dfg_199.c:20]   --->   Operation 345 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 131 <SV = 130> <Delay = 4.55>
ST_131 : Operation 346 [55/59] (4.55ns)   --->   "%div = ddiv i64 %conv, i64 %add1" [dfg_199.c:20]   --->   Operation 346 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 132 <SV = 131> <Delay = 4.55>
ST_132 : Operation 347 [54/59] (4.55ns)   --->   "%div = ddiv i64 %conv, i64 %add1" [dfg_199.c:20]   --->   Operation 347 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 133 <SV = 132> <Delay = 4.55>
ST_133 : Operation 348 [53/59] (4.55ns)   --->   "%div = ddiv i64 %conv, i64 %add1" [dfg_199.c:20]   --->   Operation 348 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 134 <SV = 133> <Delay = 4.55>
ST_134 : Operation 349 [52/59] (4.55ns)   --->   "%div = ddiv i64 %conv, i64 %add1" [dfg_199.c:20]   --->   Operation 349 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 135 <SV = 134> <Delay = 4.55>
ST_135 : Operation 350 [51/59] (4.55ns)   --->   "%div = ddiv i64 %conv, i64 %add1" [dfg_199.c:20]   --->   Operation 350 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 136 <SV = 135> <Delay = 4.55>
ST_136 : Operation 351 [50/59] (4.55ns)   --->   "%div = ddiv i64 %conv, i64 %add1" [dfg_199.c:20]   --->   Operation 351 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 137 <SV = 136> <Delay = 4.55>
ST_137 : Operation 352 [49/59] (4.55ns)   --->   "%div = ddiv i64 %conv, i64 %add1" [dfg_199.c:20]   --->   Operation 352 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 138 <SV = 137> <Delay = 4.55>
ST_138 : Operation 353 [48/59] (4.55ns)   --->   "%div = ddiv i64 %conv, i64 %add1" [dfg_199.c:20]   --->   Operation 353 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 139 <SV = 138> <Delay = 4.55>
ST_139 : Operation 354 [47/59] (4.55ns)   --->   "%div = ddiv i64 %conv, i64 %add1" [dfg_199.c:20]   --->   Operation 354 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 140 <SV = 139> <Delay = 4.55>
ST_140 : Operation 355 [46/59] (4.55ns)   --->   "%div = ddiv i64 %conv, i64 %add1" [dfg_199.c:20]   --->   Operation 355 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 141 <SV = 140> <Delay = 4.55>
ST_141 : Operation 356 [45/59] (4.55ns)   --->   "%div = ddiv i64 %conv, i64 %add1" [dfg_199.c:20]   --->   Operation 356 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 142 <SV = 141> <Delay = 4.55>
ST_142 : Operation 357 [44/59] (4.55ns)   --->   "%div = ddiv i64 %conv, i64 %add1" [dfg_199.c:20]   --->   Operation 357 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 143 <SV = 142> <Delay = 4.55>
ST_143 : Operation 358 [43/59] (4.55ns)   --->   "%div = ddiv i64 %conv, i64 %add1" [dfg_199.c:20]   --->   Operation 358 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 144 <SV = 143> <Delay = 4.55>
ST_144 : Operation 359 [42/59] (4.55ns)   --->   "%div = ddiv i64 %conv, i64 %add1" [dfg_199.c:20]   --->   Operation 359 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 145 <SV = 144> <Delay = 4.55>
ST_145 : Operation 360 [41/59] (4.55ns)   --->   "%div = ddiv i64 %conv, i64 %add1" [dfg_199.c:20]   --->   Operation 360 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 146 <SV = 145> <Delay = 4.55>
ST_146 : Operation 361 [40/59] (4.55ns)   --->   "%div = ddiv i64 %conv, i64 %add1" [dfg_199.c:20]   --->   Operation 361 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 147 <SV = 146> <Delay = 4.55>
ST_147 : Operation 362 [39/59] (4.55ns)   --->   "%div = ddiv i64 %conv, i64 %add1" [dfg_199.c:20]   --->   Operation 362 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 148 <SV = 147> <Delay = 4.55>
ST_148 : Operation 363 [38/59] (4.55ns)   --->   "%div = ddiv i64 %conv, i64 %add1" [dfg_199.c:20]   --->   Operation 363 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 149 <SV = 148> <Delay = 4.55>
ST_149 : Operation 364 [37/59] (4.55ns)   --->   "%div = ddiv i64 %conv, i64 %add1" [dfg_199.c:20]   --->   Operation 364 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 150 <SV = 149> <Delay = 4.55>
ST_150 : Operation 365 [36/59] (4.55ns)   --->   "%div = ddiv i64 %conv, i64 %add1" [dfg_199.c:20]   --->   Operation 365 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 151 <SV = 150> <Delay = 4.55>
ST_151 : Operation 366 [35/59] (4.55ns)   --->   "%div = ddiv i64 %conv, i64 %add1" [dfg_199.c:20]   --->   Operation 366 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 152 <SV = 151> <Delay = 4.55>
ST_152 : Operation 367 [34/59] (4.55ns)   --->   "%div = ddiv i64 %conv, i64 %add1" [dfg_199.c:20]   --->   Operation 367 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 153 <SV = 152> <Delay = 4.55>
ST_153 : Operation 368 [33/59] (4.55ns)   --->   "%div = ddiv i64 %conv, i64 %add1" [dfg_199.c:20]   --->   Operation 368 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 154 <SV = 153> <Delay = 4.55>
ST_154 : Operation 369 [32/59] (4.55ns)   --->   "%div = ddiv i64 %conv, i64 %add1" [dfg_199.c:20]   --->   Operation 369 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 155 <SV = 154> <Delay = 4.55>
ST_155 : Operation 370 [31/59] (4.55ns)   --->   "%div = ddiv i64 %conv, i64 %add1" [dfg_199.c:20]   --->   Operation 370 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 156 <SV = 155> <Delay = 4.55>
ST_156 : Operation 371 [30/59] (4.55ns)   --->   "%div = ddiv i64 %conv, i64 %add1" [dfg_199.c:20]   --->   Operation 371 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 157 <SV = 156> <Delay = 4.55>
ST_157 : Operation 372 [29/59] (4.55ns)   --->   "%div = ddiv i64 %conv, i64 %add1" [dfg_199.c:20]   --->   Operation 372 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 158 <SV = 157> <Delay = 4.55>
ST_158 : Operation 373 [28/59] (4.55ns)   --->   "%div = ddiv i64 %conv, i64 %add1" [dfg_199.c:20]   --->   Operation 373 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 159 <SV = 158> <Delay = 4.55>
ST_159 : Operation 374 [27/59] (4.55ns)   --->   "%div = ddiv i64 %conv, i64 %add1" [dfg_199.c:20]   --->   Operation 374 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 160 <SV = 159> <Delay = 4.55>
ST_160 : Operation 375 [26/59] (4.55ns)   --->   "%div = ddiv i64 %conv, i64 %add1" [dfg_199.c:20]   --->   Operation 375 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 161 <SV = 160> <Delay = 4.55>
ST_161 : Operation 376 [25/59] (4.55ns)   --->   "%div = ddiv i64 %conv, i64 %add1" [dfg_199.c:20]   --->   Operation 376 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 162 <SV = 161> <Delay = 4.55>
ST_162 : Operation 377 [24/59] (4.55ns)   --->   "%div = ddiv i64 %conv, i64 %add1" [dfg_199.c:20]   --->   Operation 377 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 163 <SV = 162> <Delay = 4.55>
ST_163 : Operation 378 [23/59] (4.55ns)   --->   "%div = ddiv i64 %conv, i64 %add1" [dfg_199.c:20]   --->   Operation 378 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 164 <SV = 163> <Delay = 4.55>
ST_164 : Operation 379 [22/59] (4.55ns)   --->   "%div = ddiv i64 %conv, i64 %add1" [dfg_199.c:20]   --->   Operation 379 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 165 <SV = 164> <Delay = 4.55>
ST_165 : Operation 380 [21/59] (4.55ns)   --->   "%div = ddiv i64 %conv, i64 %add1" [dfg_199.c:20]   --->   Operation 380 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 166 <SV = 165> <Delay = 4.55>
ST_166 : Operation 381 [20/59] (4.55ns)   --->   "%div = ddiv i64 %conv, i64 %add1" [dfg_199.c:20]   --->   Operation 381 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 167 <SV = 166> <Delay = 4.55>
ST_167 : Operation 382 [19/59] (4.55ns)   --->   "%div = ddiv i64 %conv, i64 %add1" [dfg_199.c:20]   --->   Operation 382 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 168 <SV = 167> <Delay = 4.55>
ST_168 : Operation 383 [18/59] (4.55ns)   --->   "%div = ddiv i64 %conv, i64 %add1" [dfg_199.c:20]   --->   Operation 383 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 169 <SV = 168> <Delay = 4.55>
ST_169 : Operation 384 [17/59] (4.55ns)   --->   "%div = ddiv i64 %conv, i64 %add1" [dfg_199.c:20]   --->   Operation 384 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 170 <SV = 169> <Delay = 4.55>
ST_170 : Operation 385 [16/59] (4.55ns)   --->   "%div = ddiv i64 %conv, i64 %add1" [dfg_199.c:20]   --->   Operation 385 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 171 <SV = 170> <Delay = 4.55>
ST_171 : Operation 386 [15/59] (4.55ns)   --->   "%div = ddiv i64 %conv, i64 %add1" [dfg_199.c:20]   --->   Operation 386 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 172 <SV = 171> <Delay = 4.55>
ST_172 : Operation 387 [14/59] (4.55ns)   --->   "%div = ddiv i64 %conv, i64 %add1" [dfg_199.c:20]   --->   Operation 387 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 173 <SV = 172> <Delay = 4.55>
ST_173 : Operation 388 [13/59] (4.55ns)   --->   "%div = ddiv i64 %conv, i64 %add1" [dfg_199.c:20]   --->   Operation 388 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 174 <SV = 173> <Delay = 4.55>
ST_174 : Operation 389 [12/59] (4.55ns)   --->   "%div = ddiv i64 %conv, i64 %add1" [dfg_199.c:20]   --->   Operation 389 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 175 <SV = 174> <Delay = 4.55>
ST_175 : Operation 390 [11/59] (4.55ns)   --->   "%div = ddiv i64 %conv, i64 %add1" [dfg_199.c:20]   --->   Operation 390 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 176 <SV = 175> <Delay = 4.55>
ST_176 : Operation 391 [10/59] (4.55ns)   --->   "%div = ddiv i64 %conv, i64 %add1" [dfg_199.c:20]   --->   Operation 391 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 177 <SV = 176> <Delay = 4.55>
ST_177 : Operation 392 [9/59] (4.55ns)   --->   "%div = ddiv i64 %conv, i64 %add1" [dfg_199.c:20]   --->   Operation 392 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 178 <SV = 177> <Delay = 4.55>
ST_178 : Operation 393 [8/59] (4.55ns)   --->   "%div = ddiv i64 %conv, i64 %add1" [dfg_199.c:20]   --->   Operation 393 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 179 <SV = 178> <Delay = 4.55>
ST_179 : Operation 394 [7/59] (4.55ns)   --->   "%div = ddiv i64 %conv, i64 %add1" [dfg_199.c:20]   --->   Operation 394 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 180 <SV = 179> <Delay = 4.55>
ST_180 : Operation 395 [6/59] (4.55ns)   --->   "%div = ddiv i64 %conv, i64 %add1" [dfg_199.c:20]   --->   Operation 395 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 181 <SV = 180> <Delay = 4.55>
ST_181 : Operation 396 [5/59] (4.55ns)   --->   "%div = ddiv i64 %conv, i64 %add1" [dfg_199.c:20]   --->   Operation 396 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 182 <SV = 181> <Delay = 4.55>
ST_182 : Operation 397 [4/59] (4.55ns)   --->   "%div = ddiv i64 %conv, i64 %add1" [dfg_199.c:20]   --->   Operation 397 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 183 <SV = 182> <Delay = 4.55>
ST_183 : Operation 398 [3/59] (4.55ns)   --->   "%div = ddiv i64 %conv, i64 %add1" [dfg_199.c:20]   --->   Operation 398 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 184 <SV = 183> <Delay = 4.55>
ST_184 : Operation 399 [2/59] (4.55ns)   --->   "%div = ddiv i64 %conv, i64 %add1" [dfg_199.c:20]   --->   Operation 399 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 185 <SV = 184> <Delay = 5.54>
ST_185 : Operation 400 [1/59] (4.55ns)   --->   "%div = ddiv i64 %conv, i64 %add1" [dfg_199.c:20]   --->   Operation 400 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_185 : Operation 401 [1/1] (0.00ns)   --->   "%bitcast_ln19 = bitcast i64 %div" [dfg_199.c:19]   --->   Operation 401 'bitcast' 'bitcast_ln19' <Predicate = true> <Delay = 0.00>
ST_185 : Operation 402 [1/1] (0.99ns)   --->   "%data_V = xor i64 %bitcast_ln19, i64 9223372036854775808" [dfg_199.c:19]   --->   Operation 402 'xor' 'data_V' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_185 : Operation 403 [1/1] (0.00ns)   --->   "%p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %data_V, i32 63"   --->   Operation 403 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_185 : Operation 404 [1/1] (0.00ns)   --->   "%tmp_9 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %data_V, i32 52, i32 62"   --->   Operation 404 'partselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_185 : Operation 405 [1/1] (0.00ns)   --->   "%tmp_10 = trunc i64 %data_V"   --->   Operation 405 'trunc' 'tmp_10' <Predicate = true> <Delay = 0.00>

State 186 <SV = 185> <Delay = 6.94>
ST_186 : Operation 406 [1/1] (0.00ns)   --->   "%mantissa = bitconcatenate i54 @_ssdm_op_BitConcatenate.i54.i1.i52.i1, i1 1, i52 %tmp_10, i1 0"   --->   Operation 406 'bitconcatenate' 'mantissa' <Predicate = true> <Delay = 0.00>
ST_186 : Operation 407 [1/1] (0.00ns)   --->   "%zext_ln15 = zext i54 %mantissa" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:15]   --->   Operation 407 'zext' 'zext_ln15' <Predicate = true> <Delay = 0.00>
ST_186 : Operation 408 [1/1] (0.00ns)   --->   "%zext_ln510 = zext i11 %tmp_9" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:510]   --->   Operation 408 'zext' 'zext_ln510' <Predicate = true> <Delay = 0.00>
ST_186 : Operation 409 [1/1] (1.63ns)   --->   "%add_ln510 = add i12 %zext_ln510, i12 3073" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:510]   --->   Operation 409 'add' 'add_ln510' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_186 : Operation 410 [1/1] (0.00ns)   --->   "%isNeg = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %add_ln510, i32 11"   --->   Operation 410 'bitselect' 'isNeg' <Predicate = true> <Delay = 0.00>
ST_186 : Operation 411 [1/1] (1.63ns)   --->   "%sub_ln1311 = sub i11 1023, i11 %tmp_9"   --->   Operation 411 'sub' 'sub_ln1311' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_186 : Operation 412 [1/1] (0.00ns)   --->   "%sext_ln1311 = sext i11 %sub_ln1311"   --->   Operation 412 'sext' 'sext_ln1311' <Predicate = true> <Delay = 0.00>
ST_186 : Operation 413 [1/1] (0.69ns)   --->   "%ush = select i1 %isNeg, i12 %sext_ln1311, i12 %add_ln510"   --->   Operation 413 'select' 'ush' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_186 : Operation 414 [1/1] (0.00ns)   --->   "%sh_prom_i_i_i_i_i_cast_cast_cast = sext i12 %ush"   --->   Operation 414 'sext' 'sh_prom_i_i_i_i_i_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_186 : Operation 415 [1/1] (0.00ns)   --->   "%sh_prom_i_i_i_i_i_cast_cast_cast_cast = zext i32 %sh_prom_i_i_i_i_i_cast_cast_cast"   --->   Operation 415 'zext' 'sh_prom_i_i_i_i_i_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_186 : Operation 416 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%r_V = lshr i169 %zext_ln15, i169 %sh_prom_i_i_i_i_i_cast_cast_cast_cast"   --->   Operation 416 'lshr' 'r_V' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.61> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_186 : Operation 417 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%r_V_1 = shl i169 %zext_ln15, i169 %sh_prom_i_i_i_i_i_cast_cast_cast_cast"   --->   Operation 417 'shl' 'r_V_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.61> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_186 : Operation 418 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%tmp_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i169.i32, i169 %r_V, i32 53"   --->   Operation 418 'bitselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_186 : Operation 419 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%zext_ln662 = zext i1 %tmp_8"   --->   Operation 419 'zext' 'zext_ln662' <Predicate = true> <Delay = 0.00>
ST_186 : Operation 420 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%tmp_5 = partselect i64 @_ssdm_op_PartSelect.i64.i169.i32.i32, i169 %r_V_1, i32 53, i32 116"   --->   Operation 420 'partselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_186 : Operation 421 [1/1] (4.61ns) (out node of the LUT)   --->   "%val = select i1 %isNeg, i64 %zext_ln662, i64 %tmp_5"   --->   Operation 421 'select' 'val' <Predicate = true> <Delay = 4.61> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 187 <SV = 186> <Delay = 5.00>
ST_187 : Operation 422 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 0"   --->   Operation 422 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_187 : Operation 423 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2"   --->   Operation 423 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_187 : Operation 424 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %p, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 424 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_187 : Operation 425 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %p"   --->   Operation 425 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_187 : Operation 426 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %p_7, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 426 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_187 : Operation 427 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %p_7"   --->   Operation 427 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_187 : Operation 428 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %p_9"   --->   Operation 428 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_187 : Operation 429 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %p_9, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 429 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_187 : Operation 430 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %p_13"   --->   Operation 430 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_187 : Operation 431 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %p_13, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 431 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_187 : Operation 432 [1/1] (3.52ns)   --->   "%result_V_2 = sub i64 0, i64 %val"   --->   Operation 432 'sub' 'result_V_2' <Predicate = (p_Result_s)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_187 : Operation 433 [1/1] (1.48ns)   --->   "%result_V = select i1 %p_Result_s, i64 %result_V_2, i64 %val" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59]   --->   Operation 433 'select' 'result_V' <Predicate = true> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_187 : Operation 434 [1/1] (0.00ns)   --->   "%ret_ln21 = ret i64 %result_V" [dfg_199.c:21]   --->   Operation 434 'ret' 'ret_ln21' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ p_7]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_9]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_13]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
v                                     (read          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln12                             (zext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln17                              (add           ) [ 00111111111111111111111111111111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_13_read                             (read          ) [ 00000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mul_ln16                              (mul           ) [ 00000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
urem_ln17                             (urem          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln17                            (trunc         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln17_1                            (add           ) [ 00000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln16                             (sext          ) [ 00000000000000000000000000000000000000011111111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln16                             (zext          ) [ 00000000000000000000000000000000000000011111111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000]
udiv_ln16                             (udiv          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln16                            (trunc         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sub_ln16                              (sub           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_9_read                              (read          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln16_1                           (sext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln16                              (xor           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111000000000000000000000000000000000000000000000000000000000000000000000000000]
v_5                                   (uitodp        ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111100000000000000000000000000000000000000000000000000000000000000000000]
p_addr                                (getelementptr ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000]
add                                   (dadd          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111110000000000000000000000000000000000000000000000000000000000000]
p_load                                (load          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp                                   (bitselect     ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000]
tmp_3                                 (partselect    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln20                            (trunc         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000]
and_ln                                (bitconcatenate) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln20                             (zext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111110000000000000000000000000000000000000000000000000000000000000]
conv                                  (uitodp        ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111111111111111111111111111111111111111111111111111100]
add1                                  (dadd          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111111111111111111111111111111111111111111111111111100]
div                                   (ddiv          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln19                          (bitcast       ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
data_V                                (xor           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_Result_s                            (bitselect     ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011]
tmp_9                                 (partselect    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010]
tmp_10                                (trunc         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010]
mantissa                              (bitconcatenate) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln15                             (zext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln510                            (zext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln510                             (add           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
isNeg                                 (bitselect     ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sub_ln1311                            (sub           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln1311                           (sext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
ush                                   (select        ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sh_prom_i_i_i_i_i_cast_cast_cast      (sext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sh_prom_i_i_i_i_i_cast_cast_cast_cast (zext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
r_V                                   (lshr          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
r_V_1                                 (shl           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_8                                 (bitselect     ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln662                            (zext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_5                                 (partselect    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
val                                   (select        ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001]
specbitsmap_ln0                       (specbitsmap   ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
spectopmodule_ln0                     (spectopmodule ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0                     (specinterface ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0                       (specbitsmap   ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0                     (specinterface ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0                       (specbitsmap   ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0                       (specbitsmap   ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0                     (specinterface ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0                       (specbitsmap   ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0                     (specinterface ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
result_V_2                            (sub           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
result_V                              (select        ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
ret_ln21                              (ret           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_7">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_7"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_9">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_9"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_13">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_13"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i8.i32"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i8.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i1.i2.i2.i2.i1"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i54.i1.i52.i1"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i12.i32"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i169.i32"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i64.i169.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="98" class="1004" name="v_read_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="32" slack="0"/>
<pin id="100" dir="0" index="1" bw="32" slack="0"/>
<pin id="101" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="v/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="p_13_read_read_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="32" slack="0"/>
<pin id="106" dir="0" index="1" bw="32" slack="0"/>
<pin id="107" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_13_read/36 "/>
</bind>
</comp>

<comp id="110" class="1004" name="p_9_read_read_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="64" slack="0"/>
<pin id="112" dir="0" index="1" bw="64" slack="0"/>
<pin id="113" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_9_read/107 "/>
</bind>
</comp>

<comp id="116" class="1004" name="p_addr_gep_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="8" slack="0"/>
<pin id="118" dir="0" index="1" bw="1" slack="0"/>
<pin id="119" dir="0" index="2" bw="1" slack="0"/>
<pin id="120" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_addr/119 "/>
</bind>
</comp>

<comp id="124" class="1004" name="grp_access_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="2" slack="0"/>
<pin id="126" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="127" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="128" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_load/119 "/>
</bind>
</comp>

<comp id="130" class="1004" name="grp_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="64" slack="1"/>
<pin id="132" dir="0" index="1" bw="64" slack="0"/>
<pin id="133" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dadd(508) " fcode="dadd"/>
<opset="add/113 add1/120 "/>
</bind>
</comp>

<comp id="136" class="1004" name="grp_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="64" slack="1"/>
<pin id="138" dir="0" index="1" bw="64" slack="1"/>
<pin id="139" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="ddiv(511) " fcode="ddiv"/>
<opset="div/127 "/>
</bind>
</comp>

<comp id="140" class="1004" name="grp_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="64" slack="0"/>
<pin id="142" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="uitodp(516) " fcode="uitodp"/>
<opset="v_5/107 conv/121 "/>
</bind>
</comp>

<comp id="143" class="1005" name="reg_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="64" slack="1"/>
<pin id="145" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="v_5 conv "/>
</bind>
</comp>

<comp id="149" class="1005" name="reg_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="64" slack="1"/>
<pin id="151" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="add add1 "/>
</bind>
</comp>

<comp id="155" class="1004" name="zext_ln12_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="32" slack="0"/>
<pin id="157" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln12/1 "/>
</bind>
</comp>

<comp id="159" class="1004" name="add_ln17_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="32" slack="0"/>
<pin id="161" dir="0" index="1" bw="10" slack="0"/>
<pin id="162" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln17/1 "/>
</bind>
</comp>

<comp id="165" class="1004" name="grp_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="33" slack="0"/>
<pin id="167" dir="0" index="1" bw="33" slack="0"/>
<pin id="168" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="urem(17) " fcode="urem"/>
<opset="urem_ln17/1 "/>
</bind>
</comp>

<comp id="171" class="1004" name="grp_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="32" slack="0"/>
<pin id="173" dir="0" index="1" bw="8" slack="0"/>
<pin id="174" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln16/36 "/>
</bind>
</comp>

<comp id="177" class="1004" name="trunc_ln17_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="32" slack="0"/>
<pin id="179" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln17/37 "/>
</bind>
</comp>

<comp id="181" class="1004" name="add_ln17_1_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="32" slack="0"/>
<pin id="183" dir="0" index="1" bw="11" slack="0"/>
<pin id="184" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln17_1/37 "/>
</bind>
</comp>

<comp id="187" class="1004" name="sext_ln16_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="32" slack="1"/>
<pin id="189" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln16/38 "/>
</bind>
</comp>

<comp id="190" class="1004" name="zext_ln16_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="32" slack="1"/>
<pin id="192" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln16/38 "/>
</bind>
</comp>

<comp id="193" class="1004" name="grp_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="64" slack="0"/>
<pin id="195" dir="0" index="1" bw="32" slack="0"/>
<pin id="196" dir="1" index="2" bw="56" slack="1"/>
</pin_list>
<bind>
<opcode="udiv(14) " fcode="udiv"/>
<opset="udiv_ln16/38 "/>
</bind>
</comp>

<comp id="199" class="1004" name="trunc_ln16_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="32" slack="1"/>
<pin id="201" dir="1" index="1" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln16/106 "/>
</bind>
</comp>

<comp id="202" class="1004" name="sub_ln16_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="1" slack="0"/>
<pin id="204" dir="0" index="1" bw="56" slack="0"/>
<pin id="205" dir="1" index="2" bw="56" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln16/106 "/>
</bind>
</comp>

<comp id="208" class="1004" name="sext_ln16_1_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="56" slack="1"/>
<pin id="210" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln16_1/107 "/>
</bind>
</comp>

<comp id="211" class="1004" name="xor_ln16_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="56" slack="0"/>
<pin id="213" dir="0" index="1" bw="64" slack="0"/>
<pin id="214" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln16/107 "/>
</bind>
</comp>

<comp id="218" class="1004" name="tmp_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="1" slack="0"/>
<pin id="220" dir="0" index="1" bw="8" slack="0"/>
<pin id="221" dir="0" index="2" bw="4" slack="0"/>
<pin id="222" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/120 "/>
</bind>
</comp>

<comp id="226" class="1004" name="tmp_3_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="2" slack="0"/>
<pin id="228" dir="0" index="1" bw="8" slack="0"/>
<pin id="229" dir="0" index="2" bw="3" slack="0"/>
<pin id="230" dir="0" index="3" bw="4" slack="0"/>
<pin id="231" dir="1" index="4" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_3/120 "/>
</bind>
</comp>

<comp id="236" class="1004" name="trunc_ln20_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="8" slack="0"/>
<pin id="238" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln20/120 "/>
</bind>
</comp>

<comp id="240" class="1004" name="and_ln_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="8" slack="0"/>
<pin id="242" dir="0" index="1" bw="1" slack="1"/>
<pin id="243" dir="0" index="2" bw="1" slack="0"/>
<pin id="244" dir="0" index="3" bw="2" slack="1"/>
<pin id="245" dir="0" index="4" bw="1" slack="0"/>
<pin id="246" dir="0" index="5" bw="1" slack="1"/>
<pin id="247" dir="1" index="6" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="and_ln/121 "/>
</bind>
</comp>

<comp id="251" class="1004" name="zext_ln20_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="8" slack="0"/>
<pin id="253" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln20/121 "/>
</bind>
</comp>

<comp id="256" class="1004" name="bitcast_ln19_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="64" slack="0"/>
<pin id="258" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln19/185 "/>
</bind>
</comp>

<comp id="260" class="1004" name="data_V_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="64" slack="0"/>
<pin id="262" dir="0" index="1" bw="64" slack="0"/>
<pin id="263" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="data_V/185 "/>
</bind>
</comp>

<comp id="266" class="1004" name="p_Result_s_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="1" slack="0"/>
<pin id="268" dir="0" index="1" bw="64" slack="0"/>
<pin id="269" dir="0" index="2" bw="7" slack="0"/>
<pin id="270" dir="1" index="3" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_s/185 "/>
</bind>
</comp>

<comp id="274" class="1004" name="tmp_9_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="11" slack="0"/>
<pin id="276" dir="0" index="1" bw="64" slack="0"/>
<pin id="277" dir="0" index="2" bw="7" slack="0"/>
<pin id="278" dir="0" index="3" bw="7" slack="0"/>
<pin id="279" dir="1" index="4" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_9/185 "/>
</bind>
</comp>

<comp id="284" class="1004" name="tmp_10_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="64" slack="0"/>
<pin id="286" dir="1" index="1" bw="52" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_10/185 "/>
</bind>
</comp>

<comp id="288" class="1004" name="mantissa_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="54" slack="0"/>
<pin id="290" dir="0" index="1" bw="1" slack="0"/>
<pin id="291" dir="0" index="2" bw="52" slack="1"/>
<pin id="292" dir="0" index="3" bw="1" slack="0"/>
<pin id="293" dir="1" index="4" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="mantissa/186 "/>
</bind>
</comp>

<comp id="297" class="1004" name="zext_ln15_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="54" slack="0"/>
<pin id="299" dir="1" index="1" bw="169" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln15/186 "/>
</bind>
</comp>

<comp id="301" class="1004" name="zext_ln510_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="11" slack="1"/>
<pin id="303" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln510/186 "/>
</bind>
</comp>

<comp id="304" class="1004" name="add_ln510_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="11" slack="0"/>
<pin id="306" dir="0" index="1" bw="11" slack="0"/>
<pin id="307" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln510/186 "/>
</bind>
</comp>

<comp id="310" class="1004" name="isNeg_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="1" slack="0"/>
<pin id="312" dir="0" index="1" bw="12" slack="0"/>
<pin id="313" dir="0" index="2" bw="5" slack="0"/>
<pin id="314" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="isNeg/186 "/>
</bind>
</comp>

<comp id="318" class="1004" name="sub_ln1311_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="11" slack="0"/>
<pin id="320" dir="0" index="1" bw="11" slack="1"/>
<pin id="321" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1311/186 "/>
</bind>
</comp>

<comp id="323" class="1004" name="sext_ln1311_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="11" slack="0"/>
<pin id="325" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1311/186 "/>
</bind>
</comp>

<comp id="327" class="1004" name="ush_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="1" slack="0"/>
<pin id="329" dir="0" index="1" bw="11" slack="0"/>
<pin id="330" dir="0" index="2" bw="12" slack="0"/>
<pin id="331" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ush/186 "/>
</bind>
</comp>

<comp id="335" class="1004" name="sh_prom_i_i_i_i_i_cast_cast_cast_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="12" slack="0"/>
<pin id="337" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sh_prom_i_i_i_i_i_cast_cast_cast/186 "/>
</bind>
</comp>

<comp id="339" class="1004" name="sh_prom_i_i_i_i_i_cast_cast_cast_cast_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="12" slack="0"/>
<pin id="341" dir="1" index="1" bw="169" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sh_prom_i_i_i_i_i_cast_cast_cast_cast/186 "/>
</bind>
</comp>

<comp id="343" class="1004" name="r_V_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="54" slack="0"/>
<pin id="345" dir="0" index="1" bw="32" slack="0"/>
<pin id="346" dir="1" index="2" bw="169" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="r_V/186 "/>
</bind>
</comp>

<comp id="349" class="1004" name="r_V_1_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="54" slack="0"/>
<pin id="351" dir="0" index="1" bw="32" slack="0"/>
<pin id="352" dir="1" index="2" bw="169" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="r_V_1/186 "/>
</bind>
</comp>

<comp id="355" class="1004" name="tmp_8_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="1" slack="0"/>
<pin id="357" dir="0" index="1" bw="169" slack="0"/>
<pin id="358" dir="0" index="2" bw="7" slack="0"/>
<pin id="359" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_8/186 "/>
</bind>
</comp>

<comp id="363" class="1004" name="zext_ln662_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="1" slack="0"/>
<pin id="365" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln662/186 "/>
</bind>
</comp>

<comp id="367" class="1004" name="tmp_5_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="64" slack="0"/>
<pin id="369" dir="0" index="1" bw="169" slack="0"/>
<pin id="370" dir="0" index="2" bw="7" slack="0"/>
<pin id="371" dir="0" index="3" bw="8" slack="0"/>
<pin id="372" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_5/186 "/>
</bind>
</comp>

<comp id="377" class="1004" name="val_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="1" slack="0"/>
<pin id="379" dir="0" index="1" bw="1" slack="0"/>
<pin id="380" dir="0" index="2" bw="64" slack="0"/>
<pin id="381" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="val/186 "/>
</bind>
</comp>

<comp id="385" class="1004" name="result_V_2_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="1" slack="0"/>
<pin id="387" dir="0" index="1" bw="64" slack="1"/>
<pin id="388" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="result_V_2/187 "/>
</bind>
</comp>

<comp id="390" class="1004" name="result_V_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="1" slack="2"/>
<pin id="392" dir="0" index="1" bw="64" slack="0"/>
<pin id="393" dir="0" index="2" bw="64" slack="1"/>
<pin id="394" dir="1" index="3" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="result_V/187 "/>
</bind>
</comp>

<comp id="396" class="1005" name="add_ln17_reg_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="33" slack="1"/>
<pin id="398" dir="1" index="1" bw="33" slack="1"/>
</pin_list>
<bind>
<opset="add_ln17 "/>
</bind>
</comp>

<comp id="401" class="1005" name="p_13_read_reg_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="32" slack="1"/>
<pin id="403" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_13_read "/>
</bind>
</comp>

<comp id="406" class="1005" name="mul_ln16_reg_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="32" slack="1"/>
<pin id="408" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln16 "/>
</bind>
</comp>

<comp id="411" class="1005" name="add_ln17_1_reg_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="32" slack="1"/>
<pin id="413" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln17_1 "/>
</bind>
</comp>

<comp id="416" class="1005" name="sext_ln16_reg_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="64" slack="1"/>
<pin id="418" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln16 "/>
</bind>
</comp>

<comp id="421" class="1005" name="zext_ln16_reg_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="64" slack="1"/>
<pin id="423" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln16 "/>
</bind>
</comp>

<comp id="426" class="1005" name="udiv_ln16_reg_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="56" slack="1"/>
<pin id="428" dir="1" index="1" bw="56" slack="1"/>
</pin_list>
<bind>
<opset="udiv_ln16 "/>
</bind>
</comp>

<comp id="431" class="1005" name="sub_ln16_reg_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="56" slack="1"/>
<pin id="433" dir="1" index="1" bw="56" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln16 "/>
</bind>
</comp>

<comp id="436" class="1005" name="xor_ln16_reg_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="64" slack="1"/>
<pin id="438" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln16 "/>
</bind>
</comp>

<comp id="441" class="1005" name="p_addr_reg_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="2" slack="1"/>
<pin id="443" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="p_addr "/>
</bind>
</comp>

<comp id="446" class="1005" name="tmp_reg_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="1" slack="1"/>
<pin id="448" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="451" class="1005" name="tmp_3_reg_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="2" slack="1"/>
<pin id="453" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="456" class="1005" name="trunc_ln20_reg_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="1" slack="1"/>
<pin id="458" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln20 "/>
</bind>
</comp>

<comp id="461" class="1005" name="zext_ln20_reg_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="32" slack="1"/>
<pin id="463" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln20 "/>
</bind>
</comp>

<comp id="466" class="1005" name="p_Result_s_reg_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="1" slack="2"/>
<pin id="468" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="p_Result_s "/>
</bind>
</comp>

<comp id="471" class="1005" name="tmp_9_reg_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="11" slack="1"/>
<pin id="473" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="tmp_9 "/>
</bind>
</comp>

<comp id="477" class="1005" name="tmp_10_reg_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="52" slack="1"/>
<pin id="479" dir="1" index="1" bw="52" slack="1"/>
</pin_list>
<bind>
<opset="tmp_10 "/>
</bind>
</comp>

<comp id="482" class="1005" name="val_reg_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="64" slack="1"/>
<pin id="484" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="val "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="102"><net_src comp="8" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="2" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="108"><net_src comp="14" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="6" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="114"><net_src comp="22" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="4" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="121"><net_src comp="0" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="122"><net_src comp="26" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="123"><net_src comp="28" pin="0"/><net_sink comp="116" pin=2"/></net>

<net id="129"><net_src comp="116" pin="3"/><net_sink comp="124" pin=0"/></net>

<net id="134"><net_src comp="24" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="135"><net_src comp="40" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="146"><net_src comp="140" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="147"><net_src comp="143" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="148"><net_src comp="143" pin="1"/><net_sink comp="136" pin=0"/></net>

<net id="152"><net_src comp="130" pin="2"/><net_sink comp="149" pin=0"/></net>

<net id="153"><net_src comp="149" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="154"><net_src comp="149" pin="1"/><net_sink comp="136" pin=1"/></net>

<net id="158"><net_src comp="98" pin="2"/><net_sink comp="155" pin=0"/></net>

<net id="163"><net_src comp="155" pin="1"/><net_sink comp="159" pin=0"/></net>

<net id="164"><net_src comp="10" pin="0"/><net_sink comp="159" pin=1"/></net>

<net id="169"><net_src comp="12" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="170"><net_src comp="159" pin="2"/><net_sink comp="165" pin=1"/></net>

<net id="175"><net_src comp="104" pin="2"/><net_sink comp="171" pin=0"/></net>

<net id="176"><net_src comp="16" pin="0"/><net_sink comp="171" pin=1"/></net>

<net id="180"><net_src comp="165" pin="2"/><net_sink comp="177" pin=0"/></net>

<net id="185"><net_src comp="177" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="186"><net_src comp="18" pin="0"/><net_sink comp="181" pin=1"/></net>

<net id="197"><net_src comp="187" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="198"><net_src comp="190" pin="1"/><net_sink comp="193" pin=1"/></net>

<net id="206"><net_src comp="20" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="207"><net_src comp="199" pin="1"/><net_sink comp="202" pin=1"/></net>

<net id="215"><net_src comp="208" pin="1"/><net_sink comp="211" pin=0"/></net>

<net id="216"><net_src comp="110" pin="2"/><net_sink comp="211" pin=1"/></net>

<net id="217"><net_src comp="211" pin="2"/><net_sink comp="140" pin=0"/></net>

<net id="223"><net_src comp="30" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="224"><net_src comp="124" pin="3"/><net_sink comp="218" pin=1"/></net>

<net id="225"><net_src comp="32" pin="0"/><net_sink comp="218" pin=2"/></net>

<net id="232"><net_src comp="34" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="233"><net_src comp="124" pin="3"/><net_sink comp="226" pin=1"/></net>

<net id="234"><net_src comp="36" pin="0"/><net_sink comp="226" pin=2"/></net>

<net id="235"><net_src comp="38" pin="0"/><net_sink comp="226" pin=3"/></net>

<net id="239"><net_src comp="124" pin="3"/><net_sink comp="236" pin=0"/></net>

<net id="248"><net_src comp="42" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="249"><net_src comp="44" pin="0"/><net_sink comp="240" pin=2"/></net>

<net id="250"><net_src comp="44" pin="0"/><net_sink comp="240" pin=4"/></net>

<net id="254"><net_src comp="240" pin="6"/><net_sink comp="251" pin=0"/></net>

<net id="255"><net_src comp="251" pin="1"/><net_sink comp="140" pin=0"/></net>

<net id="259"><net_src comp="136" pin="2"/><net_sink comp="256" pin=0"/></net>

<net id="264"><net_src comp="256" pin="1"/><net_sink comp="260" pin=0"/></net>

<net id="265"><net_src comp="46" pin="0"/><net_sink comp="260" pin=1"/></net>

<net id="271"><net_src comp="48" pin="0"/><net_sink comp="266" pin=0"/></net>

<net id="272"><net_src comp="260" pin="2"/><net_sink comp="266" pin=1"/></net>

<net id="273"><net_src comp="50" pin="0"/><net_sink comp="266" pin=2"/></net>

<net id="280"><net_src comp="52" pin="0"/><net_sink comp="274" pin=0"/></net>

<net id="281"><net_src comp="260" pin="2"/><net_sink comp="274" pin=1"/></net>

<net id="282"><net_src comp="54" pin="0"/><net_sink comp="274" pin=2"/></net>

<net id="283"><net_src comp="56" pin="0"/><net_sink comp="274" pin=3"/></net>

<net id="287"><net_src comp="260" pin="2"/><net_sink comp="284" pin=0"/></net>

<net id="294"><net_src comp="58" pin="0"/><net_sink comp="288" pin=0"/></net>

<net id="295"><net_src comp="60" pin="0"/><net_sink comp="288" pin=1"/></net>

<net id="296"><net_src comp="62" pin="0"/><net_sink comp="288" pin=3"/></net>

<net id="300"><net_src comp="288" pin="4"/><net_sink comp="297" pin=0"/></net>

<net id="308"><net_src comp="301" pin="1"/><net_sink comp="304" pin=0"/></net>

<net id="309"><net_src comp="64" pin="0"/><net_sink comp="304" pin=1"/></net>

<net id="315"><net_src comp="66" pin="0"/><net_sink comp="310" pin=0"/></net>

<net id="316"><net_src comp="304" pin="2"/><net_sink comp="310" pin=1"/></net>

<net id="317"><net_src comp="68" pin="0"/><net_sink comp="310" pin=2"/></net>

<net id="322"><net_src comp="70" pin="0"/><net_sink comp="318" pin=0"/></net>

<net id="326"><net_src comp="318" pin="2"/><net_sink comp="323" pin=0"/></net>

<net id="332"><net_src comp="310" pin="3"/><net_sink comp="327" pin=0"/></net>

<net id="333"><net_src comp="323" pin="1"/><net_sink comp="327" pin=1"/></net>

<net id="334"><net_src comp="304" pin="2"/><net_sink comp="327" pin=2"/></net>

<net id="338"><net_src comp="327" pin="3"/><net_sink comp="335" pin=0"/></net>

<net id="342"><net_src comp="335" pin="1"/><net_sink comp="339" pin=0"/></net>

<net id="347"><net_src comp="297" pin="1"/><net_sink comp="343" pin=0"/></net>

<net id="348"><net_src comp="339" pin="1"/><net_sink comp="343" pin=1"/></net>

<net id="353"><net_src comp="297" pin="1"/><net_sink comp="349" pin=0"/></net>

<net id="354"><net_src comp="339" pin="1"/><net_sink comp="349" pin=1"/></net>

<net id="360"><net_src comp="72" pin="0"/><net_sink comp="355" pin=0"/></net>

<net id="361"><net_src comp="343" pin="2"/><net_sink comp="355" pin=1"/></net>

<net id="362"><net_src comp="74" pin="0"/><net_sink comp="355" pin=2"/></net>

<net id="366"><net_src comp="355" pin="3"/><net_sink comp="363" pin=0"/></net>

<net id="373"><net_src comp="76" pin="0"/><net_sink comp="367" pin=0"/></net>

<net id="374"><net_src comp="349" pin="2"/><net_sink comp="367" pin=1"/></net>

<net id="375"><net_src comp="74" pin="0"/><net_sink comp="367" pin=2"/></net>

<net id="376"><net_src comp="78" pin="0"/><net_sink comp="367" pin=3"/></net>

<net id="382"><net_src comp="310" pin="3"/><net_sink comp="377" pin=0"/></net>

<net id="383"><net_src comp="363" pin="1"/><net_sink comp="377" pin=1"/></net>

<net id="384"><net_src comp="367" pin="4"/><net_sink comp="377" pin=2"/></net>

<net id="389"><net_src comp="26" pin="0"/><net_sink comp="385" pin=0"/></net>

<net id="395"><net_src comp="385" pin="2"/><net_sink comp="390" pin=1"/></net>

<net id="399"><net_src comp="159" pin="2"/><net_sink comp="396" pin=0"/></net>

<net id="400"><net_src comp="396" pin="1"/><net_sink comp="165" pin=1"/></net>

<net id="404"><net_src comp="104" pin="2"/><net_sink comp="401" pin=0"/></net>

<net id="405"><net_src comp="401" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="409"><net_src comp="171" pin="2"/><net_sink comp="406" pin=0"/></net>

<net id="410"><net_src comp="406" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="414"><net_src comp="181" pin="2"/><net_sink comp="411" pin=0"/></net>

<net id="415"><net_src comp="411" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="419"><net_src comp="187" pin="1"/><net_sink comp="416" pin=0"/></net>

<net id="420"><net_src comp="416" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="424"><net_src comp="190" pin="1"/><net_sink comp="421" pin=0"/></net>

<net id="425"><net_src comp="421" pin="1"/><net_sink comp="193" pin=1"/></net>

<net id="429"><net_src comp="193" pin="2"/><net_sink comp="426" pin=0"/></net>

<net id="430"><net_src comp="426" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="434"><net_src comp="202" pin="2"/><net_sink comp="431" pin=0"/></net>

<net id="435"><net_src comp="431" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="439"><net_src comp="211" pin="2"/><net_sink comp="436" pin=0"/></net>

<net id="440"><net_src comp="436" pin="1"/><net_sink comp="140" pin=0"/></net>

<net id="444"><net_src comp="116" pin="3"/><net_sink comp="441" pin=0"/></net>

<net id="445"><net_src comp="441" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="449"><net_src comp="218" pin="3"/><net_sink comp="446" pin=0"/></net>

<net id="450"><net_src comp="446" pin="1"/><net_sink comp="240" pin=1"/></net>

<net id="454"><net_src comp="226" pin="4"/><net_sink comp="451" pin=0"/></net>

<net id="455"><net_src comp="451" pin="1"/><net_sink comp="240" pin=3"/></net>

<net id="459"><net_src comp="236" pin="1"/><net_sink comp="456" pin=0"/></net>

<net id="460"><net_src comp="456" pin="1"/><net_sink comp="240" pin=5"/></net>

<net id="464"><net_src comp="251" pin="1"/><net_sink comp="461" pin=0"/></net>

<net id="465"><net_src comp="461" pin="1"/><net_sink comp="140" pin=0"/></net>

<net id="469"><net_src comp="266" pin="3"/><net_sink comp="466" pin=0"/></net>

<net id="470"><net_src comp="466" pin="1"/><net_sink comp="390" pin=0"/></net>

<net id="474"><net_src comp="274" pin="4"/><net_sink comp="471" pin=0"/></net>

<net id="475"><net_src comp="471" pin="1"/><net_sink comp="301" pin=0"/></net>

<net id="476"><net_src comp="471" pin="1"/><net_sink comp="318" pin=1"/></net>

<net id="480"><net_src comp="284" pin="1"/><net_sink comp="477" pin=0"/></net>

<net id="481"><net_src comp="477" pin="1"/><net_sink comp="288" pin=2"/></net>

<net id="485"><net_src comp="377" pin="3"/><net_sink comp="482" pin=0"/></net>

<net id="486"><net_src comp="482" pin="1"/><net_sink comp="385" pin=1"/></net>

<net id="487"><net_src comp="482" pin="1"/><net_sink comp="390" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: fn1 : p | {119 120 }
	Port: fn1 : p_7 | {1 }
	Port: fn1 : p_9 | {107 }
	Port: fn1 : p_13 | {36 }
  - Chain level:
	State 1
		add_ln17 : 1
		urem_ln17 : 2
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
		trunc_ln17 : 1
		add_ln17_1 : 2
	State 38
		udiv_ln16 : 1
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
		sub_ln16 : 1
	State 107
		xor_ln16 : 1
		v_5 : 1
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
		p_load : 1
	State 120
		tmp : 1
		tmp_3 : 1
		trunc_ln20 : 1
	State 121
		zext_ln20 : 1
		conv : 2
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
	State 130
	State 131
	State 132
	State 133
	State 134
	State 135
	State 136
	State 137
	State 138
	State 139
	State 140
	State 141
	State 142
	State 143
	State 144
	State 145
	State 146
	State 147
	State 148
	State 149
	State 150
	State 151
	State 152
	State 153
	State 154
	State 155
	State 156
	State 157
	State 158
	State 159
	State 160
	State 161
	State 162
	State 163
	State 164
	State 165
	State 166
	State 167
	State 168
	State 169
	State 170
	State 171
	State 172
	State 173
	State 174
	State 175
	State 176
	State 177
	State 178
	State 179
	State 180
	State 181
	State 182
	State 183
	State 184
	State 185
		bitcast_ln19 : 1
		data_V : 2
		p_Result_s : 2
		tmp_9 : 2
		tmp_10 : 2
	State 186
		zext_ln15 : 1
		add_ln510 : 1
		isNeg : 2
		sext_ln1311 : 1
		ush : 3
		sh_prom_i_i_i_i_i_cast_cast_cast : 4
		sh_prom_i_i_i_i_i_cast_cast_cast_cast : 5
		r_V : 6
		r_V_1 : 6
		tmp_8 : 7
		zext_ln662 : 8
		tmp_5 : 7
		val : 9
	State 187
		result_V : 1
		ret_ln21 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------------------|---------|---------|---------|
| Operation|                Functional Unit               |   DSP   |    FF   |   LUT   |
|----------|----------------------------------------------|---------|---------|---------|
|   dadd   |                  grp_fu_130                  |    3    |   630   |   1141  |
|----------|----------------------------------------------|---------|---------|---------|
|   udiv   |                  grp_fu_193                  |    0    |   779   |   469   |
|----------|----------------------------------------------|---------|---------|---------|
|   urem   |                  grp_fu_165                  |    0    |   406   |   245   |
|----------|----------------------------------------------|---------|---------|---------|
|    mul   |                  grp_fu_171                  |    0    |   165   |    50   |
|----------|----------------------------------------------|---------|---------|---------|
|   lshr   |                  r_V_fu_343                  |    0    |    0    |   161   |
|----------|----------------------------------------------|---------|---------|---------|
|    shl   |                 r_V_1_fu_349                 |    0    |    0    |   161   |
|----------|----------------------------------------------|---------|---------|---------|
|          |                sub_ln16_fu_202               |    0    |    0    |    63   |
|    sub   |               sub_ln1311_fu_318              |    0    |    0    |    12   |
|          |               result_V_2_fu_385              |    0    |    0    |    71   |
|----------|----------------------------------------------|---------|---------|---------|
|          |                  ush_fu_327                  |    0    |    0    |    12   |
|  select  |                  val_fu_377                  |    0    |    0    |    64   |
|          |                result_V_fu_390               |    0    |    0    |    64   |
|----------|----------------------------------------------|---------|---------|---------|
|    xor   |                xor_ln16_fu_211               |    0    |    0    |    64   |
|          |                 data_V_fu_260                |    0    |    0    |    64   |
|----------|----------------------------------------------|---------|---------|---------|
|          |                add_ln17_fu_159               |    0    |    0    |    39   |
|    add   |               add_ln17_1_fu_181              |    0    |    0    |    39   |
|          |               add_ln510_fu_304               |    0    |    0    |    12   |
|----------|----------------------------------------------|---------|---------|---------|
|          |                 v_read_fu_98                 |    0    |    0    |    0    |
|   read   |             p_13_read_read_fu_104            |    0    |    0    |    0    |
|          |             p_9_read_read_fu_110             |    0    |    0    |    0    |
|----------|----------------------------------------------|---------|---------|---------|
|   ddiv   |                  grp_fu_136                  |    0    |    0    |    0    |
|----------|----------------------------------------------|---------|---------|---------|
|  uitodp  |                  grp_fu_140                  |    0    |    0    |    0    |
|----------|----------------------------------------------|---------|---------|---------|
|          |               zext_ln12_fu_155               |    0    |    0    |    0    |
|          |               zext_ln16_fu_190               |    0    |    0    |    0    |
|          |               zext_ln20_fu_251               |    0    |    0    |    0    |
|   zext   |               zext_ln15_fu_297               |    0    |    0    |    0    |
|          |               zext_ln510_fu_301              |    0    |    0    |    0    |
|          | sh_prom_i_i_i_i_i_cast_cast_cast_cast_fu_339 |    0    |    0    |    0    |
|          |               zext_ln662_fu_363              |    0    |    0    |    0    |
|----------|----------------------------------------------|---------|---------|---------|
|          |               trunc_ln17_fu_177              |    0    |    0    |    0    |
|   trunc  |               trunc_ln16_fu_199              |    0    |    0    |    0    |
|          |               trunc_ln20_fu_236              |    0    |    0    |    0    |
|          |                 tmp_10_fu_284                |    0    |    0    |    0    |
|----------|----------------------------------------------|---------|---------|---------|
|          |               sext_ln16_fu_187               |    0    |    0    |    0    |
|   sext   |              sext_ln16_1_fu_208              |    0    |    0    |    0    |
|          |              sext_ln1311_fu_323              |    0    |    0    |    0    |
|          |    sh_prom_i_i_i_i_i_cast_cast_cast_fu_335   |    0    |    0    |    0    |
|----------|----------------------------------------------|---------|---------|---------|
|          |                  tmp_fu_218                  |    0    |    0    |    0    |
| bitselect|               p_Result_s_fu_266              |    0    |    0    |    0    |
|          |                 isNeg_fu_310                 |    0    |    0    |    0    |
|          |                 tmp_8_fu_355                 |    0    |    0    |    0    |
|----------|----------------------------------------------|---------|---------|---------|
|          |                 tmp_3_fu_226                 |    0    |    0    |    0    |
|partselect|                 tmp_9_fu_274                 |    0    |    0    |    0    |
|          |                 tmp_5_fu_367                 |    0    |    0    |    0    |
|----------|----------------------------------------------|---------|---------|---------|
|bitconcatenate|                 and_ln_fu_240                |    0    |    0    |    0    |
|          |                mantissa_fu_288               |    0    |    0    |    0    |
|----------|----------------------------------------------|---------|---------|---------|
|   Total  |                                              |    3    |   1980  |   2731  |
|----------|----------------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
|add_ln17_1_reg_411|   32   |
| add_ln17_reg_396 |   33   |
| mul_ln16_reg_406 |   32   |
| p_13_read_reg_401|   32   |
|p_Result_s_reg_466|    1   |
|  p_addr_reg_441  |    2   |
|      reg_143     |   64   |
|      reg_149     |   64   |
| sext_ln16_reg_416|   64   |
| sub_ln16_reg_431 |   56   |
|  tmp_10_reg_477  |   52   |
|   tmp_3_reg_451  |    2   |
|   tmp_9_reg_471  |   11   |
|    tmp_reg_446   |    1   |
|trunc_ln20_reg_456|    1   |
| udiv_ln16_reg_426|   56   |
|    val_reg_482   |   64   |
| xor_ln16_reg_436 |   64   |
| zext_ln16_reg_421|   64   |
| zext_ln20_reg_461|   32   |
+------------------+--------+
|       Total      |   727  |
+------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_124 |  p0  |   2  |   2  |    4   ||    9    |
|     grp_fu_130    |  p0  |   2  |  64  |   128  ||    9    |
|     grp_fu_130    |  p1  |   2  |  64  |   128  |
|     grp_fu_140    |  p0  |   4  |  64  |   256  ||    20   |
|     grp_fu_165    |  p1  |   2  |  33  |   66   ||    9    |
|     grp_fu_171    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_193    |  p0  |   2  |  64  |   128  ||    9    |
|     grp_fu_193    |  p1  |   2  |  32  |   64   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   838  || 12.9426 ||    74   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    3   |    -   |  1980  |  2731  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   12   |    -   |   74   |
|  Register |    -   |    -   |   727  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    3   |   12   |  2707  |  2805  |
+-----------+--------+--------+--------+--------+
