-- ==============================================================
-- Generated by Vitis HLS v2025.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity unet_pvm_top_pvm_merge_and_project_config_enc5_Pipeline_VITIS_LOOP_125_7 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    merged_reload : IN STD_LOGIC_VECTOR (17 downto 0);
    merged_1_reload : IN STD_LOGIC_VECTOR (17 downto 0);
    merged_2_reload : IN STD_LOGIC_VECTOR (17 downto 0);
    merged_3_reload : IN STD_LOGIC_VECTOR (17 downto 0);
    merged_4_reload : IN STD_LOGIC_VECTOR (17 downto 0);
    merged_5_reload : IN STD_LOGIC_VECTOR (17 downto 0);
    merged_6_reload : IN STD_LOGIC_VECTOR (17 downto 0);
    merged_7_reload : IN STD_LOGIC_VECTOR (17 downto 0);
    merged_8_reload : IN STD_LOGIC_VECTOR (17 downto 0);
    merged_9_reload : IN STD_LOGIC_VECTOR (17 downto 0);
    merged_10_reload : IN STD_LOGIC_VECTOR (17 downto 0);
    merged_11_reload : IN STD_LOGIC_VECTOR (17 downto 0);
    merged_12_reload : IN STD_LOGIC_VECTOR (17 downto 0);
    merged_13_reload : IN STD_LOGIC_VECTOR (17 downto 0);
    merged_14_reload : IN STD_LOGIC_VECTOR (17 downto 0);
    merged_15_reload : IN STD_LOGIC_VECTOR (17 downto 0);
    merged_16_reload : IN STD_LOGIC_VECTOR (17 downto 0);
    merged_17_reload : IN STD_LOGIC_VECTOR (17 downto 0);
    merged_18_reload : IN STD_LOGIC_VECTOR (17 downto 0);
    merged_19_reload : IN STD_LOGIC_VECTOR (17 downto 0);
    merged_20_reload : IN STD_LOGIC_VECTOR (17 downto 0);
    merged_21_reload : IN STD_LOGIC_VECTOR (17 downto 0);
    merged_22_reload : IN STD_LOGIC_VECTOR (17 downto 0);
    merged_23_reload : IN STD_LOGIC_VECTOR (17 downto 0);
    merged_24_reload : IN STD_LOGIC_VECTOR (17 downto 0);
    merged_25_reload : IN STD_LOGIC_VECTOR (17 downto 0);
    merged_26_reload : IN STD_LOGIC_VECTOR (17 downto 0);
    merged_27_reload : IN STD_LOGIC_VECTOR (17 downto 0);
    merged_28_reload : IN STD_LOGIC_VECTOR (17 downto 0);
    merged_29_reload : IN STD_LOGIC_VECTOR (17 downto 0);
    merged_30_reload : IN STD_LOGIC_VECTOR (17 downto 0);
    merged_31_reload : IN STD_LOGIC_VECTOR (17 downto 0);
    conv_i_i16_i739 : IN STD_LOGIC_VECTOR (17 downto 0);
    var_5_out : OUT STD_LOGIC_VECTOR (17 downto 0);
    var_5_out_ap_vld : OUT STD_LOGIC );
end;


architecture behav of unet_pvm_top_pvm_merge_and_project_config_enc5_Pipeline_VITIS_LOOP_125_7 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv18_0 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000000000";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv6_20 : STD_LOGIC_VECTOR (5 downto 0) := "100000";
    constant ap_const_lv6_1 : STD_LOGIC_VECTOR (5 downto 0) := "000001";
    constant ap_const_lv32_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010010";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv18_1FFFF : STD_LOGIC_VECTOR (17 downto 0) := "011111111111111111";
    constant ap_const_lv18_20000 : STD_LOGIC_VECTOR (17 downto 0) := "100000000000000000";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv10_0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv32_23 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100011";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_1B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011011";
    constant ap_const_lv32_1C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011100";
    constant ap_const_lv32_1D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011101";
    constant ap_const_lv7_7F : STD_LOGIC_VECTOR (6 downto 0) := "1111111";
    constant ap_const_lv8_FF : STD_LOGIC_VECTOR (7 downto 0) := "11111111";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal icmp_ln125_fu_438_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal icmp_ln125_reg_925 : STD_LOGIC_VECTOR (0 downto 0);
    signal diff_2_fu_646_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal diff_2_reg_929 : STD_LOGIC_VECTOR (17 downto 0);
    signal mul_ln128_fu_662_p2 : STD_LOGIC_VECTOR (35 downto 0);
    signal mul_ln128_reg_934 : STD_LOGIC_VECTOR (35 downto 0);
    signal tmp_289_reg_939 : STD_LOGIC_VECTOR (0 downto 0);
    signal var_fu_208 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000000000";
    signal var_6_fu_893_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal ap_loop_init : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
    signal c_2_fu_212 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal add_ln125_fu_444_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_sig_allocacmp_c : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal tmp_124_fu_454_p65 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_124_fu_454_p66 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_124_fu_454_p67 : STD_LOGIC_VECTOR (17 downto 0);
    signal sext_ln127_fu_590_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal conv_i_i16_i739_cast_fu_421_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal sub_ln127_fu_594_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp_fu_600_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_287_fu_612_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln127_fu_620_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln127_fu_626_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln127_1_fu_632_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln127_fu_638_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal diff_fu_608_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal mul_ln128_fu_662_p0 : STD_LOGIC_VECTOR (17 downto 0);
    signal sext_ln128_fu_659_p1 : STD_LOGIC_VECTOR (35 downto 0);
    signal mul_ln128_fu_662_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal shl_ln3_fu_679_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln128_1_fu_687_p1 : STD_LOGIC_VECTOR (35 downto 0);
    signal add_ln128_fu_691_p2 : STD_LOGIC_VECTOR (35 downto 0);
    signal var_4_fu_704_p4 : STD_LOGIC_VECTOR (17 downto 0);
    signal zext_ln128_fu_722_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal var_5_fu_725_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_291_fu_731_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_290_fu_714_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln128_fu_739_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_136_fu_759_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_137_fu_775_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal and_ln128_fu_745_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln128_1_fu_785_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln128_2_fu_791_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_292_fu_751_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln128_fu_769_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln128_1_fu_805_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln128_1_fu_811_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln128_fu_797_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln128_2_fu_831_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_288_fu_696_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln128_fu_837_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln128_3_fu_843_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln128_1_fu_817_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln128_2_fu_825_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln128_4_fu_855_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln128_2_fu_861_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln128_4_fu_867_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln128_3_fu_849_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln128_5_fu_873_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln128_1_fu_887_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln128_2_fu_879_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_ready_sig : STD_LOGIC;
    signal ap_done_sig : STD_LOGIC;
    signal tmp_124_fu_454_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_124_fu_454_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_124_fu_454_p5 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_124_fu_454_p7 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_124_fu_454_p9 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_124_fu_454_p11 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_124_fu_454_p13 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_124_fu_454_p15 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_124_fu_454_p17 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_124_fu_454_p19 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_124_fu_454_p21 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_124_fu_454_p23 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_124_fu_454_p25 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_124_fu_454_p27 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_124_fu_454_p29 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_124_fu_454_p31 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_124_fu_454_p33 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_124_fu_454_p35 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_124_fu_454_p37 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_124_fu_454_p39 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_124_fu_454_p41 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_124_fu_454_p43 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_124_fu_454_p45 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_124_fu_454_p47 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_124_fu_454_p49 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_124_fu_454_p51 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_124_fu_454_p53 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_124_fu_454_p55 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_124_fu_454_p57 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_124_fu_454_p59 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_124_fu_454_p61 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_124_fu_454_p63 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_ce_reg : STD_LOGIC;

    component unet_pvm_top_sparsemux_65_5_18_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        CASE0 : STD_LOGIC_VECTOR (4 downto 0);
        din0_WIDTH : INTEGER;
        CASE1 : STD_LOGIC_VECTOR (4 downto 0);
        din1_WIDTH : INTEGER;
        CASE2 : STD_LOGIC_VECTOR (4 downto 0);
        din2_WIDTH : INTEGER;
        CASE3 : STD_LOGIC_VECTOR (4 downto 0);
        din3_WIDTH : INTEGER;
        CASE4 : STD_LOGIC_VECTOR (4 downto 0);
        din4_WIDTH : INTEGER;
        CASE5 : STD_LOGIC_VECTOR (4 downto 0);
        din5_WIDTH : INTEGER;
        CASE6 : STD_LOGIC_VECTOR (4 downto 0);
        din6_WIDTH : INTEGER;
        CASE7 : STD_LOGIC_VECTOR (4 downto 0);
        din7_WIDTH : INTEGER;
        CASE8 : STD_LOGIC_VECTOR (4 downto 0);
        din8_WIDTH : INTEGER;
        CASE9 : STD_LOGIC_VECTOR (4 downto 0);
        din9_WIDTH : INTEGER;
        CASE10 : STD_LOGIC_VECTOR (4 downto 0);
        din10_WIDTH : INTEGER;
        CASE11 : STD_LOGIC_VECTOR (4 downto 0);
        din11_WIDTH : INTEGER;
        CASE12 : STD_LOGIC_VECTOR (4 downto 0);
        din12_WIDTH : INTEGER;
        CASE13 : STD_LOGIC_VECTOR (4 downto 0);
        din13_WIDTH : INTEGER;
        CASE14 : STD_LOGIC_VECTOR (4 downto 0);
        din14_WIDTH : INTEGER;
        CASE15 : STD_LOGIC_VECTOR (4 downto 0);
        din15_WIDTH : INTEGER;
        CASE16 : STD_LOGIC_VECTOR (4 downto 0);
        din16_WIDTH : INTEGER;
        CASE17 : STD_LOGIC_VECTOR (4 downto 0);
        din17_WIDTH : INTEGER;
        CASE18 : STD_LOGIC_VECTOR (4 downto 0);
        din18_WIDTH : INTEGER;
        CASE19 : STD_LOGIC_VECTOR (4 downto 0);
        din19_WIDTH : INTEGER;
        CASE20 : STD_LOGIC_VECTOR (4 downto 0);
        din20_WIDTH : INTEGER;
        CASE21 : STD_LOGIC_VECTOR (4 downto 0);
        din21_WIDTH : INTEGER;
        CASE22 : STD_LOGIC_VECTOR (4 downto 0);
        din22_WIDTH : INTEGER;
        CASE23 : STD_LOGIC_VECTOR (4 downto 0);
        din23_WIDTH : INTEGER;
        CASE24 : STD_LOGIC_VECTOR (4 downto 0);
        din24_WIDTH : INTEGER;
        CASE25 : STD_LOGIC_VECTOR (4 downto 0);
        din25_WIDTH : INTEGER;
        CASE26 : STD_LOGIC_VECTOR (4 downto 0);
        din26_WIDTH : INTEGER;
        CASE27 : STD_LOGIC_VECTOR (4 downto 0);
        din27_WIDTH : INTEGER;
        CASE28 : STD_LOGIC_VECTOR (4 downto 0);
        din28_WIDTH : INTEGER;
        CASE29 : STD_LOGIC_VECTOR (4 downto 0);
        din29_WIDTH : INTEGER;
        CASE30 : STD_LOGIC_VECTOR (4 downto 0);
        din30_WIDTH : INTEGER;
        CASE31 : STD_LOGIC_VECTOR (4 downto 0);
        din31_WIDTH : INTEGER;
        def_WIDTH : INTEGER;
        sel_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (17 downto 0);
        din1 : IN STD_LOGIC_VECTOR (17 downto 0);
        din2 : IN STD_LOGIC_VECTOR (17 downto 0);
        din3 : IN STD_LOGIC_VECTOR (17 downto 0);
        din4 : IN STD_LOGIC_VECTOR (17 downto 0);
        din5 : IN STD_LOGIC_VECTOR (17 downto 0);
        din6 : IN STD_LOGIC_VECTOR (17 downto 0);
        din7 : IN STD_LOGIC_VECTOR (17 downto 0);
        din8 : IN STD_LOGIC_VECTOR (17 downto 0);
        din9 : IN STD_LOGIC_VECTOR (17 downto 0);
        din10 : IN STD_LOGIC_VECTOR (17 downto 0);
        din11 : IN STD_LOGIC_VECTOR (17 downto 0);
        din12 : IN STD_LOGIC_VECTOR (17 downto 0);
        din13 : IN STD_LOGIC_VECTOR (17 downto 0);
        din14 : IN STD_LOGIC_VECTOR (17 downto 0);
        din15 : IN STD_LOGIC_VECTOR (17 downto 0);
        din16 : IN STD_LOGIC_VECTOR (17 downto 0);
        din17 : IN STD_LOGIC_VECTOR (17 downto 0);
        din18 : IN STD_LOGIC_VECTOR (17 downto 0);
        din19 : IN STD_LOGIC_VECTOR (17 downto 0);
        din20 : IN STD_LOGIC_VECTOR (17 downto 0);
        din21 : IN STD_LOGIC_VECTOR (17 downto 0);
        din22 : IN STD_LOGIC_VECTOR (17 downto 0);
        din23 : IN STD_LOGIC_VECTOR (17 downto 0);
        din24 : IN STD_LOGIC_VECTOR (17 downto 0);
        din25 : IN STD_LOGIC_VECTOR (17 downto 0);
        din26 : IN STD_LOGIC_VECTOR (17 downto 0);
        din27 : IN STD_LOGIC_VECTOR (17 downto 0);
        din28 : IN STD_LOGIC_VECTOR (17 downto 0);
        din29 : IN STD_LOGIC_VECTOR (17 downto 0);
        din30 : IN STD_LOGIC_VECTOR (17 downto 0);
        din31 : IN STD_LOGIC_VECTOR (17 downto 0);
        def : IN STD_LOGIC_VECTOR (17 downto 0);
        sel : IN STD_LOGIC_VECTOR (4 downto 0);
        dout : OUT STD_LOGIC_VECTOR (17 downto 0) );
    end component;


    component unet_pvm_top_mul_18s_18s_36_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (17 downto 0);
        din1 : IN STD_LOGIC_VECTOR (17 downto 0);
        dout : OUT STD_LOGIC_VECTOR (35 downto 0) );
    end component;


    component unet_pvm_top_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    sparsemux_65_5_18_1_1_U891 : component unet_pvm_top_sparsemux_65_5_18_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "00000",
        din0_WIDTH => 18,
        CASE1 => "00001",
        din1_WIDTH => 18,
        CASE2 => "00010",
        din2_WIDTH => 18,
        CASE3 => "00011",
        din3_WIDTH => 18,
        CASE4 => "00100",
        din4_WIDTH => 18,
        CASE5 => "00101",
        din5_WIDTH => 18,
        CASE6 => "00110",
        din6_WIDTH => 18,
        CASE7 => "00111",
        din7_WIDTH => 18,
        CASE8 => "01000",
        din8_WIDTH => 18,
        CASE9 => "01001",
        din9_WIDTH => 18,
        CASE10 => "01010",
        din10_WIDTH => 18,
        CASE11 => "01011",
        din11_WIDTH => 18,
        CASE12 => "01100",
        din12_WIDTH => 18,
        CASE13 => "01101",
        din13_WIDTH => 18,
        CASE14 => "01110",
        din14_WIDTH => 18,
        CASE15 => "01111",
        din15_WIDTH => 18,
        CASE16 => "10000",
        din16_WIDTH => 18,
        CASE17 => "10001",
        din17_WIDTH => 18,
        CASE18 => "10010",
        din18_WIDTH => 18,
        CASE19 => "10011",
        din19_WIDTH => 18,
        CASE20 => "10100",
        din20_WIDTH => 18,
        CASE21 => "10101",
        din21_WIDTH => 18,
        CASE22 => "10110",
        din22_WIDTH => 18,
        CASE23 => "10111",
        din23_WIDTH => 18,
        CASE24 => "11000",
        din24_WIDTH => 18,
        CASE25 => "11001",
        din25_WIDTH => 18,
        CASE26 => "11010",
        din26_WIDTH => 18,
        CASE27 => "11011",
        din27_WIDTH => 18,
        CASE28 => "11100",
        din28_WIDTH => 18,
        CASE29 => "11101",
        din29_WIDTH => 18,
        CASE30 => "11110",
        din30_WIDTH => 18,
        CASE31 => "11111",
        din31_WIDTH => 18,
        def_WIDTH => 18,
        sel_WIDTH => 5,
        dout_WIDTH => 18)
    port map (
        din0 => merged_reload,
        din1 => merged_1_reload,
        din2 => merged_2_reload,
        din3 => merged_3_reload,
        din4 => merged_4_reload,
        din5 => merged_5_reload,
        din6 => merged_6_reload,
        din7 => merged_7_reload,
        din8 => merged_8_reload,
        din9 => merged_9_reload,
        din10 => merged_10_reload,
        din11 => merged_11_reload,
        din12 => merged_12_reload,
        din13 => merged_13_reload,
        din14 => merged_14_reload,
        din15 => merged_15_reload,
        din16 => merged_16_reload,
        din17 => merged_17_reload,
        din18 => merged_18_reload,
        din19 => merged_19_reload,
        din20 => merged_20_reload,
        din21 => merged_21_reload,
        din22 => merged_22_reload,
        din23 => merged_23_reload,
        din24 => merged_24_reload,
        din25 => merged_25_reload,
        din26 => merged_26_reload,
        din27 => merged_27_reload,
        din28 => merged_28_reload,
        din29 => merged_29_reload,
        din30 => merged_30_reload,
        din31 => merged_31_reload,
        def => tmp_124_fu_454_p65,
        sel => tmp_124_fu_454_p66,
        dout => tmp_124_fu_454_p67);

    mul_18s_18s_36_1_1_U892 : component unet_pvm_top_mul_18s_18s_36_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 18,
        din1_WIDTH => 18,
        dout_WIDTH => 36)
    port map (
        din0 => mul_ln128_fu_662_p0,
        din1 => mul_ln128_fu_662_p1,
        dout => mul_ln128_fu_662_p2);

    flow_control_loop_pipe_sequential_init_U : component unet_pvm_top_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready_sig,
        ap_done => ap_done_sig,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_exit_ready_pp0_iter1_reg = ap_const_logic_1))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter0_stage0)) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    c_2_fu_212_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if (((icmp_ln125_fu_438_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                    c_2_fu_212 <= add_ln125_fu_444_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    c_2_fu_212 <= ap_const_lv6_0;
                end if;
            end if; 
        end if;
    end process;

    var_fu_208_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    var_fu_208 <= ap_const_lv18_0;
                elsif ((ap_enable_reg_pp0_iter2 = ap_const_logic_1)) then 
                    var_fu_208 <= var_6_fu_893_p3;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
                diff_2_reg_929 <= diff_2_fu_646_p3;
                icmp_ln125_reg_925 <= icmp_ln125_fu_438_p2;
                mul_ln128_reg_934 <= mul_ln128_fu_662_p2;
                tmp_289_reg_939 <= mul_ln128_fu_662_p2(9 downto 9);
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    add_ln125_fu_444_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_c) + unsigned(ap_const_lv6_1));
    add_ln128_fu_691_p2 <= std_logic_vector(unsigned(mul_ln128_reg_934) + unsigned(sext_ln128_1_fu_687_p1));
    and_ln127_fu_626_p2 <= (xor_ln127_fu_620_p2 and tmp_287_fu_612_p3);
    and_ln128_1_fu_811_p2 <= (xor_ln128_1_fu_805_p2 and icmp_ln128_fu_769_p2);
    and_ln128_2_fu_825_p2 <= (icmp_ln128_1_fu_785_p2 and and_ln128_fu_745_p2);
    and_ln128_3_fu_849_p2 <= (xor_ln128_3_fu_843_p2 and or_ln128_fu_837_p2);
    and_ln128_4_fu_855_p2 <= (tmp_291_fu_731_p3 and select_ln128_1_fu_817_p3);
    and_ln128_5_fu_873_p2 <= (xor_ln128_4_fu_867_p2 and tmp_288_fu_696_p3);
    and_ln128_fu_745_p2 <= (xor_ln128_fu_739_p2 and tmp_290_fu_714_p3);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_01001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_exit_pp0_iter0_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone, icmp_ln125_fu_438_p2)
    begin
        if (((icmp_ln125_fu_438_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_done <= ap_done_sig;

    ap_done_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone, ap_loop_exit_ready_pp0_iter1_reg, ap_done_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_exit_ready_pp0_iter1_reg = ap_const_logic_1))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start_int;

    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage0;
    ap_ready <= ap_ready_sig;

    ap_ready_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_c_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_loop_init, c_2_fu_212)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
            ap_sig_allocacmp_c <= ap_const_lv6_0;
        else 
            ap_sig_allocacmp_c <= c_2_fu_212;
        end if; 
    end process;

        conv_i_i16_i739_cast_fu_421_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(conv_i_i16_i739),19));

    diff_2_fu_646_p3 <= 
        select_ln127_fu_638_p3 when (xor_ln127_1_fu_632_p2(0) = '1') else 
        diff_fu_608_p1;
    diff_fu_608_p1 <= sub_ln127_fu_594_p2(18 - 1 downto 0);
    icmp_ln125_fu_438_p2 <= "1" when (ap_sig_allocacmp_c = ap_const_lv6_20) else "0";
    icmp_ln128_1_fu_785_p2 <= "1" when (tmp_137_fu_775_p4 = ap_const_lv8_FF) else "0";
    icmp_ln128_2_fu_791_p2 <= "1" when (tmp_137_fu_775_p4 = ap_const_lv8_0) else "0";
    icmp_ln128_fu_769_p2 <= "1" when (tmp_136_fu_759_p4 = ap_const_lv7_7F) else "0";
    mul_ln128_fu_662_p0 <= sext_ln128_fu_659_p1(18 - 1 downto 0);
    mul_ln128_fu_662_p1 <= sext_ln128_fu_659_p1(18 - 1 downto 0);
    or_ln128_1_fu_887_p2 <= (and_ln128_5_fu_873_p2 or and_ln128_3_fu_849_p2);
    or_ln128_2_fu_861_p2 <= (and_ln128_4_fu_855_p2 or and_ln128_2_fu_825_p2);
    or_ln128_fu_837_p2 <= (xor_ln128_2_fu_831_p2 or tmp_291_fu_731_p3);
    select_ln127_fu_638_p3 <= 
        ap_const_lv18_1FFFF when (and_ln127_fu_626_p2(0) = '1') else 
        ap_const_lv18_20000;
    select_ln128_1_fu_817_p3 <= 
        and_ln128_1_fu_811_p2 when (and_ln128_fu_745_p2(0) = '1') else 
        icmp_ln128_1_fu_785_p2;
    select_ln128_2_fu_879_p3 <= 
        ap_const_lv18_1FFFF when (and_ln128_3_fu_849_p2(0) = '1') else 
        ap_const_lv18_20000;
    select_ln128_fu_797_p3 <= 
        icmp_ln128_1_fu_785_p2 when (and_ln128_fu_745_p2(0) = '1') else 
        icmp_ln128_2_fu_791_p2;
        sext_ln127_fu_590_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_124_fu_454_p67),19));

        sext_ln128_1_fu_687_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln3_fu_679_p3),36));

        sext_ln128_fu_659_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(diff_2_reg_929),36));

    shl_ln3_fu_679_p3 <= (var_fu_208 & ap_const_lv10_0);
    sub_ln127_fu_594_p2 <= std_logic_vector(signed(sext_ln127_fu_590_p1) - signed(conv_i_i16_i739_cast_fu_421_p1));
    tmp_124_fu_454_p65 <= "XXXXXXXXXXXXXXXXXX";
    tmp_124_fu_454_p66 <= ap_sig_allocacmp_c(5 - 1 downto 0);
    tmp_136_fu_759_p4 <= add_ln128_fu_691_p2(35 downto 29);
    tmp_137_fu_775_p4 <= add_ln128_fu_691_p2(35 downto 28);
    tmp_287_fu_612_p3 <= sub_ln127_fu_594_p2(17 downto 17);
    tmp_288_fu_696_p3 <= add_ln128_fu_691_p2(35 downto 35);
    tmp_290_fu_714_p3 <= add_ln128_fu_691_p2(27 downto 27);
    tmp_291_fu_731_p3 <= var_5_fu_725_p2(17 downto 17);
    tmp_292_fu_751_p3 <= add_ln128_fu_691_p2(28 downto 28);
    tmp_fu_600_p3 <= sub_ln127_fu_594_p2(18 downto 18);
    var_4_fu_704_p4 <= add_ln128_fu_691_p2(27 downto 10);
    var_5_fu_725_p2 <= std_logic_vector(unsigned(var_4_fu_704_p4) + unsigned(zext_ln128_fu_722_p1));
    var_5_out <= var_fu_208;

    var_5_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, icmp_ln125_reg_925, ap_loop_exit_ready_pp0_iter1_reg)
    begin
        if (((icmp_ln125_reg_925 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_exit_ready_pp0_iter1_reg = ap_const_logic_1))) then 
            var_5_out_ap_vld <= ap_const_logic_1;
        else 
            var_5_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    var_6_fu_893_p3 <= 
        select_ln128_2_fu_879_p3 when (or_ln128_1_fu_887_p2(0) = '1') else 
        var_5_fu_725_p2;
    xor_ln127_1_fu_632_p2 <= (tmp_fu_600_p3 xor tmp_287_fu_612_p3);
    xor_ln127_fu_620_p2 <= (tmp_fu_600_p3 xor ap_const_lv1_1);
    xor_ln128_1_fu_805_p2 <= (tmp_292_fu_751_p3 xor ap_const_lv1_1);
    xor_ln128_2_fu_831_p2 <= (select_ln128_fu_797_p3 xor ap_const_lv1_1);
    xor_ln128_3_fu_843_p2 <= (tmp_288_fu_696_p3 xor ap_const_lv1_1);
    xor_ln128_4_fu_867_p2 <= (or_ln128_2_fu_861_p2 xor ap_const_lv1_1);
    xor_ln128_fu_739_p2 <= (tmp_291_fu_731_p3 xor ap_const_lv1_1);
    zext_ln128_fu_722_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_289_reg_939),18));
end behav;
