// Seed: 3893255414
module module_0 (
    input tri0 id_0,
    output tri0 id_1,
    input tri0 id_2,
    output uwire id_3,
    input wire id_4,
    input tri id_5,
    output wor id_6,
    input tri1 id_7,
    output wand id_8,
    input wor id_9,
    output wand id_10,
    input tri0 id_11,
    output wire id_12,
    input wor id_13,
    output wor id_14,
    output supply0 id_15
    , id_39,
    input wor id_16,
    input wor id_17,
    input supply0 id_18,
    output tri0 id_19,
    input tri0 id_20,
    input wand id_21,
    output tri1 id_22,
    output wand id_23,
    output tri0 id_24,
    output wand id_25,
    input tri id_26,
    input wire id_27,
    input uwire id_28,
    input wor id_29,
    input uwire id_30,
    input tri0 id_31,
    input tri id_32,
    output wor id_33,
    input supply1 id_34,
    input uwire id_35,
    input tri1 id_36,
    output wire id_37
);
endmodule
module module_1 (
    output tri1 id_0,
    input supply1 id_1,
    output uwire id_2,
    input tri1 id_3,
    input tri id_4,
    output supply0 id_5
);
  assign id_5 = id_4;
  module_0(
      id_3,
      id_0,
      id_3,
      id_5,
      id_1,
      id_3,
      id_5,
      id_4,
      id_2,
      id_1,
      id_5,
      id_1,
      id_2,
      id_3,
      id_0,
      id_0,
      id_4,
      id_4,
      id_1,
      id_0,
      id_3,
      id_4,
      id_0,
      id_5,
      id_5,
      id_0,
      id_1,
      id_4,
      id_4,
      id_4,
      id_3,
      id_4,
      id_4,
      id_0,
      id_1,
      id_3,
      id_3,
      id_0
  );
endmodule
