

================================================================
== Vivado HLS Report for 'get_last_centroids'
================================================================
* Date:           Wed Mar 18 11:34:30 2020

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        WeedD
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 50.00 ns | 8.727 ns |   6.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |        8|        8| 0.400 us | 0.400 us |    9|    9| dataflow |
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 2, States = { 1 2 }

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.73>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%size_read = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %size)" [./wd_stage_2.h:165]   --->   Operation 3 'read' 'size_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%seg_index_start_read = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %seg_index_start)" [./wd_stage_2.h:165]   --->   Operation 4 'read' 'seg_index_start_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%selected_line_read = call i3 @_ssdm_op_Read.ap_auto.i3(i3 %selected_line)" [./wd_stage_2.h:165]   --->   Operation 5 'read' 'selected_line_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [2/2] (1.73ns)   --->   "call void @get_last_centroids_L(i4 %size_read, i4 %seg_index_start_read, i3 %selected_line_read, [72 x i48]* %centroids, [4 x i48]* %last_c_2)" [./wd_stage_2.h:165]   --->   Operation 6 'call' <Predicate = true> <Delay = 1.73> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecDataflowPipeline(i32 -1, i32 0, [1 x i8]* @p_str) nounwind" [./wd_stage_2.h:167]   --->   Operation 7 'specdataflowpipeline' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8 [1/2] (0.00ns)   --->   "call void @get_last_centroids_L(i4 %size_read, i4 %seg_index_start_read, i3 %selected_line_read, [72 x i48]* %centroids, [4 x i48]* %last_c_2)" [./wd_stage_2.h:165]   --->   Operation 8 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "ret void" [./wd_stage_2.h:175]   --->   Operation 9 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 50ns, clock uncertainty: 6.25ns.

 <State 1>: 1.74ns
The critical path consists of the following:
	wire read on port 'size' (./wd_stage_2.h:165) [7]  (0 ns)
	'call' operation ('call_ln165', ./wd_stage_2.h:165) to 'get_last_centroids_L' [10]  (1.74 ns)

 <State 2>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
