Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.2 (win64) Build 6299465 Fri Nov 14 19:35:11 GMT 2025
| Date         : Wed Jan 21 20:39:03 2026
| Host         : KevinLenovo running 64-bit major release  (build 9200)
| Command      : report_design_analysis -max_paths 10 -setup -name design_analysis_1 -file design_analysis.rpt
| Design       : and_xor
| Device       : xcku5p
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-10

1. Setup Path Characteristics 1-10
----------------------------------

+----------+-------------+------------+-------------+------------+------------+-------+-------------------+---------------------------+-------------------+--------------+--------+------------------------------------------------------------------+-------------------+-----------------+-----------+---------------+--------------+---------------+---------+-------------+-----------+------------+------------+---------------------------+-------------------------+-----------------+---------------+
|   Paths  | Requirement | Path Delay | Logic Delay |  Net Delay | Clock Skew | Slack | Clock Uncertainty | Clock Pair Classification | Clock Delay Group | Logic Levels | Routes |                           Logical Path                           | Start Point Clock | End Point Clock | DSP Block | RAM Registers | IO Crossings | SLR Crossings | PBlocks | High Fanout | ASYNC REG | Dont Touch | Mark Debug | Start Point Pin Primitive | End Point Pin Primitive | Start Point Pin | End Point Pin |
+----------+-------------+------------+-------------+------------+------------+-------+-------------------+---------------------------+-------------------+--------------+--------+------------------------------------------------------------------+-------------------+-----------------+-----------+---------------+--------------+---------------+---------+-------------+-----------+------------+------------+---------------------------+-------------------------+-----------------+---------------+
| Path #1  | 2.500       | 1.497      | 0.655(44%)  | 0.842(56%) | -0.145     | 0.848 | 0.035             | Timed                     | Same Clock        | 5            | NA     | FDRE/C-(133)-LUT6-(1)-LUT6-(1)-LUT6-(1)-LUT6-(4)-LUT5-(1)-FDRE/D | sys_clk           | sys_clk         | None      | None-None     | 0            | 0             | 0       | 133         | 0         | 0          | 0          | FDRE/C                    | FDRE/D                  | b_reg[123]/C    | c_r_reg[5]/D  |
| Path #2  | 2.500       | 1.491      | 0.603(41%)  | 0.888(59%) | -0.145     | 0.854 | 0.035             | Timed                     | Same Clock        | 5            | NA     | FDRE/C-(133)-LUT6-(1)-LUT6-(1)-LUT6-(1)-LUT6-(4)-LUT6-(1)-FDRE/D | sys_clk           | sys_clk         | None      | None-None     | 0            | 0             | 0       | 133         | 0         | 0          | 0          | FDRE/C                    | FDRE/D                  | b_reg[123]/C    | c_r_reg[11]/D |
| Path #3  | 2.500       | 1.491      | 0.603(41%)  | 0.888(59%) | -0.145     | 0.854 | 0.035             | Timed                     | Same Clock        | 5            | NA     | FDRE/C-(133)-LUT6-(1)-LUT6-(1)-LUT6-(1)-LUT6-(4)-LUT6-(1)-FDRE/D | sys_clk           | sys_clk         | None      | None-None     | 0            | 0             | 0       | 133         | 0         | 0          | 0          | FDRE/C                    | FDRE/D                  | b_reg[123]/C    | c_r_reg[4]/D  |
| Path #4  | 2.500       | 1.491      | 0.603(41%)  | 0.888(59%) | -0.145     | 0.854 | 0.035             | Timed                     | Same Clock        | 5            | NA     | FDRE/C-(133)-LUT6-(1)-LUT6-(1)-LUT6-(1)-LUT6-(4)-LUT5-(1)-FDRE/D | sys_clk           | sys_clk         | None      | None-None     | 0            | 0             | 0       | 133         | 0         | 0          | 0          | FDRE/C                    | FDRE/D                  | b_reg[123]/C    | c_r_reg[6]/D  |
| Path #5  | 2.500       | 1.478      | 0.553(38%)  | 0.925(62%) | -0.145     | 0.867 | 0.035             | Timed                     | Same Clock        | 5            | NA     | FDRE/C-(138)-LUT6-(1)-LUT6-(1)-LUT6-(1)-LUT5-(4)-LUT6-(1)-FDRE/D | sys_clk           | sys_clk         | None      | None-None     | 0            | 0             | 0       | 138         | 0         | 0          | 0          | FDRE/C                    | FDRE/D                  | b_reg[127]/C    | c_r_reg[64]/D |
| Path #6  | 2.500       | 1.476      | 0.553(38%)  | 0.923(62%) | -0.145     | 0.869 | 0.035             | Timed                     | Same Clock        | 5            | NA     | FDRE/C-(130)-LUT6-(1)-LUT6-(1)-LUT6-(1)-LUT6-(4)-LUT5-(1)-FDRE/D | sys_clk           | sys_clk         | None      | None-None     | 0            | 0             | 0       | 130         | 0         | 0          | 0          | FDRE/C                    | FDRE/D                  | b_reg[38]/C     | c_r_reg[12]/D |
| Path #7  | 2.500       | 1.467      | 0.543(38%)  | 0.924(62%) | -0.145     | 0.878 | 0.035             | Timed                     | Same Clock        | 5            | NA     | FDRE/C-(138)-LUT6-(1)-LUT6-(1)-LUT6-(1)-LUT5-(4)-LUT6-(1)-FDRE/D | sys_clk           | sys_clk         | None      | None-None     | 0            | 0             | 0       | 138         | 0         | 0          | 0          | FDRE/C                    | FDRE/D                  | b_reg[127]/C    | c_r_reg[65]/D |
| Path #8  | 2.500       | 1.465      | 0.543(38%)  | 0.922(62%) | -0.145     | 0.880 | 0.035             | Timed                     | Same Clock        | 5            | NA     | FDRE/C-(130)-LUT6-(1)-LUT6-(1)-LUT6-(1)-LUT6-(4)-LUT6-(1)-FDRE/D | sys_clk           | sys_clk         | None      | None-None     | 0            | 0             | 0       | 130         | 0         | 0          | 0          | FDRE/C                    | FDRE/D                  | b_reg[38]/C     | c_r_reg[13]/D |
| Path #9  | 2.500       | 1.465      | 0.543(38%)  | 0.922(62%) | -0.145     | 0.880 | 0.035             | Timed                     | Same Clock        | 5            | NA     | FDRE/C-(130)-LUT6-(1)-LUT6-(1)-LUT6-(1)-LUT6-(4)-LUT6-(1)-FDRE/D | sys_clk           | sys_clk         | None      | None-None     | 0            | 0             | 0       | 130         | 0         | 0          | 0          | FDRE/C                    | FDRE/D                  | b_reg[38]/C     | c_r_reg[19]/D |
| Path #10 | 2.500       | 1.464      | 0.503(35%)  | 0.961(65%) | -0.145     | 0.881 | 0.035             | Timed                     | Same Clock        | 5            | NA     | FDRE/C-(138)-LUT6-(1)-LUT6-(1)-LUT6-(4)-LUT6-(1)-LUT6-(1)-FDRE/D | sys_clk           | sys_clk         | None      | None-None     | 0            | 0             | 0       | 138         | 0         | 0          | 0          | FDRE/C                    | FDRE/D                  | b_reg[127]/C    | c_r_reg[98]/D |
+----------+-------------+------------+-------------+------------+------------+-------+-------------------+---------------------------+-------------------+--------------+--------+------------------------------------------------------------------+-------------------+-----------------+-----------+---------------+--------------+---------------+---------+-------------+-----------+------------+------------+---------------------------+-------------------------+-----------------+---------------+
* Bounding box calculated as % of dimensions for the target device (2658, 496)


