#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Tue Sep  5 17:46:13 2023
# Process ID: 13020
# Current directory: C:/Users/lorenzo/Desktop/progetto reti logiche/project_reti_logiche
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent2140 C:\Users\lorenzo\Desktop\progetto reti logiche\project_reti_logiche\project_reti_logiche.xpr
# Log file: C:/Users/lorenzo/Desktop/progetto reti logiche/project_reti_logiche/vivado.log
# Journal file: C:/Users/lorenzo/Desktop/progetto reti logiche/project_reti_logiche\vivado.jou
# Running On: DESKTOP-2LDQ1UK, OS: Windows, CPU Frequency: 3504 MHz, CPU Physical cores: 4, Host memory: 17113 MB
#-----------------------------------------------------------
start_gui
open_project {C:/Users/lorenzo/Desktop/progetto reti logiche/project_reti_logiche/project_reti_logiche.xpr}
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at D:/vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at D:/vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at D:/vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at D:/vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at D:/vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at D:/vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at D:/vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.3 available at D:/vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.3/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at D:/vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.1 available at D:/vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at D:/vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.1 available at D:/vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at D:/vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at D:/vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at D:/vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at D:/vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/lorenzo/Desktop/progetto reti logiche/project_reti_logiche/project_reti_logiche.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/vivado/Vivado/2023.1/data/ip'.
open_project: Time (s): cpu = 00:00:24 ; elapsed = 00:00:22 . Memory (MB): peak = 2465.711 ; gain = 424.609
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'project_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/lorenzo/Desktop/progetto reti logiche/project_reti_logiche/project_reti_logiche.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/vivado/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'project_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/lorenzo/Desktop/progetto reti logiche/project_reti_logiche/project_reti_logiche.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj project_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/lorenzo/Desktop/progetto reti logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'project_reti_logiche'
INFO: [VRFC 10-3107] analyzing entity 'shift_reg_sp2'
INFO: [VRFC 10-3107] analyzing entity 'shift_reg_sp16_reverse'
INFO: [VRFC 10-3107] analyzing entity 'sorter'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/lorenzo/Desktop/progetto reti logiche/project_reti_logiche/project_reti_logiche.srcs/sim_1/new/project_reti_logiche_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'project_tb'
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/lorenzo/Desktop/progetto reti logiche/project_reti_logiche/project_reti_logiche.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot project_tb_behav xil_defaultlib.project_tb -log elaborate.log"
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot project_tb_behav xil_defaultlib.project_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.shift_reg_sp2 [shift_reg_sp2_default]
Compiling architecture behavioral of entity xil_defaultlib.shift_reg_sp16_reverse [shift_reg_sp16_reverse_default]
Compiling architecture behavioral of entity xil_defaultlib.sorter [sorter_default]
Compiling architecture behavioral of entity xil_defaultlib.project_reti_logiche [project_reti_logiche_default]
Compiling architecture projecttb of entity xil_defaultlib.project_tb
Built simulation snapshot project_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 2489.227 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/lorenzo/Desktop/progetto reti logiche/project_reti_logiche/project_reti_logiche.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "project_tb_behav -key {Behavioral:sim_1:Functional:project_tb} -tclbatch {project_tb.tcl} -view {{C:/Users/lorenzo/Desktop/progetto reti logiche/project_reti_logiche/project_tb_behav_config.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config {C:/Users/lorenzo/Desktop/progetto reti logiche/project_reti_logiche/project_tb_behav_config.wcfg}
WARNING: Simulation object /project_tb/UUT/o_done_internal was not found in the design.
WARNING: Simulation object /project_tb/UUT/r_store_load was not found in the design.
WARNING: Simulation object /project_tb/UUT/SORT_OUTPUT/o_reg_store was not found in the design.
source project_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'project_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:18 . Memory (MB): peak = 2505.199 ; gain = 15.973
restart
INFO: [Wavedata 42-604] Simulation restarted
run all
Failure: Simulation Ended! TEST PASSATO (EXAMPLE)
Time: 1700 ns  Iteration: 0  Process: /project_tb/testRoutine  File: C:/Users/lorenzo/Desktop/progetto reti logiche/project_reti_logiche/project_reti_logiche.srcs/sim_1/new/project_reti_logiche_tb.vhd
$finish called at time : 1700 ns : File "C:/Users/lorenzo/Desktop/progetto reti logiche/project_reti_logiche/project_reti_logiche.srcs/sim_1/new/project_reti_logiche_tb.vhd" Line 162
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'project_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/lorenzo/Desktop/progetto reti logiche/project_reti_logiche/project_reti_logiche.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/vivado/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'project_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/lorenzo/Desktop/progetto reti logiche/project_reti_logiche/project_reti_logiche.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj project_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/lorenzo/Desktop/progetto reti logiche/project_reti_logiche/project_reti_logiche.srcs/sim_1/new/project_reti_logiche_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'project_tb'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/lorenzo/Desktop/progetto reti logiche/project_reti_logiche/project_reti_logiche.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot project_tb_behav xil_defaultlib.project_tb -log elaborate.log"
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot project_tb_behav xil_defaultlib.project_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.shift_reg_sp2 [shift_reg_sp2_default]
Compiling architecture behavioral of entity xil_defaultlib.shift_reg_sp16_reverse [shift_reg_sp16_reverse_default]
Compiling architecture behavioral of entity xil_defaultlib.sorter [sorter_default]
Compiling architecture behavioral of entity xil_defaultlib.project_reti_logiche [project_reti_logiche_default]
Compiling architecture projecttb of entity xil_defaultlib.project_tb
Built simulation snapshot project_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/lorenzo/Desktop/progetto reti logiche/project_reti_logiche/project_reti_logiche.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "project_tb_behav -key {Behavioral:sim_1:Functional:project_tb} -tclbatch {project_tb.tcl} -view {{C:/Users/lorenzo/Desktop/progetto reti logiche/project_reti_logiche/project_tb_behav_config.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config {C:/Users/lorenzo/Desktop/progetto reti logiche/project_reti_logiche/project_tb_behav_config.wcfg}
WARNING: Simulation object /project_tb/UUT/o_done_internal was not found in the design.
WARNING: Simulation object /project_tb/UUT/r_store_load was not found in the design.
WARNING: Simulation object /project_tb/UUT/SORT_OUTPUT/o_reg_store was not found in the design.
source project_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'project_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 2516.340 ; gain = 4.637
restart
INFO: [Wavedata 42-604] Simulation restarted
run all
Failure: Simulation Ended! TEST PASSATO (EXAMPLE)
Time: 33700 ns  Iteration: 0  Process: /project_tb/testRoutine  File: C:/Users/lorenzo/Desktop/progetto reti logiche/project_reti_logiche/project_reti_logiche.srcs/sim_1/new/project_reti_logiche_tb.vhd
$finish called at time : 33700 ns : File "C:/Users/lorenzo/Desktop/progetto reti logiche/project_reti_logiche/project_reti_logiche.srcs/sim_1/new/project_reti_logiche_tb.vhd" Line 382
reset_run synth_1
INFO: [Project 1-1160] Copying file C:/Users/lorenzo/Desktop/progetto reti logiche/project_reti_logiche/project_reti_logiche.runs/synth_1/project_reti_logiche.dcp to C:/Users/lorenzo/Desktop/progetto reti logiche/project_reti_logiche/project_reti_logiche.srcs/utils_1/imports/synth_1 and adding it to utils fileset
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/lorenzo/Desktop/progetto reti logiche/project_reti_logiche/project_reti_logiche.runs/synth_1

launch_runs synth_1 -jobs 2
[Tue Sep  5 17:52:36 2023] Launched synth_1...
Run output will be captured here: C:/Users/lorenzo/Desktop/progetto reti logiche/project_reti_logiche/project_reti_logiche.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a200tfbg484-1
INFO: [Device 21-403] Loading part xc7a200tfbg484-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2919.359 ; gain = 0.000
INFO: [Project 1-479] Netlist was created with Vivado 2023.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/lorenzo/Desktop/progetto reti logiche/project_reti_logiche/project_reti_logiche.srcs/constrs_1/new/clock.xdc]
Finished Parsing XDC File [C:/Users/lorenzo/Desktop/progetto reti logiche/project_reti_logiche/project_reti_logiche.srcs/constrs_1/new/clock.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3039.004 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 3160.828 ; gain = 644.488
report_timing
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Tue Sep  5 17:55:57 2023
| Host         : DESKTOP-2LDQ1UK running 64-bit major release  (build 9200)
| Command      : report_timing
| Design       : project_reti_logiche
| Device       : 7a200t-fbg484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             97.004ns  (required time - arrival time)
  Source:                 FSM_sequential_cur_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            SHIFT_REG_DATA/o_reg10_reg/CLR
                            (recovery check against rising-edge clock clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clock rise@100.000ns - clock rise@0.000ns)
  Data Path Delay:        2.407ns  (logic 0.751ns (31.201%)  route 1.656ns (68.799%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.100ns = ( 102.100 - 100.000 ) 
    Source Clock Delay      (SCD):    2.424ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
                         IBUF (Prop_ibuf_I_O)         0.944     0.944 r  i_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.744    i_clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.096     1.840 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=54, unplaced)        0.584     2.424    i_clk_IBUF_BUFG
                         FDCE                                         r  FSM_sequential_cur_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.456     2.880 f  FSM_sequential_cur_state_reg[2]/Q
                         net (fo=45, unplaced)        0.821     3.701    SHIFT_REG_DATA/Q[2]
                         LUT4 (Prop_lut4_I1_O)        0.295     3.996 f  SHIFT_REG_DATA/o_reg1_i_2/O
                         net (fo=19, unplaced)        0.835     4.831    SHIFT_REG_DATA/FSM_sequential_cur_state_reg[2]
                         FDCE                                         f  SHIFT_REG_DATA/o_reg10_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)    100.000   100.000 r  
                                                      0.000   100.000 r  i_clk (IN)
                         net (fo=0)                   0.000   100.000    i_clk
                         IBUF (Prop_ibuf_I_O)         0.811   100.811 r  i_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760   101.570    i_clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.091   101.661 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=54, unplaced)        0.439   102.100    SHIFT_REG_DATA/CLK
                         FDCE                                         r  SHIFT_REG_DATA/o_reg10_reg/C
                         clock pessimism              0.178   102.279    
                         clock uncertainty           -0.035   102.243    
                         FDCE (Recov_fdce_C_CLR)     -0.409   101.834    SHIFT_REG_DATA/o_reg10_reg
  -------------------------------------------------------------------
                         required time                        101.834    
                         arrival time                          -4.831    
  -------------------------------------------------------------------
                         slack                                 97.004    




report_utilization
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Tue Sep  5 17:56:20 2023
| Host         : DESKTOP-2LDQ1UK running 64-bit major release  (build 9200)
| Command      : report_utilization
| Design       : project_reti_logiche
| Device       : xc7a200tfbg484-1
| Speed File   : -1
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Slice Logic
1.1 Summary of Registers by Type
2. Memory
3. DSP
4. IO and GT Specific
5. Clocking
6. Specific Feature
7. Primitives
8. Black Boxes
9. Instantiated Netlists

1. Slice Logic
--------------

+-------------------------+------+-------+------------+-----------+-------+
|        Site Type        | Used | Fixed | Prohibited | Available | Util% |
+-------------------------+------+-------+------------+-----------+-------+
| Slice LUTs*             |   27 |     0 |          0 |    134600 |  0.02 |
|   LUT as Logic          |   27 |     0 |          0 |    134600 |  0.02 |
|   LUT as Memory         |    0 |     0 |          0 |     46200 |  0.00 |
| Slice Registers         |   54 |     0 |          0 |    269200 |  0.02 |
|   Register as Flip Flop |   54 |     0 |          0 |    269200 |  0.02 |
|   Register as Latch     |    0 |     0 |          0 |    269200 |  0.00 |
| F7 Muxes                |    0 |     0 |          0 |     67300 |  0.00 |
| F8 Muxes                |    0 |     0 |          0 |     33650 |  0.00 |
+-------------------------+------+-------+------------+-----------+-------+
* Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt_design after synthesis, if not already completed, for a more realistic count.
Warning! LUT value is adjusted to account for LUT combining.


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 0     |          Yes |           - |          Set |
| 54    |          Yes |           - |        Reset |
| 0     |          Yes |         Set |            - |
| 0     |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. Memory
---------

+----------------+------+-------+------------+-----------+-------+
|    Site Type   | Used | Fixed | Prohibited | Available | Util% |
+----------------+------+-------+------------+-----------+-------+
| Block RAM Tile |    0 |     0 |          0 |       365 |  0.00 |
|   RAMB36/FIFO* |    0 |     0 |          0 |       365 |  0.00 |
|   RAMB18       |    0 |     0 |          0 |       730 |  0.00 |
+----------------+------+-------+------------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E1 or one FIFO18E1. However, if a FIFO18E1 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E1


3. DSP
------

+-----------+------+-------+------------+-----------+-------+
| Site Type | Used | Fixed | Prohibited | Available | Util% |
+-----------+------+-------+------------+-----------+-------+
| DSPs      |    0 |     0 |          0 |       740 |  0.00 |
+-----------+------+-------+------------+-----------+-------+


4. IO and GT Specific
---------------------

+-----------------------------+------+-------+------------+-----------+-------+
|          Site Type          | Used | Fixed | Prohibited | Available | Util% |
+-----------------------------+------+-------+------------+-----------+-------+
| Bonded IOB                  |   63 |     0 |          0 |       285 | 22.11 |
| Bonded IPADs                |    0 |     0 |          0 |        14 |  0.00 |
| Bonded OPADs                |    0 |     0 |          0 |         8 |  0.00 |
| PHY_CONTROL                 |    0 |     0 |          0 |        10 |  0.00 |
| PHASER_REF                  |    0 |     0 |          0 |        10 |  0.00 |
| OUT_FIFO                    |    0 |     0 |          0 |        40 |  0.00 |
| IN_FIFO                     |    0 |     0 |          0 |        40 |  0.00 |
| IDELAYCTRL                  |    0 |     0 |          0 |        10 |  0.00 |
| IBUFDS                      |    0 |     0 |          0 |       274 |  0.00 |
| GTPE2_CHANNEL               |    0 |     0 |          0 |         4 |  0.00 |
| PHASER_OUT/PHASER_OUT_PHY   |    0 |     0 |          0 |        40 |  0.00 |
| PHASER_IN/PHASER_IN_PHY     |    0 |     0 |          0 |        40 |  0.00 |
| IDELAYE2/IDELAYE2_FINEDELAY |    0 |     0 |          0 |       500 |  0.00 |
| IBUFDS_GTE2                 |    0 |     0 |          0 |         2 |  0.00 |
| ILOGIC                      |    0 |     0 |          0 |       285 |  0.00 |
| OLOGIC                      |    0 |     0 |          0 |       285 |  0.00 |
+-----------------------------+------+-------+------------+-----------+-------+


5. Clocking
-----------

+------------+------+-------+------------+-----------+-------+
|  Site Type | Used | Fixed | Prohibited | Available | Util% |
+------------+------+-------+------------+-----------+-------+
| BUFGCTRL   |    1 |     0 |          0 |        32 |  3.13 |
| BUFIO      |    0 |     0 |          0 |        40 |  0.00 |
| MMCME2_ADV |    0 |     0 |          0 |        10 |  0.00 |
| PLLE2_ADV  |    0 |     0 |          0 |        10 |  0.00 |
| BUFMRCE    |    0 |     0 |          0 |        20 |  0.00 |
| BUFHCE     |    0 |     0 |          0 |       120 |  0.00 |
| BUFR       |    0 |     0 |          0 |        40 |  0.00 |
+------------+------+-------+------------+-----------+-------+


6. Specific Feature
-------------------

+-------------+------+-------+------------+-----------+-------+
|  Site Type  | Used | Fixed | Prohibited | Available | Util% |
+-------------+------+-------+------------+-----------+-------+
| BSCANE2     |    0 |     0 |          0 |         4 |  0.00 |
| CAPTUREE2   |    0 |     0 |          0 |         1 |  0.00 |
| DNA_PORT    |    0 |     0 |          0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |          0 |         1 |  0.00 |
| FRAME_ECCE2 |    0 |     0 |          0 |         1 |  0.00 |
| ICAPE2      |    0 |     0 |          0 |         2 |  0.00 |
| PCIE_2_1    |    0 |     0 |          0 |         1 |  0.00 |
| STARTUPE2   |    0 |     0 |          0 |         1 |  0.00 |
| XADC        |    0 |     0 |          0 |         1 |  0.00 |
+-------------+------+-------+------------+-----------+-------+


7. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| FDCE     |   54 |        Flop & Latch |
| OBUF     |   51 |                  IO |
| LUT4     |   34 |                 LUT |
| IBUF     |   12 |                  IO |
| LUT3     |    6 |                 LUT |
| LUT5     |    4 |                 LUT |
| LUT2     |    1 |                 LUT |
| BUFG     |    1 |               Clock |
+----------+------+---------------------+


8. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


9. Instantiated Netlists
------------------------

+----------+------+
| Ref Name | Used |
+----------+------+


close_design
launch_simulation -mode post-synthesis -type functional
Command: launch_simulation  -mode post-synthesis -type functional
INFO: [Vivado 12-12493] Simulation top is 'project_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in 'C:/Users/lorenzo/Desktop/progetto reti logiche/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/vivado/Vivado/2023.1/tps/boost_1_72_0'
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a200tfbg484-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 3738.492 ; gain = 0.000
INFO: [Project 1-479] Netlist was created with Vivado 2023.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/lorenzo/Desktop/progetto reti logiche/project_reti_logiche/project_reti_logiche.srcs/constrs_1/new/clock.xdc]
Finished Parsing XDC File [C:/Users/lorenzo/Desktop/progetto reti logiche/project_reti_logiche/project_reti_logiche.srcs/constrs_1/new/clock.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3738.492 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode funcsim -nolib -force -file "C:/Users/lorenzo/Desktop/progetto reti logiche/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim/project_tb_func_synth.v"
INFO: [SIM-utils-36] Netlist generated:C:/Users/lorenzo/Desktop/progetto reti logiche/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim/project_tb_func_synth.v
INFO: [SIM-utils-54] Inspecting design source files for 'project_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/lorenzo/Desktop/progetto reti logiche/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim'
"xvlog --incr --relax -prj project_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lorenzo/Desktop/progetto reti logiche/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim/project_tb_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module project_reti_logiche
INFO: [VRFC 10-311] analyzing module shift_reg_sp16_reverse
INFO: [VRFC 10-311] analyzing module shift_reg_sp2
INFO: [VRFC 10-311] analyzing module sorter
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl --incr --relax -prj project_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/lorenzo/Desktop/progetto reti logiche/project_reti_logiche/project_reti_logiche.srcs/sim_1/new/project_reti_logiche_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'project_tb'
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 3738.492 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/lorenzo/Desktop/progetto reti logiche/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot project_tb_func_synth xil_defaultlib.project_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot project_tb_func_synth xil_defaultlib.project_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.FDCE_default
Compiling module xil_defaultlib.shift_reg_sp16_reverse
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2(INIT=4'b01)
Compiling module xil_defaultlib.shift_reg_sp2
Compiling module unisims_ver.LUT5
Compiling module xil_defaultlib.sorter
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.OBUF
Compiling module xil_defaultlib.project_reti_logiche
Compiling architecture projecttb of entity xil_defaultlib.project_tb
Built simulation snapshot project_tb_func_synth
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 3738.492 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/lorenzo/Desktop/progetto reti logiche/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "project_tb_func_synth -key {Post-Synthesis:sim_1:Functional:project_tb} -tclbatch {project_tb.tcl} -view {{C:/Users/lorenzo/Desktop/progetto reti logiche/project_reti_logiche/project_tb_behav_config.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config {C:/Users/lorenzo/Desktop/progetto reti logiche/project_reti_logiche/project_tb_behav_config.wcfg}
WARNING: Simulation object /project_tb/UUT/o_done_internal was not found in the design.
WARNING: Simulation object /project_tb/UUT/SORT_OUTPUT/data was not found in the design.
WARNING: Simulation object /project_tb/UUT/r_store_load was not found in the design.
WARNING: Simulation object /project_tb/UUT/SORT_OUTPUT/o_reg_store was not found in the design.
WARNING: Simulation object /project_tb/UUT/r1_load was not found in the design.
WARNING: Simulation object /project_tb/UUT/r2_load was not found in the design.
WARNING: Simulation object /project_tb/UUT/SHIFT_REG_SORT/o_reg1 was not found in the design.
WARNING: Simulation object /project_tb/UUT/SHIFT_REG_SORT/o_reg2 was not found in the design.
WARNING: Simulation object /project_tb/UUT/r3_load was not found in the design.
WARNING: Simulation object /project_tb/UUT/r4_load was not found in the design.
WARNING: Simulation object /project_tb/UUT/r5_load was not found in the design.
WARNING: Simulation object /project_tb/UUT/r6_load was not found in the design.
WARNING: Simulation object /project_tb/UUT/r7_load was not found in the design.
WARNING: Simulation object /project_tb/UUT/r8_load was not found in the design.
WARNING: Simulation object /project_tb/UUT/r9_load was not found in the design.
WARNING: Simulation object /project_tb/UUT/r10_load was not found in the design.
WARNING: Simulation object /project_tb/UUT/r11_load was not found in the design.
WARNING: Simulation object /project_tb/UUT/r12_load was not found in the design.
WARNING: Simulation object /project_tb/UUT/r13_load was not found in the design.
WARNING: Simulation object /project_tb/UUT/r14_load was not found in the design.
WARNING: Simulation object /project_tb/UUT/r15_load was not found in the design.
WARNING: Simulation object /project_tb/UUT/r16_load was not found in the design.
WARNING: Simulation object /project_tb/UUT/r17_load was not found in the design.
WARNING: Simulation object /project_tb/UUT/r18_load was not found in the design.
WARNING: Simulation object /project_tb/UUT/SHIFT_REG_DATA/r19_load was not found in the design.
WARNING: Simulation object /project_tb/UUT/rZ0_load was not found in the design.
WARNING: Simulation object /project_tb/UUT/rZ1_load was not found in the design.
WARNING: Simulation object /project_tb/UUT/rZ2_load was not found in the design.
WARNING: Simulation object /project_tb/UUT/rZ3_load was not found in the design.
WARNING: Simulation object /project_tb/UUT/SHIFT_REG_DATA/o_shift_reg_sp16_reverse was not found in the design.
WARNING: Simulation object /project_tb/UUT/SHIFT_REG_DATA/o_reg3 was not found in the design.
WARNING: Simulation object /project_tb/UUT/SHIFT_REG_DATA/o_reg4 was not found in the design.
WARNING: Simulation object /project_tb/UUT/SHIFT_REG_DATA/o_reg5 was not found in the design.
WARNING: Simulation object /project_tb/UUT/SHIFT_REG_DATA/o_reg6 was not found in the design.
WARNING: Simulation object /project_tb/UUT/SHIFT_REG_DATA/o_reg7 was not found in the design.
WARNING: Simulation object /project_tb/UUT/SHIFT_REG_DATA/o_reg8 was not found in the design.
WARNING: Simulation object /project_tb/UUT/SHIFT_REG_DATA/o_reg9 was not found in the design.
WARNING: Simulation object /project_tb/UUT/SHIFT_REG_DATA/o_reg10 was not found in the design.
WARNING: Simulation object /project_tb/UUT/SHIFT_REG_DATA/o_reg11 was not found in the design.
WARNING: Simulation object /project_tb/UUT/SHIFT_REG_DATA/o_reg12 was not found in the design.
WARNING: Simulation object /project_tb/UUT/SHIFT_REG_DATA/o_reg13 was not found in the design.
WARNING: Simulation object /project_tb/UUT/SHIFT_REG_DATA/o_reg14 was not found in the design.
WARNING: Simulation object /project_tb/UUT/SHIFT_REG_DATA/o_reg15 was not found in the design.
WARNING: Simulation object /project_tb/UUT/SHIFT_REG_DATA/o_reg16 was not found in the design.
WARNING: Simulation object /project_tb/UUT/SHIFT_REG_DATA/o_reg17 was not found in the design.
WARNING: Simulation object /project_tb/UUT/SHIFT_REG_DATA/o_reg18 was not found in the design.
source project_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'project_tb_func_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:18 . Memory (MB): peak = 3738.492 ; gain = 0.000
restart
INFO: [Wavedata 42-604] Simulation restarted
run all
Failure: Simulation Ended! TEST PASSATO (EXAMPLE)
Time: 33700100 ps  Iteration: 0  Process: /project_tb/testRoutine  File: C:/Users/lorenzo/Desktop/progetto reti logiche/project_reti_logiche/project_reti_logiche.srcs/sim_1/new/project_reti_logiche_tb.vhd
$finish called at time : 33700100 ps : File "C:/Users/lorenzo/Desktop/progetto reti logiche/project_reti_logiche/project_reti_logiche.srcs/sim_1/new/project_reti_logiche_tb.vhd" Line 382
current_sim simulation_2
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'project_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
boost::filesystem::remove: Impossibile accedere al file. Il file è utilizzato da un altro processo: "C:/Users/lorenzo/Desktop/progetto reti logiche/project_reti_logiche/project_reti_logiche.sim/sim_1/behav/xsim/simulate.log"
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'project_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
boost::filesystem::remove: Impossibile accedere al file. Il file è utilizzato da un altro processo: "C:/Users/lorenzo/Desktop/progetto reti logiche/project_reti_logiche/project_reti_logiche.sim/sim_1/behav/xsim/simulate.log"
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'project_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/lorenzo/Desktop/progetto reti logiche/project_reti_logiche/project_reti_logiche.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/vivado/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'project_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/lorenzo/Desktop/progetto reti logiche/project_reti_logiche/project_reti_logiche.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj project_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/lorenzo/Desktop/progetto reti logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'project_reti_logiche'
INFO: [VRFC 10-3107] analyzing entity 'shift_reg_sp2'
INFO: [VRFC 10-3107] analyzing entity 'shift_reg_sp16_reverse'
INFO: [VRFC 10-3107] analyzing entity 'sorter'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/lorenzo/Desktop/progetto reti logiche/project_reti_logiche/project_reti_logiche.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot project_tb_behav xil_defaultlib.project_tb -log elaborate.log"
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot project_tb_behav xil_defaultlib.project_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.shift_reg_sp2 [shift_reg_sp2_default]
Compiling architecture behavioral of entity xil_defaultlib.shift_reg_sp16_reverse [shift_reg_sp16_reverse_default]
Compiling architecture behavioral of entity xil_defaultlib.sorter [sorter_default]
Compiling architecture behavioral of entity xil_defaultlib.project_reti_logiche [project_reti_logiche_default]
Compiling architecture projecttb of entity xil_defaultlib.project_tb
Built simulation snapshot project_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/lorenzo/Desktop/progetto reti logiche/project_reti_logiche/project_reti_logiche.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "project_tb_behav -key {Behavioral:sim_1:Functional:project_tb} -tclbatch {project_tb.tcl} -view {{C:/Users/lorenzo/Desktop/progetto reti logiche/project_reti_logiche/project_tb_behav_config.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config {C:/Users/lorenzo/Desktop/progetto reti logiche/project_reti_logiche/project_tb_behav_config.wcfg}
WARNING: Simulation object /project_tb/UUT/o_done_internal was not found in the design.
WARNING: Simulation object /project_tb/UUT/r_store_load was not found in the design.
WARNING: Simulation object /project_tb/UUT/SORT_OUTPUT/o_reg_store was not found in the design.
source project_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'project_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 3807.742 ; gain = 0.000
restart
INFO: [Wavedata 42-604] Simulation restarted
run all
Failure: Simulation Ended! TEST PASSATO (EXAMPLE)
Time: 33700 ns  Iteration: 0  Process: /project_tb/testRoutine  File: C:/Users/lorenzo/Desktop/progetto reti logiche/project_reti_logiche/project_reti_logiche.srcs/sim_1/new/project_reti_logiche_tb.vhd
$finish called at time : 33700 ns : File "C:/Users/lorenzo/Desktop/progetto reti logiche/project_reti_logiche/project_reti_logiche.srcs/sim_1/new/project_reti_logiche_tb.vhd" Line 382
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/lorenzo/Desktop/progetto reti logiche/project_reti_logiche/project_reti_logiche.srcs/utils_1/imports/synth_1/project_reti_logiche.dcp with file C:/Users/lorenzo/Desktop/progetto reti logiche/project_reti_logiche/project_reti_logiche.runs/synth_1/project_reti_logiche.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/lorenzo/Desktop/progetto reti logiche/project_reti_logiche/project_reti_logiche.runs/synth_1

launch_runs synth_1 -jobs 2
[Tue Sep  5 18:42:47 2023] Launched synth_1...
Run output will be captured here: C:/Users/lorenzo/Desktop/progetto reti logiche/project_reti_logiche/project_reti_logiche.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_design
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'project_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/lorenzo/Desktop/progetto reti logiche/project_reti_logiche/project_reti_logiche.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/vivado/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'project_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/lorenzo/Desktop/progetto reti logiche/project_reti_logiche/project_reti_logiche.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj project_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/lorenzo/Desktop/progetto reti logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'project_reti_logiche'
INFO: [VRFC 10-3107] analyzing entity 'shift_reg_sp2'
INFO: [VRFC 10-3107] analyzing entity 'shift_reg_sp16_reverse'
INFO: [VRFC 10-3107] analyzing entity 'sorter'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/lorenzo/Desktop/progetto reti logiche/project_reti_logiche/project_reti_logiche.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot project_tb_behav xil_defaultlib.project_tb -log elaborate.log"
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot project_tb_behav xil_defaultlib.project_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.shift_reg_sp2 [shift_reg_sp2_default]
Compiling architecture behavioral of entity xil_defaultlib.shift_reg_sp16_reverse [shift_reg_sp16_reverse_default]
Compiling architecture behavioral of entity xil_defaultlib.sorter [sorter_default]
Compiling architecture behavioral of entity xil_defaultlib.project_reti_logiche [project_reti_logiche_default]
Compiling architecture projecttb of entity xil_defaultlib.project_tb
Built simulation snapshot project_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/lorenzo/Desktop/progetto reti logiche/project_reti_logiche/project_reti_logiche.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "project_tb_behav -key {Behavioral:sim_1:Functional:project_tb} -tclbatch {project_tb.tcl} -view {{C:/Users/lorenzo/Desktop/progetto reti logiche/project_reti_logiche/project_tb_behav_config.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config {C:/Users/lorenzo/Desktop/progetto reti logiche/project_reti_logiche/project_tb_behav_config.wcfg}
WARNING: Simulation object /project_tb/UUT/o_done_internal was not found in the design.
WARNING: Simulation object /project_tb/UUT/r_store_load was not found in the design.
WARNING: Simulation object /project_tb/UUT/SORT_OUTPUT/o_reg_store was not found in the design.
source project_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'project_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 3807.742 ; gain = 0.000
restart
INFO: [Wavedata 42-604] Simulation restarted
run all
Failure: Simulation Ended! TEST PASSATO (EXAMPLE)
Time: 33700 ns  Iteration: 0  Process: /project_tb/testRoutine  File: C:/Users/lorenzo/Desktop/progetto reti logiche/project_reti_logiche/project_reti_logiche.srcs/sim_1/new/project_reti_logiche_tb.vhd
$finish called at time : 33700 ns : File "C:/Users/lorenzo/Desktop/progetto reti logiche/project_reti_logiche/project_reti_logiche.srcs/sim_1/new/project_reti_logiche_tb.vhd" Line 382
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/lorenzo/Desktop/progetto reti logiche/project_reti_logiche/project_reti_logiche.srcs/utils_1/imports/synth_1/project_reti_logiche.dcp with file C:/Users/lorenzo/Desktop/progetto reti logiche/project_reti_logiche/project_reti_logiche.runs/synth_1/project_reti_logiche.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/lorenzo/Desktop/progetto reti logiche/project_reti_logiche/project_reti_logiche.runs/synth_1

launch_runs synth_1 -jobs 2
[Tue Sep  5 18:44:23 2023] Launched synth_1...
Run output will be captured here: C:/Users/lorenzo/Desktop/progetto reti logiche/project_reti_logiche/project_reti_logiche.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a200tfbg484-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 3807.742 ; gain = 0.000
INFO: [Project 1-479] Netlist was created with Vivado 2023.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/lorenzo/Desktop/progetto reti logiche/project_reti_logiche/project_reti_logiche.srcs/constrs_1/new/clock.xdc]
Finished Parsing XDC File [C:/Users/lorenzo/Desktop/progetto reti logiche/project_reti_logiche/project_reti_logiche.srcs/constrs_1/new/clock.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3807.742 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

report_utilization
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Tue Sep  5 18:50:12 2023
| Host         : DESKTOP-2LDQ1UK running 64-bit major release  (build 9200)
| Command      : report_utilization
| Design       : project_reti_logiche
| Device       : xc7a200tfbg484-1
| Speed File   : -1
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Slice Logic
1.1 Summary of Registers by Type
2. Memory
3. DSP
4. IO and GT Specific
5. Clocking
6. Specific Feature
7. Primitives
8. Black Boxes
9. Instantiated Netlists

1. Slice Logic
--------------

+-------------------------+------+-------+------------+-----------+-------+
|        Site Type        | Used | Fixed | Prohibited | Available | Util% |
+-------------------------+------+-------+------------+-----------+-------+
| Slice LUTs*             |   27 |     0 |          0 |    134600 |  0.02 |
|   LUT as Logic          |   27 |     0 |          0 |    134600 |  0.02 |
|   LUT as Memory         |    0 |     0 |          0 |     46200 |  0.00 |
| Slice Registers         |   54 |     0 |          0 |    269200 |  0.02 |
|   Register as Flip Flop |   54 |     0 |          0 |    269200 |  0.02 |
|   Register as Latch     |    0 |     0 |          0 |    269200 |  0.00 |
| F7 Muxes                |    0 |     0 |          0 |     67300 |  0.00 |
| F8 Muxes                |    0 |     0 |          0 |     33650 |  0.00 |
+-------------------------+------+-------+------------+-----------+-------+
* Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt_design after synthesis, if not already completed, for a more realistic count.
Warning! LUT value is adjusted to account for LUT combining.


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 0     |          Yes |           - |          Set |
| 54    |          Yes |           - |        Reset |
| 0     |          Yes |         Set |            - |
| 0     |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. Memory
---------

+----------------+------+-------+------------+-----------+-------+
|    Site Type   | Used | Fixed | Prohibited | Available | Util% |
+----------------+------+-------+------------+-----------+-------+
| Block RAM Tile |    0 |     0 |          0 |       365 |  0.00 |
|   RAMB36/FIFO* |    0 |     0 |          0 |       365 |  0.00 |
|   RAMB18       |    0 |     0 |          0 |       730 |  0.00 |
+----------------+------+-------+------------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E1 or one FIFO18E1. However, if a FIFO18E1 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E1


3. DSP
------

+-----------+------+-------+------------+-----------+-------+
| Site Type | Used | Fixed | Prohibited | Available | Util% |
+-----------+------+-------+------------+-----------+-------+
| DSPs      |    0 |     0 |          0 |       740 |  0.00 |
+-----------+------+-------+------------+-----------+-------+


4. IO and GT Specific
---------------------

+-----------------------------+------+-------+------------+-----------+-------+
|          Site Type          | Used | Fixed | Prohibited | Available | Util% |
+-----------------------------+------+-------+------------+-----------+-------+
| Bonded IOB                  |   63 |     0 |          0 |       285 | 22.11 |
| Bonded IPADs                |    0 |     0 |          0 |        14 |  0.00 |
| Bonded OPADs                |    0 |     0 |          0 |         8 |  0.00 |
| PHY_CONTROL                 |    0 |     0 |          0 |        10 |  0.00 |
| PHASER_REF                  |    0 |     0 |          0 |        10 |  0.00 |
| OUT_FIFO                    |    0 |     0 |          0 |        40 |  0.00 |
| IN_FIFO                     |    0 |     0 |          0 |        40 |  0.00 |
| IDELAYCTRL                  |    0 |     0 |          0 |        10 |  0.00 |
| IBUFDS                      |    0 |     0 |          0 |       274 |  0.00 |
| GTPE2_CHANNEL               |    0 |     0 |          0 |         4 |  0.00 |
| PHASER_OUT/PHASER_OUT_PHY   |    0 |     0 |          0 |        40 |  0.00 |
| PHASER_IN/PHASER_IN_PHY     |    0 |     0 |          0 |        40 |  0.00 |
| IDELAYE2/IDELAYE2_FINEDELAY |    0 |     0 |          0 |       500 |  0.00 |
| IBUFDS_GTE2                 |    0 |     0 |          0 |         2 |  0.00 |
| ILOGIC                      |    0 |     0 |          0 |       285 |  0.00 |
| OLOGIC                      |    0 |     0 |          0 |       285 |  0.00 |
+-----------------------------+------+-------+------------+-----------+-------+


5. Clocking
-----------

+------------+------+-------+------------+-----------+-------+
|  Site Type | Used | Fixed | Prohibited | Available | Util% |
+------------+------+-------+------------+-----------+-------+
| BUFGCTRL   |    1 |     0 |          0 |        32 |  3.13 |
| BUFIO      |    0 |     0 |          0 |        40 |  0.00 |
| MMCME2_ADV |    0 |     0 |          0 |        10 |  0.00 |
| PLLE2_ADV  |    0 |     0 |          0 |        10 |  0.00 |
| BUFMRCE    |    0 |     0 |          0 |        20 |  0.00 |
| BUFHCE     |    0 |     0 |          0 |       120 |  0.00 |
| BUFR       |    0 |     0 |          0 |        40 |  0.00 |
+------------+------+-------+------------+-----------+-------+


6. Specific Feature
-------------------

+-------------+------+-------+------------+-----------+-------+
|  Site Type  | Used | Fixed | Prohibited | Available | Util% |
+-------------+------+-------+------------+-----------+-------+
| BSCANE2     |    0 |     0 |          0 |         4 |  0.00 |
| CAPTUREE2   |    0 |     0 |          0 |         1 |  0.00 |
| DNA_PORT    |    0 |     0 |          0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |          0 |         1 |  0.00 |
| FRAME_ECCE2 |    0 |     0 |          0 |         1 |  0.00 |
| ICAPE2      |    0 |     0 |          0 |         2 |  0.00 |
| PCIE_2_1    |    0 |     0 |          0 |         1 |  0.00 |
| STARTUPE2   |    0 |     0 |          0 |         1 |  0.00 |
| XADC        |    0 |     0 |          0 |         1 |  0.00 |
+-------------+------+-------+------------+-----------+-------+


7. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| FDCE     |   54 |        Flop & Latch |
| OBUF     |   51 |                  IO |
| LUT4     |   36 |                 LUT |
| IBUF     |   12 |                  IO |
| LUT5     |    4 |                 LUT |
| LUT3     |    4 |                 LUT |
| LUT2     |    1 |                 LUT |
| BUFG     |    1 |               Clock |
+----------+------+---------------------+


8. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


9. Instantiated Netlists
------------------------

+----------+------+
| Ref Name | Used |
+----------+------+


report_timing
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Tue Sep  5 18:50:41 2023
| Host         : DESKTOP-2LDQ1UK running 64-bit major release  (build 9200)
| Command      : report_timing
| Design       : project_reti_logiche
| Device       : 7a200t-fbg484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             97.007ns  (required time - arrival time)
  Source:                 FSM_sequential_cur_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            SHIFT_REG_DATA/o_reg10_reg/CLR
                            (recovery check against rising-edge clock clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clock rise@100.000ns - clock rise@0.000ns)
  Data Path Delay:        2.404ns  (logic 0.751ns (31.240%)  route 1.653ns (68.760%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.100ns = ( 102.100 - 100.000 ) 
    Source Clock Delay      (SCD):    2.424ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
                         IBUF (Prop_ibuf_I_O)         0.944     0.944 r  i_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.744    i_clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.096     1.840 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=54, unplaced)        0.584     2.424    i_clk_IBUF_BUFG
                         FDCE                                         r  FSM_sequential_cur_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.456     2.880 f  FSM_sequential_cur_state_reg[2]/Q
                         net (fo=45, unplaced)        0.821     3.701    SHIFT_REG_DATA/cur_state[2]
                         LUT4 (Prop_lut4_I1_O)        0.295     3.996 f  SHIFT_REG_DATA/o_reg19_i_2/O
                         net (fo=17, unplaced)        0.832     4.828    SHIFT_REG_DATA/o_reg19_i_2_n_0
                         FDCE                                         f  SHIFT_REG_DATA/o_reg10_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)    100.000   100.000 r  
                                                      0.000   100.000 r  i_clk (IN)
                         net (fo=0)                   0.000   100.000    i_clk
                         IBUF (Prop_ibuf_I_O)         0.811   100.811 r  i_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760   101.570    i_clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.091   101.661 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=54, unplaced)        0.439   102.100    SHIFT_REG_DATA/CLK
                         FDCE                                         r  SHIFT_REG_DATA/o_reg10_reg/C
                         clock pessimism              0.178   102.279    
                         clock uncertainty           -0.035   102.243    
                         FDCE (Recov_fdce_C_CLR)     -0.409   101.834    SHIFT_REG_DATA/o_reg10_reg
  -------------------------------------------------------------------
                         required time                        101.834    
                         arrival time                          -4.828    
  -------------------------------------------------------------------
                         slack                                 97.007    




launch_simulation -mode post-synthesis -type functional
Command: launch_simulation  -mode post-synthesis -type functional
INFO: [Vivado 12-12493] Simulation top is 'project_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in 'C:/Users/lorenzo/Desktop/progetto reti logiche/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/vivado/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode funcsim -nolib -force -file "C:/Users/lorenzo/Desktop/progetto reti logiche/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim/project_tb_func_synth.v"
INFO: [SIM-utils-36] Netlist generated:C:/Users/lorenzo/Desktop/progetto reti logiche/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim/project_tb_func_synth.v
INFO: [SIM-utils-54] Inspecting design source files for 'project_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/lorenzo/Desktop/progetto reti logiche/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim'
"xvlog --incr --relax -prj project_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lorenzo/Desktop/progetto reti logiche/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim/project_tb_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module project_reti_logiche
INFO: [VRFC 10-311] analyzing module shift_reg_sp16_reverse
INFO: [VRFC 10-311] analyzing module shift_reg_sp2
INFO: [VRFC 10-311] analyzing module sorter
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl --incr --relax -prj project_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/lorenzo/Desktop/progetto reti logiche/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot project_tb_func_synth xil_defaultlib.project_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot project_tb_func_synth xil_defaultlib.project_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.FDCE_default
Compiling module xil_defaultlib.shift_reg_sp16_reverse
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2(INIT=4'b01)
Compiling module xil_defaultlib.shift_reg_sp2
Compiling module unisims_ver.LUT5
Compiling module xil_defaultlib.sorter
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.OBUF
Compiling module xil_defaultlib.project_reti_logiche
Compiling architecture projecttb of entity xil_defaultlib.project_tb
Built simulation snapshot project_tb_func_synth
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/lorenzo/Desktop/progetto reti logiche/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "project_tb_func_synth -key {Post-Synthesis:sim_1:Functional:project_tb} -tclbatch {project_tb.tcl} -view {{C:/Users/lorenzo/Desktop/progetto reti logiche/project_reti_logiche/project_tb_behav_config.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config {C:/Users/lorenzo/Desktop/progetto reti logiche/project_reti_logiche/project_tb_behav_config.wcfg}
WARNING: Simulation object /project_tb/UUT/o_done_internal was not found in the design.
WARNING: Simulation object /project_tb/UUT/SORT_OUTPUT/data was not found in the design.
WARNING: Simulation object /project_tb/UUT/r_store_load was not found in the design.
WARNING: Simulation object /project_tb/UUT/SORT_OUTPUT/o_reg_store was not found in the design.
WARNING: Simulation object /project_tb/UUT/r1_load was not found in the design.
WARNING: Simulation object /project_tb/UUT/r2_load was not found in the design.
WARNING: Simulation object /project_tb/UUT/SHIFT_REG_SORT/o_reg1 was not found in the design.
WARNING: Simulation object /project_tb/UUT/SHIFT_REG_SORT/o_reg2 was not found in the design.
WARNING: Simulation object /project_tb/UUT/r3_load was not found in the design.
WARNING: Simulation object /project_tb/UUT/r4_load was not found in the design.
WARNING: Simulation object /project_tb/UUT/r5_load was not found in the design.
WARNING: Simulation object /project_tb/UUT/r6_load was not found in the design.
WARNING: Simulation object /project_tb/UUT/r7_load was not found in the design.
WARNING: Simulation object /project_tb/UUT/r8_load was not found in the design.
WARNING: Simulation object /project_tb/UUT/r9_load was not found in the design.
WARNING: Simulation object /project_tb/UUT/r10_load was not found in the design.
WARNING: Simulation object /project_tb/UUT/r11_load was not found in the design.
WARNING: Simulation object /project_tb/UUT/r12_load was not found in the design.
WARNING: Simulation object /project_tb/UUT/r13_load was not found in the design.
WARNING: Simulation object /project_tb/UUT/r14_load was not found in the design.
WARNING: Simulation object /project_tb/UUT/r15_load was not found in the design.
WARNING: Simulation object /project_tb/UUT/r16_load was not found in the design.
WARNING: Simulation object /project_tb/UUT/r17_load was not found in the design.
WARNING: Simulation object /project_tb/UUT/r18_load was not found in the design.
WARNING: Simulation object /project_tb/UUT/SHIFT_REG_DATA/r19_load was not found in the design.
WARNING: Simulation object /project_tb/UUT/rZ0_load was not found in the design.
WARNING: Simulation object /project_tb/UUT/rZ1_load was not found in the design.
WARNING: Simulation object /project_tb/UUT/rZ2_load was not found in the design.
WARNING: Simulation object /project_tb/UUT/rZ3_load was not found in the design.
WARNING: Simulation object /project_tb/UUT/SHIFT_REG_DATA/o_shift_reg_sp16_reverse was not found in the design.
WARNING: Simulation object /project_tb/UUT/SHIFT_REG_DATA/o_reg3 was not found in the design.
WARNING: Simulation object /project_tb/UUT/SHIFT_REG_DATA/o_reg4 was not found in the design.
WARNING: Simulation object /project_tb/UUT/SHIFT_REG_DATA/o_reg5 was not found in the design.
WARNING: Simulation object /project_tb/UUT/SHIFT_REG_DATA/o_reg6 was not found in the design.
WARNING: Simulation object /project_tb/UUT/SHIFT_REG_DATA/o_reg7 was not found in the design.
WARNING: Simulation object /project_tb/UUT/SHIFT_REG_DATA/o_reg8 was not found in the design.
WARNING: Simulation object /project_tb/UUT/SHIFT_REG_DATA/o_reg9 was not found in the design.
WARNING: Simulation object /project_tb/UUT/SHIFT_REG_DATA/o_reg10 was not found in the design.
WARNING: Simulation object /project_tb/UUT/SHIFT_REG_DATA/o_reg11 was not found in the design.
WARNING: Simulation object /project_tb/UUT/SHIFT_REG_DATA/o_reg12 was not found in the design.
WARNING: Simulation object /project_tb/UUT/SHIFT_REG_DATA/o_reg13 was not found in the design.
WARNING: Simulation object /project_tb/UUT/SHIFT_REG_DATA/o_reg14 was not found in the design.
WARNING: Simulation object /project_tb/UUT/SHIFT_REG_DATA/o_reg15 was not found in the design.
WARNING: Simulation object /project_tb/UUT/SHIFT_REG_DATA/o_reg16 was not found in the design.
WARNING: Simulation object /project_tb/UUT/SHIFT_REG_DATA/o_reg17 was not found in the design.
WARNING: Simulation object /project_tb/UUT/SHIFT_REG_DATA/o_reg18 was not found in the design.
source project_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'project_tb_func_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 3824.801 ; gain = 6.246
restart
INFO: [Wavedata 42-604] Simulation restarted
run all
Failure: Simulation Ended! TEST PASSATO (EXAMPLE)
Time: 33700100 ps  Iteration: 0  Process: /project_tb/testRoutine  File: C:/Users/lorenzo/Desktop/progetto reti logiche/project_reti_logiche/project_reti_logiche.srcs/sim_1/new/project_reti_logiche_tb.vhd
$finish called at time : 33700100 ps : File "C:/Users/lorenzo/Desktop/progetto reti logiche/project_reti_logiche/project_reti_logiche.srcs/sim_1/new/project_reti_logiche_tb.vhd" Line 382
current_sim simulation_5
restart
INFO: [Wavedata 42-604] Simulation restarted
run all
Failure: Simulation Ended! TEST PASSATO (EXAMPLE)
Time: 33700 ns  Iteration: 0  Process: /project_tb/testRoutine  File: C:/Users/lorenzo/Desktop/progetto reti logiche/project_reti_logiche/project_reti_logiche.srcs/sim_1/new/project_reti_logiche_tb.vhd
$finish called at time : 33700 ns : File "C:/Users/lorenzo/Desktop/progetto reti logiche/project_reti_logiche/project_reti_logiche.srcs/sim_1/new/project_reti_logiche_tb.vhd" Line 382
current_sim simulation_6
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Tue Sep  5 20:01:29 2023...
