module practiseSim_tb;

wire y;
reg x;
reg clk;
reg reset;

practiseSim testbench(.x(x),.y(y),.clk(clk),.reset(reset));

initial begin
	clk = 1'b1;
	repeat(1000) #5 clk=~clk;
	#5000 $finish;
end
