# Generated by Yosys 0.62+39 (git sha1 131911291-dirty, g++ 11.4.0-1ubuntu1~22.04.2 -Og -fPIC)
autoidx 98
attribute \src "dut.sv:317.1-324.10"
module \MUXF7
  attribute \src "dut.sv:317.20-317.22"
  wire input 1 \I0
  attribute \src "dut.sv:317.24-317.26"
  wire input 2 \I1
  attribute \src "dut.sv:317.28-317.29"
  wire input 3 \S
  attribute \src "dut.sv:317.38-317.39"
  wire output 4 \O
  cell $mux $mux$dut.sv:318$1
    parameter \WIDTH 1
    connect \A \I0
    connect \B \I1
    connect \S \S
    connect \Y \O
  end
end
attribute \cells_not_processed 1
attribute \src "dut.sv:217.1-223.10"
attribute \blackbox 1
module \MUXF8
  attribute \src "dut.sv:217.20-217.22"
  wire input 1 \I0
  attribute \src "dut.sv:217.24-217.26"
  wire input 2 \I1
  attribute \src "dut.sv:217.28-217.29"
  wire input 3 \S
  attribute \src "dut.sv:217.38-217.39"
  wire output 4 \O
end
attribute \cells_not_processed 1
attribute \src "dut.sv:206.1-214.10"
attribute \blackbox 1
module \arbiter
  attribute \src "dut.sv:206.17-206.20"
  wire input 1 \clk
  attribute \src "dut.sv:206.22-206.25"
  wire input 2 \rst
  attribute \src "dut.sv:206.27-206.34"
  wire width 4 input 3 \request
  attribute \src "dut.sv:206.36-206.47"
  wire width 4 input 4 \acknowledge
  attribute \src "dut.sv:206.49-206.54"
  wire width 4 output 5 \grant
  attribute \src "dut.sv:206.56-206.67"
  wire output 6 \grant_valid
  attribute \src "dut.sv:206.69-206.82"
  wire width 2 output 7 \grant_encoded
end
attribute \top 1
attribute \src "dut.sv:326.1-328.10"
module \abc9_test037
  attribute \src "dut.sv:326.28-326.29"
  wire output 1 \o
  cell \MUXF7 \m
    connect \I0 1'1
    connect \I1 1'0
    connect \S \o
    connect \O \o
  end
end
