// Seed: 2061617130
module module_0 (
    input tri id_0,
    output tri0 id_1,
    input tri0 id_2,
    output tri id_3,
    input supply1 id_4,
    input uwire id_5,
    input tri id_6,
    input wand id_7
    , id_21,
    input tri0 id_8[-1 : (  1  )],
    input tri id_9,
    input tri0 id_10,
    output tri id_11,
    input tri0 id_12,
    input supply0 id_13,
    output uwire void id_14,
    input wor id_15,
    output uwire id_16,
    output tri0 id_17#(
        .id_22(1),
        .id_23(1),
        .id_24(1),
        .id_25(1),
        .id_26(-1 && 1)
    ),
    input wand id_18,
    input supply0 id_19
);
  assign id_17 = id_18;
  assign module_1.id_0 = 0;
endmodule
module module_1 (
    output supply1 id_0,
    input wand id_1
);
  assign id_0 = -1;
  module_0 modCall_1 (
      id_1,
      id_0,
      id_1,
      id_0,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_0,
      id_1,
      id_1,
      id_0,
      id_1,
      id_0,
      id_0,
      id_1,
      id_1
  );
endmodule
