/* Generated by Yosys 0.16+65 (git sha1 051517d61, gcc 9.1.0 -fPIC -Os) */

module cfg_crc(clk, rst, rst_syn, crc_en, dat_i, dat_o);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire _06_;
  input clk;
  wire clk;
  input crc_en;
  wire crc_en;
  input dat_i;
  wire dat_i;
  output [4:0] dat_o;
  wire [4:0] dat_o;
  input rst;
  wire rst;
  input rst_syn;
  wire rst_syn;
  dffsre _07_ (
    .C(clk),
    .D(_01_),
    .E(_00_),
    .Q(dat_o[0]),
    .R(_06_),
    .S(1'b1)
  );
  dffsre _08_ (
    .C(clk),
    .D(_02_),
    .E(_00_),
    .Q(dat_o[1]),
    .R(_06_),
    .S(1'b1)
  );
  dffsre _09_ (
    .C(clk),
    .D(_03_),
    .E(_00_),
    .Q(dat_o[2]),
    .R(_06_),
    .S(1'b1)
  );
  dffsre _10_ (
    .C(clk),
    .D(_04_),
    .E(_00_),
    .Q(dat_o[3]),
    .R(_06_),
    .S(1'b1)
  );
  dffsre _11_ (
    .C(clk),
    .D(_05_),
    .E(_00_),
    .Q(dat_o[4]),
    .R(_06_),
    .S(1'b1)
  );
  assign _00_ = 4'b1110 >> { crc_en, rst_syn };
  assign _02_ = 4'b0100 >> { dat_o[0], rst_syn };
  assign _05_ = 4'b0100 >> { dat_o[3], rst_syn };
  assign _04_ = 4'b0100 >> { dat_o[2], rst_syn };
  assign _01_ = 8'b00010100 >> { dat_o[4], dat_i, rst_syn };
  assign _03_ = 16'b0100000100010100 >> { dat_o[1], dat_o[4], dat_i, rst_syn };
  assign _06_ = 2'b01 >> rst;
endmodule
