ARM GAS  /tmp/ccWSgN07.s 			page 1


   1              		.cpu cortex-m0plus
   2              		.eabi_attribute 20, 1
   3              		.eabi_attribute 21, 1
   4              		.eabi_attribute 23, 3
   5              		.eabi_attribute 24, 1
   6              		.eabi_attribute 25, 1
   7              		.eabi_attribute 26, 1
   8              		.eabi_attribute 30, 1
   9              		.eabi_attribute 34, 0
  10              		.eabi_attribute 18, 4
  11              		.file	"gpio.c"
  12              		.text
  13              	.Ltext0:
  14              		.cfi_sections	.debug_frame
  15              		.section	.text.MX_GPIO_Init,"ax",%progbits
  16              		.align	1
  17              		.global	MX_GPIO_Init
  18              		.arch armv6s-m
  19              		.syntax unified
  20              		.code	16
  21              		.thumb_func
  22              		.fpu softvfp
  24              	MX_GPIO_Init:
  25              	.LFB34:
  26              		.file 1 "Core/Src/gpio.c"
   1:Core/Src/gpio.c **** /**
   2:Core/Src/gpio.c ****   ******************************************************************************
   3:Core/Src/gpio.c ****   * File Name          : gpio.c
   4:Core/Src/gpio.c ****   * Description        : This file provides code for the configuration
   5:Core/Src/gpio.c ****   *                      of all used GPIO pins.
   6:Core/Src/gpio.c ****   ******************************************************************************
   7:Core/Src/gpio.c ****   * @attention
   8:Core/Src/gpio.c ****   *
   9:Core/Src/gpio.c ****   * <h2><center>&copy; Copyright (c) 2021 STMicroelectronics.
  10:Core/Src/gpio.c ****   * All rights reserved.</center></h2>
  11:Core/Src/gpio.c ****   *
  12:Core/Src/gpio.c ****   * This software component is licensed by ST under Ultimate Liberty license
  13:Core/Src/gpio.c ****   * SLA0044, the "License"; You may not use this file except in compliance with
  14:Core/Src/gpio.c ****   * the License. You may obtain a copy of the License at:
  15:Core/Src/gpio.c ****   *                             www.st.com/SLA0044
  16:Core/Src/gpio.c ****   *
  17:Core/Src/gpio.c ****   ******************************************************************************
  18:Core/Src/gpio.c ****   */
  19:Core/Src/gpio.c **** 
  20:Core/Src/gpio.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/gpio.c **** #include "gpio.h"
  22:Core/Src/gpio.c **** /* USER CODE BEGIN 0 */
  23:Core/Src/gpio.c **** 
  24:Core/Src/gpio.c **** /* USER CODE END 0 */
  25:Core/Src/gpio.c **** 
  26:Core/Src/gpio.c **** /*----------------------------------------------------------------------------*/
  27:Core/Src/gpio.c **** /* Configure GPIO                                                             */
  28:Core/Src/gpio.c **** /*----------------------------------------------------------------------------*/
  29:Core/Src/gpio.c **** /* USER CODE BEGIN 1 */
  30:Core/Src/gpio.c **** 
  31:Core/Src/gpio.c **** /* USER CODE END 1 */
  32:Core/Src/gpio.c **** 
ARM GAS  /tmp/ccWSgN07.s 			page 2


  33:Core/Src/gpio.c **** /** Configure pins as
  34:Core/Src/gpio.c ****         * Analog
  35:Core/Src/gpio.c ****         * Input
  36:Core/Src/gpio.c ****         * Output
  37:Core/Src/gpio.c ****         * EVENT_OUT
  38:Core/Src/gpio.c ****         * EXTI
  39:Core/Src/gpio.c **** */
  40:Core/Src/gpio.c **** void MX_GPIO_Init(void)
  41:Core/Src/gpio.c **** {
  27              		.loc 1 41 1 view -0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 40
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31 0000 F0B5     		push	{r4, r5, r6, r7, lr}
  32              	.LCFI0:
  33              		.cfi_def_cfa_offset 20
  34              		.cfi_offset 4, -20
  35              		.cfi_offset 5, -16
  36              		.cfi_offset 6, -12
  37              		.cfi_offset 7, -8
  38              		.cfi_offset 14, -4
  39 0002 8BB0     		sub	sp, sp, #44
  40              	.LCFI1:
  41              		.cfi_def_cfa_offset 64
  42:Core/Src/gpio.c **** 
  43:Core/Src/gpio.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
  42              		.loc 1 43 3 view .LVU1
  43              		.loc 1 43 20 is_stmt 0 view .LVU2
  44 0004 1422     		movs	r2, #20
  45 0006 0021     		movs	r1, #0
  46 0008 05A8     		add	r0, sp, #20
  47 000a FFF7FEFF 		bl	memset
  48              	.LVL0:
  44:Core/Src/gpio.c **** 
  45:Core/Src/gpio.c ****   /* GPIO Ports Clock Enable */
  46:Core/Src/gpio.c ****   __HAL_RCC_GPIOH_CLK_ENABLE();
  49              		.loc 1 46 3 is_stmt 1 view .LVU3
  50              	.LBB2:
  51              		.loc 1 46 3 view .LVU4
  52              		.loc 1 46 3 view .LVU5
  53 000e 204B     		ldr	r3, .L2
  54 0010 D96A     		ldr	r1, [r3, #44]
  55 0012 8022     		movs	r2, #128
  56 0014 1143     		orrs	r1, r2
  57 0016 D962     		str	r1, [r3, #44]
  58              		.loc 1 46 3 view .LVU6
  59 0018 D96A     		ldr	r1, [r3, #44]
  60 001a 0A40     		ands	r2, r1
  61 001c 0192     		str	r2, [sp, #4]
  62              		.loc 1 46 3 view .LVU7
  63 001e 019A     		ldr	r2, [sp, #4]
  64              	.LBE2:
  47:Core/Src/gpio.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
  65              		.loc 1 47 3 view .LVU8
  66              	.LBB3:
  67              		.loc 1 47 3 view .LVU9
  68              		.loc 1 47 3 view .LVU10
ARM GAS  /tmp/ccWSgN07.s 			page 3


  69 0020 D96A     		ldr	r1, [r3, #44]
  70 0022 0222     		movs	r2, #2
  71 0024 1143     		orrs	r1, r2
  72 0026 D962     		str	r1, [r3, #44]
  73              		.loc 1 47 3 view .LVU11
  74 0028 D96A     		ldr	r1, [r3, #44]
  75 002a 0A40     		ands	r2, r1
  76 002c 0292     		str	r2, [sp, #8]
  77              		.loc 1 47 3 view .LVU12
  78 002e 029A     		ldr	r2, [sp, #8]
  79              	.LBE3:
  48:Core/Src/gpio.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
  80              		.loc 1 48 3 view .LVU13
  81              	.LBB4:
  82              		.loc 1 48 3 view .LVU14
  83              		.loc 1 48 3 view .LVU15
  84 0030 DA6A     		ldr	r2, [r3, #44]
  85 0032 0124     		movs	r4, #1
  86 0034 2243     		orrs	r2, r4
  87 0036 DA62     		str	r2, [r3, #44]
  88              		.loc 1 48 3 view .LVU16
  89 0038 DA6A     		ldr	r2, [r3, #44]
  90 003a 2240     		ands	r2, r4
  91 003c 0392     		str	r2, [sp, #12]
  92              		.loc 1 48 3 view .LVU17
  93 003e 039A     		ldr	r2, [sp, #12]
  94              	.LBE4:
  49:Core/Src/gpio.c ****   __HAL_RCC_GPIOD_CLK_ENABLE();
  95              		.loc 1 49 3 view .LVU18
  96              	.LBB5:
  97              		.loc 1 49 3 view .LVU19
  98              		.loc 1 49 3 view .LVU20
  99 0040 D96A     		ldr	r1, [r3, #44]
 100 0042 0822     		movs	r2, #8
 101 0044 1143     		orrs	r1, r2
 102 0046 D962     		str	r1, [r3, #44]
 103              		.loc 1 49 3 view .LVU21
 104 0048 DB6A     		ldr	r3, [r3, #44]
 105 004a 1A40     		ands	r2, r3
 106 004c 0492     		str	r2, [sp, #16]
 107              		.loc 1 49 3 view .LVU22
 108 004e 049B     		ldr	r3, [sp, #16]
 109              	.LBE5:
  50:Core/Src/gpio.c **** 
  51:Core/Src/gpio.c ****   /*Configure GPIO pin Output Level */
  52:Core/Src/gpio.c ****   HAL_GPIO_WritePin(LED0_GPIO_Port, LED0_Pin, GPIO_PIN_RESET);
 110              		.loc 1 52 3 view .LVU23
 111 0050 104F     		ldr	r7, .L2+4
 112 0052 0022     		movs	r2, #0
 113 0054 0121     		movs	r1, #1
 114 0056 3800     		movs	r0, r7
 115 0058 FFF7FEFF 		bl	HAL_GPIO_WritePin
 116              	.LVL1:
  53:Core/Src/gpio.c **** 
  54:Core/Src/gpio.c ****   /*Configure GPIO pin Output Level */
  55:Core/Src/gpio.c ****   HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_RESET);
 117              		.loc 1 55 3 view .LVU24
ARM GAS  /tmp/ccWSgN07.s 			page 4


 118 005c 0E4E     		ldr	r6, .L2+8
 119 005e 0022     		movs	r2, #0
 120 0060 0421     		movs	r1, #4
 121 0062 3000     		movs	r0, r6
 122 0064 FFF7FEFF 		bl	HAL_GPIO_WritePin
 123              	.LVL2:
  56:Core/Src/gpio.c **** 
  57:Core/Src/gpio.c ****   /*Configure GPIO pin : PtPin */
  58:Core/Src/gpio.c ****   GPIO_InitStruct.Pin = LED0_Pin;
 124              		.loc 1 58 3 view .LVU25
 125              		.loc 1 58 23 is_stmt 0 view .LVU26
 126 0068 0594     		str	r4, [sp, #20]
  59:Core/Src/gpio.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 127              		.loc 1 59 3 is_stmt 1 view .LVU27
 128              		.loc 1 59 24 is_stmt 0 view .LVU28
 129 006a 0694     		str	r4, [sp, #24]
  60:Core/Src/gpio.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 130              		.loc 1 60 3 is_stmt 1 view .LVU29
 131              		.loc 1 60 24 is_stmt 0 view .LVU30
 132 006c 0025     		movs	r5, #0
 133 006e 0795     		str	r5, [sp, #28]
  61:Core/Src/gpio.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 134              		.loc 1 61 3 is_stmt 1 view .LVU31
 135              		.loc 1 61 25 is_stmt 0 view .LVU32
 136 0070 0895     		str	r5, [sp, #32]
  62:Core/Src/gpio.c ****   HAL_GPIO_Init(LED0_GPIO_Port, &GPIO_InitStruct);
 137              		.loc 1 62 3 is_stmt 1 view .LVU33
 138 0072 05A9     		add	r1, sp, #20
 139 0074 3800     		movs	r0, r7
 140 0076 FFF7FEFF 		bl	HAL_GPIO_Init
 141              	.LVL3:
  63:Core/Src/gpio.c **** 
  64:Core/Src/gpio.c ****   /*Configure GPIO pin : PtPin */
  65:Core/Src/gpio.c ****   GPIO_InitStruct.Pin = LED1_Pin;
 142              		.loc 1 65 3 view .LVU34
 143              		.loc 1 65 23 is_stmt 0 view .LVU35
 144 007a 0423     		movs	r3, #4
 145 007c 0593     		str	r3, [sp, #20]
  66:Core/Src/gpio.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 146              		.loc 1 66 3 is_stmt 1 view .LVU36
 147              		.loc 1 66 24 is_stmt 0 view .LVU37
 148 007e 0694     		str	r4, [sp, #24]
  67:Core/Src/gpio.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 149              		.loc 1 67 3 is_stmt 1 view .LVU38
 150              		.loc 1 67 24 is_stmt 0 view .LVU39
 151 0080 0795     		str	r5, [sp, #28]
  68:Core/Src/gpio.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 152              		.loc 1 68 3 is_stmt 1 view .LVU40
 153              		.loc 1 68 25 is_stmt 0 view .LVU41
 154 0082 0895     		str	r5, [sp, #32]
  69:Core/Src/gpio.c ****   HAL_GPIO_Init(LED1_GPIO_Port, &GPIO_InitStruct);
 155              		.loc 1 69 3 is_stmt 1 view .LVU42
 156 0084 05A9     		add	r1, sp, #20
 157 0086 3000     		movs	r0, r6
 158 0088 FFF7FEFF 		bl	HAL_GPIO_Init
 159              	.LVL4:
  70:Core/Src/gpio.c **** 
ARM GAS  /tmp/ccWSgN07.s 			page 5


  71:Core/Src/gpio.c **** }
 160              		.loc 1 71 1 is_stmt 0 view .LVU43
 161 008c 0BB0     		add	sp, sp, #44
 162              		@ sp needed
 163 008e F0BD     		pop	{r4, r5, r6, r7, pc}
 164              	.L3:
 165              		.align	2
 166              	.L2:
 167 0090 00100240 		.word	1073876992
 168 0094 00040050 		.word	1342178304
 169 0098 000C0050 		.word	1342180352
 170              		.cfi_endproc
 171              	.LFE34:
 173              		.text
 174              	.Letext0:
 175              		.file 2 "/usr/local/gcc-arm-none-eabi-8-2019-q3-update/arm-none-eabi/include/machine/_default_type
 176              		.file 3 "/usr/local/gcc-arm-none-eabi-8-2019-q3-update/arm-none-eabi/include/sys/_stdint.h"
 177              		.file 4 "Drivers/CMSIS/Device/ST/STM32L0xx/Include/system_stm32l0xx.h"
 178              		.file 5 "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l071xx.h"
 179              		.file 6 "Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_hal_gpio.h"
 180              		.file 7 "Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_hal.h"
 181              		.file 8 "<built-in>"
ARM GAS  /tmp/ccWSgN07.s 			page 6


DEFINED SYMBOLS
                            *ABS*:0000000000000000 gpio.c
     /tmp/ccWSgN07.s:16     .text.MX_GPIO_Init:0000000000000000 $t
     /tmp/ccWSgN07.s:24     .text.MX_GPIO_Init:0000000000000000 MX_GPIO_Init
     /tmp/ccWSgN07.s:167    .text.MX_GPIO_Init:0000000000000090 $d

UNDEFINED SYMBOLS
memset
HAL_GPIO_WritePin
HAL_GPIO_Init
