<?xml version="1.0" encoding="UTF-8"?>
<?xml-stylesheet type="text/xsl" href="../../../xsl/express.xsl"?>
<!DOCTYPE express SYSTEM "../../../dtd/express.dtd">

<express language_version="2" rcs.date="2005-02-28T09:40:58" rcs.revision="1.0" description.file="arm_descriptions.xml">
   <application name="JSDAI" owner="LKSoft" url="www.lksoft.com" version="4.0 beta" source="interconnect_module_usage_view_arm schema_instance"/>
   <schema name="Interconnect_module_usage_view_arm">
      <interface kind="use" schema="Extended_geometric_tolerance_arm"/>
      <interface kind="use" schema="Functional_assignment_to_part_arm"/>
      <interface kind="use" schema="Network_functional_usage_view_arm"/>
      <interface kind="use" schema="Part_feature_location_arm"/>
      <interface kind="use" schema="Physical_unit_usage_view_arm"/>
      <interface kind="use" schema="Shape_composition_arm"/>
      <interface kind="use" schema="Value_with_unit_extension_arm"/>
      <entity name="Interconnect_module_cavity_surface" supertypes="Interconnect_module_surface_feature">
         <explicit name="reference_surface">
            <typename name="Interconnect_module_surface_feature"/>
         </explicit>
         <where label="WR1" expression="SELF :&lt;&gt;: reference_surface"/>
      </entity>
      <entity name="Interconnect_module_cutout_segment_surface" supertypes="Interconnect_module_surface_feature">
         <explicit name="composed_surface">
            <typename name="Interconnect_module_cutout_surface"/>
         </explicit>
         <explicit name="start_vertex">
            <typename name="Edge_segment_vertex"/>
         </explicit>
         <explicit name="end_vertex">
            <typename name="Edge_segment_vertex"/>
         </explicit>
         <where label="WR1" expression="start_vertex :&lt;&gt;: end_vertex"/>
      </entity>
      <entity name="Interconnect_module_cutout_surface" supertypes="Interconnect_module_surface_feature"/>
      <entity name="Interconnect_module_edge_segment_surface" supertypes="Interconnect_module_surface_feature">
         <explicit name="composed_surface">
            <typename name="Interconnect_module_edge_surface"/>
         </explicit>
         <explicit name="start_vertex">
            <typename name="Edge_segment_vertex"/>
         </explicit>
         <explicit name="end_vertex">
            <typename name="Edge_segment_vertex"/>
         </explicit>
         <where label="WR1" expression="start_vertex :&lt;&gt;: end_vertex"/>
      </entity>
      <entity name="Interconnect_module_edge_surface" supertypes="Interconnect_module_surface_feature"/>
      <entity name="Interconnect_module_interface_terminal" supertypes="Interconnect_module_terminal"/>
      <entity name="Interconnect_module_primary_surface" supertypes="Interconnect_module_surface_feature"/>
      <entity name="Interconnect_module_secondary_surface" supertypes="Interconnect_module_surface_feature"/>
      <entity name="Interconnect_module_surface_feature" abstract.supertype="YES" supertypes="Part_feature" super.expression="ONEOF (Interconnect_module_cavity_surface, Interconnect_module_cutout_segment_surface, Interconnect_module_cutout_surface, Interconnect_module_secondary_surface, Interconnect_module_primary_surface, Interconnect_module_edge_surface, Interconnect_module_edge_segment_surface)">
         <explicit name="associated_definition">
            <typename name="Interconnect_module_usage_view"/>
            <redeclaration entity-ref="Part_feature"/>
         </explicit>
      </entity>
      <entity name="Interconnect_module_terminal" supertypes="Part_terminal">
         <explicit name="terminal_connection_zone" optional="YES">
            <aggregate type="SET" lower="1" upper="?"/>
            <typename name="Connection_zone_in_usage_view"/>
         </explicit>
         <explicit name="associated_definition">
            <typename name="Interconnect_module_usage_view"/>
            <redeclaration entity-ref="Part_feature"/>
         </explicit>
         <inverse name="feature_shape" entity="Usage_concept_usage_relationship" attribute="associated_usage">
            <inverse.aggregate type="SET" lower="1" upper="?"/>
            <redeclaration entity-ref="Part_feature"/>
         </inverse>
      </entity>
      <entity name="Interconnect_module_terminal_surface_constituent_relationship" supertypes="Shape_element_constituent_relationship">
         <explicit name="relating">
            <typename name="Interconnect_module_surface_feature"/>
            <redeclaration entity-ref="Shape_element_relationship"/>
         </explicit>
         <explicit name="related">
            <typename name="Interconnect_module_terminal"/>
            <redeclaration entity-ref="Shape_element_relationship"/>
         </explicit>
      </entity>
      <entity name="Interconnect_module_usage_view" supertypes="Part_usage_view" super.expression="Pcb_usage_view">
         <explicit name="minimum_thickness_over_metal_requirement" optional="YES">
            <typename name="Length_data_element"/>
         </explicit>
         <explicit name="maximum_thickness_over_metal_requirement" optional="YES">
            <typename name="Length_data_element"/>
         </explicit>
         <explicit name="minimum_thickness_over_dielectric_requirement" optional="YES">
            <typename name="Length_data_element"/>
         </explicit>
         <explicit name="maximum_thickness_over_dielectric_requirement" optional="YES">
            <typename name="Length_data_element"/>
         </explicit>
         <explicit name="measurement_condition" optional="YES">
            <typename name="Restraint_condition"/>
         </explicit>
         <explicit name="located_thickness_requirement" optional="YES">
            <aggregate type="SET" lower="1" upper="?"/>
            <typename name="Located_interconnect_module_thickness_requirement"/>
         </explicit>
         <explicit name="implemented_function" optional="YES">
            <typename name="Functional_unit_usage_view"/>
         </explicit>
         <where label="WR1" expression="SIZEOF(QUERY(pf &lt;* USEDIN(SELF,&#10; 'INTERCONNECT_MODULE_USAGE_VIEW_ARM.INTERCONNECT_MODULE_SURFACE_FEATURE.ASSOCIATED_DEFINITION') | ('INTERCONNECT_MODULE_USAGE_VIEW_ARM.' + 'INTERCONNECT_MODULE_PRIMARY_SURFACE' IN TYPEOF(pf)))) &lt;= 1"/>
         <where label="WR2" expression="SIZEOF(QUERY(pf &lt;* USEDIN(SELF,&#10; 'INTERCONNECT_MODULE_USAGE_VIEW_ARM.INTERCONNECT_MODULE_SURFACE_FEATURE.ASSOCIATED_DEFINITION') | ('INTERCONNECT_MODULE_USAGE_VIEW_ARM.' + 'INTERCONNECT_MODULE_SECONDARY_SURFACE' IN TYPEOF(pf)))) &lt;= 1"/>
         <where label="WR3" expression="SIZEOF(QUERY(pf &lt;* USEDIN(SELF,&#10; 'INTERCONNECT_MODULE_USAGE_VIEW_ARM.INTERCONNECT_MODULE_SURFACE_FEATURE.ASSOCIATED_DEFINITION') | ('INTERCONNECT_MODULE_USAGE_VIEW_ARM.' + 'INTERCONNECT_MODULE_EDGE_SURFACE' IN TYPEOF(pf)))) &lt;= 1"/>
         <where label="WR4" expression="EXISTS(maximum_thickness_over_metal_requirement) OR EXISTS(maximum_thickness_over_dielectric_requirement)"/>
         <where label="WR5" expression="NOT (EXISTS(minimum_thickness_over_metal_requirement)) OR (minimum_thickness_over_metal_requirement\Value_with_unit.value_component &gt; 0.0)"/>
         <where label="WR6" expression="NOT (EXISTS(maximum_thickness_over_metal_requirement)) OR (maximum_thickness_over_metal_requirement\Value_with_unit.value_component &gt; 0.0)"/>
         <where label="WR7" expression="NOT (EXISTS(minimum_thickness_over_dielectric_requirement)) OR (minimum_thickness_over_dielectric_requirement\Value_with_unit.value_component &gt; 0.0)"/>
         <where label="WR8" expression="NOT (EXISTS(maximum_thickness_over_dielectric_requirement)) OR (maximum_thickness_over_dielectric_requirement\Value_with_unit.value_component &gt; 0.0)"/>
         <where label="WR9" expression="magnitude_of(minimum_thickness_over_metal_requirement) &lt; magnitude_of(maximum_thickness_over_metal_requirement)"/>
         <where label="WR10" expression="magnitude_of(minimum_thickness_over_dielectric_requirement) &lt; magnitude_of(maximum_thickness_over_dielectric_requirement)"/>
         <where label="WR11" expression="magnitude_of(minimum_thickness_over_dielectric_requirement) &lt; magnitude_of(minimum_thickness_over_metal_requirement)"/>
         <where label="WR12" expression="magnitude_of(maximum_thickness_over_dielectric_requirement) &lt; magnitude_of(maximum_thickness_over_metal_requirement)"/>
      </entity>
      <entity name="Located_interconnect_module_thickness_requirement">
         <explicit name="reference_location">
            <typename name="Axis_placement"/>
         </explicit>
         <explicit name="maximum_thickness_requirement">
            <typename name="Length_data_element"/>
         </explicit>
         <explicit name="minimum_thickness_requirement">
            <typename name="Length_data_element"/>
         </explicit>
         <inverse name="design" entity="Interconnect_module_usage_view" attribute="located_thickness_requirement">
            <inverse.aggregate type="SET" lower="1" upper="?"/>
         </inverse>
         <unique label="UR1">
            <unique.attribute entity-ref="Located_interconnect_module_thickness_requirement" attribute="design"/>
            <unique.attribute entity-ref="Located_interconnect_module_thickness_requirement" attribute="reference_location"/>
         </unique>
      </entity>
      <entity name="Pcb_usage_view" supertypes="Interconnect_module_usage_view"/>
      <function name="magnitude_of">
         <parameter name="input">
            <typename name="Length_data_element"/>
         </parameter>
         <builtintype type="REAL"/>
         <algorithm>RETURN(input\Value_with_unit.value_component);</algorithm>
      </function>
   </schema>
</express>
