{
  "module_name": "ipa_qmi_msg.h",
  "hash_id": "ec0f995ffcf55d2c35e2d113263b5e17fea9447258d2440d981ac977e9a8b748",
  "original_prompt": "Ingested from linux-6.6.14/drivers/net/ipa/ipa_qmi_msg.h",
  "human_readable_source": " \n\n \n#ifndef _IPA_QMI_MSG_H_\n#define _IPA_QMI_MSG_H_\n\n \n\n#include <linux/types.h>\n#include <linux/soc/qcom/qmi.h>\n\n \n#define IPA_QMI_INDICATION_REGISTER\t0x20\t \n#define IPA_QMI_INIT_DRIVER\t\t0x21\t \n#define IPA_QMI_INIT_COMPLETE\t\t0x22\t \n#define IPA_QMI_DRIVER_INIT_COMPLETE\t0x35\t \n\n \n#define IPA_QMI_INDICATION_REGISTER_REQ_SZ\t20\t \n#define IPA_QMI_INDICATION_REGISTER_RSP_SZ\t7\t \n#define IPA_QMI_INIT_DRIVER_REQ_SZ\t\t162\t \n#define IPA_QMI_INIT_DRIVER_RSP_SZ\t\t25\t \n#define IPA_QMI_INIT_COMPLETE_IND_SZ\t\t7\t \n#define IPA_QMI_DRIVER_INIT_COMPLETE_REQ_SZ\t4\t \n#define IPA_QMI_DRIVER_INIT_COMPLETE_RSP_SZ\t7\t \n\n \n#define IPA_QMI_SERVER_MAX_RCV_SZ\t\t8\n#define IPA_QMI_CLIENT_MAX_RCV_SZ\t\t25\n\n \nstruct ipa_indication_register_req {\n\tu8 master_driver_init_complete_valid;\n\tu8 master_driver_init_complete;\n\tu8 data_usage_quota_reached_valid;\n\tu8 data_usage_quota_reached;\n\tu8 ipa_mhi_ready_ind_valid;\n\tu8 ipa_mhi_ready_ind;\n\tu8 endpoint_desc_ind_valid;\n\tu8 endpoint_desc_ind;\n\tu8 bw_change_ind_valid;\n\tu8 bw_change_ind;\n};\n\n \nstruct ipa_indication_register_rsp {\n\tstruct qmi_response_type_v01 rsp;\n};\n\n \nstruct ipa_driver_init_complete_req {\n\tu8 status;\n};\n\n \nstruct ipa_driver_init_complete_rsp {\n\tstruct qmi_response_type_v01 rsp;\n};\n\n \nstruct ipa_init_complete_ind {\n\tstruct qmi_response_type_v01 status;\n};\n\n \nenum ipa_platform_type {\n\tIPA_QMI_PLATFORM_TYPE_INVALID\t\t= 0x0,\t \n\tIPA_QMI_PLATFORM_TYPE_TN\t\t= 0x1,\t \n\tIPA_QMI_PLATFORM_TYPE_LE\t\t= 0x2,\t \n\tIPA_QMI_PLATFORM_TYPE_MSM_ANDROID\t= 0x3,\t \n\tIPA_QMI_PLATFORM_TYPE_MSM_WINDOWS\t= 0x4,\t \n\tIPA_QMI_PLATFORM_TYPE_MSM_QNX_V01\t= 0x5,\t \n};\n\n \nstruct ipa_mem_bounds {\n\tu32 start;\n\tu32 end;\n};\n\n \nstruct ipa_mem_array {\n\tu32 start;\n\tu32 count;\n};\n\n \nstruct ipa_mem_range {\n\tu32 start;\n\tu32 size;\n};\n\n \nstruct ipa_init_modem_driver_req {\n\tu8\t\t\tplatform_type_valid;\n\tu32\t\t\tplatform_type;\t \n\n\t \n\tu8\t\t\thdr_tbl_info_valid;\n\tstruct ipa_mem_bounds\thdr_tbl_info;\n\n\t \n\tu8\t\t\tv4_route_tbl_info_valid;\n\tstruct ipa_mem_bounds\tv4_route_tbl_info;\n\tu8\t\t\tv6_route_tbl_info_valid;\n\tstruct ipa_mem_bounds\tv6_route_tbl_info;\n\n\t \n\tu8\t\t\tv4_filter_tbl_start_valid;\n\tu32\t\t\tv4_filter_tbl_start;\n\tu8\t\t\tv6_filter_tbl_start_valid;\n\tu32\t\t\tv6_filter_tbl_start;\n\n\t \n\tu8\t\t\tmodem_mem_info_valid;\n\tstruct ipa_mem_range\tmodem_mem_info;\n\n\t \n\tu8\t\t\tctrl_comm_dest_end_pt_valid;\n\tu32\t\t\tctrl_comm_dest_end_pt;\n\n\t \n\tu8\t\t\tskip_uc_load_valid;\n\tu8\t\t\tskip_uc_load;\n\n\t \n\tu8\t\t\thdr_proc_ctx_tbl_info_valid;\n\tstruct ipa_mem_bounds\thdr_proc_ctx_tbl_info;\n\n\t \n\tu8\t\t\tzip_tbl_info_valid;\n\tstruct ipa_mem_bounds\tzip_tbl_info;\n\n\t \n\tu8\t\t\tv4_hash_route_tbl_info_valid;\n\tstruct ipa_mem_bounds\tv4_hash_route_tbl_info;\n\tu8\t\t\tv6_hash_route_tbl_info_valid;\n\tstruct ipa_mem_bounds\tv6_hash_route_tbl_info;\n\n\t \n\tu8\t\t\tv4_hash_filter_tbl_start_valid;\n\tu32\t\t\tv4_hash_filter_tbl_start;\n\tu8\t\t\tv6_hash_filter_tbl_start_valid;\n\tu32\t\t\tv6_hash_filter_tbl_start;\n\n\t \n\tu8\t\t\thw_stats_quota_base_addr_valid;\n\tu32\t\t\thw_stats_quota_base_addr;\n\tu8\t\t\thw_stats_quota_size_valid;\n\tu32\t\t\thw_stats_quota_size;\n\tu8\t\t\thw_stats_drop_base_addr_valid;\n\tu32\t\t\thw_stats_drop_base_addr;\n\tu8\t\t\thw_stats_drop_size_valid;\n\tu32\t\t\thw_stats_drop_size;\n};\n\n \nstruct ipa_init_modem_driver_rsp {\n\tstruct qmi_response_type_v01\trsp;\n\n\t \n\tu8\t\t\t\tctrl_comm_dest_end_pt_valid;\n\tu32\t\t\t\tctrl_comm_dest_end_pt;\n\n\t \n\tu8\t\t\t\tdefault_end_pt_valid;\n\tu32\t\t\t\tdefault_end_pt;\n\n\t \n\tu8\t\t\t\tmodem_driver_init_pending_valid;\n\tu8\t\t\t\tmodem_driver_init_pending;\n};\n\n \nextern const struct qmi_elem_info ipa_indication_register_req_ei[];\nextern const struct qmi_elem_info ipa_indication_register_rsp_ei[];\nextern const struct qmi_elem_info ipa_driver_init_complete_req_ei[];\nextern const struct qmi_elem_info ipa_driver_init_complete_rsp_ei[];\nextern const struct qmi_elem_info ipa_init_complete_ind_ei[];\nextern const struct qmi_elem_info ipa_mem_bounds_ei[];\nextern const struct qmi_elem_info ipa_mem_array_ei[];\nextern const struct qmi_elem_info ipa_mem_range_ei[];\nextern const struct qmi_elem_info ipa_init_modem_driver_req_ei[];\nextern const struct qmi_elem_info ipa_init_modem_driver_rsp_ei[];\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}