eth_data_fifo.v,verilog,xil_defaultlib,../../../../adc_8channel_zyw_1.srcs/sources_1/ip/eth_data_fifo/sim/eth_data_fifo.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
