<profile>

<ReportVersion>
<Version>2021.1</Version>
</ReportVersion>

<UserAssignments>
<unit>ns</unit>
<ProductFamily>zynq</ProductFamily>
<Part>xc7z010-clg400-1</Part>
<TopModelName>convolution2_fix</TopModelName>
<TargetClockPeriod>10.50</TargetClockPeriod>
<ClockUncertainty>2.84</ClockUncertainty>
<FlowTarget>vivado</FlowTarget>
</UserAssignments>

<PerformanceEstimates>
<PipelineType>no</PipelineType>
<SummaryOfTimingAnalysis>
<unit>ns</unit>
<EstimatedClockPeriod>6.912</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<unit>clock cycles</unit>
<Best-caseLatency>30289</Best-caseLatency>
<Average-caseLatency>63889</Average-caseLatency>
<Worst-caseLatency>90097</Worst-caseLatency>
<Best-caseRealTimeLatency>0.318 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>0.671 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.946 ms</Worst-caseRealTimeLatency>
<Interval-min>30289</Interval-min>
<Interval-max>90097</Interval-max>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<VITIS_LOOP_332_1>
<TripCount>16</TripCount>
<Latency>
<range>
<min>30288</min>
<max>90096</max>
</range>
</Latency>
<AbsoluteTimeLatency>
<range>
<min>318024</min>
<max>946008</max>
</range>
</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>1893</min>
<max>5631</max>
</range>
</IterationLatency>
<VITIS_LOOP_334_2>
<TripCount>42</TripCount>
<Latency>
<range>
<min>1890</min>
<max>5628</max>
</range>
</Latency>
<AbsoluteTimeLatency>
<range>
<min>19845</min>
<max>59094</max>
</range>
</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>45</min>
<max>134</max>
</range>
</IterationLatency>
<VITIS_LOOP_340_4>
<TripCount>8</TripCount>
<Latency>40</Latency>
<AbsoluteTimeLatency>420</AbsoluteTimeLatency>
<IterationLatency>5</IterationLatency>
</VITIS_LOOP_340_4>
<VITIS_LOOP_345_5>
<TripCount>8</TripCount>
<Latency>40</Latency>
<AbsoluteTimeLatency>420</AbsoluteTimeLatency>
<IterationLatency>5</IterationLatency>
</VITIS_LOOP_345_5>
<VITIS_LOOP_350_6>
<TripCount>8</TripCount>
<Latency>48</Latency>
<AbsoluteTimeLatency>504</AbsoluteTimeLatency>
<IterationLatency>6</IterationLatency>
</VITIS_LOOP_350_6>
<VITIS_LOOP_354_7>
<TripCount>8</TripCount>
<Latency>40</Latency>
<AbsoluteTimeLatency>420</AbsoluteTimeLatency>
<IterationLatency>5</IterationLatency>
</VITIS_LOOP_354_7>
</VITIS_LOOP_334_2>
</VITIS_LOOP_332_1>
</SummaryOfLoopLatency>
</PerformanceEstimates>

<AreaEstimates>
<Resources>
<BRAM_18K>4</BRAM_18K>
<DSP>8</DSP>
<FF>1784</FF>
<LUT>1579</LUT>
<URAM>0</URAM>
</Resources>
<AvailableResources>
<BRAM_18K>120</BRAM_18K>
<DSP>80</DSP>
<FF>35200</FF>
<LUT>17600</LUT>
<URAM>0</URAM>
</AvailableResources>
</AreaEstimates>

<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>convolution2_fix</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>convolution2_fix</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>convolution2_fix</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>convolution2_fix</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>convolution2_fix</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>convolution2_fix</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>grp_fu_1176_p_din0</name>
<Object>convolution2_fix</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>21</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>grp_fu_1176_p_din1</name>
<Object>convolution2_fix</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>36</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>grp_fu_1176_p_dout0</name>
<Object>convolution2_fix</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>55</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>grp_fu_1176_p_ce</name>
<Object>convolution2_fix</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_0_0_0_0_address0</name>
<Object>m_0_0_0_0</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>9</Bits>
<Attribute>address</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_0_0_0_0_ce0</name>
<Object>m_0_0_0_0</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_0_0_0_0_q0</name>
<Object>m_0_0_0_0</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>36</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_0_0_0_0_address1</name>
<Object>m_0_0_0_0</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>9</Bits>
<Attribute>address</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_0_0_0_0_ce1</name>
<Object>m_0_0_0_0</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_0_0_0_0_q1</name>
<Object>m_0_0_0_0</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>36</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>out_0_address0</name>
<Object>out_0</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>10</Bits>
<Attribute>address</Attribute>
</RtlPorts>
<RtlPorts>
<name>out_0_ce0</name>
<Object>out_0</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>out_0_we0</name>
<Object>out_0</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>out_0_d0</name>
<Object>out_0</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>36</Bits>
<Attribute>data</Attribute>
</RtlPorts>
</InterfaceSummary>

</profile>
