/* Generated by Yosys 0.9 (git sha1 UNKNOWN, gcc 10.2.0 -march=x86-64 -mtune=generic -O2 -fno-plt -fPIC -Os) */

(* dynports =  1  *)
(* src = "./final_logic_synth/D0_fifo_synth.v:1" *)
module D0_fifo_synth(clk, reset_L, wr_enable, rd_enable, init, data_in, Umbral_D0, full_fifo_D0, empty_fifo_D0, almost_full_fifo_D0, almost_empty_fifo_D0, error_D0, data_out_D0_synth);
  (* src = "./final_logic_synth/D0_fifo_synth.v:72" *)
  wire [2:0] _000_;
  (* src = "./final_logic_synth/D0_fifo_synth.v:53" *)
  wire [5:0] _001_;
  (* src = "./final_logic_synth/D0_fifo_synth.v:53" *)
  wire [1:0] _002_;
  (* src = "./final_logic_synth/D0_fifo_synth.v:31" *)
  wire [1:0] _003_;
  wire _004_;
  wire _005_;
  wire _006_;
  wire _007_;
  wire _008_;
  wire _009_;
  wire _010_;
  wire _011_;
  wire _012_;
  wire _013_;
  wire _014_;
  wire _015_;
  wire _016_;
  wire _017_;
  wire _018_;
  wire _019_;
  wire _020_;
  wire _021_;
  wire _022_;
  wire _023_;
  wire _024_;
  wire _025_;
  wire _026_;
  wire _027_;
  wire _028_;
  wire _029_;
  wire _030_;
  wire _031_;
  wire _032_;
  wire _033_;
  wire _034_;
  wire _035_;
  wire _036_;
  wire _037_;
  wire _038_;
  wire _039_;
  wire _040_;
  wire _041_;
  wire _042_;
  wire _043_;
  wire _044_;
  wire _045_;
  wire _046_;
  wire _047_;
  wire _048_;
  wire _049_;
  wire _050_;
  wire _051_;
  wire _052_;
  wire _053_;
  wire _054_;
  wire _055_;
  wire _056_;
  wire _057_;
  wire _058_;
  wire _059_;
  wire _060_;
  wire _061_;
  wire _062_;
  wire _063_;
  wire _064_;
  wire _065_;
  wire _066_;
  wire _067_;
  wire _068_;
  wire _069_;
  wire _070_;
  wire _071_;
  wire _072_;
  wire _073_;
  wire _074_;
  wire _075_;
  wire _076_;
  wire _077_;
  wire _078_;
  wire _079_;
  wire _080_;
  wire _081_;
  wire _082_;
  wire _083_;
  wire _084_;
  wire _085_;
  wire _086_;
  wire _087_;
  wire _088_;
  wire _089_;
  wire _090_;
  wire _091_;
  wire _092_;
  wire _093_;
  wire _094_;
  wire _095_;
  wire _096_;
  wire _097_;
  wire _098_;
  wire _099_;
  wire _100_;
  wire _101_;
  wire _102_;
  wire _103_;
  wire _104_;
  wire _105_;
  wire _106_;
  wire _107_;
  wire _108_;
  wire _109_;
  wire _110_;
  wire _111_;
  wire _112_;
  wire _113_;
  wire _114_;
  wire _115_;
  wire _116_;
  wire _117_;
  wire _118_;
  wire _119_;
  wire _120_;
  wire _121_;
  wire _122_;
  wire _123_;
  wire _124_;
  wire _125_;
  wire _126_;
  wire _127_;
  wire _128_;
  wire _129_;
  wire _130_;
  wire _131_;
  wire _132_;
  wire _133_;
  wire _134_;
  wire _135_;
  wire _136_;
  wire _137_;
  wire _138_;
  wire _139_;
  wire _140_;
  wire _141_;
  wire _142_;
  wire _143_;
  wire _144_;
  wire _145_;
  wire _146_;
  wire _147_;
  wire _148_;
  wire _149_;
  wire _150_;
  wire _151_;
  wire _152_;
  wire _153_;
  wire _154_;
  wire _155_;
  wire _156_;
  wire _157_;
  wire _158_;
  wire _159_;
  wire _160_;
  wire _161_;
  wire _162_;
  wire _163_;
  wire _164_;
  wire _165_;
  wire _166_;
  wire _167_;
  wire _168_;
  wire _169_;
  wire _170_;
  wire _171_;
  wire _172_;
  wire _173_;
  wire _174_;
  wire _175_;
  wire _176_;
  wire _177_;
  wire _178_;
  wire _179_;
  wire _180_;
  wire _181_;
  wire _182_;
  wire _183_;
  wire _184_;
  wire _185_;
  wire _186_;
  wire _187_;
  wire _188_;
  wire _189_;
  wire _190_;
  wire _191_;
  wire _192_;
  wire _193_;
  wire _194_;
  wire _195_;
  wire _196_;
  wire _197_;
  wire _198_;
  wire _199_;
  wire _200_;
  wire _201_;
  wire _202_;
  wire _203_;
  wire _204_;
  wire _205_;
  wire _206_;
  wire _207_;
  wire _208_;
  wire _209_;
  wire _210_;
  wire _211_;
  wire _212_;
  wire _213_;
  wire _214_;
  wire _215_;
  wire _216_;
  wire _217_;
  wire _218_;
  wire _219_;
  wire _220_;
  wire _221_;
  wire _222_;
  wire _223_;
  wire _224_;
  wire _225_;
  wire _226_;
  wire _227_;
  wire _228_;
  wire _229_;
  wire _230_;
  wire _231_;
  wire _232_;
  wire _233_;
  wire _234_;
  wire _235_;
  wire _236_;
  wire _237_;
  wire _238_;
  wire _239_;
  wire _240_;
  wire _241_;
  wire _242_;
  wire _243_;
  wire _244_;
  wire _245_;
  wire _246_;
  wire _247_;
  wire _248_;
  wire _249_;
  wire _250_;
  wire _251_;
  wire _252_;
  wire _253_;
  wire _254_;
  wire _255_;
  wire _256_;
  wire _257_;
  wire _258_;
  wire _259_;
  wire _260_;
  wire _261_;
  wire _262_;
  wire _263_;
  wire _264_;
  wire _265_;
  wire _266_;
  wire _267_;
  wire _268_;
  wire _269_;
  wire _270_;
  wire _271_;
  wire _272_;
  (* src = "./final_logic_synth/D0_fifo_synth.v:8" *)
  input [3:0] Umbral_D0;
  (* src = "./final_logic_synth/D0_fifo_synth.v:12" *)
  output almost_empty_fifo_D0;
  (* src = "./final_logic_synth/D0_fifo_synth.v:11" *)
  output almost_full_fifo_D0;
  (* src = "./final_logic_synth/D0_fifo_synth.v:6" *)
  input clk;
  (* src = "./final_logic_synth/D0_fifo_synth.v:21" *)
  wire [2:0] cnt;
  (* src = "./final_logic_synth/D0_fifo_synth.v:7" *)
  input [5:0] data_in;
  (* src = "./final_logic_synth/D0_fifo_synth.v:14" *)
  output [5:0] data_out_D0_synth;
  (* src = "./final_logic_synth/D0_fifo_synth.v:10" *)
  output empty_fifo_D0;
  (* src = "./final_logic_synth/D0_fifo_synth.v:13" *)
  output error_D0;
  (* src = "./final_logic_synth/D0_fifo_synth.v:9" *)
  output full_fifo_D0;
  (* src = "./final_logic_synth/D0_fifo_synth.v:6" *)
  input init;
  wire [5:0] \mem[0] ;
  wire [5:0] \mem[1] ;
  wire [5:0] \mem[2] ;
  wire [5:0] \mem[3] ;
  (* src = "./final_logic_synth/D0_fifo_synth.v:6" *)
  input rd_enable;
  (* src = "./final_logic_synth/D0_fifo_synth.v:20" *)
  wire [1:0] rd_ptr;
  (* src = "./final_logic_synth/D0_fifo_synth.v:6" *)
  input reset_L;
  (* src = "./final_logic_synth/D0_fifo_synth.v:6" *)
  input wr_enable;
  (* src = "./final_logic_synth/D0_fifo_synth.v:19" *)
  wire [1:0] wr_ptr;
  NOT _273_ (
    .A(rd_enable),
    .Y(_267_)
  );
  NOT _274_ (
    .A(wr_enable),
    .Y(_268_)
  );
  NOT _275_ (
    .A(cnt[2]),
    .Y(_269_)
  );
  NOT _276_ (
    .A(cnt[0]),
    .Y(_270_)
  );
  NOT _277_ (
    .A(cnt[1]),
    .Y(_271_)
  );
  NOT _278_ (
    .A(reset_L),
    .Y(_272_)
  );
  NOT _279_ (
    .A(init),
    .Y(_028_)
  );
  NOT _280_ (
    .A(\mem[0] [0]),
    .Y(_029_)
  );
  NOT _281_ (
    .A(\mem[0] [1]),
    .Y(_030_)
  );
  NOT _282_ (
    .A(\mem[0] [2]),
    .Y(_031_)
  );
  NOT _283_ (
    .A(\mem[0] [3]),
    .Y(_032_)
  );
  NOT _284_ (
    .A(\mem[0] [4]),
    .Y(_033_)
  );
  NOT _285_ (
    .A(\mem[0] [5]),
    .Y(_034_)
  );
  NOT _286_ (
    .A(\mem[2] [0]),
    .Y(_035_)
  );
  NOT _287_ (
    .A(\mem[3] [0]),
    .Y(_036_)
  );
  NOT _288_ (
    .A(\mem[2] [1]),
    .Y(_037_)
  );
  NOT _289_ (
    .A(\mem[3] [1]),
    .Y(_038_)
  );
  NOT _290_ (
    .A(\mem[2] [2]),
    .Y(_039_)
  );
  NOT _291_ (
    .A(\mem[3] [2]),
    .Y(_040_)
  );
  NOT _292_ (
    .A(\mem[2] [3]),
    .Y(_041_)
  );
  NOT _293_ (
    .A(\mem[3] [3]),
    .Y(_042_)
  );
  NOT _294_ (
    .A(\mem[2] [4]),
    .Y(_043_)
  );
  NOT _295_ (
    .A(\mem[3] [4]),
    .Y(_044_)
  );
  NOT _296_ (
    .A(\mem[2] [5]),
    .Y(_045_)
  );
  NOT _297_ (
    .A(\mem[3] [5]),
    .Y(_046_)
  );
  NOT _298_ (
    .A(\mem[1] [0]),
    .Y(_047_)
  );
  NOT _299_ (
    .A(\mem[1] [1]),
    .Y(_048_)
  );
  NOT _300_ (
    .A(\mem[1] [2]),
    .Y(_049_)
  );
  NOT _301_ (
    .A(\mem[1] [3]),
    .Y(_050_)
  );
  NOT _302_ (
    .A(\mem[1] [4]),
    .Y(_051_)
  );
  NOT _303_ (
    .A(\mem[1] [5]),
    .Y(_052_)
  );
  NOT _304_ (
    .A(rd_ptr[1]),
    .Y(_053_)
  );
  NOT _305_ (
    .A(wr_ptr[0]),
    .Y(_054_)
  );
  NOT _306_ (
    .A(wr_ptr[1]),
    .Y(_055_)
  );
  NOT _307_ (
    .A(Umbral_D0[0]),
    .Y(_056_)
  );
  NOT _308_ (
    .A(Umbral_D0[2]),
    .Y(_057_)
  );
  NOR _309_ (
    .A(cnt[0]),
    .B(cnt[1]),
    .Y(_058_)
  );
  NOT _310_ (
    .A(_058_),
    .Y(_059_)
  );
  NAND _311_ (
    .A(cnt[2]),
    .B(_058_),
    .Y(_060_)
  );
  NOT _312_ (
    .A(_060_),
    .Y(full_fifo_D0)
  );
  NOR _313_ (
    .A(cnt[2]),
    .B(_059_),
    .Y(empty_fifo_D0)
  );
  NAND _314_ (
    .A(_270_),
    .B(Umbral_D0[0]),
    .Y(_061_)
  );
  NAND _315_ (
    .A(cnt[0]),
    .B(_056_),
    .Y(_062_)
  );
  NAND _316_ (
    .A(_061_),
    .B(_062_),
    .Y(_063_)
  );
  NOR _317_ (
    .A(Umbral_D0[3]),
    .B(_063_),
    .Y(_064_)
  );
  NOR _318_ (
    .A(cnt[2]),
    .B(Umbral_D0[2]),
    .Y(_065_)
  );
  NOT _319_ (
    .A(_065_),
    .Y(_066_)
  );
  NOR _320_ (
    .A(_269_),
    .B(_057_),
    .Y(_067_)
  );
  NOR _321_ (
    .A(_065_),
    .B(_067_),
    .Y(_068_)
  );
  NOR _322_ (
    .A(cnt[1]),
    .B(Umbral_D0[1]),
    .Y(_069_)
  );
  NOT _323_ (
    .A(_069_),
    .Y(_070_)
  );
  NAND _324_ (
    .A(cnt[1]),
    .B(Umbral_D0[1]),
    .Y(_071_)
  );
  NOT _325_ (
    .A(_071_),
    .Y(_072_)
  );
  NAND _326_ (
    .A(_070_),
    .B(_071_),
    .Y(_073_)
  );
  NAND _327_ (
    .A(_064_),
    .B(_073_),
    .Y(_074_)
  );
  NOR _328_ (
    .A(_068_),
    .B(_074_),
    .Y(almost_empty_fifo_D0)
  );
  NAND _329_ (
    .A(_066_),
    .B(_069_),
    .Y(_075_)
  );
  NOR _330_ (
    .A(Umbral_D0[0]),
    .B(_072_),
    .Y(_076_)
  );
  NAND _331_ (
    .A(_075_),
    .B(_076_),
    .Y(_077_)
  );
  NAND _332_ (
    .A(Umbral_D0[0]),
    .B(_073_),
    .Y(_078_)
  );
  NOR _333_ (
    .A(Umbral_D0[0]),
    .B(Umbral_D0[1]),
    .Y(_079_)
  );
  NOR _334_ (
    .A(_065_),
    .B(_079_),
    .Y(_080_)
  );
  NOR _335_ (
    .A(_067_),
    .B(_080_),
    .Y(_081_)
  );
  NAND _336_ (
    .A(_078_),
    .B(_081_),
    .Y(_082_)
  );
  NAND _337_ (
    .A(_064_),
    .B(_077_),
    .Y(_083_)
  );
  NOR _338_ (
    .A(_082_),
    .B(_083_),
    .Y(almost_full_fifo_D0)
  );
  NOR _339_ (
    .A(_272_),
    .B(_028_),
    .Y(_084_)
  );
  NAND _340_ (
    .A(reset_L),
    .B(init),
    .Y(_085_)
  );
  NOR _341_ (
    .A(_268_),
    .B(_085_),
    .Y(_086_)
  );
  NOT _342_ (
    .A(_086_),
    .Y(_087_)
  );
  NOR _343_ (
    .A(wr_ptr[1]),
    .B(_087_),
    .Y(_088_)
  );
  NAND _344_ (
    .A(_055_),
    .B(_086_),
    .Y(_089_)
  );
  NOR _345_ (
    .A(wr_ptr[0]),
    .B(_089_),
    .Y(_090_)
  );
  NAND _346_ (
    .A(_054_),
    .B(_088_),
    .Y(_091_)
  );
  NOR _347_ (
    .A(_029_),
    .B(_085_),
    .Y(_092_)
  );
  NOR _348_ (
    .A(_090_),
    .B(_092_),
    .Y(_093_)
  );
  NOR _349_ (
    .A(data_in[0]),
    .B(_091_),
    .Y(_094_)
  );
  NOR _350_ (
    .A(_093_),
    .B(_094_),
    .Y(_004_)
  );
  NOR _351_ (
    .A(_030_),
    .B(_085_),
    .Y(_095_)
  );
  NOR _352_ (
    .A(_090_),
    .B(_095_),
    .Y(_096_)
  );
  NOR _353_ (
    .A(data_in[1]),
    .B(_091_),
    .Y(_097_)
  );
  NOR _354_ (
    .A(_096_),
    .B(_097_),
    .Y(_005_)
  );
  NOR _355_ (
    .A(_031_),
    .B(_085_),
    .Y(_098_)
  );
  NOR _356_ (
    .A(_090_),
    .B(_098_),
    .Y(_099_)
  );
  NOR _357_ (
    .A(data_in[2]),
    .B(_091_),
    .Y(_100_)
  );
  NOR _358_ (
    .A(_099_),
    .B(_100_),
    .Y(_006_)
  );
  NOR _359_ (
    .A(_032_),
    .B(_085_),
    .Y(_101_)
  );
  NOR _360_ (
    .A(_090_),
    .B(_101_),
    .Y(_102_)
  );
  NOR _361_ (
    .A(data_in[3]),
    .B(_091_),
    .Y(_103_)
  );
  NOR _362_ (
    .A(_102_),
    .B(_103_),
    .Y(_007_)
  );
  NOR _363_ (
    .A(_033_),
    .B(_085_),
    .Y(_104_)
  );
  NOR _364_ (
    .A(_090_),
    .B(_104_),
    .Y(_105_)
  );
  NOR _365_ (
    .A(data_in[4]),
    .B(_091_),
    .Y(_106_)
  );
  NOR _366_ (
    .A(_105_),
    .B(_106_),
    .Y(_008_)
  );
  NOR _367_ (
    .A(_034_),
    .B(_085_),
    .Y(_107_)
  );
  NOR _368_ (
    .A(_090_),
    .B(_107_),
    .Y(_108_)
  );
  NOR _369_ (
    .A(data_in[5]),
    .B(_091_),
    .Y(_109_)
  );
  NOR _370_ (
    .A(_108_),
    .B(_109_),
    .Y(_009_)
  );
  NOR _371_ (
    .A(_267_),
    .B(wr_enable),
    .Y(_110_)
  );
  NAND _372_ (
    .A(rd_enable),
    .B(_268_),
    .Y(_111_)
  );
  NOR _373_ (
    .A(rd_enable),
    .B(_268_),
    .Y(_112_)
  );
  NAND _374_ (
    .A(_267_),
    .B(wr_enable),
    .Y(_113_)
  );
  NOR _375_ (
    .A(_110_),
    .B(_112_),
    .Y(_114_)
  );
  NOR _376_ (
    .A(_270_),
    .B(_114_),
    .Y(_115_)
  );
  NAND _377_ (
    .A(_270_),
    .B(_114_),
    .Y(_116_)
  );
  NAND _378_ (
    .A(_084_),
    .B(_116_),
    .Y(_117_)
  );
  NOR _379_ (
    .A(_115_),
    .B(_117_),
    .Y(_000_[0])
  );
  NAND _380_ (
    .A(_270_),
    .B(_110_),
    .Y(_118_)
  );
  NOR _381_ (
    .A(_270_),
    .B(_113_),
    .Y(_119_)
  );
  NAND _382_ (
    .A(cnt[0]),
    .B(_112_),
    .Y(_120_)
  );
  NAND _383_ (
    .A(_118_),
    .B(_120_),
    .Y(_121_)
  );
  NOR _384_ (
    .A(cnt[1]),
    .B(_121_),
    .Y(_122_)
  );
  NAND _385_ (
    .A(cnt[1]),
    .B(_121_),
    .Y(_123_)
  );
  NAND _386_ (
    .A(_084_),
    .B(_123_),
    .Y(_124_)
  );
  NOR _387_ (
    .A(_122_),
    .B(_124_),
    .Y(_000_[1])
  );
  NOR _388_ (
    .A(_269_),
    .B(_058_),
    .Y(error_D0)
  );
  NOR _389_ (
    .A(empty_fifo_D0),
    .B(error_D0),
    .Y(_125_)
  );
  NOR _390_ (
    .A(_111_),
    .B(_125_),
    .Y(_126_)
  );
  NOR _391_ (
    .A(_271_),
    .B(_120_),
    .Y(_127_)
  );
  NAND _392_ (
    .A(cnt[1]),
    .B(_119_),
    .Y(_128_)
  );
  NOR _393_ (
    .A(_269_),
    .B(_128_),
    .Y(_129_)
  );
  NOR _394_ (
    .A(_269_),
    .B(_110_),
    .Y(_130_)
  );
  NOR _395_ (
    .A(_127_),
    .B(_130_),
    .Y(_131_)
  );
  NOR _396_ (
    .A(_129_),
    .B(_131_),
    .Y(_132_)
  );
  NOR _397_ (
    .A(_126_),
    .B(_132_),
    .Y(_133_)
  );
  NOR _398_ (
    .A(_085_),
    .B(_133_),
    .Y(_000_[2])
  );
  NAND _399_ (
    .A(rd_enable),
    .B(_084_),
    .Y(_134_)
  );
  NOR _400_ (
    .A(\mem[2] [0]),
    .B(rd_ptr[0]),
    .Y(_135_)
  );
  NAND _401_ (
    .A(_036_),
    .B(rd_ptr[0]),
    .Y(_136_)
  );
  NAND _402_ (
    .A(rd_ptr[1]),
    .B(_136_),
    .Y(_137_)
  );
  NOR _403_ (
    .A(_135_),
    .B(_137_),
    .Y(_138_)
  );
  NAND _404_ (
    .A(rd_ptr[0]),
    .B(\mem[1] [0]),
    .Y(_139_)
  );
  NOT _405_ (
    .A(_139_),
    .Y(_140_)
  );
  NOR _406_ (
    .A(_029_),
    .B(rd_ptr[0]),
    .Y(_141_)
  );
  NOR _407_ (
    .A(_140_),
    .B(_141_),
    .Y(_142_)
  );
  NOR _408_ (
    .A(rd_ptr[1]),
    .B(_142_),
    .Y(_143_)
  );
  NOR _409_ (
    .A(_138_),
    .B(_143_),
    .Y(_144_)
  );
  NOR _410_ (
    .A(_134_),
    .B(_144_),
    .Y(_001_[0])
  );
  NOR _411_ (
    .A(rd_ptr[0]),
    .B(\mem[2] [1]),
    .Y(_145_)
  );
  NAND _412_ (
    .A(rd_ptr[0]),
    .B(_038_),
    .Y(_146_)
  );
  NAND _413_ (
    .A(rd_ptr[1]),
    .B(_146_),
    .Y(_147_)
  );
  NOR _414_ (
    .A(_145_),
    .B(_147_),
    .Y(_148_)
  );
  NAND _415_ (
    .A(rd_ptr[0]),
    .B(\mem[1] [1]),
    .Y(_149_)
  );
  NOT _416_ (
    .A(_149_),
    .Y(_150_)
  );
  NOR _417_ (
    .A(_030_),
    .B(rd_ptr[0]),
    .Y(_151_)
  );
  NOR _418_ (
    .A(_150_),
    .B(_151_),
    .Y(_152_)
  );
  NOR _419_ (
    .A(rd_ptr[1]),
    .B(_152_),
    .Y(_153_)
  );
  NOR _420_ (
    .A(_148_),
    .B(_153_),
    .Y(_154_)
  );
  NOR _421_ (
    .A(_134_),
    .B(_154_),
    .Y(_001_[1])
  );
  NOR _422_ (
    .A(rd_ptr[0]),
    .B(\mem[2] [2]),
    .Y(_155_)
  );
  NAND _423_ (
    .A(rd_ptr[0]),
    .B(_040_),
    .Y(_156_)
  );
  NAND _424_ (
    .A(rd_ptr[1]),
    .B(_156_),
    .Y(_157_)
  );
  NOR _425_ (
    .A(_155_),
    .B(_157_),
    .Y(_158_)
  );
  NAND _426_ (
    .A(rd_ptr[0]),
    .B(\mem[1] [2]),
    .Y(_159_)
  );
  NOT _427_ (
    .A(_159_),
    .Y(_160_)
  );
  NOR _428_ (
    .A(_031_),
    .B(rd_ptr[0]),
    .Y(_161_)
  );
  NOR _429_ (
    .A(_160_),
    .B(_161_),
    .Y(_162_)
  );
  NOR _430_ (
    .A(rd_ptr[1]),
    .B(_162_),
    .Y(_163_)
  );
  NOR _431_ (
    .A(_158_),
    .B(_163_),
    .Y(_164_)
  );
  NOR _432_ (
    .A(_134_),
    .B(_164_),
    .Y(_001_[2])
  );
  NOR _433_ (
    .A(rd_ptr[0]),
    .B(\mem[2] [3]),
    .Y(_165_)
  );
  NAND _434_ (
    .A(rd_ptr[0]),
    .B(_042_),
    .Y(_166_)
  );
  NAND _435_ (
    .A(rd_ptr[1]),
    .B(_166_),
    .Y(_167_)
  );
  NOR _436_ (
    .A(_165_),
    .B(_167_),
    .Y(_168_)
  );
  NAND _437_ (
    .A(rd_ptr[0]),
    .B(\mem[1] [3]),
    .Y(_169_)
  );
  NOT _438_ (
    .A(_169_),
    .Y(_170_)
  );
  NOR _439_ (
    .A(_032_),
    .B(rd_ptr[0]),
    .Y(_171_)
  );
  NOR _440_ (
    .A(_170_),
    .B(_171_),
    .Y(_172_)
  );
  NOR _441_ (
    .A(rd_ptr[1]),
    .B(_172_),
    .Y(_173_)
  );
  NOR _442_ (
    .A(_168_),
    .B(_173_),
    .Y(_174_)
  );
  NOR _443_ (
    .A(_134_),
    .B(_174_),
    .Y(_001_[3])
  );
  NOR _444_ (
    .A(rd_ptr[0]),
    .B(\mem[2] [4]),
    .Y(_175_)
  );
  NAND _445_ (
    .A(rd_ptr[0]),
    .B(_044_),
    .Y(_176_)
  );
  NAND _446_ (
    .A(rd_ptr[1]),
    .B(_176_),
    .Y(_177_)
  );
  NOR _447_ (
    .A(_175_),
    .B(_177_),
    .Y(_178_)
  );
  NAND _448_ (
    .A(rd_ptr[0]),
    .B(\mem[1] [4]),
    .Y(_179_)
  );
  NOT _449_ (
    .A(_179_),
    .Y(_180_)
  );
  NOR _450_ (
    .A(_033_),
    .B(rd_ptr[0]),
    .Y(_181_)
  );
  NOR _451_ (
    .A(_180_),
    .B(_181_),
    .Y(_182_)
  );
  NOR _452_ (
    .A(rd_ptr[1]),
    .B(_182_),
    .Y(_183_)
  );
  NOR _453_ (
    .A(_178_),
    .B(_183_),
    .Y(_184_)
  );
  NOR _454_ (
    .A(_134_),
    .B(_184_),
    .Y(_001_[4])
  );
  NOR _455_ (
    .A(rd_ptr[0]),
    .B(\mem[2] [5]),
    .Y(_185_)
  );
  NAND _456_ (
    .A(rd_ptr[0]),
    .B(_046_),
    .Y(_186_)
  );
  NAND _457_ (
    .A(rd_ptr[1]),
    .B(_186_),
    .Y(_187_)
  );
  NOR _458_ (
    .A(_185_),
    .B(_187_),
    .Y(_188_)
  );
  NAND _459_ (
    .A(rd_ptr[0]),
    .B(\mem[1] [5]),
    .Y(_189_)
  );
  NOT _460_ (
    .A(_189_),
    .Y(_190_)
  );
  NOR _461_ (
    .A(_034_),
    .B(rd_ptr[0]),
    .Y(_191_)
  );
  NOR _462_ (
    .A(_190_),
    .B(_191_),
    .Y(_192_)
  );
  NOR _463_ (
    .A(rd_ptr[1]),
    .B(_192_),
    .Y(_193_)
  );
  NOR _464_ (
    .A(_188_),
    .B(_193_),
    .Y(_194_)
  );
  NOR _465_ (
    .A(_134_),
    .B(_194_),
    .Y(_001_[5])
  );
  NAND _466_ (
    .A(rd_enable),
    .B(rd_ptr[0]),
    .Y(_195_)
  );
  NOR _467_ (
    .A(rd_enable),
    .B(rd_ptr[0]),
    .Y(_196_)
  );
  NOR _468_ (
    .A(_085_),
    .B(_196_),
    .Y(_197_)
  );
  NAND _469_ (
    .A(_195_),
    .B(_197_),
    .Y(_198_)
  );
  NOT _470_ (
    .A(_198_),
    .Y(_002_[0])
  );
  NOR _471_ (
    .A(_053_),
    .B(_195_),
    .Y(_199_)
  );
  NAND _472_ (
    .A(_053_),
    .B(_195_),
    .Y(_200_)
  );
  NAND _473_ (
    .A(_084_),
    .B(_200_),
    .Y(_201_)
  );
  NOR _474_ (
    .A(_199_),
    .B(_201_),
    .Y(_002_[1])
  );
  NOR _475_ (
    .A(_268_),
    .B(_054_),
    .Y(_202_)
  );
  NAND _476_ (
    .A(wr_enable),
    .B(wr_ptr[0]),
    .Y(_203_)
  );
  NOR _477_ (
    .A(wr_enable),
    .B(wr_ptr[0]),
    .Y(_204_)
  );
  NOR _478_ (
    .A(_085_),
    .B(_204_),
    .Y(_205_)
  );
  NAND _479_ (
    .A(_203_),
    .B(_205_),
    .Y(_206_)
  );
  NOT _480_ (
    .A(_206_),
    .Y(_003_[0])
  );
  NOR _481_ (
    .A(wr_ptr[1]),
    .B(_202_),
    .Y(_207_)
  );
  NAND _482_ (
    .A(wr_ptr[1]),
    .B(_202_),
    .Y(_208_)
  );
  NOT _483_ (
    .A(_208_),
    .Y(_209_)
  );
  NOR _484_ (
    .A(_085_),
    .B(_209_),
    .Y(_210_)
  );
  NOT _485_ (
    .A(_210_),
    .Y(_211_)
  );
  NOR _486_ (
    .A(_207_),
    .B(_211_),
    .Y(_003_[1])
  );
  NAND _487_ (
    .A(\mem[3] [0]),
    .B(_210_),
    .Y(_212_)
  );
  NOR _488_ (
    .A(_085_),
    .B(_208_),
    .Y(_213_)
  );
  NAND _489_ (
    .A(data_in[0]),
    .B(_213_),
    .Y(_214_)
  );
  NAND _490_ (
    .A(_212_),
    .B(_214_),
    .Y(_022_)
  );
  NAND _491_ (
    .A(\mem[3] [1]),
    .B(_210_),
    .Y(_215_)
  );
  NAND _492_ (
    .A(data_in[1]),
    .B(_213_),
    .Y(_216_)
  );
  NAND _493_ (
    .A(_215_),
    .B(_216_),
    .Y(_023_)
  );
  NAND _494_ (
    .A(\mem[3] [2]),
    .B(_210_),
    .Y(_217_)
  );
  NAND _495_ (
    .A(data_in[2]),
    .B(_213_),
    .Y(_218_)
  );
  NAND _496_ (
    .A(_217_),
    .B(_218_),
    .Y(_024_)
  );
  NAND _497_ (
    .A(\mem[3] [3]),
    .B(_210_),
    .Y(_219_)
  );
  NAND _498_ (
    .A(data_in[3]),
    .B(_213_),
    .Y(_220_)
  );
  NAND _499_ (
    .A(_219_),
    .B(_220_),
    .Y(_025_)
  );
  NAND _500_ (
    .A(\mem[3] [4]),
    .B(_210_),
    .Y(_221_)
  );
  NAND _501_ (
    .A(data_in[4]),
    .B(_213_),
    .Y(_222_)
  );
  NAND _502_ (
    .A(_221_),
    .B(_222_),
    .Y(_026_)
  );
  NAND _503_ (
    .A(\mem[3] [5]),
    .B(_210_),
    .Y(_223_)
  );
  NAND _504_ (
    .A(data_in[5]),
    .B(_213_),
    .Y(_224_)
  );
  NAND _505_ (
    .A(_223_),
    .B(_224_),
    .Y(_027_)
  );
  NOR _506_ (
    .A(wr_ptr[0]),
    .B(_055_),
    .Y(_225_)
  );
  NAND _507_ (
    .A(wr_ptr[1]),
    .B(_086_),
    .Y(_226_)
  );
  NOR _508_ (
    .A(wr_ptr[0]),
    .B(_226_),
    .Y(_227_)
  );
  NAND _509_ (
    .A(_086_),
    .B(_225_),
    .Y(_228_)
  );
  NOR _510_ (
    .A(_035_),
    .B(_085_),
    .Y(_229_)
  );
  NOR _511_ (
    .A(_227_),
    .B(_229_),
    .Y(_230_)
  );
  NOR _512_ (
    .A(data_in[0]),
    .B(_228_),
    .Y(_231_)
  );
  NOR _513_ (
    .A(_230_),
    .B(_231_),
    .Y(_016_)
  );
  NOR _514_ (
    .A(_037_),
    .B(_085_),
    .Y(_232_)
  );
  NOR _515_ (
    .A(_227_),
    .B(_232_),
    .Y(_233_)
  );
  NOR _516_ (
    .A(data_in[1]),
    .B(_228_),
    .Y(_234_)
  );
  NOR _517_ (
    .A(_233_),
    .B(_234_),
    .Y(_017_)
  );
  NOR _518_ (
    .A(_039_),
    .B(_085_),
    .Y(_235_)
  );
  NOR _519_ (
    .A(_227_),
    .B(_235_),
    .Y(_236_)
  );
  NOR _520_ (
    .A(data_in[2]),
    .B(_228_),
    .Y(_237_)
  );
  NOR _521_ (
    .A(_236_),
    .B(_237_),
    .Y(_018_)
  );
  NOR _522_ (
    .A(_041_),
    .B(_085_),
    .Y(_238_)
  );
  NOR _523_ (
    .A(_227_),
    .B(_238_),
    .Y(_239_)
  );
  NOR _524_ (
    .A(data_in[3]),
    .B(_228_),
    .Y(_240_)
  );
  NOR _525_ (
    .A(_239_),
    .B(_240_),
    .Y(_019_)
  );
  NOR _526_ (
    .A(_043_),
    .B(_085_),
    .Y(_241_)
  );
  NOR _527_ (
    .A(_227_),
    .B(_241_),
    .Y(_242_)
  );
  NOR _528_ (
    .A(data_in[4]),
    .B(_228_),
    .Y(_243_)
  );
  NOR _529_ (
    .A(_242_),
    .B(_243_),
    .Y(_020_)
  );
  NOR _530_ (
    .A(_045_),
    .B(_085_),
    .Y(_244_)
  );
  NOR _531_ (
    .A(_227_),
    .B(_244_),
    .Y(_245_)
  );
  NOR _532_ (
    .A(data_in[5]),
    .B(_228_),
    .Y(_246_)
  );
  NOR _533_ (
    .A(_245_),
    .B(_246_),
    .Y(_021_)
  );
  NOR _534_ (
    .A(_054_),
    .B(_089_),
    .Y(_247_)
  );
  NAND _535_ (
    .A(wr_ptr[0]),
    .B(_088_),
    .Y(_248_)
  );
  NOR _536_ (
    .A(_047_),
    .B(_085_),
    .Y(_249_)
  );
  NOR _537_ (
    .A(_247_),
    .B(_249_),
    .Y(_250_)
  );
  NOR _538_ (
    .A(data_in[0]),
    .B(_248_),
    .Y(_251_)
  );
  NOR _539_ (
    .A(_250_),
    .B(_251_),
    .Y(_010_)
  );
  NOR _540_ (
    .A(_048_),
    .B(_085_),
    .Y(_252_)
  );
  NOR _541_ (
    .A(_247_),
    .B(_252_),
    .Y(_253_)
  );
  NOR _542_ (
    .A(data_in[1]),
    .B(_248_),
    .Y(_254_)
  );
  NOR _543_ (
    .A(_253_),
    .B(_254_),
    .Y(_011_)
  );
  NOR _544_ (
    .A(_049_),
    .B(_085_),
    .Y(_255_)
  );
  NOR _545_ (
    .A(_247_),
    .B(_255_),
    .Y(_256_)
  );
  NOR _546_ (
    .A(data_in[2]),
    .B(_248_),
    .Y(_257_)
  );
  NOR _547_ (
    .A(_256_),
    .B(_257_),
    .Y(_012_)
  );
  NOR _548_ (
    .A(_050_),
    .B(_085_),
    .Y(_258_)
  );
  NOR _549_ (
    .A(_247_),
    .B(_258_),
    .Y(_259_)
  );
  NOR _550_ (
    .A(data_in[3]),
    .B(_248_),
    .Y(_260_)
  );
  NOR _551_ (
    .A(_259_),
    .B(_260_),
    .Y(_013_)
  );
  NOR _552_ (
    .A(_051_),
    .B(_085_),
    .Y(_261_)
  );
  NOR _553_ (
    .A(_247_),
    .B(_261_),
    .Y(_262_)
  );
  NOR _554_ (
    .A(data_in[4]),
    .B(_248_),
    .Y(_263_)
  );
  NOR _555_ (
    .A(_262_),
    .B(_263_),
    .Y(_014_)
  );
  NOR _556_ (
    .A(_052_),
    .B(_085_),
    .Y(_264_)
  );
  NOR _557_ (
    .A(_247_),
    .B(_264_),
    .Y(_265_)
  );
  NOR _558_ (
    .A(data_in[5]),
    .B(_248_),
    .Y(_266_)
  );
  NOR _559_ (
    .A(_265_),
    .B(_266_),
    .Y(_015_)
  );
  DFF _560_ (
    .C(clk),
    .D(_010_),
    .Q(\mem[1] [0])
  );
  DFF _561_ (
    .C(clk),
    .D(_011_),
    .Q(\mem[1] [1])
  );
  DFF _562_ (
    .C(clk),
    .D(_012_),
    .Q(\mem[1] [2])
  );
  DFF _563_ (
    .C(clk),
    .D(_013_),
    .Q(\mem[1] [3])
  );
  DFF _564_ (
    .C(clk),
    .D(_014_),
    .Q(\mem[1] [4])
  );
  DFF _565_ (
    .C(clk),
    .D(_015_),
    .Q(\mem[1] [5])
  );
  DFF _566_ (
    .C(clk),
    .D(_004_),
    .Q(\mem[0] [0])
  );
  DFF _567_ (
    .C(clk),
    .D(_005_),
    .Q(\mem[0] [1])
  );
  DFF _568_ (
    .C(clk),
    .D(_006_),
    .Q(\mem[0] [2])
  );
  DFF _569_ (
    .C(clk),
    .D(_007_),
    .Q(\mem[0] [3])
  );
  DFF _570_ (
    .C(clk),
    .D(_008_),
    .Q(\mem[0] [4])
  );
  DFF _571_ (
    .C(clk),
    .D(_009_),
    .Q(\mem[0] [5])
  );
  DFF _572_ (
    .C(clk),
    .D(_016_),
    .Q(\mem[2] [0])
  );
  DFF _573_ (
    .C(clk),
    .D(_017_),
    .Q(\mem[2] [1])
  );
  DFF _574_ (
    .C(clk),
    .D(_018_),
    .Q(\mem[2] [2])
  );
  DFF _575_ (
    .C(clk),
    .D(_019_),
    .Q(\mem[2] [3])
  );
  DFF _576_ (
    .C(clk),
    .D(_020_),
    .Q(\mem[2] [4])
  );
  DFF _577_ (
    .C(clk),
    .D(_021_),
    .Q(\mem[2] [5])
  );
  DFF _578_ (
    .C(clk),
    .D(_022_),
    .Q(\mem[3] [0])
  );
  DFF _579_ (
    .C(clk),
    .D(_023_),
    .Q(\mem[3] [1])
  );
  DFF _580_ (
    .C(clk),
    .D(_024_),
    .Q(\mem[3] [2])
  );
  DFF _581_ (
    .C(clk),
    .D(_025_),
    .Q(\mem[3] [3])
  );
  DFF _582_ (
    .C(clk),
    .D(_026_),
    .Q(\mem[3] [4])
  );
  DFF _583_ (
    .C(clk),
    .D(_027_),
    .Q(\mem[3] [5])
  );
  DFF _584_ (
    .C(clk),
    .D(_002_[0]),
    .Q(rd_ptr[0])
  );
  DFF _585_ (
    .C(clk),
    .D(_002_[1]),
    .Q(rd_ptr[1])
  );
  (* src = "./final_logic_synth/D0_fifo_synth.v:72" *)
  DFF _586_ (
    .C(clk),
    .D(_000_[0]),
    .Q(cnt[0])
  );
  (* src = "./final_logic_synth/D0_fifo_synth.v:72" *)
  DFF _587_ (
    .C(clk),
    .D(_000_[1]),
    .Q(cnt[1])
  );
  (* src = "./final_logic_synth/D0_fifo_synth.v:72" *)
  DFF _588_ (
    .C(clk),
    .D(_000_[2]),
    .Q(cnt[2])
  );
  (* src = "./final_logic_synth/D0_fifo_synth.v:53" *)
  DFF _589_ (
    .C(clk),
    .D(_001_[0]),
    .Q(data_out_D0_synth[0])
  );
  (* src = "./final_logic_synth/D0_fifo_synth.v:53" *)
  DFF _590_ (
    .C(clk),
    .D(_001_[1]),
    .Q(data_out_D0_synth[1])
  );
  (* src = "./final_logic_synth/D0_fifo_synth.v:53" *)
  DFF _591_ (
    .C(clk),
    .D(_001_[2]),
    .Q(data_out_D0_synth[2])
  );
  (* src = "./final_logic_synth/D0_fifo_synth.v:53" *)
  DFF _592_ (
    .C(clk),
    .D(_001_[3]),
    .Q(data_out_D0_synth[3])
  );
  (* src = "./final_logic_synth/D0_fifo_synth.v:53" *)
  DFF _593_ (
    .C(clk),
    .D(_001_[4]),
    .Q(data_out_D0_synth[4])
  );
  (* src = "./final_logic_synth/D0_fifo_synth.v:53" *)
  DFF _594_ (
    .C(clk),
    .D(_001_[5]),
    .Q(data_out_D0_synth[5])
  );
  (* src = "./final_logic_synth/D0_fifo_synth.v:31" *)
  DFF _595_ (
    .C(clk),
    .D(_003_[0]),
    .Q(wr_ptr[0])
  );
  (* src = "./final_logic_synth/D0_fifo_synth.v:31" *)
  DFF _596_ (
    .C(clk),
    .D(_003_[1]),
    .Q(wr_ptr[1])
  );
endmodule

(* dynports =  1  *)
(* src = "./final_logic_synth/D1_fifo_synth.v:1" *)
module D1_fifo_synth(clk, reset_L, wr_enable, rd_enable, init, data_in, Umbral_D1, full_fifo_D1, empty_fifo_D1, almost_full_fifo_D1, almost_empty_fifo_D1, error_D1, data_out_D1_synth);
  (* src = "./final_logic_synth/D1_fifo_synth.v:73" *)
  wire [2:0] _000_;
  (* src = "./final_logic_synth/D1_fifo_synth.v:54" *)
  wire [5:0] _001_;
  (* src = "./final_logic_synth/D1_fifo_synth.v:54" *)
  wire [1:0] _002_;
  (* src = "./final_logic_synth/D1_fifo_synth.v:32" *)
  wire [1:0] _003_;
  wire _004_;
  wire _005_;
  wire _006_;
  wire _007_;
  wire _008_;
  wire _009_;
  wire _010_;
  wire _011_;
  wire _012_;
  wire _013_;
  wire _014_;
  wire _015_;
  wire _016_;
  wire _017_;
  wire _018_;
  wire _019_;
  wire _020_;
  wire _021_;
  wire _022_;
  wire _023_;
  wire _024_;
  wire _025_;
  wire _026_;
  wire _027_;
  wire _028_;
  wire _029_;
  wire _030_;
  wire _031_;
  wire _032_;
  wire _033_;
  wire _034_;
  wire _035_;
  wire _036_;
  wire _037_;
  wire _038_;
  wire _039_;
  wire _040_;
  wire _041_;
  wire _042_;
  wire _043_;
  wire _044_;
  wire _045_;
  wire _046_;
  wire _047_;
  wire _048_;
  wire _049_;
  wire _050_;
  wire _051_;
  wire _052_;
  wire _053_;
  wire _054_;
  wire _055_;
  wire _056_;
  wire _057_;
  wire _058_;
  wire _059_;
  wire _060_;
  wire _061_;
  wire _062_;
  wire _063_;
  wire _064_;
  wire _065_;
  wire _066_;
  wire _067_;
  wire _068_;
  wire _069_;
  wire _070_;
  wire _071_;
  wire _072_;
  wire _073_;
  wire _074_;
  wire _075_;
  wire _076_;
  wire _077_;
  wire _078_;
  wire _079_;
  wire _080_;
  wire _081_;
  wire _082_;
  wire _083_;
  wire _084_;
  wire _085_;
  wire _086_;
  wire _087_;
  wire _088_;
  wire _089_;
  wire _090_;
  wire _091_;
  wire _092_;
  wire _093_;
  wire _094_;
  wire _095_;
  wire _096_;
  wire _097_;
  wire _098_;
  wire _099_;
  wire _100_;
  wire _101_;
  wire _102_;
  wire _103_;
  wire _104_;
  wire _105_;
  wire _106_;
  wire _107_;
  wire _108_;
  wire _109_;
  wire _110_;
  wire _111_;
  wire _112_;
  wire _113_;
  wire _114_;
  wire _115_;
  wire _116_;
  wire _117_;
  wire _118_;
  wire _119_;
  wire _120_;
  wire _121_;
  wire _122_;
  wire _123_;
  wire _124_;
  wire _125_;
  wire _126_;
  wire _127_;
  wire _128_;
  wire _129_;
  wire _130_;
  wire _131_;
  wire _132_;
  wire _133_;
  wire _134_;
  wire _135_;
  wire _136_;
  wire _137_;
  wire _138_;
  wire _139_;
  wire _140_;
  wire _141_;
  wire _142_;
  wire _143_;
  wire _144_;
  wire _145_;
  wire _146_;
  wire _147_;
  wire _148_;
  wire _149_;
  wire _150_;
  wire _151_;
  wire _152_;
  wire _153_;
  wire _154_;
  wire _155_;
  wire _156_;
  wire _157_;
  wire _158_;
  wire _159_;
  wire _160_;
  wire _161_;
  wire _162_;
  wire _163_;
  wire _164_;
  wire _165_;
  wire _166_;
  wire _167_;
  wire _168_;
  wire _169_;
  wire _170_;
  wire _171_;
  wire _172_;
  wire _173_;
  wire _174_;
  wire _175_;
  wire _176_;
  wire _177_;
  wire _178_;
  wire _179_;
  wire _180_;
  wire _181_;
  wire _182_;
  wire _183_;
  wire _184_;
  wire _185_;
  wire _186_;
  wire _187_;
  wire _188_;
  wire _189_;
  wire _190_;
  wire _191_;
  wire _192_;
  wire _193_;
  wire _194_;
  wire _195_;
  wire _196_;
  wire _197_;
  wire _198_;
  wire _199_;
  wire _200_;
  wire _201_;
  wire _202_;
  wire _203_;
  wire _204_;
  wire _205_;
  wire _206_;
  wire _207_;
  wire _208_;
  wire _209_;
  wire _210_;
  wire _211_;
  wire _212_;
  wire _213_;
  wire _214_;
  wire _215_;
  wire _216_;
  wire _217_;
  wire _218_;
  wire _219_;
  wire _220_;
  wire _221_;
  wire _222_;
  wire _223_;
  wire _224_;
  wire _225_;
  wire _226_;
  wire _227_;
  wire _228_;
  wire _229_;
  wire _230_;
  wire _231_;
  wire _232_;
  wire _233_;
  wire _234_;
  wire _235_;
  wire _236_;
  wire _237_;
  wire _238_;
  wire _239_;
  wire _240_;
  wire _241_;
  wire _242_;
  wire _243_;
  wire _244_;
  wire _245_;
  wire _246_;
  wire _247_;
  wire _248_;
  (* src = "./final_logic_synth/D1_fifo_synth.v:8" *)
  input [3:0] Umbral_D1;
  (* src = "./final_logic_synth/D1_fifo_synth.v:12" *)
  output almost_empty_fifo_D1;
  (* src = "./final_logic_synth/D1_fifo_synth.v:11" *)
  output almost_full_fifo_D1;
  (* src = "./final_logic_synth/D1_fifo_synth.v:6" *)
  input clk;
  (* src = "./final_logic_synth/D1_fifo_synth.v:21" *)
  wire [2:0] cnt;
  (* src = "./final_logic_synth/D1_fifo_synth.v:7" *)
  input [5:0] data_in;
  (* src = "./final_logic_synth/D1_fifo_synth.v:14" *)
  output [5:0] data_out_D1_synth;
  (* src = "./final_logic_synth/D1_fifo_synth.v:10" *)
  output empty_fifo_D1;
  (* src = "./final_logic_synth/D1_fifo_synth.v:13" *)
  output error_D1;
  (* src = "./final_logic_synth/D1_fifo_synth.v:9" *)
  output full_fifo_D1;
  (* src = "./final_logic_synth/D1_fifo_synth.v:6" *)
  input init;
  wire [5:0] \mem[0] ;
  wire [5:0] \mem[1] ;
  wire [5:0] \mem[2] ;
  wire [5:0] \mem[3] ;
  (* src = "./final_logic_synth/D1_fifo_synth.v:6" *)
  input rd_enable;
  (* src = "./final_logic_synth/D1_fifo_synth.v:20" *)
  wire [1:0] rd_ptr;
  (* src = "./final_logic_synth/D1_fifo_synth.v:6" *)
  input reset_L;
  (* src = "./final_logic_synth/D1_fifo_synth.v:6" *)
  input wr_enable;
  (* src = "./final_logic_synth/D1_fifo_synth.v:19" *)
  wire [1:0] wr_ptr;
  NOT _249_ (
    .A(cnt[1]),
    .Y(_239_)
  );
  NOT _250_ (
    .A(cnt[2]),
    .Y(_240_)
  );
  NOT _251_ (
    .A(rd_enable),
    .Y(_241_)
  );
  NOT _252_ (
    .A(wr_enable),
    .Y(_242_)
  );
  NOT _253_ (
    .A(reset_L),
    .Y(_243_)
  );
  NOT _254_ (
    .A(init),
    .Y(_244_)
  );
  NOT _255_ (
    .A(\mem[3] [0]),
    .Y(_245_)
  );
  NOT _256_ (
    .A(\mem[3] [1]),
    .Y(_246_)
  );
  NOT _257_ (
    .A(\mem[3] [2]),
    .Y(_247_)
  );
  NOT _258_ (
    .A(\mem[3] [3]),
    .Y(_248_)
  );
  NOT _259_ (
    .A(\mem[3] [4]),
    .Y(_028_)
  );
  NOT _260_ (
    .A(\mem[3] [5]),
    .Y(_029_)
  );
  NOT _261_ (
    .A(\mem[2] [0]),
    .Y(_030_)
  );
  NOT _262_ (
    .A(\mem[2] [1]),
    .Y(_031_)
  );
  NOT _263_ (
    .A(\mem[2] [2]),
    .Y(_032_)
  );
  NOT _264_ (
    .A(\mem[2] [3]),
    .Y(_033_)
  );
  NOT _265_ (
    .A(\mem[2] [4]),
    .Y(_034_)
  );
  NOT _266_ (
    .A(\mem[2] [5]),
    .Y(_035_)
  );
  NOT _267_ (
    .A(\mem[1] [0]),
    .Y(_036_)
  );
  NOT _268_ (
    .A(\mem[1] [1]),
    .Y(_037_)
  );
  NOT _269_ (
    .A(\mem[1] [2]),
    .Y(_038_)
  );
  NOT _270_ (
    .A(\mem[1] [3]),
    .Y(_039_)
  );
  NOT _271_ (
    .A(\mem[1] [4]),
    .Y(_040_)
  );
  NOT _272_ (
    .A(\mem[1] [5]),
    .Y(_041_)
  );
  NOT _273_ (
    .A(rd_ptr[1]),
    .Y(_042_)
  );
  NOT _274_ (
    .A(wr_ptr[0]),
    .Y(_043_)
  );
  NOT _275_ (
    .A(wr_ptr[1]),
    .Y(_044_)
  );
  NOT _276_ (
    .A(\mem[0] [0]),
    .Y(_045_)
  );
  NOT _277_ (
    .A(\mem[0] [1]),
    .Y(_046_)
  );
  NOT _278_ (
    .A(\mem[0] [2]),
    .Y(_047_)
  );
  NOT _279_ (
    .A(\mem[0] [3]),
    .Y(_048_)
  );
  NOT _280_ (
    .A(\mem[0] [4]),
    .Y(_049_)
  );
  NOT _281_ (
    .A(\mem[0] [5]),
    .Y(_050_)
  );
  NOR _282_ (
    .A(cnt[1]),
    .B(cnt[0]),
    .Y(_051_)
  );
  NOT _283_ (
    .A(_051_),
    .Y(_052_)
  );
  NAND _284_ (
    .A(cnt[2]),
    .B(_051_),
    .Y(_053_)
  );
  NOT _285_ (
    .A(_053_),
    .Y(full_fifo_D1)
  );
  NOR _286_ (
    .A(cnt[2]),
    .B(_052_),
    .Y(empty_fifo_D1)
  );
  NAND _287_ (
    .A(_240_),
    .B(cnt[0]),
    .Y(_054_)
  );
  NOR _288_ (
    .A(cnt[1]),
    .B(_054_),
    .Y(almost_empty_fifo_D1)
  );
  NAND _289_ (
    .A(cnt[1]),
    .B(cnt[0]),
    .Y(_055_)
  );
  NOT _290_ (
    .A(_055_),
    .Y(_056_)
  );
  NOR _291_ (
    .A(cnt[2]),
    .B(_055_),
    .Y(almost_full_fifo_D1)
  );
  NOR _292_ (
    .A(_243_),
    .B(_244_),
    .Y(_057_)
  );
  NAND _293_ (
    .A(reset_L),
    .B(init),
    .Y(_058_)
  );
  NOR _294_ (
    .A(_242_),
    .B(_043_),
    .Y(_059_)
  );
  NAND _295_ (
    .A(wr_ptr[1]),
    .B(_059_),
    .Y(_060_)
  );
  NOT _296_ (
    .A(_060_),
    .Y(_061_)
  );
  NOR _297_ (
    .A(_058_),
    .B(_061_),
    .Y(_062_)
  );
  NOT _298_ (
    .A(_062_),
    .Y(_063_)
  );
  NAND _299_ (
    .A(\mem[3] [0]),
    .B(_062_),
    .Y(_064_)
  );
  NOR _300_ (
    .A(_242_),
    .B(_058_),
    .Y(_065_)
  );
  NOT _301_ (
    .A(_065_),
    .Y(_066_)
  );
  NOR _302_ (
    .A(_058_),
    .B(_060_),
    .Y(_067_)
  );
  NAND _303_ (
    .A(data_in[0]),
    .B(_067_),
    .Y(_068_)
  );
  NAND _304_ (
    .A(_064_),
    .B(_068_),
    .Y(_022_)
  );
  NAND _305_ (
    .A(\mem[3] [1]),
    .B(_062_),
    .Y(_069_)
  );
  NAND _306_ (
    .A(data_in[1]),
    .B(_067_),
    .Y(_070_)
  );
  NAND _307_ (
    .A(_069_),
    .B(_070_),
    .Y(_023_)
  );
  NAND _308_ (
    .A(\mem[3] [2]),
    .B(_062_),
    .Y(_071_)
  );
  NAND _309_ (
    .A(data_in[2]),
    .B(_067_),
    .Y(_072_)
  );
  NAND _310_ (
    .A(_071_),
    .B(_072_),
    .Y(_024_)
  );
  NAND _311_ (
    .A(\mem[3] [3]),
    .B(_062_),
    .Y(_073_)
  );
  NAND _312_ (
    .A(data_in[3]),
    .B(_067_),
    .Y(_074_)
  );
  NAND _313_ (
    .A(_073_),
    .B(_074_),
    .Y(_025_)
  );
  NAND _314_ (
    .A(\mem[3] [4]),
    .B(_062_),
    .Y(_075_)
  );
  NAND _315_ (
    .A(data_in[4]),
    .B(_067_),
    .Y(_076_)
  );
  NAND _316_ (
    .A(_075_),
    .B(_076_),
    .Y(_026_)
  );
  NAND _317_ (
    .A(\mem[3] [5]),
    .B(_062_),
    .Y(_077_)
  );
  NAND _318_ (
    .A(data_in[5]),
    .B(_067_),
    .Y(_078_)
  );
  NAND _319_ (
    .A(_077_),
    .B(_078_),
    .Y(_027_)
  );
  NOR _320_ (
    .A(wr_ptr[0]),
    .B(_044_),
    .Y(_079_)
  );
  NAND _321_ (
    .A(wr_ptr[1]),
    .B(_065_),
    .Y(_080_)
  );
  NOR _322_ (
    .A(wr_ptr[0]),
    .B(_080_),
    .Y(_081_)
  );
  NAND _323_ (
    .A(_065_),
    .B(_079_),
    .Y(_082_)
  );
  NOR _324_ (
    .A(_030_),
    .B(_058_),
    .Y(_083_)
  );
  NOR _325_ (
    .A(_081_),
    .B(_083_),
    .Y(_084_)
  );
  NOR _326_ (
    .A(data_in[0]),
    .B(_082_),
    .Y(_085_)
  );
  NOR _327_ (
    .A(_084_),
    .B(_085_),
    .Y(_016_)
  );
  NOR _328_ (
    .A(_031_),
    .B(_058_),
    .Y(_086_)
  );
  NOR _329_ (
    .A(_081_),
    .B(_086_),
    .Y(_087_)
  );
  NOR _330_ (
    .A(data_in[1]),
    .B(_082_),
    .Y(_088_)
  );
  NOR _331_ (
    .A(_087_),
    .B(_088_),
    .Y(_017_)
  );
  NOR _332_ (
    .A(_032_),
    .B(_058_),
    .Y(_089_)
  );
  NOR _333_ (
    .A(_081_),
    .B(_089_),
    .Y(_090_)
  );
  NOR _334_ (
    .A(data_in[2]),
    .B(_082_),
    .Y(_091_)
  );
  NOR _335_ (
    .A(_090_),
    .B(_091_),
    .Y(_018_)
  );
  NOR _336_ (
    .A(_033_),
    .B(_058_),
    .Y(_092_)
  );
  NOR _337_ (
    .A(_081_),
    .B(_092_),
    .Y(_093_)
  );
  NOR _338_ (
    .A(data_in[3]),
    .B(_082_),
    .Y(_094_)
  );
  NOR _339_ (
    .A(_093_),
    .B(_094_),
    .Y(_019_)
  );
  NOR _340_ (
    .A(_034_),
    .B(_058_),
    .Y(_095_)
  );
  NOR _341_ (
    .A(_081_),
    .B(_095_),
    .Y(_096_)
  );
  NOR _342_ (
    .A(data_in[4]),
    .B(_082_),
    .Y(_097_)
  );
  NOR _343_ (
    .A(_096_),
    .B(_097_),
    .Y(_020_)
  );
  NOR _344_ (
    .A(_035_),
    .B(_058_),
    .Y(_098_)
  );
  NOR _345_ (
    .A(_081_),
    .B(_098_),
    .Y(_099_)
  );
  NOR _346_ (
    .A(data_in[5]),
    .B(_082_),
    .Y(_100_)
  );
  NOR _347_ (
    .A(_099_),
    .B(_100_),
    .Y(_021_)
  );
  NOR _348_ (
    .A(wr_ptr[1]),
    .B(_066_),
    .Y(_101_)
  );
  NAND _349_ (
    .A(_044_),
    .B(_065_),
    .Y(_102_)
  );
  NOR _350_ (
    .A(_043_),
    .B(_102_),
    .Y(_103_)
  );
  NAND _351_ (
    .A(wr_ptr[0]),
    .B(_101_),
    .Y(_104_)
  );
  NOR _352_ (
    .A(_036_),
    .B(_058_),
    .Y(_105_)
  );
  NOR _353_ (
    .A(_103_),
    .B(_105_),
    .Y(_106_)
  );
  NOR _354_ (
    .A(data_in[0]),
    .B(_104_),
    .Y(_107_)
  );
  NOR _355_ (
    .A(_106_),
    .B(_107_),
    .Y(_010_)
  );
  NOR _356_ (
    .A(_037_),
    .B(_058_),
    .Y(_108_)
  );
  NOR _357_ (
    .A(_103_),
    .B(_108_),
    .Y(_109_)
  );
  NOR _358_ (
    .A(data_in[1]),
    .B(_104_),
    .Y(_110_)
  );
  NOR _359_ (
    .A(_109_),
    .B(_110_),
    .Y(_011_)
  );
  NOR _360_ (
    .A(_038_),
    .B(_058_),
    .Y(_111_)
  );
  NOR _361_ (
    .A(_103_),
    .B(_111_),
    .Y(_112_)
  );
  NOR _362_ (
    .A(data_in[2]),
    .B(_104_),
    .Y(_113_)
  );
  NOR _363_ (
    .A(_112_),
    .B(_113_),
    .Y(_012_)
  );
  NOR _364_ (
    .A(_039_),
    .B(_058_),
    .Y(_114_)
  );
  NOR _365_ (
    .A(_103_),
    .B(_114_),
    .Y(_115_)
  );
  NOR _366_ (
    .A(data_in[3]),
    .B(_104_),
    .Y(_116_)
  );
  NOR _367_ (
    .A(_115_),
    .B(_116_),
    .Y(_013_)
  );
  NOR _368_ (
    .A(_040_),
    .B(_058_),
    .Y(_117_)
  );
  NOR _369_ (
    .A(_103_),
    .B(_117_),
    .Y(_118_)
  );
  NOR _370_ (
    .A(data_in[4]),
    .B(_104_),
    .Y(_119_)
  );
  NOR _371_ (
    .A(_118_),
    .B(_119_),
    .Y(_014_)
  );
  NOR _372_ (
    .A(_041_),
    .B(_058_),
    .Y(_120_)
  );
  NOR _373_ (
    .A(_103_),
    .B(_120_),
    .Y(_121_)
  );
  NOR _374_ (
    .A(data_in[5]),
    .B(_104_),
    .Y(_122_)
  );
  NOR _375_ (
    .A(_121_),
    .B(_122_),
    .Y(_015_)
  );
  NOR _376_ (
    .A(rd_enable),
    .B(_242_),
    .Y(_123_)
  );
  NAND _377_ (
    .A(_241_),
    .B(wr_enable),
    .Y(_124_)
  );
  NOR _378_ (
    .A(_241_),
    .B(wr_enable),
    .Y(_125_)
  );
  NAND _379_ (
    .A(rd_enable),
    .B(_242_),
    .Y(_126_)
  );
  NAND _380_ (
    .A(_124_),
    .B(_126_),
    .Y(_127_)
  );
  NAND _381_ (
    .A(cnt[0]),
    .B(_127_),
    .Y(_128_)
  );
  NOR _382_ (
    .A(cnt[0]),
    .B(_127_),
    .Y(_129_)
  );
  NOR _383_ (
    .A(_058_),
    .B(_129_),
    .Y(_130_)
  );
  NAND _384_ (
    .A(_128_),
    .B(_130_),
    .Y(_131_)
  );
  NOT _385_ (
    .A(_131_),
    .Y(_000_[0])
  );
  NOR _386_ (
    .A(_239_),
    .B(_127_),
    .Y(_132_)
  );
  NOR _387_ (
    .A(_051_),
    .B(_056_),
    .Y(_133_)
  );
  NAND _388_ (
    .A(_052_),
    .B(_055_),
    .Y(_134_)
  );
  NOR _389_ (
    .A(_123_),
    .B(_134_),
    .Y(_135_)
  );
  NOR _390_ (
    .A(_125_),
    .B(_133_),
    .Y(_136_)
  );
  NOR _391_ (
    .A(_135_),
    .B(_136_),
    .Y(_137_)
  );
  NOR _392_ (
    .A(_132_),
    .B(_137_),
    .Y(_138_)
  );
  NOR _393_ (
    .A(_058_),
    .B(_138_),
    .Y(_000_[1])
  );
  NOR _394_ (
    .A(_240_),
    .B(_051_),
    .Y(error_D1)
  );
  NOR _395_ (
    .A(empty_fifo_D1),
    .B(error_D1),
    .Y(_139_)
  );
  NOR _396_ (
    .A(_126_),
    .B(_139_),
    .Y(_140_)
  );
  NOR _397_ (
    .A(_055_),
    .B(_124_),
    .Y(_141_)
  );
  NAND _398_ (
    .A(_056_),
    .B(_123_),
    .Y(_142_)
  );
  NOR _399_ (
    .A(_240_),
    .B(_142_),
    .Y(_143_)
  );
  NOR _400_ (
    .A(_240_),
    .B(_125_),
    .Y(_144_)
  );
  NOR _401_ (
    .A(_141_),
    .B(_144_),
    .Y(_145_)
  );
  NOR _402_ (
    .A(_143_),
    .B(_145_),
    .Y(_146_)
  );
  NOR _403_ (
    .A(_140_),
    .B(_146_),
    .Y(_147_)
  );
  NOR _404_ (
    .A(_058_),
    .B(_147_),
    .Y(_000_[2])
  );
  NAND _405_ (
    .A(rd_enable),
    .B(_057_),
    .Y(_148_)
  );
  NOR _406_ (
    .A(\mem[2] [0]),
    .B(rd_ptr[0]),
    .Y(_149_)
  );
  NAND _407_ (
    .A(_245_),
    .B(rd_ptr[0]),
    .Y(_150_)
  );
  NAND _408_ (
    .A(rd_ptr[1]),
    .B(_150_),
    .Y(_151_)
  );
  NOR _409_ (
    .A(_149_),
    .B(_151_),
    .Y(_152_)
  );
  NAND _410_ (
    .A(\mem[1] [0]),
    .B(rd_ptr[0]),
    .Y(_153_)
  );
  NOT _411_ (
    .A(_153_),
    .Y(_154_)
  );
  NOR _412_ (
    .A(rd_ptr[0]),
    .B(_045_),
    .Y(_155_)
  );
  NOR _413_ (
    .A(_154_),
    .B(_155_),
    .Y(_156_)
  );
  NOR _414_ (
    .A(rd_ptr[1]),
    .B(_156_),
    .Y(_157_)
  );
  NOR _415_ (
    .A(_152_),
    .B(_157_),
    .Y(_158_)
  );
  NOR _416_ (
    .A(_148_),
    .B(_158_),
    .Y(_001_[0])
  );
  NOR _417_ (
    .A(\mem[2] [1]),
    .B(rd_ptr[0]),
    .Y(_159_)
  );
  NAND _418_ (
    .A(_246_),
    .B(rd_ptr[0]),
    .Y(_160_)
  );
  NAND _419_ (
    .A(rd_ptr[1]),
    .B(_160_),
    .Y(_161_)
  );
  NOR _420_ (
    .A(_159_),
    .B(_161_),
    .Y(_162_)
  );
  NAND _421_ (
    .A(\mem[1] [1]),
    .B(rd_ptr[0]),
    .Y(_163_)
  );
  NOT _422_ (
    .A(_163_),
    .Y(_164_)
  );
  NOR _423_ (
    .A(rd_ptr[0]),
    .B(_046_),
    .Y(_165_)
  );
  NOR _424_ (
    .A(_164_),
    .B(_165_),
    .Y(_166_)
  );
  NOR _425_ (
    .A(rd_ptr[1]),
    .B(_166_),
    .Y(_167_)
  );
  NOR _426_ (
    .A(_162_),
    .B(_167_),
    .Y(_168_)
  );
  NOR _427_ (
    .A(_148_),
    .B(_168_),
    .Y(_001_[1])
  );
  NOR _428_ (
    .A(\mem[2] [2]),
    .B(rd_ptr[0]),
    .Y(_169_)
  );
  NAND _429_ (
    .A(_247_),
    .B(rd_ptr[0]),
    .Y(_170_)
  );
  NAND _430_ (
    .A(rd_ptr[1]),
    .B(_170_),
    .Y(_171_)
  );
  NOR _431_ (
    .A(_169_),
    .B(_171_),
    .Y(_172_)
  );
  NAND _432_ (
    .A(\mem[1] [2]),
    .B(rd_ptr[0]),
    .Y(_173_)
  );
  NOT _433_ (
    .A(_173_),
    .Y(_174_)
  );
  NOR _434_ (
    .A(rd_ptr[0]),
    .B(_047_),
    .Y(_175_)
  );
  NOR _435_ (
    .A(_174_),
    .B(_175_),
    .Y(_176_)
  );
  NOR _436_ (
    .A(rd_ptr[1]),
    .B(_176_),
    .Y(_177_)
  );
  NOR _437_ (
    .A(_172_),
    .B(_177_),
    .Y(_178_)
  );
  NOR _438_ (
    .A(_148_),
    .B(_178_),
    .Y(_001_[2])
  );
  NOR _439_ (
    .A(\mem[2] [3]),
    .B(rd_ptr[0]),
    .Y(_179_)
  );
  NAND _440_ (
    .A(_248_),
    .B(rd_ptr[0]),
    .Y(_180_)
  );
  NAND _441_ (
    .A(rd_ptr[1]),
    .B(_180_),
    .Y(_181_)
  );
  NOR _442_ (
    .A(_179_),
    .B(_181_),
    .Y(_182_)
  );
  NAND _443_ (
    .A(\mem[1] [3]),
    .B(rd_ptr[0]),
    .Y(_183_)
  );
  NOT _444_ (
    .A(_183_),
    .Y(_184_)
  );
  NOR _445_ (
    .A(rd_ptr[0]),
    .B(_048_),
    .Y(_185_)
  );
  NOR _446_ (
    .A(_184_),
    .B(_185_),
    .Y(_186_)
  );
  NOR _447_ (
    .A(rd_ptr[1]),
    .B(_186_),
    .Y(_187_)
  );
  NOR _448_ (
    .A(_182_),
    .B(_187_),
    .Y(_188_)
  );
  NOR _449_ (
    .A(_148_),
    .B(_188_),
    .Y(_001_[3])
  );
  NOR _450_ (
    .A(\mem[2] [4]),
    .B(rd_ptr[0]),
    .Y(_189_)
  );
  NAND _451_ (
    .A(_028_),
    .B(rd_ptr[0]),
    .Y(_190_)
  );
  NAND _452_ (
    .A(rd_ptr[1]),
    .B(_190_),
    .Y(_191_)
  );
  NOR _453_ (
    .A(_189_),
    .B(_191_),
    .Y(_192_)
  );
  NAND _454_ (
    .A(\mem[1] [4]),
    .B(rd_ptr[0]),
    .Y(_193_)
  );
  NOT _455_ (
    .A(_193_),
    .Y(_194_)
  );
  NOR _456_ (
    .A(rd_ptr[0]),
    .B(_049_),
    .Y(_195_)
  );
  NOR _457_ (
    .A(_194_),
    .B(_195_),
    .Y(_196_)
  );
  NOR _458_ (
    .A(rd_ptr[1]),
    .B(_196_),
    .Y(_197_)
  );
  NOR _459_ (
    .A(_192_),
    .B(_197_),
    .Y(_198_)
  );
  NOR _460_ (
    .A(_148_),
    .B(_198_),
    .Y(_001_[4])
  );
  NOR _461_ (
    .A(\mem[2] [5]),
    .B(rd_ptr[0]),
    .Y(_199_)
  );
  NAND _462_ (
    .A(_029_),
    .B(rd_ptr[0]),
    .Y(_200_)
  );
  NAND _463_ (
    .A(rd_ptr[1]),
    .B(_200_),
    .Y(_201_)
  );
  NOR _464_ (
    .A(_199_),
    .B(_201_),
    .Y(_202_)
  );
  NAND _465_ (
    .A(\mem[1] [5]),
    .B(rd_ptr[0]),
    .Y(_203_)
  );
  NOT _466_ (
    .A(_203_),
    .Y(_204_)
  );
  NOR _467_ (
    .A(rd_ptr[0]),
    .B(_050_),
    .Y(_205_)
  );
  NOR _468_ (
    .A(_204_),
    .B(_205_),
    .Y(_206_)
  );
  NOR _469_ (
    .A(rd_ptr[1]),
    .B(_206_),
    .Y(_207_)
  );
  NOR _470_ (
    .A(_202_),
    .B(_207_),
    .Y(_208_)
  );
  NOR _471_ (
    .A(_148_),
    .B(_208_),
    .Y(_001_[5])
  );
  NAND _472_ (
    .A(rd_enable),
    .B(rd_ptr[0]),
    .Y(_209_)
  );
  NOR _473_ (
    .A(rd_enable),
    .B(rd_ptr[0]),
    .Y(_210_)
  );
  NOR _474_ (
    .A(_058_),
    .B(_210_),
    .Y(_211_)
  );
  NAND _475_ (
    .A(_209_),
    .B(_211_),
    .Y(_212_)
  );
  NOT _476_ (
    .A(_212_),
    .Y(_002_[0])
  );
  NOR _477_ (
    .A(_042_),
    .B(_209_),
    .Y(_213_)
  );
  NAND _478_ (
    .A(_042_),
    .B(_209_),
    .Y(_214_)
  );
  NAND _479_ (
    .A(_057_),
    .B(_214_),
    .Y(_215_)
  );
  NOR _480_ (
    .A(_213_),
    .B(_215_),
    .Y(_002_[1])
  );
  NAND _481_ (
    .A(_242_),
    .B(_043_),
    .Y(_216_)
  );
  NAND _482_ (
    .A(_057_),
    .B(_216_),
    .Y(_217_)
  );
  NOR _483_ (
    .A(_059_),
    .B(_217_),
    .Y(_003_[0])
  );
  NOR _484_ (
    .A(wr_ptr[1]),
    .B(_059_),
    .Y(_218_)
  );
  NOR _485_ (
    .A(_063_),
    .B(_218_),
    .Y(_003_[1])
  );
  NOR _486_ (
    .A(wr_ptr[0]),
    .B(_102_),
    .Y(_219_)
  );
  NAND _487_ (
    .A(_043_),
    .B(_101_),
    .Y(_220_)
  );
  NOR _488_ (
    .A(_045_),
    .B(_058_),
    .Y(_221_)
  );
  NOR _489_ (
    .A(_219_),
    .B(_221_),
    .Y(_222_)
  );
  NOR _490_ (
    .A(data_in[0]),
    .B(_220_),
    .Y(_223_)
  );
  NOR _491_ (
    .A(_222_),
    .B(_223_),
    .Y(_004_)
  );
  NOR _492_ (
    .A(_046_),
    .B(_058_),
    .Y(_224_)
  );
  NOR _493_ (
    .A(_219_),
    .B(_224_),
    .Y(_225_)
  );
  NOR _494_ (
    .A(data_in[1]),
    .B(_220_),
    .Y(_226_)
  );
  NOR _495_ (
    .A(_225_),
    .B(_226_),
    .Y(_005_)
  );
  NOR _496_ (
    .A(_047_),
    .B(_058_),
    .Y(_227_)
  );
  NOR _497_ (
    .A(_219_),
    .B(_227_),
    .Y(_228_)
  );
  NOR _498_ (
    .A(data_in[2]),
    .B(_220_),
    .Y(_229_)
  );
  NOR _499_ (
    .A(_228_),
    .B(_229_),
    .Y(_006_)
  );
  NOR _500_ (
    .A(_048_),
    .B(_058_),
    .Y(_230_)
  );
  NOR _501_ (
    .A(_219_),
    .B(_230_),
    .Y(_231_)
  );
  NOR _502_ (
    .A(data_in[3]),
    .B(_220_),
    .Y(_232_)
  );
  NOR _503_ (
    .A(_231_),
    .B(_232_),
    .Y(_007_)
  );
  NOR _504_ (
    .A(_049_),
    .B(_058_),
    .Y(_233_)
  );
  NOR _505_ (
    .A(_219_),
    .B(_233_),
    .Y(_234_)
  );
  NOR _506_ (
    .A(data_in[4]),
    .B(_220_),
    .Y(_235_)
  );
  NOR _507_ (
    .A(_234_),
    .B(_235_),
    .Y(_008_)
  );
  NOR _508_ (
    .A(_050_),
    .B(_058_),
    .Y(_236_)
  );
  NOR _509_ (
    .A(_219_),
    .B(_236_),
    .Y(_237_)
  );
  NOR _510_ (
    .A(data_in[5]),
    .B(_220_),
    .Y(_238_)
  );
  NOR _511_ (
    .A(_237_),
    .B(_238_),
    .Y(_009_)
  );
  DFF _512_ (
    .C(clk),
    .D(_002_[0]),
    .Q(rd_ptr[0])
  );
  DFF _513_ (
    .C(clk),
    .D(_002_[1]),
    .Q(rd_ptr[1])
  );
  DFF _514_ (
    .C(clk),
    .D(_022_),
    .Q(\mem[3] [0])
  );
  DFF _515_ (
    .C(clk),
    .D(_023_),
    .Q(\mem[3] [1])
  );
  DFF _516_ (
    .C(clk),
    .D(_024_),
    .Q(\mem[3] [2])
  );
  DFF _517_ (
    .C(clk),
    .D(_025_),
    .Q(\mem[3] [3])
  );
  DFF _518_ (
    .C(clk),
    .D(_026_),
    .Q(\mem[3] [4])
  );
  DFF _519_ (
    .C(clk),
    .D(_027_),
    .Q(\mem[3] [5])
  );
  DFF _520_ (
    .C(clk),
    .D(_016_),
    .Q(\mem[2] [0])
  );
  DFF _521_ (
    .C(clk),
    .D(_017_),
    .Q(\mem[2] [1])
  );
  DFF _522_ (
    .C(clk),
    .D(_018_),
    .Q(\mem[2] [2])
  );
  DFF _523_ (
    .C(clk),
    .D(_019_),
    .Q(\mem[2] [3])
  );
  DFF _524_ (
    .C(clk),
    .D(_020_),
    .Q(\mem[2] [4])
  );
  DFF _525_ (
    .C(clk),
    .D(_021_),
    .Q(\mem[2] [5])
  );
  DFF _526_ (
    .C(clk),
    .D(_010_),
    .Q(\mem[1] [0])
  );
  DFF _527_ (
    .C(clk),
    .D(_011_),
    .Q(\mem[1] [1])
  );
  DFF _528_ (
    .C(clk),
    .D(_012_),
    .Q(\mem[1] [2])
  );
  DFF _529_ (
    .C(clk),
    .D(_013_),
    .Q(\mem[1] [3])
  );
  DFF _530_ (
    .C(clk),
    .D(_014_),
    .Q(\mem[1] [4])
  );
  DFF _531_ (
    .C(clk),
    .D(_015_),
    .Q(\mem[1] [5])
  );
  DFF _532_ (
    .C(clk),
    .D(_004_),
    .Q(\mem[0] [0])
  );
  DFF _533_ (
    .C(clk),
    .D(_005_),
    .Q(\mem[0] [1])
  );
  DFF _534_ (
    .C(clk),
    .D(_006_),
    .Q(\mem[0] [2])
  );
  DFF _535_ (
    .C(clk),
    .D(_007_),
    .Q(\mem[0] [3])
  );
  DFF _536_ (
    .C(clk),
    .D(_008_),
    .Q(\mem[0] [4])
  );
  DFF _537_ (
    .C(clk),
    .D(_009_),
    .Q(\mem[0] [5])
  );
  (* src = "./final_logic_synth/D1_fifo_synth.v:73" *)
  DFF _538_ (
    .C(clk),
    .D(_000_[0]),
    .Q(cnt[0])
  );
  (* src = "./final_logic_synth/D1_fifo_synth.v:73" *)
  DFF _539_ (
    .C(clk),
    .D(_000_[1]),
    .Q(cnt[1])
  );
  (* src = "./final_logic_synth/D1_fifo_synth.v:73" *)
  DFF _540_ (
    .C(clk),
    .D(_000_[2]),
    .Q(cnt[2])
  );
  (* src = "./final_logic_synth/D1_fifo_synth.v:54" *)
  DFF _541_ (
    .C(clk),
    .D(_001_[0]),
    .Q(data_out_D1_synth[0])
  );
  (* src = "./final_logic_synth/D1_fifo_synth.v:54" *)
  DFF _542_ (
    .C(clk),
    .D(_001_[1]),
    .Q(data_out_D1_synth[1])
  );
  (* src = "./final_logic_synth/D1_fifo_synth.v:54" *)
  DFF _543_ (
    .C(clk),
    .D(_001_[2]),
    .Q(data_out_D1_synth[2])
  );
  (* src = "./final_logic_synth/D1_fifo_synth.v:54" *)
  DFF _544_ (
    .C(clk),
    .D(_001_[3]),
    .Q(data_out_D1_synth[3])
  );
  (* src = "./final_logic_synth/D1_fifo_synth.v:54" *)
  DFF _545_ (
    .C(clk),
    .D(_001_[4]),
    .Q(data_out_D1_synth[4])
  );
  (* src = "./final_logic_synth/D1_fifo_synth.v:54" *)
  DFF _546_ (
    .C(clk),
    .D(_001_[5]),
    .Q(data_out_D1_synth[5])
  );
  (* src = "./final_logic_synth/D1_fifo_synth.v:32" *)
  DFF _547_ (
    .C(clk),
    .D(_003_[0]),
    .Q(wr_ptr[0])
  );
  (* src = "./final_logic_synth/D1_fifo_synth.v:32" *)
  DFF _548_ (
    .C(clk),
    .D(_003_[1]),
    .Q(wr_ptr[1])
  );
endmodule

(* dynports =  1  *)
(* src = "./initial_logic_synth/VC0_fifo_synth.v:1" *)
module VC0_fifo_synth(clk, reset, wr_enable, rd_enable, data_in, init, Umbral_VC0, full_fifo_VC0, empty_fifo_VC0, almost_full_fifo_VC0, almost_empty_fifo_VC0, error_VC0, data_out_VC0);
  (* src = "./initial_logic_synth/VC0_fifo_synth.v:62" *)
  wire [4:0] _000_;
  wire _001_;
  wire _002_;
  wire _003_;
  wire _004_;
  wire _005_;
  wire _006_;
  wire _007_;
  wire _008_;
  wire _009_;
  wire _010_;
  wire _011_;
  wire _012_;
  wire _013_;
  wire _014_;
  wire _015_;
  wire _016_;
  wire _017_;
  wire _018_;
  wire _019_;
  wire _020_;
  wire _021_;
  wire _022_;
  wire _023_;
  wire _024_;
  wire _025_;
  wire _026_;
  wire _027_;
  wire _028_;
  wire _029_;
  wire _030_;
  wire _031_;
  wire _032_;
  wire _033_;
  wire _034_;
  wire _035_;
  wire _036_;
  wire _037_;
  wire _038_;
  wire _039_;
  wire _040_;
  wire _041_;
  wire _042_;
  wire _043_;
  wire _044_;
  wire _045_;
  wire _046_;
  wire _047_;
  wire _048_;
  wire _049_;
  wire _050_;
  wire _051_;
  wire _052_;
  wire _053_;
  wire _054_;
  wire _055_;
  wire _056_;
  wire _057_;
  wire _058_;
  wire _059_;
  wire _060_;
  wire _061_;
  wire _062_;
  wire _063_;
  wire _064_;
  wire _065_;
  wire _066_;
  wire _067_;
  wire _068_;
  wire _069_;
  wire _070_;
  wire _071_;
  wire _072_;
  wire _073_;
  wire _074_;
  wire _075_;
  wire _076_;
  wire _077_;
  wire _078_;
  wire _079_;
  wire _080_;
  wire _081_;
  wire _082_;
  wire _083_;
  wire _084_;
  wire _085_;
  wire _086_;
  wire _087_;
  wire _088_;
  wire _089_;
  wire _090_;
  wire _091_;
  wire _092_;
  wire _093_;
  wire _094_;
  wire _095_;
  wire _096_;
  wire _097_;
  wire _098_;
  wire _099_;
  wire _100_;
  wire _101_;
  wire _102_;
  wire _103_;
  wire _104_;
  wire _105_;
  wire _106_;
  wire _107_;
  wire _108_;
  wire _109_;
  wire _110_;
  wire _111_;
  wire _112_;
  wire _113_;
  wire _114_;
  wire _115_;
  wire _116_;
  wire _117_;
  wire _118_;
  (* src = "./initial_logic_synth/VC0_fifo_synth.v:8" *)
  input [3:0] Umbral_VC0;
  (* src = "./initial_logic_synth/VC0_fifo_synth.v:12" *)
  output almost_empty_fifo_VC0;
  (* src = "./initial_logic_synth/VC0_fifo_synth.v:11" *)
  output almost_full_fifo_VC0;
  (* src = "./initial_logic_synth/VC0_fifo_synth.v:6" *)
  input clk;
  (* src = "./initial_logic_synth/VC0_fifo_synth.v:21" *)
  wire [4:0] cnt;
  (* src = "./initial_logic_synth/VC0_fifo_synth.v:7" *)
  input [5:0] data_in;
  (* src = "./initial_logic_synth/VC0_fifo_synth.v:14" *)
  output [5:0] data_out_VC0;
  (* src = "./initial_logic_synth/VC0_fifo_synth.v:10" *)
  output empty_fifo_VC0;
  (* src = "./initial_logic_synth/VC0_fifo_synth.v:13" *)
  output error_VC0;
  (* src = "./initial_logic_synth/VC0_fifo_synth.v:9" *)
  output full_fifo_VC0;
  (* src = "./initial_logic_synth/VC0_fifo_synth.v:23" *)
  wire [31:0] i;
  (* src = "./initial_logic_synth/VC0_fifo_synth.v:7" *)
  input [5:0] init;
  (* src = "./initial_logic_synth/VC0_fifo_synth.v:6" *)
  input rd_enable;
  (* src = "./initial_logic_synth/VC0_fifo_synth.v:20" *)
  wire [3:0] rd_ptr;
  (* src = "./initial_logic_synth/VC0_fifo_synth.v:6" *)
  input reset;
  (* src = "./initial_logic_synth/VC0_fifo_synth.v:6" *)
  input wr_enable;
  NOT _119_ (
    .A(cnt[4]),
    .Y(_052_)
  );
  NOT _120_ (
    .A(rd_enable),
    .Y(_053_)
  );
  NOT _121_ (
    .A(wr_enable),
    .Y(_054_)
  );
  NOT _122_ (
    .A(cnt[0]),
    .Y(_055_)
  );
  NOT _123_ (
    .A(cnt[1]),
    .Y(_056_)
  );
  NOT _124_ (
    .A(cnt[2]),
    .Y(_057_)
  );
  NOT _125_ (
    .A(cnt[3]),
    .Y(_058_)
  );
  NOT _126_ (
    .A(reset),
    .Y(_059_)
  );
  NOT _127_ (
    .A(Umbral_VC0[0]),
    .Y(_060_)
  );
  NOT _128_ (
    .A(Umbral_VC0[1]),
    .Y(_061_)
  );
  NOT _129_ (
    .A(Umbral_VC0[2]),
    .Y(_062_)
  );
  NOT _130_ (
    .A(Umbral_VC0[3]),
    .Y(_063_)
  );
  NOR _131_ (
    .A(cnt[0]),
    .B(cnt[1]),
    .Y(_064_)
  );
  NOR _132_ (
    .A(cnt[2]),
    .B(cnt[3]),
    .Y(_065_)
  );
  NAND _133_ (
    .A(_064_),
    .B(_065_),
    .Y(_066_)
  );
  NOR _134_ (
    .A(_052_),
    .B(_066_),
    .Y(full_fifo_VC0)
  );
  NOR _135_ (
    .A(cnt[4]),
    .B(_066_),
    .Y(empty_fifo_VC0)
  );
  NOT _136_ (
    .A(empty_fifo_VC0),
    .Y(_067_)
  );
  NOR _137_ (
    .A(cnt[0]),
    .B(_060_),
    .Y(_068_)
  );
  NAND _138_ (
    .A(cnt[0]),
    .B(_060_),
    .Y(_069_)
  );
  NOR _139_ (
    .A(cnt[4]),
    .B(_068_),
    .Y(_070_)
  );
  NAND _140_ (
    .A(_069_),
    .B(_070_),
    .Y(_071_)
  );
  NAND _141_ (
    .A(cnt[3]),
    .B(_063_),
    .Y(_072_)
  );
  NAND _142_ (
    .A(_058_),
    .B(Umbral_VC0[3]),
    .Y(_073_)
  );
  NAND _143_ (
    .A(_072_),
    .B(_073_),
    .Y(_074_)
  );
  NOT _144_ (
    .A(_074_),
    .Y(_075_)
  );
  NOR _145_ (
    .A(_057_),
    .B(Umbral_VC0[2]),
    .Y(_076_)
  );
  NOR _146_ (
    .A(cnt[2]),
    .B(_062_),
    .Y(_077_)
  );
  NOR _147_ (
    .A(_076_),
    .B(_077_),
    .Y(_078_)
  );
  NOR _148_ (
    .A(_056_),
    .B(Umbral_VC0[1]),
    .Y(_079_)
  );
  NOR _149_ (
    .A(cnt[1]),
    .B(_061_),
    .Y(_080_)
  );
  NOR _150_ (
    .A(_079_),
    .B(_080_),
    .Y(_081_)
  );
  NOT _151_ (
    .A(_081_),
    .Y(_082_)
  );
  NOR _152_ (
    .A(_074_),
    .B(_082_),
    .Y(_083_)
  );
  NAND _153_ (
    .A(_078_),
    .B(_083_),
    .Y(_084_)
  );
  NOR _154_ (
    .A(_071_),
    .B(_084_),
    .Y(almost_empty_fifo_VC0)
  );
  NOR _155_ (
    .A(Umbral_VC0[0]),
    .B(Umbral_VC0[1]),
    .Y(_085_)
  );
  NAND _156_ (
    .A(_062_),
    .B(_085_),
    .Y(_086_)
  );
  NOT _157_ (
    .A(_086_),
    .Y(_087_)
  );
  NOR _158_ (
    .A(Umbral_VC0[3]),
    .B(_086_),
    .Y(_088_)
  );
  NAND _159_ (
    .A(cnt[4]),
    .B(_088_),
    .Y(_089_)
  );
  NOT _160_ (
    .A(_089_),
    .Y(_090_)
  );
  NOR _161_ (
    .A(cnt[4]),
    .B(_088_),
    .Y(_091_)
  );
  NOR _162_ (
    .A(_090_),
    .B(_091_),
    .Y(_092_)
  );
  NAND _163_ (
    .A(Umbral_VC0[0]),
    .B(_081_),
    .Y(_093_)
  );
  NAND _164_ (
    .A(_074_),
    .B(_087_),
    .Y(_094_)
  );
  NOR _165_ (
    .A(cnt[0]),
    .B(_081_),
    .Y(_095_)
  );
  NAND _166_ (
    .A(_075_),
    .B(_086_),
    .Y(_096_)
  );
  NAND _167_ (
    .A(_078_),
    .B(_085_),
    .Y(_097_)
  );
  NOT _168_ (
    .A(_097_),
    .Y(_098_)
  );
  NOR _169_ (
    .A(_078_),
    .B(_085_),
    .Y(_099_)
  );
  NOR _170_ (
    .A(_098_),
    .B(_099_),
    .Y(_100_)
  );
  NOR _171_ (
    .A(_095_),
    .B(_100_),
    .Y(_101_)
  );
  NAND _172_ (
    .A(_094_),
    .B(_096_),
    .Y(_102_)
  );
  NAND _173_ (
    .A(_069_),
    .B(_093_),
    .Y(_103_)
  );
  NOR _174_ (
    .A(_102_),
    .B(_103_),
    .Y(_104_)
  );
  NAND _175_ (
    .A(_101_),
    .B(_104_),
    .Y(_105_)
  );
  NOR _176_ (
    .A(_092_),
    .B(_105_),
    .Y(almost_full_fifo_VC0)
  );
  NOR _177_ (
    .A(init[5]),
    .B(_059_),
    .Y(_106_)
  );
  NAND _178_ (
    .A(init[0]),
    .B(_106_),
    .Y(_107_)
  );
  NOR _179_ (
    .A(init[1]),
    .B(init[2]),
    .Y(_108_)
  );
  NOR _180_ (
    .A(init[3]),
    .B(init[4]),
    .Y(_109_)
  );
  NAND _181_ (
    .A(_108_),
    .B(_109_),
    .Y(_110_)
  );
  NOR _182_ (
    .A(_107_),
    .B(_110_),
    .Y(_111_)
  );
  NOT _183_ (
    .A(_111_),
    .Y(_112_)
  );
  NOR _184_ (
    .A(_053_),
    .B(wr_enable),
    .Y(_113_)
  );
  NOT _185_ (
    .A(_113_),
    .Y(_114_)
  );
  NOR _186_ (
    .A(rd_enable),
    .B(_054_),
    .Y(_115_)
  );
  NAND _187_ (
    .A(_053_),
    .B(wr_enable),
    .Y(_116_)
  );
  NOR _188_ (
    .A(_113_),
    .B(_115_),
    .Y(_117_)
  );
  NAND _189_ (
    .A(_114_),
    .B(_116_),
    .Y(_118_)
  );
  NOR _190_ (
    .A(_112_),
    .B(_117_),
    .Y(_001_)
  );
  NAND _191_ (
    .A(_111_),
    .B(_118_),
    .Y(_002_)
  );
  NOR _192_ (
    .A(cnt[0]),
    .B(_002_),
    .Y(_003_)
  );
  NAND _193_ (
    .A(cnt[0]),
    .B(reset),
    .Y(_004_)
  );
  NOR _194_ (
    .A(_001_),
    .B(_004_),
    .Y(_005_)
  );
  NOR _195_ (
    .A(_003_),
    .B(_005_),
    .Y(_006_)
  );
  NOT _196_ (
    .A(_006_),
    .Y(_000_[0])
  );
  NOR _197_ (
    .A(_055_),
    .B(_116_),
    .Y(_007_)
  );
  NAND _198_ (
    .A(cnt[0]),
    .B(_115_),
    .Y(_008_)
  );
  NAND _199_ (
    .A(_055_),
    .B(_113_),
    .Y(_009_)
  );
  NAND _200_ (
    .A(_008_),
    .B(_009_),
    .Y(_010_)
  );
  NAND _201_ (
    .A(_111_),
    .B(_010_),
    .Y(_011_)
  );
  NOR _202_ (
    .A(cnt[1]),
    .B(_011_),
    .Y(_012_)
  );
  NOT _203_ (
    .A(_012_),
    .Y(_013_)
  );
  NAND _204_ (
    .A(cnt[1]),
    .B(reset),
    .Y(_014_)
  );
  NOT _205_ (
    .A(_014_),
    .Y(_015_)
  );
  NAND _206_ (
    .A(_011_),
    .B(_015_),
    .Y(_016_)
  );
  NAND _207_ (
    .A(_013_),
    .B(_016_),
    .Y(_000_[1])
  );
  NOR _208_ (
    .A(_056_),
    .B(_008_),
    .Y(_017_)
  );
  NAND _209_ (
    .A(cnt[1]),
    .B(_007_),
    .Y(_018_)
  );
  NAND _210_ (
    .A(_064_),
    .B(_113_),
    .Y(_019_)
  );
  NAND _211_ (
    .A(_018_),
    .B(_019_),
    .Y(_020_)
  );
  NAND _212_ (
    .A(_111_),
    .B(_020_),
    .Y(_021_)
  );
  NOR _213_ (
    .A(cnt[2]),
    .B(_021_),
    .Y(_022_)
  );
  NOT _214_ (
    .A(_022_),
    .Y(_023_)
  );
  NAND _215_ (
    .A(cnt[2]),
    .B(reset),
    .Y(_024_)
  );
  NOT _216_ (
    .A(_024_),
    .Y(_025_)
  );
  NAND _217_ (
    .A(_021_),
    .B(_025_),
    .Y(_026_)
  );
  NAND _218_ (
    .A(_023_),
    .B(_026_),
    .Y(_000_[2])
  );
  NOR _219_ (
    .A(cnt[2]),
    .B(_019_),
    .Y(_027_)
  );
  NOR _220_ (
    .A(_057_),
    .B(_018_),
    .Y(_028_)
  );
  NAND _221_ (
    .A(cnt[2]),
    .B(_017_),
    .Y(_029_)
  );
  NOR _222_ (
    .A(cnt[3]),
    .B(_027_),
    .Y(_030_)
  );
  NAND _223_ (
    .A(_029_),
    .B(_030_),
    .Y(_031_)
  );
  NOR _224_ (
    .A(_058_),
    .B(_029_),
    .Y(_032_)
  );
  NAND _225_ (
    .A(cnt[3]),
    .B(_028_),
    .Y(_033_)
  );
  NAND _226_ (
    .A(cnt[3]),
    .B(_027_),
    .Y(_034_)
  );
  NAND _227_ (
    .A(_111_),
    .B(_034_),
    .Y(_035_)
  );
  NOR _228_ (
    .A(_032_),
    .B(_035_),
    .Y(_036_)
  );
  NAND _229_ (
    .A(_031_),
    .B(_036_),
    .Y(_037_)
  );
  NOR _230_ (
    .A(_058_),
    .B(_111_),
    .Y(_038_)
  );
  NAND _231_ (
    .A(reset),
    .B(_038_),
    .Y(_039_)
  );
  NAND _232_ (
    .A(_037_),
    .B(_039_),
    .Y(_000_[3])
  );
  NAND _233_ (
    .A(cnt[4]),
    .B(reset),
    .Y(_040_)
  );
  NOT _234_ (
    .A(_040_),
    .Y(_041_)
  );
  NOR _235_ (
    .A(_111_),
    .B(_041_),
    .Y(_042_)
  );
  NOR _236_ (
    .A(_052_),
    .B(_033_),
    .Y(_043_)
  );
  NOR _237_ (
    .A(_052_),
    .B(_113_),
    .Y(_044_)
  );
  NOR _238_ (
    .A(_032_),
    .B(_044_),
    .Y(_045_)
  );
  NOR _239_ (
    .A(_043_),
    .B(_045_),
    .Y(_046_)
  );
  NAND _240_ (
    .A(cnt[4]),
    .B(_066_),
    .Y(_047_)
  );
  NOT _241_ (
    .A(_047_),
    .Y(error_VC0)
  );
  NAND _242_ (
    .A(_067_),
    .B(_047_),
    .Y(_048_)
  );
  NAND _243_ (
    .A(_113_),
    .B(_048_),
    .Y(_049_)
  );
  NAND _244_ (
    .A(_111_),
    .B(_049_),
    .Y(_050_)
  );
  NOR _245_ (
    .A(_046_),
    .B(_050_),
    .Y(_051_)
  );
  NOR _246_ (
    .A(_042_),
    .B(_051_),
    .Y(_000_[4])
  );
  (* src = "./initial_logic_synth/VC0_fifo_synth.v:62" *)
  DFF _247_ (
    .C(clk),
    .D(_000_[0]),
    .Q(cnt[0])
  );
  (* src = "./initial_logic_synth/VC0_fifo_synth.v:62" *)
  DFF _248_ (
    .C(clk),
    .D(_000_[1]),
    .Q(cnt[1])
  );
  (* src = "./initial_logic_synth/VC0_fifo_synth.v:62" *)
  DFF _249_ (
    .C(clk),
    .D(_000_[2]),
    .Q(cnt[2])
  );
  (* src = "./initial_logic_synth/VC0_fifo_synth.v:62" *)
  DFF _250_ (
    .C(clk),
    .D(_000_[3]),
    .Q(cnt[3])
  );
  (* src = "./initial_logic_synth/VC0_fifo_synth.v:62" *)
  DFF _251_ (
    .C(clk),
    .D(_000_[4]),
    .Q(cnt[4])
  );
  assign data_out_VC0 = 6'h00;
  assign i = 32'd16;
  assign rd_ptr = 4'h0;
endmodule

(* dynports =  1  *)
(* src = "./initial_logic_synth/VC1_fifo_synth.v:1" *)
module VC1_fifo_synth(clk, reset, wr_enable, rd_enable, init, data_in, Umbral_VC1, full_fifo_VC1, empty_fifo_VC1, almost_full_fifo_VC1, almost_empty_fifo_VC1, error_VC1, data_out_VC1);
  (* src = "./initial_logic_synth/VC1_fifo_synth.v:71" *)
  wire [4:0] _0000_;
  (* src = "./initial_logic_synth/VC1_fifo_synth.v:52" *)
  wire [5:0] _0001_;
  (* src = "./initial_logic_synth/VC1_fifo_synth.v:52" *)
  wire [3:0] _0002_;
  (* src = "./initial_logic_synth/VC1_fifo_synth.v:33" *)
  wire [3:0] _0003_;
  wire _0004_;
  wire _0005_;
  wire _0006_;
  wire _0007_;
  wire _0008_;
  wire _0009_;
  wire _0010_;
  wire _0011_;
  wire _0012_;
  wire _0013_;
  wire _0014_;
  wire _0015_;
  wire _0016_;
  wire _0017_;
  wire _0018_;
  wire _0019_;
  wire _0020_;
  wire _0021_;
  wire _0022_;
  wire _0023_;
  wire _0024_;
  wire _0025_;
  wire _0026_;
  wire _0027_;
  wire _0028_;
  wire _0029_;
  wire _0030_;
  wire _0031_;
  wire _0032_;
  wire _0033_;
  wire _0034_;
  wire _0035_;
  wire _0036_;
  wire _0037_;
  wire _0038_;
  wire _0039_;
  wire _0040_;
  wire _0041_;
  wire _0042_;
  wire _0043_;
  wire _0044_;
  wire _0045_;
  wire _0046_;
  wire _0047_;
  wire _0048_;
  wire _0049_;
  wire _0050_;
  wire _0051_;
  wire _0052_;
  wire _0053_;
  wire _0054_;
  wire _0055_;
  wire _0056_;
  wire _0057_;
  wire _0058_;
  wire _0059_;
  wire _0060_;
  wire _0061_;
  wire _0062_;
  wire _0063_;
  wire _0064_;
  wire _0065_;
  wire _0066_;
  wire _0067_;
  wire _0068_;
  wire _0069_;
  wire _0070_;
  wire _0071_;
  wire _0072_;
  wire _0073_;
  wire _0074_;
  wire _0075_;
  wire _0076_;
  wire _0077_;
  wire _0078_;
  wire _0079_;
  wire _0080_;
  wire _0081_;
  wire _0082_;
  wire _0083_;
  wire _0084_;
  wire _0085_;
  wire _0086_;
  wire _0087_;
  wire _0088_;
  wire _0089_;
  wire _0090_;
  wire _0091_;
  wire _0092_;
  wire _0093_;
  wire _0094_;
  wire _0095_;
  wire _0096_;
  wire _0097_;
  wire _0098_;
  wire _0099_;
  wire _0100_;
  wire _0101_;
  wire _0102_;
  wire _0103_;
  wire _0104_;
  wire _0105_;
  wire _0106_;
  wire _0107_;
  wire _0108_;
  wire _0109_;
  wire _0110_;
  wire _0111_;
  wire _0112_;
  wire _0113_;
  wire _0114_;
  wire _0115_;
  wire _0116_;
  wire _0117_;
  wire _0118_;
  wire _0119_;
  wire _0120_;
  wire _0121_;
  wire _0122_;
  wire _0123_;
  wire _0124_;
  wire _0125_;
  wire _0126_;
  wire _0127_;
  wire _0128_;
  wire _0129_;
  wire _0130_;
  wire _0131_;
  wire _0132_;
  wire _0133_;
  wire _0134_;
  wire _0135_;
  wire _0136_;
  wire _0137_;
  wire _0138_;
  wire _0139_;
  wire _0140_;
  wire _0141_;
  wire _0142_;
  wire _0143_;
  wire _0144_;
  wire _0145_;
  wire _0146_;
  wire _0147_;
  wire _0148_;
  wire _0149_;
  wire _0150_;
  wire _0151_;
  wire _0152_;
  wire _0153_;
  wire _0154_;
  wire _0155_;
  wire _0156_;
  wire _0157_;
  wire _0158_;
  wire _0159_;
  wire _0160_;
  wire _0161_;
  wire _0162_;
  wire _0163_;
  wire _0164_;
  wire _0165_;
  wire _0166_;
  wire _0167_;
  wire _0168_;
  wire _0169_;
  wire _0170_;
  wire _0171_;
  wire _0172_;
  wire _0173_;
  wire _0174_;
  wire _0175_;
  wire _0176_;
  wire _0177_;
  wire _0178_;
  wire _0179_;
  wire _0180_;
  wire _0181_;
  wire _0182_;
  wire _0183_;
  wire _0184_;
  wire _0185_;
  wire _0186_;
  wire _0187_;
  wire _0188_;
  wire _0189_;
  wire _0190_;
  wire _0191_;
  wire _0192_;
  wire _0193_;
  wire _0194_;
  wire _0195_;
  wire _0196_;
  wire _0197_;
  wire _0198_;
  wire _0199_;
  wire _0200_;
  wire _0201_;
  wire _0202_;
  wire _0203_;
  wire _0204_;
  wire _0205_;
  wire _0206_;
  wire _0207_;
  wire _0208_;
  wire _0209_;
  wire _0210_;
  wire _0211_;
  wire _0212_;
  wire _0213_;
  wire _0214_;
  wire _0215_;
  wire _0216_;
  wire _0217_;
  wire _0218_;
  wire _0219_;
  wire _0220_;
  wire _0221_;
  wire _0222_;
  wire _0223_;
  wire _0224_;
  wire _0225_;
  wire _0226_;
  wire _0227_;
  wire _0228_;
  wire _0229_;
  wire _0230_;
  wire _0231_;
  wire _0232_;
  wire _0233_;
  wire _0234_;
  wire _0235_;
  wire _0236_;
  wire _0237_;
  wire _0238_;
  wire _0239_;
  wire _0240_;
  wire _0241_;
  wire _0242_;
  wire _0243_;
  wire _0244_;
  wire _0245_;
  wire _0246_;
  wire _0247_;
  wire _0248_;
  wire _0249_;
  wire _0250_;
  wire _0251_;
  wire _0252_;
  wire _0253_;
  wire _0254_;
  wire _0255_;
  wire _0256_;
  wire _0257_;
  wire _0258_;
  wire _0259_;
  wire _0260_;
  wire _0261_;
  wire _0262_;
  wire _0263_;
  wire _0264_;
  wire _0265_;
  wire _0266_;
  wire _0267_;
  wire _0268_;
  wire _0269_;
  wire _0270_;
  wire _0271_;
  wire _0272_;
  wire _0273_;
  wire _0274_;
  wire _0275_;
  wire _0276_;
  wire _0277_;
  wire _0278_;
  wire _0279_;
  wire _0280_;
  wire _0281_;
  wire _0282_;
  wire _0283_;
  wire _0284_;
  wire _0285_;
  wire _0286_;
  wire _0287_;
  wire _0288_;
  wire _0289_;
  wire _0290_;
  wire _0291_;
  wire _0292_;
  wire _0293_;
  wire _0294_;
  wire _0295_;
  wire _0296_;
  wire _0297_;
  wire _0298_;
  wire _0299_;
  wire _0300_;
  wire _0301_;
  wire _0302_;
  wire _0303_;
  wire _0304_;
  wire _0305_;
  wire _0306_;
  wire _0307_;
  wire _0308_;
  wire _0309_;
  wire _0310_;
  wire _0311_;
  wire _0312_;
  wire _0313_;
  wire _0314_;
  wire _0315_;
  wire _0316_;
  wire _0317_;
  wire _0318_;
  wire _0319_;
  wire _0320_;
  wire _0321_;
  wire _0322_;
  wire _0323_;
  wire _0324_;
  wire _0325_;
  wire _0326_;
  wire _0327_;
  wire _0328_;
  wire _0329_;
  wire _0330_;
  wire _0331_;
  wire _0332_;
  wire _0333_;
  wire _0334_;
  wire _0335_;
  wire _0336_;
  wire _0337_;
  wire _0338_;
  wire _0339_;
  wire _0340_;
  wire _0341_;
  wire _0342_;
  wire _0343_;
  wire _0344_;
  wire _0345_;
  wire _0346_;
  wire _0347_;
  wire _0348_;
  wire _0349_;
  wire _0350_;
  wire _0351_;
  wire _0352_;
  wire _0353_;
  wire _0354_;
  wire _0355_;
  wire _0356_;
  wire _0357_;
  wire _0358_;
  wire _0359_;
  wire _0360_;
  wire _0361_;
  wire _0362_;
  wire _0363_;
  wire _0364_;
  wire _0365_;
  wire _0366_;
  wire _0367_;
  wire _0368_;
  wire _0369_;
  wire _0370_;
  wire _0371_;
  wire _0372_;
  wire _0373_;
  wire _0374_;
  wire _0375_;
  wire _0376_;
  wire _0377_;
  wire _0378_;
  wire _0379_;
  wire _0380_;
  wire _0381_;
  wire _0382_;
  wire _0383_;
  wire _0384_;
  wire _0385_;
  wire _0386_;
  wire _0387_;
  wire _0388_;
  wire _0389_;
  wire _0390_;
  wire _0391_;
  wire _0392_;
  wire _0393_;
  wire _0394_;
  wire _0395_;
  wire _0396_;
  wire _0397_;
  wire _0398_;
  wire _0399_;
  wire _0400_;
  wire _0401_;
  wire _0402_;
  wire _0403_;
  wire _0404_;
  wire _0405_;
  wire _0406_;
  wire _0407_;
  wire _0408_;
  wire _0409_;
  wire _0410_;
  wire _0411_;
  wire _0412_;
  wire _0413_;
  wire _0414_;
  wire _0415_;
  wire _0416_;
  wire _0417_;
  wire _0418_;
  wire _0419_;
  wire _0420_;
  wire _0421_;
  wire _0422_;
  wire _0423_;
  wire _0424_;
  wire _0425_;
  wire _0426_;
  wire _0427_;
  wire _0428_;
  wire _0429_;
  wire _0430_;
  wire _0431_;
  wire _0432_;
  wire _0433_;
  wire _0434_;
  wire _0435_;
  wire _0436_;
  wire _0437_;
  wire _0438_;
  wire _0439_;
  wire _0440_;
  wire _0441_;
  wire _0442_;
  wire _0443_;
  wire _0444_;
  wire _0445_;
  wire _0446_;
  wire _0447_;
  wire _0448_;
  wire _0449_;
  wire _0450_;
  wire _0451_;
  wire _0452_;
  wire _0453_;
  wire _0454_;
  wire _0455_;
  wire _0456_;
  wire _0457_;
  wire _0458_;
  wire _0459_;
  wire _0460_;
  wire _0461_;
  wire _0462_;
  wire _0463_;
  wire _0464_;
  wire _0465_;
  wire _0466_;
  wire _0467_;
  wire _0468_;
  wire _0469_;
  wire _0470_;
  wire _0471_;
  wire _0472_;
  wire _0473_;
  wire _0474_;
  wire _0475_;
  wire _0476_;
  wire _0477_;
  wire _0478_;
  wire _0479_;
  wire _0480_;
  wire _0481_;
  wire _0482_;
  wire _0483_;
  wire _0484_;
  wire _0485_;
  wire _0486_;
  wire _0487_;
  wire _0488_;
  wire _0489_;
  wire _0490_;
  wire _0491_;
  wire _0492_;
  wire _0493_;
  wire _0494_;
  wire _0495_;
  wire _0496_;
  wire _0497_;
  wire _0498_;
  wire _0499_;
  wire _0500_;
  wire _0501_;
  wire _0502_;
  wire _0503_;
  wire _0504_;
  wire _0505_;
  wire _0506_;
  wire _0507_;
  wire _0508_;
  wire _0509_;
  wire _0510_;
  wire _0511_;
  wire _0512_;
  wire _0513_;
  wire _0514_;
  wire _0515_;
  wire _0516_;
  wire _0517_;
  wire _0518_;
  wire _0519_;
  wire _0520_;
  wire _0521_;
  wire _0522_;
  wire _0523_;
  wire _0524_;
  wire _0525_;
  wire _0526_;
  wire _0527_;
  wire _0528_;
  wire _0529_;
  wire _0530_;
  wire _0531_;
  wire _0532_;
  wire _0533_;
  wire _0534_;
  wire _0535_;
  wire _0536_;
  wire _0537_;
  wire _0538_;
  wire _0539_;
  wire _0540_;
  wire _0541_;
  wire _0542_;
  wire _0543_;
  wire _0544_;
  wire _0545_;
  wire _0546_;
  wire _0547_;
  wire _0548_;
  wire _0549_;
  wire _0550_;
  wire _0551_;
  wire _0552_;
  wire _0553_;
  wire _0554_;
  wire _0555_;
  wire _0556_;
  wire _0557_;
  wire _0558_;
  wire _0559_;
  wire _0560_;
  wire _0561_;
  wire _0562_;
  wire _0563_;
  wire _0564_;
  wire _0565_;
  wire _0566_;
  wire _0567_;
  wire _0568_;
  wire _0569_;
  wire _0570_;
  wire _0571_;
  wire _0572_;
  wire _0573_;
  wire _0574_;
  wire _0575_;
  wire _0576_;
  wire _0577_;
  wire _0578_;
  wire _0579_;
  wire _0580_;
  wire _0581_;
  wire _0582_;
  wire _0583_;
  wire _0584_;
  wire _0585_;
  wire _0586_;
  wire _0587_;
  wire _0588_;
  wire _0589_;
  wire _0590_;
  wire _0591_;
  wire _0592_;
  wire _0593_;
  wire _0594_;
  wire _0595_;
  wire _0596_;
  wire _0597_;
  wire _0598_;
  wire _0599_;
  wire _0600_;
  wire _0601_;
  wire _0602_;
  wire _0603_;
  wire _0604_;
  wire _0605_;
  wire _0606_;
  wire _0607_;
  wire _0608_;
  wire _0609_;
  wire _0610_;
  wire _0611_;
  wire _0612_;
  wire _0613_;
  wire _0614_;
  wire _0615_;
  wire _0616_;
  wire _0617_;
  wire _0618_;
  wire _0619_;
  wire _0620_;
  wire _0621_;
  wire _0622_;
  wire _0623_;
  wire _0624_;
  wire _0625_;
  wire _0626_;
  wire _0627_;
  wire _0628_;
  wire _0629_;
  wire _0630_;
  wire _0631_;
  wire _0632_;
  wire _0633_;
  wire _0634_;
  wire _0635_;
  wire _0636_;
  wire _0637_;
  wire _0638_;
  wire _0639_;
  wire _0640_;
  wire _0641_;
  wire _0642_;
  wire _0643_;
  wire _0644_;
  wire _0645_;
  wire _0646_;
  wire _0647_;
  wire _0648_;
  wire _0649_;
  wire _0650_;
  wire _0651_;
  wire _0652_;
  wire _0653_;
  wire _0654_;
  wire _0655_;
  wire _0656_;
  wire _0657_;
  wire _0658_;
  wire _0659_;
  wire _0660_;
  wire _0661_;
  wire _0662_;
  wire _0663_;
  wire _0664_;
  wire _0665_;
  wire _0666_;
  wire _0667_;
  wire _0668_;
  wire _0669_;
  wire _0670_;
  wire _0671_;
  wire _0672_;
  wire _0673_;
  wire _0674_;
  wire _0675_;
  wire _0676_;
  wire _0677_;
  wire _0678_;
  wire _0679_;
  wire _0680_;
  wire _0681_;
  wire _0682_;
  wire _0683_;
  wire _0684_;
  wire _0685_;
  wire _0686_;
  wire _0687_;
  wire _0688_;
  wire _0689_;
  wire _0690_;
  wire _0691_;
  wire _0692_;
  wire _0693_;
  wire _0694_;
  wire _0695_;
  wire _0696_;
  wire _0697_;
  wire _0698_;
  wire _0699_;
  wire _0700_;
  wire _0701_;
  wire _0702_;
  wire _0703_;
  wire _0704_;
  wire _0705_;
  wire _0706_;
  wire _0707_;
  wire _0708_;
  wire _0709_;
  wire _0710_;
  wire _0711_;
  wire _0712_;
  wire _0713_;
  wire _0714_;
  wire _0715_;
  wire _0716_;
  wire _0717_;
  wire _0718_;
  wire _0719_;
  wire _0720_;
  wire _0721_;
  wire _0722_;
  wire _0723_;
  wire _0724_;
  wire _0725_;
  wire _0726_;
  wire _0727_;
  wire _0728_;
  wire _0729_;
  wire _0730_;
  wire _0731_;
  wire _0732_;
  wire _0733_;
  wire _0734_;
  wire _0735_;
  wire _0736_;
  wire _0737_;
  wire _0738_;
  wire _0739_;
  wire _0740_;
  wire _0741_;
  wire _0742_;
  wire _0743_;
  wire _0744_;
  wire _0745_;
  wire _0746_;
  wire _0747_;
  wire _0748_;
  wire _0749_;
  wire _0750_;
  wire _0751_;
  wire _0752_;
  wire _0753_;
  wire _0754_;
  wire _0755_;
  wire _0756_;
  wire _0757_;
  wire _0758_;
  wire _0759_;
  wire _0760_;
  wire _0761_;
  wire _0762_;
  wire _0763_;
  wire _0764_;
  wire _0765_;
  wire _0766_;
  wire _0767_;
  wire _0768_;
  wire _0769_;
  wire _0770_;
  wire _0771_;
  wire _0772_;
  wire _0773_;
  wire _0774_;
  wire _0775_;
  wire _0776_;
  wire _0777_;
  wire _0778_;
  wire _0779_;
  wire _0780_;
  wire _0781_;
  wire _0782_;
  wire _0783_;
  wire _0784_;
  wire _0785_;
  wire _0786_;
  wire _0787_;
  wire _0788_;
  wire _0789_;
  wire _0790_;
  wire _0791_;
  wire _0792_;
  wire _0793_;
  wire _0794_;
  wire _0795_;
  wire _0796_;
  wire _0797_;
  wire _0798_;
  wire _0799_;
  wire _0800_;
  wire _0801_;
  wire _0802_;
  wire _0803_;
  wire _0804_;
  wire _0805_;
  wire _0806_;
  wire _0807_;
  wire _0808_;
  wire _0809_;
  wire _0810_;
  wire _0811_;
  wire _0812_;
  wire _0813_;
  wire _0814_;
  wire _0815_;
  wire _0816_;
  wire _0817_;
  wire _0818_;
  wire _0819_;
  wire _0820_;
  wire _0821_;
  wire _0822_;
  wire _0823_;
  wire _0824_;
  wire _0825_;
  wire _0826_;
  wire _0827_;
  wire _0828_;
  wire _0829_;
  wire _0830_;
  wire _0831_;
  wire _0832_;
  wire _0833_;
  wire _0834_;
  wire _0835_;
  wire _0836_;
  wire _0837_;
  wire _0838_;
  wire _0839_;
  wire _0840_;
  wire _0841_;
  wire _0842_;
  wire _0843_;
  wire _0844_;
  wire _0845_;
  wire _0846_;
  wire _0847_;
  wire _0848_;
  wire _0849_;
  wire _0850_;
  wire _0851_;
  wire _0852_;
  wire _0853_;
  wire _0854_;
  wire _0855_;
  wire _0856_;
  wire _0857_;
  wire _0858_;
  wire _0859_;
  wire _0860_;
  wire _0861_;
  wire _0862_;
  wire _0863_;
  wire _0864_;
  wire _0865_;
  wire _0866_;
  wire _0867_;
  wire _0868_;
  wire _0869_;
  wire _0870_;
  wire _0871_;
  wire _0872_;
  wire _0873_;
  wire _0874_;
  wire _0875_;
  wire _0876_;
  wire _0877_;
  wire _0878_;
  wire _0879_;
  wire _0880_;
  wire _0881_;
  wire _0882_;
  wire _0883_;
  wire _0884_;
  wire _0885_;
  wire _0886_;
  wire _0887_;
  wire _0888_;
  wire _0889_;
  wire _0890_;
  wire _0891_;
  wire _0892_;
  wire _0893_;
  wire _0894_;
  wire _0895_;
  wire _0896_;
  wire _0897_;
  wire _0898_;
  wire _0899_;
  wire _0900_;
  wire _0901_;
  wire _0902_;
  wire _0903_;
  wire _0904_;
  wire _0905_;
  wire _0906_;
  wire _0907_;
  wire _0908_;
  wire _0909_;
  wire _0910_;
  wire _0911_;
  wire _0912_;
  wire _0913_;
  wire _0914_;
  wire _0915_;
  wire _0916_;
  wire _0917_;
  wire _0918_;
  wire _0919_;
  wire _0920_;
  wire _0921_;
  wire _0922_;
  wire _0923_;
  wire _0924_;
  wire _0925_;
  wire _0926_;
  wire _0927_;
  wire _0928_;
  wire _0929_;
  wire _0930_;
  wire _0931_;
  wire _0932_;
  wire _0933_;
  wire _0934_;
  wire _0935_;
  wire _0936_;
  wire _0937_;
  wire _0938_;
  wire _0939_;
  wire _0940_;
  wire _0941_;
  wire _0942_;
  wire _0943_;
  wire _0944_;
  wire _0945_;
  wire _0946_;
  wire _0947_;
  (* src = "./initial_logic_synth/VC1_fifo_synth.v:8" *)
  input [3:0] Umbral_VC1;
  (* src = "./initial_logic_synth/VC1_fifo_synth.v:12" *)
  output almost_empty_fifo_VC1;
  (* src = "./initial_logic_synth/VC1_fifo_synth.v:11" *)
  output almost_full_fifo_VC1;
  (* src = "./initial_logic_synth/VC1_fifo_synth.v:6" *)
  input clk;
  (* src = "./initial_logic_synth/VC1_fifo_synth.v:21" *)
  wire [4:0] cnt;
  (* src = "./initial_logic_synth/VC1_fifo_synth.v:7" *)
  input [5:0] data_in;
  (* src = "./initial_logic_synth/VC1_fifo_synth.v:14" *)
  output [5:0] data_out_VC1;
  (* src = "./initial_logic_synth/VC1_fifo_synth.v:10" *)
  output empty_fifo_VC1;
  (* src = "./initial_logic_synth/VC1_fifo_synth.v:13" *)
  output error_VC1;
  (* src = "./initial_logic_synth/VC1_fifo_synth.v:9" *)
  output full_fifo_VC1;
  (* src = "./initial_logic_synth/VC1_fifo_synth.v:23" *)
  wire [31:0] i;
  (* src = "./initial_logic_synth/VC1_fifo_synth.v:6" *)
  input init;
  wire [5:0] \mem[0] ;
  wire [5:0] \mem[10] ;
  wire [5:0] \mem[11] ;
  wire [5:0] \mem[12] ;
  wire [5:0] \mem[13] ;
  wire [5:0] \mem[14] ;
  wire [5:0] \mem[15] ;
  wire [5:0] \mem[1] ;
  wire [5:0] \mem[2] ;
  wire [5:0] \mem[3] ;
  wire [5:0] \mem[4] ;
  wire [5:0] \mem[5] ;
  wire [5:0] \mem[6] ;
  wire [5:0] \mem[7] ;
  wire [5:0] \mem[8] ;
  wire [5:0] \mem[9] ;
  (* src = "./initial_logic_synth/VC1_fifo_synth.v:6" *)
  input rd_enable;
  (* src = "./initial_logic_synth/VC1_fifo_synth.v:20" *)
  wire [3:0] rd_ptr;
  (* src = "./initial_logic_synth/VC1_fifo_synth.v:6" *)
  input reset;
  (* src = "./initial_logic_synth/VC1_fifo_synth.v:6" *)
  input wr_enable;
  (* src = "./initial_logic_synth/VC1_fifo_synth.v:19" *)
  wire [3:0] wr_ptr;
  NOT _0948_ (
    .A(cnt[4]),
    .Y(_0274_)
  );
  NOT _0949_ (
    .A(rd_enable),
    .Y(_0275_)
  );
  NOT _0950_ (
    .A(wr_enable),
    .Y(_0276_)
  );
  NOT _0951_ (
    .A(cnt[0]),
    .Y(_0277_)
  );
  NOT _0952_ (
    .A(cnt[2]),
    .Y(_0278_)
  );
  NOT _0953_ (
    .A(cnt[3]),
    .Y(_0279_)
  );
  NOT _0954_ (
    .A(reset),
    .Y(_0280_)
  );
  NOT _0955_ (
    .A(init),
    .Y(_0281_)
  );
  NOT _0956_ (
    .A(rd_ptr[0]),
    .Y(_0282_)
  );
  NOT _0957_ (
    .A(rd_ptr[1]),
    .Y(_0283_)
  );
  NOT _0958_ (
    .A(rd_ptr[2]),
    .Y(_0284_)
  );
  NOT _0959_ (
    .A(rd_ptr[3]),
    .Y(_0285_)
  );
  NOT _0960_ (
    .A(wr_ptr[1]),
    .Y(_0286_)
  );
  NOT _0961_ (
    .A(wr_ptr[3]),
    .Y(_0287_)
  );
  NOT _0962_ (
    .A(data_in[0]),
    .Y(_0288_)
  );
  NOT _0963_ (
    .A(data_in[1]),
    .Y(_0289_)
  );
  NOT _0964_ (
    .A(data_in[2]),
    .Y(_0290_)
  );
  NOT _0965_ (
    .A(data_in[3]),
    .Y(_0291_)
  );
  NOT _0966_ (
    .A(data_in[4]),
    .Y(_0292_)
  );
  NOT _0967_ (
    .A(data_in[5]),
    .Y(_0293_)
  );
  NOT _0968_ (
    .A(\mem[2] [0]),
    .Y(_0294_)
  );
  NOT _0969_ (
    .A(\mem[2] [1]),
    .Y(_0295_)
  );
  NOT _0970_ (
    .A(\mem[2] [2]),
    .Y(_0296_)
  );
  NOT _0971_ (
    .A(\mem[2] [3]),
    .Y(_0297_)
  );
  NOT _0972_ (
    .A(\mem[2] [4]),
    .Y(_0298_)
  );
  NOT _0973_ (
    .A(\mem[2] [5]),
    .Y(_0299_)
  );
  NOT _0974_ (
    .A(\mem[6] [0]),
    .Y(_0300_)
  );
  NOT _0975_ (
    .A(\mem[7] [0]),
    .Y(_0301_)
  );
  NOT _0976_ (
    .A(\mem[6] [1]),
    .Y(_0302_)
  );
  NOT _0977_ (
    .A(\mem[7] [1]),
    .Y(_0303_)
  );
  NOT _0978_ (
    .A(\mem[6] [2]),
    .Y(_0304_)
  );
  NOT _0979_ (
    .A(\mem[7] [2]),
    .Y(_0305_)
  );
  NOT _0980_ (
    .A(\mem[6] [3]),
    .Y(_0306_)
  );
  NOT _0981_ (
    .A(\mem[7] [3]),
    .Y(_0307_)
  );
  NOT _0982_ (
    .A(\mem[6] [4]),
    .Y(_0308_)
  );
  NOT _0983_ (
    .A(\mem[7] [4]),
    .Y(_0309_)
  );
  NOT _0984_ (
    .A(\mem[6] [5]),
    .Y(_0310_)
  );
  NOT _0985_ (
    .A(\mem[7] [5]),
    .Y(_0311_)
  );
  NOT _0986_ (
    .A(\mem[11] [0]),
    .Y(_0312_)
  );
  NOT _0987_ (
    .A(\mem[11] [1]),
    .Y(_0313_)
  );
  NOT _0988_ (
    .A(\mem[10] [2]),
    .Y(_0314_)
  );
  NOT _0989_ (
    .A(\mem[11] [2]),
    .Y(_0315_)
  );
  NOT _0990_ (
    .A(\mem[11] [3]),
    .Y(_0316_)
  );
  NOT _0991_ (
    .A(\mem[11] [5]),
    .Y(_0317_)
  );
  NOT _0992_ (
    .A(\mem[14] [0]),
    .Y(_0318_)
  );
  NOT _0993_ (
    .A(\mem[15] [0]),
    .Y(_0319_)
  );
  NOT _0994_ (
    .A(\mem[14] [1]),
    .Y(_0320_)
  );
  NOT _0995_ (
    .A(\mem[15] [1]),
    .Y(_0321_)
  );
  NOT _0996_ (
    .A(\mem[15] [3]),
    .Y(_0322_)
  );
  NOT _0997_ (
    .A(\mem[15] [4]),
    .Y(_0323_)
  );
  NOT _0998_ (
    .A(\mem[14] [5]),
    .Y(_0324_)
  );
  NOT _0999_ (
    .A(\mem[15] [5]),
    .Y(_0325_)
  );
  NOT _1000_ (
    .A(Umbral_VC1[0]),
    .Y(_0326_)
  );
  NOT _1001_ (
    .A(Umbral_VC1[2]),
    .Y(_0327_)
  );
  NOT _1002_ (
    .A(Umbral_VC1[3]),
    .Y(_0328_)
  );
  NAND _1003_ (
    .A(_0277_),
    .B(_0278_),
    .Y(_0329_)
  );
  NOR _1004_ (
    .A(cnt[1]),
    .B(_0329_),
    .Y(_0330_)
  );
  NAND _1005_ (
    .A(_0279_),
    .B(_0330_),
    .Y(_0331_)
  );
  NOT _1006_ (
    .A(_0331_),
    .Y(_0332_)
  );
  NOR _1007_ (
    .A(_0274_),
    .B(_0331_),
    .Y(full_fifo_VC1)
  );
  NOR _1008_ (
    .A(cnt[4]),
    .B(_0331_),
    .Y(empty_fifo_VC1)
  );
  NOR _1009_ (
    .A(cnt[0]),
    .B(_0326_),
    .Y(_0333_)
  );
  NAND _1010_ (
    .A(cnt[0]),
    .B(_0326_),
    .Y(_0334_)
  );
  NOR _1011_ (
    .A(cnt[4]),
    .B(_0333_),
    .Y(_0335_)
  );
  NAND _1012_ (
    .A(_0334_),
    .B(_0335_),
    .Y(_0336_)
  );
  NAND _1013_ (
    .A(cnt[3]),
    .B(_0328_),
    .Y(_0337_)
  );
  NAND _1014_ (
    .A(_0279_),
    .B(Umbral_VC1[3]),
    .Y(_0338_)
  );
  NAND _1015_ (
    .A(_0337_),
    .B(_0338_),
    .Y(_0339_)
  );
  NOT _1016_ (
    .A(_0339_),
    .Y(_0340_)
  );
  NOR _1017_ (
    .A(_0278_),
    .B(Umbral_VC1[2]),
    .Y(_0341_)
  );
  NOR _1018_ (
    .A(cnt[2]),
    .B(_0327_),
    .Y(_0342_)
  );
  NOR _1019_ (
    .A(_0341_),
    .B(_0342_),
    .Y(_0343_)
  );
  NOR _1020_ (
    .A(cnt[1]),
    .B(Umbral_VC1[1]),
    .Y(_0344_)
  );
  NOT _1021_ (
    .A(_0344_),
    .Y(_0345_)
  );
  NAND _1022_ (
    .A(cnt[1]),
    .B(Umbral_VC1[1]),
    .Y(_0346_)
  );
  NAND _1023_ (
    .A(_0345_),
    .B(_0346_),
    .Y(_0347_)
  );
  NOT _1024_ (
    .A(_0347_),
    .Y(_0348_)
  );
  NOR _1025_ (
    .A(_0339_),
    .B(_0348_),
    .Y(_0349_)
  );
  NAND _1026_ (
    .A(_0343_),
    .B(_0349_),
    .Y(_0350_)
  );
  NOR _1027_ (
    .A(_0336_),
    .B(_0350_),
    .Y(almost_empty_fifo_VC1)
  );
  NOR _1028_ (
    .A(Umbral_VC1[0]),
    .B(Umbral_VC1[1]),
    .Y(_0351_)
  );
  NAND _1029_ (
    .A(_0327_),
    .B(_0351_),
    .Y(_0352_)
  );
  NOT _1030_ (
    .A(_0352_),
    .Y(_0353_)
  );
  NOR _1031_ (
    .A(Umbral_VC1[3]),
    .B(_0352_),
    .Y(_0354_)
  );
  NAND _1032_ (
    .A(cnt[4]),
    .B(_0354_),
    .Y(_0355_)
  );
  NOT _1033_ (
    .A(_0355_),
    .Y(_0356_)
  );
  NOR _1034_ (
    .A(cnt[4]),
    .B(_0354_),
    .Y(_0357_)
  );
  NOR _1035_ (
    .A(_0356_),
    .B(_0357_),
    .Y(_0358_)
  );
  NAND _1036_ (
    .A(Umbral_VC1[0]),
    .B(_0347_),
    .Y(_0359_)
  );
  NAND _1037_ (
    .A(_0339_),
    .B(_0353_),
    .Y(_0360_)
  );
  NOR _1038_ (
    .A(cnt[0]),
    .B(_0347_),
    .Y(_0361_)
  );
  NAND _1039_ (
    .A(_0340_),
    .B(_0352_),
    .Y(_0362_)
  );
  NOR _1040_ (
    .A(_0343_),
    .B(_0351_),
    .Y(_0363_)
  );
  NAND _1041_ (
    .A(_0343_),
    .B(_0351_),
    .Y(_0364_)
  );
  NOT _1042_ (
    .A(_0364_),
    .Y(_0365_)
  );
  NOR _1043_ (
    .A(_0363_),
    .B(_0365_),
    .Y(_0366_)
  );
  NOR _1044_ (
    .A(_0361_),
    .B(_0366_),
    .Y(_0367_)
  );
  NAND _1045_ (
    .A(_0360_),
    .B(_0362_),
    .Y(_0368_)
  );
  NAND _1046_ (
    .A(_0334_),
    .B(_0359_),
    .Y(_0369_)
  );
  NOR _1047_ (
    .A(_0368_),
    .B(_0369_),
    .Y(_0370_)
  );
  NAND _1048_ (
    .A(_0367_),
    .B(_0370_),
    .Y(_0371_)
  );
  NOR _1049_ (
    .A(_0358_),
    .B(_0371_),
    .Y(almost_full_fifo_VC1)
  );
  NOR _1050_ (
    .A(_0280_),
    .B(_0281_),
    .Y(_0372_)
  );
  NAND _1051_ (
    .A(reset),
    .B(init),
    .Y(_0373_)
  );
  NOR _1052_ (
    .A(_0275_),
    .B(wr_enable),
    .Y(_0374_)
  );
  NAND _1053_ (
    .A(rd_enable),
    .B(_0276_),
    .Y(_0375_)
  );
  NOR _1054_ (
    .A(rd_enable),
    .B(_0276_),
    .Y(_0376_)
  );
  NOR _1055_ (
    .A(_0374_),
    .B(_0376_),
    .Y(_0377_)
  );
  NAND _1056_ (
    .A(cnt[0]),
    .B(_0377_),
    .Y(_0378_)
  );
  NOT _1057_ (
    .A(_0378_),
    .Y(_0379_)
  );
  NOR _1058_ (
    .A(cnt[0]),
    .B(_0377_),
    .Y(_0380_)
  );
  NOR _1059_ (
    .A(_0379_),
    .B(_0380_),
    .Y(_0381_)
  );
  NOR _1060_ (
    .A(_0373_),
    .B(_0381_),
    .Y(_0000_[0])
  );
  NAND _1061_ (
    .A(_0277_),
    .B(_0374_),
    .Y(_0382_)
  );
  NAND _1062_ (
    .A(cnt[0]),
    .B(_0376_),
    .Y(_0383_)
  );
  NAND _1063_ (
    .A(_0382_),
    .B(_0383_),
    .Y(_0384_)
  );
  NOR _1064_ (
    .A(cnt[1]),
    .B(_0384_),
    .Y(_0385_)
  );
  NAND _1065_ (
    .A(cnt[1]),
    .B(_0384_),
    .Y(_0386_)
  );
  NAND _1066_ (
    .A(_0372_),
    .B(_0386_),
    .Y(_0387_)
  );
  NOR _1067_ (
    .A(_0385_),
    .B(_0387_),
    .Y(_0000_[1])
  );
  NOR _1068_ (
    .A(cnt[1]),
    .B(_0382_),
    .Y(_0388_)
  );
  NOT _1069_ (
    .A(_0388_),
    .Y(_0389_)
  );
  NOR _1070_ (
    .A(cnt[2]),
    .B(_0389_),
    .Y(_0390_)
  );
  NOR _1071_ (
    .A(_0278_),
    .B(_0388_),
    .Y(_0391_)
  );
  NOR _1072_ (
    .A(_0376_),
    .B(_0391_),
    .Y(_0392_)
  );
  NAND _1073_ (
    .A(cnt[0]),
    .B(cnt[1]),
    .Y(_0393_)
  );
  NAND _1074_ (
    .A(_0278_),
    .B(_0393_),
    .Y(_0394_)
  );
  NOR _1075_ (
    .A(_0278_),
    .B(_0393_),
    .Y(_0395_)
  );
  NAND _1076_ (
    .A(_0376_),
    .B(_0395_),
    .Y(_0396_)
  );
  NOT _1077_ (
    .A(_0396_),
    .Y(_0397_)
  );
  NAND _1078_ (
    .A(_0394_),
    .B(_0396_),
    .Y(_0398_)
  );
  NOR _1079_ (
    .A(_0392_),
    .B(_0398_),
    .Y(_0399_)
  );
  NOR _1080_ (
    .A(_0390_),
    .B(_0399_),
    .Y(_0400_)
  );
  NOR _1081_ (
    .A(_0373_),
    .B(_0400_),
    .Y(_0000_[2])
  );
  NOR _1082_ (
    .A(_0390_),
    .B(_0397_),
    .Y(_0401_)
  );
  NAND _1083_ (
    .A(_0279_),
    .B(_0401_),
    .Y(_0402_)
  );
  NOR _1084_ (
    .A(_0279_),
    .B(_0401_),
    .Y(_0403_)
  );
  NAND _1085_ (
    .A(_0372_),
    .B(_0402_),
    .Y(_0404_)
  );
  NOR _1086_ (
    .A(_0403_),
    .B(_0404_),
    .Y(_0000_[3])
  );
  NOR _1087_ (
    .A(_0274_),
    .B(_0332_),
    .Y(error_VC1)
  );
  NOR _1088_ (
    .A(empty_fifo_VC1),
    .B(error_VC1),
    .Y(_0405_)
  );
  NOR _1089_ (
    .A(_0375_),
    .B(_0405_),
    .Y(_0406_)
  );
  NOR _1090_ (
    .A(_0279_),
    .B(_0396_),
    .Y(_0407_)
  );
  NAND _1091_ (
    .A(cnt[3]),
    .B(_0397_),
    .Y(_0408_)
  );
  NAND _1092_ (
    .A(cnt[4]),
    .B(_0407_),
    .Y(_0409_)
  );
  NAND _1093_ (
    .A(cnt[4]),
    .B(_0375_),
    .Y(_0410_)
  );
  NAND _1094_ (
    .A(_0408_),
    .B(_0410_),
    .Y(_0411_)
  );
  NAND _1095_ (
    .A(_0409_),
    .B(_0411_),
    .Y(_0412_)
  );
  NOT _1096_ (
    .A(_0412_),
    .Y(_0413_)
  );
  NOR _1097_ (
    .A(_0406_),
    .B(_0413_),
    .Y(_0414_)
  );
  NOR _1098_ (
    .A(_0373_),
    .B(_0414_),
    .Y(_0000_[4])
  );
  NAND _1099_ (
    .A(rd_enable),
    .B(_0372_),
    .Y(_0415_)
  );
  NAND _1100_ (
    .A(rd_ptr[0]),
    .B(\mem[5] [0]),
    .Y(_0416_)
  );
  NAND _1101_ (
    .A(_0282_),
    .B(\mem[4] [0]),
    .Y(_0417_)
  );
  NAND _1102_ (
    .A(_0416_),
    .B(_0417_),
    .Y(_0418_)
  );
  NAND _1103_ (
    .A(_0283_),
    .B(_0418_),
    .Y(_0419_)
  );
  NOR _1104_ (
    .A(rd_ptr[0]),
    .B(_0283_),
    .Y(_0420_)
  );
  NAND _1105_ (
    .A(_0282_),
    .B(rd_ptr[1]),
    .Y(_0421_)
  );
  NOR _1106_ (
    .A(_0300_),
    .B(_0421_),
    .Y(_0422_)
  );
  NOR _1107_ (
    .A(_0282_),
    .B(_0283_),
    .Y(_0423_)
  );
  NAND _1108_ (
    .A(rd_ptr[0]),
    .B(rd_ptr[1]),
    .Y(_0424_)
  );
  NOR _1109_ (
    .A(_0301_),
    .B(_0424_),
    .Y(_0425_)
  );
  NOR _1110_ (
    .A(_0422_),
    .B(_0425_),
    .Y(_0426_)
  );
  NAND _1111_ (
    .A(_0419_),
    .B(_0426_),
    .Y(_0427_)
  );
  NOR _1112_ (
    .A(_0284_),
    .B(_0427_),
    .Y(_0428_)
  );
  NAND _1113_ (
    .A(rd_ptr[0]),
    .B(\mem[1] [0]),
    .Y(_0429_)
  );
  NAND _1114_ (
    .A(_0282_),
    .B(\mem[0] [0]),
    .Y(_0430_)
  );
  NAND _1115_ (
    .A(_0429_),
    .B(_0430_),
    .Y(_0431_)
  );
  NAND _1116_ (
    .A(_0283_),
    .B(_0431_),
    .Y(_0432_)
  );
  NOR _1117_ (
    .A(_0294_),
    .B(_0421_),
    .Y(_0433_)
  );
  NAND _1118_ (
    .A(\mem[3] [0]),
    .B(_0423_),
    .Y(_0434_)
  );
  NAND _1119_ (
    .A(_0284_),
    .B(_0434_),
    .Y(_0435_)
  );
  NOR _1120_ (
    .A(_0433_),
    .B(_0435_),
    .Y(_0436_)
  );
  NAND _1121_ (
    .A(_0432_),
    .B(_0436_),
    .Y(_0437_)
  );
  NAND _1122_ (
    .A(_0285_),
    .B(_0437_),
    .Y(_0438_)
  );
  NOR _1123_ (
    .A(_0428_),
    .B(_0438_),
    .Y(_0439_)
  );
  NOR _1124_ (
    .A(rd_ptr[0]),
    .B(\mem[8] [0]),
    .Y(_0440_)
  );
  NOR _1125_ (
    .A(_0282_),
    .B(\mem[9] [0]),
    .Y(_0441_)
  );
  NOR _1126_ (
    .A(_0440_),
    .B(_0441_),
    .Y(_0442_)
  );
  NAND _1127_ (
    .A(_0283_),
    .B(_0442_),
    .Y(_0443_)
  );
  NOR _1128_ (
    .A(_0312_),
    .B(_0424_),
    .Y(_0444_)
  );
  NAND _1129_ (
    .A(\mem[10] [0]),
    .B(_0420_),
    .Y(_0445_)
  );
  NAND _1130_ (
    .A(_0284_),
    .B(_0445_),
    .Y(_0446_)
  );
  NOR _1131_ (
    .A(_0444_),
    .B(_0446_),
    .Y(_0447_)
  );
  NAND _1132_ (
    .A(_0443_),
    .B(_0447_),
    .Y(_0448_)
  );
  NOR _1133_ (
    .A(rd_ptr[0]),
    .B(\mem[12] [0]),
    .Y(_0449_)
  );
  NOR _1134_ (
    .A(_0282_),
    .B(\mem[13] [0]),
    .Y(_0450_)
  );
  NOR _1135_ (
    .A(_0449_),
    .B(_0450_),
    .Y(_0451_)
  );
  NAND _1136_ (
    .A(_0283_),
    .B(_0451_),
    .Y(_0452_)
  );
  NOR _1137_ (
    .A(_0318_),
    .B(_0421_),
    .Y(_0453_)
  );
  NOR _1138_ (
    .A(_0319_),
    .B(_0424_),
    .Y(_0454_)
  );
  NOR _1139_ (
    .A(_0453_),
    .B(_0454_),
    .Y(_0455_)
  );
  NAND _1140_ (
    .A(_0452_),
    .B(_0455_),
    .Y(_0456_)
  );
  NOR _1141_ (
    .A(_0284_),
    .B(_0456_),
    .Y(_0457_)
  );
  NAND _1142_ (
    .A(rd_ptr[3]),
    .B(_0448_),
    .Y(_0458_)
  );
  NOR _1143_ (
    .A(_0457_),
    .B(_0458_),
    .Y(_0459_)
  );
  NOR _1144_ (
    .A(_0439_),
    .B(_0459_),
    .Y(_0460_)
  );
  NOR _1145_ (
    .A(_0415_),
    .B(_0460_),
    .Y(_0001_[0])
  );
  NAND _1146_ (
    .A(rd_ptr[0]),
    .B(\mem[5] [1]),
    .Y(_0461_)
  );
  NAND _1147_ (
    .A(_0282_),
    .B(\mem[4] [1]),
    .Y(_0462_)
  );
  NAND _1148_ (
    .A(_0461_),
    .B(_0462_),
    .Y(_0463_)
  );
  NAND _1149_ (
    .A(_0283_),
    .B(_0463_),
    .Y(_0464_)
  );
  NOR _1150_ (
    .A(_0303_),
    .B(_0424_),
    .Y(_0465_)
  );
  NOR _1151_ (
    .A(_0302_),
    .B(_0421_),
    .Y(_0466_)
  );
  NOR _1152_ (
    .A(_0465_),
    .B(_0466_),
    .Y(_0467_)
  );
  NAND _1153_ (
    .A(_0464_),
    .B(_0467_),
    .Y(_0468_)
  );
  NOR _1154_ (
    .A(_0284_),
    .B(_0468_),
    .Y(_0469_)
  );
  NAND _1155_ (
    .A(rd_ptr[0]),
    .B(\mem[1] [1]),
    .Y(_0470_)
  );
  NAND _1156_ (
    .A(_0282_),
    .B(\mem[0] [1]),
    .Y(_0471_)
  );
  NAND _1157_ (
    .A(_0470_),
    .B(_0471_),
    .Y(_0472_)
  );
  NAND _1158_ (
    .A(_0283_),
    .B(_0472_),
    .Y(_0473_)
  );
  NOR _1159_ (
    .A(_0295_),
    .B(_0421_),
    .Y(_0474_)
  );
  NAND _1160_ (
    .A(\mem[3] [1]),
    .B(_0423_),
    .Y(_0475_)
  );
  NAND _1161_ (
    .A(_0284_),
    .B(_0475_),
    .Y(_0476_)
  );
  NOR _1162_ (
    .A(_0474_),
    .B(_0476_),
    .Y(_0477_)
  );
  NAND _1163_ (
    .A(_0473_),
    .B(_0477_),
    .Y(_0478_)
  );
  NAND _1164_ (
    .A(_0285_),
    .B(_0478_),
    .Y(_0479_)
  );
  NOR _1165_ (
    .A(_0469_),
    .B(_0479_),
    .Y(_0480_)
  );
  NOR _1166_ (
    .A(rd_ptr[0]),
    .B(\mem[8] [1]),
    .Y(_0481_)
  );
  NOR _1167_ (
    .A(_0282_),
    .B(\mem[9] [1]),
    .Y(_0482_)
  );
  NOR _1168_ (
    .A(_0481_),
    .B(_0482_),
    .Y(_0483_)
  );
  NAND _1169_ (
    .A(_0283_),
    .B(_0483_),
    .Y(_0484_)
  );
  NOR _1170_ (
    .A(_0313_),
    .B(_0424_),
    .Y(_0485_)
  );
  NAND _1171_ (
    .A(\mem[10] [1]),
    .B(_0420_),
    .Y(_0486_)
  );
  NAND _1172_ (
    .A(_0284_),
    .B(_0486_),
    .Y(_0487_)
  );
  NOR _1173_ (
    .A(_0485_),
    .B(_0487_),
    .Y(_0488_)
  );
  NAND _1174_ (
    .A(_0484_),
    .B(_0488_),
    .Y(_0489_)
  );
  NOR _1175_ (
    .A(rd_ptr[0]),
    .B(\mem[12] [1]),
    .Y(_0490_)
  );
  NOR _1176_ (
    .A(_0282_),
    .B(\mem[13] [1]),
    .Y(_0491_)
  );
  NOR _1177_ (
    .A(_0490_),
    .B(_0491_),
    .Y(_0492_)
  );
  NAND _1178_ (
    .A(_0283_),
    .B(_0492_),
    .Y(_0493_)
  );
  NOR _1179_ (
    .A(_0321_),
    .B(_0424_),
    .Y(_0494_)
  );
  NOR _1180_ (
    .A(_0320_),
    .B(_0421_),
    .Y(_0495_)
  );
  NOR _1181_ (
    .A(_0284_),
    .B(_0494_),
    .Y(_0496_)
  );
  NAND _1182_ (
    .A(_0493_),
    .B(_0496_),
    .Y(_0497_)
  );
  NOR _1183_ (
    .A(_0495_),
    .B(_0497_),
    .Y(_0498_)
  );
  NAND _1184_ (
    .A(rd_ptr[3]),
    .B(_0489_),
    .Y(_0499_)
  );
  NOR _1185_ (
    .A(_0498_),
    .B(_0499_),
    .Y(_0500_)
  );
  NOR _1186_ (
    .A(_0480_),
    .B(_0500_),
    .Y(_0501_)
  );
  NOR _1187_ (
    .A(_0415_),
    .B(_0501_),
    .Y(_0001_[1])
  );
  NAND _1188_ (
    .A(rd_ptr[0]),
    .B(\mem[5] [2]),
    .Y(_0502_)
  );
  NAND _1189_ (
    .A(_0282_),
    .B(\mem[4] [2]),
    .Y(_0503_)
  );
  NAND _1190_ (
    .A(_0502_),
    .B(_0503_),
    .Y(_0504_)
  );
  NAND _1191_ (
    .A(_0283_),
    .B(_0504_),
    .Y(_0505_)
  );
  NOR _1192_ (
    .A(_0305_),
    .B(_0424_),
    .Y(_0506_)
  );
  NOR _1193_ (
    .A(_0304_),
    .B(_0421_),
    .Y(_0507_)
  );
  NOR _1194_ (
    .A(_0284_),
    .B(_0506_),
    .Y(_0508_)
  );
  NAND _1195_ (
    .A(_0505_),
    .B(_0508_),
    .Y(_0509_)
  );
  NOR _1196_ (
    .A(_0507_),
    .B(_0509_),
    .Y(_0510_)
  );
  NAND _1197_ (
    .A(rd_ptr[0]),
    .B(\mem[1] [2]),
    .Y(_0511_)
  );
  NAND _1198_ (
    .A(_0282_),
    .B(\mem[0] [2]),
    .Y(_0512_)
  );
  NAND _1199_ (
    .A(_0511_),
    .B(_0512_),
    .Y(_0513_)
  );
  NAND _1200_ (
    .A(_0283_),
    .B(_0513_),
    .Y(_0514_)
  );
  NOR _1201_ (
    .A(_0296_),
    .B(_0421_),
    .Y(_0515_)
  );
  NAND _1202_ (
    .A(\mem[3] [2]),
    .B(_0423_),
    .Y(_0516_)
  );
  NAND _1203_ (
    .A(_0284_),
    .B(_0516_),
    .Y(_0517_)
  );
  NOR _1204_ (
    .A(_0515_),
    .B(_0517_),
    .Y(_0518_)
  );
  NAND _1205_ (
    .A(_0514_),
    .B(_0518_),
    .Y(_0519_)
  );
  NAND _1206_ (
    .A(_0285_),
    .B(_0519_),
    .Y(_0520_)
  );
  NOR _1207_ (
    .A(_0510_),
    .B(_0520_),
    .Y(_0521_)
  );
  NOR _1208_ (
    .A(rd_ptr[0]),
    .B(\mem[12] [2]),
    .Y(_0522_)
  );
  NOR _1209_ (
    .A(_0282_),
    .B(\mem[13] [2]),
    .Y(_0523_)
  );
  NOR _1210_ (
    .A(_0522_),
    .B(_0523_),
    .Y(_0524_)
  );
  NAND _1211_ (
    .A(_0283_),
    .B(_0524_),
    .Y(_0525_)
  );
  NAND _1212_ (
    .A(\mem[15] [2]),
    .B(_0423_),
    .Y(_0526_)
  );
  NAND _1213_ (
    .A(\mem[14] [2]),
    .B(_0420_),
    .Y(_0527_)
  );
  NAND _1214_ (
    .A(_0526_),
    .B(_0527_),
    .Y(_0528_)
  );
  NOR _1215_ (
    .A(_0284_),
    .B(_0528_),
    .Y(_0529_)
  );
  NAND _1216_ (
    .A(_0525_),
    .B(_0529_),
    .Y(_0530_)
  );
  NOR _1217_ (
    .A(rd_ptr[0]),
    .B(\mem[8] [2]),
    .Y(_0531_)
  );
  NOR _1218_ (
    .A(_0282_),
    .B(\mem[9] [2]),
    .Y(_0532_)
  );
  NOR _1219_ (
    .A(_0531_),
    .B(_0532_),
    .Y(_0533_)
  );
  NAND _1220_ (
    .A(_0283_),
    .B(_0533_),
    .Y(_0534_)
  );
  NOR _1221_ (
    .A(_0314_),
    .B(_0421_),
    .Y(_0535_)
  );
  NOR _1222_ (
    .A(_0315_),
    .B(_0424_),
    .Y(_0536_)
  );
  NOR _1223_ (
    .A(rd_ptr[2]),
    .B(_0535_),
    .Y(_0537_)
  );
  NAND _1224_ (
    .A(_0534_),
    .B(_0537_),
    .Y(_0538_)
  );
  NOR _1225_ (
    .A(_0536_),
    .B(_0538_),
    .Y(_0539_)
  );
  NAND _1226_ (
    .A(rd_ptr[3]),
    .B(_0530_),
    .Y(_0540_)
  );
  NOR _1227_ (
    .A(_0539_),
    .B(_0540_),
    .Y(_0541_)
  );
  NOR _1228_ (
    .A(_0521_),
    .B(_0541_),
    .Y(_0542_)
  );
  NOR _1229_ (
    .A(_0415_),
    .B(_0542_),
    .Y(_0001_[2])
  );
  NAND _1230_ (
    .A(rd_ptr[0]),
    .B(\mem[1] [3]),
    .Y(_0543_)
  );
  NAND _1231_ (
    .A(_0282_),
    .B(\mem[0] [3]),
    .Y(_0544_)
  );
  NAND _1232_ (
    .A(_0543_),
    .B(_0544_),
    .Y(_0545_)
  );
  NAND _1233_ (
    .A(_0283_),
    .B(_0545_),
    .Y(_0546_)
  );
  NOR _1234_ (
    .A(_0297_),
    .B(_0421_),
    .Y(_0547_)
  );
  NAND _1235_ (
    .A(\mem[3] [3]),
    .B(_0423_),
    .Y(_0548_)
  );
  NAND _1236_ (
    .A(_0284_),
    .B(_0548_),
    .Y(_0549_)
  );
  NOR _1237_ (
    .A(_0547_),
    .B(_0549_),
    .Y(_0550_)
  );
  NAND _1238_ (
    .A(_0546_),
    .B(_0550_),
    .Y(_0551_)
  );
  NAND _1239_ (
    .A(rd_ptr[0]),
    .B(\mem[5] [3]),
    .Y(_0552_)
  );
  NAND _1240_ (
    .A(_0282_),
    .B(\mem[4] [3]),
    .Y(_0553_)
  );
  NAND _1241_ (
    .A(_0552_),
    .B(_0553_),
    .Y(_0554_)
  );
  NAND _1242_ (
    .A(_0283_),
    .B(_0554_),
    .Y(_0555_)
  );
  NOR _1243_ (
    .A(_0306_),
    .B(_0421_),
    .Y(_0556_)
  );
  NOR _1244_ (
    .A(_0307_),
    .B(_0424_),
    .Y(_0557_)
  );
  NOR _1245_ (
    .A(_0284_),
    .B(_0557_),
    .Y(_0558_)
  );
  NAND _1246_ (
    .A(_0555_),
    .B(_0558_),
    .Y(_0559_)
  );
  NOR _1247_ (
    .A(_0556_),
    .B(_0559_),
    .Y(_0560_)
  );
  NAND _1248_ (
    .A(_0285_),
    .B(_0551_),
    .Y(_0561_)
  );
  NOR _1249_ (
    .A(_0560_),
    .B(_0561_),
    .Y(_0562_)
  );
  NOR _1250_ (
    .A(rd_ptr[0]),
    .B(\mem[12] [3]),
    .Y(_0563_)
  );
  NOR _1251_ (
    .A(_0282_),
    .B(\mem[13] [3]),
    .Y(_0564_)
  );
  NOR _1252_ (
    .A(_0563_),
    .B(_0564_),
    .Y(_0565_)
  );
  NAND _1253_ (
    .A(_0283_),
    .B(_0565_),
    .Y(_0566_)
  );
  NOR _1254_ (
    .A(_0322_),
    .B(_0424_),
    .Y(_0567_)
  );
  NAND _1255_ (
    .A(\mem[14] [3]),
    .B(_0420_),
    .Y(_0568_)
  );
  NAND _1256_ (
    .A(rd_ptr[2]),
    .B(_0568_),
    .Y(_0569_)
  );
  NOR _1257_ (
    .A(_0567_),
    .B(_0569_),
    .Y(_0570_)
  );
  NAND _1258_ (
    .A(_0566_),
    .B(_0570_),
    .Y(_0571_)
  );
  NOR _1259_ (
    .A(rd_ptr[0]),
    .B(\mem[8] [3]),
    .Y(_0572_)
  );
  NOR _1260_ (
    .A(_0282_),
    .B(\mem[9] [3]),
    .Y(_0573_)
  );
  NOR _1261_ (
    .A(_0572_),
    .B(_0573_),
    .Y(_0574_)
  );
  NAND _1262_ (
    .A(_0283_),
    .B(_0574_),
    .Y(_0575_)
  );
  NOR _1263_ (
    .A(_0316_),
    .B(_0424_),
    .Y(_0576_)
  );
  NAND _1264_ (
    .A(\mem[10] [3]),
    .B(_0420_),
    .Y(_0577_)
  );
  NOT _1265_ (
    .A(_0577_),
    .Y(_0578_)
  );
  NOR _1266_ (
    .A(rd_ptr[2]),
    .B(_0578_),
    .Y(_0579_)
  );
  NAND _1267_ (
    .A(_0575_),
    .B(_0579_),
    .Y(_0580_)
  );
  NOR _1268_ (
    .A(_0576_),
    .B(_0580_),
    .Y(_0581_)
  );
  NAND _1269_ (
    .A(rd_ptr[3]),
    .B(_0571_),
    .Y(_0582_)
  );
  NOR _1270_ (
    .A(_0581_),
    .B(_0582_),
    .Y(_0583_)
  );
  NOR _1271_ (
    .A(_0562_),
    .B(_0583_),
    .Y(_0584_)
  );
  NOR _1272_ (
    .A(_0415_),
    .B(_0584_),
    .Y(_0001_[3])
  );
  NAND _1273_ (
    .A(rd_ptr[0]),
    .B(\mem[5] [4]),
    .Y(_0585_)
  );
  NAND _1274_ (
    .A(_0282_),
    .B(\mem[4] [4]),
    .Y(_0586_)
  );
  NAND _1275_ (
    .A(_0585_),
    .B(_0586_),
    .Y(_0587_)
  );
  NAND _1276_ (
    .A(_0283_),
    .B(_0587_),
    .Y(_0588_)
  );
  NOR _1277_ (
    .A(_0309_),
    .B(_0424_),
    .Y(_0589_)
  );
  NOR _1278_ (
    .A(_0308_),
    .B(_0421_),
    .Y(_0590_)
  );
  NOR _1279_ (
    .A(_0589_),
    .B(_0590_),
    .Y(_0591_)
  );
  NAND _1280_ (
    .A(_0588_),
    .B(_0591_),
    .Y(_0592_)
  );
  NOR _1281_ (
    .A(_0284_),
    .B(_0592_),
    .Y(_0593_)
  );
  NAND _1282_ (
    .A(rd_ptr[0]),
    .B(\mem[1] [4]),
    .Y(_0594_)
  );
  NAND _1283_ (
    .A(_0282_),
    .B(\mem[0] [4]),
    .Y(_0595_)
  );
  NAND _1284_ (
    .A(_0594_),
    .B(_0595_),
    .Y(_0596_)
  );
  NAND _1285_ (
    .A(_0283_),
    .B(_0596_),
    .Y(_0597_)
  );
  NOR _1286_ (
    .A(_0298_),
    .B(_0421_),
    .Y(_0598_)
  );
  NAND _1287_ (
    .A(\mem[3] [4]),
    .B(_0423_),
    .Y(_0599_)
  );
  NAND _1288_ (
    .A(_0284_),
    .B(_0599_),
    .Y(_0600_)
  );
  NOR _1289_ (
    .A(_0598_),
    .B(_0600_),
    .Y(_0601_)
  );
  NAND _1290_ (
    .A(_0597_),
    .B(_0601_),
    .Y(_0602_)
  );
  NAND _1291_ (
    .A(_0285_),
    .B(_0602_),
    .Y(_0603_)
  );
  NOR _1292_ (
    .A(_0593_),
    .B(_0603_),
    .Y(_0604_)
  );
  NOR _1293_ (
    .A(rd_ptr[0]),
    .B(\mem[12] [4]),
    .Y(_0605_)
  );
  NOR _1294_ (
    .A(_0282_),
    .B(\mem[13] [4]),
    .Y(_0606_)
  );
  NOR _1295_ (
    .A(_0605_),
    .B(_0606_),
    .Y(_0607_)
  );
  NAND _1296_ (
    .A(_0283_),
    .B(_0607_),
    .Y(_0608_)
  );
  NOR _1297_ (
    .A(_0323_),
    .B(_0424_),
    .Y(_0609_)
  );
  NAND _1298_ (
    .A(\mem[14] [4]),
    .B(_0420_),
    .Y(_0610_)
  );
  NAND _1299_ (
    .A(rd_ptr[2]),
    .B(_0610_),
    .Y(_0611_)
  );
  NOR _1300_ (
    .A(_0609_),
    .B(_0611_),
    .Y(_0612_)
  );
  NAND _1301_ (
    .A(_0608_),
    .B(_0612_),
    .Y(_0613_)
  );
  NOR _1302_ (
    .A(rd_ptr[0]),
    .B(\mem[8] [4]),
    .Y(_0614_)
  );
  NOR _1303_ (
    .A(_0282_),
    .B(\mem[9] [4]),
    .Y(_0615_)
  );
  NOR _1304_ (
    .A(_0614_),
    .B(_0615_),
    .Y(_0616_)
  );
  NAND _1305_ (
    .A(_0283_),
    .B(_0616_),
    .Y(_0617_)
  );
  NAND _1306_ (
    .A(\mem[11] [4]),
    .B(_0423_),
    .Y(_0618_)
  );
  NAND _1307_ (
    .A(\mem[10] [4]),
    .B(_0420_),
    .Y(_0619_)
  );
  NAND _1308_ (
    .A(_0618_),
    .B(_0619_),
    .Y(_0620_)
  );
  NOT _1309_ (
    .A(_0620_),
    .Y(_0621_)
  );
  NAND _1310_ (
    .A(_0617_),
    .B(_0621_),
    .Y(_0622_)
  );
  NOR _1311_ (
    .A(rd_ptr[2]),
    .B(_0622_),
    .Y(_0623_)
  );
  NAND _1312_ (
    .A(rd_ptr[3]),
    .B(_0613_),
    .Y(_0624_)
  );
  NOR _1313_ (
    .A(_0623_),
    .B(_0624_),
    .Y(_0625_)
  );
  NOR _1314_ (
    .A(_0604_),
    .B(_0625_),
    .Y(_0626_)
  );
  NOR _1315_ (
    .A(_0415_),
    .B(_0626_),
    .Y(_0001_[4])
  );
  NAND _1316_ (
    .A(rd_ptr[0]),
    .B(\mem[1] [5]),
    .Y(_0627_)
  );
  NAND _1317_ (
    .A(_0282_),
    .B(\mem[0] [5]),
    .Y(_0628_)
  );
  NAND _1318_ (
    .A(_0627_),
    .B(_0628_),
    .Y(_0629_)
  );
  NAND _1319_ (
    .A(_0283_),
    .B(_0629_),
    .Y(_0630_)
  );
  NAND _1320_ (
    .A(\mem[3] [5]),
    .B(_0423_),
    .Y(_0631_)
  );
  NOR _1321_ (
    .A(_0299_),
    .B(_0421_),
    .Y(_0632_)
  );
  NAND _1322_ (
    .A(_0284_),
    .B(_0631_),
    .Y(_0633_)
  );
  NOR _1323_ (
    .A(_0632_),
    .B(_0633_),
    .Y(_0634_)
  );
  NAND _1324_ (
    .A(_0630_),
    .B(_0634_),
    .Y(_0635_)
  );
  NAND _1325_ (
    .A(rd_ptr[0]),
    .B(\mem[5] [5]),
    .Y(_0636_)
  );
  NAND _1326_ (
    .A(_0282_),
    .B(\mem[4] [5]),
    .Y(_0637_)
  );
  NAND _1327_ (
    .A(_0636_),
    .B(_0637_),
    .Y(_0638_)
  );
  NAND _1328_ (
    .A(_0283_),
    .B(_0638_),
    .Y(_0639_)
  );
  NOR _1329_ (
    .A(_0311_),
    .B(_0424_),
    .Y(_0640_)
  );
  NOR _1330_ (
    .A(_0310_),
    .B(_0421_),
    .Y(_0641_)
  );
  NOR _1331_ (
    .A(_0284_),
    .B(_0641_),
    .Y(_0642_)
  );
  NAND _1332_ (
    .A(_0639_),
    .B(_0642_),
    .Y(_0643_)
  );
  NOR _1333_ (
    .A(_0640_),
    .B(_0643_),
    .Y(_0644_)
  );
  NAND _1334_ (
    .A(_0285_),
    .B(_0635_),
    .Y(_0645_)
  );
  NOR _1335_ (
    .A(_0644_),
    .B(_0645_),
    .Y(_0646_)
  );
  NOR _1336_ (
    .A(rd_ptr[0]),
    .B(\mem[8] [5]),
    .Y(_0647_)
  );
  NOR _1337_ (
    .A(_0282_),
    .B(\mem[9] [5]),
    .Y(_0648_)
  );
  NOR _1338_ (
    .A(_0647_),
    .B(_0648_),
    .Y(_0649_)
  );
  NAND _1339_ (
    .A(_0283_),
    .B(_0649_),
    .Y(_0650_)
  );
  NOR _1340_ (
    .A(_0317_),
    .B(_0424_),
    .Y(_0651_)
  );
  NAND _1341_ (
    .A(\mem[10] [5]),
    .B(_0420_),
    .Y(_0652_)
  );
  NAND _1342_ (
    .A(_0284_),
    .B(_0652_),
    .Y(_0653_)
  );
  NOR _1343_ (
    .A(_0651_),
    .B(_0653_),
    .Y(_0654_)
  );
  NAND _1344_ (
    .A(_0650_),
    .B(_0654_),
    .Y(_0655_)
  );
  NOR _1345_ (
    .A(rd_ptr[0]),
    .B(\mem[12] [5]),
    .Y(_0656_)
  );
  NOR _1346_ (
    .A(_0282_),
    .B(\mem[13] [5]),
    .Y(_0657_)
  );
  NOR _1347_ (
    .A(_0656_),
    .B(_0657_),
    .Y(_0658_)
  );
  NAND _1348_ (
    .A(_0283_),
    .B(_0658_),
    .Y(_0659_)
  );
  NOR _1349_ (
    .A(_0324_),
    .B(_0421_),
    .Y(_0660_)
  );
  NOR _1350_ (
    .A(_0325_),
    .B(_0424_),
    .Y(_0661_)
  );
  NOR _1351_ (
    .A(_0284_),
    .B(_0660_),
    .Y(_0662_)
  );
  NAND _1352_ (
    .A(_0659_),
    .B(_0662_),
    .Y(_0663_)
  );
  NOR _1353_ (
    .A(_0661_),
    .B(_0663_),
    .Y(_0664_)
  );
  NAND _1354_ (
    .A(rd_ptr[3]),
    .B(_0655_),
    .Y(_0665_)
  );
  NOR _1355_ (
    .A(_0664_),
    .B(_0665_),
    .Y(_0666_)
  );
  NOR _1356_ (
    .A(_0646_),
    .B(_0666_),
    .Y(_0667_)
  );
  NOR _1357_ (
    .A(_0415_),
    .B(_0667_),
    .Y(_0001_[5])
  );
  NAND _1358_ (
    .A(rd_enable),
    .B(rd_ptr[0]),
    .Y(_0668_)
  );
  NOR _1359_ (
    .A(rd_enable),
    .B(rd_ptr[0]),
    .Y(_0669_)
  );
  NOR _1360_ (
    .A(_0373_),
    .B(_0669_),
    .Y(_0670_)
  );
  NAND _1361_ (
    .A(_0668_),
    .B(_0670_),
    .Y(_0671_)
  );
  NOT _1362_ (
    .A(_0671_),
    .Y(_0002_[0])
  );
  NAND _1363_ (
    .A(rd_enable),
    .B(_0423_),
    .Y(_0672_)
  );
  NOT _1364_ (
    .A(_0672_),
    .Y(_0673_)
  );
  NAND _1365_ (
    .A(_0283_),
    .B(_0668_),
    .Y(_0674_)
  );
  NAND _1366_ (
    .A(_0672_),
    .B(_0674_),
    .Y(_0675_)
  );
  NOR _1367_ (
    .A(_0373_),
    .B(_0675_),
    .Y(_0002_[1])
  );
  NAND _1368_ (
    .A(rd_ptr[2]),
    .B(_0673_),
    .Y(_0676_)
  );
  NAND _1369_ (
    .A(_0284_),
    .B(_0672_),
    .Y(_0677_)
  );
  NAND _1370_ (
    .A(_0676_),
    .B(_0677_),
    .Y(_0678_)
  );
  NOR _1371_ (
    .A(_0373_),
    .B(_0678_),
    .Y(_0002_[2])
  );
  NOR _1372_ (
    .A(_0285_),
    .B(_0676_),
    .Y(_0679_)
  );
  NAND _1373_ (
    .A(_0285_),
    .B(_0676_),
    .Y(_0680_)
  );
  NAND _1374_ (
    .A(_0372_),
    .B(_0680_),
    .Y(_0681_)
  );
  NOR _1375_ (
    .A(_0679_),
    .B(_0681_),
    .Y(_0002_[3])
  );
  NAND _1376_ (
    .A(wr_enable),
    .B(wr_ptr[0]),
    .Y(_0682_)
  );
  NOR _1377_ (
    .A(wr_enable),
    .B(wr_ptr[0]),
    .Y(_0683_)
  );
  NOR _1378_ (
    .A(_0373_),
    .B(_0683_),
    .Y(_0684_)
  );
  NAND _1379_ (
    .A(_0682_),
    .B(_0684_),
    .Y(_0685_)
  );
  NOT _1380_ (
    .A(_0685_),
    .Y(_0003_[0])
  );
  NOR _1381_ (
    .A(_0286_),
    .B(_0682_),
    .Y(_0686_)
  );
  NAND _1382_ (
    .A(_0286_),
    .B(_0682_),
    .Y(_0687_)
  );
  NAND _1383_ (
    .A(_0372_),
    .B(_0687_),
    .Y(_0688_)
  );
  NOR _1384_ (
    .A(_0686_),
    .B(_0688_),
    .Y(_0003_[1])
  );
  NAND _1385_ (
    .A(wr_ptr[2]),
    .B(_0686_),
    .Y(_0689_)
  );
  NOR _1386_ (
    .A(wr_ptr[2]),
    .B(_0686_),
    .Y(_0690_)
  );
  NOR _1387_ (
    .A(_0373_),
    .B(_0690_),
    .Y(_0691_)
  );
  NAND _1388_ (
    .A(_0689_),
    .B(_0691_),
    .Y(_0692_)
  );
  NOT _1389_ (
    .A(_0692_),
    .Y(_0003_[2])
  );
  NOR _1390_ (
    .A(_0287_),
    .B(_0689_),
    .Y(_0693_)
  );
  NAND _1391_ (
    .A(_0287_),
    .B(_0689_),
    .Y(_0694_)
  );
  NAND _1392_ (
    .A(_0372_),
    .B(_0694_),
    .Y(_0695_)
  );
  NOR _1393_ (
    .A(_0693_),
    .B(_0695_),
    .Y(_0003_[3])
  );
  NOR _1394_ (
    .A(_0276_),
    .B(_0373_),
    .Y(_0696_)
  );
  NAND _1395_ (
    .A(wr_enable),
    .B(_0372_),
    .Y(_0697_)
  );
  NAND _1396_ (
    .A(wr_ptr[2]),
    .B(_0696_),
    .Y(_0698_)
  );
  NOT _1397_ (
    .A(_0698_),
    .Y(_0699_)
  );
  NAND _1398_ (
    .A(wr_ptr[3]),
    .B(_0696_),
    .Y(_0700_)
  );
  NAND _1399_ (
    .A(reset),
    .B(_0700_),
    .Y(_0701_)
  );
  NAND _1400_ (
    .A(reset),
    .B(_0698_),
    .Y(_0702_)
  );
  NOR _1401_ (
    .A(_0699_),
    .B(_0701_),
    .Y(_0703_)
  );
  NOT _1402_ (
    .A(_0703_),
    .Y(_0704_)
  );
  NAND _1403_ (
    .A(wr_ptr[1]),
    .B(_0696_),
    .Y(_0705_)
  );
  NAND _1404_ (
    .A(reset),
    .B(_0705_),
    .Y(_0706_)
  );
  NOR _1405_ (
    .A(wr_ptr[0]),
    .B(_0697_),
    .Y(_0707_)
  );
  NAND _1406_ (
    .A(_0703_),
    .B(_0707_),
    .Y(_0708_)
  );
  NOR _1407_ (
    .A(_0706_),
    .B(_0708_),
    .Y(_0709_)
  );
  NAND _1408_ (
    .A(reset),
    .B(\mem[0] [0]),
    .Y(_0710_)
  );
  NOR _1409_ (
    .A(_0288_),
    .B(_0697_),
    .Y(_0711_)
  );
  NAND _1410_ (
    .A(_0709_),
    .B(_0711_),
    .Y(_0712_)
  );
  NOR _1411_ (
    .A(_0709_),
    .B(_0710_),
    .Y(_0713_)
  );
  NOT _1412_ (
    .A(_0713_),
    .Y(_0714_)
  );
  NAND _1413_ (
    .A(_0712_),
    .B(_0714_),
    .Y(_0004_)
  );
  NAND _1414_ (
    .A(reset),
    .B(\mem[0] [1]),
    .Y(_0715_)
  );
  NOR _1415_ (
    .A(_0289_),
    .B(_0697_),
    .Y(_0716_)
  );
  NAND _1416_ (
    .A(_0709_),
    .B(_0716_),
    .Y(_0717_)
  );
  NOR _1417_ (
    .A(_0709_),
    .B(_0715_),
    .Y(_0718_)
  );
  NOT _1418_ (
    .A(_0718_),
    .Y(_0719_)
  );
  NAND _1419_ (
    .A(_0717_),
    .B(_0719_),
    .Y(_0005_)
  );
  NAND _1420_ (
    .A(reset),
    .B(\mem[0] [2]),
    .Y(_0720_)
  );
  NOR _1421_ (
    .A(_0290_),
    .B(_0697_),
    .Y(_0721_)
  );
  NAND _1422_ (
    .A(_0709_),
    .B(_0721_),
    .Y(_0722_)
  );
  NOR _1423_ (
    .A(_0709_),
    .B(_0720_),
    .Y(_0723_)
  );
  NOT _1424_ (
    .A(_0723_),
    .Y(_0724_)
  );
  NAND _1425_ (
    .A(_0722_),
    .B(_0724_),
    .Y(_0006_)
  );
  NAND _1426_ (
    .A(reset),
    .B(\mem[0] [3]),
    .Y(_0725_)
  );
  NOR _1427_ (
    .A(_0291_),
    .B(_0697_),
    .Y(_0726_)
  );
  NAND _1428_ (
    .A(_0709_),
    .B(_0726_),
    .Y(_0727_)
  );
  NOR _1429_ (
    .A(_0709_),
    .B(_0725_),
    .Y(_0728_)
  );
  NOT _1430_ (
    .A(_0728_),
    .Y(_0729_)
  );
  NAND _1431_ (
    .A(_0727_),
    .B(_0729_),
    .Y(_0007_)
  );
  NAND _1432_ (
    .A(reset),
    .B(\mem[0] [4]),
    .Y(_0730_)
  );
  NOR _1433_ (
    .A(_0292_),
    .B(_0697_),
    .Y(_0731_)
  );
  NAND _1434_ (
    .A(_0709_),
    .B(_0731_),
    .Y(_0732_)
  );
  NOR _1435_ (
    .A(_0709_),
    .B(_0730_),
    .Y(_0733_)
  );
  NOT _1436_ (
    .A(_0733_),
    .Y(_0734_)
  );
  NAND _1437_ (
    .A(_0732_),
    .B(_0734_),
    .Y(_0008_)
  );
  NAND _1438_ (
    .A(reset),
    .B(\mem[0] [5]),
    .Y(_0735_)
  );
  NOR _1439_ (
    .A(_0293_),
    .B(_0697_),
    .Y(_0736_)
  );
  NAND _1440_ (
    .A(_0709_),
    .B(_0736_),
    .Y(_0737_)
  );
  NOR _1441_ (
    .A(_0709_),
    .B(_0735_),
    .Y(_0738_)
  );
  NOT _1442_ (
    .A(_0738_),
    .Y(_0739_)
  );
  NAND _1443_ (
    .A(_0737_),
    .B(_0739_),
    .Y(_0009_)
  );
  NOR _1444_ (
    .A(_0373_),
    .B(_0682_),
    .Y(_0740_)
  );
  NAND _1445_ (
    .A(wr_ptr[0]),
    .B(_0696_),
    .Y(_0741_)
  );
  NOR _1446_ (
    .A(wr_ptr[1]),
    .B(_0741_),
    .Y(_0742_)
  );
  NOT _1447_ (
    .A(_0742_),
    .Y(_0743_)
  );
  NAND _1448_ (
    .A(_0703_),
    .B(_0742_),
    .Y(_0744_)
  );
  NAND _1449_ (
    .A(reset),
    .B(\mem[1] [0]),
    .Y(_0745_)
  );
  NAND _1450_ (
    .A(_0744_),
    .B(_0745_),
    .Y(_0746_)
  );
  NOT _1451_ (
    .A(_0746_),
    .Y(_0747_)
  );
  NOR _1452_ (
    .A(_0711_),
    .B(_0744_),
    .Y(_0748_)
  );
  NOR _1453_ (
    .A(_0747_),
    .B(_0748_),
    .Y(_0046_)
  );
  NAND _1454_ (
    .A(reset),
    .B(\mem[1] [1]),
    .Y(_0749_)
  );
  NAND _1455_ (
    .A(_0744_),
    .B(_0749_),
    .Y(_0750_)
  );
  NOT _1456_ (
    .A(_0750_),
    .Y(_0751_)
  );
  NOR _1457_ (
    .A(_0716_),
    .B(_0744_),
    .Y(_0752_)
  );
  NOR _1458_ (
    .A(_0751_),
    .B(_0752_),
    .Y(_0047_)
  );
  NAND _1459_ (
    .A(reset),
    .B(\mem[1] [2]),
    .Y(_0753_)
  );
  NAND _1460_ (
    .A(_0744_),
    .B(_0753_),
    .Y(_0754_)
  );
  NOT _1461_ (
    .A(_0754_),
    .Y(_0755_)
  );
  NOR _1462_ (
    .A(_0721_),
    .B(_0744_),
    .Y(_0756_)
  );
  NOR _1463_ (
    .A(_0755_),
    .B(_0756_),
    .Y(_0048_)
  );
  NAND _1464_ (
    .A(reset),
    .B(\mem[1] [3]),
    .Y(_0757_)
  );
  NAND _1465_ (
    .A(_0744_),
    .B(_0757_),
    .Y(_0758_)
  );
  NOT _1466_ (
    .A(_0758_),
    .Y(_0759_)
  );
  NOR _1467_ (
    .A(_0726_),
    .B(_0744_),
    .Y(_0760_)
  );
  NOR _1468_ (
    .A(_0759_),
    .B(_0760_),
    .Y(_0049_)
  );
  NAND _1469_ (
    .A(reset),
    .B(\mem[1] [4]),
    .Y(_0761_)
  );
  NAND _1470_ (
    .A(_0744_),
    .B(_0761_),
    .Y(_0762_)
  );
  NOT _1471_ (
    .A(_0762_),
    .Y(_0763_)
  );
  NOR _1472_ (
    .A(_0731_),
    .B(_0744_),
    .Y(_0764_)
  );
  NOR _1473_ (
    .A(_0763_),
    .B(_0764_),
    .Y(_0050_)
  );
  NAND _1474_ (
    .A(reset),
    .B(\mem[1] [5]),
    .Y(_0765_)
  );
  NAND _1475_ (
    .A(_0744_),
    .B(_0765_),
    .Y(_0766_)
  );
  NOT _1476_ (
    .A(_0766_),
    .Y(_0767_)
  );
  NOR _1477_ (
    .A(_0736_),
    .B(_0744_),
    .Y(_0768_)
  );
  NOR _1478_ (
    .A(_0767_),
    .B(_0768_),
    .Y(_0051_)
  );
  NAND _1479_ (
    .A(reset),
    .B(_0741_),
    .Y(_0769_)
  );
  NOR _1480_ (
    .A(_0705_),
    .B(_0769_),
    .Y(_0770_)
  );
  NOT _1481_ (
    .A(_0770_),
    .Y(_0771_)
  );
  NAND _1482_ (
    .A(_0703_),
    .B(_0770_),
    .Y(_0772_)
  );
  NAND _1483_ (
    .A(reset),
    .B(\mem[2] [0]),
    .Y(_0773_)
  );
  NAND _1484_ (
    .A(_0772_),
    .B(_0773_),
    .Y(_0774_)
  );
  NOT _1485_ (
    .A(_0774_),
    .Y(_0775_)
  );
  NOR _1486_ (
    .A(_0711_),
    .B(_0772_),
    .Y(_0776_)
  );
  NOR _1487_ (
    .A(_0775_),
    .B(_0776_),
    .Y(_0052_)
  );
  NAND _1488_ (
    .A(reset),
    .B(\mem[2] [1]),
    .Y(_0777_)
  );
  NAND _1489_ (
    .A(_0772_),
    .B(_0777_),
    .Y(_0778_)
  );
  NOT _1490_ (
    .A(_0778_),
    .Y(_0779_)
  );
  NOR _1491_ (
    .A(_0716_),
    .B(_0772_),
    .Y(_0780_)
  );
  NOR _1492_ (
    .A(_0779_),
    .B(_0780_),
    .Y(_0053_)
  );
  NAND _1493_ (
    .A(reset),
    .B(\mem[2] [2]),
    .Y(_0781_)
  );
  NAND _1494_ (
    .A(_0772_),
    .B(_0781_),
    .Y(_0782_)
  );
  NOT _1495_ (
    .A(_0782_),
    .Y(_0783_)
  );
  NOR _1496_ (
    .A(_0721_),
    .B(_0772_),
    .Y(_0784_)
  );
  NOR _1497_ (
    .A(_0783_),
    .B(_0784_),
    .Y(_0054_)
  );
  NAND _1498_ (
    .A(reset),
    .B(\mem[2] [3]),
    .Y(_0785_)
  );
  NAND _1499_ (
    .A(_0772_),
    .B(_0785_),
    .Y(_0786_)
  );
  NOT _1500_ (
    .A(_0786_),
    .Y(_0787_)
  );
  NOR _1501_ (
    .A(_0726_),
    .B(_0772_),
    .Y(_0788_)
  );
  NOR _1502_ (
    .A(_0787_),
    .B(_0788_),
    .Y(_0055_)
  );
  NAND _1503_ (
    .A(reset),
    .B(\mem[2] [4]),
    .Y(_0789_)
  );
  NAND _1504_ (
    .A(_0772_),
    .B(_0789_),
    .Y(_0790_)
  );
  NOT _1505_ (
    .A(_0790_),
    .Y(_0791_)
  );
  NOR _1506_ (
    .A(_0731_),
    .B(_0772_),
    .Y(_0792_)
  );
  NOR _1507_ (
    .A(_0791_),
    .B(_0792_),
    .Y(_0056_)
  );
  NAND _1508_ (
    .A(reset),
    .B(\mem[2] [5]),
    .Y(_0793_)
  );
  NAND _1509_ (
    .A(_0772_),
    .B(_0793_),
    .Y(_0794_)
  );
  NOT _1510_ (
    .A(_0794_),
    .Y(_0795_)
  );
  NOR _1511_ (
    .A(_0736_),
    .B(_0772_),
    .Y(_0796_)
  );
  NOR _1512_ (
    .A(_0795_),
    .B(_0796_),
    .Y(_0057_)
  );
  NAND _1513_ (
    .A(_0706_),
    .B(_0769_),
    .Y(_0797_)
  );
  NOT _1514_ (
    .A(_0797_),
    .Y(_0798_)
  );
  NOR _1515_ (
    .A(_0704_),
    .B(_0797_),
    .Y(_0799_)
  );
  NAND _1516_ (
    .A(reset),
    .B(\mem[3] [0]),
    .Y(_0800_)
  );
  NAND _1517_ (
    .A(_0711_),
    .B(_0799_),
    .Y(_0801_)
  );
  NOR _1518_ (
    .A(_0799_),
    .B(_0800_),
    .Y(_0802_)
  );
  NOT _1519_ (
    .A(_0802_),
    .Y(_0803_)
  );
  NAND _1520_ (
    .A(_0801_),
    .B(_0803_),
    .Y(_0058_)
  );
  NAND _1521_ (
    .A(reset),
    .B(\mem[3] [1]),
    .Y(_0804_)
  );
  NAND _1522_ (
    .A(_0716_),
    .B(_0799_),
    .Y(_0805_)
  );
  NOR _1523_ (
    .A(_0799_),
    .B(_0804_),
    .Y(_0806_)
  );
  NOT _1524_ (
    .A(_0806_),
    .Y(_0807_)
  );
  NAND _1525_ (
    .A(_0805_),
    .B(_0807_),
    .Y(_0059_)
  );
  NAND _1526_ (
    .A(reset),
    .B(\mem[3] [2]),
    .Y(_0808_)
  );
  NAND _1527_ (
    .A(_0721_),
    .B(_0799_),
    .Y(_0809_)
  );
  NOR _1528_ (
    .A(_0799_),
    .B(_0808_),
    .Y(_0810_)
  );
  NOT _1529_ (
    .A(_0810_),
    .Y(_0811_)
  );
  NAND _1530_ (
    .A(_0809_),
    .B(_0811_),
    .Y(_0060_)
  );
  NAND _1531_ (
    .A(reset),
    .B(\mem[3] [3]),
    .Y(_0812_)
  );
  NAND _1532_ (
    .A(_0726_),
    .B(_0799_),
    .Y(_0813_)
  );
  NOR _1533_ (
    .A(_0799_),
    .B(_0812_),
    .Y(_0814_)
  );
  NOT _1534_ (
    .A(_0814_),
    .Y(_0815_)
  );
  NAND _1535_ (
    .A(_0813_),
    .B(_0815_),
    .Y(_0061_)
  );
  NAND _1536_ (
    .A(reset),
    .B(\mem[3] [4]),
    .Y(_0816_)
  );
  NAND _1537_ (
    .A(_0731_),
    .B(_0799_),
    .Y(_0817_)
  );
  NOR _1538_ (
    .A(_0799_),
    .B(_0816_),
    .Y(_0818_)
  );
  NOT _1539_ (
    .A(_0818_),
    .Y(_0819_)
  );
  NAND _1540_ (
    .A(_0817_),
    .B(_0819_),
    .Y(_0062_)
  );
  NAND _1541_ (
    .A(reset),
    .B(\mem[3] [5]),
    .Y(_0820_)
  );
  NAND _1542_ (
    .A(_0736_),
    .B(_0799_),
    .Y(_0821_)
  );
  NOR _1543_ (
    .A(_0799_),
    .B(_0820_),
    .Y(_0822_)
  );
  NOT _1544_ (
    .A(_0822_),
    .Y(_0823_)
  );
  NAND _1545_ (
    .A(_0821_),
    .B(_0823_),
    .Y(_0063_)
  );
  NOR _1546_ (
    .A(_0706_),
    .B(_0740_),
    .Y(_0824_)
  );
  NOT _1547_ (
    .A(_0824_),
    .Y(_0825_)
  );
  NOR _1548_ (
    .A(_0698_),
    .B(_0701_),
    .Y(_0826_)
  );
  NOT _1549_ (
    .A(_0826_),
    .Y(_0827_)
  );
  NAND _1550_ (
    .A(_0824_),
    .B(_0826_),
    .Y(_0828_)
  );
  NAND _1551_ (
    .A(reset),
    .B(\mem[4] [0]),
    .Y(_0829_)
  );
  NAND _1552_ (
    .A(_0828_),
    .B(_0829_),
    .Y(_0830_)
  );
  NOT _1553_ (
    .A(_0830_),
    .Y(_0831_)
  );
  NOR _1554_ (
    .A(_0711_),
    .B(_0828_),
    .Y(_0832_)
  );
  NOR _1555_ (
    .A(_0831_),
    .B(_0832_),
    .Y(_0064_)
  );
  NAND _1556_ (
    .A(reset),
    .B(\mem[4] [1]),
    .Y(_0833_)
  );
  NAND _1557_ (
    .A(_0828_),
    .B(_0833_),
    .Y(_0834_)
  );
  NOT _1558_ (
    .A(_0834_),
    .Y(_0835_)
  );
  NOR _1559_ (
    .A(_0716_),
    .B(_0828_),
    .Y(_0836_)
  );
  NOR _1560_ (
    .A(_0835_),
    .B(_0836_),
    .Y(_0065_)
  );
  NAND _1561_ (
    .A(reset),
    .B(\mem[4] [2]),
    .Y(_0837_)
  );
  NAND _1562_ (
    .A(_0828_),
    .B(_0837_),
    .Y(_0838_)
  );
  NOT _1563_ (
    .A(_0838_),
    .Y(_0839_)
  );
  NOR _1564_ (
    .A(_0721_),
    .B(_0828_),
    .Y(_0840_)
  );
  NOR _1565_ (
    .A(_0839_),
    .B(_0840_),
    .Y(_0066_)
  );
  NAND _1566_ (
    .A(reset),
    .B(\mem[4] [3]),
    .Y(_0841_)
  );
  NAND _1567_ (
    .A(_0828_),
    .B(_0841_),
    .Y(_0842_)
  );
  NOT _1568_ (
    .A(_0842_),
    .Y(_0843_)
  );
  NOR _1569_ (
    .A(_0726_),
    .B(_0828_),
    .Y(_0844_)
  );
  NOR _1570_ (
    .A(_0843_),
    .B(_0844_),
    .Y(_0067_)
  );
  NAND _1571_ (
    .A(reset),
    .B(\mem[4] [4]),
    .Y(_0845_)
  );
  NAND _1572_ (
    .A(_0828_),
    .B(_0845_),
    .Y(_0846_)
  );
  NOT _1573_ (
    .A(_0846_),
    .Y(_0847_)
  );
  NOR _1574_ (
    .A(_0731_),
    .B(_0828_),
    .Y(_0848_)
  );
  NOR _1575_ (
    .A(_0847_),
    .B(_0848_),
    .Y(_0068_)
  );
  NAND _1576_ (
    .A(reset),
    .B(\mem[4] [5]),
    .Y(_0849_)
  );
  NAND _1577_ (
    .A(_0828_),
    .B(_0849_),
    .Y(_0850_)
  );
  NOT _1578_ (
    .A(_0850_),
    .Y(_0851_)
  );
  NOR _1579_ (
    .A(_0736_),
    .B(_0828_),
    .Y(_0852_)
  );
  NOR _1580_ (
    .A(_0851_),
    .B(_0852_),
    .Y(_0069_)
  );
  NAND _1581_ (
    .A(_0742_),
    .B(_0826_),
    .Y(_0853_)
  );
  NAND _1582_ (
    .A(reset),
    .B(\mem[5] [0]),
    .Y(_0854_)
  );
  NAND _1583_ (
    .A(_0853_),
    .B(_0854_),
    .Y(_0855_)
  );
  NOT _1584_ (
    .A(_0855_),
    .Y(_0856_)
  );
  NOR _1585_ (
    .A(_0711_),
    .B(_0853_),
    .Y(_0857_)
  );
  NOR _1586_ (
    .A(_0856_),
    .B(_0857_),
    .Y(_0070_)
  );
  NAND _1587_ (
    .A(reset),
    .B(\mem[5] [1]),
    .Y(_0858_)
  );
  NAND _1588_ (
    .A(_0853_),
    .B(_0858_),
    .Y(_0859_)
  );
  NOT _1589_ (
    .A(_0859_),
    .Y(_0860_)
  );
  NOR _1590_ (
    .A(_0716_),
    .B(_0853_),
    .Y(_0861_)
  );
  NOR _1591_ (
    .A(_0860_),
    .B(_0861_),
    .Y(_0071_)
  );
  NAND _1592_ (
    .A(reset),
    .B(\mem[5] [2]),
    .Y(_0862_)
  );
  NAND _1593_ (
    .A(_0853_),
    .B(_0862_),
    .Y(_0863_)
  );
  NOT _1594_ (
    .A(_0863_),
    .Y(_0864_)
  );
  NOR _1595_ (
    .A(_0721_),
    .B(_0853_),
    .Y(_0865_)
  );
  NOR _1596_ (
    .A(_0864_),
    .B(_0865_),
    .Y(_0072_)
  );
  NAND _1597_ (
    .A(reset),
    .B(\mem[5] [3]),
    .Y(_0866_)
  );
  NAND _1598_ (
    .A(_0853_),
    .B(_0866_),
    .Y(_0867_)
  );
  NOT _1599_ (
    .A(_0867_),
    .Y(_0868_)
  );
  NOR _1600_ (
    .A(_0726_),
    .B(_0853_),
    .Y(_0869_)
  );
  NOR _1601_ (
    .A(_0868_),
    .B(_0869_),
    .Y(_0073_)
  );
  NAND _1602_ (
    .A(reset),
    .B(\mem[5] [4]),
    .Y(_0870_)
  );
  NAND _1603_ (
    .A(_0853_),
    .B(_0870_),
    .Y(_0871_)
  );
  NOT _1604_ (
    .A(_0871_),
    .Y(_0872_)
  );
  NOR _1605_ (
    .A(_0731_),
    .B(_0853_),
    .Y(_0873_)
  );
  NOR _1606_ (
    .A(_0872_),
    .B(_0873_),
    .Y(_0074_)
  );
  NAND _1607_ (
    .A(reset),
    .B(\mem[5] [5]),
    .Y(_0874_)
  );
  NAND _1608_ (
    .A(_0853_),
    .B(_0874_),
    .Y(_0875_)
  );
  NOT _1609_ (
    .A(_0875_),
    .Y(_0876_)
  );
  NOR _1610_ (
    .A(_0736_),
    .B(_0853_),
    .Y(_0877_)
  );
  NOR _1611_ (
    .A(_0876_),
    .B(_0877_),
    .Y(_0075_)
  );
  NAND _1612_ (
    .A(_0770_),
    .B(_0826_),
    .Y(_0878_)
  );
  NAND _1613_ (
    .A(reset),
    .B(\mem[6] [0]),
    .Y(_0879_)
  );
  NAND _1614_ (
    .A(_0878_),
    .B(_0879_),
    .Y(_0880_)
  );
  NOT _1615_ (
    .A(_0880_),
    .Y(_0881_)
  );
  NOR _1616_ (
    .A(_0711_),
    .B(_0878_),
    .Y(_0882_)
  );
  NOR _1617_ (
    .A(_0881_),
    .B(_0882_),
    .Y(_0076_)
  );
  NAND _1618_ (
    .A(reset),
    .B(\mem[6] [1]),
    .Y(_0883_)
  );
  NAND _1619_ (
    .A(_0878_),
    .B(_0883_),
    .Y(_0884_)
  );
  NOT _1620_ (
    .A(_0884_),
    .Y(_0885_)
  );
  NOR _1621_ (
    .A(_0716_),
    .B(_0878_),
    .Y(_0886_)
  );
  NOR _1622_ (
    .A(_0885_),
    .B(_0886_),
    .Y(_0077_)
  );
  NAND _1623_ (
    .A(reset),
    .B(\mem[6] [2]),
    .Y(_0887_)
  );
  NAND _1624_ (
    .A(_0878_),
    .B(_0887_),
    .Y(_0888_)
  );
  NOT _1625_ (
    .A(_0888_),
    .Y(_0889_)
  );
  NOR _1626_ (
    .A(_0721_),
    .B(_0878_),
    .Y(_0890_)
  );
  NOR _1627_ (
    .A(_0889_),
    .B(_0890_),
    .Y(_0078_)
  );
  NAND _1628_ (
    .A(reset),
    .B(\mem[6] [3]),
    .Y(_0891_)
  );
  NAND _1629_ (
    .A(_0878_),
    .B(_0891_),
    .Y(_0892_)
  );
  NOT _1630_ (
    .A(_0892_),
    .Y(_0893_)
  );
  NOR _1631_ (
    .A(_0726_),
    .B(_0878_),
    .Y(_0894_)
  );
  NOR _1632_ (
    .A(_0893_),
    .B(_0894_),
    .Y(_0079_)
  );
  NAND _1633_ (
    .A(reset),
    .B(\mem[6] [4]),
    .Y(_0895_)
  );
  NAND _1634_ (
    .A(_0878_),
    .B(_0895_),
    .Y(_0896_)
  );
  NOT _1635_ (
    .A(_0896_),
    .Y(_0897_)
  );
  NOR _1636_ (
    .A(_0731_),
    .B(_0878_),
    .Y(_0898_)
  );
  NOR _1637_ (
    .A(_0897_),
    .B(_0898_),
    .Y(_0080_)
  );
  NAND _1638_ (
    .A(reset),
    .B(\mem[6] [5]),
    .Y(_0899_)
  );
  NAND _1639_ (
    .A(_0878_),
    .B(_0899_),
    .Y(_0900_)
  );
  NOT _1640_ (
    .A(_0900_),
    .Y(_0901_)
  );
  NOR _1641_ (
    .A(_0736_),
    .B(_0878_),
    .Y(_0902_)
  );
  NOR _1642_ (
    .A(_0901_),
    .B(_0902_),
    .Y(_0081_)
  );
  NOR _1643_ (
    .A(_0797_),
    .B(_0827_),
    .Y(_0903_)
  );
  NAND _1644_ (
    .A(reset),
    .B(\mem[7] [0]),
    .Y(_0904_)
  );
  NAND _1645_ (
    .A(_0711_),
    .B(_0903_),
    .Y(_0905_)
  );
  NOR _1646_ (
    .A(_0903_),
    .B(_0904_),
    .Y(_0906_)
  );
  NOT _1647_ (
    .A(_0906_),
    .Y(_0907_)
  );
  NAND _1648_ (
    .A(_0905_),
    .B(_0907_),
    .Y(_0082_)
  );
  NAND _1649_ (
    .A(reset),
    .B(\mem[7] [1]),
    .Y(_0908_)
  );
  NAND _1650_ (
    .A(_0716_),
    .B(_0903_),
    .Y(_0909_)
  );
  NOR _1651_ (
    .A(_0903_),
    .B(_0908_),
    .Y(_0910_)
  );
  NOT _1652_ (
    .A(_0910_),
    .Y(_0911_)
  );
  NAND _1653_ (
    .A(_0909_),
    .B(_0911_),
    .Y(_0083_)
  );
  NAND _1654_ (
    .A(reset),
    .B(\mem[7] [2]),
    .Y(_0912_)
  );
  NAND _1655_ (
    .A(_0721_),
    .B(_0903_),
    .Y(_0913_)
  );
  NOR _1656_ (
    .A(_0903_),
    .B(_0912_),
    .Y(_0914_)
  );
  NOT _1657_ (
    .A(_0914_),
    .Y(_0915_)
  );
  NAND _1658_ (
    .A(_0913_),
    .B(_0915_),
    .Y(_0084_)
  );
  NAND _1659_ (
    .A(reset),
    .B(\mem[7] [3]),
    .Y(_0916_)
  );
  NAND _1660_ (
    .A(_0726_),
    .B(_0903_),
    .Y(_0917_)
  );
  NOR _1661_ (
    .A(_0903_),
    .B(_0916_),
    .Y(_0918_)
  );
  NOT _1662_ (
    .A(_0918_),
    .Y(_0919_)
  );
  NAND _1663_ (
    .A(_0917_),
    .B(_0919_),
    .Y(_0085_)
  );
  NAND _1664_ (
    .A(reset),
    .B(\mem[7] [4]),
    .Y(_0920_)
  );
  NAND _1665_ (
    .A(_0731_),
    .B(_0903_),
    .Y(_0921_)
  );
  NOR _1666_ (
    .A(_0903_),
    .B(_0920_),
    .Y(_0922_)
  );
  NOT _1667_ (
    .A(_0922_),
    .Y(_0923_)
  );
  NAND _1668_ (
    .A(_0921_),
    .B(_0923_),
    .Y(_0086_)
  );
  NAND _1669_ (
    .A(reset),
    .B(\mem[7] [5]),
    .Y(_0924_)
  );
  NAND _1670_ (
    .A(_0736_),
    .B(_0903_),
    .Y(_0925_)
  );
  NOR _1671_ (
    .A(_0903_),
    .B(_0924_),
    .Y(_0926_)
  );
  NOT _1672_ (
    .A(_0926_),
    .Y(_0927_)
  );
  NAND _1673_ (
    .A(_0925_),
    .B(_0927_),
    .Y(_0087_)
  );
  NOR _1674_ (
    .A(_0700_),
    .B(_0702_),
    .Y(_0928_)
  );
  NOT _1675_ (
    .A(_0928_),
    .Y(_0929_)
  );
  NAND _1676_ (
    .A(_0824_),
    .B(_0928_),
    .Y(_0930_)
  );
  NAND _1677_ (
    .A(reset),
    .B(\mem[8] [0]),
    .Y(_0931_)
  );
  NAND _1678_ (
    .A(_0930_),
    .B(_0931_),
    .Y(_0932_)
  );
  NOT _1679_ (
    .A(_0932_),
    .Y(_0933_)
  );
  NOR _1680_ (
    .A(_0711_),
    .B(_0930_),
    .Y(_0934_)
  );
  NOR _1681_ (
    .A(_0933_),
    .B(_0934_),
    .Y(_0088_)
  );
  NAND _1682_ (
    .A(reset),
    .B(\mem[8] [1]),
    .Y(_0935_)
  );
  NAND _1683_ (
    .A(_0930_),
    .B(_0935_),
    .Y(_0936_)
  );
  NOT _1684_ (
    .A(_0936_),
    .Y(_0937_)
  );
  NOR _1685_ (
    .A(_0716_),
    .B(_0930_),
    .Y(_0938_)
  );
  NOR _1686_ (
    .A(_0937_),
    .B(_0938_),
    .Y(_0089_)
  );
  NAND _1687_ (
    .A(reset),
    .B(\mem[8] [2]),
    .Y(_0939_)
  );
  NAND _1688_ (
    .A(_0930_),
    .B(_0939_),
    .Y(_0940_)
  );
  NOT _1689_ (
    .A(_0940_),
    .Y(_0941_)
  );
  NOR _1690_ (
    .A(_0721_),
    .B(_0930_),
    .Y(_0942_)
  );
  NOR _1691_ (
    .A(_0941_),
    .B(_0942_),
    .Y(_0090_)
  );
  NAND _1692_ (
    .A(reset),
    .B(\mem[8] [3]),
    .Y(_0943_)
  );
  NAND _1693_ (
    .A(_0930_),
    .B(_0943_),
    .Y(_0944_)
  );
  NOT _1694_ (
    .A(_0944_),
    .Y(_0945_)
  );
  NOR _1695_ (
    .A(_0726_),
    .B(_0930_),
    .Y(_0946_)
  );
  NOR _1696_ (
    .A(_0945_),
    .B(_0946_),
    .Y(_0091_)
  );
  NAND _1697_ (
    .A(reset),
    .B(\mem[8] [4]),
    .Y(_0947_)
  );
  NAND _1698_ (
    .A(_0930_),
    .B(_0947_),
    .Y(_0100_)
  );
  NOT _1699_ (
    .A(_0100_),
    .Y(_0101_)
  );
  NOR _1700_ (
    .A(_0731_),
    .B(_0930_),
    .Y(_0102_)
  );
  NOR _1701_ (
    .A(_0101_),
    .B(_0102_),
    .Y(_0092_)
  );
  NAND _1702_ (
    .A(reset),
    .B(\mem[8] [5]),
    .Y(_0103_)
  );
  NAND _1703_ (
    .A(_0930_),
    .B(_0103_),
    .Y(_0104_)
  );
  NOT _1704_ (
    .A(_0104_),
    .Y(_0105_)
  );
  NOR _1705_ (
    .A(_0736_),
    .B(_0930_),
    .Y(_0106_)
  );
  NOR _1706_ (
    .A(_0105_),
    .B(_0106_),
    .Y(_0093_)
  );
  NAND _1707_ (
    .A(_0742_),
    .B(_0928_),
    .Y(_0107_)
  );
  NAND _1708_ (
    .A(reset),
    .B(\mem[9] [0]),
    .Y(_0108_)
  );
  NAND _1709_ (
    .A(_0107_),
    .B(_0108_),
    .Y(_0109_)
  );
  NOT _1710_ (
    .A(_0109_),
    .Y(_0110_)
  );
  NOR _1711_ (
    .A(_0711_),
    .B(_0107_),
    .Y(_0111_)
  );
  NOR _1712_ (
    .A(_0110_),
    .B(_0111_),
    .Y(_0094_)
  );
  NAND _1713_ (
    .A(reset),
    .B(\mem[9] [1]),
    .Y(_0112_)
  );
  NAND _1714_ (
    .A(_0107_),
    .B(_0112_),
    .Y(_0113_)
  );
  NOT _1715_ (
    .A(_0113_),
    .Y(_0114_)
  );
  NOR _1716_ (
    .A(_0716_),
    .B(_0107_),
    .Y(_0115_)
  );
  NOR _1717_ (
    .A(_0114_),
    .B(_0115_),
    .Y(_0095_)
  );
  NAND _1718_ (
    .A(reset),
    .B(\mem[9] [2]),
    .Y(_0116_)
  );
  NAND _1719_ (
    .A(_0107_),
    .B(_0116_),
    .Y(_0117_)
  );
  NOT _1720_ (
    .A(_0117_),
    .Y(_0118_)
  );
  NOR _1721_ (
    .A(_0721_),
    .B(_0107_),
    .Y(_0119_)
  );
  NOR _1722_ (
    .A(_0118_),
    .B(_0119_),
    .Y(_0096_)
  );
  NAND _1723_ (
    .A(reset),
    .B(\mem[9] [3]),
    .Y(_0120_)
  );
  NAND _1724_ (
    .A(_0107_),
    .B(_0120_),
    .Y(_0121_)
  );
  NOT _1725_ (
    .A(_0121_),
    .Y(_0122_)
  );
  NOR _1726_ (
    .A(_0726_),
    .B(_0107_),
    .Y(_0123_)
  );
  NOR _1727_ (
    .A(_0122_),
    .B(_0123_),
    .Y(_0097_)
  );
  NAND _1728_ (
    .A(reset),
    .B(\mem[9] [4]),
    .Y(_0124_)
  );
  NAND _1729_ (
    .A(_0107_),
    .B(_0124_),
    .Y(_0125_)
  );
  NOT _1730_ (
    .A(_0125_),
    .Y(_0126_)
  );
  NOR _1731_ (
    .A(_0731_),
    .B(_0107_),
    .Y(_0127_)
  );
  NOR _1732_ (
    .A(_0126_),
    .B(_0127_),
    .Y(_0098_)
  );
  NAND _1733_ (
    .A(reset),
    .B(\mem[9] [5]),
    .Y(_0128_)
  );
  NAND _1734_ (
    .A(_0107_),
    .B(_0128_),
    .Y(_0129_)
  );
  NOT _1735_ (
    .A(_0129_),
    .Y(_0130_)
  );
  NOR _1736_ (
    .A(_0736_),
    .B(_0107_),
    .Y(_0131_)
  );
  NOR _1737_ (
    .A(_0130_),
    .B(_0131_),
    .Y(_0099_)
  );
  NAND _1738_ (
    .A(_0770_),
    .B(_0928_),
    .Y(_0132_)
  );
  NAND _1739_ (
    .A(reset),
    .B(\mem[10] [0]),
    .Y(_0133_)
  );
  NAND _1740_ (
    .A(_0132_),
    .B(_0133_),
    .Y(_0134_)
  );
  NOT _1741_ (
    .A(_0134_),
    .Y(_0135_)
  );
  NOR _1742_ (
    .A(_0711_),
    .B(_0132_),
    .Y(_0136_)
  );
  NOR _1743_ (
    .A(_0135_),
    .B(_0136_),
    .Y(_0010_)
  );
  NAND _1744_ (
    .A(reset),
    .B(\mem[10] [1]),
    .Y(_0137_)
  );
  NAND _1745_ (
    .A(_0132_),
    .B(_0137_),
    .Y(_0138_)
  );
  NOT _1746_ (
    .A(_0138_),
    .Y(_0139_)
  );
  NOR _1747_ (
    .A(_0716_),
    .B(_0132_),
    .Y(_0140_)
  );
  NOR _1748_ (
    .A(_0139_),
    .B(_0140_),
    .Y(_0011_)
  );
  NAND _1749_ (
    .A(reset),
    .B(\mem[10] [2]),
    .Y(_0141_)
  );
  NAND _1750_ (
    .A(_0132_),
    .B(_0141_),
    .Y(_0142_)
  );
  NOT _1751_ (
    .A(_0142_),
    .Y(_0143_)
  );
  NOR _1752_ (
    .A(_0721_),
    .B(_0132_),
    .Y(_0144_)
  );
  NOR _1753_ (
    .A(_0143_),
    .B(_0144_),
    .Y(_0012_)
  );
  NAND _1754_ (
    .A(reset),
    .B(\mem[10] [3]),
    .Y(_0145_)
  );
  NAND _1755_ (
    .A(_0132_),
    .B(_0145_),
    .Y(_0146_)
  );
  NOT _1756_ (
    .A(_0146_),
    .Y(_0147_)
  );
  NOR _1757_ (
    .A(_0726_),
    .B(_0132_),
    .Y(_0148_)
  );
  NOR _1758_ (
    .A(_0147_),
    .B(_0148_),
    .Y(_0013_)
  );
  NAND _1759_ (
    .A(reset),
    .B(\mem[10] [4]),
    .Y(_0149_)
  );
  NAND _1760_ (
    .A(_0132_),
    .B(_0149_),
    .Y(_0150_)
  );
  NOT _1761_ (
    .A(_0150_),
    .Y(_0151_)
  );
  NOR _1762_ (
    .A(_0731_),
    .B(_0132_),
    .Y(_0152_)
  );
  NOR _1763_ (
    .A(_0151_),
    .B(_0152_),
    .Y(_0014_)
  );
  NAND _1764_ (
    .A(reset),
    .B(\mem[10] [5]),
    .Y(_0153_)
  );
  NAND _1765_ (
    .A(_0132_),
    .B(_0153_),
    .Y(_0154_)
  );
  NOT _1766_ (
    .A(_0154_),
    .Y(_0155_)
  );
  NOR _1767_ (
    .A(_0736_),
    .B(_0132_),
    .Y(_0156_)
  );
  NOR _1768_ (
    .A(_0155_),
    .B(_0156_),
    .Y(_0015_)
  );
  NOR _1769_ (
    .A(_0797_),
    .B(_0929_),
    .Y(_0157_)
  );
  NAND _1770_ (
    .A(_0798_),
    .B(_0928_),
    .Y(_0158_)
  );
  NAND _1771_ (
    .A(reset),
    .B(\mem[11] [0]),
    .Y(_0159_)
  );
  NOT _1772_ (
    .A(_0159_),
    .Y(_0160_)
  );
  NOR _1773_ (
    .A(_0157_),
    .B(_0160_),
    .Y(_0161_)
  );
  NOR _1774_ (
    .A(_0711_),
    .B(_0158_),
    .Y(_0162_)
  );
  NOR _1775_ (
    .A(_0161_),
    .B(_0162_),
    .Y(_0016_)
  );
  NAND _1776_ (
    .A(reset),
    .B(\mem[11] [1]),
    .Y(_0163_)
  );
  NOT _1777_ (
    .A(_0163_),
    .Y(_0164_)
  );
  NOR _1778_ (
    .A(_0157_),
    .B(_0164_),
    .Y(_0165_)
  );
  NOR _1779_ (
    .A(_0716_),
    .B(_0158_),
    .Y(_0166_)
  );
  NOR _1780_ (
    .A(_0165_),
    .B(_0166_),
    .Y(_0017_)
  );
  NAND _1781_ (
    .A(reset),
    .B(\mem[11] [2]),
    .Y(_0167_)
  );
  NOT _1782_ (
    .A(_0167_),
    .Y(_0168_)
  );
  NOR _1783_ (
    .A(_0157_),
    .B(_0168_),
    .Y(_0169_)
  );
  NOR _1784_ (
    .A(_0721_),
    .B(_0158_),
    .Y(_0170_)
  );
  NOR _1785_ (
    .A(_0169_),
    .B(_0170_),
    .Y(_0018_)
  );
  NAND _1786_ (
    .A(reset),
    .B(\mem[11] [3]),
    .Y(_0171_)
  );
  NOT _1787_ (
    .A(_0171_),
    .Y(_0172_)
  );
  NOR _1788_ (
    .A(_0157_),
    .B(_0172_),
    .Y(_0173_)
  );
  NOR _1789_ (
    .A(_0726_),
    .B(_0158_),
    .Y(_0174_)
  );
  NOR _1790_ (
    .A(_0173_),
    .B(_0174_),
    .Y(_0019_)
  );
  NAND _1791_ (
    .A(reset),
    .B(\mem[11] [4]),
    .Y(_0175_)
  );
  NOT _1792_ (
    .A(_0175_),
    .Y(_0176_)
  );
  NOR _1793_ (
    .A(_0157_),
    .B(_0176_),
    .Y(_0177_)
  );
  NOR _1794_ (
    .A(_0731_),
    .B(_0158_),
    .Y(_0178_)
  );
  NOR _1795_ (
    .A(_0177_),
    .B(_0178_),
    .Y(_0020_)
  );
  NAND _1796_ (
    .A(reset),
    .B(\mem[11] [5]),
    .Y(_0179_)
  );
  NOT _1797_ (
    .A(_0179_),
    .Y(_0180_)
  );
  NOR _1798_ (
    .A(_0157_),
    .B(_0180_),
    .Y(_0181_)
  );
  NOR _1799_ (
    .A(_0736_),
    .B(_0158_),
    .Y(_0182_)
  );
  NOR _1800_ (
    .A(_0181_),
    .B(_0182_),
    .Y(_0021_)
  );
  NAND _1801_ (
    .A(_0701_),
    .B(_0702_),
    .Y(_0183_)
  );
  NOT _1802_ (
    .A(_0183_),
    .Y(_0184_)
  );
  NOR _1803_ (
    .A(_0825_),
    .B(_0183_),
    .Y(_0185_)
  );
  NAND _1804_ (
    .A(reset),
    .B(\mem[12] [0]),
    .Y(_0186_)
  );
  NAND _1805_ (
    .A(_0711_),
    .B(_0185_),
    .Y(_0187_)
  );
  NOR _1806_ (
    .A(_0185_),
    .B(_0186_),
    .Y(_0188_)
  );
  NOT _1807_ (
    .A(_0188_),
    .Y(_0189_)
  );
  NAND _1808_ (
    .A(_0187_),
    .B(_0189_),
    .Y(_0022_)
  );
  NAND _1809_ (
    .A(reset),
    .B(\mem[12] [1]),
    .Y(_0190_)
  );
  NAND _1810_ (
    .A(_0716_),
    .B(_0185_),
    .Y(_0191_)
  );
  NOR _1811_ (
    .A(_0185_),
    .B(_0190_),
    .Y(_0192_)
  );
  NOT _1812_ (
    .A(_0192_),
    .Y(_0193_)
  );
  NAND _1813_ (
    .A(_0191_),
    .B(_0193_),
    .Y(_0023_)
  );
  NAND _1814_ (
    .A(reset),
    .B(\mem[12] [2]),
    .Y(_0194_)
  );
  NAND _1815_ (
    .A(_0721_),
    .B(_0185_),
    .Y(_0195_)
  );
  NOR _1816_ (
    .A(_0185_),
    .B(_0194_),
    .Y(_0196_)
  );
  NOT _1817_ (
    .A(_0196_),
    .Y(_0197_)
  );
  NAND _1818_ (
    .A(_0195_),
    .B(_0197_),
    .Y(_0024_)
  );
  NAND _1819_ (
    .A(reset),
    .B(\mem[12] [3]),
    .Y(_0198_)
  );
  NAND _1820_ (
    .A(_0726_),
    .B(_0185_),
    .Y(_0199_)
  );
  NOR _1821_ (
    .A(_0185_),
    .B(_0198_),
    .Y(_0200_)
  );
  NOT _1822_ (
    .A(_0200_),
    .Y(_0201_)
  );
  NAND _1823_ (
    .A(_0199_),
    .B(_0201_),
    .Y(_0025_)
  );
  NAND _1824_ (
    .A(reset),
    .B(\mem[12] [4]),
    .Y(_0202_)
  );
  NAND _1825_ (
    .A(_0731_),
    .B(_0185_),
    .Y(_0203_)
  );
  NOR _1826_ (
    .A(_0185_),
    .B(_0202_),
    .Y(_0204_)
  );
  NOT _1827_ (
    .A(_0204_),
    .Y(_0205_)
  );
  NAND _1828_ (
    .A(_0203_),
    .B(_0205_),
    .Y(_0026_)
  );
  NAND _1829_ (
    .A(reset),
    .B(\mem[12] [5]),
    .Y(_0206_)
  );
  NAND _1830_ (
    .A(_0736_),
    .B(_0185_),
    .Y(_0207_)
  );
  NOR _1831_ (
    .A(_0185_),
    .B(_0206_),
    .Y(_0208_)
  );
  NOT _1832_ (
    .A(_0208_),
    .Y(_0209_)
  );
  NAND _1833_ (
    .A(_0207_),
    .B(_0209_),
    .Y(_0027_)
  );
  NOR _1834_ (
    .A(_0743_),
    .B(_0183_),
    .Y(_0210_)
  );
  NAND _1835_ (
    .A(reset),
    .B(\mem[13] [0]),
    .Y(_0211_)
  );
  NAND _1836_ (
    .A(_0711_),
    .B(_0210_),
    .Y(_0212_)
  );
  NOR _1837_ (
    .A(_0210_),
    .B(_0211_),
    .Y(_0213_)
  );
  NOT _1838_ (
    .A(_0213_),
    .Y(_0214_)
  );
  NAND _1839_ (
    .A(_0212_),
    .B(_0214_),
    .Y(_0028_)
  );
  NAND _1840_ (
    .A(reset),
    .B(\mem[13] [1]),
    .Y(_0215_)
  );
  NAND _1841_ (
    .A(_0716_),
    .B(_0210_),
    .Y(_0216_)
  );
  NOR _1842_ (
    .A(_0210_),
    .B(_0215_),
    .Y(_0217_)
  );
  NOT _1843_ (
    .A(_0217_),
    .Y(_0218_)
  );
  NAND _1844_ (
    .A(_0216_),
    .B(_0218_),
    .Y(_0029_)
  );
  NAND _1845_ (
    .A(reset),
    .B(\mem[13] [2]),
    .Y(_0219_)
  );
  NAND _1846_ (
    .A(_0721_),
    .B(_0210_),
    .Y(_0220_)
  );
  NOR _1847_ (
    .A(_0210_),
    .B(_0219_),
    .Y(_0221_)
  );
  NOT _1848_ (
    .A(_0221_),
    .Y(_0222_)
  );
  NAND _1849_ (
    .A(_0220_),
    .B(_0222_),
    .Y(_0030_)
  );
  NAND _1850_ (
    .A(reset),
    .B(\mem[13] [3]),
    .Y(_0223_)
  );
  NAND _1851_ (
    .A(_0726_),
    .B(_0210_),
    .Y(_0224_)
  );
  NOR _1852_ (
    .A(_0210_),
    .B(_0223_),
    .Y(_0225_)
  );
  NOT _1853_ (
    .A(_0225_),
    .Y(_0226_)
  );
  NAND _1854_ (
    .A(_0224_),
    .B(_0226_),
    .Y(_0031_)
  );
  NAND _1855_ (
    .A(reset),
    .B(\mem[13] [4]),
    .Y(_0227_)
  );
  NAND _1856_ (
    .A(_0731_),
    .B(_0210_),
    .Y(_0228_)
  );
  NOR _1857_ (
    .A(_0210_),
    .B(_0227_),
    .Y(_0229_)
  );
  NOT _1858_ (
    .A(_0229_),
    .Y(_0230_)
  );
  NAND _1859_ (
    .A(_0228_),
    .B(_0230_),
    .Y(_0032_)
  );
  NAND _1860_ (
    .A(reset),
    .B(\mem[13] [5]),
    .Y(_0231_)
  );
  NAND _1861_ (
    .A(_0736_),
    .B(_0210_),
    .Y(_0232_)
  );
  NOR _1862_ (
    .A(_0210_),
    .B(_0231_),
    .Y(_0233_)
  );
  NOT _1863_ (
    .A(_0233_),
    .Y(_0234_)
  );
  NAND _1864_ (
    .A(_0232_),
    .B(_0234_),
    .Y(_0033_)
  );
  NOR _1865_ (
    .A(_0771_),
    .B(_0183_),
    .Y(_0235_)
  );
  NAND _1866_ (
    .A(reset),
    .B(\mem[14] [0]),
    .Y(_0236_)
  );
  NAND _1867_ (
    .A(_0711_),
    .B(_0235_),
    .Y(_0237_)
  );
  NOR _1868_ (
    .A(_0235_),
    .B(_0236_),
    .Y(_0238_)
  );
  NOT _1869_ (
    .A(_0238_),
    .Y(_0239_)
  );
  NAND _1870_ (
    .A(_0237_),
    .B(_0239_),
    .Y(_0034_)
  );
  NAND _1871_ (
    .A(reset),
    .B(\mem[14] [1]),
    .Y(_0240_)
  );
  NAND _1872_ (
    .A(_0716_),
    .B(_0235_),
    .Y(_0241_)
  );
  NOR _1873_ (
    .A(_0235_),
    .B(_0240_),
    .Y(_0242_)
  );
  NOT _1874_ (
    .A(_0242_),
    .Y(_0243_)
  );
  NAND _1875_ (
    .A(_0241_),
    .B(_0243_),
    .Y(_0035_)
  );
  NAND _1876_ (
    .A(reset),
    .B(\mem[14] [2]),
    .Y(_0244_)
  );
  NAND _1877_ (
    .A(_0721_),
    .B(_0235_),
    .Y(_0245_)
  );
  NOR _1878_ (
    .A(_0235_),
    .B(_0244_),
    .Y(_0246_)
  );
  NOT _1879_ (
    .A(_0246_),
    .Y(_0247_)
  );
  NAND _1880_ (
    .A(_0245_),
    .B(_0247_),
    .Y(_0036_)
  );
  NAND _1881_ (
    .A(reset),
    .B(\mem[14] [3]),
    .Y(_0248_)
  );
  NAND _1882_ (
    .A(_0726_),
    .B(_0235_),
    .Y(_0249_)
  );
  NOR _1883_ (
    .A(_0235_),
    .B(_0248_),
    .Y(_0250_)
  );
  NOT _1884_ (
    .A(_0250_),
    .Y(_0251_)
  );
  NAND _1885_ (
    .A(_0249_),
    .B(_0251_),
    .Y(_0037_)
  );
  NAND _1886_ (
    .A(reset),
    .B(\mem[14] [4]),
    .Y(_0252_)
  );
  NAND _1887_ (
    .A(_0731_),
    .B(_0235_),
    .Y(_0253_)
  );
  NOR _1888_ (
    .A(_0235_),
    .B(_0252_),
    .Y(_0254_)
  );
  NOT _1889_ (
    .A(_0254_),
    .Y(_0255_)
  );
  NAND _1890_ (
    .A(_0253_),
    .B(_0255_),
    .Y(_0038_)
  );
  NAND _1891_ (
    .A(reset),
    .B(\mem[14] [5]),
    .Y(_0256_)
  );
  NAND _1892_ (
    .A(_0736_),
    .B(_0235_),
    .Y(_0257_)
  );
  NOR _1893_ (
    .A(_0235_),
    .B(_0256_),
    .Y(_0258_)
  );
  NOT _1894_ (
    .A(_0258_),
    .Y(_0259_)
  );
  NAND _1895_ (
    .A(_0257_),
    .B(_0259_),
    .Y(_0039_)
  );
  NOR _1896_ (
    .A(_0797_),
    .B(_0183_),
    .Y(_0260_)
  );
  NAND _1897_ (
    .A(_0798_),
    .B(_0184_),
    .Y(_0261_)
  );
  NAND _1898_ (
    .A(\mem[15] [0]),
    .B(_0261_),
    .Y(_0262_)
  );
  NAND _1899_ (
    .A(_0711_),
    .B(_0260_),
    .Y(_0263_)
  );
  NAND _1900_ (
    .A(_0262_),
    .B(_0263_),
    .Y(_0040_)
  );
  NAND _1901_ (
    .A(\mem[15] [1]),
    .B(_0261_),
    .Y(_0264_)
  );
  NAND _1902_ (
    .A(_0716_),
    .B(_0260_),
    .Y(_0265_)
  );
  NAND _1903_ (
    .A(_0264_),
    .B(_0265_),
    .Y(_0041_)
  );
  NAND _1904_ (
    .A(\mem[15] [2]),
    .B(_0261_),
    .Y(_0266_)
  );
  NAND _1905_ (
    .A(_0721_),
    .B(_0260_),
    .Y(_0267_)
  );
  NAND _1906_ (
    .A(_0266_),
    .B(_0267_),
    .Y(_0042_)
  );
  NAND _1907_ (
    .A(\mem[15] [3]),
    .B(_0261_),
    .Y(_0268_)
  );
  NAND _1908_ (
    .A(_0726_),
    .B(_0260_),
    .Y(_0269_)
  );
  NAND _1909_ (
    .A(_0268_),
    .B(_0269_),
    .Y(_0043_)
  );
  NAND _1910_ (
    .A(\mem[15] [4]),
    .B(_0261_),
    .Y(_0270_)
  );
  NAND _1911_ (
    .A(_0731_),
    .B(_0260_),
    .Y(_0271_)
  );
  NAND _1912_ (
    .A(_0270_),
    .B(_0271_),
    .Y(_0044_)
  );
  NAND _1913_ (
    .A(\mem[15] [5]),
    .B(_0261_),
    .Y(_0272_)
  );
  NAND _1914_ (
    .A(_0736_),
    .B(_0260_),
    .Y(_0273_)
  );
  NAND _1915_ (
    .A(_0272_),
    .B(_0273_),
    .Y(_0045_)
  );
  (* src = "./initial_logic_synth/VC1_fifo_synth.v:71" *)
  DFF _1916_ (
    .C(clk),
    .D(_0000_[0]),
    .Q(cnt[0])
  );
  (* src = "./initial_logic_synth/VC1_fifo_synth.v:71" *)
  DFF _1917_ (
    .C(clk),
    .D(_0000_[1]),
    .Q(cnt[1])
  );
  (* src = "./initial_logic_synth/VC1_fifo_synth.v:71" *)
  DFF _1918_ (
    .C(clk),
    .D(_0000_[2]),
    .Q(cnt[2])
  );
  (* src = "./initial_logic_synth/VC1_fifo_synth.v:71" *)
  DFF _1919_ (
    .C(clk),
    .D(_0000_[3]),
    .Q(cnt[3])
  );
  (* src = "./initial_logic_synth/VC1_fifo_synth.v:71" *)
  DFF _1920_ (
    .C(clk),
    .D(_0000_[4]),
    .Q(cnt[4])
  );
  (* src = "./initial_logic_synth/VC1_fifo_synth.v:52" *)
  DFF _1921_ (
    .C(clk),
    .D(_0001_[0]),
    .Q(data_out_VC1[0])
  );
  (* src = "./initial_logic_synth/VC1_fifo_synth.v:52" *)
  DFF _1922_ (
    .C(clk),
    .D(_0001_[1]),
    .Q(data_out_VC1[1])
  );
  (* src = "./initial_logic_synth/VC1_fifo_synth.v:52" *)
  DFF _1923_ (
    .C(clk),
    .D(_0001_[2]),
    .Q(data_out_VC1[2])
  );
  (* src = "./initial_logic_synth/VC1_fifo_synth.v:52" *)
  DFF _1924_ (
    .C(clk),
    .D(_0001_[3]),
    .Q(data_out_VC1[3])
  );
  (* src = "./initial_logic_synth/VC1_fifo_synth.v:52" *)
  DFF _1925_ (
    .C(clk),
    .D(_0001_[4]),
    .Q(data_out_VC1[4])
  );
  (* src = "./initial_logic_synth/VC1_fifo_synth.v:52" *)
  DFF _1926_ (
    .C(clk),
    .D(_0001_[5]),
    .Q(data_out_VC1[5])
  );
  (* src = "./initial_logic_synth/VC1_fifo_synth.v:33" *)
  DFF _1927_ (
    .C(clk),
    .D(_0003_[0]),
    .Q(wr_ptr[0])
  );
  (* src = "./initial_logic_synth/VC1_fifo_synth.v:33" *)
  DFF _1928_ (
    .C(clk),
    .D(_0003_[1]),
    .Q(wr_ptr[1])
  );
  (* src = "./initial_logic_synth/VC1_fifo_synth.v:33" *)
  DFF _1929_ (
    .C(clk),
    .D(_0003_[2]),
    .Q(wr_ptr[2])
  );
  (* src = "./initial_logic_synth/VC1_fifo_synth.v:33" *)
  DFF _1930_ (
    .C(clk),
    .D(_0003_[3]),
    .Q(wr_ptr[3])
  );
  DFF _1931_ (
    .C(clk),
    .D(_0004_),
    .Q(\mem[0] [0])
  );
  DFF _1932_ (
    .C(clk),
    .D(_0005_),
    .Q(\mem[0] [1])
  );
  DFF _1933_ (
    .C(clk),
    .D(_0006_),
    .Q(\mem[0] [2])
  );
  DFF _1934_ (
    .C(clk),
    .D(_0007_),
    .Q(\mem[0] [3])
  );
  DFF _1935_ (
    .C(clk),
    .D(_0008_),
    .Q(\mem[0] [4])
  );
  DFF _1936_ (
    .C(clk),
    .D(_0009_),
    .Q(\mem[0] [5])
  );
  DFF _1937_ (
    .C(clk),
    .D(_0046_),
    .Q(\mem[1] [0])
  );
  DFF _1938_ (
    .C(clk),
    .D(_0047_),
    .Q(\mem[1] [1])
  );
  DFF _1939_ (
    .C(clk),
    .D(_0048_),
    .Q(\mem[1] [2])
  );
  DFF _1940_ (
    .C(clk),
    .D(_0049_),
    .Q(\mem[1] [3])
  );
  DFF _1941_ (
    .C(clk),
    .D(_0050_),
    .Q(\mem[1] [4])
  );
  DFF _1942_ (
    .C(clk),
    .D(_0051_),
    .Q(\mem[1] [5])
  );
  DFF _1943_ (
    .C(clk),
    .D(_0052_),
    .Q(\mem[2] [0])
  );
  DFF _1944_ (
    .C(clk),
    .D(_0053_),
    .Q(\mem[2] [1])
  );
  DFF _1945_ (
    .C(clk),
    .D(_0054_),
    .Q(\mem[2] [2])
  );
  DFF _1946_ (
    .C(clk),
    .D(_0055_),
    .Q(\mem[2] [3])
  );
  DFF _1947_ (
    .C(clk),
    .D(_0056_),
    .Q(\mem[2] [4])
  );
  DFF _1948_ (
    .C(clk),
    .D(_0057_),
    .Q(\mem[2] [5])
  );
  DFF _1949_ (
    .C(clk),
    .D(_0058_),
    .Q(\mem[3] [0])
  );
  DFF _1950_ (
    .C(clk),
    .D(_0059_),
    .Q(\mem[3] [1])
  );
  DFF _1951_ (
    .C(clk),
    .D(_0060_),
    .Q(\mem[3] [2])
  );
  DFF _1952_ (
    .C(clk),
    .D(_0061_),
    .Q(\mem[3] [3])
  );
  DFF _1953_ (
    .C(clk),
    .D(_0062_),
    .Q(\mem[3] [4])
  );
  DFF _1954_ (
    .C(clk),
    .D(_0063_),
    .Q(\mem[3] [5])
  );
  DFF _1955_ (
    .C(clk),
    .D(_0064_),
    .Q(\mem[4] [0])
  );
  DFF _1956_ (
    .C(clk),
    .D(_0065_),
    .Q(\mem[4] [1])
  );
  DFF _1957_ (
    .C(clk),
    .D(_0066_),
    .Q(\mem[4] [2])
  );
  DFF _1958_ (
    .C(clk),
    .D(_0067_),
    .Q(\mem[4] [3])
  );
  DFF _1959_ (
    .C(clk),
    .D(_0068_),
    .Q(\mem[4] [4])
  );
  DFF _1960_ (
    .C(clk),
    .D(_0069_),
    .Q(\mem[4] [5])
  );
  DFF _1961_ (
    .C(clk),
    .D(_0070_),
    .Q(\mem[5] [0])
  );
  DFF _1962_ (
    .C(clk),
    .D(_0071_),
    .Q(\mem[5] [1])
  );
  DFF _1963_ (
    .C(clk),
    .D(_0072_),
    .Q(\mem[5] [2])
  );
  DFF _1964_ (
    .C(clk),
    .D(_0073_),
    .Q(\mem[5] [3])
  );
  DFF _1965_ (
    .C(clk),
    .D(_0074_),
    .Q(\mem[5] [4])
  );
  DFF _1966_ (
    .C(clk),
    .D(_0075_),
    .Q(\mem[5] [5])
  );
  DFF _1967_ (
    .C(clk),
    .D(_0076_),
    .Q(\mem[6] [0])
  );
  DFF _1968_ (
    .C(clk),
    .D(_0077_),
    .Q(\mem[6] [1])
  );
  DFF _1969_ (
    .C(clk),
    .D(_0078_),
    .Q(\mem[6] [2])
  );
  DFF _1970_ (
    .C(clk),
    .D(_0079_),
    .Q(\mem[6] [3])
  );
  DFF _1971_ (
    .C(clk),
    .D(_0080_),
    .Q(\mem[6] [4])
  );
  DFF _1972_ (
    .C(clk),
    .D(_0081_),
    .Q(\mem[6] [5])
  );
  DFF _1973_ (
    .C(clk),
    .D(_0082_),
    .Q(\mem[7] [0])
  );
  DFF _1974_ (
    .C(clk),
    .D(_0083_),
    .Q(\mem[7] [1])
  );
  DFF _1975_ (
    .C(clk),
    .D(_0084_),
    .Q(\mem[7] [2])
  );
  DFF _1976_ (
    .C(clk),
    .D(_0085_),
    .Q(\mem[7] [3])
  );
  DFF _1977_ (
    .C(clk),
    .D(_0086_),
    .Q(\mem[7] [4])
  );
  DFF _1978_ (
    .C(clk),
    .D(_0087_),
    .Q(\mem[7] [5])
  );
  DFF _1979_ (
    .C(clk),
    .D(_0088_),
    .Q(\mem[8] [0])
  );
  DFF _1980_ (
    .C(clk),
    .D(_0089_),
    .Q(\mem[8] [1])
  );
  DFF _1981_ (
    .C(clk),
    .D(_0090_),
    .Q(\mem[8] [2])
  );
  DFF _1982_ (
    .C(clk),
    .D(_0091_),
    .Q(\mem[8] [3])
  );
  DFF _1983_ (
    .C(clk),
    .D(_0092_),
    .Q(\mem[8] [4])
  );
  DFF _1984_ (
    .C(clk),
    .D(_0093_),
    .Q(\mem[8] [5])
  );
  DFF _1985_ (
    .C(clk),
    .D(_0094_),
    .Q(\mem[9] [0])
  );
  DFF _1986_ (
    .C(clk),
    .D(_0095_),
    .Q(\mem[9] [1])
  );
  DFF _1987_ (
    .C(clk),
    .D(_0096_),
    .Q(\mem[9] [2])
  );
  DFF _1988_ (
    .C(clk),
    .D(_0097_),
    .Q(\mem[9] [3])
  );
  DFF _1989_ (
    .C(clk),
    .D(_0098_),
    .Q(\mem[9] [4])
  );
  DFF _1990_ (
    .C(clk),
    .D(_0099_),
    .Q(\mem[9] [5])
  );
  DFF _1991_ (
    .C(clk),
    .D(_0010_),
    .Q(\mem[10] [0])
  );
  DFF _1992_ (
    .C(clk),
    .D(_0011_),
    .Q(\mem[10] [1])
  );
  DFF _1993_ (
    .C(clk),
    .D(_0012_),
    .Q(\mem[10] [2])
  );
  DFF _1994_ (
    .C(clk),
    .D(_0013_),
    .Q(\mem[10] [3])
  );
  DFF _1995_ (
    .C(clk),
    .D(_0014_),
    .Q(\mem[10] [4])
  );
  DFF _1996_ (
    .C(clk),
    .D(_0015_),
    .Q(\mem[10] [5])
  );
  DFF _1997_ (
    .C(clk),
    .D(_0016_),
    .Q(\mem[11] [0])
  );
  DFF _1998_ (
    .C(clk),
    .D(_0017_),
    .Q(\mem[11] [1])
  );
  DFF _1999_ (
    .C(clk),
    .D(_0018_),
    .Q(\mem[11] [2])
  );
  DFF _2000_ (
    .C(clk),
    .D(_0019_),
    .Q(\mem[11] [3])
  );
  DFF _2001_ (
    .C(clk),
    .D(_0020_),
    .Q(\mem[11] [4])
  );
  DFF _2002_ (
    .C(clk),
    .D(_0021_),
    .Q(\mem[11] [5])
  );
  DFF _2003_ (
    .C(clk),
    .D(_0022_),
    .Q(\mem[12] [0])
  );
  DFF _2004_ (
    .C(clk),
    .D(_0023_),
    .Q(\mem[12] [1])
  );
  DFF _2005_ (
    .C(clk),
    .D(_0024_),
    .Q(\mem[12] [2])
  );
  DFF _2006_ (
    .C(clk),
    .D(_0025_),
    .Q(\mem[12] [3])
  );
  DFF _2007_ (
    .C(clk),
    .D(_0026_),
    .Q(\mem[12] [4])
  );
  DFF _2008_ (
    .C(clk),
    .D(_0027_),
    .Q(\mem[12] [5])
  );
  DFF _2009_ (
    .C(clk),
    .D(_0028_),
    .Q(\mem[13] [0])
  );
  DFF _2010_ (
    .C(clk),
    .D(_0029_),
    .Q(\mem[13] [1])
  );
  DFF _2011_ (
    .C(clk),
    .D(_0030_),
    .Q(\mem[13] [2])
  );
  DFF _2012_ (
    .C(clk),
    .D(_0031_),
    .Q(\mem[13] [3])
  );
  DFF _2013_ (
    .C(clk),
    .D(_0032_),
    .Q(\mem[13] [4])
  );
  DFF _2014_ (
    .C(clk),
    .D(_0033_),
    .Q(\mem[13] [5])
  );
  DFF _2015_ (
    .C(clk),
    .D(_0034_),
    .Q(\mem[14] [0])
  );
  DFF _2016_ (
    .C(clk),
    .D(_0035_),
    .Q(\mem[14] [1])
  );
  DFF _2017_ (
    .C(clk),
    .D(_0036_),
    .Q(\mem[14] [2])
  );
  DFF _2018_ (
    .C(clk),
    .D(_0037_),
    .Q(\mem[14] [3])
  );
  DFF _2019_ (
    .C(clk),
    .D(_0038_),
    .Q(\mem[14] [4])
  );
  DFF _2020_ (
    .C(clk),
    .D(_0039_),
    .Q(\mem[14] [5])
  );
  DFF _2021_ (
    .C(clk),
    .D(_0040_),
    .Q(\mem[15] [0])
  );
  DFF _2022_ (
    .C(clk),
    .D(_0041_),
    .Q(\mem[15] [1])
  );
  DFF _2023_ (
    .C(clk),
    .D(_0042_),
    .Q(\mem[15] [2])
  );
  DFF _2024_ (
    .C(clk),
    .D(_0043_),
    .Q(\mem[15] [3])
  );
  DFF _2025_ (
    .C(clk),
    .D(_0044_),
    .Q(\mem[15] [4])
  );
  DFF _2026_ (
    .C(clk),
    .D(_0045_),
    .Q(\mem[15] [5])
  );
  DFF _2027_ (
    .C(clk),
    .D(_0002_[0]),
    .Q(rd_ptr[0])
  );
  DFF _2028_ (
    .C(clk),
    .D(_0002_[1]),
    .Q(rd_ptr[1])
  );
  DFF _2029_ (
    .C(clk),
    .D(_0002_[2]),
    .Q(rd_ptr[2])
  );
  DFF _2030_ (
    .C(clk),
    .D(_0002_[3]),
    .Q(rd_ptr[3])
  );
  assign i = 32'd16;
endmodule

(* src = "./arbitro_mux_synthes/arbitro_enrutamiento_synth.v:5" *)
module arbitro_enrutamiento_synth(VC0, VC1, clk, reset_L, VC0_empty, VC1_empty, D1_pause, D0_pause, VC1_pop, VC0_pop, D0_push, D1_push, D0_out, D1_out);
  (* src = "./arbitro_mux_synthes/arbitro_enrutamiento_synth.v:9" *)
  output [5:0] D0_out;
  (* src = "./arbitro_mux_synthes/arbitro_enrutamiento_synth.v:7" *)
  input D0_pause;
  (* src = "./arbitro_mux_synthes/arbitro_enrutamiento_synth.v:8" *)
  output D0_push;
  (* src = "./arbitro_mux_synthes/arbitro_enrutamiento_synth.v:9" *)
  output [5:0] D1_out;
  (* src = "./arbitro_mux_synthes/arbitro_enrutamiento_synth.v:7" *)
  input D1_pause;
  (* src = "./arbitro_mux_synthes/arbitro_enrutamiento_synth.v:8" *)
  output D1_push;
  (* src = "./arbitro_mux_synthes/arbitro_enrutamiento_synth.v:5" *)
  input [5:0] VC0;
  (* src = "./arbitro_mux_synthes/arbitro_enrutamiento_synth.v:7" *)
  input VC0_empty;
  (* src = "./arbitro_mux_synthes/arbitro_enrutamiento_synth.v:8" *)
  output VC0_pop;
  (* src = "./arbitro_mux_synthes/arbitro_enrutamiento_synth.v:5" *)
  input [5:0] VC1;
  (* src = "./arbitro_mux_synthes/arbitro_enrutamiento_synth.v:7" *)
  input VC1_empty;
  (* src = "./arbitro_mux_synthes/arbitro_enrutamiento_synth.v:8" *)
  output VC1_pop;
  (* src = "./arbitro_mux_synthes/arbitro_enrutamiento_synth.v:6" *)
  input clk;
  (* src = "./arbitro_mux_synthes/arbitro_enrutamiento_synth.v:11" *)
  wire pop_delay_VC0;
  (* src = "./arbitro_mux_synthes/arbitro_enrutamiento_synth.v:11" *)
  wire pop_delay_VC1;
  (* src = "./arbitro_mux_synthes/arbitro_enrutamiento_synth.v:6" *)
  input reset_L;
  (* module_not_derived = 32'd1 *)
  (* src = "./arbitro_mux_synthes/arbitro_enrutamiento_synth.v:13" *)
  arbitro_mux_synth u_arbitro_mux_synthes (
    .D0_out(D0_out),
    .D0_push(D0_push),
    .D1_out(D1_out),
    .D1_push(D1_push),
    .VC0(VC0),
    .VC0_empty(VC0_empty),
    .VC1(VC1),
    .VC1_empty(VC1_empty),
    .clk(clk),
    .pop_delay_VC0(pop_delay_VC0),
    .pop_delay_VC1(pop_delay_VC1),
    .reset_L(reset_L)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./arbitro_mux_synthes/arbitro_enrutamiento_synth.v:29" *)
  logica_pops_synth u_logica_pops_synth (
    .D0_pause(D0_pause),
    .D1_pause(D1_pause),
    .VC0_empty(VC0_empty),
    .VC0_pop(VC0_pop),
    .VC1_empty(VC1_empty),
    .VC1_pop(VC1_pop),
    .clk(clk),
    .pop_delay_VC0(pop_delay_VC0),
    .pop_delay_VC1(pop_delay_VC1),
    .reset_L(reset_L)
  );
endmodule

(* src = "./arbitro_mux_synthes/arbitro_mux_synth.v:1" *)
module arbitro_mux_synth(reset_L, clk, VC0, VC1, pop_delay_VC0, pop_delay_VC1, VC0_empty, VC1_empty, D0_out, D1_out, D0_push, D1_push);
  (* src = "./arbitro_mux_synthes/arbitro_mux_synth.v:9" *)
  wire [5:0] _000_;
  (* src = "./arbitro_mux_synthes/arbitro_mux_synth.v:9" *)
  wire _001_;
  (* src = "./arbitro_mux_synthes/arbitro_mux_synth.v:9" *)
  wire [5:0] _002_;
  wire _003_;
  wire _004_;
  wire _005_;
  wire _006_;
  wire _007_;
  wire _008_;
  wire _009_;
  wire _010_;
  wire _011_;
  wire _012_;
  wire _013_;
  wire _014_;
  wire _015_;
  wire _016_;
  wire _017_;
  wire _018_;
  wire _019_;
  wire _020_;
  wire _021_;
  wire _022_;
  wire _023_;
  wire _024_;
  wire _025_;
  wire _026_;
  wire _027_;
  wire _028_;
  wire _029_;
  wire _030_;
  wire _031_;
  wire _032_;
  wire _033_;
  wire _034_;
  wire _035_;
  wire _036_;
  wire _037_;
  wire _038_;
  wire _039_;
  wire _040_;
  wire _041_;
  wire _042_;
  wire _043_;
  wire _044_;
  wire _045_;
  wire _046_;
  wire _047_;
  wire _048_;
  wire _049_;
  wire _050_;
  wire _051_;
  wire _052_;
  wire _053_;
  wire _054_;
  wire _055_;
  wire _056_;
  wire _057_;
  (* src = "./arbitro_mux_synthes/arbitro_mux_synth.v:6" *)
  output [5:0] D0_out;
  (* src = "./arbitro_mux_synthes/arbitro_mux_synth.v:7" *)
  output D0_push;
  (* src = "./arbitro_mux_synthes/arbitro_mux_synth.v:6" *)
  output [5:0] D1_out;
  (* src = "./arbitro_mux_synthes/arbitro_mux_synth.v:7" *)
  output D1_push;
  (* src = "./arbitro_mux_synthes/arbitro_mux_synth.v:2" *)
  input [5:0] VC0;
  (* src = "./arbitro_mux_synthes/arbitro_mux_synth.v:5" *)
  input VC0_empty;
  (* src = "./arbitro_mux_synthes/arbitro_mux_synth.v:3" *)
  input [5:0] VC1;
  (* src = "./arbitro_mux_synthes/arbitro_mux_synth.v:5" *)
  input VC1_empty;
  (* src = "./arbitro_mux_synthes/arbitro_mux_synth.v:1" *)
  input clk;
  (* src = "./arbitro_mux_synthes/arbitro_mux_synth.v:4" *)
  input pop_delay_VC0;
  (* src = "./arbitro_mux_synthes/arbitro_mux_synth.v:4" *)
  input pop_delay_VC1;
  (* src = "./arbitro_mux_synthes/arbitro_mux_synth.v:1" *)
  input reset_L;
  NOT _058_ (
    .A(VC1[4]),
    .Y(_003_)
  );
  NOT _059_ (
    .A(VC0[4]),
    .Y(_004_)
  );
  NOT _060_ (
    .A(reset_L),
    .Y(_005_)
  );
  NOT _061_ (
    .A(VC1[0]),
    .Y(_006_)
  );
  NOT _062_ (
    .A(VC1[1]),
    .Y(_007_)
  );
  NOT _063_ (
    .A(VC1[2]),
    .Y(_008_)
  );
  NOT _064_ (
    .A(VC1[3]),
    .Y(_009_)
  );
  NOT _065_ (
    .A(VC1[5]),
    .Y(_010_)
  );
  NOT _066_ (
    .A(VC0[0]),
    .Y(_011_)
  );
  NOT _067_ (
    .A(VC0[1]),
    .Y(_012_)
  );
  NOT _068_ (
    .A(VC0[2]),
    .Y(_013_)
  );
  NOT _069_ (
    .A(VC0[3]),
    .Y(_014_)
  );
  NOT _070_ (
    .A(VC0[5]),
    .Y(_015_)
  );
  NOR _071_ (
    .A(VC0_empty),
    .B(VC0[4]),
    .Y(_016_)
  );
  NAND _072_ (
    .A(pop_delay_VC0),
    .B(_016_),
    .Y(_017_)
  );
  NAND _073_ (
    .A(pop_delay_VC1),
    .B(VC0_empty),
    .Y(_018_)
  );
  NOR _074_ (
    .A(VC1_empty),
    .B(_018_),
    .Y(_019_)
  );
  NAND _075_ (
    .A(_003_),
    .B(_019_),
    .Y(_020_)
  );
  NAND _076_ (
    .A(_017_),
    .B(_020_),
    .Y(_021_)
  );
  NAND _077_ (
    .A(reset_L),
    .B(_021_),
    .Y(_022_)
  );
  NOT _078_ (
    .A(_022_),
    .Y(_001_)
  );
  NOR _079_ (
    .A(VC0_empty),
    .B(_004_),
    .Y(_023_)
  );
  NAND _080_ (
    .A(pop_delay_VC0),
    .B(_023_),
    .Y(_024_)
  );
  NOR _081_ (
    .A(_011_),
    .B(_024_),
    .Y(_025_)
  );
  NAND _082_ (
    .A(VC1[4]),
    .B(_019_),
    .Y(_026_)
  );
  NOR _083_ (
    .A(_006_),
    .B(_026_),
    .Y(_027_)
  );
  NOR _084_ (
    .A(_025_),
    .B(_027_),
    .Y(_028_)
  );
  NOR _085_ (
    .A(_005_),
    .B(_028_),
    .Y(_002_[0])
  );
  NOR _086_ (
    .A(_012_),
    .B(_024_),
    .Y(_029_)
  );
  NOR _087_ (
    .A(_007_),
    .B(_026_),
    .Y(_030_)
  );
  NOR _088_ (
    .A(_029_),
    .B(_030_),
    .Y(_031_)
  );
  NOR _089_ (
    .A(_005_),
    .B(_031_),
    .Y(_002_[1])
  );
  NOR _090_ (
    .A(_013_),
    .B(_024_),
    .Y(_032_)
  );
  NOR _091_ (
    .A(_008_),
    .B(_026_),
    .Y(_033_)
  );
  NOR _092_ (
    .A(_032_),
    .B(_033_),
    .Y(_034_)
  );
  NOR _093_ (
    .A(_005_),
    .B(_034_),
    .Y(_002_[2])
  );
  NOR _094_ (
    .A(_014_),
    .B(_024_),
    .Y(_035_)
  );
  NOR _095_ (
    .A(_009_),
    .B(_026_),
    .Y(_036_)
  );
  NOR _096_ (
    .A(_035_),
    .B(_036_),
    .Y(_037_)
  );
  NOR _097_ (
    .A(_005_),
    .B(_037_),
    .Y(_002_[3])
  );
  NAND _098_ (
    .A(_024_),
    .B(_026_),
    .Y(_038_)
  );
  NAND _099_ (
    .A(reset_L),
    .B(_038_),
    .Y(_039_)
  );
  NOT _100_ (
    .A(_039_),
    .Y(_002_[4])
  );
  NOR _101_ (
    .A(_015_),
    .B(_024_),
    .Y(_040_)
  );
  NOR _102_ (
    .A(_010_),
    .B(_026_),
    .Y(_041_)
  );
  NOR _103_ (
    .A(_040_),
    .B(_041_),
    .Y(_042_)
  );
  NOR _104_ (
    .A(_005_),
    .B(_042_),
    .Y(_002_[5])
  );
  NOR _105_ (
    .A(_011_),
    .B(_017_),
    .Y(_043_)
  );
  NOR _106_ (
    .A(_006_),
    .B(_020_),
    .Y(_044_)
  );
  NOR _107_ (
    .A(_043_),
    .B(_044_),
    .Y(_045_)
  );
  NOR _108_ (
    .A(_005_),
    .B(_045_),
    .Y(_000_[0])
  );
  NOR _109_ (
    .A(_012_),
    .B(_017_),
    .Y(_046_)
  );
  NOR _110_ (
    .A(_007_),
    .B(_020_),
    .Y(_047_)
  );
  NOR _111_ (
    .A(_046_),
    .B(_047_),
    .Y(_048_)
  );
  NOR _112_ (
    .A(_005_),
    .B(_048_),
    .Y(_000_[1])
  );
  NOR _113_ (
    .A(_013_),
    .B(_017_),
    .Y(_049_)
  );
  NOR _114_ (
    .A(_008_),
    .B(_020_),
    .Y(_050_)
  );
  NOR _115_ (
    .A(_049_),
    .B(_050_),
    .Y(_051_)
  );
  NOR _116_ (
    .A(_005_),
    .B(_051_),
    .Y(_000_[2])
  );
  NOR _117_ (
    .A(_014_),
    .B(_017_),
    .Y(_052_)
  );
  NOR _118_ (
    .A(_009_),
    .B(_020_),
    .Y(_053_)
  );
  NOR _119_ (
    .A(_052_),
    .B(_053_),
    .Y(_054_)
  );
  NOR _120_ (
    .A(_005_),
    .B(_054_),
    .Y(_000_[3])
  );
  NOR _121_ (
    .A(_015_),
    .B(_017_),
    .Y(_055_)
  );
  NOR _122_ (
    .A(_010_),
    .B(_020_),
    .Y(_056_)
  );
  NOR _123_ (
    .A(_055_),
    .B(_056_),
    .Y(_057_)
  );
  NOR _124_ (
    .A(_005_),
    .B(_057_),
    .Y(_000_[5])
  );
  (* src = "./arbitro_mux_synthes/arbitro_mux_synth.v:9" *)
  DFF _125_ (
    .C(clk),
    .D(_000_[0]),
    .Q(D0_out[0])
  );
  (* src = "./arbitro_mux_synthes/arbitro_mux_synth.v:9" *)
  DFF _126_ (
    .C(clk),
    .D(_000_[1]),
    .Q(D0_out[1])
  );
  (* src = "./arbitro_mux_synthes/arbitro_mux_synth.v:9" *)
  DFF _127_ (
    .C(clk),
    .D(_000_[2]),
    .Q(D0_out[2])
  );
  (* src = "./arbitro_mux_synthes/arbitro_mux_synth.v:9" *)
  DFF _128_ (
    .C(clk),
    .D(_000_[3]),
    .Q(D0_out[3])
  );
  (* src = "./arbitro_mux_synthes/arbitro_mux_synth.v:9" *)
  DFF _129_ (
    .C(clk),
    .D(_000_[5]),
    .Q(D0_out[5])
  );
  (* src = "./arbitro_mux_synthes/arbitro_mux_synth.v:9" *)
  DFF _130_ (
    .C(clk),
    .D(_002_[0]),
    .Q(D1_out[0])
  );
  (* src = "./arbitro_mux_synthes/arbitro_mux_synth.v:9" *)
  DFF _131_ (
    .C(clk),
    .D(_002_[1]),
    .Q(D1_out[1])
  );
  (* src = "./arbitro_mux_synthes/arbitro_mux_synth.v:9" *)
  DFF _132_ (
    .C(clk),
    .D(_002_[2]),
    .Q(D1_out[2])
  );
  (* src = "./arbitro_mux_synthes/arbitro_mux_synth.v:9" *)
  DFF _133_ (
    .C(clk),
    .D(_002_[3]),
    .Q(D1_out[3])
  );
  (* src = "./arbitro_mux_synthes/arbitro_mux_synth.v:9" *)
  DFF _134_ (
    .C(clk),
    .D(_002_[5]),
    .Q(D1_out[5])
  );
  (* src = "./arbitro_mux_synthes/arbitro_mux_synth.v:9" *)
  DFF _135_ (
    .C(clk),
    .D(_001_),
    .Q(D0_push)
  );
  (* src = "./arbitro_mux_synthes/arbitro_mux_synth.v:9" *)
  DFF _136_ (
    .C(clk),
    .D(_002_[4]),
    .Q(D1_push)
  );
  assign _000_[4] = 1'h0;
  assign D0_out[4] = 1'h0;
  assign D1_out[4] = D1_push;
endmodule

(* src = "./initial_logic_synth/comb_initial_synth.v:1" *)
module comb_initial_synth(clk, reset, pause_vc0, pause_vc1, empty_main_fifo, pop_main_fifo, valid_pop_out);
  wire _0_;
  wire _1_;
  wire _2_;
  wire _3_;
  (* src = "./initial_logic_synth/comb_initial_synth.v:1" *)
  input clk;
  (* src = "./initial_logic_synth/comb_initial_synth.v:5" *)
  input empty_main_fifo;
  (* src = "./initial_logic_synth/comb_initial_synth.v:3" *)
  input pause_vc0;
  (* src = "./initial_logic_synth/comb_initial_synth.v:4" *)
  input pause_vc1;
  (* src = "./initial_logic_synth/comb_initial_synth.v:6" *)
  output pop_main_fifo;
  (* src = "./initial_logic_synth/comb_initial_synth.v:2" *)
  input reset;
  (* src = "./initial_logic_synth/comb_initial_synth.v:7" *)
  output valid_pop_out;
  NOT _4_ (
    .A(empty_main_fifo),
    .Y(_0_)
  );
  NAND _5_ (
    .A(_0_),
    .B(reset),
    .Y(_1_)
  );
  NOR _6_ (
    .A(pause_vc0),
    .B(pause_vc1),
    .Y(_2_)
  );
  NOT _7_ (
    .A(_2_),
    .Y(_3_)
  );
  NOR _8_ (
    .A(_1_),
    .B(_3_),
    .Y(pop_main_fifo)
  );
  (* src = "./initial_logic_synth/comb_initial_synth.v:17" *)
  DFF _9_ (
    .C(clk),
    .D(pop_main_fifo),
    .Q(valid_pop_out)
  );
endmodule

(* src = "./initial_logic_synth/demux_initial_synth.v:1" *)
module demux_initial_synth(clk, data_in_demux_initial, valid_pop_out, reset, data_out_demux_initial_vc0, data_out_demux_initial_vc1, push_vc0, push_vc1);
  (* src = "./initial_logic_synth/demux_initial_synth.v:10" *)
  wire [5:0] _00_;
  (* src = "./initial_logic_synth/demux_initial_synth.v:10" *)
  wire [5:0] _01_;
  (* src = "./initial_logic_synth/demux_initial_synth.v:10" *)
  wire _02_;
  (* src = "./initial_logic_synth/demux_initial_synth.v:10" *)
  wire _03_;
  wire _04_;
  wire _05_;
  wire _06_;
  wire _07_;
  wire _08_;
  wire _09_;
  wire _10_;
  wire _11_;
  wire _12_;
  wire _13_;
  wire _14_;
  wire _15_;
  wire _16_;
  (* src = "./initial_logic_synth/demux_initial_synth.v:1" *)
  input clk;
  (* src = "./initial_logic_synth/demux_initial_synth.v:2" *)
  input [5:0] data_in_demux_initial;
  (* src = "./initial_logic_synth/demux_initial_synth.v:5" *)
  output [5:0] data_out_demux_initial_vc0;
  (* src = "./initial_logic_synth/demux_initial_synth.v:6" *)
  output [5:0] data_out_demux_initial_vc1;
  (* src = "./initial_logic_synth/demux_initial_synth.v:7" *)
  output push_vc0;
  (* src = "./initial_logic_synth/demux_initial_synth.v:8" *)
  output push_vc1;
  (* src = "./initial_logic_synth/demux_initial_synth.v:4" *)
  input reset;
  (* src = "./initial_logic_synth/demux_initial_synth.v:3" *)
  input valid_pop_out;
  NOT _17_ (
    .A(data_in_demux_initial[0]),
    .Y(_04_)
  );
  NOT _18_ (
    .A(data_in_demux_initial[1]),
    .Y(_05_)
  );
  NOT _19_ (
    .A(data_in_demux_initial[2]),
    .Y(_06_)
  );
  NOT _20_ (
    .A(data_in_demux_initial[3]),
    .Y(_07_)
  );
  NOT _21_ (
    .A(data_in_demux_initial[4]),
    .Y(_08_)
  );
  NAND _22_ (
    .A(valid_pop_out),
    .B(reset),
    .Y(_09_)
  );
  NOT _23_ (
    .A(_09_),
    .Y(_10_)
  );
  NOR _24_ (
    .A(data_in_demux_initial[5]),
    .B(_09_),
    .Y(_02_)
  );
  NAND _25_ (
    .A(data_in_demux_initial[0]),
    .B(_02_),
    .Y(_11_)
  );
  NOT _26_ (
    .A(_11_),
    .Y(_00_[0])
  );
  NAND _27_ (
    .A(data_in_demux_initial[1]),
    .B(_02_),
    .Y(_12_)
  );
  NOT _28_ (
    .A(_12_),
    .Y(_00_[1])
  );
  NAND _29_ (
    .A(data_in_demux_initial[2]),
    .B(_02_),
    .Y(_13_)
  );
  NOT _30_ (
    .A(_13_),
    .Y(_00_[2])
  );
  NAND _31_ (
    .A(data_in_demux_initial[3]),
    .B(_02_),
    .Y(_14_)
  );
  NOT _32_ (
    .A(_14_),
    .Y(_00_[3])
  );
  NAND _33_ (
    .A(data_in_demux_initial[4]),
    .B(_02_),
    .Y(_15_)
  );
  NOT _34_ (
    .A(_15_),
    .Y(_00_[4])
  );
  NAND _35_ (
    .A(data_in_demux_initial[5]),
    .B(_10_),
    .Y(_16_)
  );
  NOT _36_ (
    .A(_16_),
    .Y(_03_)
  );
  NOR _37_ (
    .A(_04_),
    .B(_16_),
    .Y(_01_[0])
  );
  NOR _38_ (
    .A(_05_),
    .B(_16_),
    .Y(_01_[1])
  );
  NOR _39_ (
    .A(_06_),
    .B(_16_),
    .Y(_01_[2])
  );
  NOR _40_ (
    .A(_07_),
    .B(_16_),
    .Y(_01_[3])
  );
  NOR _41_ (
    .A(_08_),
    .B(_16_),
    .Y(_01_[4])
  );
  NOT _42_ (
    .A(_16_),
    .Y(_01_[5])
  );
  (* src = "./initial_logic_synth/demux_initial_synth.v:10" *)
  DFF _43_ (
    .C(clk),
    .D(_01_[0]),
    .Q(data_out_demux_initial_vc1[0])
  );
  (* src = "./initial_logic_synth/demux_initial_synth.v:10" *)
  DFF _44_ (
    .C(clk),
    .D(_01_[1]),
    .Q(data_out_demux_initial_vc1[1])
  );
  (* src = "./initial_logic_synth/demux_initial_synth.v:10" *)
  DFF _45_ (
    .C(clk),
    .D(_01_[2]),
    .Q(data_out_demux_initial_vc1[2])
  );
  (* src = "./initial_logic_synth/demux_initial_synth.v:10" *)
  DFF _46_ (
    .C(clk),
    .D(_01_[3]),
    .Q(data_out_demux_initial_vc1[3])
  );
  (* src = "./initial_logic_synth/demux_initial_synth.v:10" *)
  DFF _47_ (
    .C(clk),
    .D(_01_[4]),
    .Q(data_out_demux_initial_vc1[4])
  );
  (* src = "./initial_logic_synth/demux_initial_synth.v:10" *)
  DFF _48_ (
    .C(clk),
    .D(_01_[5]),
    .Q(data_out_demux_initial_vc1[5])
  );
  (* src = "./initial_logic_synth/demux_initial_synth.v:10" *)
  DFF _49_ (
    .C(clk),
    .D(_03_),
    .Q(push_vc1)
  );
  (* src = "./initial_logic_synth/demux_initial_synth.v:10" *)
  DFF _50_ (
    .C(clk),
    .D(_00_[0]),
    .Q(data_out_demux_initial_vc0[0])
  );
  (* src = "./initial_logic_synth/demux_initial_synth.v:10" *)
  DFF _51_ (
    .C(clk),
    .D(_00_[1]),
    .Q(data_out_demux_initial_vc0[1])
  );
  (* src = "./initial_logic_synth/demux_initial_synth.v:10" *)
  DFF _52_ (
    .C(clk),
    .D(_00_[2]),
    .Q(data_out_demux_initial_vc0[2])
  );
  (* src = "./initial_logic_synth/demux_initial_synth.v:10" *)
  DFF _53_ (
    .C(clk),
    .D(_00_[3]),
    .Q(data_out_demux_initial_vc0[3])
  );
  (* src = "./initial_logic_synth/demux_initial_synth.v:10" *)
  DFF _54_ (
    .C(clk),
    .D(_00_[4]),
    .Q(data_out_demux_initial_vc0[4])
  );
  (* src = "./initial_logic_synth/demux_initial_synth.v:10" *)
  DFF _55_ (
    .C(clk),
    .D(1'h0),
    .Q(data_out_demux_initial_vc0[5])
  );
  (* src = "./initial_logic_synth/demux_initial_synth.v:10" *)
  DFF _56_ (
    .C(clk),
    .D(_02_),
    .Q(push_vc0)
  );
  assign _00_[5] = 1'h0;
endmodule

(* src = "./final_logic_synth/final_logic_synth.v:5" *)
module final_logic_synth(data_out_VC0, data_out_VC1, clk, reset_L, empty_fifo_VC0, empty_fifo_VC1, init, D0_pop, D1_pop, Umbral_D0, Umbral_D1, data_out_D0_synth, data_out_D1_synth, pop_VC0_fifo_synth, pop_VC1_fifo_synth, error_D1, error_D0, empty_fifo_D1, empty_fifo_D0);
  (* src = "./final_logic_synth/final_logic_synth.v:28" *)
  wire _0_;
  (* src = "./final_logic_synth/final_logic_synth.v:29" *)
  wire _1_;
  wire _2_;
  wire _3_;
  (* src = "./final_logic_synth/final_logic_synth.v:19" *)
  wire [5:0] D0_out;
  (* src = "./final_logic_synth/final_logic_synth.v:11" *)
  input D0_pop;
  (* src = "./final_logic_synth/final_logic_synth.v:18" *)
  wire D0_push;
  (* src = "./final_logic_synth/final_logic_synth.v:19" *)
  wire [5:0] D1_out;
  (* src = "./final_logic_synth/final_logic_synth.v:11" *)
  input D1_pop;
  (* src = "./final_logic_synth/final_logic_synth.v:18" *)
  wire D1_push;
  (* src = "./final_logic_synth/final_logic_synth.v:12" *)
  input [3:0] Umbral_D0;
  (* src = "./final_logic_synth/final_logic_synth.v:13" *)
  input [3:0] Umbral_D1;
  (* src = "./final_logic_synth/final_logic_synth.v:48" *)
  (* unused_bits = "0" *)
  wire almost_empty_fifo_D0;
  (* src = "./final_logic_synth/final_logic_synth.v:64" *)
  (* unused_bits = "0" *)
  wire almost_empty_fifo_D1;
  (* src = "./final_logic_synth/final_logic_synth.v:29" *)
  wire almost_full_fifo_D0;
  (* src = "./final_logic_synth/final_logic_synth.v:28" *)
  wire almost_full_fifo_D1;
  (* src = "./final_logic_synth/final_logic_synth.v:10" *)
  input clk;
  (* src = "./final_logic_synth/final_logic_synth.v:14" *)
  output [5:0] data_out_D0_synth;
  (* src = "./final_logic_synth/final_logic_synth.v:14" *)
  output [5:0] data_out_D1_synth;
  (* src = "./final_logic_synth/final_logic_synth.v:9" *)
  input [5:0] data_out_VC0;
  (* src = "./final_logic_synth/final_logic_synth.v:9" *)
  input [5:0] data_out_VC1;
  (* src = "./final_logic_synth/final_logic_synth.v:16" *)
  output empty_fifo_D0;
  (* src = "./final_logic_synth/final_logic_synth.v:16" *)
  output empty_fifo_D1;
  (* src = "./final_logic_synth/final_logic_synth.v:10" *)
  input empty_fifo_VC0;
  (* src = "./final_logic_synth/final_logic_synth.v:10" *)
  input empty_fifo_VC1;
  (* src = "./final_logic_synth/final_logic_synth.v:16" *)
  output error_D0;
  (* src = "./final_logic_synth/final_logic_synth.v:16" *)
  output error_D1;
  (* src = "./final_logic_synth/final_logic_synth.v:29" *)
  wire full_fifo_D0;
  (* src = "./final_logic_synth/final_logic_synth.v:28" *)
  wire full_fifo_D1;
  (* src = "./final_logic_synth/final_logic_synth.v:10" *)
  input init;
  (* src = "./final_logic_synth/final_logic_synth.v:15" *)
  output pop_VC0_fifo_synth;
  (* src = "./final_logic_synth/final_logic_synth.v:15" *)
  output pop_VC1_fifo_synth;
  (* src = "./final_logic_synth/final_logic_synth.v:10" *)
  input reset_L;
  NOR _4_ (
    .A(full_fifo_D1),
    .B(almost_full_fifo_D1),
    .Y(_2_)
  );
  NOT _5_ (
    .A(_2_),
    .Y(_0_)
  );
  NOR _6_ (
    .A(full_fifo_D0),
    .B(almost_full_fifo_D0),
    .Y(_3_)
  );
  NOT _7_ (
    .A(_3_),
    .Y(_1_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./final_logic_synth/final_logic_synth.v:38" *)
  D0_fifo_synth u_D0_fifo_synth (
    .Umbral_D0(Umbral_D0),
    .almost_empty_fifo_D0(almost_empty_fifo_D0),
    .almost_full_fifo_D0(almost_full_fifo_D0),
    .clk(clk),
    .data_in(D0_out),
    .data_out_D0_synth(data_out_D0_synth),
    .empty_fifo_D0(empty_fifo_D0),
    .error_D0(error_D0),
    .full_fifo_D0(full_fifo_D0),
    .init(init),
    .rd_enable(D0_pop),
    .reset_L(reset_L),
    .wr_enable(D0_push)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./final_logic_synth/final_logic_synth.v:54" *)
  D1_fifo_synth u_D1_fifo_synth (
    .Umbral_D1(Umbral_D1),
    .almost_empty_fifo_D1(almost_empty_fifo_D1),
    .almost_full_fifo_D1(almost_full_fifo_D1),
    .clk(clk),
    .data_in(D1_out),
    .data_out_D1_synth(data_out_D1_synth),
    .empty_fifo_D1(empty_fifo_D1),
    .error_D1(error_D1),
    .full_fifo_D1(full_fifo_D1),
    .init(init),
    .rd_enable(D1_pop),
    .reset_L(reset_L),
    .wr_enable(D1_push)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./final_logic_synth/final_logic_synth.v:21" *)
  arbitro_enrutamiento_synth u_arbitro_enrutamiento_synth (
    .D0_out(D0_out),
    .D0_pause(_1_),
    .D0_push(D0_push),
    .D1_out(D1_out),
    .D1_pause(_0_),
    .D1_push(D1_push),
    .VC0(data_out_VC0),
    .VC0_empty(empty_fifo_VC0),
    .VC0_pop(pop_VC0_fifo_synth),
    .VC1(data_out_VC1),
    .VC1_empty(empty_fifo_VC1),
    .VC1_pop(pop_VC1_fifo_synth),
    .clk(clk),
    .reset_L(reset_L)
  );
endmodule

(* dynports =  1  *)
(* top =  1  *)
(* src = "./full_logic_synth/full_logic_synth.v:6" *)
module full_logic_synth(clk, reset, wr_enable, data_in, D0_pop, D1_pop, Umbral_Main, Umbral_VC0, Umbral_VC1, Umbral_D0, Umbral_D1, init, umbral_MFs, umbral_VCs, umbral_Ds, data_out_D0_synth, data_out_D1_synth, error_D0, error_D1, error_out, active_out, idle_out, empty_fifo_D0, empty_fifo_D1);
  (* src = "./full_logic_synth/full_logic_synth.v:12" *)
  input D0_pop;
  (* src = "./full_logic_synth/full_logic_synth.v:12" *)
  input D1_pop;
  (* src = "./full_logic_synth/full_logic_synth.v:16" *)
  input [3:0] Umbral_D0;
  (* src = "./full_logic_synth/full_logic_synth.v:17" *)
  input [3:0] Umbral_D1;
  (* src = "./full_logic_synth/full_logic_synth.v:13" *)
  input [3:0] Umbral_Main;
  (* src = "./full_logic_synth/full_logic_synth.v:14" *)
  input [3:0] Umbral_VC0;
  (* src = "./full_logic_synth/full_logic_synth.v:15" *)
  input [3:0] Umbral_VC1;
  (* src = "./full_logic_synth/full_logic_synth.v:25" *)
  output active_out;
  (* src = "./full_logic_synth/full_logic_synth.v:62" *)
  (* unused_bits = "0" *)
  wire almost_empty_fifo_VC0;
  (* src = "./full_logic_synth/full_logic_synth.v:68" *)
  (* unused_bits = "0" *)
  wire almost_empty_fifo_VC1;
  (* src = "./full_logic_synth/full_logic_synth.v:61" *)
  (* unused_bits = "0" *)
  wire almost_full_fifo_VC0;
  (* src = "./full_logic_synth/full_logic_synth.v:67" *)
  (* unused_bits = "0" *)
  wire almost_full_fifo_VC1;
  (* src = "./full_logic_synth/full_logic_synth.v:10" *)
  input clk;
  (* src = "./full_logic_synth/full_logic_synth.v:11" *)
  input [5:0] data_in;
  (* src = "./full_logic_synth/full_logic_synth.v:22" *)
  output [5:0] data_out_D0_synth;
  (* src = "./full_logic_synth/full_logic_synth.v:22" *)
  output [5:0] data_out_D1_synth;
  (* src = "./full_logic_synth/full_logic_synth.v:32" *)
  wire [5:0] data_out_VC0;
  (* src = "./full_logic_synth/full_logic_synth.v:32" *)
  wire [5:0] data_out_VC1;
  (* src = "./full_logic_synth/full_logic_synth.v:27" *)
  output empty_fifo_D0;
  (* src = "./full_logic_synth/full_logic_synth.v:28" *)
  output empty_fifo_D1;
  (* src = "./full_logic_synth/full_logic_synth.v:33" *)
  wire empty_fifo_VC0;
  (* src = "./full_logic_synth/full_logic_synth.v:33" *)
  wire empty_fifo_VC1;
  (* src = "./full_logic_synth/full_logic_synth.v:35" *)
  wire empty_main_fifo;
  (* src = "./full_logic_synth/full_logic_synth.v:23" *)
  output error_D0;
  (* src = "./full_logic_synth/full_logic_synth.v:23" *)
  output error_D1;
  (* src = "./full_logic_synth/full_logic_synth.v:63" *)
  wire error_VC0;
  (* src = "./full_logic_synth/full_logic_synth.v:69" *)
  wire error_VC1;
  (* src = "./full_logic_synth/full_logic_synth.v:34" *)
  wire error_main;
  (* src = "./full_logic_synth/full_logic_synth.v:24" *)
  output error_out;
  (* src = "./full_logic_synth/full_logic_synth.v:59" *)
  (* unused_bits = "0" *)
  wire full_fifo_VC0;
  (* src = "./full_logic_synth/full_logic_synth.v:65" *)
  (* unused_bits = "0" *)
  wire full_fifo_VC1;
  (* src = "./full_logic_synth/full_logic_synth.v:26" *)
  output idle_out;
  (* src = "./full_logic_synth/full_logic_synth.v:18" *)
  input init;
  (* src = "./full_logic_synth/full_logic_synth.v:37" *)
  (* unused_bits = "0" *)
  wire next_active;
  (* src = "./full_logic_synth/full_logic_synth.v:36" *)
  (* unused_bits = "0" *)
  wire next_error;
  (* src = "./full_logic_synth/full_logic_synth.v:38" *)
  (* unused_bits = "0" *)
  wire next_idle;
  (* src = "./full_logic_synth/full_logic_synth.v:40" *)
  (* unused_bits = "0 1 2 3" *)
  wire [3:0] next_state;
  (* src = "./full_logic_synth/full_logic_synth.v:46" *)
  (* unused_bits = "0 1 2 3" *)
  wire [3:0] next_umbral_Ds;
  (* src = "./full_logic_synth/full_logic_synth.v:44" *)
  (* unused_bits = "0 1 2 3" *)
  wire [3:0] next_umbral_MFs;
  (* src = "./full_logic_synth/full_logic_synth.v:45" *)
  (* unused_bits = "0 1 2 3" *)
  wire [3:0] next_umbral_VCs;
  (* src = "./full_logic_synth/full_logic_synth.v:31" *)
  wire pop_VC0_fifo_synth;
  (* src = "./full_logic_synth/full_logic_synth.v:31" *)
  wire pop_VC1_fifo_synth;
  (* src = "./full_logic_synth/full_logic_synth.v:39" *)
  (* unused_bits = "0 1 2 3" *)
  wire [3:0] present_state;
  (* src = "./full_logic_synth/full_logic_synth.v:10" *)
  input reset;
  (* src = "./full_logic_synth/full_logic_synth.v:21" *)
  input [3:0] umbral_Ds;
  (* src = "./full_logic_synth/full_logic_synth.v:43" *)
  wire [3:0] umbral_Ds_out;
  (* src = "./full_logic_synth/full_logic_synth.v:19" *)
  input [3:0] umbral_MFs;
  (* src = "./full_logic_synth/full_logic_synth.v:41" *)
  wire [3:0] umbral_MFs_out;
  (* src = "./full_logic_synth/full_logic_synth.v:20" *)
  input [3:0] umbral_VCs;
  (* src = "./full_logic_synth/full_logic_synth.v:42" *)
  wire [3:0] umbral_VCs_out;
  (* src = "./full_logic_synth/full_logic_synth.v:10" *)
  input wr_enable;
  (* module_not_derived = 32'd1 *)
  (* src = "./full_logic_synth/full_logic_synth.v:75" *)
  final_logic_synth final_logic_synth_1 (
    .D0_pop(D0_pop),
    .D1_pop(D1_pop),
    .Umbral_D0(umbral_Ds_out),
    .Umbral_D1(umbral_Ds_out),
    .clk(clk),
    .data_out_D0_synth(data_out_D0_synth),
    .data_out_D1_synth(data_out_D1_synth),
    .data_out_VC0(data_out_VC0),
    .data_out_VC1(data_out_VC1),
    .empty_fifo_D0(empty_fifo_D0),
    .empty_fifo_D1(empty_fifo_D1),
    .empty_fifo_VC0(empty_fifo_VC0),
    .empty_fifo_VC1(empty_fifo_VC1),
    .error_D0(error_D0),
    .error_D1(error_D1),
    .init(init),
    .pop_VC0_fifo_synth(pop_VC0_fifo_synth),
    .pop_VC1_fifo_synth(pop_VC1_fifo_synth),
    .reset_L(reset)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./full_logic_synth/full_logic_synth.v:48" *)
  initial_logic_synth initial_logic_synth_1 (
    .Umbral_Main(umbral_MFs_out),
    .Umbral_VC0(umbral_VCs_out),
    .Umbral_VC1(umbral_VCs_out),
    .almost_empty_fifo_VC0(almost_empty_fifo_VC0),
    .almost_empty_fifo_VC1(almost_empty_fifo_VC1),
    .almost_full_fifo_VC0(almost_full_fifo_VC0),
    .almost_full_fifo_VC1(almost_full_fifo_VC1),
    .clk(clk),
    .data_in(data_in),
    .data_out_VC0(data_out_VC0),
    .data_out_VC1(data_out_VC1),
    .empty_fifo_VC0(empty_fifo_VC0),
    .empty_fifo_VC1(empty_fifo_VC1),
    .empty_main_fifo(empty_main_fifo),
    .error_VC0(error_VC0),
    .error_VC1(error_VC1),
    .error_main(error_main),
    .full_fifo_VC0(full_fifo_VC0),
    .full_fifo_VC1(full_fifo_VC1),
    .init(init),
    .pop_VC0_fifo_synth(pop_VC0_fifo_synth),
    .pop_VC1_fifo_synth(pop_VC1_fifo_synth),
    .reset(reset),
    .wr_enable(wr_enable)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./full_logic_synth/full_logic_synth.v:96" *)
  state_machine_synth state_machine_synth_1 (
    .active_out(active_out),
    .clk(clk),
    .empty_fifo_D0(empty_fifo_D0),
    .empty_fifo_D1(empty_fifo_D1),
    .empty_fifo_VC0(empty_fifo_VC0),
    .empty_fifo_VC1(empty_fifo_VC1),
    .empty_main_fifo(empty_main_fifo),
    .error_D0(error_D0),
    .error_D1(error_D1),
    .error_VC0(error_VC0),
    .error_VC1(error_VC1),
    .error_main(error_main),
    .error_out(error_out),
    .idle_out(idle_out),
    .init(init),
    .next_active(next_active),
    .next_error(next_error),
    .next_idle(next_idle),
    .next_state(next_state),
    .next_umbral_Ds(next_umbral_Ds),
    .next_umbral_MFs(next_umbral_MFs),
    .next_umbral_VCs(next_umbral_VCs),
    .present_state(present_state),
    .reset(reset),
    .umbral_Ds(umbral_Ds),
    .umbral_Ds_out(umbral_Ds_out),
    .umbral_MFs(umbral_MFs),
    .umbral_MFs_out(umbral_MFs_out),
    .umbral_VCs(umbral_VCs),
    .umbral_VCs_out(umbral_VCs_out)
  );
endmodule

(* dynports =  1  *)
(* src = "./initial_logic_synth/initial_logic_synth.v:7" *)
module initial_logic_synth(clk, reset, wr_enable, init, data_in, pop_VC0_fifo_synth, pop_VC1_fifo_synth, Umbral_Main, Umbral_VC0, Umbral_VC1, error_main, empty_main_fifo, full_fifo_VC0, empty_fifo_VC0, almost_full_fifo_VC0, almost_empty_fifo_VC0, error_VC0, data_out_VC0, full_fifo_VC1, empty_fifo_VC1, almost_full_fifo_VC1, almost_empty_fifo_VC1, error_VC1, data_out_VC1);
  (* src = "./initial_logic_synth/initial_logic_synth.v:15" *)
  input [3:0] Umbral_Main;
  (* src = "./initial_logic_synth/initial_logic_synth.v:16" *)
  input [3:0] Umbral_VC0;
  (* src = "./initial_logic_synth/initial_logic_synth.v:17" *)
  input [3:0] Umbral_VC1;
  (* src = "./initial_logic_synth/initial_logic_synth.v:37" *)
  (* unused_bits = "0" *)
  wire almost_empty_fifo;
  (* src = "./initial_logic_synth/initial_logic_synth.v:23" *)
  output almost_empty_fifo_VC0;
  (* src = "./initial_logic_synth/initial_logic_synth.v:29" *)
  output almost_empty_fifo_VC1;
  (* src = "./initial_logic_synth/initial_logic_synth.v:37" *)
  (* unused_bits = "0" *)
  wire almost_full_fifo;
  (* src = "./initial_logic_synth/initial_logic_synth.v:22" *)
  output almost_full_fifo_VC0;
  (* src = "./initial_logic_synth/initial_logic_synth.v:28" *)
  output almost_full_fifo_VC1;
  (* src = "./initial_logic_synth/initial_logic_synth.v:12" *)
  input clk;
  (* src = "./initial_logic_synth/initial_logic_synth.v:13" *)
  input [5:0] data_in;
  (* src = "./initial_logic_synth/initial_logic_synth.v:38" *)
  wire [5:0] data_in_demux_initial;
  (* src = "./initial_logic_synth/initial_logic_synth.v:25" *)
  output [5:0] data_out_VC0;
  (* src = "./initial_logic_synth/initial_logic_synth.v:31" *)
  output [5:0] data_out_VC1;
  (* src = "./initial_logic_synth/initial_logic_synth.v:34" *)
  wire [5:0] data_out_demux_initial_vc0;
  (* src = "./initial_logic_synth/initial_logic_synth.v:35" *)
  wire [5:0] data_out_demux_initial_vc1;
  (* src = "./initial_logic_synth/initial_logic_synth.v:21" *)
  output empty_fifo_VC0;
  (* src = "./initial_logic_synth/initial_logic_synth.v:27" *)
  output empty_fifo_VC1;
  (* src = "./initial_logic_synth/initial_logic_synth.v:19" *)
  output empty_main_fifo;
  (* src = "./initial_logic_synth/initial_logic_synth.v:24" *)
  output error_VC0;
  (* src = "./initial_logic_synth/initial_logic_synth.v:30" *)
  output error_VC1;
  (* src = "./initial_logic_synth/initial_logic_synth.v:18" *)
  output error_main;
  (* src = "./initial_logic_synth/initial_logic_synth.v:37" *)
  (* unused_bits = "0" *)
  wire full_fifo;
  (* src = "./initial_logic_synth/initial_logic_synth.v:20" *)
  output full_fifo_VC0;
  (* src = "./initial_logic_synth/initial_logic_synth.v:26" *)
  output full_fifo_VC1;
  (* src = "./initial_logic_synth/initial_logic_synth.v:12" *)
  input init;
  (* src = "./initial_logic_synth/initial_logic_synth.v:14" *)
  input pop_VC0_fifo_synth;
  (* src = "./initial_logic_synth/initial_logic_synth.v:14" *)
  input pop_VC1_fifo_synth;
  (* src = "./initial_logic_synth/initial_logic_synth.v:36" *)
  wire pop_main_fifo;
  (* src = "./initial_logic_synth/initial_logic_synth.v:39" *)
  wire push_vc0;
  (* src = "./initial_logic_synth/initial_logic_synth.v:39" *)
  wire push_vc1;
  (* src = "./initial_logic_synth/initial_logic_synth.v:12" *)
  input reset;
  (* src = "./initial_logic_synth/initial_logic_synth.v:36" *)
  wire valid_pop_out;
  (* src = "./initial_logic_synth/initial_logic_synth.v:12" *)
  input wr_enable;
  (* module_not_derived = 32'd1 *)
  (* src = "./initial_logic_synth/initial_logic_synth.v:48" *)
  comb_initial_synth comb_initial_synth_1 (
    .clk(clk),
    .empty_main_fifo(empty_main_fifo),
    .pause_vc0(almost_full_fifo_VC0),
    .pause_vc1(almost_full_fifo_VC1),
    .pop_main_fifo(pop_main_fifo),
    .reset(reset),
    .valid_pop_out(valid_pop_out)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./initial_logic_synth/initial_logic_synth.v:51" *)
  demux_initial_synth demux_initial_synth_1 (
    .clk(clk),
    .data_in_demux_initial(data_in_demux_initial),
    .data_out_demux_initial_vc0(data_out_demux_initial_vc0),
    .data_out_demux_initial_vc1(data_out_demux_initial_vc1),
    .push_vc0(push_vc0),
    .push_vc1(push_vc1),
    .reset(reset),
    .valid_pop_out(valid_pop_out)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./initial_logic_synth/initial_logic_synth.v:55" *)
  VC0_fifo_synth fifo_VC0 (
    .Umbral_VC0(Umbral_VC0),
    .almost_empty_fifo_VC0(almost_empty_fifo_VC0),
    .almost_full_fifo_VC0(almost_full_fifo_VC0),
    .clk(clk),
    .data_in(data_out_demux_initial_vc0),
    .data_out_VC0(data_out_VC0),
    .empty_fifo_VC0(empty_fifo_VC0),
    .error_VC0(error_VC0),
    .full_fifo_VC0(full_fifo_VC0),
    .init({ 5'h00, init }),
    .rd_enable(pop_VC0_fifo_synth),
    .reset(reset),
    .wr_enable(push_vc0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./initial_logic_synth/initial_logic_synth.v:59" *)
  VC1_fifo_synth fifo_VC1 (
    .Umbral_VC1(Umbral_VC1),
    .almost_empty_fifo_VC1(almost_empty_fifo_VC1),
    .almost_full_fifo_VC1(almost_full_fifo_VC1),
    .clk(clk),
    .data_in(data_out_demux_initial_vc1),
    .data_out_VC1(data_out_VC1),
    .empty_fifo_VC1(empty_fifo_VC1),
    .error_VC1(error_VC1),
    .full_fifo_VC1(full_fifo_VC1),
    .init(init),
    .rd_enable(pop_VC1_fifo_synth),
    .reset(reset),
    .wr_enable(push_vc1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./initial_logic_synth/initial_logic_synth.v:41" *)
  main_fifo_synth fifo_main (
    .Umbral_Main(Umbral_Main),
    .almost_empty_fifo(almost_empty_fifo),
    .almost_full_fifo(almost_full_fifo),
    .clk(clk),
    .data_in(data_in),
    .data_out(data_in_demux_initial),
    .empty_fifo(empty_main_fifo),
    .error(error_main),
    .full_fifo(full_fifo),
    .init(init),
    .rd_enable(pop_main_fifo),
    .reset(reset),
    .wr_enable(wr_enable)
  );
endmodule

(* src = "./arbitro_mux_synthes/logica_pops_synth.v:1" *)
module logica_pops_synth(VC0_empty, VC1_empty, D0_pause, D1_pause, clk, reset_L, VC0_pop, VC1_pop, pop_delay_VC0, pop_delay_VC1);
  (* src = "./arbitro_mux_synthes/logica_pops_synth.v:4" *)
  wire _00_;
  (* src = "./arbitro_mux_synthes/logica_pops_synth.v:4" *)
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire _06_;
  wire _07_;
  (* src = "./arbitro_mux_synthes/logica_pops_synth.v:1" *)
  input D0_pause;
  (* src = "./arbitro_mux_synthes/logica_pops_synth.v:1" *)
  input D1_pause;
  (* src = "./arbitro_mux_synthes/logica_pops_synth.v:1" *)
  input VC0_empty;
  (* src = "./arbitro_mux_synthes/logica_pops_synth.v:2" *)
  output VC0_pop;
  (* src = "./arbitro_mux_synthes/logica_pops_synth.v:1" *)
  input VC1_empty;
  (* src = "./arbitro_mux_synthes/logica_pops_synth.v:2" *)
  output VC1_pop;
  (* src = "./arbitro_mux_synthes/logica_pops_synth.v:1" *)
  input clk;
  (* src = "./arbitro_mux_synthes/logica_pops_synth.v:2" *)
  output pop_delay_VC0;
  (* src = "./arbitro_mux_synthes/logica_pops_synth.v:2" *)
  output pop_delay_VC1;
  (* src = "./arbitro_mux_synthes/logica_pops_synth.v:1" *)
  input reset_L;
  NOT _08_ (
    .A(reset_L),
    .Y(_02_)
  );
  NOT _09_ (
    .A(VC1_empty),
    .Y(_03_)
  );
  NOT _10_ (
    .A(D1_pause),
    .Y(_04_)
  );
  NOR _11_ (
    .A(_02_),
    .B(D0_pause),
    .Y(_05_)
  );
  NAND _12_ (
    .A(_04_),
    .B(_05_),
    .Y(_06_)
  );
  NOR _13_ (
    .A(VC0_empty),
    .B(_06_),
    .Y(VC0_pop)
  );
  NAND _14_ (
    .A(VC0_empty),
    .B(_03_),
    .Y(_07_)
  );
  NOR _15_ (
    .A(_06_),
    .B(_07_),
    .Y(VC1_pop)
  );
  NOR _16_ (
    .A(VC0_empty),
    .B(_06_),
    .Y(_00_)
  );
  NOR _17_ (
    .A(_06_),
    .B(_07_),
    .Y(_01_)
  );
  (* src = "./arbitro_mux_synthes/logica_pops_synth.v:4" *)
  DFF _18_ (
    .C(clk),
    .D(_01_),
    .Q(pop_delay_VC1)
  );
  (* src = "./arbitro_mux_synthes/logica_pops_synth.v:4" *)
  DFF _19_ (
    .C(clk),
    .D(_00_),
    .Q(pop_delay_VC0)
  );
endmodule

(* dynports =  1  *)
(* src = "./initial_logic_synth/main_fifo_synth.v:1" *)
module main_fifo_synth(clk, reset, wr_enable, rd_enable, init, data_in, Umbral_Main, full_fifo, empty_fifo, almost_full_fifo, almost_empty_fifo, error, data_out);
  (* src = "./initial_logic_synth/main_fifo_synth.v:66" *)
  wire [2:0] _000_;
  (* src = "./initial_logic_synth/main_fifo_synth.v:47" *)
  wire [5:0] _001_;
  (* src = "./initial_logic_synth/main_fifo_synth.v:47" *)
  wire [1:0] _002_;
  (* src = "./initial_logic_synth/main_fifo_synth.v:31" *)
  wire [1:0] _003_;
  wire _004_;
  wire _005_;
  wire _006_;
  wire _007_;
  wire _008_;
  wire _009_;
  wire _010_;
  wire _011_;
  wire _012_;
  wire _013_;
  wire _014_;
  wire _015_;
  wire _016_;
  wire _017_;
  wire _018_;
  wire _019_;
  wire _020_;
  wire _021_;
  wire _022_;
  wire _023_;
  wire _024_;
  wire _025_;
  wire _026_;
  wire _027_;
  wire _028_;
  wire _029_;
  wire _030_;
  wire _031_;
  wire _032_;
  wire _033_;
  wire _034_;
  wire _035_;
  wire _036_;
  wire _037_;
  wire _038_;
  wire _039_;
  wire _040_;
  wire _041_;
  wire _042_;
  wire _043_;
  wire _044_;
  wire _045_;
  wire _046_;
  wire _047_;
  wire _048_;
  wire _049_;
  wire _050_;
  wire _051_;
  wire _052_;
  wire _053_;
  wire _054_;
  wire _055_;
  wire _056_;
  wire _057_;
  wire _058_;
  wire _059_;
  wire _060_;
  wire _061_;
  wire _062_;
  wire _063_;
  wire _064_;
  wire _065_;
  wire _066_;
  wire _067_;
  wire _068_;
  wire _069_;
  wire _070_;
  wire _071_;
  wire _072_;
  wire _073_;
  wire _074_;
  wire _075_;
  wire _076_;
  wire _077_;
  wire _078_;
  wire _079_;
  wire _080_;
  wire _081_;
  wire _082_;
  wire _083_;
  wire _084_;
  wire _085_;
  wire _086_;
  wire _087_;
  wire _088_;
  wire _089_;
  wire _090_;
  wire _091_;
  wire _092_;
  wire _093_;
  wire _094_;
  wire _095_;
  wire _096_;
  wire _097_;
  wire _098_;
  wire _099_;
  wire _100_;
  wire _101_;
  wire _102_;
  wire _103_;
  wire _104_;
  wire _105_;
  wire _106_;
  wire _107_;
  wire _108_;
  wire _109_;
  wire _110_;
  wire _111_;
  wire _112_;
  wire _113_;
  wire _114_;
  wire _115_;
  wire _116_;
  wire _117_;
  wire _118_;
  wire _119_;
  wire _120_;
  wire _121_;
  wire _122_;
  wire _123_;
  wire _124_;
  wire _125_;
  wire _126_;
  wire _127_;
  wire _128_;
  wire _129_;
  wire _130_;
  wire _131_;
  wire _132_;
  wire _133_;
  wire _134_;
  wire _135_;
  wire _136_;
  wire _137_;
  wire _138_;
  wire _139_;
  wire _140_;
  wire _141_;
  wire _142_;
  wire _143_;
  wire _144_;
  wire _145_;
  wire _146_;
  wire _147_;
  wire _148_;
  wire _149_;
  wire _150_;
  wire _151_;
  wire _152_;
  wire _153_;
  wire _154_;
  wire _155_;
  wire _156_;
  wire _157_;
  wire _158_;
  wire _159_;
  wire _160_;
  wire _161_;
  wire _162_;
  wire _163_;
  wire _164_;
  wire _165_;
  wire _166_;
  wire _167_;
  wire _168_;
  wire _169_;
  wire _170_;
  wire _171_;
  wire _172_;
  wire _173_;
  wire _174_;
  wire _175_;
  wire _176_;
  wire _177_;
  wire _178_;
  wire _179_;
  wire _180_;
  wire _181_;
  wire _182_;
  wire _183_;
  wire _184_;
  wire _185_;
  wire _186_;
  wire _187_;
  wire _188_;
  wire _189_;
  wire _190_;
  wire _191_;
  wire _192_;
  wire _193_;
  wire _194_;
  wire _195_;
  wire _196_;
  wire _197_;
  wire _198_;
  wire _199_;
  wire _200_;
  wire _201_;
  wire _202_;
  wire _203_;
  wire _204_;
  wire _205_;
  wire _206_;
  wire _207_;
  wire _208_;
  wire _209_;
  wire _210_;
  wire _211_;
  wire _212_;
  wire _213_;
  wire _214_;
  wire _215_;
  wire _216_;
  wire _217_;
  wire _218_;
  wire _219_;
  wire _220_;
  wire _221_;
  wire _222_;
  wire _223_;
  wire _224_;
  wire _225_;
  wire _226_;
  wire _227_;
  wire _228_;
  wire _229_;
  wire _230_;
  wire _231_;
  wire _232_;
  wire _233_;
  wire _234_;
  wire _235_;
  wire _236_;
  wire _237_;
  wire _238_;
  wire _239_;
  wire _240_;
  wire _241_;
  (* src = "./initial_logic_synth/main_fifo_synth.v:8" *)
  input [3:0] Umbral_Main;
  (* src = "./initial_logic_synth/main_fifo_synth.v:12" *)
  output almost_empty_fifo;
  (* src = "./initial_logic_synth/main_fifo_synth.v:11" *)
  output almost_full_fifo;
  (* src = "./initial_logic_synth/main_fifo_synth.v:6" *)
  input clk;
  (* src = "./initial_logic_synth/main_fifo_synth.v:21" *)
  wire [2:0] cnt;
  (* src = "./initial_logic_synth/main_fifo_synth.v:7" *)
  input [5:0] data_in;
  (* src = "./initial_logic_synth/main_fifo_synth.v:14" *)
  output [5:0] data_out;
  (* src = "./initial_logic_synth/main_fifo_synth.v:10" *)
  output empty_fifo;
  (* src = "./initial_logic_synth/main_fifo_synth.v:13" *)
  output error;
  (* src = "./initial_logic_synth/main_fifo_synth.v:9" *)
  output full_fifo;
  (* src = "./initial_logic_synth/main_fifo_synth.v:6" *)
  input init;
  wire [5:0] \mem[0] ;
  wire [5:0] \mem[1] ;
  wire [5:0] \mem[2] ;
  wire [5:0] \mem[3] ;
  (* src = "./initial_logic_synth/main_fifo_synth.v:6" *)
  input rd_enable;
  (* src = "./initial_logic_synth/main_fifo_synth.v:20" *)
  wire [1:0] rd_ptr;
  (* src = "./initial_logic_synth/main_fifo_synth.v:6" *)
  input reset;
  (* src = "./initial_logic_synth/main_fifo_synth.v:6" *)
  input wr_enable;
  (* src = "./initial_logic_synth/main_fifo_synth.v:19" *)
  wire [1:0] wr_ptr;
  NOT _242_ (
    .A(rd_enable),
    .Y(_236_)
  );
  NOT _243_ (
    .A(wr_enable),
    .Y(_237_)
  );
  NOT _244_ (
    .A(cnt[2]),
    .Y(_238_)
  );
  NOT _245_ (
    .A(cnt[0]),
    .Y(_239_)
  );
  NOT _246_ (
    .A(cnt[1]),
    .Y(_240_)
  );
  NOT _247_ (
    .A(reset),
    .Y(_241_)
  );
  NOT _248_ (
    .A(init),
    .Y(_028_)
  );
  NOT _249_ (
    .A(rd_ptr[1]),
    .Y(_029_)
  );
  NOT _250_ (
    .A(wr_ptr[1]),
    .Y(_030_)
  );
  NOT _251_ (
    .A(\mem[0] [0]),
    .Y(_031_)
  );
  NOT _252_ (
    .A(\mem[0] [1]),
    .Y(_032_)
  );
  NOT _253_ (
    .A(\mem[0] [2]),
    .Y(_033_)
  );
  NOT _254_ (
    .A(\mem[0] [3]),
    .Y(_034_)
  );
  NOT _255_ (
    .A(\mem[0] [4]),
    .Y(_035_)
  );
  NOT _256_ (
    .A(\mem[0] [5]),
    .Y(_036_)
  );
  NOT _257_ (
    .A(\mem[3] [0]),
    .Y(_037_)
  );
  NOT _258_ (
    .A(\mem[3] [1]),
    .Y(_038_)
  );
  NOT _259_ (
    .A(\mem[3] [2]),
    .Y(_039_)
  );
  NOT _260_ (
    .A(\mem[3] [3]),
    .Y(_040_)
  );
  NOT _261_ (
    .A(\mem[3] [4]),
    .Y(_041_)
  );
  NOT _262_ (
    .A(\mem[3] [5]),
    .Y(_042_)
  );
  NOT _263_ (
    .A(Umbral_Main[0]),
    .Y(_043_)
  );
  NOT _264_ (
    .A(Umbral_Main[2]),
    .Y(_044_)
  );
  NOR _265_ (
    .A(cnt[0]),
    .B(cnt[1]),
    .Y(_045_)
  );
  NOT _266_ (
    .A(_045_),
    .Y(_046_)
  );
  NAND _267_ (
    .A(cnt[2]),
    .B(_045_),
    .Y(_047_)
  );
  NOT _268_ (
    .A(_047_),
    .Y(full_fifo)
  );
  NOR _269_ (
    .A(cnt[2]),
    .B(_046_),
    .Y(empty_fifo)
  );
  NAND _270_ (
    .A(_239_),
    .B(Umbral_Main[0]),
    .Y(_048_)
  );
  NAND _271_ (
    .A(cnt[0]),
    .B(_043_),
    .Y(_049_)
  );
  NAND _272_ (
    .A(_048_),
    .B(_049_),
    .Y(_050_)
  );
  NOR _273_ (
    .A(Umbral_Main[3]),
    .B(_050_),
    .Y(_051_)
  );
  NOR _274_ (
    .A(cnt[2]),
    .B(Umbral_Main[2]),
    .Y(_052_)
  );
  NOT _275_ (
    .A(_052_),
    .Y(_053_)
  );
  NOR _276_ (
    .A(_238_),
    .B(_044_),
    .Y(_054_)
  );
  NOR _277_ (
    .A(_052_),
    .B(_054_),
    .Y(_055_)
  );
  NOR _278_ (
    .A(cnt[1]),
    .B(Umbral_Main[1]),
    .Y(_056_)
  );
  NOT _279_ (
    .A(_056_),
    .Y(_057_)
  );
  NAND _280_ (
    .A(cnt[1]),
    .B(Umbral_Main[1]),
    .Y(_058_)
  );
  NOT _281_ (
    .A(_058_),
    .Y(_059_)
  );
  NAND _282_ (
    .A(_057_),
    .B(_058_),
    .Y(_060_)
  );
  NAND _283_ (
    .A(_051_),
    .B(_060_),
    .Y(_061_)
  );
  NOR _284_ (
    .A(_055_),
    .B(_061_),
    .Y(almost_empty_fifo)
  );
  NAND _285_ (
    .A(_053_),
    .B(_056_),
    .Y(_062_)
  );
  NOR _286_ (
    .A(Umbral_Main[0]),
    .B(_059_),
    .Y(_063_)
  );
  NAND _287_ (
    .A(_062_),
    .B(_063_),
    .Y(_064_)
  );
  NAND _288_ (
    .A(Umbral_Main[0]),
    .B(_060_),
    .Y(_065_)
  );
  NOR _289_ (
    .A(Umbral_Main[0]),
    .B(Umbral_Main[1]),
    .Y(_066_)
  );
  NOR _290_ (
    .A(_052_),
    .B(_066_),
    .Y(_067_)
  );
  NOR _291_ (
    .A(_054_),
    .B(_067_),
    .Y(_068_)
  );
  NAND _292_ (
    .A(_065_),
    .B(_068_),
    .Y(_069_)
  );
  NAND _293_ (
    .A(_051_),
    .B(_064_),
    .Y(_070_)
  );
  NOR _294_ (
    .A(_069_),
    .B(_070_),
    .Y(almost_full_fifo)
  );
  NOR _295_ (
    .A(_236_),
    .B(wr_enable),
    .Y(_071_)
  );
  NAND _296_ (
    .A(rd_enable),
    .B(_237_),
    .Y(_072_)
  );
  NOR _297_ (
    .A(rd_enable),
    .B(_237_),
    .Y(_073_)
  );
  NAND _298_ (
    .A(_236_),
    .B(wr_enable),
    .Y(_074_)
  );
  NOR _299_ (
    .A(_071_),
    .B(_073_),
    .Y(_075_)
  );
  NOR _300_ (
    .A(_239_),
    .B(_075_),
    .Y(_076_)
  );
  NAND _301_ (
    .A(_239_),
    .B(_075_),
    .Y(_077_)
  );
  NOR _302_ (
    .A(_241_),
    .B(_028_),
    .Y(_078_)
  );
  NAND _303_ (
    .A(reset),
    .B(init),
    .Y(_079_)
  );
  NAND _304_ (
    .A(_077_),
    .B(_078_),
    .Y(_080_)
  );
  NOR _305_ (
    .A(_076_),
    .B(_080_),
    .Y(_000_[0])
  );
  NAND _306_ (
    .A(_239_),
    .B(_071_),
    .Y(_081_)
  );
  NOR _307_ (
    .A(_239_),
    .B(_074_),
    .Y(_082_)
  );
  NAND _308_ (
    .A(cnt[0]),
    .B(_073_),
    .Y(_083_)
  );
  NAND _309_ (
    .A(_081_),
    .B(_083_),
    .Y(_084_)
  );
  NOR _310_ (
    .A(cnt[1]),
    .B(_084_),
    .Y(_085_)
  );
  NAND _311_ (
    .A(cnt[1]),
    .B(_084_),
    .Y(_086_)
  );
  NAND _312_ (
    .A(_078_),
    .B(_086_),
    .Y(_087_)
  );
  NOR _313_ (
    .A(_085_),
    .B(_087_),
    .Y(_000_[1])
  );
  NOR _314_ (
    .A(_238_),
    .B(_045_),
    .Y(error)
  );
  NOR _315_ (
    .A(empty_fifo),
    .B(error),
    .Y(_088_)
  );
  NOR _316_ (
    .A(_072_),
    .B(_088_),
    .Y(_089_)
  );
  NOR _317_ (
    .A(_240_),
    .B(_083_),
    .Y(_090_)
  );
  NAND _318_ (
    .A(cnt[1]),
    .B(_082_),
    .Y(_091_)
  );
  NOR _319_ (
    .A(_238_),
    .B(_091_),
    .Y(_092_)
  );
  NOR _320_ (
    .A(_238_),
    .B(_071_),
    .Y(_093_)
  );
  NOR _321_ (
    .A(_090_),
    .B(_093_),
    .Y(_094_)
  );
  NOR _322_ (
    .A(_092_),
    .B(_094_),
    .Y(_095_)
  );
  NOR _323_ (
    .A(_089_),
    .B(_095_),
    .Y(_096_)
  );
  NOR _324_ (
    .A(_079_),
    .B(_096_),
    .Y(_000_[2])
  );
  NAND _325_ (
    .A(rd_enable),
    .B(rd_ptr[0]),
    .Y(_097_)
  );
  NOR _326_ (
    .A(rd_enable),
    .B(rd_ptr[0]),
    .Y(_098_)
  );
  NOR _327_ (
    .A(_079_),
    .B(_098_),
    .Y(_099_)
  );
  NAND _328_ (
    .A(_097_),
    .B(_099_),
    .Y(_100_)
  );
  NOT _329_ (
    .A(_100_),
    .Y(_002_[0])
  );
  NOR _330_ (
    .A(_029_),
    .B(_097_),
    .Y(_101_)
  );
  NAND _331_ (
    .A(_029_),
    .B(_097_),
    .Y(_102_)
  );
  NAND _332_ (
    .A(_078_),
    .B(_102_),
    .Y(_103_)
  );
  NOR _333_ (
    .A(_101_),
    .B(_103_),
    .Y(_002_[1])
  );
  NAND _334_ (
    .A(rd_enable),
    .B(_078_),
    .Y(_104_)
  );
  NOR _335_ (
    .A(rd_ptr[0]),
    .B(\mem[2] [0]),
    .Y(_105_)
  );
  NAND _336_ (
    .A(rd_ptr[0]),
    .B(_037_),
    .Y(_106_)
  );
  NAND _337_ (
    .A(rd_ptr[1]),
    .B(_106_),
    .Y(_107_)
  );
  NOR _338_ (
    .A(_105_),
    .B(_107_),
    .Y(_108_)
  );
  NAND _339_ (
    .A(rd_ptr[0]),
    .B(\mem[1] [0]),
    .Y(_109_)
  );
  NOT _340_ (
    .A(_109_),
    .Y(_110_)
  );
  NOR _341_ (
    .A(rd_ptr[0]),
    .B(_031_),
    .Y(_111_)
  );
  NOR _342_ (
    .A(_110_),
    .B(_111_),
    .Y(_112_)
  );
  NOR _343_ (
    .A(rd_ptr[1]),
    .B(_112_),
    .Y(_113_)
  );
  NOR _344_ (
    .A(_108_),
    .B(_113_),
    .Y(_114_)
  );
  NOR _345_ (
    .A(_104_),
    .B(_114_),
    .Y(_001_[0])
  );
  NOR _346_ (
    .A(rd_ptr[0]),
    .B(\mem[2] [1]),
    .Y(_115_)
  );
  NAND _347_ (
    .A(rd_ptr[0]),
    .B(_038_),
    .Y(_116_)
  );
  NAND _348_ (
    .A(rd_ptr[1]),
    .B(_116_),
    .Y(_117_)
  );
  NOR _349_ (
    .A(_115_),
    .B(_117_),
    .Y(_118_)
  );
  NAND _350_ (
    .A(rd_ptr[0]),
    .B(\mem[1] [1]),
    .Y(_119_)
  );
  NOT _351_ (
    .A(_119_),
    .Y(_120_)
  );
  NOR _352_ (
    .A(rd_ptr[0]),
    .B(_032_),
    .Y(_121_)
  );
  NOR _353_ (
    .A(_120_),
    .B(_121_),
    .Y(_122_)
  );
  NOR _354_ (
    .A(rd_ptr[1]),
    .B(_122_),
    .Y(_123_)
  );
  NOR _355_ (
    .A(_118_),
    .B(_123_),
    .Y(_124_)
  );
  NOR _356_ (
    .A(_104_),
    .B(_124_),
    .Y(_001_[1])
  );
  NOR _357_ (
    .A(rd_ptr[0]),
    .B(\mem[2] [2]),
    .Y(_125_)
  );
  NAND _358_ (
    .A(rd_ptr[0]),
    .B(_039_),
    .Y(_126_)
  );
  NAND _359_ (
    .A(rd_ptr[1]),
    .B(_126_),
    .Y(_127_)
  );
  NOR _360_ (
    .A(_125_),
    .B(_127_),
    .Y(_128_)
  );
  NAND _361_ (
    .A(rd_ptr[0]),
    .B(\mem[1] [2]),
    .Y(_129_)
  );
  NOT _362_ (
    .A(_129_),
    .Y(_130_)
  );
  NOR _363_ (
    .A(rd_ptr[0]),
    .B(_033_),
    .Y(_131_)
  );
  NOR _364_ (
    .A(_130_),
    .B(_131_),
    .Y(_132_)
  );
  NOR _365_ (
    .A(rd_ptr[1]),
    .B(_132_),
    .Y(_133_)
  );
  NOR _366_ (
    .A(_128_),
    .B(_133_),
    .Y(_134_)
  );
  NOR _367_ (
    .A(_104_),
    .B(_134_),
    .Y(_001_[2])
  );
  NOR _368_ (
    .A(rd_ptr[0]),
    .B(\mem[2] [3]),
    .Y(_135_)
  );
  NAND _369_ (
    .A(rd_ptr[0]),
    .B(_040_),
    .Y(_136_)
  );
  NAND _370_ (
    .A(rd_ptr[1]),
    .B(_136_),
    .Y(_137_)
  );
  NOR _371_ (
    .A(_135_),
    .B(_137_),
    .Y(_138_)
  );
  NAND _372_ (
    .A(rd_ptr[0]),
    .B(\mem[1] [3]),
    .Y(_139_)
  );
  NOT _373_ (
    .A(_139_),
    .Y(_140_)
  );
  NOR _374_ (
    .A(rd_ptr[0]),
    .B(_034_),
    .Y(_141_)
  );
  NOR _375_ (
    .A(_140_),
    .B(_141_),
    .Y(_142_)
  );
  NOR _376_ (
    .A(rd_ptr[1]),
    .B(_142_),
    .Y(_143_)
  );
  NOR _377_ (
    .A(_138_),
    .B(_143_),
    .Y(_144_)
  );
  NOR _378_ (
    .A(_104_),
    .B(_144_),
    .Y(_001_[3])
  );
  NOR _379_ (
    .A(rd_ptr[0]),
    .B(\mem[2] [4]),
    .Y(_145_)
  );
  NAND _380_ (
    .A(rd_ptr[0]),
    .B(_041_),
    .Y(_146_)
  );
  NAND _381_ (
    .A(rd_ptr[1]),
    .B(_146_),
    .Y(_147_)
  );
  NOR _382_ (
    .A(_145_),
    .B(_147_),
    .Y(_148_)
  );
  NAND _383_ (
    .A(rd_ptr[0]),
    .B(\mem[1] [4]),
    .Y(_149_)
  );
  NOT _384_ (
    .A(_149_),
    .Y(_150_)
  );
  NOR _385_ (
    .A(rd_ptr[0]),
    .B(_035_),
    .Y(_151_)
  );
  NOR _386_ (
    .A(_150_),
    .B(_151_),
    .Y(_152_)
  );
  NOR _387_ (
    .A(rd_ptr[1]),
    .B(_152_),
    .Y(_153_)
  );
  NOR _388_ (
    .A(_148_),
    .B(_153_),
    .Y(_154_)
  );
  NOR _389_ (
    .A(_104_),
    .B(_154_),
    .Y(_001_[4])
  );
  NOR _390_ (
    .A(rd_ptr[0]),
    .B(\mem[2] [5]),
    .Y(_155_)
  );
  NAND _391_ (
    .A(rd_ptr[0]),
    .B(_042_),
    .Y(_156_)
  );
  NAND _392_ (
    .A(rd_ptr[1]),
    .B(_156_),
    .Y(_157_)
  );
  NOR _393_ (
    .A(_155_),
    .B(_157_),
    .Y(_158_)
  );
  NAND _394_ (
    .A(rd_ptr[0]),
    .B(\mem[1] [5]),
    .Y(_159_)
  );
  NOT _395_ (
    .A(_159_),
    .Y(_160_)
  );
  NOR _396_ (
    .A(rd_ptr[0]),
    .B(_036_),
    .Y(_161_)
  );
  NOR _397_ (
    .A(_160_),
    .B(_161_),
    .Y(_162_)
  );
  NOR _398_ (
    .A(rd_ptr[1]),
    .B(_162_),
    .Y(_163_)
  );
  NOR _399_ (
    .A(_158_),
    .B(_163_),
    .Y(_164_)
  );
  NOR _400_ (
    .A(_104_),
    .B(_164_),
    .Y(_001_[5])
  );
  NAND _401_ (
    .A(wr_enable),
    .B(wr_ptr[0]),
    .Y(_165_)
  );
  NOT _402_ (
    .A(_165_),
    .Y(_166_)
  );
  NOR _403_ (
    .A(wr_enable),
    .B(wr_ptr[0]),
    .Y(_167_)
  );
  NOR _404_ (
    .A(_079_),
    .B(_167_),
    .Y(_168_)
  );
  NAND _405_ (
    .A(_165_),
    .B(_168_),
    .Y(_169_)
  );
  NOT _406_ (
    .A(_169_),
    .Y(_003_[0])
  );
  NAND _407_ (
    .A(_030_),
    .B(_165_),
    .Y(_170_)
  );
  NOT _408_ (
    .A(_170_),
    .Y(_171_)
  );
  NAND _409_ (
    .A(wr_ptr[1]),
    .B(_166_),
    .Y(_172_)
  );
  NAND _410_ (
    .A(_170_),
    .B(_172_),
    .Y(_173_)
  );
  NOR _411_ (
    .A(_079_),
    .B(_173_),
    .Y(_003_[1])
  );
  NOR _412_ (
    .A(_237_),
    .B(_079_),
    .Y(_174_)
  );
  NOT _413_ (
    .A(_174_),
    .Y(_175_)
  );
  NOR _414_ (
    .A(_170_),
    .B(_175_),
    .Y(_176_)
  );
  NAND _415_ (
    .A(_171_),
    .B(_174_),
    .Y(_177_)
  );
  NOR _416_ (
    .A(\mem[0] [0]),
    .B(_176_),
    .Y(_178_)
  );
  NOR _417_ (
    .A(data_in[0]),
    .B(_177_),
    .Y(_179_)
  );
  NOR _418_ (
    .A(_178_),
    .B(_179_),
    .Y(_004_)
  );
  NOR _419_ (
    .A(\mem[0] [1]),
    .B(_176_),
    .Y(_180_)
  );
  NOR _420_ (
    .A(data_in[1]),
    .B(_177_),
    .Y(_181_)
  );
  NOR _421_ (
    .A(_180_),
    .B(_181_),
    .Y(_005_)
  );
  NOR _422_ (
    .A(\mem[0] [2]),
    .B(_176_),
    .Y(_182_)
  );
  NOR _423_ (
    .A(data_in[2]),
    .B(_177_),
    .Y(_183_)
  );
  NOR _424_ (
    .A(_182_),
    .B(_183_),
    .Y(_006_)
  );
  NOR _425_ (
    .A(\mem[0] [3]),
    .B(_176_),
    .Y(_184_)
  );
  NOR _426_ (
    .A(data_in[3]),
    .B(_177_),
    .Y(_185_)
  );
  NOR _427_ (
    .A(_184_),
    .B(_185_),
    .Y(_007_)
  );
  NOR _428_ (
    .A(\mem[0] [4]),
    .B(_176_),
    .Y(_186_)
  );
  NOR _429_ (
    .A(data_in[4]),
    .B(_177_),
    .Y(_187_)
  );
  NOR _430_ (
    .A(_186_),
    .B(_187_),
    .Y(_008_)
  );
  NOR _431_ (
    .A(\mem[0] [5]),
    .B(_176_),
    .Y(_188_)
  );
  NOR _432_ (
    .A(data_in[5]),
    .B(_177_),
    .Y(_189_)
  );
  NOR _433_ (
    .A(_188_),
    .B(_189_),
    .Y(_009_)
  );
  NOR _434_ (
    .A(_079_),
    .B(_165_),
    .Y(_190_)
  );
  NOT _435_ (
    .A(_190_),
    .Y(_191_)
  );
  NOR _436_ (
    .A(wr_ptr[1]),
    .B(_191_),
    .Y(_192_)
  );
  NAND _437_ (
    .A(_030_),
    .B(_190_),
    .Y(_193_)
  );
  NAND _438_ (
    .A(data_in[0]),
    .B(_192_),
    .Y(_194_)
  );
  NAND _439_ (
    .A(\mem[1] [0]),
    .B(_193_),
    .Y(_195_)
  );
  NAND _440_ (
    .A(_194_),
    .B(_195_),
    .Y(_010_)
  );
  NAND _441_ (
    .A(data_in[1]),
    .B(_192_),
    .Y(_196_)
  );
  NAND _442_ (
    .A(\mem[1] [1]),
    .B(_193_),
    .Y(_197_)
  );
  NAND _443_ (
    .A(_196_),
    .B(_197_),
    .Y(_011_)
  );
  NAND _444_ (
    .A(data_in[2]),
    .B(_192_),
    .Y(_198_)
  );
  NAND _445_ (
    .A(\mem[1] [2]),
    .B(_193_),
    .Y(_199_)
  );
  NAND _446_ (
    .A(_198_),
    .B(_199_),
    .Y(_012_)
  );
  NAND _447_ (
    .A(data_in[3]),
    .B(_192_),
    .Y(_200_)
  );
  NAND _448_ (
    .A(\mem[1] [3]),
    .B(_193_),
    .Y(_201_)
  );
  NAND _449_ (
    .A(_200_),
    .B(_201_),
    .Y(_013_)
  );
  NAND _450_ (
    .A(data_in[4]),
    .B(_192_),
    .Y(_202_)
  );
  NAND _451_ (
    .A(\mem[1] [4]),
    .B(_193_),
    .Y(_203_)
  );
  NAND _452_ (
    .A(_202_),
    .B(_203_),
    .Y(_014_)
  );
  NAND _453_ (
    .A(data_in[5]),
    .B(_192_),
    .Y(_204_)
  );
  NAND _454_ (
    .A(\mem[1] [5]),
    .B(_193_),
    .Y(_205_)
  );
  NAND _455_ (
    .A(_204_),
    .B(_205_),
    .Y(_015_)
  );
  NOR _456_ (
    .A(wr_ptr[0]),
    .B(_030_),
    .Y(_206_)
  );
  NAND _457_ (
    .A(wr_ptr[1]),
    .B(_174_),
    .Y(_207_)
  );
  NOR _458_ (
    .A(wr_ptr[0]),
    .B(_207_),
    .Y(_208_)
  );
  NAND _459_ (
    .A(_174_),
    .B(_206_),
    .Y(_209_)
  );
  NAND _460_ (
    .A(data_in[0]),
    .B(_208_),
    .Y(_210_)
  );
  NAND _461_ (
    .A(\mem[2] [0]),
    .B(_209_),
    .Y(_211_)
  );
  NAND _462_ (
    .A(_210_),
    .B(_211_),
    .Y(_016_)
  );
  NAND _463_ (
    .A(data_in[1]),
    .B(_208_),
    .Y(_212_)
  );
  NAND _464_ (
    .A(\mem[2] [1]),
    .B(_209_),
    .Y(_213_)
  );
  NAND _465_ (
    .A(_212_),
    .B(_213_),
    .Y(_017_)
  );
  NAND _466_ (
    .A(data_in[2]),
    .B(_208_),
    .Y(_214_)
  );
  NAND _467_ (
    .A(\mem[2] [2]),
    .B(_209_),
    .Y(_215_)
  );
  NAND _468_ (
    .A(_214_),
    .B(_215_),
    .Y(_018_)
  );
  NAND _469_ (
    .A(data_in[3]),
    .B(_208_),
    .Y(_216_)
  );
  NAND _470_ (
    .A(\mem[2] [3]),
    .B(_209_),
    .Y(_217_)
  );
  NAND _471_ (
    .A(_216_),
    .B(_217_),
    .Y(_019_)
  );
  NAND _472_ (
    .A(data_in[4]),
    .B(_208_),
    .Y(_218_)
  );
  NAND _473_ (
    .A(\mem[2] [4]),
    .B(_209_),
    .Y(_219_)
  );
  NAND _474_ (
    .A(_218_),
    .B(_219_),
    .Y(_020_)
  );
  NAND _475_ (
    .A(data_in[5]),
    .B(_208_),
    .Y(_220_)
  );
  NAND _476_ (
    .A(\mem[2] [5]),
    .B(_209_),
    .Y(_221_)
  );
  NAND _477_ (
    .A(_220_),
    .B(_221_),
    .Y(_021_)
  );
  NOR _478_ (
    .A(_079_),
    .B(_172_),
    .Y(_222_)
  );
  NAND _479_ (
    .A(wr_ptr[1]),
    .B(_190_),
    .Y(_223_)
  );
  NOR _480_ (
    .A(\mem[3] [0]),
    .B(_222_),
    .Y(_224_)
  );
  NOR _481_ (
    .A(data_in[0]),
    .B(_223_),
    .Y(_225_)
  );
  NOR _482_ (
    .A(_224_),
    .B(_225_),
    .Y(_022_)
  );
  NOR _483_ (
    .A(\mem[3] [1]),
    .B(_222_),
    .Y(_226_)
  );
  NOR _484_ (
    .A(data_in[1]),
    .B(_223_),
    .Y(_227_)
  );
  NOR _485_ (
    .A(_226_),
    .B(_227_),
    .Y(_023_)
  );
  NOR _486_ (
    .A(\mem[3] [2]),
    .B(_222_),
    .Y(_228_)
  );
  NOR _487_ (
    .A(data_in[2]),
    .B(_223_),
    .Y(_229_)
  );
  NOR _488_ (
    .A(_228_),
    .B(_229_),
    .Y(_024_)
  );
  NOR _489_ (
    .A(\mem[3] [3]),
    .B(_222_),
    .Y(_230_)
  );
  NOR _490_ (
    .A(data_in[3]),
    .B(_223_),
    .Y(_231_)
  );
  NOR _491_ (
    .A(_230_),
    .B(_231_),
    .Y(_025_)
  );
  NOR _492_ (
    .A(\mem[3] [4]),
    .B(_222_),
    .Y(_232_)
  );
  NOR _493_ (
    .A(data_in[4]),
    .B(_223_),
    .Y(_233_)
  );
  NOR _494_ (
    .A(_232_),
    .B(_233_),
    .Y(_026_)
  );
  NOR _495_ (
    .A(\mem[3] [5]),
    .B(_222_),
    .Y(_234_)
  );
  NOR _496_ (
    .A(data_in[5]),
    .B(_223_),
    .Y(_235_)
  );
  NOR _497_ (
    .A(_234_),
    .B(_235_),
    .Y(_027_)
  );
  (* src = "./initial_logic_synth/main_fifo_synth.v:66" *)
  DFF _498_ (
    .C(clk),
    .D(_000_[0]),
    .Q(cnt[0])
  );
  (* src = "./initial_logic_synth/main_fifo_synth.v:66" *)
  DFF _499_ (
    .C(clk),
    .D(_000_[1]),
    .Q(cnt[1])
  );
  (* src = "./initial_logic_synth/main_fifo_synth.v:66" *)
  DFF _500_ (
    .C(clk),
    .D(_000_[2]),
    .Q(cnt[2])
  );
  (* src = "./initial_logic_synth/main_fifo_synth.v:47" *)
  DFF _501_ (
    .C(clk),
    .D(_001_[0]),
    .Q(data_out[0])
  );
  (* src = "./initial_logic_synth/main_fifo_synth.v:47" *)
  DFF _502_ (
    .C(clk),
    .D(_001_[1]),
    .Q(data_out[1])
  );
  (* src = "./initial_logic_synth/main_fifo_synth.v:47" *)
  DFF _503_ (
    .C(clk),
    .D(_001_[2]),
    .Q(data_out[2])
  );
  (* src = "./initial_logic_synth/main_fifo_synth.v:47" *)
  DFF _504_ (
    .C(clk),
    .D(_001_[3]),
    .Q(data_out[3])
  );
  (* src = "./initial_logic_synth/main_fifo_synth.v:47" *)
  DFF _505_ (
    .C(clk),
    .D(_001_[4]),
    .Q(data_out[4])
  );
  (* src = "./initial_logic_synth/main_fifo_synth.v:47" *)
  DFF _506_ (
    .C(clk),
    .D(_001_[5]),
    .Q(data_out[5])
  );
  (* src = "./initial_logic_synth/main_fifo_synth.v:31" *)
  DFF _507_ (
    .C(clk),
    .D(_003_[0]),
    .Q(wr_ptr[0])
  );
  (* src = "./initial_logic_synth/main_fifo_synth.v:31" *)
  DFF _508_ (
    .C(clk),
    .D(_003_[1]),
    .Q(wr_ptr[1])
  );
  DFF _509_ (
    .C(clk),
    .D(_004_),
    .Q(\mem[0] [0])
  );
  DFF _510_ (
    .C(clk),
    .D(_005_),
    .Q(\mem[0] [1])
  );
  DFF _511_ (
    .C(clk),
    .D(_006_),
    .Q(\mem[0] [2])
  );
  DFF _512_ (
    .C(clk),
    .D(_007_),
    .Q(\mem[0] [3])
  );
  DFF _513_ (
    .C(clk),
    .D(_008_),
    .Q(\mem[0] [4])
  );
  DFF _514_ (
    .C(clk),
    .D(_009_),
    .Q(\mem[0] [5])
  );
  DFF _515_ (
    .C(clk),
    .D(_010_),
    .Q(\mem[1] [0])
  );
  DFF _516_ (
    .C(clk),
    .D(_011_),
    .Q(\mem[1] [1])
  );
  DFF _517_ (
    .C(clk),
    .D(_012_),
    .Q(\mem[1] [2])
  );
  DFF _518_ (
    .C(clk),
    .D(_013_),
    .Q(\mem[1] [3])
  );
  DFF _519_ (
    .C(clk),
    .D(_014_),
    .Q(\mem[1] [4])
  );
  DFF _520_ (
    .C(clk),
    .D(_015_),
    .Q(\mem[1] [5])
  );
  DFF _521_ (
    .C(clk),
    .D(_016_),
    .Q(\mem[2] [0])
  );
  DFF _522_ (
    .C(clk),
    .D(_017_),
    .Q(\mem[2] [1])
  );
  DFF _523_ (
    .C(clk),
    .D(_018_),
    .Q(\mem[2] [2])
  );
  DFF _524_ (
    .C(clk),
    .D(_019_),
    .Q(\mem[2] [3])
  );
  DFF _525_ (
    .C(clk),
    .D(_020_),
    .Q(\mem[2] [4])
  );
  DFF _526_ (
    .C(clk),
    .D(_021_),
    .Q(\mem[2] [5])
  );
  DFF _527_ (
    .C(clk),
    .D(_022_),
    .Q(\mem[3] [0])
  );
  DFF _528_ (
    .C(clk),
    .D(_023_),
    .Q(\mem[3] [1])
  );
  DFF _529_ (
    .C(clk),
    .D(_024_),
    .Q(\mem[3] [2])
  );
  DFF _530_ (
    .C(clk),
    .D(_025_),
    .Q(\mem[3] [3])
  );
  DFF _531_ (
    .C(clk),
    .D(_026_),
    .Q(\mem[3] [4])
  );
  DFF _532_ (
    .C(clk),
    .D(_027_),
    .Q(\mem[3] [5])
  );
  DFF _533_ (
    .C(clk),
    .D(_002_[0]),
    .Q(rd_ptr[0])
  );
  DFF _534_ (
    .C(clk),
    .D(_002_[1]),
    .Q(rd_ptr[1])
  );
endmodule

(* dynports =  1  *)
(* src = "./state_machine_synth/state_machine_synth.v:1" *)
module state_machine_synth(clk, reset, init, umbral_MFs, umbral_VCs, umbral_Ds, empty_main_fifo, empty_fifo_VC0, empty_fifo_VC1, empty_fifo_D0, empty_fifo_D1, error_main, error_VC0, error_VC1, error_D0, error_D1, error_out, next_error, active_out, next_active, idle_out, next_idle, present_state, next_state, umbral_MFs_out, umbral_VCs_out, umbral_Ds_out, next_umbral_MFs, next_umbral_VCs, next_umbral_Ds);
  (* src = "./state_machine_synth/state_machine_synth.v:46" *)
  wire _000_;
  (* src = "./state_machine_synth/state_machine_synth.v:46" *)
  wire _001_;
  (* src = "./state_machine_synth/state_machine_synth.v:46" *)
  wire _002_;
  (* src = "./state_machine_synth/state_machine_synth.v:46" *)
  wire [3:0] _003_;
  (* src = "./state_machine_synth/state_machine_synth.v:46" *)
  wire [3:0] _004_;
  (* src = "./state_machine_synth/state_machine_synth.v:46" *)
  wire [3:0] _005_;
  (* src = "./state_machine_synth/state_machine_synth.v:46" *)
  wire [3:0] _006_;
  wire _007_;
  wire _008_;
  wire _009_;
  wire _010_;
  wire _011_;
  wire _012_;
  wire _013_;
  wire _014_;
  wire _015_;
  wire _016_;
  wire _017_;
  wire _018_;
  wire _019_;
  wire _020_;
  wire _021_;
  wire _022_;
  wire _023_;
  wire _024_;
  wire _025_;
  wire _026_;
  wire _027_;
  wire _028_;
  wire _029_;
  wire _030_;
  wire _031_;
  wire _032_;
  wire _033_;
  wire _034_;
  wire _035_;
  wire _036_;
  wire _037_;
  wire _038_;
  wire _039_;
  wire _040_;
  wire _041_;
  wire _042_;
  wire _043_;
  wire _044_;
  wire _045_;
  wire _046_;
  wire _047_;
  wire _048_;
  wire _049_;
  wire _050_;
  wire _051_;
  wire _052_;
  wire _053_;
  wire _054_;
  wire _055_;
  wire _056_;
  wire _057_;
  wire _058_;
  wire _059_;
  wire _060_;
  wire _061_;
  wire _062_;
  wire _063_;
  wire _064_;
  wire _065_;
  wire _066_;
  wire _067_;
  wire _068_;
  wire _069_;
  wire _070_;
  wire _071_;
  wire _072_;
  wire _073_;
  wire _074_;
  wire _075_;
  wire _076_;
  wire _077_;
  wire _078_;
  wire _079_;
  wire _080_;
  wire _081_;
  wire _082_;
  wire _083_;
  wire _084_;
  wire _085_;
  wire _086_;
  wire _087_;
  wire _088_;
  wire _089_;
  wire _090_;
  wire _091_;
  wire _092_;
  wire _093_;
  wire _094_;
  wire _095_;
  wire _096_;
  wire _097_;
  wire _098_;
  wire _099_;
  wire _100_;
  wire _101_;
  wire _102_;
  wire _103_;
  wire _104_;
  wire _105_;
  wire _106_;
  wire _107_;
  wire _108_;
  wire _109_;
  wire _110_;
  wire _111_;
  wire _112_;
  wire _113_;
  wire _114_;
  wire _115_;
  wire _116_;
  wire _117_;
  (* src = "./state_machine_synth/state_machine_synth.v:36" *)
  wire [4:0] FIFO_empties;
  (* src = "./state_machine_synth/state_machine_synth.v:37" *)
  wire [4:0] FIFO_errors;
  (* src = "./state_machine_synth/state_machine_synth.v:20" *)
  output active_out;
  (* src = "./state_machine_synth/state_machine_synth.v:2" *)
  input clk;
  (* src = "./state_machine_synth/state_machine_synth.v:11" *)
  input empty_fifo_D0;
  (* src = "./state_machine_synth/state_machine_synth.v:12" *)
  input empty_fifo_D1;
  (* src = "./state_machine_synth/state_machine_synth.v:9" *)
  input empty_fifo_VC0;
  (* src = "./state_machine_synth/state_machine_synth.v:10" *)
  input empty_fifo_VC1;
  (* src = "./state_machine_synth/state_machine_synth.v:8" *)
  input empty_main_fifo;
  (* src = "./state_machine_synth/state_machine_synth.v:16" *)
  input error_D0;
  (* src = "./state_machine_synth/state_machine_synth.v:17" *)
  input error_D1;
  (* src = "./state_machine_synth/state_machine_synth.v:14" *)
  input error_VC0;
  (* src = "./state_machine_synth/state_machine_synth.v:15" *)
  input error_VC1;
  (* src = "./state_machine_synth/state_machine_synth.v:13" *)
  input error_main;
  (* src = "./state_machine_synth/state_machine_synth.v:18" *)
  output error_out;
  (* src = "./state_machine_synth/state_machine_synth.v:22" *)
  output idle_out;
  (* src = "./state_machine_synth/state_machine_synth.v:4" *)
  input init;
  (* src = "./state_machine_synth/state_machine_synth.v:21" *)
  output next_active;
  (* src = "./state_machine_synth/state_machine_synth.v:19" *)
  output next_error;
  (* src = "./state_machine_synth/state_machine_synth.v:23" *)
  output next_idle;
  (* src = "./state_machine_synth/state_machine_synth.v:25" *)
  output [3:0] next_state;
  (* src = "./state_machine_synth/state_machine_synth.v:31" *)
  output [3:0] next_umbral_Ds;
  (* src = "./state_machine_synth/state_machine_synth.v:29" *)
  output [3:0] next_umbral_MFs;
  (* src = "./state_machine_synth/state_machine_synth.v:30" *)
  output [3:0] next_umbral_VCs;
  (* src = "./state_machine_synth/state_machine_synth.v:24" *)
  output [3:0] present_state;
  (* src = "./state_machine_synth/state_machine_synth.v:3" *)
  input reset;
  (* src = "./state_machine_synth/state_machine_synth.v:7" *)
  input [3:0] umbral_Ds;
  (* src = "./state_machine_synth/state_machine_synth.v:28" *)
  output [3:0] umbral_Ds_out;
  (* src = "./state_machine_synth/state_machine_synth.v:5" *)
  input [3:0] umbral_MFs;
  (* src = "./state_machine_synth/state_machine_synth.v:26" *)
  output [3:0] umbral_MFs_out;
  (* src = "./state_machine_synth/state_machine_synth.v:6" *)
  input [3:0] umbral_VCs;
  (* src = "./state_machine_synth/state_machine_synth.v:27" *)
  output [3:0] umbral_VCs_out;
  NOT _118_ (
    .A(present_state[2]),
    .Y(_100_)
  );
  NOT _119_ (
    .A(error_main),
    .Y(_101_)
  );
  NOT _120_ (
    .A(reset),
    .Y(_102_)
  );
  NOT _121_ (
    .A(active_out),
    .Y(_103_)
  );
  NOT _122_ (
    .A(umbral_Ds_out[0]),
    .Y(_104_)
  );
  NOT _123_ (
    .A(umbral_Ds[0]),
    .Y(_105_)
  );
  NOT _124_ (
    .A(umbral_Ds_out[1]),
    .Y(_106_)
  );
  NOT _125_ (
    .A(umbral_Ds[1]),
    .Y(_107_)
  );
  NOT _126_ (
    .A(umbral_Ds_out[2]),
    .Y(_108_)
  );
  NOT _127_ (
    .A(umbral_Ds[2]),
    .Y(_109_)
  );
  NOT _128_ (
    .A(umbral_Ds_out[3]),
    .Y(_110_)
  );
  NOT _129_ (
    .A(umbral_Ds[3]),
    .Y(_111_)
  );
  NOT _130_ (
    .A(umbral_VCs_out[0]),
    .Y(_112_)
  );
  NOT _131_ (
    .A(umbral_VCs[0]),
    .Y(_113_)
  );
  NOT _132_ (
    .A(umbral_VCs_out[1]),
    .Y(_114_)
  );
  NOT _133_ (
    .A(umbral_VCs[1]),
    .Y(_115_)
  );
  NOT _134_ (
    .A(umbral_VCs_out[2]),
    .Y(_116_)
  );
  NOT _135_ (
    .A(umbral_VCs[2]),
    .Y(_117_)
  );
  NOT _136_ (
    .A(umbral_VCs_out[3]),
    .Y(_007_)
  );
  NOT _137_ (
    .A(umbral_VCs[3]),
    .Y(_008_)
  );
  NOT _138_ (
    .A(umbral_MFs_out[0]),
    .Y(_009_)
  );
  NOT _139_ (
    .A(umbral_MFs[0]),
    .Y(_010_)
  );
  NOT _140_ (
    .A(umbral_MFs_out[1]),
    .Y(_011_)
  );
  NOT _141_ (
    .A(umbral_MFs[1]),
    .Y(_012_)
  );
  NOT _142_ (
    .A(umbral_MFs_out[2]),
    .Y(_013_)
  );
  NOT _143_ (
    .A(umbral_MFs[2]),
    .Y(_014_)
  );
  NOT _144_ (
    .A(umbral_MFs_out[3]),
    .Y(_015_)
  );
  NOT _145_ (
    .A(umbral_MFs[3]),
    .Y(_016_)
  );
  NOR _146_ (
    .A(present_state[2]),
    .B(present_state[3]),
    .Y(_017_)
  );
  NAND _147_ (
    .A(present_state[0]),
    .B(_017_),
    .Y(_018_)
  );
  NOR _148_ (
    .A(present_state[1]),
    .B(_018_),
    .Y(_019_)
  );
  NOR _149_ (
    .A(_102_),
    .B(init),
    .Y(_020_)
  );
  NAND _150_ (
    .A(reset),
    .B(_019_),
    .Y(_021_)
  );
  NOR _151_ (
    .A(init),
    .B(_021_),
    .Y(_022_)
  );
  NAND _152_ (
    .A(_019_),
    .B(_020_),
    .Y(_023_)
  );
  NOR _153_ (
    .A(_105_),
    .B(_023_),
    .Y(_024_)
  );
  NOR _154_ (
    .A(_104_),
    .B(_022_),
    .Y(_025_)
  );
  NOR _155_ (
    .A(_024_),
    .B(_025_),
    .Y(_026_)
  );
  NOT _156_ (
    .A(_026_),
    .Y(next_umbral_Ds[0])
  );
  NOR _157_ (
    .A(_107_),
    .B(_023_),
    .Y(_027_)
  );
  NOR _158_ (
    .A(_106_),
    .B(_022_),
    .Y(_028_)
  );
  NOR _159_ (
    .A(_027_),
    .B(_028_),
    .Y(_029_)
  );
  NOT _160_ (
    .A(_029_),
    .Y(next_umbral_Ds[1])
  );
  NOR _161_ (
    .A(_109_),
    .B(_023_),
    .Y(_030_)
  );
  NOR _162_ (
    .A(_108_),
    .B(_022_),
    .Y(_031_)
  );
  NOR _163_ (
    .A(_030_),
    .B(_031_),
    .Y(_032_)
  );
  NOT _164_ (
    .A(_032_),
    .Y(next_umbral_Ds[2])
  );
  NOR _165_ (
    .A(_111_),
    .B(_023_),
    .Y(_033_)
  );
  NOR _166_ (
    .A(_110_),
    .B(_022_),
    .Y(_034_)
  );
  NOR _167_ (
    .A(_033_),
    .B(_034_),
    .Y(_035_)
  );
  NOT _168_ (
    .A(_035_),
    .Y(next_umbral_Ds[3])
  );
  NOR _169_ (
    .A(_113_),
    .B(_023_),
    .Y(_036_)
  );
  NOR _170_ (
    .A(_112_),
    .B(_022_),
    .Y(_037_)
  );
  NOR _171_ (
    .A(_036_),
    .B(_037_),
    .Y(_038_)
  );
  NOT _172_ (
    .A(_038_),
    .Y(next_umbral_VCs[0])
  );
  NOR _173_ (
    .A(_115_),
    .B(_023_),
    .Y(_039_)
  );
  NOR _174_ (
    .A(_114_),
    .B(_022_),
    .Y(_040_)
  );
  NOR _175_ (
    .A(_039_),
    .B(_040_),
    .Y(_041_)
  );
  NOT _176_ (
    .A(_041_),
    .Y(next_umbral_VCs[1])
  );
  NOR _177_ (
    .A(_117_),
    .B(_023_),
    .Y(_042_)
  );
  NOR _178_ (
    .A(_116_),
    .B(_022_),
    .Y(_043_)
  );
  NOR _179_ (
    .A(_042_),
    .B(_043_),
    .Y(_044_)
  );
  NOT _180_ (
    .A(_044_),
    .Y(next_umbral_VCs[2])
  );
  NOR _181_ (
    .A(_008_),
    .B(_023_),
    .Y(_045_)
  );
  NOR _182_ (
    .A(_007_),
    .B(_022_),
    .Y(_046_)
  );
  NOR _183_ (
    .A(_045_),
    .B(_046_),
    .Y(_047_)
  );
  NOT _184_ (
    .A(_047_),
    .Y(next_umbral_VCs[3])
  );
  NOR _185_ (
    .A(_010_),
    .B(_023_),
    .Y(_048_)
  );
  NOR _186_ (
    .A(_009_),
    .B(_022_),
    .Y(_049_)
  );
  NOR _187_ (
    .A(_048_),
    .B(_049_),
    .Y(_050_)
  );
  NOT _188_ (
    .A(_050_),
    .Y(next_umbral_MFs[0])
  );
  NOR _189_ (
    .A(_012_),
    .B(_023_),
    .Y(_051_)
  );
  NOR _190_ (
    .A(_011_),
    .B(_022_),
    .Y(_052_)
  );
  NOR _191_ (
    .A(_051_),
    .B(_052_),
    .Y(_053_)
  );
  NOT _192_ (
    .A(_053_),
    .Y(next_umbral_MFs[1])
  );
  NOR _193_ (
    .A(_014_),
    .B(_023_),
    .Y(_054_)
  );
  NOR _194_ (
    .A(_013_),
    .B(_022_),
    .Y(_055_)
  );
  NOR _195_ (
    .A(_054_),
    .B(_055_),
    .Y(_056_)
  );
  NOT _196_ (
    .A(_056_),
    .Y(next_umbral_MFs[2])
  );
  NOR _197_ (
    .A(_016_),
    .B(_023_),
    .Y(_057_)
  );
  NOR _198_ (
    .A(_015_),
    .B(_022_),
    .Y(_058_)
  );
  NOR _199_ (
    .A(_057_),
    .B(_058_),
    .Y(_059_)
  );
  NOT _200_ (
    .A(_059_),
    .Y(next_umbral_MFs[3])
  );
  NOR _201_ (
    .A(_102_),
    .B(_050_),
    .Y(_005_[0])
  );
  NOR _202_ (
    .A(_102_),
    .B(_053_),
    .Y(_005_[1])
  );
  NOR _203_ (
    .A(_102_),
    .B(_056_),
    .Y(_005_[2])
  );
  NOR _204_ (
    .A(_102_),
    .B(_059_),
    .Y(_005_[3])
  );
  NOR _205_ (
    .A(_102_),
    .B(_026_),
    .Y(_004_[0])
  );
  NOR _206_ (
    .A(_102_),
    .B(_029_),
    .Y(_004_[1])
  );
  NOR _207_ (
    .A(_102_),
    .B(_032_),
    .Y(_004_[2])
  );
  NOR _208_ (
    .A(_102_),
    .B(_035_),
    .Y(_004_[3])
  );
  NOR _209_ (
    .A(_102_),
    .B(_038_),
    .Y(_006_[0])
  );
  NOR _210_ (
    .A(_102_),
    .B(_041_),
    .Y(_006_[1])
  );
  NOR _211_ (
    .A(_102_),
    .B(_044_),
    .Y(_006_[2])
  );
  NOR _212_ (
    .A(_102_),
    .B(_047_),
    .Y(_006_[3])
  );
  NAND _213_ (
    .A(present_state[1]),
    .B(_017_),
    .Y(_060_)
  );
  NOR _214_ (
    .A(present_state[0]),
    .B(_060_),
    .Y(_061_)
  );
  NOT _215_ (
    .A(_061_),
    .Y(_062_)
  );
  NOR _216_ (
    .A(present_state[1]),
    .B(present_state[0]),
    .Y(_063_)
  );
  NOR _217_ (
    .A(_100_),
    .B(present_state[3]),
    .Y(_064_)
  );
  NAND _218_ (
    .A(present_state[2]),
    .B(_063_),
    .Y(_065_)
  );
  NOR _219_ (
    .A(present_state[3]),
    .B(_065_),
    .Y(_066_)
  );
  NAND _220_ (
    .A(_063_),
    .B(_064_),
    .Y(_067_)
  );
  NOR _221_ (
    .A(error_D1),
    .B(error_D0),
    .Y(_068_)
  );
  NOT _222_ (
    .A(_068_),
    .Y(_069_)
  );
  NOR _223_ (
    .A(error_VC1),
    .B(error_VC0),
    .Y(_070_)
  );
  NAND _224_ (
    .A(_101_),
    .B(_070_),
    .Y(_071_)
  );
  NOR _225_ (
    .A(_069_),
    .B(_071_),
    .Y(_072_)
  );
  NAND _226_ (
    .A(_066_),
    .B(_072_),
    .Y(_073_)
  );
  NOT _227_ (
    .A(_073_),
    .Y(_074_)
  );
  NAND _228_ (
    .A(idle_out),
    .B(_073_),
    .Y(_075_)
  );
  NAND _229_ (
    .A(_062_),
    .B(_075_),
    .Y(next_idle)
  );
  NAND _230_ (
    .A(reset),
    .B(next_idle),
    .Y(_076_)
  );
  NOT _231_ (
    .A(_076_),
    .Y(_002_)
  );
  NAND _232_ (
    .A(_017_),
    .B(_063_),
    .Y(_077_)
  );
  NOT _233_ (
    .A(_077_),
    .Y(_078_)
  );
  NAND _234_ (
    .A(reset),
    .B(_078_),
    .Y(_079_)
  );
  NAND _235_ (
    .A(_023_),
    .B(_079_),
    .Y(next_state[0])
  );
  NAND _236_ (
    .A(empty_fifo_D1),
    .B(empty_fifo_D0),
    .Y(_080_)
  );
  NAND _237_ (
    .A(empty_fifo_VC1),
    .B(empty_fifo_VC0),
    .Y(_081_)
  );
  NOT _238_ (
    .A(_081_),
    .Y(_082_)
  );
  NAND _239_ (
    .A(empty_main_fifo),
    .B(_082_),
    .Y(_083_)
  );
  NOR _240_ (
    .A(_080_),
    .B(_083_),
    .Y(_084_)
  );
  NAND _241_ (
    .A(_061_),
    .B(_084_),
    .Y(_085_)
  );
  NAND _242_ (
    .A(init),
    .B(_019_),
    .Y(_086_)
  );
  NAND _243_ (
    .A(_085_),
    .B(_086_),
    .Y(next_state[1])
  );
  NAND _244_ (
    .A(reset),
    .B(next_state[1]),
    .Y(_087_)
  );
  NOT _245_ (
    .A(_087_),
    .Y(_003_[1])
  );
  NAND _246_ (
    .A(reset),
    .B(_061_),
    .Y(_088_)
  );
  NOR _247_ (
    .A(_084_),
    .B(_088_),
    .Y(_089_)
  );
  NOR _248_ (
    .A(_074_),
    .B(_089_),
    .Y(_090_)
  );
  NOT _249_ (
    .A(_090_),
    .Y(next_state[2])
  );
  NOR _250_ (
    .A(_102_),
    .B(_090_),
    .Y(_003_[2])
  );
  NAND _251_ (
    .A(present_state[3]),
    .B(_063_),
    .Y(_091_)
  );
  NOR _252_ (
    .A(present_state[2]),
    .B(_091_),
    .Y(_092_)
  );
  NAND _253_ (
    .A(reset),
    .B(_092_),
    .Y(_093_)
  );
  NOR _254_ (
    .A(_067_),
    .B(_072_),
    .Y(_094_)
  );
  NAND _255_ (
    .A(reset),
    .B(_094_),
    .Y(_095_)
  );
  NAND _256_ (
    .A(_093_),
    .B(_095_),
    .Y(next_state[3])
  );
  NAND _257_ (
    .A(error_out),
    .B(_077_),
    .Y(_096_)
  );
  NAND _258_ (
    .A(_093_),
    .B(_096_),
    .Y(next_error)
  );
  NAND _259_ (
    .A(reset),
    .B(next_error),
    .Y(_097_)
  );
  NOT _260_ (
    .A(_097_),
    .Y(_001_)
  );
  NAND _261_ (
    .A(_103_),
    .B(_073_),
    .Y(_098_)
  );
  NAND _262_ (
    .A(_093_),
    .B(_098_),
    .Y(_099_)
  );
  NOT _263_ (
    .A(_099_),
    .Y(next_active)
  );
  NOR _264_ (
    .A(_102_),
    .B(_099_),
    .Y(_000_)
  );
  NAND _265_ (
    .A(_023_),
    .B(_079_),
    .Y(_003_[0])
  );
  NAND _266_ (
    .A(_093_),
    .B(_095_),
    .Y(_003_[3])
  );
  (* src = "./state_machine_synth/state_machine_synth.v:46" *)
  DFF _267_ (
    .C(clk),
    .D(_002_),
    .Q(idle_out)
  );
  (* src = "./state_machine_synth/state_machine_synth.v:46" *)
  DFF _268_ (
    .C(clk),
    .D(_000_),
    .Q(active_out)
  );
  (* src = "./state_machine_synth/state_machine_synth.v:46" *)
  DFF _269_ (
    .C(clk),
    .D(_001_),
    .Q(error_out)
  );
  (* src = "./state_machine_synth/state_machine_synth.v:46" *)
  DFF _270_ (
    .C(clk),
    .D(_003_[0]),
    .Q(present_state[0])
  );
  (* src = "./state_machine_synth/state_machine_synth.v:46" *)
  DFF _271_ (
    .C(clk),
    .D(_003_[1]),
    .Q(present_state[1])
  );
  (* src = "./state_machine_synth/state_machine_synth.v:46" *)
  DFF _272_ (
    .C(clk),
    .D(_003_[2]),
    .Q(present_state[2])
  );
  (* src = "./state_machine_synth/state_machine_synth.v:46" *)
  DFF _273_ (
    .C(clk),
    .D(_003_[3]),
    .Q(present_state[3])
  );
  (* src = "./state_machine_synth/state_machine_synth.v:46" *)
  DFF _274_ (
    .C(clk),
    .D(_005_[0]),
    .Q(umbral_MFs_out[0])
  );
  (* src = "./state_machine_synth/state_machine_synth.v:46" *)
  DFF _275_ (
    .C(clk),
    .D(_005_[1]),
    .Q(umbral_MFs_out[1])
  );
  (* src = "./state_machine_synth/state_machine_synth.v:46" *)
  DFF _276_ (
    .C(clk),
    .D(_005_[2]),
    .Q(umbral_MFs_out[2])
  );
  (* src = "./state_machine_synth/state_machine_synth.v:46" *)
  DFF _277_ (
    .C(clk),
    .D(_005_[3]),
    .Q(umbral_MFs_out[3])
  );
  (* src = "./state_machine_synth/state_machine_synth.v:46" *)
  DFF _278_ (
    .C(clk),
    .D(_006_[0]),
    .Q(umbral_VCs_out[0])
  );
  (* src = "./state_machine_synth/state_machine_synth.v:46" *)
  DFF _279_ (
    .C(clk),
    .D(_006_[1]),
    .Q(umbral_VCs_out[1])
  );
  (* src = "./state_machine_synth/state_machine_synth.v:46" *)
  DFF _280_ (
    .C(clk),
    .D(_006_[2]),
    .Q(umbral_VCs_out[2])
  );
  (* src = "./state_machine_synth/state_machine_synth.v:46" *)
  DFF _281_ (
    .C(clk),
    .D(_006_[3]),
    .Q(umbral_VCs_out[3])
  );
  (* src = "./state_machine_synth/state_machine_synth.v:46" *)
  DFF _282_ (
    .C(clk),
    .D(_004_[0]),
    .Q(umbral_Ds_out[0])
  );
  (* src = "./state_machine_synth/state_machine_synth.v:46" *)
  DFF _283_ (
    .C(clk),
    .D(_004_[1]),
    .Q(umbral_Ds_out[1])
  );
  (* src = "./state_machine_synth/state_machine_synth.v:46" *)
  DFF _284_ (
    .C(clk),
    .D(_004_[2]),
    .Q(umbral_Ds_out[2])
  );
  (* src = "./state_machine_synth/state_machine_synth.v:46" *)
  DFF _285_ (
    .C(clk),
    .D(_004_[3]),
    .Q(umbral_Ds_out[3])
  );
  assign FIFO_empties = { empty_main_fifo, empty_fifo_VC0, empty_fifo_VC1, empty_fifo_D0, empty_fifo_D1 };
  assign FIFO_errors = { error_main, error_VC0, error_VC1, error_D0, error_D1 };
endmodule
