// Seed: 284514635
module module_0 (
    output logic id_0
);
  always begin : LABEL_0
    id_0 <= id_2;
    id_0 = 1;
  end
endmodule
module module_1 (
    input  wire  id_0,
    input  tri0  id_1,
    output uwire id_2,
    output tri0  id_3,
    output tri   id_4,
    output wire  id_5,
    id_13,
    output uwire id_6,
    output tri0  id_7,
    output tri1  id_8,
    output tri0  id_9,
    output logic id_10,
    input  uwire id_11
);
  if (1) begin : LABEL_0
    begin : LABEL_0
      for (id_14 = !id_13; id_1; id_4 = -1) begin : LABEL_0
        id_15(
            1, (id_6)
        );
        wire id_16;
      end
    end
  end
  id_17 :
  assert property (@(posedge id_11) id_1) id_10 <= -1;
  else id_7 = id_0;
  localparam id_18 = !1;
  module_0 modCall_1 (id_10);
endmodule
