============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = D:/TD/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     –Ì—Â’‹
   Run Date =   Sun Nov 10 13:03:43 2024

   Run on =     XUYANZHE
============================================================
RUN-1002 : start command "open_project Verimake_camerasc2210_mipi_ddr_hdmi.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../../user_source/ip_source/PLL.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../../user_source/ip_source/PLL.v(141)
HDL-1007 : analyze verilog file ../../../user_source/ip_source/soft_mcu/eMCU_gate.v
HDL-1007 : undeclared symbol 'open_n2', assumed default net type 'wire' in ../../../user_source/ip_source/soft_mcu/eMCU_gate.v(2317)
HDL-1007 : undeclared symbol 'open_n3', assumed default net type 'wire' in ../../../user_source/ip_source/soft_mcu/eMCU_gate.v(2527)
HDL-1007 : undeclared symbol 'open_n6', assumed default net type 'wire' in ../../../user_source/ip_source/soft_mcu/eMCU_gate.v(7539)
HDL-1007 : undeclared symbol 'open_n7', assumed default net type 'wire' in ../../../user_source/ip_source/soft_mcu/eMCU_gate.v(7756)
HDL-1007 : undeclared symbol 'open_n10', assumed default net type 'wire' in ../../../user_source/ip_source/soft_mcu/eMCU_gate.v(8615)
HDL-1007 : undeclared symbol 'open_n11', assumed default net type 'wire' in ../../../user_source/ip_source/soft_mcu/eMCU_gate.v(8825)
HDL-1007 : undeclared symbol 'open_n14', assumed default net type 'wire' in ../../../user_source/ip_source/soft_mcu/eMCU_gate.v(14588)
HDL-1007 : undeclared symbol 'open_n15', assumed default net type 'wire' in ../../../user_source/ip_source/soft_mcu/eMCU_gate.v(14805)
HDL-1007 : undeclared symbol 'open_n18', assumed default net type 'wire' in ../../../user_source/ip_source/soft_mcu/eMCU_gate.v(15090)
HDL-1007 : undeclared symbol 'open_n19', assumed default net type 'wire' in ../../../user_source/ip_source/soft_mcu/eMCU_gate.v(15335)
HDL-1007 : undeclared symbol 'open_n22', assumed default net type 'wire' in ../../../user_source/ip_source/soft_mcu/eMCU_gate.v(16522)
HDL-1007 : undeclared symbol 'open_n23', assumed default net type 'wire' in ../../../user_source/ip_source/soft_mcu/eMCU_gate.v(16529)
HDL-1007 : undeclared symbol 'open_n24', assumed default net type 'wire' in ../../../user_source/ip_source/soft_mcu/eMCU_gate.v(16746)
HDL-1007 : undeclared symbol 'open_n27', assumed default net type 'wire' in ../../../user_source/ip_source/soft_mcu/eMCU_gate.v(16751)
HDL-1007 : undeclared symbol 'open_n28', assumed default net type 'wire' in ../../../user_source/ip_source/soft_mcu/eMCU_gate.v(16758)
HDL-1007 : undeclared symbol 'open_n29', assumed default net type 'wire' in ../../../user_source/ip_source/soft_mcu/eMCU_gate.v(16975)
HDL-1007 : undeclared symbol 'open_n32', assumed default net type 'wire' in ../../../user_source/ip_source/soft_mcu/eMCU_gate.v(16980)
HDL-1007 : undeclared symbol 'open_n33', assumed default net type 'wire' in ../../../user_source/ip_source/soft_mcu/eMCU_gate.v(16987)
HDL-1007 : undeclared symbol 'open_n34', assumed default net type 'wire' in ../../../user_source/ip_source/soft_mcu/eMCU_gate.v(17204)
HDL-1007 : undeclared symbol 'open_n37', assumed default net type 'wire' in ../../../user_source/ip_source/soft_mcu/eMCU_gate.v(17209)
HDL-1007 : undeclared symbol 'open_n38', assumed default net type 'wire' in ../../../user_source/ip_source/soft_mcu/eMCU_gate.v(17216)
HDL-1007 : undeclared symbol 'open_n39', assumed default net type 'wire' in ../../../user_source/ip_source/soft_mcu/eMCU_gate.v(17433)
HDL-1007 : undeclared symbol 'open_n42', assumed default net type 'wire' in ../../../user_source/ip_source/soft_mcu/eMCU_gate.v(17438)
HDL-1007 : undeclared symbol 'open_n43', assumed default net type 'wire' in ../../../user_source/ip_source/soft_mcu/eMCU_gate.v(17445)
HDL-1007 : undeclared symbol 'open_n44', assumed default net type 'wire' in ../../../user_source/ip_source/soft_mcu/eMCU_gate.v(17662)
HDL-1007 : undeclared symbol 'open_n47', assumed default net type 'wire' in ../../../user_source/ip_source/soft_mcu/eMCU_gate.v(26898)
HDL-1007 : undeclared symbol 'open_n48', assumed default net type 'wire' in ../../../user_source/ip_source/soft_mcu/eMCU_gate.v(27122)
HDL-1007 : undeclared symbol 'open_n108', assumed default net type 'wire' in ../../../user_source/ip_source/soft_mcu/eMCU_gate.v(36694)
HDL-1007 : undeclared symbol 'open_n109', assumed default net type 'wire' in ../../../user_source/ip_source/soft_mcu/eMCU_gate.v(36883)
HDL-1007 : analyze verilog file ../../../user_source/ip_source/w40_d512_fifo.v
HDL-1007 : analyze verilog file ../../../user_source/ip_source/ph1a_ddr/ddr_ip.v
HDL-1007 : undeclared symbol 'user_ram_rd_data', assumed default net type 'wire' in ../../../user_source/ip_source/ph1a_ddr/ddr_ip.v(534)
HDL-1007 : undeclared symbol 'user_clk0', assumed default net type 'wire' in ../../../user_source/ip_source/ph1a_ddr/ddr_ip.v(1124)
HDL-1007 : undeclared symbol 'user_clk1', assumed default net type 'wire' in ../../../user_source/ip_source/ph1a_ddr/ddr_ip.v(1125)
HDL-1007 : undeclared symbol 'user_clk2', assumed default net type 'wire' in ../../../user_source/ip_source/ph1a_ddr/ddr_ip.v(1126)
HDL-1007 : undeclared symbol 'user_clk3', assumed default net type 'wire' in ../../../user_source/ip_source/ph1a_ddr/ddr_ip.v(1127)
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../../user_source/ip_source/ph1a_ddr/ddr_ip.v(1345)
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../../user_source/ip_source/ph1a_ddr/ddr_ip.v(1490)
HDL-1007 : undeclared symbol 'phy2hctrl_dti_upp', assumed default net type 'wire' in ../../../user_source/ip_source/ph1a_ddr/ddr_ip.v(2176)
HDL-1007 : undeclared symbol 'phy2hctrl_dti_low', assumed default net type 'wire' in ../../../user_source/ip_source/ph1a_ddr/ddr_ip.v(2177)
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../../user_source/ip_source/ph1a_ddr/ddr_ip.v(11758)
Copyright (c) 1998-2019 The OpenSSL Project.  All rights reserved.
This product includes software developed by the OpenSSL Project
for use in the OpenSSL Toolkit (http://www.openssl.org/)
Copyright (C) 1995-1998 Eric Young (eay@cryptsoft.com)
All rights reserved.
This product includes cryptographic software written by Eric Young (eay@cryptsoft.com)
HDL-1007 : back to file '../../../user_source/ip_source/ph1a_ddr/ddr_ip.v' in ../../../user_source/ip_source/ph1a_ddr/ddr_ip.v(15002)
HDL-1007 : back to file '../../../user_source/ip_source/ph1a_ddr/ddr_ip.v' in ../../../user_source/ip_source/ph1a_ddr/ddr_ip.v(15192)
HDL-1007 : analyze verilog file ../../al_ip/rfifo1.v
HDL-1007 : analyze verilog file ../../al_ip/wfifo1.v
HDL-1007 : analyze verilog file ../../al_ip/div_gate.v
HDL-1007 : undeclared symbol 'open_n2', assumed default net type 'wire' in ../../al_ip/div_gate.v(2136)
HDL-1007 : undeclared symbol 'open_n3', assumed default net type 'wire' in ../../al_ip/div_gate.v(2206)
HDL-1007 : analyze verilog file ../../al_ip/blk_mem_gen_1bit.v
HDL-1007 : analyze verilog file ../../al_ip/blk_mem_gen_0.v
HDL-1007 : analyze verilog file ../../../user_source/hdl_source/design_top_wrapper.v
HDL-1007 : undeclared symbol 'ddr_reset_n', assumed default net type 'wire' in ../../../user_source/hdl_source/design_top_wrapper.v(633)
HDL-1007 : undeclared symbol 'ddr_addr', assumed default net type 'wire' in ../../../user_source/hdl_source/design_top_wrapper.v(634)
HDL-1007 : undeclared symbol 'ddr_ba', assumed default net type 'wire' in ../../../user_source/hdl_source/design_top_wrapper.v(635)
HDL-1007 : undeclared symbol 'ddr_ck_p', assumed default net type 'wire' in ../../../user_source/hdl_source/design_top_wrapper.v(636)
HDL-1007 : undeclared symbol 'ddr_ck_n', assumed default net type 'wire' in ../../../user_source/hdl_source/design_top_wrapper.v(637)
HDL-1007 : undeclared symbol 'ddr_cke', assumed default net type 'wire' in ../../../user_source/hdl_source/design_top_wrapper.v(638)
HDL-1007 : undeclared symbol 'ddr_cs_n', assumed default net type 'wire' in ../../../user_source/hdl_source/design_top_wrapper.v(639)
HDL-1007 : undeclared symbol 'ddr_ras_n', assumed default net type 'wire' in ../../../user_source/hdl_source/design_top_wrapper.v(640)
HDL-1007 : undeclared symbol 'ddr_cas_n', assumed default net type 'wire' in ../../../user_source/hdl_source/design_top_wrapper.v(641)
HDL-1007 : undeclared symbol 'ddr_we_n', assumed default net type 'wire' in ../../../user_source/hdl_source/design_top_wrapper.v(642)
HDL-1007 : undeclared symbol 'ddr_odt', assumed default net type 'wire' in ../../../user_source/hdl_source/design_top_wrapper.v(643)
HDL-1007 : undeclared symbol 'ddr_dqs_p', assumed default net type 'wire' in ../../../user_source/hdl_source/design_top_wrapper.v(644)
HDL-1007 : undeclared symbol 'ddr_dqs_n', assumed default net type 'wire' in ../../../user_source/hdl_source/design_top_wrapper.v(645)
HDL-1007 : undeclared symbol 'ddr_dq', assumed default net type 'wire' in ../../../user_source/hdl_source/design_top_wrapper.v(646)
HDL-1007 : undeclared symbol 'ddr_dm', assumed default net type 'wire' in ../../../user_source/hdl_source/design_top_wrapper.v(647)
HDL-1007 : undeclared symbol 'O_uart_txd', assumed default net type 'wire' in ../../../user_source/hdl_source/design_top_wrapper.v(649)
HDL-1007 : undeclared symbol 'I_uart_rxd', assumed default net type 'wire' in ../../../user_source/hdl_source/design_top_wrapper.v(650)
HDL-1007 : undeclared symbol 'fdma_wbuf', assumed default net type 'wire' in ../../../user_source/hdl_source/design_top_wrapper.v(1104)
HDL-1007 : undeclared symbol 'fdma_wirq', assumed default net type 'wire' in ../../../user_source/hdl_source/design_top_wrapper.v(1105)
HDL-1007 : undeclared symbol 'fdma_wbuf2', assumed default net type 'wire' in ../../../user_source/hdl_source/design_top_wrapper.v(1148)
HDL-1007 : undeclared symbol 'fdma_wirq2', assumed default net type 'wire' in ../../../user_source/hdl_source/design_top_wrapper.v(1149)
HDL-1007 : undeclared symbol 'fdma_wbuf3', assumed default net type 'wire' in ../../../user_source/hdl_source/design_top_wrapper.v(1192)
HDL-1007 : undeclared symbol 'fdma_wirq3', assumed default net type 'wire' in ../../../user_source/hdl_source/design_top_wrapper.v(1193)
HDL-1007 : undeclared symbol 'fdma_wbuf4', assumed default net type 'wire' in ../../../user_source/hdl_source/design_top_wrapper.v(1236)
HDL-1007 : undeclared symbol 'fdma_wirq4', assumed default net type 'wire' in ../../../user_source/hdl_source/design_top_wrapper.v(1237)
HDL-1007 : undeclared symbol 'fdma_rbuf', assumed default net type 'wire' in ../../../user_source/hdl_source/design_top_wrapper.v(1484)
HDL-1007 : undeclared symbol 'fdma_rirq', assumed default net type 'wire' in ../../../user_source/hdl_source/design_top_wrapper.v(1485)
HDL-1007 : undeclared symbol 'fdma_rbuf2', assumed default net type 'wire' in ../../../user_source/hdl_source/design_top_wrapper.v(1539)
HDL-1007 : undeclared symbol 'fdma_rirq2', assumed default net type 'wire' in ../../../user_source/hdl_source/design_top_wrapper.v(1540)
HDL-1007 : undeclared symbol 'fdma_rbuf3', assumed default net type 'wire' in ../../../user_source/hdl_source/design_top_wrapper.v(1593)
HDL-1007 : undeclared symbol 'fdma_rirq3', assumed default net type 'wire' in ../../../user_source/hdl_source/design_top_wrapper.v(1594)
HDL-1007 : undeclared symbol 'fdma_rbuf4', assumed default net type 'wire' in ../../../user_source/hdl_source/design_top_wrapper.v(1647)
HDL-1007 : undeclared symbol 'fdma_rirq4', assumed default net type 'wire' in ../../../user_source/hdl_source/design_top_wrapper.v(1648)
HDL-1007 : undeclared symbol 'fdma_rbuf5', assumed default net type 'wire' in ../../../user_source/hdl_source/design_top_wrapper.v(1702)
HDL-1007 : undeclared symbol 'fdma_rirq5', assumed default net type 'wire' in ../../../user_source/hdl_source/design_top_wrapper.v(1703)
HDL-1007 : undeclared symbol 'w_awb_vs', assumed default net type 'wire' in ../../../user_source/hdl_source/design_top_wrapper.v(2148)
HDL-1007 : undeclared symbol 'w_awb_hs', assumed default net type 'wire' in ../../../user_source/hdl_source/design_top_wrapper.v(2149)
HDL-1007 : undeclared symbol 'w_awb_de', assumed default net type 'wire' in ../../../user_source/hdl_source/design_top_wrapper.v(2150)
HDL-1007 : undeclared symbol 'w_awb_r', assumed default net type 'wire' in ../../../user_source/hdl_source/design_top_wrapper.v(2151)
HDL-1007 : undeclared symbol 'w_awb_g', assumed default net type 'wire' in ../../../user_source/hdl_source/design_top_wrapper.v(2151)
HDL-1007 : undeclared symbol 'w_awb_b', assumed default net type 'wire' in ../../../user_source/hdl_source/design_top_wrapper.v(2151)
HDL-1007 : analyze verilog file ../../../user_source/ip_source/soft_mcu/soft_ps_wrapper.v
HDL-1007 : undeclared symbol 'I_user_apb_in', assumed default net type 'wire' in ../../../user_source/ip_source/soft_mcu/soft_ps_wrapper.v(130)
HDL-1007 : undeclared symbol 'dTCM_HSEL', assumed default net type 'wire' in ../../../user_source/ip_source/soft_mcu/soft_ps_wrapper.v(335)
HDL-1007 : undeclared symbol 'UART1_SEL', assumed default net type 'wire' in ../../../user_source/ip_source/soft_mcu/soft_ps_wrapper.v(501)
HDL-1007 : undeclared symbol 'GPIO_SEL', assumed default net type 'wire' in ../../../user_source/ip_source/soft_mcu/soft_ps_wrapper.v(502)
HDL-1007 : undeclared symbol 'SPI_SEL', assumed default net type 'wire' in ../../../user_source/ip_source/soft_mcu/soft_ps_wrapper.v(503)
HDL-1007 : undeclared symbol 'I2C_SEL', assumed default net type 'wire' in ../../../user_source/ip_source/soft_mcu/soft_ps_wrapper.v(504)
HDL-1007 : undeclared symbol 'SPI2_PSEL', assumed default net type 'wire' in ../../../user_source/ip_source/soft_mcu/soft_ps_wrapper.v(506)
HDL-1007 : undeclared symbol 'spi2_finishint', assumed default net type 'wire' in ../../../user_source/ip_source/soft_mcu/soft_ps_wrapper.v(612)
HDL-1007 : undeclared symbol 'sp2i_mcs', assumed default net type 'wire' in ../../../user_source/ip_source/soft_mcu/soft_ps_wrapper.v(618)
HDL-5007 WARNING: overwrite current module 'AHB_DecMux8' in ../../../user_source/ip_source/soft_mcu/soft_ps_wrapper.v(824)
HDL-1007 : previous definition of design element 'AHB_DecMux8' is here in ../../../user_source/ip_source/soft_mcu/soft_ps_wrapper.v(653)
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../../user_source/ip_source/soft_mcu/soft_ps_wrapper.v(1411)
HDL-1007 : undeclared symbol 'rxd_H2L', assumed default net type 'wire' in ../../../user_source/ip_source/soft_mcu/soft_ps_wrapper.v(2199)
HDL-5007 WARNING: overwrite current module 'SyncStreamFIFO' in ../../../user_source/ip_source/soft_mcu/soft_ps_wrapper.v(2617)
HDL-1007 : previous definition of design element 'SyncStreamFIFO' is here in ../../../user_source/ip_source/soft_mcu/soft_ps_wrapper.v(2511)
HDL-1007 : undeclared symbol 'dstb', assumed default net type 'wire' in ../../../user_source/ip_source/soft_mcu/soft_ps_wrapper.v(2978)
HDL-5007 WARNING: identifier 'DEVSEL_NUM' is used before its declaration in ../../../user_source/ip_source/soft_mcu/soft_ps_wrapper.v(2943)
HDL-1007 : undeclared symbol 'APBS2IIC_INTERRUPT', assumed default net type 'wire' in ../../../user_source/ip_source/soft_mcu/soft_ps_wrapper.v(3176)
HDL-5007 WARNING: parameter 'idle' becomes localparam in 'i2c_master_bit_ctrl' with formal parameter declaration list in ../../../user_source/ip_source/soft_mcu/soft_ps_wrapper.v(3885)
HDL-5007 WARNING: parameter 'start_a' becomes localparam in 'i2c_master_bit_ctrl' with formal parameter declaration list in ../../../user_source/ip_source/soft_mcu/soft_ps_wrapper.v(3886)
HDL-5007 WARNING: parameter 'start_b' becomes localparam in 'i2c_master_bit_ctrl' with formal parameter declaration list in ../../../user_source/ip_source/soft_mcu/soft_ps_wrapper.v(3887)
HDL-5007 WARNING: parameter 'start_c' becomes localparam in 'i2c_master_bit_ctrl' with formal parameter declaration list in ../../../user_source/ip_source/soft_mcu/soft_ps_wrapper.v(3888)
HDL-5007 WARNING: parameter 'start_d' becomes localparam in 'i2c_master_bit_ctrl' with formal parameter declaration list in ../../../user_source/ip_source/soft_mcu/soft_ps_wrapper.v(3889)
HDL-5007 WARNING: parameter 'start_e' becomes localparam in 'i2c_master_bit_ctrl' with formal parameter declaration list in ../../../user_source/ip_source/soft_mcu/soft_ps_wrapper.v(3890)
HDL-5007 WARNING: parameter 'stop_a' becomes localparam in 'i2c_master_bit_ctrl' with formal parameter declaration list in ../../../user_source/ip_source/soft_mcu/soft_ps_wrapper.v(3891)
HDL-5007 WARNING: parameter 'stop_b' becomes localparam in 'i2c_master_bit_ctrl' with formal parameter declaration list in ../../../user_source/ip_source/soft_mcu/soft_ps_wrapper.v(3892)
HDL-5007 WARNING: parameter 'stop_c' becomes localparam in 'i2c_master_bit_ctrl' with formal parameter declaration list in ../../../user_source/ip_source/soft_mcu/soft_ps_wrapper.v(3893)
HDL-5007 WARNING: parameter 'stop_d' becomes localparam in 'i2c_master_bit_ctrl' with formal parameter declaration list in ../../../user_source/ip_source/soft_mcu/soft_ps_wrapper.v(3894)
HDL-5007 Similar messages will be suppressed.
HDL-1007 : analyze verilog file ../../../user_source/hdl_source/apb_to_register.v
HDL-1007 : analyze verilog file ../../../user_source/hdl_source/csi_unpacket.v
HDL-1007 : analyze verilog file ../../../user_source/hdl_source/raw10_unpacket.v
HDL-1007 : analyze verilog file ../../../user_source/hdl_source/video_cuttting.v
HDL-1007 : analyze verilog file ../../../user_source/ip_source/ph1a_hdmi_tx/hdmi_edid_receiver_wrapper.v
HDL-1007 : back to file '../../../user_source/ip_source/ph1a_hdmi_tx/hdmi_edid_receiver_wrapper.v' in ../../../user_source/ip_source/ph1a_hdmi_tx/hdmi_edid_receiver_wrapper.v(872)
HDL-1007 : analyze verilog file ../../../user_source/ip_source/ph1a_hdmi_tx/hdmi_phy_wrapper.v
HDL-1007 : back to file '../../../user_source/ip_source/ph1a_hdmi_tx/hdmi_phy_wrapper.v' in ../../../user_source/ip_source/ph1a_hdmi_tx/hdmi_phy_wrapper.v(137)
HDL-1007 : analyze verilog file ../../../user_source/ip_source/ph1a_hdmi_tx/hdmi_tx.v
HDL-1007 : undeclared symbol 'I_video_in_last_r1', assumed default net type 'wire' in ../../../user_source/ip_source/ph1a_hdmi_tx/hdmi_tx.v(193)
HDL-1007 : analyze verilog file ../../../user_source/ip_source/ph1a_hdmi_tx/hdmi_tx_controller_wrapper.v
HDL-1007 : undeclared symbol '**', assumed default net type '**' in encrypted_text(0)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in encrypted_text(0)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in encrypted_text(0)
HDL-1007 : back to file '../../../user_source/ip_source/ph1a_hdmi_tx/hdmi_tx_controller_wrapper.v' in ../../../user_source/ip_source/ph1a_hdmi_tx/hdmi_tx_controller_wrapper.v(2323)
HDL-1007 : analyze verilog file ../../../user_source/ip_source/mipi_dphy_rx/mipi_dphy_rx_ph1a_mipiio_wrapper.sv
HDL-1007 : undeclared symbol '**', assumed default net type '**' in encrypted_text(0)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in encrypted_text(0)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in encrypted_text(0)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in encrypted_text(0)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in encrypted_text(0)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in encrypted_text(0)
HDL-1007 : back to file '../../../user_source/ip_source/mipi_dphy_rx/mipi_dphy_rx_ph1a_mipiio_wrapper.sv' in ../../../user_source/ip_source/mipi_dphy_rx/mipi_dphy_rx_ph1a_mipiio_wrapper.sv(931)
HDL-1007 : analyze verilog file ../../../user_source/hdl_source/bound_cut.v
HDL-1007 : analyze verilog file ../../../user_source/hdl_source/raw8_2_rgb888.v
HDL-1007 : undeclared symbol 'vs_flag', assumed default net type 'wire' in ../../../user_source/hdl_source/raw8_2_rgb888.v(50)
HDL-1007 : analyze verilog file ../../../user_source/hdl_source/Line_Shift_RAM_8Bit.v
HDL-1007 : analyze verilog file ../../../user_source/hdl_source/awb2.v
HDL-1007 : analyze verilog file ../../../user_source/hdl_source/div_u42_u30.v
HDL-1007 : analyze verilog file ../../../user_source/hdl_source/uifdma_axi_ddr.v
HDL-1007 : undeclared symbol 'ddr3_app_hi_pri', assumed default net type 'wire' in ../../../user_source/hdl_source/uifdma_axi_ddr.v(390)
HDL-1007 : undeclared symbol 'ddr3_app_autoprecharge', assumed default net type 'wire' in ../../../user_source/hdl_source/uifdma_axi_ddr.v(391)
HDL-1007 : undeclared symbol 'ddr3_app_ecc_multiple_err', assumed default net type 'wire' in ../../../user_source/hdl_source/uifdma_axi_ddr.v(405)
HDL-1007 : analyze verilog file ../../../user_source/ip_source/uifdmadbuf/fs_cap.v
HDL-1007 : analyze verilog file ../../../user_source/hdl_source/uiFDMA.v
HDL-1007 : analyze verilog file ../../../user_source/ip_source/ph1a_ddr/alc_32_axi.ipr.v
HDL-1007 : undeclared symbol 'open_n20', assumed default net type 'wire' in ../../../user_source/ip_source/ph1a_ddr/alc_32_axi.ipr.v(85232)
HDL-1007 : undeclared symbol 'open_n21', assumed default net type 'wire' in ../../../user_source/ip_source/ph1a_ddr/alc_32_axi.ipr.v(85400)
HDL-1007 : undeclared symbol 'open_n24', assumed default net type 'wire' in ../../../user_source/ip_source/ph1a_ddr/alc_32_axi.ipr.v(85405)
HDL-1007 : undeclared symbol 'open_n25', assumed default net type 'wire' in ../../../user_source/ip_source/ph1a_ddr/alc_32_axi.ipr.v(85573)
HDL-5007 WARNING: overwrite current module 'AL_BUFKEEP' in ../../../user_source/ip_source/ph1a_ddr/alc_32_axi.ipr.v(126591)
HDL-1007 : previous definition of design element 'AL_BUFKEEP' is here in ../../../user_source/ip_source/soft_mcu/eMCU_gate.v(37883)
HDL-1007 : analyze verilog file ../../../user_source/ip_source/ph1a_ddr/mc_32_wrapper.ipr.v
HDL-1007 : undeclared symbol 'open_n2', assumed default net type 'wire' in ../../../user_source/ip_source/ph1a_ddr/mc_32_wrapper.ipr.v(53907)
HDL-1007 : undeclared symbol 'open_n3', assumed default net type 'wire' in ../../../user_source/ip_source/ph1a_ddr/mc_32_wrapper.ipr.v(54019)
HDL-1007 : undeclared symbol 'open_n6', assumed default net type 'wire' in ../../../user_source/ip_source/ph1a_ddr/mc_32_wrapper.ipr.v(54024)
HDL-1007 : undeclared symbol 'open_n7', assumed default net type 'wire' in ../../../user_source/ip_source/ph1a_ddr/mc_32_wrapper.ipr.v(54136)
HDL-1007 : undeclared symbol 'open_n10', assumed default net type 'wire' in ../../../user_source/ip_source/ph1a_ddr/mc_32_wrapper.ipr.v(58208)
HDL-1007 : undeclared symbol 'open_n11', assumed default net type 'wire' in ../../../user_source/ip_source/ph1a_ddr/mc_32_wrapper.ipr.v(58320)
HDL-1007 : undeclared symbol 'open_n270', assumed default net type 'wire' in ../../../user_source/ip_source/ph1a_ddr/mc_32_wrapper.ipr.v(68131)
HDL-1007 : undeclared symbol 'open_n273', assumed default net type 'wire' in ../../../user_source/ip_source/ph1a_ddr/mc_32_wrapper.ipr.v(68152)
HDL-1007 : undeclared symbol 'open_n276', assumed default net type 'wire' in ../../../user_source/ip_source/ph1a_ddr/mc_32_wrapper.ipr.v(68173)
HDL-1007 : undeclared symbol 'open_n279', assumed default net type 'wire' in ../../../user_source/ip_source/ph1a_ddr/mc_32_wrapper.ipr.v(68194)
HDL-1007 : undeclared symbol 'open_n282', assumed default net type 'wire' in ../../../user_source/ip_source/ph1a_ddr/mc_32_wrapper.ipr.v(68215)
HDL-1007 : undeclared symbol 'open_n285', assumed default net type 'wire' in ../../../user_source/ip_source/ph1a_ddr/mc_32_wrapper.ipr.v(68236)
HDL-1007 : undeclared symbol 'open_n288', assumed default net type 'wire' in ../../../user_source/ip_source/ph1a_ddr/mc_32_wrapper.ipr.v(68257)
HDL-5007 WARNING: overwrite current module 'AL_BUFKEEP' in ../../../user_source/ip_source/ph1a_ddr/mc_32_wrapper.ipr.v(91892)
HDL-1007 : previous definition of design element 'AL_BUFKEEP' is here in ../../../user_source/ip_source/ph1a_ddr/alc_32_axi.ipr.v(126591)
HDL-1007 : analyze verilog file ../../../user_source/hdl_source/Suivtc.v
HDL-1007 : analyze verilog file ../../axi_wr.v
HDL-5007 WARNING: identifier 'W_REQ' is used before its declaration in ../../axi_wr.v(80)
HDL-5007 WARNING: identifier 'W_MS' is used before its declaration in ../../axi_wr.v(80)
HDL-1007 : analyze verilog file ../../rd1.v
HDL-5007 WARNING: identifier 'R_MS' is used before its declaration in ../../rd1.v(92)
HDL-5007 WARNING: identifier 'R_MS' is used before its declaration in ../../rd1.v(92)
HDL-5007 WARNING: identifier 'R_REQ' is used before its declaration in ../../rd1.v(92)
HDL-5007 WARNING: identifier 'shift_cnt' is used before its declaration in ../../rd1.v(93)
HDL-1007 : analyze verilog file ../../Windows.v
HDL-1007 : analyze verilog file ../../read_register.v
HDL-1007 : analyze verilog file ../../write_register.v
HDL-1007 : analyze verilog file ../../../user_source/hdl_source/isp/median/Median_Filter_3X3.v
HDL-1007 : analyze verilog file ../../../user_source/hdl_source/isp/median/Sort3.v
HDL-1007 : analyze verilog file ../../../user_source/hdl_source/matrix_generate/VIP_Matrix_Generate_3X3_1bit.v
HDL-1007 : analyze verilog file ../../../user_source/hdl_source/matrix_generate/VIP_Matrix_Generate_3X3_8Bit.v
HDL-1007 : analyze verilog file ../../../user_source/hdl_source/matrix_generate/line_shift_RAM_1bit.v
HDL-1007 : analyze verilog file ../../../user_source/hdl_source/matrix_generate/line_shift_RAM_8bit.v
HDL-1007 : analyze verilog file ../../../user_source/hdl_source/boundary_fusion.sv
HDL-5007 WARNING: block identifier is required on this block in ../../../user_source/hdl_source/boundary_fusion.sv(78)
HDL-1007 : analyze verilog file ../../../user_source/hdl_source/cam_syn.sv
HDL-1007 : analyze verilog file ../../../user_source/hdl_source/isp_mul_obj_check.sv
HDL-1007 : analyze verilog file ../../axi_rd_rgb.v
HDL-5007 WARNING: identifier 'R_MS' is used before its declaration in ../../axi_rd_rgb.v(94)
HDL-5007 WARNING: identifier 'R_MS' is used before its declaration in ../../axi_rd_rgb.v(94)
HDL-5007 WARNING: identifier 'R_REQ' is used before its declaration in ../../axi_rd_rgb.v(94)
HDL-1007 : analyze verilog file ../../bound.sv
HDL-1007 : analyze verilog file ../../delay.v
HDL-1007 : analyze verilog file ../../../user_source/hdl_source/isp/isp_top.v
HDL-1007 : analyze verilog file ../../../user_source/hdl_source/isp/diff_pic.v
HDL-1007 : analyze verilog file ../../../user_source/hdl_source/isp/isp_1bit_dilation.v
HDL-1007 : analyze verilog file ../../../user_source/hdl_source/isp/isp_1bit_erosion.v
HDL-1007 : analyze verilog file ../../../user_source/hdl_source/isp/rgb_ycbcr.v
HDL-1007 : analyze verilog file ../../../user_source/hdl_source/isp/median/VIP_Gray_Median_Filter.v
HDL-5007 WARNING: identifier 'mid_value' is used before its declaration in ../../../user_source/hdl_source/isp/median/VIP_Gray_Median_Filter.v(38)
RUN-1001 : Project manager successfully analyzed 54 source files.
RUN-1003 : finish command "open_project Verimake_camerasc2210_mipi_ddr_hdmi.prj" in  2.984211s wall, 0.828125s user + 0.046875s system = 0.875000s CPU (29.3%)

RUN-1004 : used memory is 153 MB, reserved memory is 117 MB, peak memory is 168 MB
RUN-1002 : start command "import_device ph1_90.db -package PH1A90SBG484 -speed 2"
ARC-1001 : Device Initialization.
ARC-1001 : -----------------------------------------------------------
ARC-1001 :           OPTION          |        IO        |   SETTING   
ARC-1001 : -----------------------------------------------------------
ARC-1001 :   non_jtag_persist(none)  |      36 IOs      |    gpio    
ARC-1001 :            jtag           |  M7/K7/L6/K6/J6  |  dedicate  
ARC-1001 : -----------------------------------------------------------
RUN-1003 : finish command "import_device ph1_90.db -package PH1A90SBG484 -speed 2" in  10.595384s wall, 2.859375s user + 0.078125s system = 2.937500s CPU (27.7%)

RUN-1004 : used memory is 910 MB, reserved memory is 904 MB, peak memory is 910 MB
RUN-1002 : start command "import_db ../syn_1/Verimake_camerasc2210_mipi_ddr_hdmi_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
USR-1006 : Generating FPGA-IP Autogen constraints ...
USR-6113 CRITICAL-WARNING: (PH1_PHY_DDR4_CAL) reference clock pin hctrl_clk of data pin u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.delay_cal_en_in_low[1] is dangling or unconstraint with sdc clock. Please check your design and make sure it is on clock.
USR-6113 CRITICAL-WARNING: (PH1_PHY_DDR4_CAL) reference clock pin hctrl_clk of data pin u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.delay_cal_en_in_low[0] is dangling or unconstraint with sdc clock. Please check your design and make sure it is on clock.
USR-6113 CRITICAL-WARNING: (PH1_PHY_DDR4_CAL) reference clock pin hctrl_clk of data pin u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.delay_cal_en_in_upp[27] is dangling or unconstraint with sdc clock. Please check your design and make sure it is on clock.
USR-6113 CRITICAL-WARNING: (PH1_PHY_DDR4_CAL) reference clock pin hctrl_clk of data pin u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.delay_cal_en_in_upp[26] is dangling or unconstraint with sdc clock. Please check your design and make sure it is on clock.
USR-6113 CRITICAL-WARNING: (PH1_PHY_DDR4_CAL) reference clock pin hctrl_clk of data pin u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.delay_cal_en_in_upp[25] is dangling or unconstraint with sdc clock. Please check your design and make sure it is on clock.
USR-6113 CRITICAL-WARNING: (PH1_PHY_DDR4_CAL) reference clock pin hctrl_clk of data pin u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.delay_cal_en_in_upp[24] is dangling or unconstraint with sdc clock. Please check your design and make sure it is on clock.
USR-6113 CRITICAL-WARNING: (PH1_PHY_DDR4_CAL) reference clock pin hctrl_clk of data pin u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.delay_cal_en_in_upp[23] is dangling or unconstraint with sdc clock. Please check your design and make sure it is on clock.
USR-6113 CRITICAL-WARNING: (PH1_PHY_DDR4_CAL) reference clock pin hctrl_clk of data pin u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.delay_cal_en_in_upp[22] is dangling or unconstraint with sdc clock. Please check your design and make sure it is on clock.
USR-6113 CRITICAL-WARNING: (PH1_PHY_DDR4_CAL) reference clock pin hctrl_clk of data pin u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.delay_cal_en_in_upp[21] is dangling or unconstraint with sdc clock. Please check your design and make sure it is on clock.
USR-6113 CRITICAL-WARNING: (PH1_PHY_DDR4_CAL) reference clock pin hctrl_clk of data pin u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.delay_cal_en_in_upp[20] is dangling or unconstraint with sdc clock. Please check your design and make sure it is on clock.
USR-6113 Similar messages will be suppressed.
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db ../syn_1/Verimake_camerasc2210_mipi_ddr_hdmi_gate.db" in  13.463524s wall, 6.671875s user + 0.343750s system = 7.015625s CPU (52.1%)

RUN-1004 : used memory is 1855 MB, reserved memory is 1882 MB, peak memory is 1878 MB
RUN-1002 : start command "read_sdc ../../../user_source/constraints_source/timing.sdc"
RUN-1002 : start command "get_ports I_sys_clk_25m"
RUN-1002 : start command "create_clock -name clk_25m -period 40 -waveform 0 20 "
RUN-1102 : create_clock: clock name: clk_25m, type: 0, period: 40000, rise: 0, fall: 20000.
RUN-1002 : start command "get_pins u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/u_PH1_PHY_MIPIIO.hsrx_byteclk_to_fabric"
RUN-1002 : start command "create_clock -name hs_rx_clk1 -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: hs_rx_clk1, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_nets S_hdmi_clk"
RUN-1002 : start command "create_clock -name S_hdmi_clk -period 6.66 -waveform 0 3.33 "
RUN-1102 : create_clock: clock name: S_hdmi_clk, type: 0, period: 6660, rise: 0, fall: 3330.
RUN-1002 : start command "get_nets S_serial_clk"
RUN-1002 : start command "create_clock -name S_serial_clk -period 1.33 -waveform 0 0.67 "
RUN-1102 : create_clock: clock name: S_serial_clk, type: 0, period: 1330, rise: 0, fall: 670.
RUN-1002 : start command "get_ports I_sys_clk_25m"
RUN-1002 : start command "get_pins U_PLL/pll_inst.clkc[2]"
RUN-1002 : start command "rename_clock -name cpu_clk_70m -source  -master_clock clk_25m "
RUN-1107 : Rename Clock: new clock cpu_clk_70m is created by rename_clock temporarily.
RUN-1002 : start command "get_ports I_sys_clk_25m"
RUN-1002 : start command "get_pins U_PLL/pll_inst.clkc[0]"
RUN-1002 : start command "rename_clock -name cam_clk_27m -source  -master_clock clk_25m "
RUN-1107 : Rename Clock: new clock cam_clk_27m is created by rename_clock temporarily.
RUN-1002 : start command "derive_pll_clocks"
USR-1002 : Gen clock cmd:  create_generated_clock -name {U_PLL/pll_inst.clkc[0]} -source [get_ports {I_sys_clk_25m}] -master_clock {clk_25m} -multiply_by 1.0909 [get_pins {U_PLL/pll_inst.clkc[0]}]
RUN-1002 : start command "get_ports I_sys_clk_25m"
RUN-1002 : start command "get_pins U_PLL/pll_inst.clkc[0]"
RUN-1002 : start command "create_generated_clock -name U_PLL/pll_inst.clkc[0] -source  -master_clock clk_25m -multiply_by 1.0909 "
RUN-1105 : Rename Clock: clock U_PLL/pll_inst.clkc[0] was renamed, new name is cam_clk_27m.
USR-1002 : Gen clock cmd:  create_generated_clock -name {U_PLL/pll_inst.clkc[2]} -source [get_ports {I_sys_clk_25m}] -master_clock {clk_25m} -multiply_by 1.3953 [get_pins {U_PLL/pll_inst.clkc[2]}]
RUN-1002 : start command "get_ports I_sys_clk_25m"
RUN-1002 : start command "get_pins U_PLL/pll_inst.clkc[2]"
RUN-1002 : start command "create_generated_clock -name U_PLL/pll_inst.clkc[2] -source  -master_clock clk_25m -multiply_by 1.3953 "
RUN-1105 : Rename Clock: clock U_PLL/pll_inst.clkc[2] was renamed, new name is cpu_clk_70m.
USR-1002 : Gen clock cmd:  create_generated_clock -name {U_PLL/pll_inst.clkc[3]} -source [get_ports {I_sys_clk_25m}] -master_clock {clk_25m} -multiply_by 6.0000 [get_pins {U_PLL/pll_inst.clkc[3]}]
RUN-1002 : start command "get_ports I_sys_clk_25m"
RUN-1002 : start command "get_pins U_PLL/pll_inst.clkc[3]"
RUN-1002 : start command "create_generated_clock -name U_PLL/pll_inst.clkc[3] -source  -master_clock clk_25m -multiply_by 6.0000 "
USR-1002 : Gen clock cmd:  create_generated_clock -name {U_PLL/pll_inst.clkc[4]} -source [get_ports {I_sys_clk_25m}] -master_clock {clk_25m} -multiply_by 30.0000 [get_pins {U_PLL/pll_inst.clkc[4]}]
RUN-1002 : start command "get_ports I_sys_clk_25m"
RUN-1002 : start command "get_pins U_PLL/pll_inst.clkc[4]"
RUN-1002 : start command "create_generated_clock -name U_PLL/pll_inst.clkc[4] -source  -master_clock clk_25m -multiply_by 30.0000 "
RUN-1002 : start command "get_nets S_hs_rx_clk1"
RUN-1002 : start command "get_regs u_uifdma_axi_ddr/u_ddr_phy/u_clk/hctrl_clk_bufg"
RUN-1002 : start command "set_false_path -from  -to "
RUN-1002 : start command "get_nets S_hdmi_clk"
RUN-1002 : start command "get_regs u_uifdma_axi_ddr/u_ddr_phy/u_clk/hctrl_clk_bufg"
RUN-1002 : start command "set_false_path -from  -to "
RUN-1002 : start command "get_regs u_uifdma_axi_ddr/u_ddr_phy/u_clk/hctrl_clk_bufg"
RUN-1002 : start command "get_nets S_hdmi_clk"
RUN-1002 : start command "set_false_path -from  -to "
RUN-1002 : start command "get_regs vtc_vs"
RUN-1002 : start command "get_regs u_uifdma_axi_ddr/u_ddr_phy/u_clk/hctrl_clk_bufg"
RUN-1002 : start command "set_false_path -from  -to "
RUN-1002 : start command "get_clocks  S_hdmi_clk "
RUN-1002 : start command "get_clocks  clk_25m "
RUN-1002 : start command "get_clocks  cpu_clk_70m "
RUN-1002 : start command "get_clocks  cam_clk_27m "
RUN-1002 : start command "get_clocks  hs_rx_clk1 "
RUN-1002 : start command "get_clocks u_uifdma_axi_ddr/u_ddr_phy/hctrl_clk"
RUN-1002 : start command "read_sdc -ip ddr_ip ../../../user_source/ip_source/ph1a_ddr/ddr_ip.sdc"
RUN-1002 : start command "derive_pll_clocks"
USR-1002 : Gen clock cmd:  create_generated_clock -name {u_uifdma_axi_ddr/u_ddr_phy/u_clk/u_pll0/pll_inst.clkc[0]} -source [get_ports {I_sys_clk_25m}] -master_clock {clk_25m} -multiply_by 5.3333 -phase 19 [get_pins {u_uifdma_axi_ddr/u_ddr_phy/u_clk/u_pll0/pll_inst.clkc[0]}]
RUN-1002 : start command "get_ports I_sys_clk_25m"
RUN-1002 : start command "get_pins u_uifdma_axi_ddr/u_ddr_phy/u_clk/u_pll0/pll_inst.clkc[0]"
RUN-1002 : start command "create_generated_clock -name u_uifdma_axi_ddr/u_ddr_phy/u_clk/u_pll0/pll_inst.clkc[0] -source  -master_clock clk_25m -multiply_by 5.3333 -phase 19 "
USR-1002 : Gen clock cmd:  create_generated_clock -name {u_uifdma_axi_ddr/u_ddr_phy/u_clk/u_pll0/pll_inst.clkc[1]} -source [get_ports {I_sys_clk_25m}] -master_clock {clk_25m} -multiply_by 5.3333 [get_pins {u_uifdma_axi_ddr/u_ddr_phy/u_clk/u_pll0/pll_inst.clkc[1]}]
RUN-1002 : start command "get_ports I_sys_clk_25m"
RUN-1002 : start command "get_pins u_uifdma_axi_ddr/u_ddr_phy/u_clk/u_pll0/pll_inst.clkc[1]"
RUN-1002 : start command "create_generated_clock -name u_uifdma_axi_ddr/u_ddr_phy/u_clk/u_pll0/pll_inst.clkc[1] -source  -master_clock clk_25m -multiply_by 5.3333 "
USR-1002 : Gen clock cmd:  create_generated_clock -name {u_uifdma_axi_ddr/u_ddr_phy/u_clk/u_pll0/pll_inst.clkc[2]} -source [get_ports {I_sys_clk_25m}] -master_clock {clk_25m} -multiply_by 21.3333 [get_pins {u_uifdma_axi_ddr/u_ddr_phy/u_clk/u_pll0/pll_inst.clkc[2]}]
RUN-1002 : start command "get_ports I_sys_clk_25m"
RUN-1002 : start command "get_pins u_uifdma_axi_ddr/u_ddr_phy/u_clk/u_pll0/pll_inst.clkc[2]"
RUN-1002 : start command "create_generated_clock -name u_uifdma_axi_ddr/u_ddr_phy/u_clk/u_pll0/pll_inst.clkc[2] -source  -master_clock clk_25m -multiply_by 21.3333 "
USR-1002 : Gen clock cmd:  create_generated_clock -name {u_uifdma_axi_ddr/u_ddr_phy/u_clk/u_pll0/pll_inst.clkc[3]} -source [get_ports {I_sys_clk_25m}] -master_clock {clk_25m} -multiply_by 2.0000 [get_pins {u_uifdma_axi_ddr/u_ddr_phy/u_clk/u_pll0/pll_inst.clkc[3]}]
RUN-1002 : start command "get_ports I_sys_clk_25m"
RUN-1002 : start command "get_pins u_uifdma_axi_ddr/u_ddr_phy/u_clk/u_pll0/pll_inst.clkc[3]"
RUN-1002 : start command "create_generated_clock -name u_uifdma_axi_ddr/u_ddr_phy/u_clk/u_pll0/pll_inst.clkc[3] -source  -master_clock clk_25m -multiply_by 2.0000 "
USR-1002 : Gen clock cmd:  create_generated_clock -name {u_uifdma_axi_ddr/u_ddr_phy/u_clk/u_pll1/pll_inst.clkc[0]} -source [get_pins {u_uifdma_axi_ddr/u_ddr_phy/u_clk/u_pll0/pll_inst.clkc[0]}] -master_clock {u_uifdma_axi_ddr/u_ddr_phy/u_clk/u_pll0/pll_inst.clkc[0]} -divide_by 1.0000 [get_pins {u_uifdma_axi_ddr/u_ddr_phy/u_clk/u_pll1/pll_inst.clkc[0]}]
RUN-1002 : start command "get_pins u_uifdma_axi_ddr/u_ddr_phy/u_clk/u_pll0/pll_inst.clkc[0]"
RUN-1002 : start command "get_pins u_uifdma_axi_ddr/u_ddr_phy/u_clk/u_pll1/pll_inst.clkc[0]"
RUN-1002 : start command "create_generated_clock -name u_uifdma_axi_ddr/u_ddr_phy/u_clk/u_pll1/pll_inst.clkc[0] -source  -master_clock u_uifdma_axi_ddr/u_ddr_phy/u_clk/u_pll0/pll_inst.clkc[0] -divide_by 1.0000 "
RUN-1002 : start command "get_pins u_clk/u_pll0/pll_inst.refclk"
RUN-1002 : start command "get_pins u_clk/u_pll0/pll_inst.clkc[1]"
RUN-1002 : start command "rename_clock -name phy_clk -source  -master_clock u_clk/u_pll0/pll_inst.refclk "
RUN-1105 : Rename Clock: clock u_uifdma_axi_ddr/u_ddr_phy/u_clk/u_pll0/pll_inst.clkc[1] was renamed, new name is u_uifdma_axi_ddr/u_ddr_phy/phy_clk.
RUN-1002 : start command "get_pins u_clk/u_pll0/pll_inst.refclk"
RUN-1002 : start command "get_pins u_clk/u_pll0/pll_inst.clkc[2]"
RUN-1002 : start command "rename_clock -name ddr_clk -source  -master_clock u_clk/u_pll0/pll_inst.refclk "
RUN-1105 : Rename Clock: clock u_uifdma_axi_ddr/u_ddr_phy/u_clk/u_pll0/pll_inst.clkc[2] was renamed, new name is u_uifdma_axi_ddr/u_ddr_phy/ddr_clk.
RUN-1002 : start command "get_pins u_clk/u_pll0/pll_inst.refclk"
RUN-1002 : start command "get_pins u_clk/u_pll0/pll_inst.clkc[3]"
RUN-1002 : start command "rename_clock -name mcu_clk -source  -master_clock u_clk/u_pll0/pll_inst.refclk "
RUN-1105 : Rename Clock: clock u_uifdma_axi_ddr/u_ddr_phy/u_clk/u_pll0/pll_inst.clkc[3] was renamed, new name is u_uifdma_axi_ddr/u_ddr_phy/mcu_clk.
RUN-1002 : start command "get_pins u_clk/u_pll0/pll_inst.clkc[0]"
RUN-1002 : start command "get_pins u_clk/u_pll1/pll_inst.clkc[0]"
RUN-1002 : start command "rename_clock -name hctrl_clk -source  -master_clock u_clk/u_pll0/pll_inst.clkc[0] "
RUN-1105 : Rename Clock: clock u_uifdma_axi_ddr/u_ddr_phy/u_clk/u_pll1/pll_inst.clkc[0] was renamed, new name is u_uifdma_axi_ddr/u_ddr_phy/hctrl_clk.
RUN-1002 : start command "get_clocks hctrl_clk"
RUN-1002 : start command "set_clock_uncertainty -setup 0.05 "
RUN-1002 : start command "get_clocks hctrl_clk"
RUN-1002 : start command "set_clock_uncertainty -hold 0.05 "
RUN-1002 : start command "get_clocks hctrl_clk"
RUN-1002 : start command "get_clocks mcu_clk"
RUN-1002 : start command "set_false_path -from  -to "
RUN-1002 : start command "get_clocks mcu_clk"
RUN-1002 : start command "get_clocks hctrl_clk"
RUN-1002 : start command "set_false_path -from  -to "
RUN-1002 : start command "get_pins u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_*$ph1_ddr_4lanes.*_phy_loopback_en[*]"
RUN-1002 : start command "set_false_path -to "
RUN-1002 : start command "get_pins u_ddrphy_standard/u_hard_controller_*.delay_osc_chain_en"
RUN-1002 : start command "get_pins u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_*$ph1_ddr_4lanes.*_delay_osc_en"
RUN-1002 : start command "set_multicycle_path -setup -end -from  -to  2"
RUN-1002 : start command "get_pins u_ddrphy_standard/u_hard_controller_*.delay_osc_div[*]"
RUN-1002 : start command "get_pins u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_*$ph1_ddr_4lanes.*_delay_osc_div[*]"
RUN-1002 : start command "set_multicycle_path -setup -end -from  -to  2"
RUN-1002 : start command "get_pins u_ddrphy_standard/u_hard_controller_*.delay_osc_wrlvl_sel[*]"
RUN-1002 : start command "get_pins u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_*$ph1_ddr_4lanes.*_delay_osc_wrlvl_sel[*]"
RUN-1002 : start command "set_multicycle_path -setup -end -from  -to  2"
RUN-1002 : start command "get_pins u_ddrphy_standard/u_hard_controller_*.delay_osc_wdata_sel[*]"
RUN-1002 : start command "get_pins u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_*$ph1_ddr_4lanes.*_delay_osc_wdq_sel[*]"
RUN-1002 : start command "set_multicycle_path -setup -end -from  -to  2"
RUN-1002 : start command "get_pins u_ddrphy_standard/u_hard_controller_*.delay_testmode_en"
RUN-1002 : start command "get_pins u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_*$ph1_ddr_4lanes.*_delay_testmode_en"
RUN-1002 : start command "set_multicycle_path -setup -end -from  -to  2"
RUN-1002 : start command "get_pins u_ddrphy_standard/u_hard_controller_*.loopback_clk_sel[*]"
RUN-1002 : start command "get_pins u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_*$ph1_ddr_4lanes.*_loopback_clk_sel[*]"
RUN-1002 : start command "set_multicycle_path -setup -end -from  -to  2"
RUN-1002 : start command "get_pins u_ddrphy_standard/u_hard_controller_*.loopback_clknum_sel[*]"
RUN-1002 : start command "get_pins u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_*$ph1_ddr_4lanes.*_loopback_clknum_sel[*]"
RUN-1002 : start command "set_multicycle_path -setup -end -from  -to  2"
RUN-1002 : start command "get_pins u_ddrphy_standard/u_hard_controller_*.loopback_mode"
RUN-1002 : start command "get_pins u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_*$ph1_ddr_4lanes.*_loopback_mode"
RUN-1002 : start command "set_multicycle_path -setup -end -from  -to  2"
RUN-1002 : start command "get_pins u_ddrphy_standard/u_hard_controller_*.dqs_pupd_en"
RUN-1002 : start command "get_pins u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_*$ph1_ddr_4lanes.*_dqs_pupd_en"
RUN-1002 : start command "set_multicycle_path -setup -end -from  -to  2"
RUN-1002 : start command "get_pins u_ddrphy_standard/u_hard_controller_*.delay_osc_chain_en"
RUN-1002 : start command "get_pins u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_*$ph1_ddr_4lanes.*_delay_osc_en"
RUN-1002 : start command "set_multicycle_path -hold -end -from  -to  1"
RUN-1002 : start command "get_pins u_ddrphy_standard/u_hard_controller_*.delay_osc_div[*]"
RUN-1002 : start command "get_pins u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_*$ph1_ddr_4lanes.*_delay_osc_div[*]"
RUN-1002 : start command "set_multicycle_path -hold -end -from  -to  1"
RUN-1002 : start command "get_pins u_ddrphy_standard/u_hard_controller_*.delay_osc_wrlvl_sel[*]"
RUN-1002 : start command "get_pins u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_*$ph1_ddr_4lanes.*_delay_osc_wrlvl_sel[*]"
RUN-1002 : start command "set_multicycle_path -hold -end -from  -to  1"
RUN-1002 : start command "get_pins u_ddrphy_standard/u_hard_controller_*.delay_osc_wdata_sel[*]"
RUN-1002 : start command "get_pins u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_*$ph1_ddr_4lanes.*_delay_osc_wdq_sel[*]"
RUN-1002 : start command "set_multicycle_path -hold -end -from  -to  1"
RUN-1002 : start command "get_pins u_ddrphy_standard/u_hard_controller_*.delay_testmode_en"
RUN-1002 : start command "get_pins u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_*$ph1_ddr_4lanes.*_delay_testmode_en"
RUN-1002 : start command "set_multicycle_path -hold -end -from  -to  1"
RUN-1002 : start command "get_pins u_ddrphy_standard/u_hard_controller_*.loopback_clk_sel[*]"
RUN-1002 : start command "get_pins u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_*$ph1_ddr_4lanes.*_loopback_clk_sel[*]"
RUN-1002 : start command "set_multicycle_path -hold -end -from  -to  1"
RUN-1002 : start command "get_pins u_ddrphy_standard/u_hard_controller_*.loopback_clknum_sel[*]"
RUN-1002 : start command "get_pins u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_*$ph1_ddr_4lanes.*_loopback_clknum_sel[*]"
RUN-1002 : start command "set_multicycle_path -hold -end -from  -to  1"
RUN-1002 : start command "get_pins u_ddrphy_standard/u_hard_controller_*.loopback_mode"
RUN-1002 : start command "get_pins u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_*$ph1_ddr_4lanes.*_loopback_mode"
RUN-1002 : start command "set_multicycle_path -hold -end -from  -to  1"
RUN-1002 : start command "get_pins u_ddrphy_standard/u_hard_controller_*.dqs_pupd_en"
RUN-1002 : start command "get_pins u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_*$ph1_ddr_4lanes.*_dqs_pupd_en"
RUN-1002 : start command "set_multicycle_path -hold -end -from  -to  1"
RUN-1003 : finish command "read_sdc -ip ddr_ip ../../../user_source/ip_source/ph1a_ddr/ddr_ip.sdc" in  1.299767s wall, 0.703125s user + 0.000000s system = 0.703125s CPU (54.1%)

RUN-1004 : used memory is 1855 MB, reserved memory is 1882 MB, peak memory is 1878 MB
RUN-1002 : start command "read_sdc -ip rfifo1 ../../al_ip/rfifo1.tcl"
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 1025316067737600"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 573296529637376"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  6.3660000000000005 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 6.3660000000000005"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  6.3660000000000005 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 6.3660000000000005"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 1025316067737600"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 573296529637376"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  6.3660000000000005 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 6.3660000000000005"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  6.3660000000000005 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 6.3660000000000005"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 1025316067737600"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 573296529637376"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  6.3660000000000005 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 6.3660000000000005"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  6.3660000000000005 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 6.3660000000000005"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 1025316067737600"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 573296529637376"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  6.3660000000000005 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 6.3660000000000005"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  6.3660000000000005 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 6.3660000000000005"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 1025316067737600"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 573296529637376"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  6.3660000000000005 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 6.3660000000000005"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  6.3660000000000005 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 6.3660000000000005"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1003 : finish command "read_sdc -ip rfifo1 ../../al_ip/rfifo1.tcl" in  2.200388s wall, 1.109375s user + 0.000000s system = 1.109375s CPU (50.4%)

RUN-1004 : used memory is 1855 MB, reserved memory is 1882 MB, peak memory is 1878 MB
RUN-1002 : start command "read_sdc -ip wfifo1 ../../al_ip/wfifo1.tcl"
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 451040285556736"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 1025316067737600"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  7.2000000000000002 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 7.2000000000000002"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  7.2000000000000002 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 7.2000000000000002"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 573296529637376"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 1025316067737600"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  6.3660000000000005 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 6.3660000000000005"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  6.3660000000000005 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 6.3660000000000005"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 573296529637376"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 1025316067737600"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  6.3660000000000005 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 6.3660000000000005"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  6.3660000000000005 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 6.3660000000000005"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 573296529637376"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 1025316067737600"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  6.3660000000000005 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 6.3660000000000005"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  6.3660000000000005 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 6.3660000000000005"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1003 : finish command "read_sdc -ip wfifo1 ../../al_ip/wfifo1.tcl" in  1.557767s wall, 0.890625s user + 0.015625s system = 0.906250s CPU (58.2%)

RUN-1004 : used memory is 1855 MB, reserved memory is 1882 MB, peak memory is 1878 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/TD/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 16 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model design_top_wrapper
SYN-1001 : ADC: Instance "u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/u_PH1_PHY_MIPIIO" LOCATION="X5Y0Z0"
SYN-1001 : ADC: Instance "u_uifdma_axi_ddr/u_ddr_phy/u_clk/u_pll0/pll_inst" LOCATION="X81Y39Z0"
SYN-1001 : ADC: Instance "u_uifdma_axi_ddr/u_ddr_phy/u_clk/u_pll1/pll_inst" LOCATION="X81Y0Z0"
SYN-1001 : ADC: Instance "u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes" LOCATION="X81Y40Z0"
SYN-1001 : ADC: Instance "u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes" LOCATION="X81Y0Z0"
SYN-1001 : ADC: Instance "u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0" LOCATION="X65Y40Z0"
SYN-5055 WARNING: The kept net u_soft_ps_wrapper/SoC_Demo/PMUX/PRDATAx0[1] will be merged to another kept net S_awb_data[95]
SYN-5055 WARNING: The kept net S_awb_data[95] will be merged to another kept net S_awb_data[94]
SYN-5055 WARNING: The kept net S_awb_data[94] will be merged to another kept net S_awb_data[93]
SYN-5055 WARNING: The kept net S_awb_data[93] will be merged to another kept net S_awb_data[92]
SYN-5055 WARNING: The kept net S_awb_data[92] will be merged to another kept net S_awb_data[91]
SYN-5055 WARNING: The kept net S_awb_data[91] will be merged to another kept net S_awb_data[90]
SYN-5055 WARNING: The kept net S_awb_data[90] will be merged to another kept net S_awb_data[89]
SYN-5055 WARNING: The kept net S_awb_data[89] will be merged to another kept net S_awb_data[88]
SYN-5055 WARNING: The kept net S_awb_data[88] will be merged to another kept net S_awb_data[87]
SYN-5055 WARNING: The kept net S_awb_data[87] will be merged to another kept net S_awb_data[86]
SYN-5055 Similar messages will be suppressed.
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-1032 : 68302/225 useful/useless nets, 55275/68 useful/useless insts
RUN-1002 : start command "phys_opt -lut_merge"
OPT-1001 : Start remap optimization ...
OPT-1001 : skip lut merge since lut number 20820 is similar to or less than reg number 27967
OPT-1001 : End physical optimization;  0.003381s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (462.1%)

PHY-1001 : Start to synthesize physical clock networks.
RUN-1002 : start command "start_timer -report"
RUN-1002 : start command "get_clocks  S_hdmi_clk "
RUN-1002 : start command "get_clocks  clk_25m "
RUN-1002 : start command "get_clocks  cpu_clk_70m "
RUN-1002 : start command "get_clocks  cam_clk_27m "
RUN-1002 : start command "get_clocks  hs_rx_clk1 "
RUN-1002 : start command "get_clocks u_uifdma_axi_ddr/u_ddr_phy/hctrl_clk"
RUN-1002 : start command "set_clock_groups -exclusive -group  -group  -group  -group  -group  -group "
USR-1006 : Generating FPGA-IP Autogen constraints ...
USR-6113 CRITICAL-WARNING: (PH1_PHY_DDR4_CAL) reference clock pin hctrl_clk of data pin u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.delay_cal_en_in_low[1] is dangling or unconstraint with sdc clock. Please check your design and make sure it is on clock.
USR-6113 CRITICAL-WARNING: (PH1_PHY_DDR4_CAL) reference clock pin hctrl_clk of data pin u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.delay_cal_en_in_low[0] is dangling or unconstraint with sdc clock. Please check your design and make sure it is on clock.
USR-6113 CRITICAL-WARNING: (PH1_PHY_DDR4_CAL) reference clock pin hctrl_clk of data pin u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.delay_cal_en_in_upp[27] is dangling or unconstraint with sdc clock. Please check your design and make sure it is on clock.
USR-6113 CRITICAL-WARNING: (PH1_PHY_DDR4_CAL) reference clock pin hctrl_clk of data pin u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.delay_cal_en_in_upp[26] is dangling or unconstraint with sdc clock. Please check your design and make sure it is on clock.
USR-6113 CRITICAL-WARNING: (PH1_PHY_DDR4_CAL) reference clock pin hctrl_clk of data pin u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.delay_cal_en_in_upp[25] is dangling or unconstraint with sdc clock. Please check your design and make sure it is on clock.
USR-6113 CRITICAL-WARNING: (PH1_PHY_DDR4_CAL) reference clock pin hctrl_clk of data pin u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.delay_cal_en_in_upp[24] is dangling or unconstraint with sdc clock. Please check your design and make sure it is on clock.
USR-6113 CRITICAL-WARNING: (PH1_PHY_DDR4_CAL) reference clock pin hctrl_clk of data pin u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.delay_cal_en_in_upp[23] is dangling or unconstraint with sdc clock. Please check your design and make sure it is on clock.
USR-6113 CRITICAL-WARNING: (PH1_PHY_DDR4_CAL) reference clock pin hctrl_clk of data pin u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.delay_cal_en_in_upp[22] is dangling or unconstraint with sdc clock. Please check your design and make sure it is on clock.
USR-6113 CRITICAL-WARNING: (PH1_PHY_DDR4_CAL) reference clock pin hctrl_clk of data pin u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.delay_cal_en_in_upp[21] is dangling or unconstraint with sdc clock. Please check your design and make sure it is on clock.
USR-6113 CRITICAL-WARNING: (PH1_PHY_DDR4_CAL) reference clock pin hctrl_clk of data pin u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.delay_cal_en_in_upp[20] is dangling or unconstraint with sdc clock. Please check your design and make sure it is on clock.
USR-6113 Similar messages will be suppressed.
TMR-2505 : Start building timing graph for model design_top_wrapper.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 296022, tnet num: 74384, tinst num: 62142, tnode num: 379395, tedge num: 462901.
TMR-2508 : Levelizing timing graph completed, there are 79 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  3.948915s wall, 2.031250s user + 0.078125s system = 2.109375s CPU (53.4%)

RUN-1004 : used memory is 2394 MB, reserved memory is 2441 MB, peak memory is 2394 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 74384 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 13 clocks from SDC.
TMR-5508 CRITICAL-WARNING: Clock definition problem. U_PLL/pll_inst.clkc[4], source of a primary clock, is on the network of clock clk_25m. Please check your sdc.
TMR-5508 CRITICAL-WARNING: Clock definition problem. U_PLL/pll_inst.clkc[3], source of a primary clock, is on the network of clock clk_25m. Please check your sdc.
TMR-3004 : Map sdc constraints, there are 921 constraints in total.
TMR-6524 WARNING: Fails to find any valid -to targets, for constraint(s):  set_false_path -from [ get_nets {S_hs_rx_clk1} ] -to [ get_regs {u_uifdma_axi_ddr/u_ddr_phy/u_clk/hctrl_clk_bufg} ].
TMR-6524 WARNING: Fails to find any valid -to targets, for constraint(s):  set_false_path -from [ get_nets {S_hdmi_clk} ] -to [ get_regs {u_uifdma_axi_ddr/u_ddr_phy/u_clk/hctrl_clk_bufg} ].
TMR-6524 WARNING: Fails to find any valid -from targets, for constraint(s):  set_false_path -from [ get_regs {u_uifdma_axi_ddr/u_ddr_phy/u_clk/hctrl_clk_bufg} ] -to [ get_nets {S_hdmi_clk} ].
TMR-6524 WARNING: Fails to find any valid -to targets, for constraint(s):  set_false_path -from [ get_regs {vtc_vs} ] -to [ get_regs {u_uifdma_axi_ddr/u_ddr_phy/u_clk/hctrl_clk_bufg} ].
TMR-6513 WARNING: No path found for constraint(s):  set_false_path -from [ get_clocks {hctrl_clk} ] -to [ get_clocks {mcu_clk} ].
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1004 : User specified global clock net U_PLL/clk0_buf, connecting to GCLK U_PLL/bufg_c0
PHY-1004 : User specified global clock net O_sc2210_clk_27m_dup_1, connecting to GCLK U_PLL/bufg_c0
PHY-1001 : Tag ctrl-gclk instance U_PLL/bufg_c0.
PHY-1004 : User specified global clock net u_uifdma_axi_ddr/u_ddr_phy/u_clk/u_pll1/clk0_out, connecting to GCLK u_uifdma_axi_ddr/u_ddr_phy/u_clk/bufg_hctrlclk
PHY-1004 : User specified global clock net u_uifdma_axi_ddr/u_ddr_phy/u_clk/hctrl_clk_bufg, connecting to GCLK u_uifdma_axi_ddr/u_ddr_phy/u_clk/bufg_hctrlclk
PHY-1019 : User specified sector clock net u_uifdma_axi_ddr/u_ddr_phy/u_clk/hctrl_clk_bufg, connecting to PH1_PHY_SCLK_V2 u_uifdma_axi_ddr/u_ddr_phy/u_clk/gen_bank31_hctrl_clk$u_bank31_hctrl_clk
PHY-1019 : User specified sector clock net u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/pzq_user_clk[2], connecting to PH1_PHY_SCLK_V2 u_uifdma_axi_ddr/u_ddr_phy/u_clk/gen_bank31_hctrl_clk$u_bank31_hctrl_clk
PHY-1019 : User specified sector clock net u_uifdma_axi_ddr/u_ddr_phy/u_clk/hctrl_clk_bufg, connecting to PH1_PHY_SCLK_V2 u_uifdma_axi_ddr/u_ddr_phy/u_clk/gen_bank32_hctrl_clk$u_bank32_hctrl_clk
PHY-1019 : User specified sector clock net u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/pzq_user_clk[1], connecting to PH1_PHY_SCLK_V2 u_uifdma_axi_ddr/u_ddr_phy/u_clk/gen_bank32_hctrl_clk$u_bank32_hctrl_clk
PHY-1014 : User specified io-clock net u_uifdma_axi_ddr/u_ddr_phy/u_clk/pll0_phy_clk, connecting to PH1_PHY_HP_IOCLK u_uifdma_axi_ddr/u_ddr_phy/u_clk/u_ioclk2
PHY-1014 : User specified io-clock net u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/D_ioclk_1[0], connecting to PH1_PHY_HP_IOCLK u_uifdma_axi_ddr/u_ddr_phy/u_clk/u_ioclk2
PHY-1014 : User specified io-clock net u_uifdma_axi_ddr/u_ddr_phy/u_clk/pll0_ddr_clk, connecting to PH1_PHY_HP_IOCLK u_uifdma_axi_ddr/u_ddr_phy/u_clk/u_ioclk3
PHY-1014 : User specified io-clock net u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/D_ioclk_1[1], connecting to PH1_PHY_HP_IOCLK u_uifdma_axi_ddr/u_ddr_phy/u_clk/u_ioclk3
PHY-1014 : User specified io-clock net u_uifdma_axi_ddr/u_ddr_phy/u_clk/pll0_phy_clk, connecting to PH1_PHY_HP_IOCLK u_uifdma_axi_ddr/u_ddr_phy/u_clk/u_ioclk4
PHY-1014 : User specified io-clock net u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/D_ioclk_2[0], connecting to PH1_PHY_HP_IOCLK u_uifdma_axi_ddr/u_ddr_phy/u_clk/u_ioclk4
PHY-1014 : User specified io-clock net u_uifdma_axi_ddr/u_ddr_phy/u_clk/pll0_ddr_clk, connecting to PH1_PHY_HP_IOCLK u_uifdma_axi_ddr/u_ddr_phy/u_clk/u_ioclk5
PHY-1014 : User specified io-clock net u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/D_ioclk_2[1], connecting to PH1_PHY_HP_IOCLK u_uifdma_axi_ddr/u_ddr_phy/u_clk/u_ioclk5
PHY-1013 : User specified regional clock net u_uifdma_axi_ddr/u_ddr_phy/u_clk/clkc1, connecting to PH1_PHY_HP_MLCLK u_uifdma_axi_ddr/u_ddr_phy/u_clk/u_mlclk0
PHY-1013 : User specified regional clock net u_uifdma_axi_ddr/u_ddr_phy/u_clk/pll0_phy_clk, connecting to PH1_PHY_HP_MLCLK u_uifdma_axi_ddr/u_ddr_phy/u_clk/u_mlclk0
PHY-1013 : User specified regional clock net u_uifdma_axi_ddr/u_ddr_phy/u_clk/clkc2, connecting to PH1_PHY_HP_MLCLK u_uifdma_axi_ddr/u_ddr_phy/u_clk/u_mlclk1
PHY-1013 : User specified regional clock net u_uifdma_axi_ddr/u_ddr_phy/u_clk/pll0_ddr_clk, connecting to PH1_PHY_HP_MLCLK u_uifdma_axi_ddr/u_ddr_phy/u_clk/u_mlclk1
PHY-1004 : User specified global clock net u_uifdma_axi_ddr/u_ddr_phy/u_clk/u_pll1/clk0_buf, connecting to GCLK u_uifdma_axi_ddr/u_ddr_phy/u_clk/u_pll1/bufg_feedback
PHY-1004 : User specified global clock net u_uifdma_axi_ddr/u_ddr_phy/u_clk/u_pll1/clk0_out, connecting to GCLK u_uifdma_axi_ddr/u_ddr_phy/u_clk/u_pll1/bufg_feedback
PHY-1016 : User specified PLL reference clock net I_sys_clk_25m_dup_1
PHY-1016 : User specified PLL feedback clock net u_write_register/I_fdma_rsize4[0]
PHY-1016 : User specified PLL feedback clock net u_write_register/I_fdma_rsize4[0]
PHY-1016 : User specified PLL reference clock net u_uifdma_axi_ddr/u_ddr_phy/u_clk/u_pll1/refclk
PHY-1007 : Generated global clock net u_isp_top/u_isp_1bit_erosion2/u_VIP_Matrix_Generate_3X3_1bit/u_Line_Shift_RAM_1Bit/u_blk_mem_gen_1bit2/clkb with 6513 clock fanouts
PHY-1007 : Generated global clock net u_soft_ps_wrapper/SoC_Demo/TCM0/RAM_CORE/clkb with 2281 clock fanouts
PHY-1007 : Generated global clock net u_uifdma_axi_ddr/u_ddr_phy/apb_clk_o with 983 clock fanouts
PHY-1007 : Generated global clock net S_hs_rx_clk1 with 831 clock fanouts
PHY-1007 : Generated global clock net I_mcu_jtag_tck_dup_1 with 84 clock fanouts
PHY-1007 : Generated global clock net u_hdmi_tx/u_hdmi2phy_wrapper/u0_lane_lvds_10_1/I_serial_clk with 54 clock fanouts
PHY-1007 : Generated global clock net u_write_register/rd_state[4]_syn_18 with 4 clock fanouts
PHY-1011 : Create GCLK instance on global clock net I_mcu_jtag_tck_dup_1
PHY-1011 : Create GCLK instance on global clock net S_hs_rx_clk1
PHY-1011 : Create GCLK instance on global clock net u_hdmi_tx/u_hdmi2phy_wrapper/u0_lane_lvds_10_1/I_serial_clk
PHY-1011 : Create GCLK instance on global clock net u_isp_top/u_isp_1bit_erosion2/u_VIP_Matrix_Generate_3X3_1bit/u_Line_Shift_RAM_1Bit/u_blk_mem_gen_1bit2/clkb
PHY-1011 : Create GCLK instance on global clock net u_soft_ps_wrapper/SoC_Demo/TCM0/RAM_CORE/clkb
PHY-1011 : Create GCLK instance on global clock net u_uifdma_axi_ddr/u_ddr_phy/apb_clk_o
PHY-1011 : Create GCLK instance on global clock net u_write_register/rd_state[4]_syn_18
PHY-1009 : Tag global clock net O_sc2210_clk_27m_dup_1
PHY-1009 : Tag global clock net U_PLL/clk0_buf
PHY-1009 : Tag global clock net u_uifdma_axi_ddr/u_ddr_phy/u_clk/hctrl_clk_bufg
PHY-1009 : Tag global clock net u_uifdma_axi_ddr/u_ddr_phy/u_clk/u_pll1/clk0_buf
PHY-1009 : Tag global clock net u_uifdma_axi_ddr/u_ddr_phy/u_clk/u_pll1/clk0_out
PHY-1009 : Tag global clock net I_mcu_jtag_tck_dup_1
PHY-1009 : Tag global clock net I_mcu_jtag_tck_syn_3
PHY-1009 : Tag global clock net S_hs_rx_clk1
PHY-1009 : Tag global clock net S_hs_rx_clk1_syn_5
PHY-1009 : Tag global clock net u_hdmi_tx/u_hdmi2phy_wrapper/u0_lane_lvds_10_1/I_serial_clk
PHY-1009 : Tag global clock net u_hdmi_tx/u_hdmi2phy_wrapper/u0_lane_lvds_10_1/I_serial_clk_syn_1
PHY-1009 : Tag global clock net u_isp_top/u_isp_1bit_erosion2/u_VIP_Matrix_Generate_3X3_1bit/u_Line_Shift_RAM_1Bit/u_blk_mem_gen_1bit2/clkb
PHY-1009 : Tag global clock net u_isp_top/u_isp_1bit_erosion2/u_VIP_Matrix_Generate_3X3_1bit/u_Line_Shift_RAM_1Bit/u_blk_mem_gen_1bit2/clkb_syn_780
PHY-1009 : Tag global clock net u_soft_ps_wrapper/SoC_Demo/TCM0/RAM_CORE/clkb
PHY-1009 : Tag global clock net u_soft_ps_wrapper/SoC_Demo/TCM0/RAM_CORE/clkb_syn_1
PHY-1009 : Tag global clock net u_uifdma_axi_ddr/u_ddr_phy/apb_clk_o
PHY-1009 : Tag global clock net u_uifdma_axi_ddr/u_ddr_phy/apb_clk_o_syn_12
PHY-1009 : Tag global clock net u_write_register/rd_state[4]_syn_127
PHY-1009 : Tag global clock net u_write_register/rd_state[4]_syn_18
PHY-1020 : Tag sector clock net u_uifdma_axi_ddr/u_ddr_phy/u_clk/hctrl_clk_bufg
PHY-1020 : Tag sector clock net u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/pzq_user_clk[1]
PHY-1020 : Tag sector clock net u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/pzq_user_clk[2]
PHY-1010 : Tag regional clock net u_uifdma_axi_ddr/u_ddr_phy/u_clk/clkc1
PHY-1010 : Tag regional clock net u_uifdma_axi_ddr/u_ddr_phy/u_clk/clkc2
PHY-1010 : Tag regional clock net u_uifdma_axi_ddr/u_ddr_phy/u_clk/pll0_ddr_clk
PHY-1010 : Tag regional clock net u_uifdma_axi_ddr/u_ddr_phy/u_clk/pll0_phy_clk
PHY-1015 : Tag io-clock net u_uifdma_axi_ddr/u_ddr_phy/u_clk/pll0_ddr_clk
PHY-1015 : Tag io-clock net u_uifdma_axi_ddr/u_ddr_phy/u_clk/pll0_phy_clk
PHY-1015 : Tag io-clock net u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/D_ioclk_1[0]
PHY-1015 : Tag io-clock net u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/D_ioclk_1[1]
PHY-1015 : Tag io-clock net u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/D_ioclk_2[0]
PHY-1015 : Tag io-clock net u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/D_ioclk_2[1]
PHY-1017 : Tag PLL clock net I_sys_clk_25m_dup_1
PHY-1017 : Tag PLL clock net u_uifdma_axi_ddr/u_ddr_phy/u_clk/u_pll1/refclk
PHY-5016 WARNING: Model pin I_mcu_jtag_tck connect to a non-clock-capable pad r18.
PHY-1001 : Clock GCLK Statistics:
RUN-1001 : GCLK Index: 
RUN-1001 : -----------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :   Index  |                                                           Clock GCLK                                                           
RUN-1001 : -----------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :     1    |                                             I_mcu_jtag_tck_dup_1_created_gclkinst                                              
RUN-1001 :     2    |                                                 S_hs_rx_clk1_created_gclkinst                                                  
RUN-1001 :     3    |                                                         U_PLL/bufg_c0                                                          
RUN-1001 :     4    |                          u_hdmi_tx/u_hdmi2phy_wrapper/u0_lane_lvds_10_1/I_serial_clk_created_gclkinst                          
RUN-1001 :     5    |  u_isp_top/u_isp_1bit_erosion2/u_VIP_Matrix_Generate_3X3_1bit/u_Line_Shift_RAM_1Bit/u_blk_mem_gen_1bit2/clkb_created_gclkinst  
RUN-1001 :     6    |                                 u_soft_ps_wrapper/SoC_Demo/TCM0/RAM_CORE/clkb_created_gclkinst                                 
RUN-1001 :     7    |                                     u_uifdma_axi_ddr/u_ddr_phy/apb_clk_o_created_gclkinst                                      
RUN-1001 :     8    |                                         u_uifdma_axi_ddr/u_ddr_phy/u_clk/bufg_hctrlclk                                         
RUN-1001 :     9    |                                     u_uifdma_axi_ddr/u_ddr_phy/u_clk/u_pll1/bufg_feedback                                      
RUN-1001 :    10    |                                      u_write_register/rd_state[4]_syn_18_created_gclkinst                                      
RUN-1001 : -----------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 : Clock Nets Connect To GCLK Statistics: 
RUN-1001 : ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :   Index  |                        Leading Net                         |  CLK/DATA/IO/PLL Sink(s)  |                       Following Net                        |  CLK/DATA/IO/PLL Sink(s)  
RUN-1001 : ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :     1    |                    I_mcu_jtag_tck_dup_1                    |          1/0/0/0          |                    I_mcu_jtag_tck_syn_3                    |         84/0/0/0          
RUN-1001 :     2    |                        S_hs_rx_clk1                        |          1/0/0/0          |                     S_hs_rx_clk1_syn_5                     |         831/0/1/0         
RUN-1001 :     3    |                       U_PLL/clk0_buf                       |          1/0/0/0          |                   O_sc2210_clk_27m_dup_1                   |          0/0/1/0          
RUN-1001 :     4    |  u_hdmi_tx/u_hdmi2phy_wrapper/u0_lane_lvds_10_1/I_seri...  |          1/0/0/0          |  u_hdmi_tx/u_hdmi2phy_wrapper/u0_lane_lvds_10_1/I_seri...  |         50/0/0/0          
RUN-1001 :     5    |  u_isp_top/u_isp_1bit_erosion2/u_VIP_Matrix_Generate_3...  |          1/0/0/0          |  u_isp_top/u_isp_1bit_erosion2/u_VIP_Matrix_Generate_3...  |        6513/0/0/0         
RUN-1001 :     6    |       u_soft_ps_wrapper/SoC_Demo/TCM0/RAM_CORE/clkb        |          1/0/0/0          |    u_soft_ps_wrapper/SoC_Demo/TCM0/RAM_CORE/clkb_syn_1     |        2281/0/0/0         
RUN-1001 :     7    |            u_uifdma_axi_ddr/u_ddr_phy/apb_clk_o            |          1/0/0/0          |        u_uifdma_axi_ddr/u_ddr_phy/apb_clk_o_syn_12         |        983/11/0/0         
RUN-1001 :     8    |      u_uifdma_axi_ddr/u_ddr_phy/u_clk/u_pll1/clk0_out      |          2/0/0/0          |      u_uifdma_axi_ddr/u_ddr_phy/u_clk/hctrl_clk_bufg       |        15530/0/0/0        
RUN-1001 :     9    |      u_uifdma_axi_ddr/u_ddr_phy/u_clk/u_pll1/clk0_buf      |          1/0/0/0          |      u_uifdma_axi_ddr/u_ddr_phy/u_clk/u_pll1/clk0_out      |          2/0/0/0          
RUN-1001 :    10    |            u_write_register/rd_state[4]_syn_18             |          1/4/0/0          |            u_write_register/rd_state[4]_syn_127            |          4/0/0/0          
RUN-1001 : ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PHY-1001 : Populate physical database on model design_top_wrapper.
RUN-1001 : There are total 62117 instances
RUN-0007 : 20820 luts, 27967 seqs, 2376 mslices, 3493 lslices, 92 pads(hr:20 hp:72), 113 brams, 14 dsps
RUN-1001 : There are total 75144 nets
RUN-6002 WARNING: There are 38 undriven nets.
RUN-6003 WARNING: There are 38 nets without any pin.
RUN-6004 WARNING: There are 61 nets with only 1 pin.
RUN-1001 : 49763 nets have 2 pins
RUN-1001 : 17353 nets have [3 - 5] pins
RUN-1001 : 5942 nets have [6 - 10] pins
RUN-1001 : 1124 nets have [11 - 20] pins
RUN-1001 : 780 nets have [21 - 99] pins
RUN-1001 : 83 nets have 100+ pins
PHY-1001 : Start to check user instance location assignments; please refer to ADC constraint.
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |    5497     
RUN-1001 :   No   |  No   |  Yes  |    5452     
RUN-1001 :   No   |  Yes  |  No   |    1618     
RUN-1001 :   Yes  |  No   |  No   |    12272    
RUN-1001 :   Yes  |  No   |  Yes  |    1739     
RUN-1001 :   Yes  |  Yes  |  No   |    1453     
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    10   |  170  |     84     
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 263
PHY-3001 : Initial placement ...
PHY-3001 : design contains 62113 instances, 20820 luts, 27967 seqs, 5869 slices, 717 macros(6246 instances: 2376 mslices 3493 lslices)
PHY-3001 : Huge net S_pll_lock with 3435 pins
PHY-3001 : Huge net u_uifdma_axi_ddr/ddr3_app_rd_data_valid with 8200 pins
PHY-3001 : Huge net u_uifdma_axi_ddr/pll_locked with 3113 pins
PHY-3001 : Huge net u_uifdma_axi_ddr/u_alc_ddr3_mc/al_8e0772e5 with 1647 pins
PHY-3001 : Huge net u_uifdma_axi_ddr/u_alc_ddr3_mc/al_d56bc9f8 with 1037 pins
PHY-3001 : Huge net u_uifdma_axi_ddr/u_alc_ddr3_mc/al_af133298[8] with 1034 pins
PHY-3001 : Huge net u_uifdma_axi_ddr/u_alc_ddr3_mc/al_af133298[7] with 1034 pins
PHY-3001 : Huge net u_uifdma_axi_ddr/u_alc_ddr3_mc/al_af133298[6] with 1034 pins
PHY-3001 : Huge net u_uifdma_axi_ddr/u_alc_ddr3_mc/al_af133298[5] with 1034 pins
PHY-3001 : Huge net u_uifdma_axi_ddr/u_ddr_axi/al_502bcf64[1] with 2053 pins
PHY-3001 : Huge net u_uifdma_axi_ddr/u_ddr_axi/al_502bcf64[0] with 2053 pins
PHY-0007 : Cell area utilization is 33%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model design_top_wrapper.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 296036, tnet num: 74391, tinst num: 62149, tnode num: 379409, tedge num: 462915.
TMR-2508 : Levelizing timing graph completed, there are 79 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  5.082374s wall, 2.781250s user + 0.093750s system = 2.875000s CPU (56.6%)

RUN-1004 : used memory is 2558 MB, reserved memory is 2675 MB, peak memory is 2821 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 74391 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 13 clocks from SDC.
TMR-5508 CRITICAL-WARNING: Clock definition problem. U_PLL/pll_inst.clkc[4], source of a primary clock, is on the network of clock clk_25m. Please check your sdc.
TMR-5508 CRITICAL-WARNING: Clock definition problem. U_PLL/pll_inst.clkc[3], source of a primary clock, is on the network of clock clk_25m. Please check your sdc.
TMR-3004 : Map sdc constraints, there are 921 constraints in total.
TMR-6524 WARNING: Fails to find any valid -to targets, for constraint(s):  set_false_path -from [ get_nets {S_hs_rx_clk1} ] -to [ get_regs {u_uifdma_axi_ddr/u_ddr_phy/u_clk/hctrl_clk_bufg} ].
TMR-6524 WARNING: Fails to find any valid -to targets, for constraint(s):  set_false_path -from [ get_nets {S_hdmi_clk} ] -to [ get_regs {u_uifdma_axi_ddr/u_ddr_phy/u_clk/hctrl_clk_bufg} ].
TMR-6524 WARNING: Fails to find any valid -from targets, for constraint(s):  set_false_path -from [ get_regs {u_uifdma_axi_ddr/u_ddr_phy/u_clk/hctrl_clk_bufg} ] -to [ get_nets {S_hdmi_clk} ].
TMR-6524 WARNING: Fails to find any valid -to targets, for constraint(s):  set_false_path -from [ get_regs {vtc_vs} ] -to [ get_regs {u_uifdma_axi_ddr/u_ddr_phy/u_clk/hctrl_clk_bufg} ].
TMR-6513 WARNING: No path found for constraint(s):  set_false_path -from [ get_clocks {hctrl_clk} ] -to [ get_clocks {mcu_clk} ].
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  8.463973s wall, 4.890625s user + 0.140625s system = 5.031250s CPU (59.4%)

PHY-3001 : Found 1940 cells with 2 region constraints.
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 9.21371e+07
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 62113.
PHY-3001 : Level 1 #clusters 13537.
PHY-3001 : Level 2 #clusters 9470.
PHY-3001 : End clustering;  0.624644s wall, 0.468750s user + 0.015625s system = 0.484375s CPU (77.5%)

PHY-3001 : Run with size of 8
PHY-3001 : Cell area utilization is 33%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 1.12528e+07, overlap = 1434.5
PHY-3002 : Step(2): len = 8.71607e+06, overlap = 1506.28
PHY-3002 : Step(3): len = 6.78603e+06, overlap = 1414.75
PHY-3002 : Step(4): len = 5.21801e+06, overlap = 1630.47
PHY-3002 : Step(5): len = 4.3649e+06, overlap = 1718.59
PHY-3002 : Step(6): len = 3.68441e+06, overlap = 1832.91
PHY-3002 : Step(7): len = 3.40303e+06, overlap = 1957.19
PHY-3002 : Step(8): len = 2.96971e+06, overlap = 2102.97
PHY-3002 : Step(9): len = 2.74594e+06, overlap = 2125.56
PHY-3002 : Step(10): len = 2.57051e+06, overlap = 2217.88
PHY-3002 : Step(11): len = 2.44306e+06, overlap = 2285.59
PHY-3002 : Step(12): len = 2.32062e+06, overlap = 2339.16
PHY-3002 : Step(13): len = 2.24931e+06, overlap = 2387.78
PHY-3002 : Step(14): len = 2.19579e+06, overlap = 2390.91
PHY-3002 : Step(15): len = 2.15219e+06, overlap = 2423.28
PHY-3002 : Step(16): len = 2.10306e+06, overlap = 2469.94
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.5338e-07
PHY-3002 : Step(17): len = 2.10953e+06, overlap = 2476.5
PHY-3002 : Step(18): len = 2.20412e+06, overlap = 2404.19
PHY-3002 : Step(19): len = 2.16307e+06, overlap = 2179.72
PHY-3002 : Step(20): len = 2.25535e+06, overlap = 2160.34
PHY-3002 : Step(21): len = 2.26746e+06, overlap = 2087.91
PHY-3002 : Step(22): len = 2.34277e+06, overlap = 1907.59
PHY-3002 : Step(23): len = 2.25063e+06, overlap = 1908.97
PHY-3002 : Step(24): len = 2.27638e+06, overlap = 1884.22
PHY-3002 : Step(25): len = 2.2119e+06, overlap = 1959.25
PHY-3002 : Step(26): len = 2.23333e+06, overlap = 1950.75
PHY-3002 : Step(27): len = 2.17794e+06, overlap = 2022.38
PHY-3002 : Step(28): len = 2.19436e+06, overlap = 2013.94
PHY-3002 : Step(29): len = 2.13997e+06, overlap = 2073.94
PHY-3002 : Step(30): len = 2.15107e+06, overlap = 2056.47
PHY-3002 : Step(31): len = 2.11585e+06, overlap = 2053.72
PHY-3002 : Step(32): len = 2.12718e+06, overlap = 2047.41
PHY-3002 : Step(33): len = 2.09485e+06, overlap = 2082.75
PHY-3002 : Step(34): len = 2.10412e+06, overlap = 2111.88
PHY-3002 : Step(35): len = 2.07398e+06, overlap = 2110.12
PHY-3002 : Step(36): len = 2.07892e+06, overlap = 2133.12
PHY-3002 : Step(37): len = 2.05666e+06, overlap = 2145.75
PHY-3002 : Step(38): len = 2.06373e+06, overlap = 2153.44
PHY-3002 : Step(39): len = 2.04121e+06, overlap = 2160.91
PHY-3002 : Step(40): len = 2.04734e+06, overlap = 2162.91
PHY-3002 : Step(41): len = 2.03204e+06, overlap = 2153.12
PHY-3002 : Step(42): len = 2.04169e+06, overlap = 2158.41
PHY-3002 : Step(43): len = 2.03487e+06, overlap = 2161.69
PHY-3002 : Step(44): len = 2.05016e+06, overlap = 2170.41
PHY-3002 : Step(45): len = 2.03136e+06, overlap = 2152.34
PHY-3002 : Step(46): len = 2.03937e+06, overlap = 2104.62
PHY-3002 : Step(47): len = 2.02052e+06, overlap = 2065.5
PHY-3002 : Step(48): len = 2.02992e+06, overlap = 2051.88
PHY-3002 : Step(49): len = 2.01902e+06, overlap = 2062.16
PHY-3002 : Step(50): len = 2.02504e+06, overlap = 2074.47
PHY-3002 : Step(51): len = 2.01002e+06, overlap = 2120.81
PHY-3002 : Step(52): len = 2.01388e+06, overlap = 2124.72
PHY-3002 : Step(53): len = 1.99417e+06, overlap = 2144.66
PHY-3002 : Step(54): len = 1.9958e+06, overlap = 2149.5
PHY-3002 : Step(55): len = 1.99015e+06, overlap = 2148.47
PHY-3002 : Step(56): len = 1.99734e+06, overlap = 2137.66
PHY-3002 : Step(57): len = 1.98168e+06, overlap = 2137.78
PHY-3002 : Step(58): len = 1.98375e+06, overlap = 2140.41
PHY-3002 : Step(59): len = 1.96285e+06, overlap = 2124.28
PHY-3002 : Step(60): len = 1.96276e+06, overlap = 2116.25
PHY-3002 : Step(61): len = 1.95082e+06, overlap = 2118.81
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 5.06759e-07
PHY-3002 : Step(62): len = 1.97335e+06, overlap = 2107.22
PHY-3002 : Step(63): len = 2.0116e+06, overlap = 2071.78
PHY-3002 : Step(64): len = 2.00792e+06, overlap = 2060.88
PHY-3002 : Step(65): len = 2.02981e+06, overlap = 2013.78
PHY-3002 : Step(66): len = 2.04579e+06, overlap = 1975.62
PHY-3002 : Step(67): len = 2.07644e+06, overlap = 1943.88
PHY-3002 : Step(68): len = 2.07796e+06, overlap = 1944.38
PHY-3002 : Step(69): len = 2.1041e+06, overlap = 1948
PHY-3002 : Step(70): len = 2.10351e+06, overlap = 1950.84
PHY-3002 : Step(71): len = 2.115e+06, overlap = 1959.69
PHY-3002 : Step(72): len = 2.09922e+06, overlap = 1967.56
PHY-3002 : Step(73): len = 2.10322e+06, overlap = 1965.66
PHY-3002 : Step(74): len = 2.09402e+06, overlap = 1967.38
PHY-3002 : Step(75): len = 2.09832e+06, overlap = 1972.91
PHY-3002 : Step(76): len = 2.08775e+06, overlap = 1993.34
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.01352e-06
PHY-3002 : Step(77): len = 2.15066e+06, overlap = 1955.22
PHY-3002 : Step(78): len = 2.2307e+06, overlap = 1886.66
PHY-3002 : Step(79): len = 2.21555e+06, overlap = 1840.28
PHY-3002 : Step(80): len = 2.23292e+06, overlap = 1843.53
PHY-3002 : Step(81): len = 2.25836e+06, overlap = 1813.84
PHY-3002 : Step(82): len = 2.2625e+06, overlap = 1794.53
PHY-3002 : Step(83): len = 2.27473e+06, overlap = 1810.81
PHY-3002 : Step(84): len = 2.29201e+06, overlap = 1826.03
PHY-3002 : Step(85): len = 2.29946e+06, overlap = 1847.66
PHY-3002 : Step(86): len = 2.31072e+06, overlap = 1885.59
PHY-3002 : Step(87): len = 2.32947e+06, overlap = 1856.53
PHY-3002 : Step(88): len = 2.32736e+06, overlap = 1847.25
PHY-3002 : Step(89): len = 2.32884e+06, overlap = 1844.16
PHY-3002 : Step(90): len = 2.33643e+06, overlap = 1853.81
PHY-3002 : Step(91): len = 2.34385e+06, overlap = 1827.25
PHY-3002 : Step(92): len = 2.35077e+06, overlap = 1836.22
PHY-3002 : Step(93): len = 2.35678e+06, overlap = 1785
PHY-3002 : Step(94): len = 2.36576e+06, overlap = 1771.12
PHY-3002 : Step(95): len = 2.38168e+06, overlap = 1761.34
PHY-3002 : Step(96): len = 2.38962e+06, overlap = 1722.5
PHY-3002 : Step(97): len = 2.39398e+06, overlap = 1618.16
PHY-3002 : Step(98): len = 2.39149e+06, overlap = 1603.12
PHY-3002 : Step(99): len = 2.39439e+06, overlap = 1653.5
PHY-3002 : Step(100): len = 2.38868e+06, overlap = 1693.47
PHY-3002 : Step(101): len = 2.38984e+06, overlap = 1695.09
PHY-3002 : Step(102): len = 2.38828e+06, overlap = 1666.81
PHY-3002 : Step(103): len = 2.38484e+06, overlap = 1618.28
PHY-3002 : Step(104): len = 2.37895e+06, overlap = 1633.28
PHY-3002 : Step(105): len = 2.37572e+06, overlap = 1660.41
PHY-3002 : Step(106): len = 2.36859e+06, overlap = 1653.94
PHY-3002 : Step(107): len = 2.36957e+06, overlap = 1639.44
PHY-3002 : Step(108): len = 2.36329e+06, overlap = 1660
PHY-3002 : Step(109): len = 2.36046e+06, overlap = 1662.59
PHY-3002 : Step(110): len = 2.34877e+06, overlap = 1665.53
PHY-3002 : Step(111): len = 2.34768e+06, overlap = 1681.59
PHY-3002 : Step(112): len = 2.34384e+06, overlap = 1705.19
PHY-3002 : Step(113): len = 2.34056e+06, overlap = 1707.09
PHY-3002 : Step(114): len = 2.33211e+06, overlap = 1710.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 2.02704e-06
PHY-3002 : Step(115): len = 2.4177e+06, overlap = 1730.62
PHY-3002 : Step(116): len = 2.45999e+06, overlap = 1694.22
PHY-3002 : Step(117): len = 2.46044e+06, overlap = 1672.72
PHY-3002 : Step(118): len = 2.45947e+06, overlap = 1612.16
PHY-3002 : Step(119): len = 2.46486e+06, overlap = 1602.28
PHY-3002 : Step(120): len = 2.4642e+06, overlap = 1618.88
PHY-3002 : Step(121): len = 2.47055e+06, overlap = 1640.88
PHY-3002 : Step(122): len = 2.47516e+06, overlap = 1639.69
PHY-3002 : Step(123): len = 2.47901e+06, overlap = 1603.66
PHY-3002 : Step(124): len = 2.48173e+06, overlap = 1598.09
PHY-3002 : Step(125): len = 2.48158e+06, overlap = 1591.34
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 4.05407e-06
PHY-3002 : Step(126): len = 2.55008e+06, overlap = 1542.38
PHY-3002 : Step(127): len = 2.59078e+06, overlap = 1510.25
PHY-3002 : Step(128): len = 2.60425e+06, overlap = 1489.97
PHY-3002 : Step(129): len = 2.62385e+06, overlap = 1499.34
PHY-3002 : Step(130): len = 2.65607e+06, overlap = 1500.56
PHY-3002 : Step(131): len = 2.71554e+06, overlap = 1400.06
PHY-3002 : Step(132): len = 2.78657e+06, overlap = 1245.41
PHY-3002 : Step(133): len = 2.82907e+06, overlap = 1222.06
PHY-3002 : Step(134): len = 2.84535e+06, overlap = 1174.25
PHY-3002 : Step(135): len = 2.84354e+06, overlap = 1152.84
PHY-3002 : Step(136): len = 2.84853e+06, overlap = 1096.31
PHY-3002 : Step(137): len = 2.84131e+06, overlap = 1134.12
PHY-3002 : Step(138): len = 2.83474e+06, overlap = 1108.03
PHY-3002 : Step(139): len = 2.81517e+06, overlap = 1135.59
PHY-3002 : Step(140): len = 2.79235e+06, overlap = 1208.66
PHY-3002 : Step(141): len = 2.77859e+06, overlap = 1236
PHY-3002 : Step(142): len = 2.76601e+06, overlap = 1257.25
PHY-3002 : Step(143): len = 2.75443e+06, overlap = 1230.41
PHY-3002 : Step(144): len = 2.75037e+06, overlap = 1225.59
PHY-3002 : Step(145): len = 2.74664e+06, overlap = 1258.94
PHY-3002 : Step(146): len = 2.73807e+06, overlap = 1251.59
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 8.10815e-06
PHY-3002 : Step(147): len = 2.8249e+06, overlap = 1178.06
PHY-3002 : Step(148): len = 2.86914e+06, overlap = 1097.59
PHY-3002 : Step(149): len = 2.88727e+06, overlap = 1102.16
PHY-3002 : Step(150): len = 2.89269e+06, overlap = 1098.16
PHY-3002 : Step(151): len = 2.90712e+06, overlap = 1086.88
PHY-3002 : Step(152): len = 2.91702e+06, overlap = 1023.78
PHY-3002 : Step(153): len = 2.92366e+06, overlap = 1012.44
PHY-3002 : Step(154): len = 2.92021e+06, overlap = 1056.03
PHY-3002 : Step(155): len = 2.90459e+06, overlap = 1028.72
PHY-3002 : Step(156): len = 2.89601e+06, overlap = 990.562
PHY-3002 : Step(157): len = 2.89021e+06, overlap = 1010.16
PHY-3002 : Step(158): len = 2.87935e+06, overlap = 1000.81
PHY-3002 : Step(159): len = 2.87636e+06, overlap = 1034.16
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 1.62163e-05
PHY-3002 : Step(160): len = 2.93834e+06, overlap = 1075.12
PHY-3002 : Step(161): len = 2.9714e+06, overlap = 1050.66
PHY-3002 : Step(162): len = 2.9881e+06, overlap = 1032.56
PHY-3002 : Step(163): len = 2.98517e+06, overlap = 1027.53
PHY-3002 : Step(164): len = 2.98511e+06, overlap = 1020.19
PHY-3002 : Step(165): len = 2.98849e+06, overlap = 1046.97
PHY-3002 : Step(166): len = 2.99205e+06, overlap = 1048.09
PHY-3002 : Step(167): len = 2.98821e+06, overlap = 1048.78
PHY-3002 : Step(168): len = 2.99168e+06, overlap = 1059.56
PHY-3002 : Step(169): len = 2.99731e+06, overlap = 1022.03
PHY-3002 : Step(170): len = 2.99896e+06, overlap = 1024.28
PHY-3002 : Step(171): len = 2.99676e+06, overlap = 1042.97
PHY-3002 : Step(172): len = 2.99386e+06, overlap = 1035.66
PHY-3002 : Step(173): len = 2.99372e+06, overlap = 1032.66
PHY-3002 : Step(174): len = 2.99342e+06, overlap = 1037.72
PHY-3002 : Step(175): len = 2.99418e+06, overlap = 1029.94
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 3.21202e-05
PHY-3002 : Step(176): len = 3.04264e+06, overlap = 999.719
PHY-3002 : Step(177): len = 3.06936e+06, overlap = 989.5
PHY-3002 : Step(178): len = 3.07912e+06, overlap = 980.969
PHY-3002 : Step(179): len = 3.07515e+06, overlap = 981.062
PHY-3002 : Step(180): len = 3.0739e+06, overlap = 923.219
PHY-3002 : Step(181): len = 3.07607e+06, overlap = 878.969
PHY-3002 : Step(182): len = 3.0825e+06, overlap = 869.438
PHY-3002 : Step(183): len = 3.0886e+06, overlap = 887.062
PHY-3002 : Step(184): len = 3.0889e+06, overlap = 893.344
PHY-3002 : Step(185): len = 3.08687e+06, overlap = 913
PHY-3002 : Step(186): len = 3.08501e+06, overlap = 931.344
PHY-3002 : Step(187): len = 3.08323e+06, overlap = 922.969
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 6.39386e-05
PHY-3002 : Step(188): len = 3.10928e+06, overlap = 879.562
PHY-3002 : Step(189): len = 3.12778e+06, overlap = 832.625
PHY-3002 : Step(190): len = 3.13352e+06, overlap = 815.688
PHY-3002 : Step(191): len = 3.13906e+06, overlap = 800.938
PHY-3002 : Step(192): len = 3.13998e+06, overlap = 790.75
PHY-3002 : Step(193): len = 3.13983e+06, overlap = 785.188
PHY-3002 : Step(194): len = 3.14619e+06, overlap = 812.094
PHY-3002 : Step(195): len = 3.1541e+06, overlap = 803.438
PHY-3002 : Step(196): len = 3.15738e+06, overlap = 764.844
PHY-3002 : Step(197): len = 3.16159e+06, overlap = 753.5
PHY-3002 : Step(198): len = 3.16461e+06, overlap = 765.469
PHY-3002 : Step(199): len = 3.1667e+06, overlap = 765.188
PHY-3002 : Step(200): len = 3.16233e+06, overlap = 763.062
PHY-3002 : Step(201): len = 3.15938e+06, overlap = 758.938
PHY-3002 : Step(202): len = 3.15588e+06, overlap = 766.75
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.000118683
PHY-3002 : Step(203): len = 3.17049e+06, overlap = 787.281
PHY-3002 : Step(204): len = 3.18295e+06, overlap = 779.25
PHY-3002 : Step(205): len = 3.18835e+06, overlap = 790.344
PHY-3002 : Step(206): len = 3.19104e+06, overlap = 757.938
PHY-3002 : Step(207): len = 3.19235e+06, overlap = 754.375
PHY-3002 : Step(208): len = 3.19336e+06, overlap = 742.875
PHY-3002 : Step(209): len = 3.19422e+06, overlap = 752.844
PHY-3002 : Step(210): len = 3.19529e+06, overlap = 760.812
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.000218751
PHY-3002 : Step(211): len = 3.20432e+06, overlap = 723.438
PHY-3002 : Step(212): len = 3.21391e+06, overlap = 735.25
PHY-3002 : Step(213): len = 3.21833e+06, overlap = 759.781
PHY-3002 : Step(214): len = 3.2203e+06, overlap = 759.531
PHY-3002 : Step(215): len = 3.22162e+06, overlap = 722.75
PHY-3002 : Step(216): len = 3.2234e+06, overlap = 725.188
PHY-3001 : :::12::: Try harder cell spreading with beta_ = 0.000402334
PHY-3002 : Step(217): len = 3.22973e+06, overlap = 728.906
PHY-3002 : Step(218): len = 3.23813e+06, overlap = 704.719
PHY-3002 : Step(219): len = 3.24293e+06, overlap = 704.75
PHY-3002 : Step(220): len = 3.24634e+06, overlap = 699.875
PHY-3002 : Step(221): len = 3.24982e+06, overlap = 700.688
PHY-3002 : Step(222): len = 3.25062e+06, overlap = 701.469
PHY-3001 : :::13::: Try harder cell spreading with beta_ = 0.000661881
PHY-3002 : Step(223): len = 3.25586e+06, overlap = 701.688
PHY-3002 : Step(224): len = 3.26456e+06, overlap = 690.312
PHY-3002 : Step(225): len = 3.26742e+06, overlap = 703.281
PHY-3002 : Step(226): len = 3.26922e+06, overlap = 697.25
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 33%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.67047e-06
PHY-3002 : Step(227): len = 3.59197e+06, overlap = 1458.25
PHY-3002 : Step(228): len = 3.72714e+06, overlap = 1272.97
PHY-3002 : Step(229): len = 3.57094e+06, overlap = 1120.59
PHY-3002 : Step(230): len = 3.47209e+06, overlap = 1091.75
PHY-3002 : Step(231): len = 3.36776e+06, overlap = 1067.5
PHY-3002 : Step(232): len = 3.36225e+06, overlap = 1049.19
PHY-3002 : Step(233): len = 3.32499e+06, overlap = 1005.34
PHY-3002 : Step(234): len = 3.27159e+06, overlap = 1022.5
PHY-3002 : Step(235): len = 3.23858e+06, overlap = 1035.56
PHY-3002 : Step(236): len = 3.206e+06, overlap = 1031.41
PHY-3002 : Step(237): len = 3.18299e+06, overlap = 1054.69
PHY-3002 : Step(238): len = 3.14215e+06, overlap = 1091.25
PHY-3002 : Step(239): len = 3.12456e+06, overlap = 1098.44
PHY-3002 : Step(240): len = 3.1043e+06, overlap = 1100.47
PHY-3002 : Step(241): len = 3.09849e+06, overlap = 1119.56
PHY-3002 : Step(242): len = 3.08665e+06, overlap = 1122.94
PHY-3002 : Step(243): len = 3.0777e+06, overlap = 1103.75
PHY-3002 : Step(244): len = 3.07009e+06, overlap = 1097.69
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.13409e-05
PHY-3002 : Step(245): len = 3.14968e+06, overlap = 1058.38
PHY-3002 : Step(246): len = 3.22319e+06, overlap = 1021.62
PHY-3002 : Step(247): len = 3.24245e+06, overlap = 994.375
PHY-3002 : Step(248): len = 3.24491e+06, overlap = 987.625
PHY-3002 : Step(249): len = 3.23925e+06, overlap = 999.844
PHY-3002 : Step(250): len = 3.22982e+06, overlap = 1005.09
PHY-3002 : Step(251): len = 3.22182e+06, overlap = 1015.44
PHY-3002 : Step(252): len = 3.2183e+06, overlap = 1003.06
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.26819e-05
PHY-3002 : Step(253): len = 3.29438e+06, overlap = 960.281
PHY-3002 : Step(254): len = 3.34828e+06, overlap = 913.875
PHY-3002 : Step(255): len = 3.36105e+06, overlap = 914.281
PHY-3002 : Step(256): len = 3.37099e+06, overlap = 885.719
PHY-3002 : Step(257): len = 3.37693e+06, overlap = 835.406
PHY-3002 : Step(258): len = 3.38332e+06, overlap = 852.125
PHY-3002 : Step(259): len = 3.37728e+06, overlap = 830.25
PHY-3002 : Step(260): len = 3.37084e+06, overlap = 832.188
PHY-3002 : Step(261): len = 3.3706e+06, overlap = 834.312
PHY-3002 : Step(262): len = 3.37013e+06, overlap = 844.969
PHY-3002 : Step(263): len = 3.37029e+06, overlap = 843.188
PHY-3002 : Step(264): len = 3.36986e+06, overlap = 825.562
PHY-3002 : Step(265): len = 3.36879e+06, overlap = 817.469
PHY-3002 : Step(266): len = 3.36666e+06, overlap = 811.344
PHY-3002 : Step(267): len = 3.36334e+06, overlap = 803
PHY-3002 : Step(268): len = 3.36014e+06, overlap = 800.062
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 4.53637e-05
PHY-3002 : Step(269): len = 3.41363e+06, overlap = 778.594
PHY-3002 : Step(270): len = 3.4602e+06, overlap = 735.625
PHY-3002 : Step(271): len = 3.48194e+06, overlap = 729.031
PHY-3002 : Step(272): len = 3.48956e+06, overlap = 716.438
PHY-3002 : Step(273): len = 3.49655e+06, overlap = 716.938
PHY-3002 : Step(274): len = 3.50406e+06, overlap = 708.031
PHY-3002 : Step(275): len = 3.5026e+06, overlap = 710.594
PHY-3002 : Step(276): len = 3.50016e+06, overlap = 714.125
PHY-3002 : Step(277): len = 3.49951e+06, overlap = 706.906
PHY-3002 : Step(278): len = 3.49854e+06, overlap = 707.875
PHY-3002 : Step(279): len = 3.49507e+06, overlap = 710.812
PHY-3002 : Step(280): len = 3.49301e+06, overlap = 699.188
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 8.55391e-05
PHY-3002 : Step(281): len = 3.52722e+06, overlap = 715.094
PHY-3002 : Step(282): len = 3.55759e+06, overlap = 689.906
PHY-3002 : Step(283): len = 3.57546e+06, overlap = 660.219
PHY-3002 : Step(284): len = 3.58445e+06, overlap = 659.594
PHY-3002 : Step(285): len = 3.59505e+06, overlap = 649.906
PHY-3002 : Step(286): len = 3.60324e+06, overlap = 637.594
PHY-3002 : Step(287): len = 3.60367e+06, overlap = 636.125
PHY-3002 : Step(288): len = 3.60665e+06, overlap = 629.688
PHY-3002 : Step(289): len = 3.6097e+06, overlap = 617.75
PHY-3002 : Step(290): len = 3.60929e+06, overlap = 624.938
PHY-3002 : Step(291): len = 3.60532e+06, overlap = 620.844
PHY-3002 : Step(292): len = 3.60386e+06, overlap = 618.781
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00015894
PHY-3002 : Step(293): len = 3.62441e+06, overlap = 617.469
PHY-3002 : Step(294): len = 3.64162e+06, overlap = 621.812
PHY-3002 : Step(295): len = 3.64897e+06, overlap = 601.844
PHY-3002 : Step(296): len = 3.65734e+06, overlap = 598.656
PHY-3002 : Step(297): len = 3.66795e+06, overlap = 615.719
PHY-3002 : Step(298): len = 3.67319e+06, overlap = 620.031
PHY-3002 : Step(299): len = 3.67312e+06, overlap = 612.531
PHY-3002 : Step(300): len = 3.6751e+06, overlap = 596.781
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.121188s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (25.8%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 39%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-5010 WARNING: Net u_uifdma_axi_ddr/I_fdma_raddr[28] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_uifdma_axi_ddr/I_fdma_raddr[6] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_uifdma_axi_ddr/I_fdma_raddr[5] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_uifdma_axi_ddr/I_fdma_raddr[4] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_uifdma_axi_ddr/I_fdma_raddr[3] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_uifdma_axi_ddr/I_fdma_raddr[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_uifdma_axi_ddr/I_fdma_raddr[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_uifdma_axi_ddr/I_fdma_raddr[0] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_uifdma_axi_ddr/I_fdma_rsize[15] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_uifdma_axi_ddr/I_fdma_rsize[14] is skipped due to 0 input or output
PHY-5010 Similar messages will be suppressed.
PHY-1001 : Reuse net number 0/75144.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 4.24507e+06, over cnt = 5134(2%), over = 30199, worst = 104
PHY-1001 : End global iterations;  1.540012s wall, 1.843750s user + 0.093750s system = 1.937500s CPU (125.8%)

PHY-1001 : Congestion index: top1 = 141.65, top5 = 86.22, top10 = 65.17, top15 = 53.43.
PHY-3001 : End congestion estimation;  3.808572s wall, 3.015625s user + 0.140625s system = 3.156250s CPU (82.9%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 74391 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  2.783913s wall, 1.640625s user + 0.000000s system = 1.640625s CPU (58.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.04988e-05
PHY-3002 : Step(301): len = 3.95611e+06, overlap = 503.281
PHY-3002 : Step(302): len = 4.08772e+06, overlap = 470.344
PHY-3002 : Step(303): len = 3.81428e+06, overlap = 456.688
PHY-3002 : Step(304): len = 3.79716e+06, overlap = 440.375
PHY-3002 : Step(305): len = 3.65052e+06, overlap = 433.562
PHY-3002 : Step(306): len = 3.63468e+06, overlap = 433.531
PHY-3002 : Step(307): len = 3.60982e+06, overlap = 433.375
PHY-3002 : Step(308): len = 3.60361e+06, overlap = 433.344
PHY-3002 : Step(309): len = 3.58055e+06, overlap = 427.156
PHY-3002 : Step(310): len = 3.55777e+06, overlap = 423.812
PHY-3002 : Step(311): len = 3.54605e+06, overlap = 425.844
PHY-3002 : Step(312): len = 3.54638e+06, overlap = 414.25
PHY-3002 : Step(313): len = 3.53985e+06, overlap = 401.875
PHY-3002 : Step(314): len = 3.53692e+06, overlap = 395.594
PHY-3002 : Step(315): len = 3.52501e+06, overlap = 390.312
PHY-3002 : Step(316): len = 3.51899e+06, overlap = 383.594
PHY-3002 : Step(317): len = 3.50455e+06, overlap = 384.719
PHY-3002 : Step(318): len = 3.50296e+06, overlap = 387.719
PHY-3002 : Step(319): len = 3.50142e+06, overlap = 392.062
PHY-3002 : Step(320): len = 3.50546e+06, overlap = 398.594
PHY-3002 : Step(321): len = 3.51121e+06, overlap = 399.031
PHY-3002 : Step(322): len = 3.51706e+06, overlap = 391.906
PHY-3002 : Step(323): len = 3.51642e+06, overlap = 392.219
PHY-3002 : Step(324): len = 3.5123e+06, overlap = 384.875
PHY-3002 : Step(325): len = 3.50736e+06, overlap = 376.5
PHY-3002 : Step(326): len = 3.50209e+06, overlap = 368.75
PHY-3002 : Step(327): len = 3.50198e+06, overlap = 360.844
PHY-3002 : Step(328): len = 3.5008e+06, overlap = 358.25
PHY-3002 : Step(329): len = 3.49945e+06, overlap = 355.906
PHY-3002 : Step(330): len = 3.4959e+06, overlap = 358.312
PHY-3002 : Step(331): len = 3.4913e+06, overlap = 353.5
PHY-3002 : Step(332): len = 3.48804e+06, overlap = 348.781
PHY-3002 : Step(333): len = 3.48547e+06, overlap = 340.75
PHY-3002 : Step(334): len = 3.48573e+06, overlap = 334.219
PHY-3002 : Step(335): len = 3.48739e+06, overlap = 334.969
PHY-3002 : Step(336): len = 3.48704e+06, overlap = 331.312
PHY-3002 : Step(337): len = 3.4871e+06, overlap = 331.312
PHY-3002 : Step(338): len = 3.48212e+06, overlap = 330.281
PHY-3002 : Step(339): len = 3.48131e+06, overlap = 330.969
PHY-3002 : Step(340): len = 3.47763e+06, overlap = 327.531
PHY-3002 : Step(341): len = 3.47668e+06, overlap = 326.406
PHY-3002 : Step(342): len = 3.47314e+06, overlap = 326.25
PHY-3002 : Step(343): len = 3.47314e+06, overlap = 326.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.09976e-05
PHY-3002 : Step(344): len = 3.48249e+06, overlap = 323.875
PHY-3002 : Step(345): len = 3.48249e+06, overlap = 323.875
PHY-3002 : Step(346): len = 3.49018e+06, overlap = 323.219
PHY-3002 : Step(347): len = 3.49018e+06, overlap = 323.219
PHY-3002 : Step(348): len = 3.49508e+06, overlap = 322.5
PHY-3002 : Step(349): len = 3.49508e+06, overlap = 322.5
PHY-3002 : Step(350): len = 3.50222e+06, overlap = 321
PHY-3002 : Step(351): len = 3.50222e+06, overlap = 321
PHY-3002 : Step(352): len = 3.50645e+06, overlap = 322.562
PHY-3002 : Step(353): len = 3.50645e+06, overlap = 322.562
PHY-3002 : Step(354): len = 3.51224e+06, overlap = 322.188
PHY-3002 : Step(355): len = 3.51224e+06, overlap = 322.188
PHY-3002 : Step(356): len = 3.51363e+06, overlap = 322.219
OPT-1001 : Total overflow 1448.47 peak overflow 11.25
PHY-3001 : Spreading for sector grids.
PHY-3001 : End spreading;  0.262892s wall, 0.375000s user + 0.000000s system = 0.375000s CPU (142.6%)

OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 1448.47 peak overflow 11.25
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 74391 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  2.540069s wall, 0.750000s user + 0.015625s system = 0.765625s CPU (30.1%)

OPT-1001 : 120 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model design_top_wrapper.
PHY-3001 : Initial placement ...
PHY-3001 : eco pad cells: 20 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 55040 has valid locations, 1168 needs to be replaced
PHY-3001 : design contains 63161 instances, 21077 luts, 28758 seqs, 5869 slices, 717 macros(6246 instances: 2376 mslices 3493 lslices)
PHY-3001 : Huge net S_pll_lock with 3716 pins
PHY-3001 : Huge net u_uifdma_axi_ddr/ddr3_app_rd_data_valid with 8200 pins
PHY-3001 : Huge net u_uifdma_axi_ddr/pll_locked with 3177 pins
PHY-3001 : Huge net u_uifdma_axi_ddr/u_alc_ddr3_mc/al_8e0772e5 with 1683 pins
PHY-3001 : Huge net u_uifdma_axi_ddr/u_alc_ddr3_mc/al_d56bc9f8 with 1051 pins
PHY-3001 : Found 1940 cells with 2 region constraints.
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 3.64804e+06
PHY-3001 : Run with size of 8
PHY-3001 : Cell area utilization is 40%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-5010 WARNING: Net u_uifdma_axi_ddr/I_fdma_raddr[28] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_uifdma_axi_ddr/I_fdma_raddr[6] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_uifdma_axi_ddr/I_fdma_raddr[5] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_uifdma_axi_ddr/I_fdma_raddr[4] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_uifdma_axi_ddr/I_fdma_raddr[3] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_uifdma_axi_ddr/I_fdma_raddr[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_uifdma_axi_ddr/I_fdma_raddr[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_uifdma_axi_ddr/I_fdma_raddr[0] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_uifdma_axi_ddr/I_fdma_rsize[15] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_uifdma_axi_ddr/I_fdma_rsize[14] is skipped due to 0 input or output
PHY-5010 Similar messages will be suppressed.
PHY-1001 : Reuse net number 558/76192.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 4.22464e+06, over cnt = 6261(2%), over = 34146, worst = 116
PHY-1001 : End global iterations;  2.235652s wall, 3.625000s user + 0.031250s system = 3.656250s CPU (163.5%)

PHY-1001 : Congestion index: top1 = 131.54, top5 = 84.14, top10 = 66.89, top15 = 57.19.
PHY-3001 : End congestion estimation;  3.405495s wall, 4.203125s user + 0.031250s system = 4.234375s CPU (124.3%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in Manhattan mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model design_top_wrapper.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 300157, tnet num: 75439, tinst num: 63197, tnode num: 385701, tedge num: 469061.
TMR-2508 : Levelizing timing graph completed, there are 79 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  5.070377s wall, 2.281250s user + 0.031250s system = 2.312500s CPU (45.6%)

RUN-1004 : used memory is 2847 MB, reserved memory is 3009 MB, peak memory is 3106 MB
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 75439 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 13 clocks from SDC.
TMR-5508 CRITICAL-WARNING: Clock definition problem. U_PLL/pll_inst.clkc[4], source of a primary clock, is on the network of clock clk_25m. Please check your sdc.
TMR-5508 CRITICAL-WARNING: Clock definition problem. U_PLL/pll_inst.clkc[3], source of a primary clock, is on the network of clock clk_25m. Please check your sdc.
TMR-3004 : Map sdc constraints, there are 921 constraints in total.
TMR-6524 WARNING: Fails to find any valid -to targets, for constraint(s):  set_false_path -from [ get_nets {S_hs_rx_clk1} ] -to [ get_regs {u_uifdma_axi_ddr/u_ddr_phy/u_clk/hctrl_clk_bufg} ].
TMR-6524 WARNING: Fails to find any valid -to targets, for constraint(s):  set_false_path -from [ get_nets {S_hdmi_clk} ] -to [ get_regs {u_uifdma_axi_ddr/u_ddr_phy/u_clk/hctrl_clk_bufg} ].
TMR-6524 Similar messages will be suppressed.
TMR-6513 WARNING: No path found for constraint(s):  set_false_path -from [ get_clocks {hctrl_clk} ] -to [ get_clocks {mcu_clk} ].
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  8.775102s wall, 3.812500s user + 0.109375s system = 3.921875s CPU (44.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(357): len = 3.64113e+06, overlap = 77.25
PHY-3002 : Step(358): len = 3.64303e+06, overlap = 77.2188
PHY-3002 : Step(359): len = 3.64182e+06, overlap = 77.375
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 8.61636e-06
PHY-3002 : Step(360): len = 3.6398e+06, overlap = 77.5
PHY-3002 : Step(361): len = 3.64015e+06, overlap = 77.5
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 40%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-5010 WARNING: Net u_uifdma_axi_ddr/I_fdma_raddr[28] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_uifdma_axi_ddr/I_fdma_raddr[6] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_uifdma_axi_ddr/I_fdma_raddr[5] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_uifdma_axi_ddr/I_fdma_raddr[4] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_uifdma_axi_ddr/I_fdma_raddr[3] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_uifdma_axi_ddr/I_fdma_raddr[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_uifdma_axi_ddr/I_fdma_raddr[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_uifdma_axi_ddr/I_fdma_raddr[0] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_uifdma_axi_ddr/I_fdma_rsize[15] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_uifdma_axi_ddr/I_fdma_rsize[14] is skipped due to 0 input or output
PHY-5010 Similar messages will be suppressed.
PHY-1001 : Reuse net number 42071/76192.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 4.19437e+06, over cnt = 6263(2%), over = 34098, worst = 116
PHY-1001 : End global iterations;  0.463766s wall, 0.296875s user + 0.015625s system = 0.312500s CPU (67.4%)

PHY-1001 : Congestion index: top1 = 131.46, top5 = 84.19, top10 = 66.93, top15 = 57.21.
PHY-3001 : End congestion estimation;  1.638585s wall, 0.734375s user + 0.031250s system = 0.765625s CPU (46.7%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 75439 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  2.802623s wall, 1.203125s user + 0.031250s system = 1.234375s CPU (44.0%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.45148e-05
PHY-3002 : Step(362): len = 3.64083e+06, overlap = 332.438
PHY-3002 : Step(363): len = 3.64083e+06, overlap = 332.438
OPT-1001 : Total overflow 1464.31 peak overflow 11.25
PHY-3001 : Spreading for sector grids.
PHY-3001 : End spreading;  0.209673s wall, 0.437500s user + 0.000000s system = 0.437500s CPU (208.7%)

PHY-3001 : Final: Len = 3.64083e+06, Over = 332.438
PHY-3001 : End incremental placement;  19.069506s wall, 11.640625s user + 0.515625s system = 12.156250s CPU (63.7%)

OPT-1001 : Total overflow 1464.31 peak overflow 11.25
OPT-1001 : End high-fanout net optimization;  24.016310s wall, 13.484375s user + 0.531250s system = 14.015625s CPU (58.4%)

OPT-1001 : Current memory(MB): used = 3153, reserve = 3251, peak = 3174.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-5010 WARNING: Net u_uifdma_axi_ddr/I_fdma_raddr[28] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_uifdma_axi_ddr/I_fdma_raddr[6] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_uifdma_axi_ddr/I_fdma_raddr[5] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_uifdma_axi_ddr/I_fdma_raddr[4] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_uifdma_axi_ddr/I_fdma_raddr[3] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_uifdma_axi_ddr/I_fdma_raddr[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_uifdma_axi_ddr/I_fdma_raddr[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_uifdma_axi_ddr/I_fdma_raddr[0] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_uifdma_axi_ddr/I_fdma_rsize[15] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_uifdma_axi_ddr/I_fdma_rsize[14] is skipped due to 0 input or output
PHY-5010 Similar messages will be suppressed.
PHY-1001 : Reuse net number 42765/76192.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 4.20288e+06, over cnt = 6214(2%), over = 33382, worst = 116
PHY-1002 : len = 4.61338e+06, over cnt = 5339(2%), over = 19668, worst = 46
PHY-1002 : len = 4.87506e+06, over cnt = 2931(1%), over = 8773, worst = 42
PHY-1002 : len = 4.99056e+06, over cnt = 1410(0%), over = 3394, worst = 42
PHY-1002 : len = 5.03062e+06, over cnt = 583(0%), over = 1129, worst = 23
PHY-1001 : End global iterations;  9.285654s wall, 6.437500s user + 0.078125s system = 6.515625s CPU (70.2%)

PHY-1001 : Congestion index: top1 = 110.60, top5 = 78.17, top10 = 65.84, top15 = 58.44.
OPT-1001 : End congestion update;  10.461522s wall, 6.875000s user + 0.078125s system = 6.953125s CPU (66.5%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 75439 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  2.457183s wall, 1.453125s user + 0.000000s system = 1.453125s CPU (59.1%)

OPT-0007 : Start: WNS -60 TNS -60 NUM_FEPS 1
OPT-0007 : Iter 1: improved WNS -60 TNS -60 NUM_FEPS 1 with 102 cells processed and 7590 slack improved
OPT-0007 : Iter 2: improved WNS -60 TNS -60 NUM_FEPS 1 with 32 cells processed and 2494 slack improved
OPT-0007 : Iter 3: improved WNS -60 TNS -60 NUM_FEPS 1 with 1 cells processed and 0 slack improved
OPT-1001 : End global optimization;  13.206873s wall, 8.546875s user + 0.078125s system = 8.625000s CPU (65.3%)

OPT-1001 : Current memory(MB): used = 3153, reserve = 3251, peak = 3174.
OPT-1001 : Start remap optimization ...
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 75439 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  2.510608s wall, 1.296875s user + 0.000000s system = 1.296875s CPU (51.7%)

OPT-0007 : Start: WNS -60 TNS -60 NUM_FEPS 1
OPT-1001 : RemapOpt: identify 0 lut pair candidates and remap 0 pairs successfully
OPT-1001 : End remap optimization;  2.600756s wall, 1.359375s user + 0.000000s system = 1.359375s CPU (52.3%)

OPT-1001 : End physical optimization;  41.381457s wall, 24.359375s user + 0.609375s system = 24.968750s CPU (60.3%)

PHY-3001 : Start packing ...
SYN-4011 : Packing model "design_top_wrapper" (AL_USER_NORMAL) with 48887/73405 primitive instances ...
SYN-1032 : 79913/7467 useful/useless nets, 43584/0 useful/useless insts
SYN-4036 : The kept net u_uifdma_axi_ddr/I_fdma_raddr[28] is useless
SYN-4036 : The kept net u_uifdma_axi_ddr/I_fdma_raddr[28] is useless
SYN-4036 : The kept net u_uifdma_axi_ddr/I_fdma_raddr[6] is useless
SYN-4036 : The kept net u_uifdma_axi_ddr/I_fdma_raddr[6] is useless
SYN-4036 : The kept net u_uifdma_axi_ddr/I_fdma_raddr[5] is useless
SYN-4036 : The kept net u_uifdma_axi_ddr/I_fdma_raddr[5] is useless
SYN-4036 : The kept net u_uifdma_axi_ddr/I_fdma_raddr[4] is useless
SYN-4036 : The kept net u_uifdma_axi_ddr/I_fdma_raddr[4] is useless
SYN-4036 : The kept net u_uifdma_axi_ddr/I_fdma_raddr[3] is useless
SYN-4036 : The kept net u_uifdma_axi_ddr/I_fdma_raddr[3] is useless
SYN-4036 : The kept net u_uifdma_axi_ddr/I_fdma_raddr[2] is useless
SYN-4036 : The kept net u_uifdma_axi_ddr/I_fdma_raddr[2] is useless
SYN-4036 : The kept net u_uifdma_axi_ddr/I_fdma_raddr[1] is useless
SYN-4036 : The kept net u_uifdma_axi_ddr/I_fdma_raddr[1] is useless
SYN-4036 : The kept net u_uifdma_axi_ddr/I_fdma_raddr[0] is useless
SYN-4036 : The kept net u_uifdma_axi_ddr/I_fdma_raddr[0] is useless
SYN-4036 : The kept net u_uifdma_axi_ddr/I_fdma_rsize[15] is useless
SYN-4036 : The kept net u_uifdma_axi_ddr/I_fdma_rsize[15] is useless
SYN-4036 : The kept net u_uifdma_axi_ddr/I_fdma_rsize[14] is useless
SYN-4036 : The kept net u_uifdma_axi_ddr/I_fdma_rsize[14] is useless
SYN-4036 : The kept net u_uifdma_axi_ddr/I_fdma_rsize[13] is useless
SYN-4036 : The kept net u_uifdma_axi_ddr/I_fdma_rsize[13] is useless
SYN-4036 : The kept net u_uifdma_axi_ddr/I_fdma_rsize[12] is useless
SYN-4036 : The kept net u_uifdma_axi_ddr/I_fdma_rsize[12] is useless
SYN-4036 : The kept net u_uifdma_axi_ddr/I_fdma_rsize[11] is useless
SYN-4036 : The kept net u_uifdma_axi_ddr/I_fdma_rsize[11] is useless
SYN-4036 : The kept net u_uifdma_axi_ddr/I_fdma_rsize[10] is useless
SYN-4036 : The kept net u_uifdma_axi_ddr/I_fdma_rsize[10] is useless
SYN-4036 : The kept net u_uifdma_axi_ddr/I_fdma_rsize[9] is useless
SYN-4036 : The kept net u_uifdma_axi_ddr/I_fdma_rsize[9] is useless
SYN-4036 : The kept net u_uifdma_axi_ddr/I_fdma_rsize[8] is useless
SYN-4036 : The kept net u_uifdma_axi_ddr/I_fdma_rsize[8] is useless
SYN-4036 : The kept net u_uifdma_axi_ddr/I_fdma_rsize[7] is useless
SYN-4036 : The kept net u_uifdma_axi_ddr/I_fdma_rsize[7] is useless
SYN-4036 : The kept net u_uifdma_axi_ddr/I_fdma_rsize[1] is useless
SYN-4036 : The kept net u_uifdma_axi_ddr/I_fdma_rsize[1] is useless
SYN-4036 : The kept net u_uifdma_axi_ddr/I_fdma_rsize[0] is useless
SYN-4036 : The kept net u_uifdma_axi_ddr/I_fdma_rsize[0] is useless
SYN-4036 : The kept net u_uifdma_axi_ddr/I_fdma_waddr[28] is useless
SYN-4036 : The kept net u_uifdma_axi_ddr/I_fdma_waddr[28] is useless
SYN-4036 : The kept net u_uifdma_axi_ddr/I_fdma_waddr[6] is useless
SYN-4036 : The kept net u_uifdma_axi_ddr/I_fdma_waddr[6] is useless
SYN-4036 : The kept net u_uifdma_axi_ddr/I_fdma_waddr[5] is useless
SYN-4036 : The kept net u_uifdma_axi_ddr/I_fdma_waddr[5] is useless
SYN-4036 : The kept net u_uifdma_axi_ddr/I_fdma_waddr[4] is useless
SYN-4036 : The kept net u_uifdma_axi_ddr/I_fdma_waddr[4] is useless
SYN-4036 : The kept net u_uifdma_axi_ddr/I_fdma_waddr[3] is useless
SYN-4036 : The kept net u_uifdma_axi_ddr/I_fdma_waddr[3] is useless
SYN-4036 : The kept net u_uifdma_axi_ddr/I_fdma_waddr[2] is useless
SYN-4036 : The kept net u_uifdma_axi_ddr/I_fdma_waddr[2] is useless
SYN-4036 : The kept net u_uifdma_axi_ddr/I_fdma_waddr[1] is useless
SYN-4036 : The kept net u_uifdma_axi_ddr/I_fdma_waddr[1] is useless
SYN-4036 : The kept net u_uifdma_axi_ddr/I_fdma_waddr[0] is useless
SYN-4036 : The kept net u_uifdma_axi_ddr/I_fdma_waddr[0] is useless
SYN-4036 : The kept net u_write_register/O_fdma_rsize[15] is useless
SYN-4036 : The kept net u_write_register/O_fdma_rsize[15] is useless
SYN-4036 : The kept net u_write_register/O_fdma_rsize[14] is useless
SYN-4036 : The kept net u_write_register/O_fdma_rsize[14] is useless
SYN-4036 : The kept net u_write_register/O_fdma_rsize[13] is useless
SYN-4036 : The kept net u_write_register/O_fdma_rsize[13] is useless
SYN-4036 : The kept net u_write_register/O_fdma_rsize[12] is useless
SYN-4036 : The kept net u_write_register/O_fdma_rsize[12] is useless
SYN-4036 : The kept net u_write_register/O_fdma_rsize[11] is useless
SYN-4036 : The kept net u_write_register/O_fdma_rsize[11] is useless
SYN-4036 : The kept net u_write_register/O_fdma_rsize[10] is useless
SYN-4036 : The kept net u_write_register/O_fdma_rsize[10] is useless
SYN-4036 : The kept net u_write_register/O_fdma_rsize[9] is useless
SYN-4036 : The kept net u_write_register/O_fdma_rsize[9] is useless
SYN-4036 : The kept net u_write_register/O_fdma_rsize[8] is useless
SYN-4036 : The kept net u_write_register/O_fdma_rsize[8] is useless
SYN-4036 : The kept net u_write_register/O_fdma_rsize[7] is useless
SYN-4036 : The kept net u_write_register/O_fdma_rsize[7] is useless
SYN-4036 : The kept net u_write_register/O_fdma_rsize[1] is useless
SYN-4036 : The kept net u_write_register/O_fdma_rsize[1] is useless
SYN-4036 : The kept net u_write_register/O_fdma_rsize[0] is useless
SYN-4036 : The kept net u_write_register/O_fdma_rsize[0] is useless
PHY-3001 : End packing;  7.746084s wall, 4.546875s user + 0.015625s system = 4.562500s CPU (58.9%)

PHY-1001 : Populate physical database on model design_top_wrapper.
RUN-1001 : There are total 32396 instances
RUN-1001 : 2376 mslices, 22559 lslices, 92 pads(hr:20 hp:72), 113 brams, 14 dsps
RUN-1001 : There are total 68824 nets
RUN-6002 WARNING: There are 38 undriven nets.
RUN-6003 WARNING: There are 38 nets without any pin.
RUN-6004 WARNING: There are 61 nets with only 1 pin.
RUN-1001 : 43532 nets have 2 pins
RUN-1001 : 16539 nets have [3 - 5] pins
RUN-1001 : 6077 nets have [6 - 10] pins
RUN-1001 : 1339 nets have [11 - 20] pins
RUN-1001 : 1223 nets have [21 - 99] pins
RUN-1001 : 15 nets have 100+ pins
PHY-3001 : design contains 32392 instances, 24935 slices, 717 macros(6246 instances: 2376 mslices 3493 lslices)
PHY-3001 : Huge net S_pll_lock with 2307 pins
PHY-3001 : Huge net u_uifdma_axi_ddr/ddr3_app_rd_data_valid with 4171 pins
PHY-3001 : Huge net u_uifdma_axi_ddr/pll_locked with 1684 pins
PHY-3001 : Huge net u_uifdma_axi_ddr/u_alc_ddr3_mc/al_8e0772e5 with 1082 pins
PHY-3001 : Found 1002 cells with 2 region constraints.
PHY-3001 : Cell area utilization is 45%
PHY-3001 : After packing: Len = 3.86094e+06, Over = 566.875
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 45%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-5010 WARNING: Net u_uifdma_axi_ddr/I_fdma_raddr[28] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_uifdma_axi_ddr/I_fdma_raddr[6] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_uifdma_axi_ddr/I_fdma_raddr[5] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_uifdma_axi_ddr/I_fdma_raddr[4] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_uifdma_axi_ddr/I_fdma_raddr[3] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_uifdma_axi_ddr/I_fdma_raddr[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_uifdma_axi_ddr/I_fdma_raddr[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_uifdma_axi_ddr/I_fdma_raddr[0] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_uifdma_axi_ddr/I_fdma_rsize[15] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_uifdma_axi_ddr/I_fdma_rsize[14] is skipped due to 0 input or output
PHY-5010 Similar messages will be suppressed.
PHY-1001 : Reuse net number 23127/68824.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 4.96522e+06, over cnt = 4052(1%), over = 7992, worst = 23
PHY-1002 : len = 5.01013e+06, over cnt = 2983(1%), over = 5130, worst = 9
PHY-1002 : len = 5.07022e+06, over cnt = 1657(0%), over = 2757, worst = 9
PHY-1002 : len = 5.10736e+06, over cnt = 908(0%), over = 1494, worst = 8
PHY-1002 : len = 5.13158e+06, over cnt = 574(0%), over = 971, worst = 5
PHY-1001 : End global iterations;  9.690530s wall, 6.781250s user + 0.046875s system = 6.828125s CPU (70.5%)

PHY-1001 : Congestion index: top1 = 107.58, top5 = 76.45, top10 = 64.39, top15 = 57.17.
PHY-3001 : End congestion estimation;  11.326290s wall, 7.546875s user + 0.046875s system = 7.593750s CPU (67.0%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in Manhattan mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model design_top_wrapper.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 259568, tnet num: 68071, tinst num: 32428, tnode num: 328747, tedge num: 427533.
TMR-2508 : Levelizing timing graph completed, there are 77 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  10.470007s wall, 5.812500s user + 0.078125s system = 5.890625s CPU (56.3%)

RUN-1004 : used memory is 3112 MB, reserved memory is 3274 MB, peak memory is 3293 MB
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 68071 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 13 clocks from SDC.
TMR-5508 CRITICAL-WARNING: Clock definition problem. U_PLL/pll_inst.clkc[4], source of a primary clock, is on the network of clock clk_25m. Please check your sdc.
TMR-5508 CRITICAL-WARNING: Clock definition problem. U_PLL/pll_inst.clkc[3], source of a primary clock, is on the network of clock clk_25m. Please check your sdc.
TMR-3004 : Map sdc constraints, there are 921 constraints in total.
TMR-6513 WARNING: No path found for constraint(s):  set_false_path -from [ get_clocks {hctrl_clk} ] -to [ get_clocks {mcu_clk} ].
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  13.930071s wall, 7.625000s user + 0.093750s system = 7.718750s CPU (55.4%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.52487e-06
PHY-3002 : Step(364): len = 3.70934e+06, overlap = 549.625
PHY-3002 : Step(365): len = 3.71762e+06, overlap = 538
PHY-3002 : Step(366): len = 3.68351e+06, overlap = 537.875
PHY-3002 : Step(367): len = 3.67616e+06, overlap = 529.875
PHY-3002 : Step(368): len = 3.63959e+06, overlap = 526.25
PHY-3002 : Step(369): len = 3.63297e+06, overlap = 532.25
PHY-3002 : Step(370): len = 3.62571e+06, overlap = 530.625
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.04973e-06
PHY-3002 : Step(371): len = 3.62452e+06, overlap = 530
PHY-3002 : Step(372): len = 3.62573e+06, overlap = 528.375
PHY-3002 : Step(373): len = 3.62883e+06, overlap = 525.375
PHY-3002 : Step(374): len = 3.63561e+06, overlap = 516
PHY-3002 : Step(375): len = 3.6462e+06, overlap = 516.125
PHY-3002 : Step(376): len = 3.6666e+06, overlap = 526.625
PHY-3002 : Step(377): len = 3.66352e+06, overlap = 526.375
PHY-3002 : Step(378): len = 3.66163e+06, overlap = 527.875
PHY-3002 : Step(379): len = 3.65948e+06, overlap = 540.125
PHY-3002 : Step(380): len = 3.66763e+06, overlap = 548.875
PHY-3002 : Step(381): len = 3.6697e+06, overlap = 548.375
PHY-3002 : Step(382): len = 3.66822e+06, overlap = 543.875
PHY-3002 : Step(383): len = 3.6684e+06, overlap = 536.5
PHY-3002 : Step(384): len = 3.66611e+06, overlap = 535.5
PHY-3002 : Step(385): len = 3.66594e+06, overlap = 533.625
PHY-3002 : Step(386): len = 3.66646e+06, overlap = 538
PHY-3002 : Step(387): len = 3.66886e+06, overlap = 536.375
PHY-3002 : Step(388): len = 3.67197e+06, overlap = 543.125
PHY-3002 : Step(389): len = 3.67787e+06, overlap = 544
PHY-3002 : Step(390): len = 3.68228e+06, overlap = 540.25
PHY-3002 : Step(391): len = 3.68009e+06, overlap = 537.5
PHY-3002 : Step(392): len = 3.67935e+06, overlap = 532
PHY-3002 : Step(393): len = 3.67932e+06, overlap = 533.5
PHY-3002 : Step(394): len = 3.68123e+06, overlap = 533.25
PHY-3002 : Step(395): len = 3.68479e+06, overlap = 529.25
PHY-3002 : Step(396): len = 3.68732e+06, overlap = 527.375
PHY-3002 : Step(397): len = 3.68735e+06, overlap = 523.75
PHY-3002 : Step(398): len = 3.68731e+06, overlap = 519.875
PHY-3002 : Step(399): len = 3.68842e+06, overlap = 514.75
PHY-3002 : Step(400): len = 3.69203e+06, overlap = 509
PHY-3002 : Step(401): len = 3.69922e+06, overlap = 500.75
PHY-3002 : Step(402): len = 3.7067e+06, overlap = 489.125
PHY-3002 : Step(403): len = 3.71101e+06, overlap = 488.25
PHY-3002 : Step(404): len = 3.71275e+06, overlap = 485.5
PHY-3002 : Step(405): len = 3.71029e+06, overlap = 484.875
PHY-3002 : Step(406): len = 3.71029e+06, overlap = 484.875
PHY-3002 : Step(407): len = 3.70867e+06, overlap = 484.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.00418e-05
PHY-3002 : Step(408): len = 3.73841e+06, overlap = 463.625
PHY-3002 : Step(409): len = 3.74966e+06, overlap = 459.25
PHY-3002 : Step(410): len = 3.75259e+06, overlap = 451.375
PHY-3002 : Step(411): len = 3.7556e+06, overlap = 447.875
PHY-3002 : Step(412): len = 3.76101e+06, overlap = 445.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.8387e-05
PHY-3002 : Step(413): len = 3.76412e+06, overlap = 442.5
PHY-3002 : Step(414): len = 3.76845e+06, overlap = 440.625
PHY-3002 : Step(415): len = 3.81855e+06, overlap = 452.25
PHY-3002 : Step(416): len = 3.90406e+06, overlap = 422.875
PHY-3002 : Step(417): len = 3.91417e+06, overlap = 414.5
PHY-3002 : Step(418): len = 3.92216e+06, overlap = 408
PHY-3002 : Step(419): len = 3.92171e+06, overlap = 399.875
PHY-3002 : Step(420): len = 3.92359e+06, overlap = 396.125
PHY-3002 : Step(421): len = 3.92158e+06, overlap = 387
PHY-3002 : Step(422): len = 3.92043e+06, overlap = 393.875
PHY-3002 : Step(423): len = 3.92077e+06, overlap = 385
PHY-3002 : Step(424): len = 3.91988e+06, overlap = 383.125
PHY-3002 : Step(425): len = 3.92199e+06, overlap = 384.375
PHY-3002 : Step(426): len = 3.92529e+06, overlap = 378.25
PHY-3002 : Step(427): len = 3.92945e+06, overlap = 374.625
PHY-3002 : Step(428): len = 3.9381e+06, overlap = 371.25
PHY-3002 : Step(429): len = 3.94652e+06, overlap = 359.625
PHY-3002 : Step(430): len = 3.95457e+06, overlap = 362.625
PHY-3002 : Step(431): len = 3.95756e+06, overlap = 366.25
PHY-3002 : Step(432): len = 3.95943e+06, overlap = 369
PHY-3002 : Step(433): len = 3.96151e+06, overlap = 369.5
PHY-3002 : Step(434): len = 3.96559e+06, overlap = 374.75
PHY-3002 : Step(435): len = 3.9698e+06, overlap = 360.25
PHY-3002 : Step(436): len = 3.97009e+06, overlap = 352.25
PHY-3002 : Step(437): len = 3.97076e+06, overlap = 348.125
PHY-3002 : Step(438): len = 3.97219e+06, overlap = 345.125
PHY-3002 : Step(439): len = 3.97241e+06, overlap = 344.375
PHY-3002 : Step(440): len = 3.97337e+06, overlap = 346.375
PHY-3002 : Step(441): len = 3.97554e+06, overlap = 351.875
PHY-3002 : Step(442): len = 3.97844e+06, overlap = 353.625
PHY-3002 : Step(443): len = 3.97805e+06, overlap = 354.75
PHY-3002 : Step(444): len = 3.97836e+06, overlap = 353.5
PHY-3002 : Step(445): len = 3.97831e+06, overlap = 356
PHY-3002 : Step(446): len = 3.97775e+06, overlap = 357.25
PHY-3002 : Step(447): len = 3.97781e+06, overlap = 350.625
PHY-3002 : Step(448): len = 3.97822e+06, overlap = 349.625
PHY-3002 : Step(449): len = 3.9785e+06, overlap = 345
PHY-3002 : Step(450): len = 3.97896e+06, overlap = 344.875
PHY-3002 : Step(451): len = 3.97798e+06, overlap = 343.125
PHY-3002 : Step(452): len = 3.97797e+06, overlap = 343.25
PHY-3002 : Step(453): len = 3.97665e+06, overlap = 343.625
PHY-3002 : Step(454): len = 3.97613e+06, overlap = 341.125
PHY-3002 : Step(455): len = 3.97613e+06, overlap = 341.125
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 3.67508e-05
PHY-3002 : Step(456): len = 3.98289e+06, overlap = 339.5
PHY-3002 : Step(457): len = 3.98841e+06, overlap = 337.75
PHY-3002 : Step(458): len = 3.99838e+06, overlap = 337.375
PHY-3002 : Step(459): len = 4.00197e+06, overlap = 338.25
PHY-3002 : Step(460): len = 4.00481e+06, overlap = 337.25
PHY-3002 : Step(461): len = 4.00991e+06, overlap = 335
PHY-3002 : Step(462): len = 4.01823e+06, overlap = 328.5
PHY-3002 : Step(463): len = 4.02788e+06, overlap = 325
PHY-3002 : Step(464): len = 4.0404e+06, overlap = 328.25
PHY-3002 : Step(465): len = 4.04899e+06, overlap = 326.125
PHY-3002 : Step(466): len = 4.05647e+06, overlap = 331
PHY-3002 : Step(467): len = 4.06207e+06, overlap = 338.5
PHY-3002 : Step(468): len = 4.06465e+06, overlap = 342.5
PHY-3002 : Step(469): len = 4.06585e+06, overlap = 344.125
PHY-3002 : Step(470): len = 4.06651e+06, overlap = 344.5
PHY-3002 : Step(471): len = 4.06429e+06, overlap = 343.125
PHY-3002 : Step(472): len = 4.06368e+06, overlap = 338.75
PHY-3002 : Step(473): len = 4.06338e+06, overlap = 339.125
PHY-3002 : Step(474): len = 4.0614e+06, overlap = 347.5
PHY-3002 : Step(475): len = 4.06077e+06, overlap = 348.625
PHY-3002 : Step(476): len = 4.0598e+06, overlap = 342.625
PHY-3002 : Step(477): len = 4.05831e+06, overlap = 338.5
PHY-3002 : Step(478): len = 4.05797e+06, overlap = 334.5
PHY-3002 : Step(479): len = 4.05692e+06, overlap = 333.625
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 6.85961e-05
PHY-3002 : Step(480): len = 4.06537e+06, overlap = 330.625
PHY-3002 : Step(481): len = 4.06989e+06, overlap = 330.625
PHY-3002 : Step(482): len = 4.08379e+06, overlap = 328
PHY-3002 : Step(483): len = 4.09009e+06, overlap = 324.125
PHY-3002 : Step(484): len = 4.09584e+06, overlap = 319.375
PHY-3002 : Step(485): len = 4.10531e+06, overlap = 314
PHY-3002 : Step(486): len = 4.11573e+06, overlap = 320.125
PHY-3002 : Step(487): len = 4.11956e+06, overlap = 318.25
PHY-3002 : Step(488): len = 4.12191e+06, overlap = 318
PHY-3002 : Step(489): len = 4.12374e+06, overlap = 319
PHY-3002 : Step(490): len = 4.12493e+06, overlap = 313.625
PHY-3002 : Step(491): len = 4.12505e+06, overlap = 309.125
PHY-3002 : Step(492): len = 4.12347e+06, overlap = 312.375
PHY-3002 : Step(493): len = 4.12301e+06, overlap = 312.375
PHY-3002 : Step(494): len = 4.12212e+06, overlap = 313.625
PHY-3002 : Step(495): len = 4.12282e+06, overlap = 313.625
PHY-3002 : Step(496): len = 4.12282e+06, overlap = 313.625
PHY-3002 : Step(497): len = 4.12244e+06, overlap = 313.875
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000121698
PHY-3002 : Step(498): len = 4.13193e+06, overlap = 313.125
PHY-3002 : Step(499): len = 4.13666e+06, overlap = 314.125
PHY-3002 : Step(500): len = 4.14108e+06, overlap = 310.625
PHY-3002 : Step(501): len = 4.14322e+06, overlap = 308.25
PHY-3002 : Step(502): len = 4.14536e+06, overlap = 307.25
PHY-3002 : Step(503): len = 4.14724e+06, overlap = 306.625
PHY-3002 : Step(504): len = 4.14981e+06, overlap = 307.75
PHY-3002 : Step(505): len = 4.15191e+06, overlap = 303.875
PHY-3002 : Step(506): len = 4.1551e+06, overlap = 301.25
PHY-3002 : Step(507): len = 4.1631e+06, overlap = 295.25
PHY-3002 : Step(508): len = 4.16496e+06, overlap = 300.125
PHY-3002 : Step(509): len = 4.16516e+06, overlap = 298.875
PHY-3002 : Step(510): len = 4.16378e+06, overlap = 298.625
PHY-3002 : Step(511): len = 4.16323e+06, overlap = 297.125
PHY-3002 : Step(512): len = 4.16308e+06, overlap = 295.375
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  1.307380s wall, 0.375000s user + 0.453125s system = 0.828125s CPU (63.3%)

PHY-3001 : Trial Legalized: Len = 4.99434e+06
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 45%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-5010 WARNING: Net u_uifdma_axi_ddr/I_fdma_raddr[28] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_uifdma_axi_ddr/I_fdma_raddr[6] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_uifdma_axi_ddr/I_fdma_raddr[5] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_uifdma_axi_ddr/I_fdma_raddr[4] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_uifdma_axi_ddr/I_fdma_raddr[3] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_uifdma_axi_ddr/I_fdma_raddr[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_uifdma_axi_ddr/I_fdma_raddr[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_uifdma_axi_ddr/I_fdma_raddr[0] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_uifdma_axi_ddr/I_fdma_rsize[15] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_uifdma_axi_ddr/I_fdma_rsize[14] is skipped due to 0 input or output
PHY-5010 Similar messages will be suppressed.
PHY-1001 : Reuse net number 362/68824.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 5.72917e+06, over cnt = 5742(2%), over = 10305, worst = 9
PHY-1002 : len = 5.80446e+06, over cnt = 3475(1%), over = 5681, worst = 7
PHY-1002 : len = 5.87214e+06, over cnt = 1644(0%), over = 2504, worst = 6
PHY-1002 : len = 5.90115e+06, over cnt = 744(0%), over = 1155, worst = 6
PHY-1002 : len = 5.91478e+06, over cnt = 256(0%), over = 402, worst = 6
PHY-1001 : End global iterations;  7.272750s wall, 9.515625s user + 0.187500s system = 9.703125s CPU (133.4%)

PHY-1001 : Congestion index: top1 = 76.24, top5 = 63.41, top10 = 56.98, top15 = 52.76.
PHY-3001 : End congestion estimation;  9.012665s wall, 10.093750s user + 0.187500s system = 10.281250s CPU (114.1%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 68071 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  2.785187s wall, 1.406250s user + 0.031250s system = 1.437500s CPU (51.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.61902e-05
PHY-3002 : Step(513): len = 4.55522e+06, overlap = 29.75
PHY-3002 : Step(514): len = 4.50026e+06, overlap = 43.125
PHY-3002 : Step(515): len = 4.44248e+06, overlap = 52.875
PHY-3002 : Step(516): len = 4.35625e+06, overlap = 70
PHY-3002 : Step(517): len = 4.31644e+06, overlap = 86.25
PHY-3002 : Step(518): len = 4.29513e+06, overlap = 92.625
PHY-3002 : Step(519): len = 4.27588e+06, overlap = 99.375
PHY-3002 : Step(520): len = 4.2546e+06, overlap = 103.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.23805e-05
PHY-3002 : Step(521): len = 4.24407e+06, overlap = 101.875
PHY-3002 : Step(522): len = 4.24094e+06, overlap = 102.875
PHY-3002 : Step(523): len = 4.23282e+06, overlap = 104.625
PHY-3002 : Step(524): len = 4.22675e+06, overlap = 103.25
PHY-3002 : Step(525): len = 4.22675e+06, overlap = 103.25
PHY-3002 : Step(526): len = 4.22384e+06, overlap = 102.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.47609e-05
PHY-3002 : Step(527): len = 4.2334e+06, overlap = 102.625
PHY-3002 : Step(528): len = 4.23585e+06, overlap = 102
PHY-3002 : Step(529): len = 4.23458e+06, overlap = 102.375
PHY-3002 : Step(530): len = 4.23374e+06, overlap = 102.75
PHY-3002 : Step(531): len = 4.2327e+06, overlap = 102.5
PHY-3002 : Step(532): len = 4.23106e+06, overlap = 102.75
PHY-3002 : Step(533): len = 4.23106e+06, overlap = 102.75
PHY-3002 : Step(534): len = 4.23069e+06, overlap = 102.875
PHY-3002 : Step(535): len = 4.23083e+06, overlap = 102.875
PHY-3002 : Step(536): len = 4.23083e+06, overlap = 102.875
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000129522
PHY-3002 : Step(537): len = 4.23603e+06, overlap = 104.125
PHY-3002 : Step(538): len = 4.23784e+06, overlap = 103.5
PHY-3002 : Step(539): len = 4.24684e+06, overlap = 104.25
PHY-3002 : Step(540): len = 4.25166e+06, overlap = 107
PHY-3002 : Step(541): len = 4.25395e+06, overlap = 109.125
PHY-3002 : Step(542): len = 4.25183e+06, overlap = 109.5
PHY-3002 : Step(543): len = 4.25183e+06, overlap = 109.5
PHY-3002 : Step(544): len = 4.25032e+06, overlap = 110
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000259044
PHY-3002 : Step(545): len = 4.25398e+06, overlap = 109.875
PHY-3002 : Step(546): len = 4.25398e+06, overlap = 109.875
PHY-3002 : Step(547): len = 4.2532e+06, overlap = 110
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.608344s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (38.5%)

PHY-3001 : Legalized: Len = 4.64458e+06, Over = 0
PHY-3001 : Design contains 240 ce signals.
PHY-3001 : Spreading for sector grids.
PHY-3001 : Spreading for clock grids.
PHY-3001 : clock grid count for 41 x 8 grids
PHY-3001 : Spreading for plb grids.
PHY-3001 : Iter 1: 4215 overflows spread with total dist 52948 and max dist 88.
PHY-3001 : Iter 2: 2 overflows spread with total dist 22 and max dist 22.
PHY-3001 : total displace: 411903, max displace: 79.
PHY-3001 : End spreading;  3.072727s wall, 1.343750s user + 0.015625s system = 1.359375s CPU (44.2%)

PHY-3001 : Final: Len = 4.73254e+06, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-5010 WARNING: Net u_uifdma_axi_ddr/I_fdma_raddr[28] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_uifdma_axi_ddr/I_fdma_raddr[6] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_uifdma_axi_ddr/I_fdma_raddr[5] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_uifdma_axi_ddr/I_fdma_raddr[4] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_uifdma_axi_ddr/I_fdma_raddr[3] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_uifdma_axi_ddr/I_fdma_raddr[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_uifdma_axi_ddr/I_fdma_raddr[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_uifdma_axi_ddr/I_fdma_raddr[0] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_uifdma_axi_ddr/I_fdma_rsize[15] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_uifdma_axi_ddr/I_fdma_rsize[14] is skipped due to 0 input or output
PHY-5010 Similar messages will be suppressed.
PHY-1001 : Reuse net number 5487/68824.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 5.47005e+06, over cnt = 5307(2%), over = 9380, worst = 9
PHY-1002 : len = 5.5328e+06, over cnt = 3455(1%), over = 5490, worst = 8
PHY-1002 : len = 5.5941e+06, over cnt = 1831(0%), over = 2799, worst = 7
PHY-1002 : len = 5.62434e+06, over cnt = 865(0%), over = 1298, worst = 6
PHY-1002 : len = 5.64195e+06, over cnt = 417(0%), over = 602, worst = 6
PHY-1001 : End global iterations;  6.033718s wall, 7.671875s user + 0.109375s system = 7.781250s CPU (129.0%)

PHY-1001 : Congestion index: top1 = 73.28, top5 = 60.39, top10 = 54.62, top15 = 50.70.
PHY-1001 : End incremental global routing;  7.639039s wall, 8.500000s user + 0.109375s system = 8.609375s CPU (112.7%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 68071 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  3.344197s wall, 1.515625s user + 0.046875s system = 1.562500s CPU (46.7%)

OPT-1001 : 10 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model design_top_wrapper.
PHY-3001 : Initial placement ...
PHY-3001 : eco pad cells: 20 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 25430 has valid locations, 75 needs to be replaced
PHY-3001 : design contains 32458 instances, 25001 slices, 717 macros(6246 instances: 2376 mslices 3493 lslices)
PHY-3001 : Huge net S_pll_lock with 2320 pins
PHY-3001 : Huge net u_uifdma_axi_ddr/pll_locked with 1792 pins
PHY-3001 : Found 1002 cells with 2 region constraints.
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 4.75837e+06
PHY-3001 : Run with size of 8
PHY-3001 : Cell area utilization is 45%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-5010 WARNING: Net u_uifdma_axi_ddr/I_fdma_raddr[28] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_uifdma_axi_ddr/I_fdma_raddr[6] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_uifdma_axi_ddr/I_fdma_raddr[5] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_uifdma_axi_ddr/I_fdma_raddr[4] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_uifdma_axi_ddr/I_fdma_raddr[3] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_uifdma_axi_ddr/I_fdma_raddr[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_uifdma_axi_ddr/I_fdma_raddr[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_uifdma_axi_ddr/I_fdma_raddr[0] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_uifdma_axi_ddr/I_fdma_rsize[15] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_uifdma_axi_ddr/I_fdma_rsize[14] is skipped due to 0 input or output
PHY-5010 Similar messages will be suppressed.
PHY-1001 : Reuse net number 46221/68893.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 5.66106e+06, over cnt = 860(0%), over = 1056, worst = 6
PHY-1002 : len = 5.66498e+06, over cnt = 545(0%), over = 648, worst = 5
PHY-1002 : len = 5.67222e+06, over cnt = 247(0%), over = 283, worst = 4
PHY-1002 : len = 5.6751e+06, over cnt = 131(0%), over = 157, worst = 3
PHY-1002 : len = 5.67757e+06, over cnt = 35(0%), over = 40, worst = 3
PHY-1001 : End global iterations;  2.522709s wall, 1.375000s user + 0.015625s system = 1.390625s CPU (55.1%)

PHY-1001 : Congestion index: top1 = 73.29, top5 = 60.63, top10 = 54.86, top15 = 50.96.
PHY-3001 : End congestion estimation;  4.164306s wall, 2.250000s user + 0.031250s system = 2.281250s CPU (54.8%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in Manhattan mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model design_top_wrapper.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 259934, tnet num: 68140, tinst num: 32494, tnode num: 329198, tedge num: 428150.
TMR-2508 : Levelizing timing graph completed, there are 77 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  10.244002s wall, 4.875000s user + 0.000000s system = 4.875000s CPU (47.6%)

RUN-1004 : used memory is 3262 MB, reserved memory is 3378 MB, peak memory is 3293 MB
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 68140 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 13 clocks from SDC.
TMR-5508 CRITICAL-WARNING: Clock definition problem. U_PLL/pll_inst.clkc[4], source of a primary clock, is on the network of clock clk_25m. Please check your sdc.
TMR-5508 CRITICAL-WARNING: Clock definition problem. U_PLL/pll_inst.clkc[3], source of a primary clock, is on the network of clock clk_25m. Please check your sdc.
TMR-3004 : Map sdc constraints, there are 921 constraints in total.
TMR-6513 WARNING: No path found for constraint(s):  set_false_path -from [ get_clocks {hctrl_clk} ] -to [ get_clocks {mcu_clk} ].
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  13.959008s wall, 6.562500s user + 0.000000s system = 6.562500s CPU (47.0%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(548): len = 4.75564e+06, overlap = 0
PHY-3002 : Step(549): len = 4.75449e+06, overlap = 0
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 45%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-5010 WARNING: Net u_uifdma_axi_ddr/I_fdma_raddr[28] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_uifdma_axi_ddr/I_fdma_raddr[6] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_uifdma_axi_ddr/I_fdma_raddr[5] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_uifdma_axi_ddr/I_fdma_raddr[4] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_uifdma_axi_ddr/I_fdma_raddr[3] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_uifdma_axi_ddr/I_fdma_raddr[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_uifdma_axi_ddr/I_fdma_raddr[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_uifdma_axi_ddr/I_fdma_raddr[0] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_uifdma_axi_ddr/I_fdma_rsize[15] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_uifdma_axi_ddr/I_fdma_rsize[14] is skipped due to 0 input or output
PHY-5010 Similar messages will be suppressed.
PHY-1001 : Reuse net number 46222/68893.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 5.6711e+06, over cnt = 204(0%), over = 220, worst = 3
PHY-1002 : len = 5.67176e+06, over cnt = 99(0%), over = 100, worst = 2
PHY-1002 : len = 5.67341e+06, over cnt = 24(0%), over = 24, worst = 1
PHY-1002 : len = 5.67389e+06, over cnt = 8(0%), over = 8, worst = 1
PHY-1002 : len = 5.67392e+06, over cnt = 5(0%), over = 5, worst = 1
PHY-1001 : End global iterations;  2.344250s wall, 1.078125s user + 0.046875s system = 1.125000s CPU (48.0%)

PHY-1001 : Congestion index: top1 = 73.38, top5 = 60.66, top10 = 54.86, top15 = 50.94.
PHY-3001 : End congestion estimation;  3.940126s wall, 1.718750s user + 0.046875s system = 1.765625s CPU (44.8%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 68140 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  2.794430s wall, 1.328125s user + 0.031250s system = 1.359375s CPU (48.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.71211e-05
PHY-3002 : Step(550): len = 4.75314e+06, overlap = 0.25
PHY-3002 : Step(551): len = 4.75314e+06, overlap = 0.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.026792s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (58.3%)

PHY-3001 : Legalized: Len = 4.75332e+06, Over = 0
PHY-3001 : Design contains 250 ce signals.
PHY-3001 : Spreading for sector grids.
PHY-3001 : Spreading for clock grids.
PHY-3001 : clock grid count for 41 x 8 grids
PHY-3001 : Spreading for plb grids.
PHY-3001 : Iter 1: 67 overflows spread with total dist 796 and max dist 50.
PHY-3001 : total displace: 399781, max displace: 55.
PHY-3001 : End spreading;  0.800332s wall, 0.406250s user + 0.000000s system = 0.406250s CPU (50.8%)

PHY-3001 : Final: Len = 4.75402e+06, Over = 0
PHY-3001 : End incremental placement;  27.596865s wall, 13.234375s user + 0.203125s system = 13.437500s CPU (48.7%)

OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : End high-fanout net optimization;  41.092212s wall, 24.968750s user + 0.359375s system = 25.328125s CPU (61.6%)

OPT-1001 : Current memory(MB): used = 3303, reserve = 3421, peak = 3319.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-5010 WARNING: Net u_uifdma_axi_ddr/I_fdma_raddr[28] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_uifdma_axi_ddr/I_fdma_raddr[6] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_uifdma_axi_ddr/I_fdma_raddr[5] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_uifdma_axi_ddr/I_fdma_raddr[4] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_uifdma_axi_ddr/I_fdma_raddr[3] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_uifdma_axi_ddr/I_fdma_raddr[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_uifdma_axi_ddr/I_fdma_raddr[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_uifdma_axi_ddr/I_fdma_raddr[0] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_uifdma_axi_ddr/I_fdma_rsize[15] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_uifdma_axi_ddr/I_fdma_rsize[14] is skipped due to 0 input or output
PHY-5010 Similar messages will be suppressed.
PHY-1001 : Reuse net number 46154/68893.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 5.67232e+06, over cnt = 154(0%), over = 158, worst = 2
PHY-1002 : len = 5.67285e+06, over cnt = 65(0%), over = 66, worst = 2
PHY-1002 : len = 5.67355e+06, over cnt = 20(0%), over = 20, worst = 1
PHY-1002 : len = 5.67368e+06, over cnt = 9(0%), over = 9, worst = 1
PHY-1002 : len = 5.6739e+06, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End global iterations;  2.320692s wall, 1.140625s user + 0.046875s system = 1.187500s CPU (51.2%)

PHY-1001 : Congestion index: top1 = 73.37, top5 = 60.63, top10 = 54.84, top15 = 50.92.
OPT-1001 : End congestion update;  3.922525s wall, 2.000000s user + 0.078125s system = 2.078125s CPU (53.0%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 68140 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  2.627324s wall, 1.375000s user + 0.015625s system = 1.390625s CPU (52.9%)

OPT-0007 : Start: WNS 357 TNS 0 NUM_FEPS 0
OPT-0007 : Iter 1: improved WNS 357 TNS 0 NUM_FEPS 0 with 16 cells processed and 1335 slack improved
OPT-0007 : Iter 2: improved WNS 360 TNS 0 NUM_FEPS 0 with 20 cells processed and 1371 slack improved
OPT-0007 : Iter 3: improved WNS 443 TNS 0 NUM_FEPS 0 with 5 cells processed and 367 slack improved
OPT-0007 : Iter 4: improved WNS 447 TNS 0 NUM_FEPS 0 with 4 cells processed and 46 slack improved
OPT-0007 : Iter 5: improved WNS 447 TNS 0 NUM_FEPS 0 with 0 cells processed and 0 slack improved
OPT-1001 : End path based optimization;  14.935116s wall, 9.015625s user + 0.125000s system = 9.140625s CPU (61.2%)

OPT-1001 : Current memory(MB): used = 3348, reserve = 3466, peak = 3348.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 68140 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  2.647637s wall, 1.859375s user + 0.000000s system = 1.859375s CPU (70.2%)

OPT-1001 : Start pin optimization...
OPT-1001 : Start: WNS 447 TNS 0 NUM_FEPS 0
OPT-1001 : Successfully optimized 10818 instances
OPT-1001 : Update timing in Manhattan mode
OPT-1001 : End timing update;  2.451436s wall, 1.484375s user + 0.000000s system = 1.484375s CPU (60.6%)

OPT-1001 : Successfully optimized 4095 instances
OPT-1001 : Update timing in Manhattan mode
OPT-1001 : End timing update;  2.582962s wall, 1.625000s user + 0.015625s system = 1.640625s CPU (63.5%)

OPT-1001 : Stop: WNS 470 TNS 0 NUM_FEPS 0
OPT-1001 : End pin optimization;  27.283178s wall, 17.218750s user + 0.062500s system = 17.281250s CPU (63.3%)

PHY-1001 : Beeline DP, 3004 out of 8853 (33.93)%; hop = 4421.
PHY-1001 : Beeline DP, 938 out of 5828 (16.09)%; hop = 1395.
PHY-1001 : Beeline DP, 611 out of 5535 (11.04)%; hop = 922.
PHY-1001 : Beeline DP, 466 out of 5374 (8.67)%; hop = 698.
PHY-1001 : Beeline DP, 428 out of 5356 (7.99)%; hop = 646.
PHY-1001 : Beeline optimization intraPLB, 4241 1-hop(44.17%), 3929 2-hop(40.92%), 679 3-hop( 7.07%), 752 others ( 7.83%)
PHY-1001 :  29.431821s wall, 18.453125s user + 0.000000s system = 18.453125s CPU (62.7%)

RUN-1001 : Beeline optimization outerPLB: 1-hop 4857, 2-hop 9185, 3-hop 5582, 4-hop 1905, other 4901 
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 68140 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  2.397519s wall, 1.265625s user + 0.015625s system = 1.281250s CPU (53.4%)

OPT-1001 : Stop: WNS 404 TNS 0 NUM_FEPS 0
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-5010 WARNING: Net u_uifdma_axi_ddr/I_fdma_raddr[28] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_uifdma_axi_ddr/I_fdma_raddr[6] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_uifdma_axi_ddr/I_fdma_raddr[5] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_uifdma_axi_ddr/I_fdma_raddr[4] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_uifdma_axi_ddr/I_fdma_raddr[3] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_uifdma_axi_ddr/I_fdma_raddr[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_uifdma_axi_ddr/I_fdma_raddr[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_uifdma_axi_ddr/I_fdma_raddr[0] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_uifdma_axi_ddr/I_fdma_rsize[15] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_uifdma_axi_ddr/I_fdma_rsize[14] is skipped due to 0 input or output
PHY-5010 Similar messages will be suppressed.
PHY-1001 : Reuse net number 34382/68893.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 5.6536e+06, over cnt = 2110(0%), over = 3061, worst = 9
PHY-1002 : len = 5.67138e+06, over cnt = 1207(0%), over = 1635, worst = 6
PHY-1002 : len = 5.69499e+06, over cnt = 464(0%), over = 623, worst = 6
PHY-1002 : len = 5.70187e+06, over cnt = 187(0%), over = 242, worst = 4
PHY-1002 : len = 5.70574e+06, over cnt = 60(0%), over = 74, worst = 3
PHY-1001 : End global iterations;  2.891381s wall, 2.703125s user + 0.078125s system = 2.781250s CPU (96.2%)

PHY-1001 : Congestion index: top1 = 73.42, top5 = 60.72, top10 = 54.76, top15 = 50.79.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 68140 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  2.368898s wall, 1.390625s user + 0.015625s system = 1.406250s CPU (59.4%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 404 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 73.000000
RUN-1001 :   Top critical paths
RUN-1001 :       #1 path slack 404ps with logic level 1 
RUN-1001 :       #2 path slack 442ps with logic level 1 
RUN-1001 :       #3 path slack 457ps with logic level 1 
RUN-1001 :       #4 path slack 470ps with logic level 1 
RUN-1001 :       #5 path slack 478ps with logic level 1 
RUN-1001 :       #6 path slack 481ps with logic level 1 
RUN-1001 :       #7 path slack 481ps with logic level 1 
RUN-1001 :       #8 path slack 481ps with logic level 1 
RUN-1001 :       #9 path slack 490ps with logic level 1 
RUN-1001 :       #10 path slack 499ps with logic level 1 
OPT-1001 : End physical optimization;  128.570280s wall, 80.218750s user + 0.656250s system = 80.875000s CPU (62.9%)

RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     16      
RUN-1001 :   No   |  No   |  Yes  |      0      
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |    18061    
RUN-1001 :   Yes  |  No   |  Yes  |    7522     
RUN-1001 :   Yes  |  Yes  |  No   |    3328     
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    11   |  484  |    131     
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 755
PHY-1001 : Populate physical database on model design_top_wrapper.
RUN-1003 : finish command "place" in  311.005103s wall, 212.515625s user + 10.171875s system = 222.687500s CPU (71.6%)

RUN-1004 : used memory is 3323 MB, reserved memory is 3445 MB, peak memory is 3349 MB
RUN-1002 : start command "export_db Verimake_camerasc2210_mipi_ddr_hdmi_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db Verimake_camerasc2210_mipi_ddr_hdmi_place.db" in  8.705472s wall, 10.078125s user + 0.062500s system = 10.140625s CPU (116.5%)

RUN-1004 : used memory is 3323 MB, reserved memory is 3445 MB, peak memory is 3399 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/TD/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Populate physical database on model design_top_wrapper.
PHY-1001 : Working orders of clock nets being processed in bank assignment:
PHY-1001 : u_uifdma_axi_ddr/u_ddr_phy/u_clk/hctrl_clk_bufg;
PHY-1001 : u_isp_top/u_isp_1bit_erosion2/u_VIP_Matrix_Generate_3X3_1bit/u_Line_Shift_RAM_1Bit/u_blk_mem_gen_1bit2/clkb_syn_780;
PHY-1001 : u_soft_ps_wrapper/SoC_Demo/TCM0/RAM_CORE/clkb_syn_1;
PHY-1001 : u_uifdma_axi_ddr/u_ddr_phy/apb_clk_o_syn_12;
PHY-1001 : S_hs_rx_clk1_syn_5;
PHY-1001 : I_mcu_jtag_tck_syn_3;
PHY-1001 : u_hdmi_tx/u_hdmi2phy_wrapper/u0_lane_lvds_10_1/I_serial_clk_syn_1;
PHY-1001 : u_write_register/rd_state[4]_syn_127;
PHY-1001 : u_uifdma_axi_ddr/u_ddr_phy/u_clk/u_pll1/clk0_out;
PHY-1001 : O_sc2210_clk_27m_dup_1;
RUN-1001 : Clock region assignment statistics:
RUN-1001 : Clock Region s_0_l [0,0][38,39]; Utilization: 6 out of 12
RUN-1001 : -------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :   Bank  |                                                     Leading Clock                                                     |  Regional Fanouts  |  Clock Buffer  
RUN-1001 : -------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :    0    |                                    u_uifdma_axi_ddr/u_ddr_phy/u_clk/hctrl_clk_bufg                                    |        712         |                
RUN-1001 :    1    |  u_isp_top/u_isp_1bit_erosion2/u_VIP_Matrix_Generate_3X3_1bit/u_Line_Shift_RAM_1Bit/u_blk_mem_gen_1bit2/clkb_syn_780  |        1060        |                
RUN-1001 :    2    |                                  u_soft_ps_wrapper/SoC_Demo/TCM0/RAM_CORE/clkb_syn_1                                  |         6          |                
RUN-1001 :    3    |                                      u_uifdma_axi_ddr/u_ddr_phy/apb_clk_o_syn_12                                      |         4          |                
RUN-1001 :    4    |                                                  S_hs_rx_clk1_syn_5                                                   |        535         |                
RUN-1001 :    5    |                           u_hdmi_tx/u_hdmi2phy_wrapper/u0_lane_lvds_10_1/I_serial_clk_syn_1                           |         30         |                
RUN-1001 : -------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 : Clock Region s_0_r [39,0][81,39]; Utilization: 4 out of 12
RUN-1001 : --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :   Bank  |                                                     Leading Clock                                                     |  Regional Fanouts  |                                   Clock Buffer                                    
RUN-1001 : --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :    0    |  u_isp_top/u_isp_1bit_erosion2/u_VIP_Matrix_Generate_3X3_1bit/u_Line_Shift_RAM_1Bit/u_blk_mem_gen_1bit2/clkb_syn_780  |        449         |                                                                                   
RUN-1001 :    1    |                                      u_uifdma_axi_ddr/u_ddr_phy/apb_clk_o_syn_12                                      |        638         |                                                                                   
RUN-1001 :    2    |                                   u_uifdma_axi_ddr/u_ddr_phy/u_clk/u_pll1/clk0_out                                    |         1          |                                                                                   
RUN-1001 :    11   |                                    u_uifdma_axi_ddr/u_ddr_phy/u_clk/hctrl_clk_bufg                                    |         5          |  (sclk) u_uifdma_axi_ddr/u_ddr_phy/u_clk/gen_bank31_hctrl_clk$u_bank31_hctrl_clk  
RUN-1001 : --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 : Clock Region s_1_l [0,40][38,79]; Utilization: 6 out of 12
RUN-1001 : -------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :   Bank  |                                                     Leading Clock                                                     |  Regional Fanouts  |  Clock Buffer  
RUN-1001 : -------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :    0    |                                    u_uifdma_axi_ddr/u_ddr_phy/u_clk/hctrl_clk_bufg                                    |        1074        |                
RUN-1001 :    1    |  u_isp_top/u_isp_1bit_erosion2/u_VIP_Matrix_Generate_3X3_1bit/u_Line_Shift_RAM_1Bit/u_blk_mem_gen_1bit2/clkb_syn_780  |        815         |                
RUN-1001 :    2    |                                  u_soft_ps_wrapper/SoC_Demo/TCM0/RAM_CORE/clkb_syn_1                                  |         39         |                
RUN-1001 :    3    |                                                  S_hs_rx_clk1_syn_5                                                   |         2          |                
RUN-1001 :    4    |                                         u_write_register/rd_state[4]_syn_127                                          |         3          |                
RUN-1001 :    5    |                                                O_sc2210_clk_27m_dup_1                                                 |         1          |                
RUN-1001 : -------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 : Clock Region s_1_r [39,40][81,79]; Utilization: 3 out of 12
RUN-1001 : --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :   Bank  |                                                     Leading Clock                                                     |  Regional Fanouts  |                                   Clock Buffer                                    
RUN-1001 : --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :    0    |  u_isp_top/u_isp_1bit_erosion2/u_VIP_Matrix_Generate_3X3_1bit/u_Line_Shift_RAM_1Bit/u_blk_mem_gen_1bit2/clkb_syn_780  |        496         |                                                                                   
RUN-1001 :    1    |                                      u_uifdma_axi_ddr/u_ddr_phy/apb_clk_o_syn_12                                      |         9          |                                                                                   
RUN-1001 :    11   |                                    u_uifdma_axi_ddr/u_ddr_phy/u_clk/hctrl_clk_bufg                                    |        1008        |  (sclk) u_uifdma_axi_ddr/u_ddr_phy/u_clk/gen_bank32_hctrl_clk$u_bank32_hctrl_clk  
RUN-1001 : --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 : Clock Region s_2_l [0,80][38,119]; Utilization: 5 out of 12
RUN-1001 : -------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :   Bank  |                                                     Leading Clock                                                     |  Regional Fanouts  |  Clock Buffer  
RUN-1001 : -------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :    0    |                                    u_uifdma_axi_ddr/u_ddr_phy/u_clk/hctrl_clk_bufg                                    |        282         |                
RUN-1001 :    1    |  u_isp_top/u_isp_1bit_erosion2/u_VIP_Matrix_Generate_3X3_1bit/u_Line_Shift_RAM_1Bit/u_blk_mem_gen_1bit2/clkb_syn_780  |        586         |                
RUN-1001 :    2    |                                  u_soft_ps_wrapper/SoC_Demo/TCM0/RAM_CORE/clkb_syn_1                                  |        1293        |                
RUN-1001 :    3    |                                                 I_mcu_jtag_tck_syn_3                                                  |         35         |                
RUN-1001 :    4    |                                   u_uifdma_axi_ddr/u_ddr_phy/u_clk/u_pll1/clk0_out                                    |         1          |                
RUN-1001 : -------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 : Clock Region s_2_r [39,80][71,119]; Utilization: 2 out of 12
RUN-1001 : -------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :   Bank  |                                                     Leading Clock                                                     |  Regional Fanouts  |  Clock Buffer  
RUN-1001 : -------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :    0    |                                    u_uifdma_axi_ddr/u_ddr_phy/u_clk/hctrl_clk_bufg                                    |        1899        |                
RUN-1001 :    1    |  u_isp_top/u_isp_1bit_erosion2/u_VIP_Matrix_Generate_3X3_1bit/u_Line_Shift_RAM_1Bit/u_blk_mem_gen_1bit2/clkb_syn_780  |        457         |                
RUN-1001 : -------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 : Clock Region s_3_l [0,120][38,159]; Utilization: 3 out of 12
RUN-1001 : -------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :   Bank  |                                                     Leading Clock                                                     |  Regional Fanouts  |  Clock Buffer  
RUN-1001 : -------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :    0    |  u_isp_top/u_isp_1bit_erosion2/u_VIP_Matrix_Generate_3X3_1bit/u_Line_Shift_RAM_1Bit/u_blk_mem_gen_1bit2/clkb_syn_780  |        107         |                
RUN-1001 :    1    |                                  u_soft_ps_wrapper/SoC_Demo/TCM0/RAM_CORE/clkb_syn_1                                  |        113         |                
RUN-1001 :    2    |                                                 I_mcu_jtag_tck_syn_3                                                  |         15         |                
RUN-1001 : -------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 : Clock Region s_3_r [39,120][71,159]; Utilization: 1 out of 12
RUN-1001 : -------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :   Bank  |                                                     Leading Clock                                                     |  Regional Fanouts  |  Clock Buffer  
RUN-1001 : -------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :    0    |  u_isp_top/u_isp_1bit_erosion2/u_VIP_Matrix_Generate_3X3_1bit/u_Line_Shift_RAM_1Bit/u_blk_mem_gen_1bit2/clkb_syn_780  |         72         |                
RUN-1001 : -------------------------------------------------------------------------------------------------------------------------------------------------------------------
PHY-1001 : Populate physical database on model design_top_wrapper.
PHY-1001 : Route runs in 16 thread(s)
RUN-1001 : There are total 26675 instances
RUN-1001 : 2376 mslices, 22625 lslices, 92 pads(hr:20 hp:72), 113 brams, 14 dsps
RUN-1001 : There are total 63115 nets
RUN-6002 WARNING: There are 38 undriven nets.
RUN-6003 WARNING: There are 38 nets without any pin.
RUN-6004 WARNING: There are 61 nets with only 1 pin.
RUN-1001 : 36906 nets have 2 pins
RUN-1001 : 16824 nets have [3 - 5] pins
RUN-1001 : 6316 nets have [6 - 10] pins
RUN-1001 : 1572 nets have [11 - 20] pins
RUN-1001 : 1374 nets have [21 - 99] pins
RUN-1001 : 24 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model design_top_wrapper.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 246264, tnet num: 61305, tinst num: 26707, tnode num: 315528, tedge num: 416472.
TMR-2508 : Levelizing timing graph completed, there are 77 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  8.386693s wall, 5.203125s user + 0.046875s system = 5.250000s CPU (62.6%)

RUN-1004 : used memory is 3123 MB, reserved memory is 3231 MB, peak memory is 3399 MB
PHY-1001 : 2376 mslices, 22625 lslices, 92 pads(hr:20 hp:72), 113 brams, 14 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 61305 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 13 clocks from SDC.
TMR-5508 CRITICAL-WARNING: Clock definition problem. U_PLL/pll_inst.clkc[4], source of a primary clock, is on the network of clock clk_25m. Please check your sdc.
TMR-5508 CRITICAL-WARNING: Clock definition problem. U_PLL/pll_inst.clkc[3], source of a primary clock, is on the network of clock clk_25m. Please check your sdc.
TMR-3004 : Map sdc constraints, there are 921 constraints in total.
TMR-6513 WARNING: No path found for constraint(s):  set_false_path -from [ get_clocks {hctrl_clk} ] -to [ get_clocks {mcu_clk} ].
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-5010 WARNING: Net u_write_register/O_fdma_rsize[0] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_write_register/O_fdma_rsize[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_write_register/O_fdma_rsize[7] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_write_register/O_fdma_rsize[8] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_write_register/O_fdma_rsize[9] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_write_register/O_fdma_rsize[10] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_write_register/O_fdma_rsize[11] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_write_register/O_fdma_rsize[12] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_write_register/O_fdma_rsize[13] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_write_register/O_fdma_rsize[14] is skipped due to 0 input or output
PHY-5010 Similar messages will be suppressed.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 5.45896e+06, over cnt = 5226(2%), over = 9207, worst = 9
PHY-1002 : len = 5.51482e+06, over cnt = 3363(1%), over = 5409, worst = 8
PHY-1002 : len = 5.56811e+06, over cnt = 1770(0%), over = 2761, worst = 8
PHY-1002 : len = 5.60536e+06, over cnt = 488(0%), over = 724, worst = 6
PHY-1002 : len = 5.61141e+06, over cnt = 282(0%), over = 391, worst = 5
PHY-1002 : len = 5.62019e+06, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  5.890645s wall, 7.937500s user + 0.250000s system = 8.187500s CPU (139.0%)

PHY-1001 : Congestion index: top1 = 72.70, top5 = 60.10, top10 = 54.15, top15 = 50.18.
PHY-1001 : End global routing;  7.526915s wall, 8.593750s user + 0.265625s system = 8.859375s CPU (117.7%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 3201, reserve = 3318, peak = 3399.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
RUN-1001 : Constructing routing connections.
PHY-1001 : Generate nets ...
PHY-5019 WARNING: Clock net I_mcu_jtag_tck_dup_1 is not driven by clock-capable pad I_mcu_jtag_tck_syn_2(R18), will suffer from clock performance degradation.
PHY-5010 WARNING: Net S_csi_frame_end1 is skipped due to 0 input or output
PHY-5010 WARNING: Net S_csi_frame_end2 is skipped due to 0 input or output
PHY-5010 WARNING: Net ud_rdata_d4[7] is skipped due to 0 input or output
PHY-5010 WARNING: Net ud_rdata_d4[6] is skipped due to 0 input or output
PHY-5010 WARNING: Net ud_rdata_d4[5] is skipped due to 0 input or output
PHY-5010 WARNING: Net ud_rdata_d4[4] is skipped due to 0 input or output
PHY-5010 WARNING: Net ud_rdata_d4[3] is skipped due to 0 input or output
PHY-5010 WARNING: Net ud_rdata_d4[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net ud_rdata_d4[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net ud_rdata_d4[0] is skipped due to 0 input or output
PHY-5010 Similar messages will be suppressed.
PHY-1001 : Current memory(MB): used = 4581, reserve = 4731, peak = 4581.
PHY-1001 : End build detailed router design. 12.001545s wall, 63.890625s user + 0.546875s system = 64.437500s CPU (536.9%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Tile base routing.....
PHY-1001 : 414 nets need to preroute.
PHY-1001 : Current memory(MB): used = 4592, reserve = 4742, peak = 4592.
PHY-1001 : End phase 1; 1.091736s wall, 9.359375s user + 0.015625s system = 9.375000s CPU (858.7%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 1.01315e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 5.424083s wall, 2.265625s user + 0.031250s system = 2.296875s CPU (42.3%)

PHY-1001 : Current memory(MB): used = 4728, reserve = 4883, peak = 4728.
PHY-1001 : End phase 2; 5.460830s wall, 2.281250s user + 0.031250s system = 2.312500s CPU (42.3%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 41% nets.
PHY-1001 : Routed 61% nets.
PHY-1001 : Routed 72% nets.
PHY-1001 : Routed 80% nets.
PHY-1022 : len = 8.4924e+06, over cnt = 31603(0%), over = 32896, worst = 4, crit = 0
PHY-1001 : Current memory(MB): used = 4831, reserve = 4989, peak = 4831.
PHY-1001 : End initial routed; 32.398817s wall, 87.718750s user + 0.468750s system = 88.187500s CPU (272.2%)

PHY-1001 : Update timing.....
TMR-5508 CRITICAL-WARNING: Clock definition problem. U_PLL/pll_inst.clkc[4], source of a primary clock, is on the network of clock clk_25m. Please check your sdc.
TMR-5508 CRITICAL-WARNING: Clock definition problem. U_PLL/pll_inst.clkc[3], source of a primary clock, is on the network of clock clk_25m. Please check your sdc.
TMR-6513 WARNING: No path found for constraint(s):  set_false_path -from [ get_clocks {hctrl_clk} ] -to [ get_clocks {mcu_clk} ].
PHY-1001 : 613/50423(1%) critical/total net(s).
RUN-1001 : ---------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)   |  FEP  
RUN-1001 : ---------------------------------------
RUN-1001 :   Setup  |  -3.888   |  -229.820  |  381  
RUN-1001 :   Hold   |  -0.276   |   -2.304   |  26   
RUN-1001 : ---------------------------------------
PHY-1001 : End update timing; 17.275322s wall, 8.296875s user + 0.046875s system = 8.343750s CPU (48.3%)

PHY-1001 : Current memory(MB): used = 5083, reserve = 5250, peak = 5083.
PHY-1001 : End phase 3; 49.674236s wall, 96.015625s user + 0.515625s system = 96.531250s CPU (194.3%)

PHY-1001 : ===== Detail Route Phase 4 =====
PHY-1001 : Update congestion.....
PHY-1001 : top1 = 62.74(S81.80, N76.00, E66.13, W64.71, I91.25, O74.59), top5 = 54.08(S68.20, N61.66, E53.56, W51.39, I83.41, O60.40)
PHY-1001 : top10 = 49.16(S60.98, N54.51, E47.04, W44.25, I72.24, O51.63), top15 = 45.84(S56.07, N49.80, E42.57, W39.63, I64.56, O45.70)
RUN-1001 : Congestion Table:
RUN-1001 : ---------------------------------------------------------------------------------------------------------------
RUN-1001 :   Direction  |  Avg Congestion  |  Congestion Level  |  Avg LUT Input  |    Congestion Box    |  Critical Ratio(%)  
RUN-1001 : ---------------------------------------------------------------------------------------------------------------
RUN-1001 :     North    |      86.00%      |         1          |     24.61%      |  [52 28] - [53 29]   |       83.75%        
RUN-1001 :     North    |      86.00%      |         1          |     30.08%      |  [53 26] - [54 27]   |       86.25%        
RUN-1001 :     East     |     103.03%      |         0          |     50.00%      |   [5 97] - [5 97]    |        0.00%        
RUN-1001 :     East     |      93.94%      |         0          |     39.06%      |  [76 71] - [76 71]   |        0.00%        
RUN-1001 :     East     |      85.29%      |         0          |     81.25%      |   [2 37] - [2 37]    |        0.00%        
RUN-1001 :     South    |      91.00%      |         1          |     66.02%      |  [9 119] - [10 120]  |        0.00%        
RUN-1001 :     South    |      88.00%      |         1          |     43.36%      |  [74 41] - [75 42]   |       20.27%        
RUN-1001 :     South    |      88.00%      |         1          |     79.30%      |   [72 6] - [73 7]    |        0.00%        
RUN-1001 :     West     |      90.91%      |         0          |     39.06%      |   [69 6] - [69 6]    |        0.00%        
RUN-1001 : ---------------------------------------------------------------------------------------------------------------
PHY-1001 : End update congestion; 1.728761s wall, 0.734375s user + 0.000000s system = 0.734375s CPU (42.5%)

PHY-1001 : Optimize timing.....
PHY-1001 : ===== OPT Iter 1 =====
PHY-1001 : Processed 186 pins with SWNS 0.002ns STNS 0.000ns FEP 0.
PHY-1001 : End OPT Iter 1; 23.958656s wall, 10.625000s user + 0.062500s system = 10.687500s CPU (44.6%)

PHY-1022 : len = 8.54227e+06, over cnt = 31722(0%), over = 33037, worst = 4, crit = 0
PHY-1001 : End optimize timing; 25.210922s wall, 11.343750s user + 0.078125s system = 11.421875s CPU (45.3%)

PHY-0007 : Phase: 4; Congestion: {62.74, 54.08, 49.16, 45.84}; Timing: {0.002ns, 0.000ns, 0}
PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 8.67992e+06, over cnt = 18402(0%), over = 18974, worst = 4, crit = 0
PHY-1001 : End DR Iter 1; 7.714424s wall, 43.031250s user + 0.093750s system = 43.125000s CPU (559.0%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 8.85144e+06, over cnt = 8468(0%), over = 8663, worst = 4, crit = 0
PHY-1001 : End DR Iter 2; 7.418569s wall, 29.281250s user + 0.093750s system = 29.375000s CPU (396.0%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 8.99531e+06, over cnt = 3560(0%), over = 3649, worst = 4, crit = 0
PHY-1001 : End DR Iter 3; 9.756118s wall, 20.046875s user + 0.000000s system = 20.046875s CPU (205.5%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1022 : len = 9.06379e+06, over cnt = 1371(0%), over = 1403, worst = 3, crit = 0
PHY-1001 : End DR Iter 4; 5.272227s wall, 12.718750s user + 0.078125s system = 12.796875s CPU (242.7%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1022 : len = 9.0777e+06, over cnt = 896(0%), over = 923, worst = 3, crit = 0
PHY-1001 : End DR Iter 5; 4.347837s wall, 5.343750s user + 0.000000s system = 5.343750s CPU (122.9%)

PHY-1001 : ===== DR Iter 6 =====
PHY-1022 : len = 9.08424e+06, over cnt = 663(0%), over = 675, worst = 3, crit = 0
PHY-1001 : End DR Iter 6; 3.967076s wall, 3.062500s user + 0.031250s system = 3.093750s CPU (78.0%)

PHY-1001 : ===== DR Iter 7 =====
PHY-1022 : len = 9.0875e+06, over cnt = 388(0%), over = 392, worst = 3, crit = 0
PHY-1001 : End DR Iter 7; 4.137845s wall, 2.796875s user + 0.000000s system = 2.796875s CPU (67.6%)

PHY-1001 : Update congestion.....
PHY-1001 : top1 = 56.79(S71.46, N63.57, E62.26, W59.93, I91.25, O74.59), top5 = 50.37(S61.57, N54.13, E53.25, W50.54, I83.41, O60.40)
PHY-1001 : top10 = 46.66(S56.06, N49.24, E47.90, W45.11, I72.24, O51.63), top15 = 44.05(S52.31, N45.82, E44.11, W41.43, I64.56, O45.70)
RUN-1001 : Congestion Table:
RUN-1001 : --------------------------------------------------------------------------------------------------------------
RUN-1001 :   Direction  |  Avg Congestion  |  Congestion Level  |  Avg LUT Input  |   Congestion Box    |  Critical Ratio(%)  
RUN-1001 : --------------------------------------------------------------------------------------------------------------
RUN-1001 :     South    |      86.49%      |         0          |     65.62%      |  [75 41] - [75 41]  |       24.32%        
RUN-1001 : --------------------------------------------------------------------------------------------------------------
PHY-1001 : End update congestion; 0.047155s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (198.8%)

PHY-1001 : ===== DR Iter 8 =====
PHY-1022 : len = 9.09813e+06, over cnt = 74(0%), over = 74, worst = 1, crit = 0
PHY-1001 : End DR Iter 8; 2.063302s wall, 2.281250s user + 0.015625s system = 2.296875s CPU (111.3%)

PHY-1001 : ==== DR Iter 9 ====
PHY-1022 : len = 9.10006e+06, over cnt = 18(0%), over = 18, worst = 1, crit = 0
PHY-1001 : End DR Iter 9; 0.914867s wall, 0.562500s user + 0.015625s system = 0.578125s CPU (63.2%)

PHY-1001 : ==== DR Iter 10 ====
PHY-1022 : len = 9.0993e+06, over cnt = 7(0%), over = 7, worst = 1, crit = 0
PHY-1001 : End DR Iter 10; 2.659471s wall, 1.953125s user + 0.000000s system = 1.953125s CPU (73.4%)

PHY-1001 : ==== DR Iter 11 ====
PHY-1022 : len = 9.09795e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 11; 0.868018s wall, 0.656250s user + 0.000000s system = 0.656250s CPU (75.6%)

PHY-1001 : ==== DR Iter 12 ====
PHY-1022 : len = 9.09795e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 12; 0.971404s wall, 0.562500s user + 0.000000s system = 0.562500s CPU (57.9%)

PHY-1001 : Update congestion.....
PHY-1001 : top1 = 56.73(S71.39, N63.51, E62.11, W59.86, I91.25, O74.59), top5 = 50.42(S61.53, N54.11, E53.26, W50.60, I83.41, O60.40)
PHY-1001 : top10 = 46.69(S56.05, N49.22, E47.91, W45.19, I72.24, O51.63), top15 = 44.09(S52.32, N45.82, E44.14, W41.51, I64.56, O45.70)
RUN-1001 : Congestion Table:
RUN-1001 : --------------------------------------------------------------------------------------------------------------
RUN-1001 :   Direction  |  Avg Congestion  |  Congestion Level  |  Avg LUT Input  |   Congestion Box    |  Critical Ratio(%)  
RUN-1001 : --------------------------------------------------------------------------------------------------------------
RUN-1001 :     South    |      86.49%      |         0          |     65.62%      |  [75 41] - [75 41]  |       24.32%        
RUN-1001 : --------------------------------------------------------------------------------------------------------------
PHY-1001 : End update congestion; 0.058869s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (79.6%)

PHY-1001 : ===== DR Iter 13 =====
PHY-1022 : len = 9.09802e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 13; 0.584511s wall, 0.375000s user + 0.000000s system = 0.375000s CPU (64.2%)

PHY-1001 : Update congestion.....
PHY-1001 : top1 = 56.74(S71.39, N63.51, E62.09, W59.89, I91.25, O74.59), top5 = 50.42(S61.53, N54.11, E53.26, W50.60, I83.41, O60.40)
PHY-1001 : top10 = 46.69(S56.05, N49.22, E47.91, W45.20, I72.24, O51.63), top15 = 44.09(S52.32, N45.82, E44.14, W41.52, I64.56, O45.70)
RUN-1001 : Congestion Table:
RUN-1001 : --------------------------------------------------------------------------------------------------------------
RUN-1001 :   Direction  |  Avg Congestion  |  Congestion Level  |  Avg LUT Input  |   Congestion Box    |  Critical Ratio(%)  
RUN-1001 : --------------------------------------------------------------------------------------------------------------
RUN-1001 :     South    |      86.49%      |         0          |     65.62%      |  [75 41] - [75 41]  |       24.32%        
RUN-1001 : --------------------------------------------------------------------------------------------------------------
PHY-1001 : End update congestion; 0.052069s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (90.0%)

PHY-1001 : Update timing.....
PHY-1001 : 176/50423(0%) critical/total net(s).
RUN-1001 : --------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)  |  FEP  
RUN-1001 : --------------------------------------
RUN-1001 :   Setup  |  -0.505   |  -6.397   |  39   
RUN-1001 :   Hold   |  -0.213   |  -1.581   |  20   
RUN-1001 : --------------------------------------
PHY-1001 : End update timing; 4.128570s wall, 2.828125s user + 0.000000s system = 2.828125s CPU (68.5%)

PHY-1001 : Commit to database.....
PHY-1001 : End commit to database; 0.991436s wall, 0.625000s user + 0.000000s system = 0.625000s CPU (63.0%)

PHY-1001 : Current memory(MB): used = 5403, reserve = 5584, peak = 5403.
PHY-1001 : End phase 4; 84.508639s wall, 139.250000s user + 0.437500s system = 139.687500s CPU (165.3%)

PHY-1001 : ===== Detail Route Phase 5 =====
PHY-1001 : Update congestion.....
PHY-1001 : top1 = 56.74(S71.39, N63.51, E62.09, W59.89, I91.25, O74.59), top5 = 50.42(S61.53, N54.11, E53.26, W50.60, I83.41, O60.40)
PHY-1001 : top10 = 46.69(S56.05, N49.22, E47.91, W45.20, I72.24, O51.63), top15 = 44.09(S52.32, N45.82, E44.14, W41.52, I64.56, O45.70)
PHY-1001 : End update congestion; 0.044786s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (69.8%)

PHY-1001 : Optimize timing.....
PHY-1001 : ===== OPT Iter 1 =====
PHY-1001 : Processed 36 pins with SWNS 0.010ns STNS 0.000ns FEP 0.
PHY-1001 : End OPT Iter 1; 5.831058s wall, 3.906250s user + 0.000000s system = 3.906250s CPU (67.0%)

PHY-1022 : len = 9.1072e+06, over cnt = 37(0%), over = 37, worst = 1, crit = 0
PHY-1001 : End optimize timing; 7.030965s wall, 4.843750s user + 0.000000s system = 4.843750s CPU (68.9%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 9.10784e+06, over cnt = 16(0%), over = 16, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.612419s wall, 0.531250s user + 0.000000s system = 0.531250s CPU (86.7%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 9.1079e+06, over cnt = 7(0%), over = 7, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.653439s wall, 0.562500s user + 0.000000s system = 0.562500s CPU (86.1%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 9.10762e+06, over cnt = 4(0%), over = 4, worst = 1, crit = 0
PHY-1001 : End DR Iter 3; 0.588673s wall, 0.312500s user + 0.000000s system = 0.312500s CPU (53.1%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1022 : len = 9.10752e+06, over cnt = 2(0%), over = 2, worst = 1, crit = 0
PHY-1001 : End DR Iter 4; 0.586876s wall, 0.390625s user + 0.000000s system = 0.390625s CPU (66.6%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1022 : len = 9.10755e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 5; 0.659892s wall, 0.562500s user + 0.000000s system = 0.562500s CPU (85.2%)

PHY-1001 : Update timing.....
PHY-1001 : 37/50423(0%) critical/total net(s).
RUN-1001 : --------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)  |  FEP  
RUN-1001 : --------------------------------------
RUN-1001 :   Setup  |  -0.548   |  -1.328   |   3   
RUN-1001 :   Hold   |  -0.213   |  -1.581   |  20   
RUN-1001 : --------------------------------------
PHY-1001 : End update timing; 1.334618s wall, 0.562500s user + 0.000000s system = 0.562500s CPU (42.1%)

PHY-1001 : Current memory(MB): used = 5407, reserve = 5588, peak = 5407.
PHY-1001 : End phase 5; 11.938030s wall, 8.125000s user + 0.015625s system = 8.140625s CPU (68.2%)

PHY-1001 : ===== Detail Route Phase 6 =====
PHY-1001 : Update congestion.....
PHY-1001 : top1 = 56.75(S71.37, N63.51, E62.09, W59.89, I91.25, O74.59), top5 = 50.44(S61.55, N54.11, E53.26, W50.62, I83.41, O60.40)
PHY-1001 : top10 = 46.70(S56.07, N49.22, E47.92, W45.21, I72.24, O51.63), top15 = 44.10(S52.33, N45.82, E44.15, W41.53, I64.56, O45.70)
PHY-1001 : End update congestion; 0.043488s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (179.6%)

PHY-1001 : Optimize timing.....
PHY-1001 : ===== OPT Iter 1 =====
PHY-1001 : Processed 2 pins with SWNS 0.010ns STNS 0.000ns FEP 0.
PHY-1001 : End OPT Iter 1; 1.121111s wall, 0.343750s user + 0.000000s system = 0.343750s CPU (30.7%)

PHY-1022 : len = 9.10794e+06, over cnt = 3(0%), over = 3, worst = 1, crit = 0
PHY-1001 : End optimize timing; 2.471779s wall, 0.843750s user + 0.000000s system = 0.843750s CPU (34.1%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 9.10794e+06, over cnt = 2(0%), over = 2, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.580883s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (45.7%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 9.10797e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 2; 0.594149s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (26.3%)

PHY-1001 : Update timing.....
PHY-1001 : 0/50423(0%) critical/total net(s).
RUN-1001 : --------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)  |  FEP  
RUN-1001 : --------------------------------------
RUN-1001 :   Setup  |   0.003   |   0.000   |   0   
RUN-1001 :   Hold   |  -0.213   |  -1.581   |  20   
RUN-1001 : --------------------------------------
PHY-1001 : End update timing; 3.952693s wall, 1.203125s user + 0.000000s system = 1.203125s CPU (30.4%)

PHY-1001 : Commit to database.....
PHY-1001 : End commit to database; 0.047099s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (33.2%)

PHY-1001 : Current memory(MB): used = 5407, reserve = 5588, peak = 5407.
PHY-1001 : End phase 6; 7.985668s wall, 2.703125s user + 0.000000s system = 2.703125s CPU (33.8%)

PHY-1003 : Routed, final wirelength = 9.10797e+06
RUN-1001 : Clock region assignment statistics:
RUN-1001 : Clock Region s_0_l [0,0][38,39]; Utilization: 6 out of 12
RUN-1001 : ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :   Bank  |                                                    Assigned Clock                                                     |                                                      Route Clock                                                      |  Note  |  Regional Fanouts  
RUN-1001 : ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :    0    |                                    u_uifdma_axi_ddr/u_ddr_phy/u_clk/hctrl_clk_bufg                                    |                                    u_uifdma_axi_ddr/u_ddr_phy/u_clk/hctrl_clk_bufg                                    |        |        712         
RUN-1001 :    1    |  u_isp_top/u_isp_1bit_erosion2/u_VIP_Matrix_Generate_3X3_1bit/u_Line_Shift_RAM_1Bit/u_blk_mem_gen_1bit2/clkb_syn_780  |  u_isp_top/u_isp_1bit_erosion2/u_VIP_Matrix_Generate_3X3_1bit/u_Line_Shift_RAM_1Bit/u_blk_mem_gen_1bit2/clkb_syn_780  |        |        1060        
RUN-1001 :    2    |                                  u_soft_ps_wrapper/SoC_Demo/TCM0/RAM_CORE/clkb_syn_1                                  |                                  u_soft_ps_wrapper/SoC_Demo/TCM0/RAM_CORE/clkb_syn_1                                  |        |         6          
RUN-1001 :    3    |                                      u_uifdma_axi_ddr/u_ddr_phy/apb_clk_o_syn_12                                      |                                      u_uifdma_axi_ddr/u_ddr_phy/apb_clk_o_syn_12                                      |        |         4          
RUN-1001 :    4    |                                                  S_hs_rx_clk1_syn_5                                                   |                                                  S_hs_rx_clk1_syn_5                                                   |        |        535         
RUN-1001 :    5    |                           u_hdmi_tx/u_hdmi2phy_wrapper/u0_lane_lvds_10_1/I_serial_clk_syn_1                           |                           u_hdmi_tx/u_hdmi2phy_wrapper/u0_lane_lvds_10_1/I_serial_clk_syn_1                           |        |         30         
RUN-1001 : ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 : Clock Region s_0_r [39,0][81,39]; Utilization: 6 out of 12
RUN-1001 : ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :   Bank  |                                                    Assigned Clock                                                     |                                                      Route Clock                                                      |  Note  |  Regional Fanouts  
RUN-1001 : ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :    0    |  u_isp_top/u_isp_1bit_erosion2/u_VIP_Matrix_Generate_3X3_1bit/u_Line_Shift_RAM_1Bit/u_blk_mem_gen_1bit2/clkb_syn_780  |                                    u_uifdma_axi_ddr/u_ddr_phy/u_clk/hctrl_clk_bufg                                    |   *    |        449         
RUN-1001 :    1    |                                      u_uifdma_axi_ddr/u_ddr_phy/apb_clk_o_syn_12                                      |                                                  x81y19_clk_auto_gnd                                                  |   *    |        638         
RUN-1001 :    2    |                                   u_uifdma_axi_ddr/u_ddr_phy/u_clk/u_pll1/clk0_out                                    |                                   u_uifdma_axi_ddr/u_ddr_phy/u_clk/u_pll1/clk0_out                                    |        |         1          
RUN-1001 :    3    |                                                                                                                       |                                      u_uifdma_axi_ddr/u_ddr_phy/apb_clk_o_syn_12                                      |   *    |         0          
RUN-1001 :    10   |                                                                                                                       |  u_isp_top/u_isp_1bit_erosion2/u_VIP_Matrix_Generate_3X3_1bit/u_Line_Shift_RAM_1Bit/u_blk_mem_gen_1bit2/clkb_syn_780  |   *    |         0          
RUN-1001 :    11   |                                    u_uifdma_axi_ddr/u_ddr_phy/u_clk/hctrl_clk_bufg                                    |                                    u_uifdma_axi_ddr/u_ddr_phy/u_clk/hctrl_clk_bufg                                    |        |         5          
RUN-1001 : ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 : Clock Region s_1_l [0,40][38,79]; Utilization: 7 out of 12
RUN-1001 : ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :   Bank  |                                                    Assigned Clock                                                     |                                                      Route Clock                                                      |  Note  |  Regional Fanouts  
RUN-1001 : ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :    0    |                                    u_uifdma_axi_ddr/u_ddr_phy/u_clk/hctrl_clk_bufg                                    |                                    u_uifdma_axi_ddr/u_ddr_phy/u_clk/hctrl_clk_bufg                                    |        |        1074        
RUN-1001 :    1    |  u_isp_top/u_isp_1bit_erosion2/u_VIP_Matrix_Generate_3X3_1bit/u_Line_Shift_RAM_1Bit/u_blk_mem_gen_1bit2/clkb_syn_780  |                                                  x0y59_clk_auto_gnd                                                   |   *    |        815         
RUN-1001 :    2    |                                  u_soft_ps_wrapper/SoC_Demo/TCM0/RAM_CORE/clkb_syn_1                                  |                                  u_soft_ps_wrapper/SoC_Demo/TCM0/RAM_CORE/clkb_syn_1                                  |        |         39         
RUN-1001 :    3    |                                                  S_hs_rx_clk1_syn_5                                                   |                                                  S_hs_rx_clk1_syn_5                                                   |        |         2          
RUN-1001 :    4    |                                         u_write_register/rd_state[4]_syn_127                                          |                                         u_write_register/rd_state[4]_syn_127                                          |        |         3          
RUN-1001 :    5    |                                                O_sc2210_clk_27m_dup_1                                                 |                                                O_sc2210_clk_27m_dup_1                                                 |        |         1          
RUN-1001 :    10   |                                                                                                                       |  u_isp_top/u_isp_1bit_erosion2/u_VIP_Matrix_Generate_3X3_1bit/u_Line_Shift_RAM_1Bit/u_blk_mem_gen_1bit2/clkb_syn_780  |   *    |         0          
RUN-1001 : ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 : Clock Region s_1_r [39,40][81,79]; Utilization: 5 out of 12
RUN-1001 : ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :   Bank  |                                                    Assigned Clock                                                     |                                                      Route Clock                                                      |  Note  |  Regional Fanouts  
RUN-1001 : ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :    0    |  u_isp_top/u_isp_1bit_erosion2/u_VIP_Matrix_Generate_3X3_1bit/u_Line_Shift_RAM_1Bit/u_blk_mem_gen_1bit2/clkb_syn_780  |                                    u_uifdma_axi_ddr/u_ddr_phy/u_clk/hctrl_clk_bufg                                    |   *    |        496         
RUN-1001 :    1    |                                      u_uifdma_axi_ddr/u_ddr_phy/apb_clk_o_syn_12                                      |  u_isp_top/u_isp_1bit_erosion2/u_VIP_Matrix_Generate_3X3_1bit/u_Line_Shift_RAM_1Bit/u_blk_mem_gen_1bit2/clkb_syn_780  |   *    |         9          
RUN-1001 :    4    |                                                                                                                       |                                                  I_sys_clk_25m_dup_1                                                  |   *    |         0          
RUN-1001 :    10   |                                                                                                                       |                                      u_uifdma_axi_ddr/u_ddr_phy/apb_clk_o_syn_12                                      |   *    |         0          
RUN-1001 :    11   |                                    u_uifdma_axi_ddr/u_ddr_phy/u_clk/hctrl_clk_bufg                                    |                                    u_uifdma_axi_ddr/u_ddr_phy/u_clk/hctrl_clk_bufg                                    |        |        1008        
RUN-1001 : ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 : Clock Region s_2_l [0,80][38,119]; Utilization: 5 out of 12
RUN-1001 : ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :   Bank  |                                                    Assigned Clock                                                     |                                                      Route Clock                                                      |  Note  |  Regional Fanouts  
RUN-1001 : ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :    0    |                                    u_uifdma_axi_ddr/u_ddr_phy/u_clk/hctrl_clk_bufg                                    |                                    u_uifdma_axi_ddr/u_ddr_phy/u_clk/hctrl_clk_bufg                                    |        |        282         
RUN-1001 :    1    |  u_isp_top/u_isp_1bit_erosion2/u_VIP_Matrix_Generate_3X3_1bit/u_Line_Shift_RAM_1Bit/u_blk_mem_gen_1bit2/clkb_syn_780  |  u_isp_top/u_isp_1bit_erosion2/u_VIP_Matrix_Generate_3X3_1bit/u_Line_Shift_RAM_1Bit/u_blk_mem_gen_1bit2/clkb_syn_780  |        |        586         
RUN-1001 :    2    |                                  u_soft_ps_wrapper/SoC_Demo/TCM0/RAM_CORE/clkb_syn_1                                  |                                  u_soft_ps_wrapper/SoC_Demo/TCM0/RAM_CORE/clkb_syn_1                                  |        |        1293        
RUN-1001 :    3    |                                                 I_mcu_jtag_tck_syn_3                                                  |                                                 I_mcu_jtag_tck_syn_3                                                  |        |         35         
RUN-1001 :    4    |                                   u_uifdma_axi_ddr/u_ddr_phy/u_clk/u_pll1/clk0_out                                    |                                                                                                                       |   *    |         1          
RUN-1001 : ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 : Clock Region s_2_r [39,80][71,119]; Utilization: 2 out of 12
RUN-1001 : ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :   Bank  |                                                    Assigned Clock                                                     |                                                      Route Clock                                                      |  Note  |  Regional Fanouts  
RUN-1001 : ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :    0    |                                    u_uifdma_axi_ddr/u_ddr_phy/u_clk/hctrl_clk_bufg                                    |                                    u_uifdma_axi_ddr/u_ddr_phy/u_clk/hctrl_clk_bufg                                    |        |        1899        
RUN-1001 :    1    |  u_isp_top/u_isp_1bit_erosion2/u_VIP_Matrix_Generate_3X3_1bit/u_Line_Shift_RAM_1Bit/u_blk_mem_gen_1bit2/clkb_syn_780  |  u_isp_top/u_isp_1bit_erosion2/u_VIP_Matrix_Generate_3X3_1bit/u_Line_Shift_RAM_1Bit/u_blk_mem_gen_1bit2/clkb_syn_780  |        |        457         
RUN-1001 : ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 : Clock Region s_3_l [0,120][38,159]; Utilization: 3 out of 12
RUN-1001 : ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :   Bank  |                                                    Assigned Clock                                                     |                                                      Route Clock                                                      |  Note  |  Regional Fanouts  
RUN-1001 : ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :    0    |  u_isp_top/u_isp_1bit_erosion2/u_VIP_Matrix_Generate_3X3_1bit/u_Line_Shift_RAM_1Bit/u_blk_mem_gen_1bit2/clkb_syn_780  |  u_isp_top/u_isp_1bit_erosion2/u_VIP_Matrix_Generate_3X3_1bit/u_Line_Shift_RAM_1Bit/u_blk_mem_gen_1bit2/clkb_syn_780  |        |        107         
RUN-1001 :    1    |                                  u_soft_ps_wrapper/SoC_Demo/TCM0/RAM_CORE/clkb_syn_1                                  |                                  u_soft_ps_wrapper/SoC_Demo/TCM0/RAM_CORE/clkb_syn_1                                  |        |        113         
RUN-1001 :    2    |                                                 I_mcu_jtag_tck_syn_3                                                  |                                                 I_mcu_jtag_tck_syn_3                                                  |        |         15         
RUN-1001 : ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 : Clock Region s_3_r [39,120][71,159]; Utilization: 1 out of 12
RUN-1001 : ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :   Bank  |                                                    Assigned Clock                                                     |                                                      Route Clock                                                      |  Note  |  Regional Fanouts  
RUN-1001 : ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :    0    |  u_isp_top/u_isp_1bit_erosion2/u_VIP_Matrix_Generate_3X3_1bit/u_Line_Shift_RAM_1Bit/u_blk_mem_gen_1bit2/clkb_syn_780  |  u_isp_top/u_isp_1bit_erosion2/u_VIP_Matrix_Generate_3X3_1bit/u_Line_Shift_RAM_1Bit/u_blk_mem_gen_1bit2/clkb_syn_780  |        |         72         
RUN-1001 : ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PHY-1001 : Current memory(MB): used = 5416, reserve = 5597, peak = 5416.
PHY-1001 : End export database. 0.334054s wall, 0.078125s user + 0.015625s system = 0.093750s CPU (28.1%)

PHY-1001 : End detail routing;  174.379128s wall, 322.187500s user + 1.578125s system = 323.765625s CPU (185.7%)

RUN-1003 : finish command "route" in  196.644137s wall, 339.203125s user + 1.921875s system = 341.125000s CPU (173.5%)

RUN-1004 : used memory is 5065 MB, reserved memory is 5243 MB, peak memory is 5416 MB
RUN-1002 : start command "report_area -io_info -file Verimake_camerasc2210_mipi_ddr_hdmi_phy.area"
SYN-4034 : The count of slices with lut is 16475.
SYN-4035 : The count of slices with lut+ripple is 1944.
RUN-1001 : standard
***Report Model: design_top_wrapper Device: PH1A90SBG484***

Design Statistics
#IO                        22
  #input                    6
  #output                  13
  #inout                    3
#lut6                   18851   out of  64320   29.31%
#reg                    28864
  #slice reg            28860   out of 128640   22.43%
  #pad reg                  4

Utilization Statistics
#slice                  25001   out of  64320   38.87%
  #used ram              2376
    #dram                2344
    #shifter               32
  #used logic           22625
    #with luts          16475
    #with adder          1944
    #reg only            4206
#feedthrough             9515
#f7mux                    160   out of  32160    0.50%
#f8mux                     80   out of  16080    0.50%
#dsp                       14   out of    240    5.83%
#eram                     113   out of    272   41.54%
  #eram20k                113
  #fifo20k                  0
#pad                       92   out of    260   35.38%
#pll                        3   out of     12   25.00%
#pcie                       0   out of      1    0.00%
#serdes                     0   out of      2    0.00%
#ddr_cal                    1   out of      2   50.00%
#ddr_bank                   2   out of      3   66.67%
#gclk                      10   out of     32   31.25%
#lclk                       0   out of     32    0.00%
#mlclk                      2   out of     16   12.50%
#ioclk                      4   out of     24   16.67%

Clock Resource Statistics
Index     ClockNet                                                                                                       Type                  DriverType         Driver                                                                                               ClockFanout
#1        u_uifdma_axi_ddr/u_ddr_phy/u_clk/hctrl_clk_bufg                                                                UserSector            gclk               u_uifdma_axi_ddr/u_ddr_phy/u_clk/bufg_hctrlclk.clkout                                                9991
#2        u_uifdma_axi_ddr/u_ddr_phy/u_clk/u_pll1/clk0_out                                                               UserGclk              gclk               u_uifdma_axi_ddr/u_ddr_phy/u_clk/u_pll1/bufg_feedback.clkout                                         8992
#3        u_isp_top/u_isp_1bit_erosion2/u_VIP_Matrix_Generate_3X3_1bit/u_Line_Shift_RAM_1Bit/u_blk_mem_gen_1bit2/clkb    InferredGclk          pll                U_PLL/pll_inst.clkc3                                                                                 4042
#4        u_soft_ps_wrapper/SoC_Demo/TCM0/RAM_CORE/clkb                                                                  InferredGclk          pll                U_PLL/pll_inst.clkc2                                                                                 1451
#5        u_uifdma_axi_ddr/u_ddr_phy/apb_clk_o                                                                           InferredGclk          pll                u_uifdma_axi_ddr/u_ddr_phy/u_clk/u_pll0/pll_inst.clkc3                                               640
#6        S_hs_rx_clk1                                                                                                   InferredGclk          mipiio             u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/u_PH1_PHY_MIPIIO.hsrx_byteclk_to_fabric    536
#7        I_mcu_jtag_tck_dup_1                                                                                           InferredGclk          io                 I_mcu_jtag_tck_syn_2.di                                                                              50
#8        u_hdmi_tx/u_hdmi2phy_wrapper/u0_lane_lvds_10_1/I_serial_clk                                                    InferredGclk          pll                U_PLL/pll_inst.clkc4                                                                                 30
#9        u_write_register/rd_state[4]_syn_18                                                                            InferredGclk          lslice             u_message_hdmi1/data_req_sdram_reg_syn_7.ofb                                                         3
#10       u_uifdma_axi_ddr/u_ddr_phy/u_clk/clkc1                                                                         UserMulti-Regional    pll                u_uifdma_axi_ddr/u_ddr_phy/u_clk/u_pll0/pll_inst.clkc1                                               2
#11       u_uifdma_axi_ddr/u_ddr_phy/u_clk/clkc2                                                                         UserMulti-Regional    pll                u_uifdma_axi_ddr/u_ddr_phy/u_clk/u_pll0/pll_inst.clkc2                                               2
#12       u_uifdma_axi_ddr/u_ddr_phy/u_clk/u_pll1/clk0_buf                                                               UserGclk              pll                u_uifdma_axi_ddr/u_ddr_phy/u_clk/u_pll1/pll_inst.clkc0                                               2
#13       U_PLL/clk0_buf                                                                                                 UserGclk              pll                U_PLL/pll_inst.clkc0                                                                                 0
#14       u_uifdma_axi_ddr/u_ddr_phy/u_clk/pll0_ddr_clk                                                                  UserRegional          mlclk              u_uifdma_axi_ddr/u_ddr_phy/u_clk/u_mlclk1.clkout                                                     0
#15       u_uifdma_axi_ddr/u_ddr_phy/u_clk/pll0_phy_clk                                                                  UserRegional          mlclk              u_uifdma_axi_ddr/u_ddr_phy/u_clk/u_mlclk0.clkout                                                     0


Detailed IO Report

        Name           Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
      I_key_in           INPUT         K4        LVCMOS18          N/A          PULLUP      NONE    
   I_mcu_jtag_tck        INPUT        R18        LVCMOS33          N/A          PULLUP      NONE    
   I_mcu_jtag_tdi        INPUT        R19        LVCMOS33          N/A          PULLUP      NONE    
   I_mcu_jtag_tms        INPUT        P20        LVCMOS33          N/A          PULLUP      NONE    
    I_mcu_uart_rx        INPUT        M16        LVCMOS33          N/A          PULLUP      NONE    
    I_sys_clk_25m        INPUT        N18        LVCMOS33          N/A          PULLUP      NONE    
    O_hdmi_clk_p        OUTPUT        V17         LVDS25           N/A           NONE      ODDRX1   
   O_hdmi_clk_p(n)      OUTPUT        W17         LVDS25           N/A           NONE      ODDRX1   
   O_hdmi_tx_p[2]       OUTPUT        T13         LVDS25           N/A           NONE      ODDRX1   
  O_hdmi_tx_p[2](n)     OUTPUT        U13         LVDS25           N/A           NONE      ODDRX1   
   O_hdmi_tx_p[1]       OUTPUT        Y12         LVDS25           N/A           NONE      ODDRX1   
  O_hdmi_tx_p[1](n)     OUTPUT        W13         LVDS25           N/A           NONE      ODDRX1   
   O_hdmi_tx_p[0]       OUTPUT        V13         LVDS25           N/A           NONE      ODDRX1   
  O_hdmi_tx_p[0](n)     OUTPUT        V14         LVDS25           N/A           NONE      ODDRX1   
   O_mcu_jtag_tdo       OUTPUT        P19        LVCMOS33           8            NONE       NONE    
    O_mcu_uart_tx       OUTPUT        R22        LVCMOS33           8            NONE       NONE    
  O_sc2210_clk_27m      OUTPUT        K22        LVCMOS33           8            NONE       NONE    
   O_sc2210_rst_n       OUTPUT        L21        LVCMOS33           8            NONE       NONE    
       fan_pwm          OUTPUT        D12        LVCMOS18           8            NONE       NONE    
       IO_led            INOUT         T6        LVCMOS18           8           PULLUP      NONE    
    IO_sc2210_scl        INOUT        M18        LVCMOS33           8           PULLUP      NONE    
    IO_sc2210_sda        INOUT        N22        LVCMOS33           8           PULLUP      NONE    

Report Hierarchy Area:
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|Instance                                         |Module                                   |lut     |ripple  |seq     |eram    |dsp     |dram    |shifter |f7mux   |f8mux   |pll     |serdes  |pcie    |ddr     |
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|top                                              |design_top_wrapper                       |18851   |1944    |28864   |113     |14      |2344    |32      |160     |80      |3       |0       |0       |1       |
|  U_PLL                                          |PLL                                      |0       |0       |0       |0       |0       |0       |0       |0       |0       |1       |0       |0       |0       |
|  axi_write1                                     |axi_wr                                   |89      |50      |155     |7       |0       |0       |0       |0       |0       |0       |0       |0       |0       |
|    fs_cap_W0                                    |fs_cap                                   |3       |0       |5       |0       |0       |0       |0       |0       |0       |0       |0       |0       |0       |
|    u_wfifo                                      |wfifo1                                   |41      |16      |93      |7       |0       |0       |0       |0       |0       |0       |0       |0       |0       |
|      ram_inst                                   |ram_infer_wfifo1                         |0       |0       |0       |7       |0       |0       |0       |0       |0       |0       |0       |0       |0       |
|      rd_to_wr_cross_inst                        |fifo_cross_domain_addr_process_al_wfifo1 |7       |0       |24      |0       |0       |0       |0       |0       |0       |0       |0       |0       |0       |
|      wr_to_rd_cross_inst                        |fifo_cross_domain_addr_process_al_wfifo1 |18      |0       |44      |0       |0       |0       |0       |0       |0       |0       |0       |0       |0       |
|  axi_write2                                     |axi_wr                                   |84      |49      |153     |7       |0       |0       |0       |0       |0       |0       |0       |0       |0       |
|    fs_cap_W0                                    |fs_cap                                   |3       |0       |5       |0       |0       |0       |0       |0       |0       |0       |0       |0       |0       |
|    u_wfifo                                      |wfifo1                                   |40      |16      |94      |7       |0       |0       |0       |0       |0       |0       |0       |0       |0       |
|      ram_inst                                   |ram_infer_wfifo1                         |0       |0       |0       |7       |0       |0       |0       |0       |0       |0       |0       |0       |0       |
|      rd_to_wr_cross_inst                        |fifo_cross_domain_addr_process_al_wfifo1 |8       |0       |31      |0       |0       |0       |0       |0       |0       |0       |0       |0       |0       |
|      wr_to_rd_cross_inst                        |fifo_cross_domain_addr_process_al_wfifo1 |17      |0       |38      |0       |0       |0       |0       |0       |0       |0       |0       |0       |0       |
|  axi_write3                                     |axi_wr                                   |95      |50      |158     |7       |0       |0       |0       |0       |0       |0       |0       |0       |0       |
|    fs_cap_W0                                    |fs_cap                                   |2       |0       |4       |0       |0       |0       |0       |0       |0       |0       |0       |0       |0       |
|    u_wfifo                                      |wfifo1                                   |40      |16      |94      |7       |0       |0       |0       |0       |0       |0       |0       |0       |0       |
|      ram_inst                                   |ram_infer_wfifo1                         |0       |0       |0       |7       |0       |0       |0       |0       |0       |0       |0       |0       |0       |
|      rd_to_wr_cross_inst                        |fifo_cross_domain_addr_process_al_wfifo1 |11      |0       |32      |0       |0       |0       |0       |0       |0       |0       |0       |0       |0       |
|      wr_to_rd_cross_inst                        |fifo_cross_domain_addr_process_al_wfifo1 |14      |0       |35      |0       |0       |0       |0       |0       |0       |0       |0       |0       |0       |
|  axi_write4                                     |axi_wr                                   |92      |49      |158     |7       |0       |0       |0       |0       |0       |0       |0       |0       |0       |
|    fs_cap_W0                                    |fs_cap                                   |4       |0       |6       |0       |0       |0       |0       |0       |0       |0       |0       |0       |0       |
|    u_wfifo                                      |wfifo1                                   |40      |16      |94      |7       |0       |0       |0       |0       |0       |0       |0       |0       |0       |
|      ram_inst                                   |ram_infer_wfifo1                         |0       |0       |0       |7       |0       |0       |0       |0       |0       |0       |0       |0       |0       |
|      rd_to_wr_cross_inst                        |fifo_cross_domain_addr_process_al_wfifo1 |11      |0       |33      |0       |0       |0       |0       |0       |0       |0       |0       |0       |0       |
|      wr_to_rd_cross_inst                        |fifo_cross_domain_addr_process_al_wfifo1 |12      |0       |36      |0       |0       |0       |0       |0       |0       |0       |0       |0       |0       |
|  u_apd_to_register                              |apd_to_register                          |197     |0       |426     |0       |0       |0       |0       |0       |0       |0       |0       |0       |0       |
|  u_awb1                                         |awb                                      |270     |87      |672     |0       |2       |0       |0       |0       |0       |0       |0       |0       |0       |
|    u_div_u42_u30_b                              |div_u42_u30                              |115     |0       |245     |0       |0       |0       |0       |0       |0       |0       |0       |0       |0       |
|    u_div_u42_u30_r                              |div_u42_u30                              |78      |0       |174     |0       |0       |0       |0       |0       |0       |0       |0       |0       |0       |
|  u_axi_rd1                                      |axi_rd1                                  |216     |153     |541     |7       |1       |0       |0       |32      |16      |0       |0       |0       |0       |
|    fs_cap_R0                                    |fs_cap                                   |3       |0       |3       |0       |0       |0       |0       |0       |0       |0       |0       |0       |0       |
|    u_rfifo                                      |rfifo1                                   |38      |16      |85      |7       |0       |0       |0       |0       |0       |0       |0       |0       |0       |
|      ram_inst                                   |ram_infer_rfifo1                         |0       |0       |0       |7       |0       |0       |0       |0       |0       |0       |0       |0       |0       |
|      rd_to_wr_cross_inst                        |fifo_cross_domain_addr_process_al_rfifo1 |9       |0       |30      |0       |0       |0       |0       |0       |0       |0       |0       |0       |0       |
|      wr_to_rd_cross_inst                        |fifo_cross_domain_addr_process_al_rfifo1 |14      |0       |34      |0       |0       |0       |0       |0       |0       |0       |0       |0       |0       |
|  u_axi_rd2                                      |axi_rgb                                  |239     |44      |464     |7       |1       |0       |0       |32      |16      |0       |0       |0       |0       |
|    u_rfifo                                      |rfifo1                                   |31      |16      |85      |7       |0       |0       |0       |0       |0       |0       |0       |0       |0       |
|      ram_inst                                   |ram_infer_rfifo1                         |0       |0       |0       |7       |0       |0       |0       |0       |0       |0       |0       |0       |0       |
|      rd_to_wr_cross_inst                        |fifo_cross_domain_addr_process_al_rfifo1 |7       |0       |29      |0       |0       |0       |0       |0       |0       |0       |0       |0       |0       |
|      wr_to_rd_cross_inst                        |fifo_cross_domain_addr_process_al_rfifo1 |13      |0       |33      |0       |0       |0       |0       |0       |0       |0       |0       |0       |0       |
|  u_axi_rd3                                      |axi_rd1                                  |181     |62      |440     |7       |1       |0       |0       |32      |16      |0       |0       |0       |0       |
|    fs_cap_R0                                    |fs_cap                                   |3       |0       |4       |0       |0       |0       |0       |0       |0       |0       |0       |0       |0       |
|    u_rfifo                                      |rfifo1                                   |35      |16      |84      |7       |0       |0       |0       |0       |0       |0       |0       |0       |0       |
|      ram_inst                                   |ram_infer_rfifo1                         |0       |0       |0       |7       |0       |0       |0       |0       |0       |0       |0       |0       |0       |
|      rd_to_wr_cross_inst                        |fifo_cross_domain_addr_process_al_rfifo1 |10      |0       |28      |0       |0       |0       |0       |0       |0       |0       |0       |0       |0       |
|      wr_to_rd_cross_inst                        |fifo_cross_domain_addr_process_al_rfifo1 |12      |0       |34      |0       |0       |0       |0       |0       |0       |0       |0       |0       |0       |
|  u_axi_rd4                                      |axi_rgb                                  |188     |44      |447     |7       |1       |0       |0       |32      |16      |0       |0       |0       |0       |
|    u_rfifo                                      |rfifo1                                   |37      |16      |85      |7       |0       |0       |0       |0       |0       |0       |0       |0       |0       |
|      ram_inst                                   |ram_infer_rfifo1                         |0       |0       |0       |7       |0       |0       |0       |0       |0       |0       |0       |0       |0       |
|      rd_to_wr_cross_inst                        |fifo_cross_domain_addr_process_al_rfifo1 |7       |0       |26      |0       |0       |0       |0       |0       |0       |0       |0       |0       |0       |
|      wr_to_rd_cross_inst                        |fifo_cross_domain_addr_process_al_rfifo1 |16      |0       |38      |0       |0       |0       |0       |0       |0       |0       |0       |0       |0       |
|  u_axi_rd5                                      |axi_rd1                                  |198     |62      |458     |7       |1       |0       |0       |32      |16      |0       |0       |0       |0       |
|    u_rfifo                                      |rfifo1                                   |37      |16      |85      |7       |0       |0       |0       |0       |0       |0       |0       |0       |0       |
|      ram_inst                                   |ram_infer_rfifo1                         |1       |0       |0       |7       |0       |0       |0       |0       |0       |0       |0       |0       |0       |
|      rd_to_wr_cross_inst                        |fifo_cross_domain_addr_process_al_rfifo1 |10      |0       |27      |0       |0       |0       |0       |0       |0       |0       |0       |0       |0       |
|      wr_to_rd_cross_inst                        |fifo_cross_domain_addr_process_al_rfifo1 |12      |0       |36      |0       |0       |0       |0       |0       |0       |0       |0       |0       |0       |
|  u_cam_syn                                      |cam_syn                                  |23      |0       |66      |0       |0       |0       |8       |0       |0       |0       |0       |0       |0       |
|  u_csi_unpacket1                                |csi_unpacket                             |38      |63      |131     |0       |0       |0       |0       |0       |0       |0       |0       |0       |0       |
|  u_csi_unpacket2                                |csi_unpacket                             |26      |63      |125     |0       |0       |0       |0       |0       |0       |0       |0       |0       |0       |
|  u_delay2                                       |delay                                    |3       |0       |35      |0       |0       |0       |0       |0       |0       |0       |0       |0       |0       |
|  u_delay4                                       |delay                                    |15      |0       |41      |0       |0       |0       |0       |0       |0       |0       |0       |0       |0       |
|  u_delay5                                       |delay                                    |6       |0       |51      |0       |0       |0       |0       |0       |0       |0       |0       |0       |0       |
|  u_div1                                         |div                                      |65      |27      |122     |0       |0       |0       |0       |0       |0       |0       |0       |0       |0       |
|  u_div2                                         |div                                      |46      |27      |116     |0       |0       |0       |0       |0       |0       |0       |0       |0       |0       |
|  u_hdmi_tx                                      |hdmi_tx                                  |405     |28      |985     |4       |0       |0       |0       |0       |0       |0       |0       |0       |0       |
|    u_hdmi2phy_wrapper                           |hdmi_phy_wrapper                         |24      |0       |44      |0       |0       |0       |0       |0       |0       |0       |0       |0       |0       |
|      u0_lane_lvds_10_1                          |lane_lvds_10_1                           |9       |0       |16      |0       |0       |0       |0       |0       |0       |0       |0       |0       |0       |
|      u1_lane_lvds_10_1                          |lane_lvds_10_1                           |7       |0       |14      |0       |0       |0       |0       |0       |0       |0       |0       |0       |0       |
|      u2_lane_lvds_10_1                          |lane_lvds_10_1                           |5       |0       |10      |0       |0       |0       |0       |0       |0       |0       |0       |0       |0       |
|      u3_lane_lvds_10_1                          |lane_lvds_10_1                           |3       |0       |4       |0       |0       |0       |0       |0       |0       |0       |0       |0       |0       |
|    u_hdmi_tx_controller_wrapper                 |hdmi_tx_controller_wrapper               |376     |28      |890     |4       |0       |0       |0       |0       |0       |0       |0       |0       |0       |
|      u0_hdmi_tmds_encode                        |hdmi_tmds_encode                         |58      |0       |157     |0       |0       |0       |0       |0       |0       |0       |0       |0       |0       |
|      u1_hdmi_tmds_encode                        |hdmi_tmds_encode                         |49      |0       |87      |0       |0       |0       |0       |0       |0       |0       |0       |0       |0       |
|      u2_hdmi_tmds_encode                        |hdmi_tmds_encode                         |45      |0       |99      |0       |0       |0       |0       |0       |0       |0       |0       |0       |0       |
|      u_hdmi_data_distribution                   |hdmi_data_distribution                   |14      |0       |37      |0       |0       |0       |0       |0       |0       |0       |0       |0       |0       |
|      u_hdmi_island_data_assemble                |hdmi_island_data_assemble                |109     |0       |280     |0       |0       |0       |0       |0       |0       |0       |0       |0       |0       |
|      u_hdmi_island_data_gen                     |hdmi_island_data_gen                     |47      |0       |99      |2       |0       |0       |0       |0       |0       |0       |0       |0       |0       |
|        U_audio_sample_packet_2_channel          |audio_sample_packet_2_channel            |6       |0       |11      |2       |0       |0       |0       |0       |0       |0       |0       |0       |0       |
|          u_w64_d1024_fifo                       |w64_d1024_fifo                           |5       |0       |9       |2       |0       |0       |0       |0       |0       |0       |0       |0       |0       |
|        u_audio_clock_regeneration_packet        |audio_clock_regeneration_packet          |1       |0       |1       |0       |0       |0       |0       |0       |0       |0       |0       |0       |0       |
|      u_hdmi_video_data_assemble                 |hdmi_video_data_assemble                 |7       |0       |40      |0       |0       |0       |0       |0       |0       |0       |0       |0       |0       |
|      u_hdmi_video_source                        |hdmi_video_source                        |24      |28      |38      |0       |0       |0       |0       |0       |0       |0       |0       |0       |0       |
|      u_video_axi_stream_receiver                |video_axi_stream_receiver                |23      |0       |53      |2       |0       |0       |0       |0       |0       |0       |0       |0       |0       |
|        u_w24_d1024_fifo                         |w24_d1024_fifo                           |22      |0       |51      |2       |0       |0       |0       |0       |0       |0       |0       |0       |0       |
|  u_isp_top                                      |isp_top                                  |424     |18      |580     |10      |3       |0       |0       |0       |0       |0       |0       |0       |0       |
|    u_VIP_Gray_Median_Filter                     |VIP_Gray_Median_Filter                   |289     |0       |258     |2       |0       |0       |0       |0       |0       |0       |0       |0       |0       |
|      u_Median_Filter_3X3                        |Median_Filter_3X3                        |240     |0       |110     |0       |0       |0       |0       |0       |0       |0       |0       |0       |0       |
|        u_Sort3_1                                |Sort3                                    |45      |0       |24      |0       |0       |0       |0       |0       |0       |0       |0       |0       |0       |
|        u_Sort3_2                                |Sort3                                    |44      |0       |24      |0       |0       |0       |0       |0       |0       |0       |0       |0       |0       |
|        u_Sort3_3                                |Sort3                                    |45      |0       |24      |0       |0       |0       |0       |0       |0       |0       |0       |0       |0       |
|        u_Sort3_4                                |Sort3                                    |24      |0       |8       |0       |0       |0       |0       |0       |0       |0       |0       |0       |0       |
|        u_Sort3_5                                |Sort3                                    |28      |0       |8       |0       |0       |0       |0       |0       |0       |0       |0       |0       |0       |
|        u_Sort3_6                                |Sort3                                    |24      |0       |9       |0       |0       |0       |0       |0       |0       |0       |0       |0       |0       |
|        u_Sort3_7                                |Sort3                                    |28      |0       |8       |0       |0       |0       |0       |0       |0       |0       |0       |0       |0       |
|      u_VIP_Matrix_Generate_3X3_8Bit             |VIP_Matrix_Generate_3X3_8Bit             |49      |0       |148     |2       |0       |0       |0       |0       |0       |0       |0       |0       |0       |
|        u_Line_Shift_RAM_8Bit                    |line_shift_RAM_8bit                      |7       |0       |65      |2       |0       |0       |0       |0       |0       |0       |0       |0       |0       |
|          u_blk_mem_gen_0                        |blk_mem_gen_0                            |0       |0       |0       |1       |0       |0       |0       |0       |0       |0       |0       |0       |0       |
|          u_blk_mem_gen_01                       |blk_mem_gen_0                            |0       |0       |0       |1       |0       |0       |0       |0       |0       |0       |0       |0       |0       |
|    u_diff_pic                                   |diff_pic                                 |9       |18      |9       |0       |0       |0       |0       |0       |0       |0       |0       |0       |0       |
|    u_isp_1bit_dilation                          |isp_1bit_dilation                        |15      |0       |60      |2       |0       |0       |0       |0       |0       |0       |0       |0       |0       |
|......                                           |......                                   |-       |-       |-       |-       |-       |-       |-       |-       |-       |-       |-       |-       |-       |
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout    Nets   
    #1         1       36663  
    #2         2       13024  
    #3         3       2235   
    #4         4       1268   
    #5        5-10     6373   
    #6       11-50     1963   
    #7       51-100     20    
  Average     2.69            

RUN-1002 : start command "export_db Verimake_camerasc2210_mipi_ddr_hdmi_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db Verimake_camerasc2210_mipi_ddr_hdmi_pr.db" in  10.838282s wall, 8.281250s user + 0.015625s system = 8.296875s CPU (76.6%)

RUN-1004 : used memory is 5073 MB, reserved memory is 5250 MB, peak memory is 5416 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model design_top_wrapper.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 242375, tnet num: 59084, tinst num: 26671, tnode num: 311604, tedge num: 389589.
TMR-2508 : Levelizing timing graph completed, there are 77 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  22.494918s wall, 7.625000s user + 0.015625s system = 7.640625s CPU (34.0%)

RUN-1004 : used memory is 5070 MB, reserved memory is 5256 MB, peak memory is 5416 MB
RUN-1002 : start command "report_timing -mode FINAL -net_info -rpt_autogen true -file Verimake_camerasc2210_mipi_ddr_hdmi_phy.timing"
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model design_top_wrapper.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 246264, tnet num: 61305, tinst num: 26707, tnode num: 315528, tedge num: 416472.
TMR-2508 : Levelizing timing graph completed, there are 77 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  10.071347s wall, 4.187500s user + 0.031250s system = 4.218750s CPU (41.9%)

RUN-1004 : used memory is 5074 MB, reserved memory is 5259 MB, peak memory is 5416 MB
TMR-2503 : Start to update net delay, extr mode = 6.
TMR-2504 : Update delay of 61305 nets completely.
TMR-1033 : GPLL U_PLL/pll_inst feeds back internally.
TMR-1033 : GPLL u_uifdma_axi_ddr/u_ddr_phy/u_clk/u_pll0/pll_inst feeds back internally.
TMR-1033 : GPLL u_uifdma_axi_ddr/u_ddr_phy/u_clk/u_pll1/pll_inst feeds back externally.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 13 clocks from SDC.
TMR-5508 CRITICAL-WARNING: Clock definition problem. U_PLL/pll_inst.clkc[4], source of a primary clock, is on the network of clock clk_25m. Please check your sdc.
TMR-5508 CRITICAL-WARNING: Clock definition problem. U_PLL/pll_inst.clkc[3], source of a primary clock, is on the network of clock clk_25m. Please check your sdc.
TMR-3004 : Map sdc constraints, there are 921 constraints in total.
TMR-6513 WARNING: No path found for constraint(s):  set_false_path -from [ get_clocks {hctrl_clk} ] -to [ get_clocks {mcu_clk} ].
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : Number of clock constraints = 13. Number of clock nets = 31 (4 unconstrainted).
TMR-5009 WARNING: No clock constraint on 4 clock net(s): 
		I_mcu_jtag_tck_dup_1
		I_mcu_jtag_tck_syn_3
		u_write_register/rd_state[4]_syn_127
		u_write_register/rd_state[4]_syn_18
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in Verimake_camerasc2210_mipi_ddr_hdmi_phy.timing, timing summary in Verimake_camerasc2210_mipi_ddr_hdmi_phy.tsm.
RUN-1002 : start command "end_timer"
RUN-1003 : finish command "report_timing -mode FINAL -net_info -rpt_autogen true -file Verimake_camerasc2210_mipi_ddr_hdmi_phy.timing" in  20.197740s wall, 9.203125s user + 0.171875s system = 9.375000s CPU (46.4%)

RUN-1004 : used memory is 5083 MB, reserved memory is 5267 MB, peak memory is 5416 MB
RUN-1002 : start command "export_bid Verimake_camerasc2210_mipi_ddr_hdmi_inst.bid"
PRG-1000 : <!-- HMAC is: 71c77dd211cded8dcbee128fccdd7dd50bdaf8cd030c439ee171c3b611f7c15a -->
RUN-1002 : start command "bitgen -bit Verimake_camerasc2210_mipi_ddr_hdmi.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Bitgen processed 9 pll_pd instances.
BIT-1002 : Init instances with 16 threads.
BIT-1002 : Init instances completely, inst num: 26680
BIT-1002 : Init pips with 16 threads.
BIT-1002 : Init pips completely, net num: 63115, pip num: 578437
BIT-1002 : Init feedthrough with 16 threads.
BIT-1002 : Init feedthrough completely, num: 9515
BIT-1003 : Multithreading accelaration with 16 threads.
BIT-1003 : Generate bitstream completely, there are 9690 valid insts, and 1767022 bits set as '1'.
BIT-1004 : the usercode0 register value: 00000000000101000000000000000000
BIT-1004 : Generate file Verimake_camerasc2210_mipi_ddr_hdmi.bit.
RUN-1003 : finish command "bitgen -bit Verimake_camerasc2210_mipi_ddr_hdmi.bit" in  68.948830s wall, 556.593750s user + 2.531250s system = 559.125000s CPU (810.9%)

RUN-1004 : used memory is 5291 MB, reserved memory is 5457 MB, peak memory is 5512 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20241110_130343.log"
RUN-1001 : Backing up run's log file succeed.
