-- Copyright (C) 2024  Intel Corporation. All rights reserved.
-- Your use of Intel Corporation's design tools, logic functions 
-- and other software and tools, and any partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Intel Program License 
-- Subscription Agreement, the Intel Quartus Prime License Agreement,
-- the Intel FPGA IP License Agreement, or other applicable license
-- agreement, including, without limitation, that your use is for
-- the sole purpose of programming logic devices manufactured by
-- Intel and sold by Intel or its authorized distributors.  Please
-- refer to the applicable agreement for further details, at
-- https://fpgasoftware.intel.com/eula.

-- VENDOR "Altera"
-- PROGRAM "Quartus Prime"
-- VERSION "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition"

-- DATE "03/11/2025 21:41:21"

-- 
-- Device: Altera 10M50DAF484C6GES Package FBGA484
-- 

-- 
-- This VHDL file should be used for Questa Intel FPGA (VHDL) only
-- 

LIBRARY ALTERA;
LIBRARY FIFTYFIVENM;
LIBRARY IEEE;
USE ALTERA.ALTERA_PRIMITIVES_COMPONENTS.ALL;
USE FIFTYFIVENM.FIFTYFIVENM_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	top IS
    PORT (
	clk : IN std_logic;
	reset : IN std_logic;
	enable : IN std_logic;
	SDRAM_ADDR : OUT std_logic_vector(12 DOWNTO 0);
	SDRAM_DATA : INOUT std_logic_vector(15 DOWNTO 0);
	SDRAM_BANK_ADDR : OUT std_logic_vector(1 DOWNTO 0);
	SDRAM_BYTE_MASK : OUT std_logic_vector(1 DOWNTO 0);
	SDRAM_RAS : OUT std_logic;
	SDRAM_CAS : OUT std_logic;
	SDRAM_CLK_EN : OUT std_logic;
	SDRAM_CLK : OUT std_logic;
	SDRAM_WRITE_EN : OUT std_logic;
	SDRAM_CHIP_SEL : OUT std_logic;
	LEDs : OUT std_logic_vector(7 DOWNTO 0)
	);
END top;

-- Design Ports Information
-- SDRAM_ADDR[0]	=>  Location: PIN_U17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- SDRAM_ADDR[1]	=>  Location: PIN_W19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- SDRAM_ADDR[2]	=>  Location: PIN_V18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- SDRAM_ADDR[3]	=>  Location: PIN_U18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- SDRAM_ADDR[4]	=>  Location: PIN_U19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- SDRAM_ADDR[5]	=>  Location: PIN_T18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- SDRAM_ADDR[6]	=>  Location: PIN_T19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- SDRAM_ADDR[7]	=>  Location: PIN_R18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- SDRAM_ADDR[8]	=>  Location: PIN_P18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- SDRAM_ADDR[9]	=>  Location: PIN_P19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- SDRAM_ADDR[10]	=>  Location: PIN_T20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- SDRAM_ADDR[11]	=>  Location: PIN_P20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- SDRAM_ADDR[12]	=>  Location: PIN_R20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- SDRAM_BANK_ADDR[0]	=>  Location: PIN_T21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- SDRAM_BANK_ADDR[1]	=>  Location: PIN_T22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- SDRAM_BYTE_MASK[0]	=>  Location: PIN_V22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- SDRAM_BYTE_MASK[1]	=>  Location: PIN_J21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- SDRAM_RAS	=>  Location: PIN_U22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- SDRAM_CAS	=>  Location: PIN_U21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- SDRAM_CLK_EN	=>  Location: PIN_N22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- SDRAM_CLK	=>  Location: PIN_L14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- SDRAM_WRITE_EN	=>  Location: PIN_V20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- SDRAM_CHIP_SEL	=>  Location: PIN_U20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- LEDs[0]	=>  Location: PIN_A8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- LEDs[1]	=>  Location: PIN_A9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- LEDs[2]	=>  Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- LEDs[3]	=>  Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- LEDs[4]	=>  Location: PIN_D13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- LEDs[5]	=>  Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- LEDs[6]	=>  Location: PIN_E14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- LEDs[7]	=>  Location: PIN_D14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- SDRAM_DATA[0]	=>  Location: PIN_Y21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- SDRAM_DATA[1]	=>  Location: PIN_Y20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- SDRAM_DATA[2]	=>  Location: PIN_AA22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- SDRAM_DATA[3]	=>  Location: PIN_AA21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- SDRAM_DATA[4]	=>  Location: PIN_Y22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- SDRAM_DATA[5]	=>  Location: PIN_W22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- SDRAM_DATA[6]	=>  Location: PIN_W20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- SDRAM_DATA[7]	=>  Location: PIN_V21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- SDRAM_DATA[8]	=>  Location: PIN_P21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- SDRAM_DATA[9]	=>  Location: PIN_J22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- SDRAM_DATA[10]	=>  Location: PIN_H21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- SDRAM_DATA[11]	=>  Location: PIN_H22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- SDRAM_DATA[12]	=>  Location: PIN_G22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- SDRAM_DATA[13]	=>  Location: PIN_G20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- SDRAM_DATA[14]	=>  Location: PIN_G19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- SDRAM_DATA[15]	=>  Location: PIN_F22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- reset	=>  Location: PIN_B8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- enable	=>  Location: PIN_C10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- clk	=>  Location: PIN_P11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


ARCHITECTURE structure OF top IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_clk : std_logic;
SIGNAL ww_reset : std_logic;
SIGNAL ww_enable : std_logic;
SIGNAL ww_SDRAM_ADDR : std_logic_vector(12 DOWNTO 0);
SIGNAL ww_SDRAM_BANK_ADDR : std_logic_vector(1 DOWNTO 0);
SIGNAL ww_SDRAM_BYTE_MASK : std_logic_vector(1 DOWNTO 0);
SIGNAL ww_SDRAM_RAS : std_logic;
SIGNAL ww_SDRAM_CAS : std_logic;
SIGNAL ww_SDRAM_CLK_EN : std_logic;
SIGNAL ww_SDRAM_CLK : std_logic;
SIGNAL ww_SDRAM_WRITE_EN : std_logic;
SIGNAL ww_SDRAM_CHIP_SEL : std_logic;
SIGNAL ww_LEDs : std_logic_vector(7 DOWNTO 0);
SIGNAL \clock_generator|altpll_component|auto_generated|pll1_INCLK_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \clock_generator|altpll_component|auto_generated|pll1_CLK_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \~QUARTUS_CREATED_ADC1~_CHSEL_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \~QUARTUS_CREATED_ADC2~_CHSEL_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \clock_generator|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \clk~inputclkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \SDRAM_DATA[8]~input_o\ : std_logic;
SIGNAL \SDRAM_DATA[9]~input_o\ : std_logic;
SIGNAL \SDRAM_DATA[10]~input_o\ : std_logic;
SIGNAL \SDRAM_DATA[11]~input_o\ : std_logic;
SIGNAL \SDRAM_DATA[12]~input_o\ : std_logic;
SIGNAL \SDRAM_DATA[13]~input_o\ : std_logic;
SIGNAL \SDRAM_DATA[14]~input_o\ : std_logic;
SIGNAL \SDRAM_DATA[15]~input_o\ : std_logic;
SIGNAL \~QUARTUS_CREATED_GND~I_combout\ : std_logic;
SIGNAL \~QUARTUS_CREATED_UNVM~~busy\ : std_logic;
SIGNAL \~ALTERA_TMS~~ibuf_o\ : std_logic;
SIGNAL \~ALTERA_TMS~~padout\ : std_logic;
SIGNAL \~ALTERA_TCK~~ibuf_o\ : std_logic;
SIGNAL \~ALTERA_TCK~~padout\ : std_logic;
SIGNAL \~ALTERA_TDI~~ibuf_o\ : std_logic;
SIGNAL \~ALTERA_TDI~~padout\ : std_logic;
SIGNAL \~ALTERA_TDO~~padout\ : std_logic;
SIGNAL \~ALTERA_CONFIG_SEL~~ibuf_o\ : std_logic;
SIGNAL \~ALTERA_CONFIG_SEL~~padout\ : std_logic;
SIGNAL \~ALTERA_nCONFIG~~ibuf_o\ : std_logic;
SIGNAL \~ALTERA_nCONFIG~~padout\ : std_logic;
SIGNAL \~ALTERA_nSTATUS~~ibuf_o\ : std_logic;
SIGNAL \~ALTERA_nSTATUS~~padout\ : std_logic;
SIGNAL \~ALTERA_CONF_DONE~~ibuf_o\ : std_logic;
SIGNAL \~ALTERA_CONF_DONE~~padout\ : std_logic;
SIGNAL \~QUARTUS_CREATED_ADC1~~eoc\ : std_logic;
SIGNAL \~QUARTUS_CREATED_ADC2~~eoc\ : std_logic;
SIGNAL \~ALTERA_TDO~~obuf_o\ : std_logic;
SIGNAL \reset~input_o\ : std_logic;
SIGNAL \clk~input_o\ : std_logic;
SIGNAL \clock_generator|altpll_component|auto_generated|wire_pll1_fbout\ : std_logic;
SIGNAL \clock_generator|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\ : std_logic;
SIGNAL \sdram_controller|stateCycleCount[0]~17_combout\ : std_logic;
SIGNAL \sdram_controller|controllerState.SDRAM_POWER_UP~feeder_combout\ : std_logic;
SIGNAL \sdram_controller|Add24~0_combout\ : std_logic;
SIGNAL \clock_generator|altpll_component|auto_generated|wire_pll1_locked\ : std_logic;
SIGNAL \enable~input_o\ : std_logic;
SIGNAL \clock_generator|altpll_component|auto_generated|pll_lock_sync~feeder_combout\ : std_logic;
SIGNAL \clock_generator|altpll_component|auto_generated|pll_lock_sync~q\ : std_logic;
SIGNAL \s_enable~0_combout\ : std_logic;
SIGNAL \sdram_controller|Add24~1\ : std_logic;
SIGNAL \sdram_controller|Add24~2_combout\ : std_logic;
SIGNAL \sdram_controller|refreshCount~4_combout\ : std_logic;
SIGNAL \sdram_controller|Add24~3\ : std_logic;
SIGNAL \sdram_controller|Add24~4_combout\ : std_logic;
SIGNAL \sdram_controller|Add24~5\ : std_logic;
SIGNAL \sdram_controller|Add24~6_combout\ : std_logic;
SIGNAL \sdram_controller|refreshCount~3_combout\ : std_logic;
SIGNAL \sdram_controller|Add24~7\ : std_logic;
SIGNAL \sdram_controller|Add24~8_combout\ : std_logic;
SIGNAL \sdram_controller|refreshCount~2_combout\ : std_logic;
SIGNAL \sdram_controller|Add24~9\ : std_logic;
SIGNAL \sdram_controller|Add24~10_combout\ : std_logic;
SIGNAL \sdram_controller|Add24~11\ : std_logic;
SIGNAL \sdram_controller|Add24~12_combout\ : std_logic;
SIGNAL \sdram_controller|refreshCount~1_combout\ : std_logic;
SIGNAL \sdram_controller|Equal15~7_combout\ : std_logic;
SIGNAL \sdram_controller|Equal15~8_combout\ : std_logic;
SIGNAL \sdram_controller|Add24~13\ : std_logic;
SIGNAL \sdram_controller|Add24~14_combout\ : std_logic;
SIGNAL \sdram_controller|Add24~15\ : std_logic;
SIGNAL \sdram_controller|Add24~16_combout\ : std_logic;
SIGNAL \sdram_controller|Add24~17\ : std_logic;
SIGNAL \sdram_controller|Add24~18_combout\ : std_logic;
SIGNAL \sdram_controller|Add24~19\ : std_logic;
SIGNAL \sdram_controller|Add24~20_combout\ : std_logic;
SIGNAL \sdram_controller|refreshCount~0_combout\ : std_logic;
SIGNAL \sdram_controller|Add24~21\ : std_logic;
SIGNAL \sdram_controller|Add24~22_combout\ : std_logic;
SIGNAL \sdram_controller|Add24~23\ : std_logic;
SIGNAL \sdram_controller|Add24~24_combout\ : std_logic;
SIGNAL \sdram_controller|Add24~25\ : std_logic;
SIGNAL \sdram_controller|Add24~26_combout\ : std_logic;
SIGNAL \sdram_controller|Add24~27\ : std_logic;
SIGNAL \sdram_controller|Add24~28_combout\ : std_logic;
SIGNAL \sdram_controller|Add24~29\ : std_logic;
SIGNAL \sdram_controller|Add24~30_combout\ : std_logic;
SIGNAL \sdram_controller|Add24~31\ : std_logic;
SIGNAL \sdram_controller|Add24~32_combout\ : std_logic;
SIGNAL \sdram_controller|Add24~33\ : std_logic;
SIGNAL \sdram_controller|Add24~34_combout\ : std_logic;
SIGNAL \sdram_controller|Add24~35\ : std_logic;
SIGNAL \sdram_controller|Add24~36_combout\ : std_logic;
SIGNAL \sdram_controller|Equal15~3_combout\ : std_logic;
SIGNAL \sdram_controller|Add24~37\ : std_logic;
SIGNAL \sdram_controller|Add24~38_combout\ : std_logic;
SIGNAL \sdram_controller|Add24~39\ : std_logic;
SIGNAL \sdram_controller|Add24~40_combout\ : std_logic;
SIGNAL \sdram_controller|Add24~41\ : std_logic;
SIGNAL \sdram_controller|Add24~42_combout\ : std_logic;
SIGNAL \sdram_controller|Add24~43\ : std_logic;
SIGNAL \sdram_controller|Add24~44_combout\ : std_logic;
SIGNAL \sdram_controller|Add24~45\ : std_logic;
SIGNAL \sdram_controller|Add24~46_combout\ : std_logic;
SIGNAL \sdram_controller|Add24~47\ : std_logic;
SIGNAL \sdram_controller|Add24~48_combout\ : std_logic;
SIGNAL \sdram_controller|Add24~49\ : std_logic;
SIGNAL \sdram_controller|Add24~50_combout\ : std_logic;
SIGNAL \sdram_controller|Add24~51\ : std_logic;
SIGNAL \sdram_controller|Add24~52_combout\ : std_logic;
SIGNAL \sdram_controller|Equal15~1_combout\ : std_logic;
SIGNAL \sdram_controller|Equal15~2_combout\ : std_logic;
SIGNAL \sdram_controller|Add24~53\ : std_logic;
SIGNAL \sdram_controller|Add24~54_combout\ : std_logic;
SIGNAL \sdram_controller|Add24~55\ : std_logic;
SIGNAL \sdram_controller|Add24~56_combout\ : std_logic;
SIGNAL \sdram_controller|Add24~57\ : std_logic;
SIGNAL \sdram_controller|Add24~58_combout\ : std_logic;
SIGNAL \sdram_controller|Add24~59\ : std_logic;
SIGNAL \sdram_controller|Add24~60_combout\ : std_logic;
SIGNAL \sdram_controller|Equal15~0_combout\ : std_logic;
SIGNAL \sdram_controller|Equal15~4_combout\ : std_logic;
SIGNAL \sdram_controller|Equal15~6_combout\ : std_logic;
SIGNAL \sdram_controller|Equal15~5_combout\ : std_logic;
SIGNAL \sdram_controller|Equal15~9_combout\ : std_logic;
SIGNAL \sdram_controller|refreshPending~0_combout\ : std_logic;
SIGNAL \sdram_controller|refreshPending~q\ : std_logic;
SIGNAL \sdram_controller|readDeviceIndexReg[0]~0_combout\ : std_logic;
SIGNAL \sdram_controller|controllerState.SDRAM_ACTIVATE_ROW~q\ : std_logic;
SIGNAL \sdram_controller|controllerState.SDRAM_IDLE~0_combout\ : std_logic;
SIGNAL \sdram_controller|stateCycleCount[0]~18\ : std_logic;
SIGNAL \sdram_controller|stateCycleCount[1]~19_combout\ : std_logic;
SIGNAL \sdram_controller|stateCycleCount[1]~20\ : std_logic;
SIGNAL \sdram_controller|stateCycleCount[2]~21_combout\ : std_logic;
SIGNAL \sdram_controller|stateCycleCount[2]~22\ : std_logic;
SIGNAL \sdram_controller|stateCycleCount[3]~23_combout\ : std_logic;
SIGNAL \sdram_controller|stateCycleCount[3]~24\ : std_logic;
SIGNAL \sdram_controller|stateCycleCount[4]~25_combout\ : std_logic;
SIGNAL \sdram_controller|stateCycleCount[4]~26\ : std_logic;
SIGNAL \sdram_controller|stateCycleCount[5]~27_combout\ : std_logic;
SIGNAL \sdram_controller|stateCycleCount[5]~28\ : std_logic;
SIGNAL \sdram_controller|stateCycleCount[6]~29_combout\ : std_logic;
SIGNAL \sdram_controller|stateCycleCount[6]~30\ : std_logic;
SIGNAL \sdram_controller|stateCycleCount[7]~31_combout\ : std_logic;
SIGNAL \sdram_controller|stateCycleCount[7]~32\ : std_logic;
SIGNAL \sdram_controller|stateCycleCount[8]~33_combout\ : std_logic;
SIGNAL \sdram_controller|stateCycleCount[8]~34\ : std_logic;
SIGNAL \sdram_controller|stateCycleCount[9]~35_combout\ : std_logic;
SIGNAL \sdram_controller|stateCycleCount[9]~36\ : std_logic;
SIGNAL \sdram_controller|stateCycleCount[10]~37_combout\ : std_logic;
SIGNAL \sdram_controller|stateCycleCount[10]~38\ : std_logic;
SIGNAL \sdram_controller|stateCycleCount[11]~39_combout\ : std_logic;
SIGNAL \sdram_controller|stateCycleCount[11]~40\ : std_logic;
SIGNAL \sdram_controller|stateCycleCount[12]~41_combout\ : std_logic;
SIGNAL \sdram_controller|stateCycleCount[12]~42\ : std_logic;
SIGNAL \sdram_controller|stateCycleCount[13]~43_combout\ : std_logic;
SIGNAL \sdram_controller|stateCycleCount[13]~44\ : std_logic;
SIGNAL \sdram_controller|stateCycleCount[14]~45_combout\ : std_logic;
SIGNAL \sdram_controller|stateCycleCount[14]~46\ : std_logic;
SIGNAL \sdram_controller|stateCycleCount[15]~47_combout\ : std_logic;
SIGNAL \sdram_controller|stateCycleCount[15]~48\ : std_logic;
SIGNAL \sdram_controller|stateCycleCount[16]~49_combout\ : std_logic;
SIGNAL \sdram_controller|LessThan0~0_combout\ : std_logic;
SIGNAL \sdram_controller|LessThan10~6_combout\ : std_logic;
SIGNAL \sdram_controller|LessThan0~1_combout\ : std_logic;
SIGNAL \sdram_controller|LessThan0~2_combout\ : std_logic;
SIGNAL \sdram_controller|LessThan0~3_combout\ : std_logic;
SIGNAL \sdram_controller|LessThan0~4_combout\ : std_logic;
SIGNAL \sdram_controller|controllerState~17_combout\ : std_logic;
SIGNAL \sdram_controller|LessThan10~1_combout\ : std_logic;
SIGNAL \sdram_controller|Equal1~1_combout\ : std_logic;
SIGNAL \sdram_controller|LessThan10~0_combout\ : std_logic;
SIGNAL \sdram_controller|Equal1~2_combout\ : std_logic;
SIGNAL \sdram_controller|Equal1~3_combout\ : std_logic;
SIGNAL \sdram_controller|controllerState~13_combout\ : std_logic;
SIGNAL \clk~inputclkctrl_outclk\ : std_logic;
SIGNAL \state.TRANSMIT~q\ : std_logic;
SIGNAL \state.START_RECEIVING~q\ : std_logic;
SIGNAL \state.RECEIVE~feeder_combout\ : std_logic;
SIGNAL \state.RECEIVE~q\ : std_logic;
SIGNAL \sdram_controller|burstLengthReg[0]~7_combout\ : std_logic;
SIGNAL \sdram_controller|burstLengthReg[0]~4_combout\ : std_logic;
SIGNAL \sdram_controller|burstLengthReg[0]~6_combout\ : std_logic;
SIGNAL \sdram_controller|writeBurstLengthReg[0]~0_combout\ : std_logic;
SIGNAL \sdram_controller|burstLengthReg_nxt~0_combout\ : std_logic;
SIGNAL \sdram_controller|burstLengthReg[1]~5_combout\ : std_logic;
SIGNAL \sdram_controller|readBufferEmpty~2_combout\ : std_logic;
SIGNAL \sdram_controller|readBufferEmpty~4_combout\ : std_logic;
SIGNAL \sdram_controller|readBufferEmpty~6_combout\ : std_logic;
SIGNAL \sdram_controller|readBufferReadCount[0]~10_combout\ : std_logic;
SIGNAL \sdram_controller|readBufferReadCount[0]~11\ : std_logic;
SIGNAL \sdram_controller|readBufferReadCount[1]~12_combout\ : std_logic;
SIGNAL \sdram_controller|readBufferReadCount[1]~13\ : std_logic;
SIGNAL \sdram_controller|readBufferReadCount[2]~14_combout\ : std_logic;
SIGNAL \sdram_controller|readBufferReadCount[2]~15\ : std_logic;
SIGNAL \sdram_controller|readBufferReadCount[3]~16_combout\ : std_logic;
SIGNAL \sdram_controller|readBufferReadCount[3]~17\ : std_logic;
SIGNAL \sdram_controller|readBufferReadCount[4]~18_combout\ : std_logic;
SIGNAL \sdram_controller|readBufferReadCount[4]~19\ : std_logic;
SIGNAL \sdram_controller|readBufferReadCount[5]~20_combout\ : std_logic;
SIGNAL \sdram_controller|dataOut[5]~15_combout\ : std_logic;
SIGNAL \sdram_controller|readBufferReadCount[5]~21\ : std_logic;
SIGNAL \sdram_controller|readBufferReadCount[6]~22_combout\ : std_logic;
SIGNAL \sdram_controller|readBufferReadCount[6]~23\ : std_logic;
SIGNAL \sdram_controller|readBufferReadCount[7]~24_combout\ : std_logic;
SIGNAL \sdram_controller|readBufferReadCount[7]~25\ : std_logic;
SIGNAL \sdram_controller|readBufferReadCount[8]~26_combout\ : std_logic;
SIGNAL \sdram_controller|readBufferReadCount[8]~27\ : std_logic;
SIGNAL \sdram_controller|readBufferReadCount[9]~28_combout\ : std_logic;
SIGNAL \sdram_controller|LessThan18~0_combout\ : std_logic;
SIGNAL \sdram_controller|LessThan18~1_combout\ : std_logic;
SIGNAL \sdram_controller|dataOut[6]~14_combout\ : std_logic;
SIGNAL \sdram_controller|readDeviceIndexReg[0]~1_combout\ : std_logic;
SIGNAL \sdram_controller|readBurstLengthReg[0]~0_combout\ : std_logic;
SIGNAL \sdram_controller|LessThan18~2_combout\ : std_logic;
SIGNAL \sdram_controller|readBufferState~2_combout\ : std_logic;
SIGNAL \sdram_controller|readBufferState~q\ : std_logic;
SIGNAL \sdram_controller|readBufferEmpty~3_combout\ : std_logic;
SIGNAL \sdram_controller|memOperationReg~0_combout\ : std_logic;
SIGNAL \sdram_controller|memOperationReg~q\ : std_logic;
SIGNAL \sdram_controller|controllerState~20_combout\ : std_logic;
SIGNAL \sdram_controller|controllerState~21_combout\ : std_logic;
SIGNAL \sdram_controller|Equal1~0_combout\ : std_logic;
SIGNAL \sdram_controller|LessThan1~0_combout\ : std_logic;
SIGNAL \sdram_controller|LessThan1~1_combout\ : std_logic;
SIGNAL \sdram_controller|controllerState~24_combout\ : std_logic;
SIGNAL \sdram_controller|controllerState~25_combout\ : std_logic;
SIGNAL \sdram_controller|controllerState~19_combout\ : std_logic;
SIGNAL \sdram_controller|controllerState.SDRAM_AUTO_REFRESH~q\ : std_logic;
SIGNAL \sdram_controller|LessThan7~0_combout\ : std_logic;
SIGNAL \sdram_controller|Selector0~0_combout\ : std_logic;
SIGNAL \sdram_controller|Selector0~1_combout\ : std_logic;
SIGNAL \sdram_controller|controllerState~27_combout\ : std_logic;
SIGNAL \sdram_controller|controllerState.SDRAM_WRITE~q\ : std_logic;
SIGNAL \sdram_controller|Selector0~2_combout\ : std_logic;
SIGNAL \sdram_controller|process_1~2_combout\ : std_logic;
SIGNAL \sdram_controller|Selector0~4_combout\ : std_logic;
SIGNAL \sdram_controller|Selector0~5_combout\ : std_logic;
SIGNAL \sdram_controller|LessThan10~2_combout\ : std_logic;
SIGNAL \sdram_controller|LessThan11~0_combout\ : std_logic;
SIGNAL \sdram_controller|LessThan8~0_combout\ : std_logic;
SIGNAL \sdram_controller|LessThan8~1_combout\ : std_logic;
SIGNAL \sdram_controller|controllerState~14_combout\ : std_logic;
SIGNAL \sdram_controller|controllerState~15_combout\ : std_logic;
SIGNAL \sdram_controller|controllerState~22_combout\ : std_logic;
SIGNAL \sdram_controller|controllerState~23_combout\ : std_logic;
SIGNAL \sdram_controller|controllerState~26_combout\ : std_logic;
SIGNAL \sdram_controller|controllerState.SDRAM_READ~q\ : std_logic;
SIGNAL \sdram_controller|readBufferEmpty~5_combout\ : std_logic;
SIGNAL \sdram_controller|readBufferEmpty~q\ : std_logic;
SIGNAL \sdram_controller|dataAvailable[0]~0_combout\ : std_logic;
SIGNAL \state.HALT~q\ : std_logic;
SIGNAL \state~14_combout\ : std_logic;
SIGNAL \transmitCount[0]~10_combout\ : std_logic;
SIGNAL \transmitCount[0]~11\ : std_logic;
SIGNAL \transmitCount[1]~12_combout\ : std_logic;
SIGNAL \transmitCount[1]~13\ : std_logic;
SIGNAL \transmitCount[2]~14_combout\ : std_logic;
SIGNAL \transmitCount[2]~15\ : std_logic;
SIGNAL \transmitCount[3]~16_combout\ : std_logic;
SIGNAL \transmitCount[3]~17\ : std_logic;
SIGNAL \transmitCount[4]~18_combout\ : std_logic;
SIGNAL \transmitCount[4]~19\ : std_logic;
SIGNAL \transmitCount[5]~20_combout\ : std_logic;
SIGNAL \transmitCount[5]~21\ : std_logic;
SIGNAL \transmitCount[6]~22_combout\ : std_logic;
SIGNAL \transmitCount[6]~23\ : std_logic;
SIGNAL \transmitCount[7]~24_combout\ : std_logic;
SIGNAL \state~11_combout\ : std_logic;
SIGNAL \transmitCount[7]~25\ : std_logic;
SIGNAL \transmitCount[8]~26_combout\ : std_logic;
SIGNAL \transmitCount[8]~27\ : std_logic;
SIGNAL \transmitCount[9]~28_combout\ : std_logic;
SIGNAL \state~12_combout\ : std_logic;
SIGNAL \state~10_combout\ : std_logic;
SIGNAL \state~13_combout\ : std_logic;
SIGNAL \receiveCount[0]~10_combout\ : std_logic;
SIGNAL \receiveCountReset~0_combout\ : std_logic;
SIGNAL \receiveCount[0]~11\ : std_logic;
SIGNAL \receiveCount[1]~12_combout\ : std_logic;
SIGNAL \receiveCount[1]~13\ : std_logic;
SIGNAL \receiveCount[2]~14_combout\ : std_logic;
SIGNAL \receiveCount[2]~15\ : std_logic;
SIGNAL \receiveCount[3]~16_combout\ : std_logic;
SIGNAL \receiveCount[3]~17\ : std_logic;
SIGNAL \receiveCount[4]~18_combout\ : std_logic;
SIGNAL \receiveCount[4]~19\ : std_logic;
SIGNAL \receiveCount[5]~20_combout\ : std_logic;
SIGNAL \receiveCount[5]~21\ : std_logic;
SIGNAL \receiveCount[6]~22_combout\ : std_logic;
SIGNAL \receiveCount[6]~23\ : std_logic;
SIGNAL \receiveCount[7]~24_combout\ : std_logic;
SIGNAL \Equal0~1_combout\ : std_logic;
SIGNAL \receiveCount[7]~25\ : std_logic;
SIGNAL \receiveCount[8]~26_combout\ : std_logic;
SIGNAL \receiveCount[8]~27\ : std_logic;
SIGNAL \receiveCount[9]~28_combout\ : std_logic;
SIGNAL \Equal0~0_combout\ : std_logic;
SIGNAL \Equal0~2_combout\ : std_logic;
SIGNAL \state~15_combout\ : std_logic;
SIGNAL \state.START_TRANSMISSION~0_combout\ : std_logic;
SIGNAL \state.START_TRANSMISSION~1_combout\ : std_logic;
SIGNAL \state.START_TRANSMISSION~q\ : std_logic;
SIGNAL \sdram_controller|SDRAM_Ready[0]~0_combout\ : std_logic;
SIGNAL \sdram_controller|writeBufferWriteCount[0]~9_combout\ : std_logic;
SIGNAL \sdram_controller|writeBufferWriteCount[0]~10\ : std_logic;
SIGNAL \sdram_controller|writeBufferWriteCount[1]~11_combout\ : std_logic;
SIGNAL \sdram_controller|writeBufferWriteCount[1]~12\ : std_logic;
SIGNAL \sdram_controller|writeBufferWriteCount[2]~13_combout\ : std_logic;
SIGNAL \sdram_controller|writeBufferWriteCount[2]~14\ : std_logic;
SIGNAL \sdram_controller|writeBufferWriteCount[3]~15_combout\ : std_logic;
SIGNAL \sdram_controller|writeBufferWriteCount[3]~16\ : std_logic;
SIGNAL \sdram_controller|writeBufferWriteCount[4]~17_combout\ : std_logic;
SIGNAL \sdram_controller|writeBufferWriteCount[4]~18\ : std_logic;
SIGNAL \sdram_controller|writeBufferWriteCount[5]~19_combout\ : std_logic;
SIGNAL \sdram_controller|writeBufferWriteCount[5]~20\ : std_logic;
SIGNAL \sdram_controller|writeBufferWriteCount[6]~21_combout\ : std_logic;
SIGNAL \sdram_controller|writeBufferWriteCount[6]~22\ : std_logic;
SIGNAL \sdram_controller|writeBufferWriteCount[7]~23_combout\ : std_logic;
SIGNAL \sdram_controller|LessThan17~0_combout\ : std_logic;
SIGNAL \sdram_controller|LessThan17~1_combout\ : std_logic;
SIGNAL \sdram_controller|writeBufferWriteCount[7]~24\ : std_logic;
SIGNAL \sdram_controller|writeBufferWriteCount[8]~25_combout\ : std_logic;
SIGNAL \sdram_controller|LessThan17~2_combout\ : std_logic;
SIGNAL \sdram_controller|writeBufferState~0_combout\ : std_logic;
SIGNAL \sdram_controller|writeBufferState~q\ : std_logic;
SIGNAL \sdram_controller|writeBufferEmpty~0_combout\ : std_logic;
SIGNAL \sdram_controller|writeBufferEmpty~1_combout\ : std_logic;
SIGNAL \sdram_controller|writeBufferEmpty~2_combout\ : std_logic;
SIGNAL \sdram_controller|writeBufferEmpty~q\ : std_logic;
SIGNAL \sdram_controller|controllerState~12_combout\ : std_logic;
SIGNAL \sdram_controller|controllerState~18_combout\ : std_logic;
SIGNAL \sdram_controller|controllerState.SDRAM_POWER_UP~q\ : std_logic;
SIGNAL \sdram_controller|controllerState.SDRAM_INIT~0_combout\ : std_logic;
SIGNAL \sdram_controller|controllerState.SDRAM_INIT~q\ : std_logic;
SIGNAL \sdram_controller|controllerState~16_combout\ : std_logic;
SIGNAL \sdram_controller|controllerState~28_combout\ : std_logic;
SIGNAL \sdram_controller|controllerState.SDRAM_IDLE~1_combout\ : std_logic;
SIGNAL \sdram_controller|controllerState.SDRAM_IDLE~q\ : std_logic;
SIGNAL \sdram_controller|Selector0~3_combout\ : std_logic;
SIGNAL \sdram_controller|Selector0~6_combout\ : std_logic;
SIGNAL \sdram_controller|Selector0~7_combout\ : std_logic;
SIGNAL \sdram_controller|Selector0~8_combout\ : std_logic;
SIGNAL \sdram_controller|Selector0~9_combout\ : std_logic;
SIGNAL \Add0~0_combout\ : std_logic;
SIGNAL \Add0~2_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[61][0]~feeder_combout\ : std_logic;
SIGNAL \sdram_controller|Decoder3~0_combout\ : std_logic;
SIGNAL \sdram_controller|Decoder3~57_combout\ : std_logic;
SIGNAL \sdram_controller|Decoder3~58_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[61][0]~q\ : std_logic;
SIGNAL \sdram_controller|Decoder3~59_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[45][0]~q\ : std_logic;
SIGNAL \sdram_controller|Mux31~31_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[47][0]~feeder_combout\ : std_logic;
SIGNAL \sdram_controller|Decoder3~55_combout\ : std_logic;
SIGNAL \sdram_controller|Decoder3~56_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[47][0]~q\ : std_logic;
SIGNAL \sdram_controller|Decoder3~60_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[63][0]~q\ : std_logic;
SIGNAL \sdram_controller|Mux31~32_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[93][0]~feeder_combout\ : std_logic;
SIGNAL \sdram_controller|Decoder3~61_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[93][0]~q\ : std_logic;
SIGNAL \sdram_controller|Decoder3~64_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[95][0]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[79][0]~feeder_combout\ : std_logic;
SIGNAL \sdram_controller|Decoder3~62_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[79][0]~q\ : std_logic;
SIGNAL \sdram_controller|Decoder3~63_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[77][0]~q\ : std_logic;
SIGNAL \sdram_controller|Mux31~33_combout\ : std_logic;
SIGNAL \sdram_controller|Mux31~34_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[15][0]~feeder_combout\ : std_logic;
SIGNAL \sdram_controller|Decoder3~66_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[15][0]~q\ : std_logic;
SIGNAL \sdram_controller|Decoder3~67_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[13][0]~q\ : std_logic;
SIGNAL \sdram_controller|Mux31~35_combout\ : std_logic;
SIGNAL \sdram_controller|Decoder3~68_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[31][0]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[29][0]~feeder_combout\ : std_logic;
SIGNAL \sdram_controller|Decoder3~65_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[29][0]~q\ : std_logic;
SIGNAL \sdram_controller|Mux31~36_combout\ : std_logic;
SIGNAL \sdram_controller|Mux31~37_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[125][0]~feeder_combout\ : std_logic;
SIGNAL \sdram_controller|Decoder3~70_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[125][0]~q\ : std_logic;
SIGNAL \sdram_controller|Decoder3~71_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[109][0]~q\ : std_logic;
SIGNAL \sdram_controller|Mux31~38_combout\ : std_logic;
SIGNAL \sdram_controller|Decoder3~69_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[111][0]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[127][0]~feeder_combout\ : std_logic;
SIGNAL \sdram_controller|Decoder3~72_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[127][0]~q\ : std_logic;
SIGNAL \sdram_controller|Mux31~39_combout\ : std_logic;
SIGNAL \sdram_controller|Mux31~40_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[87][0]~feeder_combout\ : std_logic;
SIGNAL \sdram_controller|Decoder3~1_combout\ : std_logic;
SIGNAL \sdram_controller|Decoder3~15_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[87][0]~q\ : std_logic;
SIGNAL \sdram_controller|Decoder3~18_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[119][0]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[55][0]~feeder_combout\ : std_logic;
SIGNAL \sdram_controller|Decoder3~16_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[55][0]~q\ : std_logic;
SIGNAL \sdram_controller|Decoder3~17_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[23][0]~q\ : std_logic;
SIGNAL \sdram_controller|Mux31~7_combout\ : std_logic;
SIGNAL \sdram_controller|Mux31~8_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[85][0]~feeder_combout\ : std_logic;
SIGNAL \sdram_controller|Decoder3~6_combout\ : std_logic;
SIGNAL \sdram_controller|Decoder3~8_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[85][0]~q\ : std_logic;
SIGNAL \sdram_controller|Decoder3~9_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[21][0]~q\ : std_logic;
SIGNAL \sdram_controller|Mux31~2_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[53][0]~feeder_combout\ : std_logic;
SIGNAL \sdram_controller|Decoder3~7_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[53][0]~q\ : std_logic;
SIGNAL \sdram_controller|Decoder3~10_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[117][0]~q\ : std_logic;
SIGNAL \sdram_controller|Mux31~3_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[69][0]~feeder_combout\ : std_logic;
SIGNAL \sdram_controller|Decoder3~12_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[69][0]~q\ : std_logic;
SIGNAL \sdram_controller|Decoder3~13_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[5][0]~q\ : std_logic;
SIGNAL \sdram_controller|Mux31~4_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[37][0]~feeder_combout\ : std_logic;
SIGNAL \sdram_controller|Decoder3~11_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[37][0]~q\ : std_logic;
SIGNAL \sdram_controller|Decoder3~14_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[101][0]~q\ : std_logic;
SIGNAL \sdram_controller|Mux31~5_combout\ : std_logic;
SIGNAL \sdram_controller|Mux31~6_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[39][0]~feeder_combout\ : std_logic;
SIGNAL \sdram_controller|Decoder3~3_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[39][0]~q\ : std_logic;
SIGNAL \sdram_controller|Decoder3~4_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[7][0]~q\ : std_logic;
SIGNAL \sdram_controller|Mux31~0_combout\ : std_logic;
SIGNAL \sdram_controller|Decoder3~5_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[103][0]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[71][0]~feeder_combout\ : std_logic;
SIGNAL \sdram_controller|Decoder3~2_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[71][0]~q\ : std_logic;
SIGNAL \sdram_controller|Mux31~1_combout\ : std_logic;
SIGNAL \sdram_controller|Mux31~9_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[43][0]~feeder_combout\ : std_logic;
SIGNAL \sdram_controller|Decoder3~19_combout\ : std_logic;
SIGNAL \sdram_controller|Decoder3~26_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[43][0]~q\ : std_logic;
SIGNAL \sdram_controller|Decoder3~21_combout\ : std_logic;
SIGNAL \sdram_controller|Decoder3~27_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[41][0]~q\ : std_logic;
SIGNAL \sdram_controller|Mux31~12_combout\ : std_logic;
SIGNAL \sdram_controller|Decoder3~28_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[59][0]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[57][0]~feeder_combout\ : std_logic;
SIGNAL \sdram_controller|Decoder3~25_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[57][0]~q\ : std_logic;
SIGNAL \sdram_controller|Mux31~13_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[25][0]~feeder_combout\ : std_logic;
SIGNAL \sdram_controller|Decoder3~30_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[25][0]~q\ : std_logic;
SIGNAL \sdram_controller|Decoder3~31_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[9][0]~q\ : std_logic;
SIGNAL \sdram_controller|Mux31~14_combout\ : std_logic;
SIGNAL \sdram_controller|Decoder3~32_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[27][0]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[11][0]~feeder_combout\ : std_logic;
SIGNAL \sdram_controller|Decoder3~29_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[11][0]~q\ : std_logic;
SIGNAL \sdram_controller|Mux31~15_combout\ : std_logic;
SIGNAL \sdram_controller|Mux31~16_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[107][0]~feeder_combout\ : std_logic;
SIGNAL \sdram_controller|Decoder3~34_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[107][0]~q\ : std_logic;
SIGNAL \sdram_controller|Decoder3~35_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[105][0]~q\ : std_logic;
SIGNAL \sdram_controller|Mux31~17_combout\ : std_logic;
SIGNAL \sdram_controller|Decoder3~36_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[123][0]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[121][0]~feeder_combout\ : std_logic;
SIGNAL \sdram_controller|Decoder3~33_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[121][0]~q\ : std_logic;
SIGNAL \sdram_controller|Mux31~18_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[89][0]~feeder_combout\ : std_logic;
SIGNAL \sdram_controller|Decoder3~22_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[89][0]~q\ : std_logic;
SIGNAL \sdram_controller|Decoder3~23_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[73][0]~q\ : std_logic;
SIGNAL \sdram_controller|Mux31~10_combout\ : std_logic;
SIGNAL \sdram_controller|Decoder3~24_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[91][0]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[75][0]~feeder_combout\ : std_logic;
SIGNAL \sdram_controller|Decoder3~20_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[75][0]~q\ : std_logic;
SIGNAL \sdram_controller|Mux31~11_combout\ : std_logic;
SIGNAL \sdram_controller|Mux31~19_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[81][0]~feeder_combout\ : std_logic;
SIGNAL \sdram_controller|Decoder3~37_combout\ : std_logic;
SIGNAL \sdram_controller|Decoder3~38_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[81][0]~q\ : std_logic;
SIGNAL \sdram_controller|Decoder3~41_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[113][0]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[49][0]~feeder_combout\ : std_logic;
SIGNAL \sdram_controller|Decoder3~39_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[49][0]~q\ : std_logic;
SIGNAL \sdram_controller|Decoder3~40_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[17][0]~q\ : std_logic;
SIGNAL \sdram_controller|Mux31~20_combout\ : std_logic;
SIGNAL \sdram_controller|Mux31~21_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[35][0]~feeder_combout\ : std_logic;
SIGNAL \sdram_controller|Decoder3~42_combout\ : std_logic;
SIGNAL \sdram_controller|Decoder3~43_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[35][0]~q\ : std_logic;
SIGNAL \sdram_controller|Decoder3~46_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[99][0]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[67][0]~feeder_combout\ : std_logic;
SIGNAL \sdram_controller|Decoder3~44_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[67][0]~q\ : std_logic;
SIGNAL \sdram_controller|Decoder3~45_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[3][0]~q\ : std_logic;
SIGNAL \sdram_controller|Mux31~22_combout\ : std_logic;
SIGNAL \sdram_controller|Mux31~23_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[33][0]~feeder_combout\ : std_logic;
SIGNAL \sdram_controller|Decoder3~48_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[33][0]~q\ : std_logic;
SIGNAL \sdram_controller|Decoder3~49_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[1][0]~q\ : std_logic;
SIGNAL \sdram_controller|Mux31~24_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[65][0]~feeder_combout\ : std_logic;
SIGNAL \sdram_controller|Decoder3~47_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[65][0]~q\ : std_logic;
SIGNAL \sdram_controller|Decoder3~50_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[97][0]~q\ : std_logic;
SIGNAL \sdram_controller|Mux31~25_combout\ : std_logic;
SIGNAL \sdram_controller|Mux31~26_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[51][0]~feeder_combout\ : std_logic;
SIGNAL \sdram_controller|Decoder3~51_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[51][0]~q\ : std_logic;
SIGNAL \sdram_controller|Decoder3~54_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[115][0]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[83][0]~feeder_combout\ : std_logic;
SIGNAL \sdram_controller|Decoder3~52_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[83][0]~q\ : std_logic;
SIGNAL \sdram_controller|Decoder3~53_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[19][0]~q\ : std_logic;
SIGNAL \sdram_controller|Mux31~27_combout\ : std_logic;
SIGNAL \sdram_controller|Mux31~28_combout\ : std_logic;
SIGNAL \sdram_controller|Mux31~29_combout\ : std_logic;
SIGNAL \sdram_controller|Mux31~30_combout\ : std_logic;
SIGNAL \sdram_controller|Mux31~41_combout\ : std_logic;
SIGNAL \sdram_controller|Mux31~42_combout\ : std_logic;
SIGNAL \sdram_controller|LessThan11~1_combout\ : std_logic;
SIGNAL \sdram_controller|SDRAM_DATA[15]~16_combout\ : std_logic;
SIGNAL \Add0~1\ : std_logic;
SIGNAL \Add0~3_combout\ : std_logic;
SIGNAL \Add0~5_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[55][1]~feeder_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[55][1]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[63][1]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[59][1]~feeder_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[59][1]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[51][1]~q\ : std_logic;
SIGNAL \sdram_controller|Mux30~17_combout\ : std_logic;
SIGNAL \sdram_controller|Mux30~18_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[33][1]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[37][1]~feeder_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[37][1]~q\ : std_logic;
SIGNAL \sdram_controller|Mux30~14_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[45][1]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[41][1]~feeder_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[41][1]~q\ : std_logic;
SIGNAL \sdram_controller|Mux30~15_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[57][1]~feeder_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[57][1]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[53][1]~feeder_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[53][1]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[49][1]~q\ : std_logic;
SIGNAL \sdram_controller|Mux30~12_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[61][1]~q\ : std_logic;
SIGNAL \sdram_controller|Mux30~13_combout\ : std_logic;
SIGNAL \sdram_controller|Mux30~16_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[43][1]~feeder_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[43][1]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[35][1]~q\ : std_logic;
SIGNAL \sdram_controller|Mux30~10_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[47][1]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[39][1]~feeder_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[39][1]~q\ : std_logic;
SIGNAL \sdram_controller|Mux30~11_combout\ : std_logic;
SIGNAL \sdram_controller|Mux30~19_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[11][1]~feeder_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[11][1]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[3][1]~q\ : std_logic;
SIGNAL \sdram_controller|Mux30~22_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[15][1]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[7][1]~feeder_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[7][1]~q\ : std_logic;
SIGNAL \sdram_controller|Mux30~23_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[9][1]~feeder_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[9][1]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[1][1]~q\ : std_logic;
SIGNAL \sdram_controller|Mux30~24_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[13][1]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[5][1]~feeder_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[5][1]~q\ : std_logic;
SIGNAL \sdram_controller|Mux30~25_combout\ : std_logic;
SIGNAL \sdram_controller|Mux30~26_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[23][1]~feeder_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[23][1]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[19][1]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[27][1]~feeder_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[27][1]~q\ : std_logic;
SIGNAL \sdram_controller|Mux30~27_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[31][1]~q\ : std_logic;
SIGNAL \sdram_controller|Mux30~28_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[21][1]~feeder_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[21][1]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[17][1]~q\ : std_logic;
SIGNAL \sdram_controller|Mux30~20_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[29][1]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[25][1]~feeder_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[25][1]~q\ : std_logic;
SIGNAL \sdram_controller|Mux30~21_combout\ : std_logic;
SIGNAL \sdram_controller|Mux30~29_combout\ : std_logic;
SIGNAL \sdram_controller|Mux30~30_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[67][1]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[75][1]~feeder_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[75][1]~q\ : std_logic;
SIGNAL \sdram_controller|Mux30~2_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[79][1]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[71][1]~feeder_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[71][1]~q\ : std_logic;
SIGNAL \sdram_controller|Mux30~3_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[65][1]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[69][1]~feeder_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[69][1]~q\ : std_logic;
SIGNAL \sdram_controller|Mux30~4_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[77][1]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[73][1]~feeder_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[73][1]~q\ : std_logic;
SIGNAL \sdram_controller|Mux30~5_combout\ : std_logic;
SIGNAL \sdram_controller|Mux30~6_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[83][1]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[91][1]~feeder_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[91][1]~q\ : std_logic;
SIGNAL \sdram_controller|Mux30~7_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[95][1]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[87][1]~feeder_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[87][1]~q\ : std_logic;
SIGNAL \sdram_controller|Mux30~8_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[81][1]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[85][1]~feeder_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[85][1]~q\ : std_logic;
SIGNAL \sdram_controller|Mux30~0_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[93][1]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[89][1]~feeder_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[89][1]~q\ : std_logic;
SIGNAL \sdram_controller|Mux30~1_combout\ : std_logic;
SIGNAL \sdram_controller|Mux30~9_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[127][1]~feeder_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[127][1]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[119][1]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[125][1]~feeder_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[125][1]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[117][1]~q\ : std_logic;
SIGNAL \sdram_controller|Mux30~38_combout\ : std_logic;
SIGNAL \sdram_controller|Mux30~39_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[103][1]~feeder_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[103][1]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[111][1]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[101][1]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[109][1]~feeder_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[109][1]~q\ : std_logic;
SIGNAL \sdram_controller|Mux30~31_combout\ : std_logic;
SIGNAL \sdram_controller|Mux30~32_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[105][1]~feeder_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[105][1]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[107][1]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[97][1]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[99][1]~feeder_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[99][1]~q\ : std_logic;
SIGNAL \sdram_controller|Mux30~35_combout\ : std_logic;
SIGNAL \sdram_controller|Mux30~36_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[115][1]~feeder_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[115][1]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[113][1]~q\ : std_logic;
SIGNAL \sdram_controller|Mux30~33_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[123][1]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[121][1]~feeder_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[121][1]~q\ : std_logic;
SIGNAL \sdram_controller|Mux30~34_combout\ : std_logic;
SIGNAL \sdram_controller|Mux30~37_combout\ : std_logic;
SIGNAL \sdram_controller|Mux30~40_combout\ : std_logic;
SIGNAL \sdram_controller|Mux30~41_combout\ : std_logic;
SIGNAL \sdram_controller|Mux30~42_combout\ : std_logic;
SIGNAL \Add0~4\ : std_logic;
SIGNAL \Add0~6_combout\ : std_logic;
SIGNAL \Add0~8_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[55][2]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[119][2]~feeder_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[119][2]~q\ : std_logic;
SIGNAL \sdram_controller|Mux29~38_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[127][2]~feeder_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[127][2]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[63][2]~q\ : std_logic;
SIGNAL \sdram_controller|Mux29~39_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[61][2]~feeder_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[61][2]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[53][2]~q\ : std_logic;
SIGNAL \sdram_controller|Mux29~31_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[125][2]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[117][2]~feeder_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[117][2]~q\ : std_logic;
SIGNAL \sdram_controller|Mux29~32_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[85][2]~feeder_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[85][2]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[93][2]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[29][2]~feeder_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[29][2]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[21][2]~q\ : std_logic;
SIGNAL \sdram_controller|Mux29~35_combout\ : std_logic;
SIGNAL \sdram_controller|Mux29~36_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[23][2]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[31][2]~feeder_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[31][2]~q\ : std_logic;
SIGNAL \sdram_controller|Mux29~33_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[87][2]~feeder_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[87][2]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[95][2]~q\ : std_logic;
SIGNAL \sdram_controller|Mux29~34_combout\ : std_logic;
SIGNAL \sdram_controller|Mux29~37_combout\ : std_logic;
SIGNAL \sdram_controller|Mux29~40_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[69][2]~feeder_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[69][2]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[101][2]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[37][2]~feeder_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[37][2]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[5][2]~q\ : std_logic;
SIGNAL \sdram_controller|Mux29~14_combout\ : std_logic;
SIGNAL \sdram_controller|Mux29~15_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[45][2]~feeder_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[45][2]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[109][2]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[77][2]~feeder_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[77][2]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[13][2]~q\ : std_logic;
SIGNAL \sdram_controller|Mux29~12_combout\ : std_logic;
SIGNAL \sdram_controller|Mux29~13_combout\ : std_logic;
SIGNAL \sdram_controller|Mux29~16_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[79][2]~feeder_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[79][2]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[15][2]~q\ : std_logic;
SIGNAL \sdram_controller|Mux29~17_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[111][2]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[47][2]~feeder_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[47][2]~q\ : std_logic;
SIGNAL \sdram_controller|Mux29~18_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[39][2]~feeder_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[39][2]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[7][2]~q\ : std_logic;
SIGNAL \sdram_controller|Mux29~10_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[103][2]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[71][2]~feeder_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[71][2]~q\ : std_logic;
SIGNAL \sdram_controller|Mux29~11_combout\ : std_logic;
SIGNAL \sdram_controller|Mux29~19_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[35][2]~feeder_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[35][2]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[3][2]~q\ : std_logic;
SIGNAL \sdram_controller|Mux29~22_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[99][2]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[67][2]~feeder_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[67][2]~q\ : std_logic;
SIGNAL \sdram_controller|Mux29~23_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[33][2]~feeder_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[33][2]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[1][2]~q\ : std_logic;
SIGNAL \sdram_controller|Mux29~24_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[97][2]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[65][2]~feeder_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[65][2]~q\ : std_logic;
SIGNAL \sdram_controller|Mux29~25_combout\ : std_logic;
SIGNAL \sdram_controller|Mux29~26_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[43][2]~feeder_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[43][2]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[107][2]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[11][2]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[75][2]~feeder_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[75][2]~q\ : std_logic;
SIGNAL \sdram_controller|Mux29~27_combout\ : std_logic;
SIGNAL \sdram_controller|Mux29~28_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[41][2]~feeder_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[41][2]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[105][2]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[73][2]~feeder_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[73][2]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[9][2]~q\ : std_logic;
SIGNAL \sdram_controller|Mux29~20_combout\ : std_logic;
SIGNAL \sdram_controller|Mux29~21_combout\ : std_logic;
SIGNAL \sdram_controller|Mux29~29_combout\ : std_logic;
SIGNAL \sdram_controller|Mux29~30_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[83][2]~feeder_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[83][2]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[115][2]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[51][2]~feeder_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[51][2]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[19][2]~q\ : std_logic;
SIGNAL \sdram_controller|Mux29~2_combout\ : std_logic;
SIGNAL \sdram_controller|Mux29~3_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[81][2]~feeder_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[81][2]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[49][2]~feeder_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[49][2]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[17][2]~q\ : std_logic;
SIGNAL \sdram_controller|Mux29~4_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[113][2]~q\ : std_logic;
SIGNAL \sdram_controller|Mux29~5_combout\ : std_logic;
SIGNAL \sdram_controller|Mux29~6_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[89][2]~feeder_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[89][2]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[25][2]~q\ : std_logic;
SIGNAL \sdram_controller|Mux29~0_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[57][2]~feeder_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[57][2]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[121][2]~q\ : std_logic;
SIGNAL \sdram_controller|Mux29~1_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[91][2]~feeder_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[91][2]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[27][2]~q\ : std_logic;
SIGNAL \sdram_controller|Mux29~7_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[123][2]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[59][2]~feeder_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[59][2]~q\ : std_logic;
SIGNAL \sdram_controller|Mux29~8_combout\ : std_logic;
SIGNAL \sdram_controller|Mux29~9_combout\ : std_logic;
SIGNAL \sdram_controller|Mux29~41_combout\ : std_logic;
SIGNAL \sdram_controller|Mux29~42_combout\ : std_logic;
SIGNAL \Add0~7\ : std_logic;
SIGNAL \Add0~9_combout\ : std_logic;
SIGNAL \Add0~11_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[91][3]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[95][3]~feeder_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[95][3]~q\ : std_logic;
SIGNAL \sdram_controller|Mux28~38_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[123][3]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[127][3]~feeder_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[127][3]~q\ : std_logic;
SIGNAL \sdram_controller|Mux28~39_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[107][3]~feeder_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[107][3]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[111][3]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[79][3]~feeder_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[79][3]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[75][3]~q\ : std_logic;
SIGNAL \sdram_controller|Mux28~31_combout\ : std_logic;
SIGNAL \sdram_controller|Mux28~32_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[43][3]~feeder_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[43][3]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[47][3]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[15][3]~feeder_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[15][3]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[11][3]~q\ : std_logic;
SIGNAL \sdram_controller|Mux28~35_combout\ : std_logic;
SIGNAL \sdram_controller|Mux28~36_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[31][3]~feeder_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[31][3]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[27][3]~q\ : std_logic;
SIGNAL \sdram_controller|Mux28~33_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[63][3]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[59][3]~feeder_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[59][3]~q\ : std_logic;
SIGNAL \sdram_controller|Mux28~34_combout\ : std_logic;
SIGNAL \sdram_controller|Mux28~37_combout\ : std_logic;
SIGNAL \sdram_controller|Mux28~40_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[37][3]~feeder_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[37][3]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[53][3]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[33][3]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[49][3]~feeder_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[49][3]~q\ : std_logic;
SIGNAL \sdram_controller|Mux28~20_combout\ : std_logic;
SIGNAL \sdram_controller|Mux28~21_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[113][3]~feeder_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[113][3]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[97][3]~q\ : std_logic;
SIGNAL \sdram_controller|Mux28~27_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[117][3]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[101][3]~feeder_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[101][3]~q\ : std_logic;
SIGNAL \sdram_controller|Mux28~28_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[81][3]~feeder_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[81][3]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[85][3]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[65][3]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[69][3]~feeder_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[69][3]~q\ : std_logic;
SIGNAL \sdram_controller|Mux28~22_combout\ : std_logic;
SIGNAL \sdram_controller|Mux28~23_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[1][3]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[5][3]~feeder_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[5][3]~q\ : std_logic;
SIGNAL \sdram_controller|Mux28~24_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[17][3]~feeder_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[17][3]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[21][3]~q\ : std_logic;
SIGNAL \sdram_controller|Mux28~25_combout\ : std_logic;
SIGNAL \sdram_controller|Mux28~26_combout\ : std_logic;
SIGNAL \sdram_controller|Mux28~29_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[103][3]~feeder_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[103][3]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[119][3]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[115][3]~feeder_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[115][3]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[99][3]~q\ : std_logic;
SIGNAL \sdram_controller|Mux28~17_combout\ : std_logic;
SIGNAL \sdram_controller|Mux28~18_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[19][3]~feeder_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[19][3]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[23][3]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[3][3]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[7][3]~feeder_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[7][3]~q\ : std_logic;
SIGNAL \sdram_controller|Mux28~14_combout\ : std_logic;
SIGNAL \sdram_controller|Mux28~15_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[71][3]~feeder_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[71][3]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[67][3]~q\ : std_logic;
SIGNAL \sdram_controller|Mux28~12_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[87][3]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[83][3]~feeder_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[83][3]~q\ : std_logic;
SIGNAL \sdram_controller|Mux28~13_combout\ : std_logic;
SIGNAL \sdram_controller|Mux28~16_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[35][3]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[51][3]~feeder_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[51][3]~q\ : std_logic;
SIGNAL \sdram_controller|Mux28~10_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[55][3]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[39][3]~feeder_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[39][3]~q\ : std_logic;
SIGNAL \sdram_controller|Mux28~11_combout\ : std_logic;
SIGNAL \sdram_controller|Mux28~19_combout\ : std_logic;
SIGNAL \sdram_controller|Mux28~30_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[25][3]~feeder_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[25][3]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[29][3]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[13][3]~feeder_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[13][3]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[9][3]~q\ : std_logic;
SIGNAL \sdram_controller|Mux28~4_combout\ : std_logic;
SIGNAL \sdram_controller|Mux28~5_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[73][3]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[77][3]~feeder_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[77][3]~q\ : std_logic;
SIGNAL \sdram_controller|Mux28~2_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[93][3]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[89][3]~feeder_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[89][3]~q\ : std_logic;
SIGNAL \sdram_controller|Mux28~3_combout\ : std_logic;
SIGNAL \sdram_controller|Mux28~6_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[45][3]~feeder_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[45][3]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[61][3]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[41][3]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[57][3]~feeder_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[57][3]~q\ : std_logic;
SIGNAL \sdram_controller|Mux28~0_combout\ : std_logic;
SIGNAL \sdram_controller|Mux28~1_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[121][3]~feeder_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[121][3]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[105][3]~q\ : std_logic;
SIGNAL \sdram_controller|Mux28~7_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[109][3]~feeder_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[109][3]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[125][3]~q\ : std_logic;
SIGNAL \sdram_controller|Mux28~8_combout\ : std_logic;
SIGNAL \sdram_controller|Mux28~9_combout\ : std_logic;
SIGNAL \sdram_controller|Mux28~41_combout\ : std_logic;
SIGNAL \sdram_controller|Mux28~42_combout\ : std_logic;
SIGNAL \Add0~10\ : std_logic;
SIGNAL \Add0~12_combout\ : std_logic;
SIGNAL \Add0~14_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[109][4]~feeder_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[109][4]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[111][4]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[101][4]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[103][4]~feeder_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[103][4]~q\ : std_logic;
SIGNAL \sdram_controller|Mux27~31_combout\ : std_logic;
SIGNAL \sdram_controller|Mux27~32_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[121][4]~feeder_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[121][4]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[123][4]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[115][4]~feeder_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[115][4]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[113][4]~q\ : std_logic;
SIGNAL \sdram_controller|Mux27~33_combout\ : std_logic;
SIGNAL \sdram_controller|Mux27~34_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[97][4]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[99][4]~feeder_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[99][4]~q\ : std_logic;
SIGNAL \sdram_controller|Mux27~35_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[105][4]~feeder_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[105][4]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[107][4]~q\ : std_logic;
SIGNAL \sdram_controller|Mux27~36_combout\ : std_logic;
SIGNAL \sdram_controller|Mux27~37_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[119][4]~feeder_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[119][4]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[117][4]~q\ : std_logic;
SIGNAL \sdram_controller|Mux27~38_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[125][4]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[127][4]~q\ : std_logic;
SIGNAL \sdram_controller|Mux27~39_combout\ : std_logic;
SIGNAL \sdram_controller|Mux27~40_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[55][4]~feeder_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[55][4]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[53][4]~q\ : std_logic;
SIGNAL \sdram_controller|Mux27~7_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[61][4]~feeder_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[61][4]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[63][4]~q\ : std_logic;
SIGNAL \sdram_controller|Mux27~8_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[57][4]~feeder_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[57][4]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[59][4]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[51][4]~feeder_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[51][4]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[49][4]~q\ : std_logic;
SIGNAL \sdram_controller|Mux27~0_combout\ : std_logic;
SIGNAL \sdram_controller|Mux27~1_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[41][4]~feeder_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[41][4]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[33][4]~q\ : std_logic;
SIGNAL \sdram_controller|Mux27~4_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[43][4]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[35][4]~feeder_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[35][4]~q\ : std_logic;
SIGNAL \sdram_controller|Mux27~5_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[37][4]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[45][4]~feeder_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[45][4]~q\ : std_logic;
SIGNAL \sdram_controller|Mux27~2_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[39][4]~feeder_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[39][4]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[47][4]~q\ : std_logic;
SIGNAL \sdram_controller|Mux27~3_combout\ : std_logic;
SIGNAL \sdram_controller|Mux27~6_combout\ : std_logic;
SIGNAL \sdram_controller|Mux27~9_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[71][4]~feeder_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[71][4]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[69][4]~q\ : std_logic;
SIGNAL \sdram_controller|Mux27~12_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[87][4]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[85][4]~feeder_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[85][4]~q\ : std_logic;
SIGNAL \sdram_controller|Mux27~13_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[67][4]~feeder_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[67][4]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[65][4]~q\ : std_logic;
SIGNAL \sdram_controller|Mux27~14_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[83][4]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[81][4]~feeder_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[81][4]~q\ : std_logic;
SIGNAL \sdram_controller|Mux27~15_combout\ : std_logic;
SIGNAL \sdram_controller|Mux27~16_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[75][4]~feeder_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[75][4]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[91][4]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[73][4]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[89][4]~feeder_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[89][4]~q\ : std_logic;
SIGNAL \sdram_controller|Mux27~10_combout\ : std_logic;
SIGNAL \sdram_controller|Mux27~11_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[77][4]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[93][4]~feeder_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[93][4]~q\ : std_logic;
SIGNAL \sdram_controller|Mux27~17_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[79][4]~feeder_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[79][4]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[95][4]~q\ : std_logic;
SIGNAL \sdram_controller|Mux27~18_combout\ : std_logic;
SIGNAL \sdram_controller|Mux27~19_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[3][4]~feeder_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[3][4]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[11][4]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[9][4]~feeder_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[9][4]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[1][4]~q\ : std_logic;
SIGNAL \sdram_controller|Mux27~24_combout\ : std_logic;
SIGNAL \sdram_controller|Mux27~25_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[7][4]~feeder_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[7][4]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[13][4]~feeder_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[13][4]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[5][4]~q\ : std_logic;
SIGNAL \sdram_controller|Mux27~22_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[15][4]~q\ : std_logic;
SIGNAL \sdram_controller|Mux27~23_combout\ : std_logic;
SIGNAL \sdram_controller|Mux27~26_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[19][4]~feeder_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[19][4]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[27][4]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[25][4]~feeder_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[25][4]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[17][4]~q\ : std_logic;
SIGNAL \sdram_controller|Mux27~20_combout\ : std_logic;
SIGNAL \sdram_controller|Mux27~21_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[23][4]~feeder_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[23][4]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[29][4]~feeder_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[29][4]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[21][4]~q\ : std_logic;
SIGNAL \sdram_controller|Mux27~27_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[31][4]~q\ : std_logic;
SIGNAL \sdram_controller|Mux27~28_combout\ : std_logic;
SIGNAL \sdram_controller|Mux27~29_combout\ : std_logic;
SIGNAL \sdram_controller|Mux27~30_combout\ : std_logic;
SIGNAL \sdram_controller|Mux27~41_combout\ : std_logic;
SIGNAL \sdram_controller|Mux27~42_combout\ : std_logic;
SIGNAL \Add0~13\ : std_logic;
SIGNAL \Add0~15_combout\ : std_logic;
SIGNAL \Add0~17_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[117][5]~feeder_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[117][5]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[53][5]~q\ : std_logic;
SIGNAL \sdram_controller|Mux26~31_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[125][5]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[61][5]~feeder_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[61][5]~q\ : std_logic;
SIGNAL \sdram_controller|Mux26~32_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[127][5]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[63][5]~feeder_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[63][5]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[55][5]~q\ : std_logic;
SIGNAL \sdram_controller|Mux26~38_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[119][5]~q\ : std_logic;
SIGNAL \sdram_controller|Mux26~39_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[29][5]~feeder_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[29][5]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[93][5]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[85][5]~feeder_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[85][5]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[21][5]~q\ : std_logic;
SIGNAL \sdram_controller|Mux26~35_combout\ : std_logic;
SIGNAL \sdram_controller|Mux26~36_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[87][5]~feeder_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[87][5]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[95][5]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[23][5]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[31][5]~feeder_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[31][5]~q\ : std_logic;
SIGNAL \sdram_controller|Mux26~33_combout\ : std_logic;
SIGNAL \sdram_controller|Mux26~34_combout\ : std_logic;
SIGNAL \sdram_controller|Mux26~37_combout\ : std_logic;
SIGNAL \sdram_controller|Mux26~40_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[77][5]~feeder_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[77][5]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[13][5]~q\ : std_logic;
SIGNAL \sdram_controller|Mux26~10_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[109][5]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[45][5]~feeder_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[45][5]~q\ : std_logic;
SIGNAL \sdram_controller|Mux26~11_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[47][5]~feeder_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[47][5]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[111][5]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[79][5]~feeder_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[79][5]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[15][5]~q\ : std_logic;
SIGNAL \sdram_controller|Mux26~17_combout\ : std_logic;
SIGNAL \sdram_controller|Mux26~18_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[69][5]~feeder_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[69][5]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[101][5]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[37][5]~feeder_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[37][5]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[5][5]~q\ : std_logic;
SIGNAL \sdram_controller|Mux26~14_combout\ : std_logic;
SIGNAL \sdram_controller|Mux26~15_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[71][5]~feeder_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[71][5]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[103][5]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[39][5]~feeder_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[39][5]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[7][5]~q\ : std_logic;
SIGNAL \sdram_controller|Mux26~12_combout\ : std_logic;
SIGNAL \sdram_controller|Mux26~13_combout\ : std_logic;
SIGNAL \sdram_controller|Mux26~16_combout\ : std_logic;
SIGNAL \sdram_controller|Mux26~19_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[65][5]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[33][5]~feeder_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[33][5]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[1][5]~q\ : std_logic;
SIGNAL \sdram_controller|Mux26~24_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[97][5]~q\ : std_logic;
SIGNAL \sdram_controller|Mux26~25_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[73][5]~feeder_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[73][5]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[105][5]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[41][5]~feeder_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[41][5]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[9][5]~q\ : std_logic;
SIGNAL \sdram_controller|Mux26~22_combout\ : std_logic;
SIGNAL \sdram_controller|Mux26~23_combout\ : std_logic;
SIGNAL \sdram_controller|Mux26~26_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[75][5]~feeder_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[75][5]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[107][5]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[11][5]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[43][5]~feeder_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[43][5]~q\ : std_logic;
SIGNAL \sdram_controller|Mux26~27_combout\ : std_logic;
SIGNAL \sdram_controller|Mux26~28_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[35][5]~feeder_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[35][5]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[3][5]~q\ : std_logic;
SIGNAL \sdram_controller|Mux26~20_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[99][5]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[67][5]~feeder_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[67][5]~q\ : std_logic;
SIGNAL \sdram_controller|Mux26~21_combout\ : std_logic;
SIGNAL \sdram_controller|Mux26~29_combout\ : std_logic;
SIGNAL \sdram_controller|Mux26~30_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[89][5]~feeder_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[89][5]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[25][5]~q\ : std_logic;
SIGNAL \sdram_controller|Mux26~2_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[121][5]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[57][5]~feeder_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[57][5]~q\ : std_logic;
SIGNAL \sdram_controller|Mux26~3_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[81][5]~feeder_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[81][5]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[49][5]~feeder_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[49][5]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[17][5]~q\ : std_logic;
SIGNAL \sdram_controller|Mux26~4_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[113][5]~q\ : std_logic;
SIGNAL \sdram_controller|Mux26~5_combout\ : std_logic;
SIGNAL \sdram_controller|Mux26~6_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[51][5]~feeder_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[51][5]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[19][5]~q\ : std_logic;
SIGNAL \sdram_controller|Mux26~0_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[115][5]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[83][5]~feeder_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[83][5]~q\ : std_logic;
SIGNAL \sdram_controller|Mux26~1_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[91][5]~feeder_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[91][5]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[27][5]~q\ : std_logic;
SIGNAL \sdram_controller|Mux26~7_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[123][5]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[59][5]~feeder_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[59][5]~q\ : std_logic;
SIGNAL \sdram_controller|Mux26~8_combout\ : std_logic;
SIGNAL \sdram_controller|Mux26~9_combout\ : std_logic;
SIGNAL \sdram_controller|Mux26~41_combout\ : std_logic;
SIGNAL \sdram_controller|Mux26~42_combout\ : std_logic;
SIGNAL \Add0~16\ : std_logic;
SIGNAL \Add0~18_combout\ : std_logic;
SIGNAL \Add0~20_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[109][6]~feeder_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[109][6]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[105][6]~q\ : std_logic;
SIGNAL \sdram_controller|Mux25~17_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[125][6]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[121][6]~feeder_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[121][6]~q\ : std_logic;
SIGNAL \sdram_controller|Mux25~18_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[45][6]~feeder_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[45][6]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[41][6]~q\ : std_logic;
SIGNAL \sdram_controller|Mux25~10_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[57][6]~feeder_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[57][6]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[61][6]~q\ : std_logic;
SIGNAL \sdram_controller|Mux25~11_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[9][6]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[25][6]~feeder_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[25][6]~q\ : std_logic;
SIGNAL \sdram_controller|Mux25~14_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[29][6]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[13][6]~feeder_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[13][6]~q\ : std_logic;
SIGNAL \sdram_controller|Mux25~15_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[89][6]~feeder_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[89][6]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[73][6]~q\ : std_logic;
SIGNAL \sdram_controller|Mux25~12_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[93][6]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[77][6]~feeder_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[77][6]~q\ : std_logic;
SIGNAL \sdram_controller|Mux25~13_combout\ : std_logic;
SIGNAL \sdram_controller|Mux25~16_combout\ : std_logic;
SIGNAL \sdram_controller|Mux25~19_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[37][6]~feeder_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[37][6]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[53][6]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[33][6]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[49][6]~feeder_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[49][6]~q\ : std_logic;
SIGNAL \sdram_controller|Mux25~20_combout\ : std_logic;
SIGNAL \sdram_controller|Mux25~21_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[81][6]~feeder_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[81][6]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[65][6]~q\ : std_logic;
SIGNAL \sdram_controller|Mux25~22_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[85][6]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[69][6]~feeder_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[69][6]~q\ : std_logic;
SIGNAL \sdram_controller|Mux25~23_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[5][6]~feeder_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[5][6]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[21][6]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[17][6]~feeder_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[17][6]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[1][6]~q\ : std_logic;
SIGNAL \sdram_controller|Mux25~24_combout\ : std_logic;
SIGNAL \sdram_controller|Mux25~25_combout\ : std_logic;
SIGNAL \sdram_controller|Mux25~26_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[97][6]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[101][6]~feeder_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[101][6]~q\ : std_logic;
SIGNAL \sdram_controller|Mux25~27_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[117][6]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[113][6]~feeder_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[113][6]~q\ : std_logic;
SIGNAL \sdram_controller|Mux25~28_combout\ : std_logic;
SIGNAL \sdram_controller|Mux25~29_combout\ : std_logic;
SIGNAL \sdram_controller|Mux25~30_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[35][6]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[39][6]~feeder_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[39][6]~q\ : std_logic;
SIGNAL \sdram_controller|Mux25~0_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[55][6]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[51][6]~feeder_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[51][6]~q\ : std_logic;
SIGNAL \sdram_controller|Mux25~1_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[115][6]~feeder_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[115][6]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[103][6]~feeder_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[103][6]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[99][6]~q\ : std_logic;
SIGNAL \sdram_controller|Mux25~7_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[119][6]~q\ : std_logic;
SIGNAL \sdram_controller|Mux25~8_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[83][6]~feeder_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[83][6]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[67][6]~q\ : std_logic;
SIGNAL \sdram_controller|Mux25~2_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[87][6]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[71][6]~feeder_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[71][6]~q\ : std_logic;
SIGNAL \sdram_controller|Mux25~3_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[7][6]~feeder_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[7][6]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[23][6]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[3][6]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[19][6]~feeder_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[19][6]~q\ : std_logic;
SIGNAL \sdram_controller|Mux25~4_combout\ : std_logic;
SIGNAL \sdram_controller|Mux25~5_combout\ : std_logic;
SIGNAL \sdram_controller|Mux25~6_combout\ : std_logic;
SIGNAL \sdram_controller|Mux25~9_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[43][6]~feeder_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[43][6]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[11][6]~q\ : std_logic;
SIGNAL \sdram_controller|Mux25~35_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[47][6]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[15][6]~feeder_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[15][6]~q\ : std_logic;
SIGNAL \sdram_controller|Mux25~36_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[79][6]~feeder_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[79][6]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[111][6]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[75][6]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[107][6]~feeder_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[107][6]~q\ : std_logic;
SIGNAL \sdram_controller|Mux25~33_combout\ : std_logic;
SIGNAL \sdram_controller|Mux25~34_combout\ : std_logic;
SIGNAL \sdram_controller|Mux25~37_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[31][6]~feeder_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[31][6]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[27][6]~q\ : std_logic;
SIGNAL \sdram_controller|Mux25~31_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[63][6]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[59][6]~feeder_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[59][6]~q\ : std_logic;
SIGNAL \sdram_controller|Mux25~32_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[127][6]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[95][6]~feeder_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[95][6]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[91][6]~q\ : std_logic;
SIGNAL \sdram_controller|Mux25~38_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[123][6]~q\ : std_logic;
SIGNAL \sdram_controller|Mux25~39_combout\ : std_logic;
SIGNAL \sdram_controller|Mux25~40_combout\ : std_logic;
SIGNAL \sdram_controller|Mux25~41_combout\ : std_logic;
SIGNAL \sdram_controller|Mux25~42_combout\ : std_logic;
SIGNAL \Add0~19\ : std_logic;
SIGNAL \Add0~21_combout\ : std_logic;
SIGNAL \Add0~23_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[121][7]~feeder_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[121][7]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[123][7]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[115][7]~feeder_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[115][7]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[113][7]~q\ : std_logic;
SIGNAL \sdram_controller|Mux24~33_combout\ : std_logic;
SIGNAL \sdram_controller|Mux24~34_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[105][7]~feeder_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[105][7]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[97][7]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[99][7]~feeder_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[99][7]~q\ : std_logic;
SIGNAL \sdram_controller|Mux24~35_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[107][7]~q\ : std_logic;
SIGNAL \sdram_controller|Mux24~36_combout\ : std_logic;
SIGNAL \sdram_controller|Mux24~37_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[127][7]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[117][7]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[119][7]~feeder_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[119][7]~q\ : std_logic;
SIGNAL \sdram_controller|Mux24~38_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[125][7]~q\ : std_logic;
SIGNAL \sdram_controller|Mux24~39_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[101][7]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[103][7]~feeder_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[103][7]~q\ : std_logic;
SIGNAL \sdram_controller|Mux24~31_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[111][7]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[109][7]~feeder_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[109][7]~q\ : std_logic;
SIGNAL \sdram_controller|Mux24~32_combout\ : std_logic;
SIGNAL \sdram_controller|Mux24~40_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[73][7]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[89][7]~feeder_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[89][7]~q\ : std_logic;
SIGNAL \sdram_controller|Mux24~0_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[91][7]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[75][7]~feeder_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[75][7]~q\ : std_logic;
SIGNAL \sdram_controller|Mux24~1_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[71][7]~feeder_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[71][7]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[69][7]~q\ : std_logic;
SIGNAL \sdram_controller|Mux24~2_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[87][7]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[85][7]~feeder_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[85][7]~q\ : std_logic;
SIGNAL \sdram_controller|Mux24~3_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[67][7]~feeder_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[67][7]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[65][7]~q\ : std_logic;
SIGNAL \sdram_controller|Mux24~4_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[83][7]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[81][7]~feeder_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[81][7]~q\ : std_logic;
SIGNAL \sdram_controller|Mux24~5_combout\ : std_logic;
SIGNAL \sdram_controller|Mux24~6_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[79][7]~feeder_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[79][7]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[95][7]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[77][7]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[93][7]~feeder_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[93][7]~q\ : std_logic;
SIGNAL \sdram_controller|Mux24~7_combout\ : std_logic;
SIGNAL \sdram_controller|Mux24~8_combout\ : std_logic;
SIGNAL \sdram_controller|Mux24~9_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[3][7]~feeder_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[3][7]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[11][7]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[9][7]~feeder_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[9][7]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[1][7]~q\ : std_logic;
SIGNAL \sdram_controller|Mux24~24_combout\ : std_logic;
SIGNAL \sdram_controller|Mux24~25_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[7][7]~feeder_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[7][7]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[5][7]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[13][7]~feeder_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[13][7]~q\ : std_logic;
SIGNAL \sdram_controller|Mux24~22_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[15][7]~q\ : std_logic;
SIGNAL \sdram_controller|Mux24~23_combout\ : std_logic;
SIGNAL \sdram_controller|Mux24~26_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[19][7]~feeder_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[19][7]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[27][7]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[25][7]~feeder_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[25][7]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[17][7]~q\ : std_logic;
SIGNAL \sdram_controller|Mux24~20_combout\ : std_logic;
SIGNAL \sdram_controller|Mux24~21_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[21][7]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[29][7]~feeder_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[29][7]~q\ : std_logic;
SIGNAL \sdram_controller|Mux24~27_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[23][7]~feeder_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[23][7]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[31][7]~q\ : std_logic;
SIGNAL \sdram_controller|Mux24~28_combout\ : std_logic;
SIGNAL \sdram_controller|Mux24~29_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[57][7]~feeder_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[57][7]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[59][7]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[51][7]~feeder_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[51][7]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[49][7]~q\ : std_logic;
SIGNAL \sdram_controller|Mux24~10_combout\ : std_logic;
SIGNAL \sdram_controller|Mux24~11_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[61][7]~feeder_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[61][7]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[63][7]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[53][7]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[55][7]~feeder_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[55][7]~q\ : std_logic;
SIGNAL \sdram_controller|Mux24~17_combout\ : std_logic;
SIGNAL \sdram_controller|Mux24~18_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[37][7]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[45][7]~feeder_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[45][7]~q\ : std_logic;
SIGNAL \sdram_controller|Mux24~12_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[47][7]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[39][7]~feeder_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[39][7]~q\ : std_logic;
SIGNAL \sdram_controller|Mux24~13_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[33][7]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[41][7]~feeder_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[41][7]~q\ : std_logic;
SIGNAL \sdram_controller|Mux24~14_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[43][7]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[35][7]~feeder_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[35][7]~q\ : std_logic;
SIGNAL \sdram_controller|Mux24~15_combout\ : std_logic;
SIGNAL \sdram_controller|Mux24~16_combout\ : std_logic;
SIGNAL \sdram_controller|Mux24~19_combout\ : std_logic;
SIGNAL \sdram_controller|Mux24~30_combout\ : std_logic;
SIGNAL \sdram_controller|Mux24~41_combout\ : std_logic;
SIGNAL \sdram_controller|Mux24~42_combout\ : std_logic;
SIGNAL \Add0~22\ : std_logic;
SIGNAL \Add0~24_combout\ : std_logic;
SIGNAL \Add0~26_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[47][8]~feeder_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[47][8]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[79][8]~feeder_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[79][8]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[15][8]~q\ : std_logic;
SIGNAL \sdram_controller|Mux23~7_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[111][8]~q\ : std_logic;
SIGNAL \sdram_controller|Mux23~8_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[5][8]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[37][8]~feeder_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[37][8]~q\ : std_logic;
SIGNAL \sdram_controller|Mux23~4_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[101][8]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[69][8]~feeder_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[69][8]~q\ : std_logic;
SIGNAL \sdram_controller|Mux23~5_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[39][8]~feeder_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[39][8]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[7][8]~q\ : std_logic;
SIGNAL \sdram_controller|Mux23~2_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[103][8]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[71][8]~feeder_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[71][8]~q\ : std_logic;
SIGNAL \sdram_controller|Mux23~3_combout\ : std_logic;
SIGNAL \sdram_controller|Mux23~6_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[45][8]~feeder_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[45][8]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[109][8]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[77][8]~feeder_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[77][8]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[13][8]~q\ : std_logic;
SIGNAL \sdram_controller|Mux23~0_combout\ : std_logic;
SIGNAL \sdram_controller|Mux23~1_combout\ : std_logic;
SIGNAL \sdram_controller|Mux23~9_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[53][8]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[117][8]~feeder_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[117][8]~q\ : std_logic;
SIGNAL \sdram_controller|Mux23~31_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[125][8]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[61][8]~feeder_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[61][8]~q\ : std_logic;
SIGNAL \sdram_controller|Mux23~32_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[29][8]~feeder_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[29][8]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[93][8]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[85][8]~feeder_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[85][8]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[21][8]~q\ : std_logic;
SIGNAL \sdram_controller|Mux23~35_combout\ : std_logic;
SIGNAL \sdram_controller|Mux23~36_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[23][8]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[31][8]~feeder_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[31][8]~q\ : std_logic;
SIGNAL \sdram_controller|Mux23~33_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[87][8]~feeder_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[87][8]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[95][8]~q\ : std_logic;
SIGNAL \sdram_controller|Mux23~34_combout\ : std_logic;
SIGNAL \sdram_controller|Mux23~37_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[127][8]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[119][8]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[55][8]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[63][8]~feeder_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[63][8]~q\ : std_logic;
SIGNAL \sdram_controller|Mux23~38_combout\ : std_logic;
SIGNAL \sdram_controller|Mux23~39_combout\ : std_logic;
SIGNAL \sdram_controller|Mux23~40_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[57][8]~feeder_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[57][8]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[121][8]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[25][8]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[89][8]~feeder_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[89][8]~q\ : std_logic;
SIGNAL \sdram_controller|Mux23~12_combout\ : std_logic;
SIGNAL \sdram_controller|Mux23~13_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[49][8]~feeder_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[49][8]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[17][8]~q\ : std_logic;
SIGNAL \sdram_controller|Mux23~14_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[113][8]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[81][8]~feeder_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[81][8]~q\ : std_logic;
SIGNAL \sdram_controller|Mux23~15_combout\ : std_logic;
SIGNAL \sdram_controller|Mux23~16_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[51][8]~feeder_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[51][8]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[19][8]~q\ : std_logic;
SIGNAL \sdram_controller|Mux23~10_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[115][8]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[83][8]~feeder_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[83][8]~q\ : std_logic;
SIGNAL \sdram_controller|Mux23~11_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[59][8]~feeder_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[59][8]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[123][8]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[91][8]~feeder_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[91][8]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[27][8]~q\ : std_logic;
SIGNAL \sdram_controller|Mux23~17_combout\ : std_logic;
SIGNAL \sdram_controller|Mux23~18_combout\ : std_logic;
SIGNAL \sdram_controller|Mux23~19_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[75][8]~feeder_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[75][8]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[107][8]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[11][8]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[43][8]~feeder_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[43][8]~q\ : std_logic;
SIGNAL \sdram_controller|Mux23~27_combout\ : std_logic;
SIGNAL \sdram_controller|Mux23~28_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[41][8]~feeder_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[41][8]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[9][8]~q\ : std_logic;
SIGNAL \sdram_controller|Mux23~22_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[73][8]~feeder_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[73][8]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[105][8]~q\ : std_logic;
SIGNAL \sdram_controller|Mux23~23_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[65][8]~feeder_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[65][8]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[97][8]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[33][8]~feeder_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[33][8]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[1][8]~q\ : std_logic;
SIGNAL \sdram_controller|Mux23~24_combout\ : std_logic;
SIGNAL \sdram_controller|Mux23~25_combout\ : std_logic;
SIGNAL \sdram_controller|Mux23~26_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[67][8]~feeder_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[67][8]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[99][8]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[35][8]~feeder_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[35][8]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[3][8]~q\ : std_logic;
SIGNAL \sdram_controller|Mux23~20_combout\ : std_logic;
SIGNAL \sdram_controller|Mux23~21_combout\ : std_logic;
SIGNAL \sdram_controller|Mux23~29_combout\ : std_logic;
SIGNAL \sdram_controller|Mux23~30_combout\ : std_logic;
SIGNAL \sdram_controller|Mux23~41_combout\ : std_logic;
SIGNAL \sdram_controller|Mux23~42_combout\ : std_logic;
SIGNAL \Add0~25\ : std_logic;
SIGNAL \Add0~27_combout\ : std_logic;
SIGNAL \Add0~29_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[59][9]~feeder_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[59][9]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[63][9]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[31][9]~feeder_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[31][9]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[27][9]~q\ : std_logic;
SIGNAL \sdram_controller|Mux22~31_combout\ : std_logic;
SIGNAL \sdram_controller|Mux22~32_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[43][9]~feeder_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[43][9]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[11][9]~q\ : std_logic;
SIGNAL \sdram_controller|Mux22~35_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[47][9]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[15][9]~feeder_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[15][9]~q\ : std_logic;
SIGNAL \sdram_controller|Mux22~36_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[79][9]~feeder_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[79][9]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[111][9]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[75][9]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[107][9]~feeder_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[107][9]~q\ : std_logic;
SIGNAL \sdram_controller|Mux22~33_combout\ : std_logic;
SIGNAL \sdram_controller|Mux22~34_combout\ : std_logic;
SIGNAL \sdram_controller|Mux22~37_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[127][9]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[123][9]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[91][9]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[95][9]~feeder_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[95][9]~q\ : std_logic;
SIGNAL \sdram_controller|Mux22~38_combout\ : std_logic;
SIGNAL \sdram_controller|Mux22~39_combout\ : std_logic;
SIGNAL \sdram_controller|Mux22~40_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[33][9]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[49][9]~feeder_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[49][9]~q\ : std_logic;
SIGNAL \sdram_controller|Mux22~20_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[37][9]~feeder_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[37][9]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[53][9]~q\ : std_logic;
SIGNAL \sdram_controller|Mux22~21_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[113][9]~feeder_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[113][9]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[117][9]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[97][9]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[101][9]~feeder_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[101][9]~q\ : std_logic;
SIGNAL \sdram_controller|Mux22~27_combout\ : std_logic;
SIGNAL \sdram_controller|Mux22~28_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[65][9]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[81][9]~feeder_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[81][9]~q\ : std_logic;
SIGNAL \sdram_controller|Mux22~22_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[85][9]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[69][9]~feeder_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[69][9]~q\ : std_logic;
SIGNAL \sdram_controller|Mux22~23_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[17][9]~feeder_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[17][9]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[1][9]~q\ : std_logic;
SIGNAL \sdram_controller|Mux22~24_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[21][9]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[5][9]~feeder_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[5][9]~q\ : std_logic;
SIGNAL \sdram_controller|Mux22~25_combout\ : std_logic;
SIGNAL \sdram_controller|Mux22~26_combout\ : std_logic;
SIGNAL \sdram_controller|Mux22~29_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[83][9]~feeder_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[83][9]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[67][9]~q\ : std_logic;
SIGNAL \sdram_controller|Mux22~12_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[87][9]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[71][9]~feeder_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[71][9]~q\ : std_logic;
SIGNAL \sdram_controller|Mux22~13_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[7][9]~feeder_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[7][9]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[23][9]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[19][9]~feeder_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[19][9]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[3][9]~q\ : std_logic;
SIGNAL \sdram_controller|Mux22~14_combout\ : std_logic;
SIGNAL \sdram_controller|Mux22~15_combout\ : std_logic;
SIGNAL \sdram_controller|Mux22~16_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[35][9]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[39][9]~feeder_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[39][9]~q\ : std_logic;
SIGNAL \sdram_controller|Mux22~10_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[55][9]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[51][9]~feeder_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[51][9]~q\ : std_logic;
SIGNAL \sdram_controller|Mux22~11_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[103][9]~feeder_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[103][9]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[99][9]~q\ : std_logic;
SIGNAL \sdram_controller|Mux22~17_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[119][9]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[115][9]~feeder_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[115][9]~q\ : std_logic;
SIGNAL \sdram_controller|Mux22~18_combout\ : std_logic;
SIGNAL \sdram_controller|Mux22~19_combout\ : std_logic;
SIGNAL \sdram_controller|Mux22~30_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[73][9]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[89][9]~feeder_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[89][9]~q\ : std_logic;
SIGNAL \sdram_controller|Mux22~2_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[93][9]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[77][9]~feeder_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[77][9]~q\ : std_logic;
SIGNAL \sdram_controller|Mux22~3_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[9][9]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[25][9]~feeder_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[25][9]~q\ : std_logic;
SIGNAL \sdram_controller|Mux22~4_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[29][9]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[13][9]~feeder_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[13][9]~q\ : std_logic;
SIGNAL \sdram_controller|Mux22~5_combout\ : std_logic;
SIGNAL \sdram_controller|Mux22~6_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[45][9]~feeder_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[45][9]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[41][9]~q\ : std_logic;
SIGNAL \sdram_controller|Mux22~0_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[57][9]~feeder_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[57][9]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[61][9]~q\ : std_logic;
SIGNAL \sdram_controller|Mux22~1_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[109][9]~feeder_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[109][9]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[105][9]~q\ : std_logic;
SIGNAL \sdram_controller|Mux22~7_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[121][9]~feeder_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[121][9]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[125][9]~q\ : std_logic;
SIGNAL \sdram_controller|Mux22~8_combout\ : std_logic;
SIGNAL \sdram_controller|Mux22~9_combout\ : std_logic;
SIGNAL \sdram_controller|Mux22~41_combout\ : std_logic;
SIGNAL \sdram_controller|Mux22~42_combout\ : std_logic;
SIGNAL \Add0~28\ : std_logic;
SIGNAL \Add0~30_combout\ : std_logic;
SIGNAL \Add0~32_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[73][10]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[89][10]~feeder_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[89][10]~q\ : std_logic;
SIGNAL \sdram_controller|Mux21~10_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[91][10]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[75][10]~feeder_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[75][10]~q\ : std_logic;
SIGNAL \sdram_controller|Mux21~11_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[77][10]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[93][10]~feeder_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[93][10]~q\ : std_logic;
SIGNAL \sdram_controller|Mux21~17_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[95][10]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[79][10]~feeder_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[79][10]~q\ : std_logic;
SIGNAL \sdram_controller|Mux21~18_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[71][10]~feeder_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[71][10]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[69][10]~q\ : std_logic;
SIGNAL \sdram_controller|Mux21~12_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[85][10]~feeder_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[85][10]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[87][10]~q\ : std_logic;
SIGNAL \sdram_controller|Mux21~13_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[81][10]~feeder_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[81][10]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[83][10]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[67][10]~feeder_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[67][10]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[65][10]~q\ : std_logic;
SIGNAL \sdram_controller|Mux21~14_combout\ : std_logic;
SIGNAL \sdram_controller|Mux21~15_combout\ : std_logic;
SIGNAL \sdram_controller|Mux21~16_combout\ : std_logic;
SIGNAL \sdram_controller|Mux21~19_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[25][10]~feeder_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[25][10]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[17][10]~q\ : std_logic;
SIGNAL \sdram_controller|Mux21~20_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[27][10]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[19][10]~feeder_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[19][10]~q\ : std_logic;
SIGNAL \sdram_controller|Mux21~21_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[13][10]~feeder_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[13][10]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[5][10]~q\ : std_logic;
SIGNAL \sdram_controller|Mux21~22_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[15][10]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[7][10]~feeder_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[7][10]~q\ : std_logic;
SIGNAL \sdram_controller|Mux21~23_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[3][10]~feeder_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[3][10]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[11][10]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[9][10]~feeder_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[9][10]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[1][10]~q\ : std_logic;
SIGNAL \sdram_controller|Mux21~24_combout\ : std_logic;
SIGNAL \sdram_controller|Mux21~25_combout\ : std_logic;
SIGNAL \sdram_controller|Mux21~26_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[21][10]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[29][10]~feeder_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[29][10]~q\ : std_logic;
SIGNAL \sdram_controller|Mux21~27_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[31][10]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[23][10]~feeder_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[23][10]~q\ : std_logic;
SIGNAL \sdram_controller|Mux21~28_combout\ : std_logic;
SIGNAL \sdram_controller|Mux21~29_combout\ : std_logic;
SIGNAL \sdram_controller|Mux21~30_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[117][10]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[119][10]~feeder_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[119][10]~q\ : std_logic;
SIGNAL \sdram_controller|Mux21~38_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[127][10]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[125][10]~q\ : std_logic;
SIGNAL \sdram_controller|Mux21~39_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[109][10]~feeder_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[109][10]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[111][10]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[101][10]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[103][10]~feeder_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[103][10]~q\ : std_logic;
SIGNAL \sdram_controller|Mux21~31_combout\ : std_logic;
SIGNAL \sdram_controller|Mux21~32_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[121][10]~feeder_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[121][10]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[123][10]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[115][10]~feeder_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[115][10]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[113][10]~q\ : std_logic;
SIGNAL \sdram_controller|Mux21~33_combout\ : std_logic;
SIGNAL \sdram_controller|Mux21~34_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[105][10]~feeder_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[105][10]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[107][10]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[97][10]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[99][10]~feeder_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[99][10]~q\ : std_logic;
SIGNAL \sdram_controller|Mux21~35_combout\ : std_logic;
SIGNAL \sdram_controller|Mux21~36_combout\ : std_logic;
SIGNAL \sdram_controller|Mux21~37_combout\ : std_logic;
SIGNAL \sdram_controller|Mux21~40_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[57][10]~feeder_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[57][10]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[59][10]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[51][10]~feeder_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[51][10]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[49][10]~q\ : std_logic;
SIGNAL \sdram_controller|Mux21~0_combout\ : std_logic;
SIGNAL \sdram_controller|Mux21~1_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[53][10]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[55][10]~feeder_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[55][10]~q\ : std_logic;
SIGNAL \sdram_controller|Mux21~7_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[63][10]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[61][10]~feeder_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[61][10]~q\ : std_logic;
SIGNAL \sdram_controller|Mux21~8_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[35][10]~feeder_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[35][10]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[43][10]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[33][10]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[41][10]~feeder_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[41][10]~q\ : std_logic;
SIGNAL \sdram_controller|Mux21~4_combout\ : std_logic;
SIGNAL \sdram_controller|Mux21~5_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[37][10]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[45][10]~feeder_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[45][10]~q\ : std_logic;
SIGNAL \sdram_controller|Mux21~2_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[47][10]~q\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[39][10]~feeder_combout\ : std_logic;
SIGNAL \sdram_controller|writeBuffer[39][10]~q\ : std_logic;
SIGNAL \sdram_controller|Mux21~3_combout\ : std_logic;
SIGNAL \sdram_controller|Mux21~6_combout\ : std_logic;
SIGNAL \sdram_controller|Mux21~9_combout\ : std_logic;
SIGNAL \sdram_controller|Mux21~41_combout\ : std_logic;
SIGNAL \sdram_controller|Mux21~42_combout\ : std_logic;
SIGNAL \sdram_controller|process_1~1_combout\ : std_logic;
SIGNAL \sdram_controller|process_1~3_combout\ : std_logic;
SIGNAL \sdram_controller|process_1~4_combout\ : std_logic;
SIGNAL \sdram_controller|process_1~5_combout\ : std_logic;
SIGNAL \sdram_controller|process_1~6_combout\ : std_logic;
SIGNAL \sdram_controller|process_1~0_combout\ : std_logic;
SIGNAL \sdram_controller|process_1~7_combout\ : std_logic;
SIGNAL \sdram_controller|LessThan10~3_combout\ : std_logic;
SIGNAL \sdram_controller|LessThan10~4_combout\ : std_logic;
SIGNAL \sdram_controller|LessThan10~5_combout\ : std_logic;
SIGNAL \sdram_controller|Equal10~0_combout\ : std_logic;
SIGNAL \sdram_controller|Equal10~1_combout\ : std_logic;
SIGNAL \sdram_controller|Equal10~2_combout\ : std_logic;
SIGNAL \sdram_controller|Selector24~0_combout\ : std_logic;
SIGNAL \sdram_controller|Equal12~0_combout\ : std_logic;
SIGNAL \sdram_controller|Equal12~1_combout\ : std_logic;
SIGNAL \sdram_controller|Equal12~2_combout\ : std_logic;
SIGNAL \sdram_controller|Equal13~0_combout\ : std_logic;
SIGNAL \sdram_controller|Equal13~1_combout\ : std_logic;
SIGNAL \sdram_controller|Equal13~2_combout\ : std_logic;
SIGNAL \sdram_controller|Equal14~0_combout\ : std_logic;
SIGNAL \sdram_controller|Equal14~1_combout\ : std_logic;
SIGNAL \sdram_controller|Selector9~0_combout\ : std_logic;
SIGNAL \sdram_controller|Selector9~1_combout\ : std_logic;
SIGNAL \sdram_controller|Selector12~0_combout\ : std_logic;
SIGNAL \sdram_controller|Selector12~1_combout\ : std_logic;
SIGNAL \sdram_controller|LessThan11~2_combout\ : std_logic;
SIGNAL \sdram_controller|Selector26~3_combout\ : std_logic;
SIGNAL \sdram_controller|Equal11~0_combout\ : std_logic;
SIGNAL \sdram_controller|Selector9~2_combout\ : std_logic;
SIGNAL \sdram_controller|Selector9~4_combout\ : std_logic;
SIGNAL \sdram_controller|Selector9~3_combout\ : std_logic;
SIGNAL \sdram_controller|Selector9~5_combout\ : std_logic;
SIGNAL \sdram_controller|Selector26~2_combout\ : std_logic;
SIGNAL \sdram_controller|Selector10~0_combout\ : std_logic;
SIGNAL \sdram_controller|Selector10~1_combout\ : std_logic;
SIGNAL \sdram_controller|Selector10~2_combout\ : std_logic;
SIGNAL \sdram_controller|Selector11~0_combout\ : std_logic;
SIGNAL \sdram_controller|Selector11~1_combout\ : std_logic;
SIGNAL \sdram_controller|Selector11~2_combout\ : std_logic;
SIGNAL \sdram_controller|Selector11~3_combout\ : std_logic;
SIGNAL \SDRAM_DATA[0]~input_o\ : std_logic;
SIGNAL \sdram_controller|Decoder0~0_combout\ : std_logic;
SIGNAL \sdram_controller|LessThan13~0_combout\ : std_logic;
SIGNAL \sdram_controller|Decoder0~1_combout\ : std_logic;
SIGNAL \sdram_controller|Decoder0~2_combout\ : std_logic;
SIGNAL \sdram_controller|Decoder0~3_combout\ : std_logic;
SIGNAL \sdram_controller|Decoder0~5_combout\ : std_logic;
SIGNAL \sdram_controller|readBuffer[3][0]~q\ : std_logic;
SIGNAL \sdram_controller|Decoder0~4_combout\ : std_logic;
SIGNAL \sdram_controller|readBuffer[1][0]~q\ : std_logic;
SIGNAL \sdram_controller|Decoder0~7_combout\ : std_logic;
SIGNAL \sdram_controller|readBuffer[5][0]~q\ : std_logic;
SIGNAL \sdram_controller|readBuffer[7][0]~feeder_combout\ : std_logic;
SIGNAL \sdram_controller|Decoder0~6_combout\ : std_logic;
SIGNAL \sdram_controller|readBuffer[7][0]~q\ : std_logic;
SIGNAL \sdram_controller|dataOut[0]~16_combout\ : std_logic;
SIGNAL \sdram_controller|dataOut[0]~17_combout\ : std_logic;
SIGNAL \receivedData[2][1]~0_combout\ : std_logic;
SIGNAL \sdram_controller|dataOut[0]~40_combout\ : std_logic;
SIGNAL \sdram_controller|dataOut[0]~18_combout\ : std_logic;
SIGNAL \receivedData[2][0]~1_combout\ : std_logic;
SIGNAL \receivedData[2][0]~q\ : std_logic;
SIGNAL \LED_Reg[0]~feeder_combout\ : std_logic;
SIGNAL \LED_Reg[0]~0_combout\ : std_logic;
SIGNAL \SDRAM_DATA[1]~input_o\ : std_logic;
SIGNAL \sdram_controller|readBuffer[7][1]~feeder_combout\ : std_logic;
SIGNAL \sdram_controller|readBuffer[7][1]~q\ : std_logic;
SIGNAL \sdram_controller|readBuffer[3][1]~q\ : std_logic;
SIGNAL \sdram_controller|readBuffer[1][1]~q\ : std_logic;
SIGNAL \sdram_controller|readBuffer[5][1]~feeder_combout\ : std_logic;
SIGNAL \sdram_controller|readBuffer[5][1]~q\ : std_logic;
SIGNAL \sdram_controller|dataOut[1]~19_combout\ : std_logic;
SIGNAL \sdram_controller|dataOut[1]~20_combout\ : std_logic;
SIGNAL \sdram_controller|dataOut[1]~21_combout\ : std_logic;
SIGNAL \receivedData[2][1]~q\ : std_logic;
SIGNAL \LED_Reg[1]~feeder_combout\ : std_logic;
SIGNAL \sdram_controller|dataOut[2]~41_combout\ : std_logic;
SIGNAL \SDRAM_DATA[2]~input_o\ : std_logic;
SIGNAL \sdram_controller|readBuffer[5][2]~feeder_combout\ : std_logic;
SIGNAL \sdram_controller|readBuffer[5][2]~q\ : std_logic;
SIGNAL \sdram_controller|readBuffer[1][2]~q\ : std_logic;
SIGNAL \sdram_controller|readBuffer[7][2]~q\ : std_logic;
SIGNAL \sdram_controller|readBuffer[3][2]~feeder_combout\ : std_logic;
SIGNAL \sdram_controller|readBuffer[3][2]~q\ : std_logic;
SIGNAL \sdram_controller|dataOut[2]~22_combout\ : std_logic;
SIGNAL \sdram_controller|dataOut[2]~23_combout\ : std_logic;
SIGNAL \sdram_controller|dataOut[2]~24_combout\ : std_logic;
SIGNAL \receivedData[2][2]~feeder_combout\ : std_logic;
SIGNAL \receivedData[2][2]~q\ : std_logic;
SIGNAL \LED_Reg[2]~feeder_combout\ : std_logic;
SIGNAL \SDRAM_DATA[3]~input_o\ : std_logic;
SIGNAL \sdram_controller|readBuffer[7][3]~feeder_combout\ : std_logic;
SIGNAL \sdram_controller|readBuffer[7][3]~q\ : std_logic;
SIGNAL \sdram_controller|readBuffer[3][3]~q\ : std_logic;
SIGNAL \sdram_controller|readBuffer[5][3]~q\ : std_logic;
SIGNAL \sdram_controller|readBuffer[1][3]~feeder_combout\ : std_logic;
SIGNAL \sdram_controller|readBuffer[1][3]~q\ : std_logic;
SIGNAL \sdram_controller|dataOut[3]~25_combout\ : std_logic;
SIGNAL \sdram_controller|dataOut[3]~26_combout\ : std_logic;
SIGNAL \sdram_controller|dataOut[3]~27_combout\ : std_logic;
SIGNAL \sdram_controller|dataOut[3]~28_combout\ : std_logic;
SIGNAL \receivedData[2][3]~feeder_combout\ : std_logic;
SIGNAL \receivedData[2][3]~q\ : std_logic;
SIGNAL \LED_Reg[3]~feeder_combout\ : std_logic;
SIGNAL \SDRAM_DATA[4]~input_o\ : std_logic;
SIGNAL \sdram_controller|readBuffer[3][4]~feeder_combout\ : std_logic;
SIGNAL \sdram_controller|readBuffer[3][4]~q\ : std_logic;
SIGNAL \sdram_controller|readBuffer[1][4]~q\ : std_logic;
SIGNAL \sdram_controller|readBuffer[5][4]~q\ : std_logic;
SIGNAL \sdram_controller|readBuffer[7][4]~feeder_combout\ : std_logic;
SIGNAL \sdram_controller|readBuffer[7][4]~q\ : std_logic;
SIGNAL \sdram_controller|dataOut[4]~29_combout\ : std_logic;
SIGNAL \sdram_controller|dataOut[4]~30_combout\ : std_logic;
SIGNAL \sdram_controller|dataOut[4]~31_combout\ : std_logic;
SIGNAL \receivedData[2][4]~feeder_combout\ : std_logic;
SIGNAL \receivedData[2][4]~q\ : std_logic;
SIGNAL \LED_Reg[4]~feeder_combout\ : std_logic;
SIGNAL \sdram_controller|dataOut[5]~42_combout\ : std_logic;
SIGNAL \SDRAM_DATA[5]~input_o\ : std_logic;
SIGNAL \sdram_controller|readBuffer[1][5]~q\ : std_logic;
SIGNAL \sdram_controller|readBuffer[5][5]~feeder_combout\ : std_logic;
SIGNAL \sdram_controller|readBuffer[5][5]~q\ : std_logic;
SIGNAL \sdram_controller|dataOut[5]~32_combout\ : std_logic;
SIGNAL \sdram_controller|readBuffer[7][5]~q\ : std_logic;
SIGNAL \sdram_controller|readBuffer[3][5]~q\ : std_logic;
SIGNAL \sdram_controller|dataOut[5]~33_combout\ : std_logic;
SIGNAL \sdram_controller|dataOut[5]~43_combout\ : std_logic;
SIGNAL \receivedData[2][5]~feeder_combout\ : std_logic;
SIGNAL \receivedData[2][5]~q\ : std_logic;
SIGNAL \LED_Reg[5]~feeder_combout\ : std_logic;
SIGNAL \sdram_controller|dataOut[6]~34_combout\ : std_logic;
SIGNAL \SDRAM_DATA[6]~input_o\ : std_logic;
SIGNAL \sdram_controller|readBuffer[7][6]~feeder_combout\ : std_logic;
SIGNAL \sdram_controller|readBuffer[7][6]~q\ : std_logic;
SIGNAL \sdram_controller|readBuffer[1][6]~q\ : std_logic;
SIGNAL \sdram_controller|readBuffer[3][6]~feeder_combout\ : std_logic;
SIGNAL \sdram_controller|readBuffer[3][6]~q\ : std_logic;
SIGNAL \sdram_controller|dataOut[6]~35_combout\ : std_logic;
SIGNAL \sdram_controller|readBuffer[5][6]~feeder_combout\ : std_logic;
SIGNAL \sdram_controller|readBuffer[5][6]~q\ : std_logic;
SIGNAL \sdram_controller|dataOut[6]~36_combout\ : std_logic;
SIGNAL \sdram_controller|dataOut[6]~44_combout\ : std_logic;
SIGNAL \receivedData[2][6]~feeder_combout\ : std_logic;
SIGNAL \receivedData[2][6]~q\ : std_logic;
SIGNAL \LED_Reg[6]~feeder_combout\ : std_logic;
SIGNAL \SDRAM_DATA[7]~input_o\ : std_logic;
SIGNAL \sdram_controller|readBuffer[7][7]~feeder_combout\ : std_logic;
SIGNAL \sdram_controller|readBuffer[7][7]~q\ : std_logic;
SIGNAL \sdram_controller|readBuffer[3][7]~q\ : std_logic;
SIGNAL \sdram_controller|readBuffer[5][7]~q\ : std_logic;
SIGNAL \sdram_controller|readBuffer[1][7]~feeder_combout\ : std_logic;
SIGNAL \sdram_controller|readBuffer[1][7]~q\ : std_logic;
SIGNAL \sdram_controller|dataOut[7]~37_combout\ : std_logic;
SIGNAL \sdram_controller|dataOut[7]~38_combout\ : std_logic;
SIGNAL \sdram_controller|dataOut[7]~39_combout\ : std_logic;
SIGNAL \receivedData[2][7]~feeder_combout\ : std_logic;
SIGNAL \receivedData[2][7]~q\ : std_logic;
SIGNAL \LED_Reg[7]~feeder_combout\ : std_logic;
SIGNAL \sdram_controller|readBurstLengthReg\ : std_logic_vector(8 DOWNTO 0);
SIGNAL transmitCount : std_logic_vector(9 DOWNTO 0);
SIGNAL \sdram_controller|burstLengthReg\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \clock_generator|altpll_component|auto_generated|wire_pll1_clk\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \sdram_controller|refreshCount\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \sdram_controller|stateCycleCount\ : std_logic_vector(16 DOWNTO 0);
SIGNAL \sdram_controller|readBufferReadCount\ : std_logic_vector(9 DOWNTO 0);
SIGNAL receiveCount : std_logic_vector(9 DOWNTO 0);
SIGNAL \sdram_controller|writeBufferWriteCount\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \sdram_controller|byteMaskReg\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \sdram_controller|writeBurstLengthReg\ : std_logic_vector(8 DOWNTO 0);
SIGNAL LED_Reg : std_logic_vector(7 DOWNTO 0);
SIGNAL \clock_generator|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\ : std_logic;
SIGNAL \ALT_INV_reset~input_o\ : std_logic;
SIGNAL \sdram_controller|ALT_INV_SDRAM_DATA[15]~16_combout\ : std_logic;

BEGIN

ww_clk <= clk;
ww_reset <= reset;
ww_enable <= enable;
SDRAM_ADDR <= ww_SDRAM_ADDR;
SDRAM_BANK_ADDR <= ww_SDRAM_BANK_ADDR;
SDRAM_BYTE_MASK <= ww_SDRAM_BYTE_MASK;
SDRAM_RAS <= ww_SDRAM_RAS;
SDRAM_CAS <= ww_SDRAM_CAS;
SDRAM_CLK_EN <= ww_SDRAM_CLK_EN;
SDRAM_CLK <= ww_SDRAM_CLK;
SDRAM_WRITE_EN <= ww_SDRAM_WRITE_EN;
SDRAM_CHIP_SEL <= ww_SDRAM_CHIP_SEL;
LEDs <= ww_LEDs;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\clock_generator|altpll_component|auto_generated|pll1_INCLK_bus\ <= (gnd & \clk~input_o\);

\clock_generator|altpll_component|auto_generated|wire_pll1_clk\(0) <= \clock_generator|altpll_component|auto_generated|pll1_CLK_bus\(0);
\clock_generator|altpll_component|auto_generated|wire_pll1_clk\(1) <= \clock_generator|altpll_component|auto_generated|pll1_CLK_bus\(1);
\clock_generator|altpll_component|auto_generated|wire_pll1_clk\(2) <= \clock_generator|altpll_component|auto_generated|pll1_CLK_bus\(2);
\clock_generator|altpll_component|auto_generated|wire_pll1_clk\(3) <= \clock_generator|altpll_component|auto_generated|pll1_CLK_bus\(3);
\clock_generator|altpll_component|auto_generated|wire_pll1_clk\(4) <= \clock_generator|altpll_component|auto_generated|pll1_CLK_bus\(4);

\~QUARTUS_CREATED_ADC1~_CHSEL_bus\ <= (\~QUARTUS_CREATED_GND~I_combout\ & \~QUARTUS_CREATED_GND~I_combout\ & \~QUARTUS_CREATED_GND~I_combout\ & \~QUARTUS_CREATED_GND~I_combout\ & \~QUARTUS_CREATED_GND~I_combout\);

\~QUARTUS_CREATED_ADC2~_CHSEL_bus\ <= (\~QUARTUS_CREATED_GND~I_combout\ & \~QUARTUS_CREATED_GND~I_combout\ & \~QUARTUS_CREATED_GND~I_combout\ & \~QUARTUS_CREATED_GND~I_combout\ & \~QUARTUS_CREATED_GND~I_combout\);

\clock_generator|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \clock_generator|altpll_component|auto_generated|wire_pll1_clk\(0));

\clk~inputclkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \clk~input_o\);
\clock_generator|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\ <= NOT \clock_generator|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\;
\ALT_INV_reset~input_o\ <= NOT \reset~input_o\;
\sdram_controller|ALT_INV_SDRAM_DATA[15]~16_combout\ <= NOT \sdram_controller|SDRAM_DATA[15]~16_combout\;

-- Location: LCCOMB_X43_Y38_N24
\~QUARTUS_CREATED_GND~I\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \~QUARTUS_CREATED_GND~I_combout\ = GND

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \~QUARTUS_CREATED_GND~I_combout\);

-- Location: IOOBUF_X78_Y3_N16
\SDRAM_ADDR[0]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \sdram_controller|Selector24~0_combout\,
	devoe => ww_devoe,
	o => ww_SDRAM_ADDR(0));

-- Location: IOOBUF_X78_Y16_N24
\SDRAM_ADDR[1]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \sdram_controller|Selector24~0_combout\,
	devoe => ww_devoe,
	o => ww_SDRAM_ADDR(1));

-- Location: IOOBUF_X78_Y15_N23
\SDRAM_ADDR[2]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \sdram_controller|Selector24~0_combout\,
	devoe => ww_devoe,
	o => ww_SDRAM_ADDR(2));

-- Location: IOOBUF_X78_Y3_N23
\SDRAM_ADDR[3]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_SDRAM_ADDR(3));

-- Location: IOOBUF_X78_Y15_N16
\SDRAM_ADDR[4]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \sdram_controller|Selector24~0_combout\,
	devoe => ww_devoe,
	o => ww_SDRAM_ADDR(4));

-- Location: IOOBUF_X78_Y20_N16
\SDRAM_ADDR[5]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \sdram_controller|Selector24~0_combout\,
	devoe => ww_devoe,
	o => ww_SDRAM_ADDR(5));

-- Location: IOOBUF_X78_Y20_N24
\SDRAM_ADDR[6]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_SDRAM_ADDR(6));

-- Location: IOOBUF_X78_Y24_N24
\SDRAM_ADDR[7]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_SDRAM_ADDR(7));

-- Location: IOOBUF_X78_Y24_N16
\SDRAM_ADDR[8]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_SDRAM_ADDR(8));

-- Location: IOOBUF_X78_Y24_N9
\SDRAM_ADDR[9]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_SDRAM_ADDR(9));

-- Location: IOOBUF_X78_Y20_N9
\SDRAM_ADDR[10]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \sdram_controller|Selector12~1_combout\,
	devoe => ww_devoe,
	o => ww_SDRAM_ADDR(10));

-- Location: IOOBUF_X78_Y24_N2
\SDRAM_ADDR[11]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_SDRAM_ADDR(11));

-- Location: IOOBUF_X78_Y20_N2
\SDRAM_ADDR[12]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_SDRAM_ADDR(12));

-- Location: IOOBUF_X78_Y18_N9
\SDRAM_BANK_ADDR[0]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_SDRAM_BANK_ADDR(0));

-- Location: IOOBUF_X78_Y18_N2
\SDRAM_BANK_ADDR[1]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_SDRAM_BANK_ADDR(1));

-- Location: IOOBUF_X78_Y17_N2
\SDRAM_BYTE_MASK[0]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \sdram_controller|Selector26~3_combout\,
	devoe => ww_devoe,
	o => ww_SDRAM_BYTE_MASK(0));

-- Location: IOOBUF_X78_Y30_N2
\SDRAM_BYTE_MASK[1]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \sdram_controller|Selector26~3_combout\,
	devoe => ww_devoe,
	o => ww_SDRAM_BYTE_MASK(1));

-- Location: IOOBUF_X78_Y21_N16
\SDRAM_RAS~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \sdram_controller|Selector9~5_combout\,
	devoe => ww_devoe,
	o => ww_SDRAM_RAS);

-- Location: IOOBUF_X78_Y21_N23
\SDRAM_CAS~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \sdram_controller|Selector10~2_combout\,
	devoe => ww_devoe,
	o => ww_SDRAM_CAS);

-- Location: IOOBUF_X78_Y23_N2
\SDRAM_CLK_EN~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_SDRAM_CLK_EN);

-- Location: IOOBUF_X78_Y36_N24
\SDRAM_CLK~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \clock_generator|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	devoe => ww_devoe,
	o => ww_SDRAM_CLK);

-- Location: IOOBUF_X78_Y17_N23
\SDRAM_WRITE_EN~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \sdram_controller|Selector11~3_combout\,
	devoe => ww_devoe,
	o => ww_SDRAM_WRITE_EN);

-- Location: IOOBUF_X78_Y17_N16
\SDRAM_CHIP_SEL~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_SDRAM_CHIP_SEL);

-- Location: IOOBUF_X46_Y54_N2
\LEDs[0]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => LED_Reg(0),
	devoe => ww_devoe,
	o => ww_LEDs(0));

-- Location: IOOBUF_X46_Y54_N23
\LEDs[1]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => LED_Reg(1),
	devoe => ww_devoe,
	o => ww_LEDs(1));

-- Location: IOOBUF_X51_Y54_N16
\LEDs[2]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => LED_Reg(2),
	devoe => ww_devoe,
	o => ww_LEDs(2));

-- Location: IOOBUF_X46_Y54_N9
\LEDs[3]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => LED_Reg(3),
	devoe => ww_devoe,
	o => ww_LEDs(3));

-- Location: IOOBUF_X56_Y54_N30
\LEDs[4]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => LED_Reg(4),
	devoe => ww_devoe,
	o => ww_LEDs(4));

-- Location: IOOBUF_X58_Y54_N23
\LEDs[5]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => LED_Reg(5),
	devoe => ww_devoe,
	o => ww_LEDs(5));

-- Location: IOOBUF_X66_Y54_N23
\LEDs[6]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => LED_Reg(6),
	devoe => ww_devoe,
	o => ww_LEDs(6));

-- Location: IOOBUF_X56_Y54_N9
\LEDs[7]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => LED_Reg(7),
	devoe => ww_devoe,
	o => ww_LEDs(7));

-- Location: IOOBUF_X78_Y16_N2
\SDRAM_DATA[0]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \sdram_controller|Mux31~42_combout\,
	oe => \sdram_controller|SDRAM_DATA[15]~16_combout\,
	devoe => ww_devoe,
	o => SDRAM_DATA(0));

-- Location: IOOBUF_X78_Y16_N9
\SDRAM_DATA[1]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \sdram_controller|Mux30~42_combout\,
	oe => \sdram_controller|SDRAM_DATA[15]~16_combout\,
	devoe => ww_devoe,
	o => SDRAM_DATA(1));

-- Location: IOOBUF_X78_Y3_N2
\SDRAM_DATA[2]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \sdram_controller|Mux29~42_combout\,
	oe => \sdram_controller|SDRAM_DATA[15]~16_combout\,
	devoe => ww_devoe,
	o => SDRAM_DATA(2));

-- Location: IOOBUF_X78_Y3_N9
\SDRAM_DATA[3]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \sdram_controller|Mux28~42_combout\,
	oe => \sdram_controller|SDRAM_DATA[15]~16_combout\,
	devoe => ww_devoe,
	o => SDRAM_DATA(3));

-- Location: IOOBUF_X78_Y15_N9
\SDRAM_DATA[4]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \sdram_controller|Mux27~42_combout\,
	oe => \sdram_controller|SDRAM_DATA[15]~16_combout\,
	devoe => ww_devoe,
	o => SDRAM_DATA(4));

-- Location: IOOBUF_X78_Y15_N2
\SDRAM_DATA[5]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \sdram_controller|Mux26~42_combout\,
	oe => \sdram_controller|SDRAM_DATA[15]~16_combout\,
	devoe => ww_devoe,
	o => SDRAM_DATA(5));

-- Location: IOOBUF_X78_Y16_N16
\SDRAM_DATA[6]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \sdram_controller|Mux25~42_combout\,
	oe => \sdram_controller|SDRAM_DATA[15]~16_combout\,
	devoe => ww_devoe,
	o => SDRAM_DATA(6));

-- Location: IOOBUF_X78_Y17_N9
\SDRAM_DATA[7]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \sdram_controller|Mux24~42_combout\,
	oe => \sdram_controller|SDRAM_DATA[15]~16_combout\,
	devoe => ww_devoe,
	o => SDRAM_DATA(7));

-- Location: IOOBUF_X78_Y23_N9
\SDRAM_DATA[8]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \sdram_controller|Mux23~42_combout\,
	oe => \sdram_controller|SDRAM_DATA[15]~16_combout\,
	devoe => ww_devoe,
	o => SDRAM_DATA(8));

-- Location: IOOBUF_X78_Y30_N9
\SDRAM_DATA[9]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \sdram_controller|Mux22~42_combout\,
	oe => \sdram_controller|SDRAM_DATA[15]~16_combout\,
	devoe => ww_devoe,
	o => SDRAM_DATA(9));

-- Location: IOOBUF_X78_Y29_N2
\SDRAM_DATA[10]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \sdram_controller|Mux21~42_combout\,
	oe => \sdram_controller|SDRAM_DATA[15]~16_combout\,
	devoe => ww_devoe,
	o => SDRAM_DATA(10));

-- Location: IOOBUF_X78_Y29_N9
\SDRAM_DATA[11]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => \sdram_controller|ALT_INV_SDRAM_DATA[15]~16_combout\,
	oe => VCC,
	devoe => ww_devoe,
	o => SDRAM_DATA(11));

-- Location: IOOBUF_X78_Y31_N9
\SDRAM_DATA[12]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => \sdram_controller|ALT_INV_SDRAM_DATA[15]~16_combout\,
	oe => VCC,
	devoe => ww_devoe,
	o => SDRAM_DATA(12));

-- Location: IOOBUF_X78_Y31_N23
\SDRAM_DATA[13]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => \sdram_controller|ALT_INV_SDRAM_DATA[15]~16_combout\,
	oe => VCC,
	devoe => ww_devoe,
	o => SDRAM_DATA(13));

-- Location: IOOBUF_X78_Y31_N16
\SDRAM_DATA[14]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => \sdram_controller|ALT_INV_SDRAM_DATA[15]~16_combout\,
	oe => VCC,
	devoe => ww_devoe,
	o => SDRAM_DATA(14));

-- Location: IOOBUF_X78_Y31_N2
\SDRAM_DATA[15]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => \sdram_controller|ALT_INV_SDRAM_DATA[15]~16_combout\,
	oe => VCC,
	devoe => ww_devoe,
	o => SDRAM_DATA(15));

-- Location: IOIBUF_X46_Y54_N29
\reset~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_reset,
	o => \reset~input_o\);

-- Location: IOIBUF_X34_Y0_N29
\clk~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_clk,
	o => \clk~input_o\);

-- Location: PLL_1
\clock_generator|altpll_component|auto_generated|pll1\ : fiftyfivenm_pll
-- pragma translate_off
GENERIC MAP (
	auto_settings => "false",
	bandwidth_type => "medium",
	c0_high => 2,
	c0_initial => 1,
	c0_low => 2,
	c0_mode => "even",
	c0_ph => 0,
	c1_high => 0,
	c1_initial => 0,
	c1_low => 0,
	c1_mode => "bypass",
	c1_ph => 0,
	c1_use_casc_in => "off",
	c2_high => 0,
	c2_initial => 0,
	c2_low => 0,
	c2_mode => "bypass",
	c2_ph => 0,
	c2_use_casc_in => "off",
	c3_high => 0,
	c3_initial => 0,
	c3_low => 0,
	c3_mode => "bypass",
	c3_ph => 0,
	c3_use_casc_in => "off",
	c4_high => 0,
	c4_initial => 0,
	c4_low => 0,
	c4_mode => "bypass",
	c4_ph => 0,
	c4_use_casc_in => "off",
	charge_pump_current_bits => 1,
	clk0_counter => "c0",
	clk0_divide_by => 7,
	clk0_duty_cycle => 50,
	clk0_multiply_by => 10,
	clk0_phase_shift => "0",
	clk1_counter => "unused",
	clk1_divide_by => 0,
	clk1_duty_cycle => 50,
	clk1_multiply_by => 0,
	clk1_phase_shift => "0",
	clk2_counter => "unused",
	clk2_divide_by => 0,
	clk2_duty_cycle => 50,
	clk2_multiply_by => 0,
	clk2_phase_shift => "0",
	clk3_counter => "unused",
	clk3_divide_by => 0,
	clk3_duty_cycle => 50,
	clk3_multiply_by => 0,
	clk3_phase_shift => "0",
	clk4_counter => "unused",
	clk4_divide_by => 0,
	clk4_duty_cycle => 50,
	clk4_multiply_by => 0,
	clk4_phase_shift => "0",
	compensate_clock => "clock0",
	inclk0_input_frequency => 10000,
	inclk1_input_frequency => 0,
	loop_filter_c_bits => 0,
	loop_filter_r_bits => 20,
	m => 40,
	m_initial => 1,
	m_ph => 0,
	n => 7,
	operation_mode => "normal",
	pfd_max => 200000,
	pfd_min => 3076,
	self_reset_on_loss_lock => "off",
	simulation_type => "functional",
	switch_over_type => "auto",
	vco_center => 1538,
	vco_divide_by => 0,
	vco_frequency_control => "auto",
	vco_max => 3333,
	vco_min => 1538,
	vco_multiply_by => 0,
	vco_phase_shift_step => 218,
	vco_post_scale => 2)
-- pragma translate_on
PORT MAP (
	areset => \ALT_INV_reset~input_o\,
	fbin => \clock_generator|altpll_component|auto_generated|wire_pll1_fbout\,
	inclk => \clock_generator|altpll_component|auto_generated|pll1_INCLK_bus\,
	locked => \clock_generator|altpll_component|auto_generated|wire_pll1_locked\,
	fbout => \clock_generator|altpll_component|auto_generated|wire_pll1_fbout\,
	clk => \clock_generator|altpll_component|auto_generated|pll1_CLK_bus\);

-- Location: CLKCTRL_G18
\clock_generator|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl\ : fiftyfivenm_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \clock_generator|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \clock_generator|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\);

-- Location: LCCOMB_X64_Y23_N16
\sdram_controller|stateCycleCount[0]~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|stateCycleCount[0]~17_combout\ = \sdram_controller|stateCycleCount\(0) $ (VCC)
-- \sdram_controller|stateCycleCount[0]~18\ = CARRY(\sdram_controller|stateCycleCount\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \sdram_controller|stateCycleCount\(0),
	datad => VCC,
	combout => \sdram_controller|stateCycleCount[0]~17_combout\,
	cout => \sdram_controller|stateCycleCount[0]~18\);

-- Location: LCCOMB_X63_Y22_N2
\sdram_controller|controllerState.SDRAM_POWER_UP~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|controllerState.SDRAM_POWER_UP~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \sdram_controller|controllerState.SDRAM_POWER_UP~feeder_combout\);

-- Location: LCCOMB_X52_Y29_N2
\sdram_controller|Add24~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Add24~0_combout\ = \sdram_controller|refreshCount\(0) $ (VCC)
-- \sdram_controller|Add24~1\ = CARRY(\sdram_controller|refreshCount\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \sdram_controller|refreshCount\(0),
	datad => VCC,
	combout => \sdram_controller|Add24~0_combout\,
	cout => \sdram_controller|Add24~1\);

-- Location: IOIBUF_X51_Y54_N29
\enable~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_enable,
	o => \enable~input_o\);

-- Location: LCCOMB_X62_Y24_N18
\clock_generator|altpll_component|auto_generated|pll_lock_sync~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \clock_generator|altpll_component|auto_generated|pll_lock_sync~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \clock_generator|altpll_component|auto_generated|pll_lock_sync~feeder_combout\);

-- Location: FF_X62_Y24_N19
\clock_generator|altpll_component|auto_generated|pll_lock_sync\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_generator|altpll_component|auto_generated|wire_pll1_locked\,
	d => \clock_generator|altpll_component|auto_generated|pll_lock_sync~feeder_combout\,
	clrn => \reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clock_generator|altpll_component|auto_generated|pll_lock_sync~q\);

-- Location: LCCOMB_X62_Y24_N8
\s_enable~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \s_enable~0_combout\ = (\clock_generator|altpll_component|auto_generated|wire_pll1_locked\ & (\enable~input_o\ & \clock_generator|altpll_component|auto_generated|pll_lock_sync~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \clock_generator|altpll_component|auto_generated|wire_pll1_locked\,
	datac => \enable~input_o\,
	datad => \clock_generator|altpll_component|auto_generated|pll_lock_sync~q\,
	combout => \s_enable~0_combout\);

-- Location: FF_X52_Y29_N3
\sdram_controller|refreshCount[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_generator|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sdram_controller|Add24~0_combout\,
	clrn => \reset~input_o\,
	ena => \s_enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|refreshCount\(0));

-- Location: LCCOMB_X52_Y29_N4
\sdram_controller|Add24~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Add24~2_combout\ = (\sdram_controller|refreshCount\(1) & (!\sdram_controller|Add24~1\)) # (!\sdram_controller|refreshCount\(1) & ((\sdram_controller|Add24~1\) # (GND)))
-- \sdram_controller|Add24~3\ = CARRY((!\sdram_controller|Add24~1\) # (!\sdram_controller|refreshCount\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|refreshCount\(1),
	datad => VCC,
	cin => \sdram_controller|Add24~1\,
	combout => \sdram_controller|Add24~2_combout\,
	cout => \sdram_controller|Add24~3\);

-- Location: LCCOMB_X51_Y28_N12
\sdram_controller|refreshCount~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|refreshCount~4_combout\ = (!\sdram_controller|Equal15~9_combout\ & \sdram_controller|Add24~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \sdram_controller|Equal15~9_combout\,
	datad => \sdram_controller|Add24~2_combout\,
	combout => \sdram_controller|refreshCount~4_combout\);

-- Location: FF_X51_Y28_N13
\sdram_controller|refreshCount[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_generator|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sdram_controller|refreshCount~4_combout\,
	clrn => \reset~input_o\,
	ena => \s_enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|refreshCount\(1));

-- Location: LCCOMB_X52_Y29_N6
\sdram_controller|Add24~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Add24~4_combout\ = (\sdram_controller|refreshCount\(2) & (\sdram_controller|Add24~3\ $ (GND))) # (!\sdram_controller|refreshCount\(2) & (!\sdram_controller|Add24~3\ & VCC))
-- \sdram_controller|Add24~5\ = CARRY((\sdram_controller|refreshCount\(2) & !\sdram_controller|Add24~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|refreshCount\(2),
	datad => VCC,
	cin => \sdram_controller|Add24~3\,
	combout => \sdram_controller|Add24~4_combout\,
	cout => \sdram_controller|Add24~5\);

-- Location: FF_X52_Y29_N7
\sdram_controller|refreshCount[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_generator|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sdram_controller|Add24~4_combout\,
	clrn => \reset~input_o\,
	ena => \s_enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|refreshCount\(2));

-- Location: LCCOMB_X52_Y29_N8
\sdram_controller|Add24~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Add24~6_combout\ = (\sdram_controller|refreshCount\(3) & (!\sdram_controller|Add24~5\)) # (!\sdram_controller|refreshCount\(3) & ((\sdram_controller|Add24~5\) # (GND)))
-- \sdram_controller|Add24~7\ = CARRY((!\sdram_controller|Add24~5\) # (!\sdram_controller|refreshCount\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|refreshCount\(3),
	datad => VCC,
	cin => \sdram_controller|Add24~5\,
	combout => \sdram_controller|Add24~6_combout\,
	cout => \sdram_controller|Add24~7\);

-- Location: LCCOMB_X51_Y28_N0
\sdram_controller|refreshCount~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|refreshCount~3_combout\ = (!\sdram_controller|Equal15~9_combout\ & \sdram_controller|Add24~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \sdram_controller|Equal15~9_combout\,
	datad => \sdram_controller|Add24~6_combout\,
	combout => \sdram_controller|refreshCount~3_combout\);

-- Location: FF_X51_Y28_N1
\sdram_controller|refreshCount[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_generator|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sdram_controller|refreshCount~3_combout\,
	clrn => \reset~input_o\,
	ena => \s_enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|refreshCount\(3));

-- Location: LCCOMB_X52_Y29_N10
\sdram_controller|Add24~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Add24~8_combout\ = (\sdram_controller|refreshCount\(4) & (\sdram_controller|Add24~7\ $ (GND))) # (!\sdram_controller|refreshCount\(4) & (!\sdram_controller|Add24~7\ & VCC))
-- \sdram_controller|Add24~9\ = CARRY((\sdram_controller|refreshCount\(4) & !\sdram_controller|Add24~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \sdram_controller|refreshCount\(4),
	datad => VCC,
	cin => \sdram_controller|Add24~7\,
	combout => \sdram_controller|Add24~8_combout\,
	cout => \sdram_controller|Add24~9\);

-- Location: LCCOMB_X51_Y28_N22
\sdram_controller|refreshCount~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|refreshCount~2_combout\ = (!\sdram_controller|Equal15~9_combout\ & \sdram_controller|Add24~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \sdram_controller|Equal15~9_combout\,
	datad => \sdram_controller|Add24~8_combout\,
	combout => \sdram_controller|refreshCount~2_combout\);

-- Location: FF_X51_Y28_N23
\sdram_controller|refreshCount[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_generator|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sdram_controller|refreshCount~2_combout\,
	clrn => \reset~input_o\,
	ena => \s_enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|refreshCount\(4));

-- Location: LCCOMB_X52_Y29_N12
\sdram_controller|Add24~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Add24~10_combout\ = (\sdram_controller|refreshCount\(5) & (!\sdram_controller|Add24~9\)) # (!\sdram_controller|refreshCount\(5) & ((\sdram_controller|Add24~9\) # (GND)))
-- \sdram_controller|Add24~11\ = CARRY((!\sdram_controller|Add24~9\) # (!\sdram_controller|refreshCount\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|refreshCount\(5),
	datad => VCC,
	cin => \sdram_controller|Add24~9\,
	combout => \sdram_controller|Add24~10_combout\,
	cout => \sdram_controller|Add24~11\);

-- Location: FF_X52_Y29_N13
\sdram_controller|refreshCount[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_generator|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sdram_controller|Add24~10_combout\,
	clrn => \reset~input_o\,
	ena => \s_enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|refreshCount\(5));

-- Location: LCCOMB_X52_Y29_N14
\sdram_controller|Add24~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Add24~12_combout\ = (\sdram_controller|refreshCount\(6) & (\sdram_controller|Add24~11\ $ (GND))) # (!\sdram_controller|refreshCount\(6) & (!\sdram_controller|Add24~11\ & VCC))
-- \sdram_controller|Add24~13\ = CARRY((\sdram_controller|refreshCount\(6) & !\sdram_controller|Add24~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \sdram_controller|refreshCount\(6),
	datad => VCC,
	cin => \sdram_controller|Add24~11\,
	combout => \sdram_controller|Add24~12_combout\,
	cout => \sdram_controller|Add24~13\);

-- Location: LCCOMB_X51_Y28_N28
\sdram_controller|refreshCount~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|refreshCount~1_combout\ = (!\sdram_controller|Equal15~9_combout\ & \sdram_controller|Add24~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \sdram_controller|Equal15~9_combout\,
	datad => \sdram_controller|Add24~12_combout\,
	combout => \sdram_controller|refreshCount~1_combout\);

-- Location: FF_X51_Y28_N29
\sdram_controller|refreshCount[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_generator|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sdram_controller|refreshCount~1_combout\,
	clrn => \reset~input_o\,
	ena => \s_enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|refreshCount\(6));

-- Location: LCCOMB_X51_Y28_N10
\sdram_controller|Equal15~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Equal15~7_combout\ = (\sdram_controller|refreshCount\(3) & (\sdram_controller|refreshCount\(6) & (\sdram_controller|refreshCount\(4) & !\sdram_controller|refreshCount\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|refreshCount\(3),
	datab => \sdram_controller|refreshCount\(6),
	datac => \sdram_controller|refreshCount\(4),
	datad => \sdram_controller|refreshCount\(5),
	combout => \sdram_controller|Equal15~7_combout\);

-- Location: LCCOMB_X51_Y28_N30
\sdram_controller|Equal15~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Equal15~8_combout\ = (\sdram_controller|Equal15~7_combout\ & (!\sdram_controller|refreshCount\(2) & (\sdram_controller|refreshCount\(0) & !\sdram_controller|refreshCount\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|Equal15~7_combout\,
	datab => \sdram_controller|refreshCount\(2),
	datac => \sdram_controller|refreshCount\(0),
	datad => \sdram_controller|refreshCount\(1),
	combout => \sdram_controller|Equal15~8_combout\);

-- Location: LCCOMB_X52_Y29_N16
\sdram_controller|Add24~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Add24~14_combout\ = (\sdram_controller|refreshCount\(7) & (!\sdram_controller|Add24~13\)) # (!\sdram_controller|refreshCount\(7) & ((\sdram_controller|Add24~13\) # (GND)))
-- \sdram_controller|Add24~15\ = CARRY((!\sdram_controller|Add24~13\) # (!\sdram_controller|refreshCount\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \sdram_controller|refreshCount\(7),
	datad => VCC,
	cin => \sdram_controller|Add24~13\,
	combout => \sdram_controller|Add24~14_combout\,
	cout => \sdram_controller|Add24~15\);

-- Location: FF_X52_Y29_N17
\sdram_controller|refreshCount[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_generator|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sdram_controller|Add24~14_combout\,
	clrn => \reset~input_o\,
	ena => \s_enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|refreshCount\(7));

-- Location: LCCOMB_X52_Y29_N18
\sdram_controller|Add24~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Add24~16_combout\ = (\sdram_controller|refreshCount\(8) & (\sdram_controller|Add24~15\ $ (GND))) # (!\sdram_controller|refreshCount\(8) & (!\sdram_controller|Add24~15\ & VCC))
-- \sdram_controller|Add24~17\ = CARRY((\sdram_controller|refreshCount\(8) & !\sdram_controller|Add24~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \sdram_controller|refreshCount\(8),
	datad => VCC,
	cin => \sdram_controller|Add24~15\,
	combout => \sdram_controller|Add24~16_combout\,
	cout => \sdram_controller|Add24~17\);

-- Location: FF_X52_Y29_N19
\sdram_controller|refreshCount[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_generator|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sdram_controller|Add24~16_combout\,
	clrn => \reset~input_o\,
	ena => \s_enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|refreshCount\(8));

-- Location: LCCOMB_X52_Y29_N20
\sdram_controller|Add24~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Add24~18_combout\ = (\sdram_controller|refreshCount\(9) & (!\sdram_controller|Add24~17\)) # (!\sdram_controller|refreshCount\(9) & ((\sdram_controller|Add24~17\) # (GND)))
-- \sdram_controller|Add24~19\ = CARRY((!\sdram_controller|Add24~17\) # (!\sdram_controller|refreshCount\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \sdram_controller|refreshCount\(9),
	datad => VCC,
	cin => \sdram_controller|Add24~17\,
	combout => \sdram_controller|Add24~18_combout\,
	cout => \sdram_controller|Add24~19\);

-- Location: FF_X52_Y29_N21
\sdram_controller|refreshCount[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_generator|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sdram_controller|Add24~18_combout\,
	clrn => \reset~input_o\,
	ena => \s_enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|refreshCount\(9));

-- Location: LCCOMB_X52_Y29_N22
\sdram_controller|Add24~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Add24~20_combout\ = (\sdram_controller|refreshCount\(10) & (\sdram_controller|Add24~19\ $ (GND))) # (!\sdram_controller|refreshCount\(10) & (!\sdram_controller|Add24~19\ & VCC))
-- \sdram_controller|Add24~21\ = CARRY((\sdram_controller|refreshCount\(10) & !\sdram_controller|Add24~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|refreshCount\(10),
	datad => VCC,
	cin => \sdram_controller|Add24~19\,
	combout => \sdram_controller|Add24~20_combout\,
	cout => \sdram_controller|Add24~21\);

-- Location: LCCOMB_X51_Y28_N2
\sdram_controller|refreshCount~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|refreshCount~0_combout\ = (!\sdram_controller|Equal15~9_combout\ & \sdram_controller|Add24~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \sdram_controller|Equal15~9_combout\,
	datad => \sdram_controller|Add24~20_combout\,
	combout => \sdram_controller|refreshCount~0_combout\);

-- Location: FF_X51_Y28_N3
\sdram_controller|refreshCount[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_generator|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sdram_controller|refreshCount~0_combout\,
	clrn => \reset~input_o\,
	ena => \s_enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|refreshCount\(10));

-- Location: LCCOMB_X52_Y29_N24
\sdram_controller|Add24~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Add24~22_combout\ = (\sdram_controller|refreshCount\(11) & (!\sdram_controller|Add24~21\)) # (!\sdram_controller|refreshCount\(11) & ((\sdram_controller|Add24~21\) # (GND)))
-- \sdram_controller|Add24~23\ = CARRY((!\sdram_controller|Add24~21\) # (!\sdram_controller|refreshCount\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \sdram_controller|refreshCount\(11),
	datad => VCC,
	cin => \sdram_controller|Add24~21\,
	combout => \sdram_controller|Add24~22_combout\,
	cout => \sdram_controller|Add24~23\);

-- Location: FF_X52_Y29_N25
\sdram_controller|refreshCount[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_generator|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sdram_controller|Add24~22_combout\,
	clrn => \reset~input_o\,
	ena => \s_enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|refreshCount\(11));

-- Location: LCCOMB_X52_Y29_N26
\sdram_controller|Add24~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Add24~24_combout\ = (\sdram_controller|refreshCount\(12) & (\sdram_controller|Add24~23\ $ (GND))) # (!\sdram_controller|refreshCount\(12) & (!\sdram_controller|Add24~23\ & VCC))
-- \sdram_controller|Add24~25\ = CARRY((\sdram_controller|refreshCount\(12) & !\sdram_controller|Add24~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|refreshCount\(12),
	datad => VCC,
	cin => \sdram_controller|Add24~23\,
	combout => \sdram_controller|Add24~24_combout\,
	cout => \sdram_controller|Add24~25\);

-- Location: FF_X52_Y29_N27
\sdram_controller|refreshCount[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_generator|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sdram_controller|Add24~24_combout\,
	clrn => \reset~input_o\,
	ena => \s_enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|refreshCount\(12));

-- Location: LCCOMB_X52_Y29_N28
\sdram_controller|Add24~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Add24~26_combout\ = (\sdram_controller|refreshCount\(13) & (!\sdram_controller|Add24~25\)) # (!\sdram_controller|refreshCount\(13) & ((\sdram_controller|Add24~25\) # (GND)))
-- \sdram_controller|Add24~27\ = CARRY((!\sdram_controller|Add24~25\) # (!\sdram_controller|refreshCount\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \sdram_controller|refreshCount\(13),
	datad => VCC,
	cin => \sdram_controller|Add24~25\,
	combout => \sdram_controller|Add24~26_combout\,
	cout => \sdram_controller|Add24~27\);

-- Location: FF_X52_Y29_N29
\sdram_controller|refreshCount[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_generator|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sdram_controller|Add24~26_combout\,
	clrn => \reset~input_o\,
	ena => \s_enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|refreshCount\(13));

-- Location: LCCOMB_X52_Y29_N30
\sdram_controller|Add24~28\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Add24~28_combout\ = (\sdram_controller|refreshCount\(14) & (\sdram_controller|Add24~27\ $ (GND))) # (!\sdram_controller|refreshCount\(14) & (!\sdram_controller|Add24~27\ & VCC))
-- \sdram_controller|Add24~29\ = CARRY((\sdram_controller|refreshCount\(14) & !\sdram_controller|Add24~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|refreshCount\(14),
	datad => VCC,
	cin => \sdram_controller|Add24~27\,
	combout => \sdram_controller|Add24~28_combout\,
	cout => \sdram_controller|Add24~29\);

-- Location: FF_X52_Y29_N31
\sdram_controller|refreshCount[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_generator|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sdram_controller|Add24~28_combout\,
	clrn => \reset~input_o\,
	ena => \s_enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|refreshCount\(14));

-- Location: LCCOMB_X52_Y28_N0
\sdram_controller|Add24~30\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Add24~30_combout\ = (\sdram_controller|refreshCount\(15) & (!\sdram_controller|Add24~29\)) # (!\sdram_controller|refreshCount\(15) & ((\sdram_controller|Add24~29\) # (GND)))
-- \sdram_controller|Add24~31\ = CARRY((!\sdram_controller|Add24~29\) # (!\sdram_controller|refreshCount\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \sdram_controller|refreshCount\(15),
	datad => VCC,
	cin => \sdram_controller|Add24~29\,
	combout => \sdram_controller|Add24~30_combout\,
	cout => \sdram_controller|Add24~31\);

-- Location: FF_X52_Y28_N1
\sdram_controller|refreshCount[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_generator|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sdram_controller|Add24~30_combout\,
	clrn => \reset~input_o\,
	ena => \s_enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|refreshCount\(15));

-- Location: LCCOMB_X52_Y28_N2
\sdram_controller|Add24~32\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Add24~32_combout\ = (\sdram_controller|refreshCount\(16) & (\sdram_controller|Add24~31\ $ (GND))) # (!\sdram_controller|refreshCount\(16) & (!\sdram_controller|Add24~31\ & VCC))
-- \sdram_controller|Add24~33\ = CARRY((\sdram_controller|refreshCount\(16) & !\sdram_controller|Add24~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \sdram_controller|refreshCount\(16),
	datad => VCC,
	cin => \sdram_controller|Add24~31\,
	combout => \sdram_controller|Add24~32_combout\,
	cout => \sdram_controller|Add24~33\);

-- Location: FF_X52_Y28_N3
\sdram_controller|refreshCount[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_generator|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sdram_controller|Add24~32_combout\,
	clrn => \reset~input_o\,
	ena => \s_enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|refreshCount\(16));

-- Location: LCCOMB_X52_Y28_N4
\sdram_controller|Add24~34\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Add24~34_combout\ = (\sdram_controller|refreshCount\(17) & (!\sdram_controller|Add24~33\)) # (!\sdram_controller|refreshCount\(17) & ((\sdram_controller|Add24~33\) # (GND)))
-- \sdram_controller|Add24~35\ = CARRY((!\sdram_controller|Add24~33\) # (!\sdram_controller|refreshCount\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \sdram_controller|refreshCount\(17),
	datad => VCC,
	cin => \sdram_controller|Add24~33\,
	combout => \sdram_controller|Add24~34_combout\,
	cout => \sdram_controller|Add24~35\);

-- Location: FF_X52_Y28_N5
\sdram_controller|refreshCount[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_generator|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sdram_controller|Add24~34_combout\,
	clrn => \reset~input_o\,
	ena => \s_enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|refreshCount\(17));

-- Location: LCCOMB_X52_Y28_N6
\sdram_controller|Add24~36\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Add24~36_combout\ = (\sdram_controller|refreshCount\(18) & (\sdram_controller|Add24~35\ $ (GND))) # (!\sdram_controller|refreshCount\(18) & (!\sdram_controller|Add24~35\ & VCC))
-- \sdram_controller|Add24~37\ = CARRY((\sdram_controller|refreshCount\(18) & !\sdram_controller|Add24~35\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|refreshCount\(18),
	datad => VCC,
	cin => \sdram_controller|Add24~35\,
	combout => \sdram_controller|Add24~36_combout\,
	cout => \sdram_controller|Add24~37\);

-- Location: FF_X52_Y28_N7
\sdram_controller|refreshCount[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_generator|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sdram_controller|Add24~36_combout\,
	clrn => \reset~input_o\,
	ena => \s_enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|refreshCount\(18));

-- Location: LCCOMB_X51_Y28_N26
\sdram_controller|Equal15~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Equal15~3_combout\ = (!\sdram_controller|refreshCount\(16) & (!\sdram_controller|refreshCount\(18) & (!\sdram_controller|refreshCount\(15) & !\sdram_controller|refreshCount\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|refreshCount\(16),
	datab => \sdram_controller|refreshCount\(18),
	datac => \sdram_controller|refreshCount\(15),
	datad => \sdram_controller|refreshCount\(17),
	combout => \sdram_controller|Equal15~3_combout\);

-- Location: LCCOMB_X52_Y28_N8
\sdram_controller|Add24~38\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Add24~38_combout\ = (\sdram_controller|refreshCount\(19) & (!\sdram_controller|Add24~37\)) # (!\sdram_controller|refreshCount\(19) & ((\sdram_controller|Add24~37\) # (GND)))
-- \sdram_controller|Add24~39\ = CARRY((!\sdram_controller|Add24~37\) # (!\sdram_controller|refreshCount\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \sdram_controller|refreshCount\(19),
	datad => VCC,
	cin => \sdram_controller|Add24~37\,
	combout => \sdram_controller|Add24~38_combout\,
	cout => \sdram_controller|Add24~39\);

-- Location: FF_X52_Y28_N9
\sdram_controller|refreshCount[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_generator|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sdram_controller|Add24~38_combout\,
	clrn => \reset~input_o\,
	ena => \s_enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|refreshCount\(19));

-- Location: LCCOMB_X52_Y28_N10
\sdram_controller|Add24~40\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Add24~40_combout\ = (\sdram_controller|refreshCount\(20) & (\sdram_controller|Add24~39\ $ (GND))) # (!\sdram_controller|refreshCount\(20) & (!\sdram_controller|Add24~39\ & VCC))
-- \sdram_controller|Add24~41\ = CARRY((\sdram_controller|refreshCount\(20) & !\sdram_controller|Add24~39\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|refreshCount\(20),
	datad => VCC,
	cin => \sdram_controller|Add24~39\,
	combout => \sdram_controller|Add24~40_combout\,
	cout => \sdram_controller|Add24~41\);

-- Location: FF_X52_Y28_N11
\sdram_controller|refreshCount[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_generator|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sdram_controller|Add24~40_combout\,
	clrn => \reset~input_o\,
	ena => \s_enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|refreshCount\(20));

-- Location: LCCOMB_X52_Y28_N12
\sdram_controller|Add24~42\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Add24~42_combout\ = (\sdram_controller|refreshCount\(21) & (!\sdram_controller|Add24~41\)) # (!\sdram_controller|refreshCount\(21) & ((\sdram_controller|Add24~41\) # (GND)))
-- \sdram_controller|Add24~43\ = CARRY((!\sdram_controller|Add24~41\) # (!\sdram_controller|refreshCount\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|refreshCount\(21),
	datad => VCC,
	cin => \sdram_controller|Add24~41\,
	combout => \sdram_controller|Add24~42_combout\,
	cout => \sdram_controller|Add24~43\);

-- Location: FF_X52_Y28_N13
\sdram_controller|refreshCount[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_generator|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sdram_controller|Add24~42_combout\,
	clrn => \reset~input_o\,
	ena => \s_enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|refreshCount\(21));

-- Location: LCCOMB_X52_Y28_N14
\sdram_controller|Add24~44\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Add24~44_combout\ = (\sdram_controller|refreshCount\(22) & (\sdram_controller|Add24~43\ $ (GND))) # (!\sdram_controller|refreshCount\(22) & (!\sdram_controller|Add24~43\ & VCC))
-- \sdram_controller|Add24~45\ = CARRY((\sdram_controller|refreshCount\(22) & !\sdram_controller|Add24~43\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \sdram_controller|refreshCount\(22),
	datad => VCC,
	cin => \sdram_controller|Add24~43\,
	combout => \sdram_controller|Add24~44_combout\,
	cout => \sdram_controller|Add24~45\);

-- Location: FF_X52_Y28_N15
\sdram_controller|refreshCount[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_generator|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sdram_controller|Add24~44_combout\,
	clrn => \reset~input_o\,
	ena => \s_enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|refreshCount\(22));

-- Location: LCCOMB_X52_Y28_N16
\sdram_controller|Add24~46\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Add24~46_combout\ = (\sdram_controller|refreshCount\(23) & (!\sdram_controller|Add24~45\)) # (!\sdram_controller|refreshCount\(23) & ((\sdram_controller|Add24~45\) # (GND)))
-- \sdram_controller|Add24~47\ = CARRY((!\sdram_controller|Add24~45\) # (!\sdram_controller|refreshCount\(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \sdram_controller|refreshCount\(23),
	datad => VCC,
	cin => \sdram_controller|Add24~45\,
	combout => \sdram_controller|Add24~46_combout\,
	cout => \sdram_controller|Add24~47\);

-- Location: FF_X52_Y28_N17
\sdram_controller|refreshCount[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_generator|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sdram_controller|Add24~46_combout\,
	clrn => \reset~input_o\,
	ena => \s_enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|refreshCount\(23));

-- Location: LCCOMB_X52_Y28_N18
\sdram_controller|Add24~48\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Add24~48_combout\ = (\sdram_controller|refreshCount\(24) & (\sdram_controller|Add24~47\ $ (GND))) # (!\sdram_controller|refreshCount\(24) & (!\sdram_controller|Add24~47\ & VCC))
-- \sdram_controller|Add24~49\ = CARRY((\sdram_controller|refreshCount\(24) & !\sdram_controller|Add24~47\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \sdram_controller|refreshCount\(24),
	datad => VCC,
	cin => \sdram_controller|Add24~47\,
	combout => \sdram_controller|Add24~48_combout\,
	cout => \sdram_controller|Add24~49\);

-- Location: FF_X52_Y28_N19
\sdram_controller|refreshCount[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_generator|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sdram_controller|Add24~48_combout\,
	clrn => \reset~input_o\,
	ena => \s_enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|refreshCount\(24));

-- Location: LCCOMB_X52_Y28_N20
\sdram_controller|Add24~50\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Add24~50_combout\ = (\sdram_controller|refreshCount\(25) & (!\sdram_controller|Add24~49\)) # (!\sdram_controller|refreshCount\(25) & ((\sdram_controller|Add24~49\) # (GND)))
-- \sdram_controller|Add24~51\ = CARRY((!\sdram_controller|Add24~49\) # (!\sdram_controller|refreshCount\(25)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \sdram_controller|refreshCount\(25),
	datad => VCC,
	cin => \sdram_controller|Add24~49\,
	combout => \sdram_controller|Add24~50_combout\,
	cout => \sdram_controller|Add24~51\);

-- Location: FF_X52_Y28_N21
\sdram_controller|refreshCount[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_generator|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sdram_controller|Add24~50_combout\,
	clrn => \reset~input_o\,
	ena => \s_enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|refreshCount\(25));

-- Location: LCCOMB_X52_Y28_N22
\sdram_controller|Add24~52\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Add24~52_combout\ = (\sdram_controller|refreshCount\(26) & (\sdram_controller|Add24~51\ $ (GND))) # (!\sdram_controller|refreshCount\(26) & (!\sdram_controller|Add24~51\ & VCC))
-- \sdram_controller|Add24~53\ = CARRY((\sdram_controller|refreshCount\(26) & !\sdram_controller|Add24~51\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|refreshCount\(26),
	datad => VCC,
	cin => \sdram_controller|Add24~51\,
	combout => \sdram_controller|Add24~52_combout\,
	cout => \sdram_controller|Add24~53\);

-- Location: FF_X52_Y28_N23
\sdram_controller|refreshCount[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_generator|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sdram_controller|Add24~52_combout\,
	clrn => \reset~input_o\,
	ena => \s_enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|refreshCount\(26));

-- Location: LCCOMB_X51_Y28_N18
\sdram_controller|Equal15~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Equal15~1_combout\ = (!\sdram_controller|refreshCount\(23) & (!\sdram_controller|refreshCount\(26) & (!\sdram_controller|refreshCount\(25) & !\sdram_controller|refreshCount\(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|refreshCount\(23),
	datab => \sdram_controller|refreshCount\(26),
	datac => \sdram_controller|refreshCount\(25),
	datad => \sdram_controller|refreshCount\(24),
	combout => \sdram_controller|Equal15~1_combout\);

-- Location: LCCOMB_X51_Y28_N4
\sdram_controller|Equal15~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Equal15~2_combout\ = (!\sdram_controller|refreshCount\(21) & (!\sdram_controller|refreshCount\(19) & (!\sdram_controller|refreshCount\(20) & !\sdram_controller|refreshCount\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|refreshCount\(21),
	datab => \sdram_controller|refreshCount\(19),
	datac => \sdram_controller|refreshCount\(20),
	datad => \sdram_controller|refreshCount\(22),
	combout => \sdram_controller|Equal15~2_combout\);

-- Location: LCCOMB_X52_Y28_N24
\sdram_controller|Add24~54\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Add24~54_combout\ = (\sdram_controller|refreshCount\(27) & (!\sdram_controller|Add24~53\)) # (!\sdram_controller|refreshCount\(27) & ((\sdram_controller|Add24~53\) # (GND)))
-- \sdram_controller|Add24~55\ = CARRY((!\sdram_controller|Add24~53\) # (!\sdram_controller|refreshCount\(27)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \sdram_controller|refreshCount\(27),
	datad => VCC,
	cin => \sdram_controller|Add24~53\,
	combout => \sdram_controller|Add24~54_combout\,
	cout => \sdram_controller|Add24~55\);

-- Location: FF_X52_Y28_N25
\sdram_controller|refreshCount[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_generator|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sdram_controller|Add24~54_combout\,
	clrn => \reset~input_o\,
	ena => \s_enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|refreshCount\(27));

-- Location: LCCOMB_X52_Y28_N26
\sdram_controller|Add24~56\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Add24~56_combout\ = (\sdram_controller|refreshCount\(28) & (\sdram_controller|Add24~55\ $ (GND))) # (!\sdram_controller|refreshCount\(28) & (!\sdram_controller|Add24~55\ & VCC))
-- \sdram_controller|Add24~57\ = CARRY((\sdram_controller|refreshCount\(28) & !\sdram_controller|Add24~55\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|refreshCount\(28),
	datad => VCC,
	cin => \sdram_controller|Add24~55\,
	combout => \sdram_controller|Add24~56_combout\,
	cout => \sdram_controller|Add24~57\);

-- Location: FF_X52_Y28_N27
\sdram_controller|refreshCount[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_generator|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sdram_controller|Add24~56_combout\,
	clrn => \reset~input_o\,
	ena => \s_enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|refreshCount\(28));

-- Location: LCCOMB_X52_Y28_N28
\sdram_controller|Add24~58\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Add24~58_combout\ = (\sdram_controller|refreshCount\(29) & (!\sdram_controller|Add24~57\)) # (!\sdram_controller|refreshCount\(29) & ((\sdram_controller|Add24~57\) # (GND)))
-- \sdram_controller|Add24~59\ = CARRY((!\sdram_controller|Add24~57\) # (!\sdram_controller|refreshCount\(29)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \sdram_controller|refreshCount\(29),
	datad => VCC,
	cin => \sdram_controller|Add24~57\,
	combout => \sdram_controller|Add24~58_combout\,
	cout => \sdram_controller|Add24~59\);

-- Location: FF_X52_Y28_N29
\sdram_controller|refreshCount[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_generator|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sdram_controller|Add24~58_combout\,
	clrn => \reset~input_o\,
	ena => \s_enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|refreshCount\(29));

-- Location: LCCOMB_X52_Y28_N30
\sdram_controller|Add24~60\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Add24~60_combout\ = \sdram_controller|refreshCount\(30) $ (!\sdram_controller|Add24~59\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|refreshCount\(30),
	cin => \sdram_controller|Add24~59\,
	combout => \sdram_controller|Add24~60_combout\);

-- Location: FF_X52_Y28_N31
\sdram_controller|refreshCount[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_generator|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sdram_controller|Add24~60_combout\,
	clrn => \reset~input_o\,
	ena => \s_enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|refreshCount\(30));

-- Location: LCCOMB_X51_Y28_N16
\sdram_controller|Equal15~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Equal15~0_combout\ = (!\sdram_controller|refreshCount\(27) & (!\sdram_controller|refreshCount\(29) & (!\sdram_controller|refreshCount\(30) & !\sdram_controller|refreshCount\(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|refreshCount\(27),
	datab => \sdram_controller|refreshCount\(29),
	datac => \sdram_controller|refreshCount\(30),
	datad => \sdram_controller|refreshCount\(28),
	combout => \sdram_controller|Equal15~0_combout\);

-- Location: LCCOMB_X51_Y28_N24
\sdram_controller|Equal15~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Equal15~4_combout\ = (\sdram_controller|Equal15~3_combout\ & (\sdram_controller|Equal15~1_combout\ & (\sdram_controller|Equal15~2_combout\ & \sdram_controller|Equal15~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|Equal15~3_combout\,
	datab => \sdram_controller|Equal15~1_combout\,
	datac => \sdram_controller|Equal15~2_combout\,
	datad => \sdram_controller|Equal15~0_combout\,
	combout => \sdram_controller|Equal15~4_combout\);

-- Location: LCCOMB_X51_Y29_N24
\sdram_controller|Equal15~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Equal15~6_combout\ = (\sdram_controller|refreshCount\(10) & (!\sdram_controller|refreshCount\(7) & (!\sdram_controller|refreshCount\(9) & !\sdram_controller|refreshCount\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|refreshCount\(10),
	datab => \sdram_controller|refreshCount\(7),
	datac => \sdram_controller|refreshCount\(9),
	datad => \sdram_controller|refreshCount\(8),
	combout => \sdram_controller|Equal15~6_combout\);

-- Location: LCCOMB_X52_Y29_N0
\sdram_controller|Equal15~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Equal15~5_combout\ = (!\sdram_controller|refreshCount\(12) & (!\sdram_controller|refreshCount\(13) & (!\sdram_controller|refreshCount\(14) & !\sdram_controller|refreshCount\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|refreshCount\(12),
	datab => \sdram_controller|refreshCount\(13),
	datac => \sdram_controller|refreshCount\(14),
	datad => \sdram_controller|refreshCount\(11),
	combout => \sdram_controller|Equal15~5_combout\);

-- Location: LCCOMB_X51_Y28_N8
\sdram_controller|Equal15~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Equal15~9_combout\ = (\sdram_controller|Equal15~8_combout\ & (\sdram_controller|Equal15~4_combout\ & (\sdram_controller|Equal15~6_combout\ & \sdram_controller|Equal15~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|Equal15~8_combout\,
	datab => \sdram_controller|Equal15~4_combout\,
	datac => \sdram_controller|Equal15~6_combout\,
	datad => \sdram_controller|Equal15~5_combout\,
	combout => \sdram_controller|Equal15~9_combout\);

-- Location: LCCOMB_X66_Y20_N26
\sdram_controller|refreshPending~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|refreshPending~0_combout\ = (\sdram_controller|refreshPending~q\ & ((!\sdram_controller|Equal15~9_combout\))) # (!\sdram_controller|refreshPending~q\ & (\sdram_controller|controllerState.SDRAM_IDLE~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|controllerState.SDRAM_IDLE~q\,
	datac => \sdram_controller|refreshPending~q\,
	datad => \sdram_controller|Equal15~9_combout\,
	combout => \sdram_controller|refreshPending~0_combout\);

-- Location: FF_X66_Y20_N27
\sdram_controller|refreshPending\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_generator|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sdram_controller|refreshPending~0_combout\,
	clrn => \reset~input_o\,
	ena => \s_enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|refreshPending~q\);

-- Location: LCCOMB_X62_Y22_N26
\sdram_controller|readDeviceIndexReg[0]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|readDeviceIndexReg[0]~0_combout\ = (\sdram_controller|refreshPending~q\ & \sdram_controller|controllerState.SDRAM_IDLE~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \sdram_controller|refreshPending~q\,
	datad => \sdram_controller|controllerState.SDRAM_IDLE~q\,
	combout => \sdram_controller|readDeviceIndexReg[0]~0_combout\);

-- Location: FF_X63_Y22_N17
\sdram_controller|controllerState.SDRAM_ACTIVATE_ROW\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_generator|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \sdram_controller|readDeviceIndexReg[0]~0_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|controllerState~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|controllerState.SDRAM_ACTIVATE_ROW~q\);

-- Location: LCCOMB_X62_Y22_N24
\sdram_controller|controllerState.SDRAM_IDLE~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|controllerState.SDRAM_IDLE~0_combout\ = (!\sdram_controller|controllerState.SDRAM_IDLE~q\ & (!\sdram_controller|controllerState.SDRAM_ACTIVATE_ROW~q\ & \sdram_controller|controllerState.SDRAM_POWER_UP~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|controllerState.SDRAM_IDLE~q\,
	datab => \sdram_controller|controllerState.SDRAM_ACTIVATE_ROW~q\,
	datad => \sdram_controller|controllerState.SDRAM_POWER_UP~q\,
	combout => \sdram_controller|controllerState.SDRAM_IDLE~0_combout\);

-- Location: LCCOMB_X64_Y23_N18
\sdram_controller|stateCycleCount[1]~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|stateCycleCount[1]~19_combout\ = (\sdram_controller|stateCycleCount\(1) & (!\sdram_controller|stateCycleCount[0]~18\)) # (!\sdram_controller|stateCycleCount\(1) & ((\sdram_controller|stateCycleCount[0]~18\) # (GND)))
-- \sdram_controller|stateCycleCount[1]~20\ = CARRY((!\sdram_controller|stateCycleCount[0]~18\) # (!\sdram_controller|stateCycleCount\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \sdram_controller|stateCycleCount\(1),
	datad => VCC,
	cin => \sdram_controller|stateCycleCount[0]~18\,
	combout => \sdram_controller|stateCycleCount[1]~19_combout\,
	cout => \sdram_controller|stateCycleCount[1]~20\);

-- Location: FF_X64_Y23_N19
\sdram_controller|stateCycleCount[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_generator|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sdram_controller|stateCycleCount[1]~19_combout\,
	clrn => \reset~input_o\,
	sclr => \sdram_controller|Selector0~9_combout\,
	ena => \s_enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|stateCycleCount\(1));

-- Location: LCCOMB_X64_Y23_N20
\sdram_controller|stateCycleCount[2]~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|stateCycleCount[2]~21_combout\ = (\sdram_controller|stateCycleCount\(2) & (\sdram_controller|stateCycleCount[1]~20\ $ (GND))) # (!\sdram_controller|stateCycleCount\(2) & (!\sdram_controller|stateCycleCount[1]~20\ & VCC))
-- \sdram_controller|stateCycleCount[2]~22\ = CARRY((\sdram_controller|stateCycleCount\(2) & !\sdram_controller|stateCycleCount[1]~20\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \sdram_controller|stateCycleCount\(2),
	datad => VCC,
	cin => \sdram_controller|stateCycleCount[1]~20\,
	combout => \sdram_controller|stateCycleCount[2]~21_combout\,
	cout => \sdram_controller|stateCycleCount[2]~22\);

-- Location: FF_X64_Y23_N21
\sdram_controller|stateCycleCount[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_generator|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sdram_controller|stateCycleCount[2]~21_combout\,
	clrn => \reset~input_o\,
	sclr => \sdram_controller|Selector0~9_combout\,
	ena => \s_enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|stateCycleCount\(2));

-- Location: LCCOMB_X64_Y23_N22
\sdram_controller|stateCycleCount[3]~23\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|stateCycleCount[3]~23_combout\ = (\sdram_controller|stateCycleCount\(3) & (!\sdram_controller|stateCycleCount[2]~22\)) # (!\sdram_controller|stateCycleCount\(3) & ((\sdram_controller|stateCycleCount[2]~22\) # (GND)))
-- \sdram_controller|stateCycleCount[3]~24\ = CARRY((!\sdram_controller|stateCycleCount[2]~22\) # (!\sdram_controller|stateCycleCount\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|stateCycleCount\(3),
	datad => VCC,
	cin => \sdram_controller|stateCycleCount[2]~22\,
	combout => \sdram_controller|stateCycleCount[3]~23_combout\,
	cout => \sdram_controller|stateCycleCount[3]~24\);

-- Location: FF_X64_Y23_N23
\sdram_controller|stateCycleCount[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_generator|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sdram_controller|stateCycleCount[3]~23_combout\,
	clrn => \reset~input_o\,
	sclr => \sdram_controller|Selector0~9_combout\,
	ena => \s_enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|stateCycleCount\(3));

-- Location: LCCOMB_X64_Y23_N24
\sdram_controller|stateCycleCount[4]~25\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|stateCycleCount[4]~25_combout\ = (\sdram_controller|stateCycleCount\(4) & (\sdram_controller|stateCycleCount[3]~24\ $ (GND))) # (!\sdram_controller|stateCycleCount\(4) & (!\sdram_controller|stateCycleCount[3]~24\ & VCC))
-- \sdram_controller|stateCycleCount[4]~26\ = CARRY((\sdram_controller|stateCycleCount\(4) & !\sdram_controller|stateCycleCount[3]~24\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \sdram_controller|stateCycleCount\(4),
	datad => VCC,
	cin => \sdram_controller|stateCycleCount[3]~24\,
	combout => \sdram_controller|stateCycleCount[4]~25_combout\,
	cout => \sdram_controller|stateCycleCount[4]~26\);

-- Location: FF_X64_Y23_N25
\sdram_controller|stateCycleCount[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_generator|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sdram_controller|stateCycleCount[4]~25_combout\,
	clrn => \reset~input_o\,
	sclr => \sdram_controller|Selector0~9_combout\,
	ena => \s_enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|stateCycleCount\(4));

-- Location: LCCOMB_X64_Y23_N26
\sdram_controller|stateCycleCount[5]~27\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|stateCycleCount[5]~27_combout\ = (\sdram_controller|stateCycleCount\(5) & (!\sdram_controller|stateCycleCount[4]~26\)) # (!\sdram_controller|stateCycleCount\(5) & ((\sdram_controller|stateCycleCount[4]~26\) # (GND)))
-- \sdram_controller|stateCycleCount[5]~28\ = CARRY((!\sdram_controller|stateCycleCount[4]~26\) # (!\sdram_controller|stateCycleCount\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|stateCycleCount\(5),
	datad => VCC,
	cin => \sdram_controller|stateCycleCount[4]~26\,
	combout => \sdram_controller|stateCycleCount[5]~27_combout\,
	cout => \sdram_controller|stateCycleCount[5]~28\);

-- Location: FF_X64_Y23_N27
\sdram_controller|stateCycleCount[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_generator|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sdram_controller|stateCycleCount[5]~27_combout\,
	clrn => \reset~input_o\,
	sclr => \sdram_controller|Selector0~9_combout\,
	ena => \s_enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|stateCycleCount\(5));

-- Location: LCCOMB_X64_Y23_N28
\sdram_controller|stateCycleCount[6]~29\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|stateCycleCount[6]~29_combout\ = (\sdram_controller|stateCycleCount\(6) & (\sdram_controller|stateCycleCount[5]~28\ $ (GND))) # (!\sdram_controller|stateCycleCount\(6) & (!\sdram_controller|stateCycleCount[5]~28\ & VCC))
-- \sdram_controller|stateCycleCount[6]~30\ = CARRY((\sdram_controller|stateCycleCount\(6) & !\sdram_controller|stateCycleCount[5]~28\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \sdram_controller|stateCycleCount\(6),
	datad => VCC,
	cin => \sdram_controller|stateCycleCount[5]~28\,
	combout => \sdram_controller|stateCycleCount[6]~29_combout\,
	cout => \sdram_controller|stateCycleCount[6]~30\);

-- Location: FF_X64_Y23_N29
\sdram_controller|stateCycleCount[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_generator|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sdram_controller|stateCycleCount[6]~29_combout\,
	clrn => \reset~input_o\,
	sclr => \sdram_controller|Selector0~9_combout\,
	ena => \s_enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|stateCycleCount\(6));

-- Location: LCCOMB_X64_Y23_N30
\sdram_controller|stateCycleCount[7]~31\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|stateCycleCount[7]~31_combout\ = (\sdram_controller|stateCycleCount\(7) & (!\sdram_controller|stateCycleCount[6]~30\)) # (!\sdram_controller|stateCycleCount\(7) & ((\sdram_controller|stateCycleCount[6]~30\) # (GND)))
-- \sdram_controller|stateCycleCount[7]~32\ = CARRY((!\sdram_controller|stateCycleCount[6]~30\) # (!\sdram_controller|stateCycleCount\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \sdram_controller|stateCycleCount\(7),
	datad => VCC,
	cin => \sdram_controller|stateCycleCount[6]~30\,
	combout => \sdram_controller|stateCycleCount[7]~31_combout\,
	cout => \sdram_controller|stateCycleCount[7]~32\);

-- Location: FF_X64_Y23_N31
\sdram_controller|stateCycleCount[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_generator|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sdram_controller|stateCycleCount[7]~31_combout\,
	clrn => \reset~input_o\,
	sclr => \sdram_controller|Selector0~9_combout\,
	ena => \s_enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|stateCycleCount\(7));

-- Location: LCCOMB_X64_Y22_N0
\sdram_controller|stateCycleCount[8]~33\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|stateCycleCount[8]~33_combout\ = (\sdram_controller|stateCycleCount\(8) & (\sdram_controller|stateCycleCount[7]~32\ $ (GND))) # (!\sdram_controller|stateCycleCount\(8) & (!\sdram_controller|stateCycleCount[7]~32\ & VCC))
-- \sdram_controller|stateCycleCount[8]~34\ = CARRY((\sdram_controller|stateCycleCount\(8) & !\sdram_controller|stateCycleCount[7]~32\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \sdram_controller|stateCycleCount\(8),
	datad => VCC,
	cin => \sdram_controller|stateCycleCount[7]~32\,
	combout => \sdram_controller|stateCycleCount[8]~33_combout\,
	cout => \sdram_controller|stateCycleCount[8]~34\);

-- Location: FF_X64_Y22_N1
\sdram_controller|stateCycleCount[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_generator|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sdram_controller|stateCycleCount[8]~33_combout\,
	clrn => \reset~input_o\,
	sclr => \sdram_controller|Selector0~9_combout\,
	ena => \s_enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|stateCycleCount\(8));

-- Location: LCCOMB_X64_Y22_N2
\sdram_controller|stateCycleCount[9]~35\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|stateCycleCount[9]~35_combout\ = (\sdram_controller|stateCycleCount\(9) & (!\sdram_controller|stateCycleCount[8]~34\)) # (!\sdram_controller|stateCycleCount\(9) & ((\sdram_controller|stateCycleCount[8]~34\) # (GND)))
-- \sdram_controller|stateCycleCount[9]~36\ = CARRY((!\sdram_controller|stateCycleCount[8]~34\) # (!\sdram_controller|stateCycleCount\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|stateCycleCount\(9),
	datad => VCC,
	cin => \sdram_controller|stateCycleCount[8]~34\,
	combout => \sdram_controller|stateCycleCount[9]~35_combout\,
	cout => \sdram_controller|stateCycleCount[9]~36\);

-- Location: FF_X64_Y22_N3
\sdram_controller|stateCycleCount[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_generator|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sdram_controller|stateCycleCount[9]~35_combout\,
	clrn => \reset~input_o\,
	sclr => \sdram_controller|Selector0~9_combout\,
	ena => \s_enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|stateCycleCount\(9));

-- Location: LCCOMB_X64_Y22_N4
\sdram_controller|stateCycleCount[10]~37\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|stateCycleCount[10]~37_combout\ = (\sdram_controller|stateCycleCount\(10) & (\sdram_controller|stateCycleCount[9]~36\ $ (GND))) # (!\sdram_controller|stateCycleCount\(10) & (!\sdram_controller|stateCycleCount[9]~36\ & VCC))
-- \sdram_controller|stateCycleCount[10]~38\ = CARRY((\sdram_controller|stateCycleCount\(10) & !\sdram_controller|stateCycleCount[9]~36\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \sdram_controller|stateCycleCount\(10),
	datad => VCC,
	cin => \sdram_controller|stateCycleCount[9]~36\,
	combout => \sdram_controller|stateCycleCount[10]~37_combout\,
	cout => \sdram_controller|stateCycleCount[10]~38\);

-- Location: FF_X64_Y22_N5
\sdram_controller|stateCycleCount[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_generator|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sdram_controller|stateCycleCount[10]~37_combout\,
	clrn => \reset~input_o\,
	sclr => \sdram_controller|Selector0~9_combout\,
	ena => \s_enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|stateCycleCount\(10));

-- Location: LCCOMB_X64_Y22_N6
\sdram_controller|stateCycleCount[11]~39\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|stateCycleCount[11]~39_combout\ = (\sdram_controller|stateCycleCount\(11) & (!\sdram_controller|stateCycleCount[10]~38\)) # (!\sdram_controller|stateCycleCount\(11) & ((\sdram_controller|stateCycleCount[10]~38\) # (GND)))
-- \sdram_controller|stateCycleCount[11]~40\ = CARRY((!\sdram_controller|stateCycleCount[10]~38\) # (!\sdram_controller|stateCycleCount\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|stateCycleCount\(11),
	datad => VCC,
	cin => \sdram_controller|stateCycleCount[10]~38\,
	combout => \sdram_controller|stateCycleCount[11]~39_combout\,
	cout => \sdram_controller|stateCycleCount[11]~40\);

-- Location: FF_X64_Y22_N7
\sdram_controller|stateCycleCount[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_generator|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sdram_controller|stateCycleCount[11]~39_combout\,
	clrn => \reset~input_o\,
	sclr => \sdram_controller|Selector0~9_combout\,
	ena => \s_enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|stateCycleCount\(11));

-- Location: LCCOMB_X64_Y22_N8
\sdram_controller|stateCycleCount[12]~41\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|stateCycleCount[12]~41_combout\ = (\sdram_controller|stateCycleCount\(12) & (\sdram_controller|stateCycleCount[11]~40\ $ (GND))) # (!\sdram_controller|stateCycleCount\(12) & (!\sdram_controller|stateCycleCount[11]~40\ & VCC))
-- \sdram_controller|stateCycleCount[12]~42\ = CARRY((\sdram_controller|stateCycleCount\(12) & !\sdram_controller|stateCycleCount[11]~40\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \sdram_controller|stateCycleCount\(12),
	datad => VCC,
	cin => \sdram_controller|stateCycleCount[11]~40\,
	combout => \sdram_controller|stateCycleCount[12]~41_combout\,
	cout => \sdram_controller|stateCycleCount[12]~42\);

-- Location: FF_X64_Y22_N9
\sdram_controller|stateCycleCount[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_generator|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sdram_controller|stateCycleCount[12]~41_combout\,
	clrn => \reset~input_o\,
	sclr => \sdram_controller|Selector0~9_combout\,
	ena => \s_enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|stateCycleCount\(12));

-- Location: LCCOMB_X64_Y22_N10
\sdram_controller|stateCycleCount[13]~43\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|stateCycleCount[13]~43_combout\ = (\sdram_controller|stateCycleCount\(13) & (!\sdram_controller|stateCycleCount[12]~42\)) # (!\sdram_controller|stateCycleCount\(13) & ((\sdram_controller|stateCycleCount[12]~42\) # (GND)))
-- \sdram_controller|stateCycleCount[13]~44\ = CARRY((!\sdram_controller|stateCycleCount[12]~42\) # (!\sdram_controller|stateCycleCount\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|stateCycleCount\(13),
	datad => VCC,
	cin => \sdram_controller|stateCycleCount[12]~42\,
	combout => \sdram_controller|stateCycleCount[13]~43_combout\,
	cout => \sdram_controller|stateCycleCount[13]~44\);

-- Location: FF_X64_Y22_N11
\sdram_controller|stateCycleCount[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_generator|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sdram_controller|stateCycleCount[13]~43_combout\,
	clrn => \reset~input_o\,
	sclr => \sdram_controller|Selector0~9_combout\,
	ena => \s_enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|stateCycleCount\(13));

-- Location: LCCOMB_X64_Y22_N12
\sdram_controller|stateCycleCount[14]~45\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|stateCycleCount[14]~45_combout\ = (\sdram_controller|stateCycleCount\(14) & (\sdram_controller|stateCycleCount[13]~44\ $ (GND))) # (!\sdram_controller|stateCycleCount\(14) & (!\sdram_controller|stateCycleCount[13]~44\ & VCC))
-- \sdram_controller|stateCycleCount[14]~46\ = CARRY((\sdram_controller|stateCycleCount\(14) & !\sdram_controller|stateCycleCount[13]~44\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \sdram_controller|stateCycleCount\(14),
	datad => VCC,
	cin => \sdram_controller|stateCycleCount[13]~44\,
	combout => \sdram_controller|stateCycleCount[14]~45_combout\,
	cout => \sdram_controller|stateCycleCount[14]~46\);

-- Location: FF_X64_Y22_N13
\sdram_controller|stateCycleCount[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_generator|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sdram_controller|stateCycleCount[14]~45_combout\,
	clrn => \reset~input_o\,
	sclr => \sdram_controller|Selector0~9_combout\,
	ena => \s_enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|stateCycleCount\(14));

-- Location: LCCOMB_X64_Y22_N14
\sdram_controller|stateCycleCount[15]~47\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|stateCycleCount[15]~47_combout\ = (\sdram_controller|stateCycleCount\(15) & (!\sdram_controller|stateCycleCount[14]~46\)) # (!\sdram_controller|stateCycleCount\(15) & ((\sdram_controller|stateCycleCount[14]~46\) # (GND)))
-- \sdram_controller|stateCycleCount[15]~48\ = CARRY((!\sdram_controller|stateCycleCount[14]~46\) # (!\sdram_controller|stateCycleCount\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|stateCycleCount\(15),
	datad => VCC,
	cin => \sdram_controller|stateCycleCount[14]~46\,
	combout => \sdram_controller|stateCycleCount[15]~47_combout\,
	cout => \sdram_controller|stateCycleCount[15]~48\);

-- Location: FF_X64_Y22_N15
\sdram_controller|stateCycleCount[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_generator|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sdram_controller|stateCycleCount[15]~47_combout\,
	clrn => \reset~input_o\,
	sclr => \sdram_controller|Selector0~9_combout\,
	ena => \s_enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|stateCycleCount\(15));

-- Location: LCCOMB_X64_Y22_N16
\sdram_controller|stateCycleCount[16]~49\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|stateCycleCount[16]~49_combout\ = \sdram_controller|stateCycleCount\(16) $ (!\sdram_controller|stateCycleCount[15]~48\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|stateCycleCount\(16),
	cin => \sdram_controller|stateCycleCount[15]~48\,
	combout => \sdram_controller|stateCycleCount[16]~49_combout\);

-- Location: FF_X64_Y22_N17
\sdram_controller|stateCycleCount[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_generator|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sdram_controller|stateCycleCount[16]~49_combout\,
	clrn => \reset~input_o\,
	sclr => \sdram_controller|Selector0~9_combout\,
	ena => \s_enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|stateCycleCount\(16));

-- Location: LCCOMB_X67_Y22_N14
\sdram_controller|LessThan0~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|LessThan0~0_combout\ = (\sdram_controller|stateCycleCount\(6) & (\sdram_controller|stateCycleCount\(9) & (\sdram_controller|stateCycleCount\(8) & \sdram_controller|stateCycleCount\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|stateCycleCount\(6),
	datab => \sdram_controller|stateCycleCount\(9),
	datac => \sdram_controller|stateCycleCount\(8),
	datad => \sdram_controller|stateCycleCount\(7),
	combout => \sdram_controller|LessThan0~0_combout\);

-- Location: LCCOMB_X67_Y22_N22
\sdram_controller|LessThan10~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|LessThan10~6_combout\ = (!\sdram_controller|stateCycleCount\(5) & !\sdram_controller|stateCycleCount\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \sdram_controller|stateCycleCount\(5),
	datad => \sdram_controller|stateCycleCount\(4),
	combout => \sdram_controller|LessThan10~6_combout\);

-- Location: LCCOMB_X67_Y22_N20
\sdram_controller|LessThan0~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|LessThan0~1_combout\ = (\sdram_controller|stateCycleCount\(3) & (\sdram_controller|stateCycleCount\(2) & ((\sdram_controller|stateCycleCount\(0)) # (\sdram_controller|stateCycleCount\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|stateCycleCount\(0),
	datab => \sdram_controller|stateCycleCount\(3),
	datac => \sdram_controller|stateCycleCount\(1),
	datad => \sdram_controller|stateCycleCount\(2),
	combout => \sdram_controller|LessThan0~1_combout\);

-- Location: LCCOMB_X67_Y22_N28
\sdram_controller|LessThan0~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|LessThan0~2_combout\ = (\sdram_controller|stateCycleCount\(10) & (\sdram_controller|LessThan0~0_combout\ & ((\sdram_controller|LessThan0~1_combout\) # (!\sdram_controller|LessThan10~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|stateCycleCount\(10),
	datab => \sdram_controller|LessThan0~0_combout\,
	datac => \sdram_controller|LessThan10~6_combout\,
	datad => \sdram_controller|LessThan0~1_combout\,
	combout => \sdram_controller|LessThan0~2_combout\);

-- Location: LCCOMB_X67_Y22_N6
\sdram_controller|LessThan0~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|LessThan0~3_combout\ = (\sdram_controller|stateCycleCount\(12) & (\sdram_controller|stateCycleCount\(13) & ((\sdram_controller|stateCycleCount\(11)) # (\sdram_controller|LessThan0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|stateCycleCount\(12),
	datab => \sdram_controller|stateCycleCount\(11),
	datac => \sdram_controller|stateCycleCount\(13),
	datad => \sdram_controller|LessThan0~2_combout\,
	combout => \sdram_controller|LessThan0~3_combout\);

-- Location: LCCOMB_X67_Y22_N16
\sdram_controller|LessThan0~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|LessThan0~4_combout\ = (\sdram_controller|stateCycleCount\(14)) # ((\sdram_controller|stateCycleCount\(15)) # ((\sdram_controller|stateCycleCount\(16)) # (\sdram_controller|LessThan0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|stateCycleCount\(14),
	datab => \sdram_controller|stateCycleCount\(15),
	datac => \sdram_controller|stateCycleCount\(16),
	datad => \sdram_controller|LessThan0~3_combout\,
	combout => \sdram_controller|LessThan0~4_combout\);

-- Location: LCCOMB_X63_Y22_N18
\sdram_controller|controllerState~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|controllerState~17_combout\ = (\sdram_controller|controllerState.SDRAM_POWER_UP~q\ & (\sdram_controller|controllerState.SDRAM_IDLE~0_combout\ & (\sdram_controller|controllerState~16_combout\))) # 
-- (!\sdram_controller|controllerState.SDRAM_POWER_UP~q\ & (((\sdram_controller|controllerState.SDRAM_IDLE~0_combout\ & \sdram_controller|controllerState~16_combout\)) # (!\sdram_controller|LessThan0~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|controllerState.SDRAM_POWER_UP~q\,
	datab => \sdram_controller|controllerState.SDRAM_IDLE~0_combout\,
	datac => \sdram_controller|controllerState~16_combout\,
	datad => \sdram_controller|LessThan0~4_combout\,
	combout => \sdram_controller|controllerState~17_combout\);

-- Location: LCCOMB_X64_Y22_N24
\sdram_controller|LessThan10~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|LessThan10~1_combout\ = (!\sdram_controller|stateCycleCount\(9) & (!\sdram_controller|stateCycleCount\(10) & (!\sdram_controller|stateCycleCount\(8) & !\sdram_controller|stateCycleCount\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|stateCycleCount\(9),
	datab => \sdram_controller|stateCycleCount\(10),
	datac => \sdram_controller|stateCycleCount\(8),
	datad => \sdram_controller|stateCycleCount\(7),
	combout => \sdram_controller|LessThan10~1_combout\);

-- Location: LCCOMB_X64_Y22_N28
\sdram_controller|Equal1~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Equal1~1_combout\ = (!\sdram_controller|stateCycleCount\(4) & (!\sdram_controller|stateCycleCount\(11) & (!\sdram_controller|stateCycleCount\(13) & !\sdram_controller|stateCycleCount\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|stateCycleCount\(4),
	datab => \sdram_controller|stateCycleCount\(11),
	datac => \sdram_controller|stateCycleCount\(13),
	datad => \sdram_controller|stateCycleCount\(6),
	combout => \sdram_controller|Equal1~1_combout\);

-- Location: LCCOMB_X64_Y22_N22
\sdram_controller|LessThan10~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|LessThan10~0_combout\ = (!\sdram_controller|stateCycleCount\(15) & (!\sdram_controller|stateCycleCount\(14) & (!\sdram_controller|stateCycleCount\(16) & !\sdram_controller|stateCycleCount\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|stateCycleCount\(15),
	datab => \sdram_controller|stateCycleCount\(14),
	datac => \sdram_controller|stateCycleCount\(16),
	datad => \sdram_controller|stateCycleCount\(12),
	combout => \sdram_controller|LessThan10~0_combout\);

-- Location: LCCOMB_X64_Y22_N18
\sdram_controller|Equal1~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Equal1~2_combout\ = (\sdram_controller|LessThan10~1_combout\ & (\sdram_controller|Equal1~1_combout\ & (\sdram_controller|LessThan10~0_combout\ & !\sdram_controller|stateCycleCount\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|LessThan10~1_combout\,
	datab => \sdram_controller|Equal1~1_combout\,
	datac => \sdram_controller|LessThan10~0_combout\,
	datad => \sdram_controller|stateCycleCount\(5),
	combout => \sdram_controller|Equal1~2_combout\);

-- Location: LCCOMB_X66_Y22_N20
\sdram_controller|Equal1~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Equal1~3_combout\ = (!\sdram_controller|stateCycleCount\(2) & (!\sdram_controller|stateCycleCount\(3) & (\sdram_controller|Equal1~2_combout\ & !\sdram_controller|stateCycleCount\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|stateCycleCount\(2),
	datab => \sdram_controller|stateCycleCount\(3),
	datac => \sdram_controller|Equal1~2_combout\,
	datad => \sdram_controller|stateCycleCount\(0),
	combout => \sdram_controller|Equal1~3_combout\);

-- Location: LCCOMB_X66_Y22_N26
\sdram_controller|controllerState~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|controllerState~13_combout\ = (\s_enable~0_combout\ & (((\sdram_controller|stateCycleCount\(1) & \sdram_controller|Equal1~3_combout\)) # (!\sdram_controller|controllerState.SDRAM_ACTIVATE_ROW~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|controllerState.SDRAM_ACTIVATE_ROW~q\,
	datab => \s_enable~0_combout\,
	datac => \sdram_controller|stateCycleCount\(1),
	datad => \sdram_controller|Equal1~3_combout\,
	combout => \sdram_controller|controllerState~13_combout\);

-- Location: CLKCTRL_G19
\clk~inputclkctrl\ : fiftyfivenm_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \clk~inputclkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \clk~inputclkctrl_outclk\);

-- Location: FF_X59_Y23_N31
\state.TRANSMIT\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \state.START_TRANSMISSION~q\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \state~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \state.TRANSMIT~q\);

-- Location: FF_X63_Y22_N5
\state.START_RECEIVING\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \state.TRANSMIT~q\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \state~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \state.START_RECEIVING~q\);

-- Location: LCCOMB_X62_Y23_N8
\state.RECEIVE~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \state.RECEIVE~feeder_combout\ = \state.START_RECEIVING~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \state.START_RECEIVING~q\,
	combout => \state.RECEIVE~feeder_combout\);

-- Location: FF_X62_Y23_N9
\state.RECEIVE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \state.RECEIVE~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \state~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \state.RECEIVE~q\);

-- Location: LCCOMB_X62_Y24_N28
\sdram_controller|burstLengthReg[0]~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|burstLengthReg[0]~7_combout\ = (\clock_generator|altpll_component|auto_generated|wire_pll1_locked\ & (\enable~input_o\ & (\sdram_controller|readDeviceIndexReg[0]~0_combout\ & 
-- \clock_generator|altpll_component|auto_generated|pll_lock_sync~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \clock_generator|altpll_component|auto_generated|wire_pll1_locked\,
	datab => \enable~input_o\,
	datac => \sdram_controller|readDeviceIndexReg[0]~0_combout\,
	datad => \clock_generator|altpll_component|auto_generated|pll_lock_sync~q\,
	combout => \sdram_controller|burstLengthReg[0]~7_combout\);

-- Location: LCCOMB_X62_Y22_N2
\sdram_controller|burstLengthReg[0]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|burstLengthReg[0]~4_combout\ = (\sdram_controller|burstLengthReg[0]~7_combout\ & ((\sdram_controller|writeBufferEmpty~q\) # ((\sdram_controller|readBufferEmpty~q\ & \state.START_RECEIVING~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|burstLengthReg[0]~7_combout\,
	datab => \sdram_controller|writeBufferEmpty~q\,
	datac => \sdram_controller|readBufferEmpty~q\,
	datad => \state.START_RECEIVING~q\,
	combout => \sdram_controller|burstLengthReg[0]~4_combout\);

-- Location: LCCOMB_X64_Y23_N10
\sdram_controller|burstLengthReg[0]~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|burstLengthReg[0]~6_combout\ = (\sdram_controller|burstLengthReg\(0)) # (\sdram_controller|burstLengthReg[0]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \sdram_controller|burstLengthReg\(0),
	datad => \sdram_controller|burstLengthReg[0]~4_combout\,
	combout => \sdram_controller|burstLengthReg[0]~6_combout\);

-- Location: FF_X64_Y23_N11
\sdram_controller|burstLengthReg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_generator|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sdram_controller|burstLengthReg[0]~6_combout\,
	clrn => \reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|burstLengthReg\(0));

-- Location: LCCOMB_X62_Y23_N24
\sdram_controller|writeBurstLengthReg[0]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|writeBurstLengthReg[0]~0_combout\ = (\sdram_controller|writeBurstLengthReg\(0)) # ((\s_enable~0_combout\ & \sdram_controller|SDRAM_Ready[0]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \s_enable~0_combout\,
	datac => \sdram_controller|writeBurstLengthReg\(0),
	datad => \sdram_controller|SDRAM_Ready[0]~0_combout\,
	combout => \sdram_controller|writeBurstLengthReg[0]~0_combout\);

-- Location: FF_X62_Y23_N25
\sdram_controller|writeBurstLengthReg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sdram_controller|writeBurstLengthReg[0]~0_combout\,
	clrn => \reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBurstLengthReg\(0));

-- Location: LCCOMB_X63_Y23_N10
\sdram_controller|burstLengthReg_nxt~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|burstLengthReg_nxt~0_combout\ = (\sdram_controller|writeBufferEmpty~q\ & (((\sdram_controller|writeBurstLengthReg\(0))))) # (!\sdram_controller|writeBufferEmpty~q\ & ((\state.START_TRANSMISSION~q\) # ((\state.START_RECEIVING~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \state.START_TRANSMISSION~q\,
	datab => \sdram_controller|writeBurstLengthReg\(0),
	datac => \sdram_controller|writeBufferEmpty~q\,
	datad => \state.START_RECEIVING~q\,
	combout => \sdram_controller|burstLengthReg_nxt~0_combout\);

-- Location: LCCOMB_X63_Y23_N24
\sdram_controller|burstLengthReg[1]~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|burstLengthReg[1]~5_combout\ = (\sdram_controller|burstLengthReg[0]~4_combout\ & (\sdram_controller|burstLengthReg_nxt~0_combout\)) # (!\sdram_controller|burstLengthReg[0]~4_combout\ & ((\sdram_controller|burstLengthReg\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|burstLengthReg_nxt~0_combout\,
	datac => \sdram_controller|burstLengthReg\(1),
	datad => \sdram_controller|burstLengthReg[0]~4_combout\,
	combout => \sdram_controller|burstLengthReg[1]~5_combout\);

-- Location: FF_X63_Y23_N25
\sdram_controller|burstLengthReg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_generator|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sdram_controller|burstLengthReg[1]~5_combout\,
	clrn => \reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|burstLengthReg\(1));

-- Location: LCCOMB_X64_Y23_N6
\sdram_controller|readBufferEmpty~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|readBufferEmpty~2_combout\ = (!\sdram_controller|stateCycleCount\(3) & ((\sdram_controller|burstLengthReg\(1)) # ((!\sdram_controller|stateCycleCount\(1) & !\sdram_controller|stateCycleCount\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|stateCycleCount\(1),
	datab => \sdram_controller|burstLengthReg\(1),
	datac => \sdram_controller|stateCycleCount\(2),
	datad => \sdram_controller|stateCycleCount\(3),
	combout => \sdram_controller|readBufferEmpty~2_combout\);

-- Location: LCCOMB_X65_Y22_N20
\sdram_controller|readBufferEmpty~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|readBufferEmpty~4_combout\ = (!\sdram_controller|stateCycleCount\(2) & (((\sdram_controller|burstLengthReg\(1) & !\sdram_controller|stateCycleCount\(1))) # (!\sdram_controller|stateCycleCount\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|burstLengthReg\(1),
	datab => \sdram_controller|stateCycleCount\(1),
	datac => \sdram_controller|stateCycleCount\(3),
	datad => \sdram_controller|stateCycleCount\(2),
	combout => \sdram_controller|readBufferEmpty~4_combout\);

-- Location: LCCOMB_X65_Y22_N26
\sdram_controller|readBufferEmpty~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|readBufferEmpty~6_combout\ = (\sdram_controller|readBufferEmpty~2_combout\) # ((\sdram_controller|burstLengthReg\(0) & (\sdram_controller|readBufferEmpty~4_combout\ & !\sdram_controller|stateCycleCount\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|burstLengthReg\(0),
	datab => \sdram_controller|readBufferEmpty~2_combout\,
	datac => \sdram_controller|readBufferEmpty~4_combout\,
	datad => \sdram_controller|stateCycleCount\(0),
	combout => \sdram_controller|readBufferEmpty~6_combout\);

-- Location: LCCOMB_X64_Y21_N6
\sdram_controller|readBufferReadCount[0]~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|readBufferReadCount[0]~10_combout\ = \sdram_controller|readBufferReadCount\(0) $ (VCC)
-- \sdram_controller|readBufferReadCount[0]~11\ = CARRY(\sdram_controller|readBufferReadCount\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|readBufferReadCount\(0),
	datad => VCC,
	combout => \sdram_controller|readBufferReadCount[0]~10_combout\,
	cout => \sdram_controller|readBufferReadCount[0]~11\);

-- Location: FF_X64_Y21_N7
\sdram_controller|readBufferReadCount[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sdram_controller|readBufferReadCount[0]~10_combout\,
	clrn => \reset~input_o\,
	sclr => \sdram_controller|dataAvailable[0]~0_combout\,
	ena => \s_enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|readBufferReadCount\(0));

-- Location: LCCOMB_X64_Y21_N8
\sdram_controller|readBufferReadCount[1]~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|readBufferReadCount[1]~12_combout\ = (\sdram_controller|readBufferReadCount\(1) & (!\sdram_controller|readBufferReadCount[0]~11\)) # (!\sdram_controller|readBufferReadCount\(1) & ((\sdram_controller|readBufferReadCount[0]~11\) # (GND)))
-- \sdram_controller|readBufferReadCount[1]~13\ = CARRY((!\sdram_controller|readBufferReadCount[0]~11\) # (!\sdram_controller|readBufferReadCount\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \sdram_controller|readBufferReadCount\(1),
	datad => VCC,
	cin => \sdram_controller|readBufferReadCount[0]~11\,
	combout => \sdram_controller|readBufferReadCount[1]~12_combout\,
	cout => \sdram_controller|readBufferReadCount[1]~13\);

-- Location: FF_X64_Y21_N9
\sdram_controller|readBufferReadCount[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sdram_controller|readBufferReadCount[1]~12_combout\,
	clrn => \reset~input_o\,
	sclr => \sdram_controller|dataAvailable[0]~0_combout\,
	ena => \s_enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|readBufferReadCount\(1));

-- Location: LCCOMB_X64_Y21_N10
\sdram_controller|readBufferReadCount[2]~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|readBufferReadCount[2]~14_combout\ = (\sdram_controller|readBufferReadCount\(2) & (\sdram_controller|readBufferReadCount[1]~13\ $ (GND))) # (!\sdram_controller|readBufferReadCount\(2) & (!\sdram_controller|readBufferReadCount[1]~13\ & 
-- VCC))
-- \sdram_controller|readBufferReadCount[2]~15\ = CARRY((\sdram_controller|readBufferReadCount\(2) & !\sdram_controller|readBufferReadCount[1]~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|readBufferReadCount\(2),
	datad => VCC,
	cin => \sdram_controller|readBufferReadCount[1]~13\,
	combout => \sdram_controller|readBufferReadCount[2]~14_combout\,
	cout => \sdram_controller|readBufferReadCount[2]~15\);

-- Location: FF_X64_Y21_N11
\sdram_controller|readBufferReadCount[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sdram_controller|readBufferReadCount[2]~14_combout\,
	clrn => \reset~input_o\,
	sclr => \sdram_controller|dataAvailable[0]~0_combout\,
	ena => \s_enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|readBufferReadCount\(2));

-- Location: LCCOMB_X64_Y21_N12
\sdram_controller|readBufferReadCount[3]~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|readBufferReadCount[3]~16_combout\ = (\sdram_controller|readBufferReadCount\(3) & (!\sdram_controller|readBufferReadCount[2]~15\)) # (!\sdram_controller|readBufferReadCount\(3) & ((\sdram_controller|readBufferReadCount[2]~15\) # (GND)))
-- \sdram_controller|readBufferReadCount[3]~17\ = CARRY((!\sdram_controller|readBufferReadCount[2]~15\) # (!\sdram_controller|readBufferReadCount\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|readBufferReadCount\(3),
	datad => VCC,
	cin => \sdram_controller|readBufferReadCount[2]~15\,
	combout => \sdram_controller|readBufferReadCount[3]~16_combout\,
	cout => \sdram_controller|readBufferReadCount[3]~17\);

-- Location: FF_X64_Y21_N13
\sdram_controller|readBufferReadCount[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sdram_controller|readBufferReadCount[3]~16_combout\,
	clrn => \reset~input_o\,
	sclr => \sdram_controller|dataAvailable[0]~0_combout\,
	ena => \s_enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|readBufferReadCount\(3));

-- Location: LCCOMB_X64_Y21_N14
\sdram_controller|readBufferReadCount[4]~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|readBufferReadCount[4]~18_combout\ = (\sdram_controller|readBufferReadCount\(4) & (\sdram_controller|readBufferReadCount[3]~17\ $ (GND))) # (!\sdram_controller|readBufferReadCount\(4) & (!\sdram_controller|readBufferReadCount[3]~17\ & 
-- VCC))
-- \sdram_controller|readBufferReadCount[4]~19\ = CARRY((\sdram_controller|readBufferReadCount\(4) & !\sdram_controller|readBufferReadCount[3]~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \sdram_controller|readBufferReadCount\(4),
	datad => VCC,
	cin => \sdram_controller|readBufferReadCount[3]~17\,
	combout => \sdram_controller|readBufferReadCount[4]~18_combout\,
	cout => \sdram_controller|readBufferReadCount[4]~19\);

-- Location: FF_X64_Y21_N15
\sdram_controller|readBufferReadCount[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sdram_controller|readBufferReadCount[4]~18_combout\,
	clrn => \reset~input_o\,
	sclr => \sdram_controller|dataAvailable[0]~0_combout\,
	ena => \s_enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|readBufferReadCount\(4));

-- Location: LCCOMB_X64_Y21_N16
\sdram_controller|readBufferReadCount[5]~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|readBufferReadCount[5]~20_combout\ = (\sdram_controller|readBufferReadCount\(5) & (!\sdram_controller|readBufferReadCount[4]~19\)) # (!\sdram_controller|readBufferReadCount\(5) & ((\sdram_controller|readBufferReadCount[4]~19\) # (GND)))
-- \sdram_controller|readBufferReadCount[5]~21\ = CARRY((!\sdram_controller|readBufferReadCount[4]~19\) # (!\sdram_controller|readBufferReadCount\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \sdram_controller|readBufferReadCount\(5),
	datad => VCC,
	cin => \sdram_controller|readBufferReadCount[4]~19\,
	combout => \sdram_controller|readBufferReadCount[5]~20_combout\,
	cout => \sdram_controller|readBufferReadCount[5]~21\);

-- Location: FF_X64_Y21_N17
\sdram_controller|readBufferReadCount[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sdram_controller|readBufferReadCount[5]~20_combout\,
	clrn => \reset~input_o\,
	sclr => \sdram_controller|dataAvailable[0]~0_combout\,
	ena => \s_enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|readBufferReadCount\(5));

-- Location: LCCOMB_X65_Y21_N18
\sdram_controller|dataOut[5]~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|dataOut[5]~15_combout\ = (!\sdram_controller|readBufferReadCount\(5) & !\sdram_controller|readBufferReadCount\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \sdram_controller|readBufferReadCount\(5),
	datad => \sdram_controller|readBufferReadCount\(4),
	combout => \sdram_controller|dataOut[5]~15_combout\);

-- Location: LCCOMB_X64_Y21_N18
\sdram_controller|readBufferReadCount[6]~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|readBufferReadCount[6]~22_combout\ = (\sdram_controller|readBufferReadCount\(6) & (\sdram_controller|readBufferReadCount[5]~21\ $ (GND))) # (!\sdram_controller|readBufferReadCount\(6) & (!\sdram_controller|readBufferReadCount[5]~21\ & 
-- VCC))
-- \sdram_controller|readBufferReadCount[6]~23\ = CARRY((\sdram_controller|readBufferReadCount\(6) & !\sdram_controller|readBufferReadCount[5]~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \sdram_controller|readBufferReadCount\(6),
	datad => VCC,
	cin => \sdram_controller|readBufferReadCount[5]~21\,
	combout => \sdram_controller|readBufferReadCount[6]~22_combout\,
	cout => \sdram_controller|readBufferReadCount[6]~23\);

-- Location: FF_X64_Y21_N19
\sdram_controller|readBufferReadCount[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sdram_controller|readBufferReadCount[6]~22_combout\,
	clrn => \reset~input_o\,
	sclr => \sdram_controller|dataAvailable[0]~0_combout\,
	ena => \s_enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|readBufferReadCount\(6));

-- Location: LCCOMB_X64_Y21_N20
\sdram_controller|readBufferReadCount[7]~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|readBufferReadCount[7]~24_combout\ = (\sdram_controller|readBufferReadCount\(7) & (!\sdram_controller|readBufferReadCount[6]~23\)) # (!\sdram_controller|readBufferReadCount\(7) & ((\sdram_controller|readBufferReadCount[6]~23\) # (GND)))
-- \sdram_controller|readBufferReadCount[7]~25\ = CARRY((!\sdram_controller|readBufferReadCount[6]~23\) # (!\sdram_controller|readBufferReadCount\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \sdram_controller|readBufferReadCount\(7),
	datad => VCC,
	cin => \sdram_controller|readBufferReadCount[6]~23\,
	combout => \sdram_controller|readBufferReadCount[7]~24_combout\,
	cout => \sdram_controller|readBufferReadCount[7]~25\);

-- Location: FF_X64_Y21_N21
\sdram_controller|readBufferReadCount[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sdram_controller|readBufferReadCount[7]~24_combout\,
	clrn => \reset~input_o\,
	sclr => \sdram_controller|dataAvailable[0]~0_combout\,
	ena => \s_enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|readBufferReadCount\(7));

-- Location: LCCOMB_X64_Y21_N22
\sdram_controller|readBufferReadCount[8]~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|readBufferReadCount[8]~26_combout\ = (\sdram_controller|readBufferReadCount\(8) & (\sdram_controller|readBufferReadCount[7]~25\ $ (GND))) # (!\sdram_controller|readBufferReadCount\(8) & (!\sdram_controller|readBufferReadCount[7]~25\ & 
-- VCC))
-- \sdram_controller|readBufferReadCount[8]~27\ = CARRY((\sdram_controller|readBufferReadCount\(8) & !\sdram_controller|readBufferReadCount[7]~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|readBufferReadCount\(8),
	datad => VCC,
	cin => \sdram_controller|readBufferReadCount[7]~25\,
	combout => \sdram_controller|readBufferReadCount[8]~26_combout\,
	cout => \sdram_controller|readBufferReadCount[8]~27\);

-- Location: FF_X64_Y21_N23
\sdram_controller|readBufferReadCount[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sdram_controller|readBufferReadCount[8]~26_combout\,
	clrn => \reset~input_o\,
	sclr => \sdram_controller|dataAvailable[0]~0_combout\,
	ena => \s_enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|readBufferReadCount\(8));

-- Location: LCCOMB_X64_Y21_N24
\sdram_controller|readBufferReadCount[9]~28\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|readBufferReadCount[9]~28_combout\ = \sdram_controller|readBufferReadCount[8]~27\ $ (\sdram_controller|readBufferReadCount\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \sdram_controller|readBufferReadCount\(9),
	cin => \sdram_controller|readBufferReadCount[8]~27\,
	combout => \sdram_controller|readBufferReadCount[9]~28_combout\);

-- Location: FF_X64_Y21_N25
\sdram_controller|readBufferReadCount[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sdram_controller|readBufferReadCount[9]~28_combout\,
	clrn => \reset~input_o\,
	sclr => \sdram_controller|dataAvailable[0]~0_combout\,
	ena => \s_enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|readBufferReadCount\(9));

-- Location: LCCOMB_X64_Y21_N30
\sdram_controller|LessThan18~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|LessThan18~0_combout\ = (!\sdram_controller|readBufferReadCount\(8) & (!\sdram_controller|readBufferReadCount\(9) & ((!\sdram_controller|readBufferReadCount\(0)) # (!\sdram_controller|readBufferReadCount\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|readBufferReadCount\(8),
	datab => \sdram_controller|readBufferReadCount\(9),
	datac => \sdram_controller|readBufferReadCount\(1),
	datad => \sdram_controller|readBufferReadCount\(0),
	combout => \sdram_controller|LessThan18~0_combout\);

-- Location: LCCOMB_X64_Y21_N28
\sdram_controller|LessThan18~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|LessThan18~1_combout\ = (!\sdram_controller|readBufferReadCount\(7) & (\sdram_controller|LessThan18~0_combout\ & !\sdram_controller|readBufferReadCount\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \sdram_controller|readBufferReadCount\(7),
	datac => \sdram_controller|LessThan18~0_combout\,
	datad => \sdram_controller|readBufferReadCount\(6),
	combout => \sdram_controller|LessThan18~1_combout\);

-- Location: LCCOMB_X65_Y21_N8
\sdram_controller|dataOut[6]~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|dataOut[6]~14_combout\ = (!\sdram_controller|readBufferReadCount\(3) & !\sdram_controller|readBufferReadCount\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|readBufferReadCount\(3),
	datad => \sdram_controller|readBufferReadCount\(2),
	combout => \sdram_controller|dataOut[6]~14_combout\);

-- Location: LCCOMB_X63_Y21_N28
\sdram_controller|readDeviceIndexReg[0]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|readDeviceIndexReg[0]~1_combout\ = (\sdram_controller|readBufferEmpty~q\ & (!\sdram_controller|writeBufferEmpty~q\ & \state.START_RECEIVING~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|readBufferEmpty~q\,
	datac => \sdram_controller|writeBufferEmpty~q\,
	datad => \state.START_RECEIVING~q\,
	combout => \sdram_controller|readDeviceIndexReg[0]~1_combout\);

-- Location: LCCOMB_X63_Y21_N10
\sdram_controller|readBurstLengthReg[0]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|readBurstLengthReg[0]~0_combout\ = (\sdram_controller|readBurstLengthReg\(0)) # ((\s_enable~0_combout\ & (\sdram_controller|readDeviceIndexReg[0]~0_combout\ & \sdram_controller|readDeviceIndexReg[0]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \s_enable~0_combout\,
	datab => \sdram_controller|readDeviceIndexReg[0]~0_combout\,
	datac => \sdram_controller|readBurstLengthReg\(0),
	datad => \sdram_controller|readDeviceIndexReg[0]~1_combout\,
	combout => \sdram_controller|readBurstLengthReg[0]~0_combout\);

-- Location: FF_X63_Y21_N11
\sdram_controller|readBurstLengthReg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_generator|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sdram_controller|readBurstLengthReg[0]~0_combout\,
	clrn => \reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|readBurstLengthReg\(0));

-- Location: LCCOMB_X63_Y21_N12
\sdram_controller|LessThan18~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|LessThan18~2_combout\ = (\sdram_controller|dataOut[5]~15_combout\ & (\sdram_controller|LessThan18~1_combout\ & (\sdram_controller|dataOut[6]~14_combout\ & \sdram_controller|readBurstLengthReg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|dataOut[5]~15_combout\,
	datab => \sdram_controller|LessThan18~1_combout\,
	datac => \sdram_controller|dataOut[6]~14_combout\,
	datad => \sdram_controller|readBurstLengthReg\(0),
	combout => \sdram_controller|LessThan18~2_combout\);

-- Location: LCCOMB_X63_Y21_N16
\sdram_controller|readBufferState~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|readBufferState~2_combout\ = (\sdram_controller|readBufferState~q\ & ((\sdram_controller|LessThan18~2_combout\))) # (!\sdram_controller|readBufferState~q\ & (!\sdram_controller|readBufferEmpty~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010111000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|readBufferEmpty~q\,
	datab => \sdram_controller|LessThan18~2_combout\,
	datac => \sdram_controller|readBufferState~q\,
	combout => \sdram_controller|readBufferState~2_combout\);

-- Location: FF_X63_Y21_N17
\sdram_controller|readBufferState\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sdram_controller|readBufferState~2_combout\,
	clrn => \reset~input_o\,
	ena => \s_enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|readBufferState~q\);

-- Location: LCCOMB_X63_Y21_N22
\sdram_controller|readBufferEmpty~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|readBufferEmpty~3_combout\ = (\sdram_controller|readBufferEmpty~q\) # ((!\sdram_controller|LessThan18~2_combout\ & \sdram_controller|readBufferState~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|readBufferEmpty~q\,
	datac => \sdram_controller|LessThan18~2_combout\,
	datad => \sdram_controller|readBufferState~q\,
	combout => \sdram_controller|readBufferEmpty~3_combout\);

-- Location: LCCOMB_X61_Y22_N6
\sdram_controller|memOperationReg~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|memOperationReg~0_combout\ = !\sdram_controller|writeBufferEmpty~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sdram_controller|writeBufferEmpty~q\,
	combout => \sdram_controller|memOperationReg~0_combout\);

-- Location: FF_X61_Y22_N7
\sdram_controller|memOperationReg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_generator|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sdram_controller|memOperationReg~0_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|burstLengthReg[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|memOperationReg~q\);

-- Location: LCCOMB_X62_Y22_N16
\sdram_controller|controllerState~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|controllerState~20_combout\ = (\sdram_controller|memOperationReg~q\ & \sdram_controller|controllerState.SDRAM_ACTIVATE_ROW~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \sdram_controller|memOperationReg~q\,
	datad => \sdram_controller|controllerState.SDRAM_ACTIVATE_ROW~q\,
	combout => \sdram_controller|controllerState~20_combout\);

-- Location: LCCOMB_X62_Y22_N20
\sdram_controller|controllerState~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|controllerState~21_combout\ = (!\sdram_controller|controllerState.SDRAM_ACTIVATE_ROW~q\ & ((\sdram_controller|controllerState.SDRAM_POWER_UP~q\) # (!\sdram_controller|LessThan0~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|controllerState.SDRAM_POWER_UP~q\,
	datab => \sdram_controller|controllerState.SDRAM_ACTIVATE_ROW~q\,
	datad => \sdram_controller|LessThan0~4_combout\,
	combout => \sdram_controller|controllerState~21_combout\);

-- Location: LCCOMB_X64_Y22_N26
\sdram_controller|Equal1~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Equal1~0_combout\ = (!\sdram_controller|stateCycleCount\(13) & (\sdram_controller|LessThan10~1_combout\ & (\sdram_controller|LessThan10~0_combout\ & !\sdram_controller|stateCycleCount\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|stateCycleCount\(13),
	datab => \sdram_controller|LessThan10~1_combout\,
	datac => \sdram_controller|LessThan10~0_combout\,
	datad => \sdram_controller|stateCycleCount\(11),
	combout => \sdram_controller|Equal1~0_combout\);

-- Location: LCCOMB_X63_Y25_N28
\sdram_controller|LessThan1~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|LessThan1~0_combout\ = (!\sdram_controller|stateCycleCount\(4) & (!\sdram_controller|stateCycleCount\(5) & ((!\sdram_controller|stateCycleCount\(3)) # (!\sdram_controller|stateCycleCount\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|stateCycleCount\(2),
	datab => \sdram_controller|stateCycleCount\(3),
	datac => \sdram_controller|stateCycleCount\(4),
	datad => \sdram_controller|stateCycleCount\(5),
	combout => \sdram_controller|LessThan1~0_combout\);

-- Location: LCCOMB_X62_Y22_N4
\sdram_controller|LessThan1~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|LessThan1~1_combout\ = ((\sdram_controller|stateCycleCount\(6) & !\sdram_controller|LessThan1~0_combout\)) # (!\sdram_controller|Equal1~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|Equal1~0_combout\,
	datac => \sdram_controller|stateCycleCount\(6),
	datad => \sdram_controller|LessThan1~0_combout\,
	combout => \sdram_controller|LessThan1~1_combout\);

-- Location: LCCOMB_X62_Y22_N6
\sdram_controller|controllerState~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|controllerState~24_combout\ = ((\sdram_controller|controllerState.SDRAM_INIT~q\ & !\sdram_controller|LessThan1~1_combout\)) # (!\sdram_controller|controllerState.SDRAM_POWER_UP~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|controllerState.SDRAM_INIT~q\,
	datab => \sdram_controller|LessThan1~1_combout\,
	datad => \sdram_controller|controllerState.SDRAM_POWER_UP~q\,
	combout => \sdram_controller|controllerState~24_combout\);

-- Location: LCCOMB_X62_Y22_N14
\sdram_controller|controllerState~25\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|controllerState~25_combout\ = (\sdram_controller|controllerState~24_combout\ & (((\sdram_controller|refreshPending~q\ & !\sdram_controller|writeBufferEmpty~q\)) # (!\sdram_controller|controllerState.SDRAM_IDLE~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|controllerState~24_combout\,
	datab => \sdram_controller|refreshPending~q\,
	datac => \sdram_controller|controllerState.SDRAM_IDLE~q\,
	datad => \sdram_controller|writeBufferEmpty~q\,
	combout => \sdram_controller|controllerState~25_combout\);

-- Location: LCCOMB_X63_Y22_N30
\sdram_controller|controllerState~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|controllerState~19_combout\ = (\sdram_controller|controllerState.SDRAM_IDLE~q\ & !\sdram_controller|refreshPending~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|controllerState.SDRAM_IDLE~q\,
	datad => \sdram_controller|refreshPending~q\,
	combout => \sdram_controller|controllerState~19_combout\);

-- Location: FF_X63_Y22_N31
\sdram_controller|controllerState.SDRAM_AUTO_REFRESH\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_generator|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sdram_controller|controllerState~19_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|controllerState~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|controllerState.SDRAM_AUTO_REFRESH~q\);

-- Location: LCCOMB_X64_Y23_N8
\sdram_controller|LessThan7~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|LessThan7~0_combout\ = (\sdram_controller|burstLengthReg\(0) & !\sdram_controller|stateCycleCount\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \sdram_controller|burstLengthReg\(0),
	datad => \sdram_controller|stateCycleCount\(0),
	combout => \sdram_controller|LessThan7~0_combout\);

-- Location: LCCOMB_X64_Y23_N14
\sdram_controller|Selector0~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Selector0~0_combout\ = (\sdram_controller|stateCycleCount\(3) & (\sdram_controller|burstLengthReg\(1) & !\sdram_controller|stateCycleCount\(2))) # (!\sdram_controller|stateCycleCount\(3) & (!\sdram_controller|burstLengthReg\(1) & 
-- \sdram_controller|stateCycleCount\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|stateCycleCount\(3),
	datac => \sdram_controller|burstLengthReg\(1),
	datad => \sdram_controller|stateCycleCount\(2),
	combout => \sdram_controller|Selector0~0_combout\);

-- Location: LCCOMB_X64_Y23_N0
\sdram_controller|Selector0~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Selector0~1_combout\ = (\sdram_controller|stateCycleCount\(3) & (((!\sdram_controller|LessThan7~0_combout\ & \sdram_controller|stateCycleCount\(1))) # (!\sdram_controller|Selector0~0_combout\))) # (!\sdram_controller|stateCycleCount\(3) 
-- & (\sdram_controller|Selector0~0_combout\ & ((\sdram_controller|stateCycleCount\(1)) # (!\sdram_controller|LessThan7~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111101000011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|stateCycleCount\(3),
	datab => \sdram_controller|LessThan7~0_combout\,
	datac => \sdram_controller|Selector0~0_combout\,
	datad => \sdram_controller|stateCycleCount\(1),
	combout => \sdram_controller|Selector0~1_combout\);

-- Location: LCCOMB_X62_Y22_N30
\sdram_controller|controllerState~27\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|controllerState~27_combout\ = (!\sdram_controller|memOperationReg~q\ & \sdram_controller|controllerState.SDRAM_ACTIVATE_ROW~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \sdram_controller|memOperationReg~q\,
	datad => \sdram_controller|controllerState.SDRAM_ACTIVATE_ROW~q\,
	combout => \sdram_controller|controllerState~27_combout\);

-- Location: FF_X62_Y22_N31
\sdram_controller|controllerState.SDRAM_WRITE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_generator|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sdram_controller|controllerState~27_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|controllerState~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|controllerState.SDRAM_WRITE~q\);

-- Location: LCCOMB_X63_Y22_N16
\sdram_controller|Selector0~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Selector0~2_combout\ = (\sdram_controller|controllerState.SDRAM_WRITE~q\ & ((\sdram_controller|Selector0~1_combout\) # (!\sdram_controller|Equal1~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|Selector0~1_combout\,
	datab => \sdram_controller|controllerState.SDRAM_WRITE~q\,
	datad => \sdram_controller|Equal1~2_combout\,
	combout => \sdram_controller|Selector0~2_combout\);

-- Location: LCCOMB_X66_Y22_N8
\sdram_controller|process_1~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|process_1~2_combout\ = (!\sdram_controller|stateCycleCount\(1) & (\sdram_controller|stateCycleCount\(4) & !\sdram_controller|stateCycleCount\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|stateCycleCount\(1),
	datac => \sdram_controller|stateCycleCount\(4),
	datad => \sdram_controller|stateCycleCount\(6),
	combout => \sdram_controller|process_1~2_combout\);

-- Location: LCCOMB_X66_Y22_N12
\sdram_controller|Selector0~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Selector0~4_combout\ = (!\sdram_controller|stateCycleCount\(0) & (!\sdram_controller|stateCycleCount\(3) & (\sdram_controller|stateCycleCount\(2) & !\sdram_controller|stateCycleCount\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|stateCycleCount\(0),
	datab => \sdram_controller|stateCycleCount\(3),
	datac => \sdram_controller|stateCycleCount\(2),
	datad => \sdram_controller|stateCycleCount\(5),
	combout => \sdram_controller|Selector0~4_combout\);

-- Location: LCCOMB_X63_Y22_N22
\sdram_controller|Selector0~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Selector0~5_combout\ = (\sdram_controller|Equal1~0_combout\ & (\sdram_controller|process_1~2_combout\ & (\sdram_controller|controllerState.SDRAM_AUTO_REFRESH~q\ & \sdram_controller|Selector0~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|Equal1~0_combout\,
	datab => \sdram_controller|process_1~2_combout\,
	datac => \sdram_controller|controllerState.SDRAM_AUTO_REFRESH~q\,
	datad => \sdram_controller|Selector0~4_combout\,
	combout => \sdram_controller|Selector0~5_combout\);

-- Location: LCCOMB_X67_Y22_N8
\sdram_controller|LessThan10~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|LessThan10~2_combout\ = (!\sdram_controller|stateCycleCount\(6) & (!\sdram_controller|stateCycleCount\(5) & !\sdram_controller|stateCycleCount\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|stateCycleCount\(6),
	datab => \sdram_controller|stateCycleCount\(5),
	datad => \sdram_controller|stateCycleCount\(4),
	combout => \sdram_controller|LessThan10~2_combout\);

-- Location: LCCOMB_X64_Y23_N4
\sdram_controller|LessThan11~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|LessThan11~0_combout\ = (\sdram_controller|stateCycleCount\(0) & !\sdram_controller|burstLengthReg\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|stateCycleCount\(0),
	datac => \sdram_controller|burstLengthReg\(0),
	combout => \sdram_controller|LessThan11~0_combout\);

-- Location: LCCOMB_X67_Y22_N18
\sdram_controller|LessThan8~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|LessThan8~0_combout\ = (\sdram_controller|stateCycleCount\(3) & (((\sdram_controller|LessThan11~0_combout\ & \sdram_controller|stateCycleCount\(1))) # (!\sdram_controller|Selector0~0_combout\))) # (!\sdram_controller|stateCycleCount\(3) 
-- & (\sdram_controller|Selector0~0_combout\ & ((\sdram_controller|LessThan11~0_combout\) # (\sdram_controller|stateCycleCount\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|LessThan11~0_combout\,
	datab => \sdram_controller|stateCycleCount\(3),
	datac => \sdram_controller|stateCycleCount\(1),
	datad => \sdram_controller|Selector0~0_combout\,
	combout => \sdram_controller|LessThan8~0_combout\);

-- Location: LCCOMB_X67_Y22_N0
\sdram_controller|LessThan8~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|LessThan8~1_combout\ = ((\sdram_controller|LessThan8~0_combout\) # (!\sdram_controller|LessThan10~2_combout\)) # (!\sdram_controller|Equal1~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|Equal1~0_combout\,
	datac => \sdram_controller|LessThan10~2_combout\,
	datad => \sdram_controller|LessThan8~0_combout\,
	combout => \sdram_controller|LessThan8~1_combout\);

-- Location: LCCOMB_X63_Y22_N20
\sdram_controller|controllerState~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|controllerState~14_combout\ = (!\sdram_controller|controllerState.SDRAM_AUTO_REFRESH~q\ & (!\sdram_controller|controllerState.SDRAM_WRITE~q\ & \sdram_controller|LessThan8~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|controllerState.SDRAM_AUTO_REFRESH~q\,
	datab => \sdram_controller|controllerState.SDRAM_WRITE~q\,
	datad => \sdram_controller|LessThan8~1_combout\,
	combout => \sdram_controller|controllerState~14_combout\);

-- Location: LCCOMB_X63_Y22_N14
\sdram_controller|controllerState~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|controllerState~15_combout\ = (\sdram_controller|Selector0~5_combout\) # ((\sdram_controller|controllerState~14_combout\) # ((!\sdram_controller|controllerState.SDRAM_AUTO_REFRESH~q\ & \sdram_controller|Selector0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|controllerState.SDRAM_AUTO_REFRESH~q\,
	datab => \sdram_controller|Selector0~2_combout\,
	datac => \sdram_controller|Selector0~5_combout\,
	datad => \sdram_controller|controllerState~14_combout\,
	combout => \sdram_controller|controllerState~15_combout\);

-- Location: LCCOMB_X62_Y22_N10
\sdram_controller|controllerState~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|controllerState~22_combout\ = (\sdram_controller|readDeviceIndexReg[0]~0_combout\ & (!\sdram_controller|writeBufferEmpty~q\ & ((!\state.START_RECEIVING~q\) # (!\sdram_controller|readBufferEmpty~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|readDeviceIndexReg[0]~0_combout\,
	datab => \sdram_controller|writeBufferEmpty~q\,
	datac => \sdram_controller|readBufferEmpty~q\,
	datad => \state.START_RECEIVING~q\,
	combout => \sdram_controller|controllerState~22_combout\);

-- Location: LCCOMB_X62_Y22_N12
\sdram_controller|controllerState~23\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|controllerState~23_combout\ = (!\sdram_controller|controllerState.SDRAM_INIT~q\ & ((\sdram_controller|controllerState~22_combout\) # ((!\sdram_controller|controllerState.SDRAM_IDLE~q\ & !\sdram_controller|controllerState~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|controllerState.SDRAM_IDLE~q\,
	datab => \sdram_controller|controllerState~15_combout\,
	datac => \sdram_controller|controllerState.SDRAM_INIT~q\,
	datad => \sdram_controller|controllerState~22_combout\,
	combout => \sdram_controller|controllerState~23_combout\);

-- Location: LCCOMB_X62_Y22_N0
\sdram_controller|controllerState~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|controllerState~26_combout\ = (\sdram_controller|controllerState~13_combout\ & (((!\sdram_controller|controllerState~25_combout\ & !\sdram_controller|controllerState~23_combout\)) # (!\sdram_controller|controllerState~21_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|controllerState~21_combout\,
	datab => \sdram_controller|controllerState~13_combout\,
	datac => \sdram_controller|controllerState~25_combout\,
	datad => \sdram_controller|controllerState~23_combout\,
	combout => \sdram_controller|controllerState~26_combout\);

-- Location: FF_X62_Y22_N17
\sdram_controller|controllerState.SDRAM_READ\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_generator|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sdram_controller|controllerState~20_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|controllerState~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|controllerState.SDRAM_READ~q\);

-- Location: LCCOMB_X62_Y22_N8
\sdram_controller|readBufferEmpty~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|readBufferEmpty~5_combout\ = (\sdram_controller|readBufferEmpty~3_combout\ & (((\sdram_controller|readBufferEmpty~6_combout\ & \sdram_controller|Equal1~2_combout\)) # (!\sdram_controller|controllerState.SDRAM_READ~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|readBufferEmpty~6_combout\,
	datab => \sdram_controller|Equal1~2_combout\,
	datac => \sdram_controller|readBufferEmpty~3_combout\,
	datad => \sdram_controller|controllerState.SDRAM_READ~q\,
	combout => \sdram_controller|readBufferEmpty~5_combout\);

-- Location: FF_X62_Y22_N7
\sdram_controller|readBufferEmpty\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \sdram_controller|readBufferEmpty~5_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \s_enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|readBufferEmpty~q\);

-- Location: LCCOMB_X63_Y21_N0
\sdram_controller|dataAvailable[0]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|dataAvailable[0]~0_combout\ = (!\sdram_controller|readBufferEmpty~q\ & !\sdram_controller|readBufferState~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \sdram_controller|readBufferEmpty~q\,
	datad => \sdram_controller|readBufferState~q\,
	combout => \sdram_controller|dataAvailable[0]~0_combout\);

-- Location: FF_X62_Y23_N1
\state.HALT\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \state.RECEIVE~q\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \state~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \state.HALT~q\);

-- Location: LCCOMB_X62_Y23_N0
\state~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \state~14_combout\ = (\state.HALT~q\) # (((\state.START_RECEIVING~q\ & !\sdram_controller|dataAvailable[0]~0_combout\)) # (!\s_enable~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \state.START_RECEIVING~q\,
	datab => \sdram_controller|dataAvailable[0]~0_combout\,
	datac => \state.HALT~q\,
	datad => \s_enable~0_combout\,
	combout => \state~14_combout\);

-- Location: LCCOMB_X60_Y23_N12
\transmitCount[0]~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \transmitCount[0]~10_combout\ = transmitCount(0) $ (VCC)
-- \transmitCount[0]~11\ = CARRY(transmitCount(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => transmitCount(0),
	datad => VCC,
	combout => \transmitCount[0]~10_combout\,
	cout => \transmitCount[0]~11\);

-- Location: FF_X60_Y23_N13
\transmitCount[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \transmitCount[0]~10_combout\,
	clrn => \reset~input_o\,
	sclr => \sdram_controller|SDRAM_Ready[0]~0_combout\,
	ena => \s_enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => transmitCount(0));

-- Location: LCCOMB_X60_Y23_N14
\transmitCount[1]~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \transmitCount[1]~12_combout\ = (transmitCount(1) & (!\transmitCount[0]~11\)) # (!transmitCount(1) & ((\transmitCount[0]~11\) # (GND)))
-- \transmitCount[1]~13\ = CARRY((!\transmitCount[0]~11\) # (!transmitCount(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => transmitCount(1),
	datad => VCC,
	cin => \transmitCount[0]~11\,
	combout => \transmitCount[1]~12_combout\,
	cout => \transmitCount[1]~13\);

-- Location: FF_X60_Y23_N15
\transmitCount[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \transmitCount[1]~12_combout\,
	clrn => \reset~input_o\,
	sclr => \sdram_controller|SDRAM_Ready[0]~0_combout\,
	ena => \s_enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => transmitCount(1));

-- Location: LCCOMB_X60_Y23_N16
\transmitCount[2]~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \transmitCount[2]~14_combout\ = (transmitCount(2) & (\transmitCount[1]~13\ $ (GND))) # (!transmitCount(2) & (!\transmitCount[1]~13\ & VCC))
-- \transmitCount[2]~15\ = CARRY((transmitCount(2) & !\transmitCount[1]~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => transmitCount(2),
	datad => VCC,
	cin => \transmitCount[1]~13\,
	combout => \transmitCount[2]~14_combout\,
	cout => \transmitCount[2]~15\);

-- Location: FF_X60_Y23_N17
\transmitCount[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \transmitCount[2]~14_combout\,
	clrn => \reset~input_o\,
	sclr => \sdram_controller|SDRAM_Ready[0]~0_combout\,
	ena => \s_enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => transmitCount(2));

-- Location: LCCOMB_X60_Y23_N18
\transmitCount[3]~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \transmitCount[3]~16_combout\ = (transmitCount(3) & (!\transmitCount[2]~15\)) # (!transmitCount(3) & ((\transmitCount[2]~15\) # (GND)))
-- \transmitCount[3]~17\ = CARRY((!\transmitCount[2]~15\) # (!transmitCount(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => transmitCount(3),
	datad => VCC,
	cin => \transmitCount[2]~15\,
	combout => \transmitCount[3]~16_combout\,
	cout => \transmitCount[3]~17\);

-- Location: FF_X60_Y23_N19
\transmitCount[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \transmitCount[3]~16_combout\,
	clrn => \reset~input_o\,
	sclr => \sdram_controller|SDRAM_Ready[0]~0_combout\,
	ena => \s_enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => transmitCount(3));

-- Location: LCCOMB_X60_Y23_N20
\transmitCount[4]~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \transmitCount[4]~18_combout\ = (transmitCount(4) & (\transmitCount[3]~17\ $ (GND))) # (!transmitCount(4) & (!\transmitCount[3]~17\ & VCC))
-- \transmitCount[4]~19\ = CARRY((transmitCount(4) & !\transmitCount[3]~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => transmitCount(4),
	datad => VCC,
	cin => \transmitCount[3]~17\,
	combout => \transmitCount[4]~18_combout\,
	cout => \transmitCount[4]~19\);

-- Location: FF_X60_Y23_N21
\transmitCount[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \transmitCount[4]~18_combout\,
	clrn => \reset~input_o\,
	sclr => \sdram_controller|SDRAM_Ready[0]~0_combout\,
	ena => \s_enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => transmitCount(4));

-- Location: LCCOMB_X60_Y23_N22
\transmitCount[5]~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \transmitCount[5]~20_combout\ = (transmitCount(5) & (!\transmitCount[4]~19\)) # (!transmitCount(5) & ((\transmitCount[4]~19\) # (GND)))
-- \transmitCount[5]~21\ = CARRY((!\transmitCount[4]~19\) # (!transmitCount(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => transmitCount(5),
	datad => VCC,
	cin => \transmitCount[4]~19\,
	combout => \transmitCount[5]~20_combout\,
	cout => \transmitCount[5]~21\);

-- Location: FF_X60_Y23_N23
\transmitCount[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \transmitCount[5]~20_combout\,
	clrn => \reset~input_o\,
	sclr => \sdram_controller|SDRAM_Ready[0]~0_combout\,
	ena => \s_enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => transmitCount(5));

-- Location: LCCOMB_X60_Y23_N24
\transmitCount[6]~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \transmitCount[6]~22_combout\ = (transmitCount(6) & (\transmitCount[5]~21\ $ (GND))) # (!transmitCount(6) & (!\transmitCount[5]~21\ & VCC))
-- \transmitCount[6]~23\ = CARRY((transmitCount(6) & !\transmitCount[5]~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => transmitCount(6),
	datad => VCC,
	cin => \transmitCount[5]~21\,
	combout => \transmitCount[6]~22_combout\,
	cout => \transmitCount[6]~23\);

-- Location: FF_X60_Y23_N25
\transmitCount[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \transmitCount[6]~22_combout\,
	clrn => \reset~input_o\,
	sclr => \sdram_controller|SDRAM_Ready[0]~0_combout\,
	ena => \s_enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => transmitCount(6));

-- Location: LCCOMB_X60_Y23_N26
\transmitCount[7]~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \transmitCount[7]~24_combout\ = (transmitCount(7) & (!\transmitCount[6]~23\)) # (!transmitCount(7) & ((\transmitCount[6]~23\) # (GND)))
-- \transmitCount[7]~25\ = CARRY((!\transmitCount[6]~23\) # (!transmitCount(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => transmitCount(7),
	datad => VCC,
	cin => \transmitCount[6]~23\,
	combout => \transmitCount[7]~24_combout\,
	cout => \transmitCount[7]~25\);

-- Location: FF_X60_Y23_N27
\transmitCount[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \transmitCount[7]~24_combout\,
	clrn => \reset~input_o\,
	sclr => \sdram_controller|SDRAM_Ready[0]~0_combout\,
	ena => \s_enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => transmitCount(7));

-- Location: LCCOMB_X60_Y23_N4
\state~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \state~11_combout\ = (!transmitCount(6) & (!transmitCount(4) & (!transmitCount(5) & !transmitCount(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => transmitCount(6),
	datab => transmitCount(4),
	datac => transmitCount(5),
	datad => transmitCount(3),
	combout => \state~11_combout\);

-- Location: LCCOMB_X60_Y23_N28
\transmitCount[8]~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \transmitCount[8]~26_combout\ = (transmitCount(8) & (\transmitCount[7]~25\ $ (GND))) # (!transmitCount(8) & (!\transmitCount[7]~25\ & VCC))
-- \transmitCount[8]~27\ = CARRY((transmitCount(8) & !\transmitCount[7]~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => transmitCount(8),
	datad => VCC,
	cin => \transmitCount[7]~25\,
	combout => \transmitCount[8]~26_combout\,
	cout => \transmitCount[8]~27\);

-- Location: FF_X60_Y23_N29
\transmitCount[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \transmitCount[8]~26_combout\,
	clrn => \reset~input_o\,
	sclr => \sdram_controller|SDRAM_Ready[0]~0_combout\,
	ena => \s_enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => transmitCount(8));

-- Location: LCCOMB_X60_Y23_N30
\transmitCount[9]~28\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \transmitCount[9]~28_combout\ = transmitCount(9) $ (\transmitCount[8]~27\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => transmitCount(9),
	cin => \transmitCount[8]~27\,
	combout => \transmitCount[9]~28_combout\);

-- Location: FF_X60_Y23_N31
\transmitCount[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \transmitCount[9]~28_combout\,
	clrn => \reset~input_o\,
	sclr => \sdram_controller|SDRAM_Ready[0]~0_combout\,
	ena => \s_enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => transmitCount(9));

-- Location: LCCOMB_X60_Y23_N10
\state~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \state~12_combout\ = (!transmitCount(7) & (\state~11_combout\ & (!transmitCount(9) & !transmitCount(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => transmitCount(7),
	datab => \state~11_combout\,
	datac => transmitCount(9),
	datad => transmitCount(8),
	combout => \state~12_combout\);

-- Location: LCCOMB_X59_Y23_N30
\state~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \state~10_combout\ = (\state.TRANSMIT~q\ & (!transmitCount(2) & ((!transmitCount(0)) # (!transmitCount(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => transmitCount(1),
	datab => transmitCount(0),
	datac => \state.TRANSMIT~q\,
	datad => transmitCount(2),
	combout => \state~10_combout\);

-- Location: LCCOMB_X60_Y23_N6
\state~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \state~13_combout\ = (\state~12_combout\ & ((\state~10_combout\) # ((!\sdram_controller|SDRAM_Ready[0]~0_combout\ & \state.START_TRANSMISSION~q\)))) # (!\state~12_combout\ & (((!\sdram_controller|SDRAM_Ready[0]~0_combout\ & 
-- \state.START_TRANSMISSION~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \state~12_combout\,
	datab => \state~10_combout\,
	datac => \sdram_controller|SDRAM_Ready[0]~0_combout\,
	datad => \state.START_TRANSMISSION~q\,
	combout => \state~13_combout\);

-- Location: LCCOMB_X63_Y19_N10
\receiveCount[0]~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \receiveCount[0]~10_combout\ = receiveCount(0) $ (VCC)
-- \receiveCount[0]~11\ = CARRY(receiveCount(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => receiveCount(0),
	datad => VCC,
	combout => \receiveCount[0]~10_combout\,
	cout => \receiveCount[0]~11\);

-- Location: LCCOMB_X63_Y21_N6
\receiveCountReset~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \receiveCountReset~0_combout\ = (!\sdram_controller|readBufferState~q\ & (!\sdram_controller|readBufferEmpty~q\ & \state.START_RECEIVING~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \sdram_controller|readBufferState~q\,
	datac => \sdram_controller|readBufferEmpty~q\,
	datad => \state.START_RECEIVING~q\,
	combout => \receiveCountReset~0_combout\);

-- Location: FF_X63_Y19_N11
\receiveCount[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \receiveCount[0]~10_combout\,
	clrn => \reset~input_o\,
	sclr => \receiveCountReset~0_combout\,
	ena => \s_enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => receiveCount(0));

-- Location: LCCOMB_X63_Y19_N12
\receiveCount[1]~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \receiveCount[1]~12_combout\ = (receiveCount(1) & (!\receiveCount[0]~11\)) # (!receiveCount(1) & ((\receiveCount[0]~11\) # (GND)))
-- \receiveCount[1]~13\ = CARRY((!\receiveCount[0]~11\) # (!receiveCount(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => receiveCount(1),
	datad => VCC,
	cin => \receiveCount[0]~11\,
	combout => \receiveCount[1]~12_combout\,
	cout => \receiveCount[1]~13\);

-- Location: FF_X63_Y19_N13
\receiveCount[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \receiveCount[1]~12_combout\,
	clrn => \reset~input_o\,
	sclr => \receiveCountReset~0_combout\,
	ena => \s_enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => receiveCount(1));

-- Location: LCCOMB_X63_Y19_N14
\receiveCount[2]~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \receiveCount[2]~14_combout\ = (receiveCount(2) & (\receiveCount[1]~13\ $ (GND))) # (!receiveCount(2) & (!\receiveCount[1]~13\ & VCC))
-- \receiveCount[2]~15\ = CARRY((receiveCount(2) & !\receiveCount[1]~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => receiveCount(2),
	datad => VCC,
	cin => \receiveCount[1]~13\,
	combout => \receiveCount[2]~14_combout\,
	cout => \receiveCount[2]~15\);

-- Location: FF_X63_Y19_N15
\receiveCount[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \receiveCount[2]~14_combout\,
	clrn => \reset~input_o\,
	sclr => \receiveCountReset~0_combout\,
	ena => \s_enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => receiveCount(2));

-- Location: LCCOMB_X63_Y19_N16
\receiveCount[3]~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \receiveCount[3]~16_combout\ = (receiveCount(3) & (!\receiveCount[2]~15\)) # (!receiveCount(3) & ((\receiveCount[2]~15\) # (GND)))
-- \receiveCount[3]~17\ = CARRY((!\receiveCount[2]~15\) # (!receiveCount(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => receiveCount(3),
	datad => VCC,
	cin => \receiveCount[2]~15\,
	combout => \receiveCount[3]~16_combout\,
	cout => \receiveCount[3]~17\);

-- Location: FF_X63_Y19_N17
\receiveCount[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \receiveCount[3]~16_combout\,
	clrn => \reset~input_o\,
	sclr => \receiveCountReset~0_combout\,
	ena => \s_enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => receiveCount(3));

-- Location: LCCOMB_X63_Y19_N18
\receiveCount[4]~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \receiveCount[4]~18_combout\ = (receiveCount(4) & (\receiveCount[3]~17\ $ (GND))) # (!receiveCount(4) & (!\receiveCount[3]~17\ & VCC))
-- \receiveCount[4]~19\ = CARRY((receiveCount(4) & !\receiveCount[3]~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => receiveCount(4),
	datad => VCC,
	cin => \receiveCount[3]~17\,
	combout => \receiveCount[4]~18_combout\,
	cout => \receiveCount[4]~19\);

-- Location: FF_X63_Y19_N19
\receiveCount[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \receiveCount[4]~18_combout\,
	clrn => \reset~input_o\,
	sclr => \receiveCountReset~0_combout\,
	ena => \s_enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => receiveCount(4));

-- Location: LCCOMB_X63_Y19_N20
\receiveCount[5]~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \receiveCount[5]~20_combout\ = (receiveCount(5) & (!\receiveCount[4]~19\)) # (!receiveCount(5) & ((\receiveCount[4]~19\) # (GND)))
-- \receiveCount[5]~21\ = CARRY((!\receiveCount[4]~19\) # (!receiveCount(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => receiveCount(5),
	datad => VCC,
	cin => \receiveCount[4]~19\,
	combout => \receiveCount[5]~20_combout\,
	cout => \receiveCount[5]~21\);

-- Location: FF_X63_Y19_N21
\receiveCount[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \receiveCount[5]~20_combout\,
	clrn => \reset~input_o\,
	sclr => \receiveCountReset~0_combout\,
	ena => \s_enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => receiveCount(5));

-- Location: LCCOMB_X63_Y19_N22
\receiveCount[6]~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \receiveCount[6]~22_combout\ = (receiveCount(6) & (\receiveCount[5]~21\ $ (GND))) # (!receiveCount(6) & (!\receiveCount[5]~21\ & VCC))
-- \receiveCount[6]~23\ = CARRY((receiveCount(6) & !\receiveCount[5]~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => receiveCount(6),
	datad => VCC,
	cin => \receiveCount[5]~21\,
	combout => \receiveCount[6]~22_combout\,
	cout => \receiveCount[6]~23\);

-- Location: FF_X63_Y19_N23
\receiveCount[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \receiveCount[6]~22_combout\,
	clrn => \reset~input_o\,
	sclr => \receiveCountReset~0_combout\,
	ena => \s_enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => receiveCount(6));

-- Location: LCCOMB_X63_Y19_N24
\receiveCount[7]~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \receiveCount[7]~24_combout\ = (receiveCount(7) & (!\receiveCount[6]~23\)) # (!receiveCount(7) & ((\receiveCount[6]~23\) # (GND)))
-- \receiveCount[7]~25\ = CARRY((!\receiveCount[6]~23\) # (!receiveCount(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => receiveCount(7),
	datad => VCC,
	cin => \receiveCount[6]~23\,
	combout => \receiveCount[7]~24_combout\,
	cout => \receiveCount[7]~25\);

-- Location: FF_X63_Y19_N25
\receiveCount[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \receiveCount[7]~24_combout\,
	clrn => \reset~input_o\,
	sclr => \receiveCountReset~0_combout\,
	ena => \s_enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => receiveCount(7));

-- Location: LCCOMB_X63_Y19_N30
\Equal0~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Equal0~1_combout\ = (!receiveCount(7) & (!receiveCount(5) & (!receiveCount(6) & !receiveCount(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => receiveCount(7),
	datab => receiveCount(5),
	datac => receiveCount(6),
	datad => receiveCount(4),
	combout => \Equal0~1_combout\);

-- Location: LCCOMB_X63_Y19_N26
\receiveCount[8]~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \receiveCount[8]~26_combout\ = (receiveCount(8) & (\receiveCount[7]~25\ $ (GND))) # (!receiveCount(8) & (!\receiveCount[7]~25\ & VCC))
-- \receiveCount[8]~27\ = CARRY((receiveCount(8) & !\receiveCount[7]~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => receiveCount(8),
	datad => VCC,
	cin => \receiveCount[7]~25\,
	combout => \receiveCount[8]~26_combout\,
	cout => \receiveCount[8]~27\);

-- Location: FF_X63_Y19_N27
\receiveCount[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \receiveCount[8]~26_combout\,
	clrn => \reset~input_o\,
	sclr => \receiveCountReset~0_combout\,
	ena => \s_enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => receiveCount(8));

-- Location: LCCOMB_X63_Y19_N28
\receiveCount[9]~28\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \receiveCount[9]~28_combout\ = \receiveCount[8]~27\ $ (receiveCount(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => receiveCount(9),
	cin => \receiveCount[8]~27\,
	combout => \receiveCount[9]~28_combout\);

-- Location: FF_X63_Y19_N29
\receiveCount[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \receiveCount[9]~28_combout\,
	clrn => \reset~input_o\,
	sclr => \receiveCountReset~0_combout\,
	ena => \s_enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => receiveCount(9));

-- Location: LCCOMB_X63_Y19_N0
\Equal0~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Equal0~0_combout\ = (receiveCount(1) & (!receiveCount(3) & (!receiveCount(2) & receiveCount(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => receiveCount(1),
	datab => receiveCount(3),
	datac => receiveCount(2),
	datad => receiveCount(0),
	combout => \Equal0~0_combout\);

-- Location: LCCOMB_X63_Y19_N4
\Equal0~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Equal0~2_combout\ = (\Equal0~1_combout\ & (!receiveCount(9) & (!receiveCount(8) & \Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Equal0~1_combout\,
	datab => receiveCount(9),
	datac => receiveCount(8),
	datad => \Equal0~0_combout\,
	combout => \Equal0~2_combout\);

-- Location: LCCOMB_X62_Y23_N30
\state~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \state~15_combout\ = (!\state~14_combout\ & (!\state~13_combout\ & ((\Equal0~2_combout\) # (!\state.RECEIVE~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \state.RECEIVE~q\,
	datab => \state~14_combout\,
	datac => \state~13_combout\,
	datad => \Equal0~2_combout\,
	combout => \state~15_combout\);

-- Location: LCCOMB_X62_Y23_N28
\state.START_TRANSMISSION~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \state.START_TRANSMISSION~0_combout\ = (!\state.TRANSMIT~q\ & (!\state.RECEIVE~q\ & (!\state.START_RECEIVING~q\ & !\state.START_TRANSMISSION~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \state.TRANSMIT~q\,
	datab => \state.RECEIVE~q\,
	datac => \state.START_RECEIVING~q\,
	datad => \state.START_TRANSMISSION~q\,
	combout => \state.START_TRANSMISSION~0_combout\);

-- Location: LCCOMB_X62_Y23_N6
\state.START_TRANSMISSION~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \state.START_TRANSMISSION~1_combout\ = (\state~15_combout\ & (\state.START_TRANSMISSION~0_combout\)) # (!\state~15_combout\ & ((\state.START_TRANSMISSION~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \state~15_combout\,
	datab => \state.START_TRANSMISSION~0_combout\,
	datac => \state.START_TRANSMISSION~q\,
	combout => \state.START_TRANSMISSION~1_combout\);

-- Location: FF_X62_Y23_N7
\state.START_TRANSMISSION\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \state.START_TRANSMISSION~1_combout\,
	clrn => \reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \state.START_TRANSMISSION~q\);

-- Location: LCCOMB_X60_Y23_N8
\sdram_controller|SDRAM_Ready[0]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|SDRAM_Ready[0]~0_combout\ = (!\sdram_controller|writeBufferState~q\ & (!\sdram_controller|writeBufferEmpty~q\ & \state.START_TRANSMISSION~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \sdram_controller|writeBufferState~q\,
	datac => \sdram_controller|writeBufferEmpty~q\,
	datad => \state.START_TRANSMISSION~q\,
	combout => \sdram_controller|SDRAM_Ready[0]~0_combout\);

-- Location: LCCOMB_X63_Y24_N6
\sdram_controller|writeBufferWriteCount[0]~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|writeBufferWriteCount[0]~9_combout\ = \sdram_controller|writeBufferWriteCount\(0) $ (VCC)
-- \sdram_controller|writeBufferWriteCount[0]~10\ = CARRY(\sdram_controller|writeBufferWriteCount\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|writeBufferWriteCount\(0),
	datad => VCC,
	combout => \sdram_controller|writeBufferWriteCount[0]~9_combout\,
	cout => \sdram_controller|writeBufferWriteCount[0]~10\);

-- Location: FF_X63_Y24_N7
\sdram_controller|writeBufferWriteCount[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sdram_controller|writeBufferWriteCount[0]~9_combout\,
	clrn => \reset~input_o\,
	sclr => \sdram_controller|SDRAM_Ready[0]~0_combout\,
	ena => \s_enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBufferWriteCount\(0));

-- Location: LCCOMB_X63_Y24_N8
\sdram_controller|writeBufferWriteCount[1]~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|writeBufferWriteCount[1]~11_combout\ = (\sdram_controller|writeBufferWriteCount\(1) & (!\sdram_controller|writeBufferWriteCount[0]~10\)) # (!\sdram_controller|writeBufferWriteCount\(1) & ((\sdram_controller|writeBufferWriteCount[0]~10\) 
-- # (GND)))
-- \sdram_controller|writeBufferWriteCount[1]~12\ = CARRY((!\sdram_controller|writeBufferWriteCount[0]~10\) # (!\sdram_controller|writeBufferWriteCount\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \sdram_controller|writeBufferWriteCount\(1),
	datad => VCC,
	cin => \sdram_controller|writeBufferWriteCount[0]~10\,
	combout => \sdram_controller|writeBufferWriteCount[1]~11_combout\,
	cout => \sdram_controller|writeBufferWriteCount[1]~12\);

-- Location: FF_X63_Y24_N9
\sdram_controller|writeBufferWriteCount[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sdram_controller|writeBufferWriteCount[1]~11_combout\,
	clrn => \reset~input_o\,
	sclr => \sdram_controller|SDRAM_Ready[0]~0_combout\,
	ena => \s_enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBufferWriteCount\(1));

-- Location: LCCOMB_X63_Y24_N10
\sdram_controller|writeBufferWriteCount[2]~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|writeBufferWriteCount[2]~13_combout\ = (\sdram_controller|writeBufferWriteCount\(2) & (\sdram_controller|writeBufferWriteCount[1]~12\ $ (GND))) # (!\sdram_controller|writeBufferWriteCount\(2) & 
-- (!\sdram_controller|writeBufferWriteCount[1]~12\ & VCC))
-- \sdram_controller|writeBufferWriteCount[2]~14\ = CARRY((\sdram_controller|writeBufferWriteCount\(2) & !\sdram_controller|writeBufferWriteCount[1]~12\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|writeBufferWriteCount\(2),
	datad => VCC,
	cin => \sdram_controller|writeBufferWriteCount[1]~12\,
	combout => \sdram_controller|writeBufferWriteCount[2]~13_combout\,
	cout => \sdram_controller|writeBufferWriteCount[2]~14\);

-- Location: FF_X63_Y24_N11
\sdram_controller|writeBufferWriteCount[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sdram_controller|writeBufferWriteCount[2]~13_combout\,
	clrn => \reset~input_o\,
	sclr => \sdram_controller|SDRAM_Ready[0]~0_combout\,
	ena => \s_enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBufferWriteCount\(2));

-- Location: LCCOMB_X63_Y24_N12
\sdram_controller|writeBufferWriteCount[3]~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|writeBufferWriteCount[3]~15_combout\ = (\sdram_controller|writeBufferWriteCount\(3) & (!\sdram_controller|writeBufferWriteCount[2]~14\)) # (!\sdram_controller|writeBufferWriteCount\(3) & ((\sdram_controller|writeBufferWriteCount[2]~14\) 
-- # (GND)))
-- \sdram_controller|writeBufferWriteCount[3]~16\ = CARRY((!\sdram_controller|writeBufferWriteCount[2]~14\) # (!\sdram_controller|writeBufferWriteCount\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|writeBufferWriteCount\(3),
	datad => VCC,
	cin => \sdram_controller|writeBufferWriteCount[2]~14\,
	combout => \sdram_controller|writeBufferWriteCount[3]~15_combout\,
	cout => \sdram_controller|writeBufferWriteCount[3]~16\);

-- Location: FF_X63_Y24_N13
\sdram_controller|writeBufferWriteCount[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sdram_controller|writeBufferWriteCount[3]~15_combout\,
	clrn => \reset~input_o\,
	sclr => \sdram_controller|SDRAM_Ready[0]~0_combout\,
	ena => \s_enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBufferWriteCount\(3));

-- Location: LCCOMB_X63_Y24_N14
\sdram_controller|writeBufferWriteCount[4]~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|writeBufferWriteCount[4]~17_combout\ = (\sdram_controller|writeBufferWriteCount\(4) & (\sdram_controller|writeBufferWriteCount[3]~16\ $ (GND))) # (!\sdram_controller|writeBufferWriteCount\(4) & 
-- (!\sdram_controller|writeBufferWriteCount[3]~16\ & VCC))
-- \sdram_controller|writeBufferWriteCount[4]~18\ = CARRY((\sdram_controller|writeBufferWriteCount\(4) & !\sdram_controller|writeBufferWriteCount[3]~16\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \sdram_controller|writeBufferWriteCount\(4),
	datad => VCC,
	cin => \sdram_controller|writeBufferWriteCount[3]~16\,
	combout => \sdram_controller|writeBufferWriteCount[4]~17_combout\,
	cout => \sdram_controller|writeBufferWriteCount[4]~18\);

-- Location: FF_X63_Y24_N15
\sdram_controller|writeBufferWriteCount[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sdram_controller|writeBufferWriteCount[4]~17_combout\,
	clrn => \reset~input_o\,
	sclr => \sdram_controller|SDRAM_Ready[0]~0_combout\,
	ena => \s_enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBufferWriteCount\(4));

-- Location: LCCOMB_X63_Y24_N16
\sdram_controller|writeBufferWriteCount[5]~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|writeBufferWriteCount[5]~19_combout\ = (\sdram_controller|writeBufferWriteCount\(5) & (!\sdram_controller|writeBufferWriteCount[4]~18\)) # (!\sdram_controller|writeBufferWriteCount\(5) & ((\sdram_controller|writeBufferWriteCount[4]~18\) 
-- # (GND)))
-- \sdram_controller|writeBufferWriteCount[5]~20\ = CARRY((!\sdram_controller|writeBufferWriteCount[4]~18\) # (!\sdram_controller|writeBufferWriteCount\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \sdram_controller|writeBufferWriteCount\(5),
	datad => VCC,
	cin => \sdram_controller|writeBufferWriteCount[4]~18\,
	combout => \sdram_controller|writeBufferWriteCount[5]~19_combout\,
	cout => \sdram_controller|writeBufferWriteCount[5]~20\);

-- Location: FF_X63_Y24_N17
\sdram_controller|writeBufferWriteCount[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sdram_controller|writeBufferWriteCount[5]~19_combout\,
	clrn => \reset~input_o\,
	sclr => \sdram_controller|SDRAM_Ready[0]~0_combout\,
	ena => \s_enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBufferWriteCount\(5));

-- Location: LCCOMB_X63_Y24_N18
\sdram_controller|writeBufferWriteCount[6]~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|writeBufferWriteCount[6]~21_combout\ = (\sdram_controller|writeBufferWriteCount\(6) & (\sdram_controller|writeBufferWriteCount[5]~20\ $ (GND))) # (!\sdram_controller|writeBufferWriteCount\(6) & 
-- (!\sdram_controller|writeBufferWriteCount[5]~20\ & VCC))
-- \sdram_controller|writeBufferWriteCount[6]~22\ = CARRY((\sdram_controller|writeBufferWriteCount\(6) & !\sdram_controller|writeBufferWriteCount[5]~20\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \sdram_controller|writeBufferWriteCount\(6),
	datad => VCC,
	cin => \sdram_controller|writeBufferWriteCount[5]~20\,
	combout => \sdram_controller|writeBufferWriteCount[6]~21_combout\,
	cout => \sdram_controller|writeBufferWriteCount[6]~22\);

-- Location: FF_X63_Y24_N19
\sdram_controller|writeBufferWriteCount[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sdram_controller|writeBufferWriteCount[6]~21_combout\,
	clrn => \reset~input_o\,
	sclr => \sdram_controller|SDRAM_Ready[0]~0_combout\,
	ena => \s_enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBufferWriteCount\(6));

-- Location: LCCOMB_X63_Y24_N20
\sdram_controller|writeBufferWriteCount[7]~23\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|writeBufferWriteCount[7]~23_combout\ = (\sdram_controller|writeBufferWriteCount\(7) & (!\sdram_controller|writeBufferWriteCount[6]~22\)) # (!\sdram_controller|writeBufferWriteCount\(7) & ((\sdram_controller|writeBufferWriteCount[6]~22\) 
-- # (GND)))
-- \sdram_controller|writeBufferWriteCount[7]~24\ = CARRY((!\sdram_controller|writeBufferWriteCount[6]~22\) # (!\sdram_controller|writeBufferWriteCount\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \sdram_controller|writeBufferWriteCount\(7),
	datad => VCC,
	cin => \sdram_controller|writeBufferWriteCount[6]~22\,
	combout => \sdram_controller|writeBufferWriteCount[7]~23_combout\,
	cout => \sdram_controller|writeBufferWriteCount[7]~24\);

-- Location: FF_X63_Y24_N21
\sdram_controller|writeBufferWriteCount[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sdram_controller|writeBufferWriteCount[7]~23_combout\,
	clrn => \reset~input_o\,
	sclr => \sdram_controller|SDRAM_Ready[0]~0_combout\,
	ena => \s_enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBufferWriteCount\(7));

-- Location: LCCOMB_X63_Y23_N28
\sdram_controller|LessThan17~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|LessThan17~0_combout\ = (!\sdram_controller|writeBufferWriteCount\(4) & (\sdram_controller|writeBurstLengthReg\(0) & (!\sdram_controller|writeBufferWriteCount\(5) & !\sdram_controller|writeBufferWriteCount\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|writeBufferWriteCount\(4),
	datab => \sdram_controller|writeBurstLengthReg\(0),
	datac => \sdram_controller|writeBufferWriteCount\(5),
	datad => \sdram_controller|writeBufferWriteCount\(3),
	combout => \sdram_controller|LessThan17~0_combout\);

-- Location: LCCOMB_X63_Y24_N4
\sdram_controller|LessThan17~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|LessThan17~1_combout\ = (!\sdram_controller|writeBufferWriteCount\(2) & (!\sdram_controller|writeBufferWriteCount\(6) & ((!\sdram_controller|writeBufferWriteCount\(0)) # (!\sdram_controller|writeBufferWriteCount\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|writeBufferWriteCount\(2),
	datab => \sdram_controller|writeBufferWriteCount\(6),
	datac => \sdram_controller|writeBufferWriteCount\(1),
	datad => \sdram_controller|writeBufferWriteCount\(0),
	combout => \sdram_controller|LessThan17~1_combout\);

-- Location: LCCOMB_X63_Y24_N22
\sdram_controller|writeBufferWriteCount[8]~25\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|writeBufferWriteCount[8]~25_combout\ = \sdram_controller|writeBufferWriteCount\(8) $ (!\sdram_controller|writeBufferWriteCount[7]~24\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|writeBufferWriteCount\(8),
	cin => \sdram_controller|writeBufferWriteCount[7]~24\,
	combout => \sdram_controller|writeBufferWriteCount[8]~25_combout\);

-- Location: FF_X63_Y24_N23
\sdram_controller|writeBufferWriteCount[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sdram_controller|writeBufferWriteCount[8]~25_combout\,
	clrn => \reset~input_o\,
	sclr => \sdram_controller|SDRAM_Ready[0]~0_combout\,
	ena => \s_enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBufferWriteCount\(8));

-- Location: LCCOMB_X63_Y23_N26
\sdram_controller|LessThan17~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|LessThan17~2_combout\ = (!\sdram_controller|writeBufferWriteCount\(7) & (\sdram_controller|LessThan17~0_combout\ & (\sdram_controller|LessThan17~1_combout\ & !\sdram_controller|writeBufferWriteCount\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|writeBufferWriteCount\(7),
	datab => \sdram_controller|LessThan17~0_combout\,
	datac => \sdram_controller|LessThan17~1_combout\,
	datad => \sdram_controller|writeBufferWriteCount\(8),
	combout => \sdram_controller|LessThan17~2_combout\);

-- Location: LCCOMB_X62_Y23_N22
\sdram_controller|writeBufferState~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|writeBufferState~0_combout\ = (\s_enable~0_combout\ & ((\sdram_controller|SDRAM_Ready[0]~0_combout\) # ((\sdram_controller|LessThan17~2_combout\ & \sdram_controller|writeBufferState~q\)))) # (!\s_enable~0_combout\ & 
-- (((\sdram_controller|writeBufferState~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|SDRAM_Ready[0]~0_combout\,
	datab => \sdram_controller|LessThan17~2_combout\,
	datac => \sdram_controller|writeBufferState~q\,
	datad => \s_enable~0_combout\,
	combout => \sdram_controller|writeBufferState~0_combout\);

-- Location: FF_X62_Y23_N23
\sdram_controller|writeBufferState\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sdram_controller|writeBufferState~0_combout\,
	clrn => \reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBufferState~q\);

-- Location: LCCOMB_X64_Y23_N2
\sdram_controller|writeBufferEmpty~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|writeBufferEmpty~0_combout\ = (\sdram_controller|LessThan11~0_combout\ & (((\sdram_controller|stateCycleCount\(1) & \sdram_controller|stateCycleCount\(2))) # (!\sdram_controller|burstLengthReg\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|burstLengthReg\(1),
	datab => \sdram_controller|LessThan11~0_combout\,
	datac => \sdram_controller|stateCycleCount\(1),
	datad => \sdram_controller|stateCycleCount\(2),
	combout => \sdram_controller|writeBufferEmpty~0_combout\);

-- Location: LCCOMB_X63_Y22_N10
\sdram_controller|writeBufferEmpty~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|writeBufferEmpty~1_combout\ = (\sdram_controller|controllerState.SDRAM_WRITE~q\ & (((\sdram_controller|writeBufferEmpty~0_combout\) # (!\sdram_controller|Equal1~2_combout\)) # (!\sdram_controller|readBufferEmpty~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|readBufferEmpty~2_combout\,
	datab => \sdram_controller|Equal1~2_combout\,
	datac => \sdram_controller|writeBufferEmpty~0_combout\,
	datad => \sdram_controller|controllerState.SDRAM_WRITE~q\,
	combout => \sdram_controller|writeBufferEmpty~1_combout\);

-- Location: LCCOMB_X62_Y22_N22
\sdram_controller|writeBufferEmpty~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|writeBufferEmpty~2_combout\ = (!\sdram_controller|writeBufferEmpty~1_combout\ & ((\sdram_controller|writeBufferEmpty~q\) # ((\sdram_controller|writeBufferState~q\ & !\sdram_controller|LessThan17~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|writeBufferState~q\,
	datab => \sdram_controller|LessThan17~2_combout\,
	datac => \sdram_controller|writeBufferEmpty~1_combout\,
	datad => \sdram_controller|writeBufferEmpty~q\,
	combout => \sdram_controller|writeBufferEmpty~2_combout\);

-- Location: FF_X62_Y22_N25
\sdram_controller|writeBufferEmpty\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \sdram_controller|writeBufferEmpty~2_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \s_enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBufferEmpty~q\);

-- Location: LCCOMB_X62_Y22_N28
\sdram_controller|controllerState~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|controllerState~12_combout\ = (\sdram_controller|readDeviceIndexReg[0]~0_combout\ & (!\sdram_controller|writeBufferEmpty~q\ & ((!\state.START_RECEIVING~q\) # (!\sdram_controller|readBufferEmpty~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|readDeviceIndexReg[0]~0_combout\,
	datab => \sdram_controller|writeBufferEmpty~q\,
	datac => \sdram_controller|readBufferEmpty~q\,
	datad => \state.START_RECEIVING~q\,
	combout => \sdram_controller|controllerState~12_combout\);

-- Location: LCCOMB_X63_Y22_N28
\sdram_controller|controllerState~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|controllerState~18_combout\ = (!\sdram_controller|controllerState~17_combout\ & (\sdram_controller|controllerState~13_combout\ & !\sdram_controller|controllerState~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \sdram_controller|controllerState~17_combout\,
	datac => \sdram_controller|controllerState~13_combout\,
	datad => \sdram_controller|controllerState~12_combout\,
	combout => \sdram_controller|controllerState~18_combout\);

-- Location: FF_X63_Y22_N3
\sdram_controller|controllerState.SDRAM_POWER_UP\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_generator|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sdram_controller|controllerState.SDRAM_POWER_UP~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|controllerState~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|controllerState.SDRAM_POWER_UP~q\);

-- Location: LCCOMB_X63_Y22_N4
\sdram_controller|controllerState.SDRAM_INIT~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|controllerState.SDRAM_INIT~0_combout\ = !\sdram_controller|controllerState.SDRAM_POWER_UP~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|controllerState.SDRAM_POWER_UP~q\,
	combout => \sdram_controller|controllerState.SDRAM_INIT~0_combout\);

-- Location: FF_X63_Y22_N21
\sdram_controller|controllerState.SDRAM_INIT\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_generator|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \sdram_controller|controllerState.SDRAM_INIT~0_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|controllerState~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|controllerState.SDRAM_INIT~q\);

-- Location: LCCOMB_X63_Y22_N8
\sdram_controller|controllerState~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|controllerState~16_combout\ = (\sdram_controller|controllerState.SDRAM_INIT~q\ & ((!\sdram_controller|LessThan1~1_combout\))) # (!\sdram_controller|controllerState.SDRAM_INIT~q\ & (!\sdram_controller|controllerState~15_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010110101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|controllerState.SDRAM_INIT~q\,
	datac => \sdram_controller|controllerState~15_combout\,
	datad => \sdram_controller|LessThan1~1_combout\,
	combout => \sdram_controller|controllerState~16_combout\);

-- Location: LCCOMB_X62_Y22_N18
\sdram_controller|controllerState~28\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|controllerState~28_combout\ = ((\sdram_controller|controllerState~12_combout\) # ((!\sdram_controller|controllerState.SDRAM_POWER_UP~q\ & !\sdram_controller|LessThan0~4_combout\))) # (!\sdram_controller|controllerState~13_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|controllerState.SDRAM_POWER_UP~q\,
	datab => \sdram_controller|controllerState~13_combout\,
	datac => \sdram_controller|LessThan0~4_combout\,
	datad => \sdram_controller|controllerState~12_combout\,
	combout => \sdram_controller|controllerState~28_combout\);

-- Location: LCCOMB_X61_Y22_N8
\sdram_controller|controllerState.SDRAM_IDLE~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|controllerState.SDRAM_IDLE~1_combout\ = (\sdram_controller|controllerState~28_combout\ & (((\sdram_controller|controllerState.SDRAM_IDLE~q\)))) # (!\sdram_controller|controllerState~28_combout\ & 
-- (\sdram_controller|controllerState.SDRAM_IDLE~0_combout\ & ((\sdram_controller|controllerState.SDRAM_IDLE~q\) # (!\sdram_controller|controllerState~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|controllerState~16_combout\,
	datab => \sdram_controller|controllerState.SDRAM_IDLE~0_combout\,
	datac => \sdram_controller|controllerState.SDRAM_IDLE~q\,
	datad => \sdram_controller|controllerState~28_combout\,
	combout => \sdram_controller|controllerState.SDRAM_IDLE~1_combout\);

-- Location: FF_X61_Y22_N9
\sdram_controller|controllerState.SDRAM_IDLE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_generator|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sdram_controller|controllerState.SDRAM_IDLE~1_combout\,
	clrn => \reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|controllerState.SDRAM_IDLE~q\);

-- Location: LCCOMB_X63_Y22_N24
\sdram_controller|Selector0~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Selector0~3_combout\ = (\sdram_controller|LessThan0~4_combout\ & (((\sdram_controller|controllerState.SDRAM_READ~q\ & \sdram_controller|LessThan8~1_combout\)) # (!\sdram_controller|controllerState.SDRAM_POWER_UP~q\))) # 
-- (!\sdram_controller|LessThan0~4_combout\ & (\sdram_controller|controllerState.SDRAM_READ~q\ & ((\sdram_controller|LessThan8~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|LessThan0~4_combout\,
	datab => \sdram_controller|controllerState.SDRAM_READ~q\,
	datac => \sdram_controller|controllerState.SDRAM_POWER_UP~q\,
	datad => \sdram_controller|LessThan8~1_combout\,
	combout => \sdram_controller|Selector0~3_combout\);

-- Location: LCCOMB_X63_Y22_N12
\sdram_controller|Selector0~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Selector0~6_combout\ = (\sdram_controller|Selector0~5_combout\) # ((\sdram_controller|controllerState.SDRAM_ACTIVATE_ROW~q\ & (\sdram_controller|stateCycleCount\(1) & \sdram_controller|Equal1~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|controllerState.SDRAM_ACTIVATE_ROW~q\,
	datab => \sdram_controller|stateCycleCount\(1),
	datac => \sdram_controller|Selector0~5_combout\,
	datad => \sdram_controller|Equal1~3_combout\,
	combout => \sdram_controller|Selector0~6_combout\);

-- Location: LCCOMB_X63_Y22_N26
\sdram_controller|Selector0~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Selector0~7_combout\ = (\sdram_controller|Selector0~3_combout\) # ((\sdram_controller|Selector0~6_combout\) # ((\sdram_controller|LessThan1~1_combout\ & \sdram_controller|controllerState.SDRAM_INIT~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|LessThan1~1_combout\,
	datab => \sdram_controller|Selector0~3_combout\,
	datac => \sdram_controller|controllerState.SDRAM_INIT~q\,
	datad => \sdram_controller|Selector0~6_combout\,
	combout => \sdram_controller|Selector0~7_combout\);

-- Location: LCCOMB_X63_Y22_N6
\sdram_controller|Selector0~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Selector0~8_combout\ = (\sdram_controller|refreshPending~q\ & (!\sdram_controller|writeBufferEmpty~q\ & ((!\sdram_controller|readBufferEmpty~q\) # (!\state.START_RECEIVING~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|refreshPending~q\,
	datab => \state.START_RECEIVING~q\,
	datac => \sdram_controller|readBufferEmpty~q\,
	datad => \sdram_controller|writeBufferEmpty~q\,
	combout => \sdram_controller|Selector0~8_combout\);

-- Location: LCCOMB_X63_Y22_N0
\sdram_controller|Selector0~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Selector0~9_combout\ = (\sdram_controller|Selector0~2_combout\) # ((\sdram_controller|Selector0~7_combout\) # ((\sdram_controller|controllerState.SDRAM_IDLE~q\ & !\sdram_controller|Selector0~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|controllerState.SDRAM_IDLE~q\,
	datab => \sdram_controller|Selector0~2_combout\,
	datac => \sdram_controller|Selector0~7_combout\,
	datad => \sdram_controller|Selector0~8_combout\,
	combout => \sdram_controller|Selector0~9_combout\);

-- Location: FF_X64_Y23_N17
\sdram_controller|stateCycleCount[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_generator|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sdram_controller|stateCycleCount[0]~17_combout\,
	clrn => \reset~input_o\,
	sclr => \sdram_controller|Selector0~9_combout\,
	ena => \s_enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|stateCycleCount\(0));

-- Location: LCCOMB_X59_Y23_N0
\Add0~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add0~0_combout\ = transmitCount(0) $ (VCC)
-- \Add0~1\ = CARRY(transmitCount(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => transmitCount(0),
	datad => VCC,
	combout => \Add0~0_combout\,
	cout => \Add0~1\);

-- Location: LCCOMB_X59_Y26_N24
\Add0~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add0~2_combout\ = (\Add0~0_combout\ & \state.TRANSMIT~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Add0~0_combout\,
	datad => \state.TRANSMIT~q\,
	combout => \Add0~2_combout\);

-- Location: LCCOMB_X56_Y27_N0
\sdram_controller|writeBuffer[61][0]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|writeBuffer[61][0]~feeder_combout\ = \Add0~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Add0~2_combout\,
	combout => \sdram_controller|writeBuffer[61][0]~feeder_combout\);

-- Location: LCCOMB_X62_Y24_N20
\sdram_controller|Decoder3~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Decoder3~0_combout\ = (\clock_generator|altpll_component|auto_generated|wire_pll1_locked\ & (\sdram_controller|writeBufferState~q\ & (\enable~input_o\ & \clock_generator|altpll_component|auto_generated|pll_lock_sync~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \clock_generator|altpll_component|auto_generated|wire_pll1_locked\,
	datab => \sdram_controller|writeBufferState~q\,
	datac => \enable~input_o\,
	datad => \clock_generator|altpll_component|auto_generated|pll_lock_sync~q\,
	combout => \sdram_controller|Decoder3~0_combout\);

-- Location: LCCOMB_X62_Y24_N10
\sdram_controller|Decoder3~57\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Decoder3~57_combout\ = (!\sdram_controller|writeBufferWriteCount\(0) & (\sdram_controller|writeBufferWriteCount\(2) & (\sdram_controller|writeBufferWriteCount\(1) & \sdram_controller|Decoder3~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|writeBufferWriteCount\(0),
	datab => \sdram_controller|writeBufferWriteCount\(2),
	datac => \sdram_controller|writeBufferWriteCount\(1),
	datad => \sdram_controller|Decoder3~0_combout\,
	combout => \sdram_controller|Decoder3~57_combout\);

-- Location: LCCOMB_X56_Y27_N4
\sdram_controller|Decoder3~58\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Decoder3~58_combout\ = (\sdram_controller|writeBufferWriteCount\(4) & (!\sdram_controller|writeBufferWriteCount\(5) & (\sdram_controller|writeBufferWriteCount\(3) & \sdram_controller|Decoder3~57_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|writeBufferWriteCount\(4),
	datab => \sdram_controller|writeBufferWriteCount\(5),
	datac => \sdram_controller|writeBufferWriteCount\(3),
	datad => \sdram_controller|Decoder3~57_combout\,
	combout => \sdram_controller|Decoder3~58_combout\);

-- Location: FF_X56_Y27_N1
\sdram_controller|writeBuffer[61][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sdram_controller|writeBuffer[61][0]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|Decoder3~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[61][0]~q\);

-- Location: LCCOMB_X60_Y25_N22
\sdram_controller|Decoder3~59\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Decoder3~59_combout\ = (\sdram_controller|writeBufferWriteCount\(4) & (!\sdram_controller|writeBufferWriteCount\(5) & (\sdram_controller|Decoder3~57_combout\ & !\sdram_controller|writeBufferWriteCount\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|writeBufferWriteCount\(4),
	datab => \sdram_controller|writeBufferWriteCount\(5),
	datac => \sdram_controller|Decoder3~57_combout\,
	datad => \sdram_controller|writeBufferWriteCount\(3),
	combout => \sdram_controller|Decoder3~59_combout\);

-- Location: FF_X56_Y27_N7
\sdram_controller|writeBuffer[45][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Add0~2_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder3~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[45][0]~q\);

-- Location: LCCOMB_X56_Y27_N6
\sdram_controller|Mux31~31\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux31~31_combout\ = (\sdram_controller|stateCycleCount\(1) & (((\sdram_controller|stateCycleCount\(4))))) # (!\sdram_controller|stateCycleCount\(1) & ((\sdram_controller|stateCycleCount\(4) & (\sdram_controller|writeBuffer[61][0]~q\)) # 
-- (!\sdram_controller|stateCycleCount\(4) & ((\sdram_controller|writeBuffer[45][0]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|stateCycleCount\(1),
	datab => \sdram_controller|writeBuffer[61][0]~q\,
	datac => \sdram_controller|writeBuffer[45][0]~q\,
	datad => \sdram_controller|stateCycleCount\(4),
	combout => \sdram_controller|Mux31~31_combout\);

-- Location: LCCOMB_X58_Y29_N12
\sdram_controller|writeBuffer[47][0]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|writeBuffer[47][0]~feeder_combout\ = \Add0~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Add0~2_combout\,
	combout => \sdram_controller|writeBuffer[47][0]~feeder_combout\);

-- Location: LCCOMB_X62_Y24_N0
\sdram_controller|Decoder3~55\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Decoder3~55_combout\ = (\sdram_controller|writeBufferWriteCount\(0) & (\sdram_controller|writeBufferWriteCount\(2) & (\sdram_controller|writeBufferWriteCount\(1) & \sdram_controller|Decoder3~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|writeBufferWriteCount\(0),
	datab => \sdram_controller|writeBufferWriteCount\(2),
	datac => \sdram_controller|writeBufferWriteCount\(1),
	datad => \sdram_controller|Decoder3~0_combout\,
	combout => \sdram_controller|Decoder3~55_combout\);

-- Location: LCCOMB_X60_Y25_N12
\sdram_controller|Decoder3~56\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Decoder3~56_combout\ = (\sdram_controller|writeBufferWriteCount\(4) & (\sdram_controller|Decoder3~55_combout\ & (!\sdram_controller|writeBufferWriteCount\(5) & !\sdram_controller|writeBufferWriteCount\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|writeBufferWriteCount\(4),
	datab => \sdram_controller|Decoder3~55_combout\,
	datac => \sdram_controller|writeBufferWriteCount\(5),
	datad => \sdram_controller|writeBufferWriteCount\(3),
	combout => \sdram_controller|Decoder3~56_combout\);

-- Location: FF_X58_Y29_N13
\sdram_controller|writeBuffer[47][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sdram_controller|writeBuffer[47][0]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|Decoder3~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[47][0]~q\);

-- Location: LCCOMB_X60_Y25_N8
\sdram_controller|Decoder3~60\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Decoder3~60_combout\ = (\sdram_controller|writeBufferWriteCount\(4) & (\sdram_controller|Decoder3~55_combout\ & (!\sdram_controller|writeBufferWriteCount\(5) & \sdram_controller|writeBufferWriteCount\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|writeBufferWriteCount\(4),
	datab => \sdram_controller|Decoder3~55_combout\,
	datac => \sdram_controller|writeBufferWriteCount\(5),
	datad => \sdram_controller|writeBufferWriteCount\(3),
	combout => \sdram_controller|Decoder3~60_combout\);

-- Location: FF_X57_Y26_N13
\sdram_controller|writeBuffer[63][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Add0~2_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder3~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[63][0]~q\);

-- Location: LCCOMB_X57_Y26_N12
\sdram_controller|Mux31~32\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux31~32_combout\ = (\sdram_controller|Mux31~31_combout\ & (((\sdram_controller|writeBuffer[63][0]~q\) # (!\sdram_controller|stateCycleCount\(1))))) # (!\sdram_controller|Mux31~31_combout\ & (\sdram_controller|writeBuffer[47][0]~q\ & 
-- ((\sdram_controller|stateCycleCount\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|Mux31~31_combout\,
	datab => \sdram_controller|writeBuffer[47][0]~q\,
	datac => \sdram_controller|writeBuffer[63][0]~q\,
	datad => \sdram_controller|stateCycleCount\(1),
	combout => \sdram_controller|Mux31~32_combout\);

-- Location: LCCOMB_X64_Y27_N28
\sdram_controller|writeBuffer[93][0]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|writeBuffer[93][0]~feeder_combout\ = \Add0~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Add0~2_combout\,
	combout => \sdram_controller|writeBuffer[93][0]~feeder_combout\);

-- Location: LCCOMB_X64_Y27_N16
\sdram_controller|Decoder3~61\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Decoder3~61_combout\ = (!\sdram_controller|writeBufferWriteCount\(4) & (\sdram_controller|Decoder3~57_combout\ & (\sdram_controller|writeBufferWriteCount\(3) & \sdram_controller|writeBufferWriteCount\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|writeBufferWriteCount\(4),
	datab => \sdram_controller|Decoder3~57_combout\,
	datac => \sdram_controller|writeBufferWriteCount\(3),
	datad => \sdram_controller|writeBufferWriteCount\(5),
	combout => \sdram_controller|Decoder3~61_combout\);

-- Location: FF_X64_Y27_N29
\sdram_controller|writeBuffer[93][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sdram_controller|writeBuffer[93][0]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|Decoder3~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[93][0]~q\);

-- Location: LCCOMB_X60_Y25_N0
\sdram_controller|Decoder3~64\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Decoder3~64_combout\ = (!\sdram_controller|writeBufferWriteCount\(4) & (\sdram_controller|Decoder3~55_combout\ & (\sdram_controller|writeBufferWriteCount\(5) & \sdram_controller|writeBufferWriteCount\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|writeBufferWriteCount\(4),
	datab => \sdram_controller|Decoder3~55_combout\,
	datac => \sdram_controller|writeBufferWriteCount\(5),
	datad => \sdram_controller|writeBufferWriteCount\(3),
	combout => \sdram_controller|Decoder3~64_combout\);

-- Location: FF_X60_Y27_N9
\sdram_controller|writeBuffer[95][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Add0~2_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder3~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[95][0]~q\);

-- Location: LCCOMB_X57_Y27_N24
\sdram_controller|writeBuffer[79][0]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|writeBuffer[79][0]~feeder_combout\ = \Add0~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Add0~2_combout\,
	combout => \sdram_controller|writeBuffer[79][0]~feeder_combout\);

-- Location: LCCOMB_X60_Y25_N6
\sdram_controller|Decoder3~62\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Decoder3~62_combout\ = (!\sdram_controller|writeBufferWriteCount\(4) & (\sdram_controller|Decoder3~55_combout\ & (\sdram_controller|writeBufferWriteCount\(5) & !\sdram_controller|writeBufferWriteCount\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|writeBufferWriteCount\(4),
	datab => \sdram_controller|Decoder3~55_combout\,
	datac => \sdram_controller|writeBufferWriteCount\(5),
	datad => \sdram_controller|writeBufferWriteCount\(3),
	combout => \sdram_controller|Decoder3~62_combout\);

-- Location: FF_X57_Y27_N25
\sdram_controller|writeBuffer[79][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sdram_controller|writeBuffer[79][0]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|Decoder3~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[79][0]~q\);

-- Location: LCCOMB_X63_Y24_N2
\sdram_controller|Decoder3~63\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Decoder3~63_combout\ = (\sdram_controller|Decoder3~57_combout\ & (\sdram_controller|writeBufferWriteCount\(5) & (!\sdram_controller|writeBufferWriteCount\(4) & !\sdram_controller|writeBufferWriteCount\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|Decoder3~57_combout\,
	datab => \sdram_controller|writeBufferWriteCount\(5),
	datac => \sdram_controller|writeBufferWriteCount\(4),
	datad => \sdram_controller|writeBufferWriteCount\(3),
	combout => \sdram_controller|Decoder3~63_combout\);

-- Location: FF_X65_Y27_N1
\sdram_controller|writeBuffer[77][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Add0~2_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder3~63_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[77][0]~q\);

-- Location: LCCOMB_X65_Y27_N0
\sdram_controller|Mux31~33\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux31~33_combout\ = (\sdram_controller|stateCycleCount\(4) & (((\sdram_controller|stateCycleCount\(1))))) # (!\sdram_controller|stateCycleCount\(4) & ((\sdram_controller|stateCycleCount\(1) & (\sdram_controller|writeBuffer[79][0]~q\)) # 
-- (!\sdram_controller|stateCycleCount\(1) & ((\sdram_controller|writeBuffer[77][0]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|writeBuffer[79][0]~q\,
	datab => \sdram_controller|stateCycleCount\(4),
	datac => \sdram_controller|writeBuffer[77][0]~q\,
	datad => \sdram_controller|stateCycleCount\(1),
	combout => \sdram_controller|Mux31~33_combout\);

-- Location: LCCOMB_X60_Y27_N8
\sdram_controller|Mux31~34\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux31~34_combout\ = (\sdram_controller|stateCycleCount\(4) & ((\sdram_controller|Mux31~33_combout\ & ((\sdram_controller|writeBuffer[95][0]~q\))) # (!\sdram_controller|Mux31~33_combout\ & (\sdram_controller|writeBuffer[93][0]~q\)))) # 
-- (!\sdram_controller|stateCycleCount\(4) & (((\sdram_controller|Mux31~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|stateCycleCount\(4),
	datab => \sdram_controller|writeBuffer[93][0]~q\,
	datac => \sdram_controller|writeBuffer[95][0]~q\,
	datad => \sdram_controller|Mux31~33_combout\,
	combout => \sdram_controller|Mux31~34_combout\);

-- Location: LCCOMB_X66_Y27_N12
\sdram_controller|writeBuffer[15][0]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|writeBuffer[15][0]~feeder_combout\ = \Add0~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Add0~2_combout\,
	combout => \sdram_controller|writeBuffer[15][0]~feeder_combout\);

-- Location: LCCOMB_X60_Y25_N24
\sdram_controller|Decoder3~66\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Decoder3~66_combout\ = (!\sdram_controller|writeBufferWriteCount\(4) & (\sdram_controller|Decoder3~55_combout\ & (!\sdram_controller|writeBufferWriteCount\(5) & !\sdram_controller|writeBufferWriteCount\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|writeBufferWriteCount\(4),
	datab => \sdram_controller|Decoder3~55_combout\,
	datac => \sdram_controller|writeBufferWriteCount\(5),
	datad => \sdram_controller|writeBufferWriteCount\(3),
	combout => \sdram_controller|Decoder3~66_combout\);

-- Location: FF_X66_Y27_N13
\sdram_controller|writeBuffer[15][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sdram_controller|writeBuffer[15][0]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|Decoder3~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[15][0]~q\);

-- Location: LCCOMB_X60_Y25_N10
\sdram_controller|Decoder3~67\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Decoder3~67_combout\ = (!\sdram_controller|writeBufferWriteCount\(4) & (!\sdram_controller|writeBufferWriteCount\(5) & (\sdram_controller|Decoder3~57_combout\ & !\sdram_controller|writeBufferWriteCount\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|writeBufferWriteCount\(4),
	datab => \sdram_controller|writeBufferWriteCount\(5),
	datac => \sdram_controller|Decoder3~57_combout\,
	datad => \sdram_controller|writeBufferWriteCount\(3),
	combout => \sdram_controller|Decoder3~67_combout\);

-- Location: FF_X66_Y27_N15
\sdram_controller|writeBuffer[13][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Add0~2_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder3~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[13][0]~q\);

-- Location: LCCOMB_X66_Y27_N14
\sdram_controller|Mux31~35\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux31~35_combout\ = (\sdram_controller|stateCycleCount\(4) & (((\sdram_controller|stateCycleCount\(1))))) # (!\sdram_controller|stateCycleCount\(4) & ((\sdram_controller|stateCycleCount\(1) & (\sdram_controller|writeBuffer[15][0]~q\)) # 
-- (!\sdram_controller|stateCycleCount\(1) & ((\sdram_controller|writeBuffer[13][0]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|writeBuffer[15][0]~q\,
	datab => \sdram_controller|stateCycleCount\(4),
	datac => \sdram_controller|writeBuffer[13][0]~q\,
	datad => \sdram_controller|stateCycleCount\(1),
	combout => \sdram_controller|Mux31~35_combout\);

-- Location: LCCOMB_X62_Y27_N24
\sdram_controller|Decoder3~68\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Decoder3~68_combout\ = (!\sdram_controller|writeBufferWriteCount\(5) & (!\sdram_controller|writeBufferWriteCount\(4) & (\sdram_controller|Decoder3~55_combout\ & \sdram_controller|writeBufferWriteCount\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|writeBufferWriteCount\(5),
	datab => \sdram_controller|writeBufferWriteCount\(4),
	datac => \sdram_controller|Decoder3~55_combout\,
	datad => \sdram_controller|writeBufferWriteCount\(3),
	combout => \sdram_controller|Decoder3~68_combout\);

-- Location: FF_X62_Y27_N11
\sdram_controller|writeBuffer[31][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Add0~2_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder3~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[31][0]~q\);

-- Location: LCCOMB_X62_Y27_N0
\sdram_controller|writeBuffer[29][0]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|writeBuffer[29][0]~feeder_combout\ = \Add0~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Add0~2_combout\,
	combout => \sdram_controller|writeBuffer[29][0]~feeder_combout\);

-- Location: LCCOMB_X60_Y25_N14
\sdram_controller|Decoder3~65\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Decoder3~65_combout\ = (!\sdram_controller|writeBufferWriteCount\(4) & (!\sdram_controller|writeBufferWriteCount\(5) & (\sdram_controller|Decoder3~57_combout\ & \sdram_controller|writeBufferWriteCount\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|writeBufferWriteCount\(4),
	datab => \sdram_controller|writeBufferWriteCount\(5),
	datac => \sdram_controller|Decoder3~57_combout\,
	datad => \sdram_controller|writeBufferWriteCount\(3),
	combout => \sdram_controller|Decoder3~65_combout\);

-- Location: FF_X62_Y27_N1
\sdram_controller|writeBuffer[29][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sdram_controller|writeBuffer[29][0]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|Decoder3~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[29][0]~q\);

-- Location: LCCOMB_X62_Y27_N10
\sdram_controller|Mux31~36\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux31~36_combout\ = (\sdram_controller|Mux31~35_combout\ & (((\sdram_controller|writeBuffer[31][0]~q\)) # (!\sdram_controller|stateCycleCount\(4)))) # (!\sdram_controller|Mux31~35_combout\ & (\sdram_controller|stateCycleCount\(4) & 
-- ((\sdram_controller|writeBuffer[29][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|Mux31~35_combout\,
	datab => \sdram_controller|stateCycleCount\(4),
	datac => \sdram_controller|writeBuffer[31][0]~q\,
	datad => \sdram_controller|writeBuffer[29][0]~q\,
	combout => \sdram_controller|Mux31~36_combout\);

-- Location: LCCOMB_X61_Y28_N2
\sdram_controller|Mux31~37\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux31~37_combout\ = (\sdram_controller|stateCycleCount\(6) & ((\sdram_controller|Mux31~34_combout\) # ((\sdram_controller|stateCycleCount\(5))))) # (!\sdram_controller|stateCycleCount\(6) & (((\sdram_controller|Mux31~36_combout\ & 
-- !\sdram_controller|stateCycleCount\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|Mux31~34_combout\,
	datab => \sdram_controller|stateCycleCount\(6),
	datac => \sdram_controller|Mux31~36_combout\,
	datad => \sdram_controller|stateCycleCount\(5),
	combout => \sdram_controller|Mux31~37_combout\);

-- Location: LCCOMB_X60_Y29_N28
\sdram_controller|writeBuffer[125][0]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|writeBuffer[125][0]~feeder_combout\ = \Add0~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Add0~2_combout\,
	combout => \sdram_controller|writeBuffer[125][0]~feeder_combout\);

-- Location: LCCOMB_X60_Y25_N2
\sdram_controller|Decoder3~70\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Decoder3~70_combout\ = (\sdram_controller|writeBufferWriteCount\(4) & (\sdram_controller|writeBufferWriteCount\(5) & (\sdram_controller|Decoder3~57_combout\ & \sdram_controller|writeBufferWriteCount\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|writeBufferWriteCount\(4),
	datab => \sdram_controller|writeBufferWriteCount\(5),
	datac => \sdram_controller|Decoder3~57_combout\,
	datad => \sdram_controller|writeBufferWriteCount\(3),
	combout => \sdram_controller|Decoder3~70_combout\);

-- Location: FF_X60_Y29_N29
\sdram_controller|writeBuffer[125][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sdram_controller|writeBuffer[125][0]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|Decoder3~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[125][0]~q\);

-- Location: LCCOMB_X60_Y25_N16
\sdram_controller|Decoder3~71\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Decoder3~71_combout\ = (\sdram_controller|writeBufferWriteCount\(4) & (\sdram_controller|writeBufferWriteCount\(5) & (\sdram_controller|Decoder3~57_combout\ & !\sdram_controller|writeBufferWriteCount\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|writeBufferWriteCount\(4),
	datab => \sdram_controller|writeBufferWriteCount\(5),
	datac => \sdram_controller|Decoder3~57_combout\,
	datad => \sdram_controller|writeBufferWriteCount\(3),
	combout => \sdram_controller|Decoder3~71_combout\);

-- Location: FF_X60_Y29_N7
\sdram_controller|writeBuffer[109][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Add0~2_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder3~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[109][0]~q\);

-- Location: LCCOMB_X60_Y29_N6
\sdram_controller|Mux31~38\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux31~38_combout\ = (\sdram_controller|stateCycleCount\(1) & (((\sdram_controller|stateCycleCount\(4))))) # (!\sdram_controller|stateCycleCount\(1) & ((\sdram_controller|stateCycleCount\(4) & (\sdram_controller|writeBuffer[125][0]~q\)) # 
-- (!\sdram_controller|stateCycleCount\(4) & ((\sdram_controller|writeBuffer[109][0]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|stateCycleCount\(1),
	datab => \sdram_controller|writeBuffer[125][0]~q\,
	datac => \sdram_controller|writeBuffer[109][0]~q\,
	datad => \sdram_controller|stateCycleCount\(4),
	combout => \sdram_controller|Mux31~38_combout\);

-- Location: LCCOMB_X60_Y25_N28
\sdram_controller|Decoder3~69\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Decoder3~69_combout\ = (\sdram_controller|writeBufferWriteCount\(4) & (\sdram_controller|Decoder3~55_combout\ & (\sdram_controller|writeBufferWriteCount\(5) & !\sdram_controller|writeBufferWriteCount\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|writeBufferWriteCount\(4),
	datab => \sdram_controller|Decoder3~55_combout\,
	datac => \sdram_controller|writeBufferWriteCount\(5),
	datad => \sdram_controller|writeBufferWriteCount\(3),
	combout => \sdram_controller|Decoder3~69_combout\);

-- Location: FF_X59_Y26_N17
\sdram_controller|writeBuffer[111][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Add0~2_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder3~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[111][0]~q\);

-- Location: LCCOMB_X59_Y26_N2
\sdram_controller|writeBuffer[127][0]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|writeBuffer[127][0]~feeder_combout\ = \Add0~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Add0~2_combout\,
	combout => \sdram_controller|writeBuffer[127][0]~feeder_combout\);

-- Location: LCCOMB_X60_Y25_N26
\sdram_controller|Decoder3~72\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Decoder3~72_combout\ = (\sdram_controller|writeBufferWriteCount\(4) & (\sdram_controller|Decoder3~55_combout\ & (\sdram_controller|writeBufferWriteCount\(5) & \sdram_controller|writeBufferWriteCount\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|writeBufferWriteCount\(4),
	datab => \sdram_controller|Decoder3~55_combout\,
	datac => \sdram_controller|writeBufferWriteCount\(5),
	datad => \sdram_controller|writeBufferWriteCount\(3),
	combout => \sdram_controller|Decoder3~72_combout\);

-- Location: FF_X59_Y26_N3
\sdram_controller|writeBuffer[127][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sdram_controller|writeBuffer[127][0]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|Decoder3~72_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[127][0]~q\);

-- Location: LCCOMB_X59_Y26_N16
\sdram_controller|Mux31~39\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux31~39_combout\ = (\sdram_controller|Mux31~38_combout\ & (((\sdram_controller|writeBuffer[127][0]~q\)) # (!\sdram_controller|stateCycleCount\(1)))) # (!\sdram_controller|Mux31~38_combout\ & (\sdram_controller|stateCycleCount\(1) & 
-- (\sdram_controller|writeBuffer[111][0]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|Mux31~38_combout\,
	datab => \sdram_controller|stateCycleCount\(1),
	datac => \sdram_controller|writeBuffer[111][0]~q\,
	datad => \sdram_controller|writeBuffer[127][0]~q\,
	combout => \sdram_controller|Mux31~39_combout\);

-- Location: LCCOMB_X61_Y28_N12
\sdram_controller|Mux31~40\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux31~40_combout\ = (\sdram_controller|Mux31~37_combout\ & (((\sdram_controller|Mux31~39_combout\) # (!\sdram_controller|stateCycleCount\(5))))) # (!\sdram_controller|Mux31~37_combout\ & (\sdram_controller|Mux31~32_combout\ & 
-- ((\sdram_controller|stateCycleCount\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|Mux31~32_combout\,
	datab => \sdram_controller|Mux31~37_combout\,
	datac => \sdram_controller|Mux31~39_combout\,
	datad => \sdram_controller|stateCycleCount\(5),
	combout => \sdram_controller|Mux31~40_combout\);

-- Location: LCCOMB_X62_Y29_N4
\sdram_controller|writeBuffer[87][0]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|writeBuffer[87][0]~feeder_combout\ = \Add0~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Add0~2_combout\,
	combout => \sdram_controller|writeBuffer[87][0]~feeder_combout\);

-- Location: LCCOMB_X63_Y24_N26
\sdram_controller|Decoder3~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Decoder3~1_combout\ = (!\sdram_controller|writeBufferWriteCount\(2) & (\sdram_controller|Decoder3~0_combout\ & (\sdram_controller|writeBufferWriteCount\(1) & \sdram_controller|writeBufferWriteCount\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|writeBufferWriteCount\(2),
	datab => \sdram_controller|Decoder3~0_combout\,
	datac => \sdram_controller|writeBufferWriteCount\(1),
	datad => \sdram_controller|writeBufferWriteCount\(0),
	combout => \sdram_controller|Decoder3~1_combout\);

-- Location: LCCOMB_X64_Y28_N0
\sdram_controller|Decoder3~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Decoder3~15_combout\ = (\sdram_controller|Decoder3~1_combout\ & (\sdram_controller|writeBufferWriteCount\(5) & (\sdram_controller|writeBufferWriteCount\(3) & !\sdram_controller|writeBufferWriteCount\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|Decoder3~1_combout\,
	datab => \sdram_controller|writeBufferWriteCount\(5),
	datac => \sdram_controller|writeBufferWriteCount\(3),
	datad => \sdram_controller|writeBufferWriteCount\(4),
	combout => \sdram_controller|Decoder3~15_combout\);

-- Location: FF_X62_Y29_N5
\sdram_controller|writeBuffer[87][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sdram_controller|writeBuffer[87][0]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|Decoder3~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[87][0]~q\);

-- Location: LCCOMB_X64_Y28_N14
\sdram_controller|Decoder3~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Decoder3~18_combout\ = (\sdram_controller|Decoder3~1_combout\ & (\sdram_controller|writeBufferWriteCount\(5) & (\sdram_controller|writeBufferWriteCount\(3) & \sdram_controller|writeBufferWriteCount\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|Decoder3~1_combout\,
	datab => \sdram_controller|writeBufferWriteCount\(5),
	datac => \sdram_controller|writeBufferWriteCount\(3),
	datad => \sdram_controller|writeBufferWriteCount\(4),
	combout => \sdram_controller|Decoder3~18_combout\);

-- Location: FF_X59_Y28_N15
\sdram_controller|writeBuffer[119][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Add0~2_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder3~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[119][0]~q\);

-- Location: LCCOMB_X59_Y28_N28
\sdram_controller|writeBuffer[55][0]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|writeBuffer[55][0]~feeder_combout\ = \Add0~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Add0~2_combout\,
	combout => \sdram_controller|writeBuffer[55][0]~feeder_combout\);

-- Location: LCCOMB_X64_Y28_N6
\sdram_controller|Decoder3~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Decoder3~16_combout\ = (\sdram_controller|Decoder3~1_combout\ & (!\sdram_controller|writeBufferWriteCount\(5) & (\sdram_controller|writeBufferWriteCount\(3) & \sdram_controller|writeBufferWriteCount\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|Decoder3~1_combout\,
	datab => \sdram_controller|writeBufferWriteCount\(5),
	datac => \sdram_controller|writeBufferWriteCount\(3),
	datad => \sdram_controller|writeBufferWriteCount\(4),
	combout => \sdram_controller|Decoder3~16_combout\);

-- Location: FF_X59_Y28_N29
\sdram_controller|writeBuffer[55][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sdram_controller|writeBuffer[55][0]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|Decoder3~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[55][0]~q\);

-- Location: LCCOMB_X64_Y28_N20
\sdram_controller|Decoder3~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Decoder3~17_combout\ = (\sdram_controller|Decoder3~1_combout\ & (!\sdram_controller|writeBufferWriteCount\(5) & (\sdram_controller|writeBufferWriteCount\(3) & !\sdram_controller|writeBufferWriteCount\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|Decoder3~1_combout\,
	datab => \sdram_controller|writeBufferWriteCount\(5),
	datac => \sdram_controller|writeBufferWriteCount\(3),
	datad => \sdram_controller|writeBufferWriteCount\(4),
	combout => \sdram_controller|Decoder3~17_combout\);

-- Location: FF_X63_Y27_N1
\sdram_controller|writeBuffer[23][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Add0~2_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder3~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[23][0]~q\);

-- Location: LCCOMB_X63_Y27_N0
\sdram_controller|Mux31~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux31~7_combout\ = (\sdram_controller|stateCycleCount\(6) & (((\sdram_controller|stateCycleCount\(5))))) # (!\sdram_controller|stateCycleCount\(6) & ((\sdram_controller|stateCycleCount\(5) & (\sdram_controller|writeBuffer[55][0]~q\)) # 
-- (!\sdram_controller|stateCycleCount\(5) & ((\sdram_controller|writeBuffer[23][0]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|stateCycleCount\(6),
	datab => \sdram_controller|writeBuffer[55][0]~q\,
	datac => \sdram_controller|writeBuffer[23][0]~q\,
	datad => \sdram_controller|stateCycleCount\(5),
	combout => \sdram_controller|Mux31~7_combout\);

-- Location: LCCOMB_X59_Y28_N14
\sdram_controller|Mux31~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux31~8_combout\ = (\sdram_controller|stateCycleCount\(6) & ((\sdram_controller|Mux31~7_combout\ & ((\sdram_controller|writeBuffer[119][0]~q\))) # (!\sdram_controller|Mux31~7_combout\ & (\sdram_controller|writeBuffer[87][0]~q\)))) # 
-- (!\sdram_controller|stateCycleCount\(6) & (((\sdram_controller|Mux31~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|writeBuffer[87][0]~q\,
	datab => \sdram_controller|stateCycleCount\(6),
	datac => \sdram_controller|writeBuffer[119][0]~q\,
	datad => \sdram_controller|Mux31~7_combout\,
	combout => \sdram_controller|Mux31~8_combout\);

-- Location: LCCOMB_X63_Y30_N12
\sdram_controller|writeBuffer[85][0]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|writeBuffer[85][0]~feeder_combout\ = \Add0~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Add0~2_combout\,
	combout => \sdram_controller|writeBuffer[85][0]~feeder_combout\);

-- Location: LCCOMB_X63_Y24_N28
\sdram_controller|Decoder3~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Decoder3~6_combout\ = (!\sdram_controller|writeBufferWriteCount\(2) & (\sdram_controller|Decoder3~0_combout\ & (\sdram_controller|writeBufferWriteCount\(1) & !\sdram_controller|writeBufferWriteCount\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|writeBufferWriteCount\(2),
	datab => \sdram_controller|Decoder3~0_combout\,
	datac => \sdram_controller|writeBufferWriteCount\(1),
	datad => \sdram_controller|writeBufferWriteCount\(0),
	combout => \sdram_controller|Decoder3~6_combout\);

-- Location: LCCOMB_X64_Y28_N26
\sdram_controller|Decoder3~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Decoder3~8_combout\ = (!\sdram_controller|writeBufferWriteCount\(4) & (\sdram_controller|Decoder3~6_combout\ & (\sdram_controller|writeBufferWriteCount\(3) & \sdram_controller|writeBufferWriteCount\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|writeBufferWriteCount\(4),
	datab => \sdram_controller|Decoder3~6_combout\,
	datac => \sdram_controller|writeBufferWriteCount\(3),
	datad => \sdram_controller|writeBufferWriteCount\(5),
	combout => \sdram_controller|Decoder3~8_combout\);

-- Location: FF_X63_Y30_N13
\sdram_controller|writeBuffer[85][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sdram_controller|writeBuffer[85][0]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|Decoder3~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[85][0]~q\);

-- Location: LCCOMB_X64_Y28_N24
\sdram_controller|Decoder3~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Decoder3~9_combout\ = (!\sdram_controller|writeBufferWriteCount\(4) & (\sdram_controller|Decoder3~6_combout\ & (\sdram_controller|writeBufferWriteCount\(3) & !\sdram_controller|writeBufferWriteCount\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|writeBufferWriteCount\(4),
	datab => \sdram_controller|Decoder3~6_combout\,
	datac => \sdram_controller|writeBufferWriteCount\(3),
	datad => \sdram_controller|writeBufferWriteCount\(5),
	combout => \sdram_controller|Decoder3~9_combout\);

-- Location: FF_X63_Y30_N27
\sdram_controller|writeBuffer[21][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Add0~2_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder3~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[21][0]~q\);

-- Location: LCCOMB_X63_Y30_N26
\sdram_controller|Mux31~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux31~2_combout\ = (\sdram_controller|stateCycleCount\(6) & ((\sdram_controller|writeBuffer[85][0]~q\) # ((\sdram_controller|stateCycleCount\(5))))) # (!\sdram_controller|stateCycleCount\(6) & (((\sdram_controller|writeBuffer[21][0]~q\ & 
-- !\sdram_controller|stateCycleCount\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|writeBuffer[85][0]~q\,
	datab => \sdram_controller|stateCycleCount\(6),
	datac => \sdram_controller|writeBuffer[21][0]~q\,
	datad => \sdram_controller|stateCycleCount\(5),
	combout => \sdram_controller|Mux31~2_combout\);

-- Location: LCCOMB_X61_Y29_N24
\sdram_controller|writeBuffer[53][0]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|writeBuffer[53][0]~feeder_combout\ = \Add0~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Add0~2_combout\,
	combout => \sdram_controller|writeBuffer[53][0]~feeder_combout\);

-- Location: LCCOMB_X64_Y28_N12
\sdram_controller|Decoder3~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Decoder3~7_combout\ = (\sdram_controller|writeBufferWriteCount\(4) & (\sdram_controller|Decoder3~6_combout\ & (\sdram_controller|writeBufferWriteCount\(3) & !\sdram_controller|writeBufferWriteCount\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|writeBufferWriteCount\(4),
	datab => \sdram_controller|Decoder3~6_combout\,
	datac => \sdram_controller|writeBufferWriteCount\(3),
	datad => \sdram_controller|writeBufferWriteCount\(5),
	combout => \sdram_controller|Decoder3~7_combout\);

-- Location: FF_X61_Y29_N25
\sdram_controller|writeBuffer[53][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sdram_controller|writeBuffer[53][0]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|Decoder3~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[53][0]~q\);

-- Location: LCCOMB_X64_Y28_N10
\sdram_controller|Decoder3~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Decoder3~10_combout\ = (\sdram_controller|writeBufferWriteCount\(4) & (\sdram_controller|Decoder3~6_combout\ & (\sdram_controller|writeBufferWriteCount\(3) & \sdram_controller|writeBufferWriteCount\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|writeBufferWriteCount\(4),
	datab => \sdram_controller|Decoder3~6_combout\,
	datac => \sdram_controller|writeBufferWriteCount\(3),
	datad => \sdram_controller|writeBufferWriteCount\(5),
	combout => \sdram_controller|Decoder3~10_combout\);

-- Location: FF_X61_Y29_N31
\sdram_controller|writeBuffer[117][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Add0~2_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder3~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[117][0]~q\);

-- Location: LCCOMB_X61_Y29_N30
\sdram_controller|Mux31~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux31~3_combout\ = (\sdram_controller|Mux31~2_combout\ & (((\sdram_controller|writeBuffer[117][0]~q\) # (!\sdram_controller|stateCycleCount\(5))))) # (!\sdram_controller|Mux31~2_combout\ & (\sdram_controller|writeBuffer[53][0]~q\ & 
-- ((\sdram_controller|stateCycleCount\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|Mux31~2_combout\,
	datab => \sdram_controller|writeBuffer[53][0]~q\,
	datac => \sdram_controller|writeBuffer[117][0]~q\,
	datad => \sdram_controller|stateCycleCount\(5),
	combout => \sdram_controller|Mux31~3_combout\);

-- Location: LCCOMB_X62_Y28_N28
\sdram_controller|writeBuffer[69][0]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|writeBuffer[69][0]~feeder_combout\ = \Add0~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Add0~2_combout\,
	combout => \sdram_controller|writeBuffer[69][0]~feeder_combout\);

-- Location: LCCOMB_X64_Y28_N2
\sdram_controller|Decoder3~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Decoder3~12_combout\ = (!\sdram_controller|writeBufferWriteCount\(4) & (\sdram_controller|Decoder3~6_combout\ & (!\sdram_controller|writeBufferWriteCount\(3) & \sdram_controller|writeBufferWriteCount\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|writeBufferWriteCount\(4),
	datab => \sdram_controller|Decoder3~6_combout\,
	datac => \sdram_controller|writeBufferWriteCount\(3),
	datad => \sdram_controller|writeBufferWriteCount\(5),
	combout => \sdram_controller|Decoder3~12_combout\);

-- Location: FF_X62_Y28_N29
\sdram_controller|writeBuffer[69][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sdram_controller|writeBuffer[69][0]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|Decoder3~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[69][0]~q\);

-- Location: LCCOMB_X64_Y28_N8
\sdram_controller|Decoder3~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Decoder3~13_combout\ = (!\sdram_controller|writeBufferWriteCount\(4) & (\sdram_controller|Decoder3~6_combout\ & (!\sdram_controller|writeBufferWriteCount\(3) & !\sdram_controller|writeBufferWriteCount\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|writeBufferWriteCount\(4),
	datab => \sdram_controller|Decoder3~6_combout\,
	datac => \sdram_controller|writeBufferWriteCount\(3),
	datad => \sdram_controller|writeBufferWriteCount\(5),
	combout => \sdram_controller|Decoder3~13_combout\);

-- Location: FF_X62_Y28_N3
\sdram_controller|writeBuffer[5][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Add0~2_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder3~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[5][0]~q\);

-- Location: LCCOMB_X62_Y28_N2
\sdram_controller|Mux31~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux31~4_combout\ = (\sdram_controller|stateCycleCount\(6) & ((\sdram_controller|writeBuffer[69][0]~q\) # ((\sdram_controller|stateCycleCount\(5))))) # (!\sdram_controller|stateCycleCount\(6) & (((\sdram_controller|writeBuffer[5][0]~q\ & 
-- !\sdram_controller|stateCycleCount\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|stateCycleCount\(6),
	datab => \sdram_controller|writeBuffer[69][0]~q\,
	datac => \sdram_controller|writeBuffer[5][0]~q\,
	datad => \sdram_controller|stateCycleCount\(5),
	combout => \sdram_controller|Mux31~4_combout\);

-- Location: LCCOMB_X62_Y25_N16
\sdram_controller|writeBuffer[37][0]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|writeBuffer[37][0]~feeder_combout\ = \Add0~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Add0~2_combout\,
	combout => \sdram_controller|writeBuffer[37][0]~feeder_combout\);

-- Location: LCCOMB_X64_Y28_N16
\sdram_controller|Decoder3~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Decoder3~11_combout\ = (\sdram_controller|writeBufferWriteCount\(4) & (\sdram_controller|Decoder3~6_combout\ & (!\sdram_controller|writeBufferWriteCount\(3) & !\sdram_controller|writeBufferWriteCount\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|writeBufferWriteCount\(4),
	datab => \sdram_controller|Decoder3~6_combout\,
	datac => \sdram_controller|writeBufferWriteCount\(3),
	datad => \sdram_controller|writeBufferWriteCount\(5),
	combout => \sdram_controller|Decoder3~11_combout\);

-- Location: FF_X62_Y25_N17
\sdram_controller|writeBuffer[37][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sdram_controller|writeBuffer[37][0]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|Decoder3~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[37][0]~q\);

-- Location: LCCOMB_X64_Y28_N22
\sdram_controller|Decoder3~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Decoder3~14_combout\ = (\sdram_controller|writeBufferWriteCount\(4) & (\sdram_controller|Decoder3~6_combout\ & (!\sdram_controller|writeBufferWriteCount\(3) & \sdram_controller|writeBufferWriteCount\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|writeBufferWriteCount\(4),
	datab => \sdram_controller|Decoder3~6_combout\,
	datac => \sdram_controller|writeBufferWriteCount\(3),
	datad => \sdram_controller|writeBufferWriteCount\(5),
	combout => \sdram_controller|Decoder3~14_combout\);

-- Location: FF_X61_Y28_N25
\sdram_controller|writeBuffer[101][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Add0~2_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder3~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[101][0]~q\);

-- Location: LCCOMB_X61_Y28_N24
\sdram_controller|Mux31~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux31~5_combout\ = (\sdram_controller|Mux31~4_combout\ & (((\sdram_controller|writeBuffer[101][0]~q\) # (!\sdram_controller|stateCycleCount\(5))))) # (!\sdram_controller|Mux31~4_combout\ & (\sdram_controller|writeBuffer[37][0]~q\ & 
-- ((\sdram_controller|stateCycleCount\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|Mux31~4_combout\,
	datab => \sdram_controller|writeBuffer[37][0]~q\,
	datac => \sdram_controller|writeBuffer[101][0]~q\,
	datad => \sdram_controller|stateCycleCount\(5),
	combout => \sdram_controller|Mux31~5_combout\);

-- Location: LCCOMB_X61_Y28_N14
\sdram_controller|Mux31~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux31~6_combout\ = (\sdram_controller|stateCycleCount\(4) & ((\sdram_controller|stateCycleCount\(1)) # ((\sdram_controller|Mux31~3_combout\)))) # (!\sdram_controller|stateCycleCount\(4) & (!\sdram_controller|stateCycleCount\(1) & 
-- ((\sdram_controller|Mux31~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|stateCycleCount\(4),
	datab => \sdram_controller|stateCycleCount\(1),
	datac => \sdram_controller|Mux31~3_combout\,
	datad => \sdram_controller|Mux31~5_combout\,
	combout => \sdram_controller|Mux31~6_combout\);

-- Location: LCCOMB_X63_Y25_N30
\sdram_controller|writeBuffer[39][0]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|writeBuffer[39][0]~feeder_combout\ = \Add0~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Add0~2_combout\,
	combout => \sdram_controller|writeBuffer[39][0]~feeder_combout\);

-- Location: LCCOMB_X64_Y28_N18
\sdram_controller|Decoder3~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Decoder3~3_combout\ = (\sdram_controller|Decoder3~1_combout\ & (!\sdram_controller|writeBufferWriteCount\(5) & (!\sdram_controller|writeBufferWriteCount\(3) & \sdram_controller|writeBufferWriteCount\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|Decoder3~1_combout\,
	datab => \sdram_controller|writeBufferWriteCount\(5),
	datac => \sdram_controller|writeBufferWriteCount\(3),
	datad => \sdram_controller|writeBufferWriteCount\(4),
	combout => \sdram_controller|Decoder3~3_combout\);

-- Location: FF_X63_Y25_N31
\sdram_controller|writeBuffer[39][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sdram_controller|writeBuffer[39][0]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|Decoder3~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[39][0]~q\);

-- Location: LCCOMB_X64_Y28_N28
\sdram_controller|Decoder3~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Decoder3~4_combout\ = (\sdram_controller|Decoder3~1_combout\ & (!\sdram_controller|writeBufferWriteCount\(5) & (!\sdram_controller|writeBufferWriteCount\(3) & !\sdram_controller|writeBufferWriteCount\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|Decoder3~1_combout\,
	datab => \sdram_controller|writeBufferWriteCount\(5),
	datac => \sdram_controller|writeBufferWriteCount\(3),
	datad => \sdram_controller|writeBufferWriteCount\(4),
	combout => \sdram_controller|Decoder3~4_combout\);

-- Location: FF_X63_Y25_N1
\sdram_controller|writeBuffer[7][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Add0~2_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder3~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[7][0]~q\);

-- Location: LCCOMB_X63_Y25_N0
\sdram_controller|Mux31~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux31~0_combout\ = (\sdram_controller|stateCycleCount\(6) & (((\sdram_controller|stateCycleCount\(5))))) # (!\sdram_controller|stateCycleCount\(6) & ((\sdram_controller|stateCycleCount\(5) & (\sdram_controller|writeBuffer[39][0]~q\)) # 
-- (!\sdram_controller|stateCycleCount\(5) & ((\sdram_controller|writeBuffer[7][0]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|writeBuffer[39][0]~q\,
	datab => \sdram_controller|stateCycleCount\(6),
	datac => \sdram_controller|writeBuffer[7][0]~q\,
	datad => \sdram_controller|stateCycleCount\(5),
	combout => \sdram_controller|Mux31~0_combout\);

-- Location: LCCOMB_X64_Y28_N30
\sdram_controller|Decoder3~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Decoder3~5_combout\ = (\sdram_controller|Decoder3~1_combout\ & (\sdram_controller|writeBufferWriteCount\(5) & (!\sdram_controller|writeBufferWriteCount\(3) & \sdram_controller|writeBufferWriteCount\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|Decoder3~1_combout\,
	datab => \sdram_controller|writeBufferWriteCount\(5),
	datac => \sdram_controller|writeBufferWriteCount\(3),
	datad => \sdram_controller|writeBufferWriteCount\(4),
	combout => \sdram_controller|Decoder3~5_combout\);

-- Location: FF_X58_Y28_N31
\sdram_controller|writeBuffer[103][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Add0~2_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder3~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[103][0]~q\);

-- Location: LCCOMB_X58_Y28_N28
\sdram_controller|writeBuffer[71][0]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|writeBuffer[71][0]~feeder_combout\ = \Add0~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Add0~2_combout\,
	combout => \sdram_controller|writeBuffer[71][0]~feeder_combout\);

-- Location: LCCOMB_X64_Y28_N4
\sdram_controller|Decoder3~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Decoder3~2_combout\ = (\sdram_controller|Decoder3~1_combout\ & (\sdram_controller|writeBufferWriteCount\(5) & (!\sdram_controller|writeBufferWriteCount\(3) & !\sdram_controller|writeBufferWriteCount\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|Decoder3~1_combout\,
	datab => \sdram_controller|writeBufferWriteCount\(5),
	datac => \sdram_controller|writeBufferWriteCount\(3),
	datad => \sdram_controller|writeBufferWriteCount\(4),
	combout => \sdram_controller|Decoder3~2_combout\);

-- Location: FF_X58_Y28_N29
\sdram_controller|writeBuffer[71][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sdram_controller|writeBuffer[71][0]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|Decoder3~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[71][0]~q\);

-- Location: LCCOMB_X58_Y28_N30
\sdram_controller|Mux31~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux31~1_combout\ = (\sdram_controller|Mux31~0_combout\ & (((\sdram_controller|writeBuffer[103][0]~q\)) # (!\sdram_controller|stateCycleCount\(6)))) # (!\sdram_controller|Mux31~0_combout\ & (\sdram_controller|stateCycleCount\(6) & 
-- ((\sdram_controller|writeBuffer[71][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|Mux31~0_combout\,
	datab => \sdram_controller|stateCycleCount\(6),
	datac => \sdram_controller|writeBuffer[103][0]~q\,
	datad => \sdram_controller|writeBuffer[71][0]~q\,
	combout => \sdram_controller|Mux31~1_combout\);

-- Location: LCCOMB_X61_Y28_N20
\sdram_controller|Mux31~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux31~9_combout\ = (\sdram_controller|Mux31~6_combout\ & ((\sdram_controller|Mux31~8_combout\) # ((!\sdram_controller|stateCycleCount\(1))))) # (!\sdram_controller|Mux31~6_combout\ & (((\sdram_controller|stateCycleCount\(1) & 
-- \sdram_controller|Mux31~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|Mux31~8_combout\,
	datab => \sdram_controller|Mux31~6_combout\,
	datac => \sdram_controller|stateCycleCount\(1),
	datad => \sdram_controller|Mux31~1_combout\,
	combout => \sdram_controller|Mux31~9_combout\);

-- Location: LCCOMB_X57_Y30_N24
\sdram_controller|writeBuffer[43][0]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|writeBuffer[43][0]~feeder_combout\ = \Add0~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Add0~2_combout\,
	combout => \sdram_controller|writeBuffer[43][0]~feeder_combout\);

-- Location: LCCOMB_X62_Y24_N22
\sdram_controller|Decoder3~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Decoder3~19_combout\ = (\sdram_controller|writeBufferWriteCount\(0) & (\sdram_controller|writeBufferWriteCount\(2) & (!\sdram_controller|writeBufferWriteCount\(1) & \sdram_controller|Decoder3~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|writeBufferWriteCount\(0),
	datab => \sdram_controller|writeBufferWriteCount\(2),
	datac => \sdram_controller|writeBufferWriteCount\(1),
	datad => \sdram_controller|Decoder3~0_combout\,
	combout => \sdram_controller|Decoder3~19_combout\);

-- Location: LCCOMB_X60_Y28_N26
\sdram_controller|Decoder3~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Decoder3~26_combout\ = (\sdram_controller|writeBufferWriteCount\(4) & (\sdram_controller|Decoder3~19_combout\ & (!\sdram_controller|writeBufferWriteCount\(3) & !\sdram_controller|writeBufferWriteCount\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|writeBufferWriteCount\(4),
	datab => \sdram_controller|Decoder3~19_combout\,
	datac => \sdram_controller|writeBufferWriteCount\(3),
	datad => \sdram_controller|writeBufferWriteCount\(5),
	combout => \sdram_controller|Decoder3~26_combout\);

-- Location: FF_X57_Y30_N25
\sdram_controller|writeBuffer[43][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sdram_controller|writeBuffer[43][0]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|Decoder3~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[43][0]~q\);

-- Location: LCCOMB_X63_Y24_N0
\sdram_controller|Decoder3~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Decoder3~21_combout\ = (\sdram_controller|writeBufferWriteCount\(2) & (\sdram_controller|Decoder3~0_combout\ & (!\sdram_controller|writeBufferWriteCount\(1) & !\sdram_controller|writeBufferWriteCount\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|writeBufferWriteCount\(2),
	datab => \sdram_controller|Decoder3~0_combout\,
	datac => \sdram_controller|writeBufferWriteCount\(1),
	datad => \sdram_controller|writeBufferWriteCount\(0),
	combout => \sdram_controller|Decoder3~21_combout\);

-- Location: LCCOMB_X60_Y28_N0
\sdram_controller|Decoder3~27\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Decoder3~27_combout\ = (\sdram_controller|Decoder3~21_combout\ & (!\sdram_controller|writeBufferWriteCount\(5) & (!\sdram_controller|writeBufferWriteCount\(3) & \sdram_controller|writeBufferWriteCount\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|Decoder3~21_combout\,
	datab => \sdram_controller|writeBufferWriteCount\(5),
	datac => \sdram_controller|writeBufferWriteCount\(3),
	datad => \sdram_controller|writeBufferWriteCount\(4),
	combout => \sdram_controller|Decoder3~27_combout\);

-- Location: FF_X57_Y29_N13
\sdram_controller|writeBuffer[41][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Add0~2_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder3~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[41][0]~q\);

-- Location: LCCOMB_X57_Y29_N12
\sdram_controller|Mux31~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux31~12_combout\ = (\sdram_controller|stateCycleCount\(1) & ((\sdram_controller|writeBuffer[43][0]~q\) # ((\sdram_controller|stateCycleCount\(4))))) # (!\sdram_controller|stateCycleCount\(1) & (((\sdram_controller|writeBuffer[41][0]~q\ 
-- & !\sdram_controller|stateCycleCount\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|writeBuffer[43][0]~q\,
	datab => \sdram_controller|stateCycleCount\(1),
	datac => \sdram_controller|writeBuffer[41][0]~q\,
	datad => \sdram_controller|stateCycleCount\(4),
	combout => \sdram_controller|Mux31~12_combout\);

-- Location: LCCOMB_X60_Y25_N4
\sdram_controller|Decoder3~28\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Decoder3~28_combout\ = (\sdram_controller|writeBufferWriteCount\(4) & (!\sdram_controller|writeBufferWriteCount\(5) & (\sdram_controller|Decoder3~19_combout\ & \sdram_controller|writeBufferWriteCount\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|writeBufferWriteCount\(4),
	datab => \sdram_controller|writeBufferWriteCount\(5),
	datac => \sdram_controller|Decoder3~19_combout\,
	datad => \sdram_controller|writeBufferWriteCount\(3),
	combout => \sdram_controller|Decoder3~28_combout\);

-- Location: FF_X59_Y25_N13
\sdram_controller|writeBuffer[59][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Add0~2_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder3~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[59][0]~q\);

-- Location: LCCOMB_X56_Y26_N20
\sdram_controller|writeBuffer[57][0]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|writeBuffer[57][0]~feeder_combout\ = \Add0~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Add0~2_combout\,
	combout => \sdram_controller|writeBuffer[57][0]~feeder_combout\);

-- Location: LCCOMB_X60_Y28_N12
\sdram_controller|Decoder3~25\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Decoder3~25_combout\ = (\sdram_controller|Decoder3~21_combout\ & (!\sdram_controller|writeBufferWriteCount\(5) & (\sdram_controller|writeBufferWriteCount\(3) & \sdram_controller|writeBufferWriteCount\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|Decoder3~21_combout\,
	datab => \sdram_controller|writeBufferWriteCount\(5),
	datac => \sdram_controller|writeBufferWriteCount\(3),
	datad => \sdram_controller|writeBufferWriteCount\(4),
	combout => \sdram_controller|Decoder3~25_combout\);

-- Location: FF_X56_Y26_N21
\sdram_controller|writeBuffer[57][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sdram_controller|writeBuffer[57][0]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|Decoder3~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[57][0]~q\);

-- Location: LCCOMB_X59_Y25_N12
\sdram_controller|Mux31~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux31~13_combout\ = (\sdram_controller|stateCycleCount\(4) & ((\sdram_controller|Mux31~12_combout\ & (\sdram_controller|writeBuffer[59][0]~q\)) # (!\sdram_controller|Mux31~12_combout\ & ((\sdram_controller|writeBuffer[57][0]~q\))))) # 
-- (!\sdram_controller|stateCycleCount\(4) & (\sdram_controller|Mux31~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|stateCycleCount\(4),
	datab => \sdram_controller|Mux31~12_combout\,
	datac => \sdram_controller|writeBuffer[59][0]~q\,
	datad => \sdram_controller|writeBuffer[57][0]~q\,
	combout => \sdram_controller|Mux31~13_combout\);

-- Location: LCCOMB_X62_Y32_N4
\sdram_controller|writeBuffer[25][0]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|writeBuffer[25][0]~feeder_combout\ = \Add0~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Add0~2_combout\,
	combout => \sdram_controller|writeBuffer[25][0]~feeder_combout\);

-- Location: LCCOMB_X60_Y28_N10
\sdram_controller|Decoder3~30\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Decoder3~30_combout\ = (\sdram_controller|Decoder3~21_combout\ & (!\sdram_controller|writeBufferWriteCount\(5) & (\sdram_controller|writeBufferWriteCount\(3) & !\sdram_controller|writeBufferWriteCount\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|Decoder3~21_combout\,
	datab => \sdram_controller|writeBufferWriteCount\(5),
	datac => \sdram_controller|writeBufferWriteCount\(3),
	datad => \sdram_controller|writeBufferWriteCount\(4),
	combout => \sdram_controller|Decoder3~30_combout\);

-- Location: FF_X62_Y32_N5
\sdram_controller|writeBuffer[25][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sdram_controller|writeBuffer[25][0]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|Decoder3~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[25][0]~q\);

-- Location: LCCOMB_X60_Y28_N4
\sdram_controller|Decoder3~31\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Decoder3~31_combout\ = (\sdram_controller|Decoder3~21_combout\ & (!\sdram_controller|writeBufferWriteCount\(5) & (!\sdram_controller|writeBufferWriteCount\(3) & !\sdram_controller|writeBufferWriteCount\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|Decoder3~21_combout\,
	datab => \sdram_controller|writeBufferWriteCount\(5),
	datac => \sdram_controller|writeBufferWriteCount\(3),
	datad => \sdram_controller|writeBufferWriteCount\(4),
	combout => \sdram_controller|Decoder3~31_combout\);

-- Location: FF_X62_Y32_N23
\sdram_controller|writeBuffer[9][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Add0~2_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder3~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[9][0]~q\);

-- Location: LCCOMB_X62_Y32_N22
\sdram_controller|Mux31~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux31~14_combout\ = (\sdram_controller|stateCycleCount\(1) & (((\sdram_controller|stateCycleCount\(4))))) # (!\sdram_controller|stateCycleCount\(1) & ((\sdram_controller|stateCycleCount\(4) & (\sdram_controller|writeBuffer[25][0]~q\)) # 
-- (!\sdram_controller|stateCycleCount\(4) & ((\sdram_controller|writeBuffer[9][0]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|stateCycleCount\(1),
	datab => \sdram_controller|writeBuffer[25][0]~q\,
	datac => \sdram_controller|writeBuffer[9][0]~q\,
	datad => \sdram_controller|stateCycleCount\(4),
	combout => \sdram_controller|Mux31~14_combout\);

-- Location: LCCOMB_X62_Y27_N6
\sdram_controller|Decoder3~32\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Decoder3~32_combout\ = (!\sdram_controller|writeBufferWriteCount\(5) & (\sdram_controller|Decoder3~19_combout\ & (!\sdram_controller|writeBufferWriteCount\(4) & \sdram_controller|writeBufferWriteCount\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|writeBufferWriteCount\(5),
	datab => \sdram_controller|Decoder3~19_combout\,
	datac => \sdram_controller|writeBufferWriteCount\(4),
	datad => \sdram_controller|writeBufferWriteCount\(3),
	combout => \sdram_controller|Decoder3~32_combout\);

-- Location: FF_X61_Y26_N21
\sdram_controller|writeBuffer[27][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Add0~2_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder3~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[27][0]~q\);

-- Location: LCCOMB_X58_Y27_N28
\sdram_controller|writeBuffer[11][0]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|writeBuffer[11][0]~feeder_combout\ = \Add0~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Add0~2_combout\,
	combout => \sdram_controller|writeBuffer[11][0]~feeder_combout\);

-- Location: LCCOMB_X60_Y25_N30
\sdram_controller|Decoder3~29\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Decoder3~29_combout\ = (!\sdram_controller|writeBufferWriteCount\(4) & (!\sdram_controller|writeBufferWriteCount\(5) & (\sdram_controller|Decoder3~19_combout\ & !\sdram_controller|writeBufferWriteCount\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|writeBufferWriteCount\(4),
	datab => \sdram_controller|writeBufferWriteCount\(5),
	datac => \sdram_controller|Decoder3~19_combout\,
	datad => \sdram_controller|writeBufferWriteCount\(3),
	combout => \sdram_controller|Decoder3~29_combout\);

-- Location: FF_X58_Y27_N29
\sdram_controller|writeBuffer[11][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sdram_controller|writeBuffer[11][0]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|Decoder3~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[11][0]~q\);

-- Location: LCCOMB_X61_Y26_N20
\sdram_controller|Mux31~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux31~15_combout\ = (\sdram_controller|stateCycleCount\(1) & ((\sdram_controller|Mux31~14_combout\ & (\sdram_controller|writeBuffer[27][0]~q\)) # (!\sdram_controller|Mux31~14_combout\ & ((\sdram_controller|writeBuffer[11][0]~q\))))) # 
-- (!\sdram_controller|stateCycleCount\(1) & (\sdram_controller|Mux31~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|stateCycleCount\(1),
	datab => \sdram_controller|Mux31~14_combout\,
	datac => \sdram_controller|writeBuffer[27][0]~q\,
	datad => \sdram_controller|writeBuffer[11][0]~q\,
	combout => \sdram_controller|Mux31~15_combout\);

-- Location: LCCOMB_X63_Y25_N18
\sdram_controller|Mux31~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux31~16_combout\ = (\sdram_controller|stateCycleCount\(6) & (((\sdram_controller|stateCycleCount\(5))))) # (!\sdram_controller|stateCycleCount\(6) & ((\sdram_controller|stateCycleCount\(5) & (\sdram_controller|Mux31~13_combout\)) # 
-- (!\sdram_controller|stateCycleCount\(5) & ((\sdram_controller|Mux31~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|Mux31~13_combout\,
	datab => \sdram_controller|stateCycleCount\(6),
	datac => \sdram_controller|Mux31~15_combout\,
	datad => \sdram_controller|stateCycleCount\(5),
	combout => \sdram_controller|Mux31~16_combout\);

-- Location: LCCOMB_X58_Y27_N18
\sdram_controller|writeBuffer[107][0]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|writeBuffer[107][0]~feeder_combout\ = \Add0~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Add0~2_combout\,
	combout => \sdram_controller|writeBuffer[107][0]~feeder_combout\);

-- Location: LCCOMB_X60_Y25_N20
\sdram_controller|Decoder3~34\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Decoder3~34_combout\ = (\sdram_controller|writeBufferWriteCount\(4) & (\sdram_controller|writeBufferWriteCount\(5) & (\sdram_controller|Decoder3~19_combout\ & !\sdram_controller|writeBufferWriteCount\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|writeBufferWriteCount\(4),
	datab => \sdram_controller|writeBufferWriteCount\(5),
	datac => \sdram_controller|Decoder3~19_combout\,
	datad => \sdram_controller|writeBufferWriteCount\(3),
	combout => \sdram_controller|Decoder3~34_combout\);

-- Location: FF_X58_Y27_N19
\sdram_controller|writeBuffer[107][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sdram_controller|writeBuffer[107][0]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|Decoder3~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[107][0]~q\);

-- Location: LCCOMB_X60_Y28_N16
\sdram_controller|Decoder3~35\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Decoder3~35_combout\ = (\sdram_controller|Decoder3~21_combout\ & (\sdram_controller|writeBufferWriteCount\(5) & (!\sdram_controller|writeBufferWriteCount\(3) & \sdram_controller|writeBufferWriteCount\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|Decoder3~21_combout\,
	datab => \sdram_controller|writeBufferWriteCount\(5),
	datac => \sdram_controller|writeBufferWriteCount\(3),
	datad => \sdram_controller|writeBufferWriteCount\(4),
	combout => \sdram_controller|Decoder3~35_combout\);

-- Location: FF_X61_Y31_N9
\sdram_controller|writeBuffer[105][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Add0~2_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder3~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[105][0]~q\);

-- Location: LCCOMB_X61_Y31_N8
\sdram_controller|Mux31~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux31~17_combout\ = (\sdram_controller|stateCycleCount\(4) & (((\sdram_controller|stateCycleCount\(1))))) # (!\sdram_controller|stateCycleCount\(4) & ((\sdram_controller|stateCycleCount\(1) & (\sdram_controller|writeBuffer[107][0]~q\)) # 
-- (!\sdram_controller|stateCycleCount\(1) & ((\sdram_controller|writeBuffer[105][0]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|stateCycleCount\(4),
	datab => \sdram_controller|writeBuffer[107][0]~q\,
	datac => \sdram_controller|writeBuffer[105][0]~q\,
	datad => \sdram_controller|stateCycleCount\(1),
	combout => \sdram_controller|Mux31~17_combout\);

-- Location: LCCOMB_X60_Y25_N18
\sdram_controller|Decoder3~36\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Decoder3~36_combout\ = (\sdram_controller|writeBufferWriteCount\(4) & (\sdram_controller|writeBufferWriteCount\(5) & (\sdram_controller|Decoder3~19_combout\ & \sdram_controller|writeBufferWriteCount\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|writeBufferWriteCount\(4),
	datab => \sdram_controller|writeBufferWriteCount\(5),
	datac => \sdram_controller|Decoder3~19_combout\,
	datad => \sdram_controller|writeBufferWriteCount\(3),
	combout => \sdram_controller|Decoder3~36_combout\);

-- Location: FF_X63_Y28_N23
\sdram_controller|writeBuffer[123][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Add0~2_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder3~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[123][0]~q\);

-- Location: LCCOMB_X63_Y28_N28
\sdram_controller|writeBuffer[121][0]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|writeBuffer[121][0]~feeder_combout\ = \Add0~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Add0~2_combout\,
	combout => \sdram_controller|writeBuffer[121][0]~feeder_combout\);

-- Location: LCCOMB_X60_Y28_N30
\sdram_controller|Decoder3~33\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Decoder3~33_combout\ = (\sdram_controller|Decoder3~21_combout\ & (\sdram_controller|writeBufferWriteCount\(5) & (\sdram_controller|writeBufferWriteCount\(3) & \sdram_controller|writeBufferWriteCount\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|Decoder3~21_combout\,
	datab => \sdram_controller|writeBufferWriteCount\(5),
	datac => \sdram_controller|writeBufferWriteCount\(3),
	datad => \sdram_controller|writeBufferWriteCount\(4),
	combout => \sdram_controller|Decoder3~33_combout\);

-- Location: FF_X63_Y28_N29
\sdram_controller|writeBuffer[121][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sdram_controller|writeBuffer[121][0]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|Decoder3~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[121][0]~q\);

-- Location: LCCOMB_X63_Y28_N22
\sdram_controller|Mux31~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux31~18_combout\ = (\sdram_controller|stateCycleCount\(4) & ((\sdram_controller|Mux31~17_combout\ & (\sdram_controller|writeBuffer[123][0]~q\)) # (!\sdram_controller|Mux31~17_combout\ & ((\sdram_controller|writeBuffer[121][0]~q\))))) # 
-- (!\sdram_controller|stateCycleCount\(4) & (\sdram_controller|Mux31~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|stateCycleCount\(4),
	datab => \sdram_controller|Mux31~17_combout\,
	datac => \sdram_controller|writeBuffer[123][0]~q\,
	datad => \sdram_controller|writeBuffer[121][0]~q\,
	combout => \sdram_controller|Mux31~18_combout\);

-- Location: LCCOMB_X61_Y27_N20
\sdram_controller|writeBuffer[89][0]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|writeBuffer[89][0]~feeder_combout\ = \Add0~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Add0~2_combout\,
	combout => \sdram_controller|writeBuffer[89][0]~feeder_combout\);

-- Location: LCCOMB_X60_Y28_N24
\sdram_controller|Decoder3~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Decoder3~22_combout\ = (\sdram_controller|Decoder3~21_combout\ & (\sdram_controller|writeBufferWriteCount\(5) & (\sdram_controller|writeBufferWriteCount\(3) & !\sdram_controller|writeBufferWriteCount\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|Decoder3~21_combout\,
	datab => \sdram_controller|writeBufferWriteCount\(5),
	datac => \sdram_controller|writeBufferWriteCount\(3),
	datad => \sdram_controller|writeBufferWriteCount\(4),
	combout => \sdram_controller|Decoder3~22_combout\);

-- Location: FF_X61_Y27_N21
\sdram_controller|writeBuffer[89][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sdram_controller|writeBuffer[89][0]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|Decoder3~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[89][0]~q\);

-- Location: LCCOMB_X60_Y28_N14
\sdram_controller|Decoder3~23\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Decoder3~23_combout\ = (\sdram_controller|Decoder3~21_combout\ & (\sdram_controller|writeBufferWriteCount\(5) & (!\sdram_controller|writeBufferWriteCount\(3) & !\sdram_controller|writeBufferWriteCount\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|Decoder3~21_combout\,
	datab => \sdram_controller|writeBufferWriteCount\(5),
	datac => \sdram_controller|writeBufferWriteCount\(3),
	datad => \sdram_controller|writeBufferWriteCount\(4),
	combout => \sdram_controller|Decoder3~23_combout\);

-- Location: FF_X61_Y27_N11
\sdram_controller|writeBuffer[73][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Add0~2_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder3~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[73][0]~q\);

-- Location: LCCOMB_X61_Y27_N10
\sdram_controller|Mux31~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux31~10_combout\ = (\sdram_controller|stateCycleCount\(4) & ((\sdram_controller|writeBuffer[89][0]~q\) # ((\sdram_controller|stateCycleCount\(1))))) # (!\sdram_controller|stateCycleCount\(4) & (((\sdram_controller|writeBuffer[73][0]~q\ 
-- & !\sdram_controller|stateCycleCount\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|stateCycleCount\(4),
	datab => \sdram_controller|writeBuffer[89][0]~q\,
	datac => \sdram_controller|writeBuffer[73][0]~q\,
	datad => \sdram_controller|stateCycleCount\(1),
	combout => \sdram_controller|Mux31~10_combout\);

-- Location: LCCOMB_X63_Y23_N14
\sdram_controller|Decoder3~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Decoder3~24_combout\ = (\sdram_controller|Decoder3~19_combout\ & (\sdram_controller|writeBufferWriteCount\(5) & (!\sdram_controller|writeBufferWriteCount\(4) & \sdram_controller|writeBufferWriteCount\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|Decoder3~19_combout\,
	datab => \sdram_controller|writeBufferWriteCount\(5),
	datac => \sdram_controller|writeBufferWriteCount\(4),
	datad => \sdram_controller|writeBufferWriteCount\(3),
	combout => \sdram_controller|Decoder3~24_combout\);

-- Location: FF_X65_Y25_N25
\sdram_controller|writeBuffer[91][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Add0~2_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder3~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[91][0]~q\);

-- Location: LCCOMB_X64_Y25_N24
\sdram_controller|writeBuffer[75][0]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|writeBuffer[75][0]~feeder_combout\ = \Add0~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Add0~2_combout\,
	combout => \sdram_controller|writeBuffer[75][0]~feeder_combout\);

-- Location: LCCOMB_X63_Y23_N16
\sdram_controller|Decoder3~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Decoder3~20_combout\ = (\sdram_controller|Decoder3~19_combout\ & (\sdram_controller|writeBufferWriteCount\(5) & (!\sdram_controller|writeBufferWriteCount\(4) & !\sdram_controller|writeBufferWriteCount\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|Decoder3~19_combout\,
	datab => \sdram_controller|writeBufferWriteCount\(5),
	datac => \sdram_controller|writeBufferWriteCount\(4),
	datad => \sdram_controller|writeBufferWriteCount\(3),
	combout => \sdram_controller|Decoder3~20_combout\);

-- Location: FF_X64_Y25_N25
\sdram_controller|writeBuffer[75][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sdram_controller|writeBuffer[75][0]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|Decoder3~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[75][0]~q\);

-- Location: LCCOMB_X65_Y25_N24
\sdram_controller|Mux31~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux31~11_combout\ = (\sdram_controller|stateCycleCount\(1) & ((\sdram_controller|Mux31~10_combout\ & (\sdram_controller|writeBuffer[91][0]~q\)) # (!\sdram_controller|Mux31~10_combout\ & ((\sdram_controller|writeBuffer[75][0]~q\))))) # 
-- (!\sdram_controller|stateCycleCount\(1) & (\sdram_controller|Mux31~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|stateCycleCount\(1),
	datab => \sdram_controller|Mux31~10_combout\,
	datac => \sdram_controller|writeBuffer[91][0]~q\,
	datad => \sdram_controller|writeBuffer[75][0]~q\,
	combout => \sdram_controller|Mux31~11_combout\);

-- Location: LCCOMB_X64_Y25_N2
\sdram_controller|Mux31~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux31~19_combout\ = (\sdram_controller|stateCycleCount\(6) & ((\sdram_controller|Mux31~16_combout\ & (\sdram_controller|Mux31~18_combout\)) # (!\sdram_controller|Mux31~16_combout\ & ((\sdram_controller|Mux31~11_combout\))))) # 
-- (!\sdram_controller|stateCycleCount\(6) & (\sdram_controller|Mux31~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|stateCycleCount\(6),
	datab => \sdram_controller|Mux31~16_combout\,
	datac => \sdram_controller|Mux31~18_combout\,
	datad => \sdram_controller|Mux31~11_combout\,
	combout => \sdram_controller|Mux31~19_combout\);

-- Location: LCCOMB_X63_Y31_N20
\sdram_controller|writeBuffer[81][0]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|writeBuffer[81][0]~feeder_combout\ = \Add0~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Add0~2_combout\,
	combout => \sdram_controller|writeBuffer[81][0]~feeder_combout\);

-- Location: LCCOMB_X63_Y24_N30
\sdram_controller|Decoder3~37\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Decoder3~37_combout\ = (!\sdram_controller|writeBufferWriteCount\(2) & (\sdram_controller|Decoder3~0_combout\ & (!\sdram_controller|writeBufferWriteCount\(1) & !\sdram_controller|writeBufferWriteCount\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|writeBufferWriteCount\(2),
	datab => \sdram_controller|Decoder3~0_combout\,
	datac => \sdram_controller|writeBufferWriteCount\(1),
	datad => \sdram_controller|writeBufferWriteCount\(0),
	combout => \sdram_controller|Decoder3~37_combout\);

-- Location: LCCOMB_X63_Y31_N26
\sdram_controller|Decoder3~38\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Decoder3~38_combout\ = (\sdram_controller|Decoder3~37_combout\ & (\sdram_controller|writeBufferWriteCount\(5) & (\sdram_controller|writeBufferWriteCount\(3) & !\sdram_controller|writeBufferWriteCount\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|Decoder3~37_combout\,
	datab => \sdram_controller|writeBufferWriteCount\(5),
	datac => \sdram_controller|writeBufferWriteCount\(3),
	datad => \sdram_controller|writeBufferWriteCount\(4),
	combout => \sdram_controller|Decoder3~38_combout\);

-- Location: FF_X63_Y31_N21
\sdram_controller|writeBuffer[81][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sdram_controller|writeBuffer[81][0]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|Decoder3~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[81][0]~q\);

-- Location: LCCOMB_X63_Y23_N0
\sdram_controller|Decoder3~41\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Decoder3~41_combout\ = (\sdram_controller|Decoder3~37_combout\ & (\sdram_controller|writeBufferWriteCount\(5) & (\sdram_controller|writeBufferWriteCount\(4) & \sdram_controller|writeBufferWriteCount\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|Decoder3~37_combout\,
	datab => \sdram_controller|writeBufferWriteCount\(5),
	datac => \sdram_controller|writeBufferWriteCount\(4),
	datad => \sdram_controller|writeBufferWriteCount\(3),
	combout => \sdram_controller|Decoder3~41_combout\);

-- Location: FF_X63_Y29_N5
\sdram_controller|writeBuffer[113][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Add0~2_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder3~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[113][0]~q\);

-- Location: LCCOMB_X61_Y25_N20
\sdram_controller|writeBuffer[49][0]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|writeBuffer[49][0]~feeder_combout\ = \Add0~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Add0~2_combout\,
	combout => \sdram_controller|writeBuffer[49][0]~feeder_combout\);

-- Location: LCCOMB_X63_Y23_N12
\sdram_controller|Decoder3~39\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Decoder3~39_combout\ = (\sdram_controller|Decoder3~37_combout\ & (!\sdram_controller|writeBufferWriteCount\(5) & (\sdram_controller|writeBufferWriteCount\(4) & \sdram_controller|writeBufferWriteCount\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|Decoder3~37_combout\,
	datab => \sdram_controller|writeBufferWriteCount\(5),
	datac => \sdram_controller|writeBufferWriteCount\(4),
	datad => \sdram_controller|writeBufferWriteCount\(3),
	combout => \sdram_controller|Decoder3~39_combout\);

-- Location: FF_X61_Y25_N21
\sdram_controller|writeBuffer[49][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sdram_controller|writeBuffer[49][0]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|Decoder3~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[49][0]~q\);

-- Location: LCCOMB_X63_Y23_N18
\sdram_controller|Decoder3~40\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Decoder3~40_combout\ = (\sdram_controller|Decoder3~37_combout\ & (!\sdram_controller|writeBufferWriteCount\(5) & (!\sdram_controller|writeBufferWriteCount\(4) & \sdram_controller|writeBufferWriteCount\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|Decoder3~37_combout\,
	datab => \sdram_controller|writeBufferWriteCount\(5),
	datac => \sdram_controller|writeBufferWriteCount\(4),
	datad => \sdram_controller|writeBufferWriteCount\(3),
	combout => \sdram_controller|Decoder3~40_combout\);

-- Location: FF_X62_Y26_N21
\sdram_controller|writeBuffer[17][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Add0~2_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder3~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[17][0]~q\);

-- Location: LCCOMB_X62_Y26_N20
\sdram_controller|Mux31~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux31~20_combout\ = (\sdram_controller|stateCycleCount\(6) & (((\sdram_controller|stateCycleCount\(5))))) # (!\sdram_controller|stateCycleCount\(6) & ((\sdram_controller|stateCycleCount\(5) & (\sdram_controller|writeBuffer[49][0]~q\)) # 
-- (!\sdram_controller|stateCycleCount\(5) & ((\sdram_controller|writeBuffer[17][0]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|stateCycleCount\(6),
	datab => \sdram_controller|writeBuffer[49][0]~q\,
	datac => \sdram_controller|writeBuffer[17][0]~q\,
	datad => \sdram_controller|stateCycleCount\(5),
	combout => \sdram_controller|Mux31~20_combout\);

-- Location: LCCOMB_X63_Y29_N4
\sdram_controller|Mux31~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux31~21_combout\ = (\sdram_controller|stateCycleCount\(6) & ((\sdram_controller|Mux31~20_combout\ & ((\sdram_controller|writeBuffer[113][0]~q\))) # (!\sdram_controller|Mux31~20_combout\ & (\sdram_controller|writeBuffer[81][0]~q\)))) # 
-- (!\sdram_controller|stateCycleCount\(6) & (((\sdram_controller|Mux31~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|stateCycleCount\(6),
	datab => \sdram_controller|writeBuffer[81][0]~q\,
	datac => \sdram_controller|writeBuffer[113][0]~q\,
	datad => \sdram_controller|Mux31~20_combout\,
	combout => \sdram_controller|Mux31~21_combout\);

-- Location: LCCOMB_X56_Y29_N0
\sdram_controller|writeBuffer[35][0]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|writeBuffer[35][0]~feeder_combout\ = \Add0~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Add0~2_combout\,
	combout => \sdram_controller|writeBuffer[35][0]~feeder_combout\);

-- Location: LCCOMB_X63_Y24_N24
\sdram_controller|Decoder3~42\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Decoder3~42_combout\ = (!\sdram_controller|writeBufferWriteCount\(2) & (\sdram_controller|Decoder3~0_combout\ & (!\sdram_controller|writeBufferWriteCount\(1) & \sdram_controller|writeBufferWriteCount\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|writeBufferWriteCount\(2),
	datab => \sdram_controller|Decoder3~0_combout\,
	datac => \sdram_controller|writeBufferWriteCount\(1),
	datad => \sdram_controller|writeBufferWriteCount\(0),
	combout => \sdram_controller|Decoder3~42_combout\);

-- Location: LCCOMB_X60_Y28_N22
\sdram_controller|Decoder3~43\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Decoder3~43_combout\ = (\sdram_controller|Decoder3~42_combout\ & (!\sdram_controller|writeBufferWriteCount\(5) & (!\sdram_controller|writeBufferWriteCount\(3) & \sdram_controller|writeBufferWriteCount\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|Decoder3~42_combout\,
	datab => \sdram_controller|writeBufferWriteCount\(5),
	datac => \sdram_controller|writeBufferWriteCount\(3),
	datad => \sdram_controller|writeBufferWriteCount\(4),
	combout => \sdram_controller|Decoder3~43_combout\);

-- Location: FF_X56_Y29_N1
\sdram_controller|writeBuffer[35][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sdram_controller|writeBuffer[35][0]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|Decoder3~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[35][0]~q\);

-- Location: LCCOMB_X60_Y28_N8
\sdram_controller|Decoder3~46\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Decoder3~46_combout\ = (\sdram_controller|Decoder3~42_combout\ & (\sdram_controller|writeBufferWriteCount\(5) & (!\sdram_controller|writeBufferWriteCount\(3) & \sdram_controller|writeBufferWriteCount\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|Decoder3~42_combout\,
	datab => \sdram_controller|writeBufferWriteCount\(5),
	datac => \sdram_controller|writeBufferWriteCount\(3),
	datad => \sdram_controller|writeBufferWriteCount\(4),
	combout => \sdram_controller|Decoder3~46_combout\);

-- Location: FF_X59_Y30_N27
\sdram_controller|writeBuffer[99][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Add0~2_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder3~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[99][0]~q\);

-- Location: LCCOMB_X59_Y30_N4
\sdram_controller|writeBuffer[67][0]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|writeBuffer[67][0]~feeder_combout\ = \Add0~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Add0~2_combout\,
	combout => \sdram_controller|writeBuffer[67][0]~feeder_combout\);

-- Location: LCCOMB_X60_Y28_N20
\sdram_controller|Decoder3~44\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Decoder3~44_combout\ = (\sdram_controller|Decoder3~42_combout\ & (\sdram_controller|writeBufferWriteCount\(5) & (!\sdram_controller|writeBufferWriteCount\(3) & !\sdram_controller|writeBufferWriteCount\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|Decoder3~42_combout\,
	datab => \sdram_controller|writeBufferWriteCount\(5),
	datac => \sdram_controller|writeBufferWriteCount\(3),
	datad => \sdram_controller|writeBufferWriteCount\(4),
	combout => \sdram_controller|Decoder3~44_combout\);

-- Location: FF_X59_Y30_N5
\sdram_controller|writeBuffer[67][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sdram_controller|writeBuffer[67][0]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|Decoder3~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[67][0]~q\);

-- Location: LCCOMB_X60_Y28_N6
\sdram_controller|Decoder3~45\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Decoder3~45_combout\ = (\sdram_controller|Decoder3~42_combout\ & (!\sdram_controller|writeBufferWriteCount\(5) & (!\sdram_controller|writeBufferWriteCount\(3) & !\sdram_controller|writeBufferWriteCount\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|Decoder3~42_combout\,
	datab => \sdram_controller|writeBufferWriteCount\(5),
	datac => \sdram_controller|writeBufferWriteCount\(3),
	datad => \sdram_controller|writeBufferWriteCount\(4),
	combout => \sdram_controller|Decoder3~45_combout\);

-- Location: FF_X58_Y30_N25
\sdram_controller|writeBuffer[3][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Add0~2_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder3~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[3][0]~q\);

-- Location: LCCOMB_X58_Y30_N24
\sdram_controller|Mux31~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux31~22_combout\ = (\sdram_controller|stateCycleCount\(6) & ((\sdram_controller|writeBuffer[67][0]~q\) # ((\sdram_controller|stateCycleCount\(5))))) # (!\sdram_controller|stateCycleCount\(6) & (((\sdram_controller|writeBuffer[3][0]~q\ & 
-- !\sdram_controller|stateCycleCount\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|stateCycleCount\(6),
	datab => \sdram_controller|writeBuffer[67][0]~q\,
	datac => \sdram_controller|writeBuffer[3][0]~q\,
	datad => \sdram_controller|stateCycleCount\(5),
	combout => \sdram_controller|Mux31~22_combout\);

-- Location: LCCOMB_X59_Y30_N26
\sdram_controller|Mux31~23\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux31~23_combout\ = (\sdram_controller|stateCycleCount\(5) & ((\sdram_controller|Mux31~22_combout\ & ((\sdram_controller|writeBuffer[99][0]~q\))) # (!\sdram_controller|Mux31~22_combout\ & (\sdram_controller|writeBuffer[35][0]~q\)))) # 
-- (!\sdram_controller|stateCycleCount\(5) & (((\sdram_controller|Mux31~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|writeBuffer[35][0]~q\,
	datab => \sdram_controller|stateCycleCount\(5),
	datac => \sdram_controller|writeBuffer[99][0]~q\,
	datad => \sdram_controller|Mux31~22_combout\,
	combout => \sdram_controller|Mux31~23_combout\);

-- Location: LCCOMB_X62_Y30_N8
\sdram_controller|writeBuffer[33][0]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|writeBuffer[33][0]~feeder_combout\ = \Add0~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Add0~2_combout\,
	combout => \sdram_controller|writeBuffer[33][0]~feeder_combout\);

-- Location: LCCOMB_X63_Y23_N4
\sdram_controller|Decoder3~48\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Decoder3~48_combout\ = (\sdram_controller|Decoder3~37_combout\ & (!\sdram_controller|writeBufferWriteCount\(5) & (\sdram_controller|writeBufferWriteCount\(4) & !\sdram_controller|writeBufferWriteCount\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|Decoder3~37_combout\,
	datab => \sdram_controller|writeBufferWriteCount\(5),
	datac => \sdram_controller|writeBufferWriteCount\(4),
	datad => \sdram_controller|writeBufferWriteCount\(3),
	combout => \sdram_controller|Decoder3~48_combout\);

-- Location: FF_X62_Y30_N9
\sdram_controller|writeBuffer[33][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sdram_controller|writeBuffer[33][0]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|Decoder3~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[33][0]~q\);

-- Location: LCCOMB_X63_Y23_N22
\sdram_controller|Decoder3~49\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Decoder3~49_combout\ = (\sdram_controller|Decoder3~37_combout\ & (!\sdram_controller|writeBufferWriteCount\(5) & (!\sdram_controller|writeBufferWriteCount\(4) & !\sdram_controller|writeBufferWriteCount\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|Decoder3~37_combout\,
	datab => \sdram_controller|writeBufferWriteCount\(5),
	datac => \sdram_controller|writeBufferWriteCount\(4),
	datad => \sdram_controller|writeBufferWriteCount\(3),
	combout => \sdram_controller|Decoder3~49_combout\);

-- Location: FF_X62_Y30_N11
\sdram_controller|writeBuffer[1][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Add0~2_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder3~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[1][0]~q\);

-- Location: LCCOMB_X62_Y30_N10
\sdram_controller|Mux31~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux31~24_combout\ = (\sdram_controller|stateCycleCount\(6) & (((\sdram_controller|stateCycleCount\(5))))) # (!\sdram_controller|stateCycleCount\(6) & ((\sdram_controller|stateCycleCount\(5) & (\sdram_controller|writeBuffer[33][0]~q\)) # 
-- (!\sdram_controller|stateCycleCount\(5) & ((\sdram_controller|writeBuffer[1][0]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|stateCycleCount\(6),
	datab => \sdram_controller|writeBuffer[33][0]~q\,
	datac => \sdram_controller|writeBuffer[1][0]~q\,
	datad => \sdram_controller|stateCycleCount\(5),
	combout => \sdram_controller|Mux31~24_combout\);

-- Location: LCCOMB_X60_Y31_N20
\sdram_controller|writeBuffer[65][0]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|writeBuffer[65][0]~feeder_combout\ = \Add0~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Add0~2_combout\,
	combout => \sdram_controller|writeBuffer[65][0]~feeder_combout\);

-- Location: LCCOMB_X63_Y23_N6
\sdram_controller|Decoder3~47\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Decoder3~47_combout\ = (\sdram_controller|Decoder3~37_combout\ & (\sdram_controller|writeBufferWriteCount\(5) & (!\sdram_controller|writeBufferWriteCount\(4) & !\sdram_controller|writeBufferWriteCount\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|Decoder3~37_combout\,
	datab => \sdram_controller|writeBufferWriteCount\(5),
	datac => \sdram_controller|writeBufferWriteCount\(4),
	datad => \sdram_controller|writeBufferWriteCount\(3),
	combout => \sdram_controller|Decoder3~47_combout\);

-- Location: FF_X60_Y31_N21
\sdram_controller|writeBuffer[65][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sdram_controller|writeBuffer[65][0]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|Decoder3~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[65][0]~q\);

-- Location: LCCOMB_X63_Y23_N8
\sdram_controller|Decoder3~50\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Decoder3~50_combout\ = (\sdram_controller|Decoder3~37_combout\ & (\sdram_controller|writeBufferWriteCount\(5) & (\sdram_controller|writeBufferWriteCount\(4) & !\sdram_controller|writeBufferWriteCount\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|Decoder3~37_combout\,
	datab => \sdram_controller|writeBufferWriteCount\(5),
	datac => \sdram_controller|writeBufferWriteCount\(4),
	datad => \sdram_controller|writeBufferWriteCount\(3),
	combout => \sdram_controller|Decoder3~50_combout\);

-- Location: FF_X60_Y31_N27
\sdram_controller|writeBuffer[97][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Add0~2_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder3~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[97][0]~q\);

-- Location: LCCOMB_X60_Y31_N26
\sdram_controller|Mux31~25\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux31~25_combout\ = (\sdram_controller|Mux31~24_combout\ & (((\sdram_controller|writeBuffer[97][0]~q\) # (!\sdram_controller|stateCycleCount\(6))))) # (!\sdram_controller|Mux31~24_combout\ & (\sdram_controller|writeBuffer[65][0]~q\ & 
-- ((\sdram_controller|stateCycleCount\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|Mux31~24_combout\,
	datab => \sdram_controller|writeBuffer[65][0]~q\,
	datac => \sdram_controller|writeBuffer[97][0]~q\,
	datad => \sdram_controller|stateCycleCount\(6),
	combout => \sdram_controller|Mux31~25_combout\);

-- Location: LCCOMB_X59_Y31_N4
\sdram_controller|Mux31~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux31~26_combout\ = (\sdram_controller|stateCycleCount\(4) & (((\sdram_controller|stateCycleCount\(1))))) # (!\sdram_controller|stateCycleCount\(4) & ((\sdram_controller|stateCycleCount\(1) & (\sdram_controller|Mux31~23_combout\)) # 
-- (!\sdram_controller|stateCycleCount\(1) & ((\sdram_controller|Mux31~25_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|Mux31~23_combout\,
	datab => \sdram_controller|stateCycleCount\(4),
	datac => \sdram_controller|stateCycleCount\(1),
	datad => \sdram_controller|Mux31~25_combout\,
	combout => \sdram_controller|Mux31~26_combout\);

-- Location: LCCOMB_X61_Y32_N16
\sdram_controller|writeBuffer[51][0]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|writeBuffer[51][0]~feeder_combout\ = \Add0~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Add0~2_combout\,
	combout => \sdram_controller|writeBuffer[51][0]~feeder_combout\);

-- Location: LCCOMB_X60_Y28_N18
\sdram_controller|Decoder3~51\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Decoder3~51_combout\ = (\sdram_controller|Decoder3~42_combout\ & (!\sdram_controller|writeBufferWriteCount\(5) & (\sdram_controller|writeBufferWriteCount\(3) & \sdram_controller|writeBufferWriteCount\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|Decoder3~42_combout\,
	datab => \sdram_controller|writeBufferWriteCount\(5),
	datac => \sdram_controller|writeBufferWriteCount\(3),
	datad => \sdram_controller|writeBufferWriteCount\(4),
	combout => \sdram_controller|Decoder3~51_combout\);

-- Location: FF_X61_Y32_N17
\sdram_controller|writeBuffer[51][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sdram_controller|writeBuffer[51][0]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|Decoder3~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[51][0]~q\);

-- Location: LCCOMB_X60_Y28_N2
\sdram_controller|Decoder3~54\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Decoder3~54_combout\ = (\sdram_controller|Decoder3~42_combout\ & (\sdram_controller|writeBufferWriteCount\(5) & (\sdram_controller|writeBufferWriteCount\(3) & \sdram_controller|writeBufferWriteCount\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|Decoder3~42_combout\,
	datab => \sdram_controller|writeBufferWriteCount\(5),
	datac => \sdram_controller|writeBufferWriteCount\(3),
	datad => \sdram_controller|writeBufferWriteCount\(4),
	combout => \sdram_controller|Decoder3~54_combout\);

-- Location: FF_X61_Y32_N19
\sdram_controller|writeBuffer[115][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Add0~2_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder3~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[115][0]~q\);

-- Location: LCCOMB_X60_Y32_N12
\sdram_controller|writeBuffer[83][0]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|writeBuffer[83][0]~feeder_combout\ = \Add0~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Add0~2_combout\,
	combout => \sdram_controller|writeBuffer[83][0]~feeder_combout\);

-- Location: LCCOMB_X60_Y32_N26
\sdram_controller|Decoder3~52\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Decoder3~52_combout\ = (\sdram_controller|Decoder3~42_combout\ & (!\sdram_controller|writeBufferWriteCount\(4) & (\sdram_controller|writeBufferWriteCount\(5) & \sdram_controller|writeBufferWriteCount\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|Decoder3~42_combout\,
	datab => \sdram_controller|writeBufferWriteCount\(4),
	datac => \sdram_controller|writeBufferWriteCount\(5),
	datad => \sdram_controller|writeBufferWriteCount\(3),
	combout => \sdram_controller|Decoder3~52_combout\);

-- Location: FF_X60_Y32_N13
\sdram_controller|writeBuffer[83][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sdram_controller|writeBuffer[83][0]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|Decoder3~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[83][0]~q\);

-- Location: LCCOMB_X60_Y28_N28
\sdram_controller|Decoder3~53\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Decoder3~53_combout\ = (\sdram_controller|Decoder3~42_combout\ & (!\sdram_controller|writeBufferWriteCount\(5) & (\sdram_controller|writeBufferWriteCount\(3) & !\sdram_controller|writeBufferWriteCount\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|Decoder3~42_combout\,
	datab => \sdram_controller|writeBufferWriteCount\(5),
	datac => \sdram_controller|writeBufferWriteCount\(3),
	datad => \sdram_controller|writeBufferWriteCount\(4),
	combout => \sdram_controller|Decoder3~53_combout\);

-- Location: FF_X60_Y32_N15
\sdram_controller|writeBuffer[19][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Add0~2_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder3~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[19][0]~q\);

-- Location: LCCOMB_X60_Y32_N14
\sdram_controller|Mux31~27\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux31~27_combout\ = (\sdram_controller|stateCycleCount\(6) & ((\sdram_controller|writeBuffer[83][0]~q\) # ((\sdram_controller|stateCycleCount\(5))))) # (!\sdram_controller|stateCycleCount\(6) & (((\sdram_controller|writeBuffer[19][0]~q\ 
-- & !\sdram_controller|stateCycleCount\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|writeBuffer[83][0]~q\,
	datab => \sdram_controller|stateCycleCount\(6),
	datac => \sdram_controller|writeBuffer[19][0]~q\,
	datad => \sdram_controller|stateCycleCount\(5),
	combout => \sdram_controller|Mux31~27_combout\);

-- Location: LCCOMB_X61_Y32_N18
\sdram_controller|Mux31~28\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux31~28_combout\ = (\sdram_controller|stateCycleCount\(5) & ((\sdram_controller|Mux31~27_combout\ & ((\sdram_controller|writeBuffer[115][0]~q\))) # (!\sdram_controller|Mux31~27_combout\ & (\sdram_controller|writeBuffer[51][0]~q\)))) # 
-- (!\sdram_controller|stateCycleCount\(5) & (((\sdram_controller|Mux31~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|stateCycleCount\(5),
	datab => \sdram_controller|writeBuffer[51][0]~q\,
	datac => \sdram_controller|writeBuffer[115][0]~q\,
	datad => \sdram_controller|Mux31~27_combout\,
	combout => \sdram_controller|Mux31~28_combout\);

-- Location: LCCOMB_X62_Y29_N14
\sdram_controller|Mux31~29\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux31~29_combout\ = (\sdram_controller|stateCycleCount\(4) & ((\sdram_controller|Mux31~26_combout\ & ((\sdram_controller|Mux31~28_combout\))) # (!\sdram_controller|Mux31~26_combout\ & (\sdram_controller|Mux31~21_combout\)))) # 
-- (!\sdram_controller|stateCycleCount\(4) & (((\sdram_controller|Mux31~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|Mux31~21_combout\,
	datab => \sdram_controller|stateCycleCount\(4),
	datac => \sdram_controller|Mux31~26_combout\,
	datad => \sdram_controller|Mux31~28_combout\,
	combout => \sdram_controller|Mux31~29_combout\);

-- Location: LCCOMB_X63_Y29_N30
\sdram_controller|Mux31~30\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux31~30_combout\ = (\sdram_controller|stateCycleCount\(3) & ((\sdram_controller|Mux31~19_combout\) # ((\sdram_controller|stateCycleCount\(2))))) # (!\sdram_controller|stateCycleCount\(3) & (((!\sdram_controller|stateCycleCount\(2) & 
-- \sdram_controller|Mux31~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|Mux31~19_combout\,
	datab => \sdram_controller|stateCycleCount\(3),
	datac => \sdram_controller|stateCycleCount\(2),
	datad => \sdram_controller|Mux31~29_combout\,
	combout => \sdram_controller|Mux31~30_combout\);

-- Location: LCCOMB_X61_Y28_N18
\sdram_controller|Mux31~41\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux31~41_combout\ = (\sdram_controller|stateCycleCount\(2) & ((\sdram_controller|Mux31~30_combout\ & (\sdram_controller|Mux31~40_combout\)) # (!\sdram_controller|Mux31~30_combout\ & ((\sdram_controller|Mux31~9_combout\))))) # 
-- (!\sdram_controller|stateCycleCount\(2) & (((\sdram_controller|Mux31~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|Mux31~40_combout\,
	datab => \sdram_controller|Mux31~9_combout\,
	datac => \sdram_controller|stateCycleCount\(2),
	datad => \sdram_controller|Mux31~30_combout\,
	combout => \sdram_controller|Mux31~41_combout\);

-- Location: LCCOMB_X61_Y28_N4
\sdram_controller|Mux31~42\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux31~42_combout\ = (\sdram_controller|stateCycleCount\(0) & \sdram_controller|Mux31~41_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \sdram_controller|stateCycleCount\(0),
	datad => \sdram_controller|Mux31~41_combout\,
	combout => \sdram_controller|Mux31~42_combout\);

-- Location: LCCOMB_X67_Y22_N24
\sdram_controller|LessThan11~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|LessThan11~1_combout\ = (\sdram_controller|LessThan11~0_combout\ & ((\sdram_controller|stateCycleCount\(1) & (\sdram_controller|burstLengthReg\(1) & \sdram_controller|stateCycleCount\(2))) # (!\sdram_controller|stateCycleCount\(1) & 
-- (!\sdram_controller|burstLengthReg\(1) & !\sdram_controller|stateCycleCount\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|stateCycleCount\(1),
	datab => \sdram_controller|burstLengthReg\(1),
	datac => \sdram_controller|LessThan11~0_combout\,
	datad => \sdram_controller|stateCycleCount\(2),
	combout => \sdram_controller|LessThan11~1_combout\);

-- Location: LCCOMB_X66_Y22_N0
\sdram_controller|SDRAM_DATA[15]~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|SDRAM_DATA[15]~16_combout\ = (\sdram_controller|Equal1~2_combout\ & (\sdram_controller|controllerState.SDRAM_WRITE~q\ & (\sdram_controller|readBufferEmpty~2_combout\ & !\sdram_controller|LessThan11~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|Equal1~2_combout\,
	datab => \sdram_controller|controllerState.SDRAM_WRITE~q\,
	datac => \sdram_controller|readBufferEmpty~2_combout\,
	datad => \sdram_controller|LessThan11~1_combout\,
	combout => \sdram_controller|SDRAM_DATA[15]~16_combout\);

-- Location: LCCOMB_X59_Y23_N2
\Add0~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add0~3_combout\ = (transmitCount(1) & (\Add0~1\ & VCC)) # (!transmitCount(1) & (!\Add0~1\))
-- \Add0~4\ = CARRY((!transmitCount(1) & !\Add0~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => transmitCount(1),
	datad => VCC,
	cin => \Add0~1\,
	combout => \Add0~3_combout\,
	cout => \Add0~4\);

-- Location: LCCOMB_X59_Y26_N18
\Add0~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add0~5_combout\ = (\Add0~3_combout\ & \state.TRANSMIT~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Add0~3_combout\,
	datad => \state.TRANSMIT~q\,
	combout => \Add0~5_combout\);

-- Location: LCCOMB_X59_Y28_N8
\sdram_controller|writeBuffer[55][1]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|writeBuffer[55][1]~feeder_combout\ = \Add0~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Add0~5_combout\,
	combout => \sdram_controller|writeBuffer[55][1]~feeder_combout\);

-- Location: FF_X59_Y28_N9
\sdram_controller|writeBuffer[55][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sdram_controller|writeBuffer[55][1]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|Decoder3~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[55][1]~q\);

-- Location: FF_X57_Y26_N3
\sdram_controller|writeBuffer[63][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Add0~5_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder3~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[63][1]~q\);

-- Location: LCCOMB_X59_Y25_N2
\sdram_controller|writeBuffer[59][1]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|writeBuffer[59][1]~feeder_combout\ = \Add0~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Add0~5_combout\,
	combout => \sdram_controller|writeBuffer[59][1]~feeder_combout\);

-- Location: FF_X59_Y25_N3
\sdram_controller|writeBuffer[59][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sdram_controller|writeBuffer[59][1]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|Decoder3~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[59][1]~q\);

-- Location: FF_X61_Y32_N9
\sdram_controller|writeBuffer[51][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Add0~5_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder3~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[51][1]~q\);

-- Location: LCCOMB_X61_Y32_N8
\sdram_controller|Mux30~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux30~17_combout\ = (\sdram_controller|stateCycleCount\(3) & ((\sdram_controller|writeBuffer[59][1]~q\) # ((\sdram_controller|stateCycleCount\(2))))) # (!\sdram_controller|stateCycleCount\(3) & (((\sdram_controller|writeBuffer[51][1]~q\ 
-- & !\sdram_controller|stateCycleCount\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|stateCycleCount\(3),
	datab => \sdram_controller|writeBuffer[59][1]~q\,
	datac => \sdram_controller|writeBuffer[51][1]~q\,
	datad => \sdram_controller|stateCycleCount\(2),
	combout => \sdram_controller|Mux30~17_combout\);

-- Location: LCCOMB_X57_Y26_N2
\sdram_controller|Mux30~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux30~18_combout\ = (\sdram_controller|stateCycleCount\(2) & ((\sdram_controller|Mux30~17_combout\ & ((\sdram_controller|writeBuffer[63][1]~q\))) # (!\sdram_controller|Mux30~17_combout\ & (\sdram_controller|writeBuffer[55][1]~q\)))) # 
-- (!\sdram_controller|stateCycleCount\(2) & (((\sdram_controller|Mux30~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|writeBuffer[55][1]~q\,
	datab => \sdram_controller|stateCycleCount\(2),
	datac => \sdram_controller|writeBuffer[63][1]~q\,
	datad => \sdram_controller|Mux30~17_combout\,
	combout => \sdram_controller|Mux30~18_combout\);

-- Location: FF_X61_Y25_N25
\sdram_controller|writeBuffer[33][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Add0~5_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder3~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[33][1]~q\);

-- Location: LCCOMB_X62_Y25_N6
\sdram_controller|writeBuffer[37][1]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|writeBuffer[37][1]~feeder_combout\ = \Add0~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Add0~5_combout\,
	combout => \sdram_controller|writeBuffer[37][1]~feeder_combout\);

-- Location: FF_X62_Y25_N7
\sdram_controller|writeBuffer[37][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sdram_controller|writeBuffer[37][1]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|Decoder3~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[37][1]~q\);

-- Location: LCCOMB_X61_Y25_N24
\sdram_controller|Mux30~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux30~14_combout\ = (\sdram_controller|stateCycleCount\(2) & ((\sdram_controller|stateCycleCount\(3)) # ((\sdram_controller|writeBuffer[37][1]~q\)))) # (!\sdram_controller|stateCycleCount\(2) & (!\sdram_controller|stateCycleCount\(3) & 
-- (\sdram_controller|writeBuffer[33][1]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|stateCycleCount\(2),
	datab => \sdram_controller|stateCycleCount\(3),
	datac => \sdram_controller|writeBuffer[33][1]~q\,
	datad => \sdram_controller|writeBuffer[37][1]~q\,
	combout => \sdram_controller|Mux30~14_combout\);

-- Location: FF_X58_Y25_N29
\sdram_controller|writeBuffer[45][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Add0~5_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder3~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[45][1]~q\);

-- Location: LCCOMB_X57_Y29_N2
\sdram_controller|writeBuffer[41][1]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|writeBuffer[41][1]~feeder_combout\ = \Add0~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Add0~5_combout\,
	combout => \sdram_controller|writeBuffer[41][1]~feeder_combout\);

-- Location: FF_X57_Y29_N3
\sdram_controller|writeBuffer[41][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sdram_controller|writeBuffer[41][1]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|Decoder3~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[41][1]~q\);

-- Location: LCCOMB_X58_Y25_N28
\sdram_controller|Mux30~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux30~15_combout\ = (\sdram_controller|stateCycleCount\(3) & ((\sdram_controller|Mux30~14_combout\ & (\sdram_controller|writeBuffer[45][1]~q\)) # (!\sdram_controller|Mux30~14_combout\ & ((\sdram_controller|writeBuffer[41][1]~q\))))) # 
-- (!\sdram_controller|stateCycleCount\(3) & (\sdram_controller|Mux30~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|stateCycleCount\(3),
	datab => \sdram_controller|Mux30~14_combout\,
	datac => \sdram_controller|writeBuffer[45][1]~q\,
	datad => \sdram_controller|writeBuffer[41][1]~q\,
	combout => \sdram_controller|Mux30~15_combout\);

-- Location: LCCOMB_X56_Y26_N26
\sdram_controller|writeBuffer[57][1]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|writeBuffer[57][1]~feeder_combout\ = \Add0~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Add0~5_combout\,
	combout => \sdram_controller|writeBuffer[57][1]~feeder_combout\);

-- Location: FF_X56_Y26_N27
\sdram_controller|writeBuffer[57][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sdram_controller|writeBuffer[57][1]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|Decoder3~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[57][1]~q\);

-- Location: LCCOMB_X61_Y29_N16
\sdram_controller|writeBuffer[53][1]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|writeBuffer[53][1]~feeder_combout\ = \Add0~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Add0~5_combout\,
	combout => \sdram_controller|writeBuffer[53][1]~feeder_combout\);

-- Location: FF_X61_Y29_N17
\sdram_controller|writeBuffer[53][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sdram_controller|writeBuffer[53][1]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|Decoder3~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[53][1]~q\);

-- Location: FF_X61_Y25_N7
\sdram_controller|writeBuffer[49][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Add0~5_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder3~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[49][1]~q\);

-- Location: LCCOMB_X61_Y25_N6
\sdram_controller|Mux30~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux30~12_combout\ = (\sdram_controller|stateCycleCount\(2) & ((\sdram_controller|writeBuffer[53][1]~q\) # ((\sdram_controller|stateCycleCount\(3))))) # (!\sdram_controller|stateCycleCount\(2) & (((\sdram_controller|writeBuffer[49][1]~q\ 
-- & !\sdram_controller|stateCycleCount\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|stateCycleCount\(2),
	datab => \sdram_controller|writeBuffer[53][1]~q\,
	datac => \sdram_controller|writeBuffer[49][1]~q\,
	datad => \sdram_controller|stateCycleCount\(3),
	combout => \sdram_controller|Mux30~12_combout\);

-- Location: FF_X56_Y27_N21
\sdram_controller|writeBuffer[61][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Add0~5_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder3~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[61][1]~q\);

-- Location: LCCOMB_X56_Y27_N20
\sdram_controller|Mux30~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux30~13_combout\ = (\sdram_controller|Mux30~12_combout\ & (((\sdram_controller|writeBuffer[61][1]~q\) # (!\sdram_controller|stateCycleCount\(3))))) # (!\sdram_controller|Mux30~12_combout\ & (\sdram_controller|writeBuffer[57][1]~q\ & 
-- ((\sdram_controller|stateCycleCount\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|writeBuffer[57][1]~q\,
	datab => \sdram_controller|Mux30~12_combout\,
	datac => \sdram_controller|writeBuffer[61][1]~q\,
	datad => \sdram_controller|stateCycleCount\(3),
	combout => \sdram_controller|Mux30~13_combout\);

-- Location: LCCOMB_X60_Y27_N18
\sdram_controller|Mux30~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux30~16_combout\ = (\sdram_controller|stateCycleCount\(1) & (((\sdram_controller|stateCycleCount\(4))))) # (!\sdram_controller|stateCycleCount\(1) & ((\sdram_controller|stateCycleCount\(4) & ((\sdram_controller|Mux30~13_combout\))) # 
-- (!\sdram_controller|stateCycleCount\(4) & (\sdram_controller|Mux30~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|stateCycleCount\(1),
	datab => \sdram_controller|Mux30~15_combout\,
	datac => \sdram_controller|stateCycleCount\(4),
	datad => \sdram_controller|Mux30~13_combout\,
	combout => \sdram_controller|Mux30~16_combout\);

-- Location: LCCOMB_X57_Y30_N6
\sdram_controller|writeBuffer[43][1]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|writeBuffer[43][1]~feeder_combout\ = \Add0~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Add0~5_combout\,
	combout => \sdram_controller|writeBuffer[43][1]~feeder_combout\);

-- Location: FF_X57_Y30_N7
\sdram_controller|writeBuffer[43][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sdram_controller|writeBuffer[43][1]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|Decoder3~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[43][1]~q\);

-- Location: FF_X56_Y29_N11
\sdram_controller|writeBuffer[35][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Add0~5_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder3~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[35][1]~q\);

-- Location: LCCOMB_X56_Y29_N10
\sdram_controller|Mux30~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux30~10_combout\ = (\sdram_controller|stateCycleCount\(2) & (((\sdram_controller|stateCycleCount\(3))))) # (!\sdram_controller|stateCycleCount\(2) & ((\sdram_controller|stateCycleCount\(3) & (\sdram_controller|writeBuffer[43][1]~q\)) # 
-- (!\sdram_controller|stateCycleCount\(3) & ((\sdram_controller|writeBuffer[35][1]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|writeBuffer[43][1]~q\,
	datab => \sdram_controller|stateCycleCount\(2),
	datac => \sdram_controller|writeBuffer[35][1]~q\,
	datad => \sdram_controller|stateCycleCount\(3),
	combout => \sdram_controller|Mux30~10_combout\);

-- Location: FF_X58_Y29_N11
\sdram_controller|writeBuffer[47][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Add0~5_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder3~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[47][1]~q\);

-- Location: LCCOMB_X63_Y25_N24
\sdram_controller|writeBuffer[39][1]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|writeBuffer[39][1]~feeder_combout\ = \Add0~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Add0~5_combout\,
	combout => \sdram_controller|writeBuffer[39][1]~feeder_combout\);

-- Location: FF_X63_Y25_N25
\sdram_controller|writeBuffer[39][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sdram_controller|writeBuffer[39][1]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|Decoder3~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[39][1]~q\);

-- Location: LCCOMB_X58_Y29_N10
\sdram_controller|Mux30~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux30~11_combout\ = (\sdram_controller|Mux30~10_combout\ & (((\sdram_controller|writeBuffer[47][1]~q\)) # (!\sdram_controller|stateCycleCount\(2)))) # (!\sdram_controller|Mux30~10_combout\ & (\sdram_controller|stateCycleCount\(2) & 
-- ((\sdram_controller|writeBuffer[39][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|Mux30~10_combout\,
	datab => \sdram_controller|stateCycleCount\(2),
	datac => \sdram_controller|writeBuffer[47][1]~q\,
	datad => \sdram_controller|writeBuffer[39][1]~q\,
	combout => \sdram_controller|Mux30~11_combout\);

-- Location: LCCOMB_X60_Y27_N28
\sdram_controller|Mux30~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux30~19_combout\ = (\sdram_controller|Mux30~16_combout\ & ((\sdram_controller|Mux30~18_combout\) # ((!\sdram_controller|stateCycleCount\(1))))) # (!\sdram_controller|Mux30~16_combout\ & (((\sdram_controller|stateCycleCount\(1) & 
-- \sdram_controller|Mux30~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|Mux30~18_combout\,
	datab => \sdram_controller|Mux30~16_combout\,
	datac => \sdram_controller|stateCycleCount\(1),
	datad => \sdram_controller|Mux30~11_combout\,
	combout => \sdram_controller|Mux30~19_combout\);

-- Location: LCCOMB_X58_Y30_N26
\sdram_controller|writeBuffer[11][1]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|writeBuffer[11][1]~feeder_combout\ = \Add0~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Add0~5_combout\,
	combout => \sdram_controller|writeBuffer[11][1]~feeder_combout\);

-- Location: FF_X58_Y30_N27
\sdram_controller|writeBuffer[11][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sdram_controller|writeBuffer[11][1]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|Decoder3~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[11][1]~q\);

-- Location: FF_X58_Y30_N13
\sdram_controller|writeBuffer[3][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Add0~5_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder3~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[3][1]~q\);

-- Location: LCCOMB_X58_Y30_N12
\sdram_controller|Mux30~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux30~22_combout\ = (\sdram_controller|stateCycleCount\(3) & ((\sdram_controller|writeBuffer[11][1]~q\) # ((\sdram_controller|stateCycleCount\(2))))) # (!\sdram_controller|stateCycleCount\(3) & (((\sdram_controller|writeBuffer[3][1]~q\ & 
-- !\sdram_controller|stateCycleCount\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|writeBuffer[11][1]~q\,
	datab => \sdram_controller|stateCycleCount\(3),
	datac => \sdram_controller|writeBuffer[3][1]~q\,
	datad => \sdram_controller|stateCycleCount\(2),
	combout => \sdram_controller|Mux30~22_combout\);

-- Location: FF_X57_Y27_N17
\sdram_controller|writeBuffer[15][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Add0~5_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder3~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[15][1]~q\);

-- Location: LCCOMB_X63_Y25_N22
\sdram_controller|writeBuffer[7][1]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|writeBuffer[7][1]~feeder_combout\ = \Add0~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Add0~5_combout\,
	combout => \sdram_controller|writeBuffer[7][1]~feeder_combout\);

-- Location: FF_X63_Y25_N23
\sdram_controller|writeBuffer[7][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sdram_controller|writeBuffer[7][1]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|Decoder3~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[7][1]~q\);

-- Location: LCCOMB_X57_Y27_N16
\sdram_controller|Mux30~23\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux30~23_combout\ = (\sdram_controller|stateCycleCount\(2) & ((\sdram_controller|Mux30~22_combout\ & (\sdram_controller|writeBuffer[15][1]~q\)) # (!\sdram_controller|Mux30~22_combout\ & ((\sdram_controller|writeBuffer[7][1]~q\))))) # 
-- (!\sdram_controller|stateCycleCount\(2) & (\sdram_controller|Mux30~22_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|stateCycleCount\(2),
	datab => \sdram_controller|Mux30~22_combout\,
	datac => \sdram_controller|writeBuffer[15][1]~q\,
	datad => \sdram_controller|writeBuffer[7][1]~q\,
	combout => \sdram_controller|Mux30~23_combout\);

-- Location: LCCOMB_X62_Y32_N24
\sdram_controller|writeBuffer[9][1]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|writeBuffer[9][1]~feeder_combout\ = \Add0~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Add0~5_combout\,
	combout => \sdram_controller|writeBuffer[9][1]~feeder_combout\);

-- Location: FF_X62_Y32_N25
\sdram_controller|writeBuffer[9][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sdram_controller|writeBuffer[9][1]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|Decoder3~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[9][1]~q\);

-- Location: FF_X62_Y30_N13
\sdram_controller|writeBuffer[1][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Add0~5_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder3~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[1][1]~q\);

-- Location: LCCOMB_X62_Y30_N12
\sdram_controller|Mux30~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux30~24_combout\ = (\sdram_controller|stateCycleCount\(3) & ((\sdram_controller|writeBuffer[9][1]~q\) # ((\sdram_controller|stateCycleCount\(2))))) # (!\sdram_controller|stateCycleCount\(3) & (((\sdram_controller|writeBuffer[1][1]~q\ & 
-- !\sdram_controller|stateCycleCount\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|writeBuffer[9][1]~q\,
	datab => \sdram_controller|stateCycleCount\(3),
	datac => \sdram_controller|writeBuffer[1][1]~q\,
	datad => \sdram_controller|stateCycleCount\(2),
	combout => \sdram_controller|Mux30~24_combout\);

-- Location: FF_X66_Y27_N5
\sdram_controller|writeBuffer[13][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Add0~5_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder3~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[13][1]~q\);

-- Location: LCCOMB_X65_Y28_N20
\sdram_controller|writeBuffer[5][1]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|writeBuffer[5][1]~feeder_combout\ = \Add0~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Add0~5_combout\,
	combout => \sdram_controller|writeBuffer[5][1]~feeder_combout\);

-- Location: FF_X65_Y28_N21
\sdram_controller|writeBuffer[5][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sdram_controller|writeBuffer[5][1]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|Decoder3~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[5][1]~q\);

-- Location: LCCOMB_X66_Y27_N4
\sdram_controller|Mux30~25\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux30~25_combout\ = (\sdram_controller|Mux30~24_combout\ & (((\sdram_controller|writeBuffer[13][1]~q\)) # (!\sdram_controller|stateCycleCount\(2)))) # (!\sdram_controller|Mux30~24_combout\ & (\sdram_controller|stateCycleCount\(2) & 
-- ((\sdram_controller|writeBuffer[5][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|Mux30~24_combout\,
	datab => \sdram_controller|stateCycleCount\(2),
	datac => \sdram_controller|writeBuffer[13][1]~q\,
	datad => \sdram_controller|writeBuffer[5][1]~q\,
	combout => \sdram_controller|Mux30~25_combout\);

-- Location: LCCOMB_X60_Y27_N10
\sdram_controller|Mux30~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux30~26_combout\ = (\sdram_controller|stateCycleCount\(1) & ((\sdram_controller|Mux30~23_combout\) # ((\sdram_controller|stateCycleCount\(4))))) # (!\sdram_controller|stateCycleCount\(1) & (((!\sdram_controller|stateCycleCount\(4) & 
-- \sdram_controller|Mux30~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|stateCycleCount\(1),
	datab => \sdram_controller|Mux30~23_combout\,
	datac => \sdram_controller|stateCycleCount\(4),
	datad => \sdram_controller|Mux30~25_combout\,
	combout => \sdram_controller|Mux30~26_combout\);

-- Location: LCCOMB_X63_Y27_N18
\sdram_controller|writeBuffer[23][1]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|writeBuffer[23][1]~feeder_combout\ = \Add0~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Add0~5_combout\,
	combout => \sdram_controller|writeBuffer[23][1]~feeder_combout\);

-- Location: FF_X63_Y27_N19
\sdram_controller|writeBuffer[23][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sdram_controller|writeBuffer[23][1]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|Decoder3~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[23][1]~q\);

-- Location: FF_X61_Y26_N17
\sdram_controller|writeBuffer[19][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Add0~5_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder3~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[19][1]~q\);

-- Location: LCCOMB_X61_Y26_N6
\sdram_controller|writeBuffer[27][1]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|writeBuffer[27][1]~feeder_combout\ = \Add0~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Add0~5_combout\,
	combout => \sdram_controller|writeBuffer[27][1]~feeder_combout\);

-- Location: FF_X61_Y26_N7
\sdram_controller|writeBuffer[27][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sdram_controller|writeBuffer[27][1]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|Decoder3~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[27][1]~q\);

-- Location: LCCOMB_X61_Y26_N16
\sdram_controller|Mux30~27\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux30~27_combout\ = (\sdram_controller|stateCycleCount\(2) & (\sdram_controller|stateCycleCount\(3))) # (!\sdram_controller|stateCycleCount\(2) & ((\sdram_controller|stateCycleCount\(3) & ((\sdram_controller|writeBuffer[27][1]~q\))) # 
-- (!\sdram_controller|stateCycleCount\(3) & (\sdram_controller|writeBuffer[19][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|stateCycleCount\(2),
	datab => \sdram_controller|stateCycleCount\(3),
	datac => \sdram_controller|writeBuffer[19][1]~q\,
	datad => \sdram_controller|writeBuffer[27][1]~q\,
	combout => \sdram_controller|Mux30~27_combout\);

-- Location: FF_X62_Y27_N27
\sdram_controller|writeBuffer[31][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Add0~5_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder3~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[31][1]~q\);

-- Location: LCCOMB_X62_Y27_N26
\sdram_controller|Mux30~28\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux30~28_combout\ = (\sdram_controller|Mux30~27_combout\ & (((\sdram_controller|writeBuffer[31][1]~q\) # (!\sdram_controller|stateCycleCount\(2))))) # (!\sdram_controller|Mux30~27_combout\ & (\sdram_controller|writeBuffer[23][1]~q\ & 
-- ((\sdram_controller|stateCycleCount\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|writeBuffer[23][1]~q\,
	datab => \sdram_controller|Mux30~27_combout\,
	datac => \sdram_controller|writeBuffer[31][1]~q\,
	datad => \sdram_controller|stateCycleCount\(2),
	combout => \sdram_controller|Mux30~28_combout\);

-- Location: LCCOMB_X62_Y26_N10
\sdram_controller|writeBuffer[21][1]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|writeBuffer[21][1]~feeder_combout\ = \Add0~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Add0~5_combout\,
	combout => \sdram_controller|writeBuffer[21][1]~feeder_combout\);

-- Location: FF_X62_Y26_N11
\sdram_controller|writeBuffer[21][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sdram_controller|writeBuffer[21][1]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|Decoder3~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[21][1]~q\);

-- Location: FF_X62_Y26_N9
\sdram_controller|writeBuffer[17][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Add0~5_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder3~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[17][1]~q\);

-- Location: LCCOMB_X62_Y26_N8
\sdram_controller|Mux30~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux30~20_combout\ = (\sdram_controller|stateCycleCount\(3) & (((\sdram_controller|stateCycleCount\(2))))) # (!\sdram_controller|stateCycleCount\(3) & ((\sdram_controller|stateCycleCount\(2) & (\sdram_controller|writeBuffer[21][1]~q\)) # 
-- (!\sdram_controller|stateCycleCount\(2) & ((\sdram_controller|writeBuffer[17][1]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|writeBuffer[21][1]~q\,
	datab => \sdram_controller|stateCycleCount\(3),
	datac => \sdram_controller|writeBuffer[17][1]~q\,
	datad => \sdram_controller|stateCycleCount\(2),
	combout => \sdram_controller|Mux30~20_combout\);

-- Location: FF_X62_Y27_N29
\sdram_controller|writeBuffer[29][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Add0~5_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder3~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[29][1]~q\);

-- Location: LCCOMB_X62_Y31_N0
\sdram_controller|writeBuffer[25][1]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|writeBuffer[25][1]~feeder_combout\ = \Add0~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Add0~5_combout\,
	combout => \sdram_controller|writeBuffer[25][1]~feeder_combout\);

-- Location: FF_X62_Y31_N1
\sdram_controller|writeBuffer[25][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sdram_controller|writeBuffer[25][1]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|Decoder3~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[25][1]~q\);

-- Location: LCCOMB_X62_Y27_N28
\sdram_controller|Mux30~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux30~21_combout\ = (\sdram_controller|stateCycleCount\(3) & ((\sdram_controller|Mux30~20_combout\ & (\sdram_controller|writeBuffer[29][1]~q\)) # (!\sdram_controller|Mux30~20_combout\ & ((\sdram_controller|writeBuffer[25][1]~q\))))) # 
-- (!\sdram_controller|stateCycleCount\(3) & (\sdram_controller|Mux30~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|stateCycleCount\(3),
	datab => \sdram_controller|Mux30~20_combout\,
	datac => \sdram_controller|writeBuffer[29][1]~q\,
	datad => \sdram_controller|writeBuffer[25][1]~q\,
	combout => \sdram_controller|Mux30~21_combout\);

-- Location: LCCOMB_X60_Y27_N12
\sdram_controller|Mux30~29\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux30~29_combout\ = (\sdram_controller|Mux30~26_combout\ & ((\sdram_controller|Mux30~28_combout\) # ((!\sdram_controller|stateCycleCount\(4))))) # (!\sdram_controller|Mux30~26_combout\ & (((\sdram_controller|stateCycleCount\(4) & 
-- \sdram_controller|Mux30~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|Mux30~26_combout\,
	datab => \sdram_controller|Mux30~28_combout\,
	datac => \sdram_controller|stateCycleCount\(4),
	datad => \sdram_controller|Mux30~21_combout\,
	combout => \sdram_controller|Mux30~29_combout\);

-- Location: LCCOMB_X60_Y27_N6
\sdram_controller|Mux30~30\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux30~30_combout\ = (\sdram_controller|stateCycleCount\(6) & (((\sdram_controller|stateCycleCount\(5))))) # (!\sdram_controller|stateCycleCount\(6) & ((\sdram_controller|stateCycleCount\(5) & (\sdram_controller|Mux30~19_combout\)) # 
-- (!\sdram_controller|stateCycleCount\(5) & ((\sdram_controller|Mux30~29_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|stateCycleCount\(6),
	datab => \sdram_controller|Mux30~19_combout\,
	datac => \sdram_controller|stateCycleCount\(5),
	datad => \sdram_controller|Mux30~29_combout\,
	combout => \sdram_controller|Mux30~30_combout\);

-- Location: FF_X58_Y26_N27
\sdram_controller|writeBuffer[67][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Add0~5_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder3~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[67][1]~q\);

-- Location: LCCOMB_X58_Y26_N24
\sdram_controller|writeBuffer[75][1]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|writeBuffer[75][1]~feeder_combout\ = \Add0~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Add0~5_combout\,
	combout => \sdram_controller|writeBuffer[75][1]~feeder_combout\);

-- Location: FF_X58_Y26_N25
\sdram_controller|writeBuffer[75][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sdram_controller|writeBuffer[75][1]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|Decoder3~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[75][1]~q\);

-- Location: LCCOMB_X58_Y26_N26
\sdram_controller|Mux30~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux30~2_combout\ = (\sdram_controller|stateCycleCount\(3) & ((\sdram_controller|stateCycleCount\(2)) # ((\sdram_controller|writeBuffer[75][1]~q\)))) # (!\sdram_controller|stateCycleCount\(3) & (!\sdram_controller|stateCycleCount\(2) & 
-- (\sdram_controller|writeBuffer[67][1]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|stateCycleCount\(3),
	datab => \sdram_controller|stateCycleCount\(2),
	datac => \sdram_controller|writeBuffer[67][1]~q\,
	datad => \sdram_controller|writeBuffer[75][1]~q\,
	combout => \sdram_controller|Mux30~2_combout\);

-- Location: FF_X57_Y27_N7
\sdram_controller|writeBuffer[79][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Add0~5_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder3~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[79][1]~q\);

-- Location: LCCOMB_X58_Y28_N4
\sdram_controller|writeBuffer[71][1]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|writeBuffer[71][1]~feeder_combout\ = \Add0~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Add0~5_combout\,
	combout => \sdram_controller|writeBuffer[71][1]~feeder_combout\);

-- Location: FF_X58_Y28_N5
\sdram_controller|writeBuffer[71][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sdram_controller|writeBuffer[71][1]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|Decoder3~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[71][1]~q\);

-- Location: LCCOMB_X57_Y27_N6
\sdram_controller|Mux30~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux30~3_combout\ = (\sdram_controller|stateCycleCount\(2) & ((\sdram_controller|Mux30~2_combout\ & (\sdram_controller|writeBuffer[79][1]~q\)) # (!\sdram_controller|Mux30~2_combout\ & ((\sdram_controller|writeBuffer[71][1]~q\))))) # 
-- (!\sdram_controller|stateCycleCount\(2) & (\sdram_controller|Mux30~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|stateCycleCount\(2),
	datab => \sdram_controller|Mux30~2_combout\,
	datac => \sdram_controller|writeBuffer[79][1]~q\,
	datad => \sdram_controller|writeBuffer[71][1]~q\,
	combout => \sdram_controller|Mux30~3_combout\);

-- Location: FF_X61_Y30_N11
\sdram_controller|writeBuffer[65][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Add0~5_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder3~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[65][1]~q\);

-- Location: LCCOMB_X61_Y30_N12
\sdram_controller|writeBuffer[69][1]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|writeBuffer[69][1]~feeder_combout\ = \Add0~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Add0~5_combout\,
	combout => \sdram_controller|writeBuffer[69][1]~feeder_combout\);

-- Location: FF_X61_Y30_N13
\sdram_controller|writeBuffer[69][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sdram_controller|writeBuffer[69][1]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|Decoder3~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[69][1]~q\);

-- Location: LCCOMB_X61_Y30_N10
\sdram_controller|Mux30~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux30~4_combout\ = (\sdram_controller|stateCycleCount\(3) & (\sdram_controller|stateCycleCount\(2))) # (!\sdram_controller|stateCycleCount\(3) & ((\sdram_controller|stateCycleCount\(2) & ((\sdram_controller|writeBuffer[69][1]~q\))) # 
-- (!\sdram_controller|stateCycleCount\(2) & (\sdram_controller|writeBuffer[65][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|stateCycleCount\(3),
	datab => \sdram_controller|stateCycleCount\(2),
	datac => \sdram_controller|writeBuffer[65][1]~q\,
	datad => \sdram_controller|writeBuffer[69][1]~q\,
	combout => \sdram_controller|Mux30~4_combout\);

-- Location: FF_X65_Y27_N3
\sdram_controller|writeBuffer[77][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Add0~5_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder3~63_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[77][1]~q\);

-- Location: LCCOMB_X61_Y31_N10
\sdram_controller|writeBuffer[73][1]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|writeBuffer[73][1]~feeder_combout\ = \Add0~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Add0~5_combout\,
	combout => \sdram_controller|writeBuffer[73][1]~feeder_combout\);

-- Location: FF_X61_Y31_N11
\sdram_controller|writeBuffer[73][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sdram_controller|writeBuffer[73][1]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|Decoder3~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[73][1]~q\);

-- Location: LCCOMB_X65_Y27_N2
\sdram_controller|Mux30~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux30~5_combout\ = (\sdram_controller|stateCycleCount\(3) & ((\sdram_controller|Mux30~4_combout\ & (\sdram_controller|writeBuffer[77][1]~q\)) # (!\sdram_controller|Mux30~4_combout\ & ((\sdram_controller|writeBuffer[73][1]~q\))))) # 
-- (!\sdram_controller|stateCycleCount\(3) & (\sdram_controller|Mux30~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|stateCycleCount\(3),
	datab => \sdram_controller|Mux30~4_combout\,
	datac => \sdram_controller|writeBuffer[77][1]~q\,
	datad => \sdram_controller|writeBuffer[73][1]~q\,
	combout => \sdram_controller|Mux30~5_combout\);

-- Location: LCCOMB_X60_Y27_N30
\sdram_controller|Mux30~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux30~6_combout\ = (\sdram_controller|stateCycleCount\(1) & ((\sdram_controller|Mux30~3_combout\) # ((\sdram_controller|stateCycleCount\(4))))) # (!\sdram_controller|stateCycleCount\(1) & (((!\sdram_controller|stateCycleCount\(4) & 
-- \sdram_controller|Mux30~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|stateCycleCount\(1),
	datab => \sdram_controller|Mux30~3_combout\,
	datac => \sdram_controller|stateCycleCount\(4),
	datad => \sdram_controller|Mux30~5_combout\,
	combout => \sdram_controller|Mux30~6_combout\);

-- Location: FF_X60_Y32_N1
\sdram_controller|writeBuffer[83][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Add0~5_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder3~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[83][1]~q\);

-- Location: LCCOMB_X65_Y25_N18
\sdram_controller|writeBuffer[91][1]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|writeBuffer[91][1]~feeder_combout\ = \Add0~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Add0~5_combout\,
	combout => \sdram_controller|writeBuffer[91][1]~feeder_combout\);

-- Location: FF_X65_Y25_N19
\sdram_controller|writeBuffer[91][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sdram_controller|writeBuffer[91][1]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|Decoder3~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[91][1]~q\);

-- Location: LCCOMB_X60_Y32_N0
\sdram_controller|Mux30~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux30~7_combout\ = (\sdram_controller|stateCycleCount\(3) & ((\sdram_controller|stateCycleCount\(2)) # ((\sdram_controller|writeBuffer[91][1]~q\)))) # (!\sdram_controller|stateCycleCount\(3) & (!\sdram_controller|stateCycleCount\(2) & 
-- (\sdram_controller|writeBuffer[83][1]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|stateCycleCount\(3),
	datab => \sdram_controller|stateCycleCount\(2),
	datac => \sdram_controller|writeBuffer[83][1]~q\,
	datad => \sdram_controller|writeBuffer[91][1]~q\,
	combout => \sdram_controller|Mux30~7_combout\);

-- Location: FF_X60_Y27_N15
\sdram_controller|writeBuffer[95][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Add0~5_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder3~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[95][1]~q\);

-- Location: LCCOMB_X60_Y27_N24
\sdram_controller|writeBuffer[87][1]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|writeBuffer[87][1]~feeder_combout\ = \Add0~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Add0~5_combout\,
	combout => \sdram_controller|writeBuffer[87][1]~feeder_combout\);

-- Location: FF_X60_Y27_N25
\sdram_controller|writeBuffer[87][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sdram_controller|writeBuffer[87][1]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|Decoder3~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[87][1]~q\);

-- Location: LCCOMB_X60_Y27_N14
\sdram_controller|Mux30~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux30~8_combout\ = (\sdram_controller|Mux30~7_combout\ & (((\sdram_controller|writeBuffer[95][1]~q\)) # (!\sdram_controller|stateCycleCount\(2)))) # (!\sdram_controller|Mux30~7_combout\ & (\sdram_controller|stateCycleCount\(2) & 
-- ((\sdram_controller|writeBuffer[87][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|Mux30~7_combout\,
	datab => \sdram_controller|stateCycleCount\(2),
	datac => \sdram_controller|writeBuffer[95][1]~q\,
	datad => \sdram_controller|writeBuffer[87][1]~q\,
	combout => \sdram_controller|Mux30~8_combout\);

-- Location: FF_X63_Y31_N17
\sdram_controller|writeBuffer[81][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Add0~5_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder3~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[81][1]~q\);

-- Location: LCCOMB_X63_Y31_N2
\sdram_controller|writeBuffer[85][1]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|writeBuffer[85][1]~feeder_combout\ = \Add0~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Add0~5_combout\,
	combout => \sdram_controller|writeBuffer[85][1]~feeder_combout\);

-- Location: FF_X63_Y31_N3
\sdram_controller|writeBuffer[85][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sdram_controller|writeBuffer[85][1]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|Decoder3~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[85][1]~q\);

-- Location: LCCOMB_X63_Y31_N16
\sdram_controller|Mux30~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux30~0_combout\ = (\sdram_controller|stateCycleCount\(3) & (\sdram_controller|stateCycleCount\(2))) # (!\sdram_controller|stateCycleCount\(3) & ((\sdram_controller|stateCycleCount\(2) & ((\sdram_controller|writeBuffer[85][1]~q\))) # 
-- (!\sdram_controller|stateCycleCount\(2) & (\sdram_controller|writeBuffer[81][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|stateCycleCount\(3),
	datab => \sdram_controller|stateCycleCount\(2),
	datac => \sdram_controller|writeBuffer[81][1]~q\,
	datad => \sdram_controller|writeBuffer[85][1]~q\,
	combout => \sdram_controller|Mux30~0_combout\);

-- Location: FF_X64_Y27_N5
\sdram_controller|writeBuffer[93][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Add0~5_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder3~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[93][1]~q\);

-- Location: LCCOMB_X64_Y27_N18
\sdram_controller|writeBuffer[89][1]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|writeBuffer[89][1]~feeder_combout\ = \Add0~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Add0~5_combout\,
	combout => \sdram_controller|writeBuffer[89][1]~feeder_combout\);

-- Location: FF_X64_Y27_N19
\sdram_controller|writeBuffer[89][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sdram_controller|writeBuffer[89][1]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|Decoder3~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[89][1]~q\);

-- Location: LCCOMB_X64_Y27_N4
\sdram_controller|Mux30~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux30~1_combout\ = (\sdram_controller|stateCycleCount\(3) & ((\sdram_controller|Mux30~0_combout\ & (\sdram_controller|writeBuffer[93][1]~q\)) # (!\sdram_controller|Mux30~0_combout\ & ((\sdram_controller|writeBuffer[89][1]~q\))))) # 
-- (!\sdram_controller|stateCycleCount\(3) & (\sdram_controller|Mux30~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|stateCycleCount\(3),
	datab => \sdram_controller|Mux30~0_combout\,
	datac => \sdram_controller|writeBuffer[93][1]~q\,
	datad => \sdram_controller|writeBuffer[89][1]~q\,
	combout => \sdram_controller|Mux30~1_combout\);

-- Location: LCCOMB_X60_Y27_N4
\sdram_controller|Mux30~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux30~9_combout\ = (\sdram_controller|Mux30~6_combout\ & ((\sdram_controller|Mux30~8_combout\) # ((!\sdram_controller|stateCycleCount\(4))))) # (!\sdram_controller|Mux30~6_combout\ & (((\sdram_controller|stateCycleCount\(4) & 
-- \sdram_controller|Mux30~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|Mux30~6_combout\,
	datab => \sdram_controller|Mux30~8_combout\,
	datac => \sdram_controller|stateCycleCount\(4),
	datad => \sdram_controller|Mux30~1_combout\,
	combout => \sdram_controller|Mux30~9_combout\);

-- Location: LCCOMB_X59_Y26_N4
\sdram_controller|writeBuffer[127][1]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|writeBuffer[127][1]~feeder_combout\ = \Add0~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Add0~5_combout\,
	combout => \sdram_controller|writeBuffer[127][1]~feeder_combout\);

-- Location: FF_X59_Y26_N5
\sdram_controller|writeBuffer[127][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sdram_controller|writeBuffer[127][1]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|Decoder3~72_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[127][1]~q\);

-- Location: FF_X59_Y29_N29
\sdram_controller|writeBuffer[119][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Add0~5_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder3~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[119][1]~q\);

-- Location: LCCOMB_X60_Y29_N16
\sdram_controller|writeBuffer[125][1]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|writeBuffer[125][1]~feeder_combout\ = \Add0~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Add0~5_combout\,
	combout => \sdram_controller|writeBuffer[125][1]~feeder_combout\);

-- Location: FF_X60_Y29_N17
\sdram_controller|writeBuffer[125][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sdram_controller|writeBuffer[125][1]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|Decoder3~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[125][1]~q\);

-- Location: FF_X61_Y29_N23
\sdram_controller|writeBuffer[117][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Add0~5_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder3~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[117][1]~q\);

-- Location: LCCOMB_X61_Y29_N22
\sdram_controller|Mux30~38\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux30~38_combout\ = (\sdram_controller|stateCycleCount\(1) & (((\sdram_controller|stateCycleCount\(3))))) # (!\sdram_controller|stateCycleCount\(1) & ((\sdram_controller|stateCycleCount\(3) & (\sdram_controller|writeBuffer[125][1]~q\)) # 
-- (!\sdram_controller|stateCycleCount\(3) & ((\sdram_controller|writeBuffer[117][1]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|writeBuffer[125][1]~q\,
	datab => \sdram_controller|stateCycleCount\(1),
	datac => \sdram_controller|writeBuffer[117][1]~q\,
	datad => \sdram_controller|stateCycleCount\(3),
	combout => \sdram_controller|Mux30~38_combout\);

-- Location: LCCOMB_X59_Y29_N28
\sdram_controller|Mux30~39\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux30~39_combout\ = (\sdram_controller|stateCycleCount\(1) & ((\sdram_controller|Mux30~38_combout\ & (\sdram_controller|writeBuffer[127][1]~q\)) # (!\sdram_controller|Mux30~38_combout\ & ((\sdram_controller|writeBuffer[119][1]~q\))))) # 
-- (!\sdram_controller|stateCycleCount\(1) & (((\sdram_controller|Mux30~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|stateCycleCount\(1),
	datab => \sdram_controller|writeBuffer[127][1]~q\,
	datac => \sdram_controller|writeBuffer[119][1]~q\,
	datad => \sdram_controller|Mux30~38_combout\,
	combout => \sdram_controller|Mux30~39_combout\);

-- Location: LCCOMB_X58_Y28_N6
\sdram_controller|writeBuffer[103][1]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|writeBuffer[103][1]~feeder_combout\ = \Add0~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Add0~5_combout\,
	combout => \sdram_controller|writeBuffer[103][1]~feeder_combout\);

-- Location: FF_X58_Y28_N7
\sdram_controller|writeBuffer[103][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sdram_controller|writeBuffer[103][1]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|Decoder3~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[103][1]~q\);

-- Location: FF_X59_Y27_N31
\sdram_controller|writeBuffer[111][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Add0~5_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder3~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[111][1]~q\);

-- Location: FF_X59_Y31_N31
\sdram_controller|writeBuffer[101][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Add0~5_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder3~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[101][1]~q\);

-- Location: LCCOMB_X59_Y27_N8
\sdram_controller|writeBuffer[109][1]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|writeBuffer[109][1]~feeder_combout\ = \Add0~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Add0~5_combout\,
	combout => \sdram_controller|writeBuffer[109][1]~feeder_combout\);

-- Location: FF_X59_Y27_N9
\sdram_controller|writeBuffer[109][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sdram_controller|writeBuffer[109][1]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|Decoder3~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[109][1]~q\);

-- Location: LCCOMB_X59_Y31_N30
\sdram_controller|Mux30~31\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux30~31_combout\ = (\sdram_controller|stateCycleCount\(1) & (\sdram_controller|stateCycleCount\(3))) # (!\sdram_controller|stateCycleCount\(1) & ((\sdram_controller|stateCycleCount\(3) & ((\sdram_controller|writeBuffer[109][1]~q\))) # 
-- (!\sdram_controller|stateCycleCount\(3) & (\sdram_controller|writeBuffer[101][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|stateCycleCount\(1),
	datab => \sdram_controller|stateCycleCount\(3),
	datac => \sdram_controller|writeBuffer[101][1]~q\,
	datad => \sdram_controller|writeBuffer[109][1]~q\,
	combout => \sdram_controller|Mux30~31_combout\);

-- Location: LCCOMB_X59_Y27_N30
\sdram_controller|Mux30~32\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux30~32_combout\ = (\sdram_controller|stateCycleCount\(1) & ((\sdram_controller|Mux30~31_combout\ & ((\sdram_controller|writeBuffer[111][1]~q\))) # (!\sdram_controller|Mux30~31_combout\ & (\sdram_controller|writeBuffer[103][1]~q\)))) # 
-- (!\sdram_controller|stateCycleCount\(1) & (((\sdram_controller|Mux30~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|writeBuffer[103][1]~q\,
	datab => \sdram_controller|stateCycleCount\(1),
	datac => \sdram_controller|writeBuffer[111][1]~q\,
	datad => \sdram_controller|Mux30~31_combout\,
	combout => \sdram_controller|Mux30~32_combout\);

-- Location: LCCOMB_X61_Y31_N12
\sdram_controller|writeBuffer[105][1]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|writeBuffer[105][1]~feeder_combout\ = \Add0~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Add0~5_combout\,
	combout => \sdram_controller|writeBuffer[105][1]~feeder_combout\);

-- Location: FF_X61_Y31_N13
\sdram_controller|writeBuffer[105][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sdram_controller|writeBuffer[105][1]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|Decoder3~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[105][1]~q\);

-- Location: FF_X58_Y27_N17
\sdram_controller|writeBuffer[107][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Add0~5_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder3~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[107][1]~q\);

-- Location: FF_X59_Y31_N25
\sdram_controller|writeBuffer[97][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Add0~5_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder3~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[97][1]~q\);

-- Location: LCCOMB_X59_Y30_N8
\sdram_controller|writeBuffer[99][1]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|writeBuffer[99][1]~feeder_combout\ = \Add0~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Add0~5_combout\,
	combout => \sdram_controller|writeBuffer[99][1]~feeder_combout\);

-- Location: FF_X59_Y30_N9
\sdram_controller|writeBuffer[99][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sdram_controller|writeBuffer[99][1]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|Decoder3~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[99][1]~q\);

-- Location: LCCOMB_X59_Y31_N24
\sdram_controller|Mux30~35\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux30~35_combout\ = (\sdram_controller|stateCycleCount\(1) & ((\sdram_controller|stateCycleCount\(3)) # ((\sdram_controller|writeBuffer[99][1]~q\)))) # (!\sdram_controller|stateCycleCount\(1) & (!\sdram_controller|stateCycleCount\(3) & 
-- (\sdram_controller|writeBuffer[97][1]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|stateCycleCount\(1),
	datab => \sdram_controller|stateCycleCount\(3),
	datac => \sdram_controller|writeBuffer[97][1]~q\,
	datad => \sdram_controller|writeBuffer[99][1]~q\,
	combout => \sdram_controller|Mux30~35_combout\);

-- Location: LCCOMB_X58_Y27_N16
\sdram_controller|Mux30~36\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux30~36_combout\ = (\sdram_controller|stateCycleCount\(3) & ((\sdram_controller|Mux30~35_combout\ & ((\sdram_controller|writeBuffer[107][1]~q\))) # (!\sdram_controller|Mux30~35_combout\ & (\sdram_controller|writeBuffer[105][1]~q\)))) # 
-- (!\sdram_controller|stateCycleCount\(3) & (((\sdram_controller|Mux30~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|stateCycleCount\(3),
	datab => \sdram_controller|writeBuffer[105][1]~q\,
	datac => \sdram_controller|writeBuffer[107][1]~q\,
	datad => \sdram_controller|Mux30~35_combout\,
	combout => \sdram_controller|Mux30~36_combout\);

-- Location: LCCOMB_X64_Y31_N28
\sdram_controller|writeBuffer[115][1]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|writeBuffer[115][1]~feeder_combout\ = \Add0~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Add0~5_combout\,
	combout => \sdram_controller|writeBuffer[115][1]~feeder_combout\);

-- Location: FF_X64_Y31_N29
\sdram_controller|writeBuffer[115][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sdram_controller|writeBuffer[115][1]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|Decoder3~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[115][1]~q\);

-- Location: FF_X64_Y31_N15
\sdram_controller|writeBuffer[113][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Add0~5_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder3~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[113][1]~q\);

-- Location: LCCOMB_X64_Y31_N14
\sdram_controller|Mux30~33\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux30~33_combout\ = (\sdram_controller|stateCycleCount\(3) & (((\sdram_controller|stateCycleCount\(1))))) # (!\sdram_controller|stateCycleCount\(3) & ((\sdram_controller|stateCycleCount\(1) & (\sdram_controller|writeBuffer[115][1]~q\)) # 
-- (!\sdram_controller|stateCycleCount\(1) & ((\sdram_controller|writeBuffer[113][1]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|stateCycleCount\(3),
	datab => \sdram_controller|writeBuffer[115][1]~q\,
	datac => \sdram_controller|writeBuffer[113][1]~q\,
	datad => \sdram_controller|stateCycleCount\(1),
	combout => \sdram_controller|Mux30~33_combout\);

-- Location: FF_X63_Y28_N31
\sdram_controller|writeBuffer[123][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Add0~5_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder3~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[123][1]~q\);

-- Location: LCCOMB_X63_Y28_N20
\sdram_controller|writeBuffer[121][1]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|writeBuffer[121][1]~feeder_combout\ = \Add0~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Add0~5_combout\,
	combout => \sdram_controller|writeBuffer[121][1]~feeder_combout\);

-- Location: FF_X63_Y28_N21
\sdram_controller|writeBuffer[121][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sdram_controller|writeBuffer[121][1]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|Decoder3~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[121][1]~q\);

-- Location: LCCOMB_X63_Y28_N30
\sdram_controller|Mux30~34\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux30~34_combout\ = (\sdram_controller|Mux30~33_combout\ & (((\sdram_controller|writeBuffer[123][1]~q\)) # (!\sdram_controller|stateCycleCount\(3)))) # (!\sdram_controller|Mux30~33_combout\ & (\sdram_controller|stateCycleCount\(3) & 
-- ((\sdram_controller|writeBuffer[121][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|Mux30~33_combout\,
	datab => \sdram_controller|stateCycleCount\(3),
	datac => \sdram_controller|writeBuffer[123][1]~q\,
	datad => \sdram_controller|writeBuffer[121][1]~q\,
	combout => \sdram_controller|Mux30~34_combout\);

-- Location: LCCOMB_X60_Y27_N16
\sdram_controller|Mux30~37\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux30~37_combout\ = (\sdram_controller|stateCycleCount\(2) & (((\sdram_controller|stateCycleCount\(4))))) # (!\sdram_controller|stateCycleCount\(2) & ((\sdram_controller|stateCycleCount\(4) & ((\sdram_controller|Mux30~34_combout\))) # 
-- (!\sdram_controller|stateCycleCount\(4) & (\sdram_controller|Mux30~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|Mux30~36_combout\,
	datab => \sdram_controller|stateCycleCount\(2),
	datac => \sdram_controller|stateCycleCount\(4),
	datad => \sdram_controller|Mux30~34_combout\,
	combout => \sdram_controller|Mux30~37_combout\);

-- Location: LCCOMB_X59_Y27_N16
\sdram_controller|Mux30~40\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux30~40_combout\ = (\sdram_controller|stateCycleCount\(2) & ((\sdram_controller|Mux30~37_combout\ & (\sdram_controller|Mux30~39_combout\)) # (!\sdram_controller|Mux30~37_combout\ & ((\sdram_controller|Mux30~32_combout\))))) # 
-- (!\sdram_controller|stateCycleCount\(2) & (((\sdram_controller|Mux30~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|stateCycleCount\(2),
	datab => \sdram_controller|Mux30~39_combout\,
	datac => \sdram_controller|Mux30~32_combout\,
	datad => \sdram_controller|Mux30~37_combout\,
	combout => \sdram_controller|Mux30~40_combout\);

-- Location: LCCOMB_X60_Y27_N26
\sdram_controller|Mux30~41\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux30~41_combout\ = (\sdram_controller|Mux30~30_combout\ & (((\sdram_controller|Mux30~40_combout\) # (!\sdram_controller|stateCycleCount\(6))))) # (!\sdram_controller|Mux30~30_combout\ & (\sdram_controller|Mux30~9_combout\ & 
-- (\sdram_controller|stateCycleCount\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|Mux30~30_combout\,
	datab => \sdram_controller|Mux30~9_combout\,
	datac => \sdram_controller|stateCycleCount\(6),
	datad => \sdram_controller|Mux30~40_combout\,
	combout => \sdram_controller|Mux30~41_combout\);

-- Location: LCCOMB_X59_Y27_N2
\sdram_controller|Mux30~42\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux30~42_combout\ = (\sdram_controller|stateCycleCount\(0) & \sdram_controller|Mux30~41_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \sdram_controller|stateCycleCount\(0),
	datad => \sdram_controller|Mux30~41_combout\,
	combout => \sdram_controller|Mux30~42_combout\);

-- Location: LCCOMB_X59_Y23_N4
\Add0~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add0~6_combout\ = (transmitCount(2) & (\Add0~4\ $ (GND))) # (!transmitCount(2) & (!\Add0~4\ & VCC))
-- \Add0~7\ = CARRY((transmitCount(2) & !\Add0~4\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => transmitCount(2),
	datad => VCC,
	cin => \Add0~4\,
	combout => \Add0~6_combout\,
	cout => \Add0~7\);

-- Location: LCCOMB_X59_Y26_N28
\Add0~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add0~8_combout\ = (\state.TRANSMIT~q\ & \Add0~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \state.TRANSMIT~q\,
	datad => \Add0~6_combout\,
	combout => \Add0~8_combout\);

-- Location: FF_X59_Y28_N21
\sdram_controller|writeBuffer[55][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Add0~8_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder3~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[55][2]~q\);

-- Location: LCCOMB_X59_Y28_N18
\sdram_controller|writeBuffer[119][2]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|writeBuffer[119][2]~feeder_combout\ = \Add0~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Add0~8_combout\,
	combout => \sdram_controller|writeBuffer[119][2]~feeder_combout\);

-- Location: FF_X59_Y28_N19
\sdram_controller|writeBuffer[119][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sdram_controller|writeBuffer[119][2]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|Decoder3~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[119][2]~q\);

-- Location: LCCOMB_X59_Y28_N20
\sdram_controller|Mux29~38\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux29~38_combout\ = (\sdram_controller|stateCycleCount\(3) & (\sdram_controller|stateCycleCount\(6))) # (!\sdram_controller|stateCycleCount\(3) & ((\sdram_controller|stateCycleCount\(6) & ((\sdram_controller|writeBuffer[119][2]~q\))) # 
-- (!\sdram_controller|stateCycleCount\(6) & (\sdram_controller|writeBuffer[55][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|stateCycleCount\(3),
	datab => \sdram_controller|stateCycleCount\(6),
	datac => \sdram_controller|writeBuffer[55][2]~q\,
	datad => \sdram_controller|writeBuffer[119][2]~q\,
	combout => \sdram_controller|Mux29~38_combout\);

-- Location: LCCOMB_X59_Y26_N6
\sdram_controller|writeBuffer[127][2]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|writeBuffer[127][2]~feeder_combout\ = \Add0~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Add0~8_combout\,
	combout => \sdram_controller|writeBuffer[127][2]~feeder_combout\);

-- Location: FF_X59_Y26_N7
\sdram_controller|writeBuffer[127][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sdram_controller|writeBuffer[127][2]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|Decoder3~72_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[127][2]~q\);

-- Location: FF_X57_Y26_N1
\sdram_controller|writeBuffer[63][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Add0~8_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder3~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[63][2]~q\);

-- Location: LCCOMB_X57_Y26_N0
\sdram_controller|Mux29~39\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux29~39_combout\ = (\sdram_controller|Mux29~38_combout\ & ((\sdram_controller|writeBuffer[127][2]~q\) # ((!\sdram_controller|stateCycleCount\(3))))) # (!\sdram_controller|Mux29~38_combout\ & (((\sdram_controller|writeBuffer[63][2]~q\ & 
-- \sdram_controller|stateCycleCount\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|Mux29~38_combout\,
	datab => \sdram_controller|writeBuffer[127][2]~q\,
	datac => \sdram_controller|writeBuffer[63][2]~q\,
	datad => \sdram_controller|stateCycleCount\(3),
	combout => \sdram_controller|Mux29~39_combout\);

-- Location: LCCOMB_X56_Y27_N8
\sdram_controller|writeBuffer[61][2]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|writeBuffer[61][2]~feeder_combout\ = \Add0~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Add0~8_combout\,
	combout => \sdram_controller|writeBuffer[61][2]~feeder_combout\);

-- Location: FF_X56_Y27_N9
\sdram_controller|writeBuffer[61][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sdram_controller|writeBuffer[61][2]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|Decoder3~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[61][2]~q\);

-- Location: FF_X61_Y29_N11
\sdram_controller|writeBuffer[53][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Add0~8_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder3~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[53][2]~q\);

-- Location: LCCOMB_X61_Y29_N10
\sdram_controller|Mux29~31\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux29~31_combout\ = (\sdram_controller|stateCycleCount\(6) & (((\sdram_controller|stateCycleCount\(3))))) # (!\sdram_controller|stateCycleCount\(6) & ((\sdram_controller|stateCycleCount\(3) & (\sdram_controller|writeBuffer[61][2]~q\)) # 
-- (!\sdram_controller|stateCycleCount\(3) & ((\sdram_controller|writeBuffer[53][2]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|stateCycleCount\(6),
	datab => \sdram_controller|writeBuffer[61][2]~q\,
	datac => \sdram_controller|writeBuffer[53][2]~q\,
	datad => \sdram_controller|stateCycleCount\(3),
	combout => \sdram_controller|Mux29~31_combout\);

-- Location: FF_X60_Y29_N9
\sdram_controller|writeBuffer[125][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Add0~8_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder3~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[125][2]~q\);

-- Location: LCCOMB_X61_Y29_N28
\sdram_controller|writeBuffer[117][2]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|writeBuffer[117][2]~feeder_combout\ = \Add0~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Add0~8_combout\,
	combout => \sdram_controller|writeBuffer[117][2]~feeder_combout\);

-- Location: FF_X61_Y29_N29
\sdram_controller|writeBuffer[117][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sdram_controller|writeBuffer[117][2]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|Decoder3~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[117][2]~q\);

-- Location: LCCOMB_X60_Y29_N8
\sdram_controller|Mux29~32\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux29~32_combout\ = (\sdram_controller|stateCycleCount\(6) & ((\sdram_controller|Mux29~31_combout\ & (\sdram_controller|writeBuffer[125][2]~q\)) # (!\sdram_controller|Mux29~31_combout\ & ((\sdram_controller|writeBuffer[117][2]~q\))))) # 
-- (!\sdram_controller|stateCycleCount\(6) & (\sdram_controller|Mux29~31_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|stateCycleCount\(6),
	datab => \sdram_controller|Mux29~31_combout\,
	datac => \sdram_controller|writeBuffer[125][2]~q\,
	datad => \sdram_controller|writeBuffer[117][2]~q\,
	combout => \sdram_controller|Mux29~32_combout\);

-- Location: LCCOMB_X63_Y31_N24
\sdram_controller|writeBuffer[85][2]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|writeBuffer[85][2]~feeder_combout\ = \Add0~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Add0~8_combout\,
	combout => \sdram_controller|writeBuffer[85][2]~feeder_combout\);

-- Location: FF_X63_Y31_N25
\sdram_controller|writeBuffer[85][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sdram_controller|writeBuffer[85][2]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|Decoder3~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[85][2]~q\);

-- Location: FF_X64_Y27_N1
\sdram_controller|writeBuffer[93][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Add0~8_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder3~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[93][2]~q\);

-- Location: LCCOMB_X62_Y31_N8
\sdram_controller|writeBuffer[29][2]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|writeBuffer[29][2]~feeder_combout\ = \Add0~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Add0~8_combout\,
	combout => \sdram_controller|writeBuffer[29][2]~feeder_combout\);

-- Location: FF_X62_Y31_N9
\sdram_controller|writeBuffer[29][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sdram_controller|writeBuffer[29][2]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|Decoder3~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[29][2]~q\);

-- Location: FF_X62_Y26_N1
\sdram_controller|writeBuffer[21][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Add0~8_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder3~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[21][2]~q\);

-- Location: LCCOMB_X62_Y26_N0
\sdram_controller|Mux29~35\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux29~35_combout\ = (\sdram_controller|stateCycleCount\(6) & (((\sdram_controller|stateCycleCount\(3))))) # (!\sdram_controller|stateCycleCount\(6) & ((\sdram_controller|stateCycleCount\(3) & (\sdram_controller|writeBuffer[29][2]~q\)) # 
-- (!\sdram_controller|stateCycleCount\(3) & ((\sdram_controller|writeBuffer[21][2]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|stateCycleCount\(6),
	datab => \sdram_controller|writeBuffer[29][2]~q\,
	datac => \sdram_controller|writeBuffer[21][2]~q\,
	datad => \sdram_controller|stateCycleCount\(3),
	combout => \sdram_controller|Mux29~35_combout\);

-- Location: LCCOMB_X64_Y27_N0
\sdram_controller|Mux29~36\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux29~36_combout\ = (\sdram_controller|stateCycleCount\(6) & ((\sdram_controller|Mux29~35_combout\ & ((\sdram_controller|writeBuffer[93][2]~q\))) # (!\sdram_controller|Mux29~35_combout\ & (\sdram_controller|writeBuffer[85][2]~q\)))) # 
-- (!\sdram_controller|stateCycleCount\(6) & (((\sdram_controller|Mux29~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|writeBuffer[85][2]~q\,
	datab => \sdram_controller|stateCycleCount\(6),
	datac => \sdram_controller|writeBuffer[93][2]~q\,
	datad => \sdram_controller|Mux29~35_combout\,
	combout => \sdram_controller|Mux29~36_combout\);

-- Location: FF_X63_Y27_N13
\sdram_controller|writeBuffer[23][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Add0~8_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder3~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[23][2]~q\);

-- Location: LCCOMB_X62_Y27_N20
\sdram_controller|writeBuffer[31][2]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|writeBuffer[31][2]~feeder_combout\ = \Add0~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Add0~8_combout\,
	combout => \sdram_controller|writeBuffer[31][2]~feeder_combout\);

-- Location: FF_X62_Y27_N21
\sdram_controller|writeBuffer[31][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sdram_controller|writeBuffer[31][2]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|Decoder3~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[31][2]~q\);

-- Location: LCCOMB_X63_Y27_N12
\sdram_controller|Mux29~33\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux29~33_combout\ = (\sdram_controller|stateCycleCount\(6) & (\sdram_controller|stateCycleCount\(3))) # (!\sdram_controller|stateCycleCount\(6) & ((\sdram_controller|stateCycleCount\(3) & ((\sdram_controller|writeBuffer[31][2]~q\))) # 
-- (!\sdram_controller|stateCycleCount\(3) & (\sdram_controller|writeBuffer[23][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|stateCycleCount\(6),
	datab => \sdram_controller|stateCycleCount\(3),
	datac => \sdram_controller|writeBuffer[23][2]~q\,
	datad => \sdram_controller|writeBuffer[31][2]~q\,
	combout => \sdram_controller|Mux29~33_combout\);

-- Location: LCCOMB_X60_Y30_N22
\sdram_controller|writeBuffer[87][2]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|writeBuffer[87][2]~feeder_combout\ = \Add0~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Add0~8_combout\,
	combout => \sdram_controller|writeBuffer[87][2]~feeder_combout\);

-- Location: FF_X60_Y30_N23
\sdram_controller|writeBuffer[87][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sdram_controller|writeBuffer[87][2]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|Decoder3~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[87][2]~q\);

-- Location: FF_X60_Y26_N27
\sdram_controller|writeBuffer[95][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Add0~8_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder3~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[95][2]~q\);

-- Location: LCCOMB_X60_Y26_N26
\sdram_controller|Mux29~34\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux29~34_combout\ = (\sdram_controller|Mux29~33_combout\ & (((\sdram_controller|writeBuffer[95][2]~q\) # (!\sdram_controller|stateCycleCount\(6))))) # (!\sdram_controller|Mux29~33_combout\ & (\sdram_controller|writeBuffer[87][2]~q\ & 
-- ((\sdram_controller|stateCycleCount\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|Mux29~33_combout\,
	datab => \sdram_controller|writeBuffer[87][2]~q\,
	datac => \sdram_controller|writeBuffer[95][2]~q\,
	datad => \sdram_controller|stateCycleCount\(6),
	combout => \sdram_controller|Mux29~34_combout\);

-- Location: LCCOMB_X61_Y28_N26
\sdram_controller|Mux29~37\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux29~37_combout\ = (\sdram_controller|stateCycleCount\(1) & ((\sdram_controller|stateCycleCount\(5)) # ((\sdram_controller|Mux29~34_combout\)))) # (!\sdram_controller|stateCycleCount\(1) & (!\sdram_controller|stateCycleCount\(5) & 
-- (\sdram_controller|Mux29~36_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|stateCycleCount\(1),
	datab => \sdram_controller|stateCycleCount\(5),
	datac => \sdram_controller|Mux29~36_combout\,
	datad => \sdram_controller|Mux29~34_combout\,
	combout => \sdram_controller|Mux29~37_combout\);

-- Location: LCCOMB_X60_Y29_N2
\sdram_controller|Mux29~40\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux29~40_combout\ = (\sdram_controller|stateCycleCount\(5) & ((\sdram_controller|Mux29~37_combout\ & (\sdram_controller|Mux29~39_combout\)) # (!\sdram_controller|Mux29~37_combout\ & ((\sdram_controller|Mux29~32_combout\))))) # 
-- (!\sdram_controller|stateCycleCount\(5) & (((\sdram_controller|Mux29~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|stateCycleCount\(5),
	datab => \sdram_controller|Mux29~39_combout\,
	datac => \sdram_controller|Mux29~32_combout\,
	datad => \sdram_controller|Mux29~37_combout\,
	combout => \sdram_controller|Mux29~40_combout\);

-- Location: LCCOMB_X62_Y28_N0
\sdram_controller|writeBuffer[69][2]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|writeBuffer[69][2]~feeder_combout\ = \Add0~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Add0~8_combout\,
	combout => \sdram_controller|writeBuffer[69][2]~feeder_combout\);

-- Location: FF_X62_Y28_N1
\sdram_controller|writeBuffer[69][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sdram_controller|writeBuffer[69][2]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|Decoder3~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[69][2]~q\);

-- Location: FF_X59_Y31_N19
\sdram_controller|writeBuffer[101][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Add0~8_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder3~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[101][2]~q\);

-- Location: LCCOMB_X62_Y25_N24
\sdram_controller|writeBuffer[37][2]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|writeBuffer[37][2]~feeder_combout\ = \Add0~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Add0~8_combout\,
	combout => \sdram_controller|writeBuffer[37][2]~feeder_combout\);

-- Location: FF_X62_Y25_N25
\sdram_controller|writeBuffer[37][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sdram_controller|writeBuffer[37][2]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|Decoder3~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[37][2]~q\);

-- Location: FF_X62_Y28_N7
\sdram_controller|writeBuffer[5][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Add0~8_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder3~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[5][2]~q\);

-- Location: LCCOMB_X62_Y28_N6
\sdram_controller|Mux29~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux29~14_combout\ = (\sdram_controller|stateCycleCount\(6) & (((\sdram_controller|stateCycleCount\(5))))) # (!\sdram_controller|stateCycleCount\(6) & ((\sdram_controller|stateCycleCount\(5) & (\sdram_controller|writeBuffer[37][2]~q\)) # 
-- (!\sdram_controller|stateCycleCount\(5) & ((\sdram_controller|writeBuffer[5][2]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|stateCycleCount\(6),
	datab => \sdram_controller|writeBuffer[37][2]~q\,
	datac => \sdram_controller|writeBuffer[5][2]~q\,
	datad => \sdram_controller|stateCycleCount\(5),
	combout => \sdram_controller|Mux29~14_combout\);

-- Location: LCCOMB_X59_Y31_N18
\sdram_controller|Mux29~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux29~15_combout\ = (\sdram_controller|stateCycleCount\(6) & ((\sdram_controller|Mux29~14_combout\ & ((\sdram_controller|writeBuffer[101][2]~q\))) # (!\sdram_controller|Mux29~14_combout\ & (\sdram_controller|writeBuffer[69][2]~q\)))) # 
-- (!\sdram_controller|stateCycleCount\(6) & (((\sdram_controller|Mux29~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|writeBuffer[69][2]~q\,
	datab => \sdram_controller|stateCycleCount\(6),
	datac => \sdram_controller|writeBuffer[101][2]~q\,
	datad => \sdram_controller|Mux29~14_combout\,
	combout => \sdram_controller|Mux29~15_combout\);

-- Location: LCCOMB_X56_Y27_N14
\sdram_controller|writeBuffer[45][2]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|writeBuffer[45][2]~feeder_combout\ = \Add0~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Add0~8_combout\,
	combout => \sdram_controller|writeBuffer[45][2]~feeder_combout\);

-- Location: FF_X56_Y27_N15
\sdram_controller|writeBuffer[45][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sdram_controller|writeBuffer[45][2]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|Decoder3~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[45][2]~q\);

-- Location: FF_X60_Y29_N23
\sdram_controller|writeBuffer[109][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Add0~8_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder3~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[109][2]~q\);

-- Location: LCCOMB_X65_Y27_N20
\sdram_controller|writeBuffer[77][2]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|writeBuffer[77][2]~feeder_combout\ = \Add0~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Add0~8_combout\,
	combout => \sdram_controller|writeBuffer[77][2]~feeder_combout\);

-- Location: FF_X65_Y27_N21
\sdram_controller|writeBuffer[77][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sdram_controller|writeBuffer[77][2]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|Decoder3~63_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[77][2]~q\);

-- Location: FF_X66_Y27_N23
\sdram_controller|writeBuffer[13][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Add0~8_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder3~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[13][2]~q\);

-- Location: LCCOMB_X66_Y27_N22
\sdram_controller|Mux29~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux29~12_combout\ = (\sdram_controller|stateCycleCount\(6) & ((\sdram_controller|writeBuffer[77][2]~q\) # ((\sdram_controller|stateCycleCount\(5))))) # (!\sdram_controller|stateCycleCount\(6) & (((\sdram_controller|writeBuffer[13][2]~q\ 
-- & !\sdram_controller|stateCycleCount\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|stateCycleCount\(6),
	datab => \sdram_controller|writeBuffer[77][2]~q\,
	datac => \sdram_controller|writeBuffer[13][2]~q\,
	datad => \sdram_controller|stateCycleCount\(5),
	combout => \sdram_controller|Mux29~12_combout\);

-- Location: LCCOMB_X60_Y29_N22
\sdram_controller|Mux29~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux29~13_combout\ = (\sdram_controller|stateCycleCount\(5) & ((\sdram_controller|Mux29~12_combout\ & ((\sdram_controller|writeBuffer[109][2]~q\))) # (!\sdram_controller|Mux29~12_combout\ & (\sdram_controller|writeBuffer[45][2]~q\)))) # 
-- (!\sdram_controller|stateCycleCount\(5) & (((\sdram_controller|Mux29~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|stateCycleCount\(5),
	datab => \sdram_controller|writeBuffer[45][2]~q\,
	datac => \sdram_controller|writeBuffer[109][2]~q\,
	datad => \sdram_controller|Mux29~12_combout\,
	combout => \sdram_controller|Mux29~13_combout\);

-- Location: LCCOMB_X59_Y31_N12
\sdram_controller|Mux29~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux29~16_combout\ = (\sdram_controller|stateCycleCount\(1) & (((\sdram_controller|stateCycleCount\(3))))) # (!\sdram_controller|stateCycleCount\(1) & ((\sdram_controller|stateCycleCount\(3) & ((\sdram_controller|Mux29~13_combout\))) # 
-- (!\sdram_controller|stateCycleCount\(3) & (\sdram_controller|Mux29~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|stateCycleCount\(1),
	datab => \sdram_controller|Mux29~15_combout\,
	datac => \sdram_controller|Mux29~13_combout\,
	datad => \sdram_controller|stateCycleCount\(3),
	combout => \sdram_controller|Mux29~16_combout\);

-- Location: LCCOMB_X57_Y27_N26
\sdram_controller|writeBuffer[79][2]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|writeBuffer[79][2]~feeder_combout\ = \Add0~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Add0~8_combout\,
	combout => \sdram_controller|writeBuffer[79][2]~feeder_combout\);

-- Location: FF_X57_Y27_N27
\sdram_controller|writeBuffer[79][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sdram_controller|writeBuffer[79][2]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|Decoder3~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[79][2]~q\);

-- Location: FF_X57_Y27_N1
\sdram_controller|writeBuffer[15][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Add0~8_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder3~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[15][2]~q\);

-- Location: LCCOMB_X57_Y27_N0
\sdram_controller|Mux29~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux29~17_combout\ = (\sdram_controller|stateCycleCount\(6) & ((\sdram_controller|writeBuffer[79][2]~q\) # ((\sdram_controller|stateCycleCount\(5))))) # (!\sdram_controller|stateCycleCount\(6) & (((\sdram_controller|writeBuffer[15][2]~q\ 
-- & !\sdram_controller|stateCycleCount\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|writeBuffer[79][2]~q\,
	datab => \sdram_controller|stateCycleCount\(6),
	datac => \sdram_controller|writeBuffer[15][2]~q\,
	datad => \sdram_controller|stateCycleCount\(5),
	combout => \sdram_controller|Mux29~17_combout\);

-- Location: FF_X56_Y28_N23
\sdram_controller|writeBuffer[111][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Add0~8_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder3~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[111][2]~q\);

-- Location: LCCOMB_X56_Y28_N28
\sdram_controller|writeBuffer[47][2]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|writeBuffer[47][2]~feeder_combout\ = \Add0~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Add0~8_combout\,
	combout => \sdram_controller|writeBuffer[47][2]~feeder_combout\);

-- Location: FF_X56_Y28_N29
\sdram_controller|writeBuffer[47][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sdram_controller|writeBuffer[47][2]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|Decoder3~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[47][2]~q\);

-- Location: LCCOMB_X56_Y28_N22
\sdram_controller|Mux29~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux29~18_combout\ = (\sdram_controller|Mux29~17_combout\ & (((\sdram_controller|writeBuffer[111][2]~q\)) # (!\sdram_controller|stateCycleCount\(5)))) # (!\sdram_controller|Mux29~17_combout\ & (\sdram_controller|stateCycleCount\(5) & 
-- ((\sdram_controller|writeBuffer[47][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|Mux29~17_combout\,
	datab => \sdram_controller|stateCycleCount\(5),
	datac => \sdram_controller|writeBuffer[111][2]~q\,
	datad => \sdram_controller|writeBuffer[47][2]~q\,
	combout => \sdram_controller|Mux29~18_combout\);

-- Location: LCCOMB_X63_Y25_N20
\sdram_controller|writeBuffer[39][2]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|writeBuffer[39][2]~feeder_combout\ = \Add0~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Add0~8_combout\,
	combout => \sdram_controller|writeBuffer[39][2]~feeder_combout\);

-- Location: FF_X63_Y25_N21
\sdram_controller|writeBuffer[39][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sdram_controller|writeBuffer[39][2]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|Decoder3~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[39][2]~q\);

-- Location: FF_X63_Y25_N15
\sdram_controller|writeBuffer[7][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Add0~8_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder3~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[7][2]~q\);

-- Location: LCCOMB_X63_Y25_N14
\sdram_controller|Mux29~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux29~10_combout\ = (\sdram_controller|stateCycleCount\(6) & (((\sdram_controller|stateCycleCount\(5))))) # (!\sdram_controller|stateCycleCount\(6) & ((\sdram_controller|stateCycleCount\(5) & (\sdram_controller|writeBuffer[39][2]~q\)) # 
-- (!\sdram_controller|stateCycleCount\(5) & ((\sdram_controller|writeBuffer[7][2]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|writeBuffer[39][2]~q\,
	datab => \sdram_controller|stateCycleCount\(6),
	datac => \sdram_controller|writeBuffer[7][2]~q\,
	datad => \sdram_controller|stateCycleCount\(5),
	combout => \sdram_controller|Mux29~10_combout\);

-- Location: FF_X58_Y28_N21
\sdram_controller|writeBuffer[103][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Add0~8_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder3~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[103][2]~q\);

-- Location: LCCOMB_X60_Y30_N16
\sdram_controller|writeBuffer[71][2]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|writeBuffer[71][2]~feeder_combout\ = \Add0~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Add0~8_combout\,
	combout => \sdram_controller|writeBuffer[71][2]~feeder_combout\);

-- Location: FF_X60_Y30_N17
\sdram_controller|writeBuffer[71][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sdram_controller|writeBuffer[71][2]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|Decoder3~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[71][2]~q\);

-- Location: LCCOMB_X58_Y28_N20
\sdram_controller|Mux29~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux29~11_combout\ = (\sdram_controller|Mux29~10_combout\ & (((\sdram_controller|writeBuffer[103][2]~q\)) # (!\sdram_controller|stateCycleCount\(6)))) # (!\sdram_controller|Mux29~10_combout\ & (\sdram_controller|stateCycleCount\(6) & 
-- ((\sdram_controller|writeBuffer[71][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|Mux29~10_combout\,
	datab => \sdram_controller|stateCycleCount\(6),
	datac => \sdram_controller|writeBuffer[103][2]~q\,
	datad => \sdram_controller|writeBuffer[71][2]~q\,
	combout => \sdram_controller|Mux29~11_combout\);

-- Location: LCCOMB_X59_Y31_N10
\sdram_controller|Mux29~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux29~19_combout\ = (\sdram_controller|Mux29~16_combout\ & ((\sdram_controller|Mux29~18_combout\) # ((!\sdram_controller|stateCycleCount\(1))))) # (!\sdram_controller|Mux29~16_combout\ & (((\sdram_controller|stateCycleCount\(1) & 
-- \sdram_controller|Mux29~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|Mux29~16_combout\,
	datab => \sdram_controller|Mux29~18_combout\,
	datac => \sdram_controller|stateCycleCount\(1),
	datad => \sdram_controller|Mux29~11_combout\,
	combout => \sdram_controller|Mux29~19_combout\);

-- Location: LCCOMB_X56_Y29_N20
\sdram_controller|writeBuffer[35][2]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|writeBuffer[35][2]~feeder_combout\ = \Add0~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Add0~8_combout\,
	combout => \sdram_controller|writeBuffer[35][2]~feeder_combout\);

-- Location: FF_X56_Y29_N21
\sdram_controller|writeBuffer[35][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sdram_controller|writeBuffer[35][2]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|Decoder3~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[35][2]~q\);

-- Location: FF_X58_Y30_N23
\sdram_controller|writeBuffer[3][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Add0~8_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder3~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[3][2]~q\);

-- Location: LCCOMB_X58_Y30_N22
\sdram_controller|Mux29~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux29~22_combout\ = (\sdram_controller|stateCycleCount\(6) & (((\sdram_controller|stateCycleCount\(5))))) # (!\sdram_controller|stateCycleCount\(6) & ((\sdram_controller|stateCycleCount\(5) & (\sdram_controller|writeBuffer[35][2]~q\)) # 
-- (!\sdram_controller|stateCycleCount\(5) & ((\sdram_controller|writeBuffer[3][2]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|stateCycleCount\(6),
	datab => \sdram_controller|writeBuffer[35][2]~q\,
	datac => \sdram_controller|writeBuffer[3][2]~q\,
	datad => \sdram_controller|stateCycleCount\(5),
	combout => \sdram_controller|Mux29~22_combout\);

-- Location: FF_X59_Y30_N17
\sdram_controller|writeBuffer[99][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Add0~8_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder3~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[99][2]~q\);

-- Location: LCCOMB_X59_Y30_N10
\sdram_controller|writeBuffer[67][2]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|writeBuffer[67][2]~feeder_combout\ = \Add0~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Add0~8_combout\,
	combout => \sdram_controller|writeBuffer[67][2]~feeder_combout\);

-- Location: FF_X59_Y30_N11
\sdram_controller|writeBuffer[67][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sdram_controller|writeBuffer[67][2]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|Decoder3~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[67][2]~q\);

-- Location: LCCOMB_X59_Y30_N16
\sdram_controller|Mux29~23\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux29~23_combout\ = (\sdram_controller|stateCycleCount\(6) & ((\sdram_controller|Mux29~22_combout\ & (\sdram_controller|writeBuffer[99][2]~q\)) # (!\sdram_controller|Mux29~22_combout\ & ((\sdram_controller|writeBuffer[67][2]~q\))))) # 
-- (!\sdram_controller|stateCycleCount\(6) & (\sdram_controller|Mux29~22_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|stateCycleCount\(6),
	datab => \sdram_controller|Mux29~22_combout\,
	datac => \sdram_controller|writeBuffer[99][2]~q\,
	datad => \sdram_controller|writeBuffer[67][2]~q\,
	combout => \sdram_controller|Mux29~23_combout\);

-- Location: LCCOMB_X62_Y30_N30
\sdram_controller|writeBuffer[33][2]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|writeBuffer[33][2]~feeder_combout\ = \Add0~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Add0~8_combout\,
	combout => \sdram_controller|writeBuffer[33][2]~feeder_combout\);

-- Location: FF_X62_Y30_N31
\sdram_controller|writeBuffer[33][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sdram_controller|writeBuffer[33][2]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|Decoder3~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[33][2]~q\);

-- Location: FF_X62_Y30_N25
\sdram_controller|writeBuffer[1][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Add0~8_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder3~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[1][2]~q\);

-- Location: LCCOMB_X62_Y30_N24
\sdram_controller|Mux29~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux29~24_combout\ = (\sdram_controller|stateCycleCount\(5) & ((\sdram_controller|writeBuffer[33][2]~q\) # ((\sdram_controller|stateCycleCount\(6))))) # (!\sdram_controller|stateCycleCount\(5) & (((\sdram_controller|writeBuffer[1][2]~q\ & 
-- !\sdram_controller|stateCycleCount\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|writeBuffer[33][2]~q\,
	datab => \sdram_controller|stateCycleCount\(5),
	datac => \sdram_controller|writeBuffer[1][2]~q\,
	datad => \sdram_controller|stateCycleCount\(6),
	combout => \sdram_controller|Mux29~24_combout\);

-- Location: FF_X59_Y31_N1
\sdram_controller|writeBuffer[97][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Add0~8_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder3~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[97][2]~q\);

-- Location: LCCOMB_X61_Y30_N0
\sdram_controller|writeBuffer[65][2]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|writeBuffer[65][2]~feeder_combout\ = \Add0~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Add0~8_combout\,
	combout => \sdram_controller|writeBuffer[65][2]~feeder_combout\);

-- Location: FF_X61_Y30_N1
\sdram_controller|writeBuffer[65][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sdram_controller|writeBuffer[65][2]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|Decoder3~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[65][2]~q\);

-- Location: LCCOMB_X59_Y31_N0
\sdram_controller|Mux29~25\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux29~25_combout\ = (\sdram_controller|Mux29~24_combout\ & (((\sdram_controller|writeBuffer[97][2]~q\)) # (!\sdram_controller|stateCycleCount\(6)))) # (!\sdram_controller|Mux29~24_combout\ & (\sdram_controller|stateCycleCount\(6) & 
-- ((\sdram_controller|writeBuffer[65][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|Mux29~24_combout\,
	datab => \sdram_controller|stateCycleCount\(6),
	datac => \sdram_controller|writeBuffer[97][2]~q\,
	datad => \sdram_controller|writeBuffer[65][2]~q\,
	combout => \sdram_controller|Mux29~25_combout\);

-- Location: LCCOMB_X59_Y31_N22
\sdram_controller|Mux29~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux29~26_combout\ = (\sdram_controller|stateCycleCount\(3) & (((\sdram_controller|stateCycleCount\(1))))) # (!\sdram_controller|stateCycleCount\(3) & ((\sdram_controller|stateCycleCount\(1) & (\sdram_controller|Mux29~23_combout\)) # 
-- (!\sdram_controller|stateCycleCount\(1) & ((\sdram_controller|Mux29~25_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|Mux29~23_combout\,
	datab => \sdram_controller|stateCycleCount\(3),
	datac => \sdram_controller|stateCycleCount\(1),
	datad => \sdram_controller|Mux29~25_combout\,
	combout => \sdram_controller|Mux29~26_combout\);

-- Location: LCCOMB_X57_Y30_N0
\sdram_controller|writeBuffer[43][2]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|writeBuffer[43][2]~feeder_combout\ = \Add0~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Add0~8_combout\,
	combout => \sdram_controller|writeBuffer[43][2]~feeder_combout\);

-- Location: FF_X57_Y30_N1
\sdram_controller|writeBuffer[43][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sdram_controller|writeBuffer[43][2]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|Decoder3~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[43][2]~q\);

-- Location: FF_X58_Y27_N25
\sdram_controller|writeBuffer[107][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Add0~8_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder3~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[107][2]~q\);

-- Location: FF_X58_Y27_N7
\sdram_controller|writeBuffer[11][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Add0~8_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder3~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[11][2]~q\);

-- Location: LCCOMB_X58_Y26_N4
\sdram_controller|writeBuffer[75][2]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|writeBuffer[75][2]~feeder_combout\ = \Add0~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Add0~8_combout\,
	combout => \sdram_controller|writeBuffer[75][2]~feeder_combout\);

-- Location: FF_X58_Y26_N5
\sdram_controller|writeBuffer[75][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sdram_controller|writeBuffer[75][2]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|Decoder3~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[75][2]~q\);

-- Location: LCCOMB_X58_Y27_N6
\sdram_controller|Mux29~27\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux29~27_combout\ = (\sdram_controller|stateCycleCount\(6) & ((\sdram_controller|stateCycleCount\(5)) # ((\sdram_controller|writeBuffer[75][2]~q\)))) # (!\sdram_controller|stateCycleCount\(6) & (!\sdram_controller|stateCycleCount\(5) & 
-- (\sdram_controller|writeBuffer[11][2]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|stateCycleCount\(6),
	datab => \sdram_controller|stateCycleCount\(5),
	datac => \sdram_controller|writeBuffer[11][2]~q\,
	datad => \sdram_controller|writeBuffer[75][2]~q\,
	combout => \sdram_controller|Mux29~27_combout\);

-- Location: LCCOMB_X58_Y27_N24
\sdram_controller|Mux29~28\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux29~28_combout\ = (\sdram_controller|stateCycleCount\(5) & ((\sdram_controller|Mux29~27_combout\ & ((\sdram_controller|writeBuffer[107][2]~q\))) # (!\sdram_controller|Mux29~27_combout\ & (\sdram_controller|writeBuffer[43][2]~q\)))) # 
-- (!\sdram_controller|stateCycleCount\(5) & (((\sdram_controller|Mux29~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|writeBuffer[43][2]~q\,
	datab => \sdram_controller|stateCycleCount\(5),
	datac => \sdram_controller|writeBuffer[107][2]~q\,
	datad => \sdram_controller|Mux29~27_combout\,
	combout => \sdram_controller|Mux29~28_combout\);

-- Location: LCCOMB_X57_Y29_N8
\sdram_controller|writeBuffer[41][2]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|writeBuffer[41][2]~feeder_combout\ = \Add0~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Add0~8_combout\,
	combout => \sdram_controller|writeBuffer[41][2]~feeder_combout\);

-- Location: FF_X57_Y29_N9
\sdram_controller|writeBuffer[41][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sdram_controller|writeBuffer[41][2]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|Decoder3~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[41][2]~q\);

-- Location: FF_X61_Y31_N17
\sdram_controller|writeBuffer[105][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Add0~8_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder3~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[105][2]~q\);

-- Location: LCCOMB_X61_Y31_N18
\sdram_controller|writeBuffer[73][2]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|writeBuffer[73][2]~feeder_combout\ = \Add0~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Add0~8_combout\,
	combout => \sdram_controller|writeBuffer[73][2]~feeder_combout\);

-- Location: FF_X61_Y31_N19
\sdram_controller|writeBuffer[73][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sdram_controller|writeBuffer[73][2]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|Decoder3~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[73][2]~q\);

-- Location: FF_X62_Y32_N7
\sdram_controller|writeBuffer[9][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Add0~8_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder3~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[9][2]~q\);

-- Location: LCCOMB_X62_Y32_N6
\sdram_controller|Mux29~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux29~20_combout\ = (\sdram_controller|stateCycleCount\(6) & ((\sdram_controller|writeBuffer[73][2]~q\) # ((\sdram_controller|stateCycleCount\(5))))) # (!\sdram_controller|stateCycleCount\(6) & (((\sdram_controller|writeBuffer[9][2]~q\ & 
-- !\sdram_controller|stateCycleCount\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|stateCycleCount\(6),
	datab => \sdram_controller|writeBuffer[73][2]~q\,
	datac => \sdram_controller|writeBuffer[9][2]~q\,
	datad => \sdram_controller|stateCycleCount\(5),
	combout => \sdram_controller|Mux29~20_combout\);

-- Location: LCCOMB_X61_Y31_N16
\sdram_controller|Mux29~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux29~21_combout\ = (\sdram_controller|stateCycleCount\(5) & ((\sdram_controller|Mux29~20_combout\ & ((\sdram_controller|writeBuffer[105][2]~q\))) # (!\sdram_controller|Mux29~20_combout\ & (\sdram_controller|writeBuffer[41][2]~q\)))) # 
-- (!\sdram_controller|stateCycleCount\(5) & (((\sdram_controller|Mux29~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|writeBuffer[41][2]~q\,
	datab => \sdram_controller|stateCycleCount\(5),
	datac => \sdram_controller|writeBuffer[105][2]~q\,
	datad => \sdram_controller|Mux29~20_combout\,
	combout => \sdram_controller|Mux29~21_combout\);

-- Location: LCCOMB_X59_Y31_N20
\sdram_controller|Mux29~29\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux29~29_combout\ = (\sdram_controller|Mux29~26_combout\ & (((\sdram_controller|Mux29~28_combout\)) # (!\sdram_controller|stateCycleCount\(3)))) # (!\sdram_controller|Mux29~26_combout\ & (\sdram_controller|stateCycleCount\(3) & 
-- ((\sdram_controller|Mux29~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|Mux29~26_combout\,
	datab => \sdram_controller|stateCycleCount\(3),
	datac => \sdram_controller|Mux29~28_combout\,
	datad => \sdram_controller|Mux29~21_combout\,
	combout => \sdram_controller|Mux29~29_combout\);

-- Location: LCCOMB_X60_Y31_N4
\sdram_controller|Mux29~30\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux29~30_combout\ = (\sdram_controller|stateCycleCount\(4) & (((\sdram_controller|stateCycleCount\(2))))) # (!\sdram_controller|stateCycleCount\(4) & ((\sdram_controller|stateCycleCount\(2) & (\sdram_controller|Mux29~19_combout\)) # 
-- (!\sdram_controller|stateCycleCount\(2) & ((\sdram_controller|Mux29~29_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|Mux29~19_combout\,
	datab => \sdram_controller|stateCycleCount\(4),
	datac => \sdram_controller|stateCycleCount\(2),
	datad => \sdram_controller|Mux29~29_combout\,
	combout => \sdram_controller|Mux29~30_combout\);

-- Location: LCCOMB_X60_Y32_N30
\sdram_controller|writeBuffer[83][2]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|writeBuffer[83][2]~feeder_combout\ = \Add0~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Add0~8_combout\,
	combout => \sdram_controller|writeBuffer[83][2]~feeder_combout\);

-- Location: FF_X60_Y32_N31
\sdram_controller|writeBuffer[83][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sdram_controller|writeBuffer[83][2]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|Decoder3~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[83][2]~q\);

-- Location: FF_X64_Y31_N1
\sdram_controller|writeBuffer[115][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Add0~8_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder3~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[115][2]~q\);

-- Location: LCCOMB_X61_Y32_N6
\sdram_controller|writeBuffer[51][2]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|writeBuffer[51][2]~feeder_combout\ = \Add0~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Add0~8_combout\,
	combout => \sdram_controller|writeBuffer[51][2]~feeder_combout\);

-- Location: FF_X61_Y32_N7
\sdram_controller|writeBuffer[51][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sdram_controller|writeBuffer[51][2]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|Decoder3~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[51][2]~q\);

-- Location: FF_X60_Y32_N25
\sdram_controller|writeBuffer[19][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Add0~8_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder3~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[19][2]~q\);

-- Location: LCCOMB_X60_Y32_N24
\sdram_controller|Mux29~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux29~2_combout\ = (\sdram_controller|stateCycleCount\(6) & (((\sdram_controller|stateCycleCount\(5))))) # (!\sdram_controller|stateCycleCount\(6) & ((\sdram_controller|stateCycleCount\(5) & (\sdram_controller|writeBuffer[51][2]~q\)) # 
-- (!\sdram_controller|stateCycleCount\(5) & ((\sdram_controller|writeBuffer[19][2]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|writeBuffer[51][2]~q\,
	datab => \sdram_controller|stateCycleCount\(6),
	datac => \sdram_controller|writeBuffer[19][2]~q\,
	datad => \sdram_controller|stateCycleCount\(5),
	combout => \sdram_controller|Mux29~2_combout\);

-- Location: LCCOMB_X64_Y31_N0
\sdram_controller|Mux29~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux29~3_combout\ = (\sdram_controller|stateCycleCount\(6) & ((\sdram_controller|Mux29~2_combout\ & ((\sdram_controller|writeBuffer[115][2]~q\))) # (!\sdram_controller|Mux29~2_combout\ & (\sdram_controller|writeBuffer[83][2]~q\)))) # 
-- (!\sdram_controller|stateCycleCount\(6) & (((\sdram_controller|Mux29~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|writeBuffer[83][2]~q\,
	datab => \sdram_controller|stateCycleCount\(6),
	datac => \sdram_controller|writeBuffer[115][2]~q\,
	datad => \sdram_controller|Mux29~2_combout\,
	combout => \sdram_controller|Mux29~3_combout\);

-- Location: LCCOMB_X63_Y31_N14
\sdram_controller|writeBuffer[81][2]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|writeBuffer[81][2]~feeder_combout\ = \Add0~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Add0~8_combout\,
	combout => \sdram_controller|writeBuffer[81][2]~feeder_combout\);

-- Location: FF_X63_Y31_N15
\sdram_controller|writeBuffer[81][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sdram_controller|writeBuffer[81][2]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|Decoder3~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[81][2]~q\);

-- Location: LCCOMB_X61_Y25_N30
\sdram_controller|writeBuffer[49][2]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|writeBuffer[49][2]~feeder_combout\ = \Add0~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Add0~8_combout\,
	combout => \sdram_controller|writeBuffer[49][2]~feeder_combout\);

-- Location: FF_X61_Y25_N31
\sdram_controller|writeBuffer[49][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sdram_controller|writeBuffer[49][2]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|Decoder3~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[49][2]~q\);

-- Location: FF_X62_Y26_N7
\sdram_controller|writeBuffer[17][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Add0~8_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder3~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[17][2]~q\);

-- Location: LCCOMB_X62_Y26_N6
\sdram_controller|Mux29~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux29~4_combout\ = (\sdram_controller|stateCycleCount\(6) & (((\sdram_controller|stateCycleCount\(5))))) # (!\sdram_controller|stateCycleCount\(6) & ((\sdram_controller|stateCycleCount\(5) & (\sdram_controller|writeBuffer[49][2]~q\)) # 
-- (!\sdram_controller|stateCycleCount\(5) & ((\sdram_controller|writeBuffer[17][2]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|stateCycleCount\(6),
	datab => \sdram_controller|writeBuffer[49][2]~q\,
	datac => \sdram_controller|writeBuffer[17][2]~q\,
	datad => \sdram_controller|stateCycleCount\(5),
	combout => \sdram_controller|Mux29~4_combout\);

-- Location: FF_X64_Y31_N23
\sdram_controller|writeBuffer[113][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Add0~8_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder3~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[113][2]~q\);

-- Location: LCCOMB_X64_Y31_N22
\sdram_controller|Mux29~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux29~5_combout\ = (\sdram_controller|Mux29~4_combout\ & (((\sdram_controller|writeBuffer[113][2]~q\) # (!\sdram_controller|stateCycleCount\(6))))) # (!\sdram_controller|Mux29~4_combout\ & (\sdram_controller|writeBuffer[81][2]~q\ & 
-- ((\sdram_controller|stateCycleCount\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|writeBuffer[81][2]~q\,
	datab => \sdram_controller|Mux29~4_combout\,
	datac => \sdram_controller|writeBuffer[113][2]~q\,
	datad => \sdram_controller|stateCycleCount\(6),
	combout => \sdram_controller|Mux29~5_combout\);

-- Location: LCCOMB_X59_Y31_N26
\sdram_controller|Mux29~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux29~6_combout\ = (\sdram_controller|stateCycleCount\(3) & (((\sdram_controller|stateCycleCount\(1))))) # (!\sdram_controller|stateCycleCount\(3) & ((\sdram_controller|stateCycleCount\(1) & (\sdram_controller|Mux29~3_combout\)) # 
-- (!\sdram_controller|stateCycleCount\(1) & ((\sdram_controller|Mux29~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|Mux29~3_combout\,
	datab => \sdram_controller|stateCycleCount\(3),
	datac => \sdram_controller|stateCycleCount\(1),
	datad => \sdram_controller|Mux29~5_combout\,
	combout => \sdram_controller|Mux29~6_combout\);

-- Location: LCCOMB_X64_Y27_N14
\sdram_controller|writeBuffer[89][2]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|writeBuffer[89][2]~feeder_combout\ = \Add0~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Add0~8_combout\,
	combout => \sdram_controller|writeBuffer[89][2]~feeder_combout\);

-- Location: FF_X64_Y27_N15
\sdram_controller|writeBuffer[89][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sdram_controller|writeBuffer[89][2]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|Decoder3~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[89][2]~q\);

-- Location: FF_X62_Y31_N11
\sdram_controller|writeBuffer[25][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Add0~8_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder3~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[25][2]~q\);

-- Location: LCCOMB_X62_Y31_N10
\sdram_controller|Mux29~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux29~0_combout\ = (\sdram_controller|stateCycleCount\(6) & ((\sdram_controller|writeBuffer[89][2]~q\) # ((\sdram_controller|stateCycleCount\(5))))) # (!\sdram_controller|stateCycleCount\(6) & (((\sdram_controller|writeBuffer[25][2]~q\ & 
-- !\sdram_controller|stateCycleCount\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|stateCycleCount\(6),
	datab => \sdram_controller|writeBuffer[89][2]~q\,
	datac => \sdram_controller|writeBuffer[25][2]~q\,
	datad => \sdram_controller|stateCycleCount\(5),
	combout => \sdram_controller|Mux29~0_combout\);

-- Location: LCCOMB_X56_Y26_N16
\sdram_controller|writeBuffer[57][2]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|writeBuffer[57][2]~feeder_combout\ = \Add0~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Add0~8_combout\,
	combout => \sdram_controller|writeBuffer[57][2]~feeder_combout\);

-- Location: FF_X56_Y26_N17
\sdram_controller|writeBuffer[57][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sdram_controller|writeBuffer[57][2]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|Decoder3~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[57][2]~q\);

-- Location: FF_X63_Y28_N5
\sdram_controller|writeBuffer[121][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Add0~8_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder3~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[121][2]~q\);

-- Location: LCCOMB_X63_Y28_N4
\sdram_controller|Mux29~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux29~1_combout\ = (\sdram_controller|Mux29~0_combout\ & (((\sdram_controller|writeBuffer[121][2]~q\) # (!\sdram_controller|stateCycleCount\(5))))) # (!\sdram_controller|Mux29~0_combout\ & (\sdram_controller|writeBuffer[57][2]~q\ & 
-- ((\sdram_controller|stateCycleCount\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|Mux29~0_combout\,
	datab => \sdram_controller|writeBuffer[57][2]~q\,
	datac => \sdram_controller|writeBuffer[121][2]~q\,
	datad => \sdram_controller|stateCycleCount\(5),
	combout => \sdram_controller|Mux29~1_combout\);

-- Location: LCCOMB_X60_Y26_N12
\sdram_controller|writeBuffer[91][2]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|writeBuffer[91][2]~feeder_combout\ = \Add0~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Add0~8_combout\,
	combout => \sdram_controller|writeBuffer[91][2]~feeder_combout\);

-- Location: FF_X60_Y26_N13
\sdram_controller|writeBuffer[91][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sdram_controller|writeBuffer[91][2]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|Decoder3~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[91][2]~q\);

-- Location: FF_X61_Y26_N27
\sdram_controller|writeBuffer[27][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Add0~8_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder3~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[27][2]~q\);

-- Location: LCCOMB_X61_Y26_N26
\sdram_controller|Mux29~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux29~7_combout\ = (\sdram_controller|stateCycleCount\(6) & ((\sdram_controller|writeBuffer[91][2]~q\) # ((\sdram_controller|stateCycleCount\(5))))) # (!\sdram_controller|stateCycleCount\(6) & (((\sdram_controller|writeBuffer[27][2]~q\ & 
-- !\sdram_controller|stateCycleCount\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|writeBuffer[91][2]~q\,
	datab => \sdram_controller|stateCycleCount\(6),
	datac => \sdram_controller|writeBuffer[27][2]~q\,
	datad => \sdram_controller|stateCycleCount\(5),
	combout => \sdram_controller|Mux29~7_combout\);

-- Location: FF_X58_Y25_N7
\sdram_controller|writeBuffer[123][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Add0~8_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder3~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[123][2]~q\);

-- Location: LCCOMB_X56_Y25_N12
\sdram_controller|writeBuffer[59][2]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|writeBuffer[59][2]~feeder_combout\ = \Add0~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Add0~8_combout\,
	combout => \sdram_controller|writeBuffer[59][2]~feeder_combout\);

-- Location: FF_X56_Y25_N13
\sdram_controller|writeBuffer[59][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sdram_controller|writeBuffer[59][2]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|Decoder3~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[59][2]~q\);

-- Location: LCCOMB_X58_Y25_N6
\sdram_controller|Mux29~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux29~8_combout\ = (\sdram_controller|stateCycleCount\(5) & ((\sdram_controller|Mux29~7_combout\ & (\sdram_controller|writeBuffer[123][2]~q\)) # (!\sdram_controller|Mux29~7_combout\ & ((\sdram_controller|writeBuffer[59][2]~q\))))) # 
-- (!\sdram_controller|stateCycleCount\(5) & (\sdram_controller|Mux29~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|stateCycleCount\(5),
	datab => \sdram_controller|Mux29~7_combout\,
	datac => \sdram_controller|writeBuffer[123][2]~q\,
	datad => \sdram_controller|writeBuffer[59][2]~q\,
	combout => \sdram_controller|Mux29~8_combout\);

-- Location: LCCOMB_X59_Y31_N28
\sdram_controller|Mux29~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux29~9_combout\ = (\sdram_controller|Mux29~6_combout\ & (((\sdram_controller|Mux29~8_combout\)) # (!\sdram_controller|stateCycleCount\(3)))) # (!\sdram_controller|Mux29~6_combout\ & (\sdram_controller|stateCycleCount\(3) & 
-- (\sdram_controller|Mux29~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|Mux29~6_combout\,
	datab => \sdram_controller|stateCycleCount\(3),
	datac => \sdram_controller|Mux29~1_combout\,
	datad => \sdram_controller|Mux29~8_combout\,
	combout => \sdram_controller|Mux29~9_combout\);

-- Location: LCCOMB_X60_Y31_N6
\sdram_controller|Mux29~41\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux29~41_combout\ = (\sdram_controller|stateCycleCount\(4) & ((\sdram_controller|Mux29~30_combout\ & (\sdram_controller|Mux29~40_combout\)) # (!\sdram_controller|Mux29~30_combout\ & ((\sdram_controller|Mux29~9_combout\))))) # 
-- (!\sdram_controller|stateCycleCount\(4) & (((\sdram_controller|Mux29~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|Mux29~40_combout\,
	datab => \sdram_controller|stateCycleCount\(4),
	datac => \sdram_controller|Mux29~30_combout\,
	datad => \sdram_controller|Mux29~9_combout\,
	combout => \sdram_controller|Mux29~41_combout\);

-- Location: LCCOMB_X60_Y31_N0
\sdram_controller|Mux29~42\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux29~42_combout\ = (\sdram_controller|stateCycleCount\(0) & \sdram_controller|Mux29~41_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \sdram_controller|stateCycleCount\(0),
	datad => \sdram_controller|Mux29~41_combout\,
	combout => \sdram_controller|Mux29~42_combout\);

-- Location: LCCOMB_X59_Y23_N6
\Add0~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add0~9_combout\ = (transmitCount(3) & (!\Add0~7\)) # (!transmitCount(3) & ((\Add0~7\) # (GND)))
-- \Add0~10\ = CARRY((!\Add0~7\) # (!transmitCount(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => transmitCount(3),
	datad => VCC,
	cin => \Add0~7\,
	combout => \Add0~9_combout\,
	cout => \Add0~10\);

-- Location: LCCOMB_X59_Y26_N22
\Add0~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add0~11_combout\ = (\state.TRANSMIT~q\ & \Add0~9_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \state.TRANSMIT~q\,
	datad => \Add0~9_combout\,
	combout => \Add0~11_combout\);

-- Location: FF_X60_Y26_N7
\sdram_controller|writeBuffer[91][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Add0~11_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder3~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[91][3]~q\);

-- Location: LCCOMB_X60_Y26_N28
\sdram_controller|writeBuffer[95][3]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|writeBuffer[95][3]~feeder_combout\ = \Add0~11_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Add0~11_combout\,
	combout => \sdram_controller|writeBuffer[95][3]~feeder_combout\);

-- Location: FF_X60_Y26_N29
\sdram_controller|writeBuffer[95][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sdram_controller|writeBuffer[95][3]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|Decoder3~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[95][3]~q\);

-- Location: LCCOMB_X60_Y26_N6
\sdram_controller|Mux28~38\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux28~38_combout\ = (\sdram_controller|stateCycleCount\(2) & ((\sdram_controller|stateCycleCount\(5)) # ((\sdram_controller|writeBuffer[95][3]~q\)))) # (!\sdram_controller|stateCycleCount\(2) & (!\sdram_controller|stateCycleCount\(5) & 
-- (\sdram_controller|writeBuffer[91][3]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|stateCycleCount\(2),
	datab => \sdram_controller|stateCycleCount\(5),
	datac => \sdram_controller|writeBuffer[91][3]~q\,
	datad => \sdram_controller|writeBuffer[95][3]~q\,
	combout => \sdram_controller|Mux28~38_combout\);

-- Location: FF_X58_Y25_N5
\sdram_controller|writeBuffer[123][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Add0~11_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder3~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[123][3]~q\);

-- Location: LCCOMB_X59_Y26_N30
\sdram_controller|writeBuffer[127][3]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|writeBuffer[127][3]~feeder_combout\ = \Add0~11_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Add0~11_combout\,
	combout => \sdram_controller|writeBuffer[127][3]~feeder_combout\);

-- Location: FF_X59_Y26_N31
\sdram_controller|writeBuffer[127][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sdram_controller|writeBuffer[127][3]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|Decoder3~72_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[127][3]~q\);

-- Location: LCCOMB_X58_Y25_N4
\sdram_controller|Mux28~39\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux28~39_combout\ = (\sdram_controller|stateCycleCount\(5) & ((\sdram_controller|Mux28~38_combout\ & ((\sdram_controller|writeBuffer[127][3]~q\))) # (!\sdram_controller|Mux28~38_combout\ & (\sdram_controller|writeBuffer[123][3]~q\)))) # 
-- (!\sdram_controller|stateCycleCount\(5) & (\sdram_controller|Mux28~38_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|stateCycleCount\(5),
	datab => \sdram_controller|Mux28~38_combout\,
	datac => \sdram_controller|writeBuffer[123][3]~q\,
	datad => \sdram_controller|writeBuffer[127][3]~q\,
	combout => \sdram_controller|Mux28~39_combout\);

-- Location: LCCOMB_X58_Y27_N22
\sdram_controller|writeBuffer[107][3]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|writeBuffer[107][3]~feeder_combout\ = \Add0~11_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Add0~11_combout\,
	combout => \sdram_controller|writeBuffer[107][3]~feeder_combout\);

-- Location: FF_X58_Y27_N23
\sdram_controller|writeBuffer[107][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sdram_controller|writeBuffer[107][3]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|Decoder3~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[107][3]~q\);

-- Location: FF_X59_Y26_N21
\sdram_controller|writeBuffer[111][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Add0~11_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder3~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[111][3]~q\);

-- Location: LCCOMB_X57_Y27_N30
\sdram_controller|writeBuffer[79][3]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|writeBuffer[79][3]~feeder_combout\ = \Add0~11_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Add0~11_combout\,
	combout => \sdram_controller|writeBuffer[79][3]~feeder_combout\);

-- Location: FF_X57_Y27_N31
\sdram_controller|writeBuffer[79][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sdram_controller|writeBuffer[79][3]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|Decoder3~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[79][3]~q\);

-- Location: FF_X58_Y26_N21
\sdram_controller|writeBuffer[75][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Add0~11_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder3~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[75][3]~q\);

-- Location: LCCOMB_X58_Y26_N20
\sdram_controller|Mux28~31\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux28~31_combout\ = (\sdram_controller|stateCycleCount\(2) & ((\sdram_controller|writeBuffer[79][3]~q\) # ((\sdram_controller|stateCycleCount\(5))))) # (!\sdram_controller|stateCycleCount\(2) & (((\sdram_controller|writeBuffer[75][3]~q\ 
-- & !\sdram_controller|stateCycleCount\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|writeBuffer[79][3]~q\,
	datab => \sdram_controller|stateCycleCount\(2),
	datac => \sdram_controller|writeBuffer[75][3]~q\,
	datad => \sdram_controller|stateCycleCount\(5),
	combout => \sdram_controller|Mux28~31_combout\);

-- Location: LCCOMB_X59_Y26_N20
\sdram_controller|Mux28~32\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux28~32_combout\ = (\sdram_controller|stateCycleCount\(5) & ((\sdram_controller|Mux28~31_combout\ & ((\sdram_controller|writeBuffer[111][3]~q\))) # (!\sdram_controller|Mux28~31_combout\ & (\sdram_controller|writeBuffer[107][3]~q\)))) # 
-- (!\sdram_controller|stateCycleCount\(5) & (((\sdram_controller|Mux28~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|stateCycleCount\(5),
	datab => \sdram_controller|writeBuffer[107][3]~q\,
	datac => \sdram_controller|writeBuffer[111][3]~q\,
	datad => \sdram_controller|Mux28~31_combout\,
	combout => \sdram_controller|Mux28~32_combout\);

-- Location: LCCOMB_X57_Y30_N10
\sdram_controller|writeBuffer[43][3]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|writeBuffer[43][3]~feeder_combout\ = \Add0~11_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Add0~11_combout\,
	combout => \sdram_controller|writeBuffer[43][3]~feeder_combout\);

-- Location: FF_X57_Y30_N11
\sdram_controller|writeBuffer[43][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sdram_controller|writeBuffer[43][3]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|Decoder3~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[43][3]~q\);

-- Location: FF_X58_Y29_N7
\sdram_controller|writeBuffer[47][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Add0~11_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder3~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[47][3]~q\);

-- Location: LCCOMB_X66_Y27_N30
\sdram_controller|writeBuffer[15][3]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|writeBuffer[15][3]~feeder_combout\ = \Add0~11_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Add0~11_combout\,
	combout => \sdram_controller|writeBuffer[15][3]~feeder_combout\);

-- Location: FF_X66_Y27_N31
\sdram_controller|writeBuffer[15][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sdram_controller|writeBuffer[15][3]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|Decoder3~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[15][3]~q\);

-- Location: FF_X58_Y30_N9
\sdram_controller|writeBuffer[11][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Add0~11_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder3~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[11][3]~q\);

-- Location: LCCOMB_X58_Y30_N8
\sdram_controller|Mux28~35\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux28~35_combout\ = (\sdram_controller|stateCycleCount\(2) & ((\sdram_controller|writeBuffer[15][3]~q\) # ((\sdram_controller|stateCycleCount\(5))))) # (!\sdram_controller|stateCycleCount\(2) & (((\sdram_controller|writeBuffer[11][3]~q\ 
-- & !\sdram_controller|stateCycleCount\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|writeBuffer[15][3]~q\,
	datab => \sdram_controller|stateCycleCount\(2),
	datac => \sdram_controller|writeBuffer[11][3]~q\,
	datad => \sdram_controller|stateCycleCount\(5),
	combout => \sdram_controller|Mux28~35_combout\);

-- Location: LCCOMB_X58_Y29_N6
\sdram_controller|Mux28~36\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux28~36_combout\ = (\sdram_controller|stateCycleCount\(5) & ((\sdram_controller|Mux28~35_combout\ & ((\sdram_controller|writeBuffer[47][3]~q\))) # (!\sdram_controller|Mux28~35_combout\ & (\sdram_controller|writeBuffer[43][3]~q\)))) # 
-- (!\sdram_controller|stateCycleCount\(5) & (((\sdram_controller|Mux28~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|stateCycleCount\(5),
	datab => \sdram_controller|writeBuffer[43][3]~q\,
	datac => \sdram_controller|writeBuffer[47][3]~q\,
	datad => \sdram_controller|Mux28~35_combout\,
	combout => \sdram_controller|Mux28~36_combout\);

-- Location: LCCOMB_X62_Y27_N18
\sdram_controller|writeBuffer[31][3]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|writeBuffer[31][3]~feeder_combout\ = \Add0~11_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Add0~11_combout\,
	combout => \sdram_controller|writeBuffer[31][3]~feeder_combout\);

-- Location: FF_X62_Y27_N19
\sdram_controller|writeBuffer[31][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sdram_controller|writeBuffer[31][3]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|Decoder3~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[31][3]~q\);

-- Location: FF_X61_Y26_N31
\sdram_controller|writeBuffer[27][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Add0~11_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder3~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[27][3]~q\);

-- Location: LCCOMB_X61_Y26_N30
\sdram_controller|Mux28~33\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux28~33_combout\ = (\sdram_controller|stateCycleCount\(2) & ((\sdram_controller|writeBuffer[31][3]~q\) # ((\sdram_controller|stateCycleCount\(5))))) # (!\sdram_controller|stateCycleCount\(2) & (((\sdram_controller|writeBuffer[27][3]~q\ 
-- & !\sdram_controller|stateCycleCount\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|stateCycleCount\(2),
	datab => \sdram_controller|writeBuffer[31][3]~q\,
	datac => \sdram_controller|writeBuffer[27][3]~q\,
	datad => \sdram_controller|stateCycleCount\(5),
	combout => \sdram_controller|Mux28~33_combout\);

-- Location: FF_X59_Y25_N15
\sdram_controller|writeBuffer[63][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Add0~11_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder3~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[63][3]~q\);

-- Location: LCCOMB_X59_Y25_N28
\sdram_controller|writeBuffer[59][3]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|writeBuffer[59][3]~feeder_combout\ = \Add0~11_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Add0~11_combout\,
	combout => \sdram_controller|writeBuffer[59][3]~feeder_combout\);

-- Location: FF_X59_Y25_N29
\sdram_controller|writeBuffer[59][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sdram_controller|writeBuffer[59][3]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|Decoder3~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[59][3]~q\);

-- Location: LCCOMB_X59_Y25_N14
\sdram_controller|Mux28~34\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux28~34_combout\ = (\sdram_controller|stateCycleCount\(5) & ((\sdram_controller|Mux28~33_combout\ & (\sdram_controller|writeBuffer[63][3]~q\)) # (!\sdram_controller|Mux28~33_combout\ & ((\sdram_controller|writeBuffer[59][3]~q\))))) # 
-- (!\sdram_controller|stateCycleCount\(5) & (\sdram_controller|Mux28~33_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|stateCycleCount\(5),
	datab => \sdram_controller|Mux28~33_combout\,
	datac => \sdram_controller|writeBuffer[63][3]~q\,
	datad => \sdram_controller|writeBuffer[59][3]~q\,
	combout => \sdram_controller|Mux28~34_combout\);

-- Location: LCCOMB_X57_Y29_N4
\sdram_controller|Mux28~37\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux28~37_combout\ = (\sdram_controller|stateCycleCount\(6) & (((\sdram_controller|stateCycleCount\(4))))) # (!\sdram_controller|stateCycleCount\(6) & ((\sdram_controller|stateCycleCount\(4) & ((\sdram_controller|Mux28~34_combout\))) # 
-- (!\sdram_controller|stateCycleCount\(4) & (\sdram_controller|Mux28~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|Mux28~36_combout\,
	datab => \sdram_controller|stateCycleCount\(6),
	datac => \sdram_controller|Mux28~34_combout\,
	datad => \sdram_controller|stateCycleCount\(4),
	combout => \sdram_controller|Mux28~37_combout\);

-- Location: LCCOMB_X57_Y29_N26
\sdram_controller|Mux28~40\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux28~40_combout\ = (\sdram_controller|Mux28~37_combout\ & ((\sdram_controller|Mux28~39_combout\) # ((!\sdram_controller|stateCycleCount\(6))))) # (!\sdram_controller|Mux28~37_combout\ & (((\sdram_controller|Mux28~32_combout\ & 
-- \sdram_controller|stateCycleCount\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|Mux28~39_combout\,
	datab => \sdram_controller|Mux28~32_combout\,
	datac => \sdram_controller|Mux28~37_combout\,
	datad => \sdram_controller|stateCycleCount\(6),
	combout => \sdram_controller|Mux28~40_combout\);

-- Location: LCCOMB_X62_Y25_N18
\sdram_controller|writeBuffer[37][3]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|writeBuffer[37][3]~feeder_combout\ = \Add0~11_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Add0~11_combout\,
	combout => \sdram_controller|writeBuffer[37][3]~feeder_combout\);

-- Location: FF_X62_Y25_N19
\sdram_controller|writeBuffer[37][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sdram_controller|writeBuffer[37][3]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|Decoder3~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[37][3]~q\);

-- Location: FF_X62_Y25_N5
\sdram_controller|writeBuffer[53][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Add0~11_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder3~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[53][3]~q\);

-- Location: FF_X61_Y25_N11
\sdram_controller|writeBuffer[33][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Add0~11_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder3~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[33][3]~q\);

-- Location: LCCOMB_X61_Y25_N16
\sdram_controller|writeBuffer[49][3]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|writeBuffer[49][3]~feeder_combout\ = \Add0~11_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Add0~11_combout\,
	combout => \sdram_controller|writeBuffer[49][3]~feeder_combout\);

-- Location: FF_X61_Y25_N17
\sdram_controller|writeBuffer[49][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sdram_controller|writeBuffer[49][3]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|Decoder3~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[49][3]~q\);

-- Location: LCCOMB_X61_Y25_N10
\sdram_controller|Mux28~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux28~20_combout\ = (\sdram_controller|stateCycleCount\(2) & (\sdram_controller|stateCycleCount\(4))) # (!\sdram_controller|stateCycleCount\(2) & ((\sdram_controller|stateCycleCount\(4) & ((\sdram_controller|writeBuffer[49][3]~q\))) # 
-- (!\sdram_controller|stateCycleCount\(4) & (\sdram_controller|writeBuffer[33][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|stateCycleCount\(2),
	datab => \sdram_controller|stateCycleCount\(4),
	datac => \sdram_controller|writeBuffer[33][3]~q\,
	datad => \sdram_controller|writeBuffer[49][3]~q\,
	combout => \sdram_controller|Mux28~20_combout\);

-- Location: LCCOMB_X62_Y25_N4
\sdram_controller|Mux28~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux28~21_combout\ = (\sdram_controller|stateCycleCount\(2) & ((\sdram_controller|Mux28~20_combout\ & ((\sdram_controller|writeBuffer[53][3]~q\))) # (!\sdram_controller|Mux28~20_combout\ & (\sdram_controller|writeBuffer[37][3]~q\)))) # 
-- (!\sdram_controller|stateCycleCount\(2) & (((\sdram_controller|Mux28~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|stateCycleCount\(2),
	datab => \sdram_controller|writeBuffer[37][3]~q\,
	datac => \sdram_controller|writeBuffer[53][3]~q\,
	datad => \sdram_controller|Mux28~20_combout\,
	combout => \sdram_controller|Mux28~21_combout\);

-- Location: LCCOMB_X64_Y31_N18
\sdram_controller|writeBuffer[113][3]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|writeBuffer[113][3]~feeder_combout\ = \Add0~11_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Add0~11_combout\,
	combout => \sdram_controller|writeBuffer[113][3]~feeder_combout\);

-- Location: FF_X64_Y31_N19
\sdram_controller|writeBuffer[113][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sdram_controller|writeBuffer[113][3]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|Decoder3~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[113][3]~q\);

-- Location: FF_X58_Y31_N15
\sdram_controller|writeBuffer[97][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Add0~11_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder3~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[97][3]~q\);

-- Location: LCCOMB_X58_Y31_N14
\sdram_controller|Mux28~27\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux28~27_combout\ = (\sdram_controller|stateCycleCount\(4) & ((\sdram_controller|writeBuffer[113][3]~q\) # ((\sdram_controller|stateCycleCount\(2))))) # (!\sdram_controller|stateCycleCount\(4) & (((\sdram_controller|writeBuffer[97][3]~q\ 
-- & !\sdram_controller|stateCycleCount\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|writeBuffer[113][3]~q\,
	datab => \sdram_controller|stateCycleCount\(4),
	datac => \sdram_controller|writeBuffer[97][3]~q\,
	datad => \sdram_controller|stateCycleCount\(2),
	combout => \sdram_controller|Mux28~27_combout\);

-- Location: FF_X61_Y29_N19
\sdram_controller|writeBuffer[117][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Add0~11_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder3~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[117][3]~q\);

-- Location: LCCOMB_X61_Y28_N0
\sdram_controller|writeBuffer[101][3]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|writeBuffer[101][3]~feeder_combout\ = \Add0~11_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Add0~11_combout\,
	combout => \sdram_controller|writeBuffer[101][3]~feeder_combout\);

-- Location: FF_X61_Y28_N1
\sdram_controller|writeBuffer[101][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sdram_controller|writeBuffer[101][3]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|Decoder3~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[101][3]~q\);

-- Location: LCCOMB_X61_Y29_N18
\sdram_controller|Mux28~28\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux28~28_combout\ = (\sdram_controller|stateCycleCount\(2) & ((\sdram_controller|Mux28~27_combout\ & (\sdram_controller|writeBuffer[117][3]~q\)) # (!\sdram_controller|Mux28~27_combout\ & ((\sdram_controller|writeBuffer[101][3]~q\))))) # 
-- (!\sdram_controller|stateCycleCount\(2) & (\sdram_controller|Mux28~27_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|stateCycleCount\(2),
	datab => \sdram_controller|Mux28~27_combout\,
	datac => \sdram_controller|writeBuffer[117][3]~q\,
	datad => \sdram_controller|writeBuffer[101][3]~q\,
	combout => \sdram_controller|Mux28~28_combout\);

-- Location: LCCOMB_X63_Y31_N6
\sdram_controller|writeBuffer[81][3]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|writeBuffer[81][3]~feeder_combout\ = \Add0~11_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Add0~11_combout\,
	combout => \sdram_controller|writeBuffer[81][3]~feeder_combout\);

-- Location: FF_X63_Y31_N7
\sdram_controller|writeBuffer[81][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sdram_controller|writeBuffer[81][3]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|Decoder3~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[81][3]~q\);

-- Location: FF_X63_Y31_N9
\sdram_controller|writeBuffer[85][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Add0~11_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder3~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[85][3]~q\);

-- Location: FF_X61_Y30_N25
\sdram_controller|writeBuffer[65][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Add0~11_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder3~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[65][3]~q\);

-- Location: LCCOMB_X61_Y30_N18
\sdram_controller|writeBuffer[69][3]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|writeBuffer[69][3]~feeder_combout\ = \Add0~11_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Add0~11_combout\,
	combout => \sdram_controller|writeBuffer[69][3]~feeder_combout\);

-- Location: FF_X61_Y30_N19
\sdram_controller|writeBuffer[69][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sdram_controller|writeBuffer[69][3]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|Decoder3~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[69][3]~q\);

-- Location: LCCOMB_X61_Y30_N24
\sdram_controller|Mux28~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux28~22_combout\ = (\sdram_controller|stateCycleCount\(4) & (\sdram_controller|stateCycleCount\(2))) # (!\sdram_controller|stateCycleCount\(4) & ((\sdram_controller|stateCycleCount\(2) & ((\sdram_controller|writeBuffer[69][3]~q\))) # 
-- (!\sdram_controller|stateCycleCount\(2) & (\sdram_controller|writeBuffer[65][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|stateCycleCount\(4),
	datab => \sdram_controller|stateCycleCount\(2),
	datac => \sdram_controller|writeBuffer[65][3]~q\,
	datad => \sdram_controller|writeBuffer[69][3]~q\,
	combout => \sdram_controller|Mux28~22_combout\);

-- Location: LCCOMB_X63_Y31_N8
\sdram_controller|Mux28~23\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux28~23_combout\ = (\sdram_controller|stateCycleCount\(4) & ((\sdram_controller|Mux28~22_combout\ & ((\sdram_controller|writeBuffer[85][3]~q\))) # (!\sdram_controller|Mux28~22_combout\ & (\sdram_controller|writeBuffer[81][3]~q\)))) # 
-- (!\sdram_controller|stateCycleCount\(4) & (((\sdram_controller|Mux28~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|writeBuffer[81][3]~q\,
	datab => \sdram_controller|stateCycleCount\(4),
	datac => \sdram_controller|writeBuffer[85][3]~q\,
	datad => \sdram_controller|Mux28~22_combout\,
	combout => \sdram_controller|Mux28~23_combout\);

-- Location: FF_X62_Y30_N7
\sdram_controller|writeBuffer[1][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Add0~11_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder3~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[1][3]~q\);

-- Location: LCCOMB_X62_Y28_N8
\sdram_controller|writeBuffer[5][3]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|writeBuffer[5][3]~feeder_combout\ = \Add0~11_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Add0~11_combout\,
	combout => \sdram_controller|writeBuffer[5][3]~feeder_combout\);

-- Location: FF_X62_Y28_N9
\sdram_controller|writeBuffer[5][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sdram_controller|writeBuffer[5][3]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|Decoder3~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[5][3]~q\);

-- Location: LCCOMB_X62_Y30_N6
\sdram_controller|Mux28~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux28~24_combout\ = (\sdram_controller|stateCycleCount\(4) & (\sdram_controller|stateCycleCount\(2))) # (!\sdram_controller|stateCycleCount\(4) & ((\sdram_controller|stateCycleCount\(2) & ((\sdram_controller|writeBuffer[5][3]~q\))) # 
-- (!\sdram_controller|stateCycleCount\(2) & (\sdram_controller|writeBuffer[1][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|stateCycleCount\(4),
	datab => \sdram_controller|stateCycleCount\(2),
	datac => \sdram_controller|writeBuffer[1][3]~q\,
	datad => \sdram_controller|writeBuffer[5][3]~q\,
	combout => \sdram_controller|Mux28~24_combout\);

-- Location: LCCOMB_X62_Y26_N18
\sdram_controller|writeBuffer[17][3]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|writeBuffer[17][3]~feeder_combout\ = \Add0~11_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Add0~11_combout\,
	combout => \sdram_controller|writeBuffer[17][3]~feeder_combout\);

-- Location: FF_X62_Y26_N19
\sdram_controller|writeBuffer[17][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sdram_controller|writeBuffer[17][3]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|Decoder3~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[17][3]~q\);

-- Location: FF_X62_Y26_N13
\sdram_controller|writeBuffer[21][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Add0~11_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder3~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[21][3]~q\);

-- Location: LCCOMB_X62_Y26_N12
\sdram_controller|Mux28~25\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux28~25_combout\ = (\sdram_controller|Mux28~24_combout\ & (((\sdram_controller|writeBuffer[21][3]~q\) # (!\sdram_controller|stateCycleCount\(4))))) # (!\sdram_controller|Mux28~24_combout\ & (\sdram_controller|writeBuffer[17][3]~q\ & 
-- ((\sdram_controller|stateCycleCount\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|Mux28~24_combout\,
	datab => \sdram_controller|writeBuffer[17][3]~q\,
	datac => \sdram_controller|writeBuffer[21][3]~q\,
	datad => \sdram_controller|stateCycleCount\(4),
	combout => \sdram_controller|Mux28~25_combout\);

-- Location: LCCOMB_X61_Y29_N8
\sdram_controller|Mux28~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux28~26_combout\ = (\sdram_controller|stateCycleCount\(6) & ((\sdram_controller|Mux28~23_combout\) # ((\sdram_controller|stateCycleCount\(5))))) # (!\sdram_controller|stateCycleCount\(6) & (((\sdram_controller|Mux28~25_combout\ & 
-- !\sdram_controller|stateCycleCount\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|stateCycleCount\(6),
	datab => \sdram_controller|Mux28~23_combout\,
	datac => \sdram_controller|Mux28~25_combout\,
	datad => \sdram_controller|stateCycleCount\(5),
	combout => \sdram_controller|Mux28~26_combout\);

-- Location: LCCOMB_X61_Y29_N12
\sdram_controller|Mux28~29\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux28~29_combout\ = (\sdram_controller|Mux28~26_combout\ & (((\sdram_controller|Mux28~28_combout\) # (!\sdram_controller|stateCycleCount\(5))))) # (!\sdram_controller|Mux28~26_combout\ & (\sdram_controller|Mux28~21_combout\ & 
-- ((\sdram_controller|stateCycleCount\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|Mux28~21_combout\,
	datab => \sdram_controller|Mux28~28_combout\,
	datac => \sdram_controller|Mux28~26_combout\,
	datad => \sdram_controller|stateCycleCount\(5),
	combout => \sdram_controller|Mux28~29_combout\);

-- Location: LCCOMB_X58_Y28_N8
\sdram_controller|writeBuffer[103][3]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|writeBuffer[103][3]~feeder_combout\ = \Add0~11_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Add0~11_combout\,
	combout => \sdram_controller|writeBuffer[103][3]~feeder_combout\);

-- Location: FF_X58_Y28_N9
\sdram_controller|writeBuffer[103][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sdram_controller|writeBuffer[103][3]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|Decoder3~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[103][3]~q\);

-- Location: FF_X59_Y28_N25
\sdram_controller|writeBuffer[119][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Add0~11_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder3~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[119][3]~q\);

-- Location: LCCOMB_X64_Y31_N8
\sdram_controller|writeBuffer[115][3]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|writeBuffer[115][3]~feeder_combout\ = \Add0~11_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Add0~11_combout\,
	combout => \sdram_controller|writeBuffer[115][3]~feeder_combout\);

-- Location: FF_X64_Y31_N9
\sdram_controller|writeBuffer[115][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sdram_controller|writeBuffer[115][3]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|Decoder3~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[115][3]~q\);

-- Location: FF_X58_Y31_N29
\sdram_controller|writeBuffer[99][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Add0~11_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder3~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[99][3]~q\);

-- Location: LCCOMB_X58_Y31_N28
\sdram_controller|Mux28~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux28~17_combout\ = (\sdram_controller|stateCycleCount\(4) & ((\sdram_controller|writeBuffer[115][3]~q\) # ((\sdram_controller|stateCycleCount\(2))))) # (!\sdram_controller|stateCycleCount\(4) & (((\sdram_controller|writeBuffer[99][3]~q\ 
-- & !\sdram_controller|stateCycleCount\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|writeBuffer[115][3]~q\,
	datab => \sdram_controller|stateCycleCount\(4),
	datac => \sdram_controller|writeBuffer[99][3]~q\,
	datad => \sdram_controller|stateCycleCount\(2),
	combout => \sdram_controller|Mux28~17_combout\);

-- Location: LCCOMB_X59_Y28_N24
\sdram_controller|Mux28~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux28~18_combout\ = (\sdram_controller|stateCycleCount\(2) & ((\sdram_controller|Mux28~17_combout\ & ((\sdram_controller|writeBuffer[119][3]~q\))) # (!\sdram_controller|Mux28~17_combout\ & (\sdram_controller|writeBuffer[103][3]~q\)))) # 
-- (!\sdram_controller|stateCycleCount\(2) & (((\sdram_controller|Mux28~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|writeBuffer[103][3]~q\,
	datab => \sdram_controller|stateCycleCount\(2),
	datac => \sdram_controller|writeBuffer[119][3]~q\,
	datad => \sdram_controller|Mux28~17_combout\,
	combout => \sdram_controller|Mux28~18_combout\);

-- Location: LCCOMB_X61_Y26_N28
\sdram_controller|writeBuffer[19][3]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|writeBuffer[19][3]~feeder_combout\ = \Add0~11_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Add0~11_combout\,
	combout => \sdram_controller|writeBuffer[19][3]~feeder_combout\);

-- Location: FF_X61_Y26_N29
\sdram_controller|writeBuffer[19][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sdram_controller|writeBuffer[19][3]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|Decoder3~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[19][3]~q\);

-- Location: FF_X62_Y29_N17
\sdram_controller|writeBuffer[23][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Add0~11_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder3~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[23][3]~q\);

-- Location: FF_X66_Y29_N23
\sdram_controller|writeBuffer[3][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Add0~11_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder3~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[3][3]~q\);

-- Location: LCCOMB_X66_Y29_N16
\sdram_controller|writeBuffer[7][3]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|writeBuffer[7][3]~feeder_combout\ = \Add0~11_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Add0~11_combout\,
	combout => \sdram_controller|writeBuffer[7][3]~feeder_combout\);

-- Location: FF_X66_Y29_N17
\sdram_controller|writeBuffer[7][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sdram_controller|writeBuffer[7][3]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|Decoder3~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[7][3]~q\);

-- Location: LCCOMB_X66_Y29_N22
\sdram_controller|Mux28~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux28~14_combout\ = (\sdram_controller|stateCycleCount\(4) & (\sdram_controller|stateCycleCount\(2))) # (!\sdram_controller|stateCycleCount\(4) & ((\sdram_controller|stateCycleCount\(2) & ((\sdram_controller|writeBuffer[7][3]~q\))) # 
-- (!\sdram_controller|stateCycleCount\(2) & (\sdram_controller|writeBuffer[3][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|stateCycleCount\(4),
	datab => \sdram_controller|stateCycleCount\(2),
	datac => \sdram_controller|writeBuffer[3][3]~q\,
	datad => \sdram_controller|writeBuffer[7][3]~q\,
	combout => \sdram_controller|Mux28~14_combout\);

-- Location: LCCOMB_X62_Y29_N16
\sdram_controller|Mux28~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux28~15_combout\ = (\sdram_controller|stateCycleCount\(4) & ((\sdram_controller|Mux28~14_combout\ & ((\sdram_controller|writeBuffer[23][3]~q\))) # (!\sdram_controller|Mux28~14_combout\ & (\sdram_controller|writeBuffer[19][3]~q\)))) # 
-- (!\sdram_controller|stateCycleCount\(4) & (((\sdram_controller|Mux28~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|writeBuffer[19][3]~q\,
	datab => \sdram_controller|stateCycleCount\(4),
	datac => \sdram_controller|writeBuffer[23][3]~q\,
	datad => \sdram_controller|Mux28~14_combout\,
	combout => \sdram_controller|Mux28~15_combout\);

-- Location: LCCOMB_X58_Y28_N10
\sdram_controller|writeBuffer[71][3]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|writeBuffer[71][3]~feeder_combout\ = \Add0~11_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Add0~11_combout\,
	combout => \sdram_controller|writeBuffer[71][3]~feeder_combout\);

-- Location: FF_X58_Y28_N11
\sdram_controller|writeBuffer[71][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sdram_controller|writeBuffer[71][3]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|Decoder3~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[71][3]~q\);

-- Location: FF_X59_Y30_N23
\sdram_controller|writeBuffer[67][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Add0~11_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder3~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[67][3]~q\);

-- Location: LCCOMB_X59_Y30_N22
\sdram_controller|Mux28~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux28~12_combout\ = (\sdram_controller|stateCycleCount\(4) & (((\sdram_controller|stateCycleCount\(2))))) # (!\sdram_controller|stateCycleCount\(4) & ((\sdram_controller|stateCycleCount\(2) & (\sdram_controller|writeBuffer[71][3]~q\)) # 
-- (!\sdram_controller|stateCycleCount\(2) & ((\sdram_controller|writeBuffer[67][3]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|writeBuffer[71][3]~q\,
	datab => \sdram_controller|stateCycleCount\(4),
	datac => \sdram_controller|writeBuffer[67][3]~q\,
	datad => \sdram_controller|stateCycleCount\(2),
	combout => \sdram_controller|Mux28~12_combout\);

-- Location: FF_X60_Y30_N25
\sdram_controller|writeBuffer[87][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Add0~11_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder3~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[87][3]~q\);

-- Location: LCCOMB_X60_Y32_N10
\sdram_controller|writeBuffer[83][3]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|writeBuffer[83][3]~feeder_combout\ = \Add0~11_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Add0~11_combout\,
	combout => \sdram_controller|writeBuffer[83][3]~feeder_combout\);

-- Location: FF_X60_Y32_N11
\sdram_controller|writeBuffer[83][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sdram_controller|writeBuffer[83][3]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|Decoder3~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[83][3]~q\);

-- Location: LCCOMB_X60_Y30_N24
\sdram_controller|Mux28~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux28~13_combout\ = (\sdram_controller|stateCycleCount\(4) & ((\sdram_controller|Mux28~12_combout\ & (\sdram_controller|writeBuffer[87][3]~q\)) # (!\sdram_controller|Mux28~12_combout\ & ((\sdram_controller|writeBuffer[83][3]~q\))))) # 
-- (!\sdram_controller|stateCycleCount\(4) & (\sdram_controller|Mux28~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|stateCycleCount\(4),
	datab => \sdram_controller|Mux28~12_combout\,
	datac => \sdram_controller|writeBuffer[87][3]~q\,
	datad => \sdram_controller|writeBuffer[83][3]~q\,
	combout => \sdram_controller|Mux28~13_combout\);

-- Location: LCCOMB_X61_Y29_N4
\sdram_controller|Mux28~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux28~16_combout\ = (\sdram_controller|stateCycleCount\(6) & (((\sdram_controller|Mux28~13_combout\) # (\sdram_controller|stateCycleCount\(5))))) # (!\sdram_controller|stateCycleCount\(6) & (\sdram_controller|Mux28~15_combout\ & 
-- ((!\sdram_controller|stateCycleCount\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|stateCycleCount\(6),
	datab => \sdram_controller|Mux28~15_combout\,
	datac => \sdram_controller|Mux28~13_combout\,
	datad => \sdram_controller|stateCycleCount\(5),
	combout => \sdram_controller|Mux28~16_combout\);

-- Location: FF_X56_Y29_N31
\sdram_controller|writeBuffer[35][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Add0~11_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder3~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[35][3]~q\);

-- Location: LCCOMB_X61_Y32_N20
\sdram_controller|writeBuffer[51][3]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|writeBuffer[51][3]~feeder_combout\ = \Add0~11_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Add0~11_combout\,
	combout => \sdram_controller|writeBuffer[51][3]~feeder_combout\);

-- Location: FF_X61_Y32_N21
\sdram_controller|writeBuffer[51][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sdram_controller|writeBuffer[51][3]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|Decoder3~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[51][3]~q\);

-- Location: LCCOMB_X56_Y29_N30
\sdram_controller|Mux28~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux28~10_combout\ = (\sdram_controller|stateCycleCount\(4) & ((\sdram_controller|stateCycleCount\(2)) # ((\sdram_controller|writeBuffer[51][3]~q\)))) # (!\sdram_controller|stateCycleCount\(4) & (!\sdram_controller|stateCycleCount\(2) & 
-- (\sdram_controller|writeBuffer[35][3]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|stateCycleCount\(4),
	datab => \sdram_controller|stateCycleCount\(2),
	datac => \sdram_controller|writeBuffer[35][3]~q\,
	datad => \sdram_controller|writeBuffer[51][3]~q\,
	combout => \sdram_controller|Mux28~10_combout\);

-- Location: FF_X59_Y28_N23
\sdram_controller|writeBuffer[55][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Add0~11_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder3~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[55][3]~q\);

-- Location: LCCOMB_X58_Y29_N4
\sdram_controller|writeBuffer[39][3]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|writeBuffer[39][3]~feeder_combout\ = \Add0~11_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Add0~11_combout\,
	combout => \sdram_controller|writeBuffer[39][3]~feeder_combout\);

-- Location: FF_X58_Y29_N5
\sdram_controller|writeBuffer[39][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sdram_controller|writeBuffer[39][3]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|Decoder3~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[39][3]~q\);

-- Location: LCCOMB_X59_Y28_N22
\sdram_controller|Mux28~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux28~11_combout\ = (\sdram_controller|Mux28~10_combout\ & (((\sdram_controller|writeBuffer[55][3]~q\)) # (!\sdram_controller|stateCycleCount\(2)))) # (!\sdram_controller|Mux28~10_combout\ & (\sdram_controller|stateCycleCount\(2) & 
-- ((\sdram_controller|writeBuffer[39][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|Mux28~10_combout\,
	datab => \sdram_controller|stateCycleCount\(2),
	datac => \sdram_controller|writeBuffer[55][3]~q\,
	datad => \sdram_controller|writeBuffer[39][3]~q\,
	combout => \sdram_controller|Mux28~11_combout\);

-- Location: LCCOMB_X61_Y29_N2
\sdram_controller|Mux28~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux28~19_combout\ = (\sdram_controller|stateCycleCount\(5) & ((\sdram_controller|Mux28~16_combout\ & (\sdram_controller|Mux28~18_combout\)) # (!\sdram_controller|Mux28~16_combout\ & ((\sdram_controller|Mux28~11_combout\))))) # 
-- (!\sdram_controller|stateCycleCount\(5) & (((\sdram_controller|Mux28~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|Mux28~18_combout\,
	datab => \sdram_controller|stateCycleCount\(5),
	datac => \sdram_controller|Mux28~16_combout\,
	datad => \sdram_controller|Mux28~11_combout\,
	combout => \sdram_controller|Mux28~19_combout\);

-- Location: LCCOMB_X61_Y29_N6
\sdram_controller|Mux28~30\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux28~30_combout\ = (\sdram_controller|stateCycleCount\(1) & (((\sdram_controller|Mux28~19_combout\) # (\sdram_controller|stateCycleCount\(3))))) # (!\sdram_controller|stateCycleCount\(1) & (\sdram_controller|Mux28~29_combout\ & 
-- ((!\sdram_controller|stateCycleCount\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|Mux28~29_combout\,
	datab => \sdram_controller|Mux28~19_combout\,
	datac => \sdram_controller|stateCycleCount\(1),
	datad => \sdram_controller|stateCycleCount\(3),
	combout => \sdram_controller|Mux28~30_combout\);

-- Location: LCCOMB_X62_Y31_N18
\sdram_controller|writeBuffer[25][3]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|writeBuffer[25][3]~feeder_combout\ = \Add0~11_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Add0~11_combout\,
	combout => \sdram_controller|writeBuffer[25][3]~feeder_combout\);

-- Location: FF_X62_Y31_N19
\sdram_controller|writeBuffer[25][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sdram_controller|writeBuffer[25][3]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|Decoder3~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[25][3]~q\);

-- Location: FF_X62_Y31_N25
\sdram_controller|writeBuffer[29][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Add0~11_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder3~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[29][3]~q\);

-- Location: LCCOMB_X66_Y27_N16
\sdram_controller|writeBuffer[13][3]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|writeBuffer[13][3]~feeder_combout\ = \Add0~11_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Add0~11_combout\,
	combout => \sdram_controller|writeBuffer[13][3]~feeder_combout\);

-- Location: FF_X66_Y27_N17
\sdram_controller|writeBuffer[13][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sdram_controller|writeBuffer[13][3]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|Decoder3~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[13][3]~q\);

-- Location: FF_X62_Y32_N9
\sdram_controller|writeBuffer[9][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Add0~11_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder3~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[9][3]~q\);

-- Location: LCCOMB_X62_Y32_N8
\sdram_controller|Mux28~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux28~4_combout\ = (\sdram_controller|stateCycleCount\(4) & (((\sdram_controller|stateCycleCount\(2))))) # (!\sdram_controller|stateCycleCount\(4) & ((\sdram_controller|stateCycleCount\(2) & (\sdram_controller|writeBuffer[13][3]~q\)) # 
-- (!\sdram_controller|stateCycleCount\(2) & ((\sdram_controller|writeBuffer[9][3]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|writeBuffer[13][3]~q\,
	datab => \sdram_controller|stateCycleCount\(4),
	datac => \sdram_controller|writeBuffer[9][3]~q\,
	datad => \sdram_controller|stateCycleCount\(2),
	combout => \sdram_controller|Mux28~4_combout\);

-- Location: LCCOMB_X62_Y31_N24
\sdram_controller|Mux28~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux28~5_combout\ = (\sdram_controller|stateCycleCount\(4) & ((\sdram_controller|Mux28~4_combout\ & ((\sdram_controller|writeBuffer[29][3]~q\))) # (!\sdram_controller|Mux28~4_combout\ & (\sdram_controller|writeBuffer[25][3]~q\)))) # 
-- (!\sdram_controller|stateCycleCount\(4) & (((\sdram_controller|Mux28~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|stateCycleCount\(4),
	datab => \sdram_controller|writeBuffer[25][3]~q\,
	datac => \sdram_controller|writeBuffer[29][3]~q\,
	datad => \sdram_controller|Mux28~4_combout\,
	combout => \sdram_controller|Mux28~5_combout\);

-- Location: FF_X61_Y27_N5
\sdram_controller|writeBuffer[73][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Add0~11_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder3~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[73][3]~q\);

-- Location: LCCOMB_X65_Y27_N26
\sdram_controller|writeBuffer[77][3]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|writeBuffer[77][3]~feeder_combout\ = \Add0~11_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Add0~11_combout\,
	combout => \sdram_controller|writeBuffer[77][3]~feeder_combout\);

-- Location: FF_X65_Y27_N27
\sdram_controller|writeBuffer[77][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sdram_controller|writeBuffer[77][3]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|Decoder3~63_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[77][3]~q\);

-- Location: LCCOMB_X61_Y27_N4
\sdram_controller|Mux28~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux28~2_combout\ = (\sdram_controller|stateCycleCount\(4) & (\sdram_controller|stateCycleCount\(2))) # (!\sdram_controller|stateCycleCount\(4) & ((\sdram_controller|stateCycleCount\(2) & ((\sdram_controller|writeBuffer[77][3]~q\))) # 
-- (!\sdram_controller|stateCycleCount\(2) & (\sdram_controller|writeBuffer[73][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|stateCycleCount\(4),
	datab => \sdram_controller|stateCycleCount\(2),
	datac => \sdram_controller|writeBuffer[73][3]~q\,
	datad => \sdram_controller|writeBuffer[77][3]~q\,
	combout => \sdram_controller|Mux28~2_combout\);

-- Location: FF_X64_Y27_N13
\sdram_controller|writeBuffer[93][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Add0~11_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder3~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[93][3]~q\);

-- Location: LCCOMB_X64_Y27_N2
\sdram_controller|writeBuffer[89][3]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|writeBuffer[89][3]~feeder_combout\ = \Add0~11_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Add0~11_combout\,
	combout => \sdram_controller|writeBuffer[89][3]~feeder_combout\);

-- Location: FF_X64_Y27_N3
\sdram_controller|writeBuffer[89][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sdram_controller|writeBuffer[89][3]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|Decoder3~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[89][3]~q\);

-- Location: LCCOMB_X64_Y27_N12
\sdram_controller|Mux28~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux28~3_combout\ = (\sdram_controller|Mux28~2_combout\ & (((\sdram_controller|writeBuffer[93][3]~q\)) # (!\sdram_controller|stateCycleCount\(4)))) # (!\sdram_controller|Mux28~2_combout\ & (\sdram_controller|stateCycleCount\(4) & 
-- ((\sdram_controller|writeBuffer[89][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|Mux28~2_combout\,
	datab => \sdram_controller|stateCycleCount\(4),
	datac => \sdram_controller|writeBuffer[93][3]~q\,
	datad => \sdram_controller|writeBuffer[89][3]~q\,
	combout => \sdram_controller|Mux28~3_combout\);

-- Location: LCCOMB_X58_Y26_N10
\sdram_controller|Mux28~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux28~6_combout\ = (\sdram_controller|stateCycleCount\(5) & (((\sdram_controller|stateCycleCount\(6))))) # (!\sdram_controller|stateCycleCount\(5) & ((\sdram_controller|stateCycleCount\(6) & ((\sdram_controller|Mux28~3_combout\))) # 
-- (!\sdram_controller|stateCycleCount\(6) & (\sdram_controller|Mux28~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|stateCycleCount\(5),
	datab => \sdram_controller|Mux28~5_combout\,
	datac => \sdram_controller|stateCycleCount\(6),
	datad => \sdram_controller|Mux28~3_combout\,
	combout => \sdram_controller|Mux28~6_combout\);

-- Location: LCCOMB_X56_Y27_N22
\sdram_controller|writeBuffer[45][3]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|writeBuffer[45][3]~feeder_combout\ = \Add0~11_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Add0~11_combout\,
	combout => \sdram_controller|writeBuffer[45][3]~feeder_combout\);

-- Location: FF_X56_Y27_N23
\sdram_controller|writeBuffer[45][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sdram_controller|writeBuffer[45][3]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|Decoder3~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[45][3]~q\);

-- Location: FF_X56_Y27_N29
\sdram_controller|writeBuffer[61][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Add0~11_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder3~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[61][3]~q\);

-- Location: FF_X56_Y26_N9
\sdram_controller|writeBuffer[41][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Add0~11_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder3~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[41][3]~q\);

-- Location: LCCOMB_X56_Y26_N2
\sdram_controller|writeBuffer[57][3]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|writeBuffer[57][3]~feeder_combout\ = \Add0~11_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Add0~11_combout\,
	combout => \sdram_controller|writeBuffer[57][3]~feeder_combout\);

-- Location: FF_X56_Y26_N3
\sdram_controller|writeBuffer[57][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sdram_controller|writeBuffer[57][3]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|Decoder3~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[57][3]~q\);

-- Location: LCCOMB_X56_Y26_N8
\sdram_controller|Mux28~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux28~0_combout\ = (\sdram_controller|stateCycleCount\(4) & ((\sdram_controller|stateCycleCount\(2)) # ((\sdram_controller|writeBuffer[57][3]~q\)))) # (!\sdram_controller|stateCycleCount\(4) & (!\sdram_controller|stateCycleCount\(2) & 
-- (\sdram_controller|writeBuffer[41][3]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|stateCycleCount\(4),
	datab => \sdram_controller|stateCycleCount\(2),
	datac => \sdram_controller|writeBuffer[41][3]~q\,
	datad => \sdram_controller|writeBuffer[57][3]~q\,
	combout => \sdram_controller|Mux28~0_combout\);

-- Location: LCCOMB_X56_Y27_N28
\sdram_controller|Mux28~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux28~1_combout\ = (\sdram_controller|stateCycleCount\(2) & ((\sdram_controller|Mux28~0_combout\ & ((\sdram_controller|writeBuffer[61][3]~q\))) # (!\sdram_controller|Mux28~0_combout\ & (\sdram_controller|writeBuffer[45][3]~q\)))) # 
-- (!\sdram_controller|stateCycleCount\(2) & (((\sdram_controller|Mux28~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|writeBuffer[45][3]~q\,
	datab => \sdram_controller|stateCycleCount\(2),
	datac => \sdram_controller|writeBuffer[61][3]~q\,
	datad => \sdram_controller|Mux28~0_combout\,
	combout => \sdram_controller|Mux28~1_combout\);

-- Location: LCCOMB_X63_Y28_N26
\sdram_controller|writeBuffer[121][3]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|writeBuffer[121][3]~feeder_combout\ = \Add0~11_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Add0~11_combout\,
	combout => \sdram_controller|writeBuffer[121][3]~feeder_combout\);

-- Location: FF_X63_Y28_N27
\sdram_controller|writeBuffer[121][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sdram_controller|writeBuffer[121][3]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|Decoder3~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[121][3]~q\);

-- Location: FF_X61_Y31_N3
\sdram_controller|writeBuffer[105][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Add0~11_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder3~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[105][3]~q\);

-- Location: LCCOMB_X61_Y31_N2
\sdram_controller|Mux28~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux28~7_combout\ = (\sdram_controller|stateCycleCount\(2) & (((\sdram_controller|stateCycleCount\(4))))) # (!\sdram_controller|stateCycleCount\(2) & ((\sdram_controller|stateCycleCount\(4) & (\sdram_controller|writeBuffer[121][3]~q\)) # 
-- (!\sdram_controller|stateCycleCount\(4) & ((\sdram_controller|writeBuffer[105][3]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|stateCycleCount\(2),
	datab => \sdram_controller|writeBuffer[121][3]~q\,
	datac => \sdram_controller|writeBuffer[105][3]~q\,
	datad => \sdram_controller|stateCycleCount\(4),
	combout => \sdram_controller|Mux28~7_combout\);

-- Location: LCCOMB_X60_Y29_N20
\sdram_controller|writeBuffer[109][3]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|writeBuffer[109][3]~feeder_combout\ = \Add0~11_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Add0~11_combout\,
	combout => \sdram_controller|writeBuffer[109][3]~feeder_combout\);

-- Location: FF_X60_Y29_N21
\sdram_controller|writeBuffer[109][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sdram_controller|writeBuffer[109][3]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|Decoder3~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[109][3]~q\);

-- Location: FF_X60_Y29_N31
\sdram_controller|writeBuffer[125][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Add0~11_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder3~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[125][3]~q\);

-- Location: LCCOMB_X60_Y29_N30
\sdram_controller|Mux28~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux28~8_combout\ = (\sdram_controller|Mux28~7_combout\ & (((\sdram_controller|writeBuffer[125][3]~q\) # (!\sdram_controller|stateCycleCount\(2))))) # (!\sdram_controller|Mux28~7_combout\ & (\sdram_controller|writeBuffer[109][3]~q\ & 
-- ((\sdram_controller|stateCycleCount\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|Mux28~7_combout\,
	datab => \sdram_controller|writeBuffer[109][3]~q\,
	datac => \sdram_controller|writeBuffer[125][3]~q\,
	datad => \sdram_controller|stateCycleCount\(2),
	combout => \sdram_controller|Mux28~8_combout\);

-- Location: LCCOMB_X57_Y29_N18
\sdram_controller|Mux28~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux28~9_combout\ = (\sdram_controller|Mux28~6_combout\ & (((\sdram_controller|Mux28~8_combout\) # (!\sdram_controller|stateCycleCount\(5))))) # (!\sdram_controller|Mux28~6_combout\ & (\sdram_controller|Mux28~1_combout\ & 
-- ((\sdram_controller|stateCycleCount\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|Mux28~6_combout\,
	datab => \sdram_controller|Mux28~1_combout\,
	datac => \sdram_controller|Mux28~8_combout\,
	datad => \sdram_controller|stateCycleCount\(5),
	combout => \sdram_controller|Mux28~9_combout\);

-- Location: LCCOMB_X57_Y29_N0
\sdram_controller|Mux28~41\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux28~41_combout\ = (\sdram_controller|Mux28~30_combout\ & ((\sdram_controller|Mux28~40_combout\) # ((!\sdram_controller|stateCycleCount\(3))))) # (!\sdram_controller|Mux28~30_combout\ & (((\sdram_controller|stateCycleCount\(3) & 
-- \sdram_controller|Mux28~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|Mux28~40_combout\,
	datab => \sdram_controller|Mux28~30_combout\,
	datac => \sdram_controller|stateCycleCount\(3),
	datad => \sdram_controller|Mux28~9_combout\,
	combout => \sdram_controller|Mux28~41_combout\);

-- Location: LCCOMB_X63_Y26_N12
\sdram_controller|Mux28~42\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux28~42_combout\ = (\sdram_controller|Mux28~41_combout\ & \sdram_controller|stateCycleCount\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \sdram_controller|Mux28~41_combout\,
	datad => \sdram_controller|stateCycleCount\(0),
	combout => \sdram_controller|Mux28~42_combout\);

-- Location: LCCOMB_X59_Y23_N8
\Add0~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add0~12_combout\ = (transmitCount(4) & (\Add0~10\ $ (GND))) # (!transmitCount(4) & (!\Add0~10\ & VCC))
-- \Add0~13\ = CARRY((transmitCount(4) & !\Add0~10\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => transmitCount(4),
	datad => VCC,
	cin => \Add0~10\,
	combout => \Add0~12_combout\,
	cout => \Add0~13\);

-- Location: LCCOMB_X59_Y26_N14
\Add0~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add0~14_combout\ = (\Add0~12_combout\ & \state.TRANSMIT~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Add0~12_combout\,
	datad => \state.TRANSMIT~q\,
	combout => \Add0~14_combout\);

-- Location: LCCOMB_X60_Y29_N24
\sdram_controller|writeBuffer[109][4]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|writeBuffer[109][4]~feeder_combout\ = \Add0~14_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Add0~14_combout\,
	combout => \sdram_controller|writeBuffer[109][4]~feeder_combout\);

-- Location: FF_X60_Y29_N25
\sdram_controller|writeBuffer[109][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sdram_controller|writeBuffer[109][4]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|Decoder3~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[109][4]~q\);

-- Location: FF_X59_Y26_N13
\sdram_controller|writeBuffer[111][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Add0~14_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder3~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[111][4]~q\);

-- Location: FF_X59_Y31_N7
\sdram_controller|writeBuffer[101][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Add0~14_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder3~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[101][4]~q\);

-- Location: LCCOMB_X58_Y28_N2
\sdram_controller|writeBuffer[103][4]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|writeBuffer[103][4]~feeder_combout\ = \Add0~14_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Add0~14_combout\,
	combout => \sdram_controller|writeBuffer[103][4]~feeder_combout\);

-- Location: FF_X58_Y28_N3
\sdram_controller|writeBuffer[103][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sdram_controller|writeBuffer[103][4]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|Decoder3~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[103][4]~q\);

-- Location: LCCOMB_X59_Y31_N6
\sdram_controller|Mux27~31\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux27~31_combout\ = (\sdram_controller|stateCycleCount\(1) & ((\sdram_controller|stateCycleCount\(3)) # ((\sdram_controller|writeBuffer[103][4]~q\)))) # (!\sdram_controller|stateCycleCount\(1) & (!\sdram_controller|stateCycleCount\(3) & 
-- (\sdram_controller|writeBuffer[101][4]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|stateCycleCount\(1),
	datab => \sdram_controller|stateCycleCount\(3),
	datac => \sdram_controller|writeBuffer[101][4]~q\,
	datad => \sdram_controller|writeBuffer[103][4]~q\,
	combout => \sdram_controller|Mux27~31_combout\);

-- Location: LCCOMB_X59_Y26_N12
\sdram_controller|Mux27~32\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux27~32_combout\ = (\sdram_controller|stateCycleCount\(3) & ((\sdram_controller|Mux27~31_combout\ & ((\sdram_controller|writeBuffer[111][4]~q\))) # (!\sdram_controller|Mux27~31_combout\ & (\sdram_controller|writeBuffer[109][4]~q\)))) # 
-- (!\sdram_controller|stateCycleCount\(3) & (((\sdram_controller|Mux27~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|stateCycleCount\(3),
	datab => \sdram_controller|writeBuffer[109][4]~q\,
	datac => \sdram_controller|writeBuffer[111][4]~q\,
	datad => \sdram_controller|Mux27~31_combout\,
	combout => \sdram_controller|Mux27~32_combout\);

-- Location: LCCOMB_X63_Y28_N12
\sdram_controller|writeBuffer[121][4]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|writeBuffer[121][4]~feeder_combout\ = \Add0~14_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Add0~14_combout\,
	combout => \sdram_controller|writeBuffer[121][4]~feeder_combout\);

-- Location: FF_X63_Y28_N13
\sdram_controller|writeBuffer[121][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sdram_controller|writeBuffer[121][4]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|Decoder3~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[121][4]~q\);

-- Location: FF_X63_Y28_N19
\sdram_controller|writeBuffer[123][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Add0~14_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder3~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[123][4]~q\);

-- Location: LCCOMB_X64_Y31_N24
\sdram_controller|writeBuffer[115][4]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|writeBuffer[115][4]~feeder_combout\ = \Add0~14_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Add0~14_combout\,
	combout => \sdram_controller|writeBuffer[115][4]~feeder_combout\);

-- Location: FF_X64_Y31_N25
\sdram_controller|writeBuffer[115][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sdram_controller|writeBuffer[115][4]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|Decoder3~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[115][4]~q\);

-- Location: FF_X64_Y31_N3
\sdram_controller|writeBuffer[113][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Add0~14_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder3~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[113][4]~q\);

-- Location: LCCOMB_X64_Y31_N2
\sdram_controller|Mux27~33\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux27~33_combout\ = (\sdram_controller|stateCycleCount\(3) & (((\sdram_controller|stateCycleCount\(1))))) # (!\sdram_controller|stateCycleCount\(3) & ((\sdram_controller|stateCycleCount\(1) & (\sdram_controller|writeBuffer[115][4]~q\)) # 
-- (!\sdram_controller|stateCycleCount\(1) & ((\sdram_controller|writeBuffer[113][4]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|stateCycleCount\(3),
	datab => \sdram_controller|writeBuffer[115][4]~q\,
	datac => \sdram_controller|writeBuffer[113][4]~q\,
	datad => \sdram_controller|stateCycleCount\(1),
	combout => \sdram_controller|Mux27~33_combout\);

-- Location: LCCOMB_X63_Y28_N18
\sdram_controller|Mux27~34\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux27~34_combout\ = (\sdram_controller|stateCycleCount\(3) & ((\sdram_controller|Mux27~33_combout\ & ((\sdram_controller|writeBuffer[123][4]~q\))) # (!\sdram_controller|Mux27~33_combout\ & (\sdram_controller|writeBuffer[121][4]~q\)))) # 
-- (!\sdram_controller|stateCycleCount\(3) & (((\sdram_controller|Mux27~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|writeBuffer[121][4]~q\,
	datab => \sdram_controller|stateCycleCount\(3),
	datac => \sdram_controller|writeBuffer[123][4]~q\,
	datad => \sdram_controller|Mux27~33_combout\,
	combout => \sdram_controller|Mux27~34_combout\);

-- Location: FF_X58_Y31_N7
\sdram_controller|writeBuffer[97][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Add0~14_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder3~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[97][4]~q\);

-- Location: LCCOMB_X58_Y31_N0
\sdram_controller|writeBuffer[99][4]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|writeBuffer[99][4]~feeder_combout\ = \Add0~14_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Add0~14_combout\,
	combout => \sdram_controller|writeBuffer[99][4]~feeder_combout\);

-- Location: FF_X58_Y31_N1
\sdram_controller|writeBuffer[99][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sdram_controller|writeBuffer[99][4]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|Decoder3~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[99][4]~q\);

-- Location: LCCOMB_X58_Y31_N6
\sdram_controller|Mux27~35\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux27~35_combout\ = (\sdram_controller|stateCycleCount\(3) & (\sdram_controller|stateCycleCount\(1))) # (!\sdram_controller|stateCycleCount\(3) & ((\sdram_controller|stateCycleCount\(1) & ((\sdram_controller|writeBuffer[99][4]~q\))) # 
-- (!\sdram_controller|stateCycleCount\(1) & (\sdram_controller|writeBuffer[97][4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|stateCycleCount\(3),
	datab => \sdram_controller|stateCycleCount\(1),
	datac => \sdram_controller|writeBuffer[97][4]~q\,
	datad => \sdram_controller|writeBuffer[99][4]~q\,
	combout => \sdram_controller|Mux27~35_combout\);

-- Location: LCCOMB_X61_Y31_N26
\sdram_controller|writeBuffer[105][4]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|writeBuffer[105][4]~feeder_combout\ = \Add0~14_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Add0~14_combout\,
	combout => \sdram_controller|writeBuffer[105][4]~feeder_combout\);

-- Location: FF_X61_Y31_N27
\sdram_controller|writeBuffer[105][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sdram_controller|writeBuffer[105][4]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|Decoder3~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[105][4]~q\);

-- Location: FF_X58_Y27_N21
\sdram_controller|writeBuffer[107][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Add0~14_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder3~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[107][4]~q\);

-- Location: LCCOMB_X58_Y27_N20
\sdram_controller|Mux27~36\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux27~36_combout\ = (\sdram_controller|Mux27~35_combout\ & (((\sdram_controller|writeBuffer[107][4]~q\) # (!\sdram_controller|stateCycleCount\(3))))) # (!\sdram_controller|Mux27~35_combout\ & (\sdram_controller|writeBuffer[105][4]~q\ & 
-- ((\sdram_controller|stateCycleCount\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|Mux27~35_combout\,
	datab => \sdram_controller|writeBuffer[105][4]~q\,
	datac => \sdram_controller|writeBuffer[107][4]~q\,
	datad => \sdram_controller|stateCycleCount\(3),
	combout => \sdram_controller|Mux27~36_combout\);

-- Location: LCCOMB_X63_Y27_N4
\sdram_controller|Mux27~37\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux27~37_combout\ = (\sdram_controller|stateCycleCount\(2) & (\sdram_controller|stateCycleCount\(4))) # (!\sdram_controller|stateCycleCount\(2) & ((\sdram_controller|stateCycleCount\(4) & (\sdram_controller|Mux27~34_combout\)) # 
-- (!\sdram_controller|stateCycleCount\(4) & ((\sdram_controller|Mux27~36_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|stateCycleCount\(2),
	datab => \sdram_controller|stateCycleCount\(4),
	datac => \sdram_controller|Mux27~34_combout\,
	datad => \sdram_controller|Mux27~36_combout\,
	combout => \sdram_controller|Mux27~37_combout\);

-- Location: LCCOMB_X59_Y28_N12
\sdram_controller|writeBuffer[119][4]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|writeBuffer[119][4]~feeder_combout\ = \Add0~14_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Add0~14_combout\,
	combout => \sdram_controller|writeBuffer[119][4]~feeder_combout\);

-- Location: FF_X59_Y28_N13
\sdram_controller|writeBuffer[119][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sdram_controller|writeBuffer[119][4]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|Decoder3~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[119][4]~q\);

-- Location: FF_X61_Y29_N15
\sdram_controller|writeBuffer[117][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Add0~14_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder3~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[117][4]~q\);

-- Location: LCCOMB_X61_Y29_N14
\sdram_controller|Mux27~38\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux27~38_combout\ = (\sdram_controller|stateCycleCount\(1) & ((\sdram_controller|writeBuffer[119][4]~q\) # ((\sdram_controller|stateCycleCount\(3))))) # (!\sdram_controller|stateCycleCount\(1) & 
-- (((\sdram_controller|writeBuffer[117][4]~q\ & !\sdram_controller|stateCycleCount\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|writeBuffer[119][4]~q\,
	datab => \sdram_controller|stateCycleCount\(1),
	datac => \sdram_controller|writeBuffer[117][4]~q\,
	datad => \sdram_controller|stateCycleCount\(3),
	combout => \sdram_controller|Mux27~38_combout\);

-- Location: FF_X60_Y29_N15
\sdram_controller|writeBuffer[125][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Add0~14_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder3~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[125][4]~q\);

-- Location: FF_X59_Y26_N15
\sdram_controller|writeBuffer[127][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \Add0~14_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|Decoder3~72_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[127][4]~q\);

-- Location: LCCOMB_X60_Y29_N14
\sdram_controller|Mux27~39\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux27~39_combout\ = (\sdram_controller|stateCycleCount\(3) & ((\sdram_controller|Mux27~38_combout\ & ((\sdram_controller|writeBuffer[127][4]~q\))) # (!\sdram_controller|Mux27~38_combout\ & (\sdram_controller|writeBuffer[125][4]~q\)))) # 
-- (!\sdram_controller|stateCycleCount\(3) & (\sdram_controller|Mux27~38_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|stateCycleCount\(3),
	datab => \sdram_controller|Mux27~38_combout\,
	datac => \sdram_controller|writeBuffer[125][4]~q\,
	datad => \sdram_controller|writeBuffer[127][4]~q\,
	combout => \sdram_controller|Mux27~39_combout\);

-- Location: LCCOMB_X56_Y29_N8
\sdram_controller|Mux27~40\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux27~40_combout\ = (\sdram_controller|stateCycleCount\(2) & ((\sdram_controller|Mux27~37_combout\ & ((\sdram_controller|Mux27~39_combout\))) # (!\sdram_controller|Mux27~37_combout\ & (\sdram_controller|Mux27~32_combout\)))) # 
-- (!\sdram_controller|stateCycleCount\(2) & (((\sdram_controller|Mux27~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|Mux27~32_combout\,
	datab => \sdram_controller|stateCycleCount\(2),
	datac => \sdram_controller|Mux27~37_combout\,
	datad => \sdram_controller|Mux27~39_combout\,
	combout => \sdram_controller|Mux27~40_combout\);

-- Location: LCCOMB_X59_Y28_N2
\sdram_controller|writeBuffer[55][4]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|writeBuffer[55][4]~feeder_combout\ = \Add0~14_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Add0~14_combout\,
	combout => \sdram_controller|writeBuffer[55][4]~feeder_combout\);

-- Location: FF_X59_Y28_N3
\sdram_controller|writeBuffer[55][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sdram_controller|writeBuffer[55][4]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|Decoder3~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[55][4]~q\);

-- Location: FF_X61_Y29_N21
\sdram_controller|writeBuffer[53][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Add0~14_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder3~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[53][4]~q\);

-- Location: LCCOMB_X61_Y29_N20
\sdram_controller|Mux27~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux27~7_combout\ = (\sdram_controller|stateCycleCount\(1) & ((\sdram_controller|writeBuffer[55][4]~q\) # ((\sdram_controller|stateCycleCount\(3))))) # (!\sdram_controller|stateCycleCount\(1) & (((\sdram_controller|writeBuffer[53][4]~q\ & 
-- !\sdram_controller|stateCycleCount\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|writeBuffer[55][4]~q\,
	datab => \sdram_controller|stateCycleCount\(1),
	datac => \sdram_controller|writeBuffer[53][4]~q\,
	datad => \sdram_controller|stateCycleCount\(3),
	combout => \sdram_controller|Mux27~7_combout\);

-- Location: LCCOMB_X56_Y27_N10
\sdram_controller|writeBuffer[61][4]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|writeBuffer[61][4]~feeder_combout\ = \Add0~14_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Add0~14_combout\,
	combout => \sdram_controller|writeBuffer[61][4]~feeder_combout\);

-- Location: FF_X56_Y27_N11
\sdram_controller|writeBuffer[61][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sdram_controller|writeBuffer[61][4]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|Decoder3~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[61][4]~q\);

-- Location: FF_X57_Y26_N11
\sdram_controller|writeBuffer[63][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Add0~14_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder3~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[63][4]~q\);

-- Location: LCCOMB_X57_Y26_N10
\sdram_controller|Mux27~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux27~8_combout\ = (\sdram_controller|Mux27~7_combout\ & (((\sdram_controller|writeBuffer[63][4]~q\) # (!\sdram_controller|stateCycleCount\(3))))) # (!\sdram_controller|Mux27~7_combout\ & (\sdram_controller|writeBuffer[61][4]~q\ & 
-- ((\sdram_controller|stateCycleCount\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|Mux27~7_combout\,
	datab => \sdram_controller|writeBuffer[61][4]~q\,
	datac => \sdram_controller|writeBuffer[63][4]~q\,
	datad => \sdram_controller|stateCycleCount\(3),
	combout => \sdram_controller|Mux27~8_combout\);

-- Location: LCCOMB_X56_Y26_N18
\sdram_controller|writeBuffer[57][4]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|writeBuffer[57][4]~feeder_combout\ = \Add0~14_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Add0~14_combout\,
	combout => \sdram_controller|writeBuffer[57][4]~feeder_combout\);

-- Location: FF_X56_Y26_N19
\sdram_controller|writeBuffer[57][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sdram_controller|writeBuffer[57][4]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|Decoder3~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[57][4]~q\);

-- Location: FF_X59_Y25_N1
\sdram_controller|writeBuffer[59][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Add0~14_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder3~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[59][4]~q\);

-- Location: LCCOMB_X61_Y32_N10
\sdram_controller|writeBuffer[51][4]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|writeBuffer[51][4]~feeder_combout\ = \Add0~14_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Add0~14_combout\,
	combout => \sdram_controller|writeBuffer[51][4]~feeder_combout\);

-- Location: FF_X61_Y32_N11
\sdram_controller|writeBuffer[51][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sdram_controller|writeBuffer[51][4]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|Decoder3~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[51][4]~q\);

-- Location: FF_X61_Y25_N5
\sdram_controller|writeBuffer[49][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Add0~14_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder3~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[49][4]~q\);

-- Location: LCCOMB_X61_Y25_N4
\sdram_controller|Mux27~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux27~0_combout\ = (\sdram_controller|stateCycleCount\(3) & (((\sdram_controller|stateCycleCount\(1))))) # (!\sdram_controller|stateCycleCount\(3) & ((\sdram_controller|stateCycleCount\(1) & (\sdram_controller|writeBuffer[51][4]~q\)) # 
-- (!\sdram_controller|stateCycleCount\(1) & ((\sdram_controller|writeBuffer[49][4]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|writeBuffer[51][4]~q\,
	datab => \sdram_controller|stateCycleCount\(3),
	datac => \sdram_controller|writeBuffer[49][4]~q\,
	datad => \sdram_controller|stateCycleCount\(1),
	combout => \sdram_controller|Mux27~0_combout\);

-- Location: LCCOMB_X59_Y25_N0
\sdram_controller|Mux27~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux27~1_combout\ = (\sdram_controller|stateCycleCount\(3) & ((\sdram_controller|Mux27~0_combout\ & ((\sdram_controller|writeBuffer[59][4]~q\))) # (!\sdram_controller|Mux27~0_combout\ & (\sdram_controller|writeBuffer[57][4]~q\)))) # 
-- (!\sdram_controller|stateCycleCount\(3) & (((\sdram_controller|Mux27~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|writeBuffer[57][4]~q\,
	datab => \sdram_controller|stateCycleCount\(3),
	datac => \sdram_controller|writeBuffer[59][4]~q\,
	datad => \sdram_controller|Mux27~0_combout\,
	combout => \sdram_controller|Mux27~1_combout\);

-- Location: LCCOMB_X57_Y29_N6
\sdram_controller|writeBuffer[41][4]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|writeBuffer[41][4]~feeder_combout\ = \Add0~14_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Add0~14_combout\,
	combout => \sdram_controller|writeBuffer[41][4]~feeder_combout\);

-- Location: FF_X57_Y29_N7
\sdram_controller|writeBuffer[41][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sdram_controller|writeBuffer[41][4]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|Decoder3~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[41][4]~q\);

-- Location: FF_X57_Y30_N29
\sdram_controller|writeBuffer[33][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Add0~14_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder3~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[33][4]~q\);

-- Location: LCCOMB_X57_Y30_N28
\sdram_controller|Mux27~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux27~4_combout\ = (\sdram_controller|stateCycleCount\(1) & (((\sdram_controller|stateCycleCount\(3))))) # (!\sdram_controller|stateCycleCount\(1) & ((\sdram_controller|stateCycleCount\(3) & (\sdram_controller|writeBuffer[41][4]~q\)) # 
-- (!\sdram_controller|stateCycleCount\(3) & ((\sdram_controller|writeBuffer[33][4]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|stateCycleCount\(1),
	datab => \sdram_controller|writeBuffer[41][4]~q\,
	datac => \sdram_controller|writeBuffer[33][4]~q\,
	datad => \sdram_controller|stateCycleCount\(3),
	combout => \sdram_controller|Mux27~4_combout\);

-- Location: FF_X57_Y30_N31
\sdram_controller|writeBuffer[43][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Add0~14_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder3~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[43][4]~q\);

-- Location: LCCOMB_X56_Y29_N12
\sdram_controller|writeBuffer[35][4]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|writeBuffer[35][4]~feeder_combout\ = \Add0~14_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Add0~14_combout\,
	combout => \sdram_controller|writeBuffer[35][4]~feeder_combout\);

-- Location: FF_X56_Y29_N13
\sdram_controller|writeBuffer[35][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sdram_controller|writeBuffer[35][4]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|Decoder3~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[35][4]~q\);

-- Location: LCCOMB_X57_Y30_N30
\sdram_controller|Mux27~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux27~5_combout\ = (\sdram_controller|stateCycleCount\(1) & ((\sdram_controller|Mux27~4_combout\ & (\sdram_controller|writeBuffer[43][4]~q\)) # (!\sdram_controller|Mux27~4_combout\ & ((\sdram_controller|writeBuffer[35][4]~q\))))) # 
-- (!\sdram_controller|stateCycleCount\(1) & (\sdram_controller|Mux27~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|stateCycleCount\(1),
	datab => \sdram_controller|Mux27~4_combout\,
	datac => \sdram_controller|writeBuffer[43][4]~q\,
	datad => \sdram_controller|writeBuffer[35][4]~q\,
	combout => \sdram_controller|Mux27~5_combout\);

-- Location: FF_X62_Y25_N31
\sdram_controller|writeBuffer[37][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Add0~14_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder3~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[37][4]~q\);

-- Location: LCCOMB_X58_Y25_N10
\sdram_controller|writeBuffer[45][4]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|writeBuffer[45][4]~feeder_combout\ = \Add0~14_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Add0~14_combout\,
	combout => \sdram_controller|writeBuffer[45][4]~feeder_combout\);

-- Location: FF_X58_Y25_N11
\sdram_controller|writeBuffer[45][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sdram_controller|writeBuffer[45][4]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|Decoder3~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[45][4]~q\);

-- Location: LCCOMB_X62_Y25_N30
\sdram_controller|Mux27~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux27~2_combout\ = (\sdram_controller|stateCycleCount\(1) & (\sdram_controller|stateCycleCount\(3))) # (!\sdram_controller|stateCycleCount\(1) & ((\sdram_controller|stateCycleCount\(3) & ((\sdram_controller|writeBuffer[45][4]~q\))) # 
-- (!\sdram_controller|stateCycleCount\(3) & (\sdram_controller|writeBuffer[37][4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|stateCycleCount\(1),
	datab => \sdram_controller|stateCycleCount\(3),
	datac => \sdram_controller|writeBuffer[37][4]~q\,
	datad => \sdram_controller|writeBuffer[45][4]~q\,
	combout => \sdram_controller|Mux27~2_combout\);

-- Location: LCCOMB_X58_Y29_N24
\sdram_controller|writeBuffer[39][4]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|writeBuffer[39][4]~feeder_combout\ = \Add0~14_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Add0~14_combout\,
	combout => \sdram_controller|writeBuffer[39][4]~feeder_combout\);

-- Location: FF_X58_Y29_N25
\sdram_controller|writeBuffer[39][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sdram_controller|writeBuffer[39][4]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|Decoder3~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[39][4]~q\);

-- Location: FF_X58_Y29_N31
\sdram_controller|writeBuffer[47][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Add0~14_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder3~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[47][4]~q\);

-- Location: LCCOMB_X58_Y29_N30
\sdram_controller|Mux27~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux27~3_combout\ = (\sdram_controller|Mux27~2_combout\ & (((\sdram_controller|writeBuffer[47][4]~q\) # (!\sdram_controller|stateCycleCount\(1))))) # (!\sdram_controller|Mux27~2_combout\ & (\sdram_controller|writeBuffer[39][4]~q\ & 
-- ((\sdram_controller|stateCycleCount\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|Mux27~2_combout\,
	datab => \sdram_controller|writeBuffer[39][4]~q\,
	datac => \sdram_controller|writeBuffer[47][4]~q\,
	datad => \sdram_controller|stateCycleCount\(1),
	combout => \sdram_controller|Mux27~3_combout\);

-- Location: LCCOMB_X56_Y29_N2
\sdram_controller|Mux27~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux27~6_combout\ = (\sdram_controller|stateCycleCount\(2) & (((\sdram_controller|stateCycleCount\(4)) # (\sdram_controller|Mux27~3_combout\)))) # (!\sdram_controller|stateCycleCount\(2) & (\sdram_controller|Mux27~5_combout\ & 
-- (!\sdram_controller|stateCycleCount\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|Mux27~5_combout\,
	datab => \sdram_controller|stateCycleCount\(2),
	datac => \sdram_controller|stateCycleCount\(4),
	datad => \sdram_controller|Mux27~3_combout\,
	combout => \sdram_controller|Mux27~6_combout\);

-- Location: LCCOMB_X57_Y26_N4
\sdram_controller|Mux27~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux27~9_combout\ = (\sdram_controller|stateCycleCount\(4) & ((\sdram_controller|Mux27~6_combout\ & (\sdram_controller|Mux27~8_combout\)) # (!\sdram_controller|Mux27~6_combout\ & ((\sdram_controller|Mux27~1_combout\))))) # 
-- (!\sdram_controller|stateCycleCount\(4) & (((\sdram_controller|Mux27~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|Mux27~8_combout\,
	datab => \sdram_controller|stateCycleCount\(4),
	datac => \sdram_controller|Mux27~1_combout\,
	datad => \sdram_controller|Mux27~6_combout\,
	combout => \sdram_controller|Mux27~9_combout\);

-- Location: LCCOMB_X60_Y30_N14
\sdram_controller|writeBuffer[71][4]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|writeBuffer[71][4]~feeder_combout\ = \Add0~14_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Add0~14_combout\,
	combout => \sdram_controller|writeBuffer[71][4]~feeder_combout\);

-- Location: FF_X60_Y30_N15
\sdram_controller|writeBuffer[71][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sdram_controller|writeBuffer[71][4]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|Decoder3~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[71][4]~q\);

-- Location: FF_X61_Y30_N27
\sdram_controller|writeBuffer[69][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Add0~14_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder3~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[69][4]~q\);

-- Location: LCCOMB_X61_Y30_N26
\sdram_controller|Mux27~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux27~12_combout\ = (\sdram_controller|stateCycleCount\(1) & ((\sdram_controller|writeBuffer[71][4]~q\) # ((\sdram_controller|stateCycleCount\(4))))) # (!\sdram_controller|stateCycleCount\(1) & (((\sdram_controller|writeBuffer[69][4]~q\ 
-- & !\sdram_controller|stateCycleCount\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|stateCycleCount\(1),
	datab => \sdram_controller|writeBuffer[71][4]~q\,
	datac => \sdram_controller|writeBuffer[69][4]~q\,
	datad => \sdram_controller|stateCycleCount\(4),
	combout => \sdram_controller|Mux27~12_combout\);

-- Location: FF_X60_Y30_N5
\sdram_controller|writeBuffer[87][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Add0~14_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder3~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[87][4]~q\);

-- Location: LCCOMB_X63_Y30_N8
\sdram_controller|writeBuffer[85][4]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|writeBuffer[85][4]~feeder_combout\ = \Add0~14_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Add0~14_combout\,
	combout => \sdram_controller|writeBuffer[85][4]~feeder_combout\);

-- Location: FF_X63_Y30_N9
\sdram_controller|writeBuffer[85][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sdram_controller|writeBuffer[85][4]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|Decoder3~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[85][4]~q\);

-- Location: LCCOMB_X60_Y30_N4
\sdram_controller|Mux27~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux27~13_combout\ = (\sdram_controller|stateCycleCount\(4) & ((\sdram_controller|Mux27~12_combout\ & (\sdram_controller|writeBuffer[87][4]~q\)) # (!\sdram_controller|Mux27~12_combout\ & ((\sdram_controller|writeBuffer[85][4]~q\))))) # 
-- (!\sdram_controller|stateCycleCount\(4) & (\sdram_controller|Mux27~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|stateCycleCount\(4),
	datab => \sdram_controller|Mux27~12_combout\,
	datac => \sdram_controller|writeBuffer[87][4]~q\,
	datad => \sdram_controller|writeBuffer[85][4]~q\,
	combout => \sdram_controller|Mux27~13_combout\);

-- Location: LCCOMB_X59_Y30_N28
\sdram_controller|writeBuffer[67][4]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|writeBuffer[67][4]~feeder_combout\ = \Add0~14_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Add0~14_combout\,
	combout => \sdram_controller|writeBuffer[67][4]~feeder_combout\);

-- Location: FF_X59_Y30_N29
\sdram_controller|writeBuffer[67][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sdram_controller|writeBuffer[67][4]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|Decoder3~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[67][4]~q\);

-- Location: FF_X61_Y30_N17
\sdram_controller|writeBuffer[65][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Add0~14_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder3~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[65][4]~q\);

-- Location: LCCOMB_X61_Y30_N16
\sdram_controller|Mux27~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux27~14_combout\ = (\sdram_controller|stateCycleCount\(1) & ((\sdram_controller|writeBuffer[67][4]~q\) # ((\sdram_controller|stateCycleCount\(4))))) # (!\sdram_controller|stateCycleCount\(1) & (((\sdram_controller|writeBuffer[65][4]~q\ 
-- & !\sdram_controller|stateCycleCount\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|stateCycleCount\(1),
	datab => \sdram_controller|writeBuffer[67][4]~q\,
	datac => \sdram_controller|writeBuffer[65][4]~q\,
	datad => \sdram_controller|stateCycleCount\(4),
	combout => \sdram_controller|Mux27~14_combout\);

-- Location: FF_X60_Y32_N9
\sdram_controller|writeBuffer[83][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Add0~14_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder3~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[83][4]~q\);

-- Location: LCCOMB_X63_Y31_N22
\sdram_controller|writeBuffer[81][4]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|writeBuffer[81][4]~feeder_combout\ = \Add0~14_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Add0~14_combout\,
	combout => \sdram_controller|writeBuffer[81][4]~feeder_combout\);

-- Location: FF_X63_Y31_N23
\sdram_controller|writeBuffer[81][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sdram_controller|writeBuffer[81][4]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|Decoder3~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[81][4]~q\);

-- Location: LCCOMB_X60_Y32_N8
\sdram_controller|Mux27~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux27~15_combout\ = (\sdram_controller|stateCycleCount\(4) & ((\sdram_controller|Mux27~14_combout\ & (\sdram_controller|writeBuffer[83][4]~q\)) # (!\sdram_controller|Mux27~14_combout\ & ((\sdram_controller|writeBuffer[81][4]~q\))))) # 
-- (!\sdram_controller|stateCycleCount\(4) & (\sdram_controller|Mux27~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|stateCycleCount\(4),
	datab => \sdram_controller|Mux27~14_combout\,
	datac => \sdram_controller|writeBuffer[83][4]~q\,
	datad => \sdram_controller|writeBuffer[81][4]~q\,
	combout => \sdram_controller|Mux27~15_combout\);

-- Location: LCCOMB_X60_Y30_N10
\sdram_controller|Mux27~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux27~16_combout\ = (\sdram_controller|stateCycleCount\(2) & ((\sdram_controller|Mux27~13_combout\) # ((\sdram_controller|stateCycleCount\(3))))) # (!\sdram_controller|stateCycleCount\(2) & (((!\sdram_controller|stateCycleCount\(3) & 
-- \sdram_controller|Mux27~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|Mux27~13_combout\,
	datab => \sdram_controller|stateCycleCount\(2),
	datac => \sdram_controller|stateCycleCount\(3),
	datad => \sdram_controller|Mux27~15_combout\,
	combout => \sdram_controller|Mux27~16_combout\);

-- Location: LCCOMB_X58_Y26_N14
\sdram_controller|writeBuffer[75][4]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|writeBuffer[75][4]~feeder_combout\ = \Add0~14_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Add0~14_combout\,
	combout => \sdram_controller|writeBuffer[75][4]~feeder_combout\);

-- Location: FF_X58_Y26_N15
\sdram_controller|writeBuffer[75][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sdram_controller|writeBuffer[75][4]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|Decoder3~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[75][4]~q\);

-- Location: FF_X60_Y26_N21
\sdram_controller|writeBuffer[91][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Add0~14_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder3~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[91][4]~q\);

-- Location: FF_X61_Y27_N9
\sdram_controller|writeBuffer[73][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Add0~14_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder3~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[73][4]~q\);

-- Location: LCCOMB_X61_Y27_N18
\sdram_controller|writeBuffer[89][4]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|writeBuffer[89][4]~feeder_combout\ = \Add0~14_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Add0~14_combout\,
	combout => \sdram_controller|writeBuffer[89][4]~feeder_combout\);

-- Location: FF_X61_Y27_N19
\sdram_controller|writeBuffer[89][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sdram_controller|writeBuffer[89][4]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|Decoder3~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[89][4]~q\);

-- Location: LCCOMB_X61_Y27_N8
\sdram_controller|Mux27~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux27~10_combout\ = (\sdram_controller|stateCycleCount\(4) & ((\sdram_controller|stateCycleCount\(1)) # ((\sdram_controller|writeBuffer[89][4]~q\)))) # (!\sdram_controller|stateCycleCount\(4) & (!\sdram_controller|stateCycleCount\(1) & 
-- (\sdram_controller|writeBuffer[73][4]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|stateCycleCount\(4),
	datab => \sdram_controller|stateCycleCount\(1),
	datac => \sdram_controller|writeBuffer[73][4]~q\,
	datad => \sdram_controller|writeBuffer[89][4]~q\,
	combout => \sdram_controller|Mux27~10_combout\);

-- Location: LCCOMB_X60_Y26_N20
\sdram_controller|Mux27~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux27~11_combout\ = (\sdram_controller|stateCycleCount\(1) & ((\sdram_controller|Mux27~10_combout\ & ((\sdram_controller|writeBuffer[91][4]~q\))) # (!\sdram_controller|Mux27~10_combout\ & (\sdram_controller|writeBuffer[75][4]~q\)))) # 
-- (!\sdram_controller|stateCycleCount\(1) & (((\sdram_controller|Mux27~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|writeBuffer[75][4]~q\,
	datab => \sdram_controller|stateCycleCount\(1),
	datac => \sdram_controller|writeBuffer[91][4]~q\,
	datad => \sdram_controller|Mux27~10_combout\,
	combout => \sdram_controller|Mux27~11_combout\);

-- Location: FF_X65_Y27_N29
\sdram_controller|writeBuffer[77][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Add0~14_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder3~63_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[77][4]~q\);

-- Location: LCCOMB_X64_Y27_N22
\sdram_controller|writeBuffer[93][4]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|writeBuffer[93][4]~feeder_combout\ = \Add0~14_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Add0~14_combout\,
	combout => \sdram_controller|writeBuffer[93][4]~feeder_combout\);

-- Location: FF_X64_Y27_N23
\sdram_controller|writeBuffer[93][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sdram_controller|writeBuffer[93][4]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|Decoder3~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[93][4]~q\);

-- Location: LCCOMB_X65_Y27_N28
\sdram_controller|Mux27~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux27~17_combout\ = (\sdram_controller|stateCycleCount\(1) & (\sdram_controller|stateCycleCount\(4))) # (!\sdram_controller|stateCycleCount\(1) & ((\sdram_controller|stateCycleCount\(4) & ((\sdram_controller|writeBuffer[93][4]~q\))) # 
-- (!\sdram_controller|stateCycleCount\(4) & (\sdram_controller|writeBuffer[77][4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|stateCycleCount\(1),
	datab => \sdram_controller|stateCycleCount\(4),
	datac => \sdram_controller|writeBuffer[77][4]~q\,
	datad => \sdram_controller|writeBuffer[93][4]~q\,
	combout => \sdram_controller|Mux27~17_combout\);

-- Location: LCCOMB_X64_Y26_N28
\sdram_controller|writeBuffer[79][4]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|writeBuffer[79][4]~feeder_combout\ = \Add0~14_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Add0~14_combout\,
	combout => \sdram_controller|writeBuffer[79][4]~feeder_combout\);

-- Location: FF_X64_Y26_N29
\sdram_controller|writeBuffer[79][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sdram_controller|writeBuffer[79][4]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|Decoder3~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[79][4]~q\);

-- Location: FF_X64_Y26_N23
\sdram_controller|writeBuffer[95][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Add0~14_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder3~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[95][4]~q\);

-- Location: LCCOMB_X64_Y26_N22
\sdram_controller|Mux27~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux27~18_combout\ = (\sdram_controller|Mux27~17_combout\ & (((\sdram_controller|writeBuffer[95][4]~q\) # (!\sdram_controller|stateCycleCount\(1))))) # (!\sdram_controller|Mux27~17_combout\ & (\sdram_controller|writeBuffer[79][4]~q\ & 
-- ((\sdram_controller|stateCycleCount\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|Mux27~17_combout\,
	datab => \sdram_controller|writeBuffer[79][4]~q\,
	datac => \sdram_controller|writeBuffer[95][4]~q\,
	datad => \sdram_controller|stateCycleCount\(1),
	combout => \sdram_controller|Mux27~18_combout\);

-- Location: LCCOMB_X61_Y27_N30
\sdram_controller|Mux27~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux27~19_combout\ = (\sdram_controller|Mux27~16_combout\ & (((\sdram_controller|Mux27~18_combout\)) # (!\sdram_controller|stateCycleCount\(3)))) # (!\sdram_controller|Mux27~16_combout\ & (\sdram_controller|stateCycleCount\(3) & 
-- (\sdram_controller|Mux27~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|Mux27~16_combout\,
	datab => \sdram_controller|stateCycleCount\(3),
	datac => \sdram_controller|Mux27~11_combout\,
	datad => \sdram_controller|Mux27~18_combout\,
	combout => \sdram_controller|Mux27~19_combout\);

-- Location: LCCOMB_X58_Y30_N2
\sdram_controller|writeBuffer[3][4]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|writeBuffer[3][4]~feeder_combout\ = \Add0~14_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Add0~14_combout\,
	combout => \sdram_controller|writeBuffer[3][4]~feeder_combout\);

-- Location: FF_X58_Y30_N3
\sdram_controller|writeBuffer[3][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sdram_controller|writeBuffer[3][4]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|Decoder3~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[3][4]~q\);

-- Location: FF_X58_Y30_N29
\sdram_controller|writeBuffer[11][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Add0~14_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder3~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[11][4]~q\);

-- Location: LCCOMB_X62_Y32_N18
\sdram_controller|writeBuffer[9][4]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|writeBuffer[9][4]~feeder_combout\ = \Add0~14_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Add0~14_combout\,
	combout => \sdram_controller|writeBuffer[9][4]~feeder_combout\);

-- Location: FF_X62_Y32_N19
\sdram_controller|writeBuffer[9][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sdram_controller|writeBuffer[9][4]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|Decoder3~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[9][4]~q\);

-- Location: FF_X62_Y30_N21
\sdram_controller|writeBuffer[1][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Add0~14_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder3~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[1][4]~q\);

-- Location: LCCOMB_X62_Y30_N20
\sdram_controller|Mux27~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux27~24_combout\ = (\sdram_controller|stateCycleCount\(3) & ((\sdram_controller|writeBuffer[9][4]~q\) # ((\sdram_controller|stateCycleCount\(1))))) # (!\sdram_controller|stateCycleCount\(3) & (((\sdram_controller|writeBuffer[1][4]~q\ & 
-- !\sdram_controller|stateCycleCount\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|writeBuffer[9][4]~q\,
	datab => \sdram_controller|stateCycleCount\(3),
	datac => \sdram_controller|writeBuffer[1][4]~q\,
	datad => \sdram_controller|stateCycleCount\(1),
	combout => \sdram_controller|Mux27~24_combout\);

-- Location: LCCOMB_X58_Y30_N28
\sdram_controller|Mux27~25\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux27~25_combout\ = (\sdram_controller|stateCycleCount\(1) & ((\sdram_controller|Mux27~24_combout\ & ((\sdram_controller|writeBuffer[11][4]~q\))) # (!\sdram_controller|Mux27~24_combout\ & (\sdram_controller|writeBuffer[3][4]~q\)))) # 
-- (!\sdram_controller|stateCycleCount\(1) & (((\sdram_controller|Mux27~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|stateCycleCount\(1),
	datab => \sdram_controller|writeBuffer[3][4]~q\,
	datac => \sdram_controller|writeBuffer[11][4]~q\,
	datad => \sdram_controller|Mux27~24_combout\,
	combout => \sdram_controller|Mux27~25_combout\);

-- Location: LCCOMB_X63_Y25_N4
\sdram_controller|writeBuffer[7][4]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|writeBuffer[7][4]~feeder_combout\ = \Add0~14_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Add0~14_combout\,
	combout => \sdram_controller|writeBuffer[7][4]~feeder_combout\);

-- Location: FF_X63_Y25_N5
\sdram_controller|writeBuffer[7][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sdram_controller|writeBuffer[7][4]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|Decoder3~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[7][4]~q\);

-- Location: LCCOMB_X66_Y27_N28
\sdram_controller|writeBuffer[13][4]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|writeBuffer[13][4]~feeder_combout\ = \Add0~14_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Add0~14_combout\,
	combout => \sdram_controller|writeBuffer[13][4]~feeder_combout\);

-- Location: FF_X66_Y27_N29
\sdram_controller|writeBuffer[13][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sdram_controller|writeBuffer[13][4]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|Decoder3~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[13][4]~q\);

-- Location: FF_X62_Y28_N31
\sdram_controller|writeBuffer[5][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Add0~14_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder3~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[5][4]~q\);

-- Location: LCCOMB_X62_Y28_N30
\sdram_controller|Mux27~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux27~22_combout\ = (\sdram_controller|stateCycleCount\(1) & (((\sdram_controller|stateCycleCount\(3))))) # (!\sdram_controller|stateCycleCount\(1) & ((\sdram_controller|stateCycleCount\(3) & (\sdram_controller|writeBuffer[13][4]~q\)) # 
-- (!\sdram_controller|stateCycleCount\(3) & ((\sdram_controller|writeBuffer[5][4]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|stateCycleCount\(1),
	datab => \sdram_controller|writeBuffer[13][4]~q\,
	datac => \sdram_controller|writeBuffer[5][4]~q\,
	datad => \sdram_controller|stateCycleCount\(3),
	combout => \sdram_controller|Mux27~22_combout\);

-- Location: FF_X66_Y27_N7
\sdram_controller|writeBuffer[15][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Add0~14_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder3~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[15][4]~q\);

-- Location: LCCOMB_X66_Y27_N6
\sdram_controller|Mux27~23\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux27~23_combout\ = (\sdram_controller|Mux27~22_combout\ & (((\sdram_controller|writeBuffer[15][4]~q\) # (!\sdram_controller|stateCycleCount\(1))))) # (!\sdram_controller|Mux27~22_combout\ & (\sdram_controller|writeBuffer[7][4]~q\ & 
-- ((\sdram_controller|stateCycleCount\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|writeBuffer[7][4]~q\,
	datab => \sdram_controller|Mux27~22_combout\,
	datac => \sdram_controller|writeBuffer[15][4]~q\,
	datad => \sdram_controller|stateCycleCount\(1),
	combout => \sdram_controller|Mux27~23_combout\);

-- Location: LCCOMB_X61_Y30_N22
\sdram_controller|Mux27~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux27~26_combout\ = (\sdram_controller|stateCycleCount\(4) & (\sdram_controller|stateCycleCount\(2))) # (!\sdram_controller|stateCycleCount\(4) & ((\sdram_controller|stateCycleCount\(2) & ((\sdram_controller|Mux27~23_combout\))) # 
-- (!\sdram_controller|stateCycleCount\(2) & (\sdram_controller|Mux27~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|stateCycleCount\(4),
	datab => \sdram_controller|stateCycleCount\(2),
	datac => \sdram_controller|Mux27~25_combout\,
	datad => \sdram_controller|Mux27~23_combout\,
	combout => \sdram_controller|Mux27~26_combout\);

-- Location: LCCOMB_X61_Y26_N4
\sdram_controller|writeBuffer[19][4]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|writeBuffer[19][4]~feeder_combout\ = \Add0~14_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Add0~14_combout\,
	combout => \sdram_controller|writeBuffer[19][4]~feeder_combout\);

-- Location: FF_X61_Y26_N5
\sdram_controller|writeBuffer[19][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sdram_controller|writeBuffer[19][4]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|Decoder3~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[19][4]~q\);

-- Location: FF_X61_Y26_N19
\sdram_controller|writeBuffer[27][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Add0~14_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder3~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[27][4]~q\);

-- Location: LCCOMB_X62_Y31_N22
\sdram_controller|writeBuffer[25][4]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|writeBuffer[25][4]~feeder_combout\ = \Add0~14_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Add0~14_combout\,
	combout => \sdram_controller|writeBuffer[25][4]~feeder_combout\);

-- Location: FF_X62_Y31_N23
\sdram_controller|writeBuffer[25][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sdram_controller|writeBuffer[25][4]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|Decoder3~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[25][4]~q\);

-- Location: FF_X62_Y26_N3
\sdram_controller|writeBuffer[17][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Add0~14_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder3~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[17][4]~q\);

-- Location: LCCOMB_X62_Y26_N2
\sdram_controller|Mux27~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux27~20_combout\ = (\sdram_controller|stateCycleCount\(1) & (((\sdram_controller|stateCycleCount\(3))))) # (!\sdram_controller|stateCycleCount\(1) & ((\sdram_controller|stateCycleCount\(3) & (\sdram_controller|writeBuffer[25][4]~q\)) # 
-- (!\sdram_controller|stateCycleCount\(3) & ((\sdram_controller|writeBuffer[17][4]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|stateCycleCount\(1),
	datab => \sdram_controller|writeBuffer[25][4]~q\,
	datac => \sdram_controller|writeBuffer[17][4]~q\,
	datad => \sdram_controller|stateCycleCount\(3),
	combout => \sdram_controller|Mux27~20_combout\);

-- Location: LCCOMB_X61_Y26_N18
\sdram_controller|Mux27~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux27~21_combout\ = (\sdram_controller|stateCycleCount\(1) & ((\sdram_controller|Mux27~20_combout\ & ((\sdram_controller|writeBuffer[27][4]~q\))) # (!\sdram_controller|Mux27~20_combout\ & (\sdram_controller|writeBuffer[19][4]~q\)))) # 
-- (!\sdram_controller|stateCycleCount\(1) & (((\sdram_controller|Mux27~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|stateCycleCount\(1),
	datab => \sdram_controller|writeBuffer[19][4]~q\,
	datac => \sdram_controller|writeBuffer[27][4]~q\,
	datad => \sdram_controller|Mux27~20_combout\,
	combout => \sdram_controller|Mux27~21_combout\);

-- Location: LCCOMB_X63_Y27_N2
\sdram_controller|writeBuffer[23][4]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|writeBuffer[23][4]~feeder_combout\ = \Add0~14_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Add0~14_combout\,
	combout => \sdram_controller|writeBuffer[23][4]~feeder_combout\);

-- Location: FF_X63_Y27_N3
\sdram_controller|writeBuffer[23][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sdram_controller|writeBuffer[23][4]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|Decoder3~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[23][4]~q\);

-- Location: LCCOMB_X62_Y31_N16
\sdram_controller|writeBuffer[29][4]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|writeBuffer[29][4]~feeder_combout\ = \Add0~14_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Add0~14_combout\,
	combout => \sdram_controller|writeBuffer[29][4]~feeder_combout\);

-- Location: FF_X62_Y31_N17
\sdram_controller|writeBuffer[29][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sdram_controller|writeBuffer[29][4]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|Decoder3~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[29][4]~q\);

-- Location: FF_X63_Y30_N11
\sdram_controller|writeBuffer[21][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Add0~14_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder3~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[21][4]~q\);

-- Location: LCCOMB_X63_Y30_N10
\sdram_controller|Mux27~27\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux27~27_combout\ = (\sdram_controller|stateCycleCount\(3) & ((\sdram_controller|writeBuffer[29][4]~q\) # ((\sdram_controller|stateCycleCount\(1))))) # (!\sdram_controller|stateCycleCount\(3) & (((\sdram_controller|writeBuffer[21][4]~q\ 
-- & !\sdram_controller|stateCycleCount\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|writeBuffer[29][4]~q\,
	datab => \sdram_controller|stateCycleCount\(3),
	datac => \sdram_controller|writeBuffer[21][4]~q\,
	datad => \sdram_controller|stateCycleCount\(1),
	combout => \sdram_controller|Mux27~27_combout\);

-- Location: FF_X62_Y27_N5
\sdram_controller|writeBuffer[31][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Add0~14_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder3~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[31][4]~q\);

-- Location: LCCOMB_X62_Y27_N4
\sdram_controller|Mux27~28\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux27~28_combout\ = (\sdram_controller|Mux27~27_combout\ & (((\sdram_controller|writeBuffer[31][4]~q\) # (!\sdram_controller|stateCycleCount\(1))))) # (!\sdram_controller|Mux27~27_combout\ & (\sdram_controller|writeBuffer[23][4]~q\ & 
-- ((\sdram_controller|stateCycleCount\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|writeBuffer[23][4]~q\,
	datab => \sdram_controller|Mux27~27_combout\,
	datac => \sdram_controller|writeBuffer[31][4]~q\,
	datad => \sdram_controller|stateCycleCount\(1),
	combout => \sdram_controller|Mux27~28_combout\);

-- Location: LCCOMB_X61_Y31_N4
\sdram_controller|Mux27~29\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux27~29_combout\ = (\sdram_controller|stateCycleCount\(4) & ((\sdram_controller|Mux27~26_combout\ & ((\sdram_controller|Mux27~28_combout\))) # (!\sdram_controller|Mux27~26_combout\ & (\sdram_controller|Mux27~21_combout\)))) # 
-- (!\sdram_controller|stateCycleCount\(4) & (\sdram_controller|Mux27~26_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|stateCycleCount\(4),
	datab => \sdram_controller|Mux27~26_combout\,
	datac => \sdram_controller|Mux27~21_combout\,
	datad => \sdram_controller|Mux27~28_combout\,
	combout => \sdram_controller|Mux27~29_combout\);

-- Location: LCCOMB_X61_Y27_N12
\sdram_controller|Mux27~30\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux27~30_combout\ = (\sdram_controller|stateCycleCount\(6) & ((\sdram_controller|Mux27~19_combout\) # ((\sdram_controller|stateCycleCount\(5))))) # (!\sdram_controller|stateCycleCount\(6) & (((!\sdram_controller|stateCycleCount\(5) & 
-- \sdram_controller|Mux27~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|Mux27~19_combout\,
	datab => \sdram_controller|stateCycleCount\(6),
	datac => \sdram_controller|stateCycleCount\(5),
	datad => \sdram_controller|Mux27~29_combout\,
	combout => \sdram_controller|Mux27~30_combout\);

-- Location: LCCOMB_X58_Y26_N16
\sdram_controller|Mux27~41\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux27~41_combout\ = (\sdram_controller|Mux27~30_combout\ & ((\sdram_controller|Mux27~40_combout\) # ((!\sdram_controller|stateCycleCount\(5))))) # (!\sdram_controller|Mux27~30_combout\ & (((\sdram_controller|Mux27~9_combout\ & 
-- \sdram_controller|stateCycleCount\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|Mux27~40_combout\,
	datab => \sdram_controller|Mux27~9_combout\,
	datac => \sdram_controller|Mux27~30_combout\,
	datad => \sdram_controller|stateCycleCount\(5),
	combout => \sdram_controller|Mux27~41_combout\);

-- Location: LCCOMB_X63_Y26_N26
\sdram_controller|Mux27~42\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux27~42_combout\ = (\sdram_controller|Mux27~41_combout\ & \sdram_controller|stateCycleCount\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \sdram_controller|Mux27~41_combout\,
	datad => \sdram_controller|stateCycleCount\(0),
	combout => \sdram_controller|Mux27~42_combout\);

-- Location: LCCOMB_X59_Y23_N10
\Add0~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add0~15_combout\ = (transmitCount(5) & (!\Add0~13\)) # (!transmitCount(5) & ((\Add0~13\) # (GND)))
-- \Add0~16\ = CARRY((!\Add0~13\) # (!transmitCount(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => transmitCount(5),
	datad => VCC,
	cin => \Add0~13\,
	combout => \Add0~15_combout\,
	cout => \Add0~16\);

-- Location: LCCOMB_X59_Y23_N24
\Add0~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add0~17_combout\ = (\state.TRANSMIT~q\ & \Add0~15_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \state.TRANSMIT~q\,
	datad => \Add0~15_combout\,
	combout => \Add0~17_combout\);

-- Location: LCCOMB_X61_Y29_N0
\sdram_controller|writeBuffer[117][5]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|writeBuffer[117][5]~feeder_combout\ = \Add0~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Add0~17_combout\,
	combout => \sdram_controller|writeBuffer[117][5]~feeder_combout\);

-- Location: FF_X61_Y29_N1
\sdram_controller|writeBuffer[117][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sdram_controller|writeBuffer[117][5]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|Decoder3~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[117][5]~q\);

-- Location: FF_X61_Y29_N27
\sdram_controller|writeBuffer[53][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Add0~17_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder3~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[53][5]~q\);

-- Location: LCCOMB_X61_Y29_N26
\sdram_controller|Mux26~31\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux26~31_combout\ = (\sdram_controller|stateCycleCount\(6) & ((\sdram_controller|writeBuffer[117][5]~q\) # ((\sdram_controller|stateCycleCount\(3))))) # (!\sdram_controller|stateCycleCount\(6) & (((\sdram_controller|writeBuffer[53][5]~q\ 
-- & !\sdram_controller|stateCycleCount\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|stateCycleCount\(6),
	datab => \sdram_controller|writeBuffer[117][5]~q\,
	datac => \sdram_controller|writeBuffer[53][5]~q\,
	datad => \sdram_controller|stateCycleCount\(3),
	combout => \sdram_controller|Mux26~31_combout\);

-- Location: FF_X60_Y29_N1
\sdram_controller|writeBuffer[125][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Add0~17_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder3~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[125][5]~q\);

-- Location: LCCOMB_X56_Y27_N12
\sdram_controller|writeBuffer[61][5]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|writeBuffer[61][5]~feeder_combout\ = \Add0~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Add0~17_combout\,
	combout => \sdram_controller|writeBuffer[61][5]~feeder_combout\);

-- Location: FF_X56_Y27_N13
\sdram_controller|writeBuffer[61][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sdram_controller|writeBuffer[61][5]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|Decoder3~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[61][5]~q\);

-- Location: LCCOMB_X60_Y29_N0
\sdram_controller|Mux26~32\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux26~32_combout\ = (\sdram_controller|stateCycleCount\(3) & ((\sdram_controller|Mux26~31_combout\ & (\sdram_controller|writeBuffer[125][5]~q\)) # (!\sdram_controller|Mux26~31_combout\ & ((\sdram_controller|writeBuffer[61][5]~q\))))) # 
-- (!\sdram_controller|stateCycleCount\(3) & (\sdram_controller|Mux26~31_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|stateCycleCount\(3),
	datab => \sdram_controller|Mux26~31_combout\,
	datac => \sdram_controller|writeBuffer[125][5]~q\,
	datad => \sdram_controller|writeBuffer[61][5]~q\,
	combout => \sdram_controller|Mux26~32_combout\);

-- Location: FF_X59_Y23_N25
\sdram_controller|writeBuffer[127][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \Add0~17_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|Decoder3~72_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[127][5]~q\);

-- Location: LCCOMB_X59_Y25_N16
\sdram_controller|writeBuffer[63][5]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|writeBuffer[63][5]~feeder_combout\ = \Add0~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Add0~17_combout\,
	combout => \sdram_controller|writeBuffer[63][5]~feeder_combout\);

-- Location: FF_X59_Y25_N17
\sdram_controller|writeBuffer[63][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sdram_controller|writeBuffer[63][5]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|Decoder3~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[63][5]~q\);

-- Location: FF_X59_Y28_N17
\sdram_controller|writeBuffer[55][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Add0~17_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder3~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[55][5]~q\);

-- Location: LCCOMB_X59_Y28_N16
\sdram_controller|Mux26~38\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux26~38_combout\ = (\sdram_controller|stateCycleCount\(6) & (((\sdram_controller|stateCycleCount\(3))))) # (!\sdram_controller|stateCycleCount\(6) & ((\sdram_controller|stateCycleCount\(3) & (\sdram_controller|writeBuffer[63][5]~q\)) # 
-- (!\sdram_controller|stateCycleCount\(3) & ((\sdram_controller|writeBuffer[55][5]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|writeBuffer[63][5]~q\,
	datab => \sdram_controller|stateCycleCount\(6),
	datac => \sdram_controller|writeBuffer[55][5]~q\,
	datad => \sdram_controller|stateCycleCount\(3),
	combout => \sdram_controller|Mux26~38_combout\);

-- Location: FF_X59_Y28_N27
\sdram_controller|writeBuffer[119][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Add0~17_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder3~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[119][5]~q\);

-- Location: LCCOMB_X59_Y28_N26
\sdram_controller|Mux26~39\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux26~39_combout\ = (\sdram_controller|Mux26~38_combout\ & ((\sdram_controller|writeBuffer[127][5]~q\) # ((!\sdram_controller|stateCycleCount\(6))))) # (!\sdram_controller|Mux26~38_combout\ & (((\sdram_controller|writeBuffer[119][5]~q\ & 
-- \sdram_controller|stateCycleCount\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|writeBuffer[127][5]~q\,
	datab => \sdram_controller|Mux26~38_combout\,
	datac => \sdram_controller|writeBuffer[119][5]~q\,
	datad => \sdram_controller|stateCycleCount\(6),
	combout => \sdram_controller|Mux26~39_combout\);

-- Location: LCCOMB_X62_Y31_N2
\sdram_controller|writeBuffer[29][5]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|writeBuffer[29][5]~feeder_combout\ = \Add0~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Add0~17_combout\,
	combout => \sdram_controller|writeBuffer[29][5]~feeder_combout\);

-- Location: FF_X62_Y31_N3
\sdram_controller|writeBuffer[29][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sdram_controller|writeBuffer[29][5]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|Decoder3~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[29][5]~q\);

-- Location: FF_X64_Y27_N25
\sdram_controller|writeBuffer[93][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Add0~17_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder3~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[93][5]~q\);

-- Location: LCCOMB_X63_Y30_N16
\sdram_controller|writeBuffer[85][5]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|writeBuffer[85][5]~feeder_combout\ = \Add0~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Add0~17_combout\,
	combout => \sdram_controller|writeBuffer[85][5]~feeder_combout\);

-- Location: FF_X63_Y30_N17
\sdram_controller|writeBuffer[85][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sdram_controller|writeBuffer[85][5]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|Decoder3~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[85][5]~q\);

-- Location: FF_X63_Y30_N15
\sdram_controller|writeBuffer[21][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Add0~17_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder3~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[21][5]~q\);

-- Location: LCCOMB_X63_Y30_N14
\sdram_controller|Mux26~35\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux26~35_combout\ = (\sdram_controller|stateCycleCount\(6) & ((\sdram_controller|writeBuffer[85][5]~q\) # ((\sdram_controller|stateCycleCount\(3))))) # (!\sdram_controller|stateCycleCount\(6) & (((\sdram_controller|writeBuffer[21][5]~q\ 
-- & !\sdram_controller|stateCycleCount\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|writeBuffer[85][5]~q\,
	datab => \sdram_controller|stateCycleCount\(6),
	datac => \sdram_controller|writeBuffer[21][5]~q\,
	datad => \sdram_controller|stateCycleCount\(3),
	combout => \sdram_controller|Mux26~35_combout\);

-- Location: LCCOMB_X64_Y27_N24
\sdram_controller|Mux26~36\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux26~36_combout\ = (\sdram_controller|stateCycleCount\(3) & ((\sdram_controller|Mux26~35_combout\ & ((\sdram_controller|writeBuffer[93][5]~q\))) # (!\sdram_controller|Mux26~35_combout\ & (\sdram_controller|writeBuffer[29][5]~q\)))) # 
-- (!\sdram_controller|stateCycleCount\(3) & (((\sdram_controller|Mux26~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|stateCycleCount\(3),
	datab => \sdram_controller|writeBuffer[29][5]~q\,
	datac => \sdram_controller|writeBuffer[93][5]~q\,
	datad => \sdram_controller|Mux26~35_combout\,
	combout => \sdram_controller|Mux26~36_combout\);

-- Location: LCCOMB_X60_Y27_N0
\sdram_controller|writeBuffer[87][5]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|writeBuffer[87][5]~feeder_combout\ = \Add0~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Add0~17_combout\,
	combout => \sdram_controller|writeBuffer[87][5]~feeder_combout\);

-- Location: FF_X60_Y27_N1
\sdram_controller|writeBuffer[87][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sdram_controller|writeBuffer[87][5]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|Decoder3~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[87][5]~q\);

-- Location: FF_X60_Y27_N23
\sdram_controller|writeBuffer[95][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Add0~17_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder3~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[95][5]~q\);

-- Location: FF_X63_Y27_N15
\sdram_controller|writeBuffer[23][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Add0~17_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder3~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[23][5]~q\);

-- Location: LCCOMB_X62_Y27_N14
\sdram_controller|writeBuffer[31][5]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|writeBuffer[31][5]~feeder_combout\ = \Add0~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Add0~17_combout\,
	combout => \sdram_controller|writeBuffer[31][5]~feeder_combout\);

-- Location: FF_X62_Y27_N15
\sdram_controller|writeBuffer[31][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sdram_controller|writeBuffer[31][5]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|Decoder3~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[31][5]~q\);

-- Location: LCCOMB_X63_Y27_N14
\sdram_controller|Mux26~33\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux26~33_combout\ = (\sdram_controller|stateCycleCount\(6) & (\sdram_controller|stateCycleCount\(3))) # (!\sdram_controller|stateCycleCount\(6) & ((\sdram_controller|stateCycleCount\(3) & ((\sdram_controller|writeBuffer[31][5]~q\))) # 
-- (!\sdram_controller|stateCycleCount\(3) & (\sdram_controller|writeBuffer[23][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|stateCycleCount\(6),
	datab => \sdram_controller|stateCycleCount\(3),
	datac => \sdram_controller|writeBuffer[23][5]~q\,
	datad => \sdram_controller|writeBuffer[31][5]~q\,
	combout => \sdram_controller|Mux26~33_combout\);

-- Location: LCCOMB_X60_Y27_N22
\sdram_controller|Mux26~34\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux26~34_combout\ = (\sdram_controller|stateCycleCount\(6) & ((\sdram_controller|Mux26~33_combout\ & ((\sdram_controller|writeBuffer[95][5]~q\))) # (!\sdram_controller|Mux26~33_combout\ & (\sdram_controller|writeBuffer[87][5]~q\)))) # 
-- (!\sdram_controller|stateCycleCount\(6) & (((\sdram_controller|Mux26~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|stateCycleCount\(6),
	datab => \sdram_controller|writeBuffer[87][5]~q\,
	datac => \sdram_controller|writeBuffer[95][5]~q\,
	datad => \sdram_controller|Mux26~33_combout\,
	combout => \sdram_controller|Mux26~34_combout\);

-- Location: LCCOMB_X60_Y31_N12
\sdram_controller|Mux26~37\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux26~37_combout\ = (\sdram_controller|stateCycleCount\(1) & (((\sdram_controller|Mux26~34_combout\) # (\sdram_controller|stateCycleCount\(5))))) # (!\sdram_controller|stateCycleCount\(1) & (\sdram_controller|Mux26~36_combout\ & 
-- ((!\sdram_controller|stateCycleCount\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|stateCycleCount\(1),
	datab => \sdram_controller|Mux26~36_combout\,
	datac => \sdram_controller|Mux26~34_combout\,
	datad => \sdram_controller|stateCycleCount\(5),
	combout => \sdram_controller|Mux26~37_combout\);

-- Location: LCCOMB_X60_Y31_N10
\sdram_controller|Mux26~40\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux26~40_combout\ = (\sdram_controller|stateCycleCount\(5) & ((\sdram_controller|Mux26~37_combout\ & ((\sdram_controller|Mux26~39_combout\))) # (!\sdram_controller|Mux26~37_combout\ & (\sdram_controller|Mux26~32_combout\)))) # 
-- (!\sdram_controller|stateCycleCount\(5) & (((\sdram_controller|Mux26~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|stateCycleCount\(5),
	datab => \sdram_controller|Mux26~32_combout\,
	datac => \sdram_controller|Mux26~39_combout\,
	datad => \sdram_controller|Mux26~37_combout\,
	combout => \sdram_controller|Mux26~40_combout\);

-- Location: LCCOMB_X65_Y27_N14
\sdram_controller|writeBuffer[77][5]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|writeBuffer[77][5]~feeder_combout\ = \Add0~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Add0~17_combout\,
	combout => \sdram_controller|writeBuffer[77][5]~feeder_combout\);

-- Location: FF_X65_Y27_N15
\sdram_controller|writeBuffer[77][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sdram_controller|writeBuffer[77][5]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|Decoder3~63_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[77][5]~q\);

-- Location: FF_X66_Y27_N9
\sdram_controller|writeBuffer[13][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Add0~17_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder3~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[13][5]~q\);

-- Location: LCCOMB_X66_Y27_N8
\sdram_controller|Mux26~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux26~10_combout\ = (\sdram_controller|stateCycleCount\(6) & ((\sdram_controller|writeBuffer[77][5]~q\) # ((\sdram_controller|stateCycleCount\(5))))) # (!\sdram_controller|stateCycleCount\(6) & (((\sdram_controller|writeBuffer[13][5]~q\ 
-- & !\sdram_controller|stateCycleCount\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|stateCycleCount\(6),
	datab => \sdram_controller|writeBuffer[77][5]~q\,
	datac => \sdram_controller|writeBuffer[13][5]~q\,
	datad => \sdram_controller|stateCycleCount\(5),
	combout => \sdram_controller|Mux26~10_combout\);

-- Location: FF_X59_Y27_N1
\sdram_controller|writeBuffer[109][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Add0~17_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder3~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[109][5]~q\);

-- Location: LCCOMB_X58_Y25_N22
\sdram_controller|writeBuffer[45][5]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|writeBuffer[45][5]~feeder_combout\ = \Add0~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Add0~17_combout\,
	combout => \sdram_controller|writeBuffer[45][5]~feeder_combout\);

-- Location: FF_X58_Y25_N23
\sdram_controller|writeBuffer[45][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sdram_controller|writeBuffer[45][5]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|Decoder3~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[45][5]~q\);

-- Location: LCCOMB_X59_Y27_N0
\sdram_controller|Mux26~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux26~11_combout\ = (\sdram_controller|Mux26~10_combout\ & (((\sdram_controller|writeBuffer[109][5]~q\)) # (!\sdram_controller|stateCycleCount\(5)))) # (!\sdram_controller|Mux26~10_combout\ & (\sdram_controller|stateCycleCount\(5) & 
-- ((\sdram_controller|writeBuffer[45][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|Mux26~10_combout\,
	datab => \sdram_controller|stateCycleCount\(5),
	datac => \sdram_controller|writeBuffer[109][5]~q\,
	datad => \sdram_controller|writeBuffer[45][5]~q\,
	combout => \sdram_controller|Mux26~11_combout\);

-- Location: LCCOMB_X56_Y28_N12
\sdram_controller|writeBuffer[47][5]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|writeBuffer[47][5]~feeder_combout\ = \Add0~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Add0~17_combout\,
	combout => \sdram_controller|writeBuffer[47][5]~feeder_combout\);

-- Location: FF_X56_Y28_N13
\sdram_controller|writeBuffer[47][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sdram_controller|writeBuffer[47][5]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|Decoder3~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[47][5]~q\);

-- Location: FF_X56_Y28_N7
\sdram_controller|writeBuffer[111][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Add0~17_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder3~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[111][5]~q\);

-- Location: LCCOMB_X57_Y27_N12
\sdram_controller|writeBuffer[79][5]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|writeBuffer[79][5]~feeder_combout\ = \Add0~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Add0~17_combout\,
	combout => \sdram_controller|writeBuffer[79][5]~feeder_combout\);

-- Location: FF_X57_Y27_N13
\sdram_controller|writeBuffer[79][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sdram_controller|writeBuffer[79][5]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|Decoder3~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[79][5]~q\);

-- Location: FF_X57_Y27_N3
\sdram_controller|writeBuffer[15][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Add0~17_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder3~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[15][5]~q\);

-- Location: LCCOMB_X57_Y27_N2
\sdram_controller|Mux26~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux26~17_combout\ = (\sdram_controller|stateCycleCount\(6) & ((\sdram_controller|writeBuffer[79][5]~q\) # ((\sdram_controller|stateCycleCount\(5))))) # (!\sdram_controller|stateCycleCount\(6) & (((\sdram_controller|writeBuffer[15][5]~q\ 
-- & !\sdram_controller|stateCycleCount\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|writeBuffer[79][5]~q\,
	datab => \sdram_controller|stateCycleCount\(6),
	datac => \sdram_controller|writeBuffer[15][5]~q\,
	datad => \sdram_controller|stateCycleCount\(5),
	combout => \sdram_controller|Mux26~17_combout\);

-- Location: LCCOMB_X56_Y28_N6
\sdram_controller|Mux26~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux26~18_combout\ = (\sdram_controller|stateCycleCount\(5) & ((\sdram_controller|Mux26~17_combout\ & ((\sdram_controller|writeBuffer[111][5]~q\))) # (!\sdram_controller|Mux26~17_combout\ & (\sdram_controller|writeBuffer[47][5]~q\)))) # 
-- (!\sdram_controller|stateCycleCount\(5) & (((\sdram_controller|Mux26~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|writeBuffer[47][5]~q\,
	datab => \sdram_controller|stateCycleCount\(5),
	datac => \sdram_controller|writeBuffer[111][5]~q\,
	datad => \sdram_controller|Mux26~17_combout\,
	combout => \sdram_controller|Mux26~18_combout\);

-- Location: LCCOMB_X62_Y28_N4
\sdram_controller|writeBuffer[69][5]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|writeBuffer[69][5]~feeder_combout\ = \Add0~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Add0~17_combout\,
	combout => \sdram_controller|writeBuffer[69][5]~feeder_combout\);

-- Location: FF_X62_Y28_N5
\sdram_controller|writeBuffer[69][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sdram_controller|writeBuffer[69][5]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|Decoder3~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[69][5]~q\);

-- Location: FF_X61_Y28_N11
\sdram_controller|writeBuffer[101][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Add0~17_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder3~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[101][5]~q\);

-- Location: LCCOMB_X57_Y28_N28
\sdram_controller|writeBuffer[37][5]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|writeBuffer[37][5]~feeder_combout\ = \Add0~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Add0~17_combout\,
	combout => \sdram_controller|writeBuffer[37][5]~feeder_combout\);

-- Location: FF_X57_Y28_N29
\sdram_controller|writeBuffer[37][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sdram_controller|writeBuffer[37][5]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|Decoder3~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[37][5]~q\);

-- Location: FF_X62_Y28_N19
\sdram_controller|writeBuffer[5][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Add0~17_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder3~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[5][5]~q\);

-- Location: LCCOMB_X62_Y28_N18
\sdram_controller|Mux26~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux26~14_combout\ = (\sdram_controller|stateCycleCount\(6) & (((\sdram_controller|stateCycleCount\(5))))) # (!\sdram_controller|stateCycleCount\(6) & ((\sdram_controller|stateCycleCount\(5) & (\sdram_controller|writeBuffer[37][5]~q\)) # 
-- (!\sdram_controller|stateCycleCount\(5) & ((\sdram_controller|writeBuffer[5][5]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|stateCycleCount\(6),
	datab => \sdram_controller|writeBuffer[37][5]~q\,
	datac => \sdram_controller|writeBuffer[5][5]~q\,
	datad => \sdram_controller|stateCycleCount\(5),
	combout => \sdram_controller|Mux26~14_combout\);

-- Location: LCCOMB_X61_Y28_N10
\sdram_controller|Mux26~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux26~15_combout\ = (\sdram_controller|stateCycleCount\(6) & ((\sdram_controller|Mux26~14_combout\ & ((\sdram_controller|writeBuffer[101][5]~q\))) # (!\sdram_controller|Mux26~14_combout\ & (\sdram_controller|writeBuffer[69][5]~q\)))) # 
-- (!\sdram_controller|stateCycleCount\(6) & (((\sdram_controller|Mux26~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|writeBuffer[69][5]~q\,
	datab => \sdram_controller|stateCycleCount\(6),
	datac => \sdram_controller|writeBuffer[101][5]~q\,
	datad => \sdram_controller|Mux26~14_combout\,
	combout => \sdram_controller|Mux26~15_combout\);

-- Location: LCCOMB_X58_Y28_N12
\sdram_controller|writeBuffer[71][5]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|writeBuffer[71][5]~feeder_combout\ = \Add0~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Add0~17_combout\,
	combout => \sdram_controller|writeBuffer[71][5]~feeder_combout\);

-- Location: FF_X58_Y28_N13
\sdram_controller|writeBuffer[71][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sdram_controller|writeBuffer[71][5]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|Decoder3~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[71][5]~q\);

-- Location: FF_X58_Y28_N23
\sdram_controller|writeBuffer[103][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Add0~17_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder3~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[103][5]~q\);

-- Location: LCCOMB_X63_Y25_N26
\sdram_controller|writeBuffer[39][5]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|writeBuffer[39][5]~feeder_combout\ = \Add0~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Add0~17_combout\,
	combout => \sdram_controller|writeBuffer[39][5]~feeder_combout\);

-- Location: FF_X63_Y25_N27
\sdram_controller|writeBuffer[39][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sdram_controller|writeBuffer[39][5]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|Decoder3~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[39][5]~q\);

-- Location: FF_X63_Y25_N17
\sdram_controller|writeBuffer[7][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Add0~17_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder3~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[7][5]~q\);

-- Location: LCCOMB_X63_Y25_N16
\sdram_controller|Mux26~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux26~12_combout\ = (\sdram_controller|stateCycleCount\(6) & (((\sdram_controller|stateCycleCount\(5))))) # (!\sdram_controller|stateCycleCount\(6) & ((\sdram_controller|stateCycleCount\(5) & (\sdram_controller|writeBuffer[39][5]~q\)) # 
-- (!\sdram_controller|stateCycleCount\(5) & ((\sdram_controller|writeBuffer[7][5]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|writeBuffer[39][5]~q\,
	datab => \sdram_controller|stateCycleCount\(6),
	datac => \sdram_controller|writeBuffer[7][5]~q\,
	datad => \sdram_controller|stateCycleCount\(5),
	combout => \sdram_controller|Mux26~12_combout\);

-- Location: LCCOMB_X58_Y28_N22
\sdram_controller|Mux26~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux26~13_combout\ = (\sdram_controller|stateCycleCount\(6) & ((\sdram_controller|Mux26~12_combout\ & ((\sdram_controller|writeBuffer[103][5]~q\))) # (!\sdram_controller|Mux26~12_combout\ & (\sdram_controller|writeBuffer[71][5]~q\)))) # 
-- (!\sdram_controller|stateCycleCount\(6) & (((\sdram_controller|Mux26~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|writeBuffer[71][5]~q\,
	datab => \sdram_controller|stateCycleCount\(6),
	datac => \sdram_controller|writeBuffer[103][5]~q\,
	datad => \sdram_controller|Mux26~12_combout\,
	combout => \sdram_controller|Mux26~13_combout\);

-- Location: LCCOMB_X61_Y28_N28
\sdram_controller|Mux26~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux26~16_combout\ = (\sdram_controller|stateCycleCount\(1) & (((\sdram_controller|stateCycleCount\(3)) # (\sdram_controller|Mux26~13_combout\)))) # (!\sdram_controller|stateCycleCount\(1) & (\sdram_controller|Mux26~15_combout\ & 
-- (!\sdram_controller|stateCycleCount\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|Mux26~15_combout\,
	datab => \sdram_controller|stateCycleCount\(1),
	datac => \sdram_controller|stateCycleCount\(3),
	datad => \sdram_controller|Mux26~13_combout\,
	combout => \sdram_controller|Mux26~16_combout\);

-- Location: LCCOMB_X57_Y28_N18
\sdram_controller|Mux26~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux26~19_combout\ = (\sdram_controller|stateCycleCount\(3) & ((\sdram_controller|Mux26~16_combout\ & ((\sdram_controller|Mux26~18_combout\))) # (!\sdram_controller|Mux26~16_combout\ & (\sdram_controller|Mux26~11_combout\)))) # 
-- (!\sdram_controller|stateCycleCount\(3) & (((\sdram_controller|Mux26~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|stateCycleCount\(3),
	datab => \sdram_controller|Mux26~11_combout\,
	datac => \sdram_controller|Mux26~18_combout\,
	datad => \sdram_controller|Mux26~16_combout\,
	combout => \sdram_controller|Mux26~19_combout\);

-- Location: FF_X60_Y31_N15
\sdram_controller|writeBuffer[65][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Add0~17_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder3~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[65][5]~q\);

-- Location: LCCOMB_X62_Y30_N26
\sdram_controller|writeBuffer[33][5]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|writeBuffer[33][5]~feeder_combout\ = \Add0~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Add0~17_combout\,
	combout => \sdram_controller|writeBuffer[33][5]~feeder_combout\);

-- Location: FF_X62_Y30_N27
\sdram_controller|writeBuffer[33][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sdram_controller|writeBuffer[33][5]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|Decoder3~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[33][5]~q\);

-- Location: FF_X62_Y30_N1
\sdram_controller|writeBuffer[1][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Add0~17_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder3~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[1][5]~q\);

-- Location: LCCOMB_X62_Y30_N0
\sdram_controller|Mux26~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux26~24_combout\ = (\sdram_controller|stateCycleCount\(5) & ((\sdram_controller|writeBuffer[33][5]~q\) # ((\sdram_controller|stateCycleCount\(6))))) # (!\sdram_controller|stateCycleCount\(5) & (((\sdram_controller|writeBuffer[1][5]~q\ & 
-- !\sdram_controller|stateCycleCount\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|writeBuffer[33][5]~q\,
	datab => \sdram_controller|stateCycleCount\(5),
	datac => \sdram_controller|writeBuffer[1][5]~q\,
	datad => \sdram_controller|stateCycleCount\(6),
	combout => \sdram_controller|Mux26~24_combout\);

-- Location: FF_X60_Y31_N29
\sdram_controller|writeBuffer[97][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Add0~17_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder3~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[97][5]~q\);

-- Location: LCCOMB_X60_Y31_N28
\sdram_controller|Mux26~25\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux26~25_combout\ = (\sdram_controller|Mux26~24_combout\ & (((\sdram_controller|writeBuffer[97][5]~q\) # (!\sdram_controller|stateCycleCount\(6))))) # (!\sdram_controller|Mux26~24_combout\ & (\sdram_controller|writeBuffer[65][5]~q\ & 
-- ((\sdram_controller|stateCycleCount\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|writeBuffer[65][5]~q\,
	datab => \sdram_controller|Mux26~24_combout\,
	datac => \sdram_controller|writeBuffer[97][5]~q\,
	datad => \sdram_controller|stateCycleCount\(6),
	combout => \sdram_controller|Mux26~25_combout\);

-- Location: LCCOMB_X61_Y31_N20
\sdram_controller|writeBuffer[73][5]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|writeBuffer[73][5]~feeder_combout\ = \Add0~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Add0~17_combout\,
	combout => \sdram_controller|writeBuffer[73][5]~feeder_combout\);

-- Location: FF_X61_Y31_N21
\sdram_controller|writeBuffer[73][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sdram_controller|writeBuffer[73][5]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|Decoder3~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[73][5]~q\);

-- Location: FF_X61_Y31_N7
\sdram_controller|writeBuffer[105][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Add0~17_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder3~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[105][5]~q\);

-- Location: LCCOMB_X57_Y29_N28
\sdram_controller|writeBuffer[41][5]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|writeBuffer[41][5]~feeder_combout\ = \Add0~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Add0~17_combout\,
	combout => \sdram_controller|writeBuffer[41][5]~feeder_combout\);

-- Location: FF_X57_Y29_N29
\sdram_controller|writeBuffer[41][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sdram_controller|writeBuffer[41][5]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|Decoder3~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[41][5]~q\);

-- Location: FF_X62_Y32_N11
\sdram_controller|writeBuffer[9][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Add0~17_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder3~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[9][5]~q\);

-- Location: LCCOMB_X62_Y32_N10
\sdram_controller|Mux26~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux26~22_combout\ = (\sdram_controller|stateCycleCount\(6) & (((\sdram_controller|stateCycleCount\(5))))) # (!\sdram_controller|stateCycleCount\(6) & ((\sdram_controller|stateCycleCount\(5) & (\sdram_controller|writeBuffer[41][5]~q\)) # 
-- (!\sdram_controller|stateCycleCount\(5) & ((\sdram_controller|writeBuffer[9][5]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|stateCycleCount\(6),
	datab => \sdram_controller|writeBuffer[41][5]~q\,
	datac => \sdram_controller|writeBuffer[9][5]~q\,
	datad => \sdram_controller|stateCycleCount\(5),
	combout => \sdram_controller|Mux26~22_combout\);

-- Location: LCCOMB_X61_Y31_N6
\sdram_controller|Mux26~23\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux26~23_combout\ = (\sdram_controller|stateCycleCount\(6) & ((\sdram_controller|Mux26~22_combout\ & ((\sdram_controller|writeBuffer[105][5]~q\))) # (!\sdram_controller|Mux26~22_combout\ & (\sdram_controller|writeBuffer[73][5]~q\)))) # 
-- (!\sdram_controller|stateCycleCount\(6) & (((\sdram_controller|Mux26~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|stateCycleCount\(6),
	datab => \sdram_controller|writeBuffer[73][5]~q\,
	datac => \sdram_controller|writeBuffer[105][5]~q\,
	datad => \sdram_controller|Mux26~22_combout\,
	combout => \sdram_controller|Mux26~23_combout\);

-- Location: LCCOMB_X60_Y31_N18
\sdram_controller|Mux26~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux26~26_combout\ = (\sdram_controller|stateCycleCount\(1) & (((\sdram_controller|stateCycleCount\(3))))) # (!\sdram_controller|stateCycleCount\(1) & ((\sdram_controller|stateCycleCount\(3) & ((\sdram_controller|Mux26~23_combout\))) # 
-- (!\sdram_controller|stateCycleCount\(3) & (\sdram_controller|Mux26~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|Mux26~25_combout\,
	datab => \sdram_controller|Mux26~23_combout\,
	datac => \sdram_controller|stateCycleCount\(1),
	datad => \sdram_controller|stateCycleCount\(3),
	combout => \sdram_controller|Mux26~26_combout\);

-- Location: LCCOMB_X58_Y26_N30
\sdram_controller|writeBuffer[75][5]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|writeBuffer[75][5]~feeder_combout\ = \Add0~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Add0~17_combout\,
	combout => \sdram_controller|writeBuffer[75][5]~feeder_combout\);

-- Location: FF_X58_Y26_N31
\sdram_controller|writeBuffer[75][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sdram_controller|writeBuffer[75][5]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|Decoder3~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[75][5]~q\);

-- Location: FF_X58_Y27_N13
\sdram_controller|writeBuffer[107][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Add0~17_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder3~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[107][5]~q\);

-- Location: FF_X58_Y27_N3
\sdram_controller|writeBuffer[11][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Add0~17_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder3~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[11][5]~q\);

-- Location: LCCOMB_X57_Y30_N4
\sdram_controller|writeBuffer[43][5]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|writeBuffer[43][5]~feeder_combout\ = \Add0~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Add0~17_combout\,
	combout => \sdram_controller|writeBuffer[43][5]~feeder_combout\);

-- Location: FF_X57_Y30_N5
\sdram_controller|writeBuffer[43][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sdram_controller|writeBuffer[43][5]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|Decoder3~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[43][5]~q\);

-- Location: LCCOMB_X58_Y27_N2
\sdram_controller|Mux26~27\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux26~27_combout\ = (\sdram_controller|stateCycleCount\(6) & (\sdram_controller|stateCycleCount\(5))) # (!\sdram_controller|stateCycleCount\(6) & ((\sdram_controller|stateCycleCount\(5) & ((\sdram_controller|writeBuffer[43][5]~q\))) # 
-- (!\sdram_controller|stateCycleCount\(5) & (\sdram_controller|writeBuffer[11][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|stateCycleCount\(6),
	datab => \sdram_controller|stateCycleCount\(5),
	datac => \sdram_controller|writeBuffer[11][5]~q\,
	datad => \sdram_controller|writeBuffer[43][5]~q\,
	combout => \sdram_controller|Mux26~27_combout\);

-- Location: LCCOMB_X58_Y27_N12
\sdram_controller|Mux26~28\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux26~28_combout\ = (\sdram_controller|stateCycleCount\(6) & ((\sdram_controller|Mux26~27_combout\ & ((\sdram_controller|writeBuffer[107][5]~q\))) # (!\sdram_controller|Mux26~27_combout\ & (\sdram_controller|writeBuffer[75][5]~q\)))) # 
-- (!\sdram_controller|stateCycleCount\(6) & (((\sdram_controller|Mux26~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|stateCycleCount\(6),
	datab => \sdram_controller|writeBuffer[75][5]~q\,
	datac => \sdram_controller|writeBuffer[107][5]~q\,
	datad => \sdram_controller|Mux26~27_combout\,
	combout => \sdram_controller|Mux26~28_combout\);

-- Location: LCCOMB_X56_Y29_N6
\sdram_controller|writeBuffer[35][5]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|writeBuffer[35][5]~feeder_combout\ = \Add0~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Add0~17_combout\,
	combout => \sdram_controller|writeBuffer[35][5]~feeder_combout\);

-- Location: FF_X56_Y29_N7
\sdram_controller|writeBuffer[35][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sdram_controller|writeBuffer[35][5]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|Decoder3~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[35][5]~q\);

-- Location: FF_X58_Y30_N31
\sdram_controller|writeBuffer[3][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Add0~17_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder3~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[3][5]~q\);

-- Location: LCCOMB_X58_Y30_N30
\sdram_controller|Mux26~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux26~20_combout\ = (\sdram_controller|stateCycleCount\(6) & (((\sdram_controller|stateCycleCount\(5))))) # (!\sdram_controller|stateCycleCount\(6) & ((\sdram_controller|stateCycleCount\(5) & (\sdram_controller|writeBuffer[35][5]~q\)) # 
-- (!\sdram_controller|stateCycleCount\(5) & ((\sdram_controller|writeBuffer[3][5]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|stateCycleCount\(6),
	datab => \sdram_controller|writeBuffer[35][5]~q\,
	datac => \sdram_controller|writeBuffer[3][5]~q\,
	datad => \sdram_controller|stateCycleCount\(5),
	combout => \sdram_controller|Mux26~20_combout\);

-- Location: FF_X59_Y30_N25
\sdram_controller|writeBuffer[99][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Add0~17_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder3~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[99][5]~q\);

-- Location: LCCOMB_X59_Y30_N6
\sdram_controller|writeBuffer[67][5]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|writeBuffer[67][5]~feeder_combout\ = \Add0~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Add0~17_combout\,
	combout => \sdram_controller|writeBuffer[67][5]~feeder_combout\);

-- Location: FF_X59_Y30_N7
\sdram_controller|writeBuffer[67][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sdram_controller|writeBuffer[67][5]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|Decoder3~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[67][5]~q\);

-- Location: LCCOMB_X59_Y30_N24
\sdram_controller|Mux26~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux26~21_combout\ = (\sdram_controller|stateCycleCount\(6) & ((\sdram_controller|Mux26~20_combout\ & (\sdram_controller|writeBuffer[99][5]~q\)) # (!\sdram_controller|Mux26~20_combout\ & ((\sdram_controller|writeBuffer[67][5]~q\))))) # 
-- (!\sdram_controller|stateCycleCount\(6) & (\sdram_controller|Mux26~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|stateCycleCount\(6),
	datab => \sdram_controller|Mux26~20_combout\,
	datac => \sdram_controller|writeBuffer[99][5]~q\,
	datad => \sdram_controller|writeBuffer[67][5]~q\,
	combout => \sdram_controller|Mux26~21_combout\);

-- Location: LCCOMB_X60_Y31_N24
\sdram_controller|Mux26~29\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux26~29_combout\ = (\sdram_controller|stateCycleCount\(1) & ((\sdram_controller|Mux26~26_combout\ & (\sdram_controller|Mux26~28_combout\)) # (!\sdram_controller|Mux26~26_combout\ & ((\sdram_controller|Mux26~21_combout\))))) # 
-- (!\sdram_controller|stateCycleCount\(1) & (\sdram_controller|Mux26~26_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|stateCycleCount\(1),
	datab => \sdram_controller|Mux26~26_combout\,
	datac => \sdram_controller|Mux26~28_combout\,
	datad => \sdram_controller|Mux26~21_combout\,
	combout => \sdram_controller|Mux26~29_combout\);

-- Location: LCCOMB_X60_Y31_N22
\sdram_controller|Mux26~30\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux26~30_combout\ = (\sdram_controller|stateCycleCount\(2) & ((\sdram_controller|Mux26~19_combout\) # ((\sdram_controller|stateCycleCount\(4))))) # (!\sdram_controller|stateCycleCount\(2) & (((!\sdram_controller|stateCycleCount\(4) & 
-- \sdram_controller|Mux26~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|Mux26~19_combout\,
	datab => \sdram_controller|stateCycleCount\(2),
	datac => \sdram_controller|stateCycleCount\(4),
	datad => \sdram_controller|Mux26~29_combout\,
	combout => \sdram_controller|Mux26~30_combout\);

-- Location: LCCOMB_X61_Y27_N2
\sdram_controller|writeBuffer[89][5]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|writeBuffer[89][5]~feeder_combout\ = \Add0~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Add0~17_combout\,
	combout => \sdram_controller|writeBuffer[89][5]~feeder_combout\);

-- Location: FF_X61_Y27_N3
\sdram_controller|writeBuffer[89][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sdram_controller|writeBuffer[89][5]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|Decoder3~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[89][5]~q\);

-- Location: FF_X62_Y32_N29
\sdram_controller|writeBuffer[25][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Add0~17_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder3~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[25][5]~q\);

-- Location: LCCOMB_X62_Y32_N28
\sdram_controller|Mux26~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux26~2_combout\ = (\sdram_controller|stateCycleCount\(6) & ((\sdram_controller|writeBuffer[89][5]~q\) # ((\sdram_controller|stateCycleCount\(5))))) # (!\sdram_controller|stateCycleCount\(6) & (((\sdram_controller|writeBuffer[25][5]~q\ & 
-- !\sdram_controller|stateCycleCount\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|stateCycleCount\(6),
	datab => \sdram_controller|writeBuffer[89][5]~q\,
	datac => \sdram_controller|writeBuffer[25][5]~q\,
	datad => \sdram_controller|stateCycleCount\(5),
	combout => \sdram_controller|Mux26~2_combout\);

-- Location: FF_X63_Y28_N17
\sdram_controller|writeBuffer[121][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Add0~17_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder3~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[121][5]~q\);

-- Location: LCCOMB_X56_Y26_N12
\sdram_controller|writeBuffer[57][5]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|writeBuffer[57][5]~feeder_combout\ = \Add0~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Add0~17_combout\,
	combout => \sdram_controller|writeBuffer[57][5]~feeder_combout\);

-- Location: FF_X56_Y26_N13
\sdram_controller|writeBuffer[57][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sdram_controller|writeBuffer[57][5]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|Decoder3~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[57][5]~q\);

-- Location: LCCOMB_X63_Y28_N16
\sdram_controller|Mux26~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux26~3_combout\ = (\sdram_controller|stateCycleCount\(5) & ((\sdram_controller|Mux26~2_combout\ & (\sdram_controller|writeBuffer[121][5]~q\)) # (!\sdram_controller|Mux26~2_combout\ & ((\sdram_controller|writeBuffer[57][5]~q\))))) # 
-- (!\sdram_controller|stateCycleCount\(5) & (\sdram_controller|Mux26~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|stateCycleCount\(5),
	datab => \sdram_controller|Mux26~2_combout\,
	datac => \sdram_controller|writeBuffer[121][5]~q\,
	datad => \sdram_controller|writeBuffer[57][5]~q\,
	combout => \sdram_controller|Mux26~3_combout\);

-- Location: LCCOMB_X63_Y31_N12
\sdram_controller|writeBuffer[81][5]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|writeBuffer[81][5]~feeder_combout\ = \Add0~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Add0~17_combout\,
	combout => \sdram_controller|writeBuffer[81][5]~feeder_combout\);

-- Location: FF_X63_Y31_N13
\sdram_controller|writeBuffer[81][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sdram_controller|writeBuffer[81][5]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|Decoder3~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[81][5]~q\);

-- Location: LCCOMB_X61_Y25_N22
\sdram_controller|writeBuffer[49][5]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|writeBuffer[49][5]~feeder_combout\ = \Add0~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Add0~17_combout\,
	combout => \sdram_controller|writeBuffer[49][5]~feeder_combout\);

-- Location: FF_X61_Y25_N23
\sdram_controller|writeBuffer[49][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sdram_controller|writeBuffer[49][5]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|Decoder3~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[49][5]~q\);

-- Location: FF_X62_Y26_N25
\sdram_controller|writeBuffer[17][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Add0~17_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder3~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[17][5]~q\);

-- Location: LCCOMB_X62_Y26_N24
\sdram_controller|Mux26~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux26~4_combout\ = (\sdram_controller|stateCycleCount\(6) & (((\sdram_controller|stateCycleCount\(5))))) # (!\sdram_controller|stateCycleCount\(6) & ((\sdram_controller|stateCycleCount\(5) & (\sdram_controller|writeBuffer[49][5]~q\)) # 
-- (!\sdram_controller|stateCycleCount\(5) & ((\sdram_controller|writeBuffer[17][5]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|stateCycleCount\(6),
	datab => \sdram_controller|writeBuffer[49][5]~q\,
	datac => \sdram_controller|writeBuffer[17][5]~q\,
	datad => \sdram_controller|stateCycleCount\(5),
	combout => \sdram_controller|Mux26~4_combout\);

-- Location: FF_X64_Y31_N17
\sdram_controller|writeBuffer[113][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Add0~17_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder3~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[113][5]~q\);

-- Location: LCCOMB_X64_Y31_N16
\sdram_controller|Mux26~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux26~5_combout\ = (\sdram_controller|Mux26~4_combout\ & (((\sdram_controller|writeBuffer[113][5]~q\) # (!\sdram_controller|stateCycleCount\(6))))) # (!\sdram_controller|Mux26~4_combout\ & (\sdram_controller|writeBuffer[81][5]~q\ & 
-- ((\sdram_controller|stateCycleCount\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|writeBuffer[81][5]~q\,
	datab => \sdram_controller|Mux26~4_combout\,
	datac => \sdram_controller|writeBuffer[113][5]~q\,
	datad => \sdram_controller|stateCycleCount\(6),
	combout => \sdram_controller|Mux26~5_combout\);

-- Location: LCCOMB_X60_Y31_N30
\sdram_controller|Mux26~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux26~6_combout\ = (\sdram_controller|stateCycleCount\(1) & (((\sdram_controller|stateCycleCount\(3))))) # (!\sdram_controller|stateCycleCount\(1) & ((\sdram_controller|stateCycleCount\(3) & (\sdram_controller|Mux26~3_combout\)) # 
-- (!\sdram_controller|stateCycleCount\(3) & ((\sdram_controller|Mux26~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|Mux26~3_combout\,
	datab => \sdram_controller|Mux26~5_combout\,
	datac => \sdram_controller|stateCycleCount\(1),
	datad => \sdram_controller|stateCycleCount\(3),
	combout => \sdram_controller|Mux26~6_combout\);

-- Location: LCCOMB_X61_Y32_N4
\sdram_controller|writeBuffer[51][5]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|writeBuffer[51][5]~feeder_combout\ = \Add0~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Add0~17_combout\,
	combout => \sdram_controller|writeBuffer[51][5]~feeder_combout\);

-- Location: FF_X61_Y32_N5
\sdram_controller|writeBuffer[51][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sdram_controller|writeBuffer[51][5]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|Decoder3~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[51][5]~q\);

-- Location: FF_X60_Y32_N17
\sdram_controller|writeBuffer[19][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Add0~17_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder3~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[19][5]~q\);

-- Location: LCCOMB_X60_Y32_N16
\sdram_controller|Mux26~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux26~0_combout\ = (\sdram_controller|stateCycleCount\(6) & (((\sdram_controller|stateCycleCount\(5))))) # (!\sdram_controller|stateCycleCount\(6) & ((\sdram_controller|stateCycleCount\(5) & (\sdram_controller|writeBuffer[51][5]~q\)) # 
-- (!\sdram_controller|stateCycleCount\(5) & ((\sdram_controller|writeBuffer[19][5]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|writeBuffer[51][5]~q\,
	datab => \sdram_controller|stateCycleCount\(6),
	datac => \sdram_controller|writeBuffer[19][5]~q\,
	datad => \sdram_controller|stateCycleCount\(5),
	combout => \sdram_controller|Mux26~0_combout\);

-- Location: FF_X61_Y32_N27
\sdram_controller|writeBuffer[115][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Add0~17_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder3~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[115][5]~q\);

-- Location: LCCOMB_X60_Y32_N22
\sdram_controller|writeBuffer[83][5]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|writeBuffer[83][5]~feeder_combout\ = \Add0~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Add0~17_combout\,
	combout => \sdram_controller|writeBuffer[83][5]~feeder_combout\);

-- Location: FF_X60_Y32_N23
\sdram_controller|writeBuffer[83][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sdram_controller|writeBuffer[83][5]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|Decoder3~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[83][5]~q\);

-- Location: LCCOMB_X61_Y32_N26
\sdram_controller|Mux26~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux26~1_combout\ = (\sdram_controller|Mux26~0_combout\ & (((\sdram_controller|writeBuffer[115][5]~q\)) # (!\sdram_controller|stateCycleCount\(6)))) # (!\sdram_controller|Mux26~0_combout\ & (\sdram_controller|stateCycleCount\(6) & 
-- ((\sdram_controller|writeBuffer[83][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|Mux26~0_combout\,
	datab => \sdram_controller|stateCycleCount\(6),
	datac => \sdram_controller|writeBuffer[115][5]~q\,
	datad => \sdram_controller|writeBuffer[83][5]~q\,
	combout => \sdram_controller|Mux26~1_combout\);

-- Location: LCCOMB_X65_Y25_N28
\sdram_controller|writeBuffer[91][5]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|writeBuffer[91][5]~feeder_combout\ = \Add0~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Add0~17_combout\,
	combout => \sdram_controller|writeBuffer[91][5]~feeder_combout\);

-- Location: FF_X65_Y25_N29
\sdram_controller|writeBuffer[91][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sdram_controller|writeBuffer[91][5]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|Decoder3~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[91][5]~q\);

-- Location: FF_X65_Y25_N3
\sdram_controller|writeBuffer[27][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Add0~17_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder3~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[27][5]~q\);

-- Location: LCCOMB_X65_Y25_N2
\sdram_controller|Mux26~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux26~7_combout\ = (\sdram_controller|stateCycleCount\(6) & ((\sdram_controller|writeBuffer[91][5]~q\) # ((\sdram_controller|stateCycleCount\(5))))) # (!\sdram_controller|stateCycleCount\(6) & (((\sdram_controller|writeBuffer[27][5]~q\ & 
-- !\sdram_controller|stateCycleCount\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|stateCycleCount\(6),
	datab => \sdram_controller|writeBuffer[91][5]~q\,
	datac => \sdram_controller|writeBuffer[27][5]~q\,
	datad => \sdram_controller|stateCycleCount\(5),
	combout => \sdram_controller|Mux26~7_combout\);

-- Location: FF_X58_Y25_N1
\sdram_controller|writeBuffer[123][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Add0~17_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder3~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[123][5]~q\);

-- Location: LCCOMB_X59_Y25_N10
\sdram_controller|writeBuffer[59][5]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|writeBuffer[59][5]~feeder_combout\ = \Add0~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Add0~17_combout\,
	combout => \sdram_controller|writeBuffer[59][5]~feeder_combout\);

-- Location: FF_X59_Y25_N11
\sdram_controller|writeBuffer[59][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sdram_controller|writeBuffer[59][5]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|Decoder3~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[59][5]~q\);

-- Location: LCCOMB_X58_Y25_N0
\sdram_controller|Mux26~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux26~8_combout\ = (\sdram_controller|stateCycleCount\(5) & ((\sdram_controller|Mux26~7_combout\ & (\sdram_controller|writeBuffer[123][5]~q\)) # (!\sdram_controller|Mux26~7_combout\ & ((\sdram_controller|writeBuffer[59][5]~q\))))) # 
-- (!\sdram_controller|stateCycleCount\(5) & (\sdram_controller|Mux26~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|stateCycleCount\(5),
	datab => \sdram_controller|Mux26~7_combout\,
	datac => \sdram_controller|writeBuffer[123][5]~q\,
	datad => \sdram_controller|writeBuffer[59][5]~q\,
	combout => \sdram_controller|Mux26~8_combout\);

-- Location: LCCOMB_X60_Y31_N16
\sdram_controller|Mux26~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux26~9_combout\ = (\sdram_controller|Mux26~6_combout\ & (((\sdram_controller|Mux26~8_combout\) # (!\sdram_controller|stateCycleCount\(1))))) # (!\sdram_controller|Mux26~6_combout\ & (\sdram_controller|Mux26~1_combout\ & 
-- (\sdram_controller|stateCycleCount\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|Mux26~6_combout\,
	datab => \sdram_controller|Mux26~1_combout\,
	datac => \sdram_controller|stateCycleCount\(1),
	datad => \sdram_controller|Mux26~8_combout\,
	combout => \sdram_controller|Mux26~9_combout\);

-- Location: LCCOMB_X60_Y31_N8
\sdram_controller|Mux26~41\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux26~41_combout\ = (\sdram_controller|stateCycleCount\(4) & ((\sdram_controller|Mux26~30_combout\ & (\sdram_controller|Mux26~40_combout\)) # (!\sdram_controller|Mux26~30_combout\ & ((\sdram_controller|Mux26~9_combout\))))) # 
-- (!\sdram_controller|stateCycleCount\(4) & (((\sdram_controller|Mux26~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|Mux26~40_combout\,
	datab => \sdram_controller|stateCycleCount\(4),
	datac => \sdram_controller|Mux26~30_combout\,
	datad => \sdram_controller|Mux26~9_combout\,
	combout => \sdram_controller|Mux26~41_combout\);

-- Location: LCCOMB_X60_Y31_N14
\sdram_controller|Mux26~42\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux26~42_combout\ = (\sdram_controller|stateCycleCount\(0) & \sdram_controller|Mux26~41_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|stateCycleCount\(0),
	datab => \sdram_controller|Mux26~41_combout\,
	combout => \sdram_controller|Mux26~42_combout\);

-- Location: LCCOMB_X59_Y23_N12
\Add0~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add0~18_combout\ = (transmitCount(6) & (\Add0~16\ $ (GND))) # (!transmitCount(6) & (!\Add0~16\ & VCC))
-- \Add0~19\ = CARRY((transmitCount(6) & !\Add0~16\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => transmitCount(6),
	datad => VCC,
	cin => \Add0~16\,
	combout => \Add0~18_combout\,
	cout => \Add0~19\);

-- Location: LCCOMB_X59_Y26_N26
\Add0~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add0~20_combout\ = (\state.TRANSMIT~q\ & \Add0~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \state.TRANSMIT~q\,
	datad => \Add0~18_combout\,
	combout => \Add0~20_combout\);

-- Location: LCCOMB_X60_Y29_N18
\sdram_controller|writeBuffer[109][6]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|writeBuffer[109][6]~feeder_combout\ = \Add0~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Add0~20_combout\,
	combout => \sdram_controller|writeBuffer[109][6]~feeder_combout\);

-- Location: FF_X60_Y29_N19
\sdram_controller|writeBuffer[109][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sdram_controller|writeBuffer[109][6]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|Decoder3~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[109][6]~q\);

-- Location: FF_X61_Y31_N29
\sdram_controller|writeBuffer[105][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Add0~20_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder3~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[105][6]~q\);

-- Location: LCCOMB_X61_Y31_N28
\sdram_controller|Mux25~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux25~17_combout\ = (\sdram_controller|stateCycleCount\(2) & ((\sdram_controller|writeBuffer[109][6]~q\) # ((\sdram_controller|stateCycleCount\(4))))) # (!\sdram_controller|stateCycleCount\(2) & 
-- (((\sdram_controller|writeBuffer[105][6]~q\ & !\sdram_controller|stateCycleCount\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|stateCycleCount\(2),
	datab => \sdram_controller|writeBuffer[109][6]~q\,
	datac => \sdram_controller|writeBuffer[105][6]~q\,
	datad => \sdram_controller|stateCycleCount\(4),
	combout => \sdram_controller|Mux25~17_combout\);

-- Location: FF_X60_Y29_N5
\sdram_controller|writeBuffer[125][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Add0~20_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder3~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[125][6]~q\);

-- Location: LCCOMB_X63_Y28_N10
\sdram_controller|writeBuffer[121][6]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|writeBuffer[121][6]~feeder_combout\ = \Add0~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Add0~20_combout\,
	combout => \sdram_controller|writeBuffer[121][6]~feeder_combout\);

-- Location: FF_X63_Y28_N11
\sdram_controller|writeBuffer[121][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sdram_controller|writeBuffer[121][6]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|Decoder3~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[121][6]~q\);

-- Location: LCCOMB_X60_Y29_N4
\sdram_controller|Mux25~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux25~18_combout\ = (\sdram_controller|Mux25~17_combout\ & (((\sdram_controller|writeBuffer[125][6]~q\)) # (!\sdram_controller|stateCycleCount\(4)))) # (!\sdram_controller|Mux25~17_combout\ & (\sdram_controller|stateCycleCount\(4) & 
-- ((\sdram_controller|writeBuffer[121][6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|Mux25~17_combout\,
	datab => \sdram_controller|stateCycleCount\(4),
	datac => \sdram_controller|writeBuffer[125][6]~q\,
	datad => \sdram_controller|writeBuffer[121][6]~q\,
	combout => \sdram_controller|Mux25~18_combout\);

-- Location: LCCOMB_X58_Y25_N12
\sdram_controller|writeBuffer[45][6]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|writeBuffer[45][6]~feeder_combout\ = \Add0~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Add0~20_combout\,
	combout => \sdram_controller|writeBuffer[45][6]~feeder_combout\);

-- Location: FF_X58_Y25_N13
\sdram_controller|writeBuffer[45][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sdram_controller|writeBuffer[45][6]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|Decoder3~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[45][6]~q\);

-- Location: FF_X57_Y29_N11
\sdram_controller|writeBuffer[41][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Add0~20_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder3~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[41][6]~q\);

-- Location: LCCOMB_X57_Y29_N10
\sdram_controller|Mux25~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux25~10_combout\ = (\sdram_controller|stateCycleCount\(2) & ((\sdram_controller|writeBuffer[45][6]~q\) # ((\sdram_controller|stateCycleCount\(4))))) # (!\sdram_controller|stateCycleCount\(2) & (((\sdram_controller|writeBuffer[41][6]~q\ 
-- & !\sdram_controller|stateCycleCount\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|stateCycleCount\(2),
	datab => \sdram_controller|writeBuffer[45][6]~q\,
	datac => \sdram_controller|writeBuffer[41][6]~q\,
	datad => \sdram_controller|stateCycleCount\(4),
	combout => \sdram_controller|Mux25~10_combout\);

-- Location: LCCOMB_X56_Y26_N10
\sdram_controller|writeBuffer[57][6]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|writeBuffer[57][6]~feeder_combout\ = \Add0~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Add0~20_combout\,
	combout => \sdram_controller|writeBuffer[57][6]~feeder_combout\);

-- Location: FF_X56_Y26_N11
\sdram_controller|writeBuffer[57][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sdram_controller|writeBuffer[57][6]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|Decoder3~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[57][6]~q\);

-- Location: FF_X56_Y27_N19
\sdram_controller|writeBuffer[61][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Add0~20_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder3~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[61][6]~q\);

-- Location: LCCOMB_X56_Y27_N18
\sdram_controller|Mux25~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux25~11_combout\ = (\sdram_controller|Mux25~10_combout\ & (((\sdram_controller|writeBuffer[61][6]~q\) # (!\sdram_controller|stateCycleCount\(4))))) # (!\sdram_controller|Mux25~10_combout\ & (\sdram_controller|writeBuffer[57][6]~q\ & 
-- ((\sdram_controller|stateCycleCount\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|Mux25~10_combout\,
	datab => \sdram_controller|writeBuffer[57][6]~q\,
	datac => \sdram_controller|writeBuffer[61][6]~q\,
	datad => \sdram_controller|stateCycleCount\(4),
	combout => \sdram_controller|Mux25~11_combout\);

-- Location: FF_X62_Y32_N3
\sdram_controller|writeBuffer[9][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Add0~20_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder3~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[9][6]~q\);

-- Location: LCCOMB_X62_Y32_N0
\sdram_controller|writeBuffer[25][6]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|writeBuffer[25][6]~feeder_combout\ = \Add0~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Add0~20_combout\,
	combout => \sdram_controller|writeBuffer[25][6]~feeder_combout\);

-- Location: FF_X62_Y32_N1
\sdram_controller|writeBuffer[25][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sdram_controller|writeBuffer[25][6]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|Decoder3~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[25][6]~q\);

-- Location: LCCOMB_X62_Y32_N2
\sdram_controller|Mux25~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux25~14_combout\ = (\sdram_controller|stateCycleCount\(2) & (\sdram_controller|stateCycleCount\(4))) # (!\sdram_controller|stateCycleCount\(2) & ((\sdram_controller|stateCycleCount\(4) & ((\sdram_controller|writeBuffer[25][6]~q\))) # 
-- (!\sdram_controller|stateCycleCount\(4) & (\sdram_controller|writeBuffer[9][6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|stateCycleCount\(2),
	datab => \sdram_controller|stateCycleCount\(4),
	datac => \sdram_controller|writeBuffer[9][6]~q\,
	datad => \sdram_controller|writeBuffer[25][6]~q\,
	combout => \sdram_controller|Mux25~14_combout\);

-- Location: FF_X62_Y31_N13
\sdram_controller|writeBuffer[29][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Add0~20_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder3~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[29][6]~q\);

-- Location: LCCOMB_X66_Y27_N10
\sdram_controller|writeBuffer[13][6]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|writeBuffer[13][6]~feeder_combout\ = \Add0~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Add0~20_combout\,
	combout => \sdram_controller|writeBuffer[13][6]~feeder_combout\);

-- Location: FF_X66_Y27_N11
\sdram_controller|writeBuffer[13][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sdram_controller|writeBuffer[13][6]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|Decoder3~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[13][6]~q\);

-- Location: LCCOMB_X62_Y31_N12
\sdram_controller|Mux25~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux25~15_combout\ = (\sdram_controller|Mux25~14_combout\ & (((\sdram_controller|writeBuffer[29][6]~q\)) # (!\sdram_controller|stateCycleCount\(2)))) # (!\sdram_controller|Mux25~14_combout\ & (\sdram_controller|stateCycleCount\(2) & 
-- ((\sdram_controller|writeBuffer[13][6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|Mux25~14_combout\,
	datab => \sdram_controller|stateCycleCount\(2),
	datac => \sdram_controller|writeBuffer[29][6]~q\,
	datad => \sdram_controller|writeBuffer[13][6]~q\,
	combout => \sdram_controller|Mux25~15_combout\);

-- Location: LCCOMB_X61_Y27_N0
\sdram_controller|writeBuffer[89][6]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|writeBuffer[89][6]~feeder_combout\ = \Add0~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Add0~20_combout\,
	combout => \sdram_controller|writeBuffer[89][6]~feeder_combout\);

-- Location: FF_X61_Y27_N1
\sdram_controller|writeBuffer[89][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sdram_controller|writeBuffer[89][6]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|Decoder3~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[89][6]~q\);

-- Location: FF_X61_Y27_N7
\sdram_controller|writeBuffer[73][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Add0~20_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder3~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[73][6]~q\);

-- Location: LCCOMB_X61_Y27_N6
\sdram_controller|Mux25~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux25~12_combout\ = (\sdram_controller|stateCycleCount\(4) & ((\sdram_controller|writeBuffer[89][6]~q\) # ((\sdram_controller|stateCycleCount\(2))))) # (!\sdram_controller|stateCycleCount\(4) & (((\sdram_controller|writeBuffer[73][6]~q\ 
-- & !\sdram_controller|stateCycleCount\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|stateCycleCount\(4),
	datab => \sdram_controller|writeBuffer[89][6]~q\,
	datac => \sdram_controller|writeBuffer[73][6]~q\,
	datad => \sdram_controller|stateCycleCount\(2),
	combout => \sdram_controller|Mux25~12_combout\);

-- Location: FF_X64_Y27_N7
\sdram_controller|writeBuffer[93][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Add0~20_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder3~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[93][6]~q\);

-- Location: LCCOMB_X65_Y27_N24
\sdram_controller|writeBuffer[77][6]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|writeBuffer[77][6]~feeder_combout\ = \Add0~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Add0~20_combout\,
	combout => \sdram_controller|writeBuffer[77][6]~feeder_combout\);

-- Location: FF_X65_Y27_N25
\sdram_controller|writeBuffer[77][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sdram_controller|writeBuffer[77][6]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|Decoder3~63_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[77][6]~q\);

-- Location: LCCOMB_X64_Y27_N6
\sdram_controller|Mux25~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux25~13_combout\ = (\sdram_controller|Mux25~12_combout\ & (((\sdram_controller|writeBuffer[93][6]~q\)) # (!\sdram_controller|stateCycleCount\(2)))) # (!\sdram_controller|Mux25~12_combout\ & (\sdram_controller|stateCycleCount\(2) & 
-- ((\sdram_controller|writeBuffer[77][6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|Mux25~12_combout\,
	datab => \sdram_controller|stateCycleCount\(2),
	datac => \sdram_controller|writeBuffer[93][6]~q\,
	datad => \sdram_controller|writeBuffer[77][6]~q\,
	combout => \sdram_controller|Mux25~13_combout\);

-- Location: LCCOMB_X63_Y29_N0
\sdram_controller|Mux25~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux25~16_combout\ = (\sdram_controller|stateCycleCount\(5) & (((\sdram_controller|stateCycleCount\(6))))) # (!\sdram_controller|stateCycleCount\(5) & ((\sdram_controller|stateCycleCount\(6) & ((\sdram_controller|Mux25~13_combout\))) # 
-- (!\sdram_controller|stateCycleCount\(6) & (\sdram_controller|Mux25~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|stateCycleCount\(5),
	datab => \sdram_controller|Mux25~15_combout\,
	datac => \sdram_controller|Mux25~13_combout\,
	datad => \sdram_controller|stateCycleCount\(6),
	combout => \sdram_controller|Mux25~16_combout\);

-- Location: LCCOMB_X63_Y29_N26
\sdram_controller|Mux25~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux25~19_combout\ = (\sdram_controller|stateCycleCount\(5) & ((\sdram_controller|Mux25~16_combout\ & (\sdram_controller|Mux25~18_combout\)) # (!\sdram_controller|Mux25~16_combout\ & ((\sdram_controller|Mux25~11_combout\))))) # 
-- (!\sdram_controller|stateCycleCount\(5) & (((\sdram_controller|Mux25~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|Mux25~18_combout\,
	datab => \sdram_controller|Mux25~11_combout\,
	datac => \sdram_controller|stateCycleCount\(5),
	datad => \sdram_controller|Mux25~16_combout\,
	combout => \sdram_controller|Mux25~19_combout\);

-- Location: LCCOMB_X62_Y25_N28
\sdram_controller|writeBuffer[37][6]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|writeBuffer[37][6]~feeder_combout\ = \Add0~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Add0~20_combout\,
	combout => \sdram_controller|writeBuffer[37][6]~feeder_combout\);

-- Location: FF_X62_Y25_N29
\sdram_controller|writeBuffer[37][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sdram_controller|writeBuffer[37][6]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|Decoder3~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[37][6]~q\);

-- Location: FF_X62_Y25_N27
\sdram_controller|writeBuffer[53][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Add0~20_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder3~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[53][6]~q\);

-- Location: FF_X61_Y25_N19
\sdram_controller|writeBuffer[33][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Add0~20_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder3~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[33][6]~q\);

-- Location: LCCOMB_X61_Y25_N28
\sdram_controller|writeBuffer[49][6]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|writeBuffer[49][6]~feeder_combout\ = \Add0~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Add0~20_combout\,
	combout => \sdram_controller|writeBuffer[49][6]~feeder_combout\);

-- Location: FF_X61_Y25_N29
\sdram_controller|writeBuffer[49][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sdram_controller|writeBuffer[49][6]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|Decoder3~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[49][6]~q\);

-- Location: LCCOMB_X61_Y25_N18
\sdram_controller|Mux25~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux25~20_combout\ = (\sdram_controller|stateCycleCount\(2) & (\sdram_controller|stateCycleCount\(4))) # (!\sdram_controller|stateCycleCount\(2) & ((\sdram_controller|stateCycleCount\(4) & ((\sdram_controller|writeBuffer[49][6]~q\))) # 
-- (!\sdram_controller|stateCycleCount\(4) & (\sdram_controller|writeBuffer[33][6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|stateCycleCount\(2),
	datab => \sdram_controller|stateCycleCount\(4),
	datac => \sdram_controller|writeBuffer[33][6]~q\,
	datad => \sdram_controller|writeBuffer[49][6]~q\,
	combout => \sdram_controller|Mux25~20_combout\);

-- Location: LCCOMB_X62_Y25_N26
\sdram_controller|Mux25~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux25~21_combout\ = (\sdram_controller|stateCycleCount\(2) & ((\sdram_controller|Mux25~20_combout\ & ((\sdram_controller|writeBuffer[53][6]~q\))) # (!\sdram_controller|Mux25~20_combout\ & (\sdram_controller|writeBuffer[37][6]~q\)))) # 
-- (!\sdram_controller|stateCycleCount\(2) & (((\sdram_controller|Mux25~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|stateCycleCount\(2),
	datab => \sdram_controller|writeBuffer[37][6]~q\,
	datac => \sdram_controller|writeBuffer[53][6]~q\,
	datad => \sdram_controller|Mux25~20_combout\,
	combout => \sdram_controller|Mux25~21_combout\);

-- Location: LCCOMB_X63_Y31_N30
\sdram_controller|writeBuffer[81][6]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|writeBuffer[81][6]~feeder_combout\ = \Add0~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Add0~20_combout\,
	combout => \sdram_controller|writeBuffer[81][6]~feeder_combout\);

-- Location: FF_X63_Y31_N31
\sdram_controller|writeBuffer[81][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sdram_controller|writeBuffer[81][6]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|Decoder3~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[81][6]~q\);

-- Location: FF_X61_Y30_N9
\sdram_controller|writeBuffer[65][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Add0~20_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder3~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[65][6]~q\);

-- Location: LCCOMB_X61_Y30_N8
\sdram_controller|Mux25~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux25~22_combout\ = (\sdram_controller|stateCycleCount\(4) & ((\sdram_controller|writeBuffer[81][6]~q\) # ((\sdram_controller|stateCycleCount\(2))))) # (!\sdram_controller|stateCycleCount\(4) & (((\sdram_controller|writeBuffer[65][6]~q\ 
-- & !\sdram_controller|stateCycleCount\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|stateCycleCount\(4),
	datab => \sdram_controller|writeBuffer[81][6]~q\,
	datac => \sdram_controller|writeBuffer[65][6]~q\,
	datad => \sdram_controller|stateCycleCount\(2),
	combout => \sdram_controller|Mux25~22_combout\);

-- Location: FF_X63_Y30_N25
\sdram_controller|writeBuffer[85][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Add0~20_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder3~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[85][6]~q\);

-- Location: LCCOMB_X62_Y28_N20
\sdram_controller|writeBuffer[69][6]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|writeBuffer[69][6]~feeder_combout\ = \Add0~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Add0~20_combout\,
	combout => \sdram_controller|writeBuffer[69][6]~feeder_combout\);

-- Location: FF_X62_Y28_N21
\sdram_controller|writeBuffer[69][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sdram_controller|writeBuffer[69][6]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|Decoder3~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[69][6]~q\);

-- Location: LCCOMB_X63_Y30_N24
\sdram_controller|Mux25~23\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux25~23_combout\ = (\sdram_controller|stateCycleCount\(2) & ((\sdram_controller|Mux25~22_combout\ & (\sdram_controller|writeBuffer[85][6]~q\)) # (!\sdram_controller|Mux25~22_combout\ & ((\sdram_controller|writeBuffer[69][6]~q\))))) # 
-- (!\sdram_controller|stateCycleCount\(2) & (\sdram_controller|Mux25~22_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|stateCycleCount\(2),
	datab => \sdram_controller|Mux25~22_combout\,
	datac => \sdram_controller|writeBuffer[85][6]~q\,
	datad => \sdram_controller|writeBuffer[69][6]~q\,
	combout => \sdram_controller|Mux25~23_combout\);

-- Location: LCCOMB_X62_Y28_N22
\sdram_controller|writeBuffer[5][6]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|writeBuffer[5][6]~feeder_combout\ = \Add0~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Add0~20_combout\,
	combout => \sdram_controller|writeBuffer[5][6]~feeder_combout\);

-- Location: FF_X62_Y28_N23
\sdram_controller|writeBuffer[5][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sdram_controller|writeBuffer[5][6]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|Decoder3~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[5][6]~q\);

-- Location: FF_X63_Y30_N31
\sdram_controller|writeBuffer[21][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Add0~20_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder3~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[21][6]~q\);

-- Location: LCCOMB_X62_Y26_N14
\sdram_controller|writeBuffer[17][6]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|writeBuffer[17][6]~feeder_combout\ = \Add0~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Add0~20_combout\,
	combout => \sdram_controller|writeBuffer[17][6]~feeder_combout\);

-- Location: FF_X62_Y26_N15
\sdram_controller|writeBuffer[17][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sdram_controller|writeBuffer[17][6]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|Decoder3~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[17][6]~q\);

-- Location: FF_X62_Y30_N15
\sdram_controller|writeBuffer[1][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Add0~20_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder3~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[1][6]~q\);

-- Location: LCCOMB_X62_Y30_N14
\sdram_controller|Mux25~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux25~24_combout\ = (\sdram_controller|stateCycleCount\(4) & ((\sdram_controller|writeBuffer[17][6]~q\) # ((\sdram_controller|stateCycleCount\(2))))) # (!\sdram_controller|stateCycleCount\(4) & (((\sdram_controller|writeBuffer[1][6]~q\ & 
-- !\sdram_controller|stateCycleCount\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|stateCycleCount\(4),
	datab => \sdram_controller|writeBuffer[17][6]~q\,
	datac => \sdram_controller|writeBuffer[1][6]~q\,
	datad => \sdram_controller|stateCycleCount\(2),
	combout => \sdram_controller|Mux25~24_combout\);

-- Location: LCCOMB_X63_Y30_N30
\sdram_controller|Mux25~25\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux25~25_combout\ = (\sdram_controller|stateCycleCount\(2) & ((\sdram_controller|Mux25~24_combout\ & ((\sdram_controller|writeBuffer[21][6]~q\))) # (!\sdram_controller|Mux25~24_combout\ & (\sdram_controller|writeBuffer[5][6]~q\)))) # 
-- (!\sdram_controller|stateCycleCount\(2) & (((\sdram_controller|Mux25~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|stateCycleCount\(2),
	datab => \sdram_controller|writeBuffer[5][6]~q\,
	datac => \sdram_controller|writeBuffer[21][6]~q\,
	datad => \sdram_controller|Mux25~24_combout\,
	combout => \sdram_controller|Mux25~25_combout\);

-- Location: LCCOMB_X63_Y29_N8
\sdram_controller|Mux25~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux25~26_combout\ = (\sdram_controller|stateCycleCount\(5) & (((\sdram_controller|stateCycleCount\(6))))) # (!\sdram_controller|stateCycleCount\(5) & ((\sdram_controller|stateCycleCount\(6) & (\sdram_controller|Mux25~23_combout\)) # 
-- (!\sdram_controller|stateCycleCount\(6) & ((\sdram_controller|Mux25~25_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|stateCycleCount\(5),
	datab => \sdram_controller|Mux25~23_combout\,
	datac => \sdram_controller|Mux25~25_combout\,
	datad => \sdram_controller|stateCycleCount\(6),
	combout => \sdram_controller|Mux25~26_combout\);

-- Location: FF_X61_Y28_N9
\sdram_controller|writeBuffer[97][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Add0~20_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder3~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[97][6]~q\);

-- Location: LCCOMB_X61_Y28_N6
\sdram_controller|writeBuffer[101][6]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|writeBuffer[101][6]~feeder_combout\ = \Add0~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Add0~20_combout\,
	combout => \sdram_controller|writeBuffer[101][6]~feeder_combout\);

-- Location: FF_X61_Y28_N7
\sdram_controller|writeBuffer[101][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sdram_controller|writeBuffer[101][6]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|Decoder3~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[101][6]~q\);

-- Location: LCCOMB_X61_Y28_N8
\sdram_controller|Mux25~27\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux25~27_combout\ = (\sdram_controller|stateCycleCount\(4) & (\sdram_controller|stateCycleCount\(2))) # (!\sdram_controller|stateCycleCount\(4) & ((\sdram_controller|stateCycleCount\(2) & ((\sdram_controller|writeBuffer[101][6]~q\))) # 
-- (!\sdram_controller|stateCycleCount\(2) & (\sdram_controller|writeBuffer[97][6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|stateCycleCount\(4),
	datab => \sdram_controller|stateCycleCount\(2),
	datac => \sdram_controller|writeBuffer[97][6]~q\,
	datad => \sdram_controller|writeBuffer[101][6]~q\,
	combout => \sdram_controller|Mux25~27_combout\);

-- Location: FF_X63_Y29_N17
\sdram_controller|writeBuffer[117][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Add0~20_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder3~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[117][6]~q\);

-- Location: LCCOMB_X63_Y29_N18
\sdram_controller|writeBuffer[113][6]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|writeBuffer[113][6]~feeder_combout\ = \Add0~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Add0~20_combout\,
	combout => \sdram_controller|writeBuffer[113][6]~feeder_combout\);

-- Location: FF_X63_Y29_N19
\sdram_controller|writeBuffer[113][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sdram_controller|writeBuffer[113][6]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|Decoder3~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[113][6]~q\);

-- Location: LCCOMB_X63_Y29_N16
\sdram_controller|Mux25~28\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux25~28_combout\ = (\sdram_controller|Mux25~27_combout\ & (((\sdram_controller|writeBuffer[117][6]~q\)) # (!\sdram_controller|stateCycleCount\(4)))) # (!\sdram_controller|Mux25~27_combout\ & (\sdram_controller|stateCycleCount\(4) & 
-- ((\sdram_controller|writeBuffer[113][6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|Mux25~27_combout\,
	datab => \sdram_controller|stateCycleCount\(4),
	datac => \sdram_controller|writeBuffer[117][6]~q\,
	datad => \sdram_controller|writeBuffer[113][6]~q\,
	combout => \sdram_controller|Mux25~28_combout\);

-- Location: LCCOMB_X63_Y29_N10
\sdram_controller|Mux25~29\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux25~29_combout\ = (\sdram_controller|stateCycleCount\(5) & ((\sdram_controller|Mux25~26_combout\ & ((\sdram_controller|Mux25~28_combout\))) # (!\sdram_controller|Mux25~26_combout\ & (\sdram_controller|Mux25~21_combout\)))) # 
-- (!\sdram_controller|stateCycleCount\(5) & (((\sdram_controller|Mux25~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|stateCycleCount\(5),
	datab => \sdram_controller|Mux25~21_combout\,
	datac => \sdram_controller|Mux25~26_combout\,
	datad => \sdram_controller|Mux25~28_combout\,
	combout => \sdram_controller|Mux25~29_combout\);

-- Location: LCCOMB_X63_Y29_N20
\sdram_controller|Mux25~30\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux25~30_combout\ = (\sdram_controller|stateCycleCount\(1) & (\sdram_controller|stateCycleCount\(3))) # (!\sdram_controller|stateCycleCount\(1) & ((\sdram_controller|stateCycleCount\(3) & (\sdram_controller|Mux25~19_combout\)) # 
-- (!\sdram_controller|stateCycleCount\(3) & ((\sdram_controller|Mux25~29_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|stateCycleCount\(1),
	datab => \sdram_controller|stateCycleCount\(3),
	datac => \sdram_controller|Mux25~19_combout\,
	datad => \sdram_controller|Mux25~29_combout\,
	combout => \sdram_controller|Mux25~30_combout\);

-- Location: FF_X56_Y29_N17
\sdram_controller|writeBuffer[35][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Add0~20_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder3~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[35][6]~q\);

-- Location: LCCOMB_X58_Y29_N20
\sdram_controller|writeBuffer[39][6]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|writeBuffer[39][6]~feeder_combout\ = \Add0~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Add0~20_combout\,
	combout => \sdram_controller|writeBuffer[39][6]~feeder_combout\);

-- Location: FF_X58_Y29_N21
\sdram_controller|writeBuffer[39][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sdram_controller|writeBuffer[39][6]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|Decoder3~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[39][6]~q\);

-- Location: LCCOMB_X56_Y29_N16
\sdram_controller|Mux25~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux25~0_combout\ = (\sdram_controller|stateCycleCount\(4) & (\sdram_controller|stateCycleCount\(2))) # (!\sdram_controller|stateCycleCount\(4) & ((\sdram_controller|stateCycleCount\(2) & ((\sdram_controller|writeBuffer[39][6]~q\))) # 
-- (!\sdram_controller|stateCycleCount\(2) & (\sdram_controller|writeBuffer[35][6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|stateCycleCount\(4),
	datab => \sdram_controller|stateCycleCount\(2),
	datac => \sdram_controller|writeBuffer[35][6]~q\,
	datad => \sdram_controller|writeBuffer[39][6]~q\,
	combout => \sdram_controller|Mux25~0_combout\);

-- Location: FF_X59_Y28_N31
\sdram_controller|writeBuffer[55][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Add0~20_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder3~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[55][6]~q\);

-- Location: LCCOMB_X61_Y32_N12
\sdram_controller|writeBuffer[51][6]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|writeBuffer[51][6]~feeder_combout\ = \Add0~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Add0~20_combout\,
	combout => \sdram_controller|writeBuffer[51][6]~feeder_combout\);

-- Location: FF_X61_Y32_N13
\sdram_controller|writeBuffer[51][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sdram_controller|writeBuffer[51][6]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|Decoder3~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[51][6]~q\);

-- Location: LCCOMB_X59_Y28_N30
\sdram_controller|Mux25~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux25~1_combout\ = (\sdram_controller|Mux25~0_combout\ & (((\sdram_controller|writeBuffer[55][6]~q\)) # (!\sdram_controller|stateCycleCount\(4)))) # (!\sdram_controller|Mux25~0_combout\ & (\sdram_controller|stateCycleCount\(4) & 
-- ((\sdram_controller|writeBuffer[51][6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|Mux25~0_combout\,
	datab => \sdram_controller|stateCycleCount\(4),
	datac => \sdram_controller|writeBuffer[55][6]~q\,
	datad => \sdram_controller|writeBuffer[51][6]~q\,
	combout => \sdram_controller|Mux25~1_combout\);

-- Location: LCCOMB_X61_Y32_N2
\sdram_controller|writeBuffer[115][6]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|writeBuffer[115][6]~feeder_combout\ = \Add0~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Add0~20_combout\,
	combout => \sdram_controller|writeBuffer[115][6]~feeder_combout\);

-- Location: FF_X61_Y32_N3
\sdram_controller|writeBuffer[115][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sdram_controller|writeBuffer[115][6]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|Decoder3~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[115][6]~q\);

-- Location: LCCOMB_X58_Y28_N16
\sdram_controller|writeBuffer[103][6]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|writeBuffer[103][6]~feeder_combout\ = \Add0~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Add0~20_combout\,
	combout => \sdram_controller|writeBuffer[103][6]~feeder_combout\);

-- Location: FF_X58_Y28_N17
\sdram_controller|writeBuffer[103][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sdram_controller|writeBuffer[103][6]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|Decoder3~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[103][6]~q\);

-- Location: FF_X59_Y30_N21
\sdram_controller|writeBuffer[99][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Add0~20_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder3~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[99][6]~q\);

-- Location: LCCOMB_X59_Y30_N20
\sdram_controller|Mux25~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux25~7_combout\ = (\sdram_controller|stateCycleCount\(4) & (((\sdram_controller|stateCycleCount\(2))))) # (!\sdram_controller|stateCycleCount\(4) & ((\sdram_controller|stateCycleCount\(2) & (\sdram_controller|writeBuffer[103][6]~q\)) # 
-- (!\sdram_controller|stateCycleCount\(2) & ((\sdram_controller|writeBuffer[99][6]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|writeBuffer[103][6]~q\,
	datab => \sdram_controller|stateCycleCount\(4),
	datac => \sdram_controller|writeBuffer[99][6]~q\,
	datad => \sdram_controller|stateCycleCount\(2),
	combout => \sdram_controller|Mux25~7_combout\);

-- Location: FF_X59_Y28_N1
\sdram_controller|writeBuffer[119][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Add0~20_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder3~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[119][6]~q\);

-- Location: LCCOMB_X59_Y28_N0
\sdram_controller|Mux25~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux25~8_combout\ = (\sdram_controller|Mux25~7_combout\ & (((\sdram_controller|writeBuffer[119][6]~q\) # (!\sdram_controller|stateCycleCount\(4))))) # (!\sdram_controller|Mux25~7_combout\ & (\sdram_controller|writeBuffer[115][6]~q\ & 
-- ((\sdram_controller|stateCycleCount\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|writeBuffer[115][6]~q\,
	datab => \sdram_controller|Mux25~7_combout\,
	datac => \sdram_controller|writeBuffer[119][6]~q\,
	datad => \sdram_controller|stateCycleCount\(4),
	combout => \sdram_controller|Mux25~8_combout\);

-- Location: LCCOMB_X60_Y32_N6
\sdram_controller|writeBuffer[83][6]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|writeBuffer[83][6]~feeder_combout\ = \Add0~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Add0~20_combout\,
	combout => \sdram_controller|writeBuffer[83][6]~feeder_combout\);

-- Location: FF_X60_Y32_N7
\sdram_controller|writeBuffer[83][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sdram_controller|writeBuffer[83][6]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|Decoder3~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[83][6]~q\);

-- Location: FF_X59_Y30_N3
\sdram_controller|writeBuffer[67][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Add0~20_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder3~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[67][6]~q\);

-- Location: LCCOMB_X59_Y30_N2
\sdram_controller|Mux25~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux25~2_combout\ = (\sdram_controller|stateCycleCount\(4) & ((\sdram_controller|writeBuffer[83][6]~q\) # ((\sdram_controller|stateCycleCount\(2))))) # (!\sdram_controller|stateCycleCount\(4) & (((\sdram_controller|writeBuffer[67][6]~q\ & 
-- !\sdram_controller|stateCycleCount\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|writeBuffer[83][6]~q\,
	datab => \sdram_controller|stateCycleCount\(4),
	datac => \sdram_controller|writeBuffer[67][6]~q\,
	datad => \sdram_controller|stateCycleCount\(2),
	combout => \sdram_controller|Mux25~2_combout\);

-- Location: FF_X60_Y30_N19
\sdram_controller|writeBuffer[87][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Add0~20_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder3~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[87][6]~q\);

-- Location: LCCOMB_X60_Y30_N0
\sdram_controller|writeBuffer[71][6]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|writeBuffer[71][6]~feeder_combout\ = \Add0~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Add0~20_combout\,
	combout => \sdram_controller|writeBuffer[71][6]~feeder_combout\);

-- Location: FF_X60_Y30_N1
\sdram_controller|writeBuffer[71][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sdram_controller|writeBuffer[71][6]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|Decoder3~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[71][6]~q\);

-- Location: LCCOMB_X60_Y30_N18
\sdram_controller|Mux25~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux25~3_combout\ = (\sdram_controller|Mux25~2_combout\ & (((\sdram_controller|writeBuffer[87][6]~q\)) # (!\sdram_controller|stateCycleCount\(2)))) # (!\sdram_controller|Mux25~2_combout\ & (\sdram_controller|stateCycleCount\(2) & 
-- ((\sdram_controller|writeBuffer[71][6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|Mux25~2_combout\,
	datab => \sdram_controller|stateCycleCount\(2),
	datac => \sdram_controller|writeBuffer[87][6]~q\,
	datad => \sdram_controller|writeBuffer[71][6]~q\,
	combout => \sdram_controller|Mux25~3_combout\);

-- Location: LCCOMB_X63_Y25_N10
\sdram_controller|writeBuffer[7][6]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|writeBuffer[7][6]~feeder_combout\ = \Add0~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Add0~20_combout\,
	combout => \sdram_controller|writeBuffer[7][6]~feeder_combout\);

-- Location: FF_X63_Y25_N11
\sdram_controller|writeBuffer[7][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sdram_controller|writeBuffer[7][6]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|Decoder3~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[7][6]~q\);

-- Location: FF_X63_Y27_N29
\sdram_controller|writeBuffer[23][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Add0~20_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder3~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[23][6]~q\);

-- Location: FF_X66_Y29_N29
\sdram_controller|writeBuffer[3][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Add0~20_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder3~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[3][6]~q\);

-- Location: LCCOMB_X60_Y32_N4
\sdram_controller|writeBuffer[19][6]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|writeBuffer[19][6]~feeder_combout\ = \Add0~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Add0~20_combout\,
	combout => \sdram_controller|writeBuffer[19][6]~feeder_combout\);

-- Location: FF_X60_Y32_N5
\sdram_controller|writeBuffer[19][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sdram_controller|writeBuffer[19][6]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|Decoder3~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[19][6]~q\);

-- Location: LCCOMB_X66_Y29_N28
\sdram_controller|Mux25~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux25~4_combout\ = (\sdram_controller|stateCycleCount\(4) & ((\sdram_controller|stateCycleCount\(2)) # ((\sdram_controller|writeBuffer[19][6]~q\)))) # (!\sdram_controller|stateCycleCount\(4) & (!\sdram_controller|stateCycleCount\(2) & 
-- (\sdram_controller|writeBuffer[3][6]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|stateCycleCount\(4),
	datab => \sdram_controller|stateCycleCount\(2),
	datac => \sdram_controller|writeBuffer[3][6]~q\,
	datad => \sdram_controller|writeBuffer[19][6]~q\,
	combout => \sdram_controller|Mux25~4_combout\);

-- Location: LCCOMB_X63_Y27_N28
\sdram_controller|Mux25~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux25~5_combout\ = (\sdram_controller|stateCycleCount\(2) & ((\sdram_controller|Mux25~4_combout\ & ((\sdram_controller|writeBuffer[23][6]~q\))) # (!\sdram_controller|Mux25~4_combout\ & (\sdram_controller|writeBuffer[7][6]~q\)))) # 
-- (!\sdram_controller|stateCycleCount\(2) & (((\sdram_controller|Mux25~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|stateCycleCount\(2),
	datab => \sdram_controller|writeBuffer[7][6]~q\,
	datac => \sdram_controller|writeBuffer[23][6]~q\,
	datad => \sdram_controller|Mux25~4_combout\,
	combout => \sdram_controller|Mux25~5_combout\);

-- Location: LCCOMB_X63_Y29_N28
\sdram_controller|Mux25~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux25~6_combout\ = (\sdram_controller|stateCycleCount\(6) & ((\sdram_controller|Mux25~3_combout\) # ((\sdram_controller|stateCycleCount\(5))))) # (!\sdram_controller|stateCycleCount\(6) & (((!\sdram_controller|stateCycleCount\(5) & 
-- \sdram_controller|Mux25~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|stateCycleCount\(6),
	datab => \sdram_controller|Mux25~3_combout\,
	datac => \sdram_controller|stateCycleCount\(5),
	datad => \sdram_controller|Mux25~5_combout\,
	combout => \sdram_controller|Mux25~6_combout\);

-- Location: LCCOMB_X63_Y29_N22
\sdram_controller|Mux25~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux25~9_combout\ = (\sdram_controller|stateCycleCount\(5) & ((\sdram_controller|Mux25~6_combout\ & ((\sdram_controller|Mux25~8_combout\))) # (!\sdram_controller|Mux25~6_combout\ & (\sdram_controller|Mux25~1_combout\)))) # 
-- (!\sdram_controller|stateCycleCount\(5) & (((\sdram_controller|Mux25~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|stateCycleCount\(5),
	datab => \sdram_controller|Mux25~1_combout\,
	datac => \sdram_controller|Mux25~8_combout\,
	datad => \sdram_controller|Mux25~6_combout\,
	combout => \sdram_controller|Mux25~9_combout\);

-- Location: LCCOMB_X57_Y30_N14
\sdram_controller|writeBuffer[43][6]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|writeBuffer[43][6]~feeder_combout\ = \Add0~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Add0~20_combout\,
	combout => \sdram_controller|writeBuffer[43][6]~feeder_combout\);

-- Location: FF_X57_Y30_N15
\sdram_controller|writeBuffer[43][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sdram_controller|writeBuffer[43][6]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|Decoder3~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[43][6]~q\);

-- Location: FF_X58_Y30_N5
\sdram_controller|writeBuffer[11][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Add0~20_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder3~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[11][6]~q\);

-- Location: LCCOMB_X58_Y30_N4
\sdram_controller|Mux25~35\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux25~35_combout\ = (\sdram_controller|stateCycleCount\(2) & (((\sdram_controller|stateCycleCount\(5))))) # (!\sdram_controller|stateCycleCount\(2) & ((\sdram_controller|stateCycleCount\(5) & (\sdram_controller|writeBuffer[43][6]~q\)) # 
-- (!\sdram_controller|stateCycleCount\(5) & ((\sdram_controller|writeBuffer[11][6]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|writeBuffer[43][6]~q\,
	datab => \sdram_controller|stateCycleCount\(2),
	datac => \sdram_controller|writeBuffer[11][6]~q\,
	datad => \sdram_controller|stateCycleCount\(5),
	combout => \sdram_controller|Mux25~35_combout\);

-- Location: FF_X58_Y29_N27
\sdram_controller|writeBuffer[47][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Add0~20_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder3~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[47][6]~q\);

-- Location: LCCOMB_X57_Y27_N22
\sdram_controller|writeBuffer[15][6]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|writeBuffer[15][6]~feeder_combout\ = \Add0~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Add0~20_combout\,
	combout => \sdram_controller|writeBuffer[15][6]~feeder_combout\);

-- Location: FF_X57_Y27_N23
\sdram_controller|writeBuffer[15][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sdram_controller|writeBuffer[15][6]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|Decoder3~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[15][6]~q\);

-- Location: LCCOMB_X58_Y29_N26
\sdram_controller|Mux25~36\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux25~36_combout\ = (\sdram_controller|Mux25~35_combout\ & (((\sdram_controller|writeBuffer[47][6]~q\)) # (!\sdram_controller|stateCycleCount\(2)))) # (!\sdram_controller|Mux25~35_combout\ & (\sdram_controller|stateCycleCount\(2) & 
-- ((\sdram_controller|writeBuffer[15][6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|Mux25~35_combout\,
	datab => \sdram_controller|stateCycleCount\(2),
	datac => \sdram_controller|writeBuffer[47][6]~q\,
	datad => \sdram_controller|writeBuffer[15][6]~q\,
	combout => \sdram_controller|Mux25~36_combout\);

-- Location: LCCOMB_X57_Y27_N8
\sdram_controller|writeBuffer[79][6]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|writeBuffer[79][6]~feeder_combout\ = \Add0~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Add0~20_combout\,
	combout => \sdram_controller|writeBuffer[79][6]~feeder_combout\);

-- Location: FF_X57_Y27_N9
\sdram_controller|writeBuffer[79][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sdram_controller|writeBuffer[79][6]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|Decoder3~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[79][6]~q\);

-- Location: FF_X59_Y26_N9
\sdram_controller|writeBuffer[111][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Add0~20_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder3~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[111][6]~q\);

-- Location: FF_X58_Y26_N13
\sdram_controller|writeBuffer[75][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Add0~20_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder3~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[75][6]~q\);

-- Location: LCCOMB_X58_Y27_N26
\sdram_controller|writeBuffer[107][6]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|writeBuffer[107][6]~feeder_combout\ = \Add0~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Add0~20_combout\,
	combout => \sdram_controller|writeBuffer[107][6]~feeder_combout\);

-- Location: FF_X58_Y27_N27
\sdram_controller|writeBuffer[107][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sdram_controller|writeBuffer[107][6]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|Decoder3~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[107][6]~q\);

-- Location: LCCOMB_X58_Y26_N12
\sdram_controller|Mux25~33\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux25~33_combout\ = (\sdram_controller|stateCycleCount\(5) & ((\sdram_controller|stateCycleCount\(2)) # ((\sdram_controller|writeBuffer[107][6]~q\)))) # (!\sdram_controller|stateCycleCount\(5) & (!\sdram_controller|stateCycleCount\(2) & 
-- (\sdram_controller|writeBuffer[75][6]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|stateCycleCount\(5),
	datab => \sdram_controller|stateCycleCount\(2),
	datac => \sdram_controller|writeBuffer[75][6]~q\,
	datad => \sdram_controller|writeBuffer[107][6]~q\,
	combout => \sdram_controller|Mux25~33_combout\);

-- Location: LCCOMB_X59_Y26_N8
\sdram_controller|Mux25~34\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux25~34_combout\ = (\sdram_controller|stateCycleCount\(2) & ((\sdram_controller|Mux25~33_combout\ & ((\sdram_controller|writeBuffer[111][6]~q\))) # (!\sdram_controller|Mux25~33_combout\ & (\sdram_controller|writeBuffer[79][6]~q\)))) # 
-- (!\sdram_controller|stateCycleCount\(2) & (((\sdram_controller|Mux25~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|writeBuffer[79][6]~q\,
	datab => \sdram_controller|stateCycleCount\(2),
	datac => \sdram_controller|writeBuffer[111][6]~q\,
	datad => \sdram_controller|Mux25~33_combout\,
	combout => \sdram_controller|Mux25~34_combout\);

-- Location: LCCOMB_X63_Y29_N6
\sdram_controller|Mux25~37\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux25~37_combout\ = (\sdram_controller|stateCycleCount\(6) & (((\sdram_controller|stateCycleCount\(4)) # (\sdram_controller|Mux25~34_combout\)))) # (!\sdram_controller|stateCycleCount\(6) & (\sdram_controller|Mux25~36_combout\ & 
-- (!\sdram_controller|stateCycleCount\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|stateCycleCount\(6),
	datab => \sdram_controller|Mux25~36_combout\,
	datac => \sdram_controller|stateCycleCount\(4),
	datad => \sdram_controller|Mux25~34_combout\,
	combout => \sdram_controller|Mux25~37_combout\);

-- Location: LCCOMB_X62_Y27_N16
\sdram_controller|writeBuffer[31][6]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|writeBuffer[31][6]~feeder_combout\ = \Add0~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Add0~20_combout\,
	combout => \sdram_controller|writeBuffer[31][6]~feeder_combout\);

-- Location: FF_X62_Y27_N17
\sdram_controller|writeBuffer[31][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sdram_controller|writeBuffer[31][6]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|Decoder3~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[31][6]~q\);

-- Location: FF_X65_Y25_N13
\sdram_controller|writeBuffer[27][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Add0~20_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder3~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[27][6]~q\);

-- Location: LCCOMB_X65_Y25_N12
\sdram_controller|Mux25~31\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux25~31_combout\ = (\sdram_controller|stateCycleCount\(2) & ((\sdram_controller|writeBuffer[31][6]~q\) # ((\sdram_controller|stateCycleCount\(5))))) # (!\sdram_controller|stateCycleCount\(2) & (((\sdram_controller|writeBuffer[27][6]~q\ 
-- & !\sdram_controller|stateCycleCount\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|stateCycleCount\(2),
	datab => \sdram_controller|writeBuffer[31][6]~q\,
	datac => \sdram_controller|writeBuffer[27][6]~q\,
	datad => \sdram_controller|stateCycleCount\(5),
	combout => \sdram_controller|Mux25~31_combout\);

-- Location: FF_X59_Y25_N21
\sdram_controller|writeBuffer[63][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Add0~20_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder3~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[63][6]~q\);

-- Location: LCCOMB_X59_Y25_N18
\sdram_controller|writeBuffer[59][6]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|writeBuffer[59][6]~feeder_combout\ = \Add0~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Add0~20_combout\,
	combout => \sdram_controller|writeBuffer[59][6]~feeder_combout\);

-- Location: FF_X59_Y25_N19
\sdram_controller|writeBuffer[59][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sdram_controller|writeBuffer[59][6]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|Decoder3~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[59][6]~q\);

-- Location: LCCOMB_X59_Y25_N20
\sdram_controller|Mux25~32\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux25~32_combout\ = (\sdram_controller|stateCycleCount\(5) & ((\sdram_controller|Mux25~31_combout\ & (\sdram_controller|writeBuffer[63][6]~q\)) # (!\sdram_controller|Mux25~31_combout\ & ((\sdram_controller|writeBuffer[59][6]~q\))))) # 
-- (!\sdram_controller|stateCycleCount\(5) & (\sdram_controller|Mux25~31_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|stateCycleCount\(5),
	datab => \sdram_controller|Mux25~31_combout\,
	datac => \sdram_controller|writeBuffer[63][6]~q\,
	datad => \sdram_controller|writeBuffer[59][6]~q\,
	combout => \sdram_controller|Mux25~32_combout\);

-- Location: FF_X59_Y26_N27
\sdram_controller|writeBuffer[127][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \Add0~20_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|Decoder3~72_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[127][6]~q\);

-- Location: LCCOMB_X60_Y26_N22
\sdram_controller|writeBuffer[95][6]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|writeBuffer[95][6]~feeder_combout\ = \Add0~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Add0~20_combout\,
	combout => \sdram_controller|writeBuffer[95][6]~feeder_combout\);

-- Location: FF_X60_Y26_N23
\sdram_controller|writeBuffer[95][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sdram_controller|writeBuffer[95][6]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|Decoder3~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[95][6]~q\);

-- Location: FF_X60_Y26_N25
\sdram_controller|writeBuffer[91][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Add0~20_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder3~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[91][6]~q\);

-- Location: LCCOMB_X60_Y26_N24
\sdram_controller|Mux25~38\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux25~38_combout\ = (\sdram_controller|stateCycleCount\(5) & (((\sdram_controller|stateCycleCount\(2))))) # (!\sdram_controller|stateCycleCount\(5) & ((\sdram_controller|stateCycleCount\(2) & (\sdram_controller|writeBuffer[95][6]~q\)) # 
-- (!\sdram_controller|stateCycleCount\(2) & ((\sdram_controller|writeBuffer[91][6]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|writeBuffer[95][6]~q\,
	datab => \sdram_controller|stateCycleCount\(5),
	datac => \sdram_controller|writeBuffer[91][6]~q\,
	datad => \sdram_controller|stateCycleCount\(2),
	combout => \sdram_controller|Mux25~38_combout\);

-- Location: FF_X63_Y28_N1
\sdram_controller|writeBuffer[123][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Add0~20_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder3~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[123][6]~q\);

-- Location: LCCOMB_X63_Y28_N0
\sdram_controller|Mux25~39\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux25~39_combout\ = (\sdram_controller|Mux25~38_combout\ & ((\sdram_controller|writeBuffer[127][6]~q\) # ((!\sdram_controller|stateCycleCount\(5))))) # (!\sdram_controller|Mux25~38_combout\ & (((\sdram_controller|writeBuffer[123][6]~q\ & 
-- \sdram_controller|stateCycleCount\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|writeBuffer[127][6]~q\,
	datab => \sdram_controller|Mux25~38_combout\,
	datac => \sdram_controller|writeBuffer[123][6]~q\,
	datad => \sdram_controller|stateCycleCount\(5),
	combout => \sdram_controller|Mux25~39_combout\);

-- Location: LCCOMB_X63_Y29_N12
\sdram_controller|Mux25~40\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux25~40_combout\ = (\sdram_controller|Mux25~37_combout\ & (((\sdram_controller|Mux25~39_combout\)) # (!\sdram_controller|stateCycleCount\(4)))) # (!\sdram_controller|Mux25~37_combout\ & (\sdram_controller|stateCycleCount\(4) & 
-- (\sdram_controller|Mux25~32_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|Mux25~37_combout\,
	datab => \sdram_controller|stateCycleCount\(4),
	datac => \sdram_controller|Mux25~32_combout\,
	datad => \sdram_controller|Mux25~39_combout\,
	combout => \sdram_controller|Mux25~40_combout\);

-- Location: LCCOMB_X63_Y29_N2
\sdram_controller|Mux25~41\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux25~41_combout\ = (\sdram_controller|stateCycleCount\(1) & ((\sdram_controller|Mux25~30_combout\ & ((\sdram_controller|Mux25~40_combout\))) # (!\sdram_controller|Mux25~30_combout\ & (\sdram_controller|Mux25~9_combout\)))) # 
-- (!\sdram_controller|stateCycleCount\(1) & (\sdram_controller|Mux25~30_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|stateCycleCount\(1),
	datab => \sdram_controller|Mux25~30_combout\,
	datac => \sdram_controller|Mux25~9_combout\,
	datad => \sdram_controller|Mux25~40_combout\,
	combout => \sdram_controller|Mux25~41_combout\);

-- Location: LCCOMB_X63_Y29_N24
\sdram_controller|Mux25~42\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux25~42_combout\ = (\sdram_controller|stateCycleCount\(0) & \sdram_controller|Mux25~41_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \sdram_controller|stateCycleCount\(0),
	datad => \sdram_controller|Mux25~41_combout\,
	combout => \sdram_controller|Mux25~42_combout\);

-- Location: LCCOMB_X59_Y23_N14
\Add0~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add0~21_combout\ = (transmitCount(7) & (!\Add0~19\)) # (!transmitCount(7) & ((\Add0~19\) # (GND)))
-- \Add0~22\ = CARRY((!\Add0~19\) # (!transmitCount(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => transmitCount(7),
	datad => VCC,
	cin => \Add0~19\,
	combout => \Add0~21_combout\,
	cout => \Add0~22\);

-- Location: LCCOMB_X59_Y23_N22
\Add0~23\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add0~23_combout\ = (\state.TRANSMIT~q\ & \Add0~21_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \state.TRANSMIT~q\,
	datac => \Add0~21_combout\,
	combout => \Add0~23_combout\);

-- Location: LCCOMB_X63_Y28_N6
\sdram_controller|writeBuffer[121][7]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|writeBuffer[121][7]~feeder_combout\ = \Add0~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Add0~23_combout\,
	combout => \sdram_controller|writeBuffer[121][7]~feeder_combout\);

-- Location: FF_X63_Y28_N7
\sdram_controller|writeBuffer[121][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sdram_controller|writeBuffer[121][7]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|Decoder3~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[121][7]~q\);

-- Location: FF_X63_Y28_N25
\sdram_controller|writeBuffer[123][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Add0~23_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder3~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[123][7]~q\);

-- Location: LCCOMB_X64_Y31_N6
\sdram_controller|writeBuffer[115][7]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|writeBuffer[115][7]~feeder_combout\ = \Add0~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Add0~23_combout\,
	combout => \sdram_controller|writeBuffer[115][7]~feeder_combout\);

-- Location: FF_X64_Y31_N7
\sdram_controller|writeBuffer[115][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sdram_controller|writeBuffer[115][7]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|Decoder3~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[115][7]~q\);

-- Location: FF_X64_Y31_N21
\sdram_controller|writeBuffer[113][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Add0~23_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder3~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[113][7]~q\);

-- Location: LCCOMB_X64_Y31_N20
\sdram_controller|Mux24~33\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux24~33_combout\ = (\sdram_controller|stateCycleCount\(3) & (((\sdram_controller|stateCycleCount\(1))))) # (!\sdram_controller|stateCycleCount\(3) & ((\sdram_controller|stateCycleCount\(1) & (\sdram_controller|writeBuffer[115][7]~q\)) # 
-- (!\sdram_controller|stateCycleCount\(1) & ((\sdram_controller|writeBuffer[113][7]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|writeBuffer[115][7]~q\,
	datab => \sdram_controller|stateCycleCount\(3),
	datac => \sdram_controller|writeBuffer[113][7]~q\,
	datad => \sdram_controller|stateCycleCount\(1),
	combout => \sdram_controller|Mux24~33_combout\);

-- Location: LCCOMB_X63_Y28_N24
\sdram_controller|Mux24~34\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux24~34_combout\ = (\sdram_controller|stateCycleCount\(3) & ((\sdram_controller|Mux24~33_combout\ & ((\sdram_controller|writeBuffer[123][7]~q\))) # (!\sdram_controller|Mux24~33_combout\ & (\sdram_controller|writeBuffer[121][7]~q\)))) # 
-- (!\sdram_controller|stateCycleCount\(3) & (((\sdram_controller|Mux24~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|writeBuffer[121][7]~q\,
	datab => \sdram_controller|stateCycleCount\(3),
	datac => \sdram_controller|writeBuffer[123][7]~q\,
	datad => \sdram_controller|Mux24~33_combout\,
	combout => \sdram_controller|Mux24~34_combout\);

-- Location: LCCOMB_X61_Y31_N14
\sdram_controller|writeBuffer[105][7]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|writeBuffer[105][7]~feeder_combout\ = \Add0~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Add0~23_combout\,
	combout => \sdram_controller|writeBuffer[105][7]~feeder_combout\);

-- Location: FF_X61_Y31_N15
\sdram_controller|writeBuffer[105][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sdram_controller|writeBuffer[105][7]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|Decoder3~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[105][7]~q\);

-- Location: FF_X58_Y31_N27
\sdram_controller|writeBuffer[97][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Add0~23_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder3~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[97][7]~q\);

-- Location: LCCOMB_X58_Y31_N20
\sdram_controller|writeBuffer[99][7]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|writeBuffer[99][7]~feeder_combout\ = \Add0~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Add0~23_combout\,
	combout => \sdram_controller|writeBuffer[99][7]~feeder_combout\);

-- Location: FF_X58_Y31_N21
\sdram_controller|writeBuffer[99][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sdram_controller|writeBuffer[99][7]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|Decoder3~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[99][7]~q\);

-- Location: LCCOMB_X58_Y31_N26
\sdram_controller|Mux24~35\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux24~35_combout\ = (\sdram_controller|stateCycleCount\(3) & (\sdram_controller|stateCycleCount\(1))) # (!\sdram_controller|stateCycleCount\(3) & ((\sdram_controller|stateCycleCount\(1) & ((\sdram_controller|writeBuffer[99][7]~q\))) # 
-- (!\sdram_controller|stateCycleCount\(1) & (\sdram_controller|writeBuffer[97][7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|stateCycleCount\(3),
	datab => \sdram_controller|stateCycleCount\(1),
	datac => \sdram_controller|writeBuffer[97][7]~q\,
	datad => \sdram_controller|writeBuffer[99][7]~q\,
	combout => \sdram_controller|Mux24~35_combout\);

-- Location: FF_X58_Y27_N5
\sdram_controller|writeBuffer[107][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Add0~23_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder3~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[107][7]~q\);

-- Location: LCCOMB_X58_Y27_N4
\sdram_controller|Mux24~36\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux24~36_combout\ = (\sdram_controller|Mux24~35_combout\ & (((\sdram_controller|writeBuffer[107][7]~q\) # (!\sdram_controller|stateCycleCount\(3))))) # (!\sdram_controller|Mux24~35_combout\ & (\sdram_controller|writeBuffer[105][7]~q\ & 
-- ((\sdram_controller|stateCycleCount\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|writeBuffer[105][7]~q\,
	datab => \sdram_controller|Mux24~35_combout\,
	datac => \sdram_controller|writeBuffer[107][7]~q\,
	datad => \sdram_controller|stateCycleCount\(3),
	combout => \sdram_controller|Mux24~36_combout\);

-- Location: LCCOMB_X59_Y27_N6
\sdram_controller|Mux24~37\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux24~37_combout\ = (\sdram_controller|stateCycleCount\(2) & (((\sdram_controller|stateCycleCount\(4))))) # (!\sdram_controller|stateCycleCount\(2) & ((\sdram_controller|stateCycleCount\(4) & (\sdram_controller|Mux24~34_combout\)) # 
-- (!\sdram_controller|stateCycleCount\(4) & ((\sdram_controller|Mux24~36_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|Mux24~34_combout\,
	datab => \sdram_controller|Mux24~36_combout\,
	datac => \sdram_controller|stateCycleCount\(2),
	datad => \sdram_controller|stateCycleCount\(4),
	combout => \sdram_controller|Mux24~37_combout\);

-- Location: FF_X59_Y23_N23
\sdram_controller|writeBuffer[127][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \Add0~23_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|Decoder3~72_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[127][7]~q\);

-- Location: FF_X59_Y29_N25
\sdram_controller|writeBuffer[117][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Add0~23_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder3~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[117][7]~q\);

-- Location: LCCOMB_X59_Y29_N18
\sdram_controller|writeBuffer[119][7]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|writeBuffer[119][7]~feeder_combout\ = \Add0~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Add0~23_combout\,
	combout => \sdram_controller|writeBuffer[119][7]~feeder_combout\);

-- Location: FF_X59_Y29_N19
\sdram_controller|writeBuffer[119][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sdram_controller|writeBuffer[119][7]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|Decoder3~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[119][7]~q\);

-- Location: LCCOMB_X59_Y29_N24
\sdram_controller|Mux24~38\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux24~38_combout\ = (\sdram_controller|stateCycleCount\(1) & ((\sdram_controller|stateCycleCount\(3)) # ((\sdram_controller|writeBuffer[119][7]~q\)))) # (!\sdram_controller|stateCycleCount\(1) & (!\sdram_controller|stateCycleCount\(3) & 
-- (\sdram_controller|writeBuffer[117][7]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|stateCycleCount\(1),
	datab => \sdram_controller|stateCycleCount\(3),
	datac => \sdram_controller|writeBuffer[117][7]~q\,
	datad => \sdram_controller|writeBuffer[119][7]~q\,
	combout => \sdram_controller|Mux24~38_combout\);

-- Location: FF_X56_Y25_N27
\sdram_controller|writeBuffer[125][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Add0~23_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder3~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[125][7]~q\);

-- Location: LCCOMB_X56_Y25_N26
\sdram_controller|Mux24~39\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux24~39_combout\ = (\sdram_controller|Mux24~38_combout\ & ((\sdram_controller|writeBuffer[127][7]~q\) # ((!\sdram_controller|stateCycleCount\(3))))) # (!\sdram_controller|Mux24~38_combout\ & (((\sdram_controller|writeBuffer[125][7]~q\ & 
-- \sdram_controller|stateCycleCount\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|writeBuffer[127][7]~q\,
	datab => \sdram_controller|Mux24~38_combout\,
	datac => \sdram_controller|writeBuffer[125][7]~q\,
	datad => \sdram_controller|stateCycleCount\(3),
	combout => \sdram_controller|Mux24~39_combout\);

-- Location: FF_X59_Y31_N9
\sdram_controller|writeBuffer[101][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Add0~23_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder3~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[101][7]~q\);

-- Location: LCCOMB_X58_Y28_N18
\sdram_controller|writeBuffer[103][7]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|writeBuffer[103][7]~feeder_combout\ = \Add0~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Add0~23_combout\,
	combout => \sdram_controller|writeBuffer[103][7]~feeder_combout\);

-- Location: FF_X58_Y28_N19
\sdram_controller|writeBuffer[103][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sdram_controller|writeBuffer[103][7]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|Decoder3~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[103][7]~q\);

-- Location: LCCOMB_X59_Y31_N8
\sdram_controller|Mux24~31\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux24~31_combout\ = (\sdram_controller|stateCycleCount\(1) & ((\sdram_controller|stateCycleCount\(3)) # ((\sdram_controller|writeBuffer[103][7]~q\)))) # (!\sdram_controller|stateCycleCount\(1) & (!\sdram_controller|stateCycleCount\(3) & 
-- (\sdram_controller|writeBuffer[101][7]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|stateCycleCount\(1),
	datab => \sdram_controller|stateCycleCount\(3),
	datac => \sdram_controller|writeBuffer[101][7]~q\,
	datad => \sdram_controller|writeBuffer[103][7]~q\,
	combout => \sdram_controller|Mux24~31_combout\);

-- Location: FF_X59_Y27_N29
\sdram_controller|writeBuffer[111][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Add0~23_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder3~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[111][7]~q\);

-- Location: LCCOMB_X59_Y27_N10
\sdram_controller|writeBuffer[109][7]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|writeBuffer[109][7]~feeder_combout\ = \Add0~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Add0~23_combout\,
	combout => \sdram_controller|writeBuffer[109][7]~feeder_combout\);

-- Location: FF_X59_Y27_N11
\sdram_controller|writeBuffer[109][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sdram_controller|writeBuffer[109][7]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|Decoder3~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[109][7]~q\);

-- Location: LCCOMB_X59_Y27_N28
\sdram_controller|Mux24~32\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux24~32_combout\ = (\sdram_controller|stateCycleCount\(3) & ((\sdram_controller|Mux24~31_combout\ & (\sdram_controller|writeBuffer[111][7]~q\)) # (!\sdram_controller|Mux24~31_combout\ & ((\sdram_controller|writeBuffer[109][7]~q\))))) # 
-- (!\sdram_controller|stateCycleCount\(3) & (\sdram_controller|Mux24~31_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|stateCycleCount\(3),
	datab => \sdram_controller|Mux24~31_combout\,
	datac => \sdram_controller|writeBuffer[111][7]~q\,
	datad => \sdram_controller|writeBuffer[109][7]~q\,
	combout => \sdram_controller|Mux24~32_combout\);

-- Location: LCCOMB_X59_Y27_N24
\sdram_controller|Mux24~40\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux24~40_combout\ = (\sdram_controller|Mux24~37_combout\ & ((\sdram_controller|Mux24~39_combout\) # ((!\sdram_controller|stateCycleCount\(2))))) # (!\sdram_controller|Mux24~37_combout\ & (((\sdram_controller|stateCycleCount\(2) & 
-- \sdram_controller|Mux24~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|Mux24~37_combout\,
	datab => \sdram_controller|Mux24~39_combout\,
	datac => \sdram_controller|stateCycleCount\(2),
	datad => \sdram_controller|Mux24~32_combout\,
	combout => \sdram_controller|Mux24~40_combout\);

-- Location: FF_X61_Y27_N23
\sdram_controller|writeBuffer[73][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Add0~23_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder3~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[73][7]~q\);

-- Location: LCCOMB_X61_Y27_N16
\sdram_controller|writeBuffer[89][7]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|writeBuffer[89][7]~feeder_combout\ = \Add0~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Add0~23_combout\,
	combout => \sdram_controller|writeBuffer[89][7]~feeder_combout\);

-- Location: FF_X61_Y27_N17
\sdram_controller|writeBuffer[89][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sdram_controller|writeBuffer[89][7]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|Decoder3~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[89][7]~q\);

-- Location: LCCOMB_X61_Y27_N22
\sdram_controller|Mux24~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux24~0_combout\ = (\sdram_controller|stateCycleCount\(4) & ((\sdram_controller|stateCycleCount\(1)) # ((\sdram_controller|writeBuffer[89][7]~q\)))) # (!\sdram_controller|stateCycleCount\(4) & (!\sdram_controller|stateCycleCount\(1) & 
-- (\sdram_controller|writeBuffer[73][7]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|stateCycleCount\(4),
	datab => \sdram_controller|stateCycleCount\(1),
	datac => \sdram_controller|writeBuffer[73][7]~q\,
	datad => \sdram_controller|writeBuffer[89][7]~q\,
	combout => \sdram_controller|Mux24~0_combout\);

-- Location: FF_X60_Y26_N31
\sdram_controller|writeBuffer[91][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Add0~23_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder3~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[91][7]~q\);

-- Location: LCCOMB_X58_Y26_N6
\sdram_controller|writeBuffer[75][7]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|writeBuffer[75][7]~feeder_combout\ = \Add0~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Add0~23_combout\,
	combout => \sdram_controller|writeBuffer[75][7]~feeder_combout\);

-- Location: FF_X58_Y26_N7
\sdram_controller|writeBuffer[75][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sdram_controller|writeBuffer[75][7]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|Decoder3~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[75][7]~q\);

-- Location: LCCOMB_X60_Y26_N30
\sdram_controller|Mux24~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux24~1_combout\ = (\sdram_controller|Mux24~0_combout\ & (((\sdram_controller|writeBuffer[91][7]~q\)) # (!\sdram_controller|stateCycleCount\(1)))) # (!\sdram_controller|Mux24~0_combout\ & (\sdram_controller|stateCycleCount\(1) & 
-- ((\sdram_controller|writeBuffer[75][7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|Mux24~0_combout\,
	datab => \sdram_controller|stateCycleCount\(1),
	datac => \sdram_controller|writeBuffer[91][7]~q\,
	datad => \sdram_controller|writeBuffer[75][7]~q\,
	combout => \sdram_controller|Mux24~1_combout\);

-- Location: LCCOMB_X60_Y30_N28
\sdram_controller|writeBuffer[71][7]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|writeBuffer[71][7]~feeder_combout\ = \Add0~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Add0~23_combout\,
	combout => \sdram_controller|writeBuffer[71][7]~feeder_combout\);

-- Location: FF_X60_Y30_N29
\sdram_controller|writeBuffer[71][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sdram_controller|writeBuffer[71][7]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|Decoder3~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[71][7]~q\);

-- Location: FF_X61_Y30_N15
\sdram_controller|writeBuffer[69][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Add0~23_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder3~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[69][7]~q\);

-- Location: LCCOMB_X61_Y30_N14
\sdram_controller|Mux24~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux24~2_combout\ = (\sdram_controller|stateCycleCount\(1) & ((\sdram_controller|writeBuffer[71][7]~q\) # ((\sdram_controller|stateCycleCount\(4))))) # (!\sdram_controller|stateCycleCount\(1) & (((\sdram_controller|writeBuffer[69][7]~q\ & 
-- !\sdram_controller|stateCycleCount\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|stateCycleCount\(1),
	datab => \sdram_controller|writeBuffer[71][7]~q\,
	datac => \sdram_controller|writeBuffer[69][7]~q\,
	datad => \sdram_controller|stateCycleCount\(4),
	combout => \sdram_controller|Mux24~2_combout\);

-- Location: FF_X60_Y30_N7
\sdram_controller|writeBuffer[87][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Add0~23_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder3~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[87][7]~q\);

-- Location: LCCOMB_X63_Y30_N28
\sdram_controller|writeBuffer[85][7]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|writeBuffer[85][7]~feeder_combout\ = \Add0~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Add0~23_combout\,
	combout => \sdram_controller|writeBuffer[85][7]~feeder_combout\);

-- Location: FF_X63_Y30_N29
\sdram_controller|writeBuffer[85][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sdram_controller|writeBuffer[85][7]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|Decoder3~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[85][7]~q\);

-- Location: LCCOMB_X60_Y30_N6
\sdram_controller|Mux24~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux24~3_combout\ = (\sdram_controller|stateCycleCount\(4) & ((\sdram_controller|Mux24~2_combout\ & (\sdram_controller|writeBuffer[87][7]~q\)) # (!\sdram_controller|Mux24~2_combout\ & ((\sdram_controller|writeBuffer[85][7]~q\))))) # 
-- (!\sdram_controller|stateCycleCount\(4) & (\sdram_controller|Mux24~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|stateCycleCount\(4),
	datab => \sdram_controller|Mux24~2_combout\,
	datac => \sdram_controller|writeBuffer[87][7]~q\,
	datad => \sdram_controller|writeBuffer[85][7]~q\,
	combout => \sdram_controller|Mux24~3_combout\);

-- Location: LCCOMB_X58_Y26_N8
\sdram_controller|writeBuffer[67][7]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|writeBuffer[67][7]~feeder_combout\ = \Add0~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Add0~23_combout\,
	combout => \sdram_controller|writeBuffer[67][7]~feeder_combout\);

-- Location: FF_X58_Y26_N9
\sdram_controller|writeBuffer[67][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sdram_controller|writeBuffer[67][7]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|Decoder3~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[67][7]~q\);

-- Location: FF_X61_Y30_N29
\sdram_controller|writeBuffer[65][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Add0~23_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder3~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[65][7]~q\);

-- Location: LCCOMB_X61_Y30_N28
\sdram_controller|Mux24~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux24~4_combout\ = (\sdram_controller|stateCycleCount\(1) & ((\sdram_controller|writeBuffer[67][7]~q\) # ((\sdram_controller|stateCycleCount\(4))))) # (!\sdram_controller|stateCycleCount\(1) & (((\sdram_controller|writeBuffer[65][7]~q\ & 
-- !\sdram_controller|stateCycleCount\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|stateCycleCount\(1),
	datab => \sdram_controller|writeBuffer[67][7]~q\,
	datac => \sdram_controller|writeBuffer[65][7]~q\,
	datad => \sdram_controller|stateCycleCount\(4),
	combout => \sdram_controller|Mux24~4_combout\);

-- Location: FF_X60_Y32_N3
\sdram_controller|writeBuffer[83][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Add0~23_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder3~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[83][7]~q\);

-- Location: LCCOMB_X63_Y31_N0
\sdram_controller|writeBuffer[81][7]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|writeBuffer[81][7]~feeder_combout\ = \Add0~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Add0~23_combout\,
	combout => \sdram_controller|writeBuffer[81][7]~feeder_combout\);

-- Location: FF_X63_Y31_N1
\sdram_controller|writeBuffer[81][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sdram_controller|writeBuffer[81][7]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|Decoder3~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[81][7]~q\);

-- Location: LCCOMB_X60_Y32_N2
\sdram_controller|Mux24~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux24~5_combout\ = (\sdram_controller|stateCycleCount\(4) & ((\sdram_controller|Mux24~4_combout\ & (\sdram_controller|writeBuffer[83][7]~q\)) # (!\sdram_controller|Mux24~4_combout\ & ((\sdram_controller|writeBuffer[81][7]~q\))))) # 
-- (!\sdram_controller|stateCycleCount\(4) & (\sdram_controller|Mux24~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|stateCycleCount\(4),
	datab => \sdram_controller|Mux24~4_combout\,
	datac => \sdram_controller|writeBuffer[83][7]~q\,
	datad => \sdram_controller|writeBuffer[81][7]~q\,
	combout => \sdram_controller|Mux24~5_combout\);

-- Location: LCCOMB_X60_Y30_N12
\sdram_controller|Mux24~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux24~6_combout\ = (\sdram_controller|stateCycleCount\(2) & ((\sdram_controller|Mux24~3_combout\) # ((\sdram_controller|stateCycleCount\(3))))) # (!\sdram_controller|stateCycleCount\(2) & (((!\sdram_controller|stateCycleCount\(3) & 
-- \sdram_controller|Mux24~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|Mux24~3_combout\,
	datab => \sdram_controller|stateCycleCount\(2),
	datac => \sdram_controller|stateCycleCount\(3),
	datad => \sdram_controller|Mux24~5_combout\,
	combout => \sdram_controller|Mux24~6_combout\);

-- Location: LCCOMB_X57_Y27_N28
\sdram_controller|writeBuffer[79][7]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|writeBuffer[79][7]~feeder_combout\ = \Add0~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Add0~23_combout\,
	combout => \sdram_controller|writeBuffer[79][7]~feeder_combout\);

-- Location: FF_X57_Y27_N29
\sdram_controller|writeBuffer[79][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sdram_controller|writeBuffer[79][7]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|Decoder3~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[79][7]~q\);

-- Location: FF_X60_Y26_N1
\sdram_controller|writeBuffer[95][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Add0~23_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder3~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[95][7]~q\);

-- Location: FF_X65_Y27_N9
\sdram_controller|writeBuffer[77][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Add0~23_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder3~63_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[77][7]~q\);

-- Location: LCCOMB_X65_Y27_N18
\sdram_controller|writeBuffer[93][7]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|writeBuffer[93][7]~feeder_combout\ = \Add0~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Add0~23_combout\,
	combout => \sdram_controller|writeBuffer[93][7]~feeder_combout\);

-- Location: FF_X65_Y27_N19
\sdram_controller|writeBuffer[93][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sdram_controller|writeBuffer[93][7]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|Decoder3~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[93][7]~q\);

-- Location: LCCOMB_X65_Y27_N8
\sdram_controller|Mux24~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux24~7_combout\ = (\sdram_controller|stateCycleCount\(1) & (\sdram_controller|stateCycleCount\(4))) # (!\sdram_controller|stateCycleCount\(1) & ((\sdram_controller|stateCycleCount\(4) & ((\sdram_controller|writeBuffer[93][7]~q\))) # 
-- (!\sdram_controller|stateCycleCount\(4) & (\sdram_controller|writeBuffer[77][7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|stateCycleCount\(1),
	datab => \sdram_controller|stateCycleCount\(4),
	datac => \sdram_controller|writeBuffer[77][7]~q\,
	datad => \sdram_controller|writeBuffer[93][7]~q\,
	combout => \sdram_controller|Mux24~7_combout\);

-- Location: LCCOMB_X60_Y26_N0
\sdram_controller|Mux24~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux24~8_combout\ = (\sdram_controller|stateCycleCount\(1) & ((\sdram_controller|Mux24~7_combout\ & ((\sdram_controller|writeBuffer[95][7]~q\))) # (!\sdram_controller|Mux24~7_combout\ & (\sdram_controller|writeBuffer[79][7]~q\)))) # 
-- (!\sdram_controller|stateCycleCount\(1) & (((\sdram_controller|Mux24~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|writeBuffer[79][7]~q\,
	datab => \sdram_controller|stateCycleCount\(1),
	datac => \sdram_controller|writeBuffer[95][7]~q\,
	datad => \sdram_controller|Mux24~7_combout\,
	combout => \sdram_controller|Mux24~8_combout\);

-- Location: LCCOMB_X60_Y27_N20
\sdram_controller|Mux24~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux24~9_combout\ = (\sdram_controller|stateCycleCount\(3) & ((\sdram_controller|Mux24~6_combout\ & ((\sdram_controller|Mux24~8_combout\))) # (!\sdram_controller|Mux24~6_combout\ & (\sdram_controller|Mux24~1_combout\)))) # 
-- (!\sdram_controller|stateCycleCount\(3) & (((\sdram_controller|Mux24~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|Mux24~1_combout\,
	datab => \sdram_controller|stateCycleCount\(3),
	datac => \sdram_controller|Mux24~6_combout\,
	datad => \sdram_controller|Mux24~8_combout\,
	combout => \sdram_controller|Mux24~9_combout\);

-- Location: LCCOMB_X58_Y30_N18
\sdram_controller|writeBuffer[3][7]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|writeBuffer[3][7]~feeder_combout\ = \Add0~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Add0~23_combout\,
	combout => \sdram_controller|writeBuffer[3][7]~feeder_combout\);

-- Location: FF_X58_Y30_N19
\sdram_controller|writeBuffer[3][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sdram_controller|writeBuffer[3][7]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|Decoder3~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[3][7]~q\);

-- Location: FF_X58_Y30_N21
\sdram_controller|writeBuffer[11][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Add0~23_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder3~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[11][7]~q\);

-- Location: LCCOMB_X62_Y32_N12
\sdram_controller|writeBuffer[9][7]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|writeBuffer[9][7]~feeder_combout\ = \Add0~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Add0~23_combout\,
	combout => \sdram_controller|writeBuffer[9][7]~feeder_combout\);

-- Location: FF_X62_Y32_N13
\sdram_controller|writeBuffer[9][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sdram_controller|writeBuffer[9][7]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|Decoder3~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[9][7]~q\);

-- Location: FF_X62_Y30_N29
\sdram_controller|writeBuffer[1][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Add0~23_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder3~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[1][7]~q\);

-- Location: LCCOMB_X62_Y30_N28
\sdram_controller|Mux24~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux24~24_combout\ = (\sdram_controller|stateCycleCount\(3) & ((\sdram_controller|writeBuffer[9][7]~q\) # ((\sdram_controller|stateCycleCount\(1))))) # (!\sdram_controller|stateCycleCount\(3) & (((\sdram_controller|writeBuffer[1][7]~q\ & 
-- !\sdram_controller|stateCycleCount\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|writeBuffer[9][7]~q\,
	datab => \sdram_controller|stateCycleCount\(3),
	datac => \sdram_controller|writeBuffer[1][7]~q\,
	datad => \sdram_controller|stateCycleCount\(1),
	combout => \sdram_controller|Mux24~24_combout\);

-- Location: LCCOMB_X58_Y30_N20
\sdram_controller|Mux24~25\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux24~25_combout\ = (\sdram_controller|stateCycleCount\(1) & ((\sdram_controller|Mux24~24_combout\ & ((\sdram_controller|writeBuffer[11][7]~q\))) # (!\sdram_controller|Mux24~24_combout\ & (\sdram_controller|writeBuffer[3][7]~q\)))) # 
-- (!\sdram_controller|stateCycleCount\(1) & (((\sdram_controller|Mux24~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|stateCycleCount\(1),
	datab => \sdram_controller|writeBuffer[3][7]~q\,
	datac => \sdram_controller|writeBuffer[11][7]~q\,
	datad => \sdram_controller|Mux24~24_combout\,
	combout => \sdram_controller|Mux24~25_combout\);

-- Location: LCCOMB_X65_Y26_N20
\sdram_controller|writeBuffer[7][7]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|writeBuffer[7][7]~feeder_combout\ = \Add0~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Add0~23_combout\,
	combout => \sdram_controller|writeBuffer[7][7]~feeder_combout\);

-- Location: FF_X65_Y26_N21
\sdram_controller|writeBuffer[7][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sdram_controller|writeBuffer[7][7]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|Decoder3~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[7][7]~q\);

-- Location: FF_X66_Y28_N9
\sdram_controller|writeBuffer[5][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Add0~23_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder3~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[5][7]~q\);

-- Location: LCCOMB_X66_Y27_N0
\sdram_controller|writeBuffer[13][7]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|writeBuffer[13][7]~feeder_combout\ = \Add0~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Add0~23_combout\,
	combout => \sdram_controller|writeBuffer[13][7]~feeder_combout\);

-- Location: FF_X66_Y27_N1
\sdram_controller|writeBuffer[13][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sdram_controller|writeBuffer[13][7]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|Decoder3~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[13][7]~q\);

-- Location: LCCOMB_X66_Y28_N8
\sdram_controller|Mux24~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux24~22_combout\ = (\sdram_controller|stateCycleCount\(3) & ((\sdram_controller|stateCycleCount\(1)) # ((\sdram_controller|writeBuffer[13][7]~q\)))) # (!\sdram_controller|stateCycleCount\(3) & (!\sdram_controller|stateCycleCount\(1) & 
-- (\sdram_controller|writeBuffer[5][7]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|stateCycleCount\(3),
	datab => \sdram_controller|stateCycleCount\(1),
	datac => \sdram_controller|writeBuffer[5][7]~q\,
	datad => \sdram_controller|writeBuffer[13][7]~q\,
	combout => \sdram_controller|Mux24~22_combout\);

-- Location: FF_X66_Y27_N19
\sdram_controller|writeBuffer[15][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Add0~23_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder3~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[15][7]~q\);

-- Location: LCCOMB_X66_Y27_N18
\sdram_controller|Mux24~23\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux24~23_combout\ = (\sdram_controller|Mux24~22_combout\ & (((\sdram_controller|writeBuffer[15][7]~q\) # (!\sdram_controller|stateCycleCount\(1))))) # (!\sdram_controller|Mux24~22_combout\ & (\sdram_controller|writeBuffer[7][7]~q\ & 
-- ((\sdram_controller|stateCycleCount\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|writeBuffer[7][7]~q\,
	datab => \sdram_controller|Mux24~22_combout\,
	datac => \sdram_controller|writeBuffer[15][7]~q\,
	datad => \sdram_controller|stateCycleCount\(1),
	combout => \sdram_controller|Mux24~23_combout\);

-- Location: LCCOMB_X59_Y27_N14
\sdram_controller|Mux24~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux24~26_combout\ = (\sdram_controller|stateCycleCount\(4) & (((\sdram_controller|stateCycleCount\(2))))) # (!\sdram_controller|stateCycleCount\(4) & ((\sdram_controller|stateCycleCount\(2) & ((\sdram_controller|Mux24~23_combout\))) # 
-- (!\sdram_controller|stateCycleCount\(2) & (\sdram_controller|Mux24~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|stateCycleCount\(4),
	datab => \sdram_controller|Mux24~25_combout\,
	datac => \sdram_controller|stateCycleCount\(2),
	datad => \sdram_controller|Mux24~23_combout\,
	combout => \sdram_controller|Mux24~26_combout\);

-- Location: LCCOMB_X61_Y26_N0
\sdram_controller|writeBuffer[19][7]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|writeBuffer[19][7]~feeder_combout\ = \Add0~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Add0~23_combout\,
	combout => \sdram_controller|writeBuffer[19][7]~feeder_combout\);

-- Location: FF_X61_Y26_N1
\sdram_controller|writeBuffer[19][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sdram_controller|writeBuffer[19][7]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|Decoder3~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[19][7]~q\);

-- Location: FF_X61_Y26_N11
\sdram_controller|writeBuffer[27][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Add0~23_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder3~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[27][7]~q\);

-- Location: LCCOMB_X62_Y31_N26
\sdram_controller|writeBuffer[25][7]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|writeBuffer[25][7]~feeder_combout\ = \Add0~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Add0~23_combout\,
	combout => \sdram_controller|writeBuffer[25][7]~feeder_combout\);

-- Location: FF_X62_Y31_N27
\sdram_controller|writeBuffer[25][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sdram_controller|writeBuffer[25][7]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|Decoder3~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[25][7]~q\);

-- Location: FF_X62_Y26_N29
\sdram_controller|writeBuffer[17][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Add0~23_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder3~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[17][7]~q\);

-- Location: LCCOMB_X62_Y26_N28
\sdram_controller|Mux24~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux24~20_combout\ = (\sdram_controller|stateCycleCount\(3) & ((\sdram_controller|writeBuffer[25][7]~q\) # ((\sdram_controller|stateCycleCount\(1))))) # (!\sdram_controller|stateCycleCount\(3) & (((\sdram_controller|writeBuffer[17][7]~q\ 
-- & !\sdram_controller|stateCycleCount\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|writeBuffer[25][7]~q\,
	datab => \sdram_controller|stateCycleCount\(3),
	datac => \sdram_controller|writeBuffer[17][7]~q\,
	datad => \sdram_controller|stateCycleCount\(1),
	combout => \sdram_controller|Mux24~20_combout\);

-- Location: LCCOMB_X61_Y26_N10
\sdram_controller|Mux24~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux24~21_combout\ = (\sdram_controller|stateCycleCount\(1) & ((\sdram_controller|Mux24~20_combout\ & ((\sdram_controller|writeBuffer[27][7]~q\))) # (!\sdram_controller|Mux24~20_combout\ & (\sdram_controller|writeBuffer[19][7]~q\)))) # 
-- (!\sdram_controller|stateCycleCount\(1) & (((\sdram_controller|Mux24~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|stateCycleCount\(1),
	datab => \sdram_controller|writeBuffer[19][7]~q\,
	datac => \sdram_controller|writeBuffer[27][7]~q\,
	datad => \sdram_controller|Mux24~20_combout\,
	combout => \sdram_controller|Mux24~21_combout\);

-- Location: FF_X63_Y30_N19
\sdram_controller|writeBuffer[21][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Add0~23_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder3~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[21][7]~q\);

-- Location: LCCOMB_X62_Y31_N4
\sdram_controller|writeBuffer[29][7]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|writeBuffer[29][7]~feeder_combout\ = \Add0~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Add0~23_combout\,
	combout => \sdram_controller|writeBuffer[29][7]~feeder_combout\);

-- Location: FF_X62_Y31_N5
\sdram_controller|writeBuffer[29][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sdram_controller|writeBuffer[29][7]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|Decoder3~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[29][7]~q\);

-- Location: LCCOMB_X63_Y30_N18
\sdram_controller|Mux24~27\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux24~27_combout\ = (\sdram_controller|stateCycleCount\(1) & (\sdram_controller|stateCycleCount\(3))) # (!\sdram_controller|stateCycleCount\(1) & ((\sdram_controller|stateCycleCount\(3) & ((\sdram_controller|writeBuffer[29][7]~q\))) # 
-- (!\sdram_controller|stateCycleCount\(3) & (\sdram_controller|writeBuffer[21][7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|stateCycleCount\(1),
	datab => \sdram_controller|stateCycleCount\(3),
	datac => \sdram_controller|writeBuffer[21][7]~q\,
	datad => \sdram_controller|writeBuffer[29][7]~q\,
	combout => \sdram_controller|Mux24~27_combout\);

-- Location: LCCOMB_X63_Y27_N16
\sdram_controller|writeBuffer[23][7]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|writeBuffer[23][7]~feeder_combout\ = \Add0~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Add0~23_combout\,
	combout => \sdram_controller|writeBuffer[23][7]~feeder_combout\);

-- Location: FF_X63_Y27_N17
\sdram_controller|writeBuffer[23][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sdram_controller|writeBuffer[23][7]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|Decoder3~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[23][7]~q\);

-- Location: FF_X62_Y27_N23
\sdram_controller|writeBuffer[31][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Add0~23_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder3~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[31][7]~q\);

-- Location: LCCOMB_X62_Y27_N22
\sdram_controller|Mux24~28\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux24~28_combout\ = (\sdram_controller|Mux24~27_combout\ & (((\sdram_controller|writeBuffer[31][7]~q\) # (!\sdram_controller|stateCycleCount\(1))))) # (!\sdram_controller|Mux24~27_combout\ & (\sdram_controller|writeBuffer[23][7]~q\ & 
-- ((\sdram_controller|stateCycleCount\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|Mux24~27_combout\,
	datab => \sdram_controller|writeBuffer[23][7]~q\,
	datac => \sdram_controller|writeBuffer[31][7]~q\,
	datad => \sdram_controller|stateCycleCount\(1),
	combout => \sdram_controller|Mux24~28_combout\);

-- Location: LCCOMB_X60_Y27_N2
\sdram_controller|Mux24~29\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux24~29_combout\ = (\sdram_controller|Mux24~26_combout\ & (((\sdram_controller|Mux24~28_combout\) # (!\sdram_controller|stateCycleCount\(4))))) # (!\sdram_controller|Mux24~26_combout\ & (\sdram_controller|Mux24~21_combout\ & 
-- (\sdram_controller|stateCycleCount\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|Mux24~26_combout\,
	datab => \sdram_controller|Mux24~21_combout\,
	datac => \sdram_controller|stateCycleCount\(4),
	datad => \sdram_controller|Mux24~28_combout\,
	combout => \sdram_controller|Mux24~29_combout\);

-- Location: LCCOMB_X56_Y26_N28
\sdram_controller|writeBuffer[57][7]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|writeBuffer[57][7]~feeder_combout\ = \Add0~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Add0~23_combout\,
	combout => \sdram_controller|writeBuffer[57][7]~feeder_combout\);

-- Location: FF_X56_Y26_N29
\sdram_controller|writeBuffer[57][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sdram_controller|writeBuffer[57][7]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|Decoder3~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[57][7]~q\);

-- Location: FF_X59_Y25_N31
\sdram_controller|writeBuffer[59][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Add0~23_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder3~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[59][7]~q\);

-- Location: LCCOMB_X61_Y32_N28
\sdram_controller|writeBuffer[51][7]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|writeBuffer[51][7]~feeder_combout\ = \Add0~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Add0~23_combout\,
	combout => \sdram_controller|writeBuffer[51][7]~feeder_combout\);

-- Location: FF_X61_Y32_N29
\sdram_controller|writeBuffer[51][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sdram_controller|writeBuffer[51][7]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|Decoder3~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[51][7]~q\);

-- Location: FF_X61_Y25_N9
\sdram_controller|writeBuffer[49][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Add0~23_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder3~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[49][7]~q\);

-- Location: LCCOMB_X61_Y25_N8
\sdram_controller|Mux24~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux24~10_combout\ = (\sdram_controller|stateCycleCount\(3) & (((\sdram_controller|stateCycleCount\(1))))) # (!\sdram_controller|stateCycleCount\(3) & ((\sdram_controller|stateCycleCount\(1) & (\sdram_controller|writeBuffer[51][7]~q\)) # 
-- (!\sdram_controller|stateCycleCount\(1) & ((\sdram_controller|writeBuffer[49][7]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|writeBuffer[51][7]~q\,
	datab => \sdram_controller|stateCycleCount\(3),
	datac => \sdram_controller|writeBuffer[49][7]~q\,
	datad => \sdram_controller|stateCycleCount\(1),
	combout => \sdram_controller|Mux24~10_combout\);

-- Location: LCCOMB_X59_Y25_N30
\sdram_controller|Mux24~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux24~11_combout\ = (\sdram_controller|stateCycleCount\(3) & ((\sdram_controller|Mux24~10_combout\ & ((\sdram_controller|writeBuffer[59][7]~q\))) # (!\sdram_controller|Mux24~10_combout\ & (\sdram_controller|writeBuffer[57][7]~q\)))) # 
-- (!\sdram_controller|stateCycleCount\(3) & (((\sdram_controller|Mux24~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|writeBuffer[57][7]~q\,
	datab => \sdram_controller|stateCycleCount\(3),
	datac => \sdram_controller|writeBuffer[59][7]~q\,
	datad => \sdram_controller|Mux24~10_combout\,
	combout => \sdram_controller|Mux24~11_combout\);

-- Location: LCCOMB_X56_Y27_N24
\sdram_controller|writeBuffer[61][7]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|writeBuffer[61][7]~feeder_combout\ = \Add0~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Add0~23_combout\,
	combout => \sdram_controller|writeBuffer[61][7]~feeder_combout\);

-- Location: FF_X56_Y27_N25
\sdram_controller|writeBuffer[61][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sdram_controller|writeBuffer[61][7]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|Decoder3~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[61][7]~q\);

-- Location: FF_X59_Y25_N5
\sdram_controller|writeBuffer[63][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Add0~23_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder3~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[63][7]~q\);

-- Location: FF_X62_Y25_N23
\sdram_controller|writeBuffer[53][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Add0~23_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder3~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[53][7]~q\);

-- Location: LCCOMB_X59_Y28_N6
\sdram_controller|writeBuffer[55][7]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|writeBuffer[55][7]~feeder_combout\ = \Add0~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Add0~23_combout\,
	combout => \sdram_controller|writeBuffer[55][7]~feeder_combout\);

-- Location: FF_X59_Y28_N7
\sdram_controller|writeBuffer[55][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sdram_controller|writeBuffer[55][7]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|Decoder3~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[55][7]~q\);

-- Location: LCCOMB_X62_Y25_N22
\sdram_controller|Mux24~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux24~17_combout\ = (\sdram_controller|stateCycleCount\(1) & ((\sdram_controller|stateCycleCount\(3)) # ((\sdram_controller|writeBuffer[55][7]~q\)))) # (!\sdram_controller|stateCycleCount\(1) & (!\sdram_controller|stateCycleCount\(3) & 
-- (\sdram_controller|writeBuffer[53][7]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|stateCycleCount\(1),
	datab => \sdram_controller|stateCycleCount\(3),
	datac => \sdram_controller|writeBuffer[53][7]~q\,
	datad => \sdram_controller|writeBuffer[55][7]~q\,
	combout => \sdram_controller|Mux24~17_combout\);

-- Location: LCCOMB_X59_Y25_N4
\sdram_controller|Mux24~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux24~18_combout\ = (\sdram_controller|stateCycleCount\(3) & ((\sdram_controller|Mux24~17_combout\ & ((\sdram_controller|writeBuffer[63][7]~q\))) # (!\sdram_controller|Mux24~17_combout\ & (\sdram_controller|writeBuffer[61][7]~q\)))) # 
-- (!\sdram_controller|stateCycleCount\(3) & (((\sdram_controller|Mux24~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|writeBuffer[61][7]~q\,
	datab => \sdram_controller|stateCycleCount\(3),
	datac => \sdram_controller|writeBuffer[63][7]~q\,
	datad => \sdram_controller|Mux24~17_combout\,
	combout => \sdram_controller|Mux24~18_combout\);

-- Location: FF_X62_Y25_N9
\sdram_controller|writeBuffer[37][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Add0~23_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder3~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[37][7]~q\);

-- Location: LCCOMB_X58_Y25_N30
\sdram_controller|writeBuffer[45][7]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|writeBuffer[45][7]~feeder_combout\ = \Add0~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Add0~23_combout\,
	combout => \sdram_controller|writeBuffer[45][7]~feeder_combout\);

-- Location: FF_X58_Y25_N31
\sdram_controller|writeBuffer[45][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sdram_controller|writeBuffer[45][7]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|Decoder3~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[45][7]~q\);

-- Location: LCCOMB_X62_Y25_N8
\sdram_controller|Mux24~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux24~12_combout\ = (\sdram_controller|stateCycleCount\(1) & (\sdram_controller|stateCycleCount\(3))) # (!\sdram_controller|stateCycleCount\(1) & ((\sdram_controller|stateCycleCount\(3) & ((\sdram_controller|writeBuffer[45][7]~q\))) # 
-- (!\sdram_controller|stateCycleCount\(3) & (\sdram_controller|writeBuffer[37][7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|stateCycleCount\(1),
	datab => \sdram_controller|stateCycleCount\(3),
	datac => \sdram_controller|writeBuffer[37][7]~q\,
	datad => \sdram_controller|writeBuffer[45][7]~q\,
	combout => \sdram_controller|Mux24~12_combout\);

-- Location: FF_X58_Y29_N19
\sdram_controller|writeBuffer[47][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Add0~23_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder3~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[47][7]~q\);

-- Location: LCCOMB_X58_Y29_N28
\sdram_controller|writeBuffer[39][7]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|writeBuffer[39][7]~feeder_combout\ = \Add0~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Add0~23_combout\,
	combout => \sdram_controller|writeBuffer[39][7]~feeder_combout\);

-- Location: FF_X58_Y29_N29
\sdram_controller|writeBuffer[39][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sdram_controller|writeBuffer[39][7]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|Decoder3~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[39][7]~q\);

-- Location: LCCOMB_X58_Y29_N18
\sdram_controller|Mux24~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux24~13_combout\ = (\sdram_controller|stateCycleCount\(1) & ((\sdram_controller|Mux24~12_combout\ & (\sdram_controller|writeBuffer[47][7]~q\)) # (!\sdram_controller|Mux24~12_combout\ & ((\sdram_controller|writeBuffer[39][7]~q\))))) # 
-- (!\sdram_controller|stateCycleCount\(1) & (\sdram_controller|Mux24~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|stateCycleCount\(1),
	datab => \sdram_controller|Mux24~12_combout\,
	datac => \sdram_controller|writeBuffer[47][7]~q\,
	datad => \sdram_controller|writeBuffer[39][7]~q\,
	combout => \sdram_controller|Mux24~13_combout\);

-- Location: FF_X57_Y29_N23
\sdram_controller|writeBuffer[33][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Add0~23_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder3~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[33][7]~q\);

-- Location: LCCOMB_X57_Y29_N24
\sdram_controller|writeBuffer[41][7]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|writeBuffer[41][7]~feeder_combout\ = \Add0~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Add0~23_combout\,
	combout => \sdram_controller|writeBuffer[41][7]~feeder_combout\);

-- Location: FF_X57_Y29_N25
\sdram_controller|writeBuffer[41][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sdram_controller|writeBuffer[41][7]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|Decoder3~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[41][7]~q\);

-- Location: LCCOMB_X57_Y29_N22
\sdram_controller|Mux24~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux24~14_combout\ = (\sdram_controller|stateCycleCount\(3) & ((\sdram_controller|stateCycleCount\(1)) # ((\sdram_controller|writeBuffer[41][7]~q\)))) # (!\sdram_controller|stateCycleCount\(3) & (!\sdram_controller|stateCycleCount\(1) & 
-- (\sdram_controller|writeBuffer[33][7]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|stateCycleCount\(3),
	datab => \sdram_controller|stateCycleCount\(1),
	datac => \sdram_controller|writeBuffer[33][7]~q\,
	datad => \sdram_controller|writeBuffer[41][7]~q\,
	combout => \sdram_controller|Mux24~14_combout\);

-- Location: FF_X57_Y30_N17
\sdram_controller|writeBuffer[43][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Add0~23_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder3~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[43][7]~q\);

-- Location: LCCOMB_X56_Y29_N14
\sdram_controller|writeBuffer[35][7]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|writeBuffer[35][7]~feeder_combout\ = \Add0~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Add0~23_combout\,
	combout => \sdram_controller|writeBuffer[35][7]~feeder_combout\);

-- Location: FF_X56_Y29_N15
\sdram_controller|writeBuffer[35][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sdram_controller|writeBuffer[35][7]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|Decoder3~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[35][7]~q\);

-- Location: LCCOMB_X57_Y30_N16
\sdram_controller|Mux24~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux24~15_combout\ = (\sdram_controller|stateCycleCount\(1) & ((\sdram_controller|Mux24~14_combout\ & (\sdram_controller|writeBuffer[43][7]~q\)) # (!\sdram_controller|Mux24~14_combout\ & ((\sdram_controller|writeBuffer[35][7]~q\))))) # 
-- (!\sdram_controller|stateCycleCount\(1) & (\sdram_controller|Mux24~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|stateCycleCount\(1),
	datab => \sdram_controller|Mux24~14_combout\,
	datac => \sdram_controller|writeBuffer[43][7]~q\,
	datad => \sdram_controller|writeBuffer[35][7]~q\,
	combout => \sdram_controller|Mux24~15_combout\);

-- Location: LCCOMB_X63_Y27_N10
\sdram_controller|Mux24~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux24~16_combout\ = (\sdram_controller|stateCycleCount\(2) & ((\sdram_controller|Mux24~13_combout\) # ((\sdram_controller|stateCycleCount\(4))))) # (!\sdram_controller|stateCycleCount\(2) & (((\sdram_controller|Mux24~15_combout\ & 
-- !\sdram_controller|stateCycleCount\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|Mux24~13_combout\,
	datab => \sdram_controller|Mux24~15_combout\,
	datac => \sdram_controller|stateCycleCount\(2),
	datad => \sdram_controller|stateCycleCount\(4),
	combout => \sdram_controller|Mux24~16_combout\);

-- Location: LCCOMB_X59_Y25_N22
\sdram_controller|Mux24~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux24~19_combout\ = (\sdram_controller|stateCycleCount\(4) & ((\sdram_controller|Mux24~16_combout\ & ((\sdram_controller|Mux24~18_combout\))) # (!\sdram_controller|Mux24~16_combout\ & (\sdram_controller|Mux24~11_combout\)))) # 
-- (!\sdram_controller|stateCycleCount\(4) & (((\sdram_controller|Mux24~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|Mux24~11_combout\,
	datab => \sdram_controller|Mux24~18_combout\,
	datac => \sdram_controller|stateCycleCount\(4),
	datad => \sdram_controller|Mux24~16_combout\,
	combout => \sdram_controller|Mux24~19_combout\);

-- Location: LCCOMB_X59_Y27_N12
\sdram_controller|Mux24~30\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux24~30_combout\ = (\sdram_controller|stateCycleCount\(5) & (((\sdram_controller|Mux24~19_combout\) # (\sdram_controller|stateCycleCount\(6))))) # (!\sdram_controller|stateCycleCount\(5) & (\sdram_controller|Mux24~29_combout\ & 
-- ((!\sdram_controller|stateCycleCount\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|Mux24~29_combout\,
	datab => \sdram_controller|stateCycleCount\(5),
	datac => \sdram_controller|Mux24~19_combout\,
	datad => \sdram_controller|stateCycleCount\(6),
	combout => \sdram_controller|Mux24~30_combout\);

-- Location: LCCOMB_X59_Y27_N26
\sdram_controller|Mux24~41\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux24~41_combout\ = (\sdram_controller|stateCycleCount\(6) & ((\sdram_controller|Mux24~30_combout\ & (\sdram_controller|Mux24~40_combout\)) # (!\sdram_controller|Mux24~30_combout\ & ((\sdram_controller|Mux24~9_combout\))))) # 
-- (!\sdram_controller|stateCycleCount\(6) & (((\sdram_controller|Mux24~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|stateCycleCount\(6),
	datab => \sdram_controller|Mux24~40_combout\,
	datac => \sdram_controller|Mux24~9_combout\,
	datad => \sdram_controller|Mux24~30_combout\,
	combout => \sdram_controller|Mux24~41_combout\);

-- Location: LCCOMB_X59_Y27_N20
\sdram_controller|Mux24~42\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux24~42_combout\ = (\sdram_controller|Mux24~41_combout\ & \sdram_controller|stateCycleCount\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|Mux24~41_combout\,
	datac => \sdram_controller|stateCycleCount\(0),
	combout => \sdram_controller|Mux24~42_combout\);

-- Location: LCCOMB_X59_Y23_N16
\Add0~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add0~24_combout\ = (transmitCount(8) & (\Add0~22\ $ (GND))) # (!transmitCount(8) & (!\Add0~22\ & VCC))
-- \Add0~25\ = CARRY((transmitCount(8) & !\Add0~22\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => transmitCount(8),
	datad => VCC,
	cin => \Add0~22\,
	combout => \Add0~24_combout\,
	cout => \Add0~25\);

-- Location: LCCOMB_X59_Y23_N28
\Add0~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add0~26_combout\ = (\state.TRANSMIT~q\ & \Add0~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \state.TRANSMIT~q\,
	datad => \Add0~24_combout\,
	combout => \Add0~26_combout\);

-- Location: LCCOMB_X56_Y28_N16
\sdram_controller|writeBuffer[47][8]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|writeBuffer[47][8]~feeder_combout\ = \Add0~26_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Add0~26_combout\,
	combout => \sdram_controller|writeBuffer[47][8]~feeder_combout\);

-- Location: FF_X56_Y28_N17
\sdram_controller|writeBuffer[47][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sdram_controller|writeBuffer[47][8]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|Decoder3~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[47][8]~q\);

-- Location: LCCOMB_X57_Y27_N10
\sdram_controller|writeBuffer[79][8]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|writeBuffer[79][8]~feeder_combout\ = \Add0~26_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Add0~26_combout\,
	combout => \sdram_controller|writeBuffer[79][8]~feeder_combout\);

-- Location: FF_X57_Y27_N11
\sdram_controller|writeBuffer[79][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sdram_controller|writeBuffer[79][8]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|Decoder3~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[79][8]~q\);

-- Location: FF_X57_Y27_N21
\sdram_controller|writeBuffer[15][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Add0~26_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder3~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[15][8]~q\);

-- Location: LCCOMB_X57_Y27_N20
\sdram_controller|Mux23~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux23~7_combout\ = (\sdram_controller|stateCycleCount\(6) & ((\sdram_controller|writeBuffer[79][8]~q\) # ((\sdram_controller|stateCycleCount\(5))))) # (!\sdram_controller|stateCycleCount\(6) & (((\sdram_controller|writeBuffer[15][8]~q\ & 
-- !\sdram_controller|stateCycleCount\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|writeBuffer[79][8]~q\,
	datab => \sdram_controller|stateCycleCount\(6),
	datac => \sdram_controller|writeBuffer[15][8]~q\,
	datad => \sdram_controller|stateCycleCount\(5),
	combout => \sdram_controller|Mux23~7_combout\);

-- Location: FF_X56_Y28_N11
\sdram_controller|writeBuffer[111][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Add0~26_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder3~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[111][8]~q\);

-- Location: LCCOMB_X56_Y28_N10
\sdram_controller|Mux23~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux23~8_combout\ = (\sdram_controller|Mux23~7_combout\ & (((\sdram_controller|writeBuffer[111][8]~q\) # (!\sdram_controller|stateCycleCount\(5))))) # (!\sdram_controller|Mux23~7_combout\ & (\sdram_controller|writeBuffer[47][8]~q\ & 
-- ((\sdram_controller|stateCycleCount\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|writeBuffer[47][8]~q\,
	datab => \sdram_controller|Mux23~7_combout\,
	datac => \sdram_controller|writeBuffer[111][8]~q\,
	datad => \sdram_controller|stateCycleCount\(5),
	combout => \sdram_controller|Mux23~8_combout\);

-- Location: FF_X62_Y28_N11
\sdram_controller|writeBuffer[5][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Add0~26_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder3~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[5][8]~q\);

-- Location: LCCOMB_X62_Y25_N12
\sdram_controller|writeBuffer[37][8]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|writeBuffer[37][8]~feeder_combout\ = \Add0~26_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Add0~26_combout\,
	combout => \sdram_controller|writeBuffer[37][8]~feeder_combout\);

-- Location: FF_X62_Y25_N13
\sdram_controller|writeBuffer[37][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sdram_controller|writeBuffer[37][8]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|Decoder3~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[37][8]~q\);

-- Location: LCCOMB_X62_Y28_N10
\sdram_controller|Mux23~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux23~4_combout\ = (\sdram_controller|stateCycleCount\(6) & (\sdram_controller|stateCycleCount\(5))) # (!\sdram_controller|stateCycleCount\(6) & ((\sdram_controller|stateCycleCount\(5) & ((\sdram_controller|writeBuffer[37][8]~q\))) # 
-- (!\sdram_controller|stateCycleCount\(5) & (\sdram_controller|writeBuffer[5][8]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|stateCycleCount\(6),
	datab => \sdram_controller|stateCycleCount\(5),
	datac => \sdram_controller|writeBuffer[5][8]~q\,
	datad => \sdram_controller|writeBuffer[37][8]~q\,
	combout => \sdram_controller|Mux23~4_combout\);

-- Location: FF_X61_Y28_N31
\sdram_controller|writeBuffer[101][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Add0~26_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder3~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[101][8]~q\);

-- Location: LCCOMB_X62_Y28_N24
\sdram_controller|writeBuffer[69][8]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|writeBuffer[69][8]~feeder_combout\ = \Add0~26_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Add0~26_combout\,
	combout => \sdram_controller|writeBuffer[69][8]~feeder_combout\);

-- Location: FF_X62_Y28_N25
\sdram_controller|writeBuffer[69][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sdram_controller|writeBuffer[69][8]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|Decoder3~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[69][8]~q\);

-- Location: LCCOMB_X61_Y28_N30
\sdram_controller|Mux23~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux23~5_combout\ = (\sdram_controller|Mux23~4_combout\ & (((\sdram_controller|writeBuffer[101][8]~q\)) # (!\sdram_controller|stateCycleCount\(6)))) # (!\sdram_controller|Mux23~4_combout\ & (\sdram_controller|stateCycleCount\(6) & 
-- ((\sdram_controller|writeBuffer[69][8]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|Mux23~4_combout\,
	datab => \sdram_controller|stateCycleCount\(6),
	datac => \sdram_controller|writeBuffer[101][8]~q\,
	datad => \sdram_controller|writeBuffer[69][8]~q\,
	combout => \sdram_controller|Mux23~5_combout\);

-- Location: LCCOMB_X63_Y25_N12
\sdram_controller|writeBuffer[39][8]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|writeBuffer[39][8]~feeder_combout\ = \Add0~26_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Add0~26_combout\,
	combout => \sdram_controller|writeBuffer[39][8]~feeder_combout\);

-- Location: FF_X63_Y25_N13
\sdram_controller|writeBuffer[39][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sdram_controller|writeBuffer[39][8]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|Decoder3~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[39][8]~q\);

-- Location: FF_X63_Y25_N3
\sdram_controller|writeBuffer[7][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Add0~26_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder3~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[7][8]~q\);

-- Location: LCCOMB_X63_Y25_N2
\sdram_controller|Mux23~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux23~2_combout\ = (\sdram_controller|stateCycleCount\(6) & (((\sdram_controller|stateCycleCount\(5))))) # (!\sdram_controller|stateCycleCount\(6) & ((\sdram_controller|stateCycleCount\(5) & (\sdram_controller|writeBuffer[39][8]~q\)) # 
-- (!\sdram_controller|stateCycleCount\(5) & ((\sdram_controller|writeBuffer[7][8]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|writeBuffer[39][8]~q\,
	datab => \sdram_controller|stateCycleCount\(6),
	datac => \sdram_controller|writeBuffer[7][8]~q\,
	datad => \sdram_controller|stateCycleCount\(5),
	combout => \sdram_controller|Mux23~2_combout\);

-- Location: FF_X58_Y28_N27
\sdram_controller|writeBuffer[103][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Add0~26_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder3~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[103][8]~q\);

-- Location: LCCOMB_X58_Y28_N24
\sdram_controller|writeBuffer[71][8]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|writeBuffer[71][8]~feeder_combout\ = \Add0~26_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Add0~26_combout\,
	combout => \sdram_controller|writeBuffer[71][8]~feeder_combout\);

-- Location: FF_X58_Y28_N25
\sdram_controller|writeBuffer[71][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sdram_controller|writeBuffer[71][8]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|Decoder3~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[71][8]~q\);

-- Location: LCCOMB_X58_Y28_N26
\sdram_controller|Mux23~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux23~3_combout\ = (\sdram_controller|Mux23~2_combout\ & (((\sdram_controller|writeBuffer[103][8]~q\)) # (!\sdram_controller|stateCycleCount\(6)))) # (!\sdram_controller|Mux23~2_combout\ & (\sdram_controller|stateCycleCount\(6) & 
-- ((\sdram_controller|writeBuffer[71][8]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|Mux23~2_combout\,
	datab => \sdram_controller|stateCycleCount\(6),
	datac => \sdram_controller|writeBuffer[103][8]~q\,
	datad => \sdram_controller|writeBuffer[71][8]~q\,
	combout => \sdram_controller|Mux23~3_combout\);

-- Location: LCCOMB_X58_Y31_N24
\sdram_controller|Mux23~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux23~6_combout\ = (\sdram_controller|stateCycleCount\(3) & (((\sdram_controller|stateCycleCount\(1))))) # (!\sdram_controller|stateCycleCount\(3) & ((\sdram_controller|stateCycleCount\(1) & ((\sdram_controller|Mux23~3_combout\))) # 
-- (!\sdram_controller|stateCycleCount\(1) & (\sdram_controller|Mux23~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|Mux23~5_combout\,
	datab => \sdram_controller|Mux23~3_combout\,
	datac => \sdram_controller|stateCycleCount\(3),
	datad => \sdram_controller|stateCycleCount\(1),
	combout => \sdram_controller|Mux23~6_combout\);

-- Location: LCCOMB_X58_Y25_N20
\sdram_controller|writeBuffer[45][8]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|writeBuffer[45][8]~feeder_combout\ = \Add0~26_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Add0~26_combout\,
	combout => \sdram_controller|writeBuffer[45][8]~feeder_combout\);

-- Location: FF_X58_Y25_N21
\sdram_controller|writeBuffer[45][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sdram_controller|writeBuffer[45][8]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|Decoder3~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[45][8]~q\);

-- Location: FF_X59_Y27_N19
\sdram_controller|writeBuffer[109][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Add0~26_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder3~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[109][8]~q\);

-- Location: LCCOMB_X65_Y27_N6
\sdram_controller|writeBuffer[77][8]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|writeBuffer[77][8]~feeder_combout\ = \Add0~26_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Add0~26_combout\,
	combout => \sdram_controller|writeBuffer[77][8]~feeder_combout\);

-- Location: FF_X65_Y27_N7
\sdram_controller|writeBuffer[77][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sdram_controller|writeBuffer[77][8]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|Decoder3~63_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[77][8]~q\);

-- Location: FF_X66_Y27_N25
\sdram_controller|writeBuffer[13][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Add0~26_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder3~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[13][8]~q\);

-- Location: LCCOMB_X66_Y27_N24
\sdram_controller|Mux23~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux23~0_combout\ = (\sdram_controller|stateCycleCount\(6) & ((\sdram_controller|writeBuffer[77][8]~q\) # ((\sdram_controller|stateCycleCount\(5))))) # (!\sdram_controller|stateCycleCount\(6) & (((\sdram_controller|writeBuffer[13][8]~q\ & 
-- !\sdram_controller|stateCycleCount\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|stateCycleCount\(6),
	datab => \sdram_controller|writeBuffer[77][8]~q\,
	datac => \sdram_controller|writeBuffer[13][8]~q\,
	datad => \sdram_controller|stateCycleCount\(5),
	combout => \sdram_controller|Mux23~0_combout\);

-- Location: LCCOMB_X59_Y27_N18
\sdram_controller|Mux23~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux23~1_combout\ = (\sdram_controller|stateCycleCount\(5) & ((\sdram_controller|Mux23~0_combout\ & ((\sdram_controller|writeBuffer[109][8]~q\))) # (!\sdram_controller|Mux23~0_combout\ & (\sdram_controller|writeBuffer[45][8]~q\)))) # 
-- (!\sdram_controller|stateCycleCount\(5) & (((\sdram_controller|Mux23~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|writeBuffer[45][8]~q\,
	datab => \sdram_controller|stateCycleCount\(5),
	datac => \sdram_controller|writeBuffer[109][8]~q\,
	datad => \sdram_controller|Mux23~0_combout\,
	combout => \sdram_controller|Mux23~1_combout\);

-- Location: LCCOMB_X58_Y31_N10
\sdram_controller|Mux23~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux23~9_combout\ = (\sdram_controller|Mux23~6_combout\ & ((\sdram_controller|Mux23~8_combout\) # ((!\sdram_controller|stateCycleCount\(3))))) # (!\sdram_controller|Mux23~6_combout\ & (((\sdram_controller|stateCycleCount\(3) & 
-- \sdram_controller|Mux23~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|Mux23~8_combout\,
	datab => \sdram_controller|Mux23~6_combout\,
	datac => \sdram_controller|stateCycleCount\(3),
	datad => \sdram_controller|Mux23~1_combout\,
	combout => \sdram_controller|Mux23~9_combout\);

-- Location: FF_X62_Y25_N15
\sdram_controller|writeBuffer[53][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Add0~26_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder3~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[53][8]~q\);

-- Location: LCCOMB_X65_Y29_N28
\sdram_controller|writeBuffer[117][8]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|writeBuffer[117][8]~feeder_combout\ = \Add0~26_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Add0~26_combout\,
	combout => \sdram_controller|writeBuffer[117][8]~feeder_combout\);

-- Location: FF_X65_Y29_N29
\sdram_controller|writeBuffer[117][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sdram_controller|writeBuffer[117][8]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|Decoder3~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[117][8]~q\);

-- Location: LCCOMB_X62_Y25_N14
\sdram_controller|Mux23~31\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux23~31_combout\ = (\sdram_controller|stateCycleCount\(6) & ((\sdram_controller|stateCycleCount\(3)) # ((\sdram_controller|writeBuffer[117][8]~q\)))) # (!\sdram_controller|stateCycleCount\(6) & (!\sdram_controller|stateCycleCount\(3) & 
-- (\sdram_controller|writeBuffer[53][8]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|stateCycleCount\(6),
	datab => \sdram_controller|stateCycleCount\(3),
	datac => \sdram_controller|writeBuffer[53][8]~q\,
	datad => \sdram_controller|writeBuffer[117][8]~q\,
	combout => \sdram_controller|Mux23~31_combout\);

-- Location: FF_X60_Y29_N11
\sdram_controller|writeBuffer[125][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Add0~26_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder3~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[125][8]~q\);

-- Location: LCCOMB_X56_Y27_N2
\sdram_controller|writeBuffer[61][8]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|writeBuffer[61][8]~feeder_combout\ = \Add0~26_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Add0~26_combout\,
	combout => \sdram_controller|writeBuffer[61][8]~feeder_combout\);

-- Location: FF_X56_Y27_N3
\sdram_controller|writeBuffer[61][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sdram_controller|writeBuffer[61][8]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|Decoder3~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[61][8]~q\);

-- Location: LCCOMB_X60_Y29_N10
\sdram_controller|Mux23~32\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux23~32_combout\ = (\sdram_controller|stateCycleCount\(3) & ((\sdram_controller|Mux23~31_combout\ & (\sdram_controller|writeBuffer[125][8]~q\)) # (!\sdram_controller|Mux23~31_combout\ & ((\sdram_controller|writeBuffer[61][8]~q\))))) # 
-- (!\sdram_controller|stateCycleCount\(3) & (\sdram_controller|Mux23~31_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|stateCycleCount\(3),
	datab => \sdram_controller|Mux23~31_combout\,
	datac => \sdram_controller|writeBuffer[125][8]~q\,
	datad => \sdram_controller|writeBuffer[61][8]~q\,
	combout => \sdram_controller|Mux23~32_combout\);

-- Location: LCCOMB_X62_Y31_N28
\sdram_controller|writeBuffer[29][8]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|writeBuffer[29][8]~feeder_combout\ = \Add0~26_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Add0~26_combout\,
	combout => \sdram_controller|writeBuffer[29][8]~feeder_combout\);

-- Location: FF_X62_Y31_N29
\sdram_controller|writeBuffer[29][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sdram_controller|writeBuffer[29][8]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|Decoder3~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[29][8]~q\);

-- Location: FF_X64_Y27_N31
\sdram_controller|writeBuffer[93][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Add0~26_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder3~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[93][8]~q\);

-- Location: LCCOMB_X63_Y31_N4
\sdram_controller|writeBuffer[85][8]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|writeBuffer[85][8]~feeder_combout\ = \Add0~26_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Add0~26_combout\,
	combout => \sdram_controller|writeBuffer[85][8]~feeder_combout\);

-- Location: FF_X63_Y31_N5
\sdram_controller|writeBuffer[85][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sdram_controller|writeBuffer[85][8]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|Decoder3~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[85][8]~q\);

-- Location: FF_X63_Y30_N1
\sdram_controller|writeBuffer[21][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Add0~26_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder3~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[21][8]~q\);

-- Location: LCCOMB_X63_Y30_N0
\sdram_controller|Mux23~35\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux23~35_combout\ = (\sdram_controller|stateCycleCount\(6) & ((\sdram_controller|writeBuffer[85][8]~q\) # ((\sdram_controller|stateCycleCount\(3))))) # (!\sdram_controller|stateCycleCount\(6) & (((\sdram_controller|writeBuffer[21][8]~q\ 
-- & !\sdram_controller|stateCycleCount\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|writeBuffer[85][8]~q\,
	datab => \sdram_controller|stateCycleCount\(6),
	datac => \sdram_controller|writeBuffer[21][8]~q\,
	datad => \sdram_controller|stateCycleCount\(3),
	combout => \sdram_controller|Mux23~35_combout\);

-- Location: LCCOMB_X64_Y27_N30
\sdram_controller|Mux23~36\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux23~36_combout\ = (\sdram_controller|stateCycleCount\(3) & ((\sdram_controller|Mux23~35_combout\ & ((\sdram_controller|writeBuffer[93][8]~q\))) # (!\sdram_controller|Mux23~35_combout\ & (\sdram_controller|writeBuffer[29][8]~q\)))) # 
-- (!\sdram_controller|stateCycleCount\(3) & (((\sdram_controller|Mux23~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|stateCycleCount\(3),
	datab => \sdram_controller|writeBuffer[29][8]~q\,
	datac => \sdram_controller|writeBuffer[93][8]~q\,
	datad => \sdram_controller|Mux23~35_combout\,
	combout => \sdram_controller|Mux23~36_combout\);

-- Location: FF_X63_Y27_N31
\sdram_controller|writeBuffer[23][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Add0~26_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder3~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[23][8]~q\);

-- Location: LCCOMB_X62_Y27_N12
\sdram_controller|writeBuffer[31][8]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|writeBuffer[31][8]~feeder_combout\ = \Add0~26_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Add0~26_combout\,
	combout => \sdram_controller|writeBuffer[31][8]~feeder_combout\);

-- Location: FF_X62_Y27_N13
\sdram_controller|writeBuffer[31][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sdram_controller|writeBuffer[31][8]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|Decoder3~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[31][8]~q\);

-- Location: LCCOMB_X63_Y27_N30
\sdram_controller|Mux23~33\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux23~33_combout\ = (\sdram_controller|stateCycleCount\(6) & (\sdram_controller|stateCycleCount\(3))) # (!\sdram_controller|stateCycleCount\(6) & ((\sdram_controller|stateCycleCount\(3) & ((\sdram_controller|writeBuffer[31][8]~q\))) # 
-- (!\sdram_controller|stateCycleCount\(3) & (\sdram_controller|writeBuffer[23][8]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|stateCycleCount\(6),
	datab => \sdram_controller|stateCycleCount\(3),
	datac => \sdram_controller|writeBuffer[23][8]~q\,
	datad => \sdram_controller|writeBuffer[31][8]~q\,
	combout => \sdram_controller|Mux23~33_combout\);

-- Location: LCCOMB_X60_Y30_N30
\sdram_controller|writeBuffer[87][8]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|writeBuffer[87][8]~feeder_combout\ = \Add0~26_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Add0~26_combout\,
	combout => \sdram_controller|writeBuffer[87][8]~feeder_combout\);

-- Location: FF_X60_Y30_N31
\sdram_controller|writeBuffer[87][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sdram_controller|writeBuffer[87][8]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|Decoder3~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[87][8]~q\);

-- Location: FF_X60_Y26_N9
\sdram_controller|writeBuffer[95][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Add0~26_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder3~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[95][8]~q\);

-- Location: LCCOMB_X60_Y26_N8
\sdram_controller|Mux23~34\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux23~34_combout\ = (\sdram_controller|Mux23~33_combout\ & (((\sdram_controller|writeBuffer[95][8]~q\) # (!\sdram_controller|stateCycleCount\(6))))) # (!\sdram_controller|Mux23~33_combout\ & (\sdram_controller|writeBuffer[87][8]~q\ & 
-- ((\sdram_controller|stateCycleCount\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|Mux23~33_combout\,
	datab => \sdram_controller|writeBuffer[87][8]~q\,
	datac => \sdram_controller|writeBuffer[95][8]~q\,
	datad => \sdram_controller|stateCycleCount\(6),
	combout => \sdram_controller|Mux23~34_combout\);

-- Location: LCCOMB_X64_Y26_N16
\sdram_controller|Mux23~37\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux23~37_combout\ = (\sdram_controller|stateCycleCount\(5) & (\sdram_controller|stateCycleCount\(1))) # (!\sdram_controller|stateCycleCount\(5) & ((\sdram_controller|stateCycleCount\(1) & ((\sdram_controller|Mux23~34_combout\))) # 
-- (!\sdram_controller|stateCycleCount\(1) & (\sdram_controller|Mux23~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|stateCycleCount\(5),
	datab => \sdram_controller|stateCycleCount\(1),
	datac => \sdram_controller|Mux23~36_combout\,
	datad => \sdram_controller|Mux23~34_combout\,
	combout => \sdram_controller|Mux23~37_combout\);

-- Location: FF_X59_Y23_N29
\sdram_controller|writeBuffer[127][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \Add0~26_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|Decoder3~72_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[127][8]~q\);

-- Location: FF_X59_Y28_N5
\sdram_controller|writeBuffer[119][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Add0~26_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder3~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[119][8]~q\);

-- Location: FF_X59_Y28_N11
\sdram_controller|writeBuffer[55][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Add0~26_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder3~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[55][8]~q\);

-- Location: LCCOMB_X59_Y25_N6
\sdram_controller|writeBuffer[63][8]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|writeBuffer[63][8]~feeder_combout\ = \Add0~26_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Add0~26_combout\,
	combout => \sdram_controller|writeBuffer[63][8]~feeder_combout\);

-- Location: FF_X59_Y25_N7
\sdram_controller|writeBuffer[63][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sdram_controller|writeBuffer[63][8]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|Decoder3~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[63][8]~q\);

-- Location: LCCOMB_X59_Y28_N10
\sdram_controller|Mux23~38\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux23~38_combout\ = (\sdram_controller|stateCycleCount\(3) & ((\sdram_controller|stateCycleCount\(6)) # ((\sdram_controller|writeBuffer[63][8]~q\)))) # (!\sdram_controller|stateCycleCount\(3) & (!\sdram_controller|stateCycleCount\(6) & 
-- (\sdram_controller|writeBuffer[55][8]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|stateCycleCount\(3),
	datab => \sdram_controller|stateCycleCount\(6),
	datac => \sdram_controller|writeBuffer[55][8]~q\,
	datad => \sdram_controller|writeBuffer[63][8]~q\,
	combout => \sdram_controller|Mux23~38_combout\);

-- Location: LCCOMB_X59_Y28_N4
\sdram_controller|Mux23~39\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux23~39_combout\ = (\sdram_controller|stateCycleCount\(6) & ((\sdram_controller|Mux23~38_combout\ & (\sdram_controller|writeBuffer[127][8]~q\)) # (!\sdram_controller|Mux23~38_combout\ & ((\sdram_controller|writeBuffer[119][8]~q\))))) # 
-- (!\sdram_controller|stateCycleCount\(6) & (((\sdram_controller|Mux23~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|writeBuffer[127][8]~q\,
	datab => \sdram_controller|stateCycleCount\(6),
	datac => \sdram_controller|writeBuffer[119][8]~q\,
	datad => \sdram_controller|Mux23~38_combout\,
	combout => \sdram_controller|Mux23~39_combout\);

-- Location: LCCOMB_X64_Y24_N16
\sdram_controller|Mux23~40\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux23~40_combout\ = (\sdram_controller|Mux23~37_combout\ & (((\sdram_controller|Mux23~39_combout\) # (!\sdram_controller|stateCycleCount\(5))))) # (!\sdram_controller|Mux23~37_combout\ & (\sdram_controller|Mux23~32_combout\ & 
-- ((\sdram_controller|stateCycleCount\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|Mux23~32_combout\,
	datab => \sdram_controller|Mux23~37_combout\,
	datac => \sdram_controller|Mux23~39_combout\,
	datad => \sdram_controller|stateCycleCount\(5),
	combout => \sdram_controller|Mux23~40_combout\);

-- Location: LCCOMB_X56_Y26_N22
\sdram_controller|writeBuffer[57][8]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|writeBuffer[57][8]~feeder_combout\ = \Add0~26_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Add0~26_combout\,
	combout => \sdram_controller|writeBuffer[57][8]~feeder_combout\);

-- Location: FF_X56_Y26_N23
\sdram_controller|writeBuffer[57][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sdram_controller|writeBuffer[57][8]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|Decoder3~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[57][8]~q\);

-- Location: FF_X63_Y28_N3
\sdram_controller|writeBuffer[121][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Add0~26_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder3~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[121][8]~q\);

-- Location: FF_X62_Y31_N15
\sdram_controller|writeBuffer[25][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Add0~26_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder3~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[25][8]~q\);

-- Location: LCCOMB_X64_Y27_N20
\sdram_controller|writeBuffer[89][8]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|writeBuffer[89][8]~feeder_combout\ = \Add0~26_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Add0~26_combout\,
	combout => \sdram_controller|writeBuffer[89][8]~feeder_combout\);

-- Location: FF_X64_Y27_N21
\sdram_controller|writeBuffer[89][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sdram_controller|writeBuffer[89][8]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|Decoder3~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[89][8]~q\);

-- Location: LCCOMB_X62_Y31_N14
\sdram_controller|Mux23~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux23~12_combout\ = (\sdram_controller|stateCycleCount\(5) & (\sdram_controller|stateCycleCount\(6))) # (!\sdram_controller|stateCycleCount\(5) & ((\sdram_controller|stateCycleCount\(6) & ((\sdram_controller|writeBuffer[89][8]~q\))) # 
-- (!\sdram_controller|stateCycleCount\(6) & (\sdram_controller|writeBuffer[25][8]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|stateCycleCount\(5),
	datab => \sdram_controller|stateCycleCount\(6),
	datac => \sdram_controller|writeBuffer[25][8]~q\,
	datad => \sdram_controller|writeBuffer[89][8]~q\,
	combout => \sdram_controller|Mux23~12_combout\);

-- Location: LCCOMB_X63_Y28_N2
\sdram_controller|Mux23~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux23~13_combout\ = (\sdram_controller|stateCycleCount\(5) & ((\sdram_controller|Mux23~12_combout\ & ((\sdram_controller|writeBuffer[121][8]~q\))) # (!\sdram_controller|Mux23~12_combout\ & (\sdram_controller|writeBuffer[57][8]~q\)))) # 
-- (!\sdram_controller|stateCycleCount\(5) & (((\sdram_controller|Mux23~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|stateCycleCount\(5),
	datab => \sdram_controller|writeBuffer[57][8]~q\,
	datac => \sdram_controller|writeBuffer[121][8]~q\,
	datad => \sdram_controller|Mux23~12_combout\,
	combout => \sdram_controller|Mux23~13_combout\);

-- Location: LCCOMB_X61_Y25_N26
\sdram_controller|writeBuffer[49][8]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|writeBuffer[49][8]~feeder_combout\ = \Add0~26_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Add0~26_combout\,
	combout => \sdram_controller|writeBuffer[49][8]~feeder_combout\);

-- Location: FF_X61_Y25_N27
\sdram_controller|writeBuffer[49][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sdram_controller|writeBuffer[49][8]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|Decoder3~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[49][8]~q\);

-- Location: FF_X62_Y26_N31
\sdram_controller|writeBuffer[17][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Add0~26_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder3~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[17][8]~q\);

-- Location: LCCOMB_X62_Y26_N30
\sdram_controller|Mux23~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux23~14_combout\ = (\sdram_controller|stateCycleCount\(6) & (((\sdram_controller|stateCycleCount\(5))))) # (!\sdram_controller|stateCycleCount\(6) & ((\sdram_controller|stateCycleCount\(5) & (\sdram_controller|writeBuffer[49][8]~q\)) # 
-- (!\sdram_controller|stateCycleCount\(5) & ((\sdram_controller|writeBuffer[17][8]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|stateCycleCount\(6),
	datab => \sdram_controller|writeBuffer[49][8]~q\,
	datac => \sdram_controller|writeBuffer[17][8]~q\,
	datad => \sdram_controller|stateCycleCount\(5),
	combout => \sdram_controller|Mux23~14_combout\);

-- Location: FF_X64_Y31_N31
\sdram_controller|writeBuffer[113][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Add0~26_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder3~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[113][8]~q\);

-- Location: LCCOMB_X63_Y31_N18
\sdram_controller|writeBuffer[81][8]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|writeBuffer[81][8]~feeder_combout\ = \Add0~26_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Add0~26_combout\,
	combout => \sdram_controller|writeBuffer[81][8]~feeder_combout\);

-- Location: FF_X63_Y31_N19
\sdram_controller|writeBuffer[81][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sdram_controller|writeBuffer[81][8]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|Decoder3~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[81][8]~q\);

-- Location: LCCOMB_X64_Y31_N30
\sdram_controller|Mux23~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux23~15_combout\ = (\sdram_controller|Mux23~14_combout\ & (((\sdram_controller|writeBuffer[113][8]~q\)) # (!\sdram_controller|stateCycleCount\(6)))) # (!\sdram_controller|Mux23~14_combout\ & (\sdram_controller|stateCycleCount\(6) & 
-- ((\sdram_controller|writeBuffer[81][8]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|Mux23~14_combout\,
	datab => \sdram_controller|stateCycleCount\(6),
	datac => \sdram_controller|writeBuffer[113][8]~q\,
	datad => \sdram_controller|writeBuffer[81][8]~q\,
	combout => \sdram_controller|Mux23~15_combout\);

-- Location: LCCOMB_X64_Y31_N4
\sdram_controller|Mux23~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux23~16_combout\ = (\sdram_controller|stateCycleCount\(3) & ((\sdram_controller|Mux23~13_combout\) # ((\sdram_controller|stateCycleCount\(1))))) # (!\sdram_controller|stateCycleCount\(3) & (((\sdram_controller|Mux23~15_combout\ & 
-- !\sdram_controller|stateCycleCount\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|Mux23~13_combout\,
	datab => \sdram_controller|stateCycleCount\(3),
	datac => \sdram_controller|Mux23~15_combout\,
	datad => \sdram_controller|stateCycleCount\(1),
	combout => \sdram_controller|Mux23~16_combout\);

-- Location: LCCOMB_X61_Y32_N22
\sdram_controller|writeBuffer[51][8]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|writeBuffer[51][8]~feeder_combout\ = \Add0~26_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Add0~26_combout\,
	combout => \sdram_controller|writeBuffer[51][8]~feeder_combout\);

-- Location: FF_X61_Y32_N23
\sdram_controller|writeBuffer[51][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sdram_controller|writeBuffer[51][8]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|Decoder3~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[51][8]~q\);

-- Location: FF_X61_Y26_N25
\sdram_controller|writeBuffer[19][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Add0~26_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder3~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[19][8]~q\);

-- Location: LCCOMB_X61_Y26_N24
\sdram_controller|Mux23~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux23~10_combout\ = (\sdram_controller|stateCycleCount\(6) & (((\sdram_controller|stateCycleCount\(5))))) # (!\sdram_controller|stateCycleCount\(6) & ((\sdram_controller|stateCycleCount\(5) & (\sdram_controller|writeBuffer[51][8]~q\)) # 
-- (!\sdram_controller|stateCycleCount\(5) & ((\sdram_controller|writeBuffer[19][8]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|writeBuffer[51][8]~q\,
	datab => \sdram_controller|stateCycleCount\(6),
	datac => \sdram_controller|writeBuffer[19][8]~q\,
	datad => \sdram_controller|stateCycleCount\(5),
	combout => \sdram_controller|Mux23~10_combout\);

-- Location: FF_X61_Y32_N25
\sdram_controller|writeBuffer[115][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Add0~26_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder3~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[115][8]~q\);

-- Location: LCCOMB_X60_Y32_N28
\sdram_controller|writeBuffer[83][8]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|writeBuffer[83][8]~feeder_combout\ = \Add0~26_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Add0~26_combout\,
	combout => \sdram_controller|writeBuffer[83][8]~feeder_combout\);

-- Location: FF_X60_Y32_N29
\sdram_controller|writeBuffer[83][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sdram_controller|writeBuffer[83][8]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|Decoder3~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[83][8]~q\);

-- Location: LCCOMB_X61_Y32_N24
\sdram_controller|Mux23~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux23~11_combout\ = (\sdram_controller|Mux23~10_combout\ & (((\sdram_controller|writeBuffer[115][8]~q\)) # (!\sdram_controller|stateCycleCount\(6)))) # (!\sdram_controller|Mux23~10_combout\ & (\sdram_controller|stateCycleCount\(6) & 
-- ((\sdram_controller|writeBuffer[83][8]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|Mux23~10_combout\,
	datab => \sdram_controller|stateCycleCount\(6),
	datac => \sdram_controller|writeBuffer[115][8]~q\,
	datad => \sdram_controller|writeBuffer[83][8]~q\,
	combout => \sdram_controller|Mux23~11_combout\);

-- Location: LCCOMB_X59_Y25_N24
\sdram_controller|writeBuffer[59][8]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|writeBuffer[59][8]~feeder_combout\ = \Add0~26_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Add0~26_combout\,
	combout => \sdram_controller|writeBuffer[59][8]~feeder_combout\);

-- Location: FF_X59_Y25_N25
\sdram_controller|writeBuffer[59][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sdram_controller|writeBuffer[59][8]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|Decoder3~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[59][8]~q\);

-- Location: FF_X58_Y25_N3
\sdram_controller|writeBuffer[123][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Add0~26_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder3~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[123][8]~q\);

-- Location: LCCOMB_X60_Y26_N14
\sdram_controller|writeBuffer[91][8]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|writeBuffer[91][8]~feeder_combout\ = \Add0~26_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Add0~26_combout\,
	combout => \sdram_controller|writeBuffer[91][8]~feeder_combout\);

-- Location: FF_X60_Y26_N15
\sdram_controller|writeBuffer[91][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sdram_controller|writeBuffer[91][8]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|Decoder3~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[91][8]~q\);

-- Location: FF_X61_Y26_N15
\sdram_controller|writeBuffer[27][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Add0~26_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder3~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[27][8]~q\);

-- Location: LCCOMB_X61_Y26_N14
\sdram_controller|Mux23~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux23~17_combout\ = (\sdram_controller|stateCycleCount\(6) & ((\sdram_controller|writeBuffer[91][8]~q\) # ((\sdram_controller|stateCycleCount\(5))))) # (!\sdram_controller|stateCycleCount\(6) & (((\sdram_controller|writeBuffer[27][8]~q\ 
-- & !\sdram_controller|stateCycleCount\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|writeBuffer[91][8]~q\,
	datab => \sdram_controller|stateCycleCount\(6),
	datac => \sdram_controller|writeBuffer[27][8]~q\,
	datad => \sdram_controller|stateCycleCount\(5),
	combout => \sdram_controller|Mux23~17_combout\);

-- Location: LCCOMB_X58_Y25_N2
\sdram_controller|Mux23~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux23~18_combout\ = (\sdram_controller|stateCycleCount\(5) & ((\sdram_controller|Mux23~17_combout\ & ((\sdram_controller|writeBuffer[123][8]~q\))) # (!\sdram_controller|Mux23~17_combout\ & (\sdram_controller|writeBuffer[59][8]~q\)))) # 
-- (!\sdram_controller|stateCycleCount\(5) & (((\sdram_controller|Mux23~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|stateCycleCount\(5),
	datab => \sdram_controller|writeBuffer[59][8]~q\,
	datac => \sdram_controller|writeBuffer[123][8]~q\,
	datad => \sdram_controller|Mux23~17_combout\,
	combout => \sdram_controller|Mux23~18_combout\);

-- Location: LCCOMB_X58_Y31_N12
\sdram_controller|Mux23~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux23~19_combout\ = (\sdram_controller|Mux23~16_combout\ & (((\sdram_controller|Mux23~18_combout\) # (!\sdram_controller|stateCycleCount\(1))))) # (!\sdram_controller|Mux23~16_combout\ & (\sdram_controller|Mux23~11_combout\ & 
-- ((\sdram_controller|stateCycleCount\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|Mux23~16_combout\,
	datab => \sdram_controller|Mux23~11_combout\,
	datac => \sdram_controller|Mux23~18_combout\,
	datad => \sdram_controller|stateCycleCount\(1),
	combout => \sdram_controller|Mux23~19_combout\);

-- Location: LCCOMB_X58_Y26_N0
\sdram_controller|writeBuffer[75][8]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|writeBuffer[75][8]~feeder_combout\ = \Add0~26_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Add0~26_combout\,
	combout => \sdram_controller|writeBuffer[75][8]~feeder_combout\);

-- Location: FF_X58_Y26_N1
\sdram_controller|writeBuffer[75][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sdram_controller|writeBuffer[75][8]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|Decoder3~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[75][8]~q\);

-- Location: FF_X58_Y27_N1
\sdram_controller|writeBuffer[107][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Add0~26_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder3~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[107][8]~q\);

-- Location: FF_X58_Y27_N11
\sdram_controller|writeBuffer[11][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Add0~26_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder3~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[11][8]~q\);

-- Location: LCCOMB_X57_Y30_N22
\sdram_controller|writeBuffer[43][8]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|writeBuffer[43][8]~feeder_combout\ = \Add0~26_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Add0~26_combout\,
	combout => \sdram_controller|writeBuffer[43][8]~feeder_combout\);

-- Location: FF_X57_Y30_N23
\sdram_controller|writeBuffer[43][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sdram_controller|writeBuffer[43][8]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|Decoder3~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[43][8]~q\);

-- Location: LCCOMB_X58_Y27_N10
\sdram_controller|Mux23~27\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux23~27_combout\ = (\sdram_controller|stateCycleCount\(6) & (\sdram_controller|stateCycleCount\(5))) # (!\sdram_controller|stateCycleCount\(6) & ((\sdram_controller|stateCycleCount\(5) & ((\sdram_controller|writeBuffer[43][8]~q\))) # 
-- (!\sdram_controller|stateCycleCount\(5) & (\sdram_controller|writeBuffer[11][8]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|stateCycleCount\(6),
	datab => \sdram_controller|stateCycleCount\(5),
	datac => \sdram_controller|writeBuffer[11][8]~q\,
	datad => \sdram_controller|writeBuffer[43][8]~q\,
	combout => \sdram_controller|Mux23~27_combout\);

-- Location: LCCOMB_X58_Y27_N0
\sdram_controller|Mux23~28\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux23~28_combout\ = (\sdram_controller|stateCycleCount\(6) & ((\sdram_controller|Mux23~27_combout\ & ((\sdram_controller|writeBuffer[107][8]~q\))) # (!\sdram_controller|Mux23~27_combout\ & (\sdram_controller|writeBuffer[75][8]~q\)))) # 
-- (!\sdram_controller|stateCycleCount\(6) & (((\sdram_controller|Mux23~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|stateCycleCount\(6),
	datab => \sdram_controller|writeBuffer[75][8]~q\,
	datac => \sdram_controller|writeBuffer[107][8]~q\,
	datad => \sdram_controller|Mux23~27_combout\,
	combout => \sdram_controller|Mux23~28_combout\);

-- Location: LCCOMB_X57_Y29_N16
\sdram_controller|writeBuffer[41][8]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|writeBuffer[41][8]~feeder_combout\ = \Add0~26_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Add0~26_combout\,
	combout => \sdram_controller|writeBuffer[41][8]~feeder_combout\);

-- Location: FF_X57_Y29_N17
\sdram_controller|writeBuffer[41][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sdram_controller|writeBuffer[41][8]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|Decoder3~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[41][8]~q\);

-- Location: FF_X62_Y32_N27
\sdram_controller|writeBuffer[9][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Add0~26_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder3~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[9][8]~q\);

-- Location: LCCOMB_X62_Y32_N26
\sdram_controller|Mux23~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux23~22_combout\ = (\sdram_controller|stateCycleCount\(6) & (((\sdram_controller|stateCycleCount\(5))))) # (!\sdram_controller|stateCycleCount\(6) & ((\sdram_controller|stateCycleCount\(5) & (\sdram_controller|writeBuffer[41][8]~q\)) # 
-- (!\sdram_controller|stateCycleCount\(5) & ((\sdram_controller|writeBuffer[9][8]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|stateCycleCount\(6),
	datab => \sdram_controller|writeBuffer[41][8]~q\,
	datac => \sdram_controller|writeBuffer[9][8]~q\,
	datad => \sdram_controller|stateCycleCount\(5),
	combout => \sdram_controller|Mux23~22_combout\);

-- Location: LCCOMB_X61_Y31_N24
\sdram_controller|writeBuffer[73][8]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|writeBuffer[73][8]~feeder_combout\ = \Add0~26_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Add0~26_combout\,
	combout => \sdram_controller|writeBuffer[73][8]~feeder_combout\);

-- Location: FF_X61_Y31_N25
\sdram_controller|writeBuffer[73][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sdram_controller|writeBuffer[73][8]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|Decoder3~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[73][8]~q\);

-- Location: FF_X61_Y31_N23
\sdram_controller|writeBuffer[105][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Add0~26_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder3~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[105][8]~q\);

-- Location: LCCOMB_X61_Y31_N22
\sdram_controller|Mux23~23\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux23~23_combout\ = (\sdram_controller|Mux23~22_combout\ & (((\sdram_controller|writeBuffer[105][8]~q\) # (!\sdram_controller|stateCycleCount\(6))))) # (!\sdram_controller|Mux23~22_combout\ & (\sdram_controller|writeBuffer[73][8]~q\ & 
-- ((\sdram_controller|stateCycleCount\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|Mux23~22_combout\,
	datab => \sdram_controller|writeBuffer[73][8]~q\,
	datac => \sdram_controller|writeBuffer[105][8]~q\,
	datad => \sdram_controller|stateCycleCount\(6),
	combout => \sdram_controller|Mux23~23_combout\);

-- Location: LCCOMB_X61_Y30_N2
\sdram_controller|writeBuffer[65][8]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|writeBuffer[65][8]~feeder_combout\ = \Add0~26_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Add0~26_combout\,
	combout => \sdram_controller|writeBuffer[65][8]~feeder_combout\);

-- Location: FF_X61_Y30_N3
\sdram_controller|writeBuffer[65][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sdram_controller|writeBuffer[65][8]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|Decoder3~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[65][8]~q\);

-- Location: FF_X58_Y31_N5
\sdram_controller|writeBuffer[97][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Add0~26_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder3~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[97][8]~q\);

-- Location: LCCOMB_X62_Y30_N22
\sdram_controller|writeBuffer[33][8]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|writeBuffer[33][8]~feeder_combout\ = \Add0~26_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Add0~26_combout\,
	combout => \sdram_controller|writeBuffer[33][8]~feeder_combout\);

-- Location: FF_X62_Y30_N23
\sdram_controller|writeBuffer[33][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sdram_controller|writeBuffer[33][8]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|Decoder3~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[33][8]~q\);

-- Location: FF_X62_Y30_N5
\sdram_controller|writeBuffer[1][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Add0~26_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder3~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[1][8]~q\);

-- Location: LCCOMB_X62_Y30_N4
\sdram_controller|Mux23~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux23~24_combout\ = (\sdram_controller|stateCycleCount\(5) & ((\sdram_controller|writeBuffer[33][8]~q\) # ((\sdram_controller|stateCycleCount\(6))))) # (!\sdram_controller|stateCycleCount\(5) & (((\sdram_controller|writeBuffer[1][8]~q\ & 
-- !\sdram_controller|stateCycleCount\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|writeBuffer[33][8]~q\,
	datab => \sdram_controller|stateCycleCount\(5),
	datac => \sdram_controller|writeBuffer[1][8]~q\,
	datad => \sdram_controller|stateCycleCount\(6),
	combout => \sdram_controller|Mux23~24_combout\);

-- Location: LCCOMB_X58_Y31_N4
\sdram_controller|Mux23~25\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux23~25_combout\ = (\sdram_controller|stateCycleCount\(6) & ((\sdram_controller|Mux23~24_combout\ & ((\sdram_controller|writeBuffer[97][8]~q\))) # (!\sdram_controller|Mux23~24_combout\ & (\sdram_controller|writeBuffer[65][8]~q\)))) # 
-- (!\sdram_controller|stateCycleCount\(6) & (((\sdram_controller|Mux23~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|writeBuffer[65][8]~q\,
	datab => \sdram_controller|stateCycleCount\(6),
	datac => \sdram_controller|writeBuffer[97][8]~q\,
	datad => \sdram_controller|Mux23~24_combout\,
	combout => \sdram_controller|Mux23~25_combout\);

-- Location: LCCOMB_X58_Y31_N2
\sdram_controller|Mux23~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux23~26_combout\ = (\sdram_controller|stateCycleCount\(3) & ((\sdram_controller|Mux23~23_combout\) # ((\sdram_controller|stateCycleCount\(1))))) # (!\sdram_controller|stateCycleCount\(3) & (((\sdram_controller|Mux23~25_combout\ & 
-- !\sdram_controller|stateCycleCount\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|stateCycleCount\(3),
	datab => \sdram_controller|Mux23~23_combout\,
	datac => \sdram_controller|Mux23~25_combout\,
	datad => \sdram_controller|stateCycleCount\(1),
	combout => \sdram_controller|Mux23~26_combout\);

-- Location: LCCOMB_X58_Y26_N2
\sdram_controller|writeBuffer[67][8]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|writeBuffer[67][8]~feeder_combout\ = \Add0~26_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Add0~26_combout\,
	combout => \sdram_controller|writeBuffer[67][8]~feeder_combout\);

-- Location: FF_X58_Y26_N3
\sdram_controller|writeBuffer[67][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sdram_controller|writeBuffer[67][8]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|Decoder3~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[67][8]~q\);

-- Location: FF_X58_Y31_N31
\sdram_controller|writeBuffer[99][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Add0~26_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder3~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[99][8]~q\);

-- Location: LCCOMB_X56_Y29_N28
\sdram_controller|writeBuffer[35][8]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|writeBuffer[35][8]~feeder_combout\ = \Add0~26_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Add0~26_combout\,
	combout => \sdram_controller|writeBuffer[35][8]~feeder_combout\);

-- Location: FF_X56_Y29_N29
\sdram_controller|writeBuffer[35][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sdram_controller|writeBuffer[35][8]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|Decoder3~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[35][8]~q\);

-- Location: FF_X58_Y30_N11
\sdram_controller|writeBuffer[3][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Add0~26_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder3~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[3][8]~q\);

-- Location: LCCOMB_X58_Y30_N10
\sdram_controller|Mux23~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux23~20_combout\ = (\sdram_controller|stateCycleCount\(6) & (((\sdram_controller|stateCycleCount\(5))))) # (!\sdram_controller|stateCycleCount\(6) & ((\sdram_controller|stateCycleCount\(5) & (\sdram_controller|writeBuffer[35][8]~q\)) # 
-- (!\sdram_controller|stateCycleCount\(5) & ((\sdram_controller|writeBuffer[3][8]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|stateCycleCount\(6),
	datab => \sdram_controller|writeBuffer[35][8]~q\,
	datac => \sdram_controller|writeBuffer[3][8]~q\,
	datad => \sdram_controller|stateCycleCount\(5),
	combout => \sdram_controller|Mux23~20_combout\);

-- Location: LCCOMB_X58_Y31_N30
\sdram_controller|Mux23~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux23~21_combout\ = (\sdram_controller|stateCycleCount\(6) & ((\sdram_controller|Mux23~20_combout\ & ((\sdram_controller|writeBuffer[99][8]~q\))) # (!\sdram_controller|Mux23~20_combout\ & (\sdram_controller|writeBuffer[67][8]~q\)))) # 
-- (!\sdram_controller|stateCycleCount\(6) & (((\sdram_controller|Mux23~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|writeBuffer[67][8]~q\,
	datab => \sdram_controller|stateCycleCount\(6),
	datac => \sdram_controller|writeBuffer[99][8]~q\,
	datad => \sdram_controller|Mux23~20_combout\,
	combout => \sdram_controller|Mux23~21_combout\);

-- Location: LCCOMB_X58_Y31_N8
\sdram_controller|Mux23~29\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux23~29_combout\ = (\sdram_controller|Mux23~26_combout\ & ((\sdram_controller|Mux23~28_combout\) # ((!\sdram_controller|stateCycleCount\(1))))) # (!\sdram_controller|Mux23~26_combout\ & (((\sdram_controller|Mux23~21_combout\ & 
-- \sdram_controller|stateCycleCount\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|Mux23~28_combout\,
	datab => \sdram_controller|Mux23~26_combout\,
	datac => \sdram_controller|Mux23~21_combout\,
	datad => \sdram_controller|stateCycleCount\(1),
	combout => \sdram_controller|Mux23~29_combout\);

-- Location: LCCOMB_X58_Y31_N18
\sdram_controller|Mux23~30\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux23~30_combout\ = (\sdram_controller|stateCycleCount\(4) & ((\sdram_controller|Mux23~19_combout\) # ((\sdram_controller|stateCycleCount\(2))))) # (!\sdram_controller|stateCycleCount\(4) & (((\sdram_controller|Mux23~29_combout\ & 
-- !\sdram_controller|stateCycleCount\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|Mux23~19_combout\,
	datab => \sdram_controller|stateCycleCount\(4),
	datac => \sdram_controller|Mux23~29_combout\,
	datad => \sdram_controller|stateCycleCount\(2),
	combout => \sdram_controller|Mux23~30_combout\);

-- Location: LCCOMB_X58_Y31_N16
\sdram_controller|Mux23~41\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux23~41_combout\ = (\sdram_controller|stateCycleCount\(2) & ((\sdram_controller|Mux23~30_combout\ & ((\sdram_controller|Mux23~40_combout\))) # (!\sdram_controller|Mux23~30_combout\ & (\sdram_controller|Mux23~9_combout\)))) # 
-- (!\sdram_controller|stateCycleCount\(2) & (((\sdram_controller|Mux23~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|Mux23~9_combout\,
	datab => \sdram_controller|stateCycleCount\(2),
	datac => \sdram_controller|Mux23~40_combout\,
	datad => \sdram_controller|Mux23~30_combout\,
	combout => \sdram_controller|Mux23~41_combout\);

-- Location: LCCOMB_X58_Y31_N22
\sdram_controller|Mux23~42\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux23~42_combout\ = (\sdram_controller|stateCycleCount\(0) & \sdram_controller|Mux23~41_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \sdram_controller|stateCycleCount\(0),
	datad => \sdram_controller|Mux23~41_combout\,
	combout => \sdram_controller|Mux23~42_combout\);

-- Location: LCCOMB_X59_Y23_N18
\Add0~27\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add0~27_combout\ = (transmitCount(9) & (!\Add0~25\)) # (!transmitCount(9) & ((\Add0~25\) # (GND)))
-- \Add0~28\ = CARRY((!\Add0~25\) # (!transmitCount(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => transmitCount(9),
	datad => VCC,
	cin => \Add0~25\,
	combout => \Add0~27_combout\,
	cout => \Add0~28\);

-- Location: LCCOMB_X59_Y26_N10
\Add0~29\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add0~29_combout\ = (\Add0~27_combout\ & \state.TRANSMIT~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Add0~27_combout\,
	datad => \state.TRANSMIT~q\,
	combout => \Add0~29_combout\);

-- Location: LCCOMB_X59_Y25_N8
\sdram_controller|writeBuffer[59][9]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|writeBuffer[59][9]~feeder_combout\ = \Add0~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Add0~29_combout\,
	combout => \sdram_controller|writeBuffer[59][9]~feeder_combout\);

-- Location: FF_X59_Y25_N9
\sdram_controller|writeBuffer[59][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sdram_controller|writeBuffer[59][9]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|Decoder3~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[59][9]~q\);

-- Location: FF_X59_Y25_N27
\sdram_controller|writeBuffer[63][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Add0~29_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder3~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[63][9]~q\);

-- Location: LCCOMB_X62_Y27_N30
\sdram_controller|writeBuffer[31][9]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|writeBuffer[31][9]~feeder_combout\ = \Add0~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Add0~29_combout\,
	combout => \sdram_controller|writeBuffer[31][9]~feeder_combout\);

-- Location: FF_X62_Y27_N31
\sdram_controller|writeBuffer[31][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sdram_controller|writeBuffer[31][9]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|Decoder3~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[31][9]~q\);

-- Location: FF_X61_Y26_N3
\sdram_controller|writeBuffer[27][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Add0~29_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder3~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[27][9]~q\);

-- Location: LCCOMB_X61_Y26_N2
\sdram_controller|Mux22~31\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux22~31_combout\ = (\sdram_controller|stateCycleCount\(2) & ((\sdram_controller|writeBuffer[31][9]~q\) # ((\sdram_controller|stateCycleCount\(5))))) # (!\sdram_controller|stateCycleCount\(2) & (((\sdram_controller|writeBuffer[27][9]~q\ 
-- & !\sdram_controller|stateCycleCount\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|stateCycleCount\(2),
	datab => \sdram_controller|writeBuffer[31][9]~q\,
	datac => \sdram_controller|writeBuffer[27][9]~q\,
	datad => \sdram_controller|stateCycleCount\(5),
	combout => \sdram_controller|Mux22~31_combout\);

-- Location: LCCOMB_X59_Y25_N26
\sdram_controller|Mux22~32\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux22~32_combout\ = (\sdram_controller|stateCycleCount\(5) & ((\sdram_controller|Mux22~31_combout\ & ((\sdram_controller|writeBuffer[63][9]~q\))) # (!\sdram_controller|Mux22~31_combout\ & (\sdram_controller|writeBuffer[59][9]~q\)))) # 
-- (!\sdram_controller|stateCycleCount\(5) & (((\sdram_controller|Mux22~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|stateCycleCount\(5),
	datab => \sdram_controller|writeBuffer[59][9]~q\,
	datac => \sdram_controller|writeBuffer[63][9]~q\,
	datad => \sdram_controller|Mux22~31_combout\,
	combout => \sdram_controller|Mux22~32_combout\);

-- Location: LCCOMB_X57_Y30_N8
\sdram_controller|writeBuffer[43][9]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|writeBuffer[43][9]~feeder_combout\ = \Add0~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Add0~29_combout\,
	combout => \sdram_controller|writeBuffer[43][9]~feeder_combout\);

-- Location: FF_X57_Y30_N9
\sdram_controller|writeBuffer[43][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sdram_controller|writeBuffer[43][9]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|Decoder3~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[43][9]~q\);

-- Location: FF_X58_Y27_N9
\sdram_controller|writeBuffer[11][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Add0~29_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder3~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[11][9]~q\);

-- Location: LCCOMB_X58_Y27_N8
\sdram_controller|Mux22~35\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux22~35_combout\ = (\sdram_controller|stateCycleCount\(5) & ((\sdram_controller|writeBuffer[43][9]~q\) # ((\sdram_controller|stateCycleCount\(2))))) # (!\sdram_controller|stateCycleCount\(5) & (((\sdram_controller|writeBuffer[11][9]~q\ 
-- & !\sdram_controller|stateCycleCount\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|writeBuffer[43][9]~q\,
	datab => \sdram_controller|stateCycleCount\(5),
	datac => \sdram_controller|writeBuffer[11][9]~q\,
	datad => \sdram_controller|stateCycleCount\(2),
	combout => \sdram_controller|Mux22~35_combout\);

-- Location: FF_X58_Y29_N15
\sdram_controller|writeBuffer[47][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Add0~29_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder3~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[47][9]~q\);

-- Location: LCCOMB_X66_Y27_N20
\sdram_controller|writeBuffer[15][9]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|writeBuffer[15][9]~feeder_combout\ = \Add0~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Add0~29_combout\,
	combout => \sdram_controller|writeBuffer[15][9]~feeder_combout\);

-- Location: FF_X66_Y27_N21
\sdram_controller|writeBuffer[15][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sdram_controller|writeBuffer[15][9]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|Decoder3~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[15][9]~q\);

-- Location: LCCOMB_X58_Y29_N14
\sdram_controller|Mux22~36\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux22~36_combout\ = (\sdram_controller|Mux22~35_combout\ & (((\sdram_controller|writeBuffer[47][9]~q\)) # (!\sdram_controller|stateCycleCount\(2)))) # (!\sdram_controller|Mux22~35_combout\ & (\sdram_controller|stateCycleCount\(2) & 
-- ((\sdram_controller|writeBuffer[15][9]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|Mux22~35_combout\,
	datab => \sdram_controller|stateCycleCount\(2),
	datac => \sdram_controller|writeBuffer[47][9]~q\,
	datad => \sdram_controller|writeBuffer[15][9]~q\,
	combout => \sdram_controller|Mux22~36_combout\);

-- Location: LCCOMB_X57_Y27_N14
\sdram_controller|writeBuffer[79][9]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|writeBuffer[79][9]~feeder_combout\ = \Add0~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Add0~29_combout\,
	combout => \sdram_controller|writeBuffer[79][9]~feeder_combout\);

-- Location: FF_X57_Y27_N15
\sdram_controller|writeBuffer[79][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sdram_controller|writeBuffer[79][9]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|Decoder3~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[79][9]~q\);

-- Location: FF_X59_Y26_N1
\sdram_controller|writeBuffer[111][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Add0~29_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder3~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[111][9]~q\);

-- Location: FF_X58_Y26_N23
\sdram_controller|writeBuffer[75][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Add0~29_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder3~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[75][9]~q\);

-- Location: LCCOMB_X58_Y27_N14
\sdram_controller|writeBuffer[107][9]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|writeBuffer[107][9]~feeder_combout\ = \Add0~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Add0~29_combout\,
	combout => \sdram_controller|writeBuffer[107][9]~feeder_combout\);

-- Location: FF_X58_Y27_N15
\sdram_controller|writeBuffer[107][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sdram_controller|writeBuffer[107][9]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|Decoder3~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[107][9]~q\);

-- Location: LCCOMB_X58_Y26_N22
\sdram_controller|Mux22~33\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux22~33_combout\ = (\sdram_controller|stateCycleCount\(5) & ((\sdram_controller|stateCycleCount\(2)) # ((\sdram_controller|writeBuffer[107][9]~q\)))) # (!\sdram_controller|stateCycleCount\(5) & (!\sdram_controller|stateCycleCount\(2) & 
-- (\sdram_controller|writeBuffer[75][9]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|stateCycleCount\(5),
	datab => \sdram_controller|stateCycleCount\(2),
	datac => \sdram_controller|writeBuffer[75][9]~q\,
	datad => \sdram_controller|writeBuffer[107][9]~q\,
	combout => \sdram_controller|Mux22~33_combout\);

-- Location: LCCOMB_X59_Y26_N0
\sdram_controller|Mux22~34\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux22~34_combout\ = (\sdram_controller|stateCycleCount\(2) & ((\sdram_controller|Mux22~33_combout\ & ((\sdram_controller|writeBuffer[111][9]~q\))) # (!\sdram_controller|Mux22~33_combout\ & (\sdram_controller|writeBuffer[79][9]~q\)))) # 
-- (!\sdram_controller|stateCycleCount\(2) & (((\sdram_controller|Mux22~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|writeBuffer[79][9]~q\,
	datab => \sdram_controller|stateCycleCount\(2),
	datac => \sdram_controller|writeBuffer[111][9]~q\,
	datad => \sdram_controller|Mux22~33_combout\,
	combout => \sdram_controller|Mux22~34_combout\);

-- Location: LCCOMB_X59_Y29_N2
\sdram_controller|Mux22~37\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux22~37_combout\ = (\sdram_controller|stateCycleCount\(6) & (((\sdram_controller|stateCycleCount\(4)) # (\sdram_controller|Mux22~34_combout\)))) # (!\sdram_controller|stateCycleCount\(6) & (\sdram_controller|Mux22~36_combout\ & 
-- (!\sdram_controller|stateCycleCount\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|Mux22~36_combout\,
	datab => \sdram_controller|stateCycleCount\(6),
	datac => \sdram_controller|stateCycleCount\(4),
	datad => \sdram_controller|Mux22~34_combout\,
	combout => \sdram_controller|Mux22~37_combout\);

-- Location: FF_X59_Y26_N11
\sdram_controller|writeBuffer[127][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \Add0~29_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|Decoder3~72_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[127][9]~q\);

-- Location: FF_X58_Y25_N19
\sdram_controller|writeBuffer[123][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Add0~29_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder3~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[123][9]~q\);

-- Location: FF_X60_Y26_N5
\sdram_controller|writeBuffer[91][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Add0~29_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder3~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[91][9]~q\);

-- Location: LCCOMB_X60_Y26_N18
\sdram_controller|writeBuffer[95][9]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|writeBuffer[95][9]~feeder_combout\ = \Add0~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Add0~29_combout\,
	combout => \sdram_controller|writeBuffer[95][9]~feeder_combout\);

-- Location: FF_X60_Y26_N19
\sdram_controller|writeBuffer[95][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sdram_controller|writeBuffer[95][9]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|Decoder3~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[95][9]~q\);

-- Location: LCCOMB_X60_Y26_N4
\sdram_controller|Mux22~38\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux22~38_combout\ = (\sdram_controller|stateCycleCount\(2) & ((\sdram_controller|stateCycleCount\(5)) # ((\sdram_controller|writeBuffer[95][9]~q\)))) # (!\sdram_controller|stateCycleCount\(2) & (!\sdram_controller|stateCycleCount\(5) & 
-- (\sdram_controller|writeBuffer[91][9]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|stateCycleCount\(2),
	datab => \sdram_controller|stateCycleCount\(5),
	datac => \sdram_controller|writeBuffer[91][9]~q\,
	datad => \sdram_controller|writeBuffer[95][9]~q\,
	combout => \sdram_controller|Mux22~38_combout\);

-- Location: LCCOMB_X58_Y25_N18
\sdram_controller|Mux22~39\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux22~39_combout\ = (\sdram_controller|stateCycleCount\(5) & ((\sdram_controller|Mux22~38_combout\ & (\sdram_controller|writeBuffer[127][9]~q\)) # (!\sdram_controller|Mux22~38_combout\ & ((\sdram_controller|writeBuffer[123][9]~q\))))) # 
-- (!\sdram_controller|stateCycleCount\(5) & (((\sdram_controller|Mux22~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|stateCycleCount\(5),
	datab => \sdram_controller|writeBuffer[127][9]~q\,
	datac => \sdram_controller|writeBuffer[123][9]~q\,
	datad => \sdram_controller|Mux22~38_combout\,
	combout => \sdram_controller|Mux22~39_combout\);

-- Location: LCCOMB_X59_Y29_N12
\sdram_controller|Mux22~40\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux22~40_combout\ = (\sdram_controller|Mux22~37_combout\ & (((\sdram_controller|Mux22~39_combout\) # (!\sdram_controller|stateCycleCount\(4))))) # (!\sdram_controller|Mux22~37_combout\ & (\sdram_controller|Mux22~32_combout\ & 
-- (\sdram_controller|stateCycleCount\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|Mux22~32_combout\,
	datab => \sdram_controller|Mux22~37_combout\,
	datac => \sdram_controller|stateCycleCount\(4),
	datad => \sdram_controller|Mux22~39_combout\,
	combout => \sdram_controller|Mux22~40_combout\);

-- Location: FF_X61_Y25_N15
\sdram_controller|writeBuffer[33][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Add0~29_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder3~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[33][9]~q\);

-- Location: LCCOMB_X61_Y25_N0
\sdram_controller|writeBuffer[49][9]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|writeBuffer[49][9]~feeder_combout\ = \Add0~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Add0~29_combout\,
	combout => \sdram_controller|writeBuffer[49][9]~feeder_combout\);

-- Location: FF_X61_Y25_N1
\sdram_controller|writeBuffer[49][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sdram_controller|writeBuffer[49][9]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|Decoder3~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[49][9]~q\);

-- Location: LCCOMB_X61_Y25_N14
\sdram_controller|Mux22~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux22~20_combout\ = (\sdram_controller|stateCycleCount\(2) & (\sdram_controller|stateCycleCount\(4))) # (!\sdram_controller|stateCycleCount\(2) & ((\sdram_controller|stateCycleCount\(4) & ((\sdram_controller|writeBuffer[49][9]~q\))) # 
-- (!\sdram_controller|stateCycleCount\(4) & (\sdram_controller|writeBuffer[33][9]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|stateCycleCount\(2),
	datab => \sdram_controller|stateCycleCount\(4),
	datac => \sdram_controller|writeBuffer[33][9]~q\,
	datad => \sdram_controller|writeBuffer[49][9]~q\,
	combout => \sdram_controller|Mux22~20_combout\);

-- Location: LCCOMB_X62_Y25_N0
\sdram_controller|writeBuffer[37][9]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|writeBuffer[37][9]~feeder_combout\ = \Add0~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Add0~29_combout\,
	combout => \sdram_controller|writeBuffer[37][9]~feeder_combout\);

-- Location: FF_X62_Y25_N1
\sdram_controller|writeBuffer[37][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sdram_controller|writeBuffer[37][9]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|Decoder3~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[37][9]~q\);

-- Location: FF_X62_Y25_N11
\sdram_controller|writeBuffer[53][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Add0~29_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder3~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[53][9]~q\);

-- Location: LCCOMB_X62_Y25_N10
\sdram_controller|Mux22~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux22~21_combout\ = (\sdram_controller|Mux22~20_combout\ & (((\sdram_controller|writeBuffer[53][9]~q\) # (!\sdram_controller|stateCycleCount\(2))))) # (!\sdram_controller|Mux22~20_combout\ & (\sdram_controller|writeBuffer[37][9]~q\ & 
-- ((\sdram_controller|stateCycleCount\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|Mux22~20_combout\,
	datab => \sdram_controller|writeBuffer[37][9]~q\,
	datac => \sdram_controller|writeBuffer[53][9]~q\,
	datad => \sdram_controller|stateCycleCount\(2),
	combout => \sdram_controller|Mux22~21_combout\);

-- Location: LCCOMB_X64_Y31_N26
\sdram_controller|writeBuffer[113][9]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|writeBuffer[113][9]~feeder_combout\ = \Add0~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Add0~29_combout\,
	combout => \sdram_controller|writeBuffer[113][9]~feeder_combout\);

-- Location: FF_X64_Y31_N27
\sdram_controller|writeBuffer[113][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sdram_controller|writeBuffer[113][9]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|Decoder3~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[113][9]~q\);

-- Location: FF_X59_Y29_N5
\sdram_controller|writeBuffer[117][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Add0~29_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder3~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[117][9]~q\);

-- Location: FF_X61_Y28_N23
\sdram_controller|writeBuffer[97][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Add0~29_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder3~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[97][9]~q\);

-- Location: LCCOMB_X61_Y28_N16
\sdram_controller|writeBuffer[101][9]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|writeBuffer[101][9]~feeder_combout\ = \Add0~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Add0~29_combout\,
	combout => \sdram_controller|writeBuffer[101][9]~feeder_combout\);

-- Location: FF_X61_Y28_N17
\sdram_controller|writeBuffer[101][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sdram_controller|writeBuffer[101][9]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|Decoder3~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[101][9]~q\);

-- Location: LCCOMB_X61_Y28_N22
\sdram_controller|Mux22~27\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux22~27_combout\ = (\sdram_controller|stateCycleCount\(4) & (\sdram_controller|stateCycleCount\(2))) # (!\sdram_controller|stateCycleCount\(4) & ((\sdram_controller|stateCycleCount\(2) & ((\sdram_controller|writeBuffer[101][9]~q\))) # 
-- (!\sdram_controller|stateCycleCount\(2) & (\sdram_controller|writeBuffer[97][9]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|stateCycleCount\(4),
	datab => \sdram_controller|stateCycleCount\(2),
	datac => \sdram_controller|writeBuffer[97][9]~q\,
	datad => \sdram_controller|writeBuffer[101][9]~q\,
	combout => \sdram_controller|Mux22~27_combout\);

-- Location: LCCOMB_X59_Y29_N4
\sdram_controller|Mux22~28\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux22~28_combout\ = (\sdram_controller|stateCycleCount\(4) & ((\sdram_controller|Mux22~27_combout\ & ((\sdram_controller|writeBuffer[117][9]~q\))) # (!\sdram_controller|Mux22~27_combout\ & (\sdram_controller|writeBuffer[113][9]~q\)))) # 
-- (!\sdram_controller|stateCycleCount\(4) & (((\sdram_controller|Mux22~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|stateCycleCount\(4),
	datab => \sdram_controller|writeBuffer[113][9]~q\,
	datac => \sdram_controller|writeBuffer[117][9]~q\,
	datad => \sdram_controller|Mux22~27_combout\,
	combout => \sdram_controller|Mux22~28_combout\);

-- Location: FF_X61_Y30_N7
\sdram_controller|writeBuffer[65][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Add0~29_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder3~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[65][9]~q\);

-- Location: LCCOMB_X63_Y31_N10
\sdram_controller|writeBuffer[81][9]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|writeBuffer[81][9]~feeder_combout\ = \Add0~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Add0~29_combout\,
	combout => \sdram_controller|writeBuffer[81][9]~feeder_combout\);

-- Location: FF_X63_Y31_N11
\sdram_controller|writeBuffer[81][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sdram_controller|writeBuffer[81][9]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|Decoder3~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[81][9]~q\);

-- Location: LCCOMB_X61_Y30_N6
\sdram_controller|Mux22~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux22~22_combout\ = (\sdram_controller|stateCycleCount\(4) & ((\sdram_controller|stateCycleCount\(2)) # ((\sdram_controller|writeBuffer[81][9]~q\)))) # (!\sdram_controller|stateCycleCount\(4) & (!\sdram_controller|stateCycleCount\(2) & 
-- (\sdram_controller|writeBuffer[65][9]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|stateCycleCount\(4),
	datab => \sdram_controller|stateCycleCount\(2),
	datac => \sdram_controller|writeBuffer[65][9]~q\,
	datad => \sdram_controller|writeBuffer[81][9]~q\,
	combout => \sdram_controller|Mux22~22_combout\);

-- Location: FF_X63_Y30_N23
\sdram_controller|writeBuffer[85][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Add0~29_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder3~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[85][9]~q\);

-- Location: LCCOMB_X61_Y30_N4
\sdram_controller|writeBuffer[69][9]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|writeBuffer[69][9]~feeder_combout\ = \Add0~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Add0~29_combout\,
	combout => \sdram_controller|writeBuffer[69][9]~feeder_combout\);

-- Location: FF_X61_Y30_N5
\sdram_controller|writeBuffer[69][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sdram_controller|writeBuffer[69][9]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|Decoder3~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[69][9]~q\);

-- Location: LCCOMB_X63_Y30_N22
\sdram_controller|Mux22~23\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux22~23_combout\ = (\sdram_controller|stateCycleCount\(2) & ((\sdram_controller|Mux22~22_combout\ & (\sdram_controller|writeBuffer[85][9]~q\)) # (!\sdram_controller|Mux22~22_combout\ & ((\sdram_controller|writeBuffer[69][9]~q\))))) # 
-- (!\sdram_controller|stateCycleCount\(2) & (\sdram_controller|Mux22~22_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|stateCycleCount\(2),
	datab => \sdram_controller|Mux22~22_combout\,
	datac => \sdram_controller|writeBuffer[85][9]~q\,
	datad => \sdram_controller|writeBuffer[69][9]~q\,
	combout => \sdram_controller|Mux22~23_combout\);

-- Location: LCCOMB_X62_Y26_N16
\sdram_controller|writeBuffer[17][9]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|writeBuffer[17][9]~feeder_combout\ = \Add0~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Add0~29_combout\,
	combout => \sdram_controller|writeBuffer[17][9]~feeder_combout\);

-- Location: FF_X62_Y26_N17
\sdram_controller|writeBuffer[17][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sdram_controller|writeBuffer[17][9]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|Decoder3~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[17][9]~q\);

-- Location: FF_X62_Y30_N19
\sdram_controller|writeBuffer[1][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Add0~29_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder3~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[1][9]~q\);

-- Location: LCCOMB_X62_Y30_N18
\sdram_controller|Mux22~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux22~24_combout\ = (\sdram_controller|stateCycleCount\(4) & ((\sdram_controller|writeBuffer[17][9]~q\) # ((\sdram_controller|stateCycleCount\(2))))) # (!\sdram_controller|stateCycleCount\(4) & (((\sdram_controller|writeBuffer[1][9]~q\ & 
-- !\sdram_controller|stateCycleCount\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|stateCycleCount\(4),
	datab => \sdram_controller|writeBuffer[17][9]~q\,
	datac => \sdram_controller|writeBuffer[1][9]~q\,
	datad => \sdram_controller|stateCycleCount\(2),
	combout => \sdram_controller|Mux22~24_combout\);

-- Location: FF_X63_Y30_N21
\sdram_controller|writeBuffer[21][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Add0~29_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder3~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[21][9]~q\);

-- Location: LCCOMB_X62_Y28_N16
\sdram_controller|writeBuffer[5][9]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|writeBuffer[5][9]~feeder_combout\ = \Add0~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Add0~29_combout\,
	combout => \sdram_controller|writeBuffer[5][9]~feeder_combout\);

-- Location: FF_X62_Y28_N17
\sdram_controller|writeBuffer[5][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sdram_controller|writeBuffer[5][9]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|Decoder3~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[5][9]~q\);

-- Location: LCCOMB_X63_Y30_N20
\sdram_controller|Mux22~25\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux22~25_combout\ = (\sdram_controller|stateCycleCount\(2) & ((\sdram_controller|Mux22~24_combout\ & (\sdram_controller|writeBuffer[21][9]~q\)) # (!\sdram_controller|Mux22~24_combout\ & ((\sdram_controller|writeBuffer[5][9]~q\))))) # 
-- (!\sdram_controller|stateCycleCount\(2) & (\sdram_controller|Mux22~24_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|stateCycleCount\(2),
	datab => \sdram_controller|Mux22~24_combout\,
	datac => \sdram_controller|writeBuffer[21][9]~q\,
	datad => \sdram_controller|writeBuffer[5][9]~q\,
	combout => \sdram_controller|Mux22~25_combout\);

-- Location: LCCOMB_X63_Y30_N2
\sdram_controller|Mux22~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux22~26_combout\ = (\sdram_controller|stateCycleCount\(6) & ((\sdram_controller|Mux22~23_combout\) # ((\sdram_controller|stateCycleCount\(5))))) # (!\sdram_controller|stateCycleCount\(6) & (((\sdram_controller|Mux22~25_combout\ & 
-- !\sdram_controller|stateCycleCount\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|Mux22~23_combout\,
	datab => \sdram_controller|Mux22~25_combout\,
	datac => \sdram_controller|stateCycleCount\(6),
	datad => \sdram_controller|stateCycleCount\(5),
	combout => \sdram_controller|Mux22~26_combout\);

-- Location: LCCOMB_X59_Y29_N26
\sdram_controller|Mux22~29\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux22~29_combout\ = (\sdram_controller|stateCycleCount\(5) & ((\sdram_controller|Mux22~26_combout\ & ((\sdram_controller|Mux22~28_combout\))) # (!\sdram_controller|Mux22~26_combout\ & (\sdram_controller|Mux22~21_combout\)))) # 
-- (!\sdram_controller|stateCycleCount\(5) & (((\sdram_controller|Mux22~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|Mux22~21_combout\,
	datab => \sdram_controller|Mux22~28_combout\,
	datac => \sdram_controller|stateCycleCount\(5),
	datad => \sdram_controller|Mux22~26_combout\,
	combout => \sdram_controller|Mux22~29_combout\);

-- Location: LCCOMB_X60_Y32_N18
\sdram_controller|writeBuffer[83][9]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|writeBuffer[83][9]~feeder_combout\ = \Add0~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Add0~29_combout\,
	combout => \sdram_controller|writeBuffer[83][9]~feeder_combout\);

-- Location: FF_X60_Y32_N19
\sdram_controller|writeBuffer[83][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sdram_controller|writeBuffer[83][9]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|Decoder3~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[83][9]~q\);

-- Location: FF_X59_Y30_N15
\sdram_controller|writeBuffer[67][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Add0~29_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder3~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[67][9]~q\);

-- Location: LCCOMB_X59_Y30_N14
\sdram_controller|Mux22~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux22~12_combout\ = (\sdram_controller|stateCycleCount\(4) & ((\sdram_controller|writeBuffer[83][9]~q\) # ((\sdram_controller|stateCycleCount\(2))))) # (!\sdram_controller|stateCycleCount\(4) & (((\sdram_controller|writeBuffer[67][9]~q\ 
-- & !\sdram_controller|stateCycleCount\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|writeBuffer[83][9]~q\,
	datab => \sdram_controller|stateCycleCount\(4),
	datac => \sdram_controller|writeBuffer[67][9]~q\,
	datad => \sdram_controller|stateCycleCount\(2),
	combout => \sdram_controller|Mux22~12_combout\);

-- Location: FF_X60_Y30_N27
\sdram_controller|writeBuffer[87][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Add0~29_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder3~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[87][9]~q\);

-- Location: LCCOMB_X60_Y30_N20
\sdram_controller|writeBuffer[71][9]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|writeBuffer[71][9]~feeder_combout\ = \Add0~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Add0~29_combout\,
	combout => \sdram_controller|writeBuffer[71][9]~feeder_combout\);

-- Location: FF_X60_Y30_N21
\sdram_controller|writeBuffer[71][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sdram_controller|writeBuffer[71][9]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|Decoder3~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[71][9]~q\);

-- Location: LCCOMB_X60_Y30_N26
\sdram_controller|Mux22~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux22~13_combout\ = (\sdram_controller|Mux22~12_combout\ & (((\sdram_controller|writeBuffer[87][9]~q\)) # (!\sdram_controller|stateCycleCount\(2)))) # (!\sdram_controller|Mux22~12_combout\ & (\sdram_controller|stateCycleCount\(2) & 
-- ((\sdram_controller|writeBuffer[71][9]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|Mux22~12_combout\,
	datab => \sdram_controller|stateCycleCount\(2),
	datac => \sdram_controller|writeBuffer[87][9]~q\,
	datad => \sdram_controller|writeBuffer[71][9]~q\,
	combout => \sdram_controller|Mux22~13_combout\);

-- Location: LCCOMB_X63_Y27_N20
\sdram_controller|writeBuffer[7][9]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|writeBuffer[7][9]~feeder_combout\ = \Add0~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Add0~29_combout\,
	combout => \sdram_controller|writeBuffer[7][9]~feeder_combout\);

-- Location: FF_X63_Y27_N21
\sdram_controller|writeBuffer[7][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sdram_controller|writeBuffer[7][9]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|Decoder3~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[7][9]~q\);

-- Location: FF_X63_Y27_N7
\sdram_controller|writeBuffer[23][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Add0~29_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder3~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[23][9]~q\);

-- Location: LCCOMB_X61_Y26_N8
\sdram_controller|writeBuffer[19][9]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|writeBuffer[19][9]~feeder_combout\ = \Add0~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Add0~29_combout\,
	combout => \sdram_controller|writeBuffer[19][9]~feeder_combout\);

-- Location: FF_X61_Y26_N9
\sdram_controller|writeBuffer[19][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sdram_controller|writeBuffer[19][9]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|Decoder3~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[19][9]~q\);

-- Location: FF_X58_Y30_N1
\sdram_controller|writeBuffer[3][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Add0~29_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder3~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[3][9]~q\);

-- Location: LCCOMB_X58_Y30_N0
\sdram_controller|Mux22~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux22~14_combout\ = (\sdram_controller|stateCycleCount\(4) & ((\sdram_controller|writeBuffer[19][9]~q\) # ((\sdram_controller|stateCycleCount\(2))))) # (!\sdram_controller|stateCycleCount\(4) & (((\sdram_controller|writeBuffer[3][9]~q\ & 
-- !\sdram_controller|stateCycleCount\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|stateCycleCount\(4),
	datab => \sdram_controller|writeBuffer[19][9]~q\,
	datac => \sdram_controller|writeBuffer[3][9]~q\,
	datad => \sdram_controller|stateCycleCount\(2),
	combout => \sdram_controller|Mux22~14_combout\);

-- Location: LCCOMB_X63_Y27_N6
\sdram_controller|Mux22~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux22~15_combout\ = (\sdram_controller|stateCycleCount\(2) & ((\sdram_controller|Mux22~14_combout\ & ((\sdram_controller|writeBuffer[23][9]~q\))) # (!\sdram_controller|Mux22~14_combout\ & (\sdram_controller|writeBuffer[7][9]~q\)))) # 
-- (!\sdram_controller|stateCycleCount\(2) & (((\sdram_controller|Mux22~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|stateCycleCount\(2),
	datab => \sdram_controller|writeBuffer[7][9]~q\,
	datac => \sdram_controller|writeBuffer[23][9]~q\,
	datad => \sdram_controller|Mux22~14_combout\,
	combout => \sdram_controller|Mux22~15_combout\);

-- Location: LCCOMB_X59_Y29_N22
\sdram_controller|Mux22~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux22~16_combout\ = (\sdram_controller|stateCycleCount\(6) & ((\sdram_controller|Mux22~13_combout\) # ((\sdram_controller|stateCycleCount\(5))))) # (!\sdram_controller|stateCycleCount\(6) & (((!\sdram_controller|stateCycleCount\(5) & 
-- \sdram_controller|Mux22~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|Mux22~13_combout\,
	datab => \sdram_controller|stateCycleCount\(6),
	datac => \sdram_controller|stateCycleCount\(5),
	datad => \sdram_controller|Mux22~15_combout\,
	combout => \sdram_controller|Mux22~16_combout\);

-- Location: FF_X56_Y29_N19
\sdram_controller|writeBuffer[35][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Add0~29_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder3~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[35][9]~q\);

-- Location: LCCOMB_X58_Y29_N8
\sdram_controller|writeBuffer[39][9]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|writeBuffer[39][9]~feeder_combout\ = \Add0~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Add0~29_combout\,
	combout => \sdram_controller|writeBuffer[39][9]~feeder_combout\);

-- Location: FF_X58_Y29_N9
\sdram_controller|writeBuffer[39][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sdram_controller|writeBuffer[39][9]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|Decoder3~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[39][9]~q\);

-- Location: LCCOMB_X56_Y29_N18
\sdram_controller|Mux22~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux22~10_combout\ = (\sdram_controller|stateCycleCount\(4) & (\sdram_controller|stateCycleCount\(2))) # (!\sdram_controller|stateCycleCount\(4) & ((\sdram_controller|stateCycleCount\(2) & ((\sdram_controller|writeBuffer[39][9]~q\))) # 
-- (!\sdram_controller|stateCycleCount\(2) & (\sdram_controller|writeBuffer[35][9]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|stateCycleCount\(4),
	datab => \sdram_controller|stateCycleCount\(2),
	datac => \sdram_controller|writeBuffer[35][9]~q\,
	datad => \sdram_controller|writeBuffer[39][9]~q\,
	combout => \sdram_controller|Mux22~10_combout\);

-- Location: FF_X56_Y29_N25
\sdram_controller|writeBuffer[55][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Add0~29_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder3~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[55][9]~q\);

-- Location: LCCOMB_X61_Y32_N30
\sdram_controller|writeBuffer[51][9]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|writeBuffer[51][9]~feeder_combout\ = \Add0~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Add0~29_combout\,
	combout => \sdram_controller|writeBuffer[51][9]~feeder_combout\);

-- Location: FF_X61_Y32_N31
\sdram_controller|writeBuffer[51][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sdram_controller|writeBuffer[51][9]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|Decoder3~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[51][9]~q\);

-- Location: LCCOMB_X56_Y29_N24
\sdram_controller|Mux22~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux22~11_combout\ = (\sdram_controller|stateCycleCount\(4) & ((\sdram_controller|Mux22~10_combout\ & (\sdram_controller|writeBuffer[55][9]~q\)) # (!\sdram_controller|Mux22~10_combout\ & ((\sdram_controller|writeBuffer[51][9]~q\))))) # 
-- (!\sdram_controller|stateCycleCount\(4) & (\sdram_controller|Mux22~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|stateCycleCount\(4),
	datab => \sdram_controller|Mux22~10_combout\,
	datac => \sdram_controller|writeBuffer[55][9]~q\,
	datad => \sdram_controller|writeBuffer[51][9]~q\,
	combout => \sdram_controller|Mux22~11_combout\);

-- Location: LCCOMB_X58_Y28_N0
\sdram_controller|writeBuffer[103][9]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|writeBuffer[103][9]~feeder_combout\ = \Add0~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Add0~29_combout\,
	combout => \sdram_controller|writeBuffer[103][9]~feeder_combout\);

-- Location: FF_X58_Y28_N1
\sdram_controller|writeBuffer[103][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sdram_controller|writeBuffer[103][9]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|Decoder3~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[103][9]~q\);

-- Location: FF_X59_Y30_N13
\sdram_controller|writeBuffer[99][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Add0~29_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder3~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[99][9]~q\);

-- Location: LCCOMB_X59_Y30_N12
\sdram_controller|Mux22~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux22~17_combout\ = (\sdram_controller|stateCycleCount\(4) & (((\sdram_controller|stateCycleCount\(2))))) # (!\sdram_controller|stateCycleCount\(4) & ((\sdram_controller|stateCycleCount\(2) & (\sdram_controller|writeBuffer[103][9]~q\)) # 
-- (!\sdram_controller|stateCycleCount\(2) & ((\sdram_controller|writeBuffer[99][9]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|writeBuffer[103][9]~q\,
	datab => \sdram_controller|stateCycleCount\(4),
	datac => \sdram_controller|writeBuffer[99][9]~q\,
	datad => \sdram_controller|stateCycleCount\(2),
	combout => \sdram_controller|Mux22~17_combout\);

-- Location: FF_X59_Y29_N1
\sdram_controller|writeBuffer[119][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Add0~29_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder3~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[119][9]~q\);

-- Location: LCCOMB_X61_Y32_N0
\sdram_controller|writeBuffer[115][9]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|writeBuffer[115][9]~feeder_combout\ = \Add0~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Add0~29_combout\,
	combout => \sdram_controller|writeBuffer[115][9]~feeder_combout\);

-- Location: FF_X61_Y32_N1
\sdram_controller|writeBuffer[115][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sdram_controller|writeBuffer[115][9]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|Decoder3~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[115][9]~q\);

-- Location: LCCOMB_X59_Y29_N0
\sdram_controller|Mux22~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux22~18_combout\ = (\sdram_controller|stateCycleCount\(4) & ((\sdram_controller|Mux22~17_combout\ & (\sdram_controller|writeBuffer[119][9]~q\)) # (!\sdram_controller|Mux22~17_combout\ & ((\sdram_controller|writeBuffer[115][9]~q\))))) # 
-- (!\sdram_controller|stateCycleCount\(4) & (\sdram_controller|Mux22~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|stateCycleCount\(4),
	datab => \sdram_controller|Mux22~17_combout\,
	datac => \sdram_controller|writeBuffer[119][9]~q\,
	datad => \sdram_controller|writeBuffer[115][9]~q\,
	combout => \sdram_controller|Mux22~18_combout\);

-- Location: LCCOMB_X59_Y29_N6
\sdram_controller|Mux22~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux22~19_combout\ = (\sdram_controller|Mux22~16_combout\ & (((\sdram_controller|Mux22~18_combout\) # (!\sdram_controller|stateCycleCount\(5))))) # (!\sdram_controller|Mux22~16_combout\ & (\sdram_controller|Mux22~11_combout\ & 
-- (\sdram_controller|stateCycleCount\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|Mux22~16_combout\,
	datab => \sdram_controller|Mux22~11_combout\,
	datac => \sdram_controller|stateCycleCount\(5),
	datad => \sdram_controller|Mux22~18_combout\,
	combout => \sdram_controller|Mux22~19_combout\);

-- Location: LCCOMB_X59_Y29_N8
\sdram_controller|Mux22~30\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux22~30_combout\ = (\sdram_controller|stateCycleCount\(1) & ((\sdram_controller|stateCycleCount\(3)) # ((\sdram_controller|Mux22~19_combout\)))) # (!\sdram_controller|stateCycleCount\(1) & (!\sdram_controller|stateCycleCount\(3) & 
-- (\sdram_controller|Mux22~29_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|stateCycleCount\(1),
	datab => \sdram_controller|stateCycleCount\(3),
	datac => \sdram_controller|Mux22~29_combout\,
	datad => \sdram_controller|Mux22~19_combout\,
	combout => \sdram_controller|Mux22~30_combout\);

-- Location: FF_X61_Y27_N15
\sdram_controller|writeBuffer[73][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Add0~29_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder3~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[73][9]~q\);

-- Location: LCCOMB_X61_Y27_N24
\sdram_controller|writeBuffer[89][9]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|writeBuffer[89][9]~feeder_combout\ = \Add0~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Add0~29_combout\,
	combout => \sdram_controller|writeBuffer[89][9]~feeder_combout\);

-- Location: FF_X61_Y27_N25
\sdram_controller|writeBuffer[89][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sdram_controller|writeBuffer[89][9]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|Decoder3~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[89][9]~q\);

-- Location: LCCOMB_X61_Y27_N14
\sdram_controller|Mux22~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux22~2_combout\ = (\sdram_controller|stateCycleCount\(4) & ((\sdram_controller|stateCycleCount\(2)) # ((\sdram_controller|writeBuffer[89][9]~q\)))) # (!\sdram_controller|stateCycleCount\(4) & (!\sdram_controller|stateCycleCount\(2) & 
-- (\sdram_controller|writeBuffer[73][9]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|stateCycleCount\(4),
	datab => \sdram_controller|stateCycleCount\(2),
	datac => \sdram_controller|writeBuffer[73][9]~q\,
	datad => \sdram_controller|writeBuffer[89][9]~q\,
	combout => \sdram_controller|Mux22~2_combout\);

-- Location: FF_X65_Y27_N11
\sdram_controller|writeBuffer[93][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Add0~29_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder3~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[93][9]~q\);

-- Location: LCCOMB_X65_Y27_N16
\sdram_controller|writeBuffer[77][9]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|writeBuffer[77][9]~feeder_combout\ = \Add0~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Add0~29_combout\,
	combout => \sdram_controller|writeBuffer[77][9]~feeder_combout\);

-- Location: FF_X65_Y27_N17
\sdram_controller|writeBuffer[77][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sdram_controller|writeBuffer[77][9]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|Decoder3~63_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[77][9]~q\);

-- Location: LCCOMB_X65_Y27_N10
\sdram_controller|Mux22~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux22~3_combout\ = (\sdram_controller|Mux22~2_combout\ & (((\sdram_controller|writeBuffer[93][9]~q\)) # (!\sdram_controller|stateCycleCount\(2)))) # (!\sdram_controller|Mux22~2_combout\ & (\sdram_controller|stateCycleCount\(2) & 
-- ((\sdram_controller|writeBuffer[77][9]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|Mux22~2_combout\,
	datab => \sdram_controller|stateCycleCount\(2),
	datac => \sdram_controller|writeBuffer[93][9]~q\,
	datad => \sdram_controller|writeBuffer[77][9]~q\,
	combout => \sdram_controller|Mux22~3_combout\);

-- Location: FF_X62_Y32_N15
\sdram_controller|writeBuffer[9][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Add0~29_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder3~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[9][9]~q\);

-- Location: LCCOMB_X62_Y32_N16
\sdram_controller|writeBuffer[25][9]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|writeBuffer[25][9]~feeder_combout\ = \Add0~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Add0~29_combout\,
	combout => \sdram_controller|writeBuffer[25][9]~feeder_combout\);

-- Location: FF_X62_Y32_N17
\sdram_controller|writeBuffer[25][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sdram_controller|writeBuffer[25][9]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|Decoder3~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[25][9]~q\);

-- Location: LCCOMB_X62_Y32_N14
\sdram_controller|Mux22~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux22~4_combout\ = (\sdram_controller|stateCycleCount\(2) & (\sdram_controller|stateCycleCount\(4))) # (!\sdram_controller|stateCycleCount\(2) & ((\sdram_controller|stateCycleCount\(4) & ((\sdram_controller|writeBuffer[25][9]~q\))) # 
-- (!\sdram_controller|stateCycleCount\(4) & (\sdram_controller|writeBuffer[9][9]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|stateCycleCount\(2),
	datab => \sdram_controller|stateCycleCount\(4),
	datac => \sdram_controller|writeBuffer[9][9]~q\,
	datad => \sdram_controller|writeBuffer[25][9]~q\,
	combout => \sdram_controller|Mux22~4_combout\);

-- Location: FF_X62_Y31_N7
\sdram_controller|writeBuffer[29][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Add0~29_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder3~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[29][9]~q\);

-- Location: LCCOMB_X66_Y27_N26
\sdram_controller|writeBuffer[13][9]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|writeBuffer[13][9]~feeder_combout\ = \Add0~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Add0~29_combout\,
	combout => \sdram_controller|writeBuffer[13][9]~feeder_combout\);

-- Location: FF_X66_Y27_N27
\sdram_controller|writeBuffer[13][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sdram_controller|writeBuffer[13][9]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|Decoder3~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[13][9]~q\);

-- Location: LCCOMB_X62_Y31_N6
\sdram_controller|Mux22~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux22~5_combout\ = (\sdram_controller|Mux22~4_combout\ & (((\sdram_controller|writeBuffer[29][9]~q\)) # (!\sdram_controller|stateCycleCount\(2)))) # (!\sdram_controller|Mux22~4_combout\ & (\sdram_controller|stateCycleCount\(2) & 
-- ((\sdram_controller|writeBuffer[13][9]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|Mux22~4_combout\,
	datab => \sdram_controller|stateCycleCount\(2),
	datac => \sdram_controller|writeBuffer[29][9]~q\,
	datad => \sdram_controller|writeBuffer[13][9]~q\,
	combout => \sdram_controller|Mux22~5_combout\);

-- Location: LCCOMB_X59_Y29_N10
\sdram_controller|Mux22~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux22~6_combout\ = (\sdram_controller|stateCycleCount\(6) & ((\sdram_controller|Mux22~3_combout\) # ((\sdram_controller|stateCycleCount\(5))))) # (!\sdram_controller|stateCycleCount\(6) & (((!\sdram_controller|stateCycleCount\(5) & 
-- \sdram_controller|Mux22~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|Mux22~3_combout\,
	datab => \sdram_controller|stateCycleCount\(6),
	datac => \sdram_controller|stateCycleCount\(5),
	datad => \sdram_controller|Mux22~5_combout\,
	combout => \sdram_controller|Mux22~6_combout\);

-- Location: LCCOMB_X58_Y25_N16
\sdram_controller|writeBuffer[45][9]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|writeBuffer[45][9]~feeder_combout\ = \Add0~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Add0~29_combout\,
	combout => \sdram_controller|writeBuffer[45][9]~feeder_combout\);

-- Location: FF_X58_Y25_N17
\sdram_controller|writeBuffer[45][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sdram_controller|writeBuffer[45][9]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|Decoder3~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[45][9]~q\);

-- Location: FF_X57_Y29_N31
\sdram_controller|writeBuffer[41][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Add0~29_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder3~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[41][9]~q\);

-- Location: LCCOMB_X57_Y29_N30
\sdram_controller|Mux22~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux22~0_combout\ = (\sdram_controller|stateCycleCount\(2) & ((\sdram_controller|writeBuffer[45][9]~q\) # ((\sdram_controller|stateCycleCount\(4))))) # (!\sdram_controller|stateCycleCount\(2) & (((\sdram_controller|writeBuffer[41][9]~q\ & 
-- !\sdram_controller|stateCycleCount\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|stateCycleCount\(2),
	datab => \sdram_controller|writeBuffer[45][9]~q\,
	datac => \sdram_controller|writeBuffer[41][9]~q\,
	datad => \sdram_controller|stateCycleCount\(4),
	combout => \sdram_controller|Mux22~0_combout\);

-- Location: LCCOMB_X56_Y26_N0
\sdram_controller|writeBuffer[57][9]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|writeBuffer[57][9]~feeder_combout\ = \Add0~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Add0~29_combout\,
	combout => \sdram_controller|writeBuffer[57][9]~feeder_combout\);

-- Location: FF_X56_Y26_N1
\sdram_controller|writeBuffer[57][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sdram_controller|writeBuffer[57][9]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|Decoder3~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[57][9]~q\);

-- Location: FF_X56_Y27_N17
\sdram_controller|writeBuffer[61][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Add0~29_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder3~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[61][9]~q\);

-- Location: LCCOMB_X56_Y27_N16
\sdram_controller|Mux22~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux22~1_combout\ = (\sdram_controller|Mux22~0_combout\ & (((\sdram_controller|writeBuffer[61][9]~q\) # (!\sdram_controller|stateCycleCount\(4))))) # (!\sdram_controller|Mux22~0_combout\ & (\sdram_controller|writeBuffer[57][9]~q\ & 
-- ((\sdram_controller|stateCycleCount\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|Mux22~0_combout\,
	datab => \sdram_controller|writeBuffer[57][9]~q\,
	datac => \sdram_controller|writeBuffer[61][9]~q\,
	datad => \sdram_controller|stateCycleCount\(4),
	combout => \sdram_controller|Mux22~1_combout\);

-- Location: LCCOMB_X60_Y29_N12
\sdram_controller|writeBuffer[109][9]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|writeBuffer[109][9]~feeder_combout\ = \Add0~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Add0~29_combout\,
	combout => \sdram_controller|writeBuffer[109][9]~feeder_combout\);

-- Location: FF_X60_Y29_N13
\sdram_controller|writeBuffer[109][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sdram_controller|writeBuffer[109][9]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|Decoder3~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[109][9]~q\);

-- Location: FF_X61_Y31_N1
\sdram_controller|writeBuffer[105][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Add0~29_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder3~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[105][9]~q\);

-- Location: LCCOMB_X61_Y31_N0
\sdram_controller|Mux22~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux22~7_combout\ = (\sdram_controller|stateCycleCount\(2) & ((\sdram_controller|writeBuffer[109][9]~q\) # ((\sdram_controller|stateCycleCount\(4))))) # (!\sdram_controller|stateCycleCount\(2) & (((\sdram_controller|writeBuffer[105][9]~q\ 
-- & !\sdram_controller|stateCycleCount\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|stateCycleCount\(2),
	datab => \sdram_controller|writeBuffer[109][9]~q\,
	datac => \sdram_controller|writeBuffer[105][9]~q\,
	datad => \sdram_controller|stateCycleCount\(4),
	combout => \sdram_controller|Mux22~7_combout\);

-- Location: LCCOMB_X63_Y28_N8
\sdram_controller|writeBuffer[121][9]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|writeBuffer[121][9]~feeder_combout\ = \Add0~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Add0~29_combout\,
	combout => \sdram_controller|writeBuffer[121][9]~feeder_combout\);

-- Location: FF_X63_Y28_N9
\sdram_controller|writeBuffer[121][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sdram_controller|writeBuffer[121][9]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|Decoder3~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[121][9]~q\);

-- Location: FF_X60_Y29_N27
\sdram_controller|writeBuffer[125][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Add0~29_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder3~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[125][9]~q\);

-- Location: LCCOMB_X60_Y29_N26
\sdram_controller|Mux22~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux22~8_combout\ = (\sdram_controller|Mux22~7_combout\ & (((\sdram_controller|writeBuffer[125][9]~q\) # (!\sdram_controller|stateCycleCount\(4))))) # (!\sdram_controller|Mux22~7_combout\ & (\sdram_controller|writeBuffer[121][9]~q\ & 
-- ((\sdram_controller|stateCycleCount\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|Mux22~7_combout\,
	datab => \sdram_controller|writeBuffer[121][9]~q\,
	datac => \sdram_controller|writeBuffer[125][9]~q\,
	datad => \sdram_controller|stateCycleCount\(4),
	combout => \sdram_controller|Mux22~8_combout\);

-- Location: LCCOMB_X59_Y29_N20
\sdram_controller|Mux22~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux22~9_combout\ = (\sdram_controller|Mux22~6_combout\ & (((\sdram_controller|Mux22~8_combout\) # (!\sdram_controller|stateCycleCount\(5))))) # (!\sdram_controller|Mux22~6_combout\ & (\sdram_controller|Mux22~1_combout\ & 
-- (\sdram_controller|stateCycleCount\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|Mux22~6_combout\,
	datab => \sdram_controller|Mux22~1_combout\,
	datac => \sdram_controller|stateCycleCount\(5),
	datad => \sdram_controller|Mux22~8_combout\,
	combout => \sdram_controller|Mux22~9_combout\);

-- Location: LCCOMB_X59_Y29_N14
\sdram_controller|Mux22~41\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux22~41_combout\ = (\sdram_controller|Mux22~30_combout\ & ((\sdram_controller|Mux22~40_combout\) # ((!\sdram_controller|stateCycleCount\(3))))) # (!\sdram_controller|Mux22~30_combout\ & (((\sdram_controller|stateCycleCount\(3) & 
-- \sdram_controller|Mux22~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|Mux22~40_combout\,
	datab => \sdram_controller|Mux22~30_combout\,
	datac => \sdram_controller|stateCycleCount\(3),
	datad => \sdram_controller|Mux22~9_combout\,
	combout => \sdram_controller|Mux22~41_combout\);

-- Location: LCCOMB_X65_Y29_N22
\sdram_controller|Mux22~42\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux22~42_combout\ = (\sdram_controller|stateCycleCount\(0) & \sdram_controller|Mux22~41_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \sdram_controller|stateCycleCount\(0),
	datad => \sdram_controller|Mux22~41_combout\,
	combout => \sdram_controller|Mux22~42_combout\);

-- Location: LCCOMB_X59_Y23_N20
\Add0~30\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add0~30_combout\ = !\Add0~28\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Add0~28\,
	combout => \Add0~30_combout\);

-- Location: LCCOMB_X59_Y23_N26
\Add0~32\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add0~32_combout\ = (\state.TRANSMIT~q\ & \Add0~30_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \state.TRANSMIT~q\,
	datad => \Add0~30_combout\,
	combout => \Add0~32_combout\);

-- Location: FF_X61_Y27_N27
\sdram_controller|writeBuffer[73][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Add0~32_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder3~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[73][10]~q\);

-- Location: LCCOMB_X61_Y27_N28
\sdram_controller|writeBuffer[89][10]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|writeBuffer[89][10]~feeder_combout\ = \Add0~32_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Add0~32_combout\,
	combout => \sdram_controller|writeBuffer[89][10]~feeder_combout\);

-- Location: FF_X61_Y27_N29
\sdram_controller|writeBuffer[89][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sdram_controller|writeBuffer[89][10]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|Decoder3~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[89][10]~q\);

-- Location: LCCOMB_X61_Y27_N26
\sdram_controller|Mux21~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux21~10_combout\ = (\sdram_controller|stateCycleCount\(4) & ((\sdram_controller|stateCycleCount\(1)) # ((\sdram_controller|writeBuffer[89][10]~q\)))) # (!\sdram_controller|stateCycleCount\(4) & (!\sdram_controller|stateCycleCount\(1) & 
-- (\sdram_controller|writeBuffer[73][10]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|stateCycleCount\(4),
	datab => \sdram_controller|stateCycleCount\(1),
	datac => \sdram_controller|writeBuffer[73][10]~q\,
	datad => \sdram_controller|writeBuffer[89][10]~q\,
	combout => \sdram_controller|Mux21~10_combout\);

-- Location: FF_X60_Y26_N11
\sdram_controller|writeBuffer[91][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Add0~32_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder3~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[91][10]~q\);

-- Location: LCCOMB_X58_Y26_N28
\sdram_controller|writeBuffer[75][10]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|writeBuffer[75][10]~feeder_combout\ = \Add0~32_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Add0~32_combout\,
	combout => \sdram_controller|writeBuffer[75][10]~feeder_combout\);

-- Location: FF_X58_Y26_N29
\sdram_controller|writeBuffer[75][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sdram_controller|writeBuffer[75][10]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|Decoder3~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[75][10]~q\);

-- Location: LCCOMB_X60_Y26_N10
\sdram_controller|Mux21~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux21~11_combout\ = (\sdram_controller|Mux21~10_combout\ & (((\sdram_controller|writeBuffer[91][10]~q\)) # (!\sdram_controller|stateCycleCount\(1)))) # (!\sdram_controller|Mux21~10_combout\ & (\sdram_controller|stateCycleCount\(1) & 
-- ((\sdram_controller|writeBuffer[75][10]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|Mux21~10_combout\,
	datab => \sdram_controller|stateCycleCount\(1),
	datac => \sdram_controller|writeBuffer[91][10]~q\,
	datad => \sdram_controller|writeBuffer[75][10]~q\,
	combout => \sdram_controller|Mux21~11_combout\);

-- Location: FF_X65_Y27_N31
\sdram_controller|writeBuffer[77][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Add0~32_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder3~63_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[77][10]~q\);

-- Location: LCCOMB_X65_Y27_N12
\sdram_controller|writeBuffer[93][10]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|writeBuffer[93][10]~feeder_combout\ = \Add0~32_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Add0~32_combout\,
	combout => \sdram_controller|writeBuffer[93][10]~feeder_combout\);

-- Location: FF_X65_Y27_N13
\sdram_controller|writeBuffer[93][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sdram_controller|writeBuffer[93][10]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|Decoder3~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[93][10]~q\);

-- Location: LCCOMB_X65_Y27_N30
\sdram_controller|Mux21~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux21~17_combout\ = (\sdram_controller|stateCycleCount\(1) & (\sdram_controller|stateCycleCount\(4))) # (!\sdram_controller|stateCycleCount\(1) & ((\sdram_controller|stateCycleCount\(4) & ((\sdram_controller|writeBuffer[93][10]~q\))) # 
-- (!\sdram_controller|stateCycleCount\(4) & (\sdram_controller|writeBuffer[77][10]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|stateCycleCount\(1),
	datab => \sdram_controller|stateCycleCount\(4),
	datac => \sdram_controller|writeBuffer[77][10]~q\,
	datad => \sdram_controller|writeBuffer[93][10]~q\,
	combout => \sdram_controller|Mux21~17_combout\);

-- Location: FF_X60_Y26_N17
\sdram_controller|writeBuffer[95][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Add0~32_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder3~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[95][10]~q\);

-- Location: LCCOMB_X57_Y27_N4
\sdram_controller|writeBuffer[79][10]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|writeBuffer[79][10]~feeder_combout\ = \Add0~32_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Add0~32_combout\,
	combout => \sdram_controller|writeBuffer[79][10]~feeder_combout\);

-- Location: FF_X57_Y27_N5
\sdram_controller|writeBuffer[79][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sdram_controller|writeBuffer[79][10]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|Decoder3~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[79][10]~q\);

-- Location: LCCOMB_X60_Y26_N16
\sdram_controller|Mux21~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux21~18_combout\ = (\sdram_controller|Mux21~17_combout\ & (((\sdram_controller|writeBuffer[95][10]~q\)) # (!\sdram_controller|stateCycleCount\(1)))) # (!\sdram_controller|Mux21~17_combout\ & (\sdram_controller|stateCycleCount\(1) & 
-- ((\sdram_controller|writeBuffer[79][10]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|Mux21~17_combout\,
	datab => \sdram_controller|stateCycleCount\(1),
	datac => \sdram_controller|writeBuffer[95][10]~q\,
	datad => \sdram_controller|writeBuffer[79][10]~q\,
	combout => \sdram_controller|Mux21~18_combout\);

-- Location: LCCOMB_X57_Y26_N8
\sdram_controller|writeBuffer[71][10]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|writeBuffer[71][10]~feeder_combout\ = \Add0~32_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Add0~32_combout\,
	combout => \sdram_controller|writeBuffer[71][10]~feeder_combout\);

-- Location: FF_X57_Y26_N9
\sdram_controller|writeBuffer[71][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sdram_controller|writeBuffer[71][10]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|Decoder3~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[71][10]~q\);

-- Location: FF_X61_Y30_N21
\sdram_controller|writeBuffer[69][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Add0~32_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder3~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[69][10]~q\);

-- Location: LCCOMB_X61_Y30_N20
\sdram_controller|Mux21~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux21~12_combout\ = (\sdram_controller|stateCycleCount\(1) & ((\sdram_controller|writeBuffer[71][10]~q\) # ((\sdram_controller|stateCycleCount\(4))))) # (!\sdram_controller|stateCycleCount\(1) & 
-- (((\sdram_controller|writeBuffer[69][10]~q\ & !\sdram_controller|stateCycleCount\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|stateCycleCount\(1),
	datab => \sdram_controller|writeBuffer[71][10]~q\,
	datac => \sdram_controller|writeBuffer[69][10]~q\,
	datad => \sdram_controller|stateCycleCount\(4),
	combout => \sdram_controller|Mux21~12_combout\);

-- Location: LCCOMB_X63_Y30_N4
\sdram_controller|writeBuffer[85][10]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|writeBuffer[85][10]~feeder_combout\ = \Add0~32_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Add0~32_combout\,
	combout => \sdram_controller|writeBuffer[85][10]~feeder_combout\);

-- Location: FF_X63_Y30_N5
\sdram_controller|writeBuffer[85][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sdram_controller|writeBuffer[85][10]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|Decoder3~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[85][10]~q\);

-- Location: FF_X60_Y30_N9
\sdram_controller|writeBuffer[87][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Add0~32_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder3~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[87][10]~q\);

-- Location: LCCOMB_X60_Y30_N8
\sdram_controller|Mux21~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux21~13_combout\ = (\sdram_controller|Mux21~12_combout\ & (((\sdram_controller|writeBuffer[87][10]~q\) # (!\sdram_controller|stateCycleCount\(4))))) # (!\sdram_controller|Mux21~12_combout\ & (\sdram_controller|writeBuffer[85][10]~q\ & 
-- ((\sdram_controller|stateCycleCount\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|Mux21~12_combout\,
	datab => \sdram_controller|writeBuffer[85][10]~q\,
	datac => \sdram_controller|writeBuffer[87][10]~q\,
	datad => \sdram_controller|stateCycleCount\(4),
	combout => \sdram_controller|Mux21~13_combout\);

-- Location: LCCOMB_X63_Y31_N28
\sdram_controller|writeBuffer[81][10]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|writeBuffer[81][10]~feeder_combout\ = \Add0~32_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Add0~32_combout\,
	combout => \sdram_controller|writeBuffer[81][10]~feeder_combout\);

-- Location: FF_X63_Y31_N29
\sdram_controller|writeBuffer[81][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sdram_controller|writeBuffer[81][10]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|Decoder3~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[81][10]~q\);

-- Location: FF_X60_Y32_N21
\sdram_controller|writeBuffer[83][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Add0~32_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder3~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[83][10]~q\);

-- Location: LCCOMB_X59_Y30_N18
\sdram_controller|writeBuffer[67][10]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|writeBuffer[67][10]~feeder_combout\ = \Add0~32_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Add0~32_combout\,
	combout => \sdram_controller|writeBuffer[67][10]~feeder_combout\);

-- Location: FF_X59_Y30_N19
\sdram_controller|writeBuffer[67][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sdram_controller|writeBuffer[67][10]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|Decoder3~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[67][10]~q\);

-- Location: FF_X61_Y30_N31
\sdram_controller|writeBuffer[65][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Add0~32_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder3~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[65][10]~q\);

-- Location: LCCOMB_X61_Y30_N30
\sdram_controller|Mux21~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux21~14_combout\ = (\sdram_controller|stateCycleCount\(1) & ((\sdram_controller|writeBuffer[67][10]~q\) # ((\sdram_controller|stateCycleCount\(4))))) # (!\sdram_controller|stateCycleCount\(1) & 
-- (((\sdram_controller|writeBuffer[65][10]~q\ & !\sdram_controller|stateCycleCount\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|stateCycleCount\(1),
	datab => \sdram_controller|writeBuffer[67][10]~q\,
	datac => \sdram_controller|writeBuffer[65][10]~q\,
	datad => \sdram_controller|stateCycleCount\(4),
	combout => \sdram_controller|Mux21~14_combout\);

-- Location: LCCOMB_X60_Y32_N20
\sdram_controller|Mux21~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux21~15_combout\ = (\sdram_controller|stateCycleCount\(4) & ((\sdram_controller|Mux21~14_combout\ & ((\sdram_controller|writeBuffer[83][10]~q\))) # (!\sdram_controller|Mux21~14_combout\ & (\sdram_controller|writeBuffer[81][10]~q\)))) # 
-- (!\sdram_controller|stateCycleCount\(4) & (((\sdram_controller|Mux21~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|stateCycleCount\(4),
	datab => \sdram_controller|writeBuffer[81][10]~q\,
	datac => \sdram_controller|writeBuffer[83][10]~q\,
	datad => \sdram_controller|Mux21~14_combout\,
	combout => \sdram_controller|Mux21~15_combout\);

-- Location: LCCOMB_X60_Y30_N2
\sdram_controller|Mux21~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux21~16_combout\ = (\sdram_controller|stateCycleCount\(3) & (\sdram_controller|stateCycleCount\(2))) # (!\sdram_controller|stateCycleCount\(3) & ((\sdram_controller|stateCycleCount\(2) & (\sdram_controller|Mux21~13_combout\)) # 
-- (!\sdram_controller|stateCycleCount\(2) & ((\sdram_controller|Mux21~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|stateCycleCount\(3),
	datab => \sdram_controller|stateCycleCount\(2),
	datac => \sdram_controller|Mux21~13_combout\,
	datad => \sdram_controller|Mux21~15_combout\,
	combout => \sdram_controller|Mux21~16_combout\);

-- Location: LCCOMB_X60_Y26_N2
\sdram_controller|Mux21~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux21~19_combout\ = (\sdram_controller|Mux21~16_combout\ & (((\sdram_controller|Mux21~18_combout\) # (!\sdram_controller|stateCycleCount\(3))))) # (!\sdram_controller|Mux21~16_combout\ & (\sdram_controller|Mux21~11_combout\ & 
-- ((\sdram_controller|stateCycleCount\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|Mux21~11_combout\,
	datab => \sdram_controller|Mux21~18_combout\,
	datac => \sdram_controller|Mux21~16_combout\,
	datad => \sdram_controller|stateCycleCount\(3),
	combout => \sdram_controller|Mux21~19_combout\);

-- Location: LCCOMB_X62_Y31_N20
\sdram_controller|writeBuffer[25][10]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|writeBuffer[25][10]~feeder_combout\ = \Add0~32_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Add0~32_combout\,
	combout => \sdram_controller|writeBuffer[25][10]~feeder_combout\);

-- Location: FF_X62_Y31_N21
\sdram_controller|writeBuffer[25][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sdram_controller|writeBuffer[25][10]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|Decoder3~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[25][10]~q\);

-- Location: FF_X62_Y26_N27
\sdram_controller|writeBuffer[17][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Add0~32_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder3~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[17][10]~q\);

-- Location: LCCOMB_X62_Y26_N26
\sdram_controller|Mux21~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux21~20_combout\ = (\sdram_controller|stateCycleCount\(1) & (((\sdram_controller|stateCycleCount\(3))))) # (!\sdram_controller|stateCycleCount\(1) & ((\sdram_controller|stateCycleCount\(3) & (\sdram_controller|writeBuffer[25][10]~q\)) # 
-- (!\sdram_controller|stateCycleCount\(3) & ((\sdram_controller|writeBuffer[17][10]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|stateCycleCount\(1),
	datab => \sdram_controller|writeBuffer[25][10]~q\,
	datac => \sdram_controller|writeBuffer[17][10]~q\,
	datad => \sdram_controller|stateCycleCount\(3),
	combout => \sdram_controller|Mux21~20_combout\);

-- Location: FF_X61_Y26_N23
\sdram_controller|writeBuffer[27][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Add0~32_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder3~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[27][10]~q\);

-- Location: LCCOMB_X61_Y26_N12
\sdram_controller|writeBuffer[19][10]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|writeBuffer[19][10]~feeder_combout\ = \Add0~32_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Add0~32_combout\,
	combout => \sdram_controller|writeBuffer[19][10]~feeder_combout\);

-- Location: FF_X61_Y26_N13
\sdram_controller|writeBuffer[19][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sdram_controller|writeBuffer[19][10]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|Decoder3~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[19][10]~q\);

-- Location: LCCOMB_X61_Y26_N22
\sdram_controller|Mux21~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux21~21_combout\ = (\sdram_controller|stateCycleCount\(1) & ((\sdram_controller|Mux21~20_combout\ & (\sdram_controller|writeBuffer[27][10]~q\)) # (!\sdram_controller|Mux21~20_combout\ & ((\sdram_controller|writeBuffer[19][10]~q\))))) # 
-- (!\sdram_controller|stateCycleCount\(1) & (\sdram_controller|Mux21~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|stateCycleCount\(1),
	datab => \sdram_controller|Mux21~20_combout\,
	datac => \sdram_controller|writeBuffer[27][10]~q\,
	datad => \sdram_controller|writeBuffer[19][10]~q\,
	combout => \sdram_controller|Mux21~21_combout\);

-- Location: LCCOMB_X65_Y28_N22
\sdram_controller|writeBuffer[13][10]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|writeBuffer[13][10]~feeder_combout\ = \Add0~32_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Add0~32_combout\,
	combout => \sdram_controller|writeBuffer[13][10]~feeder_combout\);

-- Location: FF_X65_Y28_N23
\sdram_controller|writeBuffer[13][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sdram_controller|writeBuffer[13][10]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|Decoder3~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[13][10]~q\);

-- Location: FF_X62_Y28_N27
\sdram_controller|writeBuffer[5][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Add0~32_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder3~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[5][10]~q\);

-- Location: LCCOMB_X62_Y28_N26
\sdram_controller|Mux21~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux21~22_combout\ = (\sdram_controller|stateCycleCount\(1) & (((\sdram_controller|stateCycleCount\(3))))) # (!\sdram_controller|stateCycleCount\(1) & ((\sdram_controller|stateCycleCount\(3) & (\sdram_controller|writeBuffer[13][10]~q\)) # 
-- (!\sdram_controller|stateCycleCount\(3) & ((\sdram_controller|writeBuffer[5][10]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|stateCycleCount\(1),
	datab => \sdram_controller|writeBuffer[13][10]~q\,
	datac => \sdram_controller|writeBuffer[5][10]~q\,
	datad => \sdram_controller|stateCycleCount\(3),
	combout => \sdram_controller|Mux21~22_combout\);

-- Location: FF_X57_Y27_N19
\sdram_controller|writeBuffer[15][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Add0~32_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder3~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[15][10]~q\);

-- Location: LCCOMB_X63_Y27_N24
\sdram_controller|writeBuffer[7][10]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|writeBuffer[7][10]~feeder_combout\ = \Add0~32_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Add0~32_combout\,
	combout => \sdram_controller|writeBuffer[7][10]~feeder_combout\);

-- Location: FF_X63_Y27_N25
\sdram_controller|writeBuffer[7][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sdram_controller|writeBuffer[7][10]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|Decoder3~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[7][10]~q\);

-- Location: LCCOMB_X57_Y27_N18
\sdram_controller|Mux21~23\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux21~23_combout\ = (\sdram_controller|Mux21~22_combout\ & (((\sdram_controller|writeBuffer[15][10]~q\)) # (!\sdram_controller|stateCycleCount\(1)))) # (!\sdram_controller|Mux21~22_combout\ & (\sdram_controller|stateCycleCount\(1) & 
-- ((\sdram_controller|writeBuffer[7][10]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|Mux21~22_combout\,
	datab => \sdram_controller|stateCycleCount\(1),
	datac => \sdram_controller|writeBuffer[15][10]~q\,
	datad => \sdram_controller|writeBuffer[7][10]~q\,
	combout => \sdram_controller|Mux21~23_combout\);

-- Location: LCCOMB_X58_Y30_N14
\sdram_controller|writeBuffer[3][10]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|writeBuffer[3][10]~feeder_combout\ = \Add0~32_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Add0~32_combout\,
	combout => \sdram_controller|writeBuffer[3][10]~feeder_combout\);

-- Location: FF_X58_Y30_N15
\sdram_controller|writeBuffer[3][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sdram_controller|writeBuffer[3][10]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|Decoder3~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[3][10]~q\);

-- Location: FF_X58_Y30_N17
\sdram_controller|writeBuffer[11][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Add0~32_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder3~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[11][10]~q\);

-- Location: LCCOMB_X62_Y32_N20
\sdram_controller|writeBuffer[9][10]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|writeBuffer[9][10]~feeder_combout\ = \Add0~32_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Add0~32_combout\,
	combout => \sdram_controller|writeBuffer[9][10]~feeder_combout\);

-- Location: FF_X62_Y32_N21
\sdram_controller|writeBuffer[9][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sdram_controller|writeBuffer[9][10]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|Decoder3~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[9][10]~q\);

-- Location: FF_X62_Y30_N17
\sdram_controller|writeBuffer[1][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Add0~32_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder3~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[1][10]~q\);

-- Location: LCCOMB_X62_Y30_N16
\sdram_controller|Mux21~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux21~24_combout\ = (\sdram_controller|stateCycleCount\(3) & ((\sdram_controller|writeBuffer[9][10]~q\) # ((\sdram_controller|stateCycleCount\(1))))) # (!\sdram_controller|stateCycleCount\(3) & (((\sdram_controller|writeBuffer[1][10]~q\ 
-- & !\sdram_controller|stateCycleCount\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|writeBuffer[9][10]~q\,
	datab => \sdram_controller|stateCycleCount\(3),
	datac => \sdram_controller|writeBuffer[1][10]~q\,
	datad => \sdram_controller|stateCycleCount\(1),
	combout => \sdram_controller|Mux21~24_combout\);

-- Location: LCCOMB_X58_Y30_N16
\sdram_controller|Mux21~25\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux21~25_combout\ = (\sdram_controller|stateCycleCount\(1) & ((\sdram_controller|Mux21~24_combout\ & ((\sdram_controller|writeBuffer[11][10]~q\))) # (!\sdram_controller|Mux21~24_combout\ & (\sdram_controller|writeBuffer[3][10]~q\)))) # 
-- (!\sdram_controller|stateCycleCount\(1) & (((\sdram_controller|Mux21~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|stateCycleCount\(1),
	datab => \sdram_controller|writeBuffer[3][10]~q\,
	datac => \sdram_controller|writeBuffer[11][10]~q\,
	datad => \sdram_controller|Mux21~24_combout\,
	combout => \sdram_controller|Mux21~25_combout\);

-- Location: LCCOMB_X57_Y26_N30
\sdram_controller|Mux21~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux21~26_combout\ = (\sdram_controller|stateCycleCount\(4) & (((\sdram_controller|stateCycleCount\(2))))) # (!\sdram_controller|stateCycleCount\(4) & ((\sdram_controller|stateCycleCount\(2) & (\sdram_controller|Mux21~23_combout\)) # 
-- (!\sdram_controller|stateCycleCount\(2) & ((\sdram_controller|Mux21~25_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|Mux21~23_combout\,
	datab => \sdram_controller|stateCycleCount\(4),
	datac => \sdram_controller|stateCycleCount\(2),
	datad => \sdram_controller|Mux21~25_combout\,
	combout => \sdram_controller|Mux21~26_combout\);

-- Location: FF_X63_Y30_N7
\sdram_controller|writeBuffer[21][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Add0~32_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder3~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[21][10]~q\);

-- Location: LCCOMB_X62_Y31_N30
\sdram_controller|writeBuffer[29][10]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|writeBuffer[29][10]~feeder_combout\ = \Add0~32_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Add0~32_combout\,
	combout => \sdram_controller|writeBuffer[29][10]~feeder_combout\);

-- Location: FF_X62_Y31_N31
\sdram_controller|writeBuffer[29][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sdram_controller|writeBuffer[29][10]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|Decoder3~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[29][10]~q\);

-- Location: LCCOMB_X63_Y30_N6
\sdram_controller|Mux21~27\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux21~27_combout\ = (\sdram_controller|stateCycleCount\(1) & (\sdram_controller|stateCycleCount\(3))) # (!\sdram_controller|stateCycleCount\(1) & ((\sdram_controller|stateCycleCount\(3) & ((\sdram_controller|writeBuffer[29][10]~q\))) # 
-- (!\sdram_controller|stateCycleCount\(3) & (\sdram_controller|writeBuffer[21][10]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|stateCycleCount\(1),
	datab => \sdram_controller|stateCycleCount\(3),
	datac => \sdram_controller|writeBuffer[21][10]~q\,
	datad => \sdram_controller|writeBuffer[29][10]~q\,
	combout => \sdram_controller|Mux21~27_combout\);

-- Location: FF_X62_Y27_N9
\sdram_controller|writeBuffer[31][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Add0~32_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder3~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[31][10]~q\);

-- Location: LCCOMB_X63_Y27_N26
\sdram_controller|writeBuffer[23][10]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|writeBuffer[23][10]~feeder_combout\ = \Add0~32_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Add0~32_combout\,
	combout => \sdram_controller|writeBuffer[23][10]~feeder_combout\);

-- Location: FF_X63_Y27_N27
\sdram_controller|writeBuffer[23][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sdram_controller|writeBuffer[23][10]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|Decoder3~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[23][10]~q\);

-- Location: LCCOMB_X62_Y27_N8
\sdram_controller|Mux21~28\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux21~28_combout\ = (\sdram_controller|Mux21~27_combout\ & (((\sdram_controller|writeBuffer[31][10]~q\)) # (!\sdram_controller|stateCycleCount\(1)))) # (!\sdram_controller|Mux21~27_combout\ & (\sdram_controller|stateCycleCount\(1) & 
-- ((\sdram_controller|writeBuffer[23][10]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|Mux21~27_combout\,
	datab => \sdram_controller|stateCycleCount\(1),
	datac => \sdram_controller|writeBuffer[31][10]~q\,
	datad => \sdram_controller|writeBuffer[23][10]~q\,
	combout => \sdram_controller|Mux21~28_combout\);

-- Location: LCCOMB_X57_Y26_N20
\sdram_controller|Mux21~29\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux21~29_combout\ = (\sdram_controller|stateCycleCount\(4) & ((\sdram_controller|Mux21~26_combout\ & ((\sdram_controller|Mux21~28_combout\))) # (!\sdram_controller|Mux21~26_combout\ & (\sdram_controller|Mux21~21_combout\)))) # 
-- (!\sdram_controller|stateCycleCount\(4) & (((\sdram_controller|Mux21~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|Mux21~21_combout\,
	datab => \sdram_controller|stateCycleCount\(4),
	datac => \sdram_controller|Mux21~26_combout\,
	datad => \sdram_controller|Mux21~28_combout\,
	combout => \sdram_controller|Mux21~29_combout\);

-- Location: LCCOMB_X57_Y26_N6
\sdram_controller|Mux21~30\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux21~30_combout\ = (\sdram_controller|stateCycleCount\(6) & ((\sdram_controller|stateCycleCount\(5)) # ((\sdram_controller|Mux21~19_combout\)))) # (!\sdram_controller|stateCycleCount\(6) & (!\sdram_controller|stateCycleCount\(5) & 
-- ((\sdram_controller|Mux21~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|stateCycleCount\(6),
	datab => \sdram_controller|stateCycleCount\(5),
	datac => \sdram_controller|Mux21~19_combout\,
	datad => \sdram_controller|Mux21~29_combout\,
	combout => \sdram_controller|Mux21~30_combout\);

-- Location: FF_X59_Y29_N31
\sdram_controller|writeBuffer[117][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Add0~32_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder3~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[117][10]~q\);

-- Location: LCCOMB_X59_Y29_N16
\sdram_controller|writeBuffer[119][10]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|writeBuffer[119][10]~feeder_combout\ = \Add0~32_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Add0~32_combout\,
	combout => \sdram_controller|writeBuffer[119][10]~feeder_combout\);

-- Location: FF_X59_Y29_N17
\sdram_controller|writeBuffer[119][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sdram_controller|writeBuffer[119][10]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|Decoder3~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[119][10]~q\);

-- Location: LCCOMB_X59_Y29_N30
\sdram_controller|Mux21~38\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux21~38_combout\ = (\sdram_controller|stateCycleCount\(1) & ((\sdram_controller|stateCycleCount\(3)) # ((\sdram_controller|writeBuffer[119][10]~q\)))) # (!\sdram_controller|stateCycleCount\(1) & (!\sdram_controller|stateCycleCount\(3) & 
-- (\sdram_controller|writeBuffer[117][10]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|stateCycleCount\(1),
	datab => \sdram_controller|stateCycleCount\(3),
	datac => \sdram_controller|writeBuffer[117][10]~q\,
	datad => \sdram_controller|writeBuffer[119][10]~q\,
	combout => \sdram_controller|Mux21~38_combout\);

-- Location: FF_X59_Y23_N27
\sdram_controller|writeBuffer[127][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \Add0~32_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|Decoder3~72_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[127][10]~q\);

-- Location: FF_X56_Y25_N15
\sdram_controller|writeBuffer[125][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Add0~32_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder3~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[125][10]~q\);

-- Location: LCCOMB_X56_Y25_N14
\sdram_controller|Mux21~39\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux21~39_combout\ = (\sdram_controller|Mux21~38_combout\ & ((\sdram_controller|writeBuffer[127][10]~q\) # ((!\sdram_controller|stateCycleCount\(3))))) # (!\sdram_controller|Mux21~38_combout\ & (((\sdram_controller|writeBuffer[125][10]~q\ 
-- & \sdram_controller|stateCycleCount\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|Mux21~38_combout\,
	datab => \sdram_controller|writeBuffer[127][10]~q\,
	datac => \sdram_controller|writeBuffer[125][10]~q\,
	datad => \sdram_controller|stateCycleCount\(3),
	combout => \sdram_controller|Mux21~39_combout\);

-- Location: LCCOMB_X59_Y27_N4
\sdram_controller|writeBuffer[109][10]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|writeBuffer[109][10]~feeder_combout\ = \Add0~32_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Add0~32_combout\,
	combout => \sdram_controller|writeBuffer[109][10]~feeder_combout\);

-- Location: FF_X59_Y27_N5
\sdram_controller|writeBuffer[109][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sdram_controller|writeBuffer[109][10]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|Decoder3~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[109][10]~q\);

-- Location: FF_X59_Y27_N23
\sdram_controller|writeBuffer[111][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Add0~32_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder3~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[111][10]~q\);

-- Location: FF_X59_Y31_N15
\sdram_controller|writeBuffer[101][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Add0~32_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder3~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[101][10]~q\);

-- Location: LCCOMB_X58_Y28_N14
\sdram_controller|writeBuffer[103][10]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|writeBuffer[103][10]~feeder_combout\ = \Add0~32_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Add0~32_combout\,
	combout => \sdram_controller|writeBuffer[103][10]~feeder_combout\);

-- Location: FF_X58_Y28_N15
\sdram_controller|writeBuffer[103][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sdram_controller|writeBuffer[103][10]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|Decoder3~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[103][10]~q\);

-- Location: LCCOMB_X59_Y31_N14
\sdram_controller|Mux21~31\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux21~31_combout\ = (\sdram_controller|stateCycleCount\(1) & ((\sdram_controller|stateCycleCount\(3)) # ((\sdram_controller|writeBuffer[103][10]~q\)))) # (!\sdram_controller|stateCycleCount\(1) & (!\sdram_controller|stateCycleCount\(3) & 
-- (\sdram_controller|writeBuffer[101][10]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|stateCycleCount\(1),
	datab => \sdram_controller|stateCycleCount\(3),
	datac => \sdram_controller|writeBuffer[101][10]~q\,
	datad => \sdram_controller|writeBuffer[103][10]~q\,
	combout => \sdram_controller|Mux21~31_combout\);

-- Location: LCCOMB_X59_Y27_N22
\sdram_controller|Mux21~32\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux21~32_combout\ = (\sdram_controller|stateCycleCount\(3) & ((\sdram_controller|Mux21~31_combout\ & ((\sdram_controller|writeBuffer[111][10]~q\))) # (!\sdram_controller|Mux21~31_combout\ & (\sdram_controller|writeBuffer[109][10]~q\)))) 
-- # (!\sdram_controller|stateCycleCount\(3) & (((\sdram_controller|Mux21~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|stateCycleCount\(3),
	datab => \sdram_controller|writeBuffer[109][10]~q\,
	datac => \sdram_controller|writeBuffer[111][10]~q\,
	datad => \sdram_controller|Mux21~31_combout\,
	combout => \sdram_controller|Mux21~32_combout\);

-- Location: LCCOMB_X63_Y28_N14
\sdram_controller|writeBuffer[121][10]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|writeBuffer[121][10]~feeder_combout\ = \Add0~32_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Add0~32_combout\,
	combout => \sdram_controller|writeBuffer[121][10]~feeder_combout\);

-- Location: FF_X63_Y28_N15
\sdram_controller|writeBuffer[121][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sdram_controller|writeBuffer[121][10]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|Decoder3~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[121][10]~q\);

-- Location: FF_X58_Y25_N27
\sdram_controller|writeBuffer[123][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Add0~32_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder3~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[123][10]~q\);

-- Location: LCCOMB_X64_Y31_N12
\sdram_controller|writeBuffer[115][10]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|writeBuffer[115][10]~feeder_combout\ = \Add0~32_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Add0~32_combout\,
	combout => \sdram_controller|writeBuffer[115][10]~feeder_combout\);

-- Location: FF_X64_Y31_N13
\sdram_controller|writeBuffer[115][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sdram_controller|writeBuffer[115][10]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|Decoder3~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[115][10]~q\);

-- Location: FF_X64_Y31_N11
\sdram_controller|writeBuffer[113][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Add0~32_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder3~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[113][10]~q\);

-- Location: LCCOMB_X64_Y31_N10
\sdram_controller|Mux21~33\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux21~33_combout\ = (\sdram_controller|stateCycleCount\(1) & ((\sdram_controller|writeBuffer[115][10]~q\) # ((\sdram_controller|stateCycleCount\(3))))) # (!\sdram_controller|stateCycleCount\(1) & 
-- (((\sdram_controller|writeBuffer[113][10]~q\ & !\sdram_controller|stateCycleCount\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|writeBuffer[115][10]~q\,
	datab => \sdram_controller|stateCycleCount\(1),
	datac => \sdram_controller|writeBuffer[113][10]~q\,
	datad => \sdram_controller|stateCycleCount\(3),
	combout => \sdram_controller|Mux21~33_combout\);

-- Location: LCCOMB_X58_Y25_N26
\sdram_controller|Mux21~34\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux21~34_combout\ = (\sdram_controller|stateCycleCount\(3) & ((\sdram_controller|Mux21~33_combout\ & ((\sdram_controller|writeBuffer[123][10]~q\))) # (!\sdram_controller|Mux21~33_combout\ & (\sdram_controller|writeBuffer[121][10]~q\)))) 
-- # (!\sdram_controller|stateCycleCount\(3) & (((\sdram_controller|Mux21~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|stateCycleCount\(3),
	datab => \sdram_controller|writeBuffer[121][10]~q\,
	datac => \sdram_controller|writeBuffer[123][10]~q\,
	datad => \sdram_controller|Mux21~33_combout\,
	combout => \sdram_controller|Mux21~34_combout\);

-- Location: LCCOMB_X61_Y31_N30
\sdram_controller|writeBuffer[105][10]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|writeBuffer[105][10]~feeder_combout\ = \Add0~32_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Add0~32_combout\,
	combout => \sdram_controller|writeBuffer[105][10]~feeder_combout\);

-- Location: FF_X61_Y31_N31
\sdram_controller|writeBuffer[105][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sdram_controller|writeBuffer[105][10]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|Decoder3~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[105][10]~q\);

-- Location: FF_X58_Y27_N31
\sdram_controller|writeBuffer[107][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Add0~32_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder3~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[107][10]~q\);

-- Location: FF_X59_Y31_N17
\sdram_controller|writeBuffer[97][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Add0~32_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder3~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[97][10]~q\);

-- Location: LCCOMB_X59_Y30_N0
\sdram_controller|writeBuffer[99][10]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|writeBuffer[99][10]~feeder_combout\ = \Add0~32_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Add0~32_combout\,
	combout => \sdram_controller|writeBuffer[99][10]~feeder_combout\);

-- Location: FF_X59_Y30_N1
\sdram_controller|writeBuffer[99][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sdram_controller|writeBuffer[99][10]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|Decoder3~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[99][10]~q\);

-- Location: LCCOMB_X59_Y31_N16
\sdram_controller|Mux21~35\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux21~35_combout\ = (\sdram_controller|stateCycleCount\(1) & ((\sdram_controller|stateCycleCount\(3)) # ((\sdram_controller|writeBuffer[99][10]~q\)))) # (!\sdram_controller|stateCycleCount\(1) & (!\sdram_controller|stateCycleCount\(3) & 
-- (\sdram_controller|writeBuffer[97][10]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|stateCycleCount\(1),
	datab => \sdram_controller|stateCycleCount\(3),
	datac => \sdram_controller|writeBuffer[97][10]~q\,
	datad => \sdram_controller|writeBuffer[99][10]~q\,
	combout => \sdram_controller|Mux21~35_combout\);

-- Location: LCCOMB_X58_Y27_N30
\sdram_controller|Mux21~36\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux21~36_combout\ = (\sdram_controller|stateCycleCount\(3) & ((\sdram_controller|Mux21~35_combout\ & ((\sdram_controller|writeBuffer[107][10]~q\))) # (!\sdram_controller|Mux21~35_combout\ & (\sdram_controller|writeBuffer[105][10]~q\)))) 
-- # (!\sdram_controller|stateCycleCount\(3) & (((\sdram_controller|Mux21~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|stateCycleCount\(3),
	datab => \sdram_controller|writeBuffer[105][10]~q\,
	datac => \sdram_controller|writeBuffer[107][10]~q\,
	datad => \sdram_controller|Mux21~35_combout\,
	combout => \sdram_controller|Mux21~36_combout\);

-- Location: LCCOMB_X58_Y25_N8
\sdram_controller|Mux21~37\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux21~37_combout\ = (\sdram_controller|stateCycleCount\(2) & (((\sdram_controller|stateCycleCount\(4))))) # (!\sdram_controller|stateCycleCount\(2) & ((\sdram_controller|stateCycleCount\(4) & (\sdram_controller|Mux21~34_combout\)) # 
-- (!\sdram_controller|stateCycleCount\(4) & ((\sdram_controller|Mux21~36_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|Mux21~34_combout\,
	datab => \sdram_controller|stateCycleCount\(2),
	datac => \sdram_controller|stateCycleCount\(4),
	datad => \sdram_controller|Mux21~36_combout\,
	combout => \sdram_controller|Mux21~37_combout\);

-- Location: LCCOMB_X57_Y25_N0
\sdram_controller|Mux21~40\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux21~40_combout\ = (\sdram_controller|Mux21~37_combout\ & ((\sdram_controller|Mux21~39_combout\) # ((!\sdram_controller|stateCycleCount\(2))))) # (!\sdram_controller|Mux21~37_combout\ & (((\sdram_controller|Mux21~32_combout\ & 
-- \sdram_controller|stateCycleCount\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|Mux21~39_combout\,
	datab => \sdram_controller|Mux21~32_combout\,
	datac => \sdram_controller|Mux21~37_combout\,
	datad => \sdram_controller|stateCycleCount\(2),
	combout => \sdram_controller|Mux21~40_combout\);

-- Location: LCCOMB_X56_Y26_N6
\sdram_controller|writeBuffer[57][10]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|writeBuffer[57][10]~feeder_combout\ = \Add0~32_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Add0~32_combout\,
	combout => \sdram_controller|writeBuffer[57][10]~feeder_combout\);

-- Location: FF_X56_Y26_N7
\sdram_controller|writeBuffer[57][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sdram_controller|writeBuffer[57][10]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|Decoder3~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[57][10]~q\);

-- Location: FF_X56_Y25_N17
\sdram_controller|writeBuffer[59][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Add0~32_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder3~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[59][10]~q\);

-- Location: LCCOMB_X61_Y32_N14
\sdram_controller|writeBuffer[51][10]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|writeBuffer[51][10]~feeder_combout\ = \Add0~32_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Add0~32_combout\,
	combout => \sdram_controller|writeBuffer[51][10]~feeder_combout\);

-- Location: FF_X61_Y32_N15
\sdram_controller|writeBuffer[51][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sdram_controller|writeBuffer[51][10]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|Decoder3~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[51][10]~q\);

-- Location: FF_X61_Y25_N13
\sdram_controller|writeBuffer[49][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Add0~32_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder3~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[49][10]~q\);

-- Location: LCCOMB_X61_Y25_N12
\sdram_controller|Mux21~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux21~0_combout\ = (\sdram_controller|stateCycleCount\(3) & (((\sdram_controller|stateCycleCount\(1))))) # (!\sdram_controller|stateCycleCount\(3) & ((\sdram_controller|stateCycleCount\(1) & (\sdram_controller|writeBuffer[51][10]~q\)) # 
-- (!\sdram_controller|stateCycleCount\(1) & ((\sdram_controller|writeBuffer[49][10]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|writeBuffer[51][10]~q\,
	datab => \sdram_controller|stateCycleCount\(3),
	datac => \sdram_controller|writeBuffer[49][10]~q\,
	datad => \sdram_controller|stateCycleCount\(1),
	combout => \sdram_controller|Mux21~0_combout\);

-- Location: LCCOMB_X56_Y25_N16
\sdram_controller|Mux21~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux21~1_combout\ = (\sdram_controller|stateCycleCount\(3) & ((\sdram_controller|Mux21~0_combout\ & ((\sdram_controller|writeBuffer[59][10]~q\))) # (!\sdram_controller|Mux21~0_combout\ & (\sdram_controller|writeBuffer[57][10]~q\)))) # 
-- (!\sdram_controller|stateCycleCount\(3) & (((\sdram_controller|Mux21~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|writeBuffer[57][10]~q\,
	datab => \sdram_controller|stateCycleCount\(3),
	datac => \sdram_controller|writeBuffer[59][10]~q\,
	datad => \sdram_controller|Mux21~0_combout\,
	combout => \sdram_controller|Mux21~1_combout\);

-- Location: FF_X62_Y25_N3
\sdram_controller|writeBuffer[53][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Add0~32_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder3~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[53][10]~q\);

-- Location: LCCOMB_X56_Y29_N4
\sdram_controller|writeBuffer[55][10]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|writeBuffer[55][10]~feeder_combout\ = \Add0~32_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Add0~32_combout\,
	combout => \sdram_controller|writeBuffer[55][10]~feeder_combout\);

-- Location: FF_X56_Y29_N5
\sdram_controller|writeBuffer[55][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sdram_controller|writeBuffer[55][10]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|Decoder3~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[55][10]~q\);

-- Location: LCCOMB_X62_Y25_N2
\sdram_controller|Mux21~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux21~7_combout\ = (\sdram_controller|stateCycleCount\(1) & ((\sdram_controller|stateCycleCount\(3)) # ((\sdram_controller|writeBuffer[55][10]~q\)))) # (!\sdram_controller|stateCycleCount\(1) & (!\sdram_controller|stateCycleCount\(3) & 
-- (\sdram_controller|writeBuffer[53][10]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|stateCycleCount\(1),
	datab => \sdram_controller|stateCycleCount\(3),
	datac => \sdram_controller|writeBuffer[53][10]~q\,
	datad => \sdram_controller|writeBuffer[55][10]~q\,
	combout => \sdram_controller|Mux21~7_combout\);

-- Location: FF_X57_Y26_N29
\sdram_controller|writeBuffer[63][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Add0~32_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder3~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[63][10]~q\);

-- Location: LCCOMB_X56_Y27_N30
\sdram_controller|writeBuffer[61][10]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|writeBuffer[61][10]~feeder_combout\ = \Add0~32_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Add0~32_combout\,
	combout => \sdram_controller|writeBuffer[61][10]~feeder_combout\);

-- Location: FF_X56_Y27_N31
\sdram_controller|writeBuffer[61][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sdram_controller|writeBuffer[61][10]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|Decoder3~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[61][10]~q\);

-- Location: LCCOMB_X57_Y26_N28
\sdram_controller|Mux21~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux21~8_combout\ = (\sdram_controller|Mux21~7_combout\ & (((\sdram_controller|writeBuffer[63][10]~q\)) # (!\sdram_controller|stateCycleCount\(3)))) # (!\sdram_controller|Mux21~7_combout\ & (\sdram_controller|stateCycleCount\(3) & 
-- ((\sdram_controller|writeBuffer[61][10]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|Mux21~7_combout\,
	datab => \sdram_controller|stateCycleCount\(3),
	datac => \sdram_controller|writeBuffer[63][10]~q\,
	datad => \sdram_controller|writeBuffer[61][10]~q\,
	combout => \sdram_controller|Mux21~8_combout\);

-- Location: LCCOMB_X56_Y29_N22
\sdram_controller|writeBuffer[35][10]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|writeBuffer[35][10]~feeder_combout\ = \Add0~32_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Add0~32_combout\,
	combout => \sdram_controller|writeBuffer[35][10]~feeder_combout\);

-- Location: FF_X56_Y29_N23
\sdram_controller|writeBuffer[35][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sdram_controller|writeBuffer[35][10]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|Decoder3~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[35][10]~q\);

-- Location: FF_X57_Y30_N27
\sdram_controller|writeBuffer[43][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Add0~32_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder3~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[43][10]~q\);

-- Location: FF_X57_Y29_N15
\sdram_controller|writeBuffer[33][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Add0~32_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder3~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[33][10]~q\);

-- Location: LCCOMB_X57_Y29_N20
\sdram_controller|writeBuffer[41][10]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|writeBuffer[41][10]~feeder_combout\ = \Add0~32_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Add0~32_combout\,
	combout => \sdram_controller|writeBuffer[41][10]~feeder_combout\);

-- Location: FF_X57_Y29_N21
\sdram_controller|writeBuffer[41][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sdram_controller|writeBuffer[41][10]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|Decoder3~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[41][10]~q\);

-- Location: LCCOMB_X57_Y29_N14
\sdram_controller|Mux21~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux21~4_combout\ = (\sdram_controller|stateCycleCount\(3) & ((\sdram_controller|stateCycleCount\(1)) # ((\sdram_controller|writeBuffer[41][10]~q\)))) # (!\sdram_controller|stateCycleCount\(3) & (!\sdram_controller|stateCycleCount\(1) & 
-- (\sdram_controller|writeBuffer[33][10]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|stateCycleCount\(3),
	datab => \sdram_controller|stateCycleCount\(1),
	datac => \sdram_controller|writeBuffer[33][10]~q\,
	datad => \sdram_controller|writeBuffer[41][10]~q\,
	combout => \sdram_controller|Mux21~4_combout\);

-- Location: LCCOMB_X57_Y30_N26
\sdram_controller|Mux21~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux21~5_combout\ = (\sdram_controller|stateCycleCount\(1) & ((\sdram_controller|Mux21~4_combout\ & ((\sdram_controller|writeBuffer[43][10]~q\))) # (!\sdram_controller|Mux21~4_combout\ & (\sdram_controller|writeBuffer[35][10]~q\)))) # 
-- (!\sdram_controller|stateCycleCount\(1) & (((\sdram_controller|Mux21~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|stateCycleCount\(1),
	datab => \sdram_controller|writeBuffer[35][10]~q\,
	datac => \sdram_controller|writeBuffer[43][10]~q\,
	datad => \sdram_controller|Mux21~4_combout\,
	combout => \sdram_controller|Mux21~5_combout\);

-- Location: FF_X62_Y25_N21
\sdram_controller|writeBuffer[37][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Add0~32_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder3~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[37][10]~q\);

-- Location: LCCOMB_X58_Y25_N24
\sdram_controller|writeBuffer[45][10]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|writeBuffer[45][10]~feeder_combout\ = \Add0~32_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Add0~32_combout\,
	combout => \sdram_controller|writeBuffer[45][10]~feeder_combout\);

-- Location: FF_X58_Y25_N25
\sdram_controller|writeBuffer[45][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sdram_controller|writeBuffer[45][10]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|Decoder3~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[45][10]~q\);

-- Location: LCCOMB_X62_Y25_N20
\sdram_controller|Mux21~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux21~2_combout\ = (\sdram_controller|stateCycleCount\(1) & (\sdram_controller|stateCycleCount\(3))) # (!\sdram_controller|stateCycleCount\(1) & ((\sdram_controller|stateCycleCount\(3) & ((\sdram_controller|writeBuffer[45][10]~q\))) # 
-- (!\sdram_controller|stateCycleCount\(3) & (\sdram_controller|writeBuffer[37][10]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|stateCycleCount\(1),
	datab => \sdram_controller|stateCycleCount\(3),
	datac => \sdram_controller|writeBuffer[37][10]~q\,
	datad => \sdram_controller|writeBuffer[45][10]~q\,
	combout => \sdram_controller|Mux21~2_combout\);

-- Location: FF_X58_Y29_N23
\sdram_controller|writeBuffer[47][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Add0~32_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder3~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[47][10]~q\);

-- Location: LCCOMB_X58_Y29_N16
\sdram_controller|writeBuffer[39][10]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|writeBuffer[39][10]~feeder_combout\ = \Add0~32_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Add0~32_combout\,
	combout => \sdram_controller|writeBuffer[39][10]~feeder_combout\);

-- Location: FF_X58_Y29_N17
\sdram_controller|writeBuffer[39][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sdram_controller|writeBuffer[39][10]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|Decoder3~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|writeBuffer[39][10]~q\);

-- Location: LCCOMB_X58_Y29_N22
\sdram_controller|Mux21~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux21~3_combout\ = (\sdram_controller|stateCycleCount\(1) & ((\sdram_controller|Mux21~2_combout\ & (\sdram_controller|writeBuffer[47][10]~q\)) # (!\sdram_controller|Mux21~2_combout\ & ((\sdram_controller|writeBuffer[39][10]~q\))))) # 
-- (!\sdram_controller|stateCycleCount\(1) & (\sdram_controller|Mux21~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|stateCycleCount\(1),
	datab => \sdram_controller|Mux21~2_combout\,
	datac => \sdram_controller|writeBuffer[47][10]~q\,
	datad => \sdram_controller|writeBuffer[39][10]~q\,
	combout => \sdram_controller|Mux21~3_combout\);

-- Location: LCCOMB_X57_Y26_N18
\sdram_controller|Mux21~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux21~6_combout\ = (\sdram_controller|stateCycleCount\(4) & (((\sdram_controller|stateCycleCount\(2))))) # (!\sdram_controller|stateCycleCount\(4) & ((\sdram_controller|stateCycleCount\(2) & ((\sdram_controller|Mux21~3_combout\))) # 
-- (!\sdram_controller|stateCycleCount\(2) & (\sdram_controller|Mux21~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|Mux21~5_combout\,
	datab => \sdram_controller|stateCycleCount\(4),
	datac => \sdram_controller|stateCycleCount\(2),
	datad => \sdram_controller|Mux21~3_combout\,
	combout => \sdram_controller|Mux21~6_combout\);

-- Location: LCCOMB_X57_Y26_N26
\sdram_controller|Mux21~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux21~9_combout\ = (\sdram_controller|stateCycleCount\(4) & ((\sdram_controller|Mux21~6_combout\ & ((\sdram_controller|Mux21~8_combout\))) # (!\sdram_controller|Mux21~6_combout\ & (\sdram_controller|Mux21~1_combout\)))) # 
-- (!\sdram_controller|stateCycleCount\(4) & (((\sdram_controller|Mux21~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|Mux21~1_combout\,
	datab => \sdram_controller|Mux21~8_combout\,
	datac => \sdram_controller|stateCycleCount\(4),
	datad => \sdram_controller|Mux21~6_combout\,
	combout => \sdram_controller|Mux21~9_combout\);

-- Location: LCCOMB_X57_Y26_N16
\sdram_controller|Mux21~41\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux21~41_combout\ = (\sdram_controller|Mux21~30_combout\ & ((\sdram_controller|Mux21~40_combout\) # ((!\sdram_controller|stateCycleCount\(5))))) # (!\sdram_controller|Mux21~30_combout\ & (((\sdram_controller|Mux21~9_combout\ & 
-- \sdram_controller|stateCycleCount\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|Mux21~30_combout\,
	datab => \sdram_controller|Mux21~40_combout\,
	datac => \sdram_controller|Mux21~9_combout\,
	datad => \sdram_controller|stateCycleCount\(5),
	combout => \sdram_controller|Mux21~41_combout\);

-- Location: LCCOMB_X71_Y26_N12
\sdram_controller|Mux21~42\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Mux21~42_combout\ = (\sdram_controller|stateCycleCount\(0) & \sdram_controller|Mux21~41_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \sdram_controller|stateCycleCount\(0),
	datad => \sdram_controller|Mux21~41_combout\,
	combout => \sdram_controller|Mux21~42_combout\);

-- Location: LCCOMB_X66_Y22_N30
\sdram_controller|process_1~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|process_1~1_combout\ = (\sdram_controller|stateCycleCount\(2) & (\sdram_controller|stateCycleCount\(0) & (!\sdram_controller|stateCycleCount\(3) & !\sdram_controller|stateCycleCount\(5)))) # (!\sdram_controller|stateCycleCount\(2) & 
-- (\sdram_controller|stateCycleCount\(5) & (\sdram_controller|stateCycleCount\(0) $ (!\sdram_controller|stateCycleCount\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|stateCycleCount\(0),
	datab => \sdram_controller|stateCycleCount\(3),
	datac => \sdram_controller|stateCycleCount\(2),
	datad => \sdram_controller|stateCycleCount\(5),
	combout => \sdram_controller|process_1~1_combout\);

-- Location: LCCOMB_X66_Y22_N22
\sdram_controller|process_1~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|process_1~3_combout\ = (!\sdram_controller|stateCycleCount\(6) & ((\sdram_controller|stateCycleCount\(0) & (\sdram_controller|stateCycleCount\(5) & !\sdram_controller|stateCycleCount\(4))) # (!\sdram_controller|stateCycleCount\(0) & 
-- (!\sdram_controller|stateCycleCount\(5) & \sdram_controller|stateCycleCount\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|stateCycleCount\(0),
	datab => \sdram_controller|stateCycleCount\(5),
	datac => \sdram_controller|stateCycleCount\(4),
	datad => \sdram_controller|stateCycleCount\(6),
	combout => \sdram_controller|process_1~3_combout\);

-- Location: LCCOMB_X66_Y22_N16
\sdram_controller|process_1~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|process_1~4_combout\ = (!\sdram_controller|stateCycleCount\(4) & ((\sdram_controller|stateCycleCount\(0) & (\sdram_controller|stateCycleCount\(5) & !\sdram_controller|stateCycleCount\(6))) # (!\sdram_controller|stateCycleCount\(0) & 
-- (!\sdram_controller|stateCycleCount\(5) & \sdram_controller|stateCycleCount\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|stateCycleCount\(0),
	datab => \sdram_controller|stateCycleCount\(5),
	datac => \sdram_controller|stateCycleCount\(4),
	datad => \sdram_controller|stateCycleCount\(6),
	combout => \sdram_controller|process_1~4_combout\);

-- Location: LCCOMB_X66_Y22_N10
\sdram_controller|process_1~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|process_1~5_combout\ = (\sdram_controller|process_1~3_combout\ & (\sdram_controller|stateCycleCount\(2) & (\sdram_controller|stateCycleCount\(3) $ (\sdram_controller|process_1~4_combout\)))) # (!\sdram_controller|process_1~3_combout\ & 
-- (!\sdram_controller|stateCycleCount\(3) & (!\sdram_controller|stateCycleCount\(2) & \sdram_controller|process_1~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|process_1~3_combout\,
	datab => \sdram_controller|stateCycleCount\(3),
	datac => \sdram_controller|stateCycleCount\(2),
	datad => \sdram_controller|process_1~4_combout\,
	combout => \sdram_controller|process_1~5_combout\);

-- Location: LCCOMB_X66_Y22_N24
\sdram_controller|process_1~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|process_1~6_combout\ = (\sdram_controller|process_1~1_combout\ & ((\sdram_controller|process_1~2_combout\) # ((\sdram_controller|stateCycleCount\(1) & \sdram_controller|process_1~5_combout\)))) # (!\sdram_controller|process_1~1_combout\ 
-- & (((\sdram_controller|stateCycleCount\(1) & \sdram_controller|process_1~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|process_1~1_combout\,
	datab => \sdram_controller|process_1~2_combout\,
	datac => \sdram_controller|stateCycleCount\(1),
	datad => \sdram_controller|process_1~5_combout\,
	combout => \sdram_controller|process_1~6_combout\);

-- Location: LCCOMB_X66_Y22_N28
\sdram_controller|process_1~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|process_1~0_combout\ = (\sdram_controller|stateCycleCount\(1) & (!\sdram_controller|stateCycleCount\(3) & (!\sdram_controller|stateCycleCount\(2) & \sdram_controller|stateCycleCount\(0)))) # (!\sdram_controller|stateCycleCount\(1) & 
-- (\sdram_controller|stateCycleCount\(3) & (\sdram_controller|stateCycleCount\(2) & !\sdram_controller|stateCycleCount\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|stateCycleCount\(1),
	datab => \sdram_controller|stateCycleCount\(3),
	datac => \sdram_controller|stateCycleCount\(2),
	datad => \sdram_controller|stateCycleCount\(0),
	combout => \sdram_controller|process_1~0_combout\);

-- Location: LCCOMB_X66_Y22_N18
\sdram_controller|process_1~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|process_1~7_combout\ = (\sdram_controller|Equal1~0_combout\ & ((\sdram_controller|process_1~6_combout\) # ((\sdram_controller|Equal1~2_combout\ & \sdram_controller|process_1~0_combout\)))) # (!\sdram_controller|Equal1~0_combout\ & 
-- (((\sdram_controller|Equal1~2_combout\ & \sdram_controller|process_1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|Equal1~0_combout\,
	datab => \sdram_controller|process_1~6_combout\,
	datac => \sdram_controller|Equal1~2_combout\,
	datad => \sdram_controller|process_1~0_combout\,
	combout => \sdram_controller|process_1~7_combout\);

-- Location: LCCOMB_X64_Y23_N12
\sdram_controller|LessThan10~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|LessThan10~3_combout\ = (!\sdram_controller|stateCycleCount\(2) & (!\sdram_controller|stateCycleCount\(3) & ((!\sdram_controller|stateCycleCount\(1)) # (!\sdram_controller|stateCycleCount\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|stateCycleCount\(0),
	datab => \sdram_controller|stateCycleCount\(2),
	datac => \sdram_controller|stateCycleCount\(3),
	datad => \sdram_controller|stateCycleCount\(1),
	combout => \sdram_controller|LessThan10~3_combout\);

-- Location: LCCOMB_X64_Y22_N30
\sdram_controller|LessThan10~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|LessThan10~4_combout\ = (!\sdram_controller|stateCycleCount\(11) & (\sdram_controller|LessThan10~1_combout\ & (\sdram_controller|LessThan10~2_combout\ & \sdram_controller|LessThan10~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|stateCycleCount\(11),
	datab => \sdram_controller|LessThan10~1_combout\,
	datac => \sdram_controller|LessThan10~2_combout\,
	datad => \sdram_controller|LessThan10~3_combout\,
	combout => \sdram_controller|LessThan10~4_combout\);

-- Location: LCCOMB_X64_Y22_N20
\sdram_controller|LessThan10~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|LessThan10~5_combout\ = ((\sdram_controller|stateCycleCount\(13)) # (!\sdram_controller|LessThan10~4_combout\)) # (!\sdram_controller|LessThan10~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|LessThan10~0_combout\,
	datac => \sdram_controller|LessThan10~4_combout\,
	datad => \sdram_controller|stateCycleCount\(13),
	combout => \sdram_controller|LessThan10~5_combout\);

-- Location: LCCOMB_X67_Y22_N10
\sdram_controller|Equal10~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Equal10~0_combout\ = ((\sdram_controller|stateCycleCount\(5)) # ((\sdram_controller|stateCycleCount\(4)) # (!\sdram_controller|stateCycleCount\(1)))) # (!\sdram_controller|stateCycleCount\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|stateCycleCount\(0),
	datab => \sdram_controller|stateCycleCount\(5),
	datac => \sdram_controller|stateCycleCount\(1),
	datad => \sdram_controller|stateCycleCount\(4),
	combout => \sdram_controller|Equal10~0_combout\);

-- Location: LCCOMB_X67_Y22_N4
\sdram_controller|Equal10~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Equal10~1_combout\ = ((\sdram_controller|stateCycleCount\(2)) # (!\sdram_controller|stateCycleCount\(6))) # (!\sdram_controller|stateCycleCount\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \sdram_controller|stateCycleCount\(3),
	datac => \sdram_controller|stateCycleCount\(6),
	datad => \sdram_controller|stateCycleCount\(2),
	combout => \sdram_controller|Equal10~1_combout\);

-- Location: LCCOMB_X67_Y22_N30
\sdram_controller|Equal10~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Equal10~2_combout\ = (\sdram_controller|Equal10~0_combout\) # ((\sdram_controller|Equal10~1_combout\) # (!\sdram_controller|Equal1~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|Equal10~0_combout\,
	datab => \sdram_controller|Equal10~1_combout\,
	datac => \sdram_controller|Equal1~0_combout\,
	combout => \sdram_controller|Equal10~2_combout\);

-- Location: LCCOMB_X69_Y21_N8
\sdram_controller|Selector24~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Selector24~0_combout\ = (!\sdram_controller|process_1~7_combout\ & (\sdram_controller|LessThan10~5_combout\ & (\sdram_controller|controllerState.SDRAM_INIT~q\ & !\sdram_controller|Equal10~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|process_1~7_combout\,
	datab => \sdram_controller|LessThan10~5_combout\,
	datac => \sdram_controller|controllerState.SDRAM_INIT~q\,
	datad => \sdram_controller|Equal10~2_combout\,
	combout => \sdram_controller|Selector24~0_combout\);

-- Location: LCCOMB_X65_Y22_N28
\sdram_controller|Equal12~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Equal12~0_combout\ = (\sdram_controller|burstLengthReg\(1) & ((\sdram_controller|burstLengthReg\(0) & (!\sdram_controller|stateCycleCount\(2) & !\sdram_controller|stateCycleCount\(1))) # (!\sdram_controller|burstLengthReg\(0) & 
-- (\sdram_controller|stateCycleCount\(2) & \sdram_controller|stateCycleCount\(1))))) # (!\sdram_controller|burstLengthReg\(1) & (!\sdram_controller|stateCycleCount\(2) & (\sdram_controller|burstLengthReg\(0) $ (!\sdram_controller|stateCycleCount\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010010000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|burstLengthReg\(1),
	datab => \sdram_controller|burstLengthReg\(0),
	datac => \sdram_controller|stateCycleCount\(2),
	datad => \sdram_controller|stateCycleCount\(1),
	combout => \sdram_controller|Equal12~0_combout\);

-- Location: LCCOMB_X65_Y22_N18
\sdram_controller|Equal12~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Equal12~1_combout\ = (\sdram_controller|Equal12~0_combout\ & (\sdram_controller|stateCycleCount\(3) $ (((!\sdram_controller|burstLengthReg\(0)) # (!\sdram_controller|burstLengthReg\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000011100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|burstLengthReg\(1),
	datab => \sdram_controller|burstLengthReg\(0),
	datac => \sdram_controller|stateCycleCount\(3),
	datad => \sdram_controller|Equal12~0_combout\,
	combout => \sdram_controller|Equal12~1_combout\);

-- Location: LCCOMB_X65_Y22_N4
\sdram_controller|Equal12~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Equal12~2_combout\ = (\sdram_controller|Equal1~2_combout\ & (\sdram_controller|Equal12~1_combout\ & (\sdram_controller|burstLengthReg\(0) $ (\sdram_controller|stateCycleCount\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|Equal1~2_combout\,
	datab => \sdram_controller|burstLengthReg\(0),
	datac => \sdram_controller|stateCycleCount\(0),
	datad => \sdram_controller|Equal12~1_combout\,
	combout => \sdram_controller|Equal12~2_combout\);

-- Location: LCCOMB_X65_Y22_N6
\sdram_controller|Equal13~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Equal13~0_combout\ = (\sdram_controller|burstLengthReg\(1) & (\sdram_controller|stateCycleCount\(3) & (\sdram_controller|stateCycleCount\(1) $ (!\sdram_controller|burstLengthReg\(0))))) # (!\sdram_controller|burstLengthReg\(1) & 
-- (!\sdram_controller|stateCycleCount\(3) & (\sdram_controller|stateCycleCount\(1) $ (\sdram_controller|burstLengthReg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000100100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|burstLengthReg\(1),
	datab => \sdram_controller|stateCycleCount\(1),
	datac => \sdram_controller|stateCycleCount\(3),
	datad => \sdram_controller|burstLengthReg\(0),
	combout => \sdram_controller|Equal13~0_combout\);

-- Location: LCCOMB_X65_Y22_N12
\sdram_controller|Equal13~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Equal13~1_combout\ = (\sdram_controller|Equal13~0_combout\ & (\sdram_controller|stateCycleCount\(2) $ (((\sdram_controller|burstLengthReg\(1)) # (!\sdram_controller|burstLengthReg\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100101100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|burstLengthReg\(1),
	datab => \sdram_controller|burstLengthReg\(0),
	datac => \sdram_controller|stateCycleCount\(2),
	datad => \sdram_controller|Equal13~0_combout\,
	combout => \sdram_controller|Equal13~1_combout\);

-- Location: LCCOMB_X65_Y22_N22
\sdram_controller|Equal13~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Equal13~2_combout\ = (\sdram_controller|Equal1~2_combout\ & (\sdram_controller|Equal13~1_combout\ & (\sdram_controller|burstLengthReg\(0) $ (\sdram_controller|stateCycleCount\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|Equal1~2_combout\,
	datab => \sdram_controller|burstLengthReg\(0),
	datac => \sdram_controller|stateCycleCount\(0),
	datad => \sdram_controller|Equal13~1_combout\,
	combout => \sdram_controller|Equal13~2_combout\);

-- Location: LCCOMB_X65_Y22_N14
\sdram_controller|Equal14~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Equal14~0_combout\ = (\sdram_controller|burstLengthReg\(1) & (\sdram_controller|stateCycleCount\(3) & (!\sdram_controller|stateCycleCount\(2) & \sdram_controller|stateCycleCount\(1)))) # (!\sdram_controller|burstLengthReg\(1) & 
-- (!\sdram_controller|stateCycleCount\(3) & (\sdram_controller|stateCycleCount\(2) & !\sdram_controller|stateCycleCount\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|burstLengthReg\(1),
	datab => \sdram_controller|stateCycleCount\(3),
	datac => \sdram_controller|stateCycleCount\(2),
	datad => \sdram_controller|stateCycleCount\(1),
	combout => \sdram_controller|Equal14~0_combout\);

-- Location: LCCOMB_X65_Y22_N8
\sdram_controller|Equal14~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Equal14~1_combout\ = (\sdram_controller|Equal1~2_combout\ & (\sdram_controller|Equal14~0_combout\ & (\sdram_controller|stateCycleCount\(0) $ (!\sdram_controller|burstLengthReg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|Equal1~2_combout\,
	datab => \sdram_controller|stateCycleCount\(0),
	datac => \sdram_controller|Equal14~0_combout\,
	datad => \sdram_controller|burstLengthReg\(0),
	combout => \sdram_controller|Equal14~1_combout\);

-- Location: LCCOMB_X69_Y21_N4
\sdram_controller|Selector9~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Selector9~0_combout\ = (\sdram_controller|controllerState.SDRAM_WRITE~q\ & ((\sdram_controller|Equal13~2_combout\) # ((\sdram_controller|controllerState.SDRAM_READ~q\ & \sdram_controller|Equal14~1_combout\)))) # 
-- (!\sdram_controller|controllerState.SDRAM_WRITE~q\ & (((\sdram_controller|controllerState.SDRAM_READ~q\ & \sdram_controller|Equal14~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|controllerState.SDRAM_WRITE~q\,
	datab => \sdram_controller|Equal13~2_combout\,
	datac => \sdram_controller|controllerState.SDRAM_READ~q\,
	datad => \sdram_controller|Equal14~1_combout\,
	combout => \sdram_controller|Selector9~0_combout\);

-- Location: LCCOMB_X69_Y21_N30
\sdram_controller|Selector9~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Selector9~1_combout\ = (\sdram_controller|Equal12~2_combout\) # (((\sdram_controller|Equal1~3_combout\ & !\sdram_controller|stateCycleCount\(1))) # (!\sdram_controller|Selector9~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|Equal12~2_combout\,
	datab => \sdram_controller|Equal1~3_combout\,
	datac => \sdram_controller|Selector9~0_combout\,
	datad => \sdram_controller|stateCycleCount\(1),
	combout => \sdram_controller|Selector9~1_combout\);

-- Location: LCCOMB_X69_Y21_N18
\sdram_controller|Selector12~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Selector12~0_combout\ = (\sdram_controller|controllerState.SDRAM_AUTO_REFRESH~q\ & (\sdram_controller|Equal1~3_combout\ & !\sdram_controller|stateCycleCount\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|controllerState.SDRAM_AUTO_REFRESH~q\,
	datab => \sdram_controller|Equal1~3_combout\,
	datad => \sdram_controller|stateCycleCount\(1),
	combout => \sdram_controller|Selector12~0_combout\);

-- Location: LCCOMB_X69_Y21_N20
\sdram_controller|Selector12~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Selector12~1_combout\ = ((\sdram_controller|Selector12~0_combout\) # ((!\sdram_controller|LessThan10~5_combout\ & \sdram_controller|controllerState.SDRAM_INIT~q\))) # (!\sdram_controller|Selector9~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|Selector9~1_combout\,
	datab => \sdram_controller|LessThan10~5_combout\,
	datac => \sdram_controller|controllerState.SDRAM_INIT~q\,
	datad => \sdram_controller|Selector12~0_combout\,
	combout => \sdram_controller|Selector12~1_combout\);

-- Location: LCCOMB_X67_Y22_N26
\sdram_controller|LessThan11~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|LessThan11~2_combout\ = (((\sdram_controller|LessThan11~1_combout\) # (!\sdram_controller|LessThan10~2_combout\)) # (!\sdram_controller|readBufferEmpty~2_combout\)) # (!\sdram_controller|Equal1~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|Equal1~0_combout\,
	datab => \sdram_controller|readBufferEmpty~2_combout\,
	datac => \sdram_controller|LessThan10~2_combout\,
	datad => \sdram_controller|LessThan11~1_combout\,
	combout => \sdram_controller|LessThan11~2_combout\);

-- Location: FF_X63_Y23_N11
\sdram_controller|byteMaskReg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_generator|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sdram_controller|burstLengthReg_nxt~0_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|burstLengthReg[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|byteMaskReg\(0));

-- Location: LCCOMB_X67_Y22_N2
\sdram_controller|Selector26~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Selector26~3_combout\ = (\sdram_controller|controllerState.SDRAM_WRITE~q\ & (((\sdram_controller|LessThan11~2_combout\) # (!\sdram_controller|byteMaskReg\(0))))) # (!\sdram_controller|controllerState.SDRAM_WRITE~q\ & 
-- (!\sdram_controller|controllerState.SDRAM_READ~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000110111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|controllerState.SDRAM_WRITE~q\,
	datab => \sdram_controller|controllerState.SDRAM_READ~q\,
	datac => \sdram_controller|LessThan11~2_combout\,
	datad => \sdram_controller|byteMaskReg\(0),
	combout => \sdram_controller|Selector26~3_combout\);

-- Location: LCCOMB_X69_Y21_N0
\sdram_controller|Equal11~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Equal11~0_combout\ = (\sdram_controller|Equal1~3_combout\ & !\sdram_controller|stateCycleCount\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \sdram_controller|Equal1~3_combout\,
	datad => \sdram_controller|stateCycleCount\(1),
	combout => \sdram_controller|Equal11~0_combout\);

-- Location: LCCOMB_X66_Y22_N6
\sdram_controller|Selector9~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Selector9~2_combout\ = ((!\sdram_controller|Equal11~0_combout\ & ((!\sdram_controller|process_1~0_combout\) # (!\sdram_controller|Equal1~2_combout\)))) # (!\sdram_controller|controllerState.SDRAM_AUTO_REFRESH~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111101111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|Equal1~2_combout\,
	datab => \sdram_controller|process_1~0_combout\,
	datac => \sdram_controller|controllerState.SDRAM_AUTO_REFRESH~q\,
	datad => \sdram_controller|Equal11~0_combout\,
	combout => \sdram_controller|Selector9~2_combout\);

-- Location: LCCOMB_X66_Y22_N4
\sdram_controller|Selector9~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Selector9~4_combout\ = ((\sdram_controller|stateCycleCount\(1)) # (!\sdram_controller|Equal1~3_combout\)) # (!\sdram_controller|controllerState.SDRAM_ACTIVATE_ROW~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|controllerState.SDRAM_ACTIVATE_ROW~q\,
	datac => \sdram_controller|stateCycleCount\(1),
	datad => \sdram_controller|Equal1~3_combout\,
	combout => \sdram_controller|Selector9~4_combout\);

-- Location: LCCOMB_X69_Y21_N14
\sdram_controller|Selector9~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Selector9~3_combout\ = ((!\sdram_controller|process_1~7_combout\ & (\sdram_controller|LessThan10~5_combout\ & \sdram_controller|Equal10~2_combout\))) # (!\sdram_controller|controllerState.SDRAM_INIT~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|process_1~7_combout\,
	datab => \sdram_controller|LessThan10~5_combout\,
	datac => \sdram_controller|controllerState.SDRAM_INIT~q\,
	datad => \sdram_controller|Equal10~2_combout\,
	combout => \sdram_controller|Selector9~3_combout\);

-- Location: LCCOMB_X66_Y22_N14
\sdram_controller|Selector9~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Selector9~5_combout\ = (\sdram_controller|Selector9~2_combout\ & (\sdram_controller|Selector9~1_combout\ & (\sdram_controller|Selector9~4_combout\ & \sdram_controller|Selector9~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|Selector9~2_combout\,
	datab => \sdram_controller|Selector9~1_combout\,
	datac => \sdram_controller|Selector9~4_combout\,
	datad => \sdram_controller|Selector9~3_combout\,
	combout => \sdram_controller|Selector9~5_combout\);

-- Location: LCCOMB_X69_Y21_N22
\sdram_controller|Selector26~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Selector26~2_combout\ = (!\sdram_controller|controllerState.SDRAM_READ~q\ & !\sdram_controller|controllerState.SDRAM_WRITE~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \sdram_controller|controllerState.SDRAM_READ~q\,
	datad => \sdram_controller|controllerState.SDRAM_WRITE~q\,
	combout => \sdram_controller|Selector26~2_combout\);

-- Location: LCCOMB_X69_Y21_N28
\sdram_controller|Selector10~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Selector10~0_combout\ = (((!\sdram_controller|process_1~7_combout\ & \sdram_controller|Equal10~2_combout\)) # (!\sdram_controller|controllerState.SDRAM_INIT~q\)) # (!\sdram_controller|LessThan10~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111100111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|process_1~7_combout\,
	datab => \sdram_controller|LessThan10~5_combout\,
	datac => \sdram_controller|controllerState.SDRAM_INIT~q\,
	datad => \sdram_controller|Equal10~2_combout\,
	combout => \sdram_controller|Selector10~0_combout\);

-- Location: LCCOMB_X67_Y22_N12
\sdram_controller|Selector10~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Selector10~1_combout\ = (((!\sdram_controller|process_1~0_combout\) # (!\sdram_controller|LessThan10~2_combout\)) # (!\sdram_controller|controllerState.SDRAM_AUTO_REFRESH~q\)) # (!\sdram_controller|Equal1~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|Equal1~0_combout\,
	datab => \sdram_controller|controllerState.SDRAM_AUTO_REFRESH~q\,
	datac => \sdram_controller|LessThan10~2_combout\,
	datad => \sdram_controller|process_1~0_combout\,
	combout => \sdram_controller|Selector10~1_combout\);

-- Location: LCCOMB_X69_Y21_N10
\sdram_controller|Selector10~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Selector10~2_combout\ = (\sdram_controller|Selector10~0_combout\ & (\sdram_controller|Selector10~1_combout\ & ((\sdram_controller|Selector26~2_combout\) # (!\sdram_controller|Equal11~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|Selector26~2_combout\,
	datab => \sdram_controller|Selector10~0_combout\,
	datac => \sdram_controller|Selector10~1_combout\,
	datad => \sdram_controller|Equal11~0_combout\,
	combout => \sdram_controller|Selector10~2_combout\);

-- Location: LCCOMB_X69_Y21_N16
\sdram_controller|Selector11~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Selector11~0_combout\ = ((!\sdram_controller|Equal12~2_combout\ & (!\sdram_controller|Equal11~0_combout\ & !\sdram_controller|Equal13~2_combout\))) # (!\sdram_controller|controllerState.SDRAM_WRITE~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|Equal12~2_combout\,
	datab => \sdram_controller|Equal11~0_combout\,
	datac => \sdram_controller|controllerState.SDRAM_WRITE~q\,
	datad => \sdram_controller|Equal13~2_combout\,
	combout => \sdram_controller|Selector11~0_combout\);

-- Location: LCCOMB_X69_Y21_N26
\sdram_controller|Selector11~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Selector11~1_combout\ = (!\sdram_controller|Selector12~0_combout\ & (((\sdram_controller|Equal10~2_combout\ & \sdram_controller|LessThan10~5_combout\)) # (!\sdram_controller|controllerState.SDRAM_INIT~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|Equal10~2_combout\,
	datab => \sdram_controller|LessThan10~5_combout\,
	datac => \sdram_controller|controllerState.SDRAM_INIT~q\,
	datad => \sdram_controller|Selector12~0_combout\,
	combout => \sdram_controller|Selector11~1_combout\);

-- Location: LCCOMB_X69_Y21_N24
\sdram_controller|Selector11~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Selector11~2_combout\ = (\sdram_controller|Equal12~2_combout\ & (((\sdram_controller|Equal1~3_combout\ & !\sdram_controller|stateCycleCount\(1))))) # (!\sdram_controller|Equal12~2_combout\ & (((\sdram_controller|Equal1~3_combout\ & 
-- !\sdram_controller|stateCycleCount\(1))) # (!\sdram_controller|Equal14~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|Equal12~2_combout\,
	datab => \sdram_controller|Equal14~1_combout\,
	datac => \sdram_controller|Equal1~3_combout\,
	datad => \sdram_controller|stateCycleCount\(1),
	combout => \sdram_controller|Selector11~2_combout\);

-- Location: LCCOMB_X69_Y21_N6
\sdram_controller|Selector11~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Selector11~3_combout\ = (\sdram_controller|Selector11~0_combout\ & (\sdram_controller|Selector11~1_combout\ & ((\sdram_controller|Selector11~2_combout\) # (!\sdram_controller|controllerState.SDRAM_READ~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|controllerState.SDRAM_READ~q\,
	datab => \sdram_controller|Selector11~0_combout\,
	datac => \sdram_controller|Selector11~1_combout\,
	datad => \sdram_controller|Selector11~2_combout\,
	combout => \sdram_controller|Selector11~3_combout\);

-- Location: IOIBUF_X78_Y16_N1
\SDRAM_DATA[0]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => SDRAM_DATA(0),
	o => \SDRAM_DATA[0]~input_o\);

-- Location: LCCOMB_X65_Y22_N10
\sdram_controller|Decoder0~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Decoder0~0_combout\ = (\sdram_controller|burstLengthReg\(1) & (((!\sdram_controller|stateCycleCount\(2))) # (!\sdram_controller|stateCycleCount\(3)))) # (!\sdram_controller|burstLengthReg\(1) & (!\sdram_controller|stateCycleCount\(3) & 
-- ((\sdram_controller|burstLengthReg\(0)) # (!\sdram_controller|stateCycleCount\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101100101011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|burstLengthReg\(1),
	datab => \sdram_controller|stateCycleCount\(3),
	datac => \sdram_controller|stateCycleCount\(2),
	datad => \sdram_controller|burstLengthReg\(0),
	combout => \sdram_controller|Decoder0~0_combout\);

-- Location: LCCOMB_X65_Y22_N16
\sdram_controller|LessThan13~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|LessThan13~0_combout\ = (\sdram_controller|stateCycleCount\(2) & (!\sdram_controller|stateCycleCount\(3) & (!\sdram_controller|burstLengthReg\(1) & \sdram_controller|burstLengthReg\(0)))) # (!\sdram_controller|stateCycleCount\(2) & 
-- (\sdram_controller|stateCycleCount\(3) & (\sdram_controller|burstLengthReg\(1) & !\sdram_controller|burstLengthReg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|stateCycleCount\(2),
	datab => \sdram_controller|stateCycleCount\(3),
	datac => \sdram_controller|burstLengthReg\(1),
	datad => \sdram_controller|burstLengthReg\(0),
	combout => \sdram_controller|LessThan13~0_combout\);

-- Location: LCCOMB_X65_Y22_N2
\sdram_controller|Decoder0~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Decoder0~1_combout\ = (\s_enable~0_combout\ & (\sdram_controller|controllerState.SDRAM_READ~q\ & ((!\sdram_controller|LessThan13~0_combout\) # (!\sdram_controller|stateCycleCount\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \s_enable~0_combout\,
	datab => \sdram_controller|stateCycleCount\(1),
	datac => \sdram_controller|controllerState.SDRAM_READ~q\,
	datad => \sdram_controller|LessThan13~0_combout\,
	combout => \sdram_controller|Decoder0~1_combout\);

-- Location: LCCOMB_X65_Y22_N0
\sdram_controller|Decoder0~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Decoder0~2_combout\ = (\sdram_controller|Decoder0~0_combout\ & \sdram_controller|Decoder0~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|Decoder0~0_combout\,
	datad => \sdram_controller|Decoder0~1_combout\,
	combout => \sdram_controller|Decoder0~2_combout\);

-- Location: LCCOMB_X65_Y22_N30
\sdram_controller|Decoder0~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Decoder0~3_combout\ = (\sdram_controller|Equal1~2_combout\ & (\sdram_controller|Decoder0~2_combout\ & (!\sdram_controller|stateCycleCount\(0) & !\sdram_controller|LessThan10~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|Equal1~2_combout\,
	datab => \sdram_controller|Decoder0~2_combout\,
	datac => \sdram_controller|stateCycleCount\(0),
	datad => \sdram_controller|LessThan10~4_combout\,
	combout => \sdram_controller|Decoder0~3_combout\);

-- Location: LCCOMB_X66_Y21_N16
\sdram_controller|Decoder0~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Decoder0~5_combout\ = (\sdram_controller|stateCycleCount\(1) & (\sdram_controller|stateCycleCount\(2) & (\sdram_controller|Decoder0~3_combout\ & !\sdram_controller|stateCycleCount\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|stateCycleCount\(1),
	datab => \sdram_controller|stateCycleCount\(2),
	datac => \sdram_controller|Decoder0~3_combout\,
	datad => \sdram_controller|stateCycleCount\(3),
	combout => \sdram_controller|Decoder0~5_combout\);

-- Location: FF_X66_Y21_N9
\sdram_controller|readBuffer[3][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_generator|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \SDRAM_DATA[0]~input_o\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|readBuffer[3][0]~q\);

-- Location: LCCOMB_X67_Y21_N0
\sdram_controller|Decoder0~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Decoder0~4_combout\ = (\sdram_controller|stateCycleCount\(2) & (!\sdram_controller|stateCycleCount\(1) & (\sdram_controller|Decoder0~3_combout\ & !\sdram_controller|stateCycleCount\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|stateCycleCount\(2),
	datab => \sdram_controller|stateCycleCount\(1),
	datac => \sdram_controller|Decoder0~3_combout\,
	datad => \sdram_controller|stateCycleCount\(3),
	combout => \sdram_controller|Decoder0~4_combout\);

-- Location: FF_X65_Y21_N1
\sdram_controller|readBuffer[1][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_generator|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \SDRAM_DATA[0]~input_o\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|readBuffer[1][0]~q\);

-- Location: LCCOMB_X65_Y22_N24
\sdram_controller|Decoder0~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Decoder0~7_combout\ = (!\sdram_controller|stateCycleCount\(2) & (\sdram_controller|stateCycleCount\(3) & (\sdram_controller|Decoder0~3_combout\ & !\sdram_controller|stateCycleCount\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|stateCycleCount\(2),
	datab => \sdram_controller|stateCycleCount\(3),
	datac => \sdram_controller|Decoder0~3_combout\,
	datad => \sdram_controller|stateCycleCount\(1),
	combout => \sdram_controller|Decoder0~7_combout\);

-- Location: FF_X66_Y21_N23
\sdram_controller|readBuffer[5][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_generator|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \SDRAM_DATA[0]~input_o\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|readBuffer[5][0]~q\);

-- Location: LCCOMB_X67_Y21_N4
\sdram_controller|readBuffer[7][0]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|readBuffer[7][0]~feeder_combout\ = \SDRAM_DATA[0]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \SDRAM_DATA[0]~input_o\,
	combout => \sdram_controller|readBuffer[7][0]~feeder_combout\);

-- Location: LCCOMB_X67_Y21_N14
\sdram_controller|Decoder0~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|Decoder0~6_combout\ = (!\sdram_controller|stateCycleCount\(2) & (\sdram_controller|stateCycleCount\(1) & (\sdram_controller|Decoder0~3_combout\ & \sdram_controller|stateCycleCount\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|stateCycleCount\(2),
	datab => \sdram_controller|stateCycleCount\(1),
	datac => \sdram_controller|Decoder0~3_combout\,
	datad => \sdram_controller|stateCycleCount\(3),
	combout => \sdram_controller|Decoder0~6_combout\);

-- Location: FF_X67_Y21_N5
\sdram_controller|readBuffer[7][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_generator|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sdram_controller|readBuffer[7][0]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|readBuffer[7][0]~q\);

-- Location: LCCOMB_X66_Y21_N22
\sdram_controller|dataOut[0]~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|dataOut[0]~16_combout\ = (\sdram_controller|readBufferReadCount\(1) & ((\sdram_controller|readBufferReadCount\(0) & ((\sdram_controller|readBuffer[7][0]~q\))) # (!\sdram_controller|readBufferReadCount\(0) & 
-- (\sdram_controller|readBuffer[5][0]~q\)))) # (!\sdram_controller|readBufferReadCount\(1) & (\sdram_controller|readBufferReadCount\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|readBufferReadCount\(1),
	datab => \sdram_controller|readBufferReadCount\(0),
	datac => \sdram_controller|readBuffer[5][0]~q\,
	datad => \sdram_controller|readBuffer[7][0]~q\,
	combout => \sdram_controller|dataOut[0]~16_combout\);

-- Location: LCCOMB_X65_Y21_N0
\sdram_controller|dataOut[0]~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|dataOut[0]~17_combout\ = (\sdram_controller|readBufferReadCount\(1) & (((\sdram_controller|dataOut[0]~16_combout\)))) # (!\sdram_controller|readBufferReadCount\(1) & ((\sdram_controller|dataOut[0]~16_combout\ & 
-- (\sdram_controller|readBuffer[3][0]~q\)) # (!\sdram_controller|dataOut[0]~16_combout\ & ((\sdram_controller|readBuffer[1][0]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|readBufferReadCount\(1),
	datab => \sdram_controller|readBuffer[3][0]~q\,
	datac => \sdram_controller|readBuffer[1][0]~q\,
	datad => \sdram_controller|dataOut[0]~16_combout\,
	combout => \sdram_controller|dataOut[0]~17_combout\);

-- Location: LCCOMB_X65_Y21_N14
\receivedData[2][1]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \receivedData[2][1]~0_combout\ = (\sdram_controller|readBufferState~q\ & \sdram_controller|readBurstLengthReg\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \sdram_controller|readBufferState~q\,
	datad => \sdram_controller|readBurstLengthReg\(0),
	combout => \receivedData[2][1]~0_combout\);

-- Location: LCCOMB_X65_Y21_N26
\sdram_controller|dataOut[0]~40\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|dataOut[0]~40_combout\ = (!\sdram_controller|readBufferReadCount\(3) & (!\sdram_controller|readBufferReadCount\(5) & (\receivedData[2][1]~0_combout\ & !\sdram_controller|readBufferReadCount\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|readBufferReadCount\(3),
	datab => \sdram_controller|readBufferReadCount\(5),
	datac => \receivedData[2][1]~0_combout\,
	datad => \sdram_controller|readBufferReadCount\(2),
	combout => \sdram_controller|dataOut[0]~40_combout\);

-- Location: LCCOMB_X65_Y21_N2
\sdram_controller|dataOut[0]~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|dataOut[0]~18_combout\ = (!\sdram_controller|readBufferReadCount\(4) & (\sdram_controller|dataOut[0]~17_combout\ & \sdram_controller|dataOut[0]~40_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|readBufferReadCount\(4),
	datab => \sdram_controller|dataOut[0]~17_combout\,
	datad => \sdram_controller|dataOut[0]~40_combout\,
	combout => \sdram_controller|dataOut[0]~18_combout\);

-- Location: LCCOMB_X63_Y19_N6
\receivedData[2][0]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \receivedData[2][0]~1_combout\ = (receiveCount(1) & (\state.RECEIVE~q\ & (\s_enable~0_combout\ & !receiveCount(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => receiveCount(1),
	datab => \state.RECEIVE~q\,
	datac => \s_enable~0_combout\,
	datad => receiveCount(0),
	combout => \receivedData[2][0]~1_combout\);

-- Location: FF_X65_Y21_N25
\receivedData[2][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \sdram_controller|dataOut[0]~18_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \receivedData[2][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \receivedData[2][0]~q\);

-- Location: LCCOMB_X62_Y24_N12
\LED_Reg[0]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \LED_Reg[0]~feeder_combout\ = \receivedData[2][0]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \receivedData[2][0]~q\,
	combout => \LED_Reg[0]~feeder_combout\);

-- Location: LCCOMB_X62_Y24_N30
\LED_Reg[0]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \LED_Reg[0]~0_combout\ = (\clock_generator|altpll_component|auto_generated|wire_pll1_locked\ & (\state.HALT~q\ & (\enable~input_o\ & \clock_generator|altpll_component|auto_generated|pll_lock_sync~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \clock_generator|altpll_component|auto_generated|wire_pll1_locked\,
	datab => \state.HALT~q\,
	datac => \enable~input_o\,
	datad => \clock_generator|altpll_component|auto_generated|pll_lock_sync~q\,
	combout => \LED_Reg[0]~0_combout\);

-- Location: FF_X62_Y24_N13
\LED_Reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \LED_Reg[0]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \LED_Reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => LED_Reg(0));

-- Location: IOIBUF_X78_Y16_N8
\SDRAM_DATA[1]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => SDRAM_DATA(1),
	o => \SDRAM_DATA[1]~input_o\);

-- Location: LCCOMB_X67_Y21_N2
\sdram_controller|readBuffer[7][1]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|readBuffer[7][1]~feeder_combout\ = \SDRAM_DATA[1]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SDRAM_DATA[1]~input_o\,
	combout => \sdram_controller|readBuffer[7][1]~feeder_combout\);

-- Location: FF_X67_Y21_N3
\sdram_controller|readBuffer[7][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_generator|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sdram_controller|readBuffer[7][1]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|readBuffer[7][1]~q\);

-- Location: FF_X66_Y21_N1
\sdram_controller|readBuffer[3][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_generator|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \SDRAM_DATA[1]~input_o\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|readBuffer[3][1]~q\);

-- Location: FF_X67_Y21_N25
\sdram_controller|readBuffer[1][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_generator|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \SDRAM_DATA[1]~input_o\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|readBuffer[1][1]~q\);

-- Location: LCCOMB_X66_Y21_N14
\sdram_controller|readBuffer[5][1]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|readBuffer[5][1]~feeder_combout\ = \SDRAM_DATA[1]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SDRAM_DATA[1]~input_o\,
	combout => \sdram_controller|readBuffer[5][1]~feeder_combout\);

-- Location: FF_X66_Y21_N15
\sdram_controller|readBuffer[5][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_generator|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sdram_controller|readBuffer[5][1]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|readBuffer[5][1]~q\);

-- Location: LCCOMB_X67_Y21_N24
\sdram_controller|dataOut[1]~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|dataOut[1]~19_combout\ = (\sdram_controller|readBufferReadCount\(0) & (\sdram_controller|readBufferReadCount\(1))) # (!\sdram_controller|readBufferReadCount\(0) & ((\sdram_controller|readBufferReadCount\(1) & 
-- ((\sdram_controller|readBuffer[5][1]~q\))) # (!\sdram_controller|readBufferReadCount\(1) & (\sdram_controller|readBuffer[1][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|readBufferReadCount\(0),
	datab => \sdram_controller|readBufferReadCount\(1),
	datac => \sdram_controller|readBuffer[1][1]~q\,
	datad => \sdram_controller|readBuffer[5][1]~q\,
	combout => \sdram_controller|dataOut[1]~19_combout\);

-- Location: LCCOMB_X66_Y21_N0
\sdram_controller|dataOut[1]~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|dataOut[1]~20_combout\ = (\sdram_controller|readBufferReadCount\(0) & ((\sdram_controller|dataOut[1]~19_combout\ & (\sdram_controller|readBuffer[7][1]~q\)) # (!\sdram_controller|dataOut[1]~19_combout\ & 
-- ((\sdram_controller|readBuffer[3][1]~q\))))) # (!\sdram_controller|readBufferReadCount\(0) & (((\sdram_controller|dataOut[1]~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|readBuffer[7][1]~q\,
	datab => \sdram_controller|readBufferReadCount\(0),
	datac => \sdram_controller|readBuffer[3][1]~q\,
	datad => \sdram_controller|dataOut[1]~19_combout\,
	combout => \sdram_controller|dataOut[1]~20_combout\);

-- Location: LCCOMB_X65_Y21_N4
\sdram_controller|dataOut[1]~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|dataOut[1]~21_combout\ = (\sdram_controller|dataOut[6]~14_combout\ & (\receivedData[2][1]~0_combout\ & (\sdram_controller|dataOut[1]~20_combout\ & \sdram_controller|dataOut[5]~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|dataOut[6]~14_combout\,
	datab => \receivedData[2][1]~0_combout\,
	datac => \sdram_controller|dataOut[1]~20_combout\,
	datad => \sdram_controller|dataOut[5]~15_combout\,
	combout => \sdram_controller|dataOut[1]~21_combout\);

-- Location: FF_X65_Y21_N15
\receivedData[2][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \sdram_controller|dataOut[1]~21_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \receivedData[2][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \receivedData[2][1]~q\);

-- Location: LCCOMB_X62_Y24_N14
\LED_Reg[1]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \LED_Reg[1]~feeder_combout\ = \receivedData[2][1]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \receivedData[2][1]~q\,
	combout => \LED_Reg[1]~feeder_combout\);

-- Location: FF_X62_Y24_N15
\LED_Reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \LED_Reg[1]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \LED_Reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => LED_Reg(1));

-- Location: LCCOMB_X65_Y21_N16
\sdram_controller|dataOut[2]~41\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|dataOut[2]~41_combout\ = (!\sdram_controller|readBufferReadCount\(4) & (\receivedData[2][1]~0_combout\ & (!\sdram_controller|readBufferReadCount\(5) & !\sdram_controller|readBufferReadCount\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|readBufferReadCount\(4),
	datab => \receivedData[2][1]~0_combout\,
	datac => \sdram_controller|readBufferReadCount\(5),
	datad => \sdram_controller|readBufferReadCount\(2),
	combout => \sdram_controller|dataOut[2]~41_combout\);

-- Location: IOIBUF_X78_Y3_N1
\SDRAM_DATA[2]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => SDRAM_DATA(2),
	o => \SDRAM_DATA[2]~input_o\);

-- Location: LCCOMB_X66_Y21_N20
\sdram_controller|readBuffer[5][2]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|readBuffer[5][2]~feeder_combout\ = \SDRAM_DATA[2]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \SDRAM_DATA[2]~input_o\,
	combout => \sdram_controller|readBuffer[5][2]~feeder_combout\);

-- Location: FF_X66_Y21_N21
\sdram_controller|readBuffer[5][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_generator|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sdram_controller|readBuffer[5][2]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|readBuffer[5][2]~q\);

-- Location: FF_X67_Y21_N27
\sdram_controller|readBuffer[1][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_generator|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \SDRAM_DATA[2]~input_o\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|readBuffer[1][2]~q\);

-- Location: FF_X67_Y21_N13
\sdram_controller|readBuffer[7][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_generator|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \SDRAM_DATA[2]~input_o\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|readBuffer[7][2]~q\);

-- Location: LCCOMB_X66_Y21_N10
\sdram_controller|readBuffer[3][2]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|readBuffer[3][2]~feeder_combout\ = \SDRAM_DATA[2]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \SDRAM_DATA[2]~input_o\,
	combout => \sdram_controller|readBuffer[3][2]~feeder_combout\);

-- Location: FF_X66_Y21_N11
\sdram_controller|readBuffer[3][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_generator|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sdram_controller|readBuffer[3][2]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|readBuffer[3][2]~q\);

-- Location: LCCOMB_X67_Y21_N12
\sdram_controller|dataOut[2]~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|dataOut[2]~22_combout\ = (\sdram_controller|readBufferReadCount\(0) & ((\sdram_controller|readBufferReadCount\(1) & (\sdram_controller|readBuffer[7][2]~q\)) # (!\sdram_controller|readBufferReadCount\(1) & 
-- ((\sdram_controller|readBuffer[3][2]~q\))))) # (!\sdram_controller|readBufferReadCount\(0) & (\sdram_controller|readBufferReadCount\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|readBufferReadCount\(0),
	datab => \sdram_controller|readBufferReadCount\(1),
	datac => \sdram_controller|readBuffer[7][2]~q\,
	datad => \sdram_controller|readBuffer[3][2]~q\,
	combout => \sdram_controller|dataOut[2]~22_combout\);

-- Location: LCCOMB_X67_Y21_N26
\sdram_controller|dataOut[2]~23\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|dataOut[2]~23_combout\ = (\sdram_controller|readBufferReadCount\(0) & (((\sdram_controller|dataOut[2]~22_combout\)))) # (!\sdram_controller|readBufferReadCount\(0) & ((\sdram_controller|dataOut[2]~22_combout\ & 
-- (\sdram_controller|readBuffer[5][2]~q\)) # (!\sdram_controller|dataOut[2]~22_combout\ & ((\sdram_controller|readBuffer[1][2]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|readBufferReadCount\(0),
	datab => \sdram_controller|readBuffer[5][2]~q\,
	datac => \sdram_controller|readBuffer[1][2]~q\,
	datad => \sdram_controller|dataOut[2]~22_combout\,
	combout => \sdram_controller|dataOut[2]~23_combout\);

-- Location: LCCOMB_X65_Y21_N24
\sdram_controller|dataOut[2]~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|dataOut[2]~24_combout\ = (\sdram_controller|dataOut[2]~41_combout\ & (\sdram_controller|dataOut[2]~23_combout\ & !\sdram_controller|readBufferReadCount\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|dataOut[2]~41_combout\,
	datab => \sdram_controller|dataOut[2]~23_combout\,
	datad => \sdram_controller|readBufferReadCount\(3),
	combout => \sdram_controller|dataOut[2]~24_combout\);

-- Location: LCCOMB_X65_Y21_N12
\receivedData[2][2]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \receivedData[2][2]~feeder_combout\ = \sdram_controller|dataOut[2]~24_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|dataOut[2]~24_combout\,
	combout => \receivedData[2][2]~feeder_combout\);

-- Location: FF_X65_Y21_N13
\receivedData[2][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \receivedData[2][2]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \receivedData[2][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \receivedData[2][2]~q\);

-- Location: LCCOMB_X62_Y24_N4
\LED_Reg[2]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \LED_Reg[2]~feeder_combout\ = \receivedData[2][2]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \receivedData[2][2]~q\,
	combout => \LED_Reg[2]~feeder_combout\);

-- Location: FF_X62_Y24_N5
\LED_Reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \LED_Reg[2]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \LED_Reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => LED_Reg(2));

-- Location: IOIBUF_X78_Y3_N8
\SDRAM_DATA[3]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => SDRAM_DATA(3),
	o => \SDRAM_DATA[3]~input_o\);

-- Location: LCCOMB_X67_Y21_N22
\sdram_controller|readBuffer[7][3]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|readBuffer[7][3]~feeder_combout\ = \SDRAM_DATA[3]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \SDRAM_DATA[3]~input_o\,
	combout => \sdram_controller|readBuffer[7][3]~feeder_combout\);

-- Location: FF_X67_Y21_N23
\sdram_controller|readBuffer[7][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_generator|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sdram_controller|readBuffer[7][3]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|readBuffer[7][3]~q\);

-- Location: FF_X66_Y21_N5
\sdram_controller|readBuffer[3][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_generator|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \SDRAM_DATA[3]~input_o\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|readBuffer[3][3]~q\);

-- Location: FF_X66_Y21_N7
\sdram_controller|readBuffer[5][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_generator|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \SDRAM_DATA[3]~input_o\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|readBuffer[5][3]~q\);

-- Location: LCCOMB_X67_Y21_N16
\sdram_controller|readBuffer[1][3]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|readBuffer[1][3]~feeder_combout\ = \SDRAM_DATA[3]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \SDRAM_DATA[3]~input_o\,
	combout => \sdram_controller|readBuffer[1][3]~feeder_combout\);

-- Location: FF_X67_Y21_N17
\sdram_controller|readBuffer[1][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_generator|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sdram_controller|readBuffer[1][3]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|readBuffer[1][3]~q\);

-- Location: LCCOMB_X66_Y21_N6
\sdram_controller|dataOut[3]~25\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|dataOut[3]~25_combout\ = (\sdram_controller|readBufferReadCount\(1) & ((\sdram_controller|readBufferReadCount\(0)) # ((\sdram_controller|readBuffer[5][3]~q\)))) # (!\sdram_controller|readBufferReadCount\(1) & 
-- (!\sdram_controller|readBufferReadCount\(0) & ((\sdram_controller|readBuffer[1][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|readBufferReadCount\(1),
	datab => \sdram_controller|readBufferReadCount\(0),
	datac => \sdram_controller|readBuffer[5][3]~q\,
	datad => \sdram_controller|readBuffer[1][3]~q\,
	combout => \sdram_controller|dataOut[3]~25_combout\);

-- Location: LCCOMB_X66_Y21_N4
\sdram_controller|dataOut[3]~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|dataOut[3]~26_combout\ = (\sdram_controller|readBufferReadCount\(0) & ((\sdram_controller|dataOut[3]~25_combout\ & (\sdram_controller|readBuffer[7][3]~q\)) # (!\sdram_controller|dataOut[3]~25_combout\ & 
-- ((\sdram_controller|readBuffer[3][3]~q\))))) # (!\sdram_controller|readBufferReadCount\(0) & (((\sdram_controller|dataOut[3]~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|readBufferReadCount\(0),
	datab => \sdram_controller|readBuffer[7][3]~q\,
	datac => \sdram_controller|readBuffer[3][3]~q\,
	datad => \sdram_controller|dataOut[3]~25_combout\,
	combout => \sdram_controller|dataOut[3]~26_combout\);

-- Location: LCCOMB_X66_Y21_N8
\sdram_controller|dataOut[3]~27\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|dataOut[3]~27_combout\ = (\sdram_controller|dataOut[3]~26_combout\ & (!\sdram_controller|readBufferReadCount\(3) & !\sdram_controller|readBufferReadCount\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|dataOut[3]~26_combout\,
	datab => \sdram_controller|readBufferReadCount\(3),
	datad => \sdram_controller|readBufferReadCount\(2),
	combout => \sdram_controller|dataOut[3]~27_combout\);

-- Location: LCCOMB_X65_Y21_N22
\sdram_controller|dataOut[3]~28\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|dataOut[3]~28_combout\ = (!\sdram_controller|readBufferReadCount\(5) & (\sdram_controller|dataOut[3]~27_combout\ & (\receivedData[2][1]~0_combout\ & !\sdram_controller|readBufferReadCount\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|readBufferReadCount\(5),
	datab => \sdram_controller|dataOut[3]~27_combout\,
	datac => \receivedData[2][1]~0_combout\,
	datad => \sdram_controller|readBufferReadCount\(4),
	combout => \sdram_controller|dataOut[3]~28_combout\);

-- Location: LCCOMB_X64_Y21_N0
\receivedData[2][3]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \receivedData[2][3]~feeder_combout\ = \sdram_controller|dataOut[3]~28_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \sdram_controller|dataOut[3]~28_combout\,
	combout => \receivedData[2][3]~feeder_combout\);

-- Location: FF_X64_Y21_N1
\receivedData[2][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \receivedData[2][3]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \receivedData[2][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \receivedData[2][3]~q\);

-- Location: LCCOMB_X62_Y24_N6
\LED_Reg[3]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \LED_Reg[3]~feeder_combout\ = \receivedData[2][3]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \receivedData[2][3]~q\,
	combout => \LED_Reg[3]~feeder_combout\);

-- Location: FF_X62_Y24_N7
\LED_Reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \LED_Reg[3]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \LED_Reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => LED_Reg(3));

-- Location: IOIBUF_X78_Y15_N8
\SDRAM_DATA[4]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => SDRAM_DATA(4),
	o => \SDRAM_DATA[4]~input_o\);

-- Location: LCCOMB_X66_Y21_N24
\sdram_controller|readBuffer[3][4]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|readBuffer[3][4]~feeder_combout\ = \SDRAM_DATA[4]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SDRAM_DATA[4]~input_o\,
	combout => \sdram_controller|readBuffer[3][4]~feeder_combout\);

-- Location: FF_X66_Y21_N25
\sdram_controller|readBuffer[3][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_generator|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sdram_controller|readBuffer[3][4]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|readBuffer[3][4]~q\);

-- Location: FF_X65_Y21_N29
\sdram_controller|readBuffer[1][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_generator|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \SDRAM_DATA[4]~input_o\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|readBuffer[1][4]~q\);

-- Location: FF_X66_Y21_N27
\sdram_controller|readBuffer[5][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_generator|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \SDRAM_DATA[4]~input_o\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|readBuffer[5][4]~q\);

-- Location: LCCOMB_X67_Y21_N18
\sdram_controller|readBuffer[7][4]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|readBuffer[7][4]~feeder_combout\ = \SDRAM_DATA[4]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SDRAM_DATA[4]~input_o\,
	combout => \sdram_controller|readBuffer[7][4]~feeder_combout\);

-- Location: FF_X67_Y21_N19
\sdram_controller|readBuffer[7][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_generator|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sdram_controller|readBuffer[7][4]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|readBuffer[7][4]~q\);

-- Location: LCCOMB_X66_Y21_N26
\sdram_controller|dataOut[4]~29\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|dataOut[4]~29_combout\ = (\sdram_controller|readBufferReadCount\(1) & ((\sdram_controller|readBufferReadCount\(0) & ((\sdram_controller|readBuffer[7][4]~q\))) # (!\sdram_controller|readBufferReadCount\(0) & 
-- (\sdram_controller|readBuffer[5][4]~q\)))) # (!\sdram_controller|readBufferReadCount\(1) & (\sdram_controller|readBufferReadCount\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|readBufferReadCount\(1),
	datab => \sdram_controller|readBufferReadCount\(0),
	datac => \sdram_controller|readBuffer[5][4]~q\,
	datad => \sdram_controller|readBuffer[7][4]~q\,
	combout => \sdram_controller|dataOut[4]~29_combout\);

-- Location: LCCOMB_X65_Y21_N28
\sdram_controller|dataOut[4]~30\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|dataOut[4]~30_combout\ = (\sdram_controller|readBufferReadCount\(1) & (((\sdram_controller|dataOut[4]~29_combout\)))) # (!\sdram_controller|readBufferReadCount\(1) & ((\sdram_controller|dataOut[4]~29_combout\ & 
-- (\sdram_controller|readBuffer[3][4]~q\)) # (!\sdram_controller|dataOut[4]~29_combout\ & ((\sdram_controller|readBuffer[1][4]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|readBufferReadCount\(1),
	datab => \sdram_controller|readBuffer[3][4]~q\,
	datac => \sdram_controller|readBuffer[1][4]~q\,
	datad => \sdram_controller|dataOut[4]~29_combout\,
	combout => \sdram_controller|dataOut[4]~30_combout\);

-- Location: LCCOMB_X65_Y21_N10
\sdram_controller|dataOut[4]~31\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|dataOut[4]~31_combout\ = (\sdram_controller|dataOut[4]~30_combout\ & (\sdram_controller|dataOut[5]~15_combout\ & (\sdram_controller|dataOut[6]~14_combout\ & \receivedData[2][1]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|dataOut[4]~30_combout\,
	datab => \sdram_controller|dataOut[5]~15_combout\,
	datac => \sdram_controller|dataOut[6]~14_combout\,
	datad => \receivedData[2][1]~0_combout\,
	combout => \sdram_controller|dataOut[4]~31_combout\);

-- Location: LCCOMB_X62_Y21_N16
\receivedData[2][4]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \receivedData[2][4]~feeder_combout\ = \sdram_controller|dataOut[4]~31_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \sdram_controller|dataOut[4]~31_combout\,
	combout => \receivedData[2][4]~feeder_combout\);

-- Location: FF_X62_Y21_N17
\receivedData[2][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \receivedData[2][4]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \receivedData[2][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \receivedData[2][4]~q\);

-- Location: LCCOMB_X62_Y24_N24
\LED_Reg[4]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \LED_Reg[4]~feeder_combout\ = \receivedData[2][4]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \receivedData[2][4]~q\,
	combout => \LED_Reg[4]~feeder_combout\);

-- Location: FF_X62_Y24_N25
\LED_Reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \LED_Reg[4]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \LED_Reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => LED_Reg(4));

-- Location: LCCOMB_X64_Y21_N2
\sdram_controller|dataOut[5]~42\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|dataOut[5]~42_combout\ = (!\sdram_controller|readBufferReadCount\(3) & (!\sdram_controller|readBufferReadCount\(5) & (!\sdram_controller|readBufferReadCount\(4) & !\sdram_controller|readBufferReadCount\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|readBufferReadCount\(3),
	datab => \sdram_controller|readBufferReadCount\(5),
	datac => \sdram_controller|readBufferReadCount\(4),
	datad => \sdram_controller|readBufferReadCount\(2),
	combout => \sdram_controller|dataOut[5]~42_combout\);

-- Location: IOIBUF_X78_Y15_N1
\SDRAM_DATA[5]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => SDRAM_DATA(5),
	o => \SDRAM_DATA[5]~input_o\);

-- Location: FF_X67_Y21_N11
\sdram_controller|readBuffer[1][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_generator|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \SDRAM_DATA[5]~input_o\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|readBuffer[1][5]~q\);

-- Location: LCCOMB_X66_Y21_N12
\sdram_controller|readBuffer[5][5]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|readBuffer[5][5]~feeder_combout\ = \SDRAM_DATA[5]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \SDRAM_DATA[5]~input_o\,
	combout => \sdram_controller|readBuffer[5][5]~feeder_combout\);

-- Location: FF_X66_Y21_N13
\sdram_controller|readBuffer[5][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_generator|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sdram_controller|readBuffer[5][5]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|readBuffer[5][5]~q\);

-- Location: LCCOMB_X67_Y21_N10
\sdram_controller|dataOut[5]~32\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|dataOut[5]~32_combout\ = (\sdram_controller|readBufferReadCount\(0) & (!\sdram_controller|readBufferReadCount\(1))) # (!\sdram_controller|readBufferReadCount\(0) & ((\sdram_controller|readBufferReadCount\(1) & 
-- ((\sdram_controller|readBuffer[5][5]~q\))) # (!\sdram_controller|readBufferReadCount\(1) & (\sdram_controller|readBuffer[1][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|readBufferReadCount\(0),
	datab => \sdram_controller|readBufferReadCount\(1),
	datac => \sdram_controller|readBuffer[1][5]~q\,
	datad => \sdram_controller|readBuffer[5][5]~q\,
	combout => \sdram_controller|dataOut[5]~32_combout\);

-- Location: FF_X67_Y21_N29
\sdram_controller|readBuffer[7][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_generator|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \SDRAM_DATA[5]~input_o\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|readBuffer[7][5]~q\);

-- Location: FF_X69_Y21_N19
\sdram_controller|readBuffer[3][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_generator|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \SDRAM_DATA[5]~input_o\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|readBuffer[3][5]~q\);

-- Location: LCCOMB_X67_Y21_N28
\sdram_controller|dataOut[5]~33\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|dataOut[5]~33_combout\ = (\sdram_controller|dataOut[5]~32_combout\ & (((\sdram_controller|readBuffer[3][5]~q\)) # (!\sdram_controller|readBufferReadCount\(0)))) # (!\sdram_controller|dataOut[5]~32_combout\ & 
-- (\sdram_controller|readBufferReadCount\(0) & (\sdram_controller|readBuffer[7][5]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|dataOut[5]~32_combout\,
	datab => \sdram_controller|readBufferReadCount\(0),
	datac => \sdram_controller|readBuffer[7][5]~q\,
	datad => \sdram_controller|readBuffer[3][5]~q\,
	combout => \sdram_controller|dataOut[5]~33_combout\);

-- Location: LCCOMB_X63_Y21_N24
\sdram_controller|dataOut[5]~43\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|dataOut[5]~43_combout\ = (\sdram_controller|dataOut[5]~42_combout\ & (\sdram_controller|readBufferState~q\ & (\sdram_controller|dataOut[5]~33_combout\ & \sdram_controller|readBurstLengthReg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|dataOut[5]~42_combout\,
	datab => \sdram_controller|readBufferState~q\,
	datac => \sdram_controller|dataOut[5]~33_combout\,
	datad => \sdram_controller|readBurstLengthReg\(0),
	combout => \sdram_controller|dataOut[5]~43_combout\);

-- Location: LCCOMB_X62_Y21_N2
\receivedData[2][5]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \receivedData[2][5]~feeder_combout\ = \sdram_controller|dataOut[5]~43_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sdram_controller|dataOut[5]~43_combout\,
	combout => \receivedData[2][5]~feeder_combout\);

-- Location: FF_X62_Y21_N3
\receivedData[2][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \receivedData[2][5]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \receivedData[2][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \receivedData[2][5]~q\);

-- Location: LCCOMB_X62_Y24_N26
\LED_Reg[5]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \LED_Reg[5]~feeder_combout\ = \receivedData[2][5]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \receivedData[2][5]~q\,
	combout => \LED_Reg[5]~feeder_combout\);

-- Location: FF_X62_Y24_N27
\LED_Reg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \LED_Reg[5]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \LED_Reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => LED_Reg(5));

-- Location: LCCOMB_X65_Y21_N20
\sdram_controller|dataOut[6]~34\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|dataOut[6]~34_combout\ = (!\sdram_controller|readBufferReadCount\(3) & (!\sdram_controller|readBufferReadCount\(2) & (!\sdram_controller|readBufferReadCount\(5) & !\sdram_controller|readBufferReadCount\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|readBufferReadCount\(3),
	datab => \sdram_controller|readBufferReadCount\(2),
	datac => \sdram_controller|readBufferReadCount\(5),
	datad => \sdram_controller|readBufferReadCount\(4),
	combout => \sdram_controller|dataOut[6]~34_combout\);

-- Location: IOIBUF_X78_Y16_N15
\SDRAM_DATA[6]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => SDRAM_DATA(6),
	o => \SDRAM_DATA[6]~input_o\);

-- Location: LCCOMB_X67_Y21_N20
\sdram_controller|readBuffer[7][6]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|readBuffer[7][6]~feeder_combout\ = \SDRAM_DATA[6]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SDRAM_DATA[6]~input_o\,
	combout => \sdram_controller|readBuffer[7][6]~feeder_combout\);

-- Location: FF_X67_Y21_N21
\sdram_controller|readBuffer[7][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_generator|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sdram_controller|readBuffer[7][6]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|readBuffer[7][6]~q\);

-- Location: FF_X67_Y21_N31
\sdram_controller|readBuffer[1][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_generator|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \SDRAM_DATA[6]~input_o\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|readBuffer[1][6]~q\);

-- Location: LCCOMB_X69_Y21_N2
\sdram_controller|readBuffer[3][6]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|readBuffer[3][6]~feeder_combout\ = \SDRAM_DATA[6]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \SDRAM_DATA[6]~input_o\,
	combout => \sdram_controller|readBuffer[3][6]~feeder_combout\);

-- Location: FF_X69_Y21_N3
\sdram_controller|readBuffer[3][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_generator|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sdram_controller|readBuffer[3][6]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|readBuffer[3][6]~q\);

-- Location: LCCOMB_X67_Y21_N30
\sdram_controller|dataOut[6]~35\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|dataOut[6]~35_combout\ = (\sdram_controller|readBufferReadCount\(0) & ((\sdram_controller|readBufferReadCount\(1)) # ((\sdram_controller|readBuffer[3][6]~q\)))) # (!\sdram_controller|readBufferReadCount\(0) & 
-- (!\sdram_controller|readBufferReadCount\(1) & (\sdram_controller|readBuffer[1][6]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|readBufferReadCount\(0),
	datab => \sdram_controller|readBufferReadCount\(1),
	datac => \sdram_controller|readBuffer[1][6]~q\,
	datad => \sdram_controller|readBuffer[3][6]~q\,
	combout => \sdram_controller|dataOut[6]~35_combout\);

-- Location: LCCOMB_X69_Y21_N12
\sdram_controller|readBuffer[5][6]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|readBuffer[5][6]~feeder_combout\ = \SDRAM_DATA[6]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \SDRAM_DATA[6]~input_o\,
	combout => \sdram_controller|readBuffer[5][6]~feeder_combout\);

-- Location: FF_X69_Y21_N13
\sdram_controller|readBuffer[5][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_generator|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sdram_controller|readBuffer[5][6]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|readBuffer[5][6]~q\);

-- Location: LCCOMB_X66_Y21_N30
\sdram_controller|dataOut[6]~36\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|dataOut[6]~36_combout\ = (\sdram_controller|readBufferReadCount\(1) & ((\sdram_controller|dataOut[6]~35_combout\ & (\sdram_controller|readBuffer[7][6]~q\)) # (!\sdram_controller|dataOut[6]~35_combout\ & 
-- ((\sdram_controller|readBuffer[5][6]~q\))))) # (!\sdram_controller|readBufferReadCount\(1) & (((\sdram_controller|dataOut[6]~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|readBufferReadCount\(1),
	datab => \sdram_controller|readBuffer[7][6]~q\,
	datac => \sdram_controller|dataOut[6]~35_combout\,
	datad => \sdram_controller|readBuffer[5][6]~q\,
	combout => \sdram_controller|dataOut[6]~36_combout\);

-- Location: LCCOMB_X65_Y21_N6
\sdram_controller|dataOut[6]~44\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|dataOut[6]~44_combout\ = (\sdram_controller|dataOut[6]~34_combout\ & (\sdram_controller|readBurstLengthReg\(0) & (\sdram_controller|dataOut[6]~36_combout\ & \sdram_controller|readBufferState~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|dataOut[6]~34_combout\,
	datab => \sdram_controller|readBurstLengthReg\(0),
	datac => \sdram_controller|dataOut[6]~36_combout\,
	datad => \sdram_controller|readBufferState~q\,
	combout => \sdram_controller|dataOut[6]~44_combout\);

-- Location: LCCOMB_X65_Y21_N30
\receivedData[2][6]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \receivedData[2][6]~feeder_combout\ = \sdram_controller|dataOut[6]~44_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \sdram_controller|dataOut[6]~44_combout\,
	combout => \receivedData[2][6]~feeder_combout\);

-- Location: FF_X65_Y21_N31
\receivedData[2][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \receivedData[2][6]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \receivedData[2][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \receivedData[2][6]~q\);

-- Location: LCCOMB_X66_Y20_N0
\LED_Reg[6]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \LED_Reg[6]~feeder_combout\ = \receivedData[2][6]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \receivedData[2][6]~q\,
	combout => \LED_Reg[6]~feeder_combout\);

-- Location: FF_X66_Y20_N1
\LED_Reg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \LED_Reg[6]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \LED_Reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => LED_Reg(6));

-- Location: IOIBUF_X78_Y17_N8
\SDRAM_DATA[7]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => SDRAM_DATA(7),
	o => \SDRAM_DATA[7]~input_o\);

-- Location: LCCOMB_X67_Y21_N8
\sdram_controller|readBuffer[7][7]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|readBuffer[7][7]~feeder_combout\ = \SDRAM_DATA[7]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \SDRAM_DATA[7]~input_o\,
	combout => \sdram_controller|readBuffer[7][7]~feeder_combout\);

-- Location: FF_X67_Y21_N9
\sdram_controller|readBuffer[7][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_generator|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sdram_controller|readBuffer[7][7]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|readBuffer[7][7]~q\);

-- Location: FF_X66_Y21_N29
\sdram_controller|readBuffer[3][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_generator|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \SDRAM_DATA[7]~input_o\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|readBuffer[3][7]~q\);

-- Location: FF_X66_Y21_N3
\sdram_controller|readBuffer[5][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_generator|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \SDRAM_DATA[7]~input_o\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \sdram_controller|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|readBuffer[5][7]~q\);

-- Location: LCCOMB_X67_Y21_N6
\sdram_controller|readBuffer[1][7]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|readBuffer[1][7]~feeder_combout\ = \SDRAM_DATA[7]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \SDRAM_DATA[7]~input_o\,
	combout => \sdram_controller|readBuffer[1][7]~feeder_combout\);

-- Location: FF_X67_Y21_N7
\sdram_controller|readBuffer[1][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_generator|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sdram_controller|readBuffer[1][7]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \sdram_controller|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_controller|readBuffer[1][7]~q\);

-- Location: LCCOMB_X66_Y21_N2
\sdram_controller|dataOut[7]~37\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|dataOut[7]~37_combout\ = (\sdram_controller|readBufferReadCount\(1) & ((\sdram_controller|readBufferReadCount\(0)) # ((\sdram_controller|readBuffer[5][7]~q\)))) # (!\sdram_controller|readBufferReadCount\(1) & 
-- (!\sdram_controller|readBufferReadCount\(0) & ((\sdram_controller|readBuffer[1][7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|readBufferReadCount\(1),
	datab => \sdram_controller|readBufferReadCount\(0),
	datac => \sdram_controller|readBuffer[5][7]~q\,
	datad => \sdram_controller|readBuffer[1][7]~q\,
	combout => \sdram_controller|dataOut[7]~37_combout\);

-- Location: LCCOMB_X66_Y21_N28
\sdram_controller|dataOut[7]~38\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|dataOut[7]~38_combout\ = (\sdram_controller|readBufferReadCount\(0) & ((\sdram_controller|dataOut[7]~37_combout\ & (\sdram_controller|readBuffer[7][7]~q\)) # (!\sdram_controller|dataOut[7]~37_combout\ & 
-- ((\sdram_controller|readBuffer[3][7]~q\))))) # (!\sdram_controller|readBufferReadCount\(0) & (((\sdram_controller|dataOut[7]~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|readBufferReadCount\(0),
	datab => \sdram_controller|readBuffer[7][7]~q\,
	datac => \sdram_controller|readBuffer[3][7]~q\,
	datad => \sdram_controller|dataOut[7]~37_combout\,
	combout => \sdram_controller|dataOut[7]~38_combout\);

-- Location: LCCOMB_X63_Y21_N2
\sdram_controller|dataOut[7]~39\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sdram_controller|dataOut[7]~39_combout\ = (\sdram_controller|dataOut[5]~15_combout\ & (\sdram_controller|dataOut[6]~14_combout\ & (\receivedData[2][1]~0_combout\ & \sdram_controller|dataOut[7]~38_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_controller|dataOut[5]~15_combout\,
	datab => \sdram_controller|dataOut[6]~14_combout\,
	datac => \receivedData[2][1]~0_combout\,
	datad => \sdram_controller|dataOut[7]~38_combout\,
	combout => \sdram_controller|dataOut[7]~39_combout\);

-- Location: LCCOMB_X62_Y21_N4
\receivedData[2][7]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \receivedData[2][7]~feeder_combout\ = \sdram_controller|dataOut[7]~39_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \sdram_controller|dataOut[7]~39_combout\,
	combout => \receivedData[2][7]~feeder_combout\);

-- Location: FF_X62_Y21_N5
\receivedData[2][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \receivedData[2][7]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \receivedData[2][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \receivedData[2][7]~q\);

-- Location: LCCOMB_X62_Y24_N16
\LED_Reg[7]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \LED_Reg[7]~feeder_combout\ = \receivedData[2][7]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \receivedData[2][7]~q\,
	combout => \LED_Reg[7]~feeder_combout\);

-- Location: FF_X62_Y24_N17
\LED_Reg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \LED_Reg[7]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \LED_Reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => LED_Reg(7));

-- Location: IOIBUF_X78_Y23_N8
\SDRAM_DATA[8]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => SDRAM_DATA(8),
	o => \SDRAM_DATA[8]~input_o\);

-- Location: IOIBUF_X78_Y30_N8
\SDRAM_DATA[9]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => SDRAM_DATA(9),
	o => \SDRAM_DATA[9]~input_o\);

-- Location: IOIBUF_X78_Y29_N1
\SDRAM_DATA[10]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => SDRAM_DATA(10),
	o => \SDRAM_DATA[10]~input_o\);

-- Location: IOIBUF_X78_Y29_N8
\SDRAM_DATA[11]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => SDRAM_DATA(11),
	o => \SDRAM_DATA[11]~input_o\);

-- Location: IOIBUF_X78_Y31_N8
\SDRAM_DATA[12]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => SDRAM_DATA(12),
	o => \SDRAM_DATA[12]~input_o\);

-- Location: IOIBUF_X78_Y31_N22
\SDRAM_DATA[13]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => SDRAM_DATA(13),
	o => \SDRAM_DATA[13]~input_o\);

-- Location: IOIBUF_X78_Y31_N15
\SDRAM_DATA[14]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => SDRAM_DATA(14),
	o => \SDRAM_DATA[14]~input_o\);

-- Location: IOIBUF_X78_Y31_N1
\SDRAM_DATA[15]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => SDRAM_DATA(15),
	o => \SDRAM_DATA[15]~input_o\);

-- Location: UNVM_X0_Y40_N40
\~QUARTUS_CREATED_UNVM~\ : fiftyfivenm_unvm
-- pragma translate_off
GENERIC MAP (
	addr_range1_end_addr => -1,
	addr_range1_offset => -1,
	addr_range2_end_addr => -1,
	addr_range2_offset => -1,
	addr_range3_offset => -1,
	is_compressed_image => "false",
	is_dual_boot => "false",
	is_eram_skip => "false",
	max_ufm_valid_addr => -1,
	max_valid_addr => -1,
	min_ufm_valid_addr => -1,
	min_valid_addr => -1,
	part_name => "quartus_created_unvm",
	reserve_block => "true")
-- pragma translate_on
PORT MAP (
	nosc_ena => \~QUARTUS_CREATED_GND~I_combout\,
	xe_ye => \~QUARTUS_CREATED_GND~I_combout\,
	se => \~QUARTUS_CREATED_GND~I_combout\,
	busy => \~QUARTUS_CREATED_UNVM~~busy\);

-- Location: ADCBLOCK_X43_Y52_N0
\~QUARTUS_CREATED_ADC1~\ : fiftyfivenm_adcblock
-- pragma translate_off
GENERIC MAP (
	analog_input_pin_mask => 0,
	clkdiv => 1,
	device_partname_fivechar_prefix => "none",
	is_this_first_or_second_adc => 1,
	prescalar => 0,
	pwd => 1,
	refsel => 0,
	reserve_block => "true",
	testbits => 66,
	tsclkdiv => 1,
	tsclksel => 0)
-- pragma translate_on
PORT MAP (
	soc => \~QUARTUS_CREATED_GND~I_combout\,
	usr_pwd => VCC,
	tsen => \~QUARTUS_CREATED_GND~I_combout\,
	chsel => \~QUARTUS_CREATED_ADC1~_CHSEL_bus\,
	eoc => \~QUARTUS_CREATED_ADC1~~eoc\);

-- Location: ADCBLOCK_X43_Y51_N0
\~QUARTUS_CREATED_ADC2~\ : fiftyfivenm_adcblock
-- pragma translate_off
GENERIC MAP (
	analog_input_pin_mask => 0,
	clkdiv => 1,
	device_partname_fivechar_prefix => "none",
	is_this_first_or_second_adc => 2,
	prescalar => 0,
	pwd => 1,
	refsel => 0,
	reserve_block => "true",
	testbits => 66,
	tsclkdiv => 1,
	tsclksel => 0)
-- pragma translate_on
PORT MAP (
	soc => \~QUARTUS_CREATED_GND~I_combout\,
	usr_pwd => VCC,
	tsen => \~QUARTUS_CREATED_GND~I_combout\,
	chsel => \~QUARTUS_CREATED_ADC2~_CHSEL_bus\,
	eoc => \~QUARTUS_CREATED_ADC2~~eoc\);
END structure;


