Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Tue Oct 29 09:54:00 2024
| Host         : LAPTOP-LUSNKK8B running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file iterative_1D_timing_summary_routed.rpt -pb iterative_1D_timing_summary_routed.pb -rpx iterative_1D_timing_summary_routed.rpx -warn_on_violation
| Design       : iterative_1D
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    3          inf        0.000                      0                    3           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 din[10]
                            (input port)
  Destination:            num_patterns[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.771ns  (logic 6.277ns (39.799%)  route 9.494ns (60.201%))
  Logic Levels:           7  (IBUF=1 LUT2=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T2                                                0.000     0.000 r  din[10] (IN)
                         net (fo=0)                   0.000     0.000    din[10]
    T2                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  din_IBUF[10]_inst/O
                         net (fo=5, routed)           4.193     5.651    din_IBUF[10]
    SLICE_X1Y18          LUT2 (Prop_lut2_I0_O)        0.152     5.803 f  num_patterns_OBUF[2]_inst_i_18/O
                         net (fo=1, routed)           0.661     6.464    num_patterns_OBUF[2]_inst_i_18_n_0
    SLICE_X0Y18          LUT6 (Prop_lut6_I0_O)        0.326     6.790 r  num_patterns_OBUF[2]_inst_i_9/O
                         net (fo=3, routed)           0.829     7.619    num_patterns_OBUF[2]_inst_i_9_n_0
    SLICE_X0Y20          LUT6 (Prop_lut6_I2_O)        0.124     7.743 f  num_patterns_OBUF[2]_inst_i_12/O
                         net (fo=4, routed)           0.814     8.557    num_patterns_OBUF[2]_inst_i_12_n_0
    SLICE_X0Y21          LUT4 (Prop_lut4_I3_O)        0.150     8.707 r  num_patterns_OBUF[2]_inst_i_4/O
                         net (fo=3, routed)           0.711     9.418    num_patterns_OBUF[2]_inst_i_4_n_0
    SLICE_X0Y21          LUT5 (Prop_lut5_I2_O)        0.360     9.778 r  num_patterns_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.286    12.064    num_patterns_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         3.707    15.771 r  num_patterns_OBUF[0]_inst/O
                         net (fo=0)                   0.000    15.771    num_patterns[0]
    U16                                                               r  num_patterns[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 din[10]
                            (input port)
  Destination:            num_patterns[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.714ns  (logic 5.838ns (37.148%)  route 9.877ns (62.852%))
  Logic Levels:           7  (IBUF=1 LUT2=1 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T2                                                0.000     0.000 r  din[10] (IN)
                         net (fo=0)                   0.000     0.000    din[10]
    T2                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  din_IBUF[10]_inst/O
                         net (fo=5, routed)           4.193     5.651    din_IBUF[10]
    SLICE_X1Y18          LUT2 (Prop_lut2_I0_O)        0.152     5.803 f  num_patterns_OBUF[2]_inst_i_18/O
                         net (fo=1, routed)           0.661     6.464    num_patterns_OBUF[2]_inst_i_18_n_0
    SLICE_X0Y18          LUT6 (Prop_lut6_I0_O)        0.326     6.790 r  num_patterns_OBUF[2]_inst_i_9/O
                         net (fo=3, routed)           0.829     7.619    num_patterns_OBUF[2]_inst_i_9_n_0
    SLICE_X0Y20          LUT6 (Prop_lut6_I2_O)        0.124     7.743 f  num_patterns_OBUF[2]_inst_i_12/O
                         net (fo=4, routed)           1.037     8.780    num_patterns_OBUF[2]_inst_i_12_n_0
    SLICE_X1Y21          LUT6 (Prop_lut6_I2_O)        0.124     8.904 r  num_patterns_OBUF[2]_inst_i_7/O
                         net (fo=3, routed)           0.662     9.565    num_patterns_OBUF[2]_inst_i_7_n_0
    SLICE_X0Y21          LUT6 (Prop_lut6_I5_O)        0.124     9.689 r  num_patterns_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.495    12.185    num_patterns_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         3.530    15.714 r  num_patterns_OBUF[1]_inst/O
                         net (fo=0)                   0.000    15.714    num_patterns[1]
    E19                                                               r  num_patterns[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 din[10]
                            (input port)
  Destination:            num_patterns[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.158ns  (logic 5.809ns (38.323%)  route 9.349ns (61.677%))
  Logic Levels:           7  (IBUF=1 LUT2=1 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T2                                                0.000     0.000 r  din[10] (IN)
                         net (fo=0)                   0.000     0.000    din[10]
    T2                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  din_IBUF[10]_inst/O
                         net (fo=5, routed)           4.193     5.651    din_IBUF[10]
    SLICE_X1Y18          LUT2 (Prop_lut2_I0_O)        0.152     5.803 f  num_patterns_OBUF[2]_inst_i_18/O
                         net (fo=1, routed)           0.661     6.464    num_patterns_OBUF[2]_inst_i_18_n_0
    SLICE_X0Y18          LUT6 (Prop_lut6_I0_O)        0.326     6.790 r  num_patterns_OBUF[2]_inst_i_9/O
                         net (fo=3, routed)           0.829     7.619    num_patterns_OBUF[2]_inst_i_9_n_0
    SLICE_X0Y20          LUT6 (Prop_lut6_I2_O)        0.124     7.743 f  num_patterns_OBUF[2]_inst_i_12/O
                         net (fo=4, routed)           1.037     8.780    num_patterns_OBUF[2]_inst_i_12_n_0
    SLICE_X1Y21          LUT6 (Prop_lut6_I2_O)        0.124     8.904 r  num_patterns_OBUF[2]_inst_i_7/O
                         net (fo=3, routed)           0.818     9.721    num_patterns_OBUF[2]_inst_i_7_n_0
    SLICE_X0Y21          LUT6 (Prop_lut6_I5_O)        0.124     9.845 r  num_patterns_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.811    11.657    num_patterns_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         3.501    15.158 r  num_patterns_OBUF[2]_inst/O
                         net (fo=0)                   0.000    15.158    num_patterns[2]
    U19                                                               r  num_patterns[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 din[7]
                            (input port)
  Destination:            num_patterns[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.929ns  (logic 1.564ns (53.400%)  route 1.365ns (46.600%))
  Logic Levels:           5  (IBUF=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  din[7] (IN)
                         net (fo=0)                   0.000     0.000    din[7]
    W13                  IBUF (Prop_ibuf_I_O)         0.227     0.227 r  din_IBUF[7]_inst/O
                         net (fo=7, routed)           0.559     0.786    din_IBUF[7]
    SLICE_X0Y18          LUT6 (Prop_lut6_I1_O)        0.045     0.831 r  num_patterns_OBUF[2]_inst_i_10/O
                         net (fo=2, routed)           0.211     1.042    num_patterns_OBUF[2]_inst_i_10_n_0
    SLICE_X0Y20          LUT6 (Prop_lut6_I4_O)        0.045     1.087 r  num_patterns_OBUF[2]_inst_i_3/O
                         net (fo=2, routed)           0.202     1.289    num_patterns_OBUF[2]_inst_i_3_n_0
    SLICE_X0Y21          LUT6 (Prop_lut6_I1_O)        0.045     1.334 r  num_patterns_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.392     1.727    num_patterns_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         1.202     2.929 r  num_patterns_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.929    num_patterns[2]
    U19                                                               r  num_patterns[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 din[7]
                            (input port)
  Destination:            num_patterns[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.348ns  (logic 1.593ns (47.571%)  route 1.755ns (52.429%))
  Logic Levels:           5  (IBUF=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  din[7] (IN)
                         net (fo=0)                   0.000     0.000    din[7]
    W13                  IBUF (Prop_ibuf_I_O)         0.227     0.227 r  din_IBUF[7]_inst/O
                         net (fo=7, routed)           0.559     0.786    din_IBUF[7]
    SLICE_X0Y18          LUT6 (Prop_lut6_I1_O)        0.045     0.831 r  num_patterns_OBUF[2]_inst_i_10/O
                         net (fo=2, routed)           0.211     1.042    num_patterns_OBUF[2]_inst_i_10_n_0
    SLICE_X0Y20          LUT6 (Prop_lut6_I4_O)        0.045     1.087 r  num_patterns_OBUF[2]_inst_i_3/O
                         net (fo=2, routed)           0.293     1.380    num_patterns_OBUF[2]_inst_i_3_n_0
    SLICE_X0Y21          LUT6 (Prop_lut6_I4_O)        0.045     1.425 r  num_patterns_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.692     2.117    num_patterns_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         1.231     3.348 r  num_patterns_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.348    num_patterns[1]
    E19                                                               r  num_patterns[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 din[7]
                            (input port)
  Destination:            num_patterns[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.430ns  (logic 1.676ns (48.862%)  route 1.754ns (51.138%))
  Logic Levels:           6  (IBUF=1 LUT3=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  din[7] (IN)
                         net (fo=0)                   0.000     0.000    din[7]
    W13                  IBUF (Prop_ibuf_I_O)         0.227     0.227 r  din_IBUF[7]_inst/O
                         net (fo=7, routed)           0.511     0.738    din_IBUF[7]
    SLICE_X0Y12          LUT6 (Prop_lut6_I0_O)        0.045     0.783 r  num_patterns_OBUF[2]_inst_i_15/O
                         net (fo=4, routed)           0.261     1.043    num_patterns_OBUF[2]_inst_i_15_n_0
    SLICE_X0Y19          LUT6 (Prop_lut6_I4_O)        0.045     1.088 r  num_patterns_OBUF[2]_inst_i_13/O
                         net (fo=1, routed)           0.218     1.306    num_patterns_OBUF[2]_inst_i_13_n_0
    SLICE_X0Y21          LUT3 (Prop_lut3_I1_O)        0.045     1.351 r  num_patterns_OBUF[2]_inst_i_5/O
                         net (fo=3, routed)           0.168     1.519    num_patterns_OBUF[2]_inst_i_5_n_0
    SLICE_X0Y21          LUT5 (Prop_lut5_I3_O)        0.046     1.565 r  num_patterns_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.597     2.162    num_patterns_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         1.268     3.430 r  num_patterns_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.430    num_patterns[0]
    U16                                                               r  num_patterns[0] (OUT)
  -------------------------------------------------------------------    -------------------





