INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github Repos/Micro_Arch_RISC/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github Repos/Micro_Arch_RISC/Function_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Function_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github Repos/Micro_Arch_RISC/Instruction_Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instuction_Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github Repos/Micro_Arch_RISC/Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github Repos/Micro_Arch_RISC/Register_File.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register_File
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/suzan/Micro_Arch_HW_5/Micro_Arch_HW_5.srcs/sources_1/new/Shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/suzan/Micro_Arch_HW_5/Micro_Arch_HW_5.srcs/sim_1/new/Regisiter_File_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regisiter_File_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/suzan/Micro_Arch_HW_5/Micro_Arch_HW_5.srcs/sim_1/new/Adder_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/suzan/Micro_Arch_HW_5/Micro_Arch_HW_5.srcs/sim_1/new/Function_Unit_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Function_Unit_TB
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [C:/Users/suzan/Micro_Arch_HW_5/Micro_Arch_HW_5.srcs/sim_1/new/Function_Unit_TB.v:46]
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [C:/Users/suzan/Micro_Arch_HW_5/Micro_Arch_HW_5.srcs/sim_1/new/Function_Unit_TB.v:53]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/suzan/Micro_Arch_HW_5/Micro_Arch_HW_5.srcs/sim_1/new/Shifter_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Shifter_TB
