set_app_var search_path "$search_path mapped lib scripts rtl cons"
. /usr/synopsys/syn/I-2013.12/libraries/syn /usr/synopsys/syn/I-2013.12/minpower/syn /usr/synopsys/syn/I-2013.12/dw/syn_ver /usr/synopsys/syn/I-2013.12/dw/sim_ver mapped lib scripts rtl cons
set_app_var target_library saed90nm_typ.db
saed90nm_typ.db
set_app_var link_library "* $target_library"
* saed90nm_typ.db
read_verilog "controller.v"
Loading db file '/home/alfred.brian.chua/MP/lib/saed90nm_typ.db'
Loading db file '/usr/synopsys/syn/I-2013.12/libraries/syn/gtech.db'
Loading db file '/usr/synopsys/syn/I-2013.12/libraries/syn/standard.sldb'
  Loading link library 'saed90nm_typ'
  Loading link library 'gtech'
Loading verilog file '/home/alfred.brian.chua/MP/rtl/controller.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/alfred.brian.chua/MP/rtl/controller.v

Statistics for case statements in always block at line 106 in file
        '/home/alfred.brian.chua/MP/rtl/controller.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           108            |    auto/auto     |
|           117            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 125 in file
        '/home/alfred.brian.chua/MP/rtl/controller.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           167            |    auto/auto     |
|           300            |    auto/auto     |
===============================================

Inferred memory devices in process
        in routine controller line 56 in file
                '/home/alfred.brian.chua/MP/rtl/controller.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      clk2_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine controller line 66 in file
                '/home/alfred.brian.chua/MP/rtl/controller.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   comm_start_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine controller line 77 in file
                '/home/alfred.brian.chua/MP/rtl/controller.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     master_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|      read_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine controller line 125 in file
                '/home/alfred.brian.chua/MP/rtl/controller.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      state_reg      | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
|   send_devid_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|      delay_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     SDA_reg_reg     | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
|     SCL_out_reg     | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
|     memory_reg      | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|     memory_reg      | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|     memory_reg      | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|     memory_reg      | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|     ncount_reg      | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
|      load_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|      store_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|        a_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    SCL_tris_reg     | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
|     tx_fail_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|  start_timing_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|      busy_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    SDA_tris_reg     | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===========================================================
| block name/line  | Inputs | Outputs | # sel inputs | MB |
===========================================================
|  controller/49   |   4    |    8    |      2       | N  |
|  controller/464  |   4    |    8    |      2       | N  |
===========================================================

Statistics for case statements in always block at line 538 in file
        '/home/alfred.brian.chua/MP/rtl/controller.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           548            |    auto/auto     |
===============================================

Inferred memory devices in process
        in routine partoser line 538 in file
                '/home/alfred.brian.chua/MP/rtl/controller.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
|      delay_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|        a_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|      done_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|      valid_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine sertopar line 599 in file
                '/home/alfred.brian.chua/MP/rtl/controller.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    valid_out_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|      delay_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|      fill_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    parallel_reg     | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|      count_reg      | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine sertopar_slave line 646 in file
                '/home/alfred.brian.chua/MP/rtl/controller.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       en_reg        | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|        c_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine sertopar_slave line 658 in file
                '/home/alfred.brian.chua/MP/rtl/controller.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
|    valid_out_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|      fill_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|      delay_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    parallel_reg     | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine reg2 line 700 in file
                '/home/alfred.brian.chua/MP/rtl/controller.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    data_out_reg     | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Current design is now '/home/alfred.brian.chua/MP/rtl/controller.db:controller'
Loaded 5 designs.
Current design is 'controller'.
controller partoser sertopar sertopar_slave reg2
current_design controller
Current design is 'controller'.
{controller}
link

  Linking design 'controller'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (5 designs)               /home/alfred.brian.chua/MP/rtl/controller.db, etc
  saed90nm_typ (library)      /home/alfred.brian.chua/MP/lib/saed90nm_typ.db

1
check_design > check_design.log
source timing.con
1
compile
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | I-2013.12-DWBB_201312.0 |     *     |
| Licensed DW Building Blocks        |                         |           |
============================================================================


Information: There are 20 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'reg2_0'
  Processing 'sertopar_slave'
  Processing 'sertopar'
  Processing 'partoser_0'
  Processing 'controller'

  Updating timing information
Information: Updating design information... (UID-85)
Information: Timing loop detected. (OPT-150)
        comm_start_reg/CLK comm_start_reg/Q U254/IN2 U254/Q alt513/*cell*1138/S alt513/*cell*1138/Q 
Warning: Disabling timing arc between pins 'S' and 'Q' on cell 'alt513/*cell*1138'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'S' and 'Q' on cell 'alt513/*cell*1138'
         to break a timing loop. (OPT-314)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'controller_DW01_cmp6_0'
IIS is disabled on 'U128' ('controller_MUX_OP_2_1_1'). It contains loop breaker cells.

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
  Mapping Optimization (Phase 1)

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01   10185.2      0.00       0.0       0.0                          
    0:00:01   10185.2      0.00       0.0       0.0                          
    0:00:01   10185.2      0.00       0.0       0.0                          
    0:00:01   10185.2      0.00       0.0       0.0                          
    0:00:01   10185.2      0.00       0.0       0.0                          
    0:00:01    9388.0      0.00       0.0       0.0                          
    0:00:01    9388.0      0.00       0.0       0.0                          
    0:00:01    9388.0      0.00       0.0       0.0                          
    0:00:01    9388.0      0.00       0.0       0.0                          
    0:00:01    9388.0      0.00       0.0       0.0                          
    0:00:01    9388.0      0.00       0.0       0.0                          
    0:00:01    9388.0      0.00       0.0       0.0                          
    0:00:01    9388.0      0.00       0.0       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01    9388.0      0.00       0.0       0.0                          
    0:00:01    9388.0      0.00       0.0       0.0                          
    0:00:02    9127.7      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:02    9127.7      0.00       0.0       0.0                          
    0:00:02    9127.7      0.00       0.0       0.0                          
    0:00:02    9106.7      0.00       0.0       0.0                          
    0:00:02    9097.7      0.00       0.0       0.0                          
    0:00:02    9092.1      0.00       0.0       0.0                          
    0:00:02    9086.5      0.00       0.0       0.0                          
    0:00:02    9080.9      0.00       0.0       0.0                          
    0:00:02    9080.9      0.00       0.0       0.0                          
    0:00:02    9080.9      0.00       0.0       0.0                          
    0:00:02    9080.9      0.00       0.0       0.0                          
    0:00:02    9080.9      0.00       0.0       0.0                          
    0:00:02    9080.9      0.00       0.0       0.0                          
    0:00:02    9080.9      0.00       0.0       0.0                          
    0:00:02    9080.9      0.00       0.0       0.0                          
    0:00:02    9080.9      0.00       0.0       0.0                          
Loading db file '/home/alfred.brian.chua/MP/lib/saed90nm_typ.db'

  Optimization Complete
  ---------------------
1
report_constraint -all_violators > constraint_report.log
report_area > area_report.log
report_timing > timing_report.log
write_sdf -version 1.0 mapped/controller.sdf
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/alfred.brian.chua/MP/mapped/controller.sdf'. (WT-3)
1
write -f verilog -hier -out mapped/controller_mapped.v
Writing verilog file '/home/alfred.brian.chua/MP/mapped/controller_mapped.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
1
quit

Thank you...

