 
****************************************
Report : timing
        -path full
        -delay min
        -max_paths 20
Design : SYS_TOP_DFT
Version: K-2015.06
Date   : Thu Oct  5 19:53:36 2023
****************************************

Operating Conditions: scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c   Library: scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
Wire Load Model Mode: top

  Startpoint: U0_ALU/o_ALU_OUT_reg[14]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/o_ALU_OUT_reg[15]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/o_ALU_OUT_reg[14]/CK (SDFFRQX2M)                 0.00       0.00 r
  U0_ALU/o_ALU_OUT_reg[14]/Q (SDFFRQX2M)                  0.14       0.14 r
  U0_ALU/o_ALU_OUT_reg[15]/SI (SDFFRQX2M)                 0.00       0.14 r
  data arrival time                                                  0.14

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/o_ALU_OUT_reg[15]/CK (SDFFRQX2M)                 0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.14
  --------------------------------------------------------------------------
  slack (MET)                                                        0.10


  Startpoint: U0_ALU/o_ALU_OUT_reg[13]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/o_ALU_OUT_reg[14]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/o_ALU_OUT_reg[13]/CK (SDFFRQX2M)                 0.00       0.00 r
  U0_ALU/o_ALU_OUT_reg[13]/Q (SDFFRQX2M)                  0.14       0.14 r
  U0_ALU/o_ALU_OUT_reg[14]/SI (SDFFRQX2M)                 0.00       0.14 r
  data arrival time                                                  0.14

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/o_ALU_OUT_reg[14]/CK (SDFFRQX2M)                 0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.14
  --------------------------------------------------------------------------
  slack (MET)                                                        0.10


  Startpoint: U0_ALU/o_ALU_OUT_reg[12]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/o_ALU_OUT_reg[13]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/o_ALU_OUT_reg[12]/CK (SDFFRQX2M)                 0.00       0.00 r
  U0_ALU/o_ALU_OUT_reg[12]/Q (SDFFRQX2M)                  0.14       0.14 r
  U0_ALU/o_ALU_OUT_reg[13]/SI (SDFFRQX2M)                 0.00       0.14 r
  data arrival time                                                  0.14

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/o_ALU_OUT_reg[13]/CK (SDFFRQX2M)                 0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.14
  --------------------------------------------------------------------------
  slack (MET)                                                        0.10


  Startpoint: U0_ALU/o_ALU_OUT_reg[11]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/o_ALU_OUT_reg[12]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/o_ALU_OUT_reg[11]/CK (SDFFRQX2M)                 0.00       0.00 r
  U0_ALU/o_ALU_OUT_reg[11]/Q (SDFFRQX2M)                  0.14       0.14 r
  U0_ALU/o_ALU_OUT_reg[12]/SI (SDFFRQX2M)                 0.00       0.14 r
  data arrival time                                                  0.14

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/o_ALU_OUT_reg[12]/CK (SDFFRQX2M)                 0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.14
  --------------------------------------------------------------------------
  slack (MET)                                                        0.10


  Startpoint: U0_ALU/o_ALU_OUT_reg[10]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/o_ALU_OUT_reg[11]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/o_ALU_OUT_reg[10]/CK (SDFFRQX2M)                 0.00       0.00 r
  U0_ALU/o_ALU_OUT_reg[10]/Q (SDFFRQX2M)                  0.14       0.14 r
  U0_ALU/o_ALU_OUT_reg[11]/SI (SDFFRQX2M)                 0.00       0.14 r
  data arrival time                                                  0.14

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/o_ALU_OUT_reg[11]/CK (SDFFRQX2M)                 0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.14
  --------------------------------------------------------------------------
  slack (MET)                                                        0.10


  Startpoint: U0_ALU/o_ALU_OUT_reg[9]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/o_ALU_OUT_reg[10]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/o_ALU_OUT_reg[9]/CK (SDFFRQX2M)                  0.00       0.00 r
  U0_ALU/o_ALU_OUT_reg[9]/Q (SDFFRQX2M)                   0.14       0.14 r
  U0_ALU/o_ALU_OUT_reg[10]/SI (SDFFRQX2M)                 0.00       0.14 r
  data arrival time                                                  0.14

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/o_ALU_OUT_reg[10]/CK (SDFFRQX2M)                 0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.14
  --------------------------------------------------------------------------
  slack (MET)                                                        0.10


  Startpoint: U0_ALU/o_ALU_OUT_reg[8]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/o_ALU_OUT_reg[9]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/o_ALU_OUT_reg[8]/CK (SDFFRQX2M)                  0.00       0.00 r
  U0_ALU/o_ALU_OUT_reg[8]/Q (SDFFRQX2M)                   0.14       0.14 r
  U0_ALU/o_ALU_OUT_reg[9]/SI (SDFFRQX2M)                  0.00       0.14 r
  data arrival time                                                  0.14

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/o_ALU_OUT_reg[9]/CK (SDFFRQX2M)                  0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.14
  --------------------------------------------------------------------------
  slack (MET)                                                        0.10


  Startpoint: U0_ALU/o_ALU_OUT_reg[7]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/o_ALU_OUT_reg[8]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/o_ALU_OUT_reg[7]/CK (SDFFRQX2M)                  0.00       0.00 r
  U0_ALU/o_ALU_OUT_reg[7]/Q (SDFFRQX2M)                   0.14       0.14 r
  U0_ALU/o_ALU_OUT_reg[8]/SI (SDFFRQX2M)                  0.00       0.14 r
  data arrival time                                                  0.14

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/o_ALU_OUT_reg[8]/CK (SDFFRQX2M)                  0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.14
  --------------------------------------------------------------------------
  slack (MET)                                                        0.10


  Startpoint: U0_ALU/o_ALU_OUT_reg[6]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/o_ALU_OUT_reg[7]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/o_ALU_OUT_reg[6]/CK (SDFFRQX2M)                  0.00       0.00 r
  U0_ALU/o_ALU_OUT_reg[6]/Q (SDFFRQX2M)                   0.14       0.14 r
  U0_ALU/o_ALU_OUT_reg[7]/SI (SDFFRQX2M)                  0.00       0.14 r
  data arrival time                                                  0.14

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/o_ALU_OUT_reg[7]/CK (SDFFRQX2M)                  0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.14
  --------------------------------------------------------------------------
  slack (MET)                                                        0.10


  Startpoint: U0_ALU/o_ALU_OUT_reg[5]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/o_ALU_OUT_reg[6]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/o_ALU_OUT_reg[5]/CK (SDFFRQX2M)                  0.00       0.00 r
  U0_ALU/o_ALU_OUT_reg[5]/Q (SDFFRQX2M)                   0.14       0.14 r
  U0_ALU/o_ALU_OUT_reg[6]/SI (SDFFRQX2M)                  0.00       0.14 r
  data arrival time                                                  0.14

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/o_ALU_OUT_reg[6]/CK (SDFFRQX2M)                  0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.14
  --------------------------------------------------------------------------
  slack (MET)                                                        0.10


  Startpoint: U0_ALU/o_ALU_OUT_reg[4]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/o_ALU_OUT_reg[5]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/o_ALU_OUT_reg[4]/CK (SDFFRQX2M)                  0.00       0.00 r
  U0_ALU/o_ALU_OUT_reg[4]/Q (SDFFRQX2M)                   0.14       0.14 r
  U0_ALU/o_ALU_OUT_reg[5]/SI (SDFFRQX2M)                  0.00       0.14 r
  data arrival time                                                  0.14

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/o_ALU_OUT_reg[5]/CK (SDFFRQX2M)                  0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.14
  --------------------------------------------------------------------------
  slack (MET)                                                        0.10


  Startpoint: U0_ALU/o_ALU_OUT_reg[3]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/o_ALU_OUT_reg[4]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/o_ALU_OUT_reg[3]/CK (SDFFRQX2M)                  0.00       0.00 r
  U0_ALU/o_ALU_OUT_reg[3]/Q (SDFFRQX2M)                   0.14       0.14 r
  U0_ALU/o_ALU_OUT_reg[4]/SI (SDFFRQX2M)                  0.00       0.14 r
  data arrival time                                                  0.14

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/o_ALU_OUT_reg[4]/CK (SDFFRQX2M)                  0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.14
  --------------------------------------------------------------------------
  slack (MET)                                                        0.10


  Startpoint: U0_ALU/o_ALU_OUT_reg[2]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/o_ALU_OUT_reg[3]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/o_ALU_OUT_reg[2]/CK (SDFFRQX2M)                  0.00       0.00 r
  U0_ALU/o_ALU_OUT_reg[2]/Q (SDFFRQX2M)                   0.14       0.14 r
  U0_ALU/o_ALU_OUT_reg[3]/SI (SDFFRQX2M)                  0.00       0.14 r
  data arrival time                                                  0.14

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/o_ALU_OUT_reg[3]/CK (SDFFRQX2M)                  0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.14
  --------------------------------------------------------------------------
  slack (MET)                                                        0.10


  Startpoint: U0_ALU/o_ALU_OUT_reg[1]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/o_ALU_OUT_reg[2]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/o_ALU_OUT_reg[1]/CK (SDFFRQX2M)                  0.00       0.00 r
  U0_ALU/o_ALU_OUT_reg[1]/Q (SDFFRQX2M)                   0.14       0.14 r
  U0_ALU/o_ALU_OUT_reg[2]/SI (SDFFRQX2M)                  0.00       0.14 r
  data arrival time                                                  0.14

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/o_ALU_OUT_reg[2]/CK (SDFFRQX2M)                  0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.14
  --------------------------------------------------------------------------
  slack (MET)                                                        0.10


  Startpoint: U0_ALU/o_ALU_OUT_reg[0]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/o_ALU_OUT_reg[1]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/o_ALU_OUT_reg[0]/CK (SDFFRQX2M)                  0.00       0.00 r
  U0_ALU/o_ALU_OUT_reg[0]/Q (SDFFRQX2M)                   0.14       0.14 r
  U0_ALU/o_ALU_OUT_reg[1]/SI (SDFFRQX2M)                  0.00       0.14 r
  data arrival time                                                  0.14

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/o_ALU_OUT_reg[1]/CK (SDFFRQX2M)                  0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.14
  --------------------------------------------------------------------------
  slack (MET)                                                        0.10


  Startpoint: U0_ALU/o_ALU_OUT_reg[15]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/o_OUT_Valid_reg
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/o_ALU_OUT_reg[15]/CK (SDFFRQX2M)                 0.00       0.00 r
  U0_ALU/o_ALU_OUT_reg[15]/Q (SDFFRQX2M)                  0.14       0.14 r
  U0_ALU/o_OUT_Valid_reg/SI (SDFFRQX1M)                   0.00       0.14 r
  data arrival time                                                  0.14

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/o_OUT_Valid_reg/CK (SDFFRQX1M)                   0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.14
  --------------------------------------------------------------------------
  slack (MET)                                                        0.10


  Startpoint: U2_CONTROLLER/present_state_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/o_OUT_Valid_reg
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U2_CONTROLLER/present_state_reg[1]/CK (SDFFRQX2M)       0.00       0.00 r
  U2_CONTROLLER/present_state_reg[1]/Q (SDFFRQX2M)        0.17       0.17 r
  U2_CONTROLLER/U34/Y (NOR3X2M)                           0.05       0.21 f
  U2_CONTROLLER/U60/Y (NAND2X2M)                          0.05       0.26 r
  U2_CONTROLLER/U174/Y (INVX2M)                           0.03       0.29 f
  U2_CONTROLLER/o_ALU_EN (SYS_CTRL_DATA_WIDTH8_ADDR_WIDTH4_ALU_FUN_WIDTH4_test_1)
                                                          0.00       0.29 f
  U0_ALU/i_Enable (ALU_DATA_WIDTH8_test_1)                0.00       0.29 f
  U0_ALU/o_OUT_Valid_reg/D (SDFFRQX1M)                    0.00       0.29 f
  data arrival time                                                  0.29

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/o_OUT_Valid_reg/CK (SDFFRQX1M)                   0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -0.29
  --------------------------------------------------------------------------
  slack (MET)                                                        0.28


  Startpoint: U2_CONTROLLER/CTRL_Reg_Data1_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/o_ALU_OUT_reg[8]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U2_CONTROLLER/CTRL_Reg_Data1_reg[0]/CK (SDFFRQX2M)      0.00       0.00 r
  U2_CONTROLLER/CTRL_Reg_Data1_reg[0]/Q (SDFFRQX2M)       0.19       0.19 r
  U2_CONTROLLER/o_ALU_FUN[0] (SYS_CTRL_DATA_WIDTH8_ADDR_WIDTH4_ALU_FUN_WIDTH4_test_1)
                                                          0.00       0.19 r
  U0_ALU/i_ALU_FUN[0] (ALU_DATA_WIDTH8_test_1)            0.00       0.19 r
  U0_ALU/U127/Y (NOR3X2M)                                 0.03       0.22 f
  U0_ALU/U55/Y (AOI22X1M)                                 0.05       0.27 r
  U0_ALU/U53/Y (AOI21X2M)                                 0.02       0.30 f
  U0_ALU/o_ALU_OUT_reg[8]/D (SDFFRQX2M)                   0.00       0.30 f
  data arrival time                                                  0.30

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/o_ALU_OUT_reg[8]/CK (SDFFRQX2M)                  0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -0.30
  --------------------------------------------------------------------------
  slack (MET)                                                        0.28


  Startpoint: U1_REG_FILE/Reg_File_reg[1][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/o_ALU_OUT_reg[0]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_REG_FILE/Reg_File_reg[1][0]/CK (SDFFRQX2M)           0.00       0.00 r
  U1_REG_FILE/Reg_File_reg[1][0]/Q (SDFFRQX2M)            0.22       0.22 r
  U1_REG_FILE/o_REG1[0] (Register_File_REG_WIDTH8_ADDR_WIDTH4_test_1)
                                                          0.00       0.22 r
  U0_ALU/i_B[0] (ALU_DATA_WIDTH8_test_1)                  0.00       0.22 r
  U0_ALU/sub_35/B[0] (ALU_DATA_WIDTH8_DW01_sub_0)         0.00       0.22 r
  U0_ALU/sub_35/U3/Y (INVX2M)                             0.02       0.24 f
  U0_ALU/sub_35/U2/Y (XNOR2X2M)                           0.04       0.27 r
  U0_ALU/sub_35/DIFF[0] (ALU_DATA_WIDTH8_DW01_sub_0)      0.00       0.27 r
  U0_ALU/U34/Y (AOI22X1M)                                 0.03       0.31 f
  U0_ALU/U33/Y (AOI31X2M)                                 0.05       0.36 r
  U0_ALU/o_ALU_OUT_reg[0]/D (SDFFRQX2M)                   0.00       0.36 r
  data arrival time                                                  0.36

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/o_ALU_OUT_reg[0]/CK (SDFFRQX2M)                  0.00       0.10 r
  library hold time                                      -0.05       0.05
  data required time                                                 0.05
  --------------------------------------------------------------------------
  data required time                                                 0.05
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.31


  Startpoint: U1_REG_FILE/Reg_File_reg[1][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/o_ALU_OUT_reg[1]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_REG_FILE/Reg_File_reg[1][0]/CK (SDFFRQX2M)           0.00       0.00 r
  U1_REG_FILE/Reg_File_reg[1][0]/Q (SDFFRQX2M)            0.22       0.22 f
  U1_REG_FILE/o_REG1[0] (Register_File_REG_WIDTH8_ADDR_WIDTH4_test_1)
                                                          0.00       0.22 f
  U0_ALU/i_B[0] (ALU_DATA_WIDTH8_test_1)                  0.00       0.22 f
  U0_ALU/sub_35/B[0] (ALU_DATA_WIDTH8_DW01_sub_0)         0.00       0.22 f
  U0_ALU/sub_35/U7/Y (NAND2X2M)                           0.05       0.26 r
  U0_ALU/sub_35/U2_1/S (ADDFX2M)                          0.05       0.32 r
  U0_ALU/sub_35/DIFF[1] (ALU_DATA_WIDTH8_DW01_sub_0)      0.00       0.32 r
  U0_ALU/U38/Y (AOI22X1M)                                 0.03       0.35 f
  U0_ALU/U37/Y (AOI31X2M)                                 0.05       0.40 r
  U0_ALU/o_ALU_OUT_reg[1]/D (SDFFRQX2M)                   0.00       0.40 r
  data arrival time                                                  0.40

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/o_ALU_OUT_reg[1]/CK (SDFFRQX2M)                  0.00       0.10 r
  library hold time                                      -0.05       0.05
  data required time                                                 0.05
  --------------------------------------------------------------------------
  data required time                                                 0.05
  data arrival time                                                 -0.40
  --------------------------------------------------------------------------
  slack (MET)                                                        0.35


  Startpoint: U4_ASYNCHRONOUS_FIFO/U3_WR_RD_SYNC/sync_chain_reg[0][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U4_ASYNCHRONOUS_FIFO/U3_WR_RD_SYNC/sync_chain_reg[0][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U4_ASYNCHRONOUS_FIFO/U3_WR_RD_SYNC/sync_chain_reg[0][1]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U4_ASYNCHRONOUS_FIFO/U3_WR_RD_SYNC/sync_chain_reg[0][1]/Q (SDFFRQX2M)
                                                          0.14       0.14 r
  U4_ASYNCHRONOUS_FIFO/U3_WR_RD_SYNC/sync_chain_reg[0][0]/D (SDFFRQX2M)
                                                          0.00       0.14 r
  data arrival time                                                  0.14

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U4_ASYNCHRONOUS_FIFO/U3_WR_RD_SYNC/sync_chain_reg[0][0]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.05       0.05
  data required time                                                 0.05
  --------------------------------------------------------------------------
  data required time                                                 0.05
  data arrival time                                                 -0.14
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: U4_ASYNCHRONOUS_FIFO/U3_WR_RD_SYNC/sync_chain_reg[2][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U4_ASYNCHRONOUS_FIFO/U3_WR_RD_SYNC/sync_chain_reg[2][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U4_ASYNCHRONOUS_FIFO/U3_WR_RD_SYNC/sync_chain_reg[2][1]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U4_ASYNCHRONOUS_FIFO/U3_WR_RD_SYNC/sync_chain_reg[2][1]/Q (SDFFRQX2M)
                                                          0.14       0.14 r
  U4_ASYNCHRONOUS_FIFO/U3_WR_RD_SYNC/sync_chain_reg[2][0]/D (SDFFRQX2M)
                                                          0.00       0.14 r
  data arrival time                                                  0.14

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U4_ASYNCHRONOUS_FIFO/U3_WR_RD_SYNC/sync_chain_reg[2][0]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.05       0.05
  data required time                                                 0.05
  --------------------------------------------------------------------------
  data required time                                                 0.05
  data arrival time                                                 -0.14
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: U4_ASYNCHRONOUS_FIFO/U3_WR_RD_SYNC/sync_chain_reg[3][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U4_ASYNCHRONOUS_FIFO/U3_WR_RD_SYNC/sync_chain_reg[3][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U4_ASYNCHRONOUS_FIFO/U3_WR_RD_SYNC/sync_chain_reg[3][1]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U4_ASYNCHRONOUS_FIFO/U3_WR_RD_SYNC/sync_chain_reg[3][1]/Q (SDFFRQX2M)
                                                          0.14       0.14 r
  U4_ASYNCHRONOUS_FIFO/U3_WR_RD_SYNC/sync_chain_reg[3][0]/D (SDFFRQX2M)
                                                          0.00       0.14 r
  data arrival time                                                  0.14

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U4_ASYNCHRONOUS_FIFO/U3_WR_RD_SYNC/sync_chain_reg[3][0]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.05       0.05
  data required time                                                 0.05
  --------------------------------------------------------------------------
  data required time                                                 0.05
  data arrival time                                                 -0.14
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: U4_ASYNCHRONOUS_FIFO/U3_WR_RD_SYNC/sync_chain_reg[1][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U4_ASYNCHRONOUS_FIFO/U3_WR_RD_SYNC/sync_chain_reg[1][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U4_ASYNCHRONOUS_FIFO/U3_WR_RD_SYNC/sync_chain_reg[1][1]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U4_ASYNCHRONOUS_FIFO/U3_WR_RD_SYNC/sync_chain_reg[1][1]/Q (SDFFRQX2M)
                                                          0.14       0.14 r
  U4_ASYNCHRONOUS_FIFO/U3_WR_RD_SYNC/sync_chain_reg[1][0]/D (SDFFRQX2M)
                                                          0.00       0.14 r
  data arrival time                                                  0.14

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U4_ASYNCHRONOUS_FIFO/U3_WR_RD_SYNC/sync_chain_reg[1][0]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.05       0.05
  data required time                                                 0.05
  --------------------------------------------------------------------------
  data required time                                                 0.05
  data arrival time                                                 -0.14
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: U4_ASYNCHRONOUS_FIFO/U2_MEMORY/memory_reg[1][3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U4_ASYNCHRONOUS_FIFO/U2_MEMORY/memory_reg[1][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U4_ASYNCHRONOUS_FIFO/U2_MEMORY/memory_reg[1][3]/CK (SDFFQX2M)
                                                          0.00       0.00 r
  U4_ASYNCHRONOUS_FIFO/U2_MEMORY/memory_reg[1][3]/Q (SDFFQX2M)
                                                          0.13       0.13 r
  U4_ASYNCHRONOUS_FIFO/U2_MEMORY/memory_reg[1][4]/SI (SDFFQX2M)
                                                          0.00       0.13 r
  data arrival time                                                  0.13

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U4_ASYNCHRONOUS_FIFO/U2_MEMORY/memory_reg[1][4]/CK (SDFFQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.13
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: U4_ASYNCHRONOUS_FIFO/U2_MEMORY/memory_reg[2][3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U4_ASYNCHRONOUS_FIFO/U2_MEMORY/memory_reg[2][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U4_ASYNCHRONOUS_FIFO/U2_MEMORY/memory_reg[2][3]/CK (SDFFQX2M)
                                                          0.00       0.00 r
  U4_ASYNCHRONOUS_FIFO/U2_MEMORY/memory_reg[2][3]/Q (SDFFQX2M)
                                                          0.13       0.13 r
  U4_ASYNCHRONOUS_FIFO/U2_MEMORY/memory_reg[2][4]/SI (SDFFQX2M)
                                                          0.00       0.13 r
  data arrival time                                                  0.13

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U4_ASYNCHRONOUS_FIFO/U2_MEMORY/memory_reg[2][4]/CK (SDFFQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.13
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: U4_ASYNCHRONOUS_FIFO/U2_MEMORY/memory_reg[0][3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U4_ASYNCHRONOUS_FIFO/U2_MEMORY/memory_reg[0][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U4_ASYNCHRONOUS_FIFO/U2_MEMORY/memory_reg[0][3]/CK (SDFFQX2M)
                                                          0.00       0.00 r
  U4_ASYNCHRONOUS_FIFO/U2_MEMORY/memory_reg[0][3]/Q (SDFFQX2M)
                                                          0.13       0.13 r
  U4_ASYNCHRONOUS_FIFO/U2_MEMORY/memory_reg[0][4]/SI (SDFFQX2M)
                                                          0.00       0.13 r
  data arrival time                                                  0.13

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U4_ASYNCHRONOUS_FIFO/U2_MEMORY/memory_reg[0][4]/CK (SDFFQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.13
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: U4_ASYNCHRONOUS_FIFO/U2_MEMORY/memory_reg[7][7]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U4_ASYNCHRONOUS_FIFO/U3_WR_RD_SYNC/sync_chain_reg[0][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U4_ASYNCHRONOUS_FIFO/U2_MEMORY/memory_reg[7][7]/CK (SDFFQX2M)
                                                          0.00       0.00 r
  U4_ASYNCHRONOUS_FIFO/U2_MEMORY/memory_reg[7][7]/Q (SDFFQX2M)
                                                          0.13       0.13 r
  U4_ASYNCHRONOUS_FIFO/U2_MEMORY/test_so2 (ASYNC_FIFO_MEMORY_DATA_WIDTH8_ADDR_WIDTH3_FIFO_DEPTH8_test_1)
                                                          0.00       0.13 r
  U4_ASYNCHRONOUS_FIFO/U3_WR_RD_SYNC/test_si (ASYNC_FIFO_BIT_SYNC_NUM_STAGES2_BUS_WIDTH4_test_0)
                                                          0.00       0.13 r
  U4_ASYNCHRONOUS_FIFO/U3_WR_RD_SYNC/sync_chain_reg[0][0]/SI (SDFFRQX2M)
                                                          0.00       0.13 r
  data arrival time                                                  0.13

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U4_ASYNCHRONOUS_FIFO/U3_WR_RD_SYNC/sync_chain_reg[0][0]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.13
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: U4_ASYNCHRONOUS_FIFO/U2_MEMORY/memory_reg[2][6]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U4_ASYNCHRONOUS_FIFO/U2_MEMORY/memory_reg[2][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U4_ASYNCHRONOUS_FIFO/U2_MEMORY/memory_reg[2][6]/CK (SDFFQX2M)
                                                          0.00       0.00 r
  U4_ASYNCHRONOUS_FIFO/U2_MEMORY/memory_reg[2][6]/Q (SDFFQX2M)
                                                          0.13       0.13 r
  U4_ASYNCHRONOUS_FIFO/U2_MEMORY/memory_reg[2][7]/SI (SDFFQX2M)
                                                          0.00       0.13 r
  data arrival time                                                  0.13

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U4_ASYNCHRONOUS_FIFO/U2_MEMORY/memory_reg[2][7]/CK (SDFFQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.13
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: U4_ASYNCHRONOUS_FIFO/U2_MEMORY/memory_reg[2][5]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U4_ASYNCHRONOUS_FIFO/U2_MEMORY/memory_reg[2][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U4_ASYNCHRONOUS_FIFO/U2_MEMORY/memory_reg[2][5]/CK (SDFFQX2M)
                                                          0.00       0.00 r
  U4_ASYNCHRONOUS_FIFO/U2_MEMORY/memory_reg[2][5]/Q (SDFFQX2M)
                                                          0.13       0.13 r
  U4_ASYNCHRONOUS_FIFO/U2_MEMORY/memory_reg[2][6]/SI (SDFFQX2M)
                                                          0.00       0.13 r
  data arrival time                                                  0.13

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U4_ASYNCHRONOUS_FIFO/U2_MEMORY/memory_reg[2][6]/CK (SDFFQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.13
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: U4_ASYNCHRONOUS_FIFO/U2_MEMORY/memory_reg[2][4]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U4_ASYNCHRONOUS_FIFO/U2_MEMORY/memory_reg[2][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U4_ASYNCHRONOUS_FIFO/U2_MEMORY/memory_reg[2][4]/CK (SDFFQX2M)
                                                          0.00       0.00 r
  U4_ASYNCHRONOUS_FIFO/U2_MEMORY/memory_reg[2][4]/Q (SDFFQX2M)
                                                          0.13       0.13 r
  U4_ASYNCHRONOUS_FIFO/U2_MEMORY/memory_reg[2][5]/SI (SDFFQX2M)
                                                          0.00       0.13 r
  data arrival time                                                  0.13

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U4_ASYNCHRONOUS_FIFO/U2_MEMORY/memory_reg[2][5]/CK (SDFFQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.13
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: U4_ASYNCHRONOUS_FIFO/U2_MEMORY/memory_reg[2][2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U4_ASYNCHRONOUS_FIFO/U2_MEMORY/memory_reg[2][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U4_ASYNCHRONOUS_FIFO/U2_MEMORY/memory_reg[2][2]/CK (SDFFQX2M)
                                                          0.00       0.00 r
  U4_ASYNCHRONOUS_FIFO/U2_MEMORY/memory_reg[2][2]/Q (SDFFQX2M)
                                                          0.13       0.13 r
  U4_ASYNCHRONOUS_FIFO/U2_MEMORY/memory_reg[2][3]/SI (SDFFQX2M)
                                                          0.00       0.13 r
  data arrival time                                                  0.13

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U4_ASYNCHRONOUS_FIFO/U2_MEMORY/memory_reg[2][3]/CK (SDFFQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.13
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: U4_ASYNCHRONOUS_FIFO/U2_MEMORY/memory_reg[2][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U4_ASYNCHRONOUS_FIFO/U2_MEMORY/memory_reg[2][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U4_ASYNCHRONOUS_FIFO/U2_MEMORY/memory_reg[2][1]/CK (SDFFQX2M)
                                                          0.00       0.00 r
  U4_ASYNCHRONOUS_FIFO/U2_MEMORY/memory_reg[2][1]/Q (SDFFQX2M)
                                                          0.13       0.13 r
  U4_ASYNCHRONOUS_FIFO/U2_MEMORY/memory_reg[2][2]/SI (SDFFQX2M)
                                                          0.00       0.13 r
  data arrival time                                                  0.13

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U4_ASYNCHRONOUS_FIFO/U2_MEMORY/memory_reg[2][2]/CK (SDFFQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.13
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: U4_ASYNCHRONOUS_FIFO/U2_MEMORY/memory_reg[2][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U4_ASYNCHRONOUS_FIFO/U2_MEMORY/memory_reg[2][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U4_ASYNCHRONOUS_FIFO/U2_MEMORY/memory_reg[2][0]/CK (SDFFQX2M)
                                                          0.00       0.00 r
  U4_ASYNCHRONOUS_FIFO/U2_MEMORY/memory_reg[2][0]/Q (SDFFQX2M)
                                                          0.13       0.13 r
  U4_ASYNCHRONOUS_FIFO/U2_MEMORY/memory_reg[2][1]/SI (SDFFQX2M)
                                                          0.00       0.13 r
  data arrival time                                                  0.13

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U4_ASYNCHRONOUS_FIFO/U2_MEMORY/memory_reg[2][1]/CK (SDFFQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.13
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: U4_ASYNCHRONOUS_FIFO/U2_MEMORY/memory_reg[6][4]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U4_ASYNCHRONOUS_FIFO/U2_MEMORY/memory_reg[6][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U4_ASYNCHRONOUS_FIFO/U2_MEMORY/memory_reg[6][4]/CK (SDFFQX2M)
                                                          0.00       0.00 r
  U4_ASYNCHRONOUS_FIFO/U2_MEMORY/memory_reg[6][4]/Q (SDFFQX2M)
                                                          0.13       0.13 r
  U4_ASYNCHRONOUS_FIFO/U2_MEMORY/memory_reg[6][5]/SI (SDFFQX2M)
                                                          0.00       0.13 r
  data arrival time                                                  0.13

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U4_ASYNCHRONOUS_FIFO/U2_MEMORY/memory_reg[6][5]/CK (SDFFQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.13
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: U4_ASYNCHRONOUS_FIFO/U2_MEMORY/memory_reg[6][3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U4_ASYNCHRONOUS_FIFO/U2_MEMORY/memory_reg[6][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U4_ASYNCHRONOUS_FIFO/U2_MEMORY/memory_reg[6][3]/CK (SDFFQX2M)
                                                          0.00       0.00 r
  U4_ASYNCHRONOUS_FIFO/U2_MEMORY/memory_reg[6][3]/Q (SDFFQX2M)
                                                          0.13       0.13 r
  U4_ASYNCHRONOUS_FIFO/U2_MEMORY/memory_reg[6][4]/SI (SDFFQX2M)
                                                          0.00       0.13 r
  data arrival time                                                  0.13

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U4_ASYNCHRONOUS_FIFO/U2_MEMORY/memory_reg[6][4]/CK (SDFFQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.13
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: U4_ASYNCHRONOUS_FIFO/U2_MEMORY/memory_reg[6][2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U4_ASYNCHRONOUS_FIFO/U2_MEMORY/memory_reg[6][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U4_ASYNCHRONOUS_FIFO/U2_MEMORY/memory_reg[6][2]/CK (SDFFQX2M)
                                                          0.00       0.00 r
  U4_ASYNCHRONOUS_FIFO/U2_MEMORY/memory_reg[6][2]/Q (SDFFQX2M)
                                                          0.13       0.13 r
  U4_ASYNCHRONOUS_FIFO/U2_MEMORY/memory_reg[6][3]/SI (SDFFQX2M)
                                                          0.00       0.13 r
  data arrival time                                                  0.13

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U4_ASYNCHRONOUS_FIFO/U2_MEMORY/memory_reg[6][3]/CK (SDFFQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.13
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: U4_ASYNCHRONOUS_FIFO/U2_MEMORY/memory_reg[6][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U4_ASYNCHRONOUS_FIFO/U2_MEMORY/memory_reg[6][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U4_ASYNCHRONOUS_FIFO/U2_MEMORY/memory_reg[6][1]/CK (SDFFQX2M)
                                                          0.00       0.00 r
  U4_ASYNCHRONOUS_FIFO/U2_MEMORY/memory_reg[6][1]/Q (SDFFQX2M)
                                                          0.13       0.13 r
  U4_ASYNCHRONOUS_FIFO/U2_MEMORY/memory_reg[6][2]/SI (SDFFQX2M)
                                                          0.00       0.13 r
  data arrival time                                                  0.13

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U4_ASYNCHRONOUS_FIFO/U2_MEMORY/memory_reg[6][2]/CK (SDFFQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.13
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: U4_ASYNCHRONOUS_FIFO/U2_MEMORY/memory_reg[6][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U4_ASYNCHRONOUS_FIFO/U2_MEMORY/memory_reg[6][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U4_ASYNCHRONOUS_FIFO/U2_MEMORY/memory_reg[6][0]/CK (SDFFQX2M)
                                                          0.00       0.00 r
  U4_ASYNCHRONOUS_FIFO/U2_MEMORY/memory_reg[6][0]/Q (SDFFQX2M)
                                                          0.13       0.13 r
  U4_ASYNCHRONOUS_FIFO/U2_MEMORY/memory_reg[6][1]/SI (SDFFQX2M)
                                                          0.00       0.13 r
  data arrival time                                                  0.13

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U4_ASYNCHRONOUS_FIFO/U2_MEMORY/memory_reg[6][1]/CK (SDFFQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.13
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: U4_ASYNCHRONOUS_FIFO/U2_MEMORY/memory_reg[2][7]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U4_ASYNCHRONOUS_FIFO/U2_MEMORY/memory_reg[3][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U4_ASYNCHRONOUS_FIFO/U2_MEMORY/memory_reg[2][7]/CK (SDFFQX2M)
                                                          0.00       0.00 r
  U4_ASYNCHRONOUS_FIFO/U2_MEMORY/memory_reg[2][7]/Q (SDFFQX2M)
                                                          0.13       0.13 r
  U4_ASYNCHRONOUS_FIFO/U2_MEMORY/memory_reg[3][0]/SI (SDFFQX2M)
                                                          0.00       0.13 r
  data arrival time                                                  0.13

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U4_ASYNCHRONOUS_FIFO/U2_MEMORY/memory_reg[3][0]/CK (SDFFQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.13
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: U3_UART_INTERFACE/U1_RX/U0_STRT_CKH/strt_glitch_reg
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U3_UART_INTERFACE/U1_RX/U1_FSM/current_state_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U3_UART_INTERFACE/U1_RX/U0_STRT_CKH/strt_glitch_reg/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U3_UART_INTERFACE/U1_RX/U0_STRT_CKH/strt_glitch_reg/Q (SDFFRQX2M)
                                                          0.14       0.14 r
  U3_UART_INTERFACE/U1_RX/U0_STRT_CKH/strt_glitch (RX_START_CHECK_test_1)
                                                          0.00       0.14 r
  U3_UART_INTERFACE/U1_RX/U1_FSM/strt_glitch (RX_FSM_test_1)
                                                          0.00       0.14 r
  U3_UART_INTERFACE/U1_RX/U1_FSM/current_state_reg[0]/SI (SDFFRQX2M)
                                                          0.00       0.14 r
  data arrival time                                                  0.14

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U3_UART_INTERFACE/U1_RX/U1_FSM/current_state_reg[0]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.14
  --------------------------------------------------------------------------
  slack (MET)                                                        0.10


  Startpoint: U3_UART_INTERFACE/U1_RX/U0_PAR_CHK/par_res_reg
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U3_UART_INTERFACE/U1_RX/U0_STP_CHK/stp_err_reg
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U3_UART_INTERFACE/U1_RX/U0_PAR_CHK/par_res_reg/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U3_UART_INTERFACE/U1_RX/U0_PAR_CHK/par_res_reg/Q (SDFFRQX2M)
                                                          0.14       0.14 r
  U3_UART_INTERFACE/U1_RX/U0_PAR_CHK/test_so (RX_PARITY_CHECK_test_1)
                                                          0.00       0.14 r
  U3_UART_INTERFACE/U1_RX/U0_STP_CHK/test_si (RX_STOP_CHECK_test_1)
                                                          0.00       0.14 r
  U3_UART_INTERFACE/U1_RX/U0_STP_CHK/stp_err_reg/SI (SDFFRQX1M)
                                                          0.00       0.14 r
  data arrival time                                                  0.14

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U3_UART_INTERFACE/U1_RX/U0_STP_CHK/stp_err_reg/CK (SDFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.14
  --------------------------------------------------------------------------
  slack (MET)                                                        0.10


  Startpoint: U3_UART_INTERFACE/U1_RX/U0_DATA_SAMP/samples_reg[1]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U3_UART_INTERFACE/U1_RX/U0_DATA_SAMP/samples_reg[2]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U3_UART_INTERFACE/U1_RX/U0_DATA_SAMP/samples_reg[1]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U3_UART_INTERFACE/U1_RX/U0_DATA_SAMP/samples_reg[1]/Q (SDFFRQX2M)
                                                          0.15       0.15 r
  U3_UART_INTERFACE/U1_RX/U0_DATA_SAMP/samples_reg[2]/SI (SDFFRQX1M)
                                                          0.00       0.15 r
  data arrival time                                                  0.15

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U3_UART_INTERFACE/U1_RX/U0_DATA_SAMP/samples_reg[2]/CK (SDFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.15
  --------------------------------------------------------------------------
  slack (MET)                                                        0.11


  Startpoint: U3_UART_INTERFACE/U1_RX/U0_DESER/de_serializer_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U3_UART_INTERFACE/U1_RX/U0_DESER/de_serializer_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U3_UART_INTERFACE/U1_RX/U0_DESER/de_serializer_reg[0]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U3_UART_INTERFACE/U1_RX/U0_DESER/de_serializer_reg[0]/Q (SDFFRQX2M)
                                                          0.15       0.15 r
  U3_UART_INTERFACE/U1_RX/U0_DESER/de_serializer_reg[1]/SI (SDFFRQX2M)
                                                          0.00       0.15 r
  data arrival time                                                  0.15

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U3_UART_INTERFACE/U1_RX/U0_DESER/de_serializer_reg[1]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.15
  --------------------------------------------------------------------------
  slack (MET)                                                        0.11


  Startpoint: U3_UART_INTERFACE/U1_RX/U0_DATA_SAMP/samples_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U3_UART_INTERFACE/U1_RX/U0_DATA_SAMP/samples_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U3_UART_INTERFACE/U1_RX/U0_DATA_SAMP/samples_reg[0]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U3_UART_INTERFACE/U1_RX/U0_DATA_SAMP/samples_reg[0]/Q (SDFFRQX2M)
                                                          0.15       0.15 r
  U3_UART_INTERFACE/U1_RX/U0_DATA_SAMP/samples_reg[1]/SI (SDFFRQX2M)
                                                          0.00       0.15 r
  data arrival time                                                  0.15

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U3_UART_INTERFACE/U1_RX/U0_DATA_SAMP/samples_reg[1]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.15
  --------------------------------------------------------------------------
  slack (MET)                                                        0.11


  Startpoint: U3_UART_INTERFACE/U0_TX/U0_SER/serializer_reg[7]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U3_UART_INTERFACE/U1_RX/U0_DATA_SAMP/samples_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U3_UART_INTERFACE/U0_TX/U0_SER/serializer_reg[7]/CK (SDFFRQX1M)
                                                          0.00       0.00 r
  U3_UART_INTERFACE/U0_TX/U0_SER/serializer_reg[7]/Q (SDFFRQX1M)
                                                          0.16       0.16 r
  U3_UART_INTERFACE/U0_TX/U0_SER/test_so (TX_SERIALIZER_test_1)
                                                          0.00       0.16 r
  U3_UART_INTERFACE/U0_TX/test_so1 (UART_TX_test_1)       0.00       0.16 r
  U3_UART_INTERFACE/U1_RX/test_si (UART_RX_test_1)        0.00       0.16 r
  U3_UART_INTERFACE/U1_RX/U0_DATA_SAMP/test_si (RX_DATA_SAMPLING_test_1)
                                                          0.00       0.16 r
  U3_UART_INTERFACE/U1_RX/U0_DATA_SAMP/samples_reg[0]/SI (SDFFRQX2M)
                                                          0.00       0.16 r
  data arrival time                                                  0.16

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U3_UART_INTERFACE/U1_RX/U0_DATA_SAMP/samples_reg[0]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.16
  --------------------------------------------------------------------------
  slack (MET)                                                        0.12


  Startpoint: U3_UART_INTERFACE/U1_RX/U0_DATA_SAMP/sampling_done_reg
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U3_UART_INTERFACE/U1_RX/U0_DESER/de_serializer_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U3_UART_INTERFACE/U1_RX/U0_DATA_SAMP/sampling_done_reg/CK (SDFFRQX1M)
                                                          0.00       0.00 r
  U3_UART_INTERFACE/U1_RX/U0_DATA_SAMP/sampling_done_reg/Q (SDFFRQX1M)
                                                          0.17       0.17 r
  U3_UART_INTERFACE/U1_RX/U0_DATA_SAMP/sampling_done (RX_DATA_SAMPLING_test_1)
                                                          0.00       0.17 r
  U3_UART_INTERFACE/U1_RX/U0_DESER/test_si (RX_DESERIALIZER_test_1)
                                                          0.00       0.17 r
  U3_UART_INTERFACE/U1_RX/U0_DESER/de_serializer_reg[0]/SI (SDFFRQX2M)
                                                          0.00       0.17 r
  data arrival time                                                  0.17

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U3_UART_INTERFACE/U1_RX/U0_DESER/de_serializer_reg[0]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.17
  --------------------------------------------------------------------------
  slack (MET)                                                        0.14


  Startpoint: U3_UART_INTERFACE/U1_RX/U0_EB_COUNTER/edge_cnt_reg_reg[4]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U3_UART_INTERFACE/U1_RX/U0_PAR_CHK/par_err_reg
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U3_UART_INTERFACE/U1_RX/U0_EB_COUNTER/edge_cnt_reg_reg[4]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U3_UART_INTERFACE/U1_RX/U0_EB_COUNTER/edge_cnt_reg_reg[4]/Q (SDFFRQX2M)
                                                          0.18       0.18 r
  U3_UART_INTERFACE/U1_RX/U0_EB_COUNTER/edge_cnt[4] (RX_EDGE_BIT_COUNTER_test_1)
                                                          0.00       0.18 r
  U3_UART_INTERFACE/U1_RX/U0_PAR_CHK/test_si (RX_PARITY_CHECK_test_1)
                                                          0.00       0.18 r
  U3_UART_INTERFACE/U1_RX/U0_PAR_CHK/par_err_reg/SI (SDFFRQX2M)
                                                          0.00       0.18 r
  data arrival time                                                  0.18

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U3_UART_INTERFACE/U1_RX/U0_PAR_CHK/par_err_reg/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.18
  --------------------------------------------------------------------------
  slack (MET)                                                        0.14


  Startpoint: U3_UART_INTERFACE/U1_RX/U0_EB_COUNTER/edge_cnt_reg_reg[3]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U3_UART_INTERFACE/U1_RX/U0_EB_COUNTER/edge_cnt_reg_reg[4]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U3_UART_INTERFACE/U1_RX/U0_EB_COUNTER/edge_cnt_reg_reg[3]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U3_UART_INTERFACE/U1_RX/U0_EB_COUNTER/edge_cnt_reg_reg[3]/Q (SDFFRQX2M)
                                                          0.18       0.18 r
  U3_UART_INTERFACE/U1_RX/U0_EB_COUNTER/edge_cnt_reg_reg[4]/SI (SDFFRQX2M)
                                                          0.00       0.18 r
  data arrival time                                                  0.18

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U3_UART_INTERFACE/U1_RX/U0_EB_COUNTER/edge_cnt_reg_reg[4]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.18
  --------------------------------------------------------------------------
  slack (MET)                                                        0.14


  Startpoint: U3_UART_INTERFACE/U1_RX/U1_FSM/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U3_UART_INTERFACE/U1_RX/U1_FSM/current_state_reg[2]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U3_UART_INTERFACE/U1_RX/U1_FSM/current_state_reg[1]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U3_UART_INTERFACE/U1_RX/U1_FSM/current_state_reg[1]/Q (SDFFRQX2M)
                                                          0.19       0.19 r
  U3_UART_INTERFACE/U1_RX/U1_FSM/current_state_reg[2]/SI (SDFFRQX2M)
                                                          0.00       0.19 r
  data arrival time                                                  0.19

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U3_UART_INTERFACE/U1_RX/U1_FSM/current_state_reg[2]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.19
  --------------------------------------------------------------------------
  slack (MET)                                                        0.15


  Startpoint: U3_UART_INTERFACE/U1_RX/U0_DESER/de_serializer_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U3_UART_INTERFACE/U1_RX/U0_DESER/de_serializer_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U3_UART_INTERFACE/U1_RX/U0_DESER/de_serializer_reg[0]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U3_UART_INTERFACE/U1_RX/U0_DESER/de_serializer_reg[0]/Q (SDFFRQX2M)
                                                          0.15       0.15 r
  U3_UART_INTERFACE/U1_RX/U0_DESER/U11/Y (OAI2BB2X1M)     0.06       0.21 r
  U3_UART_INTERFACE/U1_RX/U0_DESER/de_serializer_reg[0]/D (SDFFRQX2M)
                                                          0.00       0.21 r
  data arrival time                                                  0.21

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U3_UART_INTERFACE/U1_RX/U0_DESER/de_serializer_reg[0]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.05       0.05
  data required time                                                 0.05
  --------------------------------------------------------------------------
  data required time                                                 0.05
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.16


  Startpoint: U3_UART_INTERFACE/U1_RX/U0_EB_COUNTER/edge_cnt_reg_reg[2]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U3_UART_INTERFACE/U1_RX/U0_EB_COUNTER/edge_cnt_reg_reg[3]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U3_UART_INTERFACE/U1_RX/U0_EB_COUNTER/edge_cnt_reg_reg[2]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U3_UART_INTERFACE/U1_RX/U0_EB_COUNTER/edge_cnt_reg_reg[2]/Q (SDFFRQX2M)
                                                          0.20       0.20 r
  U3_UART_INTERFACE/U1_RX/U0_EB_COUNTER/edge_cnt_reg_reg[3]/SI (SDFFRQX2M)
                                                          0.00       0.20 r
  data arrival time                                                  0.20

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U3_UART_INTERFACE/U1_RX/U0_EB_COUNTER/edge_cnt_reg_reg[3]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.20
  --------------------------------------------------------------------------
  slack (MET)                                                        0.16


  Startpoint: U3_UART_INTERFACE/U1_RX/U0_EB_COUNTER/edge_cnt_reg_reg[1]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U3_UART_INTERFACE/U1_RX/U0_EB_COUNTER/edge_cnt_reg_reg[2]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U3_UART_INTERFACE/U1_RX/U0_EB_COUNTER/edge_cnt_reg_reg[1]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U3_UART_INTERFACE/U1_RX/U0_EB_COUNTER/edge_cnt_reg_reg[1]/Q (SDFFRQX2M)
                                                          0.20       0.20 r
  U3_UART_INTERFACE/U1_RX/U0_EB_COUNTER/edge_cnt_reg_reg[2]/SI (SDFFRQX2M)
                                                          0.00       0.20 r
  data arrival time                                                  0.20

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U3_UART_INTERFACE/U1_RX/U0_EB_COUNTER/edge_cnt_reg_reg[2]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.20
  --------------------------------------------------------------------------
  slack (MET)                                                        0.16


  Startpoint: U3_UART_INTERFACE/U1_RX/U0_DATA_SAMP/samples_reg[1]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U3_UART_INTERFACE/U1_RX/U0_DATA_SAMP/samples_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U3_UART_INTERFACE/U1_RX/U0_DATA_SAMP/samples_reg[1]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U3_UART_INTERFACE/U1_RX/U0_DATA_SAMP/samples_reg[1]/Q (SDFFRQX2M)
                                                          0.15       0.15 r
  U3_UART_INTERFACE/U1_RX/U0_DATA_SAMP/U43/Y (CLKNAND2X2M)
                                                          0.03       0.18 f
  U3_UART_INTERFACE/U1_RX/U0_DATA_SAMP/U34/Y (MXI2X1M)
                                                          0.04       0.22 r
  U3_UART_INTERFACE/U1_RX/U0_DATA_SAMP/samples_reg[1]/D (SDFFRQX2M)
                                                          0.00       0.22 r
  data arrival time                                                  0.22

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U3_UART_INTERFACE/U1_RX/U0_DATA_SAMP/samples_reg[1]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.05       0.05
  data required time                                                 0.05
  --------------------------------------------------------------------------
  data required time                                                 0.05
  data arrival time                                                 -0.22
  --------------------------------------------------------------------------
  slack (MET)                                                        0.17


  Startpoint: U3_UART_INTERFACE/U1_RX/U0_EB_COUNTER/bit_cnt_reg_reg[2]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U3_UART_INTERFACE/U1_RX/U0_EB_COUNTER/edge_cnt_reg_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U3_UART_INTERFACE/U1_RX/U0_EB_COUNTER/bit_cnt_reg_reg[2]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U3_UART_INTERFACE/U1_RX/U0_EB_COUNTER/bit_cnt_reg_reg[2]/Q (SDFFRQX2M)
                                                          0.18       0.18 f
  U3_UART_INTERFACE/U1_RX/U0_EB_COUNTER/U14/Y (INVX2M)
                                                          0.04       0.21 r
  U3_UART_INTERFACE/U1_RX/U0_EB_COUNTER/edge_cnt_reg_reg[0]/SI (SDFFRQX2M)
                                                          0.00       0.21 r
  data arrival time                                                  0.21

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U3_UART_INTERFACE/U1_RX/U0_EB_COUNTER/edge_cnt_reg_reg[0]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.17


  Startpoint: U3_UART_INTERFACE/U1_RX/U0_DESER/de_serializer_reg[5]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U3_UART_INTERFACE/U1_RX/U0_DESER/de_serializer_reg[6]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U3_UART_INTERFACE/U1_RX/U0_DESER/de_serializer_reg[5]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U3_UART_INTERFACE/U1_RX/U0_DESER/de_serializer_reg[5]/Q (SDFFRQX2M)
                                                          0.18       0.18 f
  U3_UART_INTERFACE/U1_RX/U0_DESER/U26/Y (INVX2M)         0.04       0.21 r
  U3_UART_INTERFACE/U1_RX/U0_DESER/de_serializer_reg[6]/SI (SDFFRQX2M)
                                                          0.00       0.21 r
  data arrival time                                                  0.21

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U3_UART_INTERFACE/U1_RX/U0_DESER/de_serializer_reg[6]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.17


  Startpoint: U3_UART_INTERFACE/U1_RX/U0_DESER/de_serializer_reg[1]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U3_UART_INTERFACE/U1_RX/U0_DESER/de_serializer_reg[2]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U3_UART_INTERFACE/U1_RX/U0_DESER/de_serializer_reg[1]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U3_UART_INTERFACE/U1_RX/U0_DESER/de_serializer_reg[1]/Q (SDFFRQX2M)
                                                          0.18       0.18 f
  U3_UART_INTERFACE/U1_RX/U0_DESER/U16/Y (INVX2M)         0.04       0.21 r
  U3_UART_INTERFACE/U1_RX/U0_DESER/de_serializer_reg[2]/SI (SDFFRQX2M)
                                                          0.00       0.21 r
  data arrival time                                                  0.21

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U3_UART_INTERFACE/U1_RX/U0_DESER/de_serializer_reg[2]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.17


  Startpoint: U3_UART_INTERFACE/U1_RX/U0_DESER/de_serializer_reg[4]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U3_UART_INTERFACE/U1_RX/U0_DESER/de_serializer_reg[5]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U3_UART_INTERFACE/U1_RX/U0_DESER/de_serializer_reg[4]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U3_UART_INTERFACE/U1_RX/U0_DESER/de_serializer_reg[4]/Q (SDFFRQX2M)
                                                          0.18       0.18 f
  U3_UART_INTERFACE/U1_RX/U0_DESER/U17/Y (INVX2M)         0.04       0.21 r
  U3_UART_INTERFACE/U1_RX/U0_DESER/de_serializer_reg[5]/SI (SDFFRQX2M)
                                                          0.00       0.21 r
  data arrival time                                                  0.21

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U3_UART_INTERFACE/U1_RX/U0_DESER/de_serializer_reg[5]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.17


  Startpoint: U3_UART_INTERFACE/U1_RX/U0_DESER/de_serializer_reg[7]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U3_UART_INTERFACE/U1_RX/U0_EB_COUNTER/bit_cnt_reg_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U3_UART_INTERFACE/U1_RX/U0_DESER/de_serializer_reg[7]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U3_UART_INTERFACE/U1_RX/U0_DESER/de_serializer_reg[7]/Q (SDFFRQX2M)
                                                          0.18       0.18 f
  U3_UART_INTERFACE/U1_RX/U0_DESER/U14/Y (INVX2M)         0.04       0.21 r
  U3_UART_INTERFACE/U1_RX/U0_DESER/test_so (RX_DESERIALIZER_test_1)
                                                          0.00       0.21 r
  U3_UART_INTERFACE/U1_RX/U0_EB_COUNTER/test_si (RX_EDGE_BIT_COUNTER_test_1)
                                                          0.00       0.21 r
  U3_UART_INTERFACE/U1_RX/U0_EB_COUNTER/bit_cnt_reg_reg[0]/SI (SDFFRQX2M)
                                                          0.00       0.21 r
  data arrival time                                                  0.21

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U3_UART_INTERFACE/U1_RX/U0_EB_COUNTER/bit_cnt_reg_reg[0]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.17


  Startpoint: U3_UART_INTERFACE/U1_RX/U0_DESER/de_serializer_reg[3]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U3_UART_INTERFACE/U1_RX/U0_DESER/de_serializer_reg[4]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U3_UART_INTERFACE/U1_RX/U0_DESER/de_serializer_reg[3]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U3_UART_INTERFACE/U1_RX/U0_DESER/de_serializer_reg[3]/Q (SDFFRQX2M)
                                                          0.18       0.18 f
  U3_UART_INTERFACE/U1_RX/U0_DESER/U15/Y (INVX2M)         0.04       0.21 r
  U3_UART_INTERFACE/U1_RX/U0_DESER/de_serializer_reg[4]/SI (SDFFRQX2M)
                                                          0.00       0.21 r
  data arrival time                                                  0.21

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U3_UART_INTERFACE/U1_RX/U0_DESER/de_serializer_reg[4]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.17


  Startpoint: U3_UART_INTERFACE/U0_TX/U0_SER/count_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U3_UART_INTERFACE/U0_TX/U0_SER/serializer_reg[0]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U3_UART_INTERFACE/U0_TX/U0_SER/count_reg[2]/CK (SDFFRX1M)
                                                          0.00       0.00 r
  U3_UART_INTERFACE/U0_TX/U0_SER/count_reg[2]/QN (SDFFRX1M)
                                                          0.12       0.12 r
  U3_UART_INTERFACE/U0_TX/U0_SER/serializer_reg[0]/SI (SDFFRQX1M)
                                                          0.00       0.12 r
  data arrival time                                                  0.12

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U3_UART_INTERFACE/U0_TX/U0_SER/serializer_reg[0]/CK (SDFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.12
  --------------------------------------------------------------------------
  slack (MET)                                                        0.08


  Startpoint: U4_ASYNCHRONOUS_FIFO/U1_READ_BLOCK/read_pointer_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U4_ASYNCHRONOUS_FIFO/U1_READ_BLOCK/read_pointer_reg[1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U4_ASYNCHRONOUS_FIFO/U1_READ_BLOCK/read_pointer_reg[0]/CK (SDFFRX1M)
                                                          0.00       0.00 r
  U4_ASYNCHRONOUS_FIFO/U1_READ_BLOCK/read_pointer_reg[0]/QN (SDFFRX1M)
                                                          0.12       0.12 r
  U4_ASYNCHRONOUS_FIFO/U1_READ_BLOCK/read_pointer_reg[1]/SI (SDFFRX1M)
                                                          0.00       0.12 r
  data arrival time                                                  0.12

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U4_ASYNCHRONOUS_FIFO/U1_READ_BLOCK/read_pointer_reg[1]/CK (SDFFRX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -0.12
  --------------------------------------------------------------------------
  slack (MET)                                                        0.08


  Startpoint: U4_ASYNCHRONOUS_FIFO/U4_WR_RD_SYNC/sync_chain_reg[2][1]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U4_ASYNCHRONOUS_FIFO/U4_WR_RD_SYNC/sync_chain_reg[2][0]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U4_ASYNCHRONOUS_FIFO/U4_WR_RD_SYNC/sync_chain_reg[2][1]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U4_ASYNCHRONOUS_FIFO/U4_WR_RD_SYNC/sync_chain_reg[2][1]/Q (SDFFRQX2M)
                                                          0.14       0.14 r
  U4_ASYNCHRONOUS_FIFO/U4_WR_RD_SYNC/sync_chain_reg[2][0]/D (SDFFRQX2M)
                                                          0.00       0.14 r
  data arrival time                                                  0.14

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U4_ASYNCHRONOUS_FIFO/U4_WR_RD_SYNC/sync_chain_reg[2][0]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.05       0.05
  data required time                                                 0.05
  --------------------------------------------------------------------------
  data required time                                                 0.05
  data arrival time                                                 -0.14
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: U4_ASYNCHRONOUS_FIFO/U4_WR_RD_SYNC/sync_chain_reg[0][1]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U4_ASYNCHRONOUS_FIFO/U4_WR_RD_SYNC/sync_chain_reg[0][0]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U4_ASYNCHRONOUS_FIFO/U4_WR_RD_SYNC/sync_chain_reg[0][1]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U4_ASYNCHRONOUS_FIFO/U4_WR_RD_SYNC/sync_chain_reg[0][1]/Q (SDFFRQX2M)
                                                          0.14       0.14 r
  U4_ASYNCHRONOUS_FIFO/U4_WR_RD_SYNC/sync_chain_reg[0][0]/D (SDFFRQX2M)
                                                          0.00       0.14 r
  data arrival time                                                  0.14

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U4_ASYNCHRONOUS_FIFO/U4_WR_RD_SYNC/sync_chain_reg[0][0]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.05       0.05
  data required time                                                 0.05
  --------------------------------------------------------------------------
  data required time                                                 0.05
  data arrival time                                                 -0.14
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: U4_ASYNCHRONOUS_FIFO/U4_WR_RD_SYNC/sync_chain_reg[1][1]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U4_ASYNCHRONOUS_FIFO/U4_WR_RD_SYNC/sync_chain_reg[1][0]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U4_ASYNCHRONOUS_FIFO/U4_WR_RD_SYNC/sync_chain_reg[1][1]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U4_ASYNCHRONOUS_FIFO/U4_WR_RD_SYNC/sync_chain_reg[1][1]/Q (SDFFRQX2M)
                                                          0.14       0.14 r
  U4_ASYNCHRONOUS_FIFO/U4_WR_RD_SYNC/sync_chain_reg[1][0]/D (SDFFRQX2M)
                                                          0.00       0.14 r
  data arrival time                                                  0.14

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U4_ASYNCHRONOUS_FIFO/U4_WR_RD_SYNC/sync_chain_reg[1][0]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.05       0.05
  data required time                                                 0.05
  --------------------------------------------------------------------------
  data required time                                                 0.05
  data arrival time                                                 -0.14
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: U3_UART_INTERFACE/U0_TX/U0_SER/count_reg[1]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U3_UART_INTERFACE/U0_TX/U0_SER/count_reg[2]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U3_UART_INTERFACE/U0_TX/U0_SER/count_reg[1]/CK (SDFFRX1M)
                                                          0.00       0.00 r
  U3_UART_INTERFACE/U0_TX/U0_SER/count_reg[1]/QN (SDFFRX1M)
                                                          0.13       0.13 r
  U3_UART_INTERFACE/U0_TX/U0_SER/count_reg[2]/SI (SDFFRX1M)
                                                          0.00       0.13 r
  data arrival time                                                  0.13

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U3_UART_INTERFACE/U0_TX/U0_SER/count_reg[2]/CK (SDFFRX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -0.13
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: U4_ASYNCHRONOUS_FIFO/U4_WR_RD_SYNC/sync_chain_reg[3][1]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U4_ASYNCHRONOUS_FIFO/U4_WR_RD_SYNC/sync_chain_reg[3][0]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U4_ASYNCHRONOUS_FIFO/U4_WR_RD_SYNC/sync_chain_reg[3][1]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U4_ASYNCHRONOUS_FIFO/U4_WR_RD_SYNC/sync_chain_reg[3][1]/Q (SDFFRQX2M)
                                                          0.14       0.14 r
  U4_ASYNCHRONOUS_FIFO/U4_WR_RD_SYNC/sync_chain_reg[3][0]/D (SDFFRQX1M)
                                                          0.00       0.14 r
  data arrival time                                                  0.14

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U4_ASYNCHRONOUS_FIFO/U4_WR_RD_SYNC/sync_chain_reg[3][0]/CK (SDFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.14
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: U4_ASYNCHRONOUS_FIFO/U4_WR_RD_SYNC/sync_chain_reg[0][1]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U4_ASYNCHRONOUS_FIFO/U4_WR_RD_SYNC/sync_chain_reg[1][0]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U4_ASYNCHRONOUS_FIFO/U4_WR_RD_SYNC/sync_chain_reg[0][1]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U4_ASYNCHRONOUS_FIFO/U4_WR_RD_SYNC/sync_chain_reg[0][1]/Q (SDFFRQX2M)
                                                          0.14       0.14 r
  U4_ASYNCHRONOUS_FIFO/U4_WR_RD_SYNC/sync_chain_reg[1][0]/SI (SDFFRQX2M)
                                                          0.00       0.14 r
  data arrival time                                                  0.14

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U4_ASYNCHRONOUS_FIFO/U4_WR_RD_SYNC/sync_chain_reg[1][0]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.14
  --------------------------------------------------------------------------
  slack (MET)                                                        0.10


  Startpoint: U4_ASYNCHRONOUS_FIFO/U4_WR_RD_SYNC/sync_chain_reg[1][1]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U4_ASYNCHRONOUS_FIFO/U4_WR_RD_SYNC/sync_chain_reg[2][0]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U4_ASYNCHRONOUS_FIFO/U4_WR_RD_SYNC/sync_chain_reg[1][1]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U4_ASYNCHRONOUS_FIFO/U4_WR_RD_SYNC/sync_chain_reg[1][1]/Q (SDFFRQX2M)
                                                          0.14       0.14 r
  U4_ASYNCHRONOUS_FIFO/U4_WR_RD_SYNC/sync_chain_reg[2][0]/SI (SDFFRQX2M)
                                                          0.00       0.14 r
  data arrival time                                                  0.14

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U4_ASYNCHRONOUS_FIFO/U4_WR_RD_SYNC/sync_chain_reg[2][0]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.14
  --------------------------------------------------------------------------
  slack (MET)                                                        0.10


  Startpoint: U4_ASYNCHRONOUS_FIFO/U4_WR_RD_SYNC/sync_chain_reg[3][1]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U5_RD_INC_PULSE_GEN/enable_flop_reg
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U4_ASYNCHRONOUS_FIFO/U4_WR_RD_SYNC/sync_chain_reg[3][1]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U4_ASYNCHRONOUS_FIFO/U4_WR_RD_SYNC/sync_chain_reg[3][1]/Q (SDFFRQX2M)
                                                          0.14       0.14 r
  U4_ASYNCHRONOUS_FIFO/U4_WR_RD_SYNC/test_so (ASYNC_FIFO_BIT_SYNC_NUM_STAGES2_BUS_WIDTH4_test_1)
                                                          0.00       0.14 r
  U4_ASYNCHRONOUS_FIFO/test_so2 (ASYNC_FIFO_DATA_WIDTH8_test_1)
                                                          0.00       0.14 r
  U5_RD_INC_PULSE_GEN/test_si (PULSE_GEN_test_1)          0.00       0.14 r
  U5_RD_INC_PULSE_GEN/enable_flop_reg/SI (SDFFRQX1M)      0.00       0.14 r
  data arrival time                                                  0.14

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U5_RD_INC_PULSE_GEN/enable_flop_reg/CK (SDFFRQX1M)      0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.14
  --------------------------------------------------------------------------
  slack (MET)                                                        0.10


  Startpoint: U4_ASYNCHRONOUS_FIFO/U4_WR_RD_SYNC/sync_chain_reg[2][1]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U4_ASYNCHRONOUS_FIFO/U4_WR_RD_SYNC/sync_chain_reg[3][0]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U4_ASYNCHRONOUS_FIFO/U4_WR_RD_SYNC/sync_chain_reg[2][1]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U4_ASYNCHRONOUS_FIFO/U4_WR_RD_SYNC/sync_chain_reg[2][1]/Q (SDFFRQX2M)
                                                          0.14       0.14 r
  U4_ASYNCHRONOUS_FIFO/U4_WR_RD_SYNC/sync_chain_reg[3][0]/SI (SDFFRQX1M)
                                                          0.00       0.14 r
  data arrival time                                                  0.14

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U4_ASYNCHRONOUS_FIFO/U4_WR_RD_SYNC/sync_chain_reg[3][0]/CK (SDFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.14
  --------------------------------------------------------------------------
  slack (MET)                                                        0.10


  Startpoint: U3_UART_INTERFACE/U0_TX/U0_FSM/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U3_UART_INTERFACE/U0_TX/U0_FSM/current_state_reg[1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U3_UART_INTERFACE/U0_TX/U0_FSM/current_state_reg[0]/CK (SDFFRX1M)
                                                          0.00       0.00 r
  U3_UART_INTERFACE/U0_TX/U0_FSM/current_state_reg[0]/QN (SDFFRX1M)
                                                          0.13       0.13 r
  U3_UART_INTERFACE/U0_TX/U0_FSM/current_state_reg[1]/SI (SDFFRX1M)
                                                          0.00       0.13 r
  data arrival time                                                  0.13

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U3_UART_INTERFACE/U0_TX/U0_FSM/current_state_reg[1]/CK (SDFFRX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -0.13
  --------------------------------------------------------------------------
  slack (MET)                                                        0.10


  Startpoint: U3_UART_INTERFACE/U0_TX/U0_FSM/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U3_UART_INTERFACE/U0_TX/U0_FSM/current_state_reg[2]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U3_UART_INTERFACE/U0_TX/U0_FSM/current_state_reg[1]/CK (SDFFRX1M)
                                                          0.00       0.00 r
  U3_UART_INTERFACE/U0_TX/U0_FSM/current_state_reg[1]/QN (SDFFRX1M)
                                                          0.13       0.13 r
  U3_UART_INTERFACE/U0_TX/U0_FSM/current_state_reg[2]/SI (SDFFRX1M)
                                                          0.00       0.13 r
  data arrival time                                                  0.13

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U3_UART_INTERFACE/U0_TX/U0_FSM/current_state_reg[2]/CK (SDFFRX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -0.13
  --------------------------------------------------------------------------
  slack (MET)                                                        0.10


  Startpoint: U4_ASYNCHRONOUS_FIFO/U4_WR_RD_SYNC/sync_chain_reg[0][0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U4_ASYNCHRONOUS_FIFO/U4_WR_RD_SYNC/sync_chain_reg[0][1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U4_ASYNCHRONOUS_FIFO/U4_WR_RD_SYNC/sync_chain_reg[0][0]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U4_ASYNCHRONOUS_FIFO/U4_WR_RD_SYNC/sync_chain_reg[0][0]/Q (SDFFRQX2M)
                                                          0.16       0.16 r
  U4_ASYNCHRONOUS_FIFO/U4_WR_RD_SYNC/sync_chain_reg[0][1]/SI (SDFFRQX2M)
                                                          0.00       0.16 r
  data arrival time                                                  0.16

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U4_ASYNCHRONOUS_FIFO/U4_WR_RD_SYNC/sync_chain_reg[0][1]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.16
  --------------------------------------------------------------------------
  slack (MET)                                                        0.12


  Startpoint: U3_UART_INTERFACE/U0_TX/U0_SER/serializer_reg[5]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U3_UART_INTERFACE/U0_TX/U0_SER/serializer_reg[6]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U3_UART_INTERFACE/U0_TX/U0_SER/serializer_reg[5]/CK (SDFFRQX1M)
                                                          0.00       0.00 r
  U3_UART_INTERFACE/U0_TX/U0_SER/serializer_reg[5]/Q (SDFFRQX1M)
                                                          0.16       0.16 r
  U3_UART_INTERFACE/U0_TX/U0_SER/serializer_reg[6]/SI (SDFFRQX1M)
                                                          0.00       0.16 r
  data arrival time                                                  0.16

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U3_UART_INTERFACE/U0_TX/U0_SER/serializer_reg[6]/CK (SDFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.16
  --------------------------------------------------------------------------
  slack (MET)                                                        0.12


  Startpoint: U3_UART_INTERFACE/U0_TX/U0_SER/serializer_reg[4]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U3_UART_INTERFACE/U0_TX/U0_SER/serializer_reg[5]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U3_UART_INTERFACE/U0_TX/U0_SER/serializer_reg[4]/CK (SDFFRQX1M)
                                                          0.00       0.00 r
  U3_UART_INTERFACE/U0_TX/U0_SER/serializer_reg[4]/Q (SDFFRQX1M)
                                                          0.16       0.16 r
  U3_UART_INTERFACE/U0_TX/U0_SER/serializer_reg[5]/SI (SDFFRQX1M)
                                                          0.00       0.16 r
  data arrival time                                                  0.16

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U3_UART_INTERFACE/U0_TX/U0_SER/serializer_reg[5]/CK (SDFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.16
  --------------------------------------------------------------------------
  slack (MET)                                                        0.12


  Startpoint: U3_UART_INTERFACE/U0_TX/U0_SER/serializer_reg[3]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U3_UART_INTERFACE/U0_TX/U0_SER/serializer_reg[4]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U3_UART_INTERFACE/U0_TX/U0_SER/serializer_reg[3]/CK (SDFFRQX1M)
                                                          0.00       0.00 r
  U3_UART_INTERFACE/U0_TX/U0_SER/serializer_reg[3]/Q (SDFFRQX1M)
                                                          0.16       0.16 r
  U3_UART_INTERFACE/U0_TX/U0_SER/serializer_reg[4]/SI (SDFFRQX1M)
                                                          0.00       0.16 r
  data arrival time                                                  0.16

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U3_UART_INTERFACE/U0_TX/U0_SER/serializer_reg[4]/CK (SDFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.16
  --------------------------------------------------------------------------
  slack (MET)                                                        0.12


  Startpoint: U3_UART_INTERFACE/U0_TX/U0_SER/serializer_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U3_UART_INTERFACE/U0_TX/U0_SER/serializer_reg[3]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U3_UART_INTERFACE/U0_TX/U0_SER/serializer_reg[2]/CK (SDFFRQX1M)
                                                          0.00       0.00 r
  U3_UART_INTERFACE/U0_TX/U0_SER/serializer_reg[2]/Q (SDFFRQX1M)
                                                          0.16       0.16 r
  U3_UART_INTERFACE/U0_TX/U0_SER/serializer_reg[3]/SI (SDFFRQX1M)
                                                          0.00       0.16 r
  data arrival time                                                  0.16

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U3_UART_INTERFACE/U0_TX/U0_SER/serializer_reg[3]/CK (SDFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.16
  --------------------------------------------------------------------------
  slack (MET)                                                        0.12


  Startpoint: U3_UART_INTERFACE/U0_TX/U0_SER/serializer_reg[6]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U3_UART_INTERFACE/U0_TX/U0_SER/serializer_reg[7]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U3_UART_INTERFACE/U0_TX/U0_SER/serializer_reg[6]/CK (SDFFRQX1M)
                                                          0.00       0.00 r
  U3_UART_INTERFACE/U0_TX/U0_SER/serializer_reg[6]/Q (SDFFRQX1M)
                                                          0.16       0.16 r
  U3_UART_INTERFACE/U0_TX/U0_SER/serializer_reg[7]/SI (SDFFRQX1M)
                                                          0.00       0.16 r
  data arrival time                                                  0.16

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U3_UART_INTERFACE/U0_TX/U0_SER/serializer_reg[7]/CK (SDFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.16
  --------------------------------------------------------------------------
  slack (MET)                                                        0.12


  Startpoint: U3_UART_INTERFACE/U0_TX/U0_PAR_CALC/par_bit_reg
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U3_UART_INTERFACE/U0_TX/U0_SER/count_reg[0]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U3_UART_INTERFACE/U0_TX/U0_PAR_CALC/par_bit_reg/CK (SDFFRQX1M)
                                                          0.00       0.00 r
  U3_UART_INTERFACE/U0_TX/U0_PAR_CALC/par_bit_reg/Q (SDFFRQX1M)
                                                          0.16       0.16 r
  U3_UART_INTERFACE/U0_TX/U0_PAR_CALC/par_bit (TX_PARITY_CALC_test_1)
                                                          0.00       0.16 r
  U3_UART_INTERFACE/U0_TX/U0_SER/test_si (TX_SERIALIZER_test_1)
                                                          0.00       0.16 r
  U3_UART_INTERFACE/U0_TX/U0_SER/count_reg[0]/SI (SDFFRQX1M)
                                                          0.00       0.16 r
  data arrival time                                                  0.16

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U3_UART_INTERFACE/U0_TX/U0_SER/count_reg[0]/CK (SDFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.16
  --------------------------------------------------------------------------
  slack (MET)                                                        0.12


  Startpoint: U8_UART_RST_SYNC/sync_chain_reg[1]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U8_UART_RST_SYNC/sync_chain_reg[0]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U8_UART_RST_SYNC/sync_chain_reg[1]/CK (SDFFRQX2M)       0.00       0.00 r
  U8_UART_RST_SYNC/sync_chain_reg[1]/Q (SDFFRQX2M)        0.14       0.14 r
  U8_UART_RST_SYNC/sync_chain_reg[0]/D (SDFFRQX1M)        0.00       0.14 r
  data arrival time                                                  0.14

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U8_UART_RST_SYNC/sync_chain_reg[0]/CK (SDFFRQX1M)       0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.14
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: U8_UART_RST_SYNC/sync_chain_reg[1]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U9_RX_CLK_DIV/count_reg[0]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U8_UART_RST_SYNC/sync_chain_reg[1]/CK (SDFFRQX2M)       0.00       0.00 r
  U8_UART_RST_SYNC/sync_chain_reg[1]/Q (SDFFRQX2M)        0.14       0.14 r
  U8_UART_RST_SYNC/test_so (RST_SYNC_NUM_STAGES2_test_1)
                                                          0.00       0.14 r
  U9_RX_CLK_DIV/test_si (CLK_DIV_DIV_RATIO_WIDTH8_test_0)
                                                          0.00       0.14 r
  U9_RX_CLK_DIV/count_reg[0]/SI (SDFFRQX2M)               0.00       0.14 r
  data arrival time                                                  0.14

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U9_RX_CLK_DIV/count_reg[0]/CK (SDFFRQX2M)               0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.14
  --------------------------------------------------------------------------
  slack (MET)                                                        0.10


  Startpoint: U8_UART_RST_SYNC/sync_chain_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U8_UART_RST_SYNC/sync_chain_reg[1]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U8_UART_RST_SYNC/sync_chain_reg[0]/CK (SDFFRQX1M)       0.00       0.00 r
  U8_UART_RST_SYNC/sync_chain_reg[0]/Q (SDFFRQX1M)        0.15       0.15 r
  U8_UART_RST_SYNC/sync_chain_reg[1]/SI (SDFFRQX2M)       0.00       0.15 r
  data arrival time                                                  0.15

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U8_UART_RST_SYNC/sync_chain_reg[1]/CK (SDFFRQX2M)       0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.15
  --------------------------------------------------------------------------
  slack (MET)                                                        0.11


  Startpoint: U9_RX_CLK_DIV/count_reg[6]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U9_RX_CLK_DIV/div_clk_reg
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U9_RX_CLK_DIV/count_reg[6]/CK (SDFFRQX2M)               0.00       0.00 r
  U9_RX_CLK_DIV/count_reg[6]/Q (SDFFRQX2M)                0.16       0.16 r
  U9_RX_CLK_DIV/div_clk_reg/SI (SDFFRQX1M)                0.00       0.16 r
  data arrival time                                                  0.16

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U9_RX_CLK_DIV/div_clk_reg/CK (SDFFRQX1M)                0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -0.16
  --------------------------------------------------------------------------
  slack (MET)                                                        0.13


  Startpoint: U10_TX_CLK_DIV/count_reg[6]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U10_TX_CLK_DIV/div_clk_reg
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U10_TX_CLK_DIV/count_reg[6]/CK (SDFFRQX2M)              0.00       0.00 r
  U10_TX_CLK_DIV/count_reg[6]/Q (SDFFRQX2M)               0.16       0.16 r
  U10_TX_CLK_DIV/div_clk_reg/SI (SDFFRQX1M)               0.00       0.16 r
  data arrival time                                                  0.16

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U10_TX_CLK_DIV/div_clk_reg/CK (SDFFRQX1M)               0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -0.16
  --------------------------------------------------------------------------
  slack (MET)                                                        0.13


  Startpoint: U9_RX_CLK_DIV/count_reg[5]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U9_RX_CLK_DIV/count_reg[6]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U9_RX_CLK_DIV/count_reg[5]/CK (SDFFRQX2M)               0.00       0.00 r
  U9_RX_CLK_DIV/count_reg[5]/Q (SDFFRQX2M)                0.16       0.16 r
  U9_RX_CLK_DIV/count_reg[6]/SI (SDFFRQX2M)               0.00       0.16 r
  data arrival time                                                  0.16

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U9_RX_CLK_DIV/count_reg[6]/CK (SDFFRQX2M)               0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.16
  --------------------------------------------------------------------------
  slack (MET)                                                        0.13


  Startpoint: U9_RX_CLK_DIV/count_reg[4]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U9_RX_CLK_DIV/count_reg[5]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U9_RX_CLK_DIV/count_reg[4]/CK (SDFFRQX2M)               0.00       0.00 r
  U9_RX_CLK_DIV/count_reg[4]/Q (SDFFRQX2M)                0.16       0.16 r
  U9_RX_CLK_DIV/count_reg[5]/SI (SDFFRQX2M)               0.00       0.16 r
  data arrival time                                                  0.16

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U9_RX_CLK_DIV/count_reg[5]/CK (SDFFRQX2M)               0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.16
  --------------------------------------------------------------------------
  slack (MET)                                                        0.13


  Startpoint: U9_RX_CLK_DIV/count_reg[3]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U9_RX_CLK_DIV/count_reg[4]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U9_RX_CLK_DIV/count_reg[3]/CK (SDFFRQX2M)               0.00       0.00 r
  U9_RX_CLK_DIV/count_reg[3]/Q (SDFFRQX2M)                0.16       0.16 r
  U9_RX_CLK_DIV/count_reg[4]/SI (SDFFRQX2M)               0.00       0.16 r
  data arrival time                                                  0.16

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U9_RX_CLK_DIV/count_reg[4]/CK (SDFFRQX2M)               0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.16
  --------------------------------------------------------------------------
  slack (MET)                                                        0.13


  Startpoint: U10_TX_CLK_DIV/count_reg[5]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U10_TX_CLK_DIV/count_reg[6]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U10_TX_CLK_DIV/count_reg[5]/CK (SDFFRQX2M)              0.00       0.00 r
  U10_TX_CLK_DIV/count_reg[5]/Q (SDFFRQX2M)               0.16       0.16 r
  U10_TX_CLK_DIV/count_reg[6]/SI (SDFFRQX2M)              0.00       0.16 r
  data arrival time                                                  0.16

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U10_TX_CLK_DIV/count_reg[6]/CK (SDFFRQX2M)              0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.16
  --------------------------------------------------------------------------
  slack (MET)                                                        0.13


  Startpoint: U10_TX_CLK_DIV/count_reg[4]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U10_TX_CLK_DIV/count_reg[5]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U10_TX_CLK_DIV/count_reg[4]/CK (SDFFRQX2M)              0.00       0.00 r
  U10_TX_CLK_DIV/count_reg[4]/Q (SDFFRQX2M)               0.16       0.16 r
  U10_TX_CLK_DIV/count_reg[5]/SI (SDFFRQX2M)              0.00       0.16 r
  data arrival time                                                  0.16

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U10_TX_CLK_DIV/count_reg[5]/CK (SDFFRQX2M)              0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.16
  --------------------------------------------------------------------------
  slack (MET)                                                        0.13


  Startpoint: U10_TX_CLK_DIV/count_reg[3]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U10_TX_CLK_DIV/count_reg[4]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U10_TX_CLK_DIV/count_reg[3]/CK (SDFFRQX2M)              0.00       0.00 r
  U10_TX_CLK_DIV/count_reg[3]/Q (SDFFRQX2M)               0.16       0.16 r
  U10_TX_CLK_DIV/count_reg[4]/SI (SDFFRQX2M)              0.00       0.16 r
  data arrival time                                                  0.16

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U10_TX_CLK_DIV/count_reg[4]/CK (SDFFRQX2M)              0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.16
  --------------------------------------------------------------------------
  slack (MET)                                                        0.13


  Startpoint: U9_RX_CLK_DIV/count_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U9_RX_CLK_DIV/count_reg[3]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U9_RX_CLK_DIV/count_reg[2]/CK (SDFFRQX2M)               0.00       0.00 r
  U9_RX_CLK_DIV/count_reg[2]/Q (SDFFRQX2M)                0.16       0.16 r
  U9_RX_CLK_DIV/count_reg[3]/SI (SDFFRQX2M)               0.00       0.16 r
  data arrival time                                                  0.16

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U9_RX_CLK_DIV/count_reg[3]/CK (SDFFRQX2M)               0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.16
  --------------------------------------------------------------------------
  slack (MET)                                                        0.13


  Startpoint: U10_TX_CLK_DIV/count_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U10_TX_CLK_DIV/count_reg[3]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U10_TX_CLK_DIV/count_reg[2]/CK (SDFFRQX2M)              0.00       0.00 r
  U10_TX_CLK_DIV/count_reg[2]/Q (SDFFRQX2M)               0.16       0.16 r
  U10_TX_CLK_DIV/count_reg[3]/SI (SDFFRQX2M)              0.00       0.16 r
  data arrival time                                                  0.16

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U10_TX_CLK_DIV/count_reg[3]/CK (SDFFRQX2M)              0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.16
  --------------------------------------------------------------------------
  slack (MET)                                                        0.13


  Startpoint: U9_RX_CLK_DIV/count_reg[1]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U9_RX_CLK_DIV/count_reg[2]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U9_RX_CLK_DIV/count_reg[1]/CK (SDFFRQX2M)               0.00       0.00 r
  U9_RX_CLK_DIV/count_reg[1]/Q (SDFFRQX2M)                0.17       0.17 r
  U9_RX_CLK_DIV/count_reg[2]/SI (SDFFRQX2M)               0.00       0.17 r
  data arrival time                                                  0.17

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U9_RX_CLK_DIV/count_reg[2]/CK (SDFFRQX2M)               0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.17
  --------------------------------------------------------------------------
  slack (MET)                                                        0.14


  Startpoint: U10_TX_CLK_DIV/count_reg[1]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U10_TX_CLK_DIV/count_reg[2]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U10_TX_CLK_DIV/count_reg[1]/CK (SDFFRQX2M)              0.00       0.00 r
  U10_TX_CLK_DIV/count_reg[1]/Q (SDFFRQX2M)               0.17       0.17 r
  U10_TX_CLK_DIV/count_reg[2]/SI (SDFFRQX2M)              0.00       0.17 r
  data arrival time                                                  0.17

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U10_TX_CLK_DIV/count_reg[2]/CK (SDFFRQX2M)              0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.17
  --------------------------------------------------------------------------
  slack (MET)                                                        0.14


  Startpoint: U9_RX_CLK_DIV/div_clk_reg
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U10_TX_CLK_DIV/count_reg[0]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U9_RX_CLK_DIV/div_clk_reg/CK (SDFFRQX1M)                0.00       0.00 r
  U9_RX_CLK_DIV/div_clk_reg/Q (SDFFRQX1M)                 0.18       0.18 r
  U9_RX_CLK_DIV/test_so (CLK_DIV_DIV_RATIO_WIDTH8_test_0)
                                                          0.00       0.18 r
  U10_TX_CLK_DIV/test_si (CLK_DIV_DIV_RATIO_WIDTH8_test_1)
                                                          0.00       0.18 r
  U10_TX_CLK_DIV/count_reg[0]/SI (SDFFRQX2M)              0.00       0.18 r
  data arrival time                                                  0.18

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U10_TX_CLK_DIV/count_reg[0]/CK (SDFFRQX2M)              0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.18
  --------------------------------------------------------------------------
  slack (MET)                                                        0.15


  Startpoint: U9_RX_CLK_DIV/count_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U9_RX_CLK_DIV/count_reg[1]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U9_RX_CLK_DIV/count_reg[0]/CK (SDFFRQX2M)               0.00       0.00 r
  U9_RX_CLK_DIV/count_reg[0]/Q (SDFFRQX2M)                0.19       0.19 f
  U9_RX_CLK_DIV/U19/Y (INVX2M)                            0.04       0.23 r
  U9_RX_CLK_DIV/count_reg[1]/SI (SDFFRQX2M)               0.00       0.23 r
  data arrival time                                                  0.23

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U9_RX_CLK_DIV/count_reg[1]/CK (SDFFRQX2M)               0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        0.19


  Startpoint: U10_TX_CLK_DIV/count_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U10_TX_CLK_DIV/count_reg[1]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U10_TX_CLK_DIV/count_reg[0]/CK (SDFFRQX2M)              0.00       0.00 r
  U10_TX_CLK_DIV/count_reg[0]/Q (SDFFRQX2M)               0.19       0.19 f
  U10_TX_CLK_DIV/U18/Y (INVX2M)                           0.04       0.23 r
  U10_TX_CLK_DIV/count_reg[1]/SI (SDFFRQX2M)              0.00       0.23 r
  data arrival time                                                  0.23

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U10_TX_CLK_DIV/count_reg[1]/CK (SDFFRQX2M)              0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        0.19


  Startpoint: U9_RX_CLK_DIV/div_clk_reg
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U9_RX_CLK_DIV/div_clk_reg
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U9_RX_CLK_DIV/div_clk_reg/CK (SDFFRQX1M)                0.00       0.00 r
  U9_RX_CLK_DIV/div_clk_reg/Q (SDFFRQX1M)                 0.18       0.18 r
  U9_RX_CLK_DIV/U17/Y (CLKXOR2X2M)                        0.06       0.24 r
  U9_RX_CLK_DIV/div_clk_reg/D (SDFFRQX1M)                 0.00       0.24 r
  data arrival time                                                  0.24

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U9_RX_CLK_DIV/div_clk_reg/CK (SDFFRQX1M)                0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.24
  --------------------------------------------------------------------------
  slack (MET)                                                        0.20


  Startpoint: U10_TX_CLK_DIV/div_clk_reg
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U10_TX_CLK_DIV/div_clk_reg
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U10_TX_CLK_DIV/div_clk_reg/CK (SDFFRQX1M)               0.00       0.00 r
  U10_TX_CLK_DIV/div_clk_reg/Q (SDFFRQX1M)                0.19       0.19 r
  U10_TX_CLK_DIV/U16/Y (CLKXOR2X2M)                       0.06       0.25 r
  U10_TX_CLK_DIV/div_clk_reg/D (SDFFRQX1M)                0.00       0.25 r
  data arrival time                                                  0.25

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U10_TX_CLK_DIV/div_clk_reg/CK (SDFFRQX1M)               0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.25
  --------------------------------------------------------------------------
  slack (MET)                                                        0.21


  Startpoint: U3_UART_INTERFACE/U0_TX/U0_SER/count_reg[2]
              (rising edge-triggered flip-flop clocked by scan_clk)
  Endpoint: U3_UART_INTERFACE/U0_TX/U0_SER/serializer_reg[0]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: scan_clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U3_UART_INTERFACE/U0_TX/U0_SER/count_reg[2]/CK (SDFFRX1M)
                                                          0.00       0.00 r
  U3_UART_INTERFACE/U0_TX/U0_SER/count_reg[2]/QN (SDFFRX1M)
                                                          0.12       0.12 r
  U3_UART_INTERFACE/U0_TX/U0_SER/serializer_reg[0]/SI (SDFFRQX1M)
                                                          0.00       0.12 r
  data arrival time                                                  0.12

  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U3_UART_INTERFACE/U0_TX/U0_SER/serializer_reg[0]/CK (SDFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.12
  --------------------------------------------------------------------------
  slack (MET)                                                        0.08


  Startpoint: U2_CONTROLLER/present_state_reg[4]
              (rising edge-triggered flip-flop clocked by scan_clk)
  Endpoint: U3_UART_INTERFACE/U0_TX/U0_FSM/current_state_reg[0]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: scan_clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U2_CONTROLLER/present_state_reg[4]/CK (SDFFRX1M)        0.00       0.00 r
  U2_CONTROLLER/present_state_reg[4]/QN (SDFFRX1M)        0.12       0.12 r
  U2_CONTROLLER/test_so2 (SYS_CTRL_DATA_WIDTH8_ADDR_WIDTH4_ALU_FUN_WIDTH4_test_1)
                                                          0.00       0.12 r
  U3_UART_INTERFACE/test_si1 (UART_DATA_WIDTH8_test_1)
                                                          0.00       0.12 r
  U3_UART_INTERFACE/U0_TX/test_si1 (UART_TX_test_1)       0.00       0.12 r
  U3_UART_INTERFACE/U0_TX/U0_FSM/test_si (TX_FSM_test_1)
                                                          0.00       0.12 r
  U3_UART_INTERFACE/U0_TX/U0_FSM/current_state_reg[0]/SI (SDFFRX1M)
                                                          0.00       0.12 r
  data arrival time                                                  0.12

  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U3_UART_INTERFACE/U0_TX/U0_FSM/current_state_reg[0]/CK (SDFFRX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.12
  --------------------------------------------------------------------------
  slack (MET)                                                        0.08


  Startpoint: U4_ASYNCHRONOUS_FIFO/U1_READ_BLOCK/read_pointer_reg[0]
              (rising edge-triggered flip-flop clocked by scan_clk)
  Endpoint: U4_ASYNCHRONOUS_FIFO/U1_READ_BLOCK/read_pointer_reg[1]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: scan_clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U4_ASYNCHRONOUS_FIFO/U1_READ_BLOCK/read_pointer_reg[0]/CK (SDFFRX1M)
                                                          0.00       0.00 r
  U4_ASYNCHRONOUS_FIFO/U1_READ_BLOCK/read_pointer_reg[0]/QN (SDFFRX1M)
                                                          0.12       0.12 r
  U4_ASYNCHRONOUS_FIFO/U1_READ_BLOCK/read_pointer_reg[1]/SI (SDFFRX1M)
                                                          0.00       0.12 r
  data arrival time                                                  0.12

  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U4_ASYNCHRONOUS_FIFO/U1_READ_BLOCK/read_pointer_reg[1]/CK (SDFFRX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -0.12
  --------------------------------------------------------------------------
  slack (MET)                                                        0.08


  Startpoint: U4_ASYNCHRONOUS_FIFO/U4_WR_RD_SYNC/sync_chain_reg[2][1]
              (rising edge-triggered flip-flop clocked by scan_clk)
  Endpoint: U4_ASYNCHRONOUS_FIFO/U4_WR_RD_SYNC/sync_chain_reg[2][0]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: scan_clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U4_ASYNCHRONOUS_FIFO/U4_WR_RD_SYNC/sync_chain_reg[2][1]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U4_ASYNCHRONOUS_FIFO/U4_WR_RD_SYNC/sync_chain_reg[2][1]/Q (SDFFRQX2M)
                                                          0.14       0.14 r
  U4_ASYNCHRONOUS_FIFO/U4_WR_RD_SYNC/sync_chain_reg[2][0]/D (SDFFRQX2M)
                                                          0.00       0.14 r
  data arrival time                                                  0.14

  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U4_ASYNCHRONOUS_FIFO/U4_WR_RD_SYNC/sync_chain_reg[2][0]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.05       0.05
  data required time                                                 0.05
  --------------------------------------------------------------------------
  data required time                                                 0.05
  data arrival time                                                 -0.14
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: U4_ASYNCHRONOUS_FIFO/U3_WR_RD_SYNC/sync_chain_reg[0][1]
              (rising edge-triggered flip-flop clocked by scan_clk)
  Endpoint: U4_ASYNCHRONOUS_FIFO/U3_WR_RD_SYNC/sync_chain_reg[0][0]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: scan_clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U4_ASYNCHRONOUS_FIFO/U3_WR_RD_SYNC/sync_chain_reg[0][1]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U4_ASYNCHRONOUS_FIFO/U3_WR_RD_SYNC/sync_chain_reg[0][1]/Q (SDFFRQX2M)
                                                          0.14       0.14 r
  U4_ASYNCHRONOUS_FIFO/U3_WR_RD_SYNC/sync_chain_reg[0][0]/D (SDFFRQX2M)
                                                          0.00       0.14 r
  data arrival time                                                  0.14

  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U4_ASYNCHRONOUS_FIFO/U3_WR_RD_SYNC/sync_chain_reg[0][0]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.05       0.05
  data required time                                                 0.05
  --------------------------------------------------------------------------
  data required time                                                 0.05
  data arrival time                                                 -0.14
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: U4_ASYNCHRONOUS_FIFO/U3_WR_RD_SYNC/sync_chain_reg[2][1]
              (rising edge-triggered flip-flop clocked by scan_clk)
  Endpoint: U4_ASYNCHRONOUS_FIFO/U3_WR_RD_SYNC/sync_chain_reg[2][0]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: scan_clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U4_ASYNCHRONOUS_FIFO/U3_WR_RD_SYNC/sync_chain_reg[2][1]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U4_ASYNCHRONOUS_FIFO/U3_WR_RD_SYNC/sync_chain_reg[2][1]/Q (SDFFRQX2M)
                                                          0.14       0.14 r
  U4_ASYNCHRONOUS_FIFO/U3_WR_RD_SYNC/sync_chain_reg[2][0]/D (SDFFRQX2M)
                                                          0.00       0.14 r
  data arrival time                                                  0.14

  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U4_ASYNCHRONOUS_FIFO/U3_WR_RD_SYNC/sync_chain_reg[2][0]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.05       0.05
  data required time                                                 0.05
  --------------------------------------------------------------------------
  data required time                                                 0.05
  data arrival time                                                 -0.14
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: U4_ASYNCHRONOUS_FIFO/U3_WR_RD_SYNC/sync_chain_reg[3][1]
              (rising edge-triggered flip-flop clocked by scan_clk)
  Endpoint: U4_ASYNCHRONOUS_FIFO/U3_WR_RD_SYNC/sync_chain_reg[3][0]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: scan_clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U4_ASYNCHRONOUS_FIFO/U3_WR_RD_SYNC/sync_chain_reg[3][1]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U4_ASYNCHRONOUS_FIFO/U3_WR_RD_SYNC/sync_chain_reg[3][1]/Q (SDFFRQX2M)
                                                          0.14       0.14 r
  U4_ASYNCHRONOUS_FIFO/U3_WR_RD_SYNC/sync_chain_reg[3][0]/D (SDFFRQX2M)
                                                          0.00       0.14 r
  data arrival time                                                  0.14

  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U4_ASYNCHRONOUS_FIFO/U3_WR_RD_SYNC/sync_chain_reg[3][0]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.05       0.05
  data required time                                                 0.05
  --------------------------------------------------------------------------
  data required time                                                 0.05
  data arrival time                                                 -0.14
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: U4_ASYNCHRONOUS_FIFO/U3_WR_RD_SYNC/sync_chain_reg[1][1]
              (rising edge-triggered flip-flop clocked by scan_clk)
  Endpoint: U4_ASYNCHRONOUS_FIFO/U3_WR_RD_SYNC/sync_chain_reg[1][0]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: scan_clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U4_ASYNCHRONOUS_FIFO/U3_WR_RD_SYNC/sync_chain_reg[1][1]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U4_ASYNCHRONOUS_FIFO/U3_WR_RD_SYNC/sync_chain_reg[1][1]/Q (SDFFRQX2M)
                                                          0.14       0.14 r
  U4_ASYNCHRONOUS_FIFO/U3_WR_RD_SYNC/sync_chain_reg[1][0]/D (SDFFRQX2M)
                                                          0.00       0.14 r
  data arrival time                                                  0.14

  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U4_ASYNCHRONOUS_FIFO/U3_WR_RD_SYNC/sync_chain_reg[1][0]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.05       0.05
  data required time                                                 0.05
  --------------------------------------------------------------------------
  data required time                                                 0.05
  data arrival time                                                 -0.14
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: U4_ASYNCHRONOUS_FIFO/U4_WR_RD_SYNC/sync_chain_reg[0][1]
              (rising edge-triggered flip-flop clocked by scan_clk)
  Endpoint: U4_ASYNCHRONOUS_FIFO/U4_WR_RD_SYNC/sync_chain_reg[0][0]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: scan_clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U4_ASYNCHRONOUS_FIFO/U4_WR_RD_SYNC/sync_chain_reg[0][1]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U4_ASYNCHRONOUS_FIFO/U4_WR_RD_SYNC/sync_chain_reg[0][1]/Q (SDFFRQX2M)
                                                          0.14       0.14 r
  U4_ASYNCHRONOUS_FIFO/U4_WR_RD_SYNC/sync_chain_reg[0][0]/D (SDFFRQX2M)
                                                          0.00       0.14 r
  data arrival time                                                  0.14

  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U4_ASYNCHRONOUS_FIFO/U4_WR_RD_SYNC/sync_chain_reg[0][0]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.05       0.05
  data required time                                                 0.05
  --------------------------------------------------------------------------
  data required time                                                 0.05
  data arrival time                                                 -0.14
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: U4_ASYNCHRONOUS_FIFO/U4_WR_RD_SYNC/sync_chain_reg[1][1]
              (rising edge-triggered flip-flop clocked by scan_clk)
  Endpoint: U4_ASYNCHRONOUS_FIFO/U4_WR_RD_SYNC/sync_chain_reg[1][0]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: scan_clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U4_ASYNCHRONOUS_FIFO/U4_WR_RD_SYNC/sync_chain_reg[1][1]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U4_ASYNCHRONOUS_FIFO/U4_WR_RD_SYNC/sync_chain_reg[1][1]/Q (SDFFRQX2M)
                                                          0.14       0.14 r
  U4_ASYNCHRONOUS_FIFO/U4_WR_RD_SYNC/sync_chain_reg[1][0]/D (SDFFRQX2M)
                                                          0.00       0.14 r
  data arrival time                                                  0.14

  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U4_ASYNCHRONOUS_FIFO/U4_WR_RD_SYNC/sync_chain_reg[1][0]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.05       0.05
  data required time                                                 0.05
  --------------------------------------------------------------------------
  data required time                                                 0.05
  data arrival time                                                 -0.14
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: U4_ASYNCHRONOUS_FIFO/U2_MEMORY/memory_reg[3][3]
              (rising edge-triggered flip-flop clocked by scan_clk)
  Endpoint: U3_UART_INTERFACE/U0_TX/U0_OUTPUT/TX_OUT_reg
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: scan_clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U4_ASYNCHRONOUS_FIFO/U2_MEMORY/memory_reg[3][3]/CK (SDFFQX2M)
                                                          0.00       0.00 r
  U4_ASYNCHRONOUS_FIFO/U2_MEMORY/memory_reg[3][3]/Q (SDFFQX2M)
                                                          0.13       0.13 r
  U4_ASYNCHRONOUS_FIFO/U2_MEMORY/test_so1 (ASYNC_FIFO_MEMORY_DATA_WIDTH8_ADDR_WIDTH3_FIFO_DEPTH8_test_1)
                                                          0.00       0.13 r
  U4_ASYNCHRONOUS_FIFO/test_so1 (ASYNC_FIFO_DATA_WIDTH8_test_1)
                                                          0.00       0.13 r
  U3_UART_INTERFACE/test_si2 (UART_DATA_WIDTH8_test_1)
                                                          0.00       0.13 r
  U3_UART_INTERFACE/U0_TX/test_si2 (UART_TX_test_1)       0.00       0.13 r
  U3_UART_INTERFACE/U0_TX/U0_OUTPUT/test_si (TX_OUTPUT_test_1)
                                                          0.00       0.13 r
  U3_UART_INTERFACE/U0_TX/U0_OUTPUT/TX_OUT_reg/SI (SDFFRQX2M)
                                                          0.00       0.13 r
  data arrival time                                                  0.13

  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U3_UART_INTERFACE/U0_TX/U0_OUTPUT/TX_OUT_reg/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.13
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: U4_ASYNCHRONOUS_FIFO/U2_MEMORY/memory_reg[1][3]
              (rising edge-triggered flip-flop clocked by scan_clk)
  Endpoint: U4_ASYNCHRONOUS_FIFO/U2_MEMORY/memory_reg[1][4]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: scan_clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U4_ASYNCHRONOUS_FIFO/U2_MEMORY/memory_reg[1][3]/CK (SDFFQX2M)
                                                          0.00       0.00 r
  U4_ASYNCHRONOUS_FIFO/U2_MEMORY/memory_reg[1][3]/Q (SDFFQX2M)
                                                          0.13       0.13 r
  U4_ASYNCHRONOUS_FIFO/U2_MEMORY/memory_reg[1][4]/SI (SDFFQX2M)
                                                          0.00       0.13 r
  data arrival time                                                  0.13

  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U4_ASYNCHRONOUS_FIFO/U2_MEMORY/memory_reg[1][4]/CK (SDFFQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.13
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: U4_ASYNCHRONOUS_FIFO/U2_MEMORY/memory_reg[2][3]
              (rising edge-triggered flip-flop clocked by scan_clk)
  Endpoint: U4_ASYNCHRONOUS_FIFO/U2_MEMORY/memory_reg[2][4]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: scan_clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U4_ASYNCHRONOUS_FIFO/U2_MEMORY/memory_reg[2][3]/CK (SDFFQX2M)
                                                          0.00       0.00 r
  U4_ASYNCHRONOUS_FIFO/U2_MEMORY/memory_reg[2][3]/Q (SDFFQX2M)
                                                          0.13       0.13 r
  U4_ASYNCHRONOUS_FIFO/U2_MEMORY/memory_reg[2][4]/SI (SDFFQX2M)
                                                          0.00       0.13 r
  data arrival time                                                  0.13

  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U4_ASYNCHRONOUS_FIFO/U2_MEMORY/memory_reg[2][4]/CK (SDFFQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.13
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: U4_ASYNCHRONOUS_FIFO/U2_MEMORY/memory_reg[0][3]
              (rising edge-triggered flip-flop clocked by scan_clk)
  Endpoint: U4_ASYNCHRONOUS_FIFO/U2_MEMORY/memory_reg[0][4]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: scan_clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U4_ASYNCHRONOUS_FIFO/U2_MEMORY/memory_reg[0][3]/CK (SDFFQX2M)
                                                          0.00       0.00 r
  U4_ASYNCHRONOUS_FIFO/U2_MEMORY/memory_reg[0][3]/Q (SDFFQX2M)
                                                          0.13       0.13 r
  U4_ASYNCHRONOUS_FIFO/U2_MEMORY/memory_reg[0][4]/SI (SDFFQX2M)
                                                          0.00       0.13 r
  data arrival time                                                  0.13

  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U4_ASYNCHRONOUS_FIFO/U2_MEMORY/memory_reg[0][4]/CK (SDFFQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.13
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: U4_ASYNCHRONOUS_FIFO/U2_MEMORY/memory_reg[7][7]
              (rising edge-triggered flip-flop clocked by scan_clk)
  Endpoint: U4_ASYNCHRONOUS_FIFO/U3_WR_RD_SYNC/sync_chain_reg[0][0]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: scan_clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U4_ASYNCHRONOUS_FIFO/U2_MEMORY/memory_reg[7][7]/CK (SDFFQX2M)
                                                          0.00       0.00 r
  U4_ASYNCHRONOUS_FIFO/U2_MEMORY/memory_reg[7][7]/Q (SDFFQX2M)
                                                          0.13       0.13 r
  U4_ASYNCHRONOUS_FIFO/U2_MEMORY/test_so2 (ASYNC_FIFO_MEMORY_DATA_WIDTH8_ADDR_WIDTH3_FIFO_DEPTH8_test_1)
                                                          0.00       0.13 r
  U4_ASYNCHRONOUS_FIFO/U3_WR_RD_SYNC/test_si (ASYNC_FIFO_BIT_SYNC_NUM_STAGES2_BUS_WIDTH4_test_0)
                                                          0.00       0.13 r
  U4_ASYNCHRONOUS_FIFO/U3_WR_RD_SYNC/sync_chain_reg[0][0]/SI (SDFFRQX2M)
                                                          0.00       0.13 r
  data arrival time                                                  0.13

  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U4_ASYNCHRONOUS_FIFO/U3_WR_RD_SYNC/sync_chain_reg[0][0]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.13
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: U3_UART_INTERFACE/U0_TX/U0_SER/count_reg[1]
              (rising edge-triggered flip-flop clocked by scan_clk)
  Endpoint: U3_UART_INTERFACE/U0_TX/U0_SER/count_reg[2]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: scan_clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U3_UART_INTERFACE/U0_TX/U0_SER/count_reg[1]/CK (SDFFRX1M)
                                                          0.00       0.00 r
  U3_UART_INTERFACE/U0_TX/U0_SER/count_reg[1]/QN (SDFFRX1M)
                                                          0.13       0.13 r
  U3_UART_INTERFACE/U0_TX/U0_SER/count_reg[2]/SI (SDFFRX1M)
                                                          0.00       0.13 r
  data arrival time                                                  0.13

  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U3_UART_INTERFACE/U0_TX/U0_SER/count_reg[2]/CK (SDFFRX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -0.13
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: U4_ASYNCHRONOUS_FIFO/U2_MEMORY/memory_reg[2][4]
              (rising edge-triggered flip-flop clocked by scan_clk)
  Endpoint: U4_ASYNCHRONOUS_FIFO/U2_MEMORY/memory_reg[2][5]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: scan_clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U4_ASYNCHRONOUS_FIFO/U2_MEMORY/memory_reg[2][4]/CK (SDFFQX2M)
                                                          0.00       0.00 r
  U4_ASYNCHRONOUS_FIFO/U2_MEMORY/memory_reg[2][4]/Q (SDFFQX2M)
                                                          0.13       0.13 r
  U4_ASYNCHRONOUS_FIFO/U2_MEMORY/memory_reg[2][5]/SI (SDFFQX2M)
                                                          0.00       0.13 r
  data arrival time                                                  0.13

  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U4_ASYNCHRONOUS_FIFO/U2_MEMORY/memory_reg[2][5]/CK (SDFFQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.13
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: U4_ASYNCHRONOUS_FIFO/U2_MEMORY/memory_reg[2][2]
              (rising edge-triggered flip-flop clocked by scan_clk)
  Endpoint: U4_ASYNCHRONOUS_FIFO/U2_MEMORY/memory_reg[2][3]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: scan_clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U4_ASYNCHRONOUS_FIFO/U2_MEMORY/memory_reg[2][2]/CK (SDFFQX2M)
                                                          0.00       0.00 r
  U4_ASYNCHRONOUS_FIFO/U2_MEMORY/memory_reg[2][2]/Q (SDFFQX2M)
                                                          0.13       0.13 r
  U4_ASYNCHRONOUS_FIFO/U2_MEMORY/memory_reg[2][3]/SI (SDFFQX2M)
                                                          0.00       0.13 r
  data arrival time                                                  0.13

  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U4_ASYNCHRONOUS_FIFO/U2_MEMORY/memory_reg[2][3]/CK (SDFFQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.13
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: U4_ASYNCHRONOUS_FIFO/U2_MEMORY/memory_reg[2][1]
              (rising edge-triggered flip-flop clocked by scan_clk)
  Endpoint: U4_ASYNCHRONOUS_FIFO/U2_MEMORY/memory_reg[2][2]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: scan_clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U4_ASYNCHRONOUS_FIFO/U2_MEMORY/memory_reg[2][1]/CK (SDFFQX2M)
                                                          0.00       0.00 r
  U4_ASYNCHRONOUS_FIFO/U2_MEMORY/memory_reg[2][1]/Q (SDFFQX2M)
                                                          0.13       0.13 r
  U4_ASYNCHRONOUS_FIFO/U2_MEMORY/memory_reg[2][2]/SI (SDFFQX2M)
                                                          0.00       0.13 r
  data arrival time                                                  0.13

  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U4_ASYNCHRONOUS_FIFO/U2_MEMORY/memory_reg[2][2]/CK (SDFFQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.13
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: U4_ASYNCHRONOUS_FIFO/U2_MEMORY/memory_reg[2][0]
              (rising edge-triggered flip-flop clocked by scan_clk)
  Endpoint: U4_ASYNCHRONOUS_FIFO/U2_MEMORY/memory_reg[2][1]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: scan_clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U4_ASYNCHRONOUS_FIFO/U2_MEMORY/memory_reg[2][0]/CK (SDFFQX2M)
                                                          0.00       0.00 r
  U4_ASYNCHRONOUS_FIFO/U2_MEMORY/memory_reg[2][0]/Q (SDFFQX2M)
                                                          0.13       0.13 r
  U4_ASYNCHRONOUS_FIFO/U2_MEMORY/memory_reg[2][1]/SI (SDFFQX2M)
                                                          0.00       0.13 r
  data arrival time                                                  0.13

  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U4_ASYNCHRONOUS_FIFO/U2_MEMORY/memory_reg[2][1]/CK (SDFFQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.13
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


1
