/*#*********************************************************************************************************************/
/*
/*# Technology     : TSMC 16nm CMOS Logic FinFet Compact (FFC) Low Leakage HKMG                          */
/*# Memory Type    : TSMC 16nm FFC Single Port SRAM with d0907 bit cell                     */
/*# Library Name   : ts1n16ffcllsvta1024x32m4sw (user specify : ts1n16ffcllsvta1024x32m4sw)            */
/*# Library Version: 120a                                                */
/*# Generated Time : 2025/06/22, 17:57:08                                        */
/*#*********************************************************************************************************************/
/*#                                                            */
/*# STATEMENT OF USE                                                    */
/*#                                                            */
/*# This information contains confidential and proprietary information of TSMC.                    */
/*# No part of this information may be reproduced, transmitted, transcribed,                        */
/*# stored in a retrieval system, or translated into any human or computer                        */
/*# language, in any form or by any means, electronic, mechanical, magnetic,                        */
/*# optical, chemical, manual, or otherwise, without the prior written permission                    */
/*# of TSMC. This information was prepared for informational purpose and is for                    */
/*# use by TSMC's customers only. TSMC reserves the right to make changes in the                    */
/*# information at any time and without notice.                                    */
/*#                                                            */
/*#*********************************************************************************************************************/
/* Template Version : S_03_54401                                               */
/****************************************************************************** */

library (  ts1n16ffcllsvta1024x32m4sw_ffg1p05v125c ) {
    technology ( cmos) ;
    delay_model : table_lookup ;
    date : "2025/06/22, 17:57:08" ;
    comment : "Copyright TSMC" ;
    revision : v1.0 ;
    simulation : true ;
    voltage_map ( VDD, 1.050000 ) ;
    voltage_map ( VSS, 0.0) ;
    nom_process : 1 ;
    nom_temperature : 125.000000 ;
    nom_voltage : 1.050000 ;
    operating_conditions ( "ffg1p05v125c" ) {
        process : 1 ;
        temperature : 125 ;
        voltage : 1.050000 ;
        tree_type : "balanced_tree" ;
    }
    default_operating_conditions : ffg1p05v125c ;
    capacitive_load_unit ( 1, pf)  ;
    voltage_unit : "1V" ;
    current_unit : "1uA" ;
    time_unit : "1ns" ;
    leakage_power_unit : "1uW" ;   
    pulling_resistance_unit : "1kohm" ;
    library_features ( report_delay_calculation) ;
    library_features ( report_power_calculation) ;    
    define_cell_area ( pad_drivers,pad_driver_sites) ;
    define_cell_area ( bond_pads,pad_slots) ;
 
    default_max_fanout : 20.0 ;
    default_fanout_load : 1.0 ;
    default_inout_pin_cap : 0.0 ;
    default_input_pin_cap : 0.0 ;
    default_output_pin_cap : 0.0 ;

    input_voltage(cmos) {
        vil : 0.3 * VDD ;
        vih : 0.7 * VDD ;
        vimin : -0.5 ;
        vimax : VDD + 0.5 ;
    }
    input_voltage(cmos_schmitt) {
         vil : 0.3 * VDD ;
         vih : 0.7 * VDD ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(schmitt) {
         vil : 0.3 * VDD ;
         vih : 0.7 * VDD ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(ttl) {
         vil : 0.8 ;
         vih : 2.0 ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(ttl_schmitt) {
         vil : 0.8 ;
         vih : 2.0 ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(pci) {
         vil : 0.8 ;
         vih : 2.0 ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    output_voltage(cmos) {
         vol : 0.3 * VDD ;
         voh : 0.7 * VDD ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(cmos_schmitt) {
         vol : 0.3 * VDD ;
         voh : 0.7 * VDD ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(schmitt) {
         vol : 0.3 * VDD ;
         voh : 0.7 * VDD ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(ttl) {
         vol : 0.8 ;
         voh : 2.0 ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(ttl_schmitt) {
         vol : 0.8 ;
         voh : 2.0 ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(pci) {
         vol : 0.8 ;
         voh : 2.0 ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
  
    slew_lower_threshold_pct_rise : 10.00 ;
    slew_upper_threshold_pct_rise : 90.00 ;
    slew_derate_from_library : 1.00 ;
    input_threshold_pct_fall : 50.00 ;
    output_threshold_pct_fall : 50.00 ;
    input_threshold_pct_rise : 50.00 ;
    output_threshold_pct_rise : 50.00 ;
    slew_lower_threshold_pct_fall : 10.00 ;
    slew_upper_threshold_pct_fall : 90.00 ;
    default_cell_leakage_power : 0.000000 ;
    default_leakage_power_density : 0.000000 ;
    k_volt_cell_leakage_power : 0.000000 ;
    k_temp_cell_leakage_power : 0.000000 ;
    k_process_cell_leakage_power : 0.000000 ;
    k_volt_internal_power : 0.000000 ;
    k_temp_internal_power : 0.000000 ;
    k_process_internal_power : 0.000000 ;

    /* LIBRARY_DEFINES */
    /* LIBRARY_ATTRIBUTE */
    define(functional_peak_current, cell, float);
    lu_table_template (clktree_constraint_template) {
         variable_1 : input_net_transition ;
         index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
    }
    lu_table_template ( clktran_constraint_template ) {
        variable_1 : constrained_pin_transition ;
        index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
    }
    lu_table_template (asyntran_constraint_template) {
         variable_1 : constrained_pin_transition ;
         index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
    }    
    lu_table_template (asig2sram_delay_template) {
         variable_1 : input_net_transition ;
         variable_2 : total_output_net_capacitance ;
         index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
         index_2 ( "0.002000, 0.024900, 0.052700, 0.108400, 0.219700" ) ;
    }
    lu_table_template ( sig2sram_delay_template ) {
        variable_1 : input_net_transition ;
        variable_2 : total_output_net_capacitance ;
        index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
        index_2 ( "0.002000, 0.024900, 0.052700, 0.108400, 0.219700" ) ;
    }
    lu_table_template ( sram_load_template ) {
        variable_1 : total_output_net_capacitance ;
        index_1 ("0.002000, 0.024900, 0.052700, 0.108400, 0.219700");
    }
    lu_table_template ( sig2sram_constraint_template ) {
        variable_1 : related_pin_transition ;
        variable_2 : constrained_pin_transition ;
        index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
        index_2 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
    }
    power_lut_template ( sram_power_template ) {
        variable_1 : total_output_net_capacitance ;
        index_1 ("0.002000, 0.024900, 0.052700, 0.108400, 0.219700");
    } 
    /* LIBRARY_TEMPLATE */

    lu_table_template (waveform_template_name) {
        variable_1 : input_net_transition;
        variable_2 : normalized_voltage;
        index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" );
        index_2 ("0, 0.065, 0.215835, 0.34251, 0.470272, 0.587447, 0.755671, 0.920547, 0.942784, 0.960506, 0.974146, 0.984284, 0.995449, 1");
    }
    normalized_driver_waveform (waveform_template_name) {
        index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" );
        index_2 ("0, 0.065, 0.215835, 0.34251, 0.470272, 0.587447, 0.755671, 0.920547, 0.942784, 0.960506, 0.974146, 0.984284, 0.995449, 1");
        values ( \
              "0.000000, 0.000894, 0.002968, 0.004710, 0.006466, 0.008077, 0.010390, 0.012658, 0.012963, 0.013207, 0.013395, 0.013534, 0.013687, 0.013750",\
              "0.000000, 0.004225, 0.014029, 0.022263, 0.030568, 0.038184, 0.049119, 0.059836, 0.061281, 0.062433, 0.063319, 0.063978, 0.064704, 0.065000",\
              "0.000000, 0.008694, 0.028868, 0.045811, 0.062899, 0.078571, 0.101071, 0.123123, 0.126097, 0.128468, 0.130292, 0.131648, 0.133141, 0.133750",\
              "0.000000, 0.017631, 0.058545, 0.092906, 0.127561, 0.159345, 0.204976, 0.249698, 0.255730, 0.260537, 0.264237, 0.266987, 0.270016, 0.271250",\
              "0.000000, 0.035506, 0.117900, 0.187096, 0.256886, 0.320893, 0.412785, 0.502849, 0.514996, 0.524676, 0.532127, 0.537665, 0.543764, 0.546250"\
               );
    }
    type ( A_bus_9_to_0 ) {
        base_type : array ;
        data_type : bit ;
        bit_width : 10 ;
        bit_from : 9 ;
        bit_to : 0 ;
        downto : true ;
    }
    type ( Q_bus_31_to_0 ) {
        base_type : array ;
        data_type : bit ;
        bit_width : 32 ;
        bit_from : 31 ;
        bit_to : 0 ;
        downto : true ;
    }
    type (RTSEL_bus_1_to_0) {
        base_type : array;
        data_type : bit;
        bit_width : 2;
        bit_from  : 1;
        bit_to    : 0;
        downto    : true;
    }
    type (WTSEL_bus_1_to_0) {
        base_type : array;
        data_type : bit;
        bit_width : 2;
        bit_from  : 1;
        bit_to    : 0;
        downto    : true;
    }
cell ( TS1N16FFCLLSVTA1024X32M4SW ) {
    memory () {
        type : ram ;
        address_width : 10 ;
        word_width : 32 ;
    }
    functional_peak_current : 68167.200000;
    area : 4806.262800 ;
    interface_timing : TRUE ;
    dont_use : TRUE ;
    dont_touch : TRUE ;
    map_only : TRUE ;
    is_macro_cell : TRUE ;
    pg_pin ( VDD ) {
        voltage_name : VDD ;
        direction : input;
        pg_type : primary_power ;
    }    
    pg_pin ( VSS ) {
        voltage_name : VSS ;
        direction : input;
        pg_type : primary_ground ;
    }
    bus(RTSEL) {
        bus_type : RTSEL_bus_1_to_0 ;
        direction : input;
        max_transition  : 0.437000 ;
        capacitance     : 0.001514 ;
                timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEB" ;
            sdf_cond        : "check_noidle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.478653, 0.480648, 0.484638, 0.678125, 1.365625" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.478653, 0.480648, 0.484638, 0.678125, 1.365625" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEB" ;
            sdf_cond        : "check_noidle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
        }

        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEB" ;
            sdf_cond        : "check_idle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEB" ;
            sdf_cond        : "check_idle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.430788, 0.432583, 0.436174, 0.610313, 1.229063" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "0.430788, 0.432583, 0.436174, 0.610313, 1.229063" ) ;
            }
        }
        pin(RTSEL[1:0]) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
            internal_power(){
                related_pg_pin : VDD;
                rise_power ( "scalar" ) {
                    values ( "0.030543" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.034786" ) ;
                }
            }
        }
    }
    bus(WTSEL) {
        bus_type : WTSEL_bus_1_to_0 ;
        direction : input;
        max_transition  : 0.437000 ;
        capacitance     : 0.001514 ;
                timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEB" ;
            sdf_cond        : "check_noidle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.478653, 0.480648, 0.484638, 0.678125, 1.365625" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.478653, 0.480648, 0.484638, 0.678125, 1.365625" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEB" ;
            sdf_cond        : "check_noidle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
        }

        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEB" ;
            sdf_cond        : "check_idle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEB" ;
            sdf_cond        : "check_idle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.430788, 0.432583, 0.436174, 0.610313, 1.229063" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "0.430788, 0.432583, 0.436174, 0.610313, 1.229063" ) ;
            }
        }
        pin(WTSEL[1:0]) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
            internal_power(){
                related_pg_pin : VDD;
                rise_power ( "scalar" ) {
                    values ( "0.030543" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.034786" ) ;
                }
            }
        }
    }





    bus ( Q ) {
        bus_type : Q_bus_31_to_0 ;
        direction : output ;
        max_capacitance : 0.219700 ;
       
        memory_read () {
            address : A ;
        }
        pin ( Q[31:0] ) {
            power_down_function : "!VDD + VSS" ;
            related_power_pin : VDD ;
            related_ground_pin : VSS ;
            internal_power () {
                related_pg_pin : VDD ;
                rise_power (sram_power_template ) {
                    values ( "0.009465, 0.009465, 0.009465, 0.009465, 0.009465" ) ;
                }
                fall_power (sram_power_template ) {
                    values ( "0.009465, 0.009465, 0.009465, 0.009465, 0.009465" ) ;
                }
            }
        }
        
        timing () {
            related_pin : "CLK" ;
            timing_type : rising_edge ;
            timing_sense : non_unate ;
                when : "!CEB & WEB" ;
                sdf_cond : "!CEB & WEB" ;

            retaining_fall ( sig2sram_delay_template ) {
                values ( \
              "0.241192, 0.253382, 0.265682, 0.289582, 0.337082",\
              "0.245692, 0.257882, 0.270182, 0.294082, 0.341582",\
              "0.248842, 0.261032, 0.273332, 0.297232, 0.344732",\
              "0.249742, 0.261932, 0.274232, 0.298132, 0.345632",\
              "0.250312, 0.262502, 0.274802, 0.298702, 0.346202"\
               ) ;
            }
            retaining_rise ( sig2sram_delay_template ) {
                values ( \
              "0.241192, 0.253382, 0.265682, 0.289582, 0.337082",\
              "0.245692, 0.257882, 0.270182, 0.294082, 0.341582",\
              "0.248842, 0.261032, 0.273332, 0.297232, 0.344732",\
              "0.249742, 0.261932, 0.274232, 0.298132, 0.345632",\
              "0.250312, 0.262502, 0.274802, 0.298702, 0.346202"\
               ) ;
            }      
            retain_rise_slew ( sig2sram_delay_template ) {
                values ( \
              "0.008003, 0.028529, 0.053381, 0.104024, 0.206220",\
              "0.008003, 0.028529, 0.053381, 0.104024, 0.206220",\
              "0.008003, 0.028529, 0.053381, 0.104024, 0.206220",\
              "0.008003, 0.028529, 0.053381, 0.104024, 0.206220",\
              "0.008003, 0.028529, 0.053381, 0.104024, 0.206220"\
               ) ;
            }
            retain_fall_slew ( sig2sram_delay_template ) {
                values ( \
              "0.008003, 0.028529, 0.053381, 0.104024, 0.206220",\
              "0.008003, 0.028529, 0.053381, 0.104024, 0.206220",\
              "0.008003, 0.028529, 0.053381, 0.104024, 0.206220",\
              "0.008003, 0.028529, 0.053381, 0.104024, 0.206220",\
              "0.008003, 0.028529, 0.053381, 0.104024, 0.206220"\
               ) ;
            }
            cell_rise ( sig2sram_delay_template ) {
                values ( \
              "0.296163, 0.308658, 0.321993, 0.348348, 0.400848",\
              "0.301203, 0.313698, 0.327033, 0.353388, 0.405888",\
              "0.304773, 0.317268, 0.330603, 0.356958, 0.409458",\
              "0.305823, 0.318318, 0.331653, 0.358008, 0.410508",\
              "0.305833, 0.318329, 0.331663, 0.358019, 0.410519"\
               ) ;
            }
            rise_transition(sig2sram_delay_template) {
                values ( \
              "0.008605, 0.030740, 0.058489, 0.115151, 0.228716",\
              "0.008605, 0.030740, 0.058489, 0.115151, 0.228716",\
              "0.008605, 0.030740, 0.058489, 0.115151, 0.228716",\
              "0.008605, 0.030740, 0.058489, 0.115151, 0.228716",\
              "0.008605, 0.030740, 0.058489, 0.115151, 0.228716"\
               ) ;
            }
            cell_fall ( sig2sram_delay_template ) {
                values ( \
              "0.296163, 0.308658, 0.321993, 0.348348, 0.400848",\
              "0.301203, 0.313698, 0.327033, 0.353388, 0.405888",\
              "0.304773, 0.317268, 0.330603, 0.356958, 0.409458",\
              "0.305823, 0.318318, 0.331653, 0.358008, 0.410508",\
              "0.305833, 0.318329, 0.331663, 0.358019, 0.410519"\
               ) ;
            }
            fall_transition(sig2sram_delay_template) {
                values ( \
              "0.008605, 0.030740, 0.058489, 0.115151, 0.228716",\
              "0.008605, 0.030740, 0.058489, 0.115151, 0.228716",\
              "0.008605, 0.030740, 0.058489, 0.115151, 0.228716",\
              "0.008605, 0.030740, 0.058489, 0.115151, 0.228716",\
              "0.008605, 0.030740, 0.058489, 0.115151, 0.228716"\
               ) ;
            }
        }
    }
    pin ( CLK ) {
        direction : input ;
        max_transition  : 0.437000 ;
        related_power_pin : VDD;
        related_ground_pin : VSS ;
        capacitance : 0.035230 ;
        clock : true ;
        pin_func_type : active_rising ;
        timing() {
            timing_type  : max_clock_tree_path;
            timing_sense : positive_unate;
            cell_rise( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
            cell_fall( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
        }
        timing() {
            timing_type  : min_clock_tree_path;
            timing_sense : positive_unate;
            cell_rise( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
            cell_fall( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
        }
        timing () {
            timing_type : "min_pulse_width" ;
            related_pin : "CLK" ;
            when : " !CEB" ;
            sdf_cond : "check_ceb" ;
            rise_constraint ( "clktran_constraint_template" ) {
                values ( "0.089313, 0.094878, 0.133750, 0.271250, 0.546250" ) ;
            }
            fall_constraint ( "clktran_constraint_template" ) {
                values ( "0.166173, 0.174888, 0.181923, 0.271250, 0.546250" ) ;
            }
        }
        timing () {
            timing_type : "minimum_period" ;
            related_pin : "CLK" ;
            when : " !CEB" ;
            sdf_cond : "check_ceb" ;
            rise_constraint ( "clktran_constraint_template" ) {
                values ( "0.478653, 0.480648, 0.484638, 0.678125, 1.365625" ) ;
            }
            fall_constraint ( "clktran_constraint_template" ) {
                values ( "0.478653, 0.480648, 0.484638, 0.678125, 1.365625" ) ;
            }
        }



        internal_power () {
            related_pg_pin : VDD ;
            when : "!CEB & WEB" ;
            rise_power ( "scalar" ) {
                values ( "6.181518" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.224406" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD ;
            when : "!CEB & !WEB &(!BWEB[31] & !BWEB[30] & !BWEB[29] & !BWEB[28] & !BWEB[27] & !BWEB[26] & !BWEB[25] & !BWEB[24] & !BWEB[23] & !BWEB[22] & !BWEB[21] & !BWEB[20] & !BWEB[19] & !BWEB[18] & !BWEB[17] & !BWEB[16] & !BWEB[15] & !BWEB[14] & !BWEB[13] & !BWEB[12] & !BWEB[11] & !BWEB[10] & !BWEB[9] & !BWEB[8] & !BWEB[7] & !BWEB[6] & !BWEB[5] & !BWEB[4] & !BWEB[3] & !BWEB[2] & !BWEB[1] & !BWEB[0]) " ;
            rise_power ( "scalar" ) {
                values ( "6.558510" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.240515" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD ;
            when : "!CEB & !WEB &(BWEB[31] & BWEB[30] & BWEB[29] & BWEB[28] & BWEB[27] & BWEB[26] & BWEB[25] & BWEB[24] & BWEB[23] & BWEB[22] & BWEB[21] & BWEB[20] & BWEB[19] & BWEB[18] & BWEB[17] & BWEB[16] & BWEB[15] & BWEB[14] & BWEB[13] & BWEB[12] & BWEB[11] & BWEB[10] & BWEB[9] & BWEB[8] & BWEB[7] & BWEB[6] & BWEB[5] & BWEB[4] & BWEB[3] & BWEB[2] & BWEB[1] & BWEB[0]) " ;
            rise_power ( "scalar" ) {
                values ( "5.415186" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.240479" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD ;
            when : "!CEB & !WEB & (!(BWEB[31] & BWEB[30] & BWEB[29] & BWEB[28] & BWEB[27] & BWEB[26] & BWEB[25] & BWEB[24] & BWEB[23] & BWEB[22] & BWEB[21] & BWEB[20] & BWEB[19] & BWEB[18] & BWEB[17] & BWEB[16] & BWEB[15] & BWEB[14] & BWEB[13] & BWEB[12] & BWEB[11] & BWEB[10] & BWEB[9] & BWEB[8] & BWEB[7] & BWEB[6] & BWEB[5] & BWEB[4] & BWEB[3] & BWEB[2] & BWEB[1] & BWEB[0]) & !(!BWEB[31] & !BWEB[30] & !BWEB[29] & !BWEB[28] & !BWEB[27] & !BWEB[26] & !BWEB[25] & !BWEB[24] & !BWEB[23] & !BWEB[22] & !BWEB[21] & !BWEB[20] & !BWEB[19] & !BWEB[18] & !BWEB[17] & !BWEB[16] & !BWEB[15] & !BWEB[14] & !BWEB[13] & !BWEB[12] & !BWEB[11] & !BWEB[10] & !BWEB[9] & !BWEB[8] & !BWEB[7] & !BWEB[6] & !BWEB[5] & !BWEB[4] & !BWEB[3] & !BWEB[2] & !BWEB[1] & !BWEB[0]))  " ;
            rise_power ( "scalar" ) {
                values ( "5.986848" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.240497" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD ;
            when : "CEB" ;
            rise_power ( "scalar" ) {
                values ( "0.089310" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.000000" ) ;
            }
        }
    }
    pin ( CEB ) {
        direction : input ;
        max_transition  : 0.437000 ;
        related_power_pin : VDD;
        related_ground_pin : VSS ;
        capacitance : 0.001753 ;
        internal_power () {
            related_pg_pin : VDD ;
            rise_power ( "scalar" ) {
                values ( "0.046878" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.043583" ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.121072, 0.128872, 0.137088, 0.150712, 0.174632",\
              "0.120760, 0.128560, 0.136776, 0.150400, 0.174320",\
              "0.120552, 0.128352, 0.136568, 0.150192, 0.174112",\
              "0.119928, 0.127728, 0.135944, 0.149568, 0.173488",\
              "0.119408, 0.127208, 0.135424, 0.149048, 0.172968"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.121072, 0.128872, 0.137088, 0.150712, 0.174632",\
              "0.120760, 0.128560, 0.136776, 0.150400, 0.174320",\
              "0.120552, 0.128352, 0.136568, 0.150192, 0.174112",\
              "0.119928, 0.127728, 0.135944, 0.149568, 0.173488",\
              "0.119408, 0.127208, 0.135424, 0.149048, 0.172968"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.075800, 0.071900, 0.068800, 0.065400, 0.063000",\
              "0.083100, 0.079200, 0.076100, 0.072700, 0.070300",\
              "0.088300, 0.084400, 0.081300, 0.077900, 0.075500",\
              "0.094500, 0.090600, 0.087500, 0.084100, 0.081700",\
              "0.101200, 0.097300, 0.094200, 0.090800, 0.088400"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.075800, 0.071900, 0.068800, 0.065400, 0.063000",\
              "0.083100, 0.079200, 0.076100, 0.072700, 0.070300",\
              "0.088300, 0.084400, 0.081300, 0.077900, 0.075500",\
              "0.094500, 0.090600, 0.087500, 0.084100, 0.081700",\
              "0.101200, 0.097300, 0.094200, 0.090800, 0.088400"\
               ) ;
            }
        }
    }
    pin ( WEB ) {
        direction : input ;
        max_transition  : 0.437000 ;
        related_power_pin : VDD;
        related_ground_pin : VSS ;
        capacitance : 0.001499 ;
        internal_power () {
            related_pg_pin : VDD ;
            rise_power ( "scalar" ) {
                values ( "0.030543" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.034786" ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB" ;
            sdf_cond : "check_noidle" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.102560, 0.108696, 0.114936, 0.123256, 0.133448",\
              "0.102352, 0.108488, 0.114728, 0.123048, 0.133240",\
              "0.101936, 0.108072, 0.114312, 0.122632, 0.132824",\
              "0.101000, 0.107136, 0.113376, 0.121696, 0.131888",\
              "0.101312, 0.107448, 0.113688, 0.122008, 0.132200"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.102560, 0.108696, 0.114936, 0.123256, 0.133448",\
              "0.102352, 0.108488, 0.114728, 0.123048, 0.133240",\
              "0.101936, 0.108072, 0.114312, 0.122632, 0.132824",\
              "0.101000, 0.107136, 0.113376, 0.121696, 0.131888",\
              "0.101312, 0.107448, 0.113688, 0.122008, 0.132200"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB" ;
            sdf_cond : "check_noidle" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.082140, 0.077040, 0.073240, 0.068540, 0.063640",\
              "0.089340, 0.084240, 0.080440, 0.075740, 0.070840",\
              "0.093940, 0.088840, 0.085040, 0.080340, 0.075440",\
              "0.095940, 0.090840, 0.087040, 0.082340, 0.077440",\
              "0.087840, 0.082740, 0.078940, 0.074240, 0.069340"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.082140, 0.077040, 0.073240, 0.068540, 0.063640",\
              "0.089340, 0.084240, 0.080440, 0.075740, 0.070840",\
              "0.093940, 0.088840, 0.085040, 0.080340, 0.075440",\
              "0.095940, 0.090840, 0.087040, 0.082340, 0.077440",\
              "0.087840, 0.082740, 0.078940, 0.074240, 0.069340"\
               ) ;
            }
        }

    }
    bus ( A ) {
        bus_type : A_bus_9_to_0 ;
        direction : input ;
        max_transition  : 0.437000 ;
        
        capacitance : 0.001514 ;
        pin (A[9:0] ) {
            related_power_pin : VDD;
            related_ground_pin : VSS ;
            internal_power () {
                related_pg_pin : VDD ;
                rise_power ( "scalar" ) {
                    values ( "0.013319" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.013235" ) ;
                }
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB";
            sdf_cond : "check_noidle" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.086835, 0.093803, 0.101291, 0.113563, 0.132907",\
              "0.086627, 0.093595, 0.101083, 0.113355, 0.132699",\
              "0.086211, 0.093179, 0.100667, 0.112939, 0.132283",\
              "0.085379, 0.092347, 0.099835, 0.112107, 0.131451",\
              "0.085899, 0.092867, 0.100355, 0.112627, 0.131971"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.086835, 0.093803, 0.101291, 0.113563, 0.132907",\
              "0.086627, 0.093595, 0.101083, 0.113355, 0.132699",\
              "0.086211, 0.093179, 0.100667, 0.112939, 0.132283",\
              "0.085379, 0.092347, 0.099835, 0.112107, 0.131451",\
              "0.085899, 0.092867, 0.100355, 0.112627, 0.131971"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB";
            sdf_cond : "check_noidle" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.092700, 0.089100, 0.086200, 0.083300, 0.081500",\
              "0.100100, 0.096500, 0.093600, 0.090700, 0.088900",\
              "0.104500, 0.100900, 0.098000, 0.095100, 0.093300",\
              "0.106600, 0.103000, 0.100100, 0.097200, 0.095400",\
              "0.099000, 0.095400, 0.092500, 0.089600, 0.087800"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.092700, 0.089100, 0.086200, 0.083300, 0.081500",\
              "0.100100, 0.096500, 0.093600, 0.090700, 0.088900",\
              "0.104500, 0.100900, 0.098000, 0.095100, 0.093300",\
              "0.106600, 0.103000, 0.100100, 0.097200, 0.095400",\
              "0.099000, 0.095400, 0.092500, 0.089600, 0.087800"\
               ) ;
            }
        }
        
    }
    bus ( BWEB ) {
        bus_type : Q_bus_31_to_0 ;
        direction : input ;
        max_transition  : 0.437000 ;
       
        capacitance : 0.000858 ;
        pin ( BWEB[31:0] ) {
            related_power_pin : VDD;
            related_ground_pin : VSS ;
            internal_power () {
                related_pg_pin : VDD ;
                rise_power ( "scalar" ) {
                    values ( "0.005849" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.006634" ) ;
                }
            }

        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB &!WEB";
            sdf_cond : "check_write" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.056842, 0.062978, 0.068906, 0.077434, 0.088874",\
              "0.054762, 0.060898, 0.066826, 0.075354, 0.086794",\
              "0.057674, 0.063810, 0.069738, 0.078266, 0.089706",\
              "0.070466, 0.076602, 0.082530, 0.091058, 0.102498",\
              "0.105306, 0.111442, 0.117370, 0.125898, 0.137338"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.056842, 0.062978, 0.068906, 0.077434, 0.088874",\
              "0.054762, 0.060898, 0.066826, 0.075354, 0.086794",\
              "0.057674, 0.063810, 0.069738, 0.078266, 0.089706",\
              "0.070466, 0.076602, 0.082530, 0.091058, 0.102498",\
              "0.105306, 0.111442, 0.117370, 0.125898, 0.137338"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB &!WEB";
            sdf_cond : "check_write" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) { 
                values ( \
              "0.091060, 0.095360, 0.102860, 0.119960, 0.160260",\
              "0.104360, 0.108660, 0.116160, 0.133260, 0.173560",\
              "0.116060, 0.120360, 0.127860, 0.144960, 0.185260",\
              "0.131960, 0.136260, 0.143760, 0.160860, 0.201160",\
              "0.152160, 0.156460, 0.163960, 0.181060, 0.221360"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.091060, 0.095360, 0.102860, 0.119960, 0.160260",\
              "0.104360, 0.108660, 0.116160, 0.133260, 0.173560",\
              "0.116060, 0.120360, 0.127860, 0.144960, 0.185260",\
              "0.131960, 0.136260, 0.143760, 0.160860, 0.201160",\
              "0.152160, 0.156460, 0.163960, 0.181060, 0.221360"\
               ) ;
            }
        }
        
    }
    bus ( D ) {
        bus_type : Q_bus_31_to_0 ;
        direction : input ;
        max_transition  : 0.437000 ;
       
        capacitance : 0.000858 ;
        memory_write() {
            address : A ;
            clocked_on : CLK ;
        }
        pin ( D[31:0] ) {
            related_power_pin : VDD;
            related_ground_pin : VSS ;
            internal_power () {
                related_pg_pin : VDD ;
                rise_power ( "scalar" ) {
                    values ( "0.006178" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.007583" ) ;
                }
            }

        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB &!WEB";
            sdf_cond : "check_write" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.056842, 0.062978, 0.068906, 0.077434, 0.088874",\
              "0.054762, 0.060898, 0.066826, 0.075354, 0.086794",\
              "0.057674, 0.063810, 0.069738, 0.078266, 0.089706",\
              "0.070466, 0.076602, 0.082530, 0.091058, 0.102498",\
              "0.105306, 0.111442, 0.117370, 0.125898, 0.137338"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.056842, 0.062978, 0.068906, 0.077434, 0.088874",\
              "0.054762, 0.060898, 0.066826, 0.075354, 0.086794",\
              "0.057674, 0.063810, 0.069738, 0.078266, 0.089706",\
              "0.070466, 0.076602, 0.082530, 0.091058, 0.102498",\
              "0.105306, 0.111442, 0.117370, 0.125898, 0.137338"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB &!WEB";
            sdf_cond : "check_write" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) { 
                values ( \
              "0.090960, 0.095260, 0.102760, 0.119860, 0.160160",\
              "0.104260, 0.108560, 0.116060, 0.133160, 0.173460",\
              "0.115960, 0.120260, 0.127760, 0.144860, 0.185160",\
              "0.131860, 0.136160, 0.143660, 0.160760, 0.201060",\
              "0.152060, 0.156360, 0.163860, 0.180960, 0.221260"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.090960, 0.095260, 0.102760, 0.119860, 0.160160",\
              "0.104260, 0.108560, 0.116060, 0.133160, 0.173460",\
              "0.115960, 0.120260, 0.127760, 0.144860, 0.185160",\
              "0.131860, 0.136160, 0.143660, 0.160760, 0.201060",\
              "0.152060, 0.156360, 0.163860, 0.180960, 0.221260"\
               ) ;
            }
        }
        
   }

   leakage_power () {
        related_pg_pin : VDD ;
        value : 225.551550 ;
    }
}
}
