vendor_name = ModelSim
source_file = 1, C:/Users/Mayra Peter/Documents/6 SEMESTRE/Design/DesComp/Aula15/ULA1bit.vhd
source_file = 1, C:/Users/Mayra Peter/Documents/6 SEMESTRE/Design/DesComp/Aula15/somadorCompleto.vhd
source_file = 1, C:/Users/Mayra Peter/Documents/6 SEMESTRE/Design/DesComp/Aula15/muxGenerico4x1.vhd
source_file = 1, C:/Users/Mayra Peter/Documents/6 SEMESTRE/Design/DesComp/Aula15/muxGenerico2x1_1bit.vhd
source_file = 1, C:/Users/Mayra Peter/Documents/6 SEMESTRE/Design/DesComp/Aula15/flipFlopGenerico.vhd
source_file = 1, C:/Users/Mayra Peter/Documents/6 SEMESTRE/Design/DesComp/Aula15/ROMcontent.mif
source_file = 1, C:/Users/Mayra Peter/Documents/6 SEMESTRE/Design/DesComp/Aula15/qar_info.json
source_file = 1, C:/Users/Mayra Peter/Documents/6 SEMESTRE/Design/DesComp/Aula15/MIPS/ProcessadorMIPS.vhd
source_file = 1, C:/Users/Mayra Peter/Documents/6 SEMESTRE/Design/DesComp/Aula15/MIPS/ROMMIPS.vhd
source_file = 1, C:/Users/Mayra Peter/Documents/6 SEMESTRE/Design/DesComp/Aula15/MIPS/somaConstante.vhd
source_file = 1, C:/Users/Mayra Peter/Documents/6 SEMESTRE/Design/DesComp/Aula15/MIPS/registradorGenerico.vhd
source_file = 1, C:/Users/Mayra Peter/Documents/6 SEMESTRE/Design/DesComp/Aula15/MIPS/bancoRegistradoresArqRegReg.vhd
source_file = 1, C:/Users/Mayra Peter/Documents/6 SEMESTRE/Design/DesComp/Aula15/MIPS/ULA.vhd
source_file = 1, C:/Users/Mayra Peter/Documents/6 SEMESTRE/Design/DesComp/Aula15/MIPS/UnidadeControle.vhd
source_file = 1, C:/Users/Mayra Peter/Documents/6 SEMESTRE/Design/DesComp/Aula15/Waveform1.vwf
source_file = 1, C:/Users/Mayra Peter/Documents/6 SEMESTRE/Design/DesComp/Aula15/muxGenerico2x1.vhd
source_file = 1, C:/Users/Mayra Peter/Documents/6 SEMESTRE/Design/DesComp/Aula15/somador.vhd
source_file = 1, C:/Users/Mayra Peter/Documents/6 SEMESTRE/Design/DesComp/Aula15/RAMMIPS.vhd
source_file = 1, C:/Users/Mayra Peter/Documents/6 SEMESTRE/Design/DesComp/Aula15/UC_ULA.vhd
source_file = 1, C:/Users/Mayra Peter/Documents/6 SEMESTRE/Design/DesComp/Aula15/estendeSinalGenerico.vhd
source_file = 1, C:/Users/Mayra Peter/Documents/6 SEMESTRE/Design/DesComp/Aula15/concatena.vhd
source_file = 1, C:/Users/Mayra Peter/Documents/6 SEMESTRE/Design/DesComp/Aula15/Waveform2.vwf
source_file = 1, C:/Users/Mayra Peter/Documents/6 SEMESTRE/Design/DesComp/Aula15/Waveform3.vwf
source_file = 1, C:/Users/Mayra Peter/Documents/6 SEMESTRE/Design/DesComp/Aula15/Waveform4.vwf
source_file = 1, C:/Users/Mayra Peter/Documents/6 SEMESTRE/Design/DesComp/Aula15/overflow.vhd
source_file = 1, C:/Users/Mayra Peter/Documents/6 SEMESTRE/Design/DesComp/Aula15/Waveform5.vwf
source_file = 1, C:/Users/Mayra Peter/Documents/6 SEMESTRE/Design/DesComp/Aula15/Waveform6.vwf
source_file = 1, C:/Users/Mayra Peter/Documents/6 SEMESTRE/Design/DesComp/Aula15/Waveform7.vwf
source_file = 1, C:/Users/Mayra Peter/Documents/6 SEMESTRE/Design/DesComp/Aula15/Waveform8.vwf
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/aglobal201.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altrom.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altram.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, C:/Users/Mayra Peter/Documents/6 SEMESTRE/Design/DesComp/Aula15/db/altsyncram_abp1.tdf
design_name = ProcessadorMIPS
instance = comp, \ULA_saida[0]~output\, ULA_saida[0]~output, ProcessadorMIPS, 1
instance = comp, \ULA_saida[1]~output\, ULA_saida[1]~output, ProcessadorMIPS, 1
instance = comp, \ULA_saida[2]~output\, ULA_saida[2]~output, ProcessadorMIPS, 1
instance = comp, \ULA_saida[3]~output\, ULA_saida[3]~output, ProcessadorMIPS, 1
instance = comp, \ULA_saida[4]~output\, ULA_saida[4]~output, ProcessadorMIPS, 1
instance = comp, \ULA_saida[5]~output\, ULA_saida[5]~output, ProcessadorMIPS, 1
instance = comp, \ULA_saida[6]~output\, ULA_saida[6]~output, ProcessadorMIPS, 1
instance = comp, \ULA_saida[7]~output\, ULA_saida[7]~output, ProcessadorMIPS, 1
instance = comp, \ULA_saida[8]~output\, ULA_saida[8]~output, ProcessadorMIPS, 1
instance = comp, \ULA_saida[9]~output\, ULA_saida[9]~output, ProcessadorMIPS, 1
instance = comp, \ULA_saida[10]~output\, ULA_saida[10]~output, ProcessadorMIPS, 1
instance = comp, \ULA_saida[11]~output\, ULA_saida[11]~output, ProcessadorMIPS, 1
instance = comp, \ULA_saida[12]~output\, ULA_saida[12]~output, ProcessadorMIPS, 1
instance = comp, \ULA_saida[13]~output\, ULA_saida[13]~output, ProcessadorMIPS, 1
instance = comp, \ULA_saida[14]~output\, ULA_saida[14]~output, ProcessadorMIPS, 1
instance = comp, \ULA_saida[15]~output\, ULA_saida[15]~output, ProcessadorMIPS, 1
instance = comp, \ULA_saida[16]~output\, ULA_saida[16]~output, ProcessadorMIPS, 1
instance = comp, \ULA_saida[17]~output\, ULA_saida[17]~output, ProcessadorMIPS, 1
instance = comp, \ULA_saida[18]~output\, ULA_saida[18]~output, ProcessadorMIPS, 1
instance = comp, \ULA_saida[19]~output\, ULA_saida[19]~output, ProcessadorMIPS, 1
instance = comp, \ULA_saida[20]~output\, ULA_saida[20]~output, ProcessadorMIPS, 1
instance = comp, \ULA_saida[21]~output\, ULA_saida[21]~output, ProcessadorMIPS, 1
instance = comp, \ULA_saida[22]~output\, ULA_saida[22]~output, ProcessadorMIPS, 1
instance = comp, \ULA_saida[23]~output\, ULA_saida[23]~output, ProcessadorMIPS, 1
instance = comp, \ULA_saida[24]~output\, ULA_saida[24]~output, ProcessadorMIPS, 1
instance = comp, \ULA_saida[25]~output\, ULA_saida[25]~output, ProcessadorMIPS, 1
instance = comp, \ULA_saida[26]~output\, ULA_saida[26]~output, ProcessadorMIPS, 1
instance = comp, \ULA_saida[27]~output\, ULA_saida[27]~output, ProcessadorMIPS, 1
instance = comp, \ULA_saida[28]~output\, ULA_saida[28]~output, ProcessadorMIPS, 1
instance = comp, \ULA_saida[29]~output\, ULA_saida[29]~output, ProcessadorMIPS, 1
instance = comp, \ULA_saida[30]~output\, ULA_saida[30]~output, ProcessadorMIPS, 1
instance = comp, \ULA_saida[31]~output\, ULA_saida[31]~output, ProcessadorMIPS, 1
instance = comp, \PC_saida[0]~output\, PC_saida[0]~output, ProcessadorMIPS, 1
instance = comp, \PC_saida[1]~output\, PC_saida[1]~output, ProcessadorMIPS, 1
instance = comp, \PC_saida[2]~output\, PC_saida[2]~output, ProcessadorMIPS, 1
instance = comp, \PC_saida[3]~output\, PC_saida[3]~output, ProcessadorMIPS, 1
instance = comp, \PC_saida[4]~output\, PC_saida[4]~output, ProcessadorMIPS, 1
instance = comp, \PC_saida[5]~output\, PC_saida[5]~output, ProcessadorMIPS, 1
instance = comp, \PC_saida[6]~output\, PC_saida[6]~output, ProcessadorMIPS, 1
instance = comp, \PC_saida[7]~output\, PC_saida[7]~output, ProcessadorMIPS, 1
instance = comp, \PC_saida[8]~output\, PC_saida[8]~output, ProcessadorMIPS, 1
instance = comp, \PC_saida[9]~output\, PC_saida[9]~output, ProcessadorMIPS, 1
instance = comp, \PC_saida[10]~output\, PC_saida[10]~output, ProcessadorMIPS, 1
instance = comp, \PC_saida[11]~output\, PC_saida[11]~output, ProcessadorMIPS, 1
instance = comp, \PC_saida[12]~output\, PC_saida[12]~output, ProcessadorMIPS, 1
instance = comp, \PC_saida[13]~output\, PC_saida[13]~output, ProcessadorMIPS, 1
instance = comp, \PC_saida[14]~output\, PC_saida[14]~output, ProcessadorMIPS, 1
instance = comp, \PC_saida[15]~output\, PC_saida[15]~output, ProcessadorMIPS, 1
instance = comp, \PC_saida[16]~output\, PC_saida[16]~output, ProcessadorMIPS, 1
instance = comp, \PC_saida[17]~output\, PC_saida[17]~output, ProcessadorMIPS, 1
instance = comp, \PC_saida[18]~output\, PC_saida[18]~output, ProcessadorMIPS, 1
instance = comp, \PC_saida[19]~output\, PC_saida[19]~output, ProcessadorMIPS, 1
instance = comp, \PC_saida[20]~output\, PC_saida[20]~output, ProcessadorMIPS, 1
instance = comp, \PC_saida[21]~output\, PC_saida[21]~output, ProcessadorMIPS, 1
instance = comp, \PC_saida[22]~output\, PC_saida[22]~output, ProcessadorMIPS, 1
instance = comp, \PC_saida[23]~output\, PC_saida[23]~output, ProcessadorMIPS, 1
instance = comp, \PC_saida[24]~output\, PC_saida[24]~output, ProcessadorMIPS, 1
instance = comp, \PC_saida[25]~output\, PC_saida[25]~output, ProcessadorMIPS, 1
instance = comp, \PC_saida[26]~output\, PC_saida[26]~output, ProcessadorMIPS, 1
instance = comp, \PC_saida[27]~output\, PC_saida[27]~output, ProcessadorMIPS, 1
instance = comp, \PC_saida[28]~output\, PC_saida[28]~output, ProcessadorMIPS, 1
instance = comp, \PC_saida[29]~output\, PC_saida[29]~output, ProcessadorMIPS, 1
instance = comp, \PC_saida[30]~output\, PC_saida[30]~output, ProcessadorMIPS, 1
instance = comp, \PC_saida[31]~output\, PC_saida[31]~output, ProcessadorMIPS, 1
instance = comp, \overflow~output\, overflow~output, ProcessadorMIPS, 1
instance = comp, \monitora_flag_z~output\, monitora_flag_z~output, ProcessadorMIPS, 1
instance = comp, \clk~input\, clk~input, ProcessadorMIPS, 1
instance = comp, \ROM|memROM~10\, ROM|memROM~10, ProcessadorMIPS, 1
instance = comp, \ROM|memROM~12\, ROM|memROM~12, ProcessadorMIPS, 1
instance = comp, \PC_Soma_Constante|Add0~21\, PC_Soma_Constante|Add0~21, ProcessadorMIPS, 1
instance = comp, \PC_Soma_Constante|Add0~5\, PC_Soma_Constante|Add0~5, ProcessadorMIPS, 1
instance = comp, \PC_Soma_Constante|Add0~9\, PC_Soma_Constante|Add0~9, ProcessadorMIPS, 1
instance = comp, \ROM|memROM~3\, ROM|memROM~3, ProcessadorMIPS, 1
instance = comp, \ROM|memROM~4\, ROM|memROM~4, ProcessadorMIPS, 1
instance = comp, \ROM|memROM~13\, ROM|memROM~13, ProcessadorMIPS, 1
instance = comp, \ROM|memROM~9\, ROM|memROM~9, ProcessadorMIPS, 1
instance = comp, \UC|Equal3~0\, UC|Equal3~0, ProcessadorMIPS, 1
instance = comp, \UC|sel_mux4~0\, UC|sel_mux4~0, ProcessadorMIPS, 1
instance = comp, \UC|Equal1~0\, UC|Equal1~0, ProcessadorMIPS, 1
instance = comp, \bancoRegs|Equal0~0\, bancoRegs|Equal0~0, ProcessadorMIPS, 1
instance = comp, \ROM|memROM~14\, ROM|memROM~14, ProcessadorMIPS, 1
instance = comp, \ROM|memROM~15\, ROM|memROM~15, ProcessadorMIPS, 1
instance = comp, \UC|Equal8~0\, UC|Equal8~0, ProcessadorMIPS, 1
instance = comp, \bancoRegs|registrador~1191\, bancoRegs|registrador~1191, ProcessadorMIPS, 1
instance = comp, \bancoRegs|registrador~323\, bancoRegs|registrador~323, ProcessadorMIPS, 1
instance = comp, \bancoRegs|registrador~1221\, bancoRegs|registrador~1221, ProcessadorMIPS, 1
instance = comp, \bancoRegs|registrador~1178\, bancoRegs|registrador~1178, ProcessadorMIPS, 1
instance = comp, \bancoRegs|saidaB[29]~16\, bancoRegs|saidaB[29]~16, ProcessadorMIPS, 1
instance = comp, \UC|Equal2~0\, UC|Equal2~0, ProcessadorMIPS, 1
instance = comp, \bancoRegs|registrador~295\, bancoRegs|registrador~295, ProcessadorMIPS, 1
instance = comp, \bancoRegs|registrador~1193\, bancoRegs|registrador~1193, ProcessadorMIPS, 1
instance = comp, \bancoRegs|registrador~1066\, bancoRegs|registrador~1066, ProcessadorMIPS, 1
instance = comp, \ULA|ula1|mux_inverteB|saida_MUX~0\, ULA|ula1|mux_inverteB|saida_MUX~0, ProcessadorMIPS, 1
instance = comp, \UC|palavraControle[9]~0\, UC|palavraControle[9]~0, ProcessadorMIPS, 1
instance = comp, \monitora_flag_z~0\, monitora_flag_z~0, ProcessadorMIPS, 1
instance = comp, \UC_ULA|ula_ctrl~0\, UC_ULA|ula_ctrl~0, ProcessadorMIPS, 1
instance = comp, \ULA|ula8|mux_ula|saida_MUX~0\, ULA|ula8|mux_ula|saida_MUX~0, ProcessadorMIPS, 1
instance = comp, \ULA|ula1|mux_ula|saida_MUX~0\, ULA|ula1|mux_ula|saida_MUX~0, ProcessadorMIPS, 1
instance = comp, \bancoRegs|saidaB[1]~21\, bancoRegs|saidaB[1]~21, ProcessadorMIPS, 1
instance = comp, \bancoRegs|registrador~296\, bancoRegs|registrador~296, ProcessadorMIPS, 1
instance = comp, \bancoRegs|registrador~1194\, bancoRegs|registrador~1194, ProcessadorMIPS, 1
instance = comp, \bancoRegs|registrador~1070\, bancoRegs|registrador~1070, ProcessadorMIPS, 1
instance = comp, \bancoRegs|saidaB[2]~22\, bancoRegs|saidaB[2]~22, ProcessadorMIPS, 1
instance = comp, \bancoRegs|registrador~297\, bancoRegs|registrador~297, ProcessadorMIPS, 1
instance = comp, \bancoRegs|registrador~1195\, bancoRegs|registrador~1195, ProcessadorMIPS, 1
instance = comp, \bancoRegs|registrador~1074\, bancoRegs|registrador~1074, ProcessadorMIPS, 1
instance = comp, \bancoRegs|saidaB[3]~23\, bancoRegs|saidaB[3]~23, ProcessadorMIPS, 1
instance = comp, \bancoRegs|registrador~298\, bancoRegs|registrador~298, ProcessadorMIPS, 1
instance = comp, \bancoRegs|registrador~1196\, bancoRegs|registrador~1196, ProcessadorMIPS, 1
instance = comp, \bancoRegs|registrador~1078\, bancoRegs|registrador~1078, ProcessadorMIPS, 1
instance = comp, \bancoRegs|saidaB[4]~24\, bancoRegs|saidaB[4]~24, ProcessadorMIPS, 1
instance = comp, \bancoRegs|registrador~300\, bancoRegs|registrador~300, ProcessadorMIPS, 1
instance = comp, \bancoRegs|registrador~1198\, bancoRegs|registrador~1198, ProcessadorMIPS, 1
instance = comp, \bancoRegs|registrador~1086\, bancoRegs|registrador~1086, ProcessadorMIPS, 1
instance = comp, \bancoRegs|saidaB[6]~26\, bancoRegs|saidaB[6]~26, ProcessadorMIPS, 1
instance = comp, \ULA|ula6|mux_inverteB|saida_MUX~0\, ULA|ula6|mux_inverteB|saida_MUX~0, ProcessadorMIPS, 1
instance = comp, \bancoRegs|registrador~301\, bancoRegs|registrador~301, ProcessadorMIPS, 1
instance = comp, \bancoRegs|registrador~1199\, bancoRegs|registrador~1199, ProcessadorMIPS, 1
instance = comp, \bancoRegs|registrador~1090\, bancoRegs|registrador~1090, ProcessadorMIPS, 1
instance = comp, \bancoRegs|saidaB[7]~27\, bancoRegs|saidaB[7]~27, ProcessadorMIPS, 1
instance = comp, \RAM|memRAM_rtl_0|auto_generated|ram_block1a7\, RAM|memRAM_rtl_0|auto_generated|ram_block1a7, ProcessadorMIPS, 1
instance = comp, \mux_ULA_mem|saida_MUX[7]~7\, mux_ULA_mem|saida_MUX[7]~7, ProcessadorMIPS, 1
instance = comp, \bancoRegs|registrador~1190\, bancoRegs|registrador~1190, ProcessadorMIPS, 1
instance = comp, \bancoRegs|registrador~45\, bancoRegs|registrador~45, ProcessadorMIPS, 1
instance = comp, \ROM|memROM~0\, ROM|memROM~0, ProcessadorMIPS, 1
instance = comp, \bancoRegs|Equal1~0\, bancoRegs|Equal1~0, ProcessadorMIPS, 1
instance = comp, \bancoRegs|saidaA[7]~7\, bancoRegs|saidaA[7]~7, ProcessadorMIPS, 1
instance = comp, \ULA|ula7|soma_sub|saida_xor\, ULA|ula7|soma_sub|saida_xor, ProcessadorMIPS, 1
instance = comp, \ULA|ula7|mux_inverteB|saida_MUX~0\, ULA|ula7|mux_inverteB|saida_MUX~0, ProcessadorMIPS, 1
instance = comp, \ULA|ula7|mux_ula|saida_MUX~0\, ULA|ula7|mux_ula|saida_MUX~0, ProcessadorMIPS, 1
instance = comp, \ULA|ula7|mux_ula|saida_MUX~1\, ULA|ula7|mux_ula|saida_MUX~1, ProcessadorMIPS, 1
instance = comp, \RAM|memRAM_rtl_0|auto_generated|ram_block1a6\, RAM|memRAM_rtl_0|auto_generated|ram_block1a6, ProcessadorMIPS, 1
instance = comp, \mux_ULA_mem|saida_MUX[6]~6\, mux_ULA_mem|saida_MUX[6]~6, ProcessadorMIPS, 1
instance = comp, \bancoRegs|registrador~44\, bancoRegs|registrador~44, ProcessadorMIPS, 1
instance = comp, \bancoRegs|saidaA[6]~6\, bancoRegs|saidaA[6]~6, ProcessadorMIPS, 1
instance = comp, \ULA|ula6|mux_ula|saida_MUX~0\, ULA|ula6|mux_ula|saida_MUX~0, ProcessadorMIPS, 1
instance = comp, \RAM|memRAM_rtl_0|auto_generated|ram_block1a4\, RAM|memRAM_rtl_0|auto_generated|ram_block1a4, ProcessadorMIPS, 1
instance = comp, \mux_ULA_mem|saida_MUX[4]~4\, mux_ULA_mem|saida_MUX[4]~4, ProcessadorMIPS, 1
instance = comp, \bancoRegs|registrador~42\, bancoRegs|registrador~42, ProcessadorMIPS, 1
instance = comp, \bancoRegs|saidaA[4]~4\, bancoRegs|saidaA[4]~4, ProcessadorMIPS, 1
instance = comp, \ULA|ula4|mux_inverteB|saida_MUX~0\, ULA|ula4|mux_inverteB|saida_MUX~0, ProcessadorMIPS, 1
instance = comp, \ULA|ula4|soma_sub|carry_out\, ULA|ula4|soma_sub|carry_out, ProcessadorMIPS, 1
instance = comp, \bancoRegs|registrador~299\, bancoRegs|registrador~299, ProcessadorMIPS, 1
instance = comp, \bancoRegs|registrador~1197\, bancoRegs|registrador~1197, ProcessadorMIPS, 1
instance = comp, \bancoRegs|registrador~1082\, bancoRegs|registrador~1082, ProcessadorMIPS, 1
instance = comp, \bancoRegs|saidaB[5]~25\, bancoRegs|saidaB[5]~25, ProcessadorMIPS, 1
instance = comp, \RAM|memRAM_rtl_0|auto_generated|ram_block1a5\, RAM|memRAM_rtl_0|auto_generated|ram_block1a5, ProcessadorMIPS, 1
instance = comp, \mux_ULA_mem|saida_MUX[5]~5\, mux_ULA_mem|saida_MUX[5]~5, ProcessadorMIPS, 1
instance = comp, \bancoRegs|registrador~43\, bancoRegs|registrador~43, ProcessadorMIPS, 1
instance = comp, \bancoRegs|saidaA[5]~5\, bancoRegs|saidaA[5]~5, ProcessadorMIPS, 1
instance = comp, \ULA|ula5|mux_inverteB|saida_MUX~0\, ULA|ula5|mux_inverteB|saida_MUX~0, ProcessadorMIPS, 1
instance = comp, \ULA|ula5|mux_ula|saida_MUX~0\, ULA|ula5|mux_ula|saida_MUX~0, ProcessadorMIPS, 1
instance = comp, \RAM|memRAM_rtl_0|auto_generated|ram_block1a3\, RAM|memRAM_rtl_0|auto_generated|ram_block1a3, ProcessadorMIPS, 1
instance = comp, \mux_ULA_mem|saida_MUX[3]~3\, mux_ULA_mem|saida_MUX[3]~3, ProcessadorMIPS, 1
instance = comp, \bancoRegs|registrador~41\, bancoRegs|registrador~41, ProcessadorMIPS, 1
instance = comp, \bancoRegs|saidaA[3]~3\, bancoRegs|saidaA[3]~3, ProcessadorMIPS, 1
instance = comp, \ULA|ula3|soma_sub|saida_and~0\, ULA|ula3|soma_sub|saida_and~0, ProcessadorMIPS, 1
instance = comp, \ULA|ula4|mux_ula|saida_MUX~0\, ULA|ula4|mux_ula|saida_MUX~0, ProcessadorMIPS, 1
instance = comp, \RAM|memRAM_rtl_0|auto_generated|ram_block1a2\, RAM|memRAM_rtl_0|auto_generated|ram_block1a2, ProcessadorMIPS, 1
instance = comp, \mux_ULA_mem|saida_MUX[2]~2\, mux_ULA_mem|saida_MUX[2]~2, ProcessadorMIPS, 1
instance = comp, \bancoRegs|registrador~40\, bancoRegs|registrador~40, ProcessadorMIPS, 1
instance = comp, \bancoRegs|saidaA[2]~2\, bancoRegs|saidaA[2]~2, ProcessadorMIPS, 1
instance = comp, \ULA|ula2|mux_inverteB|saida_MUX~0\, ULA|ula2|mux_inverteB|saida_MUX~0, ProcessadorMIPS, 1
instance = comp, \ULA|ula2|soma_sub|carry_out\, ULA|ula2|soma_sub|carry_out, ProcessadorMIPS, 1
instance = comp, \ULA|ula3|mux_inverteB|saida_MUX~0\, ULA|ula3|mux_inverteB|saida_MUX~0, ProcessadorMIPS, 1
instance = comp, \ULA|ula3|mux_ula|saida_MUX~0\, ULA|ula3|mux_ula|saida_MUX~0, ProcessadorMIPS, 1
instance = comp, \RAM|memRAM_rtl_0|auto_generated|ram_block1a1\, RAM|memRAM_rtl_0|auto_generated|ram_block1a1, ProcessadorMIPS, 1
instance = comp, \mux_ULA_mem|saida_MUX[1]~1\, mux_ULA_mem|saida_MUX[1]~1, ProcessadorMIPS, 1
instance = comp, \bancoRegs|registrador~39\, bancoRegs|registrador~39, ProcessadorMIPS, 1
instance = comp, \bancoRegs|saidaA[1]~1\, bancoRegs|saidaA[1]~1, ProcessadorMIPS, 1
instance = comp, \ULA|ula1|soma_sub|carry_out\, ULA|ula1|soma_sub|carry_out, ProcessadorMIPS, 1
instance = comp, \ULA|ula2|mux_ula|saida_MUX~0\, ULA|ula2|mux_ula|saida_MUX~0, ProcessadorMIPS, 1
instance = comp, \RAM|memRAM_rtl_0|auto_generated|ram_block1a29\, RAM|memRAM_rtl_0|auto_generated|ram_block1a29, ProcessadorMIPS, 1
instance = comp, \mux_ULA_mem|saida_MUX[29]~29\, mux_ULA_mem|saida_MUX[29]~29, ProcessadorMIPS, 1
instance = comp, \bancoRegs|registrador~67\, bancoRegs|registrador~67, ProcessadorMIPS, 1
instance = comp, \bancoRegs|saidaA[29]~29\, bancoRegs|saidaA[29]~29, ProcessadorMIPS, 1
instance = comp, \ULA|ula29|mux_inverteB|saida_MUX~0\, ULA|ula29|mux_inverteB|saida_MUX~0, ProcessadorMIPS, 1
instance = comp, \ULA|ula29|mux_ula|saida_MUX~0\, ULA|ula29|mux_ula|saida_MUX~0, ProcessadorMIPS, 1
instance = comp, \UC_ULA|ula_ctrl~2\, UC_ULA|ula_ctrl~2, ProcessadorMIPS, 1
instance = comp, \UC|palavraControle[9]~1\, UC|palavraControle[9]~1, ProcessadorMIPS, 1
instance = comp, \ULA|ula31|mux_ula|Equal0~0\, ULA|ula31|mux_ula|Equal0~0, ProcessadorMIPS, 1
instance = comp, \ULA|ula0|mux_ula|saida_MUX~0\, ULA|ula0|mux_ula|saida_MUX~0, ProcessadorMIPS, 1
instance = comp, \bancoRegs|registrador~294\, bancoRegs|registrador~294, ProcessadorMIPS, 1
instance = comp, \bancoRegs|registrador~1192\, bancoRegs|registrador~1192, ProcessadorMIPS, 1
instance = comp, \bancoRegs|registrador~1062\, bancoRegs|registrador~1062, ProcessadorMIPS, 1
instance = comp, \ULA|ula0|mux_inverteB|saida_MUX~0\, ULA|ula0|mux_inverteB|saida_MUX~0, ProcessadorMIPS, 1
instance = comp, \ULA|ula0|mux_ula|saida_MUX~1\, ULA|ula0|mux_ula|saida_MUX~1, ProcessadorMIPS, 1
instance = comp, \bancoRegs|registrador~320\, bancoRegs|registrador~320, ProcessadorMIPS, 1
instance = comp, \bancoRegs|registrador~1218\, bancoRegs|registrador~1218, ProcessadorMIPS, 1
instance = comp, \bancoRegs|registrador~1166\, bancoRegs|registrador~1166, ProcessadorMIPS, 1
instance = comp, \bancoRegs|saidaB[26]~13\, bancoRegs|saidaB[26]~13, ProcessadorMIPS, 1
instance = comp, \RAM|memRAM_rtl_0|auto_generated|ram_block1a26\, RAM|memRAM_rtl_0|auto_generated|ram_block1a26, ProcessadorMIPS, 1
instance = comp, \mux_ULA_mem|saida_MUX[26]~26\, mux_ULA_mem|saida_MUX[26]~26, ProcessadorMIPS, 1
instance = comp, \bancoRegs|registrador~64\, bancoRegs|registrador~64, ProcessadorMIPS, 1
instance = comp, \bancoRegs|saidaA[26]~26\, bancoRegs|saidaA[26]~26, ProcessadorMIPS, 1
instance = comp, \ULA|ula26|mux_inverteB|saida_MUX~0\, ULA|ula26|mux_inverteB|saida_MUX~0, ProcessadorMIPS, 1
instance = comp, \ULA|ula26|mux_ula|saida_MUX~0\, ULA|ula26|mux_ula|saida_MUX~0, ProcessadorMIPS, 1
instance = comp, \bancoRegs|registrador~321\, bancoRegs|registrador~321, ProcessadorMIPS, 1
instance = comp, \bancoRegs|registrador~1219\, bancoRegs|registrador~1219, ProcessadorMIPS, 1
instance = comp, \bancoRegs|registrador~1170\, bancoRegs|registrador~1170, ProcessadorMIPS, 1
instance = comp, \bancoRegs|saidaB[27]~14\, bancoRegs|saidaB[27]~14, ProcessadorMIPS, 1
instance = comp, \RAM|memRAM_rtl_0|auto_generated|ram_block1a27\, RAM|memRAM_rtl_0|auto_generated|ram_block1a27, ProcessadorMIPS, 1
instance = comp, \mux_ULA_mem|saida_MUX[27]~27\, mux_ULA_mem|saida_MUX[27]~27, ProcessadorMIPS, 1
instance = comp, \bancoRegs|registrador~65\, bancoRegs|registrador~65, ProcessadorMIPS, 1
instance = comp, \bancoRegs|saidaA[27]~27\, bancoRegs|saidaA[27]~27, ProcessadorMIPS, 1
instance = comp, \ULA|ula27|mux_inverteB|saida_MUX~0\, ULA|ula27|mux_inverteB|saida_MUX~0, ProcessadorMIPS, 1
instance = comp, \ULA|ula27|soma_sub|saida_xor\, ULA|ula27|soma_sub|saida_xor, ProcessadorMIPS, 1
instance = comp, \ULA|ula27|mux_ula|saida_MUX~0\, ULA|ula27|mux_ula|saida_MUX~0, ProcessadorMIPS, 1
instance = comp, \ULA|ula27|mux_ula|saida_MUX~1\, ULA|ula27|mux_ula|saida_MUX~1, ProcessadorMIPS, 1
instance = comp, \bancoRegs|registrador~322\, bancoRegs|registrador~322, ProcessadorMIPS, 1
instance = comp, \bancoRegs|registrador~1220\, bancoRegs|registrador~1220, ProcessadorMIPS, 1
instance = comp, \bancoRegs|registrador~1174\, bancoRegs|registrador~1174, ProcessadorMIPS, 1
instance = comp, \bancoRegs|saidaB[28]~15\, bancoRegs|saidaB[28]~15, ProcessadorMIPS, 1
instance = comp, \ULA|ula28|mux_inverteB|saida_MUX~0\, ULA|ula28|mux_inverteB|saida_MUX~0, ProcessadorMIPS, 1
instance = comp, \ULA|ula28|soma_sub|saida_xor\, ULA|ula28|soma_sub|saida_xor, ProcessadorMIPS, 1
instance = comp, \ULA|ula28|soma_sub|saida\, ULA|ula28|soma_sub|saida, ProcessadorMIPS, 1
instance = comp, \ULA|ula28|mux_ula|saida_MUX~0\, ULA|ula28|mux_ula|saida_MUX~0, ProcessadorMIPS, 1
instance = comp, \bancoRegs|registrador~315\, bancoRegs|registrador~315, ProcessadorMIPS, 1
instance = comp, \bancoRegs|registrador~1213\, bancoRegs|registrador~1213, ProcessadorMIPS, 1
instance = comp, \bancoRegs|registrador~1146\, bancoRegs|registrador~1146, ProcessadorMIPS, 1
instance = comp, \bancoRegs|saidaB[21]~8\, bancoRegs|saidaB[21]~8, ProcessadorMIPS, 1
instance = comp, \ULA|ula21|mux_inverteB|saida_MUX~0\, ULA|ula21|mux_inverteB|saida_MUX~0, ProcessadorMIPS, 1
instance = comp, \ULA|ula21|mux_ula|saida_MUX~0\, ULA|ula21|mux_ula|saida_MUX~0, ProcessadorMIPS, 1
instance = comp, \RAM|memRAM_rtl_0|auto_generated|ram_block1a21\, RAM|memRAM_rtl_0|auto_generated|ram_block1a21, ProcessadorMIPS, 1
instance = comp, \mux_ULA_mem|saida_MUX[21]~21\, mux_ULA_mem|saida_MUX[21]~21, ProcessadorMIPS, 1
instance = comp, \bancoRegs|registrador~59\, bancoRegs|registrador~59, ProcessadorMIPS, 1
instance = comp, \bancoRegs|saidaA[21]~21\, bancoRegs|saidaA[21]~21, ProcessadorMIPS, 1
instance = comp, \bancoRegs|registrador~317\, bancoRegs|registrador~317, ProcessadorMIPS, 1
instance = comp, \bancoRegs|registrador~1215\, bancoRegs|registrador~1215, ProcessadorMIPS, 1
instance = comp, \bancoRegs|registrador~1154\, bancoRegs|registrador~1154, ProcessadorMIPS, 1
instance = comp, \bancoRegs|saidaB[23]~10\, bancoRegs|saidaB[23]~10, ProcessadorMIPS, 1
instance = comp, \RAM|memRAM_rtl_0|auto_generated|ram_block1a23\, RAM|memRAM_rtl_0|auto_generated|ram_block1a23, ProcessadorMIPS, 1
instance = comp, \mux_ULA_mem|saida_MUX[23]~23\, mux_ULA_mem|saida_MUX[23]~23, ProcessadorMIPS, 1
instance = comp, \bancoRegs|registrador~61\, bancoRegs|registrador~61, ProcessadorMIPS, 1
instance = comp, \bancoRegs|saidaA[23]~23\, bancoRegs|saidaA[23]~23, ProcessadorMIPS, 1
instance = comp, \ULA|ula23|mux_inverteB|saida_MUX~0\, ULA|ula23|mux_inverteB|saida_MUX~0, ProcessadorMIPS, 1
instance = comp, \bancoRegs|registrador~316\, bancoRegs|registrador~316, ProcessadorMIPS, 1
instance = comp, \bancoRegs|registrador~1214\, bancoRegs|registrador~1214, ProcessadorMIPS, 1
instance = comp, \bancoRegs|registrador~1150\, bancoRegs|registrador~1150, ProcessadorMIPS, 1
instance = comp, \bancoRegs|saidaB[22]~9\, bancoRegs|saidaB[22]~9, ProcessadorMIPS, 1
instance = comp, \ULA|ula22|mux_inverteB|saida_MUX~0\, ULA|ula22|mux_inverteB|saida_MUX~0, ProcessadorMIPS, 1
instance = comp, \ULA|ula22|soma_sub|saida_xor\, ULA|ula22|soma_sub|saida_xor, ProcessadorMIPS, 1
instance = comp, \ULA|ula22|mux_ula|saida_MUX~0\, ULA|ula22|mux_ula|saida_MUX~0, ProcessadorMIPS, 1
instance = comp, \ULA|ula22|mux_ula|saida_MUX~1\, ULA|ula22|mux_ula|saida_MUX~1, ProcessadorMIPS, 1
instance = comp, \RAM|memRAM_rtl_0|auto_generated|ram_block1a22\, RAM|memRAM_rtl_0|auto_generated|ram_block1a22, ProcessadorMIPS, 1
instance = comp, \mux_ULA_mem|saida_MUX[22]~22\, mux_ULA_mem|saida_MUX[22]~22, ProcessadorMIPS, 1
instance = comp, \bancoRegs|registrador~60\, bancoRegs|registrador~60, ProcessadorMIPS, 1
instance = comp, \bancoRegs|saidaA[22]~22\, bancoRegs|saidaA[22]~22, ProcessadorMIPS, 1
instance = comp, \ULA|ula23|mux_ula|saida_MUX~1\, ULA|ula23|mux_ula|saida_MUX~1, ProcessadorMIPS, 1
instance = comp, \ULA|ula23|mux_ula|saida_MUX~2\, ULA|ula23|mux_ula|saida_MUX~2, ProcessadorMIPS, 1
instance = comp, \ULA|ula23|mux_ula|saida_MUX~0\, ULA|ula23|mux_ula|saida_MUX~0, ProcessadorMIPS, 1
instance = comp, \ULA|ula23|soma_sub|saida_and~0\, ULA|ula23|soma_sub|saida_and~0, ProcessadorMIPS, 1
instance = comp, \bancoRegs|registrador~318\, bancoRegs|registrador~318, ProcessadorMIPS, 1
instance = comp, \bancoRegs|registrador~1216\, bancoRegs|registrador~1216, ProcessadorMIPS, 1
instance = comp, \bancoRegs|registrador~1158\, bancoRegs|registrador~1158, ProcessadorMIPS, 1
instance = comp, \bancoRegs|saidaB[24]~11\, bancoRegs|saidaB[24]~11, ProcessadorMIPS, 1
instance = comp, \RAM|memRAM_rtl_0|auto_generated|ram_block1a24\, RAM|memRAM_rtl_0|auto_generated|ram_block1a24, ProcessadorMIPS, 1
instance = comp, \mux_ULA_mem|saida_MUX[24]~24\, mux_ULA_mem|saida_MUX[24]~24, ProcessadorMIPS, 1
instance = comp, \bancoRegs|registrador~62\, bancoRegs|registrador~62, ProcessadorMIPS, 1
instance = comp, \bancoRegs|saidaA[24]~24\, bancoRegs|saidaA[24]~24, ProcessadorMIPS, 1
instance = comp, \ULA|ula24|mux_inverteB|saida_MUX~0\, ULA|ula24|mux_inverteB|saida_MUX~0, ProcessadorMIPS, 1
instance = comp, \ULA|ula24|mux_ula|saida_MUX~0\, ULA|ula24|mux_ula|saida_MUX~0, ProcessadorMIPS, 1
instance = comp, \bancoRegs|registrador~319\, bancoRegs|registrador~319, ProcessadorMIPS, 1
instance = comp, \bancoRegs|registrador~1217\, bancoRegs|registrador~1217, ProcessadorMIPS, 1
instance = comp, \bancoRegs|registrador~1162\, bancoRegs|registrador~1162, ProcessadorMIPS, 1
instance = comp, \bancoRegs|saidaB[25]~12\, bancoRegs|saidaB[25]~12, ProcessadorMIPS, 1
instance = comp, \ULA|ula25|mux_inverteB|saida_MUX~0\, ULA|ula25|mux_inverteB|saida_MUX~0, ProcessadorMIPS, 1
instance = comp, \ULA|ula25|mux_ula|saida_MUX~0\, ULA|ula25|mux_ula|saida_MUX~0, ProcessadorMIPS, 1
instance = comp, \ULA|ula25|mux_ula|saida_MUX~1\, ULA|ula25|mux_ula|saida_MUX~1, ProcessadorMIPS, 1
instance = comp, \RAM|memRAM_rtl_0|auto_generated|ram_block1a25\, RAM|memRAM_rtl_0|auto_generated|ram_block1a25, ProcessadorMIPS, 1
instance = comp, \mux_ULA_mem|saida_MUX[25]~25\, mux_ULA_mem|saida_MUX[25]~25, ProcessadorMIPS, 1
instance = comp, \bancoRegs|registrador~63\, bancoRegs|registrador~63, ProcessadorMIPS, 1
instance = comp, \bancoRegs|saidaA[25]~25\, bancoRegs|saidaA[25]~25, ProcessadorMIPS, 1
instance = comp, \ULA|ula25|soma_sub|saida\, ULA|ula25|soma_sub|saida, ProcessadorMIPS, 1
instance = comp, \bancoRegs|registrador~310\, bancoRegs|registrador~310, ProcessadorMIPS, 1
instance = comp, \bancoRegs|registrador~1208\, bancoRegs|registrador~1208, ProcessadorMIPS, 1
instance = comp, \bancoRegs|registrador~1126\, bancoRegs|registrador~1126, ProcessadorMIPS, 1
instance = comp, \bancoRegs|saidaB[16]~3\, bancoRegs|saidaB[16]~3, ProcessadorMIPS, 1
instance = comp, \ULA|ula16|mux_inverteB|saida_MUX~0\, ULA|ula16|mux_inverteB|saida_MUX~0, ProcessadorMIPS, 1
instance = comp, \ULA|ula16|mux_ula|saida_MUX~0\, ULA|ula16|mux_ula|saida_MUX~0, ProcessadorMIPS, 1
instance = comp, \RAM|memRAM_rtl_0|auto_generated|ram_block1a16\, RAM|memRAM_rtl_0|auto_generated|ram_block1a16, ProcessadorMIPS, 1
instance = comp, \mux_ULA_mem|saida_MUX[16]~16\, mux_ULA_mem|saida_MUX[16]~16, ProcessadorMIPS, 1
instance = comp, \bancoRegs|registrador~54\, bancoRegs|registrador~54, ProcessadorMIPS, 1
instance = comp, \bancoRegs|saidaA[16]~16\, bancoRegs|saidaA[16]~16, ProcessadorMIPS, 1
instance = comp, \bancoRegs|registrador~311\, bancoRegs|registrador~311, ProcessadorMIPS, 1
instance = comp, \bancoRegs|registrador~1209\, bancoRegs|registrador~1209, ProcessadorMIPS, 1
instance = comp, \bancoRegs|registrador~1130\, bancoRegs|registrador~1130, ProcessadorMIPS, 1
instance = comp, \bancoRegs|saidaB[17]~4\, bancoRegs|saidaB[17]~4, ProcessadorMIPS, 1
instance = comp, \ULA|ula17|mux_inverteB|saida_MUX~0\, ULA|ula17|mux_inverteB|saida_MUX~0, ProcessadorMIPS, 1
instance = comp, \ULA|ula17|soma_sub|saida_xor\, ULA|ula17|soma_sub|saida_xor, ProcessadorMIPS, 1
instance = comp, \ULA|ula17|mux_ula|saida_MUX~0\, ULA|ula17|mux_ula|saida_MUX~0, ProcessadorMIPS, 1
instance = comp, \ULA|ula17|mux_ula|saida_MUX~1\, ULA|ula17|mux_ula|saida_MUX~1, ProcessadorMIPS, 1
instance = comp, \RAM|memRAM_rtl_0|auto_generated|ram_block1a17\, RAM|memRAM_rtl_0|auto_generated|ram_block1a17, ProcessadorMIPS, 1
instance = comp, \mux_ULA_mem|saida_MUX[17]~17\, mux_ULA_mem|saida_MUX[17]~17, ProcessadorMIPS, 1
instance = comp, \bancoRegs|registrador~55\, bancoRegs|registrador~55, ProcessadorMIPS, 1
instance = comp, \bancoRegs|saidaA[17]~17\, bancoRegs|saidaA[17]~17, ProcessadorMIPS, 1
instance = comp, \ULA|ula17|soma_sub|carry_out\, ULA|ula17|soma_sub|carry_out, ProcessadorMIPS, 1
instance = comp, \bancoRegs|registrador~312\, bancoRegs|registrador~312, ProcessadorMIPS, 1
instance = comp, \bancoRegs|registrador~1210\, bancoRegs|registrador~1210, ProcessadorMIPS, 1
instance = comp, \bancoRegs|registrador~1134\, bancoRegs|registrador~1134, ProcessadorMIPS, 1
instance = comp, \bancoRegs|saidaB[18]~5\, bancoRegs|saidaB[18]~5, ProcessadorMIPS, 1
instance = comp, \RAM|memRAM_rtl_0|auto_generated|ram_block1a18\, RAM|memRAM_rtl_0|auto_generated|ram_block1a18, ProcessadorMIPS, 1
instance = comp, \mux_ULA_mem|saida_MUX[18]~18\, mux_ULA_mem|saida_MUX[18]~18, ProcessadorMIPS, 1
instance = comp, \bancoRegs|registrador~56\, bancoRegs|registrador~56, ProcessadorMIPS, 1
instance = comp, \bancoRegs|saidaA[18]~18\, bancoRegs|saidaA[18]~18, ProcessadorMIPS, 1
instance = comp, \ULA|ula18|mux_inverteB|saida_MUX~0\, ULA|ula18|mux_inverteB|saida_MUX~0, ProcessadorMIPS, 1
instance = comp, \ULA|ula18|mux_ula|saida_MUX~0\, ULA|ula18|mux_ula|saida_MUX~0, ProcessadorMIPS, 1
instance = comp, \ULA|ula18|soma_sub|saida_and~0\, ULA|ula18|soma_sub|saida_and~0, ProcessadorMIPS, 1
instance = comp, \bancoRegs|registrador~313\, bancoRegs|registrador~313, ProcessadorMIPS, 1
instance = comp, \bancoRegs|registrador~1211\, bancoRegs|registrador~1211, ProcessadorMIPS, 1
instance = comp, \bancoRegs|registrador~1138\, bancoRegs|registrador~1138, ProcessadorMIPS, 1
instance = comp, \bancoRegs|saidaB[19]~6\, bancoRegs|saidaB[19]~6, ProcessadorMIPS, 1
instance = comp, \RAM|memRAM_rtl_0|auto_generated|ram_block1a19\, RAM|memRAM_rtl_0|auto_generated|ram_block1a19, ProcessadorMIPS, 1
instance = comp, \mux_ULA_mem|saida_MUX[19]~19\, mux_ULA_mem|saida_MUX[19]~19, ProcessadorMIPS, 1
instance = comp, \bancoRegs|registrador~57\, bancoRegs|registrador~57, ProcessadorMIPS, 1
instance = comp, \bancoRegs|saidaA[19]~19\, bancoRegs|saidaA[19]~19, ProcessadorMIPS, 1
instance = comp, \ULA|ula19|mux_inverteB|saida_MUX~0\, ULA|ula19|mux_inverteB|saida_MUX~0, ProcessadorMIPS, 1
instance = comp, \ULA|ula19|mux_ula|saida_MUX~0\, ULA|ula19|mux_ula|saida_MUX~0, ProcessadorMIPS, 1
instance = comp, \bancoRegs|registrador~314\, bancoRegs|registrador~314, ProcessadorMIPS, 1
instance = comp, \bancoRegs|registrador~1212\, bancoRegs|registrador~1212, ProcessadorMIPS, 1
instance = comp, \bancoRegs|registrador~1142\, bancoRegs|registrador~1142, ProcessadorMIPS, 1
instance = comp, \bancoRegs|saidaB[20]~7\, bancoRegs|saidaB[20]~7, ProcessadorMIPS, 1
instance = comp, \RAM|memRAM_rtl_0|auto_generated|ram_block1a20\, RAM|memRAM_rtl_0|auto_generated|ram_block1a20, ProcessadorMIPS, 1
instance = comp, \mux_ULA_mem|saida_MUX[20]~20\, mux_ULA_mem|saida_MUX[20]~20, ProcessadorMIPS, 1
instance = comp, \bancoRegs|registrador~58\, bancoRegs|registrador~58, ProcessadorMIPS, 1
instance = comp, \bancoRegs|saidaA[20]~20\, bancoRegs|saidaA[20]~20, ProcessadorMIPS, 1
instance = comp, \ULA|ula20|mux_inverteB|saida_MUX~0\, ULA|ula20|mux_inverteB|saida_MUX~0, ProcessadorMIPS, 1
instance = comp, \ULA|ula20|mux_ula|saida_MUX~1\, ULA|ula20|mux_ula|saida_MUX~1, ProcessadorMIPS, 1
instance = comp, \ULA|ula20|mux_ula|saida_MUX~0\, ULA|ula20|mux_ula|saida_MUX~0, ProcessadorMIPS, 1
instance = comp, \bancoRegs|registrador~305\, bancoRegs|registrador~305, ProcessadorMIPS, 1
instance = comp, \bancoRegs|registrador~1203\, bancoRegs|registrador~1203, ProcessadorMIPS, 1
instance = comp, \bancoRegs|registrador~1106\, bancoRegs|registrador~1106, ProcessadorMIPS, 1
instance = comp, \ULA|ula11|mux_inverteB|saida_MUX~0\, ULA|ula11|mux_inverteB|saida_MUX~0, ProcessadorMIPS, 1
instance = comp, \ULA|ula11|mux_ula|saida_MUX~0\, ULA|ula11|mux_ula|saida_MUX~0, ProcessadorMIPS, 1
instance = comp, \bancoRegs|saidaB[11]~30\, bancoRegs|saidaB[11]~30, ProcessadorMIPS, 1
instance = comp, \RAM|memRAM_rtl_0|auto_generated|ram_block1a11\, RAM|memRAM_rtl_0|auto_generated|ram_block1a11, ProcessadorMIPS, 1
instance = comp, \mux_ULA_mem|saida_MUX[11]~11\, mux_ULA_mem|saida_MUX[11]~11, ProcessadorMIPS, 1
instance = comp, \bancoRegs|registrador~49\, bancoRegs|registrador~49, ProcessadorMIPS, 1
instance = comp, \bancoRegs|saidaA[11]~11\, bancoRegs|saidaA[11]~11, ProcessadorMIPS, 1
instance = comp, \bancoRegs|registrador~306\, bancoRegs|registrador~306, ProcessadorMIPS, 1
instance = comp, \bancoRegs|registrador~1204\, bancoRegs|registrador~1204, ProcessadorMIPS, 1
instance = comp, \bancoRegs|registrador~1110\, bancoRegs|registrador~1110, ProcessadorMIPS, 1
instance = comp, \ULA|ula12|mux_inverteB|saida_MUX~0\, ULA|ula12|mux_inverteB|saida_MUX~0, ProcessadorMIPS, 1
instance = comp, \ULA|ula12|soma_sub|saida_xor\, ULA|ula12|soma_sub|saida_xor, ProcessadorMIPS, 1
instance = comp, \ULA|ula12|mux_ula|saida_MUX~0\, ULA|ula12|mux_ula|saida_MUX~0, ProcessadorMIPS, 1
instance = comp, \ULA|ula12|mux_ula|saida_MUX~1\, ULA|ula12|mux_ula|saida_MUX~1, ProcessadorMIPS, 1
instance = comp, \bancoRegs|saidaB[12]~31\, bancoRegs|saidaB[12]~31, ProcessadorMIPS, 1
instance = comp, \RAM|memRAM_rtl_0|auto_generated|ram_block1a12\, RAM|memRAM_rtl_0|auto_generated|ram_block1a12, ProcessadorMIPS, 1
instance = comp, \mux_ULA_mem|saida_MUX[12]~12\, mux_ULA_mem|saida_MUX[12]~12, ProcessadorMIPS, 1
instance = comp, \bancoRegs|registrador~50\, bancoRegs|registrador~50, ProcessadorMIPS, 1
instance = comp, \bancoRegs|saidaA[12]~12\, bancoRegs|saidaA[12]~12, ProcessadorMIPS, 1
instance = comp, \ULA|ula12|soma_sub|carry_out\, ULA|ula12|soma_sub|carry_out, ProcessadorMIPS, 1
instance = comp, \bancoRegs|registrador~307\, bancoRegs|registrador~307, ProcessadorMIPS, 1
instance = comp, \bancoRegs|registrador~1205\, bancoRegs|registrador~1205, ProcessadorMIPS, 1
instance = comp, \bancoRegs|registrador~1114\, bancoRegs|registrador~1114, ProcessadorMIPS, 1
instance = comp, \bancoRegs|saidaB[13]~0\, bancoRegs|saidaB[13]~0, ProcessadorMIPS, 1
instance = comp, \ULA|ula13|mux_inverteB|saida_MUX~0\, ULA|ula13|mux_inverteB|saida_MUX~0, ProcessadorMIPS, 1
instance = comp, \ULA|ula13|mux_ula|saida_MUX~0\, ULA|ula13|mux_ula|saida_MUX~0, ProcessadorMIPS, 1
instance = comp, \RAM|memRAM_rtl_0|auto_generated|ram_block1a13\, RAM|memRAM_rtl_0|auto_generated|ram_block1a13, ProcessadorMIPS, 1
instance = comp, \mux_ULA_mem|saida_MUX[13]~13\, mux_ULA_mem|saida_MUX[13]~13, ProcessadorMIPS, 1
instance = comp, \bancoRegs|registrador~51\, bancoRegs|registrador~51, ProcessadorMIPS, 1
instance = comp, \bancoRegs|saidaA[13]~13\, bancoRegs|saidaA[13]~13, ProcessadorMIPS, 1
instance = comp, \ULA|ula13|soma_sub|saida_and~0\, ULA|ula13|soma_sub|saida_and~0, ProcessadorMIPS, 1
instance = comp, \bancoRegs|registrador~308\, bancoRegs|registrador~308, ProcessadorMIPS, 1
instance = comp, \bancoRegs|registrador~1206\, bancoRegs|registrador~1206, ProcessadorMIPS, 1
instance = comp, \bancoRegs|registrador~1118\, bancoRegs|registrador~1118, ProcessadorMIPS, 1
instance = comp, \bancoRegs|saidaB[14]~1\, bancoRegs|saidaB[14]~1, ProcessadorMIPS, 1
instance = comp, \ULA|ula14|mux_inverteB|saida_MUX~0\, ULA|ula14|mux_inverteB|saida_MUX~0, ProcessadorMIPS, 1
instance = comp, \ULA|ula14|mux_ula|saida_MUX~0\, ULA|ula14|mux_ula|saida_MUX~0, ProcessadorMIPS, 1
instance = comp, \RAM|memRAM_rtl_0|auto_generated|ram_block1a14\, RAM|memRAM_rtl_0|auto_generated|ram_block1a14, ProcessadorMIPS, 1
instance = comp, \mux_ULA_mem|saida_MUX[14]~14\, mux_ULA_mem|saida_MUX[14]~14, ProcessadorMIPS, 1
instance = comp, \bancoRegs|registrador~52\, bancoRegs|registrador~52, ProcessadorMIPS, 1
instance = comp, \bancoRegs|saidaA[14]~14\, bancoRegs|saidaA[14]~14, ProcessadorMIPS, 1
instance = comp, \ULA|ula14|soma_sub|carry_out\, ULA|ula14|soma_sub|carry_out, ProcessadorMIPS, 1
instance = comp, \bancoRegs|registrador~309\, bancoRegs|registrador~309, ProcessadorMIPS, 1
instance = comp, \bancoRegs|registrador~1207\, bancoRegs|registrador~1207, ProcessadorMIPS, 1
instance = comp, \bancoRegs|registrador~1122\, bancoRegs|registrador~1122, ProcessadorMIPS, 1
instance = comp, \bancoRegs|saidaB[15]~2\, bancoRegs|saidaB[15]~2, ProcessadorMIPS, 1
instance = comp, \RAM|memRAM_rtl_0|auto_generated|ram_block1a15\, RAM|memRAM_rtl_0|auto_generated|ram_block1a15, ProcessadorMIPS, 1
instance = comp, \mux_ULA_mem|saida_MUX[15]~15\, mux_ULA_mem|saida_MUX[15]~15, ProcessadorMIPS, 1
instance = comp, \bancoRegs|registrador~53\, bancoRegs|registrador~53, ProcessadorMIPS, 1
instance = comp, \bancoRegs|saidaA[15]~15\, bancoRegs|saidaA[15]~15, ProcessadorMIPS, 1
instance = comp, \ULA|ula15|mux_inverteB|saida_MUX~0\, ULA|ula15|mux_inverteB|saida_MUX~0, ProcessadorMIPS, 1
instance = comp, \ULA|ula15|mux_ula|saida_MUX~0\, ULA|ula15|mux_ula|saida_MUX~0, ProcessadorMIPS, 1
instance = comp, \ULA|ula7|soma_sub|carry_out\, ULA|ula7|soma_sub|carry_out, ProcessadorMIPS, 1
instance = comp, \bancoRegs|registrador~302\, bancoRegs|registrador~302, ProcessadorMIPS, 1
instance = comp, \bancoRegs|registrador~1200\, bancoRegs|registrador~1200, ProcessadorMIPS, 1
instance = comp, \bancoRegs|registrador~1094\, bancoRegs|registrador~1094, ProcessadorMIPS, 1
instance = comp, \bancoRegs|saidaB[8]~19\, bancoRegs|saidaB[8]~19, ProcessadorMIPS, 1
instance = comp, \RAM|memRAM_rtl_0|auto_generated|ram_block1a8\, RAM|memRAM_rtl_0|auto_generated|ram_block1a8, ProcessadorMIPS, 1
instance = comp, \mux_ULA_mem|saida_MUX[8]~8\, mux_ULA_mem|saida_MUX[8]~8, ProcessadorMIPS, 1
instance = comp, \bancoRegs|registrador~46\, bancoRegs|registrador~46, ProcessadorMIPS, 1
instance = comp, \bancoRegs|saidaA[8]~8\, bancoRegs|saidaA[8]~8, ProcessadorMIPS, 1
instance = comp, \ULA|ula8|mux_inverteB|saida_MUX~0\, ULA|ula8|mux_inverteB|saida_MUX~0, ProcessadorMIPS, 1
instance = comp, \ULA|ula8|mux_ula|saida_MUX~1\, ULA|ula8|mux_ula|saida_MUX~1, ProcessadorMIPS, 1
instance = comp, \ULA|ula8|soma_sub|saida_and~0\, ULA|ula8|soma_sub|saida_and~0, ProcessadorMIPS, 1
instance = comp, \bancoRegs|registrador~303\, bancoRegs|registrador~303, ProcessadorMIPS, 1
instance = comp, \bancoRegs|registrador~1201\, bancoRegs|registrador~1201, ProcessadorMIPS, 1
instance = comp, \bancoRegs|registrador~1098\, bancoRegs|registrador~1098, ProcessadorMIPS, 1
instance = comp, \bancoRegs|saidaB[9]~28\, bancoRegs|saidaB[9]~28, ProcessadorMIPS, 1
instance = comp, \RAM|memRAM_rtl_0|auto_generated|ram_block1a9\, RAM|memRAM_rtl_0|auto_generated|ram_block1a9, ProcessadorMIPS, 1
instance = comp, \mux_ULA_mem|saida_MUX[9]~9\, mux_ULA_mem|saida_MUX[9]~9, ProcessadorMIPS, 1
instance = comp, \bancoRegs|registrador~47\, bancoRegs|registrador~47, ProcessadorMIPS, 1
instance = comp, \bancoRegs|saidaA[9]~9\, bancoRegs|saidaA[9]~9, ProcessadorMIPS, 1
instance = comp, \ULA|ula9|mux_inverteB|saida_MUX~0\, ULA|ula9|mux_inverteB|saida_MUX~0, ProcessadorMIPS, 1
instance = comp, \ULA|ula9|mux_ula|saida_MUX~0\, ULA|ula9|mux_ula|saida_MUX~0, ProcessadorMIPS, 1
instance = comp, \ULA|ula9|soma_sub|carry_out\, ULA|ula9|soma_sub|carry_out, ProcessadorMIPS, 1
instance = comp, \bancoRegs|registrador~304\, bancoRegs|registrador~304, ProcessadorMIPS, 1
instance = comp, \bancoRegs|registrador~1202\, bancoRegs|registrador~1202, ProcessadorMIPS, 1
instance = comp, \bancoRegs|registrador~1102\, bancoRegs|registrador~1102, ProcessadorMIPS, 1
instance = comp, \bancoRegs|saidaB[10]~29\, bancoRegs|saidaB[10]~29, ProcessadorMIPS, 1
instance = comp, \RAM|memRAM_rtl_0|auto_generated|ram_block1a10\, RAM|memRAM_rtl_0|auto_generated|ram_block1a10, ProcessadorMIPS, 1
instance = comp, \mux_ULA_mem|saida_MUX[10]~10\, mux_ULA_mem|saida_MUX[10]~10, ProcessadorMIPS, 1
instance = comp, \bancoRegs|registrador~48\, bancoRegs|registrador~48, ProcessadorMIPS, 1
instance = comp, \bancoRegs|saidaA[10]~10\, bancoRegs|saidaA[10]~10, ProcessadorMIPS, 1
instance = comp, \ULA|ula10|mux_inverteB|saida_MUX~0\, ULA|ula10|mux_inverteB|saida_MUX~0, ProcessadorMIPS, 1
instance = comp, \ULA|ula10|mux_ula|saida_MUX~0\, ULA|ula10|mux_ula|saida_MUX~0, ProcessadorMIPS, 1
instance = comp, \monitora_flag_z~1\, monitora_flag_z~1, ProcessadorMIPS, 1
instance = comp, \monitora_flag_z~2\, monitora_flag_z~2, ProcessadorMIPS, 1
instance = comp, \monitora_flag_z~3\, monitora_flag_z~3, ProcessadorMIPS, 1
instance = comp, \monitora_flag_z~4\, monitora_flag_z~4, ProcessadorMIPS, 1
instance = comp, \monitora_flag_z~5\, monitora_flag_z~5, ProcessadorMIPS, 1
instance = comp, \monitora_flag_z~6\, monitora_flag_z~6, ProcessadorMIPS, 1
instance = comp, \monitora_flag_z~7\, monitora_flag_z~7, ProcessadorMIPS, 1
instance = comp, \monitora_flag_z~8\, monitora_flag_z~8, ProcessadorMIPS, 1
instance = comp, \monitora_flag_z~9\, monitora_flag_z~9, ProcessadorMIPS, 1
instance = comp, \ROM|memROM~7\, ROM|memROM~7, ProcessadorMIPS, 1
instance = comp, \PC_Soma_imediato|Add0~118\, PC_Soma_imediato|Add0~118, ProcessadorMIPS, 1
instance = comp, \PC_Soma_imediato|Add0~5\, PC_Soma_imediato|Add0~5, ProcessadorMIPS, 1
instance = comp, \PC_Soma_imediato|Add0~9\, PC_Soma_imediato|Add0~9, ProcessadorMIPS, 1
instance = comp, \mux_PC|saida_MUX[4]~2\, mux_PC|saida_MUX[4]~2, ProcessadorMIPS, 1
instance = comp, \PC_entity|DOUT[4]\, PC_entity|DOUT[4], ProcessadorMIPS, 1
instance = comp, \ROM|memROM~8\, ROM|memROM~8, ProcessadorMIPS, 1
instance = comp, \mux_PC|saida_MUX[3]~1\, mux_PC|saida_MUX[3]~1, ProcessadorMIPS, 1
instance = comp, \PC_entity|DOUT[3]\, PC_entity|DOUT[3], ProcessadorMIPS, 1
instance = comp, \ROM|memROM~11\, ROM|memROM~11, ProcessadorMIPS, 1
instance = comp, \mux_PC|saida_MUX[2]~5\, mux_PC|saida_MUX[2]~5, ProcessadorMIPS, 1
instance = comp, \PC_entity|DOUT[2]\, PC_entity|DOUT[2], ProcessadorMIPS, 1
instance = comp, \ROM|memROM~5\, ROM|memROM~5, ProcessadorMIPS, 1
instance = comp, \ROM|memROM~6\, ROM|memROM~6, ProcessadorMIPS, 1
instance = comp, \PC_Soma_Constante|Add0~13\, PC_Soma_Constante|Add0~13, ProcessadorMIPS, 1
instance = comp, \PC_Soma_imediato|Add0~13\, PC_Soma_imediato|Add0~13, ProcessadorMIPS, 1
instance = comp, \mux_PC|saida_MUX[5]~3\, mux_PC|saida_MUX[5]~3, ProcessadorMIPS, 1
instance = comp, \PC_entity|DOUT[5]\, PC_entity|DOUT[5], ProcessadorMIPS, 1
instance = comp, \PC_Soma_Constante|Add0~17\, PC_Soma_Constante|Add0~17, ProcessadorMIPS, 1
instance = comp, \PC_Soma_imediato|Add0~17\, PC_Soma_imediato|Add0~17, ProcessadorMIPS, 1
instance = comp, \mux_PC|saida_MUX[6]~4\, mux_PC|saida_MUX[6]~4, ProcessadorMIPS, 1
instance = comp, \PC_entity|DOUT[6]\, PC_entity|DOUT[6], ProcessadorMIPS, 1
instance = comp, \ULA|ula8|mux_ula|saida_MUX~2\, ULA|ula8|mux_ula|saida_MUX~2, ProcessadorMIPS, 1
instance = comp, \ULA|ula1|mux_ula|saida_MUX~1\, ULA|ula1|mux_ula|saida_MUX~1, ProcessadorMIPS, 1
instance = comp, \ULA|ula28|mux_ula|saida_MUX~1\, ULA|ula28|mux_ula|saida_MUX~1, ProcessadorMIPS, 1
instance = comp, \RAM|memRAM_rtl_0|auto_generated|ram_block1a28\, RAM|memRAM_rtl_0|auto_generated|ram_block1a28, ProcessadorMIPS, 1
instance = comp, \mux_ULA_mem|saida_MUX[28]~28\, mux_ULA_mem|saida_MUX[28]~28, ProcessadorMIPS, 1
instance = comp, \bancoRegs|registrador~66\, bancoRegs|registrador~66, ProcessadorMIPS, 1
instance = comp, \bancoRegs|saidaA[28]~28\, bancoRegs|saidaA[28]~28, ProcessadorMIPS, 1
instance = comp, \ULA|ula28|soma_sub|saida_and~0\, ULA|ula28|soma_sub|saida_and~0, ProcessadorMIPS, 1
instance = comp, \ULA|ula29|soma_sub|carry_out\, ULA|ula29|soma_sub|carry_out, ProcessadorMIPS, 1
instance = comp, \bancoRegs|registrador~324\, bancoRegs|registrador~324, ProcessadorMIPS, 1
instance = comp, \bancoRegs|registrador~1222\, bancoRegs|registrador~1222, ProcessadorMIPS, 1
instance = comp, \bancoRegs|registrador~1182\, bancoRegs|registrador~1182, ProcessadorMIPS, 1
instance = comp, \bancoRegs|saidaB[30]~17\, bancoRegs|saidaB[30]~17, ProcessadorMIPS, 1
instance = comp, \ULA|ula30|mux_inverteB|saida_MUX~0\, ULA|ula30|mux_inverteB|saida_MUX~0, ProcessadorMIPS, 1
instance = comp, \ULA|ula30|mux_ula|saida_MUX~0\, ULA|ula30|mux_ula|saida_MUX~0, ProcessadorMIPS, 1
instance = comp, \RAM|memRAM_rtl_0|auto_generated|ram_block1a30\, RAM|memRAM_rtl_0|auto_generated|ram_block1a30, ProcessadorMIPS, 1
instance = comp, \mux_ULA_mem|saida_MUX[30]~30\, mux_ULA_mem|saida_MUX[30]~30, ProcessadorMIPS, 1
instance = comp, \bancoRegs|registrador~68\, bancoRegs|registrador~68, ProcessadorMIPS, 1
instance = comp, \bancoRegs|saidaA[30]~30\, bancoRegs|saidaA[30]~30, ProcessadorMIPS, 1
instance = comp, \ULA|ula30|soma_sub|saida_xor\, ULA|ula30|soma_sub|saida_xor, ProcessadorMIPS, 1
instance = comp, \ULA|ula30|mux_ula|saida_MUX~1\, ULA|ula30|mux_ula|saida_MUX~1, ProcessadorMIPS, 1
instance = comp, \PC_Soma_Constante|Add0~1\, PC_Soma_Constante|Add0~1, ProcessadorMIPS, 1
instance = comp, \ROM|memROM~1\, ROM|memROM~1, ProcessadorMIPS, 1
instance = comp, \PC_Soma_imediato|Add0~1\, PC_Soma_imediato|Add0~1, ProcessadorMIPS, 1
instance = comp, \mux_PC|saida_MUX[7]~0\, mux_PC|saida_MUX[7]~0, ProcessadorMIPS, 1
instance = comp, \PC_entity|DOUT[7]\, PC_entity|DOUT[7], ProcessadorMIPS, 1
instance = comp, \ROM|memROM~2\, ROM|memROM~2, ProcessadorMIPS, 1
instance = comp, \UC_ULA|ula_ctrl[2]~1\, UC_ULA|ula_ctrl[2]~1, ProcessadorMIPS, 1
instance = comp, \bancoRegs|registrador~69\, bancoRegs|registrador~69, ProcessadorMIPS, 1
instance = comp, \bancoRegs|saidaA[31]~31\, bancoRegs|saidaA[31]~31, ProcessadorMIPS, 1
instance = comp, \ULA|ula31|mux_ula|saida_MUX~0\, ULA|ula31|mux_ula|saida_MUX~0, ProcessadorMIPS, 1
instance = comp, \RAM|memRAM_rtl_0|auto_generated|ram_block1a31\, RAM|memRAM_rtl_0|auto_generated|ram_block1a31, ProcessadorMIPS, 1
instance = comp, \mux_ULA_mem|saida_MUX[31]~31\, mux_ULA_mem|saida_MUX[31]~31, ProcessadorMIPS, 1
instance = comp, \bancoRegs|registrador~325\, bancoRegs|registrador~325, ProcessadorMIPS, 1
instance = comp, \bancoRegs|registrador~1223\, bancoRegs|registrador~1223, ProcessadorMIPS, 1
instance = comp, \bancoRegs|registrador~1186\, bancoRegs|registrador~1186, ProcessadorMIPS, 1
instance = comp, \bancoRegs|saidaB[31]~18\, bancoRegs|saidaB[31]~18, ProcessadorMIPS, 1
instance = comp, \mux_rt_imediato|saida_MUX[31]~0\, mux_rt_imediato|saida_MUX[31]~0, ProcessadorMIPS, 1
instance = comp, \ULA|ula31|mux_inverteB|saida_MUX~0\, ULA|ula31|mux_inverteB|saida_MUX~0, ProcessadorMIPS, 1
instance = comp, \ULA|ula31|soma_sub|saida~0\, ULA|ula31|soma_sub|saida~0, ProcessadorMIPS, 1
instance = comp, \bancoRegs|saidaB[0]~20\, bancoRegs|saidaB[0]~20, ProcessadorMIPS, 1
instance = comp, \RAM|memRAM_rtl_0|auto_generated|ram_block1a0\, RAM|memRAM_rtl_0|auto_generated|ram_block1a0, ProcessadorMIPS, 1
instance = comp, \mux_ULA_mem|saida_MUX[0]~0\, mux_ULA_mem|saida_MUX[0]~0, ProcessadorMIPS, 1
instance = comp, \bancoRegs|registrador~38\, bancoRegs|registrador~38, ProcessadorMIPS, 1
instance = comp, \bancoRegs|saidaA[0]~0\, bancoRegs|saidaA[0]~0, ProcessadorMIPS, 1
instance = comp, \ULA|ula0|soma_sub|carry_out\, ULA|ula0|soma_sub|carry_out, ProcessadorMIPS, 1
instance = comp, \ULA|ula3|soma_sub|saida_xor\, ULA|ula3|soma_sub|saida_xor, ProcessadorMIPS, 1
instance = comp, \ULA|ula3|soma_sub|saida_xor2\, ULA|ula3|soma_sub|saida_xor2, ProcessadorMIPS, 1
instance = comp, \ULA|ula5|soma_sub|carry_out\, ULA|ula5|soma_sub|carry_out, ProcessadorMIPS, 1
instance = comp, \ULA|ula8|soma_sub|saida_xor\, ULA|ula8|soma_sub|saida_xor, ProcessadorMIPS, 1
instance = comp, \ULA|ula8|soma_sub|saida_xor2\, ULA|ula8|soma_sub|saida_xor2, ProcessadorMIPS, 1
instance = comp, \ULA|ula10|soma_sub|carry_out\, ULA|ula10|soma_sub|carry_out, ProcessadorMIPS, 1
instance = comp, \ULA|ula13|soma_sub|saida_xor\, ULA|ula13|soma_sub|saida_xor, ProcessadorMIPS, 1
instance = comp, \ULA|ula13|soma_sub|saida_xor2\, ULA|ula13|soma_sub|saida_xor2, ProcessadorMIPS, 1
instance = comp, \ULA|ula15|soma_sub|carry_out\, ULA|ula15|soma_sub|carry_out, ProcessadorMIPS, 1
instance = comp, \ULA|ula18|soma_sub|saida_xor\, ULA|ula18|soma_sub|saida_xor, ProcessadorMIPS, 1
instance = comp, \ULA|ula18|soma_sub|saida_xor2\, ULA|ula18|soma_sub|saida_xor2, ProcessadorMIPS, 1
instance = comp, \ULA|ula20|soma_sub|carry_out\, ULA|ula20|soma_sub|carry_out, ProcessadorMIPS, 1
instance = comp, \ULA|ula23|soma_sub|saida_xor\, ULA|ula23|soma_sub|saida_xor, ProcessadorMIPS, 1
instance = comp, \ULA|ula23|soma_sub|saida_xor2\, ULA|ula23|soma_sub|saida_xor2, ProcessadorMIPS, 1
instance = comp, \ULA|ula25|soma_sub|carry_out\, ULA|ula25|soma_sub|carry_out, ProcessadorMIPS, 1
instance = comp, \ULA|ula28|soma_sub|saida_xor2\, ULA|ula28|soma_sub|saida_xor2, ProcessadorMIPS, 1
instance = comp, \ULA|ula30|soma_sub|carry_out\, ULA|ula30|soma_sub|carry_out, ProcessadorMIPS, 1
instance = comp, \ULA|ula0|mux_ula|saida_MUX~2\, ULA|ula0|mux_ula|saida_MUX~2, ProcessadorMIPS, 1
instance = comp, \ULA|ula31|mux_ula|saida_MUX~1\, ULA|ula31|mux_ula|saida_MUX~1, ProcessadorMIPS, 1
instance = comp, \PC_Soma_Constante|Add0~25\, PC_Soma_Constante|Add0~25, ProcessadorMIPS, 1
instance = comp, \PC_Soma_imediato|Add0~21\, PC_Soma_imediato|Add0~21, ProcessadorMIPS, 1
instance = comp, \mux_PC|saida_MUX[8]~6\, mux_PC|saida_MUX[8]~6, ProcessadorMIPS, 1
instance = comp, \PC_entity|DOUT[8]\, PC_entity|DOUT[8], ProcessadorMIPS, 1
instance = comp, \PC_Soma_Constante|Add0~29\, PC_Soma_Constante|Add0~29, ProcessadorMIPS, 1
instance = comp, \PC_Soma_imediato|Add0~25\, PC_Soma_imediato|Add0~25, ProcessadorMIPS, 1
instance = comp, \mux_PC|saida_MUX[9]~7\, mux_PC|saida_MUX[9]~7, ProcessadorMIPS, 1
instance = comp, \PC_entity|DOUT[9]\, PC_entity|DOUT[9], ProcessadorMIPS, 1
instance = comp, \PC_Soma_Constante|Add0~33\, PC_Soma_Constante|Add0~33, ProcessadorMIPS, 1
instance = comp, \PC_Soma_imediato|Add0~29\, PC_Soma_imediato|Add0~29, ProcessadorMIPS, 1
instance = comp, \mux_PC|saida_MUX[10]~8\, mux_PC|saida_MUX[10]~8, ProcessadorMIPS, 1
instance = comp, \PC_entity|DOUT[10]\, PC_entity|DOUT[10], ProcessadorMIPS, 1
instance = comp, \PC_Soma_Constante|Add0~37\, PC_Soma_Constante|Add0~37, ProcessadorMIPS, 1
instance = comp, \PC_Soma_imediato|Add0~33\, PC_Soma_imediato|Add0~33, ProcessadorMIPS, 1
instance = comp, \mux_PC|saida_MUX[11]~9\, mux_PC|saida_MUX[11]~9, ProcessadorMIPS, 1
instance = comp, \PC_entity|DOUT[11]\, PC_entity|DOUT[11], ProcessadorMIPS, 1
instance = comp, \PC_Soma_Constante|Add0~41\, PC_Soma_Constante|Add0~41, ProcessadorMIPS, 1
instance = comp, \PC_Soma_imediato|Add0~37\, PC_Soma_imediato|Add0~37, ProcessadorMIPS, 1
instance = comp, \mux_PC|saida_MUX[12]~10\, mux_PC|saida_MUX[12]~10, ProcessadorMIPS, 1
instance = comp, \PC_entity|DOUT[12]\, PC_entity|DOUT[12], ProcessadorMIPS, 1
instance = comp, \PC_Soma_Constante|Add0~45\, PC_Soma_Constante|Add0~45, ProcessadorMIPS, 1
instance = comp, \PC_Soma_imediato|Add0~41\, PC_Soma_imediato|Add0~41, ProcessadorMIPS, 1
instance = comp, \mux_PC|saida_MUX[13]~11\, mux_PC|saida_MUX[13]~11, ProcessadorMIPS, 1
instance = comp, \PC_entity|DOUT[13]\, PC_entity|DOUT[13], ProcessadorMIPS, 1
instance = comp, \PC_Soma_Constante|Add0~49\, PC_Soma_Constante|Add0~49, ProcessadorMIPS, 1
instance = comp, \PC_Soma_imediato|Add0~45\, PC_Soma_imediato|Add0~45, ProcessadorMIPS, 1
instance = comp, \mux_PC|saida_MUX[14]~12\, mux_PC|saida_MUX[14]~12, ProcessadorMIPS, 1
instance = comp, \PC_entity|DOUT[14]\, PC_entity|DOUT[14], ProcessadorMIPS, 1
instance = comp, \PC_Soma_Constante|Add0~53\, PC_Soma_Constante|Add0~53, ProcessadorMIPS, 1
instance = comp, \PC_Soma_imediato|Add0~49\, PC_Soma_imediato|Add0~49, ProcessadorMIPS, 1
instance = comp, \mux_PC|saida_MUX[15]~13\, mux_PC|saida_MUX[15]~13, ProcessadorMIPS, 1
instance = comp, \PC_entity|DOUT[15]\, PC_entity|DOUT[15], ProcessadorMIPS, 1
instance = comp, \PC_Soma_Constante|Add0~57\, PC_Soma_Constante|Add0~57, ProcessadorMIPS, 1
instance = comp, \PC_Soma_imediato|Add0~53\, PC_Soma_imediato|Add0~53, ProcessadorMIPS, 1
instance = comp, \mux_PC|saida_MUX[16]~14\, mux_PC|saida_MUX[16]~14, ProcessadorMIPS, 1
instance = comp, \PC_entity|DOUT[16]\, PC_entity|DOUT[16], ProcessadorMIPS, 1
instance = comp, \PC_Soma_Constante|Add0~61\, PC_Soma_Constante|Add0~61, ProcessadorMIPS, 1
instance = comp, \PC_Soma_imediato|Add0~57\, PC_Soma_imediato|Add0~57, ProcessadorMIPS, 1
instance = comp, \mux_PC|saida_MUX[17]~15\, mux_PC|saida_MUX[17]~15, ProcessadorMIPS, 1
instance = comp, \PC_entity|DOUT[17]\, PC_entity|DOUT[17], ProcessadorMIPS, 1
instance = comp, \PC_Soma_Constante|Add0~65\, PC_Soma_Constante|Add0~65, ProcessadorMIPS, 1
instance = comp, \PC_Soma_imediato|Add0~61\, PC_Soma_imediato|Add0~61, ProcessadorMIPS, 1
instance = comp, \mux_PC|saida_MUX[18]~16\, mux_PC|saida_MUX[18]~16, ProcessadorMIPS, 1
instance = comp, \PC_entity|DOUT[18]\, PC_entity|DOUT[18], ProcessadorMIPS, 1
instance = comp, \PC_Soma_Constante|Add0~69\, PC_Soma_Constante|Add0~69, ProcessadorMIPS, 1
instance = comp, \PC_Soma_imediato|Add0~65\, PC_Soma_imediato|Add0~65, ProcessadorMIPS, 1
instance = comp, \mux_PC|saida_MUX[19]~17\, mux_PC|saida_MUX[19]~17, ProcessadorMIPS, 1
instance = comp, \PC_entity|DOUT[19]\, PC_entity|DOUT[19], ProcessadorMIPS, 1
instance = comp, \PC_Soma_Constante|Add0~73\, PC_Soma_Constante|Add0~73, ProcessadorMIPS, 1
instance = comp, \PC_Soma_imediato|Add0~69\, PC_Soma_imediato|Add0~69, ProcessadorMIPS, 1
instance = comp, \mux_PC|saida_MUX[20]~18\, mux_PC|saida_MUX[20]~18, ProcessadorMIPS, 1
instance = comp, \PC_entity|DOUT[20]\, PC_entity|DOUT[20], ProcessadorMIPS, 1
instance = comp, \PC_Soma_Constante|Add0~77\, PC_Soma_Constante|Add0~77, ProcessadorMIPS, 1
instance = comp, \PC_Soma_imediato|Add0~73\, PC_Soma_imediato|Add0~73, ProcessadorMIPS, 1
instance = comp, \mux_PC|saida_MUX[21]~19\, mux_PC|saida_MUX[21]~19, ProcessadorMIPS, 1
instance = comp, \PC_entity|DOUT[21]\, PC_entity|DOUT[21], ProcessadorMIPS, 1
instance = comp, \PC_Soma_Constante|Add0~81\, PC_Soma_Constante|Add0~81, ProcessadorMIPS, 1
instance = comp, \PC_Soma_imediato|Add0~77\, PC_Soma_imediato|Add0~77, ProcessadorMIPS, 1
instance = comp, \mux_PC|saida_MUX[22]~20\, mux_PC|saida_MUX[22]~20, ProcessadorMIPS, 1
instance = comp, \PC_entity|DOUT[22]\, PC_entity|DOUT[22], ProcessadorMIPS, 1
instance = comp, \PC_Soma_Constante|Add0~85\, PC_Soma_Constante|Add0~85, ProcessadorMIPS, 1
instance = comp, \PC_Soma_imediato|Add0~81\, PC_Soma_imediato|Add0~81, ProcessadorMIPS, 1
instance = comp, \mux_PC|saida_MUX[23]~21\, mux_PC|saida_MUX[23]~21, ProcessadorMIPS, 1
instance = comp, \PC_entity|DOUT[23]\, PC_entity|DOUT[23], ProcessadorMIPS, 1
instance = comp, \PC_Soma_Constante|Add0~89\, PC_Soma_Constante|Add0~89, ProcessadorMIPS, 1
instance = comp, \PC_Soma_imediato|Add0~85\, PC_Soma_imediato|Add0~85, ProcessadorMIPS, 1
instance = comp, \mux_PC|saida_MUX[24]~22\, mux_PC|saida_MUX[24]~22, ProcessadorMIPS, 1
instance = comp, \PC_entity|DOUT[24]\, PC_entity|DOUT[24], ProcessadorMIPS, 1
instance = comp, \PC_Soma_Constante|Add0~93\, PC_Soma_Constante|Add0~93, ProcessadorMIPS, 1
instance = comp, \PC_Soma_imediato|Add0~89\, PC_Soma_imediato|Add0~89, ProcessadorMIPS, 1
instance = comp, \mux_PC|saida_MUX[25]~23\, mux_PC|saida_MUX[25]~23, ProcessadorMIPS, 1
instance = comp, \PC_entity|DOUT[25]\, PC_entity|DOUT[25], ProcessadorMIPS, 1
instance = comp, \PC_Soma_Constante|Add0~97\, PC_Soma_Constante|Add0~97, ProcessadorMIPS, 1
instance = comp, \PC_Soma_imediato|Add0~93\, PC_Soma_imediato|Add0~93, ProcessadorMIPS, 1
instance = comp, \mux_PC|saida_MUX[26]~24\, mux_PC|saida_MUX[26]~24, ProcessadorMIPS, 1
instance = comp, \PC_entity|DOUT[26]\, PC_entity|DOUT[26], ProcessadorMIPS, 1
instance = comp, \PC_Soma_Constante|Add0~101\, PC_Soma_Constante|Add0~101, ProcessadorMIPS, 1
instance = comp, \PC_Soma_imediato|Add0~97\, PC_Soma_imediato|Add0~97, ProcessadorMIPS, 1
instance = comp, \mux_PC|saida_MUX[27]~25\, mux_PC|saida_MUX[27]~25, ProcessadorMIPS, 1
instance = comp, \PC_entity|DOUT[27]\, PC_entity|DOUT[27], ProcessadorMIPS, 1
instance = comp, \PC_Soma_Constante|Add0~105\, PC_Soma_Constante|Add0~105, ProcessadorMIPS, 1
instance = comp, \PC_Soma_imediato|Add0~101\, PC_Soma_imediato|Add0~101, ProcessadorMIPS, 1
instance = comp, \mux_PC|saida_MUX[28]~26\, mux_PC|saida_MUX[28]~26, ProcessadorMIPS, 1
instance = comp, \PC_entity|DOUT[28]\, PC_entity|DOUT[28], ProcessadorMIPS, 1
instance = comp, \PC_Soma_Constante|Add0~109\, PC_Soma_Constante|Add0~109, ProcessadorMIPS, 1
instance = comp, \PC_Soma_imediato|Add0~105\, PC_Soma_imediato|Add0~105, ProcessadorMIPS, 1
instance = comp, \mux_PC|saida_MUX[29]~27\, mux_PC|saida_MUX[29]~27, ProcessadorMIPS, 1
instance = comp, \PC_entity|DOUT[29]\, PC_entity|DOUT[29], ProcessadorMIPS, 1
instance = comp, \PC_Soma_Constante|Add0~113\, PC_Soma_Constante|Add0~113, ProcessadorMIPS, 1
instance = comp, \PC_Soma_imediato|Add0~109\, PC_Soma_imediato|Add0~109, ProcessadorMIPS, 1
instance = comp, \mux_PC|saida_MUX[30]~28\, mux_PC|saida_MUX[30]~28, ProcessadorMIPS, 1
instance = comp, \PC_entity|DOUT[30]\, PC_entity|DOUT[30], ProcessadorMIPS, 1
instance = comp, \PC_Soma_Constante|Add0~117\, PC_Soma_Constante|Add0~117, ProcessadorMIPS, 1
instance = comp, \PC_Soma_imediato|Add0~113\, PC_Soma_imediato|Add0~113, ProcessadorMIPS, 1
instance = comp, \mux_PC|saida_MUX[31]~29\, mux_PC|saida_MUX[31]~29, ProcessadorMIPS, 1
instance = comp, \PC_entity|DOUT[31]\, PC_entity|DOUT[31], ProcessadorMIPS, 1
instance = comp, \ULA|ula31|Overflow_exists|overflow~0\, ULA|ula31|Overflow_exists|overflow~0, ProcessadorMIPS, 1
instance = comp, \monitora_flag_z~10\, monitora_flag_z~10, ProcessadorMIPS, 1
