// Seed: 2777543491
module module_0 (
    input supply0 id_0
    , id_16,
    input supply0 id_1,
    input supply1 id_2,
    input wire id_3,
    output tri0 id_4,
    input supply1 id_5,
    output tri0 id_6,
    input wor id_7,
    input wor id_8,
    input wire id_9,
    output supply0 id_10,
    output tri0 id_11,
    input wire id_12,
    input tri id_13,
    output wire id_14
);
  if (1) begin
    wire id_17;
    tri  id_18;
    if (1) begin
      wire id_19;
      tri0 id_20 = id_18 <-> id_7 > id_20;
    end
  end else wire id_21;
  wire id_22;
  assign id_10 = 1;
endmodule
module module_1 (
    output tri0 id_0,
    input supply0 id_1,
    input supply0 id_2,
    input supply0 id_3,
    input wand id_4,
    input uwire id_5,
    input supply0 id_6,
    output tri id_7,
    input supply0 id_8,
    inout tri0 id_9,
    input wor id_10,
    output wor id_11,
    input supply0 id_12
    , id_21,
    input wand id_13,
    input wand id_14,
    output tri0 id_15,
    output supply1 id_16,
    input tri id_17,
    output tri id_18,
    output wor id_19
);
  id_22(
      id_18
  );
  assign id_18 = 1'b0;
  wire id_23;
  module_0(
      id_5,
      id_10,
      id_13,
      id_10,
      id_11,
      id_2,
      id_0,
      id_17,
      id_6,
      id_9,
      id_11,
      id_15,
      id_13,
      id_14,
      id_7
  );
endmodule
