

================================================================
== Vitis HLS Report for 'compute_connectivity_mask'
================================================================
* Date:           Thu Nov  4 14:53:03 2021

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)
* Project:        project_1
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.724 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      884|      884|  3.536 us|  3.536 us|  884|  884|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------------------------------------+----------------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                                                                 |                                                                      |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |                                     Instance                                    |                                Module                                |   min   |   max   |    min    |    max    | min | max |   Type  |
        +---------------------------------------------------------------------------------+----------------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_compute_connectivity_mask_Pipeline_1_fu_220                                  |compute_connectivity_mask_Pipeline_1                                  |      363|      363|   1.452 us|   1.452 us|  363|  363|       no|
        |grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_371_1_fu_226                   |compute_connectivity_mask_Pipeline_VITIS_LOOP_371_1                   |      125|      125|   0.500 us|   0.500 us|  125|  125|       no|
        |grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_376_2_fu_234                   |compute_connectivity_mask_Pipeline_VITIS_LOOP_376_2                   |       22|       22|  88.000 ns|  88.000 ns|   22|   22|       no|
        |grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_380_3_VITIS_LOOP_381_4_fu_240  |compute_connectivity_mask_Pipeline_VITIS_LOOP_380_3_VITIS_LOOP_381_4  |      367|      367|   1.468 us|   1.468 us|  367|  367|       no|
        +---------------------------------------------------------------------------------+----------------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       -|      -|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    2|     428|   1239|    -|
|Memory           |       19|    -|       0|      0|    -|
|Multiplexer      |        -|    -|       -|    169|    -|
|Register         |        -|    -|      12|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |       19|    2|     440|   1408|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        4|   ~0|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------------------------------------------+----------------------------------------------------------------------+---------+----+-----+-----+-----+
    |                                     Instance                                    |                                Module                                | BRAM_18K| DSP|  FF | LUT | URAM|
    +---------------------------------------------------------------------------------+----------------------------------------------------------------------+---------+----+-----+-----+-----+
    |grp_compute_connectivity_mask_Pipeline_1_fu_220                                  |compute_connectivity_mask_Pipeline_1                                  |        0|   0|   11|   54|    0|
    |grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_371_1_fu_226                   |compute_connectivity_mask_Pipeline_VITIS_LOOP_371_1                   |        0|   1|  172|  233|    0|
    |grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_376_2_fu_234                   |compute_connectivity_mask_Pipeline_VITIS_LOOP_376_2                   |        0|   0|   75|  134|    0|
    |grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_380_3_VITIS_LOOP_381_4_fu_240  |compute_connectivity_mask_Pipeline_VITIS_LOOP_380_3_VITIS_LOOP_381_4  |        0|   1|  170|  818|    0|
    +---------------------------------------------------------------------------------+----------------------------------------------------------------------+---------+----+-----+-----+-----+
    |Total                                                                            |                                                                      |        0|   2|  428| 1239|    0|
    +---------------------------------------------------------------------------------+----------------------------------------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +---------------------+---------------------------------------------+---------+---+----+-----+-------+-----+------+-------------+
    |        Memory       |                    Module                   | BRAM_18K| FF| LUT| URAM| Words | Bits| Banks| W*Bits*Banks|
    +---------------------+---------------------------------------------+---------+---+----+-----+-------+-----+------+-------------+
    |connectivity_mask_U  |compute_connectivity_mask_connectivity_mask  |       19|  0|   0|    0|  10000|   32|     1|       320000|
    +---------------------+---------------------------------------------+---------+---+----+-----+-------+-----+------+-------------+
    |Total                |                                             |       19|  0|   0|    0|  10000|   32|     1|       320000|
    +---------------------+---------------------------------------------+---------+---+----+-----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +----------------------------+----+-----------+-----+-----------+
    |            Name            | LUT| Input Size| Bits| Total Bits|
    +----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                   |  49|          9|    1|          9|
    |connectivity_mask_address0  |  20|          4|   14|         56|
    |connectivity_mask_address1  |  20|          4|   14|         56|
    |connectivity_mask_ce0       |  20|          4|    1|          4|
    |connectivity_mask_ce1       |  20|          4|    1|          4|
    |connectivity_mask_d1        |  20|          4|   32|        128|
    |connectivity_mask_we1       |  20|          4|    1|          4|
    +----------------------------+----+-----------+-----+-----------+
    |Total                       | 169|         33|   64|        261|
    +----------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------------------------------------------+---+----+-----+-----------+
    |                                             Name                                             | FF| LUT| Bits| Const Bits|
    +----------------------------------------------------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                                                                     |  8|   0|    8|          0|
    |grp_compute_connectivity_mask_Pipeline_1_fu_220_ap_start_reg                                  |  1|   0|    1|          0|
    |grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_371_1_fu_226_ap_start_reg                   |  1|   0|    1|          0|
    |grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_376_2_fu_234_ap_start_reg                   |  1|   0|    1|          0|
    |grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_380_3_VITIS_LOOP_381_4_fu_240_ap_start_reg  |  1|   0|    1|          0|
    +----------------------------------------------------------------------------------------------+---+----+-----+-----------+
    |Total                                                                                         | 12|   0|   12|          0|
    +----------------------------------------------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------------+-----+-----+------------+----------------------------+--------------+
|              RTL Ports              | Dir | Bits|  Protocol  |        Source Object       |    C Type    |
+-------------------------------------+-----+-----+------------+----------------------------+--------------+
|ap_clk                               |   in|    1|  ap_ctrl_hs|   compute_connectivity_mask|  return value|
|ap_rst                               |   in|    1|  ap_ctrl_hs|   compute_connectivity_mask|  return value|
|ap_start                             |   in|    1|  ap_ctrl_hs|   compute_connectivity_mask|  return value|
|ap_done                              |  out|    1|  ap_ctrl_hs|   compute_connectivity_mask|  return value|
|ap_idle                              |  out|    1|  ap_ctrl_hs|   compute_connectivity_mask|  return value|
|ap_ready                             |  out|    1|  ap_ctrl_hs|   compute_connectivity_mask|  return value|
|edge_list_address0                   |  out|   10|   ap_memory|                   edge_list|         array|
|edge_list_ce0                        |  out|    1|   ap_memory|                   edge_list|         array|
|edge_list_q0                         |   in|   32|   ap_memory|                   edge_list|         array|
|edge_list_address1                   |  out|   10|   ap_memory|                   edge_list|         array|
|edge_list_ce1                        |  out|    1|   ap_memory|                   edge_list|         array|
|edge_list_q1                         |   in|   32|   ap_memory|                   edge_list|         array|
|connectivity_mask_final_0_address1   |  out|    7|   ap_memory|   connectivity_mask_final_0|         array|
|connectivity_mask_final_0_ce1        |  out|    1|   ap_memory|   connectivity_mask_final_0|         array|
|connectivity_mask_final_0_we1        |  out|    1|   ap_memory|   connectivity_mask_final_0|         array|
|connectivity_mask_final_0_d1         |  out|   32|   ap_memory|   connectivity_mask_final_0|         array|
|connectivity_mask_final_1_address1   |  out|    7|   ap_memory|   connectivity_mask_final_1|         array|
|connectivity_mask_final_1_ce1        |  out|    1|   ap_memory|   connectivity_mask_final_1|         array|
|connectivity_mask_final_1_we1        |  out|    1|   ap_memory|   connectivity_mask_final_1|         array|
|connectivity_mask_final_1_d1         |  out|   32|   ap_memory|   connectivity_mask_final_1|         array|
|connectivity_mask_final_2_address1   |  out|    7|   ap_memory|   connectivity_mask_final_2|         array|
|connectivity_mask_final_2_ce1        |  out|    1|   ap_memory|   connectivity_mask_final_2|         array|
|connectivity_mask_final_2_we1        |  out|    1|   ap_memory|   connectivity_mask_final_2|         array|
|connectivity_mask_final_2_d1         |  out|   32|   ap_memory|   connectivity_mask_final_2|         array|
|connectivity_mask_final_3_address1   |  out|    7|   ap_memory|   connectivity_mask_final_3|         array|
|connectivity_mask_final_3_ce1        |  out|    1|   ap_memory|   connectivity_mask_final_3|         array|
|connectivity_mask_final_3_we1        |  out|    1|   ap_memory|   connectivity_mask_final_3|         array|
|connectivity_mask_final_3_d1         |  out|   32|   ap_memory|   connectivity_mask_final_3|         array|
|connectivity_mask_final_4_address1   |  out|    7|   ap_memory|   connectivity_mask_final_4|         array|
|connectivity_mask_final_4_ce1        |  out|    1|   ap_memory|   connectivity_mask_final_4|         array|
|connectivity_mask_final_4_we1        |  out|    1|   ap_memory|   connectivity_mask_final_4|         array|
|connectivity_mask_final_4_d1         |  out|   32|   ap_memory|   connectivity_mask_final_4|         array|
|connectivity_mask_final_5_address1   |  out|    7|   ap_memory|   connectivity_mask_final_5|         array|
|connectivity_mask_final_5_ce1        |  out|    1|   ap_memory|   connectivity_mask_final_5|         array|
|connectivity_mask_final_5_we1        |  out|    1|   ap_memory|   connectivity_mask_final_5|         array|
|connectivity_mask_final_5_d1         |  out|   32|   ap_memory|   connectivity_mask_final_5|         array|
|connectivity_mask_final_6_address1   |  out|    7|   ap_memory|   connectivity_mask_final_6|         array|
|connectivity_mask_final_6_ce1        |  out|    1|   ap_memory|   connectivity_mask_final_6|         array|
|connectivity_mask_final_6_we1        |  out|    1|   ap_memory|   connectivity_mask_final_6|         array|
|connectivity_mask_final_6_d1         |  out|   32|   ap_memory|   connectivity_mask_final_6|         array|
|connectivity_mask_final_7_address1   |  out|    7|   ap_memory|   connectivity_mask_final_7|         array|
|connectivity_mask_final_7_ce1        |  out|    1|   ap_memory|   connectivity_mask_final_7|         array|
|connectivity_mask_final_7_we1        |  out|    1|   ap_memory|   connectivity_mask_final_7|         array|
|connectivity_mask_final_7_d1         |  out|   32|   ap_memory|   connectivity_mask_final_7|         array|
|connectivity_mask_final_8_address1   |  out|    7|   ap_memory|   connectivity_mask_final_8|         array|
|connectivity_mask_final_8_ce1        |  out|    1|   ap_memory|   connectivity_mask_final_8|         array|
|connectivity_mask_final_8_we1        |  out|    1|   ap_memory|   connectivity_mask_final_8|         array|
|connectivity_mask_final_8_d1         |  out|   32|   ap_memory|   connectivity_mask_final_8|         array|
|connectivity_mask_final_9_address1   |  out|    7|   ap_memory|   connectivity_mask_final_9|         array|
|connectivity_mask_final_9_ce1        |  out|    1|   ap_memory|   connectivity_mask_final_9|         array|
|connectivity_mask_final_9_we1        |  out|    1|   ap_memory|   connectivity_mask_final_9|         array|
|connectivity_mask_final_9_d1         |  out|   32|   ap_memory|   connectivity_mask_final_9|         array|
|connectivity_mask_final_10_address1  |  out|    7|   ap_memory|  connectivity_mask_final_10|         array|
|connectivity_mask_final_10_ce1       |  out|    1|   ap_memory|  connectivity_mask_final_10|         array|
|connectivity_mask_final_10_we1       |  out|    1|   ap_memory|  connectivity_mask_final_10|         array|
|connectivity_mask_final_10_d1        |  out|   32|   ap_memory|  connectivity_mask_final_10|         array|
|connectivity_mask_final_11_address1  |  out|    7|   ap_memory|  connectivity_mask_final_11|         array|
|connectivity_mask_final_11_ce1       |  out|    1|   ap_memory|  connectivity_mask_final_11|         array|
|connectivity_mask_final_11_we1       |  out|    1|   ap_memory|  connectivity_mask_final_11|         array|
|connectivity_mask_final_11_d1        |  out|   32|   ap_memory|  connectivity_mask_final_11|         array|
|connectivity_mask_final_12_address1  |  out|    7|   ap_memory|  connectivity_mask_final_12|         array|
|connectivity_mask_final_12_ce1       |  out|    1|   ap_memory|  connectivity_mask_final_12|         array|
|connectivity_mask_final_12_we1       |  out|    1|   ap_memory|  connectivity_mask_final_12|         array|
|connectivity_mask_final_12_d1        |  out|   32|   ap_memory|  connectivity_mask_final_12|         array|
|connectivity_mask_final_13_address1  |  out|    7|   ap_memory|  connectivity_mask_final_13|         array|
|connectivity_mask_final_13_ce1       |  out|    1|   ap_memory|  connectivity_mask_final_13|         array|
|connectivity_mask_final_13_we1       |  out|    1|   ap_memory|  connectivity_mask_final_13|         array|
|connectivity_mask_final_13_d1        |  out|   32|   ap_memory|  connectivity_mask_final_13|         array|
|connectivity_mask_final_14_address1  |  out|    7|   ap_memory|  connectivity_mask_final_14|         array|
|connectivity_mask_final_14_ce1       |  out|    1|   ap_memory|  connectivity_mask_final_14|         array|
|connectivity_mask_final_14_we1       |  out|    1|   ap_memory|  connectivity_mask_final_14|         array|
|connectivity_mask_final_14_d1        |  out|   32|   ap_memory|  connectivity_mask_final_14|         array|
|connectivity_mask_final_15_address1  |  out|    7|   ap_memory|  connectivity_mask_final_15|         array|
|connectivity_mask_final_15_ce1       |  out|    1|   ap_memory|  connectivity_mask_final_15|         array|
|connectivity_mask_final_15_we1       |  out|    1|   ap_memory|  connectivity_mask_final_15|         array|
|connectivity_mask_final_15_d1        |  out|   32|   ap_memory|  connectivity_mask_final_15|         array|
|connectivity_mask_final_16_address1  |  out|    7|   ap_memory|  connectivity_mask_final_16|         array|
|connectivity_mask_final_16_ce1       |  out|    1|   ap_memory|  connectivity_mask_final_16|         array|
|connectivity_mask_final_16_we1       |  out|    1|   ap_memory|  connectivity_mask_final_16|         array|
|connectivity_mask_final_16_d1        |  out|   32|   ap_memory|  connectivity_mask_final_16|         array|
|connectivity_mask_final_17_address1  |  out|    7|   ap_memory|  connectivity_mask_final_17|         array|
|connectivity_mask_final_17_ce1       |  out|    1|   ap_memory|  connectivity_mask_final_17|         array|
|connectivity_mask_final_17_we1       |  out|    1|   ap_memory|  connectivity_mask_final_17|         array|
|connectivity_mask_final_17_d1        |  out|   32|   ap_memory|  connectivity_mask_final_17|         array|
|connectivity_mask_final_18_address1  |  out|    7|   ap_memory|  connectivity_mask_final_18|         array|
|connectivity_mask_final_18_ce1       |  out|    1|   ap_memory|  connectivity_mask_final_18|         array|
|connectivity_mask_final_18_we1       |  out|    1|   ap_memory|  connectivity_mask_final_18|         array|
|connectivity_mask_final_18_d1        |  out|   32|   ap_memory|  connectivity_mask_final_18|         array|
+-------------------------------------+-----+-----+------------+----------------------------+--------------+

