# Simulation  

This is a MyHDL based simulation for which `Icarus Verilog` is required.

Run the following command for simulation:
```
make OUT_DIR=$(PWD) MODULE_NAME=(name of generated IP module)
```  