
*** Running vivado
    with args -log bd_0_hls_inst_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_0_hls_inst_0.tcl



****** Vivado v2025.1 (64-bit)
  **** SW Build 6140274 on Thu May 22 00:12:29 MDT 2025
  **** IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
  **** SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
  **** Start of session at: Fri Feb 20 21:35:11 2026
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source bd_0_hls_inst_0.tcl -notrace
INFO: Dispatch client connection id - 51213
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 507.703 ; gain = 214.656
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/ishan/ECT_110_vitis/cnn/cnn/hls/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/2025.1/Vivado/data/ip'.
Command: synth_design -top bd_0_hls_inst_0 -part xc7z020clg484-1 -directive sdx_optimization_effort_high -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 19472
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1241.707 ; gain = 492.270
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bd_0_hls_inst_0' [c:/Users/ishan/ECT_110_vitis/cnn/cnn/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/synth/bd_0_hls_inst_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'cnn_accelerator' [c:/Users/ishan/ECT_110_vitis/cnn/cnn/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3594/hdl/verilog/cnn_accelerator.v:9]
INFO: [Synth 8-6157] synthesizing module 'cnn_accelerator_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3' [c:/Users/ishan/ECT_110_vitis/cnn/cnn/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3594/hdl/verilog/cnn_accelerator_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3.v:9]
INFO: [Synth 8-6157] synthesizing module 'cnn_accelerator_mul_4ns_32s_36_2_1' [c:/Users/ishan/ECT_110_vitis/cnn/cnn/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3594/hdl/verilog/cnn_accelerator_mul_4ns_32s_36_2_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'cnn_accelerator_mul_4ns_32s_36_2_1' (0#1) [c:/Users/ishan/ECT_110_vitis/cnn/cnn/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3594/hdl/verilog/cnn_accelerator_mul_4ns_32s_36_2_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'cnn_accelerator_mul_2s_2s_2_1_1' [c:/Users/ishan/ECT_110_vitis/cnn/cnn/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3594/hdl/verilog/cnn_accelerator_mul_2s_2s_2_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'cnn_accelerator_mul_2s_2s_2_1_1' (0#1) [c:/Users/ishan/ECT_110_vitis/cnn/cnn/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3594/hdl/verilog/cnn_accelerator_mul_2s_2s_2_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'cnn_accelerator_mul_4s_4s_4_1_1' [c:/Users/ishan/ECT_110_vitis/cnn/cnn/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3594/hdl/verilog/cnn_accelerator_mul_4s_4s_4_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'cnn_accelerator_mul_4s_4s_4_1_1' (0#1) [c:/Users/ishan/ECT_110_vitis/cnn/cnn/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3594/hdl/verilog/cnn_accelerator_mul_4s_4s_4_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'cnn_accelerator_mul_8s_8s_16_1_1' [c:/Users/ishan/ECT_110_vitis/cnn/cnn/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3594/hdl/verilog/cnn_accelerator_mul_8s_8s_16_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'cnn_accelerator_mul_8s_8s_16_1_1' (0#1) [c:/Users/ishan/ECT_110_vitis/cnn/cnn/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3594/hdl/verilog/cnn_accelerator_mul_8s_8s_16_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'cnn_accelerator_flow_control_loop_pipe_sequential_init' [c:/Users/ishan/ECT_110_vitis/cnn/cnn/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3594/hdl/verilog/cnn_accelerator_flow_control_loop_pipe_sequential_init.v:11]
INFO: [Synth 8-6155] done synthesizing module 'cnn_accelerator_flow_control_loop_pipe_sequential_init' (0#1) [c:/Users/ishan/ECT_110_vitis/cnn/cnn/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3594/hdl/verilog/cnn_accelerator_flow_control_loop_pipe_sequential_init.v:11]
INFO: [Synth 8-6155] done synthesizing module 'cnn_accelerator_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3' (0#1) [c:/Users/ishan/ECT_110_vitis/cnn/cnn/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3594/hdl/verilog/cnn_accelerator_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3.v:9]
INFO: [Synth 8-6157] synthesizing module 'cnn_accelerator_control_s_axi' [c:/Users/ishan/ECT_110_vitis/cnn/cnn/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3594/hdl/verilog/cnn_accelerator_control_s_axi.v:9]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/ishan/ECT_110_vitis/cnn/cnn/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3594/hdl/verilog/cnn_accelerator_control_s_axi.v:292]
INFO: [Synth 8-6155] done synthesizing module 'cnn_accelerator_control_s_axi' (0#1) [c:/Users/ishan/ECT_110_vitis/cnn/cnn/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3594/hdl/verilog/cnn_accelerator_control_s_axi.v:9]
INFO: [Synth 8-6157] synthesizing module 'cnn_accelerator_gmem_m_axi' [c:/Users/ishan/ECT_110_vitis/cnn/cnn/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3594/hdl/verilog/cnn_accelerator_gmem_m_axi.v:9]
INFO: [Synth 8-6157] synthesizing module 'cnn_accelerator_gmem_m_axi_store' [c:/Users/ishan/ECT_110_vitis/cnn/cnn/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3594/hdl/verilog/cnn_accelerator_gmem_m_axi.v:903]
INFO: [Synth 8-6157] synthesizing module 'cnn_accelerator_gmem_m_axi_fifo' [c:/Users/ishan/ECT_110_vitis/cnn/cnn/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3594/hdl/verilog/cnn_accelerator_gmem_m_axi.v:3561]
INFO: [Synth 8-6157] synthesizing module 'cnn_accelerator_gmem_m_axi_srl' [c:/Users/ishan/ECT_110_vitis/cnn/cnn/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3594/hdl/verilog/cnn_accelerator_gmem_m_axi.v:3774]
INFO: [Synth 8-6155] done synthesizing module 'cnn_accelerator_gmem_m_axi_srl' (0#1) [c:/Users/ishan/ECT_110_vitis/cnn/cnn/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3594/hdl/verilog/cnn_accelerator_gmem_m_axi.v:3774]
INFO: [Synth 8-6155] done synthesizing module 'cnn_accelerator_gmem_m_axi_fifo' (0#1) [c:/Users/ishan/ECT_110_vitis/cnn/cnn/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3594/hdl/verilog/cnn_accelerator_gmem_m_axi.v:3561]
INFO: [Synth 8-6157] synthesizing module 'cnn_accelerator_gmem_m_axi_fifo__parameterized0' [c:/Users/ishan/ECT_110_vitis/cnn/cnn/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3594/hdl/verilog/cnn_accelerator_gmem_m_axi.v:3561]
INFO: [Synth 8-6157] synthesizing module 'cnn_accelerator_gmem_m_axi_srl__parameterized0' [c:/Users/ishan/ECT_110_vitis/cnn/cnn/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3594/hdl/verilog/cnn_accelerator_gmem_m_axi.v:3774]
INFO: [Synth 8-6155] done synthesizing module 'cnn_accelerator_gmem_m_axi_srl__parameterized0' (0#1) [c:/Users/ishan/ECT_110_vitis/cnn/cnn/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3594/hdl/verilog/cnn_accelerator_gmem_m_axi.v:3774]
INFO: [Synth 8-6155] done synthesizing module 'cnn_accelerator_gmem_m_axi_fifo__parameterized0' (0#1) [c:/Users/ishan/ECT_110_vitis/cnn/cnn/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3594/hdl/verilog/cnn_accelerator_gmem_m_axi.v:3561]
INFO: [Synth 8-6157] synthesizing module 'cnn_accelerator_gmem_m_axi_fifo__parameterized1' [c:/Users/ishan/ECT_110_vitis/cnn/cnn/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3594/hdl/verilog/cnn_accelerator_gmem_m_axi.v:3561]
INFO: [Synth 8-6157] synthesizing module 'cnn_accelerator_gmem_m_axi_srl__parameterized1' [c:/Users/ishan/ECT_110_vitis/cnn/cnn/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3594/hdl/verilog/cnn_accelerator_gmem_m_axi.v:3774]
INFO: [Synth 8-6155] done synthesizing module 'cnn_accelerator_gmem_m_axi_srl__parameterized1' (0#1) [c:/Users/ishan/ECT_110_vitis/cnn/cnn/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3594/hdl/verilog/cnn_accelerator_gmem_m_axi.v:3774]
INFO: [Synth 8-6155] done synthesizing module 'cnn_accelerator_gmem_m_axi_fifo__parameterized1' (0#1) [c:/Users/ishan/ECT_110_vitis/cnn/cnn/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3594/hdl/verilog/cnn_accelerator_gmem_m_axi.v:3561]
INFO: [Synth 8-6157] synthesizing module 'cnn_accelerator_gmem_m_axi_fifo__parameterized2' [c:/Users/ishan/ECT_110_vitis/cnn/cnn/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3594/hdl/verilog/cnn_accelerator_gmem_m_axi.v:3561]
INFO: [Synth 8-6157] synthesizing module 'cnn_accelerator_gmem_m_axi_srl__parameterized2' [c:/Users/ishan/ECT_110_vitis/cnn/cnn/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3594/hdl/verilog/cnn_accelerator_gmem_m_axi.v:3774]
INFO: [Synth 8-6155] done synthesizing module 'cnn_accelerator_gmem_m_axi_srl__parameterized2' (0#1) [c:/Users/ishan/ECT_110_vitis/cnn/cnn/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3594/hdl/verilog/cnn_accelerator_gmem_m_axi.v:3774]
INFO: [Synth 8-6155] done synthesizing module 'cnn_accelerator_gmem_m_axi_fifo__parameterized2' (0#1) [c:/Users/ishan/ECT_110_vitis/cnn/cnn/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3594/hdl/verilog/cnn_accelerator_gmem_m_axi.v:3561]
INFO: [Synth 8-6157] synthesizing module 'cnn_accelerator_gmem_m_axi_fifo__parameterized3' [c:/Users/ishan/ECT_110_vitis/cnn/cnn/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3594/hdl/verilog/cnn_accelerator_gmem_m_axi.v:3561]
INFO: [Synth 8-6157] synthesizing module 'cnn_accelerator_gmem_m_axi_srl__parameterized3' [c:/Users/ishan/ECT_110_vitis/cnn/cnn/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3594/hdl/verilog/cnn_accelerator_gmem_m_axi.v:3774]
INFO: [Synth 8-6155] done synthesizing module 'cnn_accelerator_gmem_m_axi_srl__parameterized3' (0#1) [c:/Users/ishan/ECT_110_vitis/cnn/cnn/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3594/hdl/verilog/cnn_accelerator_gmem_m_axi.v:3774]
INFO: [Synth 8-6155] done synthesizing module 'cnn_accelerator_gmem_m_axi_fifo__parameterized3' (0#1) [c:/Users/ishan/ECT_110_vitis/cnn/cnn/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3594/hdl/verilog/cnn_accelerator_gmem_m_axi.v:3561]
INFO: [Synth 8-6155] done synthesizing module 'cnn_accelerator_gmem_m_axi_store' (0#1) [c:/Users/ishan/ECT_110_vitis/cnn/cnn/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3594/hdl/verilog/cnn_accelerator_gmem_m_axi.v:903]
INFO: [Synth 8-6157] synthesizing module 'cnn_accelerator_gmem_m_axi_load' [c:/Users/ishan/ECT_110_vitis/cnn/cnn/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3594/hdl/verilog/cnn_accelerator_gmem_m_axi.v:413]
INFO: [Synth 8-6157] synthesizing module 'cnn_accelerator_gmem_m_axi_fifo__parameterized4' [c:/Users/ishan/ECT_110_vitis/cnn/cnn/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3594/hdl/verilog/cnn_accelerator_gmem_m_axi.v:3561]
INFO: [Synth 8-6157] synthesizing module 'cnn_accelerator_gmem_m_axi_mem' [c:/Users/ishan/ECT_110_vitis/cnn/cnn/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3594/hdl/verilog/cnn_accelerator_gmem_m_axi.v:3814]
INFO: [Synth 8-6155] done synthesizing module 'cnn_accelerator_gmem_m_axi_mem' (0#1) [c:/Users/ishan/ECT_110_vitis/cnn/cnn/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3594/hdl/verilog/cnn_accelerator_gmem_m_axi.v:3814]
INFO: [Synth 8-6155] done synthesizing module 'cnn_accelerator_gmem_m_axi_fifo__parameterized4' (0#1) [c:/Users/ishan/ECT_110_vitis/cnn/cnn/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3594/hdl/verilog/cnn_accelerator_gmem_m_axi.v:3561]
INFO: [Synth 8-6155] done synthesizing module 'cnn_accelerator_gmem_m_axi_load' (0#1) [c:/Users/ishan/ECT_110_vitis/cnn/cnn/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3594/hdl/verilog/cnn_accelerator_gmem_m_axi.v:413]
INFO: [Synth 8-6157] synthesizing module 'cnn_accelerator_gmem_m_axi_write' [c:/Users/ishan/ECT_110_vitis/cnn/cnn/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3594/hdl/verilog/cnn_accelerator_gmem_m_axi.v:1934]
INFO: [Synth 8-6157] synthesizing module 'cnn_accelerator_gmem_m_axi_burst_converter' [c:/Users/ishan/ECT_110_vitis/cnn/cnn/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3594/hdl/verilog/cnn_accelerator_gmem_m_axi.v:2229]
INFO: [Synth 8-6157] synthesizing module 'cnn_accelerator_gmem_m_axi_burst_sequential' [c:/Users/ishan/ECT_110_vitis/cnn/cnn/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3594/hdl/verilog/cnn_accelerator_gmem_m_axi.v:2835]
INFO: [Synth 8-6157] synthesizing module 'cnn_accelerator_gmem_m_axi_reg_slice' [c:/Users/ishan/ECT_110_vitis/cnn/cnn/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3594/hdl/verilog/cnn_accelerator_gmem_m_axi.v:3457]
INFO: [Synth 8-6155] done synthesizing module 'cnn_accelerator_gmem_m_axi_reg_slice' (0#1) [c:/Users/ishan/ECT_110_vitis/cnn/cnn/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3594/hdl/verilog/cnn_accelerator_gmem_m_axi.v:3457]
INFO: [Synth 8-6155] done synthesizing module 'cnn_accelerator_gmem_m_axi_burst_sequential' (0#1) [c:/Users/ishan/ECT_110_vitis/cnn/cnn/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3594/hdl/verilog/cnn_accelerator_gmem_m_axi.v:2835]
INFO: [Synth 8-6155] done synthesizing module 'cnn_accelerator_gmem_m_axi_burst_converter' (0#1) [c:/Users/ishan/ECT_110_vitis/cnn/cnn/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3594/hdl/verilog/cnn_accelerator_gmem_m_axi.v:2229]
INFO: [Synth 8-6157] synthesizing module 'cnn_accelerator_gmem_m_axi_throttle' [c:/Users/ishan/ECT_110_vitis/cnn/cnn/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3594/hdl/verilog/cnn_accelerator_gmem_m_axi.v:3188]
INFO: [Synth 8-6157] synthesizing module 'cnn_accelerator_gmem_m_axi_fifo__parameterized5' [c:/Users/ishan/ECT_110_vitis/cnn/cnn/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3594/hdl/verilog/cnn_accelerator_gmem_m_axi.v:3561]
INFO: [Synth 8-6157] synthesizing module 'cnn_accelerator_gmem_m_axi_srl__parameterized4' [c:/Users/ishan/ECT_110_vitis/cnn/cnn/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3594/hdl/verilog/cnn_accelerator_gmem_m_axi.v:3774]
INFO: [Synth 8-6155] done synthesizing module 'cnn_accelerator_gmem_m_axi_srl__parameterized4' (0#1) [c:/Users/ishan/ECT_110_vitis/cnn/cnn/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3594/hdl/verilog/cnn_accelerator_gmem_m_axi.v:3774]
INFO: [Synth 8-6155] done synthesizing module 'cnn_accelerator_gmem_m_axi_fifo__parameterized5' (0#1) [c:/Users/ishan/ECT_110_vitis/cnn/cnn/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3594/hdl/verilog/cnn_accelerator_gmem_m_axi.v:3561]
INFO: [Synth 8-6157] synthesizing module 'cnn_accelerator_gmem_m_axi_reg_slice__parameterized0' [c:/Users/ishan/ECT_110_vitis/cnn/cnn/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3594/hdl/verilog/cnn_accelerator_gmem_m_axi.v:3457]
INFO: [Synth 8-6155] done synthesizing module 'cnn_accelerator_gmem_m_axi_reg_slice__parameterized0' (0#1) [c:/Users/ishan/ECT_110_vitis/cnn/cnn/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3594/hdl/verilog/cnn_accelerator_gmem_m_axi.v:3457]
INFO: [Synth 8-6157] synthesizing module 'cnn_accelerator_gmem_m_axi_reg_slice__parameterized1' [c:/Users/ishan/ECT_110_vitis/cnn/cnn/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3594/hdl/verilog/cnn_accelerator_gmem_m_axi.v:3457]
INFO: [Synth 8-6155] done synthesizing module 'cnn_accelerator_gmem_m_axi_reg_slice__parameterized1' (0#1) [c:/Users/ishan/ECT_110_vitis/cnn/cnn/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3594/hdl/verilog/cnn_accelerator_gmem_m_axi.v:3457]
INFO: [Synth 8-6155] done synthesizing module 'cnn_accelerator_gmem_m_axi_throttle' (0#1) [c:/Users/ishan/ECT_110_vitis/cnn/cnn/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3594/hdl/verilog/cnn_accelerator_gmem_m_axi.v:3188]
INFO: [Synth 8-6157] synthesizing module 'cnn_accelerator_gmem_m_axi_reg_slice__parameterized2' [c:/Users/ishan/ECT_110_vitis/cnn/cnn/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3594/hdl/verilog/cnn_accelerator_gmem_m_axi.v:3457]
INFO: [Synth 8-6155] done synthesizing module 'cnn_accelerator_gmem_m_axi_reg_slice__parameterized2' (0#1) [c:/Users/ishan/ECT_110_vitis/cnn/cnn/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3594/hdl/verilog/cnn_accelerator_gmem_m_axi.v:3457]
INFO: [Synth 8-6155] done synthesizing module 'cnn_accelerator_gmem_m_axi_write' (0#1) [c:/Users/ishan/ECT_110_vitis/cnn/cnn/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3594/hdl/verilog/cnn_accelerator_gmem_m_axi.v:1934]
INFO: [Synth 8-6157] synthesizing module 'cnn_accelerator_gmem_m_axi_read' [c:/Users/ishan/ECT_110_vitis/cnn/cnn/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3594/hdl/verilog/cnn_accelerator_gmem_m_axi.v:1682]
INFO: [Synth 8-6157] synthesizing module 'cnn_accelerator_gmem_m_axi_reg_slice__parameterized3' [c:/Users/ishan/ECT_110_vitis/cnn/cnn/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3594/hdl/verilog/cnn_accelerator_gmem_m_axi.v:3457]
INFO: [Synth 8-6155] done synthesizing module 'cnn_accelerator_gmem_m_axi_reg_slice__parameterized3' (0#1) [c:/Users/ishan/ECT_110_vitis/cnn/cnn/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3594/hdl/verilog/cnn_accelerator_gmem_m_axi.v:3457]
INFO: [Synth 8-6155] done synthesizing module 'cnn_accelerator_gmem_m_axi_read' (0#1) [c:/Users/ishan/ECT_110_vitis/cnn/cnn/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3594/hdl/verilog/cnn_accelerator_gmem_m_axi.v:1682]
INFO: [Synth 8-6155] done synthesizing module 'cnn_accelerator_gmem_m_axi' (0#1) [c:/Users/ishan/ECT_110_vitis/cnn/cnn/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3594/hdl/verilog/cnn_accelerator_gmem_m_axi.v:9]
INFO: [Synth 8-6157] synthesizing module 'cnn_accelerator_mul_32s_32s_32_2_1' [c:/Users/ishan/ECT_110_vitis/cnn/cnn/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3594/hdl/verilog/cnn_accelerator_mul_32s_32s_32_2_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'cnn_accelerator_mul_32s_32s_32_2_1' (0#1) [c:/Users/ishan/ECT_110_vitis/cnn/cnn/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3594/hdl/verilog/cnn_accelerator_mul_32s_32s_32_2_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'cnn_accelerator_mul_32s_32s_62_2_1' [c:/Users/ishan/ECT_110_vitis/cnn/cnn/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3594/hdl/verilog/cnn_accelerator_mul_32s_32s_62_2_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'cnn_accelerator_mul_32s_32s_62_2_1' (0#1) [c:/Users/ishan/ECT_110_vitis/cnn/cnn/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3594/hdl/verilog/cnn_accelerator_mul_32s_32s_62_2_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'cnn_accelerator' (0#1) [c:/Users/ishan/ECT_110_vitis/cnn/cnn/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3594/hdl/verilog/cnn_accelerator.v:9]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_hls_inst_0' (0#1) [c:/Users/ishan/ECT_110_vitis/cnn/cnn/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/synth/bd_0_hls_inst_0.v:53]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-6014] Unused sequential element int_ap_done_reg was removed.  [c:/Users/ishan/ECT_110_vitis/cnn/cnn/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3594/hdl/verilog/cnn_accelerator_control_s_axi.v:411]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-7129] Port reset in module cnn_accelerator_mul_32s_32s_62_2_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module cnn_accelerator_mul_32s_32s_32_2_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RID[0] in module cnn_accelerator_gmem_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RRESP[1] in module cnn_accelerator_gmem_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RRESP[0] in module cnn_accelerator_gmem_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RUSER[0] in module cnn_accelerator_gmem_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BURST_AWLEN[7] in module cnn_accelerator_gmem_m_axi_throttle is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BURST_AWLEN[6] in module cnn_accelerator_gmem_m_axi_throttle is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BURST_AWLEN[5] in module cnn_accelerator_gmem_m_axi_throttle is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BURST_AWLEN[4] in module cnn_accelerator_gmem_m_axi_throttle is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BURST_AWLEN[3] in module cnn_accelerator_gmem_m_axi_throttle is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BURST_AWLEN[2] in module cnn_accelerator_gmem_m_axi_throttle is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BURST_AWLEN[1] in module cnn_accelerator_gmem_m_axi_throttle is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BURST_AWLEN[0] in module cnn_accelerator_gmem_m_axi_throttle is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BID[0] in module cnn_accelerator_gmem_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BRESP[1] in module cnn_accelerator_gmem_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BRESP[0] in module cnn_accelerator_gmem_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BUSER[0] in module cnn_accelerator_gmem_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port AWADDR[1] in module cnn_accelerator_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port AWADDR[0] in module cnn_accelerator_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module cnn_accelerator_mul_4ns_32s_36_2_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_0_RLAST in module cnn_accelerator_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_0_RID[0] in module cnn_accelerator_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_0_RFIFONUM[8] in module cnn_accelerator_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_0_RFIFONUM[7] in module cnn_accelerator_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_0_RFIFONUM[6] in module cnn_accelerator_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_0_RFIFONUM[5] in module cnn_accelerator_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_0_RFIFONUM[4] in module cnn_accelerator_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_0_RFIFONUM[3] in module cnn_accelerator_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_0_RFIFONUM[2] in module cnn_accelerator_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_0_RFIFONUM[1] in module cnn_accelerator_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_0_RFIFONUM[0] in module cnn_accelerator_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_0_RUSER[0] in module cnn_accelerator_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_0_RRESP[1] in module cnn_accelerator_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_0_RRESP[0] in module cnn_accelerator_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_0_BRESP[1] in module cnn_accelerator_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_0_BRESP[0] in module cnn_accelerator_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_0_BID[0] in module cnn_accelerator_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_0_BUSER[0] in module cnn_accelerator_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 1437.668 ; gain = 688.230
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1437.668 ; gain = 688.230
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1437.668 ; gain = 688.230
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.570 . Memory (MB): peak = 1437.668 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/ishan/ECT_110_vitis/cnn/cnn/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/constraints/cnn_accelerator_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [c:/Users/ishan/ECT_110_vitis/cnn/cnn/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/constraints/cnn_accelerator_ooc.xdc] for cell 'inst'
Parsing XDC File [C:/Users/ishan/ECT_110_vitis/cnn/cnn/hls/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/ishan/ECT_110_vitis/cnn/cnn/hls/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 1496.176 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.682 . Memory (MB): peak = 1502.754 ; gain = 6.578
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:35 ; elapsed = 00:00:39 . Memory (MB): peak = 1502.754 ; gain = 753.316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:35 ; elapsed = 00:00:39 . Memory (MB): peak = 1502.754 ; gain = 753.316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:35 ; elapsed = 00:00:40 . Memory (MB): peak = 1502.754 ; gain = 753.316
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'cnn_accelerator_control_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'cnn_accelerator_control_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'cnn_accelerator_gmem_m_axi_reg_slice'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'cnn_accelerator_gmem_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'cnn_accelerator_gmem_m_axi_reg_slice__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'cnn_accelerator_gmem_m_axi_reg_slice__parameterized2'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'cnn_accelerator_gmem_m_axi_reg_slice__parameterized3'
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'cnn_accelerator_control_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'cnn_accelerator_control_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'cnn_accelerator_gmem_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'cnn_accelerator_gmem_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'cnn_accelerator_gmem_m_axi_reg_slice__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'cnn_accelerator_gmem_m_axi_reg_slice__parameterized2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'cnn_accelerator_gmem_m_axi_reg_slice__parameterized3'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:39 ; elapsed = 00:00:44 . Memory (MB): peak = 1502.754 ; gain = 753.316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   64 Bit       Adders := 81    
	   3 Input   64 Bit       Adders := 1     
	   2 Input   62 Bit       Adders := 1     
	   2 Input   52 Bit       Adders := 2     
	   2 Input   36 Bit       Adders := 15    
	   2 Input   33 Bit       Adders := 15    
	   2 Input   32 Bit       Adders := 8     
	   3 Input   32 Bit       Adders := 6     
	   4 Input   32 Bit       Adders := 1     
	   2 Input   20 Bit       Adders := 1     
	   2 Input   19 Bit       Adders := 2     
	   2 Input   18 Bit       Adders := 4     
	   2 Input   17 Bit       Adders := 8     
	   2 Input   12 Bit       Adders := 4     
	   3 Input    9 Bit       Adders := 1     
	   2 Input    9 Bit       Adders := 2     
	   3 Input    8 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 3     
	   2 Input    7 Bit       Adders := 1     
	   2 Input    6 Bit       Adders := 4     
	   2 Input    5 Bit       Adders := 16    
	   2 Input    4 Bit       Adders := 14    
	   2 Input    3 Bit       Adders := 6     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               97 Bit    Registers := 4     
	               96 Bit    Registers := 2     
	               78 Bit    Registers := 1     
	               73 Bit    Registers := 2     
	               64 Bit    Registers := 19    
	               63 Bit    Registers := 80    
	               62 Bit    Registers := 3     
	               52 Bit    Registers := 2     
	               36 Bit    Registers := 6     
	               34 Bit    Registers := 3     
	               33 Bit    Registers := 15    
	               32 Bit    Registers := 67    
	               30 Bit    Registers := 16    
	               29 Bit    Registers := 1     
	               28 Bit    Registers := 16    
	               26 Bit    Registers := 16    
	               20 Bit    Registers := 3     
	               19 Bit    Registers := 2     
	               18 Bit    Registers := 2     
	               17 Bit    Registers := 4     
	               16 Bit    Registers := 41    
	               10 Bit    Registers := 8     
	                9 Bit    Registers := 6     
	                8 Bit    Registers := 40    
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 4     
	                5 Bit    Registers := 14    
	                4 Bit    Registers := 82    
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 119   
	                1 Bit    Registers := 192   
+---Multipliers : 
	              32x32  Multipliers := 13    
	               5x32  Multipliers := 1     
+---RAMs : 
	               8K Bit	(255 X 34 bit)          RAMs := 1     
+---Muxes : 
	   2 Input   97 Bit        Muxes := 2     
	   2 Input   78 Bit        Muxes := 1     
	   2 Input   77 Bit        Muxes := 1     
	   2 Input   76 Bit        Muxes := 1     
	   2 Input   75 Bit        Muxes := 1     
	   2 Input   74 Bit        Muxes := 1     
	   2 Input   73 Bit        Muxes := 2     
	   2 Input   72 Bit        Muxes := 1     
	   2 Input   71 Bit        Muxes := 1     
	   2 Input   70 Bit        Muxes := 1     
	   2 Input   69 Bit        Muxes := 1     
	   2 Input   68 Bit        Muxes := 1     
	   2 Input   67 Bit        Muxes := 1     
	   2 Input   66 Bit        Muxes := 1     
	   2 Input   65 Bit        Muxes := 1     
	   2 Input   64 Bit        Muxes := 7     
	   2 Input   63 Bit        Muxes := 1     
	   2 Input   62 Bit        Muxes := 1     
	   2 Input   61 Bit        Muxes := 1     
	   2 Input   60 Bit        Muxes := 1     
	   2 Input   59 Bit        Muxes := 1     
	   2 Input   58 Bit        Muxes := 1     
	   2 Input   57 Bit        Muxes := 1     
	   2 Input   56 Bit        Muxes := 1     
	   2 Input   55 Bit        Muxes := 1     
	   2 Input   54 Bit        Muxes := 1     
	   2 Input   53 Bit        Muxes := 1     
	   2 Input   52 Bit        Muxes := 3     
	   2 Input   51 Bit        Muxes := 1     
	   2 Input   50 Bit        Muxes := 1     
	   2 Input   49 Bit        Muxes := 1     
	   2 Input   48 Bit        Muxes := 1     
	   2 Input   47 Bit        Muxes := 1     
	   2 Input   46 Bit        Muxes := 1     
	   2 Input   45 Bit        Muxes := 1     
	   2 Input   44 Bit        Muxes := 1     
	   2 Input   43 Bit        Muxes := 1     
	   2 Input   42 Bit        Muxes := 1     
	   2 Input   41 Bit        Muxes := 1     
	   2 Input   40 Bit        Muxes := 1     
	   2 Input   39 Bit        Muxes := 1     
	   2 Input   38 Bit        Muxes := 1     
	   2 Input   37 Bit        Muxes := 1     
	   2 Input   36 Bit        Muxes := 1     
	   2 Input   35 Bit        Muxes := 1     
	   2 Input   34 Bit        Muxes := 2     
	   2 Input   33 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 4     
	   2 Input   31 Bit        Muxes := 1     
	   2 Input   30 Bit        Muxes := 1     
	   2 Input   29 Bit        Muxes := 1     
	   2 Input   28 Bit        Muxes := 1     
	   2 Input   27 Bit        Muxes := 1     
	   2 Input   26 Bit        Muxes := 1     
	   2 Input   25 Bit        Muxes := 1     
	   2 Input   24 Bit        Muxes := 1     
	   2 Input   23 Bit        Muxes := 1     
	   2 Input   22 Bit        Muxes := 1     
	   2 Input   21 Bit        Muxes := 1     
	   2 Input   20 Bit        Muxes := 3     
	   2 Input   19 Bit        Muxes := 1     
	   2 Input   18 Bit        Muxes := 1     
	   2 Input   17 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 58    
	   4 Input   16 Bit        Muxes := 16    
	   2 Input   15 Bit        Muxes := 2     
	   2 Input   14 Bit        Muxes := 2     
	   2 Input   13 Bit        Muxes := 2     
	   2 Input   12 Bit        Muxes := 2     
	   4 Input   12 Bit        Muxes := 2     
	   2 Input   11 Bit        Muxes := 2     
	   2 Input   10 Bit        Muxes := 8     
	   2 Input    9 Bit        Muxes := 4     
	   4 Input    9 Bit        Muxes := 2     
	   2 Input    8 Bit        Muxes := 1     
	   4 Input    8 Bit        Muxes := 4     
	   3 Input    8 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 2     
	   2 Input    6 Bit        Muxes := 5     
	   2 Input    5 Bit        Muxes := 8     
	   2 Input    4 Bit        Muxes := 12    
	   4 Input    4 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 6     
	   3 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 95    
	   3 Input    2 Bit        Muxes := 18    
	   4 Input    2 Bit        Muxes := 6     
	   2 Input    1 Bit        Muxes := 183   
	   4 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3936] Found unconnected internal register 'wreq_throttle/rs_req/data_p1_reg' and it is trimmed from '73' to '72' bits. [c:/Users/ishan/ECT_110_vitis/cnn/cnn/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3594/hdl/verilog/cnn_accelerator_gmem_m_axi.v:3490]
WARNING: [Synth 8-3936] Found unconnected internal register 'wreq_throttle/rs_req/data_p2_reg' and it is trimmed from '73' to '72' bits. [c:/Users/ishan/ECT_110_vitis/cnn/cnn/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3594/hdl/verilog/cnn_accelerator_gmem_m_axi.v:3511]
WARNING: [Synth 8-3936] Found unconnected internal register 'w8_16_cast_cast_reg_4034_reg' and it is trimmed from '16' to '8' bits. [c:/Users/ishan/ECT_110_vitis/cnn/cnn/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3594/hdl/verilog/cnn_accelerator_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3.v:3455]
WARNING: [Synth 8-3936] Found unconnected internal register 'w8_28_cast_cast_reg_3974_reg' and it is trimmed from '16' to '8' bits. [c:/Users/ishan/ECT_110_vitis/cnn/cnn/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3594/hdl/verilog/cnn_accelerator_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3.v:3352]
WARNING: [Synth 8-3936] Found unconnected internal register 'w8_29_cast_cast_reg_3969_reg' and it is trimmed from '16' to '8' bits. [c:/Users/ishan/ECT_110_vitis/cnn/cnn/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3594/hdl/verilog/cnn_accelerator_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3.v:3353]
WARNING: [Synth 8-3936] Found unconnected internal register 'w8_26_cast_cast_reg_3984_reg' and it is trimmed from '16' to '8' bits. [c:/Users/ishan/ECT_110_vitis/cnn/cnn/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3594/hdl/verilog/cnn_accelerator_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3.v:3350]
WARNING: [Synth 8-3936] Found unconnected internal register 'w8_27_cast_cast_reg_3979_reg' and it is trimmed from '16' to '8' bits. [c:/Users/ishan/ECT_110_vitis/cnn/cnn/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3594/hdl/verilog/cnn_accelerator_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3.v:3351]
WARNING: [Synth 8-3936] Found unconnected internal register 'w8_24_cast_cast_reg_3994_reg' and it is trimmed from '16' to '8' bits. [c:/Users/ishan/ECT_110_vitis/cnn/cnn/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3594/hdl/verilog/cnn_accelerator_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3.v:3348]
WARNING: [Synth 8-3936] Found unconnected internal register 'w8_25_cast_cast_reg_3989_reg' and it is trimmed from '16' to '8' bits. [c:/Users/ishan/ECT_110_vitis/cnn/cnn/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3594/hdl/verilog/cnn_accelerator_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3.v:3349]
WARNING: [Synth 8-3936] Found unconnected internal register 'w8_22_cast_cast_reg_4004_reg' and it is trimmed from '16' to '8' bits. [c:/Users/ishan/ECT_110_vitis/cnn/cnn/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3594/hdl/verilog/cnn_accelerator_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3.v:3346]
WARNING: [Synth 8-3936] Found unconnected internal register 'w8_23_cast_cast_reg_3999_reg' and it is trimmed from '16' to '8' bits. [c:/Users/ishan/ECT_110_vitis/cnn/cnn/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3594/hdl/verilog/cnn_accelerator_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3.v:3347]
WARNING: [Synth 8-3936] Found unconnected internal register 'w8_20_cast_cast_reg_4014_reg' and it is trimmed from '16' to '8' bits. [c:/Users/ishan/ECT_110_vitis/cnn/cnn/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3594/hdl/verilog/cnn_accelerator_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3.v:3344]
WARNING: [Synth 8-3936] Found unconnected internal register 'w8_21_cast_cast_reg_4009_reg' and it is trimmed from '16' to '8' bits. [c:/Users/ishan/ECT_110_vitis/cnn/cnn/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3594/hdl/verilog/cnn_accelerator_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3.v:3345]
WARNING: [Synth 8-3936] Found unconnected internal register 'w8_18_cast_cast_reg_4024_reg' and it is trimmed from '16' to '8' bits. [c:/Users/ishan/ECT_110_vitis/cnn/cnn/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3594/hdl/verilog/cnn_accelerator_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3.v:3342]
WARNING: [Synth 8-3936] Found unconnected internal register 'w8_19_cast_cast_reg_4019_reg' and it is trimmed from '16' to '8' bits. [c:/Users/ishan/ECT_110_vitis/cnn/cnn/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3594/hdl/verilog/cnn_accelerator_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3.v:3343]
WARNING: [Synth 8-3936] Found unconnected internal register 'w8_17_cast_cast_reg_4029_reg' and it is trimmed from '16' to '8' bits. [c:/Users/ishan/ECT_110_vitis/cnn/cnn/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3594/hdl/verilog/cnn_accelerator_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3.v:3341]
WARNING: [Synth 8-3936] Found unconnected internal register 'w8_15_cast_cast_reg_4039_reg' and it is trimmed from '16' to '8' bits. [c:/Users/ishan/ECT_110_vitis/cnn/cnn/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3594/hdl/verilog/cnn_accelerator_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3.v:3340]
WARNING: [Synth 8-3936] Found unconnected internal register 'w8_cast_cast_reg_4044_reg' and it is trimmed from '16' to '8' bits. [c:/Users/ishan/ECT_110_vitis/cnn/cnn/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3594/hdl/verilog/cnn_accelerator_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3.v:3354]
WARNING: [Synth 8-3936] Found unconnected internal register 'sext_ln39_cast_reg_4049_reg' and it is trimmed from '36' to '32' bits. [c:/Users/ishan/ECT_110_vitis/cnn/cnn/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3594/hdl/verilog/cnn_accelerator_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3.v:3339]
DSP Report: Generating DSP mul_4ns_32s_36_2_1_U1/tmp_product, operation Mode is: A2*B2.
DSP Report: register mul_4ns_32s_36_2_1_U1/tmp_product is absorbed into DSP mul_4ns_32s_36_2_1_U1/tmp_product.
DSP Report: register mul_4ns_32s_36_2_1_U1/tmp_product is absorbed into DSP mul_4ns_32s_36_2_1_U1/tmp_product.
DSP Report: operator mul_4ns_32s_36_2_1_U1/tmp_product is absorbed into DSP mul_4ns_32s_36_2_1_U1/tmp_product.
DSP Report: operator mul_4ns_32s_36_2_1_U1/tmp_product is absorbed into DSP mul_4ns_32s_36_2_1_U1/tmp_product.
DSP Report: Generating DSP mul_4ns_32s_36_2_1_U1/buff0_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register mul_4ns_32s_36_2_1_U1/buff0_reg is absorbed into DSP mul_4ns_32s_36_2_1_U1/buff0_reg.
DSP Report: register mul_4ns_32s_36_2_1_U1/buff0_reg is absorbed into DSP mul_4ns_32s_36_2_1_U1/buff0_reg.
DSP Report: operator mul_4ns_32s_36_2_1_U1/tmp_product is absorbed into DSP mul_4ns_32s_36_2_1_U1/buff0_reg.
DSP Report: operator mul_4ns_32s_36_2_1_U1/tmp_product is absorbed into DSP mul_4ns_32s_36_2_1_U1/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U163/tmp_product, operation Mode is: A2*B2.
DSP Report: register p_sub437_reg_4303_reg is absorbed into DSP mul_32s_32s_32_2_1_U163/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U163/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U163/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U163/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U163/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U163/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U163/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U163/buff0_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register p_sub437_reg_4303_reg is absorbed into DSP mul_32s_32s_32_2_1_U163/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U163/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U163/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U163/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U163/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U163/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U163/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U163/tmp_product, operation Mode is: A2*B2.
DSP Report: register mul_32s_32s_32_2_1_U163/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U163/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U163/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U163/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U163/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U163/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U163/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U163/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U163/buff0_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register mul_32s_32s_32_2_1_U163/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U163/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U163/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U163/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U163/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U163/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U163/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U163/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U164/tmp_product, operation Mode is: A2*B2.
DSP Report: register tmp9_reg_4313_reg is absorbed into DSP mul_32s_32s_32_2_1_U164/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U164/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U164/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U164/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U164/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U164/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U164/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U164/buff0_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register tmp9_reg_4313_reg is absorbed into DSP mul_32s_32s_32_2_1_U164/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U164/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U164/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U164/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U164/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U164/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U164/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U164/tmp_product, operation Mode is: A2*B2.
DSP Report: register mul_32s_32s_32_2_1_U164/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U164/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U164/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U164/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U164/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U164/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U164/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U164/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U164/buff0_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register mul_32s_32s_32_2_1_U164/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U164/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U164/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U164/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U164/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U164/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U164/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U164/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U165/tmp_product, operation Mode is: A2*B2.
DSP Report: register tmp10_reg_4318_reg is absorbed into DSP mul_32s_32s_32_2_1_U165/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U165/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U165/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U165/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U165/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U165/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U165/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U165/buff0_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register tmp10_reg_4318_reg is absorbed into DSP mul_32s_32s_32_2_1_U165/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U165/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U165/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U165/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U165/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U165/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U165/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U165/tmp_product, operation Mode is: A2*B2.
DSP Report: register mul_32s_32s_32_2_1_U165/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U165/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U165/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U165/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U165/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U165/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U165/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U165/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U165/buff0_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register mul_32s_32s_32_2_1_U165/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U165/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U165/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U165/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U165/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U165/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U165/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U165/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U166/tmp_product, operation Mode is: A2*B2.
DSP Report: register tmp11_reg_4323_reg is absorbed into DSP mul_32s_32s_32_2_1_U166/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U166/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U166/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U166/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U166/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U166/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U166/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U166/buff0_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register tmp11_reg_4323_reg is absorbed into DSP mul_32s_32s_32_2_1_U166/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U166/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U166/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U166/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U166/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U166/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U166/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U166/tmp_product, operation Mode is: A2*B2.
DSP Report: register mul_32s_32s_32_2_1_U166/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U166/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U166/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U166/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U166/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U166/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U166/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U166/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U166/buff0_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register mul_32s_32s_32_2_1_U166/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U166/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U166/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U166/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U166/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U166/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U166/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U166/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_62_2_1_U167/tmp_product, operation Mode is: A2*B.
DSP Report: register mul_32s_32s_62_2_1_U167/tmp_product is absorbed into DSP mul_32s_32s_62_2_1_U167/tmp_product.
DSP Report: operator mul_32s_32s_62_2_1_U167/tmp_product is absorbed into DSP mul_32s_32s_62_2_1_U167/tmp_product.
DSP Report: operator mul_32s_32s_62_2_1_U167/tmp_product is absorbed into DSP mul_32s_32s_62_2_1_U167/tmp_product.
DSP Report: Generating DSP mul_32s_32s_62_2_1_U167/buff0_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mul_32s_32s_62_2_1_U167/buff0_reg is absorbed into DSP mul_32s_32s_62_2_1_U167/buff0_reg.
DSP Report: operator mul_32s_32s_62_2_1_U167/tmp_product is absorbed into DSP mul_32s_32s_62_2_1_U167/buff0_reg.
DSP Report: operator mul_32s_32s_62_2_1_U167/tmp_product is absorbed into DSP mul_32s_32s_62_2_1_U167/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_62_2_1_U167/tmp_product, operation Mode is: A2*B2.
DSP Report: register mul_32s_32s_62_2_1_U167/tmp_product is absorbed into DSP mul_32s_32s_62_2_1_U167/tmp_product.
DSP Report: register mul_32s_32s_62_2_1_U167/tmp_product is absorbed into DSP mul_32s_32s_62_2_1_U167/tmp_product.
DSP Report: operator mul_32s_32s_62_2_1_U167/tmp_product is absorbed into DSP mul_32s_32s_62_2_1_U167/tmp_product.
DSP Report: operator mul_32s_32s_62_2_1_U167/tmp_product is absorbed into DSP mul_32s_32s_62_2_1_U167/tmp_product.
DSP Report: Generating DSP mul_32s_32s_62_2_1_U167/buff0_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register mul_32s_32s_62_2_1_U167/buff0_reg is absorbed into DSP mul_32s_32s_62_2_1_U167/buff0_reg.
DSP Report: register mul_32s_32s_62_2_1_U167/buff0_reg is absorbed into DSP mul_32s_32s_62_2_1_U167/buff0_reg.
DSP Report: operator mul_32s_32s_62_2_1_U167/tmp_product is absorbed into DSP mul_32s_32s_62_2_1_U167/buff0_reg.
DSP Report: operator mul_32s_32s_62_2_1_U167/tmp_product is absorbed into DSP mul_32s_32s_62_2_1_U167/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U162/tmp_product, operation Mode is: A2*B2.
DSP Report: register tmp7_reg_4308_reg is absorbed into DSP mul_32s_32s_32_2_1_U162/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U162/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U162/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U162/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U162/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U162/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U162/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U162/buff0_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register tmp7_reg_4308_reg is absorbed into DSP mul_32s_32s_32_2_1_U162/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U162/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U162/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U162/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U162/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U162/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U162/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U162/tmp_product, operation Mode is: A2*B2.
DSP Report: register mul_32s_32s_32_2_1_U162/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U162/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U162/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U162/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U162/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U162/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U162/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U162/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U162/buff0_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register mul_32s_32s_32_2_1_U162/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U162/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U162/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U162/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U162/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U162/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U162/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U162/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U161/tmp_product, operation Mode is: A2*B2.
DSP Report: register tmp6_reg_4298_reg is absorbed into DSP mul_32s_32s_32_2_1_U161/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U161/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U161/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U161/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U161/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U161/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U161/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U161/buff0_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register tmp6_reg_4298_reg is absorbed into DSP mul_32s_32s_32_2_1_U161/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U161/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U161/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U161/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U161/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U161/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U161/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U161/tmp_product, operation Mode is: A2*B2.
DSP Report: register mul_32s_32s_32_2_1_U161/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U161/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U161/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U161/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U161/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U161/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U161/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U161/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U161/buff0_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register mul_32s_32s_32_2_1_U161/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U161/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U161/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U161/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U161/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U161/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U161/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U161/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U160/tmp_product, operation Mode is: A2*B2.
DSP Report: register tmp5_reg_4293_reg is absorbed into DSP mul_32s_32s_32_2_1_U160/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U160/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U160/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U160/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U160/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U160/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U160/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U160/buff0_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register tmp5_reg_4293_reg is absorbed into DSP mul_32s_32s_32_2_1_U160/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U160/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U160/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U160/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U160/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U160/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U160/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U160/tmp_product, operation Mode is: A2*B2.
DSP Report: register mul_32s_32s_32_2_1_U160/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U160/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U160/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U160/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U160/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U160/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U160/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U160/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U160/buff0_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register mul_32s_32s_32_2_1_U160/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U160/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U160/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U160/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U160/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U160/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U160/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U160/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U155/tmp_product, operation Mode is: A2*B.
DSP Report: register mul_32s_32s_32_2_1_U155/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U155/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U155/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U155/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U155/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U155/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U155/buff0_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mul_32s_32s_32_2_1_U155/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U155/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U155/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U155/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U155/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U155/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U155/tmp_product, operation Mode is: A2*B2.
DSP Report: register mul_32s_32s_32_2_1_U155/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U155/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U155/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U155/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U155/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U155/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U155/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U155/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U155/buff0_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register mul_32s_32s_32_2_1_U155/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U155/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U155/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U155/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U155/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U155/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U155/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U155/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U159/tmp_product, operation Mode is: A2*B2.
DSP Report: register tmp4_reg_4288_reg is absorbed into DSP mul_32s_32s_32_2_1_U159/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U159/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U159/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U159/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U159/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U159/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U159/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U159/buff0_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register tmp4_reg_4288_reg is absorbed into DSP mul_32s_32s_32_2_1_U159/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U159/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U159/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U159/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U159/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U159/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U159/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U159/tmp_product, operation Mode is: A2*B2.
DSP Report: register mul_32s_32s_32_2_1_U159/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U159/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U159/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U159/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U159/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U159/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U159/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U159/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U159/buff0_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register mul_32s_32s_32_2_1_U159/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U159/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U159/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U159/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U159/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U159/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U159/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U159/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U158/tmp_product, operation Mode is: A2*B2.
DSP Report: register tmp3_reg_4283_reg is absorbed into DSP mul_32s_32s_32_2_1_U158/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U158/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U158/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U158/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U158/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U158/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U158/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U158/buff0_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register tmp3_reg_4283_reg is absorbed into DSP mul_32s_32s_32_2_1_U158/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U158/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U158/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U158/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U158/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U158/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U158/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U158/tmp_product, operation Mode is: A2*B2.
DSP Report: register mul_32s_32s_32_2_1_U158/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U158/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U158/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U158/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U158/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U158/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U158/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U158/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U158/buff0_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register mul_32s_32s_32_2_1_U158/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U158/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U158/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U158/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U158/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U158/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U158/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U158/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U157/tmp_product, operation Mode is: A2*B2.
DSP Report: register tmp2_reg_4278_reg is absorbed into DSP mul_32s_32s_32_2_1_U157/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U157/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U157/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U157/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U157/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U157/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U157/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U157/buff0_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register tmp2_reg_4278_reg is absorbed into DSP mul_32s_32s_32_2_1_U157/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U157/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U157/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U157/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U157/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U157/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U157/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U157/tmp_product, operation Mode is: A2*B2.
DSP Report: register mul_32s_32s_32_2_1_U157/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U157/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U157/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U157/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U157/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U157/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U157/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U157/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U157/buff0_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register mul_32s_32s_32_2_1_U157/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U157/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U157/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U157/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U157/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U157/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U157/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U157/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U156/tmp_product, operation Mode is: A2*B2.
DSP Report: register tmp1_reg_4273_reg is absorbed into DSP mul_32s_32s_32_2_1_U156/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U156/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U156/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U156/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U156/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U156/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U156/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U156/buff0_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register tmp1_reg_4273_reg is absorbed into DSP mul_32s_32s_32_2_1_U156/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U156/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U156/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U156/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U156/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U156/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U156/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U156/tmp_product, operation Mode is: A2*B2.
DSP Report: register mul_32s_32s_32_2_1_U156/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U156/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U156/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U156/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U156/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U156/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U156/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U156/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U156/buff0_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register mul_32s_32s_32_2_1_U156/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U156/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U156/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U156/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U156/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U156/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U156/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U156/buff0_reg.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_wstate_reg[0]) is unused and will be removed from module cnn_accelerator_control_s_axi.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_rstate_reg[0]) is unused and will be removed from module cnn_accelerator_control_s_axi.
WARNING: [Synth 8-3332] Sequential element (mul_4ns_32s_36_2_1_U1/buff0_reg[47]) is unused and will be removed from module cnn_accelerator_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3.
WARNING: [Synth 8-3332] Sequential element (mul_4ns_32s_36_2_1_U1/buff0_reg[46]) is unused and will be removed from module cnn_accelerator_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3.
WARNING: [Synth 8-3332] Sequential element (mul_4ns_32s_36_2_1_U1/buff0_reg[45]) is unused and will be removed from module cnn_accelerator_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3.
WARNING: [Synth 8-3332] Sequential element (mul_4ns_32s_36_2_1_U1/buff0_reg[44]) is unused and will be removed from module cnn_accelerator_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3.
WARNING: [Synth 8-3332] Sequential element (mul_4ns_32s_36_2_1_U1/buff0_reg[43]) is unused and will be removed from module cnn_accelerator_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3.
WARNING: [Synth 8-3332] Sequential element (mul_4ns_32s_36_2_1_U1/buff0_reg[42]) is unused and will be removed from module cnn_accelerator_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3.
WARNING: [Synth 8-3332] Sequential element (mul_4ns_32s_36_2_1_U1/buff0_reg[41]) is unused and will be removed from module cnn_accelerator_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3.
WARNING: [Synth 8-3332] Sequential element (mul_4ns_32s_36_2_1_U1/buff0_reg[40]) is unused and will be removed from module cnn_accelerator_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3.
WARNING: [Synth 8-3332] Sequential element (mul_4ns_32s_36_2_1_U1/buff0_reg[39]) is unused and will be removed from module cnn_accelerator_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3.
WARNING: [Synth 8-3332] Sequential element (mul_4ns_32s_36_2_1_U1/buff0_reg[38]) is unused and will be removed from module cnn_accelerator_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3.
WARNING: [Synth 8-3332] Sequential element (mul_4ns_32s_36_2_1_U1/buff0_reg[37]) is unused and will be removed from module cnn_accelerator_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3.
WARNING: [Synth 8-3332] Sequential element (mul_4ns_32s_36_2_1_U1/buff0_reg[36]) is unused and will be removed from module cnn_accelerator_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3.
WARNING: [Synth 8-3332] Sequential element (mul_4ns_32s_36_2_1_U1/buff0_reg[35]) is unused and will be removed from module cnn_accelerator_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3.
WARNING: [Synth 8-3332] Sequential element (mul_4ns_32s_36_2_1_U1/buff0_reg[34]) is unused and will be removed from module cnn_accelerator_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3.
WARNING: [Synth 8-3332] Sequential element (mul_4ns_32s_36_2_1_U1/buff0_reg[33]) is unused and will be removed from module cnn_accelerator_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3.
WARNING: [Synth 8-3332] Sequential element (mul_4ns_32s_36_2_1_U1/buff0_reg[32]) is unused and will be removed from module cnn_accelerator_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3.
WARNING: [Synth 8-3332] Sequential element (mul_4ns_32s_36_2_1_U1/buff0_reg[31]) is unused and will be removed from module cnn_accelerator_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3.
WARNING: [Synth 8-3332] Sequential element (mul_4ns_32s_36_2_1_U1/buff0_reg[30]) is unused and will be removed from module cnn_accelerator_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3.
WARNING: [Synth 8-3332] Sequential element (mul_4ns_32s_36_2_1_U1/buff0_reg[29]) is unused and will be removed from module cnn_accelerator_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3.
WARNING: [Synth 8-3332] Sequential element (mul_4ns_32s_36_2_1_U1/buff0_reg[28]) is unused and will be removed from module cnn_accelerator_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3.
WARNING: [Synth 8-3332] Sequential element (mul_4ns_32s_36_2_1_U1/buff0_reg[27]) is unused and will be removed from module cnn_accelerator_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3.
WARNING: [Synth 8-3332] Sequential element (mul_4ns_32s_36_2_1_U1/buff0_reg[26]) is unused and will be removed from module cnn_accelerator_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3.
WARNING: [Synth 8-3332] Sequential element (mul_4ns_32s_36_2_1_U1/buff0_reg[25]) is unused and will be removed from module cnn_accelerator_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3.
WARNING: [Synth 8-3332] Sequential element (mul_4ns_32s_36_2_1_U1/buff0_reg[24]) is unused and will be removed from module cnn_accelerator_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3.
WARNING: [Synth 8-3332] Sequential element (mul_4ns_32s_36_2_1_U1/buff0_reg[23]) is unused and will be removed from module cnn_accelerator_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3.
WARNING: [Synth 8-3332] Sequential element (mul_4ns_32s_36_2_1_U1/buff0_reg[22]) is unused and will be removed from module cnn_accelerator_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3.
WARNING: [Synth 8-3332] Sequential element (mul_4ns_32s_36_2_1_U1/buff0_reg[21]) is unused and will be removed from module cnn_accelerator_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3.
WARNING: [Synth 8-3332] Sequential element (mul_4ns_32s_36_2_1_U1/buff0_reg[20]) is unused and will be removed from module cnn_accelerator_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3.
WARNING: [Synth 8-3332] Sequential element (mul_4ns_32s_36_2_1_U1/buff0_reg[19]) is unused and will be removed from module cnn_accelerator_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3.
WARNING: [Synth 8-3332] Sequential element (mul_4ns_32s_36_2_1_U1/buff0_reg[18]) is unused and will be removed from module cnn_accelerator_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3.
WARNING: [Synth 8-3332] Sequential element (mul_4ns_32s_36_2_1_U1/buff0_reg[17]) is unused and will be removed from module cnn_accelerator_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:46 ; elapsed = 00:01:55 . Memory (MB): peak = 1828.926 ; gain = 1079.488
---------------------------------------------------------------------------------
 Sort Area is cnn_accelerator__GB4 mul_32s_32s_32_2_1_U155/tmp_product_19 : 0 0 : 3137 5856 : Used 1 time 0
 Sort Area is cnn_accelerator__GB4 mul_32s_32s_32_2_1_U155/tmp_product_19 : 0 1 : 2719 5856 : Used 1 time 0
 Sort Area is cnn_accelerator__GB4 mul_32s_32s_32_2_1_U156/tmp_product_21 : 0 0 : 3137 5856 : Used 1 time 0
 Sort Area is cnn_accelerator__GB4 mul_32s_32s_32_2_1_U156/tmp_product_21 : 0 1 : 2719 5856 : Used 1 time 0
 Sort Area is cnn_accelerator__GB4 mul_32s_32s_32_2_1_U157/tmp_product_1f : 0 0 : 3137 5856 : Used 1 time 0
 Sort Area is cnn_accelerator__GB4 mul_32s_32s_32_2_1_U157/tmp_product_1f : 0 1 : 2719 5856 : Used 1 time 0
 Sort Area is cnn_accelerator__GB4 mul_32s_32s_32_2_1_U158/tmp_product_1d : 0 0 : 3137 5856 : Used 1 time 0
 Sort Area is cnn_accelerator__GB4 mul_32s_32s_32_2_1_U158/tmp_product_1d : 0 1 : 2719 5856 : Used 1 time 0
 Sort Area is cnn_accelerator__GB4 mul_32s_32s_32_2_1_U159/tmp_product_1b : 0 0 : 3137 5856 : Used 1 time 0
 Sort Area is cnn_accelerator__GB4 mul_32s_32s_32_2_1_U159/tmp_product_1b : 0 1 : 2719 5856 : Used 1 time 0
 Sort Area is cnn_accelerator__GB4 mul_32s_32s_32_2_1_U160/tmp_product_17 : 0 0 : 3137 5856 : Used 1 time 0
 Sort Area is cnn_accelerator__GB4 mul_32s_32s_32_2_1_U160/tmp_product_17 : 0 1 : 2719 5856 : Used 1 time 0
 Sort Area is cnn_accelerator__GB4 mul_32s_32s_32_2_1_U161/tmp_product_15 : 0 0 : 3137 5856 : Used 1 time 0
 Sort Area is cnn_accelerator__GB4 mul_32s_32s_32_2_1_U161/tmp_product_15 : 0 1 : 2719 5856 : Used 1 time 0
 Sort Area is cnn_accelerator__GB4 mul_32s_32s_32_2_1_U162/tmp_product_13 : 0 0 : 3137 5856 : Used 1 time 0
 Sort Area is cnn_accelerator__GB4 mul_32s_32s_32_2_1_U162/tmp_product_13 : 0 1 : 2719 5856 : Used 1 time 0
 Sort Area is cnn_accelerator__GB4 mul_32s_32s_32_2_1_U163/tmp_product_3 : 0 0 : 3137 5856 : Used 1 time 0
 Sort Area is cnn_accelerator__GB4 mul_32s_32s_32_2_1_U163/tmp_product_3 : 0 1 : 2719 5856 : Used 1 time 0
 Sort Area is cnn_accelerator__GB4 mul_32s_32s_32_2_1_U164/tmp_product_9 : 0 0 : 3137 5856 : Used 1 time 0
 Sort Area is cnn_accelerator__GB4 mul_32s_32s_32_2_1_U164/tmp_product_9 : 0 1 : 2719 5856 : Used 1 time 0
 Sort Area is cnn_accelerator__GB4 mul_32s_32s_32_2_1_U165/tmp_product_b : 0 0 : 3137 5856 : Used 1 time 0
 Sort Area is cnn_accelerator__GB4 mul_32s_32s_32_2_1_U165/tmp_product_b : 0 1 : 2719 5856 : Used 1 time 0
 Sort Area is cnn_accelerator__GB4 mul_32s_32s_32_2_1_U166/tmp_product_d : 0 0 : 3137 5856 : Used 1 time 0
 Sort Area is cnn_accelerator__GB4 mul_32s_32s_32_2_1_U166/tmp_product_d : 0 1 : 2719 5856 : Used 1 time 0
 Sort Area is cnn_accelerator__GB4 mul_32s_32s_62_2_1_U167/tmp_product_f : 0 0 : 3137 5856 : Used 1 time 0
 Sort Area is cnn_accelerator__GB4 mul_32s_32s_62_2_1_U167/tmp_product_f : 0 1 : 2719 5856 : Used 1 time 0
 Sort Area is cnn_accelerator__GB4 mul_32s_32s_32_2_1_U156/tmp_product_22 : 0 0 : 2667 5215 : Used 1 time 0
 Sort Area is cnn_accelerator__GB4 mul_32s_32s_32_2_1_U156/tmp_product_22 : 0 1 : 2548 5215 : Used 1 time 0
 Sort Area is cnn_accelerator__GB4 mul_32s_32s_32_2_1_U157/tmp_product_20 : 0 0 : 2667 5215 : Used 1 time 0
 Sort Area is cnn_accelerator__GB4 mul_32s_32s_32_2_1_U157/tmp_product_20 : 0 1 : 2548 5215 : Used 1 time 0
 Sort Area is cnn_accelerator__GB4 mul_32s_32s_32_2_1_U158/tmp_product_1e : 0 0 : 2667 5215 : Used 1 time 0
 Sort Area is cnn_accelerator__GB4 mul_32s_32s_32_2_1_U158/tmp_product_1e : 0 1 : 2548 5215 : Used 1 time 0
 Sort Area is cnn_accelerator__GB4 mul_32s_32s_32_2_1_U159/tmp_product_1c : 0 0 : 2667 5215 : Used 1 time 0
 Sort Area is cnn_accelerator__GB4 mul_32s_32s_32_2_1_U159/tmp_product_1c : 0 1 : 2548 5215 : Used 1 time 0
 Sort Area is cnn_accelerator__GB4 mul_32s_32s_32_2_1_U160/tmp_product_18 : 0 0 : 2667 5215 : Used 1 time 0
 Sort Area is cnn_accelerator__GB4 mul_32s_32s_32_2_1_U160/tmp_product_18 : 0 1 : 2548 5215 : Used 1 time 0
 Sort Area is cnn_accelerator__GB4 mul_32s_32s_32_2_1_U161/tmp_product_16 : 0 0 : 2667 5215 : Used 1 time 0
 Sort Area is cnn_accelerator__GB4 mul_32s_32s_32_2_1_U161/tmp_product_16 : 0 1 : 2548 5215 : Used 1 time 0
 Sort Area is cnn_accelerator__GB4 mul_32s_32s_32_2_1_U162/tmp_product_14 : 0 0 : 2667 5215 : Used 1 time 0
 Sort Area is cnn_accelerator__GB4 mul_32s_32s_32_2_1_U162/tmp_product_14 : 0 1 : 2548 5215 : Used 1 time 0
 Sort Area is cnn_accelerator__GB4 mul_32s_32s_32_2_1_U163/tmp_product_6 : 0 0 : 2667 5215 : Used 1 time 0
 Sort Area is cnn_accelerator__GB4 mul_32s_32s_32_2_1_U163/tmp_product_6 : 0 1 : 2548 5215 : Used 1 time 0
 Sort Area is cnn_accelerator__GB4 mul_32s_32s_32_2_1_U164/tmp_product_a : 0 0 : 2667 5215 : Used 1 time 0
 Sort Area is cnn_accelerator__GB4 mul_32s_32s_32_2_1_U164/tmp_product_a : 0 1 : 2548 5215 : Used 1 time 0
 Sort Area is cnn_accelerator__GB4 mul_32s_32s_32_2_1_U165/tmp_product_c : 0 0 : 2667 5215 : Used 1 time 0
 Sort Area is cnn_accelerator__GB4 mul_32s_32s_32_2_1_U165/tmp_product_c : 0 1 : 2548 5215 : Used 1 time 0
 Sort Area is cnn_accelerator__GB4 mul_32s_32s_32_2_1_U166/tmp_product_e : 0 0 : 2667 5215 : Used 1 time 0
 Sort Area is cnn_accelerator__GB4 mul_32s_32s_32_2_1_U166/tmp_product_e : 0 1 : 2548 5215 : Used 1 time 0
 Sort Area is cnn_accelerator__GB4 mul_32s_32s_32_2_1_U155/tmp_product_1a : 0 0 : 2652 5185 : Used 1 time 0
 Sort Area is cnn_accelerator__GB4 mul_32s_32s_32_2_1_U155/tmp_product_1a : 0 1 : 2533 5185 : Used 1 time 0
 Sort Area is cnn_accelerator__GB4 mul_32s_32s_62_2_1_U167/tmp_product_10 : 0 0 : 2652 5185 : Used 1 time 0
 Sort Area is cnn_accelerator__GB4 mul_32s_32s_62_2_1_U167/tmp_product_10 : 0 1 : 2533 5185 : Used 1 time 0
 Sort Area is cnn_accelerator__GB4 mul_4ns_32s_36_2_1_U1/tmp_product_0 : 0 0 : 872 1727 : Used 1 time 0
 Sort Area is cnn_accelerator__GB4 mul_4ns_32s_36_2_1_U1/tmp_product_0 : 0 1 : 855 1727 : Used 1 time 0
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping Report (see note below)
+------------+--------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object                                             | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+--------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|inst        | gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg | 255 x 34(READ_FIRST)   | W |   | 255 x 34(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
+------------+--------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+-------------------------------------------------------------------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                                              | DSP Mapping     | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-------------------------------------------------------------------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|cnn_accelerator_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3 | A2*B2           | 18     | 5      | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|cnn_accelerator_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3 | (PCIN>>17)+A*B2 | 15     | 5      | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|cnn_accelerator                                                          | A2*B2           | 18     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|cnn_accelerator                                                          | (PCIN>>17)+A2*B | 15     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|cnn_accelerator                                                          | A2*B2           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|cnn_accelerator                                                          | (PCIN>>17)+A2*B | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|cnn_accelerator                                                          | A2*B2           | 18     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|cnn_accelerator                                                          | (PCIN>>17)+A2*B | 15     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|cnn_accelerator                                                          | A2*B2           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|cnn_accelerator                                                          | (PCIN>>17)+A2*B | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|cnn_accelerator                                                          | A2*B2           | 18     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|cnn_accelerator                                                          | (PCIN>>17)+A2*B | 15     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|cnn_accelerator                                                          | A2*B2           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|cnn_accelerator                                                          | (PCIN>>17)+A2*B | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|cnn_accelerator                                                          | A2*B2           | 18     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|cnn_accelerator                                                          | (PCIN>>17)+A2*B | 15     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|cnn_accelerator                                                          | A2*B2           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|cnn_accelerator                                                          | (PCIN>>17)+A2*B | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|cnn_accelerator                                                          | A2*B            | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|cnn_accelerator                                                          | (PCIN>>17)+A*B  | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|cnn_accelerator                                                          | A2*B2           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|cnn_accelerator                                                          | (PCIN>>17)+A2*B | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|cnn_accelerator                                                          | A2*B2           | 18     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|cnn_accelerator                                                          | (PCIN>>17)+A2*B | 15     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|cnn_accelerator                                                          | A2*B2           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|cnn_accelerator                                                          | (PCIN>>17)+A2*B | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|cnn_accelerator                                                          | A2*B2           | 18     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|cnn_accelerator                                                          | (PCIN>>17)+A2*B | 15     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|cnn_accelerator                                                          | A2*B2           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|cnn_accelerator                                                          | (PCIN>>17)+A2*B | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|cnn_accelerator                                                          | A2*B2           | 18     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|cnn_accelerator                                                          | (PCIN>>17)+A2*B | 15     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|cnn_accelerator                                                          | A2*B2           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|cnn_accelerator                                                          | (PCIN>>17)+A2*B | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|cnn_accelerator                                                          | A2*B            | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|cnn_accelerator                                                          | (PCIN>>17)+A*B  | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|cnn_accelerator                                                          | A2*B2           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|cnn_accelerator                                                          | (PCIN>>17)+A2*B | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|cnn_accelerator                                                          | A2*B2           | 18     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|cnn_accelerator                                                          | (PCIN>>17)+A2*B | 15     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|cnn_accelerator                                                          | A2*B2           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|cnn_accelerator                                                          | (PCIN>>17)+A2*B | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|cnn_accelerator                                                          | A2*B2           | 18     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|cnn_accelerator                                                          | (PCIN>>17)+A2*B | 15     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|cnn_accelerator                                                          | A2*B2           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|cnn_accelerator                                                          | (PCIN>>17)+A2*B | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|cnn_accelerator                                                          | A2*B2           | 18     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|cnn_accelerator                                                          | (PCIN>>17)+A2*B | 15     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|cnn_accelerator                                                          | A2*B2           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|cnn_accelerator                                                          | (PCIN>>17)+A2*B | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|cnn_accelerator                                                          | A2*B2           | 18     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|cnn_accelerator                                                          | (PCIN>>17)+A2*B | 15     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|cnn_accelerator                                                          | A2*B2           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|cnn_accelerator                                                          | (PCIN>>17)+A2*B | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
+-------------------------------------------------------------------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:13 ; elapsed = 00:02:23 . Memory (MB): peak = 1828.926 ; gain = 1079.488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:04:37 ; elapsed = 00:04:53 . Memory (MB): peak = 2004.082 ; gain = 1254.645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+------------+--------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object                                             | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+--------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|inst        | gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg | 255 x 34(READ_FIRST)   | W |   | 255 x 34(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
+------------+--------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:05:00 ; elapsed = 00:05:17 . Memory (MB): peak = 2039.223 ; gain = 1289.785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:05:15 ; elapsed = 00:05:32 . Memory (MB): peak = 2048.551 ; gain = 1299.113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:05:15 ; elapsed = 00:05:33 . Memory (MB): peak = 2048.551 ; gain = 1299.113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:05:18 ; elapsed = 00:05:36 . Memory (MB): peak = 2048.551 ; gain = 1299.113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:05:18 ; elapsed = 00:05:36 . Memory (MB): peak = 2048.551 ; gain = 1299.113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:05:20 ; elapsed = 00:05:38 . Memory (MB): peak = 2050.566 ; gain = 1301.129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:05:20 ; elapsed = 00:05:38 . Memory (MB): peak = 2050.566 ; gain = 1301.129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+----------------+---------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name     | RTL Name                                                                                                      | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+----------------+---------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|cnn_accelerator | grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270/icmp_ln41_1_reg_4154_pp0_iter2_reg_reg[0] | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+----------------+---------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+


Dynamic Shift Register Report:
+------------+-------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name    | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+-------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | mem_reg[14] | 8      | 8          | 8      | 0       | 0      | 0      | 0      | 
|dsrl__1     | mem_reg[5]  | 96     | 96         | 96     | 0       | 0      | 0      | 0      | 
|dsrl__2     | mem_reg[30] | 36     | 36         | 0      | 36      | 0      | 0      | 0      | 
|dsrl__3     | mem_reg[14] | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__4     | mem_reg[5]  | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__5     | mem_reg[14] | 64     | 64         | 64     | 0       | 0      | 0      | 0      | 
|dsrl__10    | mem_reg[5]  | 96     | 96         | 96     | 0       | 0      | 0      | 0      | 
+------------+-------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+-------------------------------------------------------------------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                                              | DSP Mapping        | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-------------------------------------------------------------------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|cnn_accelerator_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3 | A''*B'             | 17     | 4      | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|cnn_accelerator_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3 | (PCIN>>17+A''*B')' | 30     | 4      | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|cnn_accelerator                                                          | (A'*B')'           | 17     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|cnn_accelerator                                                          | A'*B'              | 17     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|cnn_accelerator                                                          | (PCIN>>17+A'*B')'  | 17     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|cnn_accelerator                                                          | (A'*B')'           | 17     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|cnn_accelerator                                                          | A'*B'              | 17     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|cnn_accelerator                                                          | (PCIN>>17+A'*B')'  | 17     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|cnn_accelerator                                                          | (A'*B')'           | 17     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|cnn_accelerator                                                          | A'*B'              | 17     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|cnn_accelerator                                                          | (PCIN>>17+A'*B')'  | 17     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|cnn_accelerator                                                          | (A'*B')'           | 17     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|cnn_accelerator                                                          | A'*B'              | 17     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|cnn_accelerator                                                          | (PCIN>>17+A*B')'   | 0      | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|cnn_accelerator                                                          | (A'*B')'           | 17     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|cnn_accelerator                                                          | A'*B'              | 17     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|cnn_accelerator                                                          | (PCIN>>17+A'*B')'  | 17     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|cnn_accelerator                                                          | (A'*B')'           | 17     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|cnn_accelerator                                                          | A'*B'              | 17     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|cnn_accelerator                                                          | (PCIN>>17+A'*B')'  | 17     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|cnn_accelerator                                                          | (A'*B')'           | 17     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|cnn_accelerator                                                          | A'*B'              | 17     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|cnn_accelerator                                                          | (PCIN>>17+A'*B')'  | 17     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|cnn_accelerator                                                          | (A'*B')'           | 17     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|cnn_accelerator                                                          | A'*B'              | 17     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|cnn_accelerator                                                          | (PCIN>>17+A'*B')'  | 17     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|cnn_accelerator                                                          | (A'*B')'           | 17     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|cnn_accelerator                                                          | A'*B'              | 17     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|cnn_accelerator                                                          | (PCIN>>17+A'*B')'  | 17     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|cnn_accelerator                                                          | (A'*B')'           | 17     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|cnn_accelerator                                                          | A'*B'              | 17     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|cnn_accelerator                                                          | (PCIN>>17+A'*B')'  | 17     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|cnn_accelerator                                                          | (A'*B')'           | 17     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|cnn_accelerator                                                          | A'*B'              | 17     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|cnn_accelerator                                                          | (PCIN>>17+A*B')'   | 0      | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|cnn_accelerator                                                          | (A'*B')'           | 17     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|cnn_accelerator                                                          | A'*B'              | 17     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|cnn_accelerator                                                          | (PCIN>>17+A'*B')'  | 17     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|cnn_accelerator                                                          | A'*B'              | 17     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|cnn_accelerator                                                          | (PCIN>>17+A'*B')'  | 17     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|cnn_accelerator                                                          | A'*B'              | 17     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|cnn_accelerator                                                          | (PCIN>>17+A'*B')'  | 30     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
+-------------------------------------------------------------------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |  2135|
|2     |DSP48E1  |    42|
|6     |LUT1     |   222|
|7     |LUT2     |  3943|
|8     |LUT3     |  1331|
|9     |LUT4     |  1085|
|10    |LUT5     |   905|
|11    |LUT6     |  3535|
|12    |MUXF7    |    34|
|13    |RAMB18E1 |     1|
|14    |SRL16E   |   196|
|15    |SRLC32E  |    36|
|16    |FDRE     | 11656|
|17    |FDSE     |    19|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:05:20 ; elapsed = 00:05:38 . Memory (MB): peak = 2050.566 ; gain = 1301.129
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 53 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:04:56 ; elapsed = 00:05:27 . Memory (MB): peak = 2050.566 ; gain = 1236.043
Synthesis Optimization Complete : Time (s): cpu = 00:05:21 ; elapsed = 00:05:39 . Memory (MB): peak = 2050.566 ; gain = 1301.129
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.847 . Memory (MB): peak = 2059.652 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 2212 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 2067.359 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 322568a9
INFO: [Common 17-83] Releasing license: Synthesis
116 Infos, 93 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:05:39 ; elapsed = 00:06:01 . Memory (MB): peak = 2067.359 ; gain = 1544.355
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.178 . Memory (MB): peak = 2067.359 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/ishan/ECT_110_vitis/cnn/cnn/hls/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/bd_0_hls_inst_0.dcp' has been generated.
write_vhdl: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2067.359 ; gain = 0.000
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP bd_0_hls_inst_0, cache-ID = cdfb18de54710b89
INFO: [Coretcl 2-1174] Renamed 70 cell refs.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Write ShapeDB Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.173 . Memory (MB): peak = 2170.031 ; gain = 0.348
INFO: [Common 17-1381] The checkpoint 'C:/Users/ishan/ECT_110_vitis/cnn/cnn/hls/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/bd_0_hls_inst_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 2171.016 ; gain = 103.656
INFO: [Vivado 12-24828] Executing command : report_utilization -file bd_0_hls_inst_0_utilization_synth.rpt -pb bd_0_hls_inst_0_utilization_synth.pb
ERROR: Unable to successfully create or copy the sub-design checkpoint file.
ERROR: Unable to successfully create or copy the sub-design checkpoint file.
    while executing
"error "ERROR: Unable to successfully create or copy the sub-design checkpoint file.""
    invoked from within
"if { $cacheID == "" } {
close [open __synthesis_is_running__ w]

OPTRACE "synth_design" START { }
synth_design -top bd_0_hls_inst_0 -part xc7z020clg48..."
    (file "bd_0_hls_inst_0.tcl" line 100)
INFO: [Common 17-206] Exiting Vivado at Fri Feb 20 21:42:01 2026...
